Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Mon Aug  5 21:27:16 2024
| Host         : sebastian-MAX-L5 running 64-bit Ubuntu 24.04 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-14  Critical Warning  LUT on the clock tree          1           
TIMING-17  Critical Warning  Non-clocked sequential cell    137         
TIMING-16  Warning           Large setup violation          329         
TIMING-18  Warning           Missing input or output delay  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (137)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (271)
5. checking no_input_delay (3)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (137)
--------------------------
 There are 86 register/latch pins with no clock driven by root clock pin: baud_gen/tick_reg[0]/Q (HIGH)

 There are 51 register/latch pins with no clock driven by root clock pin: receptor/recibido_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (271)
--------------------------------------------------
 There are 271 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.488    -1262.868                   1140                 2994        0.182        0.000                      0                 2994        4.500        0.000                       0                  1702  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -3.488    -1262.868                   1140                 2994        0.182        0.000                      0                 2994        4.500        0.000                       0                  1702  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :         1140  Failing Endpoints,  Worst Slack       -3.488ns,  Total Violation    -1262.867ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.182ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.488ns  (required time - arrival time)
  Source:                 latch_idex/rd_dir_tmp_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            etapa_id/gp/reg_b_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        7.498ns  (logic 1.733ns (23.112%)  route 5.765ns (76.888%))
  Logic Levels:           7  (LUT2=2 LUT4=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -1.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.884ns = ( 10.884 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.927     8.385    i_clk_IBUF
    SLICE_X36Y45         LUT3 (Prop_lut3_I2_O)        0.124     8.509 f  n_0_2104_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.709     9.218    n_0_2104_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     9.314 f  n_0_2104_BUFG_inst/O
                         net (fo=497, routed)         1.570    10.884    latch_idex/i_clk
    SLICE_X50Y7          FDRE                                         r  latch_idex/rd_dir_tmp_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y7          FDRE (Prop_fdre_C_Q)         0.524    11.408 r  latch_idex/rd_dir_tmp_reg[1]/Q
                         net (fo=1, routed)           1.069    12.478    ex/wb_reg_write_tmp_reg[4][1]
    SLICE_X52Y10         LUT6 (Prop_lut6_I4_O)        0.124    12.602 r  ex/o_wb_reg_write_inferred_i_4/O
                         net (fo=3, routed)           0.511    13.113    dtu/o_stall_inferred_i_1_0[1]
    SLICE_X52Y10         LUT4 (Prop_lut4_I2_O)        0.124    13.237 f  dtu/o_stall_inferred_i_5/O
                         net (fo=2, routed)           0.794    14.031    dtu/o_stall_inferred_i_5_n_1
    SLICE_X51Y12         LUT6 (Prop_lut6_I5_O)        0.124    14.155 r  dtu/o_stall_inferred_i_1/O
                         net (fo=95, routed)          0.799    14.954    latch_ifid/E[0]
    SLICE_X48Y9          LUT2 (Prop_lut2_I1_O)        0.124    15.078 r  latch_ifid/o_instruccion_inferred_i_14/O
                         net (fo=4, routed)           0.436    15.514    etapa_id/gp/rs_dir_tmp_reg[4]_0[2]
    SLICE_X49Y9          LUT2 (Prop_lut2_I0_O)        0.124    15.638 r  etapa_id/gp/rt_dir_tmp[2]_i_1/O
                         net (fo=84, routed)          1.332    16.970    etapa_id/gp/enviar_prev_reg_1
    SLICE_X38Y15         MUXF7 (Prop_muxf7_S_O)       0.292    17.262 r  etapa_id/gp/reg_b_reg[12]_i_5/O
                         net (fo=1, routed)           0.824    18.086    etapa_id/gp/reg_b_reg[12]_i_5_n_1
    SLICE_X38Y15         LUT6 (Prop_lut6_I5_O)        0.297    18.383 r  etapa_id/gp/reg_b[12]_i_1/O
                         net (fo=1, routed)           0.000    18.383    etapa_id/gp/reg_b[12]_i_1_n_1
    SLICE_X38Y15         FDRE                                         r  etapa_id/gp/reg_b_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1203, routed)        1.439    14.780    etapa_id/gp/i_clk
    SLICE_X38Y15         FDRE                                         r  etapa_id/gp/reg_b_reg[12]/C
                         clock pessimism              0.070    14.851    
                         clock uncertainty           -0.035    14.815    
    SLICE_X38Y15         FDRE (Setup_fdre_C_D)        0.079    14.894    etapa_id/gp/reg_b_reg[12]
  -------------------------------------------------------------------
                         required time                         14.894    
                         arrival time                         -18.383    
  -------------------------------------------------------------------
                         slack                                 -3.488    

Slack (VIOLATED) :        -3.472ns  (required time - arrival time)
  Source:                 latch_idex/rd_dir_tmp_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            etapa_id/gp/reg_b_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        7.438ns  (logic 1.756ns (23.607%)  route 5.682ns (76.393%))
  Logic Levels:           7  (LUT2=2 LUT4=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -1.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.884ns = ( 10.884 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.927     8.385    i_clk_IBUF
    SLICE_X36Y45         LUT3 (Prop_lut3_I2_O)        0.124     8.509 f  n_0_2104_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.709     9.218    n_0_2104_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     9.314 f  n_0_2104_BUFG_inst/O
                         net (fo=497, routed)         1.570    10.884    latch_idex/i_clk
    SLICE_X50Y7          FDRE                                         r  latch_idex/rd_dir_tmp_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y7          FDRE (Prop_fdre_C_Q)         0.524    11.408 r  latch_idex/rd_dir_tmp_reg[1]/Q
                         net (fo=1, routed)           1.069    12.478    ex/wb_reg_write_tmp_reg[4][1]
    SLICE_X52Y10         LUT6 (Prop_lut6_I4_O)        0.124    12.602 r  ex/o_wb_reg_write_inferred_i_4/O
                         net (fo=3, routed)           0.511    13.113    dtu/o_stall_inferred_i_1_0[1]
    SLICE_X52Y10         LUT4 (Prop_lut4_I2_O)        0.124    13.237 f  dtu/o_stall_inferred_i_5/O
                         net (fo=2, routed)           0.794    14.031    dtu/o_stall_inferred_i_5_n_1
    SLICE_X51Y12         LUT6 (Prop_lut6_I5_O)        0.124    14.155 r  dtu/o_stall_inferred_i_1/O
                         net (fo=95, routed)          0.799    14.954    latch_ifid/E[0]
    SLICE_X48Y9          LUT2 (Prop_lut2_I1_O)        0.124    15.078 r  latch_ifid/o_instruccion_inferred_i_14/O
                         net (fo=4, routed)           0.436    15.514    etapa_id/gp/rs_dir_tmp_reg[4]_0[2]
    SLICE_X49Y9          LUT2 (Prop_lut2_I0_O)        0.124    15.638 r  etapa_id/gp/rt_dir_tmp[2]_i_1/O
                         net (fo=84, routed)          1.101    16.739    etapa_id/gp/enviar_prev_reg_1
    SLICE_X42Y12         MUXF7 (Prop_muxf7_S_O)       0.314    17.053 r  etapa_id/gp/reg_b_reg[29]_i_2/O
                         net (fo=1, routed)           0.972    18.025    etapa_id/gp/reg_b_reg[29]_i_2_n_1
    SLICE_X43Y14         LUT6 (Prop_lut6_I0_O)        0.298    18.323 r  etapa_id/gp/reg_b[29]_i_1/O
                         net (fo=1, routed)           0.000    18.323    etapa_id/gp/reg_b[29]_i_1_n_1
    SLICE_X43Y14         FDRE                                         r  etapa_id/gp/reg_b_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1203, routed)        1.442    14.783    etapa_id/gp/i_clk
    SLICE_X43Y14         FDRE                                         r  etapa_id/gp/reg_b_reg[29]/C
                         clock pessimism              0.070    14.854    
                         clock uncertainty           -0.035    14.818    
    SLICE_X43Y14         FDRE (Setup_fdre_C_D)        0.032    14.850    etapa_id/gp/reg_b_reg[29]
  -------------------------------------------------------------------
                         required time                         14.850    
                         arrival time                         -18.323    
  -------------------------------------------------------------------
                         slack                                 -3.472    

Slack (VIOLATED) :        -3.463ns  (required time - arrival time)
  Source:                 ex/op_tmp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            latch_idex/rd_dir_tmp_reg[0]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.884ns  (logic 1.572ns (19.939%)  route 6.312ns (80.061%))
  Logic Levels:           9  (LUT4=2 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.295ns = ( 10.295 - 5.000 ) 
    Source Clock Delay      (SCD):    5.884ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.927     3.385    i_clk_IBUF
    SLICE_X36Y45         LUT3 (Prop_lut3_I2_O)        0.124     3.509 r  n_0_2104_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.709     4.218    n_0_2104_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.314 r  n_0_2104_BUFG_inst/O
                         net (fo=497, routed)         1.570     5.884    ex/i_clk
    SLICE_X53Y7          FDRE                                         r  ex/op_tmp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y7          FDRE (Prop_fdre_C_Q)         0.456     6.340 r  ex/op_tmp_reg[3]/Q
                         net (fo=12, routed)          0.728     7.068    ex/alu/alu_tmp_reg[2][3]
    SLICE_X51Y7          LUT4 (Prop_lut4_I0_O)        0.124     7.192 r  ex/alu/o_ins_type_inferred_i_27/O
                         net (fo=27, routed)          0.729     7.921    ex/alu/o_ins_type_inferred_i_27_n_1
    SLICE_X53Y6          LUT5 (Prop_lut5_I1_O)        0.124     8.045 r  ex/alu/o_ins_type_inferred_i_50/O
                         net (fo=2, routed)           0.601     8.646    ex/alu/o_ins_type_inferred_i_50_n_1
    SLICE_X52Y7          LUT6 (Prop_lut6_I3_O)        0.124     8.770 f  ex/alu/o_ins_type_inferred_i_34/O
                         net (fo=1, routed)           0.796     9.566    ex/alu/o_ins_type_inferred_i_34_n_1
    SLICE_X52Y8          LUT6 (Prop_lut6_I0_O)        0.124     9.690 f  ex/alu/o_ins_type_inferred_i_22/O
                         net (fo=1, routed)           0.162     9.852    ex/alu/o_ins_type_inferred_i_22_n_1
    SLICE_X52Y8          LUT6 (Prop_lut6_I5_O)        0.124     9.976 f  ex/alu/o_ins_type_inferred_i_5/O
                         net (fo=2, routed)           0.183    10.159    ex/o_ins_type[3]
    SLICE_X52Y8          LUT6 (Prop_lut6_I3_O)        0.124    10.283 r  ex/o_wb_reg_write_inferred_i_6_comp/O
                         net (fo=5, routed)           0.561    10.844    ex/o_wb_reg_write_inferred_i_6_n_1
    SLICE_X51Y9          LUT6 (Prop_lut6_I5_O)        0.124    10.968 r  ex/o_wb_reg_write_inferred_i_5/O
                         net (fo=3, routed)           0.749    11.717    dtu/o_stall_inferred_i_1_0[0]
    SLICE_X52Y10         LUT4 (Prop_lut4_I0_O)        0.124    11.841 r  dtu/o_stall_inferred_i_5/O
                         net (fo=2, routed)           0.823    12.664    latch_idex/o_stall_inferred_i_5_n_1_alias
    SLICE_X52Y12         LUT6 (Prop_lut6_I2_O)        0.124    12.788 r  latch_idex/pc_tmp[10]_i_1_comp/O
                         net (fo=148, routed)         0.981    13.768    latch_idex/pc_tmp[10]_i_1_n_1
    SLICE_X50Y7          FDRE                                         r  latch_idex/rd_dir_tmp_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.635     8.023    i_clk_IBUF
    SLICE_X36Y45         LUT3 (Prop_lut3_I2_O)        0.100     8.123 f  n_0_2104_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.630     8.753    n_0_2104_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.844 f  n_0_2104_BUFG_inst/O
                         net (fo=497, routed)         1.451    10.295    latch_idex/i_clk
    SLICE_X50Y7          FDRE                                         r  latch_idex/rd_dir_tmp_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.564    10.859    
                         clock uncertainty           -0.035    10.824    
    SLICE_X50Y7          FDRE (Setup_fdre_C_R)       -0.519    10.305    latch_idex/rd_dir_tmp_reg[0]
  -------------------------------------------------------------------
                         required time                         10.305    
                         arrival time                         -13.768    
  -------------------------------------------------------------------
                         slack                                 -3.463    

Slack (VIOLATED) :        -3.463ns  (required time - arrival time)
  Source:                 ex/op_tmp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            latch_idex/rd_dir_tmp_reg[1]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.884ns  (logic 1.572ns (19.939%)  route 6.312ns (80.061%))
  Logic Levels:           9  (LUT4=2 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.295ns = ( 10.295 - 5.000 ) 
    Source Clock Delay      (SCD):    5.884ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.927     3.385    i_clk_IBUF
    SLICE_X36Y45         LUT3 (Prop_lut3_I2_O)        0.124     3.509 r  n_0_2104_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.709     4.218    n_0_2104_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.314 r  n_0_2104_BUFG_inst/O
                         net (fo=497, routed)         1.570     5.884    ex/i_clk
    SLICE_X53Y7          FDRE                                         r  ex/op_tmp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y7          FDRE (Prop_fdre_C_Q)         0.456     6.340 r  ex/op_tmp_reg[3]/Q
                         net (fo=12, routed)          0.728     7.068    ex/alu/alu_tmp_reg[2][3]
    SLICE_X51Y7          LUT4 (Prop_lut4_I0_O)        0.124     7.192 r  ex/alu/o_ins_type_inferred_i_27/O
                         net (fo=27, routed)          0.729     7.921    ex/alu/o_ins_type_inferred_i_27_n_1
    SLICE_X53Y6          LUT5 (Prop_lut5_I1_O)        0.124     8.045 r  ex/alu/o_ins_type_inferred_i_50/O
                         net (fo=2, routed)           0.601     8.646    ex/alu/o_ins_type_inferred_i_50_n_1
    SLICE_X52Y7          LUT6 (Prop_lut6_I3_O)        0.124     8.770 f  ex/alu/o_ins_type_inferred_i_34/O
                         net (fo=1, routed)           0.796     9.566    ex/alu/o_ins_type_inferred_i_34_n_1
    SLICE_X52Y8          LUT6 (Prop_lut6_I0_O)        0.124     9.690 f  ex/alu/o_ins_type_inferred_i_22/O
                         net (fo=1, routed)           0.162     9.852    ex/alu/o_ins_type_inferred_i_22_n_1
    SLICE_X52Y8          LUT6 (Prop_lut6_I5_O)        0.124     9.976 f  ex/alu/o_ins_type_inferred_i_5/O
                         net (fo=2, routed)           0.183    10.159    ex/o_ins_type[3]
    SLICE_X52Y8          LUT6 (Prop_lut6_I3_O)        0.124    10.283 r  ex/o_wb_reg_write_inferred_i_6_comp/O
                         net (fo=5, routed)           0.561    10.844    ex/o_wb_reg_write_inferred_i_6_n_1
    SLICE_X51Y9          LUT6 (Prop_lut6_I5_O)        0.124    10.968 r  ex/o_wb_reg_write_inferred_i_5/O
                         net (fo=3, routed)           0.749    11.717    dtu/o_stall_inferred_i_1_0[0]
    SLICE_X52Y10         LUT4 (Prop_lut4_I0_O)        0.124    11.841 r  dtu/o_stall_inferred_i_5/O
                         net (fo=2, routed)           0.823    12.664    latch_idex/o_stall_inferred_i_5_n_1_alias
    SLICE_X52Y12         LUT6 (Prop_lut6_I2_O)        0.124    12.788 r  latch_idex/pc_tmp[10]_i_1_comp/O
                         net (fo=148, routed)         0.981    13.768    latch_idex/pc_tmp[10]_i_1_n_1
    SLICE_X50Y7          FDRE                                         r  latch_idex/rd_dir_tmp_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.635     8.023    i_clk_IBUF
    SLICE_X36Y45         LUT3 (Prop_lut3_I2_O)        0.100     8.123 f  n_0_2104_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.630     8.753    n_0_2104_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.844 f  n_0_2104_BUFG_inst/O
                         net (fo=497, routed)         1.451    10.295    latch_idex/i_clk
    SLICE_X50Y7          FDRE                                         r  latch_idex/rd_dir_tmp_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.564    10.859    
                         clock uncertainty           -0.035    10.824    
    SLICE_X50Y7          FDRE (Setup_fdre_C_R)       -0.519    10.305    latch_idex/rd_dir_tmp_reg[1]
  -------------------------------------------------------------------
                         required time                         10.305    
                         arrival time                         -13.768    
  -------------------------------------------------------------------
                         slack                                 -3.463    

Slack (VIOLATED) :        -3.463ns  (required time - arrival time)
  Source:                 ex/op_tmp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            latch_idex/rt_dir_tmp_reg[0]_replica/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.884ns  (logic 1.572ns (19.939%)  route 6.312ns (80.061%))
  Logic Levels:           9  (LUT4=2 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.295ns = ( 10.295 - 5.000 ) 
    Source Clock Delay      (SCD):    5.884ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.927     3.385    i_clk_IBUF
    SLICE_X36Y45         LUT3 (Prop_lut3_I2_O)        0.124     3.509 r  n_0_2104_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.709     4.218    n_0_2104_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.314 r  n_0_2104_BUFG_inst/O
                         net (fo=497, routed)         1.570     5.884    ex/i_clk
    SLICE_X53Y7          FDRE                                         r  ex/op_tmp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y7          FDRE (Prop_fdre_C_Q)         0.456     6.340 r  ex/op_tmp_reg[3]/Q
                         net (fo=12, routed)          0.728     7.068    ex/alu/alu_tmp_reg[2][3]
    SLICE_X51Y7          LUT4 (Prop_lut4_I0_O)        0.124     7.192 r  ex/alu/o_ins_type_inferred_i_27/O
                         net (fo=27, routed)          0.729     7.921    ex/alu/o_ins_type_inferred_i_27_n_1
    SLICE_X53Y6          LUT5 (Prop_lut5_I1_O)        0.124     8.045 r  ex/alu/o_ins_type_inferred_i_50/O
                         net (fo=2, routed)           0.601     8.646    ex/alu/o_ins_type_inferred_i_50_n_1
    SLICE_X52Y7          LUT6 (Prop_lut6_I3_O)        0.124     8.770 f  ex/alu/o_ins_type_inferred_i_34/O
                         net (fo=1, routed)           0.796     9.566    ex/alu/o_ins_type_inferred_i_34_n_1
    SLICE_X52Y8          LUT6 (Prop_lut6_I0_O)        0.124     9.690 f  ex/alu/o_ins_type_inferred_i_22/O
                         net (fo=1, routed)           0.162     9.852    ex/alu/o_ins_type_inferred_i_22_n_1
    SLICE_X52Y8          LUT6 (Prop_lut6_I5_O)        0.124     9.976 f  ex/alu/o_ins_type_inferred_i_5/O
                         net (fo=2, routed)           0.183    10.159    ex/o_ins_type[3]
    SLICE_X52Y8          LUT6 (Prop_lut6_I3_O)        0.124    10.283 r  ex/o_wb_reg_write_inferred_i_6_comp/O
                         net (fo=5, routed)           0.561    10.844    ex/o_wb_reg_write_inferred_i_6_n_1
    SLICE_X51Y9          LUT6 (Prop_lut6_I5_O)        0.124    10.968 r  ex/o_wb_reg_write_inferred_i_5/O
                         net (fo=3, routed)           0.749    11.717    dtu/o_stall_inferred_i_1_0[0]
    SLICE_X52Y10         LUT4 (Prop_lut4_I0_O)        0.124    11.841 r  dtu/o_stall_inferred_i_5/O
                         net (fo=2, routed)           0.823    12.664    latch_idex/o_stall_inferred_i_5_n_1_alias
    SLICE_X52Y12         LUT6 (Prop_lut6_I2_O)        0.124    12.788 r  latch_idex/pc_tmp[10]_i_1_comp/O
                         net (fo=148, routed)         0.981    13.768    latch_idex/pc_tmp[10]_i_1_n_1
    SLICE_X50Y7          FDRE                                         r  latch_idex/rt_dir_tmp_reg[0]_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.635     8.023    i_clk_IBUF
    SLICE_X36Y45         LUT3 (Prop_lut3_I2_O)        0.100     8.123 f  n_0_2104_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.630     8.753    n_0_2104_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.844 f  n_0_2104_BUFG_inst/O
                         net (fo=497, routed)         1.451    10.295    latch_idex/i_clk
    SLICE_X50Y7          FDRE                                         r  latch_idex/rt_dir_tmp_reg[0]_replica/C  (IS_INVERTED)
                         clock pessimism              0.564    10.859    
                         clock uncertainty           -0.035    10.824    
    SLICE_X50Y7          FDRE (Setup_fdre_C_R)       -0.519    10.305    latch_idex/rt_dir_tmp_reg[0]_replica
  -------------------------------------------------------------------
                         required time                         10.305    
                         arrival time                         -13.768    
  -------------------------------------------------------------------
                         slack                                 -3.463    

Slack (VIOLATED) :        -3.463ns  (required time - arrival time)
  Source:                 ex/op_tmp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            latch_idex/rt_dir_tmp_reg[1]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.884ns  (logic 1.572ns (19.939%)  route 6.312ns (80.061%))
  Logic Levels:           9  (LUT4=2 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.295ns = ( 10.295 - 5.000 ) 
    Source Clock Delay      (SCD):    5.884ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.927     3.385    i_clk_IBUF
    SLICE_X36Y45         LUT3 (Prop_lut3_I2_O)        0.124     3.509 r  n_0_2104_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.709     4.218    n_0_2104_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.314 r  n_0_2104_BUFG_inst/O
                         net (fo=497, routed)         1.570     5.884    ex/i_clk
    SLICE_X53Y7          FDRE                                         r  ex/op_tmp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y7          FDRE (Prop_fdre_C_Q)         0.456     6.340 r  ex/op_tmp_reg[3]/Q
                         net (fo=12, routed)          0.728     7.068    ex/alu/alu_tmp_reg[2][3]
    SLICE_X51Y7          LUT4 (Prop_lut4_I0_O)        0.124     7.192 r  ex/alu/o_ins_type_inferred_i_27/O
                         net (fo=27, routed)          0.729     7.921    ex/alu/o_ins_type_inferred_i_27_n_1
    SLICE_X53Y6          LUT5 (Prop_lut5_I1_O)        0.124     8.045 r  ex/alu/o_ins_type_inferred_i_50/O
                         net (fo=2, routed)           0.601     8.646    ex/alu/o_ins_type_inferred_i_50_n_1
    SLICE_X52Y7          LUT6 (Prop_lut6_I3_O)        0.124     8.770 f  ex/alu/o_ins_type_inferred_i_34/O
                         net (fo=1, routed)           0.796     9.566    ex/alu/o_ins_type_inferred_i_34_n_1
    SLICE_X52Y8          LUT6 (Prop_lut6_I0_O)        0.124     9.690 f  ex/alu/o_ins_type_inferred_i_22/O
                         net (fo=1, routed)           0.162     9.852    ex/alu/o_ins_type_inferred_i_22_n_1
    SLICE_X52Y8          LUT6 (Prop_lut6_I5_O)        0.124     9.976 f  ex/alu/o_ins_type_inferred_i_5/O
                         net (fo=2, routed)           0.183    10.159    ex/o_ins_type[3]
    SLICE_X52Y8          LUT6 (Prop_lut6_I3_O)        0.124    10.283 r  ex/o_wb_reg_write_inferred_i_6_comp/O
                         net (fo=5, routed)           0.561    10.844    ex/o_wb_reg_write_inferred_i_6_n_1
    SLICE_X51Y9          LUT6 (Prop_lut6_I5_O)        0.124    10.968 r  ex/o_wb_reg_write_inferred_i_5/O
                         net (fo=3, routed)           0.749    11.717    dtu/o_stall_inferred_i_1_0[0]
    SLICE_X52Y10         LUT4 (Prop_lut4_I0_O)        0.124    11.841 r  dtu/o_stall_inferred_i_5/O
                         net (fo=2, routed)           0.823    12.664    latch_idex/o_stall_inferred_i_5_n_1_alias
    SLICE_X52Y12         LUT6 (Prop_lut6_I2_O)        0.124    12.788 r  latch_idex/pc_tmp[10]_i_1_comp/O
                         net (fo=148, routed)         0.981    13.768    latch_idex/pc_tmp[10]_i_1_n_1
    SLICE_X50Y7          FDRE                                         r  latch_idex/rt_dir_tmp_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.635     8.023    i_clk_IBUF
    SLICE_X36Y45         LUT3 (Prop_lut3_I2_O)        0.100     8.123 f  n_0_2104_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.630     8.753    n_0_2104_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.844 f  n_0_2104_BUFG_inst/O
                         net (fo=497, routed)         1.451    10.295    latch_idex/i_clk
    SLICE_X50Y7          FDRE                                         r  latch_idex/rt_dir_tmp_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.564    10.859    
                         clock uncertainty           -0.035    10.824    
    SLICE_X50Y7          FDRE (Setup_fdre_C_R)       -0.519    10.305    latch_idex/rt_dir_tmp_reg[1]
  -------------------------------------------------------------------
                         required time                         10.305    
                         arrival time                         -13.768    
  -------------------------------------------------------------------
                         slack                                 -3.463    

Slack (VIOLATED) :        -3.428ns  (required time - arrival time)
  Source:                 ex/op_tmp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            latch_idex/inmediato_tmp_reg[9]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.843ns  (logic 1.572ns (20.043%)  route 6.271ns (79.957%))
  Logic Levels:           9  (LUT4=2 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.289ns = ( 10.289 - 5.000 ) 
    Source Clock Delay      (SCD):    5.884ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.927     3.385    i_clk_IBUF
    SLICE_X36Y45         LUT3 (Prop_lut3_I2_O)        0.124     3.509 r  n_0_2104_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.709     4.218    n_0_2104_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.314 r  n_0_2104_BUFG_inst/O
                         net (fo=497, routed)         1.570     5.884    ex/i_clk
    SLICE_X53Y7          FDRE                                         r  ex/op_tmp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y7          FDRE (Prop_fdre_C_Q)         0.456     6.340 r  ex/op_tmp_reg[3]/Q
                         net (fo=12, routed)          0.728     7.068    ex/alu/alu_tmp_reg[2][3]
    SLICE_X51Y7          LUT4 (Prop_lut4_I0_O)        0.124     7.192 r  ex/alu/o_ins_type_inferred_i_27/O
                         net (fo=27, routed)          0.729     7.921    ex/alu/o_ins_type_inferred_i_27_n_1
    SLICE_X53Y6          LUT5 (Prop_lut5_I1_O)        0.124     8.045 r  ex/alu/o_ins_type_inferred_i_50/O
                         net (fo=2, routed)           0.601     8.646    ex/alu/o_ins_type_inferred_i_50_n_1
    SLICE_X52Y7          LUT6 (Prop_lut6_I3_O)        0.124     8.770 f  ex/alu/o_ins_type_inferred_i_34/O
                         net (fo=1, routed)           0.796     9.566    ex/alu/o_ins_type_inferred_i_34_n_1
    SLICE_X52Y8          LUT6 (Prop_lut6_I0_O)        0.124     9.690 f  ex/alu/o_ins_type_inferred_i_22/O
                         net (fo=1, routed)           0.162     9.852    ex/alu/o_ins_type_inferred_i_22_n_1
    SLICE_X52Y8          LUT6 (Prop_lut6_I5_O)        0.124     9.976 f  ex/alu/o_ins_type_inferred_i_5/O
                         net (fo=2, routed)           0.183    10.159    ex/o_ins_type[3]
    SLICE_X52Y8          LUT6 (Prop_lut6_I3_O)        0.124    10.283 r  ex/o_wb_reg_write_inferred_i_6_comp/O
                         net (fo=5, routed)           0.561    10.844    ex/o_wb_reg_write_inferred_i_6_n_1
    SLICE_X51Y9          LUT6 (Prop_lut6_I5_O)        0.124    10.968 r  ex/o_wb_reg_write_inferred_i_5/O
                         net (fo=3, routed)           0.749    11.717    dtu/o_stall_inferred_i_1_0[0]
    SLICE_X52Y10         LUT4 (Prop_lut4_I0_O)        0.124    11.841 r  dtu/o_stall_inferred_i_5/O
                         net (fo=2, routed)           0.823    12.664    latch_idex/o_stall_inferred_i_5_n_1_alias
    SLICE_X52Y12         LUT6 (Prop_lut6_I2_O)        0.124    12.788 r  latch_idex/pc_tmp[10]_i_1_comp/O
                         net (fo=148, routed)         0.940    13.727    latch_idex/pc_tmp[10]_i_1_n_1
    SLICE_X52Y16         FDRE                                         r  latch_idex/inmediato_tmp_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.635     8.023    i_clk_IBUF
    SLICE_X36Y45         LUT3 (Prop_lut3_I2_O)        0.100     8.123 f  n_0_2104_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.630     8.753    n_0_2104_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.844 f  n_0_2104_BUFG_inst/O
                         net (fo=497, routed)         1.445    10.289    latch_idex/i_clk
    SLICE_X52Y16         FDRE                                         r  latch_idex/inmediato_tmp_reg[9]/C  (IS_INVERTED)
                         clock pessimism              0.564    10.853    
                         clock uncertainty           -0.035    10.818    
    SLICE_X52Y16         FDRE (Setup_fdre_C_R)       -0.519    10.299    latch_idex/inmediato_tmp_reg[9]
  -------------------------------------------------------------------
                         required time                         10.299    
                         arrival time                         -13.727    
  -------------------------------------------------------------------
                         slack                                 -3.428    

Slack (VIOLATED) :        -3.428ns  (required time - arrival time)
  Source:                 ex/op_tmp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            latch_idex/op_tmp_reg[0]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.843ns  (logic 1.572ns (20.043%)  route 6.271ns (79.957%))
  Logic Levels:           9  (LUT4=2 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.289ns = ( 10.289 - 5.000 ) 
    Source Clock Delay      (SCD):    5.884ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.927     3.385    i_clk_IBUF
    SLICE_X36Y45         LUT3 (Prop_lut3_I2_O)        0.124     3.509 r  n_0_2104_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.709     4.218    n_0_2104_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.314 r  n_0_2104_BUFG_inst/O
                         net (fo=497, routed)         1.570     5.884    ex/i_clk
    SLICE_X53Y7          FDRE                                         r  ex/op_tmp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y7          FDRE (Prop_fdre_C_Q)         0.456     6.340 r  ex/op_tmp_reg[3]/Q
                         net (fo=12, routed)          0.728     7.068    ex/alu/alu_tmp_reg[2][3]
    SLICE_X51Y7          LUT4 (Prop_lut4_I0_O)        0.124     7.192 r  ex/alu/o_ins_type_inferred_i_27/O
                         net (fo=27, routed)          0.729     7.921    ex/alu/o_ins_type_inferred_i_27_n_1
    SLICE_X53Y6          LUT5 (Prop_lut5_I1_O)        0.124     8.045 r  ex/alu/o_ins_type_inferred_i_50/O
                         net (fo=2, routed)           0.601     8.646    ex/alu/o_ins_type_inferred_i_50_n_1
    SLICE_X52Y7          LUT6 (Prop_lut6_I3_O)        0.124     8.770 f  ex/alu/o_ins_type_inferred_i_34/O
                         net (fo=1, routed)           0.796     9.566    ex/alu/o_ins_type_inferred_i_34_n_1
    SLICE_X52Y8          LUT6 (Prop_lut6_I0_O)        0.124     9.690 f  ex/alu/o_ins_type_inferred_i_22/O
                         net (fo=1, routed)           0.162     9.852    ex/alu/o_ins_type_inferred_i_22_n_1
    SLICE_X52Y8          LUT6 (Prop_lut6_I5_O)        0.124     9.976 f  ex/alu/o_ins_type_inferred_i_5/O
                         net (fo=2, routed)           0.183    10.159    ex/o_ins_type[3]
    SLICE_X52Y8          LUT6 (Prop_lut6_I3_O)        0.124    10.283 r  ex/o_wb_reg_write_inferred_i_6_comp/O
                         net (fo=5, routed)           0.561    10.844    ex/o_wb_reg_write_inferred_i_6_n_1
    SLICE_X51Y9          LUT6 (Prop_lut6_I5_O)        0.124    10.968 r  ex/o_wb_reg_write_inferred_i_5/O
                         net (fo=3, routed)           0.749    11.717    dtu/o_stall_inferred_i_1_0[0]
    SLICE_X52Y10         LUT4 (Prop_lut4_I0_O)        0.124    11.841 r  dtu/o_stall_inferred_i_5/O
                         net (fo=2, routed)           0.823    12.664    latch_idex/o_stall_inferred_i_5_n_1_alias
    SLICE_X52Y12         LUT6 (Prop_lut6_I2_O)        0.124    12.788 r  latch_idex/pc_tmp[10]_i_1_comp/O
                         net (fo=148, routed)         0.940    13.727    latch_idex/pc_tmp[10]_i_1_n_1
    SLICE_X52Y16         FDRE                                         r  latch_idex/op_tmp_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.635     8.023    i_clk_IBUF
    SLICE_X36Y45         LUT3 (Prop_lut3_I2_O)        0.100     8.123 f  n_0_2104_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.630     8.753    n_0_2104_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.844 f  n_0_2104_BUFG_inst/O
                         net (fo=497, routed)         1.445    10.289    latch_idex/i_clk
    SLICE_X52Y16         FDRE                                         r  latch_idex/op_tmp_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.564    10.853    
                         clock uncertainty           -0.035    10.818    
    SLICE_X52Y16         FDRE (Setup_fdre_C_R)       -0.519    10.299    latch_idex/op_tmp_reg[0]
  -------------------------------------------------------------------
                         required time                         10.299    
                         arrival time                         -13.727    
  -------------------------------------------------------------------
                         slack                                 -3.428    

Slack (VIOLATED) :        -3.428ns  (required time - arrival time)
  Source:                 ex/op_tmp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            latch_idex/pc_tmp_reg[7]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.843ns  (logic 1.572ns (20.043%)  route 6.271ns (79.957%))
  Logic Levels:           9  (LUT4=2 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.289ns = ( 10.289 - 5.000 ) 
    Source Clock Delay      (SCD):    5.884ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.927     3.385    i_clk_IBUF
    SLICE_X36Y45         LUT3 (Prop_lut3_I2_O)        0.124     3.509 r  n_0_2104_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.709     4.218    n_0_2104_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.314 r  n_0_2104_BUFG_inst/O
                         net (fo=497, routed)         1.570     5.884    ex/i_clk
    SLICE_X53Y7          FDRE                                         r  ex/op_tmp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y7          FDRE (Prop_fdre_C_Q)         0.456     6.340 r  ex/op_tmp_reg[3]/Q
                         net (fo=12, routed)          0.728     7.068    ex/alu/alu_tmp_reg[2][3]
    SLICE_X51Y7          LUT4 (Prop_lut4_I0_O)        0.124     7.192 r  ex/alu/o_ins_type_inferred_i_27/O
                         net (fo=27, routed)          0.729     7.921    ex/alu/o_ins_type_inferred_i_27_n_1
    SLICE_X53Y6          LUT5 (Prop_lut5_I1_O)        0.124     8.045 r  ex/alu/o_ins_type_inferred_i_50/O
                         net (fo=2, routed)           0.601     8.646    ex/alu/o_ins_type_inferred_i_50_n_1
    SLICE_X52Y7          LUT6 (Prop_lut6_I3_O)        0.124     8.770 f  ex/alu/o_ins_type_inferred_i_34/O
                         net (fo=1, routed)           0.796     9.566    ex/alu/o_ins_type_inferred_i_34_n_1
    SLICE_X52Y8          LUT6 (Prop_lut6_I0_O)        0.124     9.690 f  ex/alu/o_ins_type_inferred_i_22/O
                         net (fo=1, routed)           0.162     9.852    ex/alu/o_ins_type_inferred_i_22_n_1
    SLICE_X52Y8          LUT6 (Prop_lut6_I5_O)        0.124     9.976 f  ex/alu/o_ins_type_inferred_i_5/O
                         net (fo=2, routed)           0.183    10.159    ex/o_ins_type[3]
    SLICE_X52Y8          LUT6 (Prop_lut6_I3_O)        0.124    10.283 r  ex/o_wb_reg_write_inferred_i_6_comp/O
                         net (fo=5, routed)           0.561    10.844    ex/o_wb_reg_write_inferred_i_6_n_1
    SLICE_X51Y9          LUT6 (Prop_lut6_I5_O)        0.124    10.968 r  ex/o_wb_reg_write_inferred_i_5/O
                         net (fo=3, routed)           0.749    11.717    dtu/o_stall_inferred_i_1_0[0]
    SLICE_X52Y10         LUT4 (Prop_lut4_I0_O)        0.124    11.841 r  dtu/o_stall_inferred_i_5/O
                         net (fo=2, routed)           0.823    12.664    latch_idex/o_stall_inferred_i_5_n_1_alias
    SLICE_X52Y12         LUT6 (Prop_lut6_I2_O)        0.124    12.788 r  latch_idex/pc_tmp[10]_i_1_comp/O
                         net (fo=148, routed)         0.940    13.727    latch_idex/pc_tmp[10]_i_1_n_1
    SLICE_X52Y16         FDRE                                         r  latch_idex/pc_tmp_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.635     8.023    i_clk_IBUF
    SLICE_X36Y45         LUT3 (Prop_lut3_I2_O)        0.100     8.123 f  n_0_2104_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.630     8.753    n_0_2104_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.844 f  n_0_2104_BUFG_inst/O
                         net (fo=497, routed)         1.445    10.289    latch_idex/i_clk
    SLICE_X52Y16         FDRE                                         r  latch_idex/pc_tmp_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.564    10.853    
                         clock uncertainty           -0.035    10.818    
    SLICE_X52Y16         FDRE (Setup_fdre_C_R)       -0.519    10.299    latch_idex/pc_tmp_reg[7]
  -------------------------------------------------------------------
                         required time                         10.299    
                         arrival time                         -13.727    
  -------------------------------------------------------------------
                         slack                                 -3.428    

Slack (VIOLATED) :        -3.428ns  (required time - arrival time)
  Source:                 ex/op_tmp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            latch_idex/pc_tmp_reg[9]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.843ns  (logic 1.572ns (20.043%)  route 6.271ns (79.957%))
  Logic Levels:           9  (LUT4=2 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.289ns = ( 10.289 - 5.000 ) 
    Source Clock Delay      (SCD):    5.884ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.927     3.385    i_clk_IBUF
    SLICE_X36Y45         LUT3 (Prop_lut3_I2_O)        0.124     3.509 r  n_0_2104_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.709     4.218    n_0_2104_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.314 r  n_0_2104_BUFG_inst/O
                         net (fo=497, routed)         1.570     5.884    ex/i_clk
    SLICE_X53Y7          FDRE                                         r  ex/op_tmp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y7          FDRE (Prop_fdre_C_Q)         0.456     6.340 r  ex/op_tmp_reg[3]/Q
                         net (fo=12, routed)          0.728     7.068    ex/alu/alu_tmp_reg[2][3]
    SLICE_X51Y7          LUT4 (Prop_lut4_I0_O)        0.124     7.192 r  ex/alu/o_ins_type_inferred_i_27/O
                         net (fo=27, routed)          0.729     7.921    ex/alu/o_ins_type_inferred_i_27_n_1
    SLICE_X53Y6          LUT5 (Prop_lut5_I1_O)        0.124     8.045 r  ex/alu/o_ins_type_inferred_i_50/O
                         net (fo=2, routed)           0.601     8.646    ex/alu/o_ins_type_inferred_i_50_n_1
    SLICE_X52Y7          LUT6 (Prop_lut6_I3_O)        0.124     8.770 f  ex/alu/o_ins_type_inferred_i_34/O
                         net (fo=1, routed)           0.796     9.566    ex/alu/o_ins_type_inferred_i_34_n_1
    SLICE_X52Y8          LUT6 (Prop_lut6_I0_O)        0.124     9.690 f  ex/alu/o_ins_type_inferred_i_22/O
                         net (fo=1, routed)           0.162     9.852    ex/alu/o_ins_type_inferred_i_22_n_1
    SLICE_X52Y8          LUT6 (Prop_lut6_I5_O)        0.124     9.976 f  ex/alu/o_ins_type_inferred_i_5/O
                         net (fo=2, routed)           0.183    10.159    ex/o_ins_type[3]
    SLICE_X52Y8          LUT6 (Prop_lut6_I3_O)        0.124    10.283 r  ex/o_wb_reg_write_inferred_i_6_comp/O
                         net (fo=5, routed)           0.561    10.844    ex/o_wb_reg_write_inferred_i_6_n_1
    SLICE_X51Y9          LUT6 (Prop_lut6_I5_O)        0.124    10.968 r  ex/o_wb_reg_write_inferred_i_5/O
                         net (fo=3, routed)           0.749    11.717    dtu/o_stall_inferred_i_1_0[0]
    SLICE_X52Y10         LUT4 (Prop_lut4_I0_O)        0.124    11.841 r  dtu/o_stall_inferred_i_5/O
                         net (fo=2, routed)           0.823    12.664    latch_idex/o_stall_inferred_i_5_n_1_alias
    SLICE_X52Y12         LUT6 (Prop_lut6_I2_O)        0.124    12.788 r  latch_idex/pc_tmp[10]_i_1_comp/O
                         net (fo=148, routed)         0.940    13.727    latch_idex/pc_tmp[10]_i_1_n_1
    SLICE_X52Y16         FDRE                                         r  latch_idex/pc_tmp_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.635     8.023    i_clk_IBUF
    SLICE_X36Y45         LUT3 (Prop_lut3_I2_O)        0.100     8.123 f  n_0_2104_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.630     8.753    n_0_2104_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.844 f  n_0_2104_BUFG_inst/O
                         net (fo=497, routed)         1.445    10.289    latch_idex/i_clk
    SLICE_X52Y16         FDRE                                         r  latch_idex/pc_tmp_reg[9]/C  (IS_INVERTED)
                         clock pessimism              0.564    10.853    
                         clock uncertainty           -0.035    10.818    
    SLICE_X52Y16         FDRE (Setup_fdre_C_R)       -0.519    10.299    latch_idex/pc_tmp_reg[9]
  -------------------------------------------------------------------
                         required time                         10.299    
                         arrival time                         -13.727    
  -------------------------------------------------------------------
                         slack                                 -3.428    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 transmisor/reg_instruccion_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmisor/dato_transmicion_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.459%)  route 0.132ns (41.541%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1203, routed)        0.567     1.450    transmisor/i_clk
    SLICE_X51Y1          FDRE                                         r  transmisor/reg_instruccion_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y1          FDRE (Prop_fdre_C_Q)         0.141     1.591 r  transmisor/reg_instruccion_reg[1]/Q
                         net (fo=1, routed)           0.132     1.723    transmisor/reg_instruccion_reg_n_1_[1]
    SLICE_X52Y1          LUT6 (Prop_lut6_I0_O)        0.045     1.768 r  transmisor/dato_transmicion[1]_i_1/O
                         net (fo=1, routed)           0.000     1.768    transmisor/dato_transmicion[1]_i_1_n_1
    SLICE_X52Y1          FDRE                                         r  transmisor/dato_transmicion_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1203, routed)        0.838     1.965    transmisor/i_clk
    SLICE_X52Y1          FDRE                                         r  transmisor/dato_transmicion_reg[1]/C
                         clock pessimism             -0.499     1.466    
    SLICE_X52Y1          FDRE (Hold_fdre_C_D)         0.120     1.586    transmisor/dato_transmicion_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 etapa_if/program_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            etapa_if/program_counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.361%)  route 0.103ns (35.639%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.558ns
    Source Clock Delay      (SCD):    1.917ns
    Clock Pessimism Removal (CPR):    0.629ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.784     1.011    i_clk_IBUF
    SLICE_X36Y45         LUT3 (Prop_lut3_I2_O)        0.045     1.056 r  n_0_2104_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.270     1.325    n_0_2104_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.351 r  n_0_2104_BUFG_inst/O
                         net (fo=497, routed)         0.566     1.917    etapa_if/CLK
    SLICE_X49Y3          FDRE                                         r  etapa_if/program_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y3          FDRE (Prop_fdre_C_Q)         0.141     2.058 r  etapa_if/program_counter_reg[8]/Q
                         net (fo=7, routed)           0.103     2.161    etapa_if/program_counter_reg[8]
    SLICE_X48Y3          LUT6 (Prop_lut6_I1_O)        0.045     2.206 r  etapa_if/program_counter[9]_i_1/O
                         net (fo=1, routed)           0.000     2.206    etapa_if/p_0_in__0[9]
    SLICE_X48Y3          FDRE                                         r  etapa_if/program_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.920     1.334    i_clk_IBUF
    SLICE_X36Y45         LUT3 (Prop_lut3_I2_O)        0.056     1.390 r  n_0_2104_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.304     1.694    n_0_2104_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.723 r  n_0_2104_BUFG_inst/O
                         net (fo=497, routed)         0.836     2.558    etapa_if/CLK
    SLICE_X48Y3          FDRE                                         r  etapa_if/program_counter_reg[9]/C
                         clock pessimism             -0.629     1.930    
    SLICE_X48Y3          FDRE (Hold_fdre_C_D)         0.092     2.022    etapa_if/program_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.022    
                         arrival time                           2.206    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 transmisor/reg_instruccion_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmisor/dato_transmicion_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.186ns (55.143%)  route 0.151ns (44.857%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1203, routed)        0.566     1.449    transmisor/i_clk
    SLICE_X51Y3          FDRE                                         r  transmisor/reg_instruccion_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y3          FDRE (Prop_fdre_C_Q)         0.141     1.590 r  transmisor/reg_instruccion_reg[5]/Q
                         net (fo=1, routed)           0.151     1.741    transmisor/reg_instruccion_reg_n_1_[5]
    SLICE_X52Y1          LUT6 (Prop_lut6_I0_O)        0.045     1.786 r  transmisor/dato_transmicion[5]_i_1/O
                         net (fo=1, routed)           0.000     1.786    transmisor/dato_transmicion[5]_i_1_n_1
    SLICE_X52Y1          FDRE                                         r  transmisor/dato_transmicion_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1203, routed)        0.838     1.965    transmisor/i_clk
    SLICE_X52Y1          FDRE                                         r  transmisor/dato_transmicion_reg[5]/C
                         clock pessimism             -0.499     1.466    
    SLICE_X52Y1          FDRE (Hold_fdre_C_D)         0.121     1.587    transmisor/dato_transmicion_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 transmisor/reg_instruccion_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmisor/dato_transmicion_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.731%)  route 0.148ns (44.269%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1203, routed)        0.567     1.450    transmisor/i_clk
    SLICE_X48Y2          FDRE                                         r  transmisor/reg_instruccion_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y2          FDRE (Prop_fdre_C_Q)         0.141     1.591 r  transmisor/reg_instruccion_reg[7]/Q
                         net (fo=1, routed)           0.148     1.739    transmisor/reg_instruccion_reg_n_1_[7]
    SLICE_X48Y0          LUT6 (Prop_lut6_I0_O)        0.045     1.784 r  transmisor/dato_transmicion[7]_i_2/O
                         net (fo=1, routed)           0.000     1.784    transmisor/dato_transmicion[7]_i_2_n_1
    SLICE_X48Y0          FDRE                                         r  transmisor/dato_transmicion_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1203, routed)        0.837     1.964    transmisor/i_clk
    SLICE_X48Y0          FDRE                                         r  transmisor/dato_transmicion_reg[7]/C
                         clock pessimism             -0.498     1.466    
    SLICE_X48Y0          FDRE (Hold_fdre_C_D)         0.092     1.558    transmisor/dato_transmicion_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 transmisor/reg_instruccion_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmisor/dato_transmicion_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.186ns (51.977%)  route 0.172ns (48.023%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1203, routed)        0.567     1.450    transmisor/i_clk
    SLICE_X48Y2          FDRE                                         r  transmisor/reg_instruccion_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y2          FDRE (Prop_fdre_C_Q)         0.141     1.591 r  transmisor/reg_instruccion_reg[6]/Q
                         net (fo=1, routed)           0.172     1.763    transmisor/reg_instruccion_reg_n_1_[6]
    SLICE_X48Y0          LUT6 (Prop_lut6_I0_O)        0.045     1.808 r  transmisor/dato_transmicion[6]_i_1/O
                         net (fo=1, routed)           0.000     1.808    transmisor/dato_transmicion[6]_i_1_n_1
    SLICE_X48Y0          FDRE                                         r  transmisor/dato_transmicion_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1203, routed)        0.837     1.964    transmisor/i_clk
    SLICE_X48Y0          FDRE                                         r  transmisor/dato_transmicion_reg[6]/C
                         clock pessimism             -0.498     1.466    
    SLICE_X48Y0          FDRE (Hold_fdre_C_D)         0.092     1.558    transmisor/dato_transmicion_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 etapa_if/program_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            etapa_if/program_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.183ns (49.764%)  route 0.185ns (50.236%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.558ns
    Source Clock Delay      (SCD):    1.917ns
    Clock Pessimism Removal (CPR):    0.642ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.784     1.011    i_clk_IBUF
    SLICE_X36Y45         LUT3 (Prop_lut3_I2_O)        0.045     1.056 r  n_0_2104_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.270     1.325    n_0_2104_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.351 r  n_0_2104_BUFG_inst/O
                         net (fo=497, routed)         0.566     1.917    etapa_if/CLK
    SLICE_X48Y3          FDRE                                         r  etapa_if/program_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y3          FDRE (Prop_fdre_C_Q)         0.141     2.058 r  etapa_if/program_counter_reg[0]/Q
                         net (fo=16, routed)          0.185     2.242    etapa_if/program_counter_reg[0]
    SLICE_X48Y3          LUT4 (Prop_lut4_I1_O)        0.042     2.284 r  etapa_if/program_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     2.284    etapa_if/p_0_in__0[1]
    SLICE_X48Y3          FDRE                                         r  etapa_if/program_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.920     1.334    i_clk_IBUF
    SLICE_X36Y45         LUT3 (Prop_lut3_I2_O)        0.056     1.390 r  n_0_2104_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.304     1.694    n_0_2104_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.723 r  n_0_2104_BUFG_inst/O
                         net (fo=497, routed)         0.836     2.558    etapa_if/CLK
    SLICE_X48Y3          FDRE                                         r  etapa_if/program_counter_reg[1]/C
                         clock pessimism             -0.642     1.917    
    SLICE_X48Y3          FDRE (Hold_fdre_C_D)         0.107     2.024    etapa_if/program_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.024    
                         arrival time                           2.284    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 exmem/alu_tmp_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memwb/res_tmp_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.424ns  (logic 0.191ns (45.007%)  route 0.233ns (54.993%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.559ns = ( 7.559 - 5.000 ) 
    Source Clock Delay      (SCD):    1.916ns = ( 6.916 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.606ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.784     6.011    i_clk_IBUF
    SLICE_X36Y45         LUT3 (Prop_lut3_I2_O)        0.045     6.056 f  n_0_2104_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.270     6.325    n_0_2104_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     6.351 f  n_0_2104_BUFG_inst/O
                         net (fo=497, routed)         0.565     6.916    exmem/i_clk
    SLICE_X51Y7          FDRE                                         r  exmem/alu_tmp_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y7          FDRE (Prop_fdre_C_Q)         0.146     7.062 r  exmem/alu_tmp_reg[4]/Q
                         net (fo=33, routed)          0.233     7.295    mem/out[3]
    SLICE_X56Y6          LUT4 (Prop_lut4_I2_O)        0.045     7.340 r  mem/o_res_inferred_i_29__0/O
                         net (fo=1, routed)           0.000     7.340    memwb/res_tmp_reg[31]_0[3]
    SLICE_X56Y6          FDRE                                         r  memwb/res_tmp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.920     6.334    i_clk_IBUF
    SLICE_X36Y45         LUT3 (Prop_lut3_I2_O)        0.056     6.390 f  n_0_2104_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.304     6.694    n_0_2104_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     6.723 f  n_0_2104_BUFG_inst/O
                         net (fo=497, routed)         0.837     7.559    memwb/i_clk
    SLICE_X56Y6          FDRE                                         r  memwb/res_tmp_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.606     6.954    
    SLICE_X56Y6          FDRE (Hold_fdre_C_D)         0.125     7.079    memwb/res_tmp_reg[3]
  -------------------------------------------------------------------
                         required time                         -7.079    
                         arrival time                           7.340    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 etapa_if/program_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            etapa_if/program_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.559ns
    Source Clock Delay      (SCD):    1.918ns
    Clock Pessimism Removal (CPR):    0.642ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.784     1.011    i_clk_IBUF
    SLICE_X36Y45         LUT3 (Prop_lut3_I2_O)        0.045     1.056 r  n_0_2104_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.270     1.325    n_0_2104_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.351 r  n_0_2104_BUFG_inst/O
                         net (fo=497, routed)         0.567     1.918    etapa_if/CLK
    SLICE_X49Y1          FDRE                                         r  etapa_if/program_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y1          FDRE (Prop_fdre_C_Q)         0.141     2.059 r  etapa_if/program_counter_reg[3]/Q
                         net (fo=10, routed)          0.168     2.227    etapa_if/program_counter_reg[3]
    SLICE_X49Y1          LUT6 (Prop_lut6_I0_O)        0.045     2.272 r  etapa_if/program_counter[3]_i_1/O
                         net (fo=1, routed)           0.000     2.272    etapa_if/p_0_in__0[3]
    SLICE_X49Y1          FDRE                                         r  etapa_if/program_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.920     1.334    i_clk_IBUF
    SLICE_X36Y45         LUT3 (Prop_lut3_I2_O)        0.056     1.390 r  n_0_2104_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.304     1.694    n_0_2104_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.723 r  n_0_2104_BUFG_inst/O
                         net (fo=497, routed)         0.837     2.559    etapa_if/CLK
    SLICE_X49Y1          FDRE                                         r  etapa_if/program_counter_reg[3]/C
                         clock pessimism             -0.642     1.918    
    SLICE_X49Y1          FDRE (Hold_fdre_C_D)         0.091     2.009    etapa_if/program_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.009    
                         arrival time                           2.272    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 etapa_if/o_end_pipeline_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            etapa_if/o_end_pipeline_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.554ns
    Source Clock Delay      (SCD):    1.913ns
    Clock Pessimism Removal (CPR):    0.642ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.784     1.011    i_clk_IBUF
    SLICE_X36Y45         LUT3 (Prop_lut3_I2_O)        0.045     1.056 r  n_0_2104_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.270     1.325    n_0_2104_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.351 r  n_0_2104_BUFG_inst/O
                         net (fo=497, routed)         0.562     1.913    etapa_if/CLK
    SLICE_X50Y14         FDRE                                         r  etapa_if/o_end_pipeline_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y14         FDRE (Prop_fdre_C_Q)         0.164     2.077 r  etapa_if/o_end_pipeline_reg/Q
                         net (fo=13, routed)          0.175     2.252    etapa_if/o_end_pipeline_reg_n_1
    SLICE_X50Y14         LUT5 (Prop_lut5_I4_O)        0.045     2.297 r  etapa_if/o_end_pipeline_i_1/O
                         net (fo=1, routed)           0.000     2.297    etapa_if/o_end_pipeline_i_1_n_1
    SLICE_X50Y14         FDRE                                         r  etapa_if/o_end_pipeline_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.920     1.334    i_clk_IBUF
    SLICE_X36Y45         LUT3 (Prop_lut3_I2_O)        0.056     1.390 r  n_0_2104_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.304     1.694    n_0_2104_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.723 r  n_0_2104_BUFG_inst/O
                         net (fo=497, routed)         0.832     2.554    etapa_if/CLK
    SLICE_X50Y14         FDRE                                         r  etapa_if/o_end_pipeline_reg/C
                         clock pessimism             -0.642     1.913    
    SLICE_X50Y14         FDRE (Hold_fdre_C_D)         0.120     2.033    etapa_if/o_end_pipeline_reg
  -------------------------------------------------------------------
                         required time                         -2.033    
                         arrival time                           2.297    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 exmem/alu_tmp_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memwb/res_tmp_reg[15]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.426ns  (logic 0.191ns (44.796%)  route 0.235ns (55.204%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.558ns = ( 7.558 - 5.000 ) 
    Source Clock Delay      (SCD):    1.916ns = ( 6.916 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.606ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.784     6.011    i_clk_IBUF
    SLICE_X36Y45         LUT3 (Prop_lut3_I2_O)        0.045     6.056 f  n_0_2104_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.270     6.325    n_0_2104_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     6.351 f  n_0_2104_BUFG_inst/O
                         net (fo=497, routed)         0.565     6.916    exmem/i_clk
    SLICE_X51Y7          FDRE                                         r  exmem/alu_tmp_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y7          FDRE (Prop_fdre_C_Q)         0.146     7.062 r  exmem/alu_tmp_reg[4]/Q
                         net (fo=33, routed)          0.235     7.297    mem/out[3]
    SLICE_X56Y8          LUT4 (Prop_lut4_I2_O)        0.045     7.342 r  mem/o_res_inferred_i_17__0/O
                         net (fo=1, routed)           0.000     7.342    memwb/res_tmp_reg[31]_0[15]
    SLICE_X56Y8          FDRE                                         r  memwb/res_tmp_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.920     6.334    i_clk_IBUF
    SLICE_X36Y45         LUT3 (Prop_lut3_I2_O)        0.056     6.390 f  n_0_2104_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.304     6.694    n_0_2104_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     6.723 f  n_0_2104_BUFG_inst/O
                         net (fo=497, routed)         0.836     7.558    memwb/i_clk
    SLICE_X56Y8          FDRE                                         r  memwb/res_tmp_reg[15]/C  (IS_INVERTED)
                         clock pessimism             -0.606     6.953    
    SLICE_X56Y8          FDRE (Hold_fdre_C_D)         0.125     7.078    memwb/res_tmp_reg[15]
  -------------------------------------------------------------------
                         required time                         -7.078    
                         arrival time                           7.342    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y3    etapa_if/mem_inst/BRAM_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y2    etapa_if/mem_inst/BRAM_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y1    mem/mem_datos/BRAM_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y0    mem/mem_datos/BRAM_reg_1/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  i_clk_IBUF_BUFG_inst/I
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  n_0_2104_BUFG_inst/I
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X43Y24   FSM_onehot_present_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X43Y24   FSM_onehot_present_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X43Y24   FSM_onehot_present_state_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X43Y24   FSM_onehot_present_state_reg[3]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X43Y24   FSM_onehot_present_state_reg[0]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X43Y24   FSM_onehot_present_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y24   FSM_onehot_present_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y24   FSM_onehot_present_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y24   FSM_onehot_present_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y24   FSM_onehot_present_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y24   FSM_onehot_present_state_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y24   FSM_onehot_present_state_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y24   FSM_onehot_present_state_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y24   FSM_onehot_present_state_reg[4]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X43Y24   FSM_onehot_present_state_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X43Y24   FSM_onehot_present_state_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y24   FSM_onehot_present_state_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y24   FSM_onehot_present_state_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y24   FSM_onehot_present_state_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y24   FSM_onehot_present_state_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y24   FSM_onehot_present_state_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y24   FSM_onehot_present_state_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y24   FSM_onehot_present_state_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y24   FSM_onehot_present_state_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           153 Endpoints
Min Delay           153 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 transmisor/salida_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.644ns  (logic 3.974ns (37.334%)  route 6.670ns (62.666%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y0          FDRE                         0.000     0.000 r  transmisor/salida_reg/C
    SLICE_X43Y0          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  transmisor/salida_reg/Q
                         net (fo=1, routed)           6.670     7.126    tx_OBUF
    A18                  OBUF (Prop_obuf_I_O)         3.518    10.644 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000    10.644    tx
    A18                                                               r  tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            salida_operadores[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.299ns  (logic 4.945ns (67.753%)  route 2.354ns (32.247%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  i_reset_IBUF_inst/O
                         net (fo=19, routed)          2.354     3.795    salida_operadores_OBUF[0]
    V13                  OBUF (Prop_obuf_I_O)         3.504     7.299 r  salida_operadores_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.299    salida_operadores[0]
    V13                                                               r  salida_operadores[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            receptor/contador_ticks_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.019ns  (logic 1.704ns (24.279%)  route 5.315ns (75.721%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  rx_IBUF_inst/O
                         net (fo=15, routed)          4.267     5.723    receptor/rx_IBUF
    SLICE_X38Y30         LUT5 (Prop_lut5_I0_O)        0.124     5.847 r  receptor/contador_ticks[2]_i_2/O
                         net (fo=3, routed)           1.048     6.895    receptor/contador_ticks[2]_i_2_n_1
    SLICE_X36Y30         LUT4 (Prop_lut4_I0_O)        0.124     7.019 r  receptor/contador_ticks[2]_i_1/O
                         net (fo=1, routed)           0.000     7.019    receptor/contador_ticks[2]
    SLICE_X36Y30         FDRE                                         r  receptor/contador_ticks_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            receptor/contador_ticks_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.776ns  (logic 1.704ns (25.151%)  route 5.072ns (74.849%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  rx_IBUF_inst/O
                         net (fo=15, routed)          4.267     5.723    receptor/rx_IBUF
    SLICE_X38Y30         LUT5 (Prop_lut5_I0_O)        0.124     5.847 r  receptor/contador_ticks[2]_i_2/O
                         net (fo=3, routed)           0.805     6.652    receptor/contador_ticks[2]_i_2_n_1
    SLICE_X36Y30         LUT3 (Prop_lut3_I0_O)        0.124     6.776 r  receptor/contador_ticks[1]_i_1/O
                         net (fo=1, routed)           0.000     6.776    receptor/contador_ticks[1]
    SLICE_X36Y30         FDRE                                         r  receptor/contador_ticks_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            receptor/dato_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.641ns  (logic 1.580ns (23.795%)  route 5.061ns (76.205%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  rx_IBUF_inst/O
                         net (fo=15, routed)          5.061     6.517    receptor/rx_IBUF
    SLICE_X41Y29         LUT6 (Prop_lut6_I2_O)        0.124     6.641 r  receptor/dato[4]_i_1/O
                         net (fo=1, routed)           0.000     6.641    receptor/dato[4]_i_1_n_1
    SLICE_X41Y29         FDRE                                         r  receptor/dato_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            receptor/FSM_onehot_next_state_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.617ns  (logic 1.580ns (23.882%)  route 5.037ns (76.118%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  rx_IBUF_inst/O
                         net (fo=15, routed)          4.532     5.988    receptor/rx_IBUF
    SLICE_X37Y30         LUT6 (Prop_lut6_I4_O)        0.124     6.112 r  receptor/FSM_onehot_next_state[10]_i_1/O
                         net (fo=11, routed)          0.505     6.617    receptor/next_state__0
    SLICE_X38Y30         FDRE                                         r  receptor/FSM_onehot_next_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            receptor/FSM_onehot_next_state_reg[8]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.617ns  (logic 1.580ns (23.882%)  route 5.037ns (76.118%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  rx_IBUF_inst/O
                         net (fo=15, routed)          4.532     5.988    receptor/rx_IBUF
    SLICE_X37Y30         LUT6 (Prop_lut6_I4_O)        0.124     6.112 r  receptor/FSM_onehot_next_state[10]_i_1/O
                         net (fo=11, routed)          0.505     6.617    receptor/next_state__0
    SLICE_X38Y30         FDRE                                         r  receptor/FSM_onehot_next_state_reg[8]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            receptor/FSM_onehot_next_state_reg[9]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.617ns  (logic 1.580ns (23.882%)  route 5.037ns (76.118%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  rx_IBUF_inst/O
                         net (fo=15, routed)          4.532     5.988    receptor/rx_IBUF
    SLICE_X37Y30         LUT6 (Prop_lut6_I4_O)        0.124     6.112 r  receptor/FSM_onehot_next_state[10]_i_1/O
                         net (fo=11, routed)          0.505     6.617    receptor/next_state__0
    SLICE_X38Y30         FDRE                                         r  receptor/FSM_onehot_next_state_reg[9]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            receptor/dato_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.558ns  (logic 1.580ns (24.095%)  route 4.978ns (75.905%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  rx_IBUF_inst/O
                         net (fo=15, routed)          4.978     6.434    receptor/rx_IBUF
    SLICE_X42Y29         LUT6 (Prop_lut6_I2_O)        0.124     6.558 r  receptor/dato[2]_i_1/O
                         net (fo=1, routed)           0.000     6.558    receptor/dato[2]_i_1_n_1
    SLICE_X42Y29         FDRE                                         r  receptor/dato_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            receptor/contador_ticks_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.490ns  (logic 1.704ns (26.259%)  route 4.786ns (73.741%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  rx_IBUF_inst/O
                         net (fo=15, routed)          4.267     5.723    receptor/rx_IBUF
    SLICE_X38Y30         LUT5 (Prop_lut5_I0_O)        0.124     5.847 r  receptor/contador_ticks[2]_i_2/O
                         net (fo=3, routed)           0.519     6.366    receptor/contador_ticks[2]_i_2_n_1
    SLICE_X36Y30         LUT2 (Prop_lut2_I0_O)        0.124     6.490 r  receptor/contador_ticks[0]_i_1/O
                         net (fo=1, routed)           0.000     6.490    receptor/contador_ticks[0]
    SLICE_X36Y30         FDRE                                         r  receptor/contador_ticks_reg[0]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 transmisor/next_rs_dir_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmisor/actual_memory_adress_reg[24]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.272ns  (logic 0.141ns (51.809%)  route 0.131ns (48.191%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y2          FDRE                         0.000     0.000 r  transmisor/next_rs_dir_reg[3]/C
    SLICE_X32Y2          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  transmisor/next_rs_dir_reg[3]/Q
                         net (fo=2, routed)           0.131     0.272    transmisor/next_rs_dir_reg_n_1_[3]
    SLICE_X33Y2          FDRE                                         r  transmisor/actual_memory_adress_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmisor/next_memory_addr_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmisor/actual_memory_adress_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.284ns  (logic 0.164ns (57.651%)  route 0.120ns (42.349%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y2          FDRE                         0.000     0.000 r  transmisor/next_memory_addr_reg[4]/C
    SLICE_X38Y2          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  transmisor/next_memory_addr_reg[4]/Q
                         net (fo=2, routed)           0.120     0.284    transmisor/next_memory_addr_reg_n_1_[4]
    SLICE_X41Y1          FDRE                                         r  transmisor/actual_memory_adress_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmisor/next_memory_addr_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmisor/actual_memory_adress_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.292ns  (logic 0.164ns (56.110%)  route 0.128ns (43.890%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y2          FDRE                         0.000     0.000 r  transmisor/next_memory_addr_reg[8]/C
    SLICE_X38Y2          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  transmisor/next_memory_addr_reg[8]/Q
                         net (fo=2, routed)           0.128     0.292    transmisor/next_memory_addr_reg_n_1_[8]
    SLICE_X41Y1          FDRE                                         r  transmisor/actual_memory_adress_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmisor/contador_ticks_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmisor/contador_ticks_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.318ns  (logic 0.186ns (58.579%)  route 0.132ns (41.421%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y1          FDRE                         0.000     0.000 r  transmisor/contador_ticks_reg[0]/C
    SLICE_X31Y1          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  transmisor/contador_ticks_reg[0]/Q
                         net (fo=6, routed)           0.132     0.273    transmisor/contador_ticks_reg_n_1_[0]
    SLICE_X30Y1          LUT6 (Prop_lut6_I5_O)        0.045     0.318 r  transmisor/contador_ticks[1]_i_1__0/O
                         net (fo=1, routed)           0.000     0.318    transmisor/contador_ticks[1]
    SLICE_X30Y1          FDRE                                         r  transmisor/contador_ticks_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmisor/next_rs_dir_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmisor/actual_memory_adress_reg[21]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.320ns  (logic 0.164ns (51.211%)  route 0.156ns (48.789%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y2          FDRE                         0.000     0.000 r  transmisor/next_rs_dir_reg[0]/C
    SLICE_X34Y2          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  transmisor/next_rs_dir_reg[0]/Q
                         net (fo=2, routed)           0.156     0.320    transmisor/next_rs_dir_reg_n_1_[0]
    SLICE_X35Y4          FDRE                                         r  transmisor/actual_memory_adress_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmisor/contador_ticks_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmisor/contador_ticks_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.322ns  (logic 0.186ns (57.850%)  route 0.136ns (42.150%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y1          FDRE                         0.000     0.000 r  transmisor/contador_ticks_reg[0]/C
    SLICE_X31Y1          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  transmisor/contador_ticks_reg[0]/Q
                         net (fo=6, routed)           0.136     0.277    transmisor/contador_ticks_reg_n_1_[0]
    SLICE_X30Y1          LUT4 (Prop_lut4_I2_O)        0.045     0.322 r  transmisor/contador_ticks[2]_i_1__0/O
                         net (fo=1, routed)           0.000     0.322    transmisor/contador_ticks[2]
    SLICE_X30Y1          FDRE                                         r  transmisor/contador_ticks_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmisor/next_memory_addr_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmisor/actual_memory_adress_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.323ns  (logic 0.141ns (43.592%)  route 0.182ns (56.408%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y0          FDRE                         0.000     0.000 r  transmisor/next_memory_addr_reg[5]/C
    SLICE_X37Y0          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  transmisor/next_memory_addr_reg[5]/Q
                         net (fo=2, routed)           0.182     0.323    transmisor/next_memory_addr_reg_n_1_[5]
    SLICE_X41Y1          FDRE                                         r  transmisor/actual_memory_adress_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmisor/contador_ticks_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmisor/contador_ticks_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.325ns  (logic 0.189ns (58.240%)  route 0.136ns (41.760%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y1          FDRE                         0.000     0.000 r  transmisor/contador_ticks_reg[0]/C
    SLICE_X31Y1          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  transmisor/contador_ticks_reg[0]/Q
                         net (fo=6, routed)           0.136     0.277    transmisor/contador_ticks_reg_n_1_[0]
    SLICE_X30Y1          LUT5 (Prop_lut5_I3_O)        0.048     0.325 r  transmisor/contador_ticks[3]_i_1__0/O
                         net (fo=1, routed)           0.000     0.325    transmisor/contador_ticks[3]
    SLICE_X30Y1          FDRE                                         r  transmisor/contador_ticks_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmisor/next_memory_addr_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmisor/actual_memory_adress_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.325ns  (logic 0.141ns (43.351%)  route 0.184ns (56.649%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y0          FDRE                         0.000     0.000 r  transmisor/next_memory_addr_reg[7]/C
    SLICE_X37Y0          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  transmisor/next_memory_addr_reg[7]/Q
                         net (fo=2, routed)           0.184     0.325    transmisor/next_memory_addr_reg_n_1_[7]
    SLICE_X41Y1          FDRE                                         r  transmisor/actual_memory_adress_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmisor/next_rs_dir_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmisor/actual_memory_adress_reg[22]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.344ns  (logic 0.141ns (40.953%)  route 0.203ns (59.047%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y2          FDRE                         0.000     0.000 r  transmisor/next_rs_dir_reg[1]/C
    SLICE_X32Y2          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  transmisor/next_rs_dir_reg[1]/Q
                         net (fo=2, routed)           0.203     0.344    transmisor/next_rs_dir_reg_n_1_[1]
    SLICE_X33Y2          FDRE                                         r  transmisor/actual_memory_adress_reg[22]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay           191 Endpoints
Min Delay           191 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 transmisor/rs_dir_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmisor/next_memory_addr_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.185ns  (logic 2.066ns (39.844%)  route 3.119ns (60.156%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1203, routed)        1.564     5.085    transmisor/i_clk
    SLICE_X34Y3          FDRE                                         r  transmisor/rs_dir_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y3          FDRE (Prop_fdre_C_Q)         0.478     5.563 f  transmisor/rs_dir_reg[2]/Q
                         net (fo=7, routed)           1.331     6.894    transmisor/rs_dir[2]
    SLICE_X33Y2          LUT5 (Prop_lut5_I2_O)        0.295     7.189 r  transmisor/next_enviar_prev_i_5/O
                         net (fo=5, routed)           0.830     8.019    transmisor/next_enviar_prev_i_5_n_1
    SLICE_X35Y1          LUT3 (Prop_lut3_I2_O)        0.124     8.143 r  transmisor/next_memory_addr[3]_i_3/O
                         net (fo=1, routed)           0.000     8.143    transmisor/next_memory_addr[3]_i_3_n_1
    SLICE_X35Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.675 r  transmisor/next_memory_addr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.675    transmisor/next_memory_addr_reg[3]_i_2_n_1
    SLICE_X35Y2          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.009 r  transmisor/next_memory_addr_reg[7]_i_2/O[1]
                         net (fo=1, routed)           0.958     9.968    transmisor/in15[5]
    SLICE_X37Y0          LUT6 (Prop_lut6_I5_O)        0.303    10.271 r  transmisor/next_memory_addr[5]_i_1/O
                         net (fo=1, routed)           0.000    10.271    transmisor/next_memory_addr[5]
    SLICE_X37Y0          FDRE                                         r  transmisor/next_memory_addr_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmisor/rs_dir_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmisor/next_memory_addr_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.130ns  (logic 2.048ns (39.924%)  route 3.082ns (60.076%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1203, routed)        1.564     5.085    transmisor/i_clk
    SLICE_X34Y3          FDRE                                         r  transmisor/rs_dir_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y3          FDRE (Prop_fdre_C_Q)         0.478     5.563 f  transmisor/rs_dir_reg[2]/Q
                         net (fo=7, routed)           1.331     6.894    transmisor/rs_dir[2]
    SLICE_X33Y2          LUT5 (Prop_lut5_I2_O)        0.295     7.189 r  transmisor/next_enviar_prev_i_5/O
                         net (fo=5, routed)           0.830     8.019    transmisor/next_enviar_prev_i_5_n_1
    SLICE_X35Y1          LUT3 (Prop_lut3_I2_O)        0.124     8.143 r  transmisor/next_memory_addr[3]_i_3/O
                         net (fo=1, routed)           0.000     8.143    transmisor/next_memory_addr[3]_i_3_n_1
    SLICE_X35Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.675 r  transmisor/next_memory_addr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.675    transmisor/next_memory_addr_reg[3]_i_2_n_1
    SLICE_X35Y2          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.988 r  transmisor/next_memory_addr_reg[7]_i_2/O[3]
                         net (fo=1, routed)           0.921     9.909    transmisor/in15[7]
    SLICE_X37Y0          LUT6 (Prop_lut6_I5_O)        0.306    10.215 r  transmisor/next_memory_addr[7]_i_1/O
                         net (fo=1, routed)           0.000    10.215    transmisor/next_memory_addr[7]
    SLICE_X37Y0          FDRE                                         r  transmisor/next_memory_addr_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmisor/rs_dir_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmisor/next_memory_addr_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.110ns  (logic 1.950ns (38.160%)  route 3.160ns (61.840%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1203, routed)        1.564     5.085    transmisor/i_clk
    SLICE_X34Y3          FDRE                                         r  transmisor/rs_dir_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y3          FDRE (Prop_fdre_C_Q)         0.478     5.563 f  transmisor/rs_dir_reg[2]/Q
                         net (fo=7, routed)           1.331     6.894    transmisor/rs_dir[2]
    SLICE_X33Y2          LUT5 (Prop_lut5_I2_O)        0.295     7.189 r  transmisor/next_enviar_prev_i_5/O
                         net (fo=5, routed)           0.830     8.019    transmisor/next_enviar_prev_i_5_n_1
    SLICE_X35Y1          LUT3 (Prop_lut3_I2_O)        0.124     8.143 r  transmisor/next_memory_addr[3]_i_3/O
                         net (fo=1, routed)           0.000     8.143    transmisor/next_memory_addr[3]_i_3_n_1
    SLICE_X35Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.675 r  transmisor/next_memory_addr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.675    transmisor/next_memory_addr_reg[3]_i_2_n_1
    SLICE_X35Y2          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.897 r  transmisor/next_memory_addr_reg[7]_i_2/O[0]
                         net (fo=1, routed)           0.999     9.896    transmisor/in15[4]
    SLICE_X38Y2          LUT6 (Prop_lut6_I5_O)        0.299    10.195 r  transmisor/next_memory_addr[4]_i_1/O
                         net (fo=1, routed)           0.000    10.195    transmisor/next_memory_addr[4]
    SLICE_X38Y2          FDRE                                         r  transmisor/next_memory_addr_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmisor/rs_dir_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmisor/next_memory_addr_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.003ns  (logic 2.180ns (43.575%)  route 2.823ns (56.425%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1203, routed)        1.564     5.085    transmisor/i_clk
    SLICE_X34Y3          FDRE                                         r  transmisor/rs_dir_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y3          FDRE (Prop_fdre_C_Q)         0.478     5.563 f  transmisor/rs_dir_reg[2]/Q
                         net (fo=7, routed)           1.331     6.894    transmisor/rs_dir[2]
    SLICE_X33Y2          LUT5 (Prop_lut5_I2_O)        0.295     7.189 r  transmisor/next_enviar_prev_i_5/O
                         net (fo=5, routed)           0.830     8.019    transmisor/next_enviar_prev_i_5_n_1
    SLICE_X35Y1          LUT3 (Prop_lut3_I2_O)        0.124     8.143 r  transmisor/next_memory_addr[3]_i_3/O
                         net (fo=1, routed)           0.000     8.143    transmisor/next_memory_addr[3]_i_3_n_1
    SLICE_X35Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.675 r  transmisor/next_memory_addr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.675    transmisor/next_memory_addr_reg[3]_i_2_n_1
    SLICE_X35Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.789 r  transmisor/next_memory_addr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.789    transmisor/next_memory_addr_reg[7]_i_2_n_1
    SLICE_X35Y3          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.123 r  transmisor/next_memory_addr_reg[10]_i_2/O[1]
                         net (fo=1, routed)           0.662     9.785    transmisor/in15[9]
    SLICE_X34Y2          LUT6 (Prop_lut6_I5_O)        0.303    10.088 r  transmisor/next_memory_addr[9]_i_1/O
                         net (fo=1, routed)           0.000    10.088    transmisor/next_memory_addr[9]
    SLICE_X34Y2          FDRE                                         r  transmisor/next_memory_addr_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmisor/rs_dir_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmisor/next_memory_addr_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.972ns  (logic 2.064ns (41.511%)  route 2.908ns (58.489%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1203, routed)        1.564     5.085    transmisor/i_clk
    SLICE_X34Y3          FDRE                                         r  transmisor/rs_dir_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y3          FDRE (Prop_fdre_C_Q)         0.478     5.563 f  transmisor/rs_dir_reg[2]/Q
                         net (fo=7, routed)           1.331     6.894    transmisor/rs_dir[2]
    SLICE_X33Y2          LUT5 (Prop_lut5_I2_O)        0.295     7.189 r  transmisor/next_enviar_prev_i_5/O
                         net (fo=5, routed)           0.830     8.019    transmisor/next_enviar_prev_i_5_n_1
    SLICE_X35Y1          LUT3 (Prop_lut3_I2_O)        0.124     8.143 r  transmisor/next_memory_addr[3]_i_3/O
                         net (fo=1, routed)           0.000     8.143    transmisor/next_memory_addr[3]_i_3_n_1
    SLICE_X35Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.675 r  transmisor/next_memory_addr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.675    transmisor/next_memory_addr_reg[3]_i_2_n_1
    SLICE_X35Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.789 r  transmisor/next_memory_addr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.789    transmisor/next_memory_addr_reg[7]_i_2_n_1
    SLICE_X35Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.011 r  transmisor/next_memory_addr_reg[10]_i_2/O[0]
                         net (fo=1, routed)           0.747     9.758    transmisor/in15[8]
    SLICE_X38Y2          LUT6 (Prop_lut6_I5_O)        0.299    10.057 r  transmisor/next_memory_addr[8]_i_1/O
                         net (fo=1, routed)           0.000    10.057    transmisor/next_memory_addr[8]
    SLICE_X38Y2          FDRE                                         r  transmisor/next_memory_addr_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmisor/rs_dir_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmisor/next_memory_addr_reg[10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.843ns  (logic 2.084ns (43.035%)  route 2.759ns (56.965%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1203, routed)        1.564     5.085    transmisor/i_clk
    SLICE_X34Y3          FDRE                                         r  transmisor/rs_dir_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y3          FDRE (Prop_fdre_C_Q)         0.478     5.563 f  transmisor/rs_dir_reg[2]/Q
                         net (fo=7, routed)           1.331     6.894    transmisor/rs_dir[2]
    SLICE_X33Y2          LUT5 (Prop_lut5_I2_O)        0.295     7.189 r  transmisor/next_enviar_prev_i_5/O
                         net (fo=5, routed)           0.830     8.019    transmisor/next_enviar_prev_i_5_n_1
    SLICE_X35Y1          LUT3 (Prop_lut3_I2_O)        0.124     8.143 r  transmisor/next_memory_addr[3]_i_3/O
                         net (fo=1, routed)           0.000     8.143    transmisor/next_memory_addr[3]_i_3_n_1
    SLICE_X35Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.675 r  transmisor/next_memory_addr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.675    transmisor/next_memory_addr_reg[3]_i_2_n_1
    SLICE_X35Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.789 r  transmisor/next_memory_addr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.789    transmisor/next_memory_addr_reg[7]_i_2_n_1
    SLICE_X35Y3          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.028 r  transmisor/next_memory_addr_reg[10]_i_2/O[2]
                         net (fo=1, routed)           0.598     9.626    transmisor/in15[10]
    SLICE_X34Y2          LUT6 (Prop_lut6_I5_O)        0.302     9.928 r  transmisor/next_memory_addr[10]_i_1/O
                         net (fo=1, routed)           0.000     9.928    transmisor/next_memory_addr[10]
    SLICE_X34Y2          FDRE                                         r  transmisor/next_memory_addr_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmisor/rs_dir_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmisor/next_memory_addr_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.679ns  (logic 1.809ns (38.659%)  route 2.870ns (61.341%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1203, routed)        1.564     5.085    transmisor/i_clk
    SLICE_X34Y3          FDRE                                         r  transmisor/rs_dir_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y3          FDRE (Prop_fdre_C_Q)         0.478     5.563 f  transmisor/rs_dir_reg[2]/Q
                         net (fo=7, routed)           1.331     6.894    transmisor/rs_dir[2]
    SLICE_X33Y2          LUT5 (Prop_lut5_I2_O)        0.295     7.189 r  transmisor/next_enviar_prev_i_5/O
                         net (fo=5, routed)           0.830     8.019    transmisor/next_enviar_prev_i_5_n_1
    SLICE_X35Y1          LUT3 (Prop_lut3_I2_O)        0.124     8.143 r  transmisor/next_memory_addr[3]_i_3/O
                         net (fo=1, routed)           0.000     8.143    transmisor/next_memory_addr[3]_i_3_n_1
    SLICE_X35Y1          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     8.749 r  transmisor/next_memory_addr_reg[3]_i_2/O[3]
                         net (fo=1, routed)           0.709     9.459    transmisor/in15[3]
    SLICE_X34Y1          LUT6 (Prop_lut6_I5_O)        0.306     9.765 r  transmisor/next_memory_addr[3]_i_1/O
                         net (fo=1, routed)           0.000     9.765    transmisor/next_memory_addr[3]
    SLICE_X34Y1          FDRE                                         r  transmisor/next_memory_addr_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receptor/FSM_onehot_present_state_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receptor/contador_ticks_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.668ns  (logic 1.090ns (23.351%)  route 3.578ns (76.649%))
  Logic Levels:           4  (LUT4=2 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1203, routed)        1.554     5.075    receptor/i_clk
    SLICE_X41Y30         FDRE                                         r  receptor/FSM_onehot_present_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y30         FDRE (Prop_fdre_C_Q)         0.419     5.494 r  receptor/FSM_onehot_present_state_reg[7]/Q
                         net (fo=3, routed)           0.893     6.388    receptor/FSM_onehot_present_state_reg_n_1_[7]
    SLICE_X40Y30         LUT4 (Prop_lut4_I0_O)        0.299     6.687 r  receptor/FSM_onehot_next_state[10]_i_5/O
                         net (fo=1, routed)           0.866     7.553    receptor/FSM_onehot_next_state[10]_i_5_n_1
    SLICE_X40Y30         LUT5 (Prop_lut5_I4_O)        0.124     7.677 r  receptor/FSM_onehot_next_state[10]_i_3/O
                         net (fo=3, routed)           0.770     8.447    receptor/FSM_onehot_next_state[10]_i_3_n_1
    SLICE_X38Y30         LUT5 (Prop_lut5_I4_O)        0.124     8.571 r  receptor/contador_ticks[2]_i_2/O
                         net (fo=3, routed)           1.048     9.619    receptor/contador_ticks[2]_i_2_n_1
    SLICE_X36Y30         LUT4 (Prop_lut4_I0_O)        0.124     9.743 r  receptor/contador_ticks[2]_i_1/O
                         net (fo=1, routed)           0.000     9.743    receptor/contador_ticks[2]
    SLICE_X36Y30         FDRE                                         r  receptor/contador_ticks_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmisor/rs_dir_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmisor/next_memory_addr_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.653ns  (logic 1.970ns (42.337%)  route 2.683ns (57.663%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1203, routed)        1.564     5.085    transmisor/i_clk
    SLICE_X34Y3          FDRE                                         r  transmisor/rs_dir_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y3          FDRE (Prop_fdre_C_Q)         0.478     5.563 f  transmisor/rs_dir_reg[2]/Q
                         net (fo=7, routed)           1.331     6.894    transmisor/rs_dir[2]
    SLICE_X33Y2          LUT5 (Prop_lut5_I2_O)        0.295     7.189 r  transmisor/next_enviar_prev_i_5/O
                         net (fo=5, routed)           0.830     8.019    transmisor/next_enviar_prev_i_5_n_1
    SLICE_X35Y1          LUT3 (Prop_lut3_I2_O)        0.124     8.143 r  transmisor/next_memory_addr[3]_i_3/O
                         net (fo=1, routed)           0.000     8.143    transmisor/next_memory_addr[3]_i_3_n_1
    SLICE_X35Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.675 r  transmisor/next_memory_addr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.675    transmisor/next_memory_addr_reg[3]_i_2_n_1
    SLICE_X35Y2          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.914 r  transmisor/next_memory_addr_reg[7]_i_2/O[2]
                         net (fo=1, routed)           0.522     9.436    transmisor/in15[6]
    SLICE_X34Y2          LUT6 (Prop_lut6_I5_O)        0.302     9.738 r  transmisor/next_memory_addr[6]_i_1/O
                         net (fo=1, routed)           0.000     9.738    transmisor/next_memory_addr[6]
    SLICE_X34Y2          FDRE                                         r  transmisor/next_memory_addr_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmisor/FSM_sequential_present_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmisor/FSM_sequential_next_state_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.631ns  (logic 0.992ns (21.422%)  route 3.639ns (78.578%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1203, routed)        1.567     5.088    transmisor/i_clk
    SLICE_X42Y1          FDRE                                         r  transmisor/FSM_sequential_present_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y1          FDRE (Prop_fdre_C_Q)         0.518     5.606 r  transmisor/FSM_sequential_present_state_reg[3]/Q
                         net (fo=29, routed)          1.954     7.560    transmisor/present_state[3]
    SLICE_X34Y1          LUT4 (Prop_lut4_I0_O)        0.146     7.706 r  transmisor/FSM_sequential_next_state[3]_i_3/O
                         net (fo=6, routed)           0.549     8.255    transmisor/FSM_sequential_next_state[3]_i_3_n_1
    SLICE_X30Y1          LUT6 (Prop_lut6_I5_O)        0.328     8.583 r  transmisor/FSM_sequential_next_state[3]_i_1/O
                         net (fo=4, routed)           1.136     9.719    transmisor/FSM_sequential_next_state[3]_i_1_n_1
    SLICE_X43Y2          FDRE                                         r  transmisor/FSM_sequential_next_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 transmisor/rs_dir_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmisor/next_rs_dir_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.250ns  (logic 0.186ns (74.310%)  route 0.064ns (25.690%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1203, routed)        0.563     1.446    transmisor/i_clk
    SLICE_X35Y2          FDRE                                         r  transmisor/rs_dir_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y2          FDRE (Prop_fdre_C_Q)         0.141     1.587 r  transmisor/rs_dir_reg[0]/Q
                         net (fo=8, routed)           0.064     1.651    transmisor/rs_dir[0]
    SLICE_X34Y2          LUT5 (Prop_lut5_I2_O)        0.045     1.696 r  transmisor/next_rs_dir[0]_i_1/O
                         net (fo=1, routed)           0.000     1.696    transmisor/next_rs_dir[0]
    SLICE_X34Y2          FDRE                                         r  transmisor/next_rs_dir_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receptor/FSM_onehot_present_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receptor/FSM_onehot_next_state_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.264ns  (logic 0.141ns (53.387%)  route 0.123ns (46.613%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1203, routed)        0.555     1.438    receptor/i_clk
    SLICE_X41Y30         FDRE                                         r  receptor/FSM_onehot_present_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y30         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  receptor/FSM_onehot_present_state_reg[3]/Q
                         net (fo=3, routed)           0.123     1.702    receptor/FSM_onehot_present_state_reg_n_1_[3]
    SLICE_X40Y30         FDRE                                         r  receptor/FSM_onehot_next_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receptor/FSM_onehot_present_state_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receptor/FSM_onehot_next_state_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.266ns  (logic 0.128ns (48.114%)  route 0.138ns (51.886%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1203, routed)        0.555     1.438    receptor/i_clk
    SLICE_X41Y30         FDRE                                         r  receptor/FSM_onehot_present_state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y30         FDRE (Prop_fdre_C_Q)         0.128     1.566 r  receptor/FSM_onehot_present_state_reg[6]/Q
                         net (fo=3, routed)           0.138     1.704    receptor/FSM_onehot_present_state_reg_n_1_[6]
    SLICE_X40Y30         FDRE                                         r  receptor/FSM_onehot_next_state_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receptor/FSM_onehot_present_state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receptor/FSM_onehot_next_state_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.269ns  (logic 0.128ns (47.640%)  route 0.141ns (52.360%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1203, routed)        0.555     1.438    receptor/i_clk
    SLICE_X41Y30         FDRE                                         r  receptor/FSM_onehot_present_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y30         FDRE (Prop_fdre_C_Q)         0.128     1.566 r  receptor/FSM_onehot_present_state_reg[5]/Q
                         net (fo=3, routed)           0.141     1.707    receptor/FSM_onehot_present_state_reg_n_1_[5]
    SLICE_X40Y30         FDRE                                         r  receptor/FSM_onehot_next_state_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_present_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instruccion_para_guardar_reg[10]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.299ns  (logic 0.141ns (47.187%)  route 0.158ns (52.813%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1203, routed)        0.550     1.433    i_clk_IBUF_BUFG
    SLICE_X43Y24         FDRE                                         r  FSM_onehot_present_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y24         FDRE (Prop_fdre_C_Q)         0.141     1.574 r  FSM_onehot_present_state_reg[3]/Q
                         net (fo=11, routed)          0.158     1.732    FSM_onehot_present_state_reg_n_1_[3]
    SLICE_X44Y24         FDSE                                         r  instruccion_para_guardar_reg[10]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_present_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_next_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.311ns  (logic 0.186ns (59.721%)  route 0.125ns (40.279%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1203, routed)        0.550     1.433    i_clk_IBUF_BUFG
    SLICE_X43Y24         FDSE                                         r  FSM_onehot_present_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y24         FDSE (Prop_fdse_C_Q)         0.141     1.574 r  FSM_onehot_present_state_reg[0]/Q
                         net (fo=7, routed)           0.125     1.700    FSM_onehot_present_state_reg_n_1_[0]
    SLICE_X42Y24         LUT3 (Prop_lut3_I2_O)        0.045     1.745 r  FSM_onehot_next_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.745    FSM_onehot_next_state[1]_i_1_n_1
    SLICE_X42Y24         FDRE                                         r  FSM_onehot_next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receptor/FSM_onehot_present_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receptor/dato_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.307ns  (logic 0.186ns (60.503%)  route 0.121ns (39.497%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1203, routed)        0.555     1.438    receptor/i_clk
    SLICE_X41Y30         FDRE                                         r  receptor/FSM_onehot_present_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y30         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  receptor/FSM_onehot_present_state_reg[2]/Q
                         net (fo=3, routed)           0.121     1.701    receptor/FSM_onehot_present_state_reg_n_1_[2]
    SLICE_X40Y29         LUT6 (Prop_lut6_I1_O)        0.045     1.746 r  receptor/dato[0]_i_1/O
                         net (fo=1, routed)           0.000     1.746    receptor/dato[0]_i_1_n_1
    SLICE_X40Y29         FDRE                                         r  receptor/dato_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmisor/memory_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmisor/next_memory_addr_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.308ns  (logic 0.186ns (60.297%)  route 0.122ns (39.703%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1203, routed)        0.564     1.447    transmisor/i_clk
    SLICE_X37Y2          FDRE                                         r  transmisor/memory_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y2          FDRE (Prop_fdre_C_Q)         0.141     1.588 r  transmisor/memory_addr_reg[4]/Q
                         net (fo=3, routed)           0.122     1.711    transmisor/memory_addr[4]
    SLICE_X38Y2          LUT6 (Prop_lut6_I0_O)        0.045     1.756 r  transmisor/next_memory_addr[4]_i_1/O
                         net (fo=1, routed)           0.000     1.756    transmisor/next_memory_addr[4]
    SLICE_X38Y2          FDRE                                         r  transmisor/next_memory_addr_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmisor/FSM_sequential_present_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmisor/FSM_sequential_next_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.315ns  (logic 0.209ns (66.271%)  route 0.106ns (33.729%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1203, routed)        0.564     1.447    transmisor/i_clk
    SLICE_X30Y2          FDRE                                         r  transmisor/FSM_sequential_present_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y2          FDRE (Prop_fdre_C_Q)         0.164     1.611 r  transmisor/FSM_sequential_present_state_reg[1]/Q
                         net (fo=30, routed)          0.106     1.718    transmisor/present_state[1]
    SLICE_X31Y2          LUT3 (Prop_lut3_I1_O)        0.045     1.763 r  transmisor/FSM_sequential_next_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.763    transmisor/next_state__0[1]
    SLICE_X31Y2          FDRE                                         r  transmisor/FSM_sequential_next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_present_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instruccion_para_guardar_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.331ns  (logic 0.128ns (38.629%)  route 0.203ns (61.371%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1203, routed)        0.550     1.433    i_clk_IBUF_BUFG
    SLICE_X43Y24         FDRE                                         r  FSM_onehot_present_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y24         FDRE (Prop_fdre_C_Q)         0.128     1.561 r  FSM_onehot_present_state_reg[4]/Q
                         net (fo=16, routed)          0.203     1.764    wea
    SLICE_X43Y22         FDSE                                         r  instruccion_para_guardar_reg[1]/CE
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay          1354 Endpoints
Min Delay          1354 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 send_button
                            (input port)
  Destination:            transmisor/reg_instruccion_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.661ns  (logic 1.603ns (20.926%)  route 6.058ns (79.074%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.793ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  send_button (IN)
                         net (fo=0)                   0.000     0.000    send_button
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  send_button_IBUF_inst/O
                         net (fo=25, routed)          4.596     6.047    transmisor/send_button_IBUF
    SLICE_X48Y1          LUT1 (Prop_lut1_I0_O)        0.152     6.199 r  transmisor/reg_instruccion[31]_i_1/O
                         net (fo=32, routed)          1.462     7.661    transmisor/reg_instruccion[31]_i_1_n_1
    SLICE_X52Y4          FDRE                                         r  transmisor/reg_instruccion_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1203, routed)        1.452     4.793    transmisor/i_clk
    SLICE_X52Y4          FDRE                                         r  transmisor/reg_instruccion_reg[0]/C

Slack:                    inf
  Source:                 send_button
                            (input port)
  Destination:            transmisor/reg_instruccion_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.661ns  (logic 1.603ns (20.926%)  route 6.058ns (79.074%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.793ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  send_button (IN)
                         net (fo=0)                   0.000     0.000    send_button
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  send_button_IBUF_inst/O
                         net (fo=25, routed)          4.596     6.047    transmisor/send_button_IBUF
    SLICE_X48Y1          LUT1 (Prop_lut1_I0_O)        0.152     6.199 r  transmisor/reg_instruccion[31]_i_1/O
                         net (fo=32, routed)          1.462     7.661    transmisor/reg_instruccion[31]_i_1_n_1
    SLICE_X52Y4          FDRE                                         r  transmisor/reg_instruccion_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1203, routed)        1.452     4.793    transmisor/i_clk
    SLICE_X52Y4          FDRE                                         r  transmisor/reg_instruccion_reg[13]/C

Slack:                    inf
  Source:                 send_button
                            (input port)
  Destination:            transmisor/reg_instruccion_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.661ns  (logic 1.603ns (20.926%)  route 6.058ns (79.074%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.793ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  send_button (IN)
                         net (fo=0)                   0.000     0.000    send_button
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  send_button_IBUF_inst/O
                         net (fo=25, routed)          4.596     6.047    transmisor/send_button_IBUF
    SLICE_X48Y1          LUT1 (Prop_lut1_I0_O)        0.152     6.199 r  transmisor/reg_instruccion[31]_i_1/O
                         net (fo=32, routed)          1.462     7.661    transmisor/reg_instruccion[31]_i_1_n_1
    SLICE_X52Y4          FDRE                                         r  transmisor/reg_instruccion_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1203, routed)        1.452     4.793    transmisor/i_clk
    SLICE_X52Y4          FDRE                                         r  transmisor/reg_instruccion_reg[30]/C

Slack:                    inf
  Source:                 send_button
                            (input port)
  Destination:            transmisor/reg_instruccion_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.625ns  (logic 1.603ns (21.025%)  route 6.022ns (78.975%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.793ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  send_button (IN)
                         net (fo=0)                   0.000     0.000    send_button
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  send_button_IBUF_inst/O
                         net (fo=25, routed)          4.596     6.047    transmisor/send_button_IBUF
    SLICE_X48Y1          LUT1 (Prop_lut1_I0_O)        0.152     6.199 r  transmisor/reg_instruccion[31]_i_1/O
                         net (fo=32, routed)          1.426     7.625    transmisor/reg_instruccion[31]_i_1_n_1
    SLICE_X54Y4          FDRE                                         r  transmisor/reg_instruccion_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1203, routed)        1.452     4.793    transmisor/i_clk
    SLICE_X54Y4          FDRE                                         r  transmisor/reg_instruccion_reg[17]/C

Slack:                    inf
  Source:                 send_button
                            (input port)
  Destination:            transmisor/reg_instruccion_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.625ns  (logic 1.603ns (21.025%)  route 6.022ns (78.975%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.793ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  send_button (IN)
                         net (fo=0)                   0.000     0.000    send_button
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  send_button_IBUF_inst/O
                         net (fo=25, routed)          4.596     6.047    transmisor/send_button_IBUF
    SLICE_X48Y1          LUT1 (Prop_lut1_I0_O)        0.152     6.199 r  transmisor/reg_instruccion[31]_i_1/O
                         net (fo=32, routed)          1.426     7.625    transmisor/reg_instruccion[31]_i_1_n_1
    SLICE_X54Y4          FDRE                                         r  transmisor/reg_instruccion_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1203, routed)        1.452     4.793    transmisor/i_clk
    SLICE_X54Y4          FDRE                                         r  transmisor/reg_instruccion_reg[19]/C

Slack:                    inf
  Source:                 send_button
                            (input port)
  Destination:            transmisor/reg_instruccion_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.625ns  (logic 1.603ns (21.025%)  route 6.022ns (78.975%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.793ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  send_button (IN)
                         net (fo=0)                   0.000     0.000    send_button
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  send_button_IBUF_inst/O
                         net (fo=25, routed)          4.596     6.047    transmisor/send_button_IBUF
    SLICE_X48Y1          LUT1 (Prop_lut1_I0_O)        0.152     6.199 r  transmisor/reg_instruccion[31]_i_1/O
                         net (fo=32, routed)          1.426     7.625    transmisor/reg_instruccion[31]_i_1_n_1
    SLICE_X54Y4          FDRE                                         r  transmisor/reg_instruccion_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1203, routed)        1.452     4.793    transmisor/i_clk
    SLICE_X54Y4          FDRE                                         r  transmisor/reg_instruccion_reg[25]/C

Slack:                    inf
  Source:                 send_button
                            (input port)
  Destination:            transmisor/reg_instruccion_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.625ns  (logic 1.603ns (21.025%)  route 6.022ns (78.975%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.793ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  send_button (IN)
                         net (fo=0)                   0.000     0.000    send_button
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  send_button_IBUF_inst/O
                         net (fo=25, routed)          4.596     6.047    transmisor/send_button_IBUF
    SLICE_X48Y1          LUT1 (Prop_lut1_I0_O)        0.152     6.199 r  transmisor/reg_instruccion[31]_i_1/O
                         net (fo=32, routed)          1.426     7.625    transmisor/reg_instruccion[31]_i_1_n_1
    SLICE_X54Y4          FDRE                                         r  transmisor/reg_instruccion_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1203, routed)        1.452     4.793    transmisor/i_clk
    SLICE_X54Y4          FDRE                                         r  transmisor/reg_instruccion_reg[27]/C

Slack:                    inf
  Source:                 send_button
                            (input port)
  Destination:            transmisor/reg_instruccion_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.478ns  (logic 1.603ns (21.437%)  route 5.875ns (78.563%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.793ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  send_button (IN)
                         net (fo=0)                   0.000     0.000    send_button
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  send_button_IBUF_inst/O
                         net (fo=25, routed)          4.596     6.047    transmisor/send_button_IBUF
    SLICE_X48Y1          LUT1 (Prop_lut1_I0_O)        0.152     6.199 r  transmisor/reg_instruccion[31]_i_1/O
                         net (fo=32, routed)          1.279     7.478    transmisor/reg_instruccion[31]_i_1_n_1
    SLICE_X53Y4          FDRE                                         r  transmisor/reg_instruccion_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1203, routed)        1.452     4.793    transmisor/i_clk
    SLICE_X53Y4          FDRE                                         r  transmisor/reg_instruccion_reg[22]/C

Slack:                    inf
  Source:                 send_button
                            (input port)
  Destination:            transmisor/reg_instruccion_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.478ns  (logic 1.603ns (21.437%)  route 5.875ns (78.563%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.793ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  send_button (IN)
                         net (fo=0)                   0.000     0.000    send_button
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  send_button_IBUF_inst/O
                         net (fo=25, routed)          4.596     6.047    transmisor/send_button_IBUF
    SLICE_X48Y1          LUT1 (Prop_lut1_I0_O)        0.152     6.199 r  transmisor/reg_instruccion[31]_i_1/O
                         net (fo=32, routed)          1.279     7.478    transmisor/reg_instruccion[31]_i_1_n_1
    SLICE_X53Y4          FDRE                                         r  transmisor/reg_instruccion_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1203, routed)        1.452     4.793    transmisor/i_clk
    SLICE_X53Y4          FDRE                                         r  transmisor/reg_instruccion_reg[31]/C

Slack:                    inf
  Source:                 send_button
                            (input port)
  Destination:            transmisor/reg_instruccion_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.329ns  (logic 1.603ns (21.874%)  route 5.726ns (78.126%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.793ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  send_button (IN)
                         net (fo=0)                   0.000     0.000    send_button
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  send_button_IBUF_inst/O
                         net (fo=25, routed)          4.596     6.047    transmisor/send_button_IBUF
    SLICE_X48Y1          LUT1 (Prop_lut1_I0_O)        0.152     6.199 r  transmisor/reg_instruccion[31]_i_1/O
                         net (fo=32, routed)          1.130     7.329    transmisor/reg_instruccion[31]_i_1_n_1
    SLICE_X53Y3          FDRE                                         r  transmisor/reg_instruccion_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1203, routed)        1.452     4.793    transmisor/i_clk
    SLICE_X53Y3          FDRE                                         r  transmisor/reg_instruccion_reg[18]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 receptor/FSM_onehot_next_state_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            receptor/FSM_onehot_present_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.195ns  (logic 0.141ns (72.334%)  route 0.054ns (27.666%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDRE                         0.000     0.000 r  receptor/FSM_onehot_next_state_reg[3]/C
    SLICE_X40Y30         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  receptor/FSM_onehot_next_state_reg[3]/Q
                         net (fo=1, routed)           0.054     0.195    receptor/FSM_onehot_next_state_reg_n_1_[3]
    SLICE_X41Y30         FDRE                                         r  receptor/FSM_onehot_present_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1203, routed)        0.823     1.950    receptor/i_clk
    SLICE_X41Y30         FDRE                                         r  receptor/FSM_onehot_present_state_reg[3]/C

Slack:                    inf
  Source:                 transmisor/next_enviar_prev_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmisor/enviar_prev_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.237ns  (logic 0.141ns (59.450%)  route 0.096ns (40.550%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y2          FDRE                         0.000     0.000 r  transmisor/next_enviar_prev_reg/C
    SLICE_X39Y2          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  transmisor/next_enviar_prev_reg/Q
                         net (fo=1, routed)           0.096     0.237    transmisor/next_enviar_prev_reg_n_1
    SLICE_X37Y2          FDRE                                         r  transmisor/enviar_prev_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1203, routed)        0.833     1.960    transmisor/i_clk
    SLICE_X37Y2          FDRE                                         r  transmisor/enviar_prev_reg/C

Slack:                    inf
  Source:                 transmisor/next_send_data_memory_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmisor/send_data_memory_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.505%)  route 0.100ns (41.495%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y2          FDRE                         0.000     0.000 r  transmisor/next_send_data_memory_reg/C
    SLICE_X39Y2          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  transmisor/next_send_data_memory_reg/Q
                         net (fo=1, routed)           0.100     0.241    transmisor/next_send_data_memory_reg_n_1
    SLICE_X37Y2          FDRE                                         r  transmisor/send_data_memory_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1203, routed)        0.833     1.960    transmisor/i_clk
    SLICE_X37Y2          FDRE                                         r  transmisor/send_data_memory_reg/C

Slack:                    inf
  Source:                 transmisor/next_send_pc_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmisor/send_pc_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.505%)  route 0.100ns (41.495%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y2          FDRE                         0.000     0.000 r  transmisor/next_send_pc_reg/C
    SLICE_X39Y2          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  transmisor/next_send_pc_reg/Q
                         net (fo=1, routed)           0.100     0.241    transmisor/next_send_pc_reg_n_1
    SLICE_X37Y2          FDRE                                         r  transmisor/send_pc_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1203, routed)        0.833     1.960    transmisor/i_clk
    SLICE_X37Y2          FDRE                                         r  transmisor/send_pc_reg/C

Slack:                    inf
  Source:                 transmisor/FSM_sequential_next_state_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmisor/FSM_sequential_present_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y2          FDRE                         0.000     0.000 r  transmisor/FSM_sequential_next_state_reg[3]/C
    SLICE_X43Y2          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  transmisor/FSM_sequential_next_state_reg[3]/Q
                         net (fo=1, routed)           0.110     0.251    transmisor/next_state[3]
    SLICE_X42Y1          FDRE                                         r  transmisor/FSM_sequential_present_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1203, routed)        0.834     1.961    transmisor/i_clk
    SLICE_X42Y1          FDRE                                         r  transmisor/FSM_sequential_present_state_reg[3]/C

Slack:                    inf
  Source:                 receptor/FSM_onehot_next_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            receptor/FSM_onehot_present_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.496%)  route 0.113ns (44.504%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y30         FDRE                         0.000     0.000 r  receptor/FSM_onehot_next_state_reg[1]/C
    SLICE_X39Y30         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  receptor/FSM_onehot_next_state_reg[1]/Q
                         net (fo=1, routed)           0.113     0.254    receptor/FSM_onehot_next_state_reg_n_1_[1]
    SLICE_X41Y30         FDRE                                         r  receptor/FSM_onehot_present_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1203, routed)        0.823     1.950    receptor/i_clk
    SLICE_X41Y30         FDRE                                         r  receptor/FSM_onehot_present_state_reg[1]/C

Slack:                    inf
  Source:                 receptor/FSM_onehot_next_state_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            receptor/FSM_onehot_present_state_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.895%)  route 0.116ns (45.105%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDRE                         0.000     0.000 r  receptor/FSM_onehot_next_state_reg[4]/C
    SLICE_X40Y30         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  receptor/FSM_onehot_next_state_reg[4]/Q
                         net (fo=1, routed)           0.116     0.257    receptor/FSM_onehot_next_state_reg_n_1_[4]
    SLICE_X41Y30         FDRE                                         r  receptor/FSM_onehot_present_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1203, routed)        0.823     1.950    receptor/i_clk
    SLICE_X41Y30         FDRE                                         r  receptor/FSM_onehot_present_state_reg[4]/C

Slack:                    inf
  Source:                 transmisor/FSM_sequential_next_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmisor/FSM_sequential_present_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y2          FDRE                         0.000     0.000 r  transmisor/FSM_sequential_next_state_reg[1]/C
    SLICE_X31Y2          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  transmisor/FSM_sequential_next_state_reg[1]/Q
                         net (fo=1, routed)           0.116     0.257    transmisor/next_state[1]
    SLICE_X30Y2          FDRE                                         r  transmisor/FSM_sequential_present_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1203, routed)        0.833     1.960    transmisor/i_clk
    SLICE_X30Y2          FDRE                                         r  transmisor/FSM_sequential_present_state_reg[1]/C

Slack:                    inf
  Source:                 transmisor/next_memory_addr_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmisor/memory_addr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.180%)  route 0.124ns (46.820%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y0          FDRE                         0.000     0.000 r  transmisor/next_memory_addr_reg[0]/C
    SLICE_X37Y0          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  transmisor/next_memory_addr_reg[0]/Q
                         net (fo=2, routed)           0.124     0.265    transmisor/next_memory_addr_reg_n_1_[0]
    SLICE_X37Y1          FDRE                                         r  transmisor/memory_addr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1203, routed)        0.833     1.960    transmisor/i_clk
    SLICE_X37Y1          FDRE                                         r  transmisor/memory_addr_reg[0]/C

Slack:                    inf
  Source:                 transmisor/next_memory_addr_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmisor/memory_addr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.180%)  route 0.124ns (46.820%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y0          FDRE                         0.000     0.000 r  transmisor/next_memory_addr_reg[7]/C
    SLICE_X37Y0          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  transmisor/next_memory_addr_reg[7]/Q
                         net (fo=2, routed)           0.124     0.265    transmisor/next_memory_addr_reg_n_1_[7]
    SLICE_X37Y1          FDRE                                         r  transmisor/memory_addr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1203, routed)        0.833     1.960    transmisor/i_clk
    SLICE_X37Y1          FDRE                                         r  transmisor/memory_addr_reg[7]/C





