// Seed: 3029515064
macromodule module_0 (
    output tri  id_0,
    output tri0 id_1,
    input  tri1 id_2,
    input  tri  id_3,
    input  tri0 id_4,
    output tri  id_5,
    output wor  id_6,
    input  wand id_7,
    output wand id_8
);
  wire id_10;
  ;
  wire id_11;
endmodule
module module_1 (
    input tri0 id_0,
    input wor id_1,
    input wire id_2,
    output tri1 id_3,
    output uwire id_4,
    input tri id_5,
    output tri0 id_6,
    input tri id_7,
    output supply1 id_8,
    input wand id_9,
    output tri0 id_10,
    output wand id_11,
    input tri0 id_12,
    input uwire id_13,
    input tri id_14,
    output wor id_15,
    output supply1 id_16
    , id_22,
    output tri id_17,
    output wire id_18,
    input tri0 id_19,
    output tri1 id_20
);
  module_0 modCall_1 (
      id_3,
      id_10,
      id_2,
      id_19,
      id_9,
      id_11,
      id_4,
      id_12,
      id_17
  );
  assign modCall_1.id_2 = 0;
  logic id_23;
endmodule
