# ğŸš¦ Traffic Light Controller using Verilog HDL

## ğŸ“Œ Overview
This project implements a Traffic Light Controller for a T-intersection using Verilog HDL.
The design uses Finite State Machine (FSM) logic to control traffic signals and manage timing.

## ğŸ¯ Features
- FSM-based traffic signal control
- Multiple traffic states and timing sequences
- Verilog RTL design
- Testbench verification
- Simulation waveform output

## ğŸ› ï¸ Technologies Used
- Verilog HDL
- Digital Electronics
- FSM Design
- ModelSim / GTKWave

## âš™ï¸ Working
- Controller cycles through 6 states
- Each state controls traffic signals
- Timing logic implemented using counters
- Signals automatically transition based on state logic

## ğŸ“‚ Project Structure
traffic-light-controller/
â”‚
â”œâ”€â”€ verilog_code/
â”‚   â”œâ”€â”€ traffic_controller.v
â”‚   â”œâ”€â”€ testbench.v
â”‚
â”œâ”€â”€ simulation/
â”‚   â”œâ”€â”€ waveform.png
â”‚
â”œâ”€â”€ docs/
â”‚   â”œâ”€â”€ project_report.pdf
â”‚   â”œâ”€â”€ rtl_schematic.png
â”‚   â”œâ”€â”€ state_diagram.png
â”‚
â””â”€â”€ README.md

## ğŸ“ˆ Future Scope
- FPGA implementation
- Smart traffic system with sensors
- IoT based traffic monitoring

