## Politecnico di Milano - Reti Logiche Project

Teacher: Prof. Gianluca Palermo

Students:
####  Christian Romeo ([@ChristianRomeo](https://github.com/ChristianRomeo)) (matricola: 908821)<br>
####  Gabriele Perego ([@Pego43](https://github.com/Pego43)) (matricola: 853068)<br>
## Introduction
[Specifications](https://github.com/ChristianRomeo/Progetto-Reti-Logiche-2021/blob/main/PFRL_Specifica.pdf)

The aim of the project was the VHDL definition of a computer architecture able to equalize a 256-level b/w image histogram in order to recalibrate the contrast when the range of intensity values are very close by distributing them over the entire intensity range.

We designed the component using ğ‘‰ğ‘–ğ‘£ğ‘ğ‘‘ğ‘œ 2020.2 ğ‘Šğ‘’ğ‘ğ‘ƒğ´ğ¶ğ¾ ğ¸ğ‘‘ğ‘–ğ‘¡ğ‘–ğ‘œn and the ğ‘¥ğ‘7ğ‘200ğ‘¡ğ‘“ğ‘ğ‘”484_1 FPGA.

Then we tested the architecture in the Vivado Testbench to assess its formal correctness.
#
[Project Report](https://github.com/ChristianRomeo/Progetto-Reti-Logiche-2021/blob/main/Report.pdf)
