
****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/shift_register_group_18_16_10/run_tcl.tcl
# set outputDir /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/shift_register_group_18_16_10
# file mkdir $outputDir
# read_verilog -quiet /misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/shift_register_group_18_16_10.v
# synth_design -part xc7z020clg484-3 -top shift_register_group_18_16_10 -mode out_of_context
Command: synth_design -part xc7z020clg484-3 -top shift_register_group_18_16_10 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 186623 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1501.531 ; gain = 25.895 ; free physical = 244673 ; free virtual = 309165
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'shift_register_group_18_16_10' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/shift_register_group_18_16_10.v:3]
INFO: [Synth 8-6157] synthesizing module 'shift_register_unit_18_18' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/shift_register_group_18_16_10.v:171]
INFO: [Synth 8-6155] done synthesizing module 'shift_register_unit_18_18' (1#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/shift_register_group_18_16_10.v:171]
INFO: [Synth 8-6155] done synthesizing module 'shift_register_group_18_16_10' (2#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/shift_register_group_18_16_10.v:3]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1546.297 ; gain = 70.660 ; free physical = 244553 ; free virtual = 309045
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1546.297 ; gain = 70.660 ; free physical = 244550 ; free virtual = 309042
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1554.297 ; gain = 78.660 ; free physical = 244549 ; free virtual = 309041
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-3
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1562.297 ; gain = 86.660 ; free physical = 244533 ; free virtual = 309026
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 288   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module shift_register_unit_18_18 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1673.863 ; gain = 198.227 ; free physical = 243945 ; free virtual = 308441
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1673.867 ; gain = 198.230 ; free physical = 243895 ; free virtual = 308390
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1689.410 ; gain = 213.773 ; free physical = 243846 ; free virtual = 308341
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1689.414 ; gain = 213.777 ; free physical = 243830 ; free virtual = 308325
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1689.414 ; gain = 213.777 ; free physical = 243830 ; free virtual = 308325
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1689.414 ; gain = 213.777 ; free physical = 243830 ; free virtual = 308325
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1689.414 ; gain = 213.777 ; free physical = 243830 ; free virtual = 308325
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1689.414 ; gain = 213.777 ; free physical = 243830 ; free virtual = 308325
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1689.414 ; gain = 213.777 ; free physical = 243829 ; free virtual = 308324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------------------------+--------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name                   | RTL Name                                                     | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------------------------+--------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|shift_register_group_18_16_10 | shift_register_unit_18_18_inst_0/shift_registers_17_reg[17]  | 18     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|shift_register_group_18_16_10 | shift_register_unit_18_18_inst_1/shift_registers_17_reg[17]  | 18     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|shift_register_group_18_16_10 | shift_register_unit_18_18_inst_2/shift_registers_17_reg[17]  | 18     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|shift_register_group_18_16_10 | shift_register_unit_18_18_inst_3/shift_registers_17_reg[17]  | 18     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|shift_register_group_18_16_10 | shift_register_unit_18_18_inst_4/shift_registers_17_reg[17]  | 18     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|shift_register_group_18_16_10 | shift_register_unit_18_18_inst_5/shift_registers_17_reg[17]  | 18     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|shift_register_group_18_16_10 | shift_register_unit_18_18_inst_6/shift_registers_17_reg[17]  | 18     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|shift_register_group_18_16_10 | shift_register_unit_18_18_inst_7/shift_registers_17_reg[17]  | 18     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|shift_register_group_18_16_10 | shift_register_unit_18_18_inst_8/shift_registers_17_reg[17]  | 18     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|shift_register_group_18_16_10 | shift_register_unit_18_18_inst_9/shift_registers_17_reg[17]  | 18     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|shift_register_group_18_16_10 | shift_register_unit_18_18_inst_10/shift_registers_17_reg[17] | 18     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|shift_register_group_18_16_10 | shift_register_unit_18_18_inst_11/shift_registers_17_reg[17] | 18     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|shift_register_group_18_16_10 | shift_register_unit_18_18_inst_12/shift_registers_17_reg[17] | 18     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|shift_register_group_18_16_10 | shift_register_unit_18_18_inst_13/shift_registers_17_reg[17] | 18     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|shift_register_group_18_16_10 | shift_register_unit_18_18_inst_14/shift_registers_17_reg[17] | 18     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|shift_register_group_18_16_10 | shift_register_unit_18_18_inst_15/shift_registers_17_reg[17] | 18     | 18    | YES          | NO                 | YES               | 18     | 0       | 
+------------------------------+--------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |LUT2   |   288|
|2     |SRL16E |   288|
|3     |FDRE   |   593|
+------+-------+------+

Report Instance Areas: 
+------+------------------------------------+-----------------------------+------+
|      |Instance                            |Module                       |Cells |
+------+------------------------------------+-----------------------------+------+
|1     |top                                 |                             |  1169|
|2     |  shift_register_unit_18_18_inst_0  |shift_register_unit_18_18    |    89|
|3     |  shift_register_unit_18_18_inst_1  |shift_register_unit_18_18_0  |    72|
|4     |  shift_register_unit_18_18_inst_10 |shift_register_unit_18_18_1  |    72|
|5     |  shift_register_unit_18_18_inst_11 |shift_register_unit_18_18_2  |    72|
|6     |  shift_register_unit_18_18_inst_12 |shift_register_unit_18_18_3  |    72|
|7     |  shift_register_unit_18_18_inst_13 |shift_register_unit_18_18_4  |    72|
|8     |  shift_register_unit_18_18_inst_14 |shift_register_unit_18_18_5  |    72|
|9     |  shift_register_unit_18_18_inst_15 |shift_register_unit_18_18_6  |    72|
|10    |  shift_register_unit_18_18_inst_2  |shift_register_unit_18_18_7  |    72|
|11    |  shift_register_unit_18_18_inst_3  |shift_register_unit_18_18_8  |    72|
|12    |  shift_register_unit_18_18_inst_4  |shift_register_unit_18_18_9  |    72|
|13    |  shift_register_unit_18_18_inst_5  |shift_register_unit_18_18_10 |    72|
|14    |  shift_register_unit_18_18_inst_6  |shift_register_unit_18_18_11 |    72|
|15    |  shift_register_unit_18_18_inst_7  |shift_register_unit_18_18_12 |    72|
|16    |  shift_register_unit_18_18_inst_8  |shift_register_unit_18_18_13 |    72|
|17    |  shift_register_unit_18_18_inst_9  |shift_register_unit_18_18_14 |    72|
+------+------------------------------------+-----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1689.414 ; gain = 213.777 ; free physical = 243829 ; free virtual = 308324
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1689.414 ; gain = 213.777 ; free physical = 243829 ; free virtual = 308324
Synthesis Optimization Complete : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1689.418 ; gain = 213.777 ; free physical = 243833 ; free virtual = 308328
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1831.582 ; gain = 0.000 ; free physical = 244187 ; free virtual = 308681
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
11 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 1831.582 ; gain = 356.043 ; free physical = 244606 ; free virtual = 309099
# set_units -power mW
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
set_units: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2401.246 ; gain = 569.664 ; free physical = 243587 ; free virtual = 308081
# create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]
# write_checkpoint -force $outputDir/post_synth
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2401.246 ; gain = 0.000 ; free physical = 243586 ; free virtual = 308079
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2425.254 ; gain = 0.000 ; free physical = 243576 ; free virtual = 308071
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/shift_register_group_18_16_10/post_synth.dcp' has been generated.
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_power -file $outputDir/post_synth_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/shift_register_group_18_16_10/post_synth_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 2527.520 ; gain = 0.004 ; free physical = 243033 ; free virtual = 307527

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 9b886512

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2527.520 ; gain = 0.000 ; free physical = 243032 ; free virtual = 307526

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 9b886512

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2527.520 ; gain = 0.000 ; free physical = 242969 ; free virtual = 307463
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 9b886512

Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2527.520 ; gain = 0.000 ; free physical = 242969 ; free virtual = 307463
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 9b886512

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2527.520 ; gain = 0.000 ; free physical = 242969 ; free virtual = 307463
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 9b886512

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2527.520 ; gain = 0.000 ; free physical = 242969 ; free virtual = 307463
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 9b886512

Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2527.520 ; gain = 0.000 ; free physical = 242967 ; free virtual = 307461
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 9b886512

Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2527.520 ; gain = 0.000 ; free physical = 242967 ; free virtual = 307461
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2527.520 ; gain = 0.000 ; free physical = 242967 ; free virtual = 307461
Ending Logic Optimization Task | Checksum: 9b886512

Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2527.520 ; gain = 0.000 ; free physical = 242967 ; free virtual = 307461

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 9b886512

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2527.520 ; gain = 0.000 ; free physical = 242966 ; free virtual = 307460

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 9b886512

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2527.520 ; gain = 0.000 ; free physical = 242966 ; free virtual = 307460

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2527.520 ; gain = 0.000 ; free physical = 242966 ; free virtual = 307460
Ending Netlist Obfuscation Task | Checksum: 9b886512

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2527.520 ; gain = 0.000 ; free physical = 242966 ; free virtual = 307460
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2527.520 ; gain = 0.004 ; free physical = 242966 ; free virtual = 307460
# power_opt_design
Command: power_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Timing 38-35] Done setting XDC timing constraints.
Begin power optimizations | Checksum: 9b886512
WARNING: [Pwropt 34-141] Param pwropt.runOnPwroptedDesign is set. Skipped checking if power_opt_design has been performed earlier.
INFO: [Pwropt 34-50] Optimizing power for module shift_register_group_18_16_10 ...
INFO: [Pwropt 34-207] Design is in pre-place state. Running in pre-place mode.
Pre-processing: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2559.516 ; gain = 0.000 ; free physical = 242918 ; free virtual = 307412
INFO: [Pwropt 34-9] Applying IDT optimizations ...
IDT: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2559.516 ; gain = 0.000 ; free physical = 242916 ; free virtual = 307410
INFO: [Pwropt 34-10] Applying ODC optimizations ...
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=8.835 | TNS=0.000 |
PSMgr Creation: Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2559.516 ; gain = 0.000 ; free physical = 242904 ; free virtual = 307400
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-215] Skipped ODC enables for 0 nets in BRAM flops in bus-based analysis.
INFO: [Pwropt 34-214] Skipped ODC enables for 0 nets in BRAM address flops in bus-based analysis.
ODC: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.34 . Memory (MB): peak = 2744.680 ; gain = 185.164 ; free physical = 242903 ; free virtual = 307397
Power optimization passes: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.41 . Memory (MB): peak = 2744.680 ; gain = 185.164 ; free physical = 242903 ; free virtual = 307397

INFO: [Pwropt 34-77] Creating clock enable groups ...
INFO: [Pwropt 34-96] Including small groups for filtering based on enable probabilities.
 Done
Grouping enables: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2744.680 ; gain = 0.000 ; free physical = 242910 ; free virtual = 307404


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-26] Patching clock gating enable signals for design shift_register_group_18_16_10 ...
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 0 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports

Number of Slice Registers augmented: 0 newly gated: 0 Total: 593
Number of SRLs augmented: 0  newly gated: 0 Total: 288
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 0
Number of Flops added for Enable Generation: 0

Flops dropped: 0/0 RAMS dropped: 0/0 Clusters dropped: 0/0 Enables dropped: 0
Patching clock gating enables finished successfully.
Ending PowerOpt Patch Enables Task | Checksum: 9b886512

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2744.680 ; gain = 0.000 ; free physical = 242911 ; free virtual = 307405
INFO: [Pwropt 34-30] Power optimization finished successfully.
End power optimizations | Checksum: 9b886512
Power optimization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.52 . Memory (MB): peak = 2744.680 ; gain = 217.160 ; free physical = 242917 ; free virtual = 307412
INFO: [Pwropt 34-198] Malloced memory gain at end of power optimization: 28447088 bytes

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 9b886512

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2744.680 ; gain = 0.000 ; free physical = 242947 ; free virtual = 307441
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 BUFG optimization
Phase 2 BUFG optimization | Checksum: 9b886512

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2744.680 ; gain = 0.000 ; free physical = 242946 ; free virtual = 307440
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 3 Remap
Phase 3 Remap | Checksum: 9b886512

Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2744.680 ; gain = 0.000 ; free physical = 242946 ; free virtual = 307440
INFO: [Opt 31-389] Phase Remap created 0 cells and removed 0 cells

Phase 4 Post Processing Netlist
Phase 4 Post Processing Netlist | Checksum: 9b886512

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2744.680 ; gain = 0.000 ; free physical = 242945 ; free virtual = 307439
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


---------------------------------------------------------------------------------------------------------------------
|  Phase                    |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
---------------------------------------------------------------------------------------------------------------------
|  Retarget                 |               0  |               0  |                                              0  |
|  BUFG optimization        |               0  |               0  |                                              0  |
|  Remap                    |               0  |               0  |                                              0  |
|  Post Processing Netlist  |               0  |               0  |                                              0  |
---------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 9b886512

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2744.680 ; gain = 0.000 ; free physical = 242943 ; free virtual = 307438

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2744.680 ; gain = 0.000 ; free physical = 242943 ; free virtual = 307438
Ending Netlist Obfuscation Task | Checksum: 9b886512

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2744.680 ; gain = 0.000 ; free physical = 242943 ; free virtual = 307438
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
power_opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2744.680 ; gain = 0.000 ; free physical = 242756 ; free virtual = 307266
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 587c3d7a

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2744.680 ; gain = 0.000 ; free physical = 242756 ; free virtual = 307266
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2744.680 ; gain = 0.000 ; free physical = 242754 ; free virtual = 307265

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 7315236b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.61 . Memory (MB): peak = 2744.680 ; gain = 0.000 ; free physical = 242737 ; free virtual = 307234

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 10901373f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.86 . Memory (MB): peak = 2744.680 ; gain = 0.000 ; free physical = 242732 ; free virtual = 307229

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 10901373f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.87 . Memory (MB): peak = 2744.680 ; gain = 0.000 ; free physical = 242739 ; free virtual = 307236
Phase 1 Placer Initialization | Checksum: 10901373f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.87 . Memory (MB): peak = 2744.680 ; gain = 0.000 ; free physical = 242744 ; free virtual = 307241

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 80c041c9

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.91 . Memory (MB): peak = 2744.680 ; gain = 0.000 ; free physical = 242733 ; free virtual = 307230

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2744.680 ; gain = 0.000 ; free physical = 242718 ; free virtual = 307214

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 10e1adb47

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2744.680 ; gain = 0.000 ; free physical = 242718 ; free virtual = 307214
Phase 2 Global Placement | Checksum: a4f864ab

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2744.680 ; gain = 0.000 ; free physical = 242714 ; free virtual = 307210

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: a4f864ab

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2744.680 ; gain = 0.000 ; free physical = 242714 ; free virtual = 307210

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1f1ed1784

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2744.680 ; gain = 0.000 ; free physical = 242703 ; free virtual = 307199

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 19936fb66

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2744.680 ; gain = 0.000 ; free physical = 242700 ; free virtual = 307196

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1c1da1069

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2744.680 ; gain = 0.000 ; free physical = 242699 ; free virtual = 307195

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 21f2a9d93

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2744.680 ; gain = 0.000 ; free physical = 242701 ; free virtual = 307197

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 21f2a9d93

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2744.680 ; gain = 0.000 ; free physical = 242699 ; free virtual = 307195

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 17172bdf0

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2744.680 ; gain = 0.000 ; free physical = 242698 ; free virtual = 307194
Phase 3 Detail Placement | Checksum: 17172bdf0

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2744.680 ; gain = 0.000 ; free physical = 242698 ; free virtual = 307194

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1d0ad3654

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 1d0ad3654

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2744.680 ; gain = 0.000 ; free physical = 242689 ; free virtual = 307185
INFO: [Place 30-746] Post Placement Timing Summary WNS=8.509. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 20abd3626

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2744.680 ; gain = 0.000 ; free physical = 242691 ; free virtual = 307187
Phase 4.1 Post Commit Optimization | Checksum: 20abd3626

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2744.680 ; gain = 0.000 ; free physical = 242691 ; free virtual = 307187

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 20abd3626

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2744.680 ; gain = 0.000 ; free physical = 242694 ; free virtual = 307190

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 20abd3626

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2744.680 ; gain = 0.000 ; free physical = 242695 ; free virtual = 307192

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2744.680 ; gain = 0.000 ; free physical = 242695 ; free virtual = 307192
Phase 4.4 Final Placement Cleanup | Checksum: 1f0b0cffd

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2744.680 ; gain = 0.000 ; free physical = 242695 ; free virtual = 307191
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1f0b0cffd

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2744.680 ; gain = 0.000 ; free physical = 242694 ; free virtual = 307190
Ending Placer Task | Checksum: 1485a4545

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2744.680 ; gain = 0.000 ; free physical = 242711 ; free virtual = 307207
INFO: [Common 17-83] Releasing license: Implementation
21 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2744.680 ; gain = 0.000 ; free physical = 242710 ; free virtual = 307206
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
4 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# write_checkpoint -force $outputDir/post_place
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2744.680 ; gain = 0.000 ; free physical = 242686 ; free virtual = 307183
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2744.680 ; gain = 0.000 ; free physical = 242683 ; free virtual = 307179
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.59 ; elapsed = 00:00:00.69 . Memory (MB): peak = 2744.680 ; gain = 0.000 ; free physical = 242662 ; free virtual = 307161
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/shift_register_group_18_16_10/post_place.dcp' has been generated.
# report_timing_summary -file $outputDir/post_place_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: ef518803 ConstDB: 0 ShapeSum: 5908bd42 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-198] Port "enable" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "enable". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-197] Clock port "clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "in_11[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_11[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_11[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_11[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_0[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_0[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_0[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_0[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_10[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_10[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_10[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_10[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_7[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_7[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_7[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_7[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_6[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_6[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_6[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_6[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_6[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_6[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_6[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_6[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_6[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_6[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_6[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_6[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_6[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_6[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_6[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_6[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_15[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_15[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_15[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_15[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_15[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_15[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_15[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_15[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_15[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_15[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_15[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_15[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_15[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_15[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_15[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_15[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "reset" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "reset". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_12[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_12[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_12[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_12[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_3[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_3[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_3[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_3[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_3[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_3[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_3[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_3[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_3[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_3[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_3[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_3[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_3[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_3[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_3[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_3[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_3[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_3[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_3[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_3[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_5[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_5[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_5[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_5[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_5[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_5[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_5[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_5[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_5[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_5[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_5[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_5[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_5[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_5[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_5[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_5[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_13[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_13[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_13[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_13[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_8[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_8[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_8[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_8[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_8[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_8[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_8[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_8[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_8[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_8[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_8[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_8[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_8[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_8[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_8[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_8[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_7[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_7[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_7[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_7[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_7[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_7[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_7[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_7[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_7[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_7[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_7[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_7[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_7[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_7[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_7[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_7[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_8[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_8[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_8[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_8[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_3[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_3[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_3[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_3[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_3[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_3[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_3[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_3[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_3[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_3[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_3[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_3[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_3[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_3[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_3[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_3[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_4[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_4[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_4[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_4[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_4[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_4[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_4[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_4[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_4[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_4[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_4[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_4[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_4[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_4[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_4[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_4[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_4[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_4[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_4[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_4[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_1[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_1[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_1[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_1[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_9[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_9[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_9[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_9[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_9[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_9[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_9[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_9[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_9[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_9[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_9[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_9[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_9[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_9[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_9[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_9[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_11[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_11[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_11[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_11[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_11[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_11[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_11[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_11[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_11[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_11[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_11[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_11[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
INFO: [Common 17-14] Message 'Route 35-198' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Phase 1 Build RT Design | Checksum: d06b9dc8

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2744.680 ; gain = 0.000 ; free physical = 241589 ; free virtual = 306087
Post Restoration Checksum: NetGraph: 8da37724 NumContArr: 42c826a4 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: d06b9dc8

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2744.680 ; gain = 0.000 ; free physical = 241596 ; free virtual = 306095

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: d06b9dc8

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2744.680 ; gain = 0.000 ; free physical = 241563 ; free virtual = 306061

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: d06b9dc8

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2744.680 ; gain = 0.000 ; free physical = 241563 ; free virtual = 306061
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 15263cd97

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2744.680 ; gain = 0.000 ; free physical = 241549 ; free virtual = 306047
INFO: [Route 35-416] Intermediate Timing Summary | WNS=8.635  | TNS=0.000  | WHS=0.138  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 24588f525

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2744.680 ; gain = 0.000 ; free physical = 241559 ; free virtual = 306058

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: e261fe2e

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2744.680 ; gain = 0.000 ; free physical = 241545 ; free virtual = 306044

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.901  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 14cc0d5ed

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2744.680 ; gain = 0.000 ; free physical = 241551 ; free virtual = 306050
Phase 4 Rip-up And Reroute | Checksum: 14cc0d5ed

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2744.680 ; gain = 0.000 ; free physical = 241551 ; free virtual = 306049

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 14cc0d5ed

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2744.680 ; gain = 0.000 ; free physical = 241550 ; free virtual = 306049

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 14cc0d5ed

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2744.680 ; gain = 0.000 ; free physical = 241550 ; free virtual = 306049
Phase 5 Delay and Skew Optimization | Checksum: 14cc0d5ed

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2744.680 ; gain = 0.000 ; free physical = 241550 ; free virtual = 306048

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: b9f3406a

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2744.680 ; gain = 0.000 ; free physical = 241547 ; free virtual = 306045
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.901  | TNS=0.000  | WHS=0.158  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: b9f3406a

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2744.680 ; gain = 0.000 ; free physical = 241547 ; free virtual = 306046
Phase 6 Post Hold Fix | Checksum: b9f3406a

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2744.680 ; gain = 0.000 ; free physical = 241547 ; free virtual = 306046

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00465983 %
  Global Horizontal Routing Utilization  = 0.00481744 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: b9f3406a

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2744.680 ; gain = 0.000 ; free physical = 241539 ; free virtual = 306037

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: b9f3406a

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2744.680 ; gain = 0.000 ; free physical = 241538 ; free virtual = 306037

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 167e713d1

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2744.680 ; gain = 0.000 ; free physical = 241532 ; free virtual = 306031

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=7.901  | TNS=0.000  | WHS=0.158  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 167e713d1

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2744.680 ; gain = 0.000 ; free physical = 241530 ; free virtual = 306029
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2744.680 ; gain = 0.000 ; free physical = 241573 ; free virtual = 306072

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:24 . Memory (MB): peak = 2744.680 ; gain = 0.000 ; free physical = 241572 ; free virtual = 306071
# write_checkpoint -force $outputDir/post_route
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2744.680 ; gain = 0.000 ; free physical = 241574 ; free virtual = 306072
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2744.680 ; gain = 0.000 ; free physical = 241539 ; free virtual = 306040
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2744.680 ; gain = 0.000 ; free physical = 241539 ; free virtual = 306040
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/shift_register_group_18_16_10/post_route.dcp' has been generated.
# report_timing_summary -file $outputDir/post_route_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_timing -sort_by group -max_paths 100 -path_type summary -file $outputDir/post_route_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 100 -nworst 1 -delay_type max -sort_by group.
# report_clock_utilization -file $outputDir/clock_util.rpt
# report_utilization -file $outputDir/post_route_util.rpt
# report_power -file $outputDir/post_route_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/shift_register_group_18_16_10/post_route_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_drc -file $outputDir/post_imp_drc.rpt
Command: report_drc -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/shift_register_group_18_16_10/post_imp_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/packages/xilinx_2018/vivado_hl/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/shift_register_group_18_16_10/post_imp_drc.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 2880.523 ; gain = 0.000 ; free physical = 243512 ; free virtual = 308010
INFO: [Common 17-206] Exiting Vivado at Wed Jan 12 00:40:54 2022...
