{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1762202180410 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1762202180410 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov  3 14:36:20 2025 " "Processing started: Mon Nov  3 14:36:20 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1762202180410 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762202180410 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Practica6 -c Practica6 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Practica6 -c Practica6" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762202180410 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1762202180580 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1762202180580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "micro68HC11.vhd 2 1 " "Found 2 design units, including 1 entities, in source file micro68HC11.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 micro68HC11-Behavioral " "Found design unit 1: micro68HC11-Behavioral" {  } { { "micro68HC11.vhd" "" { Text "/home/martin/Documents/arquitectura/practicas/Practica6/micro68HC11.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762202187175 ""} { "Info" "ISGN_ENTITY_NAME" "1 micro68HC11 " "Found entity 1: micro68HC11" {  } { { "micro68HC11.vhd" "" { Text "/home/martin/Documents/arquitectura/practicas/Practica6/micro68HC11.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762202187175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762202187175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Practica6.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Practica6.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Practica6 " "Found entity 1: Practica6" {  } { { "Practica6.bdf" "" { Schematic "/home/martin/Documents/arquitectura/practicas/Practica6/Practica6.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762202187175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762202187175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divider-Behavioral " "Found design unit 1: divider-Behavioral" {  } { { "divider.vhd" "" { Text "/home/martin/Documents/arquitectura/practicas/Practica6/divider.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762202187176 ""} { "Info" "ISGN_ENTITY_NAME" "1 divider " "Found entity 1: divider" {  } { { "divider.vhd" "" { Text "/home/martin/Documents/arquitectura/practicas/Practica6/divider.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762202187176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762202187176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_switches-behavioral " "Found design unit 1: mux_switches-behavioral" {  } { { "mux_mem.vhd" "" { Text "/home/martin/Documents/arquitectura/practicas/Practica6/mux_mem.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762202187176 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_switches " "Found entity 1: mux_switches" {  } { { "mux_mem.vhd" "" { Text "/home/martin/Documents/arquitectura/practicas/Practica6/mux_mem.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762202187176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762202187176 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Practica6 " "Elaborating entity \"Practica6\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1762202187246 ""}
{ "Warning" "WGDFX_UNRESOLVED_PARAMETER" "INIT_FILE memoria.hex " "Can't find a definition for parameter INIT_FILE -- assuming memoria.hex was intended to be a quoted string" {  } { { "Practica6.bdf" "" { Schematic "/home/martin/Documents/arquitectura/practicas/Practica6/Practica6.bdf" { { 288 536 728 648 "RAM_2" "" } } } }  } 0 275006 "Can't find a definition for parameter %1!s! -- assuming %2!s! was intended to be a quoted string" 0 0 "Analysis & Synthesis" 0 -1 1762202187247 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "addres " "Pin \"addres\" not connected" {  } { { "Practica6.bdf" "" { Schematic "/home/martin/Documents/arquitectura/practicas/Practica6/Practica6.bdf" { { 728 680 848 744 "addres\[15..0\]" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1762202187247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "micro68HC11 micro68HC11:micro " "Elaborating entity \"micro68HC11\" for hierarchy \"micro68HC11:micro\"" {  } { { "Practica6.bdf" "micro" { Schematic "/home/martin/Documents/arquitectura/practicas/Practica6/Practica6.bdf" { { 128 848 1080 368 "micro" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762202187248 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "YL micro68HC11.vhd(38) " "VHDL Signal Declaration warning at micro68HC11.vhd(38): used implicit default value for signal \"YL\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "micro68HC11.vhd" "" { Text "/home/martin/Documents/arquitectura/practicas/Practica6/micro68HC11.vhd" 38 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1762202187250 "|Practica6|micro68HC11:micro"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "SPL micro68HC11.vhd(45) " "VHDL Signal Declaration warning at micro68HC11.vhd(45): used explicit default value for signal \"SPL\" because signal was never assigned a value" {  } { { "micro68HC11.vhd" "" { Text "/home/martin/Documents/arquitectura/practicas/Practica6/micro68HC11.vhd" 45 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1762202187250 "|Practica6|micro68HC11:micro"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "microI micro68HC11.vhd(47) " "VHDL Signal Declaration warning at micro68HC11.vhd(47): used explicit default value for signal \"microI\" because signal was never assigned a value" {  } { { "micro68HC11.vhd" "" { Text "/home/martin/Documents/arquitectura/practicas/Practica6/micro68HC11.vhd" 47 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1762202187250 "|Practica6|micro68HC11:micro"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "microX micro68HC11.vhd(48) " "VHDL Signal Declaration warning at micro68HC11.vhd(48): used explicit default value for signal \"microX\" because signal was never assigned a value" {  } { { "micro68HC11.vhd" "" { Text "/home/martin/Documents/arquitectura/practicas/Practica6/micro68HC11.vhd" 48 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1762202187250 "|Practica6|micro68HC11:micro"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A micro68HC11.vhd(464) " "VHDL Process Statement warning at micro68HC11.vhd(464): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "micro68HC11.vhd" "" { Text "/home/martin/Documents/arquitectura/practicas/Practica6/micro68HC11.vhd" 464 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1762202187250 "|Practica6|micro68HC11:micro"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B micro68HC11.vhd(465) " "VHDL Process Statement warning at micro68HC11.vhd(465): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "micro68HC11.vhd" "" { Text "/home/martin/Documents/arquitectura/practicas/Practica6/micro68HC11.vhd" 465 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1762202187250 "|Practica6|micro68HC11:micro"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PC micro68HC11.vhd(467) " "VHDL Process Statement warning at micro68HC11.vhd(467): signal \"PC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "micro68HC11.vhd" "" { Text "/home/martin/Documents/arquitectura/practicas/Practica6/micro68HC11.vhd" 467 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1762202187250 "|Practica6|micro68HC11:micro"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "XL micro68HC11.vhd(468) " "VHDL Process Statement warning at micro68HC11.vhd(468): signal \"XL\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "micro68HC11.vhd" "" { Text "/home/martin/Documents/arquitectura/practicas/Practica6/micro68HC11.vhd" 468 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1762202187250 "|Practica6|micro68HC11:micro"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "XH micro68HC11.vhd(469) " "VHDL Process Statement warning at micro68HC11.vhd(469): signal \"XH\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "micro68HC11.vhd" "" { Text "/home/martin/Documents/arquitectura/practicas/Practica6/micro68HC11.vhd" 469 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1762202187250 "|Practica6|micro68HC11:micro"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "YL micro68HC11.vhd(470) " "VHDL Process Statement warning at micro68HC11.vhd(470): signal \"YL\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "micro68HC11.vhd" "" { Text "/home/martin/Documents/arquitectura/practicas/Practica6/micro68HC11.vhd" 470 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1762202187250 "|Practica6|micro68HC11:micro"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "estados micro68HC11.vhd(471) " "VHDL Process Statement warning at micro68HC11.vhd(471): signal \"estados\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "micro68HC11.vhd" "" { Text "/home/martin/Documents/arquitectura/practicas/Practica6/micro68HC11.vhd" 471 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1762202187250 "|Practica6|micro68HC11:micro"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divider divider:inst1 " "Elaborating entity \"divider\" for hierarchy \"divider:inst1\"" {  } { { "Practica6.bdf" "inst1" { Schematic "/home/martin/Documents/arquitectura/practicas/Practica6/Practica6.bdf" { { 16 552 696 96 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762202187251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALTSYNCRAM ALTSYNCRAM:RAM_2 " "Elaborating entity \"ALTSYNCRAM\" for hierarchy \"ALTSYNCRAM:RAM_2\"" {  } { { "Practica6.bdf" "RAM_2" { Schematic "/home/martin/Documents/arquitectura/practicas/Practica6/Practica6.bdf" { { 288 536 728 648 "RAM_2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762202187283 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALTSYNCRAM:RAM_2 " "Elaborated megafunction instantiation \"ALTSYNCRAM:RAM_2\"" {  } { { "Practica6.bdf" "" { Schematic "/home/martin/Documents/arquitectura/practicas/Practica6/Practica6.bdf" { { 288 536 728 648 "RAM_2" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762202187284 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALTSYNCRAM:RAM_2 " "Instantiated megafunction \"ALTSYNCRAM:RAM_2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762202187284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762202187284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762202187284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTE_SIZE 8 " "Parameter \"BYTE_SIZE\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762202187284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTEENA_ACLR_A NONE " "Parameter \"BYTEENA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762202187284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTEENA_ACLR_B NONE " "Parameter \"BYTEENA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762202187284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTEENA_REG_B CLOCK1 " "Parameter \"BYTEENA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762202187284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_CORE_A USE_INPUT_CLKEN " "Parameter \"CLOCK_ENABLE_CORE_A\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762202187284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_CORE_B USE_INPUT_CLKEN " "Parameter \"CLOCK_ENABLE_CORE_B\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762202187284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_A NORMAL " "Parameter \"CLOCK_ENABLE_INPUT_A\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762202187284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_B NORMAL " "Parameter \"CLOCK_ENABLE_INPUT_B\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762202187284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_A NORMAL " "Parameter \"CLOCK_ENABLE_OUTPUT_A\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762202187284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_B NORMAL " "Parameter \"CLOCK_ENABLE_OUTPUT_B\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762202187284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ENABLE_ECC FALSE " "Parameter \"ENABLE_ECC\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762202187284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762202187284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_B NONE " "Parameter \"INDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762202187284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B CLOCK1 " "Parameter \"INDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762202187284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE memoria.hex " "Parameter \"INIT_FILE\" = \"memoria.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762202187284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE_LAYOUT PORT_A " "Parameter \"INIT_FILE_LAYOUT\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762202187284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMUM_DEPTH 0 " "Parameter \"MAXIMUM_DEPTH\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762202187284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 65536 " "Parameter \"NUMWORDS_A\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762202187284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 65536 " "Parameter \"NUMWORDS_B\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762202187284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762202187284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762202187284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762202187284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762202187284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762202187284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762202187284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_ACLR_B NONE " "Parameter \"RDCONTROL_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762202187284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_REG_B CLOCK1 " "Parameter \"RDCONTROL_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762202187284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS DONT_CARE " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762202187284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_PORT_A NEW_DATA_NO_NBE_READ " "Parameter \"READ_DURING_WRITE_MODE_PORT_A\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762202187284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_PORT_B NEW_DATA_NO_NBE_READ " "Parameter \"READ_DURING_WRITE_MODE_PORT_B\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762202187284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762202187284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762202187284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA_A 1 " "Parameter \"WIDTH_BYTEENA_A\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762202187284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA_B 1 " "Parameter \"WIDTH_BYTEENA_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762202187284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 16 " "Parameter \"WIDTHAD_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762202187284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 16 " "Parameter \"WIDTHAD_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762202187284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762202187284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_B NONE " "Parameter \"WRCONTROL_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762202187284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B CLOCK1 " "Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762202187284 ""}  } { { "Practica6.bdf" "" { Schematic "/home/martin/Documents/arquitectura/practicas/Practica6/Practica6.bdf" { { 288 536 728 648 "RAM_2" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1762202187284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4tm3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4tm3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4tm3 " "Found entity 1: altsyncram_4tm3" {  } { { "db/altsyncram_4tm3.tdf" "" { Text "/home/martin/Documents/arquitectura/practicas/Practica6/db/altsyncram_4tm3.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762202187330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762202187330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4tm3 ALTSYNCRAM:RAM_2\|altsyncram_4tm3:auto_generated " "Elaborating entity \"altsyncram_4tm3\" for hierarchy \"ALTSYNCRAM:RAM_2\|altsyncram_4tm3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/martin/intelFPGA_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762202187330 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "65536 512 /home/martin/Documents/arquitectura/practicas/Practica6/memoria.hex " "Memory depth (65536) in the design file differs from memory depth (512) in the Memory Initialization File \"/home/martin/Documents/arquitectura/practicas/Practica6/memoria.hex\" -- setting initial value for remaining addresses to 0" {  } { { "Practica6.bdf" "" { Schematic "/home/martin/Documents/arquitectura/practicas/Practica6/Practica6.bdf" { { 288 536 728 648 "RAM_2" "" } } } }  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1762202187343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_rsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_rsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_rsa " "Found entity 1: decode_rsa" {  } { { "db/decode_rsa.tdf" "" { Text "/home/martin/Documents/arquitectura/practicas/Practica6/db/decode_rsa.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762202187406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762202187406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_rsa ALTSYNCRAM:RAM_2\|altsyncram_4tm3:auto_generated\|decode_rsa:decode2 " "Elaborating entity \"decode_rsa\" for hierarchy \"ALTSYNCRAM:RAM_2\|altsyncram_4tm3:auto_generated\|decode_rsa:decode2\"" {  } { { "db/altsyncram_4tm3.tdf" "decode2" { Text "/home/martin/Documents/arquitectura/practicas/Practica6/db/altsyncram_4tm3.tdf" 48 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762202187407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_k8a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_k8a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_k8a " "Found entity 1: decode_k8a" {  } { { "db/decode_k8a.tdf" "" { Text "/home/martin/Documents/arquitectura/practicas/Practica6/db/decode_k8a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762202187442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762202187442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_k8a ALTSYNCRAM:RAM_2\|altsyncram_4tm3:auto_generated\|decode_k8a:rden_decode_a " "Elaborating entity \"decode_k8a\" for hierarchy \"ALTSYNCRAM:RAM_2\|altsyncram_4tm3:auto_generated\|decode_k8a:rden_decode_a\"" {  } { { "db/altsyncram_4tm3.tdf" "rden_decode_a" { Text "/home/martin/Documents/arquitectura/practicas/Practica6/db/altsyncram_4tm3.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762202187442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_bnb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_bnb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_bnb " "Found entity 1: mux_bnb" {  } { { "db/mux_bnb.tdf" "" { Text "/home/martin/Documents/arquitectura/practicas/Practica6/db/mux_bnb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762202187475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762202187475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_bnb ALTSYNCRAM:RAM_2\|altsyncram_4tm3:auto_generated\|mux_bnb:mux4 " "Elaborating entity \"mux_bnb\" for hierarchy \"ALTSYNCRAM:RAM_2\|altsyncram_4tm3:auto_generated\|mux_bnb:mux4\"" {  } { { "db/altsyncram_4tm3.tdf" "mux4" { Text "/home/martin/Documents/arquitectura/practicas/Practica6/db/altsyncram_4tm3.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762202187475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_switches mux_switches:inst2 " "Elaborating entity \"mux_switches\" for hierarchy \"mux_switches:inst2\"" {  } { { "Practica6.bdf" "inst2" { Schematic "/home/martin/Documents/arquitectura/practicas/Practica6/Practica6.bdf" { { 632 400 512 832 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762202187478 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "micro68HC11:micro\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"micro68HC11:micro\|Mult0\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult0" { Text "/home/martin/intelFPGA_lite/24.1std/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 658 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1762202188050 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1762202188050 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "micro68HC11:micro\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"micro68HC11:micro\|lpm_mult:Mult0\"" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "/home/martin/intelFPGA_lite/24.1std/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 658 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762202188079 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "micro68HC11:micro\|lpm_mult:Mult0 " "Instantiated megafunction \"micro68HC11:micro\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762202188080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762202188080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762202188080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762202188080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762202188080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762202188080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762202188080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762202188080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762202188080 ""}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "/home/martin/intelFPGA_lite/24.1std/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 658 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1762202188080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_aat.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_aat.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_aat " "Found entity 1: mult_aat" {  } { { "db/mult_aat.tdf" "" { Text "/home/martin/Documents/arquitectura/practicas/Practica6/db/mult_aat.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762202188110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762202188110 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "constAdrr\[15\] GND " "Pin \"constAdrr\[15\]\" is stuck at GND" {  } { { "Practica6.bdf" "" { Schematic "/home/martin/Documents/arquitectura/practicas/Practica6/Practica6.bdf" { { 696 576 759 712 "constAdrr\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762202188655 "|Practica6|constAdrr[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "constAdrr\[14\] GND " "Pin \"constAdrr\[14\]\" is stuck at GND" {  } { { "Practica6.bdf" "" { Schematic "/home/martin/Documents/arquitectura/practicas/Practica6/Practica6.bdf" { { 696 576 759 712 "constAdrr\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762202188655 "|Practica6|constAdrr[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "constAdrr\[13\] GND " "Pin \"constAdrr\[13\]\" is stuck at GND" {  } { { "Practica6.bdf" "" { Schematic "/home/martin/Documents/arquitectura/practicas/Practica6/Practica6.bdf" { { 696 576 759 712 "constAdrr\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762202188655 "|Practica6|constAdrr[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "constAdrr\[12\] GND " "Pin \"constAdrr\[12\]\" is stuck at GND" {  } { { "Practica6.bdf" "" { Schematic "/home/martin/Documents/arquitectura/practicas/Practica6/Practica6.bdf" { { 696 576 759 712 "constAdrr\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762202188655 "|Practica6|constAdrr[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "constAdrr\[11\] GND " "Pin \"constAdrr\[11\]\" is stuck at GND" {  } { { "Practica6.bdf" "" { Schematic "/home/martin/Documents/arquitectura/practicas/Practica6/Practica6.bdf" { { 696 576 759 712 "constAdrr\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762202188655 "|Practica6|constAdrr[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "constAdrr\[10\] GND " "Pin \"constAdrr\[10\]\" is stuck at GND" {  } { { "Practica6.bdf" "" { Schematic "/home/martin/Documents/arquitectura/practicas/Practica6/Practica6.bdf" { { 696 576 759 712 "constAdrr\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762202188655 "|Practica6|constAdrr[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "constAdrr\[9\] GND " "Pin \"constAdrr\[9\]\" is stuck at GND" {  } { { "Practica6.bdf" "" { Schematic "/home/martin/Documents/arquitectura/practicas/Practica6/Practica6.bdf" { { 696 576 759 712 "constAdrr\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762202188655 "|Practica6|constAdrr[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "constAdrr\[8\] GND " "Pin \"constAdrr\[8\]\" is stuck at GND" {  } { { "Practica6.bdf" "" { Schematic "/home/martin/Documents/arquitectura/practicas/Practica6/Practica6.bdf" { { 696 576 759 712 "constAdrr\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762202188655 "|Practica6|constAdrr[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "constAdrr\[7\] GND " "Pin \"constAdrr\[7\]\" is stuck at GND" {  } { { "Practica6.bdf" "" { Schematic "/home/martin/Documents/arquitectura/practicas/Practica6/Practica6.bdf" { { 696 576 759 712 "constAdrr\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762202188655 "|Practica6|constAdrr[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "constAdrr\[6\] GND " "Pin \"constAdrr\[6\]\" is stuck at GND" {  } { { "Practica6.bdf" "" { Schematic "/home/martin/Documents/arquitectura/practicas/Practica6/Practica6.bdf" { { 696 576 759 712 "constAdrr\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762202188655 "|Practica6|constAdrr[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "constAdrr\[5\] GND " "Pin \"constAdrr\[5\]\" is stuck at GND" {  } { { "Practica6.bdf" "" { Schematic "/home/martin/Documents/arquitectura/practicas/Practica6/Practica6.bdf" { { 696 576 759 712 "constAdrr\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762202188655 "|Practica6|constAdrr[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "constAdrr\[3\] GND " "Pin \"constAdrr\[3\]\" is stuck at GND" {  } { { "Practica6.bdf" "" { Schematic "/home/martin/Documents/arquitectura/practicas/Practica6/Practica6.bdf" { { 696 576 759 712 "constAdrr\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762202188655 "|Practica6|constAdrr[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "constAdrr\[2\] GND " "Pin \"constAdrr\[2\]\" is stuck at GND" {  } { { "Practica6.bdf" "" { Schematic "/home/martin/Documents/arquitectura/practicas/Practica6/Practica6.bdf" { { 696 576 759 712 "constAdrr\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762202188655 "|Practica6|constAdrr[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "flags\[7\] VCC " "Pin \"flags\[7\]\" is stuck at VCC" {  } { { "Practica6.bdf" "" { Schematic "/home/martin/Documents/arquitectura/practicas/Practica6/Practica6.bdf" { { 312 1112 1288 328 "flags\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762202188655 "|Practica6|flags[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "flags\[6\] VCC " "Pin \"flags\[6\]\" is stuck at VCC" {  } { { "Practica6.bdf" "" { Schematic "/home/martin/Documents/arquitectura/practicas/Practica6/Practica6.bdf" { { 312 1112 1288 328 "flags\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762202188655 "|Practica6|flags[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "flags\[5\] VCC " "Pin \"flags\[5\]\" is stuck at VCC" {  } { { "Practica6.bdf" "" { Schematic "/home/martin/Documents/arquitectura/practicas/Practica6/Practica6.bdf" { { 312 1112 1288 328 "flags\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762202188655 "|Practica6|flags[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "flags\[4\] VCC " "Pin \"flags\[4\]\" is stuck at VCC" {  } { { "Practica6.bdf" "" { Schematic "/home/martin/Documents/arquitectura/practicas/Practica6/Practica6.bdf" { { 312 1112 1288 328 "flags\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762202188655 "|Practica6|flags[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Y_low\[7\] GND " "Pin \"Y_low\[7\]\" is stuck at GND" {  } { { "Practica6.bdf" "" { Schematic "/home/martin/Documents/arquitectura/practicas/Practica6/Practica6.bdf" { { 296 1112 1288 312 "Y_low\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762202188655 "|Practica6|Y_low[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Y_low\[6\] GND " "Pin \"Y_low\[6\]\" is stuck at GND" {  } { { "Practica6.bdf" "" { Schematic "/home/martin/Documents/arquitectura/practicas/Practica6/Practica6.bdf" { { 296 1112 1288 312 "Y_low\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762202188655 "|Practica6|Y_low[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Y_low\[5\] GND " "Pin \"Y_low\[5\]\" is stuck at GND" {  } { { "Practica6.bdf" "" { Schematic "/home/martin/Documents/arquitectura/practicas/Practica6/Practica6.bdf" { { 296 1112 1288 312 "Y_low\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762202188655 "|Practica6|Y_low[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Y_low\[4\] GND " "Pin \"Y_low\[4\]\" is stuck at GND" {  } { { "Practica6.bdf" "" { Schematic "/home/martin/Documents/arquitectura/practicas/Practica6/Practica6.bdf" { { 296 1112 1288 312 "Y_low\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762202188655 "|Practica6|Y_low[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Y_low\[3\] GND " "Pin \"Y_low\[3\]\" is stuck at GND" {  } { { "Practica6.bdf" "" { Schematic "/home/martin/Documents/arquitectura/practicas/Practica6/Practica6.bdf" { { 296 1112 1288 312 "Y_low\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762202188655 "|Practica6|Y_low[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Y_low\[2\] GND " "Pin \"Y_low\[2\]\" is stuck at GND" {  } { { "Practica6.bdf" "" { Schematic "/home/martin/Documents/arquitectura/practicas/Practica6/Practica6.bdf" { { 296 1112 1288 312 "Y_low\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762202188655 "|Practica6|Y_low[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Y_low\[1\] GND " "Pin \"Y_low\[1\]\" is stuck at GND" {  } { { "Practica6.bdf" "" { Schematic "/home/martin/Documents/arquitectura/practicas/Practica6/Practica6.bdf" { { 296 1112 1288 312 "Y_low\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762202188655 "|Practica6|Y_low[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Y_low\[0\] GND " "Pin \"Y_low\[0\]\" is stuck at GND" {  } { { "Practica6.bdf" "" { Schematic "/home/martin/Documents/arquitectura/practicas/Practica6/Practica6.bdf" { { 296 1112 1288 312 "Y_low\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762202188655 "|Practica6|Y_low[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1762202188655 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1762202188767 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1762202189705 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762202189705 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "16 " "Design contains 16 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addres\[15\] " "No output dependent on input pin \"addres\[15\]\"" {  } { { "Practica6.bdf" "" { Schematic "/home/martin/Documents/arquitectura/practicas/Practica6/Practica6.bdf" { { 728 680 848 744 "addres" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1762202189782 "|Practica6|addres[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addres\[14\] " "No output dependent on input pin \"addres\[14\]\"" {  } { { "Practica6.bdf" "" { Schematic "/home/martin/Documents/arquitectura/practicas/Practica6/Practica6.bdf" { { 728 680 848 744 "addres" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1762202189782 "|Practica6|addres[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addres\[13\] " "No output dependent on input pin \"addres\[13\]\"" {  } { { "Practica6.bdf" "" { Schematic "/home/martin/Documents/arquitectura/practicas/Practica6/Practica6.bdf" { { 728 680 848 744 "addres" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1762202189782 "|Practica6|addres[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addres\[12\] " "No output dependent on input pin \"addres\[12\]\"" {  } { { "Practica6.bdf" "" { Schematic "/home/martin/Documents/arquitectura/practicas/Practica6/Practica6.bdf" { { 728 680 848 744 "addres" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1762202189782 "|Practica6|addres[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addres\[11\] " "No output dependent on input pin \"addres\[11\]\"" {  } { { "Practica6.bdf" "" { Schematic "/home/martin/Documents/arquitectura/practicas/Practica6/Practica6.bdf" { { 728 680 848 744 "addres" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1762202189782 "|Practica6|addres[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addres\[10\] " "No output dependent on input pin \"addres\[10\]\"" {  } { { "Practica6.bdf" "" { Schematic "/home/martin/Documents/arquitectura/practicas/Practica6/Practica6.bdf" { { 728 680 848 744 "addres" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1762202189782 "|Practica6|addres[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addres\[9\] " "No output dependent on input pin \"addres\[9\]\"" {  } { { "Practica6.bdf" "" { Schematic "/home/martin/Documents/arquitectura/practicas/Practica6/Practica6.bdf" { { 728 680 848 744 "addres" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1762202189782 "|Practica6|addres[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addres\[8\] " "No output dependent on input pin \"addres\[8\]\"" {  } { { "Practica6.bdf" "" { Schematic "/home/martin/Documents/arquitectura/practicas/Practica6/Practica6.bdf" { { 728 680 848 744 "addres" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1762202189782 "|Practica6|addres[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addres\[7\] " "No output dependent on input pin \"addres\[7\]\"" {  } { { "Practica6.bdf" "" { Schematic "/home/martin/Documents/arquitectura/practicas/Practica6/Practica6.bdf" { { 728 680 848 744 "addres" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1762202189782 "|Practica6|addres[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addres\[6\] " "No output dependent on input pin \"addres\[6\]\"" {  } { { "Practica6.bdf" "" { Schematic "/home/martin/Documents/arquitectura/practicas/Practica6/Practica6.bdf" { { 728 680 848 744 "addres" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1762202189782 "|Practica6|addres[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addres\[5\] " "No output dependent on input pin \"addres\[5\]\"" {  } { { "Practica6.bdf" "" { Schematic "/home/martin/Documents/arquitectura/practicas/Practica6/Practica6.bdf" { { 728 680 848 744 "addres" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1762202189782 "|Practica6|addres[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addres\[4\] " "No output dependent on input pin \"addres\[4\]\"" {  } { { "Practica6.bdf" "" { Schematic "/home/martin/Documents/arquitectura/practicas/Practica6/Practica6.bdf" { { 728 680 848 744 "addres" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1762202189782 "|Practica6|addres[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addres\[3\] " "No output dependent on input pin \"addres\[3\]\"" {  } { { "Practica6.bdf" "" { Schematic "/home/martin/Documents/arquitectura/practicas/Practica6/Practica6.bdf" { { 728 680 848 744 "addres" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1762202189782 "|Practica6|addres[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addres\[2\] " "No output dependent on input pin \"addres\[2\]\"" {  } { { "Practica6.bdf" "" { Schematic "/home/martin/Documents/arquitectura/practicas/Practica6/Practica6.bdf" { { 728 680 848 744 "addres" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1762202189782 "|Practica6|addres[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addres\[1\] " "No output dependent on input pin \"addres\[1\]\"" {  } { { "Practica6.bdf" "" { Schematic "/home/martin/Documents/arquitectura/practicas/Practica6/Practica6.bdf" { { 728 680 848 744 "addres" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1762202189782 "|Practica6|addres[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addres\[0\] " "No output dependent on input pin \"addres\[0\]\"" {  } { { "Practica6.bdf" "" { Schematic "/home/martin/Documents/arquitectura/practicas/Practica6/Practica6.bdf" { { 728 680 848 744 "addres" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1762202189782 "|Practica6|addres[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1762202189782 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "694 " "Implemented 694 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "22 " "Implemented 22 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1762202189783 ""} { "Info" "ICUT_CUT_TM_OPINS" "121 " "Implemented 121 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1762202189783 ""} { "Info" "ICUT_CUT_TM_LCELLS" "486 " "Implemented 486 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1762202189783 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1762202189783 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "1 " "Implemented 1 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1762202189783 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1762202189783 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 58 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 58 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "435 " "Peak virtual memory: 435 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1762202189793 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov  3 14:36:29 2025 " "Processing ended: Mon Nov  3 14:36:29 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1762202189793 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1762202189793 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1762202189793 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1762202189793 ""}
