// ==============================================================
// Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
// ==============================================================
#ifndef __myip_v1_0_HLS_weiwdI_H__
#define __myip_v1_0_HLS_weiwdI_H__


#include <systemc>
using namespace sc_core;
using namespace sc_dt;




#include <iostream>
#include <fstream>

struct myip_v1_0_HLS_weiwdI_ram : public sc_core::sc_module {

  static const unsigned DataWidth = 32;
  static const unsigned AddressRange = 172;
  static const unsigned AddressWidth = 8;

//latency = 1
//input_reg = 1
//output_reg = 0
sc_core::sc_in <sc_lv<AddressWidth> > address0;
sc_core::sc_in <sc_logic> ce0;
sc_core::sc_out <sc_lv<DataWidth> > q0;
sc_core::sc_in<sc_logic> reset;
sc_core::sc_in<bool> clk;


sc_lv<DataWidth> ram[AddressRange];


   SC_CTOR(myip_v1_0_HLS_weiwdI_ram) {
        ram[0] = "0b00111110000010001001110110110011";
        ram[1] = "0b00111101001100011001101110001011";
        ram[2] = "0b00111100111010101010000101110000";
        ram[3] = "0b10111101110001010010110010001101";
        ram[4] = "0b00111110000100111110001100001010";
        ram[5] = "0b00111101110111010100001011000010";
        ram[6] = "0b10111101111001111001001101001010";
        ram[7] = "0b00111110000111101010100000001101";
        ram[8] = "0b00111110000000000011111101010110";
        ram[9] = "0b00111101010001011000100001101100";
        ram[10] = "0b10111101101100001101011000110011";
        ram[11] = "0b00111101001001010000000100010111";
        ram[12] = "0b00111101111101111011000111001010";
        ram[13] = "0b00111101000100101110011010011001";
        ram[14] = "0b10111101000100100001101011010100";
        ram[15] = "0b10111110000000001111100001110001";
        ram[16] = "0b10111101110110111100110100100010";
        ram[17] = "0b00111101111001101000000000100010";
        ram[18] = "0b00111101101001001000110010000001";
        ram[19] = "0b10111110001010100001011001110101";
        ram[20] = "0b00111110011111101011100010110010";
        ram[21] = "0b00111100000100000011001100101011";
        ram[22] = "0b10111110011101110111110110010010";
        ram[23] = "0b10111110011110011011100111010001";
        ram[24] = "0b10111110000001110100100010001001";
        ram[25] = "0b10111110001110111100100001100010";
        ram[26] = "0b00111100100111100101000100100010";
        ram[27] = "0b10111100101001001111010010011000";
        ram[28] = "0b00111110010010110011101001100011";
        ram[29] = "0b00111100100010000001010110110000";
        ram[30] = "0b10111101110110010011001100110111";
        ram[31] = "0b00111010111001001010011101011100";
        ram[32] = "0b10111101011100110111101110011110";
        ram[33] = "0b10111101000111111010100011000001";
        ram[34] = "0b00111101111111000011000101010111";
        ram[35] = "0b10111100100100110010010001001101";
        ram[36] = "0b00111101100110111100110100101000";
        ram[37] = "0b00111100010001101100011000010101";
        ram[38] = "0b00111010111001110101001001100101";
        ram[39] = "0b00111110000110100111101100010000";
        ram[40] = "0b10111100001111111110000101001100";
        ram[41] = "0b00111100101001111101100101001100";
        ram[42] = "0b00111101100100101001100001000110";
        ram[43] = "0b00111100101101001001011111011101";
        ram[44] = "0b00111101100001001100111100001001";
        ram[45] = "0b10111100101110100001000101100111";
        ram[46] = "0b10111110001001110011010000001111";
        ram[47] = "0b00111100111110111010110111110110";
        ram[48] = "0b00111101101100111001111010001000";
        ram[49] = "0b10111110010001010000010101000111";
        ram[50] = "0b10111101101011100110001110100001";
        ram[51] = "0b00111101101000110001000110000101";
        ram[52] = "0b10111101111100000010000101010100";
        ram[53] = "0b10111110000000000100010101011111";
        ram[54] = "0b00111101000010101011100110010111";
        ram[55] = "0b10111101111110001111001010110100";
        ram[56] = "0b10111110000110111110011111010110";
        ram[57] = "0b10111110011100011010000000000100";
        ram[58] = "0b00111110000000011111101101001101";
        ram[59] = "0b10111101101111110010011001100001";
        ram[60] = "0b10111101010111110111011101100101";
        ram[61] = "0b00111101111011110001100111110011";
        ram[62] = "0b00111101100010101101110010101110";
        ram[63] = "0b10111110000011101100001101110000";
        ram[64] = "0b10111110001100111100111111001101";
        ram[65] = "0b10111110001011111001111000100101";
        ram[66] = "0b00111101001001011010101111001101";
        ram[67] = "0b10111101000101100001100110000111";
        ram[68] = "0b10111101111010110110010011000011";
        ram[69] = "0b00111110010011111111011111110011";
        ram[70] = "0b10111110010010001110011000101101";
        ram[71] = "0b00111110001111011010000111011101";
        ram[72] = "0b00111101110111010100000000110010";
        ram[73] = "0b00111101110010100110011011111101";
        ram[74] = "0b00111100100101111110101110111011";
        ram[75] = "0b00111101101011111011010000001100";
        ram[76] = "0b10111110100011111011010011110111";
        ram[77] = "0b00111101101010111100101011101100";
        ram[78] = "0b10111100101110001100101011001111";
        ram[79] = "0b10111101111101100110101111011111";
        ram[80] = "0b10111100110001010110101010110010";
        ram[81] = "0b00111101110101010100111101110001";
        ram[82] = "0b10111011001000100011101001011110";
        ram[83] = "0b00111110010110011011111101001100";
        ram[84] = "0b00111110010111011110011110001111";
        ram[85] = "0b10111101110110100100101100011101";
        ram[86] = "0b00111110000001111010001001111001";
        ram[87] = "0b10111110100001010100010101011101";
        ram[88] = "0b00111110001010000001001001101100";
        ram[89] = "0b10111100110001110011000101000100";
        ram[90] = "0b00111101110001011110110101100001";
        ram[91] = "0b10111101101100000111001000010000";
        ram[92] = "0b10111101011000111010001100110010";
        ram[93] = "0b10111101110111110110001000110101";
        ram[94] = "0b10111101000010001110010000101100";
        ram[95] = "0b00111101111100001100101101100000";
        ram[96] = "0b00111101011010111010011111111110";
        ram[97] = "0b10111100101100001000100110000110";
        ram[98] = "0b10111101100000000111100111110000";
        ram[99] = "0b00111110000000101001011100110010";
        ram[100] = "0b00111101111010111111011011010100";
        ram[101] = "0b00111101110011100011101100000010";
        ram[102] = "0b10111110010110001111110000100100";
        ram[103] = "0b10111110001010011111011011001101";
        ram[104] = "0b10111101101010010010110101111001";
        ram[105] = "0b00111101100001011111001111000011";
        ram[106] = "0b10111110000011110111110111011110";
        ram[107] = "0b10111101001010000101000010100010";
        ram[108] = "0b00111101101001101000010100001101";
        ram[109] = "0b00111101111011011100110011000010";
        ram[110] = "0b10111110010010101001001010110101";
        ram[111] = "0b00111101100100100110100100001100";
        ram[112] = "0b10111101100010010110011111100000";
        ram[113] = "0b00111110000011110100010111011000";
        ram[114] = "0b10111101101010100101001100010111";
        ram[115] = "0b10111101100100000011010000010000";
        ram[116] = "0b10111101110100011110110010100110";
        ram[117] = "0b10111110010111011111001100010010";
        ram[118] = "0b10111101100001110011110111011100";
        ram[119] = "0b10111101110001110111010000100111";
        ram[120] = "0b00111101100110000101000101010111";
        ram[121] = "0b10111110011011011110101101111001";
        ram[122] = "0b00111110010100110100011011101111";
        ram[123] = "0b00111110010010011000010100101000";
        ram[124] = "0b00111110000100100110111111010110";
        ram[125] = "0b00111101110100010010101011110111";
        ram[126] = "0b10111101110111011100001100111100";
        ram[127] = "0b00111101100110101111010011011010";
        ram[128] = "0b00111100111001011001011011011010";
        ram[129] = "0b00111101010100110000011010110000";
        ram[130] = "0b10111100111100111110100100110111";
        ram[131] = "0b00111101101101111100001111001001";
        ram[132] = "0b00111101011100100100111001011001";
        ram[133] = "0b10111101111110100100111101110001";
        ram[134] = "0b00111100101000011011101010010000";
        ram[135] = "0b10111011111000101101110011011101";
        ram[136] = "0b00111101110000001100010110010010";
        ram[137] = "0b10111101100010111001010011011001";
        ram[138] = "0b10111110000001110101101110011111";
        ram[139] = "0b10111100111110110101001000010000";
        ram[140] = "0b00111110010010001110110011011000";
        ram[141] = "0b10111101011010011000000111010110";
        ram[142] = "0b00111100010000011101100000110110";
        ram[143] = "0b10111110000010100010100101001000";
        ram[144] = "0b10111100001101100011000011101100";
        ram[145] = "0b00111100111010001011110110111010";
        ram[146] = "0b00111110000001101001010101101000";
        ram[147] = "0b00111110000111111100101001111110";
        ram[148] = "0b10111100110000011101110101111110";
        ram[149] = "0b10111101000001101000000010100110";
        ram[150] = "0b00111101111010111100110000111110";
        ram[151] = "0b10111110001000101011110010101000";
        ram[152] = "0b10111110001001101110101011011010";
        ram[153] = "0b00111101101000000101100100001111";
        ram[154] = "0b00111100001101100001010010101000";
        ram[155] = "0b10111101100010100101100111100011";
        ram[156] = "0b00111101001001100010110101001101";
        ram[157] = "0b10111101110010111100101100110010";
        ram[158] = "0b10111101000101010000101110111100";
        ram[159] = "0b00111010101001001111010011101100";
        ram[160] = "0b10111101010001111100110011101000";
        ram[161] = "0b10111110010111010110010101101010";
        ram[162] = "0b00111110001100000101010110110110";
        ram[163] = "0b00111101101100011111100011001101";
        ram[164] = "0b10111011001010011100011010000110";
        ram[165] = "0b00111110011011000001000100111010";
        ram[166] = "0b10111110000100010010001000100011";
        ram[167] = "0b10111110001000001100010111010110";
        ram[168] = "0b00111101001011100101000110011100";
        ram[169] = "0b00111110010001110001100010111010";
        ram[170] = "0b00111101010111110000111110001111";
        ram[171] = "0b00111101100101000000100110110111";


SC_METHOD(prc_write_0);
  sensitive<<clk.pos();
   }


void prc_write_0()
{
    if (ce0.read() == sc_dt::Log_1) 
    {
            if(address0.read().is_01() && address0.read().to_uint()<AddressRange)
              q0 = ram[address0.read().to_uint()];
            else
              q0 = sc_lv<DataWidth>();
    }
}


}; //endmodule


SC_MODULE(myip_v1_0_HLS_weiwdI) {


static const unsigned DataWidth = 32;
static const unsigned AddressRange = 172;
static const unsigned AddressWidth = 8;

sc_core::sc_in <sc_lv<AddressWidth> > address0;
sc_core::sc_in<sc_logic> ce0;
sc_core::sc_out <sc_lv<DataWidth> > q0;
sc_core::sc_in<sc_logic> reset;
sc_core::sc_in<bool> clk;


myip_v1_0_HLS_weiwdI_ram* meminst;


SC_CTOR(myip_v1_0_HLS_weiwdI) {
meminst = new myip_v1_0_HLS_weiwdI_ram("myip_v1_0_HLS_weiwdI_ram");
meminst->address0(address0);
meminst->ce0(ce0);
meminst->q0(q0);

meminst->reset(reset);
meminst->clk(clk);
}
~myip_v1_0_HLS_weiwdI() {
    delete meminst;
}


};//endmodule
#endif
