Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Mar 26 13:18:42 2024
| Host         : chipdev2.physik.uni-wuppertal.de running 64-bit unknown
| Command      : report_utilization -file mopshub_readout_bd_wrapper_utilization_placed.rpt -pb mopshub_readout_bd_wrapper_utilization_placed.pb
| Design       : mopshub_readout_bd_wrapper
| Device       : xczu9egffvb1156-2
| Design State : Fully Placed
-------------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+------+-------+-----------+-------+
|          Site Type         | Used | Fixed | Available | Util% |
+----------------------------+------+-------+-----------+-------+
| CLB LUTs                   | 8349 |     0 |    274080 |  3.05 |
|   LUT as Logic             | 8155 |     0 |    274080 |  2.98 |
|   LUT as Memory            |  194 |     0 |    144000 |  0.13 |
|     LUT as Distributed RAM |   32 |     0 |           |       |
|     LUT as Shift Register  |  162 |     0 |           |       |
| CLB Registers              | 9639 |     0 |    548160 |  1.76 |
|   Register as Flip Flop    | 9639 |     0 |    548160 |  1.76 |
|   Register as Latch        |    0 |     0 |    548160 |  0.00 |
| CARRY8                     |  162 |     0 |     34260 |  0.47 |
| F7 Muxes                   |   89 |     0 |    137040 |  0.06 |
| F8 Muxes                   |    8 |     0 |     68520 |  0.01 |
| F9 Muxes                   |    0 |     0 |     34260 |  0.00 |
+----------------------------+------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 140   |          Yes |           - |          Set |
| 503   |          Yes |           - |        Reset |
| 373   |          Yes |         Set |            - |
| 8623  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+------+-------+-----------+-------+
|                  Site Type                 | Used | Fixed | Available | Util% |
+--------------------------------------------+------+-------+-----------+-------+
| CLB                                        | 2302 |     0 |     34260 |  6.72 |
|   CLBL                                     | 1225 |     0 |           |       |
|   CLBM                                     | 1077 |     0 |           |       |
| LUT as Logic                               | 8155 |     0 |    274080 |  2.98 |
|   using O5 output only                     |  239 |       |           |       |
|   using O6 output only                     | 5954 |       |           |       |
|   using O5 and O6                          | 1962 |       |           |       |
| LUT as Memory                              |  194 |     0 |    144000 |  0.13 |
|   LUT as Distributed RAM                   |   32 |     0 |           |       |
|     using O5 output only                   |    0 |       |           |       |
|     using O6 output only                   |    0 |       |           |       |
|     using O5 and O6                        |   32 |       |           |       |
|   LUT as Shift Register                    |  162 |     0 |           |       |
|     using O5 output only                   |    0 |       |           |       |
|     using O6 output only                   |   86 |       |           |       |
|     using O5 and O6                        |   76 |       |           |       |
| CLB Registers                              | 9639 |     0 |    548160 |  1.76 |
|   Register driven from within the CLB      | 4899 |       |           |       |
|   Register driven from outside the CLB     | 4740 |       |           |       |
|     LUT in front of the register is unused | 3468 |       |           |       |
|     LUT in front of the register is used   | 1272 |       |           |       |
| Unique Control Sets                        |  577 |       |     68520 |  0.84 |
+--------------------------------------------+------+-------+-----------+-------+
* * Note: Available Control Sets calculated as Slices * 2, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    |  314 |     0 |       912 | 34.43 |
|   RAMB36/FIFO*    |  313 |     0 |       912 | 34.32 |
|     RAMB36E2 only |  313 |       |           |       |
|   RAMB18          |    2 |     0 |      1824 |  0.11 |
|     RAMB18E2 only |    2 |       |           |       |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |      2520 |  0.00 |
+-----------+------+-------+-----------+-------+


5. I/O
------

+------------------+------+-------+-----------+-------+
|     Site Type    | Used | Fixed | Available | Util% |
+------------------+------+-------+-----------+-------+
| Bonded IOB       |   31 |    31 |       328 |  9.45 |
| HPIOB_M          |    4 |     4 |        96 |  4.17 |
|   INPUT          |    2 |       |           |       |
|   OUTPUT         |    2 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HPIOB_S          |    4 |     4 |        96 |  4.17 |
|   INPUT          |    2 |       |           |       |
|   OUTPUT         |    2 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HDIOB_M          |    8 |     8 |        60 | 13.33 |
|   INPUT          |    3 |       |           |       |
|   OUTPUT         |    5 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HDIOB_S          |   15 |    15 |        60 | 25.00 |
|   INPUT          |    9 |       |           |       |
|   OUTPUT         |    6 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HPIOB_SNGL       |    0 |     0 |        16 |  0.00 |
| HPIOBDIFFINBUF   |    2 |     2 |        96 |  2.08 |
|   DIFFINBUF      |    2 |     2 |           |       |
| HPIOBDIFFOUTBUF  |    0 |     0 |        96 |  0.00 |
| HDIOBDIFFINBUF   |    1 |     1 |        60 |  1.67 |
|   DIFFINBUF      |    1 |     1 |           |       |
| BITSLICE_CONTROL |    0 |     0 |        32 |  0.00 |
| BITSLICE_RX_TX   |    2 |     2 |       208 |  0.96 |
|   OSERDES        |    1 |     1 |           |       |
| BITSLICE_TX      |    0 |     0 |        32 |  0.00 |
| RIU_OR           |    0 |     0 |        16 |  0.00 |
+------------------+------+-------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |   19 |     0 |       404 |  4.70 |
|   BUFGCE             |   15 |     0 |       116 | 12.93 |
|   BUFGCE_DIV         |    0 |     0 |        16 |  0.00 |
|   BUFG_GT            |    4 |     0 |       168 |  2.38 |
|   BUFG_PS            |    0 |     0 |        72 |  0.00 |
|   BUFGCTRL*          |    0 |     0 |        32 |  0.00 |
| PLL                  |    0 |     0 |         8 |  0.00 |
| MMCM                 |    3 |     0 |         4 | 75.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+-----------+--------+
|    Site Type    | Used | Fixed | Available |  Util% |
+-----------------+------+-------+-----------+--------+
| GTHE4_CHANNEL   |    1 |     1 |        24 |   4.17 |
| GTHE4_COMMON    |    0 |     0 |         6 |   0.00 |
| OBUFDS_GTE4     |    0 |     0 |        12 |   0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |        12 |   0.00 |
| PS8             |    1 |     0 |         1 | 100.00 |
| SYSMONE4        |    0 |     0 |         1 |   0.00 |
+-----------------+------+-------+-----------+--------+


8. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    1 |     0 |         4 | 25.00 |
| DNA_PORTE2  |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


9. Primitives
-------------

+---------------+------+---------------------+
|    Ref Name   | Used | Functional Category |
+---------------+------+---------------------+
| FDRE          | 8623 |            Register |
| LUT6          | 3904 |                 CLB |
| LUT5          | 1844 |                 CLB |
| LUT3          | 1537 |                 CLB |
| LUT4          | 1338 |                 CLB |
| LUT2          | 1235 |                 CLB |
| FDCE          |  503 |            Register |
| FDSE          |  373 |            Register |
| RAMB36E2      |  313 |            BLOCKRAM |
| LUT1          |  259 |                 CLB |
| CARRY8        |  162 |                 CLB |
| SRL16E        |  152 |                 CLB |
| FDPE          |  140 |            Register |
| MUXF7         |   89 |                 CLB |
| SRLC32E       |   84 |                 CLB |
| RAMD32        |   56 |                 CLB |
| OBUF          |   15 |                 I/O |
| BUFGCE        |   15 |               Clock |
| IBUFCTRL      |   13 |              Others |
| INBUF         |   10 |                 I/O |
| RAMS32        |    8 |                 CLB |
| MUXF8         |    8 |                 CLB |
| BUFG_GT       |    4 |               Clock |
| MMCME4_ADV    |    3 |               Clock |
| DIFFINBUF     |    3 |                 I/O |
| SRLC16E       |    2 |                 CLB |
| RAMB18E2      |    2 |            BLOCKRAM |
| INV           |    2 |                 CLB |
| BUFG_GT_SYNC  |    2 |               Clock |
| PS8           |    1 |            Advanced |
| OSERDESE3     |    1 |                 I/O |
| IDDRE1        |    1 |            Register |
| IBUFDS_GTE4   |    1 |                 I/O |
| GTHE4_CHANNEL |    1 |            Advanced |
| BSCANE2       |    1 |       Configuration |
+---------------+------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+---------------------------------------------+------+
|                   Ref Name                  | Used |
+---------------------------------------------+------+
| mopshub_readout_bd_zynq_ultra_ps_e_0_0      |    1 |
| mopshub_readout_bd_proc_sys_reset_0_0       |    1 |
| mopshub_readout_bd_mopshub_readout_0_0      |    1 |
| mopshub_readout_bd_ila_0_0                  |    1 |
| mopshub_readout_bd_gig_ethernet_pcs_pma_0_0 |    1 |
| mopshub_readout_bd_clk_wiz_1_0              |    1 |
| mopshub_readout_bd_clk_wiz_0_0              |    1 |
| dbg_hub                                     |    1 |
+---------------------------------------------+------+


