#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Sat May  4 22:47:20 2024
# Process ID: 73984
# Current directory: E:/Submission Projects/Normal Nano processor
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent83836 E:\Submission Projects\Normal Nano processor\MicroP_test.xpr
# Log file: E:/Submission Projects/Normal Nano processor/vivado.log
# Journal file: E:/Submission Projects/Normal Nano processor\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {E:/Submission Projects/Normal Nano processor/MicroP_test.xpr}
update_compile_order -fileset sources_1
launch_simulation
source M_P_TB.tcl
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse {C:/Users/Acer/Downloads/InsDeco_TB.vhd C:/Users/Acer/nanoprocesser/nanoprocesser.srcs/sim_1/new/Register_Bank_Sim.vhd C:/Users/Acer/Downloads/PC_SIM.vhd C:/Users/Acer/nanoprocesser/nanoprocesser.srcs/sim_1/new/MUX8_WAY_4-SIM.vhd C:/Users/Acer/Downloads/AddSub_TB.vhd}
update_compile_order -fileset sim_1
import_files
update_files -from_files {{E:/Submission Projects/Normal Nano processor/MicroP_test.srcs/sim_1/imports/New folder/AddSub_TB.vhd}} -to_files {{E:/Submission Projects/Normal Nano processor/MicroP_test.srcs/sim_1/imports/Acer/Downloads/AddSub_TB.vhd}} -filesets [get_filesets *]
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse {{E:/Submission Projects/Normal Nano processor/MicroP_test.srcs/sim_1/imports/New folder/InsDeco_TB.vhd} {E:/Submission Projects/Normal Nano processor/MicroP_test.srcs/sim_1/imports/New folder/MUX8_WAY_4-SIM.vhd} {E:/Submission Projects/Normal Nano processor/MicroP_test.srcs/sim_1/imports/New folder/PC_SIM.vhd} {E:/Submission Projects/Normal Nano processor/MicroP_test.srcs/sim_1/imports/New folder/Register_Bank_Sim.vhd}}
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top MUX8_WAY_4_SIM [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top Mux_8_way_4 [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
launch_simulation
source MUX8_WAY_4_SIM.tcl
update_files -from_files {{E:/Submission Projects/Normal Nano processor/MicroP_test.srcs/sim_1/imports/New folder/AddSub_TB.vhd}} -to_files {{E:/Submission Projects/Normal Nano processor/MicroP_test.srcs/sim_1/imports/Acer/Downloads/AddSub_TB.vhd}} -filesets [get_filesets *]
export_ip_user_files -of_objects  [get_files {{E:/Submission Projects/Normal Nano processor/MicroP_test.srcs/sim_1/imports/Acer/Downloads/AddSub_TB.vhd}}] -no_script -reset -force -quiet
remove_files  -fileset sim_1 {{E:/Submission Projects/Normal Nano processor/MicroP_test.srcs/sim_1/imports/Acer/Downloads/AddSub_TB.vhd}}
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse {{E:/Submission Projects/Normal Nano processor/MicroP_test.srcs/sim_1/imports/New folder/AddSub_TB.vhd}}
update_compile_order -fileset sim_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse {{E:/Submission Projects/Normal Nano processor/MicroP_test.srcs/sim_1/imports/New folder/Adder_3_bit_TB.vhd} {E:/Submission Projects/Normal Nano processor/MicroP_test.srcs/sim_1/imports/New folder/MUX_2_WAY_4_BIT_SIM.vhd} {E:/Submission Projects/Normal Nano processor/MicroP_test.srcs/sim_1/imports/New folder/MUX_2_WAY_3_SIM.vhd}}
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top AddSub_TB [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top AddSub [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
launch_simulation
source AddSub_TB.tcl
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top M_P [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top M_P_TB [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
current_sim simulation_1
close_sim
launch_simulation
source M_P_TB.tcl
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
import_files
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
import_files
export_ip_user_files -of_objects  [get_files {{E:/Submission Projects/Desktop/New folder/Basys3labs.xdc}}] -no_script -reset -force -quiet
remove_files  -fileset constrs_1 {{E:/Submission Projects/Desktop/New folder/Basys3labs.xdc}}
add_files -fileset constrs_1 -norecurse C:/Users/Acer/micro_processer/micro_processer.srcs/constrs_1/new/NP_CONSTRAIN.xdc
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
open_run impl_1
export_ip_user_files -of_objects  [get_files {{E:/Submission Projects/Normal Nano processor/MicroP_test.srcs/sim_1/imports/Acer/Downloads/InsDeco_TB.vhd}}] -no_script -reset -force -quiet
remove_files  -fileset sim_1 {{E:/Submission Projects/Normal Nano processor/MicroP_test.srcs/sim_1/imports/Acer/Downloads/InsDeco_TB.vhd}}
export_ip_user_files -of_objects  [get_files {{E:/Submission Projects/Normal Nano processor/MicroP_test.srcs/sim_1/imports/Acer/nanoprocesser/nanoprocesser.srcs/sim_1/new/MUX8_WAY_4-SIM.vhd}}] -no_script -reset -force -quiet
remove_files  -fileset sim_1 {{E:/Submission Projects/Normal Nano processor/MicroP_test.srcs/sim_1/imports/Acer/nanoprocesser/nanoprocesser.srcs/sim_1/new/MUX8_WAY_4-SIM.vhd}}
export_ip_user_files -of_objects  [get_files {{E:/Submission Projects/Normal Nano processor/MicroP_test.srcs/sim_1/imports/Acer/Downloads/PC_SIM.vhd}}] -no_script -reset -force -quiet
remove_files  -fileset sim_1 {{E:/Submission Projects/Normal Nano processor/MicroP_test.srcs/sim_1/imports/Acer/Downloads/PC_SIM.vhd}}
export_ip_user_files -of_objects  [get_files {{E:/Submission Projects/Normal Nano processor/MicroP_test.srcs/sim_1/imports/Acer/nanoprocesser/nanoprocesser.srcs/sim_1/new/Register_Bank_Sim.vhd}}] -no_script -reset -force -quiet
remove_files  -fileset sim_1 {{E:/Submission Projects/Normal Nano processor/MicroP_test.srcs/sim_1/imports/Acer/nanoprocesser/nanoprocesser.srcs/sim_1/new/Register_Bank_Sim.vhd}}
import_files -fileset constrs_1 C:/Users/Acer/micro_processer/micro_processer.srcs/constrs_1/new/NP_CONSTRAIN.xdc
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
close_sim
current_sim simulation_3
close_sim
close_sim
