strict digraph "compose( ,  )" {
	node [label="\N"];
	"332:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e1358df90>",
		fillcolor=turquoise,
		label="332:BL
start_int <= START;
data_int <= DATA_IN;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e13592050>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f2e13592190>]",
		style=filled,
		typ=Block];
	"Leaf_331:AL"	 [def_var="['data_int', 'start_int']",
		label="Leaf_331:AL"];
	"332:BL" -> "Leaf_331:AL"	 [cond="[]",
		lineno=None];
	"338:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e135923d0>",
		fillcolor=turquoise,
		label="338:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"339:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2e13592650>",
		fillcolor=springgreen,
		label="339:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"338:BL" -> "339:IF"	 [cond="[]",
		lineno=None];
	"331:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f2e1358df50>",
		clk_sens=False,
		fillcolor=gold,
		label="331:AL",
		sens="['CLK']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['START', 'DATA_IN']"];
	"331:AL" -> "332:BL"	 [cond="[]",
		lineno=None];
	"Leaf_337:AL"	 [def_var="['CRC_OUT']",
		label="Leaf_337:AL"];
	"337:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f2e13592410>",
		clk_sens=False,
		fillcolor=gold,
		label="337:AL",
		sens="['CLK', 'RESET']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['RESET', 'LOAD', 'data_int', 'CRC_OUT', 'start_int', 'nextCRC32_D8', 'CRC_IN']"];
	"Leaf_337:AL" -> "337:AL";
	"345:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2e13592c10>",
		fillcolor=springgreen,
		label="345:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"345:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e13592d50>",
		fillcolor=turquoise,
		label="345:BL
CRC_OUT = CRC_IN;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2e13592d90>]",
		style=filled,
		typ=Block];
	"345:IF" -> "345:BL"	 [cond="['LOAD']",
		label="(LOAD == 1)",
		lineno=345];
	"337:AL" -> "338:BL"	 [cond="[]",
		lineno=None];
	"339:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e13592390>",
		fillcolor=turquoise,
		label="339:BL
CRC_OUT = 0;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2e135925d0>]",
		style=filled,
		typ=Block];
	"339:BL" -> "Leaf_337:AL"	 [cond="[]",
		lineno=None];
	"339:IF" -> "339:BL"	 [cond="['RESET']",
		label=RESET,
		lineno=339];
	"342:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2e13592ad0>",
		fillcolor=springgreen,
		label="342:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"339:IF" -> "342:IF"	 [cond="['RESET']",
		label="!(RESET)",
		lineno=339];
	"342:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e135927d0>",
		fillcolor=turquoise,
		label="342:BL
CRC_OUT = nextCRC32_D8(data_int, CRC_OUT);",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2e13592a50>]",
		style=filled,
		typ=Block];
	"342:BL" -> "Leaf_337:AL"	 [cond="[]",
		lineno=None];
	"Leaf_331:AL" -> "337:AL";
	"342:IF" -> "345:IF"	 [cond="['start_int']",
		label="!((start_int == 1))",
		lineno=342];
	"342:IF" -> "342:BL"	 [cond="['start_int']",
		label="(start_int == 1)",
		lineno=342];
	"345:BL" -> "Leaf_337:AL"	 [cond="[]",
		lineno=None];
}
