$date
	Sun Oct 23 06:35:51 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#850312
b11 !
1"
#850314
b11 &
b11 %
1$
#850315
0"
#850318
b1010 &
b1010 %
#850322
b101 &
b101 %
#850326
b10000 &
b10000 %
#850330
b1000 &
b1000 %
#850334
b100 &
b100 %
#850338
b10 &
b10 %
#850342
b1 &
1#
b1 %
#850346
b0 &
b0 %
0#
0$
#1911192
b1 !
1"
#1911194
b1 &
b1 %
1$
#1911195
0"
#1911198
1#
#1911202
b0 &
b0 %
0#
0$
#2875854
b11000 &
b11000 %
1$
b11000 !
1"
#2875855
0"
#2875858
b1100 &
b1100 %
#2875862
b110 &
b110 %
#2875866
b11 &
b11 %
#2875870
b1010 &
b1010 %
#2875874
b101 &
b101 %
#2875878
b10000 &
b10000 %
#2875882
b1000 &
b1000 %
#2875886
b100 &
b100 %
#2875890
b10 &
b10 %
#2875894
b1 &
1#
b1 %
#2875898
b0 &
b0 %
0#
0$
#4500012
