Analysis & Synthesis report for cc_test
Fri Sep 08 14:56:09 2006
Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Resource Usage Summary
  6. Analysis & Synthesis Resource Utilization by Entity
  7. Analysis & Synthesis RAM Summary
  8. State Machine - |cc_test|pres_state
  9. State Machine - |cc_test|fo_bist:fo_test0|present_state
 10. State Machine - |cc_test|sram_test:sram1|present_state
 11. State Machine - |cc_test|sram_test:sram0|present_state
 12. State Machine - |cc_test|rs232_tx:tx0|pres_state
 13. State Machine - |cc_test|rs232_rx:rx0|pres_state
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Multiplexer Restructuring Statistics (No Restructuring Performed)
 17. Source assignments for rs232_rx:rx0|counter:sample_counter
 18. Source assignments for rs232_tx:tx0|counter:bit_counter
 19. Source assignments for rs232_tx:tx0|fifo:data_buffer
 20. Source assignments for rs232_tx:tx0|fifo:data_buffer|altsyncram:fifo_storage|altsyncram_7nb1:auto_generated
 21. Source assignments for counter:tx_char_counter
 22. Source assignments for sram_test:sram0
 23. Source assignments for sram_test:sram1
 24. Source assignments for fo_bist:fo_test0
 25. Source assignments for sld_signaltap:auto_signaltap_0
 26. Source assignments for sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_uni2:auto_generated
 27. Source assignments for sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr
 28. Source assignments for sld_hub:sld_hub_inst
 29. Source assignments for sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine
 30. Source assignments for sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG
 31. Parameter Settings for User Entity Instance: cc_test_pll:clk0|altpll:altpll_component
 32. Parameter Settings for User Entity Instance: rs232_rx:rx0|counter:sample_counter
 33. Parameter Settings for User Entity Instance: rs232_rx:rx0|shift_reg:rx_sample
 34. Parameter Settings for User Entity Instance: rs232_rx:rx0|shift_reg:rx_buffer
 35. Parameter Settings for User Entity Instance: rs232_rx:rx0|reg:data_buffer
 36. Parameter Settings for User Entity Instance: rs232_tx:tx0|counter:bit_counter
 37. Parameter Settings for User Entity Instance: rs232_tx:tx0|fifo:data_buffer
 38. Parameter Settings for User Entity Instance: rs232_tx:tx0|fifo:data_buffer|altsyncram:fifo_storage
 39. Parameter Settings for User Entity Instance: rs232_tx:tx0|fifo:data_buffer|lpm_counter:write_pointer
 40. Parameter Settings for User Entity Instance: rs232_tx:tx0|fifo:data_buffer|lpm_counter:read_pointer
 41. Parameter Settings for User Entity Instance: rs232_tx:tx0|shift_reg:tx_buffer
 42. Parameter Settings for User Entity Instance: reg:cmdchar1
 43. Parameter Settings for User Entity Instance: reg:cmdchar2
 44. Parameter Settings for User Entity Instance: counter:tx_char_counter
 45. Parameter Settings for User Entity Instance: shift_reg:array_id_reg1
 46. Parameter Settings for User Entity Instance: sram_test:sram0|shift_reg:slr_inst
 47. Parameter Settings for User Entity Instance: sram_test:sram1|shift_reg:slr_inst
 48. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 49. Parameter Settings for Inferred Entity Instance: sld_hub:sld_hub_inst
 50. SignalTap II Logic Analyzer Settings
 51. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2006 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                ;
+-----------------------------+-----------------------------------------------+
; Analysis & Synthesis Status ; Successful - Fri Sep 08 14:56:09 2006         ;
; Quartus II Version          ; 6.0 Build 202 06/20/2006 SP 1 SJ Full Version ;
; Revision Name               ; cc_test                                       ;
; Top-level Entity Name       ; cc_test                                       ;
; Family                      ; Stratix                                       ;
; Total logic elements        ; 1,555                                         ;
; Total pins                  ; 174                                           ;
; Total virtual pins          ; 0                                             ;
; Total memory bits           ; 162,304                                       ;
; DSP block 9-bit elements    ; 0                                             ;
; Total PLLs                  ; 1                                             ;
; Total DLLs                  ; 0                                             ;
+-----------------------------+-----------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                ;
+--------------------------------------------------------------------+--------------------+--------------------+
; Option                                                             ; Setting            ; Default Value      ;
+--------------------------------------------------------------------+--------------------+--------------------+
; Device                                                             ; EP1S30F780C5       ;                    ;
; Top-level entity name                                              ; cc_test            ; cc_test            ;
; Family name                                                        ; Stratix            ; Stratix            ;
; Use smart compilation                                              ; On                 ; Off                ;
; VHDL Show LMF Mapping Messages                                     ; Off                ;                    ;
; Optimization Technique -- Stratix/Stratix GX                       ; Speed              ; Balanced           ;
; Restructure Multiplexers                                           ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                ; Off                ; Off                ;
; Preserve fewer node names                                          ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                          ; Off                ; Off                ;
; Verilog Version                                                    ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                       ; VHDL93             ; VHDL93             ;
; State Machine Processing                                           ; Auto               ; Auto               ;
; Extract Verilog State Machines                                     ; On                 ; On                 ;
; Extract VHDL State Machines                                        ; On                 ; On                 ;
; Add Pass-Through Logic to Inferred RAMs                            ; On                 ; On                 ;
; DSP Block Balancing                                                ; Auto               ; Auto               ;
; Maximum DSP Block Usage                                            ; Unlimited          ; Unlimited          ;
; NOT Gate Push-Back                                                 ; On                 ; On                 ;
; Power-Up Don't Care                                                ; On                 ; On                 ;
; Remove Redundant Logic Cells                                       ; Off                ; Off                ;
; Remove Duplicate Registers                                         ; On                 ; On                 ;
; Ignore CARRY Buffers                                               ; Off                ; Off                ;
; Ignore CASCADE Buffers                                             ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                              ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                          ; Off                ; Off                ;
; Ignore LCELL Buffers                                               ; Off                ; Off                ;
; Ignore SOFT Buffers                                                ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                     ; Off                ; Off                ;
; Carry Chain Length -- Stratix/Stratix GX/Cyclone/MAX II/Cyclone II ; 70                 ; 70                 ;
; Auto Carry Chains                                                  ; On                 ; On                 ;
; Auto Open-Drain Pins                                               ; On                 ; On                 ;
; Remove Duplicate Logic                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                              ; Off                ; Off                ;
; Perform gate-level register retiming                               ; Off                ; Off                ;
; Allow register retiming to trade off Tsu/Tco with Fmax             ; On                 ; On                 ;
; Auto ROM Replacement                                               ; On                 ; On                 ;
; Auto RAM Replacement                                               ; On                 ; On                 ;
; Auto DSP Block Replacement                                         ; On                 ; On                 ;
; Auto Shift Register Replacement                                    ; On                 ; On                 ;
; Auto Clock Enable Replacement                                      ; On                 ; On                 ;
; Allow Synchronous Control Signals                                  ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                             ; Off                ; Off                ;
; Auto RAM Block Balancing                                           ; On                 ; On                 ;
; Auto Resource Sharing                                              ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                 ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                 ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                      ; Off                ; Off                ;
; Maximum Number of M512 Memory Blocks                               ; Unlimited          ; Unlimited          ;
; Maximum Number of M4K Memory Blocks                                ; Unlimited          ; Unlimited          ;
; Maximum Number of M-RAM Memory Blocks                              ; Unlimited          ; Unlimited          ;
; Ignore translate_off and translate_on Synthesis Directives         ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                 ; Off                ; Off                ;
; Retiming Meta-Stability Register Sequence Length                   ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                       ; Normal compilation ; Normal compilation ;
; HDL message level                                                  ; Level2             ; Level2             ;
+--------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                   ;
+-----------------------------------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------+
; File Name with User-Entered Path                          ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                ;
+-----------------------------------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------+
; ../../../library/components/source/rtl/component_pack.vhd ; yes             ; User VHDL File               ; C:/scuba2_repository/cards/library/components/source/rtl/component_pack.vhd ;
; ../../../library/components/source/rtl/counter.vhd        ; yes             ; User VHDL File               ; C:/scuba2_repository/cards/library/components/source/rtl/counter.vhd        ;
; ../../../library/components/source/rtl/fifo.vhd           ; yes             ; User VHDL File               ; C:/scuba2_repository/cards/library/components/source/rtl/fifo.vhd           ;
; ../../../library/components/source/rtl/reg.vhd            ; yes             ; User VHDL File               ; C:/scuba2_repository/cards/library/components/source/rtl/reg.vhd            ;
; ../../../library/components/source/rtl/shift_reg.vhd      ; yes             ; User VHDL File               ; C:/scuba2_repository/cards/library/components/source/rtl/shift_reg.vhd      ;
; ../../../all_cards/async/source/rtl/rs232_tx.vhd          ; yes             ; User VHDL File               ; C:/scuba2_repository/cards/all_cards/async/source/rtl/rs232_tx.vhd          ;
; ../../../all_cards/async/source/rtl/ascii_pack.vhd        ; yes             ; User VHDL File               ; C:/scuba2_repository/cards/all_cards/async/source/rtl/ascii_pack.vhd        ;
; ../../../all_cards/async/source/rtl/async_pack.vhd        ; yes             ; User VHDL File               ; C:/scuba2_repository/cards/all_cards/async/source/rtl/async_pack.vhd        ;
; ../../../all_cards/async/source/rtl/rs232_rx.vhd          ; yes             ; User VHDL File               ; C:/scuba2_repository/cards/all_cards/async/source/rtl/rs232_rx.vhd          ;
; ../source/sram_test.vhd                                   ; yes             ; User VHDL File               ; C:/scuba2_repository/cards/clk_card/test/source/sram_test.vhd               ;
; ../source/cc_test.vhd                                     ; yes             ; User VHDL File               ; C:/scuba2_repository/cards/clk_card/test/source/cc_test.vhd                 ;
; ../source/cc_test_pack.vhd                                ; yes             ; User VHDL File               ; C:/scuba2_repository/cards/clk_card/test/source/cc_test_pack.vhd            ;
; ../source/cc_test_pll.vhd                                 ; yes             ; User VHDL File               ; C:/scuba2_repository/cards/clk_card/test/source/cc_test_pll.vhd             ;
; ../source/fo_bist.vhd                                     ; yes             ; User VHDL File               ; C:/scuba2_repository/cards/clk_card/test/source/fo_bist.vhd                 ;
; altpll.tdf                                                ; yes             ; Megafunction                 ; c:/altera/quartus60/libraries/megafunctions/altpll.tdf                      ;
; aglobal60.inc                                             ; yes             ; Other                        ; c:/altera/quartus60/libraries/megafunctions/aglobal60.inc                   ;
; stratix_pll.inc                                           ; yes             ; Other                        ; c:/altera/quartus60/libraries/megafunctions/stratix_pll.inc                 ;
; stratixii_pll.inc                                         ; yes             ; Other                        ; c:/altera/quartus60/libraries/megafunctions/stratixii_pll.inc               ;
; cycloneii_pll.inc                                         ; yes             ; Other                        ; c:/altera/quartus60/libraries/megafunctions/cycloneii_pll.inc               ;
; altsyncram.tdf                                            ; yes             ; Megafunction                 ; c:/altera/quartus60/libraries/megafunctions/altsyncram.tdf                  ;
; stratix_ram_block.inc                                     ; yes             ; Other                        ; c:/altera/quartus60/libraries/megafunctions/stratix_ram_block.inc           ;
; lpm_mux.inc                                               ; yes             ; Other                        ; c:/altera/quartus60/libraries/megafunctions/lpm_mux.inc                     ;
; lpm_decode.inc                                            ; yes             ; Other                        ; c:/altera/quartus60/libraries/megafunctions/lpm_decode.inc                  ;
; altsyncram.inc                                            ; yes             ; Other                        ; c:/altera/quartus60/libraries/megafunctions/altsyncram.inc                  ;
; a_rdenreg.inc                                             ; yes             ; Other                        ; c:/altera/quartus60/libraries/megafunctions/a_rdenreg.inc                   ;
; altrom.inc                                                ; yes             ; Other                        ; c:/altera/quartus60/libraries/megafunctions/altrom.inc                      ;
; altram.inc                                                ; yes             ; Other                        ; c:/altera/quartus60/libraries/megafunctions/altram.inc                      ;
; altdpram.inc                                              ; yes             ; Other                        ; c:/altera/quartus60/libraries/megafunctions/altdpram.inc                    ;
; altqpram.inc                                              ; yes             ; Other                        ; c:/altera/quartus60/libraries/megafunctions/altqpram.inc                    ;
; db/altsyncram_7nb1.tdf                                    ; yes             ; Auto-Generated Megafunction  ; C:/scuba2_repository/cards/clk_card/test/synth/db/altsyncram_7nb1.tdf       ;
; lpm_counter.tdf                                           ; yes             ; Megafunction                 ; c:/altera/quartus60/libraries/megafunctions/lpm_counter.tdf                 ;
; lpm_constant.inc                                          ; yes             ; Other                        ; c:/altera/quartus60/libraries/megafunctions/lpm_constant.inc                ;
; lpm_add_sub.inc                                           ; yes             ; Other                        ; c:/altera/quartus60/libraries/megafunctions/lpm_add_sub.inc                 ;
; cmpconst.inc                                              ; yes             ; Other                        ; c:/altera/quartus60/libraries/megafunctions/cmpconst.inc                    ;
; lpm_compare.inc                                           ; yes             ; Other                        ; c:/altera/quartus60/libraries/megafunctions/lpm_compare.inc                 ;
; lpm_counter.inc                                           ; yes             ; Other                        ; c:/altera/quartus60/libraries/megafunctions/lpm_counter.inc                 ;
; dffeea.inc                                                ; yes             ; Other                        ; c:/altera/quartus60/libraries/megafunctions/dffeea.inc                      ;
; alt_synch_counter.inc                                     ; yes             ; Other                        ; c:/altera/quartus60/libraries/megafunctions/alt_synch_counter.inc           ;
; alt_synch_counter_f.inc                                   ; yes             ; Other                        ; c:/altera/quartus60/libraries/megafunctions/alt_synch_counter_f.inc         ;
; alt_counter_f10ke.inc                                     ; yes             ; Other                        ; c:/altera/quartus60/libraries/megafunctions/alt_counter_f10ke.inc           ;
; alt_counter_stratix.inc                                   ; yes             ; Other                        ; c:/altera/quartus60/libraries/megafunctions/alt_counter_stratix.inc         ;
; db/cntr_g1g.tdf                                           ; yes             ; Auto-Generated Megafunction  ; C:/scuba2_repository/cards/clk_card/test/synth/db/cntr_g1g.tdf              ;
; sld_signaltap.vhd                                         ; yes             ; Encrypted Megafunction       ; c:/altera/quartus60/libraries/megafunctions/sld_signaltap.vhd               ;
; sld_ela_control.vhd                                       ; yes             ; Encrypted Megafunction       ; c:/altera/quartus60/libraries/megafunctions/sld_ela_control.vhd             ;
; lpm_shiftreg.tdf                                          ; yes             ; Megafunction                 ; c:/altera/quartus60/libraries/megafunctions/lpm_shiftreg.tdf                ;
; sld_mbpmg.vhd                                             ; yes             ; Encrypted Megafunction       ; c:/altera/quartus60/libraries/megafunctions/sld_mbpmg.vhd                   ;
; db/cntr_ccg.tdf                                           ; yes             ; Auto-Generated Megafunction  ; C:/scuba2_repository/cards/clk_card/test/synth/db/cntr_ccg.tdf              ;
; db/cntr_blf.tdf                                           ; yes             ; Auto-Generated Megafunction  ; C:/scuba2_repository/cards/clk_card/test/synth/db/cntr_blf.tdf              ;
; lpm_compare.tdf                                           ; yes             ; Megafunction                 ; c:/altera/quartus60/libraries/megafunctions/lpm_compare.tdf                 ;
; comptree.inc                                              ; yes             ; Other                        ; c:/altera/quartus60/libraries/megafunctions/comptree.inc                    ;
; altshift.inc                                              ; yes             ; Other                        ; c:/altera/quartus60/libraries/megafunctions/altshift.inc                    ;
; db/cmpr_doh.tdf                                           ; yes             ; Auto-Generated Megafunction  ; C:/scuba2_repository/cards/clk_card/test/synth/db/cmpr_doh.tdf              ;
; sld_acquisition_buffer.vhd                                ; yes             ; Encrypted Megafunction       ; c:/altera/quartus60/libraries/megafunctions/sld_acquisition_buffer.vhd      ;
; db/cntr_khh.tdf                                           ; yes             ; Auto-Generated Megafunction  ; C:/scuba2_repository/cards/clk_card/test/synth/db/cntr_khh.tdf              ;
; lpm_ff.tdf                                                ; yes             ; Megafunction                 ; c:/altera/quartus60/libraries/megafunctions/lpm_ff.tdf                      ;
; db/altsyncram_uni2.tdf                                    ; yes             ; Auto-Generated Megafunction  ; C:/scuba2_repository/cards/clk_card/test/synth/db/altsyncram_uni2.tdf       ;
; db/cntr_lie.tdf                                           ; yes             ; Auto-Generated Megafunction  ; C:/scuba2_repository/cards/clk_card/test/synth/db/cntr_lie.tdf              ;
; db/cntr_abf.tdf                                           ; yes             ; Auto-Generated Megafunction  ; C:/scuba2_repository/cards/clk_card/test/synth/db/cntr_abf.tdf              ;
; sld_rom_sr.vhd                                            ; yes             ; Encrypted Megafunction       ; c:/altera/quartus60/libraries/megafunctions/sld_rom_sr.vhd                  ;
; sld_hub.vhd                                               ; yes             ; Encrypted Megafunction       ; c:/altera/quartus60/libraries/megafunctions/sld_hub.vhd                     ;
; lpm_decode.tdf                                            ; yes             ; Megafunction                 ; c:/altera/quartus60/libraries/megafunctions/lpm_decode.tdf                  ;
; declut.inc                                                ; yes             ; Other                        ; c:/altera/quartus60/libraries/megafunctions/declut.inc                      ;
; db/decode_lhi.tdf                                         ; yes             ; Auto-Generated Megafunction  ; C:/scuba2_repository/cards/clk_card/test/synth/db/decode_lhi.tdf            ;
; sld_dffex.vhd                                             ; yes             ; Encrypted Megafunction       ; c:/altera/quartus60/libraries/megafunctions/sld_dffex.vhd                   ;
+-----------------------------------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                  ;
+---------------------------------------------+------------------------------------------------+
; Resource                                    ; Usage                                          ;
+---------------------------------------------+------------------------------------------------+
; Total logic elements                        ; 1555                                           ;
;     -- Combinational with no register       ; 589                                            ;
;     -- Register only                        ; 494                                            ;
;     -- Combinational with a register        ; 472                                            ;
;                                             ;                                                ;
; Logic element usage by number of LUT inputs ;                                                ;
;     -- 4 input functions                    ; 633                                            ;
;     -- 3 input functions                    ; 222                                            ;
;     -- 2 input functions                    ; 188                                            ;
;     -- 1 input functions                    ; 15                                             ;
;     -- 0 input functions                    ; 3                                              ;
;         -- Combinational cells for routing  ; 0                                              ;
;                                             ;                                                ;
; Logic elements by mode                      ;                                                ;
;     -- normal mode                          ; 1455                                           ;
;     -- arithmetic mode                      ; 100                                            ;
;     -- qfbk mode                            ; 0                                              ;
;     -- register cascade mode                ; 0                                              ;
;     -- synchronous clear/load mode          ; 41                                             ;
;     -- asynchronous clear/load mode         ; 678                                            ;
;                                             ;                                                ;
; Total registers                             ; 966                                            ;
; Total logic cells in carry chains           ; 113                                            ;
; I/O pins                                    ; 174                                            ;
; Total memory bits                           ; 162304                                         ;
; Total PLLs                                  ; 1                                              ;
; Maximum fan-out node                        ; cc_test_pll:clk0|altpll:altpll_component|_clk0 ;
; Maximum fan-out                             ; 594                                            ;
; Total fan-out                               ; 8648                                           ;
; Average fan-out                             ; 4.76                                           ;
+---------------------------------------------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------------------------------------------------------------------------------------+-------------+--------------+-------------+-------+------+--------+--------------+---------+-----------+-----------+------+--------------+--------------+-------------------+------------------+-----------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Compilation Hierarchy Node                                                                        ; Logic Cells ; LC Registers ; Memory Bits ; M512s ; M4Ks ; M-RAMs ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; DSP 36x36 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Carry Chain LCs ; Packed LCs ; Full Hierarchy Name                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------+-------------+--------------+-------------+-------+------+--------+--------------+---------+-----------+-----------+------+--------------+--------------+-------------------+------------------+-----------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |cc_test                                                                                          ; 1555 (153)  ; 966          ; 162304      ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 174  ; 0            ; 589 (131)    ; 494 (5)           ; 472 (17)         ; 113 (0)         ; 0 (0)      ; |cc_test                                                                                                                                                                                                                                                         ;
;    |cc_test_pll:clk0|                                                                             ; 0 (0)       ; 0            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |cc_test|cc_test_pll:clk0                                                                                                                                                                                                                                        ;
;       |altpll:altpll_component|                                                                   ; 0 (0)       ; 0            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |cc_test|cc_test_pll:clk0|altpll:altpll_component                                                                                                                                                                                                                ;
;    |counter:tx_char_counter|                                                                      ; 27 (27)     ; 7            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 20 (20)      ; 7 (7)             ; 0 (0)            ; 7 (7)           ; 0 (0)      ; |cc_test|counter:tx_char_counter                                                                                                                                                                                                                                 ;
;    |fo_bist:fo_test0|                                                                             ; 15 (15)     ; 14           ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 5 (5)             ; 9 (9)            ; 0 (0)           ; 0 (0)      ; |cc_test|fo_bist:fo_test0                                                                                                                                                                                                                                        ;
;    |rs232_rx:rx0|                                                                                 ; 162 (88)    ; 37           ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 125 (84)     ; 9 (1)             ; 28 (3)           ; 13 (0)          ; 0 (0)      ; |cc_test|rs232_rx:rx0                                                                                                                                                                                                                                            ;
;       |counter:sample_counter|                                                                    ; 30 (30)     ; 13           ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 17 (17)      ; 0 (0)             ; 13 (13)          ; 13 (13)         ; 0 (0)      ; |cc_test|rs232_rx:rx0|counter:sample_counter                                                                                                                                                                                                                     ;
;       |reg:data_buffer|                                                                           ; 8 (8)       ; 8            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 8 (8)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |cc_test|rs232_rx:rx0|reg:data_buffer                                                                                                                                                                                                                            ;
;       |shift_reg:rx_buffer|                                                                       ; 9 (9)       ; 9            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (9)            ; 0 (0)           ; 0 (0)      ; |cc_test|rs232_rx:rx0|shift_reg:rx_buffer                                                                                                                                                                                                                        ;
;       |shift_reg:rx_sample|                                                                       ; 27 (27)     ; 3            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 24 (24)      ; 0 (0)             ; 3 (3)            ; 0 (0)           ; 0 (0)      ; |cc_test|rs232_rx:rx0|shift_reg:rx_sample                                                                                                                                                                                                                        ;
;    |rs232_tx:tx0|                                                                                 ; 97 (35)     ; 40           ; 512         ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 57 (31)      ; 1 (1)             ; 39 (3)           ; 25 (0)          ; 0 (0)      ; |cc_test|rs232_tx:tx0                                                                                                                                                                                                                                            ;
;       |counter:bit_counter|                                                                       ; 30 (30)     ; 13           ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 17 (17)      ; 0 (0)             ; 13 (13)          ; 13 (13)         ; 0 (0)      ; |cc_test|rs232_tx:tx0|counter:bit_counter                                                                                                                                                                                                                        ;
;       |fifo:data_buffer|                                                                          ; 22 (10)     ; 13           ; 512         ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 13 (1)           ; 12 (0)          ; 0 (0)      ; |cc_test|rs232_tx:tx0|fifo:data_buffer                                                                                                                                                                                                                           ;
;          |altsyncram:fifo_storage|                                                                ; 0 (0)       ; 0            ; 512         ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |cc_test|rs232_tx:tx0|fifo:data_buffer|altsyncram:fifo_storage                                                                                                                                                                                                   ;
;             |altsyncram_7nb1:auto_generated|                                                      ; 0 (0)       ; 0            ; 512         ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |cc_test|rs232_tx:tx0|fifo:data_buffer|altsyncram:fifo_storage|altsyncram_7nb1:auto_generated                                                                                                                                                                    ;
;          |lpm_counter:read_pointer|                                                               ; 6 (0)       ; 6            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (0)            ; 6 (0)           ; 0 (0)      ; |cc_test|rs232_tx:tx0|fifo:data_buffer|lpm_counter:read_pointer                                                                                                                                                                                                  ;
;             |cntr_g1g:auto_generated|                                                             ; 6 (6)       ; 6            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; 6 (6)           ; 0 (0)      ; |cc_test|rs232_tx:tx0|fifo:data_buffer|lpm_counter:read_pointer|cntr_g1g:auto_generated                                                                                                                                                                          ;
;          |lpm_counter:write_pointer|                                                              ; 6 (0)       ; 6            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (0)            ; 6 (0)           ; 0 (0)      ; |cc_test|rs232_tx:tx0|fifo:data_buffer|lpm_counter:write_pointer                                                                                                                                                                                                 ;
;             |cntr_g1g:auto_generated|                                                             ; 6 (6)       ; 6            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; 6 (6)           ; 0 (0)      ; |cc_test|rs232_tx:tx0|fifo:data_buffer|lpm_counter:write_pointer|cntr_g1g:auto_generated                                                                                                                                                                         ;
;       |shift_reg:tx_buffer|                                                                       ; 10 (10)     ; 10           ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (10)          ; 0 (0)           ; 0 (0)      ; |cc_test|rs232_tx:tx0|shift_reg:tx_buffer                                                                                                                                                                                                                        ;
;    |shift_reg:array_id_reg1|                                                                      ; 3 (3)       ; 3            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; 0 (0)           ; 0 (0)      ; |cc_test|shift_reg:array_id_reg1                                                                                                                                                                                                                                 ;
;    |sld_hub:sld_hub_inst|                                                                         ; 112 (26)    ; 73           ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 39 (19)      ; 15 (0)            ; 58 (7)           ; 5 (0)           ; 0 (0)      ; |cc_test|sld_hub:sld_hub_inst                                                                                                                                                                                                                                    ;
;       |lpm_decode:instruction_decoder|                                                            ; 5 (0)       ; 5            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 5 (0)            ; 0 (0)           ; 0 (0)      ; |cc_test|sld_hub:sld_hub_inst|lpm_decode:instruction_decoder                                                                                                                                                                                                     ;
;          |decode_lhi:auto_generated|                                                              ; 5 (5)       ; 5            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 5 (5)            ; 0 (0)           ; 0 (0)      ; |cc_test|sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_lhi:auto_generated                                                                                                                                                                           ;
;       |lpm_shiftreg:jtag_ir_register|                                                             ; 10 (10)     ; 10           ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 9 (9)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |cc_test|sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register                                                                                                                                                                                                      ;
;       |sld_dffex:BROADCAST|                                                                       ; 1 (1)       ; 1            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |cc_test|sld_hub:sld_hub_inst|sld_dffex:BROADCAST                                                                                                                                                                                                                ;
;       |sld_dffex:IRF_ENA_0|                                                                       ; 1 (1)       ; 1            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |cc_test|sld_hub:sld_hub_inst|sld_dffex:IRF_ENA_0                                                                                                                                                                                                                ;
;       |sld_dffex:IRF_ENA|                                                                         ; 1 (1)       ; 1            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |cc_test|sld_hub:sld_hub_inst|sld_dffex:IRF_ENA                                                                                                                                                                                                                  ;
;       |sld_dffex:IRSR|                                                                            ; 14 (14)     ; 9            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 9 (9)            ; 0 (0)           ; 0 (0)      ; |cc_test|sld_hub:sld_hub_inst|sld_dffex:IRSR                                                                                                                                                                                                                     ;
;       |sld_dffex:RESET|                                                                           ; 1 (1)       ; 1            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |cc_test|sld_hub:sld_hub_inst|sld_dffex:RESET                                                                                                                                                                                                                    ;
;       |sld_dffex:\GEN_IRF:1:IRF|                                                                  ; 5 (5)       ; 5            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 5 (5)            ; 0 (0)           ; 0 (0)      ; |cc_test|sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF                                                                                                                                                                                                           ;
;       |sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|                                                         ; 5 (5)       ; 5            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 5 (5)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |cc_test|sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF                                                                                                                                                                                                  ;
;       |sld_jtag_state_machine:jtag_state_machine|                                                 ; 21 (21)     ; 19           ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 19 (19)          ; 0 (0)           ; 0 (0)      ; |cc_test|sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine                                                                                                                                                                                          ;
;       |sld_rom_sr:HUB_INFO_REG|                                                                   ; 22 (22)     ; 9            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 13 (13)      ; 0 (0)             ; 9 (9)            ; 5 (5)           ; 0 (0)      ; |cc_test|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG                                                                                                                                                                                                            ;
;    |sld_signaltap:auto_signaltap_0|                                                               ; 811 (118)   ; 688          ; 161792      ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 123 (4)      ; 438 (112)         ; 250 (2)          ; 53 (0)          ; 0 (0)      ; |cc_test|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                          ;
;       |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                           ; 0 (0)       ; 0            ; 161792      ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |cc_test|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                          ;
;          |altsyncram_uni2:auto_generated|                                                         ; 0 (0)       ; 0            ; 161792      ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |cc_test|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_uni2:auto_generated                                                                                                                                           ;
;       |sld_acquisition_buffer:sld_acquisition_buffer_inst|                                        ; 26 (3)      ; 23           ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 3 (2)        ; 11 (0)            ; 12 (1)           ; 12 (0)          ; 0 (0)      ; |cc_test|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst                                                                                                                                                                       ;
;          |lpm_counter:\write_address_non_zero_gen:write_pointer_counter|                          ; 12 (0)      ; 11           ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 11 (0)           ; 12 (0)          ; 0 (0)      ; |cc_test|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter                                                                                                         ;
;             |cntr_khh:auto_generated|                                                             ; 12 (12)     ; 11           ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 11 (11)          ; 12 (12)         ; 0 (0)      ; |cc_test|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_khh:auto_generated                                                                                 ;
;          |lpm_ff:\gen_non_zero_sample_depth:trigger_address_register|                             ; 11 (11)     ; 11           ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 11 (11)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |cc_test|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_ff:\gen_non_zero_sample_depth:trigger_address_register                                                                                                            ;
;       |sld_ela_control:ela_control|                                                               ; 523 (6)     ; 423          ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 100 (5)      ; 315 (1)           ; 108 (0)          ; 22 (0)          ; 0 (0)      ; |cc_test|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control                                                                                                                                                                                              ;
;          |lpm_shiftreg:trigger_config_deserialize|                                                ; 20 (20)     ; 20           ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 20 (20)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |cc_test|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                      ;
;          |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm| ; 426 (0)     ; 371          ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 55 (0)       ; 291 (0)           ; 80 (0)           ; 0 (0)           ; 0 (0)      ; |cc_test|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                       ;
;             |lpm_shiftreg:trigger_condition_deserialize|                                          ; 237 (237)   ; 237          ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 236 (236)         ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |cc_test|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                            ;
;             |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                      ; 189 (0)     ; 134          ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 55 (0)       ; 55 (0)            ; 79 (0)           ; 0 (0)           ; 0 (0)      ; |cc_test|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                        ;
;                |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                            ; 3 (3)       ; 2            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |cc_test|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ;
;                |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                           ; 1 (1)       ; 1            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |cc_test|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1 ;
;                |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                           ; 1 (1)       ; 1            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |cc_test|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1 ;
;                |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                           ; 1 (1)       ; 1            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |cc_test|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1 ;
;                |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                           ; 1 (1)       ; 1            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |cc_test|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1 ;
;                |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                           ; 1 (1)       ; 1            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |cc_test|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1 ;
;                |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                           ; 1 (1)       ; 1            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |cc_test|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1 ;
;                |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                           ; 1 (1)       ; 1            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |cc_test|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1 ;
;                |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                           ; 1 (1)       ; 1            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |cc_test|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1 ;
;                |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                           ; 1 (1)       ; 1            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |cc_test|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1 ;
;                |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                           ; 1 (1)       ; 1            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |cc_test|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1 ;
;                |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                            ; 3 (3)       ; 2            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |cc_test|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1  ;
;                |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                           ; 1 (1)       ; 1            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |cc_test|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1 ;
;                |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                           ; 1 (1)       ; 1            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |cc_test|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1 ;
;                |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                           ; 1 (1)       ; 1            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |cc_test|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1 ;
;                |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                           ; 1 (1)       ; 1            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |cc_test|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1 ;
;                |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                           ; 1 (1)       ; 1            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |cc_test|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1 ;
;                |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                           ; 1 (1)       ; 1            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |cc_test|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1 ;
;                |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                           ; 1 (1)       ; 1            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |cc_test|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1 ;
;                |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                           ; 1 (1)       ; 1            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |cc_test|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1 ;
;                |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                           ; 1 (1)       ; 1            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |cc_test|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1 ;
;                |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                           ; 3 (3)       ; 2            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |cc_test|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1 ;
;                |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                            ; 3 (3)       ; 2            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |cc_test|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1  ;
;                |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                           ; 3 (3)       ; 2            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |cc_test|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1 ;
;                |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                           ; 3 (3)       ; 2            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |cc_test|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1 ;
;                |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                           ; 3 (3)       ; 2            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |cc_test|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1 ;
;                |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                           ; 3 (3)       ; 2            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |cc_test|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1 ;
;                |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                           ; 3 (3)       ; 2            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |cc_test|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1 ;
;                |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                           ; 3 (3)       ; 2            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |cc_test|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1 ;
;                |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                           ; 3 (3)       ; 2            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |cc_test|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1 ;
;                |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                           ; 3 (3)       ; 2            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |cc_test|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1 ;
;                |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                           ; 3 (3)       ; 2            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |cc_test|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1 ;
;                |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                           ; 3 (3)       ; 2            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |cc_test|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1 ;
;                |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                            ; 3 (3)       ; 2            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |cc_test|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1  ;
;                |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                           ; 3 (3)       ; 2            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |cc_test|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1 ;
;                |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                           ; 3 (3)       ; 2            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |cc_test|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1 ;
;                |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                           ; 3 (3)       ; 2            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |cc_test|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1 ;
;                |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                           ; 3 (3)       ; 2            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |cc_test|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1 ;
;                |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                           ; 3 (3)       ; 2            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |cc_test|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1 ;
;                |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                           ; 3 (3)       ; 2            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |cc_test|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1 ;
;                |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                           ; 3 (3)       ; 2            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |cc_test|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1 ;
;                |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                           ; 3 (3)       ; 2            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |cc_test|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1 ;
;                |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                           ; 3 (3)       ; 2            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |cc_test|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1 ;
;                |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                           ; 3 (3)       ; 2            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |cc_test|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1 ;
;                |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                            ; 3 (3)       ; 2            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |cc_test|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1  ;
;                |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                           ; 3 (3)       ; 2            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |cc_test|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1 ;
;                |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                           ; 3 (3)       ; 2            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |cc_test|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1 ;
;                |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                           ; 3 (3)       ; 2            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |cc_test|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1 ;
;                |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                           ; 3 (3)       ; 2            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |cc_test|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1 ;
;                |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                           ; 3 (3)       ; 2            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |cc_test|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1 ;
;                |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                           ; 3 (3)       ; 2            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |cc_test|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1 ;
;                |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                           ; 3 (3)       ; 2            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |cc_test|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1 ;
;                |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                           ; 3 (3)       ; 2            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |cc_test|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1 ;
;                |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                           ; 3 (3)       ; 2            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |cc_test|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1 ;
;                |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                           ; 3 (3)       ; 2            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |cc_test|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1 ;
;                |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                            ; 1 (1)       ; 1            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |cc_test|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1  ;
;                |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                           ; 3 (3)       ; 2            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |cc_test|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1 ;
;                |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                           ; 3 (3)       ; 2            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |cc_test|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1 ;
;                |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                           ; 3 (3)       ; 2            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |cc_test|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1 ;
;                |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                           ; 3 (3)       ; 2            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |cc_test|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1 ;
;                |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                           ; 3 (3)       ; 2            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |cc_test|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1 ;
;                |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                           ; 3 (3)       ; 2            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |cc_test|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1 ;
;                |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                           ; 3 (3)       ; 2            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |cc_test|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1 ;
;                |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|                           ; 3 (3)       ; 2            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |cc_test|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1 ;
;                |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|                           ; 3 (3)       ; 2            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |cc_test|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1 ;
;                |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|                           ; 3 (3)       ; 2            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |cc_test|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1 ;
;                |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                            ; 1 (1)       ; 1            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |cc_test|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1  ;
;                |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|                           ; 3 (3)       ; 2            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |cc_test|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1 ;
;                |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|                           ; 3 (3)       ; 2            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |cc_test|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1 ;
;                |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|                           ; 3 (3)       ; 2            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |cc_test|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1 ;
;                |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|                           ; 3 (3)       ; 2            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |cc_test|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1 ;
;                |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|                           ; 3 (3)       ; 2            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |cc_test|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1 ;
;                |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|                           ; 3 (3)       ; 2            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |cc_test|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1 ;
;                |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|                           ; 3 (3)       ; 2            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |cc_test|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1 ;
;                |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|                           ; 3 (3)       ; 2            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |cc_test|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1 ;
;                |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|                           ; 3 (3)       ; 2            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |cc_test|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1 ;
;                |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                            ; 1 (1)       ; 1            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |cc_test|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1  ;
;                |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                            ; 1 (1)       ; 1            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |cc_test|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1  ;
;                |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                            ; 1 (1)       ; 1            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |cc_test|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1  ;
;          |sld_ela_level_seq_mgr:ela_level_seq_mgr|                                                ; 30 (30)     ; 2            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 28 (28)      ; 0 (0)             ; 2 (2)            ; 0 (0)           ; 0 (0)      ; |cc_test|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr                                                                                                                                                      ;
;          |sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|                            ; 12 (1)      ; 11           ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 11 (0)           ; 11 (0)          ; 0 (0)      ; |cc_test|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1                                                                                                                                  ;
;             |lpm_counter:post_trigger_counter|                                                    ; 11 (0)      ; 11           ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 11 (0)           ; 11 (0)          ; 0 (0)      ; |cc_test|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter                                                                                                 ;
;                |cntr_ccg:auto_generated|                                                          ; 11 (11)     ; 11           ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 11 (11)          ; 11 (11)         ; 0 (0)      ; |cc_test|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_ccg:auto_generated                                                                         ;
;          |sld_ela_seg_state_machine:sm2|                                                          ; 4 (4)       ; 3            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 2 (2)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |cc_test|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_seg_state_machine:sm2                                                                                                                                                                ;
;          |sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|                         ; 20 (2)      ; 12           ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 8 (1)        ; 0 (0)             ; 12 (1)           ; 11 (0)          ; 0 (0)      ; |cc_test|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr                                                                                                                               ;
;             |lpm_compare:\non_zero_sample_depth_gen:segment_addr_compare|                         ; 7 (0)       ; 0            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 7 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |cc_test|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_compare:\non_zero_sample_depth_gen:segment_addr_compare                                                                   ;
;                |cmpr_doh:auto_generated|                                                          ; 7 (7)       ; 0            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |cc_test|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_compare:\non_zero_sample_depth_gen:segment_addr_compare|cmpr_doh:auto_generated                                           ;
;             |lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|                         ; 11 (0)      ; 11           ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 11 (0)           ; 11 (0)          ; 0 (0)      ; |cc_test|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter                                                                   ;
;                |cntr_blf:auto_generated|                                                          ; 11 (11)     ; 11           ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 11 (11)          ; 11 (11)         ; 0 (0)      ; |cc_test|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_blf:auto_generated                                           ;
;          |sld_ela_state_machine:sm1|                                                              ; 5 (5)       ; 3            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 2 (2)        ; 1 (1)             ; 2 (2)            ; 0 (0)           ; 0 (0)      ; |cc_test|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_state_machine:sm1                                                                                                                                                                    ;
;       |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|          ; 127 (6)     ; 120          ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 7 (6)        ; 0 (0)             ; 120 (0)          ; 19 (0)          ; 0 (0)      ; |cc_test|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                         ;
;          |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                              ; 8 (0)       ; 7            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 7 (0)            ; 8 (0)           ; 0 (0)      ; |cc_test|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                               ;
;             |cntr_lie:auto_generated|                                                             ; 8 (8)       ; 7            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 7 (7)            ; 8 (8)           ; 0 (0)      ; |cc_test|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_lie:auto_generated                                                       ;
;          |lpm_counter:read_pointer_counter|                                                       ; 11 (0)      ; 11           ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 11 (0)           ; 11 (0)          ; 0 (0)      ; |cc_test|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                        ;
;             |cntr_abf:auto_generated|                                                             ; 11 (11)     ; 11           ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 11 (11)          ; 11 (11)         ; 0 (0)      ; |cc_test|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_abf:auto_generated                                                                                ;
;          |lpm_shiftreg:info_data_shift_out|                                                       ; 23 (23)     ; 23           ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 23 (23)          ; 0 (0)           ; 0 (0)      ; |cc_test|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                        ;
;          |lpm_shiftreg:ram_data_shift_out|                                                        ; 79 (79)     ; 79           ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 79 (79)          ; 0 (0)           ; 0 (0)      ; |cc_test|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                         ;
;       |sld_rom_sr:crc_rom_sr|                                                                     ; 17 (17)     ; 8            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 8 (8)            ; 0 (0)           ; 0 (0)      ; |cc_test|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                    ;
;    |sram_test:sram0|                                                                              ; 88 (68)     ; 41           ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 47 (47)      ; 7 (7)             ; 34 (14)          ; 5 (5)           ; 0 (0)      ; |cc_test|sram_test:sram0                                                                                                                                                                                                                                         ;
;       |shift_reg:slr_inst|                                                                        ; 20 (20)     ; 20           ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 20 (20)          ; 0 (0)           ; 0 (0)      ; |cc_test|sram_test:sram0|shift_reg:slr_inst                                                                                                                                                                                                                      ;
;    |sram_test:sram1|                                                                              ; 87 (67)     ; 41           ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 46 (46)      ; 7 (7)             ; 34 (14)          ; 5 (5)           ; 0 (0)      ; |cc_test|sram_test:sram1                                                                                                                                                                                                                                         ;
;       |shift_reg:slr_inst|                                                                        ; 20 (20)     ; 20           ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 20 (20)          ; 0 (0)           ; 0 (0)      ; |cc_test|sram_test:sram1|shift_reg:slr_inst                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------+-------------+--------------+-------------+-------+------+--------+--------------+---------+-----------+-----------+------+--------------+--------------+-------------------+------------------+-----------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; Name                                                                                                                     ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF  ;
+--------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; rs232_tx:tx0|fifo:data_buffer|altsyncram:fifo_storage|altsyncram_7nb1:auto_generated|ALTSYNCRAM                          ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None ;
; sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_uni2:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 2048         ; 79           ; 2048         ; 79           ; 161792 ; None ;
+--------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |cc_test|pres_state                                                                                                                                                                                                                                                                                                                                                            ;
+--------------------------+----------------------+------------------------+------------------------+--------------------------+---------------------+-----------------------+---------------------+-----------------------+------------------+--------------------+--------------------+--------------------+---------------------+--------------------+---------------------+------------------+
; Name                     ; pres_state.tx_status ; pres_state.status_test ; pres_state.tx_array_id ; pres_state.array_id_test ; pres_state.tx_sram1 ; pres_state.sram1_test ; pres_state.tx_sram0 ; pres_state.sram0_test ; pres_state.tx_fo ; pres_state.fo_test ; pres_state.rx_cmd2 ; pres_state.rx_cmd1 ; pres_state.tx_error ; pres_state.tx_idle ; pres_state.tx_reset ; pres_state.reset ;
+--------------------------+----------------------+------------------------+------------------------+--------------------------+---------------------+-----------------------+---------------------+-----------------------+------------------+--------------------+--------------------+--------------------+---------------------+--------------------+---------------------+------------------+
; pres_state.reset         ; 0                    ; 0                      ; 0                      ; 0                        ; 0                   ; 0                     ; 0                   ; 0                     ; 0                ; 0                  ; 0                  ; 0                  ; 0                   ; 0                  ; 0                   ; 0                ;
; pres_state.tx_reset      ; 0                    ; 0                      ; 0                      ; 0                        ; 0                   ; 0                     ; 0                   ; 0                     ; 0                ; 0                  ; 0                  ; 0                  ; 0                   ; 0                  ; 1                   ; 1                ;
; pres_state.tx_idle       ; 0                    ; 0                      ; 0                      ; 0                        ; 0                   ; 0                     ; 0                   ; 0                     ; 0                ; 0                  ; 0                  ; 0                  ; 0                   ; 1                  ; 0                   ; 1                ;
; pres_state.tx_error      ; 0                    ; 0                      ; 0                      ; 0                        ; 0                   ; 0                     ; 0                   ; 0                     ; 0                ; 0                  ; 0                  ; 0                  ; 1                   ; 0                  ; 0                   ; 1                ;
; pres_state.rx_cmd1       ; 0                    ; 0                      ; 0                      ; 0                        ; 0                   ; 0                     ; 0                   ; 0                     ; 0                ; 0                  ; 0                  ; 1                  ; 0                   ; 0                  ; 0                   ; 1                ;
; pres_state.rx_cmd2       ; 0                    ; 0                      ; 0                      ; 0                        ; 0                   ; 0                     ; 0                   ; 0                     ; 0                ; 0                  ; 1                  ; 0                  ; 0                   ; 0                  ; 0                   ; 1                ;
; pres_state.fo_test       ; 0                    ; 0                      ; 0                      ; 0                        ; 0                   ; 0                     ; 0                   ; 0                     ; 0                ; 1                  ; 0                  ; 0                  ; 0                   ; 0                  ; 0                   ; 1                ;
; pres_state.tx_fo         ; 0                    ; 0                      ; 0                      ; 0                        ; 0                   ; 0                     ; 0                   ; 0                     ; 1                ; 0                  ; 0                  ; 0                  ; 0                   ; 0                  ; 0                   ; 1                ;
; pres_state.sram0_test    ; 0                    ; 0                      ; 0                      ; 0                        ; 0                   ; 0                     ; 0                   ; 1                     ; 0                ; 0                  ; 0                  ; 0                  ; 0                   ; 0                  ; 0                   ; 1                ;
; pres_state.tx_sram0      ; 0                    ; 0                      ; 0                      ; 0                        ; 0                   ; 0                     ; 1                   ; 0                     ; 0                ; 0                  ; 0                  ; 0                  ; 0                   ; 0                  ; 0                   ; 1                ;
; pres_state.sram1_test    ; 0                    ; 0                      ; 0                      ; 0                        ; 0                   ; 1                     ; 0                   ; 0                     ; 0                ; 0                  ; 0                  ; 0                  ; 0                   ; 0                  ; 0                   ; 1                ;
; pres_state.tx_sram1      ; 0                    ; 0                      ; 0                      ; 0                        ; 1                   ; 0                     ; 0                   ; 0                     ; 0                ; 0                  ; 0                  ; 0                  ; 0                   ; 0                  ; 0                   ; 1                ;
; pres_state.array_id_test ; 0                    ; 0                      ; 0                      ; 1                        ; 0                   ; 0                     ; 0                   ; 0                     ; 0                ; 0                  ; 0                  ; 0                  ; 0                   ; 0                  ; 0                   ; 1                ;
; pres_state.tx_array_id   ; 0                    ; 0                      ; 1                      ; 0                        ; 0                   ; 0                     ; 0                   ; 0                     ; 0                ; 0                  ; 0                  ; 0                  ; 0                   ; 0                  ; 0                   ; 1                ;
; pres_state.status_test   ; 0                    ; 1                      ; 0                      ; 0                        ; 0                   ; 0                     ; 0                   ; 0                     ; 0                ; 0                  ; 0                  ; 0                  ; 0                   ; 0                  ; 0                   ; 1                ;
; pres_state.tx_status     ; 1                    ; 0                      ; 0                      ; 0                        ; 0                   ; 0                     ; 0                   ; 0                     ; 0                ; 0                  ; 0                  ; 0                  ; 0                   ; 0                  ; 0                   ; 1                ;
+--------------------------+----------------------+------------------------+------------------------+--------------------------+---------------------+-----------------------+---------------------+-----------------------+------------------+--------------------+--------------------+--------------------+---------------------+--------------------+---------------------+------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |cc_test|fo_bist:fo_test0|present_state                                                                                                                ;
+------------------------+----------------------+------------------------+----------------------+------------------------+----------------------+------------------------+
; Name                   ; present_state.tx_en3 ; present_state.tx_data3 ; present_state.tx_en2 ; present_state.tx_data2 ; present_state.tx_en1 ; present_state.tx_data1 ;
+------------------------+----------------------+------------------------+----------------------+------------------------+----------------------+------------------------+
; present_state.tx_data1 ; 0                    ; 0                      ; 0                    ; 0                      ; 0                    ; 0                      ;
; present_state.tx_en1   ; 0                    ; 0                      ; 0                    ; 0                      ; 1                    ; 1                      ;
; present_state.tx_data2 ; 0                    ; 0                      ; 0                    ; 1                      ; 0                    ; 1                      ;
; present_state.tx_en2   ; 0                    ; 0                      ; 1                    ; 0                      ; 0                    ; 1                      ;
; present_state.tx_data3 ; 0                    ; 1                      ; 0                    ; 0                      ; 0                    ; 1                      ;
; present_state.tx_en3   ; 1                    ; 0                      ; 0                    ; 0                      ; 0                    ; 1                      ;
+------------------------+----------------------+------------------------+----------------------+------------------------+----------------------+------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |cc_test|sram_test:sram1|present_state                                                                                                                                                                                                                                                                                                              ;
+------------------------+--------------------+----------------------+----------------------+-------------------+-----------------------+------------------+-----------------------+------------------------+-------------------+------------------------+------------------+-----------------------+-------------------+------------------------+--------------------+
; Name                   ; present_state.done ; present_state.passed ; present_state.failed ; present_state.nxt ; present_state.rd_done ; present_state.rd ; present_state.rd_prep ; present_state.rd0_done ; present_state.rd0 ; present_state.rd0_prep ; present_state.wr ; present_state.wr_prep ; present_state.wr0 ; present_state.wr0_prep ; present_state.idle ;
+------------------------+--------------------+----------------------+----------------------+-------------------+-----------------------+------------------+-----------------------+------------------------+-------------------+------------------------+------------------+-----------------------+-------------------+------------------------+--------------------+
; present_state.idle     ; 0                  ; 0                    ; 0                    ; 0                 ; 0                     ; 0                ; 0                     ; 0                      ; 0                 ; 0                      ; 0                ; 0                     ; 0                 ; 0                      ; 0                  ;
; present_state.wr0_prep ; 0                  ; 0                    ; 0                    ; 0                 ; 0                     ; 0                ; 0                     ; 0                      ; 0                 ; 0                      ; 0                ; 0                     ; 0                 ; 1                      ; 1                  ;
; present_state.wr0      ; 0                  ; 0                    ; 0                    ; 0                 ; 0                     ; 0                ; 0                     ; 0                      ; 0                 ; 0                      ; 0                ; 0                     ; 1                 ; 0                      ; 1                  ;
; present_state.wr_prep  ; 0                  ; 0                    ; 0                    ; 0                 ; 0                     ; 0                ; 0                     ; 0                      ; 0                 ; 0                      ; 0                ; 1                     ; 0                 ; 0                      ; 1                  ;
; present_state.wr       ; 0                  ; 0                    ; 0                    ; 0                 ; 0                     ; 0                ; 0                     ; 0                      ; 0                 ; 0                      ; 1                ; 0                     ; 0                 ; 0                      ; 1                  ;
; present_state.rd0_prep ; 0                  ; 0                    ; 0                    ; 0                 ; 0                     ; 0                ; 0                     ; 0                      ; 0                 ; 1                      ; 0                ; 0                     ; 0                 ; 0                      ; 1                  ;
; present_state.rd0      ; 0                  ; 0                    ; 0                    ; 0                 ; 0                     ; 0                ; 0                     ; 0                      ; 1                 ; 0                      ; 0                ; 0                     ; 0                 ; 0                      ; 1                  ;
; present_state.rd0_done ; 0                  ; 0                    ; 0                    ; 0                 ; 0                     ; 0                ; 0                     ; 1                      ; 0                 ; 0                      ; 0                ; 0                     ; 0                 ; 0                      ; 1                  ;
; present_state.rd_prep  ; 0                  ; 0                    ; 0                    ; 0                 ; 0                     ; 0                ; 1                     ; 0                      ; 0                 ; 0                      ; 0                ; 0                     ; 0                 ; 0                      ; 1                  ;
; present_state.rd       ; 0                  ; 0                    ; 0                    ; 0                 ; 0                     ; 1                ; 0                     ; 0                      ; 0                 ; 0                      ; 0                ; 0                     ; 0                 ; 0                      ; 1                  ;
; present_state.rd_done  ; 0                  ; 0                    ; 0                    ; 0                 ; 1                     ; 0                ; 0                     ; 0                      ; 0                 ; 0                      ; 0                ; 0                     ; 0                 ; 0                      ; 1                  ;
; present_state.nxt      ; 0                  ; 0                    ; 0                    ; 1                 ; 0                     ; 0                ; 0                     ; 0                      ; 0                 ; 0                      ; 0                ; 0                     ; 0                 ; 0                      ; 1                  ;
; present_state.failed   ; 0                  ; 0                    ; 1                    ; 0                 ; 0                     ; 0                ; 0                     ; 0                      ; 0                 ; 0                      ; 0                ; 0                     ; 0                 ; 0                      ; 1                  ;
; present_state.passed   ; 0                  ; 1                    ; 0                    ; 0                 ; 0                     ; 0                ; 0                     ; 0                      ; 0                 ; 0                      ; 0                ; 0                     ; 0                 ; 0                      ; 1                  ;
; present_state.done     ; 1                  ; 0                    ; 0                    ; 0                 ; 0                     ; 0                ; 0                     ; 0                      ; 0                 ; 0                      ; 0                ; 0                     ; 0                 ; 0                      ; 1                  ;
+------------------------+--------------------+----------------------+----------------------+-------------------+-----------------------+------------------+-----------------------+------------------------+-------------------+------------------------+------------------+-----------------------+-------------------+------------------------+--------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |cc_test|sram_test:sram0|present_state                                                                                                                                                                                                                                                                                                              ;
+------------------------+--------------------+----------------------+----------------------+-------------------+-----------------------+------------------+-----------------------+------------------------+-------------------+------------------------+------------------+-----------------------+-------------------+------------------------+--------------------+
; Name                   ; present_state.done ; present_state.passed ; present_state.failed ; present_state.nxt ; present_state.rd_done ; present_state.rd ; present_state.rd_prep ; present_state.rd0_done ; present_state.rd0 ; present_state.rd0_prep ; present_state.wr ; present_state.wr_prep ; present_state.wr0 ; present_state.wr0_prep ; present_state.idle ;
+------------------------+--------------------+----------------------+----------------------+-------------------+-----------------------+------------------+-----------------------+------------------------+-------------------+------------------------+------------------+-----------------------+-------------------+------------------------+--------------------+
; present_state.idle     ; 0                  ; 0                    ; 0                    ; 0                 ; 0                     ; 0                ; 0                     ; 0                      ; 0                 ; 0                      ; 0                ; 0                     ; 0                 ; 0                      ; 0                  ;
; present_state.wr0_prep ; 0                  ; 0                    ; 0                    ; 0                 ; 0                     ; 0                ; 0                     ; 0                      ; 0                 ; 0                      ; 0                ; 0                     ; 0                 ; 1                      ; 1                  ;
; present_state.wr0      ; 0                  ; 0                    ; 0                    ; 0                 ; 0                     ; 0                ; 0                     ; 0                      ; 0                 ; 0                      ; 0                ; 0                     ; 1                 ; 0                      ; 1                  ;
; present_state.wr_prep  ; 0                  ; 0                    ; 0                    ; 0                 ; 0                     ; 0                ; 0                     ; 0                      ; 0                 ; 0                      ; 0                ; 1                     ; 0                 ; 0                      ; 1                  ;
; present_state.wr       ; 0                  ; 0                    ; 0                    ; 0                 ; 0                     ; 0                ; 0                     ; 0                      ; 0                 ; 0                      ; 1                ; 0                     ; 0                 ; 0                      ; 1                  ;
; present_state.rd0_prep ; 0                  ; 0                    ; 0                    ; 0                 ; 0                     ; 0                ; 0                     ; 0                      ; 0                 ; 1                      ; 0                ; 0                     ; 0                 ; 0                      ; 1                  ;
; present_state.rd0      ; 0                  ; 0                    ; 0                    ; 0                 ; 0                     ; 0                ; 0                     ; 0                      ; 1                 ; 0                      ; 0                ; 0                     ; 0                 ; 0                      ; 1                  ;
; present_state.rd0_done ; 0                  ; 0                    ; 0                    ; 0                 ; 0                     ; 0                ; 0                     ; 1                      ; 0                 ; 0                      ; 0                ; 0                     ; 0                 ; 0                      ; 1                  ;
; present_state.rd_prep  ; 0                  ; 0                    ; 0                    ; 0                 ; 0                     ; 0                ; 1                     ; 0                      ; 0                 ; 0                      ; 0                ; 0                     ; 0                 ; 0                      ; 1                  ;
; present_state.rd       ; 0                  ; 0                    ; 0                    ; 0                 ; 0                     ; 1                ; 0                     ; 0                      ; 0                 ; 0                      ; 0                ; 0                     ; 0                 ; 0                      ; 1                  ;
; present_state.rd_done  ; 0                  ; 0                    ; 0                    ; 0                 ; 1                     ; 0                ; 0                     ; 0                      ; 0                 ; 0                      ; 0                ; 0                     ; 0                 ; 0                      ; 1                  ;
; present_state.nxt      ; 0                  ; 0                    ; 0                    ; 1                 ; 0                     ; 0                ; 0                     ; 0                      ; 0                 ; 0                      ; 0                ; 0                     ; 0                 ; 0                      ; 1                  ;
; present_state.failed   ; 0                  ; 0                    ; 1                    ; 0                 ; 0                     ; 0                ; 0                     ; 0                      ; 0                 ; 0                      ; 0                ; 0                     ; 0                 ; 0                      ; 1                  ;
; present_state.passed   ; 0                  ; 1                    ; 0                    ; 0                 ; 0                     ; 0                ; 0                     ; 0                      ; 0                 ; 0                      ; 0                ; 0                     ; 0                 ; 0                      ; 1                  ;
; present_state.done     ; 1                  ; 0                    ; 0                    ; 0                 ; 0                     ; 0                ; 0                     ; 0                      ; 0                 ; 0                      ; 0                ; 0                     ; 0                 ; 0                      ; 1                  ;
+------------------------+--------------------+----------------------+----------------------+-------------------+-----------------------+------------------+-----------------------+------------------------+-------------------+------------------------+------------------+-----------------------+-------------------+------------------------+--------------------+


+-------------------------------------------------------------------------------------------+
; State Machine - |cc_test|rs232_tx:tx0|pres_state                                          ;
+------------------+-----------------+-----------------+------------------+-----------------+
; Name             ; pres_state.done ; pres_state.send ; pres_state.setup ; pres_state.idle ;
+------------------+-----------------+-----------------+------------------+-----------------+
; pres_state.idle  ; 0               ; 0               ; 0                ; 0               ;
; pres_state.setup ; 0               ; 0               ; 1                ; 1               ;
; pres_state.send  ; 0               ; 1               ; 0                ; 1               ;
; pres_state.done  ; 1               ; 0               ; 0                ; 1               ;
+------------------+-----------------+-----------------+------------------+-----------------+


+-------------------------------------------------------------------------+
; State Machine - |cc_test|rs232_rx:rx0|pres_state                        ;
+------------------+------------------+-----------------+-----------------+
; Name             ; pres_state.ready ; pres_state.recv ; pres_state.idle ;
+------------------+------------------+-----------------+-----------------+
; pres_state.idle  ; 0                ; 0               ; 0               ;
; pres_state.recv  ; 0                ; 1               ; 1               ;
; pres_state.ready ; 1                ; 0               ; 1               ;
+------------------+------------------+-----------------+-----------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 966   ;
; Number of registers using Synchronous Clear  ; 34    ;
; Number of registers using Synchronous Load   ; 8     ;
; Number of registers using Asynchronous Clear ; 645   ;
; Number of registers using Asynchronous Load  ; 33    ;
; Number of registers using Clock Enable       ; 464   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; fo_bist:fo_test0|fibre_tx_ena_o        ; 1       ;
; sld_hub:sld_hub_inst|hub_tdo           ; 2       ;
; Total number of inverted registers = 2 ;         ;
+----------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (No Restructuring Performed)                                                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |cc_test|rs232_tx:tx0|shift_reg:tx_buffer|reg[8]                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |cc_test|sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[2]                             ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |cc_test|rs232_rx:rx0|shift_reg:rx_buffer|reg[7]                              ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |cc_test|rs232_rx:rx0|shift_reg:rx_sample|reg[1]                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |cc_test|fo_bist:fo_test0|rxcount[0]                                          ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |cc_test|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|word_counter[0]         ;
; 20:1               ; 4 bits    ; 52 LEs        ; 36 LEs               ; 16 LEs                 ; Yes        ; |cc_test|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR[1]              ;
; 3:1                ; 13 bits   ; 26 LEs        ; 26 LEs               ; 0 LEs                  ; Yes        ; |cc_test|rs232_tx:tx0|counter:bit_counter|count[12]                           ;
; 3:1                ; 13 bits   ; 26 LEs        ; 26 LEs               ; 0 LEs                  ; Yes        ; |cc_test|rs232_rx:rx0|counter:sample_counter|count[3]                         ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |cc_test|counter:tx_char_counter|count[3]                                     ;
; 9:1                ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |cc_test|Selector2                                                            ;
; 11:1               ; 3 bits    ; 21 LEs        ; 12 LEs               ; 9 LEs                  ; No         ; |cc_test|Selector24                                                           ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |cc_test|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|word_counter[0] ;
; 12:1               ; 4 bits    ; 32 LEs        ; 28 LEs               ; 4 LEs                  ; Yes        ; |cc_test|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR[1]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------+


+------------------------------------------------------------+
; Source assignments for rs232_rx:rx0|counter:sample_counter ;
+----------------+-------+------+----------------------------+
; Assignment     ; Value ; From ; To                         ;
+----------------+-------+------+----------------------------+
; POWER_UP_LEVEL ; Low   ; -    ; count[0]                   ;
; POWER_UP_LEVEL ; Low   ; -    ; count[1]                   ;
; POWER_UP_LEVEL ; Low   ; -    ; count[2]                   ;
; POWER_UP_LEVEL ; Low   ; -    ; count[3]                   ;
; POWER_UP_LEVEL ; Low   ; -    ; count[4]                   ;
; POWER_UP_LEVEL ; Low   ; -    ; count[5]                   ;
; POWER_UP_LEVEL ; Low   ; -    ; count[6]                   ;
; POWER_UP_LEVEL ; Low   ; -    ; count[7]                   ;
; POWER_UP_LEVEL ; Low   ; -    ; count[8]                   ;
; POWER_UP_LEVEL ; Low   ; -    ; count[9]                   ;
; POWER_UP_LEVEL ; Low   ; -    ; count[10]                  ;
; POWER_UP_LEVEL ; Low   ; -    ; count[11]                  ;
; POWER_UP_LEVEL ; Low   ; -    ; count[12]                  ;
+----------------+-------+------+----------------------------+


+---------------------------------------------------------+
; Source assignments for rs232_tx:tx0|counter:bit_counter ;
+----------------+-------+------+-------------------------+
; Assignment     ; Value ; From ; To                      ;
+----------------+-------+------+-------------------------+
; POWER_UP_LEVEL ; Low   ; -    ; count[0]                ;
; POWER_UP_LEVEL ; Low   ; -    ; count[1]                ;
; POWER_UP_LEVEL ; Low   ; -    ; count[2]                ;
; POWER_UP_LEVEL ; Low   ; -    ; count[3]                ;
; POWER_UP_LEVEL ; Low   ; -    ; count[4]                ;
; POWER_UP_LEVEL ; Low   ; -    ; count[5]                ;
; POWER_UP_LEVEL ; Low   ; -    ; count[6]                ;
; POWER_UP_LEVEL ; Low   ; -    ; count[7]                ;
; POWER_UP_LEVEL ; Low   ; -    ; count[8]                ;
; POWER_UP_LEVEL ; Low   ; -    ; count[9]                ;
; POWER_UP_LEVEL ; Low   ; -    ; count[10]               ;
; POWER_UP_LEVEL ; Low   ; -    ; count[11]               ;
; POWER_UP_LEVEL ; Low   ; -    ; count[12]               ;
+----------------+-------+------+-------------------------+


+------------------------------------------------------+
; Source assignments for rs232_tx:tx0|fifo:data_buffer ;
+----------------+-------+------+----------------------+
; Assignment     ; Value ; From ; To                   ;
+----------------+-------+------+----------------------+
; POWER_UP_LEVEL ; High  ; -    ; items[0]             ;
; POWER_UP_LEVEL ; Low   ; -    ; items[1]             ;
; POWER_UP_LEVEL ; Low   ; -    ; items[2]             ;
; POWER_UP_LEVEL ; Low   ; -    ; items[3]             ;
; POWER_UP_LEVEL ; Low   ; -    ; items[4]             ;
; POWER_UP_LEVEL ; Low   ; -    ; items[5]             ;
; POWER_UP_LEVEL ; Low   ; -    ; items[6]             ;
; POWER_UP_LEVEL ; Low   ; -    ; items[7]             ;
; POWER_UP_LEVEL ; Low   ; -    ; items[8]             ;
; POWER_UP_LEVEL ; Low   ; -    ; items[9]             ;
; POWER_UP_LEVEL ; Low   ; -    ; items[10]            ;
; POWER_UP_LEVEL ; Low   ; -    ; items[11]            ;
; POWER_UP_LEVEL ; Low   ; -    ; items[12]            ;
; POWER_UP_LEVEL ; Low   ; -    ; items[13]            ;
; POWER_UP_LEVEL ; Low   ; -    ; items[14]            ;
; POWER_UP_LEVEL ; Low   ; -    ; items[15]            ;
; POWER_UP_LEVEL ; Low   ; -    ; items[16]            ;
; POWER_UP_LEVEL ; Low   ; -    ; items[17]            ;
; POWER_UP_LEVEL ; Low   ; -    ; items[18]            ;
; POWER_UP_LEVEL ; Low   ; -    ; items[19]            ;
; POWER_UP_LEVEL ; Low   ; -    ; items[20]            ;
; POWER_UP_LEVEL ; Low   ; -    ; items[21]            ;
; POWER_UP_LEVEL ; Low   ; -    ; items[22]            ;
; POWER_UP_LEVEL ; Low   ; -    ; items[23]            ;
; POWER_UP_LEVEL ; Low   ; -    ; items[24]            ;
; POWER_UP_LEVEL ; Low   ; -    ; items[25]            ;
; POWER_UP_LEVEL ; Low   ; -    ; items[26]            ;
; POWER_UP_LEVEL ; Low   ; -    ; items[27]            ;
; POWER_UP_LEVEL ; Low   ; -    ; items[28]            ;
; POWER_UP_LEVEL ; Low   ; -    ; items[29]            ;
; POWER_UP_LEVEL ; Low   ; -    ; items[30]            ;
; POWER_UP_LEVEL ; High  ; -    ; items[31]            ;
+----------------+-------+------+----------------------+


+-------------------------------------------------------------------------------------------------------------+
; Source assignments for rs232_tx:tx0|fifo:data_buffer|altsyncram:fifo_storage|altsyncram_7nb1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; Assignment                      ; Value              ; From ; To                                            ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                             ;
+---------------------------------+--------------------+------+-----------------------------------------------+


+------------------------------------------------+
; Source assignments for counter:tx_char_counter ;
+----------------+-------+------+----------------+
; Assignment     ; Value ; From ; To             ;
+----------------+-------+------+----------------+
; POWER_UP_LEVEL ; Low   ; -    ; count[0]       ;
; POWER_UP_LEVEL ; Low   ; -    ; count[1]       ;
; POWER_UP_LEVEL ; Low   ; -    ; count[2]       ;
; POWER_UP_LEVEL ; Low   ; -    ; count[3]       ;
; POWER_UP_LEVEL ; Low   ; -    ; count[4]       ;
; POWER_UP_LEVEL ; Low   ; -    ; count[5]       ;
; POWER_UP_LEVEL ; Low   ; -    ; count[6]       ;
+----------------+-------+------+----------------+


+---------------------------------------------+
; Source assignments for sram_test:sram0      ;
+----------------+-------+------+-------------+
; Assignment     ; Value ; From ; To          ;
+----------------+-------+------+-------------+
; POWER_UP_LEVEL ; Low   ; -    ; sel_pattern ;
; POWER_UP_LEVEL ; Low   ; -    ; idx[0]      ;
; POWER_UP_LEVEL ; Low   ; -    ; idx[1]      ;
; POWER_UP_LEVEL ; Low   ; -    ; idx[2]      ;
; POWER_UP_LEVEL ; Low   ; -    ; idx[3]      ;
; POWER_UP_LEVEL ; Low   ; -    ; idx[4]      ;
+----------------+-------+------+-------------+


+---------------------------------------------+
; Source assignments for sram_test:sram1      ;
+----------------+-------+------+-------------+
; Assignment     ; Value ; From ; To          ;
+----------------+-------+------+-------------+
; POWER_UP_LEVEL ; Low   ; -    ; sel_pattern ;
; POWER_UP_LEVEL ; Low   ; -    ; idx[0]      ;
; POWER_UP_LEVEL ; Low   ; -    ; idx[1]      ;
; POWER_UP_LEVEL ; Low   ; -    ; idx[2]      ;
; POWER_UP_LEVEL ; Low   ; -    ; idx[3]      ;
; POWER_UP_LEVEL ; Low   ; -    ; idx[4]      ;
+----------------+-------+------+-------------+


+--------------------------------------------+
; Source assignments for fo_bist:fo_test0    ;
+----------------+-------+------+------------+
; Assignment     ; Value ; From ; To         ;
+----------------+-------+------+------------+
; POWER_UP_LEVEL ; Low   ; -    ; active     ;
; POWER_UP_LEVEL ; Low   ; -    ; rxcount[1] ;
; POWER_UP_LEVEL ; Low   ; -    ; rxcount[0] ;
+----------------+-------+------+------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+---------------------------------+-------+------+------+
; Assignment                      ; Value ; From ; To   ;
+---------------------------------+-------+------+------+
; NOT_GATE_PUSH_BACK              ; OFF   ; -    ; -    ;
; POWER_UP_LEVEL                  ; LOW   ; -    ; -    ;
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -    ;
+---------------------------------+-------+------+------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_uni2:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                     ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                      ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr ;
+----------------------+-------+------+---------------------------------------+
; Assignment           ; Value ; From ; To                                    ;
+----------------------+-------+------+---------------------------------------+
; AUTO_ROM_RECOGNITION ; OFF   ; -    ; -                                     ;
; POWER_UP_LEVEL       ; Low   ; -    ; word_counter[0]                       ;
; POWER_UP_LEVEL       ; Low   ; -    ; word_counter[1]                       ;
; POWER_UP_LEVEL       ; Low   ; -    ; word_counter[2]                       ;
; POWER_UP_LEVEL       ; Low   ; -    ; word_counter[3]                       ;
+----------------------+-------+------+---------------------------------------+


+----------------------------------------------------------+
; Source assignments for sld_hub:sld_hub_inst              ;
+------------------------------+-------+------+------------+
; Assignment                   ; Value ; From ; To         ;
+------------------------------+-------+------+------------+
; IGNORE_LCELL_BUFFERS         ; OFF   ; -    ; -          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; OFF   ; -    ; -          ;
; NOT_GATE_PUSH_BACK           ; OFF   ; -    ; CLR_SIGNAL ;
; POWER_UP_LEVEL               ; LOW   ; -    ; CLR_SIGNAL ;
+------------------------------+-------+------+------------+


+---------------------------------------------------------------------------------------+
; Source assignments for sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine ;
+----------------+-------+------+-------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                    ;
+----------------+-------+------+-------------------------------------------------------+
; POWER_UP_LEVEL ; Low   ; -    ; state[0]                                              ;
; POWER_UP_LEVEL ; Low   ; -    ; state[1]                                              ;
; POWER_UP_LEVEL ; Low   ; -    ; state[2]                                              ;
; POWER_UP_LEVEL ; Low   ; -    ; state[3]                                              ;
; POWER_UP_LEVEL ; Low   ; -    ; state[4]                                              ;
; POWER_UP_LEVEL ; Low   ; -    ; state[5]                                              ;
; POWER_UP_LEVEL ; Low   ; -    ; state[6]                                              ;
; POWER_UP_LEVEL ; Low   ; -    ; state[7]                                              ;
; POWER_UP_LEVEL ; Low   ; -    ; state[8]                                              ;
; POWER_UP_LEVEL ; Low   ; -    ; state[9]                                              ;
; POWER_UP_LEVEL ; Low   ; -    ; state[10]                                             ;
; POWER_UP_LEVEL ; Low   ; -    ; state[11]                                             ;
; POWER_UP_LEVEL ; Low   ; -    ; state[12]                                             ;
; POWER_UP_LEVEL ; Low   ; -    ; state[13]                                             ;
; POWER_UP_LEVEL ; Low   ; -    ; state[14]                                             ;
; POWER_UP_LEVEL ; Low   ; -    ; state[15]                                             ;
+----------------+-------+------+-------------------------------------------------------+


+---------------------------------------------------------------------+
; Source assignments for sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG ;
+----------------------+-------+------+-------------------------------+
; Assignment           ; Value ; From ; To                            ;
+----------------------+-------+------+-------------------------------+
; AUTO_ROM_RECOGNITION ; OFF   ; -    ; -                             ;
; POWER_UP_LEVEL       ; Low   ; -    ; word_counter[0]               ;
; POWER_UP_LEVEL       ; Low   ; -    ; word_counter[1]               ;
; POWER_UP_LEVEL       ; Low   ; -    ; word_counter[2]               ;
; POWER_UP_LEVEL       ; Low   ; -    ; word_counter[3]               ;
; POWER_UP_LEVEL       ; Low   ; -    ; word_counter[4]               ;
+----------------------+-------+------+-------------------------------+


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cc_test_pll:clk0|altpll:altpll_component ;
+-------------------------------+-------------------+-----------------------------------+
; Parameter Name                ; Value             ; Type                              ;
+-------------------------------+-------------------+-----------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                           ;
; PLL_TYPE                      ; AUTO              ; Untyped                           ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                           ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                           ;
; SCAN_CHAIN                    ; LONG              ; Untyped                           ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                           ;
; INCLK0_INPUT_FREQUENCY        ; 40000             ; Integer                           ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                           ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                           ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                           ;
; LOCK_HIGH                     ; 1                 ; Untyped                           ;
; LOCK_LOW                      ; 1                 ; Untyped                           ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                           ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                           ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                           ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                           ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                           ;
; SKIP_VCO                      ; OFF               ; Untyped                           ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                           ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                           ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                           ;
; BANDWIDTH                     ; 0                 ; Untyped                           ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                           ;
; SPREAD_FREQUENCY              ; 0                 ; Integer                           ;
; DOWN_SPREAD                   ; 0                 ; Untyped                           ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                           ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                           ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                           ;
; CLK3_MULTIPLY_BY              ; 1                 ; Integer                           ;
; CLK2_MULTIPLY_BY              ; 4                 ; Integer                           ;
; CLK1_MULTIPLY_BY              ; 2                 ; Integer                           ;
; CLK0_MULTIPLY_BY              ; 2                 ; Integer                           ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                           ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                           ;
; CLK3_DIVIDE_BY                ; 1                 ; Integer                           ;
; CLK2_DIVIDE_BY                ; 1                 ; Integer                           ;
; CLK1_DIVIDE_BY                ; 1                 ; Integer                           ;
; CLK0_DIVIDE_BY                ; 1                 ; Integer                           ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK1_PHASE_SHIFT              ; 10000             ; Untyped                           ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                           ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                           ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                           ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                           ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                           ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                           ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                           ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                           ;
; CLK3_DUTY_CYCLE               ; 50                ; Integer                           ;
; CLK2_DUTY_CYCLE               ; 50                ; Integer                           ;
; CLK1_DUTY_CYCLE               ; 50                ; Integer                           ;
; CLK0_DUTY_CYCLE               ; 50                ; Integer                           ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                           ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Integer                           ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Integer                           ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Integer                           ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                           ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Integer                           ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Integer                           ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Integer                           ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                           ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                           ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                           ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                           ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                           ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                           ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                           ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                           ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                           ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Integer                           ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Integer                           ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Integer                           ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                           ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                           ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                           ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                           ;
; VCO_MIN                       ; 0                 ; Untyped                           ;
; VCO_MAX                       ; 0                 ; Untyped                           ;
; VCO_CENTER                    ; 0                 ; Untyped                           ;
; PFD_MIN                       ; 0                 ; Untyped                           ;
; PFD_MAX                       ; 0                 ; Untyped                           ;
; M_INITIAL                     ; 0                 ; Untyped                           ;
; M                             ; 0                 ; Untyped                           ;
; N                             ; 1                 ; Untyped                           ;
; M2                            ; 1                 ; Untyped                           ;
; N2                            ; 1                 ; Untyped                           ;
; SS                            ; 1                 ; Untyped                           ;
; C0_HIGH                       ; 0                 ; Untyped                           ;
; C1_HIGH                       ; 0                 ; Untyped                           ;
; C2_HIGH                       ; 0                 ; Untyped                           ;
; C3_HIGH                       ; 0                 ; Untyped                           ;
; C4_HIGH                       ; 0                 ; Untyped                           ;
; C5_HIGH                       ; 0                 ; Untyped                           ;
; C0_LOW                        ; 0                 ; Untyped                           ;
; C1_LOW                        ; 0                 ; Untyped                           ;
; C2_LOW                        ; 0                 ; Untyped                           ;
; C3_LOW                        ; 0                 ; Untyped                           ;
; C4_LOW                        ; 0                 ; Untyped                           ;
; C5_LOW                        ; 0                 ; Untyped                           ;
; C0_INITIAL                    ; 0                 ; Untyped                           ;
; C1_INITIAL                    ; 0                 ; Untyped                           ;
; C2_INITIAL                    ; 0                 ; Untyped                           ;
; C3_INITIAL                    ; 0                 ; Untyped                           ;
; C4_INITIAL                    ; 0                 ; Untyped                           ;
; C5_INITIAL                    ; 0                 ; Untyped                           ;
; C0_MODE                       ; BYPASS            ; Untyped                           ;
; C1_MODE                       ; BYPASS            ; Untyped                           ;
; C2_MODE                       ; BYPASS            ; Untyped                           ;
; C3_MODE                       ; BYPASS            ; Untyped                           ;
; C4_MODE                       ; BYPASS            ; Untyped                           ;
; C5_MODE                       ; BYPASS            ; Untyped                           ;
; C0_PH                         ; 0                 ; Untyped                           ;
; C1_PH                         ; 0                 ; Untyped                           ;
; C2_PH                         ; 0                 ; Untyped                           ;
; C3_PH                         ; 0                 ; Untyped                           ;
; C4_PH                         ; 0                 ; Untyped                           ;
; C5_PH                         ; 0                 ; Untyped                           ;
; L0_HIGH                       ; 1                 ; Untyped                           ;
; L1_HIGH                       ; 1                 ; Untyped                           ;
; G0_HIGH                       ; 1                 ; Untyped                           ;
; G1_HIGH                       ; 1                 ; Untyped                           ;
; G2_HIGH                       ; 1                 ; Untyped                           ;
; G3_HIGH                       ; 1                 ; Untyped                           ;
; E0_HIGH                       ; 1                 ; Untyped                           ;
; E1_HIGH                       ; 1                 ; Untyped                           ;
; E2_HIGH                       ; 1                 ; Untyped                           ;
; E3_HIGH                       ; 1                 ; Untyped                           ;
; L0_LOW                        ; 1                 ; Untyped                           ;
; L1_LOW                        ; 1                 ; Untyped                           ;
; G0_LOW                        ; 1                 ; Untyped                           ;
; G1_LOW                        ; 1                 ; Untyped                           ;
; G2_LOW                        ; 1                 ; Untyped                           ;
; G3_LOW                        ; 1                 ; Untyped                           ;
; E0_LOW                        ; 1                 ; Untyped                           ;
; E1_LOW                        ; 1                 ; Untyped                           ;
; E2_LOW                        ; 1                 ; Untyped                           ;
; E3_LOW                        ; 1                 ; Untyped                           ;
; L0_INITIAL                    ; 1                 ; Untyped                           ;
; L1_INITIAL                    ; 1                 ; Untyped                           ;
; G0_INITIAL                    ; 1                 ; Untyped                           ;
; G1_INITIAL                    ; 1                 ; Untyped                           ;
; G2_INITIAL                    ; 1                 ; Untyped                           ;
; G3_INITIAL                    ; 1                 ; Untyped                           ;
; E0_INITIAL                    ; 1                 ; Untyped                           ;
; E1_INITIAL                    ; 1                 ; Untyped                           ;
; E2_INITIAL                    ; 1                 ; Untyped                           ;
; E3_INITIAL                    ; 1                 ; Untyped                           ;
; L0_MODE                       ; BYPASS            ; Untyped                           ;
; L1_MODE                       ; BYPASS            ; Untyped                           ;
; G0_MODE                       ; BYPASS            ; Untyped                           ;
; G1_MODE                       ; BYPASS            ; Untyped                           ;
; G2_MODE                       ; BYPASS            ; Untyped                           ;
; G3_MODE                       ; BYPASS            ; Untyped                           ;
; E0_MODE                       ; BYPASS            ; Untyped                           ;
; E1_MODE                       ; BYPASS            ; Untyped                           ;
; E2_MODE                       ; BYPASS            ; Untyped                           ;
; E3_MODE                       ; BYPASS            ; Untyped                           ;
; L0_PH                         ; 0                 ; Untyped                           ;
; L1_PH                         ; 0                 ; Untyped                           ;
; G0_PH                         ; 0                 ; Untyped                           ;
; G1_PH                         ; 0                 ; Untyped                           ;
; G2_PH                         ; 0                 ; Untyped                           ;
; G3_PH                         ; 0                 ; Untyped                           ;
; E0_PH                         ; 0                 ; Untyped                           ;
; E1_PH                         ; 0                 ; Untyped                           ;
; E2_PH                         ; 0                 ; Untyped                           ;
; E3_PH                         ; 0                 ; Untyped                           ;
; M_PH                          ; 0                 ; Untyped                           ;
; C1_USE_CASC_IN                ; 0                 ; Untyped                           ;
; C2_USE_CASC_IN                ; 0                 ; Untyped                           ;
; C3_USE_CASC_IN                ; 0                 ; Untyped                           ;
; C4_USE_CASC_IN                ; 0                 ; Untyped                           ;
; C5_USE_CASC_IN                ; 0                 ; Untyped                           ;
; CLK0_COUNTER                  ; G0                ; Untyped                           ;
; CLK1_COUNTER                  ; G0                ; Untyped                           ;
; CLK2_COUNTER                  ; G0                ; Untyped                           ;
; CLK3_COUNTER                  ; G0                ; Untyped                           ;
; CLK4_COUNTER                  ; G0                ; Untyped                           ;
; CLK5_COUNTER                  ; G0                ; Untyped                           ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                           ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                           ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                           ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                           ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                           ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                           ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                           ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                           ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                           ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                           ;
; M_TIME_DELAY                  ; 0                 ; Untyped                           ;
; N_TIME_DELAY                  ; 0                 ; Untyped                           ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                           ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                           ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                           ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                           ;
; ENABLE0_COUNTER               ; L0                ; Untyped                           ;
; ENABLE1_COUNTER               ; L0                ; Untyped                           ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                           ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                           ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                           ;
; VCO_POST_SCALE                ; 0                 ; Untyped                           ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                           ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                           ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                           ;
; INTENDED_DEVICE_FAMILY        ; Stratix           ; Untyped                           ;
; PORT_CLKENA0                  ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_CLKENA1                  ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_CLKENA2                  ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_CLKENA3                  ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_CLKENA4                  ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_CLKENA5                  ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_EXTCLK0                  ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_EXTCLK1                  ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_EXTCLK2                  ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_EXTCLK3                  ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_CLKBAD0                  ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_CLKBAD1                  ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_CLK0                     ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_CLK1                     ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_CLK2                     ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_CLK3                     ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_CLK4                     ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_CLK5                     ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_SCANDATA                 ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_SCANDATAOUT              ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_SCANDONE                 ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_ACTIVECLOCK              ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_CLKLOSS                  ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_INCLK1                   ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_INCLK0                   ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_FBIN                     ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_PLLENA                   ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_CLKSWITCH                ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_ARESET                   ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_PFDENA                   ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_SCANCLK                  ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_SCANACLR                 ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_SCANREAD                 ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_SCANWRITE                ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_LOCKED                   ; PORT_CONNECTIVITY ; Untyped                           ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                           ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                           ;
; DEVICE_FAMILY                 ; Stratix           ; Untyped                           ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                    ;
+-------------------------------+-------------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rs232_rx:rx0|counter:sample_counter ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; max            ; 4339  ; Integer                                                 ;
; step_size      ; 1     ; Integer                                                 ;
; wrap_around    ; '0'   ; Enumerated                                              ;
; up_counter     ; '1'   ; Enumerated                                              ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rs232_rx:rx0|shift_reg:rx_sample ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; width          ; 3     ; Integer                                              ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rs232_rx:rx0|shift_reg:rx_buffer ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; width          ; 10    ; Integer                                              ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rs232_rx:rx0|reg:data_buffer ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; width          ; 8     ; Integer                                          ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rs232_tx:tx0|counter:bit_counter ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; max            ; 4339  ; Integer                                              ;
; step_size      ; 1     ; Integer                                              ;
; wrap_around    ; '0'   ; Enumerated                                           ;
; up_counter     ; '1'   ; Enumerated                                           ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rs232_tx:tx0|fifo:data_buffer ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; data_width     ; 8     ; Integer                                           ;
; addr_width     ; 6     ; Integer                                           ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rs232_tx:tx0|fifo:data_buffer|altsyncram:fifo_storage ;
+------------------------------------+-----------------+---------------------------------------------+
; Parameter Name                     ; Value           ; Type                                        ;
+------------------------------------+-----------------+---------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8               ; Untyped                                     ;
; AUTO_CARRY_CHAINS                  ; ON              ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF             ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS                ; ON              ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF             ; IGNORE_CASCADE                              ;
; OPERATION_MODE                     ; DUAL_PORT       ; Untyped                                     ;
; WIDTH_A                            ; 8               ; Integer                                     ;
; WIDTHAD_A                          ; 6               ; Integer                                     ;
; NUMWORDS_A                         ; 1               ; Untyped                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED    ; Untyped                                     ;
; ADDRESS_ACLR_A                     ; NONE            ; Untyped                                     ;
; OUTDATA_ACLR_A                     ; NONE            ; Untyped                                     ;
; WRCONTROL_ACLR_A                   ; NONE            ; Untyped                                     ;
; INDATA_ACLR_A                      ; NONE            ; Untyped                                     ;
; BYTEENA_ACLR_A                     ; NONE            ; Untyped                                     ;
; WIDTH_B                            ; 8               ; Integer                                     ;
; WIDTHAD_B                          ; 6               ; Integer                                     ;
; NUMWORDS_B                         ; 1               ; Untyped                                     ;
; INDATA_REG_B                       ; CLOCK1          ; Untyped                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1          ; Untyped                                     ;
; RDCONTROL_REG_B                    ; CLOCK1          ; Untyped                                     ;
; ADDRESS_REG_B                      ; CLOCK1          ; Untyped                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED    ; Untyped                                     ;
; BYTEENA_REG_B                      ; CLOCK1          ; Untyped                                     ;
; INDATA_ACLR_B                      ; NONE            ; Untyped                                     ;
; WRCONTROL_ACLR_B                   ; NONE            ; Untyped                                     ;
; ADDRESS_ACLR_B                     ; NONE            ; Untyped                                     ;
; OUTDATA_ACLR_B                     ; NONE            ; Untyped                                     ;
; RDCONTROL_ACLR_B                   ; NONE            ; Untyped                                     ;
; BYTEENA_ACLR_B                     ; NONE            ; Untyped                                     ;
; WIDTH_BYTEENA_A                    ; 1               ; Integer                                     ;
; WIDTH_BYTEENA_B                    ; 1               ; Untyped                                     ;
; RAM_BLOCK_TYPE                     ; AUTO            ; Untyped                                     ;
; BYTE_SIZE                          ; 8               ; Untyped                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE       ; Untyped                                     ;
; INIT_FILE                          ; UNUSED          ; Untyped                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A          ; Untyped                                     ;
; MAXIMUM_DEPTH                      ; 0               ; Untyped                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL          ; Untyped                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL          ; Untyped                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL          ; Untyped                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL          ; Untyped                                     ;
; DEVICE_FAMILY                      ; Stratix         ; Untyped                                     ;
; CBXI_PARAMETER                     ; altsyncram_7nb1 ; Untyped                                     ;
+------------------------------------+-----------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rs232_tx:tx0|fifo:data_buffer|lpm_counter:write_pointer ;
+------------------------+-------------------+---------------------------------------------------------+
; Parameter Name         ; Value             ; Type                                                    ;
+------------------------+-------------------+---------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON                ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS   ; OFF               ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS    ; ON                ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS ; OFF               ; IGNORE_CASCADE                                          ;
; LPM_WIDTH              ; 6                 ; Integer                                                 ;
; LPM_DIRECTION          ; UP                ; Untyped                                                 ;
; LPM_MODULUS            ; 0                 ; Untyped                                                 ;
; LPM_AVALUE             ; UNUSED            ; Untyped                                                 ;
; LPM_SVALUE             ; UNUSED            ; Untyped                                                 ;
; LPM_PORT_UPDOWN        ; PORT_CONNECTIVITY ; Untyped                                                 ;
; DEVICE_FAMILY          ; Stratix           ; Untyped                                                 ;
; CARRY_CHAIN            ; MANUAL            ; Untyped                                                 ;
; CARRY_CHAIN_LENGTH     ; 48                ; CARRY_CHAIN_LENGTH                                      ;
; NOT_GATE_PUSH_BACK     ; ON                ; NOT_GATE_PUSH_BACK                                      ;
; CARRY_CNT_EN           ; SMART             ; Untyped                                                 ;
; LABWIDE_SCLR           ; ON                ; Untyped                                                 ;
; USE_NEW_VERSION        ; TRUE              ; Untyped                                                 ;
; CBXI_PARAMETER         ; cntr_g1g          ; Untyped                                                 ;
+------------------------+-------------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rs232_tx:tx0|fifo:data_buffer|lpm_counter:read_pointer ;
+------------------------+-------------------+--------------------------------------------------------+
; Parameter Name         ; Value             ; Type                                                   ;
+------------------------+-------------------+--------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON                ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF               ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS    ; ON                ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF               ; IGNORE_CASCADE                                         ;
; LPM_WIDTH              ; 6                 ; Integer                                                ;
; LPM_DIRECTION          ; UP                ; Untyped                                                ;
; LPM_MODULUS            ; 0                 ; Untyped                                                ;
; LPM_AVALUE             ; UNUSED            ; Untyped                                                ;
; LPM_SVALUE             ; UNUSED            ; Untyped                                                ;
; LPM_PORT_UPDOWN        ; PORT_CONNECTIVITY ; Untyped                                                ;
; DEVICE_FAMILY          ; Stratix           ; Untyped                                                ;
; CARRY_CHAIN            ; MANUAL            ; Untyped                                                ;
; CARRY_CHAIN_LENGTH     ; 48                ; CARRY_CHAIN_LENGTH                                     ;
; NOT_GATE_PUSH_BACK     ; ON                ; NOT_GATE_PUSH_BACK                                     ;
; CARRY_CNT_EN           ; SMART             ; Untyped                                                ;
; LABWIDE_SCLR           ; ON                ; Untyped                                                ;
; USE_NEW_VERSION        ; TRUE              ; Untyped                                                ;
; CBXI_PARAMETER         ; cntr_g1g          ; Untyped                                                ;
+------------------------+-------------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rs232_tx:tx0|shift_reg:tx_buffer ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; width          ; 10    ; Integer                                              ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg:cmdchar1 ;
+----------------+-------+----------------------------------+
; Parameter Name ; Value ; Type                             ;
+----------------+-------+----------------------------------+
; width          ; 8     ; Integer                          ;
+----------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg:cmdchar2 ;
+----------------+-------+----------------------------------+
; Parameter Name ; Value ; Type                             ;
+----------------+-------+----------------------------------+
; width          ; 8     ; Integer                          ;
+----------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: counter:tx_char_counter ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; max            ; 70    ; Integer                                     ;
; step_size      ; 1     ; Integer                                     ;
; wrap_around    ; '0'   ; Enumerated                                  ;
; up_counter     ; '1'   ; Enumerated                                  ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: shift_reg:array_id_reg1 ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; width          ; 3     ; Integer                                     ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sram_test:sram0|shift_reg:slr_inst ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; width          ; 20    ; Integer                                                ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sram_test:sram1|shift_reg:slr_inst ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; width          ; 20    ; Integer                                                ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                           ;
+-----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Parameter Name              ; Value                                                                                                                                                                                                                                                             ; Type    ;
+-----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; lpm_type                    ; sld_signaltap                                                                                                                                                                                                                                                     ; String  ;
; sld_node_info               ; 536899072                                                                                                                                                                                                                                                         ; Untyped ;
; sld_ip_version              ; 4                                                                                                                                                                                                                                                                 ; Integer ;
; sld_ip_minor_version        ; 0                                                                                                                                                                                                                                                                 ; Integer ;
; sld_common_ip_version       ; 0                                                                                                                                                                                                                                                                 ; Integer ;
; sld_data_bits               ; 79                                                                                                                                                                                                                                                                ; Untyped ;
; sld_trigger_bits            ; 79                                                                                                                                                                                                                                                                ; Untyped ;
; sld_data_bit_cntr_bits      ; 7                                                                                                                                                                                                                                                                 ; Untyped ;
; sld_node_crc_bits           ; 32                                                                                                                                                                                                                                                                ; Integer ;
; sld_node_crc_hiword         ; 63040                                                                                                                                                                                                                                                             ; Untyped ;
; sld_node_crc_loword         ; 59540                                                                                                                                                                                                                                                             ; Untyped ;
; sld_incremental_routing     ; 0                                                                                                                                                                                                                                                                 ; Integer ;
; sld_sample_depth            ; 2048                                                                                                                                                                                                                                                              ; Untyped ;
; sld_mem_address_bits        ; 11                                                                                                                                                                                                                                                                ; Untyped ;
; sld_ram_block_type          ; AUTO                                                                                                                                                                                                                                                              ; Untyped ;
; sld_trigger_level           ; 1                                                                                                                                                                                                                                                                 ; Untyped ;
; sld_trigger_in_enabled      ; 0                                                                                                                                                                                                                                                                 ; Untyped ;
; sld_advanced_trigger_entity ; basic,1,                                                                                                                                                                                                                                                          ; Untyped ;
; sld_trigger_level_pipeline  ; 1                                                                                                                                                                                                                                                                 ; Untyped ;
; sld_enable_advanced_trigger ; 0                                                                                                                                                                                                                                                                 ; Untyped ;
; sld_advanced_trigger_1      ; NONE                                                                                                                                                                                                                                                              ; String  ;
; sld_advanced_trigger_2      ; NONE                                                                                                                                                                                                                                                              ; String  ;
; sld_advanced_trigger_3      ; NONE                                                                                                                                                                                                                                                              ; String  ;
; sld_advanced_trigger_4      ; NONE                                                                                                                                                                                                                                                              ; String  ;
; sld_advanced_trigger_5      ; NONE                                                                                                                                                                                                                                                              ; String  ;
; sld_advanced_trigger_6      ; NONE                                                                                                                                                                                                                                                              ; String  ;
; sld_advanced_trigger_7      ; NONE                                                                                                                                                                                                                                                              ; String  ;
; sld_advanced_trigger_8      ; NONE                                                                                                                                                                                                                                                              ; String  ;
; sld_advanced_trigger_9      ; NONE                                                                                                                                                                                                                                                              ; String  ;
; sld_advanced_trigger_10     ; NONE                                                                                                                                                                                                                                                              ; String  ;
; sld_inversion_mask_length   ; 257                                                                                                                                                                                                                                                               ; Untyped ;
; sld_inversion_mask          ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped ;
; sld_power_up_trigger        ; 0                                                                                                                                                                                                                                                                 ; Untyped ;
+-----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_hub:sld_hub_inst ;
+--------------------------+----------------------------------+---------+
; Parameter Name           ; Value                            ; Type    ;
+--------------------------+----------------------------------+---------+
; sld_hub_ip_version       ; 1                                ; Untyped ;
; sld_hub_ip_minor_version ; 3                                ; Untyped ;
; sld_common_ip_version    ; 0                                ; Untyped ;
; device_family            ; Stratix                          ; Untyped ;
; n_nodes                  ; 1                                ; Untyped ;
; n_sel_bits               ; 1                                ; Untyped ;
; n_node_ir_bits           ; 8                                ; Untyped ;
; node_info                ; 00100000000000000110111000000000 ; Binary  ;
; compilation_mode         ; 0                                ; Untyped ;
+--------------------------+----------------------------------+---------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                        ;
+----------------+------------------+---------------------+------------------+--------------+----------------+-------------------------+-----------------+------------------+--------------------------+----------------------------+-------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Trigger Levels ; Advanced Trigger Levels ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ; Incremental Trigger Inputs ; Incremental Data Inputs ;
+----------------+------------------+---------------------+------------------+--------------+----------------+-------------------------+-----------------+------------------+--------------------------+----------------------------+-------------------------+
; 0              ; auto_signaltap_0 ; 79                  ; 79               ; 2048         ; 1              ; 0                       ; no              ; no               ; no                       ; 0                          ; 0                       ;
+----------------+------------------+---------------------+------------------+--------------+----------------+-------------------------+-----------------+------------------+--------------------------+----------------------------+-------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Full Version
    Info: Processing started: Fri Sep 08 14:55:36 2006
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off cc_test -c cc_test
Info: Found 2 design units, including 1 entities, in source file ../../../library/components/source/rtl/async_fifo.vhd
    Info: Found design unit 1: async_fifo-rtl
    Info: Found entity 1: async_fifo
Info: Found 1 design units, including 0 entities, in source file ../../../library/components/source/rtl/component_pack.vhd
    Info: Found design unit 1: component_pack
Info: Found 2 design units, including 1 entities, in source file ../../../library/components/source/rtl/counter.vhd
    Info: Found design unit 1: counter-behav
    Info: Found entity 1: counter
Info: Found 2 design units, including 1 entities, in source file ../../../library/components/source/rtl/counter_xstep.vhd
    Info: Found design unit 1: counter_xstep-behav
    Info: Found entity 1: counter_xstep
Info: Found 2 design units, including 1 entities, in source file ../../../library/components/source/rtl/fifo.vhd
    Info: Found design unit 1: fifo-rtl
    Info: Found entity 1: fifo
Info: Found 2 design units, including 1 entities, in source file ../../../library/components/source/rtl/reg.vhd
    Info: Found design unit 1: reg-behav
    Info: Found entity 1: reg
Info: Found 2 design units, including 1 entities, in source file ../../../library/components/source/rtl/shift_reg.vhd
    Info: Found design unit 1: shift_reg-behav
    Info: Found entity 1: shift_reg
Info: Found 2 design units, including 1 entities, in source file ../../../all_cards/async/source/rtl/rs232_tx.vhd
    Info: Found design unit 1: rs232_tx-rtl
    Info: Found entity 1: rs232_tx
Info: Found 2 design units, including 0 entities, in source file ../../../all_cards/async/source/rtl/ascii_pack.vhd
    Info: Found design unit 1: ascii_pack
    Info: Found design unit 2: ascii_pack-body
Info: Found 1 design units, including 0 entities, in source file ../../../all_cards/async/source/rtl/async_pack.vhd
    Info: Found design unit 1: async_pack
Info: Found 2 design units, including 1 entities, in source file ../../../all_cards/async/source/rtl/lvds_rx.vhd
    Info: Found design unit 1: lvds_rx-rtl
    Info: Found entity 1: lvds_rx
Info: Found 2 design units, including 1 entities, in source file ../../../all_cards/async/source/rtl/lvds_tx.vhd
    Info: Found design unit 1: lvds_tx-rtl
    Info: Found entity 1: lvds_tx
Info: Found 2 design units, including 1 entities, in source file ../../../all_cards/async/source/rtl/rs232_rx.vhd
    Info: Found design unit 1: rs232_rx-rtl
    Info: Found entity 1: rs232_rx
Info: Found 2 design units, including 1 entities, in source file ../source/sram_test.vhd
    Info: Found design unit 1: sram_test-rtl
    Info: Found entity 1: sram_test
Info: Found 2 design units, including 1 entities, in source file ../source/cc_test.vhd
    Info: Found design unit 1: cc_test-behaviour
    Info: Found entity 1: cc_test
Info: Found 1 design units, including 0 entities, in source file ../source/cc_test_pack.vhd
    Info: Found design unit 1: cc_test_pack
Info: Found 2 design units, including 1 entities, in source file ../source/cc_test_pll.vhd
    Info: Found design unit 1: cc_test_pll-SYN
    Info: Found entity 1: cc_test_pll
Info: Found 2 design units, including 1 entities, in source file ../source/fo_bist.vhd
    Info: Found design unit 1: fo_bist-rtl
    Info: Found entity 1: fo_bist
Info: Elaborating entity "cc_test" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at cc_test.vhd(195): object "cmd1" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at cc_test.vhd(196): object "cmd2" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at cc_test.vhd(234): object "fibre_clk" assigned a value but never read
Warning (10492): VHDL Process Statement warning at cc_test.vhd(626): signal "pass0_reg" is read inside the Process Statement but isn't in the Process Statement's sensivitity list
Warning (10492): VHDL Process Statement warning at cc_test.vhd(626): signal "fail0_reg" is read inside the Process Statement but isn't in the Process Statement's sensivitity list
Warning (10492): VHDL Process Statement warning at cc_test.vhd(644): signal "pass1_reg" is read inside the Process Statement but isn't in the Process Statement's sensivitity list
Warning (10492): VHDL Process Statement warning at cc_test.vhd(644): signal "fail1_reg" is read inside the Process Statement but isn't in the Process Statement's sensivitity list
Warning (10492): VHDL Process Statement warning at cc_test.vhd(663): signal "rx_data1" is read inside the Process Statement but isn't in the Process Statement's sensivitity list
Warning (10492): VHDL Process Statement warning at cc_test.vhd(665): signal "rx_data1" is read inside the Process Statement but isn't in the Process Statement's sensivitity list
Warning (10492): VHDL Process Statement warning at cc_test.vhd(667): signal "rx_data2" is read inside the Process Statement but isn't in the Process Statement's sensivitity list
Warning (10492): VHDL Process Statement warning at cc_test.vhd(669): signal "rx_data2" is read inside the Process Statement but isn't in the Process Statement's sensivitity list
Warning (10492): VHDL Process Statement warning at cc_test.vhd(671): signal "rx_data3" is read inside the Process Statement but isn't in the Process Statement's sensivitity list
Warning (10492): VHDL Process Statement warning at cc_test.vhd(673): signal "rx_data3" is read inside the Process Statement but isn't in the Process Statement's sensivitity list
Warning (10034): Output port "outclk" at cc_test.vhd(60) has no driver
Warning (10034): Output port "box_id_out" at cc_test.vhd(68) has no driver
Warning (10034): Output port "box_id_ena" at cc_test.vhd(69) has no driver
Warning (10034): Output port "lvds_cmd" at cc_test.vhd(79) has no driver
Warning (10034): Output port "lvds_sync" at cc_test.vhd(80) has no driver
Warning (10034): Output port "lvds_spare" at cc_test.vhd(81) has no driver
Warning (10034): Output port "eeprom_so" at cc_test.vhd(122) has no driver
Warning (10034): Output port "eeprom_sck" at cc_test.vhd(123) has no driver
Warning (10034): Output port "eeprom_cs" at cc_test.vhd(124) has no driver
Warning (10034): Output port "mictor0_o[15]" at cc_test.vhd(151) has no driver
Warning (10034): Output port "mictor0_o[14]" at cc_test.vhd(151) has no driver
Warning (10034): Output port "mictor0_o[13]" at cc_test.vhd(151) has no driver
Info: Elaborating entity "cc_test_pll" for hierarchy "cc_test_pll:clk0"
Info: Found 1 design units, including 1 entities, in source file ../../../../../altera/quartus60/libraries/megafunctions/altpll.tdf
    Info: Found entity 1: altpll
Info: Elaborating entity "altpll" for hierarchy "cc_test_pll:clk0|altpll:altpll_component"
Info: Elaborated megafunction instantiation "cc_test_pll:clk0|altpll:altpll_component"
Info: Elaborating entity "rs232_rx" for hierarchy "rs232_rx:rx0"
Info: Elaborating entity "counter" for hierarchy "rs232_rx:rx0|counter:sample_counter"
Info: Elaborating entity "shift_reg" for hierarchy "rs232_rx:rx0|shift_reg:rx_sample"
Info: Elaborating entity "shift_reg" for hierarchy "rs232_rx:rx0|shift_reg:rx_buffer"
Info: Elaborating entity "reg" for hierarchy "rs232_rx:rx0|reg:data_buffer"
Info: Elaborating entity "rs232_tx" for hierarchy "rs232_tx:tx0"
Info: Elaborating entity "fifo" for hierarchy "rs232_tx:tx0|fifo:data_buffer"
Info: Found 1 design units, including 1 entities, in source file ../../../../../altera/quartus60/libraries/megafunctions/altsyncram.tdf
    Info: Found entity 1: altsyncram
Info: Elaborating entity "altsyncram" for hierarchy "rs232_tx:tx0|fifo:data_buffer|altsyncram:fifo_storage"
Info: Elaborated megafunction instantiation "rs232_tx:tx0|fifo:data_buffer|altsyncram:fifo_storage"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_7nb1.tdf
    Info: Found entity 1: altsyncram_7nb1
Info: Elaborating entity "altsyncram_7nb1" for hierarchy "rs232_tx:tx0|fifo:data_buffer|altsyncram:fifo_storage|altsyncram_7nb1:auto_generated"
Info: Found 1 design units, including 1 entities, in source file ../../../../../altera/quartus60/libraries/megafunctions/lpm_counter.tdf
    Info: Found entity 1: lpm_counter
Info: Elaborating entity "lpm_counter" for hierarchy "rs232_tx:tx0|fifo:data_buffer|lpm_counter:write_pointer"
Info: Elaborated megafunction instantiation "rs232_tx:tx0|fifo:data_buffer|lpm_counter:write_pointer"
Info: Found 1 design units, including 1 entities, in source file db/cntr_g1g.tdf
    Info: Found entity 1: cntr_g1g
Info: Elaborating entity "cntr_g1g" for hierarchy "rs232_tx:tx0|fifo:data_buffer|lpm_counter:write_pointer|cntr_g1g:auto_generated"
Info: Elaborating entity "counter" for hierarchy "counter:tx_char_counter"
Info: Elaborating entity "sram_test" for hierarchy "sram_test:sram0"
Warning (10036): Verilog HDL or VHDL warning at sram_test.vhd(130): object "dummy" assigned a value but never read
Info: Elaborating entity "shift_reg" for hierarchy "sram_test:sram0|shift_reg:slr_inst"
Info: Elaborating entity "fo_bist" for hierarchy "fo_bist:fo_test0"
Warning (10036): Verilog HDL or VHDL warning at fo_bist.vhd(118): object "rx_data3" assigned a value but never read
Warning (10492): VHDL Process Statement warning at fo_bist.vhd(169): signal "active" is read inside the Process Statement but isn't in the Process Statement's sensivitity list
Warning (10034): Output port "fibre_tx_clkW_o" at fo_bist.vhd(77) has no driver
Warning (10034): Output port "rx_data1_o[7]" at fo_bist.vhd(101) has no driver
Warning (10034): Output port "rx_data1_o[6]" at fo_bist.vhd(101) has no driver
Warning (10034): Output port "rx_data1_o[5]" at fo_bist.vhd(101) has no driver
Warning (10034): Output port "rx_data1_o[4]" at fo_bist.vhd(101) has no driver
Warning (10034): Output port "rx_data1_o[3]" at fo_bist.vhd(101) has no driver
Warning (10034): Output port "rx_data1_o[2]" at fo_bist.vhd(101) has no driver
Warning (10034): Output port "rx_data1_o[1]" at fo_bist.vhd(101) has no driver
Warning (10034): Output port "rx_data1_o[0]" at fo_bist.vhd(101) has no driver
Warning (10034): Output port "rx_data2_o[7]" at fo_bist.vhd(102) has no driver
Warning (10034): Output port "rx_data2_o[6]" at fo_bist.vhd(102) has no driver
Warning (10034): Output port "rx_data2_o[5]" at fo_bist.vhd(102) has no driver
Warning (10034): Output port "rx_data2_o[4]" at fo_bist.vhd(102) has no driver
Warning (10034): Output port "rx_data2_o[3]" at fo_bist.vhd(102) has no driver
Warning (10034): Output port "rx_data2_o[2]" at fo_bist.vhd(102) has no driver
Warning (10034): Output port "rx_data2_o[1]" at fo_bist.vhd(102) has no driver
Warning (10034): Output port "rx_data2_o[0]" at fo_bist.vhd(102) has no driver
Warning (10034): Output port "rx_data3_o[7]" at fo_bist.vhd(103) has no driver
Warning (10034): Output port "rx_data3_o[6]" at fo_bist.vhd(103) has no driver
Warning (10034): Output port "rx_data3_o[5]" at fo_bist.vhd(103) has no driver
Warning (10034): Output port "rx_data3_o[4]" at fo_bist.vhd(103) has no driver
Warning (10034): Output port "rx_data3_o[3]" at fo_bist.vhd(103) has no driver
Warning (10034): Output port "rx_data3_o[2]" at fo_bist.vhd(103) has no driver
Warning (10034): Output port "rx_data3_o[1]" at fo_bist.vhd(103) has no driver
Warning (10034): Output port "rx_data3_o[0]" at fo_bist.vhd(103) has no driver
Warning (10034): Output port "mictor_o[0]" at fo_bist.vhd(106) has no driver
Info: Found 3 design units, including 1 entities, in source file ../../../../../altera/quartus60/libraries/megafunctions/sld_signaltap.vhd
    Info: Found design unit 1: sld_signaltap_pack
    Info: Found design unit 2: sld_signaltap-rtl
    Info: Found entity 1: sld_signaltap
Info: Elaborated megafunction instantiation "sld_signaltap:auto_signaltap_0"
Info: Found 14 design units, including 7 entities, in source file ../../../../../altera/quartus60/libraries/megafunctions/sld_ela_control.vhd
    Info: Found design unit 1: sld_ela_control-rtl
    Info: Found design unit 2: sld_ela_level_seq_mgr-rtl
    Info: Found design unit 3: sld_ela_state_machine-rtl
    Info: Found design unit 4: sld_ela_seg_state_machine-rtl
    Info: Found design unit 5: sld_ela_post_trigger_counter-rtl
    Info: Found design unit 6: sld_ela_segment_mgr-rtl
    Info: Found design unit 7: sld_ela_basic_multi_level_trigger-rtl
    Info: Found entity 1: sld_ela_control
    Info: Found entity 2: sld_ela_level_seq_mgr
    Info: Found entity 3: sld_ela_state_machine
    Info: Found entity 4: sld_ela_seg_state_machine
    Info: Found entity 5: sld_ela_post_trigger_counter
    Info: Found entity 6: sld_ela_segment_mgr
    Info: Found entity 7: sld_ela_basic_multi_level_trigger
Info: Elaborated megafunction instantiation "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control", which is child of megafunction instantiation "sld_signaltap:auto_signaltap_0"
Info: Instantiated megafunction "sld_signaltap:auto_signaltap_0" with the following parameter:
    Info: Parameter "SLD_NODE_INFO" = "536899072"
    Info: Parameter "SLD_POWER_UP_TRIGGER" = "0"
    Info: Parameter "SLD_TRIGGER_LEVEL" = "1"
    Info: Parameter "SLD_TRIGGER_IN_ENABLED" = "0"
    Info: Parameter "SLD_ADVANCED_TRIGGER_ENTITY" = "basic,1,"
    Info: Parameter "SLD_TRIGGER_LEVEL_PIPELINE" = "1"
    Info: Parameter "SLD_ENABLE_ADVANCED_TRIGGER" = "0"
    Info: Parameter "SLD_DATA_BIT_CNTR_BITS" = "7"
    Info: Parameter "SLD_RAM_BLOCK_TYPE" = "AUTO"
    Info: Parameter "SLD_SAMPLE_DEPTH" = "2048"
    Info: Parameter "SLD_MEM_ADDRESS_BITS" = "11"
    Info: Parameter "SLD_DATA_BITS" = "79"
    Info: Parameter "SLD_TRIGGER_BITS" = "79"
    Info: Parameter "SLD_INVERSION_MASK" = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
    Info: Parameter "SLD_INVERSION_MASK_LENGTH" = "257"
    Info: Parameter "SLD_NODE_CRC_LOWORD" = "59540"
    Info: Parameter "SLD_NODE_CRC_HIWORD" = "63040"
Info: Found 1 design units, including 1 entities, in source file ../../../../../altera/quartus60/libraries/megafunctions/lpm_shiftreg.tdf
    Info: Found entity 1: lpm_shiftreg
Info: Elaborated megafunction instantiation "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize", which is child of megafunction instantiation "sld_signaltap:auto_signaltap_0"
Info: Instantiated megafunction "sld_signaltap:auto_signaltap_0" with the following parameter:
    Info: Parameter "SLD_NODE_INFO" = "536899072"
    Info: Parameter "SLD_POWER_UP_TRIGGER" = "0"
    Info: Parameter "SLD_TRIGGER_LEVEL" = "1"
    Info: Parameter "SLD_TRIGGER_IN_ENABLED" = "0"
    Info: Parameter "SLD_ADVANCED_TRIGGER_ENTITY" = "basic,1,"
    Info: Parameter "SLD_TRIGGER_LEVEL_PIPELINE" = "1"
    Info: Parameter "SLD_ENABLE_ADVANCED_TRIGGER" = "0"
    Info: Parameter "SLD_DATA_BIT_CNTR_BITS" = "7"
    Info: Parameter "SLD_RAM_BLOCK_TYPE" = "AUTO"
    Info: Parameter "SLD_SAMPLE_DEPTH" = "2048"
    Info: Parameter "SLD_MEM_ADDRESS_BITS" = "11"
    Info: Parameter "SLD_DATA_BITS" = "79"
    Info: Parameter "SLD_TRIGGER_BITS" = "79"
    Info: Parameter "SLD_INVERSION_MASK" = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
    Info: Parameter "SLD_INVERSION_MASK_LENGTH" = "257"
    Info: Parameter "SLD_NODE_CRC_LOWORD" = "59540"
    Info: Parameter "SLD_NODE_CRC_HIWORD" = "63040"
Info: Elaborated megafunction instantiation "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm", which is child of megafunction instantiation "sld_signaltap:auto_signaltap_0"
Info: Instantiated megafunction "sld_signaltap:auto_signaltap_0" with the following parameter:
    Info: Parameter "SLD_NODE_INFO" = "536899072"
    Info: Parameter "SLD_POWER_UP_TRIGGER" = "0"
    Info: Parameter "SLD_TRIGGER_LEVEL" = "1"
    Info: Parameter "SLD_TRIGGER_IN_ENABLED" = "0"
    Info: Parameter "SLD_ADVANCED_TRIGGER_ENTITY" = "basic,1,"
    Info: Parameter "SLD_TRIGGER_LEVEL_PIPELINE" = "1"
    Info: Parameter "SLD_ENABLE_ADVANCED_TRIGGER" = "0"
    Info: Parameter "SLD_DATA_BIT_CNTR_BITS" = "7"
    Info: Parameter "SLD_RAM_BLOCK_TYPE" = "AUTO"
    Info: Parameter "SLD_SAMPLE_DEPTH" = "2048"
    Info: Parameter "SLD_MEM_ADDRESS_BITS" = "11"
    Info: Parameter "SLD_DATA_BITS" = "79"
    Info: Parameter "SLD_TRIGGER_BITS" = "79"
    Info: Parameter "SLD_INVERSION_MASK" = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
    Info: Parameter "SLD_INVERSION_MASK_LENGTH" = "257"
    Info: Parameter "SLD_NODE_CRC_LOWORD" = "59540"
    Info: Parameter "SLD_NODE_CRC_HIWORD" = "63040"
Info: Elaborated megafunction instantiation "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize", which is child of megafunction instantiation "sld_signaltap:auto_signaltap_0"
Info: Instantiated megafunction "sld_signaltap:auto_signaltap_0" with the following parameter:
    Info: Parameter "SLD_NODE_INFO" = "536899072"
    Info: Parameter "SLD_POWER_UP_TRIGGER" = "0"
    Info: Parameter "SLD_TRIGGER_LEVEL" = "1"
    Info: Parameter "SLD_TRIGGER_IN_ENABLED" = "0"
    Info: Parameter "SLD_ADVANCED_TRIGGER_ENTITY" = "basic,1,"
    Info: Parameter "SLD_TRIGGER_LEVEL_PIPELINE" = "1"
    Info: Parameter "SLD_ENABLE_ADVANCED_TRIGGER" = "0"
    Info: Parameter "SLD_DATA_BIT_CNTR_BITS" = "7"
    Info: Parameter "SLD_RAM_BLOCK_TYPE" = "AUTO"
    Info: Parameter "SLD_SAMPLE_DEPTH" = "2048"
    Info: Parameter "SLD_MEM_ADDRESS_BITS" = "11"
    Info: Parameter "SLD_DATA_BITS" = "79"
    Info: Parameter "SLD_TRIGGER_BITS" = "79"
    Info: Parameter "SLD_INVERSION_MASK" = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
    Info: Parameter "SLD_INVERSION_MASK_LENGTH" = "257"
    Info: Parameter "SLD_NODE_CRC_LOWORD" = "59540"
    Info: Parameter "SLD_NODE_CRC_HIWORD" = "63040"
Info: Found 4 design units, including 2 entities, in source file ../../../../../altera/quartus60/libraries/megafunctions/sld_mbpmg.vhd
    Info: Found design unit 1: sld_mbpmg-rtl
    Info: Found design unit 2: sld_sbpmg-rtl
    Info: Found entity 1: sld_mbpmg
    Info: Found entity 2: sld_sbpmg
Info: Elaborated megafunction instantiation "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match", which is child of megafunction instantiation "sld_signaltap:auto_signaltap_0"
Info: Instantiated megafunction "sld_signaltap:auto_signaltap_0" with the following parameter:
    Info: Parameter "SLD_NODE_INFO" = "536899072"
    Info: Parameter "SLD_POWER_UP_TRIGGER" = "0"
    Info: Parameter "SLD_TRIGGER_LEVEL" = "1"
    Info: Parameter "SLD_TRIGGER_IN_ENABLED" = "0"
    Info: Parameter "SLD_ADVANCED_TRIGGER_ENTITY" = "basic,1,"
    Info: Parameter "SLD_TRIGGER_LEVEL_PIPELINE" = "1"
    Info: Parameter "SLD_ENABLE_ADVANCED_TRIGGER" = "0"
    Info: Parameter "SLD_DATA_BIT_CNTR_BITS" = "7"
    Info: Parameter "SLD_RAM_BLOCK_TYPE" = "AUTO"
    Info: Parameter "SLD_SAMPLE_DEPTH" = "2048"
    Info: Parameter "SLD_MEM_ADDRESS_BITS" = "11"
    Info: Parameter "SLD_DATA_BITS" = "79"
    Info: Parameter "SLD_TRIGGER_BITS" = "79"
    Info: Parameter "SLD_INVERSION_MASK" = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
    Info: Parameter "SLD_INVERSION_MASK_LENGTH" = "257"
    Info: Parameter "SLD_NODE_CRC_LOWORD" = "59540"
    Info: Parameter "SLD_NODE_CRC_HIWORD" = "63040"
Info: Elaborated megafunction instantiation "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1", which is child of megafunction instantiation "sld_signaltap:auto_signaltap_0"
Info: Instantiated megafunction "sld_signaltap:auto_signaltap_0" with the following parameter:
    Info: Parameter "SLD_NODE_INFO" = "536899072"
    Info: Parameter "SLD_POWER_UP_TRIGGER" = "0"
    Info: Parameter "SLD_TRIGGER_LEVEL" = "1"
    Info: Parameter "SLD_TRIGGER_IN_ENABLED" = "0"
    Info: Parameter "SLD_ADVANCED_TRIGGER_ENTITY" = "basic,1,"
    Info: Parameter "SLD_TRIGGER_LEVEL_PIPELINE" = "1"
    Info: Parameter "SLD_ENABLE_ADVANCED_TRIGGER" = "0"
    Info: Parameter "SLD_DATA_BIT_CNTR_BITS" = "7"
    Info: Parameter "SLD_RAM_BLOCK_TYPE" = "AUTO"
    Info: Parameter "SLD_SAMPLE_DEPTH" = "2048"
    Info: Parameter "SLD_MEM_ADDRESS_BITS" = "11"
    Info: Parameter "SLD_DATA_BITS" = "79"
    Info: Parameter "SLD_TRIGGER_BITS" = "79"
    Info: Parameter "SLD_INVERSION_MASK" = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
    Info: Parameter "SLD_INVERSION_MASK_LENGTH" = "257"
    Info: Parameter "SLD_NODE_CRC_LOWORD" = "59540"
    Info: Parameter "SLD_NODE_CRC_HIWORD" = "63040"
Info: Elaborated megafunction instantiation "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr", which is child of megafunction instantiation "sld_signaltap:auto_signaltap_0"
Info: Instantiated megafunction "sld_signaltap:auto_signaltap_0" with the following parameter:
    Info: Parameter "SLD_NODE_INFO" = "536899072"
    Info: Parameter "SLD_POWER_UP_TRIGGER" = "0"
    Info: Parameter "SLD_TRIGGER_LEVEL" = "1"
    Info: Parameter "SLD_TRIGGER_IN_ENABLED" = "0"
    Info: Parameter "SLD_ADVANCED_TRIGGER_ENTITY" = "basic,1,"
    Info: Parameter "SLD_TRIGGER_LEVEL_PIPELINE" = "1"
    Info: Parameter "SLD_ENABLE_ADVANCED_TRIGGER" = "0"
    Info: Parameter "SLD_DATA_BIT_CNTR_BITS" = "7"
    Info: Parameter "SLD_RAM_BLOCK_TYPE" = "AUTO"
    Info: Parameter "SLD_SAMPLE_DEPTH" = "2048"
    Info: Parameter "SLD_MEM_ADDRESS_BITS" = "11"
    Info: Parameter "SLD_DATA_BITS" = "79"
    Info: Parameter "SLD_TRIGGER_BITS" = "79"
    Info: Parameter "SLD_INVERSION_MASK" = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
    Info: Parameter "SLD_INVERSION_MASK_LENGTH" = "257"
    Info: Parameter "SLD_NODE_CRC_LOWORD" = "59540"
    Info: Parameter "SLD_NODE_CRC_HIWORD" = "63040"
Info: Elaborated megafunction instantiation "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_state_machine:sm1", which is child of megafunction instantiation "sld_signaltap:auto_signaltap_0"
Info: Instantiated megafunction "sld_signaltap:auto_signaltap_0" with the following parameter:
    Info: Parameter "SLD_NODE_INFO" = "536899072"
    Info: Parameter "SLD_POWER_UP_TRIGGER" = "0"
    Info: Parameter "SLD_TRIGGER_LEVEL" = "1"
    Info: Parameter "SLD_TRIGGER_IN_ENABLED" = "0"
    Info: Parameter "SLD_ADVANCED_TRIGGER_ENTITY" = "basic,1,"
    Info: Parameter "SLD_TRIGGER_LEVEL_PIPELINE" = "1"
    Info: Parameter "SLD_ENABLE_ADVANCED_TRIGGER" = "0"
    Info: Parameter "SLD_DATA_BIT_CNTR_BITS" = "7"
    Info: Parameter "SLD_RAM_BLOCK_TYPE" = "AUTO"
    Info: Parameter "SLD_SAMPLE_DEPTH" = "2048"
    Info: Parameter "SLD_MEM_ADDRESS_BITS" = "11"
    Info: Parameter "SLD_DATA_BITS" = "79"
    Info: Parameter "SLD_TRIGGER_BITS" = "79"
    Info: Parameter "SLD_INVERSION_MASK" = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
    Info: Parameter "SLD_INVERSION_MASK_LENGTH" = "257"
    Info: Parameter "SLD_NODE_CRC_LOWORD" = "59540"
    Info: Parameter "SLD_NODE_CRC_HIWORD" = "63040"
Info: Elaborated megafunction instantiation "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_seg_state_machine:sm2", which is child of megafunction instantiation "sld_signaltap:auto_signaltap_0"
Info: Instantiated megafunction "sld_signaltap:auto_signaltap_0" with the following parameter:
    Info: Parameter "SLD_NODE_INFO" = "536899072"
    Info: Parameter "SLD_POWER_UP_TRIGGER" = "0"
    Info: Parameter "SLD_TRIGGER_LEVEL" = "1"
    Info: Parameter "SLD_TRIGGER_IN_ENABLED" = "0"
    Info: Parameter "SLD_ADVANCED_TRIGGER_ENTITY" = "basic,1,"
    Info: Parameter "SLD_TRIGGER_LEVEL_PIPELINE" = "1"
    Info: Parameter "SLD_ENABLE_ADVANCED_TRIGGER" = "0"
    Info: Parameter "SLD_DATA_BIT_CNTR_BITS" = "7"
    Info: Parameter "SLD_RAM_BLOCK_TYPE" = "AUTO"
    Info: Parameter "SLD_SAMPLE_DEPTH" = "2048"
    Info: Parameter "SLD_MEM_ADDRESS_BITS" = "11"
    Info: Parameter "SLD_DATA_BITS" = "79"
    Info: Parameter "SLD_TRIGGER_BITS" = "79"
    Info: Parameter "SLD_INVERSION_MASK" = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
    Info: Parameter "SLD_INVERSION_MASK_LENGTH" = "257"
    Info: Parameter "SLD_NODE_CRC_LOWORD" = "59540"
    Info: Parameter "SLD_NODE_CRC_HIWORD" = "63040"
Info: Elaborated megafunction instantiation "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1", which is child of megafunction instantiation "sld_signaltap:auto_signaltap_0"
Info: Instantiated megafunction "sld_signaltap:auto_signaltap_0" with the following parameter:
    Info: Parameter "SLD_NODE_INFO" = "536899072"
    Info: Parameter "SLD_POWER_UP_TRIGGER" = "0"
    Info: Parameter "SLD_TRIGGER_LEVEL" = "1"
    Info: Parameter "SLD_TRIGGER_IN_ENABLED" = "0"
    Info: Parameter "SLD_ADVANCED_TRIGGER_ENTITY" = "basic,1,"
    Info: Parameter "SLD_TRIGGER_LEVEL_PIPELINE" = "1"
    Info: Parameter "SLD_ENABLE_ADVANCED_TRIGGER" = "0"
    Info: Parameter "SLD_DATA_BIT_CNTR_BITS" = "7"
    Info: Parameter "SLD_RAM_BLOCK_TYPE" = "AUTO"
    Info: Parameter "SLD_SAMPLE_DEPTH" = "2048"
    Info: Parameter "SLD_MEM_ADDRESS_BITS" = "11"
    Info: Parameter "SLD_DATA_BITS" = "79"
    Info: Parameter "SLD_TRIGGER_BITS" = "79"
    Info: Parameter "SLD_INVERSION_MASK" = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
    Info: Parameter "SLD_INVERSION_MASK_LENGTH" = "257"
    Info: Parameter "SLD_NODE_CRC_LOWORD" = "59540"
    Info: Parameter "SLD_NODE_CRC_HIWORD" = "63040"
Info: Elaborated megafunction instantiation "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter", which is child of megafunction instantiation "sld_signaltap:auto_signaltap_0"
Info: Instantiated megafunction "sld_signaltap:auto_signaltap_0" with the following parameter:
    Info: Parameter "SLD_NODE_INFO" = "536899072"
    Info: Parameter "SLD_POWER_UP_TRIGGER" = "0"
    Info: Parameter "SLD_TRIGGER_LEVEL" = "1"
    Info: Parameter "SLD_TRIGGER_IN_ENABLED" = "0"
    Info: Parameter "SLD_ADVANCED_TRIGGER_ENTITY" = "basic,1,"
    Info: Parameter "SLD_TRIGGER_LEVEL_PIPELINE" = "1"
    Info: Parameter "SLD_ENABLE_ADVANCED_TRIGGER" = "0"
    Info: Parameter "SLD_DATA_BIT_CNTR_BITS" = "7"
    Info: Parameter "SLD_RAM_BLOCK_TYPE" = "AUTO"
    Info: Parameter "SLD_SAMPLE_DEPTH" = "2048"
    Info: Parameter "SLD_MEM_ADDRESS_BITS" = "11"
    Info: Parameter "SLD_DATA_BITS" = "79"
    Info: Parameter "SLD_TRIGGER_BITS" = "79"
    Info: Parameter "SLD_INVERSION_MASK" = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
    Info: Parameter "SLD_INVERSION_MASK_LENGTH" = "257"
    Info: Parameter "SLD_NODE_CRC_LOWORD" = "59540"
    Info: Parameter "SLD_NODE_CRC_HIWORD" = "63040"
Info: Found 1 design units, including 1 entities, in source file db/cntr_ccg.tdf
    Info: Found entity 1: cntr_ccg
Info: Elaborated megafunction instantiation "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr", which is child of megafunction instantiation "sld_signaltap:auto_signaltap_0"
Info: Instantiated megafunction "sld_signaltap:auto_signaltap_0" with the following parameter:
    Info: Parameter "SLD_NODE_INFO" = "536899072"
    Info: Parameter "SLD_POWER_UP_TRIGGER" = "0"
    Info: Parameter "SLD_TRIGGER_LEVEL" = "1"
    Info: Parameter "SLD_TRIGGER_IN_ENABLED" = "0"
    Info: Parameter "SLD_ADVANCED_TRIGGER_ENTITY" = "basic,1,"
    Info: Parameter "SLD_TRIGGER_LEVEL_PIPELINE" = "1"
    Info: Parameter "SLD_ENABLE_ADVANCED_TRIGGER" = "0"
    Info: Parameter "SLD_DATA_BIT_CNTR_BITS" = "7"
    Info: Parameter "SLD_RAM_BLOCK_TYPE" = "AUTO"
    Info: Parameter "SLD_SAMPLE_DEPTH" = "2048"
    Info: Parameter "SLD_MEM_ADDRESS_BITS" = "11"
    Info: Parameter "SLD_DATA_BITS" = "79"
    Info: Parameter "SLD_TRIGGER_BITS" = "79"
    Info: Parameter "SLD_INVERSION_MASK" = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
    Info: Parameter "SLD_INVERSION_MASK_LENGTH" = "257"
    Info: Parameter "SLD_NODE_CRC_LOWORD" = "59540"
    Info: Parameter "SLD_NODE_CRC_HIWORD" = "63040"
Info: Elaborated megafunction instantiation "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter", which is child of megafunction instantiation "sld_signaltap:auto_signaltap_0"
Info: Instantiated megafunction "sld_signaltap:auto_signaltap_0" with the following parameter:
    Info: Parameter "SLD_NODE_INFO" = "536899072"
    Info: Parameter "SLD_POWER_UP_TRIGGER" = "0"
    Info: Parameter "SLD_TRIGGER_LEVEL" = "1"
    Info: Parameter "SLD_TRIGGER_IN_ENABLED" = "0"
    Info: Parameter "SLD_ADVANCED_TRIGGER_ENTITY" = "basic,1,"
    Info: Parameter "SLD_TRIGGER_LEVEL_PIPELINE" = "1"
    Info: Parameter "SLD_ENABLE_ADVANCED_TRIGGER" = "0"
    Info: Parameter "SLD_DATA_BIT_CNTR_BITS" = "7"
    Info: Parameter "SLD_RAM_BLOCK_TYPE" = "AUTO"
    Info: Parameter "SLD_SAMPLE_DEPTH" = "2048"
    Info: Parameter "SLD_MEM_ADDRESS_BITS" = "11"
    Info: Parameter "SLD_DATA_BITS" = "79"
    Info: Parameter "SLD_TRIGGER_BITS" = "79"
    Info: Parameter "SLD_INVERSION_MASK" = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
    Info: Parameter "SLD_INVERSION_MASK_LENGTH" = "257"
    Info: Parameter "SLD_NODE_CRC_LOWORD" = "59540"
    Info: Parameter "SLD_NODE_CRC_HIWORD" = "63040"
Info: Found 1 design units, including 1 entities, in source file db/cntr_blf.tdf
    Info: Found entity 1: cntr_blf
Info: Found 1 design units, including 1 entities, in source file ../../../../../altera/quartus60/libraries/megafunctions/lpm_compare.tdf
    Info: Found entity 1: lpm_compare
Info: Elaborated megafunction instantiation "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_compare:\non_zero_sample_depth_gen:segment_addr_compare", which is child of megafunction instantiation "sld_signaltap:auto_signaltap_0"
Info: Instantiated megafunction "sld_signaltap:auto_signaltap_0" with the following parameter:
    Info: Parameter "SLD_NODE_INFO" = "536899072"
    Info: Parameter "SLD_POWER_UP_TRIGGER" = "0"
    Info: Parameter "SLD_TRIGGER_LEVEL" = "1"
    Info: Parameter "SLD_TRIGGER_IN_ENABLED" = "0"
    Info: Parameter "SLD_ADVANCED_TRIGGER_ENTITY" = "basic,1,"
    Info: Parameter "SLD_TRIGGER_LEVEL_PIPELINE" = "1"
    Info: Parameter "SLD_ENABLE_ADVANCED_TRIGGER" = "0"
    Info: Parameter "SLD_DATA_BIT_CNTR_BITS" = "7"
    Info: Parameter "SLD_RAM_BLOCK_TYPE" = "AUTO"
    Info: Parameter "SLD_SAMPLE_DEPTH" = "2048"
    Info: Parameter "SLD_MEM_ADDRESS_BITS" = "11"
    Info: Parameter "SLD_DATA_BITS" = "79"
    Info: Parameter "SLD_TRIGGER_BITS" = "79"
    Info: Parameter "SLD_INVERSION_MASK" = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
    Info: Parameter "SLD_INVERSION_MASK_LENGTH" = "257"
    Info: Parameter "SLD_NODE_CRC_LOWORD" = "59540"
    Info: Parameter "SLD_NODE_CRC_HIWORD" = "63040"
Info: Found 1 design units, including 1 entities, in source file db/cmpr_doh.tdf
    Info: Found entity 1: cmpr_doh
Info: Found 4 design units, including 2 entities, in source file ../../../../../altera/quartus60/libraries/megafunctions/sld_acquisition_buffer.vhd
    Info: Found design unit 1: sld_acquisition_buffer-rtl
    Info: Found design unit 2: sld_offload_buffer_mgr-rtl
    Info: Found entity 1: sld_acquisition_buffer
    Info: Found entity 2: sld_offload_buffer_mgr
Info: Elaborated megafunction instantiation "sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst", which is child of megafunction instantiation "sld_signaltap:auto_signaltap_0"
Info: Instantiated megafunction "sld_signaltap:auto_signaltap_0" with the following parameter:
    Info: Parameter "SLD_NODE_INFO" = "536899072"
    Info: Parameter "SLD_POWER_UP_TRIGGER" = "0"
    Info: Parameter "SLD_TRIGGER_LEVEL" = "1"
    Info: Parameter "SLD_TRIGGER_IN_ENABLED" = "0"
    Info: Parameter "SLD_ADVANCED_TRIGGER_ENTITY" = "basic,1,"
    Info: Parameter "SLD_TRIGGER_LEVEL_PIPELINE" = "1"
    Info: Parameter "SLD_ENABLE_ADVANCED_TRIGGER" = "0"
    Info: Parameter "SLD_DATA_BIT_CNTR_BITS" = "7"
    Info: Parameter "SLD_RAM_BLOCK_TYPE" = "AUTO"
    Info: Parameter "SLD_SAMPLE_DEPTH" = "2048"
    Info: Parameter "SLD_MEM_ADDRESS_BITS" = "11"
    Info: Parameter "SLD_DATA_BITS" = "79"
    Info: Parameter "SLD_TRIGGER_BITS" = "79"
    Info: Parameter "SLD_INVERSION_MASK" = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
    Info: Parameter "SLD_INVERSION_MASK_LENGTH" = "257"
    Info: Parameter "SLD_NODE_CRC_LOWORD" = "59540"
    Info: Parameter "SLD_NODE_CRC_HIWORD" = "63040"
Info: Elaborated megafunction instantiation "sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter", which is child of megafunction instantiation "sld_signaltap:auto_signaltap_0"
Info: Instantiated megafunction "sld_signaltap:auto_signaltap_0" with the following parameter:
    Info: Parameter "SLD_NODE_INFO" = "536899072"
    Info: Parameter "SLD_POWER_UP_TRIGGER" = "0"
    Info: Parameter "SLD_TRIGGER_LEVEL" = "1"
    Info: Parameter "SLD_TRIGGER_IN_ENABLED" = "0"
    Info: Parameter "SLD_ADVANCED_TRIGGER_ENTITY" = "basic,1,"
    Info: Parameter "SLD_TRIGGER_LEVEL_PIPELINE" = "1"
    Info: Parameter "SLD_ENABLE_ADVANCED_TRIGGER" = "0"
    Info: Parameter "SLD_DATA_BIT_CNTR_BITS" = "7"
    Info: Parameter "SLD_RAM_BLOCK_TYPE" = "AUTO"
    Info: Parameter "SLD_SAMPLE_DEPTH" = "2048"
    Info: Parameter "SLD_MEM_ADDRESS_BITS" = "11"
    Info: Parameter "SLD_DATA_BITS" = "79"
    Info: Parameter "SLD_TRIGGER_BITS" = "79"
    Info: Parameter "SLD_INVERSION_MASK" = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
    Info: Parameter "SLD_INVERSION_MASK_LENGTH" = "257"
    Info: Parameter "SLD_NODE_CRC_LOWORD" = "59540"
    Info: Parameter "SLD_NODE_CRC_HIWORD" = "63040"
Info: Found 1 design units, including 1 entities, in source file db/cntr_khh.tdf
    Info: Found entity 1: cntr_khh
Info: Found 1 design units, including 1 entities, in source file ../../../../../altera/quartus60/libraries/megafunctions/lpm_ff.tdf
    Info: Found entity 1: lpm_ff
Info: Elaborated megafunction instantiation "sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_ff:\gen_non_zero_sample_depth:trigger_address_register", which is child of megafunction instantiation "sld_signaltap:auto_signaltap_0"
Info: Instantiated megafunction "sld_signaltap:auto_signaltap_0" with the following parameter:
    Info: Parameter "SLD_NODE_INFO" = "536899072"
    Info: Parameter "SLD_POWER_UP_TRIGGER" = "0"
    Info: Parameter "SLD_TRIGGER_LEVEL" = "1"
    Info: Parameter "SLD_TRIGGER_IN_ENABLED" = "0"
    Info: Parameter "SLD_ADVANCED_TRIGGER_ENTITY" = "basic,1,"
    Info: Parameter "SLD_TRIGGER_LEVEL_PIPELINE" = "1"
    Info: Parameter "SLD_ENABLE_ADVANCED_TRIGGER" = "0"
    Info: Parameter "SLD_DATA_BIT_CNTR_BITS" = "7"
    Info: Parameter "SLD_RAM_BLOCK_TYPE" = "AUTO"
    Info: Parameter "SLD_SAMPLE_DEPTH" = "2048"
    Info: Parameter "SLD_MEM_ADDRESS_BITS" = "11"
    Info: Parameter "SLD_DATA_BITS" = "79"
    Info: Parameter "SLD_TRIGGER_BITS" = "79"
    Info: Parameter "SLD_INVERSION_MASK" = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
    Info: Parameter "SLD_INVERSION_MASK_LENGTH" = "257"
    Info: Parameter "SLD_NODE_CRC_LOWORD" = "59540"
    Info: Parameter "SLD_NODE_CRC_HIWORD" = "63040"
Info: Elaborated megafunction instantiation "sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram", which is child of megafunction instantiation "sld_signaltap:auto_signaltap_0"
Info: Instantiated megafunction "sld_signaltap:auto_signaltap_0" with the following parameter:
    Info: Parameter "SLD_NODE_INFO" = "536899072"
    Info: Parameter "SLD_POWER_UP_TRIGGER" = "0"
    Info: Parameter "SLD_TRIGGER_LEVEL" = "1"
    Info: Parameter "SLD_TRIGGER_IN_ENABLED" = "0"
    Info: Parameter "SLD_ADVANCED_TRIGGER_ENTITY" = "basic,1,"
    Info: Parameter "SLD_TRIGGER_LEVEL_PIPELINE" = "1"
    Info: Parameter "SLD_ENABLE_ADVANCED_TRIGGER" = "0"
    Info: Parameter "SLD_DATA_BIT_CNTR_BITS" = "7"
    Info: Parameter "SLD_RAM_BLOCK_TYPE" = "AUTO"
    Info: Parameter "SLD_SAMPLE_DEPTH" = "2048"
    Info: Parameter "SLD_MEM_ADDRESS_BITS" = "11"
    Info: Parameter "SLD_DATA_BITS" = "79"
    Info: Parameter "SLD_TRIGGER_BITS" = "79"
    Info: Parameter "SLD_INVERSION_MASK" = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
    Info: Parameter "SLD_INVERSION_MASK_LENGTH" = "257"
    Info: Parameter "SLD_NODE_CRC_LOWORD" = "59540"
    Info: Parameter "SLD_NODE_CRC_HIWORD" = "63040"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_uni2.tdf
    Info: Found entity 1: altsyncram_uni2
Info: Elaborated megafunction instantiation "sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst", which is child of megafunction instantiation "sld_signaltap:auto_signaltap_0"
Info: Instantiated megafunction "sld_signaltap:auto_signaltap_0" with the following parameter:
    Info: Parameter "SLD_NODE_INFO" = "536899072"
    Info: Parameter "SLD_POWER_UP_TRIGGER" = "0"
    Info: Parameter "SLD_TRIGGER_LEVEL" = "1"
    Info: Parameter "SLD_TRIGGER_IN_ENABLED" = "0"
    Info: Parameter "SLD_ADVANCED_TRIGGER_ENTITY" = "basic,1,"
    Info: Parameter "SLD_TRIGGER_LEVEL_PIPELINE" = "1"
    Info: Parameter "SLD_ENABLE_ADVANCED_TRIGGER" = "0"
    Info: Parameter "SLD_DATA_BIT_CNTR_BITS" = "7"
    Info: Parameter "SLD_RAM_BLOCK_TYPE" = "AUTO"
    Info: Parameter "SLD_SAMPLE_DEPTH" = "2048"
    Info: Parameter "SLD_MEM_ADDRESS_BITS" = "11"
    Info: Parameter "SLD_DATA_BITS" = "79"
    Info: Parameter "SLD_TRIGGER_BITS" = "79"
    Info: Parameter "SLD_INVERSION_MASK" = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
    Info: Parameter "SLD_INVERSION_MASK_LENGTH" = "257"
    Info: Parameter "SLD_NODE_CRC_LOWORD" = "59540"
    Info: Parameter "SLD_NODE_CRC_HIWORD" = "63040"
Info: Elaborated megafunction instantiation "sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter", which is child of megafunction instantiation "sld_signaltap:auto_signaltap_0"
Info: Instantiated megafunction "sld_signaltap:auto_signaltap_0" with the following parameter:
    Info: Parameter "SLD_NODE_INFO" = "536899072"
    Info: Parameter "SLD_POWER_UP_TRIGGER" = "0"
    Info: Parameter "SLD_TRIGGER_LEVEL" = "1"
    Info: Parameter "SLD_TRIGGER_IN_ENABLED" = "0"
    Info: Parameter "SLD_ADVANCED_TRIGGER_ENTITY" = "basic,1,"
    Info: Parameter "SLD_TRIGGER_LEVEL_PIPELINE" = "1"
    Info: Parameter "SLD_ENABLE_ADVANCED_TRIGGER" = "0"
    Info: Parameter "SLD_DATA_BIT_CNTR_BITS" = "7"
    Info: Parameter "SLD_RAM_BLOCK_TYPE" = "AUTO"
    Info: Parameter "SLD_SAMPLE_DEPTH" = "2048"
    Info: Parameter "SLD_MEM_ADDRESS_BITS" = "11"
    Info: Parameter "SLD_DATA_BITS" = "79"
    Info: Parameter "SLD_TRIGGER_BITS" = "79"
    Info: Parameter "SLD_INVERSION_MASK" = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
    Info: Parameter "SLD_INVERSION_MASK_LENGTH" = "257"
    Info: Parameter "SLD_NODE_CRC_LOWORD" = "59540"
    Info: Parameter "SLD_NODE_CRC_HIWORD" = "63040"
Info: Found 1 design units, including 1 entities, in source file db/cntr_lie.tdf
    Info: Found entity 1: cntr_lie
Info: Elaborated megafunction instantiation "sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter", which is child of megafunction instantiation "sld_signaltap:auto_signaltap_0"
Info: Instantiated megafunction "sld_signaltap:auto_signaltap_0" with the following parameter:
    Info: Parameter "SLD_NODE_INFO" = "536899072"
    Info: Parameter "SLD_POWER_UP_TRIGGER" = "0"
    Info: Parameter "SLD_TRIGGER_LEVEL" = "1"
    Info: Parameter "SLD_TRIGGER_IN_ENABLED" = "0"
    Info: Parameter "SLD_ADVANCED_TRIGGER_ENTITY" = "basic,1,"
    Info: Parameter "SLD_TRIGGER_LEVEL_PIPELINE" = "1"
    Info: Parameter "SLD_ENABLE_ADVANCED_TRIGGER" = "0"
    Info: Parameter "SLD_DATA_BIT_CNTR_BITS" = "7"
    Info: Parameter "SLD_RAM_BLOCK_TYPE" = "AUTO"
    Info: Parameter "SLD_SAMPLE_DEPTH" = "2048"
    Info: Parameter "SLD_MEM_ADDRESS_BITS" = "11"
    Info: Parameter "SLD_DATA_BITS" = "79"
    Info: Parameter "SLD_TRIGGER_BITS" = "79"
    Info: Parameter "SLD_INVERSION_MASK" = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
    Info: Parameter "SLD_INVERSION_MASK_LENGTH" = "257"
    Info: Parameter "SLD_NODE_CRC_LOWORD" = "59540"
    Info: Parameter "SLD_NODE_CRC_HIWORD" = "63040"
Info: Found 1 design units, including 1 entities, in source file db/cntr_abf.tdf
    Info: Found entity 1: cntr_abf
Info: Elaborated megafunction instantiation "sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out", which is child of megafunction instantiation "sld_signaltap:auto_signaltap_0"
Info: Instantiated megafunction "sld_signaltap:auto_signaltap_0" with the following parameter:
    Info: Parameter "SLD_NODE_INFO" = "536899072"
    Info: Parameter "SLD_POWER_UP_TRIGGER" = "0"
    Info: Parameter "SLD_TRIGGER_LEVEL" = "1"
    Info: Parameter "SLD_TRIGGER_IN_ENABLED" = "0"
    Info: Parameter "SLD_ADVANCED_TRIGGER_ENTITY" = "basic,1,"
    Info: Parameter "SLD_TRIGGER_LEVEL_PIPELINE" = "1"
    Info: Parameter "SLD_ENABLE_ADVANCED_TRIGGER" = "0"
    Info: Parameter "SLD_DATA_BIT_CNTR_BITS" = "7"
    Info: Parameter "SLD_RAM_BLOCK_TYPE" = "AUTO"
    Info: Parameter "SLD_SAMPLE_DEPTH" = "2048"
    Info: Parameter "SLD_MEM_ADDRESS_BITS" = "11"
    Info: Parameter "SLD_DATA_BITS" = "79"
    Info: Parameter "SLD_TRIGGER_BITS" = "79"
    Info: Parameter "SLD_INVERSION_MASK" = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
    Info: Parameter "SLD_INVERSION_MASK_LENGTH" = "257"
    Info: Parameter "SLD_NODE_CRC_LOWORD" = "59540"
    Info: Parameter "SLD_NODE_CRC_HIWORD" = "63040"
Info: Elaborated megafunction instantiation "sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out", which is child of megafunction instantiation "sld_signaltap:auto_signaltap_0"
Info: Instantiated megafunction "sld_signaltap:auto_signaltap_0" with the following parameter:
    Info: Parameter "SLD_NODE_INFO" = "536899072"
    Info: Parameter "SLD_POWER_UP_TRIGGER" = "0"
    Info: Parameter "SLD_TRIGGER_LEVEL" = "1"
    Info: Parameter "SLD_TRIGGER_IN_ENABLED" = "0"
    Info: Parameter "SLD_ADVANCED_TRIGGER_ENTITY" = "basic,1,"
    Info: Parameter "SLD_TRIGGER_LEVEL_PIPELINE" = "1"
    Info: Parameter "SLD_ENABLE_ADVANCED_TRIGGER" = "0"
    Info: Parameter "SLD_DATA_BIT_CNTR_BITS" = "7"
    Info: Parameter "SLD_RAM_BLOCK_TYPE" = "AUTO"
    Info: Parameter "SLD_SAMPLE_DEPTH" = "2048"
    Info: Parameter "SLD_MEM_ADDRESS_BITS" = "11"
    Info: Parameter "SLD_DATA_BITS" = "79"
    Info: Parameter "SLD_TRIGGER_BITS" = "79"
    Info: Parameter "SLD_INVERSION_MASK" = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
    Info: Parameter "SLD_INVERSION_MASK_LENGTH" = "257"
    Info: Parameter "SLD_NODE_CRC_LOWORD" = "59540"
    Info: Parameter "SLD_NODE_CRC_HIWORD" = "63040"
Info: Found 2 design units, including 1 entities, in source file ../../../../../altera/quartus60/libraries/megafunctions/sld_rom_sr.vhd
    Info: Found design unit 1: sld_rom_sr-INFO_REG
    Info: Found entity 1: sld_rom_sr
Info: Elaborated megafunction instantiation "sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr", which is child of megafunction instantiation "sld_signaltap:auto_signaltap_0"
Info: Instantiated megafunction "sld_signaltap:auto_signaltap_0" with the following parameter:
    Info: Parameter "SLD_NODE_INFO" = "536899072"
    Info: Parameter "SLD_POWER_UP_TRIGGER" = "0"
    Info: Parameter "SLD_TRIGGER_LEVEL" = "1"
    Info: Parameter "SLD_TRIGGER_IN_ENABLED" = "0"
    Info: Parameter "SLD_ADVANCED_TRIGGER_ENTITY" = "basic,1,"
    Info: Parameter "SLD_TRIGGER_LEVEL_PIPELINE" = "1"
    Info: Parameter "SLD_ENABLE_ADVANCED_TRIGGER" = "0"
    Info: Parameter "SLD_DATA_BIT_CNTR_BITS" = "7"
    Info: Parameter "SLD_RAM_BLOCK_TYPE" = "AUTO"
    Info: Parameter "SLD_SAMPLE_DEPTH" = "2048"
    Info: Parameter "SLD_MEM_ADDRESS_BITS" = "11"
    Info: Parameter "SLD_DATA_BITS" = "79"
    Info: Parameter "SLD_TRIGGER_BITS" = "79"
    Info: Parameter "SLD_INVERSION_MASK" = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
    Info: Parameter "SLD_INVERSION_MASK_LENGTH" = "257"
    Info: Parameter "SLD_NODE_CRC_LOWORD" = "59540"
    Info: Parameter "SLD_NODE_CRC_HIWORD" = "63040"
Info: Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
    Info: Source node "|cc_test|cc_test_pll:clk0|c0" connects to port "acq_clk"
    Info: Source node "|cc_test|fail0_reg" connects to port "acq_trigger_in[0]"
    Info: Source node "|cc_test|fail0_reg" connects to port "acq_data_in[0]"
    Info: Source node "|cc_test|fibre_rx_clkr" connects to port "acq_trigger_in[1]"
    Info: Source node "|cc_test|fibre_rx_clkr" connects to port "acq_data_in[1]"
    Info: Source node "|cc_test|fibre_rx_rdy" connects to port "acq_trigger_in[2]"
    Info: Source node "|cc_test|fibre_rx_rdy" connects to port "acq_data_in[2]"
    Info: Source node "|cc_test|fo_bist:fo_test0|active" connects to port "acq_trigger_in[3]"
    Info: Source node "|cc_test|fo_bist:fo_test0|active" connects to port "acq_data_in[3]"
    Info: Source node "|cc_test|fo_bist:fo_test0|en_i" connects to port "acq_trigger_in[4]"
    Info: Source node "|cc_test|fo_bist:fo_test0|en_i" connects to port "acq_data_in[4]"
    Info: Source node "|cc_test|fo_bist:fo_test0|rx_data1_o[0]" connects to port "acq_trigger_in[5]"
    Info: Source node "|cc_test|fo_bist:fo_test0|rx_data1_o[0]" connects to port "acq_data_in[5]"
    Info: Source node "|cc_test|fo_bist:fo_test0|rx_data1_o[1]" connects to port "acq_trigger_in[6]"
    Info: Source node "|cc_test|fo_bist:fo_test0|rx_data1_o[1]" connects to port "acq_data_in[6]"
    Info: Source node "|cc_test|fo_bist:fo_test0|rx_data1_o[2]" connects to port "acq_trigger_in[7]"
    Info: Source node "|cc_test|fo_bist:fo_test0|rx_data1_o[2]" connects to port "acq_data_in[7]"
    Info: Source node "|cc_test|fo_bist:fo_test0|rx_data1_o[3]" connects to port "acq_trigger_in[8]"
    Info: Source node "|cc_test|fo_bist:fo_test0|rx_data1_o[3]" connects to port "acq_data_in[8]"
    Info: Source node "|cc_test|fo_bist:fo_test0|rx_data1_o[4]" connects to port "acq_trigger_in[9]"
    Info: Source node "|cc_test|fo_bist:fo_test0|rx_data1_o[4]" connects to port "acq_data_in[9]"
    Info: Source node "|cc_test|fo_bist:fo_test0|rx_data1_o[5]" connects to port "acq_trigger_in[10]"
    Info: Source node "|cc_test|fo_bist:fo_test0|rx_data1_o[5]" connects to port "acq_data_in[10]"
    Info: Source node "|cc_test|fo_bist:fo_test0|rx_data1_o[6]" connects to port "acq_trigger_in[11]"
    Info: Source node "|cc_test|fo_bist:fo_test0|rx_data1_o[6]" connects to port "acq_data_in[11]"
    Info: Source node "|cc_test|fo_bist:fo_test0|rx_data1_o[7]" connects to port "acq_trigger_in[12]"
    Info: Source node "|cc_test|fo_bist:fo_test0|rx_data1_o[7]" connects to port "acq_data_in[12]"
    Info: Source node "|cc_test|fo_bist:fo_test0|rx_data2_o[0]" connects to port "acq_trigger_in[13]"
    Info: Source node "|cc_test|fo_bist:fo_test0|rx_data2_o[0]" connects to port "acq_data_in[13]"
    Info: Source node "|cc_test|fo_bist:fo_test0|rx_data2_o[1]" connects to port "acq_trigger_in[14]"
    Info: Source node "|cc_test|fo_bist:fo_test0|rx_data2_o[1]" connects to port "acq_data_in[14]"
    Info: Source node "|cc_test|fo_bist:fo_test0|rx_data2_o[2]" connects to port "acq_trigger_in[15]"
    Info: Source node "|cc_test|fo_bist:fo_test0|rx_data2_o[2]" connects to port "acq_data_in[15]"
    Info: Source node "|cc_test|fo_bist:fo_test0|rx_data2_o[3]" connects to port "acq_trigger_in[16]"
    Info: Source node "|cc_test|fo_bist:fo_test0|rx_data2_o[3]" connects to port "acq_data_in[16]"
    Info: Source node "|cc_test|fo_bist:fo_test0|rx_data2_o[4]" connects to port "acq_trigger_in[17]"
    Info: Source node "|cc_test|fo_bist:fo_test0|rx_data2_o[4]" connects to port "acq_data_in[17]"
    Info: Source node "|cc_test|fo_bist:fo_test0|rx_data2_o[5]" connects to port "acq_trigger_in[18]"
    Info: Source node "|cc_test|fo_bist:fo_test0|rx_data2_o[5]" connects to port "acq_data_in[18]"
    Info: Source node "|cc_test|fo_bist:fo_test0|rx_data2_o[6]" connects to port "acq_trigger_in[19]"
    Info: Source node "|cc_test|fo_bist:fo_test0|rx_data2_o[6]" connects to port "acq_data_in[19]"
    Info: Source node "|cc_test|fo_bist:fo_test0|rx_data2_o[7]" connects to port "acq_trigger_in[20]"
    Info: Source node "|cc_test|fo_bist:fo_test0|rx_data2_o[7]" connects to port "acq_data_in[20]"
    Info: Source node "|cc_test|fo_bist:fo_test0|rx_data3_o[0]" connects to port "acq_trigger_in[21]"
    Info: Source node "|cc_test|fo_bist:fo_test0|rx_data3_o[0]" connects to port "acq_data_in[21]"
    Info: Source node "|cc_test|fo_bist:fo_test0|rx_data3_o[1]" connects to port "acq_trigger_in[22]"
    Info: Source node "|cc_test|fo_bist:fo_test0|rx_data3_o[1]" connects to port "acq_data_in[22]"
    Info: Source node "|cc_test|fo_bist:fo_test0|rx_data3_o[2]" connects to port "acq_trigger_in[23]"
    Info: Source node "|cc_test|fo_bist:fo_test0|rx_data3_o[2]" connects to port "acq_data_in[23]"
    Info: Source node "|cc_test|fo_bist:fo_test0|rx_data3_o[3]" connects to port "acq_trigger_in[24]"
    Info: Source node "|cc_test|fo_bist:fo_test0|rx_data3_o[3]" connects to port "acq_data_in[24]"
    Info: Source node "|cc_test|fo_bist:fo_test0|rx_data3_o[4]" connects to port "acq_trigger_in[25]"
    Info: Source node "|cc_test|fo_bist:fo_test0|rx_data3_o[4]" connects to port "acq_data_in[25]"
    Info: Source node "|cc_test|fo_bist:fo_test0|rx_data3_o[5]" connects to port "acq_trigger_in[26]"
    Info: Source node "|cc_test|fo_bist:fo_test0|rx_data3_o[5]" connects to port "acq_data_in[26]"
    Info: Source node "|cc_test|fo_bist:fo_test0|rx_data3_o[6]" connects to port "acq_trigger_in[27]"
    Info: Source node "|cc_test|fo_bist:fo_test0|rx_data3_o[6]" connects to port "acq_data_in[27]"
    Info: Source node "|cc_test|fo_bist:fo_test0|rx_data3_o[7]" connects to port "acq_trigger_in[28]"
    Info: Source node "|cc_test|fo_bist:fo_test0|rx_data3_o[7]" connects to port "acq_data_in[28]"
    Info: Source node "|cc_test|fo_bist:fo_test0|rxcount[0]" connects to port "acq_trigger_in[29]"
    Info: Source node "|cc_test|fo_bist:fo_test0|rxcount[0]" connects to port "acq_data_in[29]"
    Info: Source node "|cc_test|fo_bist:fo_test0|rxcount[1]" connects to port "acq_trigger_in[30]"
    Info: Source node "|cc_test|fo_bist:fo_test0|rxcount[1]" connects to port "acq_data_in[30]"
    Info: Source node "|cc_test|pass0_reg" connects to port "acq_trigger_in[31]"
    Info: Source node "|cc_test|pass0_reg" connects to port "acq_data_in[31]"
    Info: Source node "|cc_test|sram0_addr[0]" connects to port "acq_trigger_in[32]"
    Info: Source node "|cc_test|sram0_addr[0]" connects to port "acq_data_in[32]"
    Info: Source node "|cc_test|sram0_addr[10]" connects to port "acq_trigger_in[33]"
    Info: Source node "|cc_test|sram0_addr[10]" connects to port "acq_data_in[33]"
    Info: Source node "|cc_test|sram0_addr[11]" connects to port "acq_trigger_in[34]"
    Info: Source node "|cc_test|sram0_addr[11]" connects to port "acq_data_in[34]"
    Info: Source node "|cc_test|sram0_addr[12]" connects to port "acq_trigger_in[35]"
    Info: Source node "|cc_test|sram0_addr[12]" connects to port "acq_data_in[35]"
    Info: Source node "|cc_test|sram0_addr[13]" connects to port "acq_trigger_in[36]"
    Info: Source node "|cc_test|sram0_addr[13]" connects to port "acq_data_in[36]"
    Info: Source node "|cc_test|sram0_addr[14]" connects to port "acq_trigger_in[37]"
    Info: Source node "|cc_test|sram0_addr[14]" connects to port "acq_data_in[37]"
    Info: Source node "|cc_test|sram0_addr[15]" connects to port "acq_trigger_in[38]"
    Info: Source node "|cc_test|sram0_addr[15]" connects to port "acq_data_in[38]"
    Info: Source node "|cc_test|sram0_addr[16]" connects to port "acq_trigger_in[39]"
    Info: Source node "|cc_test|sram0_addr[16]" connects to port "acq_data_in[39]"
    Info: Source node "|cc_test|sram0_addr[17]" connects to port "acq_trigger_in[40]"
    Info: Source node "|cc_test|sram0_addr[17]" connects to port "acq_data_in[40]"
    Info: Source node "|cc_test|sram0_addr[18]" connects to port "acq_trigger_in[41]"
    Info: Source node "|cc_test|sram0_addr[18]" connects to port "acq_data_in[41]"
    Info: Source node "|cc_test|sram0_addr[19]" connects to port "acq_trigger_in[42]"
    Info: Source node "|cc_test|sram0_addr[19]" connects to port "acq_data_in[42]"
    Info: Source node "|cc_test|sram0_addr[1]" connects to port "acq_trigger_in[43]"
    Info: Source node "|cc_test|sram0_addr[1]" connects to port "acq_data_in[43]"
    Info: Source node "|cc_test|sram0_addr[2]" connects to port "acq_trigger_in[44]"
    Info: Source node "|cc_test|sram0_addr[2]" connects to port "acq_data_in[44]"
    Info: Source node "|cc_test|sram0_addr[3]" connects to port "acq_trigger_in[45]"
    Info: Source node "|cc_test|sram0_addr[3]" connects to port "acq_data_in[45]"
    Info: Source node "|cc_test|sram0_addr[4]" connects to port "acq_trigger_in[46]"
    Info: Source node "|cc_test|sram0_addr[4]" connects to port "acq_data_in[46]"
    Info: Source node "|cc_test|sram0_addr[5]" connects to port "acq_trigger_in[47]"
    Info: Source node "|cc_test|sram0_addr[5]" connects to port "acq_data_in[47]"
    Info: Source node "|cc_test|sram0_addr[6]" connects to port "acq_trigger_in[48]"
    Info: Source node "|cc_test|sram0_addr[6]" connects to port "acq_data_in[48]"
    Info: Source node "|cc_test|sram0_addr[7]" connects to port "acq_trigger_in[49]"
    Info: Source node "|cc_test|sram0_addr[7]" connects to port "acq_data_in[49]"
    Info: Source node "|cc_test|sram0_addr[8]" connects to port "acq_trigger_in[50]"
    Info: Source node "|cc_test|sram0_addr[8]" connects to port "acq_data_in[50]"
    Info: Source node "|cc_test|sram0_addr[9]" connects to port "acq_trigger_in[51]"
    Info: Source node "|cc_test|sram0_addr[9]" connects to port "acq_data_in[51]"
    Info: Source node "|cc_test|sram0_data[0]" connects to port "acq_trigger_in[52]"
    Info: Source node "|cc_test|sram0_data[0]" connects to port "acq_data_in[52]"
    Info: Source node "|cc_test|sram0_data[10]" connects to port "acq_trigger_in[53]"
    Info: Source node "|cc_test|sram0_data[10]" connects to port "acq_data_in[53]"
    Info: Source node "|cc_test|sram0_data[11]" connects to port "acq_trigger_in[54]"
    Info: Source node "|cc_test|sram0_data[11]" connects to port "acq_data_in[54]"
    Info: Source node "|cc_test|sram0_data[12]" connects to port "acq_trigger_in[55]"
    Info: Source node "|cc_test|sram0_data[12]" connects to port "acq_data_in[55]"
    Info: Source node "|cc_test|sram0_data[13]" connects to port "acq_trigger_in[56]"
    Info: Source node "|cc_test|sram0_data[13]" connects to port "acq_data_in[56]"
    Info: Source node "|cc_test|sram0_data[14]" connects to port "acq_trigger_in[57]"
    Info: Source node "|cc_test|sram0_data[14]" connects to port "acq_data_in[57]"
    Info: Source node "|cc_test|sram0_data[15]" connects to port "acq_trigger_in[58]"
    Info: Source node "|cc_test|sram0_data[15]" connects to port "acq_data_in[58]"
    Info: Source node "|cc_test|sram0_data[1]" connects to port "acq_trigger_in[59]"
    Info: Source node "|cc_test|sram0_data[1]" connects to port "acq_data_in[59]"
    Info: Source node "|cc_test|sram0_data[2]" connects to port "acq_trigger_in[60]"
    Info: Source node "|cc_test|sram0_data[2]" connects to port "acq_data_in[60]"
    Info: Source node "|cc_test|sram0_data[3]" connects to port "acq_trigger_in[61]"
    Info: Source node "|cc_test|sram0_data[3]" connects to port "acq_data_in[61]"
    Info: Source node "|cc_test|sram0_data[4]" connects to port "acq_trigger_in[62]"
    Info: Source node "|cc_test|sram0_data[4]" connects to port "acq_data_in[62]"
    Info: Source node "|cc_test|sram0_data[5]" connects to port "acq_trigger_in[63]"
    Info: Source node "|cc_test|sram0_data[5]" connects to port "acq_data_in[63]"
    Info: Source node "|cc_test|sram0_data[6]" connects to port "acq_trigger_in[64]"
    Info: Source node "|cc_test|sram0_data[6]" connects to port "acq_data_in[64]"
    Info: Source node "|cc_test|sram0_data[7]" connects to port "acq_trigger_in[65]"
    Info: Source node "|cc_test|sram0_data[7]" connects to port "acq_data_in[65]"
    Info: Source node "|cc_test|sram0_data[8]" connects to port "acq_trigger_in[66]"
    Info: Source node "|cc_test|sram0_data[8]" connects to port "acq_data_in[66]"
    Info: Source node "|cc_test|sram0_data[9]" connects to port "acq_trigger_in[67]"
    Info: Source node "|cc_test|sram0_data[9]" connects to port "acq_data_in[67]"
    Info: Source node "|cc_test|sram0_noe" connects to port "acq_trigger_in[68]"
    Info: Source node "|cc_test|sram0_noe" connects to port "acq_data_in[68]"
    Info: Source node "|cc_test|sram0_nwe" connects to port "acq_trigger_in[69]"
    Info: Source node "|cc_test|sram0_nwe" connects to port "acq_data_in[69]"
    Info: Source node "|cc_test|sram_test:sram0|en_i" connects to port "acq_trigger_in[70]"
    Info: Source node "|cc_test|sram_test:sram0|en_i" connects to port "acq_data_in[70]"
    Info: Source node "|cc_test|sram_test:sram0|fail_o" connects to port "acq_trigger_in[71]"
    Info: Source node "|cc_test|sram_test:sram0|fail_o" connects to port "acq_data_in[71]"
    Info: Source node "|cc_test|sram_test:sram0|idx[0]" connects to port "acq_trigger_in[72]"
    Info: Source node "|cc_test|sram_test:sram0|idx[0]" connects to port "acq_data_in[72]"
    Info: Source node "|cc_test|sram_test:sram0|idx[1]" connects to port "acq_trigger_in[73]"
    Info: Source node "|cc_test|sram_test:sram0|idx[1]" connects to port "acq_data_in[73]"
    Info: Source node "|cc_test|sram_test:sram0|idx[2]" connects to port "acq_trigger_in[74]"
    Info: Source node "|cc_test|sram_test:sram0|idx[2]" connects to port "acq_data_in[74]"
    Info: Source node "|cc_test|sram_test:sram0|idx[3]" connects to port "acq_trigger_in[75]"
    Info: Source node "|cc_test|sram_test:sram0|idx[3]" connects to port "acq_data_in[75]"
    Info: Source node "|cc_test|sram_test:sram0|idx[4]" connects to port "acq_trigger_in[76]"
    Info: Source node "|cc_test|sram_test:sram0|idx[4]" connects to port "acq_data_in[76]"
    Info: Source node "|cc_test|sram_test:sram0|pass_o" connects to port "acq_trigger_in[77]"
    Info: Source node "|cc_test|sram_test:sram0|pass_o" connects to port "acq_data_in[77]"
    Info: Source node "|cc_test|sram_test:sram0|sel_pattern" connects to port "acq_trigger_in[78]"
    Info: Source node "|cc_test|sram_test:sram0|sel_pattern" connects to port "acq_data_in[78]"
Info: Found 6 design units, including 2 entities, in source file ../../../../../altera/quartus60/libraries/megafunctions/sld_hub.vhd
    Info: Found design unit 1: HUB_PACK
    Info: Found design unit 2: JTAG_PACK
    Info: Found design unit 3: sld_hub-rtl
    Info: Found design unit 4: sld_jtag_state_machine-rtl
    Info: Found entity 1: sld_hub
    Info: Found entity 2: sld_jtag_state_machine
Info: Elaborated megafunction instantiation "sld_hub:sld_hub_inst"
Info: Elaborated megafunction instantiation "sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine", which is child of megafunction instantiation "sld_hub:sld_hub_inst"
Info: Instantiated megafunction "sld_hub:sld_hub_inst" with the following parameter:
    Info: Parameter "SLD_HUB_IP_VERSION" = "1"
    Info: Parameter "SLD_HUB_IP_MINOR_VERSION" = "3"
    Info: Parameter "SLD_COMMON_IP_VERSION" = "0"
    Info: Parameter "N_NODES" = "1"
    Info: Parameter "N_SEL_BITS" = "1"
    Info: Parameter "N_NODE_IR_BITS" = "8"
    Info: Parameter "NODE_INFO" = "00100000000000000110111000000000"
    Info: Parameter "COMPILATION_MODE" = "0"
    Info: Parameter "DEVICE_FAMILY" = "Stratix"
Info: Elaborated megafunction instantiation "sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register", which is child of megafunction instantiation "sld_hub:sld_hub_inst"
Info: Instantiated megafunction "sld_hub:sld_hub_inst" with the following parameter:
    Info: Parameter "SLD_HUB_IP_VERSION" = "1"
    Info: Parameter "SLD_HUB_IP_MINOR_VERSION" = "3"
    Info: Parameter "SLD_COMMON_IP_VERSION" = "0"
    Info: Parameter "N_NODES" = "1"
    Info: Parameter "N_SEL_BITS" = "1"
    Info: Parameter "N_NODE_IR_BITS" = "8"
    Info: Parameter "NODE_INFO" = "00100000000000000110111000000000"
    Info: Parameter "COMPILATION_MODE" = "0"
    Info: Parameter "DEVICE_FAMILY" = "Stratix"
Info: Found 1 design units, including 1 entities, in source file ../../../../../altera/quartus60/libraries/megafunctions/lpm_decode.tdf
    Info: Found entity 1: lpm_decode
Info: Elaborated megafunction instantiation "sld_hub:sld_hub_inst|lpm_decode:instruction_decoder", which is child of megafunction instantiation "sld_hub:sld_hub_inst"
Info: Instantiated megafunction "sld_hub:sld_hub_inst" with the following parameter:
    Info: Parameter "SLD_HUB_IP_VERSION" = "1"
    Info: Parameter "SLD_HUB_IP_MINOR_VERSION" = "3"
    Info: Parameter "SLD_COMMON_IP_VERSION" = "0"
    Info: Parameter "N_NODES" = "1"
    Info: Parameter "N_SEL_BITS" = "1"
    Info: Parameter "N_NODE_IR_BITS" = "8"
    Info: Parameter "NODE_INFO" = "00100000000000000110111000000000"
    Info: Parameter "COMPILATION_MODE" = "0"
    Info: Parameter "DEVICE_FAMILY" = "Stratix"
Info: Found 1 design units, including 1 entities, in source file db/decode_lhi.tdf
    Info: Found entity 1: decode_lhi
Info: Found 2 design units, including 1 entities, in source file ../../../../../altera/quartus60/libraries/megafunctions/sld_dffex.vhd
    Info: Found design unit 1: sld_dffex-DFFEX
    Info: Found entity 1: sld_dffex
Info: Elaborated megafunction instantiation "sld_hub:sld_hub_inst|sld_dffex:RESET", which is child of megafunction instantiation "sld_hub:sld_hub_inst"
Info: Instantiated megafunction "sld_hub:sld_hub_inst" with the following parameter:
    Info: Parameter "SLD_HUB_IP_VERSION" = "1"
    Info: Parameter "SLD_HUB_IP_MINOR_VERSION" = "3"
    Info: Parameter "SLD_COMMON_IP_VERSION" = "0"
    Info: Parameter "N_NODES" = "1"
    Info: Parameter "N_SEL_BITS" = "1"
    Info: Parameter "N_NODE_IR_BITS" = "8"
    Info: Parameter "NODE_INFO" = "00100000000000000110111000000000"
    Info: Parameter "COMPILATION_MODE" = "0"
    Info: Parameter "DEVICE_FAMILY" = "Stratix"
Info: Elaborated megafunction instantiation "sld_hub:sld_hub_inst|sld_dffex:IRSR", which is child of megafunction instantiation "sld_hub:sld_hub_inst"
Info: Instantiated megafunction "sld_hub:sld_hub_inst" with the following parameter:
    Info: Parameter "SLD_HUB_IP_VERSION" = "1"
    Info: Parameter "SLD_HUB_IP_MINOR_VERSION" = "3"
    Info: Parameter "SLD_COMMON_IP_VERSION" = "0"
    Info: Parameter "N_NODES" = "1"
    Info: Parameter "N_SEL_BITS" = "1"
    Info: Parameter "N_NODE_IR_BITS" = "8"
    Info: Parameter "NODE_INFO" = "00100000000000000110111000000000"
    Info: Parameter "COMPILATION_MODE" = "0"
    Info: Parameter "DEVICE_FAMILY" = "Stratix"
Info: Elaborated megafunction instantiation "sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF", which is child of megafunction instantiation "sld_hub:sld_hub_inst"
Info: Instantiated megafunction "sld_hub:sld_hub_inst" with the following parameter:
    Info: Parameter "SLD_HUB_IP_VERSION" = "1"
    Info: Parameter "SLD_HUB_IP_MINOR_VERSION" = "3"
    Info: Parameter "SLD_COMMON_IP_VERSION" = "0"
    Info: Parameter "N_NODES" = "1"
    Info: Parameter "N_SEL_BITS" = "1"
    Info: Parameter "N_NODE_IR_BITS" = "8"
    Info: Parameter "NODE_INFO" = "00100000000000000110111000000000"
    Info: Parameter "COMPILATION_MODE" = "0"
    Info: Parameter "DEVICE_FAMILY" = "Stratix"
Info: Elaborated megafunction instantiation "sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG", which is child of megafunction instantiation "sld_hub:sld_hub_inst"
Info: Instantiated megafunction "sld_hub:sld_hub_inst" with the following parameter:
    Info: Parameter "SLD_HUB_IP_VERSION" = "1"
    Info: Parameter "SLD_HUB_IP_MINOR_VERSION" = "3"
    Info: Parameter "SLD_COMMON_IP_VERSION" = "0"
    Info: Parameter "N_NODES" = "1"
    Info: Parameter "N_SEL_BITS" = "1"
    Info: Parameter "N_NODE_IR_BITS" = "8"
    Info: Parameter "NODE_INFO" = "00100000000000000110111000000000"
    Info: Parameter "COMPILATION_MODE" = "0"
    Info: Parameter "DEVICE_FAMILY" = "Stratix"
Info: Duplicate registers merged to single register
    Info: Duplicate register "fo_bist:fo_test0|fibre_tx_data_o[5]" merged to single register "fo_bist:fo_test0|fibre_tx_data_o[7]"
    Info: Duplicate register "fo_bist:fo_test0|fibre_tx_data_o[3]" merged to single register "fo_bist:fo_test0|fibre_tx_data_o[7]"
    Info: Duplicate register "fo_bist:fo_test0|fibre_tx_data_o[1]" merged to single register "fo_bist:fo_test0|fibre_tx_data_o[7]"
    Info: Duplicate register "fo_bist:fo_test0|fibre_tx_data_o[4]" merged to single register "fo_bist:fo_test0|fibre_tx_data_o[6]"
    Info: Duplicate register "fo_bist:fo_test0|fibre_tx_data_o[2]" merged to single register "fo_bist:fo_test0|fibre_tx_data_o[6]"
    Info: Duplicate register "fo_bist:fo_test0|fibre_tx_data_o[0]" merged to single register "fo_bist:fo_test0|fibre_tx_data_o[6]"
Info: State machine "|cc_test|pres_state" contains 16 states
Info: State machine "|cc_test|fo_bist:fo_test0|present_state" contains 6 states
Info: State machine "|cc_test|sram_test:sram1|present_state" contains 15 states
Info: State machine "|cc_test|sram_test:sram0|present_state" contains 15 states
Info: State machine "|cc_test|rs232_tx:tx0|pres_state" contains 4 states
Info: State machine "|cc_test|rs232_rx:rx0|pres_state" contains 3 states
Info: Selected Auto state machine encoding method for state machine "|cc_test|pres_state"
Info: Encoding result for state machine "|cc_test|pres_state"
    Info: Completed encoding using 16 state bits
        Info: Encoded state bit "pres_state.tx_status"
        Info: Encoded state bit "pres_state.status_test"
        Info: Encoded state bit "pres_state.tx_array_id"
        Info: Encoded state bit "pres_state.array_id_test"
        Info: Encoded state bit "pres_state.tx_sram1"
        Info: Encoded state bit "pres_state.sram1_test"
        Info: Encoded state bit "pres_state.tx_sram0"
        Info: Encoded state bit "pres_state.sram0_test"
        Info: Encoded state bit "pres_state.tx_fo"
        Info: Encoded state bit "pres_state.fo_test"
        Info: Encoded state bit "pres_state.rx_cmd2"
        Info: Encoded state bit "pres_state.rx_cmd1"
        Info: Encoded state bit "pres_state.tx_error"
        Info: Encoded state bit "pres_state.tx_idle"
        Info: Encoded state bit "pres_state.tx_reset"
        Info: Encoded state bit "pres_state.reset"
    Info: State "|cc_test|pres_state.reset" uses code string "0000000000000000"
    Info: State "|cc_test|pres_state.tx_reset" uses code string "0000000000000011"
    Info: State "|cc_test|pres_state.tx_idle" uses code string "0000000000000101"
    Info: State "|cc_test|pres_state.tx_error" uses code string "0000000000001001"
    Info: State "|cc_test|pres_state.rx_cmd1" uses code string "0000000000010001"
    Info: State "|cc_test|pres_state.rx_cmd2" uses code string "0000000000100001"
    Info: State "|cc_test|pres_state.fo_test" uses code string "0000000001000001"
    Info: State "|cc_test|pres_state.tx_fo" uses code string "0000000010000001"
    Info: State "|cc_test|pres_state.sram0_test" uses code string "0000000100000001"
    Info: State "|cc_test|pres_state.tx_sram0" uses code string "0000001000000001"
    Info: State "|cc_test|pres_state.sram1_test" uses code string "0000010000000001"
    Info: State "|cc_test|pres_state.tx_sram1" uses code string "0000100000000001"
    Info: State "|cc_test|pres_state.array_id_test" uses code string "0001000000000001"
    Info: State "|cc_test|pres_state.tx_array_id" uses code string "0010000000000001"
    Info: State "|cc_test|pres_state.status_test" uses code string "0100000000000001"
    Info: State "|cc_test|pres_state.tx_status" uses code string "1000000000000001"
Info: Selected Auto state machine encoding method for state machine "|cc_test|fo_bist:fo_test0|present_state"
Info: Encoding result for state machine "|cc_test|fo_bist:fo_test0|present_state"
    Info: Completed encoding using 6 state bits
        Info: Encoded state bit "fo_bist:fo_test0|present_state.tx_en3"
        Info: Encoded state bit "fo_bist:fo_test0|present_state.tx_data3"
        Info: Encoded state bit "fo_bist:fo_test0|present_state.tx_en2"
        Info: Encoded state bit "fo_bist:fo_test0|present_state.tx_data2"
        Info: Encoded state bit "fo_bist:fo_test0|present_state.tx_en1"
        Info: Encoded state bit "fo_bist:fo_test0|present_state.tx_data1"
    Info: State "|cc_test|fo_bist:fo_test0|present_state.tx_data1" uses code string "000000"
    Info: State "|cc_test|fo_bist:fo_test0|present_state.tx_en1" uses code string "000011"
    Info: State "|cc_test|fo_bist:fo_test0|present_state.tx_data2" uses code string "000101"
    Info: State "|cc_test|fo_bist:fo_test0|present_state.tx_en2" uses code string "001001"
    Info: State "|cc_test|fo_bist:fo_test0|present_state.tx_data3" uses code string "010001"
    Info: State "|cc_test|fo_bist:fo_test0|present_state.tx_en3" uses code string "100001"
Info: Selected Auto state machine encoding method for state machine "|cc_test|sram_test:sram1|present_state"
Info: Encoding result for state machine "|cc_test|sram_test:sram1|present_state"
    Info: Completed encoding using 15 state bits
        Info: Encoded state bit "sram_test:sram1|present_state.done"
        Info: Encoded state bit "sram_test:sram1|present_state.passed"
        Info: Encoded state bit "sram_test:sram1|present_state.failed"
        Info: Encoded state bit "sram_test:sram1|present_state.nxt"
        Info: Encoded state bit "sram_test:sram1|present_state.rd_done"
        Info: Encoded state bit "sram_test:sram1|present_state.rd"
        Info: Encoded state bit "sram_test:sram1|present_state.rd_prep"
        Info: Encoded state bit "sram_test:sram1|present_state.rd0_done"
        Info: Encoded state bit "sram_test:sram1|present_state.rd0"
        Info: Encoded state bit "sram_test:sram1|present_state.rd0_prep"
        Info: Encoded state bit "sram_test:sram1|present_state.wr"
        Info: Encoded state bit "sram_test:sram1|present_state.wr_prep"
        Info: Encoded state bit "sram_test:sram1|present_state.wr0"
        Info: Encoded state bit "sram_test:sram1|present_state.wr0_prep"
        Info: Encoded state bit "sram_test:sram1|present_state.idle"
    Info: State "|cc_test|sram_test:sram1|present_state.idle" uses code string "000000000000000"
    Info: State "|cc_test|sram_test:sram1|present_state.wr0_prep" uses code string "000000000000011"
    Info: State "|cc_test|sram_test:sram1|present_state.wr0" uses code string "000000000000101"
    Info: State "|cc_test|sram_test:sram1|present_state.wr_prep" uses code string "000000000001001"
    Info: State "|cc_test|sram_test:sram1|present_state.wr" uses code string "000000000010001"
    Info: State "|cc_test|sram_test:sram1|present_state.rd0_prep" uses code string "000000000100001"
    Info: State "|cc_test|sram_test:sram1|present_state.rd0" uses code string "000000001000001"
    Info: State "|cc_test|sram_test:sram1|present_state.rd0_done" uses code string "000000010000001"
    Info: State "|cc_test|sram_test:sram1|present_state.rd_prep" uses code string "000000100000001"
    Info: State "|cc_test|sram_test:sram1|present_state.rd" uses code string "000001000000001"
    Info: State "|cc_test|sram_test:sram1|present_state.rd_done" uses code string "000010000000001"
    Info: State "|cc_test|sram_test:sram1|present_state.nxt" uses code string "000100000000001"
    Info: State "|cc_test|sram_test:sram1|present_state.failed" uses code string "001000000000001"
    Info: State "|cc_test|sram_test:sram1|present_state.passed" uses code string "010000000000001"
    Info: State "|cc_test|sram_test:sram1|present_state.done" uses code string "100000000000001"
Info: Selected Auto state machine encoding method for state machine "|cc_test|sram_test:sram0|present_state"
Info: Encoding result for state machine "|cc_test|sram_test:sram0|present_state"
    Info: Completed encoding using 15 state bits
        Info: Encoded state bit "sram_test:sram0|present_state.done"
        Info: Encoded state bit "sram_test:sram0|present_state.passed"
        Info: Encoded state bit "sram_test:sram0|present_state.failed"
        Info: Encoded state bit "sram_test:sram0|present_state.nxt"
        Info: Encoded state bit "sram_test:sram0|present_state.rd_done"
        Info: Encoded state bit "sram_test:sram0|present_state.rd"
        Info: Encoded state bit "sram_test:sram0|present_state.rd_prep"
        Info: Encoded state bit "sram_test:sram0|present_state.rd0_done"
        Info: Encoded state bit "sram_test:sram0|present_state.rd0"
        Info: Encoded state bit "sram_test:sram0|present_state.rd0_prep"
        Info: Encoded state bit "sram_test:sram0|present_state.wr"
        Info: Encoded state bit "sram_test:sram0|present_state.wr_prep"
        Info: Encoded state bit "sram_test:sram0|present_state.wr0"
        Info: Encoded state bit "sram_test:sram0|present_state.wr0_prep"
        Info: Encoded state bit "sram_test:sram0|present_state.idle"
    Info: State "|cc_test|sram_test:sram0|present_state.idle" uses code string "000000000000000"
    Info: State "|cc_test|sram_test:sram0|present_state.wr0_prep" uses code string "000000000000011"
    Info: State "|cc_test|sram_test:sram0|present_state.wr0" uses code string "000000000000101"
    Info: State "|cc_test|sram_test:sram0|present_state.wr_prep" uses code string "000000000001001"
    Info: State "|cc_test|sram_test:sram0|present_state.wr" uses code string "000000000010001"
    Info: State "|cc_test|sram_test:sram0|present_state.rd0_prep" uses code string "000000000100001"
    Info: State "|cc_test|sram_test:sram0|present_state.rd0" uses code string "000000001000001"
    Info: State "|cc_test|sram_test:sram0|present_state.rd0_done" uses code string "000000010000001"
    Info: State "|cc_test|sram_test:sram0|present_state.rd_prep" uses code string "000000100000001"
    Info: State "|cc_test|sram_test:sram0|present_state.rd" uses code string "000001000000001"
    Info: State "|cc_test|sram_test:sram0|present_state.rd_done" uses code string "000010000000001"
    Info: State "|cc_test|sram_test:sram0|present_state.nxt" uses code string "000100000000001"
    Info: State "|cc_test|sram_test:sram0|present_state.failed" uses code string "001000000000001"
    Info: State "|cc_test|sram_test:sram0|present_state.passed" uses code string "010000000000001"
    Info: State "|cc_test|sram_test:sram0|present_state.done" uses code string "100000000000001"
Info: Selected Auto state machine encoding method for state machine "|cc_test|rs232_tx:tx0|pres_state"
Info: Encoding result for state machine "|cc_test|rs232_tx:tx0|pres_state"
    Info: Completed encoding using 4 state bits
        Info: Encoded state bit "rs232_tx:tx0|pres_state.done"
        Info: Encoded state bit "rs232_tx:tx0|pres_state.send"
        Info: Encoded state bit "rs232_tx:tx0|pres_state.setup"
        Info: Encoded state bit "rs232_tx:tx0|pres_state.idle"
    Info: State "|cc_test|rs232_tx:tx0|pres_state.idle" uses code string "0000"
    Info: State "|cc_test|rs232_tx:tx0|pres_state.setup" uses code string "0011"
    Info: State "|cc_test|rs232_tx:tx0|pres_state.send" uses code string "0101"
    Info: State "|cc_test|rs232_tx:tx0|pres_state.done" uses code string "1001"
Info: Selected Auto state machine encoding method for state machine "|cc_test|rs232_rx:rx0|pres_state"
Info: Encoding result for state machine "|cc_test|rs232_rx:rx0|pres_state"
    Info: Completed encoding using 3 state bits
        Info: Encoded state bit "rs232_rx:rx0|pres_state.ready"
        Info: Encoded state bit "rs232_rx:rx0|pres_state.recv"
        Info: Encoded state bit "rs232_rx:rx0|pres_state.idle"
    Info: State "|cc_test|rs232_rx:rx0|pres_state.idle" uses code string "000"
    Info: State "|cc_test|rs232_rx:rx0|pres_state.recv" uses code string "011"
    Info: State "|cc_test|rs232_rx:rx0|pres_state.ready" uses code string "101"
Warning: Hierarchy name "async_clk:aclock" does not exist.  It is associated with user assignments.
Warning: Reduced register "sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[5]" with stuck data_in port to stuck value GND
Warning: Reduced register "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|holdff" with stuck data_in port to stuck value GND
Warning: Reduced register "sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[6]" with stuck data_in port to stuck value GND
Warning: Reduced register "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|holdff" with stuck data_in port to stuck value GND
Warning: Reduced register "sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[7]" with stuck data_in port to stuck value GND
Warning: Reduced register "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|holdff" with stuck data_in port to stuck value GND
Warning: Reduced register "sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[8]" with stuck data_in port to stuck value GND
Warning: Reduced register "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|holdff" with stuck data_in port to stuck value GND
Warning: Reduced register "sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[9]" with stuck data_in port to stuck value GND
Warning: Reduced register "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|holdff" with stuck data_in port to stuck value GND
Warning: Reduced register "sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[10]" with stuck data_in port to stuck value GND
Warning: Reduced register "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|holdff" with stuck data_in port to stuck value GND
Warning: Reduced register "sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[11]" with stuck data_in port to stuck value GND
Warning: Reduced register "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|holdff" with stuck data_in port to stuck value GND
Warning: Reduced register "sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[12]" with stuck data_in port to stuck value GND
Warning: Reduced register "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|holdff" with stuck data_in port to stuck value GND
Warning: Reduced register "sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[13]" with stuck data_in port to stuck value GND
Warning: Reduced register "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|holdff" with stuck data_in port to stuck value GND
Warning: Reduced register "sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[14]" with stuck data_in port to stuck value GND
Warning: Reduced register "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|holdff" with stuck data_in port to stuck value GND
Warning: Reduced register "sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[15]" with stuck data_in port to stuck value GND
Warning: Reduced register "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|holdff" with stuck data_in port to stuck value GND
Warning: Reduced register "sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[16]" with stuck data_in port to stuck value GND
Warning: Reduced register "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|holdff" with stuck data_in port to stuck value GND
Warning: Reduced register "sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[17]" with stuck data_in port to stuck value GND
Warning: Reduced register "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|holdff" with stuck data_in port to stuck value GND
Warning: Reduced register "sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[18]" with stuck data_in port to stuck value GND
Warning: Reduced register "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|holdff" with stuck data_in port to stuck value GND
Warning: Reduced register "sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[19]" with stuck data_in port to stuck value GND
Warning: Reduced register "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|holdff" with stuck data_in port to stuck value GND
Warning: Reduced register "sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[20]" with stuck data_in port to stuck value GND
Warning: Reduced register "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|holdff" with stuck data_in port to stuck value GND
Warning: Reduced register "sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[21]" with stuck data_in port to stuck value GND
Warning: Reduced register "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|holdff" with stuck data_in port to stuck value GND
Warning: Reduced register "sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[22]" with stuck data_in port to stuck value GND
Warning: Reduced register "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|holdff" with stuck data_in port to stuck value GND
Warning: Reduced register "sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[23]" with stuck data_in port to stuck value GND
Warning: Reduced register "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|holdff" with stuck data_in port to stuck value GND
Warning: Reduced register "sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[24]" with stuck data_in port to stuck value GND
Warning: Reduced register "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|holdff" with stuck data_in port to stuck value GND
Warning: Reduced register "sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[25]" with stuck data_in port to stuck value GND
Warning: Reduced register "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|holdff" with stuck data_in port to stuck value GND
Warning: Reduced register "sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[26]" with stuck data_in port to stuck value GND
Warning: Reduced register "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|holdff" with stuck data_in port to stuck value GND
Warning: Reduced register "sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[27]" with stuck data_in port to stuck value GND
Warning: Reduced register "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|holdff" with stuck data_in port to stuck value GND
Warning: Reduced register "sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[28]" with stuck data_in port to stuck value GND
Warning: Reduced register "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|holdff" with stuck data_in port to stuck value GND
Warning: Reduced register "sld_signaltap:auto_signaltap_0|acq_data_in_reg[5]" with stuck data_in port to stuck value GND
Warning: Reduced register "sld_signaltap:auto_signaltap_0|acq_data_in_reg[6]" with stuck data_in port to stuck value GND
Warning: Reduced register "sld_signaltap:auto_signaltap_0|acq_data_in_reg[7]" with stuck data_in port to stuck value GND
Warning: Reduced register "sld_signaltap:auto_signaltap_0|acq_data_in_reg[8]" with stuck data_in port to stuck value GND
Warning: Reduced register "sld_signaltap:auto_signaltap_0|acq_data_in_reg[9]" with stuck data_in port to stuck value GND
Warning: Reduced register "sld_signaltap:auto_signaltap_0|acq_data_in_reg[10]" with stuck data_in port to stuck value GND
Warning: Reduced register "sld_signaltap:auto_signaltap_0|acq_data_in_reg[11]" with stuck data_in port to stuck value GND
Warning: Reduced register "sld_signaltap:auto_signaltap_0|acq_data_in_reg[12]" with stuck data_in port to stuck value GND
Warning: Reduced register "sld_signaltap:auto_signaltap_0|acq_data_in_reg[13]" with stuck data_in port to stuck value GND
Warning: Reduced register "sld_signaltap:auto_signaltap_0|acq_data_in_reg[14]" with stuck data_in port to stuck value GND
Warning: Reduced register "sld_signaltap:auto_signaltap_0|acq_data_in_reg[15]" with stuck data_in port to stuck value GND
Warning: Reduced register "sld_signaltap:auto_signaltap_0|acq_data_in_reg[16]" with stuck data_in port to stuck value GND
Warning: Reduced register "sld_signaltap:auto_signaltap_0|acq_data_in_reg[17]" with stuck data_in port to stuck value GND
Warning: Reduced register "sld_signaltap:auto_signaltap_0|acq_data_in_reg[18]" with stuck data_in port to stuck value GND
Warning: Reduced register "sld_signaltap:auto_signaltap_0|acq_data_in_reg[19]" with stuck data_in port to stuck value GND
Warning: Reduced register "sld_signaltap:auto_signaltap_0|acq_data_in_reg[20]" with stuck data_in port to stuck value GND
Warning: Reduced register "sld_signaltap:auto_signaltap_0|acq_data_in_reg[21]" with stuck data_in port to stuck value GND
Warning: Reduced register "sld_signaltap:auto_signaltap_0|acq_data_in_reg[22]" with stuck data_in port to stuck value GND
Warning: Reduced register "sld_signaltap:auto_signaltap_0|acq_data_in_reg[23]" with stuck data_in port to stuck value GND
Warning: Reduced register "sld_signaltap:auto_signaltap_0|acq_data_in_reg[24]" with stuck data_in port to stuck value GND
Warning: Reduced register "sld_signaltap:auto_signaltap_0|acq_data_in_reg[25]" with stuck data_in port to stuck value GND
Warning: Reduced register "sld_signaltap:auto_signaltap_0|acq_data_in_reg[26]" with stuck data_in port to stuck value GND
Warning: Reduced register "sld_signaltap:auto_signaltap_0|acq_data_in_reg[27]" with stuck data_in port to stuck value GND
Warning: Reduced register "sld_signaltap:auto_signaltap_0|acq_data_in_reg[28]" with stuck data_in port to stuck value GND
Warning: Reduced register "sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[1][5]" with stuck data_in port to stuck value GND
Warning: Reduced register "sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[1][6]" with stuck data_in port to stuck value GND
Warning: Reduced register "sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[1][7]" with stuck data_in port to stuck value GND
Warning: Reduced register "sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[1][8]" with stuck data_in port to stuck value GND
Warning: Reduced register "sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[1][9]" with stuck data_in port to stuck value GND
Warning: Reduced register "sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[1][10]" with stuck data_in port to stuck value GND
Warning: Reduced register "sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[1][11]" with stuck data_in port to stuck value GND
Warning: Reduced register "sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[1][12]" with stuck data_in port to stuck value GND
Warning: Reduced register "sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[1][13]" with stuck data_in port to stuck value GND
Warning: Reduced register "sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[1][14]" with stuck data_in port to stuck value GND
Warning: Reduced register "sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[1][15]" with stuck data_in port to stuck value GND
Warning: Reduced register "sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[1][16]" with stuck data_in port to stuck value GND
Warning: Reduced register "sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[1][17]" with stuck data_in port to stuck value GND
Warning: Reduced register "sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[1][18]" with stuck data_in port to stuck value GND
Warning: Reduced register "sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[1][19]" with stuck data_in port to stuck value GND
Warning: Reduced register "sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[1][20]" with stuck data_in port to stuck value GND
Warning: Reduced register "sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[1][21]" with stuck data_in port to stuck value GND
Warning: Reduced register "sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[1][22]" with stuck data_in port to stuck value GND
Warning: Reduced register "sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[1][23]" with stuck data_in port to stuck value GND
Warning: Reduced register "sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[1][24]" with stuck data_in port to stuck value GND
Warning: Reduced register "sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[1][25]" with stuck data_in port to stuck value GND
Warning: Reduced register "sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[1][26]" with stuck data_in port to stuck value GND
Warning: Reduced register "sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[1][27]" with stuck data_in port to stuck value GND
Warning: Reduced register "sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[1][28]" with stuck data_in port to stuck value GND
Warning: Reduced register "sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][5]" with stuck data_in port to stuck value GND
Warning: Reduced register "sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][6]" with stuck data_in port to stuck value GND
Warning: Reduced register "sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][7]" with stuck data_in port to stuck value GND
Warning: Reduced register "sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][8]" with stuck data_in port to stuck value GND
Warning: Reduced register "sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][9]" with stuck data_in port to stuck value GND
Warning: Reduced register "sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][10]" with stuck data_in port to stuck value GND
Warning: Reduced register "sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][11]" with stuck data_in port to stuck value GND
Warning: Reduced register "sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][12]" with stuck data_in port to stuck value GND
Warning: Reduced register "sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][13]" with stuck data_in port to stuck value GND
Warning: Reduced register "sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][14]" with stuck data_in port to stuck value GND
Warning: Reduced register "sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][15]" with stuck data_in port to stuck value GND
Warning: Reduced register "sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][16]" with stuck data_in port to stuck value GND
Warning: Reduced register "sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][17]" with stuck data_in port to stuck value GND
Warning: Reduced register "sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][18]" with stuck data_in port to stuck value GND
Warning: Reduced register "sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][19]" with stuck data_in port to stuck value GND
Warning: Reduced register "sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][20]" with stuck data_in port to stuck value GND
Warning: Reduced register "sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][21]" with stuck data_in port to stuck value GND
Warning: Reduced register "sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][22]" with stuck data_in port to stuck value GND
Warning: Reduced register "sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][23]" with stuck data_in port to stuck value GND
Warning: Reduced register "sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][24]" with stuck data_in port to stuck value GND
Warning: Reduced register "sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][25]" with stuck data_in port to stuck value GND
Warning: Reduced register "sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][26]" with stuck data_in port to stuck value GND
Warning: Reduced register "sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][27]" with stuck data_in port to stuck value GND
Warning: Reduced register "sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][28]" with stuck data_in port to stuck value GND
Info: Duplicate registers merged to single register
    Info: Duplicate register "sld_signaltap:auto_signaltap_0|acq_data_in_reg[78]" merged to single register "sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[78]"
    Info: Duplicate register "sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[1][78]" merged to single register "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|holdff"
    Info: Duplicate register "sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]" merged to single register "sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]"
    Info: Duplicate register "sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[1][0]" merged to single register "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff"
    Info: Duplicate register "sld_signaltap:auto_signaltap_0|acq_data_in_reg[1]" merged to single register "sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[1]"
    Info: Duplicate register "sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[1][1]" merged to single register "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff"
    Info: Duplicate register "sld_signaltap:auto_signaltap_0|acq_data_in_reg[2]" merged to single register "sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[2]"
    Info: Duplicate register "sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[1][2]" merged to single register "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff"
    Info: Duplicate register "sld_signaltap:auto_signaltap_0|acq_data_in_reg[3]" merged to single register "sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[3]"
    Info: Duplicate register "sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[1][3]" merged to single register "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff"
    Info: Duplicate register "sld_signaltap:auto_signaltap_0|acq_data_in_reg[4]" merged to single register "sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[4]"
    Info: Duplicate register "sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[1][4]" merged to single register "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff"
    Info: Duplicate register "sld_signaltap:auto_signaltap_0|acq_data_in_reg[29]" merged to single register "sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[29]"
    Info: Duplicate register "sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[1][29]" merged to single register "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|holdff"
    Info: Duplicate register "sld_signaltap:auto_signaltap_0|acq_data_in_reg[30]" merged to single register "sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[30]"
    Info: Duplicate register "sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[1][30]" merged to single register "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|holdff"
    Info: Duplicate register "sld_signaltap:auto_signaltap_0|acq_data_in_reg[31]" merged to single register "sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[31]"
    Info: Duplicate register "sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[1][31]" merged to single register "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|holdff"
    Info: Duplicate register "sld_signaltap:auto_signaltap_0|acq_data_in_reg[32]" merged to single register "sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[32]"
    Info: Duplicate register "sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[1][32]" merged to single register "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|holdff"
    Info: Duplicate register "sld_signaltap:auto_signaltap_0|acq_data_in_reg[33]" merged to single register "sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[33]"
    Info: Duplicate register "sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[1][33]" merged to single register "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|holdff"
    Info: Duplicate register "sld_signaltap:auto_signaltap_0|acq_data_in_reg[34]" merged to single register "sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[34]"
    Info: Duplicate register "sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[1][34]" merged to single register "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|holdff"
    Info: Duplicate register "sld_signaltap:auto_signaltap_0|acq_data_in_reg[35]" merged to single register "sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[35]"
    Info: Duplicate register "sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[1][35]" merged to single register "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|holdff"
    Info: Duplicate register "sld_signaltap:auto_signaltap_0|acq_data_in_reg[36]" merged to single register "sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[36]"
    Info: Duplicate register "sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[1][36]" merged to single register "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|holdff"
    Info: Duplicate register "sld_signaltap:auto_signaltap_0|acq_data_in_reg[37]" merged to single register "sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[37]"
    Info: Duplicate register "sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[1][37]" merged to single register "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|holdff"
    Info: Duplicate register "sld_signaltap:auto_signaltap_0|acq_data_in_reg[38]" merged to single register "sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[38]"
    Info: Duplicate register "sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[1][38]" merged to single register "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|holdff"
    Info: Duplicate register "sld_signaltap:auto_signaltap_0|acq_data_in_reg[39]" merged to single register "sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[39]"
    Info: Duplicate register "sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[1][39]" merged to single register "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|holdff"
    Info: Duplicate register "sld_signaltap:auto_signaltap_0|acq_data_in_reg[40]" merged to single register "sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[40]"
    Info: Duplicate register "sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[1][40]" merged to single register "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|holdff"
    Info: Duplicate register "sld_signaltap:auto_signaltap_0|acq_data_in_reg[41]" merged to single register "sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[41]"
    Info: Duplicate register "sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[1][41]" merged to single register "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|holdff"
    Info: Duplicate register "sld_signaltap:auto_signaltap_0|acq_data_in_reg[42]" merged to single register "sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[42]"
    Info: Duplicate register "sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[1][42]" merged to single register "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|holdff"
    Info: Duplicate register "sld_signaltap:auto_signaltap_0|acq_data_in_reg[43]" merged to single register "sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[43]"
    Info: Duplicate register "sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[1][43]" merged to single register "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|holdff"
    Info: Duplicate register "sld_signaltap:auto_signaltap_0|acq_data_in_reg[44]" merged to single register "sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[44]"
    Info: Duplicate register "sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[1][44]" merged to single register "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|holdff"
    Info: Duplicate register "sld_signaltap:auto_signaltap_0|acq_data_in_reg[45]" merged to single register "sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[45]"
    Info: Duplicate register "sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[1][45]" merged to single register "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|holdff"
    Info: Duplicate register "sld_signaltap:auto_signaltap_0|acq_data_in_reg[46]" merged to single register "sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[46]"
    Info: Duplicate register "sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[1][46]" merged to single register "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|holdff"
    Info: Duplicate register "sld_signaltap:auto_signaltap_0|acq_data_in_reg[47]" merged to single register "sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[47]"
    Info: Duplicate register "sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[1][47]" merged to single register "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|holdff"
    Info: Duplicate register "sld_signaltap:auto_signaltap_0|acq_data_in_reg[48]" merged to single register "sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[48]"
    Info: Duplicate register "sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[1][48]" merged to single register "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|holdff"
    Info: Duplicate register "sld_signaltap:auto_signaltap_0|acq_data_in_reg[49]" merged to single register "sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[49]"
    Info: Duplicate register "sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[1][49]" merged to single register "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|holdff"
    Info: Duplicate register "sld_signaltap:auto_signaltap_0|acq_data_in_reg[50]" merged to single register "sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[50]"
    Info: Duplicate register "sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[1][50]" merged to single register "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|holdff"
    Info: Duplicate register "sld_signaltap:auto_signaltap_0|acq_data_in_reg[51]" merged to single register "sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[51]"
    Info: Duplicate register "sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[1][51]" merged to single register "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|holdff"
    Info: Duplicate register "sld_signaltap:auto_signaltap_0|acq_data_in_reg[52]" merged to single register "sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[52]"
    Info: Duplicate register "sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[1][52]" merged to single register "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|holdff"
    Info: Duplicate register "sld_signaltap:auto_signaltap_0|acq_data_in_reg[53]" merged to single register "sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[53]"
    Info: Duplicate register "sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[1][53]" merged to single register "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|holdff"
    Info: Duplicate register "sld_signaltap:auto_signaltap_0|acq_data_in_reg[54]" merged to single register "sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[54]"
    Info: Duplicate register "sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[1][54]" merged to single register "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|holdff"
    Info: Duplicate register "sld_signaltap:auto_signaltap_0|acq_data_in_reg[55]" merged to single register "sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[55]"
    Info: Duplicate register "sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[1][55]" merged to single register "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|holdff"
    Info: Duplicate register "sld_signaltap:auto_signaltap_0|acq_data_in_reg[56]" merged to single register "sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[56]"
    Info: Duplicate register "sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[1][56]" merged to single register "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|holdff"
    Info: Duplicate register "sld_signaltap:auto_signaltap_0|acq_data_in_reg[57]" merged to single register "sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[57]"
    Info: Duplicate register "sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[1][57]" merged to single register "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|holdff"
    Info: Duplicate register "sld_signaltap:auto_signaltap_0|acq_data_in_reg[58]" merged to single register "sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[58]"
    Info: Duplicate register "sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[1][58]" merged to single register "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|holdff"
    Info: Duplicate register "sld_signaltap:auto_signaltap_0|acq_data_in_reg[59]" merged to single register "sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[59]"
    Info: Duplicate register "sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[1][59]" merged to single register "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|holdff"
    Info: Duplicate register "sld_signaltap:auto_signaltap_0|acq_data_in_reg[60]" merged to single register "sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[60]"
    Info: Duplicate register "sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[1][60]" merged to single register "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|holdff"
    Info: Duplicate register "sld_signaltap:auto_signaltap_0|acq_data_in_reg[61]" merged to single register "sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[61]"
    Info: Duplicate register "sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[1][61]" merged to single register "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|holdff"
    Info: Duplicate register "sld_signaltap:auto_signaltap_0|acq_data_in_reg[62]" merged to single register "sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[62]"
    Info: Duplicate register "sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[1][62]" merged to single register "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|holdff"
    Info: Duplicate register "sld_signaltap:auto_signaltap_0|acq_data_in_reg[63]" merged to single register "sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[63]"
    Info: Duplicate register "sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[1][63]" merged to single register "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|holdff"
    Info: Duplicate register "sld_signaltap:auto_signaltap_0|acq_data_in_reg[64]" merged to single register "sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[64]"
    Info: Duplicate register "sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[1][64]" merged to single register "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|holdff"
    Info: Duplicate register "sld_signaltap:auto_signaltap_0|acq_data_in_reg[65]" merged to single register "sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[65]"
    Info: Duplicate register "sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[1][65]" merged to single register "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|holdff"
    Info: Duplicate register "sld_signaltap:auto_signaltap_0|acq_data_in_reg[66]" merged to single register "sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[66]"
    Info: Duplicate register "sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[1][66]" merged to single register "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|holdff"
    Info: Duplicate register "sld_signaltap:auto_signaltap_0|acq_data_in_reg[67]" merged to single register "sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[67]"
    Info: Duplicate register "sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[1][67]" merged to single register "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|holdff"
    Info: Duplicate register "sld_signaltap:auto_signaltap_0|acq_data_in_reg[68]" merged to single register "sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[68]"
    Info: Duplicate register "sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[1][68]" merged to single register "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|holdff"
    Info: Duplicate register "sld_signaltap:auto_signaltap_0|acq_data_in_reg[69]" merged to single register "sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[69]"
    Info: Duplicate register "sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[1][69]" merged to single register "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|holdff"
    Info: Duplicate register "sld_signaltap:auto_signaltap_0|acq_data_in_reg[70]" merged to single register "sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[70]"
    Info: Duplicate register "sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[1][70]" merged to single register "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|holdff"
    Info: Duplicate register "sld_signaltap:auto_signaltap_0|acq_data_in_reg[71]" merged to single register "sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[71]"
    Info: Duplicate register "sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[1][71]" merged to single register "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|holdff"
    Info: Duplicate register "sld_signaltap:auto_signaltap_0|acq_data_in_reg[72]" merged to single register "sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[72]"
    Info: Duplicate register "sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[1][72]" merged to single register "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|holdff"
    Info: Duplicate register "sld_signaltap:auto_signaltap_0|acq_data_in_reg[73]" merged to single register "sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[73]"
    Info: Duplicate register "sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[1][73]" merged to single register "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|holdff"
    Info: Duplicate register "sld_signaltap:auto_signaltap_0|acq_data_in_reg[74]" merged to single register "sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[74]"
    Info: Duplicate register "sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[1][74]" merged to single register "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|holdff"
    Info: Duplicate register "sld_signaltap:auto_signaltap_0|acq_data_in_reg[75]" merged to single register "sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[75]"
    Info: Duplicate register "sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[1][75]" merged to single register "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|holdff"
    Info: Duplicate register "sld_signaltap:auto_signaltap_0|acq_data_in_reg[77]" merged to single register "sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[77]"
    Info: Duplicate register "sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[1][77]" merged to single register "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|holdff"
    Info: Duplicate register "sld_signaltap:auto_signaltap_0|acq_data_in_reg[76]" merged to single register "sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[76]"
    Info: Duplicate register "sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[1][76]" merged to single register "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|holdff"
Warning: Output pins are stuck at VCC or GND
    Warning: Pin "outclk" stuck at GND
    Warning: Pin "box_id_out" stuck at GND
    Warning: Pin "box_id_ena" stuck at GND
    Warning: Pin "lvds_cmd" stuck at GND
    Warning: Pin "lvds_sync" stuck at GND
    Warning: Pin "lvds_spare" stuck at GND
    Warning: Pin "eeprom_so" stuck at GND
    Warning: Pin "eeprom_sck" stuck at GND
    Warning: Pin "eeprom_cs" stuck at GND
    Warning: Pin "fibre_tx_sc_nd" stuck at GND
    Warning: Pin "fibre_tx_enn" stuck at VCC
    Warning: Pin "fibre_tx_bisten" stuck at VCC
    Warning: Pin "fibre_rx_rf" stuck at VCC
    Warning: Pin "fibre_rx_a_nb" stuck at VCC
    Warning: Pin "fibre_rx_bisten" stuck at VCC
    Warning: Pin "mictor0_o[0]" stuck at GND
    Warning: Pin "mictor0_o[13]" stuck at GND
    Warning: Pin "mictor0_o[14]" stuck at GND
    Warning: Pin "mictor0_o[15]" stuck at GND
Info: Registers with preset signals will power-up high
Warning: Design contains 20 input pin(s) that do not drive logic
    Warning: No output dependent on input pin "box_id_in"
    Warning: No output dependent on input pin "lvds_rx0a"
    Warning: No output dependent on input pin "lvds_rx0b"
    Warning: No output dependent on input pin "lvds_rx1a"
    Warning: No output dependent on input pin "lvds_rx1b"
    Warning: No output dependent on input pin "lvds_rx2a"
    Warning: No output dependent on input pin "lvds_rx2b"
    Warning: No output dependent on input pin "lvds_rx3a"
    Warning: No output dependent on input pin "lvds_rx3b"
    Warning: No output dependent on input pin "lvds_rx4a"
    Warning: No output dependent on input pin "lvds_rx4b"
    Warning: No output dependent on input pin "lvds_rx5a"
    Warning: No output dependent on input pin "lvds_rx5b"
    Warning: No output dependent on input pin "lvds_rx6a"
    Warning: No output dependent on input pin "lvds_rx6b"
    Warning: No output dependent on input pin "lvds_rx7a"
    Warning: No output dependent on input pin "lvds_rx7b"
    Warning: No output dependent on input pin "eeprom_si"
    Warning: No output dependent on input pin "fibre_tx_rp"
    Warning: No output dependent on input pin "fibre_rx_error"
Info: Implemented 1818 device resources after synthesis - the final resource count might be different
    Info: Implemented 44 input pins
    Info: Implemented 98 output pins
    Info: Implemented 32 bidirectional pins
    Info: Implemented 1555 logic cells
    Info: Implemented 87 RAM segments
    Info: Implemented 1 ClockLock PLLs
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 216 warnings
    Info: Processing ended: Fri Sep 08 14:56:09 2006
    Info: Elapsed time: 00:00:34


