# Reading pref.tcl
# do full_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Verilog-Projects/fulladderimena {C:/Verilog-Projects/fulladderimena/fulladder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:06:37 on Apr 10,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Verilog-Projects/fulladderimena" C:/Verilog-Projects/fulladderimena/fulladder.v 
# -- Compiling module fulladder
# 
# Top level modules:
# 	fulladder
# End time: 15:06:37 on Apr 10,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Verilog-Projects/fulladderimena {C:/Verilog-Projects/fulladderimena/carryadder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:06:37 on Apr 10,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Verilog-Projects/fulladderimena" C:/Verilog-Projects/fulladderimena/carryadder.v 
# -- Compiling module carryadder
# 
# Top level modules:
# 	carryadder
# End time: 15:06:37 on Apr 10,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Verilog-Projects/fulladderimena {C:/Verilog-Projects/fulladderimena/tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:06:37 on Apr 10,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Verilog-Projects/fulladderimena" C:/Verilog-Projects/fulladderimena/tb.v 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 15:06:37 on Apr 10,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.tb
# vsim work.tb 
# Start time: 15:06:42 on Apr 10,2024
# Loading work.tb
# Loading work.carryadder
# Loading work.fulladder
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'cin'. The port definition is at: C:/Verilog-Projects/fulladderimena/fulladder.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /tb/uut/num1 File: C:/Verilog-Projects/fulladderimena/carryadder.v Line: 3
add wave -position insertpoint  \
sim:/tb/A \
sim:/tb/B \
sim:/tb/sum \
sim:/tb/cout
run
run
run
# End time: 15:07:02 on Apr 10,2024, Elapsed time: 0:00:20
# Errors: 0, Warnings: 1
