
---------- Begin Simulation Statistics ----------
final_tick                               503488692500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 116456                       # Simulator instruction rate (inst/s)
host_mem_usage                                 864688                       # Number of bytes of host memory used
host_op_rate                                   116887                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  4293.45                       # Real time elapsed on the host
host_tick_rate                              117268981                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   500000004                       # Number of instructions simulated
sim_ops                                     501847393                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.503489                       # Number of seconds simulated
sim_ticks                                503488692500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.988603                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                56333823                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             56340244                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 17                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            426608                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          56764674                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               1814                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            3308                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1494                       # Number of indirect misses.
system.cpu.branchPred.lookups                56792852                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    9710                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          348                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                 158276616                       # number of cc regfile reads
system.cpu.cc_regfile_writes                158685304                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts            425263                       # The number of times a branch was mispredicted
system.cpu.commit.branches                   51491625                       # Number of branches committed
system.cpu.commit.bw_lim_events              30418688                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             215                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts         8809088                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts            500254235                       # Number of instructions committed
system.cpu.commit.committedOps              502101624                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples   1005462654                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.499374                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.653988                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0    882229283     87.74%     87.74% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     37834257      3.76%     91.51% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     11793180      1.17%     92.68% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      8752297      0.87%     93.55% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4     17651616      1.76%     95.31% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      3585907      0.36%     95.66% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6      9843369      0.98%     96.64% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7      3354057      0.33%     96.97% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8     30418688      3.03%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total   1005462654                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                 7363                       # Number of function calls committed.
system.cpu.commit.int_insts                 306778093                       # Number of committed integer instructions.
system.cpu.commit.loads                     123232530                       # Number of loads committed
system.cpu.commit.membars                         164                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass           20      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu        159854327     31.84%     31.84% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           74054      0.01%     31.85% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               97      0.00%     31.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd       40198138      8.01%     39.86% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp         203908      0.04%     39.90% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt           3443      0.00%     39.90% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult      54675947     10.89%     50.79% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc     35251463      7.02%     57.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv        9459369      1.88%     59.69% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc       2661244      0.53%     60.22% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt       1229043      0.24%     60.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              51      0.00%     60.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     60.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             882      0.00%     60.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp              80      0.00%     60.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     60.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            525      0.00%     60.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     60.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     60.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     60.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     60.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     60.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     60.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     60.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     60.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     60.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     60.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     60.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     60.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     60.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     60.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     60.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     60.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     60.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     60.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     60.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     60.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     60.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     60.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     60.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     60.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     60.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     60.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     60.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     60.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     60.47% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead       123232530     24.54%     85.01% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite       75256503     14.99%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         502101624                       # Class of committed instruction
system.cpu.commit.refs                      198489033                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                 313431179                       # Number of committed Vector instructions.
system.cpu.committedInsts                   500000004                       # Number of Instructions Simulated
system.cpu.committedOps                     501847393                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.013955                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.013955                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles             913285311                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                  1408                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved             53868455                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts              517422328                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                 21653375                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                  43533563                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                 459628                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                  5397                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles              27852006                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            2                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                    56792852                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                  45625096                       # Number of cache lines fetched
system.cpu.fetch.Cycles                     960578745                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                 69694                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           73                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                      529481756                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  128                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           132                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                  921990                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.056399                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles           45743810                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches           56345347                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.525813                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples         1006783883                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.527839                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.696626                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                901484055     89.54%     89.54% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  4626361      0.46%     90.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  9349884      0.93%     90.93% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  8515349      0.85%     91.77% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                 34909461      3.47%     95.24% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                  3581284      0.36%     95.60% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                  9276291      0.92%     96.52% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                 10984053      1.09%     97.61% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                 24057145      2.39%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total           1006783883                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                          193504                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               536519                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                 52832147                       # Number of branches executed
system.cpu.iew.exec_nop                        262325                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.594212                       # Inst execution rate
system.cpu.iew.exec_refs                    290524663                       # number of memory reference insts executed
system.cpu.iew.exec_stores                   76793435                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles               189635019                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts             124282295                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                277                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts            263661                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             77359415                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           511748268                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts             213731228                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            629902                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             598358246                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                1699510                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents             134135257                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 459628                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles             137337581                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked       8554028                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads          2411895                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses           43                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation         3896                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads         5365                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads      1049740                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores      2102904                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents           3896                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         4191                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         532328                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 562877079                       # num instructions consuming a value
system.cpu.iew.wb_count                     507142861                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.631561                       # average fanout of values written-back
system.cpu.iew.wb_producers                 355491313                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.503629                       # insts written-back per cycle
system.cpu.iew.wb_sent                      508056796                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                752383087                       # number of integer regfile reads
system.cpu.int_regfile_writes               112345043                       # number of integer regfile writes
system.cpu.ipc                               0.496535                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.496535                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                46      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             164370831     27.44%     27.44% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                74669      0.01%     27.45% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   101      0.00%     27.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd            40199623      6.71%     34.17% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp              204094      0.03%     34.20% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                3595      0.00%     34.20% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult           54690693      9.13%     43.33% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc        35252798      5.89%     49.22% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv             9459536      1.58%     50.79% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc            2666656      0.45%     51.24% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt            1229044      0.21%     51.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   59      0.00%     51.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     51.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  890      0.00%     51.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   90      0.00%     51.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     51.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 603      0.00%     51.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     51.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     51.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     51.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     51.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     51.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     51.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     51.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     51.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     51.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     51.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     51.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     51.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     51.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     51.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     51.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     51.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     51.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     51.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     51.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     51.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     51.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     51.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     51.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     51.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     51.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     51.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     51.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     51.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     51.45% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead            213915898     35.71%     87.16% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            76918923     12.84%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              598988149                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                   143817535                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.240101                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   26911      0.02%      0.02% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                    109      0.00%      0.02% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      0.02% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                253043      0.18%      0.19% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      0.19% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      0.19% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult             44602893     31.01%     31.21% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc          10922261      7.59%     38.80% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv              34671135     24.11%     62.91% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc             11851968      8.24%     71.15% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt             15600715     10.85%     82.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     82.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     82.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      1      0.00%     82.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      2      0.00%     82.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     82.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     82.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     82.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     82.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     82.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     82.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     82.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     82.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     82.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     82.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     82.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     82.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     82.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     82.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     82.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     82.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     82.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     82.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     82.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     82.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     82.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     82.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     82.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     82.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     82.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     82.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     82.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     82.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     82.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     82.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     82.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead               25211947     17.53%     99.53% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                676550      0.47%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              196368887                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads         1398906943                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    193610313                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         203504349                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  511485666                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 598988149                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 277                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         9638473                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued            220488                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             62                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     13532526                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples    1006783883                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.594952                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.334158                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0           775961623     77.07%     77.07% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            79293469      7.88%     84.95% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            52355210      5.20%     90.15% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            28432490      2.82%     92.97% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            42928577      4.26%     97.24% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5            14684638      1.46%     98.70% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             8381214      0.83%     99.53% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             3711288      0.37%     99.90% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8             1035374      0.10%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total      1006783883                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.594838                       # Inst issue rate
system.cpu.iq.vec_alu_accesses              546436751                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads          949891260                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses    313532548                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes         317623802                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            2                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads           8571821                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          7522531                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads            124282295                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            77359415                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads              1298051029                       # number of misc regfile reads
system.cpu.misc_regfile_writes              141637090                       # number of misc regfile writes
system.cpu.numCycles                       1006977387                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles               355800431                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps             672403358                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents               60652210                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                 33097209                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents              260643288                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                289529                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups            1884568882                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts              513819061                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands           687132426                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                  58479191                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents              268352936                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                 459628                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles             558825282                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                 14728947                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups        579461098                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles         122142                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts               2563                       # count of serializing insts renamed
system.cpu.rename.skidInsts                 186811505                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            286                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups        368894986                       # Number of vector rename lookups
system.cpu.rob.rob_reads                   1485544658                       # The number of ROB reads
system.cpu.rob.rob_writes                  1023142956                       # The number of ROB writes
system.cpu.timesIdled                            1831                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                366160122                       # number of vector regfile reads
system.cpu.vec_regfile_writes               267485924                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    50                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     13768947                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      27557380                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     14479717                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      5260452                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     28965892                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        5260452                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp            7173919                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      7056779                       # Transaction distribution
system.membus.trans_dist::CleanEvict          6712168                       # Transaction distribution
system.membus.trans_dist::ReadExReq           6614353                       # Transaction distribution
system.membus.trans_dist::ReadExResp          6614353                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       7173919                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           161                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     41345652                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               41345652                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1334083264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1334083264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          13788433                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                13788433    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            13788433                       # Request fanout histogram
system.membus.reqLayer0.occupancy         58811674000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              11.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy        73313446000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             14.6                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 503488692500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           7779787                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     14282041                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           24                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        16854413                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          6706227                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         6706227                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2386                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      7777401                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          161                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          161                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         4796                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     43447271                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              43452067                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       154240                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   1389368960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1389523200                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        16656761                       # Total snoops (count)
system.tol2bus.snoopTraffic                 451633856                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         31142936                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.168913                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.374675                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               25882483     83.11%     83.11% # Request fanout histogram
system.tol2bus.snoop_fanout::1                5260453     16.89%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           31142936                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        21708232000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       21725522500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3579000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 503488692500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                    1                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               697741                       # number of demand (read+write) hits
system.l2.demand_hits::total                   697742                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                   1                       # number of overall hits
system.l2.overall_hits::.cpu.data              697741                       # number of overall hits
system.l2.overall_hits::total                  697742                       # number of overall hits
system.l2.demand_misses::.cpu.inst               2385                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data           13785887                       # number of demand (read+write) misses
system.l2.demand_misses::total               13788272                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              2385                       # number of overall misses
system.l2.overall_misses::.cpu.data          13785887                       # number of overall misses
system.l2.overall_misses::total              13788272                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    197703500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data 1427221523500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     1427419227000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    197703500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data 1427221523500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    1427419227000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             2386                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data         14483628                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             14486014                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            2386                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data        14483628                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            14486014                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.999581                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.951826                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.951833                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.999581                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.951826                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.951833                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 82894.549266                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 103527.725383                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 103524.156399                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 82894.549266                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 103527.725383                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 103524.156399                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             7056779                       # number of writebacks
system.l2.writebacks::total                   7056779                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst          2385                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data      13785887                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          13788272                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         2385                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data     13785887                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         13788272                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    173853500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data 1289362653500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 1289536507000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    173853500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data 1289362653500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1289536507000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.999581                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.951826                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.951833                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.999581                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.951826                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.951833                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 72894.549266                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 93527.725383                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 93524.156399                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 72894.549266                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 93527.725383                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 93524.156399                       # average overall mshr miss latency
system.l2.replacements                       16656761                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      7225262                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          7225262                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      7225262                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      7225262                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           24                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               24                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           24                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           24                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks      2372638                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total       2372638                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data             91874                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 91874                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data         6614353                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             6614353                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data 758346711500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  758346711500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data       6706227                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           6706227                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.986300                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.986300                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 114651.684224                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 114651.684224                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data      6614353                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        6614353                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data 692203181500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 692203181500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.986300                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.986300                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 104651.684224                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 104651.684224                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst              1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         2385                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2385                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    197703500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    197703500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         2386                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2386                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.999581                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.999581                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 82894.549266                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82894.549266                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         2385                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2385                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    173853500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    173853500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.999581                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.999581                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 72894.549266                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72894.549266                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        605867                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            605867                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data      7171534                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         7171534                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data 668874812000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 668874812000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data      7777401                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       7777401                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.922099                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.922099                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 93268.024944                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 93268.024944                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data      7171534                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      7171534                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data 597159472000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 597159472000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.922099                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.922099                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 83268.024944                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 83268.024944                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_misses::.cpu.data          161                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             161                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data          161                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           161                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data          161                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          161                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data      3055000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      3055000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 18975.155280                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 18975.155280                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 503488692500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 16376.498106                       # Cycle average of tags in use
system.l2.tags.total_refs                    26593092                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  16673145                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.594966                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    1638.850501                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         2.008125                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     14735.639480                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.100027                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000123                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.899392                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999542                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          340                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         2565                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2        12303                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1176                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 480127401                       # Number of tag accesses
system.l2.tags.data_accesses                480127401                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 503488692500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst         152640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data      882296768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          882449408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       152640                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        152640                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    451633856                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       451633856                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            2385                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data        13785887                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            13788272                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      7056779                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            7056779                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            303165                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data        1752366600                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1752669764                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       303165                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           303165                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      897008935                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            897008935                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      897008935                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           303165                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data       1752366600                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2649678700                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   7056776.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      2385.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples  13785042.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.013426348750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       438428                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       438428                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            29853490                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            6635677                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    13788272                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    7056779                       # Number of write requests accepted
system.mem_ctrls.readBursts                  13788272                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  7056779                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    845                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     3                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            872182                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            868179                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            860625                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            863075                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            863829                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            858527                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            853997                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            853477                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            850864                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            857211                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           862087                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           862990                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           858355                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           861569                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           867879                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           872581                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            443743                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            442712                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            439644                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            440529                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            441579                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            439525                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            439900                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            440506                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            438872                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            440403                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           442362                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           441941                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           440080                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           440582                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           441858                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           442510                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.69                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.45                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 458741274750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                68937135000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            717255531000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     33272.44                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                52022.44                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  9290982                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 2710694                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 67.39                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                38.41                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              13788272                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              7056779                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 4477032                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 4538262                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 3324170                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1447835                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     119                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  12911                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  15249                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 107103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 195703                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 279215                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 355997                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 415285                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 451714                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 473750                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 489012                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 501442                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 517112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 535484                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 557998                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 573989                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 512848                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 485378                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 462213                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  53514                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  29727                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  13010                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   4934                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   2194                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1332                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    999                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    860                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    785                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    682                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    611                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    579                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    561                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    537                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    526                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    516                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    515                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    531                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    467                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    437                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    427                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    425                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      8842482                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    150.865204                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   100.210750                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   204.940621                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      5798818     65.58%     65.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1817658     20.56%     86.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       469631      5.31%     91.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       175520      1.98%     93.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        96800      1.09%     94.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        66818      0.76%     95.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        88548      1.00%     96.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        94588      1.07%     97.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       234101      2.65%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      8842482                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       438428                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      31.447289                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     24.816316                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    241.728264                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-8191       438423    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-16383            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-24575            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::155648-163839            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        438428                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       438428                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.095564                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.088286                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.513541                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           421091     96.05%     96.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             2599      0.59%     96.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             8124      1.85%     98.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             4394      1.00%     99.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1472      0.34%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              547      0.12%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              163      0.04%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               36      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        438428                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              882395328                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   54080                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               451631744                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               882449408                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            451633856                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1752.56                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       897.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1752.67                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    897.01                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        20.70                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    13.69                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    7.01                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  503488609500                       # Total gap between requests
system.mem_ctrls.avgGap                      24153.87                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst       152640                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data    882242688                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    451631744                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 303164.703147727647                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1752259189.018430709839                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 897004740.578161120415                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         2385                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data     13785887                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      7056779                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     75561000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data 717179970000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 12754861898750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     31681.76                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     52022.77                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1807462.29                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    57.58                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          31581926460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          16786165440                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         49219847040                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        18419333760                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     39744466320.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     218993061780                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       8924448000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       383669248800                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        762.021580                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  19376868000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  16812380000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 467299444500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          31553502120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          16771053750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         49222381740                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        18416880360                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     39744466320.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     219176000430                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       8770394400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       383654679120                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        761.992642                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  19018043750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  16812380000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 467658268750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 503488692500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst     45622054                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         45622054                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     45622054                       # number of overall hits
system.cpu.icache.overall_hits::total        45622054                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3041                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3041                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3041                       # number of overall misses
system.cpu.icache.overall_misses::total          3041                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    246792498                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    246792498                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    246792498                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    246792498                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     45625095                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     45625095                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     45625095                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     45625095                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000067                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000067                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000067                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000067                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 81155.047024                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 81155.047024                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 81155.047024                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 81155.047024                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1780                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                21                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    84.761905                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           24                       # number of writebacks
system.cpu.icache.writebacks::total                24                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          655                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          655                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          655                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          655                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2386                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2386                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2386                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2386                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    201311000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    201311000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    201311000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    201311000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000052                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000052                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000052                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000052                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 84371.751886                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 84371.751886                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 84371.751886                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 84371.751886                       # average overall mshr miss latency
system.cpu.icache.replacements                     24                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     45622054                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        45622054                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3041                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3041                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    246792498                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    246792498                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     45625095                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     45625095                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000067                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000067                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 81155.047024                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 81155.047024                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          655                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          655                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2386                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2386                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    201311000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    201311000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000052                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000052                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 84371.751886                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 84371.751886                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 503488692500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse          1801.716663                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            45624440                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2386                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          19121.726739                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst  1801.716663                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.439872                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.439872                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024         2362                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4         2362                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.576660                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         182502766                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        182502766                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 503488692500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 503488692500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 503488692500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 503488692500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 503488692500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    118253346                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        118253346                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    118253520                       # number of overall hits
system.cpu.dcache.overall_hits::total       118253520                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data     78563065                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       78563065                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data     78563071                       # number of overall misses
system.cpu.dcache.overall_misses::total      78563071                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 6060527376809                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 6060527376809                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 6060527376809                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 6060527376809                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    196816411                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    196816411                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    196816591                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    196816591                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.399169                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.399169                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.399169                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.399169                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 77142.196232                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 77142.196232                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 77142.190340                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 77142.190340                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs    543787365                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets     42438459                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           8925105                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets          313497                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    60.927840                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   135.371181                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      7225262                       # number of writebacks
system.cpu.dcache.writebacks::total           7225262                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data     64079286                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     64079286                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data     64079286                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     64079286                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data     14483779                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     14483779                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data     14483785                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     14483785                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 1461034641700                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 1461034641700                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 1461035129700                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 1461035129700                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.073590                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.073590                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.073590                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.073590                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 100873.856312                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 100873.856312                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 100873.848217                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 100873.848217                       # average overall mshr miss latency
system.cpu.dcache.replacements               14479693                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     86243695                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        86243695                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data     35316344                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      35316344                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data 2232040640500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 2232040640500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    121560039                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    121560039                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.290526                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.290526                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 63201.350641                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 63201.350641                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data     27538954                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total     27538954                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data      7777390                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      7777390                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data 688274239500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 688274239500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.063980                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.063980                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 88496.814420                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 88496.814420                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     32009607                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       32009607                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data     43246594                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     43246594                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 3828482680389                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 3828482680389                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     75256201                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     75256201                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.574658                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.574658                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 88526.802374                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 88526.802374                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data     36540332                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total     36540332                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data      6706262                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      6706262                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data 772756473280                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 772756473280                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.089112                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.089112                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 115229.090853                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 115229.090853                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          174                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           174                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            6                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            6                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data          180                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total          180                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.033333                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.033333                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            6                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            6                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       488000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       488000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.033333                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.033333                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 81333.333333                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 81333.333333                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_hits::.cpu.data           44                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_hits::total           44                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_misses::.cpu.data          127                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total          127                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data      4055920                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total      4055920                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data          171                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total          171                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data     0.742690                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total     0.742690                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 31936.377953                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 31936.377953                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data          127                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total          127                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data      3928920                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total      3928920                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data     0.742690                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total     0.742690                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 30936.377953                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 30936.377953                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          189                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          189                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            7                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            7                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       695500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       695500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data          196                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          196                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.035714                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.035714                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 99357.142857                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 99357.142857                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            5                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            5                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       529500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       529500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.025510                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.025510                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data       105900                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total       105900                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data          164                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          164                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data          164                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          164                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 503488692500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          4095.034472                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           132737662                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          14483789                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              9.164568                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  4095.034472                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999764                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999764                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          328                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1         2701                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         1067                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        1589019397                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       1589019397                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 503488692500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 503488692500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
