{"vcs1":{"timestamp_begin":1746973735.623748502, "rt":7.02, "ut":6.70, "st":0.24}}
{"vcselab":{"timestamp_begin":1746973742.728176518, "rt":0.28, "ut":0.16, "st":0.11}}
{"link":{"timestamp_begin":1746973743.066756995, "rt":0.29, "ut":0.15, "st":0.14}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1746973735.277877695}
{"VCS_COMP_START_TIME": 1746973735.277877695}
{"VCS_COMP_END_TIME": 1746973743.427204697}
{"VCS_USER_OPTIONS": "-sverilog -timescale=1ns/1ns -full64 -f filelist.f -ntb_opts -uvm -o simv"}
{"vcs1": {"peak_mem": 368732}}
{"vcselab": {"peak_mem": 174700}}
