// Seed: 3733740048
module module_0 (
    output logic id_0
    , id_5,
    input id_1,
    input id_2,
    input logic id_3,
    input tri0 id_4
);
  assign id_0 = 1;
  type_11 id_6 (
      .id_0(id_2 == id_3),
      .id_1(id_4[1 : (1)**1]),
      .id_2(id_3),
      .id_3(1),
      .id_4(1),
      .id_5(id_2)
  );
  logic id_7 = 1'b0;
endmodule
