
;; Function HAL_CORDIC_MspInit (HAL_CORDIC_MspInit, funcdef_no=331, decl_uid=8704, cgraph_uid=335, symbol_order=334)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs




Pass 1 for finding pseudo/allocno costs

    r113: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS


;;   ======================================================
;;   -- basic block 2 from 6 to 6 -- before reload
;;   ======================================================

;;	  0--> b  0: i   6 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 6
;;   new tail = 6


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


HAL_CORDIC_MspInit

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} 
;;    total ref usage 32{25d,7u,0e} in 1{1 regular + 0 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 4 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 9 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":328:3 -1
     (nil))
(note 9 6 0 NOTE_INSN_DELETED)

;; Function HAL_CORDIC_Init (HAL_CORDIC_Init, funcdef_no=329, decl_uid=8700, cgraph_uid=333, symbol_order=332)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 8 n_edges 9 count 8 (    1)


HAL_CORDIC_Init

Dataflow summary:
def_info->table_size = 116, use_info->table_size = 56
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={3d,4u} r1={2d} r2={2d} r3={2d} r7={1d,7u} r12={2d} r13={1d,8u} r14={2d} r15={1d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={3d} r101={1d} r102={1d,7u} r103={1d,6u} r104={1d} r105={1d} r106={1d} r113={1d,1u} r114={2d,1u} r115={1d,9u} r118={1d,2u} r121={1d,7u} r127={1d,1u} r130={1d,2u} 
;;    total ref usage 172{117d,55u,0e} in 35{34 regular + 1 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d2(0){ }d4(1){ }d6(2){ }d8(3){ }d9(7){ }d12(13){ }d14(14){ }d17(16){ }d19(17){ }d21(18){ }d23(19){ }d25(20){ }d27(21){ }d29(22){ }d31(23){ }d33(24){ }d35(25){ }d37(26){ }d39(27){ }d41(28){ }d43(29){ }d45(30){ }d47(31){ }d104(102){ }d105(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 0 )->[2]->( 6 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(102){ }u3(103){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 115 130
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 115 130
;; live  kill	 100 [cc]
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115

( 2 )->[3]->( 4 5 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u7(7){ }u8(13){ }u9(102){ }u10(103){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115
;; lr  def 	 100 [cc] 113 118
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115
;; live  gen 	 113 118
;; live  kill	 100 [cc]
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 115
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 115

( 3 )->[4]->( 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u15(7){ }u16(13){ }u17(102){ }u18(103){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 115
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 115
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 115
;; live  gen 	
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115

( 4 3 )->[5]->( 7 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u23(7){ }u24(13){ }u25(102){ }u26(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115
;; lr  def 	 114 121 127
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115
;; live  gen 	 114 121 127
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114

( 2 )->[6]->( 7 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u42(7){ }u43(13){ }u44(102){ }u45(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 114
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 114
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114

( 6 5 )->[7]->( 1 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u46(7){ }u47(13){ }u48(102){ }u49(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; lr  def 	 0 [r0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; live  gen 	 0 [r0]
;; live  kill	
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 7 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u52(0){ }u53(7){ }u54(13){ }u55(102){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 10 to worklist
  Adding insn 19 to worklist
  Adding insn 15 to worklist
  Adding insn 27 to worklist
  Adding insn 24 to worklist
  Adding insn 91 to worklist
  Adding insn 51 to worklist
  Adding insn 47 to worklist
  Adding insn 44 to worklist
  Adding insn 41 to worklist
  Adding insn 38 to worklist
  Adding insn 35 to worklist
  Adding insn 32 to worklist
  Adding insn 60 to worklist
Finished finding needed instructions:
processing block 7 lr out =  0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
  Adding insn 59 to worklist
processing block 6 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
  Adding insn 5 to worklist
processing block 5 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
  Adding insn 4 to worklist
  Adding insn 49 to worklist
  Adding insn 31 to worklist
processing block 4 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115
processing block 3 lr out =  0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 115
  Adding insn 18 to worklist
processing block 2 lr out =  0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115
  Adding insn 9 to worklist
  Adding insn 90 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 8 n_edges 9 count 8 (    1)

Pass 0 for finding pseudo/allocno costs


  r130 costs: LO_REGS:2000 HI_REGS:4000 CALLER_SAVE_REGS:4000 EVEN_REG:4000 GENERAL_REGS:4000 VFP_D0_D7_REGS:40000 VFP_LO_REGS:40000 ALL_REGS:40000 MEM:21000
  r127 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:12285
  r121 costs: LO_REGS:0 HI_REGS:9828 CALLER_SAVE_REGS:9828 EVEN_REG:9828 GENERAL_REGS:9828 VFP_D0_D7_REGS:93366 VFP_LO_REGS:93366 ALL_REGS:93366 MEM:54054
  r118 costs: LO_REGS:0 HI_REGS:1638 CALLER_SAVE_REGS:1638 EVEN_REG:1638 GENERAL_REGS:1638 VFP_D0_D7_REGS:36855 VFP_LO_REGS:36855 ALL_REGS:36855 MEM:24570
  r115 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:112330 VFP_LO_REGS:112330 ALL_REGS:112330 MEM:69220
  r114 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25710 VFP_LO_REGS:25710 ALL_REGS:25710 MEM:11719
  r113 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:10890


Pass 1 for finding pseudo/allocno costs

    r130: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r129: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r128: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r127: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r126: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r125: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r124: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r123: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r122: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r121: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r120: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r119: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r118: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r117: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r116: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r115: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r114: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r113: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r130 costs: LO_REGS:2000 HI_REGS:6000 CALLER_SAVE_REGS:6000 EVEN_REG:6000 GENERAL_REGS:4000 VFP_D0_D7_REGS:60000 VFP_LO_REGS:60000 ALL_REGS:45000 MEM:40000
  r127 costs: GENERAL_REGS:0 MEM:16380
  r121 costs: LO_REGS:0 HI_REGS:9828 CALLER_SAVE_REGS:9828 EVEN_REG:9828 GENERAL_REGS:9828 VFP_D0_D7_REGS:98280 VFP_LO_REGS:98280 ALL_REGS:98280 MEM:65520
  r118 costs: LO_REGS:0 HI_REGS:1638 CALLER_SAVE_REGS:1638 EVEN_REG:1638 GENERAL_REGS:1638 VFP_D0_D7_REGS:36855 VFP_LO_REGS:36855 ALL_REGS:36855 MEM:24570
  r115 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:117330 VFP_LO_REGS:117330 ALL_REGS:117330 MEM:78220
  r114 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:44985 VFP_LO_REGS:44985 ALL_REGS:29985 MEM:29990
  r113 costs: GENERAL_REGS:0 MEM:10890

;;   ======================================================
;;   -- basic block 2 from 90 to 10 -- before reload
;;   ======================================================

;;	  0--> b  0: i   8 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  90 r130=r0                                 :cortex_m4_ex:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  1--> b  0: i   9 r115=r130                               :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  10 {pc={(r130==0)?L65:pc};clobber cc;}     :cortex_m4_ex*3:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 2
;;   new head = 8
;;   new tail = 10

;;   ======================================================
;;   -- basic block 3 from 12 to 19 -- before reload
;;   ======================================================

;;	  0--> b  0: i  12 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  13 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  15 r118=zxn([r115+0x21])                   :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  18 r113=r118&0xff                          :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  19 {pc={(r118!=0)?L28:pc};clobber cc;}     :cortex_m4_ex*3:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 12
;;   new tail = 19

;;   ======================================================
;;   -- basic block 4 from 21 to 27 -- before reload
;;   ======================================================

;;	  0--> b  0: i  21 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  24 [r115+0x20]=r113#0                      :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  25 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  27 {call [`HAL_CORDIC_MspInit'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 21
;;   new tail = 27

;;   ======================================================
;;   -- basic block 5 from 30 to 91 -- before reload
;;   ======================================================

;;	  0--> b  0: i  30 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  31 r121=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  49 r127=0x1                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  32 [r115+0x24]=r121                        :cortex_m4_a:@GENERAL_REGS+0(0)@VFP_LO_REGS+0(0)
;;	  2--> b  0: i  33 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  35 [r115+0x4]=r121                         :cortex_m4_a:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  36 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  38 [r115+0x8]=r121                         :cortex_m4_a:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  39 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  41 [r115+0xc]=r121                         :cortex_m4_a:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  42 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  44 [r115+0x10]=r121                        :cortex_m4_a:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  45 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  47 [r115+0x14]=r121                        :cortex_m4_a:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  48 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  51 [r115+0x21]=r127#0                      :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  52 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i   4 r114=r121                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 10--> b  0: i  91 pc=L53                                  :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 10
;;   new head = 30
;;   new tail = 91

;;   ======================================================
;;   -- basic block 6 from 5 to 5 -- before reload
;;   ======================================================

;;	  0--> b  0: i   5 r114=0x1                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 5
;;   new tail = 5

;;   ======================================================
;;   -- basic block 7 from 59 to 60 -- before reload
;;   ======================================================

;;	  0--> b  0: i  59 r0=r114                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  60 use r0                                  :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 59
;;   new tail = 60


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


HAL_CORDIC_Init

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={3d,4u} r1={2d} r2={2d} r3={2d} r7={1d,7u} r12={2d} r13={1d,8u} r14={2d} r15={1d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={3d} r101={1d} r102={1d,7u} r103={1d,6u} r104={1d} r105={1d} r106={1d} r113={1d,1u} r114={2d,1u} r115={1d,9u} r118={1d,2u} r121={1d,7u} r127={1d,1u} r130={1d,2u} 
;;    total ref usage 172{117d,55u,0e} in 35{34 regular + 1 call} insns.
(note 1 0 6 NOTE_INSN_DELETED)
(note 6 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 6 3 2 NOTE_INSN_DELETED)
(note 3 2 8 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 8 3 90 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":204:3 -1
     (nil))
(insn 90 8 9 2 (set (reg:SI 130)
        (reg:SI 0 r0 [ hcordic ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":202:1 728 {*thumb2_movsi_vfp}
     (nil))
(insn 9 90 10 2 (set (reg/v/f:SI 115 [ hcordic ])
        (reg:SI 130)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":204:6 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 10 9 11 2 (parallel [
            (set (pc)
                (if_then_else (eq (reg:SI 130)
                        (const_int 0 [0]))
                    (label_ref:SI 65)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":204:6 1024 {*thumb2_cbz}
     (expr_list:REG_DEAD (reg:SI 130)
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (int_list:REG_BR_PROB 194239900 (nil))))
 -> 65)
(note 11 10 17 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(note 17 11 12 3 NOTE_INSN_DELETED)
(debug_insn 12 17 13 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":211:3 -1
     (nil))
(debug_insn 13 12 15 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":232:3 -1
     (nil))
(insn 15 13 18 3 (set (reg:SI 118 [ hcordic_5(D)->State ])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 115 [ hcordic ])
                    (const_int 33 [0x21])) [0 hcordic_5(D)->State+0 S1 A8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":232:14 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 18 15 19 3 (set (reg:SI 113 [ _1 ])
        (and:SI (reg:SI 118 [ hcordic_5(D)->State ])
            (const_int 255 [0xff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":232:6 90 {*arm_andsi3_insn}
     (nil))
(jump_insn 19 18 20 3 (parallel [
            (set (pc)
                (if_then_else (ne (reg:SI 118 [ hcordic_5(D)->State ])
                        (const_int 0 [0]))
                    (label_ref 28)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":232:6 1025 {*thumb2_cbnz}
     (expr_list:REG_DEAD (reg:SI 118 [ hcordic_5(D)->State ])
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (int_list:REG_BR_PROB 719407028 (nil))))
 -> 28)
(note 20 19 21 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 21 20 24 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":235:5 -1
     (nil))
(insn 24 21 25 4 (set (mem:QI (plus:SI (reg/v/f:SI 115 [ hcordic ])
                (const_int 32 [0x20])) [0 hcordic_5(D)->Lock+0 S1 A32])
        (subreg:QI (reg:SI 113 [ _1 ]) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":235:19 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(debug_insn 25 24 27 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":238:5 -1
     (nil))
(call_insn 27 25 28 4 (parallel [
            (call (mem:SI (symbol_ref/i:SI ("HAL_CORDIC_MspInit") [flags 0x3]  <function_decl 00000000068b8700 HAL_CORDIC_MspInit>) [0 HAL_CORDIC_MspInit S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":238:5 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_CALL_DECL (symbol_ref/i:SI ("HAL_CORDIC_MspInit") [flags 0x3]  <function_decl 00000000068b8700 HAL_CORDIC_MspInit>)
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(code_label 28 27 29 5 5 (nil) [1 uses])
(note 29 28 30 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 30 29 31 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":243:3 -1
     (nil))
(insn 31 30 49 5 (set (reg:SI 121)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":243:22 728 {*thumb2_movsi_vfp}
     (nil))
(insn 49 31 32 5 (set (reg:SI 127)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":257:18 728 {*thumb2_movsi_vfp}
     (nil))
(insn 32 49 33 5 (set (mem/v:SI (plus:SI (reg/v/f:SI 115 [ hcordic ])
                (const_int 36 [0x24])) [1 hcordic_5(D)->ErrorCode+0 S4 A32])
        (reg:SI 121)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":243:22 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 33 32 35 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":246:3 -1
     (nil))
(insn 35 33 36 5 (set (mem/f:SI (plus:SI (reg/v/f:SI 115 [ hcordic ])
                (const_int 4 [0x4])) [2 hcordic_5(D)->pInBuff+0 S4 A32])
        (reg:SI 121)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":246:20 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 36 35 38 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":247:3 -1
     (nil))
(insn 38 36 39 5 (set (mem/f:SI (plus:SI (reg/v/f:SI 115 [ hcordic ])
                (const_int 8 [0x8])) [2 hcordic_5(D)->pOutBuff+0 S4 A32])
        (reg:SI 121)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":247:21 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 39 38 41 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":250:3 -1
     (nil))
(insn 41 39 42 5 (set (mem:SI (plus:SI (reg/v/f:SI 115 [ hcordic ])
                (const_int 12 [0xc])) [1 hcordic_5(D)->NbCalcToOrder+0 S4 A32])
        (reg:SI 121)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":250:26 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 42 41 44 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":251:3 -1
     (nil))
(insn 44 42 45 5 (set (mem:SI (plus:SI (reg/v/f:SI 115 [ hcordic ])
                (const_int 16 [0x10])) [1 hcordic_5(D)->NbCalcToGet+0 S4 A32])
        (reg:SI 121)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":251:24 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 45 44 47 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":254:3 -1
     (nil))
(insn 47 45 48 5 (set (mem:SI (plus:SI (reg/v/f:SI 115 [ hcordic ])
                (const_int 20 [0x14])) [1 hcordic_5(D)->DMADirection+0 S4 A32])
        (reg:SI 121)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":254:25 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 48 47 51 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":257:3 -1
     (nil))
(insn 51 48 52 5 (set (mem/v:QI (plus:SI (reg/v/f:SI 115 [ hcordic ])
                (const_int 33 [0x21])) [0 hcordic_5(D)->State+0 S1 A8])
        (subreg:QI (reg:SI 127) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":257:18 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 127)
        (expr_list:REG_DEAD (reg/v/f:SI 115 [ hcordic ])
            (nil))))
(debug_insn 52 51 4 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":260:3 -1
     (nil))
(insn 4 52 91 5 (set (reg:SI 114 [ <retval> ])
        (reg:SI 121)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":260:10 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 121)
        (expr_list:REG_EQUAL (const_int 0 [0])
            (nil))))
(jump_insn 91 4 92 5 (set (pc)
        (label_ref 53)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":260:10 284 {*arm_jump}
     (nil)
 -> 53)
(barrier 92 91 65)
(code_label 65 92 64 6 6 (nil) [1 uses])
(note 64 65 5 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 5 64 53 6 (set (reg:SI 114 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":207:12 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 53 5 54 7 4 (nil) [1 uses])
(note 54 53 59 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 59 54 60 7 (set (reg/i:SI 0 r0)
        (reg:SI 114 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":261:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 114 [ <retval> ])
        (nil)))
(insn 60 59 93 7 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":261:1 -1
     (nil))
(note 93 60 0 NOTE_INSN_DELETED)

;; Function HAL_CORDIC_MspDeInit (HAL_CORDIC_MspDeInit, funcdef_no=349, decl_uid=8706, cgraph_uid=336, symbol_order=335)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs




Pass 1 for finding pseudo/allocno costs

    r113: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS


;;   ======================================================
;;   -- basic block 2 from 6 to 8 -- before reload
;;   ======================================================

;;	  0--> b  0: i   6 loc entry_value                         :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i   7 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i   8 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 6
;;   new tail = 8


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


HAL_CORDIC_MspDeInit

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} 
;;    total ref usage 32{25d,7u,0e} in 3{3 regular + 0 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 4 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 7 2 (var_location:SI hcordic (entry_value:SI (reg:SI 0 r0 [ hcordic ]))) -1
     (nil))
(debug_insn 7 6 8 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":328:3 -1
     (nil))
(debug_insn 8 7 11 2 (var_location:SI hcordic (clobber (const_int 0 [0]))) -1
     (nil))
(note 11 8 0 NOTE_INSN_DELETED)

;; Function HAL_CORDIC_DeInit (HAL_CORDIC_DeInit, funcdef_no=330, decl_uid=8702, cgraph_uid=334, symbol_order=333)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 6 n_edges 6 count 6 (    1)


HAL_CORDIC_DeInit

Dataflow summary:
def_info->table_size = 113, use_info->table_size = 46
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={3d,4u} r1={2d} r2={2d} r3={2d} r7={1d,5u} r12={2d} r13={1d,6u} r14={2d} r15={1d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={2d} r101={1d} r102={1d,5u} r103={1d,4u} r104={1d} r105={1d} r106={1d} r113={2d,1u} r114={1d,9u} r115={1d,1u} r117={1d,9u} r128={1d,2u} 
;;    total ref usage 160{114d,46u,0e} in 33{32 regular + 1 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d2(0){ }d4(1){ }d6(2){ }d8(3){ }d9(7){ }d12(13){ }d14(14){ }d17(16){ }d19(17){ }d21(18){ }d23(19){ }d25(20){ }d27(21){ }d29(22){ }d31(23){ }d33(24){ }d35(25){ }d37(26){ }d39(27){ }d41(28){ }d43(29){ }d45(30){ }d47(31){ }d103(102){ }d104(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 0 )->[2]->( 4 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(102){ }u3(103){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 114 128
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 114 128
;; live  kill	 100 [cc]
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114

( 2 )->[3]->( 5 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u7(7){ }u8(13){ }u9(102){ }u10(103){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 113 115 117
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; live  gen 	 113 115 117
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113

( 2 )->[4]->( 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u32(7){ }u33(13){ }u34(102){ }u35(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 113
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 113
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113

( 4 3 )->[5]->( 1 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u36(7){ }u37(13){ }u38(102){ }u39(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; lr  def 	 0 [r0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; live  gen 	 0 [r0]
;; live  kill	
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 5 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u42(0){ }u43(7){ }u44(13){ }u45(102){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 10 to worklist
  Adding insn 61 to worklist
  Adding insn 45 to worklist
  Adding insn 41 to worklist
  Adding insn 37 to worklist
  Adding insn 34 to worklist
  Adding insn 31 to worklist
  Adding insn 28 to worklist
  Adding insn 25 to worklist
  Adding insn 22 to worklist
  Adding insn 19 to worklist
  Adding insn 16 to worklist
  Adding insn 54 to worklist
Finished finding needed instructions:
processing block 5 lr out =  0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
  Adding insn 53 to worklist
processing block 4 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
  Adding insn 5 to worklist
processing block 3 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
  Adding insn 4 to worklist
  Adding insn 21 to worklist
  Adding insn 14 to worklist
processing block 2 lr out =  0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
  Adding insn 9 to worklist
  Adding insn 60 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 6 n_edges 6 count 6 (    1)

Pass 0 for finding pseudo/allocno costs


  r128 costs: LO_REGS:2000 HI_REGS:4000 CALLER_SAVE_REGS:4000 EVEN_REG:4000 GENERAL_REGS:4000 VFP_D0_D7_REGS:40000 VFP_LO_REGS:40000 ALL_REGS:40000 MEM:21000
  r117 costs: LO_REGS:0 HI_REGS:8280 CALLER_SAVE_REGS:8280 EVEN_REG:8280 GENERAL_REGS:8280 MEM:59340
  r115 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:10350
  r114 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:103150 VFP_LO_REGS:103150 ALL_REGS:103150 MEM:63100
  r113 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:26226 VFP_LO_REGS:26226 ALL_REGS:26226 MEM:12235


Pass 1 for finding pseudo/allocno costs

    r128: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r127: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r126: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r125: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r124: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r123: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r122: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r121: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r120: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r119: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r118: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r117: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r116: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r115: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r114: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r113: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r128 costs: LO_REGS:2000 HI_REGS:6000 CALLER_SAVE_REGS:6000 EVEN_REG:6000 GENERAL_REGS:4000 VFP_D0_D7_REGS:60000 VFP_LO_REGS:60000 ALL_REGS:45000 MEM:40000
  r117 costs: LO_REGS:0 HI_REGS:8280 CALLER_SAVE_REGS:8280 EVEN_REG:8280 GENERAL_REGS:8280 MEM:69000
  r115 costs: GENERAL_REGS:0 MEM:13800
  r114 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:108150 VFP_LO_REGS:108150 ALL_REGS:108150 MEM:72100
  r113 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:44985 VFP_LO_REGS:44985 ALL_REGS:29985 MEM:29990

;;   ======================================================
;;   -- basic block 2 from 60 to 10 -- before reload
;;   ======================================================

;;	  0--> b  0: i   8 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  60 r128=r0                                 :cortex_m4_ex:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  1--> b  0: i   9 r114=r128                               :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  10 {pc={(r128==0)?L59:pc};clobber cc;}     :cortex_m4_ex*3:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 2
;;   new head = 8
;;   new tail = 10

;;   ======================================================
;;   -- basic block 3 from 12 to 61 -- before reload
;;   ======================================================

;;	  0--> b  0: i  12 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  13 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  14 r115=0x2                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  16 [r114+0x21]=r115#0                      :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  17 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  19 {call [`HAL_CORDIC_MspDeInit'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  20 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  21 r117=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  22 [r114+0x24]=r117                        :cortex_m4_a:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  23 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  25 [r114+0x4]=r117                         :cortex_m4_a:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  26 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  28 [r114+0x8]=r117                         :cortex_m4_a:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  29 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  31 [r114+0xc]=r117                         :cortex_m4_a:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  32 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  34 [r114+0x10]=r117                        :cortex_m4_a:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  35 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  37 [r114+0x14]=r117                        :cortex_m4_a:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  38 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 10--> b  0: i  41 [r114+0x21]=r117#0                      :cortex_m4_a:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 10--> b  0: i  42 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 11--> b  0: i  45 [r114+0x20]=r117#0                      :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 11--> b  0: i  46 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 12--> b  0: i   4 r113=r117                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 13--> b  0: i  61 pc=L47                                  :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 13
;;   new head = 12
;;   new tail = 61

;;   ======================================================
;;   -- basic block 4 from 5 to 5 -- before reload
;;   ======================================================

;;	  0--> b  0: i   5 r113=0x1                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 5
;;   new tail = 5

;;   ======================================================
;;   -- basic block 5 from 53 to 54 -- before reload
;;   ======================================================

;;	  0--> b  0: i  53 r0=r113                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  54 use r0                                  :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 53
;;   new tail = 54


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


HAL_CORDIC_DeInit

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={3d,4u} r1={2d} r2={2d} r3={2d} r7={1d,5u} r12={2d} r13={1d,6u} r14={2d} r15={1d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={2d} r101={1d} r102={1d,5u} r103={1d,4u} r104={1d} r105={1d} r106={1d} r113={2d,1u} r114={1d,9u} r115={1d,1u} r117={1d,9u} r128={1d,2u} 
;;    total ref usage 160{114d,46u,0e} in 33{32 regular + 1 call} insns.
(note 1 0 6 NOTE_INSN_DELETED)
(note 6 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 6 3 2 NOTE_INSN_DELETED)
(note 3 2 8 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 8 3 60 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":271:3 -1
     (nil))
(insn 60 8 9 2 (set (reg:SI 128)
        (reg:SI 0 r0 [ hcordic ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":269:1 728 {*thumb2_movsi_vfp}
     (nil))
(insn 9 60 10 2 (set (reg/v/f:SI 114 [ hcordic ])
        (reg:SI 128)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":271:6 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 10 9 11 2 (parallel [
            (set (pc)
                (if_then_else (eq (reg:SI 128)
                        (const_int 0 [0]))
                    (label_ref:SI 59)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":271:6 1024 {*thumb2_cbz}
     (expr_list:REG_DEAD (reg:SI 128)
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (int_list:REG_BR_PROB 332323100 (nil))))
 -> 59)
(note 11 10 12 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 12 11 13 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":278:3 -1
     (nil))
(debug_insn 13 12 14 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":281:3 -1
     (nil))
(insn 14 13 16 3 (set (reg:SI 115)
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":281:18 728 {*thumb2_movsi_vfp}
     (nil))
(insn 16 14 17 3 (set (mem/v:QI (plus:SI (reg/v/f:SI 114 [ hcordic ])
                (const_int 33 [0x21])) [0 hcordic_3(D)->State+0 S1 A8])
        (subreg:QI (reg:SI 115) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":281:18 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 115)
        (nil)))
(debug_insn 17 16 19 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":293:3 -1
     (nil))
(call_insn 19 17 20 3 (parallel [
            (call (mem:SI (symbol_ref/i:SI ("HAL_CORDIC_MspDeInit") [flags 0x3]  <function_decl 00000000068b8800 HAL_CORDIC_MspDeInit>) [0 HAL_CORDIC_MspDeInit S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":293:3 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_CALL_DECL (symbol_ref/i:SI ("HAL_CORDIC_MspDeInit") [flags 0x3]  <function_decl 00000000068b8800 HAL_CORDIC_MspDeInit>)
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(debug_insn 20 19 21 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":297:3 -1
     (nil))
(insn 21 20 22 3 (set (reg:SI 117)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":297:22 728 {*thumb2_movsi_vfp}
     (nil))
(insn 22 21 23 3 (set (mem/v:SI (plus:SI (reg/v/f:SI 114 [ hcordic ])
                (const_int 36 [0x24])) [1 hcordic_3(D)->ErrorCode+0 S4 A32])
        (reg:SI 117)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":297:22 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 23 22 25 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":300:3 -1
     (nil))
(insn 25 23 26 3 (set (mem/f:SI (plus:SI (reg/v/f:SI 114 [ hcordic ])
                (const_int 4 [0x4])) [2 hcordic_3(D)->pInBuff+0 S4 A32])
        (reg:SI 117)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":300:20 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 26 25 28 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":301:3 -1
     (nil))
(insn 28 26 29 3 (set (mem/f:SI (plus:SI (reg/v/f:SI 114 [ hcordic ])
                (const_int 8 [0x8])) [2 hcordic_3(D)->pOutBuff+0 S4 A32])
        (reg:SI 117)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":301:21 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 29 28 31 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":304:3 -1
     (nil))
(insn 31 29 32 3 (set (mem:SI (plus:SI (reg/v/f:SI 114 [ hcordic ])
                (const_int 12 [0xc])) [1 hcordic_3(D)->NbCalcToOrder+0 S4 A32])
        (reg:SI 117)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":304:26 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 32 31 34 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":305:3 -1
     (nil))
(insn 34 32 35 3 (set (mem:SI (plus:SI (reg/v/f:SI 114 [ hcordic ])
                (const_int 16 [0x10])) [1 hcordic_3(D)->NbCalcToGet+0 S4 A32])
        (reg:SI 117)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":305:24 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 35 34 37 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":308:3 -1
     (nil))
(insn 37 35 38 3 (set (mem:SI (plus:SI (reg/v/f:SI 114 [ hcordic ])
                (const_int 20 [0x14])) [1 hcordic_3(D)->DMADirection+0 S4 A32])
        (reg:SI 117)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":308:25 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 38 37 41 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":311:3 -1
     (nil))
(insn 41 38 42 3 (set (mem/v:QI (plus:SI (reg/v/f:SI 114 [ hcordic ])
                (const_int 33 [0x21])) [0 hcordic_3(D)->State+0 S1 A8])
        (subreg:QI (reg:SI 117) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":311:18 263 {*arm_movqi_insn}
     (nil))
(debug_insn 42 41 45 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":314:3 -1
     (nil))
(insn 45 42 46 3 (set (mem:QI (plus:SI (reg/v/f:SI 114 [ hcordic ])
                (const_int 32 [0x20])) [0 hcordic_3(D)->Lock+0 S1 A32])
        (subreg:QI (reg:SI 117) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":314:17 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg/v/f:SI 114 [ hcordic ])
        (nil)))
(debug_insn 46 45 4 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":317:3 -1
     (nil))
(insn 4 46 61 3 (set (reg:SI 113 [ <retval> ])
        (reg:SI 117)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":317:10 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 117)
        (expr_list:REG_EQUAL (const_int 0 [0])
            (nil))))
(jump_insn 61 4 62 3 (set (pc)
        (label_ref 47)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":317:10 284 {*arm_jump}
     (nil)
 -> 47)
(barrier 62 61 59)
(code_label 59 62 58 4 15 (nil) [1 uses])
(note 58 59 5 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 5 58 47 4 (set (reg:SI 113 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":274:12 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 47 5 48 5 14 (nil) [1 uses])
(note 48 47 53 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 53 48 54 5 (set (reg/i:SI 0 r0)
        (reg:SI 113 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":318:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 113 [ <retval> ])
        (nil)))
(insn 54 53 63 5 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":318:1 -1
     (nil))
(note 63 54 0 NOTE_INSN_DELETED)

;; Function HAL_CORDIC_Configure (HAL_CORDIC_Configure, funcdef_no=333, decl_uid=8709, cgraph_uid=337, symbol_order=336)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 6 n_edges 6 count 6 (    1)


HAL_CORDIC_Configure

Dataflow summary:
def_info->table_size = 53, use_info->table_size = 61
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d} r3={1d} r7={1d,5u} r13={1d,5u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={1d,1u} r102={1d,5u} r103={1d,4u} r114={1d,2u} r115={1d,1u} r130={1d,1u} r131={1d,1u} r132={1d,1u} r133={2d,2u} r134={1d,4u} r135={1d,7u} r138={1d,1u} r139={1d,1u} r140={1d,1u} r141={1d,1u} r142={1d,1u} r143={1d,1u} r144={1d,1u} r145={1d,1u} r146={1d,1u} r147={1d,1u} r148={1d,1u} r149={1d,1u} r150={1d,1u} r151={1d,1u} r153={2d,2u} r155={1d,1u} r156={1d,1u} 
;;    total ref usage 115{54d,61u,0e} in 50{50 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d1(0){ }d2(1){ }d3(2){ }d4(3){ }d5(7){ }d6(13){ }d7(14){ }d8(16){ }d9(17){ }d10(18){ }d11(19){ }d12(20){ }d13(21){ }d14(22){ }d15(23){ }d16(24){ }d17(25){ }d18(26){ }d19(27){ }d20(28){ }d21(29){ }d22(30){ }d23(31){ }d25(102){ }d26(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 0 )->[2]->( 3 4 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(102){ }u3(103){ }}
;; lr  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 134 135 138 155 156
;; live  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 134 135 138 155 156
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135

( 2 )->[3]->( 5 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u10(7){ }u11(13){ }u12(102){ }u13(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; lr  def 	 114 115 130 133 139 140 141 142 143 144 145 146 147 148 149 150 151 153
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; live  gen 	 114 115 130 133 139 140 141 142 143 144 145 146 147 148 149 150 151 153
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133

( 2 )->[4]->( 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u42(7){ }u43(13){ }u44(102){ }u45(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134
;; lr  def 	 131 132 133
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134
;; live  gen 	 131 132 133
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133

( 4 3 )->[5]->( 1 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u50(7){ }u51(13){ }u52(102){ }u53(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
;; lr  def 	 0 [r0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
;; live  gen 	 0 [r0]
;; live  kill	
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 5 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u57(0){ }u58(7){ }u59(13){ }u60(102){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 24 to worklist
  Adding insn 20 to worklist
  Adding insn 69 to worklist
  Adding insn 45 to worklist
  Adding insn 28 to worklist
  Adding insn 53 to worklist
  Adding insn 51 to worklist
  Adding insn 65 to worklist
Finished finding needed instructions:
processing block 5 lr out =  0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
  Adding insn 64 to worklist
processing block 3 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
  Adding insn 5 to worklist
  Adding insn 44 to worklist
  Adding insn 72 to worklist
  Adding insn 71 to worklist
  Adding insn 41 to worklist
  Adding insn 40 to worklist
  Adding insn 39 to worklist
  Adding insn 38 to worklist
  Adding insn 37 to worklist
  Adding insn 36 to worklist
  Adding insn 35 to worklist
  Adding insn 34 to worklist
  Adding insn 33 to worklist
  Adding insn 32 to worklist
  Adding insn 31 to worklist
  Adding insn 30 to worklist
  Adding insn 29 to worklist
  Adding insn 27 to worklist
processing block 4 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
  Adding insn 6 to worklist
  Adding insn 52 to worklist
processing block 2 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
  Adding insn 23 to worklist
  Adding insn 3 to worklist
  Adding insn 68 to worklist
  Adding insn 2 to worklist
  Adding insn 67 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 6 n_edges 6 count 6 (    1)

Pass 0 for finding pseudo/allocno costs


  r156 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  r155 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  r153 costs: LO_REGS:0 HI_REGS:680 CALLER_SAVE_REGS:680 EVEN_REG:680 GENERAL_REGS:680 VFP_D0_D7_REGS:20060 VFP_LO_REGS:20060 ALL_REGS:20060 MEM:11900
  r151 costs: LO_REGS:0 HI_REGS:680 CALLER_SAVE_REGS:680 EVEN_REG:680 GENERAL_REGS:680 VFP_D0_D7_REGS:10200 VFP_LO_REGS:10200 ALL_REGS:10200 MEM:6800
  r150 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:10200 VFP_LO_REGS:10200 ALL_REGS:10200 MEM:6800
  r149 costs: LO_REGS:0 HI_REGS:680 CALLER_SAVE_REGS:680 EVEN_REG:680 GENERAL_REGS:680 VFP_D0_D7_REGS:10200 VFP_LO_REGS:10200 ALL_REGS:10200 MEM:6800
  r148 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:10200 VFP_LO_REGS:10200 ALL_REGS:10200 MEM:6800
  r147 costs: LO_REGS:0 HI_REGS:680 CALLER_SAVE_REGS:680 EVEN_REG:680 GENERAL_REGS:680 VFP_D0_D7_REGS:10200 VFP_LO_REGS:10200 ALL_REGS:10200 MEM:6800
  r146 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:10200 VFP_LO_REGS:10200 ALL_REGS:10200 MEM:6800
  r145 costs: LO_REGS:0 HI_REGS:680 CALLER_SAVE_REGS:680 EVEN_REG:680 GENERAL_REGS:680 VFP_D0_D7_REGS:10200 VFP_LO_REGS:10200 ALL_REGS:10200 MEM:6800
  r144 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:10200 VFP_LO_REGS:10200 ALL_REGS:10200 MEM:6800
  r143 costs: LO_REGS:0 HI_REGS:680 CALLER_SAVE_REGS:680 EVEN_REG:680 GENERAL_REGS:680 VFP_D0_D7_REGS:10200 VFP_LO_REGS:10200 ALL_REGS:10200 MEM:6800
  r142 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:10200 VFP_LO_REGS:10200 ALL_REGS:10200 MEM:6800
  r141 costs: LO_REGS:0 HI_REGS:680 CALLER_SAVE_REGS:680 EVEN_REG:680 GENERAL_REGS:680 VFP_D0_D7_REGS:10200 VFP_LO_REGS:10200 ALL_REGS:10200 MEM:6800
  r140 costs: LO_REGS:0 HI_REGS:680 CALLER_SAVE_REGS:680 EVEN_REG:680 GENERAL_REGS:680 VFP_D0_D7_REGS:10200 VFP_LO_REGS:10200 ALL_REGS:10200 MEM:6800
  r139 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:10200 VFP_LO_REGS:10200 ALL_REGS:10200 MEM:6800
  r138 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r135 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:45700 VFP_LO_REGS:45700 ALL_REGS:45700 MEM:24800
  r134 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:49900 VFP_LO_REGS:49900 ALL_REGS:49900 MEM:27600
  r133 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:29000 VFP_LO_REGS:29000 ALL_REGS:29000 MEM:15000
  r132 costs: LO_REGS:0 HI_REGS:1320 CALLER_SAVE_REGS:1320 EVEN_REG:1320 GENERAL_REGS:1320 VFP_D0_D7_REGS:19800 VFP_LO_REGS:19800 ALL_REGS:19800 MEM:13200
  r131 costs: LO_REGS:0 HI_REGS:1320 CALLER_SAVE_REGS:1320 EVEN_REG:1320 GENERAL_REGS:1320 VFP_D0_D7_REGS:19800 VFP_LO_REGS:19800 ALL_REGS:19800 MEM:13200
  r130 costs: LO_REGS:0 HI_REGS:680 CALLER_SAVE_REGS:680 EVEN_REG:680 GENERAL_REGS:680 VFP_D0_D7_REGS:10200 VFP_LO_REGS:10200 ALL_REGS:10200 MEM:6800
  r115 costs: LO_REGS:0 HI_REGS:680 CALLER_SAVE_REGS:680 EVEN_REG:680 GENERAL_REGS:680 VFP_D0_D7_REGS:10200 VFP_LO_REGS:10200 ALL_REGS:10200 MEM:6800
  r114 costs: LO_REGS:0 HI_REGS:680 CALLER_SAVE_REGS:680 EVEN_REG:680 GENERAL_REGS:680 VFP_D0_D7_REGS:15300 VFP_LO_REGS:15300 ALL_REGS:15300 MEM:10200


Pass 1 for finding pseudo/allocno costs

    r156: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r155: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r154: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r153: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r152: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r151: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r150: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r149: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r148: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r147: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r146: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r145: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r144: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r143: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r142: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r141: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r140: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r139: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r138: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r137: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r136: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r135: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r134: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r133: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r132: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r131: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r130: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r129: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r128: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r127: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r126: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r125: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r124: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r123: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r122: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r121: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r120: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r119: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r118: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r117: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r116: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r115: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r156 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r155 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r153 costs: LO_REGS:0 HI_REGS:680 CALLER_SAVE_REGS:680 EVEN_REG:680 GENERAL_REGS:680 VFP_D0_D7_REGS:20400 VFP_LO_REGS:20400 ALL_REGS:20400 MEM:13600
  r151 costs: LO_REGS:0 HI_REGS:680 CALLER_SAVE_REGS:680 EVEN_REG:680 GENERAL_REGS:680 VFP_D0_D7_REGS:10200 VFP_LO_REGS:10200 ALL_REGS:10200 MEM:6800
  r150 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:10200 VFP_LO_REGS:10200 ALL_REGS:10200 MEM:6800
  r149 costs: LO_REGS:0 HI_REGS:680 CALLER_SAVE_REGS:680 EVEN_REG:680 GENERAL_REGS:680 VFP_D0_D7_REGS:10200 VFP_LO_REGS:10200 ALL_REGS:10200 MEM:6800
  r148 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:10200 VFP_LO_REGS:10200 ALL_REGS:10200 MEM:6800
  r147 costs: LO_REGS:0 HI_REGS:680 CALLER_SAVE_REGS:680 EVEN_REG:680 GENERAL_REGS:680 VFP_D0_D7_REGS:10200 VFP_LO_REGS:10200 ALL_REGS:10200 MEM:6800
  r146 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:10200 VFP_LO_REGS:10200 ALL_REGS:10200 MEM:6800
  r145 costs: LO_REGS:0 HI_REGS:680 CALLER_SAVE_REGS:680 EVEN_REG:680 GENERAL_REGS:680 VFP_D0_D7_REGS:10200 VFP_LO_REGS:10200 ALL_REGS:10200 MEM:6800
  r144 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:10200 VFP_LO_REGS:10200 ALL_REGS:10200 MEM:6800
  r143 costs: LO_REGS:0 HI_REGS:680 CALLER_SAVE_REGS:680 EVEN_REG:680 GENERAL_REGS:680 VFP_D0_D7_REGS:10200 VFP_LO_REGS:10200 ALL_REGS:10200 MEM:6800
  r142 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:10200 VFP_LO_REGS:10200 ALL_REGS:10200 MEM:6800
  r141 costs: LO_REGS:0 HI_REGS:680 CALLER_SAVE_REGS:680 EVEN_REG:680 GENERAL_REGS:680 VFP_D0_D7_REGS:10200 VFP_LO_REGS:10200 ALL_REGS:10200 MEM:6800
  r140 costs: LO_REGS:0 HI_REGS:680 CALLER_SAVE_REGS:680 EVEN_REG:680 GENERAL_REGS:680 VFP_D0_D7_REGS:10200 VFP_LO_REGS:10200 ALL_REGS:10200 MEM:6800
  r139 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:10200 VFP_LO_REGS:10200 ALL_REGS:10200 MEM:6800
  r138 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r135 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:50700 VFP_LO_REGS:50700 ALL_REGS:50700 MEM:33800
  r134 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:54900 VFP_LO_REGS:54900 ALL_REGS:54900 MEM:36600
  r133 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r132 costs: LO_REGS:0 HI_REGS:1320 CALLER_SAVE_REGS:1320 EVEN_REG:1320 GENERAL_REGS:1320 VFP_D0_D7_REGS:19800 VFP_LO_REGS:19800 ALL_REGS:19800 MEM:13200
  r131 costs: LO_REGS:0 HI_REGS:1320 CALLER_SAVE_REGS:1320 EVEN_REG:1320 GENERAL_REGS:1320 VFP_D0_D7_REGS:19800 VFP_LO_REGS:19800 ALL_REGS:19800 MEM:13200
  r130 costs: LO_REGS:0 HI_REGS:680 CALLER_SAVE_REGS:680 EVEN_REG:680 GENERAL_REGS:680 VFP_D0_D7_REGS:10200 VFP_LO_REGS:10200 ALL_REGS:10200 MEM:6800
  r115 costs: LO_REGS:0 HI_REGS:680 CALLER_SAVE_REGS:680 EVEN_REG:680 GENERAL_REGS:680 VFP_D0_D7_REGS:10200 VFP_LO_REGS:10200 ALL_REGS:10200 MEM:6800
  r114 costs: LO_REGS:0 HI_REGS:680 CALLER_SAVE_REGS:680 EVEN_REG:680 GENERAL_REGS:680 VFP_D0_D7_REGS:15300 VFP_LO_REGS:15300 ALL_REGS:15300 MEM:10200

;;   ======================================================
;;   -- basic block 2 from 67 to 24 -- before reload
;;   ======================================================

;;	  0--> b  0: i   9 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  10 loc 0                                   :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  11 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  12 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  13 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  14 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  15 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  16 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  17 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  18 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  67 r155=r0                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  1--> b  0: i   2 r134=r155                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  68 r156=r1                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  20 r138=zxn([r134+0x21])                   :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i   3 r135=r156                               :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  5--> b  0: i  23 cc=cmp(r138,0x1)                        :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  24 pc={(cc!=0)?L48:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 6
;;   new head = 9
;;   new tail = 24

;;   ======================================================
;;   -- basic block 3 from 26 to 69 -- before reload
;;   ======================================================

;;	  0--> b  0: i  26 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  29 r140=[r135]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  30 r141=[r135+0x18]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  32 r143=[r135+0x4]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  31 r139=r140|r141                          :cortex_m4_ex:@GENERAL_REGS+1(-1)@VFP_LO_REGS+0(0)
;;	  4--> b  0: i  27 r114=[r134]                             :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  5--> b  0: i  33 r142=r139|r143                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  34 r145=[r135+0x10]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  36 r147=[r135+0x14]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  35 r144=r142|r145                          :cortex_m4_ex:@GENERAL_REGS+1(-1)@VFP_LO_REGS+0(0)
;;	  9--> b  0: i  28 r115=[r114]                             :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	 10--> b  0: i  37 r146=r144|r147                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	 11--> b  0: i  38 r149=[r135+0x8]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 12--> b  0: i  40 r151=[r135+0xc]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 13--> b  0: i  39 r148=r146|r149                          :cortex_m4_ex:@GENERAL_REGS+1(-1)@VFP_LO_REGS+0(0)
;;	 14--> b  0: i  71 r153=0xffffffffff87f800                 :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 15--> b  0: i  41 r150=r148|r151                          :cortex_m4_ex:@GENERAL_REGS+1(-1)@VFP_LO_REGS+0(0)
;;	 16--> b  0: i  72 r153=r115&r153                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	 17--> b  0: i  44 r130=r150|r153                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	 18--> b  0: i  45 [r114]=r130                             :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	 19--> b  0: i   5 r133=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 20--> b  0: i  69 pc=L56                                  :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 20
;;   new head = 26
;;   new tail = 69

;;   ======================================================
;;   -- basic block 4 from 50 to 6 -- before reload
;;   ======================================================

;;	  0--> b  0: i  50 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  51 r131=[r134+0x24]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i   6 r133=0x1                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  52 r132=r131|0x2                           :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  3--> b  0: i  53 [r134+0x24]=r132                        :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  54 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  55 loc 0x1                                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 50
;;   new tail = 55

;;   ======================================================
;;   -- basic block 5 from 58 to 65 -- before reload
;;   ======================================================

;;	  0--> b  0: i  58 loc r133#0                              :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  59 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  64 r0=r133                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  65 use r0                                  :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 58
;;   new tail = 65


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


HAL_CORDIC_Configure

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d} r3={1d} r7={1d,5u} r13={1d,5u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={1d,1u} r102={1d,5u} r103={1d,4u} r114={1d,2u} r115={1d,1u} r130={1d,1u} r131={1d,1u} r132={1d,1u} r133={2d,2u} r134={1d,4u} r135={1d,7u} r138={1d,1u} r139={1d,1u} r140={1d,1u} r141={1d,1u} r142={1d,1u} r143={1d,1u} r144={1d,1u} r145={1d,1u} r146={1d,1u} r147={1d,1u} r148={1d,1u} r149={1d,1u} r150={1d,1u} r151={1d,1u} r153={2d,2u} r155={1d,1u} r156={1d,1u} 
;;    total ref usage 115{54d,61u,0e} in 50{50 regular + 0 call} insns.
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 4 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 4 7 22 2 NOTE_INSN_FUNCTION_BEG)
(note 22 4 9 2 NOTE_INSN_DELETED)
(debug_insn 9 22 10 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":560:3 -1
     (nil))
(debug_insn 10 9 11 2 (var_location:QI status (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":560:21 -1
     (nil))
(debug_insn 11 10 12 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":563:3 -1
     (nil))
(debug_insn 12 11 13 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":564:3 -1
     (nil))
(debug_insn 13 12 14 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":565:3 -1
     (nil))
(debug_insn 14 13 15 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":566:3 -1
     (nil))
(debug_insn 15 14 16 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":567:3 -1
     (nil))
(debug_insn 16 15 17 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":568:3 -1
     (nil))
(debug_insn 17 16 18 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":569:3 -1
     (nil))
(debug_insn 18 17 67 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":572:3 -1
     (nil))
(insn 67 18 2 2 (set (reg:SI 155)
        (reg:SI 0 r0 [ hcordic ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":559:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ hcordic ])
        (nil)))
(insn 2 67 68 2 (set (reg/v/f:SI 134 [ hcordic ])
        (reg:SI 155)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":559:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 155)
        (nil)))
(insn 68 2 20 2 (set (reg:SI 156)
        (reg:SI 1 r1 [ sConfig ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":559:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ sConfig ])
        (nil)))
(insn 20 68 3 2 (set (reg:SI 138 [ hcordic_24(D)->State ])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 134 [ hcordic ])
                    (const_int 33 [0x21])) [0 hcordic_24(D)->State+0 S1 A8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":572:14 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 3 20 23 2 (set (reg/v/f:SI 135 [ sConfig ])
        (reg:SI 156)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":559:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 156)
        (nil)))
(insn 23 3 24 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 138 [ hcordic_24(D)->State ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":572:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 138 [ hcordic_24(D)->State ])
        (nil)))
(jump_insn 24 23 25 2 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 48)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":572:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 48)
(note 25 24 42 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(note 42 25 26 3 NOTE_INSN_DELETED)
(debug_insn 26 42 29 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":575:5 -1
     (nil))
(insn 29 26 30 3 (set (reg:SI 140 [ sConfig_26(D)->Function ])
        (mem:SI (reg/v/f:SI 135 [ sConfig ]) [1 sConfig_26(D)->Function+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":575:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 30 29 32 3 (set (reg:SI 141 [ sConfig_26(D)->Precision ])
        (mem:SI (plus:SI (reg/v/f:SI 135 [ sConfig ])
                (const_int 24 [0x18])) [1 sConfig_26(D)->Precision+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":575:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 32 30 31 3 (set (reg:SI 143 [ sConfig_26(D)->Scale ])
        (mem:SI (plus:SI (reg/v/f:SI 135 [ sConfig ])
                (const_int 4 [0x4])) [1 sConfig_26(D)->Scale+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":575:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 31 32 27 3 (set (reg:SI 139)
        (ior:SI (reg:SI 140 [ sConfig_26(D)->Function ])
            (reg:SI 141 [ sConfig_26(D)->Precision ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":575:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 141 [ sConfig_26(D)->Precision ])
        (expr_list:REG_DEAD (reg:SI 140 [ sConfig_26(D)->Function ])
            (nil))))
(insn 27 31 33 3 (set (reg/f:SI 114 [ _2 ])
        (mem/f:SI (reg/v/f:SI 134 [ hcordic ]) [3 hcordic_24(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":575:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 134 [ hcordic ])
        (nil)))
(insn 33 27 34 3 (set (reg:SI 142)
        (ior:SI (reg:SI 139)
            (reg:SI 143 [ sConfig_26(D)->Scale ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":575:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 143 [ sConfig_26(D)->Scale ])
        (expr_list:REG_DEAD (reg:SI 139)
            (nil))))
(insn 34 33 36 3 (set (reg:SI 145 [ sConfig_26(D)->NbWrite ])
        (mem:SI (plus:SI (reg/v/f:SI 135 [ sConfig ])
                (const_int 16 [0x10])) [1 sConfig_26(D)->NbWrite+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":575:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 36 34 35 3 (set (reg:SI 147 [ sConfig_26(D)->NbRead ])
        (mem:SI (plus:SI (reg/v/f:SI 135 [ sConfig ])
                (const_int 20 [0x14])) [1 sConfig_26(D)->NbRead+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":575:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 35 36 28 3 (set (reg:SI 144)
        (ior:SI (reg:SI 142)
            (reg:SI 145 [ sConfig_26(D)->NbWrite ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":575:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 145 [ sConfig_26(D)->NbWrite ])
        (expr_list:REG_DEAD (reg:SI 142)
            (nil))))
(insn 28 35 37 3 (set (reg:SI 115 [ _3 ])
        (mem/v:SI (reg/f:SI 114 [ _2 ]) [1 _2->CSR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":575:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 37 28 38 3 (set (reg:SI 146)
        (ior:SI (reg:SI 144)
            (reg:SI 147 [ sConfig_26(D)->NbRead ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":575:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 147 [ sConfig_26(D)->NbRead ])
        (expr_list:REG_DEAD (reg:SI 144)
            (nil))))
(insn 38 37 40 3 (set (reg:SI 149 [ sConfig_26(D)->InSize ])
        (mem:SI (plus:SI (reg/v/f:SI 135 [ sConfig ])
                (const_int 8 [0x8])) [1 sConfig_26(D)->InSize+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":575:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 40 38 39 3 (set (reg:SI 151 [ sConfig_26(D)->OutSize ])
        (mem:SI (plus:SI (reg/v/f:SI 135 [ sConfig ])
                (const_int 12 [0xc])) [1 sConfig_26(D)->OutSize+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":575:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 135 [ sConfig ])
        (nil)))
(insn 39 40 71 3 (set (reg:SI 148)
        (ior:SI (reg:SI 146)
            (reg:SI 149 [ sConfig_26(D)->InSize ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":575:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 149 [ sConfig_26(D)->InSize ])
        (expr_list:REG_DEAD (reg:SI 146)
            (nil))))
(insn 71 39 41 3 (set (reg:SI 153)
        (const_int -7866368 [0xffffffffff87f800])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":575:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 41 71 72 3 (set (reg:SI 150)
        (ior:SI (reg:SI 148)
            (reg:SI 151 [ sConfig_26(D)->OutSize ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":575:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 151 [ sConfig_26(D)->OutSize ])
        (expr_list:REG_DEAD (reg:SI 148)
            (nil))))
(insn 72 41 44 3 (set (reg:SI 153)
        (and:SI (reg:SI 115 [ _3 ])
            (reg:SI 153))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":575:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 115 [ _3 ])
        (nil)))
(insn 44 72 45 3 (set (reg:SI 130 [ _18 ])
        (ior:SI (reg:SI 150)
            (reg:SI 153))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":575:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 153)
        (expr_list:REG_DEAD (reg:SI 150)
            (nil))))
(insn 45 44 5 3 (set (mem/v:SI (reg/f:SI 114 [ _2 ]) [1 _2->CSR+0 S4 A32])
        (reg:SI 130 [ _18 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":575:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 130 [ _18 ])
        (expr_list:REG_DEAD (reg/f:SI 114 [ _2 ])
            (nil))))
(insn 5 45 69 3 (set (reg/v:SI 133 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":560:21 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 69 5 70 3 (set (pc)
        (label_ref 56)) 284 {*arm_jump}
     (nil)
 -> 56)
(barrier 70 69 48)
(code_label 48 70 49 4 21 (nil) [1 uses])
(note 49 48 50 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 50 49 51 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":584:5 -1
     (nil))
(insn 51 50 6 4 (set (reg:SI 131 [ _19 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 134 [ hcordic ])
                (const_int 36 [0x24])) [1 hcordic_24(D)->ErrorCode+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":584:24 728 {*thumb2_movsi_vfp}
     (nil))
(insn 6 51 52 4 (set (reg/v:SI 133 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":587:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 52 6 53 4 (set (reg:SI 132 [ _20 ])
        (ior:SI (reg:SI 131 [ _19 ])
            (const_int 2 [0x2]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":584:24 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 131 [ _19 ])
        (nil)))
(insn 53 52 54 4 (set (mem/v:SI (plus:SI (reg/v/f:SI 134 [ hcordic ])
                (const_int 36 [0x24])) [1 hcordic_24(D)->ErrorCode+0 S4 A32])
        (reg:SI 132 [ _20 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":584:24 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 134 [ hcordic ])
        (expr_list:REG_DEAD (reg:SI 132 [ _20 ])
            (nil))))
(debug_insn 54 53 55 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":587:5 -1
     (nil))
(debug_insn 55 54 56 4 (var_location:QI status (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":587:12 -1
     (nil))
(code_label 56 55 57 5 22 (nil) [1 uses])
(note 57 56 58 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 58 57 59 5 (var_location:QI status (subreg:QI (reg/v:SI 133 [ <retval> ]) 0)) -1
     (nil))
(debug_insn 59 58 64 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":591:3 -1
     (nil))
(insn 64 59 65 5 (set (reg/i:SI 0 r0)
        (reg/v:SI 133 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":592:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 133 [ <retval> ])
        (nil)))
(insn 65 64 74 5 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":592:1 -1
     (nil))
(note 74 65 0 NOTE_INSN_DELETED)

;; Function HAL_CORDIC_Calculate (HAL_CORDIC_Calculate, funcdef_no=334, decl_uid=8715, cgraph_uid=338, symbol_order=337)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 30 n_edges 43 count 43 (  1.4)


HAL_CORDIC_Calculate

Dataflow summary:
def_info->table_size = 252, use_info->table_size = 239
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={4d,5u} r1={3d,1u} r2={3d,1u} r3={3d,1u} r7={1d,29u} r12={4d} r13={1d,31u} r14={3d} r15={2d} r16={3d} r17={3d} r18={3d} r19={3d} r20={3d} r21={3d} r22={3d} r23={3d} r24={3d} r25={3d} r26={3d} r27={3d} r28={3d} r29={3d} r30={3d} r31={3d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r81={2d} r82={2d} r83={2d} r84={2d} r85={2d} r86={2d} r87={2d} r88={2d} r89={2d} r90={2d} r91={2d} r92={2d} r93={2d} r94={2d} r95={2d} r96={2d} r97={2d} r98={2d} r99={2d} r100={16d,11u} r101={2d} r102={1d,29u} r103={1d,29u,1e} r104={2d} r105={2d} r106={2d} r113={1d,1u} r114={1d,1u} r117={1d,1u} r119={1d,1u} r120={1d,1u} r121={1d,2u} r122={2d,4u} r124={1d,1u} r125={1d,1u} r128={1d,1u} r130={1d,1u} r131={1d,1u} r134={1d,1u} r135={2d,14u} r136={1d,1u} r138={1d,1u} r140={1d,1u} r142={1d,1u} r144={1d,1u} r146={1d,1u} r148={4d,12u} r149={1d,1u} r151={4d,1u} r152={1d,14u} r153={1d,5u} r154={3d,15u} r155={1d,4u} r156={1d,2u} r159={1d,2u} r160={1d,1u} r161={1d,1u} r165={1d,1u} r166={1d,1u} r167={1d,1u} r171={1d,1u} r174={1d,1u} r175={1d,3u} r176={1d,1u} r177={1d,1u} r178={1d,1u} r179={1d,1u} 
;;    total ref usage 498{253d,244u,1e} in 202{200 regular + 2 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d3(0){ }d6(1){ }d9(2){ }d12(3){ }d13(7){ }d18(13){ }d21(14){ }d26(16){ }d29(17){ }d32(18){ }d35(19){ }d38(20){ }d41(21){ }d44(22){ }d47(23){ }d50(24){ }d53(25){ }d56(26){ }d59(27){ }d62(28){ }d65(29){ }d68(30){ }d71(31){ }d194(102){ }d195(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 0 )->[2]->( 5 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(102){ }u3(103){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 152 153 154 155 156 174 175 176 177
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 152 153 154 155 156 174 175 176 177
;; live  kill	 100 [cc]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 152 153 154 155 156
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 152 153 154 155 156

( 2 )->[3]->( 5 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u14(7){ }u15(13){ }u16(102){ }u17(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 152 153 154 155 156
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 154
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 152 153 154 155 156
;; live  gen 	
;; live  kill	 100 [cc]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 152 153 154 155 156
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 152 153 154 155 156

( 3 )->[4]->( 5 6 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u20(7){ }u21(13){ }u22(102){ }u23(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 152 153 154 155 156
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 155
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 152 153 154 155 156
;; live  gen 	
;; live  kill	 100 [cc]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 152 153 154 155 156
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 152 153 154 155 156

( 3 2 4 )->[5]->( 29 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u26(7){ }u27(13){ }u28(102){ }u29(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 152
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 152
;; lr  def 	 113 114 151
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 152
;; live  gen 	 113 114 151
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 151
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 151

( 4 )->[6]->( 7 28 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u34(7){ }u35(13){ }u36(102){ }u37(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 152 153 154 155 156
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 152
;; lr  def 	 100 [cc] 151 159
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 152 153 154 155 156
;; live  gen 	 100 [cc] 151 159
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 151 152 153 154 155 156
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 151 152 153 154 155 156

( 6 )->[7]->( 9 8 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u42(7){ }u43(13){ }u44(102){ }u45(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 151 152 153 154 155 156
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 152 153
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 121 124 125 135 160 161 178
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 151 152 153 154 155 156
;; live  gen 	 0 [r0] 100 [cc] 121 124 125 135 160 161 178
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 135 151 152 153 154 155 156
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 135 151 152 153 154 155 156

( 7 )->[8]->( 10 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u63(7){ }u64(13){ }u65(102){ }u66(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 135 151 152 153 154 155 156
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 153
;; lr  def 	 148
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 135 151 152 153 154 155 156
;; live  gen 	 148
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 135 148 151 152 154 155 156
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 135 148 151 152 154 155 156

( 7 )->[9]->( 10 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u68(7){ }u69(13){ }u70(102){ }u71(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 135 151 152 153 154 155 156
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 135 153
;; lr  def 	 128 148
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 135 151 152 153 154 155 156
;; live  gen 	 128 148
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 135 148 151 152 154 155 156
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 135 148 151 152 154 155 156

( 9 8 )->[10]->( 11 25 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u77(7){ }u78(13){ }u79(102){ }u80(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 135 148 151 152 154 155 156
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 155
;; lr  def 	 100 [cc] 122
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 135 148 151 152 154 155 156
;; live  gen 	 100 [cc] 122
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122 135 148 151 152 154 156
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122 135 148 151 152 154 156

( 10 24 )->[11]->( 13 12 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u88(7){ }u89(13){ }u90(102){ }u91(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122 135 148 151 152 154 156
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 135 148
;; lr  def 	 100 [cc] 130 131
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122 135 148 151 152 154 156
;; live  gen 	 100 [cc] 130 131
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122 135 148 151 152 154 156
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122 135 148 151 152 154 156

( 11 )->[12]->( 14 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u103(7){ }u104(13){ }u105(102){ }u106(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122 135 148 151 152 154 156
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 148
;; lr  def 	 148
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122 135 148 151 152 154 156
;; live  gen 	 148
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122 135 148 151 152 154 156
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122 135 148 151 152 154 156

( 11 )->[13]->( 14 )
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u108(7){ }u109(13){ }u110(102){ }u111(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122 135 148 151 152 154 156
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 135 148
;; lr  def 	 134 148
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122 135 148 151 152 154 156
;; live  gen 	 134 148
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122 135 148 151 152 154 156
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122 135 148 151 152 154 156

( 13 12 )->[14]->( 15 17 )
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u117(7){ }u118(13){ }u119(102){ }u120(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122 135 148 151 152 154 156
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 156
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122 135 148 151 152 154 156
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122 135 148 151 152 154 156
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122 135 148 151 152 154 156

( 14 15 )->[15]->( 15 16 )
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u124(7){ }u125(13){ }u126(102){ }u127(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122 135 148 151 152 154 156
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 135
;; lr  def 	 100 [cc] 149
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122 135 148 151 152 154 156
;; live  gen 	 100 [cc] 149
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122 135 148 151 152 154 156
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122 135 148 151 152 154 156

( 15 )->[16]->( 21 )
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u-1(7){ }u-1(13){ }u-1(102){ }u-1(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122 135 148 151 152 154 156
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	
;; live  gen 	
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122 135 148 151 152 154 156
;; live  out 	

( 14 18 )->[17]->( 20 18 )
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u131(7){ }u132(13){ }u133(102){ }u134(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122 148 151 152 154 156
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 156
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 165 179
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122 148 151 152 154 156
;; live  gen 	 0 [r0] 100 [cc] 165 179
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122 148 151 152 154 156
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122 148 151 152 154 156

( 17 )->[18]->( 17 19 )
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u142(7){ }u143(13){ }u144(102){ }u145(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122 148 151 152 154 156
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 152
;; lr  def 	 100 [cc] 117 135
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122 148 151 152 154 156
;; live  gen 	 100 [cc] 117 135
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122 135 148 151 152 154 156
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122 135 148 151 152 154 156

( 18 )->[19]->( 21 )
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u-1(7){ }u-1(13){ }u-1(102){ }u-1(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122 135 148 151 152 154 156
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	
;; live  gen 	
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122 135 148 151 152 154 156
;; live  out 	

( 17 )->[20]->( 29 )
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u150(7){ }u151(13){ }u152(102){ }u153(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 151 152
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 152
;; lr  def 	 166 167
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 151 152
;; live  gen 	 166 167
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 151
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 151

( 16 19 )->[21]->( 23 22 )
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u158(7){ }u159(13){ }u160(102){ }u161(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122 135 148 151 152 154 156
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 135 154
;; lr  def 	 100 [cc] 136 138
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122 135 148 151 152 154 156
;; live  gen 	 100 [cc] 136 138
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122 135 148 151 152 154 156
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122 135 148 151 152 154 156

( 21 )->[22]->( 24 )
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u170(7){ }u171(13){ }u172(102){ }u173(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122 135 148 151 152 154 156
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 154
;; lr  def 	 154
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122 135 148 151 152 154 156
;; live  gen 	 154
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122 135 148 151 152 154 156
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122 135 148 151 152 154 156

( 21 )->[23]->( 24 )
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u175(7){ }u176(13){ }u177(102){ }u178(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122 135 148 151 152 154 156
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 135 154
;; lr  def 	 140 154
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122 135 148 151 152 154 156
;; live  gen 	 140 154
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122 135 148 151 152 154 156
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122 135 148 151 152 154 156

( 23 22 )->[24]->( 11 25 )
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u184(7){ }u185(13){ }u186(102){ }u187(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122 135 148 151 152 154 156
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122
;; lr  def 	 100 [cc] 122
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122 135 148 151 152 154 156
;; live  gen 	 100 [cc] 122
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122 135 148 151 152 154 156
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122 135 148 151 152 154 156

( 10 24 )->[25]->( 26 27 )
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u195(7){ }u196(13){ }u197(102){ }u198(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 135 152 154
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 135 154
;; lr  def 	 100 [cc] 142 144
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 135 152 154
;; live  gen 	 100 [cc] 142 144
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 135 152 154
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 135 152 154

( 25 )->[26]->( 27 )
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u208(7){ }u209(13){ }u210(102){ }u211(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 135 152 154
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 135 154
;; lr  def 	 146
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 135 152 154
;; live  gen 	 146
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 152
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 152

( 26 25 )->[27]->( 29 )
;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u215(7){ }u216(13){ }u217(102){ }u218(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 152
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 152
;; lr  def 	 151 171
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 152
;; live  gen 	 151 171
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 151
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 151

( 6 )->[28]->( 29 )
;; bb 28 artificial_defs: { }
;; bb 28 artificial_uses: { u221(7){ }u222(13){ }u223(102){ }u224(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 152
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 152
;; lr  def 	 119 120 151
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 152
;; live  gen 	 119 120 151
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 151
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 151

( 28 5 20 27 )->[29]->( 1 )
;; bb 29 artificial_defs: { }
;; bb 29 artificial_uses: { u229(7){ }u230(13){ }u231(102){ }u232(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 151
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 151
;; lr  def 	 0 [r0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 151
;; live  gen 	 0 [r0]
;; live  kill	
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 29 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u235(0){ }u236(7){ }u237(13){ }u238(102){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 21 to worklist
  Adding insn 24 to worklist
  Adding insn 27 to worklist
  Adding insn 324 to worklist
  Adding insn 33 to worklist
  Adding insn 31 to worklist
  Adding insn 45 to worklist
  Adding insn 41 to worklist
  Adding insn 72 to worklist
  Adding insn 69 to worklist
  Adding insn 65 to worklist
  Adding insn 55 to worklist
  Adding insn 53 to worklist
  Adding insn 49 to worklist
  Adding insn 326 to worklist
  Adding insn 81 to worklist
  Adding insn 97 to worklist
  Adding insn 115 to worklist
  Adding insn 112 to worklist
  Adding insn 108 to worklist
  Adding insn 328 to worklist
  Adding insn 124 to worklist
  Adding insn 132 to worklist
  Adding insn 144 to worklist
  Adding insn 139 to worklist
  Adding insn 331 to worklist
  Adding insn 159 to worklist
  Adding insn 155 to worklist
  Adding insn 167 to worklist
  Adding insn 163 to worklist
  Adding insn 334 to worklist
  Adding insn 336 to worklist
  Adding insn 179 to worklist
  Adding insn 175 to worklist
  Adding insn 198 to worklist
  Adding insn 195 to worklist
  Adding insn 191 to worklist
  Adding insn 190 to worklist
  Adding insn 338 to worklist
  Adding insn 207 to worklist
  Adding insn 206 to worklist
  Adding insn 224 to worklist
  Adding insn 241 to worklist
  Adding insn 238 to worklist
  Adding insn 233 to worklist
  Adding insn 232 to worklist
  Adding insn 245 to worklist
  Adding insn 244 to worklist
  Adding insn 340 to worklist
  Adding insn 255 to worklist
  Adding insn 264 to worklist
  Adding insn 262 to worklist
  Adding insn 275 to worklist
Finished finding needed instructions:
processing block 29 lr out =  0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
  Adding insn 274 to worklist
processing block 5 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 151
  Adding insn 8 to worklist
  Adding insn 32 to worklist
processing block 27 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 151
  Adding insn 9 to worklist
  Adding insn 253 to worklist
processing block 26 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 152
processing block 25 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 135 152 154
  Adding insn 240 to worklist
processing block 24 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122 135 148 151 152 154 156
  Adding insn 223 to worklist
processing block 23 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122 135 148 151 152 154 156
  Adding insn 209 to worklist
processing block 22 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122 135 148 151 152 154 156
  Adding insn 200 to worklist
processing block 21 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122 135 148 151 152 154 156
  Adding insn 197 to worklist
processing block 16 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122 135 148 151 152 154 156
processing block 15 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122 135 148 151 152 154 156
  Adding insn 143 to worklist
processing block 20 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 151
  Adding insn 177 to worklist
  Adding insn 174 to worklist
processing block 19 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122 135 148 151 152 154 156
processing block 18 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122 135 148 151 152 154 156
  Adding insn 166 to worklist
  Adding insn 161 to worklist
processing block 17 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122 148 151 152 154 156
  Adding insn 158 to worklist
  Adding insn 157 to worklist
  Adding insn 323 to worklist
processing block 14 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122 135 148 151 152 154 156
  Adding insn 131 to worklist
processing block 13 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122 135 148 151 152 154 156
  Adding insn 126 to worklist
  Adding insn 123 to worklist
processing block 12 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122 135 148 151 152 154 156
  Adding insn 117 to worklist
processing block 11 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122 135 148 151 152 154 156
  Adding insn 114 to worklist
  Adding insn 107 to worklist
processing block 10 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122 135 148 151 152 154 156
  Adding insn 96 to worklist
processing block 9 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 135 148 151 152 154 155 156
  Adding insn 83 to worklist
  Adding insn 80 to worklist
processing block 8 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 135 148 151 152 154 155 156
  Adding insn 74 to worklist
processing block 7 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 135 151 152 153 154 155 156
  Adding insn 71 to worklist
  Adding insn 64 to worklist
  Adding insn 63 to worklist
  Adding insn 56 to worklist
  Adding insn 322 to worklist
  Adding insn 51 to worklist
  Adding insn 48 to worklist
processing block 28 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 151
  Adding insn 10 to worklist
  Adding insn 263 to worklist
processing block 6 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 151 152 153 154 155 156
  Adding insn 44 to worklist
  Adding insn 43 to worklist
processing block 4 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 152 153 154 155 156
processing block 3 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 152 153 154 155 156
processing block 2 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 152 153 154 155 156
  Adding insn 20 to worklist
  Adding insn 6 to worklist
  Adding insn 5 to worklist
  Adding insn 321 to worklist
  Adding insn 4 to worklist
  Adding insn 320 to worklist
  Adding insn 319 to worklist
  Adding insn 2 to worklist
  Adding insn 318 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 30 n_edges 43 count 42 (  1.4)

Pass 0 for finding pseudo/allocno costs


  r179 costs: LO_REGS:976 HI_REGS:976 CALLER_SAVE_REGS:976 EVEN_REG:976 GENERAL_REGS:976 VFP_D0_D7_REGS:14640 VFP_LO_REGS:14640 ALL_REGS:14640 MEM:9760
  r178 costs: LO_REGS:62 HI_REGS:62 CALLER_SAVE_REGS:62 EVEN_REG:62 GENERAL_REGS:62 VFP_D0_D7_REGS:775 VFP_LO_REGS:775 ALL_REGS:775 MEM:341
  r177 costs: LO_REGS:432 HI_REGS:432 CALLER_SAVE_REGS:432 EVEN_REG:432 GENERAL_REGS:432 VFP_D0_D7_REGS:5400 VFP_LO_REGS:5400 ALL_REGS:5400 MEM:2376
  r176 costs: LO_REGS:432 HI_REGS:432 CALLER_SAVE_REGS:432 EVEN_REG:432 GENERAL_REGS:432 VFP_D0_D7_REGS:5400 VFP_LO_REGS:5400 ALL_REGS:5400 MEM:2376
  r175 costs: LO_REGS:432 HI_REGS:864 CALLER_SAVE_REGS:864 EVEN_REG:864 GENERAL_REGS:864 VFP_D0_D7_REGS:8640 VFP_LO_REGS:8640 ALL_REGS:8640 MEM:4536
  r174 costs: LO_REGS:432 HI_REGS:432 CALLER_SAVE_REGS:432 EVEN_REG:432 GENERAL_REGS:432 VFP_D0_D7_REGS:5400 VFP_LO_REGS:5400 ALL_REGS:5400 MEM:2376
  r171 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:60
  r167 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:390
  r166 costs: LO_REGS:0 HI_REGS:52 CALLER_SAVE_REGS:52 EVEN_REG:52 GENERAL_REGS:52 VFP_D0_D7_REGS:754 VFP_LO_REGS:754 ALL_REGS:754 MEM:390
  r165 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:14640 VFP_LO_REGS:14640 ALL_REGS:14640 MEM:9760
  r161 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:465
  r160 costs: LO_REGS:0 HI_REGS:62 CALLER_SAVE_REGS:62 EVEN_REG:62 GENERAL_REGS:62 VFP_D0_D7_REGS:899 VFP_LO_REGS:899 ALL_REGS:899 MEM:465
  r159 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:1995
  r156 costs: LO_REGS:0 HI_REGS:432 CALLER_SAVE_REGS:432 EVEN_REG:432 GENERAL_REGS:432 VFP_D0_D7_REGS:11760 VFP_LO_REGS:11760 ALL_REGS:11760 MEM:3520
  r155 costs: LO_REGS:0 HI_REGS:288 CALLER_SAVE_REGS:288 EVEN_REG:288 GENERAL_REGS:288 VFP_D0_D7_REGS:4785 VFP_LO_REGS:4785 ALL_REGS:4785 MEM:1966
  r154 costs: LO_REGS:0 HI_REGS:352 CALLER_SAVE_REGS:352 EVEN_REG:352 GENERAL_REGS:352 VFP_D0_D7_REGS:7635 VFP_LO_REGS:7635 ALL_REGS:7635 MEM:3866
  r153 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:3300 VFP_LO_REGS:3300 ALL_REGS:3300 MEM:976
  r152 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:18465 VFP_LO_REGS:18465 ALL_REGS:18465 MEM:11086
  r151 costs: LO_REGS:432 HI_REGS:432 CALLER_SAVE_REGS:432 EVEN_REG:432 GENERAL_REGS:432 VFP_D0_D7_REGS:7297 VFP_LO_REGS:7297 ALL_REGS:7297 MEM:4050
  r149 costs: LO_REGS:0 HI_REGS:1022 CALLER_SAVE_REGS:1022 EVEN_REG:1022 GENERAL_REGS:1022 VFP_D0_D7_REGS:15330 VFP_LO_REGS:15330 ALL_REGS:15330 MEM:10220
  r148 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:4650 VFP_LO_REGS:4650 ALL_REGS:4650 MEM:3100
  r146 costs: LO_REGS:0 HI_REGS:8 CALLER_SAVE_REGS:8 EVEN_REG:8 GENERAL_REGS:8 VFP_D0_D7_REGS:60 VFP_LO_REGS:60 ALL_REGS:60 MEM:40
  r144 costs: LO_REGS:0 HI_REGS:8 CALLER_SAVE_REGS:8 EVEN_REG:8 GENERAL_REGS:8 VFP_D0_D7_REGS:120 VFP_LO_REGS:120 ALL_REGS:120 MEM:80
  r142 costs: LO_REGS:0 HI_REGS:16 CALLER_SAVE_REGS:16 EVEN_REG:16 GENERAL_REGS:16 VFP_D0_D7_REGS:120 VFP_LO_REGS:120 ALL_REGS:120 MEM:80
  r140 costs: LO_REGS:0 HI_REGS:104 CALLER_SAVE_REGS:104 EVEN_REG:104 GENERAL_REGS:104 VFP_D0_D7_REGS:780 VFP_LO_REGS:780 ALL_REGS:780 MEM:520
  r138 costs: LO_REGS:0 HI_REGS:106 CALLER_SAVE_REGS:106 EVEN_REG:106 GENERAL_REGS:106 VFP_D0_D7_REGS:1590 VFP_LO_REGS:1590 ALL_REGS:1590 MEM:1060
  r136 costs: LO_REGS:0 HI_REGS:212 CALLER_SAVE_REGS:212 EVEN_REG:212 GENERAL_REGS:212 VFP_D0_D7_REGS:1590 VFP_LO_REGS:1590 ALL_REGS:1590 MEM:1060
  r135 costs: LO_REGS:0 HI_REGS:1012 CALLER_SAVE_REGS:1012 EVEN_REG:1012 GENERAL_REGS:1012 VFP_D0_D7_REGS:28665 VFP_LO_REGS:28665 ALL_REGS:28665 MEM:19110
  r134 costs: LO_REGS:0 HI_REGS:160 CALLER_SAVE_REGS:160 EVEN_REG:160 GENERAL_REGS:160 VFP_D0_D7_REGS:1200 VFP_LO_REGS:1200 ALL_REGS:1200 MEM:800
  r131 costs: LO_REGS:0 HI_REGS:160 CALLER_SAVE_REGS:160 EVEN_REG:160 GENERAL_REGS:160 VFP_D0_D7_REGS:2400 VFP_LO_REGS:2400 ALL_REGS:2400 MEM:1600
  r130 costs: LO_REGS:0 HI_REGS:320 CALLER_SAVE_REGS:320 EVEN_REG:320 GENERAL_REGS:320 VFP_D0_D7_REGS:2400 VFP_LO_REGS:2400 ALL_REGS:2400 MEM:1600
  r128 costs: LO_REGS:0 HI_REGS:60 CALLER_SAVE_REGS:60 EVEN_REG:60 GENERAL_REGS:60 VFP_D0_D7_REGS:450 VFP_LO_REGS:450 ALL_REGS:450 MEM:300
  r125 costs: LO_REGS:0 HI_REGS:62 CALLER_SAVE_REGS:62 EVEN_REG:62 GENERAL_REGS:62 VFP_D0_D7_REGS:930 VFP_LO_REGS:930 ALL_REGS:930 MEM:620
  r124 costs: LO_REGS:0 HI_REGS:124 CALLER_SAVE_REGS:124 EVEN_REG:124 GENERAL_REGS:124 VFP_D0_D7_REGS:930 VFP_LO_REGS:930 ALL_REGS:930 MEM:620
  r122 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:2055 VFP_LO_REGS:2055 ALL_REGS:2055 MEM:1370
  r121 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:7630 VFP_LO_REGS:7630 ALL_REGS:7630 MEM:4911
  r120 costs: LO_REGS:0 HI_REGS:128 CALLER_SAVE_REGS:128 EVEN_REG:128 GENERAL_REGS:128 VFP_D0_D7_REGS:1920 VFP_LO_REGS:1920 ALL_REGS:1920 MEM:1280
  r119 costs: LO_REGS:0 HI_REGS:128 CALLER_SAVE_REGS:128 EVEN_REG:128 GENERAL_REGS:128 VFP_D0_D7_REGS:1920 VFP_LO_REGS:1920 ALL_REGS:1920 MEM:1280
  r117 costs: LO_REGS:0 HI_REGS:950 CALLER_SAVE_REGS:950 EVEN_REG:950 GENERAL_REGS:950 VFP_D0_D7_REGS:14250 VFP_LO_REGS:14250 ALL_REGS:14250 MEM:9500
  r114 costs: LO_REGS:0 HI_REGS:240 CALLER_SAVE_REGS:240 EVEN_REG:240 GENERAL_REGS:240 VFP_D0_D7_REGS:3600 VFP_LO_REGS:3600 ALL_REGS:3600 MEM:2400
  r113 costs: LO_REGS:0 HI_REGS:240 CALLER_SAVE_REGS:240 EVEN_REG:240 GENERAL_REGS:240 VFP_D0_D7_REGS:3600 VFP_LO_REGS:3600 ALL_REGS:3600 MEM:2400


Pass 1 for finding pseudo/allocno costs

    r179: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r178: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r177: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r176: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r175: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r174: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r173: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r172: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r171: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r170: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r169: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r168: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r167: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r166: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r165: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r164: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r163: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r162: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r161: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r160: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r159: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r158: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r157: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r156: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r155: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r154: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r153: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r152: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r151: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r150: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r149: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r148: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r147: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r146: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r145: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r144: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r143: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r142: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r141: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r140: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r139: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r138: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r137: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r136: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r135: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r134: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r133: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r132: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r131: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r130: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r129: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r128: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r127: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r126: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r125: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r124: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r123: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r122: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r121: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r120: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r119: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r118: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r117: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r116: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r115: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r179 costs: GENERAL_REGS:976 VFP_D0_D7_REGS:21960 VFP_LO_REGS:21960 ALL_REGS:14640 MEM:14640
  r178 costs: GENERAL_REGS:62 VFP_D0_D7_REGS:1395 VFP_LO_REGS:1395 ALL_REGS:930 MEM:930
  r177 costs: GENERAL_REGS:432 VFP_D0_D7_REGS:9720 VFP_LO_REGS:9720 ALL_REGS:6480 MEM:6480
  r176 costs: GENERAL_REGS:432 VFP_D0_D7_REGS:9720 VFP_LO_REGS:9720 ALL_REGS:6480 MEM:6480
  r175 costs: LO_REGS:432 HI_REGS:1296 CALLER_SAVE_REGS:1296 EVEN_REG:1296 GENERAL_REGS:864 VFP_D0_D7_REGS:12960 VFP_LO_REGS:12960 ALL_REGS:9720 MEM:8640
  r174 costs: GENERAL_REGS:432 VFP_D0_D7_REGS:9720 VFP_LO_REGS:9720 ALL_REGS:6480 MEM:6480
  r171 costs: GENERAL_REGS:0 MEM:80
  r167 costs: GENERAL_REGS:0 MEM:520
  r166 costs: LO_REGS:0 HI_REGS:52 CALLER_SAVE_REGS:52 EVEN_REG:52 GENERAL_REGS:52 VFP_D0_D7_REGS:780 VFP_LO_REGS:780 ALL_REGS:780 MEM:520
  r165 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:14640 VFP_LO_REGS:14640 ALL_REGS:14640 MEM:9760
  r161 costs: GENERAL_REGS:0 MEM:620
  r160 costs: LO_REGS:0 HI_REGS:62 CALLER_SAVE_REGS:62 EVEN_REG:62 GENERAL_REGS:62 VFP_D0_D7_REGS:930 VFP_LO_REGS:930 ALL_REGS:930 MEM:620
  r159 costs: GENERAL_REGS:0 MEM:2850
  r156 costs: LO_REGS:0 HI_REGS:432 CALLER_SAVE_REGS:432 EVEN_REG:432 GENERAL_REGS:432 VFP_D0_D7_REGS:11760 VFP_LO_REGS:11760 ALL_REGS:11760 MEM:3520
  r155 costs: LO_REGS:0 HI_REGS:288 CALLER_SAVE_REGS:288 EVEN_REG:288 GENERAL_REGS:288 VFP_D0_D7_REGS:5865 VFP_LO_REGS:5865 ALL_REGS:5865 MEM:3910
  r154 costs: LO_REGS:0 HI_REGS:352 CALLER_SAVE_REGS:352 EVEN_REG:352 GENERAL_REGS:352 VFP_D0_D7_REGS:8715 VFP_LO_REGS:8715 ALL_REGS:8715 MEM:5810
  r153 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:4380 VFP_LO_REGS:4380 ALL_REGS:4380 MEM:2920
  r152 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:19545 VFP_LO_REGS:19545 ALL_REGS:19545 MEM:13030
  r151 costs: GENERAL_REGS:432 VFP_D0_D7_REGS:10725 VFP_LO_REGS:10725 ALL_REGS:7485 MEM:7150
  r149 costs: LO_REGS:0 HI_REGS:1022 CALLER_SAVE_REGS:1022 EVEN_REG:1022 GENERAL_REGS:1022 VFP_D0_D7_REGS:15330 VFP_LO_REGS:15330 ALL_REGS:15330 MEM:10220
  r148 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:4650 VFP_LO_REGS:4650 ALL_REGS:4650 MEM:3100
  r146 costs: LO_REGS:0 HI_REGS:8 CALLER_SAVE_REGS:8 EVEN_REG:8 GENERAL_REGS:8 VFP_D0_D7_REGS:60 VFP_LO_REGS:60 ALL_REGS:60 MEM:40
  r144 costs: LO_REGS:0 HI_REGS:8 CALLER_SAVE_REGS:8 EVEN_REG:8 GENERAL_REGS:8 VFP_D0_D7_REGS:120 VFP_LO_REGS:120 ALL_REGS:120 MEM:80
  r142 costs: LO_REGS:0 HI_REGS:16 CALLER_SAVE_REGS:16 EVEN_REG:16 GENERAL_REGS:16 VFP_D0_D7_REGS:120 VFP_LO_REGS:120 ALL_REGS:120 MEM:80
  r140 costs: LO_REGS:0 HI_REGS:104 CALLER_SAVE_REGS:104 EVEN_REG:104 GENERAL_REGS:104 VFP_D0_D7_REGS:780 VFP_LO_REGS:780 ALL_REGS:780 MEM:520
  r138 costs: LO_REGS:0 HI_REGS:106 CALLER_SAVE_REGS:106 EVEN_REG:106 GENERAL_REGS:106 VFP_D0_D7_REGS:1590 VFP_LO_REGS:1590 ALL_REGS:1590 MEM:1060
  r136 costs: LO_REGS:0 HI_REGS:212 CALLER_SAVE_REGS:212 EVEN_REG:212 GENERAL_REGS:212 VFP_D0_D7_REGS:1590 VFP_LO_REGS:1590 ALL_REGS:1590 MEM:1060
  r135 costs: LO_REGS:0 HI_REGS:1012 CALLER_SAVE_REGS:1012 EVEN_REG:1012 GENERAL_REGS:1012 VFP_D0_D7_REGS:28665 VFP_LO_REGS:28665 ALL_REGS:28665 MEM:19110
  r134 costs: LO_REGS:0 HI_REGS:160 CALLER_SAVE_REGS:160 EVEN_REG:160 GENERAL_REGS:160 VFP_D0_D7_REGS:1200 VFP_LO_REGS:1200 ALL_REGS:1200 MEM:800
  r131 costs: LO_REGS:0 HI_REGS:160 CALLER_SAVE_REGS:160 EVEN_REG:160 GENERAL_REGS:160 VFP_D0_D7_REGS:2400 VFP_LO_REGS:2400 ALL_REGS:2400 MEM:1600
  r130 costs: LO_REGS:0 HI_REGS:320 CALLER_SAVE_REGS:320 EVEN_REG:320 GENERAL_REGS:320 VFP_D0_D7_REGS:2400 VFP_LO_REGS:2400 ALL_REGS:2400 MEM:1600
  r128 costs: LO_REGS:0 HI_REGS:60 CALLER_SAVE_REGS:60 EVEN_REG:60 GENERAL_REGS:60 VFP_D0_D7_REGS:450 VFP_LO_REGS:450 ALL_REGS:450 MEM:300
  r125 costs: LO_REGS:0 HI_REGS:62 CALLER_SAVE_REGS:62 EVEN_REG:62 GENERAL_REGS:62 VFP_D0_D7_REGS:930 VFP_LO_REGS:930 ALL_REGS:930 MEM:620
  r124 costs: LO_REGS:0 HI_REGS:124 CALLER_SAVE_REGS:124 EVEN_REG:124 GENERAL_REGS:124 VFP_D0_D7_REGS:930 VFP_LO_REGS:930 ALL_REGS:930 MEM:620
  r122 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:2055 VFP_LO_REGS:2055 ALL_REGS:2055 MEM:1370
  r121 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:7785 VFP_LO_REGS:7785 ALL_REGS:7785 MEM:5190
  r120 costs: LO_REGS:0 HI_REGS:128 CALLER_SAVE_REGS:128 EVEN_REG:128 GENERAL_REGS:128 VFP_D0_D7_REGS:1920 VFP_LO_REGS:1920 ALL_REGS:1920 MEM:1280
  r119 costs: LO_REGS:0 HI_REGS:128 CALLER_SAVE_REGS:128 EVEN_REG:128 GENERAL_REGS:128 VFP_D0_D7_REGS:1920 VFP_LO_REGS:1920 ALL_REGS:1920 MEM:1280
  r117 costs: LO_REGS:0 HI_REGS:950 CALLER_SAVE_REGS:950 EVEN_REG:950 GENERAL_REGS:950 VFP_D0_D7_REGS:14250 VFP_LO_REGS:14250 ALL_REGS:14250 MEM:9500
  r114 costs: LO_REGS:0 HI_REGS:240 CALLER_SAVE_REGS:240 EVEN_REG:240 GENERAL_REGS:240 VFP_D0_D7_REGS:3600 VFP_LO_REGS:3600 ALL_REGS:3600 MEM:2400
  r113 costs: LO_REGS:0 HI_REGS:240 CALLER_SAVE_REGS:240 EVEN_REG:240 GENERAL_REGS:240 VFP_D0_D7_REGS:3600 VFP_LO_REGS:3600 ALL_REGS:3600 MEM:2400

;;   ======================================================
;;   -- basic block 17 from 150 to 159 -- before reload
;;   ======================================================

;;	  0--> b  0: i 150 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 151 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 152 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 153 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 154 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 155 {r0=call [`HAL_GetTick'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 323 r179=r0                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 157 r165=r179-r121                          :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 158 cc=cmp(r165,r156)                       :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 159 pc={(gtu(cc,0))?L171:pc}                :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 4
;;   new head = 150
;;   new tail = 159

;;   ======================================================
;;   -- basic block 18 from 161 to 167 -- before reload
;;   ======================================================

;;	  0--> b  1: i 161 r135=[r152]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  0--> b  1: i 162 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  1: i 163 r117=[r135]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  1: i 166 cc=cmp(r117,0)                          :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  5--> b  1: i 167 pc={(cc>=0)?L148:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 5
;;   new head = 161
;;   new tail = 167

;;   ======================================================
;;   -- basic block 2 from 318 to 21 -- before reload
;;   ======================================================

;;	  0--> b  0: i  13 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  14 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  15 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 318 r174=r0                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  1--> b  0: i 319 r175=r1                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  16 loc r175                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  17 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 320 r176=r2                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  3--> b  0: i 321 r177=r3                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i   6 r156=[afp]                              :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i   2 r152=r174                               :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  6--> b  0: i   4 r154=r176                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  18 loc r154                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  19 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i   5 r155=r177                               :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  8--> b  0: i  20 r153=r175                               :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  21 {pc={(r175==0)?L28:pc};clobber cc;}     :cortex_m4_ex*3:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 9
;;   new head = 13
;;   new tail = 21

;;   ======================================================
;;   -- basic block 3 from 24 to 24 -- before reload
;;   ======================================================

;;	  0--> b  0: i  24 {pc={(r154==0)?L28:pc};clobber cc;}     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 24
;;   new tail = 24

;;   ======================================================
;;   -- basic block 4 from 27 to 27 -- before reload
;;   ======================================================

;;	  0--> b  0: i  27 {pc={(r155!=0)?L37:pc};clobber cc;}     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 27
;;   new tail = 27

;;   ======================================================
;;   -- basic block 5 from 30 to 324 -- before reload
;;   ======================================================

;;	  0--> b  0: i  30 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  31 r113=[r152+0x24]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i   8 r151=0x1                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  32 r114=r113|0x1                           :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  3--> b  0: i  33 [r152+0x24]=r114                        :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  34 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 324 pc=L266                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 4
;;   new head = 30
;;   new tail = 324

;;   ======================================================
;;   -- basic block 6 from 39 to 45 -- before reload
;;   ======================================================

;;	  0--> b  0: i  39 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  41 r159=zxn([r152+0x21])                   :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  43 r151=zxn(r159#0)                        :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  44 cc=cmp(r159,0x1)                        :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  45 pc={(cc!=0)?L259:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 4
;;   new head = 39
;;   new tail = 45

;;   ======================================================
;;   -- basic block 7 from 47 to 72 -- before reload
;;   ======================================================

;;	  0--> b  0: i  47 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  48 r160=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  49 [r152+0x24]=r160                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  50 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  51 r161=0x2                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  53 [r152+0x21]=r161#0                      :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  54 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  55 {r0=call [`HAL_GetTick'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 322 r178=r0                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  56 r121=r178                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  57 loc r121                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  58 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  59 loc r152                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  60 loc debug_implicit_ptr                  :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  61 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  62 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  63 r135=[r152]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  64 r124=[r153]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  65 [r135+0x4]=r124                         :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  66 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  67 loc r153+0x4                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  68 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 10--> b  0: i  69 r125=[r135]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 12--> b  0: i  71 cc=cmp(zxt(r125,0x1,0x14),0)            :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 13--> b  0: i  72 pc={(cc!=0)?L77:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 13
;;   new head = 47
;;   new tail = 72

;;   ======================================================
;;   -- basic block 8 from 74 to 326 -- before reload
;;   ======================================================

;;	  0--> b  0: i  74 r148=r153+0x4                           :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 326 pc=L85                                  :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 74
;;   new tail = 326

;;   ======================================================
;;   -- basic block 9 from 79 to 84 -- before reload
;;   ======================================================

;;	  0--> b  0: i  79 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  80 r128=[r153+0x4]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  81 [r135+0x4]=r128                         :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  82 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  83 r148=r153+0x8                           :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  84 loc r148                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 2
;;   new head = 79
;;   new tail = 84

;;   ======================================================
;;   -- basic block 10 from 87 to 97 -- before reload
;;   ======================================================

;;	  0--> b  0: i  87 loc r148                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  88 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  89 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  90 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  92 loc r154                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  93 loc r148                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  94 loc r155-0x1                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  95 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  96 {cc=cmp(r155-0x1,0);r122=r155-0x1;}     :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  97 pc={(cc==0)?L225:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 87
;;   new tail = 97

;;   ======================================================
;;   -- basic block 11 from 99 to 115 -- before reload
;;   ======================================================

;;	  0--> b  0: i  99 loc r154                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 100 loc r148                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 101 loc r122                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 102 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 103 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 104 loc debug_implicit_ptr                  :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 105 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 106 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 107 r130=[r148]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 108 [r135+0x4]=r130                         :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 109 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 110 loc r148+0x4                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 111 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 112 r131=[r135]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 114 cc=cmp(zxt(r131,0x1,0x14),0)            :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 115 pc={(cc!=0)?L120:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 5
;;   new head = 99
;;   new tail = 115

;;   ======================================================
;;   -- basic block 12 from 117 to 328 -- before reload
;;   ======================================================

;;	  0--> b  0: i 117 r148=r148+0x4                           :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 328 pc=L128                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 117
;;   new tail = 328

rescanning insn with uid = 123.
rescanning insn with uid = 123.
;;   ======================================================
;;   -- basic block 13 from 122 to 127 -- before reload
;;   ======================================================

;;	  0--> b  0: i 122 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 123 r134=[r148+0x4]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 124 [r135+0x4]=r134                         :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 125 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 126 r148=r148+0x8                           :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 127 loc r148                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 2
;;   new head = 122
;;   new tail = 127

;;   ======================================================
;;   -- basic block 14 from 130 to 132 -- before reload
;;   ======================================================

;;	  0--> b  0: i 130 loc r148                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 131 cc=cmp(r156,0xffffffffffffffff)         :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 132 pc={(cc!=0)?L148:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 130
;;   new tail = 132

;;   ======================================================
;;   -- basic block 15 from 134 to 144 -- before reload
;;   ======================================================

;;	  0--> b  0: i 134 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 135 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 136 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 137 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 138 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 139 r149=[r135]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 143 cc=cmp(r149,0)                          :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 144 pc={(cc>=0)?L140:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 134
;;   new tail = 144

;;   ======================================================
;;   -- basic block 16 from 331 to 331 -- before reload
;;   ======================================================

;;	  0--> b  0: i 331 pc=L183                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 331
;;   new tail = 331

;;   ======================================================
;;   -- basic block 19 from 334 to 334 -- before reload
;;   ======================================================

;;	  0--> b  0: i 334 pc=L183                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 334
;;   new tail = 334

;;   ======================================================
;;   -- basic block 20 from 173 to 336 -- before reload
;;   ======================================================

;;	  0--> b  0: i 173 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 174 r166=0x4                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 177 r167=0x1                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 175 [r152+0x24]=r166                        :cortex_m4_a:@GENERAL_REGS+0(-1)@VFP_LO_REGS+0(0)
;;	  2--> b  0: i 176 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 179 [r152+0x21]=r167#0                      :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 180 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 336 pc=L266                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 4
;;   new head = 173
;;   new tail = 336

;;   ======================================================
;;   -- basic block 21 from 185 to 198 -- before reload
;;   ======================================================

;;	  0--> b  0: i 185 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 186 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 187 loc debug_implicit_ptr                  :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 188 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 189 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 190 r136=[r135+0x8]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 191 [r154]=r136                             :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 192 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 193 loc r154+0x4                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 194 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 195 r138=[r135]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 197 cc=cmp(zxt(r138,0x1,0x13),0)            :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 198 pc={(cc!=0)?L203:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 5
;;   new head = 185
;;   new tail = 198

;;   ======================================================
;;   -- basic block 22 from 200 to 338 -- before reload
;;   ======================================================

;;	  0--> b  0: i 200 r154=r154+0x4                           :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 338 pc=L211                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 200
;;   new tail = 338

rescanning insn with uid = 207.
rescanning insn with uid = 207.
;;   ======================================================
;;   -- basic block 23 from 205 to 210 -- before reload
;;   ======================================================

;;	  0--> b  0: i 205 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 206 r140=[r135+0x8]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 207 [r154+0x4]=r140                         :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 208 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 209 r154=r154+0x8                           :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 210 loc r154                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 2
;;   new head = 205
;;   new tail = 210

;;   ======================================================
;;   -- basic block 24 from 213 to 224 -- before reload
;;   ======================================================

;;	  0--> b  0: i 213 loc r154                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 214 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 215 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 216 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 218 loc r154                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 219 loc r148                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 220 loc r122-0x1                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 221 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 223 {cc=cmp(r122-0x1,0);r122=r122-0x1;}     :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 224 pc={(cc!=0)?L222:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 213
;;   new tail = 224

;;   ======================================================
;;   -- basic block 25 from 227 to 241 -- before reload
;;   ======================================================

;;	  0--> b  0: i 227 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 228 loc r152                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 229 loc debug_implicit_ptr                  :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 230 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 231 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 232 r142=[r135+0x8]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 233 [r154]=r142                             :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 234 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 235 loc r154+0x4                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 236 loc D#1                                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 237 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 238 r144=[r135]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 240 cc=cmp(zxt(r144,0x1,0x13),0)            :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 241 pc={(cc==0)?L248:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 5
;;   new head = 227
;;   new tail = 241

;;   ======================================================
;;   -- basic block 26 from 243 to 247 -- before reload
;;   ======================================================

;;	  0--> b  0: i 243 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 244 r146=[r135+0x8]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 245 [r154+0x4]=r146                         :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 246 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 247 loc D#1+0x4                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 243
;;   new tail = 247

;;   ======================================================
;;   -- basic block 27 from 250 to 340 -- before reload
;;   ======================================================

;;	  0--> b  0: i 250 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 251 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 252 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 253 r171=0x1                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 255 [r152+0x21]=r171#0                      :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 256 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i   9 r151=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 340 pc=L266                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 250
;;   new tail = 340

;;   ======================================================
;;   -- basic block 28 from 261 to 10 -- before reload
;;   ======================================================

;;	  0--> b  0: i 261 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 262 r119=[r152+0x24]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  10 r151=0x1                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 263 r120=r119|0x2                           :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  3--> b  0: i 264 [r152+0x24]=r120                        :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 265 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 261
;;   new tail = 265

;;   ======================================================
;;   -- basic block 29 from 268 to 275 -- before reload
;;   ======================================================

;;	  0--> b  0: i 268 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 269 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 274 r0=r151                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 275 use r0                                  :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 268
;;   new tail = 275


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


HAL_CORDIC_Calculate

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={4d,5u} r1={3d,1u} r2={3d,1u} r3={3d,1u} r7={1d,29u} r12={4d} r13={1d,31u} r14={3d} r15={2d} r16={3d} r17={3d} r18={3d} r19={3d} r20={3d} r21={3d} r22={3d} r23={3d} r24={3d} r25={3d} r26={3d} r27={3d} r28={3d} r29={3d} r30={3d} r31={3d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r81={2d} r82={2d} r83={2d} r84={2d} r85={2d} r86={2d} r87={2d} r88={2d} r89={2d} r90={2d} r91={2d} r92={2d} r93={2d} r94={2d} r95={2d} r96={2d} r97={2d} r98={2d} r99={2d} r100={16d,11u} r101={2d} r102={1d,29u} r103={1d,29u,1e} r104={2d} r105={2d} r106={2d} r113={1d,1u} r114={1d,1u} r117={1d,1u} r119={1d,1u} r120={1d,1u} r121={1d,2u} r122={2d,4u} r124={1d,1u} r125={1d,1u} r128={1d,1u} r130={1d,1u} r131={1d,1u} r134={1d,1u} r135={2d,14u} r136={1d,1u} r138={1d,1u} r140={1d,1u} r142={1d,1u} r144={1d,1u} r146={1d,1u} r148={4d,12u} r149={1d,1u} r151={4d,1u} r152={1d,14u} r153={1d,5u} r154={3d,15u} r155={1d,4u} r156={1d,2u} r159={1d,2u} r160={1d,1u} r161={1d,1u} r165={1d,1u} r166={1d,1u} r167={1d,1u} r171={1d,1u} r174={1d,1u} r175={1d,3u} r176={1d,1u} r177={1d,1u} r178={1d,1u} r179={1d,1u} 
;;    total ref usage 498{253d,244u,1e} in 202{200 regular + 2 call} insns.
(note 1 0 11 NOTE_INSN_DELETED)
(note 11 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 11 7 2 NOTE_INSN_DELETED)
(note 7 3 13 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 13 7 14 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":608:3 -1
     (nil))
(debug_insn 14 13 15 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":609:3 -1
     (nil))
(debug_insn 15 14 318 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":610:3 -1
     (nil))
(insn 318 15 319 2 (set (reg:SI 174)
        (reg:SI 0 r0 [ hcordic ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":607:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ hcordic ])
        (nil)))
(insn 319 318 16 2 (set (reg:SI 175)
        (reg:SI 1 r1 [ pInBuff ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":607:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ pInBuff ])
        (nil)))
(debug_insn 16 319 17 2 (var_location:SI p_tmp_in_buff (reg:SI 175)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":610:12 -1
     (nil))
(debug_insn 17 16 320 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":611:3 -1
     (nil))
(insn 320 17 321 2 (set (reg:SI 176)
        (reg:SI 2 r2 [ pOutBuff ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":607:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 2 r2 [ pOutBuff ])
        (nil)))
(insn 321 320 6 2 (set (reg:SI 177)
        (reg:SI 3 r3 [ NbCalc ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":607:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 3 r3 [ NbCalc ])
        (nil)))
(insn 6 321 2 2 (set (reg/v:SI 156 [ Timeout ])
        (mem/c:SI (reg/f:SI 103 afp) [1 Timeout+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":607:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (mem/c:SI (reg/f:SI 103 afp) [1 Timeout+0 S4 A64])
        (nil)))
(insn 2 6 4 2 (set (reg/v/f:SI 152 [ hcordic ])
        (reg:SI 174)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":607:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 174)
        (nil)))
(insn 4 2 18 2 (set (reg/v/f:SI 154 [ pOutBuff ])
        (reg:SI 176)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":607:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 176)
        (nil)))
(debug_insn 18 4 19 2 (var_location:SI p_tmp_out_buff (reg/v/f:SI 154 [ pOutBuff ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":611:12 -1
     (nil))
(debug_insn 19 18 5 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":614:3 -1
     (nil))
(insn 5 19 20 2 (set (reg/v:SI 155 [ NbCalc ])
        (reg:SI 177)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":607:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 177)
        (nil)))
(insn 20 5 21 2 (set (reg/v/f:SI 153 [ pInBuff ])
        (reg:SI 175)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":614:6 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 21 20 22 2 (parallel [
            (set (pc)
                (if_then_else (eq (reg:SI 175)
                        (const_int 0 [0]))
                    (label_ref:SI 28)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":614:6 1024 {*thumb2_cbz}
     (expr_list:REG_DEAD (reg:SI 175)
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (int_list:REG_BR_PROB 194239900 (nil))))
 -> 28)
(note 22 21 23 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(note 23 22 24 3 NOTE_INSN_DELETED)
(jump_insn 24 23 25 3 (parallel [
            (set (pc)
                (if_then_else (eq (reg/v/f:SI 154 [ pOutBuff ])
                        (const_int 0 [0]))
                    (label_ref:SI 28)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":614:25 1024 {*thumb2_cbz}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (int_list:REG_BR_PROB 194239900 (nil)))
 -> 28)
(note 25 24 26 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(note 26 25 27 4 NOTE_INSN_DELETED)
(jump_insn 27 26 28 4 (parallel [
            (set (pc)
                (if_then_else (ne (reg/v:SI 155 [ NbCalc ])
                        (const_int 0 [0]))
                    (label_ref 37)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":614:47 1025 {*thumb2_cbnz}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 37)
(code_label 28 27 29 5 31 (nil) [2 uses])
(note 29 28 30 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 30 29 31 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":617:5 -1
     (nil))
(insn 31 30 8 5 (set (reg:SI 113 [ _1 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 152 [ hcordic ])
                (const_int 36 [0x24])) [1 hcordic_21(D)->ErrorCode+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":617:24 728 {*thumb2_movsi_vfp}
     (nil))
(insn 8 31 32 5 (set (reg:SI 151 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":620:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 32 8 33 5 (set (reg:SI 114 [ _2 ])
        (ior:SI (reg:SI 113 [ _1 ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":617:24 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(insn 33 32 34 5 (set (mem/v:SI (plus:SI (reg/v/f:SI 152 [ hcordic ])
                (const_int 36 [0x24])) [1 hcordic_21(D)->ErrorCode+0 S4 A32])
        (reg:SI 114 [ _2 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":617:24 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 152 [ hcordic ])
        (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
            (nil))))
(debug_insn 34 33 324 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":620:5 -1
     (nil))
(jump_insn 324 34 325 5 (set (pc)
        (label_ref 266)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":620:12 284 {*arm_jump}
     (nil)
 -> 266)
(barrier 325 324 37)
(code_label 37 325 38 6 32 (nil) [1 uses])
(note 38 37 39 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 39 38 41 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":624:3 -1
     (nil))
(insn 41 39 43 6 (set (reg:SI 159 [ hcordic_21(D)->State ])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 152 [ hcordic ])
                    (const_int 33 [0x21])) [0 hcordic_21(D)->State+0 S1 A8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":624:14 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 43 41 44 6 (set (reg:SI 151 [ <retval> ])
        (zero_extend:SI (subreg:QI (reg:SI 159 [ hcordic_21(D)->State ]) 0))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":624:14 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 44 43 45 6 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 159 [ hcordic_21(D)->State ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":624:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 159 [ hcordic_21(D)->State ])
        (nil)))
(jump_insn 45 44 46 6 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 259)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":624:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 719407028 (nil)))
 -> 259)
(note 46 45 70 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(note 70 46 47 7 NOTE_INSN_DELETED)
(debug_insn 47 70 48 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":627:5 -1
     (nil))
(insn 48 47 49 7 (set (reg:SI 160)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":627:24 728 {*thumb2_movsi_vfp}
     (nil))
(insn 49 48 50 7 (set (mem/v:SI (plus:SI (reg/v/f:SI 152 [ hcordic ])
                (const_int 36 [0x24])) [1 hcordic_21(D)->ErrorCode+0 S4 A32])
        (reg:SI 160)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":627:24 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 160)
        (nil)))
(debug_insn 50 49 51 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":630:5 -1
     (nil))
(insn 51 50 53 7 (set (reg:SI 161)
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":630:20 728 {*thumb2_movsi_vfp}
     (nil))
(insn 53 51 54 7 (set (mem/v:QI (plus:SI (reg/v/f:SI 152 [ hcordic ])
                (const_int 33 [0x21])) [0 hcordic_21(D)->State+0 S1 A8])
        (subreg:QI (reg:SI 161) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":630:20 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 161)
        (nil)))
(debug_insn 54 53 55 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":633:5 -1
     (nil))
(call_insn 55 54 322 7 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("HAL_GetTick") [flags 0x41]  <function_decl 0000000006c01f00 HAL_GetTick>) [0 HAL_GetTick S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":633:17 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_GetTick") [flags 0x41]  <function_decl 0000000006c01f00 HAL_GetTick>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (nil)))
(insn 322 55 56 7 (set (reg:SI 178)
        (reg:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":633:17 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(insn 56 322 57 7 (set (reg/v:SI 121 [ tickstart ])
        (reg:SI 178)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":633:17 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 178)
        (nil)))
(debug_insn 57 56 58 7 (var_location:SI tickstart (reg/v:SI 121 [ tickstart ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":633:17 -1
     (nil))
(debug_insn 58 57 59 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":636:5 -1
     (nil))
(debug_insn 59 58 60 7 (var_location:SI hcordic (reg/v/f:SI 152 [ hcordic ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":636:5 -1
     (nil))
(debug_insn 60 59 61 7 (var_location:SI ppInBuff (debug_implicit_ptr:SI p_tmp_in_buff)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":636:5 -1
     (nil))
(debug_insn 61 60 62 7 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1210:13 -1
     (nil))
(debug_insn 62 61 63 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1213:3 -1
     (nil))
(insn 63 62 64 7 (set (reg/f:SI 135 [ prephitmp_53 ])
        (mem/f:SI (reg/v/f:SI 152 [ hcordic ]) [3 hcordic_21(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1213:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 64 63 65 7 (set (reg:SI 124 [ _37 ])
        (mem:SI (reg/v/f:SI 153 [ pInBuff ]) [1 *pInBuff_18(D)+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1213:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 65 64 66 7 (set (mem/v:SI (plus:SI (reg/f:SI 135 [ prephitmp_53 ])
                (const_int 4 [0x4])) [1 _36->WDATA+0 S4 A32])
        (reg:SI 124 [ _37 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1213:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 124 [ _37 ])
        (nil)))
(debug_insn 66 65 67 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1216:3 -1
     (nil))
(debug_insn 67 66 68 7 (var_location:SI p_tmp_in_buff (plus:SI (reg/v/f:SI 153 [ pInBuff ])
        (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1216:14 -1
     (nil))
(debug_insn 68 67 69 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1219:3 -1
     (nil))
(insn 69 68 71 7 (set (reg:SI 125 [ _39 ])
        (mem/v:SI (reg/f:SI 135 [ prephitmp_53 ]) [1 _36->CSR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1219:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 71 69 72 7 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 125 [ _39 ])
                (const_int 1 [0x1])
                (const_int 20 [0x14]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1219:6 93 {*zeroextractsi_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 125 [ _39 ])
        (nil)))
(jump_insn 72 71 73 7 (set (pc)
        (if_then_else (ne (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref 77)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1219:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 77)
(note 73 72 74 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 74 73 326 8 (set (reg/v/f:SI 148 [ p_tmp_in_buff ])
        (plus:SI (reg/v/f:SI 153 [ pInBuff ])
            (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1216:14 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg/v/f:SI 153 [ pInBuff ])
        (nil)))
(jump_insn 326 74 327 8 (set (pc)
        (label_ref 85)) 284 {*arm_jump}
     (nil)
 -> 85)
(barrier 327 326 77)
(code_label 77 327 78 9 35 (nil) [1 uses])
(note 78 77 79 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(debug_insn 79 78 80 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1222:5 -1
     (nil))
(insn 80 79 81 9 (set (reg:SI 128 [ _42 ])
        (mem:SI (plus:SI (reg/v/f:SI 153 [ pInBuff ])
                (const_int 4 [0x4])) [1 MEM[(int32_t *)pInBuff_18(D) + 4B]+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1222:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 81 80 82 9 (set (mem/v:SI (plus:SI (reg/f:SI 135 [ prephitmp_53 ])
                (const_int 4 [0x4])) [1 _36->WDATA+0 S4 A32])
        (reg:SI 128 [ _42 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1222:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 128 [ _42 ])
        (nil)))
(debug_insn 82 81 83 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1225:5 -1
     (nil))
(insn 83 82 84 9 (set (reg/v/f:SI 148 [ p_tmp_in_buff ])
        (plus:SI (reg/v/f:SI 153 [ pInBuff ])
            (const_int 8 [0x8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1225:16 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg/v/f:SI 153 [ pInBuff ])
        (nil)))
(debug_insn 84 83 85 9 (var_location:SI p_tmp_in_buff (reg/v/f:SI 148 [ p_tmp_in_buff ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1225:16 -1
     (nil))
(code_label 85 84 86 10 36 (nil) [1 uses])
(note 86 85 91 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(note 91 86 87 10 NOTE_INSN_DELETED)
(debug_insn 87 91 88 10 (var_location:SI p_tmp_in_buff (reg/v/f:SI 148 [ p_tmp_in_buff ])) -1
     (nil))
(debug_insn 88 87 89 10 (var_location:SI hcordic (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":636:5 -1
     (nil))
(debug_insn 89 88 90 10 (var_location:SI ppInBuff (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":636:5 -1
     (nil))
(debug_insn 90 89 92 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":640:5 -1
     (nil))
(debug_insn 92 90 93 10 (var_location:SI p_tmp_out_buff (reg/v/f:SI 154 [ pOutBuff ])) -1
     (nil))
(debug_insn 93 92 94 10 (var_location:SI p_tmp_in_buff (reg/v/f:SI 148 [ p_tmp_in_buff ])) -1
     (nil))
(debug_insn 94 93 95 10 (var_location:SI index (plus:SI (reg/v:SI 155 [ NbCalc ])
        (const_int -1 [0xffffffffffffffff]))) -1
     (nil))
(debug_insn 95 94 96 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":640:33 -1
     (nil))
(insn 96 95 97 10 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (plus:SI (reg/v:SI 155 [ NbCalc ])
                        (const_int -1 [0xffffffffffffffff]))
                    (const_int 0 [0])))
            (set (reg/v:SI 122 [ index ])
                (plus:SI (reg/v:SI 155 [ NbCalc ])
                    (const_int -1 [0xffffffffffffffff])))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":640:5 1019 {thumb2_addsi3_compare0}
     (expr_list:REG_DEAD (reg/v:SI 155 [ NbCalc ])
        (nil)))
(jump_insn 97 96 222 10 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 225)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":640:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 59055804 (nil)))
 -> 225)
(code_label 222 97 98 11 46 (nil) [1 uses])
(note 98 222 113 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(note 113 98 99 11 NOTE_INSN_DELETED)
(debug_insn 99 113 100 11 (var_location:SI p_tmp_out_buff (reg/v/f:SI 154 [ pOutBuff ])) -1
     (nil))
(debug_insn 100 99 101 11 (var_location:SI p_tmp_in_buff (reg/v/f:SI 148 [ p_tmp_in_buff ])) -1
     (nil))
(debug_insn 101 100 102 11 (var_location:SI index (reg/v:SI 122 [ index ])) -1
     (nil))
(debug_insn 102 101 103 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":643:7 -1
     (nil))
(debug_insn 103 102 104 11 (var_location:SI hcordic (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":643:7 -1
     (nil))
(debug_insn 104 103 105 11 (var_location:SI ppInBuff (debug_implicit_ptr:SI p_tmp_in_buff)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":643:7 -1
     (nil))
(debug_insn 105 104 106 11 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1210:13 -1
     (nil))
(debug_insn 106 105 107 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1213:3 -1
     (nil))
(insn 107 106 108 11 (set (reg:SI 130 [ _46 ])
        (mem:SI (reg/v/f:SI 148 [ p_tmp_in_buff ]) [1 *p_tmp_in_buff_103+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1213:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 108 107 109 11 (set (mem/v:SI (plus:SI (reg/f:SI 135 [ prephitmp_53 ])
                (const_int 4 [0x4])) [1 prephitmp_53->WDATA+0 S4 A32])
        (reg:SI 130 [ _46 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1213:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 130 [ _46 ])
        (nil)))
(debug_insn 109 108 110 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1216:3 -1
     (nil))
(debug_insn 110 109 111 11 (var_location:SI p_tmp_in_buff (plus:SI (reg/v/f:SI 148 [ p_tmp_in_buff ])
        (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1216:14 -1
     (nil))
(debug_insn 111 110 112 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1219:3 -1
     (nil))
(insn 112 111 114 11 (set (reg:SI 131 [ _48 ])
        (mem/v:SI (reg/f:SI 135 [ prephitmp_53 ]) [1 prephitmp_53->CSR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1219:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 114 112 115 11 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 131 [ _48 ])
                (const_int 1 [0x1])
                (const_int 20 [0x14]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1219:6 93 {*zeroextractsi_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 131 [ _48 ])
        (nil)))
(jump_insn 115 114 116 11 (set (pc)
        (if_then_else (ne (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref 120)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1219:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 120)
(note 116 115 117 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 117 116 328 12 (set (reg/v/f:SI 148 [ p_tmp_in_buff ])
        (plus:SI (reg/v/f:SI 148 [ p_tmp_in_buff ])
            (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1216:14 7 {*arm_addsi3}
     (nil))
(jump_insn 328 117 329 12 (set (pc)
        (label_ref 128)) 284 {*arm_jump}
     (nil)
 -> 128)
(barrier 329 328 120)
(code_label 120 329 121 13 38 (nil) [1 uses])
(note 121 120 122 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(debug_insn 122 121 123 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1222:5 -1
     (nil))
(insn 123 122 124 13 (set (reg:SI 134 [ _51 ])
        (mem:SI (plus:SI (reg/v/f:SI 148 [ p_tmp_in_buff ])
                (const_int 4 [0x4])) [1 MEM[(int32_t *)p_tmp_in_buff_103 + 4B]+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1222:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 124 123 125 13 (set (mem/v:SI (plus:SI (reg/f:SI 135 [ prephitmp_53 ])
                (const_int 4 [0x4])) [1 prephitmp_53->WDATA+0 S4 A32])
        (reg:SI 134 [ _51 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1222:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 134 [ _51 ])
        (nil)))
(debug_insn 125 124 126 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1225:5 -1
     (nil))
(insn 126 125 127 13 (set (reg/v/f:SI 148 [ p_tmp_in_buff ])
        (plus:SI (reg/v/f:SI 148 [ p_tmp_in_buff ])
            (const_int 8 [0x8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1225:16 7 {*arm_addsi3}
     (nil))
(debug_insn 127 126 128 13 (var_location:SI p_tmp_in_buff (reg/v/f:SI 148 [ p_tmp_in_buff ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1225:16 -1
     (nil))
(code_label 128 127 129 14 39 (nil) [1 uses])
(note 129 128 130 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(debug_insn 130 129 131 14 (var_location:SI p_tmp_in_buff (reg/v/f:SI 148 [ p_tmp_in_buff ])) -1
     (nil))
(insn 131 130 132 14 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 156 [ Timeout ])
            (const_int -1 [0xffffffffffffffff]))) 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 132 131 140 14 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 148)
            (pc))) 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 524845004 (nil)))
 -> 148)
(code_label 140 132 133 15 41 (nil) [1 uses])
(note 133 140 134 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(debug_insn 134 133 135 15 (var_location:SI hcordic (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":643:7 -1
     (nil))
(debug_insn 135 134 136 15 (var_location:SI ppInBuff (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":643:7 -1
     (nil))
(debug_insn 136 135 137 15 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":646:7 -1
     (nil))
(debug_insn 137 136 138 15 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":649:9 -1
     (nil))
(debug_insn 138 137 139 15 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":663:15 -1
     (nil))
(insn 139 138 143 15 (set (reg:SI 149 [ _93 ])
        (mem/v:SI (reg/f:SI 135 [ prephitmp_53 ]) [1 prephitmp_53->CSR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":663:16 728 {*thumb2_movsi_vfp}
     (nil))
(insn 143 139 144 15 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 149 [ _93 ])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":663:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 149 [ _93 ])
        (nil)))
(jump_insn 144 143 330 15 (set (pc)
        (if_then_else (ge (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 140)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":663:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 1014686028 (nil)))
 -> 140)
(note 330 144 331 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(jump_insn 331 330 332 16 (set (pc)
        (label_ref 183)) 284 {*arm_jump}
     (nil)
 -> 183)
(barrier 332 331 148)
(code_label 148 332 149 17 40 (nil) [2 uses])
(note 149 148 156 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(note 156 149 150 17 NOTE_INSN_DELETED)
(debug_insn 150 156 151 17 (var_location:SI hcordic (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":643:7 -1
     (nil))
(debug_insn 151 150 152 17 (var_location:SI ppInBuff (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":643:7 -1
     (nil))
(debug_insn 152 151 153 17 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":646:7 -1
     (nil))
(debug_insn 153 152 154 17 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":649:9 -1
     (nil))
(debug_insn 154 153 155 17 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":651:11 -1
     (nil))
(call_insn 155 154 323 17 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("HAL_GetTick") [flags 0x41]  <function_decl 0000000006c01f00 HAL_GetTick>) [0 HAL_GetTick S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":651:16 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_GetTick") [flags 0x41]  <function_decl 0000000006c01f00 HAL_GetTick>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (nil)))
(insn 323 155 157 17 (set (reg:SI 179)
        (reg:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":651:16 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(insn 157 323 158 17 (set (reg:SI 165)
        (minus:SI (reg:SI 179)
            (reg/v:SI 121 [ tickstart ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":651:30 45 {*arm_subsi3_insn}
     (expr_list:REG_DEAD (reg:SI 179)
        (nil)))
(insn 158 157 159 17 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 165)
            (reg/v:SI 156 [ Timeout ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":651:14 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 165)
        (nil)))
(jump_insn 159 158 160 17 (set (pc)
        (if_then_else (gtu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 171)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":651:14 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 59055804 (nil)))
 -> 171)
(note 160 159 161 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(insn 161 160 162 18 (set (reg/f:SI 135 [ prephitmp_53 ])
        (mem/f:SI (reg/v/f:SI 152 [ hcordic ]) [3 hcordic_21(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":663:16 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 162 161 163 18 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":663:15 -1
     (nil))
(insn 163 162 166 18 (set (reg:SI 117 [ _7 ])
        (mem/v:SI (reg/f:SI 135 [ prephitmp_53 ]) [1 pretmp_100->CSR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":663:16 728 {*thumb2_movsi_vfp}
     (nil))
(insn 166 163 167 18 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 117 [ _7 ])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":663:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 117 [ _7 ])
        (nil)))
(jump_insn 167 166 333 18 (set (pc)
        (if_then_else (ge (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 148)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":663:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 1014686028 (nil)))
 -> 148)
(note 333 167 334 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(jump_insn 334 333 335 19 (set (pc)
        (label_ref 183)) 284 {*arm_jump}
     (nil)
 -> 183)
(barrier 335 334 171)
(code_label 171 335 172 20 43 (nil) [1 uses])
(note 172 171 173 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(debug_insn 173 172 174 20 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":654:13 -1
     (nil))
(insn 174 173 177 20 (set (reg:SI 166)
        (const_int 4 [0x4])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":654:32 728 {*thumb2_movsi_vfp}
     (nil))
(insn 177 174 175 20 (set (reg:SI 167)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":657:28 728 {*thumb2_movsi_vfp}
     (nil))
(insn 175 177 176 20 (set (mem/v:SI (plus:SI (reg/v/f:SI 152 [ hcordic ])
                (const_int 36 [0x24])) [1 hcordic_21(D)->ErrorCode+0 S4 A32])
        (reg:SI 166)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":654:32 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 166)
        (nil)))
(debug_insn 176 175 179 20 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":657:13 -1
     (nil))
(insn 179 176 180 20 (set (mem/v:QI (plus:SI (reg/v/f:SI 152 [ hcordic ])
                (const_int 33 [0x21])) [0 hcordic_21(D)->State+0 S1 A8])
        (subreg:QI (reg:SI 167) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":657:28 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 167)
        (expr_list:REG_DEAD (reg/v/f:SI 152 [ hcordic ])
            (nil))))
(debug_insn 180 179 336 20 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":660:13 -1
     (nil))
(jump_insn 336 180 337 20 (set (pc)
        (label_ref 266)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":660:20 284 {*arm_jump}
     (nil)
 -> 266)
(barrier 337 336 183)
(code_label 183 337 184 21 42 (nil) [2 uses])
(note 184 183 196 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
(note 196 184 185 21 NOTE_INSN_DELETED)
(debug_insn 185 196 186 21 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":666:7 -1
     (nil))
(debug_insn 186 185 187 21 (var_location:SI hcordic (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":666:7 -1
     (nil))
(debug_insn 187 186 188 21 (var_location:SI ppOutBuff (debug_implicit_ptr:SI p_tmp_out_buff)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":666:7 -1
     (nil))
(debug_insn 188 187 189 21 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1236:13 -1
     (nil))
(debug_insn 189 188 190 21 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1239:3 -1
     (nil))
(insn 190 189 191 21 (set (reg:SI 136 [ _54 ])
        (mem/v:SI (plus:SI (reg/f:SI 135 [ prephitmp_53 ])
                (const_int 8 [0x8])) [1 prephitmp_86->RDATA+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1239:26 728 {*thumb2_movsi_vfp}
     (nil))
(insn 191 190 192 21 (set (mem:SI (reg/v/f:SI 154 [ pOutBuff ]) [1 *p_tmp_out_buff_89+0 S4 A32])
        (reg:SI 136 [ _54 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1239:15 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 136 [ _54 ])
        (nil)))
(debug_insn 192 191 193 21 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1242:3 -1
     (nil))
(debug_insn 193 192 194 21 (var_location:SI p_tmp_out_buff (plus:SI (reg/v/f:SI 154 [ pOutBuff ])
        (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1242:15 -1
     (nil))
(debug_insn 194 193 195 21 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1245:3 -1
     (nil))
(insn 195 194 197 21 (set (reg:SI 138 [ _57 ])
        (mem/v:SI (reg/f:SI 135 [ prephitmp_53 ]) [1 prephitmp_86->CSR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1245:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 197 195 198 21 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 138 [ _57 ])
                (const_int 1 [0x1])
                (const_int 19 [0x13]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1245:6 93 {*zeroextractsi_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 138 [ _57 ])
        (nil)))
(jump_insn 198 197 199 21 (set (pc)
        (if_then_else (ne (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref 203)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1245:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 203)
(note 199 198 200 22 [bb 22] NOTE_INSN_BASIC_BLOCK)
(insn 200 199 338 22 (set (reg/v/f:SI 154 [ pOutBuff ])
        (plus:SI (reg/v/f:SI 154 [ pOutBuff ])
            (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1242:15 7 {*arm_addsi3}
     (nil))
(jump_insn 338 200 339 22 (set (pc)
        (label_ref 211)) 284 {*arm_jump}
     (nil)
 -> 211)
(barrier 339 338 203)
(code_label 203 339 204 23 44 (nil) [1 uses])
(note 204 203 205 23 [bb 23] NOTE_INSN_BASIC_BLOCK)
(debug_insn 205 204 206 23 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1248:5 -1
     (nil))
(insn 206 205 207 23 (set (reg:SI 140 [ _59 ])
        (mem/v:SI (plus:SI (reg/f:SI 135 [ prephitmp_53 ])
                (const_int 8 [0x8])) [1 prephitmp_86->RDATA+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1248:28 728 {*thumb2_movsi_vfp}
     (nil))
(insn 207 206 208 23 (set (mem:SI (plus:SI (reg/v/f:SI 154 [ pOutBuff ])
                (const_int 4 [0x4])) [1 MEM[(int32_t *)p_tmp_out_buff_89 + 4B]+0 S4 A32])
        (reg:SI 140 [ _59 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1248:17 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 140 [ _59 ])
        (nil)))
(debug_insn 208 207 209 23 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1251:5 -1
     (nil))
(insn 209 208 210 23 (set (reg/v/f:SI 154 [ pOutBuff ])
        (plus:SI (reg/v/f:SI 154 [ pOutBuff ])
            (const_int 8 [0x8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1251:17 7 {*arm_addsi3}
     (nil))
(debug_insn 210 209 211 23 (var_location:SI p_tmp_out_buff (reg/v/f:SI 154 [ pOutBuff ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1251:17 -1
     (nil))
(code_label 211 210 212 24 45 (nil) [1 uses])
(note 212 211 217 24 [bb 24] NOTE_INSN_BASIC_BLOCK)
(note 217 212 213 24 NOTE_INSN_DELETED)
(debug_insn 213 217 214 24 (var_location:SI p_tmp_out_buff (reg/v/f:SI 154 [ pOutBuff ])) -1
     (nil))
(debug_insn 214 213 215 24 (var_location:SI hcordic (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":666:7 -1
     (nil))
(debug_insn 215 214 216 24 (var_location:SI ppOutBuff (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":666:7 -1
     (nil))
(debug_insn 216 215 218 24 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":640:45 -1
     (nil))
(debug_insn 218 216 219 24 (var_location:SI p_tmp_out_buff (reg/v/f:SI 154 [ pOutBuff ])) -1
     (nil))
(debug_insn 219 218 220 24 (var_location:SI p_tmp_in_buff (reg/v/f:SI 148 [ p_tmp_in_buff ])) -1
     (nil))
(debug_insn 220 219 221 24 (var_location:SI index (plus:SI (reg/v:SI 122 [ index ])
        (const_int -1 [0xffffffffffffffff]))) -1
     (nil))
(debug_insn 221 220 223 24 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":640:33 -1
     (nil))
(insn 223 221 224 24 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (plus:SI (reg/v:SI 122 [ index ])
                        (const_int -1 [0xffffffffffffffff]))
                    (const_int 0 [0])))
            (set (reg/v:SI 122 [ index ])
                (plus:SI (reg/v:SI 122 [ index ])
                    (const_int -1 [0xffffffffffffffff])))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":640:5 1019 {thumb2_addsi3_compare0}
     (nil))
(jump_insn 224 223 225 24 (set (pc)
        (if_then_else (ne (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 222)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":640:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 1014686028 (nil)))
 -> 222)
(code_label 225 224 226 25 37 (nil) [1 uses])
(note 226 225 239 25 [bb 25] NOTE_INSN_BASIC_BLOCK)
(note 239 226 227 25 NOTE_INSN_DELETED)
(debug_insn 227 239 228 25 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":670:5 -1
     (nil))
(debug_insn 228 227 229 25 (var_location:SI hcordic (reg/v/f:SI 152 [ hcordic ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":670:5 -1
     (nil))
(debug_insn 229 228 230 25 (var_location:SI ppOutBuff (debug_implicit_ptr:SI p_tmp_out_buff)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":670:5 -1
     (nil))
(debug_insn 230 229 231 25 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1236:13 -1
     (nil))
(debug_insn 231 230 232 25 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1239:3 -1
     (nil))
(insn 232 231 233 25 (set (reg:SI 142 [ _63 ])
        (mem/v:SI (plus:SI (reg/f:SI 135 [ prephitmp_53 ])
                (const_int 8 [0x8])) [1 prephitmp_90->RDATA+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1239:26 728 {*thumb2_movsi_vfp}
     (nil))
(insn 233 232 234 25 (set (mem:SI (reg/v/f:SI 154 [ pOutBuff ]) [1 *p_tmp_out_buff_98+0 S4 A32])
        (reg:SI 142 [ _63 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1239:15 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 142 [ _63 ])
        (nil)))
(debug_insn 234 233 235 25 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1242:3 -1
     (nil))
(debug_insn 235 234 236 25 (var_location:SI D#1 (plus:SI (reg/v/f:SI 154 [ pOutBuff ])
        (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1242:15 -1
     (nil))
(debug_insn 236 235 237 25 (var_location:SI p_tmp_out_buff (debug_expr:SI D#1)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1242:15 -1
     (nil))
(debug_insn 237 236 238 25 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1245:3 -1
     (nil))
(insn 238 237 240 25 (set (reg:SI 144 [ _66 ])
        (mem/v:SI (reg/f:SI 135 [ prephitmp_53 ]) [1 prephitmp_90->CSR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1245:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 240 238 241 25 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 144 [ _66 ])
                (const_int 1 [0x1])
                (const_int 19 [0x13]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1245:6 93 {*zeroextractsi_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 144 [ _66 ])
        (nil)))
(jump_insn 241 240 242 25 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 248)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1245:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 248)
(note 242 241 243 26 [bb 26] NOTE_INSN_BASIC_BLOCK)
(debug_insn 243 242 244 26 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1248:5 -1
     (nil))
(insn 244 243 245 26 (set (reg:SI 146 [ _68 ])
        (mem/v:SI (plus:SI (reg/f:SI 135 [ prephitmp_53 ])
                (const_int 8 [0x8])) [1 prephitmp_90->RDATA+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1248:28 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 135 [ prephitmp_53 ])
        (nil)))
(insn 245 244 246 26 (set (mem:SI (plus:SI (reg/v/f:SI 154 [ pOutBuff ])
                (const_int 4 [0x4])) [1 MEM[(int32_t *)p_tmp_out_buff_98 + 4B]+0 S4 A32])
        (reg:SI 146 [ _68 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1248:17 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 154 [ pOutBuff ])
        (expr_list:REG_DEAD (reg:SI 146 [ _68 ])
            (nil))))
(debug_insn 246 245 247 26 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1251:5 -1
     (nil))
(debug_insn 247 246 248 26 (var_location:SI p_tmp_out_buff (plus:SI (debug_expr:SI D#1)
        (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1251:17 -1
     (nil))
(code_label 248 247 249 27 47 (nil) [1 uses])
(note 249 248 250 27 [bb 27] NOTE_INSN_BASIC_BLOCK)
(debug_insn 250 249 251 27 (var_location:SI hcordic (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":670:5 -1
     (nil))
(debug_insn 251 250 252 27 (var_location:SI ppOutBuff (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":670:5 -1
     (nil))
(debug_insn 252 251 253 27 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":673:5 -1
     (nil))
(insn 253 252 255 27 (set (reg:SI 171)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":673:20 728 {*thumb2_movsi_vfp}
     (nil))
(insn 255 253 256 27 (set (mem/v:QI (plus:SI (reg/v/f:SI 152 [ hcordic ])
                (const_int 33 [0x21])) [0 hcordic_21(D)->State+0 S1 A8])
        (subreg:QI (reg:SI 171) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":673:20 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 171)
        (expr_list:REG_DEAD (reg/v/f:SI 152 [ hcordic ])
            (nil))))
(debug_insn 256 255 9 27 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":676:5 -1
     (nil))
(insn 9 256 340 27 (set (reg:SI 151 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":676:12 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 340 9 341 27 (set (pc)
        (label_ref 266)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":676:12 284 {*arm_jump}
     (nil)
 -> 266)
(barrier 341 340 259)
(code_label 259 341 260 28 34 (nil) [1 uses])
(note 260 259 261 28 [bb 28] NOTE_INSN_BASIC_BLOCK)
(debug_insn 261 260 262 28 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":681:5 -1
     (nil))
(insn 262 261 10 28 (set (reg:SI 119 [ _9 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 152 [ hcordic ])
                (const_int 36 [0x24])) [1 hcordic_21(D)->ErrorCode+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":681:24 728 {*thumb2_movsi_vfp}
     (nil))
(insn 10 262 263 28 (set (reg:SI 151 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":684:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 263 10 264 28 (set (reg:SI 120 [ _10 ])
        (ior:SI (reg:SI 119 [ _9 ])
            (const_int 2 [0x2]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":681:24 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 119 [ _9 ])
        (nil)))
(insn 264 263 265 28 (set (mem/v:SI (plus:SI (reg/v/f:SI 152 [ hcordic ])
                (const_int 36 [0x24])) [1 hcordic_21(D)->ErrorCode+0 S4 A32])
        (reg:SI 120 [ _10 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":681:24 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 152 [ hcordic ])
        (expr_list:REG_DEAD (reg:SI 120 [ _10 ])
            (nil))))
(debug_insn 265 264 266 28 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":684:5 -1
     (nil))
(code_label 266 265 267 29 33 (nil) [3 uses])
(note 267 266 268 29 [bb 29] NOTE_INSN_BASIC_BLOCK)
(debug_insn 268 267 269 29 (var_location:SI p_tmp_in_buff (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 269 268 274 29 (var_location:SI p_tmp_out_buff (clobber (const_int 0 [0]))) -1
     (nil))
(insn 274 269 275 29 (set (reg/i:SI 0 r0)
        (reg:SI 151 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":686:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 151 [ <retval> ])
        (nil)))
(insn 275 274 342 29 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":686:1 -1
     (nil))
(note 342 275 0 NOTE_INSN_DELETED)

;; Function HAL_CORDIC_CalculateZO (HAL_CORDIC_CalculateZO, funcdef_no=335, decl_uid=8721, cgraph_uid=339, symbol_order=338)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 35 n_edges 49 count 38 (  1.1)


HAL_CORDIC_CalculateZO

Dataflow summary:
def_info->table_size = 264, use_info->table_size = 292
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={4d,5u} r1={3d,1u} r2={3d,1u} r3={3d,1u} r7={1d,34u} r12={4d} r13={1d,36u} r14={3d} r15={2d} r16={3d} r17={3d} r18={3d} r19={3d} r20={3d} r21={3d} r22={3d} r23={3d} r24={3d} r25={3d} r26={3d} r27={3d} r28={3d} r29={3d} r30={3d} r31={3d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r81={2d} r82={2d} r83={2d} r84={2d} r85={2d} r86={2d} r87={2d} r88={2d} r89={2d} r90={2d} r91={2d} r92={2d} r93={2d} r94={2d} r95={2d} r96={2d} r97={2d} r98={2d} r99={2d} r100={17d,12u} r101={2d} r102={1d,34u} r103={1d,34u,1e} r104={2d} r105={2d} r106={2d} r113={1d,1u} r114={1d,1u} r117={1d,1u} r118={1d,1u} r119={6d,21u} r120={1d,2u} r122={1d,1u} r123={1d,1u} r126={1d,1u} r128={1d,1u} r130={1d,1u} r132={1d,1u} r135={1d,1u} r136={1d,1u} r139={1d,1u} r140={1d,1u} r141={1d,1u} r143={1d,1u} r145={1d,1u} r147={3d,8u} r148={2d,18u} r150={1d,1u} r152={1d,1u} r153={1d,1u} r155={1d,1u} r157={1d,1u} r159={4d,1u} r160={1d,14u} r161={1d,5u} r162={5d,24u} r163={1d,4u} r164={1d,2u} r167={1d,2u} r168={1d,1u} r169={1d,1u} r176={1d,1u} r177={1d,1u} r178={1d,1u} r181={1d,1u} r185={1d,1u} r186={1d,3u} r187={1d,1u} r188={1d,1u} r189={1d,1u} r190={1d,1u} 
;;    total ref usage 559{263d,295u,1e} in 248{246 regular + 2 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d3(0){ }d6(1){ }d9(2){ }d12(3){ }d13(7){ }d18(13){ }d21(14){ }d26(16){ }d29(17){ }d32(18){ }d35(19){ }d38(20){ }d41(21){ }d44(22){ }d47(23){ }d50(24){ }d53(25){ }d56(26){ }d59(27){ }d62(28){ }d65(29){ }d68(30){ }d71(31){ }d195(102){ }d196(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 0 )->[2]->( 5 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(102){ }u3(103){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 160 161 162 163 164 185 186 187 188
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 160 161 162 163 164 185 186 187 188
;; live  kill	 100 [cc]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 160 161 162 163 164
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 160 161 162 163 164

( 2 )->[3]->( 5 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u14(7){ }u15(13){ }u16(102){ }u17(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 160 161 162 163 164
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 162
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 160 161 162 163 164
;; live  gen 	
;; live  kill	 100 [cc]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 160 161 162 163 164
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 160 161 162 163 164

( 3 )->[4]->( 5 6 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u20(7){ }u21(13){ }u22(102){ }u23(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 160 161 162 163 164
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 163
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 160 161 162 163 164
;; live  gen 	
;; live  kill	 100 [cc]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 160 161 162 163 164
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 160 161 162 163 164

( 3 2 4 )->[5]->( 34 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u26(7){ }u27(13){ }u28(102){ }u29(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 160
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 160
;; lr  def 	 113 114 159
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 160
;; live  gen 	 113 114 159
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 159
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 159

( 4 )->[6]->( 7 33 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u34(7){ }u35(13){ }u36(102){ }u37(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 160 161 162 163 164
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 160
;; lr  def 	 100 [cc] 159 167
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 160 161 162 163 164
;; live  gen 	 100 [cc] 159 167
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 159 160 161 162 163 164
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 159 160 161 162 163 164

( 6 )->[7]->( 9 8 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u42(7){ }u43(13){ }u44(102){ }u45(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 159 160 161 162 163 164
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 160 161
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 120 122 123 148 168 169 189
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 159 160 161 162 163 164
;; live  gen 	 0 [r0] 100 [cc] 120 122 123 148 168 169 189
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 148 159 160 161 162 163 164
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 148 159 160 161 162 163 164

( 7 )->[8]->( 10 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u63(7){ }u64(13){ }u65(102){ }u66(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 148 159 160 161 162 163 164
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 161
;; lr  def 	 119
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 148 159 160 161 162 163 164
;; live  gen 	 119
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 148 159 160 162 163 164
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 148 159 160 162 163 164

( 7 )->[9]->( 10 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u68(7){ }u69(13){ }u70(102){ }u71(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 148 159 160 161 162 163 164
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 148 161
;; lr  def 	 119 126
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 148 159 160 161 162 163 164
;; live  gen 	 119 126
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 148 159 160 162 163 164
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 148 159 160 162 163 164

( 9 8 )->[10]->( 11 30 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u77(7){ }u78(13){ }u79(102){ }u80(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 148 159 160 162 163 164
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 163
;; lr  def 	 100 [cc] 147
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 148 159 160 162 163 164
;; live  gen 	 100 [cc] 147
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 147 148 159 160 162 164
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 147 148 159 160 162 164

( 10 )->[11]->( 12 20 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u88(7){ }u89(13){ }u90(102){ }u91(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 147 148 159 160 162 164
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 164
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 147 148 159 160 162 164
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 147 148 159 160 162 164
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 147 148 159 160 162 164

( 11 18 )->[12]->( 14 13 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u94(7){ }u95(13){ }u96(102){ }u97(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 147 148 160 162
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 148
;; lr  def 	 100 [cc] 140 150
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 147 148 160 162
;; live  gen 	 100 [cc] 140 150
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 147 148 160 162
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 147 148 160 162

( 12 )->[13]->( 15 )
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u109(7){ }u110(13){ }u111(102){ }u112(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 147 148 160 162
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119
;; lr  def 	 119
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 147 148 160 162
;; live  gen 	 119
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 147 148 160 162
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 147 148 160 162

( 12 )->[14]->( 15 )
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u114(7){ }u115(13){ }u116(102){ }u117(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 147 148 160 162
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 148
;; lr  def 	 119 152
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 147 148 160 162
;; live  gen 	 119 152
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 147 148 160 162
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 147 148 160 162

( 14 13 )->[15]->( 17 16 )
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u123(7){ }u124(13){ }u125(102){ }u126(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 147 148 160 162
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 148 162
;; lr  def 	 100 [cc] 153 155
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 147 148 160 162
;; live  gen 	 100 [cc] 153 155
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 147 148 160 162
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 147 148 160 162

( 15 )->[16]->( 18 )
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u136(7){ }u137(13){ }u138(102){ }u139(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 147 148 160 162
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 162
;; lr  def 	 162
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 147 148 160 162
;; live  gen 	 162
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 147 148 160 162
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 147 148 160 162

( 15 )->[17]->( 18 )
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u141(7){ }u142(13){ }u143(102){ }u144(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 147 148 160 162
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 148 162
;; lr  def 	 157 162
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 147 148 160 162
;; live  gen 	 157 162
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 147 148 160 162
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 147 148 160 162

( 17 16 )->[18]->( 12 19 )
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u150(7){ }u151(13){ }u152(102){ }u153(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 147 148 160 162
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 147
;; lr  def 	 100 [cc] 147
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 147 148 160 162
;; live  gen 	 100 [cc] 147
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 147 148 160 162
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 147 148 160 162

( 18 )->[19]->( 30 )
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u-1(7){ }u-1(13){ }u-1(102){ }u-1(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 148 160 162
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	
;; live  gen 	
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 148 160 162
;; live  out 	

( 11 27 )->[20]->( 22 21 )
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u161(7){ }u162(13){ }u163(102){ }u164(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 147 148 159 160 162 164
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 148
;; lr  def 	 100 [cc] 135 136
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 147 148 159 160 162 164
;; live  gen 	 100 [cc] 135 136
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 147 148 159 160 162 164
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 147 148 159 160 162 164

( 20 )->[21]->( 23 )
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u176(7){ }u177(13){ }u178(102){ }u179(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 147 148 159 160 162 164
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119
;; lr  def 	 119
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 147 148 159 160 162 164
;; live  gen 	 119
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 147 148 159 160 162 164
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 147 148 159 160 162 164

( 20 )->[22]->( 23 )
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u181(7){ }u182(13){ }u183(102){ }u184(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 147 148 159 160 162 164
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 148
;; lr  def 	 119 139
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 147 148 159 160 162 164
;; live  gen 	 119 139
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 147 148 159 160 162 164
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 147 148 159 160 162 164

( 22 21 )->[23]->( 25 24 )
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u190(7){ }u191(13){ }u192(102){ }u193(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 147 148 159 160 162 164
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 148 162
;; lr  def 	 100 [cc] 128 130
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 147 148 159 160 162 164
;; live  gen 	 100 [cc] 128 130
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 147 148 159 160 162 164
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 147 148 159 160 162 164

( 23 )->[24]->( 26 )
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u203(7){ }u204(13){ }u205(102){ }u206(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 147 159 160 162 164
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 162
;; lr  def 	 162
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 147 159 160 162 164
;; live  gen 	 162
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 147 159 160 162 164
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 147 159 160 162 164

( 23 )->[25]->( 26 )
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u208(7){ }u209(13){ }u210(102){ }u211(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 147 148 159 160 162 164
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 148 162
;; lr  def 	 132 162
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 147 148 159 160 162 164
;; live  gen 	 132 162
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 147 159 160 162 164
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 147 159 160 162 164

( 25 24 )->[26]->( 29 27 )
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u217(7){ }u218(13){ }u219(102){ }u220(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 147 159 160 162 164
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 164
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 176 190
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 147 159 160 162 164
;; live  gen 	 0 [r0] 100 [cc] 176 190
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 147 159 160 162 164
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 147 159 160 162 164

( 26 )->[27]->( 20 28 )
;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u229(7){ }u230(13){ }u231(102){ }u232(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 147 159 160 162 164
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 147 160
;; lr  def 	 100 [cc] 147 148
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 147 159 160 162 164
;; live  gen 	 100 [cc] 147 148
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 147 148 159 160 162 164
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 147 148 159 160 162 164

( 27 )->[28]->( 30 )
;; bb 28 artificial_defs: { }
;; bb 28 artificial_uses: { u-1(7){ }u-1(13){ }u-1(102){ }u-1(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 148 160 162
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	
;; live  gen 	
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 148 160 162
;; live  out 	

( 26 )->[29]->( 34 )
;; bb 29 artificial_defs: { }
;; bb 29 artificial_uses: { u240(7){ }u241(13){ }u242(102){ }u243(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 159 160
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 160
;; lr  def 	 177 178
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 159 160
;; live  gen 	 177 178
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 159
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 159

( 19 10 28 )->[30]->( 31 32 )
;; bb 30 artificial_defs: { }
;; bb 30 artificial_uses: { u248(7){ }u249(13){ }u250(102){ }u251(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 148 160 162
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 148 162
;; lr  def 	 100 [cc] 141 143
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 148 160 162
;; live  gen 	 100 [cc] 141 143
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 148 160 162
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 148 160 162

( 30 )->[31]->( 32 )
;; bb 31 artificial_defs: { }
;; bb 31 artificial_uses: { u261(7){ }u262(13){ }u263(102){ }u264(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 148 160 162
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 148 162
;; lr  def 	 145
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 148 160 162
;; live  gen 	 145
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 160
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 160

( 31 30 )->[32]->( 34 )
;; bb 32 artificial_defs: { }
;; bb 32 artificial_uses: { u268(7){ }u269(13){ }u270(102){ }u271(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 160
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 160
;; lr  def 	 159 181
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 160
;; live  gen 	 159 181
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 159
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 159

( 6 )->[33]->( 34 )
;; bb 33 artificial_defs: { }
;; bb 33 artificial_uses: { u274(7){ }u275(13){ }u276(102){ }u277(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 160
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 160
;; lr  def 	 117 118 159
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 160
;; live  gen 	 117 118 159
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 159
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 159

( 33 5 29 32 )->[34]->( 1 )
;; bb 34 artificial_defs: { }
;; bb 34 artificial_uses: { u282(7){ }u283(13){ }u284(102){ }u285(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 159
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 159
;; lr  def 	 0 [r0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 159
;; live  gen 	 0 [r0]
;; live  kill	
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 34 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u288(0){ }u289(7){ }u290(13){ }u291(102){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 21 to worklist
  Adding insn 24 to worklist
  Adding insn 27 to worklist
  Adding insn 380 to worklist
  Adding insn 33 to worklist
  Adding insn 31 to worklist
  Adding insn 45 to worklist
  Adding insn 41 to worklist
  Adding insn 72 to worklist
  Adding insn 69 to worklist
  Adding insn 65 to worklist
  Adding insn 55 to worklist
  Adding insn 53 to worklist
  Adding insn 49 to worklist
  Adding insn 382 to worklist
  Adding insn 81 to worklist
  Adding insn 97 to worklist
  Adding insn 100 to worklist
  Adding insn 118 to worklist
  Adding insn 115 to worklist
  Adding insn 111 to worklist
  Adding insn 384 to worklist
  Adding insn 127 to worklist
  Adding insn 149 to worklist
  Adding insn 146 to worklist
  Adding insn 142 to worklist
  Adding insn 141 to worklist
  Adding insn 386 to worklist
  Adding insn 158 to worklist
  Adding insn 157 to worklist
  Adding insn 176 to worklist
  Adding insn 389 to worklist
  Adding insn 198 to worklist
  Adding insn 195 to worklist
  Adding insn 191 to worklist
  Adding insn 391 to worklist
  Adding insn 207 to worklist
  Adding insn 229 to worklist
  Adding insn 226 to worklist
  Adding insn 222 to worklist
  Adding insn 221 to worklist
  Adding insn 393 to worklist
  Adding insn 238 to worklist
  Adding insn 237 to worklist
  Adding insn 253 to worklist
  Adding insn 249 to worklist
  Adding insn 263 to worklist
  Adding insn 396 to worklist
  Adding insn 398 to worklist
  Adding insn 275 to worklist
  Adding insn 271 to worklist
  Adding insn 297 to worklist
  Adding insn 294 to worklist
  Adding insn 289 to worklist
  Adding insn 288 to worklist
  Adding insn 301 to worklist
  Adding insn 300 to worklist
  Adding insn 400 to worklist
  Adding insn 311 to worklist
  Adding insn 320 to worklist
  Adding insn 318 to worklist
  Adding insn 331 to worklist
Finished finding needed instructions:
processing block 34 lr out =  0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
  Adding insn 330 to worklist
processing block 5 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 159
  Adding insn 8 to worklist
  Adding insn 32 to worklist
processing block 32 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 159
  Adding insn 9 to worklist
  Adding insn 309 to worklist
processing block 31 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 160
processing block 30 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 148 160 162
  Adding insn 296 to worklist
processing block 19 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 148 160 162
processing block 18 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 147 148 160 162
  Adding insn 175 to worklist
processing block 17 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 147 148 160 162
  Adding insn 160 to worklist
processing block 16 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 147 148 160 162
  Adding insn 151 to worklist
processing block 15 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 147 148 160 162
  Adding insn 148 to worklist
processing block 14 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 147 148 160 162
  Adding insn 129 to worklist
  Adding insn 126 to worklist
processing block 13 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 147 148 160 162
  Adding insn 120 to worklist
processing block 12 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 147 148 160 162
  Adding insn 117 to worklist
  Adding insn 110 to worklist
processing block 29 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 159
  Adding insn 273 to worklist
  Adding insn 270 to worklist
processing block 28 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 148 160 162
processing block 27 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 147 148 159 160 162 164
  Adding insn 262 to worklist
  Adding insn 255 to worklist
processing block 26 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 147 159 160 162 164
  Adding insn 252 to worklist
  Adding insn 251 to worklist
  Adding insn 379 to worklist
processing block 25 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 147 159 160 162 164
  Adding insn 240 to worklist
processing block 24 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 147 159 160 162 164
  Adding insn 231 to worklist
processing block 23 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 147 148 159 160 162 164
  Adding insn 228 to worklist
processing block 22 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 147 148 159 160 162 164
  Adding insn 209 to worklist
  Adding insn 206 to worklist
processing block 21 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 147 148 159 160 162 164
  Adding insn 200 to worklist
processing block 20 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 147 148 159 160 162 164
  Adding insn 197 to worklist
  Adding insn 190 to worklist
processing block 11 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 147 148 159 160 162 164
  Adding insn 99 to worklist
processing block 10 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 147 148 159 160 162 164
  Adding insn 96 to worklist
processing block 9 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 148 159 160 162 163 164
  Adding insn 83 to worklist
  Adding insn 80 to worklist
processing block 8 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 148 159 160 162 163 164
  Adding insn 74 to worklist
processing block 7 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 148 159 160 161 162 163 164
  Adding insn 71 to worklist
  Adding insn 64 to worklist
  Adding insn 63 to worklist
  Adding insn 56 to worklist
  Adding insn 378 to worklist
  Adding insn 51 to worklist
  Adding insn 48 to worklist
processing block 33 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 159
  Adding insn 10 to worklist
  Adding insn 319 to worklist
processing block 6 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 159 160 161 162 163 164
  Adding insn 44 to worklist
  Adding insn 43 to worklist
processing block 4 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 160 161 162 163 164
processing block 3 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 160 161 162 163 164
processing block 2 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 160 161 162 163 164
  Adding insn 20 to worklist
  Adding insn 6 to worklist
  Adding insn 5 to worklist
  Adding insn 377 to worklist
  Adding insn 4 to worklist
  Adding insn 376 to worklist
  Adding insn 375 to worklist
  Adding insn 2 to worklist
  Adding insn 374 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 35 n_edges 49 count 40 (  1.1)

Pass 0 for finding pseudo/allocno costs


  r190 costs: LO_REGS:922 HI_REGS:922 CALLER_SAVE_REGS:922 EVEN_REG:922 GENERAL_REGS:922 VFP_D0_D7_REGS:13830 VFP_LO_REGS:13830 ALL_REGS:13830 MEM:9220
  r189 costs: LO_REGS:160 HI_REGS:160 CALLER_SAVE_REGS:160 EVEN_REG:160 GENERAL_REGS:160 VFP_D0_D7_REGS:2000 VFP_LO_REGS:2000 ALL_REGS:2000 MEM:880
  r188 costs: LO_REGS:1100 HI_REGS:1100 CALLER_SAVE_REGS:1100 EVEN_REG:1100 GENERAL_REGS:1100 VFP_D0_D7_REGS:13750 VFP_LO_REGS:13750 ALL_REGS:13750 MEM:6050
  r187 costs: LO_REGS:1100 HI_REGS:1100 CALLER_SAVE_REGS:1100 EVEN_REG:1100 GENERAL_REGS:1100 VFP_D0_D7_REGS:13750 VFP_LO_REGS:13750 ALL_REGS:13750 MEM:6050
  r186 costs: LO_REGS:1100 HI_REGS:2200 CALLER_SAVE_REGS:2200 EVEN_REG:2200 GENERAL_REGS:2200 VFP_D0_D7_REGS:22000 VFP_LO_REGS:22000 ALL_REGS:22000 MEM:11550
  r185 costs: LO_REGS:1100 HI_REGS:1100 CALLER_SAVE_REGS:1100 EVEN_REG:1100 GENERAL_REGS:1100 VFP_D0_D7_REGS:13750 VFP_LO_REGS:13750 ALL_REGS:13750 MEM:6050
  r181 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:825
  r178 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:375
  r177 costs: LO_REGS:0 HI_REGS:50 CALLER_SAVE_REGS:50 EVEN_REG:50 GENERAL_REGS:50 VFP_D0_D7_REGS:725 VFP_LO_REGS:725 ALL_REGS:725 MEM:375
  r176 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:13830 VFP_LO_REGS:13830 ALL_REGS:13830 MEM:9220
  r169 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:1200
  r168 costs: LO_REGS:0 HI_REGS:160 CALLER_SAVE_REGS:160 EVEN_REG:160 GENERAL_REGS:160 VFP_D0_D7_REGS:2320 VFP_LO_REGS:2320 ALL_REGS:2320 MEM:1200
  r167 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:5103
  r164 costs: LO_REGS:0 HI_REGS:1100 CALLER_SAVE_REGS:1100 EVEN_REG:1100 GENERAL_REGS:1100 VFP_D0_D7_REGS:16305 VFP_LO_REGS:16305 ALL_REGS:16305 MEM:-130
  r163 costs: LO_REGS:0 HI_REGS:738 CALLER_SAVE_REGS:738 EVEN_REG:738 GENERAL_REGS:738 VFP_D0_D7_REGS:12235 VFP_LO_REGS:12235 ALL_REGS:12235 MEM:5040
  r162 costs: LO_REGS:0 HI_REGS:900 CALLER_SAVE_REGS:900 EVEN_REG:900 GENERAL_REGS:900 VFP_D0_D7_REGS:63040 VFP_LO_REGS:63040 ALL_REGS:63040 MEM:38910
  r161 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:8500 VFP_LO_REGS:8500 ALL_REGS:8500 MEM:2550
  r160 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:35125 VFP_LO_REGS:35125 ALL_REGS:35125 MEM:20300
  r159 costs: LO_REGS:1100 HI_REGS:1100 CALLER_SAVE_REGS:1100 EVEN_REG:1100 GENERAL_REGS:1100 VFP_D0_D7_REGS:19231 VFP_LO_REGS:19231 ALL_REGS:19231 MEM:10550
  r157 costs: LO_REGS:0 HI_REGS:964 CALLER_SAVE_REGS:964 EVEN_REG:964 GENERAL_REGS:964 VFP_D0_D7_REGS:7230 VFP_LO_REGS:7230 ALL_REGS:7230 MEM:4820
  r155 costs: LO_REGS:0 HI_REGS:966 CALLER_SAVE_REGS:966 EVEN_REG:966 GENERAL_REGS:966 VFP_D0_D7_REGS:14490 VFP_LO_REGS:14490 ALL_REGS:14490 MEM:9660
  r153 costs: LO_REGS:0 HI_REGS:1932 CALLER_SAVE_REGS:1932 EVEN_REG:1932 GENERAL_REGS:1932 VFP_D0_D7_REGS:14490 VFP_LO_REGS:14490 ALL_REGS:14490 MEM:9660
  r152 costs: LO_REGS:0 HI_REGS:964 CALLER_SAVE_REGS:964 EVEN_REG:964 GENERAL_REGS:964 VFP_D0_D7_REGS:7230 VFP_LO_REGS:7230 ALL_REGS:7230 MEM:4820
  r150 costs: LO_REGS:0 HI_REGS:966 CALLER_SAVE_REGS:966 EVEN_REG:966 GENERAL_REGS:966 VFP_D0_D7_REGS:14490 VFP_LO_REGS:14490 ALL_REGS:14490 MEM:9660
  r148 costs: LO_REGS:0 HI_REGS:1058 CALLER_SAVE_REGS:1058 EVEN_REG:1058 GENERAL_REGS:1058 VFP_D0_D7_REGS:83790 VFP_LO_REGS:83790 ALL_REGS:83790 MEM:55860
  r147 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:29160 VFP_LO_REGS:29160 ALL_REGS:29160 MEM:19440
  r145 costs: LO_REGS:0 HI_REGS:108 CALLER_SAVE_REGS:108 EVEN_REG:108 GENERAL_REGS:108 VFP_D0_D7_REGS:810 VFP_LO_REGS:810 ALL_REGS:810 MEM:540
  r143 costs: LO_REGS:0 HI_REGS:110 CALLER_SAVE_REGS:110 EVEN_REG:110 GENERAL_REGS:110 VFP_D0_D7_REGS:1650 VFP_LO_REGS:1650 ALL_REGS:1650 MEM:1100
  r141 costs: LO_REGS:0 HI_REGS:220 CALLER_SAVE_REGS:220 EVEN_REG:220 GENERAL_REGS:220 VFP_D0_D7_REGS:1650 VFP_LO_REGS:1650 ALL_REGS:1650 MEM:1100
  r140 costs: LO_REGS:0 HI_REGS:1932 CALLER_SAVE_REGS:1932 EVEN_REG:1932 GENERAL_REGS:1932 VFP_D0_D7_REGS:14490 VFP_LO_REGS:14490 ALL_REGS:14490 MEM:9660
  r139 costs: LO_REGS:0 HI_REGS:924 CALLER_SAVE_REGS:924 EVEN_REG:924 GENERAL_REGS:924 VFP_D0_D7_REGS:6930 VFP_LO_REGS:6930 ALL_REGS:6930 MEM:4620
  r136 costs: LO_REGS:0 HI_REGS:922 CALLER_SAVE_REGS:922 EVEN_REG:922 GENERAL_REGS:922 VFP_D0_D7_REGS:13830 VFP_LO_REGS:13830 ALL_REGS:13830 MEM:9220
  r135 costs: LO_REGS:0 HI_REGS:1844 CALLER_SAVE_REGS:1844 EVEN_REG:1844 GENERAL_REGS:1844 VFP_D0_D7_REGS:13830 VFP_LO_REGS:13830 ALL_REGS:13830 MEM:9220
  r132 costs: LO_REGS:0 HI_REGS:924 CALLER_SAVE_REGS:924 EVEN_REG:924 GENERAL_REGS:924 VFP_D0_D7_REGS:6930 VFP_LO_REGS:6930 ALL_REGS:6930 MEM:4620
  r130 costs: LO_REGS:0 HI_REGS:922 CALLER_SAVE_REGS:922 EVEN_REG:922 GENERAL_REGS:922 VFP_D0_D7_REGS:13830 VFP_LO_REGS:13830 ALL_REGS:13830 MEM:9220
  r128 costs: LO_REGS:0 HI_REGS:1844 CALLER_SAVE_REGS:1844 EVEN_REG:1844 GENERAL_REGS:1844 VFP_D0_D7_REGS:13830 VFP_LO_REGS:13830 ALL_REGS:13830 MEM:9220
  r126 costs: LO_REGS:0 HI_REGS:160 CALLER_SAVE_REGS:160 EVEN_REG:160 GENERAL_REGS:160 VFP_D0_D7_REGS:1200 VFP_LO_REGS:1200 ALL_REGS:1200 MEM:800
  r123 costs: LO_REGS:0 HI_REGS:160 CALLER_SAVE_REGS:160 EVEN_REG:160 GENERAL_REGS:160 VFP_D0_D7_REGS:2400 VFP_LO_REGS:2400 ALL_REGS:2400 MEM:1600
  r122 costs: LO_REGS:0 HI_REGS:320 CALLER_SAVE_REGS:320 EVEN_REG:320 GENERAL_REGS:320 VFP_D0_D7_REGS:2400 VFP_LO_REGS:2400 ALL_REGS:2400 MEM:1600
  r120 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:7715 VFP_LO_REGS:7715 ALL_REGS:7715 MEM:4690
  r119 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:50760 VFP_LO_REGS:50760 ALL_REGS:50760 MEM:33840
  r118 costs: LO_REGS:0 HI_REGS:326 CALLER_SAVE_REGS:326 EVEN_REG:326 GENERAL_REGS:326 VFP_D0_D7_REGS:4890 VFP_LO_REGS:4890 ALL_REGS:4890 MEM:3260
  r117 costs: LO_REGS:0 HI_REGS:326 CALLER_SAVE_REGS:326 EVEN_REG:326 GENERAL_REGS:326 VFP_D0_D7_REGS:4890 VFP_LO_REGS:4890 ALL_REGS:4890 MEM:3260
  r114 costs: LO_REGS:0 HI_REGS:612 CALLER_SAVE_REGS:612 EVEN_REG:612 GENERAL_REGS:612 VFP_D0_D7_REGS:9180 VFP_LO_REGS:9180 ALL_REGS:9180 MEM:6120
  r113 costs: LO_REGS:0 HI_REGS:612 CALLER_SAVE_REGS:612 EVEN_REG:612 GENERAL_REGS:612 VFP_D0_D7_REGS:9180 VFP_LO_REGS:9180 ALL_REGS:9180 MEM:6120


Pass 1 for finding pseudo/allocno costs

    r190: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r189: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r188: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r187: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r186: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r185: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r184: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r183: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r182: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r181: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r180: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r179: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r178: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r177: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r176: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r175: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r174: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r173: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r172: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r171: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r170: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r169: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r168: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r167: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r166: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r165: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r164: preferred NO_REGS, alternative NO_REGS, allocno NO_REGS
    r163: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r162: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r161: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r160: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r159: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r158: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r157: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r156: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r155: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r154: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r153: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r152: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r151: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r150: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r149: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r148: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r147: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r146: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r145: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r144: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r143: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r142: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r141: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r140: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r139: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r138: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r137: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r136: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r135: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r134: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r133: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r132: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r131: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r130: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r129: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r128: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r127: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r126: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r125: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r124: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r123: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r122: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r121: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r120: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r119: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r118: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r117: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r116: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r115: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r190 costs: GENERAL_REGS:922 VFP_D0_D7_REGS:20745 VFP_LO_REGS:20745 ALL_REGS:13830 MEM:13830
  r189 costs: GENERAL_REGS:160 VFP_D0_D7_REGS:3600 VFP_LO_REGS:3600 ALL_REGS:2400 MEM:2400
  r188 costs: GENERAL_REGS:1100 VFP_D0_D7_REGS:24750 VFP_LO_REGS:24750 ALL_REGS:16500 MEM:16500
  r187 costs: GENERAL_REGS:1100 VFP_D0_D7_REGS:24750 VFP_LO_REGS:24750 ALL_REGS:16500 MEM:16500
  r186 costs: LO_REGS:1100 HI_REGS:3300 CALLER_SAVE_REGS:3300 EVEN_REG:3300 GENERAL_REGS:2200 VFP_D0_D7_REGS:33000 VFP_LO_REGS:33000 ALL_REGS:24750 MEM:22000
  r185 costs: GENERAL_REGS:1100 VFP_D0_D7_REGS:24750 VFP_LO_REGS:24750 ALL_REGS:16500 MEM:16500
  r181 costs: GENERAL_REGS:0 MEM:1100
  r178 costs: GENERAL_REGS:0 MEM:500
  r177 costs: LO_REGS:0 HI_REGS:50 CALLER_SAVE_REGS:50 EVEN_REG:50 GENERAL_REGS:50 VFP_D0_D7_REGS:750 VFP_LO_REGS:750 ALL_REGS:750 MEM:500
  r176 costs: GENERAL_REGS:4610 VFP_D0_D7_REGS:18440 VFP_LO_REGS:18440 ALL_REGS:18440 MEM:13830
  r169 costs: GENERAL_REGS:0 MEM:1600
  r168 costs: LO_REGS:0 HI_REGS:160 CALLER_SAVE_REGS:160 EVEN_REG:160 GENERAL_REGS:160 VFP_D0_D7_REGS:2400 VFP_LO_REGS:2400 ALL_REGS:2400 MEM:1600
  r167 costs: GENERAL_REGS:0 MEM:7290
  r164 costs: LO_REGS:10870 HI_REGS:11970 CALLER_SAVE_REGS:11970 EVEN_REG:11970 GENERAL_REGS:11970 VFP_D0_D7_REGS:24425 VFP_LO_REGS:24425 ALL_REGS:24425 MEM:5240
  r163 costs: LO_REGS:0 HI_REGS:738 CALLER_SAVE_REGS:738 EVEN_REG:738 GENERAL_REGS:738 VFP_D0_D7_REGS:14985 VFP_LO_REGS:14985 ALL_REGS:14985 MEM:9990
  r162 costs: LO_REGS:0 HI_REGS:900 CALLER_SAVE_REGS:900 EVEN_REG:900 GENERAL_REGS:900 VFP_D0_D7_REGS:65790 VFP_LO_REGS:65790 ALL_REGS:65790 MEM:43860
  r161 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:11250 VFP_LO_REGS:11250 ALL_REGS:11250 MEM:7500
  r160 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:37875 VFP_LO_REGS:37875 ALL_REGS:37875 MEM:25250
  r159 costs: GENERAL_REGS:1100 VFP_D0_D7_REGS:28005 VFP_LO_REGS:28005 ALL_REGS:19755 MEM:18670
  r157 costs: LO_REGS:0 HI_REGS:964 CALLER_SAVE_REGS:964 EVEN_REG:964 GENERAL_REGS:964 VFP_D0_D7_REGS:7230 VFP_LO_REGS:7230 ALL_REGS:7230 MEM:4820
  r155 costs: LO_REGS:0 HI_REGS:966 CALLER_SAVE_REGS:966 EVEN_REG:966 GENERAL_REGS:966 VFP_D0_D7_REGS:14490 VFP_LO_REGS:14490 ALL_REGS:14490 MEM:9660
  r153 costs: LO_REGS:0 HI_REGS:1932 CALLER_SAVE_REGS:1932 EVEN_REG:1932 GENERAL_REGS:1932 VFP_D0_D7_REGS:14490 VFP_LO_REGS:14490 ALL_REGS:14490 MEM:9660
  r152 costs: LO_REGS:0 HI_REGS:964 CALLER_SAVE_REGS:964 EVEN_REG:964 GENERAL_REGS:964 VFP_D0_D7_REGS:7230 VFP_LO_REGS:7230 ALL_REGS:7230 MEM:4820
  r150 costs: LO_REGS:0 HI_REGS:966 CALLER_SAVE_REGS:966 EVEN_REG:966 GENERAL_REGS:966 VFP_D0_D7_REGS:14490 VFP_LO_REGS:14490 ALL_REGS:14490 MEM:9660
  r148 costs: LO_REGS:0 HI_REGS:1058 CALLER_SAVE_REGS:1058 EVEN_REG:1058 GENERAL_REGS:1058 VFP_D0_D7_REGS:83790 VFP_LO_REGS:83790 ALL_REGS:83790 MEM:55860
  r147 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:29160 VFP_LO_REGS:29160 ALL_REGS:29160 MEM:19440
  r145 costs: LO_REGS:0 HI_REGS:108 CALLER_SAVE_REGS:108 EVEN_REG:108 GENERAL_REGS:108 VFP_D0_D7_REGS:810 VFP_LO_REGS:810 ALL_REGS:810 MEM:540
  r143 costs: LO_REGS:0 HI_REGS:110 CALLER_SAVE_REGS:110 EVEN_REG:110 GENERAL_REGS:110 VFP_D0_D7_REGS:1650 VFP_LO_REGS:1650 ALL_REGS:1650 MEM:1100
  r141 costs: LO_REGS:0 HI_REGS:220 CALLER_SAVE_REGS:220 EVEN_REG:220 GENERAL_REGS:220 VFP_D0_D7_REGS:1650 VFP_LO_REGS:1650 ALL_REGS:1650 MEM:1100
  r140 costs: LO_REGS:0 HI_REGS:1932 CALLER_SAVE_REGS:1932 EVEN_REG:1932 GENERAL_REGS:1932 VFP_D0_D7_REGS:14490 VFP_LO_REGS:14490 ALL_REGS:14490 MEM:9660
  r139 costs: LO_REGS:0 HI_REGS:924 CALLER_SAVE_REGS:924 EVEN_REG:924 GENERAL_REGS:924 VFP_D0_D7_REGS:6930 VFP_LO_REGS:6930 ALL_REGS:6930 MEM:4620
  r136 costs: LO_REGS:0 HI_REGS:922 CALLER_SAVE_REGS:922 EVEN_REG:922 GENERAL_REGS:922 VFP_D0_D7_REGS:13830 VFP_LO_REGS:13830 ALL_REGS:13830 MEM:9220
  r135 costs: LO_REGS:0 HI_REGS:1844 CALLER_SAVE_REGS:1844 EVEN_REG:1844 GENERAL_REGS:1844 VFP_D0_D7_REGS:13830 VFP_LO_REGS:13830 ALL_REGS:13830 MEM:9220
  r132 costs: LO_REGS:0 HI_REGS:924 CALLER_SAVE_REGS:924 EVEN_REG:924 GENERAL_REGS:924 VFP_D0_D7_REGS:6930 VFP_LO_REGS:6930 ALL_REGS:6930 MEM:4620
  r130 costs: LO_REGS:0 HI_REGS:922 CALLER_SAVE_REGS:922 EVEN_REG:922 GENERAL_REGS:922 VFP_D0_D7_REGS:13830 VFP_LO_REGS:13830 ALL_REGS:13830 MEM:9220
  r128 costs: LO_REGS:0 HI_REGS:1844 CALLER_SAVE_REGS:1844 EVEN_REG:1844 GENERAL_REGS:1844 VFP_D0_D7_REGS:13830 VFP_LO_REGS:13830 ALL_REGS:13830 MEM:9220
  r126 costs: LO_REGS:0 HI_REGS:160 CALLER_SAVE_REGS:160 EVEN_REG:160 GENERAL_REGS:160 VFP_D0_D7_REGS:1200 VFP_LO_REGS:1200 ALL_REGS:1200 MEM:800
  r123 costs: LO_REGS:0 HI_REGS:160 CALLER_SAVE_REGS:160 EVEN_REG:160 GENERAL_REGS:160 VFP_D0_D7_REGS:2400 VFP_LO_REGS:2400 ALL_REGS:2400 MEM:1600
  r122 costs: LO_REGS:0 HI_REGS:320 CALLER_SAVE_REGS:320 EVEN_REG:320 GENERAL_REGS:320 VFP_D0_D7_REGS:2400 VFP_LO_REGS:2400 ALL_REGS:2400 MEM:1600
  r120 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:8115 VFP_LO_REGS:8115 ALL_REGS:8115 MEM:5410
  r119 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:50760 VFP_LO_REGS:50760 ALL_REGS:50760 MEM:33840
  r118 costs: LO_REGS:0 HI_REGS:326 CALLER_SAVE_REGS:326 EVEN_REG:326 GENERAL_REGS:326 VFP_D0_D7_REGS:4890 VFP_LO_REGS:4890 ALL_REGS:4890 MEM:3260
  r117 costs: LO_REGS:0 HI_REGS:326 CALLER_SAVE_REGS:326 EVEN_REG:326 GENERAL_REGS:326 VFP_D0_D7_REGS:4890 VFP_LO_REGS:4890 ALL_REGS:4890 MEM:3260
  r114 costs: LO_REGS:0 HI_REGS:612 CALLER_SAVE_REGS:612 EVEN_REG:612 GENERAL_REGS:612 VFP_D0_D7_REGS:9180 VFP_LO_REGS:9180 ALL_REGS:9180 MEM:6120
  r113 costs: LO_REGS:0 HI_REGS:612 CALLER_SAVE_REGS:612 EVEN_REG:612 GENERAL_REGS:612 VFP_D0_D7_REGS:9180 VFP_LO_REGS:9180 ALL_REGS:9180 MEM:6120

rescanning insn with uid = 110.
rescanning insn with uid = 110.
;;   ======================================================
;;   -- basic block 12 from 102 to 118 -- before reload
;;   ======================================================

;;	  0--> b  0: i 102 loc r162                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 103 loc r119                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 104 loc r147                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 105 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 106 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 107 loc debug_implicit_ptr                  :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 108 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 109 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  2: i 125 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 110 r140=[r119]                             :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  1--> b  0: i 111 [r148+0x4]=r140                         :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 112 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 113 loc r119+0x4                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 114 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 115 r150=[r148]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 117 cc=cmp(zxt(r150,0x1,0x14),0)            :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 118 pc={(cc!=0)?L123:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
changing bb of uid 125
  from 14 to 12
;;   total time = 5
;;   new head = 102
;;   new tail = 118

;;   ======================================================
;;   -- basic block 13 from 120 to 384 -- before reload
;;   ======================================================

;;	  0--> b  1: i 120 r119=r119+0x4                           :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  1--> b  1: i 384 pc=L131                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 120
;;   new tail = 384

rescanning insn with uid = 126.
rescanning insn with uid = 126.
;;   ======================================================
;;   -- basic block 14 from 126 to 130 -- before reload
;;   ======================================================

;;	  0--> b  2: i 126 r152=[r119+0x4]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  2: i 127 [r148+0x4]=r152                         :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  1--> b  2: i 128 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  2: i 129 r119=r119+0x8                           :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  2: i 130 loc r119                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 2
;;   new head = 126
;;   new tail = 130

rescanning insn with uid = 142.
rescanning insn with uid = 142.
;;   ======================================================
;;   -- basic block 15 from 133 to 149 -- before reload
;;   ======================================================

;;	  0--> b  3: i 133 loc r119                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  3: i 134 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  3: i 135 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  3: i 136 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  3: i 137 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  3: i 138 loc debug_implicit_ptr                  :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  3: i 139 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  3: i 140 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  5: i 156 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  3: i 141 r153=[r148+0x8]                         :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  3--> b  3: i 142 [r162]=r153                             :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  3: i 143 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  3: i 144 loc r162+0x4                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  3: i 145 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  3: i 146 r155=[r148]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  6--> b  3: i 148 cc=cmp(zxt(r155,0x1,0x13),0)            :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  7--> b  3: i 149 pc={(cc!=0)?L154:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
changing bb of uid 156
  from 17 to 15
;;   total time = 7
;;   new head = 133
;;   new tail = 149

;;   ======================================================
;;   -- basic block 16 from 151 to 386 -- before reload
;;   ======================================================

;;	  2--> b  4: i 151 r162=r162+0x4                           :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  4: i 386 pc=L162                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 151
;;   new tail = 386

rescanning insn with uid = 158.
rescanning insn with uid = 158.
;;   ======================================================
;;   -- basic block 17 from 157 to 161 -- before reload
;;   ======================================================

;;	  2--> b  5: i 157 r157=[r148+0x8]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  3--> b  5: i 158 [r162+0x4]=r157                         :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  5: i 159 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  5: i 160 r162=r162+0x8                           :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  4--> b  5: i 161 loc r162                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 4
;;   new head = 157
;;   new tail = 161

;;   ======================================================
;;   -- basic block 18 from 164 to 176 -- before reload
;;   ======================================================

;;	  0--> b  6: i 164 loc r162                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  6: i 165 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  6: i 166 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  6: i 167 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  6: i 168 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  6: i 170 loc r162                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  6: i 171 loc r119                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  6: i 172 loc r147-0x1                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  6: i 173 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  6: i 175 {cc=cmp(r147-0x1,0);r147=r147-0x1;}     :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  6: i 176 pc={(cc!=0)?L174:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 164
;;   new tail = 176

rescanning insn with uid = 190.
rescanning insn with uid = 190.
;;   ======================================================
;;   -- basic block 20 from 182 to 198 -- before reload
;;   ======================================================

;;	  0--> b  0: i 182 loc r162                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 183 loc r119                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 184 loc r147                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 185 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 186 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 187 loc debug_implicit_ptr                  :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 188 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 189 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  2: i 205 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 190 r135=[r119]                             :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  1--> b  0: i 191 [r148+0x4]=r135                         :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 192 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 193 loc r119+0x4                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 194 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 195 r136=[r148]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 197 cc=cmp(zxt(r136,0x1,0x14),0)            :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 198 pc={(cc!=0)?L203:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
changing bb of uid 205
  from 22 to 20
;;   total time = 5
;;   new head = 182
;;   new tail = 198

;;   ======================================================
;;   -- basic block 21 from 200 to 391 -- before reload
;;   ======================================================

;;	  0--> b  1: i 200 r119=r119+0x4                           :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  1--> b  1: i 391 pc=L211                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 200
;;   new tail = 391

rescanning insn with uid = 206.
rescanning insn with uid = 206.
;;   ======================================================
;;   -- basic block 22 from 206 to 210 -- before reload
;;   ======================================================

;;	  0--> b  2: i 206 r139=[r119+0x4]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  2: i 207 [r148+0x4]=r139                         :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  1--> b  2: i 208 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  2: i 209 r119=r119+0x8                           :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  2: i 210 loc r119                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 2
;;   new head = 206
;;   new tail = 210

rescanning insn with uid = 222.
rescanning insn with uid = 222.
;;   ======================================================
;;   -- basic block 23 from 213 to 229 -- before reload
;;   ======================================================

;;	  0--> b  3: i 213 loc r119                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  3: i 214 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  3: i 215 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  3: i 216 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  3: i 217 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  3: i 218 loc debug_implicit_ptr                  :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  3: i 219 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  3: i 220 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  5: i 236 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  3: i 221 r128=[r148+0x8]                         :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  3--> b  3: i 222 [r162]=r128                             :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  3: i 223 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  3: i 224 loc r162+0x4                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  3: i 225 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  3: i 226 r130=[r148]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  6--> b  3: i 228 cc=cmp(zxt(r130,0x1,0x13),0)            :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  7--> b  3: i 229 pc={(cc!=0)?L234:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
changing bb of uid 236
  from 25 to 23
;;   total time = 7
;;   new head = 213
;;   new tail = 229

;;   ======================================================
;;   -- basic block 24 from 231 to 393 -- before reload
;;   ======================================================

;;	  2--> b  4: i 231 r162=r162+0x4                           :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  4: i 393 pc=L242                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 231
;;   new tail = 393

rescanning insn with uid = 238.
rescanning insn with uid = 238.
;;   ======================================================
;;   -- basic block 25 from 237 to 241 -- before reload
;;   ======================================================

;;	  2--> b  5: i 237 r132=[r148+0x8]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  5: i 238 [r162+0x4]=r132                         :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  5: i 239 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  5: i 240 r162=r162+0x8                           :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  4--> b  5: i 241 loc r162                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 4
;;   new head = 237
;;   new tail = 241

;;   ======================================================
;;   -- basic block 26 from 244 to 253 -- before reload
;;   ======================================================

;;	  0--> b  6: i 244 loc r162                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  6: i 245 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  6: i 246 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  6: i 247 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  6: i 248 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  6: i 249 {r0=call [`HAL_GetTick'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  6: i 379 r190=r0                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  6: i 251 r176=r190-r120                          :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  6: i 252 cc=cmp(r176,r164)                       :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  4--> b  6: i 253 pc={(gtu(cc,0))?L267:pc}                :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 4
;;   new head = 244
;;   new tail = 253

;;   ======================================================
;;   -- basic block 27 from 255 to 263 -- before reload
;;   ======================================================

;;	  2--> b  7: i 255 r148=[r160]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  7: i 256 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  7: i 258 loc r162                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  7: i 259 loc r119                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  7: i 260 loc r147-0x1                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  7: i 261 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  7: i 262 {cc=cmp(r147-0x1,0);r147=r147-0x1;}     :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  4--> b  7: i 263 pc={(cc!=0)?L180:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 4
;;   new head = 255
;;   new tail = 263

;;   ======================================================
;;   -- basic block 2 from 374 to 21 -- before reload
;;   ======================================================

;;	  0--> b  0: i  13 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  14 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  15 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 374 r185=r0                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  1--> b  0: i 375 r186=r1                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  16 loc r186                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  17 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 376 r187=r2                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  3--> b  0: i 377 r188=r3                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i   6 r164=[afp]                              :cortex_m4_a,cortex_m4_b:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i   2 r160=r185                               :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  6--> b  0: i   4 r162=r187                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  18 loc r162                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  19 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i   5 r163=r188                               :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  8--> b  0: i  20 r161=r186                               :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  21 {pc={(r186==0)?L28:pc};clobber cc;}     :cortex_m4_ex*3:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 9
;;   new head = 13
;;   new tail = 21

;;   ======================================================
;;   -- basic block 3 from 24 to 24 -- before reload
;;   ======================================================

;;	  0--> b  0: i  24 {pc={(r162==0)?L28:pc};clobber cc;}     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 24
;;   new tail = 24

;;   ======================================================
;;   -- basic block 4 from 27 to 27 -- before reload
;;   ======================================================

;;	  0--> b  0: i  27 {pc={(r163!=0)?L37:pc};clobber cc;}     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 27
;;   new tail = 27

;;   ======================================================
;;   -- basic block 5 from 30 to 380 -- before reload
;;   ======================================================

;;	  0--> b  0: i  30 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  31 r113=[r160+0x24]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i   8 r159=0x1                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  32 r114=r113|0x1                           :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  3--> b  0: i  33 [r160+0x24]=r114                        :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  34 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 380 pc=L322                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 4
;;   new head = 30
;;   new tail = 380

;;   ======================================================
;;   -- basic block 6 from 39 to 45 -- before reload
;;   ======================================================

;;	  0--> b  0: i  39 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  41 r167=zxn([r160+0x21])                   :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  43 r159=zxn(r167#0)                        :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  44 cc=cmp(r167,0x1)                        :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  45 pc={(cc!=0)?L315:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 4
;;   new head = 39
;;   new tail = 45

;;   ======================================================
;;   -- basic block 7 from 47 to 72 -- before reload
;;   ======================================================

;;	  0--> b  0: i  47 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  48 r168=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  49 [r160+0x24]=r168                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  50 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  51 r169=0x2                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  53 [r160+0x21]=r169#0                      :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  54 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  55 {r0=call [`HAL_GetTick'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 378 r189=r0                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  56 r120=r189                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  57 loc r120                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  58 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  59 loc r160                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  60 loc debug_implicit_ptr                  :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  61 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  62 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  63 r148=[r160]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  64 r122=[r161]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  65 [r148+0x4]=r122                         :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  66 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  67 loc r161+0x4                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  68 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 10--> b  0: i  69 r123=[r148]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 12--> b  0: i  71 cc=cmp(zxt(r123,0x1,0x14),0)            :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 13--> b  0: i  72 pc={(cc!=0)?L77:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 13
;;   new head = 47
;;   new tail = 72

;;   ======================================================
;;   -- basic block 8 from 74 to 382 -- before reload
;;   ======================================================

;;	  0--> b  0: i  74 r119=r161+0x4                           :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 382 pc=L85                                  :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 74
;;   new tail = 382

;;   ======================================================
;;   -- basic block 9 from 79 to 84 -- before reload
;;   ======================================================

;;	  0--> b  0: i  79 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  80 r126=[r161+0x4]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  81 [r148+0x4]=r126                         :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  82 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  83 r119=r161+0x8                           :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  84 loc r119                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 2
;;   new head = 79
;;   new tail = 84

;;   ======================================================
;;   -- basic block 10 from 87 to 97 -- before reload
;;   ======================================================

;;	  0--> b  0: i  87 loc r119                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  88 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  89 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  90 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  92 loc r162                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  93 loc r119                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  94 loc r163-0x1                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  95 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  96 {cc=cmp(r163-0x1,0);r147=r163-0x1;}     :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  97 pc={(cc==0)?L281:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 87
;;   new tail = 97

;;   ======================================================
;;   -- basic block 11 from 99 to 100 -- before reload
;;   ======================================================

;;	  0--> b  0: i  99 cc=cmp(r164,0xffffffffffffffff)         :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 100 pc={(cc!=0)?L180:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 99
;;   new tail = 100

;;   ======================================================
;;   -- basic block 19 from 389 to 389 -- before reload
;;   ======================================================

;;	  0--> b  0: i 389 pc=L281                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 389
;;   new tail = 389

;;   ======================================================
;;   -- basic block 28 from 396 to 396 -- before reload
;;   ======================================================

;;	  0--> b  0: i 396 pc=L281                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 396
;;   new tail = 396

;;   ======================================================
;;   -- basic block 29 from 269 to 398 -- before reload
;;   ======================================================

;;	  0--> b  0: i 269 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 270 r177=0x4                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 273 r178=0x1                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 271 [r160+0x24]=r177                        :cortex_m4_a:@GENERAL_REGS+0(-1)@VFP_LO_REGS+0(0)
;;	  2--> b  0: i 272 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 275 [r160+0x21]=r178#0                      :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 276 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 398 pc=L322                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 4
;;   new head = 269
;;   new tail = 398

;;   ======================================================
;;   -- basic block 30 from 283 to 297 -- before reload
;;   ======================================================

;;	  0--> b  0: i 283 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 284 loc r160                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 285 loc debug_implicit_ptr                  :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 286 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 287 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 288 r141=[r148+0x8]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 289 [r162]=r141                             :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 290 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 291 loc r162+0x4                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 292 loc D#2                                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 293 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 294 r143=[r148]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 296 cc=cmp(zxt(r143,0x1,0x13),0)            :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 297 pc={(cc==0)?L304:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 5
;;   new head = 283
;;   new tail = 297

;;   ======================================================
;;   -- basic block 31 from 299 to 303 -- before reload
;;   ======================================================

;;	  0--> b  0: i 299 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 300 r145=[r148+0x8]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 301 [r162+0x4]=r145                         :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 302 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 303 loc D#2+0x4                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 299
;;   new tail = 303

;;   ======================================================
;;   -- basic block 32 from 306 to 400 -- before reload
;;   ======================================================

;;	  0--> b  0: i 306 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 307 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 308 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 309 r181=0x1                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 311 [r160+0x21]=r181#0                      :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 312 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i   9 r159=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 400 pc=L322                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 306
;;   new tail = 400

;;   ======================================================
;;   -- basic block 33 from 317 to 10 -- before reload
;;   ======================================================

;;	  0--> b  0: i 317 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 318 r117=[r160+0x24]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  10 r159=0x1                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 319 r118=r117|0x2                           :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  3--> b  0: i 320 [r160+0x24]=r118                        :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 321 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 317
;;   new tail = 321

;;   ======================================================
;;   -- basic block 34 from 324 to 331 -- before reload
;;   ======================================================

;;	  0--> b  0: i 324 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 325 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 330 r0=r159                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 331 use r0                                  :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 324
;;   new tail = 331


;; Procedure interblock/speculative motions == 4/4 


starting the processing of deferred insns
ending the processing of deferred insns


HAL_CORDIC_CalculateZO

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={4d,5u} r1={3d,1u} r2={3d,1u} r3={3d,1u} r7={1d,34u} r12={4d} r13={1d,36u} r14={3d} r15={2d} r16={3d} r17={3d} r18={3d} r19={3d} r20={3d} r21={3d} r22={3d} r23={3d} r24={3d} r25={3d} r26={3d} r27={3d} r28={3d} r29={3d} r30={3d} r31={3d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r81={2d} r82={2d} r83={2d} r84={2d} r85={2d} r86={2d} r87={2d} r88={2d} r89={2d} r90={2d} r91={2d} r92={2d} r93={2d} r94={2d} r95={2d} r96={2d} r97={2d} r98={2d} r99={2d} r100={17d,12u} r101={2d} r102={1d,34u} r103={1d,34u,1e} r104={2d} r105={2d} r106={2d} r113={1d,1u} r114={1d,1u} r117={1d,1u} r118={1d,1u} r119={6d,21u} r120={1d,2u} r122={1d,1u} r123={1d,1u} r126={1d,1u} r128={1d,1u} r130={1d,1u} r132={1d,1u} r135={1d,1u} r136={1d,1u} r139={1d,1u} r140={1d,1u} r141={1d,1u} r143={1d,1u} r145={1d,1u} r147={3d,8u} r148={2d,18u} r150={1d,1u} r152={1d,1u} r153={1d,1u} r155={1d,1u} r157={1d,1u} r159={4d,1u} r160={1d,14u} r161={1d,5u} r162={5d,24u} r163={1d,4u} r164={1d,2u} r167={1d,2u} r168={1d,1u} r169={1d,1u} r176={1d,1u} r177={1d,1u} r178={1d,1u} r181={1d,1u} r185={1d,1u} r186={1d,3u} r187={1d,1u} r188={1d,1u} r189={1d,1u} r190={1d,1u} 
;;    total ref usage 559{263d,295u,1e} in 248{246 regular + 2 call} insns.
(note 1 0 11 NOTE_INSN_DELETED)
(note 11 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 11 7 2 NOTE_INSN_DELETED)
(note 7 3 13 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 13 7 14 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":702:3 -1
     (nil))
(debug_insn 14 13 15 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":703:3 -1
     (nil))
(debug_insn 15 14 374 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":704:3 -1
     (nil))
(insn 374 15 375 2 (set (reg:SI 185)
        (reg:SI 0 r0 [ hcordic ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":701:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ hcordic ])
        (nil)))
(insn 375 374 16 2 (set (reg:SI 186)
        (reg:SI 1 r1 [ pInBuff ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":701:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ pInBuff ])
        (nil)))
(debug_insn 16 375 17 2 (var_location:SI p_tmp_in_buff (reg:SI 186)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":704:12 -1
     (nil))
(debug_insn 17 16 376 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":705:3 -1
     (nil))
(insn 376 17 377 2 (set (reg:SI 187)
        (reg:SI 2 r2 [ pOutBuff ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":701:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 2 r2 [ pOutBuff ])
        (nil)))
(insn 377 376 6 2 (set (reg:SI 188)
        (reg:SI 3 r3 [ NbCalc ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":701:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 3 r3 [ NbCalc ])
        (nil)))
(insn 6 377 2 2 (set (reg/v:SI 164 [ Timeout ])
        (mem/c:SI (reg/f:SI 103 afp) [1 Timeout+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":701:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (mem/c:SI (reg/f:SI 103 afp) [1 Timeout+0 S4 A64])
        (nil)))
(insn 2 6 4 2 (set (reg/v/f:SI 160 [ hcordic ])
        (reg:SI 185)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":701:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 185)
        (nil)))
(insn 4 2 18 2 (set (reg/v/f:SI 162 [ pOutBuff ])
        (reg:SI 187)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":701:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 187)
        (nil)))
(debug_insn 18 4 19 2 (var_location:SI p_tmp_out_buff (reg/v/f:SI 162 [ pOutBuff ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":705:12 -1
     (nil))
(debug_insn 19 18 5 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":708:3 -1
     (nil))
(insn 5 19 20 2 (set (reg/v:SI 163 [ NbCalc ])
        (reg:SI 188)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":701:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 188)
        (nil)))
(insn 20 5 21 2 (set (reg/v/f:SI 161 [ pInBuff ])
        (reg:SI 186)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":708:6 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 21 20 22 2 (parallel [
            (set (pc)
                (if_then_else (eq (reg:SI 186)
                        (const_int 0 [0]))
                    (label_ref:SI 28)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":708:6 1024 {*thumb2_cbz}
     (expr_list:REG_DEAD (reg:SI 186)
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (int_list:REG_BR_PROB 194239900 (nil))))
 -> 28)
(note 22 21 23 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(note 23 22 24 3 NOTE_INSN_DELETED)
(jump_insn 24 23 25 3 (parallel [
            (set (pc)
                (if_then_else (eq (reg/v/f:SI 162 [ pOutBuff ])
                        (const_int 0 [0]))
                    (label_ref:SI 28)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":708:25 1024 {*thumb2_cbz}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (int_list:REG_BR_PROB 194239900 (nil)))
 -> 28)
(note 25 24 26 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(note 26 25 27 4 NOTE_INSN_DELETED)
(jump_insn 27 26 28 4 (parallel [
            (set (pc)
                (if_then_else (ne (reg/v:SI 163 [ NbCalc ])
                        (const_int 0 [0]))
                    (label_ref 37)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":708:47 1025 {*thumb2_cbnz}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 37)
(code_label 28 27 29 5 68 (nil) [2 uses])
(note 29 28 30 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 30 29 31 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":711:5 -1
     (nil))
(insn 31 30 8 5 (set (reg:SI 113 [ _1 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 160 [ hcordic ])
                (const_int 36 [0x24])) [1 hcordic_17(D)->ErrorCode+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":711:24 728 {*thumb2_movsi_vfp}
     (nil))
(insn 8 31 32 5 (set (reg:SI 159 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":714:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 32 8 33 5 (set (reg:SI 114 [ _2 ])
        (ior:SI (reg:SI 113 [ _1 ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":711:24 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(insn 33 32 34 5 (set (mem/v:SI (plus:SI (reg/v/f:SI 160 [ hcordic ])
                (const_int 36 [0x24])) [1 hcordic_17(D)->ErrorCode+0 S4 A32])
        (reg:SI 114 [ _2 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":711:24 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 160 [ hcordic ])
        (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
            (nil))))
(debug_insn 34 33 380 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":714:5 -1
     (nil))
(jump_insn 380 34 381 5 (set (pc)
        (label_ref 322)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":714:12 284 {*arm_jump}
     (nil)
 -> 322)
(barrier 381 380 37)
(code_label 37 381 38 6 69 (nil) [1 uses])
(note 38 37 39 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 39 38 41 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":718:3 -1
     (nil))
(insn 41 39 43 6 (set (reg:SI 167 [ hcordic_17(D)->State ])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 160 [ hcordic ])
                    (const_int 33 [0x21])) [0 hcordic_17(D)->State+0 S1 A8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":718:14 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 43 41 44 6 (set (reg:SI 159 [ <retval> ])
        (zero_extend:SI (subreg:QI (reg:SI 167 [ hcordic_17(D)->State ]) 0))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":718:14 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 44 43 45 6 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 167 [ hcordic_17(D)->State ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":718:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 167 [ hcordic_17(D)->State ])
        (nil)))
(jump_insn 45 44 46 6 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 315)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":718:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 719407028 (nil)))
 -> 315)
(note 46 45 70 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(note 70 46 47 7 NOTE_INSN_DELETED)
(debug_insn 47 70 48 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":721:5 -1
     (nil))
(insn 48 47 49 7 (set (reg:SI 168)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":721:24 728 {*thumb2_movsi_vfp}
     (nil))
(insn 49 48 50 7 (set (mem/v:SI (plus:SI (reg/v/f:SI 160 [ hcordic ])
                (const_int 36 [0x24])) [1 hcordic_17(D)->ErrorCode+0 S4 A32])
        (reg:SI 168)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":721:24 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 168)
        (nil)))
(debug_insn 50 49 51 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":724:5 -1
     (nil))
(insn 51 50 53 7 (set (reg:SI 169)
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":724:20 728 {*thumb2_movsi_vfp}
     (nil))
(insn 53 51 54 7 (set (mem/v:QI (plus:SI (reg/v/f:SI 160 [ hcordic ])
                (const_int 33 [0x21])) [0 hcordic_17(D)->State+0 S1 A8])
        (subreg:QI (reg:SI 169) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":724:20 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 169)
        (nil)))
(debug_insn 54 53 55 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":727:5 -1
     (nil))
(call_insn 55 54 378 7 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("HAL_GetTick") [flags 0x41]  <function_decl 0000000006c01f00 HAL_GetTick>) [0 HAL_GetTick S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":727:17 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_GetTick") [flags 0x41]  <function_decl 0000000006c01f00 HAL_GetTick>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (nil)))
(insn 378 55 56 7 (set (reg:SI 189)
        (reg:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":727:17 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(insn 56 378 57 7 (set (reg/v:SI 120 [ tickstart ])
        (reg:SI 189)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":727:17 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 189)
        (nil)))
(debug_insn 57 56 58 7 (var_location:SI tickstart (reg/v:SI 120 [ tickstart ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":727:17 -1
     (nil))
(debug_insn 58 57 59 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":730:5 -1
     (nil))
(debug_insn 59 58 60 7 (var_location:SI hcordic (reg/v/f:SI 160 [ hcordic ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":730:5 -1
     (nil))
(debug_insn 60 59 61 7 (var_location:SI ppInBuff (debug_implicit_ptr:SI p_tmp_in_buff)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":730:5 -1
     (nil))
(debug_insn 61 60 62 7 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1210:13 -1
     (nil))
(debug_insn 62 61 63 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1213:3 -1
     (nil))
(insn 63 62 64 7 (set (reg/f:SI 148 [ pretmp_84 ])
        (mem/f:SI (reg/v/f:SI 160 [ hcordic ]) [3 hcordic_17(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1213:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 64 63 65 7 (set (reg:SI 122 [ _33 ])
        (mem:SI (reg/v/f:SI 161 [ pInBuff ]) [1 *pInBuff_14(D)+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1213:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 65 64 66 7 (set (mem/v:SI (plus:SI (reg/f:SI 148 [ pretmp_84 ])
                (const_int 4 [0x4])) [1 _32->WDATA+0 S4 A32])
        (reg:SI 122 [ _33 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1213:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 122 [ _33 ])
        (nil)))
(debug_insn 66 65 67 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1216:3 -1
     (nil))
(debug_insn 67 66 68 7 (var_location:SI p_tmp_in_buff (plus:SI (reg/v/f:SI 161 [ pInBuff ])
        (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1216:14 -1
     (nil))
(debug_insn 68 67 69 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1219:3 -1
     (nil))
(insn 69 68 71 7 (set (reg:SI 123 [ _35 ])
        (mem/v:SI (reg/f:SI 148 [ pretmp_84 ]) [1 _32->CSR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1219:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 71 69 72 7 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 123 [ _35 ])
                (const_int 1 [0x1])
                (const_int 20 [0x14]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1219:6 93 {*zeroextractsi_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 123 [ _35 ])
        (nil)))
(jump_insn 72 71 73 7 (set (pc)
        (if_then_else (ne (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref 77)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1219:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 77)
(note 73 72 74 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 74 73 382 8 (set (reg/v/f:SI 119 [ p_tmp_in_buff ])
        (plus:SI (reg/v/f:SI 161 [ pInBuff ])
            (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1216:14 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg/v/f:SI 161 [ pInBuff ])
        (nil)))
(jump_insn 382 74 383 8 (set (pc)
        (label_ref 85)) 284 {*arm_jump}
     (nil)
 -> 85)
(barrier 383 382 77)
(code_label 77 383 78 9 72 (nil) [1 uses])
(note 78 77 79 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(debug_insn 79 78 80 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1222:5 -1
     (nil))
(insn 80 79 81 9 (set (reg:SI 126 [ _38 ])
        (mem:SI (plus:SI (reg/v/f:SI 161 [ pInBuff ])
                (const_int 4 [0x4])) [1 MEM[(int32_t *)pInBuff_14(D) + 4B]+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1222:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 81 80 82 9 (set (mem/v:SI (plus:SI (reg/f:SI 148 [ pretmp_84 ])
                (const_int 4 [0x4])) [1 _32->WDATA+0 S4 A32])
        (reg:SI 126 [ _38 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1222:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 126 [ _38 ])
        (nil)))
(debug_insn 82 81 83 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1225:5 -1
     (nil))
(insn 83 82 84 9 (set (reg/v/f:SI 119 [ p_tmp_in_buff ])
        (plus:SI (reg/v/f:SI 161 [ pInBuff ])
            (const_int 8 [0x8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1225:16 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg/v/f:SI 161 [ pInBuff ])
        (nil)))
(debug_insn 84 83 85 9 (var_location:SI p_tmp_in_buff (reg/v/f:SI 119 [ p_tmp_in_buff ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1225:16 -1
     (nil))
(code_label 85 84 86 10 73 (nil) [1 uses])
(note 86 85 91 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(note 91 86 87 10 NOTE_INSN_DELETED)
(debug_insn 87 91 88 10 (var_location:SI p_tmp_in_buff (reg/v/f:SI 119 [ p_tmp_in_buff ])) -1
     (nil))
(debug_insn 88 87 89 10 (var_location:SI hcordic (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":730:5 -1
     (nil))
(debug_insn 89 88 90 10 (var_location:SI ppInBuff (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":730:5 -1
     (nil))
(debug_insn 90 89 92 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":734:5 -1
     (nil))
(debug_insn 92 90 93 10 (var_location:SI p_tmp_out_buff (reg/v/f:SI 162 [ pOutBuff ])) -1
     (nil))
(debug_insn 93 92 94 10 (var_location:SI p_tmp_in_buff (reg/v/f:SI 119 [ p_tmp_in_buff ])) -1
     (nil))
(debug_insn 94 93 95 10 (var_location:SI index (plus:SI (reg/v:SI 163 [ NbCalc ])
        (const_int -1 [0xffffffffffffffff]))) -1
     (nil))
(debug_insn 95 94 96 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":734:33 -1
     (nil))
(insn 96 95 97 10 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (plus:SI (reg/v:SI 163 [ NbCalc ])
                        (const_int -1 [0xffffffffffffffff]))
                    (const_int 0 [0])))
            (set (reg/v:SI 147 [ index ])
                (plus:SI (reg/v:SI 163 [ NbCalc ])
                    (const_int -1 [0xffffffffffffffff])))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":734:5 1019 {thumb2_addsi3_compare0}
     (expr_list:REG_DEAD (reg/v:SI 163 [ NbCalc ])
        (nil)))
(jump_insn 97 96 98 10 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 281)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":734:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 59055804 (nil)))
 -> 281)
(note 98 97 99 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 99 98 100 11 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 164 [ Timeout ])
            (const_int -1 [0xffffffffffffffff]))) 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 100 99 174 11 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 180)
            (pc))) 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 524845004 (nil)))
 -> 180)
(code_label 174 100 101 12 80 (nil) [1 uses])
(note 101 174 116 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(note 116 101 102 12 NOTE_INSN_DELETED)
(debug_insn 102 116 103 12 (var_location:SI p_tmp_out_buff (reg/v/f:SI 162 [ pOutBuff ])) -1
     (nil))
(debug_insn 103 102 104 12 (var_location:SI p_tmp_in_buff (reg/v/f:SI 119 [ p_tmp_in_buff ])) -1
     (nil))
(debug_insn 104 103 105 12 (var_location:SI index (reg/v:SI 147 [ index ])) -1
     (nil))
(debug_insn 105 104 106 12 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":737:7 -1
     (nil))
(debug_insn 106 105 107 12 (var_location:SI hcordic (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":737:7 -1
     (nil))
(debug_insn 107 106 108 12 (var_location:SI ppInBuff (debug_implicit_ptr:SI p_tmp_in_buff)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":737:7 -1
     (nil))
(debug_insn 108 107 109 12 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1210:13 -1
     (nil))
(debug_insn 109 108 125 12 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1213:3 -1
     (nil))
(debug_insn 125 109 110 12 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1222:5 -1
     (nil))
(insn 110 125 111 12 (set (reg:SI 140 [ _58 ])
        (mem:SI (reg/v/f:SI 119 [ p_tmp_in_buff ]) [1 *p_tmp_in_buff_11+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1213:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 111 110 112 12 (set (mem/v:SI (plus:SI (reg/f:SI 148 [ pretmp_84 ])
                (const_int 4 [0x4])) [1 _32->WDATA+0 S4 A32])
        (reg:SI 140 [ _58 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1213:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 140 [ _58 ])
        (nil)))
(debug_insn 112 111 113 12 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1216:3 -1
     (nil))
(debug_insn 113 112 114 12 (var_location:SI p_tmp_in_buff (plus:SI (reg/v/f:SI 119 [ p_tmp_in_buff ])
        (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1216:14 -1
     (nil))
(debug_insn 114 113 115 12 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1219:3 -1
     (nil))
(insn 115 114 117 12 (set (reg:SI 150 [ _88 ])
        (mem/v:SI (reg/f:SI 148 [ pretmp_84 ]) [1 _32->CSR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1219:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 117 115 118 12 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 150 [ _88 ])
                (const_int 1 [0x1])
                (const_int 20 [0x14]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1219:6 93 {*zeroextractsi_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 150 [ _88 ])
        (nil)))
(jump_insn 118 117 119 12 (set (pc)
        (if_then_else (ne (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref 123)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1219:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 123)
(note 119 118 120 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(insn 120 119 384 13 (set (reg/v/f:SI 119 [ p_tmp_in_buff ])
        (plus:SI (reg/v/f:SI 119 [ p_tmp_in_buff ])
            (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1216:14 7 {*arm_addsi3}
     (nil))
(jump_insn 384 120 385 13 (set (pc)
        (label_ref 131)) 284 {*arm_jump}
     (nil)
 -> 131)
(barrier 385 384 123)
(code_label 123 385 124 14 76 (nil) [1 uses])
(note 124 123 126 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 126 124 127 14 (set (reg:SI 152 [ _101 ])
        (mem:SI (plus:SI (reg/v/f:SI 119 [ p_tmp_in_buff ])
                (const_int 4 [0x4])) [1 MEM[(int32_t *)p_tmp_in_buff_11 + 4B]+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1222:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 127 126 128 14 (set (mem/v:SI (plus:SI (reg/f:SI 148 [ pretmp_84 ])
                (const_int 4 [0x4])) [1 _32->WDATA+0 S4 A32])
        (reg:SI 152 [ _101 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1222:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 152 [ _101 ])
        (nil)))
(debug_insn 128 127 129 14 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1225:5 -1
     (nil))
(insn 129 128 130 14 (set (reg/v/f:SI 119 [ p_tmp_in_buff ])
        (plus:SI (reg/v/f:SI 119 [ p_tmp_in_buff ])
            (const_int 8 [0x8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1225:16 7 {*arm_addsi3}
     (nil))
(debug_insn 130 129 131 14 (var_location:SI p_tmp_in_buff (reg/v/f:SI 119 [ p_tmp_in_buff ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1225:16 -1
     (nil))
(code_label 131 130 132 15 77 (nil) [1 uses])
(note 132 131 147 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(note 147 132 133 15 NOTE_INSN_DELETED)
(debug_insn 133 147 134 15 (var_location:SI p_tmp_in_buff (reg/v/f:SI 119 [ p_tmp_in_buff ])) -1
     (nil))
(debug_insn 134 133 135 15 (var_location:SI hcordic (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":737:7 -1
     (nil))
(debug_insn 135 134 136 15 (var_location:SI ppInBuff (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":737:7 -1
     (nil))
(debug_insn 136 135 137 15 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":742:7 -1
     (nil))
(debug_insn 137 136 138 15 (var_location:SI hcordic (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":742:7 -1
     (nil))
(debug_insn 138 137 139 15 (var_location:SI ppOutBuff (debug_implicit_ptr:SI p_tmp_out_buff)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":742:7 -1
     (nil))
(debug_insn 139 138 140 15 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1236:13 -1
     (nil))
(debug_insn 140 139 156 15 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1239:3 -1
     (nil))
(debug_insn 156 140 141 15 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1248:5 -1
     (nil))
(insn 141 156 142 15 (set (reg:SI 153 [ _106 ])
        (mem/v:SI (plus:SI (reg/f:SI 148 [ pretmp_84 ])
                (const_int 8 [0x8])) [1 _32->RDATA+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1239:26 728 {*thumb2_movsi_vfp}
     (nil))
(insn 142 141 143 15 (set (mem:SI (reg/v/f:SI 162 [ pOutBuff ]) [1 *p_tmp_out_buff_8+0 S4 A32])
        (reg:SI 153 [ _106 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1239:15 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 153 [ _106 ])
        (nil)))
(debug_insn 143 142 144 15 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1242:3 -1
     (nil))
(debug_insn 144 143 145 15 (var_location:SI p_tmp_out_buff (plus:SI (reg/v/f:SI 162 [ pOutBuff ])
        (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1242:15 -1
     (nil))
(debug_insn 145 144 146 15 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1245:3 -1
     (nil))
(insn 146 145 148 15 (set (reg:SI 155 [ _109 ])
        (mem/v:SI (reg/f:SI 148 [ pretmp_84 ]) [1 _32->CSR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1245:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 148 146 149 15 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 155 [ _109 ])
                (const_int 1 [0x1])
                (const_int 19 [0x13]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1245:6 93 {*zeroextractsi_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 155 [ _109 ])
        (nil)))
(jump_insn 149 148 150 15 (set (pc)
        (if_then_else (ne (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref 154)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1245:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 154)
(note 150 149 151 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(insn 151 150 386 16 (set (reg/v/f:SI 162 [ pOutBuff ])
        (plus:SI (reg/v/f:SI 162 [ pOutBuff ])
            (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1242:15 7 {*arm_addsi3}
     (nil))
(jump_insn 386 151 387 16 (set (pc)
        (label_ref 162)) 284 {*arm_jump}
     (nil)
 -> 162)
(barrier 387 386 154)
(code_label 154 387 155 17 78 (nil) [1 uses])
(note 155 154 157 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(insn 157 155 158 17 (set (reg:SI 157 [ _112 ])
        (mem/v:SI (plus:SI (reg/f:SI 148 [ pretmp_84 ])
                (const_int 8 [0x8])) [1 _32->RDATA+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1248:28 728 {*thumb2_movsi_vfp}
     (nil))
(insn 158 157 159 17 (set (mem:SI (plus:SI (reg/v/f:SI 162 [ pOutBuff ])
                (const_int 4 [0x4])) [1 MEM[(int32_t *)p_tmp_out_buff_8 + 4B]+0 S4 A32])
        (reg:SI 157 [ _112 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1248:17 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 157 [ _112 ])
        (nil)))
(debug_insn 159 158 160 17 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1251:5 -1
     (nil))
(insn 160 159 161 17 (set (reg/v/f:SI 162 [ pOutBuff ])
        (plus:SI (reg/v/f:SI 162 [ pOutBuff ])
            (const_int 8 [0x8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1251:17 7 {*arm_addsi3}
     (nil))
(debug_insn 161 160 162 17 (var_location:SI p_tmp_out_buff (reg/v/f:SI 162 [ pOutBuff ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1251:17 -1
     (nil))
(code_label 162 161 163 18 79 (nil) [1 uses])
(note 163 162 169 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(note 169 163 164 18 NOTE_INSN_DELETED)
(debug_insn 164 169 165 18 (var_location:SI p_tmp_out_buff (reg/v/f:SI 162 [ pOutBuff ])) -1
     (nil))
(debug_insn 165 164 166 18 (var_location:SI hcordic (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":742:7 -1
     (nil))
(debug_insn 166 165 167 18 (var_location:SI ppOutBuff (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":742:7 -1
     (nil))
(debug_insn 167 166 168 18 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":745:7 -1
     (nil))
(debug_insn 168 167 170 18 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":734:45 -1
     (nil))
(debug_insn 170 168 171 18 (var_location:SI p_tmp_out_buff (reg/v/f:SI 162 [ pOutBuff ])) -1
     (nil))
(debug_insn 171 170 172 18 (var_location:SI p_tmp_in_buff (reg/v/f:SI 119 [ p_tmp_in_buff ])) -1
     (nil))
(debug_insn 172 171 173 18 (var_location:SI index (plus:SI (reg/v:SI 147 [ index ])
        (const_int -1 [0xffffffffffffffff]))) -1
     (nil))
(debug_insn 173 172 175 18 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":734:33 -1
     (nil))
(insn 175 173 176 18 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (plus:SI (reg/v:SI 147 [ index ])
                        (const_int -1 [0xffffffffffffffff]))
                    (const_int 0 [0])))
            (set (reg/v:SI 147 [ index ])
                (plus:SI (reg/v:SI 147 [ index ])
                    (const_int -1 [0xffffffffffffffff])))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":734:5 1019 {thumb2_addsi3_compare0}
     (nil))
(jump_insn 176 175 388 18 (set (pc)
        (if_then_else (ne (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 174)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":734:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 1014686028 (nil)))
 -> 174)
(note 388 176 389 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(jump_insn 389 388 390 19 (set (pc)
        (label_ref 281)) 284 {*arm_jump}
     (nil)
 -> 281)
(barrier 390 389 180)
(code_label 180 390 181 20 75 (nil) [2 uses])
(note 181 180 196 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(note 196 181 182 20 NOTE_INSN_DELETED)
(debug_insn 182 196 183 20 (var_location:SI p_tmp_out_buff (reg/v/f:SI 162 [ pOutBuff ])) -1
     (nil))
(debug_insn 183 182 184 20 (var_location:SI p_tmp_in_buff (reg/v/f:SI 119 [ p_tmp_in_buff ])) -1
     (nil))
(debug_insn 184 183 185 20 (var_location:SI index (reg/v:SI 147 [ index ])) -1
     (nil))
(debug_insn 185 184 186 20 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":737:7 -1
     (nil))
(debug_insn 186 185 187 20 (var_location:SI hcordic (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":737:7 -1
     (nil))
(debug_insn 187 186 188 20 (var_location:SI ppInBuff (debug_implicit_ptr:SI p_tmp_in_buff)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":737:7 -1
     (nil))
(debug_insn 188 187 189 20 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1210:13 -1
     (nil))
(debug_insn 189 188 205 20 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1213:3 -1
     (nil))
(debug_insn 205 189 190 20 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1222:5 -1
     (nil))
(insn 190 205 191 20 (set (reg:SI 135 [ _51 ])
        (mem:SI (reg/v/f:SI 119 [ p_tmp_in_buff ]) [1 *p_tmp_in_buff_96+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1213:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 191 190 192 20 (set (mem/v:SI (plus:SI (reg/f:SI 148 [ pretmp_84 ])
                (const_int 4 [0x4])) [1 prephitmp_97->WDATA+0 S4 A32])
        (reg:SI 135 [ _51 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1213:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 135 [ _51 ])
        (nil)))
(debug_insn 192 191 193 20 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1216:3 -1
     (nil))
(debug_insn 193 192 194 20 (var_location:SI p_tmp_in_buff (plus:SI (reg/v/f:SI 119 [ p_tmp_in_buff ])
        (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1216:14 -1
     (nil))
(debug_insn 194 193 195 20 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1219:3 -1
     (nil))
(insn 195 194 197 20 (set (reg:SI 136 [ _53 ])
        (mem/v:SI (reg/f:SI 148 [ pretmp_84 ]) [1 prephitmp_97->CSR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1219:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 197 195 198 20 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 136 [ _53 ])
                (const_int 1 [0x1])
                (const_int 20 [0x14]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1219:6 93 {*zeroextractsi_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 136 [ _53 ])
        (nil)))
(jump_insn 198 197 199 20 (set (pc)
        (if_then_else (ne (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref 203)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1219:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 203)
(note 199 198 200 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
(insn 200 199 391 21 (set (reg/v/f:SI 119 [ p_tmp_in_buff ])
        (plus:SI (reg/v/f:SI 119 [ p_tmp_in_buff ])
            (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1216:14 7 {*arm_addsi3}
     (nil))
(jump_insn 391 200 392 21 (set (pc)
        (label_ref 211)) 284 {*arm_jump}
     (nil)
 -> 211)
(barrier 392 391 203)
(code_label 203 392 204 22 82 (nil) [1 uses])
(note 204 203 206 22 [bb 22] NOTE_INSN_BASIC_BLOCK)
(insn 206 204 207 22 (set (reg:SI 139 [ _56 ])
        (mem:SI (plus:SI (reg/v/f:SI 119 [ p_tmp_in_buff ])
                (const_int 4 [0x4])) [1 MEM[(int32_t *)p_tmp_in_buff_96 + 4B]+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1222:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 207 206 208 22 (set (mem/v:SI (plus:SI (reg/f:SI 148 [ pretmp_84 ])
                (const_int 4 [0x4])) [1 prephitmp_97->WDATA+0 S4 A32])
        (reg:SI 139 [ _56 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1222:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 139 [ _56 ])
        (nil)))
(debug_insn 208 207 209 22 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1225:5 -1
     (nil))
(insn 209 208 210 22 (set (reg/v/f:SI 119 [ p_tmp_in_buff ])
        (plus:SI (reg/v/f:SI 119 [ p_tmp_in_buff ])
            (const_int 8 [0x8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1225:16 7 {*arm_addsi3}
     (nil))
(debug_insn 210 209 211 22 (var_location:SI p_tmp_in_buff (reg/v/f:SI 119 [ p_tmp_in_buff ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1225:16 -1
     (nil))
(code_label 211 210 212 23 83 (nil) [1 uses])
(note 212 211 227 23 [bb 23] NOTE_INSN_BASIC_BLOCK)
(note 227 212 213 23 NOTE_INSN_DELETED)
(debug_insn 213 227 214 23 (var_location:SI p_tmp_in_buff (reg/v/f:SI 119 [ p_tmp_in_buff ])) -1
     (nil))
(debug_insn 214 213 215 23 (var_location:SI hcordic (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":737:7 -1
     (nil))
(debug_insn 215 214 216 23 (var_location:SI ppInBuff (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":737:7 -1
     (nil))
(debug_insn 216 215 217 23 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":742:7 -1
     (nil))
(debug_insn 217 216 218 23 (var_location:SI hcordic (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":742:7 -1
     (nil))
(debug_insn 218 217 219 23 (var_location:SI ppOutBuff (debug_implicit_ptr:SI p_tmp_out_buff)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":742:7 -1
     (nil))
(debug_insn 219 218 220 23 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1236:13 -1
     (nil))
(debug_insn 220 219 236 23 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1239:3 -1
     (nil))
(debug_insn 236 220 221 23 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1248:5 -1
     (nil))
(insn 221 236 222 23 (set (reg:SI 128 [ _41 ])
        (mem/v:SI (plus:SI (reg/f:SI 148 [ pretmp_84 ])
                (const_int 8 [0x8])) [1 prephitmp_97->RDATA+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1239:26 728 {*thumb2_movsi_vfp}
     (nil))
(insn 222 221 223 23 (set (mem:SI (reg/v/f:SI 162 [ pOutBuff ]) [1 *p_tmp_out_buff_95+0 S4 A32])
        (reg:SI 128 [ _41 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1239:15 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 128 [ _41 ])
        (nil)))
(debug_insn 223 222 224 23 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1242:3 -1
     (nil))
(debug_insn 224 223 225 23 (var_location:SI p_tmp_out_buff (plus:SI (reg/v/f:SI 162 [ pOutBuff ])
        (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1242:15 -1
     (nil))
(debug_insn 225 224 226 23 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1245:3 -1
     (nil))
(insn 226 225 228 23 (set (reg:SI 130 [ _44 ])
        (mem/v:SI (reg/f:SI 148 [ pretmp_84 ]) [1 prephitmp_97->CSR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1245:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 228 226 229 23 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 130 [ _44 ])
                (const_int 1 [0x1])
                (const_int 19 [0x13]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1245:6 93 {*zeroextractsi_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 130 [ _44 ])
        (nil)))
(jump_insn 229 228 230 23 (set (pc)
        (if_then_else (ne (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref 234)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1245:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 234)
(note 230 229 231 24 [bb 24] NOTE_INSN_BASIC_BLOCK)
(insn 231 230 393 24 (set (reg/v/f:SI 162 [ pOutBuff ])
        (plus:SI (reg/v/f:SI 162 [ pOutBuff ])
            (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1242:15 7 {*arm_addsi3}
     (nil))
(jump_insn 393 231 394 24 (set (pc)
        (label_ref 242)) 284 {*arm_jump}
     (nil)
 -> 242)
(barrier 394 393 234)
(code_label 234 394 235 25 84 (nil) [1 uses])
(note 235 234 237 25 [bb 25] NOTE_INSN_BASIC_BLOCK)
(insn 237 235 238 25 (set (reg:SI 132 [ _46 ])
        (mem/v:SI (plus:SI (reg/f:SI 148 [ pretmp_84 ])
                (const_int 8 [0x8])) [1 prephitmp_97->RDATA+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1248:28 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 148 [ pretmp_84 ])
        (nil)))
(insn 238 237 239 25 (set (mem:SI (plus:SI (reg/v/f:SI 162 [ pOutBuff ])
                (const_int 4 [0x4])) [1 MEM[(int32_t *)p_tmp_out_buff_95 + 4B]+0 S4 A32])
        (reg:SI 132 [ _46 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1248:17 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 132 [ _46 ])
        (nil)))
(debug_insn 239 238 240 25 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1251:5 -1
     (nil))
(insn 240 239 241 25 (set (reg/v/f:SI 162 [ pOutBuff ])
        (plus:SI (reg/v/f:SI 162 [ pOutBuff ])
            (const_int 8 [0x8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1251:17 7 {*arm_addsi3}
     (nil))
(debug_insn 241 240 242 25 (var_location:SI p_tmp_out_buff (reg/v/f:SI 162 [ pOutBuff ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1251:17 -1
     (nil))
(code_label 242 241 243 26 85 (nil) [1 uses])
(note 243 242 250 26 [bb 26] NOTE_INSN_BASIC_BLOCK)
(note 250 243 244 26 NOTE_INSN_DELETED)
(debug_insn 244 250 245 26 (var_location:SI p_tmp_out_buff (reg/v/f:SI 162 [ pOutBuff ])) -1
     (nil))
(debug_insn 245 244 246 26 (var_location:SI hcordic (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":742:7 -1
     (nil))
(debug_insn 246 245 247 26 (var_location:SI ppOutBuff (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":742:7 -1
     (nil))
(debug_insn 247 246 248 26 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":745:7 -1
     (nil))
(debug_insn 248 247 249 26 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":747:9 -1
     (nil))
(call_insn 249 248 379 26 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("HAL_GetTick") [flags 0x41]  <function_decl 0000000006c01f00 HAL_GetTick>) [0 HAL_GetTick S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":747:14 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_GetTick") [flags 0x41]  <function_decl 0000000006c01f00 HAL_GetTick>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (nil)))
(insn 379 249 251 26 (set (reg:SI 190)
        (reg:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":747:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(insn 251 379 252 26 (set (reg:SI 176)
        (minus:SI (reg:SI 190)
            (reg/v:SI 120 [ tickstart ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":747:28 45 {*arm_subsi3_insn}
     (expr_list:REG_DEAD (reg:SI 190)
        (nil)))
(insn 252 251 253 26 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 176)
            (reg/v:SI 164 [ Timeout ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":747:12 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 176)
        (nil)))
(jump_insn 253 252 254 26 (set (pc)
        (if_then_else (gtu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 267)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":747:12 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 59055804 (nil)))
 -> 267)
(note 254 253 257 27 [bb 27] NOTE_INSN_BASIC_BLOCK)
(note 257 254 255 27 NOTE_INSN_DELETED)
(insn 255 257 256 27 (set (reg/f:SI 148 [ pretmp_84 ])
        (mem/f:SI (reg/v/f:SI 160 [ hcordic ]) [3 hcordic_17(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1239:26 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 256 255 258 27 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":734:45 -1
     (nil))
(debug_insn 258 256 259 27 (var_location:SI p_tmp_out_buff (reg/v/f:SI 162 [ pOutBuff ])) -1
     (nil))
(debug_insn 259 258 260 27 (var_location:SI p_tmp_in_buff (reg/v/f:SI 119 [ p_tmp_in_buff ])) -1
     (nil))
(debug_insn 260 259 261 27 (var_location:SI index (plus:SI (reg/v:SI 147 [ index ])
        (const_int -1 [0xffffffffffffffff]))) -1
     (nil))
(debug_insn 261 260 262 27 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":734:33 -1
     (nil))
(insn 262 261 263 27 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (plus:SI (reg/v:SI 147 [ index ])
                        (const_int -1 [0xffffffffffffffff]))
                    (const_int 0 [0])))
            (set (reg/v:SI 147 [ index ])
                (plus:SI (reg/v:SI 147 [ index ])
                    (const_int -1 [0xffffffffffffffff])))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":734:5 1019 {thumb2_addsi3_compare0}
     (nil))
(jump_insn 263 262 395 27 (set (pc)
        (if_then_else (ne (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 180)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":734:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 1014686028 (nil)))
 -> 180)
(note 395 263 396 28 [bb 28] NOTE_INSN_BASIC_BLOCK)
(jump_insn 396 395 397 28 (set (pc)
        (label_ref 281)) 284 {*arm_jump}
     (nil)
 -> 281)
(barrier 397 396 267)
(code_label 267 397 268 29 86 (nil) [1 uses])
(note 268 267 269 29 [bb 29] NOTE_INSN_BASIC_BLOCK)
(debug_insn 269 268 270 29 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":750:11 -1
     (nil))
(insn 270 269 273 29 (set (reg:SI 177)
        (const_int 4 [0x4])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":750:30 728 {*thumb2_movsi_vfp}
     (nil))
(insn 273 270 271 29 (set (reg:SI 178)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":753:26 728 {*thumb2_movsi_vfp}
     (nil))
(insn 271 273 272 29 (set (mem/v:SI (plus:SI (reg/v/f:SI 160 [ hcordic ])
                (const_int 36 [0x24])) [1 hcordic_17(D)->ErrorCode+0 S4 A32])
        (reg:SI 177)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":750:30 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 177)
        (nil)))
(debug_insn 272 271 275 29 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":753:11 -1
     (nil))
(insn 275 272 276 29 (set (mem/v:QI (plus:SI (reg/v/f:SI 160 [ hcordic ])
                (const_int 33 [0x21])) [0 hcordic_17(D)->State+0 S1 A8])
        (subreg:QI (reg:SI 178) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":753:26 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 178)
        (expr_list:REG_DEAD (reg/v/f:SI 160 [ hcordic ])
            (nil))))
(debug_insn 276 275 398 29 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":756:11 -1
     (nil))
(jump_insn 398 276 399 29 (set (pc)
        (label_ref 322)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":756:18 284 {*arm_jump}
     (nil)
 -> 322)
(barrier 399 398 281)
(code_label 281 399 282 30 74 (nil) [3 uses])
(note 282 281 295 30 [bb 30] NOTE_INSN_BASIC_BLOCK)
(note 295 282 283 30 NOTE_INSN_DELETED)
(debug_insn 283 295 284 30 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":764:5 -1
     (nil))
(debug_insn 284 283 285 30 (var_location:SI hcordic (reg/v/f:SI 160 [ hcordic ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":764:5 -1
     (nil))
(debug_insn 285 284 286 30 (var_location:SI ppOutBuff (debug_implicit_ptr:SI p_tmp_out_buff)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":764:5 -1
     (nil))
(debug_insn 286 285 287 30 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1236:13 -1
     (nil))
(debug_insn 287 286 288 30 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1239:3 -1
     (nil))
(insn 288 287 289 30 (set (reg:SI 141 [ _59 ])
        (mem/v:SI (plus:SI (reg/f:SI 148 [ pretmp_84 ])
                (const_int 8 [0x8])) [1 prephitmp_89->RDATA+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1239:26 728 {*thumb2_movsi_vfp}
     (nil))
(insn 289 288 290 30 (set (mem:SI (reg/v/f:SI 162 [ pOutBuff ]) [1 *p_tmp_out_buff_98+0 S4 A32])
        (reg:SI 141 [ _59 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1239:15 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 141 [ _59 ])
        (nil)))
(debug_insn 290 289 291 30 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1242:3 -1
     (nil))
(debug_insn 291 290 292 30 (var_location:SI D#2 (plus:SI (reg/v/f:SI 162 [ pOutBuff ])
        (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1242:15 -1
     (nil))
(debug_insn 292 291 293 30 (var_location:SI p_tmp_out_buff (debug_expr:SI D#2)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1242:15 -1
     (nil))
(debug_insn 293 292 294 30 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1245:3 -1
     (nil))
(insn 294 293 296 30 (set (reg:SI 143 [ _61 ])
        (mem/v:SI (reg/f:SI 148 [ pretmp_84 ]) [1 prephitmp_89->CSR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1245:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 296 294 297 30 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 143 [ _61 ])
                (const_int 1 [0x1])
                (const_int 19 [0x13]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1245:6 93 {*zeroextractsi_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 143 [ _61 ])
        (nil)))
(jump_insn 297 296 298 30 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 304)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1245:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 304)
(note 298 297 299 31 [bb 31] NOTE_INSN_BASIC_BLOCK)
(debug_insn 299 298 300 31 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1248:5 -1
     (nil))
(insn 300 299 301 31 (set (reg:SI 145 [ _63 ])
        (mem/v:SI (plus:SI (reg/f:SI 148 [ pretmp_84 ])
                (const_int 8 [0x8])) [1 prephitmp_89->RDATA+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1248:28 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 148 [ pretmp_84 ])
        (nil)))
(insn 301 300 302 31 (set (mem:SI (plus:SI (reg/v/f:SI 162 [ pOutBuff ])
                (const_int 4 [0x4])) [1 MEM[(int32_t *)p_tmp_out_buff_98 + 4B]+0 S4 A32])
        (reg:SI 145 [ _63 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1248:17 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 162 [ pOutBuff ])
        (expr_list:REG_DEAD (reg:SI 145 [ _63 ])
            (nil))))
(debug_insn 302 301 303 31 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1251:5 -1
     (nil))
(debug_insn 303 302 304 31 (var_location:SI p_tmp_out_buff (plus:SI (debug_expr:SI D#2)
        (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1251:17 -1
     (nil))
(code_label 304 303 305 32 87 (nil) [1 uses])
(note 305 304 306 32 [bb 32] NOTE_INSN_BASIC_BLOCK)
(debug_insn 306 305 307 32 (var_location:SI hcordic (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":764:5 -1
     (nil))
(debug_insn 307 306 308 32 (var_location:SI ppOutBuff (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":764:5 -1
     (nil))
(debug_insn 308 307 309 32 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":767:5 -1
     (nil))
(insn 309 308 311 32 (set (reg:SI 181)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":767:20 728 {*thumb2_movsi_vfp}
     (nil))
(insn 311 309 312 32 (set (mem/v:QI (plus:SI (reg/v/f:SI 160 [ hcordic ])
                (const_int 33 [0x21])) [0 hcordic_17(D)->State+0 S1 A8])
        (subreg:QI (reg:SI 181) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":767:20 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 181)
        (expr_list:REG_DEAD (reg/v/f:SI 160 [ hcordic ])
            (nil))))
(debug_insn 312 311 9 32 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":770:5 -1
     (nil))
(insn 9 312 400 32 (set (reg:SI 159 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":770:12 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 400 9 401 32 (set (pc)
        (label_ref 322)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":770:12 284 {*arm_jump}
     (nil)
 -> 322)
(barrier 401 400 315)
(code_label 315 401 316 33 71 (nil) [1 uses])
(note 316 315 317 33 [bb 33] NOTE_INSN_BASIC_BLOCK)
(debug_insn 317 316 318 33 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":775:5 -1
     (nil))
(insn 318 317 10 33 (set (reg:SI 117 [ _6 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 160 [ hcordic ])
                (const_int 36 [0x24])) [1 hcordic_17(D)->ErrorCode+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":775:24 728 {*thumb2_movsi_vfp}
     (nil))
(insn 10 318 319 33 (set (reg:SI 159 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":778:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 319 10 320 33 (set (reg:SI 118 [ _7 ])
        (ior:SI (reg:SI 117 [ _6 ])
            (const_int 2 [0x2]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":775:24 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 117 [ _6 ])
        (nil)))
(insn 320 319 321 33 (set (mem/v:SI (plus:SI (reg/v/f:SI 160 [ hcordic ])
                (const_int 36 [0x24])) [1 hcordic_17(D)->ErrorCode+0 S4 A32])
        (reg:SI 118 [ _7 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":775:24 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 160 [ hcordic ])
        (expr_list:REG_DEAD (reg:SI 118 [ _7 ])
            (nil))))
(debug_insn 321 320 322 33 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":778:5 -1
     (nil))
(code_label 322 321 323 34 70 (nil) [3 uses])
(note 323 322 324 34 [bb 34] NOTE_INSN_BASIC_BLOCK)
(debug_insn 324 323 325 34 (var_location:SI p_tmp_in_buff (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 325 324 330 34 (var_location:SI p_tmp_out_buff (clobber (const_int 0 [0]))) -1
     (nil))
(insn 330 325 331 34 (set (reg/i:SI 0 r0)
        (reg:SI 159 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":780:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 159 [ <retval> ])
        (nil)))
(insn 331 330 402 34 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":780:1 -1
     (nil))
(note 402 331 0 NOTE_INSN_DELETED)

;; Function HAL_CORDIC_Calculate_IT (HAL_CORDIC_Calculate_IT, funcdef_no=336, decl_uid=8726, cgraph_uid=340, symbol_order=339)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 15 n_edges 20 count 15 (    1)


HAL_CORDIC_Calculate_IT

Dataflow summary:
def_info->table_size = 60, use_info->table_size = 122
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d,1u} r3={1d,1u} r7={1d,14u} r13={1d,14u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={6d,3u} r102={1d,14u} r103={1d,13u} r113={1d,1u} r114={1d,1u} r116={1d,6u} r117={1d,1u} r120={1d,1u} r121={1d,1u} r123={1d,1u} r124={1d,2u} r127={1d,1u} r128={1d,1u} r129={1d,1u} r130={2d,4u} r131={4d,1u} r132={1d,12u} r133={1d,7u} r134={1d,2u} r135={1d,3u} r138={1d,1u} r139={1d,1u} r140={1d,1u} r143={1d,1u} r144={1d,1u} r146={1d,1u} r147={1d,3u} r148={1d,1u} r149={1d,1u} 
;;    total ref usage 183{62d,121u,0e} in 85{85 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d1(0){ }d2(1){ }d3(2){ }d4(3){ }d5(7){ }d6(13){ }d7(14){ }d8(16){ }d9(17){ }d10(18){ }d11(19){ }d12(20){ }d13(21){ }d14(22){ }d15(23){ }d16(24){ }d17(25){ }d18(26){ }d19(27){ }d20(28){ }d21(29){ }d22(30){ }d23(31){ }d30(102){ }d31(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 0 )->[2]->( 5 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(102){ }u3(103){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 132 133 134 135 146 147 148 149
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 132 133 134 135 146 147 148 149
;; live  kill	 100 [cc]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132 133 134 135
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132 133 134 135

( 2 )->[3]->( 5 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u11(7){ }u12(13){ }u13(102){ }u14(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132 133 134 135
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132 133 134 135
;; live  gen 	
;; live  kill	 100 [cc]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132 133 134 135
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132 133 134 135

( 3 )->[4]->( 5 6 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u17(7){ }u18(13){ }u19(102){ }u20(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132 133 134 135
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 135
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132 133 134 135
;; live  gen 	
;; live  kill	 100 [cc]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132 133 134 135
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132 133 134 135

( 3 2 4 )->[5]->( 14 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u23(7){ }u24(13){ }u25(102){ }u26(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132
;; lr  def 	 113 114 131
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132
;; live  gen 	 113 114 131
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131

( 4 )->[6]->( 7 12 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u31(7){ }u32(13){ }u33(102){ }u34(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132 133 134 135
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132
;; lr  def 	 100 [cc] 138
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132 133 134 135
;; live  gen 	 100 [cc] 138
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132 133 134 135
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132 133 134 135

( 6 )->[7]->( 8 9 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u39(7){ }u40(13){ }u41(102){ }u42(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132 133 134 135
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132
;; lr  def 	 100 [cc] 116 117 139 140
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132 133 134 135
;; live  gen 	 100 [cc] 116 117 139 140
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 132 133 134 135
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 132 133 134 135

( 7 )->[8]->( 10 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u52(7){ }u53(13){ }u54(102){ }u55(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 132 133 134 135
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
;; lr  def 	 130
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 132 133 134 135
;; live  gen 	 130
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 130 132 133 134 135
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 130 132 133 134 135

( 7 )->[9]->( 10 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u59(7){ }u60(13){ }u61(102){ }u62(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 132 133 134 135
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
;; lr  def 	 130
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 132 133 134 135
;; live  gen 	 130
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 130 132 133 134 135
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 130 132 133 134 135

( 9 8 )->[10]->( 11 13 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u65(7){ }u66(13){ }u67(102){ }u68(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 130 132 133 134 135
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 130 132 133 134 135
;; lr  def 	 100 [cc] 120 121 123 124 143 144
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 130 132 133 134 135
;; live  gen 	 100 [cc] 120 121 123 124 143 144
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 133 144
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 133 144

( 10 )->[11]->( 14 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u91(7){ }u92(13){ }u93(102){ }u94(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 133
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 133
;; lr  def 	 127 131
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 133
;; live  gen 	 127 131
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131

( 6 )->[12]->( 14 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u99(7){ }u100(13){ }u101(102){ }u102(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132
;; lr  def 	 128 129 131
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132
;; live  gen 	 128 129 131
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131

( 10 )->[13]->( 14 )
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u107(7){ }u108(13){ }u109(102){ }u110(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144
;; lr  def 	 131
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144
;; live  gen 	 131
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131

( 11 5 13 12 )->[14]->( 1 )
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u112(7){ }u113(13){ }u114(102){ }u115(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131
;; lr  def 	 0 [r0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131
;; live  gen 	 0 [r0]
;; live  kill	
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 14 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u118(0){ }u119(7){ }u120(13){ }u121(102){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 17 to worklist
  Adding insn 20 to worklist
  Adding insn 23 to worklist
  Adding insn 142 to worklist
  Adding insn 29 to worklist
  Adding insn 27 to worklist
  Adding insn 41 to worklist
  Adding insn 37 to worklist
  Adding insn 55 to worklist
  Adding insn 52 to worklist
  Adding insn 49 to worklist
  Adding insn 45 to worklist
  Adding insn 144 to worklist
  Adding insn 94 to worklist
  Adding insn 91 to worklist
  Adding insn 89 to worklist
  Adding insn 84 to worklist
  Adding insn 82 to worklist
  Adding insn 80 to worklist
  Adding insn 78 to worklist
  Adding insn 75 to worklist
  Adding insn 73 to worklist
  Adding insn 146 to worklist
  Adding insn 100 to worklist
  Adding insn 148 to worklist
  Adding insn 108 to worklist
  Adding insn 106 to worklist
  Adding insn 117 to worklist
Finished finding needed instructions:
processing block 14 lr out =  0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
  Adding insn 116 to worklist
processing block 5 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131
  Adding insn 7 to worklist
  Adding insn 28 to worklist
processing block 11 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131
  Adding insn 8 to worklist
  Adding insn 99 to worklist
processing block 13 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131
  Adding insn 10 to worklist
processing block 10 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 133 144
  Adding insn 93 to worklist
  Adding insn 88 to worklist
  Adding insn 83 to worklist
  Adding insn 77 to worklist
processing block 8 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 130 132 133 134 135
  Adding insn 60 to worklist
processing block 9 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 130 132 133 134 135
  Adding insn 67 to worklist
processing block 7 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 132 133 134 135
  Adding insn 54 to worklist
  Adding insn 51 to worklist
  Adding insn 47 to worklist
  Adding insn 44 to worklist
processing block 12 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131
  Adding insn 9 to worklist
  Adding insn 107 to worklist
processing block 6 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132 133 134 135
  Adding insn 40 to worklist
processing block 4 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132 133 134 135
processing block 3 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132 133 134 135
processing block 2 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132 133 134 135
  Adding insn 16 to worklist
  Adding insn 5 to worklist
  Adding insn 141 to worklist
  Adding insn 4 to worklist
  Adding insn 140 to worklist
  Adding insn 139 to worklist
  Adding insn 2 to worklist
  Adding insn 138 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 15 n_edges 20 count 15 (    1)

Pass 0 for finding pseudo/allocno costs


  r149 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  r148 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  r147 costs: LO_REGS:2000 HI_REGS:4000 CALLER_SAVE_REGS:4000 EVEN_REG:4000 GENERAL_REGS:4000 VFP_D0_D7_REGS:40000 VFP_LO_REGS:40000 ALL_REGS:40000 MEM:21000
  r146 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  r144 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:3000 VFP_LO_REGS:3000 ALL_REGS:3000 MEM:1575
  r143 costs: LO_REGS:0 HI_REGS:300 CALLER_SAVE_REGS:300 EVEN_REG:300 GENERAL_REGS:300 VFP_D0_D7_REGS:4500 VFP_LO_REGS:4500 ALL_REGS:4500 MEM:3000
  r140 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:2250
  r139 costs: LO_REGS:0 HI_REGS:300 CALLER_SAVE_REGS:300 EVEN_REG:300 GENERAL_REGS:300 VFP_D0_D7_REGS:4350 VFP_LO_REGS:4350 ALL_REGS:4350 MEM:2250
  r138 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:13260 VFP_LO_REGS:13260 ALL_REGS:13260 MEM:8840
  r135 costs: LO_REGS:0 HI_REGS:1640 CALLER_SAVE_REGS:1640 EVEN_REG:1640 GENERAL_REGS:1640 VFP_D0_D7_REGS:24550 VFP_LO_REGS:24550 ALL_REGS:24550 MEM:10700
  r134 costs: LO_REGS:0 HI_REGS:1938 CALLER_SAVE_REGS:1938 EVEN_REG:1938 GENERAL_REGS:1938 VFP_D0_D7_REGS:24535 VFP_LO_REGS:24535 ALL_REGS:24535 MEM:10690
  r133 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:15625 VFP_LO_REGS:15625 ALL_REGS:15625 MEM:4750
  r132 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:57850 VFP_LO_REGS:57850 ALL_REGS:57850 MEM:32900
  r131 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:28686 VFP_LO_REGS:28686 ALL_REGS:28686 MEM:14695
  r130 costs: LO_REGS:0 HI_REGS:300 CALLER_SAVE_REGS:300 EVEN_REG:300 GENERAL_REGS:300 VFP_D0_D7_REGS:4500 VFP_LO_REGS:4500 ALL_REGS:4500 MEM:3000
  r129 costs: LO_REGS:0 HI_REGS:584 CALLER_SAVE_REGS:584 EVEN_REG:584 GENERAL_REGS:584 VFP_D0_D7_REGS:8760 VFP_LO_REGS:8760 ALL_REGS:8760 MEM:5840
  r128 costs: LO_REGS:0 HI_REGS:584 CALLER_SAVE_REGS:584 EVEN_REG:584 GENERAL_REGS:584 VFP_D0_D7_REGS:8760 VFP_LO_REGS:8760 ALL_REGS:8760 MEM:5840
  r127 costs: LO_REGS:0 HI_REGS:300 CALLER_SAVE_REGS:300 EVEN_REG:300 GENERAL_REGS:300 VFP_D0_D7_REGS:2250 VFP_LO_REGS:2250 ALL_REGS:2250 MEM:1500
  r124 costs: LO_REGS:0 HI_REGS:300 CALLER_SAVE_REGS:300 EVEN_REG:300 GENERAL_REGS:300 VFP_D0_D7_REGS:4500 VFP_LO_REGS:4500 ALL_REGS:4500 MEM:3000
  r123 costs: LO_REGS:0 HI_REGS:600 CALLER_SAVE_REGS:600 EVEN_REG:600 GENERAL_REGS:600 VFP_D0_D7_REGS:4500 VFP_LO_REGS:4500 ALL_REGS:4500 MEM:3000
  r121 costs: LO_REGS:0 HI_REGS:300 CALLER_SAVE_REGS:300 EVEN_REG:300 GENERAL_REGS:300 VFP_D0_D7_REGS:4500 VFP_LO_REGS:4500 ALL_REGS:4500 MEM:3000
  r120 costs: LO_REGS:0 HI_REGS:300 CALLER_SAVE_REGS:300 EVEN_REG:300 GENERAL_REGS:300 VFP_D0_D7_REGS:4500 VFP_LO_REGS:4500 ALL_REGS:4500 MEM:3000
  r117 costs: LO_REGS:0 HI_REGS:300 CALLER_SAVE_REGS:300 EVEN_REG:300 GENERAL_REGS:300 VFP_D0_D7_REGS:4500 VFP_LO_REGS:4500 ALL_REGS:4500 MEM:3000
  r116 costs: LO_REGS:0 HI_REGS:300 CALLER_SAVE_REGS:300 EVEN_REG:300 GENERAL_REGS:300 VFP_D0_D7_REGS:14625 VFP_LO_REGS:14625 ALL_REGS:14625 MEM:9750
  r114 costs: LO_REGS:0 HI_REGS:1114 CALLER_SAVE_REGS:1114 EVEN_REG:1114 GENERAL_REGS:1114 VFP_D0_D7_REGS:16710 VFP_LO_REGS:16710 ALL_REGS:16710 MEM:11140
  r113 costs: LO_REGS:0 HI_REGS:1114 CALLER_SAVE_REGS:1114 EVEN_REG:1114 GENERAL_REGS:1114 VFP_D0_D7_REGS:16710 VFP_LO_REGS:16710 ALL_REGS:16710 MEM:11140


Pass 1 for finding pseudo/allocno costs

    r149: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r148: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r147: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r146: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r145: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r144: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r143: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r142: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r141: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r140: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r139: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r138: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r137: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r136: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r135: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r134: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r133: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r132: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r131: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r130: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r129: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r128: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r127: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r126: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r125: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r124: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r123: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r122: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r121: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r120: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r119: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r118: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r117: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r116: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r115: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r149 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r148 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r147 costs: LO_REGS:2000 HI_REGS:6000 CALLER_SAVE_REGS:6000 EVEN_REG:6000 GENERAL_REGS:4000 VFP_D0_D7_REGS:60000 VFP_LO_REGS:60000 ALL_REGS:45000 MEM:40000
  r146 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r144 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:3375 VFP_LO_REGS:3375 ALL_REGS:3375 MEM:2250
  r143 costs: LO_REGS:0 HI_REGS:300 CALLER_SAVE_REGS:300 EVEN_REG:300 GENERAL_REGS:300 VFP_D0_D7_REGS:4500 VFP_LO_REGS:4500 ALL_REGS:4500 MEM:3000
  r140 costs: GENERAL_REGS:0 MEM:3000
  r139 costs: LO_REGS:0 HI_REGS:300 CALLER_SAVE_REGS:300 EVEN_REG:300 GENERAL_REGS:300 VFP_D0_D7_REGS:4500 VFP_LO_REGS:4500 ALL_REGS:4500 MEM:3000
  r138 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:13260 VFP_LO_REGS:13260 ALL_REGS:13260 MEM:8840
  r135 costs: LO_REGS:0 HI_REGS:1640 CALLER_SAVE_REGS:1640 EVEN_REG:1640 GENERAL_REGS:1640 VFP_D0_D7_REGS:29550 VFP_LO_REGS:29550 ALL_REGS:29550 MEM:19700
  r134 costs: LO_REGS:0 HI_REGS:1938 CALLER_SAVE_REGS:1938 EVEN_REG:1938 GENERAL_REGS:1938 VFP_D0_D7_REGS:29535 VFP_LO_REGS:29535 ALL_REGS:29535 MEM:19690
  r133 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:20625 VFP_LO_REGS:20625 ALL_REGS:20625 MEM:13750
  r132 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:62850 VFP_LO_REGS:62850 ALL_REGS:62850 MEM:41900
  r131 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:44985 VFP_LO_REGS:44985 ALL_REGS:29985 MEM:29990
  r130 costs: LO_REGS:0 HI_REGS:300 CALLER_SAVE_REGS:300 EVEN_REG:300 GENERAL_REGS:300 VFP_D0_D7_REGS:4500 VFP_LO_REGS:4500 ALL_REGS:4500 MEM:3000
  r129 costs: LO_REGS:0 HI_REGS:584 CALLER_SAVE_REGS:584 EVEN_REG:584 GENERAL_REGS:584 VFP_D0_D7_REGS:8760 VFP_LO_REGS:8760 ALL_REGS:8760 MEM:5840
  r128 costs: LO_REGS:0 HI_REGS:584 CALLER_SAVE_REGS:584 EVEN_REG:584 GENERAL_REGS:584 VFP_D0_D7_REGS:8760 VFP_LO_REGS:8760 ALL_REGS:8760 MEM:5840
  r127 costs: LO_REGS:0 HI_REGS:300 CALLER_SAVE_REGS:300 EVEN_REG:300 GENERAL_REGS:300 VFP_D0_D7_REGS:2250 VFP_LO_REGS:2250 ALL_REGS:2250 MEM:1500
  r124 costs: LO_REGS:0 HI_REGS:300 CALLER_SAVE_REGS:300 EVEN_REG:300 GENERAL_REGS:300 VFP_D0_D7_REGS:4500 VFP_LO_REGS:4500 ALL_REGS:4500 MEM:3000
  r123 costs: LO_REGS:0 HI_REGS:600 CALLER_SAVE_REGS:600 EVEN_REG:600 GENERAL_REGS:600 VFP_D0_D7_REGS:4500 VFP_LO_REGS:4500 ALL_REGS:4500 MEM:3000
  r121 costs: LO_REGS:0 HI_REGS:300 CALLER_SAVE_REGS:300 EVEN_REG:300 GENERAL_REGS:300 VFP_D0_D7_REGS:4500 VFP_LO_REGS:4500 ALL_REGS:4500 MEM:3000
  r120 costs: LO_REGS:0 HI_REGS:300 CALLER_SAVE_REGS:300 EVEN_REG:300 GENERAL_REGS:300 VFP_D0_D7_REGS:4500 VFP_LO_REGS:4500 ALL_REGS:4500 MEM:3000
  r117 costs: LO_REGS:0 HI_REGS:300 CALLER_SAVE_REGS:300 EVEN_REG:300 GENERAL_REGS:300 VFP_D0_D7_REGS:4500 VFP_LO_REGS:4500 ALL_REGS:4500 MEM:3000
  r116 costs: LO_REGS:0 HI_REGS:300 CALLER_SAVE_REGS:300 EVEN_REG:300 GENERAL_REGS:300 VFP_D0_D7_REGS:14625 VFP_LO_REGS:14625 ALL_REGS:14625 MEM:9750
  r114 costs: LO_REGS:0 HI_REGS:1114 CALLER_SAVE_REGS:1114 EVEN_REG:1114 GENERAL_REGS:1114 VFP_D0_D7_REGS:16710 VFP_LO_REGS:16710 ALL_REGS:16710 MEM:11140
  r113 costs: LO_REGS:0 HI_REGS:1114 CALLER_SAVE_REGS:1114 EVEN_REG:1114 GENERAL_REGS:1114 VFP_D0_D7_REGS:16710 VFP_LO_REGS:16710 ALL_REGS:16710 MEM:11140

;;   ======================================================
;;   -- basic block 2 from 138 to 17 -- before reload
;;   ======================================================

;;	  0--> b  0: i  13 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 138 r146=r0                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  1--> b  0: i 139 r147=r1                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  14 loc r147                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  15 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 140 r148=r2                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  3--> b  0: i 141 r149=r3                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i   2 r132=r146                               :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  5--> b  0: i   4 r134=r148                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i   5 r135=r149                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  16 r133=r147                               :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  17 {pc={(r147==0)?L24:pc};clobber cc;}     :cortex_m4_ex*3:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 8
;;   new head = 13
;;   new tail = 17

;;   ======================================================
;;   -- basic block 3 from 20 to 20 -- before reload
;;   ======================================================

;;	  0--> b  0: i  20 {pc={(r134==0)?L24:pc};clobber cc;}     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 20
;;   new tail = 20

;;   ======================================================
;;   -- basic block 4 from 23 to 23 -- before reload
;;   ======================================================

;;	  0--> b  0: i  23 {pc={(r135!=0)?L33:pc};clobber cc;}     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 23
;;   new tail = 23

;;   ======================================================
;;   -- basic block 5 from 26 to 142 -- before reload
;;   ======================================================

;;	  0--> b  0: i  26 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  27 r113=[r132+0x24]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i   7 r131=0x1                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  28 r114=r113|0x1                           :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  3--> b  0: i  29 [r132+0x24]=r114                        :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  30 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 142 pc=L110                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 4
;;   new head = 26
;;   new tail = 142

;;   ======================================================
;;   -- basic block 6 from 35 to 41 -- before reload
;;   ======================================================

;;	  0--> b  0: i  35 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  37 r138=zxn([r132+0x21])                   :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  40 cc=cmp(r138,0x1)                        :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  41 pc={(cc!=0)?L103:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 35
;;   new tail = 41

;;   ======================================================
;;   -- basic block 7 from 43 to 55 -- before reload
;;   ======================================================

;;	  0--> b  0: i  43 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  44 r139=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  45 [r132+0x24]=r139                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  46 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  47 r140=0x2                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  49 [r132+0x21]=r140#0                      :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  50 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  51 r116=[r132]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  52 r117=[r116]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  54 cc=cmp(zxt(r117,0x1,0x14),0)            :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  55 pc={(cc==0)?L64:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 9
;;   new head = 43
;;   new tail = 55

;;   ======================================================
;;   -- basic block 8 from 57 to 144 -- before reload
;;   ======================================================

;;	  0--> b  0: i  57 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  58 loc r133+0x4                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  59 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  60 r130=r133+0x8                           :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  61 loc r130                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 144 pc=L69                                  :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 57
;;   new tail = 144

;;   ======================================================
;;   -- basic block 9 from 66 to 68 -- before reload
;;   ======================================================

;;	  0--> b  0: i  66 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  67 r130=r133+0x4                           :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  68 loc r130                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 66
;;   new tail = 68

;;   ======================================================
;;   -- basic block 10 from 71 to 94 -- before reload
;;   ======================================================

;;	  0--> b  0: i  71 loc r130                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  72 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  73 [r132+0x4]=r130                         :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  74 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  80 [r132+0x10]=r135                        :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  77 r143=r135-0x1                           :cortex_m4_ex:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  3--> b  0: i  78 [r132+0xc]=r143                         :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  82 r120=[r116]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  75 [r132+0x8]=r134                         :cortex_m4_a:@GENERAL_REGS+0(-1)@VFP_LO_REGS+0(0)
;;	  5--> b  0: i  76 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  79 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  81 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  83 r121=r120|0x10000                       :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  84 [r116]=r121                             :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  85 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  86 loc r133                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  87 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  88 r123=[r133]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  89 [r116+0x4]=r123                         :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  90 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 10--> b  0: i  91 r124=[r116]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 12--> b  0: i  93 {cc=cmp(r124&0x100000,0);r144=r124&0x100000;}:cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 13--> b  0: i  94 pc={(cc==0)?L122:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 13
;;   new head = 71
;;   new tail = 94

;;   ======================================================
;;   -- basic block 11 from 96 to 146 -- before reload
;;   ======================================================

;;	  0--> b  0: i  96 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  97 loc r133+0x4                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  98 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  99 r127=[r133+0x4]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 100 [r116+0x4]=r127                         :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  2--> b  0: i   8 r131=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 146 pc=L110                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 96
;;   new tail = 146

;;   ======================================================
;;   -- basic block 12 from 105 to 148 -- before reload
;;   ======================================================

;;	  0--> b  0: i 105 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 106 r128=[r132+0x24]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i   9 r131=0x1                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 107 r129=r128|0x2                           :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  3--> b  0: i 108 [r132+0x24]=r129                        :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 109 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 148 pc=L110                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 4
;;   new head = 105
;;   new tail = 148

;;   ======================================================
;;   -- basic block 13 from 10 to 10 -- before reload
;;   ======================================================

;;	  0--> b  0: i  10 r131=r144                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 10
;;   new tail = 10

;;   ======================================================
;;   -- basic block 14 from 116 to 117 -- before reload
;;   ======================================================

;;	  0--> b  0: i 116 r0=r131                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 117 use r0                                  :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 116
;;   new tail = 117


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


HAL_CORDIC_Calculate_IT

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d,1u} r3={1d,1u} r7={1d,14u} r13={1d,14u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={6d,3u} r102={1d,14u} r103={1d,13u} r113={1d,1u} r114={1d,1u} r116={1d,6u} r117={1d,1u} r120={1d,1u} r121={1d,1u} r123={1d,1u} r124={1d,2u} r127={1d,1u} r128={1d,1u} r129={1d,1u} r130={2d,4u} r131={4d,1u} r132={1d,12u} r133={1d,7u} r134={1d,2u} r135={1d,3u} r138={1d,1u} r139={1d,1u} r140={1d,1u} r143={1d,1u} r144={1d,1u} r146={1d,1u} r147={1d,3u} r148={1d,1u} r149={1d,1u} 
;;    total ref usage 183{62d,121u,0e} in 85{85 regular + 0 call} insns.
(note 1 0 11 NOTE_INSN_DELETED)
(note 11 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 11 6 2 NOTE_INSN_DELETED)
(note 6 3 13 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 13 6 138 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":795:3 -1
     (nil))
(insn 138 13 139 2 (set (reg:SI 146)
        (reg:SI 0 r0 [ hcordic ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":794:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ hcordic ])
        (nil)))
(insn 139 138 14 2 (set (reg:SI 147)
        (reg:SI 1 r1 [ pInBuff ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":794:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ pInBuff ])
        (nil)))
(debug_insn 14 139 15 2 (var_location:SI tmp_pInBuff (reg:SI 147)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":795:12 -1
     (nil))
(debug_insn 15 14 140 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":798:3 -1
     (nil))
(insn 140 15 141 2 (set (reg:SI 148)
        (reg:SI 2 r2 [ pOutBuff ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":794:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 2 r2 [ pOutBuff ])
        (nil)))
(insn 141 140 2 2 (set (reg:SI 149)
        (reg:SI 3 r3 [ NbCalc ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":794:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 3 r3 [ NbCalc ])
        (nil)))
(insn 2 141 4 2 (set (reg/v/f:SI 132 [ hcordic ])
        (reg:SI 146)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":794:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 146)
        (nil)))
(insn 4 2 5 2 (set (reg/v/f:SI 134 [ pOutBuff ])
        (reg:SI 148)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":794:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 148)
        (nil)))
(insn 5 4 16 2 (set (reg/v:SI 135 [ NbCalc ])
        (reg:SI 149)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":794:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 149)
        (nil)))
(insn 16 5 17 2 (set (reg/v/f:SI 133 [ pInBuff ])
        (reg:SI 147)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":798:6 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 17 16 18 2 (parallel [
            (set (pc)
                (if_then_else (eq (reg:SI 147)
                        (const_int 0 [0]))
                    (label_ref:SI 24)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":798:6 1024 {*thumb2_cbz}
     (expr_list:REG_DEAD (reg:SI 147)
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (int_list:REG_BR_PROB 194239900 (nil))))
 -> 24)
(note 18 17 19 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(note 19 18 20 3 NOTE_INSN_DELETED)
(jump_insn 20 19 21 3 (parallel [
            (set (pc)
                (if_then_else (eq (reg/v/f:SI 134 [ pOutBuff ])
                        (const_int 0 [0]))
                    (label_ref:SI 24)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":798:25 1024 {*thumb2_cbz}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (int_list:REG_BR_PROB 194239900 (nil)))
 -> 24)
(note 21 20 22 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(note 22 21 23 4 NOTE_INSN_DELETED)
(jump_insn 23 22 24 4 (parallel [
            (set (pc)
                (if_then_else (ne (reg/v:SI 135 [ NbCalc ])
                        (const_int 0 [0]))
                    (label_ref 33)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":798:47 1025 {*thumb2_cbnz}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 33)
(code_label 24 23 25 5 107 (nil) [2 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 26 25 27 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":801:5 -1
     (nil))
(insn 27 26 7 5 (set (reg:SI 113 [ _1 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 132 [ hcordic ])
                (const_int 36 [0x24])) [1 hcordic_26(D)->ErrorCode+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":801:24 728 {*thumb2_movsi_vfp}
     (nil))
(insn 7 27 28 5 (set (reg:SI 131 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":804:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 28 7 29 5 (set (reg:SI 114 [ _2 ])
        (ior:SI (reg:SI 113 [ _1 ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":801:24 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(insn 29 28 30 5 (set (mem/v:SI (plus:SI (reg/v/f:SI 132 [ hcordic ])
                (const_int 36 [0x24])) [1 hcordic_26(D)->ErrorCode+0 S4 A32])
        (reg:SI 114 [ _2 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":801:24 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 132 [ hcordic ])
        (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
            (nil))))
(debug_insn 30 29 142 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":804:5 -1
     (nil))
(jump_insn 142 30 143 5 (set (pc)
        (label_ref 110)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":804:12 284 {*arm_jump}
     (nil)
 -> 110)
(barrier 143 142 33)
(code_label 33 143 34 6 108 (nil) [1 uses])
(note 34 33 39 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(note 39 34 35 6 NOTE_INSN_DELETED)
(debug_insn 35 39 37 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":808:3 -1
     (nil))
(insn 37 35 40 6 (set (reg:SI 138 [ hcordic_26(D)->State ])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 132 [ hcordic ])
                    (const_int 33 [0x21])) [0 hcordic_26(D)->State+0 S1 A8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":808:14 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 40 37 41 6 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 138 [ hcordic_26(D)->State ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":808:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 138 [ hcordic_26(D)->State ])
        (nil)))
(jump_insn 41 40 42 6 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 103)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":808:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 103)
(note 42 41 53 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(note 53 42 43 7 NOTE_INSN_DELETED)
(debug_insn 43 53 44 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":811:5 -1
     (nil))
(insn 44 43 45 7 (set (reg:SI 139)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":811:24 728 {*thumb2_movsi_vfp}
     (nil))
(insn 45 44 46 7 (set (mem/v:SI (plus:SI (reg/v/f:SI 132 [ hcordic ])
                (const_int 36 [0x24])) [1 hcordic_26(D)->ErrorCode+0 S4 A32])
        (reg:SI 139)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":811:24 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 139)
        (nil)))
(debug_insn 46 45 47 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":814:5 -1
     (nil))
(insn 47 46 49 7 (set (reg:SI 140)
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":814:20 728 {*thumb2_movsi_vfp}
     (nil))
(insn 49 47 50 7 (set (mem/v:QI (plus:SI (reg/v/f:SI 132 [ hcordic ])
                (const_int 33 [0x21])) [0 hcordic_26(D)->State+0 S1 A8])
        (subreg:QI (reg:SI 140) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":814:20 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 140)
        (nil)))
(debug_insn 50 49 51 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":818:5 -1
     (nil))
(insn 51 50 52 7 (set (reg/f:SI 116 [ _4 ])
        (mem/f:SI (reg/v/f:SI 132 [ hcordic ]) [3 hcordic_26(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":818:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 52 51 54 7 (set (reg:SI 117 [ _5 ])
        (mem/v:SI (reg/f:SI 116 [ _4 ]) [1 _4->CSR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":818:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 54 52 55 7 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 117 [ _5 ])
                (const_int 1 [0x1])
                (const_int 20 [0x14]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":818:8 93 {*zeroextractsi_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 117 [ _5 ])
        (nil)))
(jump_insn 55 54 56 7 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref 64)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":818:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 64)
(note 56 55 57 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(debug_insn 57 56 58 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":821:7 -1
     (nil))
(debug_insn 58 57 59 8 (var_location:SI tmp_pInBuff (plus:SI (reg/v/f:SI 133 [ pInBuff ])
        (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":821:18 -1
     (nil))
(debug_insn 59 58 60 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":822:7 -1
     (nil))
(insn 60 59 61 8 (set (reg/v/f:SI 130 [ tmp_pInBuff ])
        (plus:SI (reg/v/f:SI 133 [ pInBuff ])
            (const_int 8 [0x8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":822:18 7 {*arm_addsi3}
     (nil))
(debug_insn 61 60 144 8 (var_location:SI tmp_pInBuff (reg/v/f:SI 130 [ tmp_pInBuff ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":822:18 -1
     (nil))
(jump_insn 144 61 145 8 (set (pc)
        (label_ref 69)) 284 {*arm_jump}
     (nil)
 -> 69)
(barrier 145 144 64)
(code_label 64 145 65 9 111 (nil) [1 uses])
(note 65 64 66 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(debug_insn 66 65 67 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":827:7 -1
     (nil))
(insn 67 66 68 9 (set (reg/v/f:SI 130 [ tmp_pInBuff ])
        (plus:SI (reg/v/f:SI 133 [ pInBuff ])
            (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":827:18 7 {*arm_addsi3}
     (nil))
(debug_insn 68 67 69 9 (var_location:SI tmp_pInBuff (reg/v/f:SI 130 [ tmp_pInBuff ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":827:18 -1
     (nil))
(code_label 69 68 70 10 112 (nil) [1 uses])
(note 70 69 92 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(note 92 70 71 10 NOTE_INSN_DELETED)
(debug_insn 71 92 72 10 (var_location:SI tmp_pInBuff (reg/v/f:SI 130 [ tmp_pInBuff ])) -1
     (nil))
(debug_insn 72 71 73 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":829:5 -1
     (nil))
(insn 73 72 74 10 (set (mem/f:SI (plus:SI (reg/v/f:SI 132 [ hcordic ])
                (const_int 4 [0x4])) [2 hcordic_26(D)->pInBuff+0 S4 A32])
        (reg/v/f:SI 130 [ tmp_pInBuff ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":829:22 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 130 [ tmp_pInBuff ])
        (nil)))
(debug_insn 74 73 80 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":830:5 -1
     (nil))
(insn 80 74 77 10 (set (mem:SI (plus:SI (reg/v/f:SI 132 [ hcordic ])
                (const_int 16 [0x10])) [1 hcordic_26(D)->NbCalcToGet+0 S4 A32])
        (reg/v:SI 135 [ NbCalc ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":832:26 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 135 [ NbCalc ])
        (expr_list:REG_DEAD (reg/v/f:SI 132 [ hcordic ])
            (nil))))
(insn 77 80 78 10 (set (reg:SI 143)
        (plus:SI (reg/v:SI 135 [ NbCalc ])
            (const_int -1 [0xffffffffffffffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":831:37 7 {*arm_addsi3}
     (nil))
(insn 78 77 82 10 (set (mem:SI (plus:SI (reg/v/f:SI 132 [ hcordic ])
                (const_int 12 [0xc])) [1 hcordic_26(D)->NbCalcToOrder+0 S4 A32])
        (reg:SI 143)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":831:28 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 143)
        (nil)))
(insn 82 78 75 10 (set (reg:SI 120 [ _8 ])
        (mem/v:SI (reg/f:SI 116 [ _4 ]) [1 _4->CSR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":835:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 75 82 76 10 (set (mem/f:SI (plus:SI (reg/v/f:SI 132 [ hcordic ])
                (const_int 8 [0x8])) [2 hcordic_26(D)->pOutBuff+0 S4 A32])
        (reg/v/f:SI 134 [ pOutBuff ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":830:23 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 134 [ pOutBuff ])
        (nil)))
(debug_insn 76 75 79 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":831:5 -1
     (nil))
(debug_insn 79 76 81 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":832:5 -1
     (nil))
(debug_insn 81 79 83 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":835:5 -1
     (nil))
(insn 83 81 84 10 (set (reg:SI 121 [ _9 ])
        (ior:SI (reg:SI 120 [ _8 ])
            (const_int 65536 [0x10000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":835:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 120 [ _8 ])
        (nil)))
(insn 84 83 85 10 (set (mem/v:SI (reg/f:SI 116 [ _4 ]) [1 _4->CSR+0 S4 A32])
        (reg:SI 121 [ _9 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":835:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 121 [ _9 ])
        (nil)))
(debug_insn 85 84 86 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":838:5 -1
     (nil))
(debug_insn 86 85 87 10 (var_location:SI tmp_pInBuff (reg/v/f:SI 133 [ pInBuff ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":838:17 -1
     (nil))
(debug_insn 87 86 88 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":842:5 -1
     (nil))
(insn 88 87 89 10 (set (reg:SI 123 [ _11 ])
        (mem:SI (reg/v/f:SI 133 [ pInBuff ]) [1 *pInBuff_22(D)+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":842:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 89 88 90 10 (set (mem/v:SI (plus:SI (reg/f:SI 116 [ _4 ])
                (const_int 4 [0x4])) [1 _4->WDATA+0 S4 A32])
        (reg:SI 123 [ _11 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":842:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 123 [ _11 ])
        (nil)))
(debug_insn 90 89 91 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":845:5 -1
     (nil))
(insn 91 90 93 10 (set (reg:SI 124 [ _12 ])
        (mem/v:SI (reg/f:SI 116 [ _4 ]) [1 _4->CSR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":845:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 93 91 94 10 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (and:SI (reg:SI 124 [ _12 ])
                        (const_int 1048576 [0x100000]))
                    (const_int 0 [0])))
            (set (reg:SI 144)
                (and:SI (reg:SI 124 [ _12 ])
                    (const_int 1048576 [0x100000])))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":845:8 91 {*andsi3_compare0}
     (expr_list:REG_DEAD (reg:SI 124 [ _12 ])
        (nil)))
(jump_insn 94 93 95 10 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 122)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":845:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 122)
(note 95 94 96 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(debug_insn 96 95 97 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":848:7 -1
     (nil))
(debug_insn 97 96 98 11 (var_location:SI tmp_pInBuff (plus:SI (reg/v/f:SI 133 [ pInBuff ])
        (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":848:18 -1
     (nil))
(debug_insn 98 97 99 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":851:7 -1
     (nil))
(insn 99 98 100 11 (set (reg:SI 127 [ _15 ])
        (mem:SI (plus:SI (reg/v/f:SI 133 [ pInBuff ])
                (const_int 4 [0x4])) [1 MEM[(int32_t *)pInBuff_22(D) + 4B]+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":851:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 133 [ pInBuff ])
        (nil)))
(insn 100 99 8 11 (set (mem/v:SI (plus:SI (reg/f:SI 116 [ _4 ])
                (const_int 4 [0x4])) [1 _4->WDATA+0 S4 A32])
        (reg:SI 127 [ _15 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":851:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 127 [ _15 ])
        (expr_list:REG_DEAD (reg/f:SI 116 [ _4 ])
            (nil))))
(insn 8 100 146 11 (set (reg:SI 131 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":855:12 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 146 8 147 11 (set (pc)
        (label_ref 110)) 284 {*arm_jump}
     (nil)
 -> 110)
(barrier 147 146 103)
(code_label 103 147 104 12 110 (nil) [1 uses])
(note 104 103 105 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(debug_insn 105 104 106 12 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":860:5 -1
     (nil))
(insn 106 105 9 12 (set (reg:SI 128 [ _16 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 132 [ hcordic ])
                (const_int 36 [0x24])) [1 hcordic_26(D)->ErrorCode+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":860:24 728 {*thumb2_movsi_vfp}
     (nil))
(insn 9 106 107 12 (set (reg:SI 131 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":863:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 107 9 108 12 (set (reg:SI 129 [ _17 ])
        (ior:SI (reg:SI 128 [ _16 ])
            (const_int 2 [0x2]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":860:24 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 128 [ _16 ])
        (nil)))
(insn 108 107 109 12 (set (mem/v:SI (plus:SI (reg/v/f:SI 132 [ hcordic ])
                (const_int 36 [0x24])) [1 hcordic_26(D)->ErrorCode+0 S4 A32])
        (reg:SI 129 [ _17 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":860:24 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 132 [ hcordic ])
        (expr_list:REG_DEAD (reg:SI 129 [ _17 ])
            (nil))))
(debug_insn 109 108 148 12 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":863:5 -1
     (nil))
(jump_insn 148 109 149 12 (set (pc)
        (label_ref 110)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":863:12 284 {*arm_jump}
     (nil)
 -> 110)
(barrier 149 148 122)
(code_label 122 149 121 13 113 (nil) [1 uses])
(note 121 122 10 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(insn 10 121 110 13 (set (reg:SI 131 [ <retval> ])
        (reg:SI 144)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":855:12 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 144)
        (expr_list:REG_EQUAL (const_int 0 [0])
            (nil))))
(code_label 110 10 111 14 109 (nil) [3 uses])
(note 111 110 116 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 116 111 117 14 (set (reg/i:SI 0 r0)
        (reg:SI 131 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":865:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 131 [ <retval> ])
        (nil)))
(insn 117 116 150 14 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":865:1 -1
     (nil))
(note 150 117 0 NOTE_INSN_DELETED)

;; Function HAL_CORDIC_Calculate_DMA (HAL_CORDIC_Calculate_DMA, funcdef_no=337, decl_uid=8732, cgraph_uid=341, symbol_order=340)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 36 n_edges 51 count 36 (    1)


HAL_CORDIC_Calculate_DMA

Dataflow summary:
def_info->table_size = 274, use_info->table_size = 274
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={6d,7u} r1={5d,3u} r2={5d,3u} r3={5d,3u} r7={1d,35u} r12={4d} r13={1d,37u} r14={3d} r15={2d} r16={3d} r17={3d} r18={3d} r19={3d} r20={3d} r21={3d} r22={3d} r23={3d} r24={3d} r25={3d} r26={3d} r27={3d} r28={3d} r29={3d} r30={3d} r31={3d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r81={2d} r82={2d} r83={2d} r84={2d} r85={2d} r86={2d} r87={2d} r88={2d} r89={2d} r90={2d} r91={2d} r92={2d} r93={2d} r94={2d} r95={2d} r96={2d} r97={2d} r98={2d} r99={2d} r100={18d,11u} r101={2d} r102={1d,35u} r103={1d,35u,1e} r104={2d} r105={2d} r106={2d} r113={1d,1u} r114={1d,1u} r115={1d,2u} r116={1d,1u} r117={1d,1u} r118={1d,1u} r119={1d,1u} r121={1d,3u} r122={1d,2u} r123={1d,1u} r128={1d,1u} r129={1d,1u} r130={2d,4u} r131={1d,1u} r132={1d,1u} r133={1d,3u} r134={1d,1u} r138={1d,1u} r139={1d,1u} r140={1d,2u} r141={1d,1u} r142={1d,1u} r143={1d,1u} r144={1d,1u} r145={2d,3u} r150={8d,1u} r151={1d,30u} r152={1d,3u} r153={1d,3u} r154={2d,6u} r155={1d,7u} r158={1d,1u} r159={1d,1u} r160={1d,1u} r162={1d,1u} r167={1d,1u} r173={1d,1u} r174={1d,1u} r178={1d,1u} r179={1d,1u} r180={1d,2u} r185={1d,1u} r186={2d,2u} r187={1d,1u} r188={1d,1u} r189={1d,1u} r190={1d,2u} r191={1d,1u} r192={1d,2u} 
;;    total ref usage 551{272d,278u,1e} in 193{191 regular + 2 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d5(0){ }d10(1){ }d15(2){ }d20(3){ }d21(7){ }d26(13){ }d29(14){ }d34(16){ }d37(17){ }d40(18){ }d43(19){ }d46(20){ }d49(21){ }d52(22){ }d55(23){ }d58(24){ }d61(25){ }d64(26){ }d67(27){ }d70(28){ }d73(29){ }d76(30){ }d79(31){ }d204(102){ }d205(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 0 )->[2]->( 3 4 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(102){ }u3(103){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 151 152 153 154 155 187 188 189 190
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 151 152 153 154 155 187 188 189 190
;; live  kill	 100 [cc]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 151 152 153 154 155
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 151 152 153 154 155

( 2 )->[3]->( 35 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u12(7){ }u13(13){ }u14(102){ }u15(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 151
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 151
;; lr  def 	 113 114 150
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 151
;; live  gen 	 113 114 150
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 150
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 150

( 2 )->[4]->( 5 7 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u20(7){ }u21(13){ }u22(102){ }u23(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 151 152 153 154 155
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 155
;; lr  def 	 100 [cc] 115
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 151 152 153 154 155
;; live  gen 	 100 [cc] 115
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 151 152 153 154 155
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 151 152 153 154 155

( 4 )->[5]->( 6 9 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u27(7){ }u28(13){ }u29(102){ }u30(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 151 152 153 154 155
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 153
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 151 152 153 154 155
;; live  gen 	
;; live  kill	 100 [cc]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 151 152 153 154 155
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 151 152 153 154 155

( 5 )->[6]->( 35 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u33(7){ }u34(13){ }u35(102){ }u36(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 151
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 151
;; lr  def 	 116 117 150
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 151
;; live  gen 	 116 117 150
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 150
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 150

( 4 )->[7]->( 10 8 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u41(7){ }u42(13){ }u43(102){ }u44(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 151 152 153 154 155
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 155
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 151 152 153 154 155
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 151 152 153 154 155
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 151 152 153 154 155

( 7 )->[8]->( 30 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(7){ }u-1(13){ }u-1(102){ }u-1(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 151 155
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	
;; live  gen 	
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 151 155
;; live  out 	

( 5 )->[9]->( 10 33 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u47(7){ }u48(13){ }u49(102){ }u50(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 151 152 153 154 155
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 155
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 151 152 153 154 155
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 151 152 153 154 155
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 151 152 153 154 155

( 7 9 )->[10]->( 11 12 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u53(7){ }u54(13){ }u55(102){ }u56(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 151 152 153 154 155
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 152
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 151 152 153 154 155
;; live  gen 	
;; live  kill	 100 [cc]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 151 152 153 154 155
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 151 152 153 154 155

( 10 )->[11]->( 35 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u59(7){ }u60(13){ }u61(102){ }u62(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 151
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 151
;; lr  def 	 118 119 150
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 151
;; live  gen 	 118 119 150
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 150
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 150

( 10 )->[12]->( 13 28 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u67(7){ }u68(13){ }u69(102){ }u70(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 151 152 153 154 155
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 151
;; lr  def 	 100 [cc] 158
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 151 152 153 154 155
;; live  gen 	 100 [cc] 158
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 151 152 153 154 155
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 151 152 153 154 155

( 12 )->[13]->( 14 21 )
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u75(7){ }u76(13){ }u77(102){ }u78(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 151 152 153 154 155
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 151 155
;; lr  def 	 100 [cc] 159 160
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 151 152 153 154 155
;; live  gen 	 100 [cc] 159 160
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 151 152 153 154 155
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 151 152 153 154 155

( 13 32 )->[14]->( 15 16 )
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u87(7){ }u88(13){ }u89(102){ }u90(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 151 152 153 154 155
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 151
;; lr  def 	 100 [cc] 121 122 123 162 186
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 151 152 153 154 155
;; live  gen 	 100 [cc] 121 122 123 162 186
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122 151 152 153 154 155 186
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122 151 152 153 154 155 186

( 14 )->[15]->( 17 )
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u101(7){ }u102(13){ }u103(102){ }u104(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122 151 152 153 154 155 186
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 154
;; lr  def 	 145
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122 151 152 153 154 155 186
;; live  gen 	 145
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122 145 151 152 153 154 155 186
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122 145 151 152 153 154 155 186

( 14 )->[16]->( 17 )
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u107(7){ }u108(13){ }u109(102){ }u110(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122 151 152 153 154 155 186
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 154
;; lr  def 	 145
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122 151 152 153 154 155 186
;; live  gen 	 145
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122 145 151 152 153 154 155 186
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122 145 151 152 153 154 155 186

( 16 15 )->[17]->( 18 19 )
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u112(7){ }u113(13){ }u114(102){ }u115(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122 145 151 152 153 154 155 186
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122 145 153
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 191
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122 145 151 152 153 154 155 186
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 191
;; live  kill	 12 [ip] 14 [lr] 100 [cc]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 151 152 154 155 186
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 151 152 154 155 186

( 17 )->[18]->( 35 )
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u131(7){ }u132(13){ }u133(102){ }u134(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 151
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 151
;; lr  def 	 128 129 150
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 151
;; live  gen 	 128 129 150
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 150
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 150

( 17 )->[19]->( 23 20 )
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u139(7){ }u140(13){ }u141(102){ }u142(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 151 152 154 155 186
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 151 155
;; lr  def 	 100 [cc] 130 131 132
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 151 152 154 155 186
;; live  gen 	 100 [cc] 130 131 132
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 151 152 154 186
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 151 152 154 186

( 21 19 29 )->[20]->( 35 )
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u150(7){ }u151(13){ }u152(102){ }u153(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 150
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 150
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 150
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 150

( 13 )->[21]->( 22 20 )
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u154(7){ }u155(13){ }u156(102){ }u157(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 151 152 154 155
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 155
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 151 152 154 155
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 151 152 154
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 151 152 154

( 21 )->[22]->( 23 )
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u160(7){ }u161(13){ }u162(102){ }u163(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 151 152 154
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 151
;; lr  def 	 130 186
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 151 152 154
;; live  gen 	 130 186
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 151 152 154 186
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 151 152 154 186

( 22 19 )->[23]->( 24 25 )
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u165(7){ }u166(13){ }u167(102){ }u168(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 151 152 154 186
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 151 186
;; lr  def 	 100 [cc] 133 134 167
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 151 152 154 186
;; live  gen 	 100 [cc] 133 134 167
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 133 151 152 154
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 133 151 152 154

( 23 )->[24]->( 25 )
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u178(7){ }u179(13){ }u180(102){ }u181(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 133 151 152 154
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 154
;; lr  def 	 154
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 133 151 152 154
;; live  gen 	 154
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 133 151 152 154
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 133 151 152 154

( 24 23 )->[25]->( 26 27 )
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u184(7){ }u185(13){ }u186(102){ }u187(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 133 151 152 154
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 133 152 154
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 150 192
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 133 151 152 154
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 150 192
;; live  kill	 12 [ip] 14 [lr] 100 [cc]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 150 151
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 150 151

( 25 )->[26]->( 35 )
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u203(7){ }u204(13){ }u205(102){ }u206(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 151
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 151
;; lr  def 	 138 139 150
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 151
;; live  gen 	 138 139 150
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 150
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 150

( 25 )->[27]->( 35 )
;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u211(7){ }u212(13){ }u213(102){ }u214(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 150 151
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 151
;; lr  def 	 140 141 142
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 150 151
;; live  gen 	 140 141 142
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 150
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 150

( 30 12 34 )->[28]->( 35 )
;; bb 28 artificial_defs: { }
;; bb 28 artificial_uses: { u220(7){ }u221(13){ }u222(102){ }u223(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 151
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 151
;; lr  def 	 143 144 150
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 151
;; live  gen 	 143 144 150
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 150
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 150

( 31 )->[29]->( 20 )
;; bb 29 artificial_defs: { }
;; bb 29 artificial_uses: { u228(7){ }u229(13){ }u230(102){ }u231(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 151 155
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 151 155
;; lr  def 	 173 174
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 151 155
;; live  gen 	 173 174
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 8 )->[30]->( 31 28 )
;; bb 30 artificial_defs: { }
;; bb 30 artificial_uses: { u238(7){ }u239(13){ }u240(102){ }u241(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 151 155
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 151
;; lr  def 	 100 [cc] 178
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 151 155
;; live  gen 	 100 [cc] 178
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 151 155
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 151 155

( 30 )->[31]->( 29 )
;; bb 31 artificial_defs: { }
;; bb 31 artificial_uses: { u-1(7){ }u-1(13){ }u-1(102){ }u-1(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 151 155
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	
;; live  gen 	
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 151 155
;; live  out 	

( 33 )->[32]->( 14 )
;; bb 32 artificial_defs: { }
;; bb 32 artificial_uses: { u246(7){ }u247(13){ }u248(102){ }u249(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 151 152 153 154 155
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 151
;; lr  def 	 179 180
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 151 152 153 154 155
;; live  gen 	 179 180
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 151 152 153 154 155
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 151 152 153 154 155

( 9 )->[33]->( 32 34 )
;; bb 33 artificial_defs: { }
;; bb 33 artificial_uses: { u256(7){ }u257(13){ }u258(102){ }u259(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 151 152 153 154 155
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 151
;; lr  def 	 100 [cc] 185
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 151 152 153 154 155
;; live  gen 	 100 [cc] 185
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 151 152 153 154 155
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 151 152 153 154 155

( 33 )->[34]->( 28 )
;; bb 34 artificial_defs: { }
;; bb 34 artificial_uses: { u-1(7){ }u-1(13){ }u-1(102){ }u-1(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 151
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	
;; live  gen 	
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 151
;; live  out 	

( 27 26 3 6 11 18 20 28 )->[35]->( 1 )
;; bb 35 artificial_defs: { }
;; bb 35 artificial_uses: { u264(7){ }u265(13){ }u266(102){ }u267(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 150
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 150
;; lr  def 	 0 [r0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 150
;; live  gen 	 0 [r0]
;; live  kill	
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 35 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u270(0){ }u271(7){ }u272(13){ }u273(102){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 25 to worklist
  Adding insn 322 to worklist
  Adding insn 30 to worklist
  Adding insn 28 to worklist
  Adding insn 41 to worklist
  Adding insn 45 to worklist
  Adding insn 324 to worklist
  Adding insn 50 to worklist
  Adding insn 48 to worklist
  Adding insn 58 to worklist
  Adding insn 328 to worklist
  Adding insn 65 to worklist
  Adding insn 70 to worklist
  Adding insn 330 to worklist
  Adding insn 75 to worklist
  Adding insn 73 to worklist
  Adding insn 87 to worklist
  Adding insn 83 to worklist
  Adding insn 102 to worklist
  Adding insn 97 to worklist
  Adding insn 95 to worklist
  Adding insn 91 to worklist
  Adding insn 116 to worklist
  Adding insn 113 to worklist
  Adding insn 110 to worklist
  Adding insn 107 to worklist
  Adding insn 332 to worklist
  Adding insn 136 to worklist
  Adding insn 132 to worklist
  Adding insn 334 to worklist
  Adding insn 141 to worklist
  Adding insn 139 to worklist
  Adding insn 154 to worklist
  Adding insn 151 to worklist
  Adding insn 149 to worklist
  Adding insn 336 to worklist
  Adding insn 163 to worklist
  Adding insn 179 to worklist
  Adding insn 176 to worklist
  Adding insn 174 to worklist
  Adding insn 171 to worklist
  Adding insn 199 to worklist
  Adding insn 195 to worklist
  Adding insn 338 to worklist
  Adding insn 204 to worklist
  Adding insn 202 to worklist
  Adding insn 340 to worklist
  Adding insn 214 to worklist
  Adding insn 212 to worklist
  Adding insn 342 to worklist
  Adding insn 222 to worklist
  Adding insn 220 to worklist
  Adding insn 344 to worklist
  Adding insn 238 to worklist
  Adding insn 236 to worklist
  Adding insn 232 to worklist
  Adding insn 251 to worklist
  Adding insn 246 to worklist
  Adding insn 347 to worklist
  Adding insn 349 to worklist
  Adding insn 265 to worklist
  Adding insn 262 to worklist
  Adding insn 258 to worklist
  Adding insn 279 to worklist
  Adding insn 274 to worklist
  Adding insn 352 to worklist
  Adding insn 285 to worklist
Finished finding needed instructions:
processing block 35 lr out =  0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
  Adding insn 284 to worklist
processing block 3 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 150
  Adding insn 9 to worklist
  Adding insn 29 to worklist
processing block 6 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 150
  Adding insn 10 to worklist
  Adding insn 49 to worklist
processing block 11 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 150
  Adding insn 11 to worklist
  Adding insn 74 to worklist
processing block 18 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 150
  Adding insn 12 to worklist
  Adding insn 140 to worklist
processing block 26 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 150
  Adding insn 13 to worklist
  Adding insn 203 to worklist
processing block 27 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 150
  Adding insn 213 to worklist
  Adding insn 211 to worklist
processing block 25 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 150 151
  Adding insn 198 to worklist
  Adding insn 320 to worklist
  Adding insn 194 to worklist
  Adding insn 193 to worklist
  Adding insn 192 to worklist
  Adding insn 191 to worklist
processing block 24 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 133 151 152 154
  Adding insn 182 to worklist
processing block 23 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 133 151 152 154
  Adding insn 178 to worklist
  Adding insn 170 to worklist
  Adding insn 169 to worklist
processing block 20 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 150
  Adding insn 15 to worklist
processing block 19 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 151 152 154 186
  Adding insn 153 to worklist
  Adding insn 150 to worklist
  Adding insn 148 to worklist
processing block 17 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 151 152 154 155 186
  Adding insn 319 to worklist
  Adding insn 131 to worklist
  Adding insn 130 to worklist
  Adding insn 129 to worklist
  Adding insn 128 to worklist
processing block 15 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122 145 151 152 153 154 155 186
  Adding insn 119 to worklist
processing block 16 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122 145 151 152 153 154 155 186
  Adding insn 8 to worklist
processing block 14 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122 151 152 153 154 155 186
  Adding insn 115 to worklist
  Adding insn 112 to worklist
  Adding insn 109 to worklist
  Adding insn 106 to worklist
  Adding insn 105 to worklist
processing block 22 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 151 152 154 186
  Adding insn 299 to worklist
  Adding insn 165 to worklist
processing block 21 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 151 152 154
  Adding insn 162 to worklist
processing block 13 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 151 152 153 154 155
  Adding insn 101 to worklist
  Adding insn 93 to worklist
  Adding insn 90 to worklist
processing block 28 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 150
  Adding insn 14 to worklist
  Adding insn 221 to worklist
processing block 12 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 151 152 153 154 155
  Adding insn 86 to worklist
processing block 10 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 151 152 153 154 155
processing block 32 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 151 152 153 154 155
  Adding insn 260 to worklist
  Adding insn 257 to worklist
processing block 34 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 151
processing block 33 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 151 152 153 154 155
  Adding insn 278 to worklist
processing block 9 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 151 152 153 154 155
  Adding insn 64 to worklist
processing block 5 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 151 152 153 154 155
processing block 29 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp]
  Adding insn 234 to worklist
  Adding insn 231 to worklist
processing block 31 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 151 155
processing block 30 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 151 155
  Adding insn 250 to worklist
processing block 8 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 151 155
processing block 7 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 151 152 153 154 155
  Adding insn 57 to worklist
processing block 4 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 151 152 153 154 155
  Adding insn 40 to worklist
  Adding insn 37 to worklist
processing block 2 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 151 152 153 154 155
  Adding insn 24 to worklist
  Adding insn 6 to worklist
  Adding insn 318 to worklist
  Adding insn 4 to worklist
  Adding insn 317 to worklist
  Adding insn 3 to worklist
  Adding insn 316 to worklist
  Adding insn 2 to worklist
  Adding insn 315 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 36 n_edges 51 count 36 (    1)

Pass 0 for finding pseudo/allocno costs


  r192 costs: LO_REGS:316 HI_REGS:632 CALLER_SAVE_REGS:632 EVEN_REG:632 GENERAL_REGS:632 VFP_D0_D7_REGS:6320 VFP_LO_REGS:6320 ALL_REGS:6320 MEM:3318
  r191 costs: LO_REGS:224 HI_REGS:448 CALLER_SAVE_REGS:448 EVEN_REG:448 GENERAL_REGS:448 VFP_D0_D7_REGS:3360 VFP_LO_REGS:3360 ALL_REGS:3360 MEM:2240
  r190 costs: LO_REGS:2000 HI_REGS:4000 CALLER_SAVE_REGS:4000 EVEN_REG:4000 GENERAL_REGS:4000 VFP_D0_D7_REGS:40000 VFP_LO_REGS:40000 ALL_REGS:40000 MEM:21000
  r189 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  r188 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  r187 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  r186 costs: LO_REGS:0 HI_REGS:924 CALLER_SAVE_REGS:924 EVEN_REG:924 GENERAL_REGS:924 VFP_D0_D7_REGS:6738 VFP_LO_REGS:6738 ALL_REGS:6738 MEM:3660
  r185 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:2520 VFP_LO_REGS:2520 ALL_REGS:2520 MEM:1680
  r180 costs: LO_REGS:0 HI_REGS:84 CALLER_SAVE_REGS:84 EVEN_REG:84 GENERAL_REGS:84 MEM:1050
  r179 costs: LO_REGS:0 HI_REGS:84 CALLER_SAVE_REGS:84 EVEN_REG:84 GENERAL_REGS:84 VFP_D0_D7_REGS:1218 VFP_LO_REGS:1218 ALL_REGS:1218 MEM:630
  r178 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:5430 VFP_LO_REGS:5430 ALL_REGS:5430 MEM:3620
  r174 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:1215
  r173 costs: LO_REGS:0 HI_REGS:162 CALLER_SAVE_REGS:162 EVEN_REG:162 GENERAL_REGS:162 VFP_D0_D7_REGS:2349 VFP_LO_REGS:2349 ALL_REGS:2349 MEM:1215
  r167 costs: LO_REGS:0 HI_REGS:632 CALLER_SAVE_REGS:632 EVEN_REG:632 GENERAL_REGS:632 VFP_D0_D7_REGS:4582 VFP_LO_REGS:4582 ALL_REGS:4582 MEM:2370
  r162 costs: LO_REGS:0 HI_REGS:448 CALLER_SAVE_REGS:448 EVEN_REG:448 GENERAL_REGS:448 VFP_D0_D7_REGS:3248 VFP_LO_REGS:3248 ALL_REGS:3248 MEM:1680
  r160 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:2250
  r159 costs: LO_REGS:0 HI_REGS:300 CALLER_SAVE_REGS:300 EVEN_REG:300 GENERAL_REGS:300 VFP_D0_D7_REGS:4350 VFP_LO_REGS:4350 ALL_REGS:4350 MEM:2250
  r158 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:8460 VFP_LO_REGS:8460 ALL_REGS:8460 MEM:5640
  r155 costs: LO_REGS:0 HI_REGS:2462 CALLER_SAVE_REGS:2462 EVEN_REG:2462 GENERAL_REGS:2462 VFP_D0_D7_REGS:39870 VFP_LO_REGS:39870 ALL_REGS:39870 MEM:6580
  r154 costs: LO_REGS:316 HI_REGS:316 CALLER_SAVE_REGS:316 EVEN_REG:316 GENERAL_REGS:316 VFP_D0_D7_REGS:16140 VFP_LO_REGS:16140 ALL_REGS:16140 MEM:4776
  r153 costs: LO_REGS:224 HI_REGS:764 CALLER_SAVE_REGS:764 EVEN_REG:764 GENERAL_REGS:764 VFP_D0_D7_REGS:15730 VFP_LO_REGS:15730 ALL_REGS:15730 MEM:4820
  r152 costs: LO_REGS:316 HI_REGS:1004 CALLER_SAVE_REGS:1004 EVEN_REG:1004 GENERAL_REGS:1004 VFP_D0_D7_REGS:17530 VFP_LO_REGS:17530 ALL_REGS:17530 MEM:6020
  r151 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:65020 VFP_LO_REGS:65020 ALL_REGS:65020 MEM:37680
  r150 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:29502 VFP_LO_REGS:29502 ALL_REGS:29502 MEM:14773
  r145 costs: LO_REGS:224 HI_REGS:224 CALLER_SAVE_REGS:224 EVEN_REG:224 GENERAL_REGS:224 VFP_D0_D7_REGS:3080 VFP_LO_REGS:3080 ALL_REGS:3080 MEM:1736
  r144 costs: LO_REGS:0 HI_REGS:548 CALLER_SAVE_REGS:548 EVEN_REG:548 GENERAL_REGS:548 VFP_D0_D7_REGS:8220 VFP_LO_REGS:8220 ALL_REGS:8220 MEM:5480
  r143 costs: LO_REGS:0 HI_REGS:548 CALLER_SAVE_REGS:548 EVEN_REG:548 GENERAL_REGS:548 VFP_D0_D7_REGS:8220 VFP_LO_REGS:8220 ALL_REGS:8220 MEM:5480
  r142 costs: LO_REGS:0 HI_REGS:158 CALLER_SAVE_REGS:158 EVEN_REG:158 GENERAL_REGS:158 VFP_D0_D7_REGS:2370 VFP_LO_REGS:2370 ALL_REGS:2370 MEM:1580
  r141 costs: LO_REGS:0 HI_REGS:158 CALLER_SAVE_REGS:158 EVEN_REG:158 GENERAL_REGS:158 VFP_D0_D7_REGS:2370 VFP_LO_REGS:2370 ALL_REGS:2370 MEM:1580
  r140 costs: LO_REGS:0 HI_REGS:158 CALLER_SAVE_REGS:158 EVEN_REG:158 GENERAL_REGS:158 VFP_D0_D7_REGS:3555 VFP_LO_REGS:3555 ALL_REGS:3555 MEM:2370
  r139 costs: LO_REGS:0 HI_REGS:158 CALLER_SAVE_REGS:158 EVEN_REG:158 GENERAL_REGS:158 VFP_D0_D7_REGS:2370 VFP_LO_REGS:2370 ALL_REGS:2370 MEM:1580
  r138 costs: LO_REGS:0 HI_REGS:158 CALLER_SAVE_REGS:158 EVEN_REG:158 GENERAL_REGS:158 VFP_D0_D7_REGS:2370 VFP_LO_REGS:2370 ALL_REGS:2370 MEM:1580
  r134 costs: LO_REGS:0 HI_REGS:316 CALLER_SAVE_REGS:316 EVEN_REG:316 GENERAL_REGS:316 VFP_D0_D7_REGS:4740 VFP_LO_REGS:4740 ALL_REGS:4740 MEM:3160
  r133 costs: LO_REGS:316 HI_REGS:632 CALLER_SAVE_REGS:632 EVEN_REG:632 GENERAL_REGS:632 VFP_D0_D7_REGS:9480 VFP_LO_REGS:9480 ALL_REGS:9480 MEM:6320
  r132 costs: LO_REGS:0 HI_REGS:154 CALLER_SAVE_REGS:154 EVEN_REG:154 GENERAL_REGS:154 VFP_D0_D7_REGS:2310 VFP_LO_REGS:2310 ALL_REGS:2310 MEM:1540
  r131 costs: LO_REGS:0 HI_REGS:154 CALLER_SAVE_REGS:154 EVEN_REG:154 GENERAL_REGS:154 VFP_D0_D7_REGS:2310 VFP_LO_REGS:2310 ALL_REGS:2310 MEM:1540
  r130 costs: LO_REGS:0 HI_REGS:314 CALLER_SAVE_REGS:314 EVEN_REG:314 GENERAL_REGS:314 VFP_D0_D7_REGS:9405 VFP_LO_REGS:9405 ALL_REGS:9405 MEM:6270
  r129 costs: LO_REGS:0 HI_REGS:76 CALLER_SAVE_REGS:76 EVEN_REG:76 GENERAL_REGS:76 VFP_D0_D7_REGS:1140 VFP_LO_REGS:1140 ALL_REGS:1140 MEM:760
  r128 costs: LO_REGS:0 HI_REGS:76 CALLER_SAVE_REGS:76 EVEN_REG:76 GENERAL_REGS:76 VFP_D0_D7_REGS:1140 VFP_LO_REGS:1140 ALL_REGS:1140 MEM:760
  r123 costs: LO_REGS:0 HI_REGS:224 CALLER_SAVE_REGS:224 EVEN_REG:224 GENERAL_REGS:224 VFP_D0_D7_REGS:3360 VFP_LO_REGS:3360 ALL_REGS:3360 MEM:2240
  r122 costs: LO_REGS:0 HI_REGS:224 CALLER_SAVE_REGS:224 EVEN_REG:224 GENERAL_REGS:224 VFP_D0_D7_REGS:5040 VFP_LO_REGS:5040 ALL_REGS:5040 MEM:3360
  r121 costs: LO_REGS:224 HI_REGS:448 CALLER_SAVE_REGS:448 EVEN_REG:448 GENERAL_REGS:448 VFP_D0_D7_REGS:6720 VFP_LO_REGS:6720 ALL_REGS:6720 MEM:4480
  r119 costs: LO_REGS:0 HI_REGS:124 CALLER_SAVE_REGS:124 EVEN_REG:124 GENERAL_REGS:124 VFP_D0_D7_REGS:1860 VFP_LO_REGS:1860 ALL_REGS:1860 MEM:1240
  r118 costs: LO_REGS:0 HI_REGS:124 CALLER_SAVE_REGS:124 EVEN_REG:124 GENERAL_REGS:124 VFP_D0_D7_REGS:1860 VFP_LO_REGS:1860 ALL_REGS:1860 MEM:1240
  r117 costs: LO_REGS:0 HI_REGS:98 CALLER_SAVE_REGS:98 EVEN_REG:98 GENERAL_REGS:98 VFP_D0_D7_REGS:1470 VFP_LO_REGS:1470 ALL_REGS:1470 MEM:980
  r116 costs: LO_REGS:0 HI_REGS:98 CALLER_SAVE_REGS:98 EVEN_REG:98 GENERAL_REGS:98 VFP_D0_D7_REGS:1470 VFP_LO_REGS:1470 ALL_REGS:1470 MEM:980
  r115 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:22050 VFP_LO_REGS:22050 ALL_REGS:22050 MEM:14700
  r114 costs: LO_REGS:0 HI_REGS:680 CALLER_SAVE_REGS:680 EVEN_REG:680 GENERAL_REGS:680 VFP_D0_D7_REGS:10200 VFP_LO_REGS:10200 ALL_REGS:10200 MEM:6800
  r113 costs: LO_REGS:0 HI_REGS:680 CALLER_SAVE_REGS:680 EVEN_REG:680 GENERAL_REGS:680 VFP_D0_D7_REGS:10200 VFP_LO_REGS:10200 ALL_REGS:10200 MEM:6800


Pass 1 for finding pseudo/allocno costs

    r192: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r191: preferred LO_REGS, alternative ALL_REGS, allocno ALL_REGS
    r190: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r189: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r188: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r187: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r186: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r185: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r184: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r183: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r182: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r181: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r180: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r179: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r178: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r177: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r176: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r175: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r174: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r173: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r172: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r171: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r170: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r169: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r168: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r167: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r166: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r165: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r164: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r163: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r162: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r161: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r160: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r159: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r158: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r157: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r156: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r155: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r154: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r153: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r152: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r151: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r150: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r149: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r148: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r147: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r146: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r145: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r144: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r143: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r142: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r141: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r140: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r139: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r138: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r137: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r136: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r135: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r134: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r133: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r132: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r131: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r130: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r129: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r128: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r127: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r126: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r125: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r124: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r123: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r122: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r121: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r120: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r119: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r118: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r117: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r116: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r115: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r192 costs: LO_REGS:316 HI_REGS:948 CALLER_SAVE_REGS:948 EVEN_REG:948 GENERAL_REGS:632 VFP_D0_D7_REGS:9480 VFP_LO_REGS:9480 ALL_REGS:7110 MEM:6320
  r191 costs: LO_REGS:224 HI_REGS:672 CALLER_SAVE_REGS:672 EVEN_REG:672 GENERAL_REGS:448 VFP_D0_D7_REGS:5040 VFP_LO_REGS:5040 ALL_REGS:3360 MEM:3360
  r190 costs: LO_REGS:2000 HI_REGS:6000 CALLER_SAVE_REGS:6000 EVEN_REG:6000 GENERAL_REGS:4000 VFP_D0_D7_REGS:60000 VFP_LO_REGS:60000 ALL_REGS:45000 MEM:40000
  r189 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r188 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r187 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r186 costs: LO_REGS:0 HI_REGS:924 CALLER_SAVE_REGS:924 EVEN_REG:924 GENERAL_REGS:924 VFP_D0_D7_REGS:6930 VFP_LO_REGS:6930 ALL_REGS:6930 MEM:4620
  r185 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:2520 VFP_LO_REGS:2520 ALL_REGS:2520 MEM:1680
  r180 costs: LO_REGS:0 HI_REGS:84 CALLER_SAVE_REGS:84 EVEN_REG:84 GENERAL_REGS:84 MEM:1260
  r179 costs: LO_REGS:0 HI_REGS:84 CALLER_SAVE_REGS:84 EVEN_REG:84 GENERAL_REGS:84 VFP_D0_D7_REGS:1260 VFP_LO_REGS:1260 ALL_REGS:1260 MEM:840
  r178 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:5430 VFP_LO_REGS:5430 ALL_REGS:5430 MEM:3620
  r174 costs: GENERAL_REGS:0 MEM:1620
  r173 costs: LO_REGS:0 HI_REGS:162 CALLER_SAVE_REGS:162 EVEN_REG:162 GENERAL_REGS:162 VFP_D0_D7_REGS:2430 VFP_LO_REGS:2430 ALL_REGS:2430 MEM:1620
  r167 costs: LO_REGS:0 HI_REGS:632 CALLER_SAVE_REGS:632 EVEN_REG:632 GENERAL_REGS:632 VFP_D0_D7_REGS:4740 VFP_LO_REGS:4740 ALL_REGS:4740 MEM:3160
  r162 costs: LO_REGS:0 HI_REGS:448 CALLER_SAVE_REGS:448 EVEN_REG:448 GENERAL_REGS:448 VFP_D0_D7_REGS:3360 VFP_LO_REGS:3360 ALL_REGS:3360 MEM:2240
  r160 costs: GENERAL_REGS:0 MEM:3000
  r159 costs: LO_REGS:0 HI_REGS:300 CALLER_SAVE_REGS:300 EVEN_REG:300 GENERAL_REGS:300 VFP_D0_D7_REGS:4500 VFP_LO_REGS:4500 ALL_REGS:4500 MEM:3000
  r158 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:8460 VFP_LO_REGS:8460 ALL_REGS:8460 MEM:5640
  r155 costs: LO_REGS:0 HI_REGS:2462 CALLER_SAVE_REGS:2462 EVEN_REG:2462 GENERAL_REGS:2462 VFP_D0_D7_REGS:39870 VFP_LO_REGS:39870 ALL_REGS:39870 MEM:6580
  r154 costs: GENERAL_REGS:316 VFP_D0_D7_REGS:23790 VFP_LO_REGS:23790 ALL_REGS:21420 MEM:15860
  r153 costs: LO_REGS:224 HI_REGS:988 CALLER_SAVE_REGS:988 EVEN_REG:988 GENERAL_REGS:764 VFP_D0_D7_REGS:22410 VFP_LO_REGS:22410 ALL_REGS:20730 MEM:14940
  r152 costs: LO_REGS:316 HI_REGS:1320 CALLER_SAVE_REGS:1320 EVEN_REG:1320 GENERAL_REGS:1004 VFP_D0_D7_REGS:24900 VFP_LO_REGS:24900 ALL_REGS:22530 MEM:16600
  r151 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:70020 VFP_LO_REGS:70020 ALL_REGS:70020 MEM:46680
  r150 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:46215 VFP_LO_REGS:46215 ALL_REGS:31215 MEM:30810
  r145 costs: GENERAL_REGS:224 VFP_D0_D7_REGS:5040 VFP_LO_REGS:5040 ALL_REGS:3360 MEM:3360
  r144 costs: LO_REGS:0 HI_REGS:548 CALLER_SAVE_REGS:548 EVEN_REG:548 GENERAL_REGS:548 VFP_D0_D7_REGS:8220 VFP_LO_REGS:8220 ALL_REGS:8220 MEM:5480
  r143 costs: LO_REGS:0 HI_REGS:548 CALLER_SAVE_REGS:548 EVEN_REG:548 GENERAL_REGS:548 VFP_D0_D7_REGS:8220 VFP_LO_REGS:8220 ALL_REGS:8220 MEM:5480
  r142 costs: LO_REGS:0 HI_REGS:158 CALLER_SAVE_REGS:158 EVEN_REG:158 GENERAL_REGS:158 VFP_D0_D7_REGS:2370 VFP_LO_REGS:2370 ALL_REGS:2370 MEM:1580
  r141 costs: LO_REGS:0 HI_REGS:158 CALLER_SAVE_REGS:158 EVEN_REG:158 GENERAL_REGS:158 VFP_D0_D7_REGS:2370 VFP_LO_REGS:2370 ALL_REGS:2370 MEM:1580
  r140 costs: LO_REGS:0 HI_REGS:158 CALLER_SAVE_REGS:158 EVEN_REG:158 GENERAL_REGS:158 VFP_D0_D7_REGS:3555 VFP_LO_REGS:3555 ALL_REGS:3555 MEM:2370
  r139 costs: LO_REGS:0 HI_REGS:158 CALLER_SAVE_REGS:158 EVEN_REG:158 GENERAL_REGS:158 VFP_D0_D7_REGS:2370 VFP_LO_REGS:2370 ALL_REGS:2370 MEM:1580
  r138 costs: LO_REGS:0 HI_REGS:158 CALLER_SAVE_REGS:158 EVEN_REG:158 GENERAL_REGS:158 VFP_D0_D7_REGS:2370 VFP_LO_REGS:2370 ALL_REGS:2370 MEM:1580
  r134 costs: LO_REGS:0 HI_REGS:316 CALLER_SAVE_REGS:316 EVEN_REG:316 GENERAL_REGS:316 VFP_D0_D7_REGS:4740 VFP_LO_REGS:4740 ALL_REGS:4740 MEM:3160
  r133 costs: LO_REGS:316 HI_REGS:948 CALLER_SAVE_REGS:948 EVEN_REG:948 GENERAL_REGS:632 VFP_D0_D7_REGS:11850 VFP_LO_REGS:11850 ALL_REGS:9480 MEM:7900
  r132 costs: LO_REGS:0 HI_REGS:154 CALLER_SAVE_REGS:154 EVEN_REG:154 GENERAL_REGS:154 VFP_D0_D7_REGS:2310 VFP_LO_REGS:2310 ALL_REGS:2310 MEM:1540
  r131 costs: LO_REGS:0 HI_REGS:154 CALLER_SAVE_REGS:154 EVEN_REG:154 GENERAL_REGS:154 VFP_D0_D7_REGS:2310 VFP_LO_REGS:2310 ALL_REGS:2310 MEM:1540
  r130 costs: LO_REGS:0 HI_REGS:314 CALLER_SAVE_REGS:314 EVEN_REG:314 GENERAL_REGS:314 VFP_D0_D7_REGS:9405 VFP_LO_REGS:9405 ALL_REGS:9405 MEM:6270
  r129 costs: LO_REGS:0 HI_REGS:76 CALLER_SAVE_REGS:76 EVEN_REG:76 GENERAL_REGS:76 VFP_D0_D7_REGS:1140 VFP_LO_REGS:1140 ALL_REGS:1140 MEM:760
  r128 costs: LO_REGS:0 HI_REGS:76 CALLER_SAVE_REGS:76 EVEN_REG:76 GENERAL_REGS:76 VFP_D0_D7_REGS:1140 VFP_LO_REGS:1140 ALL_REGS:1140 MEM:760
  r123 costs: LO_REGS:0 HI_REGS:224 CALLER_SAVE_REGS:224 EVEN_REG:224 GENERAL_REGS:224 VFP_D0_D7_REGS:3360 VFP_LO_REGS:3360 ALL_REGS:3360 MEM:2240
  r122 costs: LO_REGS:0 HI_REGS:224 CALLER_SAVE_REGS:224 EVEN_REG:224 GENERAL_REGS:224 VFP_D0_D7_REGS:5040 VFP_LO_REGS:5040 ALL_REGS:5040 MEM:3360
  r121 costs: LO_REGS:224 HI_REGS:672 CALLER_SAVE_REGS:672 EVEN_REG:672 GENERAL_REGS:448 VFP_D0_D7_REGS:8400 VFP_LO_REGS:8400 ALL_REGS:6720 MEM:5600
  r119 costs: LO_REGS:0 HI_REGS:124 CALLER_SAVE_REGS:124 EVEN_REG:124 GENERAL_REGS:124 VFP_D0_D7_REGS:1860 VFP_LO_REGS:1860 ALL_REGS:1860 MEM:1240
  r118 costs: LO_REGS:0 HI_REGS:124 CALLER_SAVE_REGS:124 EVEN_REG:124 GENERAL_REGS:124 VFP_D0_D7_REGS:1860 VFP_LO_REGS:1860 ALL_REGS:1860 MEM:1240
  r117 costs: LO_REGS:0 HI_REGS:98 CALLER_SAVE_REGS:98 EVEN_REG:98 GENERAL_REGS:98 VFP_D0_D7_REGS:1470 VFP_LO_REGS:1470 ALL_REGS:1470 MEM:980
  r116 costs: LO_REGS:0 HI_REGS:98 CALLER_SAVE_REGS:98 EVEN_REG:98 GENERAL_REGS:98 VFP_D0_D7_REGS:1470 VFP_LO_REGS:1470 ALL_REGS:1470 MEM:980
  r115 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:22050 VFP_LO_REGS:22050 ALL_REGS:22050 MEM:14700
  r114 costs: LO_REGS:0 HI_REGS:680 CALLER_SAVE_REGS:680 EVEN_REG:680 GENERAL_REGS:680 VFP_D0_D7_REGS:10200 VFP_LO_REGS:10200 ALL_REGS:10200 MEM:6800
  r113 costs: LO_REGS:0 HI_REGS:680 CALLER_SAVE_REGS:680 EVEN_REG:680 GENERAL_REGS:680 VFP_D0_D7_REGS:10200 VFP_LO_REGS:10200 ALL_REGS:10200 MEM:6800

;;   ======================================================
;;   -- basic block 2 from 315 to 25 -- before reload
;;   ======================================================

;;	  0--> b  0: i  18 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  19 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  20 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  21 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  22 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  23 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 315 r187=r0                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  1--> b  0: i 316 r188=r1                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 317 r189=r2                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 318 r190=r3                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i   6 r155=[afp]                              :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i   2 r151=r187                               :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  6--> b  0: i   3 r152=r188                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i   4 r153=r189                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  24 r154=r190                               :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  25 {pc={(r190!=0)?L34:pc};clobber cc;}     :cortex_m4_ex*3:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 9
;;   new head = 18
;;   new tail = 25

;;   ======================================================
;;   -- basic block 3 from 27 to 322 -- before reload
;;   ======================================================

;;	  0--> b  0: i  27 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  28 r113=[r151+0x24]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i   9 r150=0x1                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  29 r114=r113|0x1                           :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  3--> b  0: i  30 [r151+0x24]=r114                        :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  31 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 322 pc=L321                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 4
;;   new head = 27
;;   new tail = 322

;;   ======================================================
;;   -- basic block 4 from 36 to 41 -- before reload
;;   ======================================================

;;	  0--> b  0: i  36 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  37 r115=r155-0x2                           :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  40 cc=cmp(r115,0x1)                        :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  41 pc={(gtu(cc,0))?L54:pc}                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 2
;;   new head = 36
;;   new tail = 41

;;   ======================================================
;;   -- basic block 5 from 43 to 45 -- before reload
;;   ======================================================

;;	  0--> b  0: i  43 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  45 {pc={(r153!=0)?L62:pc};clobber cc;}     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 43
;;   new tail = 45

;;   ======================================================
;;   -- basic block 6 from 47 to 324 -- before reload
;;   ======================================================

;;	  0--> b  0: i  47 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  48 r116=[r151+0x24]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  10 r150=0x1                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  49 r117=r116|0x1                           :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  3--> b  0: i  50 [r151+0x24]=r117                        :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  51 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 324 pc=L321                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 4
;;   new head = 47
;;   new tail = 324

;;   ======================================================
;;   -- basic block 7 from 56 to 58 -- before reload
;;   ======================================================

;;	  0--> b  0: i  56 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  57 cc=cmp(r155,0x1)                        :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  58 pc={(cc==0)?L66:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 56
;;   new tail = 58

;;   ======================================================
;;   -- basic block 8 from 328 to 328 -- before reload
;;   ======================================================

;;	  0--> b  0: i 328 pc=L327                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 328
;;   new tail = 328

;;   ======================================================
;;   -- basic block 9 from 64 to 65 -- before reload
;;   ======================================================

;;	  0--> b  0: i  64 cc=cmp(r155,0x3)                        :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  65 pc={(cc!=0)?L270:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 64
;;   new tail = 65

;;   ======================================================
;;   -- basic block 10 from 68 to 70 -- before reload
;;   ======================================================

;;	  0--> b  0: i  68 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  70 {pc={(r152!=0)?L79:pc};clobber cc;}     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 68
;;   new tail = 70

;;   ======================================================
;;   -- basic block 11 from 72 to 330 -- before reload
;;   ======================================================

;;	  0--> b  0: i  72 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  73 r118=[r151+0x24]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  11 r150=0x1                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  74 r119=r118|0x1                           :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  3--> b  0: i  75 [r151+0x24]=r119                        :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  76 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 330 pc=L321                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 4
;;   new head = 72
;;   new tail = 330

;;   ======================================================
;;   -- basic block 12 from 81 to 87 -- before reload
;;   ======================================================

;;	  0--> b  0: i  81 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  83 r158=zxn([r151+0x21])                   :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  86 cc=cmp(r158,0x1)                        :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  87 pc={(cc!=0)?L217:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 81
;;   new tail = 87

;;   ======================================================
;;   -- basic block 13 from 89 to 102 -- before reload
;;   ======================================================

;;	  0--> b  0: i  89 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  97 [r151+0x14]=r155                        :cortex_m4_a:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  90 r159=0                                  :cortex_m4_ex:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  2--> b  0: i  91 [r151+0x24]=r159                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  92 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  93 r160=0x2                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  95 [r151+0x21]=r160#0                      :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  96 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  98 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 101 cc=cmp(r115,0x1)                        :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 102 pc={(gtu(cc,0))?L158:pc}                :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 6
;;   new head = 89
;;   new tail = 102

;;   ======================================================
;;   -- basic block 14 from 104 to 116 -- before reload
;;   ======================================================

;;	  0--> b  0: i 104 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 112 r122=[r151]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 105 r121=[r151+0x1c]                        :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  2--> b  0: i 113 r123=[r122]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 106 r162=`CORDIC_DMAOutCplt'                :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  4--> b  0: i 107 [r121+0x2c]=r162                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 108 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 109 r186=`CORDIC_DMAError'                  :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 110 [r121+0x34]=r186                        :cortex_m4_a:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 111 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 115 cc=cmp(zxt(r123,0x1,0x13),0)            :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  8--> b  0: i 116 pc={(cc==0)?L290:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 8
;;   new head = 104
;;   new tail = 116

;;   ======================================================
;;   -- basic block 15 from 118 to 332 -- before reload
;;   ======================================================

;;	  0--> b  0: i 118 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 119 r145=r154<<0x1                          :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 120 loc r145                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 332 pc=L121                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 118
;;   new tail = 332

;;   ======================================================
;;   -- basic block 16 from 8 to 8 -- before reload
;;   ======================================================

;;	  0--> b  0: i   8 r145=r154                               :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 8
;;   new tail = 8

;;   ======================================================
;;   -- basic block 17 from 123 to 136 -- before reload
;;   ======================================================

;;	  0--> b  0: i 123 loc r145                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 124 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 125 loc r153                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 126 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 128 r3=r145                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 129 r2=r153                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 130 r1=r122+0x8                             :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 131 r0=r121                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 132 {r0=call [`HAL_DMA_Start_IT'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+1(-3)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 319 r191=r0                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 136 {pc={(r191==0)?L145:pc};clobber cc;}    :cortex_m4_ex*3:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 6
;;   new head = 123
;;   new tail = 136

;;   ======================================================
;;   -- basic block 18 from 138 to 334 -- before reload
;;   ======================================================

;;	  0--> b  0: i 138 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 139 r128=[r151+0x24]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  12 r150=0x1                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 140 r129=r128|0x8                           :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  3--> b  0: i 141 [r151+0x24]=r129                        :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 142 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 334 pc=L321                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 4
;;   new head = 138
;;   new tail = 334

;;   ======================================================
;;   -- basic block 19 from 147 to 154 -- before reload
;;   ======================================================

;;	  0--> b  0: i 147 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 148 r130=[r151]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 149 r131=[r130]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 150 r132=r131|0x20000                       :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 151 [r130]=r132                             :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 152 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 153 cc=cmp(r155,0x3)                        :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 154 pc={(cc==0)?L166:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 7
;;   new head = 147
;;   new tail = 154

;;   ======================================================
;;   -- basic block 20 from 15 to 336 -- before reload
;;   ======================================================

;;	  0--> b  0: i  15 r150=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 336 pc=L321                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 15
;;   new tail = 336

;;   ======================================================
;;   -- basic block 21 from 160 to 163 -- before reload
;;   ======================================================

;;	  0--> b  0: i 160 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 162 cc=cmp(r155,0x1)                        :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 163 pc={(cc!=0)?L161:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 160
;;   new tail = 163

;;   ======================================================
;;   -- basic block 22 from 165 to 299 -- before reload
;;   ======================================================

;;	  0--> b  0: i 165 r130=[r151]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 299 r186=`CORDIC_DMAError'                  :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 165
;;   new tail = 299

;;   ======================================================
;;   -- basic block 23 from 168 to 179 -- before reload
;;   ======================================================

;;	  0--> b  0: i 168 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 169 r133=[r151+0x18]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 174 [r133+0x34]=r186                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 176 r134=[r130]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 170 r167=`CORDIC_DMAInCplt'                 :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  5--> b  0: i 171 [r133+0x2c]=r167                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 172 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 175 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 178 cc=cmp(zxt(r134,0x1,0x14),0)            :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 179 pc={(cc==0)?L184:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 7
;;   new head = 168
;;   new tail = 179

;;   ======================================================
;;   -- basic block 24 from 181 to 183 -- before reload
;;   ======================================================

;;	  0--> b  0: i 181 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 182 r154=r154<<0x1                          :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 183 loc r154                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 181
;;   new tail = 183

;;   ======================================================
;;   -- basic block 25 from 186 to 199 -- before reload
;;   ======================================================

;;	  0--> b  0: i 186 loc r154                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 187 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 188 loc r152                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 189 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 191 r3=r154                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 192 r2=r130+0x4                             :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 193 r1=r152                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 194 r0=r133                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 195 {r0=call [`HAL_DMA_Start_IT'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+1(-3)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 320 r192=r0                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 198 r150=r192                               :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 199 {pc={(r192==0)?L208:pc};clobber cc;}    :cortex_m4_ex*3:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 7
;;   new head = 186
;;   new tail = 199

;;   ======================================================
;;   -- basic block 26 from 201 to 338 -- before reload
;;   ======================================================

;;	  0--> b  0: i 201 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 202 r138=[r151+0x24]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  13 r150=0x1                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 203 r139=r138|0x8                           :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  3--> b  0: i 204 [r151+0x24]=r139                        :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 205 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 338 pc=L321                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 4
;;   new head = 201
;;   new tail = 338

;;   ======================================================
;;   -- basic block 27 from 210 to 340 -- before reload
;;   ======================================================

;;	  0--> b  0: i 210 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 211 r140=[r151]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 212 r141=[r140]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 213 r142=r141|0x40000                       :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 214 [r140]=r142                             :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 340 pc=L321                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 6
;;   new head = 210
;;   new tail = 340

;;   ======================================================
;;   -- basic block 28 from 219 to 342 -- before reload
;;   ======================================================

;;	  0--> b  0: i 219 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 220 r143=[r151+0x24]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  14 r150=0x1                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 221 r144=r143|0x2                           :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  3--> b  0: i 222 [r151+0x24]=r144                        :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 223 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 342 pc=L321                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 4
;;   new head = 219
;;   new tail = 342

;;   ======================================================
;;   -- basic block 29 from 230 to 344 -- before reload
;;   ======================================================

;;	  0--> b  0: i 230 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 231 r173=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 234 r174=0x2                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 232 [r151+0x24]=r173                        :cortex_m4_a:@GENERAL_REGS+0(-1)@VFP_LO_REGS+0(0)
;;	  2--> b  0: i 233 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 238 [r151+0x14]=r155                        :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 236 [r151+0x21]=r174#0                      :cortex_m4_a:@GENERAL_REGS+0(-1)@VFP_LO_REGS+0(0)
;;	  4--> b  0: i 237 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 239 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 344 pc=L161                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 5
;;   new head = 230
;;   new tail = 344

;;   ======================================================
;;   -- basic block 30 from 244 to 251 -- before reload
;;   ======================================================

;;	  0--> b  0: i 244 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 246 r178=zxn([r151+0x21])                   :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 250 cc=cmp(r178,0x1)                        :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 251 pc={(cc!=0)?L217:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 244
;;   new tail = 251

;;   ======================================================
;;   -- basic block 31 from 347 to 347 -- before reload
;;   ======================================================

;;	  0--> b  0: i 347 pc=L249                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 347
;;   new tail = 347

;;   ======================================================
;;   -- basic block 32 from 256 to 349 -- before reload
;;   ======================================================

;;	  0--> b  0: i 256 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 260 r180=0x2                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 265 [r151+0x14]=r180                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 257 r179=0                                  :cortex_m4_ex:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  3--> b  0: i 258 [r151+0x24]=r179                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 259 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 262 [r151+0x21]=r180#0                      :cortex_m4_a:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 263 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 266 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 349 pc=L267                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 5
;;   new head = 256
;;   new tail = 349

;;   ======================================================
;;   -- basic block 33 from 272 to 279 -- before reload
;;   ======================================================

;;	  0--> b  0: i 272 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 274 r185=zxn([r151+0x21])                   :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 278 cc=cmp(r185,0x1)                        :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 279 pc={(cc==0)?L277:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 272
;;   new tail = 279

;;   ======================================================
;;   -- basic block 34 from 352 to 352 -- before reload
;;   ======================================================

;;	  0--> b  0: i 352 pc=L217                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 352
;;   new tail = 352

;;   ======================================================
;;   -- basic block 35 from 284 to 285 -- before reload
;;   ======================================================

;;	  0--> b  0: i 284 r0=r150                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 285 use r0                                  :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 284
;;   new tail = 285


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


HAL_CORDIC_Calculate_DMA

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={6d,7u} r1={5d,3u} r2={5d,3u} r3={5d,3u} r7={1d,35u} r12={4d} r13={1d,37u} r14={3d} r15={2d} r16={3d} r17={3d} r18={3d} r19={3d} r20={3d} r21={3d} r22={3d} r23={3d} r24={3d} r25={3d} r26={3d} r27={3d} r28={3d} r29={3d} r30={3d} r31={3d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r81={2d} r82={2d} r83={2d} r84={2d} r85={2d} r86={2d} r87={2d} r88={2d} r89={2d} r90={2d} r91={2d} r92={2d} r93={2d} r94={2d} r95={2d} r96={2d} r97={2d} r98={2d} r99={2d} r100={18d,11u} r101={2d} r102={1d,35u} r103={1d,35u,1e} r104={2d} r105={2d} r106={2d} r113={1d,1u} r114={1d,1u} r115={1d,2u} r116={1d,1u} r117={1d,1u} r118={1d,1u} r119={1d,1u} r121={1d,3u} r122={1d,2u} r123={1d,1u} r128={1d,1u} r129={1d,1u} r130={2d,4u} r131={1d,1u} r132={1d,1u} r133={1d,3u} r134={1d,1u} r138={1d,1u} r139={1d,1u} r140={1d,2u} r141={1d,1u} r142={1d,1u} r143={1d,1u} r144={1d,1u} r145={2d,3u} r150={8d,1u} r151={1d,30u} r152={1d,3u} r153={1d,3u} r154={2d,6u} r155={1d,7u} r158={1d,1u} r159={1d,1u} r160={1d,1u} r162={1d,1u} r167={1d,1u} r173={1d,1u} r174={1d,1u} r178={1d,1u} r179={1d,1u} r180={1d,2u} r185={1d,1u} r186={2d,2u} r187={1d,1u} r188={1d,1u} r189={1d,1u} r190={1d,2u} r191={1d,1u} r192={1d,2u} 
;;    total ref usage 551{272d,278u,1e} in 193{191 regular + 2 call} insns.
(note 1 0 16 NOTE_INSN_DELETED)
(note 16 1 5 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 5 16 7 2 NOTE_INSN_DELETED)
(note 7 5 18 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 18 7 19 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":887:3 -1
     (nil))
(debug_insn 19 18 20 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":888:3 -1
     (nil))
(debug_insn 20 19 21 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":889:3 -1
     (nil))
(debug_insn 21 20 22 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":890:3 -1
     (nil))
(debug_insn 22 21 23 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":893:3 -1
     (nil))
(debug_insn 23 22 315 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":896:3 -1
     (nil))
(insn 315 23 316 2 (set (reg:SI 187)
        (reg:SI 0 r0 [ hcordic ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":886:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ hcordic ])
        (nil)))
(insn 316 315 317 2 (set (reg:SI 188)
        (reg:SI 1 r1 [ pInBuff ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":886:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ pInBuff ])
        (nil)))
(insn 317 316 318 2 (set (reg:SI 189)
        (reg:SI 2 r2 [ pOutBuff ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":886:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 2 r2 [ pOutBuff ])
        (nil)))
(insn 318 317 6 2 (set (reg:SI 190)
        (reg:SI 3 r3 [ NbCalc ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":886:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 3 r3 [ NbCalc ])
        (nil)))
(insn 6 318 2 2 (set (reg/v:SI 155 [ DMADirection ])
        (mem/c:SI (reg/f:SI 103 afp) [1 DMADirection+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":886:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (mem/c:SI (reg/f:SI 103 afp) [1 DMADirection+0 S4 A64])
        (nil)))
(insn 2 6 3 2 (set (reg/v/f:SI 151 [ hcordic ])
        (reg:SI 187)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":886:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 187)
        (nil)))
(insn 3 2 4 2 (set (reg/v/f:SI 152 [ pInBuff ])
        (reg:SI 188)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":886:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 188)
        (nil)))
(insn 4 3 24 2 (set (reg/v/f:SI 153 [ pOutBuff ])
        (reg:SI 189)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":886:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 189)
        (nil)))
(insn 24 4 25 2 (set (reg/v:SI 154 [ NbCalc ])
        (reg:SI 190)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":896:6 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 25 24 26 2 (parallel [
            (set (pc)
                (if_then_else (ne (reg:SI 190)
                        (const_int 0 [0]))
                    (label_ref 34)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":896:6 1025 {*thumb2_cbnz}
     (expr_list:REG_DEAD (reg:SI 190)
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (int_list:REG_BR_PROB 708669604 (nil))))
 -> 34)
(note 26 25 27 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 27 26 28 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":899:5 -1
     (nil))
(insn 28 27 9 3 (set (reg:SI 113 [ _1 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 151 [ hcordic ])
                (const_int 36 [0x24])) [1 hcordic_45(D)->ErrorCode+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":899:24 728 {*thumb2_movsi_vfp}
     (nil))
(insn 9 28 29 3 (set (reg:SI 150 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":902:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 29 9 30 3 (set (reg:SI 114 [ _2 ])
        (ior:SI (reg:SI 113 [ _1 ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":899:24 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(insn 30 29 31 3 (set (mem/v:SI (plus:SI (reg/v/f:SI 151 [ hcordic ])
                (const_int 36 [0x24])) [1 hcordic_45(D)->ErrorCode+0 S4 A32])
        (reg:SI 114 [ _2 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":899:24 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 151 [ hcordic ])
        (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
            (nil))))
(debug_insn 31 30 322 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":902:5 -1
     (nil))
(jump_insn 322 31 323 3 (set (pc)
        (label_ref 321)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":902:12 284 {*arm_jump}
     (nil)
 -> 321)
(barrier 323 322 34)
(code_label 34 323 35 4 126 (nil) [1 uses])
(note 35 34 36 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 36 35 37 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":906:3 -1
     (nil))
(insn 37 36 40 4 (set (reg:SI 115 [ _3 ])
        (plus:SI (reg/v:SI 155 [ DMADirection ])
            (const_int -2 [0xfffffffffffffffe]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":906:44 7 {*arm_addsi3}
     (nil))
(insn 40 37 41 4 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 115 [ _3 ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":906:6 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 41 40 42 4 (set (pc)
        (if_then_else (gtu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 54)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":906:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 633507684 (nil)))
 -> 54)
(note 42 41 44 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(note 44 42 43 5 NOTE_INSN_DELETED)
(debug_insn 43 44 45 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":909:5 -1
     (nil))
(jump_insn 45 43 46 5 (parallel [
            (set (pc)
                (if_then_else (ne (reg/v/f:SI 153 [ pOutBuff ])
                        (const_int 0 [0]))
                    (label_ref 62)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":909:8 1025 {*thumb2_cbnz}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (int_list:REG_BR_PROB 879501932 (nil)))
 -> 62)
(note 46 45 47 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 47 46 48 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":912:7 -1
     (nil))
(insn 48 47 10 6 (set (reg:SI 116 [ _4 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 151 [ hcordic ])
                (const_int 36 [0x24])) [1 hcordic_45(D)->ErrorCode+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":912:26 728 {*thumb2_movsi_vfp}
     (nil))
(insn 10 48 49 6 (set (reg:SI 150 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":915:14 728 {*thumb2_movsi_vfp}
     (nil))
(insn 49 10 50 6 (set (reg:SI 117 [ _5 ])
        (ior:SI (reg:SI 116 [ _4 ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":912:26 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 116 [ _4 ])
        (nil)))
(insn 50 49 51 6 (set (mem/v:SI (plus:SI (reg/v/f:SI 151 [ hcordic ])
                (const_int 36 [0x24])) [1 hcordic_45(D)->ErrorCode+0 S4 A32])
        (reg:SI 117 [ _5 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":912:26 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 151 [ hcordic ])
        (expr_list:REG_DEAD (reg:SI 117 [ _5 ])
            (nil))))
(debug_insn 51 50 324 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":915:7 -1
     (nil))
(jump_insn 324 51 325 6 (set (pc)
        (label_ref 321)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":915:14 284 {*arm_jump}
     (nil)
 -> 321)
(barrier 325 324 54)
(code_label 54 325 55 7 128 (nil) [1 uses])
(note 55 54 56 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 56 55 57 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":920:3 -1
     (nil))
(insn 57 56 58 7 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 155 [ DMADirection ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":920:6 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 58 57 326 7 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 66)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":920:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 572873188 (nil)))
 -> 66)
(note 326 58 328 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(jump_insn 328 326 329 8 (set (pc)
        (label_ref 327)) 284 {*arm_jump}
     (nil)
 -> 327)
(barrier 329 328 62)
(code_label 62 329 63 9 129 (nil) [1 uses])
(note 63 62 64 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 64 63 65 9 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 155 [ DMADirection ])
            (const_int 3 [0x3]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":920:43 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 65 64 66 9 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 270)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":920:43 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 409488604 (nil)))
 -> 270)
(code_label 66 65 67 10 130 (nil) [1 uses])
(note 67 66 69 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(note 69 67 68 10 NOTE_INSN_DELETED)
(debug_insn 68 69 70 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":923:5 -1
     (nil))
(jump_insn 70 68 71 10 (parallel [
            (set (pc)
                (if_then_else (ne (reg/v/f:SI 152 [ pInBuff ])
                        (const_int 0 [0]))
                    (label_ref 79)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":923:8 1025 {*thumb2_cbnz}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (int_list:REG_BR_PROB 879501932 (nil)))
 -> 79)
(note 71 70 72 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(debug_insn 72 71 73 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":926:7 -1
     (nil))
(insn 73 72 11 11 (set (reg:SI 118 [ _6 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 151 [ hcordic ])
                (const_int 36 [0x24])) [1 hcordic_45(D)->ErrorCode+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":926:26 728 {*thumb2_movsi_vfp}
     (nil))
(insn 11 73 74 11 (set (reg:SI 150 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":929:14 728 {*thumb2_movsi_vfp}
     (nil))
(insn 74 11 75 11 (set (reg:SI 119 [ _7 ])
        (ior:SI (reg:SI 118 [ _6 ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":926:26 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 118 [ _6 ])
        (nil)))
(insn 75 74 76 11 (set (mem/v:SI (plus:SI (reg/v/f:SI 151 [ hcordic ])
                (const_int 36 [0x24])) [1 hcordic_45(D)->ErrorCode+0 S4 A32])
        (reg:SI 119 [ _7 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":926:26 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 151 [ hcordic ])
        (expr_list:REG_DEAD (reg:SI 119 [ _7 ])
            (nil))))
(debug_insn 76 75 330 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":929:7 -1
     (nil))
(jump_insn 330 76 331 11 (set (pc)
        (label_ref 321)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":929:14 284 {*arm_jump}
     (nil)
 -> 321)
(barrier 331 330 79)
(code_label 79 331 80 12 133 (nil) [1 uses])
(note 80 79 85 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(note 85 80 81 12 NOTE_INSN_DELETED)
(debug_insn 81 85 83 12 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":933:3 -1
     (nil))
(insn 83 81 86 12 (set (reg:SI 158 [ hcordic_45(D)->State ])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 151 [ hcordic ])
                    (const_int 33 [0x21])) [0 hcordic_45(D)->State+0 S1 A8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":933:14 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 86 83 87 12 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 158 [ hcordic_45(D)->State ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":933:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 158 [ hcordic_45(D)->State ])
        (nil)))
(jump_insn 87 86 88 12 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 217)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":933:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 501760692 (nil)))
 -> 217)
(note 88 87 89 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(debug_insn 89 88 97 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":936:5 -1
     (nil))
(insn 97 89 90 13 (set (mem:SI (plus:SI (reg/v/f:SI 151 [ hcordic ])
                (const_int 20 [0x14])) [1 hcordic_45(D)->DMADirection+0 S4 A32])
        (reg/v:SI 155 [ DMADirection ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":942:27 728 {*thumb2_movsi_vfp}
     (nil))
(insn 90 97 91 13 (set (reg:SI 159)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":936:24 728 {*thumb2_movsi_vfp}
     (nil))
(insn 91 90 92 13 (set (mem/v:SI (plus:SI (reg/v/f:SI 151 [ hcordic ])
                (const_int 36 [0x24])) [1 hcordic_45(D)->ErrorCode+0 S4 A32])
        (reg:SI 159)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":936:24 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 159)
        (nil)))
(debug_insn 92 91 93 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":939:5 -1
     (nil))
(insn 93 92 95 13 (set (reg:SI 160)
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":939:20 728 {*thumb2_movsi_vfp}
     (nil))
(insn 95 93 96 13 (set (mem/v:QI (plus:SI (reg/v/f:SI 151 [ hcordic ])
                (const_int 33 [0x21])) [0 hcordic_45(D)->State+0 S1 A8])
        (subreg:QI (reg:SI 160) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":939:20 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 160)
        (nil)))
(debug_insn 96 95 98 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":942:5 -1
     (nil))
(debug_insn 98 96 101 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":945:5 -1
     (nil))
(insn 101 98 102 13 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 115 [ _3 ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":945:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 115 [ _3 ])
        (nil)))
(jump_insn 102 101 267 13 (set (pc)
        (if_then_else (gtu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 158)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":945:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 572759572 (nil)))
 -> 158)
(code_label 267 102 103 14 143 (nil) [1 uses])
(note 103 267 114 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(note 114 103 104 14 NOTE_INSN_DELETED)
(debug_insn 104 114 112 14 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":948:7 -1
     (nil))
(insn 112 104 105 14 (set (reg/f:SI 122 [ _10 ])
        (mem/f:SI (reg/v/f:SI 151 [ hcordic ]) [3 hcordic_45(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":954:11 728 {*thumb2_movsi_vfp}
     (nil))
(insn 105 112 113 14 (set (reg/f:SI 121 [ _9 ])
        (mem/f:SI (plus:SI (reg/v/f:SI 151 [ hcordic ])
                (const_int 28 [0x1c])) [6 hcordic_45(D)->hdmaOut+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":948:14 728 {*thumb2_movsi_vfp}
     (nil))
(insn 113 105 106 14 (set (reg:SI 123 [ _11 ])
        (mem/v:SI (reg/f:SI 122 [ _10 ]) [1 _10->CSR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":954:11 728 {*thumb2_movsi_vfp}
     (nil))
(insn 106 113 107 14 (set (reg/f:SI 162)
        (symbol_ref:SI ("CORDIC_DMAOutCplt") [flags 0x3]  <function_decl 0000000006b22e00 CORDIC_DMAOutCplt>)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":948:42 728 {*thumb2_movsi_vfp}
     (nil))
(insn 107 106 108 14 (set (mem/f:SI (plus:SI (reg/f:SI 121 [ _9 ])
                (const_int 44 [0x2c])) [7 _9->XferCpltCallback+0 S4 A32])
        (reg/f:SI 162)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":948:42 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 162)
        (nil)))
(debug_insn 108 107 109 14 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":950:7 -1
     (nil))
(insn 109 108 110 14 (set (reg/f:SI 186)
        (symbol_ref:SI ("CORDIC_DMAError") [flags 0x3]  <function_decl 0000000006b22f00 CORDIC_DMAError>)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":950:43 728 {*thumb2_movsi_vfp}
     (nil))
(insn 110 109 111 14 (set (mem/f:SI (plus:SI (reg/f:SI 121 [ _9 ])
                (const_int 52 [0x34])) [7 _9->XferErrorCallback+0 S4 A32])
        (reg/f:SI 186)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":950:43 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 111 110 115 14 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":954:7 -1
     (nil))
(insn 115 111 116 14 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 123 [ _11 ])
                (const_int 1 [0x1])
                (const_int 19 [0x13]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":954:10 93 {*zeroextractsi_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 123 [ _11 ])
        (nil)))
(jump_insn 116 115 117 14 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 290)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":954:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 290)
(note 117 116 118 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(debug_insn 118 117 119 15 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":956:9 -1
     (nil))
(insn 119 118 120 15 (set (reg/v:SI 145 [ sizeoutbuff ])
        (ashift:SI (reg/v:SI 154 [ NbCalc ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":956:21 147 {*arm_shiftsi3}
     (nil))
(debug_insn 120 119 332 15 (var_location:SI sizeoutbuff (reg/v:SI 145 [ sizeoutbuff ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":956:21 -1
     (nil))
(jump_insn 332 120 333 15 (set (pc)
        (label_ref 121)) 284 {*arm_jump}
     (nil)
 -> 121)
(barrier 333 332 290)
(code_label 290 333 289 16 145 (nil) [1 uses])
(note 289 290 8 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(insn 8 289 121 16 (set (reg/v:SI 145 [ sizeoutbuff ])
        (reg/v:SI 154 [ NbCalc ])) 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 121 8 122 17 136 (nil) [1 uses])
(note 122 121 127 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(note 127 122 133 17 NOTE_INSN_DELETED)
(note 133 127 135 17 NOTE_INSN_DELETED)
(note 135 133 123 17 NOTE_INSN_DELETED)
(debug_insn 123 135 124 17 (var_location:SI sizeoutbuff (reg/v:SI 145 [ sizeoutbuff ])) -1
     (nil))
(debug_insn 124 123 125 17 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":963:7 -1
     (nil))
(debug_insn 125 124 126 17 (var_location:SI outputaddr (reg/v/f:SI 153 [ pOutBuff ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":963:18 -1
     (nil))
(debug_insn 126 125 128 17 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":966:7 -1
     (nil))
(insn 128 126 129 17 (set (reg:SI 3 r3)
        (reg/v:SI 145 [ sizeoutbuff ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":966:11 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 145 [ sizeoutbuff ])
        (nil)))
(insn 129 128 130 17 (set (reg:SI 2 r2)
        (reg/v/f:SI 153 [ pOutBuff ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":966:11 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 153 [ pOutBuff ])
        (nil)))
(insn 130 129 131 17 (set (reg:SI 1 r1)
        (plus:SI (reg/f:SI 122 [ _10 ])
            (const_int 8 [0x8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":966:11 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg/f:SI 122 [ _10 ])
        (nil)))
(insn 131 130 132 17 (set (reg:SI 0 r0)
        (reg/f:SI 121 [ _9 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":966:11 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 121 [ _9 ])
        (nil)))
(call_insn 132 131 319 17 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("HAL_DMA_Start_IT") [flags 0x41]  <function_decl 0000000006852b00 HAL_DMA_Start_IT>) [0 HAL_DMA_Start_IT S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":966:11 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_DMA_Start_IT") [flags 0x41]  <function_decl 0000000006852b00 HAL_DMA_Start_IT>)
                    (nil)))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (expr_list:SI (use (reg:SI 3 r3))
                        (nil)))))))
(insn 319 132 136 17 (set (reg:SI 191)
        (reg:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":966:11 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(jump_insn 136 319 137 17 (parallel [
            (set (pc)
                (if_then_else (eq (reg:SI 191)
                        (const_int 0 [0]))
                    (label_ref 145)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":966:10 1024 {*thumb2_cbz}
     (expr_list:REG_DEAD (reg:SI 191)
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (int_list:REG_BR_PROB 708669604 (nil))))
 -> 145)
(note 137 136 138 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(debug_insn 138 137 139 18 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":969:9 -1
     (nil))
(insn 139 138 12 18 (set (reg:SI 128 [ _16 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 151 [ hcordic ])
                (const_int 36 [0x24])) [1 hcordic_45(D)->ErrorCode+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":969:28 728 {*thumb2_movsi_vfp}
     (nil))
(insn 12 139 140 18 (set (reg:SI 150 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":972:16 728 {*thumb2_movsi_vfp}
     (nil))
(insn 140 12 141 18 (set (reg:SI 129 [ _17 ])
        (ior:SI (reg:SI 128 [ _16 ])
            (const_int 8 [0x8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":969:28 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 128 [ _16 ])
        (nil)))
(insn 141 140 142 18 (set (mem/v:SI (plus:SI (reg/v/f:SI 151 [ hcordic ])
                (const_int 36 [0x24])) [1 hcordic_45(D)->ErrorCode+0 S4 A32])
        (reg:SI 129 [ _17 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":969:28 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 151 [ hcordic ])
        (expr_list:REG_DEAD (reg:SI 129 [ _17 ])
            (nil))))
(debug_insn 142 141 334 18 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":972:9 -1
     (nil))
(jump_insn 334 142 335 18 (set (pc)
        (label_ref 321)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":972:16 284 {*arm_jump}
     (nil)
 -> 321)
(barrier 335 334 145)
(code_label 145 335 146 19 137 (nil) [1 uses])
(note 146 145 147 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(debug_insn 147 146 148 19 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":976:7 -1
     (nil))
(insn 148 147 149 19 (set (reg/f:SI 130 [ _18 ])
        (mem/f:SI (reg/v/f:SI 151 [ hcordic ]) [3 hcordic_45(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":976:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 149 148 150 19 (set (reg:SI 131 [ _19 ])
        (mem/v:SI (reg/f:SI 130 [ _18 ]) [1 _18->CSR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":976:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 150 149 151 19 (set (reg:SI 132 [ _20 ])
        (ior:SI (reg:SI 131 [ _19 ])
            (const_int 131072 [0x20000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":976:7 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 131 [ _19 ])
        (nil)))
(insn 151 150 152 19 (set (mem/v:SI (reg/f:SI 130 [ _18 ]) [1 _18->CSR+0 S4 A32])
        (reg:SI 132 [ _20 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":976:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 132 [ _20 ])
        (nil)))
(debug_insn 152 151 153 19 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":980:5 -1
     (nil))
(insn 153 152 154 19 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 155 [ DMADirection ])
            (const_int 3 [0x3]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":980:45 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/v:SI 155 [ DMADirection ])
        (nil)))
(jump_insn 154 153 161 19 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 166)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":980:45 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 1073741828 (nil)))
 -> 166)
(code_label 161 154 155 20 139 (nil) [2 uses])
(note 155 161 15 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(insn 15 155 336 20 (set (reg:SI 150 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1015:12 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 336 15 337 20 (set (pc)
        (label_ref 321)) 284 {*arm_jump}
     (nil)
 -> 321)
(barrier 337 336 158)
(code_label 158 337 159 21 135 (nil) [1 uses])
(note 159 158 160 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
(debug_insn 160 159 162 21 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":980:5 -1
     (nil))
(insn 162 160 163 21 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 155 [ DMADirection ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":980:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/v:SI 155 [ DMADirection ])
        (nil)))
(jump_insn 163 162 164 21 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 161)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":980:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 4 (nil)))
 -> 161)
(note 164 163 165 22 [bb 22] NOTE_INSN_BASIC_BLOCK)
(insn 165 164 299 22 (set (reg/f:SI 130 [ _18 ])
        (mem/f:SI (reg/v/f:SI 151 [ hcordic ]) [3 hcordic_45(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":989:11 728 {*thumb2_movsi_vfp}
     (nil))
(insn 299 165 166 22 (set (reg/f:SI 186)
        (symbol_ref:SI ("CORDIC_DMAError") [flags 0x3]  <function_decl 0000000006b22f00 CORDIC_DMAError>)) 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 166 299 167 23 138 (nil) [1 uses])
(note 167 166 177 23 [bb 23] NOTE_INSN_BASIC_BLOCK)
(note 177 167 168 23 NOTE_INSN_DELETED)
(debug_insn 168 177 169 23 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":983:7 -1
     (nil))
(insn 169 168 174 23 (set (reg/f:SI 133 [ _21 ])
        (mem/f:SI (plus:SI (reg/v/f:SI 151 [ hcordic ])
                (const_int 24 [0x18])) [6 hcordic_45(D)->hdmaIn+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":983:14 728 {*thumb2_movsi_vfp}
     (nil))
(insn 174 169 176 23 (set (mem/f:SI (plus:SI (reg/f:SI 133 [ _21 ])
                (const_int 52 [0x34])) [7 _21->XferErrorCallback+0 S4 A32])
        (reg/f:SI 186)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":985:42 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 186)
        (nil)))
(insn 176 174 170 23 (set (reg:SI 134 [ _23 ])
        (mem/v:SI (reg/f:SI 130 [ _18 ]) [1 prephitmp_96->CSR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":989:11 728 {*thumb2_movsi_vfp}
     (nil))
(insn 170 176 171 23 (set (reg/f:SI 167)
        (symbol_ref:SI ("CORDIC_DMAInCplt") [flags 0x3]  <function_decl 0000000006b22d00 CORDIC_DMAInCplt>)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":983:41 728 {*thumb2_movsi_vfp}
     (nil))
(insn 171 170 172 23 (set (mem/f:SI (plus:SI (reg/f:SI 133 [ _21 ])
                (const_int 44 [0x2c])) [7 _21->XferCpltCallback+0 S4 A32])
        (reg/f:SI 167)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":983:41 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 167)
        (nil)))
(debug_insn 172 171 175 23 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":985:7 -1
     (nil))
(debug_insn 175 172 178 23 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":989:7 -1
     (nil))
(insn 178 175 179 23 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 134 [ _23 ])
                (const_int 1 [0x1])
                (const_int 20 [0x14]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":989:10 93 {*zeroextractsi_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 134 [ _23 ])
        (nil)))
(jump_insn 179 178 180 23 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 184)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":989:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 184)
(note 180 179 181 24 [bb 24] NOTE_INSN_BASIC_BLOCK)
(debug_insn 181 180 182 24 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":991:9 -1
     (nil))
(insn 182 181 183 24 (set (reg/v:SI 154 [ NbCalc ])
        (ashift:SI (reg/v:SI 154 [ NbCalc ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":991:20 147 {*arm_shiftsi3}
     (nil))
(debug_insn 183 182 184 24 (var_location:SI sizeinbuff (reg/v:SI 154 [ NbCalc ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":991:20 -1
     (nil))
(code_label 184 183 185 25 140 (nil) [1 uses])
(note 185 184 190 25 [bb 25] NOTE_INSN_BASIC_BLOCK)
(note 190 185 196 25 NOTE_INSN_DELETED)
(note 196 190 186 25 NOTE_INSN_DELETED)
(debug_insn 186 196 187 25 (var_location:SI sizeinbuff (reg/v:SI 154 [ NbCalc ])) -1
     (nil))
(debug_insn 187 186 188 25 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":998:7 -1
     (nil))
(debug_insn 188 187 189 25 (var_location:SI inputaddr (reg/v/f:SI 152 [ pInBuff ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":998:18 -1
     (nil))
(debug_insn 189 188 191 25 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1001:7 -1
     (nil))
(insn 191 189 192 25 (set (reg:SI 3 r3)
        (reg/v:SI 154 [ NbCalc ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1001:11 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 154 [ NbCalc ])
        (nil)))
(insn 192 191 193 25 (set (reg:SI 2 r2)
        (plus:SI (reg/f:SI 130 [ _18 ])
            (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1001:11 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg/f:SI 130 [ _18 ])
        (nil)))
(insn 193 192 194 25 (set (reg:SI 1 r1)
        (reg/v/f:SI 152 [ pInBuff ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1001:11 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 152 [ pInBuff ])
        (nil)))
(insn 194 193 195 25 (set (reg:SI 0 r0)
        (reg/f:SI 133 [ _21 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1001:11 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 133 [ _21 ])
        (nil)))
(call_insn 195 194 320 25 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("HAL_DMA_Start_IT") [flags 0x41]  <function_decl 0000000006852b00 HAL_DMA_Start_IT>) [0 HAL_DMA_Start_IT S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1001:11 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_DMA_Start_IT") [flags 0x41]  <function_decl 0000000006852b00 HAL_DMA_Start_IT>)
                    (nil)))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (expr_list:SI (use (reg:SI 3 r3))
                        (nil)))))))
(insn 320 195 198 25 (set (reg:SI 192)
        (reg:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1001:11 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(insn 198 320 199 25 (set (reg:SI 150 [ <retval> ])
        (reg:SI 192)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1001:10 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 199 198 200 25 (parallel [
            (set (pc)
                (if_then_else (eq (reg:SI 192)
                        (const_int 0 [0]))
                    (label_ref 208)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1001:10 1024 {*thumb2_cbz}
     (expr_list:REG_DEAD (reg:SI 192)
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (int_list:REG_BR_PROB 536870916 (nil))))
 -> 208)
(note 200 199 201 26 [bb 26] NOTE_INSN_BASIC_BLOCK)
(debug_insn 201 200 202 26 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1004:9 -1
     (nil))
(insn 202 201 13 26 (set (reg:SI 138 [ _28 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 151 [ hcordic ])
                (const_int 36 [0x24])) [1 hcordic_45(D)->ErrorCode+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1004:28 728 {*thumb2_movsi_vfp}
     (nil))
(insn 13 202 203 26 (set (reg:SI 150 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1007:16 728 {*thumb2_movsi_vfp}
     (nil))
(insn 203 13 204 26 (set (reg:SI 139 [ _29 ])
        (ior:SI (reg:SI 138 [ _28 ])
            (const_int 8 [0x8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1004:28 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 138 [ _28 ])
        (nil)))
(insn 204 203 205 26 (set (mem/v:SI (plus:SI (reg/v/f:SI 151 [ hcordic ])
                (const_int 36 [0x24])) [1 hcordic_45(D)->ErrorCode+0 S4 A32])
        (reg:SI 139 [ _29 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1004:28 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 151 [ hcordic ])
        (expr_list:REG_DEAD (reg:SI 139 [ _29 ])
            (nil))))
(debug_insn 205 204 338 26 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1007:9 -1
     (nil))
(jump_insn 338 205 339 26 (set (pc)
        (label_ref 321)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1007:16 284 {*arm_jump}
     (nil)
 -> 321)
(barrier 339 338 208)
(code_label 208 339 209 27 141 (nil) [1 uses])
(note 209 208 210 27 [bb 27] NOTE_INSN_BASIC_BLOCK)
(debug_insn 210 209 211 27 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1011:7 -1
     (nil))
(insn 211 210 212 27 (set (reg/f:SI 140 [ _30 ])
        (mem/f:SI (reg/v/f:SI 151 [ hcordic ]) [3 hcordic_45(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1011:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 151 [ hcordic ])
        (nil)))
(insn 212 211 213 27 (set (reg:SI 141 [ _31 ])
        (mem/v:SI (reg/f:SI 140 [ _30 ]) [1 _30->CSR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1011:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 213 212 214 27 (set (reg:SI 142 [ _32 ])
        (ior:SI (reg:SI 141 [ _31 ])
            (const_int 262144 [0x40000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1011:7 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 141 [ _31 ])
        (nil)))
(insn 214 213 340 27 (set (mem/v:SI (reg/f:SI 140 [ _30 ]) [1 _30->CSR+0 S4 A32])
        (reg:SI 142 [ _32 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1011:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 142 [ _32 ])
        (expr_list:REG_DEAD (reg/f:SI 140 [ _30 ])
            (nil))))
(jump_insn 340 214 341 27 (set (pc)
        (label_ref 321)) 284 {*arm_jump}
     (nil)
 -> 321)
(barrier 341 340 217)
(code_label 217 341 218 28 134 (nil) [3 uses])
(note 218 217 219 28 [bb 28] NOTE_INSN_BASIC_BLOCK)
(debug_insn 219 218 220 28 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1020:5 -1
     (nil))
(insn 220 219 14 28 (set (reg:SI 143 [ _33 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 151 [ hcordic ])
                (const_int 36 [0x24])) [1 hcordic_45(D)->ErrorCode+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1020:24 728 {*thumb2_movsi_vfp}
     (nil))
(insn 14 220 221 28 (set (reg:SI 150 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1023:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 221 14 222 28 (set (reg:SI 144 [ _34 ])
        (ior:SI (reg:SI 143 [ _33 ])
            (const_int 2 [0x2]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1020:24 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 143 [ _33 ])
        (nil)))
(insn 222 221 223 28 (set (mem/v:SI (plus:SI (reg/v/f:SI 151 [ hcordic ])
                (const_int 36 [0x24])) [1 hcordic_45(D)->ErrorCode+0 S4 A32])
        (reg:SI 144 [ _34 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1020:24 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 151 [ hcordic ])
        (expr_list:REG_DEAD (reg:SI 144 [ _34 ])
            (nil))))
(debug_insn 223 222 342 28 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1023:5 -1
     (nil))
(jump_insn 342 223 343 28 (set (pc)
        (label_ref 321)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1023:12 284 {*arm_jump}
     (nil)
 -> 321)
(barrier 343 342 249)
(code_label 249 343 229 29 142 (nil) [1 uses])
(note 229 249 230 29 [bb 29] NOTE_INSN_BASIC_BLOCK)
(debug_insn 230 229 231 29 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":936:5 -1
     (nil))
(insn 231 230 234 29 (set (reg:SI 173)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":936:24 728 {*thumb2_movsi_vfp}
     (nil))
(insn 234 231 232 29 (set (reg:SI 174)
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":939:20 728 {*thumb2_movsi_vfp}
     (nil))
(insn 232 234 233 29 (set (mem/v:SI (plus:SI (reg/v/f:SI 151 [ hcordic ])
                (const_int 36 [0x24])) [1 hcordic_45(D)->ErrorCode+0 S4 A32])
        (reg:SI 173)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":936:24 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 173)
        (nil)))
(debug_insn 233 232 238 29 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":939:5 -1
     (nil))
(insn 238 233 236 29 (set (mem:SI (plus:SI (reg/v/f:SI 151 [ hcordic ])
                (const_int 20 [0x14])) [1 hcordic_45(D)->DMADirection+0 S4 A32])
        (reg/v:SI 155 [ DMADirection ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":942:27 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 155 [ DMADirection ])
        (expr_list:REG_DEAD (reg/v/f:SI 151 [ hcordic ])
            (nil))))
(insn 236 238 237 29 (set (mem/v:QI (plus:SI (reg/v/f:SI 151 [ hcordic ])
                (const_int 33 [0x21])) [0 hcordic_45(D)->State+0 S1 A8])
        (subreg:QI (reg:SI 174) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":939:20 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 174)
        (nil)))
(debug_insn 237 236 239 29 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":942:5 -1
     (nil))
(debug_insn 239 237 344 29 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":945:5 -1
     (nil))
(jump_insn 344 239 345 29 (set (pc)
        (label_ref 161)) 284 {*arm_jump}
     (nil)
 -> 161)
(barrier 345 344 327)
(code_label 327 345 243 30 156 (nil) [1 uses])
(note 243 327 248 30 [bb 30] NOTE_INSN_BASIC_BLOCK)
(note 248 243 244 30 NOTE_INSN_DELETED)
(debug_insn 244 248 246 30 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":933:3 -1
     (nil))
(insn 246 244 250 30 (set (reg:SI 178 [ hcordic_45(D)->State ])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 151 [ hcordic ])
                    (const_int 33 [0x21])) [0 hcordic_45(D)->State+0 S1 A8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":933:14 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 250 246 251 30 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 178 [ hcordic_45(D)->State ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":933:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 178 [ hcordic_45(D)->State ])
        (nil)))
(jump_insn 251 250 346 30 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 217)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":933:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 591473516 (nil)))
 -> 217)
(note 346 251 347 31 [bb 31] NOTE_INSN_BASIC_BLOCK)
(jump_insn 347 346 348 31 (set (pc)
        (label_ref 249)) 284 {*arm_jump}
     (nil)
 -> 249)
(barrier 348 347 277)
(code_label 277 348 255 32 144 (nil) [1 uses])
(note 255 277 256 32 [bb 32] NOTE_INSN_BASIC_BLOCK)
(debug_insn 256 255 260 32 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":936:5 -1
     (nil))
(insn 260 256 265 32 (set (reg:SI 180)
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":939:20 728 {*thumb2_movsi_vfp}
     (nil))
(insn 265 260 257 32 (set (mem:SI (plus:SI (reg/v/f:SI 151 [ hcordic ])
                (const_int 20 [0x14])) [1 hcordic_45(D)->DMADirection+0 S4 A32])
        (reg:SI 180)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":942:27 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 180)
        (nil)))
(insn 257 265 258 32 (set (reg:SI 179)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":936:24 728 {*thumb2_movsi_vfp}
     (nil))
(insn 258 257 259 32 (set (mem/v:SI (plus:SI (reg/v/f:SI 151 [ hcordic ])
                (const_int 36 [0x24])) [1 hcordic_45(D)->ErrorCode+0 S4 A32])
        (reg:SI 179)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":936:24 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 179)
        (nil)))
(debug_insn 259 258 262 32 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":939:5 -1
     (nil))
(insn 262 259 263 32 (set (mem/v:QI (plus:SI (reg/v/f:SI 151 [ hcordic ])
                (const_int 33 [0x21])) [0 hcordic_45(D)->State+0 S1 A8])
        (subreg:QI (reg:SI 180) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":939:20 263 {*arm_movqi_insn}
     (nil))
(debug_insn 263 262 266 32 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":942:5 -1
     (nil))
(debug_insn 266 263 349 32 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":945:5 -1
     (nil))
(jump_insn 349 266 350 32 (set (pc)
        (label_ref 267)) 284 {*arm_jump}
     (nil)
 -> 267)
(barrier 350 349 270)
(code_label 270 350 271 33 132 (nil) [1 uses])
(note 271 270 276 33 [bb 33] NOTE_INSN_BASIC_BLOCK)
(note 276 271 272 33 NOTE_INSN_DELETED)
(debug_insn 272 276 274 33 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":933:3 -1
     (nil))
(insn 274 272 278 33 (set (reg:SI 185 [ hcordic_45(D)->State ])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 151 [ hcordic ])
                    (const_int 33 [0x21])) [0 hcordic_45(D)->State+0 S1 A8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":933:14 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 278 274 279 33 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 185 [ hcordic_45(D)->State ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":933:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 185 [ hcordic_45(D)->State ])
        (nil)))
(jump_insn 279 278 351 33 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 277)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":933:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870924 (nil)))
 -> 277)
(note 351 279 352 34 [bb 34] NOTE_INSN_BASIC_BLOCK)
(jump_insn 352 351 353 34 (set (pc)
        (label_ref 217)) 284 {*arm_jump}
     (nil)
 -> 217)
(barrier 353 352 321)
(code_label 321 353 286 35 155 (nil) [8 uses])
(note 286 321 284 35 [bb 35] NOTE_INSN_BASIC_BLOCK)
(insn 284 286 285 35 (set (reg/i:SI 0 r0)
        (reg:SI 150 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1025:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 150 [ <retval> ])
        (nil)))
(insn 285 284 354 35 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1025:1 -1
     (nil))
(note 354 285 0 NOTE_INSN_DELETED)

;; Function HAL_CORDIC_ErrorCallback (HAL_CORDIC_ErrorCallback, funcdef_no=351, decl_uid=8734, cgraph_uid=342, symbol_order=341)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs




Pass 1 for finding pseudo/allocno costs

    r113: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS


;;   ======================================================
;;   -- basic block 2 from 6 to 8 -- before reload
;;   ======================================================

;;	  0--> b  0: i   6 loc entry_value                         :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i   7 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i   8 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 6
;;   new tail = 8


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


HAL_CORDIC_ErrorCallback

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} 
;;    total ref usage 32{25d,7u,0e} in 3{3 regular + 0 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 4 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 7 2 (var_location:SI hcordic (entry_value:SI (reg:SI 0 r0 [ hcordic ]))) -1
     (nil))
(debug_insn 7 6 8 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":328:3 -1
     (nil))
(debug_insn 8 7 11 2 (var_location:SI hcordic (clobber (const_int 0 [0]))) -1
     (nil))
(note 11 8 0 NOTE_INSN_DELETED)

;; Function CORDIC_DMAError (CORDIC_DMAError, funcdef_no=347, decl_uid=9998, cgraph_uid=351, symbol_order=350)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs


  r119 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r117 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:15000
  r115 costs: LO_REGS:2000 HI_REGS:4000 CALLER_SAVE_REGS:4000 EVEN_REG:4000 GENERAL_REGS:4000 VFP_D0_D7_REGS:75000 VFP_LO_REGS:75000 ALL_REGS:75000 MEM:50000
  r114 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r113 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000


Pass 1 for finding pseudo/allocno costs

    r119: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r118: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r117: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r116: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r115: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r119 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r117 costs: GENERAL_REGS:0 MEM:20000
  r115 costs: LO_REGS:2000 HI_REGS:6000 CALLER_SAVE_REGS:6000 EVEN_REG:6000 GENERAL_REGS:4000 VFP_D0_D7_REGS:90000 VFP_LO_REGS:90000 ALL_REGS:75000 MEM:60000
  r114 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r113 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000

;;   ======================================================
;;   -- basic block 2 from 22 to 19 -- before reload
;;   ======================================================

;;	  0--> b  0: i   6 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  22 r119=r0                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  1--> b  0: i  10 r117=0x1                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i   7 r115=[r119+0x28]                        :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  2--> b  0: i   8 loc r115                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i   9 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  12 [r115+0x21]=r117#0                      :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  13 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  14 r113=[r115+0x24]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  18 r0=r115                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  15 r114=r113|0x8                           :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  8--> b  0: i  16 [r115+0x24]=r114                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  17 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  19 {call [`HAL_CORDIC_ErrorCallback'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 9
;;   new head = 6
;;   new tail = 19


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


CORDIC_DMAError

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 12 [ip] 13 [sp] 14 [lr]
;;  ref usage 	r0={3d,2u} r1={2d} r2={2d} r3={2d} r7={1d,2u} r12={2d} r13={1d,3u} r14={2d} r15={1d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={1d} r101={1d} r102={1d,2u} r103={1d,1u} r104={1d} r105={1d} r106={1d} r113={1d,1u} r114={1d,1u} r115={1d,5u} r117={1d,1u} r119={1d,1u} 
;;    total ref usage 131{112d,19u,0e} in 14{13 regular + 1 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 4 3 2 NOTE_INSN_DELETED)
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 22 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1322:3 -1
     (nil))
(insn 22 6 10 2 (set (reg:SI 119)
        (reg:SI 0 r0 [ hdma ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1321:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ hdma ])
        (nil)))
(insn 10 22 7 2 (set (reg:SI 117)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1325:18 728 {*thumb2_movsi_vfp}
     (nil))
(insn 7 10 8 2 (set (reg/v/f:SI 115 [ hcordic ])
        (mem/f:SI (plus:SI (reg:SI 119)
                (const_int 40 [0x28])) [12 hdma_4(D)->Parent+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1322:25 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 119)
        (nil)))
(debug_insn 8 7 9 2 (var_location:SI hcordic (reg/v/f:SI 115 [ hcordic ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1322:25 -1
     (nil))
(debug_insn 9 8 12 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1325:3 -1
     (nil))
(insn 12 9 13 2 (set (mem/v:QI (plus:SI (reg/v/f:SI 115 [ hcordic ])
                (const_int 33 [0x21])) [0 hcordic_5->State+0 S1 A8])
        (subreg:QI (reg:SI 117) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1325:18 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 117)
        (nil)))
(debug_insn 13 12 14 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1328:3 -1
     (nil))
(insn 14 13 18 2 (set (reg:SI 113 [ _1 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 115 [ hcordic ])
                (const_int 36 [0x24])) [1 hcordic_5->ErrorCode+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1328:22 728 {*thumb2_movsi_vfp}
     (nil))
(insn 18 14 15 2 (set (reg:SI 0 r0)
        (reg/v/f:SI 115 [ hcordic ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1336:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 115 [ hcordic ])
        (nil)))
(insn 15 18 16 2 (set (reg:SI 114 [ _2 ])
        (ior:SI (reg:SI 113 [ _1 ])
            (const_int 8 [0x8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1328:22 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(insn 16 15 17 2 (set (mem/v:SI (plus:SI (reg/v/f:SI 115 [ hcordic ])
                (const_int 36 [0x24])) [1 hcordic_5->ErrorCode+0 S4 A32])
        (reg:SI 114 [ _2 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1328:22 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
        (nil)))
(debug_insn 17 16 19 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1336:3 -1
     (nil))
(call_insn 19 17 23 2 (parallel [
            (call (mem:SI (symbol_ref/i:SI ("HAL_CORDIC_ErrorCallback") [flags 0x3]  <function_decl 00000000068b8e00 HAL_CORDIC_ErrorCallback>) [0 HAL_CORDIC_ErrorCallback S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1336:3 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_CALL_DECL (symbol_ref/i:SI ("HAL_CORDIC_ErrorCallback") [flags 0x3]  <function_decl 00000000068b8e00 HAL_CORDIC_ErrorCallback>)
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(note 23 19 0 NOTE_INSN_DELETED)

;; Function HAL_CORDIC_CalculateCpltCallback (HAL_CORDIC_CalculateCpltCallback, funcdef_no=353, decl_uid=8736, cgraph_uid=343, symbol_order=342)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs




Pass 1 for finding pseudo/allocno costs

    r113: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS


;;   ======================================================
;;   -- basic block 2 from 6 to 8 -- before reload
;;   ======================================================

;;	  0--> b  0: i   6 loc entry_value                         :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i   7 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i   8 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 6
;;   new tail = 8


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


HAL_CORDIC_CalculateCpltCallback

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} 
;;    total ref usage 32{25d,7u,0e} in 3{3 regular + 0 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 4 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 7 2 (var_location:SI hcordic (entry_value:SI (reg:SI 0 r0 [ hcordic ]))) -1
     (nil))
(debug_insn 7 6 8 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":328:3 -1
     (nil))
(debug_insn 8 7 11 2 (var_location:SI hcordic (clobber (const_int 0 [0]))) -1
     (nil))
(note 11 8 0 NOTE_INSN_DELETED)

;; Function CORDIC_DMAInCplt (CORDIC_DMAInCplt, funcdef_no=345, decl_uid=9994, cgraph_uid=349, symbol_order=348)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs


  r123 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r120 costs: LO_REGS:0 HI_REGS:404 CALLER_SAVE_REGS:404 EVEN_REG:404 GENERAL_REGS:404 VFP_D0_D7_REGS:5858 VFP_LO_REGS:5858 ALL_REGS:5858 MEM:3030
  r119 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 MEM:22020
  r117 costs: LO_REGS:404 HI_REGS:2404 CALLER_SAVE_REGS:2404 EVEN_REG:2404 GENERAL_REGS:2404 VFP_D0_D7_REGS:54090 VFP_LO_REGS:54090 ALL_REGS:54090 MEM:36060
  r115 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r114 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r113 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:45000 MEM:30000


Pass 1 for finding pseudo/allocno costs

    r123: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r122: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r121: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r120: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r119: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r118: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r117: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r116: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r115: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r123 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r120 costs: LO_REGS:0 HI_REGS:404 CALLER_SAVE_REGS:404 EVEN_REG:404 GENERAL_REGS:404 VFP_D0_D7_REGS:6060 VFP_LO_REGS:6060 ALL_REGS:6060 MEM:4040
  r119 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 MEM:22020
  r117 costs: LO_REGS:404 HI_REGS:2808 CALLER_SAVE_REGS:2808 EVEN_REG:2808 GENERAL_REGS:2404 VFP_D0_D7_REGS:57120 VFP_LO_REGS:57120 ALL_REGS:54090 MEM:38080
  r115 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r114 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r113 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:45000 MEM:30000

;;   ======================================================
;;   -- basic block 2 from 33 to 17 -- before reload
;;   ======================================================

;;	  0--> b  0: i   6 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  33 r123=r0                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  2--> b  0: i   7 r117=[r123+0x28]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i   8 loc r117                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i   9 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  10 r113=[r117]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  15 r119=[r117+0x14]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  11 r114=[r113]                             :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  8--> b  0: i  12 r115=r114&0xfffffffffffbffff            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  13 [r113]=r115                             :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  14 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 10--> b  0: i  16 cc=cmp(r119,0x1)                        :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 11--> b  0: i  17 pc={(cc!=0)?L31:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 11
;;   new head = 6
;;   new tail = 17

;;   ======================================================
;;   -- basic block 3 from 19 to 28 -- before reload
;;   ======================================================

;;	  0--> b  0: i  19 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  20 r120=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  21 [r117+0x14]=r120                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  22 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  25 [r117+0x21]=r119#0                      :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  26 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  27 r0=r117                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  28 {call [`HAL_CORDIC_CalculateCpltCallback'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 4
;;   new head = 19
;;   new tail = 28


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


CORDIC_DMAInCplt

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={3d,2u} r1={2d} r2={2d} r3={2d} r7={1d,4u} r12={2d} r13={1d,5u} r14={2d} r15={1d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={2d,1u} r101={1d} r102={1d,4u} r103={1d,3u} r104={1d} r105={1d} r106={1d} r113={1d,2u} r114={1d,1u} r115={1d,1u} r117={1d,6u} r119={1d,2u} r120={1d,1u} r123={1d,1u} 
;;    total ref usage 148{115d,33u,0e} in 21{20 regular + 1 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 4 3 2 NOTE_INSN_DELETED)
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 33 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1262:3 -1
     (nil))
(insn 33 6 7 2 (set (reg:SI 123)
        (reg:SI 0 r0 [ hdma ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1261:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ hdma ])
        (nil)))
(insn 7 33 8 2 (set (reg/v/f:SI 117 [ hcordic ])
        (mem/f:SI (plus:SI (reg:SI 123)
                (const_int 40 [0x28])) [12 hdma_7(D)->Parent+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1262:25 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 123)
        (nil)))
(debug_insn 8 7 9 2 (var_location:SI hcordic (reg/v/f:SI 117 [ hcordic ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1262:25 -1
     (nil))
(debug_insn 9 8 10 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1265:3 -1
     (nil))
(insn 10 9 15 2 (set (reg/f:SI 113 [ _1 ])
        (mem/f:SI (reg/v/f:SI 117 [ hcordic ]) [3 hcordic_8->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1265:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 15 10 11 2 (set (reg:SI 119 [ hcordic_8->DMADirection ])
        (mem:SI (plus:SI (reg/v/f:SI 117 [ hcordic ])
                (const_int 20 [0x14])) [1 hcordic_8->DMADirection+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1268:6 728 {*thumb2_movsi_vfp}
     (nil))
(insn 11 15 12 2 (set (reg:SI 114 [ _2 ])
        (mem/v:SI (reg/f:SI 113 [ _1 ]) [1 _1->CSR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1265:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 12 11 13 2 (set (reg:SI 115 [ _3 ])
        (and:SI (reg:SI 114 [ _2 ])
            (const_int -262145 [0xfffffffffffbffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1265:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
        (nil)))
(insn 13 12 14 2 (set (mem/v:SI (reg/f:SI 113 [ _1 ]) [1 _1->CSR+0 S4 A32])
        (reg:SI 115 [ _3 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1265:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 115 [ _3 ])
        (expr_list:REG_DEAD (reg/f:SI 113 [ _1 ])
            (nil))))
(debug_insn 14 13 16 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1268:3 -1
     (nil))
(insn 16 14 17 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 119 [ hcordic_8->DMADirection ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1268:6 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 17 16 18 2 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 31)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1268:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 856416484 (nil)))
 -> 31)
(note 18 17 19 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 19 18 20 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1271:5 -1
     (nil))
(insn 20 19 21 3 (set (reg:SI 120)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1271:27 728 {*thumb2_movsi_vfp}
     (nil))
(insn 21 20 22 3 (set (mem:SI (plus:SI (reg/v/f:SI 117 [ hcordic ])
                (const_int 20 [0x14])) [1 hcordic_8->DMADirection+0 S4 A32])
        (reg:SI 120)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1271:27 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 120)
        (nil)))
(debug_insn 22 21 25 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1274:5 -1
     (nil))
(insn 25 22 26 3 (set (mem/v:QI (plus:SI (reg/v/f:SI 117 [ hcordic ])
                (const_int 33 [0x21])) [0 hcordic_8->State+0 S1 A8])
        (subreg:QI (reg:SI 119 [ hcordic_8->DMADirection ]) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1274:20 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 119 [ hcordic_8->DMADirection ])
        (nil)))
(debug_insn 26 25 27 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1282:5 -1
     (nil))
(insn 27 26 28 3 (set (reg:SI 0 r0)
        (reg/v/f:SI 117 [ hcordic ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1282:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 117 [ hcordic ])
        (nil)))
(call_insn 28 27 31 3 (parallel [
            (call (mem:SI (symbol_ref/i:SI ("HAL_CORDIC_CalculateCpltCallback") [flags 0x3]  <function_decl 00000000068b8f00 HAL_CORDIC_CalculateCpltCallback>) [0 HAL_CORDIC_CalculateCpltCallback S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1282:5 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_CALL_DECL (symbol_ref/i:SI ("HAL_CORDIC_CalculateCpltCallback") [flags 0x3]  <function_decl 00000000068b8f00 HAL_CORDIC_CalculateCpltCallback>)
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(code_label 31 28 32 4 169 (nil) [1 uses])
(note 32 31 34 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(note 34 32 0 NOTE_INSN_DELETED)

;; Function CORDIC_DMAOutCplt (CORDIC_DMAOutCplt, funcdef_no=346, decl_uid=9996, cgraph_uid=350, symbol_order=349)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs


  r121 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r119 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:15000
  r118 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:29000 VFP_LO_REGS:29000 ALL_REGS:29000 MEM:15000
  r116 costs: LO_REGS:2000 HI_REGS:4000 CALLER_SAVE_REGS:4000 EVEN_REG:4000 GENERAL_REGS:4000 VFP_D0_D7_REGS:75000 VFP_LO_REGS:75000 ALL_REGS:75000 MEM:50000
  r115 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r114 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r113 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:45000 MEM:30000


Pass 1 for finding pseudo/allocno costs

    r121: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r120: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r119: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r118: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r117: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r116: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r115: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r121 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r119 costs: GENERAL_REGS:0 MEM:20000
  r118 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r116 costs: LO_REGS:2000 HI_REGS:6000 CALLER_SAVE_REGS:6000 EVEN_REG:6000 GENERAL_REGS:4000 VFP_D0_D7_REGS:90000 VFP_LO_REGS:90000 ALL_REGS:75000 MEM:60000
  r115 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r114 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r113 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:45000 MEM:30000

;;   ======================================================
;;   -- basic block 2 from 26 to 23 -- before reload
;;   ======================================================

;;	  0--> b  0: i   6 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  26 r121=r0                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  1--> b  0: i  15 r118=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i   7 r116=[r121+0x28]                        :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  2--> b  0: i   8 loc r116                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i   9 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  18 r119=0x1                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  10 r113=[r116]                             :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  6--> b  0: i  11 r114=[r113]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  12 r115=r114&0xfffffffffffdffff            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  13 [r113]=r115                             :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  14 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 10--> b  0: i  22 r0=r116                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 11--> b  0: i  16 [r116+0x14]=r118                        :cortex_m4_a:@GENERAL_REGS+0(-1)@VFP_LO_REGS+0(0)
;;	 11--> b  0: i  17 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 12--> b  0: i  20 [r116+0x21]=r119#0                      :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 12--> b  0: i  21 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 13--> b  0: i  23 {call [`HAL_CORDIC_CalculateCpltCallback'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 13
;;   new head = 6
;;   new tail = 23


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


CORDIC_DMAOutCplt

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 12 [ip] 13 [sp] 14 [lr]
;;  ref usage 	r0={3d,2u} r1={2d} r2={2d} r3={2d} r7={1d,2u} r12={2d} r13={1d,3u} r14={2d} r15={1d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={1d} r101={1d} r102={1d,2u} r103={1d,1u} r104={1d} r105={1d} r106={1d} r113={1d,2u} r114={1d,1u} r115={1d,1u} r116={1d,5u} r118={1d,1u} r119={1d,1u} r121={1d,1u} 
;;    total ref usage 136{114d,22u,0e} in 18{17 regular + 1 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 4 3 2 NOTE_INSN_DELETED)
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 26 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1294:3 -1
     (nil))
(insn 26 6 15 2 (set (reg:SI 121)
        (reg:SI 0 r0 [ hdma ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1293:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ hdma ])
        (nil)))
(insn 15 26 7 2 (set (reg:SI 118)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1300:25 728 {*thumb2_movsi_vfp}
     (nil))
(insn 7 15 8 2 (set (reg/v/f:SI 116 [ hcordic ])
        (mem/f:SI (plus:SI (reg:SI 121)
                (const_int 40 [0x28])) [12 hdma_5(D)->Parent+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1294:25 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 121)
        (nil)))
(debug_insn 8 7 9 2 (var_location:SI hcordic (reg/v/f:SI 116 [ hcordic ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1294:25 -1
     (nil))
(debug_insn 9 8 18 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1297:3 -1
     (nil))
(insn 18 9 10 2 (set (reg:SI 119)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1303:18 728 {*thumb2_movsi_vfp}
     (nil))
(insn 10 18 11 2 (set (reg/f:SI 113 [ _1 ])
        (mem/f:SI (reg/v/f:SI 116 [ hcordic ]) [3 hcordic_6->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1297:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 11 10 12 2 (set (reg:SI 114 [ _2 ])
        (mem/v:SI (reg/f:SI 113 [ _1 ]) [1 _1->CSR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1297:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 12 11 13 2 (set (reg:SI 115 [ _3 ])
        (and:SI (reg:SI 114 [ _2 ])
            (const_int -131073 [0xfffffffffffdffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1297:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
        (nil)))
(insn 13 12 14 2 (set (mem/v:SI (reg/f:SI 113 [ _1 ]) [1 _1->CSR+0 S4 A32])
        (reg:SI 115 [ _3 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1297:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 115 [ _3 ])
        (expr_list:REG_DEAD (reg/f:SI 113 [ _1 ])
            (nil))))
(debug_insn 14 13 22 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1300:3 -1
     (nil))
(insn 22 14 16 2 (set (reg:SI 0 r0)
        (reg/v/f:SI 116 [ hcordic ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1311:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 116 [ hcordic ])
        (nil)))
(insn 16 22 17 2 (set (mem:SI (plus:SI (reg/v/f:SI 116 [ hcordic ])
                (const_int 20 [0x14])) [1 hcordic_6->DMADirection+0 S4 A32])
        (reg:SI 118)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1300:25 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 118)
        (nil)))
(debug_insn 17 16 20 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1303:3 -1
     (nil))
(insn 20 17 21 2 (set (mem/v:QI (plus:SI (reg/v/f:SI 116 [ hcordic ])
                (const_int 33 [0x21])) [0 hcordic_6->State+0 S1 A8])
        (subreg:QI (reg:SI 119) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1303:18 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 119)
        (nil)))
(debug_insn 21 20 23 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1311:3 -1
     (nil))
(call_insn 23 21 27 2 (parallel [
            (call (mem:SI (symbol_ref/i:SI ("HAL_CORDIC_CalculateCpltCallback") [flags 0x3]  <function_decl 00000000068b8f00 HAL_CORDIC_CalculateCpltCallback>) [0 HAL_CORDIC_CalculateCpltCallback S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1311:3 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_CALL_DECL (symbol_ref/i:SI ("HAL_CORDIC_CalculateCpltCallback") [flags 0x3]  <function_decl 00000000068b8f00 HAL_CORDIC_CalculateCpltCallback>)
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(note 27 23 0 NOTE_INSN_DELETED)

;; Function HAL_CORDIC_IRQHandler (HAL_CORDIC_IRQHandler, funcdef_no=340, decl_uid=8738, cgraph_uid=344, symbol_order=343)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 12 n_edges 17 count 12 (    1)


HAL_CORDIC_IRQHandler

Dataflow summary:
def_info->table_size = 142, use_info->table_size = 112
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={3d,2u} r1={2d} r2={2d} r3={2d} r7={1d,11u} r12={2d} r13={1d,12u} r14={2d} r15={1d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={7d,4u} r101={1d} r102={1d,11u} r103={1d,10u} r104={1d} r105={1d} r106={1d} r113={1d,10u} r114={1d,1u} r116={1d,1u} r119={1d,2u} r122={1d,1u} r123={1d,1u} r125={1d,1u} r126={1d,3u} r129={1d,1u} r131={1d,1u} r134={1d,3u} r136={1d,1u} r138={1d,1u} r141={1d,1u} r143={1d,18u} r145={1d,1u} r146={1d,1u} r147={2d,2u} r149={1d,1u} r150={1d,1u} r151={2d,2u} r153={1d,1u} r154={1d,1u} r155={1d,1u} r157={1d,1u} 
;;    total ref usage 248{140d,108u,0e} in 82{81 regular + 1 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d2(0){ }d4(1){ }d6(2){ }d8(3){ }d9(7){ }d12(13){ }d14(14){ }d17(16){ }d19(17){ }d21(18){ }d23(19){ }d25(20){ }d27(21){ }d29(22){ }d31(23){ }d33(24){ }d35(25){ }d37(26){ }d39(27){ }d41(28){ }d43(29){ }d45(30){ }d47(31){ }d108(102){ }d109(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 0 )->[2]->( 3 11 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(102){ }u3(103){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 113 114 143 157
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 113 114 143 157
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 143
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 143

( 2 )->[3]->( 4 11 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u10(7){ }u11(13){ }u12(102){ }u13(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 143
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; lr  def 	 100 [cc] 116
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 143
;; live  gen 	 100 [cc] 116
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 143
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 143

( 3 )->[4]->( 5 6 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u17(7){ }u18(13){ }u19(102){ }u20(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 143
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 143
;; lr  def 	 100 [cc] 125 126 129 145 146 147
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 143
;; live  gen 	 100 [cc] 125 126 129 145 146 147
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 126 143
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 126 143

( 4 )->[5]->( 6 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u38(7){ }u39(13){ }u40(102){ }u41(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 126 143
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 126 143
;; lr  def 	 131 149
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 126 143
;; live  gen 	 131 149
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 143
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 143

( 5 4 )->[6]->( 7 9 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u48(7){ }u49(13){ }u50(102){ }u51(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 143
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143
;; lr  def 	 100 [cc] 119
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 143
;; live  gen 	 119
;; live  kill	 100 [cc]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 119 143
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 119 143

( 6 )->[7]->( 8 9 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u55(7){ }u56(13){ }u57(102){ }u58(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 119 143
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 119 143
;; lr  def 	 100 [cc] 134 136 138 150 151
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 119 143
;; live  gen 	 100 [cc] 134 136 138 150 151
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 134 143
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 134 143

( 7 )->[8]->( 9 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u75(7){ }u76(13){ }u77(102){ }u78(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 134 143
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 134 143
;; lr  def 	 141 153
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 134 143
;; live  gen 	 141 153
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 143
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 143

( 6 8 7 )->[9]->( 10 11 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u85(7){ }u86(13){ }u87(102){ }u88(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 143
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143
;; lr  def 	 100 [cc] 154
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 143
;; live  gen 	 154
;; live  kill	 100 [cc]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 143
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 143

( 9 )->[10]->( 11 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u92(7){ }u93(13){ }u94(102){ }u95(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 143
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 143
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 122 123 155
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 143
;; live  gen 	 0 [r0] 122 123 155
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 10 2 3 9 )->[11]->( 1 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u105(7){ }u106(13){ }u107(102){ }u108(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 11 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u109(7){ }u110(13){ }u111(102){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 11 to worklist
  Adding insn 8 to worklist
  Adding insn 23 to worklist
  Adding insn 18 to worklist
  Adding insn 45 to worklist
  Adding insn 42 to worklist
  Adding insn 40 to worklist
  Adding insn 37 to worklist
  Adding insn 35 to worklist
  Adding insn 28 to worklist
  Adding insn 52 to worklist
  Adding insn 49 to worklist
  Adding insn 48 to worklist
  Adding insn 60 to worklist
  Adding insn 86 to worklist
  Adding insn 82 to worklist
  Adding insn 80 to worklist
  Adding insn 77 to worklist
  Adding insn 68 to worklist
  Adding insn 93 to worklist
  Adding insn 90 to worklist
  Adding insn 101 to worklist
  Adding insn 113 to worklist
  Adding insn 110 to worklist
  Adding insn 106 to worklist
  Adding insn 104 to worklist
Finished finding needed instructions:
processing block 11 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp]
processing block 10 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp]
  Adding insn 112 to worklist
  Adding insn 108 to worklist
  Adding insn 105 to worklist
processing block 9 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 143
  Adding insn 99 to worklist
processing block 8 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 143
  Adding insn 92 to worklist
  Adding insn 89 to worklist
processing block 7 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 134 143
  Adding insn 85 to worklist
  Adding insn 76 to worklist
  Adding insn 137 to worklist
  Adding insn 75 to worklist
  Adding insn 67 to worklist
processing block 6 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 119 143
  Adding insn 58 to worklist
processing block 5 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 143
  Adding insn 51 to worklist
processing block 4 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 126 143
  Adding insn 44 to worklist
  Adding insn 136 to worklist
  Adding insn 36 to worklist
  Adding insn 27 to worklist
  Adding insn 26 to worklist
processing block 3 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 143
  Adding insn 22 to worklist
processing block 2 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 143
  Adding insn 10 to worklist
  Adding insn 7 to worklist
  Adding insn 2 to worklist
  Adding insn 138 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 12 n_edges 17 count 12 (    1)

Pass 0 for finding pseudo/allocno costs


  r157 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  r155 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:1005
  r154 costs: LO_REGS:0 HI_REGS:820 CALLER_SAVE_REGS:820 EVEN_REG:820 GENERAL_REGS:820 VFP_D0_D7_REGS:6150 VFP_LO_REGS:6150 ALL_REGS:6150 MEM:4100
  r153 costs: LO_REGS:0 HI_REGS:102 CALLER_SAVE_REGS:102 EVEN_REG:102 GENERAL_REGS:102 VFP_D0_D7_REGS:1530 VFP_LO_REGS:1530 ALL_REGS:1530 MEM:1020
  r151 costs: LO_REGS:0 HI_REGS:204 CALLER_SAVE_REGS:204 EVEN_REG:204 GENERAL_REGS:204 VFP_D0_D7_REGS:5610 VFP_LO_REGS:5610 ALL_REGS:5610 MEM:3162
  r150 costs: LO_REGS:0 HI_REGS:204 CALLER_SAVE_REGS:204 EVEN_REG:204 GENERAL_REGS:204 VFP_D0_D7_REGS:3060 VFP_LO_REGS:3060 ALL_REGS:3060 MEM:2040
  r149 costs: LO_REGS:0 HI_REGS:204 CALLER_SAVE_REGS:204 EVEN_REG:204 GENERAL_REGS:204 VFP_D0_D7_REGS:3060 VFP_LO_REGS:3060 ALL_REGS:3060 MEM:2040
  r147 costs: LO_REGS:0 HI_REGS:410 CALLER_SAVE_REGS:410 EVEN_REG:410 GENERAL_REGS:410 VFP_D0_D7_REGS:11275 VFP_LO_REGS:11275 ALL_REGS:11275 MEM:6355
  r146 costs: LO_REGS:0 HI_REGS:410 CALLER_SAVE_REGS:410 EVEN_REG:410 GENERAL_REGS:410 VFP_D0_D7_REGS:6150 VFP_LO_REGS:6150 ALL_REGS:6150 MEM:4100
  r145 costs: LO_REGS:0 HI_REGS:410 CALLER_SAVE_REGS:410 EVEN_REG:410 GENERAL_REGS:410 VFP_D0_D7_REGS:6150 VFP_LO_REGS:6150 ALL_REGS:6150 MEM:4100
  r143 costs: LO_REGS:134 HI_REGS:134 CALLER_SAVE_REGS:134 EVEN_REG:134 GENERAL_REGS:134 VFP_D0_D7_REGS:52345 VFP_LO_REGS:52345 ALL_REGS:52345 MEM:29230
  r141 costs: LO_REGS:0 HI_REGS:204 CALLER_SAVE_REGS:204 EVEN_REG:204 GENERAL_REGS:204 VFP_D0_D7_REGS:1530 VFP_LO_REGS:1530 ALL_REGS:1530 MEM:1020
  r138 costs: LO_REGS:0 HI_REGS:204 CALLER_SAVE_REGS:204 EVEN_REG:204 GENERAL_REGS:204 VFP_D0_D7_REGS:3060 VFP_LO_REGS:3060 ALL_REGS:3060 MEM:2040
  r136 costs: LO_REGS:0 HI_REGS:408 CALLER_SAVE_REGS:408 EVEN_REG:408 GENERAL_REGS:408 VFP_D0_D7_REGS:3060 VFP_LO_REGS:3060 ALL_REGS:3060 MEM:2040
  r134 costs: LO_REGS:0 HI_REGS:204 CALLER_SAVE_REGS:204 EVEN_REG:204 GENERAL_REGS:204 VFP_D0_D7_REGS:4080 VFP_LO_REGS:4080 ALL_REGS:4080 MEM:2142
  r131 costs: LO_REGS:0 HI_REGS:408 CALLER_SAVE_REGS:408 EVEN_REG:408 GENERAL_REGS:408 VFP_D0_D7_REGS:3060 VFP_LO_REGS:3060 ALL_REGS:3060 MEM:2040
  r129 costs: LO_REGS:0 HI_REGS:410 CALLER_SAVE_REGS:410 EVEN_REG:410 GENERAL_REGS:410 VFP_D0_D7_REGS:6150 VFP_LO_REGS:6150 ALL_REGS:6150 MEM:4100
  r126 costs: LO_REGS:0 HI_REGS:410 CALLER_SAVE_REGS:410 EVEN_REG:410 GENERAL_REGS:410 VFP_D0_D7_REGS:8185 VFP_LO_REGS:8185 ALL_REGS:8185 MEM:4295
  r125 costs: LO_REGS:0 HI_REGS:820 CALLER_SAVE_REGS:820 EVEN_REG:820 GENERAL_REGS:820 VFP_D0_D7_REGS:6150 VFP_LO_REGS:6150 ALL_REGS:6150 MEM:4100
  r123 costs: LO_REGS:0 HI_REGS:134 CALLER_SAVE_REGS:134 EVEN_REG:134 GENERAL_REGS:134 VFP_D0_D7_REGS:2010 VFP_LO_REGS:2010 ALL_REGS:2010 MEM:1340
  r122 costs: LO_REGS:0 HI_REGS:134 CALLER_SAVE_REGS:134 EVEN_REG:134 GENERAL_REGS:134 VFP_D0_D7_REGS:2010 VFP_LO_REGS:2010 ALL_REGS:2010 MEM:1340
  r119 costs: LO_REGS:0 HI_REGS:820 CALLER_SAVE_REGS:820 EVEN_REG:820 GENERAL_REGS:820 VFP_D0_D7_REGS:7680 VFP_LO_REGS:7680 ALL_REGS:7680 MEM:5120
  r116 costs: LO_REGS:0 HI_REGS:1000 CALLER_SAVE_REGS:1000 EVEN_REG:1000 GENERAL_REGS:1000 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r114 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r113 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:51015 VFP_LO_REGS:51015 ALL_REGS:51015 MEM:34010


Pass 1 for finding pseudo/allocno costs

    r157: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r156: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r155: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r154: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r153: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r152: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r151: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r150: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r149: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r148: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r147: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r146: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r145: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r144: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r143: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r142: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r141: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r140: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r139: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r138: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r137: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r136: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r135: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r134: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r133: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r132: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r131: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r130: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r129: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r128: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r127: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r126: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r125: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r124: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r123: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r122: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r121: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r120: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r119: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r118: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r117: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r116: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r115: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r157 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r155 costs: GENERAL_REGS:0 MEM:1340
  r154 costs: LO_REGS:0 HI_REGS:820 CALLER_SAVE_REGS:820 EVEN_REG:820 GENERAL_REGS:820 VFP_D0_D7_REGS:6150 VFP_LO_REGS:6150 ALL_REGS:6150 MEM:4100
  r153 costs: LO_REGS:0 HI_REGS:102 CALLER_SAVE_REGS:102 EVEN_REG:102 GENERAL_REGS:102 VFP_D0_D7_REGS:1530 VFP_LO_REGS:1530 ALL_REGS:1530 MEM:1020
  r151 costs: LO_REGS:0 HI_REGS:204 CALLER_SAVE_REGS:204 EVEN_REG:204 GENERAL_REGS:204 VFP_D0_D7_REGS:6120 VFP_LO_REGS:6120 ALL_REGS:6120 MEM:4080
  r150 costs: LO_REGS:0 HI_REGS:204 CALLER_SAVE_REGS:204 EVEN_REG:204 GENERAL_REGS:204 VFP_D0_D7_REGS:3060 VFP_LO_REGS:3060 ALL_REGS:3060 MEM:2040
  r149 costs: LO_REGS:0 HI_REGS:204 CALLER_SAVE_REGS:204 EVEN_REG:204 GENERAL_REGS:204 VFP_D0_D7_REGS:3060 VFP_LO_REGS:3060 ALL_REGS:3060 MEM:2040
  r147 costs: LO_REGS:0 HI_REGS:410 CALLER_SAVE_REGS:410 EVEN_REG:410 GENERAL_REGS:410 VFP_D0_D7_REGS:12300 VFP_LO_REGS:12300 ALL_REGS:12300 MEM:8200
  r146 costs: LO_REGS:0 HI_REGS:410 CALLER_SAVE_REGS:410 EVEN_REG:410 GENERAL_REGS:410 VFP_D0_D7_REGS:6150 VFP_LO_REGS:6150 ALL_REGS:6150 MEM:4100
  r145 costs: LO_REGS:0 HI_REGS:410 CALLER_SAVE_REGS:410 EVEN_REG:410 GENERAL_REGS:410 VFP_D0_D7_REGS:6150 VFP_LO_REGS:6150 ALL_REGS:6150 MEM:4100
  r143 costs: GENERAL_REGS:134 VFP_D0_D7_REGS:58350 VFP_LO_REGS:58350 ALL_REGS:57345 MEM:38900
  r141 costs: LO_REGS:0 HI_REGS:204 CALLER_SAVE_REGS:204 EVEN_REG:204 GENERAL_REGS:204 VFP_D0_D7_REGS:1530 VFP_LO_REGS:1530 ALL_REGS:1530 MEM:1020
  r138 costs: LO_REGS:0 HI_REGS:204 CALLER_SAVE_REGS:204 EVEN_REG:204 GENERAL_REGS:204 VFP_D0_D7_REGS:3060 VFP_LO_REGS:3060 ALL_REGS:3060 MEM:2040
  r136 costs: LO_REGS:0 HI_REGS:408 CALLER_SAVE_REGS:408 EVEN_REG:408 GENERAL_REGS:408 VFP_D0_D7_REGS:3060 VFP_LO_REGS:3060 ALL_REGS:3060 MEM:2040
  r134 costs: LO_REGS:0 HI_REGS:204 CALLER_SAVE_REGS:204 EVEN_REG:204 GENERAL_REGS:204 VFP_D0_D7_REGS:4590 VFP_LO_REGS:4590 ALL_REGS:4590 MEM:3060
  r131 costs: LO_REGS:0 HI_REGS:408 CALLER_SAVE_REGS:408 EVEN_REG:408 GENERAL_REGS:408 VFP_D0_D7_REGS:3060 VFP_LO_REGS:3060 ALL_REGS:3060 MEM:2040
  r129 costs: LO_REGS:0 HI_REGS:410 CALLER_SAVE_REGS:410 EVEN_REG:410 GENERAL_REGS:410 VFP_D0_D7_REGS:6150 VFP_LO_REGS:6150 ALL_REGS:6150 MEM:4100
  r126 costs: LO_REGS:0 HI_REGS:410 CALLER_SAVE_REGS:410 EVEN_REG:410 GENERAL_REGS:410 VFP_D0_D7_REGS:9210 VFP_LO_REGS:9210 ALL_REGS:9210 MEM:6140
  r125 costs: LO_REGS:0 HI_REGS:820 CALLER_SAVE_REGS:820 EVEN_REG:820 GENERAL_REGS:820 VFP_D0_D7_REGS:6150 VFP_LO_REGS:6150 ALL_REGS:6150 MEM:4100
  r123 costs: LO_REGS:0 HI_REGS:134 CALLER_SAVE_REGS:134 EVEN_REG:134 GENERAL_REGS:134 VFP_D0_D7_REGS:2010 VFP_LO_REGS:2010 ALL_REGS:2010 MEM:1340
  r122 costs: LO_REGS:0 HI_REGS:134 CALLER_SAVE_REGS:134 EVEN_REG:134 GENERAL_REGS:134 VFP_D0_D7_REGS:2010 VFP_LO_REGS:2010 ALL_REGS:2010 MEM:1340
  r119 costs: LO_REGS:0 HI_REGS:820 CALLER_SAVE_REGS:820 EVEN_REG:820 GENERAL_REGS:820 VFP_D0_D7_REGS:7680 VFP_LO_REGS:7680 ALL_REGS:7680 MEM:5120
  r116 costs: LO_REGS:0 HI_REGS:1000 CALLER_SAVE_REGS:1000 EVEN_REG:1000 GENERAL_REGS:1000 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r114 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r113 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:51015 VFP_LO_REGS:51015 ALL_REGS:51015 MEM:34010

;;   ======================================================
;;   -- basic block 2 from 138 to 11 -- before reload
;;   ======================================================

;;	  0--> b  0: i   6 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 138 r157=r0                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  1--> b  0: i   2 r143=r157                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i   7 r113=[r143]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i   8 r114=[r113]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  10 cc=cmp(zxt(r114,0x1,0x10),0)            :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  11 pc={(cc==0)?L116:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 8
;;   new head = 6
;;   new tail = 11

;;   ======================================================
;;   -- basic block 3 from 17 to 23 -- before reload
;;   ======================================================

;;	  0--> b  0: i  17 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  18 r116=[r113]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  22 cc=cmp(r116,0)                          :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  23 pc={(cc>=0)?L116:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 17
;;   new tail = 23

;;   ======================================================
;;   -- basic block 4 from 25 to 45 -- before reload
;;   ======================================================

;;	  0--> b  0: i  25 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  36 r126=[r143+0x8]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  26 r146=[r143+0x10]                        :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  2--> b  0: i 136 r147=r126                               :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  35 r125=[r113+0x8]                         :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  4--> b  0: i  27 r145=r146-0x1                           :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  5--> b  0: i  28 [r143+0x10]=r145                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  29 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  30 loc r143+0x8                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  31 loc r143                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  32 loc D#4                                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  33 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  34 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  37 [r147++]=r125                           :cortex_m4_a*2:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  38 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  42 r129=[r113]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  40 [r143+0x8]=r147                         :cortex_m4_a:@GENERAL_REGS+0(-1)@VFP_LO_REGS+0(0)
;;	  9--> b  0: i  41 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 10--> b  0: i  44 cc=cmp(zxt(r129,0x1,0x13),0)            :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 11--> b  0: i  45 pc={(cc==0)?L53:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 11
;;   new head = 25
;;   new tail = 45

;;   ======================================================
;;   -- basic block 5 from 47 to 52 -- before reload
;;   ======================================================

;;	  0--> b  0: i  47 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  48 r131=[r113+0x8]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  51 r149=r126+0x8                           :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  49 [r126+0x4]=r131                         :cortex_m4_a:@GENERAL_REGS+0(-1)@VFP_LO_REGS+0(0)
;;	  2--> b  0: i  50 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  52 [r143+0x8]=r149                         :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 47
;;   new tail = 52

;;   ======================================================
;;   -- basic block 6 from 55 to 60 -- before reload
;;   ======================================================

;;	  0--> b  0: i  55 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  56 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  57 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  58 r119=[r143+0xc]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  60 {pc={(r119==0)?L94:pc};clobber cc;}     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 2
;;   new head = 55
;;   new tail = 60

;;   ======================================================
;;   -- basic block 7 from 66 to 86 -- before reload
;;   ======================================================

;;	  0--> b  0: i  66 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  75 r134=[r143+0x4]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  67 r150=r119-0x1                           :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  2--> b  0: i 137 r151=r134                               :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  68 [r143+0xc]=r150                         :cortex_m4_a:@GENERAL_REGS+0(-1)@VFP_LO_REGS+0(0)
;;	  3--> b  0: i  69 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  70 loc r143+0x4                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  71 loc r143                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  72 loc D#3                                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  73 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  74 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  76 r136=[r151++]                           :cortex_m4_a,cortex_m4_b:GENERAL_REGS+2(1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  77 [r113+0x4]=r136                         :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  78 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  82 r138=[r113]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  80 [r143+0x4]=r151                         :cortex_m4_a:@GENERAL_REGS+0(-1)@VFP_LO_REGS+0(0)
;;	  7--> b  0: i  81 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  85 cc=cmp(zxt(r138,0x1,0x14),0)            :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  86 pc={(cc==0)?L94:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 9
;;   new head = 66
;;   new tail = 86

;;   ======================================================
;;   -- basic block 8 from 88 to 93 -- before reload
;;   ======================================================

;;	  0--> b  0: i  88 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  89 r141=[r134+0x4]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  92 r153=r134+0x8                           :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  90 [r113+0x4]=r141                         :cortex_m4_a:@GENERAL_REGS+0(-1)@VFP_LO_REGS+0(0)
;;	  2--> b  0: i  91 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  93 [r143+0x4]=r153                         :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 88
;;   new tail = 93

;;   ======================================================
;;   -- basic block 9 from 96 to 101 -- before reload
;;   ======================================================

;;	  0--> b  0: i  96 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  97 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  98 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  99 r154=[r143+0x10]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 101 {pc={(r154!=0)?L116:pc};clobber cc;}    :cortex_m4_ex*3:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 2
;;   new head = 96
;;   new tail = 101

;;   ======================================================
;;   -- basic block 10 from 103 to 113 -- before reload
;;   ======================================================

;;	  0--> b  0: i 103 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 104 r122=[r113]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 108 r155=0x1                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 105 r123=r122&0xfffffffffffeffff            :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  3--> b  0: i 106 [r113]=r123                             :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 107 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 112 r0=r143                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 110 [r143+0x21]=r155#0                      :cortex_m4_a:@GENERAL_REGS+0(-1)@VFP_LO_REGS+0(0)
;;	  5--> b  0: i 111 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 113 {call [`HAL_CORDIC_CalculateCpltCallback'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 6
;;   new head = 103
;;   new tail = 113


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


HAL_CORDIC_IRQHandler

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={3d,2u} r1={2d} r2={2d} r3={2d} r7={1d,11u} r12={2d} r13={1d,12u} r14={2d} r15={1d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={7d,4u} r101={1d} r102={1d,11u} r103={1d,10u} r104={1d} r105={1d} r106={1d} r113={1d,10u} r114={1d,1u} r116={1d,1u} r119={1d,2u} r122={1d,1u} r123={1d,1u} r125={1d,1u} r126={1d,3u} r129={1d,1u} r131={1d,1u} r134={1d,3u} r136={1d,1u} r138={1d,1u} r141={1d,1u} r143={1d,18u} r145={1d,1u} r146={1d,1u} r147={2d,2u} r149={1d,1u} r150={1d,1u} r151={2d,2u} r153={1d,1u} r154={1d,1u} r155={1d,1u} r157={1d,1u} 
;;    total ref usage 248{140d,108u,0e} in 82{81 regular + 1 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 4 9 2 NOTE_INSN_FUNCTION_BEG)
(note 9 3 6 2 NOTE_INSN_DELETED)
(debug_insn 6 9 138 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1105:3 -1
     (nil))
(insn 138 6 2 2 (set (reg:SI 157)
        (reg:SI 0 r0 [ hcordic ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1102:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ hcordic ])
        (nil)))
(insn 2 138 7 2 (set (reg/v/f:SI 143 [ hcordic ])
        (reg:SI 157)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1102:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 157)
        (nil)))
(insn 7 2 8 2 (set (reg/f:SI 113 [ _1 ])
        (mem/f:SI (reg/v/f:SI 143 [ hcordic ]) [3 hcordic_15(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1105:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 8 7 10 2 (set (reg:SI 114 [ _2 ])
        (mem/v:SI (reg/f:SI 113 [ _1 ]) [1 _1->CSR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1105:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 10 8 11 2 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 114 [ _2 ])
                (const_int 1 [0x1])
                (const_int 16 [0x10]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1105:6 93 {*zeroextractsi_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
        (nil)))
(jump_insn 11 10 16 2 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 116)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1105:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 116)
(note 16 11 17 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 17 16 18 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1107:5 -1
     (nil))
(insn 18 17 22 3 (set (reg:SI 116 [ _4 ])
        (mem/v:SI (reg/f:SI 113 [ _1 ]) [1 _1->CSR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1107:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 22 18 23 3 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 116 [ _4 ])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1107:58 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 116 [ _4 ])
        (nil)))
(jump_insn 23 22 24 3 (set (pc)
        (if_then_else (ge (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 116)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1107:58 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 633507684 (nil)))
 -> 116)
(note 24 23 43 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(note 43 24 25 4 NOTE_INSN_DELETED)
(debug_insn 25 43 36 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1110:7 -1
     (nil))
(insn 36 25 26 4 (set (reg/f:SI 126 [ _23 ])
        (mem/f:SI (plus:SI (reg/v/f:SI 143 [ hcordic ])
                (const_int 8 [0x8])) [2 MEM[(int32_t * *)hcordic_15(D) + 8B]+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1239:4 728 {*thumb2_movsi_vfp}
     (nil))
(insn 26 36 136 4 (set (reg:SI 146 [ hcordic_15(D)->NbCalcToGet ])
        (mem:SI (plus:SI (reg/v/f:SI 143 [ hcordic ])
                (const_int 16 [0x10])) [1 hcordic_15(D)->NbCalcToGet+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1110:27 728 {*thumb2_movsi_vfp}
     (nil))
(insn 136 26 35 4 (set (reg/f:SI 147)
        (reg/f:SI 126 [ _23 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1239:15 728 {*thumb2_movsi_vfp}
     (nil))
(insn 35 136 27 4 (set (reg:SI 125 [ _22 ])
        (mem/v:SI (plus:SI (reg/f:SI 113 [ _1 ])
                (const_int 8 [0x8])) [1 _1->RDATA+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1239:26 728 {*thumb2_movsi_vfp}
     (nil))
(insn 27 35 28 4 (set (reg:SI 145)
        (plus:SI (reg:SI 146 [ hcordic_15(D)->NbCalcToGet ])
            (const_int -1 [0xffffffffffffffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1110:27 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 146 [ hcordic_15(D)->NbCalcToGet ])
        (nil)))
(insn 28 27 29 4 (set (mem:SI (plus:SI (reg/v/f:SI 143 [ hcordic ])
                (const_int 16 [0x10])) [1 hcordic_15(D)->NbCalcToGet+0 S4 A32])
        (reg:SI 145)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1110:27 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 145)
        (nil)))
(debug_insn 29 28 30 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1113:7 -1
     (nil))
(debug_insn 30 29 31 4 (var_location:SI D#4 (plus:SI (reg/v/f:SI 143 [ hcordic ])
        (const_int 8 [0x8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1113:7 -1
     (nil))
(debug_insn 31 30 32 4 (var_location:SI hcordic (reg/v/f:SI 143 [ hcordic ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1113:7 -1
     (nil))
(debug_insn 32 31 33 4 (var_location:SI ppOutBuff (debug_expr:SI D#4)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1113:7 -1
     (nil))
(debug_insn 33 32 34 4 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1236:13 -1
     (nil))
(debug_insn 34 33 37 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1239:3 -1
     (nil))
(insn 37 34 38 4 (set (mem:SI (post_inc:SI (reg/f:SI 147)) [1 *_23+0 S4 A32])
        (reg:SI 125 [ _22 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1239:15 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 125 [ _22 ])
        (expr_list:REG_INC (reg/f:SI 147)
            (nil))))
(debug_insn 38 37 42 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1242:3 -1
     (nil))
(insn 42 38 40 4 (set (reg:SI 129 [ _26 ])
        (mem/v:SI (reg/f:SI 113 [ _1 ]) [1 _1->CSR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1245:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 40 42 41 4 (set (mem/f:SI (plus:SI (reg/v/f:SI 143 [ hcordic ])
                (const_int 8 [0x8])) [2 MEM[(int32_t * *)hcordic_15(D) + 8B]+0 S4 A32])
        (reg/f:SI 147)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1242:15 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 147)
        (nil)))
(debug_insn 41 40 44 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1245:3 -1
     (nil))
(insn 44 41 45 4 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 129 [ _26 ])
                (const_int 1 [0x1])
                (const_int 19 [0x13]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1245:6 93 {*zeroextractsi_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 129 [ _26 ])
        (nil)))
(jump_insn 45 44 46 4 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 53)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1245:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 53)
(note 46 45 47 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 47 46 48 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1248:5 -1
     (nil))
(insn 48 47 51 5 (set (reg:SI 131 [ _28 ])
        (mem/v:SI (plus:SI (reg/f:SI 113 [ _1 ])
                (const_int 8 [0x8])) [1 _1->RDATA+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1248:28 728 {*thumb2_movsi_vfp}
     (nil))
(insn 51 48 49 5 (set (reg/f:SI 149)
        (plus:SI (reg/f:SI 126 [ _23 ])
            (const_int 8 [0x8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1251:17 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg/f:SI 126 [ _23 ])
        (nil)))
(insn 49 51 50 5 (set (mem:SI (plus:SI (reg/f:SI 126 [ _23 ])
                (const_int 4 [0x4])) [1 MEM[(int32_t *)_23 + 4B]+0 S4 A32])
        (reg:SI 131 [ _28 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1248:17 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 131 [ _28 ])
        (nil)))
(debug_insn 50 49 52 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1251:5 -1
     (nil))
(insn 52 50 53 5 (set (mem/f:SI (plus:SI (reg/v/f:SI 143 [ hcordic ])
                (const_int 8 [0x8])) [2 MEM[(int32_t * *)hcordic_15(D) + 8B]+0 S4 A32])
        (reg/f:SI 149)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1251:17 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 149)
        (nil)))
(code_label 53 52 54 6 179 (nil) [1 uses])
(note 54 53 59 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(note 59 54 55 6 NOTE_INSN_DELETED)
(debug_insn 55 59 56 6 (var_location:SI hcordic (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1113:7 -1
     (nil))
(debug_insn 56 55 57 6 (var_location:SI ppOutBuff (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1113:7 -1
     (nil))
(debug_insn 57 56 58 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1116:7 -1
     (nil))
(insn 58 57 60 6 (set (reg:SI 119 [ _7 ])
        (mem:SI (plus:SI (reg/v/f:SI 143 [ hcordic ])
                (const_int 12 [0xc])) [1 hcordic_15(D)->NbCalcToOrder+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1116:18 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 60 58 65 6 (parallel [
            (set (pc)
                (if_then_else (eq (reg:SI 119 [ _7 ])
                        (const_int 0 [0]))
                    (label_ref:SI 94)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1116:10 1024 {*thumb2_cbz}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 94)
(note 65 60 84 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(note 84 65 66 7 NOTE_INSN_DELETED)
(debug_insn 66 84 75 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1119:9 -1
     (nil))
(insn 75 66 67 7 (set (reg/f:SI 134 [ _31 ])
        (mem/f:SI (plus:SI (reg/v/f:SI 143 [ hcordic ])
                (const_int 4 [0x4])) [2 MEM[(int32_t * *)hcordic_15(D) + 4B]+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1213:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 67 75 137 7 (set (reg:SI 150)
        (plus:SI (reg:SI 119 [ _7 ])
            (const_int -1 [0xffffffffffffffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1119:31 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 119 [ _7 ])
        (nil)))
(insn 137 67 68 7 (set (reg/f:SI 151)
        (reg/f:SI 134 [ _31 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1213:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 68 137 69 7 (set (mem:SI (plus:SI (reg/v/f:SI 143 [ hcordic ])
                (const_int 12 [0xc])) [1 hcordic_15(D)->NbCalcToOrder+0 S4 A32])
        (reg:SI 150)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1119:31 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 150)
        (nil)))
(debug_insn 69 68 70 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1123:9 -1
     (nil))
(debug_insn 70 69 71 7 (var_location:SI D#3 (plus:SI (reg/v/f:SI 143 [ hcordic ])
        (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1123:9 -1
     (nil))
(debug_insn 71 70 72 7 (var_location:SI hcordic (reg/v/f:SI 143 [ hcordic ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1123:9 -1
     (nil))
(debug_insn 72 71 73 7 (var_location:SI ppInBuff (debug_expr:SI D#3)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1123:9 -1
     (nil))
(debug_insn 73 72 74 7 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1210:13 -1
     (nil))
(debug_insn 74 73 76 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1213:3 -1
     (nil))
(insn 76 74 77 7 (set (reg:SI 136 [ _33 ])
        (mem:SI (post_inc:SI (reg/f:SI 151)) [1 *_31+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1213:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_INC (reg/f:SI 151)
        (nil)))
(insn 77 76 78 7 (set (mem/v:SI (plus:SI (reg/f:SI 113 [ _1 ])
                (const_int 4 [0x4])) [1 _1->WDATA+0 S4 A32])
        (reg:SI 136 [ _33 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1213:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 136 [ _33 ])
        (nil)))
(debug_insn 78 77 82 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1216:3 -1
     (nil))
(insn 82 78 80 7 (set (reg:SI 138 [ _35 ])
        (mem/v:SI (reg/f:SI 113 [ _1 ]) [1 _1->CSR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1219:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 80 82 81 7 (set (mem/f:SI (plus:SI (reg/v/f:SI 143 [ hcordic ])
                (const_int 4 [0x4])) [2 MEM[(int32_t * *)hcordic_15(D) + 4B]+0 S4 A32])
        (reg/f:SI 151)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1216:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 151)
        (nil)))
(debug_insn 81 80 85 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1219:3 -1
     (nil))
(insn 85 81 86 7 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 138 [ _35 ])
                (const_int 1 [0x1])
                (const_int 20 [0x14]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1219:6 93 {*zeroextractsi_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 138 [ _35 ])
        (nil)))
(jump_insn 86 85 87 7 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 94)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1219:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 94)
(note 87 86 88 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(debug_insn 88 87 89 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1222:5 -1
     (nil))
(insn 89 88 92 8 (set (reg:SI 141 [ _38 ])
        (mem:SI (plus:SI (reg/f:SI 134 [ _31 ])
                (const_int 4 [0x4])) [1 MEM[(int32_t *)_31 + 4B]+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1222:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 92 89 90 8 (set (reg/f:SI 153)
        (plus:SI (reg/f:SI 134 [ _31 ])
            (const_int 8 [0x8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1225:16 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg/f:SI 134 [ _31 ])
        (nil)))
(insn 90 92 91 8 (set (mem/v:SI (plus:SI (reg/f:SI 113 [ _1 ])
                (const_int 4 [0x4])) [1 _1->WDATA+0 S4 A32])
        (reg:SI 141 [ _38 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1222:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 141 [ _38 ])
        (nil)))
(debug_insn 91 90 93 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1225:5 -1
     (nil))
(insn 93 91 94 8 (set (mem/f:SI (plus:SI (reg/v/f:SI 143 [ hcordic ])
                (const_int 4 [0x4])) [2 MEM[(int32_t * *)hcordic_15(D) + 4B]+0 S4 A32])
        (reg/f:SI 153)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1225:16 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 153)
        (nil)))
(code_label 94 93 95 9 181 (nil) [2 uses])
(note 95 94 100 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(note 100 95 96 9 NOTE_INSN_DELETED)
(debug_insn 96 100 97 9 (var_location:SI hcordic (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1123:9 -1
     (nil))
(debug_insn 97 96 98 9 (var_location:SI ppInBuff (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1123:9 -1
     (nil))
(debug_insn 98 97 99 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1127:7 -1
     (nil))
(insn 99 98 101 9 (set (reg:SI 154 [ hcordic_15(D)->NbCalcToGet ])
        (mem:SI (plus:SI (reg/v/f:SI 143 [ hcordic ])
                (const_int 16 [0x10])) [1 hcordic_15(D)->NbCalcToGet+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1127:10 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 101 99 102 9 (parallel [
            (set (pc)
                (if_then_else (ne (reg:SI 154 [ hcordic_15(D)->NbCalcToGet ])
                        (const_int 0 [0]))
                    (label_ref:SI 116)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1127:10 1025 {*thumb2_cbnz}
     (expr_list:REG_DEAD (reg:SI 154 [ hcordic_15(D)->NbCalcToGet ])
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (int_list:REG_BR_PROB 719407028 (nil))))
 -> 116)
(note 102 101 103 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(debug_insn 103 102 104 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1130:9 -1
     (nil))
(insn 104 103 108 10 (set (reg:SI 122 [ _10 ])
        (mem/v:SI (reg/f:SI 113 [ _1 ]) [1 _1->CSR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1130:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 108 104 105 10 (set (reg:SI 155)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1133:24 728 {*thumb2_movsi_vfp}
     (nil))
(insn 105 108 106 10 (set (reg:SI 123 [ _11 ])
        (and:SI (reg:SI 122 [ _10 ])
            (const_int -65537 [0xfffffffffffeffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1130:9 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 122 [ _10 ])
        (nil)))
(insn 106 105 107 10 (set (mem/v:SI (reg/f:SI 113 [ _1 ]) [1 _1->CSR+0 S4 A32])
        (reg:SI 123 [ _11 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1130:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 123 [ _11 ])
        (expr_list:REG_DEAD (reg/f:SI 113 [ _1 ])
            (nil))))
(debug_insn 107 106 112 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1133:9 -1
     (nil))
(insn 112 107 110 10 (set (reg:SI 0 r0)
        (reg/v/f:SI 143 [ hcordic ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1141:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 143 [ hcordic ])
        (nil)))
(insn 110 112 111 10 (set (mem/v:QI (plus:SI (reg/v/f:SI 143 [ hcordic ])
                (const_int 33 [0x21])) [0 hcordic_15(D)->State+0 S1 A8])
        (subreg:QI (reg:SI 155) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1133:24 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 155)
        (nil)))
(debug_insn 111 110 113 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1141:9 -1
     (nil))
(call_insn 113 111 116 10 (parallel [
            (call (mem:SI (symbol_ref/i:SI ("HAL_CORDIC_CalculateCpltCallback") [flags 0x3]  <function_decl 00000000068b8f00 HAL_CORDIC_CalculateCpltCallback>) [0 HAL_CORDIC_CalculateCpltCallback S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1141:9 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_CALL_DECL (symbol_ref/i:SI ("HAL_CORDIC_CalculateCpltCallback") [flags 0x3]  <function_decl 00000000068b8f00 HAL_CORDIC_CalculateCpltCallback>)
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(code_label 116 113 117 11 175 (nil) [3 uses])
(note 117 116 139 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(note 139 117 0 NOTE_INSN_DELETED)

;; Function HAL_CORDIC_GetState (HAL_CORDIC_GetState, funcdef_no=341, decl_uid=8740, cgraph_uid=345, symbol_order=344)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs


  r119 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  r117 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r114 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000


Pass 1 for finding pseudo/allocno costs

    r119: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r118: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r117: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r116: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r115: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r114: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r113: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r119 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r117 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r114 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000

;;   ======================================================
;;   -- basic block 2 from 18 to 16 -- before reload
;;   ======================================================

;;	  0--> b  0: i   6 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  18 r119=r0                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  1--> b  0: i   2 r114=r119                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i   8 r117=zxn([r114+0x21])                   :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  15 r0=r117                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  16 use r0                                  :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 6
;;   new head = 6
;;   new tail = 16


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


HAL_CORDIC_GetState

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0]
;;  ref usage 	r0={2d,3u} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r114={1d,1u} r117={1d,1u} r119={1d,1u} 
;;    total ref usage 42{29d,13u,0e} in 6{6 regular + 0 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 4 10 2 NOTE_INSN_FUNCTION_BEG)
(note 10 3 6 2 NOTE_INSN_DELETED)
(debug_insn 6 10 18 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1175:3 -1
     (nil))
(insn 18 6 2 2 (set (reg:SI 119)
        (reg:SI 0 r0 [ hcordic ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1173:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ hcordic ])
        (nil)))
(insn 2 18 8 2 (set (reg/v/f:SI 114 [ hcordic ])
        (reg:SI 119)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1173:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 119)
        (nil)))
(insn 8 2 15 2 (set (reg:SI 117 [ hcordic_2(D)->State ])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 114 [ hcordic ])
                    (const_int 33 [0x21])) [0 hcordic_2(D)->State+0 S1 A8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1175:17 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg/v/f:SI 114 [ hcordic ])
        (nil)))
(insn 15 8 16 2 (set (reg/i:SI 0 r0)
        (reg:SI 117 [ hcordic_2(D)->State ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1176:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 117 [ hcordic_2(D)->State ])
        (nil)))
(insn 16 15 19 2 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1176:1 -1
     (nil))
(note 19 16 0 NOTE_INSN_DELETED)

;; Function HAL_CORDIC_GetError (HAL_CORDIC_GetError, funcdef_no=342, decl_uid=8742, cgraph_uid=346, symbol_order=345)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs


  r116 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  r114 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  r113 costs: LO_REGS:2000 HI_REGS:4000 CALLER_SAVE_REGS:4000 EVEN_REG:4000 GENERAL_REGS:4000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000


Pass 1 for finding pseudo/allocno costs

    r116: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r115: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r114: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r113: preferred LO_REGS, alternative ALL_REGS, allocno ALL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r116 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r114 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r113 costs: LO_REGS:2000 HI_REGS:6000 CALLER_SAVE_REGS:6000 EVEN_REG:6000 GENERAL_REGS:4000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000

;;   ======================================================
;;   -- basic block 2 from 14 to 12 -- before reload
;;   ======================================================

;;	  0--> b  0: i   6 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  14 r116=r0                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  1--> b  0: i   2 r114=r116                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i   7 r113=[r114+0x24]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  11 r0=r113                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  12 use r0                                  :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 6
;;   new head = 6
;;   new tail = 12


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


HAL_CORDIC_GetError

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0]
;;  ref usage 	r0={2d,3u} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,1u} r114={1d,1u} r116={1d,1u} 
;;    total ref usage 42{29d,13u,0e} in 6{6 regular + 0 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 4 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 14 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1188:3 -1
     (nil))
(insn 14 6 2 2 (set (reg:SI 116)
        (reg:SI 0 r0 [ hcordic ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1186:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ hcordic ])
        (nil)))
(insn 2 14 7 2 (set (reg/v/f:SI 114 [ hcordic ])
        (reg:SI 116)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1186:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 116)
        (nil)))
(insn 7 2 11 2 (set (reg:SI 113 [ <retval> ])
        (mem/v:SI (plus:SI (reg/v/f:SI 114 [ hcordic ])
                (const_int 36 [0x24])) [1 hcordic_2(D)->ErrorCode+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1188:17 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 114 [ hcordic ])
        (nil)))
(insn 11 7 12 2 (set (reg/i:SI 0 r0)
        (reg:SI 113 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1189:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 113 [ <retval> ])
        (nil)))
(insn 12 11 15 2 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cordic.c":1189:1 -1
     (nil))
(note 15 12 0 NOTE_INSN_DELETED)
