// Seed: 2185053793
`timescale 1 ps / 1ps
module module_0 (
    input id_0,
    output logic id_1,
    output id_2,
    output id_3
);
  type_8(
      1, id_3, id_1 - id_2
  );
  logic id_4;
  logic id_5;
  logic id_6;
endmodule
