Simulator report for lab4
Sun Dec 15 15:09:12 2024
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. |lab4|lpm_ram_dq0:inst7|altsyncram:altsyncram_component|altsyncram_hkc1:auto_generated|ALTSYNCRAM
  6. |lab4|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_sh71:auto_generated|ALTSYNCRAM
  7. Coverage Summary
  8. Complete 1/0-Value Coverage
  9. Missing 1-Value Coverage
 10. Missing 0-Value Coverage
 11. Simulator INI Usage
 12. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 1.0 us       ;
; Simulation Netlist Size     ; 397 nodes    ;
; Simulation Coverage         ;      66.75 % ;
; Total Number of Transitions ; 4025         ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Stratix II   ;
+-----------------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                      ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Option                                                                                     ; Setting    ; Default Value ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Simulation mode                                                                            ; Functional ; Timing        ;
; Start time                                                                                 ; 0 ns       ; 0 ns          ;
; Simulation results format                                                                  ; CVWF       ;               ;
; Add pins automatically to simulation output waveforms                                      ; On         ; On            ;
; Check outputs                                                                              ; Off        ; Off           ;
; Report simulation coverage                                                                 ; On         ; On            ;
; Display complete 1/0 value coverage report                                                 ; On         ; On            ;
; Display missing 1-value coverage report                                                    ; On         ; On            ;
; Display missing 0-value coverage report                                                    ; On         ; On            ;
; Detect setup and hold time violations                                                      ; Off        ; Off           ;
; Detect glitches                                                                            ; Off        ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off        ; Off           ;
; Generate Signal Activity File                                                              ; Off        ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off        ; Off           ;
; Group bus channels in simulation results                                                   ; Off        ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On         ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off        ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; Off        ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto       ; Auto          ;
+--------------------------------------------------------------------------------------------+------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II to view the waveform report data.


+---------------------------------------------------------------------------------------------------+
; |lab4|lpm_ram_dq0:inst7|altsyncram:altsyncram_component|altsyncram_hkc1:auto_generated|ALTSYNCRAM ;
+---------------------------------------------------------------------------------------------------+
Please refer to fitter text-based report (*.fit.rpt) to view logical memory report content in ASCII.


+-----------------------------------------------------------------------------------------------+
; |lab4|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_sh71:auto_generated|ALTSYNCRAM ;
+-----------------------------------------------------------------------------------------------+
Please refer to fitter text-based report (*.fit.rpt) to view logical memory report content in ASCII.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      66.75 % ;
; Total nodes checked                                 ; 397          ;
; Total output ports checked                          ; 406          ;
; Total output ports with complete 1/0-value coverage ; 271          ;
; Total output ports with no 1/0-value coverage       ; 95           ;
; Total output ports with no 1-value coverage         ; 113          ;
; Total output ports with no 0-value coverage         ; 117          ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                                                                                                                 ;
+-------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                         ; Output Port Name                                                                                                     ; Output Port Type ;
+-------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+------------------+
; |lab4|read_rom                                                                                                    ; |lab4|read_rom                                                                                                       ; pin_out          ;
; |lab4|clk                                                                                                         ; |lab4|clk                                                                                                            ; out              ;
; |lab4|gdfx_temp0[8]                                                                                               ; |lab4|gdfx_temp0[8]                                                                                                  ; out0             ;
; |lab4|gdfx_temp0[7]                                                                                               ; |lab4|gdfx_temp0[7]                                                                                                  ; out0             ;
; |lab4|gdfx_temp0[6]                                                                                               ; |lab4|gdfx_temp0[6]                                                                                                  ; out0             ;
; |lab4|gdfx_temp0[5]                                                                                               ; |lab4|gdfx_temp0[5]                                                                                                  ; out0             ;
; |lab4|gdfx_temp0[4]                                                                                               ; |lab4|gdfx_temp0[4]                                                                                                  ; out0             ;
; |lab4|gdfx_temp0[3]                                                                                               ; |lab4|gdfx_temp0[3]                                                                                                  ; out0             ;
; |lab4|gdfx_temp0[2]                                                                                               ; |lab4|gdfx_temp0[2]                                                                                                  ; out0             ;
; |lab4|gdfx_temp0[1]                                                                                               ; |lab4|gdfx_temp0[1]                                                                                                  ; out0             ;
; |lab4|gdfx_temp0[0]                                                                                               ; |lab4|gdfx_temp0[0]                                                                                                  ; out0             ;
; |lab4|clk_3                                                                                                       ; |lab4|clk_3                                                                                                          ; pin_out          ;
; |lab4|clk_2                                                                                                       ; |lab4|clk_2                                                                                                          ; pin_out          ;
; |lab4|clk_1                                                                                                       ; |lab4|clk_1                                                                                                          ; pin_out          ;
; |lab4|clk_0                                                                                                       ; |lab4|clk_0                                                                                                          ; pin_out          ;
; |lab4|sel[1]                                                                                                      ; |lab4|sel[1]                                                                                                         ; pin_out          ;
; |lab4|sel[0]                                                                                                      ; |lab4|sel[0]                                                                                                         ; pin_out          ;
; |lab4|read_ram                                                                                                    ; |lab4|read_ram                                                                                                       ; pin_out          ;
; |lab4|FL                                                                                                          ; |lab4|FL                                                                                                             ; pin_out          ;
; |lab4|_AR[4]                                                                                                      ; |lab4|_AR[4]                                                                                                         ; pin_out          ;
; |lab4|_AR[2]                                                                                                      ; |lab4|_AR[2]                                                                                                         ; pin_out          ;
; |lab4|_AR[1]                                                                                                      ; |lab4|_AR[1]                                                                                                         ; pin_out          ;
; |lab4|_AR[0]                                                                                                      ; |lab4|_AR[0]                                                                                                         ; pin_out          ;
; |lab4|_DR[1]                                                                                                      ; |lab4|_DR[1]                                                                                                         ; pin_out          ;
; |lab4|_DR[0]                                                                                                      ; |lab4|_DR[0]                                                                                                         ; pin_out          ;
; |lab4|_IR[1]                                                                                                      ; |lab4|_IR[1]                                                                                                         ; pin_out          ;
; |lab4|_IR[0]                                                                                                      ; |lab4|_IR[0]                                                                                                         ; pin_out          ;
; |lab4|address[7]                                                                                                  ; |lab4|address[7]                                                                                                     ; pin_out          ;
; |lab4|address[6]                                                                                                  ; |lab4|address[6]                                                                                                     ; pin_out          ;
; |lab4|address[5]                                                                                                  ; |lab4|address[5]                                                                                                     ; pin_out          ;
; |lab4|address[4]                                                                                                  ; |lab4|address[4]                                                                                                     ; pin_out          ;
; |lab4|address[3]                                                                                                  ; |lab4|address[3]                                                                                                     ; pin_out          ;
; |lab4|address[2]                                                                                                  ; |lab4|address[2]                                                                                                     ; pin_out          ;
; |lab4|address[1]                                                                                                  ; |lab4|address[1]                                                                                                     ; pin_out          ;
; |lab4|address[0]                                                                                                  ; |lab4|address[0]                                                                                                     ; pin_out          ;
; |lab4|data[8]                                                                                                     ; |lab4|data[8]                                                                                                        ; pin_out          ;
; |lab4|data[7]                                                                                                     ; |lab4|data[7]                                                                                                        ; pin_out          ;
; |lab4|data[6]                                                                                                     ; |lab4|data[6]                                                                                                        ; pin_out          ;
; |lab4|data[5]                                                                                                     ; |lab4|data[5]                                                                                                        ; pin_out          ;
; |lab4|data[4]                                                                                                     ; |lab4|data[4]                                                                                                        ; pin_out          ;
; |lab4|data[3]                                                                                                     ; |lab4|data[3]                                                                                                        ; pin_out          ;
; |lab4|data[2]                                                                                                     ; |lab4|data[2]                                                                                                        ; pin_out          ;
; |lab4|data[1]                                                                                                     ; |lab4|data[1]                                                                                                        ; pin_out          ;
; |lab4|data[0]                                                                                                     ; |lab4|data[0]                                                                                                        ; pin_out          ;
; |lab4|registers:inst15|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l1_w0_n0_mux_dataout~0    ; |lab4|registers:inst15|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l1_w0_n0_mux_dataout~0       ; out0             ;
; |lab4|registers:inst15|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l1_w0_n0_mux_dataout      ; |lab4|registers:inst15|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l1_w0_n0_mux_dataout         ; out0             ;
; |lab4|registers:inst15|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l1_w0_n1_mux_dataout~0    ; |lab4|registers:inst15|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l1_w0_n1_mux_dataout~0       ; out0             ;
; |lab4|registers:inst15|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l1_w0_n1_mux_dataout~1    ; |lab4|registers:inst15|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l1_w0_n1_mux_dataout~1       ; out0             ;
; |lab4|registers:inst15|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l1_w0_n1_mux_dataout      ; |lab4|registers:inst15|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l1_w0_n1_mux_dataout         ; out0             ;
; |lab4|registers:inst15|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l1_w1_n0_mux_dataout~0    ; |lab4|registers:inst15|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l1_w1_n0_mux_dataout~0       ; out0             ;
; |lab4|registers:inst15|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l1_w1_n0_mux_dataout      ; |lab4|registers:inst15|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l1_w1_n0_mux_dataout         ; out0             ;
; |lab4|registers:inst15|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l1_w1_n1_mux_dataout~0    ; |lab4|registers:inst15|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l1_w1_n1_mux_dataout~0       ; out0             ;
; |lab4|registers:inst15|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l1_w1_n1_mux_dataout~1    ; |lab4|registers:inst15|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l1_w1_n1_mux_dataout~1       ; out0             ;
; |lab4|registers:inst15|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l1_w1_n1_mux_dataout      ; |lab4|registers:inst15|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l1_w1_n1_mux_dataout         ; out0             ;
; |lab4|registers:inst15|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l1_w2_n0_mux_dataout~0    ; |lab4|registers:inst15|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l1_w2_n0_mux_dataout~0       ; out0             ;
; |lab4|registers:inst15|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l1_w2_n0_mux_dataout      ; |lab4|registers:inst15|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l1_w2_n0_mux_dataout         ; out0             ;
; |lab4|registers:inst15|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l1_w2_n1_mux_dataout~0    ; |lab4|registers:inst15|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l1_w2_n1_mux_dataout~0       ; out0             ;
; |lab4|registers:inst15|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l1_w2_n1_mux_dataout~1    ; |lab4|registers:inst15|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l1_w2_n1_mux_dataout~1       ; out0             ;
; |lab4|registers:inst15|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l1_w2_n1_mux_dataout      ; |lab4|registers:inst15|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l1_w2_n1_mux_dataout         ; out0             ;
; |lab4|registers:inst15|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l1_w3_n0_mux_dataout~1    ; |lab4|registers:inst15|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l1_w3_n0_mux_dataout~1       ; out0             ;
; |lab4|registers:inst15|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l1_w3_n0_mux_dataout      ; |lab4|registers:inst15|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l1_w3_n0_mux_dataout         ; out0             ;
; |lab4|registers:inst15|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l1_w3_n1_mux_dataout~0    ; |lab4|registers:inst15|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l1_w3_n1_mux_dataout~0       ; out0             ;
; |lab4|registers:inst15|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l1_w3_n1_mux_dataout~1    ; |lab4|registers:inst15|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l1_w3_n1_mux_dataout~1       ; out0             ;
; |lab4|registers:inst15|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l1_w3_n1_mux_dataout      ; |lab4|registers:inst15|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l1_w3_n1_mux_dataout         ; out0             ;
; |lab4|registers:inst15|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l1_w4_n1_mux_dataout~0    ; |lab4|registers:inst15|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l1_w4_n1_mux_dataout~0       ; out0             ;
; |lab4|registers:inst15|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l1_w4_n1_mux_dataout      ; |lab4|registers:inst15|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l1_w4_n1_mux_dataout         ; out0             ;
; |lab4|registers:inst15|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l1_w5_n0_mux_dataout~0    ; |lab4|registers:inst15|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l1_w5_n0_mux_dataout~0       ; out0             ;
; |lab4|registers:inst15|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l1_w5_n0_mux_dataout~1    ; |lab4|registers:inst15|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l1_w5_n0_mux_dataout~1       ; out0             ;
; |lab4|registers:inst15|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l1_w5_n0_mux_dataout      ; |lab4|registers:inst15|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l1_w5_n0_mux_dataout         ; out0             ;
; |lab4|registers:inst15|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l1_w5_n1_mux_dataout~0    ; |lab4|registers:inst15|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l1_w5_n1_mux_dataout~0       ; out0             ;
; |lab4|registers:inst15|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l1_w5_n1_mux_dataout      ; |lab4|registers:inst15|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l1_w5_n1_mux_dataout         ; out0             ;
; |lab4|registers:inst15|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l1_w6_n1_mux_dataout~0    ; |lab4|registers:inst15|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l1_w6_n1_mux_dataout~0       ; out0             ;
; |lab4|registers:inst15|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l1_w6_n1_mux_dataout      ; |lab4|registers:inst15|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l1_w6_n1_mux_dataout         ; out0             ;
; |lab4|registers:inst15|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l1_w7_n1_mux_dataout~0    ; |lab4|registers:inst15|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l1_w7_n1_mux_dataout~0       ; out0             ;
; |lab4|registers:inst15|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l1_w7_n1_mux_dataout      ; |lab4|registers:inst15|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l1_w7_n1_mux_dataout         ; out0             ;
; |lab4|registers:inst15|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l1_w8_n1_mux_dataout~0    ; |lab4|registers:inst15|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l1_w8_n1_mux_dataout~0       ; out0             ;
; |lab4|registers:inst15|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l1_w8_n1_mux_dataout      ; |lab4|registers:inst15|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l1_w8_n1_mux_dataout         ; out0             ;
; |lab4|registers:inst15|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l2_w0_n0_mux_dataout~0    ; |lab4|registers:inst15|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l2_w0_n0_mux_dataout~0       ; out0             ;
; |lab4|registers:inst15|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l2_w0_n0_mux_dataout~1    ; |lab4|registers:inst15|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l2_w0_n0_mux_dataout~1       ; out0             ;
; |lab4|registers:inst15|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l2_w0_n0_mux_dataout      ; |lab4|registers:inst15|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l2_w0_n0_mux_dataout         ; out0             ;
; |lab4|registers:inst15|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l2_w1_n0_mux_dataout~0    ; |lab4|registers:inst15|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l2_w1_n0_mux_dataout~0       ; out0             ;
; |lab4|registers:inst15|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l2_w1_n0_mux_dataout~1    ; |lab4|registers:inst15|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l2_w1_n0_mux_dataout~1       ; out0             ;
; |lab4|registers:inst15|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l2_w1_n0_mux_dataout      ; |lab4|registers:inst15|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l2_w1_n0_mux_dataout         ; out0             ;
; |lab4|registers:inst15|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l2_w2_n0_mux_dataout~0    ; |lab4|registers:inst15|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l2_w2_n0_mux_dataout~0       ; out0             ;
; |lab4|registers:inst15|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l2_w2_n0_mux_dataout~1    ; |lab4|registers:inst15|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l2_w2_n0_mux_dataout~1       ; out0             ;
; |lab4|registers:inst15|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l2_w2_n0_mux_dataout      ; |lab4|registers:inst15|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l2_w2_n0_mux_dataout         ; out0             ;
; |lab4|registers:inst15|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l2_w3_n0_mux_dataout~0    ; |lab4|registers:inst15|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l2_w3_n0_mux_dataout~0       ; out0             ;
; |lab4|registers:inst15|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l2_w3_n0_mux_dataout~1    ; |lab4|registers:inst15|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l2_w3_n0_mux_dataout~1       ; out0             ;
; |lab4|registers:inst15|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l2_w3_n0_mux_dataout      ; |lab4|registers:inst15|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l2_w3_n0_mux_dataout         ; out0             ;
; |lab4|registers:inst15|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l2_w4_n0_mux_dataout~0    ; |lab4|registers:inst15|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l2_w4_n0_mux_dataout~0       ; out0             ;
; |lab4|registers:inst15|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l2_w4_n0_mux_dataout      ; |lab4|registers:inst15|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l2_w4_n0_mux_dataout         ; out0             ;
; |lab4|registers:inst15|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l2_w5_n0_mux_dataout~0    ; |lab4|registers:inst15|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l2_w5_n0_mux_dataout~0       ; out0             ;
; |lab4|registers:inst15|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l2_w5_n0_mux_dataout~1    ; |lab4|registers:inst15|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l2_w5_n0_mux_dataout~1       ; out0             ;
; |lab4|registers:inst15|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l2_w5_n0_mux_dataout      ; |lab4|registers:inst15|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l2_w5_n0_mux_dataout         ; out0             ;
; |lab4|registers:inst15|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l2_w6_n0_mux_dataout~0    ; |lab4|registers:inst15|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l2_w6_n0_mux_dataout~0       ; out0             ;
; |lab4|registers:inst15|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l2_w6_n0_mux_dataout      ; |lab4|registers:inst15|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l2_w6_n0_mux_dataout         ; out0             ;
; |lab4|registers:inst15|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l2_w7_n0_mux_dataout~0    ; |lab4|registers:inst15|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l2_w7_n0_mux_dataout~0       ; out0             ;
; |lab4|registers:inst15|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l2_w7_n0_mux_dataout      ; |lab4|registers:inst15|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l2_w7_n0_mux_dataout         ; out0             ;
; |lab4|registers:inst15|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l2_w8_n0_mux_dataout~0    ; |lab4|registers:inst15|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l2_w8_n0_mux_dataout~0       ; out0             ;
; |lab4|registers:inst15|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l2_w8_n0_mux_dataout      ; |lab4|registers:inst15|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l2_w8_n0_mux_dataout         ; out0             ;
; |lab4|lpm_ram_dq0:inst7|altsyncram:altsyncram_component|altsyncram_hkc1:auto_generated|ram_block1a0               ; |lab4|lpm_ram_dq0:inst7|altsyncram:altsyncram_component|altsyncram_hkc1:auto_generated|q_a[0]                        ; portadataout0    ;
; |lab4|lpm_ram_dq0:inst7|altsyncram:altsyncram_component|altsyncram_hkc1:auto_generated|ram_block1a1               ; |lab4|lpm_ram_dq0:inst7|altsyncram:altsyncram_component|altsyncram_hkc1:auto_generated|q_a[1]                        ; portadataout0    ;
; |lab4|lpm_ram_dq0:inst7|altsyncram:altsyncram_component|altsyncram_hkc1:auto_generated|ram_block1a2               ; |lab4|lpm_ram_dq0:inst7|altsyncram:altsyncram_component|altsyncram_hkc1:auto_generated|q_a[2]                        ; portadataout0    ;
; |lab4|lpm_ram_dq0:inst7|altsyncram:altsyncram_component|altsyncram_hkc1:auto_generated|ram_block1a3               ; |lab4|lpm_ram_dq0:inst7|altsyncram:altsyncram_component|altsyncram_hkc1:auto_generated|q_a[3]                        ; portadataout0    ;
; |lab4|lpm_ram_dq0:inst7|altsyncram:altsyncram_component|altsyncram_hkc1:auto_generated|ram_block1a4               ; |lab4|lpm_ram_dq0:inst7|altsyncram:altsyncram_component|altsyncram_hkc1:auto_generated|q_a[4]                        ; portadataout0    ;
; |lab4|lpm_ram_dq0:inst7|altsyncram:altsyncram_component|altsyncram_hkc1:auto_generated|ram_block1a5               ; |lab4|lpm_ram_dq0:inst7|altsyncram:altsyncram_component|altsyncram_hkc1:auto_generated|q_a[5]                        ; portadataout0    ;
; |lab4|lpm_ram_dq0:inst7|altsyncram:altsyncram_component|altsyncram_hkc1:auto_generated|ram_block1a6               ; |lab4|lpm_ram_dq0:inst7|altsyncram:altsyncram_component|altsyncram_hkc1:auto_generated|q_a[6]                        ; portadataout0    ;
; |lab4|lpm_ram_dq0:inst7|altsyncram:altsyncram_component|altsyncram_hkc1:auto_generated|ram_block1a7               ; |lab4|lpm_ram_dq0:inst7|altsyncram:altsyncram_component|altsyncram_hkc1:auto_generated|q_a[7]                        ; portadataout0    ;
; |lab4|lpm_ram_dq0:inst7|altsyncram:altsyncram_component|altsyncram_hkc1:auto_generated|ram_block1a8               ; |lab4|lpm_ram_dq0:inst7|altsyncram:altsyncram_component|altsyncram_hkc1:auto_generated|q_a[8]                        ; portadataout0    ;
; |lab4|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|dout[8]                                                   ; |lab4|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|dout[8]                                                      ; out              ;
; |lab4|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|dout[7]                                                   ; |lab4|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|dout[7]                                                      ; out              ;
; |lab4|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|dout[6]                                                   ; |lab4|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|dout[6]                                                      ; out              ;
; |lab4|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|dout[5]                                                   ; |lab4|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|dout[5]                                                      ; out              ;
; |lab4|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|dout[4]                                                   ; |lab4|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|dout[4]                                                      ; out              ;
; |lab4|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|dout[3]                                                   ; |lab4|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|dout[3]                                                      ; out              ;
; |lab4|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|dout[2]                                                   ; |lab4|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|dout[2]                                                      ; out              ;
; |lab4|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|dout[1]                                                   ; |lab4|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|dout[1]                                                      ; out              ;
; |lab4|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|dout[0]                                                   ; |lab4|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|dout[0]                                                      ; out              ;
; |lab4|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_sh71:auto_generated|ram_block1a0                   ; |lab4|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_sh71:auto_generated|q_a[0]                            ; portadataout0    ;
; |lab4|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_sh71:auto_generated|ram_block1a1                   ; |lab4|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_sh71:auto_generated|q_a[1]                            ; portadataout0    ;
; |lab4|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_sh71:auto_generated|ram_block1a2                   ; |lab4|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_sh71:auto_generated|q_a[2]                            ; portadataout0    ;
; |lab4|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_sh71:auto_generated|ram_block1a3                   ; |lab4|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_sh71:auto_generated|q_a[3]                            ; portadataout0    ;
; |lab4|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_sh71:auto_generated|ram_block1a4                   ; |lab4|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_sh71:auto_generated|q_a[4]                            ; portadataout0    ;
; |lab4|lpm_bustri1:inst4|lpm_bustri:lpm_bustri_component|dout[4]                                                   ; |lab4|lpm_bustri1:inst4|lpm_bustri:lpm_bustri_component|dout[4]                                                      ; out              ;
; |lab4|lpm_bustri1:inst4|lpm_bustri:lpm_bustri_component|dout[3]                                                   ; |lab4|lpm_bustri1:inst4|lpm_bustri:lpm_bustri_component|dout[3]                                                      ; out              ;
; |lab4|lpm_bustri1:inst4|lpm_bustri:lpm_bustri_component|dout[2]                                                   ; |lab4|lpm_bustri1:inst4|lpm_bustri:lpm_bustri_component|dout[2]                                                      ; out              ;
; |lab4|lpm_bustri1:inst4|lpm_bustri:lpm_bustri_component|dout[1]                                                   ; |lab4|lpm_bustri1:inst4|lpm_bustri:lpm_bustri_component|dout[1]                                                      ; out              ;
; |lab4|lpm_bustri1:inst4|lpm_bustri:lpm_bustri_component|dout[0]                                                   ; |lab4|lpm_bustri1:inst4|lpm_bustri:lpm_bustri_component|dout[0]                                                      ; out              ;
; |lab4|cu:inst8|inst45                                                                                             ; |lab4|cu:inst8|inst45                                                                                                ; out0             ;
; |lab4|cu:inst8|inst14                                                                                             ; |lab4|cu:inst8|inst14                                                                                                ; out0             ;
; |lab4|cu:inst8|inst23                                                                                             ; |lab4|cu:inst8|inst23                                                                                                ; out0             ;
; |lab4|cu:inst8|inst19                                                                                             ; |lab4|cu:inst8|inst19                                                                                                ; out0             ;
; |lab4|cu:inst8|inst13                                                                                             ; |lab4|cu:inst8|inst13                                                                                                ; out0             ;
; |lab4|cu:inst8|inst3                                                                                              ; |lab4|cu:inst8|inst3                                                                                                 ; out0             ;
; |lab4|cu:inst8|inst30                                                                                             ; |lab4|cu:inst8|inst30                                                                                                ; out0             ;
; |lab4|cu:inst8|inst25                                                                                             ; |lab4|cu:inst8|inst25                                                                                                ; regout           ;
; |lab4|cu:inst8|inst18                                                                                             ; |lab4|cu:inst8|inst18                                                                                                ; out0             ;
; |lab4|cu:inst8|inst21                                                                                             ; |lab4|cu:inst8|inst21                                                                                                ; out0             ;
; |lab4|cu:inst8|inst16                                                                                             ; |lab4|cu:inst8|inst16                                                                                                ; out0             ;
; |lab4|cu:inst8|inst12                                                                                             ; |lab4|cu:inst8|inst12                                                                                                ; out0             ;
; |lab4|cu:inst8|inst28                                                                                             ; |lab4|cu:inst8|inst28                                                                                                ; out0             ;
; |lab4|cu:inst8|inst22                                                                                             ; |lab4|cu:inst8|inst22                                                                                                ; out0             ;
; |lab4|cu:inst8|inst4                                                                                              ; |lab4|cu:inst8|inst4                                                                                                 ; out0             ;
; |lab4|cu:inst8|inst20                                                                                             ; |lab4|cu:inst8|inst20                                                                                                ; out0             ;
; |lab4|cu:inst8|lpm_dff1:DR8|lpm_ff:lpm_ff_component|dffs[7]                                                       ; |lab4|cu:inst8|lpm_dff1:DR8|lpm_ff:lpm_ff_component|dffs[7]                                                          ; regout           ;
; |lab4|cu:inst8|lpm_dff1:DR8|lpm_ff:lpm_ff_component|dffs[6]                                                       ; |lab4|cu:inst8|lpm_dff1:DR8|lpm_ff:lpm_ff_component|dffs[6]                                                          ; regout           ;
; |lab4|cu:inst8|lpm_dff1:DR8|lpm_ff:lpm_ff_component|dffs[5]                                                       ; |lab4|cu:inst8|lpm_dff1:DR8|lpm_ff:lpm_ff_component|dffs[5]                                                          ; regout           ;
; |lab4|cu:inst8|lpm_dff1:DR8|lpm_ff:lpm_ff_component|dffs[4]                                                       ; |lab4|cu:inst8|lpm_dff1:DR8|lpm_ff:lpm_ff_component|dffs[4]                                                          ; regout           ;
; |lab4|cu:inst8|lpm_dff1:DR8|lpm_ff:lpm_ff_component|dffs[3]                                                       ; |lab4|cu:inst8|lpm_dff1:DR8|lpm_ff:lpm_ff_component|dffs[3]                                                          ; regout           ;
; |lab4|cu:inst8|lpm_dff1:DR8|lpm_ff:lpm_ff_component|dffs[2]                                                       ; |lab4|cu:inst8|lpm_dff1:DR8|lpm_ff:lpm_ff_component|dffs[2]                                                          ; regout           ;
; |lab4|cu:inst8|lpm_dff1:DR8|lpm_ff:lpm_ff_component|dffs[1]                                                       ; |lab4|cu:inst8|lpm_dff1:DR8|lpm_ff:lpm_ff_component|dffs[1]                                                          ; regout           ;
; |lab4|cu:inst8|lpm_dff1:DR8|lpm_ff:lpm_ff_component|dffs[0]                                                       ; |lab4|cu:inst8|lpm_dff1:DR8|lpm_ff:lpm_ff_component|dffs[0]                                                          ; regout           ;
; |lab4|cu:inst8|lpm_mux3:inst8|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w0_n0_mux_dataout~0             ; |lab4|cu:inst8|lpm_mux3:inst8|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w0_n0_mux_dataout~0                ; out0             ;
; |lab4|cu:inst8|lpm_mux3:inst8|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w0_n0_mux_dataout~1             ; |lab4|cu:inst8|lpm_mux3:inst8|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w0_n0_mux_dataout~1                ; out0             ;
; |lab4|cu:inst8|lpm_mux3:inst8|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w0_n0_mux_dataout               ; |lab4|cu:inst8|lpm_mux3:inst8|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w0_n0_mux_dataout                  ; out0             ;
; |lab4|cu:inst8|lpm_mux3:inst8|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w1_n0_mux_dataout~0             ; |lab4|cu:inst8|lpm_mux3:inst8|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w1_n0_mux_dataout~0                ; out0             ;
; |lab4|cu:inst8|lpm_mux3:inst8|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w1_n0_mux_dataout~1             ; |lab4|cu:inst8|lpm_mux3:inst8|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w1_n0_mux_dataout~1                ; out0             ;
; |lab4|cu:inst8|lpm_mux3:inst8|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w1_n0_mux_dataout               ; |lab4|cu:inst8|lpm_mux3:inst8|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w1_n0_mux_dataout                  ; out0             ;
; |lab4|cu:inst8|lpm_mux3:inst8|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w2_n0_mux_dataout~0             ; |lab4|cu:inst8|lpm_mux3:inst8|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w2_n0_mux_dataout~0                ; out0             ;
; |lab4|cu:inst8|lpm_mux3:inst8|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w2_n0_mux_dataout~1             ; |lab4|cu:inst8|lpm_mux3:inst8|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w2_n0_mux_dataout~1                ; out0             ;
; |lab4|cu:inst8|lpm_mux3:inst8|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w2_n0_mux_dataout               ; |lab4|cu:inst8|lpm_mux3:inst8|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w2_n0_mux_dataout                  ; out0             ;
; |lab4|cu:inst8|lpm_mux3:inst8|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w3_n0_mux_dataout~0             ; |lab4|cu:inst8|lpm_mux3:inst8|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w3_n0_mux_dataout~0                ; out0             ;
; |lab4|cu:inst8|lpm_mux3:inst8|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w3_n0_mux_dataout~1             ; |lab4|cu:inst8|lpm_mux3:inst8|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w3_n0_mux_dataout~1                ; out0             ;
; |lab4|cu:inst8|lpm_mux3:inst8|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w3_n0_mux_dataout               ; |lab4|cu:inst8|lpm_mux3:inst8|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w3_n0_mux_dataout                  ; out0             ;
; |lab4|cu:inst8|lpm_mux3:inst8|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w4_n0_mux_dataout~0             ; |lab4|cu:inst8|lpm_mux3:inst8|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w4_n0_mux_dataout~0                ; out0             ;
; |lab4|cu:inst8|lpm_mux3:inst8|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w4_n0_mux_dataout~1             ; |lab4|cu:inst8|lpm_mux3:inst8|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w4_n0_mux_dataout~1                ; out0             ;
; |lab4|cu:inst8|lpm_mux3:inst8|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w4_n0_mux_dataout               ; |lab4|cu:inst8|lpm_mux3:inst8|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w4_n0_mux_dataout                  ; out0             ;
; |lab4|cu:inst8|lpm_mux3:inst8|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w5_n0_mux_dataout~0             ; |lab4|cu:inst8|lpm_mux3:inst8|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w5_n0_mux_dataout~0                ; out0             ;
; |lab4|cu:inst8|lpm_mux3:inst8|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w5_n0_mux_dataout               ; |lab4|cu:inst8|lpm_mux3:inst8|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w5_n0_mux_dataout                  ; out0             ;
; |lab4|cu:inst8|lpm_mux3:inst8|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w6_n0_mux_dataout~0             ; |lab4|cu:inst8|lpm_mux3:inst8|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w6_n0_mux_dataout~0                ; out0             ;
; |lab4|cu:inst8|lpm_mux3:inst8|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w6_n0_mux_dataout               ; |lab4|cu:inst8|lpm_mux3:inst8|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w6_n0_mux_dataout                  ; out0             ;
; |lab4|cu:inst8|lpm_mux3:inst8|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w7_n0_mux_dataout~0             ; |lab4|cu:inst8|lpm_mux3:inst8|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w7_n0_mux_dataout~0                ; out0             ;
; |lab4|cu:inst8|lpm_mux3:inst8|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w7_n0_mux_dataout               ; |lab4|cu:inst8|lpm_mux3:inst8|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w7_n0_mux_dataout                  ; out0             ;
; |lab4|cu:inst8|lpm_counter6:inst15|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|counter_comb_bita0   ; |lab4|cu:inst8|lpm_counter6:inst15|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|counter_comb_bita0      ; sumout           ;
; |lab4|cu:inst8|lpm_counter6:inst15|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|counter_comb_bita0   ; |lab4|cu:inst8|lpm_counter6:inst15|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|counter_comb_bita0~COUT ; cout             ;
; |lab4|cu:inst8|lpm_counter6:inst15|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|counter_comb_bita1   ; |lab4|cu:inst8|lpm_counter6:inst15|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|counter_comb_bita1      ; sumout           ;
; |lab4|cu:inst8|lpm_counter6:inst15|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|counter_comb_bita1   ; |lab4|cu:inst8|lpm_counter6:inst15|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|counter_comb_bita1~COUT ; cout             ;
; |lab4|cu:inst8|lpm_counter6:inst15|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|counter_comb_bita2   ; |lab4|cu:inst8|lpm_counter6:inst15|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|counter_comb_bita2      ; sumout           ;
; |lab4|cu:inst8|lpm_counter6:inst15|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|counter_comb_bita2   ; |lab4|cu:inst8|lpm_counter6:inst15|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|counter_comb_bita2~COUT ; cout             ;
; |lab4|cu:inst8|lpm_counter6:inst15|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|counter_comb_bita3   ; |lab4|cu:inst8|lpm_counter6:inst15|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|counter_comb_bita3      ; sumout           ;
; |lab4|cu:inst8|lpm_counter6:inst15|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|counter_comb_bita3   ; |lab4|cu:inst8|lpm_counter6:inst15|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|counter_comb_bita3~COUT ; cout             ;
; |lab4|cu:inst8|lpm_counter6:inst15|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|counter_comb_bita4   ; |lab4|cu:inst8|lpm_counter6:inst15|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|counter_comb_bita4      ; sumout           ;
; |lab4|cu:inst8|lpm_counter6:inst15|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|counter_comb_bita4   ; |lab4|cu:inst8|lpm_counter6:inst15|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|counter_comb_bita4~COUT ; cout             ;
; |lab4|cu:inst8|lpm_counter6:inst15|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|counter_comb_bita5   ; |lab4|cu:inst8|lpm_counter6:inst15|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|counter_comb_bita5      ; sumout           ;
; |lab4|cu:inst8|lpm_counter6:inst15|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|counter_reg_bit1a[4] ; |lab4|cu:inst8|lpm_counter6:inst15|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|safe_q[4]               ; regout           ;
; |lab4|cu:inst8|lpm_counter6:inst15|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|counter_reg_bit1a[3] ; |lab4|cu:inst8|lpm_counter6:inst15|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|safe_q[3]               ; regout           ;
; |lab4|cu:inst8|lpm_counter6:inst15|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|counter_reg_bit1a[2] ; |lab4|cu:inst8|lpm_counter6:inst15|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|safe_q[2]               ; regout           ;
; |lab4|cu:inst8|lpm_counter6:inst15|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|counter_reg_bit1a[1] ; |lab4|cu:inst8|lpm_counter6:inst15|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|safe_q[1]               ; regout           ;
; |lab4|cu:inst8|lpm_counter6:inst15|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|counter_reg_bit1a[0] ; |lab4|cu:inst8|lpm_counter6:inst15|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|safe_q[0]               ; regout           ;
; |lab4|cu:inst8|lpm_mux3:inst1|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w0_n0_mux_dataout~0             ; |lab4|cu:inst8|lpm_mux3:inst1|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w0_n0_mux_dataout~0                ; out0             ;
; |lab4|cu:inst8|lpm_mux3:inst1|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w0_n0_mux_dataout~1             ; |lab4|cu:inst8|lpm_mux3:inst1|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w0_n0_mux_dataout~1                ; out0             ;
; |lab4|cu:inst8|lpm_mux3:inst1|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w0_n0_mux_dataout               ; |lab4|cu:inst8|lpm_mux3:inst1|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w0_n0_mux_dataout                  ; out0             ;
; |lab4|cu:inst8|lpm_mux3:inst1|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w1_n0_mux_dataout~0             ; |lab4|cu:inst8|lpm_mux3:inst1|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w1_n0_mux_dataout~0                ; out0             ;
; |lab4|cu:inst8|lpm_mux3:inst1|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w1_n0_mux_dataout~1             ; |lab4|cu:inst8|lpm_mux3:inst1|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w1_n0_mux_dataout~1                ; out0             ;
; |lab4|cu:inst8|lpm_mux3:inst1|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w1_n0_mux_dataout               ; |lab4|cu:inst8|lpm_mux3:inst1|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w1_n0_mux_dataout                  ; out0             ;
; |lab4|cu:inst8|lpm_mux3:inst1|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w2_n0_mux_dataout~0             ; |lab4|cu:inst8|lpm_mux3:inst1|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w2_n0_mux_dataout~0                ; out0             ;
; |lab4|cu:inst8|lpm_mux3:inst1|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w2_n0_mux_dataout~1             ; |lab4|cu:inst8|lpm_mux3:inst1|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w2_n0_mux_dataout~1                ; out0             ;
; |lab4|cu:inst8|lpm_mux3:inst1|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w2_n0_mux_dataout               ; |lab4|cu:inst8|lpm_mux3:inst1|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w2_n0_mux_dataout                  ; out0             ;
; |lab4|cu:inst8|lpm_mux3:inst1|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w3_n0_mux_dataout~0             ; |lab4|cu:inst8|lpm_mux3:inst1|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w3_n0_mux_dataout~0                ; out0             ;
; |lab4|cu:inst8|lpm_mux3:inst1|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w3_n0_mux_dataout~1             ; |lab4|cu:inst8|lpm_mux3:inst1|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w3_n0_mux_dataout~1                ; out0             ;
; |lab4|cu:inst8|lpm_mux3:inst1|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w3_n0_mux_dataout               ; |lab4|cu:inst8|lpm_mux3:inst1|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w3_n0_mux_dataout                  ; out0             ;
; |lab4|cu:inst8|lpm_mux3:inst1|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w4_n0_mux_dataout~0             ; |lab4|cu:inst8|lpm_mux3:inst1|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w4_n0_mux_dataout~0                ; out0             ;
; |lab4|cu:inst8|lpm_mux3:inst1|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w4_n0_mux_dataout~1             ; |lab4|cu:inst8|lpm_mux3:inst1|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w4_n0_mux_dataout~1                ; out0             ;
; |lab4|cu:inst8|lpm_mux3:inst1|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w4_n0_mux_dataout               ; |lab4|cu:inst8|lpm_mux3:inst1|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w4_n0_mux_dataout                  ; out0             ;
; |lab4|cu:inst8|lpm_mux3:inst1|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w5_n0_mux_dataout~0             ; |lab4|cu:inst8|lpm_mux3:inst1|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w5_n0_mux_dataout~0                ; out0             ;
; |lab4|cu:inst8|lpm_mux3:inst1|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w5_n0_mux_dataout               ; |lab4|cu:inst8|lpm_mux3:inst1|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w5_n0_mux_dataout                  ; out0             ;
; |lab4|cu:inst8|lpm_mux3:inst1|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w6_n0_mux_dataout~0             ; |lab4|cu:inst8|lpm_mux3:inst1|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w6_n0_mux_dataout~0                ; out0             ;
; |lab4|cu:inst8|lpm_mux3:inst1|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w6_n0_mux_dataout               ; |lab4|cu:inst8|lpm_mux3:inst1|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w6_n0_mux_dataout                  ; out0             ;
; |lab4|cu:inst8|lpm_mux3:inst1|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w7_n0_mux_dataout~0             ; |lab4|cu:inst8|lpm_mux3:inst1|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w7_n0_mux_dataout~0                ; out0             ;
; |lab4|cu:inst8|lpm_mux3:inst1|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w7_n0_mux_dataout               ; |lab4|cu:inst8|lpm_mux3:inst1|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w7_n0_mux_dataout                  ; out0             ;
; |lab4|cu:inst8|lpm_dff1:AR|lpm_ff:lpm_ff_component|dffs[4]                                                        ; |lab4|cu:inst8|lpm_dff1:AR|lpm_ff:lpm_ff_component|dffs[4]                                                           ; regout           ;
; |lab4|cu:inst8|lpm_dff1:AR|lpm_ff:lpm_ff_component|dffs[2]                                                        ; |lab4|cu:inst8|lpm_dff1:AR|lpm_ff:lpm_ff_component|dffs[2]                                                           ; regout           ;
; |lab4|cu:inst8|lpm_dff1:AR|lpm_ff:lpm_ff_component|dffs[1]                                                        ; |lab4|cu:inst8|lpm_dff1:AR|lpm_ff:lpm_ff_component|dffs[1]                                                           ; regout           ;
; |lab4|cu:inst8|lpm_dff1:AR|lpm_ff:lpm_ff_component|dffs[0]                                                        ; |lab4|cu:inst8|lpm_dff1:AR|lpm_ff:lpm_ff_component|dffs[0]                                                           ; regout           ;
; |lab4|cu:inst8|lpm_dff1:DR|lpm_ff:lpm_ff_component|dffs[1]                                                        ; |lab4|cu:inst8|lpm_dff1:DR|lpm_ff:lpm_ff_component|dffs[1]                                                           ; regout           ;
; |lab4|cu:inst8|lpm_dff1:DR|lpm_ff:lpm_ff_component|dffs[0]                                                        ; |lab4|cu:inst8|lpm_dff1:DR|lpm_ff:lpm_ff_component|dffs[0]                                                           ; regout           ;
; |lab4|cu:inst8|lpm_dff1:DR9|lpm_ff:lpm_ff_component|dffs[8]                                                       ; |lab4|cu:inst8|lpm_dff1:DR9|lpm_ff:lpm_ff_component|dffs[8]                                                          ; regout           ;
; |lab4|cu:inst8|lpm_dff1:DR9|lpm_ff:lpm_ff_component|dffs[7]                                                       ; |lab4|cu:inst8|lpm_dff1:DR9|lpm_ff:lpm_ff_component|dffs[7]                                                          ; regout           ;
; |lab4|cu:inst8|lpm_dff1:DR9|lpm_ff:lpm_ff_component|dffs[6]                                                       ; |lab4|cu:inst8|lpm_dff1:DR9|lpm_ff:lpm_ff_component|dffs[6]                                                          ; regout           ;
; |lab4|cu:inst8|lpm_dff1:DR9|lpm_ff:lpm_ff_component|dffs[4]                                                       ; |lab4|cu:inst8|lpm_dff1:DR9|lpm_ff:lpm_ff_component|dffs[4]                                                          ; regout           ;
; |lab4|cu:inst8|lpm_dff1:DR9|lpm_ff:lpm_ff_component|dffs[3]                                                       ; |lab4|cu:inst8|lpm_dff1:DR9|lpm_ff:lpm_ff_component|dffs[3]                                                          ; regout           ;
; |lab4|cu:inst8|lpm_dff1:DR9|lpm_ff:lpm_ff_component|dffs[2]                                                       ; |lab4|cu:inst8|lpm_dff1:DR9|lpm_ff:lpm_ff_component|dffs[2]                                                          ; regout           ;
; |lab4|cu:inst8|lpm_dff1:DR9|lpm_ff:lpm_ff_component|dffs[1]                                                       ; |lab4|cu:inst8|lpm_dff1:DR9|lpm_ff:lpm_ff_component|dffs[1]                                                          ; regout           ;
; |lab4|cu:inst8|lpm_dff1:DR9|lpm_ff:lpm_ff_component|dffs[0]                                                       ; |lab4|cu:inst8|lpm_dff1:DR9|lpm_ff:lpm_ff_component|dffs[0]                                                          ; regout           ;
; |lab4|cu:inst8|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|dout[8]                                          ; |lab4|cu:inst8|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|dout[8]                                             ; out              ;
; |lab4|cu:inst8|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|dout[7]                                          ; |lab4|cu:inst8|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|dout[7]                                             ; out              ;
; |lab4|cu:inst8|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|dout[6]                                          ; |lab4|cu:inst8|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|dout[6]                                             ; out              ;
; |lab4|cu:inst8|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|dout[5]                                          ; |lab4|cu:inst8|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|dout[5]                                             ; out              ;
; |lab4|cu:inst8|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|dout[4]                                          ; |lab4|cu:inst8|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|dout[4]                                             ; out              ;
; |lab4|cu:inst8|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|dout[3]                                          ; |lab4|cu:inst8|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|dout[3]                                             ; out              ;
; |lab4|cu:inst8|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|dout[2]                                          ; |lab4|cu:inst8|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|dout[2]                                             ; out              ;
; |lab4|cu:inst8|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|dout[1]                                          ; |lab4|cu:inst8|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|dout[1]                                             ; out              ;
; |lab4|cu:inst8|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|dout[0]                                          ; |lab4|cu:inst8|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|dout[0]                                             ; out              ;
; |lab4|cu:inst8|lpm_dff1:IR|lpm_ff:lpm_ff_component|dffs[1]                                                        ; |lab4|cu:inst8|lpm_dff1:IR|lpm_ff:lpm_ff_component|dffs[1]                                                           ; regout           ;
; |lab4|cu:inst8|lpm_dff1:IR|lpm_ff:lpm_ff_component|dffs[0]                                                        ; |lab4|cu:inst8|lpm_dff1:IR|lpm_ff:lpm_ff_component|dffs[0]                                                           ; regout           ;
; |lab4|cu:inst8|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_5bf:auto_generated|w_anode40w[3]           ; |lab4|cu:inst8|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_5bf:auto_generated|w_anode40w[3]              ; out0             ;
; |lab4|cu:inst8|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_5bf:auto_generated|w_anode40w[2]           ; |lab4|cu:inst8|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_5bf:auto_generated|w_anode40w[2]              ; out0             ;
; |lab4|cu:inst8|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_5bf:auto_generated|w_anode40w[1]           ; |lab4|cu:inst8|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_5bf:auto_generated|w_anode40w[1]              ; out0             ;
; |lab4|cu:inst8|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_5bf:auto_generated|w_anode50w[3]           ; |lab4|cu:inst8|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_5bf:auto_generated|w_anode50w[3]              ; out0             ;
; |lab4|cu:inst8|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_5bf:auto_generated|w_anode50w[2]           ; |lab4|cu:inst8|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_5bf:auto_generated|w_anode50w[2]              ; out0             ;
; |lab4|cu:inst8|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_5bf:auto_generated|w_anode50w[1]           ; |lab4|cu:inst8|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_5bf:auto_generated|w_anode50w[1]              ; out0             ;
; |lab4|cu:inst8|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|counter_comb_bita0    ; |lab4|cu:inst8|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|counter_comb_bita0       ; sumout           ;
; |lab4|cu:inst8|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|counter_comb_bita0    ; |lab4|cu:inst8|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|counter_comb_bita0~COUT  ; cout             ;
; |lab4|cu:inst8|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|counter_comb_bita1    ; |lab4|cu:inst8|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|counter_comb_bita1       ; sumout           ;
; |lab4|cu:inst8|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|counter_comb_bita1    ; |lab4|cu:inst8|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|counter_comb_bita1~COUT  ; cout             ;
; |lab4|cu:inst8|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|counter_comb_bita2    ; |lab4|cu:inst8|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|counter_comb_bita2       ; sumout           ;
; |lab4|cu:inst8|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|counter_reg_bit1a[2]  ; |lab4|cu:inst8|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2]                ; regout           ;
; |lab4|cu:inst8|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|counter_reg_bit1a[1]  ; |lab4|cu:inst8|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[1]                ; regout           ;
; |lab4|cu:inst8|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|counter_reg_bit1a[0]  ; |lab4|cu:inst8|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0]                ; regout           ;
; |lab4|cu:inst8|lpm_decode5:inst10|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode19w[3]         ; |lab4|cu:inst8|lpm_decode5:inst10|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode19w[3]            ; out0             ;
; |lab4|cu:inst8|lpm_decode5:inst10|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode19w[2]         ; |lab4|cu:inst8|lpm_decode5:inst10|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode19w[2]            ; out0             ;
; |lab4|cu:inst8|lpm_decode5:inst10|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode30w[3]         ; |lab4|cu:inst8|lpm_decode5:inst10|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode30w[3]            ; out0             ;
; |lab4|cu:inst8|lpm_decode5:inst10|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode30w[2]         ; |lab4|cu:inst8|lpm_decode5:inst10|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode30w[2]            ; out0             ;
; |lab4|cu:inst8|lpm_decode5:inst10|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode41w[3]         ; |lab4|cu:inst8|lpm_decode5:inst10|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode41w[3]            ; out0             ;
; |lab4|cu:inst8|lpm_decode5:inst10|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode41w[2]         ; |lab4|cu:inst8|lpm_decode5:inst10|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode41w[2]            ; out0             ;
; |lab4|cu:inst8|lpm_decode5:inst10|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode52w[3]         ; |lab4|cu:inst8|lpm_decode5:inst10|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode52w[3]            ; out0             ;
; |lab4|cu:inst8|lpm_decode5:inst10|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode52w[2]         ; |lab4|cu:inst8|lpm_decode5:inst10|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode52w[2]            ; out0             ;
; |lab4|cu:inst8|lpm_decode5:inst10|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode63w[3]         ; |lab4|cu:inst8|lpm_decode5:inst10|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode63w[3]            ; out0             ;
; |lab4|cu:inst8|lpm_decode5:inst10|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode63w[2]         ; |lab4|cu:inst8|lpm_decode5:inst10|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode63w[2]            ; out0             ;
; |lab4|cu:inst8|lpm_decode5:inst10|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode74w[3]         ; |lab4|cu:inst8|lpm_decode5:inst10|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode74w[3]            ; out0             ;
; |lab4|cu:inst8|lpm_decode5:inst10|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode74w[2]         ; |lab4|cu:inst8|lpm_decode5:inst10|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode74w[2]            ; out0             ;
; |lab4|cu:inst8|lpm_decode5:inst10|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode85w[3]         ; |lab4|cu:inst8|lpm_decode5:inst10|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode85w[3]            ; out0             ;
; |lab4|cu:inst8|lpm_decode5:inst10|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode85w[2]         ; |lab4|cu:inst8|lpm_decode5:inst10|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode85w[2]            ; out0             ;
; |lab4|cu:inst8|lpm_decode0:inst6|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode14w[2]          ; |lab4|cu:inst8|lpm_decode0:inst6|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode14w[2]             ; out0             ;
; |lab4|cu:inst8|lpm_decode0:inst6|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode14w[1]          ; |lab4|cu:inst8|lpm_decode0:inst6|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode14w[1]             ; out0             ;
; |lab4|cu:inst8|lpm_decode0:inst6|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode1w[2]           ; |lab4|cu:inst8|lpm_decode0:inst6|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode1w[2]              ; out0             ;
; |lab4|cu:inst8|lpm_decode0:inst6|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode1w[1]           ; |lab4|cu:inst8|lpm_decode0:inst6|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode1w[1]              ; out0             ;
; |lab4|cu:inst8|lpm_decode0:inst6|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode22w[2]          ; |lab4|cu:inst8|lpm_decode0:inst6|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode22w[2]             ; out0             ;
; |lab4|cu:inst8|lpm_decode0:inst6|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode22w[1]          ; |lab4|cu:inst8|lpm_decode0:inst6|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode22w[1]             ; out0             ;
; |lab4|cu:inst8|lpm_decode0:inst6|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode30w[2]          ; |lab4|cu:inst8|lpm_decode0:inst6|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode30w[2]             ; out0             ;
; |lab4|cu:inst8|lpm_decode0:inst6|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode30w[1]          ; |lab4|cu:inst8|lpm_decode0:inst6|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode30w[1]             ; out0             ;
+-------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                         ; Output Port Name                                                                                                     ; Output Port Type ;
+-------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+------------------+
; |lab4|write_ram                                                                                                   ; |lab4|write_ram                                                                                                      ; pin_out          ;
; |lab4|read_reg                                                                                                    ; |lab4|read_reg                                                                                                       ; pin_out          ;
; |lab4|_AR[8]                                                                                                      ; |lab4|_AR[8]                                                                                                         ; pin_out          ;
; |lab4|_AR[7]                                                                                                      ; |lab4|_AR[7]                                                                                                         ; pin_out          ;
; |lab4|_AR[6]                                                                                                      ; |lab4|_AR[6]                                                                                                         ; pin_out          ;
; |lab4|_AR[5]                                                                                                      ; |lab4|_AR[5]                                                                                                         ; pin_out          ;
; |lab4|_DR[8]                                                                                                      ; |lab4|_DR[8]                                                                                                         ; pin_out          ;
; |lab4|_DR[7]                                                                                                      ; |lab4|_DR[7]                                                                                                         ; pin_out          ;
; |lab4|_DR[6]                                                                                                      ; |lab4|_DR[6]                                                                                                         ; pin_out          ;
; |lab4|_DR[5]                                                                                                      ; |lab4|_DR[5]                                                                                                         ; pin_out          ;
; |lab4|_DR[4]                                                                                                      ; |lab4|_DR[4]                                                                                                         ; pin_out          ;
; |lab4|_DR[3]                                                                                                      ; |lab4|_DR[3]                                                                                                         ; pin_out          ;
; |lab4|_DR[2]                                                                                                      ; |lab4|_DR[2]                                                                                                         ; pin_out          ;
; |lab4|_IR[8]                                                                                                      ; |lab4|_IR[8]                                                                                                         ; pin_out          ;
; |lab4|_IR[7]                                                                                                      ; |lab4|_IR[7]                                                                                                         ; pin_out          ;
; |lab4|_IR[6]                                                                                                      ; |lab4|_IR[6]                                                                                                         ; pin_out          ;
; |lab4|_IR[5]                                                                                                      ; |lab4|_IR[5]                                                                                                         ; pin_out          ;
; |lab4|_IR[4]                                                                                                      ; |lab4|_IR[4]                                                                                                         ; pin_out          ;
; |lab4|_IR[3]                                                                                                      ; |lab4|_IR[3]                                                                                                         ; pin_out          ;
; |lab4|_IR[2]                                                                                                      ; |lab4|_IR[2]                                                                                                         ; pin_out          ;
; |lab4|registers:inst15|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[8]                                             ; |lab4|registers:inst15|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[8]                                                ; regout           ;
; |lab4|registers:inst15|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[7]                                             ; |lab4|registers:inst15|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[7]                                                ; regout           ;
; |lab4|registers:inst15|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[6]                                             ; |lab4|registers:inst15|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[6]                                                ; regout           ;
; |lab4|registers:inst15|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[5]                                             ; |lab4|registers:inst15|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[5]                                                ; regout           ;
; |lab4|registers:inst15|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[4]                                             ; |lab4|registers:inst15|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[4]                                                ; regout           ;
; |lab4|registers:inst15|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[8]                                             ; |lab4|registers:inst15|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[8]                                                ; regout           ;
; |lab4|registers:inst15|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[7]                                             ; |lab4|registers:inst15|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[7]                                                ; regout           ;
; |lab4|registers:inst15|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[6]                                             ; |lab4|registers:inst15|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[6]                                                ; regout           ;
; |lab4|registers:inst15|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[4]                                             ; |lab4|registers:inst15|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[4]                                                ; regout           ;
; |lab4|registers:inst15|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[3]                                             ; |lab4|registers:inst15|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[3]                                                ; regout           ;
; |lab4|registers:inst15|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[8]                                              ; |lab4|registers:inst15|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[8]                                                 ; regout           ;
; |lab4|registers:inst15|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[7]                                              ; |lab4|registers:inst15|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[7]                                                 ; regout           ;
; |lab4|registers:inst15|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[6]                                              ; |lab4|registers:inst15|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[6]                                                 ; regout           ;
; |lab4|registers:inst15|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[4]                                              ; |lab4|registers:inst15|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[4]                                                 ; regout           ;
; |lab4|registers:inst15|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[2]                                              ; |lab4|registers:inst15|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[2]                                                 ; regout           ;
; |lab4|registers:inst15|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[1]                                              ; |lab4|registers:inst15|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[1]                                                 ; regout           ;
; |lab4|registers:inst15|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[0]                                              ; |lab4|registers:inst15|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[0]                                                 ; regout           ;
; |lab4|registers:inst15|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l1_w0_n0_mux_dataout~1    ; |lab4|registers:inst15|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l1_w0_n0_mux_dataout~1       ; out0             ;
; |lab4|registers:inst15|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l1_w1_n0_mux_dataout~1    ; |lab4|registers:inst15|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l1_w1_n0_mux_dataout~1       ; out0             ;
; |lab4|registers:inst15|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l1_w2_n0_mux_dataout~1    ; |lab4|registers:inst15|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l1_w2_n0_mux_dataout~1       ; out0             ;
; |lab4|registers:inst15|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l1_w3_n0_mux_dataout~0    ; |lab4|registers:inst15|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l1_w3_n0_mux_dataout~0       ; out0             ;
; |lab4|registers:inst15|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l1_w4_n0_mux_dataout~0    ; |lab4|registers:inst15|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l1_w4_n0_mux_dataout~0       ; out0             ;
; |lab4|registers:inst15|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l1_w4_n0_mux_dataout~1    ; |lab4|registers:inst15|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l1_w4_n0_mux_dataout~1       ; out0             ;
; |lab4|registers:inst15|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l1_w4_n0_mux_dataout      ; |lab4|registers:inst15|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l1_w4_n0_mux_dataout         ; out0             ;
; |lab4|registers:inst15|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l1_w4_n1_mux_dataout~1    ; |lab4|registers:inst15|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l1_w4_n1_mux_dataout~1       ; out0             ;
; |lab4|registers:inst15|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l1_w5_n1_mux_dataout~1    ; |lab4|registers:inst15|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l1_w5_n1_mux_dataout~1       ; out0             ;
; |lab4|registers:inst15|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l1_w6_n0_mux_dataout~0    ; |lab4|registers:inst15|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l1_w6_n0_mux_dataout~0       ; out0             ;
; |lab4|registers:inst15|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l1_w6_n0_mux_dataout~1    ; |lab4|registers:inst15|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l1_w6_n0_mux_dataout~1       ; out0             ;
; |lab4|registers:inst15|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l1_w6_n0_mux_dataout      ; |lab4|registers:inst15|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l1_w6_n0_mux_dataout         ; out0             ;
; |lab4|registers:inst15|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l1_w6_n1_mux_dataout~1    ; |lab4|registers:inst15|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l1_w6_n1_mux_dataout~1       ; out0             ;
; |lab4|registers:inst15|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l1_w7_n0_mux_dataout~0    ; |lab4|registers:inst15|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l1_w7_n0_mux_dataout~0       ; out0             ;
; |lab4|registers:inst15|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l1_w7_n0_mux_dataout~1    ; |lab4|registers:inst15|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l1_w7_n0_mux_dataout~1       ; out0             ;
; |lab4|registers:inst15|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l1_w7_n0_mux_dataout      ; |lab4|registers:inst15|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l1_w7_n0_mux_dataout         ; out0             ;
; |lab4|registers:inst15|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l1_w7_n1_mux_dataout~1    ; |lab4|registers:inst15|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l1_w7_n1_mux_dataout~1       ; out0             ;
; |lab4|registers:inst15|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l1_w8_n0_mux_dataout~0    ; |lab4|registers:inst15|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l1_w8_n0_mux_dataout~0       ; out0             ;
; |lab4|registers:inst15|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l1_w8_n0_mux_dataout~1    ; |lab4|registers:inst15|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l1_w8_n0_mux_dataout~1       ; out0             ;
; |lab4|registers:inst15|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l1_w8_n0_mux_dataout      ; |lab4|registers:inst15|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l1_w8_n0_mux_dataout         ; out0             ;
; |lab4|registers:inst15|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l1_w8_n1_mux_dataout~1    ; |lab4|registers:inst15|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l1_w8_n1_mux_dataout~1       ; out0             ;
; |lab4|registers:inst15|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l2_w4_n0_mux_dataout~1    ; |lab4|registers:inst15|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l2_w4_n0_mux_dataout~1       ; out0             ;
; |lab4|registers:inst15|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l2_w6_n0_mux_dataout~1    ; |lab4|registers:inst15|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l2_w6_n0_mux_dataout~1       ; out0             ;
; |lab4|registers:inst15|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l2_w7_n0_mux_dataout~1    ; |lab4|registers:inst15|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l2_w7_n0_mux_dataout~1       ; out0             ;
; |lab4|registers:inst15|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l2_w8_n0_mux_dataout~1    ; |lab4|registers:inst15|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l2_w8_n0_mux_dataout~1       ; out0             ;
; |lab4|lpm_bustri1:inst6|lpm_bustri:lpm_bustri_component|dout[8]                                                   ; |lab4|lpm_bustri1:inst6|lpm_bustri:lpm_bustri_component|dout[8]                                                      ; out              ;
; |lab4|lpm_bustri1:inst6|lpm_bustri:lpm_bustri_component|dout[7]                                                   ; |lab4|lpm_bustri1:inst6|lpm_bustri:lpm_bustri_component|dout[7]                                                      ; out              ;
; |lab4|lpm_bustri1:inst6|lpm_bustri:lpm_bustri_component|dout[6]                                                   ; |lab4|lpm_bustri1:inst6|lpm_bustri:lpm_bustri_component|dout[6]                                                      ; out              ;
; |lab4|lpm_bustri1:inst6|lpm_bustri:lpm_bustri_component|dout[5]                                                   ; |lab4|lpm_bustri1:inst6|lpm_bustri:lpm_bustri_component|dout[5]                                                      ; out              ;
; |lab4|lpm_bustri1:inst6|lpm_bustri:lpm_bustri_component|dout[4]                                                   ; |lab4|lpm_bustri1:inst6|lpm_bustri:lpm_bustri_component|dout[4]                                                      ; out              ;
; |lab4|lpm_bustri1:inst6|lpm_bustri:lpm_bustri_component|dout[3]                                                   ; |lab4|lpm_bustri1:inst6|lpm_bustri:lpm_bustri_component|dout[3]                                                      ; out              ;
; |lab4|lpm_bustri1:inst6|lpm_bustri:lpm_bustri_component|dout[2]                                                   ; |lab4|lpm_bustri1:inst6|lpm_bustri:lpm_bustri_component|dout[2]                                                      ; out              ;
; |lab4|lpm_bustri1:inst6|lpm_bustri:lpm_bustri_component|dout[1]                                                   ; |lab4|lpm_bustri1:inst6|lpm_bustri:lpm_bustri_component|dout[1]                                                      ; out              ;
; |lab4|lpm_bustri1:inst6|lpm_bustri:lpm_bustri_component|dout[0]                                                   ; |lab4|lpm_bustri1:inst6|lpm_bustri:lpm_bustri_component|dout[0]                                                      ; out              ;
; |lab4|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_sh71:auto_generated|ram_block1a5                   ; |lab4|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_sh71:auto_generated|q_a[5]                            ; portadataout0    ;
; |lab4|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_sh71:auto_generated|ram_block1a6                   ; |lab4|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_sh71:auto_generated|q_a[6]                            ; portadataout0    ;
; |lab4|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_sh71:auto_generated|ram_block1a7                   ; |lab4|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_sh71:auto_generated|q_a[7]                            ; portadataout0    ;
; |lab4|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_sh71:auto_generated|ram_block1a8                   ; |lab4|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_sh71:auto_generated|q_a[8]                            ; portadataout0    ;
; |lab4|lpm_bustri1:inst4|lpm_bustri:lpm_bustri_component|dout[8]                                                   ; |lab4|lpm_bustri1:inst4|lpm_bustri:lpm_bustri_component|dout[8]                                                      ; out              ;
; |lab4|lpm_bustri1:inst4|lpm_bustri:lpm_bustri_component|dout[7]                                                   ; |lab4|lpm_bustri1:inst4|lpm_bustri:lpm_bustri_component|dout[7]                                                      ; out              ;
; |lab4|lpm_bustri1:inst4|lpm_bustri:lpm_bustri_component|dout[6]                                                   ; |lab4|lpm_bustri1:inst4|lpm_bustri:lpm_bustri_component|dout[6]                                                      ; out              ;
; |lab4|lpm_bustri1:inst4|lpm_bustri:lpm_bustri_component|dout[5]                                                   ; |lab4|lpm_bustri1:inst4|lpm_bustri:lpm_bustri_component|dout[5]                                                      ; out              ;
; |lab4|cu:inst8|lpm_mux3:inst8|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w5_n0_mux_dataout~1             ; |lab4|cu:inst8|lpm_mux3:inst8|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w5_n0_mux_dataout~1                ; out0             ;
; |lab4|cu:inst8|lpm_mux3:inst8|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w6_n0_mux_dataout~1             ; |lab4|cu:inst8|lpm_mux3:inst8|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w6_n0_mux_dataout~1                ; out0             ;
; |lab4|cu:inst8|lpm_mux3:inst8|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w7_n0_mux_dataout~1             ; |lab4|cu:inst8|lpm_mux3:inst8|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w7_n0_mux_dataout~1                ; out0             ;
; |lab4|cu:inst8|lpm_counter6:inst15|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|counter_comb_bita5   ; |lab4|cu:inst8|lpm_counter6:inst15|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|counter_comb_bita5~COUT ; cout             ;
; |lab4|cu:inst8|lpm_counter6:inst15|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|counter_comb_bita6   ; |lab4|cu:inst8|lpm_counter6:inst15|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|counter_comb_bita6      ; sumout           ;
; |lab4|cu:inst8|lpm_counter6:inst15|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|counter_comb_bita6   ; |lab4|cu:inst8|lpm_counter6:inst15|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|counter_comb_bita6~COUT ; cout             ;
; |lab4|cu:inst8|lpm_counter6:inst15|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|counter_comb_bita7   ; |lab4|cu:inst8|lpm_counter6:inst15|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|counter_comb_bita7      ; sumout           ;
; |lab4|cu:inst8|lpm_counter6:inst15|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|counter_reg_bit1a[7] ; |lab4|cu:inst8|lpm_counter6:inst15|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|safe_q[7]               ; regout           ;
; |lab4|cu:inst8|lpm_counter6:inst15|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|counter_reg_bit1a[6] ; |lab4|cu:inst8|lpm_counter6:inst15|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|safe_q[6]               ; regout           ;
; |lab4|cu:inst8|lpm_counter6:inst15|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|counter_reg_bit1a[5] ; |lab4|cu:inst8|lpm_counter6:inst15|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|safe_q[5]               ; regout           ;
; |lab4|cu:inst8|lpm_mux3:inst1|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w5_n0_mux_dataout~1             ; |lab4|cu:inst8|lpm_mux3:inst1|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w5_n0_mux_dataout~1                ; out0             ;
; |lab4|cu:inst8|lpm_mux3:inst1|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w6_n0_mux_dataout~1             ; |lab4|cu:inst8|lpm_mux3:inst1|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w6_n0_mux_dataout~1                ; out0             ;
; |lab4|cu:inst8|lpm_mux3:inst1|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w7_n0_mux_dataout~1             ; |lab4|cu:inst8|lpm_mux3:inst1|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w7_n0_mux_dataout~1                ; out0             ;
; |lab4|cu:inst8|lpm_dff1:AR|lpm_ff:lpm_ff_component|dffs[8]                                                        ; |lab4|cu:inst8|lpm_dff1:AR|lpm_ff:lpm_ff_component|dffs[8]                                                           ; regout           ;
; |lab4|cu:inst8|lpm_dff1:AR|lpm_ff:lpm_ff_component|dffs[7]                                                        ; |lab4|cu:inst8|lpm_dff1:AR|lpm_ff:lpm_ff_component|dffs[7]                                                           ; regout           ;
; |lab4|cu:inst8|lpm_dff1:AR|lpm_ff:lpm_ff_component|dffs[6]                                                        ; |lab4|cu:inst8|lpm_dff1:AR|lpm_ff:lpm_ff_component|dffs[6]                                                           ; regout           ;
; |lab4|cu:inst8|lpm_dff1:AR|lpm_ff:lpm_ff_component|dffs[5]                                                        ; |lab4|cu:inst8|lpm_dff1:AR|lpm_ff:lpm_ff_component|dffs[5]                                                           ; regout           ;
; |lab4|cu:inst8|lpm_dff1:DR|lpm_ff:lpm_ff_component|dffs[8]                                                        ; |lab4|cu:inst8|lpm_dff1:DR|lpm_ff:lpm_ff_component|dffs[8]                                                           ; regout           ;
; |lab4|cu:inst8|lpm_dff1:DR|lpm_ff:lpm_ff_component|dffs[7]                                                        ; |lab4|cu:inst8|lpm_dff1:DR|lpm_ff:lpm_ff_component|dffs[7]                                                           ; regout           ;
; |lab4|cu:inst8|lpm_dff1:DR|lpm_ff:lpm_ff_component|dffs[6]                                                        ; |lab4|cu:inst8|lpm_dff1:DR|lpm_ff:lpm_ff_component|dffs[6]                                                           ; regout           ;
; |lab4|cu:inst8|lpm_dff1:DR|lpm_ff:lpm_ff_component|dffs[5]                                                        ; |lab4|cu:inst8|lpm_dff1:DR|lpm_ff:lpm_ff_component|dffs[5]                                                           ; regout           ;
; |lab4|cu:inst8|lpm_dff1:DR|lpm_ff:lpm_ff_component|dffs[4]                                                        ; |lab4|cu:inst8|lpm_dff1:DR|lpm_ff:lpm_ff_component|dffs[4]                                                           ; regout           ;
; |lab4|cu:inst8|lpm_dff1:DR|lpm_ff:lpm_ff_component|dffs[3]                                                        ; |lab4|cu:inst8|lpm_dff1:DR|lpm_ff:lpm_ff_component|dffs[3]                                                           ; regout           ;
; |lab4|cu:inst8|lpm_dff1:DR|lpm_ff:lpm_ff_component|dffs[2]                                                        ; |lab4|cu:inst8|lpm_dff1:DR|lpm_ff:lpm_ff_component|dffs[2]                                                           ; regout           ;
; |lab4|cu:inst8|lpm_dff1:IR|lpm_ff:lpm_ff_component|dffs[8]                                                        ; |lab4|cu:inst8|lpm_dff1:IR|lpm_ff:lpm_ff_component|dffs[8]                                                           ; regout           ;
; |lab4|cu:inst8|lpm_dff1:IR|lpm_ff:lpm_ff_component|dffs[7]                                                        ; |lab4|cu:inst8|lpm_dff1:IR|lpm_ff:lpm_ff_component|dffs[7]                                                           ; regout           ;
; |lab4|cu:inst8|lpm_dff1:IR|lpm_ff:lpm_ff_component|dffs[6]                                                        ; |lab4|cu:inst8|lpm_dff1:IR|lpm_ff:lpm_ff_component|dffs[6]                                                           ; regout           ;
; |lab4|cu:inst8|lpm_dff1:IR|lpm_ff:lpm_ff_component|dffs[5]                                                        ; |lab4|cu:inst8|lpm_dff1:IR|lpm_ff:lpm_ff_component|dffs[5]                                                           ; regout           ;
; |lab4|cu:inst8|lpm_dff1:IR|lpm_ff:lpm_ff_component|dffs[4]                                                        ; |lab4|cu:inst8|lpm_dff1:IR|lpm_ff:lpm_ff_component|dffs[4]                                                           ; regout           ;
; |lab4|cu:inst8|lpm_dff1:IR|lpm_ff:lpm_ff_component|dffs[3]                                                        ; |lab4|cu:inst8|lpm_dff1:IR|lpm_ff:lpm_ff_component|dffs[3]                                                           ; regout           ;
; |lab4|cu:inst8|lpm_dff1:IR|lpm_ff:lpm_ff_component|dffs[2]                                                        ; |lab4|cu:inst8|lpm_dff1:IR|lpm_ff:lpm_ff_component|dffs[2]                                                           ; regout           ;
; |lab4|cu:inst8|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_5bf:auto_generated|w_anode6w[3]            ; |lab4|cu:inst8|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_5bf:auto_generated|w_anode6w[3]               ; out0             ;
; |lab4|cu:inst8|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_5bf:auto_generated|w_anode6w[2]            ; |lab4|cu:inst8|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_5bf:auto_generated|w_anode6w[2]               ; out0             ;
; |lab4|cu:inst8|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_5bf:auto_generated|w_anode6w[1]            ; |lab4|cu:inst8|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_5bf:auto_generated|w_anode6w[1]               ; out0             ;
+-------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                         ; Output Port Name                                                                                                     ; Output Port Type ;
+-------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+------------------+
; |lab4|write_ram                                                                                                   ; |lab4|write_ram                                                                                                      ; pin_out          ;
; |lab4|read_reg                                                                                                    ; |lab4|read_reg                                                                                                       ; pin_out          ;
; |lab4|_AR[8]                                                                                                      ; |lab4|_AR[8]                                                                                                         ; pin_out          ;
; |lab4|_AR[7]                                                                                                      ; |lab4|_AR[7]                                                                                                         ; pin_out          ;
; |lab4|_AR[6]                                                                                                      ; |lab4|_AR[6]                                                                                                         ; pin_out          ;
; |lab4|_AR[5]                                                                                                      ; |lab4|_AR[5]                                                                                                         ; pin_out          ;
; |lab4|_AR[3]                                                                                                      ; |lab4|_AR[3]                                                                                                         ; pin_out          ;
; |lab4|_IR[8]                                                                                                      ; |lab4|_IR[8]                                                                                                         ; pin_out          ;
; |lab4|_IR[7]                                                                                                      ; |lab4|_IR[7]                                                                                                         ; pin_out          ;
; |lab4|_IR[6]                                                                                                      ; |lab4|_IR[6]                                                                                                         ; pin_out          ;
; |lab4|_IR[5]                                                                                                      ; |lab4|_IR[5]                                                                                                         ; pin_out          ;
; |lab4|_IR[4]                                                                                                      ; |lab4|_IR[4]                                                                                                         ; pin_out          ;
; |lab4|_IR[3]                                                                                                      ; |lab4|_IR[3]                                                                                                         ; pin_out          ;
; |lab4|_IR[2]                                                                                                      ; |lab4|_IR[2]                                                                                                         ; pin_out          ;
; |lab4|registers:inst15|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[8]                                             ; |lab4|registers:inst15|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[8]                                                ; regout           ;
; |lab4|registers:inst15|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[7]                                             ; |lab4|registers:inst15|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[7]                                                ; regout           ;
; |lab4|registers:inst15|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[6]                                             ; |lab4|registers:inst15|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[6]                                                ; regout           ;
; |lab4|registers:inst15|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[5]                                             ; |lab4|registers:inst15|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[5]                                                ; regout           ;
; |lab4|registers:inst15|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[4]                                             ; |lab4|registers:inst15|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[4]                                                ; regout           ;
; |lab4|registers:inst15|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[3]                                             ; |lab4|registers:inst15|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[3]                                                ; regout           ;
; |lab4|registers:inst15|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[2]                                             ; |lab4|registers:inst15|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[2]                                                ; regout           ;
; |lab4|registers:inst15|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[1]                                             ; |lab4|registers:inst15|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[1]                                                ; regout           ;
; |lab4|registers:inst15|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[0]                                             ; |lab4|registers:inst15|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[0]                                                ; regout           ;
; |lab4|registers:inst15|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[8]                                             ; |lab4|registers:inst15|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[8]                                                ; regout           ;
; |lab4|registers:inst15|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[7]                                             ; |lab4|registers:inst15|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[7]                                                ; regout           ;
; |lab4|registers:inst15|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[6]                                             ; |lab4|registers:inst15|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[6]                                                ; regout           ;
; |lab4|registers:inst15|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[5]                                             ; |lab4|registers:inst15|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[5]                                                ; regout           ;
; |lab4|registers:inst15|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[4]                                             ; |lab4|registers:inst15|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[4]                                                ; regout           ;
; |lab4|registers:inst15|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[3]                                             ; |lab4|registers:inst15|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[3]                                                ; regout           ;
; |lab4|registers:inst15|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[2]                                             ; |lab4|registers:inst15|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[2]                                                ; regout           ;
; |lab4|registers:inst15|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[1]                                             ; |lab4|registers:inst15|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[1]                                                ; regout           ;
; |lab4|registers:inst15|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0]                                             ; |lab4|registers:inst15|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0]                                                ; regout           ;
; |lab4|registers:inst15|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[8]                                             ; |lab4|registers:inst15|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[8]                                                ; regout           ;
; |lab4|registers:inst15|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[7]                                             ; |lab4|registers:inst15|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[7]                                                ; regout           ;
; |lab4|registers:inst15|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[6]                                             ; |lab4|registers:inst15|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[6]                                                ; regout           ;
; |lab4|registers:inst15|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[5]                                             ; |lab4|registers:inst15|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[5]                                                ; regout           ;
; |lab4|registers:inst15|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[4]                                             ; |lab4|registers:inst15|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[4]                                                ; regout           ;
; |lab4|registers:inst15|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[3]                                             ; |lab4|registers:inst15|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[3]                                                ; regout           ;
; |lab4|registers:inst15|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[2]                                             ; |lab4|registers:inst15|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[2]                                                ; regout           ;
; |lab4|registers:inst15|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[1]                                             ; |lab4|registers:inst15|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[1]                                                ; regout           ;
; |lab4|registers:inst15|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[0]                                             ; |lab4|registers:inst15|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[0]                                                ; regout           ;
; |lab4|registers:inst15|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[8]                                              ; |lab4|registers:inst15|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[8]                                                 ; regout           ;
; |lab4|registers:inst15|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[7]                                              ; |lab4|registers:inst15|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[7]                                                 ; regout           ;
; |lab4|registers:inst15|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[6]                                              ; |lab4|registers:inst15|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[6]                                                 ; regout           ;
; |lab4|registers:inst15|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[5]                                              ; |lab4|registers:inst15|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[5]                                                 ; regout           ;
; |lab4|registers:inst15|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[4]                                              ; |lab4|registers:inst15|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[4]                                                 ; regout           ;
; |lab4|registers:inst15|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[3]                                              ; |lab4|registers:inst15|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[3]                                                 ; regout           ;
; |lab4|registers:inst15|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[2]                                              ; |lab4|registers:inst15|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[2]                                                 ; regout           ;
; |lab4|registers:inst15|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[1]                                              ; |lab4|registers:inst15|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[1]                                                 ; regout           ;
; |lab4|registers:inst15|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[0]                                              ; |lab4|registers:inst15|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[0]                                                 ; regout           ;
; |lab4|registers:inst15|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l1_w0_n0_mux_dataout~1    ; |lab4|registers:inst15|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l1_w0_n0_mux_dataout~1       ; out0             ;
; |lab4|registers:inst15|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l1_w1_n0_mux_dataout~1    ; |lab4|registers:inst15|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l1_w1_n0_mux_dataout~1       ; out0             ;
; |lab4|registers:inst15|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l1_w2_n0_mux_dataout~1    ; |lab4|registers:inst15|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l1_w2_n0_mux_dataout~1       ; out0             ;
; |lab4|registers:inst15|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l1_w3_n0_mux_dataout~0    ; |lab4|registers:inst15|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l1_w3_n0_mux_dataout~0       ; out0             ;
; |lab4|registers:inst15|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l1_w4_n0_mux_dataout~0    ; |lab4|registers:inst15|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l1_w4_n0_mux_dataout~0       ; out0             ;
; |lab4|registers:inst15|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l1_w4_n0_mux_dataout~1    ; |lab4|registers:inst15|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l1_w4_n0_mux_dataout~1       ; out0             ;
; |lab4|registers:inst15|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l1_w4_n0_mux_dataout      ; |lab4|registers:inst15|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l1_w4_n0_mux_dataout         ; out0             ;
; |lab4|registers:inst15|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l1_w4_n1_mux_dataout~1    ; |lab4|registers:inst15|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l1_w4_n1_mux_dataout~1       ; out0             ;
; |lab4|registers:inst15|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l1_w5_n1_mux_dataout~1    ; |lab4|registers:inst15|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l1_w5_n1_mux_dataout~1       ; out0             ;
; |lab4|registers:inst15|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l1_w6_n0_mux_dataout~0    ; |lab4|registers:inst15|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l1_w6_n0_mux_dataout~0       ; out0             ;
; |lab4|registers:inst15|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l1_w6_n0_mux_dataout~1    ; |lab4|registers:inst15|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l1_w6_n0_mux_dataout~1       ; out0             ;
; |lab4|registers:inst15|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l1_w6_n0_mux_dataout      ; |lab4|registers:inst15|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l1_w6_n0_mux_dataout         ; out0             ;
; |lab4|registers:inst15|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l1_w6_n1_mux_dataout~1    ; |lab4|registers:inst15|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l1_w6_n1_mux_dataout~1       ; out0             ;
; |lab4|registers:inst15|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l1_w7_n0_mux_dataout~0    ; |lab4|registers:inst15|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l1_w7_n0_mux_dataout~0       ; out0             ;
; |lab4|registers:inst15|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l1_w7_n0_mux_dataout~1    ; |lab4|registers:inst15|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l1_w7_n0_mux_dataout~1       ; out0             ;
; |lab4|registers:inst15|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l1_w7_n0_mux_dataout      ; |lab4|registers:inst15|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l1_w7_n0_mux_dataout         ; out0             ;
; |lab4|registers:inst15|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l1_w7_n1_mux_dataout~1    ; |lab4|registers:inst15|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l1_w7_n1_mux_dataout~1       ; out0             ;
; |lab4|registers:inst15|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l1_w8_n0_mux_dataout~0    ; |lab4|registers:inst15|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l1_w8_n0_mux_dataout~0       ; out0             ;
; |lab4|registers:inst15|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l1_w8_n0_mux_dataout~1    ; |lab4|registers:inst15|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l1_w8_n0_mux_dataout~1       ; out0             ;
; |lab4|registers:inst15|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l1_w8_n0_mux_dataout      ; |lab4|registers:inst15|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l1_w8_n0_mux_dataout         ; out0             ;
; |lab4|registers:inst15|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l1_w8_n1_mux_dataout~1    ; |lab4|registers:inst15|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l1_w8_n1_mux_dataout~1       ; out0             ;
; |lab4|registers:inst15|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l2_w4_n0_mux_dataout~1    ; |lab4|registers:inst15|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l2_w4_n0_mux_dataout~1       ; out0             ;
; |lab4|registers:inst15|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l2_w6_n0_mux_dataout~1    ; |lab4|registers:inst15|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l2_w6_n0_mux_dataout~1       ; out0             ;
; |lab4|registers:inst15|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l2_w7_n0_mux_dataout~1    ; |lab4|registers:inst15|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l2_w7_n0_mux_dataout~1       ; out0             ;
; |lab4|registers:inst15|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l2_w8_n0_mux_dataout~1    ; |lab4|registers:inst15|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_2oc:auto_generated|l2_w8_n0_mux_dataout~1       ; out0             ;
; |lab4|lpm_bustri1:inst6|lpm_bustri:lpm_bustri_component|dout[8]                                                   ; |lab4|lpm_bustri1:inst6|lpm_bustri:lpm_bustri_component|dout[8]                                                      ; out              ;
; |lab4|lpm_bustri1:inst6|lpm_bustri:lpm_bustri_component|dout[7]                                                   ; |lab4|lpm_bustri1:inst6|lpm_bustri:lpm_bustri_component|dout[7]                                                      ; out              ;
; |lab4|lpm_bustri1:inst6|lpm_bustri:lpm_bustri_component|dout[6]                                                   ; |lab4|lpm_bustri1:inst6|lpm_bustri:lpm_bustri_component|dout[6]                                                      ; out              ;
; |lab4|lpm_bustri1:inst6|lpm_bustri:lpm_bustri_component|dout[5]                                                   ; |lab4|lpm_bustri1:inst6|lpm_bustri:lpm_bustri_component|dout[5]                                                      ; out              ;
; |lab4|lpm_bustri1:inst6|lpm_bustri:lpm_bustri_component|dout[4]                                                   ; |lab4|lpm_bustri1:inst6|lpm_bustri:lpm_bustri_component|dout[4]                                                      ; out              ;
; |lab4|lpm_bustri1:inst6|lpm_bustri:lpm_bustri_component|dout[3]                                                   ; |lab4|lpm_bustri1:inst6|lpm_bustri:lpm_bustri_component|dout[3]                                                      ; out              ;
; |lab4|lpm_bustri1:inst6|lpm_bustri:lpm_bustri_component|dout[2]                                                   ; |lab4|lpm_bustri1:inst6|lpm_bustri:lpm_bustri_component|dout[2]                                                      ; out              ;
; |lab4|lpm_bustri1:inst6|lpm_bustri:lpm_bustri_component|dout[1]                                                   ; |lab4|lpm_bustri1:inst6|lpm_bustri:lpm_bustri_component|dout[1]                                                      ; out              ;
; |lab4|lpm_bustri1:inst6|lpm_bustri:lpm_bustri_component|dout[0]                                                   ; |lab4|lpm_bustri1:inst6|lpm_bustri:lpm_bustri_component|dout[0]                                                      ; out              ;
; |lab4|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_sh71:auto_generated|ram_block1a5                   ; |lab4|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_sh71:auto_generated|q_a[5]                            ; portadataout0    ;
; |lab4|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_sh71:auto_generated|ram_block1a6                   ; |lab4|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_sh71:auto_generated|q_a[6]                            ; portadataout0    ;
; |lab4|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_sh71:auto_generated|ram_block1a7                   ; |lab4|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_sh71:auto_generated|q_a[7]                            ; portadataout0    ;
; |lab4|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_sh71:auto_generated|ram_block1a8                   ; |lab4|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_sh71:auto_generated|q_a[8]                            ; portadataout0    ;
; |lab4|cu:inst8|lpm_mux3:inst8|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w5_n0_mux_dataout~1             ; |lab4|cu:inst8|lpm_mux3:inst8|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w5_n0_mux_dataout~1                ; out0             ;
; |lab4|cu:inst8|lpm_mux3:inst8|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w6_n0_mux_dataout~1             ; |lab4|cu:inst8|lpm_mux3:inst8|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w6_n0_mux_dataout~1                ; out0             ;
; |lab4|cu:inst8|lpm_mux3:inst8|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w7_n0_mux_dataout~1             ; |lab4|cu:inst8|lpm_mux3:inst8|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w7_n0_mux_dataout~1                ; out0             ;
; |lab4|cu:inst8|lpm_counter6:inst15|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|counter_comb_bita5   ; |lab4|cu:inst8|lpm_counter6:inst15|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|counter_comb_bita5~COUT ; cout             ;
; |lab4|cu:inst8|lpm_counter6:inst15|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|counter_comb_bita6   ; |lab4|cu:inst8|lpm_counter6:inst15|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|counter_comb_bita6      ; sumout           ;
; |lab4|cu:inst8|lpm_counter6:inst15|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|counter_comb_bita6   ; |lab4|cu:inst8|lpm_counter6:inst15|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|counter_comb_bita6~COUT ; cout             ;
; |lab4|cu:inst8|lpm_counter6:inst15|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|counter_comb_bita7   ; |lab4|cu:inst8|lpm_counter6:inst15|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|counter_comb_bita7      ; sumout           ;
; |lab4|cu:inst8|lpm_counter6:inst15|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|counter_reg_bit1a[7] ; |lab4|cu:inst8|lpm_counter6:inst15|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|safe_q[7]               ; regout           ;
; |lab4|cu:inst8|lpm_counter6:inst15|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|counter_reg_bit1a[6] ; |lab4|cu:inst8|lpm_counter6:inst15|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|safe_q[6]               ; regout           ;
; |lab4|cu:inst8|lpm_counter6:inst15|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|counter_reg_bit1a[5] ; |lab4|cu:inst8|lpm_counter6:inst15|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|safe_q[5]               ; regout           ;
; |lab4|cu:inst8|lpm_mux3:inst1|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w5_n0_mux_dataout~1             ; |lab4|cu:inst8|lpm_mux3:inst1|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w5_n0_mux_dataout~1                ; out0             ;
; |lab4|cu:inst8|lpm_mux3:inst1|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w6_n0_mux_dataout~1             ; |lab4|cu:inst8|lpm_mux3:inst1|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w6_n0_mux_dataout~1                ; out0             ;
; |lab4|cu:inst8|lpm_mux3:inst1|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w7_n0_mux_dataout~1             ; |lab4|cu:inst8|lpm_mux3:inst1|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w7_n0_mux_dataout~1                ; out0             ;
; |lab4|cu:inst8|lpm_dff1:AR|lpm_ff:lpm_ff_component|dffs[8]                                                        ; |lab4|cu:inst8|lpm_dff1:AR|lpm_ff:lpm_ff_component|dffs[8]                                                           ; regout           ;
; |lab4|cu:inst8|lpm_dff1:AR|lpm_ff:lpm_ff_component|dffs[7]                                                        ; |lab4|cu:inst8|lpm_dff1:AR|lpm_ff:lpm_ff_component|dffs[7]                                                           ; regout           ;
; |lab4|cu:inst8|lpm_dff1:AR|lpm_ff:lpm_ff_component|dffs[6]                                                        ; |lab4|cu:inst8|lpm_dff1:AR|lpm_ff:lpm_ff_component|dffs[6]                                                           ; regout           ;
; |lab4|cu:inst8|lpm_dff1:AR|lpm_ff:lpm_ff_component|dffs[5]                                                        ; |lab4|cu:inst8|lpm_dff1:AR|lpm_ff:lpm_ff_component|dffs[5]                                                           ; regout           ;
; |lab4|cu:inst8|lpm_dff1:AR|lpm_ff:lpm_ff_component|dffs[3]                                                        ; |lab4|cu:inst8|lpm_dff1:AR|lpm_ff:lpm_ff_component|dffs[3]                                                           ; regout           ;
; |lab4|cu:inst8|lpm_dff1:DR9|lpm_ff:lpm_ff_component|dffs[5]                                                       ; |lab4|cu:inst8|lpm_dff1:DR9|lpm_ff:lpm_ff_component|dffs[5]                                                          ; regout           ;
; |lab4|cu:inst8|lpm_dff1:IR|lpm_ff:lpm_ff_component|dffs[8]                                                        ; |lab4|cu:inst8|lpm_dff1:IR|lpm_ff:lpm_ff_component|dffs[8]                                                           ; regout           ;
; |lab4|cu:inst8|lpm_dff1:IR|lpm_ff:lpm_ff_component|dffs[7]                                                        ; |lab4|cu:inst8|lpm_dff1:IR|lpm_ff:lpm_ff_component|dffs[7]                                                           ; regout           ;
; |lab4|cu:inst8|lpm_dff1:IR|lpm_ff:lpm_ff_component|dffs[6]                                                        ; |lab4|cu:inst8|lpm_dff1:IR|lpm_ff:lpm_ff_component|dffs[6]                                                           ; regout           ;
; |lab4|cu:inst8|lpm_dff1:IR|lpm_ff:lpm_ff_component|dffs[5]                                                        ; |lab4|cu:inst8|lpm_dff1:IR|lpm_ff:lpm_ff_component|dffs[5]                                                           ; regout           ;
; |lab4|cu:inst8|lpm_dff1:IR|lpm_ff:lpm_ff_component|dffs[4]                                                        ; |lab4|cu:inst8|lpm_dff1:IR|lpm_ff:lpm_ff_component|dffs[4]                                                           ; regout           ;
; |lab4|cu:inst8|lpm_dff1:IR|lpm_ff:lpm_ff_component|dffs[3]                                                        ; |lab4|cu:inst8|lpm_dff1:IR|lpm_ff:lpm_ff_component|dffs[3]                                                           ; regout           ;
; |lab4|cu:inst8|lpm_dff1:IR|lpm_ff:lpm_ff_component|dffs[2]                                                        ; |lab4|cu:inst8|lpm_dff1:IR|lpm_ff:lpm_ff_component|dffs[2]                                                           ; regout           ;
; |lab4|cu:inst8|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_5bf:auto_generated|w_anode6w[3]            ; |lab4|cu:inst8|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_5bf:auto_generated|w_anode6w[3]               ; out0             ;
; |lab4|cu:inst8|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_5bf:auto_generated|w_anode6w[2]            ; |lab4|cu:inst8|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_5bf:auto_generated|w_anode6w[2]               ; out0             ;
; |lab4|cu:inst8|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_5bf:auto_generated|w_anode6w[1]            ; |lab4|cu:inst8|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_5bf:auto_generated|w_anode6w[1]               ; out0             ;
+-------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II Simulator
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Sun Dec 15 15:09:11 2024
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off lab4 -c lab4
Warning: Tcl Script File ../aboba/Lab4/lpm_bustri2.qip not found
    Info: set_global_assignment -name QIP_FILE ../aboba/Lab4/lpm_bustri2.qip
Info: Using vector source file "E://3kurs/5term//MYLABS/4/lab4/lab4.vwf"
Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info: Simulation partitioned into 1 sub-simulations
Info: Simulation coverage is      66.75 %
Info: Number of transitions in simulation is 4025
Info: Quartus II Simulator was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 147 megabytes
    Info: Processing ended: Sun Dec 15 15:09:12 2024
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


