{"Source Block": ["verilog-ethernet/rtl/ip_eth_rx_64.v@273:492@HdlStmProcess", "        shift_eth_payload_tuser = (input_eth_payload_tuser & (input_eth_payload_tkeep[7:4] == 0));\n        shift_eth_payload_input_tready = ~(input_eth_payload_tlast & input_eth_payload_tvalid & transfer_in_save);\n    end\nend\n\nalways @* begin\n    state_next = 2'bz;\n\n    flush_save = 0;\n    transfer_in_save = 0;\n\n    input_eth_hdr_ready_next = 0;\n    input_eth_payload_tready_next = 0;\n\n    store_eth_hdr = 0;\n    store_hdr_word_0 = 0;\n    store_hdr_word_1 = 0;\n    store_hdr_word_2 = 0;\n\n    store_last_word = 0;\n\n    frame_ptr_next = frame_ptr_reg;\n\n    hdr_sum_temp = 0;\n    hdr_sum_next = hdr_sum_reg;\n    hdr_sum_temp_a_next = hdr_sum_temp_a_reg;\n    hdr_sum_temp_b_next = hdr_sum_temp_b_reg;\n\n    output_ip_hdr_valid_next = output_ip_hdr_valid_reg & ~output_ip_hdr_ready;\n\n    error_header_early_termination_next = 0;\n    error_payload_early_termination_next = 0;\n    error_invalid_header_next = 0;\n    error_invalid_checksum_next = 0;\n\n    output_ip_payload_tdata_int = 0;\n    output_ip_payload_tkeep_int = 0;\n    output_ip_payload_tvalid_int = 0;\n    output_ip_payload_tlast_int = 0;\n    output_ip_payload_tuser_int = 0;\n\n    case (state_reg)\n        STATE_IDLE: begin\n            // idle state - wait for header\n            frame_ptr_next = 0;\n            hdr_sum_next = 0;\n            flush_save = 1;\n            input_eth_hdr_ready_next = ~output_ip_hdr_valid_reg;\n\n            if (input_eth_hdr_ready & input_eth_hdr_valid) begin\n                input_eth_hdr_ready_next = 0;\n                input_eth_payload_tready_next = 1;\n                store_eth_hdr = 1;\n                state_next = STATE_READ_HEADER;\n            end else begin\n                state_next = STATE_IDLE;\n            end\n        end\n        STATE_READ_HEADER: begin\n            // read header\n            input_eth_payload_tready_next = shift_eth_payload_input_tready;\n\n            if (input_eth_payload_tvalid) begin\n                // word transfer in - store it\n                frame_ptr_next = frame_ptr_reg+8;\n                transfer_in_save = 1;\n                state_next = STATE_READ_HEADER;\n\n                case (frame_ptr_reg)\n                    8'h00: begin\n                        store_hdr_word_0 = 1;\n                        hdr_sum_temp = input_eth_payload_tdata[15:0] +\n                                       input_eth_payload_tdata[31:16] +\n                                       input_eth_payload_tdata[47:32] +\n                                       input_eth_payload_tdata[63:48];\n                        hdr_sum_temp = hdr_sum_temp[15:0] + hdr_sum_temp[31:16];\n                        hdr_sum_temp_a_next = hdr_sum_temp[15:0] + hdr_sum_temp[16];\n                    end\n                    8'h08: begin\n                        store_hdr_word_1 = 1;\n                        hdr_sum_temp = input_eth_payload_tdata[15:0] +\n                                       input_eth_payload_tdata[31:16] +\n                                       input_eth_payload_tdata[47:32] +\n                                       input_eth_payload_tdata[63:48];\n                        hdr_sum_temp = hdr_sum_temp[15:0] + hdr_sum_temp[31:16];\n                        hdr_sum_temp_b_next = hdr_sum_temp[15:0] + hdr_sum_temp[16];\n                    end\n                    8'h10: begin\n                        store_hdr_word_2 = 1;\n                        hdr_sum_temp = input_eth_payload_tdata[15:0] +\n                                       input_eth_payload_tdata[31:16] +\n                                       hdr_sum_temp_a_reg +\n                                       hdr_sum_temp_b_reg;\n                        hdr_sum_temp = hdr_sum_temp[15:0] + hdr_sum_temp[31:16];\n                        hdr_sum_next = hdr_sum_temp[15:0] + hdr_sum_temp[16];\n                        frame_ptr_next = frame_ptr_reg+4;\n                        if (output_ip_version_reg != 4 || output_ip_ihl_reg != 5) begin\n                            error_invalid_header_next = 1;\n                            input_eth_payload_tready_next = shift_eth_payload_input_tready;\n                            state_next = STATE_WAIT_LAST;\n                        end else if (hdr_sum_next != 16'hffff) begin\n                            error_invalid_checksum_next = 1;\n                            input_eth_payload_tready_next = shift_eth_payload_input_tready;\n                            state_next = STATE_WAIT_LAST;\n                        end else begin\n                            output_ip_hdr_valid_next = 1;\n                            input_eth_payload_tready_next = output_ip_payload_tready_int_early & shift_eth_payload_input_tready;\n                            state_next = STATE_READ_PAYLOAD;\n                        end\n                    end\n                endcase\n\n                if (shift_eth_payload_tlast) begin\n                    error_header_early_termination_next = 1;\n                    error_invalid_header_next = 0;\n                    error_invalid_checksum_next = 0;\n                    output_ip_hdr_valid_next = 0;\n                    input_eth_hdr_ready_next = ~output_ip_hdr_valid_reg;\n                    input_eth_payload_tready_next = 0;\n                    state_next = STATE_IDLE;\n                end\n\n            end else begin\n                state_next = STATE_READ_HEADER;\n            end\n        end\n        STATE_READ_PAYLOAD: begin\n            // read payload\n            input_eth_payload_tready_next = output_ip_payload_tready_int_early & shift_eth_payload_input_tready;\n\n            output_ip_payload_tdata_int = shift_eth_payload_tdata;\n            output_ip_payload_tkeep_int = shift_eth_payload_tkeep;\n            output_ip_payload_tvalid_int = shift_eth_payload_tvalid;\n            output_ip_payload_tlast_int = shift_eth_payload_tlast;\n            output_ip_payload_tuser_int = shift_eth_payload_tuser;\n\n            if (output_ip_payload_tready_int & shift_eth_payload_tvalid) begin\n                // word transfer through\n                frame_ptr_next = frame_ptr_reg+keep2count(shift_eth_payload_tkeep);\n                transfer_in_save = 1;\n                if (frame_ptr_next >= output_ip_length_reg) begin\n                    // have entire payload\n                    frame_ptr_next = output_ip_length_reg;\n                    output_ip_payload_tkeep_int = shift_eth_payload_tkeep & count2keep(output_ip_length_reg - frame_ptr_reg);\n                    if (shift_eth_payload_tlast) begin\n                        input_eth_payload_tready_next = 0;\n                        flush_save = 1;\n                        input_eth_hdr_ready_next = ~output_ip_hdr_valid_reg;\n                        state_next = STATE_IDLE;\n                    end else begin\n                        store_last_word = 1;\n                        output_ip_payload_tvalid_int = 0;\n                        state_next = STATE_READ_PAYLOAD_LAST;\n                    end\n                end else begin\n                    if (shift_eth_payload_tlast) begin\n                        // end of frame, but length does not match\n                        error_payload_early_termination_next = 1;\n                        output_ip_payload_tuser_int = 1;\n                        input_eth_payload_tready_next = 0;\n                        flush_save = 1;\n                        input_eth_hdr_ready_next = ~output_ip_hdr_valid_reg;\n                        state_next = STATE_IDLE;\n                    end else begin\n                        state_next = STATE_READ_PAYLOAD;\n                    end\n                end\n            end else begin\n                state_next = STATE_READ_PAYLOAD;\n            end\n        end\n        STATE_READ_PAYLOAD_LAST: begin\n            // read and discard until end of frame\n            input_eth_payload_tready_next = output_ip_payload_tready_int_early & shift_eth_payload_input_tready;\n\n            output_ip_payload_tdata_int = last_word_data_reg;\n            output_ip_payload_tkeep_int = last_word_keep_reg;\n            output_ip_payload_tvalid_int = shift_eth_payload_tvalid & shift_eth_payload_tlast;\n            output_ip_payload_tlast_int = shift_eth_payload_tlast;\n            output_ip_payload_tuser_int = shift_eth_payload_tuser;\n\n            if (output_ip_payload_tready_int & shift_eth_payload_tvalid) begin\n                transfer_in_save = 1;\n                if (shift_eth_payload_tlast) begin\n                    input_eth_payload_tready_next = 0;\n                    flush_save = 1;\n                    input_eth_hdr_ready_next = 1;\n                    state_next = STATE_IDLE;\n                end else begin\n                    state_next = STATE_READ_PAYLOAD_LAST;\n                end\n            end else begin\n                state_next = STATE_READ_PAYLOAD_LAST;\n            end\n        end\n        STATE_WAIT_LAST: begin\n            // read and discard until end of frame\n            input_eth_payload_tready_next = shift_eth_payload_input_tready;\n\n            if (shift_eth_payload_tvalid) begin\n                transfer_in_save = 1;\n                if (shift_eth_payload_tlast) begin\n                    input_eth_payload_tready_next = 0;\n                    flush_save = 1;\n                    input_eth_hdr_ready_next = 1;\n                    state_next = STATE_IDLE;\n                end else begin\n                    state_next = STATE_WAIT_LAST;\n                end\n            end else begin\n                state_next = STATE_WAIT_LAST;\n            end\n        end\n    endcase\nend\n\nalways @(posedge clk or posedge rst) begin\n    if (rst) begin\n        state_reg <= STATE_IDLE;\n        frame_ptr_reg <= 0;\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[279, "    state_next = 2'bz;\n"]], "Add": [[279, "    state_next = STATE_IDLE;\n"]]}}