{"analysis_type":"chronological_peripheral_access_sequence","chronological_sequence":[{"access_type":"function_call_write","address":"0x40001434","basic_block_id":"BOARD_InitDebugConsole_BB_102791924785344","bits_modified":[],"call_stack":"BOARD_InitDebugConsole","data_size":32,"execution_context":"hardware_initialization","execution_phase":"board_init","instruction_index":1,"peripheral_name":"CLKCTL0","purpose":"Clock source attachment","register_name":"CLKSEL","sequence_number":0,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/board.c","function":"BOARD_InitDebugConsole","line":53}},{"access_type":"function_call_write","address":"0x40001400","basic_block_id":"BOARD_InitDebugConsole_BB_102791924785344","bits_modified":[],"call_stack":"BOARD_InitDebugConsole","data_size":32,"execution_context":"hardware_initialization","execution_phase":"board_init","instruction_index":2,"peripheral_name":"CLKCTL0","purpose":"Clock divider configuration","register_name":"CLKDIV","sequence_number":1,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/board.c","function":"BOARD_InitDebugConsole","line":54}},{"access_type":"function_call_write","address":"0x40001434","basic_block_id":"BOARD_InitDebugConsole_BB_102791924785344","bits_modified":[],"call_stack":"BOARD_InitDebugConsole","data_size":32,"execution_context":"hardware_initialization","execution_phase":"board_init","instruction_index":3,"peripheral_name":"CLKCTL0","purpose":"Clock source attachment","register_name":"CLKSEL","sequence_number":2,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/board.c","function":"BOARD_InitDebugConsole","line":57}},{"access_type":"function_call_write","address":"0x40001434","basic_block_id":"BOARD_ClockPreConfig_BB_102791924795296","bits_modified":[],"call_stack":"BOARD_ClockPreConfig","data_size":32,"execution_context":"clock_configuration","execution_phase":"board_init","instruction_index":1,"peripheral_name":"CLKCTL0","purpose":"Clock source attachment","register_name":"CLKSEL","sequence_number":3,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/board.c","function":"BOARD_ClockPreConfig","line":119}},{"access_type":"function_call_write","address":"0x40001434","basic_block_id":"BOARD_ClockPreConfig_BB_102791924795296","bits_modified":[],"call_stack":"BOARD_ClockPreConfig","data_size":32,"execution_context":"clock_configuration","execution_phase":"board_init","instruction_index":2,"peripheral_name":"CLKCTL0","purpose":"Clock source attachment","register_name":"CLKSEL","sequence_number":4,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/board.c","function":"BOARD_ClockPreConfig","line":120}},{"access_type":"function_call_write","address":"0x40001400","basic_block_id":"BOARD_ClockPreConfig_BB_102791924795296","bits_modified":[],"call_stack":"BOARD_ClockPreConfig","data_size":32,"execution_context":"clock_configuration","execution_phase":"board_init","instruction_index":3,"peripheral_name":"CLKCTL0","purpose":"Clock divider configuration","register_name":"CLKDIV","sequence_number":5,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/board.c","function":"BOARD_ClockPreConfig","line":121}},{"access_type":"function_call_write","address":"0x40001434","basic_block_id":"BOARD_ClockPreConfig_BB_102791924795296","bits_modified":[],"call_stack":"BOARD_ClockPreConfig","data_size":32,"execution_context":"clock_configuration","execution_phase":"board_init","instruction_index":4,"peripheral_name":"CLKCTL0","purpose":"Clock source attachment","register_name":"CLKSEL","sequence_number":6,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/board.c","function":"BOARD_ClockPreConfig","line":122}},{"access_type":"function_call_write","address":"0x40001400","basic_block_id":"BOARD_ClockPreConfig_BB_102791924795296","bits_modified":[],"call_stack":"BOARD_ClockPreConfig","data_size":32,"execution_context":"clock_configuration","execution_phase":"board_init","instruction_index":5,"peripheral_name":"CLKCTL0","purpose":"Clock divider configuration","register_name":"CLKDIV","sequence_number":7,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/board.c","function":"BOARD_ClockPreConfig","line":123}},{"access_type":"function_call_write","address":"0x40001434","basic_block_id":"BOARD_ClockPreConfig_BB_102791924795296","bits_modified":[],"call_stack":"BOARD_ClockPreConfig","data_size":32,"execution_context":"clock_configuration","execution_phase":"board_init","instruction_index":6,"peripheral_name":"CLKCTL0","purpose":"Clock source attachment","register_name":"CLKSEL","sequence_number":8,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/board.c","function":"BOARD_ClockPreConfig","line":124}},{"access_type":"function_call_write","address":"0x40001434","basic_block_id":"BOARD_ClockPreConfig_BB_102791924795296","bits_modified":[],"call_stack":"BOARD_ClockPreConfig","data_size":32,"execution_context":"clock_configuration","execution_phase":"board_init","instruction_index":7,"peripheral_name":"CLKCTL0","purpose":"Clock source attachment","register_name":"CLKSEL","sequence_number":9,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/board.c","function":"BOARD_ClockPreConfig","line":125}},{"access_type":"function_call_write","address":"0x40001400","basic_block_id":"BOARD_ClockPreConfig_BB_102791924795296","bits_modified":[],"call_stack":"BOARD_ClockPreConfig","data_size":32,"execution_context":"clock_configuration","execution_phase":"board_init","instruction_index":8,"peripheral_name":"CLKCTL0","purpose":"Clock divider configuration","register_name":"CLKDIV","sequence_number":10,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/board.c","function":"BOARD_ClockPreConfig","line":126}},{"access_type":"volatile_read","address":"0x400010B8","basic_block_id":"BOARD_SetXspiClock_BB_102791924820128","bits_modified":[],"call_stack":"BOARD_SetXspiClock","data_size":32,"execution_context":"clock_configuration","execution_phase":"board_init","instruction_index":0,"peripheral_name":"CLKCTL0","purpose":"Access REG_0x184 register","register_name":"REG_0x184","sequence_number":11,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/board.c","function":"BOARD_SetXspiClock","line":374}},{"access_type":"volatile_read","address":"0x400010BC","basic_block_id":"BOARD_SetXspiClock_BB_102791924847184","bits_modified":[],"call_stack":"BOARD_SetXspiClock","data_size":32,"execution_context":"clock_configuration","execution_phase":"board_init","instruction_index":0,"peripheral_name":"CLKCTL0","purpose":"Access REG_0x188 register","register_name":"REG_0x188","sequence_number":12,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/board.c","function":"BOARD_SetXspiClock","line":375}},{"access_type":"volatile_write","address":"0x40001040","basic_block_id":"BOARD_SetXspiClock_BB_102791924847024","bits_modified":["bit_0-31"],"call_stack":"BOARD_SetXspiClock","data_size":32,"execution_context":"clock_configuration","execution_phase":"board_init","instruction_index":2,"peripheral_name":"CLKCTL0","purpose":"Access PSCCTL0_SET register","register_name":"PSCCTL0_SET","sequence_number":13,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/board.c","function":"BOARD_SetXspiClock","line":383}},{"access_type":"volatile_write","address":"0x400010B8","basic_block_id":"BOARD_SetXspiClock_BB_102791924847024","bits_modified":["bit_2"],"call_stack":"BOARD_SetXspiClock","data_size":32,"execution_context":"clock_configuration","execution_phase":"board_init","instruction_index":7,"peripheral_name":"CLKCTL0","purpose":"Access REG_0x184 register","register_name":"REG_0x184","sequence_number":14,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/board.c","function":"BOARD_SetXspiClock","line":385}},{"access_type":"volatile_write","address":"0x400010BC","basic_block_id":"BOARD_SetXspiClock_BB_102791924847024","bits_modified":["bit_8","bit_9","bit_10","bit_11","bit_12","bit_13","bit_14","bit_15","bit_16","bit_17","bit_18","bit_19","bit_20","bit_21","bit_22","bit_23","bit_24","bit_25","bit_26","bit_27","bit_28","bit_29","bit_30","bit_31"],"call_stack":"BOARD_SetXspiClock","data_size":32,"execution_context":"clock_configuration","execution_phase":"board_init","instruction_index":12,"peripheral_name":"CLKCTL0","purpose":"Access REG_0x188 register","register_name":"REG_0x188","sequence_number":15,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/board.c","function":"BOARD_SetXspiClock","line":386}},{"access_type":"volatile_read","address":"0x400010BC","basic_block_id":"BOARD_SetXspiClock_BB_102791924859296","bits_modified":[],"call_stack":"BOARD_SetXspiClock","data_size":32,"execution_context":"clock_configuration","execution_phase":"board_init","instruction_index":0,"peripheral_name":"CLKCTL0","purpose":"Access REG_0x188 register","register_name":"REG_0x188","sequence_number":16,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/board.c","function":"BOARD_SetXspiClock","line":387}},{"access_type":"volatile_write","address":"0x40001024","basic_block_id":"BOARD_SetXspiClock_BB_102791924862640","bits_modified":["bit_0-31"],"call_stack":"BOARD_SetXspiClock","data_size":32,"execution_context":"clock_configuration","execution_phase":"board_init","instruction_index":0,"peripheral_name":"CLKCTL0","purpose":"Access PSCCTL5 register","register_name":"PSCCTL5","sequence_number":17,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/board.c","function":"BOARD_SetXspiClock","line":391}},{"access_type":"volatile_read","address":"0x400010C4","basic_block_id":"BOARD_SetXspiClock_BB_102791924867088","bits_modified":[],"call_stack":"BOARD_SetXspiClock","data_size":32,"execution_context":"clock_configuration","execution_phase":"board_init","instruction_index":0,"peripheral_name":"CLKCTL0","purpose":"Access REG_0x196 register","register_name":"REG_0x196","sequence_number":18,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/board.c","function":"BOARD_SetXspiClock","line":398}},{"access_type":"volatile_read","address":"0x400010C8","basic_block_id":"BOARD_SetXspiClock_BB_102791924873504","bits_modified":[],"call_stack":"BOARD_SetXspiClock","data_size":32,"execution_context":"clock_configuration","execution_phase":"board_init","instruction_index":0,"peripheral_name":"CLKCTL0","purpose":"Access REG_0x200 register","register_name":"REG_0x200","sequence_number":19,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/board.c","function":"BOARD_SetXspiClock","line":399}},{"access_type":"volatile_write","address":"0x40001040","basic_block_id":"BOARD_SetXspiClock_BB_102791924873344","bits_modified":["bit_0-31"],"call_stack":"BOARD_SetXspiClock","data_size":32,"execution_context":"clock_configuration","execution_phase":"board_init","instruction_index":2,"peripheral_name":"CLKCTL0","purpose":"Access PSCCTL0_SET register","register_name":"PSCCTL0_SET","sequence_number":20,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/board.c","function":"BOARD_SetXspiClock","line":407}},{"access_type":"volatile_write","address":"0x400010C4","basic_block_id":"BOARD_SetXspiClock_BB_102791924873344","bits_modified":["bit_2"],"call_stack":"BOARD_SetXspiClock","data_size":32,"execution_context":"clock_configuration","execution_phase":"board_init","instruction_index":7,"peripheral_name":"CLKCTL0","purpose":"Access REG_0x196 register","register_name":"REG_0x196","sequence_number":21,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/board.c","function":"BOARD_SetXspiClock","line":409}},{"access_type":"volatile_write","address":"0x400010C8","basic_block_id":"BOARD_SetXspiClock_BB_102791924873344","bits_modified":["bit_8","bit_9","bit_10","bit_11","bit_12","bit_13","bit_14","bit_15","bit_16","bit_17","bit_18","bit_19","bit_20","bit_21","bit_22","bit_23","bit_24","bit_25","bit_26","bit_27","bit_28","bit_29","bit_30","bit_31"],"call_stack":"BOARD_SetXspiClock","data_size":32,"execution_context":"clock_configuration","execution_phase":"board_init","instruction_index":12,"peripheral_name":"CLKCTL0","purpose":"Access REG_0x200 register","register_name":"REG_0x200","sequence_number":22,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/board.c","function":"BOARD_SetXspiClock","line":410}},{"access_type":"volatile_read","address":"0x400010C8","basic_block_id":"BOARD_SetXspiClock_BB_102791924886688","bits_modified":[],"call_stack":"BOARD_SetXspiClock","data_size":32,"execution_context":"clock_configuration","execution_phase":"board_init","instruction_index":0,"peripheral_name":"CLKCTL0","purpose":"Access REG_0x200 register","register_name":"REG_0x200","sequence_number":23,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/board.c","function":"BOARD_SetXspiClock","line":411}},{"access_type":"volatile_write","address":"0x40001024","basic_block_id":"BOARD_SetXspiClock_BB_102791924889984","bits_modified":["bit_0-31"],"call_stack":"BOARD_SetXspiClock","data_size":32,"execution_context":"clock_configuration","execution_phase":"board_init","instruction_index":0,"peripheral_name":"CLKCTL0","purpose":"Access PSCCTL5 register","register_name":"PSCCTL5","sequence_number":24,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/board.c","function":"BOARD_SetXspiClock","line":415}},{"access_type":"function_call_write","address":"0xE000ED9C","basic_block_id":"BOARD_ConfigMPU_BB_102791924958704","bits_modified":[],"call_stack":"BOARD_ConfigMPU","data_size":32,"execution_context":"hardware_initialization","execution_phase":"board_init","instruction_index":4,"peripheral_name":"MPU","purpose":"MPU region configuration","register_name":"RBAR","sequence_number":25,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/board.c","function":"BOARD_ConfigMPU","line":242}},{"access_type":"function_call_write","address":"0xE000ED9C","basic_block_id":"BOARD_ConfigMPU_BB_102791924958704","bits_modified":[],"call_stack":"BOARD_ConfigMPU","data_size":32,"execution_context":"hardware_initialization","execution_phase":"board_init","instruction_index":5,"peripheral_name":"MPU","purpose":"MPU region configuration","register_name":"RBAR","sequence_number":26,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/board.c","function":"BOARD_ConfigMPU","line":245}},{"access_type":"function_call_write","address":"0xE000ED9C","basic_block_id":"BOARD_ConfigMPU_BB_102791924968768","bits_modified":[],"call_stack":"BOARD_ConfigMPU","data_size":32,"execution_context":"hardware_initialization","execution_phase":"board_init","instruction_index":12,"peripheral_name":"MPU","purpose":"MPU region configuration","register_name":"RBAR","sequence_number":27,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/board.c","function":"BOARD_ConfigMPU","line":253}},{"access_type":"function_call_write","address":"0xE000ED94","basic_block_id":"BOARD_ConfigMPU_BB_102791924965392","bits_modified":[],"call_stack":"BOARD_ConfigMPU","data_size":32,"execution_context":"hardware_initialization","execution_phase":"board_init","instruction_index":0,"peripheral_name":"MPU","purpose":"MPU enable","register_name":"CTRL","sequence_number":28,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/board.c","function":"BOARD_ConfigMPU","line":262}},{"access_type":"function_call_write","address":"0x40180000","basic_block_id":"BOARD_ConfigMPU_BB_102791924965392","bits_modified":[],"call_stack":"BOARD_ConfigMPU","data_size":32,"execution_context":"hardware_initialization","execution_phase":"board_init","instruction_index":1,"peripheral_name":"XCACHE0","purpose":"Cache enable","register_name":"CCR","sequence_number":29,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/board.c","function":"BOARD_ConfigMPU","line":265}},{"access_type":"function_call_write","address":"0x40180000","basic_block_id":"BOARD_ConfigMPU_BB_102791924965392","bits_modified":[],"call_stack":"BOARD_ConfigMPU","data_size":32,"execution_context":"hardware_initialization","execution_phase":"board_init","instruction_index":2,"peripheral_name":"XCACHE0","purpose":"Cache enable","register_name":"CCR","sequence_number":30,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/board.c","function":"BOARD_ConfigMPU","line":266}},{"access_type":"volatile_write","address":"0x40001024","basic_block_id":"BOARD_DeinitXspi_BB_102791925048560","bits_modified":["bit_0-31"],"call_stack":"BOARD_DeinitXspi","data_size":32,"execution_context":"hardware_initialization","execution_phase":"board_init","instruction_index":0,"peripheral_name":"CLKCTL0","purpose":"Initialize CLKCTL0 controller","register_name":"PSCCTL5","sequence_number":31,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/board.c","function":"BOARD_DeinitXspi","line":294}},{"access_type":"volatile_write","address":"0x40001024","basic_block_id":"BOARD_DeinitXspi_BB_102791925051232","bits_modified":["bit_0-31"],"call_stack":"BOARD_DeinitXspi","data_size":32,"execution_context":"hardware_initialization","execution_phase":"board_init","instruction_index":0,"peripheral_name":"CLKCTL0","purpose":"Initialize CLKCTL0 controller","register_name":"PSCCTL5","sequence_number":32,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/board.c","function":"BOARD_DeinitXspi","line":299}},{"access_type":"function_call_write","address":"0x40001434","basic_block_id":"BOARD_Init16bitsPsRam_BB_102791925221808","bits_modified":[],"call_stack":"BOARD_Init16bitsPsRam","data_size":32,"execution_context":"hardware_initialization","execution_phase":"board_init","instruction_index":3,"peripheral_name":"CLKCTL0","purpose":"Clock source attachment","register_name":"CLKSEL","sequence_number":33,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/board.c","function":"BOARD_Init16bitsPsRam","line":613}},{"access_type":"function_call_write","address":"0x40001400","basic_block_id":"BOARD_Init16bitsPsRam_BB_102791925221808","bits_modified":[],"call_stack":"BOARD_Init16bitsPsRam","data_size":32,"execution_context":"hardware_initialization","execution_phase":"board_init","instruction_index":4,"peripheral_name":"CLKCTL0","purpose":"Clock divider configuration","register_name":"CLKDIV","sequence_number":34,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/board.c","function":"BOARD_Init16bitsPsRam","line":614}},{"access_type":"function_call_write","address":"0x40001434","basic_block_id":"BOARD_Init16bitsPsRam_BB_102791925221968","bits_modified":[],"call_stack":"BOARD_Init16bitsPsRam","data_size":32,"execution_context":"hardware_initialization","execution_phase":"board_init","instruction_index":5,"peripheral_name":"CLKCTL0","purpose":"Clock source attachment","register_name":"CLKSEL","sequence_number":35,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/board.c","function":"BOARD_Init16bitsPsRam","line":626}},{"access_type":"function_call_write","address":"0x40001400","basic_block_id":"BOARD_Init16bitsPsRam_BB_102791925221968","bits_modified":[],"call_stack":"BOARD_Init16bitsPsRam","data_size":32,"execution_context":"hardware_initialization","execution_phase":"board_init","instruction_index":6,"peripheral_name":"CLKCTL0","purpose":"Clock divider configuration","register_name":"CLKDIV","sequence_number":36,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/board.c","function":"BOARD_Init16bitsPsRam","line":627}},{"access_type":"function_call_write","address":"0x40000070","basic_block_id":"BOARD_InitI2c2PinAsGpio_BB_102791925356768","bits_modified":[],"call_stack":"BOARD_InitI2c2PinAsGpio","data_size":32,"execution_context":"pin_configuration","execution_phase":"board_init","instruction_index":0,"peripheral_name":"RSTCTL","purpose":"Clear peripheral reset","register_name":"PRSTCTL_CLR","sequence_number":37,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/board.c","function":"BOARD_InitI2c2PinAsGpio","line":688}},{"access_type":"volatile_read","address":"0x40004030","basic_block_id":"BOARD_InitI2c2PinAsGpio_BB_102791925356768","bits_modified":[],"call_stack":"BOARD_InitI2c2PinAsGpio","data_size":32,"execution_context":"pin_configuration","execution_phase":"board_init","instruction_index":1,"peripheral_name":"IOPCTL0","purpose":"Initialize IOPCTL0 controller","register_name":"PIO0_12","sequence_number":38,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/board.c","function":"BOARD_InitI2c2PinAsGpio","line":691}},{"access_type":"volatile_write","address":"0x40004030","basic_block_id":"BOARD_InitI2c2PinAsGpio_BB_102791925356768","bits_modified":["bit_0-31"],"call_stack":"BOARD_InitI2c2PinAsGpio","data_size":32,"execution_context":"pin_configuration","execution_phase":"board_init","instruction_index":3,"peripheral_name":"IOPCTL0","purpose":"Initialize IOPCTL0 controller","register_name":"PIO0_12","sequence_number":39,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/board.c","function":"BOARD_InitI2c2PinAsGpio","line":692}},{"access_type":"volatile_read","address":"0x40004034","basic_block_id":"BOARD_InitI2c2PinAsGpio_BB_102791925356768","bits_modified":[],"call_stack":"BOARD_InitI2c2PinAsGpio","data_size":32,"execution_context":"pin_configuration","execution_phase":"board_init","instruction_index":4,"peripheral_name":"IOPCTL0","purpose":"Initialize IOPCTL0 controller","register_name":"PIO0_13","sequence_number":40,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/board.c","function":"BOARD_InitI2c2PinAsGpio","line":694}},{"access_type":"volatile_write","address":"0x40004034","basic_block_id":"BOARD_InitI2c2PinAsGpio_BB_102791925356768","bits_modified":["bit_0-31"],"call_stack":"BOARD_InitI2c2PinAsGpio","data_size":32,"execution_context":"pin_configuration","execution_phase":"board_init","instruction_index":6,"peripheral_name":"IOPCTL0","purpose":"Initialize IOPCTL0 controller","register_name":"PIO0_13","sequence_number":41,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/board.c","function":"BOARD_InitI2c2PinAsGpio","line":695}},{"access_type":"volatile_write","address":"0x40004030","basic_block_id":"BOARD_RestoreI2c2PinMux_BB_102791925357088","bits_modified":["bit_0-31"],"call_stack":"BOARD_RestoreI2c2PinMux","data_size":32,"execution_context":"pin_configuration","execution_phase":"board_init","instruction_index":1,"peripheral_name":"IOPCTL0","purpose":"Access PIO0_12 register","register_name":"PIO0_12","sequence_number":42,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/board.c","function":"BOARD_RestoreI2c2PinMux","line":700}},{"access_type":"volatile_write","address":"0x40004034","basic_block_id":"BOARD_RestoreI2c2PinMux_BB_102791925357088","bits_modified":["bit_0-31"],"call_stack":"BOARD_RestoreI2c2PinMux","data_size":32,"execution_context":"pin_configuration","execution_phase":"board_init","instruction_index":3,"peripheral_name":"IOPCTL0","purpose":"Access PIO0_13 register","register_name":"PIO0_13","sequence_number":43,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/board.c","function":"BOARD_RestoreI2c2PinMux","line":701}},{"access_type":"volatile_write","address":"0x40100000","basic_block_id":"GPIO_PinWrite_BB_102791925399200","bits_modified":["bit_0-31"],"call_stack":"GPIO_PinWrite","data_size":32,"execution_context":"runtime_operation","execution_phase":"runtime","instruction_index":4,"peripheral_name":"GPIO0","purpose":"Write data to GPIO0","register_name":"PDOR","sequence_number":44,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/./fsl_gpio.h","function":"GPIO_PinWrite","line":350}},{"access_type":"volatile_write","address":"0x40100000","basic_block_id":"GPIO_PinWrite_BB_102791925399360","bits_modified":["bit_0-31"],"call_stack":"GPIO_PinWrite","data_size":32,"execution_context":"runtime_operation","execution_phase":"runtime","instruction_index":4,"peripheral_name":"GPIO0","purpose":"Write data to GPIO0","register_name":"PDOR","sequence_number":45,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/./fsl_gpio.h","function":"GPIO_PinWrite","line":354}},{"access_type":"volatile_read","address":"0x40100000","basic_block_id":"GPIO_PinRead_BB_102791925408656","bits_modified":[],"call_stack":"GPIO_PinRead","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":6,"peripheral_name":"GPIO0","purpose":"Read data from GPIO0","register_name":"PDOR","sequence_number":46,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/./fsl_gpio.h","function":"GPIO_PinRead","line":429}}],"description":"Peripheral register accesses in chronological execution order","execution_phase_summary":{"board_init":44,"runtime":3},"total_accesses":47}
