// Seed: 2001532589
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4[-1 : 1]
);
  output logic [7:0] id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  logic ["" : -1 'b0] id_5;
  ;
  assign id_5.id_5 = id_3;
  id_6(
      (1)
  );
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7[1 : 1],
    id_8,
    id_9,
    id_10,
    id_11
);
  inout wire id_11;
  output wire id_10;
  output wor id_9;
  input wire id_8;
  module_0 modCall_1 (
      id_2,
      id_3,
      id_1,
      id_7
  );
  inout logic [7:0] id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_9 = 1;
  logic id_12;
  wire  id_13;
endmodule
