Intel(R) Architecture Code Analyzer Version -  v3.0-28-g1ba2cbb build date: 2017-10-23;16:42:45
Analyzed File -  pi.s.skl.O1-iaca.o
Binary Format - 64Bit
Architecture  -  SKL
Analysis Type - Throughput

Throughput Analysis Report
--------------------------
Block Throughput: 3.91 Cycles       Throughput Bottleneck: Backend
Loop Count:  25
Port Binding In Cycles Per Iteration:
--------------------------------------------------------------------------------------------------
|  Port  |   0   -  DV   |   1   |   2   -  D    |   3   -  D    |   4   |   5   |   6   |   7   |
--------------------------------------------------------------------------------------------------
| Cycles |  3.5     4.0  |  3.5  |  1.0     1.0  |  1.0     0.0  |  1.0  |  0.0  |  1.0  |  0.0  |
--------------------------------------------------------------------------------------------------

DV - Divider pipe (on port 0)
D - Data fetch pipe (on ports 2 and 3)
F - Macro Fusion with the previous instruction occurred
* - instruction micro-ops not bound to a port
^ - Micro Fusion occurred
# - ESP Tracking sync uop was issued
@ - SSE instruction followed an AVX256/AVX512 instruction, dozens of cycles penalty is expected
X - instruction not supported, was not accounted in Analysis

| Num Of   |                    Ports pressure in cycles                         |      |
|  Uops    |  0  - DV    |  1   |  2  -  D    |  3  -  D    |  4   |  5   |  6   |  7   |
-----------------------------------------------------------------------------------------
|   1*     |             |      |             |             |      |      |      |      | vxorpd xmm0, xmm0, xmm0
|   2      | 0.5         | 0.5  |             |             |      |      |      |      | vcvtsi2sd xmm0, xmm0, eax
|   1      | 0.5         | 0.5  |             |             |      |      |      |      | vaddsd xmm0, xmm0, xmm4
|   1      | 0.5         | 0.5  |             |             |      |      |      |      | vmulsd xmm0, xmm0, xmm3
|   1      | 0.5         | 0.5  |             |             |      |      |      |      | vmulsd xmm0, xmm0, xmm0
|   1      | 0.5         | 0.5  |             |             |      |      |      |      | vaddsd xmm0, xmm0, xmm2
|   1      | 1.0     4.0 |      |             |             |      |      |      |      | vdivsd xmm0, xmm1, xmm0
|   2^     |             | 1.0  | 1.0     1.0 |             |      |      |      |      | vaddsd xmm5, xmm0, qword ptr [rsp]
|   2^     |             |      |             | 1.0         | 1.0  |      |      |      | vmovsd qword ptr [rsp], xmm5
|   1      |             |      |             |             |      |      | 1.0  |      | add eax, 0x1
|   1*     |             |      |             |             |      |      |      |      | cmp eax, 0x3b9aca00
|   0*F    |             |      |             |             |      |      |      |      | jnz 0xffffffffffffffd2
Total Num Of Uops: 14
Analysis Notes:
Backend allocation was stalled due to unavailable allocation resources.
