[View]
Entity=seven_seg_disp
Architecture=seven_seg_disp
TopLevelType=1
[file:.\src\TestBench\tutorvhdl_TB.vhd]
Enabled=1
LIB=
[file:.\src\TestBench\tutorvhdl_TB_runtest.do]
Enabled=1
[file:.\src\TutorVHDL.xdc]
Enabled=1
[file:.\src\TutorVHDL.asdb]
Enabled=1
[file:.\src\TutorVHDL.awc]
Enabled=1
[file:.\synthesis\TutorVHDL.edn]
Enabled=1
SIM.FUNC.INCLUDED=0
LIB=TutorVHDL_post_synthesis
SYNTHESIS.EXCLUDED=1
[file:.\synthesis\TutorVHDL.vhd]
Enabled=1
LIB=TutorVHDL_post_synthesis
SIM.POST.INCLUDED=0
SIM.FUNC.INCLUDED=0
SIM.POST.AUTO=0
SIM.POST.INDEX=0
SYNTHESIS.EXCLUDED=1
[file:.\implement\TutorVHDL.v]
Enabled=1
SIM.FUNC.INCLUDED=0
LIB=TutorVHDL_timing
SIM.TIME.INCLUDED=0
SIM.TIME.AUTO=0
[file:.\implement\TutorVHDL.sdf]
Enabled=1
[file:.\implement\glbl.v]
Enabled=1
LIB=TutorVHDL_timing
SIM.FUNC.INCLUDED=0
SIM.TIME.INCLUDED=1
SIM.TIME.AUTO=1
[file:.\src\Calculator.bde]
Enabled=1
[file:.\compile\Calculator.vhd]
Generated=TRUE
Enabled=1
[file:.\synthesis\Calculator.edn]
Enabled=1
SIM.FUNC.INCLUDED=0
LIB=TutorVHDL_post_synthesis
SYNTHESIS.EXCLUDED=1
[file:.\synthesis\Calculator.vhd]
Enabled=1
LIB=TutorVHDL_post_synthesis
SIM.POST.INCLUDED=1
SIM.FUNC.INCLUDED=0
SIM.POST.AUTO=1
SIM.POST.INDEX=0
SYNTHESIS.EXCLUDED=1
[file:.\implement\Calculator.v]
Enabled=1
SIM.FUNC.INCLUDED=0
LIB=TutorVHDL_timing
SIM.TIME.INCLUDED=1
SIM.TIME.AUTO=1
[file:.\implement\Calculator.sdf]
Enabled=1
[file:.\src\keypad_controller.vhd]
Enabled=1
[file:.\src\in_calc_control.vhd]
Enabled=1
[file:.\src\TB_2\tutorvhdl_TB_runtest.do]
Enabled=1
[file:.\src\TB_2\tutorvhdl_TB.vhd]
LIB=
Enabled=1
[file:.\src\TB_TutorVHDL\tutorvhdl_TB_runtest.do]
Enabled=1
[file:.\src\TB_TutorVHDL\tutorvhdl_TB.vhd]
LIB=
Enabled=1
[file:.\src\TB_7_seg_disp\tutorvhdl_TB_runtest.do]
Enabled=1
[file:.\src\TB_7_seg_disp\tutorvhdl_TB.vhd]
LIB=
Enabled=1
[file:.\src\TB_keypad_controller\tutorvhdl_TB_runtest.do]
Enabled=1
[file:.\src\TB_keypad_controller\tutorvhdl_TB.vhd]
LIB=
Enabled=1
[file:.\src\in_calc_control\tutorvhdl_TB_runtest.do]
Enabled=1
[file:.\src\in_calc_control\tutorvhdl_TB.vhd]
LIB=
Enabled=1
[file:.\src\TestBench_calc\tutorvhdl_TB_runtest.do]
Enabled=1
[file:.\src\TestBench_calc\tutorvhdl_TB.vhd]
LIB=
Enabled=1
[file:.\src\seven_seg_disp.vhd]
Enabled=1
[file:.\src\TB_calc_logic\tutorvhdl_TB_runtest.do]
Enabled=1
[file:.\src\TB_calc_logic\tutorvhdl_TB.vhd]
LIB=
Enabled=1
[file:.\src\calc_logic.vhd]
Enabled=1
[file:.\src\TB_in_calc_control\tutorvhdl_TB_runtest.do]
Enabled=1
[file:.\src\TB_in_calc_control\tutorvhdl_TB.vhd]
LIB=
Enabled=1
[file:.\src\Preskaler.vhd]
Enabled=1
[file:.\src\seven_seg_disp.bde]
Enabled=1
[file:.\compile\seven_seg_disp.vhd]
Generated=TRUE
Enabled=1
[file:.\src\Fub3.vhd]
Enabled=1
[file:.\src\Fub1.vhd]
Enabled=1
