<stg><name>linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<8, 3, 5, 3, 0>, linear_config4></name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="2" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
entry:0 %specpipeline_ln29 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1

]]></Node>
<StgValue><ssdm name="specpipeline_ln29"/></StgValue>
</operation>

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry:1 %p_read_6 = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %p_read4

]]></Node>
<StgValue><ssdm name="p_read_6"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry:2 %p_read_7 = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %p_read3

]]></Node>
<StgValue><ssdm name="p_read_7"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry:3 %p_read27 = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %p_read2

]]></Node>
<StgValue><ssdm name="p_read27"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry:4 %p_read16 = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %p_read1

]]></Node>
<StgValue><ssdm name="p_read16"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry:5 %p_read_8 = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %p_read

]]></Node>
<StgValue><ssdm name="p_read_8"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="8" op_0_bw="8" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:6 %trunc_ln = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %p_read_8, i32 5, i32 12

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="8" op_0_bw="8" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:7 %trunc_ln818_1 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %p_read16, i32 5, i32 12

]]></Node>
<StgValue><ssdm name="trunc_ln818_1"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="8" op_0_bw="8" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:8 %trunc_ln818_2 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %p_read27, i32 5, i32 12

]]></Node>
<StgValue><ssdm name="trunc_ln818_2"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="8" op_0_bw="8" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:9 %trunc_ln818_3 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %p_read_7, i32 5, i32 12

]]></Node>
<StgValue><ssdm name="trunc_ln818_3"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="8" op_0_bw="8" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:10 %trunc_ln818_4 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %p_read_6, i32 5, i32 12

]]></Node>
<StgValue><ssdm name="trunc_ln818_4"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="40" op_0_bw="40" op_1_bw="8">
<![CDATA[
entry:11 %mrv = insertvalue i40 <undef>, i8 %trunc_ln

]]></Node>
<StgValue><ssdm name="mrv"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="40" op_0_bw="40" op_1_bw="8">
<![CDATA[
entry:12 %mrv_1 = insertvalue i40 %mrv, i8 %trunc_ln818_1

]]></Node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="40" op_0_bw="40" op_1_bw="8">
<![CDATA[
entry:13 %mrv_2 = insertvalue i40 %mrv_1, i8 %trunc_ln818_2

]]></Node>
<StgValue><ssdm name="mrv_2"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="40" op_0_bw="40" op_1_bw="8">
<![CDATA[
entry:14 %mrv_3 = insertvalue i40 %mrv_2, i8 %trunc_ln818_3

]]></Node>
<StgValue><ssdm name="mrv_3"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="40" op_0_bw="40" op_1_bw="8">
<![CDATA[
entry:15 %mrv_4 = insertvalue i40 %mrv_3, i8 %trunc_ln818_4

]]></Node>
<StgValue><ssdm name="mrv_4"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="40">
<![CDATA[
entry:16 %ret_ln34 = ret i40 %mrv_4

]]></Node>
<StgValue><ssdm name="ret_ln34"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
