0.7
2020.2
May  7 2023
15:24:31
C:/Users/smdt/Triple_FPGA/sMDT_fpga_arndt/Project/sMDT.srcs/sim_1/new/tb_sMDT.vhd,1718046094,vhdl,,,,tb_uart,,,,,,,,
C:/Users/smdt/Triple_FPGA/sMDT_fpga_arndt/Project/sMDT.srcs/sim_1/new/tb_top.vhd,1719427307,vhdl,,,,tb_top,,,,,,,,
C:/Users/smdt/Triple_FPGA/sMDT_fpga_arndt/Project/sMDT.srcs/sources_1/new/Counter.vhd,1718725199,vhdl,C:/Users/smdt/Triple_FPGA/sMDT_fpga_arndt/Project/sMDT.srcs/sources_1/new/hex.vhd,,,counter,,,,,,,,
C:/Users/smdt/Triple_FPGA/sMDT_fpga_arndt/Project/sMDT.srcs/sources_1/new/UART_TX_CTRL.vhd,1718046094,vhdl,,,,uart_tx_ctrl,,,,,,,,
C:/Users/smdt/Triple_FPGA/sMDT_fpga_arndt/Project/sMDT.srcs/sources_1/new/display.vhd,1718046094,vhdl,C:/Users/smdt/Triple_FPGA/sMDT_fpga_arndt/Project/sMDT.srcs/sources_1/new/hex.vhd,,,displayer,,,,,,,,
C:/Users/smdt/Triple_FPGA/sMDT_fpga_arndt/Project/sMDT.srcs/sources_1/new/hex.vhd,1718726444,vhdl,C:/Users/smdt/Triple_FPGA/sMDT_fpga_arndt/Project/sMDT.srcs/sim_1/new/tb_top.vhd,,,top,,,,,,,,
C:/Users/smdt/Triple_FPGA/sMDT_fpga_arndt/Project/sMDT.srcs/sources_1/new/rate_generator.vhd,1718046094,vhdl,C:/Users/smdt/Triple_FPGA/sMDT_fpga_arndt/Project/sMDT.srcs/sources_1/new/hex.vhd,,,rate_generator,,,,,,,,
