// Seed: 1759682730
module module_0 (
    input wor id_0,
    output tri1 id_1,
    input tri id_2
    , id_15, id_16,
    input tri id_3,
    output supply1 id_4,
    input supply0 id_5,
    input supply1 id_6,
    output wand id_7,
    output wand id_8,
    input supply1 id_9,
    output wand id_10,
    output wire id_11,
    input wand id_12,
    input tri id_13
);
  wire id_17;
endmodule
module module_1 (
    output supply1 id_0,
    input wor id_1,
    output tri1 id_2,
    input wire id_3,
    output supply1 id_4,
    input uwire id_5,
    output wor id_6,
    input tri id_7,
    output tri0 id_8,
    input uwire id_9,
    output wor id_10,
    input uwire id_11,
    input wire id_12,
    output tri id_13,
    output wand id_14,
    input tri0 id_15,
    input wand id_16,
    input wor id_17,
    input supply1 id_18
    , id_21,
    input tri0 id_19
);
  wire id_22;
  module_0(
      id_9, id_10, id_1, id_19, id_14, id_19, id_17, id_10, id_8, id_11, id_4, id_8, id_9, id_5
  );
  integer id_23;
  wor id_24 = 1'b0;
  assign id_4  = 1;
  assign id_10 = 1;
endmodule
