// Seed: 2284062181
`define pp_0 0
`resetall
module module_0 ();
  assign id_0 = id_0;
  assign id_0 = 1;
  logic id_1, id_2, id_3, id_4;
  integer id_5;
  assign id_5 = id_1;
  reg   id_6;
  logic id_7;
  always id_6 <= (1'h0);
  type_11(
      id_2
  );
endmodule
`timescale 1 ps / 1 ps `timescale 1ps / 1ps
