vendor_name = ModelSim
source_file = 1, C:/Users/wswil/Documents/02_Uni/Year 4/Module Notes/ELEC373 - Dig Syst Design/Assignment 1/Verilog/tx_parity_checker/tx_parity_checker.v
source_file = 1, module_simulation.vwf
source_file = 1, C:/Users/wswil/Documents/02_Uni/Year 4/Module Notes/ELEC373 - Dig Syst Design/Assignment 1/Verilog/tx_single_pulser/single_pulser_simulation.vwf
source_file = 1, C:/Users/wswil/Documents/02_Uni/Year 4/Module Notes/ELEC373 - Dig Syst Design/Assignment 1/Verilog/tx_parity_checker/parity_simulation.vwf
source_file = 1, C:/Users/wswil/Documents/02_Uni/Year 4/Module Notes/ELEC373 - Dig Syst Design/Assignment 1/Verilog/tx_parity_checker/db/tx_parity_checker.cbx.xml
design_name = tx_parity_checker
instance = comp, \data_in[0]~I , data_in[0], tx_parity_checker, 1
instance = comp, \data_in[1]~I , data_in[1], tx_parity_checker, 1
instance = comp, \data_in[2]~I , data_in[2], tx_parity_checker, 1
instance = comp, \data_in[3]~I , data_in[3], tx_parity_checker, 1
instance = comp, \data_in[4]~I , data_in[4], tx_parity_checker, 1
instance = comp, \data_in[5]~I , data_in[5], tx_parity_checker, 1
instance = comp, \data_in[6]~I , data_in[6], tx_parity_checker, 1
instance = comp, \WideXor0~0 , WideXor0~0, tx_parity_checker, 1
instance = comp, \data_out[0]~I , data_out[0], tx_parity_checker, 1
instance = comp, \data_out[1]~I , data_out[1], tx_parity_checker, 1
instance = comp, \data_out[2]~I , data_out[2], tx_parity_checker, 1
instance = comp, \data_out[3]~I , data_out[3], tx_parity_checker, 1
instance = comp, \data_out[4]~I , data_out[4], tx_parity_checker, 1
instance = comp, \data_out[5]~I , data_out[5], tx_parity_checker, 1
instance = comp, \data_out[6]~I , data_out[6], tx_parity_checker, 1
instance = comp, \data_out[7]~I , data_out[7], tx_parity_checker, 1
instance = comp, \data_out[8]~I , data_out[8], tx_parity_checker, 1
instance = comp, \data_out[9]~I , data_out[9], tx_parity_checker, 1
instance = comp, \data_out[10]~I , data_out[10], tx_parity_checker, 1
