# 9.7.16.10.5.1. Layout A (M = 256)

###### 9.7.16.10.5.1. [Layout A (M = 256)](https://docs.nvidia.com/cuda/parallel-thread-execution/#tcgen05-data-path-layout-a)[](https://docs.nvidia.com/cuda/parallel-thread-execution/#tcgen05-data-path-layout-a "Permalink to this headline")

Layout organization for M = 256 is shown in [Figure 205](https://docs.nvidia.com/cuda/parallel-thread-execution/#tcgen05-data-path-layout-a1).

![_images/tcgen05-data-path-layout-a1.png](./ptx_files/tcgen05-data-path-layout-a1.png)


Figure 205 Layout organization for M = 256[](https://docs.nvidia.com/cuda/parallel-thread-execution/#tcgen05-data-path-layout-a1 "Permalink to this image")

Addresses for the above region to be used in `tcgen05.ld` / `tcgen05.st`
is shown in [Figure 206](https://docs.nvidia.com/cuda/parallel-thread-execution/#tcgen05-data-path-layout-a2)

![_images/tcgen05-data-path-layout-a2.png](./ptx_files/tcgen05-data-path-layout-a2.png)


Figure 206 Addresses to use in `tcgen05.ld` / `tcgen05.st`[](https://docs.nvidia.com/cuda/parallel-thread-execution/#tcgen05-data-path-layout-a2 "Permalink to this image")