Work in progress!

This is meant to be a RV32I risc-v running purely in SDRAM. It will be slow due to uncached accesses but can come in handy in larger designs, for secondary tasks.
