Reading CIF file "datasynth/buffer_ctrl.cif".
Preprocessing CIF specification.
Converting CIF specification to internal format.

CIF variables and location pointers:
  Nr     Kind               Type       Name      Group  BDD vars  CIF values  BDD values  Values used
  -----  -----------------  ---------  --------  -----  --------  ----------  ----------  -----------
  1      discrete variable  int[0..3]  buffer.a  0      2 * 2     4 * 2       4 * 2       100%
  2      discrete variable  int[1..3]  buffer.b  1      2 * 2     3 * 2       4 * 2       75%
  3      discrete variable  int[0..2]  buffer.c  2      2 * 2     3 * 2       4 * 2       75%
  4      discrete variable  int[1..2]  buffer.d  3      2 * 2     2 * 2       4 * 2       50%
  5      discrete variable  int[0..3]  buffer.e  4      2 * 2     4 * 2       4 * 2       100%
  6      discrete variable  int[1..3]  buffer.f  5      2 * 2     3 * 2       4 * 2       75%
  7      discrete variable  int[0..2]  buffer.g  6      2 * 2     3 * 2       4 * 2       75%
  -----  -----------------  ---------  --------  -----  --------  ----------  ----------  -----------
  Total                                          7      28        44          56          ~79%

Applying automatic variable ordering:
  Number of hyper-edges: 28

  Applying 2 algorithms, sequentially:
    Applying FORCE algorithm.
    Maximum number of iterations: 20
    Total span:                    0 (total)                 0.00 (avg/edge) [before]
    Total span:                    0 (total)                 0.00 (avg/edge) [iteration 1]
    Total span:                    0 (total)                 0.00 (avg/edge) [after]

    Applying sliding window algorithm.
    Window length: 4
    Total span:                    0 (total)                 0.00 (avg/edge) [before]
    Total span:                    0 (total)                 0.00 (avg/edge) [after]

Variable order unchanged.

Starting data-based synthesis.

Invariant (components state plant inv):      true
Invariant (locations state plant invariant): true
Invariant (system state plant invariant):    true

Invariant (components state req invariant):  true
Invariant (locations state req invariant):   true
Invariant (system state req invariant):      true

Initial   (discrete variable 0):             true
Initial   (discrete variable 1):             true
Initial   (discrete variable 2):             true
Initial   (discrete variable 3):             true
Initial   (discrete variable 4):             true
Initial   (discrete variable 5):             true
Initial   (discrete variable 6):             true
Initial   (discrete variables):              <bdd 11n 32p>
Initial   (components init predicate):       true
Initial   (aut/locs init predicate):         true
Initial   (auts/locs init predicate):        true
Initial   (uncontrolled system):             <bdd 11n 32p>
Initial   (system, combined init/plant inv): <bdd 11n 32p>
Initial   (system, combined init/state inv): <bdd 11n 32p>

Marked    (components marker predicate):     true
Marked    (aut/locs marker predicate):       true
Marked    (auts/locs marker predicate):      true
Marked    (uncontrolled system):             true
Marked    (system, combined mark/plant inv): true
Marked    (system, combined mark/state inv): true

State/event exclusion plants:
  None

State/event exclusion requirements:
  None

Uncontrolled system:
  State: (controlled-behavior: ?)
    Edge: (event: add_a) (guard: true) (assignments: buffer.a := buffer.a + 1)
    Edge: (event: add_b) (guard: true) (assignments: buffer.b := buffer.b + 1)
    Edge: (event: add_c) (guard: true) (assignments: buffer.c := buffer.c + 1)
    Edge: (event: add_d) (guard: true) (assignments: buffer.d := buffer.d + 1)
    Edge: (event: add_e) (guard: true) (assignments: buffer.e := buffer.e + 2)
    Edge: (event: add_f) (guard: true) (assignments: buffer.f := buffer.f + 2)
    Edge: (event: add_g) (guard: true) (assignments: buffer.g := buffer.g + 2)
    Edge: (event: remove_a) (guard: true) (assignments: buffer.a := buffer.a - 1)
    Edge: (event: remove_b) (guard: true) (assignments: buffer.b := buffer.b - 1)
    Edge: (event: remove_c) (guard: true) (assignments: buffer.c := buffer.c - 1)
    Edge: (event: remove_d) (guard: true) (assignments: buffer.d := buffer.d - 1)
    Edge: (event: remove_e) (guard: true) (assignments: buffer.e := buffer.e - 2)
    Edge: (event: remove_f) (guard: true) (assignments: buffer.f := buffer.f - 2)
    Edge: (event: remove_g) (guard: true) (assignments: buffer.g := buffer.g - 2)

Restricting behavior using state/event exclusion plants.

Initialized controlled-behavior predicate using invariants: true.

Extending controlled-behavior predicate using variable ranges.

Controlled behavior: true -> true [range: true, variable: discrete variable "buffer.b" of type "int[1..3]" (group: 1, domain: 2+3, BDD variables: 2, CIF/BDD values: 3/4)].
Controlled behavior: true -> true [range: true, variable: discrete variable "buffer.c" of type "int[0..2]" (group: 2, domain: 4+5, BDD variables: 2, CIF/BDD values: 3/4)].
Controlled behavior: true -> true [range: true, variable: discrete variable "buffer.d" of type "int[1..2]" (group: 3, domain: 6+7, BDD variables: 2, CIF/BDD values: 2/4)].
Controlled behavior: true -> true [range: true, variable: discrete variable "buffer.f" of type "int[1..3]" (group: 5, domain: 10+11, BDD variables: 2, CIF/BDD values: 3/4)].
Controlled behavior: true -> <bdd 11n 32p> [range: true, variable: discrete variable "buffer.g" of type "int[0..2]" (group: 6, domain: 12+13, BDD variables: 2, CIF/BDD values: 3/4)].

Extended controlled-behavior predicate using variable ranges: <bdd 11n 32p>.

Restricting behavior using state/event exclusion requirements.

Round 1: started.

Round 1: computing backward controlled-behavior predicate.
Backward controlled-behavior: true [marker predicate]
Backward controlled-behavior: true -> <bdd 11n 32p> [restricted to current/previous controlled-behavior predicate: <bdd 11n 32p>]
Backward reachability: iteration 1.
Backward controlled-behavior: <bdd 11n 32p> [fixed point].

Round 1: computing backward uncontrolled bad-state predicate.
Backward uncontrolled bad-state: <bdd 11n 35p> [current/previous controlled behavior predicate]
Backward reachability: iteration 1.

Round 1: computing forward controlled-behavior predicate.
Forward controlled-behavior: <bdd 11n 32p> [initialization predicate]
Forward reachability: iteration 1.

Round 1: finished, controlled behavior is stable.

Computing controlled system guards.

Edge (event: add_a) (guard: true) (assignments: buffer.a := buffer.a + 1): guard: true -> <bdd 13n 64p>.
Edge (event: add_b) (guard: true) (assignments: buffer.b := buffer.b + 1): guard: true -> <bdd 11n 32p>.
Edge (event: add_c) (guard: true) (assignments: buffer.c := buffer.c + 1): guard: true -> (buffer.b != 2 or buffer.c != 2) and (buffer.b = 2 or buffer.c != 2).
Edge (event: add_d) (guard: true) (assignments: buffer.d := buffer.d + 1): guard: true -> (buffer.b != 2 or (buffer.c = 1 or buffer.d = 1)) and (buffer.b != 2 or (buffer.c != 1 or buffer.d = 1)) and ((buffer.b = 2 or (buffer.c = 1 or buffer.d = 1)) and (buffer.b = 2 or (buffer.c != 1 or buffer.d = 1))).
Edge (event: add_e) (guard: true) (assignments: buffer.e := buffer.e + 2): guard: true -> <bdd 12n 32p>.
Edge (event: add_f) (guard: true) (assignments: buffer.f := buffer.f + 2): guard: true -> (buffer.b != 2 or buffer.c = 1 or (buffer.d = 1 or buffer.f = 1)) and (buffer.b != 2 or buffer.c = 1 or (buffer.d = 2 or buffer.f = 1)) and ((buffer.b != 2 or buffer.c != 1 or (buffer.d = 1 or buffer.f = 1)) and (buffer.b != 2 or buffer.c != 1 or (buffer.d = 2 or buffer.f = 1))) and ((buffer.b = 2 or buffer.c = 1 or (buffer.d = 1 or buffer.f = 1)) and (buffer.b = 2 or buffer.c = 1 or (buffer.d = 2 or buffer.f = 1)) and ((buffer.b = 2 or buffer.c != 1 or (buffer.d = 1 or buffer.f = 1)) and (buffer.b = 2 or buffer.c != 1 or (buffer.d = 2 or buffer.f = 1)))).
Edge (event: add_g) (guard: true) (assignments: buffer.g := buffer.g + 2): guard: true -> buffer.b = 2 and buffer.c != 1 and (buffer.d = 2 and (buffer.f = 2 and buffer.g = 0)) or buffer.b = 2 and buffer.c != 1 and (buffer.d = 2 and (buffer.f != 2 and buffer.g = 0)) or (buffer.b = 2 and buffer.c != 1 and (buffer.d = 1 and (buffer.f = 2 and buffer.g = 0)) or buffer.b = 2 and buffer.c != 1 and (buffer.d = 1 and (buffer.f != 2 and buffer.g = 0))) or (buffer.b = 2 and buffer.c = 1 and (buffer.d = 2 and (buffer.f = 2 and buffer.g = 0)) or buffer.b = 2 and buffer.c = 1 and (buffer.d = 2 and (buffer.f != 2 and buffer.g = 0)) or (buffer.b = 2 and buffer.c = 1 and (buffer.d = 1 and (buffer.f = 2 and buffer.g = 0)) or buffer.b = 2 and buffer.c = 1 and (buffer.d = 1 and (buffer.f != 2 and buffer.g = 0)))) or (buffer.b != 2 and buffer.c != 1 and (buffer.d = 2 and (buffer.f = 2 and buffer.g = 0)) or buffer.b != 2 and buffer.c != 1 and (buffer.d = 2 and (buffer.f != 2 and buffer.g = 0)) or (buffer.b != 2 and buffer.c != 1 and (buffer.d = 1 and (buffer.f = 2 and buffer.g = 0)) or buffer.b != 2 and buffer.c != 1 and (buffer.d = 1 and (buffer.f != 2 and buffer.g = 0))) or (buffer.b != 2 and buffer.c = 1 and (buffer.d = 2 and (buffer.f = 2 and buffer.g = 0)) or buffer.b != 2 and buffer.c = 1 and (buffer.d = 2 and (buffer.f != 2 and buffer.g = 0)) or (buffer.b != 2 and buffer.c = 1 and (buffer.d = 1 and (buffer.f = 2 and buffer.g = 0)) or buffer.b != 2 and buffer.c = 1 and (buffer.d = 1 and (buffer.f != 2 and buffer.g = 0))))).
Edge (event: remove_a) (guard: true) (assignments: buffer.a := buffer.a - 1): guard: true -> <bdd 13n 64p>.
Edge (event: remove_b) (guard: true) (assignments: buffer.b := buffer.b - 1): guard: true -> buffer.b != 1.
Edge (event: remove_c) (guard: true) (assignments: buffer.c := buffer.c - 1): guard: true -> <bdd 11n 32p>.
Edge (event: remove_d) (guard: true) (assignments: buffer.d := buffer.d - 1): guard: true -> (buffer.b != 2 or (buffer.c = 1 or buffer.d = 2)) and (buffer.b != 2 or (buffer.c != 1 or buffer.d = 2)) and ((buffer.b = 2 or (buffer.c = 1 or buffer.d = 2)) and (buffer.b = 2 or (buffer.c != 1 or buffer.d = 2))).
Edge (event: remove_e) (guard: true) (assignments: buffer.e := buffer.e - 2): guard: true -> <bdd 12n 32p>.
Edge (event: remove_f) (guard: true) (assignments: buffer.f := buffer.f - 2): guard: true -> (buffer.b != 2 or buffer.c = 1 or (buffer.d = 1 or buffer.f != 2)) and (buffer.b != 2 or buffer.c = 1 or (buffer.d = 1 or buffer.f != 1)) and ((buffer.b != 2 or buffer.c = 1 or (buffer.d = 2 or buffer.f != 2)) and (buffer.b != 2 or buffer.c = 1 or (buffer.d = 2 or buffer.f != 1))) and ((buffer.b != 2 or buffer.c != 1 or (buffer.d = 1 or buffer.f != 2)) and (buffer.b != 2 or buffer.c != 1 or (buffer.d = 1 or buffer.f != 1)) and ((buffer.b != 2 or buffer.c != 1 or (buffer.d = 2 or buffer.f != 2)) and (buffer.b != 2 or buffer.c != 1 or (buffer.d = 2 or buffer.f != 1)))) and ((buffer.b = 2 or buffer.c = 1 or (buffer.d = 1 or buffer.f != 2)) and (buffer.b = 2 or buffer.c = 1 or (buffer.d = 1 or buffer.f != 1)) and ((buffer.b = 2 or buffer.c = 1 or (buffer.d = 2 or buffer.f != 2)) and (buffer.b = 2 or buffer.c = 1 or (buffer.d = 2 or buffer.f != 1))) and ((buffer.b = 2 or buffer.c != 1 or (buffer.d = 1 or buffer.f != 2)) and (buffer.b = 2 or buffer.c != 1 or (buffer.d = 1 or buffer.f != 1)) and ((buffer.b = 2 or buffer.c != 1 or (buffer.d = 2 or buffer.f != 2)) and (buffer.b = 2 or buffer.c != 1 or (buffer.d = 2 or buffer.f != 1))))).
Edge (event: remove_g) (guard: true) (assignments: buffer.g := buffer.g - 2): guard: true -> (buffer.b != 2 or buffer.c = 1 or (buffer.d = 1 or (buffer.f != 2 or buffer.g = 2))) and (buffer.b != 2 or buffer.c = 1 or (buffer.d = 1 or (buffer.f = 2 or buffer.g = 2))) and ((buffer.b != 2 or buffer.c = 1 or (buffer.d = 2 or (buffer.f != 2 or buffer.g = 2))) and (buffer.b != 2 or buffer.c = 1 or (buffer.d = 2 or (buffer.f = 2 or buffer.g = 2)))) and ((buffer.b != 2 or buffer.c != 1 or (buffer.d = 1 or (buffer.f != 2 or buffer.g = 2))) and (buffer.b != 2 or buffer.c != 1 or (buffer.d = 1 or (buffer.f = 2 or buffer.g = 2))) and ((buffer.b != 2 or buffer.c != 1 or (buffer.d = 2 or (buffer.f != 2 or buffer.g = 2))) and (buffer.b != 2 or buffer.c != 1 or (buffer.d = 2 or (buffer.f = 2 or buffer.g = 2))))) and ((buffer.b = 2 or buffer.c = 1 or (buffer.d = 1 or (buffer.f != 2 or buffer.g = 2))) and (buffer.b = 2 or buffer.c = 1 or (buffer.d = 1 or (buffer.f = 2 or buffer.g = 2))) and ((buffer.b = 2 or buffer.c = 1 or (buffer.d = 2 or (buffer.f != 2 or buffer.g = 2))) and (buffer.b = 2 or buffer.c = 1 or (buffer.d = 2 or (buffer.f = 2 or buffer.g = 2)))) and ((buffer.b = 2 or buffer.c != 1 or (buffer.d = 1 or (buffer.f != 2 or buffer.g = 2))) and (buffer.b = 2 or buffer.c != 1 or (buffer.d = 1 or (buffer.f = 2 or buffer.g = 2))) and ((buffer.b = 2 or buffer.c != 1 or (buffer.d = 2 or (buffer.f != 2 or buffer.g = 2))) and (buffer.b = 2 or buffer.c != 1 or (buffer.d = 2 or (buffer.f = 2 or buffer.g = 2)))))).

Final synthesis result:
  State: (controlled-behavior: <bdd 11n 32p>)
    Edge: (event: add_a) (guard: true -> <bdd 13n 64p>) (assignments: buffer.a := buffer.a + 1)
    Edge: (event: add_b) (guard: true -> <bdd 11n 32p>) (assignments: buffer.b := buffer.b + 1)
    Edge: (event: add_c) (guard: true -> (buffer.b != 2 or buffer.c != 2) and (buffer.b = 2 or buffer.c != 2)) (assignments: buffer.c := buffer.c + 1)
    Edge: (event: add_d) (guard: true -> (buffer.b != 2 or (buffer.c = 1 or buffer.d = 1)) and (buffer.b != 2 or (buffer.c != 1 or buffer.d = 1)) and ((buffer.b = 2 or (buffer.c = 1 or buffer.d = 1)) and (buffer.b = 2 or (buffer.c != 1 or buffer.d = 1)))) (assignments: buffer.d := buffer.d + 1)
    Edge: (event: add_e) (guard: true -> <bdd 12n 32p>) (assignments: buffer.e := buffer.e + 2)
    Edge: (event: add_f) (guard: true -> (buffer.b != 2 or buffer.c = 1 or (buffer.d = 1 or buffer.f = 1)) and (buffer.b != 2 or buffer.c = 1 or (buffer.d = 2 or buffer.f = 1)) and ((buffer.b != 2 or buffer.c != 1 or (buffer.d = 1 or buffer.f = 1)) and (buffer.b != 2 or buffer.c != 1 or (buffer.d = 2 or buffer.f = 1))) and ((buffer.b = 2 or buffer.c = 1 or (buffer.d = 1 or buffer.f = 1)) and (buffer.b = 2 or buffer.c = 1 or (buffer.d = 2 or buffer.f = 1)) and ((buffer.b = 2 or buffer.c != 1 or (buffer.d = 1 or buffer.f = 1)) and (buffer.b = 2 or buffer.c != 1 or (buffer.d = 2 or buffer.f = 1))))) (assignments: buffer.f := buffer.f + 2)
    Edge: (event: add_g) (guard: true -> buffer.b = 2 and buffer.c != 1 and (buffer.d = 2 and (buffer.f = 2 and buffer.g = 0)) or buffer.b = 2 and buffer.c != 1 and (buffer.d = 2 and (buffer.f != 2 and buffer.g = 0)) or (buffer.b = 2 and buffer.c != 1 and (buffer.d = 1 and (buffer.f = 2 and buffer.g = 0)) or buffer.b = 2 and buffer.c != 1 and (buffer.d = 1 and (buffer.f != 2 and buffer.g = 0))) or (buffer.b = 2 and buffer.c = 1 and (buffer.d = 2 and (buffer.f = 2 and buffer.g = 0)) or buffer.b = 2 and buffer.c = 1 and (buffer.d = 2 and (buffer.f != 2 and buffer.g = 0)) or (buffer.b = 2 and buffer.c = 1 and (buffer.d = 1 and (buffer.f = 2 and buffer.g = 0)) or buffer.b = 2 and buffer.c = 1 and (buffer.d = 1 and (buffer.f != 2 and buffer.g = 0)))) or (buffer.b != 2 and buffer.c != 1 and (buffer.d = 2 and (buffer.f = 2 and buffer.g = 0)) or buffer.b != 2 and buffer.c != 1 and (buffer.d = 2 and (buffer.f != 2 and buffer.g = 0)) or (buffer.b != 2 and buffer.c != 1 and (buffer.d = 1 and (buffer.f = 2 and buffer.g = 0)) or buffer.b != 2 and buffer.c != 1 and (buffer.d = 1 and (buffer.f != 2 and buffer.g = 0))) or (buffer.b != 2 and buffer.c = 1 and (buffer.d = 2 and (buffer.f = 2 and buffer.g = 0)) or buffer.b != 2 and buffer.c = 1 and (buffer.d = 2 and (buffer.f != 2 and buffer.g = 0)) or (buffer.b != 2 and buffer.c = 1 and (buffer.d = 1 and (buffer.f = 2 and buffer.g = 0)) or buffer.b != 2 and buffer.c = 1 and (buffer.d = 1 and (buffer.f != 2 and buffer.g = 0)))))) (assignments: buffer.g := buffer.g + 2)
    Edge: (event: remove_a) (guard: true -> <bdd 13n 64p>) (assignments: buffer.a := buffer.a - 1)
    Edge: (event: remove_b) (guard: true -> buffer.b != 1) (assignments: buffer.b := buffer.b - 1)
    Edge: (event: remove_c) (guard: true -> <bdd 11n 32p>) (assignments: buffer.c := buffer.c - 1)
    Edge: (event: remove_d) (guard: true -> (buffer.b != 2 or (buffer.c = 1 or buffer.d = 2)) and (buffer.b != 2 or (buffer.c != 1 or buffer.d = 2)) and ((buffer.b = 2 or (buffer.c = 1 or buffer.d = 2)) and (buffer.b = 2 or (buffer.c != 1 or buffer.d = 2)))) (assignments: buffer.d := buffer.d - 1)
    Edge: (event: remove_e) (guard: true -> <bdd 12n 32p>) (assignments: buffer.e := buffer.e - 2)
    Edge: (event: remove_f) (guard: true -> (buffer.b != 2 or buffer.c = 1 or (buffer.d = 1 or buffer.f != 2)) and (buffer.b != 2 or buffer.c = 1 or (buffer.d = 1 or buffer.f != 1)) and ((buffer.b != 2 or buffer.c = 1 or (buffer.d = 2 or buffer.f != 2)) and (buffer.b != 2 or buffer.c = 1 or (buffer.d = 2 or buffer.f != 1))) and ((buffer.b != 2 or buffer.c != 1 or (buffer.d = 1 or buffer.f != 2)) and (buffer.b != 2 or buffer.c != 1 or (buffer.d = 1 or buffer.f != 1)) and ((buffer.b != 2 or buffer.c != 1 or (buffer.d = 2 or buffer.f != 2)) and (buffer.b != 2 or buffer.c != 1 or (buffer.d = 2 or buffer.f != 1)))) and ((buffer.b = 2 or buffer.c = 1 or (buffer.d = 1 or buffer.f != 2)) and (buffer.b = 2 or buffer.c = 1 or (buffer.d = 1 or buffer.f != 1)) and ((buffer.b = 2 or buffer.c = 1 or (buffer.d = 2 or buffer.f != 2)) and (buffer.b = 2 or buffer.c = 1 or (buffer.d = 2 or buffer.f != 1))) and ((buffer.b = 2 or buffer.c != 1 or (buffer.d = 1 or buffer.f != 2)) and (buffer.b = 2 or buffer.c != 1 or (buffer.d = 1 or buffer.f != 1)) and ((buffer.b = 2 or buffer.c != 1 or (buffer.d = 2 or buffer.f != 2)) and (buffer.b = 2 or buffer.c != 1 or (buffer.d = 2 or buffer.f != 1)))))) (assignments: buffer.f := buffer.f - 2)
    Edge: (event: remove_g) (guard: true -> (buffer.b != 2 or buffer.c = 1 or (buffer.d = 1 or (buffer.f != 2 or buffer.g = 2))) and (buffer.b != 2 or buffer.c = 1 or (buffer.d = 1 or (buffer.f = 2 or buffer.g = 2))) and ((buffer.b != 2 or buffer.c = 1 or (buffer.d = 2 or (buffer.f != 2 or buffer.g = 2))) and (buffer.b != 2 or buffer.c = 1 or (buffer.d = 2 or (buffer.f = 2 or buffer.g = 2)))) and ((buffer.b != 2 or buffer.c != 1 or (buffer.d = 1 or (buffer.f != 2 or buffer.g = 2))) and (buffer.b != 2 or buffer.c != 1 or (buffer.d = 1 or (buffer.f = 2 or buffer.g = 2))) and ((buffer.b != 2 or buffer.c != 1 or (buffer.d = 2 or (buffer.f != 2 or buffer.g = 2))) and (buffer.b != 2 or buffer.c != 1 or (buffer.d = 2 or (buffer.f = 2 or buffer.g = 2))))) and ((buffer.b = 2 or buffer.c = 1 or (buffer.d = 1 or (buffer.f != 2 or buffer.g = 2))) and (buffer.b = 2 or buffer.c = 1 or (buffer.d = 1 or (buffer.f = 2 or buffer.g = 2))) and ((buffer.b = 2 or buffer.c = 1 or (buffer.d = 2 or (buffer.f != 2 or buffer.g = 2))) and (buffer.b = 2 or buffer.c = 1 or (buffer.d = 2 or (buffer.f = 2 or buffer.g = 2)))) and ((buffer.b = 2 or buffer.c != 1 or (buffer.d = 1 or (buffer.f != 2 or buffer.g = 2))) and (buffer.b = 2 or buffer.c != 1 or (buffer.d = 1 or (buffer.f = 2 or buffer.g = 2))) and ((buffer.b = 2 or buffer.c != 1 or (buffer.d = 2 or (buffer.f != 2 or buffer.g = 2))) and (buffer.b = 2 or buffer.c != 1 or (buffer.d = 2 or (buffer.f = 2 or buffer.g = 2))))))) (assignments: buffer.g := buffer.g - 2)

Controlled system:                     exactly 2,592 states.

Initial (synthesis result):            <bdd 11n 32p>
Initial (uncontrolled system):         <bdd 11n 32p>
Initial (controlled system):           <bdd 11n 32p>
Initial (removed by supervisor):       false
Initial (added by supervisor):         true

Constructing output CIF specification.
Writing output CIF file "datasynth/buffer_ctrl.ctrlsys.real.cif".
