include "lpm_ram_dq.inc";

subdesign ram
(
	addr[0..7] : input;
	data[0..7] : input;
	we: input;
	clk: input;
	out[0..7] : output;
)
variable
	mem: lpm_ram_dq with (
		LPM_WIDTH = 8, 
		LPM_WIDTHAD = 8,
		LPM_ADDRESS_CONTROL = UNREGISTERED,
		LPM_INDATA = UNREGISTERED,
		LPM_OUTDATA = REGISTERED,
		LPM_FILE = "fib.mif");
begin
	mem.outclock = clk;
	mem.address[] = addr[];
	mem.we = we;
	mem.data[] = data[];
	out[] = mem.q[];
end;

