$date
  Tue Feb 03 16:50:46 2026
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module multiplexer_tb $end
$var reg 1 ! a_sig $end
$var reg 1 " b_sig $end
$var reg 1 # c_sig $end
$var reg 1 $ d_sig $end
$var reg 2 % s_sig[1:0] $end
$var reg 1 & y_sig $end
$scope module uut $end
$var reg 1 ' a $end
$var reg 1 ( b $end
$var reg 1 ) c $end
$var reg 1 * d $end
$var reg 2 + s[1:0] $end
$var reg 1 , y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
1!
0"
1#
0$
b00 %
1&
1'
0(
1)
0*
b00 +
1,
#20000000
b01 %
0&
b01 +
0,
#40000000
b10 %
1&
b10 +
1,
#60000000
b11 %
0&
b11 +
0,
#80000000
