# CMOS-LOGIC-Y-AB-CD-E-

**OBJECTIVE**

To design and implement a CMOS logic circuit based on the Boolean expression:

ùëå=(AB+CD+E)'
‚Äã
 
Construct the circuit using NMOS and PMOS transistors as per CMOS design principles.

Capture the schematic using Virtuoso Schematic Editor.

Perform functional simulation using Cadence Spectre simulator.

Verify the output response for all combinations of the input variables.

Ensure proper logic operation and validate the Boolean function implementation.

**SCHEMATIC OF CMOS LOGIC**


<img width="524" height="347" alt="Image" src="https://github.com/user-attachments/assets/40ecf89f-4f1e-4af1-8dc8-3e126dde5ed5" />


**SYMBOL**


<img width="353" height="315" alt="Image" src="https://github.com/user-attachments/assets/13414dc8-176e-4177-b62d-ef9b2808e11e" />

**TEST SCHEMATIC**


<img width="667" height="395" alt="Image" src="https://github.com/user-attachments/assets/691b746a-564f-40cf-a203-5fb06eba4cc6" />


**SIMULATION WAVEFORM**


<img width="752" height="311" alt="Image" src="https://github.com/user-attachments/assets/f37d9de7-b23d-4f0f-9a1a-319476a1af49" />


