[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1  19255       tick        352773          3626           315        352773 
      2  19255       tick        347897          2070            58        347897 
      3  19255       tick        364046          1856            57        364046 
      4  19255       tick        365658          2005            53        365658 
      5  19255       tick        364622          1830            55        364622 
      6  19255       tick        365120          1856            48        365120 
      7  19255       tick        365055          1948            58        365055 
      8  19255       tick        364990          1796            51        364990 
      9  19255       tick        365141          1806            44        365141 
     10  19255       tick        365594          1866            63        365594 
     11  19255       tick        365069          1853            42        365069 
     12  19255       tick        365405          1864            60        365405 
     13  19255       tick        364480          1843            39        364480 
     14  19255       tick        364471          1908            75        364471 
     15  19255       tick        365572          1987            57        365572 
     16  19255       tick        365231          2131            51        365231 
     17  19255       tick        365366          2116            62        365366 
     18  19255       tick        365374          1998            52        365374 
     19  19255       tick        365033          1919            47        365033 
     20  19255       tick        364670          2072            52        364670 
     21  19255       tick        364303          1997            43        364303 
     22  19255       exit        277106          2296            61        277106 
