// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="los_los,hls_ip_2023_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xcvu35p-fsvh2104-1-e,HLS_INPUT_CLOCK=5.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=3.546000,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=3265,HLS_SYN_LUT=7455,HLS_VERSION=2023_2}" *)

module los (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        obstacles_0_address0,
        obstacles_0_ce0,
        obstacles_0_q0,
        obstacles_1_address0,
        obstacles_1_ce0,
        obstacles_1_q0,
        obstacles_2_address0,
        obstacles_2_ce0,
        obstacles_2_q0,
        obstacles_3_address0,
        obstacles_3_ce0,
        obstacles_3_q0,
        obstacles_4_address0,
        obstacles_4_ce0,
        obstacles_4_q0,
        obstacles_5_address0,
        obstacles_5_ce0,
        obstacles_5_q0,
        obstacles_6_address0,
        obstacles_6_ce0,
        obstacles_6_q0,
        obstacles_7_address0,
        obstacles_7_ce0,
        obstacles_7_q0,
        results_0_address0,
        results_0_ce0,
        results_0_we0,
        results_0_d0,
        results_1_address0,
        results_1_ce0,
        results_1_we0,
        results_1_d0,
        results_2_address0,
        results_2_ce0,
        results_2_we0,
        results_2_d0,
        results_3_address0,
        results_3_ce0,
        results_3_we0,
        results_3_d0,
        results_4_address0,
        results_4_ce0,
        results_4_we0,
        results_4_d0,
        results_5_address0,
        results_5_ce0,
        results_5_we0,
        results_5_d0,
        results_6_address0,
        results_6_ce0,
        results_6_we0,
        results_6_d0,
        results_7_address0,
        results_7_ce0,
        results_7_we0,
        results_7_d0
);

parameter    ap_ST_fsm_state1 = 33'd1;
parameter    ap_ST_fsm_state2 = 33'd2;
parameter    ap_ST_fsm_state3 = 33'd4;
parameter    ap_ST_fsm_state4 = 33'd8;
parameter    ap_ST_fsm_state5 = 33'd16;
parameter    ap_ST_fsm_state6 = 33'd32;
parameter    ap_ST_fsm_state7 = 33'd64;
parameter    ap_ST_fsm_state8 = 33'd128;
parameter    ap_ST_fsm_state9 = 33'd256;
parameter    ap_ST_fsm_state10 = 33'd512;
parameter    ap_ST_fsm_state11 = 33'd1024;
parameter    ap_ST_fsm_state12 = 33'd2048;
parameter    ap_ST_fsm_state13 = 33'd4096;
parameter    ap_ST_fsm_state14 = 33'd8192;
parameter    ap_ST_fsm_state15 = 33'd16384;
parameter    ap_ST_fsm_state16 = 33'd32768;
parameter    ap_ST_fsm_state17 = 33'd65536;
parameter    ap_ST_fsm_state18 = 33'd131072;
parameter    ap_ST_fsm_state19 = 33'd262144;
parameter    ap_ST_fsm_state20 = 33'd524288;
parameter    ap_ST_fsm_state21 = 33'd1048576;
parameter    ap_ST_fsm_state22 = 33'd2097152;
parameter    ap_ST_fsm_state23 = 33'd4194304;
parameter    ap_ST_fsm_state24 = 33'd8388608;
parameter    ap_ST_fsm_state25 = 33'd16777216;
parameter    ap_ST_fsm_state26 = 33'd33554432;
parameter    ap_ST_fsm_state27 = 33'd67108864;
parameter    ap_ST_fsm_state28 = 33'd134217728;
parameter    ap_ST_fsm_state29 = 33'd268435456;
parameter    ap_ST_fsm_state30 = 33'd536870912;
parameter    ap_ST_fsm_state31 = 33'd1073741824;
parameter    ap_ST_fsm_state32 = 33'd2147483648;
parameter    ap_ST_fsm_state33 = 33'd4294967296;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [9:0] obstacles_0_address0;
output   obstacles_0_ce0;
input  [31:0] obstacles_0_q0;
output  [9:0] obstacles_1_address0;
output   obstacles_1_ce0;
input  [31:0] obstacles_1_q0;
output  [9:0] obstacles_2_address0;
output   obstacles_2_ce0;
input  [31:0] obstacles_2_q0;
output  [9:0] obstacles_3_address0;
output   obstacles_3_ce0;
input  [31:0] obstacles_3_q0;
output  [9:0] obstacles_4_address0;
output   obstacles_4_ce0;
input  [31:0] obstacles_4_q0;
output  [9:0] obstacles_5_address0;
output   obstacles_5_ce0;
input  [31:0] obstacles_5_q0;
output  [9:0] obstacles_6_address0;
output   obstacles_6_ce0;
input  [31:0] obstacles_6_q0;
output  [9:0] obstacles_7_address0;
output   obstacles_7_ce0;
input  [31:0] obstacles_7_q0;
output  [9:0] results_0_address0;
output   results_0_ce0;
output   results_0_we0;
output  [31:0] results_0_d0;
output  [9:0] results_1_address0;
output   results_1_ce0;
output   results_1_we0;
output  [31:0] results_1_d0;
output  [9:0] results_2_address0;
output   results_2_ce0;
output   results_2_we0;
output  [31:0] results_2_d0;
output  [9:0] results_3_address0;
output   results_3_ce0;
output   results_3_we0;
output  [31:0] results_3_d0;
output  [9:0] results_4_address0;
output   results_4_ce0;
output   results_4_we0;
output  [31:0] results_4_d0;
output  [9:0] results_5_address0;
output   results_5_ce0;
output   results_5_we0;
output  [31:0] results_5_d0;
output  [9:0] results_6_address0;
output   results_6_ce0;
output   results_6_we0;
output  [31:0] results_6_d0;
output  [9:0] results_7_address0;
output   results_7_ce0;
output   results_7_we0;
output  [31:0] results_7_d0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg results_0_ce0;
reg results_0_we0;
reg results_1_ce0;
reg results_1_we0;
reg results_2_ce0;
reg results_2_we0;
reg results_3_ce0;
reg results_3_we0;
reg results_4_ce0;
reg results_4_we0;
reg results_5_ce0;
reg results_5_we0;
reg results_6_ce0;
reg results_6_we0;
reg results_7_ce0;
reg results_7_we0;

(* fsm_encoding = "none" *) reg   [32:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [10:0] add_ln24_fu_504_p2;
reg   [10:0] add_ln24_reg_2096;
wire    ap_CS_fsm_state2;
wire   [6:0] select_ln24_fu_522_p3;
reg   [6:0] select_ln24_reg_2101;
wire   [4:0] select_ln24_1_fu_536_p3;
reg   [4:0] select_ln24_1_reg_2107;
wire   [5:0] sub_ln24_fu_548_p2;
reg   [5:0] sub_ln24_reg_2112;
wire   [3:0] trunc_ln24_fu_554_p1;
reg   [3:0] trunc_ln24_reg_2119;
wire   [0:0] icmp_ln30_fu_568_p2;
reg   [0:0] icmp_ln30_reg_2125;
wire   [5:0] trunc_ln35_fu_580_p1;
reg   [5:0] trunc_ln35_reg_2130;
wire   [6:0] dx_1_fu_594_p3;
reg   [6:0] dx_1_reg_2135;
wire   [5:0] sub_ln24_1_fu_620_p2;
reg   [5:0] sub_ln24_1_reg_2162;
wire    ap_CS_fsm_state3;
wire   [1:0] select_ln29_fu_626_p3;
reg   [1:0] select_ln29_reg_2167;
wire   [6:0] err_fu_634_p2;
reg   [6:0] err_reg_2172;
wire   [10:0] add_ln70_fu_697_p2;
reg   [10:0] add_ln70_reg_2183;
wire    ap_CS_fsm_state6;
wire   [6:0] select_ln70_fu_715_p3;
reg   [6:0] select_ln70_reg_2188;
wire   [4:0] select_ln70_1_fu_729_p3;
reg   [4:0] select_ln70_1_reg_2194;
wire   [5:0] sub_ln70_fu_741_p2;
reg   [5:0] sub_ln70_reg_2199;
wire   [3:0] trunc_ln70_fu_747_p1;
reg   [3:0] trunc_ln70_reg_2206;
wire   [0:0] icmp_ln76_fu_761_p2;
reg   [0:0] icmp_ln76_reg_2212;
wire   [5:0] trunc_ln81_fu_773_p1;
reg   [5:0] trunc_ln81_reg_2217;
wire   [6:0] dx_3_fu_787_p3;
reg   [6:0] dx_3_reg_2222;
wire   [5:0] sub_ln70_1_fu_813_p2;
reg   [5:0] sub_ln70_1_reg_2249;
wire    ap_CS_fsm_state7;
wire   [1:0] select_ln75_fu_819_p3;
reg   [1:0] select_ln75_reg_2254;
wire   [6:0] err_37_fu_827_p2;
reg   [6:0] err_37_reg_2259;
wire   [10:0] add_ln117_fu_890_p2;
reg   [10:0] add_ln117_reg_2270;
wire    ap_CS_fsm_state10;
wire   [6:0] select_ln117_fu_908_p3;
reg   [6:0] select_ln117_reg_2275;
wire   [4:0] select_ln117_1_fu_922_p3;
reg   [4:0] select_ln117_1_reg_2281;
wire   [5:0] sub_ln117_fu_934_p2;
reg   [5:0] sub_ln117_reg_2286;
wire   [3:0] trunc_ln117_fu_940_p1;
reg   [3:0] trunc_ln117_reg_2293;
wire   [0:0] icmp_ln123_fu_954_p2;
reg   [0:0] icmp_ln123_reg_2299;
wire   [5:0] trunc_ln128_fu_966_p1;
reg   [5:0] trunc_ln128_reg_2304;
wire   [6:0] dx_5_fu_980_p3;
reg   [6:0] dx_5_reg_2309;
wire   [5:0] sub_ln117_1_fu_1006_p2;
reg   [5:0] sub_ln117_1_reg_2336;
wire    ap_CS_fsm_state11;
wire   [1:0] select_ln122_fu_1012_p3;
reg   [1:0] select_ln122_reg_2341;
wire   [6:0] err_38_fu_1020_p2;
reg   [6:0] err_38_reg_2346;
wire   [10:0] add_ln164_fu_1083_p2;
reg   [10:0] add_ln164_reg_2357;
wire    ap_CS_fsm_state14;
wire   [6:0] select_ln164_fu_1101_p3;
reg   [6:0] select_ln164_reg_2362;
wire   [4:0] select_ln164_1_fu_1115_p3;
reg   [4:0] select_ln164_1_reg_2368;
wire   [5:0] sub_ln164_fu_1127_p2;
reg   [5:0] sub_ln164_reg_2373;
wire   [3:0] trunc_ln164_fu_1133_p1;
reg   [3:0] trunc_ln164_reg_2380;
wire   [0:0] icmp_ln170_fu_1147_p2;
reg   [0:0] icmp_ln170_reg_2386;
wire   [5:0] trunc_ln175_fu_1159_p1;
reg   [5:0] trunc_ln175_reg_2391;
wire   [6:0] dx_7_fu_1173_p3;
reg   [6:0] dx_7_reg_2396;
wire   [5:0] sub_ln164_1_fu_1199_p2;
reg   [5:0] sub_ln164_1_reg_2423;
wire    ap_CS_fsm_state15;
wire   [1:0] select_ln169_fu_1205_p3;
reg   [1:0] select_ln169_reg_2428;
wire   [6:0] err_39_fu_1213_p2;
reg   [6:0] err_39_reg_2433;
wire   [10:0] add_ln211_fu_1276_p2;
reg   [10:0] add_ln211_reg_2444;
wire    ap_CS_fsm_state18;
wire   [6:0] select_ln211_fu_1294_p3;
reg   [6:0] select_ln211_reg_2449;
wire   [4:0] select_ln211_1_fu_1308_p3;
reg   [4:0] select_ln211_1_reg_2455;
wire   [5:0] sub_ln211_fu_1320_p2;
reg   [5:0] sub_ln211_reg_2460;
wire   [3:0] trunc_ln211_fu_1326_p1;
reg   [3:0] trunc_ln211_reg_2467;
wire   [0:0] icmp_ln217_fu_1340_p2;
reg   [0:0] icmp_ln217_reg_2473;
wire   [5:0] trunc_ln222_fu_1352_p1;
reg   [5:0] trunc_ln222_reg_2478;
wire   [6:0] dx_9_fu_1366_p3;
reg   [6:0] dx_9_reg_2483;
wire   [5:0] sub_ln211_1_fu_1392_p2;
reg   [5:0] sub_ln211_1_reg_2510;
wire    ap_CS_fsm_state19;
wire   [1:0] select_ln216_fu_1398_p3;
reg   [1:0] select_ln216_reg_2515;
wire   [6:0] err_40_fu_1406_p2;
reg   [6:0] err_40_reg_2520;
wire   [10:0] add_ln258_fu_1469_p2;
reg   [10:0] add_ln258_reg_2531;
wire    ap_CS_fsm_state22;
wire   [6:0] select_ln258_fu_1487_p3;
reg   [6:0] select_ln258_reg_2536;
wire   [4:0] select_ln258_1_fu_1501_p3;
reg   [4:0] select_ln258_1_reg_2542;
wire   [5:0] sub_ln258_fu_1513_p2;
reg   [5:0] sub_ln258_reg_2547;
wire   [3:0] trunc_ln258_fu_1519_p1;
reg   [3:0] trunc_ln258_reg_2554;
wire   [0:0] icmp_ln264_fu_1533_p2;
reg   [0:0] icmp_ln264_reg_2560;
wire   [5:0] trunc_ln269_fu_1545_p1;
reg   [5:0] trunc_ln269_reg_2565;
wire   [6:0] dx_11_fu_1559_p3;
reg   [6:0] dx_11_reg_2570;
wire   [5:0] sub_ln258_1_fu_1585_p2;
reg   [5:0] sub_ln258_1_reg_2597;
wire    ap_CS_fsm_state23;
wire   [1:0] select_ln263_fu_1591_p3;
reg   [1:0] select_ln263_reg_2602;
wire   [6:0] err_41_fu_1599_p2;
reg   [6:0] err_41_reg_2607;
wire   [10:0] add_ln305_fu_1662_p2;
reg   [10:0] add_ln305_reg_2618;
wire    ap_CS_fsm_state26;
wire   [6:0] select_ln305_fu_1680_p3;
reg   [6:0] select_ln305_reg_2623;
wire   [4:0] select_ln305_1_fu_1694_p3;
reg   [4:0] select_ln305_1_reg_2629;
wire   [5:0] sub_ln305_fu_1706_p2;
reg   [5:0] sub_ln305_reg_2634;
wire   [3:0] trunc_ln305_fu_1712_p1;
reg   [3:0] trunc_ln305_reg_2641;
wire   [0:0] icmp_ln311_fu_1726_p2;
reg   [0:0] icmp_ln311_reg_2647;
wire   [5:0] trunc_ln316_fu_1738_p1;
reg   [5:0] trunc_ln316_reg_2652;
wire   [6:0] dx_13_fu_1752_p3;
reg   [6:0] dx_13_reg_2657;
wire   [5:0] sub_ln305_1_fu_1778_p2;
reg   [5:0] sub_ln305_1_reg_2684;
wire    ap_CS_fsm_state27;
wire   [1:0] select_ln311_fu_1784_p3;
reg   [1:0] select_ln311_reg_2689;
wire   [6:0] err_42_fu_1792_p2;
reg   [6:0] err_42_reg_2694;
wire   [10:0] add_ln352_fu_1855_p2;
reg   [10:0] add_ln352_reg_2705;
wire    ap_CS_fsm_state30;
wire   [6:0] select_ln352_fu_1873_p3;
reg   [6:0] select_ln352_reg_2710;
wire   [4:0] select_ln352_1_fu_1887_p3;
reg   [4:0] select_ln352_1_reg_2716;
wire   [5:0] sub_ln352_fu_1899_p2;
reg   [5:0] sub_ln352_reg_2721;
wire   [3:0] trunc_ln352_fu_1905_p1;
reg   [3:0] trunc_ln352_reg_2728;
wire   [0:0] icmp_ln358_fu_1919_p2;
reg   [0:0] icmp_ln358_reg_2734;
wire   [5:0] trunc_ln363_fu_1931_p1;
reg   [5:0] trunc_ln363_reg_2739;
wire   [6:0] dx_15_fu_1945_p3;
reg   [6:0] dx_15_reg_2744;
wire   [5:0] sub_ln352_1_fu_1956_p2;
reg   [5:0] sub_ln352_1_reg_2750;
wire    ap_CS_fsm_state31;
wire   [1:0] select_ln358_fu_1962_p3;
reg   [1:0] select_ln358_reg_2755;
wire   [6:0] err_43_fu_1970_p2;
reg   [6:0] err_43_reg_2760;
wire    grp_los_Pipeline_VITIS_LOOP_48_2_fu_368_ap_start;
wire    grp_los_Pipeline_VITIS_LOOP_48_2_fu_368_ap_done;
wire    grp_los_Pipeline_VITIS_LOOP_48_2_fu_368_ap_idle;
wire    grp_los_Pipeline_VITIS_LOOP_48_2_fu_368_ap_ready;
wire   [9:0] grp_los_Pipeline_VITIS_LOOP_48_2_fu_368_obstacles_0_address0;
wire    grp_los_Pipeline_VITIS_LOOP_48_2_fu_368_obstacles_0_ce0;
wire   [31:0] grp_los_Pipeline_VITIS_LOOP_48_2_fu_368_sight_0_1_out;
wire    grp_los_Pipeline_VITIS_LOOP_48_2_fu_368_sight_0_1_out_ap_vld;
wire    grp_los_Pipeline_VITIS_LOOP_94_4_fu_382_ap_start;
wire    grp_los_Pipeline_VITIS_LOOP_94_4_fu_382_ap_done;
wire    grp_los_Pipeline_VITIS_LOOP_94_4_fu_382_ap_idle;
wire    grp_los_Pipeline_VITIS_LOOP_94_4_fu_382_ap_ready;
wire   [9:0] grp_los_Pipeline_VITIS_LOOP_94_4_fu_382_obstacles_1_address0;
wire    grp_los_Pipeline_VITIS_LOOP_94_4_fu_382_obstacles_1_ce0;
wire   [31:0] grp_los_Pipeline_VITIS_LOOP_94_4_fu_382_sight_1_1_out;
wire    grp_los_Pipeline_VITIS_LOOP_94_4_fu_382_sight_1_1_out_ap_vld;
wire    grp_los_Pipeline_VITIS_LOOP_141_6_fu_396_ap_start;
wire    grp_los_Pipeline_VITIS_LOOP_141_6_fu_396_ap_done;
wire    grp_los_Pipeline_VITIS_LOOP_141_6_fu_396_ap_idle;
wire    grp_los_Pipeline_VITIS_LOOP_141_6_fu_396_ap_ready;
wire   [9:0] grp_los_Pipeline_VITIS_LOOP_141_6_fu_396_obstacles_2_address0;
wire    grp_los_Pipeline_VITIS_LOOP_141_6_fu_396_obstacles_2_ce0;
wire   [31:0] grp_los_Pipeline_VITIS_LOOP_141_6_fu_396_sight_2_1_out;
wire    grp_los_Pipeline_VITIS_LOOP_141_6_fu_396_sight_2_1_out_ap_vld;
wire    grp_los_Pipeline_VITIS_LOOP_188_8_fu_410_ap_start;
wire    grp_los_Pipeline_VITIS_LOOP_188_8_fu_410_ap_done;
wire    grp_los_Pipeline_VITIS_LOOP_188_8_fu_410_ap_idle;
wire    grp_los_Pipeline_VITIS_LOOP_188_8_fu_410_ap_ready;
wire   [9:0] grp_los_Pipeline_VITIS_LOOP_188_8_fu_410_obstacles_3_address0;
wire    grp_los_Pipeline_VITIS_LOOP_188_8_fu_410_obstacles_3_ce0;
wire   [31:0] grp_los_Pipeline_VITIS_LOOP_188_8_fu_410_sight_3_1_out;
wire    grp_los_Pipeline_VITIS_LOOP_188_8_fu_410_sight_3_1_out_ap_vld;
wire    grp_los_Pipeline_VITIS_LOOP_235_10_fu_424_ap_start;
wire    grp_los_Pipeline_VITIS_LOOP_235_10_fu_424_ap_done;
wire    grp_los_Pipeline_VITIS_LOOP_235_10_fu_424_ap_idle;
wire    grp_los_Pipeline_VITIS_LOOP_235_10_fu_424_ap_ready;
wire   [9:0] grp_los_Pipeline_VITIS_LOOP_235_10_fu_424_obstacles_4_address0;
wire    grp_los_Pipeline_VITIS_LOOP_235_10_fu_424_obstacles_4_ce0;
wire   [31:0] grp_los_Pipeline_VITIS_LOOP_235_10_fu_424_sight_4_1_out;
wire    grp_los_Pipeline_VITIS_LOOP_235_10_fu_424_sight_4_1_out_ap_vld;
wire    grp_los_Pipeline_VITIS_LOOP_282_12_fu_438_ap_start;
wire    grp_los_Pipeline_VITIS_LOOP_282_12_fu_438_ap_done;
wire    grp_los_Pipeline_VITIS_LOOP_282_12_fu_438_ap_idle;
wire    grp_los_Pipeline_VITIS_LOOP_282_12_fu_438_ap_ready;
wire   [9:0] grp_los_Pipeline_VITIS_LOOP_282_12_fu_438_obstacles_5_address0;
wire    grp_los_Pipeline_VITIS_LOOP_282_12_fu_438_obstacles_5_ce0;
wire   [31:0] grp_los_Pipeline_VITIS_LOOP_282_12_fu_438_sight_5_1_out;
wire    grp_los_Pipeline_VITIS_LOOP_282_12_fu_438_sight_5_1_out_ap_vld;
wire    grp_los_Pipeline_VITIS_LOOP_329_14_fu_452_ap_start;
wire    grp_los_Pipeline_VITIS_LOOP_329_14_fu_452_ap_done;
wire    grp_los_Pipeline_VITIS_LOOP_329_14_fu_452_ap_idle;
wire    grp_los_Pipeline_VITIS_LOOP_329_14_fu_452_ap_ready;
wire   [9:0] grp_los_Pipeline_VITIS_LOOP_329_14_fu_452_obstacles_6_address0;
wire    grp_los_Pipeline_VITIS_LOOP_329_14_fu_452_obstacles_6_ce0;
wire   [31:0] grp_los_Pipeline_VITIS_LOOP_329_14_fu_452_sight_6_1_out;
wire    grp_los_Pipeline_VITIS_LOOP_329_14_fu_452_sight_6_1_out_ap_vld;
wire    grp_los_Pipeline_VITIS_LOOP_376_16_fu_466_ap_start;
wire    grp_los_Pipeline_VITIS_LOOP_376_16_fu_466_ap_done;
wire    grp_los_Pipeline_VITIS_LOOP_376_16_fu_466_ap_idle;
wire    grp_los_Pipeline_VITIS_LOOP_376_16_fu_466_ap_ready;
wire   [9:0] grp_los_Pipeline_VITIS_LOOP_376_16_fu_466_obstacles_7_address0;
wire    grp_los_Pipeline_VITIS_LOOP_376_16_fu_466_obstacles_7_ce0;
wire   [31:0] grp_los_Pipeline_VITIS_LOOP_376_16_fu_466_sight_7_1_out;
wire    grp_los_Pipeline_VITIS_LOOP_376_16_fu_466_sight_7_1_out_ap_vld;
reg    grp_los_Pipeline_VITIS_LOOP_48_2_fu_368_ap_start_reg;
wire    ap_CS_fsm_state4;
reg    grp_los_Pipeline_VITIS_LOOP_94_4_fu_382_ap_start_reg;
wire    ap_CS_fsm_state8;
reg    grp_los_Pipeline_VITIS_LOOP_141_6_fu_396_ap_start_reg;
wire    ap_CS_fsm_state12;
reg    grp_los_Pipeline_VITIS_LOOP_188_8_fu_410_ap_start_reg;
wire    ap_CS_fsm_state16;
reg    grp_los_Pipeline_VITIS_LOOP_235_10_fu_424_ap_start_reg;
wire    ap_CS_fsm_state20;
reg    grp_los_Pipeline_VITIS_LOOP_282_12_fu_438_ap_start_reg;
wire    ap_CS_fsm_state24;
reg    grp_los_Pipeline_VITIS_LOOP_329_14_fu_452_ap_start_reg;
wire    ap_CS_fsm_state28;
reg    grp_los_Pipeline_VITIS_LOOP_376_16_fu_466_ap_start_reg;
wire    ap_CS_fsm_state32;
wire   [63:0] zext_ln65_fu_665_p1;
wire    ap_CS_fsm_state5;
wire   [0:0] icmp_ln64_fu_653_p2;
wire   [63:0] zext_ln112_fu_858_p1;
wire    ap_CS_fsm_state9;
wire   [0:0] icmp_ln111_fu_846_p2;
wire   [63:0] zext_ln159_fu_1051_p1;
wire    ap_CS_fsm_state13;
wire   [0:0] icmp_ln158_fu_1039_p2;
wire   [63:0] zext_ln206_fu_1244_p1;
wire    ap_CS_fsm_state17;
wire   [0:0] icmp_ln205_fu_1232_p2;
wire   [63:0] zext_ln253_fu_1437_p1;
wire    ap_CS_fsm_state21;
wire   [0:0] icmp_ln252_fu_1425_p2;
wire   [63:0] zext_ln300_fu_1630_p1;
wire    ap_CS_fsm_state25;
wire   [0:0] icmp_ln299_fu_1618_p2;
wire   [63:0] zext_ln347_fu_1823_p1;
wire    ap_CS_fsm_state29;
wire   [0:0] icmp_ln346_fu_1811_p2;
wire   [63:0] zext_ln394_fu_2001_p1;
wire    ap_CS_fsm_state33;
wire   [0:0] icmp_ln393_fu_1989_p2;
reg   [6:0] x_pixel_fu_128;
wire   [6:0] x_pixel_2_fu_670_p2;
wire   [0:0] icmp_ln24_fu_498_p2;
reg   [4:0] y_pixel_fu_132;
reg   [10:0] indvar_flatten_fu_136;
reg   [6:0] x_pixel_1_fu_172;
wire   [6:0] x_pixel_4_fu_863_p2;
wire   [0:0] icmp_ln70_fu_691_p2;
reg   [4:0] y_pixel_1_fu_176;
reg   [10:0] indvar_flatten9_fu_180;
reg   [6:0] x_pixel_3_fu_184;
wire   [6:0] x_pixel_6_fu_1056_p2;
wire   [0:0] icmp_ln117_fu_884_p2;
reg   [4:0] y_pixel_2_fu_188;
reg   [10:0] indvar_flatten19_fu_192;
reg   [6:0] x_pixel_5_fu_196;
wire   [6:0] x_pixel_8_fu_1249_p2;
wire   [0:0] icmp_ln164_fu_1077_p2;
reg   [4:0] y_pixel_3_fu_200;
reg   [10:0] indvar_flatten29_fu_204;
reg   [6:0] x_pixel_7_fu_208;
wire   [6:0] x_pixel_10_fu_1442_p2;
wire   [0:0] icmp_ln211_fu_1270_p2;
reg   [4:0] y_pixel_4_fu_212;
reg   [10:0] indvar_flatten39_fu_216;
reg   [6:0] x_pixel_9_fu_220;
wire   [6:0] x_pixel_12_fu_1635_p2;
wire   [0:0] icmp_ln258_fu_1463_p2;
reg   [4:0] y_pixel_5_fu_224;
reg   [10:0] indvar_flatten49_fu_228;
reg   [6:0] x_pixel_11_fu_232;
wire   [6:0] x_pixel_14_fu_1828_p2;
wire   [0:0] icmp_ln305_fu_1656_p2;
reg   [4:0] y_pixel_6_fu_236;
reg   [10:0] indvar_flatten59_fu_240;
reg   [6:0] x_pixel_13_fu_244;
wire   [6:0] x_pixel_15_fu_2006_p2;
wire   [0:0] icmp_ln352_fu_1849_p2;
reg   [4:0] y_pixel_7_fu_248;
reg   [10:0] indvar_flatten69_fu_252;
wire   [0:0] icmp_ln25_fu_516_p2;
wire   [4:0] add_ln24_1_fu_530_p2;
wire   [5:0] zext_ln24_fu_544_p1;
wire   [1:0] tmp_fu_558_p4;
wire   [5:0] xor_ln30_fu_584_p2;
wire   [6:0] dx_fu_574_p2;
wire  signed [6:0] sext_ln30_fu_590_p1;
wire   [6:0] zext_ln24_1_fu_617_p1;
wire   [9:0] zext_ln25_fu_647_p1;
wire   [9:0] p_mid2_fu_640_p3;
wire   [9:0] add_ln65_fu_659_p2;
wire   [0:0] icmp_ln71_fu_709_p2;
wire   [4:0] add_ln70_1_fu_723_p2;
wire   [5:0] zext_ln70_fu_737_p1;
wire   [1:0] tmp_1_fu_751_p4;
wire   [5:0] xor_ln76_fu_777_p2;
wire   [6:0] dx_2_fu_767_p2;
wire  signed [6:0] sext_ln76_fu_783_p1;
wire   [6:0] zext_ln70_1_fu_810_p1;
wire   [9:0] zext_ln71_fu_840_p1;
wire   [9:0] p_mid_fu_833_p3;
wire   [9:0] add_ln112_fu_852_p2;
wire   [0:0] icmp_ln118_fu_902_p2;
wire   [4:0] add_ln117_1_fu_916_p2;
wire   [5:0] zext_ln117_fu_930_p1;
wire   [1:0] tmp_2_fu_944_p4;
wire   [5:0] xor_ln123_fu_970_p2;
wire   [6:0] dx_4_fu_960_p2;
wire  signed [6:0] sext_ln123_fu_976_p1;
wire   [6:0] zext_ln117_1_fu_1003_p1;
wire   [9:0] zext_ln118_fu_1033_p1;
wire   [9:0] p_mid1_fu_1026_p3;
wire   [9:0] add_ln159_fu_1045_p2;
wire   [0:0] icmp_ln165_fu_1095_p2;
wire   [4:0] add_ln164_1_fu_1109_p2;
wire   [5:0] zext_ln164_fu_1123_p1;
wire   [1:0] tmp_3_fu_1137_p4;
wire   [5:0] xor_ln170_fu_1163_p2;
wire   [6:0] dx_6_fu_1153_p2;
wire  signed [6:0] sext_ln170_fu_1169_p1;
wire   [6:0] zext_ln164_1_fu_1196_p1;
wire   [9:0] zext_ln165_fu_1226_p1;
wire   [9:0] p_mid3_fu_1219_p3;
wire   [9:0] add_ln206_fu_1238_p2;
wire   [0:0] icmp_ln212_fu_1288_p2;
wire   [4:0] add_ln211_1_fu_1302_p2;
wire   [5:0] zext_ln211_fu_1316_p1;
wire   [1:0] tmp_4_fu_1330_p4;
wire   [5:0] xor_ln217_fu_1356_p2;
wire   [6:0] dx_8_fu_1346_p2;
wire  signed [6:0] sext_ln217_fu_1362_p1;
wire   [6:0] zext_ln211_1_fu_1389_p1;
wire   [9:0] zext_ln212_fu_1419_p1;
wire   [9:0] p_mid4_fu_1412_p3;
wire   [9:0] add_ln253_fu_1431_p2;
wire   [0:0] icmp_ln259_fu_1481_p2;
wire   [4:0] add_ln258_1_fu_1495_p2;
wire   [5:0] zext_ln258_fu_1509_p1;
wire   [1:0] tmp_5_fu_1523_p4;
wire   [5:0] xor_ln264_fu_1549_p2;
wire   [6:0] dx_10_fu_1539_p2;
wire  signed [6:0] sext_ln264_fu_1555_p1;
wire   [6:0] zext_ln258_1_fu_1582_p1;
wire   [9:0] zext_ln259_fu_1612_p1;
wire   [9:0] p_mid5_fu_1605_p3;
wire   [9:0] add_ln300_fu_1624_p2;
wire   [0:0] icmp_ln306_fu_1674_p2;
wire   [4:0] add_ln305_1_fu_1688_p2;
wire   [5:0] zext_ln305_fu_1702_p1;
wire   [1:0] tmp_6_fu_1716_p4;
wire   [5:0] xor_ln311_fu_1742_p2;
wire   [6:0] dx_12_fu_1732_p2;
wire  signed [6:0] sext_ln311_fu_1748_p1;
wire   [6:0] zext_ln305_1_fu_1775_p1;
wire   [9:0] zext_ln306_fu_1805_p1;
wire   [9:0] p_mid6_fu_1798_p3;
wire   [9:0] add_ln347_fu_1817_p2;
wire   [0:0] icmp_ln353_fu_1867_p2;
wire   [4:0] add_ln352_1_fu_1881_p2;
wire   [5:0] zext_ln352_fu_1895_p1;
wire   [1:0] tmp_7_fu_1909_p4;
wire   [5:0] xor_ln358_fu_1935_p2;
wire   [6:0] dx_14_fu_1925_p2;
wire  signed [6:0] sext_ln358_fu_1941_p1;
wire   [6:0] zext_ln352_1_fu_1953_p1;
wire   [9:0] zext_ln353_fu_1983_p1;
wire   [9:0] p_mid7_fu_1976_p3;
wire   [9:0] add_ln394_fu_1995_p2;
reg   [32:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
reg    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
reg    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
reg    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
reg    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
wire    ap_ST_fsm_state18_blk;
wire    ap_ST_fsm_state19_blk;
reg    ap_ST_fsm_state20_blk;
wire    ap_ST_fsm_state21_blk;
wire    ap_ST_fsm_state22_blk;
wire    ap_ST_fsm_state23_blk;
reg    ap_ST_fsm_state24_blk;
wire    ap_ST_fsm_state25_blk;
wire    ap_ST_fsm_state26_blk;
wire    ap_ST_fsm_state27_blk;
reg    ap_ST_fsm_state28_blk;
wire    ap_ST_fsm_state29_blk;
wire    ap_ST_fsm_state30_blk;
wire    ap_ST_fsm_state31_blk;
reg    ap_ST_fsm_state32_blk;
wire    ap_ST_fsm_state33_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 33'd1;
#0 grp_los_Pipeline_VITIS_LOOP_48_2_fu_368_ap_start_reg = 1'b0;
#0 grp_los_Pipeline_VITIS_LOOP_94_4_fu_382_ap_start_reg = 1'b0;
#0 grp_los_Pipeline_VITIS_LOOP_141_6_fu_396_ap_start_reg = 1'b0;
#0 grp_los_Pipeline_VITIS_LOOP_188_8_fu_410_ap_start_reg = 1'b0;
#0 grp_los_Pipeline_VITIS_LOOP_235_10_fu_424_ap_start_reg = 1'b0;
#0 grp_los_Pipeline_VITIS_LOOP_282_12_fu_438_ap_start_reg = 1'b0;
#0 grp_los_Pipeline_VITIS_LOOP_329_14_fu_452_ap_start_reg = 1'b0;
#0 grp_los_Pipeline_VITIS_LOOP_376_16_fu_466_ap_start_reg = 1'b0;
#0 x_pixel_fu_128 = 7'd0;
#0 y_pixel_fu_132 = 5'd0;
#0 indvar_flatten_fu_136 = 11'd0;
#0 x_pixel_1_fu_172 = 7'd0;
#0 y_pixel_1_fu_176 = 5'd0;
#0 indvar_flatten9_fu_180 = 11'd0;
#0 x_pixel_3_fu_184 = 7'd0;
#0 y_pixel_2_fu_188 = 5'd0;
#0 indvar_flatten19_fu_192 = 11'd0;
#0 x_pixel_5_fu_196 = 7'd0;
#0 y_pixel_3_fu_200 = 5'd0;
#0 indvar_flatten29_fu_204 = 11'd0;
#0 x_pixel_7_fu_208 = 7'd0;
#0 y_pixel_4_fu_212 = 5'd0;
#0 indvar_flatten39_fu_216 = 11'd0;
#0 x_pixel_9_fu_220 = 7'd0;
#0 y_pixel_5_fu_224 = 5'd0;
#0 indvar_flatten49_fu_228 = 11'd0;
#0 x_pixel_11_fu_232 = 7'd0;
#0 y_pixel_6_fu_236 = 5'd0;
#0 indvar_flatten59_fu_240 = 11'd0;
#0 x_pixel_13_fu_244 = 7'd0;
#0 y_pixel_7_fu_248 = 5'd0;
#0 indvar_flatten69_fu_252 = 11'd0;
end

los_los_Pipeline_VITIS_LOOP_48_2 grp_los_Pipeline_VITIS_LOOP_48_2_fu_368(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_los_Pipeline_VITIS_LOOP_48_2_fu_368_ap_start),
    .ap_done(grp_los_Pipeline_VITIS_LOOP_48_2_fu_368_ap_done),
    .ap_idle(grp_los_Pipeline_VITIS_LOOP_48_2_fu_368_ap_idle),
    .ap_ready(grp_los_Pipeline_VITIS_LOOP_48_2_fu_368_ap_ready),
    .sext_ln46(err_reg_2172),
    .zext_ln24_3(trunc_ln24_reg_2119),
    .zext_ln35(trunc_ln35_reg_2130),
    .sext_ln24(sub_ln24_1_reg_2162),
    .zext_ln24_1(sub_ln24_reg_2112),
    .select_ln29(select_ln29_reg_2167),
    .sext_ln30_1(dx_1_reg_2135),
    .obstacles_0_address0(grp_los_Pipeline_VITIS_LOOP_48_2_fu_368_obstacles_0_address0),
    .obstacles_0_ce0(grp_los_Pipeline_VITIS_LOOP_48_2_fu_368_obstacles_0_ce0),
    .obstacles_0_q0(obstacles_0_q0),
    .sight_0_1_out(grp_los_Pipeline_VITIS_LOOP_48_2_fu_368_sight_0_1_out),
    .sight_0_1_out_ap_vld(grp_los_Pipeline_VITIS_LOOP_48_2_fu_368_sight_0_1_out_ap_vld)
);

los_los_Pipeline_VITIS_LOOP_94_4 grp_los_Pipeline_VITIS_LOOP_94_4_fu_382(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_los_Pipeline_VITIS_LOOP_94_4_fu_382_ap_start),
    .ap_done(grp_los_Pipeline_VITIS_LOOP_94_4_fu_382_ap_done),
    .ap_idle(grp_los_Pipeline_VITIS_LOOP_94_4_fu_382_ap_idle),
    .ap_ready(grp_los_Pipeline_VITIS_LOOP_94_4_fu_382_ap_ready),
    .sext_ln92(err_37_reg_2259),
    .zext_ln70_3(trunc_ln70_reg_2206),
    .zext_ln81(trunc_ln81_reg_2217),
    .sext_ln70(sub_ln70_1_reg_2249),
    .zext_ln70_1(sub_ln70_reg_2199),
    .select_ln75(select_ln75_reg_2254),
    .sext_ln76_1(dx_3_reg_2222),
    .obstacles_1_address0(grp_los_Pipeline_VITIS_LOOP_94_4_fu_382_obstacles_1_address0),
    .obstacles_1_ce0(grp_los_Pipeline_VITIS_LOOP_94_4_fu_382_obstacles_1_ce0),
    .obstacles_1_q0(obstacles_1_q0),
    .sight_1_1_out(grp_los_Pipeline_VITIS_LOOP_94_4_fu_382_sight_1_1_out),
    .sight_1_1_out_ap_vld(grp_los_Pipeline_VITIS_LOOP_94_4_fu_382_sight_1_1_out_ap_vld)
);

los_los_Pipeline_VITIS_LOOP_141_6 grp_los_Pipeline_VITIS_LOOP_141_6_fu_396(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_los_Pipeline_VITIS_LOOP_141_6_fu_396_ap_start),
    .ap_done(grp_los_Pipeline_VITIS_LOOP_141_6_fu_396_ap_done),
    .ap_idle(grp_los_Pipeline_VITIS_LOOP_141_6_fu_396_ap_idle),
    .ap_ready(grp_los_Pipeline_VITIS_LOOP_141_6_fu_396_ap_ready),
    .sext_ln139(err_38_reg_2346),
    .zext_ln117_3(trunc_ln117_reg_2293),
    .zext_ln128(trunc_ln128_reg_2304),
    .sext_ln117(sub_ln117_1_reg_2336),
    .zext_ln117_1(sub_ln117_reg_2286),
    .select_ln122(select_ln122_reg_2341),
    .sext_ln123_1(dx_5_reg_2309),
    .obstacles_2_address0(grp_los_Pipeline_VITIS_LOOP_141_6_fu_396_obstacles_2_address0),
    .obstacles_2_ce0(grp_los_Pipeline_VITIS_LOOP_141_6_fu_396_obstacles_2_ce0),
    .obstacles_2_q0(obstacles_2_q0),
    .sight_2_1_out(grp_los_Pipeline_VITIS_LOOP_141_6_fu_396_sight_2_1_out),
    .sight_2_1_out_ap_vld(grp_los_Pipeline_VITIS_LOOP_141_6_fu_396_sight_2_1_out_ap_vld)
);

los_los_Pipeline_VITIS_LOOP_188_8 grp_los_Pipeline_VITIS_LOOP_188_8_fu_410(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_los_Pipeline_VITIS_LOOP_188_8_fu_410_ap_start),
    .ap_done(grp_los_Pipeline_VITIS_LOOP_188_8_fu_410_ap_done),
    .ap_idle(grp_los_Pipeline_VITIS_LOOP_188_8_fu_410_ap_idle),
    .ap_ready(grp_los_Pipeline_VITIS_LOOP_188_8_fu_410_ap_ready),
    .sext_ln186(err_39_reg_2433),
    .zext_ln164_3(trunc_ln164_reg_2380),
    .zext_ln175(trunc_ln175_reg_2391),
    .sext_ln164(sub_ln164_1_reg_2423),
    .zext_ln164_1(sub_ln164_reg_2373),
    .select_ln169(select_ln169_reg_2428),
    .sext_ln170_1(dx_7_reg_2396),
    .obstacles_3_address0(grp_los_Pipeline_VITIS_LOOP_188_8_fu_410_obstacles_3_address0),
    .obstacles_3_ce0(grp_los_Pipeline_VITIS_LOOP_188_8_fu_410_obstacles_3_ce0),
    .obstacles_3_q0(obstacles_3_q0),
    .sight_3_1_out(grp_los_Pipeline_VITIS_LOOP_188_8_fu_410_sight_3_1_out),
    .sight_3_1_out_ap_vld(grp_los_Pipeline_VITIS_LOOP_188_8_fu_410_sight_3_1_out_ap_vld)
);

los_los_Pipeline_VITIS_LOOP_235_10 grp_los_Pipeline_VITIS_LOOP_235_10_fu_424(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_los_Pipeline_VITIS_LOOP_235_10_fu_424_ap_start),
    .ap_done(grp_los_Pipeline_VITIS_LOOP_235_10_fu_424_ap_done),
    .ap_idle(grp_los_Pipeline_VITIS_LOOP_235_10_fu_424_ap_idle),
    .ap_ready(grp_los_Pipeline_VITIS_LOOP_235_10_fu_424_ap_ready),
    .sext_ln233(err_40_reg_2520),
    .zext_ln211_3(trunc_ln211_reg_2467),
    .zext_ln222(trunc_ln222_reg_2478),
    .sext_ln211(sub_ln211_1_reg_2510),
    .zext_ln211_1(sub_ln211_reg_2460),
    .select_ln216(select_ln216_reg_2515),
    .sext_ln217_1(dx_9_reg_2483),
    .obstacles_4_address0(grp_los_Pipeline_VITIS_LOOP_235_10_fu_424_obstacles_4_address0),
    .obstacles_4_ce0(grp_los_Pipeline_VITIS_LOOP_235_10_fu_424_obstacles_4_ce0),
    .obstacles_4_q0(obstacles_4_q0),
    .sight_4_1_out(grp_los_Pipeline_VITIS_LOOP_235_10_fu_424_sight_4_1_out),
    .sight_4_1_out_ap_vld(grp_los_Pipeline_VITIS_LOOP_235_10_fu_424_sight_4_1_out_ap_vld)
);

los_los_Pipeline_VITIS_LOOP_282_12 grp_los_Pipeline_VITIS_LOOP_282_12_fu_438(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_los_Pipeline_VITIS_LOOP_282_12_fu_438_ap_start),
    .ap_done(grp_los_Pipeline_VITIS_LOOP_282_12_fu_438_ap_done),
    .ap_idle(grp_los_Pipeline_VITIS_LOOP_282_12_fu_438_ap_idle),
    .ap_ready(grp_los_Pipeline_VITIS_LOOP_282_12_fu_438_ap_ready),
    .zext_ln258_3(trunc_ln258_reg_2554),
    .zext_ln269(trunc_ln269_reg_2565),
    .sext_ln280(err_41_reg_2607),
    .sext_ln258(sub_ln258_1_reg_2597),
    .zext_ln258_1(sub_ln258_reg_2547),
    .select_ln263(select_ln263_reg_2602),
    .sext_ln264_1(dx_11_reg_2570),
    .obstacles_5_address0(grp_los_Pipeline_VITIS_LOOP_282_12_fu_438_obstacles_5_address0),
    .obstacles_5_ce0(grp_los_Pipeline_VITIS_LOOP_282_12_fu_438_obstacles_5_ce0),
    .obstacles_5_q0(obstacles_5_q0),
    .sight_5_1_out(grp_los_Pipeline_VITIS_LOOP_282_12_fu_438_sight_5_1_out),
    .sight_5_1_out_ap_vld(grp_los_Pipeline_VITIS_LOOP_282_12_fu_438_sight_5_1_out_ap_vld)
);

los_los_Pipeline_VITIS_LOOP_329_14 grp_los_Pipeline_VITIS_LOOP_329_14_fu_452(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_los_Pipeline_VITIS_LOOP_329_14_fu_452_ap_start),
    .ap_done(grp_los_Pipeline_VITIS_LOOP_329_14_fu_452_ap_done),
    .ap_idle(grp_los_Pipeline_VITIS_LOOP_329_14_fu_452_ap_idle),
    .ap_ready(grp_los_Pipeline_VITIS_LOOP_329_14_fu_452_ap_ready),
    .zext_ln316(trunc_ln316_reg_2652),
    .zext_ln305_3(trunc_ln305_reg_2641),
    .sext_ln327(err_42_reg_2694),
    .sext_ln305(sub_ln305_1_reg_2684),
    .zext_ln305_1(sub_ln305_reg_2634),
    .select_ln311(select_ln311_reg_2689),
    .sext_ln310(dx_13_reg_2657),
    .obstacles_6_address0(grp_los_Pipeline_VITIS_LOOP_329_14_fu_452_obstacles_6_address0),
    .obstacles_6_ce0(grp_los_Pipeline_VITIS_LOOP_329_14_fu_452_obstacles_6_ce0),
    .obstacles_6_q0(obstacles_6_q0),
    .sight_6_1_out(grp_los_Pipeline_VITIS_LOOP_329_14_fu_452_sight_6_1_out),
    .sight_6_1_out_ap_vld(grp_los_Pipeline_VITIS_LOOP_329_14_fu_452_sight_6_1_out_ap_vld)
);

los_los_Pipeline_VITIS_LOOP_376_16 grp_los_Pipeline_VITIS_LOOP_376_16_fu_466(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_los_Pipeline_VITIS_LOOP_376_16_fu_466_ap_start),
    .ap_done(grp_los_Pipeline_VITIS_LOOP_376_16_fu_466_ap_done),
    .ap_idle(grp_los_Pipeline_VITIS_LOOP_376_16_fu_466_ap_idle),
    .ap_ready(grp_los_Pipeline_VITIS_LOOP_376_16_fu_466_ap_ready),
    .zext_ln363(trunc_ln363_reg_2739),
    .zext_ln352_3(trunc_ln352_reg_2728),
    .sext_ln374(err_43_reg_2760),
    .sext_ln352(sub_ln352_1_reg_2750),
    .zext_ln352_1(sub_ln352_reg_2721),
    .select_ln358(select_ln358_reg_2755),
    .sext_ln357(dx_15_reg_2744),
    .obstacles_7_address0(grp_los_Pipeline_VITIS_LOOP_376_16_fu_466_obstacles_7_address0),
    .obstacles_7_ce0(grp_los_Pipeline_VITIS_LOOP_376_16_fu_466_obstacles_7_ce0),
    .obstacles_7_q0(obstacles_7_q0),
    .sight_7_1_out(grp_los_Pipeline_VITIS_LOOP_376_16_fu_466_sight_7_1_out),
    .sight_7_1_out_ap_vld(grp_los_Pipeline_VITIS_LOOP_376_16_fu_466_sight_7_1_out_ap_vld)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_los_Pipeline_VITIS_LOOP_141_6_fu_396_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state11)) begin
            grp_los_Pipeline_VITIS_LOOP_141_6_fu_396_ap_start_reg <= 1'b1;
        end else if ((grp_los_Pipeline_VITIS_LOOP_141_6_fu_396_ap_ready == 1'b1)) begin
            grp_los_Pipeline_VITIS_LOOP_141_6_fu_396_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_los_Pipeline_VITIS_LOOP_188_8_fu_410_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state15)) begin
            grp_los_Pipeline_VITIS_LOOP_188_8_fu_410_ap_start_reg <= 1'b1;
        end else if ((grp_los_Pipeline_VITIS_LOOP_188_8_fu_410_ap_ready == 1'b1)) begin
            grp_los_Pipeline_VITIS_LOOP_188_8_fu_410_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_los_Pipeline_VITIS_LOOP_235_10_fu_424_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state19)) begin
            grp_los_Pipeline_VITIS_LOOP_235_10_fu_424_ap_start_reg <= 1'b1;
        end else if ((grp_los_Pipeline_VITIS_LOOP_235_10_fu_424_ap_ready == 1'b1)) begin
            grp_los_Pipeline_VITIS_LOOP_235_10_fu_424_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_los_Pipeline_VITIS_LOOP_282_12_fu_438_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state23)) begin
            grp_los_Pipeline_VITIS_LOOP_282_12_fu_438_ap_start_reg <= 1'b1;
        end else if ((grp_los_Pipeline_VITIS_LOOP_282_12_fu_438_ap_ready == 1'b1)) begin
            grp_los_Pipeline_VITIS_LOOP_282_12_fu_438_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_los_Pipeline_VITIS_LOOP_329_14_fu_452_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state27)) begin
            grp_los_Pipeline_VITIS_LOOP_329_14_fu_452_ap_start_reg <= 1'b1;
        end else if ((grp_los_Pipeline_VITIS_LOOP_329_14_fu_452_ap_ready == 1'b1)) begin
            grp_los_Pipeline_VITIS_LOOP_329_14_fu_452_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_los_Pipeline_VITIS_LOOP_376_16_fu_466_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state31)) begin
            grp_los_Pipeline_VITIS_LOOP_376_16_fu_466_ap_start_reg <= 1'b1;
        end else if ((grp_los_Pipeline_VITIS_LOOP_376_16_fu_466_ap_ready == 1'b1)) begin
            grp_los_Pipeline_VITIS_LOOP_376_16_fu_466_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_los_Pipeline_VITIS_LOOP_48_2_fu_368_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state3)) begin
            grp_los_Pipeline_VITIS_LOOP_48_2_fu_368_ap_start_reg <= 1'b1;
        end else if ((grp_los_Pipeline_VITIS_LOOP_48_2_fu_368_ap_ready == 1'b1)) begin
            grp_los_Pipeline_VITIS_LOOP_48_2_fu_368_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_los_Pipeline_VITIS_LOOP_94_4_fu_382_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state7)) begin
            grp_los_Pipeline_VITIS_LOOP_94_4_fu_382_ap_start_reg <= 1'b1;
        end else if ((grp_los_Pipeline_VITIS_LOOP_94_4_fu_382_ap_ready == 1'b1)) begin
            grp_los_Pipeline_VITIS_LOOP_94_4_fu_382_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln70_fu_691_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        indvar_flatten19_fu_192 <= 11'd0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        indvar_flatten19_fu_192 <= add_ln117_reg_2270;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln117_fu_884_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        indvar_flatten29_fu_204 <= 11'd0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        indvar_flatten29_fu_204 <= add_ln164_reg_2357;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln164_fu_1077_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state14))) begin
        indvar_flatten39_fu_216 <= 11'd0;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        indvar_flatten39_fu_216 <= add_ln211_reg_2444;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln211_fu_1270_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state18))) begin
        indvar_flatten49_fu_228 <= 11'd0;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        indvar_flatten49_fu_228 <= add_ln258_reg_2531;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln258_fu_1463_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state22))) begin
        indvar_flatten59_fu_240 <= 11'd0;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        indvar_flatten59_fu_240 <= add_ln305_reg_2618;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln305_fu_1656_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state26))) begin
        indvar_flatten69_fu_252 <= 11'd0;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        indvar_flatten69_fu_252 <= add_ln352_reg_2705;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln24_fu_498_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        indvar_flatten9_fu_180 <= 11'd0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        indvar_flatten9_fu_180 <= add_ln70_reg_2183;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        indvar_flatten_fu_136 <= 11'd0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        indvar_flatten_fu_136 <= add_ln24_reg_2096;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln258_fu_1463_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state22))) begin
        x_pixel_11_fu_232 <= 7'd0;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        x_pixel_11_fu_232 <= x_pixel_14_fu_1828_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln305_fu_1656_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state26))) begin
        x_pixel_13_fu_244 <= 7'd0;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        x_pixel_13_fu_244 <= x_pixel_15_fu_2006_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln24_fu_498_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        x_pixel_1_fu_172 <= 7'd0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        x_pixel_1_fu_172 <= x_pixel_4_fu_863_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln70_fu_691_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        x_pixel_3_fu_184 <= 7'd0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        x_pixel_3_fu_184 <= x_pixel_6_fu_1056_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln117_fu_884_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        x_pixel_5_fu_196 <= 7'd0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        x_pixel_5_fu_196 <= x_pixel_8_fu_1249_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln164_fu_1077_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state14))) begin
        x_pixel_7_fu_208 <= 7'd0;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        x_pixel_7_fu_208 <= x_pixel_10_fu_1442_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln211_fu_1270_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state18))) begin
        x_pixel_9_fu_220 <= 7'd0;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        x_pixel_9_fu_220 <= x_pixel_12_fu_1635_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        x_pixel_fu_128 <= 7'd0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        x_pixel_fu_128 <= x_pixel_2_fu_670_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln24_fu_498_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        y_pixel_1_fu_176 <= 5'd0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        y_pixel_1_fu_176 <= select_ln70_1_reg_2194;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln70_fu_691_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        y_pixel_2_fu_188 <= 5'd0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        y_pixel_2_fu_188 <= select_ln117_1_reg_2281;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln117_fu_884_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        y_pixel_3_fu_200 <= 5'd0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        y_pixel_3_fu_200 <= select_ln164_1_reg_2368;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln164_fu_1077_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state14))) begin
        y_pixel_4_fu_212 <= 5'd0;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        y_pixel_4_fu_212 <= select_ln211_1_reg_2455;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln211_fu_1270_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state18))) begin
        y_pixel_5_fu_224 <= 5'd0;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        y_pixel_5_fu_224 <= select_ln258_1_reg_2542;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln258_fu_1463_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state22))) begin
        y_pixel_6_fu_236 <= 5'd0;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        y_pixel_6_fu_236 <= select_ln305_1_reg_2629;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln305_fu_1656_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state26))) begin
        y_pixel_7_fu_248 <= 5'd0;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        y_pixel_7_fu_248 <= select_ln352_1_reg_2716;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        y_pixel_fu_132 <= 5'd0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        y_pixel_fu_132 <= select_ln24_1_reg_2107;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        add_ln117_reg_2270 <= add_ln117_fu_890_p2;
        dx_5_reg_2309 <= dx_5_fu_980_p3;
        icmp_ln123_reg_2299 <= icmp_ln123_fu_954_p2;
        select_ln117_1_reg_2281 <= select_ln117_1_fu_922_p3;
        select_ln117_reg_2275 <= select_ln117_fu_908_p3;
        sub_ln117_reg_2286 <= sub_ln117_fu_934_p2;
        trunc_ln117_reg_2293 <= trunc_ln117_fu_940_p1;
        trunc_ln128_reg_2304 <= trunc_ln128_fu_966_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        add_ln164_reg_2357 <= add_ln164_fu_1083_p2;
        dx_7_reg_2396 <= dx_7_fu_1173_p3;
        icmp_ln170_reg_2386 <= icmp_ln170_fu_1147_p2;
        select_ln164_1_reg_2368 <= select_ln164_1_fu_1115_p3;
        select_ln164_reg_2362 <= select_ln164_fu_1101_p3;
        sub_ln164_reg_2373 <= sub_ln164_fu_1127_p2;
        trunc_ln164_reg_2380 <= trunc_ln164_fu_1133_p1;
        trunc_ln175_reg_2391 <= trunc_ln175_fu_1159_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        add_ln211_reg_2444 <= add_ln211_fu_1276_p2;
        dx_9_reg_2483 <= dx_9_fu_1366_p3;
        icmp_ln217_reg_2473 <= icmp_ln217_fu_1340_p2;
        select_ln211_1_reg_2455 <= select_ln211_1_fu_1308_p3;
        select_ln211_reg_2449 <= select_ln211_fu_1294_p3;
        sub_ln211_reg_2460 <= sub_ln211_fu_1320_p2;
        trunc_ln211_reg_2467 <= trunc_ln211_fu_1326_p1;
        trunc_ln222_reg_2478 <= trunc_ln222_fu_1352_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        add_ln24_reg_2096 <= add_ln24_fu_504_p2;
        dx_1_reg_2135 <= dx_1_fu_594_p3;
        icmp_ln30_reg_2125 <= icmp_ln30_fu_568_p2;
        select_ln24_1_reg_2107 <= select_ln24_1_fu_536_p3;
        select_ln24_reg_2101 <= select_ln24_fu_522_p3;
        sub_ln24_reg_2112 <= sub_ln24_fu_548_p2;
        trunc_ln24_reg_2119 <= trunc_ln24_fu_554_p1;
        trunc_ln35_reg_2130 <= trunc_ln35_fu_580_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        add_ln258_reg_2531 <= add_ln258_fu_1469_p2;
        dx_11_reg_2570 <= dx_11_fu_1559_p3;
        icmp_ln264_reg_2560 <= icmp_ln264_fu_1533_p2;
        select_ln258_1_reg_2542 <= select_ln258_1_fu_1501_p3;
        select_ln258_reg_2536 <= select_ln258_fu_1487_p3;
        sub_ln258_reg_2547 <= sub_ln258_fu_1513_p2;
        trunc_ln258_reg_2554 <= trunc_ln258_fu_1519_p1;
        trunc_ln269_reg_2565 <= trunc_ln269_fu_1545_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        add_ln305_reg_2618 <= add_ln305_fu_1662_p2;
        dx_13_reg_2657 <= dx_13_fu_1752_p3;
        icmp_ln311_reg_2647 <= icmp_ln311_fu_1726_p2;
        select_ln305_1_reg_2629 <= select_ln305_1_fu_1694_p3;
        select_ln305_reg_2623 <= select_ln305_fu_1680_p3;
        sub_ln305_reg_2634 <= sub_ln305_fu_1706_p2;
        trunc_ln305_reg_2641 <= trunc_ln305_fu_1712_p1;
        trunc_ln316_reg_2652 <= trunc_ln316_fu_1738_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        add_ln352_reg_2705 <= add_ln352_fu_1855_p2;
        dx_15_reg_2744 <= dx_15_fu_1945_p3;
        icmp_ln358_reg_2734 <= icmp_ln358_fu_1919_p2;
        select_ln352_1_reg_2716 <= select_ln352_1_fu_1887_p3;
        select_ln352_reg_2710 <= select_ln352_fu_1873_p3;
        sub_ln352_reg_2721 <= sub_ln352_fu_1899_p2;
        trunc_ln352_reg_2728 <= trunc_ln352_fu_1905_p1;
        trunc_ln363_reg_2739 <= trunc_ln363_fu_1931_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        add_ln70_reg_2183 <= add_ln70_fu_697_p2;
        dx_3_reg_2222 <= dx_3_fu_787_p3;
        icmp_ln76_reg_2212 <= icmp_ln76_fu_761_p2;
        select_ln70_1_reg_2194 <= select_ln70_1_fu_729_p3;
        select_ln70_reg_2188 <= select_ln70_fu_715_p3;
        sub_ln70_reg_2199 <= sub_ln70_fu_741_p2;
        trunc_ln70_reg_2206 <= trunc_ln70_fu_747_p1;
        trunc_ln81_reg_2217 <= trunc_ln81_fu_773_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        err_37_reg_2259 <= err_37_fu_827_p2;
        select_ln75_reg_2254[1] <= select_ln75_fu_819_p3[1];
        sub_ln70_1_reg_2249 <= sub_ln70_1_fu_813_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        err_38_reg_2346 <= err_38_fu_1020_p2;
        select_ln122_reg_2341[1] <= select_ln122_fu_1012_p3[1];
        sub_ln117_1_reg_2336 <= sub_ln117_1_fu_1006_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        err_39_reg_2433 <= err_39_fu_1213_p2;
        select_ln169_reg_2428[1] <= select_ln169_fu_1205_p3[1];
        sub_ln164_1_reg_2423 <= sub_ln164_1_fu_1199_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        err_40_reg_2520 <= err_40_fu_1406_p2;
        select_ln216_reg_2515[1] <= select_ln216_fu_1398_p3[1];
        sub_ln211_1_reg_2510 <= sub_ln211_1_fu_1392_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        err_41_reg_2607 <= err_41_fu_1599_p2;
        select_ln263_reg_2602[1] <= select_ln263_fu_1591_p3[1];
        sub_ln258_1_reg_2597 <= sub_ln258_1_fu_1585_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        err_42_reg_2694 <= err_42_fu_1792_p2;
        select_ln311_reg_2689[1] <= select_ln311_fu_1784_p3[1];
        sub_ln305_1_reg_2684 <= sub_ln305_1_fu_1778_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state31)) begin
        err_43_reg_2760 <= err_43_fu_1970_p2;
        select_ln358_reg_2755[1] <= select_ln358_fu_1962_p3[1];
        sub_ln352_1_reg_2750 <= sub_ln352_1_fu_1956_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        err_reg_2172 <= err_fu_634_p2;
        select_ln29_reg_2167[1] <= select_ln29_fu_626_p3[1];
        sub_ln24_1_reg_2162 <= sub_ln24_1_fu_620_p2;
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

assign ap_ST_fsm_state11_blk = 1'b0;

always @ (*) begin
    if ((grp_los_Pipeline_VITIS_LOOP_141_6_fu_396_ap_done == 1'b0)) begin
        ap_ST_fsm_state12_blk = 1'b1;
    end else begin
        ap_ST_fsm_state12_blk = 1'b0;
    end
end

assign ap_ST_fsm_state13_blk = 1'b0;

assign ap_ST_fsm_state14_blk = 1'b0;

assign ap_ST_fsm_state15_blk = 1'b0;

always @ (*) begin
    if ((grp_los_Pipeline_VITIS_LOOP_188_8_fu_410_ap_done == 1'b0)) begin
        ap_ST_fsm_state16_blk = 1'b1;
    end else begin
        ap_ST_fsm_state16_blk = 1'b0;
    end
end

assign ap_ST_fsm_state17_blk = 1'b0;

assign ap_ST_fsm_state18_blk = 1'b0;

assign ap_ST_fsm_state19_blk = 1'b0;

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_los_Pipeline_VITIS_LOOP_235_10_fu_424_ap_done == 1'b0)) begin
        ap_ST_fsm_state20_blk = 1'b1;
    end else begin
        ap_ST_fsm_state20_blk = 1'b0;
    end
end

assign ap_ST_fsm_state21_blk = 1'b0;

assign ap_ST_fsm_state22_blk = 1'b0;

assign ap_ST_fsm_state23_blk = 1'b0;

always @ (*) begin
    if ((grp_los_Pipeline_VITIS_LOOP_282_12_fu_438_ap_done == 1'b0)) begin
        ap_ST_fsm_state24_blk = 1'b1;
    end else begin
        ap_ST_fsm_state24_blk = 1'b0;
    end
end

assign ap_ST_fsm_state25_blk = 1'b0;

assign ap_ST_fsm_state26_blk = 1'b0;

assign ap_ST_fsm_state27_blk = 1'b0;

always @ (*) begin
    if ((grp_los_Pipeline_VITIS_LOOP_329_14_fu_452_ap_done == 1'b0)) begin
        ap_ST_fsm_state28_blk = 1'b1;
    end else begin
        ap_ST_fsm_state28_blk = 1'b0;
    end
end

assign ap_ST_fsm_state29_blk = 1'b0;

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state30_blk = 1'b0;

assign ap_ST_fsm_state31_blk = 1'b0;

always @ (*) begin
    if ((grp_los_Pipeline_VITIS_LOOP_376_16_fu_466_ap_done == 1'b0)) begin
        ap_ST_fsm_state32_blk = 1'b1;
    end else begin
        ap_ST_fsm_state32_blk = 1'b0;
    end
end

assign ap_ST_fsm_state33_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

always @ (*) begin
    if ((grp_los_Pipeline_VITIS_LOOP_48_2_fu_368_ap_done == 1'b0)) begin
        ap_ST_fsm_state4_blk = 1'b1;
    end else begin
        ap_ST_fsm_state4_blk = 1'b0;
    end
end

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

always @ (*) begin
    if ((grp_los_Pipeline_VITIS_LOOP_94_4_fu_382_ap_done == 1'b0)) begin
        ap_ST_fsm_state8_blk = 1'b1;
    end else begin
        ap_ST_fsm_state8_blk = 1'b0;
    end
end

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if (((icmp_ln352_fu_1849_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state30))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln352_fu_1849_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state30))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        results_0_ce0 = 1'b1;
    end else begin
        results_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln64_fu_653_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        results_0_we0 = 1'b1;
    end else begin
        results_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        results_1_ce0 = 1'b1;
    end else begin
        results_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln111_fu_846_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state9))) begin
        results_1_we0 = 1'b1;
    end else begin
        results_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        results_2_ce0 = 1'b1;
    end else begin
        results_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln158_fu_1039_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state13))) begin
        results_2_we0 = 1'b1;
    end else begin
        results_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        results_3_ce0 = 1'b1;
    end else begin
        results_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln205_fu_1232_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state17))) begin
        results_3_we0 = 1'b1;
    end else begin
        results_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        results_4_ce0 = 1'b1;
    end else begin
        results_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln252_fu_1425_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state21))) begin
        results_4_we0 = 1'b1;
    end else begin
        results_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        results_5_ce0 = 1'b1;
    end else begin
        results_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln299_fu_1618_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state25))) begin
        results_5_we0 = 1'b1;
    end else begin
        results_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state29)) begin
        results_6_ce0 = 1'b1;
    end else begin
        results_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln346_fu_1811_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state29))) begin
        results_6_we0 = 1'b1;
    end else begin
        results_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state33)) begin
        results_7_ce0 = 1'b1;
    end else begin
        results_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln393_fu_1989_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state33))) begin
        results_7_we0 = 1'b1;
    end else begin
        results_7_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((icmp_ln24_fu_498_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            if (((grp_los_Pipeline_VITIS_LOOP_48_2_fu_368_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state2;
        end
        ap_ST_fsm_state6 : begin
            if (((icmp_ln70_fu_691_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            if (((grp_los_Pipeline_VITIS_LOOP_94_4_fu_382_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state10 : begin
            if (((icmp_ln117_fu_884_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            if (((grp_los_Pipeline_VITIS_LOOP_141_6_fu_396_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state14 : begin
            if (((icmp_ln164_fu_1077_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state14))) begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            if (((grp_los_Pipeline_VITIS_LOOP_188_8_fu_410_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state16))) begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state18 : begin
            if (((icmp_ln211_fu_1270_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state18))) begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            if (((grp_los_Pipeline_VITIS_LOOP_235_10_fu_424_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state20))) begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state22 : begin
            if (((icmp_ln258_fu_1463_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state22))) begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state23;
            end
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            if (((grp_los_Pipeline_VITIS_LOOP_282_12_fu_438_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state24))) begin
                ap_NS_fsm = ap_ST_fsm_state25;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state24;
            end
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state26 : begin
            if (((icmp_ln305_fu_1656_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state26))) begin
                ap_NS_fsm = ap_ST_fsm_state30;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state27;
            end
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            if (((grp_los_Pipeline_VITIS_LOOP_329_14_fu_452_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state28))) begin
                ap_NS_fsm = ap_ST_fsm_state29;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state28;
            end
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state30 : begin
            if (((icmp_ln352_fu_1849_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state30))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state31;
            end
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            if (((grp_los_Pipeline_VITIS_LOOP_376_16_fu_466_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state32))) begin
                ap_NS_fsm = ap_ST_fsm_state33;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state32;
            end
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln112_fu_852_p2 = (zext_ln71_fu_840_p1 + p_mid_fu_833_p3);

assign add_ln117_1_fu_916_p2 = (y_pixel_2_fu_188 + 5'd1);

assign add_ln117_fu_890_p2 = (indvar_flatten19_fu_192 + 11'd1);

assign add_ln159_fu_1045_p2 = (zext_ln118_fu_1033_p1 + p_mid1_fu_1026_p3);

assign add_ln164_1_fu_1109_p2 = (y_pixel_3_fu_200 + 5'd1);

assign add_ln164_fu_1083_p2 = (indvar_flatten29_fu_204 + 11'd1);

assign add_ln206_fu_1238_p2 = (zext_ln165_fu_1226_p1 + p_mid3_fu_1219_p3);

assign add_ln211_1_fu_1302_p2 = (y_pixel_4_fu_212 + 5'd1);

assign add_ln211_fu_1276_p2 = (indvar_flatten39_fu_216 + 11'd1);

assign add_ln24_1_fu_530_p2 = (y_pixel_fu_132 + 5'd1);

assign add_ln24_fu_504_p2 = (indvar_flatten_fu_136 + 11'd1);

assign add_ln253_fu_1431_p2 = (zext_ln212_fu_1419_p1 + p_mid4_fu_1412_p3);

assign add_ln258_1_fu_1495_p2 = (y_pixel_5_fu_224 + 5'd1);

assign add_ln258_fu_1469_p2 = (indvar_flatten49_fu_228 + 11'd1);

assign add_ln300_fu_1624_p2 = (zext_ln259_fu_1612_p1 + p_mid5_fu_1605_p3);

assign add_ln305_1_fu_1688_p2 = (y_pixel_6_fu_236 + 5'd1);

assign add_ln305_fu_1662_p2 = (indvar_flatten59_fu_240 + 11'd1);

assign add_ln347_fu_1817_p2 = (zext_ln306_fu_1805_p1 + p_mid6_fu_1798_p3);

assign add_ln352_1_fu_1881_p2 = (y_pixel_7_fu_248 + 5'd1);

assign add_ln352_fu_1855_p2 = (indvar_flatten69_fu_252 + 11'd1);

assign add_ln394_fu_1995_p2 = (zext_ln353_fu_1983_p1 + p_mid7_fu_1976_p3);

assign add_ln65_fu_659_p2 = (zext_ln25_fu_647_p1 + p_mid2_fu_640_p3);

assign add_ln70_1_fu_723_p2 = (y_pixel_1_fu_176 + 5'd1);

assign add_ln70_fu_697_p2 = (indvar_flatten9_fu_180 + 11'd1);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state29 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state30 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_state31 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_state32 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_state33 = ap_CS_fsm[32'd32];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign dx_10_fu_1539_p2 = (7'd32 - select_ln258_fu_1487_p3);

assign dx_11_fu_1559_p3 = ((icmp_ln264_fu_1533_p2[0:0] == 1'b1) ? dx_10_fu_1539_p2 : sext_ln264_fu_1555_p1);

assign dx_12_fu_1732_p2 = (7'd32 - select_ln305_fu_1680_p3);

assign dx_13_fu_1752_p3 = ((icmp_ln311_fu_1726_p2[0:0] == 1'b1) ? dx_12_fu_1732_p2 : sext_ln311_fu_1748_p1);

assign dx_14_fu_1925_p2 = (7'd32 - select_ln352_fu_1873_p3);

assign dx_15_fu_1945_p3 = ((icmp_ln358_fu_1919_p2[0:0] == 1'b1) ? dx_14_fu_1925_p2 : sext_ln358_fu_1941_p1);

assign dx_1_fu_594_p3 = ((icmp_ln30_fu_568_p2[0:0] == 1'b1) ? dx_fu_574_p2 : sext_ln30_fu_590_p1);

assign dx_2_fu_767_p2 = (7'd32 - select_ln70_fu_715_p3);

assign dx_3_fu_787_p3 = ((icmp_ln76_fu_761_p2[0:0] == 1'b1) ? dx_2_fu_767_p2 : sext_ln76_fu_783_p1);

assign dx_4_fu_960_p2 = (7'd32 - select_ln117_fu_908_p3);

assign dx_5_fu_980_p3 = ((icmp_ln123_fu_954_p2[0:0] == 1'b1) ? dx_4_fu_960_p2 : sext_ln123_fu_976_p1);

assign dx_6_fu_1153_p2 = (7'd32 - select_ln164_fu_1101_p3);

assign dx_7_fu_1173_p3 = ((icmp_ln170_fu_1147_p2[0:0] == 1'b1) ? dx_6_fu_1153_p2 : sext_ln170_fu_1169_p1);

assign dx_8_fu_1346_p2 = (7'd32 - select_ln211_fu_1294_p3);

assign dx_9_fu_1366_p3 = ((icmp_ln217_fu_1340_p2[0:0] == 1'b1) ? dx_8_fu_1346_p2 : sext_ln217_fu_1362_p1);

assign dx_fu_574_p2 = (7'd32 - select_ln24_fu_522_p3);

assign err_37_fu_827_p2 = (dx_3_reg_2222 - zext_ln70_1_fu_810_p1);

assign err_38_fu_1020_p2 = (dx_5_reg_2309 - zext_ln117_1_fu_1003_p1);

assign err_39_fu_1213_p2 = (dx_7_reg_2396 - zext_ln164_1_fu_1196_p1);

assign err_40_fu_1406_p2 = (dx_9_reg_2483 - zext_ln211_1_fu_1389_p1);

assign err_41_fu_1599_p2 = (dx_11_reg_2570 - zext_ln258_1_fu_1582_p1);

assign err_42_fu_1792_p2 = (dx_13_reg_2657 - zext_ln305_1_fu_1775_p1);

assign err_43_fu_1970_p2 = (dx_15_reg_2744 - zext_ln352_1_fu_1953_p1);

assign err_fu_634_p2 = (dx_1_reg_2135 - zext_ln24_1_fu_617_p1);

assign grp_los_Pipeline_VITIS_LOOP_141_6_fu_396_ap_start = grp_los_Pipeline_VITIS_LOOP_141_6_fu_396_ap_start_reg;

assign grp_los_Pipeline_VITIS_LOOP_188_8_fu_410_ap_start = grp_los_Pipeline_VITIS_LOOP_188_8_fu_410_ap_start_reg;

assign grp_los_Pipeline_VITIS_LOOP_235_10_fu_424_ap_start = grp_los_Pipeline_VITIS_LOOP_235_10_fu_424_ap_start_reg;

assign grp_los_Pipeline_VITIS_LOOP_282_12_fu_438_ap_start = grp_los_Pipeline_VITIS_LOOP_282_12_fu_438_ap_start_reg;

assign grp_los_Pipeline_VITIS_LOOP_329_14_fu_452_ap_start = grp_los_Pipeline_VITIS_LOOP_329_14_fu_452_ap_start_reg;

assign grp_los_Pipeline_VITIS_LOOP_376_16_fu_466_ap_start = grp_los_Pipeline_VITIS_LOOP_376_16_fu_466_ap_start_reg;

assign grp_los_Pipeline_VITIS_LOOP_48_2_fu_368_ap_start = grp_los_Pipeline_VITIS_LOOP_48_2_fu_368_ap_start_reg;

assign grp_los_Pipeline_VITIS_LOOP_94_4_fu_382_ap_start = grp_los_Pipeline_VITIS_LOOP_94_4_fu_382_ap_start_reg;

assign icmp_ln111_fu_846_p2 = ((grp_los_Pipeline_VITIS_LOOP_94_4_fu_382_sight_1_1_out == 32'd1) ? 1'b1 : 1'b0);

assign icmp_ln117_fu_884_p2 = ((indvar_flatten19_fu_192 == 11'd1024) ? 1'b1 : 1'b0);

assign icmp_ln118_fu_902_p2 = ((x_pixel_3_fu_184 == 7'd64) ? 1'b1 : 1'b0);

assign icmp_ln123_fu_954_p2 = ((tmp_2_fu_944_p4 == 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln158_fu_1039_p2 = ((grp_los_Pipeline_VITIS_LOOP_141_6_fu_396_sight_2_1_out == 32'd1) ? 1'b1 : 1'b0);

assign icmp_ln164_fu_1077_p2 = ((indvar_flatten29_fu_204 == 11'd1024) ? 1'b1 : 1'b0);

assign icmp_ln165_fu_1095_p2 = ((x_pixel_5_fu_196 == 7'd64) ? 1'b1 : 1'b0);

assign icmp_ln170_fu_1147_p2 = ((tmp_3_fu_1137_p4 == 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln205_fu_1232_p2 = ((grp_los_Pipeline_VITIS_LOOP_188_8_fu_410_sight_3_1_out == 32'd1) ? 1'b1 : 1'b0);

assign icmp_ln211_fu_1270_p2 = ((indvar_flatten39_fu_216 == 11'd1024) ? 1'b1 : 1'b0);

assign icmp_ln212_fu_1288_p2 = ((x_pixel_7_fu_208 == 7'd64) ? 1'b1 : 1'b0);

assign icmp_ln217_fu_1340_p2 = ((tmp_4_fu_1330_p4 == 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln24_fu_498_p2 = ((indvar_flatten_fu_136 == 11'd1024) ? 1'b1 : 1'b0);

assign icmp_ln252_fu_1425_p2 = ((grp_los_Pipeline_VITIS_LOOP_235_10_fu_424_sight_4_1_out == 32'd1) ? 1'b1 : 1'b0);

assign icmp_ln258_fu_1463_p2 = ((indvar_flatten49_fu_228 == 11'd1024) ? 1'b1 : 1'b0);

assign icmp_ln259_fu_1481_p2 = ((x_pixel_9_fu_220 == 7'd64) ? 1'b1 : 1'b0);

assign icmp_ln25_fu_516_p2 = ((x_pixel_fu_128 == 7'd64) ? 1'b1 : 1'b0);

assign icmp_ln264_fu_1533_p2 = ((tmp_5_fu_1523_p4 == 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln299_fu_1618_p2 = ((grp_los_Pipeline_VITIS_LOOP_282_12_fu_438_sight_5_1_out == 32'd1) ? 1'b1 : 1'b0);

assign icmp_ln305_fu_1656_p2 = ((indvar_flatten59_fu_240 == 11'd1024) ? 1'b1 : 1'b0);

assign icmp_ln306_fu_1674_p2 = ((x_pixel_11_fu_232 == 7'd64) ? 1'b1 : 1'b0);

assign icmp_ln30_fu_568_p2 = ((tmp_fu_558_p4 == 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln311_fu_1726_p2 = ((tmp_6_fu_1716_p4 == 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln346_fu_1811_p2 = ((grp_los_Pipeline_VITIS_LOOP_329_14_fu_452_sight_6_1_out == 32'd1) ? 1'b1 : 1'b0);

assign icmp_ln352_fu_1849_p2 = ((indvar_flatten69_fu_252 == 11'd1024) ? 1'b1 : 1'b0);

assign icmp_ln353_fu_1867_p2 = ((x_pixel_13_fu_244 == 7'd64) ? 1'b1 : 1'b0);

assign icmp_ln358_fu_1919_p2 = ((tmp_7_fu_1909_p4 == 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln393_fu_1989_p2 = ((grp_los_Pipeline_VITIS_LOOP_376_16_fu_466_sight_7_1_out == 32'd1) ? 1'b1 : 1'b0);

assign icmp_ln64_fu_653_p2 = ((grp_los_Pipeline_VITIS_LOOP_48_2_fu_368_sight_0_1_out == 32'd1) ? 1'b1 : 1'b0);

assign icmp_ln70_fu_691_p2 = ((indvar_flatten9_fu_180 == 11'd1024) ? 1'b1 : 1'b0);

assign icmp_ln71_fu_709_p2 = ((x_pixel_1_fu_172 == 7'd64) ? 1'b1 : 1'b0);

assign icmp_ln76_fu_761_p2 = ((tmp_1_fu_751_p4 == 2'd0) ? 1'b1 : 1'b0);

assign obstacles_0_address0 = grp_los_Pipeline_VITIS_LOOP_48_2_fu_368_obstacles_0_address0;

assign obstacles_0_ce0 = grp_los_Pipeline_VITIS_LOOP_48_2_fu_368_obstacles_0_ce0;

assign obstacles_1_address0 = grp_los_Pipeline_VITIS_LOOP_94_4_fu_382_obstacles_1_address0;

assign obstacles_1_ce0 = grp_los_Pipeline_VITIS_LOOP_94_4_fu_382_obstacles_1_ce0;

assign obstacles_2_address0 = grp_los_Pipeline_VITIS_LOOP_141_6_fu_396_obstacles_2_address0;

assign obstacles_2_ce0 = grp_los_Pipeline_VITIS_LOOP_141_6_fu_396_obstacles_2_ce0;

assign obstacles_3_address0 = grp_los_Pipeline_VITIS_LOOP_188_8_fu_410_obstacles_3_address0;

assign obstacles_3_ce0 = grp_los_Pipeline_VITIS_LOOP_188_8_fu_410_obstacles_3_ce0;

assign obstacles_4_address0 = grp_los_Pipeline_VITIS_LOOP_235_10_fu_424_obstacles_4_address0;

assign obstacles_4_ce0 = grp_los_Pipeline_VITIS_LOOP_235_10_fu_424_obstacles_4_ce0;

assign obstacles_5_address0 = grp_los_Pipeline_VITIS_LOOP_282_12_fu_438_obstacles_5_address0;

assign obstacles_5_ce0 = grp_los_Pipeline_VITIS_LOOP_282_12_fu_438_obstacles_5_ce0;

assign obstacles_6_address0 = grp_los_Pipeline_VITIS_LOOP_329_14_fu_452_obstacles_6_address0;

assign obstacles_6_ce0 = grp_los_Pipeline_VITIS_LOOP_329_14_fu_452_obstacles_6_ce0;

assign obstacles_7_address0 = grp_los_Pipeline_VITIS_LOOP_376_16_fu_466_obstacles_7_address0;

assign obstacles_7_ce0 = grp_los_Pipeline_VITIS_LOOP_376_16_fu_466_obstacles_7_ce0;

assign p_mid1_fu_1026_p3 = {{trunc_ln117_reg_2293}, {6'd0}};

assign p_mid2_fu_640_p3 = {{trunc_ln24_reg_2119}, {6'd0}};

assign p_mid3_fu_1219_p3 = {{trunc_ln164_reg_2380}, {6'd0}};

assign p_mid4_fu_1412_p3 = {{trunc_ln211_reg_2467}, {6'd0}};

assign p_mid5_fu_1605_p3 = {{trunc_ln258_reg_2554}, {6'd0}};

assign p_mid6_fu_1798_p3 = {{trunc_ln305_reg_2641}, {6'd0}};

assign p_mid7_fu_1976_p3 = {{trunc_ln352_reg_2728}, {6'd0}};

assign p_mid_fu_833_p3 = {{trunc_ln70_reg_2206}, {6'd0}};

assign results_0_address0 = zext_ln65_fu_665_p1;

assign results_0_d0 = 32'd1;

assign results_1_address0 = zext_ln112_fu_858_p1;

assign results_1_d0 = 32'd1;

assign results_2_address0 = zext_ln159_fu_1051_p1;

assign results_2_d0 = 32'd1;

assign results_3_address0 = zext_ln206_fu_1244_p1;

assign results_3_d0 = 32'd1;

assign results_4_address0 = zext_ln253_fu_1437_p1;

assign results_4_d0 = 32'd1;

assign results_5_address0 = zext_ln300_fu_1630_p1;

assign results_5_d0 = 32'd1;

assign results_6_address0 = zext_ln347_fu_1823_p1;

assign results_6_d0 = 32'd1;

assign results_7_address0 = zext_ln394_fu_2001_p1;

assign results_7_d0 = 32'd1;

assign select_ln117_1_fu_922_p3 = ((icmp_ln118_fu_902_p2[0:0] == 1'b1) ? add_ln117_1_fu_916_p2 : y_pixel_2_fu_188);

assign select_ln117_fu_908_p3 = ((icmp_ln118_fu_902_p2[0:0] == 1'b1) ? 7'd0 : x_pixel_3_fu_184);

assign select_ln122_fu_1012_p3 = ((icmp_ln123_reg_2299[0:0] == 1'b1) ? 2'd1 : 2'd3);

assign select_ln164_1_fu_1115_p3 = ((icmp_ln165_fu_1095_p2[0:0] == 1'b1) ? add_ln164_1_fu_1109_p2 : y_pixel_3_fu_200);

assign select_ln164_fu_1101_p3 = ((icmp_ln165_fu_1095_p2[0:0] == 1'b1) ? 7'd0 : x_pixel_5_fu_196);

assign select_ln169_fu_1205_p3 = ((icmp_ln170_reg_2386[0:0] == 1'b1) ? 2'd1 : 2'd3);

assign select_ln211_1_fu_1308_p3 = ((icmp_ln212_fu_1288_p2[0:0] == 1'b1) ? add_ln211_1_fu_1302_p2 : y_pixel_4_fu_212);

assign select_ln211_fu_1294_p3 = ((icmp_ln212_fu_1288_p2[0:0] == 1'b1) ? 7'd0 : x_pixel_7_fu_208);

assign select_ln216_fu_1398_p3 = ((icmp_ln217_reg_2473[0:0] == 1'b1) ? 2'd1 : 2'd3);

assign select_ln24_1_fu_536_p3 = ((icmp_ln25_fu_516_p2[0:0] == 1'b1) ? add_ln24_1_fu_530_p2 : y_pixel_fu_132);

assign select_ln24_fu_522_p3 = ((icmp_ln25_fu_516_p2[0:0] == 1'b1) ? 7'd0 : x_pixel_fu_128);

assign select_ln258_1_fu_1501_p3 = ((icmp_ln259_fu_1481_p2[0:0] == 1'b1) ? add_ln258_1_fu_1495_p2 : y_pixel_5_fu_224);

assign select_ln258_fu_1487_p3 = ((icmp_ln259_fu_1481_p2[0:0] == 1'b1) ? 7'd0 : x_pixel_9_fu_220);

assign select_ln263_fu_1591_p3 = ((icmp_ln264_reg_2560[0:0] == 1'b1) ? 2'd1 : 2'd3);

assign select_ln29_fu_626_p3 = ((icmp_ln30_reg_2125[0:0] == 1'b1) ? 2'd1 : 2'd3);

assign select_ln305_1_fu_1694_p3 = ((icmp_ln306_fu_1674_p2[0:0] == 1'b1) ? add_ln305_1_fu_1688_p2 : y_pixel_6_fu_236);

assign select_ln305_fu_1680_p3 = ((icmp_ln306_fu_1674_p2[0:0] == 1'b1) ? 7'd0 : x_pixel_11_fu_232);

assign select_ln311_fu_1784_p3 = ((icmp_ln311_reg_2647[0:0] == 1'b1) ? 2'd1 : 2'd3);

assign select_ln352_1_fu_1887_p3 = ((icmp_ln353_fu_1867_p2[0:0] == 1'b1) ? add_ln352_1_fu_1881_p2 : y_pixel_7_fu_248);

assign select_ln352_fu_1873_p3 = ((icmp_ln353_fu_1867_p2[0:0] == 1'b1) ? 7'd0 : x_pixel_13_fu_244);

assign select_ln358_fu_1962_p3 = ((icmp_ln358_reg_2734[0:0] == 1'b1) ? 2'd1 : 2'd3);

assign select_ln70_1_fu_729_p3 = ((icmp_ln71_fu_709_p2[0:0] == 1'b1) ? add_ln70_1_fu_723_p2 : y_pixel_1_fu_176);

assign select_ln70_fu_715_p3 = ((icmp_ln71_fu_709_p2[0:0] == 1'b1) ? 7'd0 : x_pixel_1_fu_172);

assign select_ln75_fu_819_p3 = ((icmp_ln76_reg_2212[0:0] == 1'b1) ? 2'd1 : 2'd3);

assign sext_ln123_fu_976_p1 = $signed(xor_ln123_fu_970_p2);

assign sext_ln170_fu_1169_p1 = $signed(xor_ln170_fu_1163_p2);

assign sext_ln217_fu_1362_p1 = $signed(xor_ln217_fu_1356_p2);

assign sext_ln264_fu_1555_p1 = $signed(xor_ln264_fu_1549_p2);

assign sext_ln30_fu_590_p1 = $signed(xor_ln30_fu_584_p2);

assign sext_ln311_fu_1748_p1 = $signed(xor_ln311_fu_1742_p2);

assign sext_ln358_fu_1941_p1 = $signed(xor_ln358_fu_1935_p2);

assign sext_ln76_fu_783_p1 = $signed(xor_ln76_fu_777_p2);

assign sub_ln117_1_fu_1006_p2 = (6'd0 - sub_ln117_reg_2286);

assign sub_ln117_fu_934_p2 = ($signed(6'd32) - $signed(zext_ln117_fu_930_p1));

assign sub_ln164_1_fu_1199_p2 = (6'd0 - sub_ln164_reg_2373);

assign sub_ln164_fu_1127_p2 = ($signed(6'd32) - $signed(zext_ln164_fu_1123_p1));

assign sub_ln211_1_fu_1392_p2 = (6'd0 - sub_ln211_reg_2460);

assign sub_ln211_fu_1320_p2 = ($signed(6'd32) - $signed(zext_ln211_fu_1316_p1));

assign sub_ln24_1_fu_620_p2 = (6'd0 - sub_ln24_reg_2112);

assign sub_ln24_fu_548_p2 = ($signed(6'd32) - $signed(zext_ln24_fu_544_p1));

assign sub_ln258_1_fu_1585_p2 = (6'd0 - sub_ln258_reg_2547);

assign sub_ln258_fu_1513_p2 = ($signed(6'd32) - $signed(zext_ln258_fu_1509_p1));

assign sub_ln305_1_fu_1778_p2 = (6'd0 - sub_ln305_reg_2634);

assign sub_ln305_fu_1706_p2 = ($signed(6'd32) - $signed(zext_ln305_fu_1702_p1));

assign sub_ln352_1_fu_1956_p2 = (6'd0 - sub_ln352_reg_2721);

assign sub_ln352_fu_1899_p2 = ($signed(6'd32) - $signed(zext_ln352_fu_1895_p1));

assign sub_ln70_1_fu_813_p2 = (6'd0 - sub_ln70_reg_2199);

assign sub_ln70_fu_741_p2 = ($signed(6'd32) - $signed(zext_ln70_fu_737_p1));

assign tmp_1_fu_751_p4 = {{select_ln70_fu_715_p3[6:5]}};

assign tmp_2_fu_944_p4 = {{select_ln117_fu_908_p3[6:5]}};

assign tmp_3_fu_1137_p4 = {{select_ln164_fu_1101_p3[6:5]}};

assign tmp_4_fu_1330_p4 = {{select_ln211_fu_1294_p3[6:5]}};

assign tmp_5_fu_1523_p4 = {{select_ln258_fu_1487_p3[6:5]}};

assign tmp_6_fu_1716_p4 = {{select_ln305_fu_1680_p3[6:5]}};

assign tmp_7_fu_1909_p4 = {{select_ln352_fu_1873_p3[6:5]}};

assign tmp_fu_558_p4 = {{select_ln24_fu_522_p3[6:5]}};

assign trunc_ln117_fu_940_p1 = select_ln117_1_fu_922_p3[3:0];

assign trunc_ln128_fu_966_p1 = select_ln117_fu_908_p3[5:0];

assign trunc_ln164_fu_1133_p1 = select_ln164_1_fu_1115_p3[3:0];

assign trunc_ln175_fu_1159_p1 = select_ln164_fu_1101_p3[5:0];

assign trunc_ln211_fu_1326_p1 = select_ln211_1_fu_1308_p3[3:0];

assign trunc_ln222_fu_1352_p1 = select_ln211_fu_1294_p3[5:0];

assign trunc_ln24_fu_554_p1 = select_ln24_1_fu_536_p3[3:0];

assign trunc_ln258_fu_1519_p1 = select_ln258_1_fu_1501_p3[3:0];

assign trunc_ln269_fu_1545_p1 = select_ln258_fu_1487_p3[5:0];

assign trunc_ln305_fu_1712_p1 = select_ln305_1_fu_1694_p3[3:0];

assign trunc_ln316_fu_1738_p1 = select_ln305_fu_1680_p3[5:0];

assign trunc_ln352_fu_1905_p1 = select_ln352_1_fu_1887_p3[3:0];

assign trunc_ln35_fu_580_p1 = select_ln24_fu_522_p3[5:0];

assign trunc_ln363_fu_1931_p1 = select_ln352_fu_1873_p3[5:0];

assign trunc_ln70_fu_747_p1 = select_ln70_1_fu_729_p3[3:0];

assign trunc_ln81_fu_773_p1 = select_ln70_fu_715_p3[5:0];

assign x_pixel_10_fu_1442_p2 = (select_ln211_reg_2449 + 7'd1);

assign x_pixel_12_fu_1635_p2 = (select_ln258_reg_2536 + 7'd1);

assign x_pixel_14_fu_1828_p2 = (select_ln305_reg_2623 + 7'd1);

assign x_pixel_15_fu_2006_p2 = (select_ln352_reg_2710 + 7'd1);

assign x_pixel_2_fu_670_p2 = (select_ln24_reg_2101 + 7'd1);

assign x_pixel_4_fu_863_p2 = (select_ln70_reg_2188 + 7'd1);

assign x_pixel_6_fu_1056_p2 = (select_ln117_reg_2275 + 7'd1);

assign x_pixel_8_fu_1249_p2 = (select_ln164_reg_2362 + 7'd1);

assign xor_ln123_fu_970_p2 = (trunc_ln128_fu_966_p1 ^ 6'd32);

assign xor_ln170_fu_1163_p2 = (trunc_ln175_fu_1159_p1 ^ 6'd32);

assign xor_ln217_fu_1356_p2 = (trunc_ln222_fu_1352_p1 ^ 6'd32);

assign xor_ln264_fu_1549_p2 = (trunc_ln269_fu_1545_p1 ^ 6'd32);

assign xor_ln30_fu_584_p2 = (trunc_ln35_fu_580_p1 ^ 6'd32);

assign xor_ln311_fu_1742_p2 = (trunc_ln316_fu_1738_p1 ^ 6'd32);

assign xor_ln358_fu_1935_p2 = (trunc_ln363_fu_1931_p1 ^ 6'd32);

assign xor_ln76_fu_777_p2 = (trunc_ln81_fu_773_p1 ^ 6'd32);

assign zext_ln112_fu_858_p1 = add_ln112_fu_852_p2;

assign zext_ln117_1_fu_1003_p1 = sub_ln117_reg_2286;

assign zext_ln117_fu_930_p1 = select_ln117_1_fu_922_p3;

assign zext_ln118_fu_1033_p1 = select_ln117_reg_2275;

assign zext_ln159_fu_1051_p1 = add_ln159_fu_1045_p2;

assign zext_ln164_1_fu_1196_p1 = sub_ln164_reg_2373;

assign zext_ln164_fu_1123_p1 = select_ln164_1_fu_1115_p3;

assign zext_ln165_fu_1226_p1 = select_ln164_reg_2362;

assign zext_ln206_fu_1244_p1 = add_ln206_fu_1238_p2;

assign zext_ln211_1_fu_1389_p1 = sub_ln211_reg_2460;

assign zext_ln211_fu_1316_p1 = select_ln211_1_fu_1308_p3;

assign zext_ln212_fu_1419_p1 = select_ln211_reg_2449;

assign zext_ln24_1_fu_617_p1 = sub_ln24_reg_2112;

assign zext_ln24_fu_544_p1 = select_ln24_1_fu_536_p3;

assign zext_ln253_fu_1437_p1 = add_ln253_fu_1431_p2;

assign zext_ln258_1_fu_1582_p1 = sub_ln258_reg_2547;

assign zext_ln258_fu_1509_p1 = select_ln258_1_fu_1501_p3;

assign zext_ln259_fu_1612_p1 = select_ln258_reg_2536;

assign zext_ln25_fu_647_p1 = select_ln24_reg_2101;

assign zext_ln300_fu_1630_p1 = add_ln300_fu_1624_p2;

assign zext_ln305_1_fu_1775_p1 = sub_ln305_reg_2634;

assign zext_ln305_fu_1702_p1 = select_ln305_1_fu_1694_p3;

assign zext_ln306_fu_1805_p1 = select_ln305_reg_2623;

assign zext_ln347_fu_1823_p1 = add_ln347_fu_1817_p2;

assign zext_ln352_1_fu_1953_p1 = sub_ln352_reg_2721;

assign zext_ln352_fu_1895_p1 = select_ln352_1_fu_1887_p3;

assign zext_ln353_fu_1983_p1 = select_ln352_reg_2710;

assign zext_ln394_fu_2001_p1 = add_ln394_fu_1995_p2;

assign zext_ln65_fu_665_p1 = add_ln65_fu_659_p2;

assign zext_ln70_1_fu_810_p1 = sub_ln70_reg_2199;

assign zext_ln70_fu_737_p1 = select_ln70_1_fu_729_p3;

assign zext_ln71_fu_840_p1 = select_ln70_reg_2188;

always @ (posedge ap_clk) begin
    select_ln29_reg_2167[0] <= 1'b1;
    select_ln75_reg_2254[0] <= 1'b1;
    select_ln122_reg_2341[0] <= 1'b1;
    select_ln169_reg_2428[0] <= 1'b1;
    select_ln216_reg_2515[0] <= 1'b1;
    select_ln263_reg_2602[0] <= 1'b1;
    select_ln311_reg_2689[0] <= 1'b1;
    select_ln358_reg_2755[0] <= 1'b1;
end

endmodule //los
