<profile>
    <ReportVersion>
        <Version>2023.1</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>virtexuplus</ProductFamily>
        <Part>xcu250-figd2104-2L-e</Part>
        <TopModelName>hls_dummy</TopModelName>
        <TargetClockPeriod>5.00</TargetClockPeriod>
        <ClockUncertainty>1.35</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>dataflow</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>3.591</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>21</Best-caseLatency>
            <Average-caseLatency>21</Average-caseLatency>
            <Worst-caseLatency>21</Worst-caseLatency>
            <Best-caseRealTimeLatency>0.105 us</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>0.105 us</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>0.105 us</Worst-caseRealTimeLatency>
            <DataflowPipelineThroughput>13</DataflowPipelineThroughput>
            <Interval-min>13</Interval-min>
            <Interval-max>13</Interval-max>
        </SummaryOfOverallLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <DSP>100</DSP>
            <FF>5557</FF>
            <LUT>42928</LUT>
            <BRAM_18K>0</BRAM_18K>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>5376</BRAM_18K>
            <DSP>12288</DSP>
            <FF>3456000</FF>
            <LUT>1728000</LUT>
            <URAM>1280</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>x_in</name>
            <Object>x_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1000</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>x_in_ap_vld</name>
            <Object>x_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer2_out_0</name>
            <Object>layer2_out_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>10</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer2_out_0_ap_vld</name>
            <Object>layer2_out_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer2_out_1</name>
            <Object>layer2_out_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>10</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer2_out_1_ap_vld</name>
            <Object>layer2_out_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer2_out_2</name>
            <Object>layer2_out_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>10</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer2_out_2_ap_vld</name>
            <Object>layer2_out_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer2_out_3</name>
            <Object>layer2_out_3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>10</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer2_out_3_ap_vld</name>
            <Object>layer2_out_3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer2_out_4</name>
            <Object>layer2_out_4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>10</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer2_out_4_ap_vld</name>
            <Object>layer2_out_4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer2_out_5</name>
            <Object>layer2_out_5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>10</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer2_out_5_ap_vld</name>
            <Object>layer2_out_5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer2_out_6</name>
            <Object>layer2_out_6</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>10</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer2_out_6_ap_vld</name>
            <Object>layer2_out_6</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer2_out_7</name>
            <Object>layer2_out_7</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>10</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer2_out_7_ap_vld</name>
            <Object>layer2_out_7</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer2_out_8</name>
            <Object>layer2_out_8</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>10</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer2_out_8_ap_vld</name>
            <Object>layer2_out_8</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer2_out_9</name>
            <Object>layer2_out_9</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>10</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer2_out_9_ap_vld</name>
            <Object>layer2_out_9</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>hls_dummy</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst</name>
            <Object>hls_dummy</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>hls_dummy</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>hls_dummy</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>hls_dummy</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>hls_dummy</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="3">
            <ModuleName>hls_dummy</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_5_4_U0</InstName>
                    <ModuleName>sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_5_4</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>122</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_operator_s_fu_1388</InstName>
                            <ModuleName>operator_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1388</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_operator_s_fu_1398</InstName>
                            <ModuleName>operator_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1398</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_operator_s_fu_1408</InstName>
                            <ModuleName>operator_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1408</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_operator_s_fu_1416</InstName>
                            <ModuleName>operator_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1416</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_operator_s_fu_1426</InstName>
                            <ModuleName>operator_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1426</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_operator_s_fu_1436</InstName>
                            <ModuleName>operator_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1436</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_operator_s_fu_1444</InstName>
                            <ModuleName>operator_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1444</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_operator_s_fu_1454</InstName>
                            <ModuleName>operator_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1454</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_operator_s_fu_1464</InstName>
                            <ModuleName>operator_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1464</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_operator_s_fu_1472</InstName>
                            <ModuleName>operator_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1472</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_operator_s_fu_1482</InstName>
                            <ModuleName>operator_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1482</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_operator_s_fu_1492</InstName>
                            <ModuleName>operator_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1492</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_operator_s_fu_1500</InstName>
                            <ModuleName>operator_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1500</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_operator_s_fu_1510</InstName>
                            <ModuleName>operator_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1510</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_operator_s_fu_1520</InstName>
                            <ModuleName>operator_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1520</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_operator_s_fu_1528</InstName>
                            <ModuleName>operator_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1528</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_operator_s_fu_1538</InstName>
                            <ModuleName>operator_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1538</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_operator_s_fu_1548</InstName>
                            <ModuleName>operator_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1548</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_operator_s_fu_1556</InstName>
                            <ModuleName>operator_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1556</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_operator_s_fu_1566</InstName>
                            <ModuleName>operator_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1566</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_operator_s_fu_1576</InstName>
                            <ModuleName>operator_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1576</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_operator_s_fu_1584</InstName>
                            <ModuleName>operator_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1584</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_operator_s_fu_1594</InstName>
                            <ModuleName>operator_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1594</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_operator_s_fu_1604</InstName>
                            <ModuleName>operator_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1604</ID>
                        </Instance>
                        <Instance>
                            <InstName>call_ret32_operator_s_fu_1612</InstName>
                            <ModuleName>operator_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1612</ID>
                        </Instance>
                        <Instance>
                            <InstName>call_ret33_operator_s_fu_1622</InstName>
                            <ModuleName>operator_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1622</ID>
                        </Instance>
                        <Instance>
                            <InstName>call_ret34_operator_s_fu_1632</InstName>
                            <ModuleName>operator_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1632</ID>
                        </Instance>
                        <Instance>
                            <InstName>call_ret35_operator_s_fu_1640</InstName>
                            <ModuleName>operator_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1640</ID>
                        </Instance>
                        <Instance>
                            <InstName>call_ret36_operator_s_fu_1650</InstName>
                            <ModuleName>operator_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1650</ID>
                        </Instance>
                        <Instance>
                            <InstName>call_ret37_operator_s_fu_1660</InstName>
                            <ModuleName>operator_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1660</ID>
                        </Instance>
                        <Instance>
                            <InstName>call_ret39_operator_s_fu_1668</InstName>
                            <ModuleName>operator_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1668</ID>
                        </Instance>
                        <Instance>
                            <InstName>call_ret40_operator_s_fu_1678</InstName>
                            <ModuleName>operator_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1678</ID>
                        </Instance>
                        <Instance>
                            <InstName>call_ret41_operator_s_fu_1688</InstName>
                            <ModuleName>operator_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1688</ID>
                        </Instance>
                        <Instance>
                            <InstName>call_ret42_operator_s_fu_1696</InstName>
                            <ModuleName>operator_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1696</ID>
                        </Instance>
                        <Instance>
                            <InstName>call_ret43_operator_s_fu_1706</InstName>
                            <ModuleName>operator_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1706</ID>
                        </Instance>
                        <Instance>
                            <InstName>call_ret44_operator_s_fu_1716</InstName>
                            <ModuleName>operator_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1716</ID>
                        </Instance>
                        <Instance>
                            <InstName>call_ret47_operator_s_fu_1724</InstName>
                            <ModuleName>operator_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1724</ID>
                        </Instance>
                        <Instance>
                            <InstName>call_ret48_operator_s_fu_1734</InstName>
                            <ModuleName>operator_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1734</ID>
                        </Instance>
                        <Instance>
                            <InstName>call_ret49_operator_s_fu_1744</InstName>
                            <ModuleName>operator_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1744</ID>
                        </Instance>
                        <Instance>
                            <InstName>call_ret50_operator_s_fu_1752</InstName>
                            <ModuleName>operator_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1752</ID>
                        </Instance>
                        <Instance>
                            <InstName>call_ret51_operator_s_fu_1762</InstName>
                            <ModuleName>operator_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1762</ID>
                        </Instance>
                        <Instance>
                            <InstName>call_ret52_operator_s_fu_1772</InstName>
                            <ModuleName>operator_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1772</ID>
                        </Instance>
                        <Instance>
                            <InstName>call_ret54_operator_s_fu_1780</InstName>
                            <ModuleName>operator_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1780</ID>
                        </Instance>
                        <Instance>
                            <InstName>call_ret55_operator_s_fu_1790</InstName>
                            <ModuleName>operator_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1790</ID>
                        </Instance>
                        <Instance>
                            <InstName>call_ret56_operator_s_fu_1800</InstName>
                            <ModuleName>operator_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1800</ID>
                        </Instance>
                        <Instance>
                            <InstName>call_ret57_operator_s_fu_1808</InstName>
                            <ModuleName>operator_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1808</ID>
                        </Instance>
                        <Instance>
                            <InstName>call_ret58_operator_s_fu_1818</InstName>
                            <ModuleName>operator_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1818</ID>
                        </Instance>
                        <Instance>
                            <InstName>call_ret59_operator_s_fu_1828</InstName>
                            <ModuleName>operator_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1828</ID>
                        </Instance>
                        <Instance>
                            <InstName>call_ret64_operator_s_fu_1836</InstName>
                            <ModuleName>operator_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1836</ID>
                        </Instance>
                        <Instance>
                            <InstName>call_ret65_operator_s_fu_1846</InstName>
                            <ModuleName>operator_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1846</ID>
                        </Instance>
                        <Instance>
                            <InstName>call_ret66_operator_s_fu_1856</InstName>
                            <ModuleName>operator_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1856</ID>
                        </Instance>
                        <Instance>
                            <InstName>call_ret67_operator_s_fu_1864</InstName>
                            <ModuleName>operator_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1864</ID>
                        </Instance>
                        <Instance>
                            <InstName>call_ret68_operator_s_fu_1874</InstName>
                            <ModuleName>operator_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1874</ID>
                        </Instance>
                        <Instance>
                            <InstName>call_ret69_operator_s_fu_1884</InstName>
                            <ModuleName>operator_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1884</ID>
                        </Instance>
                        <Instance>
                            <InstName>call_ret71_operator_s_fu_1892</InstName>
                            <ModuleName>operator_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1892</ID>
                        </Instance>
                        <Instance>
                            <InstName>call_ret72_operator_s_fu_1902</InstName>
                            <ModuleName>operator_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1902</ID>
                        </Instance>
                        <Instance>
                            <InstName>call_ret73_operator_s_fu_1912</InstName>
                            <ModuleName>operator_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1912</ID>
                        </Instance>
                        <Instance>
                            <InstName>call_ret74_operator_s_fu_1920</InstName>
                            <ModuleName>operator_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1920</ID>
                        </Instance>
                        <Instance>
                            <InstName>call_ret75_operator_s_fu_1930</InstName>
                            <ModuleName>operator_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1930</ID>
                        </Instance>
                        <Instance>
                            <InstName>call_ret76_operator_s_fu_1940</InstName>
                            <ModuleName>operator_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1940</ID>
                        </Instance>
                        <Instance>
                            <InstName>call_ret79_operator_s_fu_1948</InstName>
                            <ModuleName>operator_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1948</ID>
                        </Instance>
                        <Instance>
                            <InstName>call_ret80_operator_s_fu_1958</InstName>
                            <ModuleName>operator_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1958</ID>
                        </Instance>
                        <Instance>
                            <InstName>call_ret81_operator_s_fu_1968</InstName>
                            <ModuleName>operator_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1968</ID>
                        </Instance>
                        <Instance>
                            <InstName>call_ret82_operator_s_fu_1976</InstName>
                            <ModuleName>operator_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1976</ID>
                        </Instance>
                        <Instance>
                            <InstName>call_ret83_operator_s_fu_1986</InstName>
                            <ModuleName>operator_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1986</ID>
                        </Instance>
                        <Instance>
                            <InstName>call_ret84_operator_s_fu_1996</InstName>
                            <ModuleName>operator_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1996</ID>
                        </Instance>
                        <Instance>
                            <InstName>call_ret86_operator_s_fu_2004</InstName>
                            <ModuleName>operator_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2004</ID>
                        </Instance>
                        <Instance>
                            <InstName>call_ret87_operator_s_fu_2014</InstName>
                            <ModuleName>operator_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2014</ID>
                        </Instance>
                        <Instance>
                            <InstName>call_ret88_operator_s_fu_2024</InstName>
                            <ModuleName>operator_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2024</ID>
                        </Instance>
                        <Instance>
                            <InstName>call_ret89_operator_s_fu_2032</InstName>
                            <ModuleName>operator_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2032</ID>
                        </Instance>
                        <Instance>
                            <InstName>call_ret90_operator_s_fu_2042</InstName>
                            <ModuleName>operator_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2042</ID>
                        </Instance>
                        <Instance>
                            <InstName>call_ret91_operator_s_fu_2052</InstName>
                            <ModuleName>operator_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2052</ID>
                        </Instance>
                        <Instance>
                            <InstName>call_ret63_operator_s_fu_2064</InstName>
                            <ModuleName>operator_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2064</ID>
                        </Instance>
                        <Instance>
                            <InstName>call_ret98_operator_s_fu_2072</InstName>
                            <ModuleName>operator_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2072</ID>
                        </Instance>
                        <Instance>
                            <InstName>call_ret_operator_s_fu_2080</InstName>
                            <ModuleName>operator_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2080</ID>
                        </Instance>
                    </InstancesList>
                    <BindInstances>add_ln94_fu_3870_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_U0</InstName>
                    <ModuleName>sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_s</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>128</ID>
                    <BindInstances>mul_10s_8ns_18_1_1_U10 sub_ln196_fu_326_p2 sub_ln197_fu_340_p2 mul_10s_10s_18_1_1_U11 sub_ln196_20_fu_398_p2 sub_ln197_20_fu_408_p2 mul_10s_10s_18_1_1_U12 sub_ln196_21_fu_460_p2 sub_ln197_21_fu_470_p2 mul_10s_10s_18_1_1_U13 sub_ln196_22_fu_522_p2 sub_ln197_22_fu_532_p2 mul_10s_10s_18_1_1_U14 acc_85_fu_10121_p2 mul_10s_10ns_18_1_1_U15 mul_10s_10s_18_1_1_U16 mul_10s_10s_18_1_1_U17 mul_10s_10s_18_1_1_U18 mul_10s_10s_18_1_1_U19 acc_93_fu_10150_p2 mul_10s_10s_18_1_1_U20 mul_10s_10s_18_1_1_U21 mul_10s_10s_18_1_1_U22 mul_10s_10s_18_1_1_U23 mul_10s_10s_18_1_1_U24 acc_101_fu_10179_p2 mul_10s_8ns_18_1_1_U25 sub_ln196_23_fu_586_p2 sub_ln197_23_fu_592_p2 mul_10s_10s_18_1_1_U26 sub_ln196_24_fu_628_p2 sub_ln197_24_fu_634_p2 mul_10s_10s_18_1_1_U27 sub_ln196_25_fu_676_p2 sub_ln197_25_fu_682_p2 mul_10s_10s_18_1_1_U28 sub_ln196_26_fu_724_p2 sub_ln197_26_fu_730_p2 mul_10s_10s_18_1_1_U29 acc_109_fu_10208_p2 mul_10s_10ns_18_1_1_U30 mul_10s_10s_18_1_1_U31 mul_10s_10s_18_1_1_U32 mul_10s_10s_18_1_1_U33 mul_10s_10s_18_1_1_U34 acc_117_fu_10237_p2 mul_10s_10s_18_1_1_U35 mul_10s_10s_18_1_1_U36 mul_10s_10s_18_1_1_U37 mul_10s_10s_18_1_1_U38 mul_10s_10s_18_1_1_U39 acc_125_fu_10266_p2 mul_10s_8ns_18_1_1_U40 sub_ln196_27_fu_784_p2 sub_ln197_27_fu_790_p2 mul_10s_10s_18_1_1_U41 sub_ln196_28_fu_826_p2 sub_ln197_28_fu_832_p2 mul_10s_10s_18_1_1_U42 sub_ln196_29_fu_862_p2 sub_ln197_29_fu_868_p2 mul_10s_10s_18_1_1_U43 sub_ln196_30_fu_910_p2 sub_ln197_30_fu_916_p2 mul_10s_10s_18_1_1_U44 acc_133_fu_10295_p2 mul_10s_10ns_18_1_1_U45 mul_10s_10s_18_1_1_U46 mul_10s_10s_18_1_1_U47 mul_10s_10s_18_1_1_U48 mul_10s_10s_18_1_1_U49 acc_141_fu_10324_p2 mul_10s_10s_18_1_1_U50 mul_10s_10s_18_1_1_U51 mul_10s_10s_18_1_1_U52 mul_10s_10s_18_1_1_U53 mul_10s_10s_18_1_1_U54 acc_149_fu_10353_p2 mul_10s_8ns_18_1_1_U55 sub_ln196_31_fu_970_p2 sub_ln197_31_fu_976_p2 mul_10s_10s_18_1_1_U56 sub_ln196_32_fu_1012_p2 sub_ln197_32_fu_1018_p2 mul_10s_10s_18_1_1_U57 sub_ln196_33_fu_1048_p2 sub_ln197_33_fu_1054_p2 mul_10s_10s_18_1_1_U58 sub_ln196_34_fu_1084_p2 sub_ln197_34_fu_1090_p2 mul_10s_10s_18_1_1_U59 acc_157_fu_10382_p2 mul_10s_10ns_18_1_1_U60 mul_10s_10s_18_1_1_U61 mul_10s_10s_18_1_1_U62 mul_10s_10s_18_1_1_U63 mul_10s_10s_18_1_1_U64 acc_165_fu_10411_p2 mul_10s_10s_18_1_1_U65 mul_10s_10s_18_1_1_U66 mul_10s_10s_18_1_1_U67 mul_10s_10s_18_1_1_U68 mul_10s_10s_18_1_1_U69 acc_173_fu_10440_p2 mul_10s_8ns_18_1_1_U70 sub_ln196_35_fu_1144_p2 sub_ln197_35_fu_1150_p2 mul_10s_10s_18_1_1_U71 sub_ln196_36_fu_1186_p2 sub_ln197_36_fu_1192_p2 mul_10s_10s_18_1_1_U72 sub_ln196_37_fu_1222_p2 sub_ln197_37_fu_1228_p2 mul_10s_10s_18_1_1_U73 sub_ln196_38_fu_1258_p2 sub_ln197_38_fu_1264_p2 mul_10s_10s_18_1_1_U74 acc_181_fu_10469_p2 mul_10s_10ns_18_1_1_U75 mul_10s_10s_18_1_1_U76 mul_10s_10s_18_1_1_U77 mul_10s_10s_18_1_1_U78 mul_10s_10s_18_1_1_U79 acc_189_fu_10498_p2 mul_10s_10s_18_1_1_U80 mul_10s_10s_18_1_1_U81 mul_10s_10s_18_1_1_U82 mul_10s_10s_18_1_1_U83 mul_10s_10s_18_1_1_U84 acc_197_fu_10527_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_U0</InstName>
                    <ModuleName>sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>157</ID>
                    <BindInstances>mul_10s_8ns_18_1_1_U113 mac_muladd_10s_9s_18ns_18_1_1_U163 mac_muladd_10s_9s_18ns_18_1_1_U163 mac_muladd_10s_10s_18ns_18_1_1_U213 mac_muladd_10s_10s_18ns_18_1_1_U213 sub_ln196_fu_362_p2 sub_ln197_fu_376_p2 mul_10s_10s_18_1_1_U114 mac_muladd_10s_10s_18ns_18_1_1_U164 mac_muladd_10s_10s_18ns_18_1_1_U164 mac_muladd_10s_10s_18ns_18_1_1_U214 mac_muladd_10s_10s_18ns_18_1_1_U214 sub_ln196_1_fu_422_p2 sub_ln197_1_fu_432_p2 mul_10s_10s_18_1_1_U115 mac_muladd_10s_10s_18ns_18_1_1_U165 mac_muladd_10s_10s_18ns_18_1_1_U165 mac_muladd_10s_10s_18ns_18_1_1_U215 mac_muladd_10s_10s_18ns_18_1_1_U215 sub_ln196_2_fu_478_p2 sub_ln197_2_fu_488_p2 mul_10s_10s_18_1_1_U116 mac_muladd_10s_10s_18ns_18_1_1_U166 mac_muladd_10s_10s_18ns_18_1_1_U166 mac_muladd_10s_10s_18ns_18_1_1_U216 mac_muladd_10s_10s_18ns_18_1_1_U216 sub_ln196_3_fu_534_p2 sub_ln197_3_fu_544_p2 mul_10s_10s_18_1_1_U117 mac_muladd_10s_10s_18ns_18_1_1_U167 mac_muladd_10s_10s_18ns_18_1_1_U167 mac_muladd_10s_10s_18ns_18_1_1_U217 mac_muladd_10s_10s_18ns_18_1_1_U217 acc_6_fu_15383_p2 mul_10s_10s_18_1_1_U118 mac_muladd_10s_9ns_18ns_18_1_1_U168 mac_muladd_10s_9ns_18ns_18_1_1_U168 mac_muladd_10s_8s_18ns_18_1_1_U218 mac_muladd_10s_8s_18ns_18_1_1_U218 mul_10s_9s_18_1_1_U119 mac_muladd_10s_10s_18ns_18_1_1_U169 mac_muladd_10s_10s_18ns_18_1_1_U169 mac_muladd_10s_10s_18ns_18_1_1_U219 mac_muladd_10s_10s_18ns_18_1_1_U219 mul_10s_9s_18_1_1_U120 mac_muladd_10s_10s_18ns_18_1_1_U170 mac_muladd_10s_10s_18ns_18_1_1_U170 mac_muladd_10s_10s_18ns_18_1_1_U220 mac_muladd_10s_10s_18ns_18_1_1_U220 mul_10s_9s_18_1_1_U121 mac_muladd_10s_10s_18ns_18_1_1_U171 mac_muladd_10s_10s_18ns_18_1_1_U171 mac_muladd_10s_10s_18ns_18_1_1_U221 mac_muladd_10s_10s_18ns_18_1_1_U221 mul_10s_9s_18_1_1_U122 mac_muladd_10s_10s_18ns_18_1_1_U172 mac_muladd_10s_10s_18ns_18_1_1_U172 mac_muladd_10s_10s_18ns_18_1_1_U222 mac_muladd_10s_10s_18ns_18_1_1_U222 acc_14_fu_15412_p2 mul_10s_8ns_18_1_1_U123 mac_muladd_10s_9s_18ns_18_1_1_U173 mac_muladd_10s_9s_18ns_18_1_1_U173 mac_muladd_10s_10s_18ns_18_1_1_U223 mac_muladd_10s_10s_18ns_18_1_1_U223 sub_ln196_4_fu_586_p2 sub_ln197_4_fu_592_p2 mul_10s_10s_18_1_1_U124 mac_muladd_10s_10s_18ns_18_1_1_U174 mac_muladd_10s_10s_18ns_18_1_1_U174 mac_muladd_10s_10s_18ns_18_1_1_U224 mac_muladd_10s_10s_18ns_18_1_1_U224 sub_ln196_5_fu_622_p2 sub_ln197_5_fu_628_p2 mul_10s_10s_18_1_1_U125 mac_muladd_10s_10s_18ns_18_1_1_U175 mac_muladd_10s_10s_18ns_18_1_1_U175 mac_muladd_10s_10s_18ns_18_1_1_U225 mac_muladd_10s_10s_18ns_18_1_1_U225 sub_ln196_6_fu_670_p2 sub_ln197_6_fu_676_p2 mul_10s_10s_18_1_1_U126 mac_muladd_10s_10s_18ns_18_1_1_U176 mac_muladd_10s_10s_18ns_18_1_1_U176 mac_muladd_10s_10s_18ns_18_1_1_U226 mac_muladd_10s_10s_18ns_18_1_1_U226 sub_ln196_7_fu_718_p2 sub_ln197_7_fu_724_p2 mul_10s_10s_18_1_1_U127 mac_muladd_10s_10s_18ns_18_1_1_U177 mac_muladd_10s_10s_18ns_18_1_1_U177 mac_muladd_10s_10s_18ns_18_1_1_U227 mac_muladd_10s_10s_18ns_18_1_1_U227 acc_22_fu_15441_p2 mul_10s_10s_18_1_1_U128 mac_muladd_10s_9ns_18ns_18_1_1_U178 mac_muladd_10s_9ns_18ns_18_1_1_U178 mac_muladd_10s_8s_18ns_18_1_1_U228 mac_muladd_10s_8s_18ns_18_1_1_U228 mul_10s_9s_18_1_1_U129 mac_muladd_10s_10s_18ns_18_1_1_U179 mac_muladd_10s_10s_18ns_18_1_1_U179 mac_muladd_10s_10s_18ns_18_1_1_U229 mac_muladd_10s_10s_18ns_18_1_1_U229 mul_10s_9s_18_1_1_U130 mac_muladd_10s_10s_18ns_18_1_1_U180 mac_muladd_10s_10s_18ns_18_1_1_U180 mac_muladd_10s_10s_18ns_18_1_1_U230 mac_muladd_10s_10s_18ns_18_1_1_U230 mul_10s_9s_18_1_1_U131 mac_muladd_10s_10s_18ns_18_1_1_U181 mac_muladd_10s_10s_18ns_18_1_1_U181 mac_muladd_10s_10s_18ns_18_1_1_U231 mac_muladd_10s_10s_18ns_18_1_1_U231 mul_10s_9s_18_1_1_U132 mac_muladd_10s_10s_18ns_18_1_1_U182 mac_muladd_10s_10s_18ns_18_1_1_U182 mac_muladd_10s_10s_18ns_18_1_1_U232 mac_muladd_10s_10s_18ns_18_1_1_U232 acc_30_fu_15470_p2 mul_10s_8ns_18_1_1_U133 mac_muladd_10s_9s_18ns_18_1_1_U183 mac_muladd_10s_9s_18ns_18_1_1_U183 mac_muladd_10s_10s_18ns_18_1_1_U233 mac_muladd_10s_10s_18ns_18_1_1_U233 sub_ln196_8_fu_766_p2 sub_ln197_8_fu_772_p2 mul_10s_10s_18_1_1_U134 mac_muladd_10s_10s_18ns_18_1_1_U184 mac_muladd_10s_10s_18ns_18_1_1_U184 mac_muladd_10s_10s_18ns_18_1_1_U234 mac_muladd_10s_10s_18ns_18_1_1_U234 sub_ln196_9_fu_802_p2 sub_ln197_9_fu_808_p2 mul_10s_10s_18_1_1_U135 mac_muladd_10s_10s_18ns_18_1_1_U185 mac_muladd_10s_10s_18ns_18_1_1_U185 mac_muladd_10s_10s_18ns_18_1_1_U235 mac_muladd_10s_10s_18ns_18_1_1_U235 sub_ln196_10_fu_838_p2 sub_ln197_10_fu_844_p2 mul_10s_10s_18_1_1_U136 mac_muladd_10s_10s_18ns_18_1_1_U186 mac_muladd_10s_10s_18ns_18_1_1_U186 mac_muladd_10s_10s_18ns_18_1_1_U236 mac_muladd_10s_10s_18ns_18_1_1_U236 sub_ln196_11_fu_886_p2 sub_ln197_11_fu_892_p2 mul_10s_10s_18_1_1_U137 mac_muladd_10s_10s_18ns_18_1_1_U187 mac_muladd_10s_10s_18ns_18_1_1_U187 mac_muladd_10s_10s_18ns_18_1_1_U237 mac_muladd_10s_10s_18ns_18_1_1_U237 acc_38_fu_15499_p2 mul_10s_10s_18_1_1_U138 mac_muladd_10s_9ns_18ns_18_1_1_U188 mac_muladd_10s_9ns_18ns_18_1_1_U188 mac_muladd_10s_8s_18ns_18_1_1_U238 mac_muladd_10s_8s_18ns_18_1_1_U238 mul_10s_9s_18_1_1_U139 mac_muladd_10s_10s_18ns_18_1_1_U189 mac_muladd_10s_10s_18ns_18_1_1_U189 mac_muladd_10s_10s_18ns_18_1_1_U239 mac_muladd_10s_10s_18ns_18_1_1_U239 mul_10s_9s_18_1_1_U140 mac_muladd_10s_10s_18ns_18_1_1_U190 mac_muladd_10s_10s_18ns_18_1_1_U190 mac_muladd_10s_10s_18ns_18_1_1_U240 mac_muladd_10s_10s_18ns_18_1_1_U240 mul_10s_9s_18_1_1_U141 mac_muladd_10s_10s_18ns_18_1_1_U191 mac_muladd_10s_10s_18ns_18_1_1_U191 mac_muladd_10s_10s_18ns_18_1_1_U241 mac_muladd_10s_10s_18ns_18_1_1_U241 mul_10s_9s_18_1_1_U142 mac_muladd_10s_10s_18ns_18_1_1_U192 mac_muladd_10s_10s_18ns_18_1_1_U192 mac_muladd_10s_10s_18ns_18_1_1_U242 mac_muladd_10s_10s_18ns_18_1_1_U242 acc_46_fu_15528_p2 mul_10s_8ns_18_1_1_U143 mac_muladd_10s_9s_18ns_18_1_1_U193 mac_muladd_10s_9s_18ns_18_1_1_U193 mac_muladd_10s_10s_18ns_18_1_1_U243 mac_muladd_10s_10s_18ns_18_1_1_U243 sub_ln196_12_fu_934_p2 sub_ln197_12_fu_940_p2 mul_10s_10s_18_1_1_U144 mac_muladd_10s_10s_18ns_18_1_1_U194 mac_muladd_10s_10s_18ns_18_1_1_U194 mac_muladd_10s_10s_18ns_18_1_1_U244 mac_muladd_10s_10s_18ns_18_1_1_U244 sub_ln196_13_fu_970_p2 sub_ln197_13_fu_976_p2 mul_10s_10s_18_1_1_U145 mac_muladd_10s_10s_18ns_18_1_1_U195 mac_muladd_10s_10s_18ns_18_1_1_U195 mac_muladd_10s_10s_18ns_18_1_1_U245 mac_muladd_10s_10s_18ns_18_1_1_U245 sub_ln196_14_fu_1006_p2 sub_ln197_14_fu_1012_p2 mul_10s_10s_18_1_1_U146 mac_muladd_10s_10s_18ns_18_1_1_U196 mac_muladd_10s_10s_18ns_18_1_1_U196 mac_muladd_10s_10s_18ns_18_1_1_U246 mac_muladd_10s_10s_18ns_18_1_1_U246 sub_ln196_15_fu_1042_p2 sub_ln197_15_fu_1048_p2 mul_10s_10s_18_1_1_U147 mac_muladd_10s_10s_18ns_18_1_1_U197 mac_muladd_10s_10s_18ns_18_1_1_U197 mac_muladd_10s_10s_18ns_18_1_1_U247 mac_muladd_10s_10s_18ns_18_1_1_U247 acc_54_fu_15557_p2 mul_10s_10s_18_1_1_U148 mac_muladd_10s_9ns_18ns_18_1_1_U198 mac_muladd_10s_9ns_18ns_18_1_1_U198 mac_muladd_10s_8s_18ns_18_1_1_U248 mac_muladd_10s_8s_18ns_18_1_1_U248 mul_10s_9s_18_1_1_U149 mac_muladd_10s_10s_18ns_18_1_1_U199 mac_muladd_10s_10s_18ns_18_1_1_U199 mac_muladd_10s_10s_18ns_18_1_1_U249 mac_muladd_10s_10s_18ns_18_1_1_U249 mul_10s_9s_18_1_1_U150 mac_muladd_10s_10s_18ns_18_1_1_U200 mac_muladd_10s_10s_18ns_18_1_1_U200 mac_muladd_10s_10s_18ns_18_1_1_U250 mac_muladd_10s_10s_18ns_18_1_1_U250 mul_10s_9s_18_1_1_U151 mac_muladd_10s_10s_18ns_18_1_1_U201 mac_muladd_10s_10s_18ns_18_1_1_U201 mac_muladd_10s_10s_18ns_18_1_1_U251 mac_muladd_10s_10s_18ns_18_1_1_U251 mul_10s_9s_18_1_1_U152 mac_muladd_10s_10s_18ns_18_1_1_U202 mac_muladd_10s_10s_18ns_18_1_1_U202 mac_muladd_10s_10s_18ns_18_1_1_U252 mac_muladd_10s_10s_18ns_18_1_1_U252 acc_62_fu_15586_p2 mul_10s_8ns_18_1_1_U153 mac_muladd_10s_9s_18ns_18_1_1_U203 mac_muladd_10s_9s_18ns_18_1_1_U203 mac_muladd_10s_10s_18ns_18_1_1_U253 mac_muladd_10s_10s_18ns_18_1_1_U253 sub_ln196_16_fu_1090_p2 sub_ln197_16_fu_1096_p2 mul_10s_10s_18_1_1_U154 mac_muladd_10s_10s_18ns_18_1_1_U204 mac_muladd_10s_10s_18ns_18_1_1_U204 mac_muladd_10s_10s_18ns_18_1_1_U254 mac_muladd_10s_10s_18ns_18_1_1_U254 sub_ln196_17_fu_1126_p2 sub_ln197_17_fu_1132_p2 mul_10s_10s_18_1_1_U155 mac_muladd_10s_10s_18ns_18_1_1_U205 mac_muladd_10s_10s_18ns_18_1_1_U205 mac_muladd_10s_10s_18ns_18_1_1_U255 mac_muladd_10s_10s_18ns_18_1_1_U255 sub_ln196_18_fu_1162_p2 sub_ln197_18_fu_1168_p2 mul_10s_10s_18_1_1_U156 mac_muladd_10s_10s_18ns_18_1_1_U206 mac_muladd_10s_10s_18ns_18_1_1_U206 mac_muladd_10s_10s_18ns_18_1_1_U256 mac_muladd_10s_10s_18ns_18_1_1_U256 sub_ln196_19_fu_1198_p2 sub_ln197_19_fu_1204_p2 mul_10s_10s_18_1_1_U157 mac_muladd_10s_10s_18ns_18_1_1_U207 mac_muladd_10s_10s_18ns_18_1_1_U207 mac_muladd_10s_10s_18ns_18_1_1_U257 mac_muladd_10s_10s_18ns_18_1_1_U257 acc_70_fu_15615_p2 mul_10s_10s_18_1_1_U158 mac_muladd_10s_9ns_18ns_18_1_1_U208 mac_muladd_10s_9ns_18ns_18_1_1_U208 mac_muladd_10s_8s_18ns_18_1_1_U258 mac_muladd_10s_8s_18ns_18_1_1_U258 mul_10s_9s_18_1_1_U159 mac_muladd_10s_10s_18ns_18_1_1_U209 mac_muladd_10s_10s_18ns_18_1_1_U209 mac_muladd_10s_10s_18ns_18_1_1_U259 mac_muladd_10s_10s_18ns_18_1_1_U259 mul_10s_9s_18_1_1_U160 mac_muladd_10s_10s_18ns_18_1_1_U210 mac_muladd_10s_10s_18ns_18_1_1_U210 mac_muladd_10s_10s_18ns_18_1_1_U260 mac_muladd_10s_10s_18ns_18_1_1_U260 mul_10s_9s_18_1_1_U161 mac_muladd_10s_10s_18ns_18_1_1_U211 mac_muladd_10s_10s_18ns_18_1_1_U211 mac_muladd_10s_10s_18ns_18_1_1_U261 mac_muladd_10s_10s_18ns_18_1_1_U261 mul_10s_9s_18_1_1_U162 mac_muladd_10s_10s_18ns_18_1_1_U212 mac_muladd_10s_10s_18ns_18_1_1_U212 mac_muladd_10s_10s_18ns_18_1_1_U262 mac_muladd_10s_10s_18ns_18_1_1_U262 acc_78_fu_15644_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>Block_entry28_proc_U0</InstName>
                    <ModuleName>Block_entry28_proc</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>186</ID>
                </Instance>
            </InstancesList>
            <BindInstances>sparse_arr_hash_reduce_out_9_c_U sparse_arr_hash_reduce_out_8_c_U sparse_arr_hash_reduce_out_7_c_U sparse_arr_hash_reduce_out_6_c_U sparse_arr_hash_reduce_out_5_c_U sparse_arr_hash_reduce_out_4_c_U sparse_arr_hash_reduce_out_3_c_U sparse_arr_hash_reduce_out_2_c_U sparse_arr_hash_reduce_out_1_c_U sparse_arr_hash_reduce_out_c_U sparse_arr_feat_reduce_out_U sparse_arr_feat_reduce_out_1_U sparse_arr_feat_reduce_out_2_U sparse_arr_feat_reduce_out_3_U sparse_arr_feat_reduce_out_4_U sparse_arr_hash_reduce_out_c12_channel_U sparse_arr_hash_reduce_out_1_c13_channel_U sparse_arr_hash_reduce_out_2_c14_channel_U sparse_arr_hash_reduce_out_3_c15_channel_U sparse_arr_hash_reduce_out_4_c16_channel_U sparse_arr_hash_reduce_out_5_c17_channel_U sparse_arr_hash_reduce_out_6_c18_channel_U sparse_arr_hash_reduce_out_7_c19_channel_U sparse_arr_hash_reduce_out_8_c20_channel_U sparse_arr_hash_reduce_out_9_c21_channel_U sparse_arr_feat_conv1_out_U sparse_arr_feat_conv1_out_1_U sparse_arr_feat_conv1_out_2_U sparse_arr_feat_conv1_out_3_U sparse_arr_feat_conv1_out_4_U sparse_arr_feat_conv1_out_5_U sparse_arr_feat_conv1_out_6_U sparse_arr_feat_conv1_out_7_U sparse_arr_feat_conv1_out_8_U sparse_arr_feat_conv1_out_9_U sparse_arr_feat_conv1_out_10_U sparse_arr_feat_conv1_out_11_U sparse_arr_feat_conv1_out_12_U sparse_arr_feat_conv1_out_13_U sparse_arr_feat_conv1_out_14_U sparse_arr_feat_conv2_out_U sparse_arr_feat_conv2_out_1_U sparse_arr_feat_conv2_out_2_U sparse_arr_feat_conv2_out_3_U sparse_arr_feat_conv2_out_4_U sparse_arr_feat_conv2_out_5_U sparse_arr_feat_conv2_out_6_U sparse_arr_feat_conv2_out_7_U sparse_arr_feat_conv2_out_8_U sparse_arr_feat_conv2_out_9_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>operator_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <TargetInitiationInterval>4294967295</TargetInitiationInterval>
                    <EstimatedClockPeriod>1.028</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineDepth>1</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>0</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>0</UTIL_FF>
                    <LUT>76</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_5_4</Name>
            <Loops>
                <MaxPixelsLoop/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.084</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>12</Best-caseLatency>
                    <Average-caseLatency>12</Average-caseLatency>
                    <Worst-caseLatency>12</Worst-caseLatency>
                    <Best-caseRealTimeLatency>60.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>60.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>60.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>12</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <MaxPixelsLoop>
                        <Name>MaxPixelsLoop</Name>
                        <Slack>3.65</Slack>
                        <TripCount>5</TripCount>
                        <Latency>10</Latency>
                        <AbsoluteTimeLatency>50.000 ns</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList>
                            <Instance>grp_operator_s_fu_1388</Instance>
                            <Instance>grp_operator_s_fu_1398</Instance>
                            <Instance>grp_operator_s_fu_1408</Instance>
                            <Instance>grp_operator_s_fu_1416</Instance>
                            <Instance>grp_operator_s_fu_1426</Instance>
                            <Instance>grp_operator_s_fu_1436</Instance>
                            <Instance>grp_operator_s_fu_1444</Instance>
                            <Instance>grp_operator_s_fu_1454</Instance>
                            <Instance>grp_operator_s_fu_1464</Instance>
                            <Instance>grp_operator_s_fu_1472</Instance>
                            <Instance>grp_operator_s_fu_1482</Instance>
                            <Instance>grp_operator_s_fu_1492</Instance>
                            <Instance>grp_operator_s_fu_1500</Instance>
                            <Instance>grp_operator_s_fu_1510</Instance>
                            <Instance>grp_operator_s_fu_1520</Instance>
                            <Instance>grp_operator_s_fu_1528</Instance>
                            <Instance>grp_operator_s_fu_1538</Instance>
                            <Instance>grp_operator_s_fu_1548</Instance>
                            <Instance>grp_operator_s_fu_1556</Instance>
                            <Instance>grp_operator_s_fu_1566</Instance>
                            <Instance>grp_operator_s_fu_1576</Instance>
                            <Instance>grp_operator_s_fu_1584</Instance>
                            <Instance>grp_operator_s_fu_1594</Instance>
                            <Instance>grp_operator_s_fu_1604</Instance>
                            <Instance>call_ret32_operator_s_fu_1612</Instance>
                            <Instance>call_ret33_operator_s_fu_1622</Instance>
                            <Instance>call_ret34_operator_s_fu_1632</Instance>
                            <Instance>call_ret35_operator_s_fu_1640</Instance>
                            <Instance>call_ret36_operator_s_fu_1650</Instance>
                            <Instance>call_ret37_operator_s_fu_1660</Instance>
                            <Instance>call_ret39_operator_s_fu_1668</Instance>
                            <Instance>call_ret40_operator_s_fu_1678</Instance>
                            <Instance>call_ret41_operator_s_fu_1688</Instance>
                            <Instance>call_ret42_operator_s_fu_1696</Instance>
                            <Instance>call_ret43_operator_s_fu_1706</Instance>
                            <Instance>call_ret44_operator_s_fu_1716</Instance>
                            <Instance>call_ret47_operator_s_fu_1724</Instance>
                            <Instance>call_ret48_operator_s_fu_1734</Instance>
                            <Instance>call_ret49_operator_s_fu_1744</Instance>
                            <Instance>call_ret50_operator_s_fu_1752</Instance>
                            <Instance>call_ret51_operator_s_fu_1762</Instance>
                            <Instance>call_ret52_operator_s_fu_1772</Instance>
                            <Instance>call_ret54_operator_s_fu_1780</Instance>
                            <Instance>call_ret55_operator_s_fu_1790</Instance>
                            <Instance>call_ret56_operator_s_fu_1800</Instance>
                            <Instance>call_ret57_operator_s_fu_1808</Instance>
                            <Instance>call_ret58_operator_s_fu_1818</Instance>
                            <Instance>call_ret59_operator_s_fu_1828</Instance>
                            <Instance>call_ret64_operator_s_fu_1836</Instance>
                            <Instance>call_ret65_operator_s_fu_1846</Instance>
                            <Instance>call_ret66_operator_s_fu_1856</Instance>
                            <Instance>call_ret67_operator_s_fu_1864</Instance>
                            <Instance>call_ret68_operator_s_fu_1874</Instance>
                            <Instance>call_ret69_operator_s_fu_1884</Instance>
                            <Instance>call_ret71_operator_s_fu_1892</Instance>
                            <Instance>call_ret72_operator_s_fu_1902</Instance>
                            <Instance>call_ret73_operator_s_fu_1912</Instance>
                            <Instance>call_ret74_operator_s_fu_1920</Instance>
                            <Instance>call_ret75_operator_s_fu_1930</Instance>
                            <Instance>call_ret76_operator_s_fu_1940</Instance>
                            <Instance>call_ret79_operator_s_fu_1948</Instance>
                            <Instance>call_ret80_operator_s_fu_1958</Instance>
                            <Instance>call_ret81_operator_s_fu_1968</Instance>
                            <Instance>call_ret82_operator_s_fu_1976</Instance>
                            <Instance>call_ret83_operator_s_fu_1986</Instance>
                            <Instance>call_ret84_operator_s_fu_1996</Instance>
                            <Instance>call_ret86_operator_s_fu_2004</Instance>
                            <Instance>call_ret87_operator_s_fu_2014</Instance>
                            <Instance>call_ret88_operator_s_fu_2024</Instance>
                            <Instance>call_ret89_operator_s_fu_2032</Instance>
                            <Instance>call_ret90_operator_s_fu_2042</Instance>
                            <Instance>call_ret91_operator_s_fu_2052</Instance>
                            <Instance>call_ret63_operator_s_fu_2064</Instance>
                            <Instance>call_ret98_operator_s_fu_2072</Instance>
                            <Instance>call_ret_operator_s_fu_2080</Instance>
                        </InstanceList>
                    </MaxPixelsLoop>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1676</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>9700</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="MaxPixelsLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln94_fu_3870_p2" SOURCE="firmware/hls_dummy.cpp:94" URAM="0" VARIABLE="add_ln94"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.591</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2</Best-caseLatency>
                    <Average-caseLatency>2</Average-caseLatency>
                    <Worst-caseLatency>2</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>571</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>14351</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_8ns_18_1_1_U10" SOURCE="firmware/hls_dummy.cpp:187" URAM="0" VARIABLE="mul_ln187"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln196_fu_326_p2" SOURCE="firmware/hls_dummy.cpp:196" URAM="0" VARIABLE="sub_ln196"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln197_fu_340_p2" SOURCE="firmware/hls_dummy.cpp:197" URAM="0" VARIABLE="sub_ln197"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_10s_18_1_1_U11" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln196_20_fu_398_p2" SOURCE="firmware/hls_dummy.cpp:196" URAM="0" VARIABLE="sub_ln196_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln197_20_fu_408_p2" SOURCE="firmware/hls_dummy.cpp:197" URAM="0" VARIABLE="sub_ln197_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_10s_18_1_1_U12" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_120"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln196_21_fu_460_p2" SOURCE="firmware/hls_dummy.cpp:196" URAM="0" VARIABLE="sub_ln196_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln197_21_fu_470_p2" SOURCE="firmware/hls_dummy.cpp:197" URAM="0" VARIABLE="sub_ln197_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_10s_18_1_1_U13" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_121"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln196_22_fu_522_p2" SOURCE="firmware/hls_dummy.cpp:196" URAM="0" VARIABLE="sub_ln196_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln197_22_fu_532_p2" SOURCE="firmware/hls_dummy.cpp:197" URAM="0" VARIABLE="sub_ln197_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_10s_18_1_1_U14" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_122"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="acc_85_fu_10121_p2" SOURCE="firmware/hls_dummy.cpp:203" URAM="0" VARIABLE="acc_85"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_10ns_18_1_1_U15" SOURCE="firmware/hls_dummy.cpp:187" URAM="0" VARIABLE="mul_ln187_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_10s_18_1_1_U16" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_123"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_10s_18_1_1_U17" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_124"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_10s_18_1_1_U18" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_125"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_10s_18_1_1_U19" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_126"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="acc_93_fu_10150_p2" SOURCE="firmware/hls_dummy.cpp:203" URAM="0" VARIABLE="acc_93"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_10s_18_1_1_U20" SOURCE="firmware/hls_dummy.cpp:187" URAM="0" VARIABLE="mul_ln187_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_10s_18_1_1_U21" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_127"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_10s_18_1_1_U22" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_128"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_10s_18_1_1_U23" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_129"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_10s_18_1_1_U24" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_130"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="acc_101_fu_10179_p2" SOURCE="firmware/hls_dummy.cpp:203" URAM="0" VARIABLE="acc_101"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_8ns_18_1_1_U25" SOURCE="firmware/hls_dummy.cpp:187" URAM="0" VARIABLE="mul_ln187_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln196_23_fu_586_p2" SOURCE="firmware/hls_dummy.cpp:196" URAM="0" VARIABLE="sub_ln196_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln197_23_fu_592_p2" SOURCE="firmware/hls_dummy.cpp:197" URAM="0" VARIABLE="sub_ln197_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_10s_18_1_1_U26" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_131"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln196_24_fu_628_p2" SOURCE="firmware/hls_dummy.cpp:196" URAM="0" VARIABLE="sub_ln196_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln197_24_fu_634_p2" SOURCE="firmware/hls_dummy.cpp:197" URAM="0" VARIABLE="sub_ln197_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_10s_18_1_1_U27" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_132"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln196_25_fu_676_p2" SOURCE="firmware/hls_dummy.cpp:196" URAM="0" VARIABLE="sub_ln196_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln197_25_fu_682_p2" SOURCE="firmware/hls_dummy.cpp:197" URAM="0" VARIABLE="sub_ln197_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_10s_18_1_1_U28" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_133"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln196_26_fu_724_p2" SOURCE="firmware/hls_dummy.cpp:196" URAM="0" VARIABLE="sub_ln196_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln197_26_fu_730_p2" SOURCE="firmware/hls_dummy.cpp:197" URAM="0" VARIABLE="sub_ln197_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_10s_18_1_1_U29" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_134"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="acc_109_fu_10208_p2" SOURCE="firmware/hls_dummy.cpp:203" URAM="0" VARIABLE="acc_109"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_10ns_18_1_1_U30" SOURCE="firmware/hls_dummy.cpp:187" URAM="0" VARIABLE="mul_ln187_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_10s_18_1_1_U31" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_135"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_10s_18_1_1_U32" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_136"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_10s_18_1_1_U33" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_137"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_10s_18_1_1_U34" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_138"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="acc_117_fu_10237_p2" SOURCE="firmware/hls_dummy.cpp:203" URAM="0" VARIABLE="acc_117"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_10s_18_1_1_U35" SOURCE="firmware/hls_dummy.cpp:187" URAM="0" VARIABLE="mul_ln187_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_10s_18_1_1_U36" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_139"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_10s_18_1_1_U37" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_140"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_10s_18_1_1_U38" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_141"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_10s_18_1_1_U39" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_142"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="acc_125_fu_10266_p2" SOURCE="firmware/hls_dummy.cpp:203" URAM="0" VARIABLE="acc_125"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_8ns_18_1_1_U40" SOURCE="firmware/hls_dummy.cpp:187" URAM="0" VARIABLE="mul_ln187_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln196_27_fu_784_p2" SOURCE="firmware/hls_dummy.cpp:196" URAM="0" VARIABLE="sub_ln196_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln197_27_fu_790_p2" SOURCE="firmware/hls_dummy.cpp:197" URAM="0" VARIABLE="sub_ln197_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_10s_18_1_1_U41" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_143"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln196_28_fu_826_p2" SOURCE="firmware/hls_dummy.cpp:196" URAM="0" VARIABLE="sub_ln196_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln197_28_fu_832_p2" SOURCE="firmware/hls_dummy.cpp:197" URAM="0" VARIABLE="sub_ln197_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_10s_18_1_1_U42" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_144"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln196_29_fu_862_p2" SOURCE="firmware/hls_dummy.cpp:196" URAM="0" VARIABLE="sub_ln196_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln197_29_fu_868_p2" SOURCE="firmware/hls_dummy.cpp:197" URAM="0" VARIABLE="sub_ln197_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_10s_18_1_1_U43" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_145"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln196_30_fu_910_p2" SOURCE="firmware/hls_dummy.cpp:196" URAM="0" VARIABLE="sub_ln196_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln197_30_fu_916_p2" SOURCE="firmware/hls_dummy.cpp:197" URAM="0" VARIABLE="sub_ln197_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_10s_18_1_1_U44" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_146"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="acc_133_fu_10295_p2" SOURCE="firmware/hls_dummy.cpp:203" URAM="0" VARIABLE="acc_133"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_10ns_18_1_1_U45" SOURCE="firmware/hls_dummy.cpp:187" URAM="0" VARIABLE="mul_ln187_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_10s_18_1_1_U46" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_147"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_10s_18_1_1_U47" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_148"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_10s_18_1_1_U48" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_149"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_10s_18_1_1_U49" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_150"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="acc_141_fu_10324_p2" SOURCE="firmware/hls_dummy.cpp:203" URAM="0" VARIABLE="acc_141"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_10s_18_1_1_U50" SOURCE="firmware/hls_dummy.cpp:187" URAM="0" VARIABLE="mul_ln187_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_10s_18_1_1_U51" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_151"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_10s_18_1_1_U52" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_152"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_10s_18_1_1_U53" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_153"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_10s_18_1_1_U54" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_154"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="acc_149_fu_10353_p2" SOURCE="firmware/hls_dummy.cpp:203" URAM="0" VARIABLE="acc_149"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_8ns_18_1_1_U55" SOURCE="firmware/hls_dummy.cpp:187" URAM="0" VARIABLE="mul_ln187_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln196_31_fu_970_p2" SOURCE="firmware/hls_dummy.cpp:196" URAM="0" VARIABLE="sub_ln196_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln197_31_fu_976_p2" SOURCE="firmware/hls_dummy.cpp:197" URAM="0" VARIABLE="sub_ln197_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_10s_18_1_1_U56" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_155"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln196_32_fu_1012_p2" SOURCE="firmware/hls_dummy.cpp:196" URAM="0" VARIABLE="sub_ln196_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln197_32_fu_1018_p2" SOURCE="firmware/hls_dummy.cpp:197" URAM="0" VARIABLE="sub_ln197_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_10s_18_1_1_U57" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_156"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln196_33_fu_1048_p2" SOURCE="firmware/hls_dummy.cpp:196" URAM="0" VARIABLE="sub_ln196_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln197_33_fu_1054_p2" SOURCE="firmware/hls_dummy.cpp:197" URAM="0" VARIABLE="sub_ln197_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_10s_18_1_1_U58" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_157"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln196_34_fu_1084_p2" SOURCE="firmware/hls_dummy.cpp:196" URAM="0" VARIABLE="sub_ln196_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln197_34_fu_1090_p2" SOURCE="firmware/hls_dummy.cpp:197" URAM="0" VARIABLE="sub_ln197_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_10s_18_1_1_U59" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_158"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="acc_157_fu_10382_p2" SOURCE="firmware/hls_dummy.cpp:203" URAM="0" VARIABLE="acc_157"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_10ns_18_1_1_U60" SOURCE="firmware/hls_dummy.cpp:187" URAM="0" VARIABLE="mul_ln187_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_10s_18_1_1_U61" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_159"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_10s_18_1_1_U62" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_160"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_10s_18_1_1_U63" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_161"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_10s_18_1_1_U64" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_162"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="acc_165_fu_10411_p2" SOURCE="firmware/hls_dummy.cpp:203" URAM="0" VARIABLE="acc_165"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_10s_18_1_1_U65" SOURCE="firmware/hls_dummy.cpp:187" URAM="0" VARIABLE="mul_ln187_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_10s_18_1_1_U66" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_163"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_10s_18_1_1_U67" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_164"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_10s_18_1_1_U68" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_165"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_10s_18_1_1_U69" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_166"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="acc_173_fu_10440_p2" SOURCE="firmware/hls_dummy.cpp:203" URAM="0" VARIABLE="acc_173"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_8ns_18_1_1_U70" SOURCE="firmware/hls_dummy.cpp:187" URAM="0" VARIABLE="mul_ln187_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln196_35_fu_1144_p2" SOURCE="firmware/hls_dummy.cpp:196" URAM="0" VARIABLE="sub_ln196_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln197_35_fu_1150_p2" SOURCE="firmware/hls_dummy.cpp:197" URAM="0" VARIABLE="sub_ln197_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_10s_18_1_1_U71" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_167"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln196_36_fu_1186_p2" SOURCE="firmware/hls_dummy.cpp:196" URAM="0" VARIABLE="sub_ln196_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln197_36_fu_1192_p2" SOURCE="firmware/hls_dummy.cpp:197" URAM="0" VARIABLE="sub_ln197_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_10s_18_1_1_U72" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_168"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln196_37_fu_1222_p2" SOURCE="firmware/hls_dummy.cpp:196" URAM="0" VARIABLE="sub_ln196_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln197_37_fu_1228_p2" SOURCE="firmware/hls_dummy.cpp:197" URAM="0" VARIABLE="sub_ln197_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_10s_18_1_1_U73" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_169"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln196_38_fu_1258_p2" SOURCE="firmware/hls_dummy.cpp:196" URAM="0" VARIABLE="sub_ln196_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln197_38_fu_1264_p2" SOURCE="firmware/hls_dummy.cpp:197" URAM="0" VARIABLE="sub_ln197_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_10s_18_1_1_U74" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_170"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="acc_181_fu_10469_p2" SOURCE="firmware/hls_dummy.cpp:203" URAM="0" VARIABLE="acc_181"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_10ns_18_1_1_U75" SOURCE="firmware/hls_dummy.cpp:187" URAM="0" VARIABLE="mul_ln187_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_10s_18_1_1_U76" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_171"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_10s_18_1_1_U77" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_172"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_10s_18_1_1_U78" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_173"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_10s_18_1_1_U79" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_174"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="acc_189_fu_10498_p2" SOURCE="firmware/hls_dummy.cpp:203" URAM="0" VARIABLE="acc_189"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_10s_18_1_1_U80" SOURCE="firmware/hls_dummy.cpp:187" URAM="0" VARIABLE="mul_ln187_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_10s_18_1_1_U81" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_175"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_10s_18_1_1_U82" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_176"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_10s_18_1_1_U83" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_177"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_10s_18_1_1_U84" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_178"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="acc_197_fu_10527_p2" SOURCE="firmware/hls_dummy.cpp:203" URAM="0" VARIABLE="acc_197"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.330</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4</Best-caseLatency>
                    <Average-caseLatency>4</Average-caseLatency>
                    <Worst-caseLatency>4</Worst-caseLatency>
                    <Best-caseRealTimeLatency>20.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>20.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>20.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>100</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1848</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>17312</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_8ns_18_1_1_U113" SOURCE="firmware/hls_dummy.cpp:187" URAM="0" VARIABLE="mul_ln187"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_9s_18ns_18_1_1_U163" SOURCE="firmware/hls_dummy.cpp:187" URAM="0" VARIABLE="mul_ln187_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_9s_18ns_18_1_1_U163" SOURCE="firmware/hls_dummy.cpp:187" URAM="0" VARIABLE="add_ln187"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_10s_18ns_18_1_1_U213" SOURCE="firmware/hls_dummy.cpp:187" URAM="0" VARIABLE="mul_ln187_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_10s_18ns_18_1_1_U213" SOURCE="firmware/hls_dummy.cpp:187" URAM="0" VARIABLE="add_ln187_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln196_fu_362_p2" SOURCE="firmware/hls_dummy.cpp:196" URAM="0" VARIABLE="sub_ln196"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln197_fu_376_p2" SOURCE="firmware/hls_dummy.cpp:197" URAM="0" VARIABLE="sub_ln197"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_10s_18_1_1_U114" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_10s_18ns_18_1_1_U164" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_10s_18ns_18_1_1_U164" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="add_ln152"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_10s_18ns_18_1_1_U214" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_10s_18ns_18_1_1_U214" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="add_ln152_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln196_1_fu_422_p2" SOURCE="firmware/hls_dummy.cpp:196" URAM="0" VARIABLE="sub_ln196_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln197_1_fu_432_p2" SOURCE="firmware/hls_dummy.cpp:197" URAM="0" VARIABLE="sub_ln197_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_10s_18_1_1_U115" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_10s_18ns_18_1_1_U165" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_10s_18ns_18_1_1_U165" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="add_ln152_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_10s_18ns_18_1_1_U215" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_10s_18ns_18_1_1_U215" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="add_ln152_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln196_2_fu_478_p2" SOURCE="firmware/hls_dummy.cpp:196" URAM="0" VARIABLE="sub_ln196_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln197_2_fu_488_p2" SOURCE="firmware/hls_dummy.cpp:197" URAM="0" VARIABLE="sub_ln197_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_10s_18_1_1_U116" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_10s_18ns_18_1_1_U166" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_10s_18ns_18_1_1_U166" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="add_ln152_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_10s_18ns_18_1_1_U216" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_10s_18ns_18_1_1_U216" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="add_ln152_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln196_3_fu_534_p2" SOURCE="firmware/hls_dummy.cpp:196" URAM="0" VARIABLE="sub_ln196_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln197_3_fu_544_p2" SOURCE="firmware/hls_dummy.cpp:197" URAM="0" VARIABLE="sub_ln197_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_10s_18_1_1_U117" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_10s_18ns_18_1_1_U167" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_10s_18ns_18_1_1_U167" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="add_ln152_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_10s_18ns_18_1_1_U217" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_10s_18ns_18_1_1_U217" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="add_ln152_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="acc_6_fu_15383_p2" SOURCE="firmware/hls_dummy.cpp:203" URAM="0" VARIABLE="acc_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_10s_18_1_1_U118" SOURCE="firmware/hls_dummy.cpp:187" URAM="0" VARIABLE="mul_ln187_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_9ns_18ns_18_1_1_U168" SOURCE="firmware/hls_dummy.cpp:187" URAM="0" VARIABLE="mul_ln187_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_9ns_18ns_18_1_1_U168" SOURCE="firmware/hls_dummy.cpp:187" URAM="0" VARIABLE="add_ln187_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_8s_18ns_18_1_1_U218" SOURCE="firmware/hls_dummy.cpp:187" URAM="0" VARIABLE="mul_ln187_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_8s_18ns_18_1_1_U218" SOURCE="firmware/hls_dummy.cpp:187" URAM="0" VARIABLE="add_ln187_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_9s_18_1_1_U119" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_10s_18ns_18_1_1_U169" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_10s_18ns_18_1_1_U169" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="add_ln152_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_10s_18ns_18_1_1_U219" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_10s_18ns_18_1_1_U219" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="add_ln152_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_9s_18_1_1_U120" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_10s_18ns_18_1_1_U170" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_10s_18ns_18_1_1_U170" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="add_ln152_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_10s_18ns_18_1_1_U220" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_10s_18ns_18_1_1_U220" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="add_ln152_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_9s_18_1_1_U121" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_10s_18ns_18_1_1_U171" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_10s_18ns_18_1_1_U171" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="add_ln152_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_10s_18ns_18_1_1_U221" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_10s_18ns_18_1_1_U221" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="add_ln152_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_9s_18_1_1_U122" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_10s_18ns_18_1_1_U172" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_10s_18ns_18_1_1_U172" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="add_ln152_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_10s_18ns_18_1_1_U222" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_10s_18ns_18_1_1_U222" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="add_ln152_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="acc_14_fu_15412_p2" SOURCE="firmware/hls_dummy.cpp:203" URAM="0" VARIABLE="acc_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_8ns_18_1_1_U123" SOURCE="firmware/hls_dummy.cpp:187" URAM="0" VARIABLE="mul_ln187_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_9s_18ns_18_1_1_U173" SOURCE="firmware/hls_dummy.cpp:187" URAM="0" VARIABLE="mul_ln187_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_9s_18ns_18_1_1_U173" SOURCE="firmware/hls_dummy.cpp:187" URAM="0" VARIABLE="add_ln187_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_10s_18ns_18_1_1_U223" SOURCE="firmware/hls_dummy.cpp:187" URAM="0" VARIABLE="mul_ln187_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_10s_18ns_18_1_1_U223" SOURCE="firmware/hls_dummy.cpp:187" URAM="0" VARIABLE="add_ln187_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln196_4_fu_586_p2" SOURCE="firmware/hls_dummy.cpp:196" URAM="0" VARIABLE="sub_ln196_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln197_4_fu_592_p2" SOURCE="firmware/hls_dummy.cpp:197" URAM="0" VARIABLE="sub_ln197_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_10s_18_1_1_U124" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_10s_18ns_18_1_1_U174" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_10s_18ns_18_1_1_U174" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="add_ln152_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_10s_18ns_18_1_1_U224" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_10s_18ns_18_1_1_U224" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="add_ln152_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln196_5_fu_622_p2" SOURCE="firmware/hls_dummy.cpp:196" URAM="0" VARIABLE="sub_ln196_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln197_5_fu_628_p2" SOURCE="firmware/hls_dummy.cpp:197" URAM="0" VARIABLE="sub_ln197_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_10s_18_1_1_U125" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_10s_18ns_18_1_1_U175" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_10s_18ns_18_1_1_U175" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="add_ln152_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_10s_18ns_18_1_1_U225" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_10s_18ns_18_1_1_U225" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="add_ln152_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln196_6_fu_670_p2" SOURCE="firmware/hls_dummy.cpp:196" URAM="0" VARIABLE="sub_ln196_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln197_6_fu_676_p2" SOURCE="firmware/hls_dummy.cpp:197" URAM="0" VARIABLE="sub_ln197_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_10s_18_1_1_U126" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_10s_18ns_18_1_1_U176" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_10s_18ns_18_1_1_U176" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="add_ln152_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_10s_18ns_18_1_1_U226" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_10s_18ns_18_1_1_U226" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="add_ln152_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln196_7_fu_718_p2" SOURCE="firmware/hls_dummy.cpp:196" URAM="0" VARIABLE="sub_ln196_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln197_7_fu_724_p2" SOURCE="firmware/hls_dummy.cpp:197" URAM="0" VARIABLE="sub_ln197_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_10s_18_1_1_U127" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_10s_18ns_18_1_1_U177" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_10s_18ns_18_1_1_U177" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="add_ln152_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_10s_18ns_18_1_1_U227" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_10s_18ns_18_1_1_U227" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="add_ln152_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="acc_22_fu_15441_p2" SOURCE="firmware/hls_dummy.cpp:203" URAM="0" VARIABLE="acc_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_10s_18_1_1_U128" SOURCE="firmware/hls_dummy.cpp:187" URAM="0" VARIABLE="mul_ln187_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_9ns_18ns_18_1_1_U178" SOURCE="firmware/hls_dummy.cpp:187" URAM="0" VARIABLE="mul_ln187_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_9ns_18ns_18_1_1_U178" SOURCE="firmware/hls_dummy.cpp:187" URAM="0" VARIABLE="add_ln187_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_8s_18ns_18_1_1_U228" SOURCE="firmware/hls_dummy.cpp:187" URAM="0" VARIABLE="mul_ln187_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_8s_18ns_18_1_1_U228" SOURCE="firmware/hls_dummy.cpp:187" URAM="0" VARIABLE="add_ln187_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_9s_18_1_1_U129" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_10s_18ns_18_1_1_U179" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_10s_18ns_18_1_1_U179" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="add_ln152_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_10s_18ns_18_1_1_U229" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_10s_18ns_18_1_1_U229" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="add_ln152_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_9s_18_1_1_U130" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_10s_18ns_18_1_1_U180" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_10s_18ns_18_1_1_U180" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="add_ln152_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_10s_18ns_18_1_1_U230" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_10s_18ns_18_1_1_U230" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="add_ln152_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_9s_18_1_1_U131" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_10s_18ns_18_1_1_U181" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_10s_18ns_18_1_1_U181" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="add_ln152_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_10s_18ns_18_1_1_U231" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_10s_18ns_18_1_1_U231" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="add_ln152_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_9s_18_1_1_U132" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_10s_18ns_18_1_1_U182" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_10s_18ns_18_1_1_U182" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="add_ln152_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_10s_18ns_18_1_1_U232" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_10s_18ns_18_1_1_U232" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="add_ln152_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="acc_30_fu_15470_p2" SOURCE="firmware/hls_dummy.cpp:203" URAM="0" VARIABLE="acc_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_8ns_18_1_1_U133" SOURCE="firmware/hls_dummy.cpp:187" URAM="0" VARIABLE="mul_ln187_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_9s_18ns_18_1_1_U183" SOURCE="firmware/hls_dummy.cpp:187" URAM="0" VARIABLE="mul_ln187_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_9s_18ns_18_1_1_U183" SOURCE="firmware/hls_dummy.cpp:187" URAM="0" VARIABLE="add_ln187_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_10s_18ns_18_1_1_U233" SOURCE="firmware/hls_dummy.cpp:187" URAM="0" VARIABLE="mul_ln187_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_10s_18ns_18_1_1_U233" SOURCE="firmware/hls_dummy.cpp:187" URAM="0" VARIABLE="add_ln187_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln196_8_fu_766_p2" SOURCE="firmware/hls_dummy.cpp:196" URAM="0" VARIABLE="sub_ln196_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln197_8_fu_772_p2" SOURCE="firmware/hls_dummy.cpp:197" URAM="0" VARIABLE="sub_ln197_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_10s_18_1_1_U134" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_10s_18ns_18_1_1_U184" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_10s_18ns_18_1_1_U184" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="add_ln152_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_10s_18ns_18_1_1_U234" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_10s_18ns_18_1_1_U234" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="add_ln152_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln196_9_fu_802_p2" SOURCE="firmware/hls_dummy.cpp:196" URAM="0" VARIABLE="sub_ln196_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln197_9_fu_808_p2" SOURCE="firmware/hls_dummy.cpp:197" URAM="0" VARIABLE="sub_ln197_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_10s_18_1_1_U135" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_10s_18ns_18_1_1_U185" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_10s_18ns_18_1_1_U185" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="add_ln152_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_10s_18ns_18_1_1_U235" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_10s_18ns_18_1_1_U235" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="add_ln152_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln196_10_fu_838_p2" SOURCE="firmware/hls_dummy.cpp:196" URAM="0" VARIABLE="sub_ln196_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln197_10_fu_844_p2" SOURCE="firmware/hls_dummy.cpp:197" URAM="0" VARIABLE="sub_ln197_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_10s_18_1_1_U136" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_10s_18ns_18_1_1_U186" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_10s_18ns_18_1_1_U186" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="add_ln152_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_10s_18ns_18_1_1_U236" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_10s_18ns_18_1_1_U236" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="add_ln152_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln196_11_fu_886_p2" SOURCE="firmware/hls_dummy.cpp:196" URAM="0" VARIABLE="sub_ln196_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln197_11_fu_892_p2" SOURCE="firmware/hls_dummy.cpp:197" URAM="0" VARIABLE="sub_ln197_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_10s_18_1_1_U137" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_10s_18ns_18_1_1_U187" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_10s_18ns_18_1_1_U187" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="add_ln152_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_10s_18ns_18_1_1_U237" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_10s_18ns_18_1_1_U237" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="add_ln152_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="acc_38_fu_15499_p2" SOURCE="firmware/hls_dummy.cpp:203" URAM="0" VARIABLE="acc_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_10s_18_1_1_U138" SOURCE="firmware/hls_dummy.cpp:187" URAM="0" VARIABLE="mul_ln187_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_9ns_18ns_18_1_1_U188" SOURCE="firmware/hls_dummy.cpp:187" URAM="0" VARIABLE="mul_ln187_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_9ns_18ns_18_1_1_U188" SOURCE="firmware/hls_dummy.cpp:187" URAM="0" VARIABLE="add_ln187_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_8s_18ns_18_1_1_U238" SOURCE="firmware/hls_dummy.cpp:187" URAM="0" VARIABLE="mul_ln187_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_8s_18ns_18_1_1_U238" SOURCE="firmware/hls_dummy.cpp:187" URAM="0" VARIABLE="add_ln187_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_9s_18_1_1_U139" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_10s_18ns_18_1_1_U189" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_10s_18ns_18_1_1_U189" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="add_ln152_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_10s_18ns_18_1_1_U239" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_10s_18ns_18_1_1_U239" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="add_ln152_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_9s_18_1_1_U140" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_10s_18ns_18_1_1_U190" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_64"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_10s_18ns_18_1_1_U190" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="add_ln152_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_10s_18ns_18_1_1_U240" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_65"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_10s_18ns_18_1_1_U240" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="add_ln152_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_9s_18_1_1_U141" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_66"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_10s_18ns_18_1_1_U191" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_67"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_10s_18ns_18_1_1_U191" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="add_ln152_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_10s_18ns_18_1_1_U241" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_68"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_10s_18ns_18_1_1_U241" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="add_ln152_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_9s_18_1_1_U142" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_69"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_10s_18ns_18_1_1_U192" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_70"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_10s_18ns_18_1_1_U192" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="add_ln152_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_10s_18ns_18_1_1_U242" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_10s_18ns_18_1_1_U242" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="add_ln152_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="acc_46_fu_15528_p2" SOURCE="firmware/hls_dummy.cpp:203" URAM="0" VARIABLE="acc_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_8ns_18_1_1_U143" SOURCE="firmware/hls_dummy.cpp:187" URAM="0" VARIABLE="mul_ln187_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_9s_18ns_18_1_1_U193" SOURCE="firmware/hls_dummy.cpp:187" URAM="0" VARIABLE="mul_ln187_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_9s_18ns_18_1_1_U193" SOURCE="firmware/hls_dummy.cpp:187" URAM="0" VARIABLE="add_ln187_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_10s_18ns_18_1_1_U243" SOURCE="firmware/hls_dummy.cpp:187" URAM="0" VARIABLE="mul_ln187_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_10s_18ns_18_1_1_U243" SOURCE="firmware/hls_dummy.cpp:187" URAM="0" VARIABLE="add_ln187_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln196_12_fu_934_p2" SOURCE="firmware/hls_dummy.cpp:196" URAM="0" VARIABLE="sub_ln196_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln197_12_fu_940_p2" SOURCE="firmware/hls_dummy.cpp:197" URAM="0" VARIABLE="sub_ln197_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_10s_18_1_1_U144" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_10s_18ns_18_1_1_U194" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_73"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_10s_18ns_18_1_1_U194" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="add_ln152_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_10s_18ns_18_1_1_U244" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_74"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_10s_18ns_18_1_1_U244" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="add_ln152_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln196_13_fu_970_p2" SOURCE="firmware/hls_dummy.cpp:196" URAM="0" VARIABLE="sub_ln196_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln197_13_fu_976_p2" SOURCE="firmware/hls_dummy.cpp:197" URAM="0" VARIABLE="sub_ln197_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_10s_18_1_1_U145" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_75"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_10s_18ns_18_1_1_U195" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_76"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_10s_18ns_18_1_1_U195" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="add_ln152_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_10s_18ns_18_1_1_U245" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_77"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_10s_18ns_18_1_1_U245" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="add_ln152_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln196_14_fu_1006_p2" SOURCE="firmware/hls_dummy.cpp:196" URAM="0" VARIABLE="sub_ln196_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln197_14_fu_1012_p2" SOURCE="firmware/hls_dummy.cpp:197" URAM="0" VARIABLE="sub_ln197_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_10s_18_1_1_U146" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_78"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_10s_18ns_18_1_1_U196" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_79"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_10s_18ns_18_1_1_U196" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="add_ln152_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_10s_18ns_18_1_1_U246" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_80"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_10s_18ns_18_1_1_U246" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="add_ln152_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln196_15_fu_1042_p2" SOURCE="firmware/hls_dummy.cpp:196" URAM="0" VARIABLE="sub_ln196_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln197_15_fu_1048_p2" SOURCE="firmware/hls_dummy.cpp:197" URAM="0" VARIABLE="sub_ln197_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_10s_18_1_1_U147" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_81"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_10s_18ns_18_1_1_U197" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_82"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_10s_18ns_18_1_1_U197" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="add_ln152_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_10s_18ns_18_1_1_U247" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_83"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_10s_18ns_18_1_1_U247" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="add_ln152_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="acc_54_fu_15557_p2" SOURCE="firmware/hls_dummy.cpp:203" URAM="0" VARIABLE="acc_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_10s_18_1_1_U148" SOURCE="firmware/hls_dummy.cpp:187" URAM="0" VARIABLE="mul_ln187_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_9ns_18ns_18_1_1_U198" SOURCE="firmware/hls_dummy.cpp:187" URAM="0" VARIABLE="mul_ln187_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_9ns_18ns_18_1_1_U198" SOURCE="firmware/hls_dummy.cpp:187" URAM="0" VARIABLE="add_ln187_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_8s_18ns_18_1_1_U248" SOURCE="firmware/hls_dummy.cpp:187" URAM="0" VARIABLE="mul_ln187_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_8s_18ns_18_1_1_U248" SOURCE="firmware/hls_dummy.cpp:187" URAM="0" VARIABLE="add_ln187_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_9s_18_1_1_U149" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_84"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_10s_18ns_18_1_1_U199" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_85"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_10s_18ns_18_1_1_U199" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="add_ln152_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_10s_18ns_18_1_1_U249" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_86"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_10s_18ns_18_1_1_U249" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="add_ln152_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_9s_18_1_1_U150" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_87"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_10s_18ns_18_1_1_U200" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_88"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_10s_18ns_18_1_1_U200" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="add_ln152_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_10s_18ns_18_1_1_U250" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_89"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_10s_18ns_18_1_1_U250" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="add_ln152_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_9s_18_1_1_U151" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_90"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_10s_18ns_18_1_1_U201" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_91"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_10s_18ns_18_1_1_U201" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="add_ln152_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_10s_18ns_18_1_1_U251" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_92"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_10s_18ns_18_1_1_U251" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="add_ln152_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_9s_18_1_1_U152" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_93"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_10s_18ns_18_1_1_U202" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_94"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_10s_18ns_18_1_1_U202" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="add_ln152_62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_10s_18ns_18_1_1_U252" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_95"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_10s_18ns_18_1_1_U252" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="add_ln152_63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="acc_62_fu_15586_p2" SOURCE="firmware/hls_dummy.cpp:203" URAM="0" VARIABLE="acc_62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_8ns_18_1_1_U153" SOURCE="firmware/hls_dummy.cpp:187" URAM="0" VARIABLE="mul_ln187_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_9s_18ns_18_1_1_U203" SOURCE="firmware/hls_dummy.cpp:187" URAM="0" VARIABLE="mul_ln187_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_9s_18ns_18_1_1_U203" SOURCE="firmware/hls_dummy.cpp:187" URAM="0" VARIABLE="add_ln187_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_10s_18ns_18_1_1_U253" SOURCE="firmware/hls_dummy.cpp:187" URAM="0" VARIABLE="mul_ln187_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_10s_18ns_18_1_1_U253" SOURCE="firmware/hls_dummy.cpp:187" URAM="0" VARIABLE="add_ln187_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln196_16_fu_1090_p2" SOURCE="firmware/hls_dummy.cpp:196" URAM="0" VARIABLE="sub_ln196_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln197_16_fu_1096_p2" SOURCE="firmware/hls_dummy.cpp:197" URAM="0" VARIABLE="sub_ln197_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_10s_18_1_1_U154" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_96"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_10s_18ns_18_1_1_U204" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_97"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_10s_18ns_18_1_1_U204" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="add_ln152_64"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_10s_18ns_18_1_1_U254" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_98"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_10s_18ns_18_1_1_U254" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="add_ln152_65"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln196_17_fu_1126_p2" SOURCE="firmware/hls_dummy.cpp:196" URAM="0" VARIABLE="sub_ln196_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln197_17_fu_1132_p2" SOURCE="firmware/hls_dummy.cpp:197" URAM="0" VARIABLE="sub_ln197_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_10s_18_1_1_U155" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_99"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_10s_18ns_18_1_1_U205" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_100"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_10s_18ns_18_1_1_U205" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="add_ln152_66"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_10s_18ns_18_1_1_U255" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_101"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_10s_18ns_18_1_1_U255" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="add_ln152_67"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln196_18_fu_1162_p2" SOURCE="firmware/hls_dummy.cpp:196" URAM="0" VARIABLE="sub_ln196_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln197_18_fu_1168_p2" SOURCE="firmware/hls_dummy.cpp:197" URAM="0" VARIABLE="sub_ln197_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_10s_18_1_1_U156" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_102"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_10s_18ns_18_1_1_U206" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_103"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_10s_18ns_18_1_1_U206" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="add_ln152_68"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_10s_18ns_18_1_1_U256" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_104"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_10s_18ns_18_1_1_U256" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="add_ln152_69"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln196_19_fu_1198_p2" SOURCE="firmware/hls_dummy.cpp:196" URAM="0" VARIABLE="sub_ln196_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln197_19_fu_1204_p2" SOURCE="firmware/hls_dummy.cpp:197" URAM="0" VARIABLE="sub_ln197_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_10s_18_1_1_U157" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_105"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_10s_18ns_18_1_1_U207" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_106"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_10s_18ns_18_1_1_U207" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="add_ln152_70"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_10s_18ns_18_1_1_U257" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_107"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_10s_18ns_18_1_1_U257" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="add_ln152_71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="acc_70_fu_15615_p2" SOURCE="firmware/hls_dummy.cpp:203" URAM="0" VARIABLE="acc_70"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_10s_18_1_1_U158" SOURCE="firmware/hls_dummy.cpp:187" URAM="0" VARIABLE="mul_ln187_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_9ns_18ns_18_1_1_U208" SOURCE="firmware/hls_dummy.cpp:187" URAM="0" VARIABLE="mul_ln187_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_9ns_18ns_18_1_1_U208" SOURCE="firmware/hls_dummy.cpp:187" URAM="0" VARIABLE="add_ln187_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_8s_18ns_18_1_1_U258" SOURCE="firmware/hls_dummy.cpp:187" URAM="0" VARIABLE="mul_ln187_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_8s_18ns_18_1_1_U258" SOURCE="firmware/hls_dummy.cpp:187" URAM="0" VARIABLE="add_ln187_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_9s_18_1_1_U159" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_108"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_10s_18ns_18_1_1_U209" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_109"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_10s_18ns_18_1_1_U209" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="add_ln152_72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_10s_18ns_18_1_1_U259" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_110"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_10s_18ns_18_1_1_U259" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="add_ln152_73"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_9s_18_1_1_U160" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_111"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_10s_18ns_18_1_1_U210" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_112"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_10s_18ns_18_1_1_U210" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="add_ln152_74"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_10s_18ns_18_1_1_U260" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_113"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_10s_18ns_18_1_1_U260" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="add_ln152_75"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_9s_18_1_1_U161" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_114"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_10s_18ns_18_1_1_U211" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_115"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_10s_18ns_18_1_1_U211" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="add_ln152_76"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_10s_18ns_18_1_1_U261" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_116"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_10s_18ns_18_1_1_U261" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="add_ln152_77"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_9s_18_1_1_U162" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_117"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_10s_18ns_18_1_1_U212" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_118"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_10s_18ns_18_1_1_U212" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="add_ln152_78"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_10s_18ns_18_1_1_U262" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_119"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_10s_18ns_18_1_1_U262" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="add_ln152_79"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="acc_78_fu_15644_p2" SOURCE="firmware/hls_dummy.cpp:203" URAM="0" VARIABLE="acc_78"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Block_entry28_proc</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>1.429</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>102</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>101</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>hls_dummy</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.591</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>21</Best-caseLatency>
                    <Average-caseLatency>21</Average-caseLatency>
                    <Worst-caseLatency>21</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.105 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.105 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.105 us</Worst-caseRealTimeLatency>
                    <DataflowPipelineThroughput>13</DataflowPipelineThroughput>
                    <PipelineInitiationInterval>13</PipelineInitiationInterval>
                    <PipelineType>dataflow</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>100</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>5557</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>42928</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="sparse_arr_hash_reduce_out_9_c_U" SOURCE="" URAM="0" VARIABLE="sparse_arr_hash_reduce_out_9_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="sparse_arr_hash_reduce_out_8_c_U" SOURCE="" URAM="0" VARIABLE="sparse_arr_hash_reduce_out_8_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="sparse_arr_hash_reduce_out_7_c_U" SOURCE="" URAM="0" VARIABLE="sparse_arr_hash_reduce_out_7_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="sparse_arr_hash_reduce_out_6_c_U" SOURCE="" URAM="0" VARIABLE="sparse_arr_hash_reduce_out_6_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="sparse_arr_hash_reduce_out_5_c_U" SOURCE="" URAM="0" VARIABLE="sparse_arr_hash_reduce_out_5_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="sparse_arr_hash_reduce_out_4_c_U" SOURCE="" URAM="0" VARIABLE="sparse_arr_hash_reduce_out_4_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="sparse_arr_hash_reduce_out_3_c_U" SOURCE="" URAM="0" VARIABLE="sparse_arr_hash_reduce_out_3_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="sparse_arr_hash_reduce_out_2_c_U" SOURCE="" URAM="0" VARIABLE="sparse_arr_hash_reduce_out_2_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="sparse_arr_hash_reduce_out_1_c_U" SOURCE="" URAM="0" VARIABLE="sparse_arr_hash_reduce_out_1_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="sparse_arr_hash_reduce_out_c_U" SOURCE="" URAM="0" VARIABLE="sparse_arr_hash_reduce_out_c"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="sparse_arr_feat_reduce_out_U" SOURCE="firmware/hls_dummy.cpp:372" URAM="0" VARIABLE="sparse_arr_feat_reduce_out"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="sparse_arr_feat_reduce_out_1_U" SOURCE="firmware/hls_dummy.cpp:372" URAM="0" VARIABLE="sparse_arr_feat_reduce_out_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="sparse_arr_feat_reduce_out_2_U" SOURCE="firmware/hls_dummy.cpp:372" URAM="0" VARIABLE="sparse_arr_feat_reduce_out_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="sparse_arr_feat_reduce_out_3_U" SOURCE="firmware/hls_dummy.cpp:372" URAM="0" VARIABLE="sparse_arr_feat_reduce_out_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="sparse_arr_feat_reduce_out_4_U" SOURCE="firmware/hls_dummy.cpp:372" URAM="0" VARIABLE="sparse_arr_feat_reduce_out_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="sparse_arr_hash_reduce_out_c12_channel_U" SOURCE="firmware/hls_dummy.cpp:372" URAM="0" VARIABLE="sparse_arr_hash_reduce_out_c12_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="sparse_arr_hash_reduce_out_1_c13_channel_U" SOURCE="firmware/hls_dummy.cpp:372" URAM="0" VARIABLE="sparse_arr_hash_reduce_out_1_c13_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="sparse_arr_hash_reduce_out_2_c14_channel_U" SOURCE="firmware/hls_dummy.cpp:372" URAM="0" VARIABLE="sparse_arr_hash_reduce_out_2_c14_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="sparse_arr_hash_reduce_out_3_c15_channel_U" SOURCE="firmware/hls_dummy.cpp:372" URAM="0" VARIABLE="sparse_arr_hash_reduce_out_3_c15_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="sparse_arr_hash_reduce_out_4_c16_channel_U" SOURCE="firmware/hls_dummy.cpp:372" URAM="0" VARIABLE="sparse_arr_hash_reduce_out_4_c16_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="sparse_arr_hash_reduce_out_5_c17_channel_U" SOURCE="firmware/hls_dummy.cpp:372" URAM="0" VARIABLE="sparse_arr_hash_reduce_out_5_c17_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="sparse_arr_hash_reduce_out_6_c18_channel_U" SOURCE="firmware/hls_dummy.cpp:372" URAM="0" VARIABLE="sparse_arr_hash_reduce_out_6_c18_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="sparse_arr_hash_reduce_out_7_c19_channel_U" SOURCE="firmware/hls_dummy.cpp:372" URAM="0" VARIABLE="sparse_arr_hash_reduce_out_7_c19_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="sparse_arr_hash_reduce_out_8_c20_channel_U" SOURCE="firmware/hls_dummy.cpp:372" URAM="0" VARIABLE="sparse_arr_hash_reduce_out_8_c20_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="sparse_arr_hash_reduce_out_9_c21_channel_U" SOURCE="firmware/hls_dummy.cpp:372" URAM="0" VARIABLE="sparse_arr_hash_reduce_out_9_c21_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="sparse_arr_feat_conv1_out_U" SOURCE="firmware/hls_dummy.cpp:376" URAM="0" VARIABLE="sparse_arr_feat_conv1_out"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="sparse_arr_feat_conv1_out_1_U" SOURCE="firmware/hls_dummy.cpp:376" URAM="0" VARIABLE="sparse_arr_feat_conv1_out_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="sparse_arr_feat_conv1_out_2_U" SOURCE="firmware/hls_dummy.cpp:376" URAM="0" VARIABLE="sparse_arr_feat_conv1_out_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="sparse_arr_feat_conv1_out_3_U" SOURCE="firmware/hls_dummy.cpp:376" URAM="0" VARIABLE="sparse_arr_feat_conv1_out_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="sparse_arr_feat_conv1_out_4_U" SOURCE="firmware/hls_dummy.cpp:376" URAM="0" VARIABLE="sparse_arr_feat_conv1_out_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="sparse_arr_feat_conv1_out_5_U" SOURCE="firmware/hls_dummy.cpp:376" URAM="0" VARIABLE="sparse_arr_feat_conv1_out_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="sparse_arr_feat_conv1_out_6_U" SOURCE="firmware/hls_dummy.cpp:376" URAM="0" VARIABLE="sparse_arr_feat_conv1_out_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="sparse_arr_feat_conv1_out_7_U" SOURCE="firmware/hls_dummy.cpp:376" URAM="0" VARIABLE="sparse_arr_feat_conv1_out_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="sparse_arr_feat_conv1_out_8_U" SOURCE="firmware/hls_dummy.cpp:376" URAM="0" VARIABLE="sparse_arr_feat_conv1_out_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="sparse_arr_feat_conv1_out_9_U" SOURCE="firmware/hls_dummy.cpp:376" URAM="0" VARIABLE="sparse_arr_feat_conv1_out_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="sparse_arr_feat_conv1_out_10_U" SOURCE="firmware/hls_dummy.cpp:376" URAM="0" VARIABLE="sparse_arr_feat_conv1_out_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="sparse_arr_feat_conv1_out_11_U" SOURCE="firmware/hls_dummy.cpp:376" URAM="0" VARIABLE="sparse_arr_feat_conv1_out_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="sparse_arr_feat_conv1_out_12_U" SOURCE="firmware/hls_dummy.cpp:376" URAM="0" VARIABLE="sparse_arr_feat_conv1_out_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="sparse_arr_feat_conv1_out_13_U" SOURCE="firmware/hls_dummy.cpp:376" URAM="0" VARIABLE="sparse_arr_feat_conv1_out_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="sparse_arr_feat_conv1_out_14_U" SOURCE="firmware/hls_dummy.cpp:376" URAM="0" VARIABLE="sparse_arr_feat_conv1_out_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="sparse_arr_feat_conv2_out_U" SOURCE="firmware/hls_dummy.cpp:380" URAM="0" VARIABLE="sparse_arr_feat_conv2_out"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="sparse_arr_feat_conv2_out_1_U" SOURCE="firmware/hls_dummy.cpp:380" URAM="0" VARIABLE="sparse_arr_feat_conv2_out_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="sparse_arr_feat_conv2_out_2_U" SOURCE="firmware/hls_dummy.cpp:380" URAM="0" VARIABLE="sparse_arr_feat_conv2_out_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="sparse_arr_feat_conv2_out_3_U" SOURCE="firmware/hls_dummy.cpp:380" URAM="0" VARIABLE="sparse_arr_feat_conv2_out_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="sparse_arr_feat_conv2_out_4_U" SOURCE="firmware/hls_dummy.cpp:380" URAM="0" VARIABLE="sparse_arr_feat_conv2_out_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="sparse_arr_feat_conv2_out_5_U" SOURCE="firmware/hls_dummy.cpp:380" URAM="0" VARIABLE="sparse_arr_feat_conv2_out_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="sparse_arr_feat_conv2_out_6_U" SOURCE="firmware/hls_dummy.cpp:380" URAM="0" VARIABLE="sparse_arr_feat_conv2_out_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="sparse_arr_feat_conv2_out_7_U" SOURCE="firmware/hls_dummy.cpp:380" URAM="0" VARIABLE="sparse_arr_feat_conv2_out_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="sparse_arr_feat_conv2_out_8_U" SOURCE="firmware/hls_dummy.cpp:380" URAM="0" VARIABLE="sparse_arr_feat_conv2_out_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="sparse_arr_feat_conv2_out_9_U" SOURCE="firmware/hls_dummy.cpp:380" URAM="0" VARIABLE="sparse_arr_feat_conv2_out_9"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands>
        <config_schedule enable_dsp_full_reg="0"/>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="x_in" index="0" direction="in" srcType="ap_fixed&lt;10, 2, AP_TRN, AP_WRAP, 0&gt;*" srcSize="16">
            <hwRefs>
                <hwRef type="port" interface="x_in" name="x_in" usage="data" direction="in"/>
                <hwRef type="port" interface="x_in_ap_vld" name="x_in_ap_vld" usage="control" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="layer2_out" index="1" direction="out" srcType="ap_fixed&lt;10, 2, AP_TRN, AP_WRAP, 0&gt;*" srcSize="16">
            <hwRefs>
                <hwRef type="port" interface="layer2_out_0" name="layer2_out_0" usage="data" direction="out"/>
                <hwRef type="port" interface="layer2_out_0_ap_vld" name="layer2_out_0_ap_vld" usage="control" direction="out"/>
                <hwRef type="port" interface="layer2_out_1" name="layer2_out_1" usage="data" direction="out"/>
                <hwRef type="port" interface="layer2_out_1_ap_vld" name="layer2_out_1_ap_vld" usage="control" direction="out"/>
                <hwRef type="port" interface="layer2_out_2" name="layer2_out_2" usage="data" direction="out"/>
                <hwRef type="port" interface="layer2_out_2_ap_vld" name="layer2_out_2_ap_vld" usage="control" direction="out"/>
                <hwRef type="port" interface="layer2_out_3" name="layer2_out_3" usage="data" direction="out"/>
                <hwRef type="port" interface="layer2_out_3_ap_vld" name="layer2_out_3_ap_vld" usage="control" direction="out"/>
                <hwRef type="port" interface="layer2_out_4" name="layer2_out_4" usage="data" direction="out"/>
                <hwRef type="port" interface="layer2_out_4_ap_vld" name="layer2_out_4_ap_vld" usage="control" direction="out"/>
                <hwRef type="port" interface="layer2_out_5" name="layer2_out_5" usage="data" direction="out"/>
                <hwRef type="port" interface="layer2_out_5_ap_vld" name="layer2_out_5_ap_vld" usage="control" direction="out"/>
                <hwRef type="port" interface="layer2_out_6" name="layer2_out_6" usage="data" direction="out"/>
                <hwRef type="port" interface="layer2_out_6_ap_vld" name="layer2_out_6_ap_vld" usage="control" direction="out"/>
                <hwRef type="port" interface="layer2_out_7" name="layer2_out_7" usage="data" direction="out"/>
                <hwRef type="port" interface="layer2_out_7_ap_vld" name="layer2_out_7_ap_vld" usage="control" direction="out"/>
                <hwRef type="port" interface="layer2_out_8" name="layer2_out_8" usage="data" direction="out"/>
                <hwRef type="port" interface="layer2_out_8_ap_vld" name="layer2_out_8_ap_vld" usage="control" direction="out"/>
                <hwRef type="port" interface="layer2_out_9" name="layer2_out_9" usage="data" direction="out"/>
                <hwRef type="port" interface="layer2_out_9_ap_vld" name="layer2_out_9_ap_vld" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="x_in" type="data" busTypeName="data" protocol="ap_vld" mode="slave" dataWidth="1000">
            <portMaps>
                <portMap portMapName="x_in">DATA</portMap>
            </portMaps>
            <ports>
                <port>x_in</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_vld" register_option="0" argName="x_in"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="layer2_out_0" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="10">
            <portMaps>
                <portMap portMapName="layer2_out_0">DATA</portMap>
            </portMaps>
            <ports>
                <port>layer2_out_0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_vld" register_option="0" argName="layer2_out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="layer2_out_1" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="10">
            <portMaps>
                <portMap portMapName="layer2_out_1">DATA</portMap>
            </portMaps>
            <ports>
                <port>layer2_out_1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_vld" register_option="0" argName="layer2_out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="layer2_out_2" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="10">
            <portMaps>
                <portMap portMapName="layer2_out_2">DATA</portMap>
            </portMaps>
            <ports>
                <port>layer2_out_2</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_vld" register_option="0" argName="layer2_out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="layer2_out_3" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="10">
            <portMaps>
                <portMap portMapName="layer2_out_3">DATA</portMap>
            </portMaps>
            <ports>
                <port>layer2_out_3</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_vld" register_option="0" argName="layer2_out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="layer2_out_4" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="10">
            <portMaps>
                <portMap portMapName="layer2_out_4">DATA</portMap>
            </portMaps>
            <ports>
                <port>layer2_out_4</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_vld" register_option="0" argName="layer2_out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="layer2_out_5" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="10">
            <portMaps>
                <portMap portMapName="layer2_out_5">DATA</portMap>
            </portMaps>
            <ports>
                <port>layer2_out_5</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_vld" register_option="0" argName="layer2_out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="layer2_out_6" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="10">
            <portMaps>
                <portMap portMapName="layer2_out_6">DATA</portMap>
            </portMaps>
            <ports>
                <port>layer2_out_6</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_vld" register_option="0" argName="layer2_out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="layer2_out_7" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="10">
            <portMaps>
                <portMap portMapName="layer2_out_7">DATA</portMap>
            </portMaps>
            <ports>
                <port>layer2_out_7</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_vld" register_option="0" argName="layer2_out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="layer2_out_8" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="10">
            <portMaps>
                <portMap portMapName="layer2_out_8">DATA</portMap>
            </portMaps>
            <ports>
                <port>layer2_out_8</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_vld" register_option="0" argName="layer2_out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="layer2_out_9" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="10">
            <portMaps>
                <portMap portMapName="layer2_out_9">DATA</portMap>
            </portMaps>
            <ports>
                <port>layer2_out_9</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_vld" register_option="0" argName="layer2_out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="Other Ports">
                <table>
                    <keys size="4">Port, Mode, Direction, Bitwidth</keys>
                    <column name="layer2_out_0">ap_vld, out, 10</column>
                    <column name="layer2_out_1">ap_vld, out, 10</column>
                    <column name="layer2_out_2">ap_vld, out, 10</column>
                    <column name="layer2_out_3">ap_vld, out, 10</column>
                    <column name="layer2_out_4">ap_vld, out, 10</column>
                    <column name="layer2_out_5">ap_vld, out, 10</column>
                    <column name="layer2_out_6">ap_vld, out, 10</column>
                    <column name="layer2_out_7">ap_vld, out, 10</column>
                    <column name="layer2_out_8">ap_vld, out, 10</column>
                    <column name="layer2_out_9">ap_vld, out, 10</column>
                    <column name="x_in">ap_vld, in, 1000</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst">reset, ap_rst</column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start</column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="x_in">in, ap_fixed&lt;10 2 AP_TRN AP_WRAP 0&gt;*</column>
                    <column name="layer2_out">out, ap_fixed&lt;10 2 AP_TRN AP_WRAP 0&gt;*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="3">Argument, HW Interface, HW Type</keys>
                    <column name="x_in">x_in, port</column>
                    <column name="x_in">x_in_ap_vld, port</column>
                    <column name="layer2_out">layer2_out_0, port</column>
                    <column name="layer2_out">layer2_out_0_ap_vld, port</column>
                    <column name="layer2_out">layer2_out_1, port</column>
                    <column name="layer2_out">layer2_out_1_ap_vld, port</column>
                    <column name="layer2_out">layer2_out_2, port</column>
                    <column name="layer2_out">layer2_out_2_ap_vld, port</column>
                    <column name="layer2_out">layer2_out_3, port</column>
                    <column name="layer2_out">layer2_out_3_ap_vld, port</column>
                    <column name="layer2_out">layer2_out_4, port</column>
                    <column name="layer2_out">layer2_out_4_ap_vld, port</column>
                    <column name="layer2_out">layer2_out_5, port</column>
                    <column name="layer2_out">layer2_out_5_ap_vld, port</column>
                    <column name="layer2_out">layer2_out_6, port</column>
                    <column name="layer2_out">layer2_out_6_ap_vld, port</column>
                    <column name="layer2_out">layer2_out_7, port</column>
                    <column name="layer2_out">layer2_out_7_ap_vld, port</column>
                    <column name="layer2_out">layer2_out_8, port</column>
                    <column name="layer2_out">layer2_out_8_ap_vld, port</column>
                    <column name="layer2_out">layer2_out_9, port</column>
                    <column name="layer2_out">layer2_out_9_ap_vld, port</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=ZZZ.html</ResolutionUrl>
    <PragmaReport>
        <Pragma type="inline" location="firmware/hls_dummy.cpp:35" status="valid" parentFunction="find_active" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="firmware/hls_dummy.cpp:68" status="valid" parentFunction="sparse_input_reduce" variable="j_h_arr" isDirective="0" options="variable=j_h_arr type=complete dim=0"/>
        <Pragma type="array_partition" location="firmware/hls_dummy.cpp:69" status="valid" parentFunction="sparse_input_reduce" variable="j_w_arr" isDirective="0" options="variable=j_w_arr type=complete dim=0"/>
        <Pragma type="array_partition" location="firmware/hls_dummy.cpp:70" status="valid" parentFunction="sparse_input_reduce" variable="pair_arr" isDirective="0" options="variable=pair_arr type=complete dim=0"/>
        <Pragma type="unroll" location="firmware/hls_dummy.cpp:75" status="valid" parentFunction="sparse_input_reduce" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="firmware/hls_dummy.cpp:95" status="valid" parentFunction="sparse_input_reduce" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="firmware/hls_dummy.cpp:105" status="valid" parentFunction="sparse_input_reduce" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="firmware/hls_dummy.cpp:128" status="valid" parentFunction="mult_for_sparse_conv_kernel3" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="firmware/hls_dummy.cpp:132" status="valid" parentFunction="mult_for_sparse_conv_kernel3" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="firmware/hls_dummy.cpp:175" status="valid" parentFunction="sparse_conv" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="firmware/hls_dummy.cpp:180" status="valid" parentFunction="sparse_conv" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="firmware/hls_dummy.cpp:186" status="valid" parentFunction="sparse_conv" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="firmware/hls_dummy.cpp:193" status="valid" parentFunction="sparse_conv" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="firmware/hls_dummy.cpp:211" status="valid" parentFunction="sparse_relu" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="firmware/hls_dummy.cpp:244" status="valid" parentFunction="sparse_pooling_avg" variable="hash_tmp" isDirective="0" options="variable=hash_tmp type=complete dim=0"/>
        <Pragma type="unroll" location="firmware/hls_dummy.cpp:247" status="valid" parentFunction="sparse_pooling_avg" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="firmware/hls_dummy.cpp:257" status="valid" parentFunction="sparse_pooling_avg" variable="sparse_arr_feat_in_copy" isDirective="0" options="variable=sparse_arr_feat_in_copy type=complete dim=0"/>
        <Pragma type="unroll" location="firmware/hls_dummy.cpp:259" status="valid" parentFunction="sparse_pooling_avg" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="firmware/hls_dummy.cpp:267" status="valid" parentFunction="sparse_pooling_avg" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="firmware/hls_dummy.cpp:275" status="valid" parentFunction="sparse_pooling_avg" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="firmware/hls_dummy.cpp:281" status="valid" parentFunction="sparse_pooling_avg" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="firmware/hls_dummy.cpp:314" status="valid" parentFunction="sparse_flatten" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="firmware/hls_dummy.cpp:320" status="valid" parentFunction="sparse_flatten" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="firmware/hls_dummy.cpp:328" status="valid" parentFunction="sparse_flatten" variable="" isDirective="0" options=""/>
        <Pragma type="array_reshape" location="firmware/hls_dummy.cpp:346" status="valid" parentFunction="hls_dummy" variable="x_in" isDirective="0" options="variable=x_in complete dim=0"/>
        <Pragma type="array_partition" location="firmware/hls_dummy.cpp:347" status="valid" parentFunction="hls_dummy" variable="layer2_out" isDirective="0" options="variable=layer2_out complete dim=0"/>
        <Pragma type="interface" location="firmware/hls_dummy.cpp:348" status="valid" parentFunction="hls_dummy" variable="x_in,layer2_out" isDirective="0" options="ap_vld port=x_in,layer2_out"/>
        <Pragma type="dataflow" location="firmware/hls_dummy.cpp:349" status="warning" parentFunction="hls_dummy" variable="" isDirective="0" options="">
            <Msg msg_id="214-114" msg_severity="WARNING" msg_body="Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region"/>
        </Pragma>
        <Pragma type="array_partition" location="firmware/hls_dummy.cpp:370" status="valid" parentFunction="hls_dummy" variable="sparse_arr_feat_reduce_out" isDirective="0" options="variable=sparse_arr_feat_reduce_out complete dim=0"/>
        <Pragma type="array_partition" location="firmware/hls_dummy.cpp:371" status="valid" parentFunction="hls_dummy" variable="sparse_arr_hash_reduce_out" isDirective="0" options="variable=sparse_arr_hash_reduce_out complete dim=0"/>
        <Pragma type="array_partition" location="firmware/hls_dummy.cpp:375" status="valid" parentFunction="hls_dummy" variable="sparse_arr_feat_conv1_out" isDirective="0" options="variable=sparse_arr_feat_conv1_out complete dim=0"/>
        <Pragma type="array_partition" location="firmware/hls_dummy.cpp:379" status="valid" parentFunction="hls_dummy" variable="sparse_arr_feat_conv2_out" isDirective="0" options="variable=sparse_arr_feat_conv2_out complete dim=0"/>
        <Pragma type="unroll" location="firmware/hls_dummy.cpp:383" status="valid" parentFunction="hls_dummy" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="firmware/nnet_utils/nnet_conv1d_latency.h:19" status="valid" parentFunction="conv_1d_latency_cl" variable="data_buf" isDirective="0" options="variable=data_buf complete dim=0"/>
        <Pragma type="array_partition" location="firmware/nnet_utils/nnet_conv1d_latency.h:22" status="valid" parentFunction="conv_1d_latency_cl" variable="mult" isDirective="0" options="variable=mult complete"/>
        <Pragma type="array_partition" location="firmware/nnet_utils/nnet_conv1d_latency.h:25" status="valid" parentFunction="conv_1d_latency_cl" variable="acc" isDirective="0" options="variable=acc complete"/>
        <Pragma type="array_partition" location="firmware/nnet_utils/nnet_conv1d_latency.h:27" status="valid" parentFunction="conv_1d_latency_cl" variable="weights" isDirective="0" options="variable=weights complete"/>
        <Pragma type="array_partition" location="firmware/nnet_utils/nnet_conv1d_latency.h:28" status="valid" parentFunction="conv_1d_latency_cl" variable="biases" isDirective="0" options="variable=biases complete"/>
        <Pragma type="allocation" location="firmware/nnet_utils/nnet_conv1d_latency.h:31" status="valid" parentFunction="conv_1d_latency_cl" variable="" isDirective="0" options="operation instances=mul limit=CONFIG_T::mult_config::multiplier_limit"/>
        <Pragma type="pipeline" location="firmware/nnet_utils/nnet_conv1d_latency.h:35" status="valid" parentFunction="conv_1d_latency_cl" variable="" isDirective="0" options="II=CONFIG_T::reuse_factor rewind"/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_conv1d_latency.h:41" status="valid" parentFunction="conv_1d_latency_cl" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_conv1d_latency.h:48" status="valid" parentFunction="conv_1d_latency_cl" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_conv1d_latency.h:52" status="valid" parentFunction="conv_1d_latency_cl" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_conv1d_latency.h:62" status="valid" parentFunction="conv_1d_latency_cl" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_conv1d_latency.h:69" status="valid" parentFunction="conv_1d_latency_cl" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_conv1d_latency.h:72" status="valid" parentFunction="conv_1d_latency_cl" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_conv1d_latency.h:80" status="valid" parentFunction="conv_1d_latency_cl" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="firmware/nnet_utils/nnet_conv1d_latency.h:98" status="valid" parentFunction="pointwise_conv_1d_latency_cl" variable="mult" isDirective="0" options="variable=mult complete dim=0"/>
        <Pragma type="array_partition" location="firmware/nnet_utils/nnet_conv1d_latency.h:99" status="valid" parentFunction="pointwise_conv_1d_latency_cl" variable="acc" isDirective="0" options="variable=acc complete dim=0"/>
        <Pragma type="function_instantiate" location="firmware/nnet_utils/nnet_conv1d_latency.h:102" status="valid" parentFunction="pointwise_conv_1d_latency_cl" variable="weights,biases" isDirective="0" options="variable=weights,biases"/>
        <Pragma type="pipeline" location="firmware/nnet_utils/nnet_conv1d_latency.h:105" status="valid" parentFunction="pointwise_conv_1d_latency_cl" variable="" isDirective="0" options="II=CONFIG_T::reuse_factor"/>
        <Pragma type="array_partition" location="firmware/nnet_utils/nnet_conv1d_latency.h:106" status="valid" parentFunction="pointwise_conv_1d_latency_cl" variable="weights" isDirective="0" options="variable=weights complete dim=0"/>
        <Pragma type="array_partition" location="firmware/nnet_utils/nnet_conv1d_latency.h:107" status="valid" parentFunction="pointwise_conv_1d_latency_cl" variable="biases" isDirective="0" options="variable=biases complete dim=0"/>
        <Pragma type="allocation" location="firmware/nnet_utils/nnet_conv1d_latency.h:110" status="valid" parentFunction="pointwise_conv_1d_latency_cl" variable="" isDirective="0" options="operation instances=mul limit=CONFIG_T::mult_config::multiplier_limit"/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_conv1d_latency.h:119" status="valid" parentFunction="pointwise_conv_1d_latency_cl" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_conv1d_latency.h:138" status="valid" parentFunction="pointwise_conv_1d_latency_cl" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_conv1d_latency.h:160" status="valid" parentFunction="pointwise_conv_1d_latency_cl" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="firmware/nnet_utils/nnet_conv2d_latency.h:20" status="valid" parentFunction="conv_2d_latency_cl" variable="data_buf" isDirective="0" options="variable=data_buf complete dim=0"/>
        <Pragma type="array_partition" location="firmware/nnet_utils/nnet_conv2d_latency.h:23" status="valid" parentFunction="conv_2d_latency_cl" variable="mult" isDirective="0" options="variable=mult complete"/>
        <Pragma type="array_partition" location="firmware/nnet_utils/nnet_conv2d_latency.h:26" status="valid" parentFunction="conv_2d_latency_cl" variable="acc" isDirective="0" options="variable=acc complete"/>
        <Pragma type="array_partition" location="firmware/nnet_utils/nnet_conv2d_latency.h:28" status="valid" parentFunction="conv_2d_latency_cl" variable="weights" isDirective="0" options="variable=weights complete"/>
        <Pragma type="array_partition" location="firmware/nnet_utils/nnet_conv2d_latency.h:29" status="valid" parentFunction="conv_2d_latency_cl" variable="biases" isDirective="0" options="variable=biases complete"/>
        <Pragma type="allocation" location="firmware/nnet_utils/nnet_conv2d_latency.h:32" status="valid" parentFunction="conv_2d_latency_cl" variable="" isDirective="0" options="operation instances=mul limit=CONFIG_T::mult_config::multiplier_limit"/>
        <Pragma type="pipeline" location="firmware/nnet_utils/nnet_conv2d_latency.h:36" status="valid" parentFunction="conv_2d_latency_cl" variable="" isDirective="0" options="II=CONFIG_T::reuse_factor rewind"/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_conv2d_latency.h:42" status="valid" parentFunction="conv_2d_latency_cl" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_conv2d_latency.h:49" status="valid" parentFunction="conv_2d_latency_cl" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_conv2d_latency.h:53" status="valid" parentFunction="conv_2d_latency_cl" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_conv2d_latency.h:63" status="valid" parentFunction="conv_2d_latency_cl" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_conv2d_latency.h:70" status="valid" parentFunction="conv_2d_latency_cl" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_conv2d_latency.h:73" status="valid" parentFunction="conv_2d_latency_cl" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_conv2d_latency.h:81" status="valid" parentFunction="conv_2d_latency_cl" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="firmware/nnet_utils/nnet_conv2d_resource.h:33" status="valid" parentFunction="conv_2d_resource_cl" variable="data_buf" isDirective="0" options="variable=data_buf complete dim=0"/>
        <Pragma type="array_partition" location="firmware/nnet_utils/nnet_conv2d_resource.h:35" status="valid" parentFunction="conv_2d_resource_cl" variable="biases" isDirective="0" options="variable=biases complete"/>
        <Pragma type="array_partition" location="firmware/nnet_utils/nnet_conv2d_resource.h:38" status="valid" parentFunction="conv_2d_resource_cl" variable="acc" isDirective="0" options="variable=acc complete dim=0"/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_conv2d_resource.h:48" status="valid" parentFunction="conv_2d_resource_cl" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_conv2d_resource.h:52" status="valid" parentFunction="conv_2d_resource_cl" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="firmware/nnet_utils/nnet_conv2d_resource.h:59" status="valid" parentFunction="conv_2d_resource_cl" variable="" isDirective="0" options="II=1 rewind"/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_conv2d_resource.h:67" status="valid" parentFunction="conv_2d_resource_cl" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_conv2d_resource.h:71" status="valid" parentFunction="conv_2d_resource_cl" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_conv2d_resource.h:95" status="valid" parentFunction="conv_2d_resource_cl" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_conv2d_resource.h:99" status="valid" parentFunction="conv_2d_resource_cl" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="firmware/nnet_utils/nnet_conv2d_stream.h:21" status="valid" parentFunction="conv_2d_buffer_latency_cl" variable="" isDirective="0" options="variable = line_buffer complete dim = 2"/>
        <Pragma type="loop_flatten" location="firmware/nnet_utils/nnet_conv2d_stream.h:27" status="valid" parentFunction="conv_2d_buffer_latency_cl" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="firmware/nnet_utils/nnet_conv2d_stream.h:28" status="valid" parentFunction="conv_2d_buffer_latency_cl" variable="" isDirective="0" options="II=CONFIG_T::reuse_factor"/>
        <Pragma type="array_partition" location="firmware/nnet_utils/nnet_conv2d_stream.h:48" status="valid" parentFunction="conv_2d_buffer_resource_cl" variable="" isDirective="0" options="variable = line_buffer complete dim = 2"/>
        <Pragma type="loop_flatten" location="firmware/nnet_utils/nnet_conv2d_stream.h:54" status="valid" parentFunction="conv_2d_buffer_resource_cl" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="firmware/nnet_utils/nnet_conv2d_stream.h:73" status="valid" parentFunction="conv_2d_cl" variable="" isDirective="0" options="recursive"/>
        <Pragma type="inline" location="firmware/nnet_utils/nnet_conv_stream.h:17" status="valid" parentFunction="scale_index_k_gte_s" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="firmware/nnet_utils/nnet_conv_stream.h:38" status="valid" parentFunction="scale_index_k_lt_s" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="firmware/nnet_utils/nnet_conv_stream.h:61" status="valid" parentFunction="scale_index" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="firmware/nnet_utils/nnet_conv_stream.h:74" status="valid" parentFunction="scale_index" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="firmware/nnet_utils/nnet_conv_stream.h:84" status="valid" parentFunction="mult_buffer" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="firmware/nnet_utils/nnet_conv_stream.h:87" status="valid" parentFunction="mult_buffer" variable="" isDirective="0" options="variable = data complete"/>
        <Pragma type="array_partition" location="firmware/nnet_utils/nnet_conv_stream.h:89" status="valid" parentFunction="mult_buffer" variable="" isDirective="0" options="variable = res complete"/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_conv_stream.h:93" status="valid" parentFunction="mult_buffer" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="firmware/nnet_utils/nnet_conv_stream.h:97" status="valid" parentFunction="mult_buffer" variable="" isDirective="0" options="recursive"/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_conv_stream.h:103" status="valid" parentFunction="mult_buffer" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="firmware/nnet_utils/nnet_conv_stream.h:129" status="valid" parentFunction="compute_output_encoded" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="firmware/nnet_utils/nnet_conv_stream.h:133" status="valid" parentFunction="compute_output_encoded" variable="" isDirective="0" options="II = CONFIG_T::reuse_factor"/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_conv_stream.h:136" status="valid" parentFunction="compute_output_encoded" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_conv_stream.h:139" status="valid" parentFunction="compute_output_encoded" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="firmware/nnet_utils/nnet_conv_stream.h:156" status="valid" parentFunction="kernel_shift_1d" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="firmware/nnet_utils/nnet_conv_stream.h:162" status="valid" parentFunction="kernel_shift_1d" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_conv_stream.h:165" status="valid" parentFunction="kernel_shift_1d" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_conv_stream.h:175" status="valid" parentFunction="kernel_shift_1d" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="firmware/nnet_utils/nnet_conv_stream.h:184" status="valid" parentFunction="kernel_shift_2d" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="firmware/nnet_utils/nnet_conv_stream.h:190" status="valid" parentFunction="kernel_shift_2d" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_conv_stream.h:206" status="valid" parentFunction="kernel_shift_2d" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="firmware/nnet_utils/nnet_conv_stream.h:221" status="valid" parentFunction="shift_line_buffer" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="firmware/nnet_utils/nnet_conv_stream.h:225" status="valid" parentFunction="shift_line_buffer" variable="" isDirective="0" options="variable = shift_buffer complete dim = 0"/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_conv_stream.h:229" status="valid" parentFunction="shift_line_buffer" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_conv_stream.h:240" status="valid" parentFunction="shift_line_buffer" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="firmware/nnet_utils/nnet_conv_stream.h:258" status="valid" parentFunction="compute_output_buffer_2d" variable="" isDirective="0" options="OFF"/>
        <Pragma type="array_partition" location="firmware/nnet_utils/nnet_conv_stream.h:272" status="valid" parentFunction="compute_output_buffer_2d" variable="" isDirective="0" options="variable = kernel_data complete"/>
        <Pragma type="array_partition" location="firmware/nnet_utils/nnet_conv_stream.h:275" status="valid" parentFunction="compute_output_buffer_2d" variable="" isDirective="0" options="variable = res_out complete dim = 0"/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_conv_stream.h:294" status="valid" parentFunction="compute_output_buffer_2d" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="firmware/nnet_utils/nnet_conv_stream.h:328" status="valid" parentFunction="compute_output_buffer_1d" variable="" isDirective="0" options="OFF"/>
        <Pragma type="array_partition" location="firmware/nnet_utils/nnet_conv_stream.h:338" status="valid" parentFunction="compute_output_buffer_1d" variable="" isDirective="0" options="variable = kernel_data complete"/>
        <Pragma type="array_partition" location="firmware/nnet_utils/nnet_conv_stream.h:341" status="valid" parentFunction="compute_output_buffer_1d" variable="" isDirective="0" options="variable = res_out complete dim = 0"/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_conv_stream.h:360" status="valid" parentFunction="compute_output_buffer_1d" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="firmware/nnet_utils/nnet_dense.h:44" status="valid" parentFunction="dense" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="firmware/nnet_utils/nnet_dense.h:53" status="valid" parentFunction="dense" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="firmware/nnet_utils/nnet_dense.h:64" status="valid" parentFunction="dense" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="firmware/nnet_utils/nnet_dense.h:75" status="valid" parentFunction="dense" variable="" isDirective="0" options=""/>
        <Pragma type="function_instantiate" location="firmware/nnet_utils/nnet_dense_latency.h:21" status="valid" parentFunction="dense_latency" variable="weights,biases" isDirective="0" options="variable=weights,biases"/>
        <Pragma type="pipeline" location="firmware/nnet_utils/nnet_dense_latency.h:26" status="valid" parentFunction="dense_latency" variable="" isDirective="0" options="II=CONFIG_T::reuse_factor"/>
        <Pragma type="array_partition" location="firmware/nnet_utils/nnet_dense_latency.h:29" status="valid" parentFunction="dense_latency" variable="biases" isDirective="0" options="variable=biases complete"/>
        <Pragma type="array_partition" location="firmware/nnet_utils/nnet_dense_latency.h:30" status="valid" parentFunction="dense_latency" variable="mult" isDirective="0" options="variable=mult complete"/>
        <Pragma type="array_partition" location="firmware/nnet_utils/nnet_dense_latency.h:31" status="valid" parentFunction="dense_latency" variable="acc" isDirective="0" options="variable=acc complete"/>
        <Pragma type="allocation" location="firmware/nnet_utils/nnet_dense_latency.h:33" status="valid" parentFunction="dense_latency" variable="" isDirective="0" options="operation instances=mul limit=CONFIG_T::multiplier_limit"/>
        <Pragma type="function_instantiate" location="firmware/nnet_utils/nnet_dense_resource.h:28" status="valid" parentFunction="dense_resource_rf_leq_nin" variable="weights,biases" isDirective="0" options="variable=weights,biases"/>
        <Pragma type="array_reshape" location="firmware/nnet_utils/nnet_dense_resource.h:29" status="valid" parentFunction="dense_resource_rf_leq_nin" variable="weights" isDirective="0" options="variable=weights block factor=block_factor"/>
        <Pragma type="array_partition" location="firmware/nnet_utils/nnet_dense_resource.h:30" status="valid" parentFunction="dense_resource_rf_leq_nin" variable="biases" isDirective="0" options="variable=biases complete"/>
        <Pragma type="resource" location="firmware/nnet_utils/nnet_dense_resource.h:33" status="warning" parentFunction="dense_resource_rf_leq_nin" variable="weights" isDirective="0" options="variable=weights core=ROM_nP_BRAM">
            <Msg msg_id="207-5531" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="array_partition" location="firmware/nnet_utils/nnet_dense_resource.h:37" status="valid" parentFunction="dense_resource_rf_leq_nin" variable="acc" isDirective="0" options="variable=acc complete"/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_dense_resource.h:41" status="valid" parentFunction="dense_resource_rf_leq_nin" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="firmware/nnet_utils/nnet_dense_resource.h:47" status="valid" parentFunction="dense_resource_rf_leq_nin" variable="" isDirective="0" options="II=1 rewind"/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_dense_resource.h:56" status="valid" parentFunction="dense_resource_rf_leq_nin" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_dense_resource.h:81" status="valid" parentFunction="dense_resource_rf_leq_nin" variable="" isDirective="0" options=""/>
        <Pragma type="function_instantiate" location="firmware/nnet_utils/nnet_dense_resource.h:102" status="valid" parentFunction="dense_resource_rf_gt_nin_rem0" variable="weights,biases" isDirective="0" options="variable=weights,biases"/>
        <Pragma type="array_reshape" location="firmware/nnet_utils/nnet_dense_resource.h:103" status="valid" parentFunction="dense_resource_rf_gt_nin_rem0" variable="weights" isDirective="0" options="variable=weights block factor=block_factor"/>
        <Pragma type="array_partition" location="firmware/nnet_utils/nnet_dense_resource.h:104" status="valid" parentFunction="dense_resource_rf_gt_nin_rem0" variable="biases" isDirective="0" options="variable=biases complete"/>
        <Pragma type="resource" location="firmware/nnet_utils/nnet_dense_resource.h:107" status="warning" parentFunction="dense_resource_rf_gt_nin_rem0" variable="weights" isDirective="0" options="variable=weights core=ROM_nP_BRAM">
            <Msg msg_id="207-5531" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="array_partition" location="firmware/nnet_utils/nnet_dense_resource.h:111" status="valid" parentFunction="dense_resource_rf_gt_nin_rem0" variable="acc" isDirective="0" options="variable=acc complete"/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_dense_resource.h:115" status="valid" parentFunction="dense_resource_rf_gt_nin_rem0" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="firmware/nnet_utils/nnet_dense_resource.h:136" status="valid" parentFunction="dense_resource_rf_gt_nin_rem0" variable="" isDirective="0" options="II=1 rewind"/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_dense_resource.h:143" status="valid" parentFunction="dense_resource_rf_gt_nin_rem0" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_dense_resource.h:163" status="valid" parentFunction="dense_resource_rf_gt_nin_rem0" variable="" isDirective="0" options=""/>
        <Pragma type="function_instantiate" location="firmware/nnet_utils/nnet_dense_resource.h:184" status="valid" parentFunction="dense_resource_rf_gt_nin" variable="weights,biases" isDirective="0" options="variable=weights,biases"/>
        <Pragma type="array_reshape" location="firmware/nnet_utils/nnet_dense_resource.h:185" status="valid" parentFunction="dense_resource_rf_gt_nin" variable="weights" isDirective="0" options="variable=weights block factor=block_factor"/>
        <Pragma type="array_partition" location="firmware/nnet_utils/nnet_dense_resource.h:186" status="valid" parentFunction="dense_resource_rf_gt_nin" variable="biases" isDirective="0" options="variable=biases complete"/>
        <Pragma type="resource" location="firmware/nnet_utils/nnet_dense_resource.h:189" status="warning" parentFunction="dense_resource_rf_gt_nin" variable="weights" isDirective="0" options="variable=weights core=ROM_nP_BRAM">
            <Msg msg_id="207-5531" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="array_partition" location="firmware/nnet_utils/nnet_dense_resource.h:193" status="valid" parentFunction="dense_resource_rf_gt_nin" variable="acc" isDirective="0" options="variable=acc complete"/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_dense_resource.h:197" status="valid" parentFunction="dense_resource_rf_gt_nin" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="firmware/nnet_utils/nnet_dense_resource.h:203" status="valid" parentFunction="dense_resource_rf_gt_nin" variable="" isDirective="0" options="II=1 rewind"/>
        <Pragma type="array_partition" location="firmware/nnet_utils/nnet_dense_resource.h:205" status="valid" parentFunction="dense_resource_rf_gt_nin" variable="tmpmult" isDirective="0" options="variable=tmpmult complete"/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_dense_resource.h:209" status="valid" parentFunction="dense_resource_rf_gt_nin" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="firmware/nnet_utils/nnet_dense_resource.h:219" status="valid" parentFunction="dense_resource_rf_gt_nin" variable="mult" isDirective="0" options="variable=mult complete"/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_dense_resource.h:223" status="valid" parentFunction="dense_resource_rf_gt_nin" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_dense_resource.h:229" status="valid" parentFunction="dense_resource_rf_gt_nin" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_dense_resource.h:239" status="valid" parentFunction="dense_resource_rf_gt_nin" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_dense_resource.h:249" status="valid" parentFunction="dense_resource_rf_gt_nin" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="firmware/nnet_utils/nnet_dense_resource.h:259" status="valid" parentFunction="dense_resource" variable="" isDirective="0" options="recursive"/>
        <Pragma type="inline" location="firmware/nnet_utils/nnet_mult.h:25" status="valid" parentFunction="product" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="firmware/nnet_utils/nnet_mult.h:34" status="valid" parentFunction="product" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="firmware/nnet_utils/nnet_mult.h:46" status="valid" parentFunction="product" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="firmware/nnet_utils/nnet_mult.h:58" status="valid" parentFunction="product" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="firmware/nnet_utils/nnet_mult.h:72" status="valid" parentFunction="product" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="firmware/nnet_utils/nnet_mult.h:82" status="valid" parentFunction="product" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_types.h:28" status="valid" parentFunction="operator=" variable="" isDirective="0" options=""/>
    </PragmaReport>
</profile>

