<?xml version="1.0" encoding="UTF-8"?>
<deploy
 date="2019.07.28.18:02:56"
 outputDirectory="C:/Developer/fpga/ArrowESC/Cyclone10GX_Demo/ip/interlaken_phy/interlaken_phy_xcvr_atx_pll_a10_0/">
 <perimeter>
  <parameter
     name="AUTO_GENERATION_ID"
     type="Integer"
     defaultValue="0"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_UNIQUE_ID"
     type="String"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_FAMILY"
     type="String"
     defaultValue="Cyclone 10 GX"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE"
     type="String"
     defaultValue="10CX220YF780I5G"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_SPEEDGRADE"
     type="String"
     defaultValue="5"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_PLL_REFCLK0_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_PLL_REFCLK0_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_PLL_REFCLK0_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_RECONFIG_CLK0_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_RECONFIG_CLK0_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_RECONFIG_CLK0_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <interface name="pll_powerdown" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port name="pll_powerdown" direction="input" role="pll_powerdown" width="1" />
  </interface>
  <interface name="pll_refclk0" kind="clock" start="0">
   <property name="clockRate" value="0" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="pll_refclk0" direction="input" role="clk" width="1" />
  </interface>
  <interface name="tx_serial_clk" kind="hssi_serial_clock" start="1">
   <property name="clockRate" value="0" />
   <port name="tx_serial_clk" direction="output" role="clk" width="1" />
  </interface>
  <interface name="pll_locked" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port name="pll_locked" direction="output" role="pll_locked" width="1" />
  </interface>
  <interface name="reconfig_clk0" kind="clock" start="0">
   <property name="clockRate" value="0" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="reconfig_clk0" direction="input" role="clk" width="1" />
  </interface>
  <interface name="reconfig_reset0" kind="reset" start="0">
   <property name="associatedClock" value="reconfig_clk0" />
   <property name="synchronousEdges" value="DEASSERT" />
   <port name="reconfig_reset0" direction="input" role="reset" width="1" />
  </interface>
  <interface name="reconfig_avmm0" kind="avalon" start="0">
   <property name="addressAlignment" value="DYNAMIC" />
   <property name="addressGroup" value="0" />
   <property name="addressSpan" value="4096" />
   <property name="addressUnits" value="WORDS" />
   <property name="alwaysBurstMaxBurst" value="false" />
   <property name="associatedClock" value="reconfig_clk0" />
   <property name="associatedReset" value="reconfig_reset0" />
   <property name="bitsPerSymbol" value="8" />
   <property name="bridgedAddressOffset" value="0" />
   <property name="bridgesToMaster" value="" />
   <property name="burstOnBurstBoundariesOnly" value="false" />
   <property name="burstcountUnits" value="WORDS" />
   <property name="constantBurstBehavior" value="false" />
   <property name="explicitAddressSpan" value="0" />
   <property name="holdTime" value="0" />
   <property name="interleaveBursts" value="false" />
   <property name="isBigEndian" value="false" />
   <property name="isFlash" value="false" />
   <property name="isMemoryDevice" value="false" />
   <property name="isNonVolatileStorage" value="false" />
   <property name="linewrapBursts" value="false" />
   <property name="maximumPendingReadTransactions" value="0" />
   <property name="maximumPendingWriteTransactions" value="0" />
   <property name="minimumReadLatency" value="1" />
   <property name="minimumResponseLatency" value="1" />
   <property name="minimumUninterruptedRunLength" value="1" />
   <property name="prSafe" value="false" />
   <property name="printableDevice" value="false" />
   <property name="readLatency" value="0" />
   <property name="readWaitStates" value="1" />
   <property name="readWaitTime" value="1" />
   <property name="registerIncomingSignals" value="false" />
   <property name="registerOutgoingSignals" value="false" />
   <property name="setupTime" value="0" />
   <property name="timingUnits" value="Cycles" />
   <property name="transparentBridge" value="false" />
   <property name="waitrequestAllowance" value="0" />
   <property name="wellBehavedWaitrequest" value="false" />
   <property name="writeLatency" value="0" />
   <property name="writeWaitStates" value="0" />
   <property name="writeWaitTime" value="0" />
   <port name="reconfig_write0" direction="input" role="write" width="1" />
   <port name="reconfig_read0" direction="input" role="read" width="1" />
   <port name="reconfig_address0" direction="input" role="address" width="10" />
   <port
       name="reconfig_writedata0"
       direction="input"
       role="writedata"
       width="32" />
   <port
       name="reconfig_readdata0"
       direction="output"
       role="readdata"
       width="32" />
   <port
       name="reconfig_waitrequest0"
       direction="output"
       role="waitrequest"
       width="1" />
  </interface>
  <interface name="pll_cal_busy" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port name="pll_cal_busy" direction="output" role="pll_cal_busy" width="1" />
  </interface>
 </perimeter>
 <entity
   kind="interlaken_phy_xcvr_atx_pll_a10_0"
   version="1.0"
   name="interlaken_phy_xcvr_atx_pll_a10_0">
  <parameter name="AUTO_PLL_REFCLK0_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_PLL_REFCLK0_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_RECONFIG_CLK0_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_GENERATION_ID" value="0" />
  <parameter name="AUTO_DEVICE" value="10CX220YF780I5G" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone 10 GX" />
  <parameter name="AUTO_RECONFIG_CLK0_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_UNIQUE_ID" value="" />
  <parameter name="AUTO_RECONFIG_CLK0_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_PLL_REFCLK0_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="5" />
  <generatedFiles>
   <file
       path="C:\Developer\fpga\ArrowESC\Cyclone10GX_Demo\ip\interlaken_phy\interlaken_phy_xcvr_atx_pll_a10_0\synth\interlaken_phy_xcvr_atx_pll_a10_0.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Developer\fpga\ArrowESC\Cyclone10GX_Demo\ip\interlaken_phy\interlaken_phy_xcvr_atx_pll_a10_0\synth\interlaken_phy_xcvr_atx_pll_a10_0.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/Developer/fpga/ArrowESC/Cyclone10GX_Demo/ip/interlaken_phy/interlaken_phy_xcvr_atx_pll_a10_0.ip" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelFPGA_pro/18.1/ip/altera/alt_xcvr/altera_xcvr_pll/altera_xcvr_atx_pll_vi/tcl/altera_xcvr_atx_pll_a10_hw.tcl" />
  </childSourceFiles>
  <messages>
   <message level="Info" culprit="interlaken_phy_xcvr_atx_pll_a10_0">"Generating: interlaken_phy_xcvr_atx_pll_a10_0"</message>
   <message level="Info" culprit="interlaken_phy_xcvr_atx_pll_a10_0">"Generating: interlaken_phy_xcvr_atx_pll_a10_0_altera_xcvr_atx_pll_a10_181_upxocga"</message>
   <message level="Info" culprit="xcvr_atx_pll_a10_0">add_fileset_file ./twentynm_xcvr_avmm.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_xcvr_avmm.sv</message>
   <message level="Info" culprit="xcvr_atx_pll_a10_0">add_fileset_file ./alt_xcvr_resync.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_resync.sv</message>
   <message level="Info" culprit="xcvr_atx_pll_a10_0">add_fileset_file ./alt_xcvr_arbiter.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_arbiter.sv</message>
   <message level="Info" culprit="xcvr_atx_pll_a10_0">add_fileset_file ./a10_avmm_h.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_native_phy/altera_xcvr_native_vi/a10_avmm_h.sv</message>
   <message level="Info" culprit="xcvr_atx_pll_a10_0">add_fileset_file ./altera_xcvr_native_a10_functions_h.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_native_phy/altera_xcvr_native_vi/altera_xcvr_native_a10_functions_h.sv</message>
   <message level="Info" culprit="xcvr_atx_pll_a10_0">add_fileset_file ./alt_xcvr_atx_pll_rcfg_arb.sv SYSTEM_VERILOG PATH ../source/alt_xcvr_atx_pll_rcfg_arb.sv</message>
   <message level="Info" culprit="xcvr_atx_pll_a10_0">add_fileset_file ./a10_xcvr_atx_pll.sv SYSTEM_VERILOG PATH ../source/a10_xcvr_atx_pll.sv</message>
   <message level="Info" culprit="xcvr_atx_pll_a10_0">add_fileset_file ./alt_xcvr_pll_embedded_debug.sv SYSTEM_VERILOG PATH ../source/alt_xcvr_pll_embedded_debug.sv</message>
   <message level="Info" culprit="xcvr_atx_pll_a10_0">add_fileset_file ./alt_xcvr_pll_avmm_csr.sv SYSTEM_VERILOG PATH ../source/alt_xcvr_pll_avmm_csr.sv</message>
  </messages>
 </entity>
 <entity
   kind="altera_xcvr_atx_pll_a10"
   version="18.1"
   name="interlaken_phy_xcvr_atx_pll_a10_0_altera_xcvr_atx_pll_a10_181_upxocga">
  <parameter name="enable_atx_to_fpll_cascade_out" value="0" />
  <parameter name="hssi_pma_cgb_master_input_select" value="lcpll_top" />
  <parameter name="refclk_cnt" value="1" />
  <parameter
     name="hssi_pma_lc_refclk_select_mux_xpm_iqref_mux_scratch0_src"
     value="scratch0_power_down" />
  <parameter name="hssi_pma_lc_refclk_select_mux_powerdown_mode" value="powerup" />
  <parameter name="manual_list" value="" />
  <parameter name="output_clock_frequency" value="750.0 MHz" />
  <parameter name="prot_mode" value="Basic" />
  <parameter name="enable_analog_resets" value="0" />
  <parameter name="device_revision" value="20nm1" />
  <parameter name="atx_pll_primary_use" value="hssi_x1" />
  <parameter name="atx_pll_tank_band" value="lc_band6" />
  <parameter name="fb_select_fnl" value="direct_fb" />
  <parameter name="enable_16G_path" value="0" />
  <parameter name="set_l_cascade_counter" value="15" />
  <parameter name="refclk_index" value="0" />
  <parameter
     name="hssi_pma_lc_refclk_select_mux_xmux_lc_scratch4_src"
     value="scratch4_src_lvpecl" />
  <parameter name="atx_pll_lf_cbig_size" value="lf_cbig_setting4" />
  <parameter
     name="rcfg_param_labels"
     value="rcfg_debug,Enable dynamic reconfiguration,Enable Altera Debug Master Endpoint,Separate reconfig_waitrequest from the status of AVMM arbitration with PreSICE,Enable avmm_busy port,Enable capability registers,Set user-defined IP identifier,Enable control and status registers,enable_pld_atx_cal_busy_port,Support mode,Protocol mode,Bandwidth,Number of PLL reference clocks,Selected reference clock source,Primary PLL clock output buffer,Enable PLL GX clock output port,Enable PLL GT clock output port,Enable PCIe clock output port,Enable cascade clock output port,Enable calibration status ports for HIP,Enable PCIe hard IP calibration,PLL output frequency,PLL integer reference clock frequency,PLL fractional reference clock frequency,PLL fractional reference clock frequency,Multiply factor (M-Counter),Divide factor (N-Counter),Divide factor (L-Counter),Divide factor (L-Cascade Counter),predivide factor (L-Cascade Predivider),Fractional multiply factor (K),Include Master Clock Generation Block,Clock division factor,Enable x6/xN non-bonded high-speed clock output port,Enable PCIe clock switch interface,Number of auxiliary MCGB clock input ports.,Enable bonding clock output ports,Enable feedback compensation bonding,PMA interface width,enable_pld_mcgb_cal_busy_port" />
  <parameter name="atx_pll_initial_settings" value="true" />
  <parameter name="l_cascade_predivider" value="1" />
  <parameter
     name="auto_list"
     value="61.855670 {m 97 effective_m 97 n 1 l 16 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank0 tank_band lc_band0} 62.500000 {m 96 effective_m 96 n 1 l 16 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank0 tank_band lc_band0} 63.157895 {m 95 effective_m 95 n 1 l 16 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank0 tank_band lc_band0} 63.829787 {m 94 effective_m 94 n 1 l 16 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank0 tank_band lc_band0} 64.516129 {m 93 effective_m 93 n 1 l 16 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank0 tank_band lc_band0} 65.217391 {m 92 effective_m 92 n 1 l 16 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank0 tank_band lc_band0} 65.934066 {m 91 effective_m 91 n 1 l 16 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank0 tank_band lc_band0} 66.666667 {m 90 effective_m 90 n 1 l 16 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank0 tank_band lc_band0} 67.415730 {m 89 effective_m 89 n 1 l 16 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank0 tank_band lc_band0} 68.181818 {m 88 effective_m 88 n 1 l 16 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank0 tank_band lc_band0} 68.965517 {m 87 effective_m 87 n 1 l 16 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank0 tank_band lc_band0} 69.767442 {m 86 effective_m 86 n 1 l 16 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank0 tank_band lc_band0} 70.588235 {m 85 effective_m 85 n 1 l 16 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank0 tank_band lc_band0} 71.428571 {m 84 effective_m 84 n 1 l 16 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank0 tank_band lc_band0} 72.289157 {m 83 effective_m 83 n 1 l 16 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank0 tank_band lc_band0} 73.170732 {m 82 effective_m 82 n 1 l 16 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank0 tank_band lc_band0} 74.074074 {m 81 effective_m 81 n 1 l 16 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank0 tank_band lc_band0} 75.000000 {m 80 effective_m 80 n 1 l 16 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank0 tank_band lc_band0} 75.949367 {m 79 effective_m 79 n 1 l 16 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank0 tank_band lc_band0} 76.923077 {m 78 effective_m 78 n 1 l 16 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank0 tank_band lc_band0} 77.922078 {m 77 effective_m 77 n 1 l 16 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank0 tank_band lc_band0} 78.947368 {m 76 effective_m 76 n 1 l 16 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank0 tank_band lc_band0} 80.000000 {m 75 effective_m 75 n 1 l 16 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank0 tank_band lc_band0} 81.081081 {m 74 effective_m 74 n 1 l 16 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank0 tank_band lc_band0} 82.191781 {m 73 effective_m 73 n 1 l 16 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank0 tank_band lc_band0} 83.333333 {m 72 effective_m 72 n 1 l 16 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank0 tank_band lc_band0} 84.507042 {m 71 effective_m 71 n 1 l 16 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank0 tank_band lc_band0} 85.714286 {m 70 effective_m 70 n 1 l 16 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank0 tank_band lc_band0} 86.956522 {m 69 effective_m 69 n 1 l 16 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank0 tank_band lc_band0} 88.235294 {m 68 effective_m 68 n 1 l 16 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank0 tank_band lc_band0} 89.552239 {m 67 effective_m 67 n 1 l 16 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank0 tank_band lc_band0} 90.909091 {m 66 effective_m 66 n 1 l 16 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank0 tank_band lc_band0} 92.307692 {m 65 effective_m 65 n 1 l 16 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank0 tank_band lc_band0} 93.750000 {m 64 effective_m 64 n 1 l 16 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank0 tank_band lc_band0} 95.238095 {m 63 effective_m 63 n 1 l 16 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank0 tank_band lc_band0} 96.774194 {m 62 effective_m 62 n 1 l 16 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank0 tank_band lc_band0} 98.360656 {m 61 effective_m 61 n 1 l 16 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank0 tank_band lc_band0} 100.000000 {m 60 effective_m 60 n 1 l 16 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank0 tank_band lc_band0} 101.694915 {m 59 effective_m 59 n 1 l 16 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank0 tank_band lc_band0} 103.448276 {m 58 effective_m 58 n 1 l 16 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank0 tank_band lc_band0} 105.263158 {m 57 effective_m 57 n 1 l 16 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank0 tank_band lc_band0} 107.142857 {m 56 effective_m 56 n 1 l 16 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank0 tank_band lc_band0} 109.090909 {m 55 effective_m 55 n 1 l 16 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank0 tank_band lc_band0} 111.111111 {m 54 effective_m 54 n 1 l 16 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank0 tank_band lc_band0} 113.207547 {m 53 effective_m 53 n 1 l 16 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank0 tank_band lc_band0} 115.384615 {m 52 effective_m 52 n 1 l 16 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank0 tank_band lc_band0} 117.647059 {m 51 effective_m 51 n 1 l 16 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank0 tank_band lc_band0} 120.000000 {m 50 effective_m 50 n 1 l 16 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank0 tank_band lc_band0} 122.448980 {m 49 effective_m 49 n 1 l 16 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank0 tank_band lc_band0} 123.711340 {m 97 effective_m 97 n 2 l 16 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank0 tank_band lc_band0} 125.000000 {m 48 effective_m 48 n 1 l 16 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank0 tank_band lc_band0} 126.315789 {m 95 effective_m 95 n 2 l 16 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank0 tank_band lc_band0} 127.659574 {m 47 effective_m 47 n 1 l 16 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank0 tank_band lc_band0} 129.032258 {m 93 effective_m 93 n 2 l 16 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank0 tank_band lc_band0} 130.434783 {m 46 effective_m 46 n 1 l 16 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank0 tank_band lc_band0} 131.868132 {m 91 effective_m 91 n 2 l 16 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank0 tank_band lc_band0} 133.333333 {m 45 effective_m 45 n 1 l 16 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank0 tank_band lc_band0} 134.831461 {m 89 effective_m 89 n 2 l 16 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank0 tank_band lc_band0} 136.363636 {m 44 effective_m 44 n 1 l 16 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank0 tank_band lc_band0} 137.931034 {m 87 effective_m 87 n 2 l 16 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank0 tank_band lc_band0} 139.534884 {m 43 effective_m 43 n 1 l 16 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank0 tank_band lc_band0} 141.176471 {m 85 effective_m 85 n 2 l 16 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank0 tank_band lc_band0} 142.857143 {m 42 effective_m 42 n 1 l 16 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank0 tank_band lc_band0} 144.578313 {m 83 effective_m 83 n 2 l 16 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank0 tank_band lc_band0} 146.341463 {m 41 effective_m 41 n 1 l 16 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank0 tank_band lc_band0} 148.148148 {m 81 effective_m 81 n 2 l 16 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank0 tank_band lc_band0} 150.000000 {m 40 effective_m 40 n 1 l 16 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank0 tank_band lc_band0} 151.898734 {m 79 effective_m 79 n 2 l 16 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank0 tank_band lc_band0} 153.846154 {m 39 effective_m 39 n 1 l 16 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank0 tank_band lc_band0} 155.844156 {m 77 effective_m 77 n 2 l 16 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank0 tank_band lc_band0} 157.894737 {m 38 effective_m 38 n 1 l 16 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank0 tank_band lc_band0} 160.000000 {m 75 effective_m 75 n 2 l 16 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank0 tank_band lc_band0} 162.162162 {m 37 effective_m 37 n 1 l 16 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank0 tank_band lc_band0} 164.383562 {m 73 effective_m 73 n 2 l 16 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank0 tank_band lc_band0} 166.666667 {m 36 effective_m 36 n 1 l 16 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank0 tank_band lc_band0} 169.014085 {m 71 effective_m 71 n 2 l 16 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank0 tank_band lc_band0} 171.428571 {m 35 effective_m 35 n 1 l 16 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank0 tank_band lc_band0} 173.913043 {m 69 effective_m 69 n 2 l 16 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank0 tank_band lc_band0} 176.470588 {m 34 effective_m 34 n 1 l 16 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank0 tank_band lc_band0} 179.104478 {m 67 effective_m 67 n 2 l 16 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank0 tank_band lc_band0} 181.818182 {m 33 effective_m 33 n 1 l 16 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank0 tank_band lc_band0} 184.615385 {m 65 effective_m 65 n 2 l 16 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank0 tank_band lc_band0} 187.500000 {m 32 effective_m 32 n 1 l 16 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank0 tank_band lc_band0} 190.476190 {m 63 effective_m 63 n 2 l 16 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank0 tank_band lc_band0} 193.548387 {m 31 effective_m 31 n 1 l 16 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank0 tank_band lc_band0} 196.721311 {m 61 effective_m 61 n 2 l 16 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank0 tank_band lc_band0} 200.000000 {m 30 effective_m 30 n 1 l 16 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank0 tank_band lc_band0} 203.389831 {m 59 effective_m 59 n 2 l 16 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank0 tank_band lc_band0} 206.896552 {m 29 effective_m 29 n 1 l 16 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank0 tank_band lc_band0} 210.526316 {m 57 effective_m 57 n 2 l 16 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank0 tank_band lc_band0} 214.285714 {m 28 effective_m 28 n 1 l 16 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank0 tank_band lc_band0} 218.181818 {m 55 effective_m 55 n 2 l 16 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank0 tank_band lc_band0} 222.222222 {m 27 effective_m 27 n 1 l 16 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank0 tank_band lc_band0} 226.415094 {m 53 effective_m 53 n 2 l 16 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank0 tank_band lc_band0} 230.769231 {m 26 effective_m 26 n 1 l 16 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank0 tank_band lc_band0} 235.294118 {m 51 effective_m 51 n 2 l 16 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank0 tank_band lc_band0} 240.000000 {m 25 effective_m 25 n 1 l 16 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank0 tank_band lc_band0} 244.897959 {m 49 effective_m 49 n 2 l 16 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank0 tank_band lc_band0} 247.422680 {m 97 effective_m 97 n 4 l 16 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank0 tank_band lc_band0} 250.000000 {m 24 effective_m 24 n 1 l 16 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank0 tank_band lc_band0} 252.631579 {m 95 effective_m 95 n 4 l 16 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank0 tank_band lc_band0} 255.319149 {m 47 effective_m 47 n 2 l 16 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank0 tank_band lc_band0} 258.064516 {m 93 effective_m 93 n 4 l 16 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank0 tank_band lc_band0} 260.869565 {m 23 effective_m 23 n 1 l 16 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank0 tank_band lc_band0} 263.736264 {m 91 effective_m 91 n 4 l 16 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank0 tank_band lc_band0} 266.666667 {m 45 effective_m 45 n 2 l 16 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank0 tank_band lc_band0} 269.662921 {m 89 effective_m 89 n 4 l 16 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank0 tank_band lc_band0} 272.727273 {m 22 effective_m 22 n 1 l 16 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank0 tank_band lc_band0} 275.862069 {m 87 effective_m 87 n 4 l 16 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank0 tank_band lc_band0} 279.069767 {m 43 effective_m 43 n 2 l 16 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank0 tank_band lc_band0} 282.352941 {m 85 effective_m 85 n 4 l 16 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank0 tank_band lc_band0} 285.714286 {m 21 effective_m 21 n 1 l 16 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank0 tank_band lc_band0} 289.156627 {m 83 effective_m 83 n 4 l 16 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank0 tank_band lc_band0} 292.682927 {m 41 effective_m 41 n 2 l 16 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank0 tank_band lc_band0} 296.296296 {m 81 effective_m 81 n 4 l 16 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank0 tank_band lc_band0} 300.000000 {m 20 effective_m 20 n 1 l 16 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank0 tank_band lc_band0} 303.797468 {m 79 effective_m 79 n 4 l 16 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank0 tank_band lc_band0} 307.692308 {m 39 effective_m 39 n 2 l 16 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank0 tank_band lc_band0} 311.688312 {m 77 effective_m 77 n 4 l 16 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank0 tank_band lc_band0} 315.789474 {m 19 effective_m 19 n 1 l 16 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank0 tank_band lc_band0} 320.000000 {m 75 effective_m 75 n 4 l 16 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank0 tank_band lc_band0} 324.324324 {m 37 effective_m 37 n 2 l 16 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank0 tank_band lc_band0} 328.767123 {m 73 effective_m 73 n 4 l 16 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank0 tank_band lc_band0} 333.333333 {m 18 effective_m 18 n 1 l 16 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank0 tank_band lc_band0} 338.028169 {m 71 effective_m 71 n 4 l 16 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank0 tank_band lc_band0} 342.857143 {m 35 effective_m 35 n 2 l 16 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank0 tank_band lc_band0} 347.826087 {m 69 effective_m 69 n 4 l 16 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank0 tank_band lc_band0} 352.941176 {m 34 effective_m 34 n 2 l 16 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank0 tank_band lc_band0} 358.208955 {m 67 effective_m 67 n 4 l 16 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank0 tank_band lc_band0} 363.636364 {m 33 effective_m 33 n 2 l 16 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank0 tank_band lc_band0} 369.230769 {m 65 effective_m 65 n 4 l 16 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank0 tank_band lc_band0} 375.000000 {m 32 effective_m 32 n 2 l 16 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank0 tank_band lc_band0} 380.952381 {m 63 effective_m 63 n 4 l 16 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank0 tank_band lc_band0} 387.096774 {m 31 effective_m 31 n 2 l 16 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank0 tank_band lc_band0} 393.442623 {m 61 effective_m 61 n 4 l 16 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank0 tank_band lc_band0} 400.000000 {m 30 effective_m 30 n 2 l 16 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank0 tank_band lc_band0} 406.779661 {m 59 effective_m 59 n 4 l 16 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank0 tank_band lc_band0} 413.793103 {m 29 effective_m 29 n 2 l 16 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank0 tank_band lc_band0} 421.052632 {m 57 effective_m 57 n 4 l 16 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank0 tank_band lc_band0} 428.571429 {m 28 effective_m 28 n 2 l 16 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank0 tank_band lc_band0} 436.363636 {m 55 effective_m 55 n 4 l 16 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank0 tank_band lc_band0} 444.444444 {m 27 effective_m 27 n 2 l 16 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank0 tank_band lc_band0} 452.830189 {m 53 effective_m 53 n 4 l 16 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank0 tank_band lc_band0} 461.538462 {m 26 effective_m 26 n 2 l 16 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank0 tank_band lc_band0} 470.588235 {m 51 effective_m 51 n 4 l 16 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank0 tank_band lc_band0} 480.000000 {m 25 effective_m 25 n 2 l 16 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank0 tank_band lc_band0} 489.795918 {m 49 effective_m 49 n 4 l 16 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank0 tank_band lc_band0} 494.845361 {m 97 effective_m 97 n 8 l 16 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank0 tank_band lc_band0} 500.000000 {m 24 effective_m 24 n 2 l 16 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank0 tank_band lc_band0} 505.263158 {m 95 effective_m 95 n 8 l 16 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank0 tank_band lc_band0} 510.638298 {m 47 effective_m 47 n 4 l 16 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank0 tank_band lc_band0} 516.129032 {m 93 effective_m 93 n 8 l 16 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank0 tank_band lc_band0} 521.739130 {m 23 effective_m 23 n 2 l 16 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank0 tank_band lc_band0} 527.472527 {m 91 effective_m 91 n 8 l 16 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank0 tank_band lc_band0} 533.333333 {m 45 effective_m 45 n 4 l 16 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank0 tank_band lc_band0} 539.325843 {m 89 effective_m 89 n 8 l 16 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank0 tank_band lc_band0} 545.454545 {m 22 effective_m 22 n 2 l 16 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank0 tank_band lc_band0} 551.724138 {m 87 effective_m 87 n 8 l 16 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank0 tank_band lc_band0} 558.139535 {m 43 effective_m 43 n 4 l 16 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank0 tank_band lc_band0} 564.705882 {m 85 effective_m 85 n 8 l 16 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank0 tank_band lc_band0} 571.428571 {m 21 effective_m 21 n 2 l 16 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank0 tank_band lc_band0} 578.313253 {m 83 effective_m 83 n 8 l 16 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank0 tank_band lc_band0} 585.365854 {m 41 effective_m 41 n 4 l 16 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank0 tank_band lc_band0} 592.592593 {m 81 effective_m 81 n 8 l 16 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank0 tank_band lc_band0} 600.000000 {m 20 effective_m 20 n 2 l 16 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank0 tank_band lc_band0} 607.594937 {m 79 effective_m 79 n 8 l 16 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank0 tank_band lc_band0} 615.384615 {m 39 effective_m 39 n 4 l 16 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank0 tank_band lc_band0} 623.376623 {m 77 effective_m 77 n 8 l 16 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank0 tank_band lc_band0} 631.578947 {m 19 effective_m 19 n 2 l 16 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank0 tank_band lc_band0} 640.000000 {m 75 effective_m 75 n 8 l 16 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank0 tank_band lc_band0} 648.648649 {m 37 effective_m 37 n 4 l 16 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank0 tank_band lc_band0} 657.534247 {m 73 effective_m 73 n 8 l 16 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank0 tank_band lc_band0} 666.666667 {m 18 effective_m 18 n 2 l 16 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank0 tank_band lc_band0} 676.056338 {m 71 effective_m 71 n 8 l 16 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank0 tank_band lc_band0} 685.714286 {m 35 effective_m 35 n 4 l 16 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank0 tank_band lc_band0} 695.652174 {m 69 effective_m 69 n 8 l 16 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank0 tank_band lc_band0} 705.882353 {m 34 effective_m 34 n 4 l 16 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank0 tank_band lc_band0} 716.417910 {m 67 effective_m 67 n 8 l 16 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank0 tank_band lc_band0} 727.272727 {m 33 effective_m 33 n 4 l 16 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank0 tank_band lc_band0} 738.461538 {m 65 effective_m 65 n 8 l 16 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank0 tank_band lc_band0} 750.000000 {m 32 effective_m 32 n 4 l 16 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank0 tank_band lc_band0} 761.904762 {m 63 effective_m 63 n 8 l 16 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank0 tank_band lc_band0} 774.193548 {m 31 effective_m 31 n 4 l 16 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank0 tank_band lc_band0} 786.885246 {m 61 effective_m 61 n 8 l 16 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank0 tank_band lc_band0} 800.000000 {m 30 effective_m 30 n 4 l 16 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank0 tank_band lc_band0}" />
  <parameter name="atx_pll_is_cascaded_pll" value="false" />
  <parameter name="hssi_refclk_divider_iostandard" value="lvpecl" />
  <parameter name="atx_pll_dsm_fractional_division" value="1" />
  <parameter name="atx_pll_is_otn" value="false" />
  <parameter name="enable_16G_buffer_fnl" value="false" />
  <parameter name="enable_ext_lockdetect_ports" value="0" />
  <parameter name="atx_pll_tank_voltage_fine" value="vreg_setting5" />
  <parameter name="enable_hip_cal_done_port" value="0" />
  <parameter name="enable_debug_ports_parameters" value="0" />
  <parameter name="device" value="10CX220YF780I5G" />
  <parameter name="atx_pll_dsm_ecn_test_en" value="false" />
  <parameter name="atx_pll_device_variant" value="device1" />
  <parameter name="hssi_pma_cgb_master_datarate" value="1500000000 bps" />
  <parameter name="ref_clk_div" value="1" />
  <parameter name="set_l_cascade_predivider" value="1" />
  <parameter name="atx_pll_f_min_tank_2" value="11400000000 Hz" />
  <parameter name="atx_pll_f_min_tank_1" value="8800000000 Hz" />
  <parameter name="set_output_clock_frequency" value="750.0" />
  <parameter name="atx_pll_f_min_tank_0" value="6500000000 Hz" />
  <parameter name="atx_pll_pm_speed_grade" value="i4" />
  <parameter name="mcgb_aux_clkin_cnt" value="0" />
  <parameter name="atx_pll_tank_voltage_coarse" value="vreg_setting_coarse0" />
  <parameter
     name="hssi_pma_lc_refclk_select_mux_inclk2_logical_to_physical_mapping"
     value="power_down" />
  <parameter name="device_family" value="Cyclone 10 GX" />
  <parameter name="base_device" value="NIGHTFURY1" />
  <parameter name="atx_pll_cp_compensation_enable" value="true" />
  <parameter name="atx_pll_power_mode" value="low_power" />
  <parameter name="feedback_clock_frequency_fnl" value="156.25" />
  <parameter name="atx_pll_dprio_mcgb_vreg_boost_step_size" value="0" />
  <parameter name="generate_add_hdl_instance_example" value="0" />
  <parameter name="output_clock_datarate" value="1500.0" />
  <parameter name="enable_pll_reconfig" value="1" />
  <parameter name="atx_pll_f_max_pfd_fractional" value="0 hz" />
  <parameter name="atx_pll_dprio_mcgb_vreg_boost_expected_voltage" value="0" />
  <parameter name="set_capability_reg_enable" value="0" />
  <parameter name="atx_pll_dsm_fractional_value_ready" value="pll_k_ready" />
  <parameter name="atx_pll_regulator_bypass" value="reg_enable" />
  <parameter
     name="atx_pll_xcpvco_xchgpmplf_cp_current_boost"
     value="normal_setting" />
  <parameter name="k_counter" value="1" />
  <parameter name="rcfg_multi_enable" value="0" />
  <parameter name="atx_pll_cp_current_setting" value="cp_current_setting33" />
  <parameter name="mapped_hip_cal_done_port" value="0" />
  <parameter name="set_csr_soft_logic_enable" value="0" />
  <parameter name="atx_pll_output_clock_frequency" value="750000000 Hz" />
  <parameter name="atx_pll_f_max_ref" value="800000000 Hz" />
  <parameter
     name="hssi_pma_lc_refclk_select_mux_xmux_refclk_src"
     value="src_lvpecl" />
  <parameter name="message_level" value="error" />
  <parameter name="hssi_refclk_divider_sup_mode" value="user_mode" />
  <parameter name="hssi_refclk_divider_clkbuf_sel" value="high_vcm" />
  <parameter name="enable_fb_comp_bonding_fnl" value="0" />
  <parameter name="atx_pll_analog_mode" value="user_custom" />
  <parameter name="hssi_refclk_divider_enable_lvpecl" value="lvpecl_enable" />
  <parameter name="atx_pll_dprio_vreg_boost_step_size" value="0" />
  <parameter name="is_c10" value="1" />
  <parameter name="bw_sel" value="medium" />
  <parameter
     name="rcfg_params"
     value="rcfg_debug,enable_pll_reconfig,rcfg_jtag_enable,rcfg_separate_avmm_busy,rcfg_enable_avmm_busy_port,set_capability_reg_enable,set_user_identifier,set_csr_soft_logic_enable,enable_pld_atx_cal_busy_port,support_mode,prot_mode,bw_sel,refclk_cnt,refclk_index,primary_pll_buffer,enable_8G_path,enable_16G_path,enable_pcie_clk,enable_cascade_out,enable_hip_cal_done_port,set_hip_cal_en,set_output_clock_frequency,set_auto_reference_clock_frequency,set_manual_reference_clock_frequency,set_fref_clock_frequency,set_m_counter,set_ref_clk_div,set_l_counter,set_l_cascade_counter,set_l_cascade_predivider,set_k_counter,enable_mcgb,mcgb_div,enable_hfreq_clk,enable_mcgb_pcie_clksw,mcgb_aux_clkin_cnt,enable_bonding_clks,enable_fb_comp_bonding,pma_width,enable_pld_mcgb_cal_busy_port" />
  <parameter name="atx_pll_dprio_clk_vreg_boost_step_size" value="0" />
  <parameter name="rcfg_param_vals7" value="" />
  <parameter name="atx_pll_cp_testmode" value="cp_normal" />
  <parameter name="rcfg_param_vals5" value="" />
  <parameter name="rcfg_param_vals6" value="" />
  <parameter name="rcfg_param_vals3" value="" />
  <parameter name="rcfg_param_vals4" value="" />
  <parameter name="rcfg_param_vals1" value="" />
  <parameter name="atx_pll_dprio_lc_vreg_boost_expected_voltage" value="0" />
  <parameter name="rcfg_param_vals2" value="" />
  <parameter name="atx_pll_dprio_vreg1_boost_step_size" value="0" />
  <parameter name="atx_pll_f_min_vco" value="7200000000 Hz" />
  <parameter name="test_mode" value="0" />
  <parameter name="hssi_refclk_divider_vcm_pup" value="pup_off" />
  <parameter name="atx_pll_underrange_voltage" value="under_setting4" />
  <parameter name="atx_pll_output_regulator_supply" value="vreg1v_setting0" />
  <parameter name="vco_freq" value="12000.0 MHz" />
  <parameter name="atx_pll_f_max_lcnt_fpll_cascading" value="1200000000" />
  <parameter name="atx_pll_powerdown_mode" value="powerup" />
  <parameter name="set_manual_reference_clock_frequency" value="200.0" />
  <parameter name="atx_pll_l_counter" value="16" />
  <parameter name="set_fref_clock_frequency" value="156.25" />
  <parameter name="atx_pll_l_counter_scratch" value="1" />
  <parameter name="rcfg_profile_cnt" value="2" />
  <parameter
     name="hssi_pma_lc_refclk_select_mux_inclk4_logical_to_physical_mapping"
     value="power_down" />
  <parameter name="atx_pll_power_rail_et" value="950" />
  <parameter name="dbg_embedded_debug_enable" value="0" />
  <parameter name="atx_pll_cal_status" value="cal_in_progress" />
  <parameter name="is_protocol_PCIe" value="0" />
  <parameter name="enable_8G_path" value="1" />
  <parameter name="atx_pll_dprio_mcgb_vreg_boost_scratch" value="0" />
  <parameter
     name="hssi_pma_lc_refclk_select_mux_xmux_lc_scratch3_src"
     value="scratch3_src_lvpecl" />
  <parameter name="atx_pll_cgb_div" value="1" />
  <parameter name="prot_mode_fnl" value="basic_tx" />
  <parameter
     name="hssi_pma_lc_refclk_select_mux_xpm_iqref_mux_scratch1_src"
     value="scratch1_power_down" />
  <parameter name="atx_pll_hclk_divide" value="1" />
  <parameter name="enable_hfreq_clk" value="0" />
  <parameter name="atx_pll_silicon_rev" value="20nm1" />
  <parameter name="atx_pll_clk_high_perf_voltage" value="0" />
  <parameter name="atx_pll_dsm_out_sel" value="pll_dsm_disable" />
  <parameter name="atx_pll_dprio_clk_vreg_boost_scratch" value="0" />
  <parameter name="atx_pll_iqclk_mux_sel" value="iqtxrxclk0" />
  <parameter
     name="hssi_pma_cgb_master_tx_ucontrol_reset_pcie"
     value="pcscorehip_controls_mcgb" />
  <parameter name="rcfg_reduced_files_enable" value="0" />
  <parameter name="enable_pld_atx_cal_busy_port" value="1" />
  <parameter name="rcfg_separate_avmm_busy" value="0" />
  <parameter name="set_l_counter" value="16" />
  <parameter name="hssi_pma_cgb_master_op_mode" value="enabled" />
  <parameter name="atx_pll_top_or_bottom" value="tb_unknown" />
  <parameter name="atx_pll_f_min_pfd" value="61440000 Hz" />
  <parameter name="hssi_refclk_divider_clk_divider" value="div2_off" />
  <parameter name="m_counter" value="48" />
  <parameter name="atx_pll_ref_clk_div" value="1" />
  <parameter name="enable_pld_mcgb_cal_busy_port" value="0" />
  <parameter name="atx_pll_enable_idle_atx_pll_support" value="idle_none" />
  <parameter name="rcfg_param_vals0" value="" />
  <parameter name="atx_pll_enable_lc_calibration" value="true" />
  <parameter name="atx_pll_pfd_pulse_width" value="pulse_width_setting0" />
  <parameter name="atx_pll_expected_lc_boost_voltage" value="0" />
  <parameter name="rcfg_sv_file_enable" value="0" />
  <parameter name="primary_pll_buffer" value="GX clock output buffer" />
  <parameter name="set_altera_xcvr_atx_pll_a10_calibration_en" value="1" />
  <parameter name="rcfg_h_file_enable" value="0" />
  <parameter name="rcfg_txt_file_enable" value="0" />
  <parameter name="calibration_en" value="enable" />
  <parameter name="enable_mcgb" value="0" />
  <parameter name="rcfg_profile_data4" value="" />
  <parameter name="rcfg_profile_data3" value="" />
  <parameter name="rcfg_profile_data2" value="" />
  <parameter name="rcfg_profile_data1" value="" />
  <parameter name="atx_pll_calibration_mode" value="cal_off" />
  <parameter name="rcfg_profile_data0" value="" />
  <parameter name="atx_pll_is_sdi" value="false" />
  <parameter
     name="gui_parameter_values"
     value="1,16,48,1,select_vco_output,1,750.0 MHz,12000.0 MHz,1500.0 Mbps" />
  <parameter name="atx_pll_dprio_lc_vreg_boost_scratch" value="0" />
  <parameter name="atx_pll_reference_clock_frequency" value="125000000 Hz" />
  <parameter name="rcfg_profile_data7" value="" />
  <parameter name="rcfg_profile_data6" value="" />
  <parameter name="rcfg_profile_data5" value="" />
  <parameter name="iqclk_mux_sel" value="iqtxrxclk0" />
  <parameter name="set_m_counter" value="24" />
  <parameter name="pma_speedgrade" value="i4" />
  <parameter name="enable_fractional" value="0" />
  <parameter
     name="hssi_pma_lc_refclk_select_mux_xmux_lc_scratch2_src"
     value="scratch2_src_lvpecl" />
  <parameter
     name="hssi_pma_lc_refclk_select_mux_inclk1_logical_to_physical_mapping"
     value="power_down" />
  <parameter name="atx_pll_clk_low_power_voltage" value="0" />
  <parameter name="atx_pll_vccdreg_clk" value="vreg_clk5" />
  <parameter name="hssi_refclk_divider_optimal" value="true" />
  <parameter name="generate_docs" value="0" />
  <parameter
     name="hssi_pma_lc_refclk_select_mux_xpm_iqref_mux_iqclk_sel"
     value="power_down" />
  <parameter
     name="hssi_pma_lc_refclk_select_mux_xpm_iqref_mux_scratch2_src"
     value="scratch2_power_down" />
  <parameter
     name="hssi_pma_cgb_master_cgb_enable_iqtxrxclk"
     value="disable_iqtxrxclk" />
  <parameter name="pma_width" value="64" />
  <parameter name="atx_pll_clk_mid_power_voltage" value="0" />
  <parameter name="reference_clock_frequency_fnl" value="125.000000 MHz" />
  <parameter name="rcfg_emb_strm_enable" value="0" />
  <parameter name="enable_cascade_out" value="0" />
  <parameter name="atx_pll_lc_atb" value="atb_selectdisable" />
  <parameter name="enable_mcgb_debug_ports_parameters" value="0" />
  <parameter name="datarate" value="1500.0 Mbps" />
  <parameter name="mapped_primary_pll_buffer" value="GX clock output buffer" />
  <parameter name="hip_cal_en" value="disable" />
  <parameter name="atx_pll_cp_lf_order" value="lf_3rd_order" />
  <parameter name="atx_pll_min_fractional_percentage" value="0" />
  <parameter name="enable_hip_options" value="0" />
  <parameter name="mcgb_in_clk_freq" value="750.0" />
  <parameter name="effective_m_counter" value="1" />
  <parameter name="mapped_output_clock_frequency" value="750.0 MHz" />
  <parameter name="atx_pll_bandwidth_range_low" value="0 hz" />
  <parameter name="atx_pll_f_max_vco" value="14400000000 Hz" />
  <parameter name="atx_pll_f_min_ref" value="61440000 Hz" />
  <parameter name="atx_pll_enable_lc_vreg_calibration" value="true" />
  <parameter name="atx_pll_bandwidth_range_high" value="0 hz" />
  <parameter name="check_output_ports_pll" value="0" />
  <parameter name="hssi_pma_cgb_master_silicon_rev" value="20nm1" />
  <parameter name="dsm_mode" value="dsm_mode_integer" />
  <parameter name="atx_pll_overrange_voltage" value="over_setting0" />
  <parameter name="hssi_pma_cgb_master_prot_mode" value="basic_tx" />
  <parameter name="set_rcfg_emb_strm_enable" value="0" />
  <parameter name="atx_pll_dprio_lc_vreg1_boost_scratch" value="0" />
  <parameter name="atx_pll_cascadeclk_test" value="cascadetest_off" />
  <parameter name="hssi_pma_lc_refclk_select_mux_refclk_select" value="ref_iqclk0" />
  <parameter name="enable_advanced_avmm_options" value="0" />
  <parameter name="rcfg_file_prefix" value="altera_xcvr_atx_pll_a10" />
  <parameter name="set_hip_cal_en" value="0" />
  <parameter name="enable_mcgb_pcie_clksw" value="0" />
  <parameter name="mcgb_enable_iqtxrxclk" value="disable_iqtxrxclk" />
  <parameter name="check_output_ports_mcgb" value="0" />
  <parameter name="enable_advanced_options" value="0" />
  <parameter name="atx_pll_bonding" value="pll_bonding" />
  <parameter name="atx_pll_dprio_lc_vreg1_boost_expected_voltage" value="0" />
  <parameter name="atx_pll_enable_hclk" value="hclk_disabled" />
  <parameter name="silicon_rev" value="false" />
  <parameter name="hssi_pma_cgb_master_x1_div_m_sel" value="divbypass" />
  <parameter name="atx_pll_lc_mode" value="lccmu_normal" />
  <parameter name="atx_pll_sup_mode" value="user_mode" />
  <parameter name="set_auto_reference_clock_frequency" value="125.0" />
  <parameter name="atx_pll_lc_to_fpll_l_counter_scratch" value="1" />
  <parameter name="atx_pll_vco_freq" value="12000000000 Hz" />
  <parameter name="atx_pll_l_counter_enable" value="true" />
  <parameter name="enable_bonding_clks" value="0" />
  <parameter
     name="hssi_pma_lc_refclk_select_mux_inclk3_logical_to_physical_mapping"
     value="power_down" />
  <parameter name="mcgb_div" value="1" />
  <parameter name="mcgb_div_fnl" value="1" />
  <parameter name="hssi_pma_cgb_master_cgb_power_down" value="normal_cgb" />
  <parameter name="atx_pll_d2a_voltage" value="d2a_setting_4" />
  <parameter name="atx_pll_side" value="side_unknown" />
  <parameter name="hssi_refclk_divider_powerdown_mode" value="powerup" />
  <parameter name="primary_use" value="hssi_x1" />
  <parameter
     name="hssi_pma_lc_refclk_select_mux_xmux_lc_scratch1_src"
     value="scratch1_src_lvpecl" />
  <parameter name="dbg_ctrl_soft_logic_enable" value="0" />
  <parameter name="atx_pll_bw_sel" value="medium" />
  <parameter name="set_ref_clk_div" value="1" />
  <parameter name="atx_pll_pfd_delay_compensation" value="normal_delay" />
  <parameter name="set_user_identifier" value="0" />
  <parameter name="hssi_pma_cgb_master_ser_mode" value="sixty_four_bit" />
  <parameter name="atx_pll_f_max_pfd" value="350000000 Hz" />
  <parameter name="mcgb_out_datarate" value="1500.0" />
  <parameter name="atx_pll_dsm_ecn_bypass" value="false" />
  <parameter name="set_k_counter" value="2000000000" />
  <parameter name="rcfg_profile_select" value="1" />
  <parameter name="atx_pll_bonding_mode" value="cpri_bonding" />
  <parameter name="l_cascade_counter" value="1" />
  <parameter
     name="hssi_pma_lc_refclk_select_mux_xpm_iqref_mux_scratch3_src"
     value="scratch3_power_down" />
  <parameter name="hssi_refclk_divider_sel_pldclk" value="iqclk_sel_lvpecl" />
  <parameter name="atx_pll_f_max_x1" value="8700000000 Hz" />
  <parameter name="atx_pll_max_fractional_percentage" value="100" />
  <parameter
     name="hssi_refclk_divider_core_clk_lvpecl"
     value="core_clk_lvpecl_off" />
  <parameter name="atx_pll_pma_width" value="64" />
  <parameter name="atx_pll_tank_sel" value="lctank2" />
  <parameter name="rcfg_mif_file_enable" value="0" />
  <parameter name="enable_manual_configuration" value="1" />
  <parameter name="l_counter" value="16" />
  <parameter name="enable_8G_buffer_fnl" value="true" />
  <parameter name="atx_pll_fb_select" value="direct_fb" />
  <parameter name="hssi_refclk_divider_term_tristate" value="tristate_off" />
  <parameter name="enable_pcie_clk" value="0" />
  <parameter name="dbg_capability_reg_enable" value="0" />
  <parameter name="hssi_pma_cgb_master_vccdreg_output" value="vccdreg_nominal" />
  <parameter name="hssi_pma_lc_refclk_select_mux_silicon_rev" value="20nm1" />
  <parameter name="atx_pll_lf_ripplecap" value="lf_ripple_cap_0" />
  <parameter name="dbg_stat_soft_logic_enable" value="0" />
  <parameter name="atx_pll_cp_lf_3rd_pole_freq" value="lf_3rd_pole_setting0" />
  <parameter name="atx_pll_f_max_tank_2" value="14400000000 Hz" />
  <parameter name="atx_pll_f_max_tank_1" value="11400000000 Hz" />
  <parameter name="atx_pll_f_max_tank_0" value="8800000000 Hz" />
  <parameter
     name="hssi_pma_lc_refclk_select_mux_xpm_iqref_mux_scratch4_src"
     value="scratch4_power_down" />
  <parameter name="hssi_pma_cgb_master_observe_cgb_clocks" value="observe_nothing" />
  <parameter
     name="pll_setting"
     value="refclk {125.000000 MHz} m_cnt 48 n_cnt 1 l_cnt 16 k_cnt 1 l_cascade 1 l_cascade_predivider 1 outclk {750.0 MHz}" />
  <parameter name="lc_refclk_select" value="0" />
  <parameter name="rcfg_debug" value="0" />
  <parameter name="atx_pll_vccdreg_fb" value="vreg_fb8" />
  <parameter name="atx_pll_prot_mode" value="basic_tx" />
  <parameter name="atx_pll_n_counter_scratch" value="1" />
  <parameter name="atx_pll_vco_bypass_enable" value="false" />
  <parameter name="atx_pll_datarate" value="1500000000 bps" />
  <parameter name="atx_pll_dsm_mode" value="dsm_mode_integer" />
  <parameter name="enable_fb_comp_bonding" value="0" />
  <parameter name="atx_pll_lc_to_fpll_l_counter" value="lcounter_setting0" />
  <parameter name="hssi_pma_cgb_master_input_select_gen3" value="unused" />
  <parameter
     name="gui_parameter_list"
     value="K counter (valid in fractional mode),L counter (valid in non-cascade mode),M counter,N counter,L cascade predivider/VCO divider(valid in cascade mode) ,L cascade counter (valid in cascade mode),PLL output frequency,vco_freq,datarate" />
  <parameter name="atx_pll_fpll_refclk_selection" value="select_vco_output" />
  <parameter name="atx_pll_m_counter" value="48" />
  <parameter
     name="hssi_pma_lc_refclk_select_mux_inclk0_logical_to_physical_mapping"
     value="ref_iqclk0" />
  <parameter name="atx_pll_dprio_clk_vreg_boost_expected_voltage" value="0" />
  <parameter name="select_manual_config" value="false" />
  <parameter name="rcfg_jtag_enable" value="0" />
  <parameter name="atx_pll_vccdreg_fw" value="vreg_fw5" />
  <parameter
     name="hssi_pma_lc_refclk_select_mux_xmux_lc_scratch0_src"
     value="scratch0_src_lvpecl" />
  <parameter name="atx_pll_f_max_vco_fractional" value="0 hz" />
  <parameter name="rcfg_enable_avmm_busy_port" value="0" />
  <parameter name="dbg_user_identifier" value="0" />
  <parameter name="atx_pll_lf_resistance" value="lf_setting1" />
  <parameter name="hssi_refclk_divider_silicon_rev" value="20nm1" />
  <parameter name="support_mode" value="user_mode" />
  <generatedFiles>
   <file
       path="C:\Developer\fpga\ArrowESC\Cyclone10GX_Demo\ip\interlaken_phy\interlaken_phy_xcvr_atx_pll_a10_0\altera_xcvr_atx_pll_a10_181\synth\twentynm_xcvr_avmm.sv"
       attributes="" />
   <file
       path="C:\Developer\fpga\ArrowESC\Cyclone10GX_Demo\ip\interlaken_phy\interlaken_phy_xcvr_atx_pll_a10_0\altera_xcvr_atx_pll_a10_181\synth\alt_xcvr_resync.sv"
       attributes="" />
   <file
       path="C:\Developer\fpga\ArrowESC\Cyclone10GX_Demo\ip\interlaken_phy\interlaken_phy_xcvr_atx_pll_a10_0\altera_xcvr_atx_pll_a10_181\synth\alt_xcvr_arbiter.sv"
       attributes="" />
   <file
       path="C:\Developer\fpga\ArrowESC\Cyclone10GX_Demo\ip\interlaken_phy\interlaken_phy_xcvr_atx_pll_a10_0\altera_xcvr_atx_pll_a10_181\synth\a10_avmm_h.sv"
       attributes="" />
   <file
       path="C:\Developer\fpga\ArrowESC\Cyclone10GX_Demo\ip\interlaken_phy\interlaken_phy_xcvr_atx_pll_a10_0\altera_xcvr_atx_pll_a10_181\synth\altera_xcvr_native_a10_functions_h.sv"
       attributes="" />
   <file
       path="C:\Developer\fpga\ArrowESC\Cyclone10GX_Demo\ip\interlaken_phy\interlaken_phy_xcvr_atx_pll_a10_0\altera_xcvr_atx_pll_a10_181\synth\alt_xcvr_atx_pll_rcfg_arb.sv"
       attributes="" />
   <file
       path="C:\Developer\fpga\ArrowESC\Cyclone10GX_Demo\ip\interlaken_phy\interlaken_phy_xcvr_atx_pll_a10_0\altera_xcvr_atx_pll_a10_181\synth\a10_xcvr_atx_pll.sv"
       attributes="" />
   <file
       path="C:\Developer\fpga\ArrowESC\Cyclone10GX_Demo\ip\interlaken_phy\interlaken_phy_xcvr_atx_pll_a10_0\altera_xcvr_atx_pll_a10_181\synth\alt_xcvr_pll_embedded_debug.sv"
       attributes="" />
   <file
       path="C:\Developer\fpga\ArrowESC\Cyclone10GX_Demo\ip\interlaken_phy\interlaken_phy_xcvr_atx_pll_a10_0\altera_xcvr_atx_pll_a10_181\synth\alt_xcvr_pll_avmm_csr.sv"
       attributes="" />
   <file
       path="C:\Developer\fpga\ArrowESC\Cyclone10GX_Demo\ip\interlaken_phy\interlaken_phy_xcvr_atx_pll_a10_0\altera_xcvr_atx_pll_a10_181\synth\plain_files.txt"
       attributes="" />
   <file
       path="C:\Developer\fpga\ArrowESC\Cyclone10GX_Demo\ip\interlaken_phy\interlaken_phy_xcvr_atx_pll_a10_0\altera_xcvr_atx_pll_a10_181\synth\interlaken_phy_xcvr_atx_pll_a10_0_altera_xcvr_atx_pll_a10_181_upxocga.sv"
       attributes="" />
   <file
       path="C:\Developer\fpga\ArrowESC\Cyclone10GX_Demo\ip\interlaken_phy\interlaken_phy_xcvr_atx_pll_a10_0\altera_xcvr_atx_pll_a10_181\synth\alt_xcvr_atx_pll_rcfg_opt_logic_upxocga.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Developer\fpga\ArrowESC\Cyclone10GX_Demo\ip\interlaken_phy\interlaken_phy_xcvr_atx_pll_a10_0\altera_xcvr_atx_pll_a10_181\synth\twentynm_xcvr_avmm.sv"
       attributes="" />
   <file
       path="C:\Developer\fpga\ArrowESC\Cyclone10GX_Demo\ip\interlaken_phy\interlaken_phy_xcvr_atx_pll_a10_0\altera_xcvr_atx_pll_a10_181\synth\alt_xcvr_resync.sv"
       attributes="" />
   <file
       path="C:\Developer\fpga\ArrowESC\Cyclone10GX_Demo\ip\interlaken_phy\interlaken_phy_xcvr_atx_pll_a10_0\altera_xcvr_atx_pll_a10_181\synth\alt_xcvr_arbiter.sv"
       attributes="" />
   <file
       path="C:\Developer\fpga\ArrowESC\Cyclone10GX_Demo\ip\interlaken_phy\interlaken_phy_xcvr_atx_pll_a10_0\altera_xcvr_atx_pll_a10_181\synth\a10_avmm_h.sv"
       attributes="" />
   <file
       path="C:\Developer\fpga\ArrowESC\Cyclone10GX_Demo\ip\interlaken_phy\interlaken_phy_xcvr_atx_pll_a10_0\altera_xcvr_atx_pll_a10_181\synth\altera_xcvr_native_a10_functions_h.sv"
       attributes="" />
   <file
       path="C:\Developer\fpga\ArrowESC\Cyclone10GX_Demo\ip\interlaken_phy\interlaken_phy_xcvr_atx_pll_a10_0\altera_xcvr_atx_pll_a10_181\synth\alt_xcvr_atx_pll_rcfg_arb.sv"
       attributes="" />
   <file
       path="C:\Developer\fpga\ArrowESC\Cyclone10GX_Demo\ip\interlaken_phy\interlaken_phy_xcvr_atx_pll_a10_0\altera_xcvr_atx_pll_a10_181\synth\a10_xcvr_atx_pll.sv"
       attributes="" />
   <file
       path="C:\Developer\fpga\ArrowESC\Cyclone10GX_Demo\ip\interlaken_phy\interlaken_phy_xcvr_atx_pll_a10_0\altera_xcvr_atx_pll_a10_181\synth\alt_xcvr_pll_embedded_debug.sv"
       attributes="" />
   <file
       path="C:\Developer\fpga\ArrowESC\Cyclone10GX_Demo\ip\interlaken_phy\interlaken_phy_xcvr_atx_pll_a10_0\altera_xcvr_atx_pll_a10_181\synth\alt_xcvr_pll_avmm_csr.sv"
       attributes="" />
   <file
       path="C:\Developer\fpga\ArrowESC\Cyclone10GX_Demo\ip\interlaken_phy\interlaken_phy_xcvr_atx_pll_a10_0\altera_xcvr_atx_pll_a10_181\synth\plain_files.txt"
       attributes="" />
   <file
       path="C:\Developer\fpga\ArrowESC\Cyclone10GX_Demo\ip\interlaken_phy\interlaken_phy_xcvr_atx_pll_a10_0\altera_xcvr_atx_pll_a10_181\synth\interlaken_phy_xcvr_atx_pll_a10_0_altera_xcvr_atx_pll_a10_181_upxocga.sv"
       attributes="" />
   <file
       path="C:\Developer\fpga\ArrowESC\Cyclone10GX_Demo\ip\interlaken_phy\interlaken_phy_xcvr_atx_pll_a10_0\altera_xcvr_atx_pll_a10_181\synth\alt_xcvr_atx_pll_rcfg_opt_logic_upxocga.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelFPGA_pro/18.1/ip/altera/alt_xcvr/altera_xcvr_pll/altera_xcvr_atx_pll_vi/tcl/altera_xcvr_atx_pll_a10_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="interlaken_phy_xcvr_atx_pll_a10_0"
     as="xcvr_atx_pll_a10_0" />
  <messages>
   <message level="Info" culprit="interlaken_phy_xcvr_atx_pll_a10_0">"Generating: interlaken_phy_xcvr_atx_pll_a10_0_altera_xcvr_atx_pll_a10_181_upxocga"</message>
   <message level="Info" culprit="xcvr_atx_pll_a10_0">add_fileset_file ./twentynm_xcvr_avmm.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_xcvr_avmm.sv</message>
   <message level="Info" culprit="xcvr_atx_pll_a10_0">add_fileset_file ./alt_xcvr_resync.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_resync.sv</message>
   <message level="Info" culprit="xcvr_atx_pll_a10_0">add_fileset_file ./alt_xcvr_arbiter.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_arbiter.sv</message>
   <message level="Info" culprit="xcvr_atx_pll_a10_0">add_fileset_file ./a10_avmm_h.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_native_phy/altera_xcvr_native_vi/a10_avmm_h.sv</message>
   <message level="Info" culprit="xcvr_atx_pll_a10_0">add_fileset_file ./altera_xcvr_native_a10_functions_h.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_native_phy/altera_xcvr_native_vi/altera_xcvr_native_a10_functions_h.sv</message>
   <message level="Info" culprit="xcvr_atx_pll_a10_0">add_fileset_file ./alt_xcvr_atx_pll_rcfg_arb.sv SYSTEM_VERILOG PATH ../source/alt_xcvr_atx_pll_rcfg_arb.sv</message>
   <message level="Info" culprit="xcvr_atx_pll_a10_0">add_fileset_file ./a10_xcvr_atx_pll.sv SYSTEM_VERILOG PATH ../source/a10_xcvr_atx_pll.sv</message>
   <message level="Info" culprit="xcvr_atx_pll_a10_0">add_fileset_file ./alt_xcvr_pll_embedded_debug.sv SYSTEM_VERILOG PATH ../source/alt_xcvr_pll_embedded_debug.sv</message>
   <message level="Info" culprit="xcvr_atx_pll_a10_0">add_fileset_file ./alt_xcvr_pll_avmm_csr.sv SYSTEM_VERILOG PATH ../source/alt_xcvr_pll_avmm_csr.sv</message>
  </messages>
 </entity>
</deploy>
