// Seed: 2274472213
module module_0 (
    output logic id_0,
    output reg   id_1,
    input  logic id_2
);
  always id_1 <= 1;
endmodule
