
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000081                       # Number of seconds simulated
sim_ticks                                    81411500                       # Number of ticks simulated
final_tick                                   81411500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 269446                       # Simulator instruction rate (inst/s)
host_op_rate                                   316772                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             2590205976                       # Simulator tick rate (ticks/s)
host_mem_usage                                 668932                       # Number of bytes of host memory used
host_seconds                                     0.03                       # Real time elapsed on the host
sim_insts                                        8461                       # Number of instructions simulated
sim_ops                                          9952                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED     81411500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          16000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data           7904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              23904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        16000                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         16000                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks         1664                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total            1664                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             500                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             247                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 747                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks           52                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                 52                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         196532431                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          97087021                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             293619452                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    196532431                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        196532431                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       20439373                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             20439373                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       20439373                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        196532431                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         97087021                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            314058825                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples        37.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       500.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       244.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000092024750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            1                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            1                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                1559                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                 15                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                         747                       # Number of read requests accepted
system.mem_ctrls.writeReqs                         52                       # Number of write requests accepted
system.mem_ctrls.readBursts                       747                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                       52                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                  47616                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     192                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                    1024                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   23904                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                 1664                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      3                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    15                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                77                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 7                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                53                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                17                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                29                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                41                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                87                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               110                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                46                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                65                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               36                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                4                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               61                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               44                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               11                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               56                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                15                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                      81333500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                   747                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                   52                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     744                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          157                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    302.471338                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   196.250598                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   285.170047                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           48     30.57%     30.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           39     24.84%     55.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           19     12.10%     67.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           20     12.74%     80.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            7      4.46%     84.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            4      2.55%     87.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            8      5.10%     92.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            4      2.55%     94.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151            8      5.10%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          157                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples            1                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean            711                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    711.000000                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev           nan                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-735            1    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total             1                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples            1                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean             16                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.000000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev           nan                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                1    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total             1                       # Writes before turning the bus around for reads
system.mem_ctrls.masterReadBytes::.cpu.inst        16000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data         7808                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks          512                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 196532430.921921342611                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 95907826.289897620678                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 6289037.789501482621                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          500                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          247                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks           52                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     14846250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data      8752500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks    317931000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     29692.50                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     35435.22                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6114057.69                       # Per-master write average memory access latency
system.mem_ctrls.totQLat                      9648750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                23598750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                    3720000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     12968.75                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31718.75                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       584.88                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        12.58                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    293.62                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     20.44                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.67                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.57                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.10                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       8.27                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                      582                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                      15                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 78.23                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                40.54                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     101794.12                       # Average gap between requests
system.mem_ctrls.pageHitRate                    76.44                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                   642600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                   326370                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                 3005940                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                  83520                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         6146400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy              6905550                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy               133440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy        28244640                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy         1528800                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy               47017260                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            577.526025                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime             65882000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE        71500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF       2600000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN      3979500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      12816250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN     61944250                       # Time in different power states
system.mem_ctrls_1.actEnergy                   521220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                   269445                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 2306220                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         6146400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy              5477700                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy               164160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy        29378940                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy         1745280                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy               46009365                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            565.145772                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime             68314250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE       150000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF       2600000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN      4544250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT       9677500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN     64439750                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED     81411500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED     81411500                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED     81411500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED     81411500                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED     81411500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                    13                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON        81411500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                           162823                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                        8461                       # Number of instructions committed
system.cpu.committedOps                          9952                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                  8505                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                     16                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                         373                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts         1477                       # number of instructions that are conditional controls
system.cpu.num_int_insts                         8505                       # number of integer instructions
system.cpu.num_fp_insts                            16                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads               14018                       # number of times the integer registers were read
system.cpu.num_int_register_writes               5271                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                   16                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_cc_register_reads                35799                       # number of times the CC registers were read
system.cpu.num_cc_register_writes                4801                       # number of times the CC registers were written
system.cpu.num_mem_refs                          3461                       # number of memory refs
system.cpu.num_load_insts                        1911                       # Number of load instructions
system.cpu.num_store_insts                       1550                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                     162823                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                              1980                       # Number of branches fetched
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                      6602     65.58%     65.58% # Class of executed instruction
system.cpu.op_class::IntMult                        4      0.04%     65.62% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     65.62% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     65.62% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     65.62% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     65.62% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     65.62% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     65.62% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     65.62% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     65.62% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     65.62% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     65.62% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     65.62% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     65.62% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     65.62% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     65.62% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     65.62% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     65.62% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     65.62% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     65.62% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     65.62% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     65.62% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     65.62% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     65.62% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     65.62% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     65.62% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     65.62% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     65.62% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     65.62% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     65.62% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     65.62% # Class of executed instruction
system.cpu.op_class::MemRead                     1911     18.98%     84.60% # Class of executed instruction
system.cpu.op_class::MemWrite                    1534     15.24%     99.84% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%     99.84% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                 16      0.16%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                      10067                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED     81411500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse            30.033828                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                3381                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               422                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              8.011848                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            175500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data    30.033828                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.938557                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.938557                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           31                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             13946                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            13946                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED     81411500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data         1555                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            1555                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data         1358                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           1358                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           23                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           23                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::.cpu.data           23                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           23                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::.cpu.data         2913                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total             2913                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data         2913                       # number of overall hits
system.cpu.dcache.overall_hits::total            2913                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data          287                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           287                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data          135                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          135                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data          422                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            422                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          422                       # number of overall misses
system.cpu.dcache.overall_misses::total           422                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     15477500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     15477500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      8704500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      8704500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data     24182000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     24182000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     24182000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     24182000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data         1842                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         1842                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data         1493                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         1493                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           23                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           23                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           23                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           23                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data         3335                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total         3335                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data         3335                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total         3335                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.155809                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.155809                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.090422                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.090422                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.126537                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.126537                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.126537                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.126537                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 53928.571429                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 53928.571429                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 64477.777778                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 64477.777778                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 57303.317536                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 57303.317536                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 57303.317536                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 57303.317536                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          218                       # number of writebacks
system.cpu.dcache.writebacks::total               218                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          287                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          287                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          135                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          135                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data          422                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          422                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          422                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          422                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     15190500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     15190500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      8569500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      8569500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     23760000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     23760000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     23760000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     23760000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.155809                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.155809                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.090422                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.090422                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.126537                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.126537                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.126537                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.126537                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 52928.571429                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 52928.571429                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 63477.777778                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 63477.777778                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 56303.317536                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 56303.317536                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 56303.317536                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 56303.317536                       # average overall mshr miss latency
system.cpu.dcache.replacements                    391                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED     81411500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            56.132021                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                8523                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               895                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              9.522905                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst    56.132021                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.877063                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.877063                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           54                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses              9418                       # Number of tag accesses
system.cpu.icache.tags.data_accesses             9418                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED     81411500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst         7628                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            7628                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst         7628                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             7628                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst         7628                       # number of overall hits
system.cpu.icache.overall_hits::total            7628                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst          895                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           895                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst          895                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            895                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          895                       # number of overall misses
system.cpu.icache.overall_misses::total           895                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     46657500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     46657500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst     46657500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     46657500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     46657500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     46657500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst         8523                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         8523                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst         8523                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         8523                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst         8523                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         8523                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.105010                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.105010                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.105010                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.105010                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.105010                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.105010                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 52131.284916                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 52131.284916                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 52131.284916                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 52131.284916                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 52131.284916                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 52131.284916                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          831                       # number of writebacks
system.cpu.icache.writebacks::total               831                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          895                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          895                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst          895                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          895                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          895                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          895                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     45762500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     45762500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     45762500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     45762500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     45762500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     45762500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.105010                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.105010                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.105010                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.105010                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.105010                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.105010                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 51131.284916                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 51131.284916                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 51131.284916                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 51131.284916                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 51131.284916                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 51131.284916                       # average overall mshr miss latency
system.cpu.icache.replacements                    831                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED     81411500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                   344.933384                       # Cycle average of tags in use
system.l2.tags.total_refs                        2520                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                       753                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.346614                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       1.934235                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       216.918551                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       126.080597                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.003778                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.423669                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.246251                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.673698                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           510                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           85                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          425                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     41073                       # Number of tag accesses
system.l2.tags.data_accesses                    41073                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED     81411500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::.writebacks          218                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total              218                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::.writebacks          820                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              820                       # number of WritebackClean hits
system.l2.ReadExReq_hits::.cpu.data                37                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    37                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::.cpu.inst            395                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                395                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::.cpu.data           138                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               138                       # number of ReadSharedReq hits
system.l2.demand_hits::.cpu.inst                  395                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                  175                       # number of demand (read+write) hits
system.l2.demand_hits::total                      570                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 395                       # number of overall hits
system.l2.overall_hits::.cpu.data                 175                       # number of overall hits
system.l2.overall_hits::total                     570                       # number of overall hits
system.l2.ReadExReq_misses::.cpu.data              98                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  98                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::.cpu.inst          500                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              500                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::.cpu.data          149                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             149                       # number of ReadSharedReq misses
system.l2.demand_misses::.cpu.inst                500                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                247                       # number of demand (read+write) misses
system.l2.demand_misses::total                    747                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               500                       # number of overall misses
system.l2.overall_misses::.cpu.data               247                       # number of overall misses
system.l2.overall_misses::total                   747                       # number of overall misses
system.l2.ReadExReq_miss_latency::.cpu.data      7978500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       7978500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu.inst     40258500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     40258500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu.data     13305000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     13305000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::.cpu.inst     40258500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data     21283500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         61542000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     40258500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data     21283500                       # number of overall miss cycles
system.l2.overall_miss_latency::total        61542000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::.writebacks          218                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total          218                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::.writebacks          820                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          820                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu.data           135                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               135                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.inst          895                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            895                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu.data          287                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           287                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::.cpu.inst              895                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data              422                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 1317                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             895                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data             422                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                1317                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::.cpu.data     0.725926                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.725926                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.558659                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.558659                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.519164                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.519164                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::.cpu.inst        0.558659                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.585308                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.567198                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.558659                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.585308                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.567198                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 81413.265306                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 81413.265306                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst        80517                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total        80517                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 89295.302013                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 89295.302013                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::.cpu.inst        80517                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 86168.016194                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 82385.542169                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst        80517                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 86168.016194                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 82385.542169                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                  52                       # number of writebacks
system.l2.writebacks::total                        52                       # number of writebacks
system.l2.ReadExReq_mshr_misses::.cpu.data           98                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             98                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          500                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          500                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu.data          149                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          149                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::.cpu.inst           500                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data           247                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               747                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          500                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data          247                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              747                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data      6998500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      6998500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     35258500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     35258500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     11815000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     11815000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.inst     35258500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data     18813500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     54072000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     35258500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data     18813500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     54072000                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.725926                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.725926                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.558659                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.558659                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.519164                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.519164                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::.cpu.inst     0.558659                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.585308                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.567198                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.558659                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.585308                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.567198                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 71413.265306                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 71413.265306                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst        70517                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total        70517                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 79295.302013                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 79295.302013                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst        70517                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 76168.016194                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 72385.542169                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst        70517                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 76168.016194                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 72385.542169                       # average overall mshr miss latency
system.l2.replacements                            243                       # number of replacements
system.membus.snoop_filter.tot_requests           983                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests          236                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED     81411500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                649                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           52                       # Transaction distribution
system.membus.trans_dist::CleanEvict              184                       # Transaction distribution
system.membus.trans_dist::ReadExReq                98                       # Transaction distribution
system.membus.trans_dist::ReadExResp               98                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           649                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         1730                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1730                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port        25568                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   25568                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               747                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     747    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 747                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1095500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy            2482250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.0                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests         2539                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests         1223                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests           19                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops              7                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops            7                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED     81411500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              1182                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty          270                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          831                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             364                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              135                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             135                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           895                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          287                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2621                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side         1235                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                  3856                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        55232                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side        20480                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                  75712                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                             243                       # Total snoops (count)
system.tol2bus.snoopTraffic                      1664                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             1560                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.017308                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.130457                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   1533     98.27%     98.27% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     27      1.73%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               1560                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy            1794000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            895000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy            422000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.5                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
