

================================================================
== Vivado HLS Report for 'Erode'
================================================================
* Date:           Tue Mar 24 00:12:44 2020

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        YCrCbGuass
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.17|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  353781|  353781|  353781|  353781|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+--------+--------+----------+-----------+-----------+------+----------+
        |               |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+--------+--------+----------+-----------+-----------+------+----------+
        |- loop_height  |  353780|  353780|       490|          -|          -|   722|    no    |
        | + loop_width  |     487|     487|         7|          1|          1|   482|    yes   |
        +---------------+--------+--------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 1
  Pipeline-0 : II = 1, D = 7, States = { 3 4 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond389_i_i)
3 --> 
	10  / (exitcond388_i_i)
	4  / (!exitcond388_i_i)
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	3  / true
10 --> 
	2  / true

* FSM state operations: 

 <State 1> : 3.25ns
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va = alloca i8"
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_1 = alloca i8"
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_2 = alloca i8"
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_3 = alloca i8"
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_4 = alloca i8"
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_5 = alloca i8"
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_6 = alloca i8"
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%right_border_buf_0_s = alloca i8"
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%right_border_buf_0_1 = alloca i8"
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %p_dst_data_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %p_src_data_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_1 : Operation 22 [1/1] (3.25ns)   --->   "%k_buf_0_val_3 = alloca [480 x i8], align 1" [D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:398->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 480> <RAM>
ST_1 : Operation 23 [1/1] (3.25ns)   --->   "%k_buf_0_val_4 = alloca [480 x i8], align 1" [D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:398->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 480> <RAM>
ST_1 : Operation 24 [1/1] (3.25ns)   --->   "%k_buf_0_val_5 = alloca [480 x i8], align 1" [D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:398->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 480> <RAM>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%rbegin_i_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([63 x i8]* @hls_KD_KD_LineBuffe) nounwind"
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%rend_i_i_i_0 = call i32 (...)* @_ssdm_op_SpecRegionEnd([63 x i8]* @hls_KD_KD_LineBuffe, i32 %rbegin_i_i_i) nounwind"
ST_1 : Operation 27 [1/1] (1.76ns)   --->   "br label %0" [D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:441->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1227]

 <State 2> : 2.70ns
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%t_V = phi i10 [ 0, %._crit_edge.i.i ], [ %i_V, %5 ]"
ST_2 : Operation 29 [1/1] (1.77ns)   --->   "%exitcond389_i_i = icmp eq i10 %t_V, -302" [D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:441->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 722, i64 722, i64 722)"
ST_2 : Operation 31 [1/1] (1.95ns)   --->   "%i_V = add i10 %t_V, 1" [D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:441->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "br i1 %exitcond389_i_i, label %"morp_opr<erode_kernel, BORDER_REPLICATE, 0, 0, 720, 480>.exit", label %1" [D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:441->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1227]
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str27) nounwind" [D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:441->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1227]
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str27)" [D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:441->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1227]
ST_2 : Operation 35 [1/1] (1.77ns)   --->   "%tmp_s = icmp ult i10 %t_V, -304" [D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:490->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.93ns)   --->   "%tmp_112_not = xor i1 %tmp_s, true" [D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:455->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%tmp = call i9 @_ssdm_op_PartSelect.i9.i10.i32.i32(i10 %t_V, i32 1, i32 9)" [D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:464->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1227]
ST_2 : Operation 38 [1/1] (1.66ns)   --->   "%icmp = icmp ne i9 %tmp, 0" [D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:464->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (1.77ns)   --->   "%tmp_9 = icmp eq i10 %t_V, 0" [D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:469->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (1.77ns)   --->   "%tmp_142_2 = icmp eq i10 %t_V, 1" [D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:469->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (1.77ns)   --->   "%tmp_1 = icmp ugt i10 %t_V, -304" [D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:500->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_46 = trunc i10 %t_V to i2" [D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:504->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1227]
ST_2 : Operation 43 [1/1] (0.93ns)   --->   "%row_assign_7_1_t = xor i2 %tmp_46, 1" [D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:505->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (1.56ns)   --->   "%row_assign_7_2_t = sub i2 -2, %tmp_46" [D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:505->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (1.76ns)   --->   "br label %2" [D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:442->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1227]
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "ret void" [D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1228]

 <State 3> : 6.01ns
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%t_V_5 = phi i9 [ 0, %1 ], [ %j_V, %._crit_edge413.i.i ]"
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%t_V_5_cast = zext i9 %t_V_5 to i10" [D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:442->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1227]
ST_3 : Operation 49 [1/1] (1.66ns)   --->   "%exitcond388_i_i = icmp eq i9 %t_V_5, -30" [D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:442->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 482, i64 482, i64 482)"
ST_3 : Operation 51 [1/1] (1.93ns)   --->   "%j_V = add i9 %t_V_5, 1" [D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:442->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "br i1 %exitcond388_i_i, label %5, label %.critedge.i.i_ifconv" [D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:442->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1227]
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_47 = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %t_V_5, i32 1, i32 8)" [D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:510->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1227]
ST_3 : Operation 54 [1/1] (1.55ns)   --->   "%icmp1 = icmp ne i8 %tmp_47, 0" [D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:510->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (1.93ns)   --->   "%ImagLoc_x = add i10 -1, %t_V_5_cast" [D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:449->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (1.93ns)   --->   "%ImagLoc_x_cast = add i9 -1, %t_V_5" [D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:449->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node or_cond_i_i_i)   --->   "%tmp_48 = call i1 @_ssdm_op_BitSelect.i1.i10.i32(i10 %ImagLoc_x, i32 9)" [D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgbase.h:118->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:450->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1227]
ST_3 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node or_cond_i_i_i)   --->   "%rev = xor i1 %tmp_48, true" [D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgbase.h:118->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:450->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (1.77ns)   --->   "%tmp_5 = icmp slt i10 %ImagLoc_x, 480" [D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgbase.h:118->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:450->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (0.93ns) (out node of the LUT)   --->   "%or_cond_i_i_i = and i1 %tmp_5, %rev" [D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgbase.h:118->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:450->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node x)   --->   "%tmp_49 = call i1 @_ssdm_op_BitSelect.i1.i10.i32(i10 %ImagLoc_x, i32 9)" [D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgbase.h:121->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:450->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1227]
ST_3 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node x)   --->   "%p_assign_1_cast_cast = select i1 %tmp_49, i9 0, i9 -33" [D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgbase.h:121->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:450->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (1.37ns) (out node of the LUT)   --->   "%x = select i1 %or_cond_i_i_i, i9 %ImagLoc_x_cast, i9 %p_assign_1_cast_cast" [D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:634->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:843->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:470->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_50 = trunc i9 %x to i2" [D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:456->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1227]
ST_3 : Operation 65 [1/1] (0.93ns)   --->   "%brmerge = or i1 %tmp_5, %tmp_112_not" [D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:455->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "br i1 %or_cond_i_i_i, label %3, label %._crit_edge406.i.i_ifconv" [D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:463->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1227]
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "br i1 %icmp, label %4, label %borderInterpolate.exit422.i.i.0" [D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:464->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1227]
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "br i1 %tmp_9, label %"operator().exit464.i.i.0", label %._crit_edge408.i.i.1" [D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:469->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1227]
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "br i1 %tmp_142_2, label %"operator().exit464.i.i.2", label %._crit_edge408.i.i.2" [D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:469->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1227]
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "br label %._crit_edge406.i.i_ifconv"
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "br i1 %tmp_s, label %.preheader390.i.i.preheader.0, label %._crit_edge406.i.i_ifconv" [D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:473->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1227]
ST_3 : Operation 72 [1/1] (0.93ns)   --->   "%or_cond_i_i = and i1 %icmp, %icmp1" [D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:510->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "br i1 %or_cond_i_i, label %._crit_edge.i470.i.i.0.0, label %._crit_edge413.i.i" [D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:510->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1227]

 <State 4> : 3.25ns
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_6 = zext i9 %x to i64" [D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:835->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:843->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:458->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1227]
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%k_buf_0_val_3_addr = getelementptr [480 x i8]* %k_buf_0_val_3, i64 0, i64 %tmp_6" [D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:835->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:843->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:458->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1227]
ST_4 : Operation 76 [2/2] (3.25ns)   --->   "%k_buf_0_val_3_load = load i8* %k_buf_0_val_3_addr, align 1" [D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:458->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 480> <RAM>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%k_buf_0_val_4_addr = getelementptr [480 x i8]* %k_buf_0_val_4, i64 0, i64 %tmp_6" [D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:835->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:843->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:458->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1227]
ST_4 : Operation 78 [2/2] (3.25ns)   --->   "%k_buf_0_val_4_load = load i8* %k_buf_0_val_4_addr, align 1" [D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:458->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 480> <RAM>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%k_buf_0_val_5_addr = getelementptr [480 x i8]* %k_buf_0_val_5, i64 0, i64 %tmp_6" [D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:835->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:843->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:458->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1227]
ST_4 : Operation 80 [2/2] (3.25ns)   --->   "%k_buf_0_val_5_load = load i8* %k_buf_0_val_5_addr, align 1" [D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:458->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 480> <RAM>

 <State 5> : 8.17ns
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_7 = load i8* %src_kernel_win_0_va_6"
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%right_border_buf_0_2 = load i8* %right_border_buf_0_s"
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%right_border_buf_0_3 = load i8* %right_border_buf_0_1"
ST_5 : Operation 84 [1/2] (3.25ns)   --->   "%k_buf_0_val_3_load = load i8* %k_buf_0_val_3_addr, align 1" [D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:458->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 480> <RAM>
ST_5 : Operation 85 [1/1] (0.93ns)   --->   "%col_assign_1_t = xor i2 %tmp_50, -1" [D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:456->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node col_buf_0_val_0_0)   --->   "%tmp_26 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %src_kernel_win_0_va_7, i8 undef, i8 undef, i2 %col_assign_1_t)" [D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:456->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 87 [1/1] (1.77ns) (out node of the LUT)   --->   "%col_buf_0_val_0_0 = select i1 %brmerge, i8 %k_buf_0_val_3_load, i8 %tmp_26" [D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:456->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 88 [1/2] (3.25ns)   --->   "%k_buf_0_val_4_load = load i8* %k_buf_0_val_4_addr, align 1" [D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:458->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 480> <RAM>
ST_5 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node col_buf_0_val_1_0)   --->   "%tmp_27 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %right_border_buf_0_3, i8 undef, i8 undef, i2 %col_assign_1_t)" [D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:456->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 90 [1/1] (1.77ns) (out node of the LUT)   --->   "%col_buf_0_val_1_0 = select i1 %brmerge, i8 %k_buf_0_val_4_load, i8 %tmp_27" [D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:456->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 91 [1/2] (3.25ns)   --->   "%k_buf_0_val_5_load = load i8* %k_buf_0_val_5_addr, align 1" [D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:458->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 480> <RAM>
ST_5 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node col_buf_0_val_2_0)   --->   "%tmp_28 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %right_border_buf_0_2, i8 undef, i8 undef, i2 %col_assign_1_t)" [D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:456->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 93 [1/1] (1.77ns) (out node of the LUT)   --->   "%col_buf_0_val_2_0 = select i1 %brmerge, i8 %k_buf_0_val_5_load, i8 %tmp_28" [D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:456->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 94 [1/1] (3.63ns)   --->   "%tmp_53 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %p_src_data_stream_V)" [D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:466->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 1> <FIFO>
ST_5 : Operation 95 [1/1] (3.25ns)   --->   "store i8 %tmp_53, i8* %k_buf_0_val_5_addr, align 1" [D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:470->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 480> <RAM>
ST_5 : Operation 96 [1/1] (3.25ns)   --->   "store i8 %tmp_53, i8* %k_buf_0_val_4_addr, align 1" [D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:470->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 480> <RAM>
ST_5 : Operation 97 [1/1] (0.00ns)   --->   "br label %._crit_edge408.i.i.1" [D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:471->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1227]
ST_5 : Operation 98 [1/1] (3.25ns)   --->   "store i8 %tmp_53, i8* %k_buf_0_val_3_addr, align 1" [D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:470->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 480> <RAM>
ST_5 : Operation 99 [1/1] (0.00ns)   --->   "br label %._crit_edge408.i.i.2" [D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:471->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1227]
ST_5 : Operation 100 [1/1] (3.25ns)   --->   "store i8 %k_buf_0_val_4_load, i8* %k_buf_0_val_5_addr, align 1" [D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:487->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 480> <RAM>
ST_5 : Operation 101 [1/1] (3.25ns)   --->   "store i8 %k_buf_0_val_3_load, i8* %k_buf_0_val_4_addr, align 1" [D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:487->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 480> <RAM>
ST_5 : Operation 102 [1/1] (3.63ns)   --->   "%tmp_52 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %p_src_data_stream_V)" [D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:491->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 1> <FIFO>
ST_5 : Operation 103 [1/1] (3.25ns)   --->   "store i8 %tmp_52, i8* %k_buf_0_val_3_addr, align 1" [D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:491->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 480> <RAM>
ST_5 : Operation 104 [1/1] (0.00ns)   --->   "store i8 %col_buf_0_val_1_0, i8* %right_border_buf_0_1" [D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:482->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1227]
ST_5 : Operation 105 [1/1] (0.00ns)   --->   "store i8 %col_buf_0_val_2_0, i8* %right_border_buf_0_s" [D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:482->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1227]
ST_5 : Operation 106 [1/1] (0.00ns)   --->   "store i8 %col_buf_0_val_0_0, i8* %src_kernel_win_0_va_6" [D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:482->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1227]
ST_5 : Operation 107 [1/1] (0.00ns)   --->   "br label %._crit_edge406.i.i_ifconv" [D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:493->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1227]
ST_5 : Operation 108 [1/1] (1.77ns)   --->   "%tmp_29 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %col_buf_0_val_0_0, i8 %col_buf_0_val_1_0, i8 %col_buf_0_val_2_0, i2 %row_assign_7_1_t)" [D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:456->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 109 [1/1] (1.37ns)   --->   "%src_kernel_win_0_va_8 = select i1 %tmp_1, i8 %tmp_29, i8 %col_buf_0_val_1_0" [D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:505->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 110 [1/1] (1.77ns)   --->   "%tmp_30 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %col_buf_0_val_0_0, i8 %col_buf_0_val_1_0, i8 %col_buf_0_val_2_0, i2 %row_assign_7_2_t)" [D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:456->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 111 [1/1] (1.37ns)   --->   "%src_kernel_win_0_va_9 = select i1 %tmp_1, i8 %tmp_30, i8 %col_buf_0_val_2_0" [D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:505->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

 <State 6> : 5.84ns
ST_6 : Operation 112 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_14 = load i8* %src_kernel_win_0_va_4" [D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:160->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:512->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1227]
ST_6 : Operation 113 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_15 = load i8* %src_kernel_win_0_va_5" [D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:160->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:512->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1227]
ST_6 : Operation 114 [1/1] (1.55ns)   --->   "%tmp_188_0_1 = icmp ult i8 %src_kernel_win_0_va_14, %src_kernel_win_0_va_15" [D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:160->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:512->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 115 [1/1] (1.37ns)   --->   "%temp_0_i_i_i_059_i_s = select i1 %tmp_188_0_1, i8 %src_kernel_win_0_va_14, i8 %src_kernel_win_0_va_15" [D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:160->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:512->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 116 [1/1] (1.55ns)   --->   "%tmp_188_0_2 = icmp ult i8 %src_kernel_win_0_va_9, %temp_0_i_i_i_059_i_s" [D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:160->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:512->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 117 [1/1] (1.37ns)   --->   "%temp_0_i_i_i_059_i_1 = select i1 %tmp_188_0_2, i8 %src_kernel_win_0_va_9, i8 %temp_0_i_i_i_059_i_s" [D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:160->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:512->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 118 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_18 = load i8* %src_kernel_win_0_va_4" [D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:165->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:543->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:497->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1227]
ST_6 : Operation 119 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_0_va_18, i8* %src_kernel_win_0_va_5" [D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:165->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:543->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:497->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1227]
ST_6 : Operation 120 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_0_va_9, i8* %src_kernel_win_0_va_4" [D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:505->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1227]

 <State 7> : 7.39ns
ST_7 : Operation 121 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_12 = load i8* %src_kernel_win_0_va_2" [D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:160->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:512->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1227]
ST_7 : Operation 122 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_13 = load i8* %src_kernel_win_0_va_3" [D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:160->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:512->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1227]
ST_7 : Operation 123 [1/1] (1.55ns)   --->   "%tmp_188_1 = icmp ult i8 %src_kernel_win_0_va_13, %temp_0_i_i_i_059_i_1" [D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:160->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:512->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 124 [1/1] (1.37ns)   --->   "%temp_0_i_i_i_059_i_2 = select i1 %tmp_188_1, i8 %src_kernel_win_0_va_13, i8 %temp_0_i_i_i_059_i_1" [D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:160->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:512->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 125 [1/1] (1.55ns)   --->   "%tmp_188_1_1 = icmp ult i8 %src_kernel_win_0_va_12, %temp_0_i_i_i_059_i_2" [D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:160->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:512->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 126 [1/1] (1.37ns)   --->   "%temp_0_i_i_i_059_i_3 = select i1 %tmp_188_1_1, i8 %src_kernel_win_0_va_12, i8 %temp_0_i_i_i_059_i_2" [D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:160->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:512->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 127 [1/1] (1.55ns)   --->   "%tmp_188_1_2 = icmp ult i8 %src_kernel_win_0_va_8, %temp_0_i_i_i_059_i_3" [D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:160->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:512->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 128 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_17 = load i8* %src_kernel_win_0_va_2" [D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:165->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:543->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:497->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1227]
ST_7 : Operation 129 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_0_va_17, i8* %src_kernel_win_0_va_3" [D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:165->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:543->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:497->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1227]
ST_7 : Operation 130 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_0_va_8, i8* %src_kernel_win_0_va_2" [D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:505->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1227]

 <State 8> : 7.21ns
ST_8 : Operation 131 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_10 = load i8* %src_kernel_win_0_va" [D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:160->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:512->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1227]
ST_8 : Operation 132 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_11 = load i8* %src_kernel_win_0_va_1" [D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:160->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:512->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1227]
ST_8 : Operation 133 [1/1] (1.37ns)   --->   "%temp_0_i_i_i_059_i_4 = select i1 %tmp_188_1_2, i8 %src_kernel_win_0_va_8, i8 %temp_0_i_i_i_059_i_3" [D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:160->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:512->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 134 [1/1] (1.55ns)   --->   "%tmp_188_2 = icmp ult i8 %src_kernel_win_0_va_11, %temp_0_i_i_i_059_i_4" [D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:160->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:512->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 135 [1/1] (1.37ns)   --->   "%temp_0_i_i_i_059_i_5 = select i1 %tmp_188_2, i8 %src_kernel_win_0_va_11, i8 %temp_0_i_i_i_059_i_4" [D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:160->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:512->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 136 [1/1] (1.55ns)   --->   "%tmp_188_2_1 = icmp ult i8 %src_kernel_win_0_va_10, %temp_0_i_i_i_059_i_5" [D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:160->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:512->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 137 [1/1] (1.37ns)   --->   "%temp_0_i_i_i_059_i_6 = select i1 %tmp_188_2_1, i8 %src_kernel_win_0_va_10, i8 %temp_0_i_i_i_059_i_5" [D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:160->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:512->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 138 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_16 = load i8* %src_kernel_win_0_va" [D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:456->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1227]
ST_8 : Operation 139 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_0_va_16, i8* %src_kernel_win_0_va_1" [D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:456->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1227]
ST_8 : Operation 140 [1/1] (0.00ns)   --->   "store i8 %col_buf_0_val_0_0, i8* %src_kernel_win_0_va" [D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:456->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1227]

 <State 9> : 6.55ns
ST_9 : Operation 141 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str28) nounwind" [D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:442->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1227]
ST_9 : Operation 142 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str28)" [D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:442->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1227]
ST_9 : Operation 143 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:446->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1227]
ST_9 : Operation 144 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str29) nounwind" [D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:448->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1227]
ST_9 : Operation 145 [1/1] (1.55ns)   --->   "%tmp_188_2_2 = icmp ult i8 %col_buf_0_val_0_0, %temp_0_i_i_i_059_i_6" [D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:160->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:512->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 146 [1/1] (1.37ns)   --->   "%tmp_10 = select i1 %tmp_188_2_2, i8 %col_buf_0_val_0_0, i8 %temp_0_i_i_i_059_i_6" [D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:160->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:512->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 147 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %p_dst_data_stream_V, i8 %tmp_10)" [D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:513->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 1> <FIFO>
ST_9 : Operation 148 [1/1] (0.00ns)   --->   "br label %._crit_edge413.i.i" [D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1227]
ST_9 : Operation 149 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str28, i32 %tmp_2)" [D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:516->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1227]
ST_9 : Operation 150 [1/1] (0.00ns)   --->   "br label %2" [D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:442->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1227]

 <State 10> : 0.00ns
ST_10 : Operation 151 [1/1] (0.00ns)   --->   "%empty_115 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str27, i32 %tmp_7)" [D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:517->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1227]
ST_10 : Operation 152 [1/1] (0.00ns)   --->   "br label %0" [D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:441->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1227]


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_src_data_stream_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_dst_data_stream_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
src_kernel_win_0_va    (alloca           ) [ 00111111111]
src_kernel_win_0_va_1  (alloca           ) [ 00111111111]
src_kernel_win_0_va_2  (alloca           ) [ 00111111111]
src_kernel_win_0_va_3  (alloca           ) [ 00111111111]
src_kernel_win_0_va_4  (alloca           ) [ 00111111111]
src_kernel_win_0_va_5  (alloca           ) [ 00111111111]
src_kernel_win_0_va_6  (alloca           ) [ 00111111111]
right_border_buf_0_s   (alloca           ) [ 00111111111]
right_border_buf_0_1   (alloca           ) [ 00111111111]
StgValue_20            (specinterface    ) [ 00000000000]
StgValue_21            (specinterface    ) [ 00000000000]
k_buf_0_val_3          (alloca           ) [ 00111111111]
k_buf_0_val_4          (alloca           ) [ 00111111111]
k_buf_0_val_5          (alloca           ) [ 00111111111]
rbegin_i_i_i           (specregionbegin  ) [ 00000000000]
rend_i_i_i_0           (specregionend    ) [ 00000000000]
StgValue_27            (br               ) [ 01111111111]
t_V                    (phi              ) [ 00100000000]
exitcond389_i_i        (icmp             ) [ 00111111111]
StgValue_30            (speclooptripcount) [ 00000000000]
i_V                    (add              ) [ 01111111111]
StgValue_32            (br               ) [ 00000000000]
StgValue_33            (specloopname     ) [ 00000000000]
tmp_7                  (specregionbegin  ) [ 00011111111]
tmp_s                  (icmp             ) [ 00011111110]
tmp_112_not            (xor              ) [ 00011111110]
tmp                    (partselect       ) [ 00000000000]
icmp                   (icmp             ) [ 00011111110]
tmp_9                  (icmp             ) [ 00011111110]
tmp_142_2              (icmp             ) [ 00011111110]
tmp_1                  (icmp             ) [ 00011111110]
tmp_46                 (trunc            ) [ 00000000000]
row_assign_7_1_t       (xor              ) [ 00011111110]
row_assign_7_2_t       (sub              ) [ 00011111110]
StgValue_45            (br               ) [ 00111111111]
StgValue_46            (ret              ) [ 00000000000]
t_V_5                  (phi              ) [ 00010000000]
t_V_5_cast             (zext             ) [ 00000000000]
exitcond388_i_i        (icmp             ) [ 00111111111]
StgValue_50            (speclooptripcount) [ 00000000000]
j_V                    (add              ) [ 00111111111]
StgValue_52            (br               ) [ 00000000000]
tmp_47                 (partselect       ) [ 00000000000]
icmp1                  (icmp             ) [ 00000000000]
ImagLoc_x              (add              ) [ 00000000000]
ImagLoc_x_cast         (add              ) [ 00000000000]
tmp_48                 (bitselect        ) [ 00000000000]
rev                    (xor              ) [ 00000000000]
tmp_5                  (icmp             ) [ 00000000000]
or_cond_i_i_i          (and              ) [ 00111111111]
tmp_49                 (bitselect        ) [ 00000000000]
p_assign_1_cast_cast   (select           ) [ 00000000000]
x                      (select           ) [ 00011000000]
tmp_50                 (trunc            ) [ 00011100000]
brmerge                (or               ) [ 00011100000]
StgValue_66            (br               ) [ 00000000000]
StgValue_67            (br               ) [ 00000000000]
StgValue_68            (br               ) [ 00000000000]
StgValue_69            (br               ) [ 00000000000]
StgValue_70            (br               ) [ 00000000000]
StgValue_71            (br               ) [ 00000000000]
or_cond_i_i            (and              ) [ 00011111110]
StgValue_73            (br               ) [ 00000000000]
tmp_6                  (zext             ) [ 00000000000]
k_buf_0_val_3_addr     (getelementptr    ) [ 00010100000]
k_buf_0_val_4_addr     (getelementptr    ) [ 00010100000]
k_buf_0_val_5_addr     (getelementptr    ) [ 00010100000]
src_kernel_win_0_va_7  (load             ) [ 00000000000]
right_border_buf_0_2   (load             ) [ 00000000000]
right_border_buf_0_3   (load             ) [ 00000000000]
k_buf_0_val_3_load     (load             ) [ 00000000000]
col_assign_1_t         (xor              ) [ 00000000000]
tmp_26                 (mux              ) [ 00000000000]
col_buf_0_val_0_0      (select           ) [ 00010011110]
k_buf_0_val_4_load     (load             ) [ 00000000000]
tmp_27                 (mux              ) [ 00000000000]
col_buf_0_val_1_0      (select           ) [ 00000000000]
k_buf_0_val_5_load     (load             ) [ 00000000000]
tmp_28                 (mux              ) [ 00000000000]
col_buf_0_val_2_0      (select           ) [ 00000000000]
tmp_53                 (read             ) [ 00000000000]
StgValue_95            (store            ) [ 00000000000]
StgValue_96            (store            ) [ 00000000000]
StgValue_97            (br               ) [ 00000000000]
StgValue_98            (store            ) [ 00000000000]
StgValue_99            (br               ) [ 00000000000]
StgValue_100           (store            ) [ 00000000000]
StgValue_101           (store            ) [ 00000000000]
tmp_52                 (read             ) [ 00000000000]
StgValue_103           (store            ) [ 00000000000]
StgValue_104           (store            ) [ 00000000000]
StgValue_105           (store            ) [ 00000000000]
StgValue_106           (store            ) [ 00000000000]
StgValue_107           (br               ) [ 00000000000]
tmp_29                 (mux              ) [ 00000000000]
src_kernel_win_0_va_8  (select           ) [ 00010011100]
tmp_30                 (mux              ) [ 00000000000]
src_kernel_win_0_va_9  (select           ) [ 00010010000]
src_kernel_win_0_va_14 (load             ) [ 00000000000]
src_kernel_win_0_va_15 (load             ) [ 00000000000]
tmp_188_0_1            (icmp             ) [ 00000000000]
temp_0_i_i_i_059_i_s   (select           ) [ 00000000000]
tmp_188_0_2            (icmp             ) [ 00000000000]
temp_0_i_i_i_059_i_1   (select           ) [ 00010001000]
src_kernel_win_0_va_18 (load             ) [ 00000000000]
StgValue_119           (store            ) [ 00000000000]
StgValue_120           (store            ) [ 00000000000]
src_kernel_win_0_va_12 (load             ) [ 00000000000]
src_kernel_win_0_va_13 (load             ) [ 00000000000]
tmp_188_1              (icmp             ) [ 00000000000]
temp_0_i_i_i_059_i_2   (select           ) [ 00000000000]
tmp_188_1_1            (icmp             ) [ 00000000000]
temp_0_i_i_i_059_i_3   (select           ) [ 00010000100]
tmp_188_1_2            (icmp             ) [ 00010000100]
src_kernel_win_0_va_17 (load             ) [ 00000000000]
StgValue_129           (store            ) [ 00000000000]
StgValue_130           (store            ) [ 00000000000]
src_kernel_win_0_va_10 (load             ) [ 00000000000]
src_kernel_win_0_va_11 (load             ) [ 00000000000]
temp_0_i_i_i_059_i_4   (select           ) [ 00000000000]
tmp_188_2              (icmp             ) [ 00000000000]
temp_0_i_i_i_059_i_5   (select           ) [ 00000000000]
tmp_188_2_1            (icmp             ) [ 00000000000]
temp_0_i_i_i_059_i_6   (select           ) [ 00010000010]
src_kernel_win_0_va_16 (load             ) [ 00000000000]
StgValue_139           (store            ) [ 00000000000]
StgValue_140           (store            ) [ 00000000000]
StgValue_141           (specloopname     ) [ 00000000000]
tmp_2                  (specregionbegin  ) [ 00000000000]
StgValue_143           (specpipeline     ) [ 00000000000]
StgValue_144           (specloopname     ) [ 00000000000]
tmp_188_2_2            (icmp             ) [ 00000000000]
tmp_10                 (select           ) [ 00000000000]
StgValue_147           (write            ) [ 00000000000]
StgValue_148           (br               ) [ 00000000000]
empty                  (specregionend    ) [ 00000000000]
StgValue_150           (br               ) [ 00111111111]
empty_115              (specregionend    ) [ 00000000000]
StgValue_152           (br               ) [ 01111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_src_data_stream_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_data_stream_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_dst_data_stream_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_dst_data_stream_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="hls_KD_KD_LineBuffe"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str27"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i9.i10.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i9.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i10.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.3i8.i2"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str28"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str29"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="96" class="1004" name="src_kernel_win_0_va_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="8" slack="7"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_va/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="src_kernel_win_0_va_1_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="8" slack="7"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_va_1/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="src_kernel_win_0_va_2_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="8" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_va_2/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="src_kernel_win_0_va_3_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="8" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_va_3/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="src_kernel_win_0_va_4_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_va_4/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="src_kernel_win_0_va_5_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_va_5/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="src_kernel_win_0_va_6_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_va_6/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="right_border_buf_0_s_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_0_s/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="right_border_buf_0_1_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_0_1/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="k_buf_0_val_3_alloca_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_buf_0_val_3/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="k_buf_0_val_4_alloca_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_buf_0_val_4/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="k_buf_0_val_5_alloca_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_buf_0_val_5/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="grp_read_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="8" slack="0"/>
<pin id="146" dir="0" index="1" bw="8" slack="0"/>
<pin id="147" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_53/5 tmp_52/5 "/>
</bind>
</comp>

<comp id="150" class="1004" name="StgValue_147_write_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="0" slack="0"/>
<pin id="152" dir="0" index="1" bw="8" slack="0"/>
<pin id="153" dir="0" index="2" bw="8" slack="0"/>
<pin id="154" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_147/9 "/>
</bind>
</comp>

<comp id="157" class="1004" name="k_buf_0_val_3_addr_gep_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="159" dir="0" index="1" bw="1" slack="0"/>
<pin id="160" dir="0" index="2" bw="9" slack="0"/>
<pin id="161" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="k_buf_0_val_3_addr/4 "/>
</bind>
</comp>

<comp id="163" class="1004" name="grp_access_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="9" slack="0"/>
<pin id="165" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="198" dir="0" index="3" bw="9" slack="1"/>
<pin id="199" dir="0" index="4" bw="8" slack="0"/>
<pin id="166" dir="1" index="2" bw="8" slack="0"/>
<pin id="200" dir="1" index="5" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="k_buf_0_val_3_load/4 StgValue_98/5 StgValue_103/5 "/>
</bind>
</comp>

<comp id="168" class="1004" name="k_buf_0_val_4_addr_gep_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="170" dir="0" index="1" bw="1" slack="0"/>
<pin id="171" dir="0" index="2" bw="9" slack="0"/>
<pin id="172" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="k_buf_0_val_4_addr/4 "/>
</bind>
</comp>

<comp id="174" class="1004" name="grp_access_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="9" slack="0"/>
<pin id="176" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="194" dir="0" index="3" bw="9" slack="1"/>
<pin id="195" dir="0" index="4" bw="8" slack="0"/>
<pin id="177" dir="1" index="2" bw="8" slack="0"/>
<pin id="196" dir="1" index="5" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="k_buf_0_val_4_load/4 StgValue_96/5 StgValue_101/5 "/>
</bind>
</comp>

<comp id="179" class="1004" name="k_buf_0_val_5_addr_gep_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="181" dir="0" index="1" bw="1" slack="0"/>
<pin id="182" dir="0" index="2" bw="9" slack="0"/>
<pin id="183" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="k_buf_0_val_5_addr/4 "/>
</bind>
</comp>

<comp id="185" class="1004" name="grp_access_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="9" slack="0"/>
<pin id="187" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="190" dir="0" index="3" bw="9" slack="1"/>
<pin id="191" dir="0" index="4" bw="8" slack="0"/>
<pin id="188" dir="1" index="2" bw="8" slack="0"/>
<pin id="192" dir="1" index="5" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="k_buf_0_val_5_load/4 StgValue_95/5 StgValue_100/5 "/>
</bind>
</comp>

<comp id="204" class="1005" name="t_V_reg_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="10" slack="1"/>
<pin id="206" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="t_V (phireg) "/>
</bind>
</comp>

<comp id="208" class="1004" name="t_V_phi_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="1"/>
<pin id="210" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="211" dir="0" index="2" bw="10" slack="0"/>
<pin id="212" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="213" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_V/2 "/>
</bind>
</comp>

<comp id="215" class="1005" name="t_V_5_reg_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="9" slack="1"/>
<pin id="217" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="t_V_5 (phireg) "/>
</bind>
</comp>

<comp id="219" class="1004" name="t_V_5_phi_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="1" slack="1"/>
<pin id="221" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="222" dir="0" index="2" bw="9" slack="0"/>
<pin id="223" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="224" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_V_5/3 "/>
</bind>
</comp>

<comp id="226" class="1004" name="exitcond389_i_i_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="10" slack="0"/>
<pin id="228" dir="0" index="1" bw="10" slack="0"/>
<pin id="229" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond389_i_i/2 "/>
</bind>
</comp>

<comp id="232" class="1004" name="i_V_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="10" slack="0"/>
<pin id="234" dir="0" index="1" bw="1" slack="0"/>
<pin id="235" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_V/2 "/>
</bind>
</comp>

<comp id="238" class="1004" name="tmp_s_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="10" slack="0"/>
<pin id="240" dir="0" index="1" bw="10" slack="0"/>
<pin id="241" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="244" class="1004" name="tmp_112_not_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="1" slack="0"/>
<pin id="246" dir="0" index="1" bw="1" slack="0"/>
<pin id="247" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_112_not/2 "/>
</bind>
</comp>

<comp id="250" class="1004" name="tmp_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="9" slack="0"/>
<pin id="252" dir="0" index="1" bw="10" slack="0"/>
<pin id="253" dir="0" index="2" bw="1" slack="0"/>
<pin id="254" dir="0" index="3" bw="5" slack="0"/>
<pin id="255" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="260" class="1004" name="icmp_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="9" slack="0"/>
<pin id="262" dir="0" index="1" bw="1" slack="0"/>
<pin id="263" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/2 "/>
</bind>
</comp>

<comp id="266" class="1004" name="tmp_9_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="10" slack="0"/>
<pin id="268" dir="0" index="1" bw="1" slack="0"/>
<pin id="269" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_9/2 "/>
</bind>
</comp>

<comp id="272" class="1004" name="tmp_142_2_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="10" slack="0"/>
<pin id="274" dir="0" index="1" bw="1" slack="0"/>
<pin id="275" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_142_2/2 "/>
</bind>
</comp>

<comp id="278" class="1004" name="tmp_1_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="10" slack="0"/>
<pin id="280" dir="0" index="1" bw="10" slack="0"/>
<pin id="281" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="284" class="1004" name="tmp_46_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="10" slack="0"/>
<pin id="286" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_46/2 "/>
</bind>
</comp>

<comp id="288" class="1004" name="row_assign_7_1_t_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="2" slack="0"/>
<pin id="290" dir="0" index="1" bw="1" slack="0"/>
<pin id="291" dir="1" index="2" bw="2" slack="3"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="row_assign_7_1_t/2 "/>
</bind>
</comp>

<comp id="294" class="1004" name="row_assign_7_2_t_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="2" slack="0"/>
<pin id="296" dir="0" index="1" bw="2" slack="0"/>
<pin id="297" dir="1" index="2" bw="2" slack="3"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="row_assign_7_2_t/2 "/>
</bind>
</comp>

<comp id="300" class="1004" name="t_V_5_cast_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="9" slack="0"/>
<pin id="302" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="t_V_5_cast/3 "/>
</bind>
</comp>

<comp id="304" class="1004" name="exitcond388_i_i_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="9" slack="0"/>
<pin id="306" dir="0" index="1" bw="6" slack="0"/>
<pin id="307" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond388_i_i/3 "/>
</bind>
</comp>

<comp id="310" class="1004" name="j_V_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="9" slack="0"/>
<pin id="312" dir="0" index="1" bw="1" slack="0"/>
<pin id="313" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_V/3 "/>
</bind>
</comp>

<comp id="316" class="1004" name="tmp_47_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="8" slack="0"/>
<pin id="318" dir="0" index="1" bw="9" slack="0"/>
<pin id="319" dir="0" index="2" bw="1" slack="0"/>
<pin id="320" dir="0" index="3" bw="5" slack="0"/>
<pin id="321" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_47/3 "/>
</bind>
</comp>

<comp id="326" class="1004" name="icmp1_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="8" slack="0"/>
<pin id="328" dir="0" index="1" bw="1" slack="0"/>
<pin id="329" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp1/3 "/>
</bind>
</comp>

<comp id="332" class="1004" name="ImagLoc_x_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="1" slack="0"/>
<pin id="334" dir="0" index="1" bw="9" slack="0"/>
<pin id="335" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ImagLoc_x/3 "/>
</bind>
</comp>

<comp id="338" class="1004" name="ImagLoc_x_cast_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="1" slack="0"/>
<pin id="340" dir="0" index="1" bw="9" slack="0"/>
<pin id="341" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ImagLoc_x_cast/3 "/>
</bind>
</comp>

<comp id="344" class="1004" name="tmp_48_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="1" slack="0"/>
<pin id="346" dir="0" index="1" bw="10" slack="0"/>
<pin id="347" dir="0" index="2" bw="5" slack="0"/>
<pin id="348" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_48/3 "/>
</bind>
</comp>

<comp id="352" class="1004" name="rev_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="1" slack="0"/>
<pin id="354" dir="0" index="1" bw="1" slack="0"/>
<pin id="355" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev/3 "/>
</bind>
</comp>

<comp id="358" class="1004" name="tmp_5_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="10" slack="0"/>
<pin id="360" dir="0" index="1" bw="10" slack="0"/>
<pin id="361" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_5/3 "/>
</bind>
</comp>

<comp id="364" class="1004" name="or_cond_i_i_i_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="1" slack="0"/>
<pin id="366" dir="0" index="1" bw="1" slack="0"/>
<pin id="367" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond_i_i_i/3 "/>
</bind>
</comp>

<comp id="370" class="1004" name="tmp_49_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="1" slack="0"/>
<pin id="372" dir="0" index="1" bw="10" slack="0"/>
<pin id="373" dir="0" index="2" bw="5" slack="0"/>
<pin id="374" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_49/3 "/>
</bind>
</comp>

<comp id="378" class="1004" name="p_assign_1_cast_cast_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="1" slack="0"/>
<pin id="380" dir="0" index="1" bw="1" slack="0"/>
<pin id="381" dir="0" index="2" bw="7" slack="0"/>
<pin id="382" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_assign_1_cast_cast/3 "/>
</bind>
</comp>

<comp id="386" class="1004" name="x_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="1" slack="0"/>
<pin id="388" dir="0" index="1" bw="9" slack="0"/>
<pin id="389" dir="0" index="2" bw="7" slack="0"/>
<pin id="390" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="x/3 "/>
</bind>
</comp>

<comp id="394" class="1004" name="tmp_50_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="9" slack="0"/>
<pin id="396" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_50/3 "/>
</bind>
</comp>

<comp id="398" class="1004" name="brmerge_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="1" slack="0"/>
<pin id="400" dir="0" index="1" bw="1" slack="1"/>
<pin id="401" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge/3 "/>
</bind>
</comp>

<comp id="403" class="1004" name="or_cond_i_i_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="1" slack="1"/>
<pin id="405" dir="0" index="1" bw="1" slack="0"/>
<pin id="406" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond_i_i/3 "/>
</bind>
</comp>

<comp id="408" class="1004" name="tmp_6_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="9" slack="1"/>
<pin id="410" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_6/4 "/>
</bind>
</comp>

<comp id="414" class="1004" name="src_kernel_win_0_va_7_load_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="8" slack="4"/>
<pin id="416" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_7/5 "/>
</bind>
</comp>

<comp id="417" class="1004" name="right_border_buf_0_2_load_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="8" slack="4"/>
<pin id="419" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_2/5 "/>
</bind>
</comp>

<comp id="420" class="1004" name="right_border_buf_0_3_load_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="8" slack="4"/>
<pin id="422" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_3/5 "/>
</bind>
</comp>

<comp id="423" class="1004" name="col_assign_1_t_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="2" slack="2"/>
<pin id="425" dir="0" index="1" bw="1" slack="0"/>
<pin id="426" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="col_assign_1_t/5 "/>
</bind>
</comp>

<comp id="428" class="1004" name="tmp_26_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="8" slack="0"/>
<pin id="430" dir="0" index="1" bw="8" slack="0"/>
<pin id="431" dir="0" index="2" bw="1" slack="0"/>
<pin id="432" dir="0" index="3" bw="1" slack="0"/>
<pin id="433" dir="0" index="4" bw="2" slack="0"/>
<pin id="434" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_26/5 "/>
</bind>
</comp>

<comp id="440" class="1004" name="col_buf_0_val_0_0_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="1" slack="2"/>
<pin id="442" dir="0" index="1" bw="8" slack="0"/>
<pin id="443" dir="0" index="2" bw="8" slack="0"/>
<pin id="444" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="col_buf_0_val_0_0/5 "/>
</bind>
</comp>

<comp id="447" class="1004" name="tmp_27_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="8" slack="0"/>
<pin id="449" dir="0" index="1" bw="8" slack="0"/>
<pin id="450" dir="0" index="2" bw="1" slack="0"/>
<pin id="451" dir="0" index="3" bw="1" slack="0"/>
<pin id="452" dir="0" index="4" bw="2" slack="0"/>
<pin id="453" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_27/5 "/>
</bind>
</comp>

<comp id="459" class="1004" name="col_buf_0_val_1_0_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="1" slack="2"/>
<pin id="461" dir="0" index="1" bw="8" slack="0"/>
<pin id="462" dir="0" index="2" bw="8" slack="0"/>
<pin id="463" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="col_buf_0_val_1_0/5 "/>
</bind>
</comp>

<comp id="466" class="1004" name="tmp_28_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="8" slack="0"/>
<pin id="468" dir="0" index="1" bw="8" slack="0"/>
<pin id="469" dir="0" index="2" bw="1" slack="0"/>
<pin id="470" dir="0" index="3" bw="1" slack="0"/>
<pin id="471" dir="0" index="4" bw="2" slack="0"/>
<pin id="472" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_28/5 "/>
</bind>
</comp>

<comp id="478" class="1004" name="col_buf_0_val_2_0_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="1" slack="2"/>
<pin id="480" dir="0" index="1" bw="8" slack="0"/>
<pin id="481" dir="0" index="2" bw="8" slack="0"/>
<pin id="482" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="col_buf_0_val_2_0/5 "/>
</bind>
</comp>

<comp id="485" class="1004" name="StgValue_104_store_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="8" slack="0"/>
<pin id="487" dir="0" index="1" bw="8" slack="4"/>
<pin id="488" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_104/5 "/>
</bind>
</comp>

<comp id="490" class="1004" name="StgValue_105_store_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="8" slack="0"/>
<pin id="492" dir="0" index="1" bw="8" slack="4"/>
<pin id="493" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_105/5 "/>
</bind>
</comp>

<comp id="495" class="1004" name="StgValue_106_store_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="8" slack="0"/>
<pin id="497" dir="0" index="1" bw="8" slack="4"/>
<pin id="498" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_106/5 "/>
</bind>
</comp>

<comp id="500" class="1004" name="tmp_29_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="8" slack="0"/>
<pin id="502" dir="0" index="1" bw="8" slack="0"/>
<pin id="503" dir="0" index="2" bw="8" slack="0"/>
<pin id="504" dir="0" index="3" bw="8" slack="0"/>
<pin id="505" dir="0" index="4" bw="2" slack="3"/>
<pin id="506" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_29/5 "/>
</bind>
</comp>

<comp id="511" class="1004" name="src_kernel_win_0_va_8_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="1" slack="3"/>
<pin id="513" dir="0" index="1" bw="8" slack="0"/>
<pin id="514" dir="0" index="2" bw="8" slack="0"/>
<pin id="515" dir="1" index="3" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="src_kernel_win_0_va_8/5 "/>
</bind>
</comp>

<comp id="518" class="1004" name="tmp_30_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="8" slack="0"/>
<pin id="520" dir="0" index="1" bw="8" slack="0"/>
<pin id="521" dir="0" index="2" bw="8" slack="0"/>
<pin id="522" dir="0" index="3" bw="8" slack="0"/>
<pin id="523" dir="0" index="4" bw="2" slack="3"/>
<pin id="524" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_30/5 "/>
</bind>
</comp>

<comp id="529" class="1004" name="src_kernel_win_0_va_9_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="1" slack="3"/>
<pin id="531" dir="0" index="1" bw="8" slack="0"/>
<pin id="532" dir="0" index="2" bw="8" slack="0"/>
<pin id="533" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="src_kernel_win_0_va_9/5 "/>
</bind>
</comp>

<comp id="536" class="1004" name="src_kernel_win_0_va_14_load_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="8" slack="5"/>
<pin id="538" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_14/6 "/>
</bind>
</comp>

<comp id="539" class="1004" name="src_kernel_win_0_va_15_load_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="8" slack="5"/>
<pin id="541" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_15/6 "/>
</bind>
</comp>

<comp id="542" class="1004" name="tmp_188_0_1_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="8" slack="0"/>
<pin id="544" dir="0" index="1" bw="8" slack="0"/>
<pin id="545" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_188_0_1/6 "/>
</bind>
</comp>

<comp id="548" class="1004" name="temp_0_i_i_i_059_i_s_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="1" slack="0"/>
<pin id="550" dir="0" index="1" bw="8" slack="0"/>
<pin id="551" dir="0" index="2" bw="8" slack="0"/>
<pin id="552" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="temp_0_i_i_i_059_i_s/6 "/>
</bind>
</comp>

<comp id="556" class="1004" name="tmp_188_0_2_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="8" slack="1"/>
<pin id="558" dir="0" index="1" bw="8" slack="0"/>
<pin id="559" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_188_0_2/6 "/>
</bind>
</comp>

<comp id="561" class="1004" name="temp_0_i_i_i_059_i_1_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="1" slack="0"/>
<pin id="563" dir="0" index="1" bw="8" slack="1"/>
<pin id="564" dir="0" index="2" bw="8" slack="0"/>
<pin id="565" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="temp_0_i_i_i_059_i_1/6 "/>
</bind>
</comp>

<comp id="568" class="1004" name="src_kernel_win_0_va_18_load_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="8" slack="5"/>
<pin id="570" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_18/6 "/>
</bind>
</comp>

<comp id="571" class="1004" name="StgValue_119_store_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="8" slack="0"/>
<pin id="573" dir="0" index="1" bw="8" slack="5"/>
<pin id="574" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_119/6 "/>
</bind>
</comp>

<comp id="576" class="1004" name="StgValue_120_store_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="8" slack="1"/>
<pin id="578" dir="0" index="1" bw="8" slack="5"/>
<pin id="579" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_120/6 "/>
</bind>
</comp>

<comp id="580" class="1004" name="src_kernel_win_0_va_12_load_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="8" slack="6"/>
<pin id="582" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_12/7 "/>
</bind>
</comp>

<comp id="583" class="1004" name="src_kernel_win_0_va_13_load_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="8" slack="6"/>
<pin id="585" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_13/7 "/>
</bind>
</comp>

<comp id="586" class="1004" name="tmp_188_1_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="8" slack="0"/>
<pin id="588" dir="0" index="1" bw="8" slack="1"/>
<pin id="589" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_188_1/7 "/>
</bind>
</comp>

<comp id="591" class="1004" name="temp_0_i_i_i_059_i_2_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="1" slack="0"/>
<pin id="593" dir="0" index="1" bw="8" slack="0"/>
<pin id="594" dir="0" index="2" bw="8" slack="1"/>
<pin id="595" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="temp_0_i_i_i_059_i_2/7 "/>
</bind>
</comp>

<comp id="598" class="1004" name="tmp_188_1_1_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="8" slack="0"/>
<pin id="600" dir="0" index="1" bw="8" slack="0"/>
<pin id="601" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_188_1_1/7 "/>
</bind>
</comp>

<comp id="604" class="1004" name="temp_0_i_i_i_059_i_3_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="1" slack="0"/>
<pin id="606" dir="0" index="1" bw="8" slack="0"/>
<pin id="607" dir="0" index="2" bw="8" slack="0"/>
<pin id="608" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="temp_0_i_i_i_059_i_3/7 "/>
</bind>
</comp>

<comp id="612" class="1004" name="tmp_188_1_2_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="8" slack="2"/>
<pin id="614" dir="0" index="1" bw="8" slack="0"/>
<pin id="615" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_188_1_2/7 "/>
</bind>
</comp>

<comp id="617" class="1004" name="src_kernel_win_0_va_17_load_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="8" slack="6"/>
<pin id="619" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_17/7 "/>
</bind>
</comp>

<comp id="620" class="1004" name="StgValue_129_store_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="8" slack="0"/>
<pin id="622" dir="0" index="1" bw="8" slack="6"/>
<pin id="623" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_129/7 "/>
</bind>
</comp>

<comp id="625" class="1004" name="StgValue_130_store_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="8" slack="2"/>
<pin id="627" dir="0" index="1" bw="8" slack="6"/>
<pin id="628" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_130/7 "/>
</bind>
</comp>

<comp id="629" class="1004" name="src_kernel_win_0_va_10_load_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="8" slack="7"/>
<pin id="631" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_10/8 "/>
</bind>
</comp>

<comp id="632" class="1004" name="src_kernel_win_0_va_11_load_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="8" slack="7"/>
<pin id="634" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_11/8 "/>
</bind>
</comp>

<comp id="635" class="1004" name="temp_0_i_i_i_059_i_4_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="1" slack="1"/>
<pin id="637" dir="0" index="1" bw="8" slack="3"/>
<pin id="638" dir="0" index="2" bw="8" slack="1"/>
<pin id="639" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="temp_0_i_i_i_059_i_4/8 "/>
</bind>
</comp>

<comp id="640" class="1004" name="tmp_188_2_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="8" slack="0"/>
<pin id="642" dir="0" index="1" bw="8" slack="0"/>
<pin id="643" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_188_2/8 "/>
</bind>
</comp>

<comp id="646" class="1004" name="temp_0_i_i_i_059_i_5_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="1" slack="0"/>
<pin id="648" dir="0" index="1" bw="8" slack="0"/>
<pin id="649" dir="0" index="2" bw="8" slack="0"/>
<pin id="650" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="temp_0_i_i_i_059_i_5/8 "/>
</bind>
</comp>

<comp id="654" class="1004" name="tmp_188_2_1_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="8" slack="0"/>
<pin id="656" dir="0" index="1" bw="8" slack="0"/>
<pin id="657" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_188_2_1/8 "/>
</bind>
</comp>

<comp id="660" class="1004" name="temp_0_i_i_i_059_i_6_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="1" slack="0"/>
<pin id="662" dir="0" index="1" bw="8" slack="0"/>
<pin id="663" dir="0" index="2" bw="8" slack="0"/>
<pin id="664" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="temp_0_i_i_i_059_i_6/8 "/>
</bind>
</comp>

<comp id="668" class="1004" name="src_kernel_win_0_va_16_load_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="8" slack="7"/>
<pin id="670" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_16/8 "/>
</bind>
</comp>

<comp id="671" class="1004" name="StgValue_139_store_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="8" slack="0"/>
<pin id="673" dir="0" index="1" bw="8" slack="7"/>
<pin id="674" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_139/8 "/>
</bind>
</comp>

<comp id="676" class="1004" name="StgValue_140_store_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="8" slack="3"/>
<pin id="678" dir="0" index="1" bw="8" slack="7"/>
<pin id="679" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_140/8 "/>
</bind>
</comp>

<comp id="680" class="1004" name="tmp_188_2_2_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="8" slack="4"/>
<pin id="682" dir="0" index="1" bw="8" slack="1"/>
<pin id="683" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_188_2_2/9 "/>
</bind>
</comp>

<comp id="684" class="1004" name="tmp_10_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="1" slack="0"/>
<pin id="686" dir="0" index="1" bw="8" slack="4"/>
<pin id="687" dir="0" index="2" bw="8" slack="1"/>
<pin id="688" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_10/9 "/>
</bind>
</comp>

<comp id="691" class="1005" name="src_kernel_win_0_va_reg_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="8" slack="7"/>
<pin id="693" dir="1" index="1" bw="8" slack="7"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va "/>
</bind>
</comp>

<comp id="698" class="1005" name="src_kernel_win_0_va_1_reg_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="8" slack="7"/>
<pin id="700" dir="1" index="1" bw="8" slack="7"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_1 "/>
</bind>
</comp>

<comp id="704" class="1005" name="src_kernel_win_0_va_2_reg_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="8" slack="6"/>
<pin id="706" dir="1" index="1" bw="8" slack="6"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_2 "/>
</bind>
</comp>

<comp id="711" class="1005" name="src_kernel_win_0_va_3_reg_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="8" slack="6"/>
<pin id="713" dir="1" index="1" bw="8" slack="6"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_3 "/>
</bind>
</comp>

<comp id="717" class="1005" name="src_kernel_win_0_va_4_reg_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="8" slack="5"/>
<pin id="719" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_4 "/>
</bind>
</comp>

<comp id="724" class="1005" name="src_kernel_win_0_va_5_reg_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="8" slack="5"/>
<pin id="726" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_5 "/>
</bind>
</comp>

<comp id="730" class="1005" name="src_kernel_win_0_va_6_reg_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="8" slack="4"/>
<pin id="732" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_6 "/>
</bind>
</comp>

<comp id="736" class="1005" name="right_border_buf_0_s_reg_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="8" slack="4"/>
<pin id="738" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="right_border_buf_0_s "/>
</bind>
</comp>

<comp id="742" class="1005" name="right_border_buf_0_1_reg_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="8" slack="4"/>
<pin id="744" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="right_border_buf_0_1 "/>
</bind>
</comp>

<comp id="748" class="1005" name="exitcond389_i_i_reg_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="1" slack="1"/>
<pin id="750" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond389_i_i "/>
</bind>
</comp>

<comp id="752" class="1005" name="i_V_reg_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="10" slack="0"/>
<pin id="754" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i_V "/>
</bind>
</comp>

<comp id="757" class="1005" name="tmp_s_reg_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="1" slack="1"/>
<pin id="759" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="761" class="1005" name="tmp_112_not_reg_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="1" slack="1"/>
<pin id="763" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_112_not "/>
</bind>
</comp>

<comp id="766" class="1005" name="icmp_reg_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="1" slack="1"/>
<pin id="768" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp "/>
</bind>
</comp>

<comp id="771" class="1005" name="tmp_9_reg_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="1" slack="1"/>
<pin id="773" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="775" class="1005" name="tmp_142_2_reg_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="1" slack="1"/>
<pin id="777" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_142_2 "/>
</bind>
</comp>

<comp id="779" class="1005" name="tmp_1_reg_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="1" slack="3"/>
<pin id="781" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="785" class="1005" name="row_assign_7_1_t_reg_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="2" slack="3"/>
<pin id="787" dir="1" index="1" bw="2" slack="3"/>
</pin_list>
<bind>
<opset="row_assign_7_1_t "/>
</bind>
</comp>

<comp id="790" class="1005" name="row_assign_7_2_t_reg_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="2" slack="3"/>
<pin id="792" dir="1" index="1" bw="2" slack="3"/>
</pin_list>
<bind>
<opset="row_assign_7_2_t "/>
</bind>
</comp>

<comp id="795" class="1005" name="exitcond388_i_i_reg_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="1" slack="3"/>
<pin id="797" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond388_i_i "/>
</bind>
</comp>

<comp id="799" class="1005" name="j_V_reg_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="9" slack="0"/>
<pin id="801" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="j_V "/>
</bind>
</comp>

<comp id="804" class="1005" name="or_cond_i_i_i_reg_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="1" slack="2"/>
<pin id="806" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_cond_i_i_i "/>
</bind>
</comp>

<comp id="808" class="1005" name="x_reg_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="9" slack="1"/>
<pin id="810" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="x "/>
</bind>
</comp>

<comp id="813" class="1005" name="tmp_50_reg_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="2" slack="2"/>
<pin id="815" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="tmp_50 "/>
</bind>
</comp>

<comp id="818" class="1005" name="brmerge_reg_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="1" slack="1"/>
<pin id="820" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="brmerge "/>
</bind>
</comp>

<comp id="825" class="1005" name="or_cond_i_i_reg_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="1" slack="3"/>
<pin id="827" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_cond_i_i "/>
</bind>
</comp>

<comp id="829" class="1005" name="k_buf_0_val_3_addr_reg_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="9" slack="1"/>
<pin id="831" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="k_buf_0_val_3_addr "/>
</bind>
</comp>

<comp id="835" class="1005" name="k_buf_0_val_4_addr_reg_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="9" slack="1"/>
<pin id="837" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="k_buf_0_val_4_addr "/>
</bind>
</comp>

<comp id="841" class="1005" name="k_buf_0_val_5_addr_reg_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="9" slack="1"/>
<pin id="843" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="k_buf_0_val_5_addr "/>
</bind>
</comp>

<comp id="847" class="1005" name="col_buf_0_val_0_0_reg_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="8" slack="3"/>
<pin id="849" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="col_buf_0_val_0_0 "/>
</bind>
</comp>

<comp id="854" class="1005" name="src_kernel_win_0_va_8_reg_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="8" slack="2"/>
<pin id="856" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_8 "/>
</bind>
</comp>

<comp id="861" class="1005" name="src_kernel_win_0_va_9_reg_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="8" slack="1"/>
<pin id="863" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_9 "/>
</bind>
</comp>

<comp id="868" class="1005" name="temp_0_i_i_i_059_i_1_reg_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="8" slack="1"/>
<pin id="870" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="temp_0_i_i_i_059_i_1 "/>
</bind>
</comp>

<comp id="874" class="1005" name="temp_0_i_i_i_059_i_3_reg_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="8" slack="1"/>
<pin id="876" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="temp_0_i_i_i_059_i_3 "/>
</bind>
</comp>

<comp id="879" class="1005" name="tmp_188_1_2_reg_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="1" slack="1"/>
<pin id="881" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_188_1_2 "/>
</bind>
</comp>

<comp id="884" class="1005" name="temp_0_i_i_i_059_i_6_reg_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="8" slack="1"/>
<pin id="886" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="temp_0_i_i_i_059_i_6 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="99"><net_src comp="4" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="4" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="4" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="4" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="4" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="4" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="4" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="4" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="4" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="135"><net_src comp="18" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="18" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="143"><net_src comp="18" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="148"><net_src comp="84" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="0" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="155"><net_src comp="94" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="156"><net_src comp="2" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="162"><net_src comp="76" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="167"><net_src comp="157" pin="3"/><net_sink comp="163" pin=0"/></net>

<net id="173"><net_src comp="76" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="178"><net_src comp="168" pin="3"/><net_sink comp="174" pin=0"/></net>

<net id="184"><net_src comp="76" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="189"><net_src comp="179" pin="3"/><net_sink comp="185" pin=0"/></net>

<net id="193"><net_src comp="144" pin="2"/><net_sink comp="185" pin=4"/></net>

<net id="197"><net_src comp="144" pin="2"/><net_sink comp="174" pin=4"/></net>

<net id="201"><net_src comp="144" pin="2"/><net_sink comp="163" pin=4"/></net>

<net id="202"><net_src comp="174" pin="2"/><net_sink comp="185" pin=4"/></net>

<net id="203"><net_src comp="163" pin="2"/><net_sink comp="174" pin=4"/></net>

<net id="207"><net_src comp="26" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="214"><net_src comp="204" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="218"><net_src comp="48" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="225"><net_src comp="215" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="230"><net_src comp="208" pin="4"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="28" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="236"><net_src comp="208" pin="4"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="34" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="242"><net_src comp="208" pin="4"/><net_sink comp="238" pin=0"/></net>

<net id="243"><net_src comp="40" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="248"><net_src comp="238" pin="2"/><net_sink comp="244" pin=0"/></net>

<net id="249"><net_src comp="42" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="256"><net_src comp="44" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="257"><net_src comp="208" pin="4"/><net_sink comp="250" pin=1"/></net>

<net id="258"><net_src comp="4" pin="0"/><net_sink comp="250" pin=2"/></net>

<net id="259"><net_src comp="46" pin="0"/><net_sink comp="250" pin=3"/></net>

<net id="264"><net_src comp="250" pin="4"/><net_sink comp="260" pin=0"/></net>

<net id="265"><net_src comp="48" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="270"><net_src comp="208" pin="4"/><net_sink comp="266" pin=0"/></net>

<net id="271"><net_src comp="26" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="276"><net_src comp="208" pin="4"/><net_sink comp="272" pin=0"/></net>

<net id="277"><net_src comp="34" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="282"><net_src comp="208" pin="4"/><net_sink comp="278" pin=0"/></net>

<net id="283"><net_src comp="40" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="287"><net_src comp="208" pin="4"/><net_sink comp="284" pin=0"/></net>

<net id="292"><net_src comp="284" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="293"><net_src comp="50" pin="0"/><net_sink comp="288" pin=1"/></net>

<net id="298"><net_src comp="52" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="299"><net_src comp="284" pin="1"/><net_sink comp="294" pin=1"/></net>

<net id="303"><net_src comp="219" pin="4"/><net_sink comp="300" pin=0"/></net>

<net id="308"><net_src comp="219" pin="4"/><net_sink comp="304" pin=0"/></net>

<net id="309"><net_src comp="54" pin="0"/><net_sink comp="304" pin=1"/></net>

<net id="314"><net_src comp="219" pin="4"/><net_sink comp="310" pin=0"/></net>

<net id="315"><net_src comp="58" pin="0"/><net_sink comp="310" pin=1"/></net>

<net id="322"><net_src comp="60" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="323"><net_src comp="219" pin="4"/><net_sink comp="316" pin=1"/></net>

<net id="324"><net_src comp="4" pin="0"/><net_sink comp="316" pin=2"/></net>

<net id="325"><net_src comp="62" pin="0"/><net_sink comp="316" pin=3"/></net>

<net id="330"><net_src comp="316" pin="4"/><net_sink comp="326" pin=0"/></net>

<net id="331"><net_src comp="64" pin="0"/><net_sink comp="326" pin=1"/></net>

<net id="336"><net_src comp="66" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="337"><net_src comp="300" pin="1"/><net_sink comp="332" pin=1"/></net>

<net id="342"><net_src comp="68" pin="0"/><net_sink comp="338" pin=0"/></net>

<net id="343"><net_src comp="219" pin="4"/><net_sink comp="338" pin=1"/></net>

<net id="349"><net_src comp="70" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="350"><net_src comp="332" pin="2"/><net_sink comp="344" pin=1"/></net>

<net id="351"><net_src comp="46" pin="0"/><net_sink comp="344" pin=2"/></net>

<net id="356"><net_src comp="344" pin="3"/><net_sink comp="352" pin=0"/></net>

<net id="357"><net_src comp="42" pin="0"/><net_sink comp="352" pin=1"/></net>

<net id="362"><net_src comp="332" pin="2"/><net_sink comp="358" pin=0"/></net>

<net id="363"><net_src comp="72" pin="0"/><net_sink comp="358" pin=1"/></net>

<net id="368"><net_src comp="358" pin="2"/><net_sink comp="364" pin=0"/></net>

<net id="369"><net_src comp="352" pin="2"/><net_sink comp="364" pin=1"/></net>

<net id="375"><net_src comp="70" pin="0"/><net_sink comp="370" pin=0"/></net>

<net id="376"><net_src comp="332" pin="2"/><net_sink comp="370" pin=1"/></net>

<net id="377"><net_src comp="46" pin="0"/><net_sink comp="370" pin=2"/></net>

<net id="383"><net_src comp="370" pin="3"/><net_sink comp="378" pin=0"/></net>

<net id="384"><net_src comp="48" pin="0"/><net_sink comp="378" pin=1"/></net>

<net id="385"><net_src comp="74" pin="0"/><net_sink comp="378" pin=2"/></net>

<net id="391"><net_src comp="364" pin="2"/><net_sink comp="386" pin=0"/></net>

<net id="392"><net_src comp="338" pin="2"/><net_sink comp="386" pin=1"/></net>

<net id="393"><net_src comp="378" pin="3"/><net_sink comp="386" pin=2"/></net>

<net id="397"><net_src comp="386" pin="3"/><net_sink comp="394" pin=0"/></net>

<net id="402"><net_src comp="358" pin="2"/><net_sink comp="398" pin=0"/></net>

<net id="407"><net_src comp="326" pin="2"/><net_sink comp="403" pin=1"/></net>

<net id="411"><net_src comp="408" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="412"><net_src comp="408" pin="1"/><net_sink comp="168" pin=2"/></net>

<net id="413"><net_src comp="408" pin="1"/><net_sink comp="179" pin=2"/></net>

<net id="427"><net_src comp="78" pin="0"/><net_sink comp="423" pin=1"/></net>

<net id="435"><net_src comp="80" pin="0"/><net_sink comp="428" pin=0"/></net>

<net id="436"><net_src comp="414" pin="1"/><net_sink comp="428" pin=1"/></net>

<net id="437"><net_src comp="82" pin="0"/><net_sink comp="428" pin=2"/></net>

<net id="438"><net_src comp="82" pin="0"/><net_sink comp="428" pin=3"/></net>

<net id="439"><net_src comp="423" pin="2"/><net_sink comp="428" pin=4"/></net>

<net id="445"><net_src comp="163" pin="2"/><net_sink comp="440" pin=1"/></net>

<net id="446"><net_src comp="428" pin="5"/><net_sink comp="440" pin=2"/></net>

<net id="454"><net_src comp="80" pin="0"/><net_sink comp="447" pin=0"/></net>

<net id="455"><net_src comp="420" pin="1"/><net_sink comp="447" pin=1"/></net>

<net id="456"><net_src comp="82" pin="0"/><net_sink comp="447" pin=2"/></net>

<net id="457"><net_src comp="82" pin="0"/><net_sink comp="447" pin=3"/></net>

<net id="458"><net_src comp="423" pin="2"/><net_sink comp="447" pin=4"/></net>

<net id="464"><net_src comp="174" pin="2"/><net_sink comp="459" pin=1"/></net>

<net id="465"><net_src comp="447" pin="5"/><net_sink comp="459" pin=2"/></net>

<net id="473"><net_src comp="80" pin="0"/><net_sink comp="466" pin=0"/></net>

<net id="474"><net_src comp="417" pin="1"/><net_sink comp="466" pin=1"/></net>

<net id="475"><net_src comp="82" pin="0"/><net_sink comp="466" pin=2"/></net>

<net id="476"><net_src comp="82" pin="0"/><net_sink comp="466" pin=3"/></net>

<net id="477"><net_src comp="423" pin="2"/><net_sink comp="466" pin=4"/></net>

<net id="483"><net_src comp="185" pin="2"/><net_sink comp="478" pin=1"/></net>

<net id="484"><net_src comp="466" pin="5"/><net_sink comp="478" pin=2"/></net>

<net id="489"><net_src comp="459" pin="3"/><net_sink comp="485" pin=0"/></net>

<net id="494"><net_src comp="478" pin="3"/><net_sink comp="490" pin=0"/></net>

<net id="499"><net_src comp="440" pin="3"/><net_sink comp="495" pin=0"/></net>

<net id="507"><net_src comp="80" pin="0"/><net_sink comp="500" pin=0"/></net>

<net id="508"><net_src comp="440" pin="3"/><net_sink comp="500" pin=1"/></net>

<net id="509"><net_src comp="459" pin="3"/><net_sink comp="500" pin=2"/></net>

<net id="510"><net_src comp="478" pin="3"/><net_sink comp="500" pin=3"/></net>

<net id="516"><net_src comp="500" pin="5"/><net_sink comp="511" pin=1"/></net>

<net id="517"><net_src comp="459" pin="3"/><net_sink comp="511" pin=2"/></net>

<net id="525"><net_src comp="80" pin="0"/><net_sink comp="518" pin=0"/></net>

<net id="526"><net_src comp="440" pin="3"/><net_sink comp="518" pin=1"/></net>

<net id="527"><net_src comp="459" pin="3"/><net_sink comp="518" pin=2"/></net>

<net id="528"><net_src comp="478" pin="3"/><net_sink comp="518" pin=3"/></net>

<net id="534"><net_src comp="518" pin="5"/><net_sink comp="529" pin=1"/></net>

<net id="535"><net_src comp="478" pin="3"/><net_sink comp="529" pin=2"/></net>

<net id="546"><net_src comp="536" pin="1"/><net_sink comp="542" pin=0"/></net>

<net id="547"><net_src comp="539" pin="1"/><net_sink comp="542" pin=1"/></net>

<net id="553"><net_src comp="542" pin="2"/><net_sink comp="548" pin=0"/></net>

<net id="554"><net_src comp="536" pin="1"/><net_sink comp="548" pin=1"/></net>

<net id="555"><net_src comp="539" pin="1"/><net_sink comp="548" pin=2"/></net>

<net id="560"><net_src comp="548" pin="3"/><net_sink comp="556" pin=1"/></net>

<net id="566"><net_src comp="556" pin="2"/><net_sink comp="561" pin=0"/></net>

<net id="567"><net_src comp="548" pin="3"/><net_sink comp="561" pin=2"/></net>

<net id="575"><net_src comp="568" pin="1"/><net_sink comp="571" pin=0"/></net>

<net id="590"><net_src comp="583" pin="1"/><net_sink comp="586" pin=0"/></net>

<net id="596"><net_src comp="586" pin="2"/><net_sink comp="591" pin=0"/></net>

<net id="597"><net_src comp="583" pin="1"/><net_sink comp="591" pin=1"/></net>

<net id="602"><net_src comp="580" pin="1"/><net_sink comp="598" pin=0"/></net>

<net id="603"><net_src comp="591" pin="3"/><net_sink comp="598" pin=1"/></net>

<net id="609"><net_src comp="598" pin="2"/><net_sink comp="604" pin=0"/></net>

<net id="610"><net_src comp="580" pin="1"/><net_sink comp="604" pin=1"/></net>

<net id="611"><net_src comp="591" pin="3"/><net_sink comp="604" pin=2"/></net>

<net id="616"><net_src comp="604" pin="3"/><net_sink comp="612" pin=1"/></net>

<net id="624"><net_src comp="617" pin="1"/><net_sink comp="620" pin=0"/></net>

<net id="644"><net_src comp="632" pin="1"/><net_sink comp="640" pin=0"/></net>

<net id="645"><net_src comp="635" pin="3"/><net_sink comp="640" pin=1"/></net>

<net id="651"><net_src comp="640" pin="2"/><net_sink comp="646" pin=0"/></net>

<net id="652"><net_src comp="632" pin="1"/><net_sink comp="646" pin=1"/></net>

<net id="653"><net_src comp="635" pin="3"/><net_sink comp="646" pin=2"/></net>

<net id="658"><net_src comp="629" pin="1"/><net_sink comp="654" pin=0"/></net>

<net id="659"><net_src comp="646" pin="3"/><net_sink comp="654" pin=1"/></net>

<net id="665"><net_src comp="654" pin="2"/><net_sink comp="660" pin=0"/></net>

<net id="666"><net_src comp="629" pin="1"/><net_sink comp="660" pin=1"/></net>

<net id="667"><net_src comp="646" pin="3"/><net_sink comp="660" pin=2"/></net>

<net id="675"><net_src comp="668" pin="1"/><net_sink comp="671" pin=0"/></net>

<net id="689"><net_src comp="680" pin="2"/><net_sink comp="684" pin=0"/></net>

<net id="690"><net_src comp="684" pin="3"/><net_sink comp="150" pin=2"/></net>

<net id="694"><net_src comp="96" pin="1"/><net_sink comp="691" pin=0"/></net>

<net id="695"><net_src comp="691" pin="1"/><net_sink comp="629" pin=0"/></net>

<net id="696"><net_src comp="691" pin="1"/><net_sink comp="668" pin=0"/></net>

<net id="697"><net_src comp="691" pin="1"/><net_sink comp="676" pin=1"/></net>

<net id="701"><net_src comp="100" pin="1"/><net_sink comp="698" pin=0"/></net>

<net id="702"><net_src comp="698" pin="1"/><net_sink comp="632" pin=0"/></net>

<net id="703"><net_src comp="698" pin="1"/><net_sink comp="671" pin=1"/></net>

<net id="707"><net_src comp="104" pin="1"/><net_sink comp="704" pin=0"/></net>

<net id="708"><net_src comp="704" pin="1"/><net_sink comp="580" pin=0"/></net>

<net id="709"><net_src comp="704" pin="1"/><net_sink comp="617" pin=0"/></net>

<net id="710"><net_src comp="704" pin="1"/><net_sink comp="625" pin=1"/></net>

<net id="714"><net_src comp="108" pin="1"/><net_sink comp="711" pin=0"/></net>

<net id="715"><net_src comp="711" pin="1"/><net_sink comp="583" pin=0"/></net>

<net id="716"><net_src comp="711" pin="1"/><net_sink comp="620" pin=1"/></net>

<net id="720"><net_src comp="112" pin="1"/><net_sink comp="717" pin=0"/></net>

<net id="721"><net_src comp="717" pin="1"/><net_sink comp="536" pin=0"/></net>

<net id="722"><net_src comp="717" pin="1"/><net_sink comp="568" pin=0"/></net>

<net id="723"><net_src comp="717" pin="1"/><net_sink comp="576" pin=1"/></net>

<net id="727"><net_src comp="116" pin="1"/><net_sink comp="724" pin=0"/></net>

<net id="728"><net_src comp="724" pin="1"/><net_sink comp="539" pin=0"/></net>

<net id="729"><net_src comp="724" pin="1"/><net_sink comp="571" pin=1"/></net>

<net id="733"><net_src comp="120" pin="1"/><net_sink comp="730" pin=0"/></net>

<net id="734"><net_src comp="730" pin="1"/><net_sink comp="414" pin=0"/></net>

<net id="735"><net_src comp="730" pin="1"/><net_sink comp="495" pin=1"/></net>

<net id="739"><net_src comp="124" pin="1"/><net_sink comp="736" pin=0"/></net>

<net id="740"><net_src comp="736" pin="1"/><net_sink comp="417" pin=0"/></net>

<net id="741"><net_src comp="736" pin="1"/><net_sink comp="490" pin=1"/></net>

<net id="745"><net_src comp="128" pin="1"/><net_sink comp="742" pin=0"/></net>

<net id="746"><net_src comp="742" pin="1"/><net_sink comp="420" pin=0"/></net>

<net id="747"><net_src comp="742" pin="1"/><net_sink comp="485" pin=1"/></net>

<net id="751"><net_src comp="226" pin="2"/><net_sink comp="748" pin=0"/></net>

<net id="755"><net_src comp="232" pin="2"/><net_sink comp="752" pin=0"/></net>

<net id="756"><net_src comp="752" pin="1"/><net_sink comp="208" pin=2"/></net>

<net id="760"><net_src comp="238" pin="2"/><net_sink comp="757" pin=0"/></net>

<net id="764"><net_src comp="244" pin="2"/><net_sink comp="761" pin=0"/></net>

<net id="765"><net_src comp="761" pin="1"/><net_sink comp="398" pin=1"/></net>

<net id="769"><net_src comp="260" pin="2"/><net_sink comp="766" pin=0"/></net>

<net id="770"><net_src comp="766" pin="1"/><net_sink comp="403" pin=0"/></net>

<net id="774"><net_src comp="266" pin="2"/><net_sink comp="771" pin=0"/></net>

<net id="778"><net_src comp="272" pin="2"/><net_sink comp="775" pin=0"/></net>

<net id="782"><net_src comp="278" pin="2"/><net_sink comp="779" pin=0"/></net>

<net id="783"><net_src comp="779" pin="1"/><net_sink comp="511" pin=0"/></net>

<net id="784"><net_src comp="779" pin="1"/><net_sink comp="529" pin=0"/></net>

<net id="788"><net_src comp="288" pin="2"/><net_sink comp="785" pin=0"/></net>

<net id="789"><net_src comp="785" pin="1"/><net_sink comp="500" pin=4"/></net>

<net id="793"><net_src comp="294" pin="2"/><net_sink comp="790" pin=0"/></net>

<net id="794"><net_src comp="790" pin="1"/><net_sink comp="518" pin=4"/></net>

<net id="798"><net_src comp="304" pin="2"/><net_sink comp="795" pin=0"/></net>

<net id="802"><net_src comp="310" pin="2"/><net_sink comp="799" pin=0"/></net>

<net id="803"><net_src comp="799" pin="1"/><net_sink comp="219" pin=2"/></net>

<net id="807"><net_src comp="364" pin="2"/><net_sink comp="804" pin=0"/></net>

<net id="811"><net_src comp="386" pin="3"/><net_sink comp="808" pin=0"/></net>

<net id="812"><net_src comp="808" pin="1"/><net_sink comp="408" pin=0"/></net>

<net id="816"><net_src comp="394" pin="1"/><net_sink comp="813" pin=0"/></net>

<net id="817"><net_src comp="813" pin="1"/><net_sink comp="423" pin=0"/></net>

<net id="821"><net_src comp="398" pin="2"/><net_sink comp="818" pin=0"/></net>

<net id="822"><net_src comp="818" pin="1"/><net_sink comp="440" pin=0"/></net>

<net id="823"><net_src comp="818" pin="1"/><net_sink comp="459" pin=0"/></net>

<net id="824"><net_src comp="818" pin="1"/><net_sink comp="478" pin=0"/></net>

<net id="828"><net_src comp="403" pin="2"/><net_sink comp="825" pin=0"/></net>

<net id="832"><net_src comp="157" pin="3"/><net_sink comp="829" pin=0"/></net>

<net id="833"><net_src comp="829" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="834"><net_src comp="829" pin="1"/><net_sink comp="163" pin=3"/></net>

<net id="838"><net_src comp="168" pin="3"/><net_sink comp="835" pin=0"/></net>

<net id="839"><net_src comp="835" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="840"><net_src comp="835" pin="1"/><net_sink comp="174" pin=3"/></net>

<net id="844"><net_src comp="179" pin="3"/><net_sink comp="841" pin=0"/></net>

<net id="845"><net_src comp="841" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="846"><net_src comp="841" pin="1"/><net_sink comp="185" pin=3"/></net>

<net id="850"><net_src comp="440" pin="3"/><net_sink comp="847" pin=0"/></net>

<net id="851"><net_src comp="847" pin="1"/><net_sink comp="676" pin=0"/></net>

<net id="852"><net_src comp="847" pin="1"/><net_sink comp="680" pin=0"/></net>

<net id="853"><net_src comp="847" pin="1"/><net_sink comp="684" pin=1"/></net>

<net id="857"><net_src comp="511" pin="3"/><net_sink comp="854" pin=0"/></net>

<net id="858"><net_src comp="854" pin="1"/><net_sink comp="612" pin=0"/></net>

<net id="859"><net_src comp="854" pin="1"/><net_sink comp="625" pin=0"/></net>

<net id="860"><net_src comp="854" pin="1"/><net_sink comp="635" pin=1"/></net>

<net id="864"><net_src comp="529" pin="3"/><net_sink comp="861" pin=0"/></net>

<net id="865"><net_src comp="861" pin="1"/><net_sink comp="556" pin=0"/></net>

<net id="866"><net_src comp="861" pin="1"/><net_sink comp="561" pin=1"/></net>

<net id="867"><net_src comp="861" pin="1"/><net_sink comp="576" pin=0"/></net>

<net id="871"><net_src comp="561" pin="3"/><net_sink comp="868" pin=0"/></net>

<net id="872"><net_src comp="868" pin="1"/><net_sink comp="586" pin=1"/></net>

<net id="873"><net_src comp="868" pin="1"/><net_sink comp="591" pin=2"/></net>

<net id="877"><net_src comp="604" pin="3"/><net_sink comp="874" pin=0"/></net>

<net id="878"><net_src comp="874" pin="1"/><net_sink comp="635" pin=2"/></net>

<net id="882"><net_src comp="612" pin="2"/><net_sink comp="879" pin=0"/></net>

<net id="883"><net_src comp="879" pin="1"/><net_sink comp="635" pin=0"/></net>

<net id="887"><net_src comp="660" pin="3"/><net_sink comp="884" pin=0"/></net>

<net id="888"><net_src comp="884" pin="1"/><net_sink comp="680" pin=1"/></net>

<net id="889"><net_src comp="884" pin="1"/><net_sink comp="684" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: p_dst_data_stream_V | {9 }
 - Input state : 
	Port: Erode : p_src_data_stream_V | {5 }
  - Chain level:
	State 1
		rend_i_i_i_0 : 1
	State 2
		exitcond389_i_i : 1
		i_V : 1
		StgValue_32 : 2
		tmp_s : 1
		tmp_112_not : 2
		tmp : 1
		icmp : 2
		tmp_9 : 1
		tmp_142_2 : 1
		tmp_1 : 1
		tmp_46 : 1
		row_assign_7_1_t : 2
		row_assign_7_2_t : 2
	State 3
		t_V_5_cast : 1
		exitcond388_i_i : 1
		j_V : 1
		StgValue_52 : 2
		tmp_47 : 1
		icmp1 : 2
		ImagLoc_x : 2
		ImagLoc_x_cast : 1
		tmp_48 : 3
		rev : 4
		tmp_5 : 3
		or_cond_i_i_i : 4
		tmp_49 : 3
		p_assign_1_cast_cast : 4
		x : 4
		tmp_50 : 5
		brmerge : 4
		StgValue_66 : 4
		or_cond_i_i : 3
		StgValue_73 : 3
	State 4
		k_buf_0_val_3_addr : 1
		k_buf_0_val_3_load : 2
		k_buf_0_val_4_addr : 1
		k_buf_0_val_4_load : 2
		k_buf_0_val_5_addr : 1
		k_buf_0_val_5_load : 2
	State 5
		col_buf_0_val_0_0 : 1
		col_buf_0_val_1_0 : 1
		col_buf_0_val_2_0 : 1
		StgValue_100 : 1
		StgValue_101 : 1
		StgValue_104 : 2
		StgValue_105 : 2
		StgValue_106 : 2
		tmp_29 : 2
		src_kernel_win_0_va_8 : 3
		tmp_30 : 2
		src_kernel_win_0_va_9 : 3
	State 6
		tmp_188_0_1 : 1
		temp_0_i_i_i_059_i_s : 2
		tmp_188_0_2 : 3
		temp_0_i_i_i_059_i_1 : 4
		StgValue_119 : 1
	State 7
		tmp_188_1 : 1
		temp_0_i_i_i_059_i_2 : 2
		tmp_188_1_1 : 3
		temp_0_i_i_i_059_i_3 : 4
		tmp_188_1_2 : 5
		StgValue_129 : 1
	State 8
		tmp_188_2 : 1
		temp_0_i_i_i_059_i_5 : 2
		tmp_188_2_1 : 3
		temp_0_i_i_i_059_i_6 : 4
		StgValue_139 : 1
	State 9
		tmp_10 : 1
		StgValue_147 : 2
		empty : 1
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|
| Operation|        Functional Unit       |    FF   |   LUT   |
|----------|------------------------------|---------|---------|
|          |    exitcond389_i_i_fu_226    |    0    |    13   |
|          |         tmp_s_fu_238         |    0    |    13   |
|          |          icmp_fu_260         |    0    |    13   |
|          |         tmp_9_fu_266         |    0    |    13   |
|          |       tmp_142_2_fu_272       |    0    |    13   |
|          |         tmp_1_fu_278         |    0    |    13   |
|          |    exitcond388_i_i_fu_304    |    0    |    13   |
|          |         icmp1_fu_326         |    0    |    11   |
|   icmp   |         tmp_5_fu_358         |    0    |    13   |
|          |      tmp_188_0_1_fu_542      |    0    |    11   |
|          |      tmp_188_0_2_fu_556      |    0    |    11   |
|          |       tmp_188_1_fu_586       |    0    |    11   |
|          |      tmp_188_1_1_fu_598      |    0    |    11   |
|          |      tmp_188_1_2_fu_612      |    0    |    11   |
|          |       tmp_188_2_fu_640       |    0    |    11   |
|          |      tmp_188_2_1_fu_654      |    0    |    11   |
|          |      tmp_188_2_2_fu_680      |    0    |    11   |
|----------|------------------------------|---------|---------|
|          |  p_assign_1_cast_cast_fu_378 |    0    |    7    |
|          |           x_fu_386           |    0    |    9    |
|          |   col_buf_0_val_0_0_fu_440   |    0    |    8    |
|          |   col_buf_0_val_1_0_fu_459   |    0    |    8    |
|          |   col_buf_0_val_2_0_fu_478   |    0    |    8    |
|          | src_kernel_win_0_va_8_fu_511 |    0    |    8    |
|          | src_kernel_win_0_va_9_fu_529 |    0    |    8    |
|  select  |  temp_0_i_i_i_059_i_s_fu_548 |    0    |    8    |
|          |  temp_0_i_i_i_059_i_1_fu_561 |    0    |    8    |
|          |  temp_0_i_i_i_059_i_2_fu_591 |    0    |    8    |
|          |  temp_0_i_i_i_059_i_3_fu_604 |    0    |    8    |
|          |  temp_0_i_i_i_059_i_4_fu_635 |    0    |    8    |
|          |  temp_0_i_i_i_059_i_5_fu_646 |    0    |    8    |
|          |  temp_0_i_i_i_059_i_6_fu_660 |    0    |    8    |
|          |         tmp_10_fu_684        |    0    |    8    |
|----------|------------------------------|---------|---------|
|          |         tmp_26_fu_428        |    0    |    15   |
|          |         tmp_27_fu_447        |    0    |    15   |
|    mux   |         tmp_28_fu_466        |    0    |    15   |
|          |         tmp_29_fu_500        |    0    |    15   |
|          |         tmp_30_fu_518        |    0    |    15   |
|----------|------------------------------|---------|---------|
|          |          i_V_fu_232          |    0    |    17   |
|    add   |          j_V_fu_310          |    0    |    16   |
|          |       ImagLoc_x_fu_332       |    0    |    16   |
|          |     ImagLoc_x_cast_fu_338    |    0    |    16   |
|----------|------------------------------|---------|---------|
|          |      tmp_112_not_fu_244      |    0    |    8    |
|    xor   |    row_assign_7_1_t_fu_288   |    0    |    8    |
|          |          rev_fu_352          |    0    |    8    |
|          |     col_assign_1_t_fu_423    |    0    |    8    |
|----------|------------------------------|---------|---------|
|    and   |     or_cond_i_i_i_fu_364     |    0    |    8    |
|          |      or_cond_i_i_fu_403      |    0    |    8    |
|----------|------------------------------|---------|---------|
|    sub   |    row_assign_7_2_t_fu_294   |    0    |    10   |
|----------|------------------------------|---------|---------|
|    or    |        brmerge_fu_398        |    0    |    8    |
|----------|------------------------------|---------|---------|
|   read   |        grp_read_fu_144       |    0    |    0    |
|----------|------------------------------|---------|---------|
|   write  |   StgValue_147_write_fu_150  |    0    |    0    |
|----------|------------------------------|---------|---------|
|partselect|          tmp_fu_250          |    0    |    0    |
|          |         tmp_47_fu_316        |    0    |    0    |
|----------|------------------------------|---------|---------|
|   trunc  |         tmp_46_fu_284        |    0    |    0    |
|          |         tmp_50_fu_394        |    0    |    0    |
|----------|------------------------------|---------|---------|
|   zext   |       t_V_5_cast_fu_300      |    0    |    0    |
|          |         tmp_6_fu_408         |    0    |    0    |
|----------|------------------------------|---------|---------|
| bitselect|         tmp_48_fu_344        |    0    |    0    |
|          |         tmp_49_fu_370        |    0    |    0    |
|----------|------------------------------|---------|---------|
|   Total  |                              |    0    |   529   |
|----------|------------------------------|---------|---------|

Memories:
+-------------+--------+--------+--------+
|             |  BRAM  |   FF   |   LUT  |
+-------------+--------+--------+--------+
|k_buf_0_val_3|    1   |    0   |    0   |
|k_buf_0_val_4|    1   |    0   |    0   |
|k_buf_0_val_5|    1   |    0   |    0   |
+-------------+--------+--------+--------+
|    Total    |    3   |    0   |    0   |
+-------------+--------+--------+--------+

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|       brmerge_reg_818       |    1   |
|  col_buf_0_val_0_0_reg_847  |    8   |
|   exitcond388_i_i_reg_795   |    1   |
|   exitcond389_i_i_reg_748   |    1   |
|         i_V_reg_752         |   10   |
|         icmp_reg_766        |    1   |
|         j_V_reg_799         |    9   |
|  k_buf_0_val_3_addr_reg_829 |    9   |
|  k_buf_0_val_4_addr_reg_835 |    9   |
|  k_buf_0_val_5_addr_reg_841 |    9   |
|    or_cond_i_i_i_reg_804    |    1   |
|     or_cond_i_i_reg_825     |    1   |
| right_border_buf_0_1_reg_742|    8   |
| right_border_buf_0_s_reg_736|    8   |
|   row_assign_7_1_t_reg_785  |    2   |
|   row_assign_7_2_t_reg_790  |    2   |
|src_kernel_win_0_va_1_reg_698|    8   |
|src_kernel_win_0_va_2_reg_704|    8   |
|src_kernel_win_0_va_3_reg_711|    8   |
|src_kernel_win_0_va_4_reg_717|    8   |
|src_kernel_win_0_va_5_reg_724|    8   |
|src_kernel_win_0_va_6_reg_730|    8   |
|src_kernel_win_0_va_8_reg_854|    8   |
|src_kernel_win_0_va_9_reg_861|    8   |
| src_kernel_win_0_va_reg_691 |    8   |
|        t_V_5_reg_215        |    9   |
|         t_V_reg_204         |   10   |
| temp_0_i_i_i_059_i_1_reg_868|    8   |
| temp_0_i_i_i_059_i_3_reg_874|    8   |
| temp_0_i_i_i_059_i_6_reg_884|    8   |
|     tmp_112_not_reg_761     |    1   |
|      tmp_142_2_reg_775      |    1   |
|     tmp_188_1_2_reg_879     |    1   |
|        tmp_1_reg_779        |    1   |
|        tmp_50_reg_813       |    2   |
|        tmp_9_reg_771        |    1   |
|        tmp_s_reg_757        |    1   |
|          x_reg_808          |    9   |
+-----------------------------+--------+
|            Total            |   212  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_163 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_174 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_174 |  p4  |   2  |   8  |   16   ||    9    |
| grp_access_fu_185 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_185 |  p4  |   2  |   8  |   16   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   86   ||  8.845  ||    45   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   529  |
|   Memory  |    3   |    -   |    0   |    0   |
|Multiplexer|    -   |    8   |    -   |   45   |
|  Register |    -   |    -   |   212  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |    8   |   212  |   574  |
+-----------+--------+--------+--------+--------+
