{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1738876688057 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1738876688057 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb  6 16:18:07 2025 " "Processing started: Thu Feb  6 16:18:07 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1738876688057 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738876688057 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ShiftAndCombine -c ShiftAndCombine " "Command: quartus_map --read_settings_files=on --write_settings_files=off ShiftAndCombine -c ShiftAndCombine" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738876688057 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1738876689623 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1738876689623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftandarithmetictestbench.v 1 1 " "Found 1 design units, including 1 entities, in source file shiftandarithmetictestbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 saa_tb " "Found entity 1: saa_tb" {  } { { "shiftandarithmeticTestbench.v" "" { Text "C:/Users/18639/Downloads/CodeGenerated/DE10_LITE/shiftandarithmeticTestbench.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738876706616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738876706616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftandarithmeticfortestbench.v 1 1 " "Found 1 design units, including 1 entities, in source file shiftandarithmeticfortestbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 test " "Found entity 1: test" {  } { { "shiftandarithmeticForTestbench.v" "" { Text "C:/Users/18639/Downloads/CodeGenerated/DE10_LITE/shiftandarithmeticForTestbench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738876706626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738876706626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftandarithmeticfpga.v 1 1 " "Found 1 design units, including 1 entities, in source file shiftandarithmeticfpga.v" { { "Info" "ISGN_ENTITY_NAME" "1 shiftandarithmeticFPGA " "Found entity 1: shiftandarithmeticFPGA" {  } { { "shiftandarithmeticFPGA.v" "" { Text "C:/Users/18639/Downloads/CodeGenerated/DE10_LITE/shiftandarithmeticFPGA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738876706628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738876706628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addandmultiply.v 4 4 " "Found 4 design units, including 4 entities, in source file addandmultiply.v" { { "Info" "ISGN_ENTITY_NAME" "1 add " "Found entity 1: add" {  } { { "addandmultiply.v" "" { Text "C:/Users/18639/Downloads/CodeGenerated/DE10_LITE/addandmultiply.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738876706629 ""} { "Info" "ISGN_ENTITY_NAME" "2 multiply " "Found entity 2: multiply" {  } { { "addandmultiply.v" "" { Text "C:/Users/18639/Downloads/CodeGenerated/DE10_LITE/addandmultiply.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738876706629 ""} { "Info" "ISGN_ENTITY_NAME" "3 fulladder " "Found entity 3: fulladder" {  } { { "addandmultiply.v" "" { Text "C:/Users/18639/Downloads/CodeGenerated/DE10_LITE/addandmultiply.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738876706629 ""} { "Info" "ISGN_ENTITY_NAME" "4 halfadder " "Found entity 4: halfadder" {  } { { "addandmultiply.v" "" { Text "C:/Users/18639/Downloads/CodeGenerated/DE10_LITE/addandmultiply.v" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738876706629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738876706629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftandarithmetic_segmentconversion.v 2 2 " "Found 2 design units, including 2 entities, in source file shiftandarithmetic_segmentconversion.v" { { "Info" "ISGN_ENTITY_NAME" "1 convert " "Found entity 1: convert" {  } { { "shiftandarithmetic_SegmentConversion.v" "" { Text "C:/Users/18639/Downloads/CodeGenerated/DE10_LITE/shiftandarithmetic_SegmentConversion.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738876706646 ""} { "Info" "ISGN_ENTITY_NAME" "2 convertCarry " "Found entity 2: convertCarry" {  } { { "shiftandarithmetic_SegmentConversion.v" "" { Text "C:/Users/18639/Downloads/CodeGenerated/DE10_LITE/shiftandarithmetic_SegmentConversion.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738876706646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738876706646 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "shiftandarithmeticFPGA " "Elaborating entity \"shiftandarithmeticFPGA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1738876706798 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Combined shiftandarithmeticFPGA.v(23) " "Verilog HDL or VHDL warning at shiftandarithmeticFPGA.v(23): object \"Combined\" assigned a value but never read" {  } { { "shiftandarithmeticFPGA.v" "" { Text "C:/Users/18639/Downloads/CodeGenerated/DE10_LITE/shiftandarithmeticFPGA.v" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1738876706813 "|shiftandarithmeticFPGA"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[9..8\] shiftandarithmeticFPGA.v(13) " "Output port \"LEDR\[9..8\]\" at shiftandarithmeticFPGA.v(13) has no driver" {  } { { "shiftandarithmeticFPGA.v" "" { Text "C:/Users/18639/Downloads/CodeGenerated/DE10_LITE/shiftandarithmeticFPGA.v" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1738876706813 "|shiftandarithmeticFPGA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "convert convert:dispCombine " "Elaborating entity \"convert\" for hierarchy \"convert:dispCombine\"" {  } { { "shiftandarithmeticFPGA.v" "dispCombine" { Text "C:/Users/18639/Downloads/CodeGenerated/DE10_LITE/shiftandarithmeticFPGA.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738876706815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add add:a1 " "Elaborating entity \"add\" for hierarchy \"add:a1\"" {  } { { "shiftandarithmeticFPGA.v" "a1" { Text "C:/Users/18639/Downloads/CodeGenerated/DE10_LITE/shiftandarithmeticFPGA.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738876706831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fulladder add:a1\|fulladder:SFA1 " "Elaborating entity \"fulladder\" for hierarchy \"add:a1\|fulladder:SFA1\"" {  } { { "addandmultiply.v" "SFA1" { Text "C:/Users/18639/Downloads/CodeGenerated/DE10_LITE/addandmultiply.v" 4 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738876706849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiply multiply:m1 " "Elaborating entity \"multiply\" for hierarchy \"multiply:m1\"" {  } { { "shiftandarithmeticFPGA.v" "m1" { Text "C:/Users/18639/Downloads/CodeGenerated/DE10_LITE/shiftandarithmeticFPGA.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738876706853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "halfadder multiply:m1\|halfadder:MHA1 " "Elaborating entity \"halfadder\" for hierarchy \"multiply:m1\|halfadder:MHA1\"" {  } { { "addandmultiply.v" "MHA1" { Text "C:/Users/18639/Downloads/CodeGenerated/DE10_LITE/addandmultiply.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738876706858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "convertCarry convertCarry:dispCarry " "Elaborating entity \"convertCarry\" for hierarchy \"convertCarry:dispCarry\"" {  } { { "shiftandarithmeticFPGA.v" "dispCarry" { Text "C:/Users/18639/Downloads/CodeGenerated/DE10_LITE/shiftandarithmeticFPGA.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738876706865 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1738876707322 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[7\] VCC " "Pin \"HEX0\[7\]\" is stuck at VCC" {  } { { "shiftandarithmeticFPGA.v" "" { Text "C:/Users/18639/Downloads/CodeGenerated/DE10_LITE/shiftandarithmeticFPGA.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1738876707360 "|shiftandarithmeticFPGA|HEX0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[7\] VCC " "Pin \"HEX1\[7\]\" is stuck at VCC" {  } { { "shiftandarithmeticFPGA.v" "" { Text "C:/Users/18639/Downloads/CodeGenerated/DE10_LITE/shiftandarithmeticFPGA.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1738876707360 "|shiftandarithmeticFPGA|HEX1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[7\] VCC " "Pin \"HEX2\[7\]\" is stuck at VCC" {  } { { "shiftandarithmeticFPGA.v" "" { Text "C:/Users/18639/Downloads/CodeGenerated/DE10_LITE/shiftandarithmeticFPGA.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1738876707360 "|shiftandarithmeticFPGA|HEX2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "shiftandarithmeticFPGA.v" "" { Text "C:/Users/18639/Downloads/CodeGenerated/DE10_LITE/shiftandarithmeticFPGA.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1738876707360 "|shiftandarithmeticFPGA|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "shiftandarithmeticFPGA.v" "" { Text "C:/Users/18639/Downloads/CodeGenerated/DE10_LITE/shiftandarithmeticFPGA.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1738876707360 "|shiftandarithmeticFPGA|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "shiftandarithmeticFPGA.v" "" { Text "C:/Users/18639/Downloads/CodeGenerated/DE10_LITE/shiftandarithmeticFPGA.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1738876707360 "|shiftandarithmeticFPGA|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[7\] VCC " "Pin \"HEX3\[7\]\" is stuck at VCC" {  } { { "shiftandarithmeticFPGA.v" "" { Text "C:/Users/18639/Downloads/CodeGenerated/DE10_LITE/shiftandarithmeticFPGA.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1738876707360 "|shiftandarithmeticFPGA|HEX3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[7\] VCC " "Pin \"HEX4\[7\]\" is stuck at VCC" {  } { { "shiftandarithmeticFPGA.v" "" { Text "C:/Users/18639/Downloads/CodeGenerated/DE10_LITE/shiftandarithmeticFPGA.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1738876707360 "|shiftandarithmeticFPGA|HEX4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[7\] VCC " "Pin \"HEX5\[7\]\" is stuck at VCC" {  } { { "shiftandarithmeticFPGA.v" "" { Text "C:/Users/18639/Downloads/CodeGenerated/DE10_LITE/shiftandarithmeticFPGA.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1738876707360 "|shiftandarithmeticFPGA|HEX5[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "shiftandarithmeticFPGA.v" "" { Text "C:/Users/18639/Downloads/CodeGenerated/DE10_LITE/shiftandarithmeticFPGA.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1738876707360 "|shiftandarithmeticFPGA|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "shiftandarithmeticFPGA.v" "" { Text "C:/Users/18639/Downloads/CodeGenerated/DE10_LITE/shiftandarithmeticFPGA.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1738876707360 "|shiftandarithmeticFPGA|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "shiftandarithmeticFPGA.v" "" { Text "C:/Users/18639/Downloads/CodeGenerated/DE10_LITE/shiftandarithmeticFPGA.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1738876707360 "|shiftandarithmeticFPGA|LEDR[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1738876707360 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1738876707420 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1738876707965 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738876707965 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "shiftandarithmeticFPGA.v" "" { Text "C:/Users/18639/Downloads/CodeGenerated/DE10_LITE/shiftandarithmeticFPGA.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1738876708160 "|shiftandarithmeticFPGA|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "shiftandarithmeticFPGA.v" "" { Text "C:/Users/18639/Downloads/CodeGenerated/DE10_LITE/shiftandarithmeticFPGA.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1738876708160 "|shiftandarithmeticFPGA|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1738876708160 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "140 " "Implemented 140 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1738876708161 ""} { "Info" "ICUT_CUT_TM_OPINS" "58 " "Implemented 58 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1738876708161 ""} { "Info" "ICUT_CUT_TM_LCELLS" "72 " "Implemented 72 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1738876708161 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1738876708161 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4786 " "Peak virtual memory: 4786 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1738876708181 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb  6 16:18:28 2025 " "Processing ended: Thu Feb  6 16:18:28 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1738876708181 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1738876708181 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1738876708181 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1738876708181 ""}
