v 20000220
B 300 0 2100 3000 3
{
T 2600 2875 5 10 0 0 0 0
device=PIC16C84
}
T 300 3050 3 10 1 0 0 0
PIC16C84
T 375 2650 3 8 1 0 0 0
RA2
P 300 2700 0 2700 1
{
T 136 2750 5 8 1 1 0 0
pin1=1
}
T 375 2350 3 8 1 0 0 0
RA3
P 300 2400 0 2400 1
{
T 96 2450 5 8 1 1 0 0
pin2=2
}
T 375 2050 3 8 1 0 0 0
RA4/TOCKI
P 300 2100 0 2100 1
{
T 120 2150 5 8 1 1 0 0
pin3=3
}
T 375 1750 3 8 1 0 0 0
MCLR
V 250 1800 50 6
P 200 1800 0 1800 1
{
T 96 1850 5 8 1 1 0 0
pin4=4
}
T 375 1450 3 8 1 0 0 0
VSS
P 300 1500 0 1500 1
{
T 120 1550 5 8 1 1 0 0
pin5=5
}
T 375 1150 3 8 1 0 0 0
RB0/INT
P 300 1200 0 1200 1
{
T 104 1250 5 8 1 1 0 0
pin6=6
}
T 375 850 3 8 1 0 0 0
RB1
P 300 900 0 900 1
{
T 120 950 5 8 1 1 0 0
pin7=7
}
T 375 550 3 8 1 0 0 0
RB2
P 300 600 0 600 1
{
T 112 650 5 8 1 1 0 0
pin8=8
}
T 375 250 3 8 1 0 0 0
RB3
P 300 300 0 300 1
{
T 96 350 5 8 1 1 0 0
pin9=9
}
T 2066 2650 3 8 1 0 0 0
RA1
P 2400 2700 2700 2700 1
{
T 2500 2750 5 8 1 1 0 0
pin10=18
}
T 2026 2350 3 8 1 0 0 0
RA0
P 2400 2400 2700 2400 1
{
T 2500 2450 5 8 1 1 0 0
pin11=17
}
T 1343 2050 3 8 1 0 0 0
OSC1/CLKIN
L 2400 2200 2300 2100 3
L 2400 2000 2300 2100 3
P 2400 2100 2700 2100 1
{
T 2500 2150 5 8 1 1 0 0
pin12=16
}
T 1198 1750 3 8 1 0 0 0
OSC2/CLKOUT
P 2400 1800 2700 1800 1
{
T 2500 1850 5 8 1 1 0 0
pin13=15
}
T 2034 1450 3 8 1 0 0 0
VDD
P 2400 1500 2700 1500 1
{
T 2500 1550 5 8 1 1 0 0
pin14=14
}
T 2050 1150 3 8 1 0 0 0
RB7
P 2400 1200 2700 1200 1
{
T 2500 1250 5 8 1 1 0 0
pin15=13
}
T 2034 850 3 8 1 0 0 0
RB6
P 2400 900 2700 900 1
{
T 2500 950 5 8 1 1 0 0
pin16=12
}
T 2050 550 3 8 1 0 0 0
RB5
P 2400 600 2700 600 1
{
T 2500 650 5 8 1 1 0 0
pin17=11
}
T 2026 250 3 8 1 0 0 0
RB4
P 2400 300 2700 300 1
{
T 2500 350 5 8 1 1 0 0
pin18=10
}
L 367 1881 775 1881 3
