[libraries]
work.files = ["adder.vhdl"]
test.files = ["adder_tb.vhdl"]

