Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Fri Feb 28 00:55:04 2025
| Host         : DEKTOP-MOV670 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file simple_io_timing_summary_routed.rpt -pb simple_io_timing_summary_routed.pb -rpx simple_io_timing_summary_routed.rpx -warn_on_violation
| Design       : simple_io
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    4           
TIMING-17  Critical Warning  Non-clocked sequential cell                                       145         
HPDR-1     Warning           Port pin direction inconsistency                                  10          
TIMING-16  Warning           Large setup violation                                             1000        
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (145)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (291)
5. checking no_input_delay (9)
6. checking no_output_delay (16)
7. checking multiple_clock (1467)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (145)
--------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: clock_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr_clk_reg/Q (HIGH)

 There are 143 register/latch pins with no clock driven by root clock pin: mic_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (291)
--------------------------------------------------
 There are 291 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (1467)
---------------------------------
 There are 1467 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.236    -4175.193                   3567                 4448        0.041        0.000                      0                 4416       -0.444      -35.816                     142                  1474  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
CLK100MHZ               {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 40.625}       81.250          12.308          
  clk_out2_clk_wiz_0    {1.250 2.500}        2.500           400.000         
  clkfbout_clk_wiz_0    {0.000 5.000}        10.000          100.000         
sys_clk_pin             {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 40.625}       81.250          12.308          
  clk_out2_clk_wiz_0_1  {1.250 2.500}        2.500           400.000         
  clkfbout_clk_wiz_0_1  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0         80.036        0.000                      0                    1        0.264        0.000                      0                    1       40.125        0.000                       0                     3  
  clk_out2_clk_wiz_0         -3.236    -4175.193                   3567                 4415        0.107        0.000                      0                 4415       -0.444      -35.816                     142                  1468  
  clkfbout_clk_wiz_0                                                                                                                                                      8.751        0.000                       0                     2  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1       80.040        0.000                      0                    1        0.264        0.000                      0                    1       40.125        0.000                       0                     3  
  clk_out2_clk_wiz_0_1       -3.235    -4172.184                   3565                 4415        0.107        0.000                      0                 4415       -0.444      -35.816                     142                  1468  
  clkfbout_clk_wiz_0_1                                                                                                                                                    8.751        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         80.036        0.000                      0                    1        0.149        0.000                      0                    1  
                      clk_out2_clk_wiz_0        998.816        0.000                      0                   16                                                                        
clk_out2_clk_wiz_0_1  clk_out2_clk_wiz_0         -3.236    -4175.193                   3567                 4415        0.041        0.000                      0                 4415  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       80.036        0.000                      0                    1        0.149        0.000                      0                    1  
                      clk_out2_clk_wiz_0_1      998.816        0.000                      0                   16                                                                        
clk_out2_clk_wiz_0    clk_out2_clk_wiz_0_1       -3.236    -4175.193                   3567                 4415        0.041        0.000                      0                 4415  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            ----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**default**           clk_out2_clk_wiz_0                                1.271        0.000                      0                   16                                                                        
**default**           clk_out2_clk_wiz_0_1                              1.271        0.000                      0                   16                                                                        


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock            
----------            ----------            --------            
(none)                clk_out2_clk_wiz_0                          
(none)                clk_out2_clk_wiz_0_1                        
(none)                                      clk_out2_clk_wiz_0    
(none)                                      clk_out2_clk_wiz_0_1  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock            
----------            ----------            --------            
(none)                                                            
(none)                clk_out2_clk_wiz_0                          
(none)                clk_out2_clk_wiz_0_1                        
(none)                clkfbout_clk_wiz_0                          
(none)                clkfbout_clk_wiz_0_1                        
(none)                                      clk_out2_clk_wiz_0    
(none)                                      clk_out2_clk_wiz_0_1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clock_wiz_0/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  clock_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clock_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clock_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clock_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clock_wiz_0/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       80.036ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       40.125ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             80.036ns  (required time - arrival time)
  Source:                 clock_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.625ns period=81.250ns})
  Destination:            clock_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.625ns period=81.250ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.250ns  (clk_out1_clk_wiz_0 rise@81.250ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.175ns  (logic 0.642ns (54.627%)  route 0.533ns (45.373%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.753ns = ( 87.003 - 81.250 ) 
    Source Clock Delay      (SCD):    6.101ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.799 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655     4.455    clock_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.551 r  clock_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.550     6.101    clock1228
    SLICE_X54Y82         FDRE                                         r  clock_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y82         FDRE (Prop_fdre_C_Q)         0.518     6.619 f  clock_reg/Q
                         net (fo=2, routed)           0.533     7.152    clock
    SLICE_X54Y82         LUT1 (Prop_lut1_I0_O)        0.124     7.276 r  clock_i_1/O
                         net (fo=1, routed)           0.000     7.276    p_0_in
    SLICE_X54Y82         FDRE                                         r  clock_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     81.250    81.250 r  
    W5                                                0.000    81.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    81.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.638 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    83.819    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    83.902 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    85.478    clock_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    85.569 r  clock_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.434    87.003    clock1228
    SLICE_X54Y82         FDRE                                         r  clock_reg/C
                         clock pessimism              0.348    87.351    
                         clock uncertainty           -0.116    87.235    
    SLICE_X54Y82         FDRE (Setup_fdre_C_D)        0.077    87.312    clock_reg
  -------------------------------------------------------------------
                         required time                         87.312    
                         arrival time                          -7.276    
  -------------------------------------------------------------------
                         slack                                 80.036    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clock_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.625ns period=81.250ns})
  Destination:            clock_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.625ns period=81.250ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.349ns
    Source Clock Delay      (SCD):    1.801ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     1.218    clock_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.244 r  clock_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.558     1.801    clock1228
    SLICE_X54Y82         FDRE                                         r  clock_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y82         FDRE (Prop_fdre_C_Q)         0.164     1.965 f  clock_reg/Q
                         net (fo=2, routed)           0.175     2.140    clock
    SLICE_X54Y82         LUT1 (Prop_lut1_I0_O)        0.045     2.185 r  clock_i_1/O
                         net (fo=1, routed)           0.000     2.185    p_0_in
    SLICE_X54Y82         FDRE                                         r  clock_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.948 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546     1.494    clock_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.523 r  clock_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.826     2.349    clock1228
    SLICE_X54Y82         FDRE                                         r  clock_reg/C
                         clock pessimism             -0.548     1.801    
    SLICE_X54Y82         FDRE (Hold_fdre_C_D)         0.120     1.921    clock_reg
  -------------------------------------------------------------------
                         required time                         -1.921    
                         arrival time                           2.185    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 40.625 }
Period(ns):         81.250
Sources:            { clock_wiz_0/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         81.250      79.095     BUFGCTRL_X0Y2   clock_wiz_0/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         81.250      80.001     PLLE2_ADV_X1Y0  clock_wiz_0/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         81.250      80.250     SLICE_X54Y82    clock_reg/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       81.250      78.750     PLLE2_ADV_X1Y0  clock_wiz_0/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C             n/a            0.500         40.625      40.125     SLICE_X54Y82    clock_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         40.625      40.125     SLICE_X54Y82    clock_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         40.625      40.125     SLICE_X54Y82    clock_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         40.625      40.125     SLICE_X54Y82    clock_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :         3567  Failing Endpoints,  Worst Slack       -3.236ns,  Total Violation    -4175.193ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.107ns,  Total Violation        0.000ns
PW    :          142  Failing Endpoints,  Worst Slack       -0.444ns,  Total Violation      -35.816ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.236ns  (required time - arrival time)
  Source:                 core_0/state_machine_inst/pixel_counter_reg[0]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            core_0/cic_inst/mean_avg_power_reg_0_63_21_23/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0 rise@3.750ns - clk_out2_clk_wiz_0 rise@1.250ns)
  Data Path Delay:        5.301ns  (logic 2.108ns (39.764%)  route 3.193ns (60.236%))
  Logic Levels:           9  (CARRY4=6 LUT3=1 LUT6=1 RAMD64E=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.742ns = ( 9.492 - 3.750 ) 
    Source Clock Delay      (SCD):    6.086ns = ( 7.336 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     2.708 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     3.961    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.049 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655     5.705    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.801 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1466, routed)        1.535     7.336    core_0/state_machine_inst/clk_out2
    SLICE_X45Y74         FDCE                                         r  core_0/state_machine_inst/pixel_counter_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y74         FDCE (Prop_fdce_C_Q)         0.456     7.792 r  core_0/state_machine_inst/pixel_counter_reg[0]_replica/Q
                         net (fo=55, routed)          1.239     9.031    core_0/cic_inst/mean_avg_power_reg_64_127_3_5/ADDRC0
    SLICE_X42Y73         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     9.155 r  core_0/cic_inst/mean_avg_power_reg_64_127_3_5/RAMC/O
                         net (fo=3, routed)           0.580     9.735    core_0/cic_inst/mean_avg_power_reg_64_127_3_5_n_2
    SLICE_X40Y73         LUT3 (Prop_lut3_I0_O)        0.124     9.859 r  core_0/cic_inst/__1/e_data[3]_i_2/O
                         net (fo=1, routed)           0.519    10.378    core_0/cic_inst/e_data2[5]
    SLICE_X41Y73         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.763 r  core_0/cic_inst/e_data_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.763    core_0/cic_inst/e_data_reg[3]_i_1_n_0
    SLICE_X41Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.877 r  core_0/cic_inst/e_data_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.886    core_0/cic_inst/e_data_reg[7]_i_1_n_0
    SLICE_X41Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.000 r  core_0/cic_inst/e_data_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.000    core_0/cic_inst/e_data_reg[11]_i_1_n_0
    SLICE_X41Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.114 r  core_0/cic_inst/e_data_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.114    core_0/cic_inst/e_data_reg[15]_i_1_n_0
    SLICE_X41Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.228 r  core_0/cic_inst/e_data_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.228    core_0/cic_inst/e_data_reg[19]_i_1_n_0
    SLICE_X41Y78         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    11.478 r  core_0/cic_inst/e_data_reg[22]_i_1/CO[2]
                         net (fo=2, routed)           0.304    11.782    core_0/cic_inst/e_data0[22]
    SLICE_X39Y78         LUT6 (Prop_lut6_I0_O)        0.313    12.095 r  core_0/cic_inst/mean_avg_power_reg_0_63_21_23_i_2/O
                         net (fo=2, routed)           0.542    12.637    core_0/cic_inst/mean_avg_power_reg_0_63_21_23/DIB
    SLICE_X38Y78         RAMD64E                                      r  core_0/cic_inst/mean_avg_power_reg_0_63_21_23/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      3.750     3.750 r  
    W5                                                0.000     3.750 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     3.750    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.138 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.319    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     6.402 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     7.978    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.069 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1466, routed)        1.423     9.492    core_0/cic_inst/mean_avg_power_reg_0_63_21_23/WCLK
    SLICE_X38Y78         RAMD64E                                      r  core_0/cic_inst/mean_avg_power_reg_0_63_21_23/RAMB/CLK
                         clock pessimism              0.310     9.802    
                         clock uncertainty           -0.066     9.736    
    SLICE_X38Y78         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.335     9.401    core_0/cic_inst/mean_avg_power_reg_0_63_21_23/RAMB
  -------------------------------------------------------------------
                         required time                          9.401    
                         arrival time                         -12.637    
  -------------------------------------------------------------------
                         slack                                 -3.236    

Slack (VIOLATED) :        -3.175ns  (required time - arrival time)
  Source:                 core_1/state_machine_inst/pixel_counter_reg[1]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            core_1/cic_inst/mean_avg_power_reg_128_191_15_17/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0 rise@3.750ns - clk_out2_clk_wiz_0 rise@1.250ns)
  Data Path Delay:        5.170ns  (logic 1.968ns (38.069%)  route 3.202ns (61.931%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT6=1 RAMD64E=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.762ns = ( 9.512 - 3.750 ) 
    Source Clock Delay      (SCD):    6.111ns = ( 7.361 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     2.708 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     3.961    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.049 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655     5.705    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.801 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1466, routed)        1.560     7.361    core_1/state_machine_inst/clk_out2
    SLICE_X35Y37         FDCE                                         r  core_1/state_machine_inst/pixel_counter_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y37         FDCE (Prop_fdce_C_Q)         0.456     7.817 r  core_1/state_machine_inst/pixel_counter_reg[1]_replica/Q
                         net (fo=28, routed)          1.183     9.000    core_1/cic_inst/mean_avg_power_reg_128_191_9_11/ADDRA1
    SLICE_X34Y39         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     9.124 r  core_1/cic_inst/mean_avg_power_reg_128_191_9_11/RAMA/O
                         net (fo=3, routed)           0.485     9.609    core_1/cic_inst/mean_avg_power_reg_128_191_9_11_n_0
    SLICE_X35Y38         LUT3 (Prop_lut3_I2_O)        0.124     9.733 r  core_1/cic_inst/__1/e_data[7]_i_2/O
                         net (fo=1, routed)           0.621    10.355    core_1/cic_inst/e_data2[9]
    SLICE_X37Y38         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.740 r  core_1/cic_inst/e_data_reg[7]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.740    core_1/cic_inst/e_data_reg[7]_i_1__0_n_0
    SLICE_X37Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.854 r  core_1/cic_inst/e_data_reg[11]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.854    core_1/cic_inst/e_data_reg[11]_i_1__0_n_0
    SLICE_X37Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.968 r  core_1/cic_inst/e_data_reg[15]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.968    core_1/cic_inst/e_data_reg[15]_i_1__0_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    11.316 r  core_1/cic_inst/e_data_reg[19]_i_1__0/O[1]
                         net (fo=2, routed)           0.429    11.744    core_1/cic_inst/e_data0[17]
    SLICE_X39Y41         LUT6 (Prop_lut6_I0_O)        0.303    12.047 r  core_1/cic_inst/mean_avg_power_reg_128_191_15_17_i_3/O
                         net (fo=2, routed)           0.483    12.531    core_1/cic_inst/mean_avg_power_reg_128_191_15_17/DIC
    SLICE_X38Y40         RAMD64E                                      r  core_1/cic_inst/mean_avg_power_reg_128_191_15_17/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      3.750     3.750 r  
    W5                                                0.000     3.750 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     3.750    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.138 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.319    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     6.402 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     7.978    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.069 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1466, routed)        1.443     9.512    core_1/cic_inst/mean_avg_power_reg_128_191_15_17/WCLK
    SLICE_X38Y40         RAMD64E                                      r  core_1/cic_inst/mean_avg_power_reg_128_191_15_17/RAMC/CLK
                         clock pessimism              0.240     9.752    
                         clock uncertainty           -0.066     9.686    
    SLICE_X38Y40         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.331     9.355    core_1/cic_inst/mean_avg_power_reg_128_191_15_17/RAMC
  -------------------------------------------------------------------
                         required time                          9.355    
                         arrival time                         -12.531    
  -------------------------------------------------------------------
                         slack                                 -3.175    

Slack (VIOLATED) :        -3.169ns  (required time - arrival time)
  Source:                 core_0/state_machine_inst/pixel_counter_reg[0]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            core_0/cic_inst/mean_avg_power_reg_0_63_21_23/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0 rise@3.750ns - clk_out2_clk_wiz_0 rise@1.250ns)
  Data Path Delay:        5.242ns  (logic 2.196ns (41.889%)  route 3.046ns (58.111%))
  Logic Levels:           9  (CARRY4=6 LUT3=1 LUT6=1 RAMD64E=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.742ns = ( 9.492 - 3.750 ) 
    Source Clock Delay      (SCD):    6.086ns = ( 7.336 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     2.708 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     3.961    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.049 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655     5.705    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.801 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1466, routed)        1.535     7.336    core_0/state_machine_inst/clk_out2
    SLICE_X45Y74         FDCE                                         r  core_0/state_machine_inst/pixel_counter_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y74         FDCE (Prop_fdce_C_Q)         0.456     7.792 r  core_0/state_machine_inst/pixel_counter_reg[0]_replica/Q
                         net (fo=55, routed)          1.239     9.031    core_0/cic_inst/mean_avg_power_reg_64_127_3_5/ADDRC0
    SLICE_X42Y73         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     9.155 r  core_0/cic_inst/mean_avg_power_reg_64_127_3_5/RAMC/O
                         net (fo=3, routed)           0.580     9.735    core_0/cic_inst/mean_avg_power_reg_64_127_3_5_n_2
    SLICE_X40Y73         LUT3 (Prop_lut3_I0_O)        0.124     9.859 r  core_0/cic_inst/__1/e_data[3]_i_2/O
                         net (fo=1, routed)           0.519    10.378    core_0/cic_inst/e_data2[5]
    SLICE_X41Y73         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.763 r  core_0/cic_inst/e_data_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.763    core_0/cic_inst/e_data_reg[3]_i_1_n_0
    SLICE_X41Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.877 r  core_0/cic_inst/e_data_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.886    core_0/cic_inst/e_data_reg[7]_i_1_n_0
    SLICE_X41Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.000 r  core_0/cic_inst/e_data_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.000    core_0/cic_inst/e_data_reg[11]_i_1_n_0
    SLICE_X41Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.114 r  core_0/cic_inst/e_data_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.114    core_0/cic_inst/e_data_reg[15]_i_1_n_0
    SLICE_X41Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.228 r  core_0/cic_inst/e_data_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.228    core_0/cic_inst/e_data_reg[19]_i_1_n_0
    SLICE_X41Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    11.576 r  core_0/cic_inst/e_data_reg[22]_i_1/O[1]
                         net (fo=2, routed)           0.309    11.886    core_0/cic_inst/e_data0[21]
    SLICE_X39Y78         LUT6 (Prop_lut6_I0_O)        0.303    12.189 r  core_0/cic_inst/mean_avg_power_reg_0_63_21_23_i_1/O
                         net (fo=2, routed)           0.390    12.578    core_0/cic_inst/mean_avg_power_reg_0_63_21_23/DIA
    SLICE_X38Y78         RAMD64E                                      r  core_0/cic_inst/mean_avg_power_reg_0_63_21_23/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      3.750     3.750 r  
    W5                                                0.000     3.750 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     3.750    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.138 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.319    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     6.402 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     7.978    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.069 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1466, routed)        1.423     9.492    core_0/cic_inst/mean_avg_power_reg_0_63_21_23/WCLK
    SLICE_X38Y78         RAMD64E                                      r  core_0/cic_inst/mean_avg_power_reg_0_63_21_23/RAMA/CLK
                         clock pessimism              0.310     9.802    
                         clock uncertainty           -0.066     9.736    
    SLICE_X38Y78         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.327     9.409    core_0/cic_inst/mean_avg_power_reg_0_63_21_23/RAMA
  -------------------------------------------------------------------
                         required time                          9.409    
                         arrival time                         -12.578    
  -------------------------------------------------------------------
                         slack                                 -3.169    

Slack (VIOLATED) :        -3.162ns  (required time - arrival time)
  Source:                 core_0/state_machine_inst/pixel_counter_reg[0]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            core_0/cic_inst/mean_avg_power_reg_64_127_18_20/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0 rise@3.750ns - clk_out2_clk_wiz_0 rise@1.250ns)
  Data Path Delay:        5.237ns  (logic 1.989ns (37.978%)  route 3.248ns (62.022%))
  Logic Levels:           8  (CARRY4=5 LUT3=1 LUT6=1 RAMD64E=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.744ns = ( 9.494 - 3.750 ) 
    Source Clock Delay      (SCD):    6.086ns = ( 7.336 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     2.708 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     3.961    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.049 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655     5.705    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.801 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1466, routed)        1.535     7.336    core_0/state_machine_inst/clk_out2
    SLICE_X45Y74         FDCE                                         r  core_0/state_machine_inst/pixel_counter_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y74         FDCE (Prop_fdce_C_Q)         0.456     7.792 r  core_0/state_machine_inst/pixel_counter_reg[0]_replica/Q
                         net (fo=55, routed)          1.239     9.031    core_0/cic_inst/mean_avg_power_reg_64_127_3_5/ADDRC0
    SLICE_X42Y73         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     9.155 r  core_0/cic_inst/mean_avg_power_reg_64_127_3_5/RAMC/O
                         net (fo=3, routed)           0.580     9.735    core_0/cic_inst/mean_avg_power_reg_64_127_3_5_n_2
    SLICE_X40Y73         LUT3 (Prop_lut3_I0_O)        0.124     9.859 r  core_0/cic_inst/__1/e_data[3]_i_2/O
                         net (fo=1, routed)           0.519    10.378    core_0/cic_inst/e_data2[5]
    SLICE_X41Y73         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.763 r  core_0/cic_inst/e_data_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.763    core_0/cic_inst/e_data_reg[3]_i_1_n_0
    SLICE_X41Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.877 r  core_0/cic_inst/e_data_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.886    core_0/cic_inst/e_data_reg[7]_i_1_n_0
    SLICE_X41Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.000 r  core_0/cic_inst/e_data_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.000    core_0/cic_inst/e_data_reg[11]_i_1_n_0
    SLICE_X41Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.114 r  core_0/cic_inst/e_data_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.114    core_0/cic_inst/e_data_reg[15]_i_1_n_0
    SLICE_X41Y77         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    11.370 r  core_0/cic_inst/e_data_reg[19]_i_1/O[2]
                         net (fo=2, routed)           0.425    11.796    core_0/cic_inst/e_data0[18]
    SLICE_X40Y78         LUT6 (Prop_lut6_I0_O)        0.302    12.098 r  core_0/cic_inst/mean_avg_power_reg_0_63_18_20_i_1/O
                         net (fo=2, routed)           0.475    12.573    core_0/cic_inst/mean_avg_power_reg_64_127_18_20/DIA
    SLICE_X42Y78         RAMD64E                                      r  core_0/cic_inst/mean_avg_power_reg_64_127_18_20/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      3.750     3.750 r  
    W5                                                0.000     3.750 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     3.750    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.138 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.319    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     6.402 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     7.978    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.069 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1466, routed)        1.425     9.494    core_0/cic_inst/mean_avg_power_reg_64_127_18_20/WCLK
    SLICE_X42Y78         RAMD64E                                      r  core_0/cic_inst/mean_avg_power_reg_64_127_18_20/RAMA/CLK
                         clock pessimism              0.310     9.804    
                         clock uncertainty           -0.066     9.738    
    SLICE_X42Y78         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.327     9.411    core_0/cic_inst/mean_avg_power_reg_64_127_18_20/RAMA
  -------------------------------------------------------------------
                         required time                          9.411    
                         arrival time                         -12.573    
  -------------------------------------------------------------------
                         slack                                 -3.162    

Slack (VIOLATED) :        -3.131ns  (required time - arrival time)
  Source:                 core_0/state_machine_inst/pixel_counter_reg[0]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            core_0/cic_inst/mean_avg_power_reg_64_127_15_17/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0 rise@3.750ns - clk_out2_clk_wiz_0 rise@1.250ns)
  Data Path Delay:        5.204ns  (logic 1.952ns (37.508%)  route 3.252ns (62.492%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT6=1 RAMD64E=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.742ns = ( 9.492 - 3.750 ) 
    Source Clock Delay      (SCD):    6.086ns = ( 7.336 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     2.708 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     3.961    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.049 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655     5.705    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.801 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1466, routed)        1.535     7.336    core_0/state_machine_inst/clk_out2
    SLICE_X45Y74         FDCE                                         r  core_0/state_machine_inst/pixel_counter_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y74         FDCE (Prop_fdce_C_Q)         0.456     7.792 r  core_0/state_machine_inst/pixel_counter_reg[0]_replica/Q
                         net (fo=55, routed)          1.239     9.031    core_0/cic_inst/mean_avg_power_reg_64_127_3_5/ADDRC0
    SLICE_X42Y73         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     9.155 r  core_0/cic_inst/mean_avg_power_reg_64_127_3_5/RAMC/O
                         net (fo=3, routed)           0.580     9.735    core_0/cic_inst/mean_avg_power_reg_64_127_3_5_n_2
    SLICE_X40Y73         LUT3 (Prop_lut3_I0_O)        0.124     9.859 r  core_0/cic_inst/__1/e_data[3]_i_2/O
                         net (fo=1, routed)           0.519    10.378    core_0/cic_inst/e_data2[5]
    SLICE_X41Y73         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.763 r  core_0/cic_inst/e_data_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.763    core_0/cic_inst/e_data_reg[3]_i_1_n_0
    SLICE_X41Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.877 r  core_0/cic_inst/e_data_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.886    core_0/cic_inst/e_data_reg[7]_i_1_n_0
    SLICE_X41Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.000 r  core_0/cic_inst/e_data_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.000    core_0/cic_inst/e_data_reg[11]_i_1_n_0
    SLICE_X41Y76         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    11.329 r  core_0/cic_inst/e_data_reg[15]_i_1/O[3]
                         net (fo=2, routed)           0.419    11.749    core_0/cic_inst/e_data0[15]
    SLICE_X40Y77         LUT6 (Prop_lut6_I0_O)        0.306    12.055 r  core_0/cic_inst/mean_avg_power_reg_0_63_15_17_i_1/O
                         net (fo=2, routed)           0.486    12.540    core_0/cic_inst/mean_avg_power_reg_64_127_15_17/DIA
    SLICE_X42Y77         RAMD64E                                      r  core_0/cic_inst/mean_avg_power_reg_64_127_15_17/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      3.750     3.750 r  
    W5                                                0.000     3.750 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     3.750    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.138 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.319    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     6.402 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     7.978    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.069 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1466, routed)        1.423     9.492    core_0/cic_inst/mean_avg_power_reg_64_127_15_17/WCLK
    SLICE_X42Y77         RAMD64E                                      r  core_0/cic_inst/mean_avg_power_reg_64_127_15_17/RAMA/CLK
                         clock pessimism              0.310     9.802    
                         clock uncertainty           -0.066     9.736    
    SLICE_X42Y77         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.327     9.409    core_0/cic_inst/mean_avg_power_reg_64_127_15_17/RAMA
  -------------------------------------------------------------------
                         required time                          9.409    
                         arrival time                         -12.540    
  -------------------------------------------------------------------
                         slack                                 -3.131    

Slack (VIOLATED) :        -3.130ns  (required time - arrival time)
  Source:                 core_0/state_machine_inst/pixel_counter_reg[0]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            core_0/cic_inst/mean_avg_power_reg_64_127_18_20/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0 rise@3.750ns - clk_out2_clk_wiz_0 rise@1.250ns)
  Data Path Delay:        5.197ns  (logic 2.066ns (39.754%)  route 3.131ns (60.246%))
  Logic Levels:           8  (CARRY4=5 LUT3=1 LUT6=1 RAMD64E=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.744ns = ( 9.494 - 3.750 ) 
    Source Clock Delay      (SCD):    6.086ns = ( 7.336 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     2.708 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     3.961    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.049 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655     5.705    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.801 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1466, routed)        1.535     7.336    core_0/state_machine_inst/clk_out2
    SLICE_X45Y74         FDCE                                         r  core_0/state_machine_inst/pixel_counter_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y74         FDCE (Prop_fdce_C_Q)         0.456     7.792 r  core_0/state_machine_inst/pixel_counter_reg[0]_replica/Q
                         net (fo=55, routed)          1.239     9.031    core_0/cic_inst/mean_avg_power_reg_64_127_3_5/ADDRC0
    SLICE_X42Y73         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     9.155 r  core_0/cic_inst/mean_avg_power_reg_64_127_3_5/RAMC/O
                         net (fo=3, routed)           0.580     9.735    core_0/cic_inst/mean_avg_power_reg_64_127_3_5_n_2
    SLICE_X40Y73         LUT3 (Prop_lut3_I0_O)        0.124     9.859 r  core_0/cic_inst/__1/e_data[3]_i_2/O
                         net (fo=1, routed)           0.519    10.378    core_0/cic_inst/e_data2[5]
    SLICE_X41Y73         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.763 r  core_0/cic_inst/e_data_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.763    core_0/cic_inst/e_data_reg[3]_i_1_n_0
    SLICE_X41Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.877 r  core_0/cic_inst/e_data_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.886    core_0/cic_inst/e_data_reg[7]_i_1_n_0
    SLICE_X41Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.000 r  core_0/cic_inst/e_data_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.000    core_0/cic_inst/e_data_reg[11]_i_1_n_0
    SLICE_X41Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.114 r  core_0/cic_inst/e_data_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.114    core_0/cic_inst/e_data_reg[15]_i_1_n_0
    SLICE_X41Y77         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    11.443 r  core_0/cic_inst/e_data_reg[19]_i_1/O[3]
                         net (fo=2, routed)           0.307    11.750    core_0/cic_inst/e_data0[19]
    SLICE_X40Y78         LUT6 (Prop_lut6_I0_O)        0.306    12.056 r  core_0/cic_inst/mean_avg_power_reg_0_63_18_20_i_2/O
                         net (fo=2, routed)           0.477    12.533    core_0/cic_inst/mean_avg_power_reg_64_127_18_20/DIB
    SLICE_X42Y78         RAMD64E                                      r  core_0/cic_inst/mean_avg_power_reg_64_127_18_20/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      3.750     3.750 r  
    W5                                                0.000     3.750 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     3.750    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.138 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.319    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     6.402 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     7.978    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.069 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1466, routed)        1.425     9.494    core_0/cic_inst/mean_avg_power_reg_64_127_18_20/WCLK
    SLICE_X42Y78         RAMD64E                                      r  core_0/cic_inst/mean_avg_power_reg_64_127_18_20/RAMB/CLK
                         clock pessimism              0.310     9.804    
                         clock uncertainty           -0.066     9.738    
    SLICE_X42Y78         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.335     9.403    core_0/cic_inst/mean_avg_power_reg_64_127_18_20/RAMB
  -------------------------------------------------------------------
                         required time                          9.403    
                         arrival time                         -12.533    
  -------------------------------------------------------------------
                         slack                                 -3.130    

Slack (VIOLATED) :        -3.123ns  (required time - arrival time)
  Source:                 core_1/ram1/i__carry_i_27__0_psbram/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            core_1/cic_inst/u_integrator_0/out_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0 rise@3.750ns - clk_out2_clk_wiz_0 rise@1.250ns)
  Data Path Delay:        5.515ns  (logic 2.264ns (41.053%)  route 3.251ns (58.947%))
  Logic Levels:           11  (CARRY4=6 LUT3=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.754ns = ( 9.504 - 3.750 ) 
    Source Clock Delay      (SCD):    6.098ns = ( 7.348 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     2.708 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     3.961    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.049 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655     5.705    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.801 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1466, routed)        1.547     7.348    core_1/ram1/clk_out2
    SLICE_X33Y23         FDRE                                         r  core_1/ram1/i__carry_i_27__0_psbram/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y23         FDRE (Prop_fdre_C_Q)         0.456     7.804 r  core_1/ram1/i__carry_i_27__0_psbram/Q
                         net (fo=2, routed)           0.578     8.383    core_1/ram1/ram_out[15]
    SLICE_X31Y23         LUT3 (Prop_lut3_I0_O)        0.124     8.507 r  core_1/ram1/i__carry_i_27__0/O
                         net (fo=4, routed)           0.672     9.179    core_1/ram1/i__carry_i_27__0_n_0
    SLICE_X32Y24         LUT5 (Prop_lut5_I1_O)        0.124     9.303 r  core_1/ram1/i__carry_i_24__0/O
                         net (fo=3, routed)           0.640     9.942    core_1/ram1/i__carry_i_24__0_n_0
    SLICE_X33Y24         LUT3 (Prop_lut3_I0_O)        0.124    10.066 f  core_1/ram1/i__carry_i_25__0/O
                         net (fo=3, routed)           0.462    10.529    core_1/ram1/i__carry_i_25__0_n_0
    SLICE_X35Y25         LUT3 (Prop_lut3_I0_O)        0.124    10.653 r  core_1/ram1/i__carry_i_10__0/O
                         net (fo=2, routed)           0.434    11.086    core_1/state_machine_inst/out_reg[4]_3
    SLICE_X34Y26         LUT6 (Prop_lut6_I0_O)        0.124    11.210 r  core_1/state_machine_inst/i__carry_i_2__0/O
                         net (fo=1, routed)           0.465    11.675    core_1/cic_inst/DI[2]
    SLICE_X36Y26         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    12.073 r  core_1/cic_inst/i_/i_/i__carry/CO[3]
                         net (fo=1, routed)           0.000    12.073    core_1/cic_inst/i_/i_/i__carry_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.187 r  core_1/cic_inst/i_/i_/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.187    core_1/cic_inst/i_/i_/i__carry__0_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.301 r  core_1/cic_inst/i_/i_/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.301    core_1/cic_inst/i_/i_/i__carry__1_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.415 r  core_1/cic_inst/i_/i_/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.415    core_1/cic_inst/i_/i_/i__carry__2_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.529 r  core_1/cic_inst/i_/i_/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.529    core_1/cic_inst/i_/i_/i__carry__3_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.863 r  core_1/cic_inst/i_/i_/i__carry__4/O[1]
                         net (fo=1, routed)           0.000    12.863    core_1/cic_inst/u_integrator_0/out_reg[23]_1[1]
    SLICE_X36Y31         FDCE                                         r  core_1/cic_inst/u_integrator_0/out_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      3.750     3.750 r  
    W5                                                0.000     3.750 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     3.750    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.138 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.319    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     6.402 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     7.978    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.069 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1466, routed)        1.435     9.504    core_1/cic_inst/u_integrator_0/clk_out2
    SLICE_X36Y31         FDCE                                         r  core_1/cic_inst/u_integrator_0/out_reg[22]/C
                         clock pessimism              0.240     9.744    
                         clock uncertainty           -0.066     9.678    
    SLICE_X36Y31         FDCE (Setup_fdce_C_D)        0.062     9.740    core_1/cic_inst/u_integrator_0/out_reg[22]
  -------------------------------------------------------------------
                         required time                          9.740    
                         arrival time                         -12.863    
  -------------------------------------------------------------------
                         slack                                 -3.123    

Slack (VIOLATED) :        -3.123ns  (required time - arrival time)
  Source:                 core_0/state_machine_inst/pixel_counter_reg[0]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            core_0/cic_inst/mean_avg_power_reg_64_127_18_20/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0 rise@3.750ns - clk_out2_clk_wiz_0 rise@1.250ns)
  Data Path Delay:        5.194ns  (logic 2.079ns (40.030%)  route 3.115ns (59.970%))
  Logic Levels:           9  (CARRY4=6 LUT3=1 LUT6=1 RAMD64E=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.744ns = ( 9.494 - 3.750 ) 
    Source Clock Delay      (SCD):    6.086ns = ( 7.336 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     2.708 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     3.961    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.049 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655     5.705    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.801 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1466, routed)        1.535     7.336    core_0/state_machine_inst/clk_out2
    SLICE_X45Y74         FDCE                                         r  core_0/state_machine_inst/pixel_counter_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y74         FDCE (Prop_fdce_C_Q)         0.456     7.792 r  core_0/state_machine_inst/pixel_counter_reg[0]_replica/Q
                         net (fo=55, routed)          1.239     9.031    core_0/cic_inst/mean_avg_power_reg_64_127_3_5/ADDRC0
    SLICE_X42Y73         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     9.155 r  core_0/cic_inst/mean_avg_power_reg_64_127_3_5/RAMC/O
                         net (fo=3, routed)           0.580     9.735    core_0/cic_inst/mean_avg_power_reg_64_127_3_5_n_2
    SLICE_X40Y73         LUT3 (Prop_lut3_I0_O)        0.124     9.859 r  core_0/cic_inst/__1/e_data[3]_i_2/O
                         net (fo=1, routed)           0.519    10.378    core_0/cic_inst/e_data2[5]
    SLICE_X41Y73         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.763 r  core_0/cic_inst/e_data_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.763    core_0/cic_inst/e_data_reg[3]_i_1_n_0
    SLICE_X41Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.877 r  core_0/cic_inst/e_data_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.886    core_0/cic_inst/e_data_reg[7]_i_1_n_0
    SLICE_X41Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.000 r  core_0/cic_inst/e_data_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.000    core_0/cic_inst/e_data_reg[11]_i_1_n_0
    SLICE_X41Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.114 r  core_0/cic_inst/e_data_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.114    core_0/cic_inst/e_data_reg[15]_i_1_n_0
    SLICE_X41Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.228 r  core_0/cic_inst/e_data_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.228    core_0/cic_inst/e_data_reg[19]_i_1_n_0
    SLICE_X41Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    11.463 r  core_0/cic_inst/e_data_reg[22]_i_1/O[0]
                         net (fo=2, routed)           0.296    11.759    core_0/cic_inst/e_data0[20]
    SLICE_X41Y79         LUT6 (Prop_lut6_I0_O)        0.299    12.058 r  core_0/cic_inst/mean_avg_power_reg_0_63_18_20_i_3/O
                         net (fo=2, routed)           0.472    12.530    core_0/cic_inst/mean_avg_power_reg_64_127_18_20/DIC
    SLICE_X42Y78         RAMD64E                                      r  core_0/cic_inst/mean_avg_power_reg_64_127_18_20/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      3.750     3.750 r  
    W5                                                0.000     3.750 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     3.750    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.138 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.319    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     6.402 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     7.978    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.069 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1466, routed)        1.425     9.494    core_0/cic_inst/mean_avg_power_reg_64_127_18_20/WCLK
    SLICE_X42Y78         RAMD64E                                      r  core_0/cic_inst/mean_avg_power_reg_64_127_18_20/RAMC/CLK
                         clock pessimism              0.310     9.804    
                         clock uncertainty           -0.066     9.738    
    SLICE_X42Y78         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.331     9.407    core_0/cic_inst/mean_avg_power_reg_64_127_18_20/RAMC
  -------------------------------------------------------------------
                         required time                          9.407    
                         arrival time                         -12.530    
  -------------------------------------------------------------------
                         slack                                 -3.123    

Slack (VIOLATED) :        -3.120ns  (required time - arrival time)
  Source:                 core_0/state_machine_inst/pixel_counter_reg[0]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            core_0/cic_inst/mean_avg_power_reg_64_127_21_23/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0 rise@3.750ns - clk_out2_clk_wiz_0 rise@1.250ns)
  Data Path Delay:        5.194ns  (logic 2.196ns (42.279%)  route 2.998ns (57.721%))
  Logic Levels:           9  (CARRY4=6 LUT3=1 LUT6=1 RAMD64E=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.743ns = ( 9.493 - 3.750 ) 
    Source Clock Delay      (SCD):    6.086ns = ( 7.336 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     2.708 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     3.961    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.049 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655     5.705    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.801 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1466, routed)        1.535     7.336    core_0/state_machine_inst/clk_out2
    SLICE_X45Y74         FDCE                                         r  core_0/state_machine_inst/pixel_counter_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y74         FDCE (Prop_fdce_C_Q)         0.456     7.792 r  core_0/state_machine_inst/pixel_counter_reg[0]_replica/Q
                         net (fo=55, routed)          1.239     9.031    core_0/cic_inst/mean_avg_power_reg_64_127_3_5/ADDRC0
    SLICE_X42Y73         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     9.155 r  core_0/cic_inst/mean_avg_power_reg_64_127_3_5/RAMC/O
                         net (fo=3, routed)           0.580     9.735    core_0/cic_inst/mean_avg_power_reg_64_127_3_5_n_2
    SLICE_X40Y73         LUT3 (Prop_lut3_I0_O)        0.124     9.859 r  core_0/cic_inst/__1/e_data[3]_i_2/O
                         net (fo=1, routed)           0.519    10.378    core_0/cic_inst/e_data2[5]
    SLICE_X41Y73         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.763 r  core_0/cic_inst/e_data_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.763    core_0/cic_inst/e_data_reg[3]_i_1_n_0
    SLICE_X41Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.877 r  core_0/cic_inst/e_data_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.886    core_0/cic_inst/e_data_reg[7]_i_1_n_0
    SLICE_X41Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.000 r  core_0/cic_inst/e_data_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.000    core_0/cic_inst/e_data_reg[11]_i_1_n_0
    SLICE_X41Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.114 r  core_0/cic_inst/e_data_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.114    core_0/cic_inst/e_data_reg[15]_i_1_n_0
    SLICE_X41Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.228 r  core_0/cic_inst/e_data_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.228    core_0/cic_inst/e_data_reg[19]_i_1_n_0
    SLICE_X41Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    11.576 r  core_0/cic_inst/e_data_reg[22]_i_1/O[1]
                         net (fo=2, routed)           0.309    11.886    core_0/cic_inst/e_data0[21]
    SLICE_X39Y78         LUT6 (Prop_lut6_I0_O)        0.303    12.189 r  core_0/cic_inst/mean_avg_power_reg_0_63_21_23_i_1/O
                         net (fo=2, routed)           0.341    12.530    core_0/cic_inst/mean_avg_power_reg_64_127_21_23/DIA
    SLICE_X38Y79         RAMD64E                                      r  core_0/cic_inst/mean_avg_power_reg_64_127_21_23/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      3.750     3.750 r  
    W5                                                0.000     3.750 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     3.750    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.138 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.319    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     6.402 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     7.978    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.069 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1466, routed)        1.424     9.493    core_0/cic_inst/mean_avg_power_reg_64_127_21_23/WCLK
    SLICE_X38Y79         RAMD64E                                      r  core_0/cic_inst/mean_avg_power_reg_64_127_21_23/RAMA/CLK
                         clock pessimism              0.310     9.803    
                         clock uncertainty           -0.066     9.737    
    SLICE_X38Y79         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.327     9.410    core_0/cic_inst/mean_avg_power_reg_64_127_21_23/RAMA
  -------------------------------------------------------------------
                         required time                          9.410    
                         arrival time                         -12.530    
  -------------------------------------------------------------------
                         slack                                 -3.120    

Slack (VIOLATED) :        -3.112ns  (required time - arrival time)
  Source:                 core_1/state_machine_inst/pixel_counter_reg[1]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            core_1/cic_inst/mean_avg_power_reg_128_191_21_23/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0 rise@3.750ns - clk_out2_clk_wiz_0 rise@1.250ns)
  Data Path Delay:        5.104ns  (logic 1.994ns (39.069%)  route 3.110ns (60.931%))
  Logic Levels:           8  (CARRY4=5 LUT3=1 LUT6=1 RAMD64E=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.764ns = ( 9.514 - 3.750 ) 
    Source Clock Delay      (SCD):    6.111ns = ( 7.361 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     2.708 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     3.961    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.049 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655     5.705    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.801 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1466, routed)        1.560     7.361    core_1/state_machine_inst/clk_out2
    SLICE_X35Y37         FDCE                                         r  core_1/state_machine_inst/pixel_counter_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y37         FDCE (Prop_fdce_C_Q)         0.456     7.817 r  core_1/state_machine_inst/pixel_counter_reg[1]_replica/Q
                         net (fo=28, routed)          1.183     9.000    core_1/cic_inst/mean_avg_power_reg_128_191_9_11/ADDRA1
    SLICE_X34Y39         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     9.124 r  core_1/cic_inst/mean_avg_power_reg_128_191_9_11/RAMA/O
                         net (fo=3, routed)           0.485     9.609    core_1/cic_inst/mean_avg_power_reg_128_191_9_11_n_0
    SLICE_X35Y38         LUT3 (Prop_lut3_I2_O)        0.124     9.733 r  core_1/cic_inst/__1/e_data[7]_i_2/O
                         net (fo=1, routed)           0.621    10.355    core_1/cic_inst/e_data2[9]
    SLICE_X37Y38         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.740 r  core_1/cic_inst/e_data_reg[7]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.740    core_1/cic_inst/e_data_reg[7]_i_1__0_n_0
    SLICE_X37Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.854 r  core_1/cic_inst/e_data_reg[11]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.854    core_1/cic_inst/e_data_reg[11]_i_1__0_n_0
    SLICE_X37Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.968 r  core_1/cic_inst/e_data_reg[15]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.968    core_1/cic_inst/e_data_reg[15]_i_1__0_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.082 r  core_1/cic_inst/e_data_reg[19]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.082    core_1/cic_inst/e_data_reg[19]_i_1__0_n_0
    SLICE_X37Y42         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    11.332 r  core_1/cic_inst/e_data_reg[22]_i_1__0/CO[2]
                         net (fo=2, routed)           0.478    11.810    core_1/cic_inst/e_data0[22]
    SLICE_X39Y42         LUT6 (Prop_lut6_I0_O)        0.313    12.123 r  core_1/cic_inst/mean_avg_power_reg_128_191_21_23_i_2/O
                         net (fo=2, routed)           0.343    12.465    core_1/cic_inst/mean_avg_power_reg_128_191_21_23/DIB
    SLICE_X38Y43         RAMD64E                                      r  core_1/cic_inst/mean_avg_power_reg_128_191_21_23/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      3.750     3.750 r  
    W5                                                0.000     3.750 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     3.750    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.138 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.319    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     6.402 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     7.978    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.069 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1466, routed)        1.445     9.514    core_1/cic_inst/mean_avg_power_reg_128_191_21_23/WCLK
    SLICE_X38Y43         RAMD64E                                      r  core_1/cic_inst/mean_avg_power_reg_128_191_21_23/RAMB/CLK
                         clock pessimism              0.240     9.754    
                         clock uncertainty           -0.066     9.688    
    SLICE_X38Y43         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.335     9.353    core_1/cic_inst/mean_avg_power_reg_128_191_21_23/RAMB
  -------------------------------------------------------------------
                         required time                          9.353    
                         arrival time                         -12.465    
  -------------------------------------------------------------------
                         slack                                 -3.112    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 uart_fifo_tx_inst/uart/shift_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            uart_fifo_tx_inst/uart/tx_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@1.250ns - clk_out2_clk_wiz_0 rise@1.250ns)
  Data Path Delay:        0.440ns  (logic 0.141ns (32.069%)  route 0.299ns (67.931%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.351ns = ( 3.601 - 1.250 ) 
    Source Clock Delay      (SCD):    1.804ns = ( 3.054 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     1.476 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     1.917    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.967 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     2.468    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.494 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1466, routed)        0.561     3.054    uart_fifo_tx_inst/uart/CLK
    SLICE_X43Y56         FDPE                                         r  uart_fifo_tx_inst/uart/shift_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y56         FDPE (Prop_fdpe_C_Q)         0.141     3.195 r  uart_fifo_tx_inst/uart/shift_reg_reg[0]/Q
                         net (fo=1, routed)           0.299     3.494    uart_fifo_tx_inst/uart/shift_reg_reg_n_0_[0]
    SLICE_X33Y59         FDPE                                         r  uart_fifo_tx_inst/uart/tx_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     1.664 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     2.145    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.198 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.744    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.773 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1466, routed)        0.828     3.601    uart_fifo_tx_inst/uart/CLK
    SLICE_X33Y59         FDPE                                         r  uart_fifo_tx_inst/uart/tx_reg/C
                         clock pessimism             -0.284     3.317    
    SLICE_X33Y59         FDPE (Hold_fdpe_C_D)         0.070     3.387    uart_fifo_tx_inst/uart/tx_reg
  -------------------------------------------------------------------
                         required time                         -3.387    
                         arrival time                           3.494    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 core_0/state_machine_inst/pixel_counter_reg[0]_replica_1/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            core_0/cic_inst/cic_states/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@1.250ns - clk_out2_clk_wiz_0 rise@1.250ns)
  Data Path Delay:        0.371ns  (logic 0.164ns (44.200%)  route 0.207ns (55.800%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.398ns = ( 3.648 - 1.250 ) 
    Source Clock Delay      (SCD):    1.805ns = ( 3.055 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     1.476 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     1.917    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.967 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     2.468    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.494 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1466, routed)        0.562     3.055    core_0/state_machine_inst/clk_out2
    SLICE_X56Y85         FDCE                                         r  core_0/state_machine_inst/pixel_counter_reg[0]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y85         FDCE (Prop_fdce_C_Q)         0.164     3.219 r  core_0/state_machine_inst/pixel_counter_reg[0]_replica_1/Q
                         net (fo=1, routed)           0.207     3.426    core_0/cic_inst/cic_states/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[0]_repN_1_alias
    RAMB18_X2Y34         RAMB18E1                                     r  core_0/cic_inst/cic_states/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     1.664 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     2.145    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.198 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.744    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.773 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1466, routed)        0.875     3.648    core_0/cic_inst/cic_states/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y34         RAMB18E1                                     r  core_0/cic_inst/cic_states/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.532     3.116    
    RAMB18_X2Y34         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     3.299    core_0/cic_inst/cic_states/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -3.299    
                         arrival time                           3.426    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@1.250ns - clk_out2_clk_wiz_0 rise@1.250ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.356ns = ( 3.606 - 1.250 ) 
    Source Clock Delay      (SCD):    1.807ns = ( 3.057 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     1.476 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     1.917    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.967 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     2.468    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.494 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1466, routed)        0.564     3.057    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X44Y45         FDRE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y45         FDRE (Prop_fdre_C_Q)         0.141     3.198 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/Q
                         net (fo=1, routed)           0.058     3.256    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][7]
    SLICE_X44Y45         FDRE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     1.664 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     2.145    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.198 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.744    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.773 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1466, routed)        0.834     3.606    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X44Y45         FDRE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/C
                         clock pessimism             -0.549     3.057    
    SLICE_X44Y45         FDRE (Hold_fdre_C_D)         0.071     3.128    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]
  -------------------------------------------------------------------
                         required time                         -3.128    
                         arrival time                           3.256    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 core_0/ram1/addra_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            core_0/ram1/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@1.250ns - clk_out2_clk_wiz_0 rise@1.250ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.313%)  route 0.227ns (61.687%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.384ns = ( 3.634 - 1.250 ) 
    Source Clock Delay      (SCD):    1.795ns = ( 3.045 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.533ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     1.476 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     1.917    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.967 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     2.468    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.494 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1466, routed)        0.552     3.045    core_0/ram1/clk_out2
    SLICE_X48Y73         FDRE                                         r  core_0/ram1/addra_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y73         FDRE (Prop_fdre_C_Q)         0.141     3.186 r  core_0/ram1/addra_reg[10]/Q
                         net (fo=7, routed)           0.227     3.413    core_0/ram1/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[10]
    RAMB18_X1Y28         RAMB18E1                                     r  core_0/ram1/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     1.664 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     2.145    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.198 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.744    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.773 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1466, routed)        0.861     3.634    core_0/ram1/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y28         RAMB18E1                                     r  core_0/ram1/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.533     3.101    
    RAMB18_X1Y28         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     3.284    core_0/ram1/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -3.284    
                         arrival time                           3.413    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 core_0/ram1/addra_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            core_0/ram1/bram15/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@1.250ns - clk_out2_clk_wiz_0 rise@1.250ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.313%)  route 0.227ns (61.687%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.384ns = ( 3.634 - 1.250 ) 
    Source Clock Delay      (SCD):    1.795ns = ( 3.045 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.533ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     1.476 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     1.917    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.967 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     2.468    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.494 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1466, routed)        0.552     3.045    core_0/ram1/clk_out2
    SLICE_X48Y73         FDRE                                         r  core_0/ram1/addra_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y73         FDRE (Prop_fdre_C_Q)         0.141     3.186 r  core_0/ram1/addra_reg[10]/Q
                         net (fo=7, routed)           0.227     3.413    core_0/ram1/bram15/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[10]
    RAMB18_X1Y29         RAMB18E1                                     r  core_0/ram1/bram15/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     1.664 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     2.145    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.198 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.744    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.773 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1466, routed)        0.861     3.634    core_0/ram1/bram15/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y29         RAMB18E1                                     r  core_0/ram1/bram15/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.533     3.101    
    RAMB18_X1Y29         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     3.284    core_0/ram1/bram15/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -3.284    
                         arrival time                           3.413    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@1.250ns - clk_out2_clk_wiz_0 rise@1.250ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.355ns = ( 3.605 - 1.250 ) 
    Source Clock Delay      (SCD):    1.806ns = ( 3.056 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     1.476 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     1.917    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.967 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     2.468    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.494 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1466, routed)        0.563     3.056    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X44Y52         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y52         FDRE (Prop_fdre_C_Q)         0.141     3.197 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/Q
                         net (fo=1, routed)           0.065     3.263    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][0]
    SLICE_X44Y52         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     1.664 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     2.145    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.198 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.744    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.773 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1466, routed)        0.833     3.605    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X44Y52         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/C
                         clock pessimism             -0.549     3.056    
    SLICE_X44Y52         FDRE (Hold_fdre_C_D)         0.075     3.131    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -3.131    
                         arrival time                           3.263    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@1.250ns - clk_out2_clk_wiz_0 rise@1.250ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.354ns = ( 3.604 - 1.250 ) 
    Source Clock Delay      (SCD):    1.805ns = ( 3.055 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     1.476 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     1.917    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.967 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     2.468    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.494 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1466, routed)        0.562     3.055    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X40Y51         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y51         FDRE (Prop_fdre_C_Q)         0.141     3.196 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/Q
                         net (fo=1, routed)           0.065     3.262    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][6]
    SLICE_X40Y51         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     1.664 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     2.145    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.198 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.744    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.773 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1466, routed)        0.832     3.604    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X40Y51         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/C
                         clock pessimism             -0.549     3.055    
    SLICE_X40Y51         FDRE (Hold_fdre_C_D)         0.075     3.130    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]
  -------------------------------------------------------------------
                         required time                         -3.130    
                         arrival time                           3.262    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@1.250ns - clk_out2_clk_wiz_0 rise@1.250ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.356ns = ( 3.606 - 1.250 ) 
    Source Clock Delay      (SCD):    1.807ns = ( 3.057 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     1.476 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     1.917    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.967 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     2.468    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.494 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1466, routed)        0.564     3.057    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X44Y45         FDRE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y45         FDRE (Prop_fdre_C_Q)         0.141     3.198 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/Q
                         net (fo=1, routed)           0.065     3.263    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][6]
    SLICE_X44Y45         FDRE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     1.664 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     2.145    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.198 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.744    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.773 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1466, routed)        0.834     3.606    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X44Y45         FDRE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/C
                         clock pessimism             -0.549     3.057    
    SLICE_X44Y45         FDRE (Hold_fdre_C_D)         0.075     3.132    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]
  -------------------------------------------------------------------
                         required time                         -3.132    
                         arrival time                           3.263    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@1.250ns - clk_out2_clk_wiz_0 rise@1.250ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.356ns = ( 3.606 - 1.250 ) 
    Source Clock Delay      (SCD):    1.807ns = ( 3.057 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     1.476 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     1.917    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.967 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     2.468    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.494 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1466, routed)        0.564     3.057    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X45Y46         FDCE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y46         FDCE (Prop_fdce_C_Q)         0.141     3.198 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[5]/Q
                         net (fo=2, routed)           0.067     3.265    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[7]_0[5]
    SLICE_X45Y46         FDCE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     1.664 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     2.145    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.198 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.744    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.773 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1466, routed)        0.834     3.606    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X45Y46         FDCE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]/C
                         clock pessimism             -0.549     3.057    
    SLICE_X45Y46         FDCE (Hold_fdce_C_D)         0.076     3.133    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.133    
                         arrival time                           3.265    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 core_0/ram1/addra_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            core_0/ram1/bram15/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@1.250ns - clk_out2_clk_wiz_0 rise@1.250ns)
  Data Path Delay:        0.394ns  (logic 0.141ns (35.771%)  route 0.253ns (64.229%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.384ns = ( 3.634 - 1.250 ) 
    Source Clock Delay      (SCD):    1.793ns = ( 3.043 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     1.476 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     1.917    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.967 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     2.468    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.494 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1466, routed)        0.550     3.043    core_0/ram1/clk_out2
    SLICE_X47Y73         FDRE                                         r  core_0/ram1/addra_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y73         FDRE (Prop_fdre_C_Q)         0.141     3.184 r  core_0/ram1/addra_reg[6]/Q
                         net (fo=7, routed)           0.253     3.437    core_0/ram1/bram15/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[6]
    RAMB18_X1Y29         RAMB18E1                                     r  core_0/ram1/bram15/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     1.664 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     2.145    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.198 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.744    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.773 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1466, routed)        0.861     3.634    core_0/ram1/bram15/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y29         RAMB18E1                                     r  core_0/ram1/bram15/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.513     3.121    
    RAMB18_X1Y29         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     3.304    core_0/ram1/bram15/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -3.304    
                         arrival time                           3.437    
  -------------------------------------------------------------------
                         slack                                  0.134    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 1.250 2.500 }
Period(ns):         2.500
Sources:            { clock_wiz_0/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         2.500       -0.444     RAMB18_X1Y22    core0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         2.500       -0.444     RAMB18_X1Y22    core0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         2.500       -0.444     RAMB18_X1Y20    core1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         2.500       -0.444     RAMB18_X1Y20    core1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         2.500       -0.444     RAMB18_X2Y26    core_0/ram1/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         2.500       -0.444     RAMB18_X2Y26    core_0/ram1/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         2.500       -0.444     RAMB18_X1Y28    core_0/ram1/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         2.500       -0.444     RAMB18_X1Y28    core_0/ram1/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         2.500       -0.444     RAMB18_X1Y26    core_0/ram1/bram10/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         2.500       -0.444     RAMB18_X1Y26    core_0/ram1/bram10/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT1   n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y0  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         1.250       0.000      SLICE_X38Y73    core_0/cic_inst/mean_avg_power_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         1.250       0.000      SLICE_X38Y73    core_0/cic_inst/mean_avg_power_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         1.250       0.000      SLICE_X38Y73    core_0/cic_inst/mean_avg_power_reg_0_63_0_2/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         1.250       0.000      SLICE_X38Y73    core_0/cic_inst/mean_avg_power_reg_0_63_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         1.250       0.000      SLICE_X38Y73    core_0/cic_inst/mean_avg_power_reg_0_63_0_2/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         1.250       0.000      SLICE_X38Y73    core_0/cic_inst/mean_avg_power_reg_0_63_0_2/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         1.250       0.000      SLICE_X38Y73    core_0/cic_inst/mean_avg_power_reg_0_63_0_2/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         1.250       0.000      SLICE_X38Y73    core_0/cic_inst/mean_avg_power_reg_0_63_0_2/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         1.250       0.000      SLICE_X38Y76    core_0/cic_inst/mean_avg_power_reg_0_63_12_14/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         1.250       0.000      SLICE_X38Y76    core_0/cic_inst/mean_avg_power_reg_0_63_12_14/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         1.250       0.000      SLICE_X38Y73    core_0/cic_inst/mean_avg_power_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         1.250       0.000      SLICE_X38Y73    core_0/cic_inst/mean_avg_power_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         1.250       0.000      SLICE_X38Y73    core_0/cic_inst/mean_avg_power_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         1.250       0.000      SLICE_X38Y73    core_0/cic_inst/mean_avg_power_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         1.250       0.000      SLICE_X38Y73    core_0/cic_inst/mean_avg_power_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         1.250       0.000      SLICE_X38Y73    core_0/cic_inst/mean_avg_power_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         1.250       0.000      SLICE_X38Y73    core_0/cic_inst/mean_avg_power_reg_0_63_0_2/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         1.250       0.000      SLICE_X38Y73    core_0/cic_inst/mean_avg_power_reg_0_63_0_2/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         1.250       0.000      SLICE_X38Y76    core_0/cic_inst/mean_avg_power_reg_0_63_12_14/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         1.250       0.000      SLICE_X38Y76    core_0/cic_inst/mean_avg_power_reg_0_63_12_14/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock_wiz_0/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clock_wiz_0/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clock_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  clock_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y0  clock_wiz_0/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clock_wiz_0/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  clock_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clock_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clock_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clock_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clock_wiz_0/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       80.040ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       40.125ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             80.040ns  (required time - arrival time)
  Source:                 clock_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.625ns period=81.250ns})
  Destination:            clock_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.625ns period=81.250ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.250ns  (clk_out1_clk_wiz_0_1 rise@81.250ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.175ns  (logic 0.642ns (54.627%)  route 0.533ns (45.373%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.753ns = ( 87.003 - 81.250 ) 
    Source Clock Delay      (SCD):    6.101ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.213ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.799 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655     4.455    clock_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.551 r  clock_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.550     6.101    clock1228
    SLICE_X54Y82         FDRE                                         r  clock_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y82         FDRE (Prop_fdre_C_Q)         0.518     6.619 f  clock_reg/Q
                         net (fo=2, routed)           0.533     7.152    clock
    SLICE_X54Y82         LUT1 (Prop_lut1_I0_O)        0.124     7.276 r  clock_i_1/O
                         net (fo=1, routed)           0.000     7.276    p_0_in
    SLICE_X54Y82         FDRE                                         r  clock_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     81.250    81.250 r  
    W5                                                0.000    81.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    81.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.638 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    83.819    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    83.902 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    85.478    clock_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    85.569 r  clock_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.434    87.003    clock1228
    SLICE_X54Y82         FDRE                                         r  clock_reg/C
                         clock pessimism              0.348    87.351    
                         clock uncertainty           -0.112    87.239    
    SLICE_X54Y82         FDRE (Setup_fdre_C_D)        0.077    87.316    clock_reg
  -------------------------------------------------------------------
                         required time                         87.316    
                         arrival time                          -7.276    
  -------------------------------------------------------------------
                         slack                                 80.040    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clock_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.625ns period=81.250ns})
  Destination:            clock_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.625ns period=81.250ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.349ns
    Source Clock Delay      (SCD):    1.801ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     1.218    clock_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.244 r  clock_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.558     1.801    clock1228
    SLICE_X54Y82         FDRE                                         r  clock_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y82         FDRE (Prop_fdre_C_Q)         0.164     1.965 f  clock_reg/Q
                         net (fo=2, routed)           0.175     2.140    clock
    SLICE_X54Y82         LUT1 (Prop_lut1_I0_O)        0.045     2.185 r  clock_i_1/O
                         net (fo=1, routed)           0.000     2.185    p_0_in
    SLICE_X54Y82         FDRE                                         r  clock_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.948 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546     1.494    clock_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.523 r  clock_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.826     2.349    clock1228
    SLICE_X54Y82         FDRE                                         r  clock_reg/C
                         clock pessimism             -0.548     1.801    
    SLICE_X54Y82         FDRE (Hold_fdre_C_D)         0.120     1.921    clock_reg
  -------------------------------------------------------------------
                         required time                         -1.921    
                         arrival time                           2.185    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 40.625 }
Period(ns):         81.250
Sources:            { clock_wiz_0/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         81.250      79.095     BUFGCTRL_X0Y2   clock_wiz_0/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         81.250      80.001     PLLE2_ADV_X1Y0  clock_wiz_0/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         81.250      80.250     SLICE_X54Y82    clock_reg/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       81.250      78.750     PLLE2_ADV_X1Y0  clock_wiz_0/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C             n/a            0.500         40.625      40.125     SLICE_X54Y82    clock_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         40.625      40.125     SLICE_X54Y82    clock_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         40.625      40.125     SLICE_X54Y82    clock_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         40.625      40.125     SLICE_X54Y82    clock_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0_1

Setup :         3565  Failing Endpoints,  Worst Slack       -3.235ns,  Total Violation    -4172.184ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.107ns,  Total Violation        0.000ns
PW    :          142  Failing Endpoints,  Worst Slack       -0.444ns,  Total Violation      -35.816ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.235ns  (required time - arrival time)
  Source:                 core_0/state_machine_inst/pixel_counter_reg[0]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            core_0/cic_inst/mean_avg_power_reg_0_63_21_23/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0_1 rise@3.750ns - clk_out2_clk_wiz_0_1 rise@1.250ns)
  Data Path Delay:        5.301ns  (logic 2.108ns (39.764%)  route 3.193ns (60.236%))
  Logic Levels:           9  (CARRY4=6 LUT3=1 LUT6=1 RAMD64E=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.742ns = ( 9.492 - 3.750 ) 
    Source Clock Delay      (SCD):    6.086ns = ( 7.336 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     2.708 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     3.961    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.049 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655     5.705    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.801 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1466, routed)        1.535     7.336    core_0/state_machine_inst/clk_out2
    SLICE_X45Y74         FDCE                                         r  core_0/state_machine_inst/pixel_counter_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y74         FDCE (Prop_fdce_C_Q)         0.456     7.792 r  core_0/state_machine_inst/pixel_counter_reg[0]_replica/Q
                         net (fo=55, routed)          1.239     9.031    core_0/cic_inst/mean_avg_power_reg_64_127_3_5/ADDRC0
    SLICE_X42Y73         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     9.155 r  core_0/cic_inst/mean_avg_power_reg_64_127_3_5/RAMC/O
                         net (fo=3, routed)           0.580     9.735    core_0/cic_inst/mean_avg_power_reg_64_127_3_5_n_2
    SLICE_X40Y73         LUT3 (Prop_lut3_I0_O)        0.124     9.859 r  core_0/cic_inst/__1/e_data[3]_i_2/O
                         net (fo=1, routed)           0.519    10.378    core_0/cic_inst/e_data2[5]
    SLICE_X41Y73         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.763 r  core_0/cic_inst/e_data_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.763    core_0/cic_inst/e_data_reg[3]_i_1_n_0
    SLICE_X41Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.877 r  core_0/cic_inst/e_data_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.886    core_0/cic_inst/e_data_reg[7]_i_1_n_0
    SLICE_X41Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.000 r  core_0/cic_inst/e_data_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.000    core_0/cic_inst/e_data_reg[11]_i_1_n_0
    SLICE_X41Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.114 r  core_0/cic_inst/e_data_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.114    core_0/cic_inst/e_data_reg[15]_i_1_n_0
    SLICE_X41Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.228 r  core_0/cic_inst/e_data_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.228    core_0/cic_inst/e_data_reg[19]_i_1_n_0
    SLICE_X41Y78         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    11.478 r  core_0/cic_inst/e_data_reg[22]_i_1/CO[2]
                         net (fo=2, routed)           0.304    11.782    core_0/cic_inst/e_data0[22]
    SLICE_X39Y78         LUT6 (Prop_lut6_I0_O)        0.313    12.095 r  core_0/cic_inst/mean_avg_power_reg_0_63_21_23_i_2/O
                         net (fo=2, routed)           0.542    12.637    core_0/cic_inst/mean_avg_power_reg_0_63_21_23/DIB
    SLICE_X38Y78         RAMD64E                                      r  core_0/cic_inst/mean_avg_power_reg_0_63_21_23/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      3.750     3.750 r  
    W5                                                0.000     3.750 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     3.750    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.138 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.319    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     6.402 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     7.978    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.069 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1466, routed)        1.423     9.492    core_0/cic_inst/mean_avg_power_reg_0_63_21_23/WCLK
    SLICE_X38Y78         RAMD64E                                      r  core_0/cic_inst/mean_avg_power_reg_0_63_21_23/RAMB/CLK
                         clock pessimism              0.310     9.802    
                         clock uncertainty           -0.065     9.737    
    SLICE_X38Y78         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.335     9.402    core_0/cic_inst/mean_avg_power_reg_0_63_21_23/RAMB
  -------------------------------------------------------------------
                         required time                          9.402    
                         arrival time                         -12.637    
  -------------------------------------------------------------------
                         slack                                 -3.235    

Slack (VIOLATED) :        -3.175ns  (required time - arrival time)
  Source:                 core_1/state_machine_inst/pixel_counter_reg[1]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            core_1/cic_inst/mean_avg_power_reg_128_191_15_17/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0_1 rise@3.750ns - clk_out2_clk_wiz_0_1 rise@1.250ns)
  Data Path Delay:        5.170ns  (logic 1.968ns (38.069%)  route 3.202ns (61.931%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT6=1 RAMD64E=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.762ns = ( 9.512 - 3.750 ) 
    Source Clock Delay      (SCD):    6.111ns = ( 7.361 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     2.708 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     3.961    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.049 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655     5.705    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.801 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1466, routed)        1.560     7.361    core_1/state_machine_inst/clk_out2
    SLICE_X35Y37         FDCE                                         r  core_1/state_machine_inst/pixel_counter_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y37         FDCE (Prop_fdce_C_Q)         0.456     7.817 r  core_1/state_machine_inst/pixel_counter_reg[1]_replica/Q
                         net (fo=28, routed)          1.183     9.000    core_1/cic_inst/mean_avg_power_reg_128_191_9_11/ADDRA1
    SLICE_X34Y39         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     9.124 r  core_1/cic_inst/mean_avg_power_reg_128_191_9_11/RAMA/O
                         net (fo=3, routed)           0.485     9.609    core_1/cic_inst/mean_avg_power_reg_128_191_9_11_n_0
    SLICE_X35Y38         LUT3 (Prop_lut3_I2_O)        0.124     9.733 r  core_1/cic_inst/__1/e_data[7]_i_2/O
                         net (fo=1, routed)           0.621    10.355    core_1/cic_inst/e_data2[9]
    SLICE_X37Y38         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.740 r  core_1/cic_inst/e_data_reg[7]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.740    core_1/cic_inst/e_data_reg[7]_i_1__0_n_0
    SLICE_X37Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.854 r  core_1/cic_inst/e_data_reg[11]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.854    core_1/cic_inst/e_data_reg[11]_i_1__0_n_0
    SLICE_X37Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.968 r  core_1/cic_inst/e_data_reg[15]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.968    core_1/cic_inst/e_data_reg[15]_i_1__0_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    11.316 r  core_1/cic_inst/e_data_reg[19]_i_1__0/O[1]
                         net (fo=2, routed)           0.429    11.744    core_1/cic_inst/e_data0[17]
    SLICE_X39Y41         LUT6 (Prop_lut6_I0_O)        0.303    12.047 r  core_1/cic_inst/mean_avg_power_reg_128_191_15_17_i_3/O
                         net (fo=2, routed)           0.483    12.531    core_1/cic_inst/mean_avg_power_reg_128_191_15_17/DIC
    SLICE_X38Y40         RAMD64E                                      r  core_1/cic_inst/mean_avg_power_reg_128_191_15_17/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      3.750     3.750 r  
    W5                                                0.000     3.750 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     3.750    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.138 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.319    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     6.402 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     7.978    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.069 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1466, routed)        1.443     9.512    core_1/cic_inst/mean_avg_power_reg_128_191_15_17/WCLK
    SLICE_X38Y40         RAMD64E                                      r  core_1/cic_inst/mean_avg_power_reg_128_191_15_17/RAMC/CLK
                         clock pessimism              0.240     9.752    
                         clock uncertainty           -0.065     9.687    
    SLICE_X38Y40         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.331     9.356    core_1/cic_inst/mean_avg_power_reg_128_191_15_17/RAMC
  -------------------------------------------------------------------
                         required time                          9.356    
                         arrival time                         -12.531    
  -------------------------------------------------------------------
                         slack                                 -3.175    

Slack (VIOLATED) :        -3.168ns  (required time - arrival time)
  Source:                 core_0/state_machine_inst/pixel_counter_reg[0]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            core_0/cic_inst/mean_avg_power_reg_0_63_21_23/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0_1 rise@3.750ns - clk_out2_clk_wiz_0_1 rise@1.250ns)
  Data Path Delay:        5.242ns  (logic 2.196ns (41.889%)  route 3.046ns (58.111%))
  Logic Levels:           9  (CARRY4=6 LUT3=1 LUT6=1 RAMD64E=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.742ns = ( 9.492 - 3.750 ) 
    Source Clock Delay      (SCD):    6.086ns = ( 7.336 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     2.708 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     3.961    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.049 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655     5.705    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.801 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1466, routed)        1.535     7.336    core_0/state_machine_inst/clk_out2
    SLICE_X45Y74         FDCE                                         r  core_0/state_machine_inst/pixel_counter_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y74         FDCE (Prop_fdce_C_Q)         0.456     7.792 r  core_0/state_machine_inst/pixel_counter_reg[0]_replica/Q
                         net (fo=55, routed)          1.239     9.031    core_0/cic_inst/mean_avg_power_reg_64_127_3_5/ADDRC0
    SLICE_X42Y73         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     9.155 r  core_0/cic_inst/mean_avg_power_reg_64_127_3_5/RAMC/O
                         net (fo=3, routed)           0.580     9.735    core_0/cic_inst/mean_avg_power_reg_64_127_3_5_n_2
    SLICE_X40Y73         LUT3 (Prop_lut3_I0_O)        0.124     9.859 r  core_0/cic_inst/__1/e_data[3]_i_2/O
                         net (fo=1, routed)           0.519    10.378    core_0/cic_inst/e_data2[5]
    SLICE_X41Y73         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.763 r  core_0/cic_inst/e_data_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.763    core_0/cic_inst/e_data_reg[3]_i_1_n_0
    SLICE_X41Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.877 r  core_0/cic_inst/e_data_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.886    core_0/cic_inst/e_data_reg[7]_i_1_n_0
    SLICE_X41Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.000 r  core_0/cic_inst/e_data_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.000    core_0/cic_inst/e_data_reg[11]_i_1_n_0
    SLICE_X41Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.114 r  core_0/cic_inst/e_data_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.114    core_0/cic_inst/e_data_reg[15]_i_1_n_0
    SLICE_X41Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.228 r  core_0/cic_inst/e_data_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.228    core_0/cic_inst/e_data_reg[19]_i_1_n_0
    SLICE_X41Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    11.576 r  core_0/cic_inst/e_data_reg[22]_i_1/O[1]
                         net (fo=2, routed)           0.309    11.886    core_0/cic_inst/e_data0[21]
    SLICE_X39Y78         LUT6 (Prop_lut6_I0_O)        0.303    12.189 r  core_0/cic_inst/mean_avg_power_reg_0_63_21_23_i_1/O
                         net (fo=2, routed)           0.390    12.578    core_0/cic_inst/mean_avg_power_reg_0_63_21_23/DIA
    SLICE_X38Y78         RAMD64E                                      r  core_0/cic_inst/mean_avg_power_reg_0_63_21_23/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      3.750     3.750 r  
    W5                                                0.000     3.750 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     3.750    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.138 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.319    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     6.402 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     7.978    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.069 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1466, routed)        1.423     9.492    core_0/cic_inst/mean_avg_power_reg_0_63_21_23/WCLK
    SLICE_X38Y78         RAMD64E                                      r  core_0/cic_inst/mean_avg_power_reg_0_63_21_23/RAMA/CLK
                         clock pessimism              0.310     9.802    
                         clock uncertainty           -0.065     9.737    
    SLICE_X38Y78         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.327     9.410    core_0/cic_inst/mean_avg_power_reg_0_63_21_23/RAMA
  -------------------------------------------------------------------
                         required time                          9.410    
                         arrival time                         -12.578    
  -------------------------------------------------------------------
                         slack                                 -3.168    

Slack (VIOLATED) :        -3.161ns  (required time - arrival time)
  Source:                 core_0/state_machine_inst/pixel_counter_reg[0]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            core_0/cic_inst/mean_avg_power_reg_64_127_18_20/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0_1 rise@3.750ns - clk_out2_clk_wiz_0_1 rise@1.250ns)
  Data Path Delay:        5.237ns  (logic 1.989ns (37.978%)  route 3.248ns (62.022%))
  Logic Levels:           8  (CARRY4=5 LUT3=1 LUT6=1 RAMD64E=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.744ns = ( 9.494 - 3.750 ) 
    Source Clock Delay      (SCD):    6.086ns = ( 7.336 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     2.708 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     3.961    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.049 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655     5.705    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.801 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1466, routed)        1.535     7.336    core_0/state_machine_inst/clk_out2
    SLICE_X45Y74         FDCE                                         r  core_0/state_machine_inst/pixel_counter_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y74         FDCE (Prop_fdce_C_Q)         0.456     7.792 r  core_0/state_machine_inst/pixel_counter_reg[0]_replica/Q
                         net (fo=55, routed)          1.239     9.031    core_0/cic_inst/mean_avg_power_reg_64_127_3_5/ADDRC0
    SLICE_X42Y73         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     9.155 r  core_0/cic_inst/mean_avg_power_reg_64_127_3_5/RAMC/O
                         net (fo=3, routed)           0.580     9.735    core_0/cic_inst/mean_avg_power_reg_64_127_3_5_n_2
    SLICE_X40Y73         LUT3 (Prop_lut3_I0_O)        0.124     9.859 r  core_0/cic_inst/__1/e_data[3]_i_2/O
                         net (fo=1, routed)           0.519    10.378    core_0/cic_inst/e_data2[5]
    SLICE_X41Y73         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.763 r  core_0/cic_inst/e_data_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.763    core_0/cic_inst/e_data_reg[3]_i_1_n_0
    SLICE_X41Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.877 r  core_0/cic_inst/e_data_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.886    core_0/cic_inst/e_data_reg[7]_i_1_n_0
    SLICE_X41Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.000 r  core_0/cic_inst/e_data_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.000    core_0/cic_inst/e_data_reg[11]_i_1_n_0
    SLICE_X41Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.114 r  core_0/cic_inst/e_data_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.114    core_0/cic_inst/e_data_reg[15]_i_1_n_0
    SLICE_X41Y77         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    11.370 r  core_0/cic_inst/e_data_reg[19]_i_1/O[2]
                         net (fo=2, routed)           0.425    11.796    core_0/cic_inst/e_data0[18]
    SLICE_X40Y78         LUT6 (Prop_lut6_I0_O)        0.302    12.098 r  core_0/cic_inst/mean_avg_power_reg_0_63_18_20_i_1/O
                         net (fo=2, routed)           0.475    12.573    core_0/cic_inst/mean_avg_power_reg_64_127_18_20/DIA
    SLICE_X42Y78         RAMD64E                                      r  core_0/cic_inst/mean_avg_power_reg_64_127_18_20/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      3.750     3.750 r  
    W5                                                0.000     3.750 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     3.750    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.138 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.319    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     6.402 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     7.978    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.069 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1466, routed)        1.425     9.494    core_0/cic_inst/mean_avg_power_reg_64_127_18_20/WCLK
    SLICE_X42Y78         RAMD64E                                      r  core_0/cic_inst/mean_avg_power_reg_64_127_18_20/RAMA/CLK
                         clock pessimism              0.310     9.804    
                         clock uncertainty           -0.065     9.739    
    SLICE_X42Y78         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.327     9.412    core_0/cic_inst/mean_avg_power_reg_64_127_18_20/RAMA
  -------------------------------------------------------------------
                         required time                          9.412    
                         arrival time                         -12.573    
  -------------------------------------------------------------------
                         slack                                 -3.161    

Slack (VIOLATED) :        -3.130ns  (required time - arrival time)
  Source:                 core_0/state_machine_inst/pixel_counter_reg[0]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            core_0/cic_inst/mean_avg_power_reg_64_127_15_17/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0_1 rise@3.750ns - clk_out2_clk_wiz_0_1 rise@1.250ns)
  Data Path Delay:        5.204ns  (logic 1.952ns (37.508%)  route 3.252ns (62.492%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT6=1 RAMD64E=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.742ns = ( 9.492 - 3.750 ) 
    Source Clock Delay      (SCD):    6.086ns = ( 7.336 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     2.708 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     3.961    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.049 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655     5.705    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.801 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1466, routed)        1.535     7.336    core_0/state_machine_inst/clk_out2
    SLICE_X45Y74         FDCE                                         r  core_0/state_machine_inst/pixel_counter_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y74         FDCE (Prop_fdce_C_Q)         0.456     7.792 r  core_0/state_machine_inst/pixel_counter_reg[0]_replica/Q
                         net (fo=55, routed)          1.239     9.031    core_0/cic_inst/mean_avg_power_reg_64_127_3_5/ADDRC0
    SLICE_X42Y73         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     9.155 r  core_0/cic_inst/mean_avg_power_reg_64_127_3_5/RAMC/O
                         net (fo=3, routed)           0.580     9.735    core_0/cic_inst/mean_avg_power_reg_64_127_3_5_n_2
    SLICE_X40Y73         LUT3 (Prop_lut3_I0_O)        0.124     9.859 r  core_0/cic_inst/__1/e_data[3]_i_2/O
                         net (fo=1, routed)           0.519    10.378    core_0/cic_inst/e_data2[5]
    SLICE_X41Y73         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.763 r  core_0/cic_inst/e_data_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.763    core_0/cic_inst/e_data_reg[3]_i_1_n_0
    SLICE_X41Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.877 r  core_0/cic_inst/e_data_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.886    core_0/cic_inst/e_data_reg[7]_i_1_n_0
    SLICE_X41Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.000 r  core_0/cic_inst/e_data_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.000    core_0/cic_inst/e_data_reg[11]_i_1_n_0
    SLICE_X41Y76         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    11.329 r  core_0/cic_inst/e_data_reg[15]_i_1/O[3]
                         net (fo=2, routed)           0.419    11.749    core_0/cic_inst/e_data0[15]
    SLICE_X40Y77         LUT6 (Prop_lut6_I0_O)        0.306    12.055 r  core_0/cic_inst/mean_avg_power_reg_0_63_15_17_i_1/O
                         net (fo=2, routed)           0.486    12.540    core_0/cic_inst/mean_avg_power_reg_64_127_15_17/DIA
    SLICE_X42Y77         RAMD64E                                      r  core_0/cic_inst/mean_avg_power_reg_64_127_15_17/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      3.750     3.750 r  
    W5                                                0.000     3.750 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     3.750    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.138 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.319    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     6.402 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     7.978    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.069 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1466, routed)        1.423     9.492    core_0/cic_inst/mean_avg_power_reg_64_127_15_17/WCLK
    SLICE_X42Y77         RAMD64E                                      r  core_0/cic_inst/mean_avg_power_reg_64_127_15_17/RAMA/CLK
                         clock pessimism              0.310     9.802    
                         clock uncertainty           -0.065     9.737    
    SLICE_X42Y77         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.327     9.410    core_0/cic_inst/mean_avg_power_reg_64_127_15_17/RAMA
  -------------------------------------------------------------------
                         required time                          9.410    
                         arrival time                         -12.540    
  -------------------------------------------------------------------
                         slack                                 -3.130    

Slack (VIOLATED) :        -3.129ns  (required time - arrival time)
  Source:                 core_0/state_machine_inst/pixel_counter_reg[0]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            core_0/cic_inst/mean_avg_power_reg_64_127_18_20/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0_1 rise@3.750ns - clk_out2_clk_wiz_0_1 rise@1.250ns)
  Data Path Delay:        5.197ns  (logic 2.066ns (39.754%)  route 3.131ns (60.246%))
  Logic Levels:           8  (CARRY4=5 LUT3=1 LUT6=1 RAMD64E=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.744ns = ( 9.494 - 3.750 ) 
    Source Clock Delay      (SCD):    6.086ns = ( 7.336 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     2.708 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     3.961    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.049 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655     5.705    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.801 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1466, routed)        1.535     7.336    core_0/state_machine_inst/clk_out2
    SLICE_X45Y74         FDCE                                         r  core_0/state_machine_inst/pixel_counter_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y74         FDCE (Prop_fdce_C_Q)         0.456     7.792 r  core_0/state_machine_inst/pixel_counter_reg[0]_replica/Q
                         net (fo=55, routed)          1.239     9.031    core_0/cic_inst/mean_avg_power_reg_64_127_3_5/ADDRC0
    SLICE_X42Y73         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     9.155 r  core_0/cic_inst/mean_avg_power_reg_64_127_3_5/RAMC/O
                         net (fo=3, routed)           0.580     9.735    core_0/cic_inst/mean_avg_power_reg_64_127_3_5_n_2
    SLICE_X40Y73         LUT3 (Prop_lut3_I0_O)        0.124     9.859 r  core_0/cic_inst/__1/e_data[3]_i_2/O
                         net (fo=1, routed)           0.519    10.378    core_0/cic_inst/e_data2[5]
    SLICE_X41Y73         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.763 r  core_0/cic_inst/e_data_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.763    core_0/cic_inst/e_data_reg[3]_i_1_n_0
    SLICE_X41Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.877 r  core_0/cic_inst/e_data_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.886    core_0/cic_inst/e_data_reg[7]_i_1_n_0
    SLICE_X41Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.000 r  core_0/cic_inst/e_data_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.000    core_0/cic_inst/e_data_reg[11]_i_1_n_0
    SLICE_X41Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.114 r  core_0/cic_inst/e_data_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.114    core_0/cic_inst/e_data_reg[15]_i_1_n_0
    SLICE_X41Y77         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    11.443 r  core_0/cic_inst/e_data_reg[19]_i_1/O[3]
                         net (fo=2, routed)           0.307    11.750    core_0/cic_inst/e_data0[19]
    SLICE_X40Y78         LUT6 (Prop_lut6_I0_O)        0.306    12.056 r  core_0/cic_inst/mean_avg_power_reg_0_63_18_20_i_2/O
                         net (fo=2, routed)           0.477    12.533    core_0/cic_inst/mean_avg_power_reg_64_127_18_20/DIB
    SLICE_X42Y78         RAMD64E                                      r  core_0/cic_inst/mean_avg_power_reg_64_127_18_20/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      3.750     3.750 r  
    W5                                                0.000     3.750 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     3.750    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.138 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.319    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     6.402 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     7.978    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.069 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1466, routed)        1.425     9.494    core_0/cic_inst/mean_avg_power_reg_64_127_18_20/WCLK
    SLICE_X42Y78         RAMD64E                                      r  core_0/cic_inst/mean_avg_power_reg_64_127_18_20/RAMB/CLK
                         clock pessimism              0.310     9.804    
                         clock uncertainty           -0.065     9.739    
    SLICE_X42Y78         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.335     9.404    core_0/cic_inst/mean_avg_power_reg_64_127_18_20/RAMB
  -------------------------------------------------------------------
                         required time                          9.404    
                         arrival time                         -12.533    
  -------------------------------------------------------------------
                         slack                                 -3.129    

Slack (VIOLATED) :        -3.122ns  (required time - arrival time)
  Source:                 core_1/ram1/i__carry_i_27__0_psbram/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            core_1/cic_inst/u_integrator_0/out_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0_1 rise@3.750ns - clk_out2_clk_wiz_0_1 rise@1.250ns)
  Data Path Delay:        5.515ns  (logic 2.264ns (41.053%)  route 3.251ns (58.947%))
  Logic Levels:           11  (CARRY4=6 LUT3=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.754ns = ( 9.504 - 3.750 ) 
    Source Clock Delay      (SCD):    6.098ns = ( 7.348 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     2.708 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     3.961    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.049 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655     5.705    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.801 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1466, routed)        1.547     7.348    core_1/ram1/clk_out2
    SLICE_X33Y23         FDRE                                         r  core_1/ram1/i__carry_i_27__0_psbram/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y23         FDRE (Prop_fdre_C_Q)         0.456     7.804 r  core_1/ram1/i__carry_i_27__0_psbram/Q
                         net (fo=2, routed)           0.578     8.383    core_1/ram1/ram_out[15]
    SLICE_X31Y23         LUT3 (Prop_lut3_I0_O)        0.124     8.507 r  core_1/ram1/i__carry_i_27__0/O
                         net (fo=4, routed)           0.672     9.179    core_1/ram1/i__carry_i_27__0_n_0
    SLICE_X32Y24         LUT5 (Prop_lut5_I1_O)        0.124     9.303 r  core_1/ram1/i__carry_i_24__0/O
                         net (fo=3, routed)           0.640     9.942    core_1/ram1/i__carry_i_24__0_n_0
    SLICE_X33Y24         LUT3 (Prop_lut3_I0_O)        0.124    10.066 f  core_1/ram1/i__carry_i_25__0/O
                         net (fo=3, routed)           0.462    10.529    core_1/ram1/i__carry_i_25__0_n_0
    SLICE_X35Y25         LUT3 (Prop_lut3_I0_O)        0.124    10.653 r  core_1/ram1/i__carry_i_10__0/O
                         net (fo=2, routed)           0.434    11.086    core_1/state_machine_inst/out_reg[4]_3
    SLICE_X34Y26         LUT6 (Prop_lut6_I0_O)        0.124    11.210 r  core_1/state_machine_inst/i__carry_i_2__0/O
                         net (fo=1, routed)           0.465    11.675    core_1/cic_inst/DI[2]
    SLICE_X36Y26         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    12.073 r  core_1/cic_inst/i_/i_/i__carry/CO[3]
                         net (fo=1, routed)           0.000    12.073    core_1/cic_inst/i_/i_/i__carry_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.187 r  core_1/cic_inst/i_/i_/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.187    core_1/cic_inst/i_/i_/i__carry__0_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.301 r  core_1/cic_inst/i_/i_/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.301    core_1/cic_inst/i_/i_/i__carry__1_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.415 r  core_1/cic_inst/i_/i_/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.415    core_1/cic_inst/i_/i_/i__carry__2_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.529 r  core_1/cic_inst/i_/i_/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.529    core_1/cic_inst/i_/i_/i__carry__3_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.863 r  core_1/cic_inst/i_/i_/i__carry__4/O[1]
                         net (fo=1, routed)           0.000    12.863    core_1/cic_inst/u_integrator_0/out_reg[23]_1[1]
    SLICE_X36Y31         FDCE                                         r  core_1/cic_inst/u_integrator_0/out_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      3.750     3.750 r  
    W5                                                0.000     3.750 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     3.750    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.138 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.319    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     6.402 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     7.978    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.069 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1466, routed)        1.435     9.504    core_1/cic_inst/u_integrator_0/clk_out2
    SLICE_X36Y31         FDCE                                         r  core_1/cic_inst/u_integrator_0/out_reg[22]/C
                         clock pessimism              0.240     9.744    
                         clock uncertainty           -0.065     9.679    
    SLICE_X36Y31         FDCE (Setup_fdce_C_D)        0.062     9.741    core_1/cic_inst/u_integrator_0/out_reg[22]
  -------------------------------------------------------------------
                         required time                          9.741    
                         arrival time                         -12.863    
  -------------------------------------------------------------------
                         slack                                 -3.122    

Slack (VIOLATED) :        -3.122ns  (required time - arrival time)
  Source:                 core_0/state_machine_inst/pixel_counter_reg[0]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            core_0/cic_inst/mean_avg_power_reg_64_127_18_20/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0_1 rise@3.750ns - clk_out2_clk_wiz_0_1 rise@1.250ns)
  Data Path Delay:        5.194ns  (logic 2.079ns (40.030%)  route 3.115ns (59.970%))
  Logic Levels:           9  (CARRY4=6 LUT3=1 LUT6=1 RAMD64E=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.744ns = ( 9.494 - 3.750 ) 
    Source Clock Delay      (SCD):    6.086ns = ( 7.336 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     2.708 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     3.961    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.049 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655     5.705    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.801 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1466, routed)        1.535     7.336    core_0/state_machine_inst/clk_out2
    SLICE_X45Y74         FDCE                                         r  core_0/state_machine_inst/pixel_counter_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y74         FDCE (Prop_fdce_C_Q)         0.456     7.792 r  core_0/state_machine_inst/pixel_counter_reg[0]_replica/Q
                         net (fo=55, routed)          1.239     9.031    core_0/cic_inst/mean_avg_power_reg_64_127_3_5/ADDRC0
    SLICE_X42Y73         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     9.155 r  core_0/cic_inst/mean_avg_power_reg_64_127_3_5/RAMC/O
                         net (fo=3, routed)           0.580     9.735    core_0/cic_inst/mean_avg_power_reg_64_127_3_5_n_2
    SLICE_X40Y73         LUT3 (Prop_lut3_I0_O)        0.124     9.859 r  core_0/cic_inst/__1/e_data[3]_i_2/O
                         net (fo=1, routed)           0.519    10.378    core_0/cic_inst/e_data2[5]
    SLICE_X41Y73         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.763 r  core_0/cic_inst/e_data_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.763    core_0/cic_inst/e_data_reg[3]_i_1_n_0
    SLICE_X41Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.877 r  core_0/cic_inst/e_data_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.886    core_0/cic_inst/e_data_reg[7]_i_1_n_0
    SLICE_X41Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.000 r  core_0/cic_inst/e_data_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.000    core_0/cic_inst/e_data_reg[11]_i_1_n_0
    SLICE_X41Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.114 r  core_0/cic_inst/e_data_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.114    core_0/cic_inst/e_data_reg[15]_i_1_n_0
    SLICE_X41Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.228 r  core_0/cic_inst/e_data_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.228    core_0/cic_inst/e_data_reg[19]_i_1_n_0
    SLICE_X41Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    11.463 r  core_0/cic_inst/e_data_reg[22]_i_1/O[0]
                         net (fo=2, routed)           0.296    11.759    core_0/cic_inst/e_data0[20]
    SLICE_X41Y79         LUT6 (Prop_lut6_I0_O)        0.299    12.058 r  core_0/cic_inst/mean_avg_power_reg_0_63_18_20_i_3/O
                         net (fo=2, routed)           0.472    12.530    core_0/cic_inst/mean_avg_power_reg_64_127_18_20/DIC
    SLICE_X42Y78         RAMD64E                                      r  core_0/cic_inst/mean_avg_power_reg_64_127_18_20/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      3.750     3.750 r  
    W5                                                0.000     3.750 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     3.750    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.138 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.319    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     6.402 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     7.978    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.069 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1466, routed)        1.425     9.494    core_0/cic_inst/mean_avg_power_reg_64_127_18_20/WCLK
    SLICE_X42Y78         RAMD64E                                      r  core_0/cic_inst/mean_avg_power_reg_64_127_18_20/RAMC/CLK
                         clock pessimism              0.310     9.804    
                         clock uncertainty           -0.065     9.739    
    SLICE_X42Y78         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.331     9.408    core_0/cic_inst/mean_avg_power_reg_64_127_18_20/RAMC
  -------------------------------------------------------------------
                         required time                          9.408    
                         arrival time                         -12.530    
  -------------------------------------------------------------------
                         slack                                 -3.122    

Slack (VIOLATED) :        -3.119ns  (required time - arrival time)
  Source:                 core_0/state_machine_inst/pixel_counter_reg[0]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            core_0/cic_inst/mean_avg_power_reg_64_127_21_23/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0_1 rise@3.750ns - clk_out2_clk_wiz_0_1 rise@1.250ns)
  Data Path Delay:        5.194ns  (logic 2.196ns (42.279%)  route 2.998ns (57.721%))
  Logic Levels:           9  (CARRY4=6 LUT3=1 LUT6=1 RAMD64E=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.743ns = ( 9.493 - 3.750 ) 
    Source Clock Delay      (SCD):    6.086ns = ( 7.336 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     2.708 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     3.961    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.049 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655     5.705    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.801 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1466, routed)        1.535     7.336    core_0/state_machine_inst/clk_out2
    SLICE_X45Y74         FDCE                                         r  core_0/state_machine_inst/pixel_counter_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y74         FDCE (Prop_fdce_C_Q)         0.456     7.792 r  core_0/state_machine_inst/pixel_counter_reg[0]_replica/Q
                         net (fo=55, routed)          1.239     9.031    core_0/cic_inst/mean_avg_power_reg_64_127_3_5/ADDRC0
    SLICE_X42Y73         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     9.155 r  core_0/cic_inst/mean_avg_power_reg_64_127_3_5/RAMC/O
                         net (fo=3, routed)           0.580     9.735    core_0/cic_inst/mean_avg_power_reg_64_127_3_5_n_2
    SLICE_X40Y73         LUT3 (Prop_lut3_I0_O)        0.124     9.859 r  core_0/cic_inst/__1/e_data[3]_i_2/O
                         net (fo=1, routed)           0.519    10.378    core_0/cic_inst/e_data2[5]
    SLICE_X41Y73         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.763 r  core_0/cic_inst/e_data_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.763    core_0/cic_inst/e_data_reg[3]_i_1_n_0
    SLICE_X41Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.877 r  core_0/cic_inst/e_data_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.886    core_0/cic_inst/e_data_reg[7]_i_1_n_0
    SLICE_X41Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.000 r  core_0/cic_inst/e_data_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.000    core_0/cic_inst/e_data_reg[11]_i_1_n_0
    SLICE_X41Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.114 r  core_0/cic_inst/e_data_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.114    core_0/cic_inst/e_data_reg[15]_i_1_n_0
    SLICE_X41Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.228 r  core_0/cic_inst/e_data_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.228    core_0/cic_inst/e_data_reg[19]_i_1_n_0
    SLICE_X41Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    11.576 r  core_0/cic_inst/e_data_reg[22]_i_1/O[1]
                         net (fo=2, routed)           0.309    11.886    core_0/cic_inst/e_data0[21]
    SLICE_X39Y78         LUT6 (Prop_lut6_I0_O)        0.303    12.189 r  core_0/cic_inst/mean_avg_power_reg_0_63_21_23_i_1/O
                         net (fo=2, routed)           0.341    12.530    core_0/cic_inst/mean_avg_power_reg_64_127_21_23/DIA
    SLICE_X38Y79         RAMD64E                                      r  core_0/cic_inst/mean_avg_power_reg_64_127_21_23/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      3.750     3.750 r  
    W5                                                0.000     3.750 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     3.750    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.138 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.319    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     6.402 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     7.978    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.069 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1466, routed)        1.424     9.493    core_0/cic_inst/mean_avg_power_reg_64_127_21_23/WCLK
    SLICE_X38Y79         RAMD64E                                      r  core_0/cic_inst/mean_avg_power_reg_64_127_21_23/RAMA/CLK
                         clock pessimism              0.310     9.803    
                         clock uncertainty           -0.065     9.738    
    SLICE_X38Y79         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.327     9.411    core_0/cic_inst/mean_avg_power_reg_64_127_21_23/RAMA
  -------------------------------------------------------------------
                         required time                          9.411    
                         arrival time                         -12.530    
  -------------------------------------------------------------------
                         slack                                 -3.119    

Slack (VIOLATED) :        -3.111ns  (required time - arrival time)
  Source:                 core_1/state_machine_inst/pixel_counter_reg[1]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            core_1/cic_inst/mean_avg_power_reg_128_191_21_23/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0_1 rise@3.750ns - clk_out2_clk_wiz_0_1 rise@1.250ns)
  Data Path Delay:        5.104ns  (logic 1.994ns (39.069%)  route 3.110ns (60.931%))
  Logic Levels:           8  (CARRY4=5 LUT3=1 LUT6=1 RAMD64E=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.764ns = ( 9.514 - 3.750 ) 
    Source Clock Delay      (SCD):    6.111ns = ( 7.361 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     2.708 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     3.961    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.049 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655     5.705    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.801 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1466, routed)        1.560     7.361    core_1/state_machine_inst/clk_out2
    SLICE_X35Y37         FDCE                                         r  core_1/state_machine_inst/pixel_counter_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y37         FDCE (Prop_fdce_C_Q)         0.456     7.817 r  core_1/state_machine_inst/pixel_counter_reg[1]_replica/Q
                         net (fo=28, routed)          1.183     9.000    core_1/cic_inst/mean_avg_power_reg_128_191_9_11/ADDRA1
    SLICE_X34Y39         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     9.124 r  core_1/cic_inst/mean_avg_power_reg_128_191_9_11/RAMA/O
                         net (fo=3, routed)           0.485     9.609    core_1/cic_inst/mean_avg_power_reg_128_191_9_11_n_0
    SLICE_X35Y38         LUT3 (Prop_lut3_I2_O)        0.124     9.733 r  core_1/cic_inst/__1/e_data[7]_i_2/O
                         net (fo=1, routed)           0.621    10.355    core_1/cic_inst/e_data2[9]
    SLICE_X37Y38         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.740 r  core_1/cic_inst/e_data_reg[7]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.740    core_1/cic_inst/e_data_reg[7]_i_1__0_n_0
    SLICE_X37Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.854 r  core_1/cic_inst/e_data_reg[11]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.854    core_1/cic_inst/e_data_reg[11]_i_1__0_n_0
    SLICE_X37Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.968 r  core_1/cic_inst/e_data_reg[15]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.968    core_1/cic_inst/e_data_reg[15]_i_1__0_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.082 r  core_1/cic_inst/e_data_reg[19]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.082    core_1/cic_inst/e_data_reg[19]_i_1__0_n_0
    SLICE_X37Y42         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    11.332 r  core_1/cic_inst/e_data_reg[22]_i_1__0/CO[2]
                         net (fo=2, routed)           0.478    11.810    core_1/cic_inst/e_data0[22]
    SLICE_X39Y42         LUT6 (Prop_lut6_I0_O)        0.313    12.123 r  core_1/cic_inst/mean_avg_power_reg_128_191_21_23_i_2/O
                         net (fo=2, routed)           0.343    12.465    core_1/cic_inst/mean_avg_power_reg_128_191_21_23/DIB
    SLICE_X38Y43         RAMD64E                                      r  core_1/cic_inst/mean_avg_power_reg_128_191_21_23/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      3.750     3.750 r  
    W5                                                0.000     3.750 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     3.750    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.138 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.319    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     6.402 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     7.978    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.069 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1466, routed)        1.445     9.514    core_1/cic_inst/mean_avg_power_reg_128_191_21_23/WCLK
    SLICE_X38Y43         RAMD64E                                      r  core_1/cic_inst/mean_avg_power_reg_128_191_21_23/RAMB/CLK
                         clock pessimism              0.240     9.754    
                         clock uncertainty           -0.065     9.689    
    SLICE_X38Y43         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.335     9.354    core_1/cic_inst/mean_avg_power_reg_128_191_21_23/RAMB
  -------------------------------------------------------------------
                         required time                          9.354    
                         arrival time                         -12.465    
  -------------------------------------------------------------------
                         slack                                 -3.111    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 uart_fifo_tx_inst/uart/shift_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            uart_fifo_tx_inst/uart/tx_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@1.250ns - clk_out2_clk_wiz_0_1 rise@1.250ns)
  Data Path Delay:        0.440ns  (logic 0.141ns (32.069%)  route 0.299ns (67.931%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.351ns = ( 3.601 - 1.250 ) 
    Source Clock Delay      (SCD):    1.804ns = ( 3.054 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     1.476 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     1.917    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.967 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     2.468    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.494 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1466, routed)        0.561     3.054    uart_fifo_tx_inst/uart/CLK
    SLICE_X43Y56         FDPE                                         r  uart_fifo_tx_inst/uart/shift_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y56         FDPE (Prop_fdpe_C_Q)         0.141     3.195 r  uart_fifo_tx_inst/uart/shift_reg_reg[0]/Q
                         net (fo=1, routed)           0.299     3.494    uart_fifo_tx_inst/uart/shift_reg_reg_n_0_[0]
    SLICE_X33Y59         FDPE                                         r  uart_fifo_tx_inst/uart/tx_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     1.664 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     2.145    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.198 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.744    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.773 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1466, routed)        0.828     3.601    uart_fifo_tx_inst/uart/CLK
    SLICE_X33Y59         FDPE                                         r  uart_fifo_tx_inst/uart/tx_reg/C
                         clock pessimism             -0.284     3.317    
    SLICE_X33Y59         FDPE (Hold_fdpe_C_D)         0.070     3.387    uart_fifo_tx_inst/uart/tx_reg
  -------------------------------------------------------------------
                         required time                         -3.387    
                         arrival time                           3.494    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 core_0/state_machine_inst/pixel_counter_reg[0]_replica_1/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            core_0/cic_inst/cic_states/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@1.250ns - clk_out2_clk_wiz_0_1 rise@1.250ns)
  Data Path Delay:        0.371ns  (logic 0.164ns (44.200%)  route 0.207ns (55.800%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.398ns = ( 3.648 - 1.250 ) 
    Source Clock Delay      (SCD):    1.805ns = ( 3.055 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     1.476 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     1.917    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.967 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     2.468    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.494 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1466, routed)        0.562     3.055    core_0/state_machine_inst/clk_out2
    SLICE_X56Y85         FDCE                                         r  core_0/state_machine_inst/pixel_counter_reg[0]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y85         FDCE (Prop_fdce_C_Q)         0.164     3.219 r  core_0/state_machine_inst/pixel_counter_reg[0]_replica_1/Q
                         net (fo=1, routed)           0.207     3.426    core_0/cic_inst/cic_states/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[0]_repN_1_alias
    RAMB18_X2Y34         RAMB18E1                                     r  core_0/cic_inst/cic_states/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     1.664 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     2.145    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.198 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.744    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.773 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1466, routed)        0.875     3.648    core_0/cic_inst/cic_states/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y34         RAMB18E1                                     r  core_0/cic_inst/cic_states/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.532     3.116    
    RAMB18_X2Y34         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     3.299    core_0/cic_inst/cic_states/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -3.299    
                         arrival time                           3.426    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@1.250ns - clk_out2_clk_wiz_0_1 rise@1.250ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.356ns = ( 3.606 - 1.250 ) 
    Source Clock Delay      (SCD):    1.807ns = ( 3.057 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     1.476 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     1.917    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.967 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     2.468    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.494 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1466, routed)        0.564     3.057    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X44Y45         FDRE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y45         FDRE (Prop_fdre_C_Q)         0.141     3.198 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/Q
                         net (fo=1, routed)           0.058     3.256    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][7]
    SLICE_X44Y45         FDRE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     1.664 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     2.145    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.198 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.744    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.773 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1466, routed)        0.834     3.606    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X44Y45         FDRE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/C
                         clock pessimism             -0.549     3.057    
    SLICE_X44Y45         FDRE (Hold_fdre_C_D)         0.071     3.128    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]
  -------------------------------------------------------------------
                         required time                         -3.128    
                         arrival time                           3.256    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 core_0/ram1/addra_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            core_0/ram1/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@1.250ns - clk_out2_clk_wiz_0_1 rise@1.250ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.313%)  route 0.227ns (61.687%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.384ns = ( 3.634 - 1.250 ) 
    Source Clock Delay      (SCD):    1.795ns = ( 3.045 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.533ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     1.476 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     1.917    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.967 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     2.468    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.494 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1466, routed)        0.552     3.045    core_0/ram1/clk_out2
    SLICE_X48Y73         FDRE                                         r  core_0/ram1/addra_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y73         FDRE (Prop_fdre_C_Q)         0.141     3.186 r  core_0/ram1/addra_reg[10]/Q
                         net (fo=7, routed)           0.227     3.413    core_0/ram1/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[10]
    RAMB18_X1Y28         RAMB18E1                                     r  core_0/ram1/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     1.664 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     2.145    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.198 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.744    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.773 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1466, routed)        0.861     3.634    core_0/ram1/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y28         RAMB18E1                                     r  core_0/ram1/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.533     3.101    
    RAMB18_X1Y28         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     3.284    core_0/ram1/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -3.284    
                         arrival time                           3.413    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 core_0/ram1/addra_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            core_0/ram1/bram15/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@1.250ns - clk_out2_clk_wiz_0_1 rise@1.250ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.313%)  route 0.227ns (61.687%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.384ns = ( 3.634 - 1.250 ) 
    Source Clock Delay      (SCD):    1.795ns = ( 3.045 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.533ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     1.476 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     1.917    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.967 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     2.468    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.494 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1466, routed)        0.552     3.045    core_0/ram1/clk_out2
    SLICE_X48Y73         FDRE                                         r  core_0/ram1/addra_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y73         FDRE (Prop_fdre_C_Q)         0.141     3.186 r  core_0/ram1/addra_reg[10]/Q
                         net (fo=7, routed)           0.227     3.413    core_0/ram1/bram15/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[10]
    RAMB18_X1Y29         RAMB18E1                                     r  core_0/ram1/bram15/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     1.664 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     2.145    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.198 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.744    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.773 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1466, routed)        0.861     3.634    core_0/ram1/bram15/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y29         RAMB18E1                                     r  core_0/ram1/bram15/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.533     3.101    
    RAMB18_X1Y29         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     3.284    core_0/ram1/bram15/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -3.284    
                         arrival time                           3.413    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@1.250ns - clk_out2_clk_wiz_0_1 rise@1.250ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.355ns = ( 3.605 - 1.250 ) 
    Source Clock Delay      (SCD):    1.806ns = ( 3.056 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     1.476 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     1.917    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.967 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     2.468    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.494 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1466, routed)        0.563     3.056    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X44Y52         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y52         FDRE (Prop_fdre_C_Q)         0.141     3.197 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/Q
                         net (fo=1, routed)           0.065     3.263    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][0]
    SLICE_X44Y52         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     1.664 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     2.145    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.198 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.744    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.773 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1466, routed)        0.833     3.605    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X44Y52         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/C
                         clock pessimism             -0.549     3.056    
    SLICE_X44Y52         FDRE (Hold_fdre_C_D)         0.075     3.131    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -3.131    
                         arrival time                           3.263    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@1.250ns - clk_out2_clk_wiz_0_1 rise@1.250ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.354ns = ( 3.604 - 1.250 ) 
    Source Clock Delay      (SCD):    1.805ns = ( 3.055 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     1.476 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     1.917    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.967 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     2.468    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.494 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1466, routed)        0.562     3.055    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X40Y51         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y51         FDRE (Prop_fdre_C_Q)         0.141     3.196 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/Q
                         net (fo=1, routed)           0.065     3.262    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][6]
    SLICE_X40Y51         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     1.664 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     2.145    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.198 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.744    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.773 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1466, routed)        0.832     3.604    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X40Y51         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/C
                         clock pessimism             -0.549     3.055    
    SLICE_X40Y51         FDRE (Hold_fdre_C_D)         0.075     3.130    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]
  -------------------------------------------------------------------
                         required time                         -3.130    
                         arrival time                           3.262    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@1.250ns - clk_out2_clk_wiz_0_1 rise@1.250ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.356ns = ( 3.606 - 1.250 ) 
    Source Clock Delay      (SCD):    1.807ns = ( 3.057 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     1.476 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     1.917    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.967 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     2.468    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.494 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1466, routed)        0.564     3.057    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X44Y45         FDRE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y45         FDRE (Prop_fdre_C_Q)         0.141     3.198 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/Q
                         net (fo=1, routed)           0.065     3.263    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][6]
    SLICE_X44Y45         FDRE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     1.664 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     2.145    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.198 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.744    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.773 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1466, routed)        0.834     3.606    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X44Y45         FDRE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/C
                         clock pessimism             -0.549     3.057    
    SLICE_X44Y45         FDRE (Hold_fdre_C_D)         0.075     3.132    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]
  -------------------------------------------------------------------
                         required time                         -3.132    
                         arrival time                           3.263    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@1.250ns - clk_out2_clk_wiz_0_1 rise@1.250ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.356ns = ( 3.606 - 1.250 ) 
    Source Clock Delay      (SCD):    1.807ns = ( 3.057 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     1.476 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     1.917    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.967 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     2.468    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.494 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1466, routed)        0.564     3.057    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X45Y46         FDCE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y46         FDCE (Prop_fdce_C_Q)         0.141     3.198 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[5]/Q
                         net (fo=2, routed)           0.067     3.265    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[7]_0[5]
    SLICE_X45Y46         FDCE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     1.664 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     2.145    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.198 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.744    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.773 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1466, routed)        0.834     3.606    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X45Y46         FDCE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]/C
                         clock pessimism             -0.549     3.057    
    SLICE_X45Y46         FDCE (Hold_fdce_C_D)         0.076     3.133    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.133    
                         arrival time                           3.265    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 core_0/ram1/addra_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            core_0/ram1/bram15/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@1.250ns - clk_out2_clk_wiz_0_1 rise@1.250ns)
  Data Path Delay:        0.394ns  (logic 0.141ns (35.771%)  route 0.253ns (64.229%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.384ns = ( 3.634 - 1.250 ) 
    Source Clock Delay      (SCD):    1.793ns = ( 3.043 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     1.476 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     1.917    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.967 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     2.468    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.494 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1466, routed)        0.550     3.043    core_0/ram1/clk_out2
    SLICE_X47Y73         FDRE                                         r  core_0/ram1/addra_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y73         FDRE (Prop_fdre_C_Q)         0.141     3.184 r  core_0/ram1/addra_reg[6]/Q
                         net (fo=7, routed)           0.253     3.437    core_0/ram1/bram15/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[6]
    RAMB18_X1Y29         RAMB18E1                                     r  core_0/ram1/bram15/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     1.664 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     2.145    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.198 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.744    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.773 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1466, routed)        0.861     3.634    core_0/ram1/bram15/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y29         RAMB18E1                                     r  core_0/ram1/bram15/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.513     3.121    
    RAMB18_X1Y29         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     3.304    core_0/ram1/bram15/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -3.304    
                         arrival time                           3.437    
  -------------------------------------------------------------------
                         slack                                  0.134    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0_1
Waveform(ns):       { 1.250 2.500 }
Period(ns):         2.500
Sources:            { clock_wiz_0/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         2.500       -0.444     RAMB18_X1Y22    core0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         2.500       -0.444     RAMB18_X1Y22    core0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         2.500       -0.444     RAMB18_X1Y20    core1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         2.500       -0.444     RAMB18_X1Y20    core1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         2.500       -0.444     RAMB18_X2Y26    core_0/ram1/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         2.500       -0.444     RAMB18_X2Y26    core_0/ram1/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         2.500       -0.444     RAMB18_X1Y28    core_0/ram1/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         2.500       -0.444     RAMB18_X1Y28    core_0/ram1/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         2.500       -0.444     RAMB18_X1Y26    core_0/ram1/bram10/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         2.500       -0.444     RAMB18_X1Y26    core_0/ram1/bram10/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT1   n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y0  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         1.250       0.000      SLICE_X38Y73    core_0/cic_inst/mean_avg_power_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         1.250       0.000      SLICE_X38Y73    core_0/cic_inst/mean_avg_power_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         1.250       0.000      SLICE_X38Y73    core_0/cic_inst/mean_avg_power_reg_0_63_0_2/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         1.250       0.000      SLICE_X38Y73    core_0/cic_inst/mean_avg_power_reg_0_63_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         1.250       0.000      SLICE_X38Y73    core_0/cic_inst/mean_avg_power_reg_0_63_0_2/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         1.250       0.000      SLICE_X38Y73    core_0/cic_inst/mean_avg_power_reg_0_63_0_2/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         1.250       0.000      SLICE_X38Y73    core_0/cic_inst/mean_avg_power_reg_0_63_0_2/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         1.250       0.000      SLICE_X38Y73    core_0/cic_inst/mean_avg_power_reg_0_63_0_2/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         1.250       0.000      SLICE_X38Y76    core_0/cic_inst/mean_avg_power_reg_0_63_12_14/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         1.250       0.000      SLICE_X38Y76    core_0/cic_inst/mean_avg_power_reg_0_63_12_14/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         1.250       0.000      SLICE_X38Y73    core_0/cic_inst/mean_avg_power_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         1.250       0.000      SLICE_X38Y73    core_0/cic_inst/mean_avg_power_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         1.250       0.000      SLICE_X38Y73    core_0/cic_inst/mean_avg_power_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         1.250       0.000      SLICE_X38Y73    core_0/cic_inst/mean_avg_power_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         1.250       0.000      SLICE_X38Y73    core_0/cic_inst/mean_avg_power_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         1.250       0.000      SLICE_X38Y73    core_0/cic_inst/mean_avg_power_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         1.250       0.000      SLICE_X38Y73    core_0/cic_inst/mean_avg_power_reg_0_63_0_2/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         1.250       0.000      SLICE_X38Y73    core_0/cic_inst/mean_avg_power_reg_0_63_0_2/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         1.250       0.000      SLICE_X38Y76    core_0/cic_inst/mean_avg_power_reg_0_63_12_14/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         1.250       0.000      SLICE_X38Y76    core_0/cic_inst/mean_avg_power_reg_0_63_12_14/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock_wiz_0/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clock_wiz_0/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clock_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  clock_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y0  clock_wiz_0/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       80.036ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.149ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             80.036ns  (required time - arrival time)
  Source:                 clock_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.625ns period=81.250ns})
  Destination:            clock_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.625ns period=81.250ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.250ns  (clk_out1_clk_wiz_0 rise@81.250ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.175ns  (logic 0.642ns (54.627%)  route 0.533ns (45.373%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.753ns = ( 87.003 - 81.250 ) 
    Source Clock Delay      (SCD):    6.101ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.799 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655     4.455    clock_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.551 r  clock_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.550     6.101    clock1228
    SLICE_X54Y82         FDRE                                         r  clock_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y82         FDRE (Prop_fdre_C_Q)         0.518     6.619 f  clock_reg/Q
                         net (fo=2, routed)           0.533     7.152    clock
    SLICE_X54Y82         LUT1 (Prop_lut1_I0_O)        0.124     7.276 r  clock_i_1/O
                         net (fo=1, routed)           0.000     7.276    p_0_in
    SLICE_X54Y82         FDRE                                         r  clock_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     81.250    81.250 r  
    W5                                                0.000    81.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    81.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.638 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    83.819    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    83.902 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    85.478    clock_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    85.569 r  clock_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.434    87.003    clock1228
    SLICE_X54Y82         FDRE                                         r  clock_reg/C
                         clock pessimism              0.348    87.351    
                         clock uncertainty           -0.116    87.235    
    SLICE_X54Y82         FDRE (Setup_fdre_C_D)        0.077    87.312    clock_reg
  -------------------------------------------------------------------
                         required time                         87.312    
                         arrival time                          -7.276    
  -------------------------------------------------------------------
                         slack                                 80.036    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 clock_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.625ns period=81.250ns})
  Destination:            clock_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.625ns period=81.250ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.349ns
    Source Clock Delay      (SCD):    1.801ns
    Clock Pessimism Removal (CPR):    0.548ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     1.218    clock_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.244 r  clock_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.558     1.801    clock1228
    SLICE_X54Y82         FDRE                                         r  clock_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y82         FDRE (Prop_fdre_C_Q)         0.164     1.965 f  clock_reg/Q
                         net (fo=2, routed)           0.175     2.140    clock
    SLICE_X54Y82         LUT1 (Prop_lut1_I0_O)        0.045     2.185 r  clock_i_1/O
                         net (fo=1, routed)           0.000     2.185    p_0_in
    SLICE_X54Y82         FDRE                                         r  clock_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.948 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546     1.494    clock_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.523 r  clock_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.826     2.349    clock1228
    SLICE_X54Y82         FDRE                                         r  clock_reg/C
                         clock pessimism             -0.548     1.801    
                         clock uncertainty            0.116     1.917    
    SLICE_X54Y82         FDRE (Hold_fdre_C_D)         0.120     2.037    clock_reg
  -------------------------------------------------------------------
                         required time                         -2.037    
                         arrival time                           2.185    
  -------------------------------------------------------------------
                         slack                                  0.149    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      998.816ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             998.816ns  (required time - arrival time)
  Source:                 output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.962ns  (logic 0.419ns (43.577%)  route 0.543ns (56.423%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y46         FDRE                         0.000     0.000 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X48Y46         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.543     0.962    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X46Y47         FDRE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X46Y47         FDRE (Setup_fdre_C_D)       -0.222   999.778    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                        999.778    
                         arrival time                          -0.962    
  -------------------------------------------------------------------
                         slack                                998.816    

Slack (MET) :             998.834ns  (required time - arrival time)
  Source:                 output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.949ns  (logic 0.419ns (44.171%)  route 0.530ns (55.829%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y46         FDRE                         0.000     0.000 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X48Y46         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.530     0.949    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X46Y46         FDRE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X46Y46         FDRE (Setup_fdre_C_D)       -0.217   999.783    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                        999.783    
                         arrival time                          -0.949    
  -------------------------------------------------------------------
                         slack                                998.834    

Slack (MET) :             998.838ns  (required time - arrival time)
  Source:                 output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.944ns  (logic 0.419ns (44.390%)  route 0.525ns (55.610%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y45         FDRE                         0.000     0.000 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X48Y45         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.525     0.944    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X46Y45         FDRE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X46Y45         FDRE (Setup_fdre_C_D)       -0.218   999.782    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                        999.782    
                         arrival time                          -0.944    
  -------------------------------------------------------------------
                         slack                                998.838    

Slack (MET) :             998.851ns  (required time - arrival time)
  Source:                 dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.927ns  (logic 0.419ns (45.195%)  route 0.508ns (54.805%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y51         FDRE                         0.000     0.000 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X39Y51         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.508     0.927    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X38Y51         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X38Y51         FDRE (Setup_fdre_C_D)       -0.222   999.778    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                        999.778    
                         arrival time                          -0.927    
  -------------------------------------------------------------------
                         slack                                998.851    

Slack (MET) :             998.875ns  (required time - arrival time)
  Source:                 dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.905ns  (logic 0.419ns (46.293%)  route 0.486ns (53.707%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDRE                         0.000     0.000 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X37Y50         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.486     0.905    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X38Y50         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X38Y50         FDRE (Setup_fdre_C_D)       -0.220   999.780    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                        999.780    
                         arrival time                          -0.905    
  -------------------------------------------------------------------
                         slack                                998.875    

Slack (MET) :             998.919ns  (required time - arrival time)
  Source:                 output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.986ns  (logic 0.456ns (46.251%)  route 0.530ns (53.749%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y45         FDRE                         0.000     0.000 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X48Y45         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.530     0.986    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[6]
    SLICE_X44Y45         FDRE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X44Y45         FDRE (Setup_fdre_C_D)       -0.095   999.905    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                        999.905    
                         arrival time                          -0.986    
  -------------------------------------------------------------------
                         slack                                998.919    

Slack (MET) :             998.968ns  (required time - arrival time)
  Source:                 output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.985ns  (logic 0.456ns (46.294%)  route 0.529ns (53.706%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y46         FDRE                         0.000     0.000 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X48Y46         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.529     0.985    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X46Y46         FDRE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X46Y46         FDRE (Setup_fdre_C_D)       -0.047   999.953    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                        999.953    
                         arrival time                          -0.985    
  -------------------------------------------------------------------
                         slack                                998.968    

Slack (MET) :             998.968ns  (required time - arrival time)
  Source:                 output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.985ns  (logic 0.456ns (46.294%)  route 0.529ns (53.706%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y45         FDRE                         0.000     0.000 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X48Y45         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.529     0.985    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X46Y45         FDRE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X46Y45         FDRE (Setup_fdre_C_D)       -0.047   999.953    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                        999.953    
                         arrival time                          -0.985    
  -------------------------------------------------------------------
                         slack                                998.968    

Slack (MET) :             999.007ns  (required time - arrival time)
  Source:                 output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.900ns  (logic 0.456ns (50.666%)  route 0.444ns (49.334%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y44         FDRE                         0.000     0.000 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X44Y44         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.444     0.900    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X44Y45         FDRE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X44Y45         FDRE (Setup_fdre_C_D)       -0.093   999.907    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                        999.907    
                         arrival time                          -0.900    
  -------------------------------------------------------------------
                         slack                                999.007    

Slack (MET) :             999.026ns  (required time - arrival time)
  Source:                 dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.929ns  (logic 0.456ns (49.093%)  route 0.473ns (50.907%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDRE                         0.000     0.000 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X37Y50         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.473     0.929    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X38Y50         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X38Y50         FDRE (Setup_fdre_C_D)       -0.045   999.955    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                        999.955    
                         arrival time                          -0.929    
  -------------------------------------------------------------------
                         slack                                999.026    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0

Setup :         3567  Failing Endpoints,  Worst Slack       -3.236ns,  Total Violation    -4175.193ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.041ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.236ns  (required time - arrival time)
  Source:                 core_0/state_machine_inst/pixel_counter_reg[0]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            core_0/cic_inst/mean_avg_power_reg_0_63_21_23/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0 rise@3.750ns - clk_out2_clk_wiz_0_1 rise@1.250ns)
  Data Path Delay:        5.301ns  (logic 2.108ns (39.764%)  route 3.193ns (60.236%))
  Logic Levels:           9  (CARRY4=6 LUT3=1 LUT6=1 RAMD64E=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.742ns = ( 9.492 - 3.750 ) 
    Source Clock Delay      (SCD):    6.086ns = ( 7.336 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     2.708 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     3.961    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.049 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655     5.705    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.801 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1466, routed)        1.535     7.336    core_0/state_machine_inst/clk_out2
    SLICE_X45Y74         FDCE                                         r  core_0/state_machine_inst/pixel_counter_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y74         FDCE (Prop_fdce_C_Q)         0.456     7.792 r  core_0/state_machine_inst/pixel_counter_reg[0]_replica/Q
                         net (fo=55, routed)          1.239     9.031    core_0/cic_inst/mean_avg_power_reg_64_127_3_5/ADDRC0
    SLICE_X42Y73         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     9.155 r  core_0/cic_inst/mean_avg_power_reg_64_127_3_5/RAMC/O
                         net (fo=3, routed)           0.580     9.735    core_0/cic_inst/mean_avg_power_reg_64_127_3_5_n_2
    SLICE_X40Y73         LUT3 (Prop_lut3_I0_O)        0.124     9.859 r  core_0/cic_inst/__1/e_data[3]_i_2/O
                         net (fo=1, routed)           0.519    10.378    core_0/cic_inst/e_data2[5]
    SLICE_X41Y73         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.763 r  core_0/cic_inst/e_data_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.763    core_0/cic_inst/e_data_reg[3]_i_1_n_0
    SLICE_X41Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.877 r  core_0/cic_inst/e_data_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.886    core_0/cic_inst/e_data_reg[7]_i_1_n_0
    SLICE_X41Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.000 r  core_0/cic_inst/e_data_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.000    core_0/cic_inst/e_data_reg[11]_i_1_n_0
    SLICE_X41Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.114 r  core_0/cic_inst/e_data_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.114    core_0/cic_inst/e_data_reg[15]_i_1_n_0
    SLICE_X41Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.228 r  core_0/cic_inst/e_data_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.228    core_0/cic_inst/e_data_reg[19]_i_1_n_0
    SLICE_X41Y78         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    11.478 r  core_0/cic_inst/e_data_reg[22]_i_1/CO[2]
                         net (fo=2, routed)           0.304    11.782    core_0/cic_inst/e_data0[22]
    SLICE_X39Y78         LUT6 (Prop_lut6_I0_O)        0.313    12.095 r  core_0/cic_inst/mean_avg_power_reg_0_63_21_23_i_2/O
                         net (fo=2, routed)           0.542    12.637    core_0/cic_inst/mean_avg_power_reg_0_63_21_23/DIB
    SLICE_X38Y78         RAMD64E                                      r  core_0/cic_inst/mean_avg_power_reg_0_63_21_23/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      3.750     3.750 r  
    W5                                                0.000     3.750 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     3.750    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.138 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.319    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     6.402 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     7.978    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.069 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1466, routed)        1.423     9.492    core_0/cic_inst/mean_avg_power_reg_0_63_21_23/WCLK
    SLICE_X38Y78         RAMD64E                                      r  core_0/cic_inst/mean_avg_power_reg_0_63_21_23/RAMB/CLK
                         clock pessimism              0.310     9.802    
                         clock uncertainty           -0.066     9.736    
    SLICE_X38Y78         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.335     9.401    core_0/cic_inst/mean_avg_power_reg_0_63_21_23/RAMB
  -------------------------------------------------------------------
                         required time                          9.401    
                         arrival time                         -12.637    
  -------------------------------------------------------------------
                         slack                                 -3.236    

Slack (VIOLATED) :        -3.175ns  (required time - arrival time)
  Source:                 core_1/state_machine_inst/pixel_counter_reg[1]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            core_1/cic_inst/mean_avg_power_reg_128_191_15_17/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0 rise@3.750ns - clk_out2_clk_wiz_0_1 rise@1.250ns)
  Data Path Delay:        5.170ns  (logic 1.968ns (38.069%)  route 3.202ns (61.931%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT6=1 RAMD64E=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.762ns = ( 9.512 - 3.750 ) 
    Source Clock Delay      (SCD):    6.111ns = ( 7.361 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     2.708 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     3.961    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.049 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655     5.705    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.801 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1466, routed)        1.560     7.361    core_1/state_machine_inst/clk_out2
    SLICE_X35Y37         FDCE                                         r  core_1/state_machine_inst/pixel_counter_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y37         FDCE (Prop_fdce_C_Q)         0.456     7.817 r  core_1/state_machine_inst/pixel_counter_reg[1]_replica/Q
                         net (fo=28, routed)          1.183     9.000    core_1/cic_inst/mean_avg_power_reg_128_191_9_11/ADDRA1
    SLICE_X34Y39         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     9.124 r  core_1/cic_inst/mean_avg_power_reg_128_191_9_11/RAMA/O
                         net (fo=3, routed)           0.485     9.609    core_1/cic_inst/mean_avg_power_reg_128_191_9_11_n_0
    SLICE_X35Y38         LUT3 (Prop_lut3_I2_O)        0.124     9.733 r  core_1/cic_inst/__1/e_data[7]_i_2/O
                         net (fo=1, routed)           0.621    10.355    core_1/cic_inst/e_data2[9]
    SLICE_X37Y38         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.740 r  core_1/cic_inst/e_data_reg[7]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.740    core_1/cic_inst/e_data_reg[7]_i_1__0_n_0
    SLICE_X37Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.854 r  core_1/cic_inst/e_data_reg[11]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.854    core_1/cic_inst/e_data_reg[11]_i_1__0_n_0
    SLICE_X37Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.968 r  core_1/cic_inst/e_data_reg[15]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.968    core_1/cic_inst/e_data_reg[15]_i_1__0_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    11.316 r  core_1/cic_inst/e_data_reg[19]_i_1__0/O[1]
                         net (fo=2, routed)           0.429    11.744    core_1/cic_inst/e_data0[17]
    SLICE_X39Y41         LUT6 (Prop_lut6_I0_O)        0.303    12.047 r  core_1/cic_inst/mean_avg_power_reg_128_191_15_17_i_3/O
                         net (fo=2, routed)           0.483    12.531    core_1/cic_inst/mean_avg_power_reg_128_191_15_17/DIC
    SLICE_X38Y40         RAMD64E                                      r  core_1/cic_inst/mean_avg_power_reg_128_191_15_17/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      3.750     3.750 r  
    W5                                                0.000     3.750 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     3.750    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.138 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.319    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     6.402 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     7.978    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.069 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1466, routed)        1.443     9.512    core_1/cic_inst/mean_avg_power_reg_128_191_15_17/WCLK
    SLICE_X38Y40         RAMD64E                                      r  core_1/cic_inst/mean_avg_power_reg_128_191_15_17/RAMC/CLK
                         clock pessimism              0.240     9.752    
                         clock uncertainty           -0.066     9.686    
    SLICE_X38Y40         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.331     9.355    core_1/cic_inst/mean_avg_power_reg_128_191_15_17/RAMC
  -------------------------------------------------------------------
                         required time                          9.355    
                         arrival time                         -12.531    
  -------------------------------------------------------------------
                         slack                                 -3.175    

Slack (VIOLATED) :        -3.169ns  (required time - arrival time)
  Source:                 core_0/state_machine_inst/pixel_counter_reg[0]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            core_0/cic_inst/mean_avg_power_reg_0_63_21_23/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0 rise@3.750ns - clk_out2_clk_wiz_0_1 rise@1.250ns)
  Data Path Delay:        5.242ns  (logic 2.196ns (41.889%)  route 3.046ns (58.111%))
  Logic Levels:           9  (CARRY4=6 LUT3=1 LUT6=1 RAMD64E=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.742ns = ( 9.492 - 3.750 ) 
    Source Clock Delay      (SCD):    6.086ns = ( 7.336 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     2.708 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     3.961    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.049 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655     5.705    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.801 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1466, routed)        1.535     7.336    core_0/state_machine_inst/clk_out2
    SLICE_X45Y74         FDCE                                         r  core_0/state_machine_inst/pixel_counter_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y74         FDCE (Prop_fdce_C_Q)         0.456     7.792 r  core_0/state_machine_inst/pixel_counter_reg[0]_replica/Q
                         net (fo=55, routed)          1.239     9.031    core_0/cic_inst/mean_avg_power_reg_64_127_3_5/ADDRC0
    SLICE_X42Y73         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     9.155 r  core_0/cic_inst/mean_avg_power_reg_64_127_3_5/RAMC/O
                         net (fo=3, routed)           0.580     9.735    core_0/cic_inst/mean_avg_power_reg_64_127_3_5_n_2
    SLICE_X40Y73         LUT3 (Prop_lut3_I0_O)        0.124     9.859 r  core_0/cic_inst/__1/e_data[3]_i_2/O
                         net (fo=1, routed)           0.519    10.378    core_0/cic_inst/e_data2[5]
    SLICE_X41Y73         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.763 r  core_0/cic_inst/e_data_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.763    core_0/cic_inst/e_data_reg[3]_i_1_n_0
    SLICE_X41Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.877 r  core_0/cic_inst/e_data_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.886    core_0/cic_inst/e_data_reg[7]_i_1_n_0
    SLICE_X41Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.000 r  core_0/cic_inst/e_data_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.000    core_0/cic_inst/e_data_reg[11]_i_1_n_0
    SLICE_X41Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.114 r  core_0/cic_inst/e_data_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.114    core_0/cic_inst/e_data_reg[15]_i_1_n_0
    SLICE_X41Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.228 r  core_0/cic_inst/e_data_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.228    core_0/cic_inst/e_data_reg[19]_i_1_n_0
    SLICE_X41Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    11.576 r  core_0/cic_inst/e_data_reg[22]_i_1/O[1]
                         net (fo=2, routed)           0.309    11.886    core_0/cic_inst/e_data0[21]
    SLICE_X39Y78         LUT6 (Prop_lut6_I0_O)        0.303    12.189 r  core_0/cic_inst/mean_avg_power_reg_0_63_21_23_i_1/O
                         net (fo=2, routed)           0.390    12.578    core_0/cic_inst/mean_avg_power_reg_0_63_21_23/DIA
    SLICE_X38Y78         RAMD64E                                      r  core_0/cic_inst/mean_avg_power_reg_0_63_21_23/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      3.750     3.750 r  
    W5                                                0.000     3.750 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     3.750    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.138 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.319    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     6.402 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     7.978    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.069 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1466, routed)        1.423     9.492    core_0/cic_inst/mean_avg_power_reg_0_63_21_23/WCLK
    SLICE_X38Y78         RAMD64E                                      r  core_0/cic_inst/mean_avg_power_reg_0_63_21_23/RAMA/CLK
                         clock pessimism              0.310     9.802    
                         clock uncertainty           -0.066     9.736    
    SLICE_X38Y78         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.327     9.409    core_0/cic_inst/mean_avg_power_reg_0_63_21_23/RAMA
  -------------------------------------------------------------------
                         required time                          9.409    
                         arrival time                         -12.578    
  -------------------------------------------------------------------
                         slack                                 -3.169    

Slack (VIOLATED) :        -3.162ns  (required time - arrival time)
  Source:                 core_0/state_machine_inst/pixel_counter_reg[0]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            core_0/cic_inst/mean_avg_power_reg_64_127_18_20/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0 rise@3.750ns - clk_out2_clk_wiz_0_1 rise@1.250ns)
  Data Path Delay:        5.237ns  (logic 1.989ns (37.978%)  route 3.248ns (62.022%))
  Logic Levels:           8  (CARRY4=5 LUT3=1 LUT6=1 RAMD64E=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.744ns = ( 9.494 - 3.750 ) 
    Source Clock Delay      (SCD):    6.086ns = ( 7.336 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     2.708 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     3.961    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.049 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655     5.705    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.801 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1466, routed)        1.535     7.336    core_0/state_machine_inst/clk_out2
    SLICE_X45Y74         FDCE                                         r  core_0/state_machine_inst/pixel_counter_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y74         FDCE (Prop_fdce_C_Q)         0.456     7.792 r  core_0/state_machine_inst/pixel_counter_reg[0]_replica/Q
                         net (fo=55, routed)          1.239     9.031    core_0/cic_inst/mean_avg_power_reg_64_127_3_5/ADDRC0
    SLICE_X42Y73         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     9.155 r  core_0/cic_inst/mean_avg_power_reg_64_127_3_5/RAMC/O
                         net (fo=3, routed)           0.580     9.735    core_0/cic_inst/mean_avg_power_reg_64_127_3_5_n_2
    SLICE_X40Y73         LUT3 (Prop_lut3_I0_O)        0.124     9.859 r  core_0/cic_inst/__1/e_data[3]_i_2/O
                         net (fo=1, routed)           0.519    10.378    core_0/cic_inst/e_data2[5]
    SLICE_X41Y73         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.763 r  core_0/cic_inst/e_data_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.763    core_0/cic_inst/e_data_reg[3]_i_1_n_0
    SLICE_X41Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.877 r  core_0/cic_inst/e_data_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.886    core_0/cic_inst/e_data_reg[7]_i_1_n_0
    SLICE_X41Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.000 r  core_0/cic_inst/e_data_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.000    core_0/cic_inst/e_data_reg[11]_i_1_n_0
    SLICE_X41Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.114 r  core_0/cic_inst/e_data_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.114    core_0/cic_inst/e_data_reg[15]_i_1_n_0
    SLICE_X41Y77         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    11.370 r  core_0/cic_inst/e_data_reg[19]_i_1/O[2]
                         net (fo=2, routed)           0.425    11.796    core_0/cic_inst/e_data0[18]
    SLICE_X40Y78         LUT6 (Prop_lut6_I0_O)        0.302    12.098 r  core_0/cic_inst/mean_avg_power_reg_0_63_18_20_i_1/O
                         net (fo=2, routed)           0.475    12.573    core_0/cic_inst/mean_avg_power_reg_64_127_18_20/DIA
    SLICE_X42Y78         RAMD64E                                      r  core_0/cic_inst/mean_avg_power_reg_64_127_18_20/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      3.750     3.750 r  
    W5                                                0.000     3.750 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     3.750    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.138 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.319    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     6.402 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     7.978    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.069 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1466, routed)        1.425     9.494    core_0/cic_inst/mean_avg_power_reg_64_127_18_20/WCLK
    SLICE_X42Y78         RAMD64E                                      r  core_0/cic_inst/mean_avg_power_reg_64_127_18_20/RAMA/CLK
                         clock pessimism              0.310     9.804    
                         clock uncertainty           -0.066     9.738    
    SLICE_X42Y78         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.327     9.411    core_0/cic_inst/mean_avg_power_reg_64_127_18_20/RAMA
  -------------------------------------------------------------------
                         required time                          9.411    
                         arrival time                         -12.573    
  -------------------------------------------------------------------
                         slack                                 -3.162    

Slack (VIOLATED) :        -3.131ns  (required time - arrival time)
  Source:                 core_0/state_machine_inst/pixel_counter_reg[0]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            core_0/cic_inst/mean_avg_power_reg_64_127_15_17/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0 rise@3.750ns - clk_out2_clk_wiz_0_1 rise@1.250ns)
  Data Path Delay:        5.204ns  (logic 1.952ns (37.508%)  route 3.252ns (62.492%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT6=1 RAMD64E=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.742ns = ( 9.492 - 3.750 ) 
    Source Clock Delay      (SCD):    6.086ns = ( 7.336 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     2.708 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     3.961    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.049 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655     5.705    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.801 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1466, routed)        1.535     7.336    core_0/state_machine_inst/clk_out2
    SLICE_X45Y74         FDCE                                         r  core_0/state_machine_inst/pixel_counter_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y74         FDCE (Prop_fdce_C_Q)         0.456     7.792 r  core_0/state_machine_inst/pixel_counter_reg[0]_replica/Q
                         net (fo=55, routed)          1.239     9.031    core_0/cic_inst/mean_avg_power_reg_64_127_3_5/ADDRC0
    SLICE_X42Y73         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     9.155 r  core_0/cic_inst/mean_avg_power_reg_64_127_3_5/RAMC/O
                         net (fo=3, routed)           0.580     9.735    core_0/cic_inst/mean_avg_power_reg_64_127_3_5_n_2
    SLICE_X40Y73         LUT3 (Prop_lut3_I0_O)        0.124     9.859 r  core_0/cic_inst/__1/e_data[3]_i_2/O
                         net (fo=1, routed)           0.519    10.378    core_0/cic_inst/e_data2[5]
    SLICE_X41Y73         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.763 r  core_0/cic_inst/e_data_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.763    core_0/cic_inst/e_data_reg[3]_i_1_n_0
    SLICE_X41Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.877 r  core_0/cic_inst/e_data_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.886    core_0/cic_inst/e_data_reg[7]_i_1_n_0
    SLICE_X41Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.000 r  core_0/cic_inst/e_data_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.000    core_0/cic_inst/e_data_reg[11]_i_1_n_0
    SLICE_X41Y76         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    11.329 r  core_0/cic_inst/e_data_reg[15]_i_1/O[3]
                         net (fo=2, routed)           0.419    11.749    core_0/cic_inst/e_data0[15]
    SLICE_X40Y77         LUT6 (Prop_lut6_I0_O)        0.306    12.055 r  core_0/cic_inst/mean_avg_power_reg_0_63_15_17_i_1/O
                         net (fo=2, routed)           0.486    12.540    core_0/cic_inst/mean_avg_power_reg_64_127_15_17/DIA
    SLICE_X42Y77         RAMD64E                                      r  core_0/cic_inst/mean_avg_power_reg_64_127_15_17/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      3.750     3.750 r  
    W5                                                0.000     3.750 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     3.750    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.138 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.319    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     6.402 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     7.978    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.069 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1466, routed)        1.423     9.492    core_0/cic_inst/mean_avg_power_reg_64_127_15_17/WCLK
    SLICE_X42Y77         RAMD64E                                      r  core_0/cic_inst/mean_avg_power_reg_64_127_15_17/RAMA/CLK
                         clock pessimism              0.310     9.802    
                         clock uncertainty           -0.066     9.736    
    SLICE_X42Y77         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.327     9.409    core_0/cic_inst/mean_avg_power_reg_64_127_15_17/RAMA
  -------------------------------------------------------------------
                         required time                          9.409    
                         arrival time                         -12.540    
  -------------------------------------------------------------------
                         slack                                 -3.131    

Slack (VIOLATED) :        -3.130ns  (required time - arrival time)
  Source:                 core_0/state_machine_inst/pixel_counter_reg[0]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            core_0/cic_inst/mean_avg_power_reg_64_127_18_20/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0 rise@3.750ns - clk_out2_clk_wiz_0_1 rise@1.250ns)
  Data Path Delay:        5.197ns  (logic 2.066ns (39.754%)  route 3.131ns (60.246%))
  Logic Levels:           8  (CARRY4=5 LUT3=1 LUT6=1 RAMD64E=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.744ns = ( 9.494 - 3.750 ) 
    Source Clock Delay      (SCD):    6.086ns = ( 7.336 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     2.708 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     3.961    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.049 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655     5.705    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.801 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1466, routed)        1.535     7.336    core_0/state_machine_inst/clk_out2
    SLICE_X45Y74         FDCE                                         r  core_0/state_machine_inst/pixel_counter_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y74         FDCE (Prop_fdce_C_Q)         0.456     7.792 r  core_0/state_machine_inst/pixel_counter_reg[0]_replica/Q
                         net (fo=55, routed)          1.239     9.031    core_0/cic_inst/mean_avg_power_reg_64_127_3_5/ADDRC0
    SLICE_X42Y73         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     9.155 r  core_0/cic_inst/mean_avg_power_reg_64_127_3_5/RAMC/O
                         net (fo=3, routed)           0.580     9.735    core_0/cic_inst/mean_avg_power_reg_64_127_3_5_n_2
    SLICE_X40Y73         LUT3 (Prop_lut3_I0_O)        0.124     9.859 r  core_0/cic_inst/__1/e_data[3]_i_2/O
                         net (fo=1, routed)           0.519    10.378    core_0/cic_inst/e_data2[5]
    SLICE_X41Y73         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.763 r  core_0/cic_inst/e_data_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.763    core_0/cic_inst/e_data_reg[3]_i_1_n_0
    SLICE_X41Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.877 r  core_0/cic_inst/e_data_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.886    core_0/cic_inst/e_data_reg[7]_i_1_n_0
    SLICE_X41Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.000 r  core_0/cic_inst/e_data_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.000    core_0/cic_inst/e_data_reg[11]_i_1_n_0
    SLICE_X41Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.114 r  core_0/cic_inst/e_data_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.114    core_0/cic_inst/e_data_reg[15]_i_1_n_0
    SLICE_X41Y77         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    11.443 r  core_0/cic_inst/e_data_reg[19]_i_1/O[3]
                         net (fo=2, routed)           0.307    11.750    core_0/cic_inst/e_data0[19]
    SLICE_X40Y78         LUT6 (Prop_lut6_I0_O)        0.306    12.056 r  core_0/cic_inst/mean_avg_power_reg_0_63_18_20_i_2/O
                         net (fo=2, routed)           0.477    12.533    core_0/cic_inst/mean_avg_power_reg_64_127_18_20/DIB
    SLICE_X42Y78         RAMD64E                                      r  core_0/cic_inst/mean_avg_power_reg_64_127_18_20/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      3.750     3.750 r  
    W5                                                0.000     3.750 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     3.750    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.138 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.319    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     6.402 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     7.978    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.069 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1466, routed)        1.425     9.494    core_0/cic_inst/mean_avg_power_reg_64_127_18_20/WCLK
    SLICE_X42Y78         RAMD64E                                      r  core_0/cic_inst/mean_avg_power_reg_64_127_18_20/RAMB/CLK
                         clock pessimism              0.310     9.804    
                         clock uncertainty           -0.066     9.738    
    SLICE_X42Y78         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.335     9.403    core_0/cic_inst/mean_avg_power_reg_64_127_18_20/RAMB
  -------------------------------------------------------------------
                         required time                          9.403    
                         arrival time                         -12.533    
  -------------------------------------------------------------------
                         slack                                 -3.130    

Slack (VIOLATED) :        -3.123ns  (required time - arrival time)
  Source:                 core_1/ram1/i__carry_i_27__0_psbram/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            core_1/cic_inst/u_integrator_0/out_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0 rise@3.750ns - clk_out2_clk_wiz_0_1 rise@1.250ns)
  Data Path Delay:        5.515ns  (logic 2.264ns (41.053%)  route 3.251ns (58.947%))
  Logic Levels:           11  (CARRY4=6 LUT3=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.754ns = ( 9.504 - 3.750 ) 
    Source Clock Delay      (SCD):    6.098ns = ( 7.348 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     2.708 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     3.961    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.049 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655     5.705    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.801 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1466, routed)        1.547     7.348    core_1/ram1/clk_out2
    SLICE_X33Y23         FDRE                                         r  core_1/ram1/i__carry_i_27__0_psbram/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y23         FDRE (Prop_fdre_C_Q)         0.456     7.804 r  core_1/ram1/i__carry_i_27__0_psbram/Q
                         net (fo=2, routed)           0.578     8.383    core_1/ram1/ram_out[15]
    SLICE_X31Y23         LUT3 (Prop_lut3_I0_O)        0.124     8.507 r  core_1/ram1/i__carry_i_27__0/O
                         net (fo=4, routed)           0.672     9.179    core_1/ram1/i__carry_i_27__0_n_0
    SLICE_X32Y24         LUT5 (Prop_lut5_I1_O)        0.124     9.303 r  core_1/ram1/i__carry_i_24__0/O
                         net (fo=3, routed)           0.640     9.942    core_1/ram1/i__carry_i_24__0_n_0
    SLICE_X33Y24         LUT3 (Prop_lut3_I0_O)        0.124    10.066 f  core_1/ram1/i__carry_i_25__0/O
                         net (fo=3, routed)           0.462    10.529    core_1/ram1/i__carry_i_25__0_n_0
    SLICE_X35Y25         LUT3 (Prop_lut3_I0_O)        0.124    10.653 r  core_1/ram1/i__carry_i_10__0/O
                         net (fo=2, routed)           0.434    11.086    core_1/state_machine_inst/out_reg[4]_3
    SLICE_X34Y26         LUT6 (Prop_lut6_I0_O)        0.124    11.210 r  core_1/state_machine_inst/i__carry_i_2__0/O
                         net (fo=1, routed)           0.465    11.675    core_1/cic_inst/DI[2]
    SLICE_X36Y26         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    12.073 r  core_1/cic_inst/i_/i_/i__carry/CO[3]
                         net (fo=1, routed)           0.000    12.073    core_1/cic_inst/i_/i_/i__carry_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.187 r  core_1/cic_inst/i_/i_/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.187    core_1/cic_inst/i_/i_/i__carry__0_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.301 r  core_1/cic_inst/i_/i_/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.301    core_1/cic_inst/i_/i_/i__carry__1_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.415 r  core_1/cic_inst/i_/i_/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.415    core_1/cic_inst/i_/i_/i__carry__2_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.529 r  core_1/cic_inst/i_/i_/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.529    core_1/cic_inst/i_/i_/i__carry__3_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.863 r  core_1/cic_inst/i_/i_/i__carry__4/O[1]
                         net (fo=1, routed)           0.000    12.863    core_1/cic_inst/u_integrator_0/out_reg[23]_1[1]
    SLICE_X36Y31         FDCE                                         r  core_1/cic_inst/u_integrator_0/out_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      3.750     3.750 r  
    W5                                                0.000     3.750 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     3.750    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.138 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.319    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     6.402 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     7.978    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.069 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1466, routed)        1.435     9.504    core_1/cic_inst/u_integrator_0/clk_out2
    SLICE_X36Y31         FDCE                                         r  core_1/cic_inst/u_integrator_0/out_reg[22]/C
                         clock pessimism              0.240     9.744    
                         clock uncertainty           -0.066     9.678    
    SLICE_X36Y31         FDCE (Setup_fdce_C_D)        0.062     9.740    core_1/cic_inst/u_integrator_0/out_reg[22]
  -------------------------------------------------------------------
                         required time                          9.740    
                         arrival time                         -12.863    
  -------------------------------------------------------------------
                         slack                                 -3.123    

Slack (VIOLATED) :        -3.123ns  (required time - arrival time)
  Source:                 core_0/state_machine_inst/pixel_counter_reg[0]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            core_0/cic_inst/mean_avg_power_reg_64_127_18_20/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0 rise@3.750ns - clk_out2_clk_wiz_0_1 rise@1.250ns)
  Data Path Delay:        5.194ns  (logic 2.079ns (40.030%)  route 3.115ns (59.970%))
  Logic Levels:           9  (CARRY4=6 LUT3=1 LUT6=1 RAMD64E=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.744ns = ( 9.494 - 3.750 ) 
    Source Clock Delay      (SCD):    6.086ns = ( 7.336 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     2.708 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     3.961    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.049 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655     5.705    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.801 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1466, routed)        1.535     7.336    core_0/state_machine_inst/clk_out2
    SLICE_X45Y74         FDCE                                         r  core_0/state_machine_inst/pixel_counter_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y74         FDCE (Prop_fdce_C_Q)         0.456     7.792 r  core_0/state_machine_inst/pixel_counter_reg[0]_replica/Q
                         net (fo=55, routed)          1.239     9.031    core_0/cic_inst/mean_avg_power_reg_64_127_3_5/ADDRC0
    SLICE_X42Y73         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     9.155 r  core_0/cic_inst/mean_avg_power_reg_64_127_3_5/RAMC/O
                         net (fo=3, routed)           0.580     9.735    core_0/cic_inst/mean_avg_power_reg_64_127_3_5_n_2
    SLICE_X40Y73         LUT3 (Prop_lut3_I0_O)        0.124     9.859 r  core_0/cic_inst/__1/e_data[3]_i_2/O
                         net (fo=1, routed)           0.519    10.378    core_0/cic_inst/e_data2[5]
    SLICE_X41Y73         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.763 r  core_0/cic_inst/e_data_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.763    core_0/cic_inst/e_data_reg[3]_i_1_n_0
    SLICE_X41Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.877 r  core_0/cic_inst/e_data_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.886    core_0/cic_inst/e_data_reg[7]_i_1_n_0
    SLICE_X41Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.000 r  core_0/cic_inst/e_data_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.000    core_0/cic_inst/e_data_reg[11]_i_1_n_0
    SLICE_X41Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.114 r  core_0/cic_inst/e_data_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.114    core_0/cic_inst/e_data_reg[15]_i_1_n_0
    SLICE_X41Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.228 r  core_0/cic_inst/e_data_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.228    core_0/cic_inst/e_data_reg[19]_i_1_n_0
    SLICE_X41Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    11.463 r  core_0/cic_inst/e_data_reg[22]_i_1/O[0]
                         net (fo=2, routed)           0.296    11.759    core_0/cic_inst/e_data0[20]
    SLICE_X41Y79         LUT6 (Prop_lut6_I0_O)        0.299    12.058 r  core_0/cic_inst/mean_avg_power_reg_0_63_18_20_i_3/O
                         net (fo=2, routed)           0.472    12.530    core_0/cic_inst/mean_avg_power_reg_64_127_18_20/DIC
    SLICE_X42Y78         RAMD64E                                      r  core_0/cic_inst/mean_avg_power_reg_64_127_18_20/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      3.750     3.750 r  
    W5                                                0.000     3.750 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     3.750    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.138 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.319    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     6.402 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     7.978    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.069 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1466, routed)        1.425     9.494    core_0/cic_inst/mean_avg_power_reg_64_127_18_20/WCLK
    SLICE_X42Y78         RAMD64E                                      r  core_0/cic_inst/mean_avg_power_reg_64_127_18_20/RAMC/CLK
                         clock pessimism              0.310     9.804    
                         clock uncertainty           -0.066     9.738    
    SLICE_X42Y78         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.331     9.407    core_0/cic_inst/mean_avg_power_reg_64_127_18_20/RAMC
  -------------------------------------------------------------------
                         required time                          9.407    
                         arrival time                         -12.530    
  -------------------------------------------------------------------
                         slack                                 -3.123    

Slack (VIOLATED) :        -3.120ns  (required time - arrival time)
  Source:                 core_0/state_machine_inst/pixel_counter_reg[0]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            core_0/cic_inst/mean_avg_power_reg_64_127_21_23/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0 rise@3.750ns - clk_out2_clk_wiz_0_1 rise@1.250ns)
  Data Path Delay:        5.194ns  (logic 2.196ns (42.279%)  route 2.998ns (57.721%))
  Logic Levels:           9  (CARRY4=6 LUT3=1 LUT6=1 RAMD64E=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.743ns = ( 9.493 - 3.750 ) 
    Source Clock Delay      (SCD):    6.086ns = ( 7.336 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     2.708 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     3.961    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.049 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655     5.705    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.801 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1466, routed)        1.535     7.336    core_0/state_machine_inst/clk_out2
    SLICE_X45Y74         FDCE                                         r  core_0/state_machine_inst/pixel_counter_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y74         FDCE (Prop_fdce_C_Q)         0.456     7.792 r  core_0/state_machine_inst/pixel_counter_reg[0]_replica/Q
                         net (fo=55, routed)          1.239     9.031    core_0/cic_inst/mean_avg_power_reg_64_127_3_5/ADDRC0
    SLICE_X42Y73         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     9.155 r  core_0/cic_inst/mean_avg_power_reg_64_127_3_5/RAMC/O
                         net (fo=3, routed)           0.580     9.735    core_0/cic_inst/mean_avg_power_reg_64_127_3_5_n_2
    SLICE_X40Y73         LUT3 (Prop_lut3_I0_O)        0.124     9.859 r  core_0/cic_inst/__1/e_data[3]_i_2/O
                         net (fo=1, routed)           0.519    10.378    core_0/cic_inst/e_data2[5]
    SLICE_X41Y73         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.763 r  core_0/cic_inst/e_data_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.763    core_0/cic_inst/e_data_reg[3]_i_1_n_0
    SLICE_X41Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.877 r  core_0/cic_inst/e_data_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.886    core_0/cic_inst/e_data_reg[7]_i_1_n_0
    SLICE_X41Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.000 r  core_0/cic_inst/e_data_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.000    core_0/cic_inst/e_data_reg[11]_i_1_n_0
    SLICE_X41Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.114 r  core_0/cic_inst/e_data_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.114    core_0/cic_inst/e_data_reg[15]_i_1_n_0
    SLICE_X41Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.228 r  core_0/cic_inst/e_data_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.228    core_0/cic_inst/e_data_reg[19]_i_1_n_0
    SLICE_X41Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    11.576 r  core_0/cic_inst/e_data_reg[22]_i_1/O[1]
                         net (fo=2, routed)           0.309    11.886    core_0/cic_inst/e_data0[21]
    SLICE_X39Y78         LUT6 (Prop_lut6_I0_O)        0.303    12.189 r  core_0/cic_inst/mean_avg_power_reg_0_63_21_23_i_1/O
                         net (fo=2, routed)           0.341    12.530    core_0/cic_inst/mean_avg_power_reg_64_127_21_23/DIA
    SLICE_X38Y79         RAMD64E                                      r  core_0/cic_inst/mean_avg_power_reg_64_127_21_23/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      3.750     3.750 r  
    W5                                                0.000     3.750 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     3.750    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.138 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.319    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     6.402 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     7.978    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.069 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1466, routed)        1.424     9.493    core_0/cic_inst/mean_avg_power_reg_64_127_21_23/WCLK
    SLICE_X38Y79         RAMD64E                                      r  core_0/cic_inst/mean_avg_power_reg_64_127_21_23/RAMA/CLK
                         clock pessimism              0.310     9.803    
                         clock uncertainty           -0.066     9.737    
    SLICE_X38Y79         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.327     9.410    core_0/cic_inst/mean_avg_power_reg_64_127_21_23/RAMA
  -------------------------------------------------------------------
                         required time                          9.410    
                         arrival time                         -12.530    
  -------------------------------------------------------------------
                         slack                                 -3.120    

Slack (VIOLATED) :        -3.112ns  (required time - arrival time)
  Source:                 core_1/state_machine_inst/pixel_counter_reg[1]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            core_1/cic_inst/mean_avg_power_reg_128_191_21_23/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0 rise@3.750ns - clk_out2_clk_wiz_0_1 rise@1.250ns)
  Data Path Delay:        5.104ns  (logic 1.994ns (39.069%)  route 3.110ns (60.931%))
  Logic Levels:           8  (CARRY4=5 LUT3=1 LUT6=1 RAMD64E=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.764ns = ( 9.514 - 3.750 ) 
    Source Clock Delay      (SCD):    6.111ns = ( 7.361 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     2.708 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     3.961    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.049 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655     5.705    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.801 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1466, routed)        1.560     7.361    core_1/state_machine_inst/clk_out2
    SLICE_X35Y37         FDCE                                         r  core_1/state_machine_inst/pixel_counter_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y37         FDCE (Prop_fdce_C_Q)         0.456     7.817 r  core_1/state_machine_inst/pixel_counter_reg[1]_replica/Q
                         net (fo=28, routed)          1.183     9.000    core_1/cic_inst/mean_avg_power_reg_128_191_9_11/ADDRA1
    SLICE_X34Y39         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     9.124 r  core_1/cic_inst/mean_avg_power_reg_128_191_9_11/RAMA/O
                         net (fo=3, routed)           0.485     9.609    core_1/cic_inst/mean_avg_power_reg_128_191_9_11_n_0
    SLICE_X35Y38         LUT3 (Prop_lut3_I2_O)        0.124     9.733 r  core_1/cic_inst/__1/e_data[7]_i_2/O
                         net (fo=1, routed)           0.621    10.355    core_1/cic_inst/e_data2[9]
    SLICE_X37Y38         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.740 r  core_1/cic_inst/e_data_reg[7]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.740    core_1/cic_inst/e_data_reg[7]_i_1__0_n_0
    SLICE_X37Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.854 r  core_1/cic_inst/e_data_reg[11]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.854    core_1/cic_inst/e_data_reg[11]_i_1__0_n_0
    SLICE_X37Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.968 r  core_1/cic_inst/e_data_reg[15]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.968    core_1/cic_inst/e_data_reg[15]_i_1__0_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.082 r  core_1/cic_inst/e_data_reg[19]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.082    core_1/cic_inst/e_data_reg[19]_i_1__0_n_0
    SLICE_X37Y42         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    11.332 r  core_1/cic_inst/e_data_reg[22]_i_1__0/CO[2]
                         net (fo=2, routed)           0.478    11.810    core_1/cic_inst/e_data0[22]
    SLICE_X39Y42         LUT6 (Prop_lut6_I0_O)        0.313    12.123 r  core_1/cic_inst/mean_avg_power_reg_128_191_21_23_i_2/O
                         net (fo=2, routed)           0.343    12.465    core_1/cic_inst/mean_avg_power_reg_128_191_21_23/DIB
    SLICE_X38Y43         RAMD64E                                      r  core_1/cic_inst/mean_avg_power_reg_128_191_21_23/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      3.750     3.750 r  
    W5                                                0.000     3.750 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     3.750    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.138 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.319    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     6.402 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     7.978    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.069 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1466, routed)        1.445     9.514    core_1/cic_inst/mean_avg_power_reg_128_191_21_23/WCLK
    SLICE_X38Y43         RAMD64E                                      r  core_1/cic_inst/mean_avg_power_reg_128_191_21_23/RAMB/CLK
                         clock pessimism              0.240     9.754    
                         clock uncertainty           -0.066     9.688    
    SLICE_X38Y43         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.335     9.353    core_1/cic_inst/mean_avg_power_reg_128_191_21_23/RAMB
  -------------------------------------------------------------------
                         required time                          9.353    
                         arrival time                         -12.465    
  -------------------------------------------------------------------
                         slack                                 -3.112    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 uart_fifo_tx_inst/uart/shift_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            uart_fifo_tx_inst/uart/tx_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@1.250ns - clk_out2_clk_wiz_0_1 rise@1.250ns)
  Data Path Delay:        0.440ns  (logic 0.141ns (32.069%)  route 0.299ns (67.931%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.351ns = ( 3.601 - 1.250 ) 
    Source Clock Delay      (SCD):    1.804ns = ( 3.054 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     1.476 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     1.917    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.967 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     2.468    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.494 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1466, routed)        0.561     3.054    uart_fifo_tx_inst/uart/CLK
    SLICE_X43Y56         FDPE                                         r  uart_fifo_tx_inst/uart/shift_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y56         FDPE (Prop_fdpe_C_Q)         0.141     3.195 r  uart_fifo_tx_inst/uart/shift_reg_reg[0]/Q
                         net (fo=1, routed)           0.299     3.494    uart_fifo_tx_inst/uart/shift_reg_reg_n_0_[0]
    SLICE_X33Y59         FDPE                                         r  uart_fifo_tx_inst/uart/tx_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     1.664 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     2.145    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.198 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.744    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.773 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1466, routed)        0.828     3.601    uart_fifo_tx_inst/uart/CLK
    SLICE_X33Y59         FDPE                                         r  uart_fifo_tx_inst/uart/tx_reg/C
                         clock pessimism             -0.284     3.317    
                         clock uncertainty            0.066     3.383    
    SLICE_X33Y59         FDPE (Hold_fdpe_C_D)         0.070     3.453    uart_fifo_tx_inst/uart/tx_reg
  -------------------------------------------------------------------
                         required time                         -3.453    
                         arrival time                           3.494    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 core_0/state_machine_inst/pixel_counter_reg[0]_replica_1/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            core_0/cic_inst/cic_states/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@1.250ns - clk_out2_clk_wiz_0_1 rise@1.250ns)
  Data Path Delay:        0.371ns  (logic 0.164ns (44.200%)  route 0.207ns (55.800%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.398ns = ( 3.648 - 1.250 ) 
    Source Clock Delay      (SCD):    1.805ns = ( 3.055 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.532ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     1.476 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     1.917    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.967 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     2.468    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.494 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1466, routed)        0.562     3.055    core_0/state_machine_inst/clk_out2
    SLICE_X56Y85         FDCE                                         r  core_0/state_machine_inst/pixel_counter_reg[0]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y85         FDCE (Prop_fdce_C_Q)         0.164     3.219 r  core_0/state_machine_inst/pixel_counter_reg[0]_replica_1/Q
                         net (fo=1, routed)           0.207     3.426    core_0/cic_inst/cic_states/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[0]_repN_1_alias
    RAMB18_X2Y34         RAMB18E1                                     r  core_0/cic_inst/cic_states/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     1.664 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     2.145    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.198 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.744    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.773 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1466, routed)        0.875     3.648    core_0/cic_inst/cic_states/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y34         RAMB18E1                                     r  core_0/cic_inst/cic_states/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.532     3.116    
                         clock uncertainty            0.066     3.182    
    RAMB18_X2Y34         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     3.365    core_0/cic_inst/cic_states/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -3.365    
                         arrival time                           3.426    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@1.250ns - clk_out2_clk_wiz_0_1 rise@1.250ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.356ns = ( 3.606 - 1.250 ) 
    Source Clock Delay      (SCD):    1.807ns = ( 3.057 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.549ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     1.476 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     1.917    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.967 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     2.468    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.494 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1466, routed)        0.564     3.057    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X44Y45         FDRE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y45         FDRE (Prop_fdre_C_Q)         0.141     3.198 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/Q
                         net (fo=1, routed)           0.058     3.256    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][7]
    SLICE_X44Y45         FDRE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     1.664 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     2.145    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.198 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.744    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.773 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1466, routed)        0.834     3.606    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X44Y45         FDRE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/C
                         clock pessimism             -0.549     3.057    
                         clock uncertainty            0.066     3.123    
    SLICE_X44Y45         FDRE (Hold_fdre_C_D)         0.071     3.194    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]
  -------------------------------------------------------------------
                         required time                         -3.194    
                         arrival time                           3.256    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 core_0/ram1/addra_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            core_0/ram1/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@1.250ns - clk_out2_clk_wiz_0_1 rise@1.250ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.313%)  route 0.227ns (61.687%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.384ns = ( 3.634 - 1.250 ) 
    Source Clock Delay      (SCD):    1.795ns = ( 3.045 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     1.476 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     1.917    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.967 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     2.468    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.494 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1466, routed)        0.552     3.045    core_0/ram1/clk_out2
    SLICE_X48Y73         FDRE                                         r  core_0/ram1/addra_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y73         FDRE (Prop_fdre_C_Q)         0.141     3.186 r  core_0/ram1/addra_reg[10]/Q
                         net (fo=7, routed)           0.227     3.413    core_0/ram1/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[10]
    RAMB18_X1Y28         RAMB18E1                                     r  core_0/ram1/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     1.664 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     2.145    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.198 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.744    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.773 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1466, routed)        0.861     3.634    core_0/ram1/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y28         RAMB18E1                                     r  core_0/ram1/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.533     3.101    
                         clock uncertainty            0.066     3.167    
    RAMB18_X1Y28         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     3.350    core_0/ram1/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -3.350    
                         arrival time                           3.413    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 core_0/ram1/addra_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            core_0/ram1/bram15/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@1.250ns - clk_out2_clk_wiz_0_1 rise@1.250ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.313%)  route 0.227ns (61.687%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.384ns = ( 3.634 - 1.250 ) 
    Source Clock Delay      (SCD):    1.795ns = ( 3.045 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     1.476 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     1.917    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.967 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     2.468    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.494 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1466, routed)        0.552     3.045    core_0/ram1/clk_out2
    SLICE_X48Y73         FDRE                                         r  core_0/ram1/addra_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y73         FDRE (Prop_fdre_C_Q)         0.141     3.186 r  core_0/ram1/addra_reg[10]/Q
                         net (fo=7, routed)           0.227     3.413    core_0/ram1/bram15/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[10]
    RAMB18_X1Y29         RAMB18E1                                     r  core_0/ram1/bram15/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     1.664 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     2.145    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.198 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.744    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.773 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1466, routed)        0.861     3.634    core_0/ram1/bram15/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y29         RAMB18E1                                     r  core_0/ram1/bram15/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.533     3.101    
                         clock uncertainty            0.066     3.167    
    RAMB18_X1Y29         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     3.350    core_0/ram1/bram15/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -3.350    
                         arrival time                           3.413    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@1.250ns - clk_out2_clk_wiz_0_1 rise@1.250ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.355ns = ( 3.605 - 1.250 ) 
    Source Clock Delay      (SCD):    1.806ns = ( 3.056 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.549ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     1.476 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     1.917    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.967 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     2.468    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.494 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1466, routed)        0.563     3.056    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X44Y52         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y52         FDRE (Prop_fdre_C_Q)         0.141     3.197 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/Q
                         net (fo=1, routed)           0.065     3.263    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][0]
    SLICE_X44Y52         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     1.664 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     2.145    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.198 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.744    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.773 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1466, routed)        0.833     3.605    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X44Y52         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/C
                         clock pessimism             -0.549     3.056    
                         clock uncertainty            0.066     3.122    
    SLICE_X44Y52         FDRE (Hold_fdre_C_D)         0.075     3.197    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -3.197    
                         arrival time                           3.263    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@1.250ns - clk_out2_clk_wiz_0_1 rise@1.250ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.354ns = ( 3.604 - 1.250 ) 
    Source Clock Delay      (SCD):    1.805ns = ( 3.055 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.549ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     1.476 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     1.917    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.967 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     2.468    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.494 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1466, routed)        0.562     3.055    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X40Y51         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y51         FDRE (Prop_fdre_C_Q)         0.141     3.196 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/Q
                         net (fo=1, routed)           0.065     3.262    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][6]
    SLICE_X40Y51         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     1.664 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     2.145    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.198 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.744    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.773 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1466, routed)        0.832     3.604    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X40Y51         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/C
                         clock pessimism             -0.549     3.055    
                         clock uncertainty            0.066     3.121    
    SLICE_X40Y51         FDRE (Hold_fdre_C_D)         0.075     3.196    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]
  -------------------------------------------------------------------
                         required time                         -3.196    
                         arrival time                           3.262    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@1.250ns - clk_out2_clk_wiz_0_1 rise@1.250ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.356ns = ( 3.606 - 1.250 ) 
    Source Clock Delay      (SCD):    1.807ns = ( 3.057 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.549ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     1.476 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     1.917    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.967 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     2.468    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.494 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1466, routed)        0.564     3.057    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X44Y45         FDRE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y45         FDRE (Prop_fdre_C_Q)         0.141     3.198 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/Q
                         net (fo=1, routed)           0.065     3.263    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][6]
    SLICE_X44Y45         FDRE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     1.664 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     2.145    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.198 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.744    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.773 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1466, routed)        0.834     3.606    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X44Y45         FDRE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/C
                         clock pessimism             -0.549     3.057    
                         clock uncertainty            0.066     3.123    
    SLICE_X44Y45         FDRE (Hold_fdre_C_D)         0.075     3.198    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]
  -------------------------------------------------------------------
                         required time                         -3.198    
                         arrival time                           3.263    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@1.250ns - clk_out2_clk_wiz_0_1 rise@1.250ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.356ns = ( 3.606 - 1.250 ) 
    Source Clock Delay      (SCD):    1.807ns = ( 3.057 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.549ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     1.476 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     1.917    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.967 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     2.468    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.494 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1466, routed)        0.564     3.057    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X45Y46         FDCE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y46         FDCE (Prop_fdce_C_Q)         0.141     3.198 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[5]/Q
                         net (fo=2, routed)           0.067     3.265    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[7]_0[5]
    SLICE_X45Y46         FDCE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     1.664 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     2.145    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.198 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.744    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.773 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1466, routed)        0.834     3.606    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X45Y46         FDCE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]/C
                         clock pessimism             -0.549     3.057    
                         clock uncertainty            0.066     3.123    
    SLICE_X45Y46         FDCE (Hold_fdce_C_D)         0.076     3.199    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.199    
                         arrival time                           3.265    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 core_0/ram1/addra_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            core_0/ram1/bram15/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@1.250ns - clk_out2_clk_wiz_0_1 rise@1.250ns)
  Data Path Delay:        0.394ns  (logic 0.141ns (35.771%)  route 0.253ns (64.229%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.384ns = ( 3.634 - 1.250 ) 
    Source Clock Delay      (SCD):    1.793ns = ( 3.043 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.513ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     1.476 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     1.917    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.967 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     2.468    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.494 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1466, routed)        0.550     3.043    core_0/ram1/clk_out2
    SLICE_X47Y73         FDRE                                         r  core_0/ram1/addra_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y73         FDRE (Prop_fdre_C_Q)         0.141     3.184 r  core_0/ram1/addra_reg[6]/Q
                         net (fo=7, routed)           0.253     3.437    core_0/ram1/bram15/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[6]
    RAMB18_X1Y29         RAMB18E1                                     r  core_0/ram1/bram15/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     1.664 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     2.145    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.198 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.744    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.773 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1466, routed)        0.861     3.634    core_0/ram1/bram15/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y29         RAMB18E1                                     r  core_0/ram1/bram15/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.513     3.121    
                         clock uncertainty            0.066     3.187    
    RAMB18_X1Y29         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     3.370    core_0/ram1/bram15/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -3.370    
                         arrival time                           3.437    
  -------------------------------------------------------------------
                         slack                                  0.068    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       80.036ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.149ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             80.036ns  (required time - arrival time)
  Source:                 clock_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.625ns period=81.250ns})
  Destination:            clock_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.625ns period=81.250ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.250ns  (clk_out1_clk_wiz_0_1 rise@81.250ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.175ns  (logic 0.642ns (54.627%)  route 0.533ns (45.373%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.753ns = ( 87.003 - 81.250 ) 
    Source Clock Delay      (SCD):    6.101ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.799 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655     4.455    clock_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.551 r  clock_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.550     6.101    clock1228
    SLICE_X54Y82         FDRE                                         r  clock_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y82         FDRE (Prop_fdre_C_Q)         0.518     6.619 f  clock_reg/Q
                         net (fo=2, routed)           0.533     7.152    clock
    SLICE_X54Y82         LUT1 (Prop_lut1_I0_O)        0.124     7.276 r  clock_i_1/O
                         net (fo=1, routed)           0.000     7.276    p_0_in
    SLICE_X54Y82         FDRE                                         r  clock_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     81.250    81.250 r  
    W5                                                0.000    81.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    81.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.638 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    83.819    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    83.902 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    85.478    clock_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    85.569 r  clock_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.434    87.003    clock1228
    SLICE_X54Y82         FDRE                                         r  clock_reg/C
                         clock pessimism              0.348    87.351    
                         clock uncertainty           -0.116    87.235    
    SLICE_X54Y82         FDRE (Setup_fdre_C_D)        0.077    87.312    clock_reg
  -------------------------------------------------------------------
                         required time                         87.312    
                         arrival time                          -7.276    
  -------------------------------------------------------------------
                         slack                                 80.036    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 clock_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.625ns period=81.250ns})
  Destination:            clock_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.625ns period=81.250ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.349ns
    Source Clock Delay      (SCD):    1.801ns
    Clock Pessimism Removal (CPR):    0.548ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     1.218    clock_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.244 r  clock_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.558     1.801    clock1228
    SLICE_X54Y82         FDRE                                         r  clock_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y82         FDRE (Prop_fdre_C_Q)         0.164     1.965 f  clock_reg/Q
                         net (fo=2, routed)           0.175     2.140    clock
    SLICE_X54Y82         LUT1 (Prop_lut1_I0_O)        0.045     2.185 r  clock_i_1/O
                         net (fo=1, routed)           0.000     2.185    p_0_in
    SLICE_X54Y82         FDRE                                         r  clock_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.948 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546     1.494    clock_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.523 r  clock_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.826     2.349    clock1228
    SLICE_X54Y82         FDRE                                         r  clock_reg/C
                         clock pessimism             -0.548     1.801    
                         clock uncertainty            0.116     1.917    
    SLICE_X54Y82         FDRE (Hold_fdre_C_D)         0.120     2.037    clock_reg
  -------------------------------------------------------------------
                         required time                         -2.037    
                         arrival time                           2.185    
  -------------------------------------------------------------------
                         slack                                  0.149    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack      998.816ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             998.816ns  (required time - arrival time)
  Source:                 output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.962ns  (logic 0.419ns (43.577%)  route 0.543ns (56.423%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y46         FDRE                         0.000     0.000 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X48Y46         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.543     0.962    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X46Y47         FDRE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X46Y47         FDRE (Setup_fdre_C_D)       -0.222   999.778    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                        999.778    
                         arrival time                          -0.962    
  -------------------------------------------------------------------
                         slack                                998.816    

Slack (MET) :             998.834ns  (required time - arrival time)
  Source:                 output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.949ns  (logic 0.419ns (44.171%)  route 0.530ns (55.829%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y46         FDRE                         0.000     0.000 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X48Y46         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.530     0.949    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X46Y46         FDRE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X46Y46         FDRE (Setup_fdre_C_D)       -0.217   999.783    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                        999.783    
                         arrival time                          -0.949    
  -------------------------------------------------------------------
                         slack                                998.834    

Slack (MET) :             998.838ns  (required time - arrival time)
  Source:                 output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.944ns  (logic 0.419ns (44.390%)  route 0.525ns (55.610%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y45         FDRE                         0.000     0.000 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X48Y45         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.525     0.944    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X46Y45         FDRE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X46Y45         FDRE (Setup_fdre_C_D)       -0.218   999.782    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                        999.782    
                         arrival time                          -0.944    
  -------------------------------------------------------------------
                         slack                                998.838    

Slack (MET) :             998.851ns  (required time - arrival time)
  Source:                 dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.927ns  (logic 0.419ns (45.195%)  route 0.508ns (54.805%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y51         FDRE                         0.000     0.000 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X39Y51         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.508     0.927    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X38Y51         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X38Y51         FDRE (Setup_fdre_C_D)       -0.222   999.778    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                        999.778    
                         arrival time                          -0.927    
  -------------------------------------------------------------------
                         slack                                998.851    

Slack (MET) :             998.875ns  (required time - arrival time)
  Source:                 dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.905ns  (logic 0.419ns (46.293%)  route 0.486ns (53.707%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDRE                         0.000     0.000 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X37Y50         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.486     0.905    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X38Y50         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X38Y50         FDRE (Setup_fdre_C_D)       -0.220   999.780    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                        999.780    
                         arrival time                          -0.905    
  -------------------------------------------------------------------
                         slack                                998.875    

Slack (MET) :             998.919ns  (required time - arrival time)
  Source:                 output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.986ns  (logic 0.456ns (46.251%)  route 0.530ns (53.749%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y45         FDRE                         0.000     0.000 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X48Y45         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.530     0.986    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[6]
    SLICE_X44Y45         FDRE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X44Y45         FDRE (Setup_fdre_C_D)       -0.095   999.905    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                        999.905    
                         arrival time                          -0.986    
  -------------------------------------------------------------------
                         slack                                998.919    

Slack (MET) :             998.968ns  (required time - arrival time)
  Source:                 output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.985ns  (logic 0.456ns (46.294%)  route 0.529ns (53.706%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y46         FDRE                         0.000     0.000 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X48Y46         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.529     0.985    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X46Y46         FDRE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X46Y46         FDRE (Setup_fdre_C_D)       -0.047   999.953    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                        999.953    
                         arrival time                          -0.985    
  -------------------------------------------------------------------
                         slack                                998.968    

Slack (MET) :             998.968ns  (required time - arrival time)
  Source:                 output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.985ns  (logic 0.456ns (46.294%)  route 0.529ns (53.706%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y45         FDRE                         0.000     0.000 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X48Y45         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.529     0.985    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X46Y45         FDRE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X46Y45         FDRE (Setup_fdre_C_D)       -0.047   999.953    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                        999.953    
                         arrival time                          -0.985    
  -------------------------------------------------------------------
                         slack                                998.968    

Slack (MET) :             999.007ns  (required time - arrival time)
  Source:                 output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.900ns  (logic 0.456ns (50.666%)  route 0.444ns (49.334%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y44         FDRE                         0.000     0.000 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X44Y44         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.444     0.900    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X44Y45         FDRE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X44Y45         FDRE (Setup_fdre_C_D)       -0.093   999.907    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                        999.907    
                         arrival time                          -0.900    
  -------------------------------------------------------------------
                         slack                                999.007    

Slack (MET) :             999.026ns  (required time - arrival time)
  Source:                 dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.929ns  (logic 0.456ns (49.093%)  route 0.473ns (50.907%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDRE                         0.000     0.000 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X37Y50         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.473     0.929    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X38Y50         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X38Y50         FDRE (Setup_fdre_C_D)       -0.045   999.955    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                        999.955    
                         arrival time                          -0.929    
  -------------------------------------------------------------------
                         slack                                999.026    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0_1

Setup :         3567  Failing Endpoints,  Worst Slack       -3.236ns,  Total Violation    -4175.193ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.041ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.236ns  (required time - arrival time)
  Source:                 core_0/state_machine_inst/pixel_counter_reg[0]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            core_0/cic_inst/mean_avg_power_reg_0_63_21_23/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0_1 rise@3.750ns - clk_out2_clk_wiz_0 rise@1.250ns)
  Data Path Delay:        5.301ns  (logic 2.108ns (39.764%)  route 3.193ns (60.236%))
  Logic Levels:           9  (CARRY4=6 LUT3=1 LUT6=1 RAMD64E=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.742ns = ( 9.492 - 3.750 ) 
    Source Clock Delay      (SCD):    6.086ns = ( 7.336 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     2.708 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     3.961    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.049 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655     5.705    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.801 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1466, routed)        1.535     7.336    core_0/state_machine_inst/clk_out2
    SLICE_X45Y74         FDCE                                         r  core_0/state_machine_inst/pixel_counter_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y74         FDCE (Prop_fdce_C_Q)         0.456     7.792 r  core_0/state_machine_inst/pixel_counter_reg[0]_replica/Q
                         net (fo=55, routed)          1.239     9.031    core_0/cic_inst/mean_avg_power_reg_64_127_3_5/ADDRC0
    SLICE_X42Y73         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     9.155 r  core_0/cic_inst/mean_avg_power_reg_64_127_3_5/RAMC/O
                         net (fo=3, routed)           0.580     9.735    core_0/cic_inst/mean_avg_power_reg_64_127_3_5_n_2
    SLICE_X40Y73         LUT3 (Prop_lut3_I0_O)        0.124     9.859 r  core_0/cic_inst/__1/e_data[3]_i_2/O
                         net (fo=1, routed)           0.519    10.378    core_0/cic_inst/e_data2[5]
    SLICE_X41Y73         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.763 r  core_0/cic_inst/e_data_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.763    core_0/cic_inst/e_data_reg[3]_i_1_n_0
    SLICE_X41Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.877 r  core_0/cic_inst/e_data_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.886    core_0/cic_inst/e_data_reg[7]_i_1_n_0
    SLICE_X41Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.000 r  core_0/cic_inst/e_data_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.000    core_0/cic_inst/e_data_reg[11]_i_1_n_0
    SLICE_X41Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.114 r  core_0/cic_inst/e_data_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.114    core_0/cic_inst/e_data_reg[15]_i_1_n_0
    SLICE_X41Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.228 r  core_0/cic_inst/e_data_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.228    core_0/cic_inst/e_data_reg[19]_i_1_n_0
    SLICE_X41Y78         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    11.478 r  core_0/cic_inst/e_data_reg[22]_i_1/CO[2]
                         net (fo=2, routed)           0.304    11.782    core_0/cic_inst/e_data0[22]
    SLICE_X39Y78         LUT6 (Prop_lut6_I0_O)        0.313    12.095 r  core_0/cic_inst/mean_avg_power_reg_0_63_21_23_i_2/O
                         net (fo=2, routed)           0.542    12.637    core_0/cic_inst/mean_avg_power_reg_0_63_21_23/DIB
    SLICE_X38Y78         RAMD64E                                      r  core_0/cic_inst/mean_avg_power_reg_0_63_21_23/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      3.750     3.750 r  
    W5                                                0.000     3.750 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     3.750    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.138 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.319    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     6.402 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     7.978    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.069 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1466, routed)        1.423     9.492    core_0/cic_inst/mean_avg_power_reg_0_63_21_23/WCLK
    SLICE_X38Y78         RAMD64E                                      r  core_0/cic_inst/mean_avg_power_reg_0_63_21_23/RAMB/CLK
                         clock pessimism              0.310     9.802    
                         clock uncertainty           -0.066     9.736    
    SLICE_X38Y78         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.335     9.401    core_0/cic_inst/mean_avg_power_reg_0_63_21_23/RAMB
  -------------------------------------------------------------------
                         required time                          9.401    
                         arrival time                         -12.637    
  -------------------------------------------------------------------
                         slack                                 -3.236    

Slack (VIOLATED) :        -3.175ns  (required time - arrival time)
  Source:                 core_1/state_machine_inst/pixel_counter_reg[1]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            core_1/cic_inst/mean_avg_power_reg_128_191_15_17/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0_1 rise@3.750ns - clk_out2_clk_wiz_0 rise@1.250ns)
  Data Path Delay:        5.170ns  (logic 1.968ns (38.069%)  route 3.202ns (61.931%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT6=1 RAMD64E=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.762ns = ( 9.512 - 3.750 ) 
    Source Clock Delay      (SCD):    6.111ns = ( 7.361 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     2.708 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     3.961    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.049 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655     5.705    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.801 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1466, routed)        1.560     7.361    core_1/state_machine_inst/clk_out2
    SLICE_X35Y37         FDCE                                         r  core_1/state_machine_inst/pixel_counter_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y37         FDCE (Prop_fdce_C_Q)         0.456     7.817 r  core_1/state_machine_inst/pixel_counter_reg[1]_replica/Q
                         net (fo=28, routed)          1.183     9.000    core_1/cic_inst/mean_avg_power_reg_128_191_9_11/ADDRA1
    SLICE_X34Y39         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     9.124 r  core_1/cic_inst/mean_avg_power_reg_128_191_9_11/RAMA/O
                         net (fo=3, routed)           0.485     9.609    core_1/cic_inst/mean_avg_power_reg_128_191_9_11_n_0
    SLICE_X35Y38         LUT3 (Prop_lut3_I2_O)        0.124     9.733 r  core_1/cic_inst/__1/e_data[7]_i_2/O
                         net (fo=1, routed)           0.621    10.355    core_1/cic_inst/e_data2[9]
    SLICE_X37Y38         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.740 r  core_1/cic_inst/e_data_reg[7]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.740    core_1/cic_inst/e_data_reg[7]_i_1__0_n_0
    SLICE_X37Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.854 r  core_1/cic_inst/e_data_reg[11]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.854    core_1/cic_inst/e_data_reg[11]_i_1__0_n_0
    SLICE_X37Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.968 r  core_1/cic_inst/e_data_reg[15]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.968    core_1/cic_inst/e_data_reg[15]_i_1__0_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    11.316 r  core_1/cic_inst/e_data_reg[19]_i_1__0/O[1]
                         net (fo=2, routed)           0.429    11.744    core_1/cic_inst/e_data0[17]
    SLICE_X39Y41         LUT6 (Prop_lut6_I0_O)        0.303    12.047 r  core_1/cic_inst/mean_avg_power_reg_128_191_15_17_i_3/O
                         net (fo=2, routed)           0.483    12.531    core_1/cic_inst/mean_avg_power_reg_128_191_15_17/DIC
    SLICE_X38Y40         RAMD64E                                      r  core_1/cic_inst/mean_avg_power_reg_128_191_15_17/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      3.750     3.750 r  
    W5                                                0.000     3.750 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     3.750    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.138 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.319    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     6.402 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     7.978    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.069 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1466, routed)        1.443     9.512    core_1/cic_inst/mean_avg_power_reg_128_191_15_17/WCLK
    SLICE_X38Y40         RAMD64E                                      r  core_1/cic_inst/mean_avg_power_reg_128_191_15_17/RAMC/CLK
                         clock pessimism              0.240     9.752    
                         clock uncertainty           -0.066     9.686    
    SLICE_X38Y40         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.331     9.355    core_1/cic_inst/mean_avg_power_reg_128_191_15_17/RAMC
  -------------------------------------------------------------------
                         required time                          9.355    
                         arrival time                         -12.531    
  -------------------------------------------------------------------
                         slack                                 -3.175    

Slack (VIOLATED) :        -3.169ns  (required time - arrival time)
  Source:                 core_0/state_machine_inst/pixel_counter_reg[0]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            core_0/cic_inst/mean_avg_power_reg_0_63_21_23/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0_1 rise@3.750ns - clk_out2_clk_wiz_0 rise@1.250ns)
  Data Path Delay:        5.242ns  (logic 2.196ns (41.889%)  route 3.046ns (58.111%))
  Logic Levels:           9  (CARRY4=6 LUT3=1 LUT6=1 RAMD64E=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.742ns = ( 9.492 - 3.750 ) 
    Source Clock Delay      (SCD):    6.086ns = ( 7.336 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     2.708 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     3.961    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.049 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655     5.705    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.801 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1466, routed)        1.535     7.336    core_0/state_machine_inst/clk_out2
    SLICE_X45Y74         FDCE                                         r  core_0/state_machine_inst/pixel_counter_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y74         FDCE (Prop_fdce_C_Q)         0.456     7.792 r  core_0/state_machine_inst/pixel_counter_reg[0]_replica/Q
                         net (fo=55, routed)          1.239     9.031    core_0/cic_inst/mean_avg_power_reg_64_127_3_5/ADDRC0
    SLICE_X42Y73         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     9.155 r  core_0/cic_inst/mean_avg_power_reg_64_127_3_5/RAMC/O
                         net (fo=3, routed)           0.580     9.735    core_0/cic_inst/mean_avg_power_reg_64_127_3_5_n_2
    SLICE_X40Y73         LUT3 (Prop_lut3_I0_O)        0.124     9.859 r  core_0/cic_inst/__1/e_data[3]_i_2/O
                         net (fo=1, routed)           0.519    10.378    core_0/cic_inst/e_data2[5]
    SLICE_X41Y73         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.763 r  core_0/cic_inst/e_data_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.763    core_0/cic_inst/e_data_reg[3]_i_1_n_0
    SLICE_X41Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.877 r  core_0/cic_inst/e_data_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.886    core_0/cic_inst/e_data_reg[7]_i_1_n_0
    SLICE_X41Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.000 r  core_0/cic_inst/e_data_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.000    core_0/cic_inst/e_data_reg[11]_i_1_n_0
    SLICE_X41Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.114 r  core_0/cic_inst/e_data_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.114    core_0/cic_inst/e_data_reg[15]_i_1_n_0
    SLICE_X41Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.228 r  core_0/cic_inst/e_data_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.228    core_0/cic_inst/e_data_reg[19]_i_1_n_0
    SLICE_X41Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    11.576 r  core_0/cic_inst/e_data_reg[22]_i_1/O[1]
                         net (fo=2, routed)           0.309    11.886    core_0/cic_inst/e_data0[21]
    SLICE_X39Y78         LUT6 (Prop_lut6_I0_O)        0.303    12.189 r  core_0/cic_inst/mean_avg_power_reg_0_63_21_23_i_1/O
                         net (fo=2, routed)           0.390    12.578    core_0/cic_inst/mean_avg_power_reg_0_63_21_23/DIA
    SLICE_X38Y78         RAMD64E                                      r  core_0/cic_inst/mean_avg_power_reg_0_63_21_23/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      3.750     3.750 r  
    W5                                                0.000     3.750 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     3.750    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.138 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.319    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     6.402 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     7.978    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.069 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1466, routed)        1.423     9.492    core_0/cic_inst/mean_avg_power_reg_0_63_21_23/WCLK
    SLICE_X38Y78         RAMD64E                                      r  core_0/cic_inst/mean_avg_power_reg_0_63_21_23/RAMA/CLK
                         clock pessimism              0.310     9.802    
                         clock uncertainty           -0.066     9.736    
    SLICE_X38Y78         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.327     9.409    core_0/cic_inst/mean_avg_power_reg_0_63_21_23/RAMA
  -------------------------------------------------------------------
                         required time                          9.409    
                         arrival time                         -12.578    
  -------------------------------------------------------------------
                         slack                                 -3.169    

Slack (VIOLATED) :        -3.162ns  (required time - arrival time)
  Source:                 core_0/state_machine_inst/pixel_counter_reg[0]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            core_0/cic_inst/mean_avg_power_reg_64_127_18_20/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0_1 rise@3.750ns - clk_out2_clk_wiz_0 rise@1.250ns)
  Data Path Delay:        5.237ns  (logic 1.989ns (37.978%)  route 3.248ns (62.022%))
  Logic Levels:           8  (CARRY4=5 LUT3=1 LUT6=1 RAMD64E=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.744ns = ( 9.494 - 3.750 ) 
    Source Clock Delay      (SCD):    6.086ns = ( 7.336 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     2.708 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     3.961    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.049 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655     5.705    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.801 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1466, routed)        1.535     7.336    core_0/state_machine_inst/clk_out2
    SLICE_X45Y74         FDCE                                         r  core_0/state_machine_inst/pixel_counter_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y74         FDCE (Prop_fdce_C_Q)         0.456     7.792 r  core_0/state_machine_inst/pixel_counter_reg[0]_replica/Q
                         net (fo=55, routed)          1.239     9.031    core_0/cic_inst/mean_avg_power_reg_64_127_3_5/ADDRC0
    SLICE_X42Y73         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     9.155 r  core_0/cic_inst/mean_avg_power_reg_64_127_3_5/RAMC/O
                         net (fo=3, routed)           0.580     9.735    core_0/cic_inst/mean_avg_power_reg_64_127_3_5_n_2
    SLICE_X40Y73         LUT3 (Prop_lut3_I0_O)        0.124     9.859 r  core_0/cic_inst/__1/e_data[3]_i_2/O
                         net (fo=1, routed)           0.519    10.378    core_0/cic_inst/e_data2[5]
    SLICE_X41Y73         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.763 r  core_0/cic_inst/e_data_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.763    core_0/cic_inst/e_data_reg[3]_i_1_n_0
    SLICE_X41Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.877 r  core_0/cic_inst/e_data_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.886    core_0/cic_inst/e_data_reg[7]_i_1_n_0
    SLICE_X41Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.000 r  core_0/cic_inst/e_data_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.000    core_0/cic_inst/e_data_reg[11]_i_1_n_0
    SLICE_X41Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.114 r  core_0/cic_inst/e_data_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.114    core_0/cic_inst/e_data_reg[15]_i_1_n_0
    SLICE_X41Y77         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    11.370 r  core_0/cic_inst/e_data_reg[19]_i_1/O[2]
                         net (fo=2, routed)           0.425    11.796    core_0/cic_inst/e_data0[18]
    SLICE_X40Y78         LUT6 (Prop_lut6_I0_O)        0.302    12.098 r  core_0/cic_inst/mean_avg_power_reg_0_63_18_20_i_1/O
                         net (fo=2, routed)           0.475    12.573    core_0/cic_inst/mean_avg_power_reg_64_127_18_20/DIA
    SLICE_X42Y78         RAMD64E                                      r  core_0/cic_inst/mean_avg_power_reg_64_127_18_20/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      3.750     3.750 r  
    W5                                                0.000     3.750 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     3.750    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.138 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.319    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     6.402 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     7.978    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.069 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1466, routed)        1.425     9.494    core_0/cic_inst/mean_avg_power_reg_64_127_18_20/WCLK
    SLICE_X42Y78         RAMD64E                                      r  core_0/cic_inst/mean_avg_power_reg_64_127_18_20/RAMA/CLK
                         clock pessimism              0.310     9.804    
                         clock uncertainty           -0.066     9.738    
    SLICE_X42Y78         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.327     9.411    core_0/cic_inst/mean_avg_power_reg_64_127_18_20/RAMA
  -------------------------------------------------------------------
                         required time                          9.411    
                         arrival time                         -12.573    
  -------------------------------------------------------------------
                         slack                                 -3.162    

Slack (VIOLATED) :        -3.131ns  (required time - arrival time)
  Source:                 core_0/state_machine_inst/pixel_counter_reg[0]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            core_0/cic_inst/mean_avg_power_reg_64_127_15_17/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0_1 rise@3.750ns - clk_out2_clk_wiz_0 rise@1.250ns)
  Data Path Delay:        5.204ns  (logic 1.952ns (37.508%)  route 3.252ns (62.492%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT6=1 RAMD64E=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.742ns = ( 9.492 - 3.750 ) 
    Source Clock Delay      (SCD):    6.086ns = ( 7.336 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     2.708 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     3.961    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.049 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655     5.705    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.801 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1466, routed)        1.535     7.336    core_0/state_machine_inst/clk_out2
    SLICE_X45Y74         FDCE                                         r  core_0/state_machine_inst/pixel_counter_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y74         FDCE (Prop_fdce_C_Q)         0.456     7.792 r  core_0/state_machine_inst/pixel_counter_reg[0]_replica/Q
                         net (fo=55, routed)          1.239     9.031    core_0/cic_inst/mean_avg_power_reg_64_127_3_5/ADDRC0
    SLICE_X42Y73         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     9.155 r  core_0/cic_inst/mean_avg_power_reg_64_127_3_5/RAMC/O
                         net (fo=3, routed)           0.580     9.735    core_0/cic_inst/mean_avg_power_reg_64_127_3_5_n_2
    SLICE_X40Y73         LUT3 (Prop_lut3_I0_O)        0.124     9.859 r  core_0/cic_inst/__1/e_data[3]_i_2/O
                         net (fo=1, routed)           0.519    10.378    core_0/cic_inst/e_data2[5]
    SLICE_X41Y73         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.763 r  core_0/cic_inst/e_data_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.763    core_0/cic_inst/e_data_reg[3]_i_1_n_0
    SLICE_X41Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.877 r  core_0/cic_inst/e_data_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.886    core_0/cic_inst/e_data_reg[7]_i_1_n_0
    SLICE_X41Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.000 r  core_0/cic_inst/e_data_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.000    core_0/cic_inst/e_data_reg[11]_i_1_n_0
    SLICE_X41Y76         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    11.329 r  core_0/cic_inst/e_data_reg[15]_i_1/O[3]
                         net (fo=2, routed)           0.419    11.749    core_0/cic_inst/e_data0[15]
    SLICE_X40Y77         LUT6 (Prop_lut6_I0_O)        0.306    12.055 r  core_0/cic_inst/mean_avg_power_reg_0_63_15_17_i_1/O
                         net (fo=2, routed)           0.486    12.540    core_0/cic_inst/mean_avg_power_reg_64_127_15_17/DIA
    SLICE_X42Y77         RAMD64E                                      r  core_0/cic_inst/mean_avg_power_reg_64_127_15_17/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      3.750     3.750 r  
    W5                                                0.000     3.750 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     3.750    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.138 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.319    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     6.402 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     7.978    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.069 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1466, routed)        1.423     9.492    core_0/cic_inst/mean_avg_power_reg_64_127_15_17/WCLK
    SLICE_X42Y77         RAMD64E                                      r  core_0/cic_inst/mean_avg_power_reg_64_127_15_17/RAMA/CLK
                         clock pessimism              0.310     9.802    
                         clock uncertainty           -0.066     9.736    
    SLICE_X42Y77         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.327     9.409    core_0/cic_inst/mean_avg_power_reg_64_127_15_17/RAMA
  -------------------------------------------------------------------
                         required time                          9.409    
                         arrival time                         -12.540    
  -------------------------------------------------------------------
                         slack                                 -3.131    

Slack (VIOLATED) :        -3.130ns  (required time - arrival time)
  Source:                 core_0/state_machine_inst/pixel_counter_reg[0]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            core_0/cic_inst/mean_avg_power_reg_64_127_18_20/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0_1 rise@3.750ns - clk_out2_clk_wiz_0 rise@1.250ns)
  Data Path Delay:        5.197ns  (logic 2.066ns (39.754%)  route 3.131ns (60.246%))
  Logic Levels:           8  (CARRY4=5 LUT3=1 LUT6=1 RAMD64E=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.744ns = ( 9.494 - 3.750 ) 
    Source Clock Delay      (SCD):    6.086ns = ( 7.336 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     2.708 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     3.961    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.049 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655     5.705    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.801 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1466, routed)        1.535     7.336    core_0/state_machine_inst/clk_out2
    SLICE_X45Y74         FDCE                                         r  core_0/state_machine_inst/pixel_counter_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y74         FDCE (Prop_fdce_C_Q)         0.456     7.792 r  core_0/state_machine_inst/pixel_counter_reg[0]_replica/Q
                         net (fo=55, routed)          1.239     9.031    core_0/cic_inst/mean_avg_power_reg_64_127_3_5/ADDRC0
    SLICE_X42Y73         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     9.155 r  core_0/cic_inst/mean_avg_power_reg_64_127_3_5/RAMC/O
                         net (fo=3, routed)           0.580     9.735    core_0/cic_inst/mean_avg_power_reg_64_127_3_5_n_2
    SLICE_X40Y73         LUT3 (Prop_lut3_I0_O)        0.124     9.859 r  core_0/cic_inst/__1/e_data[3]_i_2/O
                         net (fo=1, routed)           0.519    10.378    core_0/cic_inst/e_data2[5]
    SLICE_X41Y73         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.763 r  core_0/cic_inst/e_data_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.763    core_0/cic_inst/e_data_reg[3]_i_1_n_0
    SLICE_X41Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.877 r  core_0/cic_inst/e_data_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.886    core_0/cic_inst/e_data_reg[7]_i_1_n_0
    SLICE_X41Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.000 r  core_0/cic_inst/e_data_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.000    core_0/cic_inst/e_data_reg[11]_i_1_n_0
    SLICE_X41Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.114 r  core_0/cic_inst/e_data_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.114    core_0/cic_inst/e_data_reg[15]_i_1_n_0
    SLICE_X41Y77         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    11.443 r  core_0/cic_inst/e_data_reg[19]_i_1/O[3]
                         net (fo=2, routed)           0.307    11.750    core_0/cic_inst/e_data0[19]
    SLICE_X40Y78         LUT6 (Prop_lut6_I0_O)        0.306    12.056 r  core_0/cic_inst/mean_avg_power_reg_0_63_18_20_i_2/O
                         net (fo=2, routed)           0.477    12.533    core_0/cic_inst/mean_avg_power_reg_64_127_18_20/DIB
    SLICE_X42Y78         RAMD64E                                      r  core_0/cic_inst/mean_avg_power_reg_64_127_18_20/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      3.750     3.750 r  
    W5                                                0.000     3.750 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     3.750    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.138 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.319    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     6.402 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     7.978    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.069 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1466, routed)        1.425     9.494    core_0/cic_inst/mean_avg_power_reg_64_127_18_20/WCLK
    SLICE_X42Y78         RAMD64E                                      r  core_0/cic_inst/mean_avg_power_reg_64_127_18_20/RAMB/CLK
                         clock pessimism              0.310     9.804    
                         clock uncertainty           -0.066     9.738    
    SLICE_X42Y78         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.335     9.403    core_0/cic_inst/mean_avg_power_reg_64_127_18_20/RAMB
  -------------------------------------------------------------------
                         required time                          9.403    
                         arrival time                         -12.533    
  -------------------------------------------------------------------
                         slack                                 -3.130    

Slack (VIOLATED) :        -3.123ns  (required time - arrival time)
  Source:                 core_1/ram1/i__carry_i_27__0_psbram/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            core_1/cic_inst/u_integrator_0/out_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0_1 rise@3.750ns - clk_out2_clk_wiz_0 rise@1.250ns)
  Data Path Delay:        5.515ns  (logic 2.264ns (41.053%)  route 3.251ns (58.947%))
  Logic Levels:           11  (CARRY4=6 LUT3=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.754ns = ( 9.504 - 3.750 ) 
    Source Clock Delay      (SCD):    6.098ns = ( 7.348 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     2.708 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     3.961    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.049 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655     5.705    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.801 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1466, routed)        1.547     7.348    core_1/ram1/clk_out2
    SLICE_X33Y23         FDRE                                         r  core_1/ram1/i__carry_i_27__0_psbram/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y23         FDRE (Prop_fdre_C_Q)         0.456     7.804 r  core_1/ram1/i__carry_i_27__0_psbram/Q
                         net (fo=2, routed)           0.578     8.383    core_1/ram1/ram_out[15]
    SLICE_X31Y23         LUT3 (Prop_lut3_I0_O)        0.124     8.507 r  core_1/ram1/i__carry_i_27__0/O
                         net (fo=4, routed)           0.672     9.179    core_1/ram1/i__carry_i_27__0_n_0
    SLICE_X32Y24         LUT5 (Prop_lut5_I1_O)        0.124     9.303 r  core_1/ram1/i__carry_i_24__0/O
                         net (fo=3, routed)           0.640     9.942    core_1/ram1/i__carry_i_24__0_n_0
    SLICE_X33Y24         LUT3 (Prop_lut3_I0_O)        0.124    10.066 f  core_1/ram1/i__carry_i_25__0/O
                         net (fo=3, routed)           0.462    10.529    core_1/ram1/i__carry_i_25__0_n_0
    SLICE_X35Y25         LUT3 (Prop_lut3_I0_O)        0.124    10.653 r  core_1/ram1/i__carry_i_10__0/O
                         net (fo=2, routed)           0.434    11.086    core_1/state_machine_inst/out_reg[4]_3
    SLICE_X34Y26         LUT6 (Prop_lut6_I0_O)        0.124    11.210 r  core_1/state_machine_inst/i__carry_i_2__0/O
                         net (fo=1, routed)           0.465    11.675    core_1/cic_inst/DI[2]
    SLICE_X36Y26         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    12.073 r  core_1/cic_inst/i_/i_/i__carry/CO[3]
                         net (fo=1, routed)           0.000    12.073    core_1/cic_inst/i_/i_/i__carry_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.187 r  core_1/cic_inst/i_/i_/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.187    core_1/cic_inst/i_/i_/i__carry__0_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.301 r  core_1/cic_inst/i_/i_/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.301    core_1/cic_inst/i_/i_/i__carry__1_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.415 r  core_1/cic_inst/i_/i_/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.415    core_1/cic_inst/i_/i_/i__carry__2_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.529 r  core_1/cic_inst/i_/i_/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.529    core_1/cic_inst/i_/i_/i__carry__3_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.863 r  core_1/cic_inst/i_/i_/i__carry__4/O[1]
                         net (fo=1, routed)           0.000    12.863    core_1/cic_inst/u_integrator_0/out_reg[23]_1[1]
    SLICE_X36Y31         FDCE                                         r  core_1/cic_inst/u_integrator_0/out_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      3.750     3.750 r  
    W5                                                0.000     3.750 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     3.750    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.138 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.319    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     6.402 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     7.978    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.069 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1466, routed)        1.435     9.504    core_1/cic_inst/u_integrator_0/clk_out2
    SLICE_X36Y31         FDCE                                         r  core_1/cic_inst/u_integrator_0/out_reg[22]/C
                         clock pessimism              0.240     9.744    
                         clock uncertainty           -0.066     9.678    
    SLICE_X36Y31         FDCE (Setup_fdce_C_D)        0.062     9.740    core_1/cic_inst/u_integrator_0/out_reg[22]
  -------------------------------------------------------------------
                         required time                          9.740    
                         arrival time                         -12.863    
  -------------------------------------------------------------------
                         slack                                 -3.123    

Slack (VIOLATED) :        -3.123ns  (required time - arrival time)
  Source:                 core_0/state_machine_inst/pixel_counter_reg[0]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            core_0/cic_inst/mean_avg_power_reg_64_127_18_20/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0_1 rise@3.750ns - clk_out2_clk_wiz_0 rise@1.250ns)
  Data Path Delay:        5.194ns  (logic 2.079ns (40.030%)  route 3.115ns (59.970%))
  Logic Levels:           9  (CARRY4=6 LUT3=1 LUT6=1 RAMD64E=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.744ns = ( 9.494 - 3.750 ) 
    Source Clock Delay      (SCD):    6.086ns = ( 7.336 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     2.708 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     3.961    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.049 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655     5.705    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.801 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1466, routed)        1.535     7.336    core_0/state_machine_inst/clk_out2
    SLICE_X45Y74         FDCE                                         r  core_0/state_machine_inst/pixel_counter_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y74         FDCE (Prop_fdce_C_Q)         0.456     7.792 r  core_0/state_machine_inst/pixel_counter_reg[0]_replica/Q
                         net (fo=55, routed)          1.239     9.031    core_0/cic_inst/mean_avg_power_reg_64_127_3_5/ADDRC0
    SLICE_X42Y73         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     9.155 r  core_0/cic_inst/mean_avg_power_reg_64_127_3_5/RAMC/O
                         net (fo=3, routed)           0.580     9.735    core_0/cic_inst/mean_avg_power_reg_64_127_3_5_n_2
    SLICE_X40Y73         LUT3 (Prop_lut3_I0_O)        0.124     9.859 r  core_0/cic_inst/__1/e_data[3]_i_2/O
                         net (fo=1, routed)           0.519    10.378    core_0/cic_inst/e_data2[5]
    SLICE_X41Y73         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.763 r  core_0/cic_inst/e_data_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.763    core_0/cic_inst/e_data_reg[3]_i_1_n_0
    SLICE_X41Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.877 r  core_0/cic_inst/e_data_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.886    core_0/cic_inst/e_data_reg[7]_i_1_n_0
    SLICE_X41Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.000 r  core_0/cic_inst/e_data_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.000    core_0/cic_inst/e_data_reg[11]_i_1_n_0
    SLICE_X41Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.114 r  core_0/cic_inst/e_data_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.114    core_0/cic_inst/e_data_reg[15]_i_1_n_0
    SLICE_X41Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.228 r  core_0/cic_inst/e_data_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.228    core_0/cic_inst/e_data_reg[19]_i_1_n_0
    SLICE_X41Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    11.463 r  core_0/cic_inst/e_data_reg[22]_i_1/O[0]
                         net (fo=2, routed)           0.296    11.759    core_0/cic_inst/e_data0[20]
    SLICE_X41Y79         LUT6 (Prop_lut6_I0_O)        0.299    12.058 r  core_0/cic_inst/mean_avg_power_reg_0_63_18_20_i_3/O
                         net (fo=2, routed)           0.472    12.530    core_0/cic_inst/mean_avg_power_reg_64_127_18_20/DIC
    SLICE_X42Y78         RAMD64E                                      r  core_0/cic_inst/mean_avg_power_reg_64_127_18_20/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      3.750     3.750 r  
    W5                                                0.000     3.750 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     3.750    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.138 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.319    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     6.402 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     7.978    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.069 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1466, routed)        1.425     9.494    core_0/cic_inst/mean_avg_power_reg_64_127_18_20/WCLK
    SLICE_X42Y78         RAMD64E                                      r  core_0/cic_inst/mean_avg_power_reg_64_127_18_20/RAMC/CLK
                         clock pessimism              0.310     9.804    
                         clock uncertainty           -0.066     9.738    
    SLICE_X42Y78         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.331     9.407    core_0/cic_inst/mean_avg_power_reg_64_127_18_20/RAMC
  -------------------------------------------------------------------
                         required time                          9.407    
                         arrival time                         -12.530    
  -------------------------------------------------------------------
                         slack                                 -3.123    

Slack (VIOLATED) :        -3.120ns  (required time - arrival time)
  Source:                 core_0/state_machine_inst/pixel_counter_reg[0]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            core_0/cic_inst/mean_avg_power_reg_64_127_21_23/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0_1 rise@3.750ns - clk_out2_clk_wiz_0 rise@1.250ns)
  Data Path Delay:        5.194ns  (logic 2.196ns (42.279%)  route 2.998ns (57.721%))
  Logic Levels:           9  (CARRY4=6 LUT3=1 LUT6=1 RAMD64E=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.743ns = ( 9.493 - 3.750 ) 
    Source Clock Delay      (SCD):    6.086ns = ( 7.336 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     2.708 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     3.961    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.049 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655     5.705    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.801 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1466, routed)        1.535     7.336    core_0/state_machine_inst/clk_out2
    SLICE_X45Y74         FDCE                                         r  core_0/state_machine_inst/pixel_counter_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y74         FDCE (Prop_fdce_C_Q)         0.456     7.792 r  core_0/state_machine_inst/pixel_counter_reg[0]_replica/Q
                         net (fo=55, routed)          1.239     9.031    core_0/cic_inst/mean_avg_power_reg_64_127_3_5/ADDRC0
    SLICE_X42Y73         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     9.155 r  core_0/cic_inst/mean_avg_power_reg_64_127_3_5/RAMC/O
                         net (fo=3, routed)           0.580     9.735    core_0/cic_inst/mean_avg_power_reg_64_127_3_5_n_2
    SLICE_X40Y73         LUT3 (Prop_lut3_I0_O)        0.124     9.859 r  core_0/cic_inst/__1/e_data[3]_i_2/O
                         net (fo=1, routed)           0.519    10.378    core_0/cic_inst/e_data2[5]
    SLICE_X41Y73         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.763 r  core_0/cic_inst/e_data_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.763    core_0/cic_inst/e_data_reg[3]_i_1_n_0
    SLICE_X41Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.877 r  core_0/cic_inst/e_data_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.886    core_0/cic_inst/e_data_reg[7]_i_1_n_0
    SLICE_X41Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.000 r  core_0/cic_inst/e_data_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.000    core_0/cic_inst/e_data_reg[11]_i_1_n_0
    SLICE_X41Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.114 r  core_0/cic_inst/e_data_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.114    core_0/cic_inst/e_data_reg[15]_i_1_n_0
    SLICE_X41Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.228 r  core_0/cic_inst/e_data_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.228    core_0/cic_inst/e_data_reg[19]_i_1_n_0
    SLICE_X41Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    11.576 r  core_0/cic_inst/e_data_reg[22]_i_1/O[1]
                         net (fo=2, routed)           0.309    11.886    core_0/cic_inst/e_data0[21]
    SLICE_X39Y78         LUT6 (Prop_lut6_I0_O)        0.303    12.189 r  core_0/cic_inst/mean_avg_power_reg_0_63_21_23_i_1/O
                         net (fo=2, routed)           0.341    12.530    core_0/cic_inst/mean_avg_power_reg_64_127_21_23/DIA
    SLICE_X38Y79         RAMD64E                                      r  core_0/cic_inst/mean_avg_power_reg_64_127_21_23/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      3.750     3.750 r  
    W5                                                0.000     3.750 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     3.750    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.138 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.319    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     6.402 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     7.978    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.069 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1466, routed)        1.424     9.493    core_0/cic_inst/mean_avg_power_reg_64_127_21_23/WCLK
    SLICE_X38Y79         RAMD64E                                      r  core_0/cic_inst/mean_avg_power_reg_64_127_21_23/RAMA/CLK
                         clock pessimism              0.310     9.803    
                         clock uncertainty           -0.066     9.737    
    SLICE_X38Y79         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.327     9.410    core_0/cic_inst/mean_avg_power_reg_64_127_21_23/RAMA
  -------------------------------------------------------------------
                         required time                          9.410    
                         arrival time                         -12.530    
  -------------------------------------------------------------------
                         slack                                 -3.120    

Slack (VIOLATED) :        -3.112ns  (required time - arrival time)
  Source:                 core_1/state_machine_inst/pixel_counter_reg[1]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            core_1/cic_inst/mean_avg_power_reg_128_191_21_23/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0_1 rise@3.750ns - clk_out2_clk_wiz_0 rise@1.250ns)
  Data Path Delay:        5.104ns  (logic 1.994ns (39.069%)  route 3.110ns (60.931%))
  Logic Levels:           8  (CARRY4=5 LUT3=1 LUT6=1 RAMD64E=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.764ns = ( 9.514 - 3.750 ) 
    Source Clock Delay      (SCD):    6.111ns = ( 7.361 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     2.708 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     3.961    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.049 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655     5.705    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.801 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1466, routed)        1.560     7.361    core_1/state_machine_inst/clk_out2
    SLICE_X35Y37         FDCE                                         r  core_1/state_machine_inst/pixel_counter_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y37         FDCE (Prop_fdce_C_Q)         0.456     7.817 r  core_1/state_machine_inst/pixel_counter_reg[1]_replica/Q
                         net (fo=28, routed)          1.183     9.000    core_1/cic_inst/mean_avg_power_reg_128_191_9_11/ADDRA1
    SLICE_X34Y39         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     9.124 r  core_1/cic_inst/mean_avg_power_reg_128_191_9_11/RAMA/O
                         net (fo=3, routed)           0.485     9.609    core_1/cic_inst/mean_avg_power_reg_128_191_9_11_n_0
    SLICE_X35Y38         LUT3 (Prop_lut3_I2_O)        0.124     9.733 r  core_1/cic_inst/__1/e_data[7]_i_2/O
                         net (fo=1, routed)           0.621    10.355    core_1/cic_inst/e_data2[9]
    SLICE_X37Y38         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.740 r  core_1/cic_inst/e_data_reg[7]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.740    core_1/cic_inst/e_data_reg[7]_i_1__0_n_0
    SLICE_X37Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.854 r  core_1/cic_inst/e_data_reg[11]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.854    core_1/cic_inst/e_data_reg[11]_i_1__0_n_0
    SLICE_X37Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.968 r  core_1/cic_inst/e_data_reg[15]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.968    core_1/cic_inst/e_data_reg[15]_i_1__0_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.082 r  core_1/cic_inst/e_data_reg[19]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.082    core_1/cic_inst/e_data_reg[19]_i_1__0_n_0
    SLICE_X37Y42         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    11.332 r  core_1/cic_inst/e_data_reg[22]_i_1__0/CO[2]
                         net (fo=2, routed)           0.478    11.810    core_1/cic_inst/e_data0[22]
    SLICE_X39Y42         LUT6 (Prop_lut6_I0_O)        0.313    12.123 r  core_1/cic_inst/mean_avg_power_reg_128_191_21_23_i_2/O
                         net (fo=2, routed)           0.343    12.465    core_1/cic_inst/mean_avg_power_reg_128_191_21_23/DIB
    SLICE_X38Y43         RAMD64E                                      r  core_1/cic_inst/mean_avg_power_reg_128_191_21_23/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      3.750     3.750 r  
    W5                                                0.000     3.750 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     3.750    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.138 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.319    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     6.402 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     7.978    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.069 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1466, routed)        1.445     9.514    core_1/cic_inst/mean_avg_power_reg_128_191_21_23/WCLK
    SLICE_X38Y43         RAMD64E                                      r  core_1/cic_inst/mean_avg_power_reg_128_191_21_23/RAMB/CLK
                         clock pessimism              0.240     9.754    
                         clock uncertainty           -0.066     9.688    
    SLICE_X38Y43         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.335     9.353    core_1/cic_inst/mean_avg_power_reg_128_191_21_23/RAMB
  -------------------------------------------------------------------
                         required time                          9.353    
                         arrival time                         -12.465    
  -------------------------------------------------------------------
                         slack                                 -3.112    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 uart_fifo_tx_inst/uart/shift_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            uart_fifo_tx_inst/uart/tx_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@1.250ns - clk_out2_clk_wiz_0 rise@1.250ns)
  Data Path Delay:        0.440ns  (logic 0.141ns (32.069%)  route 0.299ns (67.931%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.351ns = ( 3.601 - 1.250 ) 
    Source Clock Delay      (SCD):    1.804ns = ( 3.054 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     1.476 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     1.917    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.967 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     2.468    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.494 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1466, routed)        0.561     3.054    uart_fifo_tx_inst/uart/CLK
    SLICE_X43Y56         FDPE                                         r  uart_fifo_tx_inst/uart/shift_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y56         FDPE (Prop_fdpe_C_Q)         0.141     3.195 r  uart_fifo_tx_inst/uart/shift_reg_reg[0]/Q
                         net (fo=1, routed)           0.299     3.494    uart_fifo_tx_inst/uart/shift_reg_reg_n_0_[0]
    SLICE_X33Y59         FDPE                                         r  uart_fifo_tx_inst/uart/tx_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     1.664 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     2.145    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.198 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.744    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.773 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1466, routed)        0.828     3.601    uart_fifo_tx_inst/uart/CLK
    SLICE_X33Y59         FDPE                                         r  uart_fifo_tx_inst/uart/tx_reg/C
                         clock pessimism             -0.284     3.317    
                         clock uncertainty            0.066     3.383    
    SLICE_X33Y59         FDPE (Hold_fdpe_C_D)         0.070     3.453    uart_fifo_tx_inst/uart/tx_reg
  -------------------------------------------------------------------
                         required time                         -3.453    
                         arrival time                           3.494    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 core_0/state_machine_inst/pixel_counter_reg[0]_replica_1/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            core_0/cic_inst/cic_states/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@1.250ns - clk_out2_clk_wiz_0 rise@1.250ns)
  Data Path Delay:        0.371ns  (logic 0.164ns (44.200%)  route 0.207ns (55.800%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.398ns = ( 3.648 - 1.250 ) 
    Source Clock Delay      (SCD):    1.805ns = ( 3.055 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.532ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     1.476 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     1.917    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.967 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     2.468    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.494 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1466, routed)        0.562     3.055    core_0/state_machine_inst/clk_out2
    SLICE_X56Y85         FDCE                                         r  core_0/state_machine_inst/pixel_counter_reg[0]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y85         FDCE (Prop_fdce_C_Q)         0.164     3.219 r  core_0/state_machine_inst/pixel_counter_reg[0]_replica_1/Q
                         net (fo=1, routed)           0.207     3.426    core_0/cic_inst/cic_states/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[0]_repN_1_alias
    RAMB18_X2Y34         RAMB18E1                                     r  core_0/cic_inst/cic_states/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     1.664 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     2.145    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.198 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.744    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.773 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1466, routed)        0.875     3.648    core_0/cic_inst/cic_states/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y34         RAMB18E1                                     r  core_0/cic_inst/cic_states/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.532     3.116    
                         clock uncertainty            0.066     3.182    
    RAMB18_X2Y34         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     3.365    core_0/cic_inst/cic_states/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -3.365    
                         arrival time                           3.426    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@1.250ns - clk_out2_clk_wiz_0 rise@1.250ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.356ns = ( 3.606 - 1.250 ) 
    Source Clock Delay      (SCD):    1.807ns = ( 3.057 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.549ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     1.476 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     1.917    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.967 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     2.468    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.494 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1466, routed)        0.564     3.057    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X44Y45         FDRE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y45         FDRE (Prop_fdre_C_Q)         0.141     3.198 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/Q
                         net (fo=1, routed)           0.058     3.256    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][7]
    SLICE_X44Y45         FDRE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     1.664 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     2.145    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.198 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.744    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.773 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1466, routed)        0.834     3.606    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X44Y45         FDRE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/C
                         clock pessimism             -0.549     3.057    
                         clock uncertainty            0.066     3.123    
    SLICE_X44Y45         FDRE (Hold_fdre_C_D)         0.071     3.194    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]
  -------------------------------------------------------------------
                         required time                         -3.194    
                         arrival time                           3.256    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 core_0/ram1/addra_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            core_0/ram1/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@1.250ns - clk_out2_clk_wiz_0 rise@1.250ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.313%)  route 0.227ns (61.687%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.384ns = ( 3.634 - 1.250 ) 
    Source Clock Delay      (SCD):    1.795ns = ( 3.045 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     1.476 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     1.917    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.967 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     2.468    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.494 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1466, routed)        0.552     3.045    core_0/ram1/clk_out2
    SLICE_X48Y73         FDRE                                         r  core_0/ram1/addra_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y73         FDRE (Prop_fdre_C_Q)         0.141     3.186 r  core_0/ram1/addra_reg[10]/Q
                         net (fo=7, routed)           0.227     3.413    core_0/ram1/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[10]
    RAMB18_X1Y28         RAMB18E1                                     r  core_0/ram1/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     1.664 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     2.145    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.198 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.744    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.773 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1466, routed)        0.861     3.634    core_0/ram1/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y28         RAMB18E1                                     r  core_0/ram1/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.533     3.101    
                         clock uncertainty            0.066     3.167    
    RAMB18_X1Y28         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     3.350    core_0/ram1/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -3.350    
                         arrival time                           3.413    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 core_0/ram1/addra_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            core_0/ram1/bram15/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@1.250ns - clk_out2_clk_wiz_0 rise@1.250ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.313%)  route 0.227ns (61.687%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.384ns = ( 3.634 - 1.250 ) 
    Source Clock Delay      (SCD):    1.795ns = ( 3.045 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     1.476 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     1.917    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.967 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     2.468    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.494 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1466, routed)        0.552     3.045    core_0/ram1/clk_out2
    SLICE_X48Y73         FDRE                                         r  core_0/ram1/addra_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y73         FDRE (Prop_fdre_C_Q)         0.141     3.186 r  core_0/ram1/addra_reg[10]/Q
                         net (fo=7, routed)           0.227     3.413    core_0/ram1/bram15/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[10]
    RAMB18_X1Y29         RAMB18E1                                     r  core_0/ram1/bram15/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     1.664 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     2.145    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.198 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.744    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.773 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1466, routed)        0.861     3.634    core_0/ram1/bram15/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y29         RAMB18E1                                     r  core_0/ram1/bram15/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.533     3.101    
                         clock uncertainty            0.066     3.167    
    RAMB18_X1Y29         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     3.350    core_0/ram1/bram15/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -3.350    
                         arrival time                           3.413    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@1.250ns - clk_out2_clk_wiz_0 rise@1.250ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.355ns = ( 3.605 - 1.250 ) 
    Source Clock Delay      (SCD):    1.806ns = ( 3.056 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.549ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     1.476 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     1.917    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.967 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     2.468    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.494 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1466, routed)        0.563     3.056    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X44Y52         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y52         FDRE (Prop_fdre_C_Q)         0.141     3.197 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/Q
                         net (fo=1, routed)           0.065     3.263    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][0]
    SLICE_X44Y52         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     1.664 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     2.145    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.198 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.744    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.773 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1466, routed)        0.833     3.605    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X44Y52         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/C
                         clock pessimism             -0.549     3.056    
                         clock uncertainty            0.066     3.122    
    SLICE_X44Y52         FDRE (Hold_fdre_C_D)         0.075     3.197    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -3.197    
                         arrival time                           3.263    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@1.250ns - clk_out2_clk_wiz_0 rise@1.250ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.354ns = ( 3.604 - 1.250 ) 
    Source Clock Delay      (SCD):    1.805ns = ( 3.055 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.549ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     1.476 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     1.917    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.967 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     2.468    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.494 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1466, routed)        0.562     3.055    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X40Y51         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y51         FDRE (Prop_fdre_C_Q)         0.141     3.196 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/Q
                         net (fo=1, routed)           0.065     3.262    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][6]
    SLICE_X40Y51         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     1.664 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     2.145    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.198 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.744    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.773 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1466, routed)        0.832     3.604    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X40Y51         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/C
                         clock pessimism             -0.549     3.055    
                         clock uncertainty            0.066     3.121    
    SLICE_X40Y51         FDRE (Hold_fdre_C_D)         0.075     3.196    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]
  -------------------------------------------------------------------
                         required time                         -3.196    
                         arrival time                           3.262    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@1.250ns - clk_out2_clk_wiz_0 rise@1.250ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.356ns = ( 3.606 - 1.250 ) 
    Source Clock Delay      (SCD):    1.807ns = ( 3.057 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.549ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     1.476 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     1.917    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.967 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     2.468    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.494 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1466, routed)        0.564     3.057    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X44Y45         FDRE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y45         FDRE (Prop_fdre_C_Q)         0.141     3.198 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/Q
                         net (fo=1, routed)           0.065     3.263    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][6]
    SLICE_X44Y45         FDRE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     1.664 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     2.145    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.198 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.744    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.773 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1466, routed)        0.834     3.606    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X44Y45         FDRE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/C
                         clock pessimism             -0.549     3.057    
                         clock uncertainty            0.066     3.123    
    SLICE_X44Y45         FDRE (Hold_fdre_C_D)         0.075     3.198    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]
  -------------------------------------------------------------------
                         required time                         -3.198    
                         arrival time                           3.263    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@1.250ns - clk_out2_clk_wiz_0 rise@1.250ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.356ns = ( 3.606 - 1.250 ) 
    Source Clock Delay      (SCD):    1.807ns = ( 3.057 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.549ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     1.476 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     1.917    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.967 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     2.468    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.494 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1466, routed)        0.564     3.057    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X45Y46         FDCE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y46         FDCE (Prop_fdce_C_Q)         0.141     3.198 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[5]/Q
                         net (fo=2, routed)           0.067     3.265    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[7]_0[5]
    SLICE_X45Y46         FDCE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     1.664 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     2.145    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.198 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.744    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.773 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1466, routed)        0.834     3.606    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X45Y46         FDCE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]/C
                         clock pessimism             -0.549     3.057    
                         clock uncertainty            0.066     3.123    
    SLICE_X45Y46         FDCE (Hold_fdce_C_D)         0.076     3.199    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.199    
                         arrival time                           3.265    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 core_0/ram1/addra_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            core_0/ram1/bram15/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@1.250ns - clk_out2_clk_wiz_0 rise@1.250ns)
  Data Path Delay:        0.394ns  (logic 0.141ns (35.771%)  route 0.253ns (64.229%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.384ns = ( 3.634 - 1.250 ) 
    Source Clock Delay      (SCD):    1.793ns = ( 3.043 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.513ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     1.476 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     1.917    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.967 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     2.468    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.494 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1466, routed)        0.550     3.043    core_0/ram1/clk_out2
    SLICE_X47Y73         FDRE                                         r  core_0/ram1/addra_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y73         FDRE (Prop_fdre_C_Q)         0.141     3.184 r  core_0/ram1/addra_reg[6]/Q
                         net (fo=7, routed)           0.253     3.437    core_0/ram1/bram15/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[6]
    RAMB18_X1Y29         RAMB18E1                                     r  core_0/ram1/bram15/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     1.664 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     2.145    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.198 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.744    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.773 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1466, routed)        0.861     3.634    core_0/ram1/bram15/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y29         RAMB18E1                                     r  core_0/ram1/bram15/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.513     3.121    
                         clock uncertainty            0.066     3.187    
    RAMB18_X1Y29         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     3.370    core_0/ram1/bram15/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -3.370    
                         arrival time                           3.437    
  -------------------------------------------------------------------
                         slack                                  0.068    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  clk_out2_clk_wiz_0
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack        1.271ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.271ns  (required time - arrival time)
  Source:                 output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (MaxDelay Path 2.500ns)
  Data Path Delay:        0.962ns  (logic 0.478ns (49.680%)  route 0.484ns (50.320%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 2.500ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y46                                      0.000     0.000 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X46Y46         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.484     0.962    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X47Y46         FDRE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.500     2.500    
    SLICE_X47Y46         FDRE (Setup_fdre_C_D)       -0.267     2.233    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          2.233    
                         arrival time                          -0.962    
  -------------------------------------------------------------------
                         slack                                  1.271    

Slack (MET) :             1.309ns  (required time - arrival time)
  Source:                 output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (MaxDelay Path 2.500ns)
  Data Path Delay:        1.096ns  (logic 0.518ns (47.255%)  route 0.578ns (52.745%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 2.500ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y46                                      0.000     0.000 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X46Y46         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.578     1.096    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X47Y46         FDRE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.500     2.500    
    SLICE_X47Y46         FDRE (Setup_fdre_C_D)       -0.095     2.405    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          2.405    
                         arrival time                          -1.096    
  -------------------------------------------------------------------
                         slack                                  1.309    

Slack (MET) :             1.358ns  (required time - arrival time)
  Source:                 dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (MaxDelay Path 2.500ns)
  Data Path Delay:        0.925ns  (logic 0.419ns (45.308%)  route 0.506ns (54.692%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 2.500ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y52                                      0.000     0.000 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X41Y52         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.506     0.925    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X38Y52         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.500     2.500    
    SLICE_X38Y52         FDRE (Setup_fdre_C_D)       -0.217     2.283    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          2.283    
                         arrival time                          -0.925    
  -------------------------------------------------------------------
                         slack                                  1.358    

Slack (MET) :             1.359ns  (required time - arrival time)
  Source:                 dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (MaxDelay Path 2.500ns)
  Data Path Delay:        0.927ns  (logic 0.478ns (51.562%)  route 0.449ns (48.438%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 2.500ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y53                                      0.000     0.000 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X42Y53         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.449     0.927    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X38Y53         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.500     2.500    
    SLICE_X38Y53         FDRE (Setup_fdre_C_D)       -0.214     2.286    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          2.286    
                         arrival time                          -0.927    
  -------------------------------------------------------------------
                         slack                                  1.359    

Slack (MET) :             1.390ns  (required time - arrival time)
  Source:                 output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (MaxDelay Path 2.500ns)
  Data Path Delay:        0.892ns  (logic 0.419ns (46.966%)  route 0.473ns (53.034%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 2.500ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y47                                      0.000     0.000 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X48Y47         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.473     0.892    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X50Y47         FDRE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.500     2.500    
    SLICE_X50Y47         FDRE (Setup_fdre_C_D)       -0.218     2.282    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          2.282    
                         arrival time                          -0.892    
  -------------------------------------------------------------------
                         slack                                  1.390    

Slack (MET) :             1.400ns  (required time - arrival time)
  Source:                 output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (MaxDelay Path 2.500ns)
  Data Path Delay:        0.878ns  (logic 0.419ns (47.725%)  route 0.459ns (52.275%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 2.500ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y44                                      0.000     0.000 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X45Y44         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.459     0.878    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X46Y44         FDRE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.500     2.500    
    SLICE_X46Y44         FDRE (Setup_fdre_C_D)       -0.222     2.278    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          2.278    
                         arrival time                          -0.878    
  -------------------------------------------------------------------
                         slack                                  1.400    

Slack (MET) :             1.427ns  (required time - arrival time)
  Source:                 dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (MaxDelay Path 2.500ns)
  Data Path Delay:        0.978ns  (logic 0.518ns (52.972%)  route 0.460ns (47.028%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 2.500ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49                                      0.000     0.000 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.460     0.978    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[6]
    SLICE_X36Y49         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.500     2.500    
    SLICE_X36Y49         FDRE (Setup_fdre_C_D)       -0.095     2.405    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                          2.405    
                         arrival time                          -0.978    
  -------------------------------------------------------------------
                         slack                                  1.427    

Slack (MET) :             1.456ns  (required time - arrival time)
  Source:                 output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (MaxDelay Path 2.500ns)
  Data Path Delay:        0.949ns  (logic 0.456ns (48.045%)  route 0.493ns (51.955%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 2.500ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y44                                      0.000     0.000 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X45Y44         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.493     0.949    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X44Y46         FDRE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.500     2.500    
    SLICE_X44Y46         FDRE (Setup_fdre_C_D)       -0.095     2.405    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          2.405    
                         arrival time                          -0.949    
  -------------------------------------------------------------------
                         slack                                  1.456    

Slack (MET) :             1.461ns  (required time - arrival time)
  Source:                 output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (MaxDelay Path 2.500ns)
  Data Path Delay:        0.774ns  (logic 0.478ns (61.788%)  route 0.296ns (38.212%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 2.500ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y45                                      0.000     0.000 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X46Y45         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.296     0.774    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X47Y45         FDRE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.500     2.500    
    SLICE_X47Y45         FDRE (Setup_fdre_C_D)       -0.265     2.235    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          2.235    
                         arrival time                          -0.774    
  -------------------------------------------------------------------
                         slack                                  1.461    

Slack (MET) :             1.462ns  (required time - arrival time)
  Source:                 dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (MaxDelay Path 2.500ns)
  Data Path Delay:        0.945ns  (logic 0.456ns (48.261%)  route 0.489ns (51.739%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 2.500ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49                                      0.000     0.000 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.489     0.945    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X36Y49         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.500     2.500    
    SLICE_X36Y49         FDRE (Setup_fdre_C_D)       -0.093     2.407    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          2.407    
                         arrival time                          -0.945    
  -------------------------------------------------------------------
                         slack                                  1.462    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack        1.271ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.271ns  (required time - arrival time)
  Source:                 output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (MaxDelay Path 2.500ns)
  Data Path Delay:        0.962ns  (logic 0.478ns (49.680%)  route 0.484ns (50.320%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 2.500ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y46                                      0.000     0.000 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X46Y46         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.484     0.962    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X47Y46         FDRE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.500     2.500    
    SLICE_X47Y46         FDRE (Setup_fdre_C_D)       -0.267     2.233    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          2.233    
                         arrival time                          -0.962    
  -------------------------------------------------------------------
                         slack                                  1.271    

Slack (MET) :             1.309ns  (required time - arrival time)
  Source:                 output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (MaxDelay Path 2.500ns)
  Data Path Delay:        1.096ns  (logic 0.518ns (47.255%)  route 0.578ns (52.745%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 2.500ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y46                                      0.000     0.000 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X46Y46         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.578     1.096    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X47Y46         FDRE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.500     2.500    
    SLICE_X47Y46         FDRE (Setup_fdre_C_D)       -0.095     2.405    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          2.405    
                         arrival time                          -1.096    
  -------------------------------------------------------------------
                         slack                                  1.309    

Slack (MET) :             1.358ns  (required time - arrival time)
  Source:                 dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (MaxDelay Path 2.500ns)
  Data Path Delay:        0.925ns  (logic 0.419ns (45.308%)  route 0.506ns (54.692%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 2.500ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y52                                      0.000     0.000 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X41Y52         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.506     0.925    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X38Y52         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.500     2.500    
    SLICE_X38Y52         FDRE (Setup_fdre_C_D)       -0.217     2.283    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          2.283    
                         arrival time                          -0.925    
  -------------------------------------------------------------------
                         slack                                  1.358    

Slack (MET) :             1.359ns  (required time - arrival time)
  Source:                 dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (MaxDelay Path 2.500ns)
  Data Path Delay:        0.927ns  (logic 0.478ns (51.562%)  route 0.449ns (48.438%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 2.500ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y53                                      0.000     0.000 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X42Y53         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.449     0.927    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X38Y53         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.500     2.500    
    SLICE_X38Y53         FDRE (Setup_fdre_C_D)       -0.214     2.286    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          2.286    
                         arrival time                          -0.927    
  -------------------------------------------------------------------
                         slack                                  1.359    

Slack (MET) :             1.390ns  (required time - arrival time)
  Source:                 output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (MaxDelay Path 2.500ns)
  Data Path Delay:        0.892ns  (logic 0.419ns (46.966%)  route 0.473ns (53.034%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 2.500ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y47                                      0.000     0.000 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X48Y47         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.473     0.892    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X50Y47         FDRE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.500     2.500    
    SLICE_X50Y47         FDRE (Setup_fdre_C_D)       -0.218     2.282    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          2.282    
                         arrival time                          -0.892    
  -------------------------------------------------------------------
                         slack                                  1.390    

Slack (MET) :             1.400ns  (required time - arrival time)
  Source:                 output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (MaxDelay Path 2.500ns)
  Data Path Delay:        0.878ns  (logic 0.419ns (47.725%)  route 0.459ns (52.275%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 2.500ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y44                                      0.000     0.000 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X45Y44         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.459     0.878    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X46Y44         FDRE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.500     2.500    
    SLICE_X46Y44         FDRE (Setup_fdre_C_D)       -0.222     2.278    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          2.278    
                         arrival time                          -0.878    
  -------------------------------------------------------------------
                         slack                                  1.400    

Slack (MET) :             1.427ns  (required time - arrival time)
  Source:                 dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (MaxDelay Path 2.500ns)
  Data Path Delay:        0.978ns  (logic 0.518ns (52.972%)  route 0.460ns (47.028%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 2.500ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49                                      0.000     0.000 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.460     0.978    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[6]
    SLICE_X36Y49         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.500     2.500    
    SLICE_X36Y49         FDRE (Setup_fdre_C_D)       -0.095     2.405    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                          2.405    
                         arrival time                          -0.978    
  -------------------------------------------------------------------
                         slack                                  1.427    

Slack (MET) :             1.456ns  (required time - arrival time)
  Source:                 output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (MaxDelay Path 2.500ns)
  Data Path Delay:        0.949ns  (logic 0.456ns (48.045%)  route 0.493ns (51.955%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 2.500ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y44                                      0.000     0.000 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X45Y44         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.493     0.949    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X44Y46         FDRE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.500     2.500    
    SLICE_X44Y46         FDRE (Setup_fdre_C_D)       -0.095     2.405    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          2.405    
                         arrival time                          -0.949    
  -------------------------------------------------------------------
                         slack                                  1.456    

Slack (MET) :             1.461ns  (required time - arrival time)
  Source:                 output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (MaxDelay Path 2.500ns)
  Data Path Delay:        0.774ns  (logic 0.478ns (61.788%)  route 0.296ns (38.212%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 2.500ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y45                                      0.000     0.000 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X46Y45         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.296     0.774    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X47Y45         FDRE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.500     2.500    
    SLICE_X47Y45         FDRE (Setup_fdre_C_D)       -0.265     2.235    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          2.235    
                         arrival time                          -0.774    
  -------------------------------------------------------------------
                         slack                                  1.461    

Slack (MET) :             1.462ns  (required time - arrival time)
  Source:                 dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (MaxDelay Path 2.500ns)
  Data Path Delay:        0.945ns  (logic 0.456ns (48.261%)  route 0.489ns (51.739%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 2.500ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49                                      0.000     0.000 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.489     0.945    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X36Y49         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.500     2.500    
    SLICE_X36Y49         FDRE (Setup_fdre_C_D)       -0.093     2.407    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          2.407    
                         arrival time                          -0.945    
  -------------------------------------------------------------------
                         slack                                  1.462    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_clk_wiz_0
  To Clock:  

Max Delay             0 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.215ns  (logic 0.164ns (76.242%)  route 0.051ns (23.758%))
  Logic Levels:           0  
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.114ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     1.476 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     1.917    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.967 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     2.468    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.494 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1466, routed)        0.564     3.057    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X46Y45         FDRE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y45         FDRE (Prop_fdre_C_Q)         0.164     3.221 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.051     3.272    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[6]
    SLICE_X47Y45         FDRE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.246ns  (logic 0.128ns (51.998%)  route 0.118ns (48.002%))
  Logic Levels:           0  
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.114ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     1.476 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     1.917    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.967 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     2.468    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.494 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1466, routed)        0.562     3.055    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X41Y52         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y52         FDRE (Prop_fdre_C_Q)         0.128     3.183 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.118     3.301    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X40Y53         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.256ns  (logic 0.148ns (57.899%)  route 0.108ns (42.101%))
  Logic Levels:           0  
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.114ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     1.476 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     1.917    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.967 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     2.468    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.494 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1466, routed)        0.564     3.057    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X46Y45         FDRE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y45         FDRE (Prop_fdre_C_Q)         0.148     3.205 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.108     3.313    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X47Y45         FDRE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.258ns  (logic 0.141ns (54.715%)  route 0.117ns (45.285%))
  Logic Levels:           0  
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.114ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     1.476 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     1.917    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.967 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     2.468    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.494 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1466, routed)        0.562     3.055    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X41Y52         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y52         FDRE (Prop_fdre_C_Q)         0.141     3.196 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.117     3.313    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X38Y52         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.264ns  (logic 0.141ns (53.489%)  route 0.123ns (46.511%))
  Logic Levels:           0  
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.114ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     1.476 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     1.917    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.967 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     2.468    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.494 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1466, routed)        0.567     3.060    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X48Y47         FDRE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y47         FDRE (Prop_fdre_C_Q)         0.141     3.201 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.123     3.324    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X50Y47         FDRE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.286ns  (logic 0.128ns (44.765%)  route 0.158ns (55.235%))
  Logic Levels:           0  
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.114ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     1.476 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     1.917    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.967 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     2.468    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.494 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1466, routed)        0.564     3.057    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X45Y44         FDRE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y44         FDRE (Prop_fdre_C_Q)         0.128     3.185 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.158     3.343    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X46Y44         FDRE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.301ns  (logic 0.128ns (42.506%)  route 0.173ns (57.494%))
  Logic Levels:           0  
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.114ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     1.476 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     1.917    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.967 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     2.468    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.494 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1466, routed)        0.567     3.060    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X48Y47         FDRE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y47         FDRE (Prop_fdre_C_Q)         0.128     3.188 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.173     3.361    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X50Y47         FDRE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.307ns  (logic 0.141ns (45.880%)  route 0.166ns (54.120%))
  Logic Levels:           0  
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.114ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     1.476 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     1.917    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.967 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     2.468    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.494 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1466, routed)        0.562     3.055    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X41Y52         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y52         FDRE (Prop_fdre_C_Q)         0.141     3.196 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.166     3.363    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X38Y52         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.308ns  (logic 0.128ns (41.589%)  route 0.180ns (58.411%))
  Logic Levels:           0  
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.114ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     1.476 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     1.917    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.967 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     2.468    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.494 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1466, routed)        0.562     3.055    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X41Y52         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y52         FDRE (Prop_fdre_C_Q)         0.128     3.183 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.180     3.363    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X38Y52         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.312ns  (logic 0.148ns (47.429%)  route 0.164ns (52.571%))
  Logic Levels:           0  
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.114ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     1.476 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     1.917    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.967 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     2.468    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.494 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1466, routed)        0.561     3.054    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X42Y53         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y53         FDRE (Prop_fdre_C_Q)         0.148     3.202 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.164     3.366    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X38Y53         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  

Max Delay             0 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.215ns  (logic 0.164ns (76.242%)  route 0.051ns (23.758%))
  Logic Levels:           0  
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.114ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     1.476 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     1.917    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.967 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     2.468    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.494 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1466, routed)        0.564     3.057    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X46Y45         FDRE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y45         FDRE (Prop_fdre_C_Q)         0.164     3.221 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.051     3.272    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[6]
    SLICE_X47Y45         FDRE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.246ns  (logic 0.128ns (51.998%)  route 0.118ns (48.002%))
  Logic Levels:           0  
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.114ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     1.476 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     1.917    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.967 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     2.468    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.494 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1466, routed)        0.562     3.055    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X41Y52         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y52         FDRE (Prop_fdre_C_Q)         0.128     3.183 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.118     3.301    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X40Y53         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.256ns  (logic 0.148ns (57.899%)  route 0.108ns (42.101%))
  Logic Levels:           0  
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.114ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     1.476 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     1.917    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.967 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     2.468    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.494 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1466, routed)        0.564     3.057    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X46Y45         FDRE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y45         FDRE (Prop_fdre_C_Q)         0.148     3.205 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.108     3.313    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X47Y45         FDRE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.258ns  (logic 0.141ns (54.715%)  route 0.117ns (45.285%))
  Logic Levels:           0  
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.114ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     1.476 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     1.917    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.967 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     2.468    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.494 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1466, routed)        0.562     3.055    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X41Y52         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y52         FDRE (Prop_fdre_C_Q)         0.141     3.196 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.117     3.313    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X38Y52         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.264ns  (logic 0.141ns (53.489%)  route 0.123ns (46.511%))
  Logic Levels:           0  
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.114ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     1.476 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     1.917    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.967 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     2.468    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.494 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1466, routed)        0.567     3.060    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X48Y47         FDRE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y47         FDRE (Prop_fdre_C_Q)         0.141     3.201 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.123     3.324    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X50Y47         FDRE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.286ns  (logic 0.128ns (44.765%)  route 0.158ns (55.235%))
  Logic Levels:           0  
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.114ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     1.476 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     1.917    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.967 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     2.468    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.494 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1466, routed)        0.564     3.057    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X45Y44         FDRE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y44         FDRE (Prop_fdre_C_Q)         0.128     3.185 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.158     3.343    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X46Y44         FDRE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.301ns  (logic 0.128ns (42.506%)  route 0.173ns (57.494%))
  Logic Levels:           0  
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.114ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     1.476 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     1.917    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.967 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     2.468    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.494 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1466, routed)        0.567     3.060    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X48Y47         FDRE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y47         FDRE (Prop_fdre_C_Q)         0.128     3.188 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.173     3.361    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X50Y47         FDRE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.307ns  (logic 0.141ns (45.880%)  route 0.166ns (54.120%))
  Logic Levels:           0  
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.114ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     1.476 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     1.917    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.967 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     2.468    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.494 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1466, routed)        0.562     3.055    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X41Y52         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y52         FDRE (Prop_fdre_C_Q)         0.141     3.196 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.166     3.363    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X38Y52         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.308ns  (logic 0.128ns (41.589%)  route 0.180ns (58.411%))
  Logic Levels:           0  
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.114ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     1.476 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     1.917    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.967 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     2.468    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.494 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1466, routed)        0.562     3.055    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X41Y52         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y52         FDRE (Prop_fdre_C_Q)         0.128     3.183 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.180     3.363    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X38Y52         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.312ns  (logic 0.148ns (47.429%)  route 0.164ns (52.571%))
  Logic Levels:           0  
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.114ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     1.476 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     1.917    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.967 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     2.468    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.494 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1466, routed)        0.561     3.054    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X42Y53         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y53         FDRE (Prop_fdre_C_Q)         0.148     3.202 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.164     3.366    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X38Y53         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out2_clk_wiz_0

Max Delay             0 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.464%)  route 0.100ns (41.536%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.114ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDRE                         0.000     0.000 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X37Y50         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.100     0.241    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X38Y50         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     1.664 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     2.145    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.198 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.744    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.773 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1466, routed)        0.830     3.603    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X38Y50         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C

Slack:                    inf
  Source:                 dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.774%)  route 0.119ns (48.226%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.114ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y52         FDRE                         0.000     0.000 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X45Y52         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.119     0.247    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X42Y52         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     1.664 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     2.145    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.198 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.744    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.773 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1466, routed)        0.832     3.604    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X42Y52         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C

Slack:                    inf
  Source:                 dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.693%)  route 0.112ns (44.307%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.114ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y51         FDRE                         0.000     0.000 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X39Y51         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.112     0.253    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X38Y50         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     1.664 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     2.145    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.198 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.744    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.773 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1466, routed)        0.830     3.603    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X38Y50         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C

Slack:                    inf
  Source:                 dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.281%)  route 0.119ns (45.719%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.114ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y52         FDRE                         0.000     0.000 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X45Y52         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.119     0.260    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X44Y52         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     1.664 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     2.145    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.198 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.744    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.773 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1466, routed)        0.833     3.605    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X44Y52         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C

Slack:                    inf
  Source:                 dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.281%)  route 0.119ns (45.719%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.114ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y51         FDRE                         0.000     0.000 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X41Y51         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.119     0.260    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[6]
    SLICE_X40Y51         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     1.664 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     2.145    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.198 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.744    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.773 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1466, routed)        0.832     3.604    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X40Y51         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C

Slack:                    inf
  Source:                 dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.292ns  (logic 0.128ns (43.821%)  route 0.164ns (56.179%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.114ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDRE                         0.000     0.000 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X37Y50         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.164     0.292    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X38Y50         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     1.664 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     2.145    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.198 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.744    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.773 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1466, routed)        0.830     3.603    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X38Y50         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C

Slack:                    inf
  Source:                 dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.305ns  (logic 0.128ns (41.954%)  route 0.177ns (58.046%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.114ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y51         FDRE                         0.000     0.000 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X39Y51         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.177     0.305    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X38Y51         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     1.664 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     2.145    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.198 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.744    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.773 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1466, routed)        0.830     3.603    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X38Y51         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C

Slack:                    inf
  Source:                 output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.483%)  route 0.169ns (54.517%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.114ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y44         FDRE                         0.000     0.000 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X44Y44         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.169     0.310    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X44Y45         FDRE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     1.664 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     2.145    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.198 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.744    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.773 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1466, routed)        0.834     3.606    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X44Y45         FDRE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C

Slack:                    inf
  Source:                 dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.361%)  route 0.177ns (55.639%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.114ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDRE                         0.000     0.000 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X37Y50         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.177     0.318    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X38Y50         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     1.664 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     2.145    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.198 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.744    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.773 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1466, routed)        0.830     3.603    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X38Y50         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C

Slack:                    inf
  Source:                 output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.340ns  (logic 0.141ns (41.510%)  route 0.199ns (58.490%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.114ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y46         FDRE                         0.000     0.000 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X48Y46         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.199     0.340    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X46Y46         FDRE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     1.664 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     2.145    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.198 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.744    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.773 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1466, routed)        0.834     3.606    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X46Y46         FDRE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out2_clk_wiz_0_1

Max Delay             0 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.464%)  route 0.100ns (41.536%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.114ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDRE                         0.000     0.000 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X37Y50         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.100     0.241    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X38Y50         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     1.664 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     2.145    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.198 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.744    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.773 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1466, routed)        0.830     3.603    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X38Y50         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C

Slack:                    inf
  Source:                 dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.774%)  route 0.119ns (48.226%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.114ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y52         FDRE                         0.000     0.000 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X45Y52         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.119     0.247    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X42Y52         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     1.664 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     2.145    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.198 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.744    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.773 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1466, routed)        0.832     3.604    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X42Y52         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C

Slack:                    inf
  Source:                 dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.693%)  route 0.112ns (44.307%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.114ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y51         FDRE                         0.000     0.000 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X39Y51         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.112     0.253    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X38Y50         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     1.664 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     2.145    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.198 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.744    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.773 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1466, routed)        0.830     3.603    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X38Y50         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C

Slack:                    inf
  Source:                 dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.281%)  route 0.119ns (45.719%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.114ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y52         FDRE                         0.000     0.000 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X45Y52         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.119     0.260    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X44Y52         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     1.664 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     2.145    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.198 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.744    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.773 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1466, routed)        0.833     3.605    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X44Y52         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C

Slack:                    inf
  Source:                 dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.281%)  route 0.119ns (45.719%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.114ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y51         FDRE                         0.000     0.000 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X41Y51         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.119     0.260    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[6]
    SLICE_X40Y51         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     1.664 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     2.145    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.198 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.744    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.773 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1466, routed)        0.832     3.604    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X40Y51         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C

Slack:                    inf
  Source:                 dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.292ns  (logic 0.128ns (43.821%)  route 0.164ns (56.179%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.114ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDRE                         0.000     0.000 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X37Y50         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.164     0.292    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X38Y50         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     1.664 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     2.145    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.198 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.744    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.773 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1466, routed)        0.830     3.603    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X38Y50         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C

Slack:                    inf
  Source:                 dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.305ns  (logic 0.128ns (41.954%)  route 0.177ns (58.046%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.114ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y51         FDRE                         0.000     0.000 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X39Y51         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.177     0.305    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X38Y51         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     1.664 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     2.145    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.198 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.744    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.773 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1466, routed)        0.830     3.603    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X38Y51         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C

Slack:                    inf
  Source:                 output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.483%)  route 0.169ns (54.517%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.114ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y44         FDRE                         0.000     0.000 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X44Y44         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.169     0.310    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X44Y45         FDRE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     1.664 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     2.145    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.198 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.744    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.773 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1466, routed)        0.834     3.606    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X44Y45         FDRE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C

Slack:                    inf
  Source:                 dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.361%)  route 0.177ns (55.639%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.114ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDRE                         0.000     0.000 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X37Y50         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.177     0.318    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X38Y50         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     1.664 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     2.145    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.198 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.744    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.773 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1466, routed)        0.830     3.603    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X38Y50         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C

Slack:                    inf
  Source:                 output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.340ns  (logic 0.141ns (41.510%)  route 0.199ns (58.490%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.114ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y46         FDRE                         0.000     0.000 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X48Y46         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.199     0.340    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X46Y46         FDRE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     1.664 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     2.145    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.198 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.744    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.773 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1466, routed)        0.834     3.606    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X46Y46         FDRE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           305 Endpoints
Min Delay           305 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_multi_ddr_to_sdr/ddr_to_sdr_inst[7].u_ddr_to_sdr/ddr_data_rising_regddr_data_falling_reg/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.973ns  (logic 1.441ns (11.110%)  route 11.532ns (88.890%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=1050, routed)       11.532    12.973    u_multi_ddr_to_sdr/ddr_to_sdr_inst[7].u_ddr_to_sdr/btnC_IBUF
    ILOGIC_X1Y94         IDDR                                         f  u_multi_ddr_to_sdr/ddr_to_sdr_inst[7].u_ddr_to_sdr/ddr_data_rising_regddr_data_falling_reg/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_multi_ddr_to_sdr/ddr_to_sdr_inst[6].u_ddr_to_sdr/ddr_data_rising_regddr_data_falling_reg/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.835ns  (logic 1.441ns (11.230%)  route 11.393ns (88.770%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=1050, routed)       11.393    12.835    u_multi_ddr_to_sdr/ddr_to_sdr_inst[6].u_ddr_to_sdr/btnC_IBUF
    ILOGIC_X1Y93         IDDR                                         f  u_multi_ddr_to_sdr/ddr_to_sdr_inst[6].u_ddr_to_sdr/ddr_data_rising_regddr_data_falling_reg/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_multi_ddr_to_sdr/ddr_to_sdr_inst[5].u_ddr_to_sdr/ddr_data_rising_regddr_data_falling_reg/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.543ns  (logic 1.441ns (11.490%)  route 11.102ns (88.510%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=1050, routed)       11.102    12.543    u_multi_ddr_to_sdr/ddr_to_sdr_inst[5].u_ddr_to_sdr/btnC_IBUF
    ILOGIC_X1Y90         IDDR                                         f  u_multi_ddr_to_sdr/ddr_to_sdr_inst[5].u_ddr_to_sdr/ddr_data_rising_regddr_data_falling_reg/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_multi_ddr_to_sdr/ddr_to_sdr_inst[4].u_ddr_to_sdr/ddr_data_rising_regddr_data_falling_reg/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.395ns  (logic 1.441ns (11.628%)  route 10.954ns (88.372%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=1050, routed)       10.954    12.395    u_multi_ddr_to_sdr/ddr_to_sdr_inst[4].u_ddr_to_sdr/btnC_IBUF
    ILOGIC_X1Y89         IDDR                                         f  u_multi_ddr_to_sdr/ddr_to_sdr_inst[4].u_ddr_to_sdr/ddr_data_rising_regddr_data_falling_reg/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            JB[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.927ns  (logic 5.974ns (50.089%)  route 5.953ns (49.911%))
  Logic Levels:           2  (OBUF=1 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y19         RAMB18E1                     0.000     0.000 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
    RAMB18_X1Y19         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     2.454 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[0]
                         net (fo=1, routed)           5.953     8.407    JB_IBUF[0]
    A14                  OBUF (Prop_obuf_I_O)         3.520    11.927 r  JB_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.927    JB[0]
    A14                                                               r  JB[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            JB[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.683ns  (logic 6.394ns (54.732%)  route 5.289ns (45.268%))
  Logic Levels:           2  (OBUF=1 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y19         RAMB18E1                     0.000     0.000 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
    RAMB18_X1Y19         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     2.454 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[3]
                         net (fo=1, routed)           5.289     7.743    JB_IBUF[3]
    B16                  OBUF (Prop_obuf_I_O)         3.940    11.683 r  JB_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.683    JB[3]
    B16                                                               r  JB[3] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            JB[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.625ns  (logic 5.962ns (51.285%)  route 5.663ns (48.715%))
  Logic Levels:           2  (OBUF=1 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y19         RAMB18E1                     0.000     0.000 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
    RAMB18_X1Y19         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     2.454 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[8]
                         net (fo=1, routed)           5.663     8.117    JB_IBUF[5]
    A17                  OBUF (Prop_obuf_I_O)         3.508    11.625 r  JB_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.625    JB[5]
    A17                                                               r  JB[5] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            JB[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.578ns  (logic 5.959ns (51.466%)  route 5.619ns (48.534%))
  Logic Levels:           2  (OBUF=1 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y19         RAMB18E1                     0.000     0.000 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
    RAMB18_X1Y19         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[9])
                                                      2.454     2.454 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[9]
                         net (fo=1, routed)           5.619     8.073    JB_IBUF[6]
    C15                  OBUF (Prop_obuf_I_O)         3.505    11.578 r  JB_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.578    JB[6]
    C15                                                               r  JB[6] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            JB[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.282ns  (logic 5.979ns (52.995%)  route 5.303ns (47.005%))
  Logic Levels:           2  (OBUF=1 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y19         RAMB18E1                     0.000     0.000 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
    RAMB18_X1Y19         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     2.454 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[2]
                         net (fo=1, routed)           5.303     7.757    JB_IBUF[2]
    B15                  OBUF (Prop_obuf_I_O)         3.525    11.282 r  JB_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.282    JB[2]
    B15                                                               r  JB[2] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            JB[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.228ns  (logic 5.946ns (52.959%)  route 5.282ns (47.041%))
  Logic Levels:           2  (OBUF=1 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y19         RAMB18E1                     0.000     0.000 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
    RAMB18_X1Y19         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[10])
                                                      2.454     2.454 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[10]
                         net (fo=1, routed)           5.282     7.736    JB_IBUF[7]
    C16                  OBUF (Prop_obuf_I_O)         3.492    11.228 r  JB_OBUF[7]_inst/O
                         net (fo=0)                   0.000    11.228    JB[7]
    C16                                                               r  JB[7] (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y46         FDRE                         0.000     0.000 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
    SLICE_X47Y46         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/Q
                         net (fo=1, routed)           0.056     0.197    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][2]
    SLICE_X47Y46         FDRE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y46         FDRE                         0.000     0.000 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
    SLICE_X47Y46         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/Q
                         net (fo=1, routed)           0.056     0.197    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][3]
    SLICE_X47Y46         FDRE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y45         FDRE                         0.000     0.000 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
    SLICE_X47Y45         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/Q
                         net (fo=1, routed)           0.056     0.197    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][6]
    SLICE_X47Y45         FDRE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y45         FDRE                         0.000     0.000 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
    SLICE_X47Y45         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/Q
                         net (fo=1, routed)           0.056     0.197    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][7]
    SLICE_X47Y45         FDRE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE                         0.000     0.000 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/Q
                         net (fo=1, routed)           0.058     0.199    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][7]
    SLICE_X36Y49         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y53         FDRE                         0.000     0.000 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
    SLICE_X40Y53         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/Q
                         net (fo=1, routed)           0.065     0.206    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][1]
    SLICE_X40Y53         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE                         0.000     0.000 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/Q
                         net (fo=1, routed)           0.065     0.206    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][6]
    SLICE_X36Y49         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y46         FDRE                         0.000     0.000 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
    SLICE_X44Y46         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/Q
                         net (fo=1, routed)           0.065     0.206    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][4]
    SLICE_X44Y46         FDRE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y52         FDCE                         0.000     0.000 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
    SLICE_X37Y52         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/Q
                         net (fo=2, routed)           0.067     0.208    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[7]_0[3]
    SLICE_X37Y52         FDCE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.209ns  (logic 0.141ns (67.433%)  route 0.068ns (32.567%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y45         FDCE                         0.000     0.000 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[2]/C
    SLICE_X51Y45         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[2]/Q
                         net (fo=2, routed)           0.068     0.209    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_pntr_plus1[2]
    SLICE_X51Y45         FDCE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_reg[2]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_clk_wiz_0
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            vauxn6
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.548ns  (logic 5.964ns (62.469%)  route 3.583ns (37.531%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     2.708 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     3.961    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.049 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655     5.705    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.801 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1466, routed)        1.600     7.401    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y21         RAMB18E1                                     r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y21         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     9.855 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[0]
                         net (fo=4, routed)           3.583    13.439    vauxn6_OBUF
    K3                   OBUF (Prop_obuf_I_O)         3.510    16.949 r  vauxn6_OBUF_inst/O
                         net (fo=0)                   0.000    16.949    vauxn6
    K3                                                                r  vauxn6 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_fifo_tx_inst/uart/tx_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            RsTx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.800ns  (logic 3.974ns (50.945%)  route 3.826ns (49.055%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     2.708 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     3.961    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.049 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655     5.705    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.801 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1466, routed)        1.551     7.352    uart_fifo_tx_inst/uart/CLK
    SLICE_X33Y59         FDPE                                         r  uart_fifo_tx_inst/uart/tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y59         FDPE (Prop_fdpe_C_Q)         0.456     7.808 r  uart_fifo_tx_inst/uart/tx_reg/Q
                         net (fo=1, routed)           3.826    11.634    RsTx_OBUF
    A18                  OBUF (Prop_obuf_I_O)         3.518    15.152 r  RsTx_OBUF_inst/O
                         net (fo=0)                   0.000    15.152    RsTx
    A18                                                               r  RsTx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_fifo_tx_inst/uart/tx_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            RsTx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.698ns  (logic 1.360ns (50.396%)  route 1.338ns (49.604%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     1.476 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     1.917    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.967 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     2.468    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.494 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1466, routed)        0.560     3.053    uart_fifo_tx_inst/uart/CLK
    SLICE_X33Y59         FDPE                                         r  uart_fifo_tx_inst/uart/tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y59         FDPE (Prop_fdpe_C_Q)         0.141     3.194 r  uart_fifo_tx_inst/uart/tx_reg/Q
                         net (fo=1, routed)           1.338     4.533    RsTx_OBUF
    A18                  OBUF (Prop_obuf_I_O)         1.219     5.751 r  RsTx_OBUF_inst/O
                         net (fo=0)                   0.000     5.751    RsTx
    A18                                                               r  RsTx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            vauxn6
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.908ns  (logic 1.796ns (61.781%)  route 1.111ns (38.219%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     1.476 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     1.917    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.967 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     2.468    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.494 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1466, routed)        0.606     3.100    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y21         RAMB18E1                                     r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y21         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.585     3.685 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[0]
                         net (fo=4, routed)           1.111     4.796    vauxn6_OBUF
    K3                   OBUF (Prop_obuf_I_O)         1.211     6.007 r  vauxn6_OBUF_inst/O
                         net (fo=0)                   0.000     6.007    vauxn6
    K3                                                                r  vauxn6 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            vauxn6
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.548ns  (logic 5.964ns (62.469%)  route 3.583ns (37.531%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     2.708 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     3.961    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.049 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655     5.705    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.801 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1466, routed)        1.600     7.401    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y21         RAMB18E1                                     r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y21         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     9.855 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[0]
                         net (fo=4, routed)           3.583    13.439    vauxn6_OBUF
    K3                   OBUF (Prop_obuf_I_O)         3.510    16.949 r  vauxn6_OBUF_inst/O
                         net (fo=0)                   0.000    16.949    vauxn6
    K3                                                                r  vauxn6 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_fifo_tx_inst/uart/tx_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            RsTx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.800ns  (logic 3.974ns (50.945%)  route 3.826ns (49.055%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     2.708 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     3.961    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.049 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655     5.705    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.801 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1466, routed)        1.551     7.352    uart_fifo_tx_inst/uart/CLK
    SLICE_X33Y59         FDPE                                         r  uart_fifo_tx_inst/uart/tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y59         FDPE (Prop_fdpe_C_Q)         0.456     7.808 r  uart_fifo_tx_inst/uart/tx_reg/Q
                         net (fo=1, routed)           3.826    11.634    RsTx_OBUF
    A18                  OBUF (Prop_obuf_I_O)         3.518    15.152 r  RsTx_OBUF_inst/O
                         net (fo=0)                   0.000    15.152    RsTx
    A18                                                               r  RsTx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_fifo_tx_inst/uart/tx_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            RsTx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.698ns  (logic 1.360ns (50.396%)  route 1.338ns (49.604%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     1.476 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     1.917    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.967 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     2.468    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.494 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1466, routed)        0.560     3.053    uart_fifo_tx_inst/uart/CLK
    SLICE_X33Y59         FDPE                                         r  uart_fifo_tx_inst/uart/tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y59         FDPE (Prop_fdpe_C_Q)         0.141     3.194 r  uart_fifo_tx_inst/uart/tx_reg/Q
                         net (fo=1, routed)           1.338     4.533    RsTx_OBUF
    A18                  OBUF (Prop_obuf_I_O)         1.219     5.751 r  RsTx_OBUF_inst/O
                         net (fo=0)                   0.000     5.751    RsTx
    A18                                                               r  RsTx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            vauxn6
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.908ns  (logic 1.796ns (61.781%)  route 1.111ns (38.219%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     1.476 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     1.917    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.967 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     2.468    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.494 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1466, routed)        0.606     3.100    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y21         RAMB18E1                                     r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y21         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.585     3.685 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[0]
                         net (fo=4, routed)           1.111     4.796    vauxn6_OBUF
    K3                   OBUF (Prop_obuf_I_O)         1.211     6.007 r  vauxn6_OBUF_inst/O
                         net (fo=0)                   0.000     6.007    vauxn6
    K3                                                                r  vauxn6 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clock_wiz_0/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_wiz_0/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.014ns  (logic 0.000ns (0.000%)  route 0.014ns (99.997%))
  Logic Levels:           0  
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     7.711    clock_wiz_0/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                      0.088     7.799 f  clock_wiz_0/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.014     7.813    clock_wiz_0/inst/clkfbout_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV                                    f  clock_wiz_0/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clock_wiz_0/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_wiz_0/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.005ns  (logic 0.000ns (0.000%)  route 0.005ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_wiz_0/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                      0.050     0.717 r  clock_wiz_0/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.005     0.722    clock_wiz_0/inst/clkfbout_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV                                    r  clock_wiz_0/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clock_wiz_0/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_wiz_0/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.014ns  (logic 0.000ns (0.000%)  route 0.014ns (99.997%))
  Logic Levels:           0  
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     7.711    clock_wiz_0/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                      0.088     7.799 f  clock_wiz_0/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.014     7.813    clock_wiz_0/inst/clkfbout_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV                                    f  clock_wiz_0/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clock_wiz_0/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_wiz_0/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.005ns  (logic 0.000ns (0.000%)  route 0.005ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_wiz_0/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                      0.050     0.717 r  clock_wiz_0/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.005     0.722    clock_wiz_0/inst/clkfbout_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV                                    r  clock_wiz_0/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out2_clk_wiz_0

Max Delay          1998 Endpoints
Min Delay          1998 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            core_1/state_machine_inst/cic_counter_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.448ns  (logic 1.441ns (11.578%)  route 11.007ns (88.422%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.751ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.751ns = ( 7.001 - 1.250 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=1050, routed)       11.007    12.448    core_1/state_machine_inst/btnC_IBUF
    SLICE_X42Y26         FDCE                                         f  core_1/state_machine_inst/cic_counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     2.638 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     3.819    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     3.902 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     5.478    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.569 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1466, routed)        1.432     7.001    core_1/state_machine_inst/clk_out2
    SLICE_X42Y26         FDCE                                         r  core_1/state_machine_inst/cic_counter_reg[1]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            core_1/state_machine_inst/cic_counter_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.448ns  (logic 1.441ns (11.578%)  route 11.007ns (88.422%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.751ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.751ns = ( 7.001 - 1.250 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=1050, routed)       11.007    12.448    core_1/state_machine_inst/btnC_IBUF
    SLICE_X42Y26         FDCE                                         f  core_1/state_machine_inst/cic_counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     2.638 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     3.819    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     3.902 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     5.478    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.569 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1466, routed)        1.432     7.001    core_1/state_machine_inst/clk_out2
    SLICE_X42Y26         FDCE                                         r  core_1/state_machine_inst/cic_counter_reg[2]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            core_1/state_machine_inst/cic_counter_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.448ns  (logic 1.441ns (11.578%)  route 11.007ns (88.422%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.751ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.751ns = ( 7.001 - 1.250 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=1050, routed)       11.007    12.448    core_1/state_machine_inst/btnC_IBUF
    SLICE_X42Y26         FDCE                                         f  core_1/state_machine_inst/cic_counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     2.638 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     3.819    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     3.902 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     5.478    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.569 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1466, routed)        1.432     7.001    core_1/state_machine_inst/clk_out2
    SLICE_X42Y26         FDCE                                         r  core_1/state_machine_inst/cic_counter_reg[3]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            core_1/state_machine_inst/cic_counter_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.448ns  (logic 1.441ns (11.578%)  route 11.007ns (88.422%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.751ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.751ns = ( 7.001 - 1.250 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=1050, routed)       11.007    12.448    core_1/state_machine_inst/btnC_IBUF
    SLICE_X42Y26         FDCE                                         f  core_1/state_machine_inst/cic_counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     2.638 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     3.819    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     3.902 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     5.478    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.569 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1466, routed)        1.432     7.001    core_1/state_machine_inst/clk_out2
    SLICE_X42Y26         FDCE                                         r  core_1/state_machine_inst/cic_counter_reg[4]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            core_0/cic_inst/mean_avg_power_reg_0_63_21_23/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.313ns  (logic 1.565ns (12.713%)  route 10.747ns (87.287%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.742ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.742ns = ( 6.992 - 1.250 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=1050, routed)       10.358    11.799    core_0/cic_inst/btnC_IBUF
    SLICE_X39Y78         LUT6 (Prop_lut6_I5_O)        0.124    11.923 r  core_0/cic_inst/mean_avg_power_reg_0_63_21_23_i_1/O
                         net (fo=2, routed)           0.390    12.313    core_0/cic_inst/mean_avg_power_reg_0_63_21_23/DIA
    SLICE_X38Y78         RAMD64E                                      r  core_0/cic_inst/mean_avg_power_reg_0_63_21_23/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     2.638 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     3.819    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     3.902 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     5.478    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.569 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1466, routed)        1.423     6.992    core_0/cic_inst/mean_avg_power_reg_0_63_21_23/WCLK
    SLICE_X38Y78         RAMD64E                                      r  core_0/cic_inst/mean_avg_power_reg_0_63_21_23/RAMA/CLK

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            core_0/cic_inst/mean_avg_power_reg_64_127_21_23/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.264ns  (logic 1.565ns (12.763%)  route 10.699ns (87.237%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.743ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.743ns = ( 6.993 - 1.250 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=1050, routed)       10.358    11.799    core_0/cic_inst/btnC_IBUF
    SLICE_X39Y78         LUT6 (Prop_lut6_I5_O)        0.124    11.923 r  core_0/cic_inst/mean_avg_power_reg_0_63_21_23_i_1/O
                         net (fo=2, routed)           0.341    12.264    core_0/cic_inst/mean_avg_power_reg_64_127_21_23/DIA
    SLICE_X38Y79         RAMD64E                                      r  core_0/cic_inst/mean_avg_power_reg_64_127_21_23/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     2.638 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     3.819    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     3.902 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     5.478    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.569 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1466, routed)        1.424     6.993    core_0/cic_inst/mean_avg_power_reg_64_127_21_23/WCLK
    SLICE_X38Y79         RAMD64E                                      r  core_0/cic_inst/mean_avg_power_reg_64_127_21_23/RAMA/CLK

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            core_0/cic_inst/mean_avg_power_reg_0_63_21_23/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.230ns  (logic 1.565ns (12.799%)  route 10.665ns (87.201%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.742ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.742ns = ( 6.992 - 1.250 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=1050, routed)       10.123    11.564    core_0/cic_inst/btnC_IBUF
    SLICE_X39Y78         LUT6 (Prop_lut6_I5_O)        0.124    11.688 r  core_0/cic_inst/mean_avg_power_reg_0_63_21_23_i_2/O
                         net (fo=2, routed)           0.542    12.230    core_0/cic_inst/mean_avg_power_reg_0_63_21_23/DIB
    SLICE_X38Y78         RAMD64E                                      r  core_0/cic_inst/mean_avg_power_reg_0_63_21_23/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     2.638 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     3.819    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     3.902 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     5.478    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.569 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1466, routed)        1.423     6.992    core_0/cic_inst/mean_avg_power_reg_0_63_21_23/WCLK
    SLICE_X38Y78         RAMD64E                                      r  core_0/cic_inst/mean_avg_power_reg_0_63_21_23/RAMB/CLK

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            core_0/state_machine_inst/pixel_counter_reg[0]_replica_2/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.179ns  (logic 1.441ns (11.834%)  route 10.738ns (88.166%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.749ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.749ns = ( 6.999 - 1.250 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=1050, routed)       10.738    12.179    core_0/state_machine_inst/btnC_IBUF
    SLICE_X50Y78         FDCE                                         f  core_0/state_machine_inst/pixel_counter_reg[0]_replica_2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     2.638 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     3.819    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     3.902 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     5.478    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.569 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1466, routed)        1.430     6.999    core_0/state_machine_inst/clk_out2
    SLICE_X50Y78         FDCE                                         r  core_0/state_machine_inst/pixel_counter_reg[0]_replica_2/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            core_1/cic_inst/u_integrator_0/out_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.176ns  (logic 1.441ns (11.837%)  route 10.735ns (88.163%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.749ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.749ns = ( 6.999 - 1.250 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=1050, routed)       10.735    12.176    core_1/cic_inst/u_integrator_0/btnC_IBUF
    SLICE_X36Y26         FDCE                                         f  core_1/cic_inst/u_integrator_0/out_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     2.638 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     3.819    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     3.902 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     5.478    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.569 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1466, routed)        1.430     6.999    core_1/cic_inst/u_integrator_0/clk_out2
    SLICE_X36Y26         FDCE                                         r  core_1/cic_inst/u_integrator_0/out_reg[1]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            core_1/cic_inst/u_integrator_0/out_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.176ns  (logic 1.441ns (11.837%)  route 10.735ns (88.163%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.749ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.749ns = ( 6.999 - 1.250 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=1050, routed)       10.735    12.176    core_1/cic_inst/u_integrator_0/btnC_IBUF
    SLICE_X36Y26         FDCE                                         f  core_1/cic_inst/u_integrator_0/out_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     2.638 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     3.819    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     3.902 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     5.478    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.569 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1466, routed)        1.430     6.999    core_1/cic_inst/u_integrator_0/clk_out2
    SLICE_X36Y26         FDCE                                         r  core_1/cic_inst/u_integrator_0/out_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            core1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.794ns  (logic 0.210ns (11.679%)  route 1.585ns (88.321%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.353ns = ( 3.603 - 1.250 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=1050, routed)        1.585     1.794    core1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/srst
    SLICE_X31Y51         FDSE                                         r  core1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     1.664 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     2.145    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.198 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.744    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.773 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1466, routed)        0.830     3.603    core1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X31Y51         FDSE                                         r  core1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            core1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.794ns  (logic 0.210ns (11.679%)  route 1.585ns (88.321%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.353ns = ( 3.603 - 1.250 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=1050, routed)        1.585     1.794    core1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/srst
    SLICE_X31Y51         FDRE                                         r  core1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     1.664 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     2.145    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.198 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.744    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.773 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1466, routed)        0.830     3.603    core1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X31Y51         FDRE                                         r  core1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            core1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.794ns  (logic 0.210ns (11.679%)  route 1.585ns (88.321%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.353ns = ( 3.603 - 1.250 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=1050, routed)        1.585     1.794    core1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/srst
    SLICE_X31Y51         FDRE                                         r  core1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     1.664 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     2.145    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.198 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.744    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.773 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1466, routed)        0.830     3.603    core1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X31Y51         FDRE                                         r  core1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            core1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.794ns  (logic 0.210ns (11.679%)  route 1.585ns (88.321%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.353ns = ( 3.603 - 1.250 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=1050, routed)        1.585     1.794    core1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/srst
    SLICE_X31Y51         FDRE                                         r  core1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     1.664 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     2.145    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.198 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.744    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.773 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1466, routed)        0.830     3.603    core1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X31Y51         FDRE                                         r  core1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            core1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.872ns  (logic 0.210ns (11.190%)  route 1.663ns (88.810%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.352ns = ( 3.602 - 1.250 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=1050, routed)        1.663     1.872    core1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/srst
    SLICE_X34Y50         FDRE                                         r  core1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     1.664 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     2.145    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.198 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.744    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.773 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1466, routed)        0.829     3.602    core1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X34Y50         FDRE                                         r  core1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            core1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.872ns  (logic 0.210ns (11.190%)  route 1.663ns (88.810%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.352ns = ( 3.602 - 1.250 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=1050, routed)        1.663     1.872    core1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/srst
    SLICE_X34Y50         FDRE                                         r  core1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     1.664 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     2.145    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.198 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.744    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.773 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1466, routed)        0.829     3.602    core1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X34Y50         FDRE                                         r  core1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            core1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.872ns  (logic 0.210ns (11.190%)  route 1.663ns (88.810%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.352ns = ( 3.602 - 1.250 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=1050, routed)        1.663     1.872    core1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/srst
    SLICE_X34Y50         FDRE                                         r  core1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     1.664 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     2.145    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.198 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.744    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.773 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1466, routed)        0.829     3.602    core1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X34Y50         FDRE                                         r  core1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            core1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.872ns  (logic 0.210ns (11.190%)  route 1.663ns (88.810%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.352ns = ( 3.602 - 1.250 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=1050, routed)        1.663     1.872    core1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/srst
    SLICE_X35Y50         FDRE                                         r  core1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     1.664 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     2.145    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.198 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.744    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.773 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1466, routed)        0.829     3.602    core1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X35Y50         FDRE                                         r  core1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            core1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.872ns  (logic 0.210ns (11.190%)  route 1.663ns (88.810%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.352ns = ( 3.602 - 1.250 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=1050, routed)        1.663     1.872    core1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/srst
    SLICE_X35Y50         FDRE                                         r  core1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     1.664 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     2.145    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.198 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.744    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.773 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1466, routed)        0.829     3.602    core1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X35Y50         FDRE                                         r  core1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            core1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.933ns  (logic 0.210ns (10.838%)  route 1.724ns (89.162%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.352ns = ( 3.602 - 1.250 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=1050, routed)        1.724     1.933    core1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/srst
    SLICE_X34Y51         FDRE                                         r  core1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     1.664 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     2.145    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.198 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.744    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.773 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1466, routed)        0.829     3.602    core1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X34Y51         FDRE                                         r  core1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out2_clk_wiz_0_1

Max Delay          1998 Endpoints
Min Delay          1998 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            core_1/state_machine_inst/cic_counter_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.448ns  (logic 1.441ns (11.578%)  route 11.007ns (88.422%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.751ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.751ns = ( 7.001 - 1.250 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=1050, routed)       11.007    12.448    core_1/state_machine_inst/btnC_IBUF
    SLICE_X42Y26         FDCE                                         f  core_1/state_machine_inst/cic_counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     2.638 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     3.819    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     3.902 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     5.478    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.569 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1466, routed)        1.432     7.001    core_1/state_machine_inst/clk_out2
    SLICE_X42Y26         FDCE                                         r  core_1/state_machine_inst/cic_counter_reg[1]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            core_1/state_machine_inst/cic_counter_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.448ns  (logic 1.441ns (11.578%)  route 11.007ns (88.422%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.751ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.751ns = ( 7.001 - 1.250 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=1050, routed)       11.007    12.448    core_1/state_machine_inst/btnC_IBUF
    SLICE_X42Y26         FDCE                                         f  core_1/state_machine_inst/cic_counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     2.638 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     3.819    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     3.902 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     5.478    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.569 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1466, routed)        1.432     7.001    core_1/state_machine_inst/clk_out2
    SLICE_X42Y26         FDCE                                         r  core_1/state_machine_inst/cic_counter_reg[2]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            core_1/state_machine_inst/cic_counter_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.448ns  (logic 1.441ns (11.578%)  route 11.007ns (88.422%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.751ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.751ns = ( 7.001 - 1.250 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=1050, routed)       11.007    12.448    core_1/state_machine_inst/btnC_IBUF
    SLICE_X42Y26         FDCE                                         f  core_1/state_machine_inst/cic_counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     2.638 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     3.819    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     3.902 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     5.478    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.569 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1466, routed)        1.432     7.001    core_1/state_machine_inst/clk_out2
    SLICE_X42Y26         FDCE                                         r  core_1/state_machine_inst/cic_counter_reg[3]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            core_1/state_machine_inst/cic_counter_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.448ns  (logic 1.441ns (11.578%)  route 11.007ns (88.422%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.751ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.751ns = ( 7.001 - 1.250 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=1050, routed)       11.007    12.448    core_1/state_machine_inst/btnC_IBUF
    SLICE_X42Y26         FDCE                                         f  core_1/state_machine_inst/cic_counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     2.638 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     3.819    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     3.902 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     5.478    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.569 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1466, routed)        1.432     7.001    core_1/state_machine_inst/clk_out2
    SLICE_X42Y26         FDCE                                         r  core_1/state_machine_inst/cic_counter_reg[4]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            core_0/cic_inst/mean_avg_power_reg_0_63_21_23/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.313ns  (logic 1.565ns (12.713%)  route 10.747ns (87.287%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.742ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.742ns = ( 6.992 - 1.250 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=1050, routed)       10.358    11.799    core_0/cic_inst/btnC_IBUF
    SLICE_X39Y78         LUT6 (Prop_lut6_I5_O)        0.124    11.923 r  core_0/cic_inst/mean_avg_power_reg_0_63_21_23_i_1/O
                         net (fo=2, routed)           0.390    12.313    core_0/cic_inst/mean_avg_power_reg_0_63_21_23/DIA
    SLICE_X38Y78         RAMD64E                                      r  core_0/cic_inst/mean_avg_power_reg_0_63_21_23/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     2.638 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     3.819    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     3.902 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     5.478    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.569 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1466, routed)        1.423     6.992    core_0/cic_inst/mean_avg_power_reg_0_63_21_23/WCLK
    SLICE_X38Y78         RAMD64E                                      r  core_0/cic_inst/mean_avg_power_reg_0_63_21_23/RAMA/CLK

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            core_0/cic_inst/mean_avg_power_reg_64_127_21_23/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.264ns  (logic 1.565ns (12.763%)  route 10.699ns (87.237%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.743ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.743ns = ( 6.993 - 1.250 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=1050, routed)       10.358    11.799    core_0/cic_inst/btnC_IBUF
    SLICE_X39Y78         LUT6 (Prop_lut6_I5_O)        0.124    11.923 r  core_0/cic_inst/mean_avg_power_reg_0_63_21_23_i_1/O
                         net (fo=2, routed)           0.341    12.264    core_0/cic_inst/mean_avg_power_reg_64_127_21_23/DIA
    SLICE_X38Y79         RAMD64E                                      r  core_0/cic_inst/mean_avg_power_reg_64_127_21_23/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     2.638 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     3.819    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     3.902 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     5.478    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.569 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1466, routed)        1.424     6.993    core_0/cic_inst/mean_avg_power_reg_64_127_21_23/WCLK
    SLICE_X38Y79         RAMD64E                                      r  core_0/cic_inst/mean_avg_power_reg_64_127_21_23/RAMA/CLK

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            core_0/cic_inst/mean_avg_power_reg_0_63_21_23/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.230ns  (logic 1.565ns (12.799%)  route 10.665ns (87.201%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.742ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.742ns = ( 6.992 - 1.250 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=1050, routed)       10.123    11.564    core_0/cic_inst/btnC_IBUF
    SLICE_X39Y78         LUT6 (Prop_lut6_I5_O)        0.124    11.688 r  core_0/cic_inst/mean_avg_power_reg_0_63_21_23_i_2/O
                         net (fo=2, routed)           0.542    12.230    core_0/cic_inst/mean_avg_power_reg_0_63_21_23/DIB
    SLICE_X38Y78         RAMD64E                                      r  core_0/cic_inst/mean_avg_power_reg_0_63_21_23/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     2.638 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     3.819    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     3.902 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     5.478    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.569 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1466, routed)        1.423     6.992    core_0/cic_inst/mean_avg_power_reg_0_63_21_23/WCLK
    SLICE_X38Y78         RAMD64E                                      r  core_0/cic_inst/mean_avg_power_reg_0_63_21_23/RAMB/CLK

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            core_0/state_machine_inst/pixel_counter_reg[0]_replica_2/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.179ns  (logic 1.441ns (11.834%)  route 10.738ns (88.166%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.749ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.749ns = ( 6.999 - 1.250 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=1050, routed)       10.738    12.179    core_0/state_machine_inst/btnC_IBUF
    SLICE_X50Y78         FDCE                                         f  core_0/state_machine_inst/pixel_counter_reg[0]_replica_2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     2.638 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     3.819    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     3.902 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     5.478    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.569 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1466, routed)        1.430     6.999    core_0/state_machine_inst/clk_out2
    SLICE_X50Y78         FDCE                                         r  core_0/state_machine_inst/pixel_counter_reg[0]_replica_2/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            core_1/cic_inst/u_integrator_0/out_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.176ns  (logic 1.441ns (11.837%)  route 10.735ns (88.163%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.749ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.749ns = ( 6.999 - 1.250 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=1050, routed)       10.735    12.176    core_1/cic_inst/u_integrator_0/btnC_IBUF
    SLICE_X36Y26         FDCE                                         f  core_1/cic_inst/u_integrator_0/out_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     2.638 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     3.819    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     3.902 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     5.478    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.569 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1466, routed)        1.430     6.999    core_1/cic_inst/u_integrator_0/clk_out2
    SLICE_X36Y26         FDCE                                         r  core_1/cic_inst/u_integrator_0/out_reg[1]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            core_1/cic_inst/u_integrator_0/out_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.176ns  (logic 1.441ns (11.837%)  route 10.735ns (88.163%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.749ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.749ns = ( 6.999 - 1.250 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=1050, routed)       10.735    12.176    core_1/cic_inst/u_integrator_0/btnC_IBUF
    SLICE_X36Y26         FDCE                                         f  core_1/cic_inst/u_integrator_0/out_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     2.638 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     3.819    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     3.902 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     5.478    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.569 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1466, routed)        1.430     6.999    core_1/cic_inst/u_integrator_0/clk_out2
    SLICE_X36Y26         FDCE                                         r  core_1/cic_inst/u_integrator_0/out_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            core1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.794ns  (logic 0.210ns (11.679%)  route 1.585ns (88.321%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.353ns = ( 3.603 - 1.250 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=1050, routed)        1.585     1.794    core1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/srst
    SLICE_X31Y51         FDSE                                         r  core1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     1.664 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     2.145    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.198 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.744    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.773 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1466, routed)        0.830     3.603    core1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X31Y51         FDSE                                         r  core1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            core1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.794ns  (logic 0.210ns (11.679%)  route 1.585ns (88.321%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.353ns = ( 3.603 - 1.250 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=1050, routed)        1.585     1.794    core1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/srst
    SLICE_X31Y51         FDRE                                         r  core1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     1.664 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     2.145    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.198 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.744    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.773 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1466, routed)        0.830     3.603    core1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X31Y51         FDRE                                         r  core1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            core1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.794ns  (logic 0.210ns (11.679%)  route 1.585ns (88.321%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.353ns = ( 3.603 - 1.250 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=1050, routed)        1.585     1.794    core1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/srst
    SLICE_X31Y51         FDRE                                         r  core1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     1.664 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     2.145    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.198 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.744    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.773 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1466, routed)        0.830     3.603    core1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X31Y51         FDRE                                         r  core1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            core1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.794ns  (logic 0.210ns (11.679%)  route 1.585ns (88.321%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.353ns = ( 3.603 - 1.250 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=1050, routed)        1.585     1.794    core1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/srst
    SLICE_X31Y51         FDRE                                         r  core1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     1.664 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     2.145    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.198 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.744    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.773 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1466, routed)        0.830     3.603    core1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X31Y51         FDRE                                         r  core1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            core1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.872ns  (logic 0.210ns (11.190%)  route 1.663ns (88.810%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.352ns = ( 3.602 - 1.250 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=1050, routed)        1.663     1.872    core1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/srst
    SLICE_X34Y50         FDRE                                         r  core1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     1.664 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     2.145    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.198 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.744    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.773 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1466, routed)        0.829     3.602    core1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X34Y50         FDRE                                         r  core1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            core1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.872ns  (logic 0.210ns (11.190%)  route 1.663ns (88.810%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.352ns = ( 3.602 - 1.250 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=1050, routed)        1.663     1.872    core1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/srst
    SLICE_X34Y50         FDRE                                         r  core1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     1.664 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     2.145    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.198 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.744    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.773 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1466, routed)        0.829     3.602    core1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X34Y50         FDRE                                         r  core1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            core1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.872ns  (logic 0.210ns (11.190%)  route 1.663ns (88.810%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.352ns = ( 3.602 - 1.250 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=1050, routed)        1.663     1.872    core1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/srst
    SLICE_X34Y50         FDRE                                         r  core1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     1.664 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     2.145    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.198 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.744    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.773 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1466, routed)        0.829     3.602    core1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X34Y50         FDRE                                         r  core1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            core1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.872ns  (logic 0.210ns (11.190%)  route 1.663ns (88.810%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.352ns = ( 3.602 - 1.250 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=1050, routed)        1.663     1.872    core1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/srst
    SLICE_X35Y50         FDRE                                         r  core1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     1.664 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     2.145    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.198 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.744    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.773 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1466, routed)        0.829     3.602    core1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X35Y50         FDRE                                         r  core1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            core1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.872ns  (logic 0.210ns (11.190%)  route 1.663ns (88.810%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.352ns = ( 3.602 - 1.250 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=1050, routed)        1.663     1.872    core1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/srst
    SLICE_X35Y50         FDRE                                         r  core1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     1.664 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     2.145    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.198 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.744    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.773 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1466, routed)        0.829     3.602    core1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X35Y50         FDRE                                         r  core1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            core1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.933ns  (logic 0.210ns (10.838%)  route 1.724ns (89.162%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.352ns = ( 3.602 - 1.250 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=1050, routed)        1.724     1.933    core1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/srst
    SLICE_X34Y51         FDRE                                         r  core1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     1.664 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     2.145    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.198 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.744    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.773 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1466, routed)        0.829     3.602    core1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X34Y51         FDRE                                         r  core1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C





