

================================================================
== Vitis HLS Report for 'compute_pp_nn'
================================================================
* Date:           Tue Feb 24 22:02:04 2026

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        ASIC
* Solution:       hls (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a200t-fbg676-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.832 ns|     1.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------+-----------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |                                                   |                                         |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
        |                      Instance                     |                  Module                 |   min   |   max   |    min   |    max   | min | max |                      Type                      |
        +---------------------------------------------------+-----------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |grp_compute_pp_nn_Pipeline_VITIS_LOOP_104_1_fu_64  |compute_pp_nn_Pipeline_VITIS_LOOP_104_1  |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +---------------------------------------------------+-----------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+--------+-----+
|       Name      | BRAM_18K| DSP |   FF   |   LUT  | URAM|
+-----------------+---------+-----+--------+--------+-----+
|DSP              |        -|    -|       -|       -|    -|
|Expression       |        -|    -|       0|      60|    -|
|FIFO             |        -|    -|       -|       -|    -|
|Instance         |        -|    -|     277|     778|    -|
|Memory           |        -|    -|       -|       -|    -|
|Multiplexer      |        -|    -|       0|      17|    -|
|Register         |        -|    -|      30|       -|    -|
+-----------------+---------+-----+--------+--------+-----+
|Total            |        0|    0|     307|     855|    0|
+-----------------+---------+-----+--------+--------+-----+
|Available        |      730|  740|  269200|  134600|    0|
+-----------------+---------+-----+--------+--------+-----+
|Utilization (%)  |        0|    0|      ~0|      ~0|    0|
+-----------------+---------+-----+--------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------+-----------------------------------------+---------+----+-----+-----+-----+
    |                      Instance                     |                  Module                 | BRAM_18K| DSP|  FF | LUT | URAM|
    +---------------------------------------------------+-----------------------------------------+---------+----+-----+-----+-----+
    |grp_compute_pp_nn_Pipeline_VITIS_LOOP_104_1_fu_64  |compute_pp_nn_Pipeline_VITIS_LOOP_104_1  |        0|   0|  277|  778|    0|
    +---------------------------------------------------+-----------------------------------------+---------+----+-----+-----+-----+
    |Total                                              |                                         |        0|   0|  277|  778|    0|
    +---------------------------------------------------+-----------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln104_fu_129_p2  |         +|   0|  0|  22|          15|          15|
    |add_ln106_fu_98_p2   |         +|   0|  0|  38|          31|          31|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  60|          46|          46|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  17|          4|    1|          4|
    +-----------+----+-----------+-----+-----------+
    |Total      |  17|          4|    1|          4|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------+----+----+-----+-----------+
    |                              Name                              | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------------+----+----+-----+-----------+
    |add_ln104_reg_174                                               |  11|   0|   15|          4|
    |ap_CS_fsm                                                       |   3|   0|    3|          0|
    |grp_compute_pp_nn_Pipeline_VITIS_LOOP_104_1_fu_64_ap_start_reg  |   1|   0|    1|          0|
    |trunc_ln106_reg_169                                             |  15|   0|   15|          0|
    +----------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                           |  30|   0|   34|          4|
    +----------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+---------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object |    C Type    |
+----------------+-----+-----+------------+---------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|  compute_pp_nn|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|  compute_pp_nn|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|  compute_pp_nn|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|  compute_pp_nn|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|  compute_pp_nn|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|  compute_pp_nn|  return value|
|ap_return_0     |  out|   32|  ap_ctrl_hs|  compute_pp_nn|  return value|
|ap_return_1     |  out|   32|  ap_ctrl_hs|  compute_pp_nn|  return value|
|r1              |   in|   31|     ap_none|             r1|        scalar|
|r2              |   in|    9|     ap_none|             r2|        scalar|
|M_cols          |   in|   32|     ap_none|         M_cols|       pointer|
|M_e_0_address0  |  out|   15|   ap_memory|          M_e_0|         array|
|M_e_0_ce0       |  out|    1|   ap_memory|          M_e_0|         array|
|M_e_0_q0        |   in|   32|   ap_memory|          M_e_0|         array|
|M_e_1_address0  |  out|   15|   ap_memory|          M_e_1|         array|
|M_e_1_ce0       |  out|    1|   ap_memory|          M_e_1|         array|
|M_e_1_q0        |   in|   32|   ap_memory|          M_e_1|         array|
|M_e_2_address0  |  out|   15|   ap_memory|          M_e_2|         array|
|M_e_2_ce0       |  out|    1|   ap_memory|          M_e_2|         array|
|M_e_2_q0        |   in|   32|   ap_memory|          M_e_2|         array|
|M_e_3_address0  |  out|   15|   ap_memory|          M_e_3|         array|
|M_e_3_ce0       |  out|    1|   ap_memory|          M_e_3|         array|
|M_e_3_q0        |   in|   32|   ap_memory|          M_e_3|         array|
+----------------+-----+-----+------------+---------------+--------------+

