C51 COMPILER V6.10  DELAY_T0                                                               04/19/2001 14:10:28 PAGE 1   


C51 COMPILER V6.10, COMPILATION OF MODULE DELAY_T0
OBJECT MODULE PLACED IN .\DELAY_T0.OBJ
COMPILER INVOKED BY: C:\KEIL\C51\BIN\C51.EXE .\DELAY_T0.C OPTIMIZE(6,SIZE) BROWSE DEBUG OBJECTEXTEND CODE LISTINCLUDE SY
                    -MBOLS

stmt level    source

   1          /*------------------------------------------------------------------*-
   2          
   3             Delay_T0.C (v1.00)
   4          
   5            ------------------------------------------------------------------
   6          
   7             Simple hardware delays based on T0.
   8          
   9          
  10             COPYRIGHT
  11             ---------
  12          
  13             This code is from the book:
  14          
  15             PATTERNS FOR TIME-TRIGGERED EMBEDDED SYSTEMS by Michael J. Pont 
  16             [Pearson Education, 2001; ISBN: 0-201-33138-1].
  17          
  18             This code is copyright (c) 2001 by Michael J. Pont.
  19           
  20             See book for copyright details and other information.
  21          
  22          -*------------------------------------------------------------------*/
  23          
  24          #include "Main.H"
   1      =1  /*------------------------------------------------------------------*-
   2      =1  
   3      =1     Main.H (v1.00)
   4      =1  
   5      =1    ------------------------------------------------------------------
   6      =1     
   7      =1     'Project Header' (see Chap 9) for project SCU_Cb (see Chap 27)
   8      =1  
   9      =1  
  10      =1     COPYRIGHT
  11      =1     ---------
  12      =1  
  13      =1     This code is from the book:
  14      =1  
  15      =1     PATTERNS FOR TIME-TRIGGERED EMBEDDED SYSTEMS by Michael J. Pont 
  16      =1     [Pearson Education, 2001; ISBN: 0-201-33138-1].
  17      =1  
  18      =1     This code is copyright (c) 2001 by Michael J. Pont.
  19      =1   
  20      =1     See book for copyright details and other information.
  21      =1  
  22      =1  -*------------------------------------------------------------------*/
  23      =1  
  24      =1  #ifndef _MAIN_H
  25      =1  #define _MAIN_H
  26      =1  
  27      =1  //------------------------------------------------------------------
  28      =1  // WILL NEED TO EDIT THIS SECTION FOR EVERY PROJECT
  29      =1  //------------------------------------------------------------------
  30      =1  
C51 COMPILER V6.10  DELAY_T0                                                               04/19/2001 14:10:28 PAGE 2   

  31      =1  // Must include the appropriate microcontroller header file here
  32      =1  #include <reg515c.h>
   1      =2  /*------------------------------------------------------------------
   2      =2  REG515C.H
   3      =2  
   4      =2  Header file for the Infineon C515C 
   5      =2  Copyright (c) 1995-1999 Keil Elektronik GmbH  All rights reserved.
   6      =2  ------------------------------------------------------------------*/
   7      =2  
   8      =2  /*  BYTE Registers    */
   9      =2  /*  CPU    */
  10      =2  sfr   ACC    = 0xE0;
  11      =2  sfr   B      = 0xF0;
  12      =2  sfr   DPL    = 0x82;
  13      =2  sfr   DPH    = 0x83;
  14      =2  sfr   DPSEL  = 0x92;
  15      =2  sfr   PSW    = 0xD0;
  16      =2  sfr   SP     = 0x81;
  17      =2  sfr   SYSCON = 0xB1;
  18      =2  
  19      =2  /*  A/D Converter     */
  20      =2  sfr   ADCON0 = 0xD8;
  21      =2  sfr   ADDATH = 0xD9;
  22      =2  sfr   ADDATL = 0xDA;  /* in mapped SFR area */
  23      =2  sfr   ADCON1 = 0xDC;
  24      =2  
  25      =2  /*  Interrupt System  */
  26      =2  sfr   IEN0   = 0xA8;
  27      =2  sfr   IEN1   = 0xB8;
  28      =2  sfr   IEN2   = 0x9A;
  29      =2  sfr   IP0    = 0xA9;
  30      =2  sfr   IP1    = 0xB9;
  31      =2  sfr   IRCON  = 0xC0;
  32      =2  
  33      =2  /*  XRAM   */
  34      =2  sfr   XPAGE  = 0x91;
  35      =2  
  36      =2  /*  Ports  */
  37      =2  sfr   P0     = 0x80;
  38      =2  sfr   P1     = 0x90;
  39      =2  sfr   P2     = 0xA0;
  40      =2  sfr   P3     = 0xB0;
  41      =2  sfr   P4     = 0xE8;
  42      =2  sfr   P5     = 0xF8;
  43      =2  sfr   DIR5   = 0xF8;  /* in mapped SFR area */
  44      =2  sfr   P6     = 0xDB;
  45      =2  sfr   P7     = 0xFA;
  46      =2  
  47      =2  /*  Serial Channel    */
  48      =2  sfr   SCON   = 0x98;
  49      =2  sfr   SBUF   = 0x99;
  50      =2  sfr   SRELL  = 0xAA;
  51      =2  sfr   SRELH  = 0xBA;
  52      =2  
  53      =2  /*  SSC Interface     */
  54      =2  sfr   SSCCON = 0x93;
  55      =2  sfr   STB    = 0x94;
  56      =2  sfr   SRB    = 0x95;
  57      =2  sfr   SCF    = 0xAB;
  58      =2  sfr   SCIEN  = 0xAC;
  59      =2  sfr   SSCMOD = 0x96;
  60      =2  
C51 COMPILER V6.10  DELAY_T0                                                               04/19/2001 14:10:28 PAGE 3   

  61      =2  /*  Timer0 / Timer1   */
  62      =2  sfr   TCON   = 0x88;
  63      =2  sfr   TMOD   = 0x89;
  64      =2  sfr   TL0    = 0x8A;
  65      =2  sfr   TL1    = 0x8B;
  66      =2  sfr   TH0    = 0x8C;
  67      =2  sfr   TH1    = 0x8D;
  68      =2  
  69      =2  /*  CAP/COM Unit / Timer2 */
  70      =2  sfr   CCEN   = 0xC1;
  71      =2  sfr   CCL1   = 0xC2;
  72      =2  sfr   CCH1   = 0xC3;
  73      =2  sfr   CCL2   = 0xC4;
  74      =2  sfr   CCH2   = 0xC5;
  75      =2  sfr   CCL3   = 0xC6;
  76      =2  sfr   CCH3   = 0xC7;
  77      =2  sfr   T2CON  = 0xC8;
  78      =2  sfr   CRCL   = 0xCA;
  79      =2  sfr   CRCH   = 0xCB;
  80      =2  sfr   TL2    = 0xCC;
  81      =2  sfr   TH2    = 0xCD;
  82      =2  
  83      =2  /*  Watchdog */
  84      =2  sfr   WDTREL = 0x86;
  85      =2  
  86      =2  /*  Power Save Moders */
  87      =2  sfr   PCON   = 0x87;
  88      =2  sfr   PCON1  = 0x88;  /* in mapped SFR area */
  89      =2  
  90      =2  
  91      =2  /*  BIT Register  */
  92      =2  /*  PSW  */
  93      =2  sbit  CY     = PSW^7;
  94      =2  sbit  AC     = PSW^6;
  95      =2  sbit  F0     = PSW^5;
  96      =2  sbit  RS1    = PSW^4;
  97      =2  sbit  RS0    = PSW^3;
  98      =2  sbit  OV     = PSW^2;
  99      =2  sbit  F1     = PSW^1;
 100      =2  sbit  P      = PSW^0;
 101      =2  
 102      =2  /*  TCON  */
 103      =2  sbit  TF1    = TCON^7;
 104      =2  sbit  TR1    = TCON^6;
 105      =2  sbit  TF0    = TCON^5;
 106      =2  sbit  TR0    = TCON^4;
 107      =2  sbit  IE1    = TCON^3;
 108      =2  sbit  IT1    = TCON^2;
 109      =2  sbit  IE0    = TCON^1;
 110      =2  sbit  IT0    = TCON^0;
 111      =2  
 112      =2  /*  IEN0  */
 113      =2  sbit  EAL    = IEN0^7;
 114      =2  sbit  WDT    = IEN0^6;
 115      =2  sbit  ET2    = IEN0^5;
 116      =2  sbit  ES     = IEN0^4;
 117      =2  sbit  ET1    = IEN0^3;
 118      =2  sbit  EX1    = IEN0^2;
 119      =2  sbit  ET0    = IEN0^1;
 120      =2  sbit  EX0    = IEN0^0;
 121      =2  
 122      =2  /*  IEN1  */
C51 COMPILER V6.10  DELAY_T0                                                               04/19/2001 14:10:28 PAGE 4   

 123      =2  sbit  EXEN2  = IEN1^7;
 124      =2  sbit  SWDT   = IEN1^6;
 125      =2  sbit  EX6    = IEN1^5;
 126      =2  sbit  EX5    = IEN1^4;
 127      =2  sbit  EX4    = IEN1^3;
 128      =2  sbit  EX3    = IEN1^2;
 129      =2  sbit  EX2    = IEN1^1;
 130      =2  sbit  EADC   = IEN1^0;
 131      =2  
 132      =2  /*  P3  */
 133      =2  sbit  RD     = P3^7;
 134      =2  sbit  WR     = P3^6;
 135      =2  sbit  T1     = P3^5;
 136      =2  sbit  T0     = P3^4;
 137      =2  sbit  INT1   = P3^3;
 138      =2  sbit  INT0   = P3^2;
 139      =2  sbit  TXD    = P3^1;
 140      =2  sbit  RXD    = P3^0;
 141      =2  
 142      =2  /*  SCON  */
 143      =2  sbit  SM0    = SCON^7;
 144      =2  sbit  SM1    = SCON^6;
 145      =2  sbit  SM2    = SCON^5;
 146      =2  sbit  REN    = SCON^4;
 147      =2  sbit  TB8    = SCON^3;
 148      =2  sbit  RB8    = SCON^2;
 149      =2  sbit  TI     = SCON^1;
 150      =2  sbit  RI     = SCON^0;
 151      =2  
 152      =2  /*  T2CON  */
 153      =2  sbit  T2PS   = T2CON^7;
 154      =2  sbit  I3FR   = T2CON^6;
 155      =2  sbit  I2FR   = T2CON^5;
 156      =2  sbit  T2R1   = T2CON^4;
 157      =2  sbit  T2R0   = T2CON^3;
 158      =2  sbit  T2CM   = T2CON^2;
 159      =2  sbit  T2I1   = T2CON^1;
 160      =2  sbit  T2I0   = T2CON^0;
 161      =2  
 162      =2  /*  ADCON0  */
 163      =2  sbit  BD     = ADCON0^7;
 164      =2  sbit  CLK    = ADCON0^6;
 165      =2  sbit  ADEX   = ADCON0^5;
 166      =2  sbit  BSY    = ADCON0^4;
 167      =2  sbit  ADM    = ADCON0^3;
 168      =2  sbit  MX2    = ADCON0^2;
 169      =2  sbit  MX1    = ADCON0^1;
 170      =2  sbit  MX0    = ADCON0^0;
 171      =2  
 172      =2  /*  IRCON  */
 173      =2  sbit  EXF2   = IRCON^7;
 174      =2  sbit  TF2    = IRCON^6;
 175      =2  sbit  IEX6   = IRCON^5;
 176      =2  sbit  IEX5   = IRCON^4;
 177      =2  sbit  IEX4   = IRCON^3;
 178      =2  sbit  IEX3   = IRCON^2;
 179      =2  sbit  IEX2   = IRCON^1;
 180      =2  sbit  IADC   = IRCON^0;
 181      =2  
 182      =2  /*  P1    */
 183      =2  sbit  T2     = P1^7;
 184      =2  sbit  CLKOUT = P1^6;
C51 COMPILER V6.10  DELAY_T0                                                               04/19/2001 14:10:28 PAGE 5   

 185      =2  sbit  T2EX   = P1^5;
 186      =2  sbit  INT2   = P1^4;
 187      =2  sbit  INT6   = P1^3;
 188      =2  sbit  INT5   = P1^2;
 189      =2  sbit  INT4   = P1^1;
 190      =2  sbit  INT3   = P1^0;
 191      =2  
 192      =2  /*  P4    */
 193      =2  sbit  RXDC   = P4^7;
 194      =2  sbit  TXDC   = P4^6;
 195      =2  sbit  INT8   = P4^5;
 196      =2  sbit  SLS    = P4^4;
 197      =2  sbit  STO    = P4^3;
 198      =2  sbit  SRI    = P4^2;
 199      =2  sbit  SCLK   = P4^1;
 200      =2  sbit  ADST   = P4^0;
  33      =1  
  34      =1  // Include oscillator / chip details here 
  35      =1  // (essential if generic delays / timeouts are used)
  36      =1  //  -
  37      =1  // Oscillator / resonator frequency (in Hz) e.g. (11059200UL)
  38      =1  #define OSC_FREQ (10000000UL)
  39      =1  
  40      =1  // Number of oscillations per instruction (4, 6 or 12)
  41      =1  // 12 - Original 8051 / 8052 and numerous modern versions
  42      =1  //  6 - Various Infineon and Philips devices, etc.
  43      =1  //  4 - Dallas, etc.
  44      =1  //
  45      =1  // Take care with Dallas devices 
  46      =1  // - Timers default to *12* osc ticks unless CKCON is modified 
  47      =1  // - If using generic code on a Dallas device, use 12 here
  48      =1  #define OSC_PER_INST (6)
  49      =1  
  50      =1  //------------------------------------------------------------------
  51      =1  // SHOULD NOT NEED TO EDIT THE SECTIONS BELOW
  52      =1  //------------------------------------------------------------------
  53      =1  typedef unsigned char tByte;
  54      =1  typedef unsigned int  tWord;
  55      =1  typedef unsigned long tLong;
  56      =1  
  57      =1  // Misc #defines
  58      =1  #ifndef TRUE
  59      =1  #define FALSE 0
  60      =1  #define TRUE (!FALSE)
  61      =1  #endif
  62      =1  
  63      =1  #define RETURN_NORMAL (bit) 0
  64      =1  #define RETURN_ERROR (bit) 1
  65      =1  
  66      =1  
  67      =1  //------------------------------------------------------------------
  68      =1  // Interrupts
  69      =1  // - see Chapter 13.  
  70      =1  //------------------------------------------------------------------
  71      =1  
  72      =1  // Generic 8051/52 timer interrupts (used in most schedulers)
  73      =1  #define INTERRUPT_Timer_0_Overflow 1
  74      =1  #define INTERRUPT_Timer_1_Overflow 3
  75      =1  #define INTERRUPT_Timer_2_Overflow 5
  76      =1  
  77      =1  // Additional interrupts (used in shared-clock schedulers)
  78      =1  #define INTERRUPT_EXTERNAL_0 0
C51 COMPILER V6.10  DELAY_T0                                                               04/19/2001 14:10:28 PAGE 6   

  79      =1  #define INTERRUPT_EXTERNAL_1 2
  80      =1  #define INTERRUPT_UART_Rx_Tx 4
  81      =1  #define INTERRUPT_CAN_c515c 17
  82      =1  
  83      =1  //------------------------------------------------------------------
  84      =1  // Error codes 
  85      =1  // - see Chapter 14. 
  86      =1  //------------------------------------------------------------------
  87      =1  
  88      =1  #define ERROR_SCH_TOO_MANY_TASKS (1)
  89      =1  #define ERROR_SCH_CANNOT_DELETE_TASK (2)
  90      =1  
  91      =1  #define ERROR_SCH_WAITING_FOR_SLAVE_TO_ACK (3)
  92      =1  #define ERROR_SCH_WAITING_FOR_START_COMMAND_FROM_MASTER (3)
  93      =1  
  94      =1  #define ERROR_SCH_ONE_OR_MORE_SLAVES_DID_NOT_START (4)
  95      =1  #define ERROR_SCH_LOST_SLAVE (5)
  96      =1  
  97      =1  #define ERROR_SCH_CAN_BUS_ERROR (6)
  98      =1  
  99      =1  #define ERROR_I2C_WRITE_BYTE (10)
 100      =1  #define ERROR_I2C_READ_BYTE (11)
 101      =1  #define ERROR_I2C_WRITE_BYTE_AT24C64 (12)
 102      =1  #define ERROR_I2C_READ_BYTE_AT24C64 (13)
 103      =1  #define ERROR_I2C_DS1621 (14)
 104      =1  
 105      =1  #define ERROR_USART_TI (21)
 106      =1  #define ERROR_USART_WRITE_CHAR (22)
 107      =1  
 108      =1  #define ERROR_SPI_EXCHANGE_BYTES_TIMEOUT (31)
 109      =1  #define ERROR_SPI_X25_TIMEOUT (32)
 110      =1  #define ERROR_SPI_MAX1110_TIMEOUT (33)
 111      =1  
 112      =1  #define ERROR_ADC_MAX150_TIMEOUT (44)
 113      =1  
 114      =1  #endif
 115      =1  
 116      =1  /*------------------------------------------------------------------*-
 117      =1    ---- END OF FILE -------------------------------------------------
 118      =1  -*------------------------------------------------------------------*/
  25          
  26          // ------ Private constants ----------------------------------------
  27           
  28          // Timer preload values for use in simple (hardware) delays
  29          // - Timers are 16-bit, manual reload ('one shot').
  30          //
  31          // NOTE: These values are portable but timings are *approximate*
  32          //       and *must* be checked by hand if accurate timing is required.
  33          //
  34          // Define Timer 0 / Timer 1 reload values for ~1 msec delay
  35          // NOTE: Adjustment made to allow for function call overheard etc.
  36          #define PRELOAD01  (65536 - (tWord)(OSC_FREQ / (OSC_PER_INST * 1063)))    
  37          #define PRELOAD01H (PRELOAD01 / 256)
  38          #define PRELOAD01L (PRELOAD01 % 256)
  39          
  40          /*------------------------------------------------------------------*-
  41          
  42            Hardware_Delay_T0()
  43          
  44            Function to generate N millisecond delay (approx). 
  45          
  46            Uses Timer 0 (easily adapted to Timer 1).
C51 COMPILER V6.10  DELAY_T0                                                               04/19/2001 14:10:28 PAGE 7   

  47          
  48          -*------------------------------------------------------------------*/
  49          void Hardware_Delay_T0(const tWord N)   
  50             {
  51   1         tWord ms;
  52   1         
  53   1         // Configure Timer 0 as a 16-bit timer 
  54   1         TMOD &= 0xF0; // Clear all T0 bits (T1 left unchanged)
  55   1         TMOD |= 0x01; // Set required T0 bits (T1 left unchanged) 
  56   1      
  57   1         ET0 = 0;  // No interupts
  58   1      
  59   1         // Delay value is *approximately* 1 ms per loop   
  60   1         for (ms = 0; ms < N; ms++)
  61   1            {                 
  62   2            TH0 = PRELOAD01H;  
  63   2            TL0 = PRELOAD01L;   
  64   2      
  65   2            TF0 = 0;          // clear overflow flag
  66   2            TR0 = 1;          // start timer 0
  67   2      
  68   2            while (TF0 == 0); // Loop until Timer 0 overflows (TF0 == 1)
  69   2      
  70   2            TR0 = 0;          // Stop Timer 0
  71   2            }
  72   1         }        
  73          
  74          /*------------------------------------------------------------------*-
  75            ---- END OF FILE -------------------------------------------------
  76          -*------------------------------------------------------------------*/
C51 COMPILER V6.10  DELAY_T0                                                               04/19/2001 14:10:28 PAGE 8   

ASSEMBLY LISTING OF GENERATED OBJECT CODE


             ; FUNCTION _Hardware_Delay_T0 (BEGIN)
;---- Variable 'N' assigned to Register 'R6/R7' ----
                                           ; SOURCE LINE # 49
                                           ; SOURCE LINE # 50
                                           ; SOURCE LINE # 54
0000 5389F0            ANL     TMOD,#0F0H
                                           ; SOURCE LINE # 55
0003 438901            ORL     TMOD,#01H
                                           ; SOURCE LINE # 57
0006 C2A9              CLR     ET0
                                           ; SOURCE LINE # 60
;---- Variable 'ms' assigned to Register 'R4/R5' ----
0008 E4                CLR     A
0009 FD                MOV     R5,A
000A FC                MOV     R4,A
000B         ?C0001:
000B C3                CLR     C
000C ED                MOV     A,R5
000D 9F                SUBB    A,R7
000E EC                MOV     A,R4
000F 9E                SUBB    A,R6
0010 5016              JNC     ?C0006
                                           ; SOURCE LINE # 61
                                           ; SOURCE LINE # 62
0012 758CF9            MOV     TH0,#0F9H
                                           ; SOURCE LINE # 63
0015 758AE1            MOV     TL0,#0E1H
                                           ; SOURCE LINE # 65
0018 C28D              CLR     TF0
                                           ; SOURCE LINE # 66
001A D28C              SETB    TR0
001C         ?C0004:
                                           ; SOURCE LINE # 68
001C 308DFD            JNB     TF0,?C0004
001F         ?C0005:
                                           ; SOURCE LINE # 70
001F C28C              CLR     TR0
                                           ; SOURCE LINE # 71
0021 0D                INC     R5
0022 BD0001            CJNE    R5,#00H,?C0007
0025 0C                INC     R4
0026         ?C0007:
0026 80E3              SJMP    ?C0001
                                           ; SOURCE LINE # 72
0028         ?C0006:
0028 22                RET     
             ; FUNCTION _Hardware_Delay_T0 (END)

C51 COMPILER V6.10  DELAY_T0                                                               04/19/2001 14:10:28 PAGE 9   

NAME                                    CLASS   MSPACE  TYPE    OFFSET  SIZE
====                                    =====   ======  ====    ======  ====


T2I0 . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00C8H  1
T2I1 . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00C9H  1
P1 . . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   0090H  1
P3 . . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00B0H  1
T0 . . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00B4H  1
AC . . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00D6H  1
P4 . . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00E8H  1
T1 . . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00B5H  1
T2 . . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      0097H  1
BD . . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00DFH  1
tLong. . . . . . . . . . . . . . . . .  TYPEDEF  -----  U_LONG   -----  4
T2R0 . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00CBH  1
T2R1 . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00CCH  1
tByte. . . . . . . . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
IEN0 . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00A8H  1
EADC . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00B8H  1
IEN1 . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00B8H  1
IADC . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00C0H  1
tWord. . . . . . . . . . . . . . . . .  TYPEDEF  -----  U_INT    -----  2
I2FR . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00CDH  1
I3FR . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00CEH  1
EXF2 . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00C7H  1
RD . . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00B7H  1
T2CM . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00CAH  1
ADCON0 . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00D8H  1
ES . . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00ACH  1
IEX2 . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00C1H  1
IEX3 . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00C2H  1
IEX4 . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00C3H  1
RI . . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      0098H  1
IEX5 . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00C4H  1
INT0 . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00B2H  1
CY . . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00D7H  1
IEX6 . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00C5H  1
TI . . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      0099H  1
INT1 . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00B3H  1
INT2 . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      0094H  1
INT3 . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      0090H  1
INT4 . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      0091H  1
INT5 . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      0092H  1
INT6 . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      0093H  1
ADEX . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00DDH  1
INT8 . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00EDH  1
T2EX . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      0095H  1
OV . . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00D2H  1
WR . . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00B6H  1
T2PS . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00CFH  1
ADST . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00E8H  1
SCLK . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00E9H  1
RXDC . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00EFH  1
TXDC . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00EEH  1
SCON . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   0098H  1
TMOD . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   0089H  1
TCON . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   0088H  1
IE0. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      0089H  1
IE1. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      008BH  1
SWDT . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00BEH  1
C51 COMPILER V6.10  DELAY_T0                                                               04/19/2001 14:10:28 PAGE 10  

NAME                                    CLASS   MSPACE  TYPE    OFFSET  SIZE
====                                    =====   ======  ====    ======  ====


ET0. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00A9H  1
_Hardware_Delay_T0 . . . . . . . . . .  PUBLIC   CODE   PROC     0000H  -----
  N. . . . . . . . . . . . . . . . . .  * REG *  DATA   U_INT    0006H  2
  ms . . . . . . . . . . . . . . . . .  * REG *  DATA   U_INT    0004H  2
ET1. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00ABH  1
TF0. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      008DH  1
ET2. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00ADH  1
TF1. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      008FH  1
TF2. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00C6H  1
RB8. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      009AH  1
TH0. . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   008CH  1
EX0. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00A8H  1
IT0. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      0088H  1
TB8. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      009BH  1
EX1. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00AAH  1
IT1. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      008AH  1
EX2. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00B9H  1
P. . . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00D0H  1
SM0. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      009FH  1
EX3. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00BAH  1
TL0. . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   008AH  1
SM1. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      009EH  1
EX4. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00BBH  1
ADM. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00DBH  1
SM2. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      009DH  1
EX5. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00BCH  1
EAL. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00AFH  1
EX6. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00BDH  1
CLKOUT . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      0096H  1
MX0. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00D8H  1
RS0. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00D3H  1
MX1. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00D9H  1
TR0. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      008CH  1
RS1. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00D4H  1
MX2. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00DAH  1
TR1. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      008EH  1
CLK. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00DEH  1
EXEN2. . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00BFH  1
REN. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      009CH  1
T2CON. . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00C8H  1
SRI. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00EAH  1
BSY. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00DCH  1
RXD. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00B0H  1
WDT. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00AEH  1
TXD. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00B1H  1
SLS. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00ECH  1
F0 . . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00D5H  1
STO. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00EBH  1
F1 . . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00D1H  1
PSW. . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00D0H  1
IRCON. . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00C0H  1


MODULE INFORMATION:   STATIC OVERLAYABLE
   CODE SIZE        =     41    ----
   CONSTANT SIZE    =   ----    ----
   XDATA SIZE       =   ----    ----
   PDATA SIZE       =   ----    ----
C51 COMPILER V6.10  DELAY_T0                                                               04/19/2001 14:10:28 PAGE 11  

   DATA SIZE        =   ----    ----
   IDATA SIZE       =   ----    ----
   BIT SIZE         =   ----    ----
END OF MODULE INFORMATION.


C51 COMPILATION COMPLETE.  0 WARNING(S),  0 ERROR(S)
