( ( nil
  version "2.1"
  mapType "incremental"
  blockName "ScasubNormSAR"
  repList "spectre cmos_sch cmos.sch schematic veriloga"
  stopList "spectre"
  globalList "vcc! gnd! vdd!"
  hierDelim "."
  netlistDir "/home/janamani/.Simulations/ScasubNormSAR/spectre/schematic/netlist"
 )
( instViewTable
 )
( net
( "gnd!" "0" )
 )
( inst
 )
( model
( "AnalogCircuits/ClockGenerator/schematic" "ClockGenerator" )
( "AnalogCircuits/DriverNetWork/schematic" "DriverNetWork" )
( "ScasubCircuits/SARNormScasub/schematic" "SARNormScasub" )
( "AnalogCircuits/ComparatorCkt/schematic" "ComparatorCkt" )
( "AnalogCircuits/SampleAndHold/schematic" "SampleAndHold" )
( "AtoDConverters/ScasubNormSAR/schematic" "ScasubNormSAR" )
( "AnalogCircuits/CapacitiveDAC/schematic" "CapacitiveDAC" )
 )
( term
 )
( param
 )
( "ClockGenerator" "ihnl/cds4/map" )
( "CapacitiveDAC" "ihnl/cds3/map" )
( "SARNormScasub" "ihnl/cds1/map" )
( "ComparatorCkt" "ihnl/cds5/map" )
( "ScasubNormSAR" "ihnl/cds6/map" )
( "DriverNetWork" "ihnl/cds0/map" )
( "SampleAndHold" "ihnl/cds2/map" )
 )
