//
// Written by Synplify Pro 
// Product Version "T-2022.09M-SP2-1"
// Program "Synplify Pro", Mapper "map202209actsp2, Build 145R"
// Fri Oct 25 13:44:20 2024
//
// Source file index table:
// Object locations will have the form <file>:<line>
// file 0 "\/home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro/lib/generic/smartfusion2.v "
// file 1 "\/home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro/lib/vlog/hypermods.v "
// file 2 "\/home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro/lib/vlog/umr_capim.v "
// file 3 "\/home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro/lib/vlog/scemi_objects.v "
// file 4 "\/home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro/lib/vlog/scemi_pipes.svh "
// file 5 "\/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/Libero/component/work/FCCC_C0/FCCC_C0_0/FCCC_C0_FCCC_C0_0_FCCC.v "
// file 6 "\/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/Libero/component/work/FCCC_C0/FCCC_C0.v "
// file 7 "\/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/Libero/component/work/FineSteeringMirror_sb/CCC_0/FineSteeringMirror_sb_CCC_0_FCCC.v "
// file 8 "\/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/Libero/component/Actel/SgCore/OSC/2.0.101/osc_comps.v "
// file 9 "\/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/Libero/component/work/FineSteeringMirror_sb/FABOSC_0/FineSteeringMirror_sb_FABOSC_0_OSC.v "
// file 10 "\/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/Libero/component/work/FineSteeringMirror_sb_MSS/FineSteeringMirror_sb_MSS_syn.v "
// file 11 "\/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/Libero/component/work/FineSteeringMirror_sb_MSS/FineSteeringMirror_sb_MSS.v "
// file 12 "\/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp_pcie_hotreset.v "
// file 13 "\/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v "
// file 14 "\/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/Libero/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3_muxptob3.v "
// file 15 "\/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/Libero/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3_iaddr_reg.v "
// file 16 "\/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/Libero/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v "
// file 17 "\/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/Libero/component/work/FineSteeringMirror_sb/FineSteeringMirror_sb.v "
// file 18 "\/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/Libero/component/work/FineSteeringMirror/FineSteeringMirror.v "
// file 19 "\/home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro/lib/vhd2008/std.vhd "
// file 20 "\/home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro/lib/vhd/snps_haps_pkg.vhd "
// file 21 "\/home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro/lib/vhd2008/std1164.vhd "
// file 22 "\/home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro/lib/vhd2008/std_textio.vhd "
// file 23 "\/home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro/lib/vhd2008/numeric.vhd "
// file 24 "\/home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro/lib/vhd/umr_capim.vhd "
// file 25 "\/home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro/lib/vhd2008/arith.vhd "
// file 26 "\/home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro/lib/vhd2008/unsigned.vhd "
// file 27 "\/home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro/lib/vhd/hyperents.vhd "
// file 28 "\/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/BuildNumber.vhd "
// file 29 "\/home/summer/projects/CGraph/firmware/include/fpga/IBufP1.vhd "
// file 30 "\/home/summer/projects/CGraph/firmware/include/fpga/IBufP2.vhd "
// file 31 "\/home/summer/projects/CGraph/firmware/include/fpga/IBufP3.vhd "
// file 32 "\/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider.vhd "
// file 33 "\/home/summer/projects/CGraph/firmware/include/fpga/SpiMasterQuad.vhd "
// file 34 "\/home/summer/projects/CGraph/firmware/include/fpga/OneShot.vhd "
// file 35 "\/home/summer/projects/CGraph/firmware/include/fpga/PPSCount.vhd "
// file 36 "\/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/RegisterSpace.vhd "
// file 37 "\/home/summer/projects/CGraph/firmware/include/fpga/UartRxRaw.vhd "
// file 38 "\/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd "
// file 39 "\/home/summer/projects/CGraph/firmware/include/fpga/UartTx.vhd "
// file 40 "\/home/summer/projects/CGraph/firmware/include/fpga/ClockDivider.vhd "
// file 41 "\/home/summer/projects/CGraph/firmware/include/fpga/SpiMaster.vhd "
// file 42 "\/home/summer/projects/CGraph/firmware/include/fpga/SpiMasterDual.vhd "
// file 43 "\/home/summer/projects/CGraph/firmware/include/fpga/Ltc2378AccumQuad.vhd "
// file 44 "\/home/summer/projects/CGraph/firmware/include/fpga/UartRxExtClk.vhd "
// file 45 "\/home/summer/projects/CGraph/firmware/include/fpga/gated_fifo.vhd "
// file 46 "\/home/summer/projects/CGraph/firmware/include/fpga/UartRxFifoExtClk.vhd "
// file 47 "\/home/summer/projects/CGraph/firmware/include/fpga/UartTxFifoExtClk.vhd "
// file 48 "\/home/summer/projects/CGraph/firmware/include/fpga/SpiDac.vhd "
// file 49 "\/home/summer/projects/CGraph/firmware/include/fpga/SpiDacQuad.vhd "
// file 50 "\/home/summer/projects/CGraph/firmware/include/fpga/SpiDeviceDual.vhd "
// file 51 "\/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/Main.vhd "
// file 52 "\/home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro/lib/nlconst.dat "
// file 53 "\/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/Libero/designer/FineSteeringMirror/synthesis.fdc "

`timescale 100 ps/100 ps
module FCCC_C0_FCCC_C0_0_FCCC (
  FCCC_C0_0_GL1,
  FCCC_C0_0_GL0,
  CLK0_PAD
)
;
output FCCC_C0_0_GL1 ;
output FCCC_C0_0_GL0 ;
input CLK0_PAD ;
wire FCCC_C0_0_GL1 ;
wire FCCC_C0_0_GL0 ;
wire CLK0_PAD ;
wire [7:0] PRDATA;
wire CLK0_PAD_net ;
wire GL0_net ;
wire GL1_net ;
wire Y0 ;
wire Y1 ;
wire Y2 ;
wire Y3 ;
wire LOCK ;
wire BUSY ;
wire VCC ;
wire GND ;
wire GL2 ;
wire GL3 ;
// @5:42
  INBUF CLK0_PAD_INST (
	.Y(CLK0_PAD_net),
	.PAD(CLK0_PAD)
);
// @5:21
  CLKINT GL0_INST (
	.Y(FCCC_C0_0_GL0),
	.A(GL0_net)
);
// @5:18
  CLKINT GL1_INST (
	.Y(FCCC_C0_0_GL1),
	.A(GL1_net)
);
//@6:193
// @5:23
  CCC CCC_INST (
	.Y0(Y0),
	.Y1(Y1),
	.Y2(Y2),
	.Y3(Y3),
	.PRDATA(PRDATA[7:0]),
	.LOCK(LOCK),
	.BUSY(BUSY),
	.CLK0(VCC),
	.CLK1(VCC),
	.CLK2(VCC),
	.CLK3(VCC),
	.NGMUX0_SEL(GND),
	.NGMUX1_SEL(GND),
	.NGMUX2_SEL(GND),
	.NGMUX3_SEL(GND),
	.NGMUX0_HOLD_N(VCC),
	.NGMUX1_HOLD_N(VCC),
	.NGMUX2_HOLD_N(VCC),
	.NGMUX3_HOLD_N(VCC),
	.NGMUX0_ARST_N(VCC),
	.NGMUX1_ARST_N(VCC),
	.NGMUX2_ARST_N(VCC),
	.NGMUX3_ARST_N(VCC),
	.PLL_BYPASS_N(VCC),
	.PLL_ARST_N(VCC),
	.PLL_POWERDOWN_N(VCC),
	.GPD0_ARST_N(VCC),
	.GPD1_ARST_N(VCC),
	.GPD2_ARST_N(VCC),
	.GPD3_ARST_N(VCC),
	.PRESET_N(GND),
	.PCLK(VCC),
	.PSEL(VCC),
	.PENABLE(VCC),
	.PWRITE(VCC),
	.PADDR({VCC, VCC, VCC, VCC, VCC, VCC}),
	.PWDATA({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.CLK0_PAD(CLK0_PAD_net),
	.CLK1_PAD(GND),
	.CLK2_PAD(GND),
	.CLK3_PAD(GND),
	.GL0(GL0_net),
	.GL1(GL1_net),
	.GL2(GL2),
	.GL3(GL3),
	.RCOSC_25_50MHZ(GND),
	.RCOSC_1MHZ(GND),
	.XTLOSC(GND)
);
defparam CCC_INST.INIT=212'h0000007FB8000044D74000318C6307C1F18C61C00404040400301;
defparam CCC_INST.VCOFREQUENCY=816.0;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* FCCC_C0_FCCC_C0_0_FCCC */

module FCCC_C0 (
  CLK0_PAD,
  FCCC_C0_0_GL0,
  FCCC_C0_0_GL1
)
;
input CLK0_PAD ;
output FCCC_C0_0_GL0 ;
output FCCC_C0_0_GL1 ;
wire CLK0_PAD ;
wire FCCC_C0_0_GL0 ;
wire FCCC_C0_0_GL1 ;
wire GND ;
wire VCC ;
// @6:193
  FCCC_C0_FCCC_C0_0_FCCC FCCC_C0_0 (
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.CLK0_PAD(CLK0_PAD)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* FCCC_C0 */

module FineSteeringMirror_sb_CCC_0_FCCC (
  FCCC_C0_0_GL0,
  LOCK,
  GL0_INST_1z
)
;
input FCCC_C0_0_GL0 ;
output LOCK ;
output GL0_INST_1z ;
wire FCCC_C0_0_GL0 ;
wire LOCK ;
wire GL0_INST_1z ;
wire [7:0] PRDATA_0;
wire GL0_net ;
wire Y0_0 ;
wire Y1_0 ;
wire Y2_0 ;
wire Y3_0 ;
wire BUSY_0 ;
wire VCC ;
wire GND ;
wire GL1 ;
wire GL2_0 ;
wire GL3_0 ;
// @7:18
  CLKINT GL0_INST (
	.Y(GL0_INST_1z),
	.A(GL0_net)
);
//@17:187
// @7:20
  CCC CCC_INST (
	.Y0(Y0_0),
	.Y1(Y1_0),
	.Y2(Y2_0),
	.Y3(Y3_0),
	.PRDATA(PRDATA_0[7:0]),
	.LOCK(LOCK),
	.BUSY(BUSY_0),
	.CLK0(FCCC_C0_0_GL0),
	.CLK1(VCC),
	.CLK2(VCC),
	.CLK3(VCC),
	.NGMUX0_SEL(GND),
	.NGMUX1_SEL(GND),
	.NGMUX2_SEL(GND),
	.NGMUX3_SEL(GND),
	.NGMUX0_HOLD_N(VCC),
	.NGMUX1_HOLD_N(VCC),
	.NGMUX2_HOLD_N(VCC),
	.NGMUX3_HOLD_N(VCC),
	.NGMUX0_ARST_N(VCC),
	.NGMUX1_ARST_N(VCC),
	.NGMUX2_ARST_N(VCC),
	.NGMUX3_ARST_N(VCC),
	.PLL_BYPASS_N(VCC),
	.PLL_ARST_N(VCC),
	.PLL_POWERDOWN_N(VCC),
	.GPD0_ARST_N(VCC),
	.GPD1_ARST_N(VCC),
	.GPD2_ARST_N(VCC),
	.GPD3_ARST_N(VCC),
	.PRESET_N(GND),
	.PCLK(VCC),
	.PSEL(VCC),
	.PENABLE(VCC),
	.PWRITE(VCC),
	.PADDR({VCC, VCC, VCC, VCC, VCC, VCC}),
	.PWDATA({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.CLK0_PAD(GND),
	.CLK1_PAD(GND),
	.CLK2_PAD(GND),
	.CLK3_PAD(GND),
	.GL0(GL0_net),
	.GL1(GL1),
	.GL2(GL2_0),
	.GL3(GL3_0),
	.RCOSC_25_50MHZ(GND),
	.RCOSC_1MHZ(GND),
	.XTLOSC(GND)
);
defparam CCC_INST.INIT=212'h0000007FC0000044D74000318C6318C1F18C61F00404040400202;
defparam CCC_INST.VCOFREQUENCY=816.0;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* FineSteeringMirror_sb_CCC_0_FCCC */

module CoreAPB3_Z1_layer0 (
  AMBA_SLAVE_0_PADDRS_net_0,
  FineSteeringMirror_sb_MSS_TMP_0_FIC_0_APB_MASTER_PSELx,
  FineSteeringMirror_sb_0_AMBA_SLAVE_0_PSELS0
)
;
input [15:12] AMBA_SLAVE_0_PADDRS_net_0 ;
input FineSteeringMirror_sb_MSS_TMP_0_FIC_0_APB_MASTER_PSELx ;
output FineSteeringMirror_sb_0_AMBA_SLAVE_0_PSELS0 ;
wire FineSteeringMirror_sb_MSS_TMP_0_FIC_0_APB_MASTER_PSELx ;
wire FineSteeringMirror_sb_0_AMBA_SLAVE_0_PSELS0 ;
wire [0:0] iPSELS_1;
wire GND ;
wire VCC ;
// @16:265
  CFG4 \iPSELS[0]  (
	.A(AMBA_SLAVE_0_PADDRS_net_0[12]),
	.B(iPSELS_1[0]),
	.C(AMBA_SLAVE_0_PADDRS_net_0[13]),
	.D(AMBA_SLAVE_0_PADDRS_net_0[14]),
	.Y(FineSteeringMirror_sb_0_AMBA_SLAVE_0_PSELS0)
);
defparam \iPSELS[0] .INIT=16'h0004;
// @16:265
  CFG2 \iPSELS_1_0[0]  (
	.A(AMBA_SLAVE_0_PADDRS_net_0[15]),
	.B(FineSteeringMirror_sb_MSS_TMP_0_FIC_0_APB_MASTER_PSELx),
	.Y(iPSELS_1[0])
);
defparam \iPSELS_1_0[0] .INIT=4'h4;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* CoreAPB3_Z1_layer0 */

module CoreResetP_Z2_layer0 (
  INIT_DONE_c,
  POWER_ON_RESET_N,
  MSS_RESET_N_M2F,
  GL0_INST,
  FIC_2_APB_M_PRESET_N,
  FABOSC_0_RCOSC_25_50MHZ_O2F
)
;
output INIT_DONE_c ;
input POWER_ON_RESET_N ;
input MSS_RESET_N_M2F ;
input GL0_INST ;
input FIC_2_APB_M_PRESET_N ;
input FABOSC_0_RCOSC_25_50MHZ_O2F ;
wire INIT_DONE_c ;
wire POWER_ON_RESET_N ;
wire MSS_RESET_N_M2F ;
wire GL0_INST ;
wire FIC_2_APB_M_PRESET_N ;
wire FABOSC_0_RCOSC_25_50MHZ_O2F ;
wire [6:0] sm0_state_Z;
wire [6:6] sm0_state_ns_a3_Z;
wire [5:2] sm0_state_ns_Z;
wire sm0_areset_n_arst ;
wire sm0_areset_n ;
wire sm0_areset_n_clk_base_Z ;
wire sm0_areset_n_clk_base_0 ;
wire release_sdif2_core_Z ;
wire VCC ;
wire sdif2_areset_n_rcosc_Z ;
wire GND ;
wire release_sdif1_core_Z ;
wire sdif1_areset_n_rcosc_Z ;
wire release_sdif0_core_Z ;
wire sdif0_areset_n_rcosc_Z ;
wire FIC_2_APB_M_PRESET_N_q1_Z ;
wire RESET_N_M2F_q1_Z ;
wire POWER_ON_RESET_N_q1_Z ;
wire release_sdif3_core_q1_Z ;
wire release_sdif3_core_Z ;
wire release_sdif2_core_q1_Z ;
wire release_sdif1_core_q1_Z ;
wire release_sdif0_core_q1_Z ;
wire ddr_settled_q1_Z ;
wire ddr_settled_Z ;
wire sdif3_spll_lock_q2_Z ;
wire CONFIG1_DONE_q1_Z ;
wire sm0_areset_n_rcosc_q1_Z ;
wire sm0_areset_n_rcosc_Z ;
wire sm0_areset_n_q1_Z ;
wire FIC_2_APB_M_PRESET_N_clk_base_Z ;
wire RESET_N_M2F_clk_base_Z ;
wire POWER_ON_RESET_N_clk_base_Z ;
wire release_sdif3_core_clk_base_Z ;
wire release_sdif2_core_clk_base_Z ;
wire release_sdif1_core_clk_base_Z ;
wire release_sdif0_core_clk_base_Z ;
wire ddr_settled_clk_base_Z ;
wire sdif3_areset_n_rcosc_Z ;
wire sdif3_areset_n_rcosc_q1_Z ;
wire sdif2_areset_n_rcosc_q1_Z ;
wire sdif1_areset_n_rcosc_q1_Z ;
wire sdif0_areset_n_rcosc_q1_Z ;
wire MSS_HPMS_READY_int_Z ;
wire MSS_HPMS_READY_int_4_Z ;
wire mss_ready_state_Z ;
wire mss_ready_select_Z ;
wire mss_ready_select6_Z ;
wire next_sm0_state20_1_Z ;
wire next_sm0_state20_Z ;
wire N_227 ;
wire N_226 ;
wire N_225 ;
wire N_224 ;
wire N_223 ;
wire N_222 ;
wire N_221 ;
wire N_58 ;
wire N_57 ;
wire N_56 ;
wire N_55 ;
wire N_54 ;
wire N_53 ;
wire N_52 ;
wire N_51 ;
wire N_50 ;
wire N_49 ;
wire N_48 ;
wire N_47 ;
wire N_46 ;
wire N_45 ;
wire N_44 ;
wire N_43 ;
wire N_42 ;
wire N_41 ;
wire N_40 ;
wire N_39 ;
wire N_38 ;
wire N_37 ;
wire N_36 ;
wire N_35 ;
wire N_34 ;
wire N_33 ;
wire N_32 ;
wire N_31 ;
wire N_30 ;
wire N_29 ;
wire N_28 ;
wire N_27 ;
wire N_26 ;
wire N_25 ;
wire N_24 ;
wire N_23 ;
wire N_22 ;
wire N_21 ;
wire N_20 ;
wire N_19 ;
wire N_18 ;
wire N_17 ;
wire N_16 ;
wire N_15 ;
wire N_14 ;
wire N_13 ;
wire N_12 ;
wire N_11 ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
  CLKINT sdif0_areset_n_RNIE931 (
	.Y(sm0_areset_n_arst),
	.A(sm0_areset_n)
);
  CLKINT sm0_areset_n_clk_base_RNIR7J1 (
	.Y(sm0_areset_n_clk_base_Z),
	.A(sm0_areset_n_clk_base_0)
);
// @13:1549
(* cdc_synchronizer=1 *)  SLE release_sdif2_core (
	.Q(release_sdif2_core_Z),
	.ADn(VCC),
	.ALn(sdif2_areset_n_rcosc_Z),
	.CLK(FABOSC_0_RCOSC_25_50MHZ_O2F),
	.D(VCC),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:1517
(* cdc_synchronizer=1 *)  SLE release_sdif1_core (
	.Q(release_sdif1_core_Z),
	.ADn(VCC),
	.ALn(sdif1_areset_n_rcosc_Z),
	.CLK(FABOSC_0_RCOSC_25_50MHZ_O2F),
	.D(VCC),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:1485
(* cdc_synchronizer=1 *)  SLE release_sdif0_core (
	.Q(release_sdif0_core_Z),
	.ADn(VCC),
	.ALn(sdif0_areset_n_rcosc_Z),
	.CLK(FABOSC_0_RCOSC_25_50MHZ_O2F),
	.D(VCC),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:526
  SLE FIC_2_APB_M_PRESET_N_q1 (
	.Q(FIC_2_APB_M_PRESET_N_q1_Z),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N),
	.CLK(GL0_INST),
	.D(VCC),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:511
  SLE RESET_N_M2F_q1 (
	.Q(RESET_N_M2F_q1_Z),
	.ADn(VCC),
	.ALn(MSS_RESET_N_M2F),
	.CLK(GL0_INST),
	.D(VCC),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:496
  SLE POWER_ON_RESET_N_q1 (
	.Q(POWER_ON_RESET_N_q1_Z),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(GL0_INST),
	.D(VCC),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:1646
(* cdc_synchronizer=1 *)  SLE release_sdif3_core_q1 (
	.Q(release_sdif3_core_q1_Z),
	.ADn(VCC),
	.ALn(sm0_areset_n_clk_base_Z),
	.CLK(GL0_INST),
	.D(release_sdif3_core_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:1646
(* cdc_synchronizer=1 *)  SLE release_sdif2_core_q1 (
	.Q(release_sdif2_core_q1_Z),
	.ADn(VCC),
	.ALn(sm0_areset_n_clk_base_Z),
	.CLK(GL0_INST),
	.D(release_sdif2_core_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:1646
(* cdc_synchronizer=1 *)  SLE release_sdif1_core_q1 (
	.Q(release_sdif1_core_q1_Z),
	.ADn(VCC),
	.ALn(sm0_areset_n_clk_base_Z),
	.CLK(GL0_INST),
	.D(release_sdif1_core_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:1646
(* cdc_synchronizer=1 *)  SLE release_sdif0_core_q1 (
	.Q(release_sdif0_core_q1_Z),
	.ADn(VCC),
	.ALn(sm0_areset_n_clk_base_Z),
	.CLK(GL0_INST),
	.D(release_sdif0_core_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:1646
(* cdc_synchronizer=1 *)  SLE ddr_settled_q1 (
	.Q(ddr_settled_q1_Z),
	.ADn(VCC),
	.ALn(sm0_areset_n_clk_base_Z),
	.CLK(GL0_INST),
	.D(ddr_settled_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:963
  SLE sdif3_spll_lock_q2 (
	.Q(sdif3_spll_lock_q2_Z),
	.ADn(VCC),
	.ALn(sm0_areset_n_clk_base_Z),
	.CLK(GL0_INST),
	.D(CONFIG1_DONE_q1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:929
  SLE CONFIG1_DONE_q1 (
	.Q(CONFIG1_DONE_q1_Z),
	.ADn(VCC),
	.ALn(sm0_areset_n_clk_base_Z),
	.CLK(GL0_INST),
	.D(VCC),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:856
  SLE sm0_areset_n_rcosc_q1 (
	.Q(sm0_areset_n_rcosc_q1_Z),
	.ADn(VCC),
	.ALn(sm0_areset_n_arst),
	.CLK(FABOSC_0_RCOSC_25_50MHZ_O2F),
	.D(VCC),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:856
  SLE sm0_areset_n_rcosc (
	.Q(sm0_areset_n_rcosc_Z),
	.ADn(VCC),
	.ALn(sm0_areset_n_arst),
	.CLK(FABOSC_0_RCOSC_25_50MHZ_O2F),
	.D(sm0_areset_n_rcosc_q1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:755
  SLE sm0_areset_n_q1 (
	.Q(sm0_areset_n_q1_Z),
	.ADn(VCC),
	.ALn(sm0_areset_n_arst),
	.CLK(GL0_INST),
	.D(VCC),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:755
  SLE sm0_areset_n_clk_base (
	.Q(sm0_areset_n_clk_base_0),
	.ADn(VCC),
	.ALn(sm0_areset_n_arst),
	.CLK(GL0_INST),
	.D(sm0_areset_n_q1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:526
  SLE FIC_2_APB_M_PRESET_N_clk_base (
	.Q(FIC_2_APB_M_PRESET_N_clk_base_Z),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N),
	.CLK(GL0_INST),
	.D(FIC_2_APB_M_PRESET_N_q1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:511
  SLE RESET_N_M2F_clk_base (
	.Q(RESET_N_M2F_clk_base_Z),
	.ADn(VCC),
	.ALn(MSS_RESET_N_M2F),
	.CLK(GL0_INST),
	.D(RESET_N_M2F_q1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:496
  SLE POWER_ON_RESET_N_clk_base (
	.Q(POWER_ON_RESET_N_clk_base_Z),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(GL0_INST),
	.D(POWER_ON_RESET_N_q1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:1646
(* cdc_synchronizer=1 *)  SLE release_sdif3_core_clk_base (
	.Q(release_sdif3_core_clk_base_Z),
	.ADn(VCC),
	.ALn(sm0_areset_n_clk_base_Z),
	.CLK(GL0_INST),
	.D(release_sdif3_core_q1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:1646
(* cdc_synchronizer=1 *)  SLE release_sdif2_core_clk_base (
	.Q(release_sdif2_core_clk_base_Z),
	.ADn(VCC),
	.ALn(sm0_areset_n_clk_base_Z),
	.CLK(GL0_INST),
	.D(release_sdif2_core_q1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:1646
(* cdc_synchronizer=1 *)  SLE release_sdif1_core_clk_base (
	.Q(release_sdif1_core_clk_base_Z),
	.ADn(VCC),
	.ALn(sm0_areset_n_clk_base_Z),
	.CLK(GL0_INST),
	.D(release_sdif1_core_q1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:1646
(* cdc_synchronizer=1 *)  SLE release_sdif0_core_clk_base (
	.Q(release_sdif0_core_clk_base_Z),
	.ADn(VCC),
	.ALn(sm0_areset_n_clk_base_Z),
	.CLK(GL0_INST),
	.D(release_sdif0_core_q1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:1646
(* cdc_synchronizer=1 *)  SLE ddr_settled_clk_base (
	.Q(ddr_settled_clk_base_Z),
	.ADn(VCC),
	.ALn(sm0_areset_n_clk_base_Z),
	.CLK(GL0_INST),
	.D(ddr_settled_q1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:1613
(* cdc_synchronizer=1 *)  SLE ddr_settled (
	.Q(ddr_settled_Z),
	.ADn(VCC),
	.ALn(sm0_areset_n_rcosc_Z),
	.CLK(FABOSC_0_RCOSC_25_50MHZ_O2F),
	.D(VCC),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:1581
(* cdc_synchronizer=1 *)  SLE release_sdif3_core (
	.Q(release_sdif3_core_Z),
	.ADn(VCC),
	.ALn(sdif3_areset_n_rcosc_Z),
	.CLK(FABOSC_0_RCOSC_25_50MHZ_O2F),
	.D(VCC),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:912
  SLE sdif3_areset_n_rcosc_q1 (
	.Q(sdif3_areset_n_rcosc_q1_Z),
	.ADn(VCC),
	.ALn(sm0_areset_n_arst),
	.CLK(FABOSC_0_RCOSC_25_50MHZ_O2F),
	.D(VCC),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:912
  SLE sdif3_areset_n_rcosc (
	.Q(sdif3_areset_n_rcosc_Z),
	.ADn(VCC),
	.ALn(sm0_areset_n_arst),
	.CLK(FABOSC_0_RCOSC_25_50MHZ_O2F),
	.D(sdif3_areset_n_rcosc_q1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:898
  SLE sdif2_areset_n_rcosc_q1 (
	.Q(sdif2_areset_n_rcosc_q1_Z),
	.ADn(VCC),
	.ALn(sm0_areset_n_arst),
	.CLK(FABOSC_0_RCOSC_25_50MHZ_O2F),
	.D(VCC),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:898
  SLE sdif2_areset_n_rcosc (
	.Q(sdif2_areset_n_rcosc_Z),
	.ADn(VCC),
	.ALn(sm0_areset_n_arst),
	.CLK(FABOSC_0_RCOSC_25_50MHZ_O2F),
	.D(sdif2_areset_n_rcosc_q1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:884
  SLE sdif1_areset_n_rcosc_q1 (
	.Q(sdif1_areset_n_rcosc_q1_Z),
	.ADn(VCC),
	.ALn(sm0_areset_n_arst),
	.CLK(FABOSC_0_RCOSC_25_50MHZ_O2F),
	.D(VCC),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:884
  SLE sdif1_areset_n_rcosc (
	.Q(sdif1_areset_n_rcosc_Z),
	.ADn(VCC),
	.ALn(sm0_areset_n_arst),
	.CLK(FABOSC_0_RCOSC_25_50MHZ_O2F),
	.D(sdif1_areset_n_rcosc_q1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:870
  SLE sdif0_areset_n_rcosc_q1 (
	.Q(sdif0_areset_n_rcosc_q1_Z),
	.ADn(VCC),
	.ALn(sm0_areset_n_arst),
	.CLK(FABOSC_0_RCOSC_25_50MHZ_O2F),
	.D(VCC),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:870
  SLE sdif0_areset_n_rcosc (
	.Q(sdif0_areset_n_rcosc_Z),
	.ADn(VCC),
	.ALn(sm0_areset_n_arst),
	.CLK(FABOSC_0_RCOSC_25_50MHZ_O2F),
	.D(sdif0_areset_n_rcosc_q1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:565
  SLE MSS_HPMS_READY_int (
	.Q(MSS_HPMS_READY_int_Z),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N_clk_base_Z),
	.CLK(GL0_INST),
	.D(MSS_HPMS_READY_int_4_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:1089
  SLE \sm0_state[6]  (
	.Q(sm0_state_Z[6]),
	.ADn(VCC),
	.ALn(sm0_areset_n_clk_base_Z),
	.CLK(GL0_INST),
	.D(VCC),
	.EN(sm0_state_ns_a3_Z[6]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:1089
  SLE \sm0_state[5]  (
	.Q(sm0_state_Z[5]),
	.ADn(VCC),
	.ALn(sm0_areset_n_clk_base_Z),
	.CLK(GL0_INST),
	.D(sm0_state_ns_Z[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:1089
  SLE \sm0_state[4]  (
	.Q(sm0_state_Z[4]),
	.ADn(VCC),
	.ALn(sm0_areset_n_clk_base_Z),
	.CLK(GL0_INST),
	.D(sm0_state_ns_Z[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:1089
  SLE \sm0_state[3]  (
	.Q(sm0_state_Z[3]),
	.ADn(VCC),
	.ALn(sm0_areset_n_clk_base_Z),
	.CLK(GL0_INST),
	.D(sm0_state_Z[2]),
	.EN(sdif3_spll_lock_q2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:1089
  SLE \sm0_state[2]  (
	.Q(sm0_state_Z[2]),
	.ADn(VCC),
	.ALn(sm0_areset_n_clk_base_Z),
	.CLK(GL0_INST),
	.D(sm0_state_ns_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:1089
  SLE \sm0_state[1]  (
	.Q(sm0_state_Z[1]),
	.ADn(VCC),
	.ALn(sm0_areset_n_clk_base_Z),
	.CLK(GL0_INST),
	.D(sm0_state_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:1089
  SLE \sm0_state[0]  (
	.Q(sm0_state_Z[0]),
	.ADn(GND),
	.ALn(sm0_areset_n_clk_base_Z),
	.CLK(GL0_INST),
	.D(GND),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:545
  SLE mss_ready_state (
	.Q(mss_ready_state_Z),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N_clk_base_Z),
	.CLK(GL0_INST),
	.D(VCC),
	.EN(RESET_N_M2F_clk_base_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:1089
  SLE INIT_DONE_int (
	.Q(INIT_DONE_c),
	.ADn(VCC),
	.ALn(sm0_areset_n_clk_base_Z),
	.CLK(GL0_INST),
	.D(VCC),
	.EN(sm0_state_Z[6]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:545
  SLE mss_ready_select (
	.Q(mss_ready_select_Z),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N_clk_base_Z),
	.CLK(GL0_INST),
	.D(VCC),
	.EN(mss_ready_select6_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:1055
  CFG2 next_sm0_state20_1 (
	.A(release_sdif1_core_clk_base_Z),
	.B(release_sdif2_core_clk_base_Z),
	.Y(next_sm0_state20_1_Z)
);
defparam next_sm0_state20_1.INIT=4'h8;
// @13:1089
  CFG2 \sm0_state_ns_a3[6]  (
	.A(sdif3_spll_lock_q2_Z),
	.B(sm0_state_Z[5]),
	.Y(sm0_state_ns_a3_Z[6])
);
defparam \sm0_state_ns_a3[6] .INIT=4'h8;
// @13:641
  CFG2 sdif0_areset_n (
	.A(MSS_HPMS_READY_int_Z),
	.B(POWER_ON_RESET_N),
	.Y(sm0_areset_n)
);
defparam sdif0_areset_n.INIT=4'h8;
// @13:558
  CFG2 mss_ready_select6 (
	.A(FIC_2_APB_M_PRESET_N_clk_base_Z),
	.B(mss_ready_state_Z),
	.Y(mss_ready_select6_Z)
);
defparam mss_ready_select6.INIT=4'h8;
// @13:1089
  CFG3 \sm0_state_ns[2]  (
	.A(sm0_state_Z[2]),
	.B(sdif3_spll_lock_q2_Z),
	.C(sm0_state_Z[1]),
	.Y(sm0_state_ns_Z[2])
);
defparam \sm0_state_ns[2] .INIT=8'hF2;
// @13:573
  CFG3 MSS_HPMS_READY_int_4 (
	.A(mss_ready_select_Z),
	.B(RESET_N_M2F_clk_base_Z),
	.C(FIC_2_APB_M_PRESET_N_clk_base_Z),
	.Y(MSS_HPMS_READY_int_4_Z)
);
defparam MSS_HPMS_READY_int_4.INIT=8'hE0;
// @13:1055
  CFG4 next_sm0_state20 (
	.A(release_sdif0_core_clk_base_Z),
	.B(release_sdif3_core_clk_base_Z),
	.C(next_sm0_state20_1_Z),
	.D(ddr_settled_clk_base_Z),
	.Y(next_sm0_state20_Z)
);
defparam next_sm0_state20.INIT=16'h8000;
// @13:1089
  CFG4 \sm0_state_ns[4]  (
	.A(sm0_state_Z[4]),
	.B(sm0_state_Z[3]),
	.C(next_sm0_state20_Z),
	.D(sdif3_spll_lock_q2_Z),
	.Y(sm0_state_ns_Z[4])
);
defparam \sm0_state_ns[4] .INIT=16'hCE0A;
// @13:1089
  CFG4 \sm0_state_ns[5]  (
	.A(sm0_state_Z[5]),
	.B(sm0_state_Z[4]),
	.C(sdif3_spll_lock_q2_Z),
	.D(next_sm0_state20_Z),
	.Y(sm0_state_ns_Z[5])
);
defparam \sm0_state_ns[5] .INIT=16'hCE0A;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* CoreResetP_Z2_layer0 */

module FineSteeringMirror_sb_FABOSC_0_OSC (
  FABOSC_0_RCOSC_25_50MHZ_O2F
)
;
output FABOSC_0_RCOSC_25_50MHZ_O2F ;
wire FABOSC_0_RCOSC_25_50MHZ_O2F ;
wire N_RCOSC_25_50MHZ_CLKINT ;
wire N_RCOSC_25_50MHZ_CLKOUT ;
wire GND ;
wire VCC ;
// @9:28
  CLKINT I_RCOSC_25_50MHZ_FAB_CLKINT (
	.Y(FABOSC_0_RCOSC_25_50MHZ_O2F),
	.A(N_RCOSC_25_50MHZ_CLKINT)
);
//@17:418
// @9:26
  RCOSC_25_50MHZ I_RCOSC_25_50MHZ (
	.CLKOUT(N_RCOSC_25_50MHZ_CLKOUT)
);
defparam I_RCOSC_25_50MHZ.FREQUENCY=50.0;
// @9:24
  RCOSC_25_50MHZ_FAB I_RCOSC_25_50MHZ_FAB (
	.CLKOUT(N_RCOSC_25_50MHZ_CLKINT),
	.A(N_RCOSC_25_50MHZ_CLKOUT)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* FineSteeringMirror_sb_FABOSC_0_OSC */

module FineSteeringMirror_sb_MSS (
  FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS,
  AMBA_SLAVE_0_PADDRS_net_0,
  Main_0_RamBusDataOut,
  GL0_INST,
  LOCK,
  MSS_RESET_N_M2F,
  FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWRITES,
  FineSteeringMirror_sb_MSS_TMP_0_FIC_0_APB_MASTER_PSELx,
  FIC_2_APB_M_PRESET_N,
  ReadAck,
  WriteAck,
  FineSteeringMirror_sb_0_AMBA_SLAVE_0_PSELS0
)
;
output [31:0] FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS ;
output [15:0] AMBA_SLAVE_0_PADDRS_net_0 ;
input [31:0] Main_0_RamBusDataOut ;
input GL0_INST ;
input LOCK ;
output MSS_RESET_N_M2F ;
output FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWRITES ;
output FineSteeringMirror_sb_MSS_TMP_0_FIC_0_APB_MASTER_PSELx ;
output FIC_2_APB_M_PRESET_N ;
input ReadAck ;
input WriteAck ;
input FineSteeringMirror_sb_0_AMBA_SLAVE_0_PSELS0 ;
wire GL0_INST ;
wire LOCK ;
wire MSS_RESET_N_M2F ;
wire FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWRITES ;
wire FineSteeringMirror_sb_MSS_TMP_0_FIC_0_APB_MASTER_PSELx ;
wire FIC_2_APB_M_PRESET_N ;
wire ReadAck ;
wire WriteAck ;
wire FineSteeringMirror_sb_0_AMBA_SLAVE_0_PSELS0 ;
wire [31:0] Main_0_RamBusDataOut_m;
wire [7:0] EDAC_ERROR;
wire [31:0] F_FM0_RDATA;
wire [31:16] AMBA_SLAVE_0_PADDRS_net_0_Z;
wire [1:0] F_HM0_SIZE;
wire [1:0] FAB_OPMODE;
wire [3:0] FAB_VCONTROL;
wire [1:0] FAB_XCVRSEL;
wire [7:0] FAB_XDATAOUT;
wire [1:0] FIC32_0_MASTER;
wire [1:0] FIC32_1_MASTER;
wire [15:0] H2F_INTERRUPT;
wire [15:2] FIC_2_APB_M_PADDR;
wire [31:0] FIC_2_APB_M_PWDATA;
wire [9:0] TCGF;
wire [3:0] TRACEDATA;
wire [3:0] TXD_RIF;
wire [7:0] TXDF;
wire [3:0] F_BID;
wire [1:0] F_BRESP_HRESP0;
wire [63:0] F_RDATA_HRDATA01;
wire [3:0] F_RID;
wire [1:0] F_RRESP_HRESP1;
wire [15:0] MDDR_FABRIC_PRDATA;
wire [15:0] DRAM_ADDR;
wire [2:0] DRAM_BA;
wire [2:0] DRAM_DM_RDQS_OUT;
wire [17:0] DRAM_DQ_OUT;
wire [2:0] DRAM_DQS_OUT;
wire [1:0] DRAM_FIFO_WE_OUT;
wire [2:0] DM_OE;
wire [17:0] DRAM_DQ_OE;
wire [2:0] DRAM_DQS_OE;
wire Main_0_RamBusAck_i_m_i ;
wire CAN_RXBUS_MGPIO3A_H2F_A ;
wire CAN_RXBUS_MGPIO3A_H2F_B ;
wire CAN_TX_EBL_MGPIO4A_H2F_A ;
wire CAN_TX_EBL_MGPIO4A_H2F_B ;
wire CAN_TXBUS_MGPIO2A_H2F_A ;
wire CAN_TXBUS_MGPIO2A_H2F_B ;
wire FIC_2_APB_M_PCLK ;
wire COMMS_INT ;
wire F_FM0_READYOUT ;
wire F_FM0_RESP ;
wire NN_1 ;
wire NN_2 ;
wire FineSteeringMirror_sb_0_AMBA_SLAVE_0_PENABLES ;
wire F_HM0_TRANS1 ;
wire FAB_CHRGVBUS ;
wire FAB_DISCHRGVBUS ;
wire FAB_DMPULLDOWN ;
wire FAB_DPPULLDOWN ;
wire FAB_DRVVBUS ;
wire FAB_IDPULLUP ;
wire FAB_SUSPENDM ;
wire FAB_TERMSEL ;
wire FAB_TXVALID ;
wire FAB_VCONTROLLOADM ;
wire FACC_GLMUX_SEL ;
wire GTX_CLK ;
wire H2F_NMI ;
wire H2FCALIB ;
wire I2C0_SCL_MGPIO31B_H2F_A ;
wire I2C0_SCL_MGPIO31B_H2F_B ;
wire I2C0_SDA_MGPIO30B_H2F_A ;
wire I2C0_SDA_MGPIO30B_H2F_B ;
wire I2C1_SCL_MGPIO1A_H2F_A ;
wire I2C1_SCL_MGPIO1A_H2F_B ;
wire I2C1_SDA_MGPIO0A_H2F_A ;
wire I2C1_SDA_MGPIO0A_H2F_B ;
wire MDCF ;
wire MDOENF ;
wire MDOF ;
wire MMUART0_CTS_MGPIO19B_H2F_A ;
wire MMUART0_CTS_MGPIO19B_H2F_B ;
wire MMUART0_DCD_MGPIO22B_H2F_A ;
wire MMUART0_DCD_MGPIO22B_H2F_B ;
wire MMUART0_DSR_MGPIO20B_H2F_A ;
wire MMUART0_DSR_MGPIO20B_H2F_B ;
wire MMUART0_DTR_MGPIO18B_H2F_A ;
wire MMUART0_DTR_MGPIO18B_H2F_B ;
wire MMUART0_RI_MGPIO21B_H2F_A ;
wire MMUART0_RI_MGPIO21B_H2F_B ;
wire MMUART0_RTS_MGPIO17B_H2F_A ;
wire MMUART0_RTS_MGPIO17B_H2F_B ;
wire MMUART0_RXD_MGPIO28B_H2F_A ;
wire MMUART0_RXD_MGPIO28B_H2F_B ;
wire MMUART0_SCK_MGPIO29B_H2F_A ;
wire MMUART0_SCK_MGPIO29B_H2F_B ;
wire MMUART0_TXD_MGPIO27B_H2F_A ;
wire MMUART0_TXD_MGPIO27B_H2F_B ;
wire MMUART1_DTR_MGPIO12B_H2F_A ;
wire MMUART1_RTS_MGPIO11B_H2F_A ;
wire MMUART1_RTS_MGPIO11B_H2F_B ;
wire MMUART1_RXD_MGPIO26B_H2F_A ;
wire MMUART1_RXD_MGPIO26B_H2F_B ;
wire MMUART1_SCK_MGPIO25B_H2F_A ;
wire MMUART1_SCK_MGPIO25B_H2F_B ;
wire MMUART1_TXD_MGPIO24B_H2F_A ;
wire MMUART1_TXD_MGPIO24B_H2F_B ;
wire MPLL_LOCK ;
wire FIC_2_APB_M_PENABLE ;
wire FIC_2_APB_M_PSEL ;
wire FIC_2_APB_M_PWRITE ;
wire RTC_MATCH ;
wire SLEEPDEEP ;
wire SLEEPHOLDACK ;
wire SLEEPING ;
wire SMBALERT_NO0 ;
wire SMBALERT_NO1 ;
wire SMBSUS_NO0 ;
wire SMBSUS_NO1 ;
wire SPI0_CLK_OUT ;
wire SPI0_SDI_MGPIO5A_H2F_A ;
wire SPI0_SDI_MGPIO5A_H2F_B ;
wire SPI0_SDO_MGPIO6A_H2F_A ;
wire SPI0_SDO_MGPIO6A_H2F_B ;
wire SPI0_SS0_MGPIO7A_H2F_A ;
wire SPI0_SS0_MGPIO7A_H2F_B ;
wire SPI0_SS1_MGPIO8A_H2F_A ;
wire SPI0_SS1_MGPIO8A_H2F_B ;
wire SPI0_SS2_MGPIO9A_H2F_A ;
wire SPI0_SS2_MGPIO9A_H2F_B ;
wire SPI0_SS3_MGPIO10A_H2F_A ;
wire SPI0_SS3_MGPIO10A_H2F_B ;
wire SPI0_SS4_MGPIO19A_H2F_A ;
wire SPI0_SS5_MGPIO20A_H2F_A ;
wire SPI0_SS6_MGPIO21A_H2F_A ;
wire SPI0_SS7_MGPIO22A_H2F_A ;
wire SPI1_CLK_OUT ;
wire SPI1_SDI_MGPIO11A_H2F_A ;
wire SPI1_SDI_MGPIO11A_H2F_B ;
wire SPI1_SDO_MGPIO12A_H2F_A ;
wire SPI1_SDO_MGPIO12A_H2F_B ;
wire SPI1_SS0_MGPIO13A_H2F_A ;
wire SPI1_SS0_MGPIO13A_H2F_B ;
wire SPI1_SS1_MGPIO14A_H2F_A ;
wire SPI1_SS1_MGPIO14A_H2F_B ;
wire SPI1_SS2_MGPIO15A_H2F_A ;
wire SPI1_SS2_MGPIO15A_H2F_B ;
wire SPI1_SS3_MGPIO16A_H2F_A ;
wire SPI1_SS3_MGPIO16A_H2F_B ;
wire SPI1_SS4_MGPIO17A_H2F_A ;
wire SPI1_SS5_MGPIO18A_H2F_A ;
wire SPI1_SS6_MGPIO23A_H2F_A ;
wire SPI1_SS7_MGPIO24A_H2F_A ;
wire TRACECLK ;
wire TX_CLK ;
wire TX_ENF ;
wire TX_ERRF ;
wire TXCTL_EN_RIF ;
wire TXEV ;
wire WDOGTIMEOUT ;
wire F_ARREADY_HREADYOUT1 ;
wire F_AWREADY_HREADYOUT0 ;
wire F_BVALID ;
wire F_RLAST ;
wire F_RVALID ;
wire F_WREADY ;
wire MDDR_FABRIC_PREADY ;
wire MDDR_FABRIC_PSLVERR ;
wire VCC ;
wire GND ;
wire CAN_RXBUS_USBA_DATA1_MGPIO3A_OUT ;
wire CAN_TX_EBL_USBA_DATA2_MGPIO4A_OUT ;
wire CAN_TXBUS_USBA_DATA0_MGPIO2A_OUT ;
wire DRAM_CASN ;
wire DRAM_CKE ;
wire DRAM_CLK ;
wire DRAM_CSN ;
wire DRAM_ODT ;
wire DRAM_RASN ;
wire DRAM_RSTN ;
wire DRAM_WEN ;
wire I2C0_SCL_USBC_DATA1_MGPIO31B_OUT ;
wire I2C0_SDA_USBC_DATA0_MGPIO30B_OUT ;
wire I2C1_SCL_USBA_DATA4_MGPIO1A_OUT ;
wire I2C1_SDA_USBA_DATA3_MGPIO0A_OUT ;
wire MMUART0_CTS_USBC_DATA7_MGPIO19B_OUT ;
wire MMUART0_DCD_MGPIO22B_OUT ;
wire MMUART0_DSR_MGPIO20B_OUT ;
wire MMUART0_DTR_USBC_DATA6_MGPIO18B_OUT ;
wire MMUART0_RI_MGPIO21B_OUT ;
wire MMUART0_RTS_USBC_DATA5_MGPIO17B_OUT ;
wire MMUART0_RXD_USBC_STP_MGPIO28B_OUT ;
wire MMUART0_SCK_USBC_NXT_MGPIO29B_OUT ;
wire MMUART0_TXD_USBC_DIR_MGPIO27B_OUT ;
wire MMUART1_RXD_USBC_DATA3_MGPIO26B_OUT ;
wire MMUART1_SCK_USBC_DATA4_MGPIO25B_OUT ;
wire MMUART1_TXD_USBC_DATA2_MGPIO24B_OUT ;
wire RGMII_GTX_CLK_RMII_CLK_USBB_XCLK_OUT ;
wire RGMII_MDC_RMII_MDC_OUT ;
wire RGMII_MDIO_RMII_MDIO_USBB_DATA7_OUT ;
wire RGMII_RX_CLK_OUT ;
wire RGMII_RX_CTL_RMII_CRS_DV_USBB_DATA2_OUT ;
wire RGMII_RXD0_RMII_RXD0_USBB_DATA0_OUT ;
wire RGMII_RXD1_RMII_RXD1_USBB_DATA1_OUT ;
wire RGMII_RXD2_RMII_RX_ER_USBB_DATA3_OUT ;
wire RGMII_RXD3_USBB_DATA4_OUT ;
wire RGMII_TX_CLK_OUT ;
wire RGMII_TX_CTL_RMII_TX_EN_USBB_NXT_OUT ;
wire RGMII_TXD0_RMII_TXD0_USBB_DIR_OUT ;
wire RGMII_TXD1_RMII_TXD1_USBB_STP_OUT ;
wire RGMII_TXD2_USBB_DATA5_OUT ;
wire RGMII_TXD3_USBB_DATA6_OUT ;
wire SPI0_SCK_USBA_XCLK_OUT ;
wire SPI0_SDI_USBA_DIR_MGPIO5A_OUT ;
wire SPI0_SDO_USBA_STP_MGPIO6A_OUT ;
wire SPI0_SS0_USBA_NXT_MGPIO7A_OUT ;
wire SPI0_SS1_USBA_DATA5_MGPIO8A_OUT ;
wire SPI0_SS2_USBA_DATA6_MGPIO9A_OUT ;
wire SPI0_SS3_USBA_DATA7_MGPIO10A_OUT ;
wire SPI1_SCK_OUT ;
wire SPI1_SDI_MGPIO11A_OUT ;
wire SPI1_SDO_MGPIO12A_OUT ;
wire SPI1_SS0_MGPIO13A_OUT ;
wire SPI1_SS1_MGPIO14A_OUT ;
wire SPI1_SS2_MGPIO15A_OUT ;
wire SPI1_SS3_MGPIO16A_OUT ;
wire SPI1_SS4_MGPIO17A_OUT ;
wire SPI1_SS5_MGPIO18A_OUT ;
wire SPI1_SS6_MGPIO23A_OUT ;
wire SPI1_SS7_MGPIO24A_OUT ;
wire USBC_XCLK_OUT ;
wire CAN_RXBUS_USBA_DATA1_MGPIO3A_OE ;
wire CAN_TX_EBL_USBA_DATA2_MGPIO4A_OE ;
wire CAN_TXBUS_USBA_DATA0_MGPIO2A_OE ;
wire I2C0_SCL_USBC_DATA1_MGPIO31B_OE ;
wire I2C0_SDA_USBC_DATA0_MGPIO30B_OE ;
wire I2C1_SCL_USBA_DATA4_MGPIO1A_OE ;
wire I2C1_SDA_USBA_DATA3_MGPIO0A_OE ;
wire MMUART0_CTS_USBC_DATA7_MGPIO19B_OE ;
wire MMUART0_DCD_MGPIO22B_OE ;
wire MMUART0_DSR_MGPIO20B_OE ;
wire MMUART0_DTR_USBC_DATA6_MGPIO18B_OE ;
wire MMUART0_RI_MGPIO21B_OE ;
wire MMUART0_RTS_USBC_DATA5_MGPIO17B_OE ;
wire MMUART0_RXD_USBC_STP_MGPIO28B_OE ;
wire MMUART0_SCK_USBC_NXT_MGPIO29B_OE ;
wire MMUART0_TXD_USBC_DIR_MGPIO27B_OE ;
wire MMUART1_RXD_USBC_DATA3_MGPIO26B_OE ;
wire MMUART1_SCK_USBC_DATA4_MGPIO25B_OE ;
wire MMUART1_TXD_USBC_DATA2_MGPIO24B_OE ;
wire RGMII_GTX_CLK_RMII_CLK_USBB_XCLK_OE ;
wire RGMII_MDC_RMII_MDC_OE ;
wire RGMII_MDIO_RMII_MDIO_USBB_DATA7_OE ;
wire RGMII_RX_CLK_OE ;
wire RGMII_RX_CTL_RMII_CRS_DV_USBB_DATA2_OE ;
wire RGMII_RXD0_RMII_RXD0_USBB_DATA0_OE ;
wire RGMII_RXD1_RMII_RXD1_USBB_DATA1_OE ;
wire RGMII_RXD2_RMII_RX_ER_USBB_DATA3_OE ;
wire RGMII_RXD3_USBB_DATA4_OE ;
wire RGMII_TX_CLK_OE ;
wire RGMII_TX_CTL_RMII_TX_EN_USBB_NXT_OE ;
wire RGMII_TXD0_RMII_TXD0_USBB_DIR_OE ;
wire RGMII_TXD1_RMII_TXD1_USBB_STP_OE ;
wire RGMII_TXD2_USBB_DATA5_OE ;
wire RGMII_TXD3_USBB_DATA6_OE ;
wire SPI0_SCK_USBA_XCLK_OE ;
wire SPI0_SDI_USBA_DIR_MGPIO5A_OE ;
wire SPI0_SDO_USBA_STP_MGPIO6A_OE ;
wire SPI0_SS0_USBA_NXT_MGPIO7A_OE ;
wire SPI0_SS1_USBA_DATA5_MGPIO8A_OE ;
wire SPI0_SS2_USBA_DATA6_MGPIO9A_OE ;
wire SPI0_SS3_USBA_DATA7_MGPIO10A_OE ;
wire SPI1_SCK_OE ;
wire SPI1_SDI_MGPIO11A_OE ;
wire SPI1_SDO_MGPIO12A_OE ;
wire SPI1_SS0_MGPIO13A_OE ;
wire SPI1_SS1_MGPIO14A_OE ;
wire SPI1_SS2_MGPIO15A_OE ;
wire SPI1_SS3_MGPIO16A_OE ;
wire SPI1_SS4_MGPIO17A_OE ;
wire SPI1_SS5_MGPIO18A_OE ;
wire SPI1_SS6_MGPIO23A_OE ;
wire SPI1_SS7_MGPIO24A_OE ;
wire USBC_XCLK_OE ;
// @14:89
  CFG2 MSS_ADLIB_INST_RNO_30 (
	.A(FineSteeringMirror_sb_0_AMBA_SLAVE_0_PSELS0),
	.B(Main_0_RamBusDataOut[31]),
	.Y(Main_0_RamBusDataOut_m[31])
);
defparam MSS_ADLIB_INST_RNO_30.INIT=4'h8;
// @14:89
  CFG2 MSS_ADLIB_INST_RNO_29 (
	.A(FineSteeringMirror_sb_0_AMBA_SLAVE_0_PSELS0),
	.B(Main_0_RamBusDataOut[30]),
	.Y(Main_0_RamBusDataOut_m[30])
);
defparam MSS_ADLIB_INST_RNO_29.INIT=4'h8;
// @14:89
  CFG2 MSS_ADLIB_INST_RNO_28 (
	.A(FineSteeringMirror_sb_0_AMBA_SLAVE_0_PSELS0),
	.B(Main_0_RamBusDataOut[29]),
	.Y(Main_0_RamBusDataOut_m[29])
);
defparam MSS_ADLIB_INST_RNO_28.INIT=4'h8;
// @14:89
  CFG2 MSS_ADLIB_INST_RNO_27 (
	.A(FineSteeringMirror_sb_0_AMBA_SLAVE_0_PSELS0),
	.B(Main_0_RamBusDataOut[28]),
	.Y(Main_0_RamBusDataOut_m[28])
);
defparam MSS_ADLIB_INST_RNO_27.INIT=4'h8;
// @14:89
  CFG2 MSS_ADLIB_INST_RNO_26 (
	.A(FineSteeringMirror_sb_0_AMBA_SLAVE_0_PSELS0),
	.B(Main_0_RamBusDataOut[27]),
	.Y(Main_0_RamBusDataOut_m[27])
);
defparam MSS_ADLIB_INST_RNO_26.INIT=4'h8;
// @14:89
  CFG2 MSS_ADLIB_INST_RNO_25 (
	.A(FineSteeringMirror_sb_0_AMBA_SLAVE_0_PSELS0),
	.B(Main_0_RamBusDataOut[26]),
	.Y(Main_0_RamBusDataOut_m[26])
);
defparam MSS_ADLIB_INST_RNO_25.INIT=4'h8;
// @14:89
  CFG2 MSS_ADLIB_INST_RNO_24 (
	.A(FineSteeringMirror_sb_0_AMBA_SLAVE_0_PSELS0),
	.B(Main_0_RamBusDataOut[25]),
	.Y(Main_0_RamBusDataOut_m[25])
);
defparam MSS_ADLIB_INST_RNO_24.INIT=4'h8;
// @14:89
  CFG2 MSS_ADLIB_INST_RNO_23 (
	.A(FineSteeringMirror_sb_0_AMBA_SLAVE_0_PSELS0),
	.B(Main_0_RamBusDataOut[24]),
	.Y(Main_0_RamBusDataOut_m[24])
);
defparam MSS_ADLIB_INST_RNO_23.INIT=4'h8;
// @14:89
  CFG2 MSS_ADLIB_INST_RNO_22 (
	.A(FineSteeringMirror_sb_0_AMBA_SLAVE_0_PSELS0),
	.B(Main_0_RamBusDataOut[23]),
	.Y(Main_0_RamBusDataOut_m[23])
);
defparam MSS_ADLIB_INST_RNO_22.INIT=4'h8;
// @14:89
  CFG2 MSS_ADLIB_INST_RNO_21 (
	.A(FineSteeringMirror_sb_0_AMBA_SLAVE_0_PSELS0),
	.B(Main_0_RamBusDataOut[22]),
	.Y(Main_0_RamBusDataOut_m[22])
);
defparam MSS_ADLIB_INST_RNO_21.INIT=4'h8;
// @14:89
  CFG2 MSS_ADLIB_INST_RNO_20 (
	.A(FineSteeringMirror_sb_0_AMBA_SLAVE_0_PSELS0),
	.B(Main_0_RamBusDataOut[21]),
	.Y(Main_0_RamBusDataOut_m[21])
);
defparam MSS_ADLIB_INST_RNO_20.INIT=4'h8;
// @14:89
  CFG2 MSS_ADLIB_INST_RNO_19 (
	.A(FineSteeringMirror_sb_0_AMBA_SLAVE_0_PSELS0),
	.B(Main_0_RamBusDataOut[20]),
	.Y(Main_0_RamBusDataOut_m[20])
);
defparam MSS_ADLIB_INST_RNO_19.INIT=4'h8;
// @14:89
  CFG2 MSS_ADLIB_INST_RNO_18 (
	.A(FineSteeringMirror_sb_0_AMBA_SLAVE_0_PSELS0),
	.B(Main_0_RamBusDataOut[19]),
	.Y(Main_0_RamBusDataOut_m[19])
);
defparam MSS_ADLIB_INST_RNO_18.INIT=4'h8;
// @14:89
  CFG2 MSS_ADLIB_INST_RNO_17 (
	.A(FineSteeringMirror_sb_0_AMBA_SLAVE_0_PSELS0),
	.B(Main_0_RamBusDataOut[18]),
	.Y(Main_0_RamBusDataOut_m[18])
);
defparam MSS_ADLIB_INST_RNO_17.INIT=4'h8;
// @14:89
  CFG2 MSS_ADLIB_INST_RNO_16 (
	.A(FineSteeringMirror_sb_0_AMBA_SLAVE_0_PSELS0),
	.B(Main_0_RamBusDataOut[17]),
	.Y(Main_0_RamBusDataOut_m[17])
);
defparam MSS_ADLIB_INST_RNO_16.INIT=4'h8;
// @14:89
  CFG2 MSS_ADLIB_INST_RNO_15 (
	.A(FineSteeringMirror_sb_0_AMBA_SLAVE_0_PSELS0),
	.B(Main_0_RamBusDataOut[16]),
	.Y(Main_0_RamBusDataOut_m[16])
);
defparam MSS_ADLIB_INST_RNO_15.INIT=4'h8;
// @14:89
  CFG2 MSS_ADLIB_INST_RNO_14 (
	.A(FineSteeringMirror_sb_0_AMBA_SLAVE_0_PSELS0),
	.B(Main_0_RamBusDataOut[15]),
	.Y(Main_0_RamBusDataOut_m[15])
);
defparam MSS_ADLIB_INST_RNO_14.INIT=4'h8;
// @14:89
  CFG2 MSS_ADLIB_INST_RNO_13 (
	.A(FineSteeringMirror_sb_0_AMBA_SLAVE_0_PSELS0),
	.B(Main_0_RamBusDataOut[14]),
	.Y(Main_0_RamBusDataOut_m[14])
);
defparam MSS_ADLIB_INST_RNO_13.INIT=4'h8;
// @14:89
  CFG2 MSS_ADLIB_INST_RNO_12 (
	.A(FineSteeringMirror_sb_0_AMBA_SLAVE_0_PSELS0),
	.B(Main_0_RamBusDataOut[13]),
	.Y(Main_0_RamBusDataOut_m[13])
);
defparam MSS_ADLIB_INST_RNO_12.INIT=4'h8;
// @14:89
  CFG2 MSS_ADLIB_INST_RNO_11 (
	.A(FineSteeringMirror_sb_0_AMBA_SLAVE_0_PSELS0),
	.B(Main_0_RamBusDataOut[12]),
	.Y(Main_0_RamBusDataOut_m[12])
);
defparam MSS_ADLIB_INST_RNO_11.INIT=4'h8;
// @14:89
  CFG2 MSS_ADLIB_INST_RNO_10 (
	.A(FineSteeringMirror_sb_0_AMBA_SLAVE_0_PSELS0),
	.B(Main_0_RamBusDataOut[11]),
	.Y(Main_0_RamBusDataOut_m[11])
);
defparam MSS_ADLIB_INST_RNO_10.INIT=4'h8;
// @14:89
  CFG2 MSS_ADLIB_INST_RNO_9 (
	.A(FineSteeringMirror_sb_0_AMBA_SLAVE_0_PSELS0),
	.B(Main_0_RamBusDataOut[10]),
	.Y(Main_0_RamBusDataOut_m[10])
);
defparam MSS_ADLIB_INST_RNO_9.INIT=4'h8;
// @14:89
  CFG2 MSS_ADLIB_INST_RNO_8 (
	.A(FineSteeringMirror_sb_0_AMBA_SLAVE_0_PSELS0),
	.B(Main_0_RamBusDataOut[9]),
	.Y(Main_0_RamBusDataOut_m[9])
);
defparam MSS_ADLIB_INST_RNO_8.INIT=4'h8;
// @14:89
  CFG2 MSS_ADLIB_INST_RNO_7 (
	.A(FineSteeringMirror_sb_0_AMBA_SLAVE_0_PSELS0),
	.B(Main_0_RamBusDataOut[8]),
	.Y(Main_0_RamBusDataOut_m[8])
);
defparam MSS_ADLIB_INST_RNO_7.INIT=4'h8;
// @14:89
  CFG2 MSS_ADLIB_INST_RNO_6 (
	.A(FineSteeringMirror_sb_0_AMBA_SLAVE_0_PSELS0),
	.B(Main_0_RamBusDataOut[7]),
	.Y(Main_0_RamBusDataOut_m[7])
);
defparam MSS_ADLIB_INST_RNO_6.INIT=4'h8;
// @14:89
  CFG2 MSS_ADLIB_INST_RNO_5 (
	.A(FineSteeringMirror_sb_0_AMBA_SLAVE_0_PSELS0),
	.B(Main_0_RamBusDataOut[6]),
	.Y(Main_0_RamBusDataOut_m[6])
);
defparam MSS_ADLIB_INST_RNO_5.INIT=4'h8;
// @14:89
  CFG2 MSS_ADLIB_INST_RNO_4 (
	.A(FineSteeringMirror_sb_0_AMBA_SLAVE_0_PSELS0),
	.B(Main_0_RamBusDataOut[5]),
	.Y(Main_0_RamBusDataOut_m[5])
);
defparam MSS_ADLIB_INST_RNO_4.INIT=4'h8;
// @14:89
  CFG2 MSS_ADLIB_INST_RNO_3 (
	.A(FineSteeringMirror_sb_0_AMBA_SLAVE_0_PSELS0),
	.B(Main_0_RamBusDataOut[4]),
	.Y(Main_0_RamBusDataOut_m[4])
);
defparam MSS_ADLIB_INST_RNO_3.INIT=4'h8;
// @14:89
  CFG2 MSS_ADLIB_INST_RNO_2 (
	.A(FineSteeringMirror_sb_0_AMBA_SLAVE_0_PSELS0),
	.B(Main_0_RamBusDataOut[3]),
	.Y(Main_0_RamBusDataOut_m[3])
);
defparam MSS_ADLIB_INST_RNO_2.INIT=4'h8;
// @14:89
  CFG2 MSS_ADLIB_INST_RNO_1 (
	.A(FineSteeringMirror_sb_0_AMBA_SLAVE_0_PSELS0),
	.B(Main_0_RamBusDataOut[2]),
	.Y(Main_0_RamBusDataOut_m[2])
);
defparam MSS_ADLIB_INST_RNO_1.INIT=4'h8;
// @14:89
  CFG2 MSS_ADLIB_INST_RNO_0 (
	.A(FineSteeringMirror_sb_0_AMBA_SLAVE_0_PSELS0),
	.B(Main_0_RamBusDataOut[1]),
	.Y(Main_0_RamBusDataOut_m[1])
);
defparam MSS_ADLIB_INST_RNO_0.INIT=4'h8;
// @14:89
  CFG2 MSS_ADLIB_INST_RNO (
	.A(FineSteeringMirror_sb_0_AMBA_SLAVE_0_PSELS0),
	.B(Main_0_RamBusDataOut[0]),
	.Y(Main_0_RamBusDataOut_m[0])
);
defparam MSS_ADLIB_INST_RNO.INIT=4'h8;
// @11:225
  CFG3 MSS_ADLIB_INST_RNO_31 (
	.A(WriteAck),
	.B(ReadAck),
	.C(FineSteeringMirror_sb_0_AMBA_SLAVE_0_PSELS0),
	.Y(Main_0_RamBusAck_i_m_i)
);
defparam MSS_ADLIB_INST_RNO_31.INIT=8'hEF;
// @11:225
  MSS_010 MSS_ADLIB_INST (
	.CAN_RXBUS_MGPIO3A_H2F_A(CAN_RXBUS_MGPIO3A_H2F_A),
	.CAN_RXBUS_MGPIO3A_H2F_B(CAN_RXBUS_MGPIO3A_H2F_B),
	.CAN_TX_EBL_MGPIO4A_H2F_A(CAN_TX_EBL_MGPIO4A_H2F_A),
	.CAN_TX_EBL_MGPIO4A_H2F_B(CAN_TX_EBL_MGPIO4A_H2F_B),
	.CAN_TXBUS_MGPIO2A_H2F_A(CAN_TXBUS_MGPIO2A_H2F_A),
	.CAN_TXBUS_MGPIO2A_H2F_B(CAN_TXBUS_MGPIO2A_H2F_B),
	.CLK_CONFIG_APB(FIC_2_APB_M_PCLK),
	.COMMS_INT(COMMS_INT),
	.CONFIG_PRESET_N(FIC_2_APB_M_PRESET_N),
	.EDAC_ERROR(EDAC_ERROR[7:0]),
	.F_FM0_RDATA(F_FM0_RDATA[31:0]),
	.F_FM0_READYOUT(F_FM0_READYOUT),
	.F_FM0_RESP(F_FM0_RESP),
	.F_HM0_ADDR({AMBA_SLAVE_0_PADDRS_net_0_Z[31:16], AMBA_SLAVE_0_PADDRS_net_0[15:12], NN_2, NN_1, AMBA_SLAVE_0_PADDRS_net_0[9:0]}),
	.F_HM0_ENABLE(FineSteeringMirror_sb_0_AMBA_SLAVE_0_PENABLES),
	.F_HM0_SEL(FineSteeringMirror_sb_MSS_TMP_0_FIC_0_APB_MASTER_PSELx),
	.F_HM0_SIZE(F_HM0_SIZE[1:0]),
	.F_HM0_TRANS1(F_HM0_TRANS1),
	.F_HM0_WDATA(FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS[31:0]),
	.F_HM0_WRITE(FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWRITES),
	.FAB_CHRGVBUS(FAB_CHRGVBUS),
	.FAB_DISCHRGVBUS(FAB_DISCHRGVBUS),
	.FAB_DMPULLDOWN(FAB_DMPULLDOWN),
	.FAB_DPPULLDOWN(FAB_DPPULLDOWN),
	.FAB_DRVVBUS(FAB_DRVVBUS),
	.FAB_IDPULLUP(FAB_IDPULLUP),
	.FAB_OPMODE(FAB_OPMODE[1:0]),
	.FAB_SUSPENDM(FAB_SUSPENDM),
	.FAB_TERMSEL(FAB_TERMSEL),
	.FAB_TXVALID(FAB_TXVALID),
	.FAB_VCONTROL(FAB_VCONTROL[3:0]),
	.FAB_VCONTROLLOADM(FAB_VCONTROLLOADM),
	.FAB_XCVRSEL(FAB_XCVRSEL[1:0]),
	.FAB_XDATAOUT(FAB_XDATAOUT[7:0]),
	.FACC_GLMUX_SEL(FACC_GLMUX_SEL),
	.FIC32_0_MASTER(FIC32_0_MASTER[1:0]),
	.FIC32_1_MASTER(FIC32_1_MASTER[1:0]),
	.FPGA_RESET_N(MSS_RESET_N_M2F),
	.GTX_CLK(GTX_CLK),
	.H2F_INTERRUPT(H2F_INTERRUPT[15:0]),
	.H2F_NMI(H2F_NMI),
	.H2FCALIB(H2FCALIB),
	.I2C0_SCL_MGPIO31B_H2F_A(I2C0_SCL_MGPIO31B_H2F_A),
	.I2C0_SCL_MGPIO31B_H2F_B(I2C0_SCL_MGPIO31B_H2F_B),
	.I2C0_SDA_MGPIO30B_H2F_A(I2C0_SDA_MGPIO30B_H2F_A),
	.I2C0_SDA_MGPIO30B_H2F_B(I2C0_SDA_MGPIO30B_H2F_B),
	.I2C1_SCL_MGPIO1A_H2F_A(I2C1_SCL_MGPIO1A_H2F_A),
	.I2C1_SCL_MGPIO1A_H2F_B(I2C1_SCL_MGPIO1A_H2F_B),
	.I2C1_SDA_MGPIO0A_H2F_A(I2C1_SDA_MGPIO0A_H2F_A),
	.I2C1_SDA_MGPIO0A_H2F_B(I2C1_SDA_MGPIO0A_H2F_B),
	.MDCF(MDCF),
	.MDOENF(MDOENF),
	.MDOF(MDOF),
	.MMUART0_CTS_MGPIO19B_H2F_A(MMUART0_CTS_MGPIO19B_H2F_A),
	.MMUART0_CTS_MGPIO19B_H2F_B(MMUART0_CTS_MGPIO19B_H2F_B),
	.MMUART0_DCD_MGPIO22B_H2F_A(MMUART0_DCD_MGPIO22B_H2F_A),
	.MMUART0_DCD_MGPIO22B_H2F_B(MMUART0_DCD_MGPIO22B_H2F_B),
	.MMUART0_DSR_MGPIO20B_H2F_A(MMUART0_DSR_MGPIO20B_H2F_A),
	.MMUART0_DSR_MGPIO20B_H2F_B(MMUART0_DSR_MGPIO20B_H2F_B),
	.MMUART0_DTR_MGPIO18B_H2F_A(MMUART0_DTR_MGPIO18B_H2F_A),
	.MMUART0_DTR_MGPIO18B_H2F_B(MMUART0_DTR_MGPIO18B_H2F_B),
	.MMUART0_RI_MGPIO21B_H2F_A(MMUART0_RI_MGPIO21B_H2F_A),
	.MMUART0_RI_MGPIO21B_H2F_B(MMUART0_RI_MGPIO21B_H2F_B),
	.MMUART0_RTS_MGPIO17B_H2F_A(MMUART0_RTS_MGPIO17B_H2F_A),
	.MMUART0_RTS_MGPIO17B_H2F_B(MMUART0_RTS_MGPIO17B_H2F_B),
	.MMUART0_RXD_MGPIO28B_H2F_A(MMUART0_RXD_MGPIO28B_H2F_A),
	.MMUART0_RXD_MGPIO28B_H2F_B(MMUART0_RXD_MGPIO28B_H2F_B),
	.MMUART0_SCK_MGPIO29B_H2F_A(MMUART0_SCK_MGPIO29B_H2F_A),
	.MMUART0_SCK_MGPIO29B_H2F_B(MMUART0_SCK_MGPIO29B_H2F_B),
	.MMUART0_TXD_MGPIO27B_H2F_A(MMUART0_TXD_MGPIO27B_H2F_A),
	.MMUART0_TXD_MGPIO27B_H2F_B(MMUART0_TXD_MGPIO27B_H2F_B),
	.MMUART1_DTR_MGPIO12B_H2F_A(MMUART1_DTR_MGPIO12B_H2F_A),
	.MMUART1_RTS_MGPIO11B_H2F_A(MMUART1_RTS_MGPIO11B_H2F_A),
	.MMUART1_RTS_MGPIO11B_H2F_B(MMUART1_RTS_MGPIO11B_H2F_B),
	.MMUART1_RXD_MGPIO26B_H2F_A(MMUART1_RXD_MGPIO26B_H2F_A),
	.MMUART1_RXD_MGPIO26B_H2F_B(MMUART1_RXD_MGPIO26B_H2F_B),
	.MMUART1_SCK_MGPIO25B_H2F_A(MMUART1_SCK_MGPIO25B_H2F_A),
	.MMUART1_SCK_MGPIO25B_H2F_B(MMUART1_SCK_MGPIO25B_H2F_B),
	.MMUART1_TXD_MGPIO24B_H2F_A(MMUART1_TXD_MGPIO24B_H2F_A),
	.MMUART1_TXD_MGPIO24B_H2F_B(MMUART1_TXD_MGPIO24B_H2F_B),
	.MPLL_LOCK(MPLL_LOCK),
	.PER2_FABRIC_PADDR(FIC_2_APB_M_PADDR[15:2]),
	.PER2_FABRIC_PENABLE(FIC_2_APB_M_PENABLE),
	.PER2_FABRIC_PSEL(FIC_2_APB_M_PSEL),
	.PER2_FABRIC_PWDATA(FIC_2_APB_M_PWDATA[31:0]),
	.PER2_FABRIC_PWRITE(FIC_2_APB_M_PWRITE),
	.RTC_MATCH(RTC_MATCH),
	.SLEEPDEEP(SLEEPDEEP),
	.SLEEPHOLDACK(SLEEPHOLDACK),
	.SLEEPING(SLEEPING),
	.SMBALERT_NO0(SMBALERT_NO0),
	.SMBALERT_NO1(SMBALERT_NO1),
	.SMBSUS_NO0(SMBSUS_NO0),
	.SMBSUS_NO1(SMBSUS_NO1),
	.SPI0_CLK_OUT(SPI0_CLK_OUT),
	.SPI0_SDI_MGPIO5A_H2F_A(SPI0_SDI_MGPIO5A_H2F_A),
	.SPI0_SDI_MGPIO5A_H2F_B(SPI0_SDI_MGPIO5A_H2F_B),
	.SPI0_SDO_MGPIO6A_H2F_A(SPI0_SDO_MGPIO6A_H2F_A),
	.SPI0_SDO_MGPIO6A_H2F_B(SPI0_SDO_MGPIO6A_H2F_B),
	.SPI0_SS0_MGPIO7A_H2F_A(SPI0_SS0_MGPIO7A_H2F_A),
	.SPI0_SS0_MGPIO7A_H2F_B(SPI0_SS0_MGPIO7A_H2F_B),
	.SPI0_SS1_MGPIO8A_H2F_A(SPI0_SS1_MGPIO8A_H2F_A),
	.SPI0_SS1_MGPIO8A_H2F_B(SPI0_SS1_MGPIO8A_H2F_B),
	.SPI0_SS2_MGPIO9A_H2F_A(SPI0_SS2_MGPIO9A_H2F_A),
	.SPI0_SS2_MGPIO9A_H2F_B(SPI0_SS2_MGPIO9A_H2F_B),
	.SPI0_SS3_MGPIO10A_H2F_A(SPI0_SS3_MGPIO10A_H2F_A),
	.SPI0_SS3_MGPIO10A_H2F_B(SPI0_SS3_MGPIO10A_H2F_B),
	.SPI0_SS4_MGPIO19A_H2F_A(SPI0_SS4_MGPIO19A_H2F_A),
	.SPI0_SS5_MGPIO20A_H2F_A(SPI0_SS5_MGPIO20A_H2F_A),
	.SPI0_SS6_MGPIO21A_H2F_A(SPI0_SS6_MGPIO21A_H2F_A),
	.SPI0_SS7_MGPIO22A_H2F_A(SPI0_SS7_MGPIO22A_H2F_A),
	.SPI1_CLK_OUT(SPI1_CLK_OUT),
	.SPI1_SDI_MGPIO11A_H2F_A(SPI1_SDI_MGPIO11A_H2F_A),
	.SPI1_SDI_MGPIO11A_H2F_B(SPI1_SDI_MGPIO11A_H2F_B),
	.SPI1_SDO_MGPIO12A_H2F_A(SPI1_SDO_MGPIO12A_H2F_A),
	.SPI1_SDO_MGPIO12A_H2F_B(SPI1_SDO_MGPIO12A_H2F_B),
	.SPI1_SS0_MGPIO13A_H2F_A(SPI1_SS0_MGPIO13A_H2F_A),
	.SPI1_SS0_MGPIO13A_H2F_B(SPI1_SS0_MGPIO13A_H2F_B),
	.SPI1_SS1_MGPIO14A_H2F_A(SPI1_SS1_MGPIO14A_H2F_A),
	.SPI1_SS1_MGPIO14A_H2F_B(SPI1_SS1_MGPIO14A_H2F_B),
	.SPI1_SS2_MGPIO15A_H2F_A(SPI1_SS2_MGPIO15A_H2F_A),
	.SPI1_SS2_MGPIO15A_H2F_B(SPI1_SS2_MGPIO15A_H2F_B),
	.SPI1_SS3_MGPIO16A_H2F_A(SPI1_SS3_MGPIO16A_H2F_A),
	.SPI1_SS3_MGPIO16A_H2F_B(SPI1_SS3_MGPIO16A_H2F_B),
	.SPI1_SS4_MGPIO17A_H2F_A(SPI1_SS4_MGPIO17A_H2F_A),
	.SPI1_SS5_MGPIO18A_H2F_A(SPI1_SS5_MGPIO18A_H2F_A),
	.SPI1_SS6_MGPIO23A_H2F_A(SPI1_SS6_MGPIO23A_H2F_A),
	.SPI1_SS7_MGPIO24A_H2F_A(SPI1_SS7_MGPIO24A_H2F_A),
	.TCGF(TCGF[9:0]),
	.TRACECLK(TRACECLK),
	.TRACEDATA(TRACEDATA[3:0]),
	.TX_CLK(TX_CLK),
	.TX_ENF(TX_ENF),
	.TX_ERRF(TX_ERRF),
	.TXCTL_EN_RIF(TXCTL_EN_RIF),
	.TXD_RIF(TXD_RIF[3:0]),
	.TXDF(TXDF[7:0]),
	.TXEV(TXEV),
	.WDOGTIMEOUT(WDOGTIMEOUT),
	.F_ARREADY_HREADYOUT1(F_ARREADY_HREADYOUT1),
	.F_AWREADY_HREADYOUT0(F_AWREADY_HREADYOUT0),
	.F_BID(F_BID[3:0]),
	.F_BRESP_HRESP0(F_BRESP_HRESP0[1:0]),
	.F_BVALID(F_BVALID),
	.F_RDATA_HRDATA01(F_RDATA_HRDATA01[63:0]),
	.F_RID(F_RID[3:0]),
	.F_RLAST(F_RLAST),
	.F_RRESP_HRESP1(F_RRESP_HRESP1[1:0]),
	.F_RVALID(F_RVALID),
	.F_WREADY(F_WREADY),
	.MDDR_FABRIC_PRDATA(MDDR_FABRIC_PRDATA[15:0]),
	.MDDR_FABRIC_PREADY(MDDR_FABRIC_PREADY),
	.MDDR_FABRIC_PSLVERR(MDDR_FABRIC_PSLVERR),
	.CAN_RXBUS_F2H_SCP(VCC),
	.CAN_TX_EBL_F2H_SCP(VCC),
	.CAN_TXBUS_F2H_SCP(VCC),
	.COLF(VCC),
	.CRSF(VCC),
	.F2_DMAREADY({VCC, VCC}),
	.F2H_INTERRUPT({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.F2HCALIB(VCC),
	.F_DMAREADY({VCC, VCC}),
	.F_FM0_ADDR({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.F_FM0_ENABLE(GND),
	.F_FM0_MASTLOCK(GND),
	.F_FM0_READY(VCC),
	.F_FM0_SEL(GND),
	.F_FM0_SIZE({GND, GND}),
	.F_FM0_TRANS1(GND),
	.F_FM0_WDATA({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.F_FM0_WRITE(GND),
	.F_HM0_RDATA(Main_0_RamBusDataOut_m[31:0]),
	.F_HM0_READY(Main_0_RamBusAck_i_m_i),
	.F_HM0_RESP(GND),
	.FAB_AVALID(VCC),
	.FAB_HOSTDISCON(VCC),
	.FAB_IDDIG(VCC),
	.FAB_LINESTATE({VCC, VCC}),
	.FAB_M3_RESET_N(VCC),
	.FAB_PLL_LOCK(LOCK),
	.FAB_RXACTIVE(VCC),
	.FAB_RXERROR(VCC),
	.FAB_RXVALID(VCC),
	.FAB_RXVALIDH(GND),
	.FAB_SESSEND(VCC),
	.FAB_TXREADY(VCC),
	.FAB_VBUSVALID(VCC),
	.FAB_VSTATUS({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.FAB_XDATAIN({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.GTX_CLKPF(VCC),
	.I2C0_BCLK(VCC),
	.I2C0_SCL_F2H_SCP(VCC),
	.I2C0_SDA_F2H_SCP(VCC),
	.I2C1_BCLK(VCC),
	.I2C1_SCL_F2H_SCP(VCC),
	.I2C1_SDA_F2H_SCP(VCC),
	.MDIF(VCC),
	.MGPIO0A_F2H_GPIN(VCC),
	.MGPIO10A_F2H_GPIN(VCC),
	.MGPIO11A_F2H_GPIN(VCC),
	.MGPIO11B_F2H_GPIN(VCC),
	.MGPIO12A_F2H_GPIN(VCC),
	.MGPIO13A_F2H_GPIN(VCC),
	.MGPIO14A_F2H_GPIN(VCC),
	.MGPIO15A_F2H_GPIN(VCC),
	.MGPIO16A_F2H_GPIN(VCC),
	.MGPIO17B_F2H_GPIN(VCC),
	.MGPIO18B_F2H_GPIN(VCC),
	.MGPIO19B_F2H_GPIN(VCC),
	.MGPIO1A_F2H_GPIN(VCC),
	.MGPIO20B_F2H_GPIN(VCC),
	.MGPIO21B_F2H_GPIN(VCC),
	.MGPIO22B_F2H_GPIN(VCC),
	.MGPIO24B_F2H_GPIN(VCC),
	.MGPIO25B_F2H_GPIN(VCC),
	.MGPIO26B_F2H_GPIN(VCC),
	.MGPIO27B_F2H_GPIN(VCC),
	.MGPIO28B_F2H_GPIN(VCC),
	.MGPIO29B_F2H_GPIN(VCC),
	.MGPIO2A_F2H_GPIN(VCC),
	.MGPIO30B_F2H_GPIN(VCC),
	.MGPIO31B_F2H_GPIN(VCC),
	.MGPIO3A_F2H_GPIN(VCC),
	.MGPIO4A_F2H_GPIN(VCC),
	.MGPIO5A_F2H_GPIN(VCC),
	.MGPIO6A_F2H_GPIN(VCC),
	.MGPIO7A_F2H_GPIN(VCC),
	.MGPIO8A_F2H_GPIN(VCC),
	.MGPIO9A_F2H_GPIN(VCC),
	.MMUART0_CTS_F2H_SCP(VCC),
	.MMUART0_DCD_F2H_SCP(VCC),
	.MMUART0_DSR_F2H_SCP(VCC),
	.MMUART0_DTR_F2H_SCP(VCC),
	.MMUART0_RI_F2H_SCP(VCC),
	.MMUART0_RTS_F2H_SCP(VCC),
	.MMUART0_RXD_F2H_SCP(VCC),
	.MMUART0_SCK_F2H_SCP(VCC),
	.MMUART0_TXD_F2H_SCP(VCC),
	.MMUART1_CTS_F2H_SCP(VCC),
	.MMUART1_DCD_F2H_SCP(VCC),
	.MMUART1_DSR_F2H_SCP(VCC),
	.MMUART1_RI_F2H_SCP(VCC),
	.MMUART1_RTS_F2H_SCP(VCC),
	.MMUART1_RXD_F2H_SCP(VCC),
	.MMUART1_SCK_F2H_SCP(VCC),
	.MMUART1_TXD_F2H_SCP(VCC),
	.PER2_FABRIC_PRDATA({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.PER2_FABRIC_PREADY(VCC),
	.PER2_FABRIC_PSLVERR(GND),
	.RCGF({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.RX_CLKPF(VCC),
	.RX_DVF(VCC),
	.RX_ERRF(VCC),
	.RX_EV(VCC),
	.RXDF({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.SLEEPHOLDREQ(GND),
	.SMBALERT_NI0(VCC),
	.SMBALERT_NI1(VCC),
	.SMBSUS_NI0(VCC),
	.SMBSUS_NI1(VCC),
	.SPI0_CLK_IN(VCC),
	.SPI0_SDI_F2H_SCP(VCC),
	.SPI0_SDO_F2H_SCP(VCC),
	.SPI0_SS0_F2H_SCP(VCC),
	.SPI0_SS1_F2H_SCP(VCC),
	.SPI0_SS2_F2H_SCP(VCC),
	.SPI0_SS3_F2H_SCP(VCC),
	.SPI1_CLK_IN(VCC),
	.SPI1_SDI_F2H_SCP(VCC),
	.SPI1_SDO_F2H_SCP(VCC),
	.SPI1_SS0_F2H_SCP(VCC),
	.SPI1_SS1_F2H_SCP(VCC),
	.SPI1_SS2_F2H_SCP(VCC),
	.SPI1_SS3_F2H_SCP(VCC),
	.TX_CLKPF(VCC),
	.USER_MSS_GPIO_RESET_N(VCC),
	.USER_MSS_RESET_N(VCC),
	.XCLK_FAB(VCC),
	.CLK_BASE(GL0_INST),
	.CLK_MDDR_APB(VCC),
	.F_ARADDR_HADDR1({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.F_ARBURST_HTRANS1({GND, GND}),
	.F_ARID_HSEL1({GND, GND, GND, GND}),
	.F_ARLEN_HBURST1({GND, GND, GND, GND}),
	.F_ARLOCK_HMASTLOCK1({GND, GND}),
	.F_ARSIZE_HSIZE1({GND, GND}),
	.F_ARVALID_HWRITE1(GND),
	.F_AWADDR_HADDR0({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.F_AWBURST_HTRANS0({GND, GND}),
	.F_AWID_HSEL0({GND, GND, GND, GND}),
	.F_AWLEN_HBURST0({GND, GND, GND, GND}),
	.F_AWLOCK_HMASTLOCK0({GND, GND}),
	.F_AWSIZE_HSIZE0({GND, GND}),
	.F_AWVALID_HWRITE0(GND),
	.F_BREADY(GND),
	.F_RMW_AXI(GND),
	.F_RREADY(GND),
	.F_WDATA_HWDATA01({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.F_WID_HREADY01({GND, GND, GND, GND}),
	.F_WLAST(GND),
	.F_WSTRB({GND, GND, GND, GND, GND, GND, GND, GND}),
	.F_WVALID(GND),
	.FPGA_MDDR_ARESET_N(VCC),
	.MDDR_FABRIC_PADDR({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.MDDR_FABRIC_PENABLE(VCC),
	.MDDR_FABRIC_PSEL(VCC),
	.MDDR_FABRIC_PWDATA({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.MDDR_FABRIC_PWRITE(VCC),
	.PRESET_N(GND),
	.CAN_RXBUS_USBA_DATA1_MGPIO3A_IN(GND),
	.CAN_TX_EBL_USBA_DATA2_MGPIO4A_IN(GND),
	.CAN_TXBUS_USBA_DATA0_MGPIO2A_IN(GND),
	.DM_IN({GND, GND, GND}),
	.DRAM_DQ_IN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.DRAM_DQS_IN({GND, GND, GND}),
	.DRAM_FIFO_WE_IN({GND, GND}),
	.I2C0_SCL_USBC_DATA1_MGPIO31B_IN(GND),
	.I2C0_SDA_USBC_DATA0_MGPIO30B_IN(GND),
	.I2C1_SCL_USBA_DATA4_MGPIO1A_IN(GND),
	.I2C1_SDA_USBA_DATA3_MGPIO0A_IN(GND),
	.MMUART0_CTS_USBC_DATA7_MGPIO19B_IN(GND),
	.MMUART0_DCD_MGPIO22B_IN(GND),
	.MMUART0_DSR_MGPIO20B_IN(GND),
	.MMUART0_DTR_USBC_DATA6_MGPIO18B_IN(GND),
	.MMUART0_RI_MGPIO21B_IN(GND),
	.MMUART0_RTS_USBC_DATA5_MGPIO17B_IN(GND),
	.MMUART0_RXD_USBC_STP_MGPIO28B_IN(GND),
	.MMUART0_SCK_USBC_NXT_MGPIO29B_IN(GND),
	.MMUART0_TXD_USBC_DIR_MGPIO27B_IN(GND),
	.MMUART1_RXD_USBC_DATA3_MGPIO26B_IN(GND),
	.MMUART1_SCK_USBC_DATA4_MGPIO25B_IN(GND),
	.MMUART1_TXD_USBC_DATA2_MGPIO24B_IN(GND),
	.RGMII_GTX_CLK_RMII_CLK_USBB_XCLK_IN(GND),
	.RGMII_MDC_RMII_MDC_IN(GND),
	.RGMII_MDIO_RMII_MDIO_USBB_DATA7_IN(GND),
	.RGMII_RX_CLK_IN(GND),
	.RGMII_RX_CTL_RMII_CRS_DV_USBB_DATA2_IN(GND),
	.RGMII_RXD0_RMII_RXD0_USBB_DATA0_IN(GND),
	.RGMII_RXD1_RMII_RXD1_USBB_DATA1_IN(GND),
	.RGMII_RXD2_RMII_RX_ER_USBB_DATA3_IN(GND),
	.RGMII_RXD3_USBB_DATA4_IN(GND),
	.RGMII_TX_CLK_IN(GND),
	.RGMII_TX_CTL_RMII_TX_EN_USBB_NXT_IN(GND),
	.RGMII_TXD0_RMII_TXD0_USBB_DIR_IN(GND),
	.RGMII_TXD1_RMII_TXD1_USBB_STP_IN(GND),
	.RGMII_TXD2_USBB_DATA5_IN(GND),
	.RGMII_TXD3_USBB_DATA6_IN(GND),
	.SPI0_SCK_USBA_XCLK_IN(GND),
	.SPI0_SDI_USBA_DIR_MGPIO5A_IN(GND),
	.SPI0_SDO_USBA_STP_MGPIO6A_IN(GND),
	.SPI0_SS0_USBA_NXT_MGPIO7A_IN(GND),
	.SPI0_SS1_USBA_DATA5_MGPIO8A_IN(GND),
	.SPI0_SS2_USBA_DATA6_MGPIO9A_IN(GND),
	.SPI0_SS3_USBA_DATA7_MGPIO10A_IN(GND),
	.SPI1_SCK_IN(GND),
	.SPI1_SDI_MGPIO11A_IN(GND),
	.SPI1_SDO_MGPIO12A_IN(GND),
	.SPI1_SS0_MGPIO13A_IN(GND),
	.SPI1_SS1_MGPIO14A_IN(GND),
	.SPI1_SS2_MGPIO15A_IN(GND),
	.SPI1_SS3_MGPIO16A_IN(GND),
	.SPI1_SS4_MGPIO17A_IN(GND),
	.SPI1_SS5_MGPIO18A_IN(GND),
	.SPI1_SS6_MGPIO23A_IN(GND),
	.SPI1_SS7_MGPIO24A_IN(GND),
	.USBC_XCLK_IN(GND),
	.CAN_RXBUS_USBA_DATA1_MGPIO3A_OUT(CAN_RXBUS_USBA_DATA1_MGPIO3A_OUT),
	.CAN_TX_EBL_USBA_DATA2_MGPIO4A_OUT(CAN_TX_EBL_USBA_DATA2_MGPIO4A_OUT),
	.CAN_TXBUS_USBA_DATA0_MGPIO2A_OUT(CAN_TXBUS_USBA_DATA0_MGPIO2A_OUT),
	.DRAM_ADDR(DRAM_ADDR[15:0]),
	.DRAM_BA(DRAM_BA[2:0]),
	.DRAM_CASN(DRAM_CASN),
	.DRAM_CKE(DRAM_CKE),
	.DRAM_CLK(DRAM_CLK),
	.DRAM_CSN(DRAM_CSN),
	.DRAM_DM_RDQS_OUT(DRAM_DM_RDQS_OUT[2:0]),
	.DRAM_DQ_OUT(DRAM_DQ_OUT[17:0]),
	.DRAM_DQS_OUT(DRAM_DQS_OUT[2:0]),
	.DRAM_FIFO_WE_OUT(DRAM_FIFO_WE_OUT[1:0]),
	.DRAM_ODT(DRAM_ODT),
	.DRAM_RASN(DRAM_RASN),
	.DRAM_RSTN(DRAM_RSTN),
	.DRAM_WEN(DRAM_WEN),
	.I2C0_SCL_USBC_DATA1_MGPIO31B_OUT(I2C0_SCL_USBC_DATA1_MGPIO31B_OUT),
	.I2C0_SDA_USBC_DATA0_MGPIO30B_OUT(I2C0_SDA_USBC_DATA0_MGPIO30B_OUT),
	.I2C1_SCL_USBA_DATA4_MGPIO1A_OUT(I2C1_SCL_USBA_DATA4_MGPIO1A_OUT),
	.I2C1_SDA_USBA_DATA3_MGPIO0A_OUT(I2C1_SDA_USBA_DATA3_MGPIO0A_OUT),
	.MMUART0_CTS_USBC_DATA7_MGPIO19B_OUT(MMUART0_CTS_USBC_DATA7_MGPIO19B_OUT),
	.MMUART0_DCD_MGPIO22B_OUT(MMUART0_DCD_MGPIO22B_OUT),
	.MMUART0_DSR_MGPIO20B_OUT(MMUART0_DSR_MGPIO20B_OUT),
	.MMUART0_DTR_USBC_DATA6_MGPIO18B_OUT(MMUART0_DTR_USBC_DATA6_MGPIO18B_OUT),
	.MMUART0_RI_MGPIO21B_OUT(MMUART0_RI_MGPIO21B_OUT),
	.MMUART0_RTS_USBC_DATA5_MGPIO17B_OUT(MMUART0_RTS_USBC_DATA5_MGPIO17B_OUT),
	.MMUART0_RXD_USBC_STP_MGPIO28B_OUT(MMUART0_RXD_USBC_STP_MGPIO28B_OUT),
	.MMUART0_SCK_USBC_NXT_MGPIO29B_OUT(MMUART0_SCK_USBC_NXT_MGPIO29B_OUT),
	.MMUART0_TXD_USBC_DIR_MGPIO27B_OUT(MMUART0_TXD_USBC_DIR_MGPIO27B_OUT),
	.MMUART1_RXD_USBC_DATA3_MGPIO26B_OUT(MMUART1_RXD_USBC_DATA3_MGPIO26B_OUT),
	.MMUART1_SCK_USBC_DATA4_MGPIO25B_OUT(MMUART1_SCK_USBC_DATA4_MGPIO25B_OUT),
	.MMUART1_TXD_USBC_DATA2_MGPIO24B_OUT(MMUART1_TXD_USBC_DATA2_MGPIO24B_OUT),
	.RGMII_GTX_CLK_RMII_CLK_USBB_XCLK_OUT(RGMII_GTX_CLK_RMII_CLK_USBB_XCLK_OUT),
	.RGMII_MDC_RMII_MDC_OUT(RGMII_MDC_RMII_MDC_OUT),
	.RGMII_MDIO_RMII_MDIO_USBB_DATA7_OUT(RGMII_MDIO_RMII_MDIO_USBB_DATA7_OUT),
	.RGMII_RX_CLK_OUT(RGMII_RX_CLK_OUT),
	.RGMII_RX_CTL_RMII_CRS_DV_USBB_DATA2_OUT(RGMII_RX_CTL_RMII_CRS_DV_USBB_DATA2_OUT),
	.RGMII_RXD0_RMII_RXD0_USBB_DATA0_OUT(RGMII_RXD0_RMII_RXD0_USBB_DATA0_OUT),
	.RGMII_RXD1_RMII_RXD1_USBB_DATA1_OUT(RGMII_RXD1_RMII_RXD1_USBB_DATA1_OUT),
	.RGMII_RXD2_RMII_RX_ER_USBB_DATA3_OUT(RGMII_RXD2_RMII_RX_ER_USBB_DATA3_OUT),
	.RGMII_RXD3_USBB_DATA4_OUT(RGMII_RXD3_USBB_DATA4_OUT),
	.RGMII_TX_CLK_OUT(RGMII_TX_CLK_OUT),
	.RGMII_TX_CTL_RMII_TX_EN_USBB_NXT_OUT(RGMII_TX_CTL_RMII_TX_EN_USBB_NXT_OUT),
	.RGMII_TXD0_RMII_TXD0_USBB_DIR_OUT(RGMII_TXD0_RMII_TXD0_USBB_DIR_OUT),
	.RGMII_TXD1_RMII_TXD1_USBB_STP_OUT(RGMII_TXD1_RMII_TXD1_USBB_STP_OUT),
	.RGMII_TXD2_USBB_DATA5_OUT(RGMII_TXD2_USBB_DATA5_OUT),
	.RGMII_TXD3_USBB_DATA6_OUT(RGMII_TXD3_USBB_DATA6_OUT),
	.SPI0_SCK_USBA_XCLK_OUT(SPI0_SCK_USBA_XCLK_OUT),
	.SPI0_SDI_USBA_DIR_MGPIO5A_OUT(SPI0_SDI_USBA_DIR_MGPIO5A_OUT),
	.SPI0_SDO_USBA_STP_MGPIO6A_OUT(SPI0_SDO_USBA_STP_MGPIO6A_OUT),
	.SPI0_SS0_USBA_NXT_MGPIO7A_OUT(SPI0_SS0_USBA_NXT_MGPIO7A_OUT),
	.SPI0_SS1_USBA_DATA5_MGPIO8A_OUT(SPI0_SS1_USBA_DATA5_MGPIO8A_OUT),
	.SPI0_SS2_USBA_DATA6_MGPIO9A_OUT(SPI0_SS2_USBA_DATA6_MGPIO9A_OUT),
	.SPI0_SS3_USBA_DATA7_MGPIO10A_OUT(SPI0_SS3_USBA_DATA7_MGPIO10A_OUT),
	.SPI1_SCK_OUT(SPI1_SCK_OUT),
	.SPI1_SDI_MGPIO11A_OUT(SPI1_SDI_MGPIO11A_OUT),
	.SPI1_SDO_MGPIO12A_OUT(SPI1_SDO_MGPIO12A_OUT),
	.SPI1_SS0_MGPIO13A_OUT(SPI1_SS0_MGPIO13A_OUT),
	.SPI1_SS1_MGPIO14A_OUT(SPI1_SS1_MGPIO14A_OUT),
	.SPI1_SS2_MGPIO15A_OUT(SPI1_SS2_MGPIO15A_OUT),
	.SPI1_SS3_MGPIO16A_OUT(SPI1_SS3_MGPIO16A_OUT),
	.SPI1_SS4_MGPIO17A_OUT(SPI1_SS4_MGPIO17A_OUT),
	.SPI1_SS5_MGPIO18A_OUT(SPI1_SS5_MGPIO18A_OUT),
	.SPI1_SS6_MGPIO23A_OUT(SPI1_SS6_MGPIO23A_OUT),
	.SPI1_SS7_MGPIO24A_OUT(SPI1_SS7_MGPIO24A_OUT),
	.USBC_XCLK_OUT(USBC_XCLK_OUT),
	.CAN_RXBUS_USBA_DATA1_MGPIO3A_OE(CAN_RXBUS_USBA_DATA1_MGPIO3A_OE),
	.CAN_TX_EBL_USBA_DATA2_MGPIO4A_OE(CAN_TX_EBL_USBA_DATA2_MGPIO4A_OE),
	.CAN_TXBUS_USBA_DATA0_MGPIO2A_OE(CAN_TXBUS_USBA_DATA0_MGPIO2A_OE),
	.DM_OE(DM_OE[2:0]),
	.DRAM_DQ_OE(DRAM_DQ_OE[17:0]),
	.DRAM_DQS_OE(DRAM_DQS_OE[2:0]),
	.I2C0_SCL_USBC_DATA1_MGPIO31B_OE(I2C0_SCL_USBC_DATA1_MGPIO31B_OE),
	.I2C0_SDA_USBC_DATA0_MGPIO30B_OE(I2C0_SDA_USBC_DATA0_MGPIO30B_OE),
	.I2C1_SCL_USBA_DATA4_MGPIO1A_OE(I2C1_SCL_USBA_DATA4_MGPIO1A_OE),
	.I2C1_SDA_USBA_DATA3_MGPIO0A_OE(I2C1_SDA_USBA_DATA3_MGPIO0A_OE),
	.MMUART0_CTS_USBC_DATA7_MGPIO19B_OE(MMUART0_CTS_USBC_DATA7_MGPIO19B_OE),
	.MMUART0_DCD_MGPIO22B_OE(MMUART0_DCD_MGPIO22B_OE),
	.MMUART0_DSR_MGPIO20B_OE(MMUART0_DSR_MGPIO20B_OE),
	.MMUART0_DTR_USBC_DATA6_MGPIO18B_OE(MMUART0_DTR_USBC_DATA6_MGPIO18B_OE),
	.MMUART0_RI_MGPIO21B_OE(MMUART0_RI_MGPIO21B_OE),
	.MMUART0_RTS_USBC_DATA5_MGPIO17B_OE(MMUART0_RTS_USBC_DATA5_MGPIO17B_OE),
	.MMUART0_RXD_USBC_STP_MGPIO28B_OE(MMUART0_RXD_USBC_STP_MGPIO28B_OE),
	.MMUART0_SCK_USBC_NXT_MGPIO29B_OE(MMUART0_SCK_USBC_NXT_MGPIO29B_OE),
	.MMUART0_TXD_USBC_DIR_MGPIO27B_OE(MMUART0_TXD_USBC_DIR_MGPIO27B_OE),
	.MMUART1_RXD_USBC_DATA3_MGPIO26B_OE(MMUART1_RXD_USBC_DATA3_MGPIO26B_OE),
	.MMUART1_SCK_USBC_DATA4_MGPIO25B_OE(MMUART1_SCK_USBC_DATA4_MGPIO25B_OE),
	.MMUART1_TXD_USBC_DATA2_MGPIO24B_OE(MMUART1_TXD_USBC_DATA2_MGPIO24B_OE),
	.RGMII_GTX_CLK_RMII_CLK_USBB_XCLK_OE(RGMII_GTX_CLK_RMII_CLK_USBB_XCLK_OE),
	.RGMII_MDC_RMII_MDC_OE(RGMII_MDC_RMII_MDC_OE),
	.RGMII_MDIO_RMII_MDIO_USBB_DATA7_OE(RGMII_MDIO_RMII_MDIO_USBB_DATA7_OE),
	.RGMII_RX_CLK_OE(RGMII_RX_CLK_OE),
	.RGMII_RX_CTL_RMII_CRS_DV_USBB_DATA2_OE(RGMII_RX_CTL_RMII_CRS_DV_USBB_DATA2_OE),
	.RGMII_RXD0_RMII_RXD0_USBB_DATA0_OE(RGMII_RXD0_RMII_RXD0_USBB_DATA0_OE),
	.RGMII_RXD1_RMII_RXD1_USBB_DATA1_OE(RGMII_RXD1_RMII_RXD1_USBB_DATA1_OE),
	.RGMII_RXD2_RMII_RX_ER_USBB_DATA3_OE(RGMII_RXD2_RMII_RX_ER_USBB_DATA3_OE),
	.RGMII_RXD3_USBB_DATA4_OE(RGMII_RXD3_USBB_DATA4_OE),
	.RGMII_TX_CLK_OE(RGMII_TX_CLK_OE),
	.RGMII_TX_CTL_RMII_TX_EN_USBB_NXT_OE(RGMII_TX_CTL_RMII_TX_EN_USBB_NXT_OE),
	.RGMII_TXD0_RMII_TXD0_USBB_DIR_OE(RGMII_TXD0_RMII_TXD0_USBB_DIR_OE),
	.RGMII_TXD1_RMII_TXD1_USBB_STP_OE(RGMII_TXD1_RMII_TXD1_USBB_STP_OE),
	.RGMII_TXD2_USBB_DATA5_OE(RGMII_TXD2_USBB_DATA5_OE),
	.RGMII_TXD3_USBB_DATA6_OE(RGMII_TXD3_USBB_DATA6_OE),
	.SPI0_SCK_USBA_XCLK_OE(SPI0_SCK_USBA_XCLK_OE),
	.SPI0_SDI_USBA_DIR_MGPIO5A_OE(SPI0_SDI_USBA_DIR_MGPIO5A_OE),
	.SPI0_SDO_USBA_STP_MGPIO6A_OE(SPI0_SDO_USBA_STP_MGPIO6A_OE),
	.SPI0_SS0_USBA_NXT_MGPIO7A_OE(SPI0_SS0_USBA_NXT_MGPIO7A_OE),
	.SPI0_SS1_USBA_DATA5_MGPIO8A_OE(SPI0_SS1_USBA_DATA5_MGPIO8A_OE),
	.SPI0_SS2_USBA_DATA6_MGPIO9A_OE(SPI0_SS2_USBA_DATA6_MGPIO9A_OE),
	.SPI0_SS3_USBA_DATA7_MGPIO10A_OE(SPI0_SS3_USBA_DATA7_MGPIO10A_OE),
	.SPI1_SCK_OE(SPI1_SCK_OE),
	.SPI1_SDI_MGPIO11A_OE(SPI1_SDI_MGPIO11A_OE),
	.SPI1_SDO_MGPIO12A_OE(SPI1_SDO_MGPIO12A_OE),
	.SPI1_SS0_MGPIO13A_OE(SPI1_SS0_MGPIO13A_OE),
	.SPI1_SS1_MGPIO14A_OE(SPI1_SS1_MGPIO14A_OE),
	.SPI1_SS2_MGPIO15A_OE(SPI1_SS2_MGPIO15A_OE),
	.SPI1_SS3_MGPIO16A_OE(SPI1_SS3_MGPIO16A_OE),
	.SPI1_SS4_MGPIO17A_OE(SPI1_SS4_MGPIO17A_OE),
	.SPI1_SS5_MGPIO18A_OE(SPI1_SS5_MGPIO18A_OE),
	.SPI1_SS6_MGPIO23A_OE(SPI1_SS6_MGPIO23A_OE),
	.SPI1_SS7_MGPIO24A_OE(SPI1_SS7_MGPIO24A_OE),
	.USBC_XCLK_OE(USBC_XCLK_OE)
);
defparam MSS_ADLIB_INST.INIT=1438'h00000000000000300000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F00000000F000000000000000000000000000000007FFFFFFFB000001007C33C000000006090C0208003FFFFE000000000000010000000000F01C000001FE5FC4010842108421000001FE34001FF80000004000000000200B1007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam MSS_ADLIB_INST.ACT_UBITS=56'hFFFFFFFFFFFFFF;
defparam MSS_ADLIB_INST.MEMORYFILE="ENVM_init.mem";
defparam MSS_ADLIB_INST.RTC_MAIN_XTL_FREQ=0.0;
defparam MSS_ADLIB_INST.RTC_MAIN_XTL_MODE="";
defparam MSS_ADLIB_INST.DDR_CLK_FREQ=102.0;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* FineSteeringMirror_sb_MSS */

module FineSteeringMirror_sb (
  Main_0_RamBusDataOut,
  AMBA_SLAVE_0_PADDRS_net_0,
  FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS,
  WriteAck,
  ReadAck,
  FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWRITES,
  INIT_DONE_c,
  FineSteeringMirror_sb_0_AMBA_SLAVE_0_PSELS0,
  FCCC_C0_0_GL0,
  DEVRST_N
)
;
input [31:0] Main_0_RamBusDataOut ;
output [9:0] AMBA_SLAVE_0_PADDRS_net_0 ;
output [31:0] FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS ;
input WriteAck ;
input ReadAck ;
output FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWRITES ;
output INIT_DONE_c ;
output FineSteeringMirror_sb_0_AMBA_SLAVE_0_PSELS0 ;
input FCCC_C0_0_GL0 ;
input DEVRST_N ;
wire WriteAck ;
wire ReadAck ;
wire FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWRITES ;
wire INIT_DONE_c ;
wire FineSteeringMirror_sb_0_AMBA_SLAVE_0_PSELS0 ;
wire FCCC_C0_0_GL0 ;
wire DEVRST_N ;
wire [15:12] AMBA_SLAVE_0_PADDRS_net_0_Z;
wire POWER_ON_RESET_N ;
wire LOCK ;
wire GL0_INST ;
wire FineSteeringMirror_sb_MSS_TMP_0_FIC_0_APB_MASTER_PSELx ;
wire MSS_RESET_N_M2F ;
wire FIC_2_APB_M_PRESET_N ;
wire FABOSC_0_RCOSC_25_50MHZ_O2F ;
wire N_8248 ;
wire N_8249 ;
wire GND ;
wire VCC ;
// @17:461
  SYSRESET SYSRESET_POR (
	.POWER_ON_RESET_N(POWER_ON_RESET_N),
	.DEVRST_N(DEVRST_N)
);
// @17:187
  FineSteeringMirror_sb_CCC_0_FCCC CCC_0 (
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.LOCK(LOCK),
	.GL0_INST_1z(GL0_INST)
);
// @17:234
  CoreAPB3_Z1_layer0 CoreAPB3_0 (
	.AMBA_SLAVE_0_PADDRS_net_0(AMBA_SLAVE_0_PADDRS_net_0_Z[15:12]),
	.FineSteeringMirror_sb_MSS_TMP_0_FIC_0_APB_MASTER_PSELx(FineSteeringMirror_sb_MSS_TMP_0_FIC_0_APB_MASTER_PSELx),
	.FineSteeringMirror_sb_0_AMBA_SLAVE_0_PSELS0(FineSteeringMirror_sb_0_AMBA_SLAVE_0_PSELS0)
);
// @17:347
  CoreResetP_Z2_layer0 CORERESETP_0 (
	.INIT_DONE_c(INIT_DONE_c),
	.POWER_ON_RESET_N(POWER_ON_RESET_N),
	.MSS_RESET_N_M2F(MSS_RESET_N_M2F),
	.GL0_INST(GL0_INST),
	.FIC_2_APB_M_PRESET_N(FIC_2_APB_M_PRESET_N),
	.FABOSC_0_RCOSC_25_50MHZ_O2F(FABOSC_0_RCOSC_25_50MHZ_O2F)
);
// @17:418
  FineSteeringMirror_sb_FABOSC_0_OSC FABOSC_0 (
	.FABOSC_0_RCOSC_25_50MHZ_O2F(FABOSC_0_RCOSC_25_50MHZ_O2F)
);
// @17:431
  FineSteeringMirror_sb_MSS FineSteeringMirror_sb_MSS_0 (
	.FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS(FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS[31:0]),
	.AMBA_SLAVE_0_PADDRS_net_0({AMBA_SLAVE_0_PADDRS_net_0_Z[15:12], N_8249, N_8248, AMBA_SLAVE_0_PADDRS_net_0[9:0]}),
	.Main_0_RamBusDataOut(Main_0_RamBusDataOut[31:0]),
	.GL0_INST(GL0_INST),
	.LOCK(LOCK),
	.MSS_RESET_N_M2F(MSS_RESET_N_M2F),
	.FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWRITES(FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWRITES),
	.FineSteeringMirror_sb_MSS_TMP_0_FIC_0_APB_MASTER_PSELx(FineSteeringMirror_sb_MSS_TMP_0_FIC_0_APB_MASTER_PSELx),
	.FIC_2_APB_M_PRESET_N(FIC_2_APB_M_PRESET_N),
	.ReadAck(ReadAck),
	.WriteAck(WriteAck),
	.FineSteeringMirror_sb_0_AMBA_SLAVE_0_PSELS0(FineSteeringMirror_sb_0_AMBA_SLAVE_0_PSELS0)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* FineSteeringMirror_sb */

module OneShotPorts_work_main_architecture_main_0layer1 (
  shot_i_arst_i,
  MasterReset_i,
  shot_i_1z,
  FCCC_C0_0_GL1
)
;
output shot_i_arst_i ;
output MasterReset_i ;
output shot_i_1z ;
input FCCC_C0_0_GL1 ;
wire shot_i_arst_i ;
wire MasterReset_i ;
wire shot_i_1z ;
wire FCCC_C0_0_GL1 ;
wire [9:0] ClkDiv_Z;
wire [8:0] ClkDiv_s;
wire [9:9] ClkDiv_s_Z;
wire [8:1] ClkDiv_cry_Z;
wire [8:1] ClkDiv_cry_Y;
wire [9:9] ClkDiv_s_FCO;
wire [9:9] ClkDiv_s_Y;
wire shot_i_rep_Z ;
wire VCC ;
wire ClkDive ;
wire GND ;
wire shot_i_arst ;
wire ClkDiv_s_216_FCO ;
wire ClkDiv_s_216_S ;
wire ClkDiv_s_216_Y ;
wire un2_clkdivlto9_2_Z ;
wire un2_clkdivlto9_3_Z ;
wire un2_clkdivlto9_5_Z ;
// @34:58
  SLE shot_i_rep (
	.Q(shot_i_rep_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDive),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  CLKINT shot_i_rep_RNIOJ31 (
	.Y(shot_i_arst),
	.A(shot_i_rep_Z)
);
  CFG1 \ClkDiv_RNO[0]  (
	.A(ClkDiv_Z[0]),
	.Y(ClkDiv_s[0])
);
defparam \ClkDiv_RNO[0] .INIT=2'h1;
  CFG1 shot_i_RNIIOIE (
	.A(shot_i_1z),
	.Y(MasterReset_i)
);
defparam shot_i_RNIIOIE.INIT=2'h1;
  CFG1 shot_i_rep_RNIOJ31_0 (
	.A(shot_i_arst),
	.Y(shot_i_arst_i)
);
defparam shot_i_rep_RNIOJ31_0.INIT=2'h1;
// @34:58
  SLE \ClkDiv[9]  (
	.Q(ClkDiv_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDiv_s_Z[9]),
	.EN(ClkDive),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:58
  SLE \ClkDiv[8]  (
	.Q(ClkDiv_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDiv_s[8]),
	.EN(ClkDive),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:58
  SLE \ClkDiv[7]  (
	.Q(ClkDiv_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDiv_s[7]),
	.EN(ClkDive),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:58
  SLE \ClkDiv[6]  (
	.Q(ClkDiv_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDiv_s[6]),
	.EN(ClkDive),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:58
  SLE \ClkDiv[5]  (
	.Q(ClkDiv_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDiv_s[5]),
	.EN(ClkDive),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:58
  SLE \ClkDiv[4]  (
	.Q(ClkDiv_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDiv_s[4]),
	.EN(ClkDive),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:58
  SLE \ClkDiv[3]  (
	.Q(ClkDiv_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDiv_s[3]),
	.EN(ClkDive),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:58
  SLE \ClkDiv[2]  (
	.Q(ClkDiv_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDiv_s[2]),
	.EN(ClkDive),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:58
  SLE \ClkDiv[1]  (
	.Q(ClkDiv_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDiv_s[1]),
	.EN(ClkDive),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:58
  SLE \ClkDiv[0]  (
	.Q(ClkDiv_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDiv_s[0]),
	.EN(ClkDive),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:58
  SLE shot_i (
	.Q(shot_i_1z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDive),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:58
  ARI1 ClkDiv_s_216 (
	.FCO(ClkDiv_s_216_FCO),
	.S(ClkDiv_s_216_S),
	.Y(ClkDiv_s_216_Y),
	.B(ClkDiv_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam ClkDiv_s_216.INIT=20'h4AA00;
// @34:58
  ARI1 \ClkDiv_cry[1]  (
	.FCO(ClkDiv_cry_Z[1]),
	.S(ClkDiv_s[1]),
	.Y(ClkDiv_cry_Y[1]),
	.B(ClkDiv_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_s_216_FCO)
);
defparam \ClkDiv_cry[1] .INIT=20'h4AA00;
// @34:58
  ARI1 \ClkDiv_cry[2]  (
	.FCO(ClkDiv_cry_Z[2]),
	.S(ClkDiv_s[2]),
	.Y(ClkDiv_cry_Y[2]),
	.B(ClkDiv_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[1])
);
defparam \ClkDiv_cry[2] .INIT=20'h4AA00;
// @34:58
  ARI1 \ClkDiv_cry[3]  (
	.FCO(ClkDiv_cry_Z[3]),
	.S(ClkDiv_s[3]),
	.Y(ClkDiv_cry_Y[3]),
	.B(ClkDiv_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[2])
);
defparam \ClkDiv_cry[3] .INIT=20'h4AA00;
// @34:58
  ARI1 \ClkDiv_cry[4]  (
	.FCO(ClkDiv_cry_Z[4]),
	.S(ClkDiv_s[4]),
	.Y(ClkDiv_cry_Y[4]),
	.B(ClkDiv_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[3])
);
defparam \ClkDiv_cry[4] .INIT=20'h4AA00;
// @34:58
  ARI1 \ClkDiv_cry[5]  (
	.FCO(ClkDiv_cry_Z[5]),
	.S(ClkDiv_s[5]),
	.Y(ClkDiv_cry_Y[5]),
	.B(ClkDiv_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[4])
);
defparam \ClkDiv_cry[5] .INIT=20'h4AA00;
// @34:58
  ARI1 \ClkDiv_cry[6]  (
	.FCO(ClkDiv_cry_Z[6]),
	.S(ClkDiv_s[6]),
	.Y(ClkDiv_cry_Y[6]),
	.B(ClkDiv_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[5])
);
defparam \ClkDiv_cry[6] .INIT=20'h4AA00;
// @34:58
  ARI1 \ClkDiv_cry[7]  (
	.FCO(ClkDiv_cry_Z[7]),
	.S(ClkDiv_s[7]),
	.Y(ClkDiv_cry_Y[7]),
	.B(ClkDiv_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[6])
);
defparam \ClkDiv_cry[7] .INIT=20'h4AA00;
// @34:58
  ARI1 \ClkDiv_s[9]  (
	.FCO(ClkDiv_s_FCO[9]),
	.S(ClkDiv_s_Z[9]),
	.Y(ClkDiv_s_Y[9]),
	.B(ClkDiv_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[8])
);
defparam \ClkDiv_s[9] .INIT=20'h4AA00;
// @34:58
  ARI1 \ClkDiv_cry[8]  (
	.FCO(ClkDiv_cry_Z[8]),
	.S(ClkDiv_s[8]),
	.Y(ClkDiv_cry_Y[8]),
	.B(ClkDiv_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[7])
);
defparam \ClkDiv_cry[8] .INIT=20'h4AA00;
// @34:68
  CFG2 un2_clkdivlto9_2 (
	.A(ClkDiv_Z[7]),
	.B(ClkDiv_Z[8]),
	.Y(un2_clkdivlto9_2_Z)
);
defparam un2_clkdivlto9_2.INIT=4'h7;
// @34:68
  CFG3 un2_clkdivlto9_3 (
	.A(ClkDiv_Z[9]),
	.B(ClkDiv_Z[4]),
	.C(ClkDiv_Z[3]),
	.Y(un2_clkdivlto9_3_Z)
);
defparam un2_clkdivlto9_3.INIT=8'h7F;
// @34:68
  CFG4 un2_clkdivlto9_5 (
	.A(ClkDiv_Z[0]),
	.B(un2_clkdivlto9_3_Z),
	.C(ClkDiv_Z[2]),
	.D(ClkDiv_Z[1]),
	.Y(un2_clkdivlto9_5_Z)
);
defparam un2_clkdivlto9_5.INIT=16'hCDCF;
// @34:68
  CFG4 un2_clkdivlto9 (
	.A(ClkDiv_Z[5]),
	.B(ClkDiv_Z[6]),
	.C(un2_clkdivlto9_5_Z),
	.D(un2_clkdivlto9_2_Z),
	.Y(ClkDive)
);
defparam un2_clkdivlto9.INIT=16'hFFF7;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* OneShotPorts_work_main_architecture_main_0layer1 */

module IBufP2Ports (
  RamBusCE_i,
  FineSteeringMirror_sb_0_AMBA_SLAVE_0_PSELS0,
  FCCC_C0_0_GL1
)
;
output RamBusCE_i ;
input FineSteeringMirror_sb_0_AMBA_SLAVE_0_PSELS0 ;
input FCCC_C0_0_GL1 ;
wire RamBusCE_i ;
wire FineSteeringMirror_sb_0_AMBA_SLAVE_0_PSELS0 ;
wire FCCC_C0_0_GL1 ;
wire Temp1_Z ;
wire VCC ;
wire GND ;
// @30:47
  SLE Temp1 (
	.Q(Temp1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(FineSteeringMirror_sb_0_AMBA_SLAVE_0_PSELS0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:47
  SLE O (
	.Q(RamBusCE_i),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(Temp1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP2Ports */

module IBufP2Ports_1 (
  ReadReq,
  WriteReq,
  RamBusCE_i,
  FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWRITES,
  FCCC_C0_0_GL1
)
;
output ReadReq ;
output WriteReq ;
input RamBusCE_i ;
input FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWRITES ;
input FCCC_C0_0_GL1 ;
wire ReadReq ;
wire WriteReq ;
wire RamBusCE_i ;
wire FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWRITES ;
wire FCCC_C0_0_GL1 ;
wire Temp1_Z ;
wire VCC ;
wire GND ;
wire RamBusWrnRd_i ;
// @30:47
  SLE Temp1 (
	.Q(Temp1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWRITES),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:47
  SLE O (
	.Q(RamBusWrnRd_i),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(Temp1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @51:1249
  CFG2 un1_writereq (
	.A(RamBusCE_i),
	.B(RamBusWrnRd_i),
	.Y(WriteReq)
);
defparam un1_writereq.INIT=4'h8;
// @51:1251
  CFG2 un1_readreq (
	.A(RamBusCE_i),
	.B(RamBusWrnRd_i),
	.Y(ReadReq)
);
defparam un1_readreq.INIT=4'h2;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP2Ports_1 */

module IBufP1Ports (
  AMBA_SLAVE_0_PADDRS_net_0_0,
  Address_0,
  FCCC_C0_0_GL1
)
;
input AMBA_SLAVE_0_PADDRS_net_0_0 ;
output Address_0 ;
input FCCC_C0_0_GL1 ;
wire AMBA_SLAVE_0_PADDRS_net_0_0 ;
wire Address_0 ;
wire FCCC_C0_0_GL1 ;
wire VCC ;
wire GND ;
// @29:44
  SLE O (
	.Q(Address_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(AMBA_SLAVE_0_PADDRS_net_0_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP1Ports */

module IBufP1Ports_0 (
  AMBA_SLAVE_0_PADDRS_net_0_0,
  RamBusAddress_i_0,
  FCCC_C0_0_GL1
)
;
input AMBA_SLAVE_0_PADDRS_net_0_0 ;
output RamBusAddress_i_0 ;
input FCCC_C0_0_GL1 ;
wire AMBA_SLAVE_0_PADDRS_net_0_0 ;
wire RamBusAddress_i_0 ;
wire FCCC_C0_0_GL1 ;
wire VCC ;
wire GND ;
// @29:44
  SLE O (
	.Q(RamBusAddress_i_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(AMBA_SLAVE_0_PADDRS_net_0_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP1Ports_0 */

module IBufP1Ports_1 (
  AMBA_SLAVE_0_PADDRS_net_0_0,
  Address_0,
  FCCC_C0_0_GL1
)
;
input AMBA_SLAVE_0_PADDRS_net_0_0 ;
output Address_0 ;
input FCCC_C0_0_GL1 ;
wire AMBA_SLAVE_0_PADDRS_net_0_0 ;
wire Address_0 ;
wire FCCC_C0_0_GL1 ;
wire VCC ;
wire GND ;
// @29:44
  SLE O (
	.Q(Address_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(AMBA_SLAVE_0_PADDRS_net_0_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP1Ports_1 */

module IBufP1Ports_2 (
  AMBA_SLAVE_0_PADDRS_net_0_0,
  Address_0,
  FCCC_C0_0_GL1
)
;
input AMBA_SLAVE_0_PADDRS_net_0_0 ;
output Address_0 ;
input FCCC_C0_0_GL1 ;
wire AMBA_SLAVE_0_PADDRS_net_0_0 ;
wire Address_0 ;
wire FCCC_C0_0_GL1 ;
wire VCC ;
wire GND ;
// @29:44
  SLE O (
	.Q(Address_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(AMBA_SLAVE_0_PADDRS_net_0_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP1Ports_2 */

module IBufP1Ports_3 (
  AMBA_SLAVE_0_PADDRS_net_0_0,
  RamBusAddress_i_0,
  FCCC_C0_0_GL1
)
;
input AMBA_SLAVE_0_PADDRS_net_0_0 ;
output RamBusAddress_i_0 ;
input FCCC_C0_0_GL1 ;
wire AMBA_SLAVE_0_PADDRS_net_0_0 ;
wire RamBusAddress_i_0 ;
wire FCCC_C0_0_GL1 ;
wire VCC ;
wire GND ;
// @29:44
  SLE O (
	.Q(RamBusAddress_i_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(AMBA_SLAVE_0_PADDRS_net_0_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP1Ports_3 */

module IBufP1Ports_4 (
  AMBA_SLAVE_0_PADDRS_net_0_0,
  Address_0,
  FCCC_C0_0_GL1
)
;
input AMBA_SLAVE_0_PADDRS_net_0_0 ;
output Address_0 ;
input FCCC_C0_0_GL1 ;
wire AMBA_SLAVE_0_PADDRS_net_0_0 ;
wire Address_0 ;
wire FCCC_C0_0_GL1 ;
wire VCC ;
wire GND ;
// @29:44
  SLE O (
	.Q(Address_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(AMBA_SLAVE_0_PADDRS_net_0_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP1Ports_4 */

module IBufP1Ports_5 (
  RamBusAddress_i_0,
  AMBA_SLAVE_0_PADDRS_net_0_0,
  FCCC_C0_0_GL1,
  O_rep_1z
)
;
output RamBusAddress_i_0 ;
input AMBA_SLAVE_0_PADDRS_net_0_0 ;
input FCCC_C0_0_GL1 ;
output O_rep_1z ;
wire RamBusAddress_i_0 ;
wire AMBA_SLAVE_0_PADDRS_net_0_0 ;
wire FCCC_C0_0_GL1 ;
wire O_rep_1z ;
wire VCC ;
wire GND ;
// @29:44
  SLE O_rep (
	.Q(O_rep_1z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(AMBA_SLAVE_0_PADDRS_net_0_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:44
  SLE O (
	.Q(RamBusAddress_i_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(AMBA_SLAVE_0_PADDRS_net_0_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP1Ports_5 */

module IBufP1Ports_6 (
  AMBA_SLAVE_0_PADDRS_net_0_0,
  RamBusAddress_i_0,
  FCCC_C0_0_GL1
)
;
input AMBA_SLAVE_0_PADDRS_net_0_0 ;
output RamBusAddress_i_0 ;
input FCCC_C0_0_GL1 ;
wire AMBA_SLAVE_0_PADDRS_net_0_0 ;
wire RamBusAddress_i_0 ;
wire FCCC_C0_0_GL1 ;
wire VCC ;
wire GND ;
// @29:44
  SLE O (
	.Q(RamBusAddress_i_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(AMBA_SLAVE_0_PADDRS_net_0_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP1Ports_6 */

module IBufP1Ports_7 (
  RamBusAddress_i_0,
  AMBA_SLAVE_0_PADDRS_net_0_0,
  FCCC_C0_0_GL1,
  O_rep_0
)
;
output RamBusAddress_i_0 ;
input AMBA_SLAVE_0_PADDRS_net_0_0 ;
input FCCC_C0_0_GL1 ;
output O_rep_0 ;
wire RamBusAddress_i_0 ;
wire AMBA_SLAVE_0_PADDRS_net_0_0 ;
wire FCCC_C0_0_GL1 ;
wire O_rep_0 ;
wire VCC ;
wire GND ;
// @29:44
  SLE O_rep (
	.Q(O_rep_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(AMBA_SLAVE_0_PADDRS_net_0_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:44
  SLE O (
	.Q(RamBusAddress_i_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(AMBA_SLAVE_0_PADDRS_net_0_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP1Ports_7 */

module IBufP1Ports_8 (
  AMBA_SLAVE_0_PADDRS_net_0_0,
  RamBusAddress_i_0,
  FCCC_C0_0_GL1
)
;
input AMBA_SLAVE_0_PADDRS_net_0_0 ;
output RamBusAddress_i_0 ;
input FCCC_C0_0_GL1 ;
wire AMBA_SLAVE_0_PADDRS_net_0_0 ;
wire RamBusAddress_i_0 ;
wire FCCC_C0_0_GL1 ;
wire VCC ;
wire GND ;
// @29:44
  SLE O (
	.Q(RamBusAddress_i_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(AMBA_SLAVE_0_PADDRS_net_0_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP1Ports_8 */

module IBufP1Ports_9 (
  FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0,
  RamDataIn_0,
  FCCC_C0_0_GL1
)
;
input FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0 ;
output RamDataIn_0 ;
input FCCC_C0_0_GL1 ;
wire FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0 ;
wire RamDataIn_0 ;
wire FCCC_C0_0_GL1 ;
wire VCC ;
wire GND ;
// @29:44
  SLE O (
	.Q(RamDataIn_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP1Ports_9 */

module IBufP1Ports_10 (
  FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0,
  RamDataIn_0,
  FCCC_C0_0_GL1
)
;
input FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0 ;
output RamDataIn_0 ;
input FCCC_C0_0_GL1 ;
wire FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0 ;
wire RamDataIn_0 ;
wire FCCC_C0_0_GL1 ;
wire VCC ;
wire GND ;
// @29:44
  SLE O (
	.Q(RamDataIn_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP1Ports_10 */

module IBufP1Ports_11 (
  FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0,
  RamDataIn_0,
  FCCC_C0_0_GL1
)
;
input FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0 ;
output RamDataIn_0 ;
input FCCC_C0_0_GL1 ;
wire FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0 ;
wire RamDataIn_0 ;
wire FCCC_C0_0_GL1 ;
wire VCC ;
wire GND ;
// @29:44
  SLE O (
	.Q(RamDataIn_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP1Ports_11 */

module IBufP1Ports_12 (
  FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0,
  RamDataIn_0,
  FCCC_C0_0_GL1
)
;
input FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0 ;
output RamDataIn_0 ;
input FCCC_C0_0_GL1 ;
wire FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0 ;
wire RamDataIn_0 ;
wire FCCC_C0_0_GL1 ;
wire VCC ;
wire GND ;
// @29:44
  SLE O (
	.Q(RamDataIn_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP1Ports_12 */

module IBufP1Ports_13 (
  FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0,
  RamDataIn_0,
  FCCC_C0_0_GL1
)
;
input FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0 ;
output RamDataIn_0 ;
input FCCC_C0_0_GL1 ;
wire FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0 ;
wire RamDataIn_0 ;
wire FCCC_C0_0_GL1 ;
wire VCC ;
wire GND ;
// @29:44
  SLE O (
	.Q(RamDataIn_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP1Ports_13 */

module IBufP1Ports_14 (
  FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0,
  RamDataIn_0,
  FCCC_C0_0_GL1
)
;
input FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0 ;
output RamDataIn_0 ;
input FCCC_C0_0_GL1 ;
wire FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0 ;
wire RamDataIn_0 ;
wire FCCC_C0_0_GL1 ;
wire VCC ;
wire GND ;
// @29:44
  SLE O (
	.Q(RamDataIn_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP1Ports_14 */

module IBufP1Ports_15 (
  FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0,
  RamDataIn_0,
  FCCC_C0_0_GL1
)
;
input FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0 ;
output RamDataIn_0 ;
input FCCC_C0_0_GL1 ;
wire FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0 ;
wire RamDataIn_0 ;
wire FCCC_C0_0_GL1 ;
wire VCC ;
wire GND ;
// @29:44
  SLE O (
	.Q(RamDataIn_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP1Ports_15 */

module IBufP1Ports_16 (
  FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0,
  RamDataIn_0,
  FCCC_C0_0_GL1
)
;
input FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0 ;
output RamDataIn_0 ;
input FCCC_C0_0_GL1 ;
wire FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0 ;
wire RamDataIn_0 ;
wire FCCC_C0_0_GL1 ;
wire VCC ;
wire GND ;
// @29:44
  SLE O (
	.Q(RamDataIn_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP1Ports_16 */

module IBufP1Ports_17 (
  FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0,
  RamDataIn_0,
  FCCC_C0_0_GL1
)
;
input FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0 ;
output RamDataIn_0 ;
input FCCC_C0_0_GL1 ;
wire FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0 ;
wire RamDataIn_0 ;
wire FCCC_C0_0_GL1 ;
wire VCC ;
wire GND ;
// @29:44
  SLE O (
	.Q(RamDataIn_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP1Ports_17 */

module IBufP1Ports_18 (
  FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0,
  RamDataIn_0,
  FCCC_C0_0_GL1
)
;
input FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0 ;
output RamDataIn_0 ;
input FCCC_C0_0_GL1 ;
wire FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0 ;
wire RamDataIn_0 ;
wire FCCC_C0_0_GL1 ;
wire VCC ;
wire GND ;
// @29:44
  SLE O (
	.Q(RamDataIn_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP1Ports_18 */

module IBufP1Ports_19 (
  FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0,
  RamDataIn_0,
  FCCC_C0_0_GL1
)
;
input FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0 ;
output RamDataIn_0 ;
input FCCC_C0_0_GL1 ;
wire FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0 ;
wire RamDataIn_0 ;
wire FCCC_C0_0_GL1 ;
wire VCC ;
wire GND ;
// @29:44
  SLE O (
	.Q(RamDataIn_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP1Ports_19 */

module IBufP1Ports_20 (
  FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0,
  RamDataIn_0,
  FCCC_C0_0_GL1
)
;
input FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0 ;
output RamDataIn_0 ;
input FCCC_C0_0_GL1 ;
wire FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0 ;
wire RamDataIn_0 ;
wire FCCC_C0_0_GL1 ;
wire VCC ;
wire GND ;
// @29:44
  SLE O (
	.Q(RamDataIn_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP1Ports_20 */

module IBufP1Ports_21 (
  FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0,
  RamDataIn_0,
  FCCC_C0_0_GL1
)
;
input FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0 ;
output RamDataIn_0 ;
input FCCC_C0_0_GL1 ;
wire FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0 ;
wire RamDataIn_0 ;
wire FCCC_C0_0_GL1 ;
wire VCC ;
wire GND ;
// @29:44
  SLE O (
	.Q(RamDataIn_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP1Ports_21 */

module IBufP1Ports_22 (
  FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0,
  RamDataIn_0,
  FCCC_C0_0_GL1
)
;
input FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0 ;
output RamDataIn_0 ;
input FCCC_C0_0_GL1 ;
wire FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0 ;
wire RamDataIn_0 ;
wire FCCC_C0_0_GL1 ;
wire VCC ;
wire GND ;
// @29:44
  SLE O (
	.Q(RamDataIn_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP1Ports_22 */

module IBufP1Ports_23 (
  FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0,
  RamDataIn_0,
  FCCC_C0_0_GL1
)
;
input FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0 ;
output RamDataIn_0 ;
input FCCC_C0_0_GL1 ;
wire FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0 ;
wire RamDataIn_0 ;
wire FCCC_C0_0_GL1 ;
wire VCC ;
wire GND ;
// @29:44
  SLE O (
	.Q(RamDataIn_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP1Ports_23 */

module IBufP1Ports_24 (
  FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0,
  RamDataIn_0,
  FCCC_C0_0_GL1
)
;
input FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0 ;
output RamDataIn_0 ;
input FCCC_C0_0_GL1 ;
wire FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0 ;
wire RamDataIn_0 ;
wire FCCC_C0_0_GL1 ;
wire VCC ;
wire GND ;
// @29:44
  SLE O (
	.Q(RamDataIn_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP1Ports_24 */

module IBufP1Ports_25 (
  FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0,
  RamDataIn_0,
  FCCC_C0_0_GL1
)
;
input FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0 ;
output RamDataIn_0 ;
input FCCC_C0_0_GL1 ;
wire FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0 ;
wire RamDataIn_0 ;
wire FCCC_C0_0_GL1 ;
wire VCC ;
wire GND ;
// @29:44
  SLE O (
	.Q(RamDataIn_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP1Ports_25 */

module IBufP1Ports_26 (
  FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0,
  RamDataIn_0,
  FCCC_C0_0_GL1
)
;
input FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0 ;
output RamDataIn_0 ;
input FCCC_C0_0_GL1 ;
wire FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0 ;
wire RamDataIn_0 ;
wire FCCC_C0_0_GL1 ;
wire VCC ;
wire GND ;
// @29:44
  SLE O (
	.Q(RamDataIn_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP1Ports_26 */

module IBufP1Ports_27 (
  FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0,
  RamDataIn_0,
  FCCC_C0_0_GL1
)
;
input FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0 ;
output RamDataIn_0 ;
input FCCC_C0_0_GL1 ;
wire FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0 ;
wire RamDataIn_0 ;
wire FCCC_C0_0_GL1 ;
wire VCC ;
wire GND ;
// @29:44
  SLE O (
	.Q(RamDataIn_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP1Ports_27 */

module IBufP1Ports_28 (
  FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0,
  RamDataIn_0,
  FCCC_C0_0_GL1
)
;
input FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0 ;
output RamDataIn_0 ;
input FCCC_C0_0_GL1 ;
wire FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0 ;
wire RamDataIn_0 ;
wire FCCC_C0_0_GL1 ;
wire VCC ;
wire GND ;
// @29:44
  SLE O (
	.Q(RamDataIn_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP1Ports_28 */

module IBufP1Ports_29 (
  FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0,
  RamDataIn_0,
  FCCC_C0_0_GL1
)
;
input FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0 ;
output RamDataIn_0 ;
input FCCC_C0_0_GL1 ;
wire FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0 ;
wire RamDataIn_0 ;
wire FCCC_C0_0_GL1 ;
wire VCC ;
wire GND ;
// @29:44
  SLE O (
	.Q(RamDataIn_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP1Ports_29 */

module IBufP1Ports_30 (
  FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0,
  RamDataIn_0,
  FCCC_C0_0_GL1
)
;
input FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0 ;
output RamDataIn_0 ;
input FCCC_C0_0_GL1 ;
wire FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0 ;
wire RamDataIn_0 ;
wire FCCC_C0_0_GL1 ;
wire VCC ;
wire GND ;
// @29:44
  SLE O (
	.Q(RamDataIn_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP1Ports_30 */

module IBufP1Ports_31 (
  FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0,
  RamDataIn_0,
  FCCC_C0_0_GL1
)
;
input FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0 ;
output RamDataIn_0 ;
input FCCC_C0_0_GL1 ;
wire FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0 ;
wire RamDataIn_0 ;
wire FCCC_C0_0_GL1 ;
wire VCC ;
wire GND ;
// @29:44
  SLE O (
	.Q(RamDataIn_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP1Ports_31 */

module IBufP1Ports_32 (
  FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0,
  RamDataIn_0,
  FCCC_C0_0_GL1
)
;
input FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0 ;
output RamDataIn_0 ;
input FCCC_C0_0_GL1 ;
wire FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0 ;
wire RamDataIn_0 ;
wire FCCC_C0_0_GL1 ;
wire VCC ;
wire GND ;
// @29:44
  SLE O (
	.Q(RamDataIn_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP1Ports_32 */

module IBufP1Ports_33 (
  FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0,
  RamDataIn_0,
  FCCC_C0_0_GL1
)
;
input FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0 ;
output RamDataIn_0 ;
input FCCC_C0_0_GL1 ;
wire FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0 ;
wire RamDataIn_0 ;
wire FCCC_C0_0_GL1 ;
wire VCC ;
wire GND ;
// @29:44
  SLE O (
	.Q(RamDataIn_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP1Ports_33 */

module IBufP1Ports_34 (
  FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0,
  RamDataIn_0,
  FCCC_C0_0_GL1
)
;
input FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0 ;
output RamDataIn_0 ;
input FCCC_C0_0_GL1 ;
wire FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0 ;
wire RamDataIn_0 ;
wire FCCC_C0_0_GL1 ;
wire VCC ;
wire GND ;
// @29:44
  SLE O (
	.Q(RamDataIn_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP1Ports_34 */

module IBufP1Ports_35 (
  FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0,
  RamDataIn_0,
  FCCC_C0_0_GL1
)
;
input FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0 ;
output RamDataIn_0 ;
input FCCC_C0_0_GL1 ;
wire FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0 ;
wire RamDataIn_0 ;
wire FCCC_C0_0_GL1 ;
wire VCC ;
wire GND ;
// @29:44
  SLE O (
	.Q(RamDataIn_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP1Ports_35 */

module IBufP1Ports_36 (
  FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0,
  RamDataIn_0,
  FCCC_C0_0_GL1
)
;
input FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0 ;
output RamDataIn_0 ;
input FCCC_C0_0_GL1 ;
wire FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0 ;
wire RamDataIn_0 ;
wire FCCC_C0_0_GL1 ;
wire VCC ;
wire GND ;
// @29:44
  SLE O (
	.Q(RamDataIn_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP1Ports_36 */

module IBufP1Ports_37 (
  FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0,
  RamDataIn_0,
  FCCC_C0_0_GL1
)
;
input FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0 ;
output RamDataIn_0 ;
input FCCC_C0_0_GL1 ;
wire FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0 ;
wire RamDataIn_0 ;
wire FCCC_C0_0_GL1 ;
wire VCC ;
wire GND ;
// @29:44
  SLE O (
	.Q(RamDataIn_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP1Ports_37 */

module IBufP1Ports_38 (
  FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0,
  RamDataIn_0,
  FCCC_C0_0_GL1
)
;
input FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0 ;
output RamDataIn_0 ;
input FCCC_C0_0_GL1 ;
wire FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0 ;
wire RamDataIn_0 ;
wire FCCC_C0_0_GL1 ;
wire VCC ;
wire GND ;
// @29:44
  SLE O (
	.Q(RamDataIn_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP1Ports_38 */

module IBufP1Ports_39 (
  FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0,
  RamDataIn_0,
  FCCC_C0_0_GL1
)
;
input FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0 ;
output RamDataIn_0 ;
input FCCC_C0_0_GL1 ;
wire FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0 ;
wire RamDataIn_0 ;
wire FCCC_C0_0_GL1 ;
wire VCC ;
wire GND ;
// @29:44
  SLE O (
	.Q(RamDataIn_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP1Ports_39 */

module IBufP1Ports_40 (
  FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0,
  RamDataIn_0,
  FCCC_C0_0_GL1
)
;
input FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0 ;
output RamDataIn_0 ;
input FCCC_C0_0_GL1 ;
wire FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0 ;
wire RamDataIn_0 ;
wire FCCC_C0_0_GL1 ;
wire VCC ;
wire GND ;
// @29:44
  SLE O (
	.Q(RamDataIn_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP1Ports_40 */

module RegisterSpacePorts_10 (
  UartLabRxFifoCount,
  Uart0RxFifoCount,
  Uart2RxFifoCount,
  Uart3RxFifoData,
  Uart1RxFifoData,
  Uart2RxFifoData,
  AdcSampleToReadB,
  Uart1RxFifoCount,
  Uart3RxFifoCount,
  ClkDacReadback,
  UartLabRxFifoData,
  Uart0RxFifoData,
  PPSCount,
  MonitorAdcSpiDataOut1,
  AdcSampleToReadA,
  PPSCounter,
  AdcSampleToReadD,
  AdcSampleToReadC,
  Address_8,
  Address_9,
  Address_0,
  Address_1,
  RamBusAddress_i,
  DacDReadback,
  DacBReadback,
  DacAReadback,
  DacCReadback,
  Main_0_RamBusDataOut,
  DacCSetpoint,
  DacDSetpoint,
  MonitorAdcSpiDataIn,
  Uart1TxFifoData,
  Uart0TxFifoData,
  Uart3TxFifoData,
  Uart2TxFifoData,
  Uart2ClkDivider,
  UartLabTxFifoData,
  Uart3ClkDivider,
  RamDataIn,
  ClkDacWrite,
  DacASetpoint,
  DacBSetpoint,
  Uart0ClkDivider,
  Uart1ClkDivider,
  SpiRst,
  Uart1RxFifoEmpty,
  Uart3RxFifoEmpty,
  Uart2RxFifoEmpty,
  Uart1TxFifoFull,
  Uart3TxFifoFull,
  Uart2TxFifoFull,
  Uart1RxFifoFull,
  Uart3RxFifoFull,
  Uart2RxFifoFull,
  Uart1TxFifoEmpty,
  Uart3TxFifoEmpty,
  Uart2TxFifoEmpty,
  Uart0TxFifoFull,
  UartLabTxFifoFull,
  Uart0TxFifoEmpty,
  UartLabTxFifoEmpty,
  Uart0RxFifoFull,
  UartLabRxFifoFull,
  Uart0RxFifoEmpty,
  UartLabRxFifoEmpty,
  nDrdyMonitorAdc1_i,
  nDrdyMonitorAdc0_i,
  MonitorAdcSpiXferDone,
  O_rep,
  shot_i,
  O_rep_0,
  PPSDetected,
  nHVFaultD_c,
  Fault3VD_c,
  PowerCycd_c,
  FaultNegV_c,
  Fault1V_c,
  nHVFaultC_c,
  nHVFaultA_c,
  FaultHV_c,
  Fault5V_c,
  Fault3VA_c,
  Fault2VD_c,
  Fault2VA_c,
  nHVFaultB_c,
  Oe2_c,
  Oe1_c,
  Oe0_c,
  PowernEn_c,
  PowernEnHV_c,
  HVDis2_c,
  GlobalFaultInhibit_c,
  ReadUartLab_1z,
  ReadUart3_1z,
  ReadUart2_1z,
  ReadUart1_1z,
  ReadUart0_1z,
  ReadAck_1z,
  WriteDacs,
  nHVEn1_c,
  nFaultsClr_c,
  Oe3_c,
  ReadAdcSample_1z,
  PPSCountReset_1z,
  ReadReq,
  WriteReq,
  shot_i_arst_i,
  Uart1FifoReset_1z,
  Uart2FifoReset_1z,
  Uart3FifoReset_1z,
  UartLabFifoReset_1z,
  WriteClkDac_1z,
  WriteUart0_1z,
  WriteUart1_1z,
  WriteUart2_1z,
  WriteUart3_1z,
  WriteUartLab_1z,
  nPowerCycClr_c,
  WriteAck_1z,
  MonitorAdcReset_1z,
  MonitorAdcSpiXferStart_1z,
  Uart0FifoReset_1z,
  PPSCountReset_arst_i,
  MonitorAdcSpiFrameEnable_i_1z,
  PowerEnMax_c_i,
  PowerEnMax_c,
  MasterReset_i,
  FCCC_C0_0_GL1
)
;
input [9:0] UartLabRxFifoCount ;
input [9:0] Uart0RxFifoCount ;
input [9:0] Uart2RxFifoCount ;
input [7:0] Uart3RxFifoData ;
input [7:0] Uart1RxFifoData ;
input [7:0] Uart2RxFifoData ;
input [23:0] AdcSampleToReadB ;
input [9:0] Uart1RxFifoCount ;
input [9:0] Uart3RxFifoCount ;
input [15:0] ClkDacReadback ;
input [7:0] UartLabRxFifoData ;
input [7:0] Uart0RxFifoData ;
input [31:0] PPSCount ;
input [7:0] MonitorAdcSpiDataOut1 ;
input [23:0] AdcSampleToReadA ;
input [31:0] PPSCounter ;
input [23:0] AdcSampleToReadD ;
input [23:0] AdcSampleToReadC ;
input Address_8 ;
input Address_9 ;
input Address_0 ;
input Address_1 ;
input [7:2] RamBusAddress_i ;
input [23:0] DacDReadback ;
input [23:0] DacBReadback ;
input [23:0] DacAReadback ;
input [23:0] DacCReadback ;
output [31:0] Main_0_RamBusDataOut ;
output [23:0] DacCSetpoint ;
output [23:0] DacDSetpoint ;
output [7:0] MonitorAdcSpiDataIn ;
output [7:0] Uart1TxFifoData ;
output [7:0] Uart0TxFifoData ;
output [7:0] Uart3TxFifoData ;
output [7:0] Uart2TxFifoData ;
output [7:0] Uart2ClkDivider ;
output [7:0] UartLabTxFifoData ;
output [7:0] Uart3ClkDivider ;
input [31:0] RamDataIn ;
output [15:0] ClkDacWrite ;
output [23:0] DacASetpoint ;
output [23:0] DacBSetpoint ;
output [7:0] Uart0ClkDivider ;
output [7:0] Uart1ClkDivider ;
input SpiRst ;
input Uart1RxFifoEmpty ;
input Uart3RxFifoEmpty ;
input Uart2RxFifoEmpty ;
input Uart1TxFifoFull ;
input Uart3TxFifoFull ;
input Uart2TxFifoFull ;
input Uart1RxFifoFull ;
input Uart3RxFifoFull ;
input Uart2RxFifoFull ;
input Uart1TxFifoEmpty ;
input Uart3TxFifoEmpty ;
input Uart2TxFifoEmpty ;
input Uart0TxFifoFull ;
input UartLabTxFifoFull ;
input Uart0TxFifoEmpty ;
input UartLabTxFifoEmpty ;
input Uart0RxFifoFull ;
input UartLabRxFifoFull ;
input Uart0RxFifoEmpty ;
input UartLabRxFifoEmpty ;
input nDrdyMonitorAdc1_i ;
input nDrdyMonitorAdc0_i ;
input MonitorAdcSpiXferDone ;
input O_rep ;
input shot_i ;
input O_rep_0 ;
input PPSDetected ;
input nHVFaultD_c ;
input Fault3VD_c ;
input PowerCycd_c ;
input FaultNegV_c ;
input Fault1V_c ;
input nHVFaultC_c ;
input nHVFaultA_c ;
input FaultHV_c ;
input Fault5V_c ;
input Fault3VA_c ;
input Fault2VD_c ;
input Fault2VA_c ;
input nHVFaultB_c ;
output Oe2_c ;
output Oe1_c ;
output Oe0_c ;
output PowernEn_c ;
output PowernEnHV_c ;
output HVDis2_c ;
output GlobalFaultInhibit_c ;
output ReadUartLab_1z ;
output ReadUart3_1z ;
output ReadUart2_1z ;
output ReadUart1_1z ;
output ReadUart0_1z ;
output ReadAck_1z ;
output WriteDacs ;
output nHVEn1_c ;
output nFaultsClr_c ;
output Oe3_c ;
output ReadAdcSample_1z ;
output PPSCountReset_1z ;
input ReadReq ;
input WriteReq ;
input shot_i_arst_i ;
output Uart1FifoReset_1z ;
output Uart2FifoReset_1z ;
output Uart3FifoReset_1z ;
output UartLabFifoReset_1z ;
output WriteClkDac_1z ;
output WriteUart0_1z ;
output WriteUart1_1z ;
output WriteUart2_1z ;
output WriteUart3_1z ;
output WriteUartLab_1z ;
output nPowerCycClr_c ;
output WriteAck_1z ;
output MonitorAdcReset_1z ;
output MonitorAdcSpiXferStart_1z ;
output Uart0FifoReset_1z ;
output PPSCountReset_arst_i ;
output MonitorAdcSpiFrameEnable_i_1z ;
output PowerEnMax_c_i ;
output PowerEnMax_c ;
input MasterReset_i ;
input FCCC_C0_0_GL1 ;
wire Address_8 ;
wire Address_9 ;
wire Address_0 ;
wire Address_1 ;
wire SpiRst ;
wire Uart1RxFifoEmpty ;
wire Uart3RxFifoEmpty ;
wire Uart2RxFifoEmpty ;
wire Uart1TxFifoFull ;
wire Uart3TxFifoFull ;
wire Uart2TxFifoFull ;
wire Uart1RxFifoFull ;
wire Uart3RxFifoFull ;
wire Uart2RxFifoFull ;
wire Uart1TxFifoEmpty ;
wire Uart3TxFifoEmpty ;
wire Uart2TxFifoEmpty ;
wire Uart0TxFifoFull ;
wire UartLabTxFifoFull ;
wire Uart0TxFifoEmpty ;
wire UartLabTxFifoEmpty ;
wire Uart0RxFifoFull ;
wire UartLabRxFifoFull ;
wire Uart0RxFifoEmpty ;
wire UartLabRxFifoEmpty ;
wire nDrdyMonitorAdc1_i ;
wire nDrdyMonitorAdc0_i ;
wire MonitorAdcSpiXferDone ;
wire O_rep ;
wire shot_i ;
wire O_rep_0 ;
wire PPSDetected ;
wire nHVFaultD_c ;
wire Fault3VD_c ;
wire PowerCycd_c ;
wire FaultNegV_c ;
wire Fault1V_c ;
wire nHVFaultC_c ;
wire nHVFaultA_c ;
wire FaultHV_c ;
wire Fault5V_c ;
wire Fault3VA_c ;
wire Fault2VD_c ;
wire Fault2VA_c ;
wire nHVFaultB_c ;
wire Oe2_c ;
wire Oe1_c ;
wire Oe0_c ;
wire PowernEn_c ;
wire PowernEnHV_c ;
wire HVDis2_c ;
wire GlobalFaultInhibit_c ;
wire ReadUartLab_1z ;
wire ReadUart3_1z ;
wire ReadUart2_1z ;
wire ReadUart1_1z ;
wire ReadUart0_1z ;
wire ReadAck_1z ;
wire WriteDacs ;
wire nHVEn1_c ;
wire nFaultsClr_c ;
wire Oe3_c ;
wire ReadAdcSample_1z ;
wire PPSCountReset_1z ;
wire ReadReq ;
wire WriteReq ;
wire shot_i_arst_i ;
wire Uart1FifoReset_1z ;
wire Uart2FifoReset_1z ;
wire Uart3FifoReset_1z ;
wire UartLabFifoReset_1z ;
wire WriteClkDac_1z ;
wire WriteUart0_1z ;
wire WriteUart1_1z ;
wire WriteUart2_1z ;
wire WriteUart3_1z ;
wire WriteUartLab_1z ;
wire nPowerCycClr_c ;
wire WriteAck_1z ;
wire MonitorAdcReset_1z ;
wire MonitorAdcSpiXferStart_1z ;
wire Uart0FifoReset_1z ;
wire PPSCountReset_arst_i ;
wire MonitorAdcSpiFrameEnable_i_1z ;
wire PowerEnMax_c_i ;
wire PowerEnMax_c ;
wire MasterReset_i ;
wire FCCC_C0_0_GL1 ;
wire [4:0] MonitorAdcChannelReadIndex_i_Z;
wire [31:0] un1_serialnumber_Z;
wire [22:20] un1_serialnumber_1_0_wmux_0_Y;
wire [22:20] un1_serialnumber_1_0_co1;
wire [22:20] un1_serialnumber_1_0_wmux_0_S;
wire [22:20] un1_serialnumber_1_0_y0;
wire [22:20] un1_serialnumber_1_0_co0;
wire [22:20] un1_serialnumber_1_0_wmux_S;
wire [23:0] un1_serialnumber_18_1_0_co1;
wire [23:0] un1_serialnumber_18_1_0_wmux_0_S;
wire [23:1] un1_serialnumber_18_1_0_wmux_0_Y;
wire [23:0] un1_serialnumber_18_1_0_y0;
wire [23:0] un1_serialnumber_18_1_0_co0;
wire [23:0] un1_serialnumber_18_1_0_wmux_S;
wire [0:0] un1_serialnumber_17_1_0_co1;
wire [0:0] un1_serialnumber_17_1_0_wmux_0_S;
wire [0:0] un1_serialnumber_17_1_0_y0;
wire [0:0] un1_serialnumber_17_1_0_co0;
wire [0:0] un1_serialnumber_17_1_0_wmux_S;
wire [29:0] un1_serialnumber_22_1_0_co1;
wire [29:0] un1_serialnumber_22_1_0_wmux_0_S;
wire [29:0] un1_serialnumber_22_1_0_y0;
wire [29:0] un1_serialnumber_22_1_0_co0;
wire [29:0] un1_serialnumber_22_1_0_wmux_S;
wire [7:0] un1_serialnumber_29_1_0_co1;
wire [7:0] un1_serialnumber_29_1_0_wmux_0_S;
wire [7:0] un1_serialnumber_29_1_0_y0;
wire [7:0] un1_serialnumber_29_1_0_co0;
wire [7:0] un1_serialnumber_29_1_0_wmux_S;
wire [23:17] un1_serialnumber_1;
wire [24:24] un1_serialnumber_1_Z;
wire [22:7] un1_serialnumber_12_Z;
wire [25:25] un1_serialnumber_29_1_Z;
wire [17:8] un1_serialnumber_19_Z;
wire PPSCountReset_rep_Z ;
wire VCC ;
wire PPSCountReset_6_iv_i_Z ;
wire GND ;
wire PPSCountReset_arst ;
wire MonitorAdcSpiFrameEnable ;
wire LastWriteReq_1_sqmuxa_0_a2_RNI90UG_Z ;
wire N_6635_i ;
wire Uart0FifoReset_RNO_Z ;
wire Uart0FifoResetce_Z ;
wire MonitorAdcSpiXferStart_RNO_Z ;
wire MonitorAdcSpiXferStartce_Z ;
wire MonitorAdcReset_RNO_Z ;
wire MonitorAdcResetce_Z ;
wire LastWriteReq_Z ;
wire WriteAck_RNO_Z ;
wire N_48 ;
wire nPowerCycClr_RNO_Z ;
wire nPowerCycClrce_Z ;
wire WriteUartLab_RNO_Z ;
wire WriteUartLabce_Z ;
wire WriteUart3_RNO_Z ;
wire WriteUart3ce_Z ;
wire WriteUart2_RNO_Z ;
wire WriteUart2ce_Z ;
wire WriteUart1_RNO_Z ;
wire WriteUart1ce_Z ;
wire WriteUart0_RNO_Z ;
wire WriteUart0ce_Z ;
wire WriteClkDac_RNO_Z ;
wire WriteClkDacce_Z ;
wire UartLabFifoReset_RNO_Z ;
wire UartLabFifoResetce_Z ;
wire Uart3FifoReset_RNO_Z ;
wire Uart3FifoResetce_Z ;
wire Uart2FifoReset_RNO_Z ;
wire Uart2FifoResetce_Z ;
wire Uart1FifoReset_RNO_Z ;
wire Uart1FifoResetce_Z ;
wire LastReadReq_Z ;
wire ReadAdcSample_5 ;
wire DacSelectMaxti_i_1_sqmuxa_Z ;
wire Ux1SelJmp_i_Z ;
wire LastWriteReq_1_sqmuxa ;
wire WriteDacs_i_0_sqmuxa_i_Z ;
wire ReadAck_4 ;
wire ReadUart0_5 ;
wire ReadUart1_5 ;
wire ReadUart2_5 ;
wire ReadUart3_5 ;
wire ReadUartLab_5 ;
wire Uart0ClkDivider_i_1_sqmuxa_Z ;
wire LedB_i_Z ;
wire LedG_i_Z ;
wire LedR_i_Z ;
wire MonitorAdcSpiFrameEnable_i_1_sqmuxa ;
wire DacBSetpoint_i_1_sqmuxa_Z ;
wire DacASetpoint_i_0_sqmuxa_Z ;
wire ClkDacWrite_1_sqmuxa_Z ;
wire Uart3TxFifoData_1_sqmuxa ;
wire UartLabTxFifoData_1_sqmuxa_Z ;
wire Uart1TxFifoData_1_sqmuxa_Z ;
wire Uart2TxFifoData_1_sqmuxa_Z ;
wire MonitorAdcSpiDataIn_1_sqmuxa_Z ;
wire Uart0TxFifoData_1_sqmuxa_Z ;
wire DacDSetpoint_i_1_sqmuxa_Z ;
wire ReadMonitorAdcSample_1_sqmuxa_Z ;
wire DacCSetpoint_i_1_sqmuxa_Z ;
wire un1_rst_1_i ;
wire un94_readreq_2_RNIHQ1Q4_Z ;
wire N_1502 ;
wire N_1655 ;
wire N_1682 ;
wire un1_serialnumber_sn_N_60 ;
wire N_1500 ;
wire N_1653 ;
wire N_1680 ;
wire un1_serialnumber_sn_m27_0_2_1_0_co1 ;
wire un1_serialnumber_sn_m27_0_2_1_wmux_0_S ;
wire un1_serialnumber_sn_N_28_0 ;
wire un1_serialnumber_sn_N_19_0 ;
wire un1_serialnumber_sn_N_26_0 ;
wire un1_serialnumber_sn_m27_0_2_1_0_y0 ;
wire un1_serialnumber_sn_m27_0_2_1_0_co0 ;
wire un1_serialnumber_sn_m27_0_2_1_0_wmux_S ;
wire un1_serialnumber_sn_N_16_0 ;
wire un1_serialnumber_sn_N_23_0 ;
wire N_1312 ;
wire N_2209 ;
wire N_1437 ;
wire N_2041 ;
wire N_1443 ;
wire N_1453 ;
wire N_1457 ;
wire N_1430 ;
wire N_1431 ;
wire N_1432 ;
wire N_1446 ;
wire N_1434 ;
wire N_1435 ;
wire N_1436 ;
wire N_1438 ;
wire N_1452 ;
wire N_1442 ;
wire N_1456 ;
wire N_1448 ;
wire N_1454 ;
wire N_1455 ;
wire N_1429 ;
wire N_1444 ;
wire N_1445 ;
wire N_1447 ;
wire N_1428 ;
wire N_1440 ;
wire N_1433 ;
wire N_1439 ;
wire N_1450 ;
wire N_1441 ;
wire N_1633 ;
wire un1_serialnumber_sn_N_28 ;
wire N_1304 ;
wire N_1379 ;
wire N_1634 ;
wire N_1305 ;
wire N_1380 ;
wire N_1635 ;
wire N_1306 ;
wire N_1381 ;
wire N_1636 ;
wire N_1307 ;
wire N_1382 ;
wire N_1637 ;
wire N_1308 ;
wire N_1383 ;
wire N_1638 ;
wire N_1309 ;
wire N_1384 ;
wire N_1639 ;
wire N_1310 ;
wire N_1385 ;
wire N_1640 ;
wire N_1311 ;
wire N_1386 ;
wire N_1478 ;
wire un1_serialnumber_sn_N_34 ;
wire N_1425 ;
wire un1_serialnumber_sn_N_22 ;
wire N_1690_2 ;
wire N_1641_2 ;
wire N_47 ;
wire N_50 ;
wire N_46 ;
wire un14_readreq_5_Z ;
wire N_34 ;
wire un14_readreq_4_Z ;
wire un50_readreq_3_Z ;
wire Uart0ClkDivider_i_1_sqmuxa_2_Z ;
wire un92_readreq_Z ;
wire N_1388 ;
wire N_1641_1 ;
wire N_1647_1 ;
wire N_1646_1 ;
wire N_1643_1 ;
wire DacSelectMaxti_i_0_sqmuxa ;
wire un14_readreq_2_0_Z ;
wire un1_serialnumber_sn_i2_mux_2 ;
wire un1_serialnumber_26_1_Z ;
wire un1_serialnumber_25_1_Z ;
wire un1_serialnumber_sn_N_71_mux ;
wire N_2144 ;
wire un1_serialnumber_10_1_Z ;
wire un1_serialnumber_9_1_Z ;
wire N_2138 ;
wire un1_serialnumber_18_1_Z ;
wire un1_serialnumber_17_1_Z ;
wire N_2136 ;
wire un94_readreq_2_Z ;
wire un1_serialnumber_sn_m18_1 ;
wire un14_readreq_1 ;
wire N_2142 ;
wire N_1677_2 ;
wire un1_serialnumber_34_1_Z ;
wire N_1677_1 ;
wire N_2139 ;
wire N_1590 ;
wire N_1684_1 ;
wire N_2143 ;
wire N_1556 ;
wire un1_serialnumber_29_1_0_Z ;
wire un1_serialnumber_sn_m39_0_1_Z ;
wire un1_serialnumber_sn_N_40_0 ;
wire N_1451_2 ;
wire un1_serialnumber_sn_N_25 ;
wire N_1459_1 ;
wire N_1691_1 ;
wire N_1458_1 ;
wire N_1690_1 ;
wire un32_readreq_2_Z ;
wire N_1308_1 ;
wire DacBSetpoint_i_1_sqmuxa_0_Z ;
wire un14_readreq_0_Z ;
wire Uart1FifoReset_1_sqmuxa_0 ;
wire Uart0FifoReset_1_sqmuxa ;
wire MonitorAdcSpiXferStart_1_sqmuxa_Z ;
wire MonitorAdcReset_1_sqmuxa_Z ;
wire PPSCountReset_2_sqmuxa_Z ;
wire WriteUartLab_1_sqmuxa_Z ;
wire WriteUart3_1_sqmuxa ;
wire WriteUart2_1_sqmuxa_Z ;
wire WriteUart1_1_sqmuxa_Z ;
wire WriteUart0_1_sqmuxa_Z ;
wire PPSCountReset_1_sqmuxa_Z ;
wire UartLabFifoReset_1_sqmuxa_Z ;
wire Uart3FifoReset_1_sqmuxa_Z ;
wire Uart2FifoReset_1_sqmuxa_Z ;
wire Uart1FifoReset_1_sqmuxa_Z ;
wire un16_readreq_1_Z ;
wire un24_readreq_2_Z ;
wire N_30 ;
wire N_12 ;
wire un72_readreq_3 ;
wire un40_readreq_2 ;
wire LastReadReq_1_sqmuxa_Z ;
wire un16_readreq_3_Z ;
wire un66_readreq_2_Z ;
wire un1_LastWriteReq_1_i ;
wire PPSCountReset_data_i_m ;
wire un66_readreq_4 ;
wire un94_readreq_1_Z ;
wire un1_serialnumber_sn_N_10 ;
wire un1_serialnumber_sn_N_8 ;
wire N_1531 ;
wire N_972 ;
wire N_2042 ;
wire N_2043 ;
wire N_2044 ;
wire N_2053 ;
wire N_2054 ;
wire N_2055 ;
wire N_2056 ;
wire N_1047 ;
wire N_1049 ;
wire N_1050 ;
wire N_1052 ;
wire N_2131 ;
wire N_2132 ;
wire N_2133 ;
wire N_2134 ;
wire N_2140 ;
wire N_2141 ;
wire N_2145 ;
wire N_2146 ;
wire N_2147 ;
wire N_2148 ;
wire N_2149 ;
wire N_2150 ;
wire N_2151 ;
wire N_2154 ;
wire N_2155 ;
wire N_2156 ;
wire N_2157 ;
wire N_2158 ;
wire N_2159 ;
wire N_2160 ;
wire N_2161 ;
wire N_2162 ;
wire N_2163 ;
wire N_2164 ;
wire N_2165 ;
wire N_1197 ;
wire N_1198 ;
wire N_1199 ;
wire N_1200 ;
wire N_1201 ;
wire N_1202 ;
wire N_1203 ;
wire N_1204 ;
wire N_1205 ;
wire N_1207 ;
wire N_1208 ;
wire N_1209 ;
wire N_1210 ;
wire N_1211 ;
wire N_1212 ;
wire N_1213 ;
wire N_1214 ;
wire N_1215 ;
wire N_1216 ;
wire N_1217 ;
wire N_1218 ;
wire N_1219 ;
wire N_1220 ;
wire N_1221 ;
wire N_1222 ;
wire N_1223 ;
wire N_1224 ;
wire N_1225 ;
wire N_1226 ;
wire N_1227 ;
wire N_1228 ;
wire N_1229 ;
wire N_1230 ;
wire N_1231 ;
wire N_1232 ;
wire N_1233 ;
wire N_1234 ;
wire N_1235 ;
wire N_1236 ;
wire N_1237 ;
wire N_1238 ;
wire ReadMonitorAdcSample_1_sqmuxa_1_Z ;
wire MonitorAdcSpiFrameEnable_i_1_sqmuxa_0_a2_2_Z ;
wire UartLabFifoReset_1_sqmuxa_0 ;
wire Uart2FifoReset_1_sqmuxa_0 ;
wire un24_readreq_1_Z ;
wire un50_readreq_0_Z ;
wire un66_readreq_0_Z ;
wire un78_readreq_0_Z ;
wire DacASetpoint_i_0_sqmuxa_3_0_Z ;
wire un66_readreq_2_0 ;
wire un24_readreq_2_0_Z ;
wire un16_readreq_0_Z ;
wire N_28 ;
wire Uart1FifoReset_1_sqmuxa_i_2_0 ;
wire Uart1FifoReset_1_sqmuxa_i_3_0 ;
wire ReadAdcSample_1_sqmuxa_Z ;
wire ReadUart0_1_sqmuxa_Z ;
wire ReadUart1_1_sqmuxa_Z ;
wire ReadUart2_1_sqmuxa_Z ;
wire ReadUart3_1_sqmuxa_Z ;
wire ReadUartLab_1_sqmuxa_Z ;
wire un1_serialnumber_sn_N_13_0 ;
wire N_1465_1 ;
wire N_1462_1 ;
wire N_1463_1 ;
wire N_1466_1 ;
wire N_1467_1 ;
wire N_1451_1 ;
wire N_1475_1 ;
wire N_2429_1 ;
wire N_1449_1 ;
wire N_1469_1 ;
wire N_1470_2 ;
wire N_1470_1 ;
wire N_1472_1 ;
wire N_1464_1 ;
wire N_1468_1 ;
wire N_2435_1 ;
wire N_2434_1 ;
wire N_2427_1 ;
wire N_2437_2 ;
wire N_2437_1 ;
wire N_2432_1 ;
wire N_2431_1 ;
wire N_2438_2 ;
wire N_2438_1 ;
wire N_2436_2 ;
wire N_2436_1 ;
wire N_1379_1 ;
wire N_2433_1 ;
wire N_2426_1 ;
wire N_1477_1 ;
wire N_2428_1 ;
wire N_2430_1 ;
wire N_2439_2 ;
wire N_2439_1 ;
wire DacASetpoint_i_0_sqmuxa_2_Z ;
wire un60_readreq_2_Z ;
wire DacCSetpoint_i_1_sqmuxa_3_Z ;
wire MonitorAdcReset_1_sqmuxa_2 ;
wire N_1395 ;
wire N_1396 ;
wire N_1397 ;
wire N_1398 ;
wire N_1399 ;
wire N_1400 ;
wire N_1401 ;
wire N_1402 ;
wire N_1403 ;
wire N_1404 ;
wire N_1405 ;
wire N_1406 ;
wire N_1407 ;
wire N_1408 ;
wire N_1409 ;
wire N_1410 ;
wire N_1411 ;
wire N_1412 ;
wire N_1413 ;
wire N_1414 ;
wire N_1416 ;
wire N_1418 ;
wire N_1420 ;
wire N_1421 ;
wire N_1422 ;
wire un1_serialnumber_sn_N_9_0 ;
wire un1_serialnumber_30_18_1_Z ;
wire un1_serialnumber_30_26_1_Z ;
wire N_1465_2 ;
wire N_1462_2 ;
wire N_1463_2 ;
wire N_1466_2 ;
wire N_1467_2 ;
wire un1_serialnumber_sn_N_16_0_2 ;
wire N_1449_2 ;
wire N_1469_2 ;
wire N_1464_2 ;
wire N_1468_2 ;
wire un1_serialnumber_sn_i2_mux_1 ;
wire un1_serialnumber_sn_N_36_0_2 ;
wire un1_serialnumber_sn_N_23_0_1 ;
wire un94_readreq_Z ;
wire un40_readreq_Z ;
wire un32_readreq_Z ;
wire un16_readreq_Z ;
wire un54_readreq_Z ;
wire un50_readreq_Z ;
wire un14_readreq_Z ;
wire N_1586 ;
wire N_1588 ;
wire N_1595 ;
wire N_1575 ;
wire N_1577 ;
wire N_1578 ;
wire N_1580 ;
wire N_1582 ;
wire N_1584 ;
wire N_1585 ;
wire N_1587 ;
wire N_1589 ;
wire N_1591 ;
wire N_1592 ;
wire N_1593 ;
wire un1_serialnumber_sn_N_36_0_1 ;
wire un1_readreq_3_1_Z ;
wire N_1642 ;
wire N_1644 ;
wire N_1645 ;
wire N_1648 ;
wire N_1649 ;
wire N_1574 ;
wire N_1576 ;
wire N_1579 ;
wire N_1581 ;
wire N_1599 ;
wire N_1600 ;
wire N_1601 ;
wire N_1602 ;
wire N_1607 ;
wire N_1608 ;
wire N_1609 ;
wire N_1610 ;
wire N_1611 ;
wire N_1612 ;
wire N_1613 ;
wire N_1614 ;
wire N_1615 ;
wire N_1617 ;
wire N_1618 ;
wire N_1624 ;
wire N_1625 ;
wire N_1626 ;
wire un1_serialnumber_sn_N_34_0 ;
wire N_1566 ;
wire N_1567 ;
wire N_1568 ;
wire N_1569 ;
wire N_1570 ;
wire N_1571 ;
wire N_1572 ;
wire N_1573 ;
wire N_1620 ;
wire N_1622 ;
wire un1_serialnumber_30_19_Z ;
wire N_1660 ;
wire N_1661 ;
wire N_1662 ;
wire N_1663 ;
wire N_1664 ;
wire N_1665 ;
wire N_1666 ;
wire N_1667 ;
wire N_1668 ;
wire N_1669 ;
wire N_1670 ;
wire N_1671 ;
wire N_1672 ;
wire N_1673 ;
wire N_1674 ;
wire N_1675 ;
wire N_1676 ;
wire N_1689 ;
wire N_1682_1 ;
wire N_1680_1 ;
wire N_1688_1 ;
wire un1_serialnumber_5_1_Z ;
wire un1_serialnumber_2_Z ;
wire un1_serialnumber_1_1_Z ;
wire N_1720 ;
wire N_1688 ;
wire N_1691 ;
wire N_1693 ;
wire N_1694 ;
wire N_1695 ;
wire N_1696 ;
wire N_1697 ;
wire N_1699 ;
wire N_1700 ;
wire N_1701 ;
wire N_1702 ;
wire N_1703 ;
wire N_1704 ;
wire N_1705 ;
wire N_1706 ;
wire N_1707 ;
wire N_1708 ;
wire N_1709 ;
wire N_1752_1 ;
wire N_1753_1 ;
wire N_441 ;
// @36:329
  SLE PPSCountReset_rep (
	.Q(PPSCountReset_rep_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(PPSCountReset_6_iv_i_Z),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  CLKINT PPSCountReset_rep_RNI6IM1 (
	.Y(PPSCountReset_arst),
	.A(PPSCountReset_rep_Z)
);
  CFG1 DacSelectMaxti_i_RNIKIF7 (
	.A(PowerEnMax_c),
	.Y(PowerEnMax_c_i)
);
defparam DacSelectMaxti_i_RNIKIF7.INIT=2'h1;
  CFG1 MonitorAdcSpiFrameEnable_i_RNINVF2 (
	.A(MonitorAdcSpiFrameEnable),
	.Y(MonitorAdcSpiFrameEnable_i_1z)
);
defparam MonitorAdcSpiFrameEnable_i_RNINVF2.INIT=2'h1;
  CFG1 PPSCountReset_rep_RNI6IM1_0 (
	.A(PPSCountReset_arst),
	.Y(PPSCountReset_arst_i)
);
defparam PPSCountReset_rep_RNI6IM1_0.INIT=2'h1;
  CFG1 LastWriteReq_1_sqmuxa_0_a2_RNI90UG_0 (
	.A(LastWriteReq_1_sqmuxa_0_a2_RNI90UG_Z),
	.Y(N_6635_i)
);
defparam LastWriteReq_1_sqmuxa_0_a2_RNI90UG_0.INIT=2'h1;
// @36:329
  SLE Uart0FifoReset (
	.Q(Uart0FifoReset_1z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(VCC),
	.EN(Uart0FifoReset_RNO_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_6635_i)
);
  CFG2 Uart0FifoReset_RNO (
	.A(Uart0FifoResetce_Z),
	.B(LastWriteReq_1_sqmuxa_0_a2_RNI90UG_Z),
	.Y(Uart0FifoReset_RNO_Z)
);
defparam Uart0FifoReset_RNO.INIT=4'hE;
// @36:329
  SLE MonitorAdcSpiXferStart (
	.Q(MonitorAdcSpiXferStart_1z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(VCC),
	.EN(MonitorAdcSpiXferStart_RNO_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_6635_i)
);
  CFG2 MonitorAdcSpiXferStart_RNO (
	.A(MonitorAdcSpiXferStartce_Z),
	.B(LastWriteReq_1_sqmuxa_0_a2_RNI90UG_Z),
	.Y(MonitorAdcSpiXferStart_RNO_Z)
);
defparam MonitorAdcSpiXferStart_RNO.INIT=4'hE;
// @36:329
  SLE MonitorAdcReset (
	.Q(MonitorAdcReset_1z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(VCC),
	.EN(MonitorAdcReset_RNO_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_6635_i)
);
  CFG2 MonitorAdcReset_RNO (
	.A(MonitorAdcResetce_Z),
	.B(LastWriteReq_1_sqmuxa_0_a2_RNI90UG_Z),
	.Y(MonitorAdcReset_RNO_Z)
);
defparam MonitorAdcReset_RNO.INIT=4'hE;
// @36:329
  SLE WriteAck (
	.Q(WriteAck_1z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(LastWriteReq_Z),
	.EN(WriteAck_RNO_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_6635_i)
);
  CFG2 WriteAck_RNO (
	.A(LastWriteReq_1_sqmuxa_0_a2_RNI90UG_Z),
	.B(N_48),
	.Y(WriteAck_RNO_Z)
);
defparam WriteAck_RNO.INIT=4'hE;
// @36:329
  SLE nPowerCycClr (
	.Q(nPowerCycClr_c),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[12]),
	.EN(nPowerCycClr_RNO_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_6635_i)
);
  CFG2 nPowerCycClr_RNO (
	.A(nPowerCycClrce_Z),
	.B(LastWriteReq_1_sqmuxa_0_a2_RNI90UG_Z),
	.Y(nPowerCycClr_RNO_Z)
);
defparam nPowerCycClr_RNO.INIT=4'hE;
// @36:329
  SLE WriteUartLab (
	.Q(WriteUartLab_1z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(VCC),
	.EN(WriteUartLab_RNO_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_6635_i)
);
  CFG2 WriteUartLab_RNO (
	.A(WriteUartLabce_Z),
	.B(LastWriteReq_1_sqmuxa_0_a2_RNI90UG_Z),
	.Y(WriteUartLab_RNO_Z)
);
defparam WriteUartLab_RNO.INIT=4'hE;
// @36:329
  SLE WriteUart3 (
	.Q(WriteUart3_1z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(VCC),
	.EN(WriteUart3_RNO_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_6635_i)
);
  CFG2 WriteUart3_RNO (
	.A(WriteUart3ce_Z),
	.B(LastWriteReq_1_sqmuxa_0_a2_RNI90UG_Z),
	.Y(WriteUart3_RNO_Z)
);
defparam WriteUart3_RNO.INIT=4'hE;
// @36:329
  SLE WriteUart2 (
	.Q(WriteUart2_1z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(VCC),
	.EN(WriteUart2_RNO_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_6635_i)
);
  CFG2 WriteUart2_RNO (
	.A(WriteUart2ce_Z),
	.B(LastWriteReq_1_sqmuxa_0_a2_RNI90UG_Z),
	.Y(WriteUart2_RNO_Z)
);
defparam WriteUart2_RNO.INIT=4'hE;
// @36:329
  SLE WriteUart1 (
	.Q(WriteUart1_1z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(VCC),
	.EN(WriteUart1_RNO_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_6635_i)
);
  CFG2 WriteUart1_RNO (
	.A(WriteUart1ce_Z),
	.B(LastWriteReq_1_sqmuxa_0_a2_RNI90UG_Z),
	.Y(WriteUart1_RNO_Z)
);
defparam WriteUart1_RNO.INIT=4'hE;
// @36:329
  SLE WriteUart0 (
	.Q(WriteUart0_1z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(VCC),
	.EN(WriteUart0_RNO_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_6635_i)
);
  CFG2 WriteUart0_RNO (
	.A(WriteUart0ce_Z),
	.B(LastWriteReq_1_sqmuxa_0_a2_RNI90UG_Z),
	.Y(WriteUart0_RNO_Z)
);
defparam WriteUart0_RNO.INIT=4'hE;
// @36:329
  SLE WriteClkDac (
	.Q(WriteClkDac_1z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(VCC),
	.EN(WriteClkDac_RNO_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_6635_i)
);
  CFG2 WriteClkDac_RNO (
	.A(WriteClkDacce_Z),
	.B(LastWriteReq_1_sqmuxa_0_a2_RNI90UG_Z),
	.Y(WriteClkDac_RNO_Z)
);
defparam WriteClkDac_RNO.INIT=4'hE;
// @36:329
  SLE UartLabFifoReset (
	.Q(UartLabFifoReset_1z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(VCC),
	.EN(UartLabFifoReset_RNO_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_6635_i)
);
  CFG2 UartLabFifoReset_RNO (
	.A(LastWriteReq_1_sqmuxa_0_a2_RNI90UG_Z),
	.B(UartLabFifoResetce_Z),
	.Y(UartLabFifoReset_RNO_Z)
);
defparam UartLabFifoReset_RNO.INIT=4'hE;
// @36:329
  SLE Uart3FifoReset (
	.Q(Uart3FifoReset_1z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(VCC),
	.EN(Uart3FifoReset_RNO_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_6635_i)
);
  CFG2 Uart3FifoReset_RNO (
	.A(LastWriteReq_1_sqmuxa_0_a2_RNI90UG_Z),
	.B(Uart3FifoResetce_Z),
	.Y(Uart3FifoReset_RNO_Z)
);
defparam Uart3FifoReset_RNO.INIT=4'hE;
// @36:329
  SLE Uart2FifoReset (
	.Q(Uart2FifoReset_1z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(VCC),
	.EN(Uart2FifoReset_RNO_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_6635_i)
);
  CFG2 Uart2FifoReset_RNO (
	.A(LastWriteReq_1_sqmuxa_0_a2_RNI90UG_Z),
	.B(Uart2FifoResetce_Z),
	.Y(Uart2FifoReset_RNO_Z)
);
defparam Uart2FifoReset_RNO.INIT=4'hE;
// @36:329
  SLE Uart1FifoReset (
	.Q(Uart1FifoReset_1z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(VCC),
	.EN(Uart1FifoReset_RNO_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_6635_i)
);
  CFG2 Uart1FifoReset_RNO (
	.A(LastWriteReq_1_sqmuxa_0_a2_RNI90UG_Z),
	.B(Uart1FifoResetce_Z),
	.Y(Uart1FifoReset_RNO_Z)
);
defparam Uart1FifoReset_RNO.INIT=4'hE;
// @36:329
  SLE LastWriteReq (
	.Q(LastWriteReq_Z),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(WriteReq),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:329
  SLE LastReadReq (
	.Q(LastReadReq_Z),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ReadReq),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:329
  SLE PPSCountReset (
	.Q(PPSCountReset_1z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(PPSCountReset_6_iv_i_Z),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:329
  SLE ReadAdcSample (
	.Q(ReadAdcSample_1z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(ReadAdcSample_5),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:329
  SLE Uart3OE_i (
	.Q(Oe3_c),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[19]),
	.EN(DacSelectMaxti_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:329
  SLE Ux1SelJmp_i (
	.Q(Ux1SelJmp_i_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[20]),
	.EN(DacSelectMaxti_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:329
  SLE nFaultsClr_i (
	.Q(nFaultsClr_c),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[29]),
	.EN(DacSelectMaxti_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:329
  SLE nHVEn1_i (
	.Q(nHVEn1_c),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[25]),
	.EN(DacSelectMaxti_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:329
  SLE WriteDacs_i (
	.Q(WriteDacs),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(LastWriteReq_1_sqmuxa),
	.EN(WriteDacs_i_0_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:329
  SLE ReadAck (
	.Q(ReadAck_1z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(ReadAck_4),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:329
  SLE ReadUart0 (
	.Q(ReadUart0_1z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(ReadUart0_5),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:329
  SLE ReadUart1 (
	.Q(ReadUart1_1z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(ReadUart1_5),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:329
  SLE ReadUart2 (
	.Q(ReadUart2_1z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(ReadUart2_5),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:329
  SLE ReadUart3 (
	.Q(ReadUart3_1z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(ReadUart3_5),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:329
  SLE ReadUartLab (
	.Q(ReadUartLab_1z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(ReadUartLab_5),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:329
  SLE \Uart0ClkDivider_i[2]  (
	.Q(Uart0ClkDivider[2]),
	.ADn(GND),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[2]),
	.EN(Uart0ClkDivider_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:329
  SLE \Uart0ClkDivider_i[1]  (
	.Q(Uart0ClkDivider[1]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[1]),
	.EN(Uart0ClkDivider_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:329
  SLE \Uart0ClkDivider_i[0]  (
	.Q(Uart0ClkDivider[0]),
	.ADn(GND),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[0]),
	.EN(Uart0ClkDivider_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:329
  SLE DacSelectMaxti_i (
	.Q(PowerEnMax_c),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[27]),
	.EN(DacSelectMaxti_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:329
  SLE GlobalFaultInhibit_i (
	.Q(GlobalFaultInhibit_c),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[28]),
	.EN(DacSelectMaxti_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:329
  SLE HVDis2_i (
	.Q(HVDis2_c),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[26]),
	.EN(DacSelectMaxti_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:329
  SLE LedB_i (
	.Q(LedB_i_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[15]),
	.EN(DacSelectMaxti_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:329
  SLE LedG_i (
	.Q(LedG_i_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[14]),
	.EN(DacSelectMaxti_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:329
  SLE LedR_i (
	.Q(LedR_i_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[13]),
	.EN(DacSelectMaxti_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:329
  SLE MonitorAdcSpiFrameEnable_i (
	.Q(MonitorAdcSpiFrameEnable),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[0]),
	.EN(MonitorAdcSpiFrameEnable_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:329
  SLE PowernEnHV_i (
	.Q(PowernEnHV_c),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[24]),
	.EN(DacSelectMaxti_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:329
  SLE PowernEn_i (
	.Q(PowernEn_c),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[11]),
	.EN(DacSelectMaxti_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:329
  SLE Uart0OE_i (
	.Q(Oe0_c),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[16]),
	.EN(DacSelectMaxti_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:329
  SLE Uart1OE_i (
	.Q(Oe1_c),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[17]),
	.EN(DacSelectMaxti_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:329
  SLE Uart2OE_i (
	.Q(Oe2_c),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[18]),
	.EN(DacSelectMaxti_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:329
  SLE \Uart1ClkDivider_i[7]  (
	.Q(Uart1ClkDivider[7]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[15]),
	.EN(Uart0ClkDivider_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:329
  SLE \Uart1ClkDivider_i[6]  (
	.Q(Uart1ClkDivider[6]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[14]),
	.EN(Uart0ClkDivider_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:329
  SLE \Uart1ClkDivider_i[5]  (
	.Q(Uart1ClkDivider[5]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[13]),
	.EN(Uart0ClkDivider_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:329
  SLE \Uart1ClkDivider_i[4]  (
	.Q(Uart1ClkDivider[4]),
	.ADn(GND),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[12]),
	.EN(Uart0ClkDivider_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:329
  SLE \Uart1ClkDivider_i[3]  (
	.Q(Uart1ClkDivider[3]),
	.ADn(GND),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[11]),
	.EN(Uart0ClkDivider_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:329
  SLE \Uart1ClkDivider_i[2]  (
	.Q(Uart1ClkDivider[2]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[10]),
	.EN(Uart0ClkDivider_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:329
  SLE \Uart1ClkDivider_i[1]  (
	.Q(Uart1ClkDivider[1]),
	.ADn(GND),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[9]),
	.EN(Uart0ClkDivider_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:329
  SLE \Uart1ClkDivider_i[0]  (
	.Q(Uart1ClkDivider[0]),
	.ADn(GND),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[8]),
	.EN(Uart0ClkDivider_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:329
  SLE \Uart0ClkDivider_i[7]  (
	.Q(Uart0ClkDivider[7]),
	.ADn(GND),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[7]),
	.EN(Uart0ClkDivider_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:329
  SLE \Uart0ClkDivider_i[6]  (
	.Q(Uart0ClkDivider[6]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[6]),
	.EN(Uart0ClkDivider_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:329
  SLE \Uart0ClkDivider_i[5]  (
	.Q(Uart0ClkDivider[5]),
	.ADn(GND),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[5]),
	.EN(Uart0ClkDivider_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:329
  SLE \Uart0ClkDivider_i[4]  (
	.Q(Uart0ClkDivider[4]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[4]),
	.EN(Uart0ClkDivider_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:329
  SLE \Uart0ClkDivider_i[3]  (
	.Q(Uart0ClkDivider[3]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[3]),
	.EN(Uart0ClkDivider_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:329
  SLE \DacBSetpoint_i[3]  (
	.Q(DacBSetpoint[3]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[3]),
	.EN(DacBSetpoint_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:329
  SLE \DacBSetpoint_i[2]  (
	.Q(DacBSetpoint[2]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[2]),
	.EN(DacBSetpoint_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:329
  SLE \DacBSetpoint_i[1]  (
	.Q(DacBSetpoint[1]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[1]),
	.EN(DacBSetpoint_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:329
  SLE \DacBSetpoint_i[0]  (
	.Q(DacBSetpoint[0]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[0]),
	.EN(DacBSetpoint_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:329
  SLE \DacBSetpoint_i[18]  (
	.Q(DacBSetpoint[18]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[18]),
	.EN(DacBSetpoint_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:329
  SLE \DacBSetpoint_i[17]  (
	.Q(DacBSetpoint[17]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[17]),
	.EN(DacBSetpoint_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:329
  SLE \DacBSetpoint_i[16]  (
	.Q(DacBSetpoint[16]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[16]),
	.EN(DacBSetpoint_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:329
  SLE \DacBSetpoint_i[15]  (
	.Q(DacBSetpoint[15]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[15]),
	.EN(DacBSetpoint_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:329
  SLE \DacBSetpoint_i[14]  (
	.Q(DacBSetpoint[14]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[14]),
	.EN(DacBSetpoint_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:329
  SLE \DacBSetpoint_i[13]  (
	.Q(DacBSetpoint[13]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[13]),
	.EN(DacBSetpoint_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:329
  SLE \DacBSetpoint_i[12]  (
	.Q(DacBSetpoint[12]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[12]),
	.EN(DacBSetpoint_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:329
  SLE \DacBSetpoint_i[11]  (
	.Q(DacBSetpoint[11]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[11]),
	.EN(DacBSetpoint_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:329
  SLE \DacBSetpoint_i[10]  (
	.Q(DacBSetpoint[10]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[10]),
	.EN(DacBSetpoint_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:329
  SLE \DacBSetpoint_i[9]  (
	.Q(DacBSetpoint[9]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[9]),
	.EN(DacBSetpoint_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:329
  SLE \DacBSetpoint_i[8]  (
	.Q(DacBSetpoint[8]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[8]),
	.EN(DacBSetpoint_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:329
  SLE \DacBSetpoint_i[7]  (
	.Q(DacBSetpoint[7]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[7]),
	.EN(DacBSetpoint_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:329
  SLE \DacBSetpoint_i[6]  (
	.Q(DacBSetpoint[6]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[6]),
	.EN(DacBSetpoint_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:329
  SLE \DacBSetpoint_i[5]  (
	.Q(DacBSetpoint[5]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[5]),
	.EN(DacBSetpoint_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:329
  SLE \DacBSetpoint_i[4]  (
	.Q(DacBSetpoint[4]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[4]),
	.EN(DacBSetpoint_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:329
  SLE \DacASetpoint_i[9]  (
	.Q(DacASetpoint[9]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[9]),
	.EN(DacASetpoint_i_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:329
  SLE \DacASetpoint_i[8]  (
	.Q(DacASetpoint[8]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[8]),
	.EN(DacASetpoint_i_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:329
  SLE \DacASetpoint_i[7]  (
	.Q(DacASetpoint[7]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[7]),
	.EN(DacASetpoint_i_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:329
  SLE \DacASetpoint_i[6]  (
	.Q(DacASetpoint[6]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[6]),
	.EN(DacASetpoint_i_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:329
  SLE \DacASetpoint_i[5]  (
	.Q(DacASetpoint[5]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[5]),
	.EN(DacASetpoint_i_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:329
  SLE \DacASetpoint_i[4]  (
	.Q(DacASetpoint[4]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[4]),
	.EN(DacASetpoint_i_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:329
  SLE \DacASetpoint_i[3]  (
	.Q(DacASetpoint[3]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[3]),
	.EN(DacASetpoint_i_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:329
  SLE \DacASetpoint_i[2]  (
	.Q(DacASetpoint[2]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[2]),
	.EN(DacASetpoint_i_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:329
  SLE \DacASetpoint_i[1]  (
	.Q(DacASetpoint[1]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[1]),
	.EN(DacASetpoint_i_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:329
  SLE \DacASetpoint_i[0]  (
	.Q(DacASetpoint[0]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[0]),
	.EN(DacASetpoint_i_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:329
  SLE \DacBSetpoint_i[23]  (
	.Q(DacBSetpoint[23]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[23]),
	.EN(DacBSetpoint_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:329
  SLE \DacBSetpoint_i[22]  (
	.Q(DacBSetpoint[22]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[22]),
	.EN(DacBSetpoint_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:329
  SLE \DacBSetpoint_i[21]  (
	.Q(DacBSetpoint[21]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[21]),
	.EN(DacBSetpoint_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:329
  SLE \DacBSetpoint_i[20]  (
	.Q(DacBSetpoint[20]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[20]),
	.EN(DacBSetpoint_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:329
  SLE \DacBSetpoint_i[19]  (
	.Q(DacBSetpoint[19]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[19]),
	.EN(DacBSetpoint_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:329
  SLE \ClkDacWrite_Z[0]  (
	.Q(ClkDacWrite[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[0]),
	.EN(ClkDacWrite_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:329
  SLE \DacASetpoint_i[23]  (
	.Q(DacASetpoint[23]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[23]),
	.EN(DacASetpoint_i_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:329
  SLE \DacASetpoint_i[22]  (
	.Q(DacASetpoint[22]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[22]),
	.EN(DacASetpoint_i_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:329
  SLE \DacASetpoint_i[21]  (
	.Q(DacASetpoint[21]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[21]),
	.EN(DacASetpoint_i_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:329
  SLE \DacASetpoint_i[20]  (
	.Q(DacASetpoint[20]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[20]),
	.EN(DacASetpoint_i_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:329
  SLE \DacASetpoint_i[19]  (
	.Q(DacASetpoint[19]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[19]),
	.EN(DacASetpoint_i_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:329
  SLE \DacASetpoint_i[18]  (
	.Q(DacASetpoint[18]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[18]),
	.EN(DacASetpoint_i_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:329
  SLE \DacASetpoint_i[17]  (
	.Q(DacASetpoint[17]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[17]),
	.EN(DacASetpoint_i_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:329
  SLE \DacASetpoint_i[16]  (
	.Q(DacASetpoint[16]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[16]),
	.EN(DacASetpoint_i_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:329
  SLE \DacASetpoint_i[15]  (
	.Q(DacASetpoint[15]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[15]),
	.EN(DacASetpoint_i_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:329
  SLE \DacASetpoint_i[14]  (
	.Q(DacASetpoint[14]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[14]),
	.EN(DacASetpoint_i_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:329
  SLE \DacASetpoint_i[13]  (
	.Q(DacASetpoint[13]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[13]),
	.EN(DacASetpoint_i_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:329
  SLE \DacASetpoint_i[12]  (
	.Q(DacASetpoint[12]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[12]),
	.EN(DacASetpoint_i_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:329
  SLE \DacASetpoint_i[11]  (
	.Q(DacASetpoint[11]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[11]),
	.EN(DacASetpoint_i_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:329
  SLE \DacASetpoint_i[10]  (
	.Q(DacASetpoint[10]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[10]),
	.EN(DacASetpoint_i_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:329
  SLE \ClkDacWrite_Z[15]  (
	.Q(ClkDacWrite[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[15]),
	.EN(ClkDacWrite_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:329
  SLE \ClkDacWrite_Z[14]  (
	.Q(ClkDacWrite[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[14]),
	.EN(ClkDacWrite_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:329
  SLE \ClkDacWrite_Z[13]  (
	.Q(ClkDacWrite[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[13]),
	.EN(ClkDacWrite_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:329
  SLE \ClkDacWrite_Z[12]  (
	.Q(ClkDacWrite[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[12]),
	.EN(ClkDacWrite_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:329
  SLE \ClkDacWrite_Z[11]  (
	.Q(ClkDacWrite[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[11]),
	.EN(ClkDacWrite_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:329
  SLE \ClkDacWrite_Z[10]  (
	.Q(ClkDacWrite[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[10]),
	.EN(ClkDacWrite_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:329
  SLE \ClkDacWrite_Z[9]  (
	.Q(ClkDacWrite[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[9]),
	.EN(ClkDacWrite_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:329
  SLE \ClkDacWrite_Z[8]  (
	.Q(ClkDacWrite[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[8]),
	.EN(ClkDacWrite_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:329
  SLE \ClkDacWrite_Z[7]  (
	.Q(ClkDacWrite[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[7]),
	.EN(ClkDacWrite_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:329
  SLE \ClkDacWrite_Z[6]  (
	.Q(ClkDacWrite[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[6]),
	.EN(ClkDacWrite_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:329
  SLE \ClkDacWrite_Z[5]  (
	.Q(ClkDacWrite[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[5]),
	.EN(ClkDacWrite_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:329
  SLE \ClkDacWrite_Z[4]  (
	.Q(ClkDacWrite[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[4]),
	.EN(ClkDacWrite_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:329
  SLE \ClkDacWrite_Z[3]  (
	.Q(ClkDacWrite[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[3]),
	.EN(ClkDacWrite_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:329
  SLE \ClkDacWrite_Z[2]  (
	.Q(ClkDacWrite[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[2]),
	.EN(ClkDacWrite_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:329
  SLE \ClkDacWrite_Z[1]  (
	.Q(ClkDacWrite[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[1]),
	.EN(ClkDacWrite_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:329
  SLE \Uart2ClkDivider_i[5]  (
	.Q(Uart2ClkDivider[5]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[21]),
	.EN(Uart0ClkDivider_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:329
  SLE \Uart2ClkDivider_i[4]  (
	.Q(Uart2ClkDivider[4]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[20]),
	.EN(Uart0ClkDivider_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:329
  SLE \Uart2ClkDivider_i[3]  (
	.Q(Uart2ClkDivider[3]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[19]),
	.EN(Uart0ClkDivider_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:329
  SLE \Uart2ClkDivider_i[2]  (
	.Q(Uart2ClkDivider[2]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[18]),
	.EN(Uart0ClkDivider_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:329
  SLE \Uart2ClkDivider_i[1]  (
	.Q(Uart2ClkDivider[1]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[17]),
	.EN(Uart0ClkDivider_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:329
  SLE \Uart2ClkDivider_i[0]  (
	.Q(Uart2ClkDivider[0]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[16]),
	.EN(Uart0ClkDivider_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:329
  SLE \Uart3ClkDivider_i[7]  (
	.Q(Uart3ClkDivider[7]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[31]),
	.EN(Uart0ClkDivider_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:329
  SLE \Uart3ClkDivider_i[6]  (
	.Q(Uart3ClkDivider[6]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[30]),
	.EN(Uart0ClkDivider_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:329
  SLE \Uart3ClkDivider_i[5]  (
	.Q(Uart3ClkDivider[5]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[29]),
	.EN(Uart0ClkDivider_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:329
  SLE \Uart3ClkDivider_i[4]  (
	.Q(Uart3ClkDivider[4]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[28]),
	.EN(Uart0ClkDivider_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:329
  SLE \Uart3ClkDivider_i[3]  (
	.Q(Uart3ClkDivider[3]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[27]),
	.EN(Uart0ClkDivider_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:329
  SLE \Uart3ClkDivider_i[2]  (
	.Q(Uart3ClkDivider[2]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[26]),
	.EN(Uart0ClkDivider_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:329
  SLE \Uart3ClkDivider_i[1]  (
	.Q(Uart3ClkDivider[1]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[25]),
	.EN(Uart0ClkDivider_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:329
  SLE \Uart3ClkDivider_i[0]  (
	.Q(Uart3ClkDivider[0]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[24]),
	.EN(Uart0ClkDivider_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:329
  SLE \Uart3TxFifoData_Z[4]  (
	.Q(Uart3TxFifoData[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[4]),
	.EN(Uart3TxFifoData_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:329
  SLE \Uart3TxFifoData_Z[3]  (
	.Q(Uart3TxFifoData[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[3]),
	.EN(Uart3TxFifoData_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:329
  SLE \Uart3TxFifoData_Z[2]  (
	.Q(Uart3TxFifoData[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[2]),
	.EN(Uart3TxFifoData_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:329
  SLE \Uart3TxFifoData_Z[1]  (
	.Q(Uart3TxFifoData[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[1]),
	.EN(Uart3TxFifoData_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:329
  SLE \Uart3TxFifoData_Z[0]  (
	.Q(Uart3TxFifoData[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[0]),
	.EN(Uart3TxFifoData_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:329
  SLE \UartLabTxFifoData_Z[7]  (
	.Q(UartLabTxFifoData[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[7]),
	.EN(UartLabTxFifoData_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:329
  SLE \UartLabTxFifoData_Z[6]  (
	.Q(UartLabTxFifoData[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[6]),
	.EN(UartLabTxFifoData_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:329
  SLE \UartLabTxFifoData_Z[5]  (
	.Q(UartLabTxFifoData[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[5]),
	.EN(UartLabTxFifoData_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:329
  SLE \UartLabTxFifoData_Z[4]  (
	.Q(UartLabTxFifoData[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[4]),
	.EN(UartLabTxFifoData_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:329
  SLE \UartLabTxFifoData_Z[3]  (
	.Q(UartLabTxFifoData[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[3]),
	.EN(UartLabTxFifoData_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:329
  SLE \UartLabTxFifoData_Z[2]  (
	.Q(UartLabTxFifoData[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[2]),
	.EN(UartLabTxFifoData_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:329
  SLE \UartLabTxFifoData_Z[1]  (
	.Q(UartLabTxFifoData[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[1]),
	.EN(UartLabTxFifoData_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:329
  SLE \UartLabTxFifoData_Z[0]  (
	.Q(UartLabTxFifoData[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[0]),
	.EN(UartLabTxFifoData_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:329
  SLE \Uart2ClkDivider_i[7]  (
	.Q(Uart2ClkDivider[7]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[23]),
	.EN(Uart0ClkDivider_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:329
  SLE \Uart2ClkDivider_i[6]  (
	.Q(Uart2ClkDivider[6]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[22]),
	.EN(Uart0ClkDivider_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:329
  SLE \Uart1TxFifoData_Z[3]  (
	.Q(Uart1TxFifoData[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[3]),
	.EN(Uart1TxFifoData_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:329
  SLE \Uart1TxFifoData_Z[2]  (
	.Q(Uart1TxFifoData[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[2]),
	.EN(Uart1TxFifoData_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:329
  SLE \Uart1TxFifoData_Z[1]  (
	.Q(Uart1TxFifoData[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[1]),
	.EN(Uart1TxFifoData_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:329
  SLE \Uart1TxFifoData_Z[0]  (
	.Q(Uart1TxFifoData[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[0]),
	.EN(Uart1TxFifoData_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:329
  SLE \Uart2TxFifoData_Z[7]  (
	.Q(Uart2TxFifoData[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[7]),
	.EN(Uart2TxFifoData_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:329
  SLE \Uart2TxFifoData_Z[6]  (
	.Q(Uart2TxFifoData[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[6]),
	.EN(Uart2TxFifoData_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:329
  SLE \Uart2TxFifoData_Z[5]  (
	.Q(Uart2TxFifoData[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[5]),
	.EN(Uart2TxFifoData_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:329
  SLE \Uart2TxFifoData_Z[4]  (
	.Q(Uart2TxFifoData[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[4]),
	.EN(Uart2TxFifoData_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:329
  SLE \Uart2TxFifoData_Z[3]  (
	.Q(Uart2TxFifoData[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[3]),
	.EN(Uart2TxFifoData_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:329
  SLE \Uart2TxFifoData_Z[2]  (
	.Q(Uart2TxFifoData[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[2]),
	.EN(Uart2TxFifoData_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:329
  SLE \Uart2TxFifoData_Z[1]  (
	.Q(Uart2TxFifoData[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[1]),
	.EN(Uart2TxFifoData_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:329
  SLE \Uart2TxFifoData_Z[0]  (
	.Q(Uart2TxFifoData[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[0]),
	.EN(Uart2TxFifoData_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:329
  SLE \Uart3TxFifoData_Z[7]  (
	.Q(Uart3TxFifoData[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[7]),
	.EN(Uart3TxFifoData_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:329
  SLE \Uart3TxFifoData_Z[6]  (
	.Q(Uart3TxFifoData[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[6]),
	.EN(Uart3TxFifoData_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:329
  SLE \Uart3TxFifoData_Z[5]  (
	.Q(Uart3TxFifoData[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[5]),
	.EN(Uart3TxFifoData_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:329
  SLE \MonitorAdcSpiDataIn_Z[2]  (
	.Q(MonitorAdcSpiDataIn[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[2]),
	.EN(MonitorAdcSpiDataIn_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:329
  SLE \MonitorAdcSpiDataIn_Z[1]  (
	.Q(MonitorAdcSpiDataIn[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[1]),
	.EN(MonitorAdcSpiDataIn_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:329
  SLE \MonitorAdcSpiDataIn_Z[0]  (
	.Q(MonitorAdcSpiDataIn[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[0]),
	.EN(MonitorAdcSpiDataIn_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:329
  SLE \Uart0TxFifoData_Z[7]  (
	.Q(Uart0TxFifoData[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[7]),
	.EN(Uart0TxFifoData_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:329
  SLE \Uart0TxFifoData_Z[6]  (
	.Q(Uart0TxFifoData[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[6]),
	.EN(Uart0TxFifoData_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:329
  SLE \Uart0TxFifoData_Z[5]  (
	.Q(Uart0TxFifoData[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[5]),
	.EN(Uart0TxFifoData_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:329
  SLE \Uart0TxFifoData_Z[4]  (
	.Q(Uart0TxFifoData[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[4]),
	.EN(Uart0TxFifoData_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:329
  SLE \Uart0TxFifoData_Z[3]  (
	.Q(Uart0TxFifoData[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[3]),
	.EN(Uart0TxFifoData_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:329
  SLE \Uart0TxFifoData_Z[2]  (
	.Q(Uart0TxFifoData[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[2]),
	.EN(Uart0TxFifoData_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:329
  SLE \Uart0TxFifoData_Z[1]  (
	.Q(Uart0TxFifoData[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[1]),
	.EN(Uart0TxFifoData_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:329
  SLE \Uart0TxFifoData_Z[0]  (
	.Q(Uart0TxFifoData[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[0]),
	.EN(Uart0TxFifoData_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:329
  SLE \Uart1TxFifoData_Z[7]  (
	.Q(Uart1TxFifoData[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[7]),
	.EN(Uart1TxFifoData_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:329
  SLE \Uart1TxFifoData_Z[6]  (
	.Q(Uart1TxFifoData[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[6]),
	.EN(Uart1TxFifoData_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:329
  SLE \Uart1TxFifoData_Z[5]  (
	.Q(Uart1TxFifoData[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[5]),
	.EN(Uart1TxFifoData_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:329
  SLE \Uart1TxFifoData_Z[4]  (
	.Q(Uart1TxFifoData[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[4]),
	.EN(Uart1TxFifoData_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:329
  SLE \DacDSetpoint_i[4]  (
	.Q(DacDSetpoint[4]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[4]),
	.EN(DacDSetpoint_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:329
  SLE \DacDSetpoint_i[3]  (
	.Q(DacDSetpoint[3]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[3]),
	.EN(DacDSetpoint_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:329
  SLE \DacDSetpoint_i[2]  (
	.Q(DacDSetpoint[2]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[2]),
	.EN(DacDSetpoint_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:329
  SLE \DacDSetpoint_i[1]  (
	.Q(DacDSetpoint[1]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[1]),
	.EN(DacDSetpoint_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:329
  SLE \DacDSetpoint_i[0]  (
	.Q(DacDSetpoint[0]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[0]),
	.EN(DacDSetpoint_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:329
  SLE \MonitorAdcChannelReadIndex_i[4]  (
	.Q(MonitorAdcChannelReadIndex_i_Z[4]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[4]),
	.EN(ReadMonitorAdcSample_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:329
  SLE \MonitorAdcChannelReadIndex_i[3]  (
	.Q(MonitorAdcChannelReadIndex_i_Z[3]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[3]),
	.EN(ReadMonitorAdcSample_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:329
  SLE \MonitorAdcChannelReadIndex_i[2]  (
	.Q(MonitorAdcChannelReadIndex_i_Z[2]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[2]),
	.EN(ReadMonitorAdcSample_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:329
  SLE \MonitorAdcChannelReadIndex_i[1]  (
	.Q(MonitorAdcChannelReadIndex_i_Z[1]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[1]),
	.EN(ReadMonitorAdcSample_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:329
  SLE \MonitorAdcChannelReadIndex_i[0]  (
	.Q(MonitorAdcChannelReadIndex_i_Z[0]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[0]),
	.EN(ReadMonitorAdcSample_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:329
  SLE \MonitorAdcSpiDataIn_Z[7]  (
	.Q(MonitorAdcSpiDataIn[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[7]),
	.EN(MonitorAdcSpiDataIn_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:329
  SLE \MonitorAdcSpiDataIn_Z[6]  (
	.Q(MonitorAdcSpiDataIn[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[6]),
	.EN(MonitorAdcSpiDataIn_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:329
  SLE \MonitorAdcSpiDataIn_Z[5]  (
	.Q(MonitorAdcSpiDataIn[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[5]),
	.EN(MonitorAdcSpiDataIn_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:329
  SLE \MonitorAdcSpiDataIn_Z[4]  (
	.Q(MonitorAdcSpiDataIn[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[4]),
	.EN(MonitorAdcSpiDataIn_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:329
  SLE \MonitorAdcSpiDataIn_Z[3]  (
	.Q(MonitorAdcSpiDataIn[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[3]),
	.EN(MonitorAdcSpiDataIn_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:329
  SLE \DacDSetpoint_i[19]  (
	.Q(DacDSetpoint[19]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[19]),
	.EN(DacDSetpoint_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:329
  SLE \DacDSetpoint_i[18]  (
	.Q(DacDSetpoint[18]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[18]),
	.EN(DacDSetpoint_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:329
  SLE \DacDSetpoint_i[17]  (
	.Q(DacDSetpoint[17]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[17]),
	.EN(DacDSetpoint_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:329
  SLE \DacDSetpoint_i[16]  (
	.Q(DacDSetpoint[16]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[16]),
	.EN(DacDSetpoint_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:329
  SLE \DacDSetpoint_i[15]  (
	.Q(DacDSetpoint[15]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[15]),
	.EN(DacDSetpoint_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:329
  SLE \DacDSetpoint_i[14]  (
	.Q(DacDSetpoint[14]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[14]),
	.EN(DacDSetpoint_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:329
  SLE \DacDSetpoint_i[13]  (
	.Q(DacDSetpoint[13]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[13]),
	.EN(DacDSetpoint_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:329
  SLE \DacDSetpoint_i[12]  (
	.Q(DacDSetpoint[12]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[12]),
	.EN(DacDSetpoint_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:329
  SLE \DacDSetpoint_i[11]  (
	.Q(DacDSetpoint[11]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[11]),
	.EN(DacDSetpoint_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:329
  SLE \DacDSetpoint_i[10]  (
	.Q(DacDSetpoint[10]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[10]),
	.EN(DacDSetpoint_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:329
  SLE \DacDSetpoint_i[9]  (
	.Q(DacDSetpoint[9]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[9]),
	.EN(DacDSetpoint_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:329
  SLE \DacDSetpoint_i[8]  (
	.Q(DacDSetpoint[8]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[8]),
	.EN(DacDSetpoint_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:329
  SLE \DacDSetpoint_i[7]  (
	.Q(DacDSetpoint[7]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[7]),
	.EN(DacDSetpoint_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:329
  SLE \DacDSetpoint_i[6]  (
	.Q(DacDSetpoint[6]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[6]),
	.EN(DacDSetpoint_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:329
  SLE \DacDSetpoint_i[5]  (
	.Q(DacDSetpoint[5]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[5]),
	.EN(DacDSetpoint_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:329
  SLE \DacCSetpoint_i[10]  (
	.Q(DacCSetpoint[10]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[10]),
	.EN(DacCSetpoint_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:329
  SLE \DacCSetpoint_i[9]  (
	.Q(DacCSetpoint[9]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[9]),
	.EN(DacCSetpoint_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:329
  SLE \DacCSetpoint_i[8]  (
	.Q(DacCSetpoint[8]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[8]),
	.EN(DacCSetpoint_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:329
  SLE \DacCSetpoint_i[7]  (
	.Q(DacCSetpoint[7]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[7]),
	.EN(DacCSetpoint_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:329
  SLE \DacCSetpoint_i[6]  (
	.Q(DacCSetpoint[6]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[6]),
	.EN(DacCSetpoint_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:329
  SLE \DacCSetpoint_i[5]  (
	.Q(DacCSetpoint[5]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[5]),
	.EN(DacCSetpoint_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:329
  SLE \DacCSetpoint_i[4]  (
	.Q(DacCSetpoint[4]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[4]),
	.EN(DacCSetpoint_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:329
  SLE \DacCSetpoint_i[3]  (
	.Q(DacCSetpoint[3]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[3]),
	.EN(DacCSetpoint_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:329
  SLE \DacCSetpoint_i[2]  (
	.Q(DacCSetpoint[2]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[2]),
	.EN(DacCSetpoint_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:329
  SLE \DacCSetpoint_i[1]  (
	.Q(DacCSetpoint[1]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[1]),
	.EN(DacCSetpoint_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:329
  SLE \DacCSetpoint_i[0]  (
	.Q(DacCSetpoint[0]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[0]),
	.EN(DacCSetpoint_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:329
  SLE \DacDSetpoint_i[23]  (
	.Q(DacDSetpoint[23]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[23]),
	.EN(DacDSetpoint_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:329
  SLE \DacDSetpoint_i[22]  (
	.Q(DacDSetpoint[22]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[22]),
	.EN(DacDSetpoint_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:329
  SLE \DacDSetpoint_i[21]  (
	.Q(DacDSetpoint[21]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[21]),
	.EN(DacDSetpoint_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:329
  SLE \DacDSetpoint_i[20]  (
	.Q(DacDSetpoint[20]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[20]),
	.EN(DacDSetpoint_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:329
  SLE \DataOut[1]  (
	.Q(Main_0_RamBusDataOut[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_serialnumber_Z[1]),
	.EN(un1_rst_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:329
  SLE \DataOut[0]  (
	.Q(Main_0_RamBusDataOut[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_serialnumber_Z[0]),
	.EN(un1_rst_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:329
  SLE \DacCSetpoint_i[23]  (
	.Q(DacCSetpoint[23]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[23]),
	.EN(DacCSetpoint_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:329
  SLE \DacCSetpoint_i[22]  (
	.Q(DacCSetpoint[22]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[22]),
	.EN(DacCSetpoint_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:329
  SLE \DacCSetpoint_i[21]  (
	.Q(DacCSetpoint[21]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[21]),
	.EN(DacCSetpoint_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:329
  SLE \DacCSetpoint_i[20]  (
	.Q(DacCSetpoint[20]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[20]),
	.EN(DacCSetpoint_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:329
  SLE \DacCSetpoint_i[19]  (
	.Q(DacCSetpoint[19]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[19]),
	.EN(DacCSetpoint_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:329
  SLE \DacCSetpoint_i[18]  (
	.Q(DacCSetpoint[18]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[18]),
	.EN(DacCSetpoint_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:329
  SLE \DacCSetpoint_i[17]  (
	.Q(DacCSetpoint[17]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[17]),
	.EN(DacCSetpoint_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:329
  SLE \DacCSetpoint_i[16]  (
	.Q(DacCSetpoint[16]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[16]),
	.EN(DacCSetpoint_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:329
  SLE \DacCSetpoint_i[15]  (
	.Q(DacCSetpoint[15]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[15]),
	.EN(DacCSetpoint_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:329
  SLE \DacCSetpoint_i[14]  (
	.Q(DacCSetpoint[14]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[14]),
	.EN(DacCSetpoint_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:329
  SLE \DacCSetpoint_i[13]  (
	.Q(DacCSetpoint[13]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[13]),
	.EN(DacCSetpoint_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:329
  SLE \DacCSetpoint_i[12]  (
	.Q(DacCSetpoint[12]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[12]),
	.EN(DacCSetpoint_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:329
  SLE \DacCSetpoint_i[11]  (
	.Q(DacCSetpoint[11]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[11]),
	.EN(DacCSetpoint_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:329
  SLE \DataOut[16]  (
	.Q(Main_0_RamBusDataOut[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_serialnumber_Z[16]),
	.EN(un1_rst_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:329
  SLE \DataOut[15]  (
	.Q(Main_0_RamBusDataOut[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_serialnumber_Z[15]),
	.EN(un1_rst_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:329
  SLE \DataOut[14]  (
	.Q(Main_0_RamBusDataOut[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_serialnumber_Z[14]),
	.EN(un1_rst_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:329
  SLE \DataOut[13]  (
	.Q(Main_0_RamBusDataOut[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_serialnumber_Z[13]),
	.EN(un1_rst_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:329
  SLE \DataOut[12]  (
	.Q(Main_0_RamBusDataOut[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_serialnumber_Z[12]),
	.EN(un1_rst_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:329
  SLE \DataOut[11]  (
	.Q(Main_0_RamBusDataOut[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_serialnumber_Z[11]),
	.EN(un1_rst_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:329
  SLE \DataOut[10]  (
	.Q(Main_0_RamBusDataOut[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_serialnumber_Z[10]),
	.EN(un1_rst_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:329
  SLE \DataOut[9]  (
	.Q(Main_0_RamBusDataOut[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_serialnumber_Z[9]),
	.EN(un1_rst_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:329
  SLE \DataOut[8]  (
	.Q(Main_0_RamBusDataOut[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_serialnumber_Z[8]),
	.EN(un1_rst_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:329
  SLE \DataOut[7]  (
	.Q(Main_0_RamBusDataOut[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_serialnumber_Z[7]),
	.EN(un1_rst_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:329
  SLE \DataOut[6]  (
	.Q(Main_0_RamBusDataOut[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_serialnumber_Z[6]),
	.EN(un1_rst_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:329
  SLE \DataOut[5]  (
	.Q(Main_0_RamBusDataOut[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_serialnumber_Z[5]),
	.EN(un1_rst_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:329
  SLE \DataOut[4]  (
	.Q(Main_0_RamBusDataOut[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_serialnumber_Z[4]),
	.EN(un1_rst_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:329
  SLE \DataOut[3]  (
	.Q(Main_0_RamBusDataOut[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_serialnumber_Z[3]),
	.EN(un1_rst_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:329
  SLE \DataOut[2]  (
	.Q(Main_0_RamBusDataOut[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_serialnumber_Z[2]),
	.EN(un1_rst_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:329
  SLE \DataOut[31]  (
	.Q(Main_0_RamBusDataOut[31]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_serialnumber_Z[31]),
	.EN(un1_rst_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:329
  SLE \DataOut[30]  (
	.Q(Main_0_RamBusDataOut[30]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_serialnumber_Z[30]),
	.EN(un1_rst_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:329
  SLE \DataOut[29]  (
	.Q(Main_0_RamBusDataOut[29]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_serialnumber_Z[29]),
	.EN(un1_rst_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:329
  SLE \DataOut[28]  (
	.Q(Main_0_RamBusDataOut[28]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_serialnumber_Z[28]),
	.EN(un1_rst_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:329
  SLE \DataOut[27]  (
	.Q(Main_0_RamBusDataOut[27]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_serialnumber_Z[27]),
	.EN(un1_rst_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:329
  SLE \DataOut[26]  (
	.Q(Main_0_RamBusDataOut[26]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_serialnumber_Z[26]),
	.EN(un1_rst_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:329
  SLE \DataOut[25]  (
	.Q(Main_0_RamBusDataOut[25]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_serialnumber_Z[25]),
	.EN(un1_rst_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:329
  SLE \DataOut[24]  (
	.Q(Main_0_RamBusDataOut[24]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_serialnumber_Z[24]),
	.EN(un1_rst_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:329
  SLE \DataOut[23]  (
	.Q(Main_0_RamBusDataOut[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_serialnumber_Z[23]),
	.EN(un1_rst_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:329
  SLE \DataOut[22]  (
	.Q(Main_0_RamBusDataOut[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_serialnumber_1_0_wmux_0_Y[22]),
	.EN(un1_rst_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:329
  SLE \DataOut[21]  (
	.Q(Main_0_RamBusDataOut[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_serialnumber_Z[21]),
	.EN(un1_rst_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:329
  SLE \DataOut[20]  (
	.Q(Main_0_RamBusDataOut[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_serialnumber_1_0_wmux_0_Y[20]),
	.EN(un1_rst_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:329
  SLE \DataOut[19]  (
	.Q(Main_0_RamBusDataOut[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_serialnumber_Z[19]),
	.EN(un1_rst_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:329
  SLE \DataOut[18]  (
	.Q(Main_0_RamBusDataOut[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_serialnumber_Z[18]),
	.EN(un1_rst_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:329
  SLE \DataOut[17]  (
	.Q(Main_0_RamBusDataOut[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_serialnumber_Z[17]),
	.EN(un1_rst_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:329
  ARI1 \un1_serialnumber_1_0_wmux_0[22]  (
	.FCO(un1_serialnumber_1_0_co1[22]),
	.S(un1_serialnumber_1_0_wmux_0_S[22]),
	.Y(un1_serialnumber_1_0_wmux_0_Y[22]),
	.B(un94_readreq_2_RNIHQ1Q4_Z),
	.C(N_1502),
	.D(N_1655),
	.A(un1_serialnumber_1_0_y0[22]),
	.FCI(un1_serialnumber_1_0_co0[22])
);
defparam \un1_serialnumber_1_0_wmux_0[22] .INIT=20'h0F588;
// @36:329
  ARI1 \un1_serialnumber_1_0_wmux[22]  (
	.FCO(un1_serialnumber_1_0_co0[22]),
	.S(un1_serialnumber_1_0_wmux_S[22]),
	.Y(un1_serialnumber_1_0_y0[22]),
	.B(un94_readreq_2_RNIHQ1Q4_Z),
	.C(N_1502),
	.D(N_1682),
	.A(un1_serialnumber_sn_N_60),
	.FCI(VCC)
);
defparam \un1_serialnumber_1_0_wmux[22] .INIT=20'h0FA44;
// @36:329
  ARI1 \un1_serialnumber_1_0_wmux_0[20]  (
	.FCO(un1_serialnumber_1_0_co1[20]),
	.S(un1_serialnumber_1_0_wmux_0_S[20]),
	.Y(un1_serialnumber_1_0_wmux_0_Y[20]),
	.B(un94_readreq_2_RNIHQ1Q4_Z),
	.C(N_1500),
	.D(N_1653),
	.A(un1_serialnumber_1_0_y0[20]),
	.FCI(un1_serialnumber_1_0_co0[20])
);
defparam \un1_serialnumber_1_0_wmux_0[20] .INIT=20'h0F588;
// @36:329
  ARI1 \un1_serialnumber_1_0_wmux[20]  (
	.FCO(un1_serialnumber_1_0_co0[20]),
	.S(un1_serialnumber_1_0_wmux_S[20]),
	.Y(un1_serialnumber_1_0_y0[20]),
	.B(un94_readreq_2_RNIHQ1Q4_Z),
	.C(N_1500),
	.D(N_1680),
	.A(un1_serialnumber_sn_N_60),
	.FCI(VCC)
);
defparam \un1_serialnumber_1_0_wmux[20] .INIT=20'h0FA44;
// @36:550
  ARI1 un1_serialnumber_sn_m27_0_2_1_wmux_0 (
	.FCO(un1_serialnumber_sn_m27_0_2_1_0_co1),
	.S(un1_serialnumber_sn_m27_0_2_1_wmux_0_S),
	.Y(un1_serialnumber_sn_N_28_0),
	.B(RamBusAddress_i[2]),
	.C(un1_serialnumber_sn_N_19_0),
	.D(un1_serialnumber_sn_N_26_0),
	.A(un1_serialnumber_sn_m27_0_2_1_0_y0),
	.FCI(un1_serialnumber_sn_m27_0_2_1_0_co0)
);
defparam un1_serialnumber_sn_m27_0_2_1_wmux_0.INIT=20'h0F588;
// @36:550
  ARI1 un1_serialnumber_sn_m27_0_2_1_0_wmux (
	.FCO(un1_serialnumber_sn_m27_0_2_1_0_co0),
	.S(un1_serialnumber_sn_m27_0_2_1_0_wmux_S),
	.Y(un1_serialnumber_sn_m27_0_2_1_0_y0),
	.B(RamBusAddress_i[2]),
	.C(un1_serialnumber_sn_N_16_0),
	.D(un1_serialnumber_sn_N_23_0),
	.A(RamBusAddress_i[5]),
	.FCI(VCC)
);
defparam un1_serialnumber_sn_m27_0_2_1_0_wmux.INIT=20'h0FA44;
// @36:329
  ARI1 \un1_serialnumber_18_1_0_wmux_0[20]  (
	.FCO(un1_serialnumber_18_1_0_co1[20]),
	.S(un1_serialnumber_18_1_0_wmux_0_S[20]),
	.Y(un1_serialnumber_18_1_0_wmux_0_Y[20]),
	.B(RamBusAddress_i[2]),
	.C(DacCReadback[20]),
	.D(DacAReadback[20]),
	.A(un1_serialnumber_18_1_0_y0[20]),
	.FCI(un1_serialnumber_18_1_0_co0[20])
);
defparam \un1_serialnumber_18_1_0_wmux_0[20] .INIT=20'h0F588;
// @36:329
  ARI1 \un1_serialnumber_18_1_0_wmux[20]  (
	.FCO(un1_serialnumber_18_1_0_co0[20]),
	.S(un1_serialnumber_18_1_0_wmux_S[20]),
	.Y(un1_serialnumber_18_1_0_y0[20]),
	.B(RamBusAddress_i[2]),
	.C(DacBReadback[20]),
	.D(DacDReadback[20]),
	.A(RamBusAddress_i[3]),
	.FCI(VCC)
);
defparam \un1_serialnumber_18_1_0_wmux[20] .INIT=20'h0FA44;
// @36:329
  ARI1 \un1_serialnumber_18_1_0_wmux_0[10]  (
	.FCO(un1_serialnumber_18_1_0_co1[10]),
	.S(un1_serialnumber_18_1_0_wmux_0_S[10]),
	.Y(un1_serialnumber_18_1_0_wmux_0_Y[10]),
	.B(RamBusAddress_i[2]),
	.C(DacCReadback[10]),
	.D(DacAReadback[10]),
	.A(un1_serialnumber_18_1_0_y0[10]),
	.FCI(un1_serialnumber_18_1_0_co0[10])
);
defparam \un1_serialnumber_18_1_0_wmux_0[10] .INIT=20'h0F588;
// @36:329
  ARI1 \un1_serialnumber_18_1_0_wmux[10]  (
	.FCO(un1_serialnumber_18_1_0_co0[10]),
	.S(un1_serialnumber_18_1_0_wmux_S[10]),
	.Y(un1_serialnumber_18_1_0_y0[10]),
	.B(RamBusAddress_i[2]),
	.C(DacBReadback[10]),
	.D(DacDReadback[10]),
	.A(RamBusAddress_i[3]),
	.FCI(VCC)
);
defparam \un1_serialnumber_18_1_0_wmux[10] .INIT=20'h0FA44;
// @36:329
  ARI1 \un1_serialnumber_18_1_0_wmux_0[14]  (
	.FCO(un1_serialnumber_18_1_0_co1[14]),
	.S(un1_serialnumber_18_1_0_wmux_0_S[14]),
	.Y(un1_serialnumber_18_1_0_wmux_0_Y[14]),
	.B(RamBusAddress_i[2]),
	.C(DacCReadback[14]),
	.D(DacAReadback[14]),
	.A(un1_serialnumber_18_1_0_y0[14]),
	.FCI(un1_serialnumber_18_1_0_co0[14])
);
defparam \un1_serialnumber_18_1_0_wmux_0[14] .INIT=20'h0F588;
// @36:329
  ARI1 \un1_serialnumber_18_1_0_wmux[14]  (
	.FCO(un1_serialnumber_18_1_0_co0[14]),
	.S(un1_serialnumber_18_1_0_wmux_S[14]),
	.Y(un1_serialnumber_18_1_0_y0[14]),
	.B(RamBusAddress_i[2]),
	.C(DacBReadback[14]),
	.D(DacDReadback[14]),
	.A(RamBusAddress_i[3]),
	.FCI(VCC)
);
defparam \un1_serialnumber_18_1_0_wmux[14] .INIT=20'h0FA44;
// @36:329
  ARI1 \un1_serialnumber_18_1_0_wmux_0[23]  (
	.FCO(un1_serialnumber_18_1_0_co1[23]),
	.S(un1_serialnumber_18_1_0_wmux_0_S[23]),
	.Y(un1_serialnumber_18_1_0_wmux_0_Y[23]),
	.B(RamBusAddress_i[2]),
	.C(DacCReadback[23]),
	.D(DacAReadback[23]),
	.A(un1_serialnumber_18_1_0_y0[23]),
	.FCI(un1_serialnumber_18_1_0_co0[23])
);
defparam \un1_serialnumber_18_1_0_wmux_0[23] .INIT=20'h0F588;
// @36:329
  ARI1 \un1_serialnumber_18_1_0_wmux[23]  (
	.FCO(un1_serialnumber_18_1_0_co0[23]),
	.S(un1_serialnumber_18_1_0_wmux_S[23]),
	.Y(un1_serialnumber_18_1_0_y0[23]),
	.B(RamBusAddress_i[2]),
	.C(DacBReadback[23]),
	.D(DacDReadback[23]),
	.A(RamBusAddress_i[3]),
	.FCI(VCC)
);
defparam \un1_serialnumber_18_1_0_wmux[23] .INIT=20'h0FA44;
// @36:329
  ARI1 \un1_serialnumber_18_1_0_wmux_0[21]  (
	.FCO(un1_serialnumber_18_1_0_co1[21]),
	.S(un1_serialnumber_18_1_0_wmux_0_S[21]),
	.Y(un1_serialnumber_18_1_0_wmux_0_Y[21]),
	.B(RamBusAddress_i[2]),
	.C(DacCReadback[21]),
	.D(DacAReadback[21]),
	.A(un1_serialnumber_18_1_0_y0[21]),
	.FCI(un1_serialnumber_18_1_0_co0[21])
);
defparam \un1_serialnumber_18_1_0_wmux_0[21] .INIT=20'h0F588;
// @36:329
  ARI1 \un1_serialnumber_18_1_0_wmux[21]  (
	.FCO(un1_serialnumber_18_1_0_co0[21]),
	.S(un1_serialnumber_18_1_0_wmux_S[21]),
	.Y(un1_serialnumber_18_1_0_y0[21]),
	.B(RamBusAddress_i[2]),
	.C(DacBReadback[21]),
	.D(DacDReadback[21]),
	.A(RamBusAddress_i[3]),
	.FCI(VCC)
);
defparam \un1_serialnumber_18_1_0_wmux[21] .INIT=20'h0FA44;
// @36:329
  ARI1 \un1_serialnumber_17_1_0_wmux_0[0]  (
	.FCO(un1_serialnumber_17_1_0_co1[0]),
	.S(un1_serialnumber_17_1_0_wmux_0_S[0]),
	.Y(N_1312),
	.B(RamBusAddress_i[3]),
	.C(AdcSampleToReadB[23]),
	.D(AdcSampleToReadD[23]),
	.A(un1_serialnumber_17_1_0_y0[0]),
	.FCI(un1_serialnumber_17_1_0_co0[0])
);
defparam \un1_serialnumber_17_1_0_wmux_0[0] .INIT=20'h0F588;
// @36:329
  ARI1 \un1_serialnumber_17_1_0_wmux[0]  (
	.FCO(un1_serialnumber_17_1_0_co0[0]),
	.S(un1_serialnumber_17_1_0_wmux_S[0]),
	.Y(un1_serialnumber_17_1_0_y0[0]),
	.B(RamBusAddress_i[3]),
	.C(AdcSampleToReadA[23]),
	.D(AdcSampleToReadC[23]),
	.A(RamBusAddress_i[4]),
	.FCI(VCC)
);
defparam \un1_serialnumber_17_1_0_wmux[0] .INIT=20'h0FA44;
// @36:329
  ARI1 \un1_serialnumber_18_1_0_wmux_0[4]  (
	.FCO(un1_serialnumber_18_1_0_co1[4]),
	.S(un1_serialnumber_18_1_0_wmux_0_S[4]),
	.Y(un1_serialnumber_18_1_0_wmux_0_Y[4]),
	.B(RamBusAddress_i[2]),
	.C(DacCReadback[4]),
	.D(DacAReadback[4]),
	.A(un1_serialnumber_18_1_0_y0[4]),
	.FCI(un1_serialnumber_18_1_0_co0[4])
);
defparam \un1_serialnumber_18_1_0_wmux_0[4] .INIT=20'h0F588;
// @36:329
  ARI1 \un1_serialnumber_18_1_0_wmux[4]  (
	.FCO(un1_serialnumber_18_1_0_co0[4]),
	.S(un1_serialnumber_18_1_0_wmux_S[4]),
	.Y(un1_serialnumber_18_1_0_y0[4]),
	.B(RamBusAddress_i[2]),
	.C(DacBReadback[4]),
	.D(DacDReadback[4]),
	.A(RamBusAddress_i[3]),
	.FCI(VCC)
);
defparam \un1_serialnumber_18_1_0_wmux[4] .INIT=20'h0FA44;
// @36:329
  ARI1 \un1_serialnumber_18_1_0_wmux_0[5]  (
	.FCO(un1_serialnumber_18_1_0_co1[5]),
	.S(un1_serialnumber_18_1_0_wmux_0_S[5]),
	.Y(un1_serialnumber_18_1_0_wmux_0_Y[5]),
	.B(RamBusAddress_i[2]),
	.C(DacCReadback[5]),
	.D(DacAReadback[5]),
	.A(un1_serialnumber_18_1_0_y0[5]),
	.FCI(un1_serialnumber_18_1_0_co0[5])
);
defparam \un1_serialnumber_18_1_0_wmux_0[5] .INIT=20'h0F588;
// @36:329
  ARI1 \un1_serialnumber_18_1_0_wmux[5]  (
	.FCO(un1_serialnumber_18_1_0_co0[5]),
	.S(un1_serialnumber_18_1_0_wmux_S[5]),
	.Y(un1_serialnumber_18_1_0_y0[5]),
	.B(RamBusAddress_i[2]),
	.C(DacBReadback[5]),
	.D(DacDReadback[5]),
	.A(RamBusAddress_i[3]),
	.FCI(VCC)
);
defparam \un1_serialnumber_18_1_0_wmux[5] .INIT=20'h0FA44;
// @36:329
  ARI1 \un1_serialnumber_18_1_0_wmux_0[6]  (
	.FCO(un1_serialnumber_18_1_0_co1[6]),
	.S(un1_serialnumber_18_1_0_wmux_0_S[6]),
	.Y(un1_serialnumber_18_1_0_wmux_0_Y[6]),
	.B(RamBusAddress_i[2]),
	.C(DacCReadback[6]),
	.D(DacAReadback[6]),
	.A(un1_serialnumber_18_1_0_y0[6]),
	.FCI(un1_serialnumber_18_1_0_co0[6])
);
defparam \un1_serialnumber_18_1_0_wmux_0[6] .INIT=20'h0F588;
// @36:329
  ARI1 \un1_serialnumber_18_1_0_wmux[6]  (
	.FCO(un1_serialnumber_18_1_0_co0[6]),
	.S(un1_serialnumber_18_1_0_wmux_S[6]),
	.Y(un1_serialnumber_18_1_0_y0[6]),
	.B(RamBusAddress_i[2]),
	.C(DacBReadback[6]),
	.D(DacDReadback[6]),
	.A(RamBusAddress_i[3]),
	.FCI(VCC)
);
defparam \un1_serialnumber_18_1_0_wmux[6] .INIT=20'h0FA44;
// @36:329
  ARI1 \un1_serialnumber_18_1_0_wmux_0[7]  (
	.FCO(un1_serialnumber_18_1_0_co1[7]),
	.S(un1_serialnumber_18_1_0_wmux_0_S[7]),
	.Y(un1_serialnumber_18_1_0_wmux_0_Y[7]),
	.B(RamBusAddress_i[2]),
	.C(DacCReadback[7]),
	.D(DacAReadback[7]),
	.A(un1_serialnumber_18_1_0_y0[7]),
	.FCI(un1_serialnumber_18_1_0_co0[7])
);
defparam \un1_serialnumber_18_1_0_wmux_0[7] .INIT=20'h0F588;
// @36:329
  ARI1 \un1_serialnumber_18_1_0_wmux[7]  (
	.FCO(un1_serialnumber_18_1_0_co0[7]),
	.S(un1_serialnumber_18_1_0_wmux_S[7]),
	.Y(un1_serialnumber_18_1_0_y0[7]),
	.B(RamBusAddress_i[2]),
	.C(DacBReadback[7]),
	.D(DacDReadback[7]),
	.A(RamBusAddress_i[3]),
	.FCI(VCC)
);
defparam \un1_serialnumber_18_1_0_wmux[7] .INIT=20'h0FA44;
// @36:329
  ARI1 \un1_serialnumber_18_1_0_wmux_0[1]  (
	.FCO(un1_serialnumber_18_1_0_co1[1]),
	.S(un1_serialnumber_18_1_0_wmux_0_S[1]),
	.Y(un1_serialnumber_18_1_0_wmux_0_Y[1]),
	.B(RamBusAddress_i[2]),
	.C(DacCReadback[1]),
	.D(DacAReadback[1]),
	.A(un1_serialnumber_18_1_0_y0[1]),
	.FCI(un1_serialnumber_18_1_0_co0[1])
);
defparam \un1_serialnumber_18_1_0_wmux_0[1] .INIT=20'h0F588;
// @36:329
  ARI1 \un1_serialnumber_18_1_0_wmux[1]  (
	.FCO(un1_serialnumber_18_1_0_co0[1]),
	.S(un1_serialnumber_18_1_0_wmux_S[1]),
	.Y(un1_serialnumber_18_1_0_y0[1]),
	.B(RamBusAddress_i[2]),
	.C(DacBReadback[1]),
	.D(DacDReadback[1]),
	.A(RamBusAddress_i[3]),
	.FCI(VCC)
);
defparam \un1_serialnumber_18_1_0_wmux[1] .INIT=20'h0FA44;
// @36:329
  ARI1 \un1_serialnumber_18_1_0_wmux_0[2]  (
	.FCO(un1_serialnumber_18_1_0_co1[2]),
	.S(un1_serialnumber_18_1_0_wmux_0_S[2]),
	.Y(un1_serialnumber_18_1_0_wmux_0_Y[2]),
	.B(RamBusAddress_i[2]),
	.C(DacCReadback[2]),
	.D(DacAReadback[2]),
	.A(un1_serialnumber_18_1_0_y0[2]),
	.FCI(un1_serialnumber_18_1_0_co0[2])
);
defparam \un1_serialnumber_18_1_0_wmux_0[2] .INIT=20'h0F588;
// @36:329
  ARI1 \un1_serialnumber_18_1_0_wmux[2]  (
	.FCO(un1_serialnumber_18_1_0_co0[2]),
	.S(un1_serialnumber_18_1_0_wmux_S[2]),
	.Y(un1_serialnumber_18_1_0_y0[2]),
	.B(RamBusAddress_i[2]),
	.C(DacBReadback[2]),
	.D(DacDReadback[2]),
	.A(RamBusAddress_i[3]),
	.FCI(VCC)
);
defparam \un1_serialnumber_18_1_0_wmux[2] .INIT=20'h0FA44;
// @36:329
  ARI1 \un1_serialnumber_18_1_0_wmux_0[18]  (
	.FCO(un1_serialnumber_18_1_0_co1[18]),
	.S(un1_serialnumber_18_1_0_wmux_0_S[18]),
	.Y(un1_serialnumber_18_1_0_wmux_0_Y[18]),
	.B(RamBusAddress_i[2]),
	.C(DacCReadback[18]),
	.D(DacAReadback[18]),
	.A(un1_serialnumber_18_1_0_y0[18]),
	.FCI(un1_serialnumber_18_1_0_co0[18])
);
defparam \un1_serialnumber_18_1_0_wmux_0[18] .INIT=20'h0F588;
// @36:329
  ARI1 \un1_serialnumber_18_1_0_wmux[18]  (
	.FCO(un1_serialnumber_18_1_0_co0[18]),
	.S(un1_serialnumber_18_1_0_wmux_S[18]),
	.Y(un1_serialnumber_18_1_0_y0[18]),
	.B(RamBusAddress_i[2]),
	.C(DacBReadback[18]),
	.D(DacDReadback[18]),
	.A(RamBusAddress_i[3]),
	.FCI(VCC)
);
defparam \un1_serialnumber_18_1_0_wmux[18] .INIT=20'h0FA44;
// @36:329
  ARI1 \un1_serialnumber_18_1_0_wmux_0[19]  (
	.FCO(un1_serialnumber_18_1_0_co1[19]),
	.S(un1_serialnumber_18_1_0_wmux_0_S[19]),
	.Y(un1_serialnumber_18_1_0_wmux_0_Y[19]),
	.B(RamBusAddress_i[2]),
	.C(DacCReadback[19]),
	.D(DacAReadback[19]),
	.A(un1_serialnumber_18_1_0_y0[19]),
	.FCI(un1_serialnumber_18_1_0_co0[19])
);
defparam \un1_serialnumber_18_1_0_wmux_0[19] .INIT=20'h0F588;
// @36:329
  ARI1 \un1_serialnumber_18_1_0_wmux[19]  (
	.FCO(un1_serialnumber_18_1_0_co0[19]),
	.S(un1_serialnumber_18_1_0_wmux_S[19]),
	.Y(un1_serialnumber_18_1_0_y0[19]),
	.B(RamBusAddress_i[2]),
	.C(DacBReadback[19]),
	.D(DacDReadback[19]),
	.A(RamBusAddress_i[3]),
	.FCI(VCC)
);
defparam \un1_serialnumber_18_1_0_wmux[19] .INIT=20'h0FA44;
// @36:329
  ARI1 \un1_serialnumber_18_1_0_wmux_0[0]  (
	.FCO(un1_serialnumber_18_1_0_co1[0]),
	.S(un1_serialnumber_18_1_0_wmux_0_S[0]),
	.Y(N_2209),
	.B(RamBusAddress_i[2]),
	.C(DacCReadback[0]),
	.D(DacAReadback[0]),
	.A(un1_serialnumber_18_1_0_y0[0]),
	.FCI(un1_serialnumber_18_1_0_co0[0])
);
defparam \un1_serialnumber_18_1_0_wmux_0[0] .INIT=20'h0F588;
// @36:329
  ARI1 \un1_serialnumber_18_1_0_wmux[0]  (
	.FCO(un1_serialnumber_18_1_0_co0[0]),
	.S(un1_serialnumber_18_1_0_wmux_S[0]),
	.Y(un1_serialnumber_18_1_0_y0[0]),
	.B(RamBusAddress_i[2]),
	.C(DacBReadback[0]),
	.D(DacDReadback[0]),
	.A(RamBusAddress_i[3]),
	.FCI(VCC)
);
defparam \un1_serialnumber_18_1_0_wmux[0] .INIT=20'h0FA44;
// @36:329
  ARI1 \un1_serialnumber_22_1_0_wmux_0[9]  (
	.FCO(un1_serialnumber_22_1_0_co1[9]),
	.S(un1_serialnumber_22_1_0_wmux_0_S[9]),
	.Y(N_1437),
	.B(N_2041),
	.C(AdcSampleToReadB[9]),
	.D(nHVFaultB_c),
	.A(un1_serialnumber_22_1_0_y0[9]),
	.FCI(un1_serialnumber_22_1_0_co0[9])
);
defparam \un1_serialnumber_22_1_0_wmux_0[9] .INIT=20'h0F588;
// @36:329
  ARI1 \un1_serialnumber_22_1_0_wmux[9]  (
	.FCO(un1_serialnumber_22_1_0_co0[9]),
	.S(un1_serialnumber_22_1_0_wmux_S[9]),
	.Y(un1_serialnumber_22_1_0_y0[9]),
	.B(N_2041),
	.C(PPSCount[9]),
	.D(AdcSampleToReadA[9]),
	.A(RamBusAddress_i[5]),
	.FCI(VCC)
);
defparam \un1_serialnumber_22_1_0_wmux[9] .INIT=20'h0FA44;
// @36:329
  ARI1 \un1_serialnumber_22_1_0_wmux_0[15]  (
	.FCO(un1_serialnumber_22_1_0_co1[15]),
	.S(un1_serialnumber_22_1_0_wmux_0_S[15]),
	.Y(N_1443),
	.B(N_2041),
	.C(AdcSampleToReadB[15]),
	.D(LedB_i_Z),
	.A(un1_serialnumber_22_1_0_y0[15]),
	.FCI(un1_serialnumber_22_1_0_co0[15])
);
defparam \un1_serialnumber_22_1_0_wmux_0[15] .INIT=20'h0F588;
// @36:329
  ARI1 \un1_serialnumber_22_1_0_wmux[15]  (
	.FCO(un1_serialnumber_22_1_0_co0[15]),
	.S(un1_serialnumber_22_1_0_wmux_S[15]),
	.Y(un1_serialnumber_22_1_0_y0[15]),
	.B(N_2041),
	.C(PPSCount[15]),
	.D(AdcSampleToReadA[15]),
	.A(RamBusAddress_i[5]),
	.FCI(VCC)
);
defparam \un1_serialnumber_22_1_0_wmux[15] .INIT=20'h0FA44;
// @36:329
  ARI1 \un1_serialnumber_18_1_0_wmux_0[3]  (
	.FCO(un1_serialnumber_18_1_0_co1[3]),
	.S(un1_serialnumber_18_1_0_wmux_0_S[3]),
	.Y(un1_serialnumber_18_1_0_wmux_0_Y[3]),
	.B(RamBusAddress_i[2]),
	.C(DacCReadback[3]),
	.D(DacAReadback[3]),
	.A(un1_serialnumber_18_1_0_y0[3]),
	.FCI(un1_serialnumber_18_1_0_co0[3])
);
defparam \un1_serialnumber_18_1_0_wmux_0[3] .INIT=20'h0F588;
// @36:329
  ARI1 \un1_serialnumber_18_1_0_wmux[3]  (
	.FCO(un1_serialnumber_18_1_0_co0[3]),
	.S(un1_serialnumber_18_1_0_wmux_S[3]),
	.Y(un1_serialnumber_18_1_0_y0[3]),
	.B(RamBusAddress_i[2]),
	.C(DacBReadback[3]),
	.D(DacDReadback[3]),
	.A(RamBusAddress_i[3]),
	.FCI(VCC)
);
defparam \un1_serialnumber_18_1_0_wmux[3] .INIT=20'h0FA44;
// @36:329
  ARI1 \un1_serialnumber_22_1_0_wmux_0[25]  (
	.FCO(un1_serialnumber_22_1_0_co1[25]),
	.S(un1_serialnumber_22_1_0_wmux_0_S[25]),
	.Y(N_1453),
	.B(N_2041),
	.C(AdcSampleToReadB[23]),
	.D(nHVEn1_c),
	.A(un1_serialnumber_22_1_0_y0[25]),
	.FCI(un1_serialnumber_22_1_0_co0[25])
);
defparam \un1_serialnumber_22_1_0_wmux_0[25] .INIT=20'h0F588;
// @36:329
  ARI1 \un1_serialnumber_22_1_0_wmux[25]  (
	.FCO(un1_serialnumber_22_1_0_co0[25]),
	.S(un1_serialnumber_22_1_0_wmux_S[25]),
	.Y(un1_serialnumber_22_1_0_y0[25]),
	.B(N_2041),
	.C(PPSCount[25]),
	.D(AdcSampleToReadA[23]),
	.A(RamBusAddress_i[5]),
	.FCI(VCC)
);
defparam \un1_serialnumber_22_1_0_wmux[25] .INIT=20'h0FA44;
// @36:329
  ARI1 \un1_serialnumber_18_1_0_wmux_0[8]  (
	.FCO(un1_serialnumber_18_1_0_co1[8]),
	.S(un1_serialnumber_18_1_0_wmux_0_S[8]),
	.Y(un1_serialnumber_18_1_0_wmux_0_Y[8]),
	.B(RamBusAddress_i[2]),
	.C(DacCReadback[8]),
	.D(DacAReadback[8]),
	.A(un1_serialnumber_18_1_0_y0[8]),
	.FCI(un1_serialnumber_18_1_0_co0[8])
);
defparam \un1_serialnumber_18_1_0_wmux_0[8] .INIT=20'h0F588;
// @36:329
  ARI1 \un1_serialnumber_18_1_0_wmux[8]  (
	.FCO(un1_serialnumber_18_1_0_co0[8]),
	.S(un1_serialnumber_18_1_0_wmux_S[8]),
	.Y(un1_serialnumber_18_1_0_y0[8]),
	.B(RamBusAddress_i[2]),
	.C(DacBReadback[8]),
	.D(DacDReadback[8]),
	.A(RamBusAddress_i[3]),
	.FCI(VCC)
);
defparam \un1_serialnumber_18_1_0_wmux[8] .INIT=20'h0FA44;
// @36:329
  ARI1 \un1_serialnumber_18_1_0_wmux_0[9]  (
	.FCO(un1_serialnumber_18_1_0_co1[9]),
	.S(un1_serialnumber_18_1_0_wmux_0_S[9]),
	.Y(un1_serialnumber_18_1_0_wmux_0_Y[9]),
	.B(RamBusAddress_i[2]),
	.C(DacCReadback[9]),
	.D(DacAReadback[9]),
	.A(un1_serialnumber_18_1_0_y0[9]),
	.FCI(un1_serialnumber_18_1_0_co0[9])
);
defparam \un1_serialnumber_18_1_0_wmux_0[9] .INIT=20'h0F588;
// @36:329
  ARI1 \un1_serialnumber_18_1_0_wmux[9]  (
	.FCO(un1_serialnumber_18_1_0_co0[9]),
	.S(un1_serialnumber_18_1_0_wmux_S[9]),
	.Y(un1_serialnumber_18_1_0_y0[9]),
	.B(RamBusAddress_i[2]),
	.C(DacBReadback[9]),
	.D(DacDReadback[9]),
	.A(RamBusAddress_i[3]),
	.FCI(VCC)
);
defparam \un1_serialnumber_18_1_0_wmux[9] .INIT=20'h0FA44;
// @36:329
  ARI1 \un1_serialnumber_22_1_0_wmux_0[29]  (
	.FCO(un1_serialnumber_22_1_0_co1[29]),
	.S(un1_serialnumber_22_1_0_wmux_0_S[29]),
	.Y(N_1457),
	.B(N_2041),
	.C(AdcSampleToReadB[23]),
	.D(nFaultsClr_c),
	.A(un1_serialnumber_22_1_0_y0[29]),
	.FCI(un1_serialnumber_22_1_0_co0[29])
);
defparam \un1_serialnumber_22_1_0_wmux_0[29] .INIT=20'h0F588;
// @36:329
  ARI1 \un1_serialnumber_22_1_0_wmux[29]  (
	.FCO(un1_serialnumber_22_1_0_co0[29]),
	.S(un1_serialnumber_22_1_0_wmux_S[29]),
	.Y(un1_serialnumber_22_1_0_y0[29]),
	.B(N_2041),
	.C(PPSCount[29]),
	.D(AdcSampleToReadA[23]),
	.A(RamBusAddress_i[5]),
	.FCI(VCC)
);
defparam \un1_serialnumber_22_1_0_wmux[29] .INIT=20'h0FA44;
// @36:329
  ARI1 \un1_serialnumber_18_1_0_wmux_0[11]  (
	.FCO(un1_serialnumber_18_1_0_co1[11]),
	.S(un1_serialnumber_18_1_0_wmux_0_S[11]),
	.Y(un1_serialnumber_18_1_0_wmux_0_Y[11]),
	.B(RamBusAddress_i[2]),
	.C(DacCReadback[11]),
	.D(DacAReadback[11]),
	.A(un1_serialnumber_18_1_0_y0[11]),
	.FCI(un1_serialnumber_18_1_0_co0[11])
);
defparam \un1_serialnumber_18_1_0_wmux_0[11] .INIT=20'h0F588;
// @36:329
  ARI1 \un1_serialnumber_18_1_0_wmux[11]  (
	.FCO(un1_serialnumber_18_1_0_co0[11]),
	.S(un1_serialnumber_18_1_0_wmux_S[11]),
	.Y(un1_serialnumber_18_1_0_y0[11]),
	.B(RamBusAddress_i[2]),
	.C(DacBReadback[11]),
	.D(DacDReadback[11]),
	.A(RamBusAddress_i[3]),
	.FCI(VCC)
);
defparam \un1_serialnumber_18_1_0_wmux[11] .INIT=20'h0FA44;
// @36:329
  ARI1 \un1_serialnumber_18_1_0_wmux_0[12]  (
	.FCO(un1_serialnumber_18_1_0_co1[12]),
	.S(un1_serialnumber_18_1_0_wmux_0_S[12]),
	.Y(un1_serialnumber_18_1_0_wmux_0_Y[12]),
	.B(RamBusAddress_i[2]),
	.C(DacCReadback[12]),
	.D(DacAReadback[12]),
	.A(un1_serialnumber_18_1_0_y0[12]),
	.FCI(un1_serialnumber_18_1_0_co0[12])
);
defparam \un1_serialnumber_18_1_0_wmux_0[12] .INIT=20'h0F588;
// @36:329
  ARI1 \un1_serialnumber_18_1_0_wmux[12]  (
	.FCO(un1_serialnumber_18_1_0_co0[12]),
	.S(un1_serialnumber_18_1_0_wmux_S[12]),
	.Y(un1_serialnumber_18_1_0_y0[12]),
	.B(RamBusAddress_i[2]),
	.C(DacBReadback[12]),
	.D(DacDReadback[12]),
	.A(RamBusAddress_i[3]),
	.FCI(VCC)
);
defparam \un1_serialnumber_18_1_0_wmux[12] .INIT=20'h0FA44;
// @36:329
  ARI1 \un1_serialnumber_18_1_0_wmux_0[13]  (
	.FCO(un1_serialnumber_18_1_0_co1[13]),
	.S(un1_serialnumber_18_1_0_wmux_0_S[13]),
	.Y(un1_serialnumber_18_1_0_wmux_0_Y[13]),
	.B(RamBusAddress_i[2]),
	.C(DacCReadback[13]),
	.D(DacAReadback[13]),
	.A(un1_serialnumber_18_1_0_y0[13]),
	.FCI(un1_serialnumber_18_1_0_co0[13])
);
defparam \un1_serialnumber_18_1_0_wmux_0[13] .INIT=20'h0F588;
// @36:329
  ARI1 \un1_serialnumber_18_1_0_wmux[13]  (
	.FCO(un1_serialnumber_18_1_0_co0[13]),
	.S(un1_serialnumber_18_1_0_wmux_S[13]),
	.Y(un1_serialnumber_18_1_0_y0[13]),
	.B(RamBusAddress_i[2]),
	.C(DacBReadback[13]),
	.D(DacDReadback[13]),
	.A(RamBusAddress_i[3]),
	.FCI(VCC)
);
defparam \un1_serialnumber_18_1_0_wmux[13] .INIT=20'h0FA44;
// @36:329
  ARI1 \un1_serialnumber_18_1_0_wmux_0[15]  (
	.FCO(un1_serialnumber_18_1_0_co1[15]),
	.S(un1_serialnumber_18_1_0_wmux_0_S[15]),
	.Y(un1_serialnumber_18_1_0_wmux_0_Y[15]),
	.B(RamBusAddress_i[2]),
	.C(DacCReadback[15]),
	.D(DacAReadback[15]),
	.A(un1_serialnumber_18_1_0_y0[15]),
	.FCI(un1_serialnumber_18_1_0_co0[15])
);
defparam \un1_serialnumber_18_1_0_wmux_0[15] .INIT=20'h0F588;
// @36:329
  ARI1 \un1_serialnumber_18_1_0_wmux[15]  (
	.FCO(un1_serialnumber_18_1_0_co0[15]),
	.S(un1_serialnumber_18_1_0_wmux_S[15]),
	.Y(un1_serialnumber_18_1_0_y0[15]),
	.B(RamBusAddress_i[2]),
	.C(DacBReadback[15]),
	.D(DacDReadback[15]),
	.A(RamBusAddress_i[3]),
	.FCI(VCC)
);
defparam \un1_serialnumber_18_1_0_wmux[15] .INIT=20'h0FA44;
// @36:329
  ARI1 \un1_serialnumber_18_1_0_wmux_0[16]  (
	.FCO(un1_serialnumber_18_1_0_co1[16]),
	.S(un1_serialnumber_18_1_0_wmux_0_S[16]),
	.Y(un1_serialnumber_18_1_0_wmux_0_Y[16]),
	.B(RamBusAddress_i[2]),
	.C(DacCReadback[16]),
	.D(DacAReadback[16]),
	.A(un1_serialnumber_18_1_0_y0[16]),
	.FCI(un1_serialnumber_18_1_0_co0[16])
);
defparam \un1_serialnumber_18_1_0_wmux_0[16] .INIT=20'h0F588;
// @36:329
  ARI1 \un1_serialnumber_18_1_0_wmux[16]  (
	.FCO(un1_serialnumber_18_1_0_co0[16]),
	.S(un1_serialnumber_18_1_0_wmux_S[16]),
	.Y(un1_serialnumber_18_1_0_y0[16]),
	.B(RamBusAddress_i[2]),
	.C(DacBReadback[16]),
	.D(DacDReadback[16]),
	.A(RamBusAddress_i[3]),
	.FCI(VCC)
);
defparam \un1_serialnumber_18_1_0_wmux[16] .INIT=20'h0FA44;
// @36:329
  ARI1 \un1_serialnumber_18_1_0_wmux_0[17]  (
	.FCO(un1_serialnumber_18_1_0_co1[17]),
	.S(un1_serialnumber_18_1_0_wmux_0_S[17]),
	.Y(un1_serialnumber_18_1_0_wmux_0_Y[17]),
	.B(RamBusAddress_i[2]),
	.C(DacCReadback[17]),
	.D(DacAReadback[17]),
	.A(un1_serialnumber_18_1_0_y0[17]),
	.FCI(un1_serialnumber_18_1_0_co0[17])
);
defparam \un1_serialnumber_18_1_0_wmux_0[17] .INIT=20'h0F588;
// @36:329
  ARI1 \un1_serialnumber_18_1_0_wmux[17]  (
	.FCO(un1_serialnumber_18_1_0_co0[17]),
	.S(un1_serialnumber_18_1_0_wmux_S[17]),
	.Y(un1_serialnumber_18_1_0_y0[17]),
	.B(RamBusAddress_i[2]),
	.C(DacBReadback[17]),
	.D(DacDReadback[17]),
	.A(RamBusAddress_i[3]),
	.FCI(VCC)
);
defparam \un1_serialnumber_18_1_0_wmux[17] .INIT=20'h0FA44;
// @36:329
  ARI1 \un1_serialnumber_18_1_0_wmux_0[22]  (
	.FCO(un1_serialnumber_18_1_0_co1[22]),
	.S(un1_serialnumber_18_1_0_wmux_0_S[22]),
	.Y(un1_serialnumber_18_1_0_wmux_0_Y[22]),
	.B(RamBusAddress_i[2]),
	.C(DacCReadback[22]),
	.D(DacAReadback[22]),
	.A(un1_serialnumber_18_1_0_y0[22]),
	.FCI(un1_serialnumber_18_1_0_co0[22])
);
defparam \un1_serialnumber_18_1_0_wmux_0[22] .INIT=20'h0F588;
// @36:329
  ARI1 \un1_serialnumber_18_1_0_wmux[22]  (
	.FCO(un1_serialnumber_18_1_0_co0[22]),
	.S(un1_serialnumber_18_1_0_wmux_S[22]),
	.Y(un1_serialnumber_18_1_0_y0[22]),
	.B(RamBusAddress_i[2]),
	.C(DacBReadback[22]),
	.D(DacDReadback[22]),
	.A(RamBusAddress_i[3]),
	.FCI(VCC)
);
defparam \un1_serialnumber_18_1_0_wmux[22] .INIT=20'h0FA44;
// @36:329
  ARI1 \un1_serialnumber_22_1_0_wmux_0[2]  (
	.FCO(un1_serialnumber_22_1_0_co1[2]),
	.S(un1_serialnumber_22_1_0_wmux_0_S[2]),
	.Y(N_1430),
	.B(N_2041),
	.C(AdcSampleToReadB[2]),
	.D(Fault2VA_c),
	.A(un1_serialnumber_22_1_0_y0[2]),
	.FCI(un1_serialnumber_22_1_0_co0[2])
);
defparam \un1_serialnumber_22_1_0_wmux_0[2] .INIT=20'h0F588;
// @36:329
  ARI1 \un1_serialnumber_22_1_0_wmux[2]  (
	.FCO(un1_serialnumber_22_1_0_co0[2]),
	.S(un1_serialnumber_22_1_0_wmux_S[2]),
	.Y(un1_serialnumber_22_1_0_y0[2]),
	.B(N_2041),
	.C(PPSCount[2]),
	.D(AdcSampleToReadA[2]),
	.A(RamBusAddress_i[5]),
	.FCI(VCC)
);
defparam \un1_serialnumber_22_1_0_wmux[2] .INIT=20'h0FA44;
// @36:329
  ARI1 \un1_serialnumber_22_1_0_wmux_0[3]  (
	.FCO(un1_serialnumber_22_1_0_co1[3]),
	.S(un1_serialnumber_22_1_0_wmux_0_S[3]),
	.Y(N_1431),
	.B(N_2041),
	.C(AdcSampleToReadB[3]),
	.D(Fault2VD_c),
	.A(un1_serialnumber_22_1_0_y0[3]),
	.FCI(un1_serialnumber_22_1_0_co0[3])
);
defparam \un1_serialnumber_22_1_0_wmux_0[3] .INIT=20'h0F588;
// @36:329
  ARI1 \un1_serialnumber_22_1_0_wmux[3]  (
	.FCO(un1_serialnumber_22_1_0_co0[3]),
	.S(un1_serialnumber_22_1_0_wmux_S[3]),
	.Y(un1_serialnumber_22_1_0_y0[3]),
	.B(N_2041),
	.C(PPSCount[3]),
	.D(AdcSampleToReadA[3]),
	.A(RamBusAddress_i[5]),
	.FCI(VCC)
);
defparam \un1_serialnumber_22_1_0_wmux[3] .INIT=20'h0FA44;
// @36:329
  ARI1 \un1_serialnumber_22_1_0_wmux_0[4]  (
	.FCO(un1_serialnumber_22_1_0_co1[4]),
	.S(un1_serialnumber_22_1_0_wmux_0_S[4]),
	.Y(N_1432),
	.B(N_2041),
	.C(AdcSampleToReadB[4]),
	.D(Fault3VA_c),
	.A(un1_serialnumber_22_1_0_y0[4]),
	.FCI(un1_serialnumber_22_1_0_co0[4])
);
defparam \un1_serialnumber_22_1_0_wmux_0[4] .INIT=20'h0F588;
// @36:329
  ARI1 \un1_serialnumber_22_1_0_wmux[4]  (
	.FCO(un1_serialnumber_22_1_0_co0[4]),
	.S(un1_serialnumber_22_1_0_wmux_S[4]),
	.Y(un1_serialnumber_22_1_0_y0[4]),
	.B(N_2041),
	.C(PPSCount[4]),
	.D(AdcSampleToReadA[4]),
	.A(RamBusAddress_i[5]),
	.FCI(VCC)
);
defparam \un1_serialnumber_22_1_0_wmux[4] .INIT=20'h0FA44;
// @36:329
  ARI1 \un1_serialnumber_22_1_0_wmux_0[18]  (
	.FCO(un1_serialnumber_22_1_0_co1[18]),
	.S(un1_serialnumber_22_1_0_wmux_0_S[18]),
	.Y(N_1446),
	.B(N_2041),
	.C(AdcSampleToReadB[18]),
	.D(Oe2_c),
	.A(un1_serialnumber_22_1_0_y0[18]),
	.FCI(un1_serialnumber_22_1_0_co0[18])
);
defparam \un1_serialnumber_22_1_0_wmux_0[18] .INIT=20'h0F588;
// @36:329
  ARI1 \un1_serialnumber_22_1_0_wmux[18]  (
	.FCO(un1_serialnumber_22_1_0_co0[18]),
	.S(un1_serialnumber_22_1_0_wmux_S[18]),
	.Y(un1_serialnumber_22_1_0_y0[18]),
	.B(N_2041),
	.C(PPSCount[18]),
	.D(AdcSampleToReadA[18]),
	.A(RamBusAddress_i[5]),
	.FCI(VCC)
);
defparam \un1_serialnumber_22_1_0_wmux[18] .INIT=20'h0FA44;
// @36:329
  ARI1 \un1_serialnumber_22_1_0_wmux_0[6]  (
	.FCO(un1_serialnumber_22_1_0_co1[6]),
	.S(un1_serialnumber_22_1_0_wmux_0_S[6]),
	.Y(N_1434),
	.B(N_2041),
	.C(AdcSampleToReadB[6]),
	.D(Fault5V_c),
	.A(un1_serialnumber_22_1_0_y0[6]),
	.FCI(un1_serialnumber_22_1_0_co0[6])
);
defparam \un1_serialnumber_22_1_0_wmux_0[6] .INIT=20'h0F588;
// @36:329
  ARI1 \un1_serialnumber_22_1_0_wmux[6]  (
	.FCO(un1_serialnumber_22_1_0_co0[6]),
	.S(un1_serialnumber_22_1_0_wmux_S[6]),
	.Y(un1_serialnumber_22_1_0_y0[6]),
	.B(N_2041),
	.C(PPSCount[6]),
	.D(AdcSampleToReadA[6]),
	.A(RamBusAddress_i[5]),
	.FCI(VCC)
);
defparam \un1_serialnumber_22_1_0_wmux[6] .INIT=20'h0FA44;
// @36:329
  ARI1 \un1_serialnumber_22_1_0_wmux_0[7]  (
	.FCO(un1_serialnumber_22_1_0_co1[7]),
	.S(un1_serialnumber_22_1_0_wmux_0_S[7]),
	.Y(N_1435),
	.B(N_2041),
	.C(AdcSampleToReadB[7]),
	.D(FaultHV_c),
	.A(un1_serialnumber_22_1_0_y0[7]),
	.FCI(un1_serialnumber_22_1_0_co0[7])
);
defparam \un1_serialnumber_22_1_0_wmux_0[7] .INIT=20'h0F588;
// @36:329
  ARI1 \un1_serialnumber_22_1_0_wmux[7]  (
	.FCO(un1_serialnumber_22_1_0_co0[7]),
	.S(un1_serialnumber_22_1_0_wmux_S[7]),
	.Y(un1_serialnumber_22_1_0_y0[7]),
	.B(N_2041),
	.C(PPSCount[7]),
	.D(AdcSampleToReadA[7]),
	.A(RamBusAddress_i[5]),
	.FCI(VCC)
);
defparam \un1_serialnumber_22_1_0_wmux[7] .INIT=20'h0FA44;
// @36:329
  ARI1 \un1_serialnumber_22_1_0_wmux_0[8]  (
	.FCO(un1_serialnumber_22_1_0_co1[8]),
	.S(un1_serialnumber_22_1_0_wmux_0_S[8]),
	.Y(N_1436),
	.B(N_2041),
	.C(AdcSampleToReadB[8]),
	.D(nHVFaultA_c),
	.A(un1_serialnumber_22_1_0_y0[8]),
	.FCI(un1_serialnumber_22_1_0_co0[8])
);
defparam \un1_serialnumber_22_1_0_wmux_0[8] .INIT=20'h0F588;
// @36:329
  ARI1 \un1_serialnumber_22_1_0_wmux[8]  (
	.FCO(un1_serialnumber_22_1_0_co0[8]),
	.S(un1_serialnumber_22_1_0_wmux_S[8]),
	.Y(un1_serialnumber_22_1_0_y0[8]),
	.B(N_2041),
	.C(PPSCount[8]),
	.D(AdcSampleToReadA[8]),
	.A(RamBusAddress_i[5]),
	.FCI(VCC)
);
defparam \un1_serialnumber_22_1_0_wmux[8] .INIT=20'h0FA44;
// @36:329
  ARI1 \un1_serialnumber_22_1_0_wmux_0[10]  (
	.FCO(un1_serialnumber_22_1_0_co1[10]),
	.S(un1_serialnumber_22_1_0_wmux_0_S[10]),
	.Y(N_1438),
	.B(N_2041),
	.C(AdcSampleToReadB[10]),
	.D(nHVFaultC_c),
	.A(un1_serialnumber_22_1_0_y0[10]),
	.FCI(un1_serialnumber_22_1_0_co0[10])
);
defparam \un1_serialnumber_22_1_0_wmux_0[10] .INIT=20'h0F588;
// @36:329
  ARI1 \un1_serialnumber_22_1_0_wmux[10]  (
	.FCO(un1_serialnumber_22_1_0_co0[10]),
	.S(un1_serialnumber_22_1_0_wmux_S[10]),
	.Y(un1_serialnumber_22_1_0_y0[10]),
	.B(N_2041),
	.C(PPSCount[10]),
	.D(AdcSampleToReadA[10]),
	.A(RamBusAddress_i[5]),
	.FCI(VCC)
);
defparam \un1_serialnumber_22_1_0_wmux[10] .INIT=20'h0FA44;
// @36:329
  ARI1 \un1_serialnumber_22_1_0_wmux_0[24]  (
	.FCO(un1_serialnumber_22_1_0_co1[24]),
	.S(un1_serialnumber_22_1_0_wmux_0_S[24]),
	.Y(N_1452),
	.B(N_2041),
	.C(AdcSampleToReadB[23]),
	.D(PowernEnHV_c),
	.A(un1_serialnumber_22_1_0_y0[24]),
	.FCI(un1_serialnumber_22_1_0_co0[24])
);
defparam \un1_serialnumber_22_1_0_wmux_0[24] .INIT=20'h0F588;
// @36:329
  ARI1 \un1_serialnumber_22_1_0_wmux[24]  (
	.FCO(un1_serialnumber_22_1_0_co0[24]),
	.S(un1_serialnumber_22_1_0_wmux_S[24]),
	.Y(un1_serialnumber_22_1_0_y0[24]),
	.B(N_2041),
	.C(PPSCount[24]),
	.D(AdcSampleToReadA[23]),
	.A(RamBusAddress_i[5]),
	.FCI(VCC)
);
defparam \un1_serialnumber_22_1_0_wmux[24] .INIT=20'h0FA44;
// @36:329
  ARI1 \un1_serialnumber_22_1_0_wmux_0[14]  (
	.FCO(un1_serialnumber_22_1_0_co1[14]),
	.S(un1_serialnumber_22_1_0_wmux_0_S[14]),
	.Y(N_1442),
	.B(N_2041),
	.C(AdcSampleToReadB[14]),
	.D(LedG_i_Z),
	.A(un1_serialnumber_22_1_0_y0[14]),
	.FCI(un1_serialnumber_22_1_0_co0[14])
);
defparam \un1_serialnumber_22_1_0_wmux_0[14] .INIT=20'h0F588;
// @36:329
  ARI1 \un1_serialnumber_22_1_0_wmux[14]  (
	.FCO(un1_serialnumber_22_1_0_co0[14]),
	.S(un1_serialnumber_22_1_0_wmux_S[14]),
	.Y(un1_serialnumber_22_1_0_y0[14]),
	.B(N_2041),
	.C(PPSCount[14]),
	.D(AdcSampleToReadA[14]),
	.A(RamBusAddress_i[5]),
	.FCI(VCC)
);
defparam \un1_serialnumber_22_1_0_wmux[14] .INIT=20'h0FA44;
// @36:329
  ARI1 \un1_serialnumber_22_1_0_wmux_0[28]  (
	.FCO(un1_serialnumber_22_1_0_co1[28]),
	.S(un1_serialnumber_22_1_0_wmux_0_S[28]),
	.Y(N_1456),
	.B(N_2041),
	.C(AdcSampleToReadB[23]),
	.D(GlobalFaultInhibit_c),
	.A(un1_serialnumber_22_1_0_y0[28]),
	.FCI(un1_serialnumber_22_1_0_co0[28])
);
defparam \un1_serialnumber_22_1_0_wmux_0[28] .INIT=20'h0F588;
// @36:329
  ARI1 \un1_serialnumber_22_1_0_wmux[28]  (
	.FCO(un1_serialnumber_22_1_0_co0[28]),
	.S(un1_serialnumber_22_1_0_wmux_S[28]),
	.Y(un1_serialnumber_22_1_0_y0[28]),
	.B(N_2041),
	.C(PPSCount[28]),
	.D(AdcSampleToReadA[23]),
	.A(RamBusAddress_i[5]),
	.FCI(VCC)
);
defparam \un1_serialnumber_22_1_0_wmux[28] .INIT=20'h0FA44;
// @36:329
  ARI1 \un1_serialnumber_22_1_0_wmux_0[20]  (
	.FCO(un1_serialnumber_22_1_0_co1[20]),
	.S(un1_serialnumber_22_1_0_wmux_0_S[20]),
	.Y(N_1448),
	.B(N_2041),
	.C(AdcSampleToReadB[20]),
	.D(Ux1SelJmp_i_Z),
	.A(un1_serialnumber_22_1_0_y0[20]),
	.FCI(un1_serialnumber_22_1_0_co0[20])
);
defparam \un1_serialnumber_22_1_0_wmux_0[20] .INIT=20'h0F588;
// @36:329
  ARI1 \un1_serialnumber_22_1_0_wmux[20]  (
	.FCO(un1_serialnumber_22_1_0_co0[20]),
	.S(un1_serialnumber_22_1_0_wmux_S[20]),
	.Y(un1_serialnumber_22_1_0_y0[20]),
	.B(N_2041),
	.C(PPSCount[20]),
	.D(AdcSampleToReadA[20]),
	.A(RamBusAddress_i[5]),
	.FCI(VCC)
);
defparam \un1_serialnumber_22_1_0_wmux[20] .INIT=20'h0FA44;
// @36:329
  ARI1 \un1_serialnumber_22_1_0_wmux_0[26]  (
	.FCO(un1_serialnumber_22_1_0_co1[26]),
	.S(un1_serialnumber_22_1_0_wmux_0_S[26]),
	.Y(N_1454),
	.B(N_2041),
	.C(AdcSampleToReadB[23]),
	.D(HVDis2_c),
	.A(un1_serialnumber_22_1_0_y0[26]),
	.FCI(un1_serialnumber_22_1_0_co0[26])
);
defparam \un1_serialnumber_22_1_0_wmux_0[26] .INIT=20'h0F588;
// @36:329
  ARI1 \un1_serialnumber_22_1_0_wmux[26]  (
	.FCO(un1_serialnumber_22_1_0_co0[26]),
	.S(un1_serialnumber_22_1_0_wmux_S[26]),
	.Y(un1_serialnumber_22_1_0_y0[26]),
	.B(N_2041),
	.C(PPSCount[26]),
	.D(AdcSampleToReadA[23]),
	.A(RamBusAddress_i[5]),
	.FCI(VCC)
);
defparam \un1_serialnumber_22_1_0_wmux[26] .INIT=20'h0FA44;
// @36:329
  ARI1 \un1_serialnumber_22_1_0_wmux_0[27]  (
	.FCO(un1_serialnumber_22_1_0_co1[27]),
	.S(un1_serialnumber_22_1_0_wmux_0_S[27]),
	.Y(N_1455),
	.B(N_2041),
	.C(AdcSampleToReadB[23]),
	.D(PowerEnMax_c),
	.A(un1_serialnumber_22_1_0_y0[27]),
	.FCI(un1_serialnumber_22_1_0_co0[27])
);
defparam \un1_serialnumber_22_1_0_wmux_0[27] .INIT=20'h0F588;
// @36:329
  ARI1 \un1_serialnumber_22_1_0_wmux[27]  (
	.FCO(un1_serialnumber_22_1_0_co0[27]),
	.S(un1_serialnumber_22_1_0_wmux_S[27]),
	.Y(un1_serialnumber_22_1_0_y0[27]),
	.B(N_2041),
	.C(PPSCount[27]),
	.D(AdcSampleToReadA[23]),
	.A(RamBusAddress_i[5]),
	.FCI(VCC)
);
defparam \un1_serialnumber_22_1_0_wmux[27] .INIT=20'h0FA44;
// @36:329
  ARI1 \un1_serialnumber_22_1_0_wmux_0[1]  (
	.FCO(un1_serialnumber_22_1_0_co1[1]),
	.S(un1_serialnumber_22_1_0_wmux_0_S[1]),
	.Y(N_1429),
	.B(N_2041),
	.C(AdcSampleToReadB[1]),
	.D(Fault1V_c),
	.A(un1_serialnumber_22_1_0_y0[1]),
	.FCI(un1_serialnumber_22_1_0_co0[1])
);
defparam \un1_serialnumber_22_1_0_wmux_0[1] .INIT=20'h0F588;
// @36:329
  ARI1 \un1_serialnumber_22_1_0_wmux[1]  (
	.FCO(un1_serialnumber_22_1_0_co0[1]),
	.S(un1_serialnumber_22_1_0_wmux_S[1]),
	.Y(un1_serialnumber_22_1_0_y0[1]),
	.B(N_2041),
	.C(PPSCount[1]),
	.D(AdcSampleToReadA[1]),
	.A(RamBusAddress_i[5]),
	.FCI(VCC)
);
defparam \un1_serialnumber_22_1_0_wmux[1] .INIT=20'h0FA44;
// @36:329
  ARI1 \un1_serialnumber_22_1_0_wmux_0[16]  (
	.FCO(un1_serialnumber_22_1_0_co1[16]),
	.S(un1_serialnumber_22_1_0_wmux_0_S[16]),
	.Y(N_1444),
	.B(N_2041),
	.C(AdcSampleToReadB[16]),
	.D(Oe0_c),
	.A(un1_serialnumber_22_1_0_y0[16]),
	.FCI(un1_serialnumber_22_1_0_co0[16])
);
defparam \un1_serialnumber_22_1_0_wmux_0[16] .INIT=20'h0F588;
// @36:329
  ARI1 \un1_serialnumber_22_1_0_wmux[16]  (
	.FCO(un1_serialnumber_22_1_0_co0[16]),
	.S(un1_serialnumber_22_1_0_wmux_S[16]),
	.Y(un1_serialnumber_22_1_0_y0[16]),
	.B(N_2041),
	.C(PPSCount[16]),
	.D(AdcSampleToReadA[16]),
	.A(RamBusAddress_i[5]),
	.FCI(VCC)
);
defparam \un1_serialnumber_22_1_0_wmux[16] .INIT=20'h0FA44;
// @36:329
  ARI1 \un1_serialnumber_22_1_0_wmux_0[17]  (
	.FCO(un1_serialnumber_22_1_0_co1[17]),
	.S(un1_serialnumber_22_1_0_wmux_0_S[17]),
	.Y(N_1445),
	.B(N_2041),
	.C(AdcSampleToReadB[17]),
	.D(Oe1_c),
	.A(un1_serialnumber_22_1_0_y0[17]),
	.FCI(un1_serialnumber_22_1_0_co0[17])
);
defparam \un1_serialnumber_22_1_0_wmux_0[17] .INIT=20'h0F588;
// @36:329
  ARI1 \un1_serialnumber_22_1_0_wmux[17]  (
	.FCO(un1_serialnumber_22_1_0_co0[17]),
	.S(un1_serialnumber_22_1_0_wmux_S[17]),
	.Y(un1_serialnumber_22_1_0_y0[17]),
	.B(N_2041),
	.C(PPSCount[17]),
	.D(AdcSampleToReadA[17]),
	.A(RamBusAddress_i[5]),
	.FCI(VCC)
);
defparam \un1_serialnumber_22_1_0_wmux[17] .INIT=20'h0FA44;
// @36:329
  ARI1 \un1_serialnumber_22_1_0_wmux_0[19]  (
	.FCO(un1_serialnumber_22_1_0_co1[19]),
	.S(un1_serialnumber_22_1_0_wmux_0_S[19]),
	.Y(N_1447),
	.B(N_2041),
	.C(AdcSampleToReadB[19]),
	.D(Oe3_c),
	.A(un1_serialnumber_22_1_0_y0[19]),
	.FCI(un1_serialnumber_22_1_0_co0[19])
);
defparam \un1_serialnumber_22_1_0_wmux_0[19] .INIT=20'h0F588;
// @36:329
  ARI1 \un1_serialnumber_22_1_0_wmux[19]  (
	.FCO(un1_serialnumber_22_1_0_co0[19]),
	.S(un1_serialnumber_22_1_0_wmux_S[19]),
	.Y(un1_serialnumber_22_1_0_y0[19]),
	.B(N_2041),
	.C(PPSCount[19]),
	.D(AdcSampleToReadA[19]),
	.A(RamBusAddress_i[5]),
	.FCI(VCC)
);
defparam \un1_serialnumber_22_1_0_wmux[19] .INIT=20'h0FA44;
// @36:329
  ARI1 \un1_serialnumber_22_1_0_wmux_0[0]  (
	.FCO(un1_serialnumber_22_1_0_co1[0]),
	.S(un1_serialnumber_22_1_0_wmux_0_S[0]),
	.Y(N_1428),
	.B(N_2041),
	.C(AdcSampleToReadB[0]),
	.D(FaultNegV_c),
	.A(un1_serialnumber_22_1_0_y0[0]),
	.FCI(un1_serialnumber_22_1_0_co0[0])
);
defparam \un1_serialnumber_22_1_0_wmux_0[0] .INIT=20'h0F588;
// @36:329
  ARI1 \un1_serialnumber_22_1_0_wmux[0]  (
	.FCO(un1_serialnumber_22_1_0_co0[0]),
	.S(un1_serialnumber_22_1_0_wmux_S[0]),
	.Y(un1_serialnumber_22_1_0_y0[0]),
	.B(N_2041),
	.C(PPSCount[0]),
	.D(AdcSampleToReadA[0]),
	.A(RamBusAddress_i[5]),
	.FCI(VCC)
);
defparam \un1_serialnumber_22_1_0_wmux[0] .INIT=20'h0FA44;
// @36:329
  ARI1 \un1_serialnumber_22_1_0_wmux_0[12]  (
	.FCO(un1_serialnumber_22_1_0_co1[12]),
	.S(un1_serialnumber_22_1_0_wmux_0_S[12]),
	.Y(N_1440),
	.B(N_2041),
	.C(AdcSampleToReadB[12]),
	.D(PowerCycd_c),
	.A(un1_serialnumber_22_1_0_y0[12]),
	.FCI(un1_serialnumber_22_1_0_co0[12])
);
defparam \un1_serialnumber_22_1_0_wmux_0[12] .INIT=20'h0F588;
// @36:329
  ARI1 \un1_serialnumber_22_1_0_wmux[12]  (
	.FCO(un1_serialnumber_22_1_0_co0[12]),
	.S(un1_serialnumber_22_1_0_wmux_S[12]),
	.Y(un1_serialnumber_22_1_0_y0[12]),
	.B(N_2041),
	.C(PPSCount[12]),
	.D(AdcSampleToReadA[12]),
	.A(RamBusAddress_i[5]),
	.FCI(VCC)
);
defparam \un1_serialnumber_22_1_0_wmux[12] .INIT=20'h0FA44;
// @36:329
  ARI1 \un1_serialnumber_22_1_0_wmux_0[5]  (
	.FCO(un1_serialnumber_22_1_0_co1[5]),
	.S(un1_serialnumber_22_1_0_wmux_0_S[5]),
	.Y(N_1433),
	.B(N_2041),
	.C(AdcSampleToReadB[5]),
	.D(Fault3VD_c),
	.A(un1_serialnumber_22_1_0_y0[5]),
	.FCI(un1_serialnumber_22_1_0_co0[5])
);
defparam \un1_serialnumber_22_1_0_wmux_0[5] .INIT=20'h0F588;
// @36:329
  ARI1 \un1_serialnumber_22_1_0_wmux[5]  (
	.FCO(un1_serialnumber_22_1_0_co0[5]),
	.S(un1_serialnumber_22_1_0_wmux_S[5]),
	.Y(un1_serialnumber_22_1_0_y0[5]),
	.B(N_2041),
	.C(PPSCount[5]),
	.D(AdcSampleToReadA[5]),
	.A(RamBusAddress_i[5]),
	.FCI(VCC)
);
defparam \un1_serialnumber_22_1_0_wmux[5] .INIT=20'h0FA44;
// @36:329
  ARI1 \un1_serialnumber_22_1_0_wmux_0[11]  (
	.FCO(un1_serialnumber_22_1_0_co1[11]),
	.S(un1_serialnumber_22_1_0_wmux_0_S[11]),
	.Y(N_1439),
	.B(N_2041),
	.C(AdcSampleToReadB[11]),
	.D(nHVFaultD_c),
	.A(un1_serialnumber_22_1_0_y0[11]),
	.FCI(un1_serialnumber_22_1_0_co0[11])
);
defparam \un1_serialnumber_22_1_0_wmux_0[11] .INIT=20'h0F588;
// @36:329
  ARI1 \un1_serialnumber_22_1_0_wmux[11]  (
	.FCO(un1_serialnumber_22_1_0_co0[11]),
	.S(un1_serialnumber_22_1_0_wmux_S[11]),
	.Y(un1_serialnumber_22_1_0_y0[11]),
	.B(N_2041),
	.C(PPSCount[11]),
	.D(AdcSampleToReadA[11]),
	.A(RamBusAddress_i[5]),
	.FCI(VCC)
);
defparam \un1_serialnumber_22_1_0_wmux[11] .INIT=20'h0FA44;
// @36:329
  ARI1 \un1_serialnumber_22_1_0_wmux_0[22]  (
	.FCO(un1_serialnumber_22_1_0_co1[22]),
	.S(un1_serialnumber_22_1_0_wmux_0_S[22]),
	.Y(N_1450),
	.B(N_2041),
	.C(AdcSampleToReadB[22]),
	.D(PPSDetected),
	.A(un1_serialnumber_22_1_0_y0[22]),
	.FCI(un1_serialnumber_22_1_0_co0[22])
);
defparam \un1_serialnumber_22_1_0_wmux_0[22] .INIT=20'h0F588;
// @36:329
  ARI1 \un1_serialnumber_22_1_0_wmux[22]  (
	.FCO(un1_serialnumber_22_1_0_co0[22]),
	.S(un1_serialnumber_22_1_0_wmux_S[22]),
	.Y(un1_serialnumber_22_1_0_y0[22]),
	.B(N_2041),
	.C(PPSCount[22]),
	.D(AdcSampleToReadA[22]),
	.A(RamBusAddress_i[5]),
	.FCI(VCC)
);
defparam \un1_serialnumber_22_1_0_wmux[22] .INIT=20'h0FA44;
// @36:329
  ARI1 \un1_serialnumber_22_1_0_wmux_0[13]  (
	.FCO(un1_serialnumber_22_1_0_co1[13]),
	.S(un1_serialnumber_22_1_0_wmux_0_S[13]),
	.Y(N_1441),
	.B(N_2041),
	.C(AdcSampleToReadB[13]),
	.D(LedR_i_Z),
	.A(un1_serialnumber_22_1_0_y0[13]),
	.FCI(un1_serialnumber_22_1_0_co0[13])
);
defparam \un1_serialnumber_22_1_0_wmux_0[13] .INIT=20'h0F588;
// @36:329
  ARI1 \un1_serialnumber_22_1_0_wmux[13]  (
	.FCO(un1_serialnumber_22_1_0_co0[13]),
	.S(un1_serialnumber_22_1_0_wmux_S[13]),
	.Y(un1_serialnumber_22_1_0_y0[13]),
	.B(N_2041),
	.C(PPSCount[13]),
	.D(AdcSampleToReadA[13]),
	.A(RamBusAddress_i[5]),
	.FCI(VCC)
);
defparam \un1_serialnumber_22_1_0_wmux[13] .INIT=20'h0FA44;
// @36:329
  ARI1 \un1_serialnumber_29_1_0_wmux_0[0]  (
	.FCO(un1_serialnumber_29_1_0_co1[0]),
	.S(un1_serialnumber_29_1_0_wmux_0_S[0]),
	.Y(N_1633),
	.B(un1_serialnumber_sn_N_28),
	.C(N_1312),
	.D(N_1304),
	.A(un1_serialnumber_29_1_0_y0[0]),
	.FCI(un1_serialnumber_29_1_0_co0[0])
);
defparam \un1_serialnumber_29_1_0_wmux_0[0] .INIT=20'h0F588;
// @36:329
  ARI1 \un1_serialnumber_29_1_0_wmux[0]  (
	.FCO(un1_serialnumber_29_1_0_co0[0]),
	.S(un1_serialnumber_29_1_0_wmux_S[0]),
	.Y(un1_serialnumber_29_1_0_y0[0]),
	.B(un1_serialnumber_sn_N_28),
	.C(N_1379),
	.D(N_2209),
	.A(RamBusAddress_i[5]),
	.FCI(VCC)
);
defparam \un1_serialnumber_29_1_0_wmux[0] .INIT=20'h0FA44;
// @36:329
  ARI1 \un1_serialnumber_29_1_0_wmux_0[1]  (
	.FCO(un1_serialnumber_29_1_0_co1[1]),
	.S(un1_serialnumber_29_1_0_wmux_0_S[1]),
	.Y(N_1634),
	.B(un1_serialnumber_sn_N_28),
	.C(N_1312),
	.D(N_1305),
	.A(un1_serialnumber_29_1_0_y0[1]),
	.FCI(un1_serialnumber_29_1_0_co0[1])
);
defparam \un1_serialnumber_29_1_0_wmux_0[1] .INIT=20'h0F588;
// @36:329
  ARI1 \un1_serialnumber_29_1_0_wmux[1]  (
	.FCO(un1_serialnumber_29_1_0_co0[1]),
	.S(un1_serialnumber_29_1_0_wmux_S[1]),
	.Y(un1_serialnumber_29_1_0_y0[1]),
	.B(un1_serialnumber_sn_N_28),
	.C(N_1380),
	.D(un1_serialnumber_18_1_0_wmux_0_Y[1]),
	.A(RamBusAddress_i[5]),
	.FCI(VCC)
);
defparam \un1_serialnumber_29_1_0_wmux[1] .INIT=20'h0FA44;
// @36:329
  ARI1 \un1_serialnumber_29_1_0_wmux_0[2]  (
	.FCO(un1_serialnumber_29_1_0_co1[2]),
	.S(un1_serialnumber_29_1_0_wmux_0_S[2]),
	.Y(N_1635),
	.B(un1_serialnumber_sn_N_28),
	.C(N_1312),
	.D(N_1306),
	.A(un1_serialnumber_29_1_0_y0[2]),
	.FCI(un1_serialnumber_29_1_0_co0[2])
);
defparam \un1_serialnumber_29_1_0_wmux_0[2] .INIT=20'h0F588;
// @36:329
  ARI1 \un1_serialnumber_29_1_0_wmux[2]  (
	.FCO(un1_serialnumber_29_1_0_co0[2]),
	.S(un1_serialnumber_29_1_0_wmux_S[2]),
	.Y(un1_serialnumber_29_1_0_y0[2]),
	.B(un1_serialnumber_sn_N_28),
	.C(N_1381),
	.D(un1_serialnumber_18_1_0_wmux_0_Y[2]),
	.A(RamBusAddress_i[5]),
	.FCI(VCC)
);
defparam \un1_serialnumber_29_1_0_wmux[2] .INIT=20'h0FA44;
// @36:329
  ARI1 \un1_serialnumber_29_1_0_wmux_0[3]  (
	.FCO(un1_serialnumber_29_1_0_co1[3]),
	.S(un1_serialnumber_29_1_0_wmux_0_S[3]),
	.Y(N_1636),
	.B(un1_serialnumber_sn_N_28),
	.C(N_1312),
	.D(N_1307),
	.A(un1_serialnumber_29_1_0_y0[3]),
	.FCI(un1_serialnumber_29_1_0_co0[3])
);
defparam \un1_serialnumber_29_1_0_wmux_0[3] .INIT=20'h0F588;
// @36:329
  ARI1 \un1_serialnumber_29_1_0_wmux[3]  (
	.FCO(un1_serialnumber_29_1_0_co0[3]),
	.S(un1_serialnumber_29_1_0_wmux_S[3]),
	.Y(un1_serialnumber_29_1_0_y0[3]),
	.B(un1_serialnumber_sn_N_28),
	.C(N_1382),
	.D(un1_serialnumber_18_1_0_wmux_0_Y[3]),
	.A(RamBusAddress_i[5]),
	.FCI(VCC)
);
defparam \un1_serialnumber_29_1_0_wmux[3] .INIT=20'h0FA44;
// @36:329
  ARI1 \un1_serialnumber_29_1_0_wmux_0[4]  (
	.FCO(un1_serialnumber_29_1_0_co1[4]),
	.S(un1_serialnumber_29_1_0_wmux_0_S[4]),
	.Y(N_1637),
	.B(un1_serialnumber_sn_N_28),
	.C(N_1312),
	.D(N_1308),
	.A(un1_serialnumber_29_1_0_y0[4]),
	.FCI(un1_serialnumber_29_1_0_co0[4])
);
defparam \un1_serialnumber_29_1_0_wmux_0[4] .INIT=20'h0F588;
// @36:329
  ARI1 \un1_serialnumber_29_1_0_wmux[4]  (
	.FCO(un1_serialnumber_29_1_0_co0[4]),
	.S(un1_serialnumber_29_1_0_wmux_S[4]),
	.Y(un1_serialnumber_29_1_0_y0[4]),
	.B(un1_serialnumber_sn_N_28),
	.C(N_1383),
	.D(un1_serialnumber_18_1_0_wmux_0_Y[4]),
	.A(RamBusAddress_i[5]),
	.FCI(VCC)
);
defparam \un1_serialnumber_29_1_0_wmux[4] .INIT=20'h0FA44;
// @36:329
  ARI1 \un1_serialnumber_29_1_0_wmux_0[5]  (
	.FCO(un1_serialnumber_29_1_0_co1[5]),
	.S(un1_serialnumber_29_1_0_wmux_0_S[5]),
	.Y(N_1638),
	.B(un1_serialnumber_sn_N_28),
	.C(N_1312),
	.D(N_1309),
	.A(un1_serialnumber_29_1_0_y0[5]),
	.FCI(un1_serialnumber_29_1_0_co0[5])
);
defparam \un1_serialnumber_29_1_0_wmux_0[5] .INIT=20'h0F588;
// @36:329
  ARI1 \un1_serialnumber_29_1_0_wmux[5]  (
	.FCO(un1_serialnumber_29_1_0_co0[5]),
	.S(un1_serialnumber_29_1_0_wmux_S[5]),
	.Y(un1_serialnumber_29_1_0_y0[5]),
	.B(un1_serialnumber_sn_N_28),
	.C(N_1384),
	.D(un1_serialnumber_18_1_0_wmux_0_Y[5]),
	.A(RamBusAddress_i[5]),
	.FCI(VCC)
);
defparam \un1_serialnumber_29_1_0_wmux[5] .INIT=20'h0FA44;
// @36:329
  ARI1 \un1_serialnumber_29_1_0_wmux_0[6]  (
	.FCO(un1_serialnumber_29_1_0_co1[6]),
	.S(un1_serialnumber_29_1_0_wmux_0_S[6]),
	.Y(N_1639),
	.B(un1_serialnumber_sn_N_28),
	.C(N_1312),
	.D(N_1310),
	.A(un1_serialnumber_29_1_0_y0[6]),
	.FCI(un1_serialnumber_29_1_0_co0[6])
);
defparam \un1_serialnumber_29_1_0_wmux_0[6] .INIT=20'h0F588;
// @36:329
  ARI1 \un1_serialnumber_29_1_0_wmux[6]  (
	.FCO(un1_serialnumber_29_1_0_co0[6]),
	.S(un1_serialnumber_29_1_0_wmux_S[6]),
	.Y(un1_serialnumber_29_1_0_y0[6]),
	.B(un1_serialnumber_sn_N_28),
	.C(N_1385),
	.D(un1_serialnumber_18_1_0_wmux_0_Y[6]),
	.A(RamBusAddress_i[5]),
	.FCI(VCC)
);
defparam \un1_serialnumber_29_1_0_wmux[6] .INIT=20'h0FA44;
// @36:329
  ARI1 \un1_serialnumber_29_1_0_wmux_0[7]  (
	.FCO(un1_serialnumber_29_1_0_co1[7]),
	.S(un1_serialnumber_29_1_0_wmux_0_S[7]),
	.Y(N_1640),
	.B(un1_serialnumber_sn_N_28),
	.C(N_1312),
	.D(N_1311),
	.A(un1_serialnumber_29_1_0_y0[7]),
	.FCI(un1_serialnumber_29_1_0_co0[7])
);
defparam \un1_serialnumber_29_1_0_wmux_0[7] .INIT=20'h0F588;
// @36:329
  ARI1 \un1_serialnumber_29_1_0_wmux[7]  (
	.FCO(un1_serialnumber_29_1_0_co0[7]),
	.S(un1_serialnumber_29_1_0_wmux_S[7]),
	.Y(un1_serialnumber_29_1_0_y0[7]),
	.B(un1_serialnumber_sn_N_28),
	.C(N_1386),
	.D(un1_serialnumber_18_1_0_wmux_0_Y[7]),
	.A(RamBusAddress_i[5]),
	.FCI(VCC)
);
defparam \un1_serialnumber_29_1_0_wmux[7] .INIT=20'h0FA44;
// @36:329
  CFG4 \un1_serialnumber_30_2[30]  (
	.A(N_1478),
	.B(un1_serialnumber_sn_N_34),
	.C(N_1425),
	.D(un1_serialnumber_sn_N_22),
	.Y(N_1690_2)
);
defparam \un1_serialnumber_30_2[30] .INIT=16'h88C0;
// @36:329
  CFG3 \un1_serialnumber_29_2[10]  (
	.A(N_1312),
	.B(un1_serialnumber_sn_N_28),
	.C(O_rep_0),
	.Y(N_1641_2)
);
defparam \un1_serialnumber_29_2[10] .INIT=8'h08;
// @36:777
  CFG4 Uart3TxFifoData_1_sqmuxa_0_a2 (
	.A(N_48),
	.B(N_47),
	.C(N_50),
	.D(N_46),
	.Y(Uart3TxFifoData_1_sqmuxa)
);
defparam Uart3TxFifoData_1_sqmuxa_0_a2.INIT=16'h8000;
// @36:245
  CFG4 Uart0ClkDivider_i_1_sqmuxa_2 (
	.A(un14_readreq_5_Z),
	.B(N_34),
	.C(un14_readreq_4_Z),
	.D(un50_readreq_3_Z),
	.Y(Uart0ClkDivider_i_1_sqmuxa_2_Z)
);
defparam Uart0ClkDivider_i_1_sqmuxa_2.INIT=16'h2000;
// @36:777
  CFG4 ClkDacWrite_1_sqmuxa (
	.A(LastWriteReq_Z),
	.B(shot_i),
	.C(WriteReq),
	.D(un92_readreq_Z),
	.Y(ClkDacWrite_1_sqmuxa_Z)
);
defparam ClkDacWrite_1_sqmuxa.INIT=16'h1000;
// @36:329
  CFG4 \un1_serialnumber_29_1[8]  (
	.A(N_1388),
	.B(RamBusAddress_i[5]),
	.C(un1_serialnumber_sn_N_28),
	.D(un1_serialnumber_18_1_0_wmux_0_Y[8]),
	.Y(N_1641_1)
);
defparam \un1_serialnumber_29_1[8] .INIT=16'h0E02;
// @36:329
  CFG4 \un1_serialnumber_29_1[14]  (
	.A(N_1388),
	.B(RamBusAddress_i[5]),
	.C(un1_serialnumber_sn_N_28),
	.D(un1_serialnumber_18_1_0_wmux_0_Y[14]),
	.Y(N_1647_1)
);
defparam \un1_serialnumber_29_1[14] .INIT=16'h0E02;
// @36:329
  CFG4 \un1_serialnumber_29_1[13]  (
	.A(N_1388),
	.B(RamBusAddress_i[5]),
	.C(un1_serialnumber_sn_N_28),
	.D(un1_serialnumber_18_1_0_wmux_0_Y[13]),
	.Y(N_1646_1)
);
defparam \un1_serialnumber_29_1[13] .INIT=16'h0E02;
// @36:329
  CFG4 \un1_serialnumber_29_1[10]  (
	.A(N_1388),
	.B(RamBusAddress_i[5]),
	.C(un1_serialnumber_sn_N_28),
	.D(un1_serialnumber_18_1_0_wmux_0_Y[10]),
	.Y(N_1643_1)
);
defparam \un1_serialnumber_29_1[10] .INIT=16'h0E02;
// @36:777
  CFG3 DacSelectMaxti_i_0_sqmuxa_0_a2 (
	.A(WriteReq),
	.B(LastWriteReq_Z),
	.C(shot_i),
	.Y(DacSelectMaxti_i_0_sqmuxa)
);
defparam DacSelectMaxti_i_0_sqmuxa_0_a2.INIT=8'h02;
// @36:405
  CFG4 un14_readreq_2_0 (
	.A(Address_8),
	.B(Address_9),
	.C(Address_0),
	.D(RamBusAddress_i[2]),
	.Y(un14_readreq_2_0_Z)
);
defparam un14_readreq_2_0.INIT=16'h0001;
// @36:527
  CFG4 un1_serialnumber_sn_m32_0_2_0 (
	.A(RamBusAddress_i[4]),
	.B(RamBusAddress_i[3]),
	.C(RamBusAddress_i[7]),
	.D(RamBusAddress_i[6]),
	.Y(un1_serialnumber_sn_i2_mux_2)
);
defparam un1_serialnumber_sn_m32_0_2_0.INIT=16'h4440;
// @36:329
  CFG4 \un1_serialnumber[19]  (
	.A(un1_serialnumber_26_1_Z),
	.B(un1_serialnumber_25_1_Z),
	.C(un1_serialnumber_1[19]),
	.D(un1_serialnumber_sn_N_60),
	.Y(un1_serialnumber_Z[19])
);
defparam \un1_serialnumber[19] .INIT=16'hEE0F;
// @36:329
  CFG2 \un1_serialnumber_1_0[19]  (
	.A(un1_serialnumber_sn_N_71_mux),
	.B(N_2144),
	.Y(un1_serialnumber_1[19])
);
defparam \un1_serialnumber_1_0[19] .INIT=4'h2;
// @36:329
  CFG4 \un1_serialnumber[23]  (
	.A(un1_serialnumber_10_1_Z),
	.B(un1_serialnumber_9_1_Z),
	.C(un1_serialnumber_1[23]),
	.D(un1_serialnumber_sn_N_60),
	.Y(un1_serialnumber_Z[23])
);
defparam \un1_serialnumber[23] .INIT=16'hEE0F;
// @36:329
  CFG2 \un1_serialnumber_1_0[23]  (
	.A(un1_serialnumber_sn_N_71_mux),
	.B(N_2138),
	.Y(un1_serialnumber_1[23])
);
defparam \un1_serialnumber_1_0[23] .INIT=4'h2;
// @36:329
  CFG4 \un1_serialnumber[21]  (
	.A(un1_serialnumber_18_1_Z),
	.B(un1_serialnumber_17_1_Z),
	.C(un1_serialnumber_1[21]),
	.D(un1_serialnumber_sn_N_60),
	.Y(un1_serialnumber_Z[21])
);
defparam \un1_serialnumber[21] .INIT=16'hEE0F;
// @36:329
  CFG2 \un1_serialnumber_1_0[21]  (
	.A(un1_serialnumber_sn_N_71_mux),
	.B(N_2136),
	.Y(un1_serialnumber_1[21])
);
defparam \un1_serialnumber_1_0[21] .INIT=4'h2;
// @36:550
  CFG4 un94_readreq_2_RNIPH5Q1 (
	.A(RamBusAddress_i[7]),
	.B(RamBusAddress_i[6]),
	.C(un94_readreq_2_Z),
	.D(un1_serialnumber_sn_m18_1),
	.Y(un1_serialnumber_sn_N_19_0)
);
defparam un94_readreq_2_RNIPH5Q1.INIT=16'hF522;
// @36:550
  CFG3 Uart3FifoReset_1_sqmuxa_1_RNI3QUN (
	.A(RamBusAddress_i[3]),
	.B(un14_readreq_1),
	.C(RamBusAddress_i[7]),
	.Y(un1_serialnumber_sn_m18_1)
);
defparam Uart3FifoReset_1_sqmuxa_1_RNI3QUN.INIT=8'h53;
// @36:329
  CFG4 \un1_serialnumber[17]  (
	.A(un1_serialnumber_sn_N_60),
	.B(un1_serialnumber_1[17]),
	.C(N_2142),
	.D(un1_serialnumber_sn_N_71_mux),
	.Y(un1_serialnumber_Z[17])
);
defparam \un1_serialnumber[17] .INIT=16'h7222;
// @36:329
  CFG4 \un1_serialnumber_1_0[17]  (
	.A(N_1677_2),
	.B(un1_serialnumber_34_1_Z),
	.C(un94_readreq_2_RNIHQ1Q4_Z),
	.D(N_1677_1),
	.Y(un1_serialnumber_1[17])
);
defparam \un1_serialnumber_1_0[17] .INIT=16'h3031;
// @36:329
  CFG4 \un1_serialnumber[24]  (
	.A(un1_serialnumber_sn_N_60),
	.B(un1_serialnumber_1_Z[24]),
	.C(N_2139),
	.D(un1_serialnumber_sn_N_71_mux),
	.Y(un1_serialnumber_Z[24])
);
defparam \un1_serialnumber[24] .INIT=16'hD888;
// @36:329
  CFG4 \un1_serialnumber_1[24]  (
	.A(un1_serialnumber_sn_N_34),
	.B(N_1590),
	.C(N_1684_1),
	.D(un94_readreq_2_RNIHQ1Q4_Z),
	.Y(un1_serialnumber_1_Z[24])
);
defparam \un1_serialnumber_1[24] .INIT=16'h00F8;
// @36:329
  CFG4 \un1_serialnumber[18]  (
	.A(un1_serialnumber_sn_N_60),
	.B(un1_serialnumber_1[18]),
	.C(N_2143),
	.D(un1_serialnumber_sn_N_71_mux),
	.Y(un1_serialnumber_Z[18])
);
defparam \un1_serialnumber[18] .INIT=16'h7277;
// @36:329
  CFG4 \un1_serialnumber_1_0[18]  (
	.A(un1_serialnumber_sn_N_28),
	.B(N_1556),
	.C(un1_serialnumber_29_1_0_Z),
	.D(un94_readreq_2_RNIHQ1Q4_Z),
	.Y(un1_serialnumber_1[18])
);
defparam \un1_serialnumber_1_0[18] .INIT=16'h0B0F;
// @36:522
  CFG4 un1_serialnumber_sn_m39_0 (
	.A(RamBusAddress_i[2]),
	.B(un1_serialnumber_sn_m39_0_1_Z),
	.C(RamBusAddress_i[6]),
	.D(RamBusAddress_i[3]),
	.Y(un1_serialnumber_sn_N_40_0)
);
defparam un1_serialnumber_sn_m39_0.INIT=16'h1B99;
// @36:522
  CFG4 un1_serialnumber_sn_m39_0_1 (
	.A(O_rep),
	.B(RamBusAddress_i[7]),
	.C(RamBusAddress_i[4]),
	.D(RamBusAddress_i[2]),
	.Y(un1_serialnumber_sn_m39_0_1_Z)
);
defparam un1_serialnumber_sn_m39_0_1.INIT=16'h0F63;
// @36:329
  CFG4 \un1_serialnumber_30_1[31]  (
	.A(un1_serialnumber_sn_N_34),
	.B(N_1451_2),
	.C(un1_serialnumber_sn_N_25),
	.D(N_1459_1),
	.Y(N_1691_1)
);
defparam \un1_serialnumber_30_1[31] .INIT=16'h0504;
// @36:329
  CFG4 \un1_serialnumber_30_1[30]  (
	.A(un1_serialnumber_sn_N_34),
	.B(N_1451_2),
	.C(un1_serialnumber_sn_N_25),
	.D(N_1458_1),
	.Y(N_1690_1)
);
defparam \un1_serialnumber_30_1[30] .INIT=16'h0504;
// @36:329
  CFG4 \un1_serialnumber_16[4]  (
	.A(un32_readreq_2_Z),
	.B(N_1308_1),
	.C(MonitorAdcChannelReadIndex_i_Z[4]),
	.D(O_rep),
	.Y(N_1308)
);
defparam \un1_serialnumber_16[4] .INIT=16'hCCEC;
// @36:245
  CFG2 DacBSetpoint_i_1_sqmuxa_0 (
	.A(WriteReq),
	.B(RamBusAddress_i[4]),
	.Y(DacBSetpoint_i_1_sqmuxa_0_Z)
);
defparam DacBSetpoint_i_1_sqmuxa_0.INIT=4'h8;
// @36:405
  CFG2 un14_readreq_0 (
	.A(RamBusAddress_i[6]),
	.B(O_rep_0),
	.Y(un14_readreq_0_Z)
);
defparam un14_readreq_0.INIT=4'h4;
// @36:245
  CFG2 Uart1FifoReset_1_sqmuxa_0_0 (
	.A(RamBusAddress_i[7]),
	.B(LastWriteReq_Z),
	.Y(Uart1FifoReset_1_sqmuxa_0)
);
defparam Uart1FifoReset_1_sqmuxa_0_0.INIT=4'h2;
// @36:245
  CFG2 Uart3FifoReset_1_sqmuxa_1 (
	.A(RamBusAddress_i[4]),
	.B(O_rep),
	.Y(un14_readreq_1)
);
defparam Uart3FifoReset_1_sqmuxa_1.INIT=4'h8;
// @36:329
  CFG2 Uart0FifoResetce (
	.A(Uart0FifoReset_1_sqmuxa),
	.B(shot_i),
	.Y(Uart0FifoResetce_Z)
);
defparam Uart0FifoResetce.INIT=4'h2;
// @36:329
  CFG2 MonitorAdcSpiXferStartce (
	.A(MonitorAdcSpiXferStart_1_sqmuxa_Z),
	.B(shot_i),
	.Y(MonitorAdcSpiXferStartce_Z)
);
defparam MonitorAdcSpiXferStartce.INIT=4'h2;
// @36:329
  CFG2 MonitorAdcResetce (
	.A(MonitorAdcReset_1_sqmuxa_Z),
	.B(shot_i),
	.Y(MonitorAdcResetce_Z)
);
defparam MonitorAdcResetce.INIT=4'h2;
// @36:329
  CFG2 WriteAckce (
	.A(WriteReq),
	.B(shot_i),
	.Y(N_48)
);
defparam WriteAckce.INIT=4'h2;
// @36:329
  CFG2 nPowerCycClrce (
	.A(PPSCountReset_2_sqmuxa_Z),
	.B(shot_i),
	.Y(nPowerCycClrce_Z)
);
defparam nPowerCycClrce.INIT=4'h2;
// @36:329
  CFG2 WriteUartLabce (
	.A(WriteUartLab_1_sqmuxa_Z),
	.B(shot_i),
	.Y(WriteUartLabce_Z)
);
defparam WriteUartLabce.INIT=4'h2;
// @36:329
  CFG2 WriteUart3ce (
	.A(WriteUart3_1_sqmuxa),
	.B(shot_i),
	.Y(WriteUart3ce_Z)
);
defparam WriteUart3ce.INIT=4'h2;
// @36:329
  CFG2 WriteUart2ce (
	.A(WriteUart2_1_sqmuxa_Z),
	.B(shot_i),
	.Y(WriteUart2ce_Z)
);
defparam WriteUart2ce.INIT=4'h2;
// @36:329
  CFG2 WriteUart1ce (
	.A(WriteUart1_1_sqmuxa_Z),
	.B(shot_i),
	.Y(WriteUart1ce_Z)
);
defparam WriteUart1ce.INIT=4'h2;
// @36:329
  CFG2 WriteUart0ce (
	.A(WriteUart0_1_sqmuxa_Z),
	.B(shot_i),
	.Y(WriteUart0ce_Z)
);
defparam WriteUart0ce.INIT=4'h2;
// @36:329
  CFG2 WriteClkDacce (
	.A(PPSCountReset_1_sqmuxa_Z),
	.B(shot_i),
	.Y(WriteClkDacce_Z)
);
defparam WriteClkDacce.INIT=4'h2;
// @36:329
  CFG2 UartLabFifoResetce (
	.A(UartLabFifoReset_1_sqmuxa_Z),
	.B(shot_i),
	.Y(UartLabFifoResetce_Z)
);
defparam UartLabFifoResetce.INIT=4'h2;
// @36:329
  CFG2 Uart3FifoResetce (
	.A(Uart3FifoReset_1_sqmuxa_Z),
	.B(shot_i),
	.Y(Uart3FifoResetce_Z)
);
defparam Uart3FifoResetce.INIT=4'h2;
// @36:329
  CFG2 Uart2FifoResetce (
	.A(Uart2FifoReset_1_sqmuxa_Z),
	.B(shot_i),
	.Y(Uart2FifoResetce_Z)
);
defparam Uart2FifoResetce.INIT=4'h2;
// @36:329
  CFG2 Uart1FifoResetce (
	.A(Uart1FifoReset_1_sqmuxa_Z),
	.B(shot_i),
	.Y(Uart1FifoResetce_Z)
);
defparam Uart1FifoResetce.INIT=4'h2;
  CFG2 LastWriteReq_1_sqmuxa_0_a2_RNI90UG (
	.A(LastWriteReq_1_sqmuxa),
	.B(shot_i),
	.Y(LastWriteReq_1_sqmuxa_0_a2_RNI90UG_Z)
);
defparam LastWriteReq_1_sqmuxa_0_a2_RNI90UG.INIT=4'h1;
// @36:417
  CFG2 un16_readreq_1 (
	.A(RamBusAddress_i[2]),
	.B(O_rep),
	.Y(un16_readreq_1_Z)
);
defparam un16_readreq_1.INIT=4'h8;
// @36:431
  CFG2 un24_readreq_2 (
	.A(RamBusAddress_i[4]),
	.B(O_rep),
	.Y(un24_readreq_2_Z)
);
defparam un24_readreq_2.INIT=4'h1;
// @36:405
  CFG2 un14_readreq_4 (
	.A(Address_9),
	.B(Address_8),
	.Y(un14_readreq_4_Z)
);
defparam un14_readreq_4.INIT=4'h1;
// @36:493
  CFG2 un50_readreq_3 (
	.A(RamBusAddress_i[4]),
	.B(Address_0),
	.Y(un50_readreq_3_Z)
);
defparam un50_readreq_3.INIT=4'h1;
// @36:777
  CFG2 MonitorAdcSpiFrameEnable_i_1_sqmuxa_2_i_o2 (
	.A(RamBusAddress_i[6]),
	.B(O_rep_0),
	.Y(N_34)
);
defparam MonitorAdcSpiFrameEnable_i_1_sqmuxa_2_i_o2.INIT=4'h7;
// @36:457
  CFG2 un40_readreq_1_i_o2 (
	.A(RamBusAddress_i[2]),
	.B(RamBusAddress_i[4]),
	.Y(N_30)
);
defparam un40_readreq_1_i_o2.INIT=4'h7;
// @36:417
  CFG2 un16_readreq_2_i (
	.A(RamBusAddress_i[4]),
	.B(O_rep_0),
	.Y(N_12)
);
defparam un16_readreq_2_i.INIT=4'h7;
// @36:599
  CFG2 un72_readreq_3_1_a2 (
	.A(RamBusAddress_i[6]),
	.B(O_rep_0),
	.Y(un72_readreq_3)
);
defparam un72_readreq_3_1_a2.INIT=4'h1;
// @36:981
  CFG2 LastWriteReq_1_sqmuxa_0_a2 (
	.A(WriteReq),
	.B(LastWriteReq_Z),
	.Y(LastWriteReq_1_sqmuxa)
);
defparam LastWriteReq_1_sqmuxa_0_a2.INIT=4'hE;
// @36:457
  CFG2 un40_readreq_2_0_a2 (
	.A(RamBusAddress_i[6]),
	.B(O_rep),
	.Y(un40_readreq_2)
);
defparam un40_readreq_2_0_a2.INIT=4'h2;
// @36:751
  CFG2 LastReadReq_1_sqmuxa (
	.A(ReadReq),
	.B(LastReadReq_Z),
	.Y(LastReadReq_1_sqmuxa_Z)
);
defparam LastReadReq_1_sqmuxa.INIT=4'h1;
// @36:417
  CFG2 un16_readreq_3 (
	.A(RamBusAddress_i[6]),
	.B(Address_0),
	.Y(un16_readreq_3_Z)
);
defparam un16_readreq_3.INIT=4'h1;
// @36:405
  CFG2 un14_readreq_5 (
	.A(RamBusAddress_i[7]),
	.B(Address_1),
	.Y(un14_readreq_5_Z)
);
defparam un14_readreq_5.INIT=4'h1;
// @36:571
  CFG2 un66_readreq_2 (
	.A(RamBusAddress_i[4]),
	.B(O_rep_0),
	.Y(un66_readreq_2_Z)
);
defparam un66_readreq_2.INIT=4'h1;
// @36:978
  CFG2 PPSCountReset_6_iv_i_RNO (
	.A(un1_LastWriteReq_1_i),
	.B(PPSCountReset_1z),
	.Y(PPSCountReset_data_i_m)
);
defparam PPSCountReset_6_iv_i_RNO.INIT=4'h2;
// @36:444
  CFG2 un32_readreq_2 (
	.A(RamBusAddress_i[4]),
	.B(RamBusAddress_i[6]),
	.Y(un32_readreq_2_Z)
);
defparam un32_readreq_2.INIT=4'h4;
// @36:694
  CFG2 un94_readreq_2 (
	.A(RamBusAddress_i[4]),
	.B(RamBusAddress_i[6]),
	.Y(un94_readreq_2_Z)
);
defparam un94_readreq_2.INIT=4'h1;
// @36:245
  CFG2 DacASetpoint_i_0_sqmuxa_4 (
	.A(Address_0),
	.B(Address_8),
	.Y(un66_readreq_4)
);
defparam DacASetpoint_i_0_sqmuxa_4.INIT=4'h1;
// @36:694
  CFG2 un94_readreq_1 (
	.A(O_rep_0),
	.B(O_rep),
	.Y(un94_readreq_1_Z)
);
defparam un94_readreq_1.INIT=4'h2;
// @36:555
  CFG2 un1_serialnumber_sn_m47 (
	.A(O_rep_0),
	.B(O_rep),
	.Y(un1_serialnumber_sn_N_10)
);
defparam un1_serialnumber_sn_m47.INIT=4'h1;
// @36:527
  CFG2 un1_serialnumber_sn_m49_0 (
	.A(RamBusAddress_i[4]),
	.B(RamBusAddress_i[7]),
	.Y(un1_serialnumber_sn_N_8)
);
defparam un1_serialnumber_sn_m49_0.INIT=4'h1;
// @36:329
  CFG2 \un1_serialnumber_25[10]  (
	.A(N_1312),
	.B(O_rep_0),
	.Y(N_1531)
);
defparam \un1_serialnumber_25[10] .INIT=4'h2;
// @36:550
  CFG2 un1_serialnumber_sn_m48_0 (
	.A(RamBusAddress_i[2]),
	.B(O_rep_0),
	.Y(N_2041)
);
defparam un1_serialnumber_sn_m48_0.INIT=4'h6;
// @36:329
  CFG3 \un1_serialnumber_0[0]  (
	.A(RamBusAddress_i[3]),
	.B(MonitorAdcChannelReadIndex_i_Z[0]),
	.C(MonitorAdcSpiFrameEnable),
	.Y(N_972)
);
defparam \un1_serialnumber_0[0] .INIT=8'hE4;
// @36:329
  CFG3 \un1_serialnumber_0[1]  (
	.A(RamBusAddress_i[3]),
	.B(MonitorAdcChannelReadIndex_i_Z[1]),
	.C(MonitorAdcSpiXferDone),
	.Y(N_2042)
);
defparam \un1_serialnumber_0[1] .INIT=8'hE4;
// @36:329
  CFG3 \un1_serialnumber_0[2]  (
	.A(nDrdyMonitorAdc0_i),
	.B(MonitorAdcChannelReadIndex_i_Z[2]),
	.C(RamBusAddress_i[3]),
	.Y(N_2043)
);
defparam \un1_serialnumber_0[2] .INIT=8'hAC;
// @36:329
  CFG3 \un1_serialnumber_0[3]  (
	.A(nDrdyMonitorAdc1_i),
	.B(MonitorAdcChannelReadIndex_i_Z[3]),
	.C(RamBusAddress_i[3]),
	.Y(N_2044)
);
defparam \un1_serialnumber_0[3] .INIT=8'hAC;
// @36:329
  CFG3 \un1_serialnumber_3[0]  (
	.A(Uart0RxFifoData[0]),
	.B(RamBusAddress_i[4]),
	.C(UartLabRxFifoData[0]),
	.Y(N_2053)
);
defparam \un1_serialnumber_3[0] .INIT=8'hB8;
// @36:329
  CFG3 \un1_serialnumber_3[1]  (
	.A(Uart0RxFifoData[1]),
	.B(RamBusAddress_i[4]),
	.C(UartLabRxFifoData[1]),
	.Y(N_2054)
);
defparam \un1_serialnumber_3[1] .INIT=8'hB8;
// @36:329
  CFG3 \un1_serialnumber_3[2]  (
	.A(Uart0RxFifoData[2]),
	.B(RamBusAddress_i[4]),
	.C(UartLabRxFifoData[2]),
	.Y(N_2055)
);
defparam \un1_serialnumber_3[2] .INIT=8'hB8;
// @36:329
  CFG3 \un1_serialnumber_3[3]  (
	.A(Uart0RxFifoData[3]),
	.B(RamBusAddress_i[4]),
	.C(UartLabRxFifoData[3]),
	.Y(N_2056)
);
defparam \un1_serialnumber_3[3] .INIT=8'hB8;
// @36:329
  CFG3 \un1_serialnumber_6[9]  (
	.A(RamBusAddress_i[5]),
	.B(ClkDacReadback[9]),
	.C(Main_0_RamBusDataOut[9]),
	.Y(N_1047)
);
defparam \un1_serialnumber_6[9] .INIT=8'hE4;
// @36:329
  CFG3 \un1_serialnumber_6[11]  (
	.A(RamBusAddress_i[5]),
	.B(ClkDacReadback[11]),
	.C(Main_0_RamBusDataOut[11]),
	.Y(N_1049)
);
defparam \un1_serialnumber_6[11] .INIT=8'hE4;
// @36:329
  CFG3 \un1_serialnumber_6[12]  (
	.A(RamBusAddress_i[5]),
	.B(ClkDacReadback[12]),
	.C(Main_0_RamBusDataOut[12]),
	.Y(N_1050)
);
defparam \un1_serialnumber_6[12] .INIT=8'hE4;
// @36:329
  CFG3 \un1_serialnumber_6[14]  (
	.A(RamBusAddress_i[5]),
	.B(ClkDacReadback[14]),
	.C(Main_0_RamBusDataOut[14]),
	.Y(N_1052)
);
defparam \un1_serialnumber_6[14] .INIT=8'hE4;
// @36:329
  CFG3 \un1_serialnumber_10[0]  (
	.A(UartLabRxFifoEmpty),
	.B(Uart0RxFifoEmpty),
	.C(RamBusAddress_i[4]),
	.Y(N_2131)
);
defparam \un1_serialnumber_10[0] .INIT=8'hCA;
// @36:329
  CFG3 \un1_serialnumber_10[1]  (
	.A(UartLabRxFifoFull),
	.B(Uart0RxFifoFull),
	.C(RamBusAddress_i[4]),
	.Y(N_2132)
);
defparam \un1_serialnumber_10[1] .INIT=8'hCA;
// @36:329
  CFG3 \un1_serialnumber_10[2]  (
	.A(UartLabTxFifoEmpty),
	.B(Uart0TxFifoEmpty),
	.C(RamBusAddress_i[4]),
	.Y(N_2133)
);
defparam \un1_serialnumber_10[2] .INIT=8'hCA;
// @36:329
  CFG3 \un1_serialnumber_10[3]  (
	.A(UartLabTxFifoFull),
	.B(Uart0TxFifoFull),
	.C(RamBusAddress_i[4]),
	.Y(N_2134)
);
defparam \un1_serialnumber_10[3] .INIT=8'hCA;
// @36:329
  CFG3 \un1_serialnumber_10[11]  (
	.A(UartLabRxFifoCount[3]),
	.B(Uart0RxFifoCount[3]),
	.C(RamBusAddress_i[4]),
	.Y(N_2136)
);
defparam \un1_serialnumber_10[11] .INIT=8'hCA;
// @36:329
  CFG3 \un1_serialnumber_10[13]  (
	.A(UartLabRxFifoCount[5]),
	.B(Uart0RxFifoCount[5]),
	.C(RamBusAddress_i[4]),
	.Y(N_2138)
);
defparam \un1_serialnumber_10[13] .INIT=8'hCA;
// @36:329
  CFG3 \un1_serialnumber_10[14]  (
	.A(UartLabRxFifoCount[6]),
	.B(Uart0RxFifoCount[6]),
	.C(RamBusAddress_i[4]),
	.Y(N_2139)
);
defparam \un1_serialnumber_10[14] .INIT=8'hCA;
// @36:329
  CFG3 \un1_serialnumber_10[15]  (
	.A(UartLabRxFifoCount[7]),
	.B(Uart0RxFifoCount[7]),
	.C(RamBusAddress_i[4]),
	.Y(N_2140)
);
defparam \un1_serialnumber_10[15] .INIT=8'hCA;
// @36:329
  CFG3 \un1_serialnumber_10[16]  (
	.A(UartLabRxFifoCount[8]),
	.B(Uart0RxFifoCount[8]),
	.C(RamBusAddress_i[4]),
	.Y(N_2141)
);
defparam \un1_serialnumber_10[16] .INIT=8'hCA;
// @36:329
  CFG3 \un1_serialnumber_10[17]  (
	.A(UartLabRxFifoCount[9]),
	.B(Uart0RxFifoCount[9]),
	.C(RamBusAddress_i[4]),
	.Y(N_2142)
);
defparam \un1_serialnumber_10[17] .INIT=8'hCA;
// @36:329
  CFG3 \un1_serialnumber_10[18]  (
	.A(UartLabRxFifoCount[0]),
	.B(Uart0RxFifoCount[0]),
	.C(RamBusAddress_i[4]),
	.Y(N_2143)
);
defparam \un1_serialnumber_10[18] .INIT=8'hCA;
// @36:329
  CFG3 \un1_serialnumber_10[19]  (
	.A(UartLabRxFifoCount[1]),
	.B(Uart0RxFifoCount[1]),
	.C(RamBusAddress_i[4]),
	.Y(N_2144)
);
defparam \un1_serialnumber_10[19] .INIT=8'hCA;
// @36:329
  CFG3 \un1_serialnumber_12[0]  (
	.A(AdcSampleToReadD[0]),
	.B(PPSCounter[0]),
	.C(RamBusAddress_i[6]),
	.Y(N_2145)
);
defparam \un1_serialnumber_12[0] .INIT=8'hAC;
// @36:329
  CFG3 \un1_serialnumber_12[1]  (
	.A(AdcSampleToReadD[1]),
	.B(PPSCounter[1]),
	.C(RamBusAddress_i[6]),
	.Y(N_2146)
);
defparam \un1_serialnumber_12[1] .INIT=8'hAC;
// @36:329
  CFG3 \un1_serialnumber_12[2]  (
	.A(AdcSampleToReadD[2]),
	.B(PPSCounter[2]),
	.C(RamBusAddress_i[6]),
	.Y(N_2147)
);
defparam \un1_serialnumber_12[2] .INIT=8'hAC;
// @36:329
  CFG3 \un1_serialnumber_12[3]  (
	.A(AdcSampleToReadD[3]),
	.B(PPSCounter[3]),
	.C(RamBusAddress_i[6]),
	.Y(N_2148)
);
defparam \un1_serialnumber_12[3] .INIT=8'hAC;
// @36:329
  CFG3 \un1_serialnumber_12[4]  (
	.A(AdcSampleToReadD[4]),
	.B(PPSCounter[4]),
	.C(RamBusAddress_i[6]),
	.Y(N_2149)
);
defparam \un1_serialnumber_12[4] .INIT=8'hAC;
// @36:329
  CFG3 \un1_serialnumber_12[5]  (
	.A(AdcSampleToReadD[5]),
	.B(PPSCounter[5]),
	.C(RamBusAddress_i[6]),
	.Y(N_2150)
);
defparam \un1_serialnumber_12[5] .INIT=8'hAC;
// @36:329
  CFG3 \un1_serialnumber_12[6]  (
	.A(AdcSampleToReadD[6]),
	.B(PPSCounter[6]),
	.C(RamBusAddress_i[6]),
	.Y(N_2151)
);
defparam \un1_serialnumber_12[6] .INIT=8'hAC;
// @36:329
  CFG3 \un1_serialnumber_12[9]  (
	.A(AdcSampleToReadD[9]),
	.B(PPSCounter[9]),
	.C(RamBusAddress_i[6]),
	.Y(N_2154)
);
defparam \un1_serialnumber_12[9] .INIT=8'hAC;
// @36:329
  CFG3 \un1_serialnumber_12[10]  (
	.A(AdcSampleToReadD[10]),
	.B(PPSCounter[10]),
	.C(RamBusAddress_i[6]),
	.Y(N_2155)
);
defparam \un1_serialnumber_12[10] .INIT=8'hAC;
// @36:329
  CFG3 \un1_serialnumber_12[11]  (
	.A(AdcSampleToReadD[11]),
	.B(PPSCounter[11]),
	.C(RamBusAddress_i[6]),
	.Y(N_2156)
);
defparam \un1_serialnumber_12[11] .INIT=8'hAC;
// @36:329
  CFG3 \un1_serialnumber_12[12]  (
	.A(AdcSampleToReadD[12]),
	.B(PPSCounter[12]),
	.C(RamBusAddress_i[6]),
	.Y(N_2157)
);
defparam \un1_serialnumber_12[12] .INIT=8'hAC;
// @36:329
  CFG3 \un1_serialnumber_12[13]  (
	.A(AdcSampleToReadD[13]),
	.B(PPSCounter[13]),
	.C(RamBusAddress_i[6]),
	.Y(N_2158)
);
defparam \un1_serialnumber_12[13] .INIT=8'hAC;
// @36:329
  CFG3 \un1_serialnumber_12[14]  (
	.A(AdcSampleToReadD[14]),
	.B(PPSCounter[14]),
	.C(RamBusAddress_i[6]),
	.Y(N_2159)
);
defparam \un1_serialnumber_12[14] .INIT=8'hAC;
// @36:329
  CFG3 \un1_serialnumber_12[15]  (
	.A(AdcSampleToReadD[15]),
	.B(PPSCounter[15]),
	.C(RamBusAddress_i[6]),
	.Y(N_2160)
);
defparam \un1_serialnumber_12[15] .INIT=8'hAC;
// @36:329
  CFG3 \un1_serialnumber_12[16]  (
	.A(AdcSampleToReadD[16]),
	.B(PPSCounter[16]),
	.C(RamBusAddress_i[6]),
	.Y(N_2161)
);
defparam \un1_serialnumber_12[16] .INIT=8'hAC;
// @36:329
  CFG3 \un1_serialnumber_12[17]  (
	.A(AdcSampleToReadD[17]),
	.B(PPSCounter[17]),
	.C(RamBusAddress_i[6]),
	.Y(N_2162)
);
defparam \un1_serialnumber_12[17] .INIT=8'hAC;
// @36:329
  CFG3 \un1_serialnumber_12[18]  (
	.A(AdcSampleToReadD[18]),
	.B(PPSCounter[18]),
	.C(RamBusAddress_i[6]),
	.Y(N_2163)
);
defparam \un1_serialnumber_12[18] .INIT=8'hAC;
// @36:329
  CFG3 \un1_serialnumber_12[19]  (
	.A(AdcSampleToReadD[19]),
	.B(PPSCounter[19]),
	.C(RamBusAddress_i[6]),
	.Y(N_2164)
);
defparam \un1_serialnumber_12[19] .INIT=8'hAC;
// @36:329
  CFG3 \un1_serialnumber_12[20]  (
	.A(AdcSampleToReadD[20]),
	.B(PPSCounter[20]),
	.C(RamBusAddress_i[6]),
	.Y(N_2165)
);
defparam \un1_serialnumber_12[20] .INIT=8'hAC;
// @36:329
  CFG3 \un1_serialnumber_12[23]  (
	.A(AdcSampleToReadD[23]),
	.B(RamBusAddress_i[6]),
	.C(PPSCounter[23]),
	.Y(N_1197)
);
defparam \un1_serialnumber_12[23] .INIT=8'hB8;
// @36:329
  CFG3 \un1_serialnumber_12[24]  (
	.A(AdcSampleToReadD[23]),
	.B(RamBusAddress_i[6]),
	.C(PPSCounter[24]),
	.Y(N_1198)
);
defparam \un1_serialnumber_12[24] .INIT=8'hB8;
// @36:329
  CFG3 \un1_serialnumber_12[25]  (
	.A(AdcSampleToReadD[23]),
	.B(RamBusAddress_i[6]),
	.C(PPSCounter[25]),
	.Y(N_1199)
);
defparam \un1_serialnumber_12[25] .INIT=8'hB8;
// @36:329
  CFG3 \un1_serialnumber_12[26]  (
	.A(AdcSampleToReadD[23]),
	.B(RamBusAddress_i[6]),
	.C(PPSCounter[26]),
	.Y(N_1200)
);
defparam \un1_serialnumber_12[26] .INIT=8'hB8;
// @36:329
  CFG3 \un1_serialnumber_12[27]  (
	.A(AdcSampleToReadD[23]),
	.B(RamBusAddress_i[6]),
	.C(PPSCounter[27]),
	.Y(N_1201)
);
defparam \un1_serialnumber_12[27] .INIT=8'hB8;
// @36:329
  CFG3 \un1_serialnumber_12[28]  (
	.A(AdcSampleToReadD[23]),
	.B(RamBusAddress_i[6]),
	.C(PPSCounter[28]),
	.Y(N_1202)
);
defparam \un1_serialnumber_12[28] .INIT=8'hB8;
// @36:329
  CFG3 \un1_serialnumber_12[29]  (
	.A(AdcSampleToReadD[23]),
	.B(RamBusAddress_i[6]),
	.C(PPSCounter[29]),
	.Y(N_1203)
);
defparam \un1_serialnumber_12[29] .INIT=8'hB8;
// @36:329
  CFG3 \un1_serialnumber_12[30]  (
	.A(AdcSampleToReadD[23]),
	.B(RamBusAddress_i[6]),
	.C(PPSCounter[30]),
	.Y(N_1204)
);
defparam \un1_serialnumber_12[30] .INIT=8'hB8;
// @36:329
  CFG3 \un1_serialnumber_12[31]  (
	.A(AdcSampleToReadD[23]),
	.B(RamBusAddress_i[6]),
	.C(PPSCounter[31]),
	.Y(N_1205)
);
defparam \un1_serialnumber_12[31] .INIT=8'hB8;
// @36:329
  CFG3 \un1_serialnumber_13[0]  (
	.A(RamBusAddress_i[5]),
	.B(AdcSampleToReadC[0]),
	.C(Uart0ClkDivider[0]),
	.Y(N_1207)
);
defparam \un1_serialnumber_13[0] .INIT=8'hE4;
// @36:329
  CFG3 \un1_serialnumber_13[1]  (
	.A(RamBusAddress_i[5]),
	.B(AdcSampleToReadC[1]),
	.C(Uart0ClkDivider[1]),
	.Y(N_1208)
);
defparam \un1_serialnumber_13[1] .INIT=8'hE4;
// @36:329
  CFG3 \un1_serialnumber_13[2]  (
	.A(RamBusAddress_i[5]),
	.B(AdcSampleToReadC[2]),
	.C(Uart0ClkDivider[2]),
	.Y(N_1209)
);
defparam \un1_serialnumber_13[2] .INIT=8'hE4;
// @36:329
  CFG3 \un1_serialnumber_13[3]  (
	.A(RamBusAddress_i[5]),
	.B(AdcSampleToReadC[3]),
	.C(Uart0ClkDivider[3]),
	.Y(N_1210)
);
defparam \un1_serialnumber_13[3] .INIT=8'hE4;
// @36:329
  CFG3 \un1_serialnumber_13[4]  (
	.A(RamBusAddress_i[5]),
	.B(AdcSampleToReadC[4]),
	.C(Uart0ClkDivider[4]),
	.Y(N_1211)
);
defparam \un1_serialnumber_13[4] .INIT=8'hE4;
// @36:329
  CFG3 \un1_serialnumber_13[5]  (
	.A(RamBusAddress_i[5]),
	.B(AdcSampleToReadC[5]),
	.C(Uart0ClkDivider[5]),
	.Y(N_1212)
);
defparam \un1_serialnumber_13[5] .INIT=8'hE4;
// @36:329
  CFG3 \un1_serialnumber_13[6]  (
	.A(RamBusAddress_i[5]),
	.B(AdcSampleToReadC[6]),
	.C(Uart0ClkDivider[6]),
	.Y(N_1213)
);
defparam \un1_serialnumber_13[6] .INIT=8'hE4;
// @36:329
  CFG3 \un1_serialnumber_13[7]  (
	.A(RamBusAddress_i[5]),
	.B(AdcSampleToReadC[7]),
	.C(Uart0ClkDivider[7]),
	.Y(N_1214)
);
defparam \un1_serialnumber_13[7] .INIT=8'hE4;
// @36:329
  CFG3 \un1_serialnumber_13[8]  (
	.A(RamBusAddress_i[5]),
	.B(AdcSampleToReadC[8]),
	.C(Uart1ClkDivider[0]),
	.Y(N_1215)
);
defparam \un1_serialnumber_13[8] .INIT=8'hE4;
// @36:329
  CFG3 \un1_serialnumber_13[9]  (
	.A(RamBusAddress_i[5]),
	.B(AdcSampleToReadC[9]),
	.C(Uart1ClkDivider[1]),
	.Y(N_1216)
);
defparam \un1_serialnumber_13[9] .INIT=8'hE4;
// @36:329
  CFG3 \un1_serialnumber_13[10]  (
	.A(RamBusAddress_i[5]),
	.B(AdcSampleToReadC[10]),
	.C(Uart1ClkDivider[2]),
	.Y(N_1217)
);
defparam \un1_serialnumber_13[10] .INIT=8'hE4;
// @36:329
  CFG3 \un1_serialnumber_13[11]  (
	.A(RamBusAddress_i[5]),
	.B(AdcSampleToReadC[11]),
	.C(Uart1ClkDivider[3]),
	.Y(N_1218)
);
defparam \un1_serialnumber_13[11] .INIT=8'hE4;
// @36:329
  CFG3 \un1_serialnumber_13[12]  (
	.A(RamBusAddress_i[5]),
	.B(AdcSampleToReadC[12]),
	.C(Uart1ClkDivider[4]),
	.Y(N_1219)
);
defparam \un1_serialnumber_13[12] .INIT=8'hE4;
// @36:329
  CFG3 \un1_serialnumber_13[13]  (
	.A(RamBusAddress_i[5]),
	.B(AdcSampleToReadC[13]),
	.C(Uart1ClkDivider[5]),
	.Y(N_1220)
);
defparam \un1_serialnumber_13[13] .INIT=8'hE4;
// @36:329
  CFG3 \un1_serialnumber_13[14]  (
	.A(RamBusAddress_i[5]),
	.B(AdcSampleToReadC[14]),
	.C(Uart1ClkDivider[6]),
	.Y(N_1221)
);
defparam \un1_serialnumber_13[14] .INIT=8'hE4;
// @36:329
  CFG3 \un1_serialnumber_13[15]  (
	.A(RamBusAddress_i[5]),
	.B(AdcSampleToReadC[15]),
	.C(Uart1ClkDivider[7]),
	.Y(N_1222)
);
defparam \un1_serialnumber_13[15] .INIT=8'hE4;
// @36:329
  CFG3 \un1_serialnumber_13[16]  (
	.A(RamBusAddress_i[5]),
	.B(AdcSampleToReadC[16]),
	.C(Uart2ClkDivider[0]),
	.Y(N_1223)
);
defparam \un1_serialnumber_13[16] .INIT=8'hE4;
// @36:329
  CFG3 \un1_serialnumber_13[17]  (
	.A(RamBusAddress_i[5]),
	.B(AdcSampleToReadC[17]),
	.C(Uart2ClkDivider[1]),
	.Y(N_1224)
);
defparam \un1_serialnumber_13[17] .INIT=8'hE4;
// @36:329
  CFG3 \un1_serialnumber_13[18]  (
	.A(RamBusAddress_i[5]),
	.B(AdcSampleToReadC[18]),
	.C(Uart2ClkDivider[2]),
	.Y(N_1225)
);
defparam \un1_serialnumber_13[18] .INIT=8'hE4;
// @36:329
  CFG3 \un1_serialnumber_13[19]  (
	.A(RamBusAddress_i[5]),
	.B(AdcSampleToReadC[19]),
	.C(Uart2ClkDivider[3]),
	.Y(N_1226)
);
defparam \un1_serialnumber_13[19] .INIT=8'hE4;
// @36:329
  CFG3 \un1_serialnumber_13[20]  (
	.A(RamBusAddress_i[5]),
	.B(AdcSampleToReadC[20]),
	.C(Uart2ClkDivider[4]),
	.Y(N_1227)
);
defparam \un1_serialnumber_13[20] .INIT=8'hE4;
// @36:329
  CFG3 \un1_serialnumber_13[21]  (
	.A(RamBusAddress_i[5]),
	.B(AdcSampleToReadC[21]),
	.C(Uart2ClkDivider[5]),
	.Y(N_1228)
);
defparam \un1_serialnumber_13[21] .INIT=8'hE4;
// @36:329
  CFG3 \un1_serialnumber_13[22]  (
	.A(RamBusAddress_i[5]),
	.B(AdcSampleToReadC[22]),
	.C(Uart2ClkDivider[6]),
	.Y(N_1229)
);
defparam \un1_serialnumber_13[22] .INIT=8'hE4;
// @36:329
  CFG3 \un1_serialnumber_13[23]  (
	.A(RamBusAddress_i[5]),
	.B(Uart2ClkDivider[7]),
	.C(AdcSampleToReadC[23]),
	.Y(N_1230)
);
defparam \un1_serialnumber_13[23] .INIT=8'hD8;
// @36:329
  CFG3 \un1_serialnumber_13[24]  (
	.A(RamBusAddress_i[5]),
	.B(Uart3ClkDivider[0]),
	.C(AdcSampleToReadC[23]),
	.Y(N_1231)
);
defparam \un1_serialnumber_13[24] .INIT=8'hD8;
// @36:329
  CFG3 \un1_serialnumber_13[25]  (
	.A(RamBusAddress_i[5]),
	.B(Uart3ClkDivider[1]),
	.C(AdcSampleToReadC[23]),
	.Y(N_1232)
);
defparam \un1_serialnumber_13[25] .INIT=8'hD8;
// @36:329
  CFG3 \un1_serialnumber_13[26]  (
	.A(RamBusAddress_i[5]),
	.B(Uart3ClkDivider[2]),
	.C(AdcSampleToReadC[23]),
	.Y(N_1233)
);
defparam \un1_serialnumber_13[26] .INIT=8'hD8;
// @36:329
  CFG3 \un1_serialnumber_13[27]  (
	.A(RamBusAddress_i[5]),
	.B(Uart3ClkDivider[3]),
	.C(AdcSampleToReadC[23]),
	.Y(N_1234)
);
defparam \un1_serialnumber_13[27] .INIT=8'hD8;
// @36:329
  CFG3 \un1_serialnumber_13[28]  (
	.A(RamBusAddress_i[5]),
	.B(Uart3ClkDivider[4]),
	.C(AdcSampleToReadC[23]),
	.Y(N_1235)
);
defparam \un1_serialnumber_13[28] .INIT=8'hD8;
// @36:329
  CFG3 \un1_serialnumber_13[29]  (
	.A(RamBusAddress_i[5]),
	.B(Uart3ClkDivider[5]),
	.C(AdcSampleToReadC[23]),
	.Y(N_1236)
);
defparam \un1_serialnumber_13[29] .INIT=8'hD8;
// @36:329
  CFG3 \un1_serialnumber_13[30]  (
	.A(RamBusAddress_i[5]),
	.B(Uart3ClkDivider[6]),
	.C(AdcSampleToReadC[23]),
	.Y(N_1237)
);
defparam \un1_serialnumber_13[30] .INIT=8'hD8;
// @36:329
  CFG3 \un1_serialnumber_13[31]  (
	.A(RamBusAddress_i[5]),
	.B(Uart3ClkDivider[7]),
	.C(AdcSampleToReadC[23]),
	.Y(N_1238)
);
defparam \un1_serialnumber_13[31] .INIT=8'hD8;
// @36:486
  CFG3 un1_serialnumber_sn_m46_0 (
	.A(O_rep),
	.B(RamBusAddress_i[5]),
	.C(RamBusAddress_i[2]),
	.Y(un1_serialnumber_sn_N_22)
);
defparam un1_serialnumber_sn_m46_0.INIT=8'h47;
// @36:329
  CFG3 \un1_serialnumber_12[22]  (
	.A(AdcSampleToReadD[22]),
	.B(PPSCounter[22]),
	.C(RamBusAddress_i[6]),
	.Y(un1_serialnumber_12_Z[22])
);
defparam \un1_serialnumber_12[22] .INIT=8'hAC;
// @36:329
  CFG3 \un1_serialnumber_12[21]  (
	.A(AdcSampleToReadD[21]),
	.B(PPSCounter[21]),
	.C(RamBusAddress_i[6]),
	.Y(un1_serialnumber_12_Z[21])
);
defparam \un1_serialnumber_12[21] .INIT=8'hAC;
// @36:329
  CFG3 \un1_serialnumber_12[8]  (
	.A(AdcSampleToReadD[8]),
	.B(PPSCounter[8]),
	.C(RamBusAddress_i[6]),
	.Y(un1_serialnumber_12_Z[8])
);
defparam \un1_serialnumber_12[8] .INIT=8'hAC;
// @36:329
  CFG3 \un1_serialnumber_12[7]  (
	.A(AdcSampleToReadD[7]),
	.B(PPSCounter[7]),
	.C(RamBusAddress_i[6]),
	.Y(un1_serialnumber_12_Z[7])
);
defparam \un1_serialnumber_12[7] .INIT=8'hAC;
// @36:245
  CFG4 ReadMonitorAdcSample_1_sqmuxa_1 (
	.A(LastWriteReq_Z),
	.B(Address_0),
	.C(RamBusAddress_i[2]),
	.D(WriteReq),
	.Y(ReadMonitorAdcSample_1_sqmuxa_1_Z)
);
defparam ReadMonitorAdcSample_1_sqmuxa_1.INIT=16'h0100;
// @36:329
  CFG3 \un1_serialnumber_29_1[25]  (
	.A(O_rep),
	.B(O_rep_0),
	.C(un1_serialnumber_sn_N_8),
	.Y(un1_serialnumber_29_1_Z[25])
);
defparam \un1_serialnumber_29_1[25] .INIT=8'h20;
// @36:777
  CFG4 MonitorAdcSpiFrameEnable_i_1_sqmuxa_0_a2_2 (
	.A(O_rep),
	.B(RamBusAddress_i[7]),
	.C(RamBusAddress_i[4]),
	.D(RamBusAddress_i[2]),
	.Y(MonitorAdcSpiFrameEnable_i_1_sqmuxa_0_a2_2_Z)
);
defparam MonitorAdcSpiFrameEnable_i_1_sqmuxa_0_a2_2.INIT=16'h0002;
// @36:245
  CFG4 UartLabFifoReset_1_sqmuxa_0_0 (
	.A(O_rep_0),
	.B(RamBusAddress_i[2]),
	.C(LastWriteReq_Z),
	.D(RamBusAddress_i[7]),
	.Y(UartLabFifoReset_1_sqmuxa_0)
);
defparam UartLabFifoReset_1_sqmuxa_0_0.INIT=16'h0800;
// @36:245
  CFG4 Uart2FifoReset_1_sqmuxa_0_0 (
	.A(O_rep),
	.B(LastWriteReq_Z),
	.C(RamBusAddress_i[7]),
	.D(RamBusAddress_i[2]),
	.Y(Uart2FifoReset_1_sqmuxa_0)
);
defparam Uart2FifoReset_1_sqmuxa_0_0.INIT=16'h2000;
// @36:431
  CFG3 un24_readreq_1 (
	.A(RamBusAddress_i[2]),
	.B(un14_readreq_5_Z),
	.C(RamBusAddress_i[6]),
	.Y(un24_readreq_1_Z)
);
defparam un24_readreq_1.INIT=8'h80;
// @36:493
  CFG2 un50_readreq_0 (
	.A(un40_readreq_2),
	.B(un50_readreq_3_Z),
	.Y(un50_readreq_0_Z)
);
defparam un50_readreq_0.INIT=4'h8;
// @36:571
  CFG4 un66_readreq_0 (
	.A(Address_9),
	.B(Address_1),
	.C(O_rep),
	.D(RamBusAddress_i[7]),
	.Y(un66_readreq_0_Z)
);
defparam un66_readreq_0.INIT=16'h1000;
// @36:627
  CFG4 un78_readreq_0 (
	.A(Address_1),
	.B(Address_9),
	.C(O_rep_0),
	.D(RamBusAddress_i[7]),
	.Y(un78_readreq_0_Z)
);
defparam un78_readreq_0.INIT=16'h1000;
// @36:245
  CFG4 DacASetpoint_i_0_sqmuxa_3_0 (
	.A(Address_9),
	.B(Address_1),
	.C(LastWriteReq_Z),
	.D(RamBusAddress_i[7]),
	.Y(DacASetpoint_i_0_sqmuxa_3_0_Z)
);
defparam DacASetpoint_i_0_sqmuxa_3_0.INIT=16'h0001;
// @36:245
  CFG3 DacBSetpoint_i_1_sqmuxa_2_0 (
	.A(un66_readreq_4),
	.B(RamBusAddress_i[2]),
	.C(RamBusAddress_i[6]),
	.Y(un66_readreq_2_0)
);
defparam DacBSetpoint_i_1_sqmuxa_2_0.INIT=8'h02;
// @36:431
  CFG3 un24_readreq_2_0 (
	.A(un14_readreq_4_Z),
	.B(Address_0),
	.C(O_rep_0),
	.Y(un24_readreq_2_0_Z)
);
defparam un24_readreq_2_0.INIT=8'h02;
// @36:417
  CFG2 un16_readreq_0 (
	.A(un14_readreq_5_Z),
	.B(un14_readreq_4_Z),
	.Y(un16_readreq_0_Z)
);
defparam un16_readreq_0.INIT=4'h8;
// @36:550
  CFG4 un1_serialnumber_sn_m53_e_i_o2 (
	.A(Address_9),
	.B(Address_8),
	.C(Address_0),
	.D(Address_1),
	.Y(N_28)
);
defparam un1_serialnumber_sn_m53_e_i_o2.INIT=16'hFFFE;
// @36:599
  CFG2 un72_readreq_0_a2_1 (
	.A(un72_readreq_3),
	.B(RamBusAddress_i[7]),
	.Y(N_50)
);
defparam un72_readreq_0_a2_1.INIT=4'h8;
// @36:599
  CFG2 un72_readreq_0_a2_0 (
	.A(N_30),
	.B(O_rep),
	.Y(N_46)
);
defparam un72_readreq_0_a2_0.INIT=4'h1;
// @36:245
  CFG3 Uart1FifoReset_1_sqmuxa_2_0 (
	.A(Address_0),
	.B(RamBusAddress_i[2]),
	.C(un72_readreq_3),
	.Y(Uart1FifoReset_1_sqmuxa_i_2_0)
);
defparam Uart1FifoReset_1_sqmuxa_2_0.INIT=8'h10;
// @36:245
  CFG2 Uart1FifoReset_1_sqmuxa_3_0 (
	.A(un14_readreq_4_Z),
	.B(Address_1),
	.Y(Uart1FifoReset_1_sqmuxa_i_3_0)
);
defparam Uart1FifoReset_1_sqmuxa_3_0.INIT=4'h2;
// @36:748
  CFG3 ReadAdcSample_5_f0 (
	.A(ReadAdcSample_1z),
	.B(LastReadReq_1_sqmuxa_Z),
	.C(ReadAdcSample_1_sqmuxa_Z),
	.Y(ReadAdcSample_5)
);
defparam ReadAdcSample_5_f0.INIT=8'h32;
// @36:748
  CFG3 ReadUart0_5_f0 (
	.A(ReadUart0_1z),
	.B(LastReadReq_1_sqmuxa_Z),
	.C(ReadUart0_1_sqmuxa_Z),
	.Y(ReadUart0_5)
);
defparam ReadUart0_5_f0.INIT=8'h32;
// @36:748
  CFG3 ReadUart1_5_f0 (
	.A(ReadUart1_1z),
	.B(LastReadReq_1_sqmuxa_Z),
	.C(ReadUart1_1_sqmuxa_Z),
	.Y(ReadUart1_5)
);
defparam ReadUart1_5_f0.INIT=8'h32;
// @36:748
  CFG3 ReadUart2_5_f0 (
	.A(ReadUart2_1z),
	.B(LastReadReq_1_sqmuxa_Z),
	.C(ReadUart2_1_sqmuxa_Z),
	.Y(ReadUart2_5)
);
defparam ReadUart2_5_f0.INIT=8'h32;
// @36:748
  CFG3 ReadUart3_5_f0 (
	.A(ReadUart3_1z),
	.B(LastReadReq_1_sqmuxa_Z),
	.C(ReadUart3_1_sqmuxa_Z),
	.Y(ReadUart3_5)
);
defparam ReadUart3_5_f0.INIT=8'h32;
// @36:748
  CFG3 ReadUartLab_5_f0 (
	.A(ReadUartLab_1z),
	.B(LastReadReq_1_sqmuxa_Z),
	.C(ReadUartLab_1_sqmuxa_Z),
	.Y(ReadUartLab_5)
);
defparam ReadUartLab_5_f0.INIT=8'h32;
// @36:550
  CFG3 un1_serialnumber_sn_m12 (
	.A(O_rep),
	.B(RamBusAddress_i[6]),
	.C(RamBusAddress_i[4]),
	.Y(un1_serialnumber_sn_N_13_0)
);
defparam un1_serialnumber_sn_m12.INIT=8'h02;
// @36:329
  CFG3 \un1_serialnumber_20[10]  (
	.A(O_rep),
	.B(RamBusAddress_i[7]),
	.C(RamBusAddress_i[4]),
	.Y(N_1388)
);
defparam \un1_serialnumber_20[10] .INIT=8'h02;
// @36:329
  CFG2 \un1_serialnumber_23[16]  (
	.A(un1_serialnumber_sn_N_10),
	.B(RamBusAddress_i[4]),
	.Y(N_1478)
);
defparam \un1_serialnumber_23[16] .INIT=4'h2;
// @36:748
  CFG4 ReadAck_4_u (
	.A(LastReadReq_Z),
	.B(ReadAck_1z),
	.C(LastReadReq_1_sqmuxa_Z),
	.D(ReadReq),
	.Y(ReadAck_4)
);
defparam ReadAck_4_u.INIT=16'h0A0C;
// @36:329
  CFG4 \un1_serialnumber_16[5]  (
	.A(un32_readreq_2_Z),
	.B(RamBusAddress_i[4]),
	.C(Uart0RxFifoData[5]),
	.D(UartLabRxFifoData[5]),
	.Y(N_1309)
);
defparam \un1_serialnumber_16[5] .INIT=16'h5140;
// @36:329
  CFG4 \un1_serialnumber_16[6]  (
	.A(un32_readreq_2_Z),
	.B(RamBusAddress_i[4]),
	.C(Uart0RxFifoData[6]),
	.D(UartLabRxFifoData[6]),
	.Y(N_1310)
);
defparam \un1_serialnumber_16[6] .INIT=16'h5140;
// @36:329
  CFG4 \un1_serialnumber_16[7]  (
	.A(un32_readreq_2_Z),
	.B(RamBusAddress_i[4]),
	.C(Uart0RxFifoData[7]),
	.D(UartLabRxFifoData[7]),
	.Y(N_1311)
);
defparam \un1_serialnumber_16[7] .INIT=16'h5140;
// @36:329
  CFG4 \un1_serialnumber_20[1]  (
	.A(un1_serialnumber_sn_N_8),
	.B(RamBusAddress_i[3]),
	.C(Uart1RxFifoData[1]),
	.D(Uart3RxFifoData[1]),
	.Y(N_1380)
);
defparam \un1_serialnumber_20[1] .INIT=16'h5410;
// @36:329
  CFG4 \un1_serialnumber_20[2]  (
	.A(un1_serialnumber_sn_N_8),
	.B(RamBusAddress_i[3]),
	.C(Uart1RxFifoData[2]),
	.D(Uart3RxFifoData[2]),
	.Y(N_1381)
);
defparam \un1_serialnumber_20[2] .INIT=16'h5410;
// @36:329
  CFG4 \un1_serialnumber_20[3]  (
	.A(un1_serialnumber_sn_N_8),
	.B(RamBusAddress_i[3]),
	.C(Uart1RxFifoData[3]),
	.D(Uart3RxFifoData[3]),
	.Y(N_1382)
);
defparam \un1_serialnumber_20[3] .INIT=16'h5410;
// @36:329
  CFG4 \un1_serialnumber_20[4]  (
	.A(un1_serialnumber_sn_N_8),
	.B(RamBusAddress_i[3]),
	.C(Uart1RxFifoData[4]),
	.D(Uart3RxFifoData[4]),
	.Y(N_1383)
);
defparam \un1_serialnumber_20[4] .INIT=16'h5410;
// @36:329
  CFG4 \un1_serialnumber_20[5]  (
	.A(un1_serialnumber_sn_N_8),
	.B(RamBusAddress_i[3]),
	.C(Uart1RxFifoData[5]),
	.D(Uart3RxFifoData[5]),
	.Y(N_1384)
);
defparam \un1_serialnumber_20[5] .INIT=16'h5410;
// @36:329
  CFG4 \un1_serialnumber_20[6]  (
	.A(un1_serialnumber_sn_N_8),
	.B(RamBusAddress_i[3]),
	.C(Uart1RxFifoData[6]),
	.D(Uart3RxFifoData[6]),
	.Y(N_1385)
);
defparam \un1_serialnumber_20[6] .INIT=16'h5410;
// @36:329
  CFG4 \un1_serialnumber_22_1[31]  (
	.A(AdcSampleToReadA[23]),
	.B(PPSCount[31]),
	.C(N_2041),
	.D(RamBusAddress_i[5]),
	.Y(N_1459_1)
);
defparam \un1_serialnumber_22_1[31] .INIT=16'h0A0C;
// @36:329
  CFG4 \un1_serialnumber_23_1[3]  (
	.A(ClkDacReadback[3]),
	.B(MonitorAdcSpiDataOut1[3]),
	.C(un1_serialnumber_sn_N_10),
	.D(RamBusAddress_i[5]),
	.Y(N_1465_1)
);
defparam \un1_serialnumber_23_1[3] .INIT=16'h0C0A;
// @36:329
  CFG4 \un1_serialnumber_23_1[0]  (
	.A(ClkDacReadback[0]),
	.B(MonitorAdcSpiDataOut1[0]),
	.C(un1_serialnumber_sn_N_10),
	.D(RamBusAddress_i[5]),
	.Y(N_1462_1)
);
defparam \un1_serialnumber_23_1[0] .INIT=16'h0C0A;
// @36:329
  CFG4 \un1_serialnumber_23_1[1]  (
	.A(ClkDacReadback[1]),
	.B(MonitorAdcSpiDataOut1[1]),
	.C(un1_serialnumber_sn_N_10),
	.D(RamBusAddress_i[5]),
	.Y(N_1463_1)
);
defparam \un1_serialnumber_23_1[1] .INIT=16'h0C0A;
// @36:329
  CFG4 \un1_serialnumber_23_1[4]  (
	.A(ClkDacReadback[4]),
	.B(MonitorAdcSpiDataOut1[4]),
	.C(un1_serialnumber_sn_N_10),
	.D(RamBusAddress_i[5]),
	.Y(N_1466_1)
);
defparam \un1_serialnumber_23_1[4] .INIT=16'h0C0A;
// @36:329
  CFG4 \un1_serialnumber_23_1[5]  (
	.A(ClkDacReadback[5]),
	.B(MonitorAdcSpiDataOut1[5]),
	.C(un1_serialnumber_sn_N_10),
	.D(RamBusAddress_i[5]),
	.Y(N_1467_1)
);
defparam \un1_serialnumber_23_1[5] .INIT=16'h0C0A;
// @36:329
  CFG4 \un1_serialnumber_22_1[23]  (
	.A(AdcSampleToReadA[23]),
	.B(PPSCount[23]),
	.C(N_2041),
	.D(RamBusAddress_i[5]),
	.Y(N_1451_1)
);
defparam \un1_serialnumber_22_1[23] .INIT=16'h0A0C;
// @36:329
  CFG4 \un1_serialnumber_23_1[13]  (
	.A(RamBusAddress_i[5]),
	.B(un1_serialnumber_sn_N_10),
	.C(ClkDacReadback[13]),
	.D(Main_0_RamBusDataOut[13]),
	.Y(N_1475_1)
);
defparam \un1_serialnumber_23_1[13] .INIT=16'h3210;
// @36:329
  CFG4 \un1_serialnumber_19_1[14]  (
	.A(Uart3RxFifoCount[6]),
	.B(Uart1RxFifoCount[6]),
	.C(RamBusAddress_i[3]),
	.D(RamBusAddress_i[2]),
	.Y(N_2429_1)
);
defparam \un1_serialnumber_19_1[14] .INIT=16'h00AC;
// @36:329
  CFG4 \un1_serialnumber_22_1[21]  (
	.A(AdcSampleToReadA[21]),
	.B(PPSCount[21]),
	.C(N_2041),
	.D(RamBusAddress_i[5]),
	.Y(N_1449_1)
);
defparam \un1_serialnumber_22_1[21] .INIT=16'h0A0C;
// @36:329
  CFG4 \un1_serialnumber_23_1[7]  (
	.A(ClkDacReadback[7]),
	.B(MonitorAdcSpiDataOut1[7]),
	.C(un1_serialnumber_sn_N_10),
	.D(RamBusAddress_i[5]),
	.Y(N_1469_1)
);
defparam \un1_serialnumber_23_1[7] .INIT=16'h0C0A;
// @36:329
  CFG2 \un1_serialnumber_23_2[8]  (
	.A(un1_serialnumber_sn_N_10),
	.B(RamBusAddress_i[4]),
	.Y(N_1470_2)
);
defparam \un1_serialnumber_23_2[8] .INIT=4'h2;
// @36:329
  CFG4 \un1_serialnumber_23_1[8]  (
	.A(RamBusAddress_i[5]),
	.B(un1_serialnumber_sn_N_10),
	.C(ClkDacReadback[8]),
	.D(Main_0_RamBusDataOut[8]),
	.Y(N_1470_1)
);
defparam \un1_serialnumber_23_1[8] .INIT=16'h3210;
// @36:329
  CFG4 \un1_serialnumber_23_1[10]  (
	.A(RamBusAddress_i[5]),
	.B(un1_serialnumber_sn_N_10),
	.C(ClkDacReadback[10]),
	.D(Main_0_RamBusDataOut[10]),
	.Y(N_1472_1)
);
defparam \un1_serialnumber_23_1[10] .INIT=16'h3210;
// @36:329
  CFG4 \un1_serialnumber_23_1[2]  (
	.A(ClkDacReadback[2]),
	.B(MonitorAdcSpiDataOut1[2]),
	.C(un1_serialnumber_sn_N_10),
	.D(RamBusAddress_i[5]),
	.Y(N_1464_1)
);
defparam \un1_serialnumber_23_1[2] .INIT=16'h0C0A;
// @36:329
  CFG4 \un1_serialnumber_23_1[6]  (
	.A(ClkDacReadback[6]),
	.B(MonitorAdcSpiDataOut1[6]),
	.C(un1_serialnumber_sn_N_10),
	.D(RamBusAddress_i[5]),
	.Y(N_1468_1)
);
defparam \un1_serialnumber_23_1[6] .INIT=16'h0C0A;
// @36:329
  CFG4 \un1_serialnumber_22_1[30]  (
	.A(AdcSampleToReadA[23]),
	.B(PPSCount[30]),
	.C(N_2041),
	.D(RamBusAddress_i[5]),
	.Y(N_1458_1)
);
defparam \un1_serialnumber_22_1[30] .INIT=16'h0A0C;
// @36:329
  CFG4 \un1_serialnumber_19_1[8]  (
	.A(Uart3RxFifoCount[0]),
	.B(Uart1RxFifoCount[0]),
	.C(RamBusAddress_i[3]),
	.D(RamBusAddress_i[2]),
	.Y(N_2435_1)
);
defparam \un1_serialnumber_19_1[8] .INIT=16'h00AC;
// @36:329
  CFG4 \un1_serialnumber_19_1[9]  (
	.A(Uart3RxFifoCount[1]),
	.B(Uart1RxFifoCount[1]),
	.C(RamBusAddress_i[3]),
	.D(RamBusAddress_i[2]),
	.Y(N_2434_1)
);
defparam \un1_serialnumber_19_1[9] .INIT=16'h00AC;
// @36:329
  CFG4 \un1_serialnumber_19_1[16]  (
	.A(Uart3RxFifoCount[8]),
	.B(Uart1RxFifoCount[8]),
	.C(RamBusAddress_i[3]),
	.D(RamBusAddress_i[2]),
	.Y(N_2427_1)
);
defparam \un1_serialnumber_19_1[16] .INIT=16'h00AC;
// @36:329
  CFG4 \un1_serialnumber_16_1[4]  (
	.A(un32_readreq_2_Z),
	.B(RamBusAddress_i[4]),
	.C(Uart0RxFifoData[4]),
	.D(UartLabRxFifoData[4]),
	.Y(N_1308_1)
);
defparam \un1_serialnumber_16_1[4] .INIT=16'h5140;
// @36:329
  CFG2 \un1_serialnumber_19_2[2]  (
	.A(RamBusAddress_i[2]),
	.B(Uart2TxFifoEmpty),
	.Y(N_2437_2)
);
defparam \un1_serialnumber_19_2[2] .INIT=4'h8;
// @36:329
  CFG4 \un1_serialnumber_19_1[2]  (
	.A(Uart3TxFifoEmpty),
	.B(Uart1TxFifoEmpty),
	.C(RamBusAddress_i[3]),
	.D(RamBusAddress_i[2]),
	.Y(N_2437_1)
);
defparam \un1_serialnumber_19_1[2] .INIT=16'h00AC;
// @36:329
  CFG4 \un1_serialnumber_19_1[11]  (
	.A(Uart3RxFifoCount[3]),
	.B(Uart1RxFifoCount[3]),
	.C(RamBusAddress_i[3]),
	.D(RamBusAddress_i[2]),
	.Y(N_2432_1)
);
defparam \un1_serialnumber_19_1[11] .INIT=16'h00AC;
// @36:329
  CFG4 \un1_serialnumber_19_1[12]  (
	.A(Uart3RxFifoCount[4]),
	.B(Uart1RxFifoCount[4]),
	.C(RamBusAddress_i[3]),
	.D(RamBusAddress_i[2]),
	.Y(N_2431_1)
);
defparam \un1_serialnumber_19_1[12] .INIT=16'h00AC;
// @36:329
  CFG2 \un1_serialnumber_19_2[1]  (
	.A(RamBusAddress_i[2]),
	.B(Uart2RxFifoFull),
	.Y(N_2438_2)
);
defparam \un1_serialnumber_19_2[1] .INIT=4'h8;
// @36:329
  CFG4 \un1_serialnumber_19_1[1]  (
	.A(Uart3RxFifoFull),
	.B(Uart1RxFifoFull),
	.C(RamBusAddress_i[3]),
	.D(RamBusAddress_i[2]),
	.Y(N_2438_1)
);
defparam \un1_serialnumber_19_1[1] .INIT=16'h00AC;
// @36:329
  CFG2 \un1_serialnumber_19_2[3]  (
	.A(RamBusAddress_i[2]),
	.B(Uart2TxFifoFull),
	.Y(N_2436_2)
);
defparam \un1_serialnumber_19_2[3] .INIT=4'h8;
// @36:329
  CFG4 \un1_serialnumber_19_1[3]  (
	.A(Uart3TxFifoFull),
	.B(Uart1TxFifoFull),
	.C(RamBusAddress_i[3]),
	.D(RamBusAddress_i[2]),
	.Y(N_2436_1)
);
defparam \un1_serialnumber_19_1[3] .INIT=16'h00AC;
// @36:329
  CFG4 \un1_serialnumber_20_1[0]  (
	.A(un1_serialnumber_sn_N_8),
	.B(RamBusAddress_i[3]),
	.C(Uart1RxFifoData[0]),
	.D(Uart3RxFifoData[0]),
	.Y(N_1379_1)
);
defparam \un1_serialnumber_20_1[0] .INIT=16'h5410;
// @36:329
  CFG4 \un1_serialnumber_19_1[10]  (
	.A(Uart3RxFifoCount[2]),
	.B(Uart1RxFifoCount[2]),
	.C(RamBusAddress_i[3]),
	.D(RamBusAddress_i[2]),
	.Y(N_2433_1)
);
defparam \un1_serialnumber_19_1[10] .INIT=16'h00AC;
// @36:329
  CFG4 \un1_serialnumber_19_1[17]  (
	.A(Uart3RxFifoCount[9]),
	.B(Uart1RxFifoCount[9]),
	.C(RamBusAddress_i[3]),
	.D(RamBusAddress_i[2]),
	.Y(N_2426_1)
);
defparam \un1_serialnumber_19_1[17] .INIT=16'h00AC;
// @36:329
  CFG4 \un1_serialnumber_23_1[15]  (
	.A(RamBusAddress_i[5]),
	.B(un1_serialnumber_sn_N_10),
	.C(ClkDacReadback[15]),
	.D(Main_0_RamBusDataOut[15]),
	.Y(N_1477_1)
);
defparam \un1_serialnumber_23_1[15] .INIT=16'h3210;
// @36:329
  CFG4 \un1_serialnumber_19_1[15]  (
	.A(Uart3RxFifoCount[7]),
	.B(Uart1RxFifoCount[7]),
	.C(RamBusAddress_i[3]),
	.D(RamBusAddress_i[2]),
	.Y(N_2428_1)
);
defparam \un1_serialnumber_19_1[15] .INIT=16'h00AC;
// @36:329
  CFG4 \un1_serialnumber_19_1[13]  (
	.A(Uart3RxFifoCount[5]),
	.B(Uart1RxFifoCount[5]),
	.C(RamBusAddress_i[3]),
	.D(RamBusAddress_i[2]),
	.Y(N_2430_1)
);
defparam \un1_serialnumber_19_1[13] .INIT=16'h00AC;
// @36:329
  CFG2 \un1_serialnumber_19_2[0]  (
	.A(RamBusAddress_i[2]),
	.B(Uart2RxFifoEmpty),
	.Y(N_2439_2)
);
defparam \un1_serialnumber_19_2[0] .INIT=4'h8;
// @36:329
  CFG4 \un1_serialnumber_19_1[0]  (
	.A(Uart3RxFifoEmpty),
	.B(Uart1RxFifoEmpty),
	.C(RamBusAddress_i[3]),
	.D(RamBusAddress_i[2]),
	.Y(N_2439_1)
);
defparam \un1_serialnumber_19_1[0] .INIT=16'h00AC;
// @36:245
  CFG4 DacASetpoint_i_0_sqmuxa_2 (
	.A(O_rep_0),
	.B(O_rep),
	.C(un94_readreq_2_Z),
	.D(un66_readreq_4),
	.Y(DacASetpoint_i_0_sqmuxa_2_Z)
);
defparam DacASetpoint_i_0_sqmuxa_2.INIT=16'h8000;
// @36:543
  CFG4 un60_readreq_2 (
	.A(Address_0),
	.B(RamBusAddress_i[6]),
	.C(un14_readreq_4_Z),
	.D(un14_readreq_5_Z),
	.Y(un60_readreq_2_Z)
);
defparam un60_readreq_2.INIT=16'h4000;
// @36:245
  CFG4 DacCSetpoint_i_1_sqmuxa_3 (
	.A(un66_readreq_4),
	.B(DacASetpoint_i_0_sqmuxa_3_0_Z),
	.C(O_rep),
	.D(RamBusAddress_i[6]),
	.Y(DacCSetpoint_i_1_sqmuxa_3_Z)
);
defparam DacCSetpoint_i_1_sqmuxa_3.INIT=16'h0008;
// @36:245
  CFG3 MonitorAdcReset_1_sqmuxa_2_0 (
	.A(LastWriteReq_Z),
	.B(un14_readreq_5_Z),
	.C(un24_readreq_2_0_Z),
	.Y(MonitorAdcReset_1_sqmuxa_2)
);
defparam MonitorAdcReset_1_sqmuxa_2_0.INIT=8'h40;
// @36:777
  CFG2 MonitorAdcSpiFrameEnable_i_1_sqmuxa_0_a2_0 (
	.A(N_28),
	.B(LastWriteReq_Z),
	.Y(N_47)
);
defparam MonitorAdcSpiFrameEnable_i_1_sqmuxa_0_a2_0.INIT=4'h1;
// @36:329
  CFG3 \un1_serialnumber_16[0]  (
	.A(N_2053),
	.B(N_972),
	.C(un32_readreq_2_Z),
	.Y(N_1304)
);
defparam \un1_serialnumber_16[0] .INIT=8'hCA;
// @36:329
  CFG3 \un1_serialnumber_16[1]  (
	.A(N_2054),
	.B(N_2042),
	.C(un32_readreq_2_Z),
	.Y(N_1305)
);
defparam \un1_serialnumber_16[1] .INIT=8'hCA;
// @36:329
  CFG3 \un1_serialnumber_16[2]  (
	.A(N_2055),
	.B(N_2043),
	.C(un32_readreq_2_Z),
	.Y(N_1306)
);
defparam \un1_serialnumber_16[2] .INIT=8'hCA;
// @36:329
  CFG3 \un1_serialnumber_16[3]  (
	.A(N_2056),
	.B(N_2044),
	.C(un32_readreq_2_Z),
	.Y(N_1307)
);
defparam \un1_serialnumber_16[3] .INIT=8'hCA;
// @36:329
  CFG3 \un1_serialnumber_21[0]  (
	.A(N_1207),
	.B(N_2145),
	.C(RamBusAddress_i[3]),
	.Y(N_1395)
);
defparam \un1_serialnumber_21[0] .INIT=8'hAC;
// @36:329
  CFG3 \un1_serialnumber_21[1]  (
	.A(N_1208),
	.B(N_2146),
	.C(RamBusAddress_i[3]),
	.Y(N_1396)
);
defparam \un1_serialnumber_21[1] .INIT=8'hAC;
// @36:329
  CFG3 \un1_serialnumber_21[2]  (
	.A(N_1209),
	.B(N_2147),
	.C(RamBusAddress_i[3]),
	.Y(N_1397)
);
defparam \un1_serialnumber_21[2] .INIT=8'hAC;
// @36:329
  CFG3 \un1_serialnumber_21[3]  (
	.A(N_1210),
	.B(N_2148),
	.C(RamBusAddress_i[3]),
	.Y(N_1398)
);
defparam \un1_serialnumber_21[3] .INIT=8'hAC;
// @36:329
  CFG3 \un1_serialnumber_21[4]  (
	.A(N_1211),
	.B(N_2149),
	.C(RamBusAddress_i[3]),
	.Y(N_1399)
);
defparam \un1_serialnumber_21[4] .INIT=8'hAC;
// @36:329
  CFG3 \un1_serialnumber_21[5]  (
	.A(N_1212),
	.B(N_2150),
	.C(RamBusAddress_i[3]),
	.Y(N_1400)
);
defparam \un1_serialnumber_21[5] .INIT=8'hAC;
// @36:329
  CFG3 \un1_serialnumber_21[6]  (
	.A(N_1213),
	.B(N_2151),
	.C(RamBusAddress_i[3]),
	.Y(N_1401)
);
defparam \un1_serialnumber_21[6] .INIT=8'hAC;
// @36:329
  CFG3 \un1_serialnumber_21[7]  (
	.A(N_1214),
	.B(un1_serialnumber_12_Z[7]),
	.C(RamBusAddress_i[3]),
	.Y(N_1402)
);
defparam \un1_serialnumber_21[7] .INIT=8'hAC;
// @36:329
  CFG3 \un1_serialnumber_21[8]  (
	.A(N_1215),
	.B(un1_serialnumber_12_Z[8]),
	.C(RamBusAddress_i[3]),
	.Y(N_1403)
);
defparam \un1_serialnumber_21[8] .INIT=8'hAC;
// @36:329
  CFG3 \un1_serialnumber_21[9]  (
	.A(N_1216),
	.B(N_2154),
	.C(RamBusAddress_i[3]),
	.Y(N_1404)
);
defparam \un1_serialnumber_21[9] .INIT=8'hAC;
// @36:329
  CFG3 \un1_serialnumber_21[10]  (
	.A(N_1217),
	.B(N_2155),
	.C(RamBusAddress_i[3]),
	.Y(N_1405)
);
defparam \un1_serialnumber_21[10] .INIT=8'hAC;
// @36:329
  CFG3 \un1_serialnumber_21[11]  (
	.A(N_1218),
	.B(N_2156),
	.C(RamBusAddress_i[3]),
	.Y(N_1406)
);
defparam \un1_serialnumber_21[11] .INIT=8'hAC;
// @36:329
  CFG3 \un1_serialnumber_21[12]  (
	.A(N_1219),
	.B(N_2157),
	.C(RamBusAddress_i[3]),
	.Y(N_1407)
);
defparam \un1_serialnumber_21[12] .INIT=8'hAC;
// @36:329
  CFG3 \un1_serialnumber_21[13]  (
	.A(N_1220),
	.B(N_2158),
	.C(RamBusAddress_i[3]),
	.Y(N_1408)
);
defparam \un1_serialnumber_21[13] .INIT=8'hAC;
// @36:329
  CFG3 \un1_serialnumber_21[14]  (
	.A(N_1221),
	.B(N_2159),
	.C(RamBusAddress_i[3]),
	.Y(N_1409)
);
defparam \un1_serialnumber_21[14] .INIT=8'hAC;
// @36:329
  CFG3 \un1_serialnumber_21[15]  (
	.A(N_1222),
	.B(N_2160),
	.C(RamBusAddress_i[3]),
	.Y(N_1410)
);
defparam \un1_serialnumber_21[15] .INIT=8'hAC;
// @36:329
  CFG3 \un1_serialnumber_21[16]  (
	.A(N_1223),
	.B(N_2161),
	.C(RamBusAddress_i[3]),
	.Y(N_1411)
);
defparam \un1_serialnumber_21[16] .INIT=8'hAC;
// @36:329
  CFG3 \un1_serialnumber_21[17]  (
	.A(N_1224),
	.B(N_2162),
	.C(RamBusAddress_i[3]),
	.Y(N_1412)
);
defparam \un1_serialnumber_21[17] .INIT=8'hAC;
// @36:329
  CFG3 \un1_serialnumber_21[18]  (
	.A(N_1225),
	.B(N_2163),
	.C(RamBusAddress_i[3]),
	.Y(N_1413)
);
defparam \un1_serialnumber_21[18] .INIT=8'hAC;
// @36:329
  CFG3 \un1_serialnumber_21[19]  (
	.A(N_1226),
	.B(N_2164),
	.C(RamBusAddress_i[3]),
	.Y(N_1414)
);
defparam \un1_serialnumber_21[19] .INIT=8'hAC;
// @36:329
  CFG3 \un1_serialnumber_21[21]  (
	.A(N_1228),
	.B(un1_serialnumber_12_Z[21]),
	.C(RamBusAddress_i[3]),
	.Y(N_1416)
);
defparam \un1_serialnumber_21[21] .INIT=8'hAC;
// @36:329
  CFG3 \un1_serialnumber_21[23]  (
	.A(RamBusAddress_i[3]),
	.B(N_1230),
	.C(N_1197),
	.Y(N_1418)
);
defparam \un1_serialnumber_21[23] .INIT=8'hD8;
// @36:329
  CFG3 \un1_serialnumber_21[25]  (
	.A(RamBusAddress_i[3]),
	.B(N_1232),
	.C(N_1199),
	.Y(N_1420)
);
defparam \un1_serialnumber_21[25] .INIT=8'hD8;
// @36:329
  CFG3 \un1_serialnumber_21[26]  (
	.A(RamBusAddress_i[3]),
	.B(N_1233),
	.C(N_1200),
	.Y(N_1421)
);
defparam \un1_serialnumber_21[26] .INIT=8'hD8;
// @36:329
  CFG3 \un1_serialnumber_21[27]  (
	.A(RamBusAddress_i[3]),
	.B(N_1234),
	.C(N_1201),
	.Y(N_1422)
);
defparam \un1_serialnumber_21[27] .INIT=8'hD8;
// @36:329
  CFG3 \un1_serialnumber_21[30]  (
	.A(RamBusAddress_i[3]),
	.B(N_1237),
	.C(N_1204),
	.Y(N_1425)
);
defparam \un1_serialnumber_21[30] .INIT=8'hD8;
// @36:550
  CFG2 un1_serialnumber_sn_m28 (
	.A(un1_serialnumber_sn_N_28_0),
	.B(N_28),
	.Y(un1_serialnumber_sn_N_60)
);
defparam un1_serialnumber_sn_m28.INIT=4'h2;
// @36:329
  CFG3 LastReadReq_RNI5D7Q (
	.A(shot_i),
	.B(ReadReq),
	.C(LastReadReq_Z),
	.Y(un1_rst_1_i)
);
defparam LastReadReq_RNI5D7Q.INIT=8'h04;
// @36:329
  CFG3 \un1_serialnumber_26[18]  (
	.A(RamBusAddress_i[5]),
	.B(N_1388),
	.C(un1_serialnumber_18_1_0_wmux_0_Y[18]),
	.Y(N_1556)
);
defparam \un1_serialnumber_26[18] .INIT=8'hE4;
// @36:457
  CFG4 un1_serialnumber_sn_m8_0 (
	.A(O_rep),
	.B(RamBusAddress_i[7]),
	.C(RamBusAddress_i[6]),
	.D(RamBusAddress_i[4]),
	.Y(un1_serialnumber_sn_N_9_0)
);
defparam un1_serialnumber_sn_m8_0.INIT=16'h1104;
// @36:550
  CFG4 un1_serialnumber_sn_m25 (
	.A(RamBusAddress_i[7]),
	.B(RamBusAddress_i[6]),
	.C(RamBusAddress_i[4]),
	.D(RamBusAddress_i[3]),
	.Y(un1_serialnumber_sn_N_26_0)
);
defparam un1_serialnumber_sn_m25.INIT=16'h1514;
// @36:362
  CFG4 un1_serialnumber_sn_m43_0 (
	.A(RamBusAddress_i[6]),
	.B(RamBusAddress_i[4]),
	.C(RamBusAddress_i[5]),
	.D(RamBusAddress_i[2]),
	.Y(un1_serialnumber_sn_N_28)
);
defparam un1_serialnumber_sn_m43_0.INIT=16'h00BF;
// @36:493
  CFG4 un1_serialnumber_sn_m45 (
	.A(O_rep),
	.B(O_rep_0),
	.C(RamBusAddress_i[4]),
	.D(RamBusAddress_i[2]),
	.Y(un1_serialnumber_sn_N_25)
);
defparam un1_serialnumber_sn_m45.INIT=16'h2223;
// @36:329
  CFG4 un1_serialnumber_30_18_1 (
	.A(RamBusAddress_i[3]),
	.B(N_1205),
	.C(un1_serialnumber_sn_N_22),
	.D(N_1238),
	.Y(un1_serialnumber_30_18_1_Z)
);
defparam un1_serialnumber_30_18_1.INIT=16'h0E04;
// @36:329
  CFG4 un1_serialnumber_30_26_1 (
	.A(RamBusAddress_i[3]),
	.B(N_1202),
	.C(un1_serialnumber_sn_N_22),
	.D(N_1235),
	.Y(un1_serialnumber_30_26_1_Z)
);
defparam un1_serialnumber_30_26_1.INIT=16'h0E04;
// @36:329
  CFG3 \un1_serialnumber_23_2[3]  (
	.A(RamBusAddress_i[4]),
	.B(un1_serialnumber_sn_N_10),
	.C(Uart2RxFifoData[3]),
	.Y(N_1465_2)
);
defparam \un1_serialnumber_23_2[3] .INIT=8'h80;
// @36:329
  CFG3 \un1_serialnumber_23_2[0]  (
	.A(RamBusAddress_i[4]),
	.B(un1_serialnumber_sn_N_10),
	.C(Uart2RxFifoData[0]),
	.Y(N_1462_2)
);
defparam \un1_serialnumber_23_2[0] .INIT=8'hC4;
// @36:329
  CFG3 \un1_serialnumber_23_2[1]  (
	.A(RamBusAddress_i[4]),
	.B(un1_serialnumber_sn_N_10),
	.C(Uart2RxFifoData[1]),
	.Y(N_1463_2)
);
defparam \un1_serialnumber_23_2[1] .INIT=8'h80;
// @36:329
  CFG3 \un1_serialnumber_23_2[4]  (
	.A(RamBusAddress_i[4]),
	.B(un1_serialnumber_sn_N_10),
	.C(Uart2RxFifoData[4]),
	.Y(N_1466_2)
);
defparam \un1_serialnumber_23_2[4] .INIT=8'hC4;
// @36:329
  CFG3 \un1_serialnumber_23_2[5]  (
	.A(RamBusAddress_i[4]),
	.B(un1_serialnumber_sn_N_10),
	.C(Uart2RxFifoData[5]),
	.Y(N_1467_2)
);
defparam \un1_serialnumber_23_2[5] .INIT=8'h80;
// @36:329
  CFG3 \un1_serialnumber_22_2[23]  (
	.A(N_2041),
	.B(AdcSampleToReadB[23]),
	.C(O_rep_0),
	.Y(N_1451_2)
);
defparam \un1_serialnumber_22_2[23] .INIT=8'h08;
// @36:550
  CFG4 un1_serialnumber_sn_m15_0_2_0 (
	.A(RamBusAddress_i[7]),
	.B(RamBusAddress_i[6]),
	.C(RamBusAddress_i[4]),
	.D(RamBusAddress_i[3]),
	.Y(un1_serialnumber_sn_N_16_0_2)
);
defparam un1_serialnumber_sn_m15_0_2_0.INIT=16'h2022;
// @36:329
  CFG3 \un1_serialnumber_19[14]  (
	.A(N_2429_1),
	.B(Uart2RxFifoCount[6]),
	.C(RamBusAddress_i[2]),
	.Y(un1_serialnumber_19_Z[14])
);
defparam \un1_serialnumber_19[14] .INIT=8'hEA;
// @36:329
  CFG3 \un1_serialnumber_22_2[21]  (
	.A(N_2041),
	.B(AdcSampleToReadB[21]),
	.C(O_rep_0),
	.Y(N_1449_2)
);
defparam \un1_serialnumber_22_2[21] .INIT=8'h08;
// @36:329
  CFG3 \un1_serialnumber_23_2[7]  (
	.A(RamBusAddress_i[4]),
	.B(un1_serialnumber_sn_N_10),
	.C(Uart2RxFifoData[7]),
	.Y(N_1469_2)
);
defparam \un1_serialnumber_23_2[7] .INIT=8'h80;
// @36:329
  CFG3 \un1_serialnumber_23_2[2]  (
	.A(RamBusAddress_i[4]),
	.B(un1_serialnumber_sn_N_10),
	.C(Uart2RxFifoData[2]),
	.Y(N_1464_2)
);
defparam \un1_serialnumber_23_2[2] .INIT=8'hC4;
// @36:329
  CFG3 \un1_serialnumber_23_2[6]  (
	.A(RamBusAddress_i[4]),
	.B(un1_serialnumber_sn_N_10),
	.C(Uart2RxFifoData[6]),
	.Y(N_1468_2)
);
defparam \un1_serialnumber_23_2[6] .INIT=8'hC4;
// @36:527
  CFG2 un94_readreq_2_RNIQ1JK (
	.A(un94_readreq_2_Z),
	.B(RamBusAddress_i[3]),
	.Y(un1_serialnumber_sn_i2_mux_1)
);
defparam un94_readreq_2_RNIQ1JK.INIT=4'h1;
// @36:527
  CFG4 un94_readreq_2_RNI4V241 (
	.A(RamBusAddress_i[2]),
	.B(un94_readreq_2_Z),
	.C(RamBusAddress_i[4]),
	.D(RamBusAddress_i[3]),
	.Y(un1_serialnumber_sn_N_36_0_2)
);
defparam un94_readreq_2_RNI4V241.INIT=16'h88A0;
// @36:329
  CFG4 \un1_serialnumber_20[7]  (
	.A(un1_serialnumber_sn_N_8),
	.B(RamBusAddress_i[3]),
	.C(Uart1RxFifoData[7]),
	.D(Uart3RxFifoData[7]),
	.Y(N_1386)
);
defparam \un1_serialnumber_20[7] .INIT=16'hDC98;
// @36:329
  CFG3 \un1_serialnumber_19[8]  (
	.A(N_2435_1),
	.B(Uart2RxFifoCount[0]),
	.C(RamBusAddress_i[2]),
	.Y(un1_serialnumber_19_Z[8])
);
defparam \un1_serialnumber_19[8] .INIT=8'hEA;
// @36:329
  CFG3 \un1_serialnumber_19[9]  (
	.A(N_2434_1),
	.B(Uart2RxFifoCount[1]),
	.C(RamBusAddress_i[2]),
	.Y(un1_serialnumber_19_Z[9])
);
defparam \un1_serialnumber_19[9] .INIT=8'hEA;
// @36:329
  CFG3 \un1_serialnumber_19[16]  (
	.A(N_2427_1),
	.B(Uart2RxFifoCount[8]),
	.C(RamBusAddress_i[2]),
	.Y(un1_serialnumber_19_Z[16])
);
defparam \un1_serialnumber_19[16] .INIT=8'hEA;
// @36:329
  CFG3 \un1_serialnumber_19[11]  (
	.A(N_2432_1),
	.B(Uart2RxFifoCount[3]),
	.C(RamBusAddress_i[2]),
	.Y(un1_serialnumber_19_Z[11])
);
defparam \un1_serialnumber_19[11] .INIT=8'hEA;
// @36:329
  CFG3 \un1_serialnumber_19[12]  (
	.A(N_2431_1),
	.B(Uart2RxFifoCount[4]),
	.C(RamBusAddress_i[2]),
	.Y(un1_serialnumber_19_Z[12])
);
defparam \un1_serialnumber_19[12] .INIT=8'hEA;
// @36:329
  CFG3 \un1_serialnumber_20[0]  (
	.A(O_rep),
	.B(un1_serialnumber_sn_N_8),
	.C(N_1379_1),
	.Y(N_1379)
);
defparam \un1_serialnumber_20[0] .INIT=8'hF4;
// @36:329
  CFG3 \un1_serialnumber_19[10]  (
	.A(N_2433_1),
	.B(Uart2RxFifoCount[2]),
	.C(RamBusAddress_i[2]),
	.Y(un1_serialnumber_19_Z[10])
);
defparam \un1_serialnumber_19[10] .INIT=8'hEA;
// @36:550
  CFG4 un1_serialnumber_sn_m22_0_1_0 (
	.A(RamBusAddress_i[7]),
	.B(RamBusAddress_i[6]),
	.C(RamBusAddress_i[4]),
	.D(RamBusAddress_i[3]),
	.Y(un1_serialnumber_sn_N_23_0_1)
);
defparam un1_serialnumber_sn_m22_0_1_0.INIT=16'h5415;
// @36:329
  CFG3 \un1_serialnumber_19[17]  (
	.A(N_2426_1),
	.B(Uart2RxFifoCount[9]),
	.C(RamBusAddress_i[2]),
	.Y(un1_serialnumber_19_Z[17])
);
defparam \un1_serialnumber_19[17] .INIT=8'hEA;
// @36:329
  CFG3 \un1_serialnumber_19[15]  (
	.A(N_2428_1),
	.B(Uart2RxFifoCount[7]),
	.C(RamBusAddress_i[2]),
	.Y(un1_serialnumber_19_Z[15])
);
defparam \un1_serialnumber_19[15] .INIT=8'hEA;
// @36:329
  CFG3 \un1_serialnumber_19[13]  (
	.A(N_2430_1),
	.B(Uart2RxFifoCount[5]),
	.C(RamBusAddress_i[2]),
	.Y(un1_serialnumber_19_Z[13])
);
defparam \un1_serialnumber_19[13] .INIT=8'hEA;
// @36:245
  CFG4 DacBSetpoint_i_1_sqmuxa (
	.A(DacBSetpoint_i_1_sqmuxa_0_Z),
	.B(un94_readreq_1_Z),
	.C(un66_readreq_2_0),
	.D(DacASetpoint_i_0_sqmuxa_3_0_Z),
	.Y(DacBSetpoint_i_1_sqmuxa_Z)
);
defparam DacBSetpoint_i_1_sqmuxa.INIT=16'h8000;
// @36:694
  CFG4 un94_readreq (
	.A(un94_readreq_2_Z),
	.B(un14_readreq_2_0_Z),
	.C(un94_readreq_1_Z),
	.D(un14_readreq_5_Z),
	.Y(un94_readreq_Z)
);
defparam un94_readreq.INIT=16'h8000;
// @36:245
  CFG4 DacCSetpoint_i_1_sqmuxa (
	.A(N_12),
	.B(DacCSetpoint_i_1_sqmuxa_3_Z),
	.C(WriteReq),
	.D(RamBusAddress_i[2]),
	.Y(DacCSetpoint_i_1_sqmuxa_Z)
);
defparam DacCSetpoint_i_1_sqmuxa.INIT=16'h4000;
// @36:245
  CFG4 DacASetpoint_i_0_sqmuxa (
	.A(DacASetpoint_i_0_sqmuxa_3_0_Z),
	.B(DacASetpoint_i_0_sqmuxa_2_Z),
	.C(WriteReq),
	.D(RamBusAddress_i[2]),
	.Y(DacASetpoint_i_0_sqmuxa_Z)
);
defparam DacASetpoint_i_0_sqmuxa.INIT=16'h8000;
// @36:245
  CFG4 Uart1FifoReset_1_sqmuxa (
	.A(Uart1FifoReset_1_sqmuxa_i_3_0),
	.B(Uart1FifoReset_1_sqmuxa_i_2_0),
	.C(Uart1FifoReset_1_sqmuxa_0),
	.D(un24_readreq_2_Z),
	.Y(Uart1FifoReset_1_sqmuxa_Z)
);
defparam Uart1FifoReset_1_sqmuxa.INIT=16'h8000;
// @36:245
  CFG4 Uart2FifoReset_1_sqmuxa (
	.A(un66_readreq_2_Z),
	.B(un16_readreq_3_Z),
	.C(Uart1FifoReset_1_sqmuxa_i_3_0),
	.D(Uart2FifoReset_1_sqmuxa_0),
	.Y(Uart2FifoReset_1_sqmuxa_Z)
);
defparam Uart2FifoReset_1_sqmuxa.INIT=16'h8000;
// @36:245
  CFG4 Uart3FifoReset_1_sqmuxa (
	.A(Uart1FifoReset_1_sqmuxa_i_3_0),
	.B(Uart1FifoReset_1_sqmuxa_i_2_0),
	.C(Uart1FifoReset_1_sqmuxa_0),
	.D(un14_readreq_1),
	.Y(Uart3FifoReset_1_sqmuxa_Z)
);
defparam Uart3FifoReset_1_sqmuxa.INIT=16'h8000;
// @36:245
  CFG4 UartLabFifoReset_1_sqmuxa (
	.A(un24_readreq_2_Z),
	.B(Uart1FifoReset_1_sqmuxa_i_3_0),
	.C(un16_readreq_3_Z),
	.D(UartLabFifoReset_1_sqmuxa_0),
	.Y(UartLabFifoReset_1_sqmuxa_Z)
);
defparam UartLabFifoReset_1_sqmuxa.INIT=16'h8000;
// @36:457
  CFG4 un40_readreq (
	.A(un40_readreq_2),
	.B(un14_readreq_5_Z),
	.C(un24_readreq_2_0_Z),
	.D(N_30),
	.Y(un40_readreq_Z)
);
defparam un40_readreq.INIT=16'h0080;
// @36:444
  CFG4 un32_readreq (
	.A(un24_readreq_2_0_Z),
	.B(un14_readreq_5_Z),
	.C(un16_readreq_1_Z),
	.D(un32_readreq_2_Z),
	.Y(un32_readreq_Z)
);
defparam un32_readreq.INIT=16'h8000;
// @36:417
  CFG4 un16_readreq (
	.A(un16_readreq_1_Z),
	.B(un16_readreq_0_Z),
	.C(un16_readreq_3_Z),
	.D(N_12),
	.Y(un16_readreq_Z)
);
defparam un16_readreq.INIT=16'h0080;
// @36:245
  CFG4 MonitorAdcReset_1_sqmuxa (
	.A(RamBusAddress_i[6]),
	.B(RamBusAddress_i[4]),
	.C(un16_readreq_1_Z),
	.D(MonitorAdcReset_1_sqmuxa_2),
	.Y(MonitorAdcReset_1_sqmuxa_Z)
);
defparam MonitorAdcReset_1_sqmuxa.INIT=16'h8000;
// @36:687
  CFG4 un92_readreq (
	.A(un14_readreq_5_Z),
	.B(un72_readreq_3),
	.C(un14_readreq_2_0_Z),
	.D(un14_readreq_1),
	.Y(un92_readreq_Z)
);
defparam un92_readreq.INIT=16'h8000;
// @36:515
  CFG4 un54_readreq (
	.A(un14_readreq_5_Z),
	.B(un40_readreq_2),
	.C(un14_readreq_2_0_Z),
	.D(N_12),
	.Y(un54_readreq_Z)
);
defparam un54_readreq.INIT=16'h0080;
// @36:493
  CFG4 un50_readreq (
	.A(un50_readreq_0_Z),
	.B(un16_readreq_0_Z),
	.C(O_rep_0),
	.D(RamBusAddress_i[2]),
	.Y(un50_readreq_Z)
);
defparam un50_readreq.INIT=16'h8000;
// @36:405
  CFG4 un14_readreq (
	.A(un14_readreq_1),
	.B(un14_readreq_2_0_Z),
	.C(un14_readreq_0_Z),
	.D(un14_readreq_5_Z),
	.Y(un14_readreq_Z)
);
defparam un14_readreq.INIT=16'h8000;
// @36:245
  CFG4 Uart0ClkDivider_i_1_sqmuxa (
	.A(LastWriteReq_Z),
	.B(WriteReq),
	.C(Uart0ClkDivider_i_1_sqmuxa_2_Z),
	.D(un16_readreq_1_Z),
	.Y(Uart0ClkDivider_i_1_sqmuxa_Z)
);
defparam Uart0ClkDivider_i_1_sqmuxa.INIT=16'h4000;
// @36:245
  CFG4 ReadMonitorAdcSample_1_sqmuxa (
	.A(ReadMonitorAdcSample_1_sqmuxa_1_Z),
	.B(un16_readreq_0_Z),
	.C(N_34),
	.D(un24_readreq_2_Z),
	.Y(ReadMonitorAdcSample_1_sqmuxa_Z)
);
defparam ReadMonitorAdcSample_1_sqmuxa.INIT=16'h0800;
// @36:329
  CFG4 \un1_serialnumber_27[20]  (
	.A(RamBusAddress_i[3]),
	.B(N_2165),
	.C(un1_serialnumber_sn_N_22),
	.D(N_1227),
	.Y(N_1586)
);
defparam \un1_serialnumber_27[20] .INIT=16'h0E04;
// @36:329
  CFG4 \un1_serialnumber_27[22]  (
	.A(RamBusAddress_i[3]),
	.B(un1_serialnumber_12_Z[22]),
	.C(un1_serialnumber_sn_N_22),
	.D(N_1229),
	.Y(N_1588)
);
defparam \un1_serialnumber_27[22] .INIT=16'h0E04;
// @36:329
  CFG4 \un1_serialnumber_27[24]  (
	.A(RamBusAddress_i[3]),
	.B(N_1198),
	.C(un1_serialnumber_sn_N_22),
	.D(N_1231),
	.Y(N_1590)
);
defparam \un1_serialnumber_27[24] .INIT=16'h0E04;
// @36:329
  CFG4 \un1_serialnumber_27[29]  (
	.A(RamBusAddress_i[3]),
	.B(N_1203),
	.C(un1_serialnumber_sn_N_22),
	.D(N_1236),
	.Y(N_1595)
);
defparam \un1_serialnumber_27[29] .INIT=16'h0E04;
// @36:329
  CFG4 PPSCountReset_6_iv_i (
	.A(RamDataIn[22]),
	.B(LastWriteReq_1_sqmuxa),
	.C(PPSCountReset_2_sqmuxa_Z),
	.D(PPSCountReset_data_i_m),
	.Y(PPSCountReset_6_iv_i_Z)
);
defparam PPSCountReset_6_iv_i.INIT=16'h008C;
// @36:457
  CFG4 un1_serialnumber_sn_m11 (
	.A(O_rep_0),
	.B(N_28),
	.C(un1_serialnumber_sn_N_9_0),
	.D(RamBusAddress_i[2]),
	.Y(un1_serialnumber_sn_N_71_mux)
);
defparam un1_serialnumber_sn_m11.INIT=16'h2000;
// @36:329
  CFG3 \un1_serialnumber_29[22]  (
	.A(un1_serialnumber_sn_N_28),
	.B(O_rep_0),
	.C(un1_serialnumber_18_1_0_wmux_0_Y[22]),
	.Y(N_1655)
);
defparam \un1_serialnumber_29[22] .INIT=8'h40;
// @36:329
  CFG4 \un1_serialnumber_27[9]  (
	.A(N_1047),
	.B(un1_serialnumber_sn_N_10),
	.C(N_1404),
	.D(un1_serialnumber_sn_N_22),
	.Y(N_1575)
);
defparam \un1_serialnumber_27[9] .INIT=16'h22F0;
// @36:329
  CFG4 \un1_serialnumber_27[11]  (
	.A(N_1049),
	.B(un1_serialnumber_sn_N_10),
	.C(N_1406),
	.D(un1_serialnumber_sn_N_22),
	.Y(N_1577)
);
defparam \un1_serialnumber_27[11] .INIT=16'h22F0;
// @36:329
  CFG4 \un1_serialnumber_27[12]  (
	.A(N_1050),
	.B(un1_serialnumber_sn_N_10),
	.C(N_1407),
	.D(un1_serialnumber_sn_N_22),
	.Y(N_1578)
);
defparam \un1_serialnumber_27[12] .INIT=16'h22F0;
// @36:329
  CFG4 \un1_serialnumber_27[14]  (
	.A(N_1052),
	.B(un1_serialnumber_sn_N_10),
	.C(N_1409),
	.D(un1_serialnumber_sn_N_22),
	.Y(N_1580)
);
defparam \un1_serialnumber_27[14] .INIT=16'h22F0;
// @36:329
  CFG3 \un1_serialnumber_27[16]  (
	.A(N_1478),
	.B(N_1411),
	.C(un1_serialnumber_sn_N_22),
	.Y(N_1582)
);
defparam \un1_serialnumber_27[16] .INIT=8'hAC;
// @36:329
  CFG3 \un1_serialnumber_27[18]  (
	.A(N_1478),
	.B(N_1413),
	.C(un1_serialnumber_sn_N_22),
	.Y(N_1584)
);
defparam \un1_serialnumber_27[18] .INIT=8'hAC;
// @36:329
  CFG3 \un1_serialnumber_27[19]  (
	.A(N_1478),
	.B(N_1414),
	.C(un1_serialnumber_sn_N_22),
	.Y(N_1585)
);
defparam \un1_serialnumber_27[19] .INIT=8'hAC;
// @36:329
  CFG3 \un1_serialnumber_27[21]  (
	.A(N_1478),
	.B(N_1416),
	.C(un1_serialnumber_sn_N_22),
	.Y(N_1587)
);
defparam \un1_serialnumber_27[21] .INIT=8'hAC;
// @36:329
  CFG3 \un1_serialnumber_27[23]  (
	.A(N_1478),
	.B(N_1418),
	.C(un1_serialnumber_sn_N_22),
	.Y(N_1589)
);
defparam \un1_serialnumber_27[23] .INIT=8'hAC;
// @36:329
  CFG3 \un1_serialnumber_27[25]  (
	.A(N_1478),
	.B(N_1420),
	.C(un1_serialnumber_sn_N_22),
	.Y(N_1591)
);
defparam \un1_serialnumber_27[25] .INIT=8'hAC;
// @36:329
  CFG3 \un1_serialnumber_27[26]  (
	.A(N_1478),
	.B(N_1421),
	.C(un1_serialnumber_sn_N_22),
	.Y(N_1592)
);
defparam \un1_serialnumber_27[26] .INIT=8'hAC;
// @36:329
  CFG3 \un1_serialnumber_27[27]  (
	.A(N_1478),
	.B(N_1422),
	.C(un1_serialnumber_sn_N_22),
	.Y(N_1593)
);
defparam \un1_serialnumber_27[27] .INIT=8'hAC;
// @36:329
  CFG4 \un1_serialnumber_29[20]  (
	.A(RamBusAddress_i[5]),
	.B(N_1388),
	.C(un1_serialnumber_18_1_0_wmux_0_Y[20]),
	.D(un1_serialnumber_sn_N_28),
	.Y(N_1653)
);
defparam \un1_serialnumber_29[20] .INIT=16'h00E4;
// @36:527
  CFG3 un94_readreq_2_RNIKMT71 (
	.A(un94_readreq_2_Z),
	.B(O_rep),
	.C(RamBusAddress_i[2]),
	.Y(un1_serialnumber_sn_N_36_0_1)
);
defparam un94_readreq_2_RNIKMT71.INIT=8'h0D;
// @36:362
  CFG4 un1_readreq_3_1 (
	.A(un24_readreq_2_0_Z),
	.B(un24_readreq_2_Z),
	.C(un16_readreq_Z),
	.D(un24_readreq_1_Z),
	.Y(un1_readreq_3_1_Z)
);
defparam un1_readreq_3_1.INIT=16'hF8F0;
// @36:777
  CFG4 MonitorAdcSpiFrameEnable_i_1_sqmuxa_0_a2 (
	.A(N_34),
	.B(N_48),
	.C(MonitorAdcSpiFrameEnable_i_1_sqmuxa_0_a2_2_Z),
	.D(N_47),
	.Y(MonitorAdcSpiFrameEnable_i_1_sqmuxa)
);
defparam MonitorAdcSpiFrameEnable_i_1_sqmuxa_0_a2.INIT=16'h4000;
// @36:245
  CFG4 Uart0FifoReset_1_sqmuxa_0_a2 (
	.A(N_34),
	.B(RamBusAddress_i[7]),
	.C(N_46),
	.D(N_47),
	.Y(Uart0FifoReset_1_sqmuxa)
);
defparam Uart0FifoReset_1_sqmuxa_0_a2.INIT=16'h1000;
// @36:244
  CFG4 ReadUart3_1_sqmuxa (
	.A(N_28),
	.B(LastReadReq_Z),
	.C(N_46),
	.D(N_50),
	.Y(ReadUart3_1_sqmuxa_Z)
);
defparam ReadUart3_1_sqmuxa.INIT=16'h1000;
// @36:245
  CFG3 WriteUart3_1_sqmuxa_0_a2 (
	.A(N_50),
	.B(N_46),
	.C(N_47),
	.Y(WriteUart3_1_sqmuxa)
);
defparam WriteUart3_1_sqmuxa_0_a2.INIT=8'h80;
// @36:244
  CFG2 ReadUart0_1_sqmuxa (
	.A(un54_readreq_Z),
	.B(LastReadReq_Z),
	.Y(ReadUart0_1_sqmuxa_Z)
);
defparam ReadUart0_1_sqmuxa.INIT=4'h2;
// @36:244
  CFG4 ReadUart1_1_sqmuxa (
	.A(LastReadReq_Z),
	.B(N_12),
	.C(un16_readreq_1_Z),
	.D(un60_readreq_2_Z),
	.Y(ReadUart1_1_sqmuxa_Z)
);
defparam ReadUart1_1_sqmuxa.INIT=16'h1000;
// @36:244
  CFG4 ReadUart2_1_sqmuxa (
	.A(LastReadReq_Z),
	.B(un66_readreq_0_Z),
	.C(un66_readreq_2_Z),
	.D(un66_readreq_2_0),
	.Y(ReadUart2_1_sqmuxa_Z)
);
defparam ReadUart2_1_sqmuxa.INIT=16'h4000;
// @36:244
  CFG4 ReadUartLab_1_sqmuxa (
	.A(un24_readreq_2_Z),
	.B(un66_readreq_2_0),
	.C(LastReadReq_Z),
	.D(un78_readreq_0_Z),
	.Y(ReadUartLab_1_sqmuxa_Z)
);
defparam ReadUartLab_1_sqmuxa.INIT=16'h0800;
// @36:245
  CFG2 MonitorAdcSpiXferStart_1_sqmuxa (
	.A(un50_readreq_Z),
	.B(LastWriteReq_Z),
	.Y(MonitorAdcSpiXferStart_1_sqmuxa_Z)
);
defparam MonitorAdcSpiXferStart_1_sqmuxa.INIT=4'h2;
// @36:245
  CFG2 PPSCountReset_1_sqmuxa (
	.A(un92_readreq_Z),
	.B(LastWriteReq_Z),
	.Y(PPSCountReset_1_sqmuxa_Z)
);
defparam PPSCountReset_1_sqmuxa.INIT=4'h2;
// @36:245
  CFG2 WriteUart0_1_sqmuxa (
	.A(un54_readreq_Z),
	.B(LastWriteReq_Z),
	.Y(WriteUart0_1_sqmuxa_Z)
);
defparam WriteUart0_1_sqmuxa.INIT=4'h2;
// @36:245
  CFG4 WriteUart1_1_sqmuxa (
	.A(LastWriteReq_Z),
	.B(N_12),
	.C(un16_readreq_1_Z),
	.D(un60_readreq_2_Z),
	.Y(WriteUart1_1_sqmuxa_Z)
);
defparam WriteUart1_1_sqmuxa.INIT=16'h1000;
// @36:245
  CFG4 WriteUart2_1_sqmuxa (
	.A(LastWriteReq_Z),
	.B(un66_readreq_0_Z),
	.C(un66_readreq_2_Z),
	.D(un66_readreq_2_0),
	.Y(WriteUart2_1_sqmuxa_Z)
);
defparam WriteUart2_1_sqmuxa.INIT=16'h4000;
// @36:245
  CFG4 WriteUartLab_1_sqmuxa (
	.A(un24_readreq_2_Z),
	.B(un66_readreq_2_0),
	.C(LastWriteReq_Z),
	.D(un78_readreq_0_Z),
	.Y(WriteUartLab_1_sqmuxa_Z)
);
defparam WriteUartLab_1_sqmuxa.INIT=16'h0800;
// @36:777
  CFG2 MonitorAdcSpiDataIn_1_sqmuxa (
	.A(un50_readreq_Z),
	.B(DacSelectMaxti_i_0_sqmuxa),
	.Y(MonitorAdcSpiDataIn_1_sqmuxa_Z)
);
defparam MonitorAdcSpiDataIn_1_sqmuxa.INIT=4'h8;
// @36:777
  CFG2 Uart0TxFifoData_1_sqmuxa (
	.A(un54_readreq_Z),
	.B(DacSelectMaxti_i_0_sqmuxa),
	.Y(Uart0TxFifoData_1_sqmuxa_Z)
);
defparam Uart0TxFifoData_1_sqmuxa.INIT=4'h8;
// @36:777
  CFG4 Uart1TxFifoData_1_sqmuxa (
	.A(DacSelectMaxti_i_0_sqmuxa),
	.B(N_12),
	.C(un60_readreq_2_Z),
	.D(un16_readreq_1_Z),
	.Y(Uart1TxFifoData_1_sqmuxa_Z)
);
defparam Uart1TxFifoData_1_sqmuxa.INIT=16'h2000;
// @36:777
  CFG4 Uart2TxFifoData_1_sqmuxa (
	.A(DacSelectMaxti_i_0_sqmuxa),
	.B(un66_readreq_2_0),
	.C(un66_readreq_0_Z),
	.D(un66_readreq_2_Z),
	.Y(Uart2TxFifoData_1_sqmuxa_Z)
);
defparam Uart2TxFifoData_1_sqmuxa.INIT=16'h8000;
// @36:777
  CFG4 UartLabTxFifoData_1_sqmuxa (
	.A(un24_readreq_2_Z),
	.B(un78_readreq_0_Z),
	.C(un66_readreq_2_0),
	.D(DacSelectMaxti_i_0_sqmuxa),
	.Y(UartLabTxFifoData_1_sqmuxa_Z)
);
defparam UartLabTxFifoData_1_sqmuxa.INIT=16'h8000;
// @36:245
  CFG3 DacDSetpoint_i_1_sqmuxa (
	.A(LastWriteReq_Z),
	.B(WriteReq),
	.C(un14_readreq_Z),
	.Y(DacDSetpoint_i_1_sqmuxa_Z)
);
defparam DacDSetpoint_i_1_sqmuxa.INIT=8'h40;
// @36:777
  CFG2 DacSelectMaxti_i_1_sqmuxa (
	.A(un94_readreq_Z),
	.B(DacSelectMaxti_i_0_sqmuxa),
	.Y(DacSelectMaxti_i_1_sqmuxa_Z)
);
defparam DacSelectMaxti_i_1_sqmuxa.INIT=4'h8;
// @36:245
  CFG2 PPSCountReset_2_sqmuxa (
	.A(un94_readreq_Z),
	.B(LastWriteReq_Z),
	.Y(PPSCountReset_2_sqmuxa_Z)
);
defparam PPSCountReset_2_sqmuxa.INIT=4'h2;
// @36:329
  CFG4 \un1_serialnumber_29[9]  (
	.A(O_rep_0),
	.B(un1_serialnumber_18_1_0_wmux_0_Y[9]),
	.C(un1_serialnumber_sn_N_28),
	.D(N_1531),
	.Y(N_1642)
);
defparam \un1_serialnumber_29[9] .INIT=16'hF808;
// @36:329
  CFG4 \un1_serialnumber_29[11]  (
	.A(O_rep_0),
	.B(un1_serialnumber_18_1_0_wmux_0_Y[11]),
	.C(un1_serialnumber_sn_N_28),
	.D(N_1531),
	.Y(N_1644)
);
defparam \un1_serialnumber_29[11] .INIT=16'hF808;
// @36:329
  CFG4 \un1_serialnumber_29[12]  (
	.A(O_rep_0),
	.B(un1_serialnumber_18_1_0_wmux_0_Y[12]),
	.C(un1_serialnumber_sn_N_28),
	.D(N_1531),
	.Y(N_1645)
);
defparam \un1_serialnumber_29[12] .INIT=16'hF808;
// @36:329
  CFG4 \un1_serialnumber_29[15]  (
	.A(O_rep_0),
	.B(un1_serialnumber_18_1_0_wmux_0_Y[15]),
	.C(un1_serialnumber_sn_N_28),
	.D(N_1531),
	.Y(N_1648)
);
defparam \un1_serialnumber_29[15] .INIT=16'hF808;
// @36:329
  CFG3 \un1_serialnumber_29[16]  (
	.A(un1_serialnumber_sn_N_28),
	.B(O_rep_0),
	.C(un1_serialnumber_18_1_0_wmux_0_Y[16]),
	.Y(N_1649)
);
defparam \un1_serialnumber_29[16] .INIT=8'h62;
// @36:329
  CFG4 \un1_serialnumber_27[8]  (
	.A(N_1403),
	.B(N_1470_1),
	.C(N_1470_2),
	.D(un1_serialnumber_sn_N_22),
	.Y(N_1574)
);
defparam \un1_serialnumber_27[8] .INIT=16'hFCAA;
// @36:329
  CFG4 \un1_serialnumber_27[10]  (
	.A(N_1405),
	.B(N_1472_1),
	.C(N_1470_2),
	.D(un1_serialnumber_sn_N_22),
	.Y(N_1576)
);
defparam \un1_serialnumber_27[10] .INIT=16'hFCAA;
// @36:329
  CFG4 \un1_serialnumber_27[13]  (
	.A(N_1408),
	.B(N_1475_1),
	.C(N_1470_2),
	.D(un1_serialnumber_sn_N_22),
	.Y(N_1579)
);
defparam \un1_serialnumber_27[13] .INIT=16'hFCAA;
// @36:329
  CFG4 \un1_serialnumber_27[15]  (
	.A(N_1410),
	.B(N_1477_1),
	.C(N_1470_2),
	.D(un1_serialnumber_sn_N_22),
	.Y(N_1581)
);
defparam \un1_serialnumber_27[15] .INIT=16'hFCAA;
// @36:329
  CFG4 \un1_serialnumber_28[0]  (
	.A(un1_serialnumber_sn_N_25),
	.B(N_1428),
	.C(N_2439_2),
	.D(N_2439_1),
	.Y(N_1599)
);
defparam \un1_serialnumber_28[0] .INIT=16'hEEE4;
// @36:329
  CFG4 \un1_serialnumber_28[1]  (
	.A(un1_serialnumber_sn_N_25),
	.B(N_1429),
	.C(N_2438_2),
	.D(N_2438_1),
	.Y(N_1600)
);
defparam \un1_serialnumber_28[1] .INIT=16'hEEE4;
// @36:329
  CFG4 \un1_serialnumber_28[2]  (
	.A(un1_serialnumber_sn_N_25),
	.B(N_1430),
	.C(N_2437_2),
	.D(N_2437_1),
	.Y(N_1601)
);
defparam \un1_serialnumber_28[2] .INIT=16'hEEE4;
// @36:329
  CFG4 \un1_serialnumber_28[3]  (
	.A(un1_serialnumber_sn_N_25),
	.B(N_1431),
	.C(N_2436_2),
	.D(N_2436_1),
	.Y(N_1602)
);
defparam \un1_serialnumber_28[3] .INIT=16'hEEE4;
// @36:329
  CFG3 \un1_serialnumber_28[8]  (
	.A(un1_serialnumber_sn_N_25),
	.B(N_1436),
	.C(un1_serialnumber_19_Z[8]),
	.Y(N_1607)
);
defparam \un1_serialnumber_28[8] .INIT=8'hE4;
// @36:329
  CFG3 \un1_serialnumber_28[9]  (
	.A(un1_serialnumber_sn_N_25),
	.B(N_1437),
	.C(un1_serialnumber_19_Z[9]),
	.Y(N_1608)
);
defparam \un1_serialnumber_28[9] .INIT=8'hE4;
// @36:329
  CFG3 \un1_serialnumber_28[10]  (
	.A(un1_serialnumber_sn_N_25),
	.B(N_1438),
	.C(un1_serialnumber_19_Z[10]),
	.Y(N_1609)
);
defparam \un1_serialnumber_28[10] .INIT=8'hE4;
// @36:329
  CFG3 \un1_serialnumber_28[11]  (
	.A(un1_serialnumber_sn_N_25),
	.B(N_1439),
	.C(un1_serialnumber_19_Z[11]),
	.Y(N_1610)
);
defparam \un1_serialnumber_28[11] .INIT=8'hE4;
// @36:329
  CFG3 \un1_serialnumber_28[12]  (
	.A(un1_serialnumber_sn_N_25),
	.B(N_1440),
	.C(un1_serialnumber_19_Z[12]),
	.Y(N_1611)
);
defparam \un1_serialnumber_28[12] .INIT=8'hE4;
// @36:329
  CFG3 \un1_serialnumber_28[13]  (
	.A(un1_serialnumber_sn_N_25),
	.B(N_1441),
	.C(un1_serialnumber_19_Z[13]),
	.Y(N_1612)
);
defparam \un1_serialnumber_28[13] .INIT=8'hE4;
// @36:329
  CFG3 \un1_serialnumber_28[14]  (
	.A(un1_serialnumber_sn_N_25),
	.B(N_1442),
	.C(un1_serialnumber_19_Z[14]),
	.Y(N_1613)
);
defparam \un1_serialnumber_28[14] .INIT=8'hE4;
// @36:329
  CFG3 \un1_serialnumber_28[15]  (
	.A(un1_serialnumber_sn_N_25),
	.B(N_1443),
	.C(un1_serialnumber_19_Z[15]),
	.Y(N_1614)
);
defparam \un1_serialnumber_28[15] .INIT=8'hE4;
// @36:329
  CFG3 \un1_serialnumber_28[16]  (
	.A(un1_serialnumber_sn_N_25),
	.B(N_1444),
	.C(un1_serialnumber_19_Z[16]),
	.Y(N_1615)
);
defparam \un1_serialnumber_28[16] .INIT=8'hE4;
// @36:329
  CFG3 \un1_serialnumber_28[18]  (
	.A(un1_serialnumber_sn_N_25),
	.B(N_1446),
	.C(un1_serialnumber_19_Z[8]),
	.Y(N_1617)
);
defparam \un1_serialnumber_28[18] .INIT=8'hE4;
// @36:329
  CFG3 \un1_serialnumber_28[19]  (
	.A(un1_serialnumber_sn_N_25),
	.B(N_1447),
	.C(un1_serialnumber_19_Z[9]),
	.Y(N_1618)
);
defparam \un1_serialnumber_28[19] .INIT=8'hE4;
// @36:329
  CFG3 \un1_serialnumber_28[25]  (
	.A(un1_serialnumber_sn_N_25),
	.B(N_1453),
	.C(un1_serialnumber_19_Z[15]),
	.Y(N_1624)
);
defparam \un1_serialnumber_28[25] .INIT=8'hE4;
// @36:329
  CFG3 \un1_serialnumber_28[26]  (
	.A(un1_serialnumber_sn_N_25),
	.B(N_1454),
	.C(un1_serialnumber_19_Z[16]),
	.Y(N_1625)
);
defparam \un1_serialnumber_28[26] .INIT=8'hE4;
// @36:329
  CFG3 \un1_serialnumber_28[27]  (
	.A(un1_serialnumber_sn_N_25),
	.B(N_1455),
	.C(un1_serialnumber_19_Z[17]),
	.Y(N_1626)
);
defparam \un1_serialnumber_28[27] .INIT=8'hE4;
// @36:329
  CFG4 \un1_serialnumber_24[10]  (
	.A(Uart0RxFifoCount[2]),
	.B(UartLabRxFifoCount[2]),
	.C(un1_serialnumber_sn_N_71_mux),
	.D(RamBusAddress_i[4]),
	.Y(N_1500)
);
defparam \un1_serialnumber_24[10] .INIT=16'hA0C0;
// @36:329
  CFG4 \un1_serialnumber_24[12]  (
	.A(Uart0RxFifoCount[4]),
	.B(UartLabRxFifoCount[4]),
	.C(un1_serialnumber_sn_N_71_mux),
	.D(RamBusAddress_i[4]),
	.Y(N_1502)
);
defparam \un1_serialnumber_24[12] .INIT=16'hA0C0;
// @36:550
  CFG3 un1_serialnumber_sn_m15_0 (
	.A(RamBusAddress_i[7]),
	.B(un1_serialnumber_sn_N_13_0),
	.C(un1_serialnumber_sn_N_16_0_2),
	.Y(un1_serialnumber_sn_N_16_0)
);
defparam un1_serialnumber_sn_m15_0.INIT=8'hF1;
// @36:550
  CFG3 un1_serialnumber_sn_m22_0 (
	.A(RamBusAddress_i[7]),
	.B(un1_serialnumber_sn_N_13_0),
	.C(un1_serialnumber_sn_N_23_0_1),
	.Y(un1_serialnumber_sn_N_23_0)
);
defparam un1_serialnumber_sn_m22_0.INIT=8'hF8;
// @36:245
  CFG3 un1_LastWriteReq_1 (
	.A(un92_readreq_Z),
	.B(LastWriteReq_Z),
	.C(un94_readreq_Z),
	.Y(un1_LastWriteReq_1_i)
);
defparam un1_LastWriteReq_1.INIT=8'hCD;
// @36:527
  CFG4 un94_readreq_2_RNI24OD2 (
	.A(RamBusAddress_i[6]),
	.B(RamBusAddress_i[2]),
	.C(un1_serialnumber_sn_i2_mux_2),
	.D(un1_serialnumber_sn_i2_mux_1),
	.Y(un1_serialnumber_sn_N_34_0)
);
defparam un94_readreq_2_RNI24OD2.INIT=16'hDDD1;
// @36:329
  CFG4 \un1_serialnumber_27[0]  (
	.A(N_1395),
	.B(N_1462_1),
	.C(N_1462_2),
	.D(un1_serialnumber_sn_N_22),
	.Y(N_1566)
);
defparam \un1_serialnumber_27[0] .INIT=16'hFCAA;
// @36:329
  CFG4 \un1_serialnumber_27[1]  (
	.A(N_1396),
	.B(N_1463_1),
	.C(N_1463_2),
	.D(un1_serialnumber_sn_N_22),
	.Y(N_1567)
);
defparam \un1_serialnumber_27[1] .INIT=16'hFCAA;
// @36:329
  CFG4 \un1_serialnumber_27[2]  (
	.A(N_1397),
	.B(N_1464_1),
	.C(N_1464_2),
	.D(un1_serialnumber_sn_N_22),
	.Y(N_1568)
);
defparam \un1_serialnumber_27[2] .INIT=16'hFCAA;
// @36:329
  CFG4 \un1_serialnumber_27[3]  (
	.A(N_1398),
	.B(N_1465_1),
	.C(N_1465_2),
	.D(un1_serialnumber_sn_N_22),
	.Y(N_1569)
);
defparam \un1_serialnumber_27[3] .INIT=16'hFCAA;
// @36:329
  CFG4 \un1_serialnumber_27[4]  (
	.A(N_1399),
	.B(N_1466_1),
	.C(N_1466_2),
	.D(un1_serialnumber_sn_N_22),
	.Y(N_1570)
);
defparam \un1_serialnumber_27[4] .INIT=16'hFCAA;
// @36:329
  CFG4 \un1_serialnumber_27[5]  (
	.A(N_1400),
	.B(N_1467_1),
	.C(N_1467_2),
	.D(un1_serialnumber_sn_N_22),
	.Y(N_1571)
);
defparam \un1_serialnumber_27[5] .INIT=16'hFCAA;
// @36:329
  CFG4 \un1_serialnumber_27[6]  (
	.A(N_1401),
	.B(N_1468_1),
	.C(N_1468_2),
	.D(un1_serialnumber_sn_N_22),
	.Y(N_1572)
);
defparam \un1_serialnumber_27[6] .INIT=16'hFCAA;
// @36:329
  CFG4 \un1_serialnumber_27[7]  (
	.A(N_1402),
	.B(N_1469_1),
	.C(N_1469_2),
	.D(un1_serialnumber_sn_N_22),
	.Y(N_1573)
);
defparam \un1_serialnumber_27[7] .INIT=16'hFCAA;
// @36:329
  CFG4 \un1_serialnumber_28[21]  (
	.A(un1_serialnumber_sn_N_25),
	.B(un1_serialnumber_19_Z[11]),
	.C(N_1449_1),
	.D(N_1449_2),
	.Y(N_1620)
);
defparam \un1_serialnumber_28[21] .INIT=16'hDDD8;
// @36:329
  CFG4 \un1_serialnumber_28[23]  (
	.A(un1_serialnumber_19_Z[13]),
	.B(un1_serialnumber_sn_N_25),
	.C(N_1451_1),
	.D(N_1451_2),
	.Y(N_1622)
);
defparam \un1_serialnumber_28[23] .INIT=16'hBBB8;
// @36:362
  CFG4 ReadAdcSample_1_sqmuxa (
	.A(un32_readreq_Z),
	.B(un1_readreq_3_1_Z),
	.C(LastReadReq_Z),
	.D(un40_readreq_Z),
	.Y(ReadAdcSample_1_sqmuxa_Z)
);
defparam ReadAdcSample_1_sqmuxa.INIT=16'h0F0E;
// @36:329
  CFG4 WriteDacs_i_0_sqmuxa_i (
	.A(LastWriteReq_1_sqmuxa),
	.B(un14_readreq_Z),
	.C(SpiRst),
	.D(LastWriteReq_Z),
	.Y(WriteDacs_i_0_sqmuxa_i_Z)
);
defparam WriteDacs_i_0_sqmuxa_i.INIT=16'h55D5;
// @36:522
  CFG4 un1_serialnumber_sn_m41_0 (
	.A(RamBusAddress_i[2]),
	.B(un1_serialnumber_sn_N_40_0),
	.C(RamBusAddress_i[4]),
	.D(RamBusAddress_i[5]),
	.Y(un1_serialnumber_sn_N_34)
);
defparam un1_serialnumber_sn_m41_0.INIT=16'h0A33;
// @36:527
  CFG4 un94_readreq_2_RNIHQ1Q4 (
	.A(un1_serialnumber_sn_N_36_0_1),
	.B(RamBusAddress_i[5]),
	.C(un1_serialnumber_sn_N_34_0),
	.D(un1_serialnumber_sn_N_36_0_2),
	.Y(un94_readreq_2_RNIHQ1Q4_Z)
);
defparam un94_readreq_2_RNIHQ1Q4.INIT=16'hCF8B;
// @36:329
  CFG3 un1_serialnumber_30_19 (
	.A(N_1478),
	.B(un1_serialnumber_sn_N_34),
	.C(un1_serialnumber_sn_N_22),
	.Y(un1_serialnumber_30_19_Z)
);
defparam un1_serialnumber_30_19.INIT=8'h80;
// @36:329
  CFG4 un1_serialnumber_10_1 (
	.A(un1_serialnumber_sn_N_28),
	.B(un94_readreq_2_RNIHQ1Q4_Z),
	.C(O_rep_0),
	.D(un1_serialnumber_18_1_0_wmux_0_Y[23]),
	.Y(un1_serialnumber_10_1_Z)
);
defparam un1_serialnumber_10_1.INIT=16'h4000;
// @36:329
  CFG4 un1_serialnumber_18_1 (
	.A(un1_serialnumber_sn_N_28),
	.B(un94_readreq_2_RNIHQ1Q4_Z),
	.C(O_rep_0),
	.D(un1_serialnumber_18_1_0_wmux_0_Y[21]),
	.Y(un1_serialnumber_18_1_Z)
);
defparam un1_serialnumber_18_1.INIT=16'h4000;
// @36:329
  CFG4 un1_serialnumber_34_1 (
	.A(un1_serialnumber_sn_N_28),
	.B(un94_readreq_2_RNIHQ1Q4_Z),
	.C(O_rep_0),
	.D(un1_serialnumber_18_1_0_wmux_0_Y[17]),
	.Y(un1_serialnumber_34_1_Z)
);
defparam un1_serialnumber_34_1.INIT=16'h4000;
// @36:329
  CFG4 un1_serialnumber_26_1 (
	.A(un1_serialnumber_sn_N_28),
	.B(un94_readreq_2_RNIHQ1Q4_Z),
	.C(O_rep_0),
	.D(un1_serialnumber_18_1_0_wmux_0_Y[19]),
	.Y(un1_serialnumber_26_1_Z)
);
defparam un1_serialnumber_26_1.INIT=16'h4000;
// @36:329
  CFG3 \un1_serialnumber_30[0]  (
	.A(N_1599),
	.B(N_1566),
	.C(un1_serialnumber_sn_N_34),
	.Y(N_1660)
);
defparam \un1_serialnumber_30[0] .INIT=8'hCA;
// @36:329
  CFG3 \un1_serialnumber_30[1]  (
	.A(N_1600),
	.B(N_1567),
	.C(un1_serialnumber_sn_N_34),
	.Y(N_1661)
);
defparam \un1_serialnumber_30[1] .INIT=8'hCA;
// @36:329
  CFG3 \un1_serialnumber_30[2]  (
	.A(N_1601),
	.B(N_1568),
	.C(un1_serialnumber_sn_N_34),
	.Y(N_1662)
);
defparam \un1_serialnumber_30[2] .INIT=8'hCA;
// @36:329
  CFG3 \un1_serialnumber_30[3]  (
	.A(N_1602),
	.B(N_1569),
	.C(un1_serialnumber_sn_N_34),
	.Y(N_1663)
);
defparam \un1_serialnumber_30[3] .INIT=8'hCA;
// @36:329
  CFG4 \un1_serialnumber_30[4]  (
	.A(N_1432),
	.B(un1_serialnumber_sn_N_34),
	.C(un1_serialnumber_sn_N_25),
	.D(N_1570),
	.Y(N_1664)
);
defparam \un1_serialnumber_30[4] .INIT=16'hCE02;
// @36:329
  CFG4 \un1_serialnumber_30[5]  (
	.A(N_1433),
	.B(un1_serialnumber_sn_N_34),
	.C(un1_serialnumber_sn_N_25),
	.D(N_1571),
	.Y(N_1665)
);
defparam \un1_serialnumber_30[5] .INIT=16'hCE02;
// @36:329
  CFG4 \un1_serialnumber_30[6]  (
	.A(N_1434),
	.B(un1_serialnumber_sn_N_34),
	.C(un1_serialnumber_sn_N_25),
	.D(N_1572),
	.Y(N_1666)
);
defparam \un1_serialnumber_30[6] .INIT=16'hCE02;
// @36:329
  CFG4 \un1_serialnumber_30[7]  (
	.A(N_1435),
	.B(un1_serialnumber_sn_N_34),
	.C(un1_serialnumber_sn_N_25),
	.D(N_1573),
	.Y(N_1667)
);
defparam \un1_serialnumber_30[7] .INIT=16'hCE02;
// @36:329
  CFG3 \un1_serialnumber_30[8]  (
	.A(N_1607),
	.B(N_1574),
	.C(un1_serialnumber_sn_N_34),
	.Y(N_1668)
);
defparam \un1_serialnumber_30[8] .INIT=8'hCA;
// @36:329
  CFG3 \un1_serialnumber_30[9]  (
	.A(N_1608),
	.B(N_1575),
	.C(un1_serialnumber_sn_N_34),
	.Y(N_1669)
);
defparam \un1_serialnumber_30[9] .INIT=8'hCA;
// @36:329
  CFG3 \un1_serialnumber_30[10]  (
	.A(N_1609),
	.B(N_1576),
	.C(un1_serialnumber_sn_N_34),
	.Y(N_1670)
);
defparam \un1_serialnumber_30[10] .INIT=8'hCA;
// @36:329
  CFG3 \un1_serialnumber_30[11]  (
	.A(N_1610),
	.B(N_1577),
	.C(un1_serialnumber_sn_N_34),
	.Y(N_1671)
);
defparam \un1_serialnumber_30[11] .INIT=8'hCA;
// @36:329
  CFG3 \un1_serialnumber_30[12]  (
	.A(N_1611),
	.B(N_1578),
	.C(un1_serialnumber_sn_N_34),
	.Y(N_1672)
);
defparam \un1_serialnumber_30[12] .INIT=8'hCA;
// @36:329
  CFG3 \un1_serialnumber_30[13]  (
	.A(N_1612),
	.B(N_1579),
	.C(un1_serialnumber_sn_N_34),
	.Y(N_1673)
);
defparam \un1_serialnumber_30[13] .INIT=8'hCA;
// @36:329
  CFG3 \un1_serialnumber_30[14]  (
	.A(N_1613),
	.B(N_1580),
	.C(un1_serialnumber_sn_N_34),
	.Y(N_1674)
);
defparam \un1_serialnumber_30[14] .INIT=8'hCA;
// @36:329
  CFG3 \un1_serialnumber_30[15]  (
	.A(N_1614),
	.B(N_1581),
	.C(un1_serialnumber_sn_N_34),
	.Y(N_1675)
);
defparam \un1_serialnumber_30[15] .INIT=8'hCA;
// @36:329
  CFG3 \un1_serialnumber_30[16]  (
	.A(N_1615),
	.B(N_1582),
	.C(un1_serialnumber_sn_N_34),
	.Y(N_1676)
);
defparam \un1_serialnumber_30[16] .INIT=8'hCA;
// @36:329
  CFG4 \un1_serialnumber_30[29]  (
	.A(N_1457),
	.B(un1_serialnumber_sn_N_34),
	.C(un1_serialnumber_sn_N_25),
	.D(N_1595),
	.Y(N_1689)
);
defparam \un1_serialnumber_30[29] .INIT=16'hCE02;
// @36:329
  CFG4 \un1_serialnumber_30_1[22]  (
	.A(N_1450),
	.B(un1_serialnumber_sn_N_34),
	.C(un1_serialnumber_19_Z[12]),
	.D(un1_serialnumber_sn_N_25),
	.Y(N_1682_1)
);
defparam \un1_serialnumber_30_1[22] .INIT=16'h3022;
// @36:329
  CFG4 \un1_serialnumber_30_1[24]  (
	.A(N_1452),
	.B(un1_serialnumber_sn_N_34),
	.C(un1_serialnumber_19_Z[14]),
	.D(un1_serialnumber_sn_N_25),
	.Y(N_1684_1)
);
defparam \un1_serialnumber_30_1[24] .INIT=16'h3022;
// @36:329
  CFG3 \un1_serialnumber_30_2[17]  (
	.A(N_1412),
	.B(un1_serialnumber_sn_N_22),
	.C(un1_serialnumber_sn_N_34),
	.Y(N_1677_2)
);
defparam \un1_serialnumber_30_2[17] .INIT=8'h20;
// @36:329
  CFG4 \un1_serialnumber_30_1[17]  (
	.A(N_1445),
	.B(un1_serialnumber_sn_N_34),
	.C(un1_serialnumber_19_Z[17]),
	.D(un1_serialnumber_sn_N_25),
	.Y(N_1677_1)
);
defparam \un1_serialnumber_30_1[17] .INIT=16'h3022;
// @36:329
  CFG4 \un1_serialnumber_30_1[20]  (
	.A(N_1448),
	.B(un1_serialnumber_sn_N_34),
	.C(un1_serialnumber_19_Z[10]),
	.D(un1_serialnumber_sn_N_25),
	.Y(N_1680_1)
);
defparam \un1_serialnumber_30_1[20] .INIT=16'h3022;
// @36:329
  CFG3 \un1_serialnumber_30_1[28]  (
	.A(N_1456),
	.B(un1_serialnumber_sn_N_34),
	.C(un1_serialnumber_sn_N_25),
	.Y(N_1688_1)
);
defparam \un1_serialnumber_30_1[28] .INIT=8'h02;
// @36:329
  CFG4 un1_serialnumber_9_1 (
	.A(un1_serialnumber_sn_N_34),
	.B(N_1589),
	.C(N_1622),
	.D(un94_readreq_2_RNIHQ1Q4_Z),
	.Y(un1_serialnumber_9_1_Z)
);
defparam un1_serialnumber_9_1.INIT=16'h00D8;
// @36:329
  CFG4 un1_serialnumber_5_1 (
	.A(un1_serialnumber_sn_N_34),
	.B(N_1591),
	.C(N_1624),
	.D(un94_readreq_2_RNIHQ1Q4_Z),
	.Y(un1_serialnumber_5_1_Z)
);
defparam un1_serialnumber_5_1.INIT=16'h00D8;
// @36:329
  CFG4 un1_serialnumber_2 (
	.A(un1_serialnumber_29_1_Z[25]),
	.B(un1_serialnumber_sn_N_28),
	.C(un94_readreq_2_RNIHQ1Q4_Z),
	.D(un1_serialnumber_sn_N_60),
	.Y(un1_serialnumber_2_Z)
);
defparam un1_serialnumber_2.INIT=16'h2000;
// @36:329
  CFG4 un1_serialnumber_1_1 (
	.A(un1_serialnumber_sn_N_34),
	.B(N_1592),
	.C(N_1625),
	.D(un94_readreq_2_RNIHQ1Q4_Z),
	.Y(un1_serialnumber_1_1_Z)
);
defparam un1_serialnumber_1_1.INIT=16'h00D8;
// @36:329
  CFG4 un1_serialnumber_17_1 (
	.A(N_1587),
	.B(un1_serialnumber_sn_N_34),
	.C(N_1620),
	.D(un94_readreq_2_RNIHQ1Q4_Z),
	.Y(un1_serialnumber_17_1_Z)
);
defparam un1_serialnumber_17_1.INIT=16'h00B8;
// @36:329
  CFG4 un1_serialnumber_29_1_0 (
	.A(un1_serialnumber_sn_N_34),
	.B(N_1584),
	.C(N_1617),
	.D(un94_readreq_2_RNIHQ1Q4_Z),
	.Y(un1_serialnumber_29_1_0_Z)
);
defparam un1_serialnumber_29_1_0.INIT=16'h00D8;
// @36:329
  CFG4 un1_serialnumber_25_1 (
	.A(un1_serialnumber_sn_N_34),
	.B(N_1585),
	.C(N_1618),
	.D(un94_readreq_2_RNIHQ1Q4_Z),
	.Y(un1_serialnumber_25_1_Z)
);
defparam un1_serialnumber_25_1.INIT=16'h00D8;
// @36:329
  CFG4 \un1_serialnumber_31[27]  (
	.A(un1_serialnumber_sn_N_34),
	.B(N_1593),
	.C(N_1626),
	.D(un94_readreq_2_RNIHQ1Q4_Z),
	.Y(N_1720)
);
defparam \un1_serialnumber_31[27] .INIT=16'h00D8;
// @36:329
  CFG3 \un1_serialnumber_30[22]  (
	.A(N_1682_1),
	.B(N_1588),
	.C(un1_serialnumber_sn_N_34),
	.Y(N_1682)
);
defparam \un1_serialnumber_30[22] .INIT=8'hEA;
// @36:329
  CFG3 \un1_serialnumber_30[20]  (
	.A(N_1680_1),
	.B(N_1586),
	.C(un1_serialnumber_sn_N_34),
	.Y(N_1680)
);
defparam \un1_serialnumber_30[20] .INIT=8'hEA;
// @36:329
  CFG4 \un1_serialnumber_30[28]  (
	.A(un1_serialnumber_30_26_1_Z),
	.B(un1_serialnumber_sn_N_34),
	.C(N_1688_1),
	.D(un1_serialnumber_30_19_Z),
	.Y(N_1688)
);
defparam \un1_serialnumber_30[28] .INIT=16'hFFF8;
// @36:329
  CFG4 \un1_serialnumber_30[31]  (
	.A(un1_serialnumber_30_18_1_Z),
	.B(un1_serialnumber_sn_N_34),
	.C(N_1691_1),
	.D(un1_serialnumber_30_19_Z),
	.Y(N_1691)
);
defparam \un1_serialnumber_30[31] .INIT=16'hFFF8;
// @36:329
  CFG3 \un1_serialnumber_31[0]  (
	.A(N_1660),
	.B(N_1633),
	.C(un94_readreq_2_RNIHQ1Q4_Z),
	.Y(N_1693)
);
defparam \un1_serialnumber_31[0] .INIT=8'hCA;
// @36:329
  CFG3 \un1_serialnumber_31[1]  (
	.A(N_1661),
	.B(N_1634),
	.C(un94_readreq_2_RNIHQ1Q4_Z),
	.Y(N_1694)
);
defparam \un1_serialnumber_31[1] .INIT=8'hCA;
// @36:329
  CFG3 \un1_serialnumber_31[2]  (
	.A(N_1662),
	.B(N_1635),
	.C(un94_readreq_2_RNIHQ1Q4_Z),
	.Y(N_1695)
);
defparam \un1_serialnumber_31[2] .INIT=8'hCA;
// @36:329
  CFG3 \un1_serialnumber_31[3]  (
	.A(N_1663),
	.B(N_1636),
	.C(un94_readreq_2_RNIHQ1Q4_Z),
	.Y(N_1696)
);
defparam \un1_serialnumber_31[3] .INIT=8'hCA;
// @36:329
  CFG3 \un1_serialnumber_31[4]  (
	.A(N_1664),
	.B(N_1637),
	.C(un94_readreq_2_RNIHQ1Q4_Z),
	.Y(N_1697)
);
defparam \un1_serialnumber_31[4] .INIT=8'hCA;
// @36:329
  CFG3 \un1_serialnumber_31[6]  (
	.A(N_1666),
	.B(N_1639),
	.C(un94_readreq_2_RNIHQ1Q4_Z),
	.Y(N_1699)
);
defparam \un1_serialnumber_31[6] .INIT=8'hCA;
// @36:329
  CFG3 \un1_serialnumber_31[7]  (
	.A(N_1667),
	.B(N_1640),
	.C(un94_readreq_2_RNIHQ1Q4_Z),
	.Y(N_1700)
);
defparam \un1_serialnumber_31[7] .INIT=8'hCA;
// @36:329
  CFG4 \un1_serialnumber_31[8]  (
	.A(N_1641_2),
	.B(N_1641_1),
	.C(N_1668),
	.D(un94_readreq_2_RNIHQ1Q4_Z),
	.Y(N_1701)
);
defparam \un1_serialnumber_31[8] .INIT=16'hEEF0;
// @36:329
  CFG3 \un1_serialnumber_31[9]  (
	.A(N_1669),
	.B(N_1642),
	.C(un94_readreq_2_RNIHQ1Q4_Z),
	.Y(N_1702)
);
defparam \un1_serialnumber_31[9] .INIT=8'hCA;
// @36:329
  CFG4 \un1_serialnumber_31[10]  (
	.A(N_1643_1),
	.B(N_1641_2),
	.C(un94_readreq_2_RNIHQ1Q4_Z),
	.D(N_1670),
	.Y(N_1703)
);
defparam \un1_serialnumber_31[10] .INIT=16'hEFE0;
// @36:329
  CFG3 \un1_serialnumber_31[11]  (
	.A(N_1671),
	.B(N_1644),
	.C(un94_readreq_2_RNIHQ1Q4_Z),
	.Y(N_1704)
);
defparam \un1_serialnumber_31[11] .INIT=8'hCA;
// @36:329
  CFG3 \un1_serialnumber_31[12]  (
	.A(N_1672),
	.B(N_1645),
	.C(un94_readreq_2_RNIHQ1Q4_Z),
	.Y(N_1705)
);
defparam \un1_serialnumber_31[12] .INIT=8'hCA;
// @36:329
  CFG4 \un1_serialnumber_31[13]  (
	.A(N_1646_1),
	.B(N_1641_2),
	.C(un94_readreq_2_RNIHQ1Q4_Z),
	.D(N_1673),
	.Y(N_1706)
);
defparam \un1_serialnumber_31[13] .INIT=16'hEFE0;
// @36:329
  CFG4 \un1_serialnumber_31[14]  (
	.A(N_1647_1),
	.B(N_1641_2),
	.C(un94_readreq_2_RNIHQ1Q4_Z),
	.D(N_1674),
	.Y(N_1707)
);
defparam \un1_serialnumber_31[14] .INIT=16'hEFE0;
// @36:329
  CFG3 \un1_serialnumber_31[15]  (
	.A(N_1675),
	.B(N_1648),
	.C(un94_readreq_2_RNIHQ1Q4_Z),
	.Y(N_1708)
);
defparam \un1_serialnumber_31[15] .INIT=8'hCA;
// @36:329
  CFG3 \un1_serialnumber_31[16]  (
	.A(N_1676),
	.B(N_1649),
	.C(un94_readreq_2_RNIHQ1Q4_Z),
	.Y(N_1709)
);
defparam \un1_serialnumber_31[16] .INIT=8'hCA;
// @36:329
  CFG3 \un1_serialnumber_1[25]  (
	.A(un1_serialnumber_sn_N_60),
	.B(N_2140),
	.C(un1_serialnumber_sn_N_71_mux),
	.Y(N_1752_1)
);
defparam \un1_serialnumber_1[25] .INIT=8'h45;
// @36:329
  CFG3 \un1_serialnumber_1[26]  (
	.A(un1_serialnumber_sn_N_60),
	.B(N_2141),
	.C(un1_serialnumber_sn_N_71_mux),
	.Y(N_1753_1)
);
defparam \un1_serialnumber_1[26] .INIT=8'h40;
// @36:329
  CFG4 \un1_serialnumber[27]  (
	.A(un1_serialnumber_sn_N_71_mux),
	.B(N_2142),
	.C(N_1720),
	.D(un1_serialnumber_sn_N_60),
	.Y(un1_serialnumber_Z[27])
);
defparam \un1_serialnumber[27] .INIT=16'hF0DD;
// @36:329
  CFG4 \un1_serialnumber[29]  (
	.A(un94_readreq_2_RNIHQ1Q4_Z),
	.B(un1_serialnumber_sn_N_71_mux),
	.C(un1_serialnumber_sn_N_60),
	.D(N_1689),
	.Y(un1_serialnumber_Z[29])
);
defparam \un1_serialnumber[29] .INIT=16'h5303;
// @36:329
  CFG4 \un1_serialnumber[5]  (
	.A(N_1638),
	.B(un94_readreq_2_RNIHQ1Q4_Z),
	.C(N_1665),
	.D(un1_serialnumber_sn_N_60),
	.Y(un1_serialnumber_Z[5])
);
defparam \un1_serialnumber[5] .INIT=16'hB800;
// @36:329
  CFG4 \un1_serialnumber[0]  (
	.A(un1_serialnumber_sn_N_71_mux),
	.B(N_2131),
	.C(N_1693),
	.D(un1_serialnumber_sn_N_60),
	.Y(un1_serialnumber_Z[0])
);
defparam \un1_serialnumber[0] .INIT=16'hF088;
// @36:329
  CFG4 \un1_serialnumber[1]  (
	.A(un1_serialnumber_sn_N_71_mux),
	.B(N_2132),
	.C(N_1694),
	.D(un1_serialnumber_sn_N_60),
	.Y(un1_serialnumber_Z[1])
);
defparam \un1_serialnumber[1] .INIT=16'hF0DD;
// @36:329
  CFG4 \un1_serialnumber[2]  (
	.A(un1_serialnumber_sn_N_71_mux),
	.B(N_2133),
	.C(N_1695),
	.D(un1_serialnumber_sn_N_60),
	.Y(un1_serialnumber_Z[2])
);
defparam \un1_serialnumber[2] .INIT=16'hF0DD;
// @36:329
  CFG4 \un1_serialnumber[3]  (
	.A(un1_serialnumber_sn_N_71_mux),
	.B(N_2134),
	.C(N_1696),
	.D(un1_serialnumber_sn_N_60),
	.Y(un1_serialnumber_Z[3])
);
defparam \un1_serialnumber[3] .INIT=16'hF0DD;
// @36:329
  CFG3 \un1_serialnumber[4]  (
	.A(un1_serialnumber_sn_N_71_mux),
	.B(un1_serialnumber_sn_N_60),
	.C(N_1697),
	.Y(un1_serialnumber_Z[4])
);
defparam \un1_serialnumber[4] .INIT=8'hD1;
// @36:329
  CFG3 \un1_serialnumber[6]  (
	.A(un1_serialnumber_sn_N_71_mux),
	.B(un1_serialnumber_sn_N_60),
	.C(N_1699),
	.Y(un1_serialnumber_Z[6])
);
defparam \un1_serialnumber[6] .INIT=8'hD1;
// @36:329
  CFG3 \un1_serialnumber[7]  (
	.A(un1_serialnumber_sn_N_71_mux),
	.B(un1_serialnumber_sn_N_60),
	.C(N_1700),
	.Y(un1_serialnumber_Z[7])
);
defparam \un1_serialnumber[7] .INIT=8'hD1;
// @36:329
  CFG4 \un1_serialnumber[8]  (
	.A(un1_serialnumber_sn_N_71_mux),
	.B(N_2143),
	.C(N_1701),
	.D(un1_serialnumber_sn_N_60),
	.Y(un1_serialnumber_Z[8])
);
defparam \un1_serialnumber[8] .INIT=16'hF088;
// @36:329
  CFG4 \un1_serialnumber[9]  (
	.A(un1_serialnumber_sn_N_71_mux),
	.B(N_2144),
	.C(N_1702),
	.D(un1_serialnumber_sn_N_60),
	.Y(un1_serialnumber_Z[9])
);
defparam \un1_serialnumber[9] .INIT=16'hF088;
// @36:329
  CFG3 \un1_serialnumber[10]  (
	.A(N_1703),
	.B(N_1500),
	.C(un1_serialnumber_sn_N_60),
	.Y(un1_serialnumber_Z[10])
);
defparam \un1_serialnumber[10] .INIT=8'hAC;
// @36:329
  CFG4 \un1_serialnumber[11]  (
	.A(un1_serialnumber_sn_N_71_mux),
	.B(N_2136),
	.C(N_1704),
	.D(un1_serialnumber_sn_N_60),
	.Y(un1_serialnumber_Z[11])
);
defparam \un1_serialnumber[11] .INIT=16'hF088;
// @36:329
  CFG3 \un1_serialnumber[12]  (
	.A(N_1705),
	.B(N_1502),
	.C(un1_serialnumber_sn_N_60),
	.Y(un1_serialnumber_Z[12])
);
defparam \un1_serialnumber[12] .INIT=8'hAC;
// @36:329
  CFG4 \un1_serialnumber[13]  (
	.A(un1_serialnumber_sn_N_71_mux),
	.B(N_2138),
	.C(N_1706),
	.D(un1_serialnumber_sn_N_60),
	.Y(un1_serialnumber_Z[13])
);
defparam \un1_serialnumber[13] .INIT=16'hF088;
// @36:329
  CFG4 \un1_serialnumber[14]  (
	.A(un1_serialnumber_sn_N_71_mux),
	.B(N_2139),
	.C(N_1707),
	.D(un1_serialnumber_sn_N_60),
	.Y(un1_serialnumber_Z[14])
);
defparam \un1_serialnumber[14] .INIT=16'hF0DD;
// @36:329
  CFG4 \un1_serialnumber[15]  (
	.A(un1_serialnumber_sn_N_71_mux),
	.B(N_2140),
	.C(N_1708),
	.D(un1_serialnumber_sn_N_60),
	.Y(un1_serialnumber_Z[15])
);
defparam \un1_serialnumber[15] .INIT=16'hF0DD;
// @36:329
  CFG4 \un1_serialnumber[16]  (
	.A(un1_serialnumber_sn_N_71_mux),
	.B(N_2141),
	.C(N_1709),
	.D(un1_serialnumber_sn_N_60),
	.Y(un1_serialnumber_Z[16])
);
defparam \un1_serialnumber[16] .INIT=16'hF0DD;
// @36:329
  CFG4 \un1_serialnumber[30]  (
	.A(N_1690_1),
	.B(un1_serialnumber_sn_N_60),
	.C(un94_readreq_2_RNIHQ1Q4_Z),
	.D(N_1690_2),
	.Y(un1_serialnumber_Z[30])
);
defparam \un1_serialnumber[30] .INIT=16'h0C08;
// @36:329
  CFG4 \un1_serialnumber[25]  (
	.A(un1_serialnumber_5_1_Z),
	.B(un1_serialnumber_sn_N_60),
	.C(un1_serialnumber_2_Z),
	.D(N_1752_1),
	.Y(un1_serialnumber_Z[25])
);
defparam \un1_serialnumber[25] .INIT=16'hFFF8;
// @36:329
  CFG4 \un1_serialnumber[26]  (
	.A(un1_serialnumber_1_1_Z),
	.B(un1_serialnumber_sn_N_60),
	.C(un1_serialnumber_2_Z),
	.D(N_1753_1),
	.Y(un1_serialnumber_Z[26])
);
defparam \un1_serialnumber[26] .INIT=16'hFFF8;
// @36:329
  CFG4 \un1_serialnumber[28]  (
	.A(un1_serialnumber_sn_N_71_mux),
	.B(un94_readreq_2_RNIHQ1Q4_Z),
	.C(un1_serialnumber_sn_N_60),
	.D(N_1688),
	.Y(un1_serialnumber_Z[28])
);
defparam \un1_serialnumber[28] .INIT=16'h3505;
// @36:329
  CFG4 \un1_serialnumber[31]  (
	.A(un1_serialnumber_sn_N_71_mux),
	.B(un94_readreq_2_RNIHQ1Q4_Z),
	.C(un1_serialnumber_sn_N_60),
	.D(N_1691),
	.Y(un1_serialnumber_Z[31])
);
defparam \un1_serialnumber[31] .INIT=16'h3505;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* RegisterSpacePorts_10 */

module SpiMasterQuadPorts_work_main_architecture_main_1layer1 (
  DacReadbackD_i,
  DacReadbackC_i,
  DacReadbackB_i,
  DacReadbackA_i,
  DacWriteOutA_i,
  DacWriteOutB_i,
  DacWriteOutC_i,
  DacWriteOutD_i,
  un1_clkdiv_i_0_0,
  SpiRst,
  SpiXferComplete,
  SckDacs_i,
  SpiRst_arst_i,
  MosiDacA_i,
  N_1005_i_set,
  MosiDacB_i,
  N_1004_i_set,
  MosiDacC_i,
  FCCC_C0_0_GL1,
  MosiDacD_i,
  N_1006_i_set,
  N_1006_i_i,
  N_1004_i_i,
  N_1005_i_i
)
;
output [23:0] DacReadbackD_i ;
output [23:0] DacReadbackC_i ;
output [23:0] DacReadbackB_i ;
output [23:0] DacReadbackA_i ;
input [23:0] DacWriteOutA_i ;
input [23:0] DacWriteOutB_i ;
input [23:0] DacWriteOutC_i ;
input [23:0] DacWriteOutD_i ;
output un1_clkdiv_i_0_0 ;
input SpiRst ;
output SpiXferComplete ;
output SckDacs_i ;
input SpiRst_arst_i ;
output MosiDacA_i ;
input N_1005_i_set ;
output MosiDacB_i ;
input N_1004_i_set ;
output MosiDacC_i ;
input FCCC_C0_0_GL1 ;
output MosiDacD_i ;
input N_1006_i_set ;
output N_1006_i_i ;
output N_1004_i_i ;
output N_1005_i_i ;
wire un1_clkdiv_i_0_0 ;
wire SpiRst ;
wire SpiXferComplete ;
wire SckDacs_i ;
wire SpiRst_arst_i ;
wire MosiDacA_i ;
wire N_1005_i_set ;
wire MosiDacB_i ;
wire N_1004_i_set ;
wire MosiDacC_i ;
wire FCCC_C0_0_GL1 ;
wire MosiDacD_i ;
wire N_1006_i_set ;
wire N_1006_i_i ;
wire N_1004_i_i ;
wire N_1005_i_i ;
wire [23:23] DacReadbackA_irs;
wire [23:23] DacReadbackB_irs;
wire [23:23] DacReadbackC_irs;
wire [23:23] DacReadbackD_irs;
wire [4:0] SpiBitPos_Z;
wire [2:1] SpiBitPos_6;
wire [23:0] DataToMosiD_i_Z;
wire [23:0] DataToMosiC_i_Z;
wire [23:0] DataToMosiB_i_Z;
wire [23:0] DataToMosiA_i_Z;
wire [2:1] ClkDiv_Z;
wire [2:0] ClkDiv_3;
wire [0:0] un1_clkdiv_i_a2_0_1_Z;
wire DataToMosiLatched_Z ;
wire DataToMosiLatched_i ;
wire un1_rst_Z ;
wire un1_rst_i ;
wire un1_rst_3_Z ;
wire un1_rst_3_i ;
wire un1_rst_4_Z ;
wire un1_rst_4_i ;
wire N_1005_i_Z ;
wire N_1004_i_Z ;
wire N_1006_i_Z ;
wire MosiDacD_irs ;
wire un1_rst_9_rs_Z ;
wire VCC ;
wire un1_rst_9_i ;
wire MosiD_i_8_Z ;
wire GND ;
wire MosiDacC_irs ;
wire N_60 ;
wire MosiDacB_irs ;
wire un1_rst_10_rs_Z ;
wire un1_rst_10_i ;
wire N_61 ;
wire MosiDacA_irs ;
wire un1_rst_11_rs_Z ;
wire un1_rst_11_i ;
wire N_62 ;
wire un1_rst_4_set_Z ;
wire un1_rst_8_rs_Z ;
wire un1_rst_8_i ;
wire DataFromMisoA_15_7 ;
wire un1_rst_3_set_Z ;
wire un1_rst_7_rs_Z ;
wire un1_rst_7_i ;
wire un1_rst_6_rs_Z ;
wire un1_rst_set_Z ;
wire un1_rst_6_i ;
wire N_115_mux_i ;
wire N_64_i_i ;
wire XferComplete_ice_Z ;
wire N_60_0 ;
wire N_121_mux_i ;
wire DataFromMisoC_15_1 ;
wire DataFromMisoB_15_9 ;
wire DataFromMisoC_15 ;
wire DataFromMisoB_15_7 ;
wire DataFromMisoB_15_6 ;
wire DataFromMisoB_15_5 ;
wire DataFromMisoB_15_4 ;
wire DataFromMisoB_15_3 ;
wire DataFromMisoB_15_2 ;
wire DataFromMisoD_15_7 ;
wire DataFromMisoD_15_6 ;
wire DataFromMisoD_15_5 ;
wire DataFromMisoA_15_10 ;
wire DataFromMisoA_15_9 ;
wire DataFromMisoA_15_8 ;
wire DataFromMisoA_15_6 ;
wire DataFromMisoB_15 ;
wire DataFromMisoA_15_4 ;
wire DataFromMisoA_15_3 ;
wire DataFromMisoD_15 ;
wire DataFromMisoA_15_1 ;
wire DataFromMisoA_15_0 ;
wire DataFromMisoA_15 ;
wire N_57_i ;
wire CO0 ;
wire MosiA_i_3_5_1_0_co1 ;
wire MosiA_i_3_5_1_wmux_0_S ;
wire N_1440 ;
wire MosiA_i_3_5_1_0_y0 ;
wire MosiA_i_3_5_1_0_co0 ;
wire MosiA_i_3_5_1_0_wmux_S ;
wire MosiC_i_3_5_1_0_co1 ;
wire MosiC_i_3_5_1_wmux_0_S ;
wire N_1480 ;
wire MosiC_i_3_5_1_0_y0 ;
wire MosiC_i_3_5_1_0_co0 ;
wire MosiC_i_3_5_1_0_wmux_S ;
wire MosiB_i_4_5_1_0_co1 ;
wire MosiB_i_4_5_1_wmux_0_S ;
wire N_1460 ;
wire MosiB_i_4_5_1_0_y0 ;
wire MosiB_i_4_5_1_0_co0 ;
wire MosiB_i_4_5_1_0_wmux_S ;
wire MosiA_i_3_21_1_0_co1 ;
wire MosiA_i_3_21_1_wmux_0_S ;
wire N_1455 ;
wire MosiA_i_3_21_1_0_y0 ;
wire MosiA_i_3_21_1_0_co0 ;
wire MosiA_i_3_21_1_0_wmux_S ;
wire MosiD_i_4_14_1_0_co1 ;
wire MosiD_i_4_14_1_wmux_0_S ;
wire N_1505 ;
wire MosiD_i_4_14_1_0_y0 ;
wire MosiD_i_4_14_1_0_co0 ;
wire MosiD_i_4_14_1_0_wmux_S ;
wire MosiB_i_4_21_1_0_co1 ;
wire MosiB_i_4_21_1_wmux_0_S ;
wire N_1475 ;
wire MosiB_i_4_21_1_0_y0 ;
wire MosiB_i_4_21_1_0_co0 ;
wire MosiB_i_4_21_1_0_wmux_S ;
wire MosiD_i_4_5_1_0_co1 ;
wire MosiD_i_4_5_1_wmux_0_S ;
wire N_1499 ;
wire MosiD_i_4_5_1_0_y0 ;
wire MosiD_i_4_5_1_0_co0 ;
wire MosiD_i_4_5_1_0_wmux_S ;
wire MosiC_i_3_18_2_wmux_3_FCO ;
wire MosiC_i_3_18_2_wmux_3_S ;
wire N_1492 ;
wire MosiC_i_3_18_2_0_y1 ;
wire MosiC_i_3_18_2_0_y3 ;
wire MosiC_i_3_18_2_co1_0 ;
wire MosiC_i_3_18_2_wmux_2_S ;
wire MosiC_i_3_18_2_y0_0 ;
wire MosiC_i_3_18_2_co0_0 ;
wire MosiC_i_3_18_2_wmux_1_S ;
wire MosiC_i_3_18_2_0_co1 ;
wire MosiC_i_3_18_2_wmux_0_S ;
wire MosiC_i_3_18_2_0_y0 ;
wire MosiC_i_3_18_2_0_co0 ;
wire MosiC_i_3_18_2_0_wmux_S ;
wire MosiA_i_3_18_2_wmux_3_FCO ;
wire MosiA_i_3_18_2_wmux_3_S ;
wire N_1452 ;
wire MosiA_i_3_18_2_0_y1 ;
wire MosiA_i_3_18_2_0_y3 ;
wire MosiA_i_3_18_2_co1_0 ;
wire MosiA_i_3_18_2_wmux_2_S ;
wire MosiA_i_3_18_2_y0_0 ;
wire MosiA_i_3_18_2_co0_0 ;
wire MosiA_i_3_18_2_wmux_1_S ;
wire MosiA_i_3_18_2_0_co1 ;
wire MosiA_i_3_18_2_wmux_0_S ;
wire MosiA_i_3_18_2_0_y0 ;
wire MosiA_i_3_18_2_0_co0 ;
wire MosiA_i_3_18_2_0_wmux_S ;
wire MosiB_i_4_18_2_wmux_3_FCO ;
wire MosiB_i_4_18_2_wmux_3_S ;
wire N_1472 ;
wire MosiB_i_4_18_2_0_y1 ;
wire MosiB_i_4_18_2_0_y3 ;
wire MosiB_i_4_18_2_co1_0 ;
wire MosiB_i_4_18_2_wmux_2_S ;
wire MosiB_i_4_18_2_y0_0 ;
wire MosiB_i_4_18_2_co0_0 ;
wire MosiB_i_4_18_2_wmux_1_S ;
wire MosiB_i_4_18_2_0_co1 ;
wire MosiB_i_4_18_2_wmux_0_S ;
wire MosiB_i_4_18_2_0_y0 ;
wire MosiB_i_4_18_2_0_co0 ;
wire MosiB_i_4_18_2_0_wmux_S ;
wire N_1008 ;
wire N_54 ;
wire m77_1_1 ;
wire MosiD_i_8_2_0_RNO_5_Z ;
wire N_1496_2 ;
wire m113_1_1 ;
wire MosiA_i_7_i_m2_2_0_RNO_3_Z ;
wire N_1437_2 ;
wire m104_1_1 ;
wire MosiB_i_8_i_m2_2_0_RNO_3_Z ;
wire N_1457_2 ;
wire m95_1_1 ;
wire MosiC_i_7_i_m2_2_0_RNO_4_Z ;
wire N_1477_2 ;
wire MosiC_i_7_i_m2_2_0_RNO_5_Z ;
wire N_93 ;
wire m68_2_1 ;
wire MosiD_i_8_2_0_RNO_1_Z ;
wire MosiD_i_4_17_1_Z ;
wire MosiD_i_8_2_0_RNO_7_Z ;
wire MosiD_i_8_2_0_RNO_3_Z ;
wire N_69 ;
wire N_1484_i ;
wire N_1483_i ;
wire N_96 ;
wire N_1464_i ;
wire N_1463_i ;
wire N_105 ;
wire N_1444_i ;
wire N_1443_i ;
wire N_114 ;
wire N_1502_i ;
wire N_1501_i ;
wire N_78 ;
wire N_4_0 ;
wire N_102 ;
wire N_1553 ;
wire N_111 ;
wire N_56 ;
wire N_1483_1 ;
wire N_1501_1 ;
wire N_1443_1 ;
wire N_1463_1 ;
wire N_95 ;
wire MosiD_i_8_2_0_Z ;
wire N_52_0 ;
wire N_6_0 ;
wire N_11_0 ;
wire N_116_mux ;
wire N_117_mux ;
wire N_79 ;
wire N_60_2 ;
wire N_61_2 ;
wire N_62_2 ;
  CFG1 DataToMosiLatched_RNITD9 (
	.A(DataToMosiLatched_Z),
	.Y(DataToMosiLatched_i)
);
defparam DataToMosiLatched_RNITD9.INIT=2'h1;
  CFG1 un1_rst_set_RNO (
	.A(un1_rst_Z),
	.Y(un1_rst_i)
);
defparam un1_rst_set_RNO.INIT=2'h1;
  CFG1 un1_rst_3_set_RNO (
	.A(un1_rst_3_Z),
	.Y(un1_rst_3_i)
);
defparam un1_rst_3_set_RNO.INIT=2'h1;
  CFG1 un1_rst_4_set_RNO (
	.A(un1_rst_4_Z),
	.Y(un1_rst_4_i)
);
defparam un1_rst_4_set_RNO.INIT=2'h1;
  CFG1 N_1005_i_i_0 (
	.A(N_1005_i_Z),
	.Y(N_1005_i_i)
);
defparam N_1005_i_i_0.INIT=2'h1;
  CFG1 N_1004_i_i_0 (
	.A(N_1004_i_Z),
	.Y(N_1004_i_i)
);
defparam N_1004_i_i_0.INIT=2'h1;
  CFG1 N_1006_i_i_0 (
	.A(N_1006_i_Z),
	.Y(N_1006_i_i)
);
defparam N_1006_i_i_0.INIT=2'h1;
  CFG3 MosiD_i_RNIRQ3R (
	.A(MosiDacD_irs),
	.B(un1_rst_9_rs_Z),
	.C(N_1006_i_set),
	.Y(MosiDacD_i)
);
defparam MosiD_i_RNIRQ3R.INIT=8'hEA;
// @33:110
  SLE MosiD_i (
	.Q(MosiDacD_irs),
	.ADn(VCC),
	.ALn(un1_rst_9_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MosiD_i_8_Z),
	.EN(un1_clkdiv_i_0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  CFG3 MosiC_i_RNIQO2R (
	.A(MosiDacC_irs),
	.B(un1_rst_9_rs_Z),
	.C(N_1006_i_set),
	.Y(MosiDacC_i)
);
defparam MosiC_i_RNIQO2R.INIT=8'hEA;
// @33:110
  SLE MosiC_i (
	.Q(MosiDacC_irs),
	.ADn(VCC),
	.ALn(un1_rst_9_i),
	.CLK(FCCC_C0_0_GL1),
	.D(N_60),
	.EN(un1_clkdiv_i_0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE un1_rst_9_rs (
	.Q(un1_rst_9_rs_Z),
	.ADn(VCC),
	.ALn(un1_rst_9_i),
	.CLK(N_1006_i_Z),
	.D(VCC),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
  CFG3 un1_rst_10_rs_RNIVINB (
	.A(N_1004_i_set),
	.B(MosiDacB_irs),
	.C(un1_rst_10_rs_Z),
	.Y(MosiDacB_i)
);
defparam un1_rst_10_rs_RNIVINB.INIT=8'hEC;
// @33:110
  SLE MosiB_i (
	.Q(MosiDacB_irs),
	.ADn(VCC),
	.ALn(un1_rst_10_i),
	.CLK(FCCC_C0_0_GL1),
	.D(N_61),
	.EN(un1_clkdiv_i_0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE un1_rst_10_rs (
	.Q(un1_rst_10_rs_Z),
	.ADn(VCC),
	.ALn(un1_rst_10_i),
	.CLK(N_1004_i_Z),
	.D(VCC),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
  CFG3 un1_rst_11_rs_RNI0Q8H (
	.A(N_1005_i_set),
	.B(MosiDacA_irs),
	.C(un1_rst_11_rs_Z),
	.Y(MosiDacA_i)
);
defparam un1_rst_11_rs_RNI0Q8H.INIT=8'hEC;
// @33:110
  SLE MosiA_i (
	.Q(MosiDacA_irs),
	.ADn(VCC),
	.ALn(un1_rst_11_i),
	.CLK(FCCC_C0_0_GL1),
	.D(N_62),
	.EN(un1_clkdiv_i_0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE un1_rst_11_rs (
	.Q(un1_rst_11_rs_Z),
	.ADn(VCC),
	.ALn(un1_rst_11_i),
	.CLK(N_1005_i_Z),
	.D(VCC),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
  CFG3 un1_rst_4_set_RNIUA2I (
	.A(un1_rst_4_set_Z),
	.B(DacReadbackA_irs[23]),
	.C(un1_rst_8_rs_Z),
	.Y(DacReadbackA_i[23])
);
defparam un1_rst_4_set_RNIUA2I.INIT=8'hEC;
// @33:110
  SLE \DataFromMisoA_1[23]  (
	.Q(DacReadbackA_irs[23]),
	.ADn(VCC),
	.ALn(un1_rst_8_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MosiDacA_i),
	.EN(DataFromMisoA_15_7),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE un1_rst_4_set (
	.Q(un1_rst_4_set_Z),
	.ADn(GND),
	.ALn(un1_rst_4_i),
	.CLK(FCCC_C0_0_GL1),
	.D(GND),
	.EN(DataFromMisoA_15_7),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE un1_rst_8_rs (
	.Q(un1_rst_8_rs_Z),
	.ADn(VCC),
	.ALn(un1_rst_8_i),
	.CLK(un1_rst_4_Z),
	.D(VCC),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
  CFG3 un1_rst_7_rs_RNIT9811 (
	.A(un1_rst_3_set_Z),
	.B(DacReadbackB_irs[23]),
	.C(un1_rst_7_rs_Z),
	.Y(DacReadbackB_i[23])
);
defparam un1_rst_7_rs_RNIT9811.INIT=8'hEC;
// @33:110
  SLE \DataFromMisoB_1[23]  (
	.Q(DacReadbackB_irs[23]),
	.ADn(VCC),
	.ALn(un1_rst_7_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MosiDacB_i),
	.EN(DataFromMisoA_15_7),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE un1_rst_3_set (
	.Q(un1_rst_3_set_Z),
	.ADn(GND),
	.ALn(un1_rst_3_i),
	.CLK(FCCC_C0_0_GL1),
	.D(GND),
	.EN(DataFromMisoA_15_7),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE un1_rst_7_rs (
	.Q(un1_rst_7_rs_Z),
	.ADn(VCC),
	.ALn(un1_rst_7_i),
	.CLK(un1_rst_3_Z),
	.D(VCC),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
  CFG3 \DataFromMisoC_1_RNIB3CG[23]  (
	.A(DacReadbackC_irs[23]),
	.B(un1_rst_6_rs_Z),
	.C(un1_rst_set_Z),
	.Y(DacReadbackC_i[23])
);
defparam \DataFromMisoC_1_RNIB3CG[23] .INIT=8'hEA;
// @33:110
  SLE \DataFromMisoC_1[23]  (
	.Q(DacReadbackC_irs[23]),
	.ADn(VCC),
	.ALn(un1_rst_6_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MosiDacC_i),
	.EN(DataFromMisoA_15_7),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  CFG3 \DataFromMisoD_1_RNIC9RK[23]  (
	.A(DacReadbackD_irs[23]),
	.B(un1_rst_6_rs_Z),
	.C(un1_rst_set_Z),
	.Y(DacReadbackD_i[23])
);
defparam \DataFromMisoD_1_RNIC9RK[23] .INIT=8'hEA;
// @33:110
  SLE \DataFromMisoD_1[23]  (
	.Q(DacReadbackD_irs[23]),
	.ADn(VCC),
	.ALn(un1_rst_6_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MosiDacD_i),
	.EN(DataFromMisoA_15_7),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE un1_rst_set (
	.Q(un1_rst_set_Z),
	.ADn(GND),
	.ALn(un1_rst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(GND),
	.EN(DataFromMisoA_15_7),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE un1_rst_6_rs (
	.Q(un1_rst_6_rs_Z),
	.ADn(VCC),
	.ALn(un1_rst_6_i),
	.CLK(un1_rst_Z),
	.D(VCC),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE DataToMosiLatched (
	.Q(DataToMosiLatched_Z),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(VCC),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \SpiBitPos[2]  (
	.Q(SpiBitPos_Z[2]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(SpiBitPos_6[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \SpiBitPos[1]  (
	.Q(SpiBitPos_Z[1]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(SpiBitPos_6[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \SpiBitPos[0]  (
	.Q(SpiBitPos_Z[0]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(N_115_mux_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE Sck_i (
	.Q(SckDacs_i),
	.ADn(GND),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(N_64_i_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE XferComplete_i (
	.Q(SpiXferComplete),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(VCC),
	.EN(XferComplete_ice_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \SpiBitPos[4]  (
	.Q(SpiBitPos_Z[4]),
	.ADn(GND),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(N_60_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \SpiBitPos[3]  (
	.Q(SpiBitPos_Z[3]),
	.ADn(GND),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(N_121_mux_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataToMosiD_i[5]  (
	.Q(DataToMosiD_i_Z[5]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacWriteOutD_i[5]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataToMosiD_i[4]  (
	.Q(DataToMosiD_i_Z[4]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacWriteOutD_i[4]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataToMosiD_i[3]  (
	.Q(DataToMosiD_i_Z[3]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacWriteOutD_i[3]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataToMosiD_i[2]  (
	.Q(DataToMosiD_i_Z[2]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacWriteOutD_i[2]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataToMosiD_i[1]  (
	.Q(DataToMosiD_i_Z[1]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacWriteOutD_i[1]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataToMosiD_i[0]  (
	.Q(DataToMosiD_i_Z[0]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacWriteOutD_i[0]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataToMosiD_i[20]  (
	.Q(DataToMosiD_i_Z[20]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacWriteOutD_i[20]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataToMosiD_i[19]  (
	.Q(DataToMosiD_i_Z[19]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacWriteOutD_i[19]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataToMosiD_i[18]  (
	.Q(DataToMosiD_i_Z[18]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacWriteOutD_i[18]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataToMosiD_i[17]  (
	.Q(DataToMosiD_i_Z[17]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacWriteOutD_i[17]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataToMosiD_i[16]  (
	.Q(DataToMosiD_i_Z[16]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacWriteOutD_i[16]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataToMosiD_i[15]  (
	.Q(DataToMosiD_i_Z[15]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacWriteOutD_i[15]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataToMosiD_i[14]  (
	.Q(DataToMosiD_i_Z[14]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacWriteOutD_i[14]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataToMosiD_i[13]  (
	.Q(DataToMosiD_i_Z[13]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacWriteOutD_i[13]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataToMosiD_i[12]  (
	.Q(DataToMosiD_i_Z[12]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacWriteOutD_i[12]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataToMosiD_i[11]  (
	.Q(DataToMosiD_i_Z[11]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacWriteOutD_i[11]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataToMosiD_i[10]  (
	.Q(DataToMosiD_i_Z[10]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacWriteOutD_i[10]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataToMosiD_i[9]  (
	.Q(DataToMosiD_i_Z[9]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacWriteOutD_i[9]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataToMosiD_i[8]  (
	.Q(DataToMosiD_i_Z[8]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacWriteOutD_i[8]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataToMosiD_i[7]  (
	.Q(DataToMosiD_i_Z[7]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacWriteOutD_i[7]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataToMosiD_i[6]  (
	.Q(DataToMosiD_i_Z[6]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacWriteOutD_i[6]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataToMosiC_i[11]  (
	.Q(DataToMosiC_i_Z[11]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacWriteOutC_i[11]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataToMosiC_i[10]  (
	.Q(DataToMosiC_i_Z[10]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacWriteOutC_i[10]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataToMosiC_i[9]  (
	.Q(DataToMosiC_i_Z[9]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacWriteOutC_i[9]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataToMosiC_i[8]  (
	.Q(DataToMosiC_i_Z[8]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacWriteOutC_i[8]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataToMosiC_i[7]  (
	.Q(DataToMosiC_i_Z[7]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacWriteOutC_i[7]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataToMosiC_i[6]  (
	.Q(DataToMosiC_i_Z[6]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacWriteOutC_i[6]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataToMosiC_i[5]  (
	.Q(DataToMosiC_i_Z[5]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacWriteOutC_i[5]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataToMosiC_i[4]  (
	.Q(DataToMosiC_i_Z[4]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacWriteOutC_i[4]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataToMosiC_i[3]  (
	.Q(DataToMosiC_i_Z[3]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacWriteOutC_i[3]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataToMosiC_i[2]  (
	.Q(DataToMosiC_i_Z[2]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacWriteOutC_i[2]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataToMosiC_i[1]  (
	.Q(DataToMosiC_i_Z[1]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacWriteOutC_i[1]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataToMosiC_i[0]  (
	.Q(DataToMosiC_i_Z[0]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacWriteOutC_i[0]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataToMosiD_i[23]  (
	.Q(DataToMosiD_i_Z[23]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacWriteOutD_i[23]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataToMosiD_i[22]  (
	.Q(DataToMosiD_i_Z[22]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacWriteOutD_i[22]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataToMosiD_i[21]  (
	.Q(DataToMosiD_i_Z[21]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacWriteOutD_i[21]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataToMosiB_i[2]  (
	.Q(DataToMosiB_i_Z[2]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacWriteOutB_i[2]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataToMosiB_i[1]  (
	.Q(DataToMosiB_i_Z[1]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacWriteOutB_i[1]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataToMosiB_i[0]  (
	.Q(DataToMosiB_i_Z[0]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacWriteOutB_i[0]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataToMosiC_i[23]  (
	.Q(DataToMosiC_i_Z[23]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacWriteOutC_i[23]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataToMosiC_i[22]  (
	.Q(DataToMosiC_i_Z[22]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacWriteOutC_i[22]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataToMosiC_i[21]  (
	.Q(DataToMosiC_i_Z[21]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacWriteOutC_i[21]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataToMosiC_i[20]  (
	.Q(DataToMosiC_i_Z[20]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacWriteOutC_i[20]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataToMosiC_i[19]  (
	.Q(DataToMosiC_i_Z[19]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacWriteOutC_i[19]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataToMosiC_i[18]  (
	.Q(DataToMosiC_i_Z[18]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacWriteOutC_i[18]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataToMosiC_i[17]  (
	.Q(DataToMosiC_i_Z[17]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacWriteOutC_i[17]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataToMosiC_i[16]  (
	.Q(DataToMosiC_i_Z[16]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacWriteOutC_i[16]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataToMosiC_i[15]  (
	.Q(DataToMosiC_i_Z[15]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacWriteOutC_i[15]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataToMosiC_i[14]  (
	.Q(DataToMosiC_i_Z[14]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacWriteOutC_i[14]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataToMosiC_i[13]  (
	.Q(DataToMosiC_i_Z[13]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacWriteOutC_i[13]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataToMosiC_i[12]  (
	.Q(DataToMosiC_i_Z[12]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacWriteOutC_i[12]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataToMosiB_i[17]  (
	.Q(DataToMosiB_i_Z[17]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacWriteOutB_i[17]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataToMosiB_i[16]  (
	.Q(DataToMosiB_i_Z[16]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacWriteOutB_i[16]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataToMosiB_i[15]  (
	.Q(DataToMosiB_i_Z[15]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacWriteOutB_i[15]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataToMosiB_i[14]  (
	.Q(DataToMosiB_i_Z[14]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacWriteOutB_i[14]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataToMosiB_i[13]  (
	.Q(DataToMosiB_i_Z[13]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacWriteOutB_i[13]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataToMosiB_i[12]  (
	.Q(DataToMosiB_i_Z[12]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacWriteOutB_i[12]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataToMosiB_i[11]  (
	.Q(DataToMosiB_i_Z[11]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacWriteOutB_i[11]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataToMosiB_i[10]  (
	.Q(DataToMosiB_i_Z[10]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacWriteOutB_i[10]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataToMosiB_i[9]  (
	.Q(DataToMosiB_i_Z[9]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacWriteOutB_i[9]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataToMosiB_i[8]  (
	.Q(DataToMosiB_i_Z[8]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacWriteOutB_i[8]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataToMosiB_i[7]  (
	.Q(DataToMosiB_i_Z[7]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacWriteOutB_i[7]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataToMosiB_i[6]  (
	.Q(DataToMosiB_i_Z[6]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacWriteOutB_i[6]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataToMosiB_i[5]  (
	.Q(DataToMosiB_i_Z[5]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacWriteOutB_i[5]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataToMosiB_i[4]  (
	.Q(DataToMosiB_i_Z[4]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacWriteOutB_i[4]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataToMosiB_i[3]  (
	.Q(DataToMosiB_i_Z[3]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacWriteOutB_i[3]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataToMosiA_i[8]  (
	.Q(DataToMosiA_i_Z[8]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacWriteOutA_i[8]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataToMosiA_i[7]  (
	.Q(DataToMosiA_i_Z[7]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacWriteOutA_i[7]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataToMosiA_i[6]  (
	.Q(DataToMosiA_i_Z[6]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacWriteOutA_i[6]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataToMosiA_i[5]  (
	.Q(DataToMosiA_i_Z[5]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacWriteOutA_i[5]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataToMosiA_i[4]  (
	.Q(DataToMosiA_i_Z[4]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacWriteOutA_i[4]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataToMosiA_i[3]  (
	.Q(DataToMosiA_i_Z[3]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacWriteOutA_i[3]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataToMosiA_i[2]  (
	.Q(DataToMosiA_i_Z[2]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacWriteOutA_i[2]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataToMosiA_i[1]  (
	.Q(DataToMosiA_i_Z[1]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacWriteOutA_i[1]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataToMosiA_i[0]  (
	.Q(DataToMosiA_i_Z[0]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacWriteOutA_i[0]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataToMosiB_i[23]  (
	.Q(DataToMosiB_i_Z[23]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacWriteOutB_i[23]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataToMosiB_i[22]  (
	.Q(DataToMosiB_i_Z[22]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacWriteOutB_i[22]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataToMosiB_i[21]  (
	.Q(DataToMosiB_i_Z[21]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacWriteOutB_i[21]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataToMosiB_i[20]  (
	.Q(DataToMosiB_i_Z[20]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacWriteOutB_i[20]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataToMosiB_i[19]  (
	.Q(DataToMosiB_i_Z[19]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacWriteOutB_i[19]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataToMosiB_i[18]  (
	.Q(DataToMosiB_i_Z[18]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacWriteOutB_i[18]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataToMosiA_i[23]  (
	.Q(DataToMosiA_i_Z[23]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacWriteOutA_i[23]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataToMosiA_i[22]  (
	.Q(DataToMosiA_i_Z[22]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacWriteOutA_i[22]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataToMosiA_i[21]  (
	.Q(DataToMosiA_i_Z[21]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacWriteOutA_i[21]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataToMosiA_i[20]  (
	.Q(DataToMosiA_i_Z[20]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacWriteOutA_i[20]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataToMosiA_i[19]  (
	.Q(DataToMosiA_i_Z[19]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacWriteOutA_i[19]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataToMosiA_i[18]  (
	.Q(DataToMosiA_i_Z[18]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacWriteOutA_i[18]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataToMosiA_i[17]  (
	.Q(DataToMosiA_i_Z[17]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacWriteOutA_i[17]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataToMosiA_i[16]  (
	.Q(DataToMosiA_i_Z[16]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacWriteOutA_i[16]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataToMosiA_i[15]  (
	.Q(DataToMosiA_i_Z[15]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacWriteOutA_i[15]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataToMosiA_i[14]  (
	.Q(DataToMosiA_i_Z[14]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacWriteOutA_i[14]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataToMosiA_i[13]  (
	.Q(DataToMosiA_i_Z[13]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacWriteOutA_i[13]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataToMosiA_i[12]  (
	.Q(DataToMosiA_i_Z[12]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacWriteOutA_i[12]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataToMosiA_i[11]  (
	.Q(DataToMosiA_i_Z[11]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacWriteOutA_i[11]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataToMosiA_i[10]  (
	.Q(DataToMosiA_i_Z[10]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacWriteOutA_i[10]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataToMosiA_i[9]  (
	.Q(DataToMosiA_i_Z[9]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacWriteOutA_i[9]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoA_1[14]  (
	.Q(DacReadbackA_i[14]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MosiDacA_i),
	.EN(DataFromMisoC_15_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoA_1[13]  (
	.Q(DacReadbackA_i[13]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MosiDacA_i),
	.EN(DataFromMisoB_15_9),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoA_1[12]  (
	.Q(DacReadbackA_i[12]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MosiDacA_i),
	.EN(DataFromMisoC_15),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoA_1[11]  (
	.Q(DacReadbackA_i[11]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MosiDacA_i),
	.EN(DataFromMisoB_15_7),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoA_1[10]  (
	.Q(DacReadbackA_i[10]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MosiDacA_i),
	.EN(DataFromMisoB_15_6),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoA_1[9]  (
	.Q(DacReadbackA_i[9]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MosiDacA_i),
	.EN(DataFromMisoB_15_5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoA_1[8]  (
	.Q(DacReadbackA_i[8]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MosiDacA_i),
	.EN(DataFromMisoB_15_4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoA_1[7]  (
	.Q(DacReadbackA_i[7]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MosiDacA_i),
	.EN(DataFromMisoB_15_3),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoA_1[6]  (
	.Q(DacReadbackA_i[6]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MosiDacA_i),
	.EN(DataFromMisoB_15_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoA_1[5]  (
	.Q(DacReadbackA_i[5]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MosiDacA_i),
	.EN(DataFromMisoD_15_7),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoA_1[4]  (
	.Q(DacReadbackA_i[4]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MosiDacA_i),
	.EN(DataFromMisoD_15_6),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoA_1[3]  (
	.Q(DacReadbackA_i[3]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MosiDacA_i),
	.EN(DataFromMisoD_15_5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoA_1[2]  (
	.Q(DacReadbackA_i[2]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MosiDacA_i),
	.EN(DataFromMisoA_15_10),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoA_1[1]  (
	.Q(DacReadbackA_i[1]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MosiDacA_i),
	.EN(DataFromMisoA_15_9),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoA_1[0]  (
	.Q(DacReadbackA_i[0]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MosiDacA_i),
	.EN(DataFromMisoA_15_8),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoB_1[6]  (
	.Q(DacReadbackB_i[6]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MosiDacB_i),
	.EN(DataFromMisoB_15_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoB_1[5]  (
	.Q(DacReadbackB_i[5]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MosiDacB_i),
	.EN(DataFromMisoD_15_7),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoB_1[4]  (
	.Q(DacReadbackB_i[4]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MosiDacB_i),
	.EN(DataFromMisoD_15_6),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoB_1[3]  (
	.Q(DacReadbackB_i[3]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MosiDacB_i),
	.EN(DataFromMisoD_15_5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoB_1[2]  (
	.Q(DacReadbackB_i[2]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MosiDacB_i),
	.EN(DataFromMisoA_15_10),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoB_1[1]  (
	.Q(DacReadbackB_i[1]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MosiDacB_i),
	.EN(DataFromMisoA_15_9),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoB_1[0]  (
	.Q(DacReadbackB_i[0]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MosiDacB_i),
	.EN(DataFromMisoA_15_8),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoA_1[22]  (
	.Q(DacReadbackA_i[22]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MosiDacA_i),
	.EN(DataFromMisoA_15_6),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoA_1[21]  (
	.Q(DacReadbackA_i[21]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MosiDacA_i),
	.EN(DataFromMisoB_15),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoA_1[20]  (
	.Q(DacReadbackA_i[20]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MosiDacA_i),
	.EN(DataFromMisoA_15_4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoA_1[19]  (
	.Q(DacReadbackA_i[19]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MosiDacA_i),
	.EN(DataFromMisoA_15_3),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoA_1[18]  (
	.Q(DacReadbackA_i[18]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MosiDacA_i),
	.EN(DataFromMisoD_15),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoA_1[17]  (
	.Q(DacReadbackA_i[17]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MosiDacA_i),
	.EN(DataFromMisoA_15_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoA_1[16]  (
	.Q(DacReadbackA_i[16]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MosiDacA_i),
	.EN(DataFromMisoA_15_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoA_1[15]  (
	.Q(DacReadbackA_i[15]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MosiDacA_i),
	.EN(DataFromMisoA_15),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoB_1[21]  (
	.Q(DacReadbackB_i[21]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MosiDacB_i),
	.EN(DataFromMisoB_15),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoB_1[20]  (
	.Q(DacReadbackB_i[20]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MosiDacB_i),
	.EN(DataFromMisoA_15_4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoB_1[19]  (
	.Q(DacReadbackB_i[19]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MosiDacB_i),
	.EN(DataFromMisoA_15_3),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoB_1[18]  (
	.Q(DacReadbackB_i[18]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MosiDacB_i),
	.EN(DataFromMisoD_15),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoB_1[17]  (
	.Q(DacReadbackB_i[17]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MosiDacB_i),
	.EN(DataFromMisoA_15_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoB_1[16]  (
	.Q(DacReadbackB_i[16]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MosiDacB_i),
	.EN(DataFromMisoA_15_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoB_1[15]  (
	.Q(DacReadbackB_i[15]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MosiDacB_i),
	.EN(DataFromMisoA_15),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoB_1[14]  (
	.Q(DacReadbackB_i[14]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MosiDacB_i),
	.EN(DataFromMisoC_15_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoB_1[13]  (
	.Q(DacReadbackB_i[13]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MosiDacB_i),
	.EN(DataFromMisoB_15_9),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoB_1[12]  (
	.Q(DacReadbackB_i[12]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MosiDacB_i),
	.EN(DataFromMisoC_15),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoB_1[11]  (
	.Q(DacReadbackB_i[11]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MosiDacB_i),
	.EN(DataFromMisoB_15_7),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoB_1[10]  (
	.Q(DacReadbackB_i[10]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MosiDacB_i),
	.EN(DataFromMisoB_15_6),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoB_1[9]  (
	.Q(DacReadbackB_i[9]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MosiDacB_i),
	.EN(DataFromMisoB_15_5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoB_1[8]  (
	.Q(DacReadbackB_i[8]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MosiDacB_i),
	.EN(DataFromMisoB_15_4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoB_1[7]  (
	.Q(DacReadbackB_i[7]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MosiDacB_i),
	.EN(DataFromMisoB_15_3),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoC_1[13]  (
	.Q(DacReadbackC_i[13]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MosiDacC_i),
	.EN(DataFromMisoB_15_9),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoC_1[12]  (
	.Q(DacReadbackC_i[12]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MosiDacC_i),
	.EN(DataFromMisoC_15),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoC_1[11]  (
	.Q(DacReadbackC_i[11]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MosiDacC_i),
	.EN(DataFromMisoB_15_7),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoC_1[10]  (
	.Q(DacReadbackC_i[10]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MosiDacC_i),
	.EN(DataFromMisoB_15_6),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoC_1[9]  (
	.Q(DacReadbackC_i[9]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MosiDacC_i),
	.EN(DataFromMisoB_15_5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoC_1[8]  (
	.Q(DacReadbackC_i[8]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MosiDacC_i),
	.EN(DataFromMisoB_15_4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoC_1[7]  (
	.Q(DacReadbackC_i[7]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MosiDacC_i),
	.EN(DataFromMisoB_15_3),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoC_1[6]  (
	.Q(DacReadbackC_i[6]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MosiDacC_i),
	.EN(DataFromMisoB_15_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoC_1[5]  (
	.Q(DacReadbackC_i[5]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MosiDacC_i),
	.EN(DataFromMisoD_15_7),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoC_1[4]  (
	.Q(DacReadbackC_i[4]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MosiDacC_i),
	.EN(DataFromMisoD_15_6),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoC_1[3]  (
	.Q(DacReadbackC_i[3]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MosiDacC_i),
	.EN(DataFromMisoD_15_5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoC_1[2]  (
	.Q(DacReadbackC_i[2]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MosiDacC_i),
	.EN(DataFromMisoA_15_10),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoC_1[1]  (
	.Q(DacReadbackC_i[1]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MosiDacC_i),
	.EN(DataFromMisoA_15_9),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoC_1[0]  (
	.Q(DacReadbackC_i[0]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MosiDacC_i),
	.EN(DataFromMisoA_15_8),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoB_1[22]  (
	.Q(DacReadbackB_i[22]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MosiDacB_i),
	.EN(DataFromMisoA_15_6),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoD_1[5]  (
	.Q(DacReadbackD_i[5]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MosiDacD_i),
	.EN(DataFromMisoD_15_7),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoD_1[4]  (
	.Q(DacReadbackD_i[4]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MosiDacD_i),
	.EN(DataFromMisoD_15_6),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoD_1[3]  (
	.Q(DacReadbackD_i[3]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MosiDacD_i),
	.EN(DataFromMisoD_15_5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoD_1[2]  (
	.Q(DacReadbackD_i[2]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MosiDacD_i),
	.EN(DataFromMisoA_15_10),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoD_1[1]  (
	.Q(DacReadbackD_i[1]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MosiDacD_i),
	.EN(DataFromMisoA_15_9),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoD_1[0]  (
	.Q(DacReadbackD_i[0]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MosiDacD_i),
	.EN(DataFromMisoA_15_8),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoC_1[22]  (
	.Q(DacReadbackC_i[22]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MosiDacC_i),
	.EN(DataFromMisoA_15_6),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoC_1[21]  (
	.Q(DacReadbackC_i[21]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MosiDacC_i),
	.EN(DataFromMisoB_15),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoC_1[20]  (
	.Q(DacReadbackC_i[20]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MosiDacC_i),
	.EN(DataFromMisoA_15_4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoC_1[19]  (
	.Q(DacReadbackC_i[19]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MosiDacC_i),
	.EN(DataFromMisoA_15_3),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoC_1[18]  (
	.Q(DacReadbackC_i[18]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MosiDacC_i),
	.EN(DataFromMisoD_15),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoC_1[17]  (
	.Q(DacReadbackC_i[17]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MosiDacC_i),
	.EN(DataFromMisoA_15_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoC_1[16]  (
	.Q(DacReadbackC_i[16]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MosiDacC_i),
	.EN(DataFromMisoA_15_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoC_1[15]  (
	.Q(DacReadbackC_i[15]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MosiDacC_i),
	.EN(DataFromMisoA_15),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoC_1[14]  (
	.Q(DacReadbackC_i[14]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MosiDacC_i),
	.EN(DataFromMisoC_15_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoD_1[20]  (
	.Q(DacReadbackD_i[20]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MosiDacD_i),
	.EN(DataFromMisoA_15_4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoD_1[19]  (
	.Q(DacReadbackD_i[19]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MosiDacD_i),
	.EN(DataFromMisoA_15_3),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoD_1[18]  (
	.Q(DacReadbackD_i[18]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MosiDacD_i),
	.EN(DataFromMisoD_15),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoD_1[17]  (
	.Q(DacReadbackD_i[17]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MosiDacD_i),
	.EN(DataFromMisoA_15_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoD_1[16]  (
	.Q(DacReadbackD_i[16]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MosiDacD_i),
	.EN(DataFromMisoA_15_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoD_1[15]  (
	.Q(DacReadbackD_i[15]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MosiDacD_i),
	.EN(DataFromMisoA_15),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoD_1[14]  (
	.Q(DacReadbackD_i[14]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MosiDacD_i),
	.EN(DataFromMisoC_15_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoD_1[13]  (
	.Q(DacReadbackD_i[13]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MosiDacD_i),
	.EN(DataFromMisoB_15_9),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoD_1[12]  (
	.Q(DacReadbackD_i[12]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MosiDacD_i),
	.EN(DataFromMisoC_15),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoD_1[11]  (
	.Q(DacReadbackD_i[11]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MosiDacD_i),
	.EN(DataFromMisoB_15_7),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoD_1[10]  (
	.Q(DacReadbackD_i[10]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MosiDacD_i),
	.EN(DataFromMisoB_15_6),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoD_1[9]  (
	.Q(DacReadbackD_i[9]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MosiDacD_i),
	.EN(DataFromMisoB_15_5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoD_1[8]  (
	.Q(DacReadbackD_i[8]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MosiDacD_i),
	.EN(DataFromMisoB_15_4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoD_1[7]  (
	.Q(DacReadbackD_i[7]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MosiDacD_i),
	.EN(DataFromMisoB_15_3),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoD_1[6]  (
	.Q(DacReadbackD_i[6]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MosiDacD_i),
	.EN(DataFromMisoB_15_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoD_1[22]  (
	.Q(DacReadbackD_i[22]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MosiDacD_i),
	.EN(DataFromMisoA_15_6),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoD_1[21]  (
	.Q(DacReadbackD_i[21]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MosiDacD_i),
	.EN(DataFromMisoB_15),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \ClkDiv[2]  (
	.Q(ClkDiv_Z[2]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDiv_3[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \ClkDiv[1]  (
	.Q(ClkDiv_Z[1]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(N_57_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \ClkDiv[0]  (
	.Q(CO0),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDiv_3[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:177
  ARI1 MosiA_i_3_5_1_wmux_0 (
	.FCO(MosiA_i_3_5_1_0_co1),
	.S(MosiA_i_3_5_1_wmux_0_S),
	.Y(N_1440),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosiA_i_Z[5]),
	.D(DataToMosiA_i_Z[21]),
	.A(MosiA_i_3_5_1_0_y0),
	.FCI(MosiA_i_3_5_1_0_co0)
);
defparam MosiA_i_3_5_1_wmux_0.INIT=20'h0F588;
// @33:177
  ARI1 MosiA_i_3_5_1_0_wmux (
	.FCO(MosiA_i_3_5_1_0_co0),
	.S(MosiA_i_3_5_1_0_wmux_S),
	.Y(MosiA_i_3_5_1_0_y0),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosiA_i_Z[1]),
	.D(DataToMosiA_i_Z[17]),
	.A(SpiBitPos_Z[4]),
	.FCI(VCC)
);
defparam MosiA_i_3_5_1_0_wmux.INIT=20'h0FA44;
// @33:179
  ARI1 MosiC_i_3_5_1_wmux_0 (
	.FCO(MosiC_i_3_5_1_0_co1),
	.S(MosiC_i_3_5_1_wmux_0_S),
	.Y(N_1480),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosiC_i_Z[5]),
	.D(DataToMosiC_i_Z[21]),
	.A(MosiC_i_3_5_1_0_y0),
	.FCI(MosiC_i_3_5_1_0_co0)
);
defparam MosiC_i_3_5_1_wmux_0.INIT=20'h0F588;
// @33:179
  ARI1 MosiC_i_3_5_1_0_wmux (
	.FCO(MosiC_i_3_5_1_0_co0),
	.S(MosiC_i_3_5_1_0_wmux_S),
	.Y(MosiC_i_3_5_1_0_y0),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosiC_i_Z[1]),
	.D(DataToMosiC_i_Z[17]),
	.A(SpiBitPos_Z[4]),
	.FCI(VCC)
);
defparam MosiC_i_3_5_1_0_wmux.INIT=20'h0FA44;
// @33:178
  ARI1 MosiB_i_4_5_1_wmux_0 (
	.FCO(MosiB_i_4_5_1_0_co1),
	.S(MosiB_i_4_5_1_wmux_0_S),
	.Y(N_1460),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosiB_i_Z[5]),
	.D(DataToMosiB_i_Z[21]),
	.A(MosiB_i_4_5_1_0_y0),
	.FCI(MosiB_i_4_5_1_0_co0)
);
defparam MosiB_i_4_5_1_wmux_0.INIT=20'h0F588;
// @33:178
  ARI1 MosiB_i_4_5_1_0_wmux (
	.FCO(MosiB_i_4_5_1_0_co0),
	.S(MosiB_i_4_5_1_0_wmux_S),
	.Y(MosiB_i_4_5_1_0_y0),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosiB_i_Z[1]),
	.D(DataToMosiB_i_Z[17]),
	.A(SpiBitPos_Z[4]),
	.FCI(VCC)
);
defparam MosiB_i_4_5_1_0_wmux.INIT=20'h0FA44;
// @33:177
  ARI1 MosiA_i_3_21_1_wmux_0 (
	.FCO(MosiA_i_3_21_1_0_co1),
	.S(MosiA_i_3_21_1_wmux_0_S),
	.Y(N_1455),
	.B(SpiBitPos_Z[1]),
	.C(DataToMosiA_i_Z[10]),
	.D(DataToMosiA_i_Z[14]),
	.A(MosiA_i_3_21_1_0_y0),
	.FCI(MosiA_i_3_21_1_0_co0)
);
defparam MosiA_i_3_21_1_wmux_0.INIT=20'h0F588;
// @33:177
  ARI1 MosiA_i_3_21_1_0_wmux (
	.FCO(MosiA_i_3_21_1_0_co0),
	.S(MosiA_i_3_21_1_0_wmux_S),
	.Y(MosiA_i_3_21_1_0_y0),
	.B(SpiBitPos_Z[1]),
	.C(DataToMosiA_i_Z[8]),
	.D(DataToMosiA_i_Z[12]),
	.A(SpiBitPos_Z[2]),
	.FCI(VCC)
);
defparam MosiA_i_3_21_1_0_wmux.INIT=20'h0FA44;
// @33:180
  ARI1 MosiD_i_4_14_1_wmux_0 (
	.FCO(MosiD_i_4_14_1_0_co1),
	.S(MosiD_i_4_14_1_wmux_0_S),
	.Y(N_1505),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosiD_i_Z[4]),
	.D(DataToMosiD_i_Z[20]),
	.A(MosiD_i_4_14_1_0_y0),
	.FCI(MosiD_i_4_14_1_0_co0)
);
defparam MosiD_i_4_14_1_wmux_0.INIT=20'h0F588;
// @33:180
  ARI1 MosiD_i_4_14_1_0_wmux (
	.FCO(MosiD_i_4_14_1_0_co0),
	.S(MosiD_i_4_14_1_0_wmux_S),
	.Y(MosiD_i_4_14_1_0_y0),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosiD_i_Z[0]),
	.D(DataToMosiD_i_Z[16]),
	.A(SpiBitPos_Z[4]),
	.FCI(VCC)
);
defparam MosiD_i_4_14_1_0_wmux.INIT=20'h0FA44;
// @33:178
  ARI1 MosiB_i_4_21_1_wmux_0 (
	.FCO(MosiB_i_4_21_1_0_co1),
	.S(MosiB_i_4_21_1_wmux_0_S),
	.Y(N_1475),
	.B(SpiBitPos_Z[1]),
	.C(DataToMosiB_i_Z[10]),
	.D(DataToMosiB_i_Z[14]),
	.A(MosiB_i_4_21_1_0_y0),
	.FCI(MosiB_i_4_21_1_0_co0)
);
defparam MosiB_i_4_21_1_wmux_0.INIT=20'h0F588;
// @33:178
  ARI1 MosiB_i_4_21_1_0_wmux (
	.FCO(MosiB_i_4_21_1_0_co0),
	.S(MosiB_i_4_21_1_0_wmux_S),
	.Y(MosiB_i_4_21_1_0_y0),
	.B(SpiBitPos_Z[1]),
	.C(DataToMosiB_i_Z[8]),
	.D(DataToMosiB_i_Z[12]),
	.A(SpiBitPos_Z[2]),
	.FCI(VCC)
);
defparam MosiB_i_4_21_1_0_wmux.INIT=20'h0FA44;
// @33:180
  ARI1 MosiD_i_4_5_1_wmux_0 (
	.FCO(MosiD_i_4_5_1_0_co1),
	.S(MosiD_i_4_5_1_wmux_0_S),
	.Y(N_1499),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosiD_i_Z[5]),
	.D(DataToMosiD_i_Z[21]),
	.A(MosiD_i_4_5_1_0_y0),
	.FCI(MosiD_i_4_5_1_0_co0)
);
defparam MosiD_i_4_5_1_wmux_0.INIT=20'h0F588;
// @33:180
  ARI1 MosiD_i_4_5_1_0_wmux (
	.FCO(MosiD_i_4_5_1_0_co0),
	.S(MosiD_i_4_5_1_0_wmux_S),
	.Y(MosiD_i_4_5_1_0_y0),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosiD_i_Z[1]),
	.D(DataToMosiD_i_Z[17]),
	.A(SpiBitPos_Z[4]),
	.FCI(VCC)
);
defparam MosiD_i_4_5_1_0_wmux.INIT=20'h0FA44;
  ARI1 MosiC_i_3_18_2_wmux_3 (
	.FCO(MosiC_i_3_18_2_wmux_3_FCO),
	.S(MosiC_i_3_18_2_wmux_3_S),
	.Y(N_1492),
	.B(MosiC_i_3_18_2_0_y1),
	.C(SpiBitPos_Z[1]),
	.D(VCC),
	.A(MosiC_i_3_18_2_0_y3),
	.FCI(MosiC_i_3_18_2_co1_0)
);
defparam MosiC_i_3_18_2_wmux_3.INIT=20'h0EC2C;
  ARI1 MosiC_i_3_18_2_wmux_2 (
	.FCO(MosiC_i_3_18_2_co1_0),
	.S(MosiC_i_3_18_2_wmux_2_S),
	.Y(MosiC_i_3_18_2_0_y3),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosiC_i_Z[6]),
	.D(DataToMosiC_i_Z[22]),
	.A(MosiC_i_3_18_2_y0_0),
	.FCI(MosiC_i_3_18_2_co0_0)
);
defparam MosiC_i_3_18_2_wmux_2.INIT=20'h0F588;
  ARI1 MosiC_i_3_18_2_wmux_1 (
	.FCO(MosiC_i_3_18_2_co0_0),
	.S(MosiC_i_3_18_2_wmux_1_S),
	.Y(MosiC_i_3_18_2_y0_0),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosiC_i_Z[2]),
	.D(DataToMosiC_i_Z[18]),
	.A(SpiBitPos_Z[4]),
	.FCI(MosiC_i_3_18_2_0_co1)
);
defparam MosiC_i_3_18_2_wmux_1.INIT=20'h0FA44;
  ARI1 MosiC_i_3_18_2_wmux_0 (
	.FCO(MosiC_i_3_18_2_0_co1),
	.S(MosiC_i_3_18_2_wmux_0_S),
	.Y(MosiC_i_3_18_2_0_y1),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosiC_i_Z[4]),
	.D(DataToMosiC_i_Z[20]),
	.A(MosiC_i_3_18_2_0_y0),
	.FCI(MosiC_i_3_18_2_0_co0)
);
defparam MosiC_i_3_18_2_wmux_0.INIT=20'h0F588;
  ARI1 MosiC_i_3_18_2_0_wmux (
	.FCO(MosiC_i_3_18_2_0_co0),
	.S(MosiC_i_3_18_2_0_wmux_S),
	.Y(MosiC_i_3_18_2_0_y0),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosiC_i_Z[0]),
	.D(DataToMosiC_i_Z[16]),
	.A(SpiBitPos_Z[4]),
	.FCI(VCC)
);
defparam MosiC_i_3_18_2_0_wmux.INIT=20'h0FA44;
  ARI1 MosiA_i_3_18_2_wmux_3 (
	.FCO(MosiA_i_3_18_2_wmux_3_FCO),
	.S(MosiA_i_3_18_2_wmux_3_S),
	.Y(N_1452),
	.B(MosiA_i_3_18_2_0_y1),
	.C(SpiBitPos_Z[1]),
	.D(VCC),
	.A(MosiA_i_3_18_2_0_y3),
	.FCI(MosiA_i_3_18_2_co1_0)
);
defparam MosiA_i_3_18_2_wmux_3.INIT=20'h0EC2C;
  ARI1 MosiA_i_3_18_2_wmux_2 (
	.FCO(MosiA_i_3_18_2_co1_0),
	.S(MosiA_i_3_18_2_wmux_2_S),
	.Y(MosiA_i_3_18_2_0_y3),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosiA_i_Z[6]),
	.D(DataToMosiA_i_Z[22]),
	.A(MosiA_i_3_18_2_y0_0),
	.FCI(MosiA_i_3_18_2_co0_0)
);
defparam MosiA_i_3_18_2_wmux_2.INIT=20'h0F588;
  ARI1 MosiA_i_3_18_2_wmux_1 (
	.FCO(MosiA_i_3_18_2_co0_0),
	.S(MosiA_i_3_18_2_wmux_1_S),
	.Y(MosiA_i_3_18_2_y0_0),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosiA_i_Z[2]),
	.D(DataToMosiA_i_Z[18]),
	.A(SpiBitPos_Z[4]),
	.FCI(MosiA_i_3_18_2_0_co1)
);
defparam MosiA_i_3_18_2_wmux_1.INIT=20'h0FA44;
  ARI1 MosiA_i_3_18_2_wmux_0 (
	.FCO(MosiA_i_3_18_2_0_co1),
	.S(MosiA_i_3_18_2_wmux_0_S),
	.Y(MosiA_i_3_18_2_0_y1),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosiA_i_Z[4]),
	.D(DataToMosiA_i_Z[20]),
	.A(MosiA_i_3_18_2_0_y0),
	.FCI(MosiA_i_3_18_2_0_co0)
);
defparam MosiA_i_3_18_2_wmux_0.INIT=20'h0F588;
  ARI1 MosiA_i_3_18_2_0_wmux (
	.FCO(MosiA_i_3_18_2_0_co0),
	.S(MosiA_i_3_18_2_0_wmux_S),
	.Y(MosiA_i_3_18_2_0_y0),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosiA_i_Z[0]),
	.D(DataToMosiA_i_Z[16]),
	.A(SpiBitPos_Z[4]),
	.FCI(VCC)
);
defparam MosiA_i_3_18_2_0_wmux.INIT=20'h0FA44;
  ARI1 MosiB_i_4_18_2_wmux_3 (
	.FCO(MosiB_i_4_18_2_wmux_3_FCO),
	.S(MosiB_i_4_18_2_wmux_3_S),
	.Y(N_1472),
	.B(MosiB_i_4_18_2_0_y1),
	.C(SpiBitPos_Z[1]),
	.D(VCC),
	.A(MosiB_i_4_18_2_0_y3),
	.FCI(MosiB_i_4_18_2_co1_0)
);
defparam MosiB_i_4_18_2_wmux_3.INIT=20'h0EC2C;
  ARI1 MosiB_i_4_18_2_wmux_2 (
	.FCO(MosiB_i_4_18_2_co1_0),
	.S(MosiB_i_4_18_2_wmux_2_S),
	.Y(MosiB_i_4_18_2_0_y3),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosiB_i_Z[6]),
	.D(DataToMosiB_i_Z[22]),
	.A(MosiB_i_4_18_2_y0_0),
	.FCI(MosiB_i_4_18_2_co0_0)
);
defparam MosiB_i_4_18_2_wmux_2.INIT=20'h0F588;
  ARI1 MosiB_i_4_18_2_wmux_1 (
	.FCO(MosiB_i_4_18_2_co0_0),
	.S(MosiB_i_4_18_2_wmux_1_S),
	.Y(MosiB_i_4_18_2_y0_0),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosiB_i_Z[2]),
	.D(DataToMosiB_i_Z[18]),
	.A(SpiBitPos_Z[4]),
	.FCI(MosiB_i_4_18_2_0_co1)
);
defparam MosiB_i_4_18_2_wmux_1.INIT=20'h0FA44;
  ARI1 MosiB_i_4_18_2_wmux_0 (
	.FCO(MosiB_i_4_18_2_0_co1),
	.S(MosiB_i_4_18_2_wmux_0_S),
	.Y(MosiB_i_4_18_2_0_y1),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosiB_i_Z[4]),
	.D(DataToMosiB_i_Z[20]),
	.A(MosiB_i_4_18_2_0_y0),
	.FCI(MosiB_i_4_18_2_0_co0)
);
defparam MosiB_i_4_18_2_wmux_0.INIT=20'h0F588;
  ARI1 MosiB_i_4_18_2_0_wmux (
	.FCO(MosiB_i_4_18_2_0_co0),
	.S(MosiB_i_4_18_2_0_wmux_S),
	.Y(MosiB_i_4_18_2_0_y0),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosiB_i_Z[0]),
	.D(DataToMosiB_i_Z[16]),
	.A(SpiBitPos_Z[4]),
	.FCI(VCC)
);
defparam MosiB_i_4_18_2_0_wmux.INIT=20'h0FA44;
// @33:170
  CFG4 SpiBitPos_1_sqmuxa_i_o2 (
	.A(SpiBitPos_Z[2]),
	.B(N_1008),
	.C(SpiBitPos_Z[3]),
	.D(SpiBitPos_Z[4]),
	.Y(N_54)
);
defparam SpiBitPos_1_sqmuxa_i_o2.INIT=16'hFFFB;
// @18:431
  CFG4 MosiD_i_8_2_0_RNO_5 (
	.A(SpiBitPos_Z[3]),
	.B(SpiBitPos_Z[1]),
	.C(N_1499),
	.D(m77_1_1),
	.Y(MosiD_i_8_2_0_RNO_5_Z)
);
defparam MosiD_i_8_2_0_RNO_5.INIT=16'h9D8C;
// @18:431
  CFG3 MosiD_i_8_2_0_RNO_8 (
	.A(DataToMosiD_i_Z[15]),
	.B(SpiBitPos_Z[2]),
	.C(N_1496_2),
	.Y(m77_1_1)
);
defparam MosiD_i_8_2_0_RNO_8.INIT=8'h0D;
// @18:431
  CFG4 MosiA_i_7_i_m2_2_0_RNO_3 (
	.A(SpiBitPos_Z[3]),
	.B(SpiBitPos_Z[1]),
	.C(N_1440),
	.D(m113_1_1),
	.Y(MosiA_i_7_i_m2_2_0_RNO_3_Z)
);
defparam MosiA_i_7_i_m2_2_0_RNO_3.INIT=16'h9D8C;
// @18:431
  CFG3 MosiA_i_7_i_m2_2_0_RNO_4 (
	.A(DataToMosiA_i_Z[15]),
	.B(SpiBitPos_Z[2]),
	.C(N_1437_2),
	.Y(m113_1_1)
);
defparam MosiA_i_7_i_m2_2_0_RNO_4.INIT=8'h0D;
// @18:431
  CFG4 MosiB_i_8_i_m2_2_0_RNO_3 (
	.A(SpiBitPos_Z[3]),
	.B(SpiBitPos_Z[1]),
	.C(N_1460),
	.D(m104_1_1),
	.Y(MosiB_i_8_i_m2_2_0_RNO_3_Z)
);
defparam MosiB_i_8_i_m2_2_0_RNO_3.INIT=16'h9D8C;
// @18:431
  CFG3 MosiB_i_8_i_m2_2_0_RNO_4 (
	.A(DataToMosiB_i_Z[15]),
	.B(SpiBitPos_Z[2]),
	.C(N_1457_2),
	.Y(m104_1_1)
);
defparam MosiB_i_8_i_m2_2_0_RNO_4.INIT=8'h0D;
// @18:431
  CFG4 MosiC_i_7_i_m2_2_0_RNO_4 (
	.A(SpiBitPos_Z[3]),
	.B(SpiBitPos_Z[1]),
	.C(N_1480),
	.D(m95_1_1),
	.Y(MosiC_i_7_i_m2_2_0_RNO_4_Z)
);
defparam MosiC_i_7_i_m2_2_0_RNO_4.INIT=16'h9D8C;
// @18:431
  CFG3 MosiC_i_7_i_m2_2_0_RNO_6 (
	.A(DataToMosiC_i_Z[15]),
	.B(SpiBitPos_Z[2]),
	.C(N_1477_2),
	.Y(m95_1_1)
);
defparam MosiC_i_7_i_m2_2_0_RNO_6.INIT=8'h0D;
// @18:431
  CFG4 MosiC_i_7_i_m2_2_0_RNO_5 (
	.A(DataToMosiC_i_Z[8]),
	.B(DataToMosiC_i_Z[12]),
	.C(SpiBitPos_Z[2]),
	.D(SpiBitPos_Z[1]),
	.Y(MosiC_i_7_i_m2_2_0_RNO_5_Z)
);
defparam MosiC_i_7_i_m2_2_0_RNO_5.INIT=16'hF035;
// @18:431
  CFG4 MosiC_i_7_i_m2_2_0_RNO_1 (
	.A(DataToMosiC_i_Z[10]),
	.B(DataToMosiC_i_Z[14]),
	.C(MosiC_i_7_i_m2_2_0_RNO_5_Z),
	.D(SpiBitPos_Z[1]),
	.Y(N_93)
);
defparam MosiC_i_7_i_m2_2_0_RNO_1.INIT=16'h35F0;
// @18:431
  CFG3 MosiD_i_8_2_0_RNO_1 (
	.A(m68_2_1),
	.B(SpiBitPos_Z[1]),
	.C(N_1505),
	.Y(MosiD_i_8_2_0_RNO_1_Z)
);
defparam MosiD_i_8_2_0_RNO_1.INIT=8'h8B;
// @18:431
  CFG4 MosiD_i_8_2_0_RNO_6 (
	.A(DataToMosiD_i_Z[6]),
	.B(DataToMosiD_i_Z[22]),
	.C(MosiD_i_4_17_1_Z),
	.D(SpiBitPos_Z[2]),
	.Y(m68_2_1)
);
defparam MosiD_i_8_2_0_RNO_6.INIT=16'h350F;
// @18:431
  CFG4 MosiD_i_8_2_0_RNO_7 (
	.A(DataToMosiD_i_Z[8]),
	.B(DataToMosiD_i_Z[12]),
	.C(SpiBitPos_Z[2]),
	.D(SpiBitPos_Z[1]),
	.Y(MosiD_i_8_2_0_RNO_7_Z)
);
defparam MosiD_i_8_2_0_RNO_7.INIT=16'hF035;
// @18:431
  CFG4 MosiD_i_8_2_0_RNO_3 (
	.A(DataToMosiD_i_Z[10]),
	.B(DataToMosiD_i_Z[14]),
	.C(MosiD_i_8_2_0_RNO_7_Z),
	.D(SpiBitPos_Z[1]),
	.Y(MosiD_i_8_2_0_RNO_3_Z)
);
defparam MosiD_i_8_2_0_RNO_3.INIT=16'h35F0;
  CFG3 MosiD_i_8_2_0_RNO_0 (
	.A(MosiD_i_8_2_0_RNO_1_Z),
	.B(SpiBitPos_Z[3]),
	.C(MosiD_i_8_2_0_RNO_3_Z),
	.Y(N_69)
);
defparam MosiD_i_8_2_0_RNO_0.INIT=8'hE2;
// @33:180
  CFG4 MosiD_i_4_17_1 (
	.A(DataToMosiD_i_Z[18]),
	.B(DataToMosiD_i_Z[2]),
	.C(SpiBitPos_Z[4]),
	.D(SpiBitPos_Z[2]),
	.Y(MosiD_i_4_17_1_Z)
);
defparam MosiD_i_4_17_1.INIT=16'hF0AC;
// @18:431
  CFG4 MosiC_i_7_i_m2_2_0_RNO_0 (
	.A(SpiBitPos_Z[3]),
	.B(N_1484_i),
	.C(N_1483_i),
	.D(MosiC_i_7_i_m2_2_0_RNO_4_Z),
	.Y(N_96)
);
defparam MosiC_i_7_i_m2_2_0_RNO_0.INIT=16'hDDA0;
// @18:431
  CFG4 MosiB_i_8_i_m2_2_0_RNO (
	.A(SpiBitPos_Z[3]),
	.B(N_1464_i),
	.C(N_1463_i),
	.D(MosiB_i_8_i_m2_2_0_RNO_3_Z),
	.Y(N_105)
);
defparam MosiB_i_8_i_m2_2_0_RNO.INIT=16'hDDA0;
// @18:431
  CFG4 MosiA_i_7_i_m2_2_0_RNO (
	.A(SpiBitPos_Z[3]),
	.B(N_1444_i),
	.C(N_1443_i),
	.D(MosiA_i_7_i_m2_2_0_RNO_3_Z),
	.Y(N_114)
);
defparam MosiA_i_7_i_m2_2_0_RNO.INIT=16'hDDA0;
// @18:431
  CFG4 MosiD_i_8_2_0_RNO (
	.A(SpiBitPos_Z[3]),
	.B(N_1502_i),
	.C(N_1501_i),
	.D(MosiD_i_8_2_0_RNO_5_Z),
	.Y(N_78)
);
defparam MosiD_i_8_2_0_RNO.INIT=16'hDDA0;
// @18:431
  CFG2 \SpiBitPos_RNIHSSA[0]  (
	.A(SpiBitPos_Z[1]),
	.B(SpiBitPos_Z[0]),
	.Y(N_1008)
);
defparam \SpiBitPos_RNIHSSA[0] .INIT=4'h1;
// @18:431
  CFG2 \SpiBitPos_RNIL0TA[3]  (
	.A(SpiBitPos_Z[2]),
	.B(SpiBitPos_Z[3]),
	.Y(N_4_0)
);
defparam \SpiBitPos_RNIL0TA[3] .INIT=4'h1;
// @33:151
  CFG2 \ClkDiv_3_0_a2[0]  (
	.A(ClkDiv_Z[2]),
	.B(CO0),
	.Y(ClkDiv_3[0])
);
defparam \ClkDiv_3_0_a2[0] .INIT=4'h1;
// @33:110
  CFG2 un1_rst_11_0_a2 (
	.A(DacWriteOutA_i[23]),
	.B(SpiRst),
	.Y(un1_rst_11_i)
);
defparam un1_rst_11_0_a2.INIT=4'hB;
// @33:110
  CFG2 un1_rst_10_0_a2 (
	.A(DacWriteOutB_i[23]),
	.B(SpiRst),
	.Y(un1_rst_10_i)
);
defparam un1_rst_10_0_a2.INIT=4'hB;
// @33:110
  CFG2 un1_rst_9_0_a2 (
	.A(DacWriteOutC_i[23]),
	.B(SpiRst),
	.Y(un1_rst_9_i)
);
defparam un1_rst_9_0_a2.INIT=4'hB;
// @33:153
  CFG2 \ClkDiv_RNO[1]  (
	.A(CO0),
	.B(ClkDiv_Z[1]),
	.Y(N_57_i)
);
defparam \ClkDiv_RNO[1] .INIT=4'h6;
// @33:110
  CFG2 un1_rst_8 (
	.A(MosiDacA_i),
	.B(SpiRst),
	.Y(un1_rst_8_i)
);
defparam un1_rst_8.INIT=4'hB;
// @33:110
  CFG2 un1_rst_7 (
	.A(MosiDacB_i),
	.B(SpiRst),
	.Y(un1_rst_7_i)
);
defparam un1_rst_7.INIT=4'hB;
// @33:110
  CFG2 un1_rst_6 (
	.A(MosiDacC_i),
	.B(SpiRst),
	.Y(un1_rst_6_i)
);
defparam un1_rst_6.INIT=4'hB;
// @33:110
  CFG2 un1_rst_4 (
	.A(MosiDacA_i),
	.B(SpiRst),
	.Y(un1_rst_4_Z)
);
defparam un1_rst_4.INIT=4'h8;
// @33:110
  CFG2 un1_rst_3 (
	.A(MosiDacB_i),
	.B(SpiRst),
	.Y(un1_rst_3_Z)
);
defparam un1_rst_3.INIT=4'h8;
// @33:110
  CFG2 un1_rst (
	.A(MosiDacC_i),
	.B(SpiRst),
	.Y(un1_rst_Z)
);
defparam un1_rst.INIT=4'h8;
// @18:431
  CFG3 MosiB_i_8_i_m2_2_0_RNO_0 (
	.A(N_1472),
	.B(SpiBitPos_Z[3]),
	.C(N_1475),
	.Y(N_102)
);
defparam MosiB_i_8_i_m2_2_0_RNO_0.INIT=8'h1D;
// @18:431
  CFG3 MosiC_i_7_i_m2_2_0_RNO (
	.A(SpiBitPos_Z[3]),
	.B(N_93),
	.C(N_1492),
	.Y(N_1553)
);
defparam MosiC_i_7_i_m2_2_0_RNO.INIT=8'h8D;
// @18:431
  CFG3 MosiA_i_7_i_m2_2_0_RNO_0 (
	.A(N_1452),
	.B(SpiBitPos_Z[3]),
	.C(N_1455),
	.Y(N_111)
);
defparam MosiA_i_7_i_m2_2_0_RNO_0.INIT=8'h1D;
// @36:329
  CFG3 \un1_clkdiv_i_a2_0_1[0]  (
	.A(ClkDiv_Z[2]),
	.B(SpiBitPos_Z[4]),
	.C(N_1008),
	.Y(un1_clkdiv_i_a2_0_1_Z[0])
);
defparam \un1_clkdiv_i_a2_0_1[0] .INIT=8'h40;
// @33:151
  CFG3 \ClkDiv_3_0_a2[2]  (
	.A(CO0),
	.B(ClkDiv_Z[2]),
	.C(ClkDiv_Z[1]),
	.Y(ClkDiv_3[2])
);
defparam \ClkDiv_3_0_a2[2] .INIT=8'h20;
// @33:170
  CFG3 DataFromMisoA_1_sqmuxa_i_o2 (
	.A(SckDacs_i),
	.B(ClkDiv_Z[2]),
	.C(SpiXferComplete),
	.Y(N_56)
);
defparam DataFromMisoA_1_sqmuxa_i_o2.INIT=8'hFB;
// @49:141
  CFG2 N_1005_i (
	.A(DacWriteOutA_i[23]),
	.B(SpiRst),
	.Y(N_1005_i_Z)
);
defparam N_1005_i.INIT=4'h8;
// @49:141
  CFG2 N_1004_i (
	.A(DacWriteOutB_i[23]),
	.B(SpiRst),
	.Y(N_1004_i_Z)
);
defparam N_1004_i.INIT=4'h8;
// @49:141
  CFG2 N_1006_i (
	.A(DacWriteOutC_i[23]),
	.B(SpiRst),
	.Y(N_1006_i_Z)
);
defparam N_1006_i.INIT=4'h8;
// @18:431
  CFG3 MosiD_i_8_2_0_RNO_2 (
	.A(DataToMosiD_i_Z[9]),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosiD_i_Z[13]),
	.Y(N_1502_i)
);
defparam MosiD_i_8_2_0_RNO_2.INIT=8'h1D;
// @18:431
  CFG3 MosiA_i_7_i_m2_2_0_RNO_1 (
	.A(DataToMosiA_i_Z[9]),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosiA_i_Z[13]),
	.Y(N_1444_i)
);
defparam MosiA_i_7_i_m2_2_0_RNO_1.INIT=8'h1D;
// @18:431
  CFG3 MosiB_i_8_i_m2_2_0_RNO_1 (
	.A(DataToMosiB_i_Z[9]),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosiB_i_Z[13]),
	.Y(N_1464_i)
);
defparam MosiB_i_8_i_m2_2_0_RNO_1.INIT=8'h1D;
// @18:431
  CFG3 MosiC_i_7_i_m2_2_0_RNO_2 (
	.A(DataToMosiC_i_Z[9]),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosiC_i_Z[13]),
	.Y(N_1484_i)
);
defparam MosiC_i_7_i_m2_2_0_RNO_2.INIT=8'h1D;
// @33:179
  CFG4 MosiC_i_3_8_1_0 (
	.A(DataToMosiC_i_Z[23]),
	.B(DataToMosiC_i_Z[7]),
	.C(SpiBitPos_Z[4]),
	.D(SpiBitPos_Z[2]),
	.Y(N_1483_1)
);
defparam MosiC_i_3_8_1_0.INIT=16'h00AC;
// @33:180
  CFG4 MosiD_i_4_2_2_0 (
	.A(DataToMosiD_i_Z[19]),
	.B(DataToMosiD_i_Z[3]),
	.C(SpiBitPos_Z[4]),
	.D(SpiBitPos_Z[2]),
	.Y(N_1496_2)
);
defparam MosiD_i_4_2_2_0.INIT=16'hAC00;
// @33:180
  CFG4 MosiD_i_4_8_1_0 (
	.A(DataToMosiD_i_Z[23]),
	.B(DataToMosiD_i_Z[7]),
	.C(SpiBitPos_Z[4]),
	.D(SpiBitPos_Z[2]),
	.Y(N_1501_1)
);
defparam MosiD_i_4_8_1_0.INIT=16'h00AC;
// @33:177
  CFG4 MosiA_i_3_8_1_0 (
	.A(DataToMosiA_i_Z[23]),
	.B(DataToMosiA_i_Z[7]),
	.C(SpiBitPos_Z[4]),
	.D(SpiBitPos_Z[2]),
	.Y(N_1443_1)
);
defparam MosiA_i_3_8_1_0.INIT=16'h00AC;
// @33:178
  CFG4 MosiB_i_4_2_2_0 (
	.A(DataToMosiB_i_Z[19]),
	.B(DataToMosiB_i_Z[3]),
	.C(SpiBitPos_Z[4]),
	.D(SpiBitPos_Z[2]),
	.Y(N_1457_2)
);
defparam MosiB_i_4_2_2_0.INIT=16'hAC00;
// @33:179
  CFG4 MosiC_i_3_2_2_0 (
	.A(DataToMosiC_i_Z[19]),
	.B(DataToMosiC_i_Z[3]),
	.C(SpiBitPos_Z[4]),
	.D(SpiBitPos_Z[2]),
	.Y(N_1477_2)
);
defparam MosiC_i_3_2_2_0.INIT=16'hAC00;
// @33:177
  CFG4 MosiA_i_3_2_2_0 (
	.A(DataToMosiA_i_Z[19]),
	.B(DataToMosiA_i_Z[3]),
	.C(SpiBitPos_Z[4]),
	.D(SpiBitPos_Z[2]),
	.Y(N_1437_2)
);
defparam MosiA_i_3_2_2_0.INIT=16'hAC00;
// @33:178
  CFG4 MosiB_i_4_8_1_0 (
	.A(DataToMosiB_i_Z[23]),
	.B(DataToMosiB_i_Z[7]),
	.C(SpiBitPos_Z[4]),
	.D(SpiBitPos_Z[2]),
	.Y(N_1463_1)
);
defparam MosiB_i_4_8_1_0.INIT=16'h00AC;
// @33:151
  CFG2 DataFromMisoA_15_0_a2_0 (
	.A(N_56),
	.B(SpiBitPos_Z[4]),
	.Y(N_95)
);
defparam DataFromMisoA_15_0_a2_0.INIT=4'h4;
// @33:151
  CFG4 MosiD_i_8_2_0 (
	.A(ClkDiv_Z[2]),
	.B(SpiBitPos_Z[0]),
	.C(N_78),
	.D(N_69),
	.Y(MosiD_i_8_2_0_Z)
);
defparam MosiD_i_8_2_0.INIT=16'h028A;
// @33:110
  CFG3 XferComplete_ice (
	.A(N_54),
	.B(SckDacs_i),
	.C(ClkDiv_Z[2]),
	.Y(XferComplete_ice_Z)
);
defparam XferComplete_ice.INIT=8'h40;
// @33:151
  CFG4 DataFromMisoA_15_2_0_a2 (
	.A(SpiBitPos_Z[0]),
	.B(SpiBitPos_Z[1]),
	.C(N_4_0),
	.D(N_95),
	.Y(DataFromMisoD_15)
);
defparam DataFromMisoA_15_2_0_a2.INIT=16'h8000;
// @33:151
  CFG4 DataFromMisoA_15_7_0_a2 (
	.A(SpiBitPos_Z[3]),
	.B(SpiBitPos_Z[2]),
	.C(N_1008),
	.D(N_95),
	.Y(DataFromMisoA_15_7)
);
defparam DataFromMisoA_15_7_0_a2.INIT=16'h2000;
// @33:151
  CFG3 DataFromMisoA_15_0_a2 (
	.A(N_95),
	.B(N_1008),
	.C(N_4_0),
	.Y(DataFromMisoA_15)
);
defparam DataFromMisoA_15_0_a2.INIT=8'h80;
// @18:431
  CFG3 SpiBitPos_1_sqmuxa_i_o2_RNIE75R (
	.A(N_54),
	.B(SpiBitPos_Z[0]),
	.C(N_56),
	.Y(N_52_0)
);
defparam SpiBitPos_1_sqmuxa_i_o2_RNIE75R.INIT=8'h02;
// @18:431
  CFG3 DataFromMisoA_1_sqmuxa_i_o2_RNI3UMO (
	.A(SpiBitPos_Z[0]),
	.B(SpiBitPos_Z[3]),
	.C(N_56),
	.Y(N_6_0)
);
defparam DataFromMisoA_1_sqmuxa_i_o2_RNI3UMO.INIT=8'h02;
// @18:431
  CFG3 DataFromMisoA_1_sqmuxa_i_o2_RNI3UMO_0 (
	.A(SpiBitPos_Z[0]),
	.B(SpiBitPos_Z[3]),
	.C(N_56),
	.Y(N_11_0)
);
defparam DataFromMisoA_1_sqmuxa_i_o2_RNI3UMO_0.INIT=8'h01;
// @18:431
  CFG4 DataFromMisoA_1_sqmuxa_i_o2_RNIVF5U_0 (
	.A(SpiBitPos_Z[0]),
	.B(SpiBitPos_Z[3]),
	.C(SpiBitPos_Z[4]),
	.D(N_56),
	.Y(N_116_mux)
);
defparam DataFromMisoA_1_sqmuxa_i_o2_RNIVF5U_0.INIT=16'h0004;
// @18:431
  CFG4 DataFromMisoA_1_sqmuxa_i_o2_RNIVF5U (
	.A(SpiBitPos_Z[0]),
	.B(SpiBitPos_Z[3]),
	.C(SpiBitPos_Z[4]),
	.D(N_56),
	.Y(N_117_mux)
);
defparam DataFromMisoA_1_sqmuxa_i_o2_RNIVF5U.INIT=16'h0008;
// @33:151
  CFG3 MosiD_i_8 (
	.A(DacWriteOutD_i[23]),
	.B(ClkDiv_Z[2]),
	.C(MosiD_i_8_2_0_Z),
	.Y(MosiD_i_8_Z)
);
defparam MosiD_i_8.INIT=8'hF2;
// @18:431
  CFG3 MosiD_i_8_2_0_RNO_4 (
	.A(DataToMosiD_i_Z[11]),
	.B(SpiBitPos_Z[2]),
	.C(N_1501_1),
	.Y(N_1501_i)
);
defparam MosiD_i_8_2_0_RNO_4.INIT=8'h07;
// @18:431
  CFG3 MosiA_i_7_i_m2_2_0_RNO_2 (
	.A(DataToMosiA_i_Z[11]),
	.B(SpiBitPos_Z[2]),
	.C(N_1443_1),
	.Y(N_1443_i)
);
defparam MosiA_i_7_i_m2_2_0_RNO_2.INIT=8'h07;
// @18:431
  CFG3 MosiB_i_8_i_m2_2_0_RNO_2 (
	.A(DataToMosiB_i_Z[11]),
	.B(SpiBitPos_Z[2]),
	.C(N_1463_1),
	.Y(N_1463_i)
);
defparam MosiB_i_8_i_m2_2_0_RNO_2.INIT=8'h07;
// @18:431
  CFG3 MosiC_i_7_i_m2_2_0_RNO_3 (
	.A(DataToMosiC_i_Z[11]),
	.B(SpiBitPos_Z[2]),
	.C(N_1483_1),
	.Y(N_1483_i)
);
defparam MosiC_i_7_i_m2_2_0_RNO_3.INIT=8'h07;
// @36:329
  CFG4 \un1_clkdiv_i_a2[0]  (
	.A(SpiXferComplete),
	.B(SckDacs_i),
	.C(ClkDiv_Z[2]),
	.D(N_54),
	.Y(N_79)
);
defparam \un1_clkdiv_i_a2[0] .INIT=16'h4000;
// @18:431
  CFG2 \SpiBitPos_RNO[1]  (
	.A(N_52_0),
	.B(SpiBitPos_Z[1]),
	.Y(SpiBitPos_6[1])
);
defparam \SpiBitPos_RNO[1] .INIT=4'h6;
// @18:431
  CFG2 \SpiBitPos_RNO[4]  (
	.A(DataFromMisoA_15),
	.B(SpiBitPos_Z[4]),
	.Y(N_60_0)
);
defparam \SpiBitPos_RNO[4] .INIT=4'h6;
// @33:151
  CFG4 MosiC_i_7_i_m2_2_0 (
	.A(SpiBitPos_Z[0]),
	.B(ClkDiv_Z[2]),
	.C(N_1553),
	.D(N_96),
	.Y(N_60_2)
);
defparam MosiC_i_7_i_m2_2_0.INIT=16'h084C;
// @33:151
  CFG4 MosiB_i_8_i_m2_2_0 (
	.A(ClkDiv_Z[2]),
	.B(SpiBitPos_Z[0]),
	.C(N_105),
	.D(N_102),
	.Y(N_61_2)
);
defparam MosiB_i_8_i_m2_2_0.INIT=16'h028A;
// @33:151
  CFG4 MosiA_i_7_i_m2_2_0 (
	.A(ClkDiv_Z[2]),
	.B(SpiBitPos_Z[0]),
	.C(N_114),
	.D(N_111),
	.Y(N_62_2)
);
defparam MosiA_i_7_i_m2_2_0.INIT=16'h028A;
// @18:431
  CFG4 DataFromMisoA_1_sqmuxa_i_o2_RNIIE291_13 (
	.A(SpiBitPos_Z[1]),
	.B(SpiBitPos_Z[4]),
	.C(N_6_0),
	.D(SpiBitPos_Z[2]),
	.Y(DataFromMisoA_15_6)
);
defparam DataFromMisoA_1_sqmuxa_i_o2_RNIIE291_13.INIT=16'h8000;
// @36:329
  CFG4 \un1_clkdiv_i_0[0]  (
	.A(SpiBitPos_Z[2]),
	.B(SpiBitPos_Z[3]),
	.C(N_79),
	.D(un1_clkdiv_i_a2_0_1_Z[0]),
	.Y(un1_clkdiv_i_0_0)
);
defparam \un1_clkdiv_i_0[0] .INIT=16'hF4F0;
// @18:431
  CFG3 \SpiBitPos_RNO[2]  (
	.A(SpiBitPos_Z[1]),
	.B(SpiBitPos_Z[2]),
	.C(N_52_0),
	.Y(SpiBitPos_6[2])
);
defparam \SpiBitPos_RNO[2] .INIT=8'h9C;
// @18:431
  CFG3 DataFromMisoA_1_sqmuxa_i_o2_RNIIE291_2 (
	.A(SpiBitPos_Z[1]),
	.B(SpiBitPos_Z[2]),
	.C(N_116_mux),
	.Y(DataFromMisoB_15_3)
);
defparam DataFromMisoA_1_sqmuxa_i_o2_RNIIE291_2.INIT=8'h10;
// @18:431
  CFG3 DataFromMisoA_1_sqmuxa_i_o2_RNIIE291_6 (
	.A(SpiBitPos_Z[1]),
	.B(SpiBitPos_Z[2]),
	.C(N_117_mux),
	.Y(DataFromMisoB_15_4)
);
defparam DataFromMisoA_1_sqmuxa_i_o2_RNIIE291_6.INIT=8'h10;
// @18:431
  CFG3 DataFromMisoA_1_sqmuxa_i_o2_RNIIE291_1 (
	.A(SpiBitPos_Z[1]),
	.B(SpiBitPos_Z[2]),
	.C(N_116_mux),
	.Y(DataFromMisoB_15_5)
);
defparam DataFromMisoA_1_sqmuxa_i_o2_RNIIE291_1.INIT=8'h20;
// @18:431
  CFG3 DataFromMisoA_1_sqmuxa_i_o2_RNIIE291_5 (
	.A(SpiBitPos_Z[1]),
	.B(SpiBitPos_Z[2]),
	.C(N_117_mux),
	.Y(DataFromMisoB_15_6)
);
defparam DataFromMisoA_1_sqmuxa_i_o2_RNIIE291_5.INIT=8'h20;
// @18:431
  CFG3 DataFromMisoA_1_sqmuxa_i_o2_RNIIE291_0 (
	.A(SpiBitPos_Z[1]),
	.B(SpiBitPos_Z[2]),
	.C(N_116_mux),
	.Y(DataFromMisoB_15_7)
);
defparam DataFromMisoA_1_sqmuxa_i_o2_RNIIE291_0.INIT=8'h40;
// @18:431
  CFG3 DataFromMisoA_1_sqmuxa_i_o2_RNIIE291_4 (
	.A(SpiBitPos_Z[1]),
	.B(SpiBitPos_Z[2]),
	.C(N_117_mux),
	.Y(DataFromMisoC_15)
);
defparam DataFromMisoA_1_sqmuxa_i_o2_RNIIE291_4.INIT=8'h40;
// @18:431
  CFG3 DataFromMisoA_1_sqmuxa_i_o2_RNIIE291 (
	.A(SpiBitPos_Z[1]),
	.B(SpiBitPos_Z[2]),
	.C(N_116_mux),
	.Y(DataFromMisoB_15_9)
);
defparam DataFromMisoA_1_sqmuxa_i_o2_RNIIE291.INIT=8'h80;
// @18:431
  CFG3 DataFromMisoA_1_sqmuxa_i_o2_RNIIE291_3 (
	.A(SpiBitPos_Z[1]),
	.B(SpiBitPos_Z[2]),
	.C(N_117_mux),
	.Y(DataFromMisoC_15_1)
);
defparam DataFromMisoA_1_sqmuxa_i_o2_RNIIE291_3.INIT=8'h80;
// @18:431
  CFG4 DataFromMisoA_1_sqmuxa_i_o2_RNIIE291_10 (
	.A(SpiBitPos_Z[1]),
	.B(SpiBitPos_Z[4]),
	.C(N_11_0),
	.D(SpiBitPos_Z[2]),
	.Y(DataFromMisoD_15_5)
);
defparam DataFromMisoA_1_sqmuxa_i_o2_RNIIE291_10.INIT=16'h1000;
// @18:431
  CFG4 DataFromMisoA_1_sqmuxa_i_o2_RNIIE291_8 (
	.A(SpiBitPos_Z[1]),
	.B(SpiBitPos_Z[4]),
	.C(N_11_0),
	.D(SpiBitPos_Z[2]),
	.Y(DataFromMisoA_15_3)
);
defparam DataFromMisoA_1_sqmuxa_i_o2_RNIIE291_8.INIT=16'h4000;
// @33:110
  CFG4 Sck_i_RNO (
	.A(SpiXferComplete),
	.B(SckDacs_i),
	.C(ClkDiv_Z[2]),
	.D(N_54),
	.Y(N_64_i_i)
);
defparam Sck_i_RNO.INIT=16'h9CCC;
// @33:151
  CFG3 MosiC_i_7_i_m2 (
	.A(DacWriteOutC_i[23]),
	.B(ClkDiv_Z[2]),
	.C(N_60_2),
	.Y(N_60)
);
defparam MosiC_i_7_i_m2.INIT=8'hF2;
// @33:151
  CFG3 MosiB_i_8_i_m2 (
	.A(DacWriteOutB_i[23]),
	.B(ClkDiv_Z[2]),
	.C(N_61_2),
	.Y(N_61)
);
defparam MosiB_i_8_i_m2.INIT=8'hF2;
// @33:151
  CFG3 MosiA_i_7_i_m2 (
	.A(DacWriteOutA_i[23]),
	.B(ClkDiv_Z[2]),
	.C(N_62_2),
	.Y(N_62)
);
defparam MosiA_i_7_i_m2.INIT=8'hF2;
// @33:110
  CFG3 \SpiBitPos_RNO[0]  (
	.A(N_54),
	.B(SpiBitPos_Z[0]),
	.C(N_56),
	.Y(N_115_mux_i)
);
defparam \SpiBitPos_RNO[0] .INIT=8'hC6;
// @18:431
  CFG4 DataFromMisoA_1_sqmuxa_i_o2_RNIIE291_16 (
	.A(SpiBitPos_Z[1]),
	.B(SpiBitPos_Z[4]),
	.C(N_6_0),
	.D(SpiBitPos_Z[2]),
	.Y(DataFromMisoD_15_6)
);
defparam DataFromMisoA_1_sqmuxa_i_o2_RNIIE291_16.INIT=16'h1000;
// @18:431
  CFG4 DataFromMisoA_1_sqmuxa_i_o2_RNIIE291_19 (
	.A(SpiBitPos_Z[1]),
	.B(SpiBitPos_Z[4]),
	.C(N_6_0),
	.D(SpiBitPos_Z[2]),
	.Y(DataFromMisoA_15_8)
);
defparam DataFromMisoA_1_sqmuxa_i_o2_RNIIE291_19.INIT=16'h0010;
// @18:431
  CFG4 DataFromMisoA_1_sqmuxa_i_o2_RNIIE291_12 (
	.A(SpiBitPos_Z[1]),
	.B(SpiBitPos_Z[4]),
	.C(N_11_0),
	.D(SpiBitPos_Z[2]),
	.Y(DataFromMisoA_15_9)
);
defparam DataFromMisoA_1_sqmuxa_i_o2_RNIIE291_12.INIT=16'h0020;
// @18:431
  CFG4 DataFromMisoA_1_sqmuxa_i_o2_RNIIE291_18 (
	.A(SpiBitPos_Z[1]),
	.B(SpiBitPos_Z[4]),
	.C(N_6_0),
	.D(SpiBitPos_Z[2]),
	.Y(DataFromMisoA_15_10)
);
defparam DataFromMisoA_1_sqmuxa_i_o2_RNIIE291_18.INIT=16'h0020;
// @18:431
  CFG4 DataFromMisoA_1_sqmuxa_i_o2_RNIIE291_9 (
	.A(SpiBitPos_Z[1]),
	.B(SpiBitPos_Z[4]),
	.C(N_11_0),
	.D(SpiBitPos_Z[2]),
	.Y(DataFromMisoD_15_7)
);
defparam DataFromMisoA_1_sqmuxa_i_o2_RNIIE291_9.INIT=16'h2000;
// @18:431
  CFG4 DataFromMisoA_1_sqmuxa_i_o2_RNIIE291_15 (
	.A(SpiBitPos_Z[1]),
	.B(SpiBitPos_Z[4]),
	.C(N_6_0),
	.D(SpiBitPos_Z[2]),
	.Y(DataFromMisoB_15_2)
);
defparam DataFromMisoA_1_sqmuxa_i_o2_RNIIE291_15.INIT=16'h2000;
// @18:431
  CFG4 DataFromMisoA_1_sqmuxa_i_o2_RNIIE291_17 (
	.A(SpiBitPos_Z[1]),
	.B(SpiBitPos_Z[4]),
	.C(N_6_0),
	.D(SpiBitPos_Z[2]),
	.Y(DataFromMisoA_15_0)
);
defparam DataFromMisoA_1_sqmuxa_i_o2_RNIIE291_17.INIT=16'h0040;
// @18:431
  CFG4 DataFromMisoA_1_sqmuxa_i_o2_RNIIE291_11 (
	.A(SpiBitPos_Z[1]),
	.B(SpiBitPos_Z[4]),
	.C(N_11_0),
	.D(SpiBitPos_Z[2]),
	.Y(DataFromMisoA_15_1)
);
defparam DataFromMisoA_1_sqmuxa_i_o2_RNIIE291_11.INIT=16'h0080;
// @18:431
  CFG4 DataFromMisoA_1_sqmuxa_i_o2_RNIIE291_14 (
	.A(SpiBitPos_Z[1]),
	.B(SpiBitPos_Z[4]),
	.C(N_6_0),
	.D(SpiBitPos_Z[2]),
	.Y(DataFromMisoA_15_4)
);
defparam DataFromMisoA_1_sqmuxa_i_o2_RNIIE291_14.INIT=16'h4000;
// @18:431
  CFG4 DataFromMisoA_1_sqmuxa_i_o2_RNIIE291_7 (
	.A(SpiBitPos_Z[1]),
	.B(SpiBitPos_Z[4]),
	.C(N_11_0),
	.D(SpiBitPos_Z[2]),
	.Y(DataFromMisoB_15)
);
defparam DataFromMisoA_1_sqmuxa_i_o2_RNIIE291_7.INIT=16'h8000;
// @33:110
  CFG4 \SpiBitPos_RNO[3]  (
	.A(SpiBitPos_Z[1]),
	.B(SpiBitPos_Z[3]),
	.C(N_52_0),
	.D(SpiBitPos_Z[2]),
	.Y(N_121_mux_i)
);
defparam \SpiBitPos_RNO[3] .INIT=16'hCC9C;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* SpiMasterQuadPorts_work_main_architecture_main_1layer1 */

module SpiDacQuadPorts_102000000 (
  un1_clkdiv_i_0_0,
  DacASetpoint,
  DacBSetpoint,
  DacCSetpoint,
  DacDSetpoint,
  DacAReadback,
  DacBReadback,
  DacCReadback,
  DacDReadback,
  N_1005_i_i,
  N_1004_i_i,
  N_1006_i_i,
  N_1006_i_set,
  MosiDacD_i,
  MosiDacC_i,
  N_1004_i_set,
  MosiDacB_i,
  N_1005_i_set,
  MosiDacA_i,
  SckDacs_i,
  shot_i,
  SpiRst_1z,
  WriteDacs,
  SpiRst_arst,
  FCCC_C0_0_GL1,
  shot_i_arst_i
)
;
output un1_clkdiv_i_0_0 ;
input [23:0] DacASetpoint ;
input [23:0] DacBSetpoint ;
input [23:0] DacCSetpoint ;
input [23:0] DacDSetpoint ;
output [23:0] DacAReadback ;
output [23:0] DacBReadback ;
output [23:0] DacCReadback ;
output [23:0] DacDReadback ;
output N_1005_i_i ;
output N_1004_i_i ;
output N_1006_i_i ;
input N_1006_i_set ;
output MosiDacD_i ;
output MosiDacC_i ;
input N_1004_i_set ;
output MosiDacB_i ;
input N_1005_i_set ;
output MosiDacA_i ;
output SckDacs_i ;
input shot_i ;
output SpiRst_1z ;
input WriteDacs ;
output SpiRst_arst ;
input FCCC_C0_0_GL1 ;
input shot_i_arst_i ;
wire un1_clkdiv_i_0_0 ;
wire N_1005_i_i ;
wire N_1004_i_i ;
wire N_1006_i_i ;
wire N_1006_i_set ;
wire MosiDacD_i ;
wire MosiDacC_i ;
wire N_1004_i_set ;
wire MosiDacB_i ;
wire N_1005_i_set ;
wire MosiDacA_i ;
wire SckDacs_i ;
wire shot_i ;
wire SpiRst_1z ;
wire WriteDacs ;
wire SpiRst_arst ;
wire FCCC_C0_0_GL1 ;
wire shot_i_arst_i ;
wire [0:0] un1_dacwriteouta_i5_i_0_Z;
wire [23:0] DacReadbackD_i;
wire [23:0] DacReadbackC_i;
wire [23:0] DacReadbackB_i;
wire [23:0] DacReadbackA_i;
wire [23:0] DacWriteOutD_i_Z;
wire [23:0] DacWriteOutC_i_Z;
wire [23:0] DacWriteOutB_i_Z;
wire [23:0] DacWriteOutA_i_Z;
wire SpiRst_rep_Z ;
wire GND ;
wire N_52_i ;
wire VCC ;
wire SpiRst_arst_i ;
wire LastWriteDac_Z ;
wire LastSpiXferComplete_Z ;
wire SpiXferComplete ;
wire N_1001_i ;
wire N_17_i ;
wire DacWriteOutA_i_0_sqmuxa ;
// @49:187
  SLE SpiRst_rep (
	.Q(SpiRst_rep_Z),
	.ADn(GND),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(N_52_i),
	.EN(un1_dacwriteouta_i5_i_0_Z[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  CLKINT SpiRst_rep_RNI47IF (
	.Y(SpiRst_arst),
	.A(SpiRst_rep_Z)
);
  CFG1 SpiRst_rep_RNI47IF_0 (
	.A(SpiRst_arst),
	.Y(SpiRst_arst_i)
);
defparam SpiRst_rep_RNI47IF_0.INIT=2'h1;
// @49:187
  SLE LastWriteDac (
	.Q(LastWriteDac_Z),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(WriteDacs),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE LastSpiXferComplete (
	.Q(LastSpiXferComplete_Z),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(SpiXferComplete),
	.EN(N_1001_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE SpiRst (
	.Q(SpiRst_1z),
	.ADn(GND),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(N_52_i),
	.EN(un1_dacwriteouta_i5_i_0_Z[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacReadbackD[11]  (
	.Q(DacDReadback[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacReadbackD_i[11]),
	.EN(N_17_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacReadbackD[10]  (
	.Q(DacDReadback[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacReadbackD_i[10]),
	.EN(N_17_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacReadbackD[9]  (
	.Q(DacDReadback[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacReadbackD_i[9]),
	.EN(N_17_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacReadbackD[8]  (
	.Q(DacDReadback[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacReadbackD_i[8]),
	.EN(N_17_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacReadbackD[7]  (
	.Q(DacDReadback[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacReadbackD_i[7]),
	.EN(N_17_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacReadbackD[6]  (
	.Q(DacDReadback[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacReadbackD_i[6]),
	.EN(N_17_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacReadbackD[5]  (
	.Q(DacDReadback[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacReadbackD_i[5]),
	.EN(N_17_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacReadbackD[4]  (
	.Q(DacDReadback[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacReadbackD_i[4]),
	.EN(N_17_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacReadbackD[3]  (
	.Q(DacDReadback[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacReadbackD_i[3]),
	.EN(N_17_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacReadbackD[2]  (
	.Q(DacDReadback[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacReadbackD_i[2]),
	.EN(N_17_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacReadbackD[1]  (
	.Q(DacDReadback[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacReadbackD_i[1]),
	.EN(N_17_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacReadbackD[0]  (
	.Q(DacDReadback[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacReadbackD_i[0]),
	.EN(N_17_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacReadbackC[2]  (
	.Q(DacCReadback[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacReadbackC_i[2]),
	.EN(N_17_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacReadbackC[1]  (
	.Q(DacCReadback[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacReadbackC_i[1]),
	.EN(N_17_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacReadbackC[0]  (
	.Q(DacCReadback[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacReadbackC_i[0]),
	.EN(N_17_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacReadbackD[23]  (
	.Q(DacDReadback[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacReadbackD_i[23]),
	.EN(N_17_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacReadbackD[22]  (
	.Q(DacDReadback[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacReadbackD_i[22]),
	.EN(N_17_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacReadbackD[21]  (
	.Q(DacDReadback[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacReadbackD_i[21]),
	.EN(N_17_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacReadbackD[20]  (
	.Q(DacDReadback[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacReadbackD_i[20]),
	.EN(N_17_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacReadbackD[19]  (
	.Q(DacDReadback[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacReadbackD_i[19]),
	.EN(N_17_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacReadbackD[18]  (
	.Q(DacDReadback[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacReadbackD_i[18]),
	.EN(N_17_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacReadbackD[17]  (
	.Q(DacDReadback[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacReadbackD_i[17]),
	.EN(N_17_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacReadbackD[16]  (
	.Q(DacDReadback[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacReadbackD_i[16]),
	.EN(N_17_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacReadbackD[15]  (
	.Q(DacDReadback[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacReadbackD_i[15]),
	.EN(N_17_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacReadbackD[14]  (
	.Q(DacDReadback[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacReadbackD_i[14]),
	.EN(N_17_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacReadbackD[13]  (
	.Q(DacDReadback[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacReadbackD_i[13]),
	.EN(N_17_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacReadbackD[12]  (
	.Q(DacDReadback[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacReadbackD_i[12]),
	.EN(N_17_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacReadbackC[17]  (
	.Q(DacCReadback[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacReadbackC_i[17]),
	.EN(N_17_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacReadbackC[16]  (
	.Q(DacCReadback[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacReadbackC_i[16]),
	.EN(N_17_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacReadbackC[15]  (
	.Q(DacCReadback[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacReadbackC_i[15]),
	.EN(N_17_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacReadbackC[14]  (
	.Q(DacCReadback[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacReadbackC_i[14]),
	.EN(N_17_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacReadbackC[13]  (
	.Q(DacCReadback[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacReadbackC_i[13]),
	.EN(N_17_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacReadbackC[12]  (
	.Q(DacCReadback[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacReadbackC_i[12]),
	.EN(N_17_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacReadbackC[11]  (
	.Q(DacCReadback[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacReadbackC_i[11]),
	.EN(N_17_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacReadbackC[10]  (
	.Q(DacCReadback[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacReadbackC_i[10]),
	.EN(N_17_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacReadbackC[9]  (
	.Q(DacCReadback[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacReadbackC_i[9]),
	.EN(N_17_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacReadbackC[8]  (
	.Q(DacCReadback[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacReadbackC_i[8]),
	.EN(N_17_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacReadbackC[7]  (
	.Q(DacCReadback[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacReadbackC_i[7]),
	.EN(N_17_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacReadbackC[6]  (
	.Q(DacCReadback[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacReadbackC_i[6]),
	.EN(N_17_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacReadbackC[5]  (
	.Q(DacCReadback[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacReadbackC_i[5]),
	.EN(N_17_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacReadbackC[4]  (
	.Q(DacCReadback[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacReadbackC_i[4]),
	.EN(N_17_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacReadbackC[3]  (
	.Q(DacCReadback[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacReadbackC_i[3]),
	.EN(N_17_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacReadbackB[8]  (
	.Q(DacBReadback[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacReadbackB_i[8]),
	.EN(N_17_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacReadbackB[7]  (
	.Q(DacBReadback[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacReadbackB_i[7]),
	.EN(N_17_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacReadbackB[6]  (
	.Q(DacBReadback[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacReadbackB_i[6]),
	.EN(N_17_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacReadbackB[5]  (
	.Q(DacBReadback[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacReadbackB_i[5]),
	.EN(N_17_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacReadbackB[4]  (
	.Q(DacBReadback[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacReadbackB_i[4]),
	.EN(N_17_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacReadbackB[3]  (
	.Q(DacBReadback[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacReadbackB_i[3]),
	.EN(N_17_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacReadbackB[2]  (
	.Q(DacBReadback[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacReadbackB_i[2]),
	.EN(N_17_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacReadbackB[1]  (
	.Q(DacBReadback[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacReadbackB_i[1]),
	.EN(N_17_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacReadbackB[0]  (
	.Q(DacBReadback[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacReadbackB_i[0]),
	.EN(N_17_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacReadbackC[23]  (
	.Q(DacCReadback[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacReadbackC_i[23]),
	.EN(N_17_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacReadbackC[22]  (
	.Q(DacCReadback[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacReadbackC_i[22]),
	.EN(N_17_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacReadbackC[21]  (
	.Q(DacCReadback[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacReadbackC_i[21]),
	.EN(N_17_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacReadbackC[20]  (
	.Q(DacCReadback[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacReadbackC_i[20]),
	.EN(N_17_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacReadbackC[19]  (
	.Q(DacCReadback[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacReadbackC_i[19]),
	.EN(N_17_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacReadbackC[18]  (
	.Q(DacCReadback[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacReadbackC_i[18]),
	.EN(N_17_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacReadbackB[23]  (
	.Q(DacBReadback[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacReadbackB_i[23]),
	.EN(N_17_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacReadbackB[22]  (
	.Q(DacBReadback[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacReadbackB_i[22]),
	.EN(N_17_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacReadbackB[21]  (
	.Q(DacBReadback[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacReadbackB_i[21]),
	.EN(N_17_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacReadbackB[20]  (
	.Q(DacBReadback[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacReadbackB_i[20]),
	.EN(N_17_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacReadbackB[19]  (
	.Q(DacBReadback[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacReadbackB_i[19]),
	.EN(N_17_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacReadbackB[18]  (
	.Q(DacBReadback[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacReadbackB_i[18]),
	.EN(N_17_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacReadbackB[17]  (
	.Q(DacBReadback[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacReadbackB_i[17]),
	.EN(N_17_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacReadbackB[16]  (
	.Q(DacBReadback[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacReadbackB_i[16]),
	.EN(N_17_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacReadbackB[15]  (
	.Q(DacBReadback[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacReadbackB_i[15]),
	.EN(N_17_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacReadbackB[14]  (
	.Q(DacBReadback[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacReadbackB_i[14]),
	.EN(N_17_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacReadbackB[13]  (
	.Q(DacBReadback[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacReadbackB_i[13]),
	.EN(N_17_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacReadbackB[12]  (
	.Q(DacBReadback[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacReadbackB_i[12]),
	.EN(N_17_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacReadbackB[11]  (
	.Q(DacBReadback[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacReadbackB_i[11]),
	.EN(N_17_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacReadbackB[10]  (
	.Q(DacBReadback[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacReadbackB_i[10]),
	.EN(N_17_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacReadbackB[9]  (
	.Q(DacBReadback[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacReadbackB_i[9]),
	.EN(N_17_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacReadbackA[14]  (
	.Q(DacAReadback[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacReadbackA_i[14]),
	.EN(N_17_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacReadbackA[13]  (
	.Q(DacAReadback[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacReadbackA_i[13]),
	.EN(N_17_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacReadbackA[12]  (
	.Q(DacAReadback[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacReadbackA_i[12]),
	.EN(N_17_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacReadbackA[11]  (
	.Q(DacAReadback[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacReadbackA_i[11]),
	.EN(N_17_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacReadbackA[10]  (
	.Q(DacAReadback[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacReadbackA_i[10]),
	.EN(N_17_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacReadbackA[9]  (
	.Q(DacAReadback[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacReadbackA_i[9]),
	.EN(N_17_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacReadbackA[8]  (
	.Q(DacAReadback[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacReadbackA_i[8]),
	.EN(N_17_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacReadbackA[7]  (
	.Q(DacAReadback[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacReadbackA_i[7]),
	.EN(N_17_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacReadbackA[6]  (
	.Q(DacAReadback[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacReadbackA_i[6]),
	.EN(N_17_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacReadbackA[5]  (
	.Q(DacAReadback[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacReadbackA_i[5]),
	.EN(N_17_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacReadbackA[4]  (
	.Q(DacAReadback[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacReadbackA_i[4]),
	.EN(N_17_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacReadbackA[3]  (
	.Q(DacAReadback[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacReadbackA_i[3]),
	.EN(N_17_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacReadbackA[2]  (
	.Q(DacAReadback[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacReadbackA_i[2]),
	.EN(N_17_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacReadbackA[1]  (
	.Q(DacAReadback[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacReadbackA_i[1]),
	.EN(N_17_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacReadbackA[0]  (
	.Q(DacAReadback[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacReadbackA_i[0]),
	.EN(N_17_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacWriteOutD_i[5]  (
	.Q(DacWriteOutD_i_Z[5]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacDSetpoint[5]),
	.EN(DacWriteOutA_i_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacWriteOutD_i[4]  (
	.Q(DacWriteOutD_i_Z[4]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacDSetpoint[4]),
	.EN(DacWriteOutA_i_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacWriteOutD_i[3]  (
	.Q(DacWriteOutD_i_Z[3]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacDSetpoint[3]),
	.EN(DacWriteOutA_i_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacWriteOutD_i[2]  (
	.Q(DacWriteOutD_i_Z[2]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacDSetpoint[2]),
	.EN(DacWriteOutA_i_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacWriteOutD_i[1]  (
	.Q(DacWriteOutD_i_Z[1]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacDSetpoint[1]),
	.EN(DacWriteOutA_i_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacWriteOutD_i[0]  (
	.Q(DacWriteOutD_i_Z[0]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacDSetpoint[0]),
	.EN(DacWriteOutA_i_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacReadbackA[23]  (
	.Q(DacAReadback[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacReadbackA_i[23]),
	.EN(N_17_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacReadbackA[22]  (
	.Q(DacAReadback[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacReadbackA_i[22]),
	.EN(N_17_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacReadbackA[21]  (
	.Q(DacAReadback[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacReadbackA_i[21]),
	.EN(N_17_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacReadbackA[20]  (
	.Q(DacAReadback[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacReadbackA_i[20]),
	.EN(N_17_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacReadbackA[19]  (
	.Q(DacAReadback[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacReadbackA_i[19]),
	.EN(N_17_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacReadbackA[18]  (
	.Q(DacAReadback[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacReadbackA_i[18]),
	.EN(N_17_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacReadbackA[17]  (
	.Q(DacAReadback[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacReadbackA_i[17]),
	.EN(N_17_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacReadbackA[16]  (
	.Q(DacAReadback[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacReadbackA_i[16]),
	.EN(N_17_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacReadbackA[15]  (
	.Q(DacAReadback[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacReadbackA_i[15]),
	.EN(N_17_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacWriteOutD_i[20]  (
	.Q(DacWriteOutD_i_Z[20]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacDSetpoint[20]),
	.EN(DacWriteOutA_i_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacWriteOutD_i[19]  (
	.Q(DacWriteOutD_i_Z[19]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacDSetpoint[19]),
	.EN(DacWriteOutA_i_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacWriteOutD_i[18]  (
	.Q(DacWriteOutD_i_Z[18]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacDSetpoint[18]),
	.EN(DacWriteOutA_i_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacWriteOutD_i[17]  (
	.Q(DacWriteOutD_i_Z[17]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacDSetpoint[17]),
	.EN(DacWriteOutA_i_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacWriteOutD_i[16]  (
	.Q(DacWriteOutD_i_Z[16]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacDSetpoint[16]),
	.EN(DacWriteOutA_i_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacWriteOutD_i[15]  (
	.Q(DacWriteOutD_i_Z[15]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacDSetpoint[15]),
	.EN(DacWriteOutA_i_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacWriteOutD_i[14]  (
	.Q(DacWriteOutD_i_Z[14]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacDSetpoint[14]),
	.EN(DacWriteOutA_i_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacWriteOutD_i[13]  (
	.Q(DacWriteOutD_i_Z[13]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacDSetpoint[13]),
	.EN(DacWriteOutA_i_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacWriteOutD_i[12]  (
	.Q(DacWriteOutD_i_Z[12]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacDSetpoint[12]),
	.EN(DacWriteOutA_i_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacWriteOutD_i[11]  (
	.Q(DacWriteOutD_i_Z[11]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacDSetpoint[11]),
	.EN(DacWriteOutA_i_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacWriteOutD_i[10]  (
	.Q(DacWriteOutD_i_Z[10]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacDSetpoint[10]),
	.EN(DacWriteOutA_i_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacWriteOutD_i[9]  (
	.Q(DacWriteOutD_i_Z[9]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacDSetpoint[9]),
	.EN(DacWriteOutA_i_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacWriteOutD_i[8]  (
	.Q(DacWriteOutD_i_Z[8]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacDSetpoint[8]),
	.EN(DacWriteOutA_i_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacWriteOutD_i[7]  (
	.Q(DacWriteOutD_i_Z[7]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacDSetpoint[7]),
	.EN(DacWriteOutA_i_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacWriteOutD_i[6]  (
	.Q(DacWriteOutD_i_Z[6]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacDSetpoint[6]),
	.EN(DacWriteOutA_i_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacWriteOutC_i[11]  (
	.Q(DacWriteOutC_i_Z[11]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacCSetpoint[11]),
	.EN(DacWriteOutA_i_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacWriteOutC_i[10]  (
	.Q(DacWriteOutC_i_Z[10]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacCSetpoint[10]),
	.EN(DacWriteOutA_i_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacWriteOutC_i[9]  (
	.Q(DacWriteOutC_i_Z[9]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacCSetpoint[9]),
	.EN(DacWriteOutA_i_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacWriteOutC_i[8]  (
	.Q(DacWriteOutC_i_Z[8]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacCSetpoint[8]),
	.EN(DacWriteOutA_i_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacWriteOutC_i[7]  (
	.Q(DacWriteOutC_i_Z[7]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacCSetpoint[7]),
	.EN(DacWriteOutA_i_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacWriteOutC_i[6]  (
	.Q(DacWriteOutC_i_Z[6]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacCSetpoint[6]),
	.EN(DacWriteOutA_i_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacWriteOutC_i[5]  (
	.Q(DacWriteOutC_i_Z[5]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacCSetpoint[5]),
	.EN(DacWriteOutA_i_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacWriteOutC_i[4]  (
	.Q(DacWriteOutC_i_Z[4]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacCSetpoint[4]),
	.EN(DacWriteOutA_i_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacWriteOutC_i[3]  (
	.Q(DacWriteOutC_i_Z[3]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacCSetpoint[3]),
	.EN(DacWriteOutA_i_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacWriteOutC_i[2]  (
	.Q(DacWriteOutC_i_Z[2]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacCSetpoint[2]),
	.EN(DacWriteOutA_i_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacWriteOutC_i[1]  (
	.Q(DacWriteOutC_i_Z[1]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacCSetpoint[1]),
	.EN(DacWriteOutA_i_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacWriteOutC_i[0]  (
	.Q(DacWriteOutC_i_Z[0]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacCSetpoint[0]),
	.EN(DacWriteOutA_i_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacWriteOutD_i[23]  (
	.Q(DacWriteOutD_i_Z[23]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacDSetpoint[23]),
	.EN(DacWriteOutA_i_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacWriteOutD_i[22]  (
	.Q(DacWriteOutD_i_Z[22]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacDSetpoint[22]),
	.EN(DacWriteOutA_i_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacWriteOutD_i[21]  (
	.Q(DacWriteOutD_i_Z[21]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacDSetpoint[21]),
	.EN(DacWriteOutA_i_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacWriteOutB_i[2]  (
	.Q(DacWriteOutB_i_Z[2]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacBSetpoint[2]),
	.EN(DacWriteOutA_i_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacWriteOutB_i[1]  (
	.Q(DacWriteOutB_i_Z[1]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacBSetpoint[1]),
	.EN(DacWriteOutA_i_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacWriteOutB_i[0]  (
	.Q(DacWriteOutB_i_Z[0]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacBSetpoint[0]),
	.EN(DacWriteOutA_i_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacWriteOutC_i[23]  (
	.Q(DacWriteOutC_i_Z[23]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacCSetpoint[23]),
	.EN(DacWriteOutA_i_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacWriteOutC_i[22]  (
	.Q(DacWriteOutC_i_Z[22]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacCSetpoint[22]),
	.EN(DacWriteOutA_i_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacWriteOutC_i[21]  (
	.Q(DacWriteOutC_i_Z[21]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacCSetpoint[21]),
	.EN(DacWriteOutA_i_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacWriteOutC_i[20]  (
	.Q(DacWriteOutC_i_Z[20]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacCSetpoint[20]),
	.EN(DacWriteOutA_i_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacWriteOutC_i[19]  (
	.Q(DacWriteOutC_i_Z[19]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacCSetpoint[19]),
	.EN(DacWriteOutA_i_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacWriteOutC_i[18]  (
	.Q(DacWriteOutC_i_Z[18]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacCSetpoint[18]),
	.EN(DacWriteOutA_i_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacWriteOutC_i[17]  (
	.Q(DacWriteOutC_i_Z[17]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacCSetpoint[17]),
	.EN(DacWriteOutA_i_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacWriteOutC_i[16]  (
	.Q(DacWriteOutC_i_Z[16]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacCSetpoint[16]),
	.EN(DacWriteOutA_i_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacWriteOutC_i[15]  (
	.Q(DacWriteOutC_i_Z[15]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacCSetpoint[15]),
	.EN(DacWriteOutA_i_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacWriteOutC_i[14]  (
	.Q(DacWriteOutC_i_Z[14]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacCSetpoint[14]),
	.EN(DacWriteOutA_i_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacWriteOutC_i[13]  (
	.Q(DacWriteOutC_i_Z[13]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacCSetpoint[13]),
	.EN(DacWriteOutA_i_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacWriteOutC_i[12]  (
	.Q(DacWriteOutC_i_Z[12]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacCSetpoint[12]),
	.EN(DacWriteOutA_i_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacWriteOutB_i[17]  (
	.Q(DacWriteOutB_i_Z[17]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacBSetpoint[17]),
	.EN(DacWriteOutA_i_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacWriteOutB_i[16]  (
	.Q(DacWriteOutB_i_Z[16]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacBSetpoint[16]),
	.EN(DacWriteOutA_i_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacWriteOutB_i[15]  (
	.Q(DacWriteOutB_i_Z[15]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacBSetpoint[15]),
	.EN(DacWriteOutA_i_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacWriteOutB_i[14]  (
	.Q(DacWriteOutB_i_Z[14]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacBSetpoint[14]),
	.EN(DacWriteOutA_i_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacWriteOutB_i[13]  (
	.Q(DacWriteOutB_i_Z[13]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacBSetpoint[13]),
	.EN(DacWriteOutA_i_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacWriteOutB_i[12]  (
	.Q(DacWriteOutB_i_Z[12]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacBSetpoint[12]),
	.EN(DacWriteOutA_i_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacWriteOutB_i[11]  (
	.Q(DacWriteOutB_i_Z[11]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacBSetpoint[11]),
	.EN(DacWriteOutA_i_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacWriteOutB_i[10]  (
	.Q(DacWriteOutB_i_Z[10]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacBSetpoint[10]),
	.EN(DacWriteOutA_i_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacWriteOutB_i[9]  (
	.Q(DacWriteOutB_i_Z[9]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacBSetpoint[9]),
	.EN(DacWriteOutA_i_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacWriteOutB_i[8]  (
	.Q(DacWriteOutB_i_Z[8]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacBSetpoint[8]),
	.EN(DacWriteOutA_i_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacWriteOutB_i[7]  (
	.Q(DacWriteOutB_i_Z[7]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacBSetpoint[7]),
	.EN(DacWriteOutA_i_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacWriteOutB_i[6]  (
	.Q(DacWriteOutB_i_Z[6]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacBSetpoint[6]),
	.EN(DacWriteOutA_i_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacWriteOutB_i[5]  (
	.Q(DacWriteOutB_i_Z[5]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacBSetpoint[5]),
	.EN(DacWriteOutA_i_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacWriteOutB_i[4]  (
	.Q(DacWriteOutB_i_Z[4]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacBSetpoint[4]),
	.EN(DacWriteOutA_i_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacWriteOutB_i[3]  (
	.Q(DacWriteOutB_i_Z[3]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacBSetpoint[3]),
	.EN(DacWriteOutA_i_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacWriteOutA_i[8]  (
	.Q(DacWriteOutA_i_Z[8]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacASetpoint[8]),
	.EN(DacWriteOutA_i_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacWriteOutA_i[7]  (
	.Q(DacWriteOutA_i_Z[7]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacASetpoint[7]),
	.EN(DacWriteOutA_i_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacWriteOutA_i[6]  (
	.Q(DacWriteOutA_i_Z[6]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacASetpoint[6]),
	.EN(DacWriteOutA_i_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacWriteOutA_i[5]  (
	.Q(DacWriteOutA_i_Z[5]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacASetpoint[5]),
	.EN(DacWriteOutA_i_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacWriteOutA_i[4]  (
	.Q(DacWriteOutA_i_Z[4]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacASetpoint[4]),
	.EN(DacWriteOutA_i_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacWriteOutA_i[3]  (
	.Q(DacWriteOutA_i_Z[3]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacASetpoint[3]),
	.EN(DacWriteOutA_i_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacWriteOutA_i[2]  (
	.Q(DacWriteOutA_i_Z[2]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacASetpoint[2]),
	.EN(DacWriteOutA_i_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacWriteOutA_i[1]  (
	.Q(DacWriteOutA_i_Z[1]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacASetpoint[1]),
	.EN(DacWriteOutA_i_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacWriteOutA_i[0]  (
	.Q(DacWriteOutA_i_Z[0]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacASetpoint[0]),
	.EN(DacWriteOutA_i_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacWriteOutB_i[23]  (
	.Q(DacWriteOutB_i_Z[23]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacBSetpoint[23]),
	.EN(DacWriteOutA_i_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacWriteOutB_i[22]  (
	.Q(DacWriteOutB_i_Z[22]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacBSetpoint[22]),
	.EN(DacWriteOutA_i_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacWriteOutB_i[21]  (
	.Q(DacWriteOutB_i_Z[21]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacBSetpoint[21]),
	.EN(DacWriteOutA_i_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacWriteOutB_i[20]  (
	.Q(DacWriteOutB_i_Z[20]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacBSetpoint[20]),
	.EN(DacWriteOutA_i_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacWriteOutB_i[19]  (
	.Q(DacWriteOutB_i_Z[19]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacBSetpoint[19]),
	.EN(DacWriteOutA_i_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacWriteOutB_i[18]  (
	.Q(DacWriteOutB_i_Z[18]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacBSetpoint[18]),
	.EN(DacWriteOutA_i_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacWriteOutA_i[23]  (
	.Q(DacWriteOutA_i_Z[23]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacASetpoint[23]),
	.EN(DacWriteOutA_i_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacWriteOutA_i[22]  (
	.Q(DacWriteOutA_i_Z[22]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacASetpoint[22]),
	.EN(DacWriteOutA_i_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacWriteOutA_i[21]  (
	.Q(DacWriteOutA_i_Z[21]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacASetpoint[21]),
	.EN(DacWriteOutA_i_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacWriteOutA_i[20]  (
	.Q(DacWriteOutA_i_Z[20]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacASetpoint[20]),
	.EN(DacWriteOutA_i_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacWriteOutA_i[19]  (
	.Q(DacWriteOutA_i_Z[19]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacASetpoint[19]),
	.EN(DacWriteOutA_i_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacWriteOutA_i[18]  (
	.Q(DacWriteOutA_i_Z[18]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacASetpoint[18]),
	.EN(DacWriteOutA_i_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacWriteOutA_i[17]  (
	.Q(DacWriteOutA_i_Z[17]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacASetpoint[17]),
	.EN(DacWriteOutA_i_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacWriteOutA_i[16]  (
	.Q(DacWriteOutA_i_Z[16]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacASetpoint[16]),
	.EN(DacWriteOutA_i_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacWriteOutA_i[15]  (
	.Q(DacWriteOutA_i_Z[15]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacASetpoint[15]),
	.EN(DacWriteOutA_i_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacWriteOutA_i[14]  (
	.Q(DacWriteOutA_i_Z[14]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacASetpoint[14]),
	.EN(DacWriteOutA_i_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacWriteOutA_i[13]  (
	.Q(DacWriteOutA_i_Z[13]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacASetpoint[13]),
	.EN(DacWriteOutA_i_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacWriteOutA_i[12]  (
	.Q(DacWriteOutA_i_Z[12]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacASetpoint[12]),
	.EN(DacWriteOutA_i_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacWriteOutA_i[11]  (
	.Q(DacWriteOutA_i_Z[11]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacASetpoint[11]),
	.EN(DacWriteOutA_i_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacWriteOutA_i[10]  (
	.Q(DacWriteOutA_i_Z[10]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacASetpoint[10]),
	.EN(DacWriteOutA_i_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacWriteOutA_i[9]  (
	.Q(DacWriteOutA_i_Z[9]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacASetpoint[9]),
	.EN(DacWriteOutA_i_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:207
  CFG2 DacWriteOutA_i_0_sqmuxa_0_a2 (
	.A(WriteDacs),
	.B(LastWriteDac_Z),
	.Y(DacWriteOutA_i_0_sqmuxa)
);
defparam DacWriteOutA_i_0_sqmuxa_0_a2.INIT=4'h2;
// @49:225
  CFG2 LastWriteDac_RNIFNUN (
	.A(WriteDacs),
	.B(LastWriteDac_Z),
	.Y(N_52_i)
);
defparam LastWriteDac_RNIFNUN.INIT=4'h9;
// @33:110
  CFG4 \un1_dacwriteouta_i5_i_0[0]  (
	.A(LastWriteDac_Z),
	.B(LastSpiXferComplete_Z),
	.C(WriteDacs),
	.D(SpiXferComplete),
	.Y(un1_dacwriteouta_i5_i_0_Z[0])
);
defparam \un1_dacwriteouta_i5_i_0[0] .INIT=16'h7150;
// @49:187
  CFG3 LastSpiXferComplete_RNO (
	.A(LastSpiXferComplete_Z),
	.B(SpiXferComplete),
	.C(N_52_i),
	.Y(N_1001_i)
);
defparam LastSpiXferComplete_RNO.INIT=8'h60;
// @49:187
  CFG4 LastSpiXferComplete_RNIHUCV1 (
	.A(LastSpiXferComplete_Z),
	.B(SpiXferComplete),
	.C(shot_i),
	.D(N_52_i),
	.Y(N_17_i)
);
defparam LastSpiXferComplete_RNIHUCV1.INIT=16'h0400;
// @49:141
  SpiMasterQuadPorts_work_main_architecture_main_1layer1 Spi (
	.DacReadbackD_i(DacReadbackD_i[23:0]),
	.DacReadbackC_i(DacReadbackC_i[23:0]),
	.DacReadbackB_i(DacReadbackB_i[23:0]),
	.DacReadbackA_i(DacReadbackA_i[23:0]),
	.DacWriteOutA_i(DacWriteOutA_i_Z[23:0]),
	.DacWriteOutB_i(DacWriteOutB_i_Z[23:0]),
	.DacWriteOutC_i(DacWriteOutC_i_Z[23:0]),
	.DacWriteOutD_i(DacWriteOutD_i_Z[23:0]),
	.un1_clkdiv_i_0_0(un1_clkdiv_i_0_0),
	.SpiRst(SpiRst_1z),
	.SpiXferComplete(SpiXferComplete),
	.SckDacs_i(SckDacs_i),
	.SpiRst_arst_i(SpiRst_arst_i),
	.MosiDacA_i(MosiDacA_i),
	.N_1005_i_set(N_1005_i_set),
	.MosiDacB_i(MosiDacB_i),
	.N_1004_i_set(N_1004_i_set),
	.MosiDacC_i(MosiDacC_i),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1),
	.MosiDacD_i(MosiDacD_i),
	.N_1006_i_set(N_1006_i_set),
	.N_1006_i_i(N_1006_i_i),
	.N_1004_i_i(N_1004_i_i),
	.N_1005_i_i(N_1005_i_i)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* SpiDacQuadPorts_102000000 */

module OneShotPorts_work_main_architecture_main_1layer1 (
  FCCC_C0_0_GL1,
  SpiRst_arst,
  nLDacs_i
)
;
input FCCC_C0_0_GL1 ;
input SpiRst_arst ;
output nLDacs_i ;
wire FCCC_C0_0_GL1 ;
wire SpiRst_arst ;
wire nLDacs_i ;
wire [2:0] ClkDiv_Z;
wire [2:2] ClkDiv_i;
wire [2:1] ClkDiv_3;
wire GND ;
wire VCC ;
wire N_806_i ;
  CFG1 shot_i_RNO (
	.A(ClkDiv_Z[2]),
	.Y(ClkDiv_i[2])
);
defparam shot_i_RNO.INIT=2'h1;
// @34:58
  SLE shot_i (
	.Q(nLDacs_i),
	.ADn(GND),
	.ALn(SpiRst_arst),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDiv_i[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:58
  SLE \ClkDiv[0]  (
	.Q(ClkDiv_Z[0]),
	.ADn(VCC),
	.ALn(SpiRst_arst),
	.CLK(FCCC_C0_0_GL1),
	.D(N_806_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:58
  SLE \ClkDiv[2]  (
	.Q(ClkDiv_Z[2]),
	.ADn(VCC),
	.ALn(SpiRst_arst),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDiv_3[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:58
  SLE \ClkDiv[1]  (
	.Q(ClkDiv_Z[1]),
	.ADn(VCC),
	.ALn(SpiRst_arst),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDiv_3[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:68
  CFG3 \ClkDiv_RNO[1]  (
	.A(ClkDiv_Z[0]),
	.B(ClkDiv_Z[2]),
	.C(ClkDiv_Z[1]),
	.Y(ClkDiv_3[1])
);
defparam \ClkDiv_RNO[1] .INIT=8'hD2;
// @34:58
  CFG2 \ClkDiv_RNO[0]  (
	.A(ClkDiv_Z[2]),
	.B(ClkDiv_Z[0]),
	.Y(N_806_i)
);
defparam \ClkDiv_RNO[0] .INIT=4'h9;
// @34:68
  CFG3 \ClkDiv_RNO[2]  (
	.A(ClkDiv_Z[0]),
	.B(ClkDiv_Z[2]),
	.C(ClkDiv_Z[1]),
	.Y(ClkDiv_3[2])
);
defparam \ClkDiv_RNO[2] .INIT=8'hEC;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* OneShotPorts_work_main_architecture_main_1layer1 */

module IBufP2Ports_2 (
  nDrdyAdcA_i,
  nDrdyAdcA_c,
  FCCC_C0_0_GL1
)
;
output nDrdyAdcA_i ;
input nDrdyAdcA_c ;
input FCCC_C0_0_GL1 ;
wire nDrdyAdcA_i ;
wire nDrdyAdcA_c ;
wire FCCC_C0_0_GL1 ;
wire Temp1_Z ;
wire VCC ;
wire GND ;
// @30:47
  SLE Temp1 (
	.Q(Temp1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(nDrdyAdcA_c),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:47
  SLE O (
	.Q(nDrdyAdcA_i),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(Temp1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP2Ports_2 */

module IBufP2Ports_3 (
  nDrdyAdcB_i,
  nDrdyAdcB_c,
  FCCC_C0_0_GL1
)
;
output nDrdyAdcB_i ;
input nDrdyAdcB_c ;
input FCCC_C0_0_GL1 ;
wire nDrdyAdcB_i ;
wire nDrdyAdcB_c ;
wire FCCC_C0_0_GL1 ;
wire Temp1_Z ;
wire VCC ;
wire GND ;
// @30:47
  SLE Temp1 (
	.Q(Temp1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(nDrdyAdcB_c),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:47
  SLE O (
	.Q(nDrdyAdcB_i),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(Temp1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP2Ports_3 */

module IBufP2Ports_5 (
  nDrdyAdcC_c,
  FCCC_C0_0_GL1,
  nDrdyAdcC_i
)
;
input nDrdyAdcC_c ;
input FCCC_C0_0_GL1 ;
output nDrdyAdcC_i ;
wire nDrdyAdcC_c ;
wire FCCC_C0_0_GL1 ;
wire nDrdyAdcC_i ;
wire VCC ;
wire Temp1_Z ;
wire GND ;
// @30:47
  SLE O (
	.Q(nDrdyAdcC_i),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(Temp1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:47
  SLE Temp1 (
	.Q(Temp1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(nDrdyAdcC_c),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP2Ports_5 */

module IBufP2Ports_6 (
  nDrdyAdcD_i,
  nDrdyAdcD_c,
  FCCC_C0_0_GL1
)
;
output nDrdyAdcD_i ;
input nDrdyAdcD_c ;
input FCCC_C0_0_GL1 ;
wire nDrdyAdcD_i ;
wire nDrdyAdcD_c ;
wire FCCC_C0_0_GL1 ;
wire Temp1_Z ;
wire VCC ;
wire GND ;
// @30:47
  SLE Temp1 (
	.Q(Temp1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(nDrdyAdcD_c),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:47
  SLE O (
	.Q(nDrdyAdcD_i),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(Temp1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP2Ports_6 */

module IBufP2Ports_7 (
  MisoAdcA_i,
  MisoAdcA_c,
  FCCC_C0_0_GL1
)
;
output MisoAdcA_i ;
input MisoAdcA_c ;
input FCCC_C0_0_GL1 ;
wire MisoAdcA_i ;
wire MisoAdcA_c ;
wire FCCC_C0_0_GL1 ;
wire Temp1_Z ;
wire VCC ;
wire GND ;
// @30:47
  SLE Temp1 (
	.Q(Temp1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(MisoAdcA_c),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:47
  SLE O (
	.Q(MisoAdcA_i),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(Temp1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP2Ports_7 */

module IBufP2Ports_8 (
  MisoAdcB_i,
  MisoAdcB_c,
  FCCC_C0_0_GL1
)
;
output MisoAdcB_i ;
input MisoAdcB_c ;
input FCCC_C0_0_GL1 ;
wire MisoAdcB_i ;
wire MisoAdcB_c ;
wire FCCC_C0_0_GL1 ;
wire Temp1_Z ;
wire VCC ;
wire GND ;
// @30:47
  SLE Temp1 (
	.Q(Temp1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(MisoAdcB_c),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:47
  SLE O (
	.Q(MisoAdcB_i),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(Temp1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP2Ports_8 */

module IBufP2Ports_9 (
  MisoAdcC_i,
  MisoAdcC_c,
  FCCC_C0_0_GL1
)
;
output MisoAdcC_i ;
input MisoAdcC_c ;
input FCCC_C0_0_GL1 ;
wire MisoAdcC_i ;
wire MisoAdcC_c ;
wire FCCC_C0_0_GL1 ;
wire Temp1_Z ;
wire VCC ;
wire GND ;
// @30:47
  SLE Temp1 (
	.Q(Temp1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(MisoAdcC_c),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:47
  SLE O (
	.Q(MisoAdcC_i),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(Temp1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP2Ports_9 */

module IBufP2Ports_10 (
  MisoAdcD_i,
  MisoAdcD_c,
  FCCC_C0_0_GL1
)
;
output MisoAdcD_i ;
input MisoAdcD_c ;
input FCCC_C0_0_GL1 ;
wire MisoAdcD_i ;
wire MisoAdcD_c ;
wire FCCC_C0_0_GL1 ;
wire Temp1_Z ;
wire VCC ;
wire GND ;
// @30:47
  SLE Temp1 (
	.Q(Temp1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(MisoAdcD_c),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:47
  SLE O (
	.Q(MisoAdcD_i),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(Temp1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP2Ports_10 */

module VariableClockDividerPorts_work_main_architecture_main_1layer1 (
  TrigAdcs_c,
  FCCC_C0_0_GL1,
  shot_i_arst_i
)
;
output TrigAdcs_c ;
input FCCC_C0_0_GL1 ;
input shot_i_arst_i ;
wire TrigAdcs_c ;
wire FCCC_C0_0_GL1 ;
wire shot_i_arst_i ;
wire [14:0] ClkDiv_Z;
wire [14:0] ClkDiv_4;
wire GND ;
wire VCC ;
wire N_816_i ;
wire ClkDiv_4_s_0_215_FCO ;
wire ClkDiv_4_s_0_215_S ;
wire ClkDiv_4_s_0_215_Y ;
wire clkdiv16lto14 ;
wire ClkDiv_4_cry_0_Z ;
wire ClkDiv_4_cry_0_Y ;
wire ClkDiv_4_cry_1_Z ;
wire ClkDiv_4_cry_1_Y ;
wire ClkDiv_4_cry_2_Z ;
wire ClkDiv_4_cry_2_Y ;
wire ClkDiv_4_cry_3_Z ;
wire ClkDiv_4_cry_3_Y ;
wire ClkDiv_4_cry_4_Z ;
wire ClkDiv_4_cry_4_Y ;
wire ClkDiv_4_cry_5_Z ;
wire ClkDiv_4_cry_5_Y ;
wire ClkDiv_4_cry_6_Z ;
wire ClkDiv_4_cry_6_Y ;
wire ClkDiv_4_cry_7_Z ;
wire ClkDiv_4_cry_7_Y ;
wire ClkDiv_4_cry_8_Z ;
wire ClkDiv_4_cry_8_Y ;
wire ClkDiv_4_cry_9_Z ;
wire ClkDiv_4_cry_9_Y ;
wire ClkDiv_4_cry_10_Z ;
wire ClkDiv_4_cry_10_Y ;
wire ClkDiv_4_cry_11_Z ;
wire ClkDiv_4_cry_11_Y ;
wire ClkDiv_4_cry_12_Z ;
wire ClkDiv_4_cry_12_Y ;
wire ClkDiv_4_s_14_FCO ;
wire ClkDiv_4_s_14_Y ;
wire ClkDiv_4_cry_13_Z ;
wire ClkDiv_4_cry_13_Y ;
wire clkdiv16lto11_i_a2_8 ;
wire clkdiv16lto11_i_a2_7 ;
wire clkdiv16lto11_i_a2_6 ;
wire clkdiv16lto11_i_a2 ;
// @32:57
  SLE \ClkDiv[5]  (
	.Q(ClkDiv_Z[5]),
	.ADn(GND),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDiv_4[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:57
  SLE \ClkDiv[4]  (
	.Q(ClkDiv_Z[4]),
	.ADn(GND),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDiv_4[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:57
  SLE \ClkDiv[3]  (
	.Q(ClkDiv_Z[3]),
	.ADn(GND),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDiv_4[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:57
  SLE \ClkDiv[2]  (
	.Q(ClkDiv_Z[2]),
	.ADn(GND),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDiv_4[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:57
  SLE \ClkDiv[1]  (
	.Q(ClkDiv_Z[1]),
	.ADn(GND),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDiv_4[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:57
  SLE \ClkDiv[0]  (
	.Q(ClkDiv_Z[0]),
	.ADn(GND),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDiv_4[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:57
  SLE clko_i (
	.Q(TrigAdcs_c),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(N_816_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:57
  SLE \ClkDiv[14]  (
	.Q(ClkDiv_Z[14]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDiv_4[14]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:57
  SLE \ClkDiv[13]  (
	.Q(ClkDiv_Z[13]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDiv_4[13]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:57
  SLE \ClkDiv[12]  (
	.Q(ClkDiv_Z[12]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDiv_4[12]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:57
  SLE \ClkDiv[11]  (
	.Q(ClkDiv_Z[11]),
	.ADn(GND),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDiv_4[11]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:57
  SLE \ClkDiv[10]  (
	.Q(ClkDiv_Z[10]),
	.ADn(GND),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDiv_4[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:57
  SLE \ClkDiv[9]  (
	.Q(ClkDiv_Z[9]),
	.ADn(GND),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDiv_4[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:57
  SLE \ClkDiv[8]  (
	.Q(ClkDiv_Z[8]),
	.ADn(GND),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDiv_4[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:57
  SLE \ClkDiv[7]  (
	.Q(ClkDiv_Z[7]),
	.ADn(GND),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDiv_4[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:57
  SLE \ClkDiv[6]  (
	.Q(ClkDiv_Z[6]),
	.ADn(GND),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDiv_4[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:68
  ARI1 ClkDiv_4_s_0_215 (
	.FCO(ClkDiv_4_s_0_215_FCO),
	.S(ClkDiv_4_s_0_215_S),
	.Y(ClkDiv_4_s_0_215_Y),
	.B(clkdiv16lto14),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam ClkDiv_4_s_0_215.INIT=20'h4AA00;
// @32:68
  ARI1 ClkDiv_4_cry_0 (
	.FCO(ClkDiv_4_cry_0_Z),
	.S(ClkDiv_4[0]),
	.Y(ClkDiv_4_cry_0_Y),
	.B(clkdiv16lto14),
	.C(ClkDiv_Z[0]),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_4_s_0_215_FCO)
);
defparam ClkDiv_4_cry_0.INIT=20'h48800;
// @32:68
  ARI1 ClkDiv_4_cry_1 (
	.FCO(ClkDiv_4_cry_1_Z),
	.S(ClkDiv_4[1]),
	.Y(ClkDiv_4_cry_1_Y),
	.B(clkdiv16lto14),
	.C(ClkDiv_Z[1]),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_4_cry_0_Z)
);
defparam ClkDiv_4_cry_1.INIT=20'h48800;
// @32:68
  ARI1 ClkDiv_4_cry_2 (
	.FCO(ClkDiv_4_cry_2_Z),
	.S(ClkDiv_4[2]),
	.Y(ClkDiv_4_cry_2_Y),
	.B(clkdiv16lto14),
	.C(ClkDiv_Z[2]),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_4_cry_1_Z)
);
defparam ClkDiv_4_cry_2.INIT=20'h48800;
// @32:68
  ARI1 ClkDiv_4_cry_3 (
	.FCO(ClkDiv_4_cry_3_Z),
	.S(ClkDiv_4[3]),
	.Y(ClkDiv_4_cry_3_Y),
	.B(clkdiv16lto14),
	.C(ClkDiv_Z[3]),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_4_cry_2_Z)
);
defparam ClkDiv_4_cry_3.INIT=20'h48800;
// @32:68
  ARI1 ClkDiv_4_cry_4 (
	.FCO(ClkDiv_4_cry_4_Z),
	.S(ClkDiv_4[4]),
	.Y(ClkDiv_4_cry_4_Y),
	.B(clkdiv16lto14),
	.C(ClkDiv_Z[4]),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_4_cry_3_Z)
);
defparam ClkDiv_4_cry_4.INIT=20'h48800;
// @32:68
  ARI1 ClkDiv_4_cry_5 (
	.FCO(ClkDiv_4_cry_5_Z),
	.S(ClkDiv_4[5]),
	.Y(ClkDiv_4_cry_5_Y),
	.B(clkdiv16lto14),
	.C(ClkDiv_Z[5]),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_4_cry_4_Z)
);
defparam ClkDiv_4_cry_5.INIT=20'h48800;
// @32:68
  ARI1 ClkDiv_4_cry_6 (
	.FCO(ClkDiv_4_cry_6_Z),
	.S(ClkDiv_4[6]),
	.Y(ClkDiv_4_cry_6_Y),
	.B(clkdiv16lto14),
	.C(ClkDiv_Z[6]),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_4_cry_5_Z)
);
defparam ClkDiv_4_cry_6.INIT=20'h48800;
// @32:68
  ARI1 ClkDiv_4_cry_7 (
	.FCO(ClkDiv_4_cry_7_Z),
	.S(ClkDiv_4[7]),
	.Y(ClkDiv_4_cry_7_Y),
	.B(clkdiv16lto14),
	.C(ClkDiv_Z[7]),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_4_cry_6_Z)
);
defparam ClkDiv_4_cry_7.INIT=20'h48800;
// @32:68
  ARI1 ClkDiv_4_cry_8 (
	.FCO(ClkDiv_4_cry_8_Z),
	.S(ClkDiv_4[8]),
	.Y(ClkDiv_4_cry_8_Y),
	.B(clkdiv16lto14),
	.C(ClkDiv_Z[8]),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_4_cry_7_Z)
);
defparam ClkDiv_4_cry_8.INIT=20'h48800;
// @32:68
  ARI1 ClkDiv_4_cry_9 (
	.FCO(ClkDiv_4_cry_9_Z),
	.S(ClkDiv_4[9]),
	.Y(ClkDiv_4_cry_9_Y),
	.B(clkdiv16lto14),
	.C(ClkDiv_Z[9]),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_4_cry_8_Z)
);
defparam ClkDiv_4_cry_9.INIT=20'h48800;
// @32:68
  ARI1 ClkDiv_4_cry_10 (
	.FCO(ClkDiv_4_cry_10_Z),
	.S(ClkDiv_4[10]),
	.Y(ClkDiv_4_cry_10_Y),
	.B(clkdiv16lto14),
	.C(ClkDiv_Z[10]),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_4_cry_9_Z)
);
defparam ClkDiv_4_cry_10.INIT=20'h48800;
// @32:68
  ARI1 ClkDiv_4_cry_11 (
	.FCO(ClkDiv_4_cry_11_Z),
	.S(ClkDiv_4[11]),
	.Y(ClkDiv_4_cry_11_Y),
	.B(clkdiv16lto14),
	.C(ClkDiv_Z[11]),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_4_cry_10_Z)
);
defparam ClkDiv_4_cry_11.INIT=20'h48800;
// @32:68
  ARI1 ClkDiv_4_cry_12 (
	.FCO(ClkDiv_4_cry_12_Z),
	.S(ClkDiv_4[12]),
	.Y(ClkDiv_4_cry_12_Y),
	.B(clkdiv16lto14),
	.C(ClkDiv_Z[12]),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_4_cry_11_Z)
);
defparam ClkDiv_4_cry_12.INIT=20'h48800;
// @32:68
  ARI1 ClkDiv_4_s_14 (
	.FCO(ClkDiv_4_s_14_FCO),
	.S(ClkDiv_4[14]),
	.Y(ClkDiv_4_s_14_Y),
	.B(clkdiv16lto14),
	.C(ClkDiv_Z[14]),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_4_cry_13_Z)
);
defparam ClkDiv_4_s_14.INIT=20'h48800;
// @32:68
  ARI1 ClkDiv_4_cry_13 (
	.FCO(ClkDiv_4_cry_13_Z),
	.S(ClkDiv_4[13]),
	.Y(ClkDiv_4_cry_13_Y),
	.B(clkdiv16lto14),
	.C(ClkDiv_Z[13]),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_4_cry_12_Z)
);
defparam ClkDiv_4_cry_13.INIT=20'h48800;
// @25:283
  CFG4 \op_lt.op_lt.clkdiv16lto11_i_a2_8  (
	.A(ClkDiv_Z[7]),
	.B(ClkDiv_Z[6]),
	.C(ClkDiv_Z[5]),
	.D(ClkDiv_Z[4]),
	.Y(clkdiv16lto11_i_a2_8)
);
defparam \op_lt.op_lt.clkdiv16lto11_i_a2_8 .INIT=16'h8000;
// @25:283
  CFG4 \op_lt.op_lt.clkdiv16lto11_i_a2_7  (
	.A(ClkDiv_Z[3]),
	.B(ClkDiv_Z[2]),
	.C(ClkDiv_Z[1]),
	.D(ClkDiv_Z[0]),
	.Y(clkdiv16lto11_i_a2_7)
);
defparam \op_lt.op_lt.clkdiv16lto11_i_a2_7 .INIT=16'h8000;
// @25:283
  CFG4 \op_lt.op_lt.clkdiv16lto11_i_a2_6  (
	.A(ClkDiv_Z[11]),
	.B(ClkDiv_Z[10]),
	.C(ClkDiv_Z[9]),
	.D(ClkDiv_Z[8]),
	.Y(clkdiv16lto11_i_a2_6)
);
defparam \op_lt.op_lt.clkdiv16lto11_i_a2_6 .INIT=16'h8000;
// @25:283
  CFG3 \op_lt.op_lt.clkdiv16lto11_i_a2  (
	.A(clkdiv16lto11_i_a2_8),
	.B(clkdiv16lto11_i_a2_7),
	.C(clkdiv16lto11_i_a2_6),
	.Y(clkdiv16lto11_i_a2)
);
defparam \op_lt.op_lt.clkdiv16lto11_i_a2 .INIT=8'h80;
// @25:283
  CFG4 \op_lt.op_lt.clkdiv16lto14  (
	.A(ClkDiv_Z[14]),
	.B(ClkDiv_Z[13]),
	.C(ClkDiv_Z[12]),
	.D(clkdiv16lto11_i_a2),
	.Y(clkdiv16lto14)
);
defparam \op_lt.op_lt.clkdiv16lto14 .INIT=16'h0001;
// @32:57
  CFG2 clko_i_RNO (
	.A(clkdiv16lto14),
	.B(TrigAdcs_c),
	.Y(N_816_i)
);
defparam clko_i_RNO.INIT=4'h9;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* VariableClockDividerPorts_work_main_architecture_main_1layer1 */

module SpiMasterQuadPorts_work_main_architecture_main_0layer1 (
  DataFromMisoD,
  DataFromMisoC,
  DataFromMisoB,
  DataFromMisoA,
  shot_i,
  SpiXferComplete,
  SckAdcs_c,
  shot_i_arst_0_i,
  MisoAdcD_i,
  MisoAdcC_i,
  MisoAdcB_i,
  MisoAdcA_i,
  FCCC_C0_0_GL1
)
;
output [23:0] DataFromMisoD ;
output [23:0] DataFromMisoC ;
output [23:0] DataFromMisoB ;
output [23:0] DataFromMisoA ;
input shot_i ;
output SpiXferComplete ;
output SckAdcs_c ;
input shot_i_arst_0_i ;
input MisoAdcD_i ;
input MisoAdcC_i ;
input MisoAdcB_i ;
input MisoAdcA_i ;
input FCCC_C0_0_GL1 ;
wire shot_i ;
wire SpiXferComplete ;
wire SckAdcs_c ;
wire shot_i_arst_0_i ;
wire MisoAdcD_i ;
wire MisoAdcC_i ;
wire MisoAdcB_i ;
wire MisoAdcA_i ;
wire FCCC_C0_0_GL1 ;
wire [23:23] DataFromMisoArs;
wire [23:23] DataFromMisoBrs;
wire [23:23] DataFromMisoCrs;
wire [23:23] DataFromMisoDrs;
wire [4:0] SpiBitPos_Z;
wire [3:1] ClkDiv_Z;
wire [3:3] ClkDiv_RNO_Z;
wire CO0 ;
wire CO0_i ;
wire un1_rst_4_Z ;
wire un1_rst_4_i ;
wire un1_rst_2_Z ;
wire un1_rst_2_i ;
wire un1_rst_Z ;
wire un1_rst_i ;
wire un1_rst_set_0 ;
wire un1_rst_8_rs_0 ;
wire VCC ;
wire un1_rst_8_i ;
wire DataFromMisoA_6_7 ;
wire GND ;
wire un1_rst_2_set_Z ;
wire un1_rst_7_rs_0 ;
wire un1_rst_7_i ;
wire un1_rst_6_rs_0 ;
wire un1_rst_4_set_0 ;
wire un1_rst_6_i ;
wire N_99 ;
wire N_1022 ;
wire N_32_i ;
wire N_1012_i ;
wire N_29_i ;
wire N_1014_i ;
wire XferComplete_ice_0 ;
wire N_10_i_i ;
wire N_9_i ;
wire N_1013_i ;
wire DataFromMisoA_6_10 ;
wire DataFromMisoA_6_9 ;
wire DataFromMisoA_6_8 ;
wire DataFromMisoA_6_1 ;
wire DataFromMisoA_6_0 ;
wire DataFromMisoA_6 ;
wire DataFromMisoC_6_1 ;
wire DataFromMisoB_6_9 ;
wire DataFromMisoC_6 ;
wire DataFromMisoB_6_7 ;
wire DataFromMisoB_6_6 ;
wire DataFromMisoB_6_5 ;
wire DataFromMisoB_6_4 ;
wire DataFromMisoB_6_3 ;
wire DataFromMisoB_6_2 ;
wire DataFromMisoD_6_7 ;
wire DataFromMisoD_6_6 ;
wire DataFromMisoD_6_5 ;
wire DataFromMisoA_6_6 ;
wire DataFromMisoB_6 ;
wire DataFromMisoA_6_4 ;
wire DataFromMisoA_6_3 ;
wire DataFromMisoD_6 ;
wire N_1018 ;
wire N_100 ;
wire N_97 ;
wire N_1020 ;
wire N_1021 ;
wire N_1017 ;
wire N_98 ;
wire N_97_0 ;
  CFG1 \ClkDiv_RNO[0]  (
	.A(CO0),
	.Y(CO0_i)
);
defparam \ClkDiv_RNO[0] .INIT=2'h1;
  CFG1 un1_rst_4_set_RNO (
	.A(un1_rst_4_Z),
	.Y(un1_rst_4_i)
);
defparam un1_rst_4_set_RNO.INIT=2'h1;
  CFG1 un1_rst_2_set_RNO (
	.A(un1_rst_2_Z),
	.Y(un1_rst_2_i)
);
defparam un1_rst_2_set_RNO.INIT=2'h1;
  CFG1 un1_rst_set_RNO (
	.A(un1_rst_Z),
	.Y(un1_rst_i)
);
defparam un1_rst_set_RNO.INIT=2'h1;
  CFG3 \DataFromMisoA_1_RNILR9O[23]  (
	.A(un1_rst_set_0),
	.B(DataFromMisoArs[23]),
	.C(un1_rst_8_rs_0),
	.Y(DataFromMisoA[23])
);
defparam \DataFromMisoA_1_RNILR9O[23] .INIT=8'hEC;
// @33:110
  SLE \DataFromMisoA_1[23]  (
	.Q(DataFromMisoArs[23]),
	.ADn(VCC),
	.ALn(un1_rst_8_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MisoAdcA_i),
	.EN(DataFromMisoA_6_7),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE un1_rst_set (
	.Q(un1_rst_set_0),
	.ADn(GND),
	.ALn(un1_rst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(GND),
	.EN(DataFromMisoA_6_7),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE un1_rst_8_rs (
	.Q(un1_rst_8_rs_0),
	.ADn(VCC),
	.ALn(un1_rst_8_i),
	.CLK(un1_rst_Z),
	.D(VCC),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
  CFG3 un1_rst_2_set_RNI60HK (
	.A(un1_rst_2_set_Z),
	.B(DataFromMisoBrs[23]),
	.C(un1_rst_7_rs_0),
	.Y(DataFromMisoB[23])
);
defparam un1_rst_2_set_RNI60HK.INIT=8'hEC;
// @33:110
  SLE \DataFromMisoB_1[23]  (
	.Q(DataFromMisoBrs[23]),
	.ADn(VCC),
	.ALn(un1_rst_7_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MisoAdcB_i),
	.EN(DataFromMisoA_6_7),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE un1_rst_2_set (
	.Q(un1_rst_2_set_Z),
	.ADn(GND),
	.ALn(un1_rst_2_i),
	.CLK(FCCC_C0_0_GL1),
	.D(GND),
	.EN(DataFromMisoA_6_7),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE un1_rst_7_rs (
	.Q(un1_rst_7_rs_0),
	.ADn(VCC),
	.ALn(un1_rst_7_i),
	.CLK(un1_rst_2_Z),
	.D(VCC),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
  CFG3 \DataFromMisoC_1_RNI8B901[23]  (
	.A(DataFromMisoCrs[23]),
	.B(un1_rst_6_rs_0),
	.C(un1_rst_4_set_0),
	.Y(DataFromMisoC[23])
);
defparam \DataFromMisoC_1_RNI8B901[23] .INIT=8'hEA;
// @33:110
  SLE \DataFromMisoC_1[23]  (
	.Q(DataFromMisoCrs[23]),
	.ADn(VCC),
	.ALn(un1_rst_6_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MisoAdcC_i),
	.EN(DataFromMisoA_6_7),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  CFG3 \DataFromMisoD_1_RNI9HO41[23]  (
	.A(DataFromMisoDrs[23]),
	.B(un1_rst_6_rs_0),
	.C(un1_rst_4_set_0),
	.Y(DataFromMisoD[23])
);
defparam \DataFromMisoD_1_RNI9HO41[23] .INIT=8'hEA;
// @33:110
  SLE \DataFromMisoD_1[23]  (
	.Q(DataFromMisoDrs[23]),
	.ADn(VCC),
	.ALn(un1_rst_6_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MisoAdcD_i),
	.EN(DataFromMisoA_6_7),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE un1_rst_4_set (
	.Q(un1_rst_4_set_0),
	.ADn(GND),
	.ALn(un1_rst_4_i),
	.CLK(FCCC_C0_0_GL1),
	.D(GND),
	.EN(DataFromMisoA_6_7),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE un1_rst_6_rs (
	.Q(un1_rst_6_rs_0),
	.ADn(VCC),
	.ALn(un1_rst_6_i),
	.CLK(un1_rst_4_Z),
	.D(VCC),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \SpiBitPos[3]  (
	.Q(SpiBitPos_Z[3]),
	.ADn(GND),
	.ALn(shot_i_arst_0_i),
	.CLK(FCCC_C0_0_GL1),
	.D(N_99),
	.EN(N_1022),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \SpiBitPos[2]  (
	.Q(SpiBitPos_Z[2]),
	.ADn(VCC),
	.ALn(shot_i_arst_0_i),
	.CLK(FCCC_C0_0_GL1),
	.D(N_32_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \SpiBitPos[1]  (
	.Q(SpiBitPos_Z[1]),
	.ADn(VCC),
	.ALn(shot_i_arst_0_i),
	.CLK(FCCC_C0_0_GL1),
	.D(N_1012_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \SpiBitPos[0]  (
	.Q(SpiBitPos_Z[0]),
	.ADn(VCC),
	.ALn(shot_i_arst_0_i),
	.CLK(FCCC_C0_0_GL1),
	.D(N_29_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE Sck_i (
	.Q(SckAdcs_c),
	.ADn(GND),
	.ALn(shot_i_arst_0_i),
	.CLK(FCCC_C0_0_GL1),
	.D(N_1014_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE XferComplete_i (
	.Q(SpiXferComplete),
	.ADn(VCC),
	.ALn(shot_i_arst_0_i),
	.CLK(FCCC_C0_0_GL1),
	.D(VCC),
	.EN(XferComplete_ice_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \ClkDiv[3]  (
	.Q(ClkDiv_Z[3]),
	.ADn(VCC),
	.ALn(shot_i_arst_0_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDiv_RNO_Z[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \ClkDiv[2]  (
	.Q(ClkDiv_Z[2]),
	.ADn(VCC),
	.ALn(shot_i_arst_0_i),
	.CLK(FCCC_C0_0_GL1),
	.D(N_10_i_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \ClkDiv[1]  (
	.Q(ClkDiv_Z[1]),
	.ADn(VCC),
	.ALn(shot_i_arst_0_i),
	.CLK(FCCC_C0_0_GL1),
	.D(N_9_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \ClkDiv[0]  (
	.Q(CO0),
	.ADn(VCC),
	.ALn(shot_i_arst_0_i),
	.CLK(FCCC_C0_0_GL1),
	.D(CO0_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \SpiBitPos[4]  (
	.Q(SpiBitPos_Z[4]),
	.ADn(GND),
	.ALn(shot_i_arst_0_i),
	.CLK(FCCC_C0_0_GL1),
	.D(N_1013_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoA_1[2]  (
	.Q(DataFromMisoA[2]),
	.ADn(VCC),
	.ALn(shot_i_arst_0_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MisoAdcA_i),
	.EN(DataFromMisoA_6_10),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoA_1[1]  (
	.Q(DataFromMisoA[1]),
	.ADn(VCC),
	.ALn(shot_i_arst_0_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MisoAdcA_i),
	.EN(DataFromMisoA_6_9),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoA_1[0]  (
	.Q(DataFromMisoA[0]),
	.ADn(VCC),
	.ALn(shot_i_arst_0_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MisoAdcA_i),
	.EN(DataFromMisoA_6_8),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoA_1[17]  (
	.Q(DataFromMisoA[17]),
	.ADn(VCC),
	.ALn(shot_i_arst_0_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MisoAdcA_i),
	.EN(DataFromMisoA_6_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoA_1[16]  (
	.Q(DataFromMisoA[16]),
	.ADn(VCC),
	.ALn(shot_i_arst_0_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MisoAdcA_i),
	.EN(DataFromMisoA_6_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoA_1[15]  (
	.Q(DataFromMisoA[15]),
	.ADn(VCC),
	.ALn(shot_i_arst_0_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MisoAdcA_i),
	.EN(DataFromMisoA_6),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoA_1[14]  (
	.Q(DataFromMisoA[14]),
	.ADn(VCC),
	.ALn(shot_i_arst_0_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MisoAdcA_i),
	.EN(DataFromMisoC_6_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoA_1[13]  (
	.Q(DataFromMisoA[13]),
	.ADn(VCC),
	.ALn(shot_i_arst_0_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MisoAdcA_i),
	.EN(DataFromMisoB_6_9),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoA_1[12]  (
	.Q(DataFromMisoA[12]),
	.ADn(VCC),
	.ALn(shot_i_arst_0_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MisoAdcA_i),
	.EN(DataFromMisoC_6),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoA_1[11]  (
	.Q(DataFromMisoA[11]),
	.ADn(VCC),
	.ALn(shot_i_arst_0_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MisoAdcA_i),
	.EN(DataFromMisoB_6_7),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoA_1[10]  (
	.Q(DataFromMisoA[10]),
	.ADn(VCC),
	.ALn(shot_i_arst_0_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MisoAdcA_i),
	.EN(DataFromMisoB_6_6),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoA_1[9]  (
	.Q(DataFromMisoA[9]),
	.ADn(VCC),
	.ALn(shot_i_arst_0_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MisoAdcA_i),
	.EN(DataFromMisoB_6_5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoA_1[8]  (
	.Q(DataFromMisoA[8]),
	.ADn(VCC),
	.ALn(shot_i_arst_0_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MisoAdcA_i),
	.EN(DataFromMisoB_6_4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoA_1[7]  (
	.Q(DataFromMisoA[7]),
	.ADn(VCC),
	.ALn(shot_i_arst_0_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MisoAdcA_i),
	.EN(DataFromMisoB_6_3),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoA_1[6]  (
	.Q(DataFromMisoA[6]),
	.ADn(VCC),
	.ALn(shot_i_arst_0_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MisoAdcA_i),
	.EN(DataFromMisoB_6_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoA_1[5]  (
	.Q(DataFromMisoA[5]),
	.ADn(VCC),
	.ALn(shot_i_arst_0_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MisoAdcA_i),
	.EN(DataFromMisoD_6_7),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoA_1[4]  (
	.Q(DataFromMisoA[4]),
	.ADn(VCC),
	.ALn(shot_i_arst_0_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MisoAdcA_i),
	.EN(DataFromMisoD_6_6),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoA_1[3]  (
	.Q(DataFromMisoA[3]),
	.ADn(VCC),
	.ALn(shot_i_arst_0_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MisoAdcA_i),
	.EN(DataFromMisoD_6_5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoB_1[9]  (
	.Q(DataFromMisoB[9]),
	.ADn(VCC),
	.ALn(shot_i_arst_0_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MisoAdcB_i),
	.EN(DataFromMisoB_6_5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoB_1[8]  (
	.Q(DataFromMisoB[8]),
	.ADn(VCC),
	.ALn(shot_i_arst_0_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MisoAdcB_i),
	.EN(DataFromMisoB_6_4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoB_1[7]  (
	.Q(DataFromMisoB[7]),
	.ADn(VCC),
	.ALn(shot_i_arst_0_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MisoAdcB_i),
	.EN(DataFromMisoB_6_3),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoB_1[6]  (
	.Q(DataFromMisoB[6]),
	.ADn(VCC),
	.ALn(shot_i_arst_0_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MisoAdcB_i),
	.EN(DataFromMisoB_6_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoB_1[5]  (
	.Q(DataFromMisoB[5]),
	.ADn(VCC),
	.ALn(shot_i_arst_0_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MisoAdcB_i),
	.EN(DataFromMisoD_6_7),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoB_1[4]  (
	.Q(DataFromMisoB[4]),
	.ADn(VCC),
	.ALn(shot_i_arst_0_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MisoAdcB_i),
	.EN(DataFromMisoD_6_6),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoB_1[3]  (
	.Q(DataFromMisoB[3]),
	.ADn(VCC),
	.ALn(shot_i_arst_0_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MisoAdcB_i),
	.EN(DataFromMisoD_6_5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoB_1[2]  (
	.Q(DataFromMisoB[2]),
	.ADn(VCC),
	.ALn(shot_i_arst_0_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MisoAdcB_i),
	.EN(DataFromMisoA_6_10),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoB_1[1]  (
	.Q(DataFromMisoB[1]),
	.ADn(VCC),
	.ALn(shot_i_arst_0_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MisoAdcB_i),
	.EN(DataFromMisoA_6_9),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoB_1[0]  (
	.Q(DataFromMisoB[0]),
	.ADn(VCC),
	.ALn(shot_i_arst_0_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MisoAdcB_i),
	.EN(DataFromMisoA_6_8),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoA_1[22]  (
	.Q(DataFromMisoA[22]),
	.ADn(VCC),
	.ALn(shot_i_arst_0_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MisoAdcA_i),
	.EN(DataFromMisoA_6_6),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoA_1[21]  (
	.Q(DataFromMisoA[21]),
	.ADn(VCC),
	.ALn(shot_i_arst_0_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MisoAdcA_i),
	.EN(DataFromMisoB_6),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoA_1[20]  (
	.Q(DataFromMisoA[20]),
	.ADn(VCC),
	.ALn(shot_i_arst_0_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MisoAdcA_i),
	.EN(DataFromMisoA_6_4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoA_1[19]  (
	.Q(DataFromMisoA[19]),
	.ADn(VCC),
	.ALn(shot_i_arst_0_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MisoAdcA_i),
	.EN(DataFromMisoA_6_3),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoA_1[18]  (
	.Q(DataFromMisoA[18]),
	.ADn(VCC),
	.ALn(shot_i_arst_0_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MisoAdcA_i),
	.EN(DataFromMisoD_6),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoC_1[1]  (
	.Q(DataFromMisoC[1]),
	.ADn(VCC),
	.ALn(shot_i_arst_0_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MisoAdcC_i),
	.EN(DataFromMisoA_6_9),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoC_1[0]  (
	.Q(DataFromMisoC[0]),
	.ADn(VCC),
	.ALn(shot_i_arst_0_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MisoAdcC_i),
	.EN(DataFromMisoA_6_8),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoB_1[22]  (
	.Q(DataFromMisoB[22]),
	.ADn(VCC),
	.ALn(shot_i_arst_0_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MisoAdcB_i),
	.EN(DataFromMisoA_6_6),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoB_1[21]  (
	.Q(DataFromMisoB[21]),
	.ADn(VCC),
	.ALn(shot_i_arst_0_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MisoAdcB_i),
	.EN(DataFromMisoB_6),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoB_1[20]  (
	.Q(DataFromMisoB[20]),
	.ADn(VCC),
	.ALn(shot_i_arst_0_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MisoAdcB_i),
	.EN(DataFromMisoA_6_4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoB_1[19]  (
	.Q(DataFromMisoB[19]),
	.ADn(VCC),
	.ALn(shot_i_arst_0_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MisoAdcB_i),
	.EN(DataFromMisoA_6_3),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoB_1[18]  (
	.Q(DataFromMisoB[18]),
	.ADn(VCC),
	.ALn(shot_i_arst_0_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MisoAdcB_i),
	.EN(DataFromMisoD_6),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoB_1[17]  (
	.Q(DataFromMisoB[17]),
	.ADn(VCC),
	.ALn(shot_i_arst_0_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MisoAdcB_i),
	.EN(DataFromMisoA_6_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoB_1[16]  (
	.Q(DataFromMisoB[16]),
	.ADn(VCC),
	.ALn(shot_i_arst_0_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MisoAdcB_i),
	.EN(DataFromMisoA_6_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoB_1[15]  (
	.Q(DataFromMisoB[15]),
	.ADn(VCC),
	.ALn(shot_i_arst_0_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MisoAdcB_i),
	.EN(DataFromMisoA_6),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoB_1[14]  (
	.Q(DataFromMisoB[14]),
	.ADn(VCC),
	.ALn(shot_i_arst_0_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MisoAdcB_i),
	.EN(DataFromMisoC_6_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoB_1[13]  (
	.Q(DataFromMisoB[13]),
	.ADn(VCC),
	.ALn(shot_i_arst_0_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MisoAdcB_i),
	.EN(DataFromMisoB_6_9),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoB_1[12]  (
	.Q(DataFromMisoB[12]),
	.ADn(VCC),
	.ALn(shot_i_arst_0_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MisoAdcB_i),
	.EN(DataFromMisoC_6),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoB_1[11]  (
	.Q(DataFromMisoB[11]),
	.ADn(VCC),
	.ALn(shot_i_arst_0_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MisoAdcB_i),
	.EN(DataFromMisoB_6_7),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoB_1[10]  (
	.Q(DataFromMisoB[10]),
	.ADn(VCC),
	.ALn(shot_i_arst_0_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MisoAdcB_i),
	.EN(DataFromMisoB_6_6),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoC_1[16]  (
	.Q(DataFromMisoC[16]),
	.ADn(VCC),
	.ALn(shot_i_arst_0_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MisoAdcC_i),
	.EN(DataFromMisoA_6_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoC_1[15]  (
	.Q(DataFromMisoC[15]),
	.ADn(VCC),
	.ALn(shot_i_arst_0_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MisoAdcC_i),
	.EN(DataFromMisoA_6),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoC_1[14]  (
	.Q(DataFromMisoC[14]),
	.ADn(VCC),
	.ALn(shot_i_arst_0_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MisoAdcC_i),
	.EN(DataFromMisoC_6_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoC_1[13]  (
	.Q(DataFromMisoC[13]),
	.ADn(VCC),
	.ALn(shot_i_arst_0_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MisoAdcC_i),
	.EN(DataFromMisoB_6_9),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoC_1[12]  (
	.Q(DataFromMisoC[12]),
	.ADn(VCC),
	.ALn(shot_i_arst_0_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MisoAdcC_i),
	.EN(DataFromMisoC_6),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoC_1[11]  (
	.Q(DataFromMisoC[11]),
	.ADn(VCC),
	.ALn(shot_i_arst_0_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MisoAdcC_i),
	.EN(DataFromMisoB_6_7),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoC_1[10]  (
	.Q(DataFromMisoC[10]),
	.ADn(VCC),
	.ALn(shot_i_arst_0_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MisoAdcC_i),
	.EN(DataFromMisoB_6_6),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoC_1[9]  (
	.Q(DataFromMisoC[9]),
	.ADn(VCC),
	.ALn(shot_i_arst_0_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MisoAdcC_i),
	.EN(DataFromMisoB_6_5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoC_1[8]  (
	.Q(DataFromMisoC[8]),
	.ADn(VCC),
	.ALn(shot_i_arst_0_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MisoAdcC_i),
	.EN(DataFromMisoB_6_4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoC_1[7]  (
	.Q(DataFromMisoC[7]),
	.ADn(VCC),
	.ALn(shot_i_arst_0_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MisoAdcC_i),
	.EN(DataFromMisoB_6_3),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoC_1[6]  (
	.Q(DataFromMisoC[6]),
	.ADn(VCC),
	.ALn(shot_i_arst_0_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MisoAdcC_i),
	.EN(DataFromMisoB_6_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoC_1[5]  (
	.Q(DataFromMisoC[5]),
	.ADn(VCC),
	.ALn(shot_i_arst_0_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MisoAdcC_i),
	.EN(DataFromMisoD_6_7),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoC_1[4]  (
	.Q(DataFromMisoC[4]),
	.ADn(VCC),
	.ALn(shot_i_arst_0_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MisoAdcC_i),
	.EN(DataFromMisoD_6_6),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoC_1[3]  (
	.Q(DataFromMisoC[3]),
	.ADn(VCC),
	.ALn(shot_i_arst_0_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MisoAdcC_i),
	.EN(DataFromMisoD_6_5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoC_1[2]  (
	.Q(DataFromMisoC[2]),
	.ADn(VCC),
	.ALn(shot_i_arst_0_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MisoAdcC_i),
	.EN(DataFromMisoA_6_10),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoD_1[8]  (
	.Q(DataFromMisoD[8]),
	.ADn(VCC),
	.ALn(shot_i_arst_0_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MisoAdcD_i),
	.EN(DataFromMisoB_6_4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoD_1[7]  (
	.Q(DataFromMisoD[7]),
	.ADn(VCC),
	.ALn(shot_i_arst_0_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MisoAdcD_i),
	.EN(DataFromMisoB_6_3),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoD_1[6]  (
	.Q(DataFromMisoD[6]),
	.ADn(VCC),
	.ALn(shot_i_arst_0_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MisoAdcD_i),
	.EN(DataFromMisoB_6_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoD_1[5]  (
	.Q(DataFromMisoD[5]),
	.ADn(VCC),
	.ALn(shot_i_arst_0_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MisoAdcD_i),
	.EN(DataFromMisoD_6_7),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoD_1[4]  (
	.Q(DataFromMisoD[4]),
	.ADn(VCC),
	.ALn(shot_i_arst_0_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MisoAdcD_i),
	.EN(DataFromMisoD_6_6),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoD_1[3]  (
	.Q(DataFromMisoD[3]),
	.ADn(VCC),
	.ALn(shot_i_arst_0_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MisoAdcD_i),
	.EN(DataFromMisoD_6_5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoD_1[2]  (
	.Q(DataFromMisoD[2]),
	.ADn(VCC),
	.ALn(shot_i_arst_0_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MisoAdcD_i),
	.EN(DataFromMisoA_6_10),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoD_1[1]  (
	.Q(DataFromMisoD[1]),
	.ADn(VCC),
	.ALn(shot_i_arst_0_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MisoAdcD_i),
	.EN(DataFromMisoA_6_9),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoD_1[0]  (
	.Q(DataFromMisoD[0]),
	.ADn(VCC),
	.ALn(shot_i_arst_0_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MisoAdcD_i),
	.EN(DataFromMisoA_6_8),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoC_1[22]  (
	.Q(DataFromMisoC[22]),
	.ADn(VCC),
	.ALn(shot_i_arst_0_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MisoAdcC_i),
	.EN(DataFromMisoA_6_6),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoC_1[21]  (
	.Q(DataFromMisoC[21]),
	.ADn(VCC),
	.ALn(shot_i_arst_0_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MisoAdcC_i),
	.EN(DataFromMisoB_6),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoC_1[20]  (
	.Q(DataFromMisoC[20]),
	.ADn(VCC),
	.ALn(shot_i_arst_0_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MisoAdcC_i),
	.EN(DataFromMisoA_6_4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoC_1[19]  (
	.Q(DataFromMisoC[19]),
	.ADn(VCC),
	.ALn(shot_i_arst_0_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MisoAdcC_i),
	.EN(DataFromMisoA_6_3),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoC_1[18]  (
	.Q(DataFromMisoC[18]),
	.ADn(VCC),
	.ALn(shot_i_arst_0_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MisoAdcC_i),
	.EN(DataFromMisoD_6),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoC_1[17]  (
	.Q(DataFromMisoC[17]),
	.ADn(VCC),
	.ALn(shot_i_arst_0_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MisoAdcC_i),
	.EN(DataFromMisoA_6_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoD_1[22]  (
	.Q(DataFromMisoD[22]),
	.ADn(VCC),
	.ALn(shot_i_arst_0_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MisoAdcD_i),
	.EN(DataFromMisoA_6_6),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoD_1[21]  (
	.Q(DataFromMisoD[21]),
	.ADn(VCC),
	.ALn(shot_i_arst_0_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MisoAdcD_i),
	.EN(DataFromMisoB_6),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoD_1[20]  (
	.Q(DataFromMisoD[20]),
	.ADn(VCC),
	.ALn(shot_i_arst_0_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MisoAdcD_i),
	.EN(DataFromMisoA_6_4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoD_1[19]  (
	.Q(DataFromMisoD[19]),
	.ADn(VCC),
	.ALn(shot_i_arst_0_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MisoAdcD_i),
	.EN(DataFromMisoA_6_3),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoD_1[18]  (
	.Q(DataFromMisoD[18]),
	.ADn(VCC),
	.ALn(shot_i_arst_0_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MisoAdcD_i),
	.EN(DataFromMisoD_6),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoD_1[17]  (
	.Q(DataFromMisoD[17]),
	.ADn(VCC),
	.ALn(shot_i_arst_0_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MisoAdcD_i),
	.EN(DataFromMisoA_6_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoD_1[16]  (
	.Q(DataFromMisoD[16]),
	.ADn(VCC),
	.ALn(shot_i_arst_0_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MisoAdcD_i),
	.EN(DataFromMisoA_6_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoD_1[15]  (
	.Q(DataFromMisoD[15]),
	.ADn(VCC),
	.ALn(shot_i_arst_0_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MisoAdcD_i),
	.EN(DataFromMisoA_6),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoD_1[14]  (
	.Q(DataFromMisoD[14]),
	.ADn(VCC),
	.ALn(shot_i_arst_0_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MisoAdcD_i),
	.EN(DataFromMisoC_6_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoD_1[13]  (
	.Q(DataFromMisoD[13]),
	.ADn(VCC),
	.ALn(shot_i_arst_0_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MisoAdcD_i),
	.EN(DataFromMisoB_6_9),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoD_1[12]  (
	.Q(DataFromMisoD[12]),
	.ADn(VCC),
	.ALn(shot_i_arst_0_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MisoAdcD_i),
	.EN(DataFromMisoC_6),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoD_1[11]  (
	.Q(DataFromMisoD[11]),
	.ADn(VCC),
	.ALn(shot_i_arst_0_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MisoAdcD_i),
	.EN(DataFromMisoB_6_7),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoD_1[10]  (
	.Q(DataFromMisoD[10]),
	.ADn(VCC),
	.ALn(shot_i_arst_0_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MisoAdcD_i),
	.EN(DataFromMisoB_6_6),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoD_1[9]  (
	.Q(DataFromMisoD[9]),
	.ADn(VCC),
	.ALn(shot_i_arst_0_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MisoAdcD_i),
	.EN(DataFromMisoB_6_5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:151
  CFG4 DataFromMisoA_6_23_a2 (
	.A(N_99),
	.B(N_1018),
	.C(SpiBitPos_Z[1]),
	.D(SpiBitPos_Z[2]),
	.Y(DataFromMisoA_6)
);
defparam DataFromMisoA_6_23_a2.INIT=16'h0002;
// @33:151
  CFG4 DataFromMisoA_6_15_0_a2 (
	.A(N_100),
	.B(N_1018),
	.C(SpiBitPos_Z[1]),
	.D(SpiBitPos_Z[2]),
	.Y(DataFromMisoB_6_3)
);
defparam DataFromMisoA_6_15_0_a2.INIT=16'h0002;
// @33:151
  CFG4 \SpiBitPos_6_1.SUM_i_o4[2]  (
	.A(SpiBitPos_Z[0]),
	.B(SpiXferComplete),
	.C(SckAdcs_c),
	.D(N_97),
	.Y(N_1018)
);
defparam \SpiBitPos_6_1.SUM_i_o4[2] .INIT=16'hFEFF;
// @33:151
  CFG2 DataFromMisoA_6_5_0_a2_0 (
	.A(SpiBitPos_Z[3]),
	.B(SpiBitPos_Z[4]),
	.Y(N_99)
);
defparam DataFromMisoA_6_5_0_a2_0.INIT=4'h4;
// @33:151
  CFG2 DataFromMisoA_6_19_0_a2_0 (
	.A(SpiBitPos_Z[3]),
	.B(SpiBitPos_Z[4]),
	.Y(N_100)
);
defparam DataFromMisoA_6_19_0_a2_0.INIT=4'h2;
// @33:151
  CFG2 DataFromMisoA_6_9_0_o2 (
	.A(SpiBitPos_Z[3]),
	.B(SpiBitPos_Z[4]),
	.Y(N_1020)
);
defparam DataFromMisoA_6_9_0_o2.INIT=4'hE;
// @33:153
  CFG2 \ClkDiv_RNO[1]  (
	.A(CO0),
	.B(ClkDiv_Z[1]),
	.Y(N_9_i)
);
defparam \ClkDiv_RNO[1] .INIT=4'h6;
// @33:110
  CFG2 un1_rst_8 (
	.A(MisoAdcA_i),
	.B(shot_i),
	.Y(un1_rst_8_i)
);
defparam un1_rst_8.INIT=4'hB;
// @33:110
  CFG2 un1_rst_7 (
	.A(MisoAdcB_i),
	.B(shot_i),
	.Y(un1_rst_7_i)
);
defparam un1_rst_7.INIT=4'hB;
// @33:110
  CFG2 un1_rst_6 (
	.A(MisoAdcC_i),
	.B(shot_i),
	.Y(un1_rst_6_i)
);
defparam un1_rst_6.INIT=4'hB;
// @33:110
  CFG2 un1_rst_4 (
	.A(MisoAdcC_i),
	.B(shot_i),
	.Y(un1_rst_4_Z)
);
defparam un1_rst_4.INIT=4'h8;
// @33:110
  CFG2 un1_rst_2 (
	.A(MisoAdcB_i),
	.B(shot_i),
	.Y(un1_rst_2_Z)
);
defparam un1_rst_2.INIT=4'h8;
// @33:110
  CFG2 un1_rst (
	.A(MisoAdcA_i),
	.B(shot_i),
	.Y(un1_rst_Z)
);
defparam un1_rst.INIT=4'h8;
// @33:151
  CFG4 \un3_clkdiv_1.CO3_i_a2  (
	.A(ClkDiv_Z[3]),
	.B(ClkDiv_Z[2]),
	.C(ClkDiv_Z[1]),
	.D(CO0),
	.Y(N_97)
);
defparam \un3_clkdiv_1.CO3_i_a2 .INIT=16'h8000;
// @33:153
  CFG4 \ClkDiv_RNO[3]  (
	.A(ClkDiv_Z[3]),
	.B(ClkDiv_Z[2]),
	.C(ClkDiv_Z[1]),
	.D(CO0),
	.Y(ClkDiv_RNO_Z[3])
);
defparam \ClkDiv_RNO[3] .INIT=16'h6AAA;
// @33:151
  CFG4 \SpiBitPos_6_1.SUM_i_o4[0]  (
	.A(SpiBitPos_Z[2]),
	.B(SpiBitPos_Z[0]),
	.C(N_1020),
	.D(SpiBitPos_Z[1]),
	.Y(N_1021)
);
defparam \SpiBitPos_6_1.SUM_i_o4[0] .INIT=16'hFFFE;
// @33:110
  CFG3 \ClkDiv_RNO[2]  (
	.A(ClkDiv_Z[2]),
	.B(ClkDiv_Z[1]),
	.C(CO0),
	.Y(N_10_i_i)
);
defparam \ClkDiv_RNO[2] .INIT=8'h6A;
// @33:110
  CFG3 XferComplete_ice (
	.A(N_1021),
	.B(SckAdcs_c),
	.C(N_97),
	.Y(XferComplete_ice_0)
);
defparam XferComplete_ice.INIT=8'h40;
// @33:151
  CFG3 \SpiBitPos_6_1.SUM_i_o2[2]  (
	.A(SckAdcs_c),
	.B(N_97),
	.C(SpiXferComplete),
	.Y(N_1017)
);
defparam \SpiBitPos_6_1.SUM_i_o2[2] .INIT=8'hFB;
// @33:151
  CFG2 DataFromMisoA_6_8_0_a2_0 (
	.A(N_1017),
	.B(SpiBitPos_Z[0]),
	.Y(N_98)
);
defparam DataFromMisoA_6_8_0_a2_0.INIT=4'h4;
// @33:151
  CFG4 DataFromMisoA_6_8_0_a2 (
	.A(SpiBitPos_Z[2]),
	.B(SpiBitPos_Z[1]),
	.C(N_1020),
	.D(N_98),
	.Y(DataFromMisoA_6_8)
);
defparam DataFromMisoA_6_8_0_a2.INIT=16'h0100;
// @33:151
  CFG3 \SpiBitPos_6_1.SUM_0_o4[3]  (
	.A(SpiBitPos_Z[2]),
	.B(SpiBitPos_Z[1]),
	.C(N_1018),
	.Y(N_1022)
);
defparam \SpiBitPos_6_1.SUM_0_o4[3] .INIT=8'h01;
// @33:151
  CFG3 DataFromMisoA_6_7_0_a2 (
	.A(SpiBitPos_Z[4]),
	.B(SpiBitPos_Z[3]),
	.C(N_1022),
	.Y(DataFromMisoA_6_7)
);
defparam DataFromMisoA_6_7_0_a2.INIT=8'h80;
// @33:151
  CFG4 DataFromMisoA_6_19_0_a2 (
	.A(SpiBitPos_Z[1]),
	.B(SpiBitPos_Z[2]),
	.C(N_1018),
	.D(N_100),
	.Y(DataFromMisoB_6_7)
);
defparam DataFromMisoA_6_19_0_a2.INIT=16'h0400;
// @33:151
  CFG4 DataFromMisoA_6_20_0_a2 (
	.A(SpiBitPos_Z[2]),
	.B(SpiBitPos_Z[1]),
	.C(N_100),
	.D(N_98),
	.Y(DataFromMisoC_6)
);
defparam DataFromMisoA_6_20_0_a2.INIT=16'h2000;
// @33:151
  CFG4 DataFromMisoA_6_21_0_a2 (
	.A(SpiBitPos_Z[1]),
	.B(SpiBitPos_Z[2]),
	.C(N_1018),
	.D(N_100),
	.Y(DataFromMisoB_6_9)
);
defparam DataFromMisoA_6_21_0_a2.INIT=16'h0800;
// @33:151
  CFG4 DataFromMisoA_6_22_0_a2 (
	.A(SpiBitPos_Z[2]),
	.B(SpiBitPos_Z[1]),
	.C(N_100),
	.D(N_98),
	.Y(DataFromMisoC_6_1)
);
defparam DataFromMisoA_6_22_0_a2.INIT=16'h8000;
// @33:151
  CFG4 DataFromMisoA_6_4_1_a2 (
	.A(SpiBitPos_Z[2]),
	.B(SpiBitPos_Z[1]),
	.C(N_99),
	.D(N_98),
	.Y(DataFromMisoA_6_4)
);
defparam DataFromMisoA_6_4_1_a2.INIT=16'h2000;
// @33:151
  CFG4 DataFromMisoA_6_5_0_a2 (
	.A(SpiBitPos_Z[1]),
	.B(SpiBitPos_Z[2]),
	.C(N_1018),
	.D(N_99),
	.Y(DataFromMisoB_6)
);
defparam DataFromMisoA_6_5_0_a2.INIT=16'h0800;
// @33:151
  CFG4 DataFromMisoA_6_6_0_a2 (
	.A(SpiBitPos_Z[2]),
	.B(SpiBitPos_Z[1]),
	.C(N_99),
	.D(N_98),
	.Y(DataFromMisoA_6_6)
);
defparam DataFromMisoA_6_6_0_a2.INIT=16'h8000;
// @33:151
  CFG4 DataFromMisoA_6_9_0_a2 (
	.A(SpiBitPos_Z[2]),
	.B(SpiBitPos_Z[1]),
	.C(N_1020),
	.D(N_1018),
	.Y(DataFromMisoA_6_9)
);
defparam DataFromMisoA_6_9_0_a2.INIT=16'h0004;
// @33:151
  CFG4 DataFromMisoA_6_10_0_a2 (
	.A(SpiBitPos_Z[2]),
	.B(SpiBitPos_Z[1]),
	.C(N_1020),
	.D(N_98),
	.Y(DataFromMisoA_6_10)
);
defparam DataFromMisoA_6_10_0_a2.INIT=16'h0400;
// @33:151
  CFG4 DataFromMisoA_6_11_0_a2 (
	.A(SpiBitPos_Z[2]),
	.B(SpiBitPos_Z[1]),
	.C(N_1020),
	.D(N_1018),
	.Y(DataFromMisoD_6_5)
);
defparam DataFromMisoA_6_11_0_a2.INIT=16'h0002;
// @33:151
  CFG4 DataFromMisoA_6_12_0_a2 (
	.A(SpiBitPos_Z[2]),
	.B(SpiBitPos_Z[1]),
	.C(N_1020),
	.D(N_98),
	.Y(DataFromMisoD_6_6)
);
defparam DataFromMisoA_6_12_0_a2.INIT=16'h0200;
// @33:151
  CFG4 DataFromMisoA_6_13_0_a2 (
	.A(SpiBitPos_Z[2]),
	.B(SpiBitPos_Z[1]),
	.C(N_1020),
	.D(N_1018),
	.Y(DataFromMisoD_6_7)
);
defparam DataFromMisoA_6_13_0_a2.INIT=16'h0008;
// @33:151
  CFG4 DataFromMisoA_6_14_0_a2 (
	.A(SpiBitPos_Z[2]),
	.B(SpiBitPos_Z[1]),
	.C(N_1020),
	.D(N_98),
	.Y(DataFromMisoB_6_2)
);
defparam DataFromMisoA_6_14_0_a2.INIT=16'h0800;
// @33:151
  CFG4 DataFromMisoA_6_16_0_a2 (
	.A(SpiBitPos_Z[2]),
	.B(SpiBitPos_Z[1]),
	.C(N_100),
	.D(N_98),
	.Y(DataFromMisoB_6_4)
);
defparam DataFromMisoA_6_16_0_a2.INIT=16'h1000;
// @33:151
  CFG4 DataFromMisoA_6_17_0_a2 (
	.A(SpiBitPos_Z[1]),
	.B(SpiBitPos_Z[2]),
	.C(N_1018),
	.D(N_100),
	.Y(DataFromMisoB_6_5)
);
defparam DataFromMisoA_6_17_0_a2.INIT=16'h0200;
// @33:151
  CFG4 DataFromMisoA_6_18_0_a2 (
	.A(SpiBitPos_Z[2]),
	.B(SpiBitPos_Z[1]),
	.C(N_100),
	.D(N_98),
	.Y(DataFromMisoB_6_6)
);
defparam DataFromMisoA_6_18_0_a2.INIT=16'h4000;
// @33:151
  CFG4 DataFromMisoA_6_0_0_a2 (
	.A(SpiBitPos_Z[2]),
	.B(SpiBitPos_Z[1]),
	.C(N_99),
	.D(N_98),
	.Y(DataFromMisoA_6_0)
);
defparam DataFromMisoA_6_0_0_a2.INIT=16'h1000;
// @33:151
  CFG4 DataFromMisoA_6_1_1_a2 (
	.A(SpiBitPos_Z[1]),
	.B(SpiBitPos_Z[2]),
	.C(N_1018),
	.D(N_99),
	.Y(DataFromMisoA_6_1)
);
defparam DataFromMisoA_6_1_1_a2.INIT=16'h0200;
// @33:151
  CFG4 DataFromMisoA_6_2_0_a2 (
	.A(SpiBitPos_Z[2]),
	.B(SpiBitPos_Z[1]),
	.C(N_99),
	.D(N_98),
	.Y(DataFromMisoD_6)
);
defparam DataFromMisoA_6_2_0_a2.INIT=16'h4000;
// @33:151
  CFG4 DataFromMisoA_6_3_0_a2 (
	.A(SpiBitPos_Z[1]),
	.B(SpiBitPos_Z[2]),
	.C(N_1018),
	.D(N_99),
	.Y(DataFromMisoA_6_3)
);
defparam DataFromMisoA_6_3_0_a2.INIT=16'h0400;
// @33:110
  CFG3 \SpiBitPos_6_1.N_29_i  (
	.A(N_1021),
	.B(SpiBitPos_Z[0]),
	.C(N_1017),
	.Y(N_29_i)
);
defparam \SpiBitPos_6_1.N_29_i .INIT=8'h82;
// @33:110
  CFG4 Sck_i_RNO (
	.A(SpiXferComplete),
	.B(SckAdcs_c),
	.C(N_97),
	.D(N_1021),
	.Y(N_1014_i)
);
defparam Sck_i_RNO.INIT=16'h9CCC;
// @33:110
  CFG4 \SpiBitPos_6_1.N_1012_i  (
	.A(SpiBitPos_Z[2]),
	.B(SpiBitPos_Z[1]),
	.C(N_1020),
	.D(N_1018),
	.Y(N_1012_i)
);
defparam \SpiBitPos_6_1.N_1012_i .INIT=16'hCC32;
// @33:110
  CFG4 \SpiBitPos_6_1.N_32_i  (
	.A(SpiBitPos_Z[2]),
	.B(SpiBitPos_Z[1]),
	.C(N_1020),
	.D(N_1018),
	.Y(N_32_i)
);
defparam \SpiBitPos_6_1.N_32_i .INIT=16'hAA98;
// @33:110
  CFG3 \SpiBitPos_6_1.N_1013_i  (
	.A(SpiBitPos_Z[4]),
	.B(SpiBitPos_Z[3]),
	.C(N_1022),
	.Y(N_1013_i)
);
defparam \SpiBitPos_6_1.N_1013_i .INIT=8'h8A;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* SpiMasterQuadPorts_work_main_architecture_main_0layer1 */

module OneShotPorts_work_main_architecture_main_2layer1 (
  shot_i_1z,
  shot_i_arst_0_i,
  FCCC_C0_0_GL1,
  SpiRst_arst_i
)
;
output shot_i_1z ;
output shot_i_arst_0_i ;
input FCCC_C0_0_GL1 ;
input SpiRst_arst_i ;
wire shot_i_1z ;
wire shot_i_arst_0_i ;
wire FCCC_C0_0_GL1 ;
wire SpiRst_arst_i ;
wire [1:1] ClkDiv_i;
wire [1:1] ClkDiv_Z;
wire [1:1] ClkDiv_RNO_Z;
wire shot_i_rep_Z ;
wire GND ;
wire VCC ;
wire shot_i_arst_0 ;
wire CO0_4 ;
wire N_30_i ;
// @34:58
  SLE shot_i_rep (
	.Q(shot_i_rep_Z),
	.ADn(GND),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDiv_i[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  CLKINT shot_i_rep_RNI3FR7 (
	.Y(shot_i_arst_0),
	.A(shot_i_rep_Z)
);
  CFG1 \ClkDiv_RNITD6[1]  (
	.A(ClkDiv_Z[1]),
	.Y(ClkDiv_i[1])
);
defparam \ClkDiv_RNITD6[1] .INIT=2'h1;
  CFG1 shot_i_rep_RNI3FR7_0 (
	.A(shot_i_arst_0),
	.Y(shot_i_arst_0_i)
);
defparam shot_i_rep_RNI3FR7_0.INIT=2'h1;
// @34:58
  SLE shot_i (
	.Q(shot_i_1z),
	.ADn(GND),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDiv_i[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:58
  SLE \ClkDiv[1]  (
	.Q(ClkDiv_Z[1]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(VCC),
	.EN(ClkDiv_RNO_Z[1]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:58
  SLE \ClkDiv[0]  (
	.Q(CO0_4),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(N_30_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:70
  CFG2 \ClkDiv_RNO[0]  (
	.A(ClkDiv_Z[1]),
	.B(CO0_4),
	.Y(N_30_i)
);
defparam \ClkDiv_RNO[0] .INIT=4'h9;
// @34:70
  CFG2 \ClkDiv_RNO[1]  (
	.A(ClkDiv_Z[1]),
	.B(CO0_4),
	.Y(ClkDiv_RNO_Z[1])
);
defparam \ClkDiv_RNO[1] .INIT=4'h6;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* OneShotPorts_work_main_architecture_main_2layer1 */

module Ltc2378AccumQuadPorts (
  AdcSampleToReadA,
  AdcSampleToReadB,
  AdcSampleToReadC,
  AdcSampleToReadD,
  MisoAdcA_i,
  MisoAdcB_i,
  MisoAdcC_i,
  MisoAdcD_i,
  SckAdcs_c,
  TrigAdcs_c,
  shot_i,
  nDrdyAdcA_i,
  nDrdyAdcB_i,
  nDrdyAdcC_i,
  ReadAdcSample,
  nDrdyAdcD_i,
  FCCC_C0_0_GL1,
  shot_i_arst_i,
  SpiRst_1z
)
;
output [23:0] AdcSampleToReadA ;
output [23:0] AdcSampleToReadB ;
output [23:0] AdcSampleToReadC ;
output [23:0] AdcSampleToReadD ;
input MisoAdcA_i ;
input MisoAdcB_i ;
input MisoAdcC_i ;
input MisoAdcD_i ;
output SckAdcs_c ;
output TrigAdcs_c ;
input shot_i ;
input nDrdyAdcA_i ;
input nDrdyAdcB_i ;
input nDrdyAdcC_i ;
input ReadAdcSample ;
input nDrdyAdcD_i ;
input FCCC_C0_0_GL1 ;
input shot_i_arst_i ;
output SpiRst_1z ;
wire MisoAdcA_i ;
wire MisoAdcB_i ;
wire MisoAdcC_i ;
wire MisoAdcD_i ;
wire SckAdcs_c ;
wire TrigAdcs_c ;
wire shot_i ;
wire nDrdyAdcA_i ;
wire nDrdyAdcB_i ;
wire nDrdyAdcC_i ;
wire ReadAdcSample ;
wire nDrdyAdcD_i ;
wire FCCC_C0_0_GL1 ;
wire shot_i_arst_i ;
wire SpiRst_1z ;
wire [15:0] SamplesAveraged_Z;
wire [15:15] SamplesAveraged_s_Z;
wire [14:0] SamplesAveraged_s;
wire [0:0] un1_SpiRst_0_sqmuxa_1_i;
wire [23:0] AdcSampleD_Z;
wire [23:0] AdcSampleC_Z;
wire [23:0] AdcSampleB_Z;
wire [23:0] AdcSampleA_Z;
wire [23:0] DataFromMisoD;
wire [23:0] DataFromMisoC;
wire [23:0] DataFromMisoB;
wire [23:0] DataFromMisoA;
wire [14:0] SamplesAveraged_cry_Z;
wire [14:0] SamplesAveraged_cry_Y;
wire [15:15] SamplesAveraged_s_FCO;
wire [15:15] SamplesAveraged_s_Y;
wire SpiRst_arst_i ;
wire VCC ;
wire un7_ndrdya_Z ;
wire GND ;
wire LastSpiXferComplete_Z ;
wire SpiXferComplete ;
wire LastSpiXferComplete_1_sqmuxa_Z ;
wire LastnDrdy_Z ;
wire LastnDrdy_1_sqmuxa ;
wire LastReadRequest_Z ;
wire LastReadRequest_1_sqmuxa_Z ;
wire un7_ndrdya_i ;
wire AdcSampleNumAccums_0_sqmuxa_Z ;
wire AdcSampleA_0_sqmuxa_Z ;
wire SamplesAveraged_s_221_FCO ;
wire SamplesAveraged_s_221_S ;
wire SamplesAveraged_s_221_Y ;
wire SamplesAveraged_lcry ;
wire un7_ndrdya_1_Z ;
wire SpiRst_0_sqmuxa_0_Z ;
wire un23_ndrdya_1_Z ;
wire un13_ndrdyalto15_11_Z ;
wire un13_ndrdyalto15_10_Z ;
wire un13_ndrdyalto15_9_Z ;
wire un13_ndrdyalto15_8_Z ;
wire LastReadRequest_1_sqmuxa_2 ;
wire un23_ndrdya_Z ;
wire N_38 ;
wire N_37 ;
wire shot_i_0 ;
wire shot_i_arst_0_i ;
  CFG1 SpiRst_RNICJQB (
	.A(SpiRst_1z),
	.Y(SpiRst_arst_i)
);
defparam SpiRst_RNICJQB.INIT=2'h1;
// @43:296
  SLE \SamplesAveraged[15]  (
	.Q(SamplesAveraged_Z[15]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(SamplesAveraged_s_Z[15]),
	.EN(un7_ndrdya_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \SamplesAveraged[14]  (
	.Q(SamplesAveraged_Z[14]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(SamplesAveraged_s[14]),
	.EN(un7_ndrdya_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \SamplesAveraged[13]  (
	.Q(SamplesAveraged_Z[13]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(SamplesAveraged_s[13]),
	.EN(un7_ndrdya_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \SamplesAveraged[12]  (
	.Q(SamplesAveraged_Z[12]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(SamplesAveraged_s[12]),
	.EN(un7_ndrdya_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \SamplesAveraged[11]  (
	.Q(SamplesAveraged_Z[11]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(SamplesAveraged_s[11]),
	.EN(un7_ndrdya_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \SamplesAveraged[10]  (
	.Q(SamplesAveraged_Z[10]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(SamplesAveraged_s[10]),
	.EN(un7_ndrdya_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \SamplesAveraged[9]  (
	.Q(SamplesAveraged_Z[9]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(SamplesAveraged_s[9]),
	.EN(un7_ndrdya_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \SamplesAveraged[8]  (
	.Q(SamplesAveraged_Z[8]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(SamplesAveraged_s[8]),
	.EN(un7_ndrdya_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \SamplesAveraged[7]  (
	.Q(SamplesAveraged_Z[7]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(SamplesAveraged_s[7]),
	.EN(un7_ndrdya_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \SamplesAveraged[6]  (
	.Q(SamplesAveraged_Z[6]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(SamplesAveraged_s[6]),
	.EN(un7_ndrdya_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \SamplesAveraged[5]  (
	.Q(SamplesAveraged_Z[5]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(SamplesAveraged_s[5]),
	.EN(un7_ndrdya_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \SamplesAveraged[4]  (
	.Q(SamplesAveraged_Z[4]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(SamplesAveraged_s[4]),
	.EN(un7_ndrdya_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \SamplesAveraged[3]  (
	.Q(SamplesAveraged_Z[3]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(SamplesAveraged_s[3]),
	.EN(un7_ndrdya_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \SamplesAveraged[2]  (
	.Q(SamplesAveraged_Z[2]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(SamplesAveraged_s[2]),
	.EN(un7_ndrdya_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \SamplesAveraged[1]  (
	.Q(SamplesAveraged_Z[1]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(SamplesAveraged_s[1]),
	.EN(un7_ndrdya_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \SamplesAveraged[0]  (
	.Q(SamplesAveraged_Z[0]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(SamplesAveraged_s[0]),
	.EN(un7_ndrdya_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE LastSpiXferComplete (
	.Q(LastSpiXferComplete_Z),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(SpiXferComplete),
	.EN(LastSpiXferComplete_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE LastnDrdy (
	.Q(LastnDrdy_Z),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(nDrdyAdcD_i),
	.EN(LastnDrdy_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE LastReadRequest (
	.Q(LastReadRequest_Z),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ReadAdcSample),
	.EN(LastReadRequest_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE SpiRst (
	.Q(SpiRst_1z),
	.ADn(GND),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(un7_ndrdya_i),
	.EN(un1_SpiRst_0_sqmuxa_1_i[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleToReadD_1[1]  (
	.Q(AdcSampleToReadD[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(AdcSampleD_Z[1]),
	.EN(AdcSampleNumAccums_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleToReadD_1[0]  (
	.Q(AdcSampleToReadD[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(AdcSampleD_Z[0]),
	.EN(AdcSampleNumAccums_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleToReadD_1[16]  (
	.Q(AdcSampleToReadD[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(AdcSampleD_Z[16]),
	.EN(AdcSampleNumAccums_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleToReadD_1[15]  (
	.Q(AdcSampleToReadD[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(AdcSampleD_Z[15]),
	.EN(AdcSampleNumAccums_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleToReadD_1[14]  (
	.Q(AdcSampleToReadD[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(AdcSampleD_Z[14]),
	.EN(AdcSampleNumAccums_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleToReadD_1[13]  (
	.Q(AdcSampleToReadD[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(AdcSampleD_Z[13]),
	.EN(AdcSampleNumAccums_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleToReadD_1[12]  (
	.Q(AdcSampleToReadD[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(AdcSampleD_Z[12]),
	.EN(AdcSampleNumAccums_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleToReadD_1[11]  (
	.Q(AdcSampleToReadD[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(AdcSampleD_Z[11]),
	.EN(AdcSampleNumAccums_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleToReadD_1[10]  (
	.Q(AdcSampleToReadD[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(AdcSampleD_Z[10]),
	.EN(AdcSampleNumAccums_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleToReadD_1[9]  (
	.Q(AdcSampleToReadD[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(AdcSampleD_Z[9]),
	.EN(AdcSampleNumAccums_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleToReadD_1[8]  (
	.Q(AdcSampleToReadD[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(AdcSampleD_Z[8]),
	.EN(AdcSampleNumAccums_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleToReadD_1[7]  (
	.Q(AdcSampleToReadD[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(AdcSampleD_Z[7]),
	.EN(AdcSampleNumAccums_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleToReadD_1[6]  (
	.Q(AdcSampleToReadD[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(AdcSampleD_Z[6]),
	.EN(AdcSampleNumAccums_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleToReadD_1[5]  (
	.Q(AdcSampleToReadD[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(AdcSampleD_Z[5]),
	.EN(AdcSampleNumAccums_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleToReadD_1[4]  (
	.Q(AdcSampleToReadD[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(AdcSampleD_Z[4]),
	.EN(AdcSampleNumAccums_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleToReadD_1[3]  (
	.Q(AdcSampleToReadD[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(AdcSampleD_Z[3]),
	.EN(AdcSampleNumAccums_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleToReadD_1[2]  (
	.Q(AdcSampleToReadD[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(AdcSampleD_Z[2]),
	.EN(AdcSampleNumAccums_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleToReadC_1[7]  (
	.Q(AdcSampleToReadC[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(AdcSampleC_Z[7]),
	.EN(AdcSampleNumAccums_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleToReadC_1[6]  (
	.Q(AdcSampleToReadC[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(AdcSampleC_Z[6]),
	.EN(AdcSampleNumAccums_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleToReadC_1[5]  (
	.Q(AdcSampleToReadC[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(AdcSampleC_Z[5]),
	.EN(AdcSampleNumAccums_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleToReadC_1[4]  (
	.Q(AdcSampleToReadC[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(AdcSampleC_Z[4]),
	.EN(AdcSampleNumAccums_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleToReadC_1[3]  (
	.Q(AdcSampleToReadC[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(AdcSampleC_Z[3]),
	.EN(AdcSampleNumAccums_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleToReadC_1[2]  (
	.Q(AdcSampleToReadC[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(AdcSampleC_Z[2]),
	.EN(AdcSampleNumAccums_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleToReadC_1[1]  (
	.Q(AdcSampleToReadC[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(AdcSampleC_Z[1]),
	.EN(AdcSampleNumAccums_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleToReadC_1[0]  (
	.Q(AdcSampleToReadC[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(AdcSampleC_Z[0]),
	.EN(AdcSampleNumAccums_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleToReadD_1[23]  (
	.Q(AdcSampleToReadD[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(AdcSampleD_Z[23]),
	.EN(AdcSampleNumAccums_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleToReadD_1[22]  (
	.Q(AdcSampleToReadD[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(AdcSampleD_Z[22]),
	.EN(AdcSampleNumAccums_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleToReadD_1[21]  (
	.Q(AdcSampleToReadD[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(AdcSampleD_Z[21]),
	.EN(AdcSampleNumAccums_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleToReadD_1[20]  (
	.Q(AdcSampleToReadD[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(AdcSampleD_Z[20]),
	.EN(AdcSampleNumAccums_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleToReadD_1[19]  (
	.Q(AdcSampleToReadD[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(AdcSampleD_Z[19]),
	.EN(AdcSampleNumAccums_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleToReadD_1[18]  (
	.Q(AdcSampleToReadD[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(AdcSampleD_Z[18]),
	.EN(AdcSampleNumAccums_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleToReadD_1[17]  (
	.Q(AdcSampleToReadD[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(AdcSampleD_Z[17]),
	.EN(AdcSampleNumAccums_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleToReadC_1[22]  (
	.Q(AdcSampleToReadC[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(AdcSampleC_Z[22]),
	.EN(AdcSampleNumAccums_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleToReadC_1[21]  (
	.Q(AdcSampleToReadC[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(AdcSampleC_Z[21]),
	.EN(AdcSampleNumAccums_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleToReadC_1[20]  (
	.Q(AdcSampleToReadC[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(AdcSampleC_Z[20]),
	.EN(AdcSampleNumAccums_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleToReadC_1[19]  (
	.Q(AdcSampleToReadC[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(AdcSampleC_Z[19]),
	.EN(AdcSampleNumAccums_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleToReadC_1[18]  (
	.Q(AdcSampleToReadC[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(AdcSampleC_Z[18]),
	.EN(AdcSampleNumAccums_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleToReadC_1[17]  (
	.Q(AdcSampleToReadC[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(AdcSampleC_Z[17]),
	.EN(AdcSampleNumAccums_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleToReadC_1[16]  (
	.Q(AdcSampleToReadC[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(AdcSampleC_Z[16]),
	.EN(AdcSampleNumAccums_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleToReadC_1[15]  (
	.Q(AdcSampleToReadC[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(AdcSampleC_Z[15]),
	.EN(AdcSampleNumAccums_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleToReadC_1[14]  (
	.Q(AdcSampleToReadC[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(AdcSampleC_Z[14]),
	.EN(AdcSampleNumAccums_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleToReadC_1[13]  (
	.Q(AdcSampleToReadC[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(AdcSampleC_Z[13]),
	.EN(AdcSampleNumAccums_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleToReadC_1[12]  (
	.Q(AdcSampleToReadC[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(AdcSampleC_Z[12]),
	.EN(AdcSampleNumAccums_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleToReadC_1[11]  (
	.Q(AdcSampleToReadC[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(AdcSampleC_Z[11]),
	.EN(AdcSampleNumAccums_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleToReadC_1[10]  (
	.Q(AdcSampleToReadC[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(AdcSampleC_Z[10]),
	.EN(AdcSampleNumAccums_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleToReadC_1[9]  (
	.Q(AdcSampleToReadC[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(AdcSampleC_Z[9]),
	.EN(AdcSampleNumAccums_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleToReadC_1[8]  (
	.Q(AdcSampleToReadC[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(AdcSampleC_Z[8]),
	.EN(AdcSampleNumAccums_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleToReadB_1[13]  (
	.Q(AdcSampleToReadB[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(AdcSampleB_Z[13]),
	.EN(AdcSampleNumAccums_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleToReadB_1[12]  (
	.Q(AdcSampleToReadB[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(AdcSampleB_Z[12]),
	.EN(AdcSampleNumAccums_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleToReadB_1[11]  (
	.Q(AdcSampleToReadB[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(AdcSampleB_Z[11]),
	.EN(AdcSampleNumAccums_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleToReadB_1[10]  (
	.Q(AdcSampleToReadB[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(AdcSampleB_Z[10]),
	.EN(AdcSampleNumAccums_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleToReadB_1[9]  (
	.Q(AdcSampleToReadB[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(AdcSampleB_Z[9]),
	.EN(AdcSampleNumAccums_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleToReadB_1[8]  (
	.Q(AdcSampleToReadB[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(AdcSampleB_Z[8]),
	.EN(AdcSampleNumAccums_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleToReadB_1[7]  (
	.Q(AdcSampleToReadB[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(AdcSampleB_Z[7]),
	.EN(AdcSampleNumAccums_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleToReadB_1[6]  (
	.Q(AdcSampleToReadB[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(AdcSampleB_Z[6]),
	.EN(AdcSampleNumAccums_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleToReadB_1[5]  (
	.Q(AdcSampleToReadB[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(AdcSampleB_Z[5]),
	.EN(AdcSampleNumAccums_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleToReadB_1[4]  (
	.Q(AdcSampleToReadB[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(AdcSampleB_Z[4]),
	.EN(AdcSampleNumAccums_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleToReadB_1[3]  (
	.Q(AdcSampleToReadB[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(AdcSampleB_Z[3]),
	.EN(AdcSampleNumAccums_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleToReadB_1[2]  (
	.Q(AdcSampleToReadB[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(AdcSampleB_Z[2]),
	.EN(AdcSampleNumAccums_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleToReadB_1[1]  (
	.Q(AdcSampleToReadB[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(AdcSampleB_Z[1]),
	.EN(AdcSampleNumAccums_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleToReadB_1[0]  (
	.Q(AdcSampleToReadB[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(AdcSampleB_Z[0]),
	.EN(AdcSampleNumAccums_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleToReadC_1[23]  (
	.Q(AdcSampleToReadC[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(AdcSampleC_Z[23]),
	.EN(AdcSampleNumAccums_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleToReadA_1[4]  (
	.Q(AdcSampleToReadA[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(AdcSampleA_Z[4]),
	.EN(AdcSampleNumAccums_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleToReadA_1[3]  (
	.Q(AdcSampleToReadA[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(AdcSampleA_Z[3]),
	.EN(AdcSampleNumAccums_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleToReadA_1[2]  (
	.Q(AdcSampleToReadA[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(AdcSampleA_Z[2]),
	.EN(AdcSampleNumAccums_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleToReadA_1[1]  (
	.Q(AdcSampleToReadA[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(AdcSampleA_Z[1]),
	.EN(AdcSampleNumAccums_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleToReadA_1[0]  (
	.Q(AdcSampleToReadA[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(AdcSampleA_Z[0]),
	.EN(AdcSampleNumAccums_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleToReadB_1[23]  (
	.Q(AdcSampleToReadB[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(AdcSampleB_Z[23]),
	.EN(AdcSampleNumAccums_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleToReadB_1[22]  (
	.Q(AdcSampleToReadB[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(AdcSampleB_Z[22]),
	.EN(AdcSampleNumAccums_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleToReadB_1[21]  (
	.Q(AdcSampleToReadB[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(AdcSampleB_Z[21]),
	.EN(AdcSampleNumAccums_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleToReadB_1[20]  (
	.Q(AdcSampleToReadB[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(AdcSampleB_Z[20]),
	.EN(AdcSampleNumAccums_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleToReadB_1[19]  (
	.Q(AdcSampleToReadB[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(AdcSampleB_Z[19]),
	.EN(AdcSampleNumAccums_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleToReadB_1[18]  (
	.Q(AdcSampleToReadB[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(AdcSampleB_Z[18]),
	.EN(AdcSampleNumAccums_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleToReadB_1[17]  (
	.Q(AdcSampleToReadB[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(AdcSampleB_Z[17]),
	.EN(AdcSampleNumAccums_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleToReadB_1[16]  (
	.Q(AdcSampleToReadB[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(AdcSampleB_Z[16]),
	.EN(AdcSampleNumAccums_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleToReadB_1[15]  (
	.Q(AdcSampleToReadB[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(AdcSampleB_Z[15]),
	.EN(AdcSampleNumAccums_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleToReadB_1[14]  (
	.Q(AdcSampleToReadB[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(AdcSampleB_Z[14]),
	.EN(AdcSampleNumAccums_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleToReadA_1[19]  (
	.Q(AdcSampleToReadA[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(AdcSampleA_Z[19]),
	.EN(AdcSampleNumAccums_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleToReadA_1[18]  (
	.Q(AdcSampleToReadA[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(AdcSampleA_Z[18]),
	.EN(AdcSampleNumAccums_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleToReadA_1[17]  (
	.Q(AdcSampleToReadA[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(AdcSampleA_Z[17]),
	.EN(AdcSampleNumAccums_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleToReadA_1[16]  (
	.Q(AdcSampleToReadA[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(AdcSampleA_Z[16]),
	.EN(AdcSampleNumAccums_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleToReadA_1[15]  (
	.Q(AdcSampleToReadA[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(AdcSampleA_Z[15]),
	.EN(AdcSampleNumAccums_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleToReadA_1[14]  (
	.Q(AdcSampleToReadA[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(AdcSampleA_Z[14]),
	.EN(AdcSampleNumAccums_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleToReadA_1[13]  (
	.Q(AdcSampleToReadA[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(AdcSampleA_Z[13]),
	.EN(AdcSampleNumAccums_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleToReadA_1[12]  (
	.Q(AdcSampleToReadA[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(AdcSampleA_Z[12]),
	.EN(AdcSampleNumAccums_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleToReadA_1[11]  (
	.Q(AdcSampleToReadA[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(AdcSampleA_Z[11]),
	.EN(AdcSampleNumAccums_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleToReadA_1[10]  (
	.Q(AdcSampleToReadA[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(AdcSampleA_Z[10]),
	.EN(AdcSampleNumAccums_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleToReadA_1[9]  (
	.Q(AdcSampleToReadA[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(AdcSampleA_Z[9]),
	.EN(AdcSampleNumAccums_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleToReadA_1[8]  (
	.Q(AdcSampleToReadA[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(AdcSampleA_Z[8]),
	.EN(AdcSampleNumAccums_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleToReadA_1[7]  (
	.Q(AdcSampleToReadA[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(AdcSampleA_Z[7]),
	.EN(AdcSampleNumAccums_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleToReadA_1[6]  (
	.Q(AdcSampleToReadA[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(AdcSampleA_Z[6]),
	.EN(AdcSampleNumAccums_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleToReadA_1[5]  (
	.Q(AdcSampleToReadA[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(AdcSampleA_Z[5]),
	.EN(AdcSampleNumAccums_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleD[10]  (
	.Q(AdcSampleD_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DataFromMisoD[10]),
	.EN(AdcSampleA_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleD[9]  (
	.Q(AdcSampleD_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DataFromMisoD[9]),
	.EN(AdcSampleA_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleD[8]  (
	.Q(AdcSampleD_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DataFromMisoD[8]),
	.EN(AdcSampleA_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleD[7]  (
	.Q(AdcSampleD_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DataFromMisoD[7]),
	.EN(AdcSampleA_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleD[6]  (
	.Q(AdcSampleD_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DataFromMisoD[6]),
	.EN(AdcSampleA_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleD[5]  (
	.Q(AdcSampleD_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DataFromMisoD[5]),
	.EN(AdcSampleA_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleD[4]  (
	.Q(AdcSampleD_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DataFromMisoD[4]),
	.EN(AdcSampleA_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleD[3]  (
	.Q(AdcSampleD_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DataFromMisoD[3]),
	.EN(AdcSampleA_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleD[2]  (
	.Q(AdcSampleD_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DataFromMisoD[2]),
	.EN(AdcSampleA_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleD[1]  (
	.Q(AdcSampleD_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DataFromMisoD[1]),
	.EN(AdcSampleA_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleD[0]  (
	.Q(AdcSampleD_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DataFromMisoD[0]),
	.EN(AdcSampleA_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleToReadA_1[23]  (
	.Q(AdcSampleToReadA[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(AdcSampleA_Z[23]),
	.EN(AdcSampleNumAccums_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleToReadA_1[22]  (
	.Q(AdcSampleToReadA[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(AdcSampleA_Z[22]),
	.EN(AdcSampleNumAccums_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleToReadA_1[21]  (
	.Q(AdcSampleToReadA[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(AdcSampleA_Z[21]),
	.EN(AdcSampleNumAccums_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleToReadA_1[20]  (
	.Q(AdcSampleToReadA[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(AdcSampleA_Z[20]),
	.EN(AdcSampleNumAccums_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleC[1]  (
	.Q(AdcSampleC_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DataFromMisoC[1]),
	.EN(AdcSampleA_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleC[0]  (
	.Q(AdcSampleC_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DataFromMisoC[0]),
	.EN(AdcSampleA_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleD[23]  (
	.Q(AdcSampleD_Z[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DataFromMisoD[23]),
	.EN(AdcSampleA_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleD[22]  (
	.Q(AdcSampleD_Z[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DataFromMisoD[22]),
	.EN(AdcSampleA_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleD[21]  (
	.Q(AdcSampleD_Z[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DataFromMisoD[21]),
	.EN(AdcSampleA_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleD[20]  (
	.Q(AdcSampleD_Z[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DataFromMisoD[20]),
	.EN(AdcSampleA_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleD[19]  (
	.Q(AdcSampleD_Z[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DataFromMisoD[19]),
	.EN(AdcSampleA_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleD[18]  (
	.Q(AdcSampleD_Z[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DataFromMisoD[18]),
	.EN(AdcSampleA_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleD[17]  (
	.Q(AdcSampleD_Z[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DataFromMisoD[17]),
	.EN(AdcSampleA_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleD[16]  (
	.Q(AdcSampleD_Z[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DataFromMisoD[16]),
	.EN(AdcSampleA_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleD[15]  (
	.Q(AdcSampleD_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DataFromMisoD[15]),
	.EN(AdcSampleA_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleD[14]  (
	.Q(AdcSampleD_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DataFromMisoD[14]),
	.EN(AdcSampleA_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleD[13]  (
	.Q(AdcSampleD_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DataFromMisoD[13]),
	.EN(AdcSampleA_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleD[12]  (
	.Q(AdcSampleD_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DataFromMisoD[12]),
	.EN(AdcSampleA_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleD[11]  (
	.Q(AdcSampleD_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DataFromMisoD[11]),
	.EN(AdcSampleA_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleC[16]  (
	.Q(AdcSampleC_Z[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DataFromMisoC[16]),
	.EN(AdcSampleA_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleC[15]  (
	.Q(AdcSampleC_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DataFromMisoC[15]),
	.EN(AdcSampleA_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleC[14]  (
	.Q(AdcSampleC_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DataFromMisoC[14]),
	.EN(AdcSampleA_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleC[13]  (
	.Q(AdcSampleC_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DataFromMisoC[13]),
	.EN(AdcSampleA_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleC[12]  (
	.Q(AdcSampleC_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DataFromMisoC[12]),
	.EN(AdcSampleA_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleC[11]  (
	.Q(AdcSampleC_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DataFromMisoC[11]),
	.EN(AdcSampleA_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleC[10]  (
	.Q(AdcSampleC_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DataFromMisoC[10]),
	.EN(AdcSampleA_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleC[9]  (
	.Q(AdcSampleC_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DataFromMisoC[9]),
	.EN(AdcSampleA_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleC[8]  (
	.Q(AdcSampleC_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DataFromMisoC[8]),
	.EN(AdcSampleA_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleC[7]  (
	.Q(AdcSampleC_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DataFromMisoC[7]),
	.EN(AdcSampleA_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleC[6]  (
	.Q(AdcSampleC_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DataFromMisoC[6]),
	.EN(AdcSampleA_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleC[5]  (
	.Q(AdcSampleC_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DataFromMisoC[5]),
	.EN(AdcSampleA_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleC[4]  (
	.Q(AdcSampleC_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DataFromMisoC[4]),
	.EN(AdcSampleA_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleC[3]  (
	.Q(AdcSampleC_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DataFromMisoC[3]),
	.EN(AdcSampleA_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleC[2]  (
	.Q(AdcSampleC_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DataFromMisoC[2]),
	.EN(AdcSampleA_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleB[7]  (
	.Q(AdcSampleB_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DataFromMisoB[7]),
	.EN(AdcSampleA_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleB[6]  (
	.Q(AdcSampleB_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DataFromMisoB[6]),
	.EN(AdcSampleA_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleB[5]  (
	.Q(AdcSampleB_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DataFromMisoB[5]),
	.EN(AdcSampleA_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleB[4]  (
	.Q(AdcSampleB_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DataFromMisoB[4]),
	.EN(AdcSampleA_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleB[3]  (
	.Q(AdcSampleB_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DataFromMisoB[3]),
	.EN(AdcSampleA_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleB[2]  (
	.Q(AdcSampleB_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DataFromMisoB[2]),
	.EN(AdcSampleA_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleB[1]  (
	.Q(AdcSampleB_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DataFromMisoB[1]),
	.EN(AdcSampleA_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleB[0]  (
	.Q(AdcSampleB_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DataFromMisoB[0]),
	.EN(AdcSampleA_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleC[23]  (
	.Q(AdcSampleC_Z[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DataFromMisoC[23]),
	.EN(AdcSampleA_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleC[22]  (
	.Q(AdcSampleC_Z[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DataFromMisoC[22]),
	.EN(AdcSampleA_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleC[21]  (
	.Q(AdcSampleC_Z[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DataFromMisoC[21]),
	.EN(AdcSampleA_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleC[20]  (
	.Q(AdcSampleC_Z[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DataFromMisoC[20]),
	.EN(AdcSampleA_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleC[19]  (
	.Q(AdcSampleC_Z[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DataFromMisoC[19]),
	.EN(AdcSampleA_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleC[18]  (
	.Q(AdcSampleC_Z[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DataFromMisoC[18]),
	.EN(AdcSampleA_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleC[17]  (
	.Q(AdcSampleC_Z[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DataFromMisoC[17]),
	.EN(AdcSampleA_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleB[22]  (
	.Q(AdcSampleB_Z[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DataFromMisoB[22]),
	.EN(AdcSampleA_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleB[21]  (
	.Q(AdcSampleB_Z[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DataFromMisoB[21]),
	.EN(AdcSampleA_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleB[20]  (
	.Q(AdcSampleB_Z[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DataFromMisoB[20]),
	.EN(AdcSampleA_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleB[19]  (
	.Q(AdcSampleB_Z[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DataFromMisoB[19]),
	.EN(AdcSampleA_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleB[18]  (
	.Q(AdcSampleB_Z[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DataFromMisoB[18]),
	.EN(AdcSampleA_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleB[17]  (
	.Q(AdcSampleB_Z[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DataFromMisoB[17]),
	.EN(AdcSampleA_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleB[16]  (
	.Q(AdcSampleB_Z[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DataFromMisoB[16]),
	.EN(AdcSampleA_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleB[15]  (
	.Q(AdcSampleB_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DataFromMisoB[15]),
	.EN(AdcSampleA_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleB[14]  (
	.Q(AdcSampleB_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DataFromMisoB[14]),
	.EN(AdcSampleA_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleB[13]  (
	.Q(AdcSampleB_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DataFromMisoB[13]),
	.EN(AdcSampleA_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleB[12]  (
	.Q(AdcSampleB_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DataFromMisoB[12]),
	.EN(AdcSampleA_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleB[11]  (
	.Q(AdcSampleB_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DataFromMisoB[11]),
	.EN(AdcSampleA_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleB[10]  (
	.Q(AdcSampleB_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DataFromMisoB[10]),
	.EN(AdcSampleA_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleB[9]  (
	.Q(AdcSampleB_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DataFromMisoB[9]),
	.EN(AdcSampleA_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleB[8]  (
	.Q(AdcSampleB_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DataFromMisoB[8]),
	.EN(AdcSampleA_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleA[13]  (
	.Q(AdcSampleA_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DataFromMisoA[13]),
	.EN(AdcSampleA_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleA[12]  (
	.Q(AdcSampleA_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DataFromMisoA[12]),
	.EN(AdcSampleA_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleA[11]  (
	.Q(AdcSampleA_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DataFromMisoA[11]),
	.EN(AdcSampleA_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleA[10]  (
	.Q(AdcSampleA_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DataFromMisoA[10]),
	.EN(AdcSampleA_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleA[9]  (
	.Q(AdcSampleA_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DataFromMisoA[9]),
	.EN(AdcSampleA_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleA[8]  (
	.Q(AdcSampleA_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DataFromMisoA[8]),
	.EN(AdcSampleA_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleA[7]  (
	.Q(AdcSampleA_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DataFromMisoA[7]),
	.EN(AdcSampleA_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleA[6]  (
	.Q(AdcSampleA_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DataFromMisoA[6]),
	.EN(AdcSampleA_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleA[5]  (
	.Q(AdcSampleA_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DataFromMisoA[5]),
	.EN(AdcSampleA_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleA[4]  (
	.Q(AdcSampleA_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DataFromMisoA[4]),
	.EN(AdcSampleA_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleA[3]  (
	.Q(AdcSampleA_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DataFromMisoA[3]),
	.EN(AdcSampleA_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleA[2]  (
	.Q(AdcSampleA_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DataFromMisoA[2]),
	.EN(AdcSampleA_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleA[1]  (
	.Q(AdcSampleA_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DataFromMisoA[1]),
	.EN(AdcSampleA_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleA[0]  (
	.Q(AdcSampleA_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DataFromMisoA[0]),
	.EN(AdcSampleA_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleB[23]  (
	.Q(AdcSampleB_Z[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DataFromMisoB[23]),
	.EN(AdcSampleA_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleA[23]  (
	.Q(AdcSampleA_Z[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DataFromMisoA[23]),
	.EN(AdcSampleA_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleA[22]  (
	.Q(AdcSampleA_Z[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DataFromMisoA[22]),
	.EN(AdcSampleA_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleA[21]  (
	.Q(AdcSampleA_Z[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DataFromMisoA[21]),
	.EN(AdcSampleA_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleA[20]  (
	.Q(AdcSampleA_Z[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DataFromMisoA[20]),
	.EN(AdcSampleA_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleA[19]  (
	.Q(AdcSampleA_Z[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DataFromMisoA[19]),
	.EN(AdcSampleA_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleA[18]  (
	.Q(AdcSampleA_Z[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DataFromMisoA[18]),
	.EN(AdcSampleA_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleA[17]  (
	.Q(AdcSampleA_Z[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DataFromMisoA[17]),
	.EN(AdcSampleA_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleA[16]  (
	.Q(AdcSampleA_Z[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DataFromMisoA[16]),
	.EN(AdcSampleA_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleA[15]  (
	.Q(AdcSampleA_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DataFromMisoA[15]),
	.EN(AdcSampleA_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleA[14]  (
	.Q(AdcSampleA_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DataFromMisoA[14]),
	.EN(AdcSampleA_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  ARI1 SamplesAveraged_s_221 (
	.FCO(SamplesAveraged_s_221_FCO),
	.S(SamplesAveraged_s_221_S),
	.Y(SamplesAveraged_s_221_Y),
	.B(SamplesAveraged_lcry),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam SamplesAveraged_s_221.INIT=20'h4AA00;
// @43:296
  ARI1 \SamplesAveraged_cry[0]  (
	.FCO(SamplesAveraged_cry_Z[0]),
	.S(SamplesAveraged_s[0]),
	.Y(SamplesAveraged_cry_Y[0]),
	.B(SamplesAveraged_Z[0]),
	.C(SamplesAveraged_lcry),
	.D(GND),
	.A(VCC),
	.FCI(SamplesAveraged_s_221_FCO)
);
defparam \SamplesAveraged_cry[0] .INIT=20'h48800;
// @43:296
  ARI1 \SamplesAveraged_cry[1]  (
	.FCO(SamplesAveraged_cry_Z[1]),
	.S(SamplesAveraged_s[1]),
	.Y(SamplesAveraged_cry_Y[1]),
	.B(SamplesAveraged_Z[1]),
	.C(SamplesAveraged_lcry),
	.D(GND),
	.A(VCC),
	.FCI(SamplesAveraged_cry_Z[0])
);
defparam \SamplesAveraged_cry[1] .INIT=20'h48800;
// @43:296
  ARI1 \SamplesAveraged_cry[2]  (
	.FCO(SamplesAveraged_cry_Z[2]),
	.S(SamplesAveraged_s[2]),
	.Y(SamplesAveraged_cry_Y[2]),
	.B(SamplesAveraged_Z[2]),
	.C(SamplesAveraged_lcry),
	.D(GND),
	.A(VCC),
	.FCI(SamplesAveraged_cry_Z[1])
);
defparam \SamplesAveraged_cry[2] .INIT=20'h48800;
// @43:296
  ARI1 \SamplesAveraged_cry[3]  (
	.FCO(SamplesAveraged_cry_Z[3]),
	.S(SamplesAveraged_s[3]),
	.Y(SamplesAveraged_cry_Y[3]),
	.B(SamplesAveraged_Z[3]),
	.C(SamplesAveraged_lcry),
	.D(GND),
	.A(VCC),
	.FCI(SamplesAveraged_cry_Z[2])
);
defparam \SamplesAveraged_cry[3] .INIT=20'h48800;
// @43:296
  ARI1 \SamplesAveraged_cry[4]  (
	.FCO(SamplesAveraged_cry_Z[4]),
	.S(SamplesAveraged_s[4]),
	.Y(SamplesAveraged_cry_Y[4]),
	.B(SamplesAveraged_Z[4]),
	.C(SamplesAveraged_lcry),
	.D(GND),
	.A(VCC),
	.FCI(SamplesAveraged_cry_Z[3])
);
defparam \SamplesAveraged_cry[4] .INIT=20'h48800;
// @43:296
  ARI1 \SamplesAveraged_cry[5]  (
	.FCO(SamplesAveraged_cry_Z[5]),
	.S(SamplesAveraged_s[5]),
	.Y(SamplesAveraged_cry_Y[5]),
	.B(SamplesAveraged_Z[5]),
	.C(SamplesAveraged_lcry),
	.D(GND),
	.A(VCC),
	.FCI(SamplesAveraged_cry_Z[4])
);
defparam \SamplesAveraged_cry[5] .INIT=20'h48800;
// @43:296
  ARI1 \SamplesAveraged_cry[6]  (
	.FCO(SamplesAveraged_cry_Z[6]),
	.S(SamplesAveraged_s[6]),
	.Y(SamplesAveraged_cry_Y[6]),
	.B(SamplesAveraged_Z[6]),
	.C(SamplesAveraged_lcry),
	.D(GND),
	.A(VCC),
	.FCI(SamplesAveraged_cry_Z[5])
);
defparam \SamplesAveraged_cry[6] .INIT=20'h48800;
// @43:296
  ARI1 \SamplesAveraged_cry[7]  (
	.FCO(SamplesAveraged_cry_Z[7]),
	.S(SamplesAveraged_s[7]),
	.Y(SamplesAveraged_cry_Y[7]),
	.B(SamplesAveraged_Z[7]),
	.C(SamplesAveraged_lcry),
	.D(GND),
	.A(VCC),
	.FCI(SamplesAveraged_cry_Z[6])
);
defparam \SamplesAveraged_cry[7] .INIT=20'h48800;
// @43:296
  ARI1 \SamplesAveraged_cry[8]  (
	.FCO(SamplesAveraged_cry_Z[8]),
	.S(SamplesAveraged_s[8]),
	.Y(SamplesAveraged_cry_Y[8]),
	.B(SamplesAveraged_Z[8]),
	.C(SamplesAveraged_lcry),
	.D(GND),
	.A(VCC),
	.FCI(SamplesAveraged_cry_Z[7])
);
defparam \SamplesAveraged_cry[8] .INIT=20'h48800;
// @43:296
  ARI1 \SamplesAveraged_cry[9]  (
	.FCO(SamplesAveraged_cry_Z[9]),
	.S(SamplesAveraged_s[9]),
	.Y(SamplesAveraged_cry_Y[9]),
	.B(SamplesAveraged_Z[9]),
	.C(SamplesAveraged_lcry),
	.D(GND),
	.A(VCC),
	.FCI(SamplesAveraged_cry_Z[8])
);
defparam \SamplesAveraged_cry[9] .INIT=20'h48800;
// @43:296
  ARI1 \SamplesAveraged_cry[10]  (
	.FCO(SamplesAveraged_cry_Z[10]),
	.S(SamplesAveraged_s[10]),
	.Y(SamplesAveraged_cry_Y[10]),
	.B(SamplesAveraged_Z[10]),
	.C(SamplesAveraged_lcry),
	.D(GND),
	.A(VCC),
	.FCI(SamplesAveraged_cry_Z[9])
);
defparam \SamplesAveraged_cry[10] .INIT=20'h48800;
// @43:296
  ARI1 \SamplesAveraged_cry[11]  (
	.FCO(SamplesAveraged_cry_Z[11]),
	.S(SamplesAveraged_s[11]),
	.Y(SamplesAveraged_cry_Y[11]),
	.B(SamplesAveraged_Z[11]),
	.C(SamplesAveraged_lcry),
	.D(GND),
	.A(VCC),
	.FCI(SamplesAveraged_cry_Z[10])
);
defparam \SamplesAveraged_cry[11] .INIT=20'h48800;
// @43:296
  ARI1 \SamplesAveraged_cry[12]  (
	.FCO(SamplesAveraged_cry_Z[12]),
	.S(SamplesAveraged_s[12]),
	.Y(SamplesAveraged_cry_Y[12]),
	.B(SamplesAveraged_Z[12]),
	.C(SamplesAveraged_lcry),
	.D(GND),
	.A(VCC),
	.FCI(SamplesAveraged_cry_Z[11])
);
defparam \SamplesAveraged_cry[12] .INIT=20'h48800;
// @43:296
  ARI1 \SamplesAveraged_cry[13]  (
	.FCO(SamplesAveraged_cry_Z[13]),
	.S(SamplesAveraged_s[13]),
	.Y(SamplesAveraged_cry_Y[13]),
	.B(SamplesAveraged_Z[13]),
	.C(SamplesAveraged_lcry),
	.D(GND),
	.A(VCC),
	.FCI(SamplesAveraged_cry_Z[12])
);
defparam \SamplesAveraged_cry[13] .INIT=20'h48800;
// @43:296
  ARI1 \SamplesAveraged_s[15]  (
	.FCO(SamplesAveraged_s_FCO[15]),
	.S(SamplesAveraged_s_Z[15]),
	.Y(SamplesAveraged_s_Y[15]),
	.B(SamplesAveraged_Z[15]),
	.C(SamplesAveraged_lcry),
	.D(GND),
	.A(VCC),
	.FCI(SamplesAveraged_cry_Z[14])
);
defparam \SamplesAveraged_s[15] .INIT=20'h48800;
// @43:296
  ARI1 \SamplesAveraged_cry[14]  (
	.FCO(SamplesAveraged_cry_Z[14]),
	.S(SamplesAveraged_s[14]),
	.Y(SamplesAveraged_cry_Y[14]),
	.B(SamplesAveraged_Z[14]),
	.C(SamplesAveraged_lcry),
	.D(GND),
	.A(VCC),
	.FCI(SamplesAveraged_cry_Z[13])
);
defparam \SamplesAveraged_cry[14] .INIT=20'h48800;
// @43:320
  CFG4 un7_ndrdya_i_0 (
	.A(nDrdyAdcD_i),
	.B(un7_ndrdya_1_Z),
	.C(nDrdyAdcC_i),
	.D(nDrdyAdcB_i),
	.Y(un7_ndrdya_i)
);
defparam un7_ndrdya_i_0.INIT=16'hFFFB;
// @43:365
  CFG2 SpiRst_0_sqmuxa_0 (
	.A(SpiXferComplete),
	.B(LastSpiXferComplete_Z),
	.Y(SpiRst_0_sqmuxa_0_Z)
);
defparam SpiRst_0_sqmuxa_0.INIT=4'h2;
// @43:320
  CFG2 un7_ndrdya_1 (
	.A(LastnDrdy_Z),
	.B(nDrdyAdcA_i),
	.Y(un7_ndrdya_1_Z)
);
defparam un7_ndrdya_1.INIT=4'h2;
// @43:358
  CFG2 un23_ndrdya_1 (
	.A(nDrdyAdcB_i),
	.B(nDrdyAdcC_i),
	.Y(un23_ndrdya_1_Z)
);
defparam un23_ndrdya_1.INIT=4'h8;
// @43:336
  CFG4 un13_ndrdyalto15_11 (
	.A(SamplesAveraged_Z[3]),
	.B(SamplesAveraged_Z[2]),
	.C(SamplesAveraged_Z[1]),
	.D(SamplesAveraged_Z[0]),
	.Y(un13_ndrdyalto15_11_Z)
);
defparam un13_ndrdyalto15_11.INIT=16'h0001;
// @43:336
  CFG4 un13_ndrdyalto15_10 (
	.A(SamplesAveraged_Z[7]),
	.B(SamplesAveraged_Z[6]),
	.C(SamplesAveraged_Z[5]),
	.D(SamplesAveraged_Z[4]),
	.Y(un13_ndrdyalto15_10_Z)
);
defparam un13_ndrdyalto15_10.INIT=16'h0001;
// @43:336
  CFG4 un13_ndrdyalto15_9 (
	.A(SamplesAveraged_Z[11]),
	.B(SamplesAveraged_Z[10]),
	.C(SamplesAveraged_Z[9]),
	.D(SamplesAveraged_Z[8]),
	.Y(un13_ndrdyalto15_9_Z)
);
defparam un13_ndrdyalto15_9.INIT=16'h0001;
// @43:336
  CFG4 un13_ndrdyalto15_8 (
	.A(SamplesAveraged_Z[15]),
	.B(SamplesAveraged_Z[14]),
	.C(SamplesAveraged_Z[13]),
	.D(SamplesAveraged_Z[12]),
	.Y(un13_ndrdyalto15_8_Z)
);
defparam un13_ndrdyalto15_8.INIT=16'h0001;
// @43:424
  CFG4 AdcSampleNumAccums_0_sqmuxa_2 (
	.A(ReadAdcSample),
	.B(SpiXferComplete),
	.C(LastReadRequest_Z),
	.D(LastSpiXferComplete_Z),
	.Y(LastReadRequest_1_sqmuxa_2)
);
defparam AdcSampleNumAccums_0_sqmuxa_2.INIT=16'h4812;
// @43:320
  CFG4 un7_ndrdya (
	.A(nDrdyAdcD_i),
	.B(un7_ndrdya_1_Z),
	.C(nDrdyAdcC_i),
	.D(nDrdyAdcB_i),
	.Y(un7_ndrdya_Z)
);
defparam un7_ndrdya.INIT=16'h0004;
// @43:358
  CFG4 un23_ndrdya (
	.A(nDrdyAdcA_i),
	.B(LastnDrdy_Z),
	.C(nDrdyAdcD_i),
	.D(un23_ndrdya_1_Z),
	.Y(un23_ndrdya_Z)
);
defparam un23_ndrdya.INIT=16'h2000;
// @43:336
  CFG4 un13_ndrdyalto15 (
	.A(un13_ndrdyalto15_11_Z),
	.B(un13_ndrdyalto15_10_Z),
	.C(un13_ndrdyalto15_9_Z),
	.D(un13_ndrdyalto15_8_Z),
	.Y(SamplesAveraged_lcry)
);
defparam un13_ndrdyalto15.INIT=16'h8000;
  CFG2 un23_ndrdya_RNIIVM6 (
	.A(un7_ndrdya_Z),
	.B(un23_ndrdya_Z),
	.Y(LastnDrdy_1_sqmuxa)
);
defparam un23_ndrdya_RNIIVM6.INIT=4'hE;
// @43:358
  CFG3 LastSpiXferComplete_1_sqmuxa (
	.A(LastnDrdy_1_sqmuxa),
	.B(LastSpiXferComplete_Z),
	.C(SpiXferComplete),
	.Y(LastSpiXferComplete_1_sqmuxa_Z)
);
defparam LastSpiXferComplete_1_sqmuxa.INIT=8'h14;
// @43:358
  CFG2 LastReadRequest_1_sqmuxa (
	.A(LastnDrdy_1_sqmuxa),
	.B(LastReadRequest_1_sqmuxa_2),
	.Y(LastReadRequest_1_sqmuxa_Z)
);
defparam LastReadRequest_1_sqmuxa.INIT=4'h4;
// @43:369
  CFG4 AdcSampleA_0_sqmuxa (
	.A(LastSpiXferComplete_Z),
	.B(SpiXferComplete),
	.C(shot_i),
	.D(LastnDrdy_1_sqmuxa),
	.Y(AdcSampleA_0_sqmuxa_Z)
);
defparam AdcSampleA_0_sqmuxa.INIT=16'h0004;
// @43:424
  CFG4 AdcSampleNumAccums_0_sqmuxa (
	.A(shot_i),
	.B(ReadAdcSample),
	.C(LastnDrdy_1_sqmuxa),
	.D(LastReadRequest_1_sqmuxa_2),
	.Y(AdcSampleNumAccums_0_sqmuxa_Z)
);
defparam AdcSampleNumAccums_0_sqmuxa.INIT=16'h0400;
// @43:296
  CFG4 SpiRst_RNO (
	.A(un23_ndrdya_Z),
	.B(SpiRst_0_sqmuxa_0_Z),
	.C(SamplesAveraged_lcry),
	.D(un7_ndrdya_Z),
	.Y(un1_SpiRst_0_sqmuxa_1_i[0])
);
defparam SpiRst_RNO.INIT=16'h0F44;
// @43:215
  VariableClockDividerPorts_work_main_architecture_main_1layer1 clk_div_adcconv (
	.TrigAdcs_c(TrigAdcs_c),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1),
	.shot_i_arst_i(shot_i_arst_i)
);
// @43:239
  SpiMasterQuadPorts_work_main_architecture_main_0layer1 Spi (
	.DataFromMisoD(DataFromMisoD[23:0]),
	.DataFromMisoC(DataFromMisoC[23:0]),
	.DataFromMisoB(DataFromMisoB[23:0]),
	.DataFromMisoA(DataFromMisoA[23:0]),
	.shot_i(shot_i_0),
	.SpiXferComplete(SpiXferComplete),
	.SckAdcs_c(SckAdcs_c),
	.shot_i_arst_0_i(shot_i_arst_0_i),
	.MisoAdcD_i(MisoAdcD_i),
	.MisoAdcC_i(MisoAdcC_i),
	.MisoAdcB_i(MisoAdcB_i),
	.MisoAdcA_i(MisoAdcA_i),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1)
);
// @43:274
  OneShotPorts_work_main_architecture_main_2layer1 SpiEnableDelayOneShot (
	.shot_i_1z(shot_i_0),
	.shot_i_arst_0_i(shot_i_arst_0_i),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1),
	.SpiRst_arst_i(SpiRst_arst_i)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* Ltc2378AccumQuadPorts */

module IBufP3Ports (
  nDrdyMonAdc0_c,
  FCCC_C0_0_GL1,
  nDrdyMonitorAdc0_i
)
;
input nDrdyMonAdc0_c ;
input FCCC_C0_0_GL1 ;
output nDrdyMonitorAdc0_i ;
wire nDrdyMonAdc0_c ;
wire FCCC_C0_0_GL1 ;
wire nDrdyMonitorAdc0_i ;
wire VCC ;
wire Temp2_Z ;
wire GND ;
wire Temp1_Z ;
// @31:48
  SLE O (
	.Q(nDrdyMonitorAdc0_i),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(Temp2_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:48
  SLE Temp2 (
	.Q(Temp2_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(Temp1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:48
  SLE Temp1 (
	.Q(Temp1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(nDrdyMonAdc0_c),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP3Ports */

module IBufP3Ports_1 (
  nDrdyMonAdc1_c,
  FCCC_C0_0_GL1,
  nDrdyMonitorAdc1_i
)
;
input nDrdyMonAdc1_c ;
input FCCC_C0_0_GL1 ;
output nDrdyMonitorAdc1_i ;
wire nDrdyMonAdc1_c ;
wire FCCC_C0_0_GL1 ;
wire nDrdyMonitorAdc1_i ;
wire VCC ;
wire Temp2_0 ;
wire GND ;
wire Temp1_0 ;
// @31:48
  SLE O (
	.Q(nDrdyMonitorAdc1_i),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(Temp2_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:48
  SLE Temp2 (
	.Q(Temp2_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(Temp1_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:48
  SLE Temp1 (
	.Q(Temp1_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(nDrdyMonAdc1_c),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP3Ports_1 */

module IBufP3Ports_2 (
  MisoMonAdc1_c,
  FCCC_C0_0_GL1,
  MisoMonitorAdc1_i
)
;
input MisoMonAdc1_c ;
input FCCC_C0_0_GL1 ;
output MisoMonitorAdc1_i ;
wire MisoMonAdc1_c ;
wire FCCC_C0_0_GL1 ;
wire MisoMonitorAdc1_i ;
wire VCC ;
wire Temp2_1 ;
wire GND ;
wire Temp1_1 ;
// @31:48
  SLE O (
	.Q(MisoMonitorAdc1_i),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(Temp2_1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:48
  SLE Temp2 (
	.Q(Temp2_1),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(Temp1_1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:48
  SLE Temp1 (
	.Q(Temp1_1),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(MisoMonAdc1_c),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP3Ports_2 */

module SpiMasterDualPorts_work_main_architecture_main_0layer1 (
  ReadbackB_i,
  MonitorAdcSpiDataIn,
  un1_MosiA_i_0_sqmuxa_1_i_0_0,
  SpiRst,
  SpiXferComplete,
  SckMonAdcs_c,
  SpiRst_arst_i,
  MisoMonitorAdc1_i,
  FCCC_C0_0_GL1,
  MosiMonAdcs_c,
  N_1041_i_set,
  N_1041_i_i
)
;
output [7:0] ReadbackB_i ;
input [7:0] MonitorAdcSpiDataIn ;
output un1_MosiA_i_0_sqmuxa_1_i_0_0 ;
input SpiRst ;
output SpiXferComplete ;
output SckMonAdcs_c ;
input SpiRst_arst_i ;
input MisoMonitorAdc1_i ;
input FCCC_C0_0_GL1 ;
output MosiMonAdcs_c ;
input N_1041_i_set ;
output N_1041_i_i ;
wire un1_MosiA_i_0_sqmuxa_1_i_0_0 ;
wire SpiRst ;
wire SpiXferComplete ;
wire SckMonAdcs_c ;
wire SpiRst_arst_i ;
wire MisoMonitorAdc1_i ;
wire FCCC_C0_0_GL1 ;
wire MosiMonAdcs_c ;
wire N_1041_i_set ;
wire N_1041_i_i ;
wire [6:0] ClkDiv_Z;
wire [5:0] ClkDiv_s;
wire [7:7] ReadbackB_irs;
wire [6:6] ClkDiv_s_Z;
wire [7:0] DataToMosiA_i_Z;
wire [5:1] ClkDiv_cry_Z;
wire [5:1] ClkDiv_cry_Y_4;
wire [6:6] ClkDiv_s_FCO_3;
wire [6:6] ClkDiv_s_Y_3;
wire DataToMosiLatched_Z ;
wire DataToMosiLatched_i ;
wire un1_rst_2_Z ;
wire un1_rst_2_i ;
wire N_1041_i_Z ;
wire un1_rst_4_rs_Z ;
wire MosiMonAdcs_crs ;
wire VCC ;
wire un1_rst_4_i ;
wire N_1050 ;
wire GND ;
wire un1_rst_2_set_0 ;
wire un1_rst_7_rs_1 ;
wire un1_rst_7_i ;
wire DataFromMisoB_6_6 ;
wire ANB3 ;
wire N_69_i_i ;
wire SpiBitPos_1_sqmuxa ;
wire ANB2 ;
wire N_68_i_i ;
wire ANB1 ;
wire N_66_i_i ;
wire CO0 ;
wire N_31_i ;
wire N_1037_i ;
wire XferComplete_ice_1 ;
wire N_36 ;
wire DataFromMisoB_6_2 ;
wire DataFromMisoB_6_1 ;
wire DataFromMisoB_6_0 ;
wire N_14 ;
wire N_9 ;
wire DataFromMisoB_6_4 ;
wire ClkDiv_s_243_FCO ;
wire ClkDiv_s_243_S ;
wire ClkDiv_s_243_Y ;
wire MosiA_i_3_7_i_m2_2_wmux_3_FCO ;
wire MosiA_i_3_7_i_m2_2_wmux_3_S ;
wire N_1604 ;
wire MosiA_i_3_7_i_m2_2_0_y1 ;
wire MosiA_i_3_7_i_m2_2_0_y3 ;
wire MosiA_i_3_7_i_m2_2_co1_0 ;
wire MosiA_i_3_7_i_m2_2_wmux_2_S ;
wire MosiA_i_3_7_i_m2_2_y0_0 ;
wire MosiA_i_3_7_i_m2_2_co0_0 ;
wire MosiA_i_3_7_i_m2_2_wmux_1_S ;
wire MosiA_i_3_7_i_m2_2_0_co1 ;
wire MosiA_i_3_7_i_m2_2_wmux_0_S ;
wire MosiA_i_3_7_i_m2_2_0_y0 ;
wire MosiA_i_3_7_i_m2_2_0_co0 ;
wire MosiA_i_3_7_i_m2_2_0_wmux_S ;
wire N_1046 ;
wire un3_clkdivlto6_Z ;
wire un3_clkdivlto6_4_Z ;
wire N_1044 ;
wire N_1057 ;
wire N_1048 ;
wire N_28 ;
wire N_27 ;
wire N_26 ;
wire N_25 ;
wire N_24 ;
wire N_23 ;
wire N_22 ;
wire N_21 ;
wire N_9_0 ;
wire N_8 ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire N_4 ;
wire N_3 ;
wire N_2 ;
wire N_1 ;
  CFG1 \ClkDiv_RNO[0]  (
	.A(ClkDiv_Z[0]),
	.Y(ClkDiv_s[0])
);
defparam \ClkDiv_RNO[0] .INIT=2'h1;
  CFG1 DataToMosiLatched_RNISJG4 (
	.A(DataToMosiLatched_Z),
	.Y(DataToMosiLatched_i)
);
defparam DataToMosiLatched_RNISJG4.INIT=2'h1;
  CFG1 un1_rst_2_set_RNO (
	.A(un1_rst_2_Z),
	.Y(un1_rst_2_i)
);
defparam un1_rst_2_set_RNO.INIT=2'h1;
  CFG1 N_1041_i_i_0 (
	.A(N_1041_i_Z),
	.Y(N_1041_i_i)
);
defparam N_1041_i_i_0.INIT=2'h1;
  CFG3 MosiA_i_RNIGU8R (
	.A(N_1041_i_set),
	.B(un1_rst_4_rs_Z),
	.C(MosiMonAdcs_crs),
	.Y(MosiMonAdcs_c)
);
defparam MosiA_i_RNIGU8R.INIT=8'hF8;
// @42:96
  SLE MosiA_i (
	.Q(MosiMonAdcs_crs),
	.ADn(VCC),
	.ALn(un1_rst_4_i),
	.CLK(FCCC_C0_0_GL1),
	.D(N_1050),
	.EN(un1_MosiA_i_0_sqmuxa_1_i_0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE un1_rst_4_rs (
	.Q(un1_rst_4_rs_Z),
	.ADn(VCC),
	.ALn(un1_rst_4_i),
	.CLK(N_1041_i_Z),
	.D(VCC),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
  CFG3 un1_rst_2_set_RNIBOS5 (
	.A(un1_rst_2_set_0),
	.B(ReadbackB_irs[7]),
	.C(un1_rst_7_rs_1),
	.Y(ReadbackB_i[7])
);
defparam un1_rst_2_set_RNIBOS5.INIT=8'hEC;
// @42:96
  SLE \DataFromMisoB_1[7]  (
	.Q(ReadbackB_irs[7]),
	.ADn(VCC),
	.ALn(un1_rst_7_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MisoMonitorAdc1_i),
	.EN(DataFromMisoB_6_6),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE un1_rst_2_set (
	.Q(un1_rst_2_set_0),
	.ADn(GND),
	.ALn(un1_rst_2_i),
	.CLK(FCCC_C0_0_GL1),
	.D(GND),
	.EN(DataFromMisoB_6_6),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE un1_rst_7_rs (
	.Q(un1_rst_7_rs_1),
	.ADn(VCC),
	.ALn(un1_rst_7_i),
	.CLK(un1_rst_2_Z),
	.D(VCC),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @42:96
  SLE \ClkDiv[6]  (
	.Q(ClkDiv_Z[6]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDiv_s_Z[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:96
  SLE \ClkDiv[5]  (
	.Q(ClkDiv_Z[5]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDiv_s[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:96
  SLE \ClkDiv[4]  (
	.Q(ClkDiv_Z[4]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDiv_s[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:96
  SLE \ClkDiv[3]  (
	.Q(ClkDiv_Z[3]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDiv_s[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:96
  SLE \ClkDiv[2]  (
	.Q(ClkDiv_Z[2]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDiv_s[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:96
  SLE \ClkDiv[1]  (
	.Q(ClkDiv_Z[1]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDiv_s[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:96
  SLE \ClkDiv[0]  (
	.Q(ClkDiv_Z[0]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDiv_s[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:96
  SLE DataToMosiLatched (
	.Q(DataToMosiLatched_Z),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(VCC),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:96
  SLE \SpiBitPos[3]  (
	.Q(ANB3),
	.ADn(GND),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(N_69_i_i),
	.EN(SpiBitPos_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:96
  SLE \SpiBitPos[2]  (
	.Q(ANB2),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(N_68_i_i),
	.EN(SpiBitPos_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:96
  SLE \SpiBitPos[1]  (
	.Q(ANB1),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(N_66_i_i),
	.EN(SpiBitPos_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:96
  SLE \SpiBitPos[0]  (
	.Q(CO0),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(N_31_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:96
  SLE Sck_i (
	.Q(SckMonAdcs_c),
	.ADn(GND),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(N_1037_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:96
  SLE XferComplete_i (
	.Q(SpiXferComplete),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(VCC),
	.EN(XferComplete_ice_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:96
  SLE \DataToMosiA_i[5]  (
	.Q(DataToMosiA_i_Z[5]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MonitorAdcSpiDataIn[5]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:96
  SLE \DataToMosiA_i[4]  (
	.Q(DataToMosiA_i_Z[4]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MonitorAdcSpiDataIn[4]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:96
  SLE \DataToMosiA_i[3]  (
	.Q(DataToMosiA_i_Z[3]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MonitorAdcSpiDataIn[3]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:96
  SLE \DataToMosiA_i[2]  (
	.Q(DataToMosiA_i_Z[2]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MonitorAdcSpiDataIn[2]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:96
  SLE \DataToMosiA_i[1]  (
	.Q(DataToMosiA_i_Z[1]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MonitorAdcSpiDataIn[1]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:96
  SLE \DataToMosiA_i[0]  (
	.Q(DataToMosiA_i_Z[0]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MonitorAdcSpiDataIn[0]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:96
  SLE \DataFromMisoB_1[4]  (
	.Q(ReadbackB_i[4]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MisoMonitorAdc1_i),
	.EN(N_36),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:96
  SLE \DataFromMisoB_1[3]  (
	.Q(ReadbackB_i[3]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MisoMonitorAdc1_i),
	.EN(DataFromMisoB_6_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:96
  SLE \DataFromMisoB_1[2]  (
	.Q(ReadbackB_i[2]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MisoMonitorAdc1_i),
	.EN(DataFromMisoB_6_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:96
  SLE \DataFromMisoB_1[1]  (
	.Q(ReadbackB_i[1]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MisoMonitorAdc1_i),
	.EN(DataFromMisoB_6_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:96
  SLE \DataFromMisoB_1[0]  (
	.Q(ReadbackB_i[0]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MisoMonitorAdc1_i),
	.EN(N_14),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:96
  SLE \DataToMosiA_i[7]  (
	.Q(DataToMosiA_i_Z[7]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MonitorAdcSpiDataIn[7]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:96
  SLE \DataToMosiA_i[6]  (
	.Q(DataToMosiA_i_Z[6]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MonitorAdcSpiDataIn[6]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:96
  SLE \DataFromMisoB_1[6]  (
	.Q(ReadbackB_i[6]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MisoMonitorAdc1_i),
	.EN(N_9),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:96
  SLE \DataFromMisoB_1[5]  (
	.Q(ReadbackB_i[5]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MisoMonitorAdc1_i),
	.EN(DataFromMisoB_6_4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:96
  ARI1 ClkDiv_s_243 (
	.FCO(ClkDiv_s_243_FCO),
	.S(ClkDiv_s_243_S),
	.Y(ClkDiv_s_243_Y),
	.B(ClkDiv_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam ClkDiv_s_243.INIT=20'h4AA00;
// @42:96
  ARI1 \ClkDiv_cry[1]  (
	.FCO(ClkDiv_cry_Z[1]),
	.S(ClkDiv_s[1]),
	.Y(ClkDiv_cry_Y_4[1]),
	.B(ClkDiv_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_s_243_FCO)
);
defparam \ClkDiv_cry[1] .INIT=20'h4AA00;
// @42:96
  ARI1 \ClkDiv_cry[2]  (
	.FCO(ClkDiv_cry_Z[2]),
	.S(ClkDiv_s[2]),
	.Y(ClkDiv_cry_Y_4[2]),
	.B(ClkDiv_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[1])
);
defparam \ClkDiv_cry[2] .INIT=20'h4AA00;
// @42:96
  ARI1 \ClkDiv_cry[3]  (
	.FCO(ClkDiv_cry_Z[3]),
	.S(ClkDiv_s[3]),
	.Y(ClkDiv_cry_Y_4[3]),
	.B(ClkDiv_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[2])
);
defparam \ClkDiv_cry[3] .INIT=20'h4AA00;
// @42:96
  ARI1 \ClkDiv_cry[4]  (
	.FCO(ClkDiv_cry_Z[4]),
	.S(ClkDiv_s[4]),
	.Y(ClkDiv_cry_Y_4[4]),
	.B(ClkDiv_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[3])
);
defparam \ClkDiv_cry[4] .INIT=20'h4AA00;
// @42:96
  ARI1 \ClkDiv_s[6]  (
	.FCO(ClkDiv_s_FCO_3[6]),
	.S(ClkDiv_s_Z[6]),
	.Y(ClkDiv_s_Y_3[6]),
	.B(ClkDiv_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[5])
);
defparam \ClkDiv_s[6] .INIT=20'h4AA00;
// @42:96
  ARI1 \ClkDiv_cry[5]  (
	.FCO(ClkDiv_cry_Z[5]),
	.S(ClkDiv_s[5]),
	.Y(ClkDiv_cry_Y_4[5]),
	.B(ClkDiv_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[4])
);
defparam \ClkDiv_cry[5] .INIT=20'h4AA00;
  ARI1 MosiA_i_3_7_i_m2_2_wmux_3 (
	.FCO(MosiA_i_3_7_i_m2_2_wmux_3_FCO),
	.S(MosiA_i_3_7_i_m2_2_wmux_3_S),
	.Y(N_1604),
	.B(MosiA_i_3_7_i_m2_2_0_y1),
	.C(CO0),
	.D(VCC),
	.A(MosiA_i_3_7_i_m2_2_0_y3),
	.FCI(MosiA_i_3_7_i_m2_2_co1_0)
);
defparam MosiA_i_3_7_i_m2_2_wmux_3.INIT=20'h0EC2C;
  ARI1 MosiA_i_3_7_i_m2_2_wmux_2 (
	.FCO(MosiA_i_3_7_i_m2_2_co1_0),
	.S(MosiA_i_3_7_i_m2_2_wmux_2_S),
	.Y(MosiA_i_3_7_i_m2_2_0_y3),
	.B(ANB2),
	.C(DataToMosiA_i_Z[4]),
	.D(DataToMosiA_i_Z[6]),
	.A(MosiA_i_3_7_i_m2_2_y0_0),
	.FCI(MosiA_i_3_7_i_m2_2_co0_0)
);
defparam MosiA_i_3_7_i_m2_2_wmux_2.INIT=20'h0F588;
  ARI1 MosiA_i_3_7_i_m2_2_wmux_1 (
	.FCO(MosiA_i_3_7_i_m2_2_co0_0),
	.S(MosiA_i_3_7_i_m2_2_wmux_1_S),
	.Y(MosiA_i_3_7_i_m2_2_y0_0),
	.B(ANB2),
	.C(DataToMosiA_i_Z[0]),
	.D(DataToMosiA_i_Z[2]),
	.A(ANB1),
	.FCI(MosiA_i_3_7_i_m2_2_0_co1)
);
defparam MosiA_i_3_7_i_m2_2_wmux_1.INIT=20'h0FA44;
  ARI1 MosiA_i_3_7_i_m2_2_wmux_0 (
	.FCO(MosiA_i_3_7_i_m2_2_0_co1),
	.S(MosiA_i_3_7_i_m2_2_wmux_0_S),
	.Y(MosiA_i_3_7_i_m2_2_0_y1),
	.B(ANB2),
	.C(DataToMosiA_i_Z[3]),
	.D(DataToMosiA_i_Z[5]),
	.A(MosiA_i_3_7_i_m2_2_0_y0),
	.FCI(MosiA_i_3_7_i_m2_2_0_co0)
);
defparam MosiA_i_3_7_i_m2_2_wmux_0.INIT=20'h0F588;
  ARI1 MosiA_i_3_7_i_m2_2_0_wmux (
	.FCO(MosiA_i_3_7_i_m2_2_0_co0),
	.S(MosiA_i_3_7_i_m2_2_0_wmux_S),
	.Y(MosiA_i_3_7_i_m2_2_0_y0),
	.B(ANB2),
	.C(DataToMosiA_i_Z[7]),
	.D(DataToMosiA_i_Z[1]),
	.A(ANB1),
	.FCI(VCC)
);
defparam MosiA_i_3_7_i_m2_2_0_wmux.INIT=20'h0FA44;
// @42:144
  CFG4 SpiBitPos_1_sqmuxa_0_a2 (
	.A(N_1046),
	.B(un3_clkdivlto6_Z),
	.C(SpiXferComplete),
	.D(SckMonAdcs_c),
	.Y(SpiBitPos_1_sqmuxa)
);
defparam SpiBitPos_1_sqmuxa_0_a2.INIT=16'h0002;
// @42:144
  CFG4 SpiBitPos_1_sqmuxa_0_o2 (
	.A(CO0),
	.B(ANB2),
	.C(ANB3),
	.D(ANB1),
	.Y(N_1046)
);
defparam SpiBitPos_1_sqmuxa_0_o2.INIT=16'hFFFE;
// @42:96
  CFG2 un1_rst_4_0_a2 (
	.A(MonitorAdcSpiDataIn[7]),
	.B(SpiRst),
	.Y(un1_rst_4_i)
);
defparam un1_rst_4_0_a2.INIT=4'hB;
// @42:96
  CFG2 un1_rst_7 (
	.A(MisoMonitorAdc1_i),
	.B(SpiRst),
	.Y(un1_rst_7_i)
);
defparam un1_rst_7.INIT=4'hB;
// @42:96
  CFG2 un1_rst_2 (
	.A(MisoMonitorAdc1_i),
	.B(SpiRst),
	.Y(un1_rst_2_Z)
);
defparam un1_rst_2.INIT=4'h8;
// @42:127
  CFG4 un3_clkdivlto6_4 (
	.A(ClkDiv_Z[6]),
	.B(ClkDiv_Z[2]),
	.C(ClkDiv_Z[1]),
	.D(ClkDiv_Z[0]),
	.Y(un3_clkdivlto6_4_Z)
);
defparam un3_clkdivlto6_4.INIT=16'h7FFF;
// @42:127
  CFG3 DataFromMisoB_6_6_0_o4 (
	.A(ANB2),
	.B(CO0),
	.C(ANB1),
	.Y(N_1044)
);
defparam DataFromMisoB_6_6_0_o4.INIT=8'hFE;
// @42:96
  CFG2 \SpiBitPos_RNO[1]  (
	.A(ANB1),
	.B(CO0),
	.Y(N_66_i_i)
);
defparam \SpiBitPos_RNO[1] .INIT=4'h9;
// @50:122
  CFG2 N_1041_i (
	.A(MonitorAdcSpiDataIn[7]),
	.B(SpiRst),
	.Y(N_1041_i_Z)
);
defparam N_1041_i.INIT=4'h8;
// @42:127
  CFG4 un3_clkdivlto6 (
	.A(ClkDiv_Z[3]),
	.B(un3_clkdivlto6_4_Z),
	.C(ClkDiv_Z[5]),
	.D(ClkDiv_Z[4]),
	.Y(un3_clkdivlto6_Z)
);
defparam un3_clkdivlto6.INIT=16'hDFFF;
// @42:96
  CFG3 \SpiBitPos_RNO[2]  (
	.A(ANB2),
	.B(CO0),
	.C(ANB1),
	.Y(N_68_i_i)
);
defparam \SpiBitPos_RNO[2] .INIT=8'hA9;
// @42:96
  CFG2 \SpiBitPos_RNO[3]  (
	.A(N_1044),
	.B(ANB3),
	.Y(N_69_i_i)
);
defparam \SpiBitPos_RNO[3] .INIT=4'h9;
// @42:127
  CFG3 MosiA_i_7_i_m2 (
	.A(un3_clkdivlto6_Z),
	.B(MonitorAdcSpiDataIn[7]),
	.C(N_1604),
	.Y(N_1050)
);
defparam MosiA_i_7_i_m2.INIT=8'hD8;
// @42:96
  CFG3 XferComplete_ice (
	.A(un3_clkdivlto6_Z),
	.B(SckMonAdcs_c),
	.C(N_1046),
	.Y(XferComplete_ice_1)
);
defparam XferComplete_ice.INIT=8'h04;
// @42:96
  CFG4 Sck_i_0_i_a2 (
	.A(SpiXferComplete),
	.B(SckMonAdcs_c),
	.C(N_1046),
	.D(un3_clkdivlto6_Z),
	.Y(N_1057)
);
defparam Sck_i_0_i_a2.INIT=16'h0040;
// @42:96
  CFG3 \SpiBitPos_0_i_o2[0]  (
	.A(SckMonAdcs_c),
	.B(un3_clkdivlto6_Z),
	.C(SpiXferComplete),
	.Y(N_1048)
);
defparam \SpiBitPos_0_i_o2[0] .INIT=8'hFE;
// @42:127
  CFG4 DataFromMisoB_6_2_0_a2 (
	.A(CO0),
	.B(ANB1),
	.C(ANB2),
	.D(N_1048),
	.Y(DataFromMisoB_6_2)
);
defparam DataFromMisoB_6_2_0_a2.INIT=16'h0010;
// @43:296
  CFG4 \un1_MosiA_i_0_sqmuxa_1_i_0[0]  (
	.A(un3_clkdivlto6_Z),
	.B(N_1057),
	.C(ANB3),
	.D(N_1044),
	.Y(un1_MosiA_i_0_sqmuxa_1_i_0_0)
);
defparam \un1_MosiA_i_0_sqmuxa_1_i_0[0] .INIT=16'hCCEC;
// @42:127
  CFG2 DataFromMisoB_6_6_0_a2 (
	.A(N_1048),
	.B(N_1044),
	.Y(DataFromMisoB_6_6)
);
defparam DataFromMisoB_6_6_0_a2.INIT=4'h1;
// @42:127
  CFG4 DataFromMisoB_6_4_0_a2 (
	.A(CO0),
	.B(ANB1),
	.C(ANB2),
	.D(N_1048),
	.Y(DataFromMisoB_6_4)
);
defparam DataFromMisoB_6_4_0_a2.INIT=16'h0040;
// @42:127
  CFG4 DataFromMisoB_6_0_0_a2 (
	.A(CO0),
	.B(ANB1),
	.C(ANB2),
	.D(N_1048),
	.Y(DataFromMisoB_6_0)
);
defparam DataFromMisoB_6_0_0_a2.INIT=16'h0004;
// @42:127
  CFG4 DataFromMisoB_6_7_a2 (
	.A(CO0),
	.B(ANB1),
	.C(ANB2),
	.D(N_1048),
	.Y(N_14)
);
defparam DataFromMisoB_6_7_a2.INIT=16'h0002;
// @42:127
  CFG4 DataFromMisoB_6_1_1_a2 (
	.A(CO0),
	.B(ANB1),
	.C(ANB2),
	.D(N_1048),
	.Y(DataFromMisoB_6_1)
);
defparam DataFromMisoB_6_1_1_a2.INIT=16'h0008;
// @42:127
  CFG4 DataFromMisoB_6_3_0_a2 (
	.A(CO0),
	.B(ANB1),
	.C(ANB2),
	.D(N_1048),
	.Y(N_36)
);
defparam DataFromMisoB_6_3_0_a2.INIT=16'h0020;
// @42:127
  CFG4 DataFromMisoB_6_5_0_a2 (
	.A(CO0),
	.B(ANB1),
	.C(ANB2),
	.D(N_1048),
	.Y(N_9)
);
defparam DataFromMisoB_6_5_0_a2.INIT=16'h0080;
// @42:96
  CFG4 Sck_i_RNO (
	.A(SpiXferComplete),
	.B(SckMonAdcs_c),
	.C(N_1046),
	.D(un3_clkdivlto6_Z),
	.Y(N_1037_i)
);
defparam Sck_i_RNO.INIT=16'hCC9C;
// @42:96
  CFG3 \SpiBitPos_RNO[0]  (
	.A(N_1048),
	.B(CO0),
	.C(N_1046),
	.Y(N_31_i)
);
defparam \SpiBitPos_RNO[0] .INIT=8'h90;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* SpiMasterDualPorts_work_main_architecture_main_0layer1 */

module SpiDeviceDualPorts_work_main_architecture_main_0layer1 (
  un1_MosiA_i_0_sqmuxa_1_i_0_0,
  MonitorAdcSpiDataIn,
  MonitorAdcSpiDataOut1,
  N_1041_i_i,
  N_1041_i_set,
  MosiMonAdcs_c,
  MisoMonitorAdc1_i,
  SckMonAdcs_c,
  MonitorAdcReset_i,
  MonitorAdcSpiXferDone,
  MonitorAdcSpiXferStart,
  FCCC_C0_0_GL1,
  MonitorAdcReset_i_arst_i
)
;
output un1_MosiA_i_0_sqmuxa_1_i_0_0 ;
input [7:0] MonitorAdcSpiDataIn ;
output [7:0] MonitorAdcSpiDataOut1 ;
output N_1041_i_i ;
input N_1041_i_set ;
output MosiMonAdcs_c ;
input MisoMonitorAdc1_i ;
output SckMonAdcs_c ;
input MonitorAdcReset_i ;
output MonitorAdcSpiXferDone ;
input MonitorAdcSpiXferStart ;
input FCCC_C0_0_GL1 ;
input MonitorAdcReset_i_arst_i ;
wire un1_MosiA_i_0_sqmuxa_1_i_0_0 ;
wire N_1041_i_i ;
wire N_1041_i_set ;
wire MosiMonAdcs_c ;
wire MisoMonitorAdc1_i ;
wire SckMonAdcs_c ;
wire MonitorAdcReset_i ;
wire MonitorAdcSpiXferDone ;
wire MonitorAdcSpiXferStart ;
wire FCCC_C0_0_GL1 ;
wire MonitorAdcReset_i_arst_i ;
wire [0:0] un1_spirst2_i_0_Z;
wire [7:0] ReadbackB_i;
wire SpiRst_rep_Z ;
wire GND ;
wire N_1068 ;
wire VCC ;
wire SpiRst_arst ;
wire SpiRst_arst_i ;
wire LastTransfer_Z ;
wire LastSpiXferComplete_Z ;
wire SpiXferComplete ;
wire N_1038_i ;
wire SpiRst_Z ;
wire N_26_i ;
wire N_8 ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire N_4 ;
wire N_3 ;
wire N_2 ;
wire N_1 ;
// @50:155
  SLE SpiRst_rep (
	.Q(SpiRst_rep_Z),
	.ADn(GND),
	.ALn(MonitorAdcReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(N_1068),
	.EN(un1_spirst2_i_0_Z[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  CLKINT SpiRst_rep_RNI3OLC (
	.Y(SpiRst_arst),
	.A(SpiRst_rep_Z)
);
  CFG1 SpiRst_rep_RNI3OLC_0 (
	.A(SpiRst_arst),
	.Y(SpiRst_arst_i)
);
defparam SpiRst_rep_RNI3OLC_0.INIT=2'h1;
// @50:155
  SLE LastTransfer (
	.Q(LastTransfer_Z),
	.ADn(VCC),
	.ALn(MonitorAdcReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MonitorAdcSpiXferStart),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @50:155
  SLE LastSpiXferComplete (
	.Q(LastSpiXferComplete_Z),
	.ADn(VCC),
	.ALn(MonitorAdcReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(SpiXferComplete),
	.EN(N_1038_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @50:155
  SLE TransferActuallyComplete (
	.Q(MonitorAdcSpiXferDone),
	.ADn(VCC),
	.ALn(MonitorAdcReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(N_1068),
	.EN(un1_spirst2_i_0_Z[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @50:155
  SLE SpiRst (
	.Q(SpiRst_Z),
	.ADn(GND),
	.ALn(MonitorAdcReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(N_1068),
	.EN(un1_spirst2_i_0_Z[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @50:155
  SLE \ReadbackB[6]  (
	.Q(MonitorAdcSpiDataOut1[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(ReadbackB_i[6]),
	.EN(N_26_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @50:155
  SLE \ReadbackB[5]  (
	.Q(MonitorAdcSpiDataOut1[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(ReadbackB_i[5]),
	.EN(N_26_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @50:155
  SLE \ReadbackB[4]  (
	.Q(MonitorAdcSpiDataOut1[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(ReadbackB_i[4]),
	.EN(N_26_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @50:155
  SLE \ReadbackB[3]  (
	.Q(MonitorAdcSpiDataOut1[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(ReadbackB_i[3]),
	.EN(N_26_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @50:155
  SLE \ReadbackB[2]  (
	.Q(MonitorAdcSpiDataOut1[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(ReadbackB_i[2]),
	.EN(N_26_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @50:155
  SLE \ReadbackB[1]  (
	.Q(MonitorAdcSpiDataOut1[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(ReadbackB_i[1]),
	.EN(N_26_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @50:155
  SLE \ReadbackB[0]  (
	.Q(MonitorAdcSpiDataOut1[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(ReadbackB_i[0]),
	.EN(N_26_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @50:155
  SLE \ReadbackB[7]  (
	.Q(MonitorAdcSpiDataOut1[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(ReadbackB_i[7]),
	.EN(N_26_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @50:188
  CFG2 LastTransfer_RNIHK3E (
	.A(MonitorAdcSpiXferStart),
	.B(LastTransfer_Z),
	.Y(N_1068)
);
defparam LastTransfer_RNIHK3E.INIT=4'h9;
// @42:96
  CFG4 \un1_spirst2_i_0[0]  (
	.A(MonitorAdcSpiXferStart),
	.B(SpiXferComplete),
	.C(LastTransfer_Z),
	.D(LastSpiXferComplete_Z),
	.Y(un1_spirst2_i_0_Z[0])
);
defparam \un1_spirst2_i_0[0] .INIT=16'h0A8E;
// @50:155
  CFG3 LastSpiXferComplete_RNO (
	.A(SpiXferComplete),
	.B(N_1068),
	.C(LastSpiXferComplete_Z),
	.Y(N_1038_i)
);
defparam LastSpiXferComplete_RNO.INIT=8'h48;
// @50:155
  CFG4 LastSpiXferComplete_RNIS4AC1 (
	.A(SpiXferComplete),
	.B(LastSpiXferComplete_Z),
	.C(MonitorAdcReset_i),
	.D(N_1068),
	.Y(N_26_i)
);
defparam LastSpiXferComplete_RNIS4AC1.INIT=16'h0200;
// @50:122
  SpiMasterDualPorts_work_main_architecture_main_0layer1 Spi (
	.ReadbackB_i(ReadbackB_i[7:0]),
	.MonitorAdcSpiDataIn(MonitorAdcSpiDataIn[7:0]),
	.un1_MosiA_i_0_sqmuxa_1_i_0_0(un1_MosiA_i_0_sqmuxa_1_i_0_0),
	.SpiRst(SpiRst_Z),
	.SpiXferComplete(SpiXferComplete),
	.SckMonAdcs_c(SckMonAdcs_c),
	.SpiRst_arst_i(SpiRst_arst_i),
	.MisoMonitorAdc1_i(MisoMonitorAdc1_i),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1),
	.MosiMonAdcs_c(MosiMonAdcs_c),
	.N_1041_i_set(N_1041_i_set),
	.N_1041_i_i(N_1041_i_i)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* SpiDeviceDualPorts_work_main_architecture_main_0layer1 */

module VariableClockDividerPorts_work_main_architecture_main_0layer1_4 (
  Uart0ClkDivider,
  FCCC_C0_0_GL1,
  shot_i_arst_i,
  UartClk0
)
;
input [7:0] Uart0ClkDivider ;
input FCCC_C0_0_GL1 ;
input shot_i_arst_i ;
output UartClk0 ;
wire FCCC_C0_0_GL1 ;
wire shot_i_arst_i ;
wire UartClk0 ;
wire [6:0] ClkDiv_Z;
wire [6:6] ClkDiv_s_Z;
wire [5:0] ClkDiv_s;
wire [5:0] ClkDiv_cry_Z;
wire [0:0] ClkDiv_cry_Y_2;
wire [5:1] ClkDiv_cry_Y_3;
wire [6:6] ClkDiv_s_FCO_2;
wire [6:6] ClkDiv_s_Y_2;
wire clko_i_0 ;
wire VCC ;
wire GND ;
wire N_815_i ;
wire clkdiv16_cry_0 ;
wire clkdiv16_cry_0_S_0 ;
wire clkdiv16_cry_0_Y_0 ;
wire clkdiv16_cry_1 ;
wire clkdiv16_cry_1_S_0 ;
wire clkdiv16_cry_1_Y_0 ;
wire clkdiv16_cry_2 ;
wire clkdiv16_cry_2_S_0 ;
wire clkdiv16_cry_2_Y_0 ;
wire clkdiv16_cry_3 ;
wire clkdiv16_cry_3_S_0 ;
wire clkdiv16_cry_3_Y_0 ;
wire clkdiv16_cry_4 ;
wire clkdiv16_cry_4_S_0 ;
wire clkdiv16_cry_4_Y_0 ;
wire clkdiv16_cry_5 ;
wire clkdiv16_cry_5_S_0 ;
wire clkdiv16_cry_5_Y_0 ;
wire clkdiv16_cry_6 ;
wire clkdiv16_cry_6_S_0 ;
wire clkdiv16_cry_6_Y_0 ;
wire ClkDiv_lcry ;
wire clkdiv16_cry_7_S_0 ;
wire clkdiv16_cry_7_Y_0 ;
wire ClkDiv_s_220_FCO ;
wire ClkDiv_s_220_S ;
wire ClkDiv_s_220_Y ;
  CLKINT clko_i_inferred_clock_RNIKQ1F (
	.Y(UartClk0),
	.A(clko_i_0)
);
// @32:57
  SLE \ClkDiv[6]  (
	.Q(ClkDiv_Z[6]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDiv_s_Z[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:57
  SLE \ClkDiv[5]  (
	.Q(ClkDiv_Z[5]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDiv_s[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:57
  SLE \ClkDiv[4]  (
	.Q(ClkDiv_Z[4]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDiv_s[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:57
  SLE \ClkDiv[3]  (
	.Q(ClkDiv_Z[3]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDiv_s[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:57
  SLE \ClkDiv[2]  (
	.Q(ClkDiv_Z[2]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDiv_s[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:57
  SLE \ClkDiv[1]  (
	.Q(ClkDiv_Z[1]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDiv_s[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:57
  SLE \ClkDiv[0]  (
	.Q(ClkDiv_Z[0]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDiv_s[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:57
  SLE clko_i (
	.Q(clko_i_0),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(N_815_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @25:283
  ARI1 \op_lt.op_lt.clkdiv16_cry_0  (
	.FCO(clkdiv16_cry_0),
	.S(clkdiv16_cry_0_S_0),
	.Y(clkdiv16_cry_0_Y_0),
	.B(ClkDiv_Z[0]),
	.C(GND),
	.D(GND),
	.A(Uart0ClkDivider[0]),
	.FCI(GND)
);
defparam \op_lt.op_lt.clkdiv16_cry_0 .INIT=20'h5AA55;
// @25:283
  ARI1 \op_lt.op_lt.clkdiv16_cry_1  (
	.FCO(clkdiv16_cry_1),
	.S(clkdiv16_cry_1_S_0),
	.Y(clkdiv16_cry_1_Y_0),
	.B(ClkDiv_Z[1]),
	.C(GND),
	.D(GND),
	.A(Uart0ClkDivider[1]),
	.FCI(clkdiv16_cry_0)
);
defparam \op_lt.op_lt.clkdiv16_cry_1 .INIT=20'h5AA55;
// @25:283
  ARI1 \op_lt.op_lt.clkdiv16_cry_2  (
	.FCO(clkdiv16_cry_2),
	.S(clkdiv16_cry_2_S_0),
	.Y(clkdiv16_cry_2_Y_0),
	.B(ClkDiv_Z[2]),
	.C(GND),
	.D(GND),
	.A(Uart0ClkDivider[2]),
	.FCI(clkdiv16_cry_1)
);
defparam \op_lt.op_lt.clkdiv16_cry_2 .INIT=20'h5AA55;
// @25:283
  ARI1 \op_lt.op_lt.clkdiv16_cry_3  (
	.FCO(clkdiv16_cry_3),
	.S(clkdiv16_cry_3_S_0),
	.Y(clkdiv16_cry_3_Y_0),
	.B(ClkDiv_Z[3]),
	.C(GND),
	.D(GND),
	.A(Uart0ClkDivider[3]),
	.FCI(clkdiv16_cry_2)
);
defparam \op_lt.op_lt.clkdiv16_cry_3 .INIT=20'h5AA55;
// @25:283
  ARI1 \op_lt.op_lt.clkdiv16_cry_4  (
	.FCO(clkdiv16_cry_4),
	.S(clkdiv16_cry_4_S_0),
	.Y(clkdiv16_cry_4_Y_0),
	.B(ClkDiv_Z[4]),
	.C(GND),
	.D(GND),
	.A(Uart0ClkDivider[4]),
	.FCI(clkdiv16_cry_3)
);
defparam \op_lt.op_lt.clkdiv16_cry_4 .INIT=20'h5AA55;
// @25:283
  ARI1 \op_lt.op_lt.clkdiv16_cry_5  (
	.FCO(clkdiv16_cry_5),
	.S(clkdiv16_cry_5_S_0),
	.Y(clkdiv16_cry_5_Y_0),
	.B(ClkDiv_Z[5]),
	.C(GND),
	.D(GND),
	.A(Uart0ClkDivider[5]),
	.FCI(clkdiv16_cry_4)
);
defparam \op_lt.op_lt.clkdiv16_cry_5 .INIT=20'h5AA55;
// @25:283
  ARI1 \op_lt.op_lt.clkdiv16_cry_6  (
	.FCO(clkdiv16_cry_6),
	.S(clkdiv16_cry_6_S_0),
	.Y(clkdiv16_cry_6_Y_0),
	.B(ClkDiv_Z[6]),
	.C(GND),
	.D(GND),
	.A(Uart0ClkDivider[6]),
	.FCI(clkdiv16_cry_5)
);
defparam \op_lt.op_lt.clkdiv16_cry_6 .INIT=20'h5AA55;
// @25:283
  ARI1 \op_lt.op_lt.clkdiv16_cry_7  (
	.FCO(ClkDiv_lcry),
	.S(clkdiv16_cry_7_S_0),
	.Y(clkdiv16_cry_7_Y_0),
	.B(Uart0ClkDivider[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(clkdiv16_cry_6)
);
defparam \op_lt.op_lt.clkdiv16_cry_7 .INIT=20'h65500;
// @32:57
  ARI1 ClkDiv_s_220 (
	.FCO(ClkDiv_s_220_FCO),
	.S(ClkDiv_s_220_S),
	.Y(ClkDiv_s_220_Y),
	.B(ClkDiv_lcry),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam ClkDiv_s_220.INIT=20'h4AA00;
// @32:57
  ARI1 \ClkDiv_cry[0]  (
	.FCO(ClkDiv_cry_Z[0]),
	.S(ClkDiv_s[0]),
	.Y(ClkDiv_cry_Y_2[0]),
	.B(ClkDiv_Z[0]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_s_220_FCO)
);
defparam \ClkDiv_cry[0] .INIT=20'h48800;
// @32:57
  ARI1 \ClkDiv_cry[1]  (
	.FCO(ClkDiv_cry_Z[1]),
	.S(ClkDiv_s[1]),
	.Y(ClkDiv_cry_Y_3[1]),
	.B(ClkDiv_Z[1]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[0])
);
defparam \ClkDiv_cry[1] .INIT=20'h48800;
// @32:57
  ARI1 \ClkDiv_cry[2]  (
	.FCO(ClkDiv_cry_Z[2]),
	.S(ClkDiv_s[2]),
	.Y(ClkDiv_cry_Y_3[2]),
	.B(ClkDiv_Z[2]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[1])
);
defparam \ClkDiv_cry[2] .INIT=20'h48800;
// @32:57
  ARI1 \ClkDiv_cry[3]  (
	.FCO(ClkDiv_cry_Z[3]),
	.S(ClkDiv_s[3]),
	.Y(ClkDiv_cry_Y_3[3]),
	.B(ClkDiv_Z[3]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[2])
);
defparam \ClkDiv_cry[3] .INIT=20'h48800;
// @32:57
  ARI1 \ClkDiv_cry[4]  (
	.FCO(ClkDiv_cry_Z[4]),
	.S(ClkDiv_s[4]),
	.Y(ClkDiv_cry_Y_3[4]),
	.B(ClkDiv_Z[4]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[3])
);
defparam \ClkDiv_cry[4] .INIT=20'h48800;
// @32:57
  ARI1 \ClkDiv_s[6]  (
	.FCO(ClkDiv_s_FCO_2[6]),
	.S(ClkDiv_s_Z[6]),
	.Y(ClkDiv_s_Y_2[6]),
	.B(ClkDiv_Z[6]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[5])
);
defparam \ClkDiv_s[6] .INIT=20'h48800;
// @32:57
  ARI1 \ClkDiv_cry[5]  (
	.FCO(ClkDiv_cry_Z[5]),
	.S(ClkDiv_s[5]),
	.Y(ClkDiv_cry_Y_3[5]),
	.B(ClkDiv_Z[5]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[4])
);
defparam \ClkDiv_cry[5] .INIT=20'h48800;
// @32:57
  CFG2 clko_i_RNO (
	.A(ClkDiv_lcry),
	.B(clko_i_0),
	.Y(N_815_i)
);
defparam clko_i_RNO.INIT=4'h9;
//@51:1772
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* VariableClockDividerPorts_work_main_architecture_main_0layer1_4 */

module ClockDividerPorts_work_main_architecture_main_0layer1_4 (
  SUM_3_0_d0,
  ClkDiv,
  SUM_3_0_0,
  UartClk0,
  shot_i_arst_i,
  CO0_3,
  UartTxClk0
)
;
input SUM_3_0_d0 ;
output [2:1] ClkDiv ;
input SUM_3_0_0 ;
input UartClk0 ;
input shot_i_arst_i ;
output CO0_3 ;
output UartTxClk0 ;
wire SUM_3_0_d0 ;
wire SUM_3_0_0 ;
wire UartClk0 ;
wire shot_i_arst_i ;
wire CO0_3 ;
wire UartTxClk0 ;
wire div_i_0 ;
wire CO0_3_i ;
wire VCC ;
wire N_814_i ;
wire GND ;
  CLKINT div_i_inferred_clock_RNIQ2FB (
	.Y(UartTxClk0),
	.A(div_i_0)
);
  CFG1 \ClkDiv_RNO[0]  (
	.A(CO0_3),
	.Y(CO0_3_i)
);
defparam \ClkDiv_RNO[0] .INIT=2'h1;
// @40:55
  SLE div_i (
	.Q(div_i_0),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(UartClk0),
	.D(N_814_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:55
  SLE \ClkDiv_Z[2]  (
	.Q(ClkDiv[2]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(UartClk0),
	.D(SUM_3_0_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:55
  SLE \ClkDiv_Z[1]  (
	.Q(ClkDiv[1]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(UartClk0),
	.D(SUM_3_0_d0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:55
  SLE \ClkDiv[0]  (
	.Q(CO0_3),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(UartClk0),
	.D(CO0_3_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:55
  CFG4 div_i_RNO (
	.A(CO0_3),
	.B(div_i_0),
	.C(ClkDiv[2]),
	.D(ClkDiv[1]),
	.Y(N_814_i)
);
defparam div_i_RNO.INIT=16'h6CCC;
//@51:1787
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* ClockDividerPorts_work_main_architecture_main_0layer1_4 */

module IBufP3Ports_8 (
  Rxd0_c,
  FCCC_C0_0_GL1,
  Rxd0_i
)
;
input Rxd0_c ;
input FCCC_C0_0_GL1 ;
output Rxd0_i ;
wire Rxd0_c ;
wire FCCC_C0_0_GL1 ;
wire Rxd0_i ;
wire VCC ;
wire Temp2_2 ;
wire GND ;
wire Temp1_2 ;
// @31:48
(* cdc_synchronizer=1 *)  SLE O (
	.Q(Rxd0_i),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(Temp2_2),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:48
  SLE Temp2 (
	.Q(Temp2_2),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(Temp1_2),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:48
  SLE Temp1 (
	.Q(Temp1_2),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(Rxd0_c),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP3Ports_8 */

module IBufP2Ports_0_0 (
  Rxd_i,
  Rxd0_i,
  UartClk0
)
;
output Rxd_i ;
input Rxd0_i ;
input UartClk0 ;
wire Rxd_i ;
wire Rxd0_i ;
wire UartClk0 ;
wire Temp1_Z ;
wire VCC ;
wire GND ;
// @30:47
(* cdc_synchronizer=1 *)  SLE Temp1 (
	.Q(Temp1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClk0),
	.D(Rxd0_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:47
(* cdc_synchronizer=1 *)  SLE O (
	.Q(Rxd_i),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClk0),
	.D(Temp1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP2Ports_0_0 */

module UartRxRaw_0 (
  RxData,
  Uart0FifoReset_i,
  Uart0FifoReset_i_data_i,
  Rxd_i,
  UartClk0,
  Uart0FifoReset_i_arst_i,
  RxComplete
)
;
output [7:0] RxData ;
input Uart0FifoReset_i ;
input Uart0FifoReset_i_data_i ;
input Rxd_i ;
input UartClk0 ;
input Uart0FifoReset_i_arst_i ;
output RxComplete ;
wire Uart0FifoReset_i ;
wire Uart0FifoReset_i_data_i ;
wire Rxd_i ;
wire UartClk0 ;
wire Uart0FifoReset_i_arst_i ;
wire RxComplete ;
wire [7:0] RReg_Z;
wire [3:0] bitpos_Z;
wire [3:1] bitpos_10;
wire [2:2] SUM;
wire [0:0] bitpos_10_Z;
wire [3:0] samplecnt_Z;
wire [0:0] bitpos_10_1_Z;
wire VCC ;
wire RxAv_5 ;
wire un1_enable_i ;
wire GND ;
wire RReg_9 ;
wire DataO_0_sqmuxa_1_Z ;
wire RReg_16 ;
wire RReg_15 ;
wire RReg_14 ;
wire RReg_13 ;
wire RReg_12 ;
wire RReg_11 ;
wire RReg_10 ;
wire N_5 ;
wire N_4 ;
wire N_3 ;
wire CO0_i ;
wire un18_enable ;
wire un11_enable ;
wire bitpos_3_sqmuxa_Z ;
wire bitpos_4_sqmuxa_1_Z ;
wire bitpos_0_sqmuxa ;
wire bitpos_1_sqmuxa ;
wire un1_bitpos_1_sqmuxa_Z ;
wire un21_enable ;
wire bitpos_10_sm0 ;
wire CO2 ;
wire RReg_0_sqmuxa_3_Z ;
wire RReg_0_sqmuxa_2_Z ;
wire un1_N_8_mux ;
wire CO0 ;
wire RReg_0_sqmuxa_Z ;
// @37:61
  SLE RxAv (
	.Q(RxComplete),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartClk0),
	.D(RxAv_5),
	.EN(un1_enable_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:61
  SLE \RReg[0]  (
	.Q(RReg_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClk0),
	.D(Rxd_i),
	.EN(RReg_9),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:61
  SLE \DataO[7]  (
	.Q(RxData[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClk0),
	.D(RReg_Z[7]),
	.EN(DataO_0_sqmuxa_1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:61
  SLE \DataO[6]  (
	.Q(RxData[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClk0),
	.D(RReg_Z[6]),
	.EN(DataO_0_sqmuxa_1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:61
  SLE \DataO[5]  (
	.Q(RxData[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClk0),
	.D(RReg_Z[5]),
	.EN(DataO_0_sqmuxa_1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:61
  SLE \DataO[4]  (
	.Q(RxData[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClk0),
	.D(RReg_Z[4]),
	.EN(DataO_0_sqmuxa_1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:61
  SLE \DataO[3]  (
	.Q(RxData[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClk0),
	.D(RReg_Z[3]),
	.EN(DataO_0_sqmuxa_1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:61
  SLE \DataO[2]  (
	.Q(RxData[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClk0),
	.D(RReg_Z[2]),
	.EN(DataO_0_sqmuxa_1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:61
  SLE \DataO[1]  (
	.Q(RxData[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClk0),
	.D(RReg_Z[1]),
	.EN(DataO_0_sqmuxa_1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:61
  SLE \DataO[0]  (
	.Q(RxData[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClk0),
	.D(RReg_Z[0]),
	.EN(DataO_0_sqmuxa_1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:61
  SLE \RReg[7]  (
	.Q(RReg_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClk0),
	.D(Rxd_i),
	.EN(RReg_16),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:61
  SLE \RReg[6]  (
	.Q(RReg_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClk0),
	.D(Rxd_i),
	.EN(RReg_15),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:61
  SLE \RReg[5]  (
	.Q(RReg_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClk0),
	.D(Rxd_i),
	.EN(RReg_14),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:61
  SLE \RReg[4]  (
	.Q(RReg_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClk0),
	.D(Rxd_i),
	.EN(RReg_13),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:61
  SLE \RReg[3]  (
	.Q(RReg_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClk0),
	.D(Rxd_i),
	.EN(RReg_12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:61
  SLE \RReg[2]  (
	.Q(RReg_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClk0),
	.D(Rxd_i),
	.EN(RReg_11),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:61
  SLE \RReg[1]  (
	.Q(RReg_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClk0),
	.D(Rxd_i),
	.EN(RReg_10),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:61
  SLE \bitpos[3]  (
	.Q(bitpos_Z[3]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartClk0),
	.D(bitpos_10[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:61
  SLE \bitpos[2]  (
	.Q(bitpos_Z[2]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartClk0),
	.D(SUM[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:61
  SLE \bitpos[1]  (
	.Q(bitpos_Z[1]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartClk0),
	.D(bitpos_10[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:61
  SLE \bitpos[0]  (
	.Q(bitpos_Z[0]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartClk0),
	.D(bitpos_10_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:61
  SLE \samplecnt[3]  (
	.Q(samplecnt_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClk0),
	.D(N_5),
	.EN(Uart0FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:61
  SLE \samplecnt[2]  (
	.Q(samplecnt_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClk0),
	.D(N_4),
	.EN(Uart0FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:61
  SLE \samplecnt[1]  (
	.Q(samplecnt_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClk0),
	.D(N_3),
	.EN(Uart0FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:61
  SLE \samplecnt[0]  (
	.Q(samplecnt_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClk0),
	.D(CO0_i),
	.EN(Uart0FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:66
  CFG4 bitpos_3_sqmuxa (
	.A(Rxd_i),
	.B(un18_enable),
	.C(un11_enable),
	.D(RxAv_5),
	.Y(bitpos_3_sqmuxa_Z)
);
defparam bitpos_3_sqmuxa.INIT=16'hF400;
// @37:65
  CFG4 \bitpos_10[0]  (
	.A(bitpos_Z[0]),
	.B(bitpos_4_sqmuxa_1_Z),
	.C(bitpos_0_sqmuxa),
	.D(bitpos_10_1_Z[0]),
	.Y(bitpos_10_Z[0])
);
defparam \bitpos_10[0] .INIT=16'hF6F0;
// @37:65
  CFG4 \bitpos_10_1[0]  (
	.A(bitpos_1_sqmuxa),
	.B(un1_bitpos_1_sqmuxa_Z),
	.C(un21_enable),
	.D(bitpos_10_sm0),
	.Y(bitpos_10_1_Z[0])
);
defparam \bitpos_10_1[0] .INIT=16'h050C;
// @37:97
  CFG2 \RxProc.un29_enable_1.CO2  (
	.A(bitpos_Z[1]),
	.B(bitpos_Z[2]),
	.Y(CO2)
);
defparam \RxProc.un29_enable_1.CO2 .INIT=4'h1;
// @37:97
  CFG2 RReg_0_sqmuxa_3 (
	.A(samplecnt_Z[1]),
	.B(samplecnt_Z[2]),
	.Y(RReg_0_sqmuxa_3_Z)
);
defparam RReg_0_sqmuxa_3.INIT=4'h8;
// @37:66
  CFG3 bitpos_4_sqmuxa_1 (
	.A(samplecnt_Z[3]),
	.B(samplecnt_Z[0]),
	.C(RReg_0_sqmuxa_3_Z),
	.Y(bitpos_4_sqmuxa_1_Z)
);
defparam bitpos_4_sqmuxa_1.INIT=8'h80;
// @37:82
  CFG4 \RxProc.un11_enable_1.CO3  (
	.A(samplecnt_Z[3]),
	.B(samplecnt_Z[2]),
	.C(samplecnt_Z[0]),
	.D(samplecnt_Z[1]),
	.Y(un11_enable)
);
defparam \RxProc.un11_enable_1.CO3 .INIT=16'h0111;
// @37:81
  CFG4 \bitpos_RNIIC161[3]  (
	.A(bitpos_Z[3]),
	.B(bitpos_Z[2]),
	.C(bitpos_Z[1]),
	.D(bitpos_Z[0]),
	.Y(RxAv_5)
);
defparam \bitpos_RNIIC161[3] .INIT=16'h0020;
// @37:67
  CFG4 \RxProc.un3_enable  (
	.A(bitpos_Z[3]),
	.B(bitpos_Z[2]),
	.C(bitpos_Z[1]),
	.D(bitpos_Z[0]),
	.Y(bitpos_1_sqmuxa)
);
defparam \RxProc.un3_enable .INIT=16'h0001;
// @37:89
  CFG4 \RxProc.un18_enable_1.CO3  (
	.A(samplecnt_Z[3]),
	.B(samplecnt_Z[2]),
	.C(samplecnt_Z[0]),
	.D(samplecnt_Z[1]),
	.Y(un18_enable)
);
defparam \RxProc.un18_enable_1.CO3 .INIT=16'h777F;
// @37:97
  CFG4 RReg_0_sqmuxa_2 (
	.A(Uart0FifoReset_i),
	.B(samplecnt_Z[3]),
	.C(samplecnt_Z[0]),
	.D(RReg_0_sqmuxa_3_Z),
	.Y(RReg_0_sqmuxa_2_Z)
);
defparam RReg_0_sqmuxa_2.INIT=16'h1000;
// @37:65
  CFG4 \bitpos_10_iv_RNO[3]  (
	.A(bitpos_Z[0]),
	.B(bitpos_4_sqmuxa_1_Z),
	.C(bitpos_Z[2]),
	.D(bitpos_Z[1]),
	.Y(un1_N_8_mux)
);
defparam \bitpos_10_iv_RNO[3] .INIT=16'h8000;
// @37:65
  CFG2 bitpos_10_m2s2 (
	.A(un21_enable),
	.B(bitpos_1_sqmuxa),
	.Y(bitpos_10_sm0)
);
defparam bitpos_10_m2s2.INIT=4'hD;
// @37:68
  CFG2 samplecnt_0_sqmuxa (
	.A(bitpos_1_sqmuxa),
	.B(Rxd_i),
	.Y(bitpos_0_sqmuxa)
);
defparam samplecnt_0_sqmuxa.INIT=4'h2;
// @37:66
  CFG2 \RxProc.un21_enable  (
	.A(RxAv_5),
	.B(bitpos_1_sqmuxa),
	.Y(un21_enable)
);
defparam \RxProc.un21_enable .INIT=4'hE;
// @37:83
  CFG4 DataO_0_sqmuxa_1 (
	.A(un11_enable),
	.B(RxAv_5),
	.C(Uart0FifoReset_i),
	.D(Rxd_i),
	.Y(DataO_0_sqmuxa_1_Z)
);
defparam DataO_0_sqmuxa_1.INIT=16'h0400;
// @37:104
  CFG3 \un1_bitpos_1_1.CO0  (
	.A(bitpos_4_sqmuxa_1_Z),
	.B(un21_enable),
	.C(bitpos_Z[0]),
	.Y(CO0)
);
defparam \un1_bitpos_1_1.CO0 .INIT=8'h20;
// @37:66
  CFG3 un1_bitpos_1_sqmuxa (
	.A(un11_enable),
	.B(Rxd_i),
	.C(un18_enable),
	.Y(un1_bitpos_1_sqmuxa_Z)
);
defparam un1_bitpos_1_sqmuxa.INIT=8'hBA;
// @37:97
  CFG4 RReg_0_sqmuxa (
	.A(CO2),
	.B(bitpos_Z[3]),
	.C(un21_enable),
	.D(RReg_0_sqmuxa_2_Z),
	.Y(RReg_0_sqmuxa_Z)
);
defparam RReg_0_sqmuxa.INIT=16'h0D00;
// @37:111
  CFG3 \samplecnt_RNO[1]  (
	.A(samplecnt_Z[1]),
	.B(samplecnt_Z[0]),
	.C(bitpos_0_sqmuxa),
	.Y(N_3)
);
defparam \samplecnt_RNO[1] .INIT=8'h06;
// @37:61
  CFG2 \samplecnt_RNO[0]  (
	.A(bitpos_0_sqmuxa),
	.B(samplecnt_Z[0]),
	.Y(CO0_i)
);
defparam \samplecnt_RNO[0] .INIT=4'hB;
// @37:61
  CFG3 RReg_15_0 (
	.A(bitpos_Z[0]),
	.B(CO2),
	.C(RReg_0_sqmuxa_Z),
	.Y(RReg_15)
);
defparam RReg_15_0.INIT=8'h40;
// @37:61
  CFG4 RReg_11_0 (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[1]),
	.C(bitpos_Z[0]),
	.D(RReg_0_sqmuxa_Z),
	.Y(RReg_11)
);
defparam RReg_11_0.INIT=16'h0200;
// @37:65
  CFG4 \bitpos_10_iv[3]  (
	.A(un1_N_8_mux),
	.B(un21_enable),
	.C(bitpos_Z[3]),
	.D(bitpos_3_sqmuxa_Z),
	.Y(bitpos_10[3])
);
defparam \bitpos_10_iv[3] .INIT=16'hFF12;
// @37:104
  CFG3 \un1_bitpos_1_1.SUM[2]  (
	.A(bitpos_Z[1]),
	.B(CO0),
	.C(bitpos_Z[2]),
	.Y(SUM[2])
);
defparam \un1_bitpos_1_1.SUM[2] .INIT=8'h78;
// @37:111
  CFG4 \samplecnt_RNO[2]  (
	.A(samplecnt_Z[2]),
	.B(samplecnt_Z[1]),
	.C(samplecnt_Z[0]),
	.D(bitpos_0_sqmuxa),
	.Y(N_4)
);
defparam \samplecnt_RNO[2] .INIT=16'h006A;
// @37:111
  CFG4 \samplecnt_RNO[3]  (
	.A(samplecnt_Z[0]),
	.B(samplecnt_Z[3]),
	.C(bitpos_0_sqmuxa),
	.D(RReg_0_sqmuxa_3_Z),
	.Y(N_5)
);
defparam \samplecnt_RNO[3] .INIT=16'h060C;
// @37:61
  CFG4 RxAv_RNO (
	.A(un11_enable),
	.B(Rxd_i),
	.C(RxAv_5),
	.D(bitpos_1_sqmuxa),
	.Y(un1_enable_i)
);
defparam RxAv_RNO.INIT=16'h004F;
// @37:65
  CFG4 \bitpos_10_m2[1]  (
	.A(bitpos_10_sm0),
	.B(CO0),
	.C(bitpos_Z[1]),
	.D(un1_bitpos_1_sqmuxa_Z),
	.Y(bitpos_10[1])
);
defparam \bitpos_10_m2[1] .INIT=16'h7D28;
// @37:61
  CFG4 RReg_14_0 (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[1]),
	.C(bitpos_Z[0]),
	.D(RReg_0_sqmuxa_Z),
	.Y(RReg_14)
);
defparam RReg_14_0.INIT=16'h8000;
// @37:61
  CFG4 RReg_13_0 (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[1]),
	.C(bitpos_Z[0]),
	.D(RReg_0_sqmuxa_Z),
	.Y(RReg_13)
);
defparam RReg_13_0.INIT=16'h0800;
// @37:61
  CFG4 RReg_12_0 (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[1]),
	.C(bitpos_Z[0]),
	.D(RReg_0_sqmuxa_Z),
	.Y(RReg_12)
);
defparam RReg_12_0.INIT=16'h2000;
// @37:61
  CFG4 RReg_10_0 (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[1]),
	.C(bitpos_Z[0]),
	.D(RReg_0_sqmuxa_Z),
	.Y(RReg_10)
);
defparam RReg_10_0.INIT=16'h4000;
// @37:61
  CFG4 RReg_9_0 (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[1]),
	.C(bitpos_Z[0]),
	.D(RReg_0_sqmuxa_Z),
	.Y(RReg_9)
);
defparam RReg_9_0.INIT=16'h0400;
// @37:61
  CFG3 RReg_16_0 (
	.A(bitpos_Z[0]),
	.B(CO2),
	.C(RReg_0_sqmuxa_Z),
	.Y(RReg_16)
);
defparam RReg_16_0.INIT=8'h80;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UartRxRaw_0 */

module UartRxExtClk_0 (
  RxData,
  RxComplete,
  Uart0FifoReset_i_arst_i,
  Uart0FifoReset_i_data_i,
  Uart0FifoReset_i,
  UartClk0,
  Rxd0_i
)
;
output [7:0] RxData ;
output RxComplete ;
input Uart0FifoReset_i_arst_i ;
input Uart0FifoReset_i_data_i ;
input Uart0FifoReset_i ;
input UartClk0 ;
input Rxd0_i ;
wire RxComplete ;
wire Uart0FifoReset_i_arst_i ;
wire Uart0FifoReset_i_data_i ;
wire Uart0FifoReset_i ;
wire UartClk0 ;
wire Rxd0_i ;
wire Rxd_i ;
wire GND ;
wire VCC ;
// @44:79
  IBufP2Ports_0_0 ClkSyncRxd (
	.Rxd_i(Rxd_i),
	.Rxd0_i(Rxd0_i),
	.UartClk0(UartClk0)
);
// @44:88
  UartRxRaw_0 Uart (
	.RxData(RxData[7:0]),
	.Uart0FifoReset_i(Uart0FifoReset_i),
	.Uart0FifoReset_i_data_i(Uart0FifoReset_i_data_i),
	.Rxd_i(Rxd_i),
	.UartClk0(UartClk0),
	.Uart0FifoReset_i_arst_i(Uart0FifoReset_i_arst_i),
	.RxComplete(RxComplete)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UartRxExtClk_0 */

module IBufP2Ports_0 (
  Dbg1,
  RxComplete,
  FCCC_C0_0_GL1
)
;
output Dbg1 ;
input RxComplete ;
input FCCC_C0_0_GL1 ;
wire Dbg1 ;
wire RxComplete ;
wire FCCC_C0_0_GL1 ;
wire Temp1_Z ;
wire VCC ;
wire GND ;
// @30:47
  SLE Temp1 (
	.Q(Temp1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(RxComplete),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:47
  SLE O (
	.Q(Dbg1),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(Temp1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP2Ports_0 */

module fifo_8_10_0 (
  RxData,
  Uart0RxFifoCount,
  Uart0RxFifoData,
  we_i,
  re_i,
  Uart0FifoReset_i_data_i,
  Uart0RxFifoEmpty,
  Uart0FifoReset_i_arst_i,
  FCCC_C0_0_GL1,
  Uart0RxFifoFull
)
;
input [7:0] RxData ;
output [9:0] Uart0RxFifoCount ;
output [7:0] Uart0RxFifoData ;
input we_i ;
input re_i ;
input Uart0FifoReset_i_data_i ;
output Uart0RxFifoEmpty ;
input Uart0FifoReset_i_arst_i ;
input FCCC_C0_0_GL1 ;
output Uart0RxFifoFull ;
wire we_i ;
wire re_i ;
wire Uart0FifoReset_i_data_i ;
wire Uart0RxFifoEmpty ;
wire Uart0FifoReset_i_arst_i ;
wire FCCC_C0_0_GL1 ;
wire Uart0RxFifoFull ;
wire [9:0] raddr_r_Z;
wire [8:0] raddr_r_s;
wire [7:0] ram_ram_0_0_OLDA_Z;
wire [9:9] raddr_r_s_Z;
wire [9:0] waddr_r_Z;
wire [9:9] waddr_r_s_Z;
wire [8:0] waddr_r_s;
wire [10:0] counter_r_Z;
wire [10:0] counter_r_s;
wire [9:0] counter_r_cry;
wire [0:0] counter_r_RNI9CKB_Y;
wire [1:1] counter_r_RNIICML_Y;
wire [2:2] counter_r_RNISDOV_Y;
wire [3:3] counter_r_RNI7GQ91_Y;
wire [4:4] counter_r_RNIJJSJ1_Y;
wire [5:5] counter_r_RNI0OUT1_Y;
wire [6:6] counter_r_RNIET082_Y;
wire [7:7] counter_r_RNIT33I2_Y;
wire [8:8] counter_r_RNIDB5S2_Y;
wire [10:10] counter_r_RNO_FCO;
wire [10:10] counter_r_RNO_Y;
wire [9:9] counter_r_RNIUJ763_Y;
wire [8:1] raddr_r_cry_Z;
wire [8:1] raddr_r_cry_Y_8;
wire [9:9] raddr_r_s_FCO_8;
wire [9:9] raddr_r_s_Y_8;
wire [8:0] waddr_r_cry_Z;
wire [0:0] waddr_r_cry_Y_3;
wire [8:1] waddr_r_cry_Y_8;
wire [9:9] waddr_r_s_FCO_8;
wire [9:9] waddr_r_s_Y_8;
wire [7:0] ram_ram_0_0_NEWA;
wire [8:8] ram_ram_0_0_A_DOUT;
wire [8:0] ram_ram_0_0_B_DOUT;
wire [0:0] counter_r_RNIHTBK_Z;
wire Uart0RxFifoFull_i ;
wire ram_ram_0_0_en_Z ;
wire VCC ;
wire do_read_Z ;
wire GND ;
wire do_count ;
wire un7_counter_r ;
wire un16_counter_r ;
wire N_14_0_i ;
wire N_1069_i ;
wire N_1070_i ;
wire N_1071_i ;
wire N_1072_i ;
wire N_9_0_i ;
wire N_1073_i ;
wire N_1074_i ;
wire N_1075_i ;
wire N_1076_i ;
wire counter_r_cry_cy ;
wire empty_r_RNI1DI1_S ;
wire empty_r_RNI1DI1_Y ;
wire raddr_r_s_241_FCO ;
wire raddr_r_s_241_S ;
wire raddr_r_s_241_Y ;
wire waddr_r_s_242_FCO ;
wire waddr_r_s_242_S ;
wire waddr_r_s_242_Y ;
wire do_write ;
wire m34_5 ;
wire m33_e_5 ;
wire m33_e_4 ;
wire m34_7 ;
wire m46_1 ;
wire m34_8 ;
wire i13_mux ;
wire N_1 ;
wire NC0 ;
wire NC1 ;
wire NC2 ;
wire NC3 ;
wire NC4 ;
wire NC5 ;
wire NC6 ;
wire NC7 ;
wire NC8 ;
wire NC9 ;
wire NC10 ;
wire NC11 ;
wire NC12 ;
wire NC13 ;
wire NC14 ;
wire NC15 ;
wire NC16 ;
wire NC17 ;
wire NC18 ;
  CFG1 \raddr_r_RNO[0]  (
	.A(raddr_r_Z[0]),
	.Y(raddr_r_s[0])
);
defparam \raddr_r_RNO[0] .INIT=2'h1;
  CFG1 full_r_RNIIPN5 (
	.A(Uart0RxFifoFull),
	.Y(Uart0RxFifoFull_i)
);
defparam full_r_RNIIPN5.INIT=2'h1;
  SLE ram_ram_0_0_en (
	.Q(ram_ram_0_0_en_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(do_read_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[0]  (
	.Q(ram_ram_0_0_OLDA_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(Uart0RxFifoData[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[1]  (
	.Q(ram_ram_0_0_OLDA_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(Uart0RxFifoData[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[2]  (
	.Q(ram_ram_0_0_OLDA_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(Uart0RxFifoData[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[3]  (
	.Q(ram_ram_0_0_OLDA_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(Uart0RxFifoData[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[4]  (
	.Q(ram_ram_0_0_OLDA_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(Uart0RxFifoData[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[5]  (
	.Q(ram_ram_0_0_OLDA_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(Uart0RxFifoData[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[6]  (
	.Q(ram_ram_0_0_OLDA_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(Uart0RxFifoData[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[7]  (
	.Q(ram_ram_0_0_OLDA_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(Uart0RxFifoData[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \raddr_r[9]  (
	.Q(raddr_r_Z[9]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s_Z[9]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \raddr_r[8]  (
	.Q(raddr_r_Z[8]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s[8]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \raddr_r[7]  (
	.Q(raddr_r_Z[7]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s[7]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \raddr_r[6]  (
	.Q(raddr_r_Z[6]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s[6]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \raddr_r[5]  (
	.Q(raddr_r_Z[5]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s[5]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \raddr_r[4]  (
	.Q(raddr_r_Z[4]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s[4]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \raddr_r[3]  (
	.Q(raddr_r_Z[3]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s[3]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \raddr_r[2]  (
	.Q(raddr_r_Z[2]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s[2]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \raddr_r[1]  (
	.Q(raddr_r_Z[1]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s[1]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \raddr_r[0]  (
	.Q(raddr_r_Z[0]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s[0]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \waddr_r[9]  (
	.Q(waddr_r_Z[9]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s_Z[9]),
	.EN(Uart0RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \waddr_r[8]  (
	.Q(waddr_r_Z[8]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s[8]),
	.EN(Uart0RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \waddr_r[7]  (
	.Q(waddr_r_Z[7]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s[7]),
	.EN(Uart0RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \waddr_r[6]  (
	.Q(waddr_r_Z[6]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s[6]),
	.EN(Uart0RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \waddr_r[5]  (
	.Q(waddr_r_Z[5]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s[5]),
	.EN(Uart0RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \waddr_r[4]  (
	.Q(waddr_r_Z[4]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s[4]),
	.EN(Uart0RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \waddr_r[3]  (
	.Q(waddr_r_Z[3]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s[3]),
	.EN(Uart0RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \waddr_r[2]  (
	.Q(waddr_r_Z[2]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s[2]),
	.EN(Uart0RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \waddr_r[1]  (
	.Q(waddr_r_Z[1]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s[1]),
	.EN(Uart0RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \waddr_r[0]  (
	.Q(waddr_r_Z[0]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s[0]),
	.EN(Uart0RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \counter_r[10]  (
	.Q(counter_r_Z[10]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[10]),
	.EN(do_count),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \counter_r[9]  (
	.Q(counter_r_Z[9]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[9]),
	.EN(do_count),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \counter_r[8]  (
	.Q(counter_r_Z[8]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[8]),
	.EN(do_count),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \counter_r[7]  (
	.Q(counter_r_Z[7]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[7]),
	.EN(do_count),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \counter_r[6]  (
	.Q(counter_r_Z[6]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[6]),
	.EN(do_count),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \counter_r[5]  (
	.Q(counter_r_Z[5]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[5]),
	.EN(do_count),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \counter_r[4]  (
	.Q(counter_r_Z[4]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[4]),
	.EN(do_count),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \counter_r[3]  (
	.Q(counter_r_Z[3]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[3]),
	.EN(do_count),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \counter_r[2]  (
	.Q(counter_r_Z[2]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[2]),
	.EN(do_count),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \counter_r[1]  (
	.Q(counter_r_Z[1]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[1]),
	.EN(do_count),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \counter_r[0]  (
	.Q(counter_r_Z[0]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[0]),
	.EN(do_count),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE empty_r (
	.Q(Uart0RxFifoEmpty),
	.ADn(GND),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(un7_counter_r),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE full_r (
	.Q(Uart0RxFifoFull),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(un16_counter_r),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \count_o[0]  (
	.Q(Uart0RxFifoCount[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(N_14_0_i),
	.EN(Uart0FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \count_o[9]  (
	.Q(Uart0RxFifoCount[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(N_1069_i),
	.EN(Uart0FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \count_o[8]  (
	.Q(Uart0RxFifoCount[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(N_1070_i),
	.EN(Uart0FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \count_o[7]  (
	.Q(Uart0RxFifoCount[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(N_1071_i),
	.EN(Uart0FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \count_o[6]  (
	.Q(Uart0RxFifoCount[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(N_1072_i),
	.EN(Uart0FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \count_o[5]  (
	.Q(Uart0RxFifoCount[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(N_9_0_i),
	.EN(Uart0FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \count_o[4]  (
	.Q(Uart0RxFifoCount[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(N_1073_i),
	.EN(Uart0FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \count_o[3]  (
	.Q(Uart0RxFifoCount[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(N_1074_i),
	.EN(Uart0FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \count_o[2]  (
	.Q(Uart0RxFifoCount[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(N_1075_i),
	.EN(Uart0FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \count_o[1]  (
	.Q(Uart0RxFifoCount[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(N_1076_i),
	.EN(Uart0FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:59
  ARI1 empty_r_RNI1DI1 (
	.FCO(counter_r_cry_cy),
	.S(empty_r_RNI1DI1_S),
	.Y(empty_r_RNI1DI1_Y),
	.B(re_i),
	.C(Uart0RxFifoEmpty),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam empty_r_RNI1DI1.INIT=20'h4DD00;
// @38:59
  ARI1 \counter_r_RNI9CKB[0]  (
	.FCO(counter_r_cry[0]),
	.S(counter_r_s[0]),
	.Y(counter_r_RNI9CKB_Y[0]),
	.B(re_i),
	.C(Uart0RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[0]),
	.FCI(counter_r_cry_cy)
);
defparam \counter_r_RNI9CKB[0] .INIT=20'h5DD22;
// @38:59
  ARI1 \counter_r_RNIICML[1]  (
	.FCO(counter_r_cry[1]),
	.S(counter_r_s[1]),
	.Y(counter_r_RNIICML_Y[1]),
	.B(re_i),
	.C(Uart0RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[1]),
	.FCI(counter_r_cry[0])
);
defparam \counter_r_RNIICML[1] .INIT=20'h5DD22;
// @38:59
  ARI1 \counter_r_RNISDOV[2]  (
	.FCO(counter_r_cry[2]),
	.S(counter_r_s[2]),
	.Y(counter_r_RNISDOV_Y[2]),
	.B(re_i),
	.C(Uart0RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[2]),
	.FCI(counter_r_cry[1])
);
defparam \counter_r_RNISDOV[2] .INIT=20'h5DD22;
// @38:59
  ARI1 \counter_r_RNI7GQ91[3]  (
	.FCO(counter_r_cry[3]),
	.S(counter_r_s[3]),
	.Y(counter_r_RNI7GQ91_Y[3]),
	.B(re_i),
	.C(Uart0RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[3]),
	.FCI(counter_r_cry[2])
);
defparam \counter_r_RNI7GQ91[3] .INIT=20'h5DD22;
// @38:59
  ARI1 \counter_r_RNIJJSJ1[4]  (
	.FCO(counter_r_cry[4]),
	.S(counter_r_s[4]),
	.Y(counter_r_RNIJJSJ1_Y[4]),
	.B(re_i),
	.C(Uart0RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[4]),
	.FCI(counter_r_cry[3])
);
defparam \counter_r_RNIJJSJ1[4] .INIT=20'h5DD22;
// @38:59
  ARI1 \counter_r_RNI0OUT1[5]  (
	.FCO(counter_r_cry[5]),
	.S(counter_r_s[5]),
	.Y(counter_r_RNI0OUT1_Y[5]),
	.B(re_i),
	.C(Uart0RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[5]),
	.FCI(counter_r_cry[4])
);
defparam \counter_r_RNI0OUT1[5] .INIT=20'h5DD22;
// @38:59
  ARI1 \counter_r_RNIET082[6]  (
	.FCO(counter_r_cry[6]),
	.S(counter_r_s[6]),
	.Y(counter_r_RNIET082_Y[6]),
	.B(re_i),
	.C(Uart0RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[6]),
	.FCI(counter_r_cry[5])
);
defparam \counter_r_RNIET082[6] .INIT=20'h5DD22;
// @38:59
  ARI1 \counter_r_RNIT33I2[7]  (
	.FCO(counter_r_cry[7]),
	.S(counter_r_s[7]),
	.Y(counter_r_RNIT33I2_Y[7]),
	.B(re_i),
	.C(Uart0RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[7]),
	.FCI(counter_r_cry[6])
);
defparam \counter_r_RNIT33I2[7] .INIT=20'h5DD22;
// @38:59
  ARI1 \counter_r_RNIDB5S2[8]  (
	.FCO(counter_r_cry[8]),
	.S(counter_r_s[8]),
	.Y(counter_r_RNIDB5S2_Y[8]),
	.B(re_i),
	.C(Uart0RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[8]),
	.FCI(counter_r_cry[7])
);
defparam \counter_r_RNIDB5S2[8] .INIT=20'h5DD22;
// @38:59
  ARI1 \counter_r_RNO[10]  (
	.FCO(counter_r_RNO_FCO[10]),
	.S(counter_r_s[10]),
	.Y(counter_r_RNO_Y[10]),
	.B(counter_r_Z[10]),
	.C(do_read_Z),
	.D(GND),
	.A(VCC),
	.FCI(counter_r_cry[9])
);
defparam \counter_r_RNO[10] .INIT=20'h46600;
// @38:59
  ARI1 \counter_r_RNIUJ763[9]  (
	.FCO(counter_r_cry[9]),
	.S(counter_r_s[9]),
	.Y(counter_r_RNIUJ763_Y[9]),
	.B(re_i),
	.C(Uart0RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[9]),
	.FCI(counter_r_cry[8])
);
defparam \counter_r_RNIUJ763[9] .INIT=20'h5DD22;
// @38:68
  ARI1 raddr_r_s_241 (
	.FCO(raddr_r_s_241_FCO),
	.S(raddr_r_s_241_S),
	.Y(raddr_r_s_241_Y),
	.B(raddr_r_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam raddr_r_s_241.INIT=20'h4AA00;
// @38:68
  ARI1 \raddr_r_cry[1]  (
	.FCO(raddr_r_cry_Z[1]),
	.S(raddr_r_s[1]),
	.Y(raddr_r_cry_Y_8[1]),
	.B(raddr_r_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_s_241_FCO)
);
defparam \raddr_r_cry[1] .INIT=20'h4AA00;
// @38:68
  ARI1 \raddr_r_cry[2]  (
	.FCO(raddr_r_cry_Z[2]),
	.S(raddr_r_s[2]),
	.Y(raddr_r_cry_Y_8[2]),
	.B(raddr_r_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[1])
);
defparam \raddr_r_cry[2] .INIT=20'h4AA00;
// @38:68
  ARI1 \raddr_r_cry[3]  (
	.FCO(raddr_r_cry_Z[3]),
	.S(raddr_r_s[3]),
	.Y(raddr_r_cry_Y_8[3]),
	.B(raddr_r_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[2])
);
defparam \raddr_r_cry[3] .INIT=20'h4AA00;
// @38:68
  ARI1 \raddr_r_cry[4]  (
	.FCO(raddr_r_cry_Z[4]),
	.S(raddr_r_s[4]),
	.Y(raddr_r_cry_Y_8[4]),
	.B(raddr_r_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[3])
);
defparam \raddr_r_cry[4] .INIT=20'h4AA00;
// @38:68
  ARI1 \raddr_r_cry[5]  (
	.FCO(raddr_r_cry_Z[5]),
	.S(raddr_r_s[5]),
	.Y(raddr_r_cry_Y_8[5]),
	.B(raddr_r_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[4])
);
defparam \raddr_r_cry[5] .INIT=20'h4AA00;
// @38:68
  ARI1 \raddr_r_cry[6]  (
	.FCO(raddr_r_cry_Z[6]),
	.S(raddr_r_s[6]),
	.Y(raddr_r_cry_Y_8[6]),
	.B(raddr_r_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[5])
);
defparam \raddr_r_cry[6] .INIT=20'h4AA00;
// @38:68
  ARI1 \raddr_r_cry[7]  (
	.FCO(raddr_r_cry_Z[7]),
	.S(raddr_r_s[7]),
	.Y(raddr_r_cry_Y_8[7]),
	.B(raddr_r_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[6])
);
defparam \raddr_r_cry[7] .INIT=20'h4AA00;
// @38:68
  ARI1 \raddr_r_s[9]  (
	.FCO(raddr_r_s_FCO_8[9]),
	.S(raddr_r_s_Z[9]),
	.Y(raddr_r_s_Y_8[9]),
	.B(raddr_r_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[8])
);
defparam \raddr_r_s[9] .INIT=20'h4AA00;
// @38:68
  ARI1 \raddr_r_cry[8]  (
	.FCO(raddr_r_cry_Z[8]),
	.S(raddr_r_s[8]),
	.Y(raddr_r_cry_Y_8[8]),
	.B(raddr_r_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[7])
);
defparam \raddr_r_cry[8] .INIT=20'h4AA00;
// @38:68
  ARI1 waddr_r_s_242 (
	.FCO(waddr_r_s_242_FCO),
	.S(waddr_r_s_242_S),
	.Y(waddr_r_s_242_Y),
	.B(we_i),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam waddr_r_s_242.INIT=20'h4AA00;
// @38:68
  ARI1 \waddr_r_cry[0]  (
	.FCO(waddr_r_cry_Z[0]),
	.S(waddr_r_s[0]),
	.Y(waddr_r_cry_Y_3[0]),
	.B(waddr_r_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_s_242_FCO)
);
defparam \waddr_r_cry[0] .INIT=20'h4AA00;
// @38:68
  ARI1 \waddr_r_cry[1]  (
	.FCO(waddr_r_cry_Z[1]),
	.S(waddr_r_s[1]),
	.Y(waddr_r_cry_Y_8[1]),
	.B(waddr_r_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[0])
);
defparam \waddr_r_cry[1] .INIT=20'h4AA00;
// @38:68
  ARI1 \waddr_r_cry[2]  (
	.FCO(waddr_r_cry_Z[2]),
	.S(waddr_r_s[2]),
	.Y(waddr_r_cry_Y_8[2]),
	.B(waddr_r_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[1])
);
defparam \waddr_r_cry[2] .INIT=20'h4AA00;
// @38:68
  ARI1 \waddr_r_cry[3]  (
	.FCO(waddr_r_cry_Z[3]),
	.S(waddr_r_s[3]),
	.Y(waddr_r_cry_Y_8[3]),
	.B(waddr_r_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[2])
);
defparam \waddr_r_cry[3] .INIT=20'h4AA00;
// @38:68
  ARI1 \waddr_r_cry[4]  (
	.FCO(waddr_r_cry_Z[4]),
	.S(waddr_r_s[4]),
	.Y(waddr_r_cry_Y_8[4]),
	.B(waddr_r_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[3])
);
defparam \waddr_r_cry[4] .INIT=20'h4AA00;
// @38:68
  ARI1 \waddr_r_cry[5]  (
	.FCO(waddr_r_cry_Z[5]),
	.S(waddr_r_s[5]),
	.Y(waddr_r_cry_Y_8[5]),
	.B(waddr_r_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[4])
);
defparam \waddr_r_cry[5] .INIT=20'h4AA00;
// @38:68
  ARI1 \waddr_r_cry[6]  (
	.FCO(waddr_r_cry_Z[6]),
	.S(waddr_r_s[6]),
	.Y(waddr_r_cry_Y_8[6]),
	.B(waddr_r_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[5])
);
defparam \waddr_r_cry[6] .INIT=20'h4AA00;
// @38:68
  ARI1 \waddr_r_cry[7]  (
	.FCO(waddr_r_cry_Z[7]),
	.S(waddr_r_s[7]),
	.Y(waddr_r_cry_Y_8[7]),
	.B(waddr_r_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[6])
);
defparam \waddr_r_cry[7] .INIT=20'h4AA00;
// @38:68
  ARI1 \waddr_r_s[9]  (
	.FCO(waddr_r_s_FCO_8[9]),
	.S(waddr_r_s_Z[9]),
	.Y(waddr_r_s_Y_8[9]),
	.B(waddr_r_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[8])
);
defparam \waddr_r_s[9] .INIT=20'h4AA00;
// @38:68
  ARI1 \waddr_r_cry[8]  (
	.FCO(waddr_r_cry_Z[8]),
	.S(waddr_r_s[8]),
	.Y(waddr_r_cry_Y_8[8]),
	.B(waddr_r_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[7])
);
defparam \waddr_r_cry[8] .INIT=20'h4AA00;
// @38:46
  RAM1K18 ram_ram_0_0 (
	.A_DOUT({NC8, NC7, NC6, NC5, NC4, NC3, NC2, NC1, NC0, ram_ram_0_0_A_DOUT[8], ram_ram_0_0_NEWA[7:0]}),
	.B_DOUT({NC17, NC16, NC15, NC14, NC13, NC12, NC11, NC10, NC9, ram_ram_0_0_B_DOUT[8:0]}),
	.BUSY(NC18),
	.A_CLK(FCCC_C0_0_GL1),
	.A_DOUT_CLK(VCC),
	.A_ARST_N(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC, VCC}),
	.A_DOUT_ARST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_ADDR({GND, raddr_r_Z[9:0], GND, GND, GND}),
	.A_WEN({GND, GND}),
	.B_CLK(FCCC_C0_0_GL1),
	.B_DOUT_CLK(VCC),
	.B_ARST_N(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC, VCC}),
	.B_DOUT_ARST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, RxData[7:0]}),
	.B_ADDR({GND, waddr_r_Z[9:0], GND, GND, GND}),
	.B_WEN({GND, do_write}),
	.A_EN(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, VCC, VCC}),
	.A_WMODE(GND),
	.B_EN(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, VCC, VCC}),
	.B_WMODE(GND),
	.SII_LOCK(GND)
);
defparam ram_ram_0_0.RAMINDEX="ram[7:0]%1024-1024%8-8%SPEED%0%0%DUAL-PORT%ECC_EN-0";
  CFG3 ram_ram_0_0_RNI10UQ (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[7]),
	.C(ram_ram_0_0_OLDA_Z[7]),
	.Y(Uart0RxFifoData[7])
);
defparam ram_ram_0_0_RNI10UQ.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNI0VTQ (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[6]),
	.C(ram_ram_0_0_OLDA_Z[6]),
	.Y(Uart0RxFifoData[6])
);
defparam ram_ram_0_0_RNI0VTQ.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNIVTTQ (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[5]),
	.C(ram_ram_0_0_OLDA_Z[5]),
	.Y(Uart0RxFifoData[5])
);
defparam ram_ram_0_0_RNIVTTQ.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNIUSTQ (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[4]),
	.C(ram_ram_0_0_OLDA_Z[4]),
	.Y(Uart0RxFifoData[4])
);
defparam ram_ram_0_0_RNIUSTQ.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNITRTQ (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[3]),
	.C(ram_ram_0_0_OLDA_Z[3]),
	.Y(Uart0RxFifoData[3])
);
defparam ram_ram_0_0_RNITRTQ.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNISQTQ (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[2]),
	.C(ram_ram_0_0_OLDA_Z[2]),
	.Y(Uart0RxFifoData[2])
);
defparam ram_ram_0_0_RNISQTQ.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNIRPTQ (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[1]),
	.C(ram_ram_0_0_OLDA_Z[1]),
	.Y(Uart0RxFifoData[1])
);
defparam ram_ram_0_0_RNIRPTQ.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNIQOTQ (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[0]),
	.C(ram_ram_0_0_OLDA_Z[0]),
	.Y(Uart0RxFifoData[0])
);
defparam ram_ram_0_0_RNIQOTQ.INIT=8'hD8;
// @18:431
  CFG3 empty_r_RNIBOED (
	.A(re_i),
	.B(Uart0RxFifoEmpty),
	.C(do_write),
	.Y(do_count)
);
defparam empty_r_RNIBOED.INIT=8'hD2;
// @18:431
  CFG2 full_r_RNIABSB (
	.A(Uart0RxFifoFull),
	.B(we_i),
	.Y(do_write)
);
defparam full_r_RNIABSB.INIT=4'h4;
// @38:59
  CFG2 do_read (
	.A(Uart0RxFifoEmpty),
	.B(re_i),
	.Y(do_read_Z)
);
defparam do_read.INIT=4'h4;
// @18:431
  CFG4 full_r_RNO_3 (
	.A(counter_r_Z[6]),
	.B(counter_r_Z[4]),
	.C(counter_r_Z[3]),
	.D(counter_r_Z[1]),
	.Y(m34_5)
);
defparam full_r_RNO_3.INIT=16'h8000;
// @18:431
  CFG4 \counter_r_RNIIVU11[3]  (
	.A(counter_r_Z[8]),
	.B(counter_r_Z[6]),
	.C(counter_r_Z[5]),
	.D(counter_r_Z[3]),
	.Y(m33_e_5)
);
defparam \counter_r_RNIIVU11[3] .INIT=16'h0001;
// @18:431
  CFG4 \counter_r_RNICPU11[1]  (
	.A(counter_r_Z[9]),
	.B(counter_r_Z[4]),
	.C(counter_r_Z[2]),
	.D(counter_r_Z[1]),
	.Y(m33_e_4)
);
defparam \counter_r_RNICPU11[1] .INIT=16'h0001;
// @18:431
  CFG2 \counter_r_RNIHTBK[0]  (
	.A(do_write),
	.B(counter_r_Z[0]),
	.Y(counter_r_RNIHTBK_Z[0])
);
defparam \counter_r_RNIHTBK[0] .INIT=4'h8;
// @38:68
  CFG2 \count_o_RNO[0]  (
	.A(Uart0RxFifoFull),
	.B(counter_r_Z[0]),
	.Y(N_14_0_i)
);
defparam \count_o_RNO[0] .INIT=4'hE;
// @38:68
  CFG2 \count_o_RNO[9]  (
	.A(Uart0RxFifoFull),
	.B(counter_r_Z[9]),
	.Y(N_1069_i)
);
defparam \count_o_RNO[9] .INIT=4'hE;
// @38:68
  CFG2 \count_o_RNO[8]  (
	.A(Uart0RxFifoFull),
	.B(counter_r_Z[8]),
	.Y(N_1070_i)
);
defparam \count_o_RNO[8] .INIT=4'hE;
// @38:68
  CFG2 \count_o_RNO[7]  (
	.A(Uart0RxFifoFull),
	.B(counter_r_Z[7]),
	.Y(N_1071_i)
);
defparam \count_o_RNO[7] .INIT=4'hE;
// @38:68
  CFG2 \count_o_RNO[6]  (
	.A(Uart0RxFifoFull),
	.B(counter_r_Z[6]),
	.Y(N_1072_i)
);
defparam \count_o_RNO[6] .INIT=4'hE;
// @38:68
  CFG2 \count_o_RNO[5]  (
	.A(Uart0RxFifoFull),
	.B(counter_r_Z[5]),
	.Y(N_9_0_i)
);
defparam \count_o_RNO[5] .INIT=4'hE;
// @38:68
  CFG2 \count_o_RNO[4]  (
	.A(Uart0RxFifoFull),
	.B(counter_r_Z[4]),
	.Y(N_1073_i)
);
defparam \count_o_RNO[4] .INIT=4'hE;
// @38:68
  CFG2 \count_o_RNO[3]  (
	.A(Uart0RxFifoFull),
	.B(counter_r_Z[3]),
	.Y(N_1074_i)
);
defparam \count_o_RNO[3] .INIT=4'hE;
// @38:68
  CFG2 \count_o_RNO[2]  (
	.A(Uart0RxFifoFull),
	.B(counter_r_Z[2]),
	.Y(N_1075_i)
);
defparam \count_o_RNO[2] .INIT=4'hE;
// @38:68
  CFG2 \count_o_RNO[1]  (
	.A(Uart0RxFifoFull),
	.B(counter_r_Z[1]),
	.Y(N_1076_i)
);
defparam \count_o_RNO[1] .INIT=4'hE;
// @18:431
  CFG4 full_r_RNO_2 (
	.A(counter_r_Z[2]),
	.B(m34_5),
	.C(counter_r_Z[10]),
	.D(counter_r_Z[9]),
	.Y(m34_7)
);
defparam full_r_RNO_2.INIT=16'h0800;
// @18:431
  CFG4 empty_r_RNO_0 (
	.A(counter_r_Z[10]),
	.B(counter_r_Z[7]),
	.C(m33_e_5),
	.D(m33_e_4),
	.Y(m46_1)
);
defparam empty_r_RNO_0.INIT=16'h1000;
// @18:431
  CFG4 full_r_RNO_1 (
	.A(counter_r_Z[8]),
	.B(counter_r_Z[5]),
	.C(m34_7),
	.D(do_read_Z),
	.Y(m34_8)
);
defparam full_r_RNO_1.INIT=16'h0080;
// @18:431
  CFG4 full_r_RNO_0 (
	.A(counter_r_Z[10]),
	.B(counter_r_Z[0]),
	.C(m33_e_5),
	.D(m33_e_4),
	.Y(i13_mux)
);
defparam full_r_RNO_0.INIT=16'h2000;
// @18:431
  CFG4 empty_r_RNO (
	.A(counter_r_Z[0]),
	.B(m46_1),
	.C(counter_r_RNIHTBK_Z[0]),
	.D(do_read_Z),
	.Y(un7_counter_r)
);
defparam empty_r_RNO.INIT=16'h0C44;
// @18:431
  CFG4 full_r_RNO (
	.A(counter_r_Z[7]),
	.B(i13_mux),
	.C(counter_r_RNIHTBK_Z[0]),
	.D(m34_8),
	.Y(un16_counter_r)
);
defparam full_r_RNO.INIT=16'hE444;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* fifo_8_10_0 */

module gated_fifo_8_10_0 (
  Uart0RxFifoData,
  Uart0RxFifoCount,
  RxData,
  Uart0RxFifoFull,
  Uart0RxFifoEmpty,
  Uart0FifoReset_i_data_i,
  ReadUart0,
  Dbg1,
  FCCC_C0_0_GL1,
  Uart0FifoReset_i_arst_i
)
;
output [7:0] Uart0RxFifoData ;
output [9:0] Uart0RxFifoCount ;
input [7:0] RxData ;
output Uart0RxFifoFull ;
output Uart0RxFifoEmpty ;
input Uart0FifoReset_i_data_i ;
input ReadUart0 ;
input Dbg1 ;
input FCCC_C0_0_GL1 ;
input Uart0FifoReset_i_arst_i ;
wire Uart0RxFifoFull ;
wire Uart0RxFifoEmpty ;
wire Uart0FifoReset_i_data_i ;
wire ReadUart0 ;
wire Dbg1 ;
wire FCCC_C0_0_GL1 ;
wire Uart0FifoReset_i_arst_i ;
wire we_i_Z ;
wire VCC ;
wire Last_wone_i_0_sqmuxa_Z ;
wire GND ;
wire re_i_Z ;
wire Last_rone_i_0_sqmuxa_Z ;
wire Last_wone_i_Z ;
wire Last_rone_i_Z ;
wire N_1 ;
// @45:86
  SLE we_i (
	.Q(we_i_Z),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(Last_wone_i_0_sqmuxa_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:86
  SLE re_i (
	.Q(re_i_Z),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(Last_rone_i_0_sqmuxa_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:86
  SLE Last_wone_i (
	.Q(Last_wone_i_Z),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(Dbg1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:86
  SLE Last_rone_i (
	.Q(Last_rone_i_Z),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ReadUart0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:145
  CFG2 Last_rone_i_0_sqmuxa (
	.A(ReadUart0),
	.B(Last_rone_i_Z),
	.Y(Last_rone_i_0_sqmuxa_Z)
);
defparam Last_rone_i_0_sqmuxa.INIT=4'h2;
// @45:178
  CFG2 Last_wone_i_0_sqmuxa (
	.A(Dbg1),
	.B(Last_wone_i_Z),
	.Y(Last_wone_i_0_sqmuxa_Z)
);
defparam Last_wone_i_0_sqmuxa.INIT=4'h2;
  fifo_8_10_0 fifo_i (
	.RxData(RxData[7:0]),
	.Uart0RxFifoCount(Uart0RxFifoCount[9:0]),
	.Uart0RxFifoData(Uart0RxFifoData[7:0]),
	.we_i(we_i_Z),
	.re_i(re_i_Z),
	.Uart0FifoReset_i_data_i(Uart0FifoReset_i_data_i),
	.Uart0RxFifoEmpty(Uart0RxFifoEmpty),
	.Uart0FifoReset_i_arst_i(Uart0FifoReset_i_arst_i),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1),
	.Uart0RxFifoFull(Uart0RxFifoFull)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* gated_fifo_8_10_0 */

module UartRxFifoExtClk_10_4 (
  Uart0RxFifoCount,
  Uart0RxFifoData,
  ReadUart0,
  Uart0RxFifoEmpty,
  Uart0RxFifoFull,
  FCCC_C0_0_GL1,
  Rxd0_i,
  UartClk0,
  Uart0FifoReset_i,
  Uart0FifoReset_i_data_i,
  Uart0FifoReset_i_arst_i
)
;
output [9:0] Uart0RxFifoCount ;
output [7:0] Uart0RxFifoData ;
input ReadUart0 ;
output Uart0RxFifoEmpty ;
output Uart0RxFifoFull ;
input FCCC_C0_0_GL1 ;
input Rxd0_i ;
input UartClk0 ;
input Uart0FifoReset_i ;
input Uart0FifoReset_i_data_i ;
input Uart0FifoReset_i_arst_i ;
wire ReadUart0 ;
wire Uart0RxFifoEmpty ;
wire Uart0RxFifoFull ;
wire FCCC_C0_0_GL1 ;
wire Rxd0_i ;
wire UartClk0 ;
wire Uart0FifoReset_i ;
wire Uart0FifoReset_i_data_i ;
wire Uart0FifoReset_i_arst_i ;
wire [7:0] RxData;
wire RxComplete ;
wire Dbg1 ;
wire GND ;
wire VCC ;
// @46:133
  UartRxExtClk_0 Uart (
	.RxData(RxData[7:0]),
	.RxComplete(RxComplete),
	.Uart0FifoReset_i_arst_i(Uart0FifoReset_i_arst_i),
	.Uart0FifoReset_i_data_i(Uart0FifoReset_i_data_i),
	.Uart0FifoReset_i(Uart0FifoReset_i),
	.UartClk0(UartClk0),
	.Rxd0_i(Rxd0_i)
);
// @46:147
  IBufP2Ports_0 ClkSyncWrite (
	.Dbg1(Dbg1),
	.RxComplete(RxComplete),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1)
);
  gated_fifo_8_10_0 UartFifo (
	.Uart0RxFifoData(Uart0RxFifoData[7:0]),
	.Uart0RxFifoCount(Uart0RxFifoCount[9:0]),
	.RxData(RxData[7:0]),
	.Uart0RxFifoFull(Uart0RxFifoFull),
	.Uart0RxFifoEmpty(Uart0RxFifoEmpty),
	.Uart0FifoReset_i_data_i(Uart0FifoReset_i_data_i),
	.ReadUart0(ReadUart0),
	.Dbg1(Dbg1),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1),
	.Uart0FifoReset_i_arst_i(Uart0FifoReset_i_arst_i)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UartRxFifoExtClk_10_4 */

module IBufP2Ports_4 (
  StartTx_i,
  StartTx,
  UartTxClk0
)
;
output StartTx_i ;
input StartTx ;
input UartTxClk0 ;
wire StartTx_i ;
wire StartTx ;
wire UartTxClk0 ;
wire Temp1_Z ;
wire VCC ;
wire GND ;
// @30:47
(* cdc_synchronizer=1 *)  SLE Temp1 (
	.Q(Temp1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartTxClk0),
	.D(StartTx),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:47
(* cdc_synchronizer=1 *)  SLE O (
	.Q(StartTx_i),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartTxClk0),
	.D(Temp1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP2Ports_4 */

module UartTx_0 (
  OutgoingTxByte,
  StartTx_i,
  TxInProgress_i_i,
  UartTxClk0,
  Uart0FifoReset_i_arst_i,
  Txd0_c
)
;
input [7:0] OutgoingTxByte ;
input StartTx_i ;
output TxInProgress_i_i ;
input UartTxClk0 ;
input Uart0FifoReset_i_arst_i ;
output Txd0_c ;
wire StartTx_i ;
wire TxInProgress_i_i ;
wire UartTxClk0 ;
wire Uart0FifoReset_i_arst_i ;
wire Txd0_c ;
wire [3:0] BitCnt_Z;
wire [3:0] BitCnt_7;
wire GND ;
wire TxD_3_iv_i_Z ;
wire VCC ;
wire Busy_i_1_Z ;
wire LastGo_Z ;
wire un1_busy_i_Z ;
wire TxD_2_7_2_wmux_3_FCO_3 ;
wire TxD_2_7_2_wmux_3_S_3 ;
wire TxD_2 ;
wire TxD_2_7_2_0_y1 ;
wire TxD_2_7_2_0_y3 ;
wire TxD_2_7_2_co1_0 ;
wire TxD_2_7_2_wmux_2_S_3 ;
wire TxD_2_7_2_y0_0 ;
wire TxD_2_7_2_co0_0 ;
wire TxD_2_7_2_wmux_1_S_3 ;
wire TxD_2_7_2_0_co1 ;
wire TxD_2_7_2_wmux_0_S_3 ;
wire TxD_2_7_2_0_y0 ;
wire TxD_2_7_2_0_co0 ;
wire TxD_2_7_2_wmux_S_3 ;
wire BitCnt_0_sqmuxa_Z ;
wire txd14_Z ;
wire txd16_Z ;
wire N_1 ;
wire BitCnt_0_sqmuxa_1_Z ;
wire N_2 ;
wire CO1 ;
// @39:59
  SLE TxD (
	.Q(Txd0_c),
	.ADn(GND),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartTxClk0),
	.D(TxD_3_iv_i_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:59
  SLE Busy_i (
	.Q(TxInProgress_i_i),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartTxClk0),
	.D(Busy_i_1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:59
  SLE \BitCnt[3]  (
	.Q(BitCnt_Z[3]),
	.ADn(GND),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartTxClk0),
	.D(BitCnt_7[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:59
  SLE \BitCnt[2]  (
	.Q(BitCnt_Z[2]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartTxClk0),
	.D(BitCnt_7[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:59
  SLE \BitCnt[1]  (
	.Q(BitCnt_Z[1]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartTxClk0),
	.D(BitCnt_7[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:59
  SLE \BitCnt[0]  (
	.Q(BitCnt_Z[0]),
	.ADn(GND),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartTxClk0),
	.D(BitCnt_7[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:59
  SLE LastGo (
	.Q(LastGo_Z),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartTxClk0),
	.D(StartTx_i),
	.EN(un1_busy_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  ARI1 TxD_2_7_2_wmux_3 (
	.FCO(TxD_2_7_2_wmux_3_FCO_3),
	.S(TxD_2_7_2_wmux_3_S_3),
	.Y(TxD_2),
	.B(TxD_2_7_2_0_y1),
	.C(BitCnt_Z[0]),
	.D(VCC),
	.A(TxD_2_7_2_0_y3),
	.FCI(TxD_2_7_2_co1_0)
);
defparam TxD_2_7_2_wmux_3.INIT=20'h0EC2C;
  ARI1 TxD_2_7_2_wmux_2 (
	.FCO(TxD_2_7_2_co1_0),
	.S(TxD_2_7_2_wmux_2_S_3),
	.Y(TxD_2_7_2_0_y3),
	.B(BitCnt_Z[1]),
	.C(OutgoingTxByte[3]),
	.D(OutgoingTxByte[7]),
	.A(TxD_2_7_2_y0_0),
	.FCI(TxD_2_7_2_co0_0)
);
defparam TxD_2_7_2_wmux_2.INIT=20'h0F588;
  ARI1 TxD_2_7_2_wmux_1 (
	.FCO(TxD_2_7_2_co0_0),
	.S(TxD_2_7_2_wmux_1_S_3),
	.Y(TxD_2_7_2_y0_0),
	.B(BitCnt_Z[1]),
	.C(OutgoingTxByte[1]),
	.D(OutgoingTxByte[5]),
	.A(BitCnt_Z[2]),
	.FCI(TxD_2_7_2_0_co1)
);
defparam TxD_2_7_2_wmux_1.INIT=20'h0FA44;
  ARI1 TxD_2_7_2_wmux_0 (
	.FCO(TxD_2_7_2_0_co1),
	.S(TxD_2_7_2_wmux_0_S_3),
	.Y(TxD_2_7_2_0_y1),
	.B(BitCnt_Z[1]),
	.C(OutgoingTxByte[2]),
	.D(OutgoingTxByte[6]),
	.A(TxD_2_7_2_0_y0),
	.FCI(TxD_2_7_2_0_co0)
);
defparam TxD_2_7_2_wmux_0.INIT=20'h0F588;
  ARI1 TxD_2_7_2_0_wmux (
	.FCO(TxD_2_7_2_0_co0),
	.S(TxD_2_7_2_wmux_S_3),
	.Y(TxD_2_7_2_0_y0),
	.B(BitCnt_Z[1]),
	.C(OutgoingTxByte[0]),
	.D(OutgoingTxByte[4]),
	.A(BitCnt_Z[2]),
	.FCI(VCC)
);
defparam TxD_2_7_2_0_wmux.INIT=20'h0FA44;
// @39:75
  CFG3 BitCnt_0_sqmuxa (
	.A(TxInProgress_i_i),
	.B(StartTx_i),
	.C(LastGo_Z),
	.Y(BitCnt_0_sqmuxa_Z)
);
defparam BitCnt_0_sqmuxa.INIT=8'h04;
// @39:82
  CFG4 txd14 (
	.A(BitCnt_Z[0]),
	.B(BitCnt_Z[2]),
	.C(BitCnt_Z[3]),
	.D(BitCnt_Z[1]),
	.Y(txd14_Z)
);
defparam txd14.INIT=16'h8000;
// @39:101
  CFG4 txd16 (
	.A(BitCnt_Z[0]),
	.B(BitCnt_Z[2]),
	.C(BitCnt_Z[3]),
	.D(BitCnt_Z[1]),
	.Y(txd16_Z)
);
defparam txd16.INIT=16'h0010;
// @39:79
  CFG3 Busy_i_1 (
	.A(txd14_Z),
	.B(BitCnt_Z[3]),
	.C(txd16_Z),
	.Y(Busy_i_1_Z)
);
defparam Busy_i_1.INIT=8'hFB;
// @39:97
  CFG3 \BitCnt_7_f0_RNO[0]  (
	.A(BitCnt_Z[0]),
	.B(BitCnt_Z[3]),
	.C(txd16_Z),
	.Y(N_1)
);
defparam \BitCnt_7_f0_RNO[0] .INIT=8'h59;
// @39:108
  CFG3 BitCnt_0_sqmuxa_1 (
	.A(BitCnt_Z[3]),
	.B(BitCnt_0_sqmuxa_Z),
	.C(txd16_Z),
	.Y(BitCnt_0_sqmuxa_1_Z)
);
defparam BitCnt_0_sqmuxa_1.INIT=8'h08;
// @39:71
  CFG3 un1_busy_i (
	.A(LastGo_Z),
	.B(TxInProgress_i_i),
	.C(StartTx_i),
	.Y(un1_busy_i_Z)
);
defparam un1_busy_i.INIT=8'h12;
// @39:97
  CFG4 \BitCnt_7_f0_RNO[1]  (
	.A(BitCnt_Z[0]),
	.B(BitCnt_Z[1]),
	.C(BitCnt_Z[3]),
	.D(txd16_Z),
	.Y(N_2)
);
defparam \BitCnt_7_f0_RNO[1] .INIT=16'h66C6;
// @39:97
  CFG4 txd16_RNI7QMN (
	.A(BitCnt_Z[0]),
	.B(BitCnt_Z[1]),
	.C(BitCnt_Z[3]),
	.D(txd16_Z),
	.Y(CO1)
);
defparam txd16_RNI7QMN.INIT=16'h8808;
// @39:59
  CFG3 TxD_3_iv_i (
	.A(BitCnt_Z[3]),
	.B(TxD_2),
	.C(txd14_Z),
	.Y(TxD_3_iv_i_Z)
);
defparam TxD_3_iv_i.INIT=8'h0E;
// @39:79
  CFG3 \BitCnt_7_f0[0]  (
	.A(txd14_Z),
	.B(N_1),
	.C(BitCnt_0_sqmuxa_1_Z),
	.Y(BitCnt_7[0])
);
defparam \BitCnt_7_f0[0] .INIT=8'h54;
// @39:79
  CFG3 \BitCnt_7_f0[1]  (
	.A(txd14_Z),
	.B(N_2),
	.C(BitCnt_0_sqmuxa_1_Z),
	.Y(BitCnt_7[1])
);
defparam \BitCnt_7_f0[1] .INIT=8'h54;
// @39:79
  CFG4 \BitCnt_7_f0[3]  (
	.A(BitCnt_Z[3]),
	.B(BitCnt_Z[2]),
	.C(CO1),
	.D(txd14_Z),
	.Y(BitCnt_7[3])
);
defparam \BitCnt_7_f0[3] .INIT=16'h006A;
// @39:79
  CFG4 \BitCnt_7_f0[2]  (
	.A(CO1),
	.B(BitCnt_0_sqmuxa_1_Z),
	.C(BitCnt_Z[2]),
	.D(txd14_Z),
	.Y(BitCnt_7[2])
);
defparam \BitCnt_7_f0[2] .INIT=16'h00DE;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UartTx_0 */

module IBufP2Ports_0_5 (
  TxInProgress,
  TxInProgress_i_i,
  FCCC_C0_0_GL1
)
;
output TxInProgress ;
input TxInProgress_i_i ;
input FCCC_C0_0_GL1 ;
wire TxInProgress ;
wire TxInProgress_i_i ;
wire FCCC_C0_0_GL1 ;
wire Temp1_Z ;
wire VCC ;
wire GND ;
// @30:47
  SLE Temp1 (
	.Q(Temp1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(TxInProgress_i_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:47
  SLE O (
	.Q(TxInProgress),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(Temp1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP2Ports_0_5 */

module fifo_8_10_1_0 (
  Uart0TxFifoData,
  OutgoingTxByte,
  we_i,
  re_i,
  r_ack_i,
  Uart0TxFifoFull,
  Uart0TxFifoEmpty,
  Uart0FifoReset_i_arst_i,
  FCCC_C0_0_GL1
)
;
input [7:0] Uart0TxFifoData ;
output [7:0] OutgoingTxByte ;
input we_i ;
input re_i ;
output r_ack_i ;
output Uart0TxFifoFull ;
output Uart0TxFifoEmpty ;
input Uart0FifoReset_i_arst_i ;
input FCCC_C0_0_GL1 ;
wire we_i ;
wire re_i ;
wire r_ack_i ;
wire Uart0TxFifoFull ;
wire Uart0TxFifoEmpty ;
wire Uart0FifoReset_i_arst_i ;
wire FCCC_C0_0_GL1 ;
wire [9:0] raddr_r_Z;
wire [8:0] raddr_r_s;
wire [9:0] waddr_r_Z;
wire [8:0] waddr_r_s;
wire [7:0] ram_ram_0_0_OLDA_Z;
wire [9:9] raddr_r_s_Z;
wire [9:9] waddr_r_s_Z;
wire [10:0] counter_r_Z;
wire [10:0] counter_r_s;
wire [9:0] counter_r_cry;
wire [0:0] counter_r_RNIFU0O1_Y;
wire [1:1] counter_r_RNI28IK2_Y;
wire [2:2] counter_r_RNIMI3H3_Y;
wire [3:3] counter_r_RNIBUKD4_Y;
wire [4:4] counter_r_RNI1B6A5_Y;
wire [5:5] counter_r_RNIOON66_Y;
wire [6:6] counter_r_RNIG7937_Y;
wire [7:7] counter_r_RNI9NQV7_Y;
wire [8:8] counter_r_RNI38CS8_Y;
wire [10:10] counter_r_RNO_FCO_0;
wire [10:10] counter_r_RNO_Y_0;
wire [9:9] counter_r_RNIUPTO9_Y;
wire [8:1] raddr_r_cry_Z;
wire [8:1] raddr_r_cry_Y_7;
wire [9:9] raddr_r_s_FCO_7;
wire [9:9] raddr_r_s_Y_7;
wire [8:1] waddr_r_cry_Z;
wire [8:1] waddr_r_cry_Y_7;
wire [9:9] waddr_r_s_FCO_7;
wire [9:9] waddr_r_s_Y_7;
wire [7:0] ram_ram_0_0_NEWA;
wire [8:8] ram_ram_0_0_A_DOUT_0;
wire [8:0] ram_ram_0_0_B_DOUT_0;
wire ram_ram_0_0_en_Z ;
wire VCC ;
wire counter_r_0 ;
wire GND ;
wire do_write_Z ;
wire N_22_i_i ;
wire un7_counter_r ;
wire un16_counter_r ;
wire counter_r_cry_cy ;
wire empty_r_RNITLFR_S ;
wire empty_r_RNITLFR_Y ;
wire raddr_r_s_239_FCO ;
wire raddr_r_s_239_S ;
wire raddr_r_s_239_Y ;
wire waddr_r_s_240_FCO ;
wire waddr_r_s_240_S ;
wire waddr_r_s_240_Y ;
wire un7_counter_r_0_a2_5 ;
wire un7_counter_r_0_a2_4 ;
wire un16_counter_r_0_a2_7 ;
wire un16_counter_r_0_a2_6 ;
wire un16_counter_r_0_a2_0_6 ;
wire un16_counter_r_0_a2_0_5 ;
wire un16_counter_r_0_a2_0_4 ;
wire un16_counter_r_0_a2_9 ;
wire un7_counter_r_0_a2_7 ;
wire un16_counter_r_0_a2_3 ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire N_4 ;
wire N_3 ;
wire N_2 ;
wire N_1 ;
wire NC0 ;
wire NC1 ;
wire NC2 ;
wire NC3 ;
wire NC4 ;
wire NC5 ;
wire NC6 ;
wire NC7 ;
wire NC8 ;
wire NC9 ;
wire NC10 ;
wire NC11 ;
wire NC12 ;
wire NC13 ;
wire NC14 ;
wire NC15 ;
wire NC16 ;
wire NC17 ;
wire NC18 ;
  CFG1 \raddr_r_RNO[0]  (
	.A(raddr_r_Z[0]),
	.Y(raddr_r_s[0])
);
defparam \raddr_r_RNO[0] .INIT=2'h1;
  CFG1 \waddr_r_RNO[0]  (
	.A(waddr_r_Z[0]),
	.Y(waddr_r_s[0])
);
defparam \waddr_r_RNO[0] .INIT=2'h1;
  SLE ram_ram_0_0_en (
	.Q(ram_ram_0_0_en_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[0]  (
	.Q(ram_ram_0_0_OLDA_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(OutgoingTxByte[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[1]  (
	.Q(ram_ram_0_0_OLDA_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(OutgoingTxByte[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[2]  (
	.Q(ram_ram_0_0_OLDA_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(OutgoingTxByte[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[3]  (
	.Q(ram_ram_0_0_OLDA_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(OutgoingTxByte[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[4]  (
	.Q(ram_ram_0_0_OLDA_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(OutgoingTxByte[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[5]  (
	.Q(ram_ram_0_0_OLDA_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(OutgoingTxByte[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[6]  (
	.Q(ram_ram_0_0_OLDA_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(OutgoingTxByte[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[7]  (
	.Q(ram_ram_0_0_OLDA_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(OutgoingTxByte[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \raddr_r[9]  (
	.Q(raddr_r_Z[9]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s_Z[9]),
	.EN(counter_r_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \raddr_r[8]  (
	.Q(raddr_r_Z[8]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s[8]),
	.EN(counter_r_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \raddr_r[7]  (
	.Q(raddr_r_Z[7]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s[7]),
	.EN(counter_r_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \raddr_r[6]  (
	.Q(raddr_r_Z[6]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s[6]),
	.EN(counter_r_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \raddr_r[5]  (
	.Q(raddr_r_Z[5]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s[5]),
	.EN(counter_r_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \raddr_r[4]  (
	.Q(raddr_r_Z[4]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s[4]),
	.EN(counter_r_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \raddr_r[3]  (
	.Q(raddr_r_Z[3]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s[3]),
	.EN(counter_r_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \raddr_r[2]  (
	.Q(raddr_r_Z[2]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s[2]),
	.EN(counter_r_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \raddr_r[1]  (
	.Q(raddr_r_Z[1]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s[1]),
	.EN(counter_r_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \raddr_r[0]  (
	.Q(raddr_r_Z[0]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s[0]),
	.EN(counter_r_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \waddr_r[9]  (
	.Q(waddr_r_Z[9]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s_Z[9]),
	.EN(do_write_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \waddr_r[8]  (
	.Q(waddr_r_Z[8]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s[8]),
	.EN(do_write_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \waddr_r[7]  (
	.Q(waddr_r_Z[7]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s[7]),
	.EN(do_write_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \waddr_r[6]  (
	.Q(waddr_r_Z[6]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s[6]),
	.EN(do_write_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \waddr_r[5]  (
	.Q(waddr_r_Z[5]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s[5]),
	.EN(do_write_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \waddr_r[4]  (
	.Q(waddr_r_Z[4]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s[4]),
	.EN(do_write_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \waddr_r[3]  (
	.Q(waddr_r_Z[3]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s[3]),
	.EN(do_write_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \waddr_r[2]  (
	.Q(waddr_r_Z[2]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s[2]),
	.EN(do_write_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \waddr_r[1]  (
	.Q(waddr_r_Z[1]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s[1]),
	.EN(do_write_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \waddr_r[0]  (
	.Q(waddr_r_Z[0]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s[0]),
	.EN(do_write_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \counter_r[10]  (
	.Q(counter_r_Z[10]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[10]),
	.EN(N_22_i_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \counter_r[9]  (
	.Q(counter_r_Z[9]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[9]),
	.EN(N_22_i_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \counter_r[8]  (
	.Q(counter_r_Z[8]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[8]),
	.EN(N_22_i_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \counter_r[7]  (
	.Q(counter_r_Z[7]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[7]),
	.EN(N_22_i_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \counter_r[6]  (
	.Q(counter_r_Z[6]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[6]),
	.EN(N_22_i_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \counter_r[5]  (
	.Q(counter_r_Z[5]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[5]),
	.EN(N_22_i_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \counter_r[4]  (
	.Q(counter_r_Z[4]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[4]),
	.EN(N_22_i_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \counter_r[3]  (
	.Q(counter_r_Z[3]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[3]),
	.EN(N_22_i_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \counter_r[2]  (
	.Q(counter_r_Z[2]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[2]),
	.EN(N_22_i_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \counter_r[1]  (
	.Q(counter_r_Z[1]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[1]),
	.EN(N_22_i_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \counter_r[0]  (
	.Q(counter_r_Z[0]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[0]),
	.EN(N_22_i_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE empty_r (
	.Q(Uart0TxFifoEmpty),
	.ADn(GND),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(un7_counter_r),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE full_r (
	.Q(Uart0TxFifoFull),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(un16_counter_r),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:123
  SLE r_ack (
	.Q(r_ack_i),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  ARI1 empty_r_RNITLFR (
	.FCO(counter_r_cry_cy),
	.S(empty_r_RNITLFR_S),
	.Y(empty_r_RNITLFR_Y),
	.B(re_i),
	.C(Uart0TxFifoEmpty),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam empty_r_RNITLFR.INIT=20'h4DD00;
// @38:89
  ARI1 \counter_r_RNIFU0O1[0]  (
	.FCO(counter_r_cry[0]),
	.S(counter_r_s[0]),
	.Y(counter_r_RNIFU0O1_Y[0]),
	.B(re_i),
	.C(Uart0TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[0]),
	.FCI(counter_r_cry_cy)
);
defparam \counter_r_RNIFU0O1[0] .INIT=20'h5DD22;
// @38:89
  ARI1 \counter_r_RNI28IK2[1]  (
	.FCO(counter_r_cry[1]),
	.S(counter_r_s[1]),
	.Y(counter_r_RNI28IK2_Y[1]),
	.B(re_i),
	.C(Uart0TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[1]),
	.FCI(counter_r_cry[0])
);
defparam \counter_r_RNI28IK2[1] .INIT=20'h5DD22;
// @38:89
  ARI1 \counter_r_RNIMI3H3[2]  (
	.FCO(counter_r_cry[2]),
	.S(counter_r_s[2]),
	.Y(counter_r_RNIMI3H3_Y[2]),
	.B(re_i),
	.C(Uart0TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[2]),
	.FCI(counter_r_cry[1])
);
defparam \counter_r_RNIMI3H3[2] .INIT=20'h5DD22;
// @38:89
  ARI1 \counter_r_RNIBUKD4[3]  (
	.FCO(counter_r_cry[3]),
	.S(counter_r_s[3]),
	.Y(counter_r_RNIBUKD4_Y[3]),
	.B(re_i),
	.C(Uart0TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[3]),
	.FCI(counter_r_cry[2])
);
defparam \counter_r_RNIBUKD4[3] .INIT=20'h5DD22;
// @38:89
  ARI1 \counter_r_RNI1B6A5[4]  (
	.FCO(counter_r_cry[4]),
	.S(counter_r_s[4]),
	.Y(counter_r_RNI1B6A5_Y[4]),
	.B(re_i),
	.C(Uart0TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[4]),
	.FCI(counter_r_cry[3])
);
defparam \counter_r_RNI1B6A5[4] .INIT=20'h5DD22;
// @38:89
  ARI1 \counter_r_RNIOON66[5]  (
	.FCO(counter_r_cry[5]),
	.S(counter_r_s[5]),
	.Y(counter_r_RNIOON66_Y[5]),
	.B(re_i),
	.C(Uart0TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[5]),
	.FCI(counter_r_cry[4])
);
defparam \counter_r_RNIOON66[5] .INIT=20'h5DD22;
// @38:89
  ARI1 \counter_r_RNIG7937[6]  (
	.FCO(counter_r_cry[6]),
	.S(counter_r_s[6]),
	.Y(counter_r_RNIG7937_Y[6]),
	.B(re_i),
	.C(Uart0TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[6]),
	.FCI(counter_r_cry[5])
);
defparam \counter_r_RNIG7937[6] .INIT=20'h5DD22;
// @38:89
  ARI1 \counter_r_RNI9NQV7[7]  (
	.FCO(counter_r_cry[7]),
	.S(counter_r_s[7]),
	.Y(counter_r_RNI9NQV7_Y[7]),
	.B(re_i),
	.C(Uart0TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[7]),
	.FCI(counter_r_cry[6])
);
defparam \counter_r_RNI9NQV7[7] .INIT=20'h5DD22;
// @38:89
  ARI1 \counter_r_RNI38CS8[8]  (
	.FCO(counter_r_cry[8]),
	.S(counter_r_s[8]),
	.Y(counter_r_RNI38CS8_Y[8]),
	.B(re_i),
	.C(Uart0TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[8]),
	.FCI(counter_r_cry[7])
);
defparam \counter_r_RNI38CS8[8] .INIT=20'h5DD22;
// @38:89
  ARI1 \counter_r_RNO[10]  (
	.FCO(counter_r_RNO_FCO_0[10]),
	.S(counter_r_s[10]),
	.Y(counter_r_RNO_Y_0[10]),
	.B(counter_r_Z[10]),
	.C(counter_r_0),
	.D(GND),
	.A(VCC),
	.FCI(counter_r_cry[9])
);
defparam \counter_r_RNO[10] .INIT=20'h46600;
// @38:89
  ARI1 \counter_r_RNIUPTO9[9]  (
	.FCO(counter_r_cry[9]),
	.S(counter_r_s[9]),
	.Y(counter_r_RNIUPTO9_Y[9]),
	.B(re_i),
	.C(Uart0TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[9]),
	.FCI(counter_r_cry[8])
);
defparam \counter_r_RNIUPTO9[9] .INIT=20'h5DD22;
// @38:68
  ARI1 raddr_r_s_239 (
	.FCO(raddr_r_s_239_FCO),
	.S(raddr_r_s_239_S),
	.Y(raddr_r_s_239_Y),
	.B(raddr_r_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam raddr_r_s_239.INIT=20'h4AA00;
// @38:68
  ARI1 \raddr_r_cry[1]  (
	.FCO(raddr_r_cry_Z[1]),
	.S(raddr_r_s[1]),
	.Y(raddr_r_cry_Y_7[1]),
	.B(raddr_r_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_s_239_FCO)
);
defparam \raddr_r_cry[1] .INIT=20'h4AA00;
// @38:68
  ARI1 \raddr_r_cry[2]  (
	.FCO(raddr_r_cry_Z[2]),
	.S(raddr_r_s[2]),
	.Y(raddr_r_cry_Y_7[2]),
	.B(raddr_r_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[1])
);
defparam \raddr_r_cry[2] .INIT=20'h4AA00;
// @38:68
  ARI1 \raddr_r_cry[3]  (
	.FCO(raddr_r_cry_Z[3]),
	.S(raddr_r_s[3]),
	.Y(raddr_r_cry_Y_7[3]),
	.B(raddr_r_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[2])
);
defparam \raddr_r_cry[3] .INIT=20'h4AA00;
// @38:68
  ARI1 \raddr_r_cry[4]  (
	.FCO(raddr_r_cry_Z[4]),
	.S(raddr_r_s[4]),
	.Y(raddr_r_cry_Y_7[4]),
	.B(raddr_r_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[3])
);
defparam \raddr_r_cry[4] .INIT=20'h4AA00;
// @38:68
  ARI1 \raddr_r_cry[5]  (
	.FCO(raddr_r_cry_Z[5]),
	.S(raddr_r_s[5]),
	.Y(raddr_r_cry_Y_7[5]),
	.B(raddr_r_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[4])
);
defparam \raddr_r_cry[5] .INIT=20'h4AA00;
// @38:68
  ARI1 \raddr_r_cry[6]  (
	.FCO(raddr_r_cry_Z[6]),
	.S(raddr_r_s[6]),
	.Y(raddr_r_cry_Y_7[6]),
	.B(raddr_r_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[5])
);
defparam \raddr_r_cry[6] .INIT=20'h4AA00;
// @38:68
  ARI1 \raddr_r_cry[7]  (
	.FCO(raddr_r_cry_Z[7]),
	.S(raddr_r_s[7]),
	.Y(raddr_r_cry_Y_7[7]),
	.B(raddr_r_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[6])
);
defparam \raddr_r_cry[7] .INIT=20'h4AA00;
// @38:68
  ARI1 \raddr_r_s[9]  (
	.FCO(raddr_r_s_FCO_7[9]),
	.S(raddr_r_s_Z[9]),
	.Y(raddr_r_s_Y_7[9]),
	.B(raddr_r_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[8])
);
defparam \raddr_r_s[9] .INIT=20'h4AA00;
// @38:68
  ARI1 \raddr_r_cry[8]  (
	.FCO(raddr_r_cry_Z[8]),
	.S(raddr_r_s[8]),
	.Y(raddr_r_cry_Y_7[8]),
	.B(raddr_r_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[7])
);
defparam \raddr_r_cry[8] .INIT=20'h4AA00;
// @38:68
  ARI1 waddr_r_s_240 (
	.FCO(waddr_r_s_240_FCO),
	.S(waddr_r_s_240_S),
	.Y(waddr_r_s_240_Y),
	.B(waddr_r_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam waddr_r_s_240.INIT=20'h4AA00;
// @38:68
  ARI1 \waddr_r_cry[1]  (
	.FCO(waddr_r_cry_Z[1]),
	.S(waddr_r_s[1]),
	.Y(waddr_r_cry_Y_7[1]),
	.B(waddr_r_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_s_240_FCO)
);
defparam \waddr_r_cry[1] .INIT=20'h4AA00;
// @38:68
  ARI1 \waddr_r_cry[2]  (
	.FCO(waddr_r_cry_Z[2]),
	.S(waddr_r_s[2]),
	.Y(waddr_r_cry_Y_7[2]),
	.B(waddr_r_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[1])
);
defparam \waddr_r_cry[2] .INIT=20'h4AA00;
// @38:68
  ARI1 \waddr_r_cry[3]  (
	.FCO(waddr_r_cry_Z[3]),
	.S(waddr_r_s[3]),
	.Y(waddr_r_cry_Y_7[3]),
	.B(waddr_r_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[2])
);
defparam \waddr_r_cry[3] .INIT=20'h4AA00;
// @38:68
  ARI1 \waddr_r_cry[4]  (
	.FCO(waddr_r_cry_Z[4]),
	.S(waddr_r_s[4]),
	.Y(waddr_r_cry_Y_7[4]),
	.B(waddr_r_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[3])
);
defparam \waddr_r_cry[4] .INIT=20'h4AA00;
// @38:68
  ARI1 \waddr_r_cry[5]  (
	.FCO(waddr_r_cry_Z[5]),
	.S(waddr_r_s[5]),
	.Y(waddr_r_cry_Y_7[5]),
	.B(waddr_r_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[4])
);
defparam \waddr_r_cry[5] .INIT=20'h4AA00;
// @38:68
  ARI1 \waddr_r_cry[6]  (
	.FCO(waddr_r_cry_Z[6]),
	.S(waddr_r_s[6]),
	.Y(waddr_r_cry_Y_7[6]),
	.B(waddr_r_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[5])
);
defparam \waddr_r_cry[6] .INIT=20'h4AA00;
// @38:68
  ARI1 \waddr_r_cry[7]  (
	.FCO(waddr_r_cry_Z[7]),
	.S(waddr_r_s[7]),
	.Y(waddr_r_cry_Y_7[7]),
	.B(waddr_r_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[6])
);
defparam \waddr_r_cry[7] .INIT=20'h4AA00;
// @38:68
  ARI1 \waddr_r_s[9]  (
	.FCO(waddr_r_s_FCO_7[9]),
	.S(waddr_r_s_Z[9]),
	.Y(waddr_r_s_Y_7[9]),
	.B(waddr_r_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[8])
);
defparam \waddr_r_s[9] .INIT=20'h4AA00;
// @38:68
  ARI1 \waddr_r_cry[8]  (
	.FCO(waddr_r_cry_Z[8]),
	.S(waddr_r_s[8]),
	.Y(waddr_r_cry_Y_7[8]),
	.B(waddr_r_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[7])
);
defparam \waddr_r_cry[8] .INIT=20'h4AA00;
// @38:46
  RAM1K18 ram_ram_0_0 (
	.A_DOUT({NC8, NC7, NC6, NC5, NC4, NC3, NC2, NC1, NC0, ram_ram_0_0_A_DOUT_0[8], ram_ram_0_0_NEWA[7:0]}),
	.B_DOUT({NC17, NC16, NC15, NC14, NC13, NC12, NC11, NC10, NC9, ram_ram_0_0_B_DOUT_0[8:0]}),
	.BUSY(NC18),
	.A_CLK(FCCC_C0_0_GL1),
	.A_DOUT_CLK(VCC),
	.A_ARST_N(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC, VCC}),
	.A_DOUT_ARST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_ADDR({GND, raddr_r_Z[9:0], GND, GND, GND}),
	.A_WEN({GND, GND}),
	.B_CLK(FCCC_C0_0_GL1),
	.B_DOUT_CLK(VCC),
	.B_ARST_N(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC, VCC}),
	.B_DOUT_ARST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, Uart0TxFifoData[7:0]}),
	.B_ADDR({GND, waddr_r_Z[9:0], GND, GND, GND}),
	.B_WEN({GND, do_write_Z}),
	.A_EN(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, VCC, VCC}),
	.A_WMODE(GND),
	.B_EN(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, VCC, VCC}),
	.B_WMODE(GND),
	.SII_LOCK(GND)
);
defparam ram_ram_0_0.RAMINDEX="ram[7:0]%1024-1024%8-8%SPEED%0%0%DUAL-PORT%ECC_EN-0";
  CFG3 ram_ram_0_0_RNIBHPQ (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[7]),
	.C(ram_ram_0_0_OLDA_Z[7]),
	.Y(OutgoingTxByte[7])
);
defparam ram_ram_0_0_RNIBHPQ.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNIAGPQ (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[6]),
	.C(ram_ram_0_0_OLDA_Z[6]),
	.Y(OutgoingTxByte[6])
);
defparam ram_ram_0_0_RNIAGPQ.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNI9FPQ (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[5]),
	.C(ram_ram_0_0_OLDA_Z[5]),
	.Y(OutgoingTxByte[5])
);
defparam ram_ram_0_0_RNI9FPQ.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNI8EPQ (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[4]),
	.C(ram_ram_0_0_OLDA_Z[4]),
	.Y(OutgoingTxByte[4])
);
defparam ram_ram_0_0_RNI8EPQ.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNI7DPQ (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[3]),
	.C(ram_ram_0_0_OLDA_Z[3]),
	.Y(OutgoingTxByte[3])
);
defparam ram_ram_0_0_RNI7DPQ.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNI6CPQ (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[2]),
	.C(ram_ram_0_0_OLDA_Z[2]),
	.Y(OutgoingTxByte[2])
);
defparam ram_ram_0_0_RNI6CPQ.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNI5BPQ (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[1]),
	.C(ram_ram_0_0_OLDA_Z[1]),
	.Y(OutgoingTxByte[1])
);
defparam ram_ram_0_0_RNI5BPQ.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNI4APQ (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[0]),
	.C(ram_ram_0_0_OLDA_Z[0]),
	.Y(OutgoingTxByte[0])
);
defparam ram_ram_0_0_RNI4APQ.INIT=8'hD8;
// @38:68
  CFG3 full_r_RNI3SSB1 (
	.A(we_i),
	.B(Uart0TxFifoFull),
	.C(empty_r_RNITLFR_Y),
	.Y(N_22_i_i)
);
defparam full_r_RNI3SSB1.INIT=8'h2D;
// @38:89
  CFG2 empty_r_RNITLFR_0 (
	.A(Uart0TxFifoEmpty),
	.B(re_i),
	.Y(counter_r_0)
);
defparam empty_r_RNITLFR_0.INIT=4'h4;
// @38:60
  CFG2 do_write (
	.A(Uart0TxFifoFull),
	.B(we_i),
	.Y(do_write_Z)
);
defparam do_write.INIT=4'h4;
// @38:82
  CFG4 \update.un7_counter_r_0_a2_5  (
	.A(counter_r_Z[6]),
	.B(counter_r_Z[5]),
	.C(counter_r_Z[2]),
	.D(counter_r_Z[1]),
	.Y(un7_counter_r_0_a2_5)
);
defparam \update.un7_counter_r_0_a2_5 .INIT=16'h0001;
// @38:82
  CFG4 \update.un7_counter_r_0_a2_4  (
	.A(counter_r_Z[10]),
	.B(counter_r_Z[9]),
	.C(counter_r_Z[8]),
	.D(counter_r_Z[7]),
	.Y(un7_counter_r_0_a2_4)
);
defparam \update.un7_counter_r_0_a2_4 .INIT=16'h0001;
// @38:89
  CFG4 \update.un16_counter_r_0_a2_7  (
	.A(counter_r_Z[6]),
	.B(counter_r_Z[4]),
	.C(counter_r_Z[3]),
	.D(counter_r_Z[1]),
	.Y(un16_counter_r_0_a2_7)
);
defparam \update.un16_counter_r_0_a2_7 .INIT=16'h8000;
// @38:89
  CFG4 \update.un16_counter_r_0_a2_6  (
	.A(counter_r_Z[9]),
	.B(counter_r_Z[7]),
	.C(counter_r_Z[2]),
	.D(counter_r_Z[0]),
	.Y(un16_counter_r_0_a2_6)
);
defparam \update.un16_counter_r_0_a2_6 .INIT=16'h8000;
// @38:89
  CFG4 \update.un16_counter_r_0_a2_0_6  (
	.A(counter_r_Z[9]),
	.B(counter_r_Z[4]),
	.C(counter_r_Z[3]),
	.D(counter_r_Z[1]),
	.Y(un16_counter_r_0_a2_0_6)
);
defparam \update.un16_counter_r_0_a2_0_6 .INIT=16'h0001;
// @38:89
  CFG4 \update.un16_counter_r_0_a2_0_5  (
	.A(counter_r_Z[8]),
	.B(counter_r_Z[7]),
	.C(counter_r_Z[2]),
	.D(counter_r_Z[0]),
	.Y(un16_counter_r_0_a2_0_5)
);
defparam \update.un16_counter_r_0_a2_0_5 .INIT=16'h0001;
// @38:89
  CFG3 \update.un16_counter_r_0_a2_0_4  (
	.A(counter_r_Z[10]),
	.B(counter_r_Z[6]),
	.C(counter_r_Z[5]),
	.Y(un16_counter_r_0_a2_0_4)
);
defparam \update.un16_counter_r_0_a2_0_4 .INIT=8'h02;
// @38:89
  CFG4 \update.un16_counter_r_0_a2_9  (
	.A(counter_r_Z[5]),
	.B(un16_counter_r_0_a2_6),
	.C(counter_r_Z[10]),
	.D(counter_r_Z[8]),
	.Y(un16_counter_r_0_a2_9)
);
defparam \update.un16_counter_r_0_a2_9 .INIT=16'h0800;
// @38:82
  CFG4 \update.un7_counter_r_0_a2_7  (
	.A(counter_r_Z[4]),
	.B(counter_r_Z[3]),
	.C(un7_counter_r_0_a2_5),
	.D(un7_counter_r_0_a2_4),
	.Y(un7_counter_r_0_a2_7)
);
defparam \update.un7_counter_r_0_a2_7 .INIT=16'h1000;
// @38:89
  CFG4 \update.un16_counter_r_0_a2  (
	.A(un16_counter_r_0_a2_9),
	.B(un16_counter_r_0_a2_7),
	.C(empty_r_RNITLFR_Y),
	.D(do_write_Z),
	.Y(un16_counter_r_0_a2_3)
);
defparam \update.un16_counter_r_0_a2 .INIT=16'h8000;
// @38:82
  CFG4 \update.un7_counter_r_0_a2  (
	.A(un7_counter_r_0_a2_7),
	.B(empty_r_RNITLFR_Y),
	.C(counter_r_Z[0]),
	.D(do_write_Z),
	.Y(un7_counter_r)
);
defparam \update.un7_counter_r_0_a2 .INIT=16'h0A2A;
// @38:89
  CFG4 \update.un16_counter_r_0  (
	.A(un16_counter_r_0_a2_0_6),
	.B(un16_counter_r_0_a2_0_4),
	.C(un16_counter_r_0_a2_3),
	.D(un16_counter_r_0_a2_0_5),
	.Y(un16_counter_r)
);
defparam \update.un16_counter_r_0 .INIT=16'hF8F0;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* fifo_8_10_1_0 */

module gated_fifo_8_10_1_0 (
  OutgoingTxByte,
  Uart0TxFifoData,
  Uart0TxFifoEmpty,
  Uart0TxFifoFull,
  FifoReadAck,
  ReadStrobe,
  WriteUart0,
  FCCC_C0_0_GL1,
  Uart0FifoReset_i_arst_i
)
;
output [7:0] OutgoingTxByte ;
input [7:0] Uart0TxFifoData ;
output Uart0TxFifoEmpty ;
output Uart0TxFifoFull ;
output FifoReadAck ;
input ReadStrobe ;
input WriteUart0 ;
input FCCC_C0_0_GL1 ;
input Uart0FifoReset_i_arst_i ;
wire Uart0TxFifoEmpty ;
wire Uart0TxFifoFull ;
wire FifoReadAck ;
wire ReadStrobe ;
wire WriteUart0 ;
wire FCCC_C0_0_GL1 ;
wire Uart0FifoReset_i_arst_i ;
wire we_i_Z ;
wire VCC ;
wire Last_wone_i_0_sqmuxa_Z ;
wire GND ;
wire re_i_Z ;
wire Last_rone_i_0_sqmuxa_Z ;
wire Last_wone_i_Z ;
wire Last_rone_i_Z ;
wire r_ack_1_sqmuxa_i_Z ;
wire r_ack_i ;
// @45:86
  SLE we_i (
	.Q(we_i_Z),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(Last_wone_i_0_sqmuxa_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:86
  SLE re_i (
	.Q(re_i_Z),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(Last_rone_i_0_sqmuxa_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:86
  SLE Last_wone_i (
	.Q(Last_wone_i_Z),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(WriteUart0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:86
  SLE Last_rone_i (
	.Q(Last_rone_i_Z),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ReadStrobe),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:86
  SLE r_ack (
	.Q(FifoReadAck),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ReadStrobe),
	.EN(r_ack_1_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:178
  CFG2 Last_wone_i_0_sqmuxa (
	.A(WriteUart0),
	.B(Last_wone_i_Z),
	.Y(Last_wone_i_0_sqmuxa_Z)
);
defparam Last_wone_i_0_sqmuxa.INIT=4'h2;
// @45:145
  CFG2 Last_rone_i_0_sqmuxa (
	.A(ReadStrobe),
	.B(Last_rone_i_Z),
	.Y(Last_rone_i_0_sqmuxa_Z)
);
defparam Last_rone_i_0_sqmuxa.INIT=4'h2;
// @45:86
  CFG2 r_ack_1_sqmuxa_i (
	.A(ReadStrobe),
	.B(r_ack_i),
	.Y(r_ack_1_sqmuxa_i_Z)
);
defparam r_ack_1_sqmuxa_i.INIT=4'hD;
  fifo_8_10_1_0 fifo_i (
	.Uart0TxFifoData(Uart0TxFifoData[7:0]),
	.OutgoingTxByte(OutgoingTxByte[7:0]),
	.we_i(we_i_Z),
	.re_i(re_i_Z),
	.r_ack_i(r_ack_i),
	.Uart0TxFifoFull(Uart0TxFifoFull),
	.Uart0TxFifoEmpty(Uart0TxFifoEmpty),
	.Uart0FifoReset_i_arst_i(Uart0FifoReset_i_arst_i),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* gated_fifo_8_10_1_0 */

module UartTxFifoExtClk_10_4 (
  Uart0TxFifoData,
  WriteUart0,
  Uart0TxFifoFull,
  Txd0_c,
  UartTxClk0,
  Uart0TxFifoEmpty,
  Uart0FifoReset_i_arst_i,
  Uart0FifoReset_i_data_i,
  FCCC_C0_0_GL1
)
;
input [7:0] Uart0TxFifoData ;
input WriteUart0 ;
output Uart0TxFifoFull ;
output Txd0_c ;
input UartTxClk0 ;
output Uart0TxFifoEmpty ;
input Uart0FifoReset_i_arst_i ;
input Uart0FifoReset_i_data_i ;
input FCCC_C0_0_GL1 ;
wire WriteUart0 ;
wire Uart0TxFifoFull ;
wire Txd0_c ;
wire UartTxClk0 ;
wire Uart0TxFifoEmpty ;
wire Uart0FifoReset_i_arst_i ;
wire Uart0FifoReset_i_data_i ;
wire FCCC_C0_0_GL1 ;
wire [1:0] CurrentState_Z;
wire [0:0] CurrentState_i;
wire [1:0] NextState_Z;
wire [7:0] OutgoingTxByte;
wire VCC ;
wire GND ;
wire StartTx_Z ;
wire readstrobe13 ;
wire un1_readstrobe12_i ;
wire ReadStrobe_Z ;
wire N_23_i ;
wire N_21_i ;
wire un1_NextState_1_sqmuxa_i_0_3 ;
wire un1_NextState_1_sqmuxa_i_0_1_Z ;
wire TxInProgress ;
wire FifoReadAck ;
wire StartTx_i ;
wire TxInProgress_i_i ;
  CFG1 \NextState_RNO[0]  (
	.A(CurrentState_Z[0]),
	.Y(CurrentState_i[0])
);
defparam \NextState_RNO[0] .INIT=2'h1;
// @47:205
  SLE \CurrentState[0]  (
	.Q(CurrentState_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(NextState_Z[0]),
	.EN(Uart0FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:205
(* cdc_synchronizer=1 *)  SLE StartTx (
	.Q(StartTx_Z),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(readstrobe13),
	.EN(un1_readstrobe12_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:205
  SLE ReadStrobe (
	.Q(ReadStrobe_Z),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(CurrentState_Z[0]),
	.EN(N_23_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:205
  SLE \NextState[1]  (
	.Q(NextState_Z[1]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(N_21_i),
	.EN(un1_NextState_1_sqmuxa_i_0_3),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:205
  SLE \NextState[0]  (
	.Q(NextState_Z[0]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(CurrentState_i[0]),
	.EN(un1_NextState_1_sqmuxa_i_0_3),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:205
  SLE \CurrentState[1]  (
	.Q(CurrentState_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(NextState_Z[1]),
	.EN(Uart0FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:217
  CFG3 un1_NextState_1_sqmuxa_i_0 (
	.A(CurrentState_Z[1]),
	.B(un1_NextState_1_sqmuxa_i_0_1_Z),
	.C(TxInProgress),
	.Y(un1_NextState_1_sqmuxa_i_0_3)
);
defparam un1_NextState_1_sqmuxa_i_0.INIT=8'h86;
// @47:217
  CFG4 un1_NextState_1_sqmuxa_i_0_1 (
	.A(CurrentState_Z[0]),
	.B(Uart0TxFifoEmpty),
	.C(FifoReadAck),
	.D(CurrentState_Z[1]),
	.Y(un1_NextState_1_sqmuxa_i_0_1_Z)
);
defparam un1_NextState_1_sqmuxa_i_0_1.INIT=16'h551B;
// @47:217
  CFG2 un1_readstrobe11_1_i_x2 (
	.A(CurrentState_Z[0]),
	.B(CurrentState_Z[1]),
	.Y(N_21_i)
);
defparam un1_readstrobe11_1_i_x2.INIT=4'h6;
// @47:247
  CFG2 readstrobe13_0_a2 (
	.A(CurrentState_Z[0]),
	.B(CurrentState_Z[1]),
	.Y(readstrobe13)
);
defparam readstrobe13_0_a2.INIT=4'h4;
// @47:205
  CFG3 ReadStrobe_RNO (
	.A(FifoReadAck),
	.B(CurrentState_Z[1]),
	.C(CurrentState_Z[0]),
	.Y(N_23_i)
);
defparam ReadStrobe_RNO.INIT=8'h1B;
// @47:205
  CFG3 StartTx_RNO (
	.A(FifoReadAck),
	.B(CurrentState_Z[1]),
	.C(CurrentState_Z[0]),
	.Y(un1_readstrobe12_i)
);
defparam StartTx_RNO.INIT=8'hCB;
// @47:162
  IBufP2Ports_4 IBufStartTx (
	.StartTx_i(StartTx_i),
	.StartTx(StartTx_Z),
	.UartTxClk0(UartTxClk0)
);
// @47:170
  UartTx_0 UartTxUart (
	.OutgoingTxByte(OutgoingTxByte[7:0]),
	.StartTx_i(StartTx_i),
	.TxInProgress_i_i(TxInProgress_i_i),
	.UartTxClk0(UartTxClk0),
	.Uart0FifoReset_i_arst_i(Uart0FifoReset_i_arst_i),
	.Txd0_c(Txd0_c)
);
// @47:182
  IBufP2Ports_0_5 IBufTxInProgress_i (
	.TxInProgress(TxInProgress),
	.TxInProgress_i_i(TxInProgress_i_i),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1)
);
  gated_fifo_8_10_1_0 UartTxFifo (
	.OutgoingTxByte(OutgoingTxByte[7:0]),
	.Uart0TxFifoData(Uart0TxFifoData[7:0]),
	.Uart0TxFifoEmpty(Uart0TxFifoEmpty),
	.Uart0TxFifoFull(Uart0TxFifoFull),
	.FifoReadAck(FifoReadAck),
	.ReadStrobe(ReadStrobe_Z),
	.WriteUart0(WriteUart0),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1),
	.Uart0FifoReset_i_arst_i(Uart0FifoReset_i_arst_i)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UartTxFifoExtClk_10_4 */

module VariableClockDividerPorts_work_main_architecture_main_0layer1_3 (
  Uart1ClkDivider,
  FCCC_C0_0_GL1,
  shot_i_arst_i,
  UartClk1
)
;
input [7:0] Uart1ClkDivider ;
input FCCC_C0_0_GL1 ;
input shot_i_arst_i ;
output UartClk1 ;
wire FCCC_C0_0_GL1 ;
wire shot_i_arst_i ;
wire UartClk1 ;
wire [6:0] ClkDiv_Z;
wire [6:6] ClkDiv_s_Z;
wire [5:0] ClkDiv_s;
wire [5:0] ClkDiv_cry_Z;
wire [0:0] ClkDiv_cry_Y_1;
wire [5:1] ClkDiv_cry_Y_2;
wire [6:6] ClkDiv_s_FCO_1;
wire [6:6] ClkDiv_s_Y_1;
wire clko_i_Z ;
wire VCC ;
wire GND ;
wire N_813_i ;
wire clkdiv16_cry_0 ;
wire clkdiv16_cry_0_S ;
wire clkdiv16_cry_0_Y ;
wire clkdiv16_cry_1 ;
wire clkdiv16_cry_1_S ;
wire clkdiv16_cry_1_Y ;
wire clkdiv16_cry_2 ;
wire clkdiv16_cry_2_S ;
wire clkdiv16_cry_2_Y ;
wire clkdiv16_cry_3 ;
wire clkdiv16_cry_3_S ;
wire clkdiv16_cry_3_Y ;
wire clkdiv16_cry_4 ;
wire clkdiv16_cry_4_S ;
wire clkdiv16_cry_4_Y ;
wire clkdiv16_cry_5 ;
wire clkdiv16_cry_5_S ;
wire clkdiv16_cry_5_Y ;
wire clkdiv16_cry_6 ;
wire clkdiv16_cry_6_S ;
wire clkdiv16_cry_6_Y ;
wire ClkDiv_lcry ;
wire clkdiv16_cry_7_S ;
wire clkdiv16_cry_7_Y ;
wire ClkDiv_s_219_FCO ;
wire ClkDiv_s_219_S ;
wire ClkDiv_s_219_Y ;
  CLKINT clko_i_inferred_clock_RNILRIF (
	.Y(UartClk1),
	.A(clko_i_Z)
);
// @32:57
  SLE \ClkDiv[6]  (
	.Q(ClkDiv_Z[6]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDiv_s_Z[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:57
  SLE \ClkDiv[5]  (
	.Q(ClkDiv_Z[5]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDiv_s[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:57
  SLE \ClkDiv[4]  (
	.Q(ClkDiv_Z[4]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDiv_s[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:57
  SLE \ClkDiv[3]  (
	.Q(ClkDiv_Z[3]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDiv_s[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:57
  SLE \ClkDiv[2]  (
	.Q(ClkDiv_Z[2]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDiv_s[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:57
  SLE \ClkDiv[1]  (
	.Q(ClkDiv_Z[1]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDiv_s[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:57
  SLE \ClkDiv[0]  (
	.Q(ClkDiv_Z[0]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDiv_s[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:57
  SLE clko_i (
	.Q(clko_i_Z),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(N_813_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @25:283
  ARI1 \op_lt.op_lt.clkdiv16_cry_0  (
	.FCO(clkdiv16_cry_0),
	.S(clkdiv16_cry_0_S),
	.Y(clkdiv16_cry_0_Y),
	.B(ClkDiv_Z[0]),
	.C(GND),
	.D(GND),
	.A(Uart1ClkDivider[0]),
	.FCI(GND)
);
defparam \op_lt.op_lt.clkdiv16_cry_0 .INIT=20'h5AA55;
// @25:283
  ARI1 \op_lt.op_lt.clkdiv16_cry_1  (
	.FCO(clkdiv16_cry_1),
	.S(clkdiv16_cry_1_S),
	.Y(clkdiv16_cry_1_Y),
	.B(ClkDiv_Z[1]),
	.C(GND),
	.D(GND),
	.A(Uart1ClkDivider[1]),
	.FCI(clkdiv16_cry_0)
);
defparam \op_lt.op_lt.clkdiv16_cry_1 .INIT=20'h5AA55;
// @25:283
  ARI1 \op_lt.op_lt.clkdiv16_cry_2  (
	.FCO(clkdiv16_cry_2),
	.S(clkdiv16_cry_2_S),
	.Y(clkdiv16_cry_2_Y),
	.B(ClkDiv_Z[2]),
	.C(GND),
	.D(GND),
	.A(Uart1ClkDivider[2]),
	.FCI(clkdiv16_cry_1)
);
defparam \op_lt.op_lt.clkdiv16_cry_2 .INIT=20'h5AA55;
// @25:283
  ARI1 \op_lt.op_lt.clkdiv16_cry_3  (
	.FCO(clkdiv16_cry_3),
	.S(clkdiv16_cry_3_S),
	.Y(clkdiv16_cry_3_Y),
	.B(ClkDiv_Z[3]),
	.C(GND),
	.D(GND),
	.A(Uart1ClkDivider[3]),
	.FCI(clkdiv16_cry_2)
);
defparam \op_lt.op_lt.clkdiv16_cry_3 .INIT=20'h5AA55;
// @25:283
  ARI1 \op_lt.op_lt.clkdiv16_cry_4  (
	.FCO(clkdiv16_cry_4),
	.S(clkdiv16_cry_4_S),
	.Y(clkdiv16_cry_4_Y),
	.B(ClkDiv_Z[4]),
	.C(GND),
	.D(GND),
	.A(Uart1ClkDivider[4]),
	.FCI(clkdiv16_cry_3)
);
defparam \op_lt.op_lt.clkdiv16_cry_4 .INIT=20'h5AA55;
// @25:283
  ARI1 \op_lt.op_lt.clkdiv16_cry_5  (
	.FCO(clkdiv16_cry_5),
	.S(clkdiv16_cry_5_S),
	.Y(clkdiv16_cry_5_Y),
	.B(ClkDiv_Z[5]),
	.C(GND),
	.D(GND),
	.A(Uart1ClkDivider[5]),
	.FCI(clkdiv16_cry_4)
);
defparam \op_lt.op_lt.clkdiv16_cry_5 .INIT=20'h5AA55;
// @25:283
  ARI1 \op_lt.op_lt.clkdiv16_cry_6  (
	.FCO(clkdiv16_cry_6),
	.S(clkdiv16_cry_6_S),
	.Y(clkdiv16_cry_6_Y),
	.B(ClkDiv_Z[6]),
	.C(GND),
	.D(GND),
	.A(Uart1ClkDivider[6]),
	.FCI(clkdiv16_cry_5)
);
defparam \op_lt.op_lt.clkdiv16_cry_6 .INIT=20'h5AA55;
// @25:283
  ARI1 \op_lt.op_lt.clkdiv16_cry_7  (
	.FCO(ClkDiv_lcry),
	.S(clkdiv16_cry_7_S),
	.Y(clkdiv16_cry_7_Y),
	.B(Uart1ClkDivider[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(clkdiv16_cry_6)
);
defparam \op_lt.op_lt.clkdiv16_cry_7 .INIT=20'h65500;
// @32:57
  ARI1 ClkDiv_s_219 (
	.FCO(ClkDiv_s_219_FCO),
	.S(ClkDiv_s_219_S),
	.Y(ClkDiv_s_219_Y),
	.B(ClkDiv_lcry),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam ClkDiv_s_219.INIT=20'h4AA00;
// @32:57
  ARI1 \ClkDiv_cry[0]  (
	.FCO(ClkDiv_cry_Z[0]),
	.S(ClkDiv_s[0]),
	.Y(ClkDiv_cry_Y_1[0]),
	.B(ClkDiv_Z[0]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_s_219_FCO)
);
defparam \ClkDiv_cry[0] .INIT=20'h48800;
// @32:57
  ARI1 \ClkDiv_cry[1]  (
	.FCO(ClkDiv_cry_Z[1]),
	.S(ClkDiv_s[1]),
	.Y(ClkDiv_cry_Y_2[1]),
	.B(ClkDiv_Z[1]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[0])
);
defparam \ClkDiv_cry[1] .INIT=20'h48800;
// @32:57
  ARI1 \ClkDiv_cry[2]  (
	.FCO(ClkDiv_cry_Z[2]),
	.S(ClkDiv_s[2]),
	.Y(ClkDiv_cry_Y_2[2]),
	.B(ClkDiv_Z[2]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[1])
);
defparam \ClkDiv_cry[2] .INIT=20'h48800;
// @32:57
  ARI1 \ClkDiv_cry[3]  (
	.FCO(ClkDiv_cry_Z[3]),
	.S(ClkDiv_s[3]),
	.Y(ClkDiv_cry_Y_2[3]),
	.B(ClkDiv_Z[3]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[2])
);
defparam \ClkDiv_cry[3] .INIT=20'h48800;
// @32:57
  ARI1 \ClkDiv_cry[4]  (
	.FCO(ClkDiv_cry_Z[4]),
	.S(ClkDiv_s[4]),
	.Y(ClkDiv_cry_Y_2[4]),
	.B(ClkDiv_Z[4]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[3])
);
defparam \ClkDiv_cry[4] .INIT=20'h48800;
// @32:57
  ARI1 \ClkDiv_s[6]  (
	.FCO(ClkDiv_s_FCO_1[6]),
	.S(ClkDiv_s_Z[6]),
	.Y(ClkDiv_s_Y_1[6]),
	.B(ClkDiv_Z[6]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[5])
);
defparam \ClkDiv_s[6] .INIT=20'h48800;
// @32:57
  ARI1 \ClkDiv_cry[5]  (
	.FCO(ClkDiv_cry_Z[5]),
	.S(ClkDiv_s[5]),
	.Y(ClkDiv_cry_Y_2[5]),
	.B(ClkDiv_Z[5]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[4])
);
defparam \ClkDiv_cry[5] .INIT=20'h48800;
// @32:57
  CFG2 clko_i_RNO (
	.A(ClkDiv_lcry),
	.B(clko_i_Z),
	.Y(N_813_i)
);
defparam clko_i_RNO.INIT=4'h9;
//@51:1874
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* VariableClockDividerPorts_work_main_architecture_main_0layer1_3 */

module ClockDividerPorts_work_main_architecture_main_0layer1_3 (
  SUM_2_0_d0,
  ClkDiv,
  SUM_2_0_0,
  UartClk1,
  shot_i_arst_i,
  CO0_2,
  UartTxClk1
)
;
input SUM_2_0_d0 ;
output [2:1] ClkDiv ;
input SUM_2_0_0 ;
input UartClk1 ;
input shot_i_arst_i ;
output CO0_2 ;
output UartTxClk1 ;
wire SUM_2_0_d0 ;
wire SUM_2_0_0 ;
wire UartClk1 ;
wire shot_i_arst_i ;
wire CO0_2 ;
wire UartTxClk1 ;
wire div_i_Z ;
wire CO0_2_i ;
wire VCC ;
wire N_812_i ;
wire GND ;
  CLKINT div_i_inferred_clock_RNIR41D (
	.Y(UartTxClk1),
	.A(div_i_Z)
);
  CFG1 \ClkDiv_RNO[0]  (
	.A(CO0_2),
	.Y(CO0_2_i)
);
defparam \ClkDiv_RNO[0] .INIT=2'h1;
// @40:55
  SLE div_i (
	.Q(div_i_Z),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(UartClk1),
	.D(N_812_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:55
  SLE \ClkDiv_Z[2]  (
	.Q(ClkDiv[2]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(UartClk1),
	.D(SUM_2_0_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:55
  SLE \ClkDiv_Z[1]  (
	.Q(ClkDiv[1]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(UartClk1),
	.D(SUM_2_0_d0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:55
  SLE \ClkDiv[0]  (
	.Q(CO0_2),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(UartClk1),
	.D(CO0_2_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:55
  CFG4 div_i_RNO (
	.A(CO0_2),
	.B(div_i_Z),
	.C(ClkDiv[2]),
	.D(ClkDiv[1]),
	.Y(N_812_i)
);
defparam div_i_RNO.INIT=16'h6CCC;
//@51:1889
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* ClockDividerPorts_work_main_architecture_main_0layer1_3 */

module IBufP3Ports_8_0 (
  Rxd1_c,
  FCCC_C0_0_GL1,
  Rxd1_i
)
;
input Rxd1_c ;
input FCCC_C0_0_GL1 ;
output Rxd1_i ;
wire Rxd1_c ;
wire FCCC_C0_0_GL1 ;
wire Rxd1_i ;
wire VCC ;
wire Temp2_3 ;
wire GND ;
wire Temp1_3 ;
// @31:48
(* cdc_synchronizer=1 *)  SLE O (
	.Q(Rxd1_i),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(Temp2_3),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:48
  SLE Temp2 (
	.Q(Temp2_3),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(Temp1_3),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:48
  SLE Temp1 (
	.Q(Temp1_3),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(Rxd1_c),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP3Ports_8_0 */

module IBufP2Ports_0_1 (
  Rxd_i,
  Rxd1_i,
  UartClk1
)
;
output Rxd_i ;
input Rxd1_i ;
input UartClk1 ;
wire Rxd_i ;
wire Rxd1_i ;
wire UartClk1 ;
wire Temp1_Z ;
wire VCC ;
wire GND ;
// @30:47
(* cdc_synchronizer=1 *)  SLE Temp1 (
	.Q(Temp1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClk1),
	.D(Rxd1_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:47
(* cdc_synchronizer=1 *)  SLE O (
	.Q(Rxd_i),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClk1),
	.D(Temp1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP2Ports_0_1 */

module UartRxRaw_1 (
  RxData,
  Uart1FifoReset_i,
  Uart1FifoReset_i_data_i,
  Rxd_i,
  UartClk1,
  Uart1FifoReset_i_arst_i,
  RxComplete
)
;
output [7:0] RxData ;
input Uart1FifoReset_i ;
input Uart1FifoReset_i_data_i ;
input Rxd_i ;
input UartClk1 ;
input Uart1FifoReset_i_arst_i ;
output RxComplete ;
wire Uart1FifoReset_i ;
wire Uart1FifoReset_i_data_i ;
wire Rxd_i ;
wire UartClk1 ;
wire Uart1FifoReset_i_arst_i ;
wire RxComplete ;
wire [7:0] RReg_Z;
wire [3:0] bitpos_Z;
wire [3:1] bitpos_10;
wire [2:2] SUM_0;
wire [0:0] bitpos_10_Z;
wire [3:0] samplecnt_Z;
wire [0:0] bitpos_10_1_Z;
wire VCC ;
wire RxAv_5 ;
wire un1_enable_i ;
wire GND ;
wire RReg_9 ;
wire DataO_0_sqmuxa_1_Z ;
wire RReg_16 ;
wire RReg_15 ;
wire RReg_14 ;
wire RReg_13 ;
wire RReg_12 ;
wire RReg_11 ;
wire RReg_10 ;
wire N_5 ;
wire N_4 ;
wire N_3 ;
wire CO0_i ;
wire un18_enable ;
wire un11_enable ;
wire bitpos_3_sqmuxa_Z ;
wire bitpos_4_sqmuxa_1_Z ;
wire bitpos_0_sqmuxa ;
wire bitpos_1_sqmuxa ;
wire un1_bitpos_1_sqmuxa_Z ;
wire un21_enable ;
wire bitpos_10_sm0 ;
wire CO2 ;
wire RReg_0_sqmuxa_3_Z ;
wire RReg_0_sqmuxa_2_Z ;
wire un1_N_8_mux ;
wire CO0 ;
wire RReg_0_sqmuxa_Z ;
// @37:61
  SLE RxAv (
	.Q(RxComplete),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartClk1),
	.D(RxAv_5),
	.EN(un1_enable_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:61
  SLE \RReg[0]  (
	.Q(RReg_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClk1),
	.D(Rxd_i),
	.EN(RReg_9),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:61
  SLE \DataO[7]  (
	.Q(RxData[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClk1),
	.D(RReg_Z[7]),
	.EN(DataO_0_sqmuxa_1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:61
  SLE \DataO[6]  (
	.Q(RxData[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClk1),
	.D(RReg_Z[6]),
	.EN(DataO_0_sqmuxa_1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:61
  SLE \DataO[5]  (
	.Q(RxData[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClk1),
	.D(RReg_Z[5]),
	.EN(DataO_0_sqmuxa_1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:61
  SLE \DataO[4]  (
	.Q(RxData[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClk1),
	.D(RReg_Z[4]),
	.EN(DataO_0_sqmuxa_1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:61
  SLE \DataO[3]  (
	.Q(RxData[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClk1),
	.D(RReg_Z[3]),
	.EN(DataO_0_sqmuxa_1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:61
  SLE \DataO[2]  (
	.Q(RxData[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClk1),
	.D(RReg_Z[2]),
	.EN(DataO_0_sqmuxa_1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:61
  SLE \DataO[1]  (
	.Q(RxData[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClk1),
	.D(RReg_Z[1]),
	.EN(DataO_0_sqmuxa_1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:61
  SLE \DataO[0]  (
	.Q(RxData[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClk1),
	.D(RReg_Z[0]),
	.EN(DataO_0_sqmuxa_1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:61
  SLE \RReg[7]  (
	.Q(RReg_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClk1),
	.D(Rxd_i),
	.EN(RReg_16),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:61
  SLE \RReg[6]  (
	.Q(RReg_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClk1),
	.D(Rxd_i),
	.EN(RReg_15),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:61
  SLE \RReg[5]  (
	.Q(RReg_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClk1),
	.D(Rxd_i),
	.EN(RReg_14),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:61
  SLE \RReg[4]  (
	.Q(RReg_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClk1),
	.D(Rxd_i),
	.EN(RReg_13),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:61
  SLE \RReg[3]  (
	.Q(RReg_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClk1),
	.D(Rxd_i),
	.EN(RReg_12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:61
  SLE \RReg[2]  (
	.Q(RReg_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClk1),
	.D(Rxd_i),
	.EN(RReg_11),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:61
  SLE \RReg[1]  (
	.Q(RReg_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClk1),
	.D(Rxd_i),
	.EN(RReg_10),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:61
  SLE \bitpos[3]  (
	.Q(bitpos_Z[3]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartClk1),
	.D(bitpos_10[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:61
  SLE \bitpos[2]  (
	.Q(bitpos_Z[2]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartClk1),
	.D(SUM_0[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:61
  SLE \bitpos[1]  (
	.Q(bitpos_Z[1]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartClk1),
	.D(bitpos_10[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:61
  SLE \bitpos[0]  (
	.Q(bitpos_Z[0]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartClk1),
	.D(bitpos_10_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:61
  SLE \samplecnt[3]  (
	.Q(samplecnt_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClk1),
	.D(N_5),
	.EN(Uart1FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:61
  SLE \samplecnt[2]  (
	.Q(samplecnt_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClk1),
	.D(N_4),
	.EN(Uart1FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:61
  SLE \samplecnt[1]  (
	.Q(samplecnt_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClk1),
	.D(N_3),
	.EN(Uart1FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:61
  SLE \samplecnt[0]  (
	.Q(samplecnt_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClk1),
	.D(CO0_i),
	.EN(Uart1FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:66
  CFG4 bitpos_3_sqmuxa (
	.A(Rxd_i),
	.B(un18_enable),
	.C(un11_enable),
	.D(RxAv_5),
	.Y(bitpos_3_sqmuxa_Z)
);
defparam bitpos_3_sqmuxa.INIT=16'hF400;
// @37:65
  CFG4 \bitpos_10[0]  (
	.A(bitpos_Z[0]),
	.B(bitpos_4_sqmuxa_1_Z),
	.C(bitpos_0_sqmuxa),
	.D(bitpos_10_1_Z[0]),
	.Y(bitpos_10_Z[0])
);
defparam \bitpos_10[0] .INIT=16'hF6F0;
// @37:65
  CFG4 \bitpos_10_1[0]  (
	.A(bitpos_1_sqmuxa),
	.B(un1_bitpos_1_sqmuxa_Z),
	.C(un21_enable),
	.D(bitpos_10_sm0),
	.Y(bitpos_10_1_Z[0])
);
defparam \bitpos_10_1[0] .INIT=16'h050C;
// @37:97
  CFG2 \RxProc.un29_enable_1.CO2  (
	.A(bitpos_Z[1]),
	.B(bitpos_Z[2]),
	.Y(CO2)
);
defparam \RxProc.un29_enable_1.CO2 .INIT=4'h1;
// @37:97
  CFG2 RReg_0_sqmuxa_3 (
	.A(samplecnt_Z[1]),
	.B(samplecnt_Z[2]),
	.Y(RReg_0_sqmuxa_3_Z)
);
defparam RReg_0_sqmuxa_3.INIT=4'h8;
// @37:66
  CFG3 bitpos_4_sqmuxa_1 (
	.A(samplecnt_Z[3]),
	.B(samplecnt_Z[0]),
	.C(RReg_0_sqmuxa_3_Z),
	.Y(bitpos_4_sqmuxa_1_Z)
);
defparam bitpos_4_sqmuxa_1.INIT=8'h80;
// @37:82
  CFG4 \RxProc.un11_enable_1.CO3  (
	.A(samplecnt_Z[3]),
	.B(samplecnt_Z[2]),
	.C(samplecnt_Z[0]),
	.D(samplecnt_Z[1]),
	.Y(un11_enable)
);
defparam \RxProc.un11_enable_1.CO3 .INIT=16'h0111;
// @37:81
  CFG4 \bitpos_RNIMSRD[3]  (
	.A(bitpos_Z[3]),
	.B(bitpos_Z[2]),
	.C(bitpos_Z[1]),
	.D(bitpos_Z[0]),
	.Y(RxAv_5)
);
defparam \bitpos_RNIMSRD[3] .INIT=16'h0020;
// @37:67
  CFG4 \RxProc.un3_enable  (
	.A(bitpos_Z[3]),
	.B(bitpos_Z[2]),
	.C(bitpos_Z[1]),
	.D(bitpos_Z[0]),
	.Y(bitpos_1_sqmuxa)
);
defparam \RxProc.un3_enable .INIT=16'h0001;
// @37:89
  CFG4 \RxProc.un18_enable_1.CO3  (
	.A(samplecnt_Z[3]),
	.B(samplecnt_Z[2]),
	.C(samplecnt_Z[0]),
	.D(samplecnt_Z[1]),
	.Y(un18_enable)
);
defparam \RxProc.un18_enable_1.CO3 .INIT=16'h777F;
// @37:97
  CFG4 RReg_0_sqmuxa_2 (
	.A(Uart1FifoReset_i),
	.B(samplecnt_Z[3]),
	.C(samplecnt_Z[0]),
	.D(RReg_0_sqmuxa_3_Z),
	.Y(RReg_0_sqmuxa_2_Z)
);
defparam RReg_0_sqmuxa_2.INIT=16'h1000;
// @37:65
  CFG4 \bitpos_10_iv_RNO[3]  (
	.A(bitpos_Z[0]),
	.B(bitpos_4_sqmuxa_1_Z),
	.C(bitpos_Z[2]),
	.D(bitpos_Z[1]),
	.Y(un1_N_8_mux)
);
defparam \bitpos_10_iv_RNO[3] .INIT=16'h8000;
// @37:65
  CFG2 bitpos_10_m2s2 (
	.A(un21_enable),
	.B(bitpos_1_sqmuxa),
	.Y(bitpos_10_sm0)
);
defparam bitpos_10_m2s2.INIT=4'hD;
// @37:68
  CFG2 samplecnt_0_sqmuxa (
	.A(bitpos_1_sqmuxa),
	.B(Rxd_i),
	.Y(bitpos_0_sqmuxa)
);
defparam samplecnt_0_sqmuxa.INIT=4'h2;
// @37:66
  CFG2 \RxProc.un21_enable  (
	.A(RxAv_5),
	.B(bitpos_1_sqmuxa),
	.Y(un21_enable)
);
defparam \RxProc.un21_enable .INIT=4'hE;
// @37:83
  CFG4 DataO_0_sqmuxa_1 (
	.A(un11_enable),
	.B(RxAv_5),
	.C(Uart1FifoReset_i),
	.D(Rxd_i),
	.Y(DataO_0_sqmuxa_1_Z)
);
defparam DataO_0_sqmuxa_1.INIT=16'h0400;
// @37:104
  CFG3 \un1_bitpos_1_1.CO0  (
	.A(bitpos_4_sqmuxa_1_Z),
	.B(un21_enable),
	.C(bitpos_Z[0]),
	.Y(CO0)
);
defparam \un1_bitpos_1_1.CO0 .INIT=8'h20;
// @37:66
  CFG3 un1_bitpos_1_sqmuxa (
	.A(un11_enable),
	.B(Rxd_i),
	.C(un18_enable),
	.Y(un1_bitpos_1_sqmuxa_Z)
);
defparam un1_bitpos_1_sqmuxa.INIT=8'hBA;
// @37:97
  CFG4 RReg_0_sqmuxa (
	.A(CO2),
	.B(bitpos_Z[3]),
	.C(un21_enable),
	.D(RReg_0_sqmuxa_2_Z),
	.Y(RReg_0_sqmuxa_Z)
);
defparam RReg_0_sqmuxa.INIT=16'h0D00;
// @37:111
  CFG3 \samplecnt_RNO[1]  (
	.A(samplecnt_Z[1]),
	.B(samplecnt_Z[0]),
	.C(bitpos_0_sqmuxa),
	.Y(N_3)
);
defparam \samplecnt_RNO[1] .INIT=8'h06;
// @37:61
  CFG2 \samplecnt_RNO[0]  (
	.A(bitpos_0_sqmuxa),
	.B(samplecnt_Z[0]),
	.Y(CO0_i)
);
defparam \samplecnt_RNO[0] .INIT=4'hB;
// @37:61
  CFG3 RReg_15_0 (
	.A(bitpos_Z[0]),
	.B(CO2),
	.C(RReg_0_sqmuxa_Z),
	.Y(RReg_15)
);
defparam RReg_15_0.INIT=8'h40;
// @37:61
  CFG4 RReg_11_0 (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[1]),
	.C(bitpos_Z[0]),
	.D(RReg_0_sqmuxa_Z),
	.Y(RReg_11)
);
defparam RReg_11_0.INIT=16'h0200;
// @37:65
  CFG4 \bitpos_10_iv[3]  (
	.A(un1_N_8_mux),
	.B(un21_enable),
	.C(bitpos_Z[3]),
	.D(bitpos_3_sqmuxa_Z),
	.Y(bitpos_10[3])
);
defparam \bitpos_10_iv[3] .INIT=16'hFF12;
// @37:104
  CFG3 \un1_bitpos_1_1.SUM[2]  (
	.A(bitpos_Z[1]),
	.B(CO0),
	.C(bitpos_Z[2]),
	.Y(SUM_0[2])
);
defparam \un1_bitpos_1_1.SUM[2] .INIT=8'h78;
// @37:111
  CFG4 \samplecnt_RNO[2]  (
	.A(samplecnt_Z[2]),
	.B(samplecnt_Z[1]),
	.C(samplecnt_Z[0]),
	.D(bitpos_0_sqmuxa),
	.Y(N_4)
);
defparam \samplecnt_RNO[2] .INIT=16'h006A;
// @37:111
  CFG4 \samplecnt_RNO[3]  (
	.A(samplecnt_Z[0]),
	.B(samplecnt_Z[3]),
	.C(bitpos_0_sqmuxa),
	.D(RReg_0_sqmuxa_3_Z),
	.Y(N_5)
);
defparam \samplecnt_RNO[3] .INIT=16'h060C;
// @37:61
  CFG4 RxAv_RNO (
	.A(un11_enable),
	.B(Rxd_i),
	.C(RxAv_5),
	.D(bitpos_1_sqmuxa),
	.Y(un1_enable_i)
);
defparam RxAv_RNO.INIT=16'h004F;
// @37:65
  CFG4 \bitpos_10_m2[1]  (
	.A(bitpos_10_sm0),
	.B(CO0),
	.C(bitpos_Z[1]),
	.D(un1_bitpos_1_sqmuxa_Z),
	.Y(bitpos_10[1])
);
defparam \bitpos_10_m2[1] .INIT=16'h7D28;
// @37:61
  CFG4 RReg_14_0 (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[1]),
	.C(bitpos_Z[0]),
	.D(RReg_0_sqmuxa_Z),
	.Y(RReg_14)
);
defparam RReg_14_0.INIT=16'h8000;
// @37:61
  CFG4 RReg_13_0 (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[1]),
	.C(bitpos_Z[0]),
	.D(RReg_0_sqmuxa_Z),
	.Y(RReg_13)
);
defparam RReg_13_0.INIT=16'h0800;
// @37:61
  CFG4 RReg_12_0 (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[1]),
	.C(bitpos_Z[0]),
	.D(RReg_0_sqmuxa_Z),
	.Y(RReg_12)
);
defparam RReg_12_0.INIT=16'h2000;
// @37:61
  CFG4 RReg_10_0 (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[1]),
	.C(bitpos_Z[0]),
	.D(RReg_0_sqmuxa_Z),
	.Y(RReg_10)
);
defparam RReg_10_0.INIT=16'h4000;
// @37:61
  CFG4 RReg_9_0 (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[1]),
	.C(bitpos_Z[0]),
	.D(RReg_0_sqmuxa_Z),
	.Y(RReg_9)
);
defparam RReg_9_0.INIT=16'h0400;
// @37:61
  CFG3 RReg_16_0 (
	.A(bitpos_Z[0]),
	.B(CO2),
	.C(RReg_0_sqmuxa_Z),
	.Y(RReg_16)
);
defparam RReg_16_0.INIT=8'h80;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UartRxRaw_1 */

module UartRxExtClk_1 (
  RxData,
  RxComplete,
  Uart1FifoReset_i_arst_i,
  Uart1FifoReset_i_data_i,
  Uart1FifoReset_i,
  UartClk1,
  Rxd1_i
)
;
output [7:0] RxData ;
output RxComplete ;
input Uart1FifoReset_i_arst_i ;
input Uart1FifoReset_i_data_i ;
input Uart1FifoReset_i ;
input UartClk1 ;
input Rxd1_i ;
wire RxComplete ;
wire Uart1FifoReset_i_arst_i ;
wire Uart1FifoReset_i_data_i ;
wire Uart1FifoReset_i ;
wire UartClk1 ;
wire Rxd1_i ;
wire Rxd_i ;
wire GND ;
wire VCC ;
// @44:79
  IBufP2Ports_0_1 ClkSyncRxd (
	.Rxd_i(Rxd_i),
	.Rxd1_i(Rxd1_i),
	.UartClk1(UartClk1)
);
// @44:88
  UartRxRaw_1 Uart (
	.RxData(RxData[7:0]),
	.Uart1FifoReset_i(Uart1FifoReset_i),
	.Uart1FifoReset_i_data_i(Uart1FifoReset_i_data_i),
	.Rxd_i(Rxd_i),
	.UartClk1(UartClk1),
	.Uart1FifoReset_i_arst_i(Uart1FifoReset_i_arst_i),
	.RxComplete(RxComplete)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UartRxExtClk_1 */

module IBufP2Ports_0_6 (
  Dbg1,
  RxComplete,
  FCCC_C0_0_GL1
)
;
output Dbg1 ;
input RxComplete ;
input FCCC_C0_0_GL1 ;
wire Dbg1 ;
wire RxComplete ;
wire FCCC_C0_0_GL1 ;
wire Temp1_Z ;
wire VCC ;
wire GND ;
// @30:47
  SLE Temp1 (
	.Q(Temp1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(RxComplete),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:47
  SLE O (
	.Q(Dbg1),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(Temp1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP2Ports_0_6 */

module fifo_8_10_1_1 (
  RxData,
  Uart1RxFifoCount,
  Uart1RxFifoData,
  we_i,
  re_i,
  Uart1FifoReset_i_data_i,
  Uart1RxFifoEmpty,
  Uart1FifoReset_i_arst_i,
  FCCC_C0_0_GL1,
  Uart1RxFifoFull
)
;
input [7:0] RxData ;
output [9:0] Uart1RxFifoCount ;
output [7:0] Uart1RxFifoData ;
input we_i ;
input re_i ;
input Uart1FifoReset_i_data_i ;
output Uart1RxFifoEmpty ;
input Uart1FifoReset_i_arst_i ;
input FCCC_C0_0_GL1 ;
output Uart1RxFifoFull ;
wire we_i ;
wire re_i ;
wire Uart1FifoReset_i_data_i ;
wire Uart1RxFifoEmpty ;
wire Uart1FifoReset_i_arst_i ;
wire FCCC_C0_0_GL1 ;
wire Uart1RxFifoFull ;
wire [9:0] raddr_r_Z;
wire [8:0] raddr_r_s;
wire [7:0] ram_ram_0_0_OLDA_Z;
wire [9:9] raddr_r_s_Z;
wire [9:0] waddr_r_Z;
wire [9:9] waddr_r_s_Z;
wire [8:0] waddr_r_s;
wire [10:0] counter_r_Z;
wire [10:0] counter_r_s;
wire [9:0] counter_r_cry;
wire [0:0] counter_r_RNIELBD1_Y;
wire [1:1] counter_r_RNIQOK92_Y;
wire [2:2] counter_r_RNI7TT53_Y;
wire [3:3] counter_r_RNIL2724_Y;
wire [4:4] counter_r_RNI49GU4_Y;
wire [5:5] counter_r_RNIKGPQ5_Y;
wire [6:6] counter_r_RNI5P2N6_Y;
wire [7:7] counter_r_RNIN2CJ7_Y;
wire [8:8] counter_r_RNIADLF8_Y;
wire [10:10] counter_r_RNO_FCO_1;
wire [10:10] counter_r_RNO_Y_1;
wire [9:9] counter_r_RNIUOUB9_Y;
wire [8:1] raddr_r_cry_Z;
wire [8:1] raddr_r_cry_Y_6;
wire [9:9] raddr_r_s_FCO_6;
wire [9:9] raddr_r_s_Y_6;
wire [8:0] waddr_r_cry_Z;
wire [0:0] waddr_r_cry_Y_2;
wire [8:1] waddr_r_cry_Y_6;
wire [9:9] waddr_r_s_FCO_6;
wire [9:9] waddr_r_s_Y_6;
wire [7:0] ram_ram_0_0_NEWA;
wire [8:8] ram_ram_0_0_A_DOUT_1;
wire [8:0] ram_ram_0_0_B_DOUT_1;
wire [0:0] counter_r_RNIKVRO_Z;
wire Uart1RxFifoFull_i ;
wire ram_ram_0_0_en_Z ;
wire VCC ;
wire do_read_Z ;
wire GND ;
wire do_count ;
wire un7_counter_r ;
wire un16_counter_r ;
wire N_1135_i ;
wire N_1126_i ;
wire N_1127_i ;
wire N_1128_i ;
wire N_1129_i ;
wire N_1130_i ;
wire N_1131_i ;
wire N_1132_i ;
wire N_1133_i ;
wire N_1134_i ;
wire counter_r_cry_cy ;
wire empty_r_RNI3J2H_S ;
wire empty_r_RNI3J2H_Y ;
wire raddr_r_s_237_FCO ;
wire raddr_r_s_237_S ;
wire raddr_r_s_237_Y ;
wire waddr_r_s_238_FCO ;
wire waddr_r_s_238_S ;
wire waddr_r_s_238_Y ;
wire do_write ;
wire m34_5 ;
wire m33_e_5 ;
wire m33_e_4 ;
wire m34_7 ;
wire m46_1 ;
wire m34_8 ;
wire full_r_RNO_1_2 ;
wire N_1 ;
wire NC0 ;
wire NC1 ;
wire NC2 ;
wire NC3 ;
wire NC4 ;
wire NC5 ;
wire NC6 ;
wire NC7 ;
wire NC8 ;
wire NC9 ;
wire NC10 ;
wire NC11 ;
wire NC12 ;
wire NC13 ;
wire NC14 ;
wire NC15 ;
wire NC16 ;
wire NC17 ;
wire NC18 ;
  CFG1 \raddr_r_RNO[0]  (
	.A(raddr_r_Z[0]),
	.Y(raddr_r_s[0])
);
defparam \raddr_r_RNO[0] .INIT=2'h1;
  CFG1 full_r_RNIJGL8 (
	.A(Uart1RxFifoFull),
	.Y(Uart1RxFifoFull_i)
);
defparam full_r_RNIJGL8.INIT=2'h1;
  SLE ram_ram_0_0_en (
	.Q(ram_ram_0_0_en_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(do_read_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[0]  (
	.Q(ram_ram_0_0_OLDA_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(Uart1RxFifoData[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[1]  (
	.Q(ram_ram_0_0_OLDA_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(Uart1RxFifoData[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[2]  (
	.Q(ram_ram_0_0_OLDA_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(Uart1RxFifoData[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[3]  (
	.Q(ram_ram_0_0_OLDA_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(Uart1RxFifoData[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[4]  (
	.Q(ram_ram_0_0_OLDA_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(Uart1RxFifoData[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[5]  (
	.Q(ram_ram_0_0_OLDA_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(Uart1RxFifoData[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[6]  (
	.Q(ram_ram_0_0_OLDA_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(Uart1RxFifoData[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[7]  (
	.Q(ram_ram_0_0_OLDA_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(Uart1RxFifoData[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \raddr_r[9]  (
	.Q(raddr_r_Z[9]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s_Z[9]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \raddr_r[8]  (
	.Q(raddr_r_Z[8]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s[8]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \raddr_r[7]  (
	.Q(raddr_r_Z[7]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s[7]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \raddr_r[6]  (
	.Q(raddr_r_Z[6]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s[6]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \raddr_r[5]  (
	.Q(raddr_r_Z[5]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s[5]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \raddr_r[4]  (
	.Q(raddr_r_Z[4]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s[4]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \raddr_r[3]  (
	.Q(raddr_r_Z[3]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s[3]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \raddr_r[2]  (
	.Q(raddr_r_Z[2]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s[2]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \raddr_r[1]  (
	.Q(raddr_r_Z[1]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s[1]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \raddr_r[0]  (
	.Q(raddr_r_Z[0]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s[0]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \waddr_r[9]  (
	.Q(waddr_r_Z[9]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s_Z[9]),
	.EN(Uart1RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \waddr_r[8]  (
	.Q(waddr_r_Z[8]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s[8]),
	.EN(Uart1RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \waddr_r[7]  (
	.Q(waddr_r_Z[7]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s[7]),
	.EN(Uart1RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \waddr_r[6]  (
	.Q(waddr_r_Z[6]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s[6]),
	.EN(Uart1RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \waddr_r[5]  (
	.Q(waddr_r_Z[5]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s[5]),
	.EN(Uart1RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \waddr_r[4]  (
	.Q(waddr_r_Z[4]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s[4]),
	.EN(Uart1RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \waddr_r[3]  (
	.Q(waddr_r_Z[3]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s[3]),
	.EN(Uart1RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \waddr_r[2]  (
	.Q(waddr_r_Z[2]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s[2]),
	.EN(Uart1RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \waddr_r[1]  (
	.Q(waddr_r_Z[1]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s[1]),
	.EN(Uart1RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \waddr_r[0]  (
	.Q(waddr_r_Z[0]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s[0]),
	.EN(Uart1RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \counter_r[10]  (
	.Q(counter_r_Z[10]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[10]),
	.EN(do_count),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \counter_r[9]  (
	.Q(counter_r_Z[9]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[9]),
	.EN(do_count),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \counter_r[8]  (
	.Q(counter_r_Z[8]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[8]),
	.EN(do_count),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \counter_r[7]  (
	.Q(counter_r_Z[7]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[7]),
	.EN(do_count),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \counter_r[6]  (
	.Q(counter_r_Z[6]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[6]),
	.EN(do_count),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \counter_r[5]  (
	.Q(counter_r_Z[5]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[5]),
	.EN(do_count),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \counter_r[4]  (
	.Q(counter_r_Z[4]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[4]),
	.EN(do_count),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \counter_r[3]  (
	.Q(counter_r_Z[3]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[3]),
	.EN(do_count),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \counter_r[2]  (
	.Q(counter_r_Z[2]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[2]),
	.EN(do_count),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \counter_r[1]  (
	.Q(counter_r_Z[1]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[1]),
	.EN(do_count),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \counter_r[0]  (
	.Q(counter_r_Z[0]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[0]),
	.EN(do_count),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE empty_r (
	.Q(Uart1RxFifoEmpty),
	.ADn(GND),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(un7_counter_r),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE full_r (
	.Q(Uart1RxFifoFull),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(un16_counter_r),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \count_o[0]  (
	.Q(Uart1RxFifoCount[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(N_1135_i),
	.EN(Uart1FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \count_o[9]  (
	.Q(Uart1RxFifoCount[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(N_1126_i),
	.EN(Uart1FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \count_o[8]  (
	.Q(Uart1RxFifoCount[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(N_1127_i),
	.EN(Uart1FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \count_o[7]  (
	.Q(Uart1RxFifoCount[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(N_1128_i),
	.EN(Uart1FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \count_o[6]  (
	.Q(Uart1RxFifoCount[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(N_1129_i),
	.EN(Uart1FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \count_o[5]  (
	.Q(Uart1RxFifoCount[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(N_1130_i),
	.EN(Uart1FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \count_o[4]  (
	.Q(Uart1RxFifoCount[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(N_1131_i),
	.EN(Uart1FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \count_o[3]  (
	.Q(Uart1RxFifoCount[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(N_1132_i),
	.EN(Uart1FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \count_o[2]  (
	.Q(Uart1RxFifoCount[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(N_1133_i),
	.EN(Uart1FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \count_o[1]  (
	.Q(Uart1RxFifoCount[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(N_1134_i),
	.EN(Uart1FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:59
  ARI1 empty_r_RNI3J2H (
	.FCO(counter_r_cry_cy),
	.S(empty_r_RNI3J2H_S),
	.Y(empty_r_RNI3J2H_Y),
	.B(re_i),
	.C(Uart1RxFifoEmpty),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam empty_r_RNI3J2H.INIT=20'h4DD00;
// @38:59
  ARI1 \counter_r_RNIELBD1[0]  (
	.FCO(counter_r_cry[0]),
	.S(counter_r_s[0]),
	.Y(counter_r_RNIELBD1_Y[0]),
	.B(re_i),
	.C(Uart1RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[0]),
	.FCI(counter_r_cry_cy)
);
defparam \counter_r_RNIELBD1[0] .INIT=20'h5DD22;
// @38:59
  ARI1 \counter_r_RNIQOK92[1]  (
	.FCO(counter_r_cry[1]),
	.S(counter_r_s[1]),
	.Y(counter_r_RNIQOK92_Y[1]),
	.B(re_i),
	.C(Uart1RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[1]),
	.FCI(counter_r_cry[0])
);
defparam \counter_r_RNIQOK92[1] .INIT=20'h5DD22;
// @38:59
  ARI1 \counter_r_RNI7TT53[2]  (
	.FCO(counter_r_cry[2]),
	.S(counter_r_s[2]),
	.Y(counter_r_RNI7TT53_Y[2]),
	.B(re_i),
	.C(Uart1RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[2]),
	.FCI(counter_r_cry[1])
);
defparam \counter_r_RNI7TT53[2] .INIT=20'h5DD22;
// @38:59
  ARI1 \counter_r_RNIL2724[3]  (
	.FCO(counter_r_cry[3]),
	.S(counter_r_s[3]),
	.Y(counter_r_RNIL2724_Y[3]),
	.B(re_i),
	.C(Uart1RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[3]),
	.FCI(counter_r_cry[2])
);
defparam \counter_r_RNIL2724[3] .INIT=20'h5DD22;
// @38:59
  ARI1 \counter_r_RNI49GU4[4]  (
	.FCO(counter_r_cry[4]),
	.S(counter_r_s[4]),
	.Y(counter_r_RNI49GU4_Y[4]),
	.B(re_i),
	.C(Uart1RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[4]),
	.FCI(counter_r_cry[3])
);
defparam \counter_r_RNI49GU4[4] .INIT=20'h5DD22;
// @38:59
  ARI1 \counter_r_RNIKGPQ5[5]  (
	.FCO(counter_r_cry[5]),
	.S(counter_r_s[5]),
	.Y(counter_r_RNIKGPQ5_Y[5]),
	.B(re_i),
	.C(Uart1RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[5]),
	.FCI(counter_r_cry[4])
);
defparam \counter_r_RNIKGPQ5[5] .INIT=20'h5DD22;
// @38:59
  ARI1 \counter_r_RNI5P2N6[6]  (
	.FCO(counter_r_cry[6]),
	.S(counter_r_s[6]),
	.Y(counter_r_RNI5P2N6_Y[6]),
	.B(re_i),
	.C(Uart1RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[6]),
	.FCI(counter_r_cry[5])
);
defparam \counter_r_RNI5P2N6[6] .INIT=20'h5DD22;
// @38:59
  ARI1 \counter_r_RNIN2CJ7[7]  (
	.FCO(counter_r_cry[7]),
	.S(counter_r_s[7]),
	.Y(counter_r_RNIN2CJ7_Y[7]),
	.B(re_i),
	.C(Uart1RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[7]),
	.FCI(counter_r_cry[6])
);
defparam \counter_r_RNIN2CJ7[7] .INIT=20'h5DD22;
// @38:59
  ARI1 \counter_r_RNIADLF8[8]  (
	.FCO(counter_r_cry[8]),
	.S(counter_r_s[8]),
	.Y(counter_r_RNIADLF8_Y[8]),
	.B(re_i),
	.C(Uart1RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[8]),
	.FCI(counter_r_cry[7])
);
defparam \counter_r_RNIADLF8[8] .INIT=20'h5DD22;
// @38:59
  ARI1 \counter_r_RNO[10]  (
	.FCO(counter_r_RNO_FCO_1[10]),
	.S(counter_r_s[10]),
	.Y(counter_r_RNO_Y_1[10]),
	.B(counter_r_Z[10]),
	.C(do_read_Z),
	.D(GND),
	.A(VCC),
	.FCI(counter_r_cry[9])
);
defparam \counter_r_RNO[10] .INIT=20'h46600;
// @38:59
  ARI1 \counter_r_RNIUOUB9[9]  (
	.FCO(counter_r_cry[9]),
	.S(counter_r_s[9]),
	.Y(counter_r_RNIUOUB9_Y[9]),
	.B(re_i),
	.C(Uart1RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[9]),
	.FCI(counter_r_cry[8])
);
defparam \counter_r_RNIUOUB9[9] .INIT=20'h5DD22;
// @38:68
  ARI1 raddr_r_s_237 (
	.FCO(raddr_r_s_237_FCO),
	.S(raddr_r_s_237_S),
	.Y(raddr_r_s_237_Y),
	.B(raddr_r_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam raddr_r_s_237.INIT=20'h4AA00;
// @38:68
  ARI1 \raddr_r_cry[1]  (
	.FCO(raddr_r_cry_Z[1]),
	.S(raddr_r_s[1]),
	.Y(raddr_r_cry_Y_6[1]),
	.B(raddr_r_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_s_237_FCO)
);
defparam \raddr_r_cry[1] .INIT=20'h4AA00;
// @38:68
  ARI1 \raddr_r_cry[2]  (
	.FCO(raddr_r_cry_Z[2]),
	.S(raddr_r_s[2]),
	.Y(raddr_r_cry_Y_6[2]),
	.B(raddr_r_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[1])
);
defparam \raddr_r_cry[2] .INIT=20'h4AA00;
// @38:68
  ARI1 \raddr_r_cry[3]  (
	.FCO(raddr_r_cry_Z[3]),
	.S(raddr_r_s[3]),
	.Y(raddr_r_cry_Y_6[3]),
	.B(raddr_r_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[2])
);
defparam \raddr_r_cry[3] .INIT=20'h4AA00;
// @38:68
  ARI1 \raddr_r_cry[4]  (
	.FCO(raddr_r_cry_Z[4]),
	.S(raddr_r_s[4]),
	.Y(raddr_r_cry_Y_6[4]),
	.B(raddr_r_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[3])
);
defparam \raddr_r_cry[4] .INIT=20'h4AA00;
// @38:68
  ARI1 \raddr_r_cry[5]  (
	.FCO(raddr_r_cry_Z[5]),
	.S(raddr_r_s[5]),
	.Y(raddr_r_cry_Y_6[5]),
	.B(raddr_r_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[4])
);
defparam \raddr_r_cry[5] .INIT=20'h4AA00;
// @38:68
  ARI1 \raddr_r_cry[6]  (
	.FCO(raddr_r_cry_Z[6]),
	.S(raddr_r_s[6]),
	.Y(raddr_r_cry_Y_6[6]),
	.B(raddr_r_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[5])
);
defparam \raddr_r_cry[6] .INIT=20'h4AA00;
// @38:68
  ARI1 \raddr_r_cry[7]  (
	.FCO(raddr_r_cry_Z[7]),
	.S(raddr_r_s[7]),
	.Y(raddr_r_cry_Y_6[7]),
	.B(raddr_r_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[6])
);
defparam \raddr_r_cry[7] .INIT=20'h4AA00;
// @38:68
  ARI1 \raddr_r_s[9]  (
	.FCO(raddr_r_s_FCO_6[9]),
	.S(raddr_r_s_Z[9]),
	.Y(raddr_r_s_Y_6[9]),
	.B(raddr_r_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[8])
);
defparam \raddr_r_s[9] .INIT=20'h4AA00;
// @38:68
  ARI1 \raddr_r_cry[8]  (
	.FCO(raddr_r_cry_Z[8]),
	.S(raddr_r_s[8]),
	.Y(raddr_r_cry_Y_6[8]),
	.B(raddr_r_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[7])
);
defparam \raddr_r_cry[8] .INIT=20'h4AA00;
// @38:68
  ARI1 waddr_r_s_238 (
	.FCO(waddr_r_s_238_FCO),
	.S(waddr_r_s_238_S),
	.Y(waddr_r_s_238_Y),
	.B(we_i),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam waddr_r_s_238.INIT=20'h4AA00;
// @38:68
  ARI1 \waddr_r_cry[0]  (
	.FCO(waddr_r_cry_Z[0]),
	.S(waddr_r_s[0]),
	.Y(waddr_r_cry_Y_2[0]),
	.B(waddr_r_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_s_238_FCO)
);
defparam \waddr_r_cry[0] .INIT=20'h4AA00;
// @38:68
  ARI1 \waddr_r_cry[1]  (
	.FCO(waddr_r_cry_Z[1]),
	.S(waddr_r_s[1]),
	.Y(waddr_r_cry_Y_6[1]),
	.B(waddr_r_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[0])
);
defparam \waddr_r_cry[1] .INIT=20'h4AA00;
// @38:68
  ARI1 \waddr_r_cry[2]  (
	.FCO(waddr_r_cry_Z[2]),
	.S(waddr_r_s[2]),
	.Y(waddr_r_cry_Y_6[2]),
	.B(waddr_r_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[1])
);
defparam \waddr_r_cry[2] .INIT=20'h4AA00;
// @38:68
  ARI1 \waddr_r_cry[3]  (
	.FCO(waddr_r_cry_Z[3]),
	.S(waddr_r_s[3]),
	.Y(waddr_r_cry_Y_6[3]),
	.B(waddr_r_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[2])
);
defparam \waddr_r_cry[3] .INIT=20'h4AA00;
// @38:68
  ARI1 \waddr_r_cry[4]  (
	.FCO(waddr_r_cry_Z[4]),
	.S(waddr_r_s[4]),
	.Y(waddr_r_cry_Y_6[4]),
	.B(waddr_r_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[3])
);
defparam \waddr_r_cry[4] .INIT=20'h4AA00;
// @38:68
  ARI1 \waddr_r_cry[5]  (
	.FCO(waddr_r_cry_Z[5]),
	.S(waddr_r_s[5]),
	.Y(waddr_r_cry_Y_6[5]),
	.B(waddr_r_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[4])
);
defparam \waddr_r_cry[5] .INIT=20'h4AA00;
// @38:68
  ARI1 \waddr_r_cry[6]  (
	.FCO(waddr_r_cry_Z[6]),
	.S(waddr_r_s[6]),
	.Y(waddr_r_cry_Y_6[6]),
	.B(waddr_r_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[5])
);
defparam \waddr_r_cry[6] .INIT=20'h4AA00;
// @38:68
  ARI1 \waddr_r_cry[7]  (
	.FCO(waddr_r_cry_Z[7]),
	.S(waddr_r_s[7]),
	.Y(waddr_r_cry_Y_6[7]),
	.B(waddr_r_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[6])
);
defparam \waddr_r_cry[7] .INIT=20'h4AA00;
// @38:68
  ARI1 \waddr_r_s[9]  (
	.FCO(waddr_r_s_FCO_6[9]),
	.S(waddr_r_s_Z[9]),
	.Y(waddr_r_s_Y_6[9]),
	.B(waddr_r_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[8])
);
defparam \waddr_r_s[9] .INIT=20'h4AA00;
// @38:68
  ARI1 \waddr_r_cry[8]  (
	.FCO(waddr_r_cry_Z[8]),
	.S(waddr_r_s[8]),
	.Y(waddr_r_cry_Y_6[8]),
	.B(waddr_r_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[7])
);
defparam \waddr_r_cry[8] .INIT=20'h4AA00;
// @38:46
  RAM1K18 ram_ram_0_0 (
	.A_DOUT({NC8, NC7, NC6, NC5, NC4, NC3, NC2, NC1, NC0, ram_ram_0_0_A_DOUT_1[8], ram_ram_0_0_NEWA[7:0]}),
	.B_DOUT({NC17, NC16, NC15, NC14, NC13, NC12, NC11, NC10, NC9, ram_ram_0_0_B_DOUT_1[8:0]}),
	.BUSY(NC18),
	.A_CLK(FCCC_C0_0_GL1),
	.A_DOUT_CLK(VCC),
	.A_ARST_N(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC, VCC}),
	.A_DOUT_ARST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_ADDR({GND, raddr_r_Z[9:0], GND, GND, GND}),
	.A_WEN({GND, GND}),
	.B_CLK(FCCC_C0_0_GL1),
	.B_DOUT_CLK(VCC),
	.B_ARST_N(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC, VCC}),
	.B_DOUT_ARST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, RxData[7:0]}),
	.B_ADDR({GND, waddr_r_Z[9:0], GND, GND, GND}),
	.B_WEN({GND, do_write}),
	.A_EN(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, VCC, VCC}),
	.A_WMODE(GND),
	.B_EN(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, VCC, VCC}),
	.B_WMODE(GND),
	.SII_LOCK(GND)
);
defparam ram_ram_0_0.RAMINDEX="ram[7:0]%1024-1024%8-8%SPEED%0%0%DUAL-PORT%ECC_EN-0";
  CFG3 ram_ram_0_0_RNI4V1O (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[7]),
	.C(ram_ram_0_0_OLDA_Z[7]),
	.Y(Uart1RxFifoData[7])
);
defparam ram_ram_0_0_RNI4V1O.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNI3U1O (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[6]),
	.C(ram_ram_0_0_OLDA_Z[6]),
	.Y(Uart1RxFifoData[6])
);
defparam ram_ram_0_0_RNI3U1O.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNI2T1O (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[5]),
	.C(ram_ram_0_0_OLDA_Z[5]),
	.Y(Uart1RxFifoData[5])
);
defparam ram_ram_0_0_RNI2T1O.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNI1S1O (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[4]),
	.C(ram_ram_0_0_OLDA_Z[4]),
	.Y(Uart1RxFifoData[4])
);
defparam ram_ram_0_0_RNI1S1O.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNI0R1O (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[3]),
	.C(ram_ram_0_0_OLDA_Z[3]),
	.Y(Uart1RxFifoData[3])
);
defparam ram_ram_0_0_RNI0R1O.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNIVP1O (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[2]),
	.C(ram_ram_0_0_OLDA_Z[2]),
	.Y(Uart1RxFifoData[2])
);
defparam ram_ram_0_0_RNIVP1O.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNIUO1O (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[1]),
	.C(ram_ram_0_0_OLDA_Z[1]),
	.Y(Uart1RxFifoData[1])
);
defparam ram_ram_0_0_RNIUO1O.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNITN1O (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[0]),
	.C(ram_ram_0_0_OLDA_Z[0]),
	.Y(Uart1RxFifoData[0])
);
defparam ram_ram_0_0_RNITN1O.INIT=8'hD8;
// @18:431
  CFG3 empty_r_RNIF3OU (
	.A(re_i),
	.B(Uart1RxFifoEmpty),
	.C(do_write),
	.Y(do_count)
);
defparam empty_r_RNIF3OU.INIT=8'hD2;
// @18:431
  CFG2 full_r_RNICGLD (
	.A(Uart1RxFifoFull),
	.B(we_i),
	.Y(do_write)
);
defparam full_r_RNICGLD.INIT=4'h4;
// @38:59
  CFG2 do_read (
	.A(Uart1RxFifoEmpty),
	.B(re_i),
	.Y(do_read_Z)
);
defparam do_read.INIT=4'h4;
// @18:431
  CFG4 full_r_RNO_3 (
	.A(counter_r_Z[6]),
	.B(counter_r_Z[4]),
	.C(counter_r_Z[3]),
	.D(counter_r_Z[1]),
	.Y(m34_5)
);
defparam full_r_RNO_3.INIT=16'h8000;
// @18:431
  CFG4 \counter_r_RNIMJQC1[3]  (
	.A(counter_r_Z[8]),
	.B(counter_r_Z[6]),
	.C(counter_r_Z[5]),
	.D(counter_r_Z[3]),
	.Y(m33_e_5)
);
defparam \counter_r_RNIMJQC1[3] .INIT=16'h0001;
// @18:431
  CFG4 \counter_r_RNIGDQC1[1]  (
	.A(counter_r_Z[9]),
	.B(counter_r_Z[4]),
	.C(counter_r_Z[2]),
	.D(counter_r_Z[1]),
	.Y(m33_e_4)
);
defparam \counter_r_RNIGDQC1[1] .INIT=16'h0001;
// @18:431
  CFG2 \counter_r_RNIKVRO[0]  (
	.A(do_write),
	.B(counter_r_Z[0]),
	.Y(counter_r_RNIKVRO_Z[0])
);
defparam \counter_r_RNIKVRO[0] .INIT=4'h8;
// @38:68
  CFG2 \count_o_RNO[0]  (
	.A(Uart1RxFifoFull),
	.B(counter_r_Z[0]),
	.Y(N_1135_i)
);
defparam \count_o_RNO[0] .INIT=4'hE;
// @38:68
  CFG2 \count_o_RNO[9]  (
	.A(Uart1RxFifoFull),
	.B(counter_r_Z[9]),
	.Y(N_1126_i)
);
defparam \count_o_RNO[9] .INIT=4'hE;
// @38:68
  CFG2 \count_o_RNO[8]  (
	.A(Uart1RxFifoFull),
	.B(counter_r_Z[8]),
	.Y(N_1127_i)
);
defparam \count_o_RNO[8] .INIT=4'hE;
// @38:68
  CFG2 \count_o_RNO[7]  (
	.A(Uart1RxFifoFull),
	.B(counter_r_Z[7]),
	.Y(N_1128_i)
);
defparam \count_o_RNO[7] .INIT=4'hE;
// @38:68
  CFG2 \count_o_RNO[6]  (
	.A(Uart1RxFifoFull),
	.B(counter_r_Z[6]),
	.Y(N_1129_i)
);
defparam \count_o_RNO[6] .INIT=4'hE;
// @38:68
  CFG2 \count_o_RNO[5]  (
	.A(Uart1RxFifoFull),
	.B(counter_r_Z[5]),
	.Y(N_1130_i)
);
defparam \count_o_RNO[5] .INIT=4'hE;
// @38:68
  CFG2 \count_o_RNO[4]  (
	.A(Uart1RxFifoFull),
	.B(counter_r_Z[4]),
	.Y(N_1131_i)
);
defparam \count_o_RNO[4] .INIT=4'hE;
// @38:68
  CFG2 \count_o_RNO[3]  (
	.A(Uart1RxFifoFull),
	.B(counter_r_Z[3]),
	.Y(N_1132_i)
);
defparam \count_o_RNO[3] .INIT=4'hE;
// @38:68
  CFG2 \count_o_RNO[2]  (
	.A(Uart1RxFifoFull),
	.B(counter_r_Z[2]),
	.Y(N_1133_i)
);
defparam \count_o_RNO[2] .INIT=4'hE;
// @38:68
  CFG2 \count_o_RNO[1]  (
	.A(Uart1RxFifoFull),
	.B(counter_r_Z[1]),
	.Y(N_1134_i)
);
defparam \count_o_RNO[1] .INIT=4'hE;
// @18:431
  CFG4 full_r_RNO_2 (
	.A(counter_r_Z[2]),
	.B(m34_5),
	.C(counter_r_Z[10]),
	.D(counter_r_Z[9]),
	.Y(m34_7)
);
defparam full_r_RNO_2.INIT=16'h0800;
// @18:431
  CFG4 empty_r_RNO_0 (
	.A(counter_r_Z[10]),
	.B(counter_r_Z[7]),
	.C(m33_e_5),
	.D(m33_e_4),
	.Y(m46_1)
);
defparam empty_r_RNO_0.INIT=16'h1000;
// @18:431
  CFG4 full_r_RNO_0 (
	.A(counter_r_Z[8]),
	.B(counter_r_Z[5]),
	.C(m34_7),
	.D(do_read_Z),
	.Y(m34_8)
);
defparam full_r_RNO_0.INIT=16'h0080;
// @18:431
  CFG4 full_r_RNO_1 (
	.A(counter_r_Z[10]),
	.B(counter_r_Z[0]),
	.C(m33_e_5),
	.D(m33_e_4),
	.Y(full_r_RNO_1_2)
);
defparam full_r_RNO_1.INIT=16'h2000;
// @18:431
  CFG4 empty_r_RNO (
	.A(counter_r_Z[0]),
	.B(m46_1),
	.C(counter_r_RNIKVRO_Z[0]),
	.D(do_read_Z),
	.Y(un7_counter_r)
);
defparam empty_r_RNO.INIT=16'h0C44;
// @18:431
  CFG4 full_r_RNO (
	.A(counter_r_RNIKVRO_Z[0]),
	.B(m34_8),
	.C(counter_r_Z[7]),
	.D(full_r_RNO_1_2),
	.Y(un16_counter_r)
);
defparam full_r_RNO.INIT=16'h8F80;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* fifo_8_10_1_1 */

module gated_fifo_8_10_1_1 (
  Uart1RxFifoData,
  Uart1RxFifoCount,
  RxData,
  Uart1RxFifoFull,
  Uart1RxFifoEmpty,
  Uart1FifoReset_i_data_i,
  ReadUart1,
  Dbg1,
  FCCC_C0_0_GL1,
  Uart1FifoReset_i_arst_i
)
;
output [7:0] Uart1RxFifoData ;
output [9:0] Uart1RxFifoCount ;
input [7:0] RxData ;
output Uart1RxFifoFull ;
output Uart1RxFifoEmpty ;
input Uart1FifoReset_i_data_i ;
input ReadUart1 ;
input Dbg1 ;
input FCCC_C0_0_GL1 ;
input Uart1FifoReset_i_arst_i ;
wire Uart1RxFifoFull ;
wire Uart1RxFifoEmpty ;
wire Uart1FifoReset_i_data_i ;
wire ReadUart1 ;
wire Dbg1 ;
wire FCCC_C0_0_GL1 ;
wire Uart1FifoReset_i_arst_i ;
wire we_i_Z ;
wire VCC ;
wire Last_wone_i_0_sqmuxa_Z ;
wire GND ;
wire re_i_Z ;
wire Last_rone_i_0_sqmuxa_Z ;
wire Last_wone_i_Z ;
wire Last_rone_i_Z ;
wire N_1 ;
// @45:86
  SLE we_i (
	.Q(we_i_Z),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(Last_wone_i_0_sqmuxa_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:86
  SLE re_i (
	.Q(re_i_Z),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(Last_rone_i_0_sqmuxa_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:86
  SLE Last_wone_i (
	.Q(Last_wone_i_Z),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(Dbg1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:86
  SLE Last_rone_i (
	.Q(Last_rone_i_Z),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ReadUart1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:145
  CFG2 Last_rone_i_0_sqmuxa (
	.A(ReadUart1),
	.B(Last_rone_i_Z),
	.Y(Last_rone_i_0_sqmuxa_Z)
);
defparam Last_rone_i_0_sqmuxa.INIT=4'h2;
// @45:178
  CFG2 Last_wone_i_0_sqmuxa (
	.A(Dbg1),
	.B(Last_wone_i_Z),
	.Y(Last_wone_i_0_sqmuxa_Z)
);
defparam Last_wone_i_0_sqmuxa.INIT=4'h2;
  fifo_8_10_1_1 fifo_i (
	.RxData(RxData[7:0]),
	.Uart1RxFifoCount(Uart1RxFifoCount[9:0]),
	.Uart1RxFifoData(Uart1RxFifoData[7:0]),
	.we_i(we_i_Z),
	.re_i(re_i_Z),
	.Uart1FifoReset_i_data_i(Uart1FifoReset_i_data_i),
	.Uart1RxFifoEmpty(Uart1RxFifoEmpty),
	.Uart1FifoReset_i_arst_i(Uart1FifoReset_i_arst_i),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1),
	.Uart1RxFifoFull(Uart1RxFifoFull)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* gated_fifo_8_10_1_1 */

module UartRxFifoExtClk_10_3 (
  Uart1RxFifoCount,
  Uart1RxFifoData,
  ReadUart1,
  Uart1RxFifoEmpty,
  Uart1RxFifoFull,
  FCCC_C0_0_GL1,
  Rxd1_i,
  UartClk1,
  Uart1FifoReset_i,
  Uart1FifoReset_i_data_i,
  Uart1FifoReset_i_arst_i
)
;
output [9:0] Uart1RxFifoCount ;
output [7:0] Uart1RxFifoData ;
input ReadUart1 ;
output Uart1RxFifoEmpty ;
output Uart1RxFifoFull ;
input FCCC_C0_0_GL1 ;
input Rxd1_i ;
input UartClk1 ;
input Uart1FifoReset_i ;
input Uart1FifoReset_i_data_i ;
input Uart1FifoReset_i_arst_i ;
wire ReadUart1 ;
wire Uart1RxFifoEmpty ;
wire Uart1RxFifoFull ;
wire FCCC_C0_0_GL1 ;
wire Rxd1_i ;
wire UartClk1 ;
wire Uart1FifoReset_i ;
wire Uart1FifoReset_i_data_i ;
wire Uart1FifoReset_i_arst_i ;
wire [7:0] RxData;
wire RxComplete ;
wire Dbg1 ;
wire GND ;
wire VCC ;
// @46:133
  UartRxExtClk_1 Uart (
	.RxData(RxData[7:0]),
	.RxComplete(RxComplete),
	.Uart1FifoReset_i_arst_i(Uart1FifoReset_i_arst_i),
	.Uart1FifoReset_i_data_i(Uart1FifoReset_i_data_i),
	.Uart1FifoReset_i(Uart1FifoReset_i),
	.UartClk1(UartClk1),
	.Rxd1_i(Rxd1_i)
);
// @46:147
  IBufP2Ports_0_6 ClkSyncWrite (
	.Dbg1(Dbg1),
	.RxComplete(RxComplete),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1)
);
  gated_fifo_8_10_1_1 UartFifo (
	.Uart1RxFifoData(Uart1RxFifoData[7:0]),
	.Uart1RxFifoCount(Uart1RxFifoCount[9:0]),
	.RxData(RxData[7:0]),
	.Uart1RxFifoFull(Uart1RxFifoFull),
	.Uart1RxFifoEmpty(Uart1RxFifoEmpty),
	.Uart1FifoReset_i_data_i(Uart1FifoReset_i_data_i),
	.ReadUart1(ReadUart1),
	.Dbg1(Dbg1),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1),
	.Uart1FifoReset_i_arst_i(Uart1FifoReset_i_arst_i)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UartRxFifoExtClk_10_3 */

module IBufP2Ports_16_3 (
  StartTx_i,
  StartTx,
  UartTxClk1
)
;
output StartTx_i ;
input StartTx ;
input UartTxClk1 ;
wire StartTx_i ;
wire StartTx ;
wire UartTxClk1 ;
wire Temp1_Z ;
wire VCC ;
wire GND ;
// @30:47
(* cdc_synchronizer=1 *)  SLE Temp1 (
	.Q(Temp1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartTxClk1),
	.D(StartTx),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:47
(* cdc_synchronizer=1 *)  SLE O (
	.Q(StartTx_i),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartTxClk1),
	.D(Temp1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP2Ports_16_3 */

module UartTx_1 (
  OutgoingTxByte,
  StartTx_i,
  TxInProgress_i_i,
  UartTxClk1,
  Uart1FifoReset_i_arst_i,
  Txd1_c
)
;
input [7:0] OutgoingTxByte ;
input StartTx_i ;
output TxInProgress_i_i ;
input UartTxClk1 ;
input Uart1FifoReset_i_arst_i ;
output Txd1_c ;
wire StartTx_i ;
wire TxInProgress_i_i ;
wire UartTxClk1 ;
wire Uart1FifoReset_i_arst_i ;
wire Txd1_c ;
wire [3:0] BitCnt_Z;
wire [3:0] BitCnt_7;
wire GND ;
wire TxD_3_iv_i_Z ;
wire VCC ;
wire Busy_i_1_Z ;
wire LastGo_Z ;
wire un1_busy_i_0 ;
wire TxD_2_7_2_wmux_3_FCO_2 ;
wire TxD_2_7_2_wmux_3_S_2 ;
wire TxD_2 ;
wire TxD_2_7_2_0_y1 ;
wire TxD_2_7_2_0_y3 ;
wire TxD_2_7_2_co1_0 ;
wire TxD_2_7_2_wmux_2_S_2 ;
wire TxD_2_7_2_y0_0 ;
wire TxD_2_7_2_co0_0 ;
wire TxD_2_7_2_wmux_1_S_2 ;
wire TxD_2_7_2_0_co1 ;
wire TxD_2_7_2_wmux_0_S_2 ;
wire TxD_2_7_2_0_y0 ;
wire TxD_2_7_2_0_co0 ;
wire TxD_2_7_2_wmux_S_2 ;
wire BitCnt_0_sqmuxa_Z ;
wire txd14_Z ;
wire txd16_Z ;
wire N_1 ;
wire BitCnt_0_sqmuxa_1_Z ;
wire N_2 ;
wire CO1 ;
// @39:59
  SLE TxD (
	.Q(Txd1_c),
	.ADn(GND),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartTxClk1),
	.D(TxD_3_iv_i_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:59
  SLE Busy_i (
	.Q(TxInProgress_i_i),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartTxClk1),
	.D(Busy_i_1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:59
  SLE \BitCnt[3]  (
	.Q(BitCnt_Z[3]),
	.ADn(GND),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartTxClk1),
	.D(BitCnt_7[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:59
  SLE \BitCnt[2]  (
	.Q(BitCnt_Z[2]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartTxClk1),
	.D(BitCnt_7[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:59
  SLE \BitCnt[1]  (
	.Q(BitCnt_Z[1]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartTxClk1),
	.D(BitCnt_7[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:59
  SLE \BitCnt[0]  (
	.Q(BitCnt_Z[0]),
	.ADn(GND),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartTxClk1),
	.D(BitCnt_7[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:59
  SLE LastGo (
	.Q(LastGo_Z),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartTxClk1),
	.D(StartTx_i),
	.EN(un1_busy_i_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  ARI1 TxD_2_7_2_wmux_3 (
	.FCO(TxD_2_7_2_wmux_3_FCO_2),
	.S(TxD_2_7_2_wmux_3_S_2),
	.Y(TxD_2),
	.B(TxD_2_7_2_0_y1),
	.C(BitCnt_Z[0]),
	.D(VCC),
	.A(TxD_2_7_2_0_y3),
	.FCI(TxD_2_7_2_co1_0)
);
defparam TxD_2_7_2_wmux_3.INIT=20'h0EC2C;
  ARI1 TxD_2_7_2_wmux_2 (
	.FCO(TxD_2_7_2_co1_0),
	.S(TxD_2_7_2_wmux_2_S_2),
	.Y(TxD_2_7_2_0_y3),
	.B(BitCnt_Z[1]),
	.C(OutgoingTxByte[3]),
	.D(OutgoingTxByte[7]),
	.A(TxD_2_7_2_y0_0),
	.FCI(TxD_2_7_2_co0_0)
);
defparam TxD_2_7_2_wmux_2.INIT=20'h0F588;
  ARI1 TxD_2_7_2_wmux_1 (
	.FCO(TxD_2_7_2_co0_0),
	.S(TxD_2_7_2_wmux_1_S_2),
	.Y(TxD_2_7_2_y0_0),
	.B(BitCnt_Z[1]),
	.C(OutgoingTxByte[1]),
	.D(OutgoingTxByte[5]),
	.A(BitCnt_Z[2]),
	.FCI(TxD_2_7_2_0_co1)
);
defparam TxD_2_7_2_wmux_1.INIT=20'h0FA44;
  ARI1 TxD_2_7_2_wmux_0 (
	.FCO(TxD_2_7_2_0_co1),
	.S(TxD_2_7_2_wmux_0_S_2),
	.Y(TxD_2_7_2_0_y1),
	.B(BitCnt_Z[1]),
	.C(OutgoingTxByte[2]),
	.D(OutgoingTxByte[6]),
	.A(TxD_2_7_2_0_y0),
	.FCI(TxD_2_7_2_0_co0)
);
defparam TxD_2_7_2_wmux_0.INIT=20'h0F588;
  ARI1 TxD_2_7_2_0_wmux (
	.FCO(TxD_2_7_2_0_co0),
	.S(TxD_2_7_2_wmux_S_2),
	.Y(TxD_2_7_2_0_y0),
	.B(BitCnt_Z[1]),
	.C(OutgoingTxByte[0]),
	.D(OutgoingTxByte[4]),
	.A(BitCnt_Z[2]),
	.FCI(VCC)
);
defparam TxD_2_7_2_0_wmux.INIT=20'h0FA44;
// @39:75
  CFG3 BitCnt_0_sqmuxa (
	.A(TxInProgress_i_i),
	.B(StartTx_i),
	.C(LastGo_Z),
	.Y(BitCnt_0_sqmuxa_Z)
);
defparam BitCnt_0_sqmuxa.INIT=8'h04;
// @39:82
  CFG4 txd14 (
	.A(BitCnt_Z[0]),
	.B(BitCnt_Z[2]),
	.C(BitCnt_Z[3]),
	.D(BitCnt_Z[1]),
	.Y(txd14_Z)
);
defparam txd14.INIT=16'h8000;
// @39:101
  CFG4 txd16 (
	.A(BitCnt_Z[0]),
	.B(BitCnt_Z[2]),
	.C(BitCnt_Z[3]),
	.D(BitCnt_Z[1]),
	.Y(txd16_Z)
);
defparam txd16.INIT=16'h0010;
// @39:79
  CFG3 Busy_i_1 (
	.A(txd14_Z),
	.B(BitCnt_Z[3]),
	.C(txd16_Z),
	.Y(Busy_i_1_Z)
);
defparam Busy_i_1.INIT=8'hFB;
// @39:97
  CFG3 \BitCnt_7_f0_RNO[0]  (
	.A(BitCnt_Z[0]),
	.B(BitCnt_Z[3]),
	.C(txd16_Z),
	.Y(N_1)
);
defparam \BitCnt_7_f0_RNO[0] .INIT=8'h59;
// @39:108
  CFG3 BitCnt_0_sqmuxa_1 (
	.A(BitCnt_Z[3]),
	.B(BitCnt_0_sqmuxa_Z),
	.C(txd16_Z),
	.Y(BitCnt_0_sqmuxa_1_Z)
);
defparam BitCnt_0_sqmuxa_1.INIT=8'h08;
// @39:71
  CFG3 un1_busy_i (
	.A(LastGo_Z),
	.B(TxInProgress_i_i),
	.C(StartTx_i),
	.Y(un1_busy_i_0)
);
defparam un1_busy_i.INIT=8'h12;
// @39:97
  CFG4 \BitCnt_7_f0_RNO[1]  (
	.A(BitCnt_Z[0]),
	.B(BitCnt_Z[1]),
	.C(BitCnt_Z[3]),
	.D(txd16_Z),
	.Y(N_2)
);
defparam \BitCnt_7_f0_RNO[1] .INIT=16'h66C6;
// @39:97
  CFG4 txd16_RNIBAND1 (
	.A(BitCnt_Z[0]),
	.B(BitCnt_Z[1]),
	.C(BitCnt_Z[3]),
	.D(txd16_Z),
	.Y(CO1)
);
defparam txd16_RNIBAND1.INIT=16'h8808;
// @39:59
  CFG3 TxD_3_iv_i (
	.A(BitCnt_Z[3]),
	.B(TxD_2),
	.C(txd14_Z),
	.Y(TxD_3_iv_i_Z)
);
defparam TxD_3_iv_i.INIT=8'h0E;
// @39:79
  CFG3 \BitCnt_7_f0[0]  (
	.A(txd14_Z),
	.B(N_1),
	.C(BitCnt_0_sqmuxa_1_Z),
	.Y(BitCnt_7[0])
);
defparam \BitCnt_7_f0[0] .INIT=8'h54;
// @39:79
  CFG3 \BitCnt_7_f0[1]  (
	.A(txd14_Z),
	.B(N_2),
	.C(BitCnt_0_sqmuxa_1_Z),
	.Y(BitCnt_7[1])
);
defparam \BitCnt_7_f0[1] .INIT=8'h54;
// @39:79
  CFG4 \BitCnt_7_f0[3]  (
	.A(BitCnt_Z[3]),
	.B(BitCnt_Z[2]),
	.C(CO1),
	.D(txd14_Z),
	.Y(BitCnt_7[3])
);
defparam \BitCnt_7_f0[3] .INIT=16'h006A;
// @39:79
  CFG4 \BitCnt_7_f0[2]  (
	.A(CO1),
	.B(BitCnt_0_sqmuxa_1_Z),
	.C(BitCnt_Z[2]),
	.D(txd14_Z),
	.Y(BitCnt_7[2])
);
defparam \BitCnt_7_f0[2] .INIT=16'h00DE;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UartTx_1 */

module IBufP2Ports_0_7 (
  TxInProgress,
  TxInProgress_i_i,
  FCCC_C0_0_GL1
)
;
output TxInProgress ;
input TxInProgress_i_i ;
input FCCC_C0_0_GL1 ;
wire TxInProgress ;
wire TxInProgress_i_i ;
wire FCCC_C0_0_GL1 ;
wire Temp1_Z ;
wire VCC ;
wire GND ;
// @30:47
  SLE Temp1 (
	.Q(Temp1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(TxInProgress_i_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:47
  SLE O (
	.Q(TxInProgress),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(Temp1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP2Ports_0_7 */

module fifo_8_10_1_2 (
  Uart1TxFifoData,
  OutgoingTxByte,
  we_i,
  re_i,
  r_ack_i,
  Uart1TxFifoFull,
  Uart1TxFifoEmpty,
  Uart1FifoReset_i_arst_i,
  FCCC_C0_0_GL1
)
;
input [7:0] Uart1TxFifoData ;
output [7:0] OutgoingTxByte ;
input we_i ;
input re_i ;
output r_ack_i ;
output Uart1TxFifoFull ;
output Uart1TxFifoEmpty ;
input Uart1FifoReset_i_arst_i ;
input FCCC_C0_0_GL1 ;
wire we_i ;
wire re_i ;
wire r_ack_i ;
wire Uart1TxFifoFull ;
wire Uart1TxFifoEmpty ;
wire Uart1FifoReset_i_arst_i ;
wire FCCC_C0_0_GL1 ;
wire [9:0] raddr_r_Z;
wire [8:0] raddr_r_s;
wire [9:0] waddr_r_Z;
wire [8:0] waddr_r_s;
wire [7:0] ram_ram_0_0_OLDA_Z;
wire [9:9] raddr_r_s_Z;
wire [9:9] waddr_r_s_Z;
wire [10:0] counter_r_Z;
wire [10:0] counter_r_s;
wire [9:0] counter_r_cry;
wire [0:0] counter_r_RNIKHFH1_Y;
wire [1:1] counter_r_RNIA4HH2_Y;
wire [2:2] counter_r_RNI1OIH3_Y;
wire [3:3] counter_r_RNIPCKH4_Y;
wire [4:4] counter_r_RNII2MH5_Y;
wire [5:5] counter_r_RNICPNH6_Y;
wire [6:6] counter_r_RNI7HPH7_Y;
wire [7:7] counter_r_RNI3ARH8_Y;
wire [8:8] counter_r_RNI04TH9_Y;
wire [10:10] counter_r_RNO_FCO_2;
wire [10:10] counter_r_RNO_Y_2;
wire [9:9] counter_r_RNIUUUHA_Y;
wire [8:1] raddr_r_cry_Z;
wire [8:1] raddr_r_cry_Y_5;
wire [9:9] raddr_r_s_FCO_5;
wire [9:9] raddr_r_s_Y_5;
wire [8:1] waddr_r_cry_Z;
wire [8:1] waddr_r_cry_Y_5;
wire [9:9] waddr_r_s_FCO_5;
wire [9:9] waddr_r_s_Y_5;
wire [7:0] ram_ram_0_0_NEWA;
wire [8:8] ram_ram_0_0_A_DOUT_2;
wire [8:0] ram_ram_0_0_B_DOUT_2;
wire ram_ram_0_0_en_Z ;
wire VCC ;
wire counter_r_0 ;
wire GND ;
wire do_write_Z ;
wire N_1202_i ;
wire un7_counter_r ;
wire un16_counter_r ;
wire counter_r_cry_cy ;
wire empty_r_RNIVVDH_S ;
wire empty_r_RNIVVDH_Y ;
wire raddr_r_s_235_FCO ;
wire raddr_r_s_235_S ;
wire raddr_r_s_235_Y ;
wire waddr_r_s_236_FCO ;
wire waddr_r_s_236_S ;
wire waddr_r_s_236_Y ;
wire un7_counter_r_0_a2_5 ;
wire un7_counter_r_0_a2_4 ;
wire un16_counter_r_0_a2_7 ;
wire un16_counter_r_0_a2_6 ;
wire un16_counter_r_0_a2_0_6 ;
wire un16_counter_r_0_a2_0_5 ;
wire un16_counter_r_0_a2_0_4 ;
wire un16_counter_r_0_a2_9 ;
wire un7_counter_r_0_a2_7 ;
wire un16_counter_r_0_a2_2 ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire N_4 ;
wire N_3 ;
wire N_2 ;
wire N_1 ;
wire NC0 ;
wire NC1 ;
wire NC2 ;
wire NC3 ;
wire NC4 ;
wire NC5 ;
wire NC6 ;
wire NC7 ;
wire NC8 ;
wire NC9 ;
wire NC10 ;
wire NC11 ;
wire NC12 ;
wire NC13 ;
wire NC14 ;
wire NC15 ;
wire NC16 ;
wire NC17 ;
wire NC18 ;
  CFG1 \raddr_r_RNO[0]  (
	.A(raddr_r_Z[0]),
	.Y(raddr_r_s[0])
);
defparam \raddr_r_RNO[0] .INIT=2'h1;
  CFG1 \waddr_r_RNO[0]  (
	.A(waddr_r_Z[0]),
	.Y(waddr_r_s[0])
);
defparam \waddr_r_RNO[0] .INIT=2'h1;
  SLE ram_ram_0_0_en (
	.Q(ram_ram_0_0_en_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[0]  (
	.Q(ram_ram_0_0_OLDA_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(OutgoingTxByte[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[1]  (
	.Q(ram_ram_0_0_OLDA_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(OutgoingTxByte[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[2]  (
	.Q(ram_ram_0_0_OLDA_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(OutgoingTxByte[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[3]  (
	.Q(ram_ram_0_0_OLDA_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(OutgoingTxByte[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[4]  (
	.Q(ram_ram_0_0_OLDA_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(OutgoingTxByte[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[5]  (
	.Q(ram_ram_0_0_OLDA_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(OutgoingTxByte[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[6]  (
	.Q(ram_ram_0_0_OLDA_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(OutgoingTxByte[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[7]  (
	.Q(ram_ram_0_0_OLDA_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(OutgoingTxByte[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \raddr_r[9]  (
	.Q(raddr_r_Z[9]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s_Z[9]),
	.EN(counter_r_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \raddr_r[8]  (
	.Q(raddr_r_Z[8]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s[8]),
	.EN(counter_r_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \raddr_r[7]  (
	.Q(raddr_r_Z[7]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s[7]),
	.EN(counter_r_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \raddr_r[6]  (
	.Q(raddr_r_Z[6]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s[6]),
	.EN(counter_r_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \raddr_r[5]  (
	.Q(raddr_r_Z[5]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s[5]),
	.EN(counter_r_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \raddr_r[4]  (
	.Q(raddr_r_Z[4]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s[4]),
	.EN(counter_r_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \raddr_r[3]  (
	.Q(raddr_r_Z[3]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s[3]),
	.EN(counter_r_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \raddr_r[2]  (
	.Q(raddr_r_Z[2]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s[2]),
	.EN(counter_r_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \raddr_r[1]  (
	.Q(raddr_r_Z[1]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s[1]),
	.EN(counter_r_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \raddr_r[0]  (
	.Q(raddr_r_Z[0]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s[0]),
	.EN(counter_r_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \waddr_r[9]  (
	.Q(waddr_r_Z[9]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s_Z[9]),
	.EN(do_write_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \waddr_r[8]  (
	.Q(waddr_r_Z[8]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s[8]),
	.EN(do_write_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \waddr_r[7]  (
	.Q(waddr_r_Z[7]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s[7]),
	.EN(do_write_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \waddr_r[6]  (
	.Q(waddr_r_Z[6]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s[6]),
	.EN(do_write_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \waddr_r[5]  (
	.Q(waddr_r_Z[5]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s[5]),
	.EN(do_write_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \waddr_r[4]  (
	.Q(waddr_r_Z[4]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s[4]),
	.EN(do_write_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \waddr_r[3]  (
	.Q(waddr_r_Z[3]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s[3]),
	.EN(do_write_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \waddr_r[2]  (
	.Q(waddr_r_Z[2]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s[2]),
	.EN(do_write_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \waddr_r[1]  (
	.Q(waddr_r_Z[1]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s[1]),
	.EN(do_write_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \waddr_r[0]  (
	.Q(waddr_r_Z[0]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s[0]),
	.EN(do_write_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \counter_r[10]  (
	.Q(counter_r_Z[10]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[10]),
	.EN(N_1202_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \counter_r[9]  (
	.Q(counter_r_Z[9]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[9]),
	.EN(N_1202_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \counter_r[8]  (
	.Q(counter_r_Z[8]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[8]),
	.EN(N_1202_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \counter_r[7]  (
	.Q(counter_r_Z[7]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[7]),
	.EN(N_1202_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \counter_r[6]  (
	.Q(counter_r_Z[6]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[6]),
	.EN(N_1202_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \counter_r[5]  (
	.Q(counter_r_Z[5]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[5]),
	.EN(N_1202_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \counter_r[4]  (
	.Q(counter_r_Z[4]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[4]),
	.EN(N_1202_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \counter_r[3]  (
	.Q(counter_r_Z[3]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[3]),
	.EN(N_1202_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \counter_r[2]  (
	.Q(counter_r_Z[2]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[2]),
	.EN(N_1202_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \counter_r[1]  (
	.Q(counter_r_Z[1]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[1]),
	.EN(N_1202_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \counter_r[0]  (
	.Q(counter_r_Z[0]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[0]),
	.EN(N_1202_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE empty_r (
	.Q(Uart1TxFifoEmpty),
	.ADn(GND),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(un7_counter_r),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE full_r (
	.Q(Uart1TxFifoFull),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(un16_counter_r),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:123
  SLE r_ack (
	.Q(r_ack_i),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  ARI1 empty_r_RNIVVDH (
	.FCO(counter_r_cry_cy),
	.S(empty_r_RNIVVDH_S),
	.Y(empty_r_RNIVVDH_Y),
	.B(re_i),
	.C(Uart1TxFifoEmpty),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam empty_r_RNIVVDH.INIT=20'h4DD00;
// @38:89
  ARI1 \counter_r_RNIKHFH1[0]  (
	.FCO(counter_r_cry[0]),
	.S(counter_r_s[0]),
	.Y(counter_r_RNIKHFH1_Y[0]),
	.B(re_i),
	.C(Uart1TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[0]),
	.FCI(counter_r_cry_cy)
);
defparam \counter_r_RNIKHFH1[0] .INIT=20'h5DD22;
// @38:89
  ARI1 \counter_r_RNIA4HH2[1]  (
	.FCO(counter_r_cry[1]),
	.S(counter_r_s[1]),
	.Y(counter_r_RNIA4HH2_Y[1]),
	.B(re_i),
	.C(Uart1TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[1]),
	.FCI(counter_r_cry[0])
);
defparam \counter_r_RNIA4HH2[1] .INIT=20'h5DD22;
// @38:89
  ARI1 \counter_r_RNI1OIH3[2]  (
	.FCO(counter_r_cry[2]),
	.S(counter_r_s[2]),
	.Y(counter_r_RNI1OIH3_Y[2]),
	.B(re_i),
	.C(Uart1TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[2]),
	.FCI(counter_r_cry[1])
);
defparam \counter_r_RNI1OIH3[2] .INIT=20'h5DD22;
// @38:89
  ARI1 \counter_r_RNIPCKH4[3]  (
	.FCO(counter_r_cry[3]),
	.S(counter_r_s[3]),
	.Y(counter_r_RNIPCKH4_Y[3]),
	.B(re_i),
	.C(Uart1TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[3]),
	.FCI(counter_r_cry[2])
);
defparam \counter_r_RNIPCKH4[3] .INIT=20'h5DD22;
// @38:89
  ARI1 \counter_r_RNII2MH5[4]  (
	.FCO(counter_r_cry[4]),
	.S(counter_r_s[4]),
	.Y(counter_r_RNII2MH5_Y[4]),
	.B(re_i),
	.C(Uart1TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[4]),
	.FCI(counter_r_cry[3])
);
defparam \counter_r_RNII2MH5[4] .INIT=20'h5DD22;
// @38:89
  ARI1 \counter_r_RNICPNH6[5]  (
	.FCO(counter_r_cry[5]),
	.S(counter_r_s[5]),
	.Y(counter_r_RNICPNH6_Y[5]),
	.B(re_i),
	.C(Uart1TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[5]),
	.FCI(counter_r_cry[4])
);
defparam \counter_r_RNICPNH6[5] .INIT=20'h5DD22;
// @38:89
  ARI1 \counter_r_RNI7HPH7[6]  (
	.FCO(counter_r_cry[6]),
	.S(counter_r_s[6]),
	.Y(counter_r_RNI7HPH7_Y[6]),
	.B(re_i),
	.C(Uart1TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[6]),
	.FCI(counter_r_cry[5])
);
defparam \counter_r_RNI7HPH7[6] .INIT=20'h5DD22;
// @38:89
  ARI1 \counter_r_RNI3ARH8[7]  (
	.FCO(counter_r_cry[7]),
	.S(counter_r_s[7]),
	.Y(counter_r_RNI3ARH8_Y[7]),
	.B(re_i),
	.C(Uart1TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[7]),
	.FCI(counter_r_cry[6])
);
defparam \counter_r_RNI3ARH8[7] .INIT=20'h5DD22;
// @38:89
  ARI1 \counter_r_RNI04TH9[8]  (
	.FCO(counter_r_cry[8]),
	.S(counter_r_s[8]),
	.Y(counter_r_RNI04TH9_Y[8]),
	.B(re_i),
	.C(Uart1TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[8]),
	.FCI(counter_r_cry[7])
);
defparam \counter_r_RNI04TH9[8] .INIT=20'h5DD22;
// @38:89
  ARI1 \counter_r_RNO[10]  (
	.FCO(counter_r_RNO_FCO_2[10]),
	.S(counter_r_s[10]),
	.Y(counter_r_RNO_Y_2[10]),
	.B(counter_r_Z[10]),
	.C(counter_r_0),
	.D(GND),
	.A(VCC),
	.FCI(counter_r_cry[9])
);
defparam \counter_r_RNO[10] .INIT=20'h46600;
// @38:89
  ARI1 \counter_r_RNIUUUHA[9]  (
	.FCO(counter_r_cry[9]),
	.S(counter_r_s[9]),
	.Y(counter_r_RNIUUUHA_Y[9]),
	.B(re_i),
	.C(Uart1TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[9]),
	.FCI(counter_r_cry[8])
);
defparam \counter_r_RNIUUUHA[9] .INIT=20'h5DD22;
// @38:68
  ARI1 raddr_r_s_235 (
	.FCO(raddr_r_s_235_FCO),
	.S(raddr_r_s_235_S),
	.Y(raddr_r_s_235_Y),
	.B(raddr_r_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam raddr_r_s_235.INIT=20'h4AA00;
// @38:68
  ARI1 \raddr_r_cry[1]  (
	.FCO(raddr_r_cry_Z[1]),
	.S(raddr_r_s[1]),
	.Y(raddr_r_cry_Y_5[1]),
	.B(raddr_r_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_s_235_FCO)
);
defparam \raddr_r_cry[1] .INIT=20'h4AA00;
// @38:68
  ARI1 \raddr_r_cry[2]  (
	.FCO(raddr_r_cry_Z[2]),
	.S(raddr_r_s[2]),
	.Y(raddr_r_cry_Y_5[2]),
	.B(raddr_r_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[1])
);
defparam \raddr_r_cry[2] .INIT=20'h4AA00;
// @38:68
  ARI1 \raddr_r_cry[3]  (
	.FCO(raddr_r_cry_Z[3]),
	.S(raddr_r_s[3]),
	.Y(raddr_r_cry_Y_5[3]),
	.B(raddr_r_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[2])
);
defparam \raddr_r_cry[3] .INIT=20'h4AA00;
// @38:68
  ARI1 \raddr_r_cry[4]  (
	.FCO(raddr_r_cry_Z[4]),
	.S(raddr_r_s[4]),
	.Y(raddr_r_cry_Y_5[4]),
	.B(raddr_r_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[3])
);
defparam \raddr_r_cry[4] .INIT=20'h4AA00;
// @38:68
  ARI1 \raddr_r_cry[5]  (
	.FCO(raddr_r_cry_Z[5]),
	.S(raddr_r_s[5]),
	.Y(raddr_r_cry_Y_5[5]),
	.B(raddr_r_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[4])
);
defparam \raddr_r_cry[5] .INIT=20'h4AA00;
// @38:68
  ARI1 \raddr_r_cry[6]  (
	.FCO(raddr_r_cry_Z[6]),
	.S(raddr_r_s[6]),
	.Y(raddr_r_cry_Y_5[6]),
	.B(raddr_r_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[5])
);
defparam \raddr_r_cry[6] .INIT=20'h4AA00;
// @38:68
  ARI1 \raddr_r_cry[7]  (
	.FCO(raddr_r_cry_Z[7]),
	.S(raddr_r_s[7]),
	.Y(raddr_r_cry_Y_5[7]),
	.B(raddr_r_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[6])
);
defparam \raddr_r_cry[7] .INIT=20'h4AA00;
// @38:68
  ARI1 \raddr_r_s[9]  (
	.FCO(raddr_r_s_FCO_5[9]),
	.S(raddr_r_s_Z[9]),
	.Y(raddr_r_s_Y_5[9]),
	.B(raddr_r_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[8])
);
defparam \raddr_r_s[9] .INIT=20'h4AA00;
// @38:68
  ARI1 \raddr_r_cry[8]  (
	.FCO(raddr_r_cry_Z[8]),
	.S(raddr_r_s[8]),
	.Y(raddr_r_cry_Y_5[8]),
	.B(raddr_r_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[7])
);
defparam \raddr_r_cry[8] .INIT=20'h4AA00;
// @38:68
  ARI1 waddr_r_s_236 (
	.FCO(waddr_r_s_236_FCO),
	.S(waddr_r_s_236_S),
	.Y(waddr_r_s_236_Y),
	.B(waddr_r_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam waddr_r_s_236.INIT=20'h4AA00;
// @38:68
  ARI1 \waddr_r_cry[1]  (
	.FCO(waddr_r_cry_Z[1]),
	.S(waddr_r_s[1]),
	.Y(waddr_r_cry_Y_5[1]),
	.B(waddr_r_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_s_236_FCO)
);
defparam \waddr_r_cry[1] .INIT=20'h4AA00;
// @38:68
  ARI1 \waddr_r_cry[2]  (
	.FCO(waddr_r_cry_Z[2]),
	.S(waddr_r_s[2]),
	.Y(waddr_r_cry_Y_5[2]),
	.B(waddr_r_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[1])
);
defparam \waddr_r_cry[2] .INIT=20'h4AA00;
// @38:68
  ARI1 \waddr_r_cry[3]  (
	.FCO(waddr_r_cry_Z[3]),
	.S(waddr_r_s[3]),
	.Y(waddr_r_cry_Y_5[3]),
	.B(waddr_r_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[2])
);
defparam \waddr_r_cry[3] .INIT=20'h4AA00;
// @38:68
  ARI1 \waddr_r_cry[4]  (
	.FCO(waddr_r_cry_Z[4]),
	.S(waddr_r_s[4]),
	.Y(waddr_r_cry_Y_5[4]),
	.B(waddr_r_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[3])
);
defparam \waddr_r_cry[4] .INIT=20'h4AA00;
// @38:68
  ARI1 \waddr_r_cry[5]  (
	.FCO(waddr_r_cry_Z[5]),
	.S(waddr_r_s[5]),
	.Y(waddr_r_cry_Y_5[5]),
	.B(waddr_r_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[4])
);
defparam \waddr_r_cry[5] .INIT=20'h4AA00;
// @38:68
  ARI1 \waddr_r_cry[6]  (
	.FCO(waddr_r_cry_Z[6]),
	.S(waddr_r_s[6]),
	.Y(waddr_r_cry_Y_5[6]),
	.B(waddr_r_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[5])
);
defparam \waddr_r_cry[6] .INIT=20'h4AA00;
// @38:68
  ARI1 \waddr_r_cry[7]  (
	.FCO(waddr_r_cry_Z[7]),
	.S(waddr_r_s[7]),
	.Y(waddr_r_cry_Y_5[7]),
	.B(waddr_r_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[6])
);
defparam \waddr_r_cry[7] .INIT=20'h4AA00;
// @38:68
  ARI1 \waddr_r_s[9]  (
	.FCO(waddr_r_s_FCO_5[9]),
	.S(waddr_r_s_Z[9]),
	.Y(waddr_r_s_Y_5[9]),
	.B(waddr_r_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[8])
);
defparam \waddr_r_s[9] .INIT=20'h4AA00;
// @38:68
  ARI1 \waddr_r_cry[8]  (
	.FCO(waddr_r_cry_Z[8]),
	.S(waddr_r_s[8]),
	.Y(waddr_r_cry_Y_5[8]),
	.B(waddr_r_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[7])
);
defparam \waddr_r_cry[8] .INIT=20'h4AA00;
// @38:46
  RAM1K18 ram_ram_0_0 (
	.A_DOUT({NC8, NC7, NC6, NC5, NC4, NC3, NC2, NC1, NC0, ram_ram_0_0_A_DOUT_2[8], ram_ram_0_0_NEWA[7:0]}),
	.B_DOUT({NC17, NC16, NC15, NC14, NC13, NC12, NC11, NC10, NC9, ram_ram_0_0_B_DOUT_2[8:0]}),
	.BUSY(NC18),
	.A_CLK(FCCC_C0_0_GL1),
	.A_DOUT_CLK(VCC),
	.A_ARST_N(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC, VCC}),
	.A_DOUT_ARST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_ADDR({GND, raddr_r_Z[9:0], GND, GND, GND}),
	.A_WEN({GND, GND}),
	.B_CLK(FCCC_C0_0_GL1),
	.B_DOUT_CLK(VCC),
	.B_ARST_N(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC, VCC}),
	.B_DOUT_ARST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, Uart1TxFifoData[7:0]}),
	.B_ADDR({GND, waddr_r_Z[9:0], GND, GND, GND}),
	.B_WEN({GND, do_write_Z}),
	.A_EN(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, VCC, VCC}),
	.A_WMODE(GND),
	.B_EN(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, VCC, VCC}),
	.B_WMODE(GND),
	.SII_LOCK(GND)
);
defparam ram_ram_0_0.RAMINDEX="ram[7:0]%1024-1024%8-8%SPEED%0%0%DUAL-PORT%ECC_EN-0";
  CFG3 \ram_ram_0_0_OLDA_RNIEMUU[7]  (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[7]),
	.C(ram_ram_0_0_OLDA_Z[7]),
	.Y(OutgoingTxByte[7])
);
defparam \ram_ram_0_0_OLDA_RNIEMUU[7] .INIT=8'hD8;
  CFG3 \ram_ram_0_0_OLDA_RNIDLUU[6]  (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[6]),
	.C(ram_ram_0_0_OLDA_Z[6]),
	.Y(OutgoingTxByte[6])
);
defparam \ram_ram_0_0_OLDA_RNIDLUU[6] .INIT=8'hD8;
  CFG3 \ram_ram_0_0_OLDA_RNICKUU[5]  (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[5]),
	.C(ram_ram_0_0_OLDA_Z[5]),
	.Y(OutgoingTxByte[5])
);
defparam \ram_ram_0_0_OLDA_RNICKUU[5] .INIT=8'hD8;
  CFG3 \ram_ram_0_0_OLDA_RNIBJUU[4]  (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[4]),
	.C(ram_ram_0_0_OLDA_Z[4]),
	.Y(OutgoingTxByte[4])
);
defparam \ram_ram_0_0_OLDA_RNIBJUU[4] .INIT=8'hD8;
  CFG3 \ram_ram_0_0_OLDA_RNIAIUU[3]  (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[3]),
	.C(ram_ram_0_0_OLDA_Z[3]),
	.Y(OutgoingTxByte[3])
);
defparam \ram_ram_0_0_OLDA_RNIAIUU[3] .INIT=8'hD8;
  CFG3 \ram_ram_0_0_OLDA_RNI9HUU[2]  (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[2]),
	.C(ram_ram_0_0_OLDA_Z[2]),
	.Y(OutgoingTxByte[2])
);
defparam \ram_ram_0_0_OLDA_RNI9HUU[2] .INIT=8'hD8;
  CFG3 \ram_ram_0_0_OLDA_RNI8GUU[1]  (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[1]),
	.C(ram_ram_0_0_OLDA_Z[1]),
	.Y(OutgoingTxByte[1])
);
defparam \ram_ram_0_0_OLDA_RNI8GUU[1] .INIT=8'hD8;
  CFG3 \ram_ram_0_0_OLDA_RNI7FUU[0]  (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[0]),
	.C(ram_ram_0_0_OLDA_Z[0]),
	.Y(OutgoingTxByte[0])
);
defparam \ram_ram_0_0_OLDA_RNI7FUU[0] .INIT=8'hD8;
// @38:68
  CFG3 full_r_RNI7F0R (
	.A(we_i),
	.B(Uart1TxFifoFull),
	.C(empty_r_RNIVVDH_Y),
	.Y(N_1202_i)
);
defparam full_r_RNI7F0R.INIT=8'h2D;
// @38:89
  CFG2 empty_r_RNIVVDH_0 (
	.A(Uart1TxFifoEmpty),
	.B(re_i),
	.Y(counter_r_0)
);
defparam empty_r_RNIVVDH_0.INIT=4'h4;
// @38:60
  CFG2 do_write (
	.A(Uart1TxFifoFull),
	.B(we_i),
	.Y(do_write_Z)
);
defparam do_write.INIT=4'h4;
// @38:82
  CFG4 \update.un7_counter_r_0_a2_5  (
	.A(counter_r_Z[6]),
	.B(counter_r_Z[5]),
	.C(counter_r_Z[2]),
	.D(counter_r_Z[1]),
	.Y(un7_counter_r_0_a2_5)
);
defparam \update.un7_counter_r_0_a2_5 .INIT=16'h0001;
// @38:82
  CFG4 \update.un7_counter_r_0_a2_4  (
	.A(counter_r_Z[10]),
	.B(counter_r_Z[9]),
	.C(counter_r_Z[8]),
	.D(counter_r_Z[7]),
	.Y(un7_counter_r_0_a2_4)
);
defparam \update.un7_counter_r_0_a2_4 .INIT=16'h0001;
// @38:89
  CFG4 \update.un16_counter_r_0_a2_7  (
	.A(counter_r_Z[6]),
	.B(counter_r_Z[4]),
	.C(counter_r_Z[3]),
	.D(counter_r_Z[1]),
	.Y(un16_counter_r_0_a2_7)
);
defparam \update.un16_counter_r_0_a2_7 .INIT=16'h8000;
// @38:89
  CFG4 \update.un16_counter_r_0_a2_6  (
	.A(counter_r_Z[9]),
	.B(counter_r_Z[7]),
	.C(counter_r_Z[2]),
	.D(counter_r_Z[0]),
	.Y(un16_counter_r_0_a2_6)
);
defparam \update.un16_counter_r_0_a2_6 .INIT=16'h8000;
// @38:89
  CFG4 \update.un16_counter_r_0_a2_0_6  (
	.A(counter_r_Z[9]),
	.B(counter_r_Z[4]),
	.C(counter_r_Z[3]),
	.D(counter_r_Z[1]),
	.Y(un16_counter_r_0_a2_0_6)
);
defparam \update.un16_counter_r_0_a2_0_6 .INIT=16'h0001;
// @38:89
  CFG4 \update.un16_counter_r_0_a2_0_5  (
	.A(counter_r_Z[8]),
	.B(counter_r_Z[7]),
	.C(counter_r_Z[2]),
	.D(counter_r_Z[0]),
	.Y(un16_counter_r_0_a2_0_5)
);
defparam \update.un16_counter_r_0_a2_0_5 .INIT=16'h0001;
// @38:89
  CFG3 \update.un16_counter_r_0_a2_0_4  (
	.A(counter_r_Z[10]),
	.B(counter_r_Z[6]),
	.C(counter_r_Z[5]),
	.Y(un16_counter_r_0_a2_0_4)
);
defparam \update.un16_counter_r_0_a2_0_4 .INIT=8'h02;
// @38:89
  CFG4 \update.un16_counter_r_0_a2_9  (
	.A(counter_r_Z[5]),
	.B(un16_counter_r_0_a2_6),
	.C(counter_r_Z[10]),
	.D(counter_r_Z[8]),
	.Y(un16_counter_r_0_a2_9)
);
defparam \update.un16_counter_r_0_a2_9 .INIT=16'h0800;
// @38:82
  CFG4 \update.un7_counter_r_0_a2_7  (
	.A(counter_r_Z[4]),
	.B(counter_r_Z[3]),
	.C(un7_counter_r_0_a2_5),
	.D(un7_counter_r_0_a2_4),
	.Y(un7_counter_r_0_a2_7)
);
defparam \update.un7_counter_r_0_a2_7 .INIT=16'h1000;
// @38:89
  CFG4 \update.un16_counter_r_0_a2  (
	.A(un16_counter_r_0_a2_9),
	.B(un16_counter_r_0_a2_7),
	.C(empty_r_RNIVVDH_Y),
	.D(do_write_Z),
	.Y(un16_counter_r_0_a2_2)
);
defparam \update.un16_counter_r_0_a2 .INIT=16'h8000;
// @38:82
  CFG4 \update.un7_counter_r_0_a2  (
	.A(un7_counter_r_0_a2_7),
	.B(empty_r_RNIVVDH_Y),
	.C(counter_r_Z[0]),
	.D(do_write_Z),
	.Y(un7_counter_r)
);
defparam \update.un7_counter_r_0_a2 .INIT=16'h0A2A;
// @38:89
  CFG4 \update.un16_counter_r_0  (
	.A(un16_counter_r_0_a2_0_6),
	.B(un16_counter_r_0_a2_0_4),
	.C(un16_counter_r_0_a2_2),
	.D(un16_counter_r_0_a2_0_5),
	.Y(un16_counter_r)
);
defparam \update.un16_counter_r_0 .INIT=16'hF8F0;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* fifo_8_10_1_2 */

module gated_fifo_8_10_1_2 (
  OutgoingTxByte,
  Uart1TxFifoData,
  Uart1TxFifoEmpty,
  Uart1TxFifoFull,
  FifoReadAck,
  ReadStrobe,
  WriteUart1,
  FCCC_C0_0_GL1,
  Uart1FifoReset_i_arst_i
)
;
output [7:0] OutgoingTxByte ;
input [7:0] Uart1TxFifoData ;
output Uart1TxFifoEmpty ;
output Uart1TxFifoFull ;
output FifoReadAck ;
input ReadStrobe ;
input WriteUart1 ;
input FCCC_C0_0_GL1 ;
input Uart1FifoReset_i_arst_i ;
wire Uart1TxFifoEmpty ;
wire Uart1TxFifoFull ;
wire FifoReadAck ;
wire ReadStrobe ;
wire WriteUart1 ;
wire FCCC_C0_0_GL1 ;
wire Uart1FifoReset_i_arst_i ;
wire we_i_Z ;
wire VCC ;
wire Last_wone_i_0_sqmuxa_Z ;
wire GND ;
wire re_i_Z ;
wire Last_rone_i_0_sqmuxa_Z ;
wire Last_wone_i_Z ;
wire Last_rone_i_Z ;
wire r_ack_1_sqmuxa_i_Z ;
wire r_ack_i ;
// @45:86
  SLE we_i (
	.Q(we_i_Z),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(Last_wone_i_0_sqmuxa_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:86
  SLE re_i (
	.Q(re_i_Z),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(Last_rone_i_0_sqmuxa_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:86
  SLE Last_wone_i (
	.Q(Last_wone_i_Z),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(WriteUart1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:86
  SLE Last_rone_i (
	.Q(Last_rone_i_Z),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ReadStrobe),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:86
  SLE r_ack (
	.Q(FifoReadAck),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ReadStrobe),
	.EN(r_ack_1_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:178
  CFG2 Last_wone_i_0_sqmuxa (
	.A(WriteUart1),
	.B(Last_wone_i_Z),
	.Y(Last_wone_i_0_sqmuxa_Z)
);
defparam Last_wone_i_0_sqmuxa.INIT=4'h2;
// @45:145
  CFG2 Last_rone_i_0_sqmuxa (
	.A(ReadStrobe),
	.B(Last_rone_i_Z),
	.Y(Last_rone_i_0_sqmuxa_Z)
);
defparam Last_rone_i_0_sqmuxa.INIT=4'h2;
// @45:86
  CFG2 r_ack_1_sqmuxa_i (
	.A(ReadStrobe),
	.B(r_ack_i),
	.Y(r_ack_1_sqmuxa_i_Z)
);
defparam r_ack_1_sqmuxa_i.INIT=4'hD;
  fifo_8_10_1_2 fifo_i (
	.Uart1TxFifoData(Uart1TxFifoData[7:0]),
	.OutgoingTxByte(OutgoingTxByte[7:0]),
	.we_i(we_i_Z),
	.re_i(re_i_Z),
	.r_ack_i(r_ack_i),
	.Uart1TxFifoFull(Uart1TxFifoFull),
	.Uart1TxFifoEmpty(Uart1TxFifoEmpty),
	.Uart1FifoReset_i_arst_i(Uart1FifoReset_i_arst_i),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* gated_fifo_8_10_1_2 */

module UartTxFifoExtClk_10_3 (
  Uart1TxFifoData,
  WriteUart1,
  Uart1TxFifoFull,
  Txd1_c,
  UartTxClk1,
  Uart1TxFifoEmpty,
  Uart1FifoReset_i_arst_i,
  Uart1FifoReset_i_data_i,
  FCCC_C0_0_GL1
)
;
input [7:0] Uart1TxFifoData ;
input WriteUart1 ;
output Uart1TxFifoFull ;
output Txd1_c ;
input UartTxClk1 ;
output Uart1TxFifoEmpty ;
input Uart1FifoReset_i_arst_i ;
input Uart1FifoReset_i_data_i ;
input FCCC_C0_0_GL1 ;
wire WriteUart1 ;
wire Uart1TxFifoFull ;
wire Txd1_c ;
wire UartTxClk1 ;
wire Uart1TxFifoEmpty ;
wire Uart1FifoReset_i_arst_i ;
wire Uart1FifoReset_i_data_i ;
wire FCCC_C0_0_GL1 ;
wire [1:0] CurrentState_Z;
wire [0:0] CurrentState_i;
wire [1:0] NextState_Z;
wire [7:0] OutgoingTxByte;
wire VCC ;
wire GND ;
wire StartTx_Z ;
wire readstrobe13 ;
wire un1_readstrobe12_i ;
wire ReadStrobe_Z ;
wire N_1183_i ;
wire un1_readstrobe11_1_i_x2_2 ;
wire un1_NextState_1_sqmuxa_i_0_2 ;
wire un1_NextState_1_sqmuxa_i_0_1_Z ;
wire TxInProgress ;
wire FifoReadAck ;
wire StartTx_i ;
wire TxInProgress_i_i ;
  CFG1 \NextState_RNO[0]  (
	.A(CurrentState_Z[0]),
	.Y(CurrentState_i[0])
);
defparam \NextState_RNO[0] .INIT=2'h1;
// @47:205
  SLE \CurrentState[0]  (
	.Q(CurrentState_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(NextState_Z[0]),
	.EN(Uart1FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:205
(* cdc_synchronizer=1 *)  SLE StartTx (
	.Q(StartTx_Z),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(readstrobe13),
	.EN(un1_readstrobe12_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:205
  SLE ReadStrobe (
	.Q(ReadStrobe_Z),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(CurrentState_Z[0]),
	.EN(N_1183_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:205
  SLE \NextState[1]  (
	.Q(NextState_Z[1]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_readstrobe11_1_i_x2_2),
	.EN(un1_NextState_1_sqmuxa_i_0_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:205
  SLE \NextState[0]  (
	.Q(NextState_Z[0]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(CurrentState_i[0]),
	.EN(un1_NextState_1_sqmuxa_i_0_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:205
  SLE \CurrentState[1]  (
	.Q(CurrentState_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(NextState_Z[1]),
	.EN(Uart1FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:217
  CFG3 un1_NextState_1_sqmuxa_i_0 (
	.A(CurrentState_Z[1]),
	.B(un1_NextState_1_sqmuxa_i_0_1_Z),
	.C(TxInProgress),
	.Y(un1_NextState_1_sqmuxa_i_0_2)
);
defparam un1_NextState_1_sqmuxa_i_0.INIT=8'h86;
// @47:217
  CFG4 un1_NextState_1_sqmuxa_i_0_1 (
	.A(CurrentState_Z[0]),
	.B(Uart1TxFifoEmpty),
	.C(FifoReadAck),
	.D(CurrentState_Z[1]),
	.Y(un1_NextState_1_sqmuxa_i_0_1_Z)
);
defparam un1_NextState_1_sqmuxa_i_0_1.INIT=16'h551B;
// @47:217
  CFG2 un1_readstrobe11_1_i_x2 (
	.A(CurrentState_Z[0]),
	.B(CurrentState_Z[1]),
	.Y(un1_readstrobe11_1_i_x2_2)
);
defparam un1_readstrobe11_1_i_x2.INIT=4'h6;
// @47:247
  CFG2 readstrobe13_0_a2 (
	.A(CurrentState_Z[0]),
	.B(CurrentState_Z[1]),
	.Y(readstrobe13)
);
defparam readstrobe13_0_a2.INIT=4'h4;
// @47:205
  CFG3 ReadStrobe_RNO (
	.A(FifoReadAck),
	.B(CurrentState_Z[1]),
	.C(CurrentState_Z[0]),
	.Y(N_1183_i)
);
defparam ReadStrobe_RNO.INIT=8'h1B;
// @47:205
  CFG3 StartTx_RNO (
	.A(FifoReadAck),
	.B(CurrentState_Z[1]),
	.C(CurrentState_Z[0]),
	.Y(un1_readstrobe12_i)
);
defparam StartTx_RNO.INIT=8'hCB;
// @47:162
  IBufP2Ports_16_3 IBufStartTx (
	.StartTx_i(StartTx_i),
	.StartTx(StartTx_Z),
	.UartTxClk1(UartTxClk1)
);
// @47:170
  UartTx_1 UartTxUart (
	.OutgoingTxByte(OutgoingTxByte[7:0]),
	.StartTx_i(StartTx_i),
	.TxInProgress_i_i(TxInProgress_i_i),
	.UartTxClk1(UartTxClk1),
	.Uart1FifoReset_i_arst_i(Uart1FifoReset_i_arst_i),
	.Txd1_c(Txd1_c)
);
// @47:182
  IBufP2Ports_0_7 IBufTxInProgress_i (
	.TxInProgress(TxInProgress),
	.TxInProgress_i_i(TxInProgress_i_i),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1)
);
  gated_fifo_8_10_1_2 UartTxFifo (
	.OutgoingTxByte(OutgoingTxByte[7:0]),
	.Uart1TxFifoData(Uart1TxFifoData[7:0]),
	.Uart1TxFifoEmpty(Uart1TxFifoEmpty),
	.Uart1TxFifoFull(Uart1TxFifoFull),
	.FifoReadAck(FifoReadAck),
	.ReadStrobe(ReadStrobe_Z),
	.WriteUart1(WriteUart1),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1),
	.Uart1FifoReset_i_arst_i(Uart1FifoReset_i_arst_i)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UartTxFifoExtClk_10_3 */

module VariableClockDividerPorts_work_main_architecture_main_0layer1_2 (
  Uart2ClkDivider,
  FCCC_C0_0_GL1,
  shot_i_arst_i,
  UartClk2
)
;
input [7:0] Uart2ClkDivider ;
input FCCC_C0_0_GL1 ;
input shot_i_arst_i ;
output UartClk2 ;
wire FCCC_C0_0_GL1 ;
wire shot_i_arst_i ;
wire UartClk2 ;
wire [6:0] ClkDiv_Z;
wire [6:6] ClkDiv_s_Z;
wire [5:0] ClkDiv_s;
wire [5:0] ClkDiv_cry_Z;
wire [0:0] ClkDiv_cry_Y_0;
wire [5:1] ClkDiv_cry_Y_1;
wire [6:6] ClkDiv_s_FCO_0;
wire [6:6] ClkDiv_s_Y_0;
wire clko_i_2 ;
wire VCC ;
wire GND ;
wire N_811_i ;
wire clkdiv16_cry_0 ;
wire clkdiv16_cry_0_S_1 ;
wire clkdiv16_cry_0_Y_1 ;
wire clkdiv16_cry_1 ;
wire clkdiv16_cry_1_S_1 ;
wire clkdiv16_cry_1_Y_1 ;
wire clkdiv16_cry_2 ;
wire clkdiv16_cry_2_S_1 ;
wire clkdiv16_cry_2_Y_1 ;
wire clkdiv16_cry_3 ;
wire clkdiv16_cry_3_S_1 ;
wire clkdiv16_cry_3_Y_1 ;
wire clkdiv16_cry_4 ;
wire clkdiv16_cry_4_S_1 ;
wire clkdiv16_cry_4_Y_1 ;
wire clkdiv16_cry_5 ;
wire clkdiv16_cry_5_S_1 ;
wire clkdiv16_cry_5_Y_1 ;
wire clkdiv16_cry_6 ;
wire clkdiv16_cry_6_S_1 ;
wire clkdiv16_cry_6_Y_1 ;
wire ClkDiv_lcry ;
wire clkdiv16_cry_7_S_1 ;
wire clkdiv16_cry_7_Y_1 ;
wire ClkDiv_s_218_FCO ;
wire ClkDiv_s_218_S ;
wire ClkDiv_s_218_Y ;
  CLKINT clko_i_inferred_clock_RNIMS3 (
	.Y(UartClk2),
	.A(clko_i_2)
);
// @32:57
  SLE \ClkDiv[6]  (
	.Q(ClkDiv_Z[6]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDiv_s_Z[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:57
  SLE \ClkDiv[5]  (
	.Q(ClkDiv_Z[5]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDiv_s[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:57
  SLE \ClkDiv[4]  (
	.Q(ClkDiv_Z[4]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDiv_s[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:57
  SLE \ClkDiv[3]  (
	.Q(ClkDiv_Z[3]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDiv_s[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:57
  SLE \ClkDiv[2]  (
	.Q(ClkDiv_Z[2]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDiv_s[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:57
  SLE \ClkDiv[1]  (
	.Q(ClkDiv_Z[1]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDiv_s[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:57
  SLE \ClkDiv[0]  (
	.Q(ClkDiv_Z[0]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDiv_s[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:57
  SLE clko_i (
	.Q(clko_i_2),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(N_811_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @25:283
  ARI1 \op_lt.op_lt.clkdiv16_cry_0  (
	.FCO(clkdiv16_cry_0),
	.S(clkdiv16_cry_0_S_1),
	.Y(clkdiv16_cry_0_Y_1),
	.B(ClkDiv_Z[0]),
	.C(GND),
	.D(GND),
	.A(Uart2ClkDivider[0]),
	.FCI(GND)
);
defparam \op_lt.op_lt.clkdiv16_cry_0 .INIT=20'h5AA55;
// @25:283
  ARI1 \op_lt.op_lt.clkdiv16_cry_1  (
	.FCO(clkdiv16_cry_1),
	.S(clkdiv16_cry_1_S_1),
	.Y(clkdiv16_cry_1_Y_1),
	.B(ClkDiv_Z[1]),
	.C(GND),
	.D(GND),
	.A(Uart2ClkDivider[1]),
	.FCI(clkdiv16_cry_0)
);
defparam \op_lt.op_lt.clkdiv16_cry_1 .INIT=20'h5AA55;
// @25:283
  ARI1 \op_lt.op_lt.clkdiv16_cry_2  (
	.FCO(clkdiv16_cry_2),
	.S(clkdiv16_cry_2_S_1),
	.Y(clkdiv16_cry_2_Y_1),
	.B(ClkDiv_Z[2]),
	.C(GND),
	.D(GND),
	.A(Uart2ClkDivider[2]),
	.FCI(clkdiv16_cry_1)
);
defparam \op_lt.op_lt.clkdiv16_cry_2 .INIT=20'h5AA55;
// @25:283
  ARI1 \op_lt.op_lt.clkdiv16_cry_3  (
	.FCO(clkdiv16_cry_3),
	.S(clkdiv16_cry_3_S_1),
	.Y(clkdiv16_cry_3_Y_1),
	.B(ClkDiv_Z[3]),
	.C(GND),
	.D(GND),
	.A(Uart2ClkDivider[3]),
	.FCI(clkdiv16_cry_2)
);
defparam \op_lt.op_lt.clkdiv16_cry_3 .INIT=20'h5AA55;
// @25:283
  ARI1 \op_lt.op_lt.clkdiv16_cry_4  (
	.FCO(clkdiv16_cry_4),
	.S(clkdiv16_cry_4_S_1),
	.Y(clkdiv16_cry_4_Y_1),
	.B(ClkDiv_Z[4]),
	.C(GND),
	.D(GND),
	.A(Uart2ClkDivider[4]),
	.FCI(clkdiv16_cry_3)
);
defparam \op_lt.op_lt.clkdiv16_cry_4 .INIT=20'h5AA55;
// @25:283
  ARI1 \op_lt.op_lt.clkdiv16_cry_5  (
	.FCO(clkdiv16_cry_5),
	.S(clkdiv16_cry_5_S_1),
	.Y(clkdiv16_cry_5_Y_1),
	.B(ClkDiv_Z[5]),
	.C(GND),
	.D(GND),
	.A(Uart2ClkDivider[5]),
	.FCI(clkdiv16_cry_4)
);
defparam \op_lt.op_lt.clkdiv16_cry_5 .INIT=20'h5AA55;
// @25:283
  ARI1 \op_lt.op_lt.clkdiv16_cry_6  (
	.FCO(clkdiv16_cry_6),
	.S(clkdiv16_cry_6_S_1),
	.Y(clkdiv16_cry_6_Y_1),
	.B(ClkDiv_Z[6]),
	.C(GND),
	.D(GND),
	.A(Uart2ClkDivider[6]),
	.FCI(clkdiv16_cry_5)
);
defparam \op_lt.op_lt.clkdiv16_cry_6 .INIT=20'h5AA55;
// @25:283
  ARI1 \op_lt.op_lt.clkdiv16_cry_7  (
	.FCO(ClkDiv_lcry),
	.S(clkdiv16_cry_7_S_1),
	.Y(clkdiv16_cry_7_Y_1),
	.B(Uart2ClkDivider[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(clkdiv16_cry_6)
);
defparam \op_lt.op_lt.clkdiv16_cry_7 .INIT=20'h65500;
// @32:57
  ARI1 ClkDiv_s_218 (
	.FCO(ClkDiv_s_218_FCO),
	.S(ClkDiv_s_218_S),
	.Y(ClkDiv_s_218_Y),
	.B(ClkDiv_lcry),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam ClkDiv_s_218.INIT=20'h4AA00;
// @32:57
  ARI1 \ClkDiv_cry[0]  (
	.FCO(ClkDiv_cry_Z[0]),
	.S(ClkDiv_s[0]),
	.Y(ClkDiv_cry_Y_0[0]),
	.B(ClkDiv_Z[0]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_s_218_FCO)
);
defparam \ClkDiv_cry[0] .INIT=20'h48800;
// @32:57
  ARI1 \ClkDiv_cry[1]  (
	.FCO(ClkDiv_cry_Z[1]),
	.S(ClkDiv_s[1]),
	.Y(ClkDiv_cry_Y_1[1]),
	.B(ClkDiv_Z[1]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[0])
);
defparam \ClkDiv_cry[1] .INIT=20'h48800;
// @32:57
  ARI1 \ClkDiv_cry[2]  (
	.FCO(ClkDiv_cry_Z[2]),
	.S(ClkDiv_s[2]),
	.Y(ClkDiv_cry_Y_1[2]),
	.B(ClkDiv_Z[2]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[1])
);
defparam \ClkDiv_cry[2] .INIT=20'h48800;
// @32:57
  ARI1 \ClkDiv_cry[3]  (
	.FCO(ClkDiv_cry_Z[3]),
	.S(ClkDiv_s[3]),
	.Y(ClkDiv_cry_Y_1[3]),
	.B(ClkDiv_Z[3]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[2])
);
defparam \ClkDiv_cry[3] .INIT=20'h48800;
// @32:57
  ARI1 \ClkDiv_cry[4]  (
	.FCO(ClkDiv_cry_Z[4]),
	.S(ClkDiv_s[4]),
	.Y(ClkDiv_cry_Y_1[4]),
	.B(ClkDiv_Z[4]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[3])
);
defparam \ClkDiv_cry[4] .INIT=20'h48800;
// @32:57
  ARI1 \ClkDiv_s[6]  (
	.FCO(ClkDiv_s_FCO_0[6]),
	.S(ClkDiv_s_Z[6]),
	.Y(ClkDiv_s_Y_0[6]),
	.B(ClkDiv_Z[6]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[5])
);
defparam \ClkDiv_s[6] .INIT=20'h48800;
// @32:57
  ARI1 \ClkDiv_cry[5]  (
	.FCO(ClkDiv_cry_Z[5]),
	.S(ClkDiv_s[5]),
	.Y(ClkDiv_cry_Y_1[5]),
	.B(ClkDiv_Z[5]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[4])
);
defparam \ClkDiv_cry[5] .INIT=20'h48800;
// @32:57
  CFG2 clko_i_RNO (
	.A(ClkDiv_lcry),
	.B(clko_i_2),
	.Y(N_811_i)
);
defparam clko_i_RNO.INIT=4'h9;
//@51:1970
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* VariableClockDividerPorts_work_main_architecture_main_0layer1_2 */

module ClockDividerPorts_work_main_architecture_main_0layer1_2 (
  SUM_1_0_d0,
  ClkDiv,
  SUM_1_0_0,
  UartClk2,
  shot_i_arst_i,
  CO0_1,
  UartTxClk2
)
;
input SUM_1_0_d0 ;
output [2:1] ClkDiv ;
input SUM_1_0_0 ;
input UartClk2 ;
input shot_i_arst_i ;
output CO0_1 ;
output UartTxClk2 ;
wire SUM_1_0_d0 ;
wire SUM_1_0_0 ;
wire UartClk2 ;
wire shot_i_arst_i ;
wire CO0_1 ;
wire UartTxClk2 ;
wire div_i_2 ;
wire CO0_1_i ;
wire VCC ;
wire N_810_i ;
wire GND ;
  CLKINT div_i_inferred_clock_RNIS6JE (
	.Y(UartTxClk2),
	.A(div_i_2)
);
  CFG1 \ClkDiv_RNO[0]  (
	.A(CO0_1),
	.Y(CO0_1_i)
);
defparam \ClkDiv_RNO[0] .INIT=2'h1;
// @40:55
  SLE div_i (
	.Q(div_i_2),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(UartClk2),
	.D(N_810_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:55
  SLE \ClkDiv_Z[2]  (
	.Q(ClkDiv[2]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(UartClk2),
	.D(SUM_1_0_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:55
  SLE \ClkDiv_Z[1]  (
	.Q(ClkDiv[1]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(UartClk2),
	.D(SUM_1_0_d0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:55
  SLE \ClkDiv[0]  (
	.Q(CO0_1),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(UartClk2),
	.D(CO0_1_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:55
  CFG4 div_i_RNO (
	.A(CO0_1),
	.B(div_i_2),
	.C(ClkDiv[2]),
	.D(ClkDiv[1]),
	.Y(N_810_i)
);
defparam div_i_RNO.INIT=16'h6CCC;
//@51:1985
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* ClockDividerPorts_work_main_architecture_main_0layer1_2 */

module IBufP3Ports_8_1 (
  Rxd2_c,
  FCCC_C0_0_GL1,
  Rxd2_i
)
;
input Rxd2_c ;
input FCCC_C0_0_GL1 ;
output Rxd2_i ;
wire Rxd2_c ;
wire FCCC_C0_0_GL1 ;
wire Rxd2_i ;
wire VCC ;
wire Temp2_4 ;
wire GND ;
wire Temp1_4 ;
// @31:48
(* cdc_synchronizer=1 *)  SLE O (
	.Q(Rxd2_i),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(Temp2_4),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:48
  SLE Temp2 (
	.Q(Temp2_4),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(Temp1_4),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:48
  SLE Temp1 (
	.Q(Temp1_4),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(Rxd2_c),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP3Ports_8_1 */

module IBufP2Ports_0_2 (
  Rxd_i,
  Rxd2_i,
  UartClk2
)
;
output Rxd_i ;
input Rxd2_i ;
input UartClk2 ;
wire Rxd_i ;
wire Rxd2_i ;
wire UartClk2 ;
wire Temp1_Z ;
wire VCC ;
wire GND ;
// @30:47
(* cdc_synchronizer=1 *)  SLE Temp1 (
	.Q(Temp1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClk2),
	.D(Rxd2_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:47
(* cdc_synchronizer=1 *)  SLE O (
	.Q(Rxd_i),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClk2),
	.D(Temp1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP2Ports_0_2 */

module UartRxRaw_2 (
  RxData,
  Uart2FifoReset_i,
  Uart2FifoReset_i_data_i,
  Rxd_i,
  UartClk2,
  Uart2FifoReset_i_arst_i,
  RxComplete
)
;
output [7:0] RxData ;
input Uart2FifoReset_i ;
input Uart2FifoReset_i_data_i ;
input Rxd_i ;
input UartClk2 ;
input Uart2FifoReset_i_arst_i ;
output RxComplete ;
wire Uart2FifoReset_i ;
wire Uart2FifoReset_i_data_i ;
wire Rxd_i ;
wire UartClk2 ;
wire Uart2FifoReset_i_arst_i ;
wire RxComplete ;
wire [7:0] RReg_Z;
wire [3:0] bitpos_Z;
wire [3:1] bitpos_10;
wire [2:2] SUM_1;
wire [0:0] bitpos_10_Z;
wire [3:0] samplecnt_Z;
wire [0:0] bitpos_10_1_Z;
wire VCC ;
wire RxAv_5 ;
wire un1_enable_i ;
wire GND ;
wire RReg_9 ;
wire DataO_0_sqmuxa_1_Z ;
wire RReg_16 ;
wire RReg_15 ;
wire RReg_14 ;
wire RReg_13 ;
wire RReg_12 ;
wire RReg_11 ;
wire RReg_10 ;
wire N_5 ;
wire N_4 ;
wire N_3 ;
wire CO0_i ;
wire un18_enable ;
wire un11_enable ;
wire bitpos_3_sqmuxa_Z ;
wire bitpos_4_sqmuxa_1_Z ;
wire bitpos_0_sqmuxa ;
wire bitpos_1_sqmuxa ;
wire un1_bitpos_1_sqmuxa_Z ;
wire un21_enable ;
wire bitpos_10_sm0 ;
wire CO2 ;
wire RReg_0_sqmuxa_3_Z ;
wire RReg_0_sqmuxa_2_Z ;
wire un1_N_8_mux ;
wire CO0 ;
wire RReg_0_sqmuxa_Z ;
// @37:61
  SLE RxAv (
	.Q(RxComplete),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartClk2),
	.D(RxAv_5),
	.EN(un1_enable_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:61
  SLE \RReg[0]  (
	.Q(RReg_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClk2),
	.D(Rxd_i),
	.EN(RReg_9),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:61
  SLE \DataO[7]  (
	.Q(RxData[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClk2),
	.D(RReg_Z[7]),
	.EN(DataO_0_sqmuxa_1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:61
  SLE \DataO[6]  (
	.Q(RxData[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClk2),
	.D(RReg_Z[6]),
	.EN(DataO_0_sqmuxa_1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:61
  SLE \DataO[5]  (
	.Q(RxData[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClk2),
	.D(RReg_Z[5]),
	.EN(DataO_0_sqmuxa_1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:61
  SLE \DataO[4]  (
	.Q(RxData[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClk2),
	.D(RReg_Z[4]),
	.EN(DataO_0_sqmuxa_1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:61
  SLE \DataO[3]  (
	.Q(RxData[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClk2),
	.D(RReg_Z[3]),
	.EN(DataO_0_sqmuxa_1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:61
  SLE \DataO[2]  (
	.Q(RxData[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClk2),
	.D(RReg_Z[2]),
	.EN(DataO_0_sqmuxa_1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:61
  SLE \DataO[1]  (
	.Q(RxData[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClk2),
	.D(RReg_Z[1]),
	.EN(DataO_0_sqmuxa_1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:61
  SLE \DataO[0]  (
	.Q(RxData[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClk2),
	.D(RReg_Z[0]),
	.EN(DataO_0_sqmuxa_1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:61
  SLE \RReg[7]  (
	.Q(RReg_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClk2),
	.D(Rxd_i),
	.EN(RReg_16),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:61
  SLE \RReg[6]  (
	.Q(RReg_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClk2),
	.D(Rxd_i),
	.EN(RReg_15),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:61
  SLE \RReg[5]  (
	.Q(RReg_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClk2),
	.D(Rxd_i),
	.EN(RReg_14),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:61
  SLE \RReg[4]  (
	.Q(RReg_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClk2),
	.D(Rxd_i),
	.EN(RReg_13),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:61
  SLE \RReg[3]  (
	.Q(RReg_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClk2),
	.D(Rxd_i),
	.EN(RReg_12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:61
  SLE \RReg[2]  (
	.Q(RReg_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClk2),
	.D(Rxd_i),
	.EN(RReg_11),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:61
  SLE \RReg[1]  (
	.Q(RReg_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClk2),
	.D(Rxd_i),
	.EN(RReg_10),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:61
  SLE \bitpos[3]  (
	.Q(bitpos_Z[3]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartClk2),
	.D(bitpos_10[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:61
  SLE \bitpos[2]  (
	.Q(bitpos_Z[2]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartClk2),
	.D(SUM_1[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:61
  SLE \bitpos[1]  (
	.Q(bitpos_Z[1]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartClk2),
	.D(bitpos_10[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:61
  SLE \bitpos[0]  (
	.Q(bitpos_Z[0]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartClk2),
	.D(bitpos_10_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:61
  SLE \samplecnt[3]  (
	.Q(samplecnt_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClk2),
	.D(N_5),
	.EN(Uart2FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:61
  SLE \samplecnt[2]  (
	.Q(samplecnt_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClk2),
	.D(N_4),
	.EN(Uart2FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:61
  SLE \samplecnt[1]  (
	.Q(samplecnt_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClk2),
	.D(N_3),
	.EN(Uart2FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:61
  SLE \samplecnt[0]  (
	.Q(samplecnt_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClk2),
	.D(CO0_i),
	.EN(Uart2FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:66
  CFG4 bitpos_3_sqmuxa (
	.A(Rxd_i),
	.B(un18_enable),
	.C(un11_enable),
	.D(RxAv_5),
	.Y(bitpos_3_sqmuxa_Z)
);
defparam bitpos_3_sqmuxa.INIT=16'hF400;
// @37:65
  CFG4 \bitpos_10[0]  (
	.A(bitpos_Z[0]),
	.B(bitpos_4_sqmuxa_1_Z),
	.C(bitpos_0_sqmuxa),
	.D(bitpos_10_1_Z[0]),
	.Y(bitpos_10_Z[0])
);
defparam \bitpos_10[0] .INIT=16'hF6F0;
// @37:65
  CFG4 \bitpos_10_1[0]  (
	.A(bitpos_1_sqmuxa),
	.B(un1_bitpos_1_sqmuxa_Z),
	.C(un21_enable),
	.D(bitpos_10_sm0),
	.Y(bitpos_10_1_Z[0])
);
defparam \bitpos_10_1[0] .INIT=16'h050C;
// @37:97
  CFG2 \RxProc.un29_enable_1.CO2  (
	.A(bitpos_Z[1]),
	.B(bitpos_Z[2]),
	.Y(CO2)
);
defparam \RxProc.un29_enable_1.CO2 .INIT=4'h1;
// @37:97
  CFG2 RReg_0_sqmuxa_3 (
	.A(samplecnt_Z[1]),
	.B(samplecnt_Z[2]),
	.Y(RReg_0_sqmuxa_3_Z)
);
defparam RReg_0_sqmuxa_3.INIT=4'h8;
// @37:66
  CFG3 bitpos_4_sqmuxa_1 (
	.A(samplecnt_Z[3]),
	.B(samplecnt_Z[0]),
	.C(RReg_0_sqmuxa_3_Z),
	.Y(bitpos_4_sqmuxa_1_Z)
);
defparam bitpos_4_sqmuxa_1.INIT=8'h80;
// @37:82
  CFG4 \RxProc.un11_enable_1.CO3  (
	.A(samplecnt_Z[3]),
	.B(samplecnt_Z[2]),
	.C(samplecnt_Z[0]),
	.D(samplecnt_Z[1]),
	.Y(un11_enable)
);
defparam \RxProc.un11_enable_1.CO3 .INIT=16'h0111;
// @37:81
  CFG4 \bitpos_RNIQCML1[3]  (
	.A(bitpos_Z[3]),
	.B(bitpos_Z[2]),
	.C(bitpos_Z[1]),
	.D(bitpos_Z[0]),
	.Y(RxAv_5)
);
defparam \bitpos_RNIQCML1[3] .INIT=16'h0020;
// @37:67
  CFG4 \RxProc.un3_enable  (
	.A(bitpos_Z[3]),
	.B(bitpos_Z[2]),
	.C(bitpos_Z[1]),
	.D(bitpos_Z[0]),
	.Y(bitpos_1_sqmuxa)
);
defparam \RxProc.un3_enable .INIT=16'h0001;
// @37:89
  CFG4 \RxProc.un18_enable_1.CO3  (
	.A(samplecnt_Z[3]),
	.B(samplecnt_Z[2]),
	.C(samplecnt_Z[0]),
	.D(samplecnt_Z[1]),
	.Y(un18_enable)
);
defparam \RxProc.un18_enable_1.CO3 .INIT=16'h777F;
// @37:97
  CFG4 RReg_0_sqmuxa_2 (
	.A(Uart2FifoReset_i),
	.B(samplecnt_Z[3]),
	.C(samplecnt_Z[0]),
	.D(RReg_0_sqmuxa_3_Z),
	.Y(RReg_0_sqmuxa_2_Z)
);
defparam RReg_0_sqmuxa_2.INIT=16'h1000;
// @37:65
  CFG4 \bitpos_10_iv_RNO[3]  (
	.A(bitpos_Z[0]),
	.B(bitpos_4_sqmuxa_1_Z),
	.C(bitpos_Z[2]),
	.D(bitpos_Z[1]),
	.Y(un1_N_8_mux)
);
defparam \bitpos_10_iv_RNO[3] .INIT=16'h8000;
// @37:65
  CFG2 bitpos_10_m2s2 (
	.A(un21_enable),
	.B(bitpos_1_sqmuxa),
	.Y(bitpos_10_sm0)
);
defparam bitpos_10_m2s2.INIT=4'hD;
// @37:68
  CFG2 samplecnt_0_sqmuxa (
	.A(bitpos_1_sqmuxa),
	.B(Rxd_i),
	.Y(bitpos_0_sqmuxa)
);
defparam samplecnt_0_sqmuxa.INIT=4'h2;
// @37:66
  CFG2 \RxProc.un21_enable  (
	.A(RxAv_5),
	.B(bitpos_1_sqmuxa),
	.Y(un21_enable)
);
defparam \RxProc.un21_enable .INIT=4'hE;
// @37:83
  CFG4 DataO_0_sqmuxa_1 (
	.A(un11_enable),
	.B(RxAv_5),
	.C(Uart2FifoReset_i),
	.D(Rxd_i),
	.Y(DataO_0_sqmuxa_1_Z)
);
defparam DataO_0_sqmuxa_1.INIT=16'h0400;
// @37:104
  CFG3 \un1_bitpos_1_1.CO0  (
	.A(bitpos_4_sqmuxa_1_Z),
	.B(un21_enable),
	.C(bitpos_Z[0]),
	.Y(CO0)
);
defparam \un1_bitpos_1_1.CO0 .INIT=8'h20;
// @37:66
  CFG3 un1_bitpos_1_sqmuxa (
	.A(un11_enable),
	.B(Rxd_i),
	.C(un18_enable),
	.Y(un1_bitpos_1_sqmuxa_Z)
);
defparam un1_bitpos_1_sqmuxa.INIT=8'hBA;
// @37:97
  CFG4 RReg_0_sqmuxa (
	.A(CO2),
	.B(bitpos_Z[3]),
	.C(un21_enable),
	.D(RReg_0_sqmuxa_2_Z),
	.Y(RReg_0_sqmuxa_Z)
);
defparam RReg_0_sqmuxa.INIT=16'h0D00;
// @37:111
  CFG3 \samplecnt_RNO[1]  (
	.A(samplecnt_Z[1]),
	.B(samplecnt_Z[0]),
	.C(bitpos_0_sqmuxa),
	.Y(N_3)
);
defparam \samplecnt_RNO[1] .INIT=8'h06;
// @37:61
  CFG2 \samplecnt_RNO[0]  (
	.A(bitpos_0_sqmuxa),
	.B(samplecnt_Z[0]),
	.Y(CO0_i)
);
defparam \samplecnt_RNO[0] .INIT=4'hB;
// @37:61
  CFG3 RReg_15_0 (
	.A(bitpos_Z[0]),
	.B(CO2),
	.C(RReg_0_sqmuxa_Z),
	.Y(RReg_15)
);
defparam RReg_15_0.INIT=8'h40;
// @37:61
  CFG4 RReg_11_0 (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[1]),
	.C(bitpos_Z[0]),
	.D(RReg_0_sqmuxa_Z),
	.Y(RReg_11)
);
defparam RReg_11_0.INIT=16'h0200;
// @37:65
  CFG4 \bitpos_10_iv[3]  (
	.A(un1_N_8_mux),
	.B(un21_enable),
	.C(bitpos_Z[3]),
	.D(bitpos_3_sqmuxa_Z),
	.Y(bitpos_10[3])
);
defparam \bitpos_10_iv[3] .INIT=16'hFF12;
// @37:104
  CFG3 \un1_bitpos_1_1.SUM[2]  (
	.A(bitpos_Z[1]),
	.B(CO0),
	.C(bitpos_Z[2]),
	.Y(SUM_1[2])
);
defparam \un1_bitpos_1_1.SUM[2] .INIT=8'h78;
// @37:111
  CFG4 \samplecnt_RNO[2]  (
	.A(samplecnt_Z[2]),
	.B(samplecnt_Z[1]),
	.C(samplecnt_Z[0]),
	.D(bitpos_0_sqmuxa),
	.Y(N_4)
);
defparam \samplecnt_RNO[2] .INIT=16'h006A;
// @37:111
  CFG4 \samplecnt_RNO[3]  (
	.A(samplecnt_Z[0]),
	.B(samplecnt_Z[3]),
	.C(bitpos_0_sqmuxa),
	.D(RReg_0_sqmuxa_3_Z),
	.Y(N_5)
);
defparam \samplecnt_RNO[3] .INIT=16'h060C;
// @37:61
  CFG4 RxAv_RNO (
	.A(un11_enable),
	.B(Rxd_i),
	.C(RxAv_5),
	.D(bitpos_1_sqmuxa),
	.Y(un1_enable_i)
);
defparam RxAv_RNO.INIT=16'h004F;
// @37:65
  CFG4 \bitpos_10_m2[1]  (
	.A(bitpos_10_sm0),
	.B(CO0),
	.C(bitpos_Z[1]),
	.D(un1_bitpos_1_sqmuxa_Z),
	.Y(bitpos_10[1])
);
defparam \bitpos_10_m2[1] .INIT=16'h7D28;
// @37:61
  CFG4 RReg_14_0 (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[1]),
	.C(bitpos_Z[0]),
	.D(RReg_0_sqmuxa_Z),
	.Y(RReg_14)
);
defparam RReg_14_0.INIT=16'h8000;
// @37:61
  CFG4 RReg_13_0 (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[1]),
	.C(bitpos_Z[0]),
	.D(RReg_0_sqmuxa_Z),
	.Y(RReg_13)
);
defparam RReg_13_0.INIT=16'h0800;
// @37:61
  CFG4 RReg_12_0 (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[1]),
	.C(bitpos_Z[0]),
	.D(RReg_0_sqmuxa_Z),
	.Y(RReg_12)
);
defparam RReg_12_0.INIT=16'h2000;
// @37:61
  CFG4 RReg_10_0 (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[1]),
	.C(bitpos_Z[0]),
	.D(RReg_0_sqmuxa_Z),
	.Y(RReg_10)
);
defparam RReg_10_0.INIT=16'h4000;
// @37:61
  CFG4 RReg_9_0 (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[1]),
	.C(bitpos_Z[0]),
	.D(RReg_0_sqmuxa_Z),
	.Y(RReg_9)
);
defparam RReg_9_0.INIT=16'h0400;
// @37:61
  CFG3 RReg_16_0 (
	.A(bitpos_Z[0]),
	.B(CO2),
	.C(RReg_0_sqmuxa_Z),
	.Y(RReg_16)
);
defparam RReg_16_0.INIT=8'h80;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UartRxRaw_2 */

module UartRxExtClk_2 (
  RxData,
  RxComplete,
  Uart2FifoReset_i_arst_i,
  Uart2FifoReset_i_data_i,
  Uart2FifoReset_i,
  UartClk2,
  Rxd2_i
)
;
output [7:0] RxData ;
output RxComplete ;
input Uart2FifoReset_i_arst_i ;
input Uart2FifoReset_i_data_i ;
input Uart2FifoReset_i ;
input UartClk2 ;
input Rxd2_i ;
wire RxComplete ;
wire Uart2FifoReset_i_arst_i ;
wire Uart2FifoReset_i_data_i ;
wire Uart2FifoReset_i ;
wire UartClk2 ;
wire Rxd2_i ;
wire Rxd_i ;
wire GND ;
wire VCC ;
// @44:79
  IBufP2Ports_0_2 ClkSyncRxd (
	.Rxd_i(Rxd_i),
	.Rxd2_i(Rxd2_i),
	.UartClk2(UartClk2)
);
// @44:88
  UartRxRaw_2 Uart (
	.RxData(RxData[7:0]),
	.Uart2FifoReset_i(Uart2FifoReset_i),
	.Uart2FifoReset_i_data_i(Uart2FifoReset_i_data_i),
	.Rxd_i(Rxd_i),
	.UartClk2(UartClk2),
	.Uart2FifoReset_i_arst_i(Uart2FifoReset_i_arst_i),
	.RxComplete(RxComplete)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UartRxExtClk_2 */

module IBufP2Ports_0_8 (
  Dbg1,
  RxComplete,
  FCCC_C0_0_GL1
)
;
output Dbg1 ;
input RxComplete ;
input FCCC_C0_0_GL1 ;
wire Dbg1 ;
wire RxComplete ;
wire FCCC_C0_0_GL1 ;
wire Temp1_Z ;
wire VCC ;
wire GND ;
// @30:47
  SLE Temp1 (
	.Q(Temp1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(RxComplete),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:47
  SLE O (
	.Q(Dbg1),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(Temp1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP2Ports_0_8 */

module fifo_8_10_1_3 (
  RxData,
  Uart2RxFifoCount,
  Uart2RxFifoData,
  we_i,
  re_i,
  Uart2FifoReset_i_data_i,
  Uart2RxFifoEmpty,
  Uart2FifoReset_i_arst_i,
  FCCC_C0_0_GL1,
  Uart2RxFifoFull
)
;
input [7:0] RxData ;
output [9:0] Uart2RxFifoCount ;
output [7:0] Uart2RxFifoData ;
input we_i ;
input re_i ;
input Uart2FifoReset_i_data_i ;
output Uart2RxFifoEmpty ;
input Uart2FifoReset_i_arst_i ;
input FCCC_C0_0_GL1 ;
output Uart2RxFifoFull ;
wire we_i ;
wire re_i ;
wire Uart2FifoReset_i_data_i ;
wire Uart2RxFifoEmpty ;
wire Uart2FifoReset_i_arst_i ;
wire FCCC_C0_0_GL1 ;
wire Uart2RxFifoFull ;
wire [9:0] raddr_r_Z;
wire [8:0] raddr_r_s;
wire [7:0] ram_ram_0_0_OLDA_Z;
wire [9:9] raddr_r_s_Z;
wire [9:0] waddr_r_Z;
wire [9:9] waddr_r_s_Z;
wire [8:0] waddr_r_s;
wire [10:0] counter_r_Z;
wire [10:0] counter_r_s;
wire [9:0] counter_r_cry;
wire [0:0] counter_r_RNIJU2F1_Y;
wire [1:1] counter_r_RNI25JD2_Y;
wire [2:2] counter_r_RNIIC3C3_Y;
wire [3:3] counter_r_RNI3LJA4_Y;
wire [4:4] counter_r_RNILU395_Y;
wire [5:5] counter_r_RNI89K76_Y;
wire [6:6] counter_r_RNISK467_Y;
wire [7:7] counter_r_RNIH1L48_Y;
wire [8:8] counter_r_RNI7F539_Y;
wire [10:10] counter_r_RNO_FCO_3;
wire [10:10] counter_r_RNO_Y_3;
wire [9:9] counter_r_RNIUTL1A_Y;
wire [8:1] raddr_r_cry_Z;
wire [8:1] raddr_r_cry_Y_4;
wire [9:9] raddr_r_s_FCO_4;
wire [9:9] raddr_r_s_Y_4;
wire [8:0] waddr_r_cry_Z;
wire [0:0] waddr_r_cry_Y_1;
wire [8:1] waddr_r_cry_Y_4;
wire [9:9] waddr_r_s_FCO_4;
wire [9:9] waddr_r_s_Y_4;
wire [7:0] ram_ram_0_0_NEWA;
wire [8:8] ram_ram_0_0_A_DOUT_3;
wire [8:0] ram_ram_0_0_B_DOUT_3;
wire [0:0] counter_r_RNIN1CT_Z;
wire Uart2RxFifoFull_i ;
wire ram_ram_0_0_en_Z ;
wire VCC ;
wire do_read_Z ;
wire GND ;
wire do_count ;
wire un7_counter_r ;
wire un16_counter_r ;
wire N_1212_i ;
wire N_1203_i ;
wire N_1204_i ;
wire N_1205_i ;
wire N_1206_i ;
wire N_1207_i ;
wire N_1208_i ;
wire N_1209_i ;
wire N_1210_i ;
wire N_1211_i ;
wire counter_r_cry_cy ;
wire empty_r_RNI5PIG_S ;
wire empty_r_RNI5PIG_Y ;
wire raddr_r_s_233_FCO ;
wire raddr_r_s_233_S ;
wire raddr_r_s_233_Y ;
wire waddr_r_s_234_FCO ;
wire waddr_r_s_234_S ;
wire waddr_r_s_234_Y ;
wire do_write ;
wire m34_5 ;
wire m33_e_5 ;
wire m33_e_4 ;
wire m34_7 ;
wire m46_1 ;
wire m34_8 ;
wire full_r_RNO_1_1 ;
wire N_1 ;
wire NC0 ;
wire NC1 ;
wire NC2 ;
wire NC3 ;
wire NC4 ;
wire NC5 ;
wire NC6 ;
wire NC7 ;
wire NC8 ;
wire NC9 ;
wire NC10 ;
wire NC11 ;
wire NC12 ;
wire NC13 ;
wire NC14 ;
wire NC15 ;
wire NC16 ;
wire NC17 ;
wire NC18 ;
  CFG1 \raddr_r_RNO[0]  (
	.A(raddr_r_Z[0]),
	.Y(raddr_r_s[0])
);
defparam \raddr_r_RNO[0] .INIT=2'h1;
  CFG1 full_r_RNIK7JB (
	.A(Uart2RxFifoFull),
	.Y(Uart2RxFifoFull_i)
);
defparam full_r_RNIK7JB.INIT=2'h1;
  SLE ram_ram_0_0_en (
	.Q(ram_ram_0_0_en_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(do_read_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[0]  (
	.Q(ram_ram_0_0_OLDA_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(Uart2RxFifoData[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[1]  (
	.Q(ram_ram_0_0_OLDA_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(Uart2RxFifoData[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[2]  (
	.Q(ram_ram_0_0_OLDA_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(Uart2RxFifoData[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[3]  (
	.Q(ram_ram_0_0_OLDA_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(Uart2RxFifoData[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[4]  (
	.Q(ram_ram_0_0_OLDA_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(Uart2RxFifoData[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[5]  (
	.Q(ram_ram_0_0_OLDA_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(Uart2RxFifoData[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[6]  (
	.Q(ram_ram_0_0_OLDA_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(Uart2RxFifoData[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[7]  (
	.Q(ram_ram_0_0_OLDA_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(Uart2RxFifoData[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \raddr_r[9]  (
	.Q(raddr_r_Z[9]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s_Z[9]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \raddr_r[8]  (
	.Q(raddr_r_Z[8]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s[8]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \raddr_r[7]  (
	.Q(raddr_r_Z[7]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s[7]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \raddr_r[6]  (
	.Q(raddr_r_Z[6]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s[6]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \raddr_r[5]  (
	.Q(raddr_r_Z[5]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s[5]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \raddr_r[4]  (
	.Q(raddr_r_Z[4]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s[4]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \raddr_r[3]  (
	.Q(raddr_r_Z[3]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s[3]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \raddr_r[2]  (
	.Q(raddr_r_Z[2]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s[2]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \raddr_r[1]  (
	.Q(raddr_r_Z[1]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s[1]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \raddr_r[0]  (
	.Q(raddr_r_Z[0]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s[0]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \waddr_r[9]  (
	.Q(waddr_r_Z[9]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s_Z[9]),
	.EN(Uart2RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \waddr_r[8]  (
	.Q(waddr_r_Z[8]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s[8]),
	.EN(Uart2RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \waddr_r[7]  (
	.Q(waddr_r_Z[7]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s[7]),
	.EN(Uart2RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \waddr_r[6]  (
	.Q(waddr_r_Z[6]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s[6]),
	.EN(Uart2RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \waddr_r[5]  (
	.Q(waddr_r_Z[5]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s[5]),
	.EN(Uart2RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \waddr_r[4]  (
	.Q(waddr_r_Z[4]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s[4]),
	.EN(Uart2RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \waddr_r[3]  (
	.Q(waddr_r_Z[3]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s[3]),
	.EN(Uart2RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \waddr_r[2]  (
	.Q(waddr_r_Z[2]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s[2]),
	.EN(Uart2RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \waddr_r[1]  (
	.Q(waddr_r_Z[1]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s[1]),
	.EN(Uart2RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \waddr_r[0]  (
	.Q(waddr_r_Z[0]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s[0]),
	.EN(Uart2RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \counter_r[10]  (
	.Q(counter_r_Z[10]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[10]),
	.EN(do_count),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \counter_r[9]  (
	.Q(counter_r_Z[9]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[9]),
	.EN(do_count),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \counter_r[8]  (
	.Q(counter_r_Z[8]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[8]),
	.EN(do_count),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \counter_r[7]  (
	.Q(counter_r_Z[7]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[7]),
	.EN(do_count),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \counter_r[6]  (
	.Q(counter_r_Z[6]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[6]),
	.EN(do_count),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \counter_r[5]  (
	.Q(counter_r_Z[5]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[5]),
	.EN(do_count),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \counter_r[4]  (
	.Q(counter_r_Z[4]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[4]),
	.EN(do_count),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \counter_r[3]  (
	.Q(counter_r_Z[3]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[3]),
	.EN(do_count),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \counter_r[2]  (
	.Q(counter_r_Z[2]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[2]),
	.EN(do_count),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \counter_r[1]  (
	.Q(counter_r_Z[1]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[1]),
	.EN(do_count),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \counter_r[0]  (
	.Q(counter_r_Z[0]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[0]),
	.EN(do_count),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE empty_r (
	.Q(Uart2RxFifoEmpty),
	.ADn(GND),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(un7_counter_r),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE full_r (
	.Q(Uart2RxFifoFull),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(un16_counter_r),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \count_o[0]  (
	.Q(Uart2RxFifoCount[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(N_1212_i),
	.EN(Uart2FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \count_o[9]  (
	.Q(Uart2RxFifoCount[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(N_1203_i),
	.EN(Uart2FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \count_o[8]  (
	.Q(Uart2RxFifoCount[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(N_1204_i),
	.EN(Uart2FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \count_o[7]  (
	.Q(Uart2RxFifoCount[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(N_1205_i),
	.EN(Uart2FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \count_o[6]  (
	.Q(Uart2RxFifoCount[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(N_1206_i),
	.EN(Uart2FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \count_o[5]  (
	.Q(Uart2RxFifoCount[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(N_1207_i),
	.EN(Uart2FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \count_o[4]  (
	.Q(Uart2RxFifoCount[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(N_1208_i),
	.EN(Uart2FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \count_o[3]  (
	.Q(Uart2RxFifoCount[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(N_1209_i),
	.EN(Uart2FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \count_o[2]  (
	.Q(Uart2RxFifoCount[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(N_1210_i),
	.EN(Uart2FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \count_o[1]  (
	.Q(Uart2RxFifoCount[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(N_1211_i),
	.EN(Uart2FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:59
  ARI1 empty_r_RNI5PIG (
	.FCO(counter_r_cry_cy),
	.S(empty_r_RNI5PIG_S),
	.Y(empty_r_RNI5PIG_Y),
	.B(re_i),
	.C(Uart2RxFifoEmpty),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam empty_r_RNI5PIG.INIT=20'h4DD00;
// @38:59
  ARI1 \counter_r_RNIJU2F1[0]  (
	.FCO(counter_r_cry[0]),
	.S(counter_r_s[0]),
	.Y(counter_r_RNIJU2F1_Y[0]),
	.B(re_i),
	.C(Uart2RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[0]),
	.FCI(counter_r_cry_cy)
);
defparam \counter_r_RNIJU2F1[0] .INIT=20'h5DD22;
// @38:59
  ARI1 \counter_r_RNI25JD2[1]  (
	.FCO(counter_r_cry[1]),
	.S(counter_r_s[1]),
	.Y(counter_r_RNI25JD2_Y[1]),
	.B(re_i),
	.C(Uart2RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[1]),
	.FCI(counter_r_cry[0])
);
defparam \counter_r_RNI25JD2[1] .INIT=20'h5DD22;
// @38:59
  ARI1 \counter_r_RNIIC3C3[2]  (
	.FCO(counter_r_cry[2]),
	.S(counter_r_s[2]),
	.Y(counter_r_RNIIC3C3_Y[2]),
	.B(re_i),
	.C(Uart2RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[2]),
	.FCI(counter_r_cry[1])
);
defparam \counter_r_RNIIC3C3[2] .INIT=20'h5DD22;
// @38:59
  ARI1 \counter_r_RNI3LJA4[3]  (
	.FCO(counter_r_cry[3]),
	.S(counter_r_s[3]),
	.Y(counter_r_RNI3LJA4_Y[3]),
	.B(re_i),
	.C(Uart2RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[3]),
	.FCI(counter_r_cry[2])
);
defparam \counter_r_RNI3LJA4[3] .INIT=20'h5DD22;
// @38:59
  ARI1 \counter_r_RNILU395[4]  (
	.FCO(counter_r_cry[4]),
	.S(counter_r_s[4]),
	.Y(counter_r_RNILU395_Y[4]),
	.B(re_i),
	.C(Uart2RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[4]),
	.FCI(counter_r_cry[3])
);
defparam \counter_r_RNILU395[4] .INIT=20'h5DD22;
// @38:59
  ARI1 \counter_r_RNI89K76[5]  (
	.FCO(counter_r_cry[5]),
	.S(counter_r_s[5]),
	.Y(counter_r_RNI89K76_Y[5]),
	.B(re_i),
	.C(Uart2RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[5]),
	.FCI(counter_r_cry[4])
);
defparam \counter_r_RNI89K76[5] .INIT=20'h5DD22;
// @38:59
  ARI1 \counter_r_RNISK467[6]  (
	.FCO(counter_r_cry[6]),
	.S(counter_r_s[6]),
	.Y(counter_r_RNISK467_Y[6]),
	.B(re_i),
	.C(Uart2RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[6]),
	.FCI(counter_r_cry[5])
);
defparam \counter_r_RNISK467[6] .INIT=20'h5DD22;
// @38:59
  ARI1 \counter_r_RNIH1L48[7]  (
	.FCO(counter_r_cry[7]),
	.S(counter_r_s[7]),
	.Y(counter_r_RNIH1L48_Y[7]),
	.B(re_i),
	.C(Uart2RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[7]),
	.FCI(counter_r_cry[6])
);
defparam \counter_r_RNIH1L48[7] .INIT=20'h5DD22;
// @38:59
  ARI1 \counter_r_RNI7F539[8]  (
	.FCO(counter_r_cry[8]),
	.S(counter_r_s[8]),
	.Y(counter_r_RNI7F539_Y[8]),
	.B(re_i),
	.C(Uart2RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[8]),
	.FCI(counter_r_cry[7])
);
defparam \counter_r_RNI7F539[8] .INIT=20'h5DD22;
// @38:59
  ARI1 \counter_r_RNO[10]  (
	.FCO(counter_r_RNO_FCO_3[10]),
	.S(counter_r_s[10]),
	.Y(counter_r_RNO_Y_3[10]),
	.B(counter_r_Z[10]),
	.C(do_read_Z),
	.D(GND),
	.A(VCC),
	.FCI(counter_r_cry[9])
);
defparam \counter_r_RNO[10] .INIT=20'h46600;
// @38:59
  ARI1 \counter_r_RNIUTL1A[9]  (
	.FCO(counter_r_cry[9]),
	.S(counter_r_s[9]),
	.Y(counter_r_RNIUTL1A_Y[9]),
	.B(re_i),
	.C(Uart2RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[9]),
	.FCI(counter_r_cry[8])
);
defparam \counter_r_RNIUTL1A[9] .INIT=20'h5DD22;
// @38:68
  ARI1 raddr_r_s_233 (
	.FCO(raddr_r_s_233_FCO),
	.S(raddr_r_s_233_S),
	.Y(raddr_r_s_233_Y),
	.B(raddr_r_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam raddr_r_s_233.INIT=20'h4AA00;
// @38:68
  ARI1 \raddr_r_cry[1]  (
	.FCO(raddr_r_cry_Z[1]),
	.S(raddr_r_s[1]),
	.Y(raddr_r_cry_Y_4[1]),
	.B(raddr_r_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_s_233_FCO)
);
defparam \raddr_r_cry[1] .INIT=20'h4AA00;
// @38:68
  ARI1 \raddr_r_cry[2]  (
	.FCO(raddr_r_cry_Z[2]),
	.S(raddr_r_s[2]),
	.Y(raddr_r_cry_Y_4[2]),
	.B(raddr_r_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[1])
);
defparam \raddr_r_cry[2] .INIT=20'h4AA00;
// @38:68
  ARI1 \raddr_r_cry[3]  (
	.FCO(raddr_r_cry_Z[3]),
	.S(raddr_r_s[3]),
	.Y(raddr_r_cry_Y_4[3]),
	.B(raddr_r_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[2])
);
defparam \raddr_r_cry[3] .INIT=20'h4AA00;
// @38:68
  ARI1 \raddr_r_cry[4]  (
	.FCO(raddr_r_cry_Z[4]),
	.S(raddr_r_s[4]),
	.Y(raddr_r_cry_Y_4[4]),
	.B(raddr_r_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[3])
);
defparam \raddr_r_cry[4] .INIT=20'h4AA00;
// @38:68
  ARI1 \raddr_r_cry[5]  (
	.FCO(raddr_r_cry_Z[5]),
	.S(raddr_r_s[5]),
	.Y(raddr_r_cry_Y_4[5]),
	.B(raddr_r_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[4])
);
defparam \raddr_r_cry[5] .INIT=20'h4AA00;
// @38:68
  ARI1 \raddr_r_cry[6]  (
	.FCO(raddr_r_cry_Z[6]),
	.S(raddr_r_s[6]),
	.Y(raddr_r_cry_Y_4[6]),
	.B(raddr_r_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[5])
);
defparam \raddr_r_cry[6] .INIT=20'h4AA00;
// @38:68
  ARI1 \raddr_r_cry[7]  (
	.FCO(raddr_r_cry_Z[7]),
	.S(raddr_r_s[7]),
	.Y(raddr_r_cry_Y_4[7]),
	.B(raddr_r_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[6])
);
defparam \raddr_r_cry[7] .INIT=20'h4AA00;
// @38:68
  ARI1 \raddr_r_s[9]  (
	.FCO(raddr_r_s_FCO_4[9]),
	.S(raddr_r_s_Z[9]),
	.Y(raddr_r_s_Y_4[9]),
	.B(raddr_r_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[8])
);
defparam \raddr_r_s[9] .INIT=20'h4AA00;
// @38:68
  ARI1 \raddr_r_cry[8]  (
	.FCO(raddr_r_cry_Z[8]),
	.S(raddr_r_s[8]),
	.Y(raddr_r_cry_Y_4[8]),
	.B(raddr_r_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[7])
);
defparam \raddr_r_cry[8] .INIT=20'h4AA00;
// @38:68
  ARI1 waddr_r_s_234 (
	.FCO(waddr_r_s_234_FCO),
	.S(waddr_r_s_234_S),
	.Y(waddr_r_s_234_Y),
	.B(we_i),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam waddr_r_s_234.INIT=20'h4AA00;
// @38:68
  ARI1 \waddr_r_cry[0]  (
	.FCO(waddr_r_cry_Z[0]),
	.S(waddr_r_s[0]),
	.Y(waddr_r_cry_Y_1[0]),
	.B(waddr_r_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_s_234_FCO)
);
defparam \waddr_r_cry[0] .INIT=20'h4AA00;
// @38:68
  ARI1 \waddr_r_cry[1]  (
	.FCO(waddr_r_cry_Z[1]),
	.S(waddr_r_s[1]),
	.Y(waddr_r_cry_Y_4[1]),
	.B(waddr_r_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[0])
);
defparam \waddr_r_cry[1] .INIT=20'h4AA00;
// @38:68
  ARI1 \waddr_r_cry[2]  (
	.FCO(waddr_r_cry_Z[2]),
	.S(waddr_r_s[2]),
	.Y(waddr_r_cry_Y_4[2]),
	.B(waddr_r_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[1])
);
defparam \waddr_r_cry[2] .INIT=20'h4AA00;
// @38:68
  ARI1 \waddr_r_cry[3]  (
	.FCO(waddr_r_cry_Z[3]),
	.S(waddr_r_s[3]),
	.Y(waddr_r_cry_Y_4[3]),
	.B(waddr_r_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[2])
);
defparam \waddr_r_cry[3] .INIT=20'h4AA00;
// @38:68
  ARI1 \waddr_r_cry[4]  (
	.FCO(waddr_r_cry_Z[4]),
	.S(waddr_r_s[4]),
	.Y(waddr_r_cry_Y_4[4]),
	.B(waddr_r_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[3])
);
defparam \waddr_r_cry[4] .INIT=20'h4AA00;
// @38:68
  ARI1 \waddr_r_cry[5]  (
	.FCO(waddr_r_cry_Z[5]),
	.S(waddr_r_s[5]),
	.Y(waddr_r_cry_Y_4[5]),
	.B(waddr_r_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[4])
);
defparam \waddr_r_cry[5] .INIT=20'h4AA00;
// @38:68
  ARI1 \waddr_r_cry[6]  (
	.FCO(waddr_r_cry_Z[6]),
	.S(waddr_r_s[6]),
	.Y(waddr_r_cry_Y_4[6]),
	.B(waddr_r_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[5])
);
defparam \waddr_r_cry[6] .INIT=20'h4AA00;
// @38:68
  ARI1 \waddr_r_cry[7]  (
	.FCO(waddr_r_cry_Z[7]),
	.S(waddr_r_s[7]),
	.Y(waddr_r_cry_Y_4[7]),
	.B(waddr_r_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[6])
);
defparam \waddr_r_cry[7] .INIT=20'h4AA00;
// @38:68
  ARI1 \waddr_r_s[9]  (
	.FCO(waddr_r_s_FCO_4[9]),
	.S(waddr_r_s_Z[9]),
	.Y(waddr_r_s_Y_4[9]),
	.B(waddr_r_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[8])
);
defparam \waddr_r_s[9] .INIT=20'h4AA00;
// @38:68
  ARI1 \waddr_r_cry[8]  (
	.FCO(waddr_r_cry_Z[8]),
	.S(waddr_r_s[8]),
	.Y(waddr_r_cry_Y_4[8]),
	.B(waddr_r_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[7])
);
defparam \waddr_r_cry[8] .INIT=20'h4AA00;
// @38:46
  RAM1K18 ram_ram_0_0 (
	.A_DOUT({NC8, NC7, NC6, NC5, NC4, NC3, NC2, NC1, NC0, ram_ram_0_0_A_DOUT_3[8], ram_ram_0_0_NEWA[7:0]}),
	.B_DOUT({NC17, NC16, NC15, NC14, NC13, NC12, NC11, NC10, NC9, ram_ram_0_0_B_DOUT_3[8:0]}),
	.BUSY(NC18),
	.A_CLK(FCCC_C0_0_GL1),
	.A_DOUT_CLK(VCC),
	.A_ARST_N(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC, VCC}),
	.A_DOUT_ARST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_ADDR({GND, raddr_r_Z[9:0], GND, GND, GND}),
	.A_WEN({GND, GND}),
	.B_CLK(FCCC_C0_0_GL1),
	.B_DOUT_CLK(VCC),
	.B_ARST_N(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC, VCC}),
	.B_DOUT_ARST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, RxData[7:0]}),
	.B_ADDR({GND, waddr_r_Z[9:0], GND, GND, GND}),
	.B_WEN({GND, do_write}),
	.A_EN(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, VCC, VCC}),
	.A_WMODE(GND),
	.B_EN(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, VCC, VCC}),
	.B_WMODE(GND),
	.SII_LOCK(GND)
);
defparam ram_ram_0_0.RAMINDEX="ram[7:0]%1024-1024%8-8%SPEED%0%0%DUAL-PORT%ECC_EN-0";
  CFG3 ram_ram_0_0_RNI7U551 (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[7]),
	.C(ram_ram_0_0_OLDA_Z[7]),
	.Y(Uart2RxFifoData[7])
);
defparam ram_ram_0_0_RNI7U551.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNI6T551 (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[6]),
	.C(ram_ram_0_0_OLDA_Z[6]),
	.Y(Uart2RxFifoData[6])
);
defparam ram_ram_0_0_RNI6T551.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNI5S551 (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[5]),
	.C(ram_ram_0_0_OLDA_Z[5]),
	.Y(Uart2RxFifoData[5])
);
defparam ram_ram_0_0_RNI5S551.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNI4R551 (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[4]),
	.C(ram_ram_0_0_OLDA_Z[4]),
	.Y(Uart2RxFifoData[4])
);
defparam ram_ram_0_0_RNI4R551.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNI3Q551 (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[3]),
	.C(ram_ram_0_0_OLDA_Z[3]),
	.Y(Uart2RxFifoData[3])
);
defparam ram_ram_0_0_RNI3Q551.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNI2P551 (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[2]),
	.C(ram_ram_0_0_OLDA_Z[2]),
	.Y(Uart2RxFifoData[2])
);
defparam ram_ram_0_0_RNI2P551.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNI1O551 (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[1]),
	.C(ram_ram_0_0_OLDA_Z[1]),
	.Y(Uart2RxFifoData[1])
);
defparam ram_ram_0_0_RNI1O551.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNI0N551 (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[0]),
	.C(ram_ram_0_0_OLDA_Z[0]),
	.Y(Uart2RxFifoData[0])
);
defparam ram_ram_0_0_RNI0N551.INIT=8'hD8;
// @18:431
  CFG3 empty_r_RNIJE101 (
	.A(re_i),
	.B(Uart2RxFifoEmpty),
	.C(do_write),
	.Y(do_count)
);
defparam empty_r_RNIJE101.INIT=8'hD2;
// @18:431
  CFG2 full_r_RNIELEF (
	.A(Uart2RxFifoFull),
	.B(we_i),
	.Y(do_write)
);
defparam full_r_RNIELEF.INIT=4'h4;
// @38:59
  CFG2 do_read (
	.A(Uart2RxFifoEmpty),
	.B(re_i),
	.Y(do_read_Z)
);
defparam do_read.INIT=4'h4;
// @18:431
  CFG4 full_r_RNO_3 (
	.A(counter_r_Z[6]),
	.B(counter_r_Z[4]),
	.C(counter_r_Z[3]),
	.D(counter_r_Z[1]),
	.Y(m34_5)
);
defparam full_r_RNO_3.INIT=16'h8000;
// @18:431
  CFG4 \counter_r_RNIQ7MN1[3]  (
	.A(counter_r_Z[8]),
	.B(counter_r_Z[6]),
	.C(counter_r_Z[5]),
	.D(counter_r_Z[3]),
	.Y(m33_e_5)
);
defparam \counter_r_RNIQ7MN1[3] .INIT=16'h0001;
// @18:431
  CFG4 \counter_r_RNIK1MN1[1]  (
	.A(counter_r_Z[9]),
	.B(counter_r_Z[4]),
	.C(counter_r_Z[2]),
	.D(counter_r_Z[1]),
	.Y(m33_e_4)
);
defparam \counter_r_RNIK1MN1[1] .INIT=16'h0001;
// @18:431
  CFG2 \counter_r_RNIN1CT[0]  (
	.A(do_write),
	.B(counter_r_Z[0]),
	.Y(counter_r_RNIN1CT_Z[0])
);
defparam \counter_r_RNIN1CT[0] .INIT=4'h8;
// @38:68
  CFG2 \count_o_RNO[0]  (
	.A(Uart2RxFifoFull),
	.B(counter_r_Z[0]),
	.Y(N_1212_i)
);
defparam \count_o_RNO[0] .INIT=4'hE;
// @38:68
  CFG2 \count_o_RNO[9]  (
	.A(Uart2RxFifoFull),
	.B(counter_r_Z[9]),
	.Y(N_1203_i)
);
defparam \count_o_RNO[9] .INIT=4'hE;
// @38:68
  CFG2 \count_o_RNO[8]  (
	.A(Uart2RxFifoFull),
	.B(counter_r_Z[8]),
	.Y(N_1204_i)
);
defparam \count_o_RNO[8] .INIT=4'hE;
// @38:68
  CFG2 \count_o_RNO[7]  (
	.A(Uart2RxFifoFull),
	.B(counter_r_Z[7]),
	.Y(N_1205_i)
);
defparam \count_o_RNO[7] .INIT=4'hE;
// @38:68
  CFG2 \count_o_RNO[6]  (
	.A(Uart2RxFifoFull),
	.B(counter_r_Z[6]),
	.Y(N_1206_i)
);
defparam \count_o_RNO[6] .INIT=4'hE;
// @38:68
  CFG2 \count_o_RNO[5]  (
	.A(Uart2RxFifoFull),
	.B(counter_r_Z[5]),
	.Y(N_1207_i)
);
defparam \count_o_RNO[5] .INIT=4'hE;
// @38:68
  CFG2 \count_o_RNO[4]  (
	.A(Uart2RxFifoFull),
	.B(counter_r_Z[4]),
	.Y(N_1208_i)
);
defparam \count_o_RNO[4] .INIT=4'hE;
// @38:68
  CFG2 \count_o_RNO[3]  (
	.A(Uart2RxFifoFull),
	.B(counter_r_Z[3]),
	.Y(N_1209_i)
);
defparam \count_o_RNO[3] .INIT=4'hE;
// @38:68
  CFG2 \count_o_RNO[2]  (
	.A(Uart2RxFifoFull),
	.B(counter_r_Z[2]),
	.Y(N_1210_i)
);
defparam \count_o_RNO[2] .INIT=4'hE;
// @38:68
  CFG2 \count_o_RNO[1]  (
	.A(Uart2RxFifoFull),
	.B(counter_r_Z[1]),
	.Y(N_1211_i)
);
defparam \count_o_RNO[1] .INIT=4'hE;
// @18:431
  CFG4 full_r_RNO_2 (
	.A(counter_r_Z[2]),
	.B(m34_5),
	.C(counter_r_Z[10]),
	.D(counter_r_Z[9]),
	.Y(m34_7)
);
defparam full_r_RNO_2.INIT=16'h0800;
// @18:431
  CFG4 empty_r_RNO_0 (
	.A(counter_r_Z[10]),
	.B(counter_r_Z[7]),
	.C(m33_e_5),
	.D(m33_e_4),
	.Y(m46_1)
);
defparam empty_r_RNO_0.INIT=16'h1000;
// @18:431
  CFG4 full_r_RNO_0 (
	.A(counter_r_Z[8]),
	.B(counter_r_Z[5]),
	.C(m34_7),
	.D(do_read_Z),
	.Y(m34_8)
);
defparam full_r_RNO_0.INIT=16'h0080;
// @18:431
  CFG4 full_r_RNO_1 (
	.A(counter_r_Z[10]),
	.B(counter_r_Z[0]),
	.C(m33_e_5),
	.D(m33_e_4),
	.Y(full_r_RNO_1_1)
);
defparam full_r_RNO_1.INIT=16'h2000;
// @18:431
  CFG4 empty_r_RNO (
	.A(counter_r_Z[0]),
	.B(m46_1),
	.C(counter_r_RNIN1CT_Z[0]),
	.D(do_read_Z),
	.Y(un7_counter_r)
);
defparam empty_r_RNO.INIT=16'h0C44;
// @18:431
  CFG4 full_r_RNO (
	.A(counter_r_RNIN1CT_Z[0]),
	.B(m34_8),
	.C(counter_r_Z[7]),
	.D(full_r_RNO_1_1),
	.Y(un16_counter_r)
);
defparam full_r_RNO.INIT=16'h8F80;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* fifo_8_10_1_3 */

module gated_fifo_8_10_1_3 (
  Uart2RxFifoData,
  Uart2RxFifoCount,
  RxData,
  Uart2RxFifoFull,
  Uart2RxFifoEmpty,
  Uart2FifoReset_i_data_i,
  ReadUart2,
  Dbg1,
  FCCC_C0_0_GL1,
  Uart2FifoReset_i_arst_i
)
;
output [7:0] Uart2RxFifoData ;
output [9:0] Uart2RxFifoCount ;
input [7:0] RxData ;
output Uart2RxFifoFull ;
output Uart2RxFifoEmpty ;
input Uart2FifoReset_i_data_i ;
input ReadUart2 ;
input Dbg1 ;
input FCCC_C0_0_GL1 ;
input Uart2FifoReset_i_arst_i ;
wire Uart2RxFifoFull ;
wire Uart2RxFifoEmpty ;
wire Uart2FifoReset_i_data_i ;
wire ReadUart2 ;
wire Dbg1 ;
wire FCCC_C0_0_GL1 ;
wire Uart2FifoReset_i_arst_i ;
wire we_i_Z ;
wire VCC ;
wire Last_wone_i_0_sqmuxa_Z ;
wire GND ;
wire re_i_Z ;
wire Last_rone_i_0_sqmuxa_Z ;
wire Last_wone_i_Z ;
wire Last_rone_i_Z ;
wire N_1 ;
// @45:86
  SLE we_i (
	.Q(we_i_Z),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(Last_wone_i_0_sqmuxa_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:86
  SLE re_i (
	.Q(re_i_Z),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(Last_rone_i_0_sqmuxa_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:86
  SLE Last_wone_i (
	.Q(Last_wone_i_Z),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(Dbg1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:86
  SLE Last_rone_i (
	.Q(Last_rone_i_Z),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ReadUart2),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:145
  CFG2 Last_rone_i_0_sqmuxa (
	.A(ReadUart2),
	.B(Last_rone_i_Z),
	.Y(Last_rone_i_0_sqmuxa_Z)
);
defparam Last_rone_i_0_sqmuxa.INIT=4'h2;
// @45:178
  CFG2 Last_wone_i_0_sqmuxa (
	.A(Dbg1),
	.B(Last_wone_i_Z),
	.Y(Last_wone_i_0_sqmuxa_Z)
);
defparam Last_wone_i_0_sqmuxa.INIT=4'h2;
  fifo_8_10_1_3 fifo_i (
	.RxData(RxData[7:0]),
	.Uart2RxFifoCount(Uart2RxFifoCount[9:0]),
	.Uart2RxFifoData(Uart2RxFifoData[7:0]),
	.we_i(we_i_Z),
	.re_i(re_i_Z),
	.Uart2FifoReset_i_data_i(Uart2FifoReset_i_data_i),
	.Uart2RxFifoEmpty(Uart2RxFifoEmpty),
	.Uart2FifoReset_i_arst_i(Uart2FifoReset_i_arst_i),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1),
	.Uart2RxFifoFull(Uart2RxFifoFull)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* gated_fifo_8_10_1_3 */

module UartRxFifoExtClk_10_2 (
  Uart2RxFifoCount,
  Uart2RxFifoData,
  ReadUart2,
  Uart2RxFifoEmpty,
  Uart2RxFifoFull,
  FCCC_C0_0_GL1,
  Rxd2_i,
  UartClk2,
  Uart2FifoReset_i,
  Uart2FifoReset_i_data_i,
  Uart2FifoReset_i_arst_i
)
;
output [9:0] Uart2RxFifoCount ;
output [7:0] Uart2RxFifoData ;
input ReadUart2 ;
output Uart2RxFifoEmpty ;
output Uart2RxFifoFull ;
input FCCC_C0_0_GL1 ;
input Rxd2_i ;
input UartClk2 ;
input Uart2FifoReset_i ;
input Uart2FifoReset_i_data_i ;
input Uart2FifoReset_i_arst_i ;
wire ReadUart2 ;
wire Uart2RxFifoEmpty ;
wire Uart2RxFifoFull ;
wire FCCC_C0_0_GL1 ;
wire Rxd2_i ;
wire UartClk2 ;
wire Uart2FifoReset_i ;
wire Uart2FifoReset_i_data_i ;
wire Uart2FifoReset_i_arst_i ;
wire [7:0] RxData;
wire RxComplete ;
wire Dbg1 ;
wire GND ;
wire VCC ;
// @46:133
  UartRxExtClk_2 Uart (
	.RxData(RxData[7:0]),
	.RxComplete(RxComplete),
	.Uart2FifoReset_i_arst_i(Uart2FifoReset_i_arst_i),
	.Uart2FifoReset_i_data_i(Uart2FifoReset_i_data_i),
	.Uart2FifoReset_i(Uart2FifoReset_i),
	.UartClk2(UartClk2),
	.Rxd2_i(Rxd2_i)
);
// @46:147
  IBufP2Ports_0_8 ClkSyncWrite (
	.Dbg1(Dbg1),
	.RxComplete(RxComplete),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1)
);
  gated_fifo_8_10_1_3 UartFifo (
	.Uart2RxFifoData(Uart2RxFifoData[7:0]),
	.Uart2RxFifoCount(Uart2RxFifoCount[9:0]),
	.RxData(RxData[7:0]),
	.Uart2RxFifoFull(Uart2RxFifoFull),
	.Uart2RxFifoEmpty(Uart2RxFifoEmpty),
	.Uart2FifoReset_i_data_i(Uart2FifoReset_i_data_i),
	.ReadUart2(ReadUart2),
	.Dbg1(Dbg1),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1),
	.Uart2FifoReset_i_arst_i(Uart2FifoReset_i_arst_i)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UartRxFifoExtClk_10_2 */

module IBufP2Ports_16_7 (
  StartTx_i,
  StartTx,
  UartTxClk2
)
;
output StartTx_i ;
input StartTx ;
input UartTxClk2 ;
wire StartTx_i ;
wire StartTx ;
wire UartTxClk2 ;
wire Temp1_Z ;
wire VCC ;
wire GND ;
// @30:47
(* cdc_synchronizer=1 *)  SLE Temp1 (
	.Q(Temp1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartTxClk2),
	.D(StartTx),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:47
(* cdc_synchronizer=1 *)  SLE O (
	.Q(StartTx_i),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartTxClk2),
	.D(Temp1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP2Ports_16_7 */

module UartTx_2 (
  OutgoingTxByte,
  StartTx_i,
  TxInProgress_i_i,
  UartTxClk2,
  Uart2FifoReset_i_arst_i,
  Txd2_c
)
;
input [7:0] OutgoingTxByte ;
input StartTx_i ;
output TxInProgress_i_i ;
input UartTxClk2 ;
input Uart2FifoReset_i_arst_i ;
output Txd2_c ;
wire StartTx_i ;
wire TxInProgress_i_i ;
wire UartTxClk2 ;
wire Uart2FifoReset_i_arst_i ;
wire Txd2_c ;
wire [3:0] BitCnt_Z;
wire [3:0] BitCnt_7;
wire GND ;
wire TxD_3_iv_i_Z ;
wire VCC ;
wire Busy_i_1_Z ;
wire LastGo_Z ;
wire un1_busy_i_1 ;
wire TxD_2_7_2_wmux_3_FCO_1 ;
wire TxD_2_7_2_wmux_3_S_1 ;
wire TxD_2 ;
wire TxD_2_7_2_0_y1 ;
wire TxD_2_7_2_0_y3 ;
wire TxD_2_7_2_co1_0 ;
wire TxD_2_7_2_wmux_2_S_1 ;
wire TxD_2_7_2_y0_0 ;
wire TxD_2_7_2_co0_0 ;
wire TxD_2_7_2_wmux_1_S_1 ;
wire TxD_2_7_2_0_co1 ;
wire TxD_2_7_2_wmux_0_S_1 ;
wire TxD_2_7_2_0_y0 ;
wire TxD_2_7_2_0_co0 ;
wire TxD_2_7_2_wmux_S_1 ;
wire BitCnt_0_sqmuxa_Z ;
wire txd14_Z ;
wire txd16_Z ;
wire N_1 ;
wire BitCnt_0_sqmuxa_1_Z ;
wire N_2 ;
wire CO1 ;
// @39:59
  SLE TxD (
	.Q(Txd2_c),
	.ADn(GND),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartTxClk2),
	.D(TxD_3_iv_i_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:59
  SLE Busy_i (
	.Q(TxInProgress_i_i),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartTxClk2),
	.D(Busy_i_1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:59
  SLE \BitCnt[3]  (
	.Q(BitCnt_Z[3]),
	.ADn(GND),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartTxClk2),
	.D(BitCnt_7[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:59
  SLE \BitCnt[2]  (
	.Q(BitCnt_Z[2]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartTxClk2),
	.D(BitCnt_7[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:59
  SLE \BitCnt[1]  (
	.Q(BitCnt_Z[1]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartTxClk2),
	.D(BitCnt_7[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:59
  SLE \BitCnt[0]  (
	.Q(BitCnt_Z[0]),
	.ADn(GND),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartTxClk2),
	.D(BitCnt_7[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:59
  SLE LastGo (
	.Q(LastGo_Z),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartTxClk2),
	.D(StartTx_i),
	.EN(un1_busy_i_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  ARI1 TxD_2_7_2_wmux_3 (
	.FCO(TxD_2_7_2_wmux_3_FCO_1),
	.S(TxD_2_7_2_wmux_3_S_1),
	.Y(TxD_2),
	.B(TxD_2_7_2_0_y1),
	.C(BitCnt_Z[0]),
	.D(VCC),
	.A(TxD_2_7_2_0_y3),
	.FCI(TxD_2_7_2_co1_0)
);
defparam TxD_2_7_2_wmux_3.INIT=20'h0EC2C;
  ARI1 TxD_2_7_2_wmux_2 (
	.FCO(TxD_2_7_2_co1_0),
	.S(TxD_2_7_2_wmux_2_S_1),
	.Y(TxD_2_7_2_0_y3),
	.B(BitCnt_Z[1]),
	.C(OutgoingTxByte[3]),
	.D(OutgoingTxByte[7]),
	.A(TxD_2_7_2_y0_0),
	.FCI(TxD_2_7_2_co0_0)
);
defparam TxD_2_7_2_wmux_2.INIT=20'h0F588;
  ARI1 TxD_2_7_2_wmux_1 (
	.FCO(TxD_2_7_2_co0_0),
	.S(TxD_2_7_2_wmux_1_S_1),
	.Y(TxD_2_7_2_y0_0),
	.B(BitCnt_Z[1]),
	.C(OutgoingTxByte[1]),
	.D(OutgoingTxByte[5]),
	.A(BitCnt_Z[2]),
	.FCI(TxD_2_7_2_0_co1)
);
defparam TxD_2_7_2_wmux_1.INIT=20'h0FA44;
  ARI1 TxD_2_7_2_wmux_0 (
	.FCO(TxD_2_7_2_0_co1),
	.S(TxD_2_7_2_wmux_0_S_1),
	.Y(TxD_2_7_2_0_y1),
	.B(BitCnt_Z[1]),
	.C(OutgoingTxByte[2]),
	.D(OutgoingTxByte[6]),
	.A(TxD_2_7_2_0_y0),
	.FCI(TxD_2_7_2_0_co0)
);
defparam TxD_2_7_2_wmux_0.INIT=20'h0F588;
  ARI1 TxD_2_7_2_0_wmux (
	.FCO(TxD_2_7_2_0_co0),
	.S(TxD_2_7_2_wmux_S_1),
	.Y(TxD_2_7_2_0_y0),
	.B(BitCnt_Z[1]),
	.C(OutgoingTxByte[0]),
	.D(OutgoingTxByte[4]),
	.A(BitCnt_Z[2]),
	.FCI(VCC)
);
defparam TxD_2_7_2_0_wmux.INIT=20'h0FA44;
// @39:75
  CFG3 BitCnt_0_sqmuxa (
	.A(TxInProgress_i_i),
	.B(StartTx_i),
	.C(LastGo_Z),
	.Y(BitCnt_0_sqmuxa_Z)
);
defparam BitCnt_0_sqmuxa.INIT=8'h04;
// @39:82
  CFG4 txd14 (
	.A(BitCnt_Z[0]),
	.B(BitCnt_Z[2]),
	.C(BitCnt_Z[3]),
	.D(BitCnt_Z[1]),
	.Y(txd14_Z)
);
defparam txd14.INIT=16'h8000;
// @39:101
  CFG4 txd16 (
	.A(BitCnt_Z[0]),
	.B(BitCnt_Z[2]),
	.C(BitCnt_Z[3]),
	.D(BitCnt_Z[1]),
	.Y(txd16_Z)
);
defparam txd16.INIT=16'h0010;
// @39:79
  CFG3 Busy_i_1 (
	.A(txd14_Z),
	.B(BitCnt_Z[3]),
	.C(txd16_Z),
	.Y(Busy_i_1_Z)
);
defparam Busy_i_1.INIT=8'hFB;
// @39:97
  CFG3 \BitCnt_7_f0_RNO[0]  (
	.A(BitCnt_Z[0]),
	.B(BitCnt_Z[3]),
	.C(txd16_Z),
	.Y(N_1)
);
defparam \BitCnt_7_f0_RNO[0] .INIT=8'h59;
// @39:108
  CFG3 BitCnt_0_sqmuxa_1 (
	.A(BitCnt_Z[3]),
	.B(BitCnt_0_sqmuxa_Z),
	.C(txd16_Z),
	.Y(BitCnt_0_sqmuxa_1_Z)
);
defparam BitCnt_0_sqmuxa_1.INIT=8'h08;
// @39:71
  CFG3 un1_busy_i (
	.A(LastGo_Z),
	.B(TxInProgress_i_i),
	.C(StartTx_i),
	.Y(un1_busy_i_1)
);
defparam un1_busy_i.INIT=8'h12;
// @39:97
  CFG4 \BitCnt_7_f0_RNO[1]  (
	.A(BitCnt_Z[0]),
	.B(BitCnt_Z[1]),
	.C(BitCnt_Z[3]),
	.D(txd16_Z),
	.Y(N_2)
);
defparam \BitCnt_7_f0_RNO[1] .INIT=16'h66C6;
// @39:97
  CFG4 txd16_RNIFQN31 (
	.A(BitCnt_Z[0]),
	.B(BitCnt_Z[1]),
	.C(BitCnt_Z[3]),
	.D(txd16_Z),
	.Y(CO1)
);
defparam txd16_RNIFQN31.INIT=16'h8808;
// @39:59
  CFG3 TxD_3_iv_i (
	.A(BitCnt_Z[3]),
	.B(TxD_2),
	.C(txd14_Z),
	.Y(TxD_3_iv_i_Z)
);
defparam TxD_3_iv_i.INIT=8'h0E;
// @39:79
  CFG3 \BitCnt_7_f0[0]  (
	.A(txd14_Z),
	.B(N_1),
	.C(BitCnt_0_sqmuxa_1_Z),
	.Y(BitCnt_7[0])
);
defparam \BitCnt_7_f0[0] .INIT=8'h54;
// @39:79
  CFG3 \BitCnt_7_f0[1]  (
	.A(txd14_Z),
	.B(N_2),
	.C(BitCnt_0_sqmuxa_1_Z),
	.Y(BitCnt_7[1])
);
defparam \BitCnt_7_f0[1] .INIT=8'h54;
// @39:79
  CFG4 \BitCnt_7_f0[3]  (
	.A(BitCnt_Z[3]),
	.B(BitCnt_Z[2]),
	.C(CO1),
	.D(txd14_Z),
	.Y(BitCnt_7[3])
);
defparam \BitCnt_7_f0[3] .INIT=16'h006A;
// @39:79
  CFG4 \BitCnt_7_f0[2]  (
	.A(CO1),
	.B(BitCnt_0_sqmuxa_1_Z),
	.C(BitCnt_Z[2]),
	.D(txd14_Z),
	.Y(BitCnt_7[2])
);
defparam \BitCnt_7_f0[2] .INIT=16'h00DE;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UartTx_2 */

module IBufP2Ports_0_9 (
  TxInProgress,
  TxInProgress_i_i,
  FCCC_C0_0_GL1
)
;
output TxInProgress ;
input TxInProgress_i_i ;
input FCCC_C0_0_GL1 ;
wire TxInProgress ;
wire TxInProgress_i_i ;
wire FCCC_C0_0_GL1 ;
wire Temp1_Z ;
wire VCC ;
wire GND ;
// @30:47
  SLE Temp1 (
	.Q(Temp1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(TxInProgress_i_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:47
  SLE O (
	.Q(TxInProgress),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(Temp1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP2Ports_0_9 */

module fifo_8_10_1_4 (
  Uart2TxFifoData,
  OutgoingTxByte,
  we_i,
  re_i,
  r_ack_i,
  Uart2TxFifoFull,
  Uart2TxFifoEmpty,
  Uart2FifoReset_i_arst_i,
  FCCC_C0_0_GL1
)
;
input [7:0] Uart2TxFifoData ;
output [7:0] OutgoingTxByte ;
input we_i ;
input re_i ;
output r_ack_i ;
output Uart2TxFifoFull ;
output Uart2TxFifoEmpty ;
input Uart2FifoReset_i_arst_i ;
input FCCC_C0_0_GL1 ;
wire we_i ;
wire re_i ;
wire r_ack_i ;
wire Uart2TxFifoFull ;
wire Uart2TxFifoEmpty ;
wire Uart2FifoReset_i_arst_i ;
wire FCCC_C0_0_GL1 ;
wire [9:0] raddr_r_Z;
wire [8:0] raddr_r_s;
wire [9:0] waddr_r_Z;
wire [8:0] waddr_r_s;
wire [7:0] ram_ram_0_0_OLDA_Z;
wire [9:9] raddr_r_s_Z;
wire [9:9] waddr_r_s_Z;
wire [10:0] counter_r_Z;
wire [10:0] counter_r_s;
wire [9:0] counter_r_cry;
wire [0:0] counter_r_RNIP4UQ_Y;
wire [1:1] counter_r_RNII0GE1_Y;
wire [2:2] counter_r_RNICT122_Y;
wire [3:3] counter_r_RNI7RJL2_Y;
wire [4:4] counter_r_RNI3Q593_Y;
wire [5:5] counter_r_RNI0QNS3_Y;
wire [6:6] counter_r_RNIUQ9G4_Y;
wire [7:7] counter_r_RNITSR35_Y;
wire [8:8] counter_r_RNITVDN5_Y;
wire [10:10] counter_r_RNO_FCO_4;
wire [10:10] counter_r_RNO_Y_4;
wire [9:9] counter_r_RNIU30B6_Y;
wire [8:1] raddr_r_cry_Z;
wire [8:1] raddr_r_cry_Y_3;
wire [9:9] raddr_r_s_FCO_3;
wire [9:9] raddr_r_s_Y_3;
wire [8:1] waddr_r_cry_Z;
wire [8:1] waddr_r_cry_Y_3;
wire [9:9] waddr_r_s_FCO_3;
wire [9:9] waddr_r_s_Y_3;
wire [7:0] ram_ram_0_0_NEWA;
wire [8:8] ram_ram_0_0_A_DOUT_4;
wire [8:0] ram_ram_0_0_B_DOUT_4;
wire ram_ram_0_0_en_Z ;
wire VCC ;
wire counter_r_0 ;
wire GND ;
wire do_write_Z ;
wire N_1279_i ;
wire un7_counter_r ;
wire un16_counter_r ;
wire counter_r_cry_cy ;
wire empty_r_RNI1AC7_S ;
wire empty_r_RNI1AC7_Y ;
wire raddr_r_s_231_FCO ;
wire raddr_r_s_231_S ;
wire raddr_r_s_231_Y ;
wire waddr_r_s_232_FCO ;
wire waddr_r_s_232_S ;
wire waddr_r_s_232_Y ;
wire un7_counter_r_0_a2_5 ;
wire un7_counter_r_0_a2_4 ;
wire un16_counter_r_0_a2_7 ;
wire un16_counter_r_0_a2_6 ;
wire un16_counter_r_0_a2_0_6 ;
wire un16_counter_r_0_a2_0_5 ;
wire un16_counter_r_0_a2_0_4 ;
wire un16_counter_r_0_a2_9 ;
wire un7_counter_r_0_a2_7 ;
wire un16_counter_r_0_a2_1 ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire N_4 ;
wire N_3 ;
wire N_2 ;
wire N_1 ;
wire NC0 ;
wire NC1 ;
wire NC2 ;
wire NC3 ;
wire NC4 ;
wire NC5 ;
wire NC6 ;
wire NC7 ;
wire NC8 ;
wire NC9 ;
wire NC10 ;
wire NC11 ;
wire NC12 ;
wire NC13 ;
wire NC14 ;
wire NC15 ;
wire NC16 ;
wire NC17 ;
wire NC18 ;
  CFG1 \raddr_r_RNO[0]  (
	.A(raddr_r_Z[0]),
	.Y(raddr_r_s[0])
);
defparam \raddr_r_RNO[0] .INIT=2'h1;
  CFG1 \waddr_r_RNO[0]  (
	.A(waddr_r_Z[0]),
	.Y(waddr_r_s[0])
);
defparam \waddr_r_RNO[0] .INIT=2'h1;
  SLE ram_ram_0_0_en (
	.Q(ram_ram_0_0_en_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[0]  (
	.Q(ram_ram_0_0_OLDA_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(OutgoingTxByte[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[1]  (
	.Q(ram_ram_0_0_OLDA_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(OutgoingTxByte[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[2]  (
	.Q(ram_ram_0_0_OLDA_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(OutgoingTxByte[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[3]  (
	.Q(ram_ram_0_0_OLDA_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(OutgoingTxByte[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[4]  (
	.Q(ram_ram_0_0_OLDA_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(OutgoingTxByte[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[5]  (
	.Q(ram_ram_0_0_OLDA_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(OutgoingTxByte[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[6]  (
	.Q(ram_ram_0_0_OLDA_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(OutgoingTxByte[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[7]  (
	.Q(ram_ram_0_0_OLDA_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(OutgoingTxByte[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \raddr_r[9]  (
	.Q(raddr_r_Z[9]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s_Z[9]),
	.EN(counter_r_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \raddr_r[8]  (
	.Q(raddr_r_Z[8]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s[8]),
	.EN(counter_r_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \raddr_r[7]  (
	.Q(raddr_r_Z[7]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s[7]),
	.EN(counter_r_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \raddr_r[6]  (
	.Q(raddr_r_Z[6]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s[6]),
	.EN(counter_r_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \raddr_r[5]  (
	.Q(raddr_r_Z[5]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s[5]),
	.EN(counter_r_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \raddr_r[4]  (
	.Q(raddr_r_Z[4]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s[4]),
	.EN(counter_r_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \raddr_r[3]  (
	.Q(raddr_r_Z[3]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s[3]),
	.EN(counter_r_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \raddr_r[2]  (
	.Q(raddr_r_Z[2]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s[2]),
	.EN(counter_r_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \raddr_r[1]  (
	.Q(raddr_r_Z[1]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s[1]),
	.EN(counter_r_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \raddr_r[0]  (
	.Q(raddr_r_Z[0]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s[0]),
	.EN(counter_r_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \waddr_r[9]  (
	.Q(waddr_r_Z[9]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s_Z[9]),
	.EN(do_write_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \waddr_r[8]  (
	.Q(waddr_r_Z[8]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s[8]),
	.EN(do_write_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \waddr_r[7]  (
	.Q(waddr_r_Z[7]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s[7]),
	.EN(do_write_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \waddr_r[6]  (
	.Q(waddr_r_Z[6]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s[6]),
	.EN(do_write_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \waddr_r[5]  (
	.Q(waddr_r_Z[5]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s[5]),
	.EN(do_write_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \waddr_r[4]  (
	.Q(waddr_r_Z[4]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s[4]),
	.EN(do_write_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \waddr_r[3]  (
	.Q(waddr_r_Z[3]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s[3]),
	.EN(do_write_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \waddr_r[2]  (
	.Q(waddr_r_Z[2]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s[2]),
	.EN(do_write_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \waddr_r[1]  (
	.Q(waddr_r_Z[1]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s[1]),
	.EN(do_write_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \waddr_r[0]  (
	.Q(waddr_r_Z[0]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s[0]),
	.EN(do_write_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \counter_r[10]  (
	.Q(counter_r_Z[10]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[10]),
	.EN(N_1279_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \counter_r[9]  (
	.Q(counter_r_Z[9]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[9]),
	.EN(N_1279_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \counter_r[8]  (
	.Q(counter_r_Z[8]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[8]),
	.EN(N_1279_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \counter_r[7]  (
	.Q(counter_r_Z[7]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[7]),
	.EN(N_1279_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \counter_r[6]  (
	.Q(counter_r_Z[6]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[6]),
	.EN(N_1279_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \counter_r[5]  (
	.Q(counter_r_Z[5]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[5]),
	.EN(N_1279_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \counter_r[4]  (
	.Q(counter_r_Z[4]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[4]),
	.EN(N_1279_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \counter_r[3]  (
	.Q(counter_r_Z[3]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[3]),
	.EN(N_1279_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \counter_r[2]  (
	.Q(counter_r_Z[2]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[2]),
	.EN(N_1279_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \counter_r[1]  (
	.Q(counter_r_Z[1]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[1]),
	.EN(N_1279_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \counter_r[0]  (
	.Q(counter_r_Z[0]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[0]),
	.EN(N_1279_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE empty_r (
	.Q(Uart2TxFifoEmpty),
	.ADn(GND),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(un7_counter_r),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE full_r (
	.Q(Uart2TxFifoFull),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(un16_counter_r),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:123
  SLE r_ack (
	.Q(r_ack_i),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  ARI1 empty_r_RNI1AC7 (
	.FCO(counter_r_cry_cy),
	.S(empty_r_RNI1AC7_S),
	.Y(empty_r_RNI1AC7_Y),
	.B(re_i),
	.C(Uart2TxFifoEmpty),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam empty_r_RNI1AC7.INIT=20'h4DD00;
// @38:89
  ARI1 \counter_r_RNIP4UQ[0]  (
	.FCO(counter_r_cry[0]),
	.S(counter_r_s[0]),
	.Y(counter_r_RNIP4UQ_Y[0]),
	.B(re_i),
	.C(Uart2TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[0]),
	.FCI(counter_r_cry_cy)
);
defparam \counter_r_RNIP4UQ[0] .INIT=20'h5DD22;
// @38:89
  ARI1 \counter_r_RNII0GE1[1]  (
	.FCO(counter_r_cry[1]),
	.S(counter_r_s[1]),
	.Y(counter_r_RNII0GE1_Y[1]),
	.B(re_i),
	.C(Uart2TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[1]),
	.FCI(counter_r_cry[0])
);
defparam \counter_r_RNII0GE1[1] .INIT=20'h5DD22;
// @38:89
  ARI1 \counter_r_RNICT122[2]  (
	.FCO(counter_r_cry[2]),
	.S(counter_r_s[2]),
	.Y(counter_r_RNICT122_Y[2]),
	.B(re_i),
	.C(Uart2TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[2]),
	.FCI(counter_r_cry[1])
);
defparam \counter_r_RNICT122[2] .INIT=20'h5DD22;
// @38:89
  ARI1 \counter_r_RNI7RJL2[3]  (
	.FCO(counter_r_cry[3]),
	.S(counter_r_s[3]),
	.Y(counter_r_RNI7RJL2_Y[3]),
	.B(re_i),
	.C(Uart2TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[3]),
	.FCI(counter_r_cry[2])
);
defparam \counter_r_RNI7RJL2[3] .INIT=20'h5DD22;
// @38:89
  ARI1 \counter_r_RNI3Q593[4]  (
	.FCO(counter_r_cry[4]),
	.S(counter_r_s[4]),
	.Y(counter_r_RNI3Q593_Y[4]),
	.B(re_i),
	.C(Uart2TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[4]),
	.FCI(counter_r_cry[3])
);
defparam \counter_r_RNI3Q593[4] .INIT=20'h5DD22;
// @38:89
  ARI1 \counter_r_RNI0QNS3[5]  (
	.FCO(counter_r_cry[5]),
	.S(counter_r_s[5]),
	.Y(counter_r_RNI0QNS3_Y[5]),
	.B(re_i),
	.C(Uart2TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[5]),
	.FCI(counter_r_cry[4])
);
defparam \counter_r_RNI0QNS3[5] .INIT=20'h5DD22;
// @38:89
  ARI1 \counter_r_RNIUQ9G4[6]  (
	.FCO(counter_r_cry[6]),
	.S(counter_r_s[6]),
	.Y(counter_r_RNIUQ9G4_Y[6]),
	.B(re_i),
	.C(Uart2TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[6]),
	.FCI(counter_r_cry[5])
);
defparam \counter_r_RNIUQ9G4[6] .INIT=20'h5DD22;
// @38:89
  ARI1 \counter_r_RNITSR35[7]  (
	.FCO(counter_r_cry[7]),
	.S(counter_r_s[7]),
	.Y(counter_r_RNITSR35_Y[7]),
	.B(re_i),
	.C(Uart2TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[7]),
	.FCI(counter_r_cry[6])
);
defparam \counter_r_RNITSR35[7] .INIT=20'h5DD22;
// @38:89
  ARI1 \counter_r_RNITVDN5[8]  (
	.FCO(counter_r_cry[8]),
	.S(counter_r_s[8]),
	.Y(counter_r_RNITVDN5_Y[8]),
	.B(re_i),
	.C(Uart2TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[8]),
	.FCI(counter_r_cry[7])
);
defparam \counter_r_RNITVDN5[8] .INIT=20'h5DD22;
// @38:89
  ARI1 \counter_r_RNO[10]  (
	.FCO(counter_r_RNO_FCO_4[10]),
	.S(counter_r_s[10]),
	.Y(counter_r_RNO_Y_4[10]),
	.B(counter_r_Z[10]),
	.C(counter_r_0),
	.D(GND),
	.A(VCC),
	.FCI(counter_r_cry[9])
);
defparam \counter_r_RNO[10] .INIT=20'h46600;
// @38:89
  ARI1 \counter_r_RNIU30B6[9]  (
	.FCO(counter_r_cry[9]),
	.S(counter_r_s[9]),
	.Y(counter_r_RNIU30B6_Y[9]),
	.B(re_i),
	.C(Uart2TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[9]),
	.FCI(counter_r_cry[8])
);
defparam \counter_r_RNIU30B6[9] .INIT=20'h5DD22;
// @38:68
  ARI1 raddr_r_s_231 (
	.FCO(raddr_r_s_231_FCO),
	.S(raddr_r_s_231_S),
	.Y(raddr_r_s_231_Y),
	.B(raddr_r_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam raddr_r_s_231.INIT=20'h4AA00;
// @38:68
  ARI1 \raddr_r_cry[1]  (
	.FCO(raddr_r_cry_Z[1]),
	.S(raddr_r_s[1]),
	.Y(raddr_r_cry_Y_3[1]),
	.B(raddr_r_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_s_231_FCO)
);
defparam \raddr_r_cry[1] .INIT=20'h4AA00;
// @38:68
  ARI1 \raddr_r_cry[2]  (
	.FCO(raddr_r_cry_Z[2]),
	.S(raddr_r_s[2]),
	.Y(raddr_r_cry_Y_3[2]),
	.B(raddr_r_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[1])
);
defparam \raddr_r_cry[2] .INIT=20'h4AA00;
// @38:68
  ARI1 \raddr_r_cry[3]  (
	.FCO(raddr_r_cry_Z[3]),
	.S(raddr_r_s[3]),
	.Y(raddr_r_cry_Y_3[3]),
	.B(raddr_r_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[2])
);
defparam \raddr_r_cry[3] .INIT=20'h4AA00;
// @38:68
  ARI1 \raddr_r_cry[4]  (
	.FCO(raddr_r_cry_Z[4]),
	.S(raddr_r_s[4]),
	.Y(raddr_r_cry_Y_3[4]),
	.B(raddr_r_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[3])
);
defparam \raddr_r_cry[4] .INIT=20'h4AA00;
// @38:68
  ARI1 \raddr_r_cry[5]  (
	.FCO(raddr_r_cry_Z[5]),
	.S(raddr_r_s[5]),
	.Y(raddr_r_cry_Y_3[5]),
	.B(raddr_r_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[4])
);
defparam \raddr_r_cry[5] .INIT=20'h4AA00;
// @38:68
  ARI1 \raddr_r_cry[6]  (
	.FCO(raddr_r_cry_Z[6]),
	.S(raddr_r_s[6]),
	.Y(raddr_r_cry_Y_3[6]),
	.B(raddr_r_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[5])
);
defparam \raddr_r_cry[6] .INIT=20'h4AA00;
// @38:68
  ARI1 \raddr_r_cry[7]  (
	.FCO(raddr_r_cry_Z[7]),
	.S(raddr_r_s[7]),
	.Y(raddr_r_cry_Y_3[7]),
	.B(raddr_r_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[6])
);
defparam \raddr_r_cry[7] .INIT=20'h4AA00;
// @38:68
  ARI1 \raddr_r_s[9]  (
	.FCO(raddr_r_s_FCO_3[9]),
	.S(raddr_r_s_Z[9]),
	.Y(raddr_r_s_Y_3[9]),
	.B(raddr_r_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[8])
);
defparam \raddr_r_s[9] .INIT=20'h4AA00;
// @38:68
  ARI1 \raddr_r_cry[8]  (
	.FCO(raddr_r_cry_Z[8]),
	.S(raddr_r_s[8]),
	.Y(raddr_r_cry_Y_3[8]),
	.B(raddr_r_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[7])
);
defparam \raddr_r_cry[8] .INIT=20'h4AA00;
// @38:68
  ARI1 waddr_r_s_232 (
	.FCO(waddr_r_s_232_FCO),
	.S(waddr_r_s_232_S),
	.Y(waddr_r_s_232_Y),
	.B(waddr_r_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam waddr_r_s_232.INIT=20'h4AA00;
// @38:68
  ARI1 \waddr_r_cry[1]  (
	.FCO(waddr_r_cry_Z[1]),
	.S(waddr_r_s[1]),
	.Y(waddr_r_cry_Y_3[1]),
	.B(waddr_r_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_s_232_FCO)
);
defparam \waddr_r_cry[1] .INIT=20'h4AA00;
// @38:68
  ARI1 \waddr_r_cry[2]  (
	.FCO(waddr_r_cry_Z[2]),
	.S(waddr_r_s[2]),
	.Y(waddr_r_cry_Y_3[2]),
	.B(waddr_r_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[1])
);
defparam \waddr_r_cry[2] .INIT=20'h4AA00;
// @38:68
  ARI1 \waddr_r_cry[3]  (
	.FCO(waddr_r_cry_Z[3]),
	.S(waddr_r_s[3]),
	.Y(waddr_r_cry_Y_3[3]),
	.B(waddr_r_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[2])
);
defparam \waddr_r_cry[3] .INIT=20'h4AA00;
// @38:68
  ARI1 \waddr_r_cry[4]  (
	.FCO(waddr_r_cry_Z[4]),
	.S(waddr_r_s[4]),
	.Y(waddr_r_cry_Y_3[4]),
	.B(waddr_r_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[3])
);
defparam \waddr_r_cry[4] .INIT=20'h4AA00;
// @38:68
  ARI1 \waddr_r_cry[5]  (
	.FCO(waddr_r_cry_Z[5]),
	.S(waddr_r_s[5]),
	.Y(waddr_r_cry_Y_3[5]),
	.B(waddr_r_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[4])
);
defparam \waddr_r_cry[5] .INIT=20'h4AA00;
// @38:68
  ARI1 \waddr_r_cry[6]  (
	.FCO(waddr_r_cry_Z[6]),
	.S(waddr_r_s[6]),
	.Y(waddr_r_cry_Y_3[6]),
	.B(waddr_r_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[5])
);
defparam \waddr_r_cry[6] .INIT=20'h4AA00;
// @38:68
  ARI1 \waddr_r_cry[7]  (
	.FCO(waddr_r_cry_Z[7]),
	.S(waddr_r_s[7]),
	.Y(waddr_r_cry_Y_3[7]),
	.B(waddr_r_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[6])
);
defparam \waddr_r_cry[7] .INIT=20'h4AA00;
// @38:68
  ARI1 \waddr_r_s[9]  (
	.FCO(waddr_r_s_FCO_3[9]),
	.S(waddr_r_s_Z[9]),
	.Y(waddr_r_s_Y_3[9]),
	.B(waddr_r_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[8])
);
defparam \waddr_r_s[9] .INIT=20'h4AA00;
// @38:68
  ARI1 \waddr_r_cry[8]  (
	.FCO(waddr_r_cry_Z[8]),
	.S(waddr_r_s[8]),
	.Y(waddr_r_cry_Y_3[8]),
	.B(waddr_r_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[7])
);
defparam \waddr_r_cry[8] .INIT=20'h4AA00;
// @38:46
  RAM1K18 ram_ram_0_0 (
	.A_DOUT({NC8, NC7, NC6, NC5, NC4, NC3, NC2, NC1, NC0, ram_ram_0_0_A_DOUT_4[8], ram_ram_0_0_NEWA[7:0]}),
	.B_DOUT({NC17, NC16, NC15, NC14, NC13, NC12, NC11, NC10, NC9, ram_ram_0_0_B_DOUT_4[8:0]}),
	.BUSY(NC18),
	.A_CLK(FCCC_C0_0_GL1),
	.A_DOUT_CLK(VCC),
	.A_ARST_N(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC, VCC}),
	.A_DOUT_ARST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_ADDR({GND, raddr_r_Z[9:0], GND, GND, GND}),
	.A_WEN({GND, GND}),
	.B_CLK(FCCC_C0_0_GL1),
	.B_DOUT_CLK(VCC),
	.B_ARST_N(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC, VCC}),
	.B_DOUT_ARST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, Uart2TxFifoData[7:0]}),
	.B_ADDR({GND, waddr_r_Z[9:0], GND, GND, GND}),
	.B_WEN({GND, do_write_Z}),
	.A_EN(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, VCC, VCC}),
	.A_WMODE(GND),
	.B_EN(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, VCC, VCC}),
	.B_WMODE(GND),
	.SII_LOCK(GND)
);
defparam ram_ram_0_0.RAMINDEX="ram[7:0]%1024-1024%8-8%SPEED%0%0%DUAL-PORT%ECC_EN-0";
  CFG3 ram_ram_0_0_RNIHR331 (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[7]),
	.C(ram_ram_0_0_OLDA_Z[7]),
	.Y(OutgoingTxByte[7])
);
defparam ram_ram_0_0_RNIHR331.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNIGQ331 (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[6]),
	.C(ram_ram_0_0_OLDA_Z[6]),
	.Y(OutgoingTxByte[6])
);
defparam ram_ram_0_0_RNIGQ331.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNIFP331 (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[5]),
	.C(ram_ram_0_0_OLDA_Z[5]),
	.Y(OutgoingTxByte[5])
);
defparam ram_ram_0_0_RNIFP331.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNIEO331 (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[4]),
	.C(ram_ram_0_0_OLDA_Z[4]),
	.Y(OutgoingTxByte[4])
);
defparam ram_ram_0_0_RNIEO331.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNIDN331 (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[3]),
	.C(ram_ram_0_0_OLDA_Z[3]),
	.Y(OutgoingTxByte[3])
);
defparam ram_ram_0_0_RNIDN331.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNICM331 (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[2]),
	.C(ram_ram_0_0_OLDA_Z[2]),
	.Y(OutgoingTxByte[2])
);
defparam ram_ram_0_0_RNICM331.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNIBL331 (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[1]),
	.C(ram_ram_0_0_OLDA_Z[1]),
	.Y(OutgoingTxByte[1])
);
defparam ram_ram_0_0_RNIBL331.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNIAK331 (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[0]),
	.C(ram_ram_0_0_OLDA_Z[0]),
	.Y(OutgoingTxByte[0])
);
defparam ram_ram_0_0_RNIAK331.INIT=8'hD8;
// @38:68
  CFG3 full_r_RNIB24Q (
	.A(we_i),
	.B(Uart2TxFifoFull),
	.C(empty_r_RNI1AC7_Y),
	.Y(N_1279_i)
);
defparam full_r_RNIB24Q.INIT=8'h2D;
// @38:89
  CFG2 empty_r_RNI1AC7_0 (
	.A(Uart2TxFifoEmpty),
	.B(re_i),
	.Y(counter_r_0)
);
defparam empty_r_RNI1AC7_0.INIT=4'h4;
// @38:60
  CFG2 do_write (
	.A(Uart2TxFifoFull),
	.B(we_i),
	.Y(do_write_Z)
);
defparam do_write.INIT=4'h4;
// @38:82
  CFG4 \update.un7_counter_r_0_a2_5  (
	.A(counter_r_Z[6]),
	.B(counter_r_Z[5]),
	.C(counter_r_Z[2]),
	.D(counter_r_Z[1]),
	.Y(un7_counter_r_0_a2_5)
);
defparam \update.un7_counter_r_0_a2_5 .INIT=16'h0001;
// @38:82
  CFG4 \update.un7_counter_r_0_a2_4  (
	.A(counter_r_Z[10]),
	.B(counter_r_Z[9]),
	.C(counter_r_Z[8]),
	.D(counter_r_Z[7]),
	.Y(un7_counter_r_0_a2_4)
);
defparam \update.un7_counter_r_0_a2_4 .INIT=16'h0001;
// @38:89
  CFG4 \update.un16_counter_r_0_a2_7  (
	.A(counter_r_Z[6]),
	.B(counter_r_Z[4]),
	.C(counter_r_Z[3]),
	.D(counter_r_Z[1]),
	.Y(un16_counter_r_0_a2_7)
);
defparam \update.un16_counter_r_0_a2_7 .INIT=16'h8000;
// @38:89
  CFG4 \update.un16_counter_r_0_a2_6  (
	.A(counter_r_Z[9]),
	.B(counter_r_Z[7]),
	.C(counter_r_Z[2]),
	.D(counter_r_Z[0]),
	.Y(un16_counter_r_0_a2_6)
);
defparam \update.un16_counter_r_0_a2_6 .INIT=16'h8000;
// @38:89
  CFG4 \update.un16_counter_r_0_a2_0_6  (
	.A(counter_r_Z[9]),
	.B(counter_r_Z[4]),
	.C(counter_r_Z[3]),
	.D(counter_r_Z[1]),
	.Y(un16_counter_r_0_a2_0_6)
);
defparam \update.un16_counter_r_0_a2_0_6 .INIT=16'h0001;
// @38:89
  CFG4 \update.un16_counter_r_0_a2_0_5  (
	.A(counter_r_Z[8]),
	.B(counter_r_Z[7]),
	.C(counter_r_Z[2]),
	.D(counter_r_Z[0]),
	.Y(un16_counter_r_0_a2_0_5)
);
defparam \update.un16_counter_r_0_a2_0_5 .INIT=16'h0001;
// @38:89
  CFG3 \update.un16_counter_r_0_a2_0_4  (
	.A(counter_r_Z[10]),
	.B(counter_r_Z[6]),
	.C(counter_r_Z[5]),
	.Y(un16_counter_r_0_a2_0_4)
);
defparam \update.un16_counter_r_0_a2_0_4 .INIT=8'h02;
// @38:89
  CFG4 \update.un16_counter_r_0_a2_9  (
	.A(counter_r_Z[5]),
	.B(un16_counter_r_0_a2_6),
	.C(counter_r_Z[10]),
	.D(counter_r_Z[8]),
	.Y(un16_counter_r_0_a2_9)
);
defparam \update.un16_counter_r_0_a2_9 .INIT=16'h0800;
// @38:82
  CFG4 \update.un7_counter_r_0_a2_7  (
	.A(counter_r_Z[4]),
	.B(counter_r_Z[3]),
	.C(un7_counter_r_0_a2_5),
	.D(un7_counter_r_0_a2_4),
	.Y(un7_counter_r_0_a2_7)
);
defparam \update.un7_counter_r_0_a2_7 .INIT=16'h1000;
// @38:89
  CFG4 \update.un16_counter_r_0_a2  (
	.A(un16_counter_r_0_a2_9),
	.B(un16_counter_r_0_a2_7),
	.C(empty_r_RNI1AC7_Y),
	.D(do_write_Z),
	.Y(un16_counter_r_0_a2_1)
);
defparam \update.un16_counter_r_0_a2 .INIT=16'h8000;
// @38:82
  CFG4 \update.un7_counter_r_0_a2  (
	.A(un7_counter_r_0_a2_7),
	.B(empty_r_RNI1AC7_Y),
	.C(counter_r_Z[0]),
	.D(do_write_Z),
	.Y(un7_counter_r)
);
defparam \update.un7_counter_r_0_a2 .INIT=16'h0A2A;
// @38:89
  CFG4 \update.un16_counter_r_0  (
	.A(un16_counter_r_0_a2_0_6),
	.B(un16_counter_r_0_a2_0_4),
	.C(un16_counter_r_0_a2_1),
	.D(un16_counter_r_0_a2_0_5),
	.Y(un16_counter_r)
);
defparam \update.un16_counter_r_0 .INIT=16'hF8F0;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* fifo_8_10_1_4 */

module gated_fifo_8_10_1_4 (
  OutgoingTxByte,
  Uart2TxFifoData,
  Uart2TxFifoEmpty,
  Uart2TxFifoFull,
  FifoReadAck,
  ReadStrobe,
  WriteUart2,
  FCCC_C0_0_GL1,
  Uart2FifoReset_i_arst_i
)
;
output [7:0] OutgoingTxByte ;
input [7:0] Uart2TxFifoData ;
output Uart2TxFifoEmpty ;
output Uart2TxFifoFull ;
output FifoReadAck ;
input ReadStrobe ;
input WriteUart2 ;
input FCCC_C0_0_GL1 ;
input Uart2FifoReset_i_arst_i ;
wire Uart2TxFifoEmpty ;
wire Uart2TxFifoFull ;
wire FifoReadAck ;
wire ReadStrobe ;
wire WriteUart2 ;
wire FCCC_C0_0_GL1 ;
wire Uart2FifoReset_i_arst_i ;
wire we_i_Z ;
wire VCC ;
wire Last_wone_i_0_sqmuxa_Z ;
wire GND ;
wire re_i_Z ;
wire Last_rone_i_0_sqmuxa_Z ;
wire Last_wone_i_Z ;
wire Last_rone_i_Z ;
wire r_ack_1_sqmuxa_i_Z ;
wire r_ack_i ;
// @45:86
  SLE we_i (
	.Q(we_i_Z),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(Last_wone_i_0_sqmuxa_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:86
  SLE re_i (
	.Q(re_i_Z),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(Last_rone_i_0_sqmuxa_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:86
  SLE Last_wone_i (
	.Q(Last_wone_i_Z),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(WriteUart2),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:86
  SLE Last_rone_i (
	.Q(Last_rone_i_Z),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ReadStrobe),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:86
  SLE r_ack (
	.Q(FifoReadAck),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ReadStrobe),
	.EN(r_ack_1_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:178
  CFG2 Last_wone_i_0_sqmuxa (
	.A(WriteUart2),
	.B(Last_wone_i_Z),
	.Y(Last_wone_i_0_sqmuxa_Z)
);
defparam Last_wone_i_0_sqmuxa.INIT=4'h2;
// @45:145
  CFG2 Last_rone_i_0_sqmuxa (
	.A(ReadStrobe),
	.B(Last_rone_i_Z),
	.Y(Last_rone_i_0_sqmuxa_Z)
);
defparam Last_rone_i_0_sqmuxa.INIT=4'h2;
// @45:86
  CFG2 r_ack_1_sqmuxa_i (
	.A(ReadStrobe),
	.B(r_ack_i),
	.Y(r_ack_1_sqmuxa_i_Z)
);
defparam r_ack_1_sqmuxa_i.INIT=4'hD;
  fifo_8_10_1_4 fifo_i (
	.Uart2TxFifoData(Uart2TxFifoData[7:0]),
	.OutgoingTxByte(OutgoingTxByte[7:0]),
	.we_i(we_i_Z),
	.re_i(re_i_Z),
	.r_ack_i(r_ack_i),
	.Uart2TxFifoFull(Uart2TxFifoFull),
	.Uart2TxFifoEmpty(Uart2TxFifoEmpty),
	.Uart2FifoReset_i_arst_i(Uart2FifoReset_i_arst_i),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* gated_fifo_8_10_1_4 */

module UartTxFifoExtClk_10_2 (
  Uart2TxFifoData,
  WriteUart2,
  Uart2TxFifoFull,
  Txd2_c,
  UartTxClk2,
  Uart2TxFifoEmpty,
  Uart2FifoReset_i_arst_i,
  Uart2FifoReset_i_data_i,
  FCCC_C0_0_GL1
)
;
input [7:0] Uart2TxFifoData ;
input WriteUart2 ;
output Uart2TxFifoFull ;
output Txd2_c ;
input UartTxClk2 ;
output Uart2TxFifoEmpty ;
input Uart2FifoReset_i_arst_i ;
input Uart2FifoReset_i_data_i ;
input FCCC_C0_0_GL1 ;
wire WriteUart2 ;
wire Uart2TxFifoFull ;
wire Txd2_c ;
wire UartTxClk2 ;
wire Uart2TxFifoEmpty ;
wire Uart2FifoReset_i_arst_i ;
wire Uart2FifoReset_i_data_i ;
wire FCCC_C0_0_GL1 ;
wire [1:0] CurrentState_Z;
wire [0:0] CurrentState_i;
wire [1:0] NextState_Z;
wire [7:0] OutgoingTxByte;
wire VCC ;
wire GND ;
wire StartTx_Z ;
wire readstrobe13 ;
wire un1_readstrobe12_i ;
wire ReadStrobe_Z ;
wire N_1260_i ;
wire un1_readstrobe11_1_i_x2_1 ;
wire un1_NextState_1_sqmuxa_i_0_1_Z ;
wire un1_NextState_1_sqmuxa_i_0_1_0 ;
wire TxInProgress ;
wire FifoReadAck ;
wire StartTx_i ;
wire TxInProgress_i_i ;
  CFG1 \NextState_RNO[0]  (
	.A(CurrentState_Z[0]),
	.Y(CurrentState_i[0])
);
defparam \NextState_RNO[0] .INIT=2'h1;
// @47:205
  SLE \CurrentState[0]  (
	.Q(CurrentState_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(NextState_Z[0]),
	.EN(Uart2FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:205
(* cdc_synchronizer=1 *)  SLE StartTx (
	.Q(StartTx_Z),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(readstrobe13),
	.EN(un1_readstrobe12_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:205
  SLE ReadStrobe (
	.Q(ReadStrobe_Z),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(CurrentState_Z[0]),
	.EN(N_1260_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:205
  SLE \NextState[1]  (
	.Q(NextState_Z[1]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_readstrobe11_1_i_x2_1),
	.EN(un1_NextState_1_sqmuxa_i_0_1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:205
  SLE \NextState[0]  (
	.Q(NextState_Z[0]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(CurrentState_i[0]),
	.EN(un1_NextState_1_sqmuxa_i_0_1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:205
  SLE \CurrentState[1]  (
	.Q(CurrentState_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(NextState_Z[1]),
	.EN(Uart2FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:217
  CFG3 un1_NextState_1_sqmuxa_i_0 (
	.A(CurrentState_Z[1]),
	.B(un1_NextState_1_sqmuxa_i_0_1_0),
	.C(TxInProgress),
	.Y(un1_NextState_1_sqmuxa_i_0_1_Z)
);
defparam un1_NextState_1_sqmuxa_i_0.INIT=8'h86;
// @47:217
  CFG4 un1_NextState_1_sqmuxa_i_0_1 (
	.A(CurrentState_Z[0]),
	.B(Uart2TxFifoEmpty),
	.C(FifoReadAck),
	.D(CurrentState_Z[1]),
	.Y(un1_NextState_1_sqmuxa_i_0_1_0)
);
defparam un1_NextState_1_sqmuxa_i_0_1.INIT=16'h551B;
// @47:217
  CFG2 un1_readstrobe11_1_i_x2 (
	.A(CurrentState_Z[0]),
	.B(CurrentState_Z[1]),
	.Y(un1_readstrobe11_1_i_x2_1)
);
defparam un1_readstrobe11_1_i_x2.INIT=4'h6;
// @47:247
  CFG2 readstrobe13_0_a2 (
	.A(CurrentState_Z[0]),
	.B(CurrentState_Z[1]),
	.Y(readstrobe13)
);
defparam readstrobe13_0_a2.INIT=4'h4;
// @47:205
  CFG3 ReadStrobe_RNO (
	.A(FifoReadAck),
	.B(CurrentState_Z[1]),
	.C(CurrentState_Z[0]),
	.Y(N_1260_i)
);
defparam ReadStrobe_RNO.INIT=8'h1B;
// @47:205
  CFG3 StartTx_RNO (
	.A(FifoReadAck),
	.B(CurrentState_Z[1]),
	.C(CurrentState_Z[0]),
	.Y(un1_readstrobe12_i)
);
defparam StartTx_RNO.INIT=8'hCB;
// @47:162
  IBufP2Ports_16_7 IBufStartTx (
	.StartTx_i(StartTx_i),
	.StartTx(StartTx_Z),
	.UartTxClk2(UartTxClk2)
);
// @47:170
  UartTx_2 UartTxUart (
	.OutgoingTxByte(OutgoingTxByte[7:0]),
	.StartTx_i(StartTx_i),
	.TxInProgress_i_i(TxInProgress_i_i),
	.UartTxClk2(UartTxClk2),
	.Uart2FifoReset_i_arst_i(Uart2FifoReset_i_arst_i),
	.Txd2_c(Txd2_c)
);
// @47:182
  IBufP2Ports_0_9 IBufTxInProgress_i (
	.TxInProgress(TxInProgress),
	.TxInProgress_i_i(TxInProgress_i_i),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1)
);
  gated_fifo_8_10_1_4 UartTxFifo (
	.OutgoingTxByte(OutgoingTxByte[7:0]),
	.Uart2TxFifoData(Uart2TxFifoData[7:0]),
	.Uart2TxFifoEmpty(Uart2TxFifoEmpty),
	.Uart2TxFifoFull(Uart2TxFifoFull),
	.FifoReadAck(FifoReadAck),
	.ReadStrobe(ReadStrobe_Z),
	.WriteUart2(WriteUart2),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1),
	.Uart2FifoReset_i_arst_i(Uart2FifoReset_i_arst_i)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UartTxFifoExtClk_10_2 */

module VariableClockDividerPorts_work_main_architecture_main_0layer1_1 (
  Uart3ClkDivider,
  FCCC_C0_0_GL1,
  shot_i_arst_i,
  UartClk3
)
;
input [7:0] Uart3ClkDivider ;
input FCCC_C0_0_GL1 ;
input shot_i_arst_i ;
output UartClk3 ;
wire FCCC_C0_0_GL1 ;
wire shot_i_arst_i ;
wire UartClk3 ;
wire [6:0] ClkDiv_Z;
wire [6:6] ClkDiv_s_Z;
wire [5:0] ClkDiv_s;
wire [5:0] ClkDiv_cry_Z;
wire [0:0] ClkDiv_cry_Y;
wire [5:1] ClkDiv_cry_Y_0;
wire [6:6] ClkDiv_s_FCO;
wire [6:6] ClkDiv_s_Y;
wire clko_i_1 ;
wire VCC ;
wire GND ;
wire N_809_i ;
wire clkdiv16_cry_0 ;
wire clkdiv16_cry_0_S_2 ;
wire clkdiv16_cry_0_Y_2 ;
wire clkdiv16_cry_1 ;
wire clkdiv16_cry_1_S_2 ;
wire clkdiv16_cry_1_Y_2 ;
wire clkdiv16_cry_2 ;
wire clkdiv16_cry_2_S_2 ;
wire clkdiv16_cry_2_Y_2 ;
wire clkdiv16_cry_3 ;
wire clkdiv16_cry_3_S_2 ;
wire clkdiv16_cry_3_Y_2 ;
wire clkdiv16_cry_4 ;
wire clkdiv16_cry_4_S_2 ;
wire clkdiv16_cry_4_Y_2 ;
wire clkdiv16_cry_5 ;
wire clkdiv16_cry_5_S_2 ;
wire clkdiv16_cry_5_Y_2 ;
wire clkdiv16_cry_6 ;
wire clkdiv16_cry_6_S_2 ;
wire clkdiv16_cry_6_Y_2 ;
wire ClkDiv_lcry ;
wire clkdiv16_cry_7_S_2 ;
wire clkdiv16_cry_7_Y_2 ;
wire ClkDiv_s_217_FCO ;
wire ClkDiv_s_217_S ;
wire ClkDiv_s_217_Y ;
  CLKINT clko_i_inferred_clock_RNINTK (
	.Y(UartClk3),
	.A(clko_i_1)
);
// @32:57
  SLE \ClkDiv[6]  (
	.Q(ClkDiv_Z[6]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDiv_s_Z[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:57
  SLE \ClkDiv[5]  (
	.Q(ClkDiv_Z[5]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDiv_s[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:57
  SLE \ClkDiv[4]  (
	.Q(ClkDiv_Z[4]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDiv_s[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:57
  SLE \ClkDiv[3]  (
	.Q(ClkDiv_Z[3]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDiv_s[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:57
  SLE \ClkDiv[2]  (
	.Q(ClkDiv_Z[2]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDiv_s[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:57
  SLE \ClkDiv[1]  (
	.Q(ClkDiv_Z[1]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDiv_s[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:57
  SLE \ClkDiv[0]  (
	.Q(ClkDiv_Z[0]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDiv_s[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:57
  SLE clko_i (
	.Q(clko_i_1),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(N_809_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @25:283
  ARI1 \op_lt.op_lt.clkdiv16_cry_0  (
	.FCO(clkdiv16_cry_0),
	.S(clkdiv16_cry_0_S_2),
	.Y(clkdiv16_cry_0_Y_2),
	.B(ClkDiv_Z[0]),
	.C(GND),
	.D(GND),
	.A(Uart3ClkDivider[0]),
	.FCI(GND)
);
defparam \op_lt.op_lt.clkdiv16_cry_0 .INIT=20'h5AA55;
// @25:283
  ARI1 \op_lt.op_lt.clkdiv16_cry_1  (
	.FCO(clkdiv16_cry_1),
	.S(clkdiv16_cry_1_S_2),
	.Y(clkdiv16_cry_1_Y_2),
	.B(ClkDiv_Z[1]),
	.C(GND),
	.D(GND),
	.A(Uart3ClkDivider[1]),
	.FCI(clkdiv16_cry_0)
);
defparam \op_lt.op_lt.clkdiv16_cry_1 .INIT=20'h5AA55;
// @25:283
  ARI1 \op_lt.op_lt.clkdiv16_cry_2  (
	.FCO(clkdiv16_cry_2),
	.S(clkdiv16_cry_2_S_2),
	.Y(clkdiv16_cry_2_Y_2),
	.B(ClkDiv_Z[2]),
	.C(GND),
	.D(GND),
	.A(Uart3ClkDivider[2]),
	.FCI(clkdiv16_cry_1)
);
defparam \op_lt.op_lt.clkdiv16_cry_2 .INIT=20'h5AA55;
// @25:283
  ARI1 \op_lt.op_lt.clkdiv16_cry_3  (
	.FCO(clkdiv16_cry_3),
	.S(clkdiv16_cry_3_S_2),
	.Y(clkdiv16_cry_3_Y_2),
	.B(ClkDiv_Z[3]),
	.C(GND),
	.D(GND),
	.A(Uart3ClkDivider[3]),
	.FCI(clkdiv16_cry_2)
);
defparam \op_lt.op_lt.clkdiv16_cry_3 .INIT=20'h5AA55;
// @25:283
  ARI1 \op_lt.op_lt.clkdiv16_cry_4  (
	.FCO(clkdiv16_cry_4),
	.S(clkdiv16_cry_4_S_2),
	.Y(clkdiv16_cry_4_Y_2),
	.B(ClkDiv_Z[4]),
	.C(GND),
	.D(GND),
	.A(Uart3ClkDivider[4]),
	.FCI(clkdiv16_cry_3)
);
defparam \op_lt.op_lt.clkdiv16_cry_4 .INIT=20'h5AA55;
// @25:283
  ARI1 \op_lt.op_lt.clkdiv16_cry_5  (
	.FCO(clkdiv16_cry_5),
	.S(clkdiv16_cry_5_S_2),
	.Y(clkdiv16_cry_5_Y_2),
	.B(ClkDiv_Z[5]),
	.C(GND),
	.D(GND),
	.A(Uart3ClkDivider[5]),
	.FCI(clkdiv16_cry_4)
);
defparam \op_lt.op_lt.clkdiv16_cry_5 .INIT=20'h5AA55;
// @25:283
  ARI1 \op_lt.op_lt.clkdiv16_cry_6  (
	.FCO(clkdiv16_cry_6),
	.S(clkdiv16_cry_6_S_2),
	.Y(clkdiv16_cry_6_Y_2),
	.B(ClkDiv_Z[6]),
	.C(GND),
	.D(GND),
	.A(Uart3ClkDivider[6]),
	.FCI(clkdiv16_cry_5)
);
defparam \op_lt.op_lt.clkdiv16_cry_6 .INIT=20'h5AA55;
// @25:283
  ARI1 \op_lt.op_lt.clkdiv16_cry_7  (
	.FCO(ClkDiv_lcry),
	.S(clkdiv16_cry_7_S_2),
	.Y(clkdiv16_cry_7_Y_2),
	.B(Uart3ClkDivider[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(clkdiv16_cry_6)
);
defparam \op_lt.op_lt.clkdiv16_cry_7 .INIT=20'h65500;
// @32:57
  ARI1 ClkDiv_s_217 (
	.FCO(ClkDiv_s_217_FCO),
	.S(ClkDiv_s_217_S),
	.Y(ClkDiv_s_217_Y),
	.B(ClkDiv_lcry),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam ClkDiv_s_217.INIT=20'h4AA00;
// @32:57
  ARI1 \ClkDiv_cry[0]  (
	.FCO(ClkDiv_cry_Z[0]),
	.S(ClkDiv_s[0]),
	.Y(ClkDiv_cry_Y[0]),
	.B(ClkDiv_Z[0]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_s_217_FCO)
);
defparam \ClkDiv_cry[0] .INIT=20'h48800;
// @32:57
  ARI1 \ClkDiv_cry[1]  (
	.FCO(ClkDiv_cry_Z[1]),
	.S(ClkDiv_s[1]),
	.Y(ClkDiv_cry_Y_0[1]),
	.B(ClkDiv_Z[1]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[0])
);
defparam \ClkDiv_cry[1] .INIT=20'h48800;
// @32:57
  ARI1 \ClkDiv_cry[2]  (
	.FCO(ClkDiv_cry_Z[2]),
	.S(ClkDiv_s[2]),
	.Y(ClkDiv_cry_Y_0[2]),
	.B(ClkDiv_Z[2]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[1])
);
defparam \ClkDiv_cry[2] .INIT=20'h48800;
// @32:57
  ARI1 \ClkDiv_cry[3]  (
	.FCO(ClkDiv_cry_Z[3]),
	.S(ClkDiv_s[3]),
	.Y(ClkDiv_cry_Y_0[3]),
	.B(ClkDiv_Z[3]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[2])
);
defparam \ClkDiv_cry[3] .INIT=20'h48800;
// @32:57
  ARI1 \ClkDiv_cry[4]  (
	.FCO(ClkDiv_cry_Z[4]),
	.S(ClkDiv_s[4]),
	.Y(ClkDiv_cry_Y_0[4]),
	.B(ClkDiv_Z[4]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[3])
);
defparam \ClkDiv_cry[4] .INIT=20'h48800;
// @32:57
  ARI1 \ClkDiv_s[6]  (
	.FCO(ClkDiv_s_FCO[6]),
	.S(ClkDiv_s_Z[6]),
	.Y(ClkDiv_s_Y[6]),
	.B(ClkDiv_Z[6]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[5])
);
defparam \ClkDiv_s[6] .INIT=20'h48800;
// @32:57
  ARI1 \ClkDiv_cry[5]  (
	.FCO(ClkDiv_cry_Z[5]),
	.S(ClkDiv_s[5]),
	.Y(ClkDiv_cry_Y_0[5]),
	.B(ClkDiv_Z[5]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[4])
);
defparam \ClkDiv_cry[5] .INIT=20'h48800;
// @32:57
  CFG2 clko_i_RNO (
	.A(ClkDiv_lcry),
	.B(clko_i_1),
	.Y(N_809_i)
);
defparam clko_i_RNO.INIT=4'h9;
//@51:2081
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* VariableClockDividerPorts_work_main_architecture_main_0layer1_1 */

module ClockDividerPorts_work_main_architecture_main_0layer1_1 (
  SUM_0_0_d0,
  ClkDiv,
  SUM_0_0_0,
  UartClk3,
  shot_i_arst_i,
  CO0_0,
  UartTxClk3
)
;
input SUM_0_0_d0 ;
output [2:1] ClkDiv ;
input SUM_0_0_0 ;
input UartClk3 ;
input shot_i_arst_i ;
output CO0_0 ;
output UartTxClk3 ;
wire SUM_0_0_d0 ;
wire SUM_0_0_0 ;
wire UartClk3 ;
wire shot_i_arst_i ;
wire CO0_0 ;
wire UartTxClk3 ;
wire div_i_1 ;
wire CO0_0_i ;
wire VCC ;
wire N_808_i ;
wire GND ;
  CLKINT div_i_inferred_clock_RNIT85 (
	.Y(UartTxClk3),
	.A(div_i_1)
);
  CFG1 \ClkDiv_RNO[0]  (
	.A(CO0_0),
	.Y(CO0_0_i)
);
defparam \ClkDiv_RNO[0] .INIT=2'h1;
// @40:55
  SLE div_i (
	.Q(div_i_1),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(UartClk3),
	.D(N_808_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:55
  SLE \ClkDiv_Z[2]  (
	.Q(ClkDiv[2]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(UartClk3),
	.D(SUM_0_0_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:55
  SLE \ClkDiv_Z[1]  (
	.Q(ClkDiv[1]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(UartClk3),
	.D(SUM_0_0_d0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:55
  SLE \ClkDiv[0]  (
	.Q(CO0_0),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(UartClk3),
	.D(CO0_0_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:55
  CFG4 div_i_RNO (
	.A(CO0_0),
	.B(div_i_1),
	.C(ClkDiv[2]),
	.D(ClkDiv[1]),
	.Y(N_808_i)
);
defparam div_i_RNO.INIT=16'h6CCC;
//@51:2096
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* ClockDividerPorts_work_main_architecture_main_0layer1_1 */

module IBufP3Ports_8_2 (
  Rxd3_i,
  Rxd3_c,
  FCCC_C0_0_GL1
)
;
output Rxd3_i ;
input Rxd3_c ;
input FCCC_C0_0_GL1 ;
wire Rxd3_i ;
wire Rxd3_c ;
wire FCCC_C0_0_GL1 ;
wire Temp1_5 ;
wire VCC ;
wire GND ;
wire Temp2_5 ;
// @31:48
  SLE Temp1 (
	.Q(Temp1_5),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(Rxd3_c),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:48
(* cdc_synchronizer=1 *)  SLE O (
	.Q(Rxd3_i),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(Temp2_5),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:48
  SLE Temp2 (
	.Q(Temp2_5),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(Temp1_5),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP3Ports_8_2 */

module IBufP2Ports_0_3 (
  Rxd_i,
  Rxd3_i,
  UartClk3
)
;
output Rxd_i ;
input Rxd3_i ;
input UartClk3 ;
wire Rxd_i ;
wire Rxd3_i ;
wire UartClk3 ;
wire Temp1_Z ;
wire VCC ;
wire GND ;
// @30:47
(* cdc_synchronizer=1 *)  SLE Temp1 (
	.Q(Temp1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClk3),
	.D(Rxd3_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:47
(* cdc_synchronizer=1 *)  SLE O (
	.Q(Rxd_i),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClk3),
	.D(Temp1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP2Ports_0_3 */

module UartRxRaw_3 (
  RxData,
  Uart3FifoReset_i,
  Uart3FifoReset_i_data_i,
  Rxd_i,
  UartClk3,
  Uart3FifoReset_i_arst_i,
  RxComplete
)
;
output [7:0] RxData ;
input Uart3FifoReset_i ;
input Uart3FifoReset_i_data_i ;
input Rxd_i ;
input UartClk3 ;
input Uart3FifoReset_i_arst_i ;
output RxComplete ;
wire Uart3FifoReset_i ;
wire Uart3FifoReset_i_data_i ;
wire Rxd_i ;
wire UartClk3 ;
wire Uart3FifoReset_i_arst_i ;
wire RxComplete ;
wire [7:0] RReg_Z;
wire [3:0] bitpos_Z;
wire [3:1] bitpos_10;
wire [2:2] SUM_2;
wire [0:0] bitpos_10_Z;
wire [3:0] samplecnt_Z;
wire [0:0] bitpos_10_1_Z;
wire VCC ;
wire RxAv_5 ;
wire un1_enable_i ;
wire GND ;
wire RReg_9 ;
wire DataO_0_sqmuxa_1_Z ;
wire RReg_16 ;
wire RReg_15 ;
wire RReg_14 ;
wire RReg_13 ;
wire RReg_12 ;
wire RReg_11 ;
wire RReg_10 ;
wire N_5 ;
wire N_4 ;
wire N_3 ;
wire CO0_i ;
wire un18_enable ;
wire un11_enable ;
wire bitpos_3_sqmuxa_Z ;
wire bitpos_4_sqmuxa_1_Z ;
wire bitpos_0_sqmuxa ;
wire bitpos_1_sqmuxa ;
wire un1_bitpos_1_sqmuxa_Z ;
wire un21_enable ;
wire bitpos_10_sm0 ;
wire CO2 ;
wire RReg_0_sqmuxa_3_Z ;
wire RReg_0_sqmuxa_2_Z ;
wire un1_N_8_mux ;
wire CO0 ;
wire RReg_0_sqmuxa_Z ;
// @37:61
  SLE RxAv (
	.Q(RxComplete),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartClk3),
	.D(RxAv_5),
	.EN(un1_enable_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:61
  SLE \RReg[0]  (
	.Q(RReg_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClk3),
	.D(Rxd_i),
	.EN(RReg_9),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:61
  SLE \DataO[7]  (
	.Q(RxData[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClk3),
	.D(RReg_Z[7]),
	.EN(DataO_0_sqmuxa_1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:61
  SLE \DataO[6]  (
	.Q(RxData[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClk3),
	.D(RReg_Z[6]),
	.EN(DataO_0_sqmuxa_1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:61
  SLE \DataO[5]  (
	.Q(RxData[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClk3),
	.D(RReg_Z[5]),
	.EN(DataO_0_sqmuxa_1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:61
  SLE \DataO[4]  (
	.Q(RxData[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClk3),
	.D(RReg_Z[4]),
	.EN(DataO_0_sqmuxa_1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:61
  SLE \DataO[3]  (
	.Q(RxData[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClk3),
	.D(RReg_Z[3]),
	.EN(DataO_0_sqmuxa_1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:61
  SLE \DataO[2]  (
	.Q(RxData[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClk3),
	.D(RReg_Z[2]),
	.EN(DataO_0_sqmuxa_1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:61
  SLE \DataO[1]  (
	.Q(RxData[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClk3),
	.D(RReg_Z[1]),
	.EN(DataO_0_sqmuxa_1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:61
  SLE \DataO[0]  (
	.Q(RxData[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClk3),
	.D(RReg_Z[0]),
	.EN(DataO_0_sqmuxa_1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:61
  SLE \RReg[7]  (
	.Q(RReg_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClk3),
	.D(Rxd_i),
	.EN(RReg_16),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:61
  SLE \RReg[6]  (
	.Q(RReg_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClk3),
	.D(Rxd_i),
	.EN(RReg_15),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:61
  SLE \RReg[5]  (
	.Q(RReg_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClk3),
	.D(Rxd_i),
	.EN(RReg_14),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:61
  SLE \RReg[4]  (
	.Q(RReg_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClk3),
	.D(Rxd_i),
	.EN(RReg_13),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:61
  SLE \RReg[3]  (
	.Q(RReg_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClk3),
	.D(Rxd_i),
	.EN(RReg_12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:61
  SLE \RReg[2]  (
	.Q(RReg_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClk3),
	.D(Rxd_i),
	.EN(RReg_11),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:61
  SLE \RReg[1]  (
	.Q(RReg_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClk3),
	.D(Rxd_i),
	.EN(RReg_10),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:61
  SLE \bitpos[3]  (
	.Q(bitpos_Z[3]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartClk3),
	.D(bitpos_10[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:61
  SLE \bitpos[2]  (
	.Q(bitpos_Z[2]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartClk3),
	.D(SUM_2[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:61
  SLE \bitpos[1]  (
	.Q(bitpos_Z[1]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartClk3),
	.D(bitpos_10[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:61
  SLE \bitpos[0]  (
	.Q(bitpos_Z[0]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartClk3),
	.D(bitpos_10_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:61
  SLE \samplecnt[3]  (
	.Q(samplecnt_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClk3),
	.D(N_5),
	.EN(Uart3FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:61
  SLE \samplecnt[2]  (
	.Q(samplecnt_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClk3),
	.D(N_4),
	.EN(Uart3FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:61
  SLE \samplecnt[1]  (
	.Q(samplecnt_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClk3),
	.D(N_3),
	.EN(Uart3FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:61
  SLE \samplecnt[0]  (
	.Q(samplecnt_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClk3),
	.D(CO0_i),
	.EN(Uart3FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:66
  CFG4 bitpos_3_sqmuxa (
	.A(Rxd_i),
	.B(un18_enable),
	.C(un11_enable),
	.D(RxAv_5),
	.Y(bitpos_3_sqmuxa_Z)
);
defparam bitpos_3_sqmuxa.INIT=16'hF400;
// @37:65
  CFG4 \bitpos_10[0]  (
	.A(bitpos_Z[0]),
	.B(bitpos_4_sqmuxa_1_Z),
	.C(bitpos_0_sqmuxa),
	.D(bitpos_10_1_Z[0]),
	.Y(bitpos_10_Z[0])
);
defparam \bitpos_10[0] .INIT=16'hF6F0;
// @37:65
  CFG4 \bitpos_10_1[0]  (
	.A(bitpos_1_sqmuxa),
	.B(un1_bitpos_1_sqmuxa_Z),
	.C(un21_enable),
	.D(bitpos_10_sm0),
	.Y(bitpos_10_1_Z[0])
);
defparam \bitpos_10_1[0] .INIT=16'h050C;
// @37:97
  CFG2 \RxProc.un29_enable_1.CO2  (
	.A(bitpos_Z[1]),
	.B(bitpos_Z[2]),
	.Y(CO2)
);
defparam \RxProc.un29_enable_1.CO2 .INIT=4'h1;
// @37:97
  CFG2 RReg_0_sqmuxa_3 (
	.A(samplecnt_Z[1]),
	.B(samplecnt_Z[2]),
	.Y(RReg_0_sqmuxa_3_Z)
);
defparam RReg_0_sqmuxa_3.INIT=4'h8;
// @37:66
  CFG3 bitpos_4_sqmuxa_1 (
	.A(samplecnt_Z[3]),
	.B(samplecnt_Z[0]),
	.C(RReg_0_sqmuxa_3_Z),
	.Y(bitpos_4_sqmuxa_1_Z)
);
defparam bitpos_4_sqmuxa_1.INIT=8'h80;
// @37:82
  CFG4 \RxProc.un11_enable_1.CO3  (
	.A(samplecnt_Z[3]),
	.B(samplecnt_Z[2]),
	.C(samplecnt_Z[0]),
	.D(samplecnt_Z[1]),
	.Y(un11_enable)
);
defparam \RxProc.un11_enable_1.CO3 .INIT=16'h0111;
// @37:81
  CFG4 \bitpos_RNI61NL1[3]  (
	.A(bitpos_Z[3]),
	.B(bitpos_Z[2]),
	.C(bitpos_Z[1]),
	.D(bitpos_Z[0]),
	.Y(RxAv_5)
);
defparam \bitpos_RNI61NL1[3] .INIT=16'h0020;
// @37:67
  CFG4 \RxProc.un3_enable  (
	.A(bitpos_Z[3]),
	.B(bitpos_Z[2]),
	.C(bitpos_Z[1]),
	.D(bitpos_Z[0]),
	.Y(bitpos_1_sqmuxa)
);
defparam \RxProc.un3_enable .INIT=16'h0001;
// @37:89
  CFG4 \RxProc.un18_enable_1.CO3  (
	.A(samplecnt_Z[3]),
	.B(samplecnt_Z[2]),
	.C(samplecnt_Z[0]),
	.D(samplecnt_Z[1]),
	.Y(un18_enable)
);
defparam \RxProc.un18_enable_1.CO3 .INIT=16'h777F;
// @37:97
  CFG4 RReg_0_sqmuxa_2 (
	.A(Uart3FifoReset_i),
	.B(samplecnt_Z[3]),
	.C(samplecnt_Z[0]),
	.D(RReg_0_sqmuxa_3_Z),
	.Y(RReg_0_sqmuxa_2_Z)
);
defparam RReg_0_sqmuxa_2.INIT=16'h1000;
// @37:65
  CFG4 \bitpos_10_iv_RNO[3]  (
	.A(bitpos_Z[0]),
	.B(bitpos_4_sqmuxa_1_Z),
	.C(bitpos_Z[2]),
	.D(bitpos_Z[1]),
	.Y(un1_N_8_mux)
);
defparam \bitpos_10_iv_RNO[3] .INIT=16'h8000;
// @37:65
  CFG2 bitpos_10_m2s2 (
	.A(un21_enable),
	.B(bitpos_1_sqmuxa),
	.Y(bitpos_10_sm0)
);
defparam bitpos_10_m2s2.INIT=4'hD;
// @37:68
  CFG2 samplecnt_0_sqmuxa (
	.A(bitpos_1_sqmuxa),
	.B(Rxd_i),
	.Y(bitpos_0_sqmuxa)
);
defparam samplecnt_0_sqmuxa.INIT=4'h2;
// @37:66
  CFG2 \RxProc.un21_enable  (
	.A(RxAv_5),
	.B(bitpos_1_sqmuxa),
	.Y(un21_enable)
);
defparam \RxProc.un21_enable .INIT=4'hE;
// @37:83
  CFG4 DataO_0_sqmuxa_1 (
	.A(un11_enable),
	.B(RxAv_5),
	.C(Uart3FifoReset_i),
	.D(Rxd_i),
	.Y(DataO_0_sqmuxa_1_Z)
);
defparam DataO_0_sqmuxa_1.INIT=16'h0400;
// @37:104
  CFG3 \un1_bitpos_1_1.CO0  (
	.A(bitpos_4_sqmuxa_1_Z),
	.B(un21_enable),
	.C(bitpos_Z[0]),
	.Y(CO0)
);
defparam \un1_bitpos_1_1.CO0 .INIT=8'h20;
// @37:66
  CFG3 un1_bitpos_1_sqmuxa (
	.A(un11_enable),
	.B(Rxd_i),
	.C(un18_enable),
	.Y(un1_bitpos_1_sqmuxa_Z)
);
defparam un1_bitpos_1_sqmuxa.INIT=8'hBA;
// @37:97
  CFG4 RReg_0_sqmuxa (
	.A(CO2),
	.B(bitpos_Z[3]),
	.C(un21_enable),
	.D(RReg_0_sqmuxa_2_Z),
	.Y(RReg_0_sqmuxa_Z)
);
defparam RReg_0_sqmuxa.INIT=16'h0D00;
// @37:111
  CFG3 \samplecnt_RNO[1]  (
	.A(samplecnt_Z[1]),
	.B(samplecnt_Z[0]),
	.C(bitpos_0_sqmuxa),
	.Y(N_3)
);
defparam \samplecnt_RNO[1] .INIT=8'h06;
// @37:61
  CFG2 \samplecnt_RNO[0]  (
	.A(bitpos_0_sqmuxa),
	.B(samplecnt_Z[0]),
	.Y(CO0_i)
);
defparam \samplecnt_RNO[0] .INIT=4'hB;
// @37:61
  CFG3 RReg_15_0 (
	.A(bitpos_Z[0]),
	.B(CO2),
	.C(RReg_0_sqmuxa_Z),
	.Y(RReg_15)
);
defparam RReg_15_0.INIT=8'h40;
// @37:61
  CFG4 RReg_11_0 (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[1]),
	.C(bitpos_Z[0]),
	.D(RReg_0_sqmuxa_Z),
	.Y(RReg_11)
);
defparam RReg_11_0.INIT=16'h0200;
// @37:65
  CFG4 \bitpos_10_iv[3]  (
	.A(un1_N_8_mux),
	.B(un21_enable),
	.C(bitpos_Z[3]),
	.D(bitpos_3_sqmuxa_Z),
	.Y(bitpos_10[3])
);
defparam \bitpos_10_iv[3] .INIT=16'hFF12;
// @37:104
  CFG3 \un1_bitpos_1_1.SUM[2]  (
	.A(bitpos_Z[1]),
	.B(CO0),
	.C(bitpos_Z[2]),
	.Y(SUM_2[2])
);
defparam \un1_bitpos_1_1.SUM[2] .INIT=8'h78;
// @37:111
  CFG4 \samplecnt_RNO[2]  (
	.A(samplecnt_Z[2]),
	.B(samplecnt_Z[1]),
	.C(samplecnt_Z[0]),
	.D(bitpos_0_sqmuxa),
	.Y(N_4)
);
defparam \samplecnt_RNO[2] .INIT=16'h006A;
// @37:111
  CFG4 \samplecnt_RNO[3]  (
	.A(samplecnt_Z[0]),
	.B(samplecnt_Z[3]),
	.C(bitpos_0_sqmuxa),
	.D(RReg_0_sqmuxa_3_Z),
	.Y(N_5)
);
defparam \samplecnt_RNO[3] .INIT=16'h060C;
// @37:61
  CFG4 RxAv_RNO (
	.A(un11_enable),
	.B(Rxd_i),
	.C(RxAv_5),
	.D(bitpos_1_sqmuxa),
	.Y(un1_enable_i)
);
defparam RxAv_RNO.INIT=16'h004F;
// @37:65
  CFG4 \bitpos_10_m2[1]  (
	.A(bitpos_10_sm0),
	.B(CO0),
	.C(bitpos_Z[1]),
	.D(un1_bitpos_1_sqmuxa_Z),
	.Y(bitpos_10[1])
);
defparam \bitpos_10_m2[1] .INIT=16'h7D28;
// @37:61
  CFG4 RReg_14_0 (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[1]),
	.C(bitpos_Z[0]),
	.D(RReg_0_sqmuxa_Z),
	.Y(RReg_14)
);
defparam RReg_14_0.INIT=16'h8000;
// @37:61
  CFG4 RReg_13_0 (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[1]),
	.C(bitpos_Z[0]),
	.D(RReg_0_sqmuxa_Z),
	.Y(RReg_13)
);
defparam RReg_13_0.INIT=16'h0800;
// @37:61
  CFG4 RReg_12_0 (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[1]),
	.C(bitpos_Z[0]),
	.D(RReg_0_sqmuxa_Z),
	.Y(RReg_12)
);
defparam RReg_12_0.INIT=16'h2000;
// @37:61
  CFG4 RReg_10_0 (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[1]),
	.C(bitpos_Z[0]),
	.D(RReg_0_sqmuxa_Z),
	.Y(RReg_10)
);
defparam RReg_10_0.INIT=16'h4000;
// @37:61
  CFG4 RReg_9_0 (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[1]),
	.C(bitpos_Z[0]),
	.D(RReg_0_sqmuxa_Z),
	.Y(RReg_9)
);
defparam RReg_9_0.INIT=16'h0400;
// @37:61
  CFG3 RReg_16_0 (
	.A(bitpos_Z[0]),
	.B(CO2),
	.C(RReg_0_sqmuxa_Z),
	.Y(RReg_16)
);
defparam RReg_16_0.INIT=8'h80;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UartRxRaw_3 */

module UartRxExtClk_3 (
  RxData,
  RxComplete,
  Uart3FifoReset_i_arst_i,
  Uart3FifoReset_i_data_i,
  Uart3FifoReset_i,
  UartClk3,
  Rxd3_i
)
;
output [7:0] RxData ;
output RxComplete ;
input Uart3FifoReset_i_arst_i ;
input Uart3FifoReset_i_data_i ;
input Uart3FifoReset_i ;
input UartClk3 ;
input Rxd3_i ;
wire RxComplete ;
wire Uart3FifoReset_i_arst_i ;
wire Uart3FifoReset_i_data_i ;
wire Uart3FifoReset_i ;
wire UartClk3 ;
wire Rxd3_i ;
wire Rxd_i ;
wire GND ;
wire VCC ;
// @44:79
  IBufP2Ports_0_3 ClkSyncRxd (
	.Rxd_i(Rxd_i),
	.Rxd3_i(Rxd3_i),
	.UartClk3(UartClk3)
);
// @44:88
  UartRxRaw_3 Uart (
	.RxData(RxData[7:0]),
	.Uart3FifoReset_i(Uart3FifoReset_i),
	.Uart3FifoReset_i_data_i(Uart3FifoReset_i_data_i),
	.Rxd_i(Rxd_i),
	.UartClk3(UartClk3),
	.Uart3FifoReset_i_arst_i(Uart3FifoReset_i_arst_i),
	.RxComplete(RxComplete)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UartRxExtClk_3 */

module IBufP2Ports_0_10 (
  Dbg1,
  RxComplete,
  FCCC_C0_0_GL1
)
;
output Dbg1 ;
input RxComplete ;
input FCCC_C0_0_GL1 ;
wire Dbg1 ;
wire RxComplete ;
wire FCCC_C0_0_GL1 ;
wire Temp1_Z ;
wire VCC ;
wire GND ;
// @30:47
  SLE Temp1 (
	.Q(Temp1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(RxComplete),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:47
  SLE O (
	.Q(Dbg1),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(Temp1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP2Ports_0_10 */

module fifo_8_10_1_5 (
  RxData,
  Uart3RxFifoCount,
  Uart3RxFifoData,
  we_i,
  re_i,
  Uart3FifoReset_i_data_i,
  Uart3RxFifoEmpty,
  Uart3FifoReset_i_arst_i,
  FCCC_C0_0_GL1,
  Uart3RxFifoFull
)
;
input [7:0] RxData ;
output [9:0] Uart3RxFifoCount ;
output [7:0] Uart3RxFifoData ;
input we_i ;
input re_i ;
input Uart3FifoReset_i_data_i ;
output Uart3RxFifoEmpty ;
input Uart3FifoReset_i_arst_i ;
input FCCC_C0_0_GL1 ;
output Uart3RxFifoFull ;
wire we_i ;
wire re_i ;
wire Uart3FifoReset_i_data_i ;
wire Uart3RxFifoEmpty ;
wire Uart3FifoReset_i_arst_i ;
wire FCCC_C0_0_GL1 ;
wire Uart3RxFifoFull ;
wire [9:0] raddr_r_Z;
wire [8:0] raddr_r_s;
wire [7:0] ram_ram_0_0_OLDA_Z;
wire [9:9] raddr_r_s_Z;
wire [9:0] waddr_r_Z;
wire [9:9] waddr_r_s_Z;
wire [8:0] waddr_r_s;
wire [10:0] counter_r_Z;
wire [10:0] counter_r_s;
wire [9:0] counter_r_cry;
wire [0:0] counter_r_RNI27BU_Y;
wire [1:1] counter_r_RNIQHSE1_Y;
wire [2:2] counter_r_RNIJTDV1_Y;
wire [3:3] counter_r_RNIDAVF2_Y;
wire [4:4] counter_r_RNI8OG03_Y;
wire [5:5] counter_r_RNI472H3_Y;
wire [6:6] counter_r_RNI1NJ14_Y;
wire [7:7] counter_r_RNIV75I4_Y;
wire [8:8] counter_r_RNIUPM25_Y;
wire [10:10] counter_r_RNO_FCO_5;
wire [10:10] counter_r_RNO_Y_5;
wire [9:9] counter_r_RNIUC8J5_Y;
wire [8:1] raddr_r_cry_Z;
wire [8:1] raddr_r_cry_Y_2;
wire [9:9] raddr_r_s_FCO_2;
wire [9:9] raddr_r_s_Y_2;
wire [8:0] waddr_r_cry_Z;
wire [0:0] waddr_r_cry_Y_0;
wire [8:1] waddr_r_cry_Y_2;
wire [9:9] waddr_r_s_FCO_2;
wire [9:9] waddr_r_s_Y_2;
wire [7:0] ram_ram_0_0_NEWA;
wire [8:8] ram_ram_0_0_A_DOUT_5;
wire [8:0] ram_ram_0_0_B_DOUT_5;
wire [0:0] counter_r_RNI03VM_Z;
wire Uart3RxFifoFull_i ;
wire ram_ram_0_0_en_Z ;
wire VCC ;
wire do_read_Z ;
wire GND ;
wire do_count ;
wire un7_counter_r ;
wire un16_counter_r ;
wire N_1289_i ;
wire N_1280_i ;
wire N_1281_i ;
wire N_1282_i ;
wire N_1283_i ;
wire N_1284_i ;
wire N_1285_i ;
wire N_1286_i ;
wire N_1287_i ;
wire N_1288_i ;
wire counter_r_cry_cy ;
wire empty_r_RNIBTPD_S ;
wire empty_r_RNIBTPD_Y ;
wire raddr_r_s_229_FCO ;
wire raddr_r_s_229_S ;
wire raddr_r_s_229_Y ;
wire waddr_r_s_230_FCO ;
wire waddr_r_s_230_S ;
wire waddr_r_s_230_Y ;
wire do_write ;
wire m34_5 ;
wire m33_e_5 ;
wire m33_e_4 ;
wire m34_7 ;
wire m46_1 ;
wire m34_8 ;
wire full_r_RNO_1_0 ;
wire N_1 ;
wire NC0 ;
wire NC1 ;
wire NC2 ;
wire NC3 ;
wire NC4 ;
wire NC5 ;
wire NC6 ;
wire NC7 ;
wire NC8 ;
wire NC9 ;
wire NC10 ;
wire NC11 ;
wire NC12 ;
wire NC13 ;
wire NC14 ;
wire NC15 ;
wire NC16 ;
wire NC17 ;
wire NC18 ;
  CFG1 \raddr_r_RNO[0]  (
	.A(raddr_r_Z[0]),
	.Y(raddr_r_s[0])
);
defparam \raddr_r_RNO[0] .INIT=2'h1;
  CFG1 full_r_RNINLBE (
	.A(Uart3RxFifoFull),
	.Y(Uart3RxFifoFull_i)
);
defparam full_r_RNINLBE.INIT=2'h1;
  SLE ram_ram_0_0_en (
	.Q(ram_ram_0_0_en_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(do_read_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[0]  (
	.Q(ram_ram_0_0_OLDA_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(Uart3RxFifoData[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[1]  (
	.Q(ram_ram_0_0_OLDA_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(Uart3RxFifoData[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[2]  (
	.Q(ram_ram_0_0_OLDA_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(Uart3RxFifoData[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[3]  (
	.Q(ram_ram_0_0_OLDA_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(Uart3RxFifoData[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[4]  (
	.Q(ram_ram_0_0_OLDA_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(Uart3RxFifoData[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[5]  (
	.Q(ram_ram_0_0_OLDA_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(Uart3RxFifoData[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[6]  (
	.Q(ram_ram_0_0_OLDA_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(Uart3RxFifoData[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[7]  (
	.Q(ram_ram_0_0_OLDA_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(Uart3RxFifoData[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \raddr_r[9]  (
	.Q(raddr_r_Z[9]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s_Z[9]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \raddr_r[8]  (
	.Q(raddr_r_Z[8]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s[8]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \raddr_r[7]  (
	.Q(raddr_r_Z[7]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s[7]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \raddr_r[6]  (
	.Q(raddr_r_Z[6]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s[6]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \raddr_r[5]  (
	.Q(raddr_r_Z[5]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s[5]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \raddr_r[4]  (
	.Q(raddr_r_Z[4]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s[4]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \raddr_r[3]  (
	.Q(raddr_r_Z[3]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s[3]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \raddr_r[2]  (
	.Q(raddr_r_Z[2]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s[2]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \raddr_r[1]  (
	.Q(raddr_r_Z[1]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s[1]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \raddr_r[0]  (
	.Q(raddr_r_Z[0]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s[0]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \waddr_r[9]  (
	.Q(waddr_r_Z[9]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s_Z[9]),
	.EN(Uart3RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \waddr_r[8]  (
	.Q(waddr_r_Z[8]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s[8]),
	.EN(Uart3RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \waddr_r[7]  (
	.Q(waddr_r_Z[7]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s[7]),
	.EN(Uart3RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \waddr_r[6]  (
	.Q(waddr_r_Z[6]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s[6]),
	.EN(Uart3RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \waddr_r[5]  (
	.Q(waddr_r_Z[5]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s[5]),
	.EN(Uart3RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \waddr_r[4]  (
	.Q(waddr_r_Z[4]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s[4]),
	.EN(Uart3RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \waddr_r[3]  (
	.Q(waddr_r_Z[3]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s[3]),
	.EN(Uart3RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \waddr_r[2]  (
	.Q(waddr_r_Z[2]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s[2]),
	.EN(Uart3RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \waddr_r[1]  (
	.Q(waddr_r_Z[1]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s[1]),
	.EN(Uart3RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \waddr_r[0]  (
	.Q(waddr_r_Z[0]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s[0]),
	.EN(Uart3RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \counter_r[10]  (
	.Q(counter_r_Z[10]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[10]),
	.EN(do_count),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \counter_r[9]  (
	.Q(counter_r_Z[9]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[9]),
	.EN(do_count),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \counter_r[8]  (
	.Q(counter_r_Z[8]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[8]),
	.EN(do_count),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \counter_r[7]  (
	.Q(counter_r_Z[7]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[7]),
	.EN(do_count),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \counter_r[6]  (
	.Q(counter_r_Z[6]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[6]),
	.EN(do_count),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \counter_r[5]  (
	.Q(counter_r_Z[5]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[5]),
	.EN(do_count),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \counter_r[4]  (
	.Q(counter_r_Z[4]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[4]),
	.EN(do_count),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \counter_r[3]  (
	.Q(counter_r_Z[3]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[3]),
	.EN(do_count),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \counter_r[2]  (
	.Q(counter_r_Z[2]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[2]),
	.EN(do_count),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \counter_r[1]  (
	.Q(counter_r_Z[1]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[1]),
	.EN(do_count),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \counter_r[0]  (
	.Q(counter_r_Z[0]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[0]),
	.EN(do_count),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE empty_r (
	.Q(Uart3RxFifoEmpty),
	.ADn(GND),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(un7_counter_r),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE full_r (
	.Q(Uart3RxFifoFull),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(un16_counter_r),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \count_o[0]  (
	.Q(Uart3RxFifoCount[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(N_1289_i),
	.EN(Uart3FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \count_o[9]  (
	.Q(Uart3RxFifoCount[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(N_1280_i),
	.EN(Uart3FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \count_o[8]  (
	.Q(Uart3RxFifoCount[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(N_1281_i),
	.EN(Uart3FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \count_o[7]  (
	.Q(Uart3RxFifoCount[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(N_1282_i),
	.EN(Uart3FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \count_o[6]  (
	.Q(Uart3RxFifoCount[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(N_1283_i),
	.EN(Uart3FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \count_o[5]  (
	.Q(Uart3RxFifoCount[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(N_1284_i),
	.EN(Uart3FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \count_o[4]  (
	.Q(Uart3RxFifoCount[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(N_1285_i),
	.EN(Uart3FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \count_o[3]  (
	.Q(Uart3RxFifoCount[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(N_1286_i),
	.EN(Uart3FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \count_o[2]  (
	.Q(Uart3RxFifoCount[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(N_1287_i),
	.EN(Uart3FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \count_o[1]  (
	.Q(Uart3RxFifoCount[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(N_1288_i),
	.EN(Uart3FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:59
  ARI1 empty_r_RNIBTPD (
	.FCO(counter_r_cry_cy),
	.S(empty_r_RNIBTPD_S),
	.Y(empty_r_RNIBTPD_Y),
	.B(re_i),
	.C(Uart3RxFifoEmpty),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam empty_r_RNIBTPD.INIT=20'h4DD00;
// @38:59
  ARI1 \counter_r_RNI27BU[0]  (
	.FCO(counter_r_cry[0]),
	.S(counter_r_s[0]),
	.Y(counter_r_RNI27BU_Y[0]),
	.B(re_i),
	.C(Uart3RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[0]),
	.FCI(counter_r_cry_cy)
);
defparam \counter_r_RNI27BU[0] .INIT=20'h5DD22;
// @38:59
  ARI1 \counter_r_RNIQHSE1[1]  (
	.FCO(counter_r_cry[1]),
	.S(counter_r_s[1]),
	.Y(counter_r_RNIQHSE1_Y[1]),
	.B(re_i),
	.C(Uart3RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[1]),
	.FCI(counter_r_cry[0])
);
defparam \counter_r_RNIQHSE1[1] .INIT=20'h5DD22;
// @38:59
  ARI1 \counter_r_RNIJTDV1[2]  (
	.FCO(counter_r_cry[2]),
	.S(counter_r_s[2]),
	.Y(counter_r_RNIJTDV1_Y[2]),
	.B(re_i),
	.C(Uart3RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[2]),
	.FCI(counter_r_cry[1])
);
defparam \counter_r_RNIJTDV1[2] .INIT=20'h5DD22;
// @38:59
  ARI1 \counter_r_RNIDAVF2[3]  (
	.FCO(counter_r_cry[3]),
	.S(counter_r_s[3]),
	.Y(counter_r_RNIDAVF2_Y[3]),
	.B(re_i),
	.C(Uart3RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[3]),
	.FCI(counter_r_cry[2])
);
defparam \counter_r_RNIDAVF2[3] .INIT=20'h5DD22;
// @38:59
  ARI1 \counter_r_RNI8OG03[4]  (
	.FCO(counter_r_cry[4]),
	.S(counter_r_s[4]),
	.Y(counter_r_RNI8OG03_Y[4]),
	.B(re_i),
	.C(Uart3RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[4]),
	.FCI(counter_r_cry[3])
);
defparam \counter_r_RNI8OG03[4] .INIT=20'h5DD22;
// @38:59
  ARI1 \counter_r_RNI472H3[5]  (
	.FCO(counter_r_cry[5]),
	.S(counter_r_s[5]),
	.Y(counter_r_RNI472H3_Y[5]),
	.B(re_i),
	.C(Uart3RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[5]),
	.FCI(counter_r_cry[4])
);
defparam \counter_r_RNI472H3[5] .INIT=20'h5DD22;
// @38:59
  ARI1 \counter_r_RNI1NJ14[6]  (
	.FCO(counter_r_cry[6]),
	.S(counter_r_s[6]),
	.Y(counter_r_RNI1NJ14_Y[6]),
	.B(re_i),
	.C(Uart3RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[6]),
	.FCI(counter_r_cry[5])
);
defparam \counter_r_RNI1NJ14[6] .INIT=20'h5DD22;
// @38:59
  ARI1 \counter_r_RNIV75I4[7]  (
	.FCO(counter_r_cry[7]),
	.S(counter_r_s[7]),
	.Y(counter_r_RNIV75I4_Y[7]),
	.B(re_i),
	.C(Uart3RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[7]),
	.FCI(counter_r_cry[6])
);
defparam \counter_r_RNIV75I4[7] .INIT=20'h5DD22;
// @38:59
  ARI1 \counter_r_RNIUPM25[8]  (
	.FCO(counter_r_cry[8]),
	.S(counter_r_s[8]),
	.Y(counter_r_RNIUPM25_Y[8]),
	.B(re_i),
	.C(Uart3RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[8]),
	.FCI(counter_r_cry[7])
);
defparam \counter_r_RNIUPM25[8] .INIT=20'h5DD22;
// @38:59
  ARI1 \counter_r_RNO[10]  (
	.FCO(counter_r_RNO_FCO_5[10]),
	.S(counter_r_s[10]),
	.Y(counter_r_RNO_Y_5[10]),
	.B(counter_r_Z[10]),
	.C(do_read_Z),
	.D(GND),
	.A(VCC),
	.FCI(counter_r_cry[9])
);
defparam \counter_r_RNO[10] .INIT=20'h46600;
// @38:59
  ARI1 \counter_r_RNIUC8J5[9]  (
	.FCO(counter_r_cry[9]),
	.S(counter_r_s[9]),
	.Y(counter_r_RNIUC8J5_Y[9]),
	.B(re_i),
	.C(Uart3RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[9]),
	.FCI(counter_r_cry[8])
);
defparam \counter_r_RNIUC8J5[9] .INIT=20'h5DD22;
// @38:68
  ARI1 raddr_r_s_229 (
	.FCO(raddr_r_s_229_FCO),
	.S(raddr_r_s_229_S),
	.Y(raddr_r_s_229_Y),
	.B(raddr_r_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam raddr_r_s_229.INIT=20'h4AA00;
// @38:68
  ARI1 \raddr_r_cry[1]  (
	.FCO(raddr_r_cry_Z[1]),
	.S(raddr_r_s[1]),
	.Y(raddr_r_cry_Y_2[1]),
	.B(raddr_r_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_s_229_FCO)
);
defparam \raddr_r_cry[1] .INIT=20'h4AA00;
// @38:68
  ARI1 \raddr_r_cry[2]  (
	.FCO(raddr_r_cry_Z[2]),
	.S(raddr_r_s[2]),
	.Y(raddr_r_cry_Y_2[2]),
	.B(raddr_r_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[1])
);
defparam \raddr_r_cry[2] .INIT=20'h4AA00;
// @38:68
  ARI1 \raddr_r_cry[3]  (
	.FCO(raddr_r_cry_Z[3]),
	.S(raddr_r_s[3]),
	.Y(raddr_r_cry_Y_2[3]),
	.B(raddr_r_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[2])
);
defparam \raddr_r_cry[3] .INIT=20'h4AA00;
// @38:68
  ARI1 \raddr_r_cry[4]  (
	.FCO(raddr_r_cry_Z[4]),
	.S(raddr_r_s[4]),
	.Y(raddr_r_cry_Y_2[4]),
	.B(raddr_r_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[3])
);
defparam \raddr_r_cry[4] .INIT=20'h4AA00;
// @38:68
  ARI1 \raddr_r_cry[5]  (
	.FCO(raddr_r_cry_Z[5]),
	.S(raddr_r_s[5]),
	.Y(raddr_r_cry_Y_2[5]),
	.B(raddr_r_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[4])
);
defparam \raddr_r_cry[5] .INIT=20'h4AA00;
// @38:68
  ARI1 \raddr_r_cry[6]  (
	.FCO(raddr_r_cry_Z[6]),
	.S(raddr_r_s[6]),
	.Y(raddr_r_cry_Y_2[6]),
	.B(raddr_r_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[5])
);
defparam \raddr_r_cry[6] .INIT=20'h4AA00;
// @38:68
  ARI1 \raddr_r_cry[7]  (
	.FCO(raddr_r_cry_Z[7]),
	.S(raddr_r_s[7]),
	.Y(raddr_r_cry_Y_2[7]),
	.B(raddr_r_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[6])
);
defparam \raddr_r_cry[7] .INIT=20'h4AA00;
// @38:68
  ARI1 \raddr_r_s[9]  (
	.FCO(raddr_r_s_FCO_2[9]),
	.S(raddr_r_s_Z[9]),
	.Y(raddr_r_s_Y_2[9]),
	.B(raddr_r_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[8])
);
defparam \raddr_r_s[9] .INIT=20'h4AA00;
// @38:68
  ARI1 \raddr_r_cry[8]  (
	.FCO(raddr_r_cry_Z[8]),
	.S(raddr_r_s[8]),
	.Y(raddr_r_cry_Y_2[8]),
	.B(raddr_r_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[7])
);
defparam \raddr_r_cry[8] .INIT=20'h4AA00;
// @38:68
  ARI1 waddr_r_s_230 (
	.FCO(waddr_r_s_230_FCO),
	.S(waddr_r_s_230_S),
	.Y(waddr_r_s_230_Y),
	.B(we_i),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam waddr_r_s_230.INIT=20'h4AA00;
// @38:68
  ARI1 \waddr_r_cry[0]  (
	.FCO(waddr_r_cry_Z[0]),
	.S(waddr_r_s[0]),
	.Y(waddr_r_cry_Y_0[0]),
	.B(waddr_r_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_s_230_FCO)
);
defparam \waddr_r_cry[0] .INIT=20'h4AA00;
// @38:68
  ARI1 \waddr_r_cry[1]  (
	.FCO(waddr_r_cry_Z[1]),
	.S(waddr_r_s[1]),
	.Y(waddr_r_cry_Y_2[1]),
	.B(waddr_r_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[0])
);
defparam \waddr_r_cry[1] .INIT=20'h4AA00;
// @38:68
  ARI1 \waddr_r_cry[2]  (
	.FCO(waddr_r_cry_Z[2]),
	.S(waddr_r_s[2]),
	.Y(waddr_r_cry_Y_2[2]),
	.B(waddr_r_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[1])
);
defparam \waddr_r_cry[2] .INIT=20'h4AA00;
// @38:68
  ARI1 \waddr_r_cry[3]  (
	.FCO(waddr_r_cry_Z[3]),
	.S(waddr_r_s[3]),
	.Y(waddr_r_cry_Y_2[3]),
	.B(waddr_r_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[2])
);
defparam \waddr_r_cry[3] .INIT=20'h4AA00;
// @38:68
  ARI1 \waddr_r_cry[4]  (
	.FCO(waddr_r_cry_Z[4]),
	.S(waddr_r_s[4]),
	.Y(waddr_r_cry_Y_2[4]),
	.B(waddr_r_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[3])
);
defparam \waddr_r_cry[4] .INIT=20'h4AA00;
// @38:68
  ARI1 \waddr_r_cry[5]  (
	.FCO(waddr_r_cry_Z[5]),
	.S(waddr_r_s[5]),
	.Y(waddr_r_cry_Y_2[5]),
	.B(waddr_r_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[4])
);
defparam \waddr_r_cry[5] .INIT=20'h4AA00;
// @38:68
  ARI1 \waddr_r_cry[6]  (
	.FCO(waddr_r_cry_Z[6]),
	.S(waddr_r_s[6]),
	.Y(waddr_r_cry_Y_2[6]),
	.B(waddr_r_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[5])
);
defparam \waddr_r_cry[6] .INIT=20'h4AA00;
// @38:68
  ARI1 \waddr_r_cry[7]  (
	.FCO(waddr_r_cry_Z[7]),
	.S(waddr_r_s[7]),
	.Y(waddr_r_cry_Y_2[7]),
	.B(waddr_r_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[6])
);
defparam \waddr_r_cry[7] .INIT=20'h4AA00;
// @38:68
  ARI1 \waddr_r_s[9]  (
	.FCO(waddr_r_s_FCO_2[9]),
	.S(waddr_r_s_Z[9]),
	.Y(waddr_r_s_Y_2[9]),
	.B(waddr_r_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[8])
);
defparam \waddr_r_s[9] .INIT=20'h4AA00;
// @38:68
  ARI1 \waddr_r_cry[8]  (
	.FCO(waddr_r_cry_Z[8]),
	.S(waddr_r_s[8]),
	.Y(waddr_r_cry_Y_2[8]),
	.B(waddr_r_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[7])
);
defparam \waddr_r_cry[8] .INIT=20'h4AA00;
// @38:46
  RAM1K18 ram_ram_0_0 (
	.A_DOUT({NC8, NC7, NC6, NC5, NC4, NC3, NC2, NC1, NC0, ram_ram_0_0_A_DOUT_5[8], ram_ram_0_0_NEWA[7:0]}),
	.B_DOUT({NC17, NC16, NC15, NC14, NC13, NC12, NC11, NC10, NC9, ram_ram_0_0_B_DOUT_5[8:0]}),
	.BUSY(NC18),
	.A_CLK(FCCC_C0_0_GL1),
	.A_DOUT_CLK(VCC),
	.A_ARST_N(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC, VCC}),
	.A_DOUT_ARST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_ADDR({GND, raddr_r_Z[9:0], GND, GND, GND}),
	.A_WEN({GND, GND}),
	.B_CLK(FCCC_C0_0_GL1),
	.B_DOUT_CLK(VCC),
	.B_ARST_N(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC, VCC}),
	.B_DOUT_ARST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, RxData[7:0]}),
	.B_ADDR({GND, waddr_r_Z[9:0], GND, GND, GND}),
	.B_WEN({GND, do_write}),
	.A_EN(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, VCC, VCC}),
	.A_WMODE(GND),
	.B_EN(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, VCC, VCC}),
	.B_WMODE(GND),
	.SII_LOCK(GND)
);
defparam ram_ram_0_0.RAMINDEX="ram[7:0]%1024-1024%8-8%SPEED%0%0%DUAL-PORT%ECC_EN-0";
  CFG3 \ram_ram_0_0_OLDA_RNIGMPB[7]  (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[7]),
	.C(ram_ram_0_0_OLDA_Z[7]),
	.Y(Uart3RxFifoData[7])
);
defparam \ram_ram_0_0_OLDA_RNIGMPB[7] .INIT=8'hD8;
  CFG3 \ram_ram_0_0_OLDA_RNIFLPB[6]  (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[6]),
	.C(ram_ram_0_0_OLDA_Z[6]),
	.Y(Uart3RxFifoData[6])
);
defparam \ram_ram_0_0_OLDA_RNIFLPB[6] .INIT=8'hD8;
  CFG3 \ram_ram_0_0_OLDA_RNIEKPB[5]  (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[5]),
	.C(ram_ram_0_0_OLDA_Z[5]),
	.Y(Uart3RxFifoData[5])
);
defparam \ram_ram_0_0_OLDA_RNIEKPB[5] .INIT=8'hD8;
  CFG3 \ram_ram_0_0_OLDA_RNIDJPB[4]  (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[4]),
	.C(ram_ram_0_0_OLDA_Z[4]),
	.Y(Uart3RxFifoData[4])
);
defparam \ram_ram_0_0_OLDA_RNIDJPB[4] .INIT=8'hD8;
  CFG3 \ram_ram_0_0_OLDA_RNICIPB[3]  (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[3]),
	.C(ram_ram_0_0_OLDA_Z[3]),
	.Y(Uart3RxFifoData[3])
);
defparam \ram_ram_0_0_OLDA_RNICIPB[3] .INIT=8'hD8;
  CFG3 \ram_ram_0_0_OLDA_RNIBHPB[2]  (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[2]),
	.C(ram_ram_0_0_OLDA_Z[2]),
	.Y(Uart3RxFifoData[2])
);
defparam \ram_ram_0_0_OLDA_RNIBHPB[2] .INIT=8'hD8;
  CFG3 \ram_ram_0_0_OLDA_RNIAGPB[1]  (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[1]),
	.C(ram_ram_0_0_OLDA_Z[1]),
	.Y(Uart3RxFifoData[1])
);
defparam \ram_ram_0_0_OLDA_RNIAGPB[1] .INIT=8'hD8;
  CFG3 \ram_ram_0_0_OLDA_RNI9FPB[0]  (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[0]),
	.C(ram_ram_0_0_OLDA_Z[0]),
	.Y(Uart3RxFifoData[0])
);
defparam \ram_ram_0_0_OLDA_RNI9FPB[0] .INIT=8'hD8;
// @18:431
  CFG3 empty_r_RNIVJ121 (
	.A(re_i),
	.B(Uart3RxFifoEmpty),
	.C(do_write),
	.Y(do_count)
);
defparam empty_r_RNIVJ121.INIT=8'hD2;
// @18:431
  CFG2 full_r_RNIKM7K (
	.A(Uart3RxFifoFull),
	.B(we_i),
	.Y(do_write)
);
defparam full_r_RNIKM7K.INIT=4'h4;
// @38:59
  CFG2 do_read (
	.A(Uart3RxFifoEmpty),
	.B(re_i),
	.Y(do_read_Z)
);
defparam do_read.INIT=4'h4;
// @18:431
  CFG4 full_r_RNO_3 (
	.A(counter_r_Z[6]),
	.B(counter_r_Z[4]),
	.C(counter_r_Z[3]),
	.D(counter_r_Z[1]),
	.Y(m34_5)
);
defparam full_r_RNO_3.INIT=16'h8000;
// @18:431
  CFG4 \counter_r_RNI68UA[3]  (
	.A(counter_r_Z[8]),
	.B(counter_r_Z[6]),
	.C(counter_r_Z[5]),
	.D(counter_r_Z[3]),
	.Y(m33_e_5)
);
defparam \counter_r_RNI68UA[3] .INIT=16'h0001;
// @18:431
  CFG4 \counter_r_RNI02UA[1]  (
	.A(counter_r_Z[9]),
	.B(counter_r_Z[4]),
	.C(counter_r_Z[2]),
	.D(counter_r_Z[1]),
	.Y(m33_e_4)
);
defparam \counter_r_RNI02UA[1] .INIT=16'h0001;
// @18:431
  CFG2 \counter_r_RNI03VM[0]  (
	.A(do_write),
	.B(counter_r_Z[0]),
	.Y(counter_r_RNI03VM_Z[0])
);
defparam \counter_r_RNI03VM[0] .INIT=4'h8;
// @38:68
  CFG2 \count_o_RNO[0]  (
	.A(Uart3RxFifoFull),
	.B(counter_r_Z[0]),
	.Y(N_1289_i)
);
defparam \count_o_RNO[0] .INIT=4'hE;
// @38:68
  CFG2 \count_o_RNO[9]  (
	.A(Uart3RxFifoFull),
	.B(counter_r_Z[9]),
	.Y(N_1280_i)
);
defparam \count_o_RNO[9] .INIT=4'hE;
// @38:68
  CFG2 \count_o_RNO[8]  (
	.A(Uart3RxFifoFull),
	.B(counter_r_Z[8]),
	.Y(N_1281_i)
);
defparam \count_o_RNO[8] .INIT=4'hE;
// @38:68
  CFG2 \count_o_RNO[7]  (
	.A(Uart3RxFifoFull),
	.B(counter_r_Z[7]),
	.Y(N_1282_i)
);
defparam \count_o_RNO[7] .INIT=4'hE;
// @38:68
  CFG2 \count_o_RNO[6]  (
	.A(Uart3RxFifoFull),
	.B(counter_r_Z[6]),
	.Y(N_1283_i)
);
defparam \count_o_RNO[6] .INIT=4'hE;
// @38:68
  CFG2 \count_o_RNO[5]  (
	.A(Uart3RxFifoFull),
	.B(counter_r_Z[5]),
	.Y(N_1284_i)
);
defparam \count_o_RNO[5] .INIT=4'hE;
// @38:68
  CFG2 \count_o_RNO[4]  (
	.A(Uart3RxFifoFull),
	.B(counter_r_Z[4]),
	.Y(N_1285_i)
);
defparam \count_o_RNO[4] .INIT=4'hE;
// @38:68
  CFG2 \count_o_RNO[3]  (
	.A(Uart3RxFifoFull),
	.B(counter_r_Z[3]),
	.Y(N_1286_i)
);
defparam \count_o_RNO[3] .INIT=4'hE;
// @38:68
  CFG2 \count_o_RNO[2]  (
	.A(Uart3RxFifoFull),
	.B(counter_r_Z[2]),
	.Y(N_1287_i)
);
defparam \count_o_RNO[2] .INIT=4'hE;
// @38:68
  CFG2 \count_o_RNO[1]  (
	.A(Uart3RxFifoFull),
	.B(counter_r_Z[1]),
	.Y(N_1288_i)
);
defparam \count_o_RNO[1] .INIT=4'hE;
// @18:431
  CFG4 full_r_RNO_2 (
	.A(counter_r_Z[2]),
	.B(m34_5),
	.C(counter_r_Z[10]),
	.D(counter_r_Z[9]),
	.Y(m34_7)
);
defparam full_r_RNO_2.INIT=16'h0800;
// @18:431
  CFG4 empty_r_RNO_0 (
	.A(counter_r_Z[10]),
	.B(counter_r_Z[7]),
	.C(m33_e_5),
	.D(m33_e_4),
	.Y(m46_1)
);
defparam empty_r_RNO_0.INIT=16'h1000;
// @18:431
  CFG4 full_r_RNO_0 (
	.A(counter_r_Z[8]),
	.B(counter_r_Z[5]),
	.C(m34_7),
	.D(do_read_Z),
	.Y(m34_8)
);
defparam full_r_RNO_0.INIT=16'h0080;
// @18:431
  CFG4 full_r_RNO_1 (
	.A(counter_r_Z[10]),
	.B(counter_r_Z[0]),
	.C(m33_e_5),
	.D(m33_e_4),
	.Y(full_r_RNO_1_0)
);
defparam full_r_RNO_1.INIT=16'h2000;
// @18:431
  CFG4 empty_r_RNO (
	.A(counter_r_Z[0]),
	.B(m46_1),
	.C(counter_r_RNI03VM_Z[0]),
	.D(do_read_Z),
	.Y(un7_counter_r)
);
defparam empty_r_RNO.INIT=16'h0C44;
// @18:431
  CFG4 full_r_RNO (
	.A(counter_r_RNI03VM_Z[0]),
	.B(m34_8),
	.C(counter_r_Z[7]),
	.D(full_r_RNO_1_0),
	.Y(un16_counter_r)
);
defparam full_r_RNO.INIT=16'h8F80;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* fifo_8_10_1_5 */

module gated_fifo_8_10_1_5 (
  Uart3RxFifoData,
  Uart3RxFifoCount,
  RxData,
  Uart3RxFifoFull,
  Uart3RxFifoEmpty,
  Uart3FifoReset_i_data_i,
  ReadUart3,
  Dbg1,
  FCCC_C0_0_GL1,
  Uart3FifoReset_i_arst_i
)
;
output [7:0] Uart3RxFifoData ;
output [9:0] Uart3RxFifoCount ;
input [7:0] RxData ;
output Uart3RxFifoFull ;
output Uart3RxFifoEmpty ;
input Uart3FifoReset_i_data_i ;
input ReadUart3 ;
input Dbg1 ;
input FCCC_C0_0_GL1 ;
input Uart3FifoReset_i_arst_i ;
wire Uart3RxFifoFull ;
wire Uart3RxFifoEmpty ;
wire Uart3FifoReset_i_data_i ;
wire ReadUart3 ;
wire Dbg1 ;
wire FCCC_C0_0_GL1 ;
wire Uart3FifoReset_i_arst_i ;
wire we_i_Z ;
wire VCC ;
wire Last_wone_i_0_sqmuxa_Z ;
wire GND ;
wire re_i_Z ;
wire Last_rone_i_0_sqmuxa_Z ;
wire Last_wone_i_Z ;
wire Last_rone_i_Z ;
wire N_1 ;
// @45:86
  SLE we_i (
	.Q(we_i_Z),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(Last_wone_i_0_sqmuxa_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:86
  SLE re_i (
	.Q(re_i_Z),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(Last_rone_i_0_sqmuxa_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:86
  SLE Last_wone_i (
	.Q(Last_wone_i_Z),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(Dbg1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:86
  SLE Last_rone_i (
	.Q(Last_rone_i_Z),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ReadUart3),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:145
  CFG2 Last_rone_i_0_sqmuxa (
	.A(ReadUart3),
	.B(Last_rone_i_Z),
	.Y(Last_rone_i_0_sqmuxa_Z)
);
defparam Last_rone_i_0_sqmuxa.INIT=4'h2;
// @45:178
  CFG2 Last_wone_i_0_sqmuxa (
	.A(Dbg1),
	.B(Last_wone_i_Z),
	.Y(Last_wone_i_0_sqmuxa_Z)
);
defparam Last_wone_i_0_sqmuxa.INIT=4'h2;
  fifo_8_10_1_5 fifo_i (
	.RxData(RxData[7:0]),
	.Uart3RxFifoCount(Uart3RxFifoCount[9:0]),
	.Uart3RxFifoData(Uart3RxFifoData[7:0]),
	.we_i(we_i_Z),
	.re_i(re_i_Z),
	.Uart3FifoReset_i_data_i(Uart3FifoReset_i_data_i),
	.Uart3RxFifoEmpty(Uart3RxFifoEmpty),
	.Uart3FifoReset_i_arst_i(Uart3FifoReset_i_arst_i),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1),
	.Uart3RxFifoFull(Uart3RxFifoFull)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* gated_fifo_8_10_1_5 */

module UartRxFifoExtClk_10_1 (
  Uart3RxFifoCount,
  Uart3RxFifoData,
  ReadUart3,
  Uart3RxFifoEmpty,
  Uart3RxFifoFull,
  FCCC_C0_0_GL1,
  Rxd3_i,
  UartClk3,
  Uart3FifoReset_i,
  Uart3FifoReset_i_data_i,
  Uart3FifoReset_i_arst_i
)
;
output [9:0] Uart3RxFifoCount ;
output [7:0] Uart3RxFifoData ;
input ReadUart3 ;
output Uart3RxFifoEmpty ;
output Uart3RxFifoFull ;
input FCCC_C0_0_GL1 ;
input Rxd3_i ;
input UartClk3 ;
input Uart3FifoReset_i ;
input Uart3FifoReset_i_data_i ;
input Uart3FifoReset_i_arst_i ;
wire ReadUart3 ;
wire Uart3RxFifoEmpty ;
wire Uart3RxFifoFull ;
wire FCCC_C0_0_GL1 ;
wire Rxd3_i ;
wire UartClk3 ;
wire Uart3FifoReset_i ;
wire Uart3FifoReset_i_data_i ;
wire Uart3FifoReset_i_arst_i ;
wire [7:0] RxData;
wire RxComplete ;
wire Dbg1 ;
wire GND ;
wire VCC ;
// @46:133
  UartRxExtClk_3 Uart (
	.RxData(RxData[7:0]),
	.RxComplete(RxComplete),
	.Uart3FifoReset_i_arst_i(Uart3FifoReset_i_arst_i),
	.Uart3FifoReset_i_data_i(Uart3FifoReset_i_data_i),
	.Uart3FifoReset_i(Uart3FifoReset_i),
	.UartClk3(UartClk3),
	.Rxd3_i(Rxd3_i)
);
// @46:147
  IBufP2Ports_0_10 ClkSyncWrite (
	.Dbg1(Dbg1),
	.RxComplete(RxComplete),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1)
);
  gated_fifo_8_10_1_5 UartFifo (
	.Uart3RxFifoData(Uart3RxFifoData[7:0]),
	.Uart3RxFifoCount(Uart3RxFifoCount[9:0]),
	.RxData(RxData[7:0]),
	.Uart3RxFifoFull(Uart3RxFifoFull),
	.Uart3RxFifoEmpty(Uart3RxFifoEmpty),
	.Uart3FifoReset_i_data_i(Uart3FifoReset_i_data_i),
	.ReadUart3(ReadUart3),
	.Dbg1(Dbg1),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1),
	.Uart3FifoReset_i_arst_i(Uart3FifoReset_i_arst_i)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UartRxFifoExtClk_10_1 */

module IBufP2Ports_16_11 (
  StartTx_i,
  StartTx,
  UartTxClk3
)
;
output StartTx_i ;
input StartTx ;
input UartTxClk3 ;
wire StartTx_i ;
wire StartTx ;
wire UartTxClk3 ;
wire Temp1_Z ;
wire VCC ;
wire GND ;
// @30:47
(* cdc_synchronizer=1 *)  SLE Temp1 (
	.Q(Temp1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartTxClk3),
	.D(StartTx),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:47
(* cdc_synchronizer=1 *)  SLE O (
	.Q(StartTx_i),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartTxClk3),
	.D(Temp1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP2Ports_16_11 */

module UartTx_3 (
  OutgoingTxByte,
  StartTx_i,
  TxInProgress_i_i,
  UartTxClk3,
  Uart3FifoReset_i_arst_i,
  Txd3_c
)
;
input [7:0] OutgoingTxByte ;
input StartTx_i ;
output TxInProgress_i_i ;
input UartTxClk3 ;
input Uart3FifoReset_i_arst_i ;
output Txd3_c ;
wire StartTx_i ;
wire TxInProgress_i_i ;
wire UartTxClk3 ;
wire Uart3FifoReset_i_arst_i ;
wire Txd3_c ;
wire [3:0] BitCnt_Z;
wire [3:0] BitCnt_7;
wire GND ;
wire TxD_3_iv_i_Z ;
wire VCC ;
wire Busy_i_1_Z ;
wire LastGo_Z ;
wire un1_busy_i_2 ;
wire TxD_2_7_2_wmux_3_FCO_0 ;
wire TxD_2_7_2_wmux_3_S_0 ;
wire TxD_2 ;
wire TxD_2_7_2_0_y1 ;
wire TxD_2_7_2_0_y3 ;
wire TxD_2_7_2_co1_0 ;
wire TxD_2_7_2_wmux_2_S_0 ;
wire TxD_2_7_2_y0_0 ;
wire TxD_2_7_2_co0_0 ;
wire TxD_2_7_2_wmux_1_S_0 ;
wire TxD_2_7_2_0_co1 ;
wire TxD_2_7_2_wmux_0_S_0 ;
wire TxD_2_7_2_0_y0 ;
wire TxD_2_7_2_0_co0 ;
wire TxD_2_7_2_wmux_S_0 ;
wire BitCnt_0_sqmuxa_Z ;
wire txd14_Z ;
wire txd16_Z ;
wire N_1 ;
wire BitCnt_0_sqmuxa_1_Z ;
wire N_2 ;
wire CO1 ;
// @39:59
  SLE TxD (
	.Q(Txd3_c),
	.ADn(GND),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartTxClk3),
	.D(TxD_3_iv_i_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:59
  SLE Busy_i (
	.Q(TxInProgress_i_i),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartTxClk3),
	.D(Busy_i_1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:59
  SLE \BitCnt[3]  (
	.Q(BitCnt_Z[3]),
	.ADn(GND),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartTxClk3),
	.D(BitCnt_7[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:59
  SLE \BitCnt[2]  (
	.Q(BitCnt_Z[2]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartTxClk3),
	.D(BitCnt_7[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:59
  SLE \BitCnt[1]  (
	.Q(BitCnt_Z[1]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartTxClk3),
	.D(BitCnt_7[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:59
  SLE \BitCnt[0]  (
	.Q(BitCnt_Z[0]),
	.ADn(GND),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartTxClk3),
	.D(BitCnt_7[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:59
  SLE LastGo (
	.Q(LastGo_Z),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartTxClk3),
	.D(StartTx_i),
	.EN(un1_busy_i_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  ARI1 TxD_2_7_2_wmux_3 (
	.FCO(TxD_2_7_2_wmux_3_FCO_0),
	.S(TxD_2_7_2_wmux_3_S_0),
	.Y(TxD_2),
	.B(TxD_2_7_2_0_y1),
	.C(BitCnt_Z[0]),
	.D(VCC),
	.A(TxD_2_7_2_0_y3),
	.FCI(TxD_2_7_2_co1_0)
);
defparam TxD_2_7_2_wmux_3.INIT=20'h0EC2C;
  ARI1 TxD_2_7_2_wmux_2 (
	.FCO(TxD_2_7_2_co1_0),
	.S(TxD_2_7_2_wmux_2_S_0),
	.Y(TxD_2_7_2_0_y3),
	.B(BitCnt_Z[1]),
	.C(OutgoingTxByte[3]),
	.D(OutgoingTxByte[7]),
	.A(TxD_2_7_2_y0_0),
	.FCI(TxD_2_7_2_co0_0)
);
defparam TxD_2_7_2_wmux_2.INIT=20'h0F588;
  ARI1 TxD_2_7_2_wmux_1 (
	.FCO(TxD_2_7_2_co0_0),
	.S(TxD_2_7_2_wmux_1_S_0),
	.Y(TxD_2_7_2_y0_0),
	.B(BitCnt_Z[1]),
	.C(OutgoingTxByte[1]),
	.D(OutgoingTxByte[5]),
	.A(BitCnt_Z[2]),
	.FCI(TxD_2_7_2_0_co1)
);
defparam TxD_2_7_2_wmux_1.INIT=20'h0FA44;
  ARI1 TxD_2_7_2_wmux_0 (
	.FCO(TxD_2_7_2_0_co1),
	.S(TxD_2_7_2_wmux_0_S_0),
	.Y(TxD_2_7_2_0_y1),
	.B(BitCnt_Z[1]),
	.C(OutgoingTxByte[2]),
	.D(OutgoingTxByte[6]),
	.A(TxD_2_7_2_0_y0),
	.FCI(TxD_2_7_2_0_co0)
);
defparam TxD_2_7_2_wmux_0.INIT=20'h0F588;
  ARI1 TxD_2_7_2_0_wmux (
	.FCO(TxD_2_7_2_0_co0),
	.S(TxD_2_7_2_wmux_S_0),
	.Y(TxD_2_7_2_0_y0),
	.B(BitCnt_Z[1]),
	.C(OutgoingTxByte[0]),
	.D(OutgoingTxByte[4]),
	.A(BitCnt_Z[2]),
	.FCI(VCC)
);
defparam TxD_2_7_2_0_wmux.INIT=20'h0FA44;
// @39:75
  CFG3 BitCnt_0_sqmuxa (
	.A(TxInProgress_i_i),
	.B(StartTx_i),
	.C(LastGo_Z),
	.Y(BitCnt_0_sqmuxa_Z)
);
defparam BitCnt_0_sqmuxa.INIT=8'h04;
// @39:82
  CFG4 txd14 (
	.A(BitCnt_Z[0]),
	.B(BitCnt_Z[2]),
	.C(BitCnt_Z[3]),
	.D(BitCnt_Z[1]),
	.Y(txd14_Z)
);
defparam txd14.INIT=16'h8000;
// @39:101
  CFG4 txd16 (
	.A(BitCnt_Z[0]),
	.B(BitCnt_Z[2]),
	.C(BitCnt_Z[3]),
	.D(BitCnt_Z[1]),
	.Y(txd16_Z)
);
defparam txd16.INIT=16'h0010;
// @39:79
  CFG3 Busy_i_1 (
	.A(txd14_Z),
	.B(BitCnt_Z[3]),
	.C(txd16_Z),
	.Y(Busy_i_1_Z)
);
defparam Busy_i_1.INIT=8'hFB;
// @39:97
  CFG3 \BitCnt_7_f0_RNO[0]  (
	.A(BitCnt_Z[0]),
	.B(BitCnt_Z[3]),
	.C(txd16_Z),
	.Y(N_1)
);
defparam \BitCnt_7_f0_RNO[0] .INIT=8'h59;
// @39:108
  CFG3 BitCnt_0_sqmuxa_1 (
	.A(BitCnt_Z[3]),
	.B(BitCnt_0_sqmuxa_Z),
	.C(txd16_Z),
	.Y(BitCnt_0_sqmuxa_1_Z)
);
defparam BitCnt_0_sqmuxa_1.INIT=8'h08;
// @39:71
  CFG3 un1_busy_i (
	.A(LastGo_Z),
	.B(TxInProgress_i_i),
	.C(StartTx_i),
	.Y(un1_busy_i_2)
);
defparam un1_busy_i.INIT=8'h12;
// @39:97
  CFG4 \BitCnt_7_f0_RNO[1]  (
	.A(BitCnt_Z[0]),
	.B(BitCnt_Z[1]),
	.C(BitCnt_Z[3]),
	.D(txd16_Z),
	.Y(N_2)
);
defparam \BitCnt_7_f0_RNO[1] .INIT=16'h66C6;
// @39:97
  CFG4 txd16_RNIREA41 (
	.A(BitCnt_Z[0]),
	.B(BitCnt_Z[1]),
	.C(BitCnt_Z[3]),
	.D(txd16_Z),
	.Y(CO1)
);
defparam txd16_RNIREA41.INIT=16'h8808;
// @39:59
  CFG3 TxD_3_iv_i (
	.A(BitCnt_Z[3]),
	.B(TxD_2),
	.C(txd14_Z),
	.Y(TxD_3_iv_i_Z)
);
defparam TxD_3_iv_i.INIT=8'h0E;
// @39:79
  CFG3 \BitCnt_7_f0[0]  (
	.A(txd14_Z),
	.B(N_1),
	.C(BitCnt_0_sqmuxa_1_Z),
	.Y(BitCnt_7[0])
);
defparam \BitCnt_7_f0[0] .INIT=8'h54;
// @39:79
  CFG3 \BitCnt_7_f0[1]  (
	.A(txd14_Z),
	.B(N_2),
	.C(BitCnt_0_sqmuxa_1_Z),
	.Y(BitCnt_7[1])
);
defparam \BitCnt_7_f0[1] .INIT=8'h54;
// @39:79
  CFG4 \BitCnt_7_f0[3]  (
	.A(BitCnt_Z[3]),
	.B(BitCnt_Z[2]),
	.C(CO1),
	.D(txd14_Z),
	.Y(BitCnt_7[3])
);
defparam \BitCnt_7_f0[3] .INIT=16'h006A;
// @39:79
  CFG4 \BitCnt_7_f0[2]  (
	.A(CO1),
	.B(BitCnt_0_sqmuxa_1_Z),
	.C(BitCnt_Z[2]),
	.D(txd14_Z),
	.Y(BitCnt_7[2])
);
defparam \BitCnt_7_f0[2] .INIT=16'h00DE;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UartTx_3 */

module IBufP2Ports_0_11 (
  TxInProgress,
  TxInProgress_i_i,
  FCCC_C0_0_GL1
)
;
output TxInProgress ;
input TxInProgress_i_i ;
input FCCC_C0_0_GL1 ;
wire TxInProgress ;
wire TxInProgress_i_i ;
wire FCCC_C0_0_GL1 ;
wire Temp1_Z ;
wire VCC ;
wire GND ;
// @30:47
  SLE Temp1 (
	.Q(Temp1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(TxInProgress_i_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:47
  SLE O (
	.Q(TxInProgress),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(Temp1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP2Ports_0_11 */

module fifo_8_10_1_6 (
  Uart3TxFifoData,
  OutgoingTxByte,
  we_i,
  re_i,
  r_ack_i,
  Uart3TxFifoFull,
  Uart3TxFifoEmpty,
  Uart3FifoReset_i_arst_i,
  FCCC_C0_0_GL1
)
;
input [7:0] Uart3TxFifoData ;
output [7:0] OutgoingTxByte ;
input we_i ;
input re_i ;
output r_ack_i ;
output Uart3TxFifoFull ;
output Uart3TxFifoEmpty ;
input Uart3FifoReset_i_arst_i ;
input FCCC_C0_0_GL1 ;
wire we_i ;
wire re_i ;
wire r_ack_i ;
wire Uart3TxFifoFull ;
wire Uart3TxFifoEmpty ;
wire Uart3FifoReset_i_arst_i ;
wire FCCC_C0_0_GL1 ;
wire [9:0] raddr_r_Z;
wire [8:0] raddr_r_s;
wire [9:0] waddr_r_Z;
wire [8:0] waddr_r_s;
wire [7:0] ram_ram_0_0_OLDA_Z;
wire [9:9] raddr_r_s_Z;
wire [9:9] waddr_r_s_Z;
wire [10:0] counter_r_Z;
wire [10:0] counter_r_s;
wire [9:0] counter_r_cry;
wire [0:0] counter_r_RNI8B6J1_Y;
wire [1:1] counter_r_RNIATAF2_Y;
wire [2:2] counter_r_RNIDGFB3_Y;
wire [3:3] counter_r_RNIH4K74_Y;
wire [4:4] counter_r_RNIMPO35_Y;
wire [5:5] counter_r_RNISFTV5_Y;
wire [6:6] counter_r_RNI372S6_Y;
wire [7:7] counter_r_RNIBV6O7_Y;
wire [8:8] counter_r_RNIKOBK8_Y;
wire [10:10] counter_r_RNO_FCO_6;
wire [10:10] counter_r_RNO_Y_6;
wire [9:9] counter_r_RNIUIGG9_Y;
wire [8:1] raddr_r_cry_Z;
wire [8:1] raddr_r_cry_Y_1;
wire [9:9] raddr_r_s_FCO_1;
wire [9:9] raddr_r_s_Y_1;
wire [8:1] waddr_r_cry_Z;
wire [8:1] waddr_r_cry_Y_1;
wire [9:9] waddr_r_s_FCO_1;
wire [9:9] waddr_r_s_Y_1;
wire [7:0] ram_ram_0_0_NEWA;
wire [8:8] ram_ram_0_0_A_DOUT_6;
wire [8:0] ram_ram_0_0_B_DOUT_6;
wire ram_ram_0_0_en_Z ;
wire VCC ;
wire counter_r_0 ;
wire GND ;
wire do_write_Z ;
wire N_1356_i ;
wire un7_counter_r ;
wire un16_counter_r ;
wire counter_r_cry_cy ;
wire empty_r_RNI7Q1N_S ;
wire empty_r_RNI7Q1N_Y ;
wire raddr_r_s_227_FCO ;
wire raddr_r_s_227_S ;
wire raddr_r_s_227_Y ;
wire waddr_r_s_228_FCO ;
wire waddr_r_s_228_S ;
wire waddr_r_s_228_Y ;
wire un7_counter_r_0_a2_5 ;
wire un7_counter_r_0_a2_4 ;
wire un16_counter_r_0_a2_7 ;
wire un16_counter_r_0_a2_6 ;
wire un16_counter_r_0_a2_0_6 ;
wire un16_counter_r_0_a2_0_5 ;
wire un16_counter_r_0_a2_0_4 ;
wire un16_counter_r_0_a2_9 ;
wire un7_counter_r_0_a2_7 ;
wire un16_counter_r_0_a2_0 ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire N_4 ;
wire N_3 ;
wire N_2 ;
wire N_1 ;
wire NC0 ;
wire NC1 ;
wire NC2 ;
wire NC3 ;
wire NC4 ;
wire NC5 ;
wire NC6 ;
wire NC7 ;
wire NC8 ;
wire NC9 ;
wire NC10 ;
wire NC11 ;
wire NC12 ;
wire NC13 ;
wire NC14 ;
wire NC15 ;
wire NC16 ;
wire NC17 ;
wire NC18 ;
  CFG1 \raddr_r_RNO[0]  (
	.A(raddr_r_Z[0]),
	.Y(raddr_r_s[0])
);
defparam \raddr_r_RNO[0] .INIT=2'h1;
  CFG1 \waddr_r_RNO[0]  (
	.A(waddr_r_Z[0]),
	.Y(waddr_r_s[0])
);
defparam \waddr_r_RNO[0] .INIT=2'h1;
  SLE ram_ram_0_0_en (
	.Q(ram_ram_0_0_en_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[0]  (
	.Q(ram_ram_0_0_OLDA_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(OutgoingTxByte[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[1]  (
	.Q(ram_ram_0_0_OLDA_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(OutgoingTxByte[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[2]  (
	.Q(ram_ram_0_0_OLDA_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(OutgoingTxByte[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[3]  (
	.Q(ram_ram_0_0_OLDA_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(OutgoingTxByte[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[4]  (
	.Q(ram_ram_0_0_OLDA_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(OutgoingTxByte[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[5]  (
	.Q(ram_ram_0_0_OLDA_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(OutgoingTxByte[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[6]  (
	.Q(ram_ram_0_0_OLDA_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(OutgoingTxByte[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[7]  (
	.Q(ram_ram_0_0_OLDA_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(OutgoingTxByte[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \raddr_r[9]  (
	.Q(raddr_r_Z[9]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s_Z[9]),
	.EN(counter_r_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \raddr_r[8]  (
	.Q(raddr_r_Z[8]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s[8]),
	.EN(counter_r_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \raddr_r[7]  (
	.Q(raddr_r_Z[7]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s[7]),
	.EN(counter_r_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \raddr_r[6]  (
	.Q(raddr_r_Z[6]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s[6]),
	.EN(counter_r_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \raddr_r[5]  (
	.Q(raddr_r_Z[5]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s[5]),
	.EN(counter_r_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \raddr_r[4]  (
	.Q(raddr_r_Z[4]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s[4]),
	.EN(counter_r_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \raddr_r[3]  (
	.Q(raddr_r_Z[3]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s[3]),
	.EN(counter_r_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \raddr_r[2]  (
	.Q(raddr_r_Z[2]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s[2]),
	.EN(counter_r_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \raddr_r[1]  (
	.Q(raddr_r_Z[1]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s[1]),
	.EN(counter_r_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \raddr_r[0]  (
	.Q(raddr_r_Z[0]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s[0]),
	.EN(counter_r_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \waddr_r[9]  (
	.Q(waddr_r_Z[9]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s_Z[9]),
	.EN(do_write_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \waddr_r[8]  (
	.Q(waddr_r_Z[8]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s[8]),
	.EN(do_write_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \waddr_r[7]  (
	.Q(waddr_r_Z[7]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s[7]),
	.EN(do_write_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \waddr_r[6]  (
	.Q(waddr_r_Z[6]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s[6]),
	.EN(do_write_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \waddr_r[5]  (
	.Q(waddr_r_Z[5]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s[5]),
	.EN(do_write_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \waddr_r[4]  (
	.Q(waddr_r_Z[4]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s[4]),
	.EN(do_write_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \waddr_r[3]  (
	.Q(waddr_r_Z[3]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s[3]),
	.EN(do_write_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \waddr_r[2]  (
	.Q(waddr_r_Z[2]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s[2]),
	.EN(do_write_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \waddr_r[1]  (
	.Q(waddr_r_Z[1]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s[1]),
	.EN(do_write_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \waddr_r[0]  (
	.Q(waddr_r_Z[0]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s[0]),
	.EN(do_write_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \counter_r[10]  (
	.Q(counter_r_Z[10]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[10]),
	.EN(N_1356_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \counter_r[9]  (
	.Q(counter_r_Z[9]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[9]),
	.EN(N_1356_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \counter_r[8]  (
	.Q(counter_r_Z[8]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[8]),
	.EN(N_1356_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \counter_r[7]  (
	.Q(counter_r_Z[7]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[7]),
	.EN(N_1356_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \counter_r[6]  (
	.Q(counter_r_Z[6]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[6]),
	.EN(N_1356_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \counter_r[5]  (
	.Q(counter_r_Z[5]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[5]),
	.EN(N_1356_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \counter_r[4]  (
	.Q(counter_r_Z[4]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[4]),
	.EN(N_1356_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \counter_r[3]  (
	.Q(counter_r_Z[3]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[3]),
	.EN(N_1356_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \counter_r[2]  (
	.Q(counter_r_Z[2]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[2]),
	.EN(N_1356_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \counter_r[1]  (
	.Q(counter_r_Z[1]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[1]),
	.EN(N_1356_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \counter_r[0]  (
	.Q(counter_r_Z[0]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[0]),
	.EN(N_1356_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE empty_r (
	.Q(Uart3TxFifoEmpty),
	.ADn(GND),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(un7_counter_r),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE full_r (
	.Q(Uart3TxFifoFull),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(un16_counter_r),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:123
  SLE r_ack (
	.Q(r_ack_i),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  ARI1 empty_r_RNI7Q1N (
	.FCO(counter_r_cry_cy),
	.S(empty_r_RNI7Q1N_S),
	.Y(empty_r_RNI7Q1N_Y),
	.B(re_i),
	.C(Uart3TxFifoEmpty),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam empty_r_RNI7Q1N.INIT=20'h4DD00;
// @38:89
  ARI1 \counter_r_RNI8B6J1[0]  (
	.FCO(counter_r_cry[0]),
	.S(counter_r_s[0]),
	.Y(counter_r_RNI8B6J1_Y[0]),
	.B(re_i),
	.C(Uart3TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[0]),
	.FCI(counter_r_cry_cy)
);
defparam \counter_r_RNI8B6J1[0] .INIT=20'h5DD22;
// @38:89
  ARI1 \counter_r_RNIATAF2[1]  (
	.FCO(counter_r_cry[1]),
	.S(counter_r_s[1]),
	.Y(counter_r_RNIATAF2_Y[1]),
	.B(re_i),
	.C(Uart3TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[1]),
	.FCI(counter_r_cry[0])
);
defparam \counter_r_RNIATAF2[1] .INIT=20'h5DD22;
// @38:89
  ARI1 \counter_r_RNIDGFB3[2]  (
	.FCO(counter_r_cry[2]),
	.S(counter_r_s[2]),
	.Y(counter_r_RNIDGFB3_Y[2]),
	.B(re_i),
	.C(Uart3TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[2]),
	.FCI(counter_r_cry[1])
);
defparam \counter_r_RNIDGFB3[2] .INIT=20'h5DD22;
// @38:89
  ARI1 \counter_r_RNIH4K74[3]  (
	.FCO(counter_r_cry[3]),
	.S(counter_r_s[3]),
	.Y(counter_r_RNIH4K74_Y[3]),
	.B(re_i),
	.C(Uart3TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[3]),
	.FCI(counter_r_cry[2])
);
defparam \counter_r_RNIH4K74[3] .INIT=20'h5DD22;
// @38:89
  ARI1 \counter_r_RNIMPO35[4]  (
	.FCO(counter_r_cry[4]),
	.S(counter_r_s[4]),
	.Y(counter_r_RNIMPO35_Y[4]),
	.B(re_i),
	.C(Uart3TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[4]),
	.FCI(counter_r_cry[3])
);
defparam \counter_r_RNIMPO35[4] .INIT=20'h5DD22;
// @38:89
  ARI1 \counter_r_RNISFTV5[5]  (
	.FCO(counter_r_cry[5]),
	.S(counter_r_s[5]),
	.Y(counter_r_RNISFTV5_Y[5]),
	.B(re_i),
	.C(Uart3TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[5]),
	.FCI(counter_r_cry[4])
);
defparam \counter_r_RNISFTV5[5] .INIT=20'h5DD22;
// @38:89
  ARI1 \counter_r_RNI372S6[6]  (
	.FCO(counter_r_cry[6]),
	.S(counter_r_s[6]),
	.Y(counter_r_RNI372S6_Y[6]),
	.B(re_i),
	.C(Uart3TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[6]),
	.FCI(counter_r_cry[5])
);
defparam \counter_r_RNI372S6[6] .INIT=20'h5DD22;
// @38:89
  ARI1 \counter_r_RNIBV6O7[7]  (
	.FCO(counter_r_cry[7]),
	.S(counter_r_s[7]),
	.Y(counter_r_RNIBV6O7_Y[7]),
	.B(re_i),
	.C(Uart3TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[7]),
	.FCI(counter_r_cry[6])
);
defparam \counter_r_RNIBV6O7[7] .INIT=20'h5DD22;
// @38:89
  ARI1 \counter_r_RNIKOBK8[8]  (
	.FCO(counter_r_cry[8]),
	.S(counter_r_s[8]),
	.Y(counter_r_RNIKOBK8_Y[8]),
	.B(re_i),
	.C(Uart3TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[8]),
	.FCI(counter_r_cry[7])
);
defparam \counter_r_RNIKOBK8[8] .INIT=20'h5DD22;
// @38:89
  ARI1 \counter_r_RNO[10]  (
	.FCO(counter_r_RNO_FCO_6[10]),
	.S(counter_r_s[10]),
	.Y(counter_r_RNO_Y_6[10]),
	.B(counter_r_Z[10]),
	.C(counter_r_0),
	.D(GND),
	.A(VCC),
	.FCI(counter_r_cry[9])
);
defparam \counter_r_RNO[10] .INIT=20'h46600;
// @38:89
  ARI1 \counter_r_RNIUIGG9[9]  (
	.FCO(counter_r_cry[9]),
	.S(counter_r_s[9]),
	.Y(counter_r_RNIUIGG9_Y[9]),
	.B(re_i),
	.C(Uart3TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[9]),
	.FCI(counter_r_cry[8])
);
defparam \counter_r_RNIUIGG9[9] .INIT=20'h5DD22;
// @38:68
  ARI1 raddr_r_s_227 (
	.FCO(raddr_r_s_227_FCO),
	.S(raddr_r_s_227_S),
	.Y(raddr_r_s_227_Y),
	.B(raddr_r_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam raddr_r_s_227.INIT=20'h4AA00;
// @38:68
  ARI1 \raddr_r_cry[1]  (
	.FCO(raddr_r_cry_Z[1]),
	.S(raddr_r_s[1]),
	.Y(raddr_r_cry_Y_1[1]),
	.B(raddr_r_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_s_227_FCO)
);
defparam \raddr_r_cry[1] .INIT=20'h4AA00;
// @38:68
  ARI1 \raddr_r_cry[2]  (
	.FCO(raddr_r_cry_Z[2]),
	.S(raddr_r_s[2]),
	.Y(raddr_r_cry_Y_1[2]),
	.B(raddr_r_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[1])
);
defparam \raddr_r_cry[2] .INIT=20'h4AA00;
// @38:68
  ARI1 \raddr_r_cry[3]  (
	.FCO(raddr_r_cry_Z[3]),
	.S(raddr_r_s[3]),
	.Y(raddr_r_cry_Y_1[3]),
	.B(raddr_r_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[2])
);
defparam \raddr_r_cry[3] .INIT=20'h4AA00;
// @38:68
  ARI1 \raddr_r_cry[4]  (
	.FCO(raddr_r_cry_Z[4]),
	.S(raddr_r_s[4]),
	.Y(raddr_r_cry_Y_1[4]),
	.B(raddr_r_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[3])
);
defparam \raddr_r_cry[4] .INIT=20'h4AA00;
// @38:68
  ARI1 \raddr_r_cry[5]  (
	.FCO(raddr_r_cry_Z[5]),
	.S(raddr_r_s[5]),
	.Y(raddr_r_cry_Y_1[5]),
	.B(raddr_r_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[4])
);
defparam \raddr_r_cry[5] .INIT=20'h4AA00;
// @38:68
  ARI1 \raddr_r_cry[6]  (
	.FCO(raddr_r_cry_Z[6]),
	.S(raddr_r_s[6]),
	.Y(raddr_r_cry_Y_1[6]),
	.B(raddr_r_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[5])
);
defparam \raddr_r_cry[6] .INIT=20'h4AA00;
// @38:68
  ARI1 \raddr_r_cry[7]  (
	.FCO(raddr_r_cry_Z[7]),
	.S(raddr_r_s[7]),
	.Y(raddr_r_cry_Y_1[7]),
	.B(raddr_r_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[6])
);
defparam \raddr_r_cry[7] .INIT=20'h4AA00;
// @38:68
  ARI1 \raddr_r_s[9]  (
	.FCO(raddr_r_s_FCO_1[9]),
	.S(raddr_r_s_Z[9]),
	.Y(raddr_r_s_Y_1[9]),
	.B(raddr_r_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[8])
);
defparam \raddr_r_s[9] .INIT=20'h4AA00;
// @38:68
  ARI1 \raddr_r_cry[8]  (
	.FCO(raddr_r_cry_Z[8]),
	.S(raddr_r_s[8]),
	.Y(raddr_r_cry_Y_1[8]),
	.B(raddr_r_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[7])
);
defparam \raddr_r_cry[8] .INIT=20'h4AA00;
// @38:68
  ARI1 waddr_r_s_228 (
	.FCO(waddr_r_s_228_FCO),
	.S(waddr_r_s_228_S),
	.Y(waddr_r_s_228_Y),
	.B(waddr_r_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam waddr_r_s_228.INIT=20'h4AA00;
// @38:68
  ARI1 \waddr_r_cry[1]  (
	.FCO(waddr_r_cry_Z[1]),
	.S(waddr_r_s[1]),
	.Y(waddr_r_cry_Y_1[1]),
	.B(waddr_r_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_s_228_FCO)
);
defparam \waddr_r_cry[1] .INIT=20'h4AA00;
// @38:68
  ARI1 \waddr_r_cry[2]  (
	.FCO(waddr_r_cry_Z[2]),
	.S(waddr_r_s[2]),
	.Y(waddr_r_cry_Y_1[2]),
	.B(waddr_r_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[1])
);
defparam \waddr_r_cry[2] .INIT=20'h4AA00;
// @38:68
  ARI1 \waddr_r_cry[3]  (
	.FCO(waddr_r_cry_Z[3]),
	.S(waddr_r_s[3]),
	.Y(waddr_r_cry_Y_1[3]),
	.B(waddr_r_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[2])
);
defparam \waddr_r_cry[3] .INIT=20'h4AA00;
// @38:68
  ARI1 \waddr_r_cry[4]  (
	.FCO(waddr_r_cry_Z[4]),
	.S(waddr_r_s[4]),
	.Y(waddr_r_cry_Y_1[4]),
	.B(waddr_r_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[3])
);
defparam \waddr_r_cry[4] .INIT=20'h4AA00;
// @38:68
  ARI1 \waddr_r_cry[5]  (
	.FCO(waddr_r_cry_Z[5]),
	.S(waddr_r_s[5]),
	.Y(waddr_r_cry_Y_1[5]),
	.B(waddr_r_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[4])
);
defparam \waddr_r_cry[5] .INIT=20'h4AA00;
// @38:68
  ARI1 \waddr_r_cry[6]  (
	.FCO(waddr_r_cry_Z[6]),
	.S(waddr_r_s[6]),
	.Y(waddr_r_cry_Y_1[6]),
	.B(waddr_r_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[5])
);
defparam \waddr_r_cry[6] .INIT=20'h4AA00;
// @38:68
  ARI1 \waddr_r_cry[7]  (
	.FCO(waddr_r_cry_Z[7]),
	.S(waddr_r_s[7]),
	.Y(waddr_r_cry_Y_1[7]),
	.B(waddr_r_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[6])
);
defparam \waddr_r_cry[7] .INIT=20'h4AA00;
// @38:68
  ARI1 \waddr_r_s[9]  (
	.FCO(waddr_r_s_FCO_1[9]),
	.S(waddr_r_s_Z[9]),
	.Y(waddr_r_s_Y_1[9]),
	.B(waddr_r_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[8])
);
defparam \waddr_r_s[9] .INIT=20'h4AA00;
// @38:68
  ARI1 \waddr_r_cry[8]  (
	.FCO(waddr_r_cry_Z[8]),
	.S(waddr_r_s[8]),
	.Y(waddr_r_cry_Y_1[8]),
	.B(waddr_r_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[7])
);
defparam \waddr_r_cry[8] .INIT=20'h4AA00;
// @38:46
  RAM1K18 ram_ram_0_0 (
	.A_DOUT({NC8, NC7, NC6, NC5, NC4, NC3, NC2, NC1, NC0, ram_ram_0_0_A_DOUT_6[8], ram_ram_0_0_NEWA[7:0]}),
	.B_DOUT({NC17, NC16, NC15, NC14, NC13, NC12, NC11, NC10, NC9, ram_ram_0_0_B_DOUT_6[8:0]}),
	.BUSY(NC18),
	.A_CLK(FCCC_C0_0_GL1),
	.A_DOUT_CLK(VCC),
	.A_ARST_N(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC, VCC}),
	.A_DOUT_ARST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_ADDR({GND, raddr_r_Z[9:0], GND, GND, GND}),
	.A_WEN({GND, GND}),
	.B_CLK(FCCC_C0_0_GL1),
	.B_DOUT_CLK(VCC),
	.B_ARST_N(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC, VCC}),
	.B_DOUT_ARST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, Uart3TxFifoData[7:0]}),
	.B_ADDR({GND, waddr_r_Z[9:0], GND, GND, GND}),
	.B_WEN({GND, do_write_Z}),
	.A_EN(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, VCC, VCC}),
	.A_WMODE(GND),
	.B_EN(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, VCC, VCC}),
	.B_WMODE(GND),
	.SII_LOCK(GND)
);
defparam ram_ram_0_0.RAMINDEX="ram[7:0]%1024-1024%8-8%SPEED%0%0%DUAL-PORT%ECC_EN-0";
  CFG3 ram_ram_0_0_RNIQ5HP (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[7]),
	.C(ram_ram_0_0_OLDA_Z[7]),
	.Y(OutgoingTxByte[7])
);
defparam ram_ram_0_0_RNIQ5HP.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNIP4HP (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[6]),
	.C(ram_ram_0_0_OLDA_Z[6]),
	.Y(OutgoingTxByte[6])
);
defparam ram_ram_0_0_RNIP4HP.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNIO3HP (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[5]),
	.C(ram_ram_0_0_OLDA_Z[5]),
	.Y(OutgoingTxByte[5])
);
defparam ram_ram_0_0_RNIO3HP.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNIN2HP (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[4]),
	.C(ram_ram_0_0_OLDA_Z[4]),
	.Y(OutgoingTxByte[4])
);
defparam ram_ram_0_0_RNIN2HP.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNIM1HP (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[3]),
	.C(ram_ram_0_0_OLDA_Z[3]),
	.Y(OutgoingTxByte[3])
);
defparam ram_ram_0_0_RNIM1HP.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNIL0HP (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[2]),
	.C(ram_ram_0_0_OLDA_Z[2]),
	.Y(OutgoingTxByte[2])
);
defparam ram_ram_0_0_RNIL0HP.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNIKVGP (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[1]),
	.C(ram_ram_0_0_OLDA_Z[1]),
	.Y(OutgoingTxByte[1])
);
defparam ram_ram_0_0_RNIKVGP.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNIJUGP (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[0]),
	.C(ram_ram_0_0_OLDA_Z[0]),
	.Y(OutgoingTxByte[0])
);
defparam ram_ram_0_0_RNIJUGP.INIT=8'hD8;
// @38:68
  CFG3 full_r_RNINVQ11 (
	.A(we_i),
	.B(Uart3TxFifoFull),
	.C(empty_r_RNI7Q1N_Y),
	.Y(N_1356_i)
);
defparam full_r_RNINVQ11.INIT=8'h2D;
// @38:89
  CFG2 empty_r_RNI7Q1N_0 (
	.A(Uart3TxFifoEmpty),
	.B(re_i),
	.Y(counter_r_0)
);
defparam empty_r_RNI7Q1N_0.INIT=4'h4;
// @38:60
  CFG2 do_write (
	.A(Uart3TxFifoFull),
	.B(we_i),
	.Y(do_write_Z)
);
defparam do_write.INIT=4'h4;
// @38:82
  CFG4 \update.un7_counter_r_0_a2_5  (
	.A(counter_r_Z[6]),
	.B(counter_r_Z[5]),
	.C(counter_r_Z[2]),
	.D(counter_r_Z[1]),
	.Y(un7_counter_r_0_a2_5)
);
defparam \update.un7_counter_r_0_a2_5 .INIT=16'h0001;
// @38:82
  CFG4 \update.un7_counter_r_0_a2_4  (
	.A(counter_r_Z[10]),
	.B(counter_r_Z[9]),
	.C(counter_r_Z[8]),
	.D(counter_r_Z[7]),
	.Y(un7_counter_r_0_a2_4)
);
defparam \update.un7_counter_r_0_a2_4 .INIT=16'h0001;
// @38:89
  CFG4 \update.un16_counter_r_0_a2_7  (
	.A(counter_r_Z[6]),
	.B(counter_r_Z[4]),
	.C(counter_r_Z[3]),
	.D(counter_r_Z[1]),
	.Y(un16_counter_r_0_a2_7)
);
defparam \update.un16_counter_r_0_a2_7 .INIT=16'h8000;
// @38:89
  CFG4 \update.un16_counter_r_0_a2_6  (
	.A(counter_r_Z[9]),
	.B(counter_r_Z[7]),
	.C(counter_r_Z[2]),
	.D(counter_r_Z[0]),
	.Y(un16_counter_r_0_a2_6)
);
defparam \update.un16_counter_r_0_a2_6 .INIT=16'h8000;
// @38:89
  CFG4 \update.un16_counter_r_0_a2_0_6  (
	.A(counter_r_Z[9]),
	.B(counter_r_Z[4]),
	.C(counter_r_Z[3]),
	.D(counter_r_Z[1]),
	.Y(un16_counter_r_0_a2_0_6)
);
defparam \update.un16_counter_r_0_a2_0_6 .INIT=16'h0001;
// @38:89
  CFG4 \update.un16_counter_r_0_a2_0_5  (
	.A(counter_r_Z[8]),
	.B(counter_r_Z[7]),
	.C(counter_r_Z[2]),
	.D(counter_r_Z[0]),
	.Y(un16_counter_r_0_a2_0_5)
);
defparam \update.un16_counter_r_0_a2_0_5 .INIT=16'h0001;
// @38:89
  CFG3 \update.un16_counter_r_0_a2_0_4  (
	.A(counter_r_Z[10]),
	.B(counter_r_Z[6]),
	.C(counter_r_Z[5]),
	.Y(un16_counter_r_0_a2_0_4)
);
defparam \update.un16_counter_r_0_a2_0_4 .INIT=8'h02;
// @38:89
  CFG4 \update.un16_counter_r_0_a2_9  (
	.A(counter_r_Z[5]),
	.B(un16_counter_r_0_a2_6),
	.C(counter_r_Z[10]),
	.D(counter_r_Z[8]),
	.Y(un16_counter_r_0_a2_9)
);
defparam \update.un16_counter_r_0_a2_9 .INIT=16'h0800;
// @38:82
  CFG4 \update.un7_counter_r_0_a2_7  (
	.A(counter_r_Z[4]),
	.B(counter_r_Z[3]),
	.C(un7_counter_r_0_a2_5),
	.D(un7_counter_r_0_a2_4),
	.Y(un7_counter_r_0_a2_7)
);
defparam \update.un7_counter_r_0_a2_7 .INIT=16'h1000;
// @38:89
  CFG4 \update.un16_counter_r_0_a2  (
	.A(un16_counter_r_0_a2_9),
	.B(un16_counter_r_0_a2_7),
	.C(empty_r_RNI7Q1N_Y),
	.D(do_write_Z),
	.Y(un16_counter_r_0_a2_0)
);
defparam \update.un16_counter_r_0_a2 .INIT=16'h8000;
// @38:82
  CFG4 \update.un7_counter_r_0_a2  (
	.A(un7_counter_r_0_a2_7),
	.B(empty_r_RNI7Q1N_Y),
	.C(counter_r_Z[0]),
	.D(do_write_Z),
	.Y(un7_counter_r)
);
defparam \update.un7_counter_r_0_a2 .INIT=16'h0A2A;
// @38:89
  CFG4 \update.un16_counter_r_0  (
	.A(un16_counter_r_0_a2_0_6),
	.B(un16_counter_r_0_a2_0_4),
	.C(un16_counter_r_0_a2_0),
	.D(un16_counter_r_0_a2_0_5),
	.Y(un16_counter_r)
);
defparam \update.un16_counter_r_0 .INIT=16'hF8F0;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* fifo_8_10_1_6 */

module gated_fifo_8_10_1_6 (
  OutgoingTxByte,
  Uart3TxFifoData,
  Uart3TxFifoEmpty,
  Uart3TxFifoFull,
  FifoReadAck,
  ReadStrobe,
  WriteUart3,
  FCCC_C0_0_GL1,
  Uart3FifoReset_i_arst_i
)
;
output [7:0] OutgoingTxByte ;
input [7:0] Uart3TxFifoData ;
output Uart3TxFifoEmpty ;
output Uart3TxFifoFull ;
output FifoReadAck ;
input ReadStrobe ;
input WriteUart3 ;
input FCCC_C0_0_GL1 ;
input Uart3FifoReset_i_arst_i ;
wire Uart3TxFifoEmpty ;
wire Uart3TxFifoFull ;
wire FifoReadAck ;
wire ReadStrobe ;
wire WriteUart3 ;
wire FCCC_C0_0_GL1 ;
wire Uart3FifoReset_i_arst_i ;
wire we_i_Z ;
wire VCC ;
wire Last_wone_i_0_sqmuxa_Z ;
wire GND ;
wire re_i_Z ;
wire Last_rone_i_0_sqmuxa_Z ;
wire Last_wone_i_Z ;
wire Last_rone_i_Z ;
wire r_ack_1_sqmuxa_i_Z ;
wire r_ack_i ;
// @45:86
  SLE we_i (
	.Q(we_i_Z),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(Last_wone_i_0_sqmuxa_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:86
  SLE re_i (
	.Q(re_i_Z),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(Last_rone_i_0_sqmuxa_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:86
  SLE Last_wone_i (
	.Q(Last_wone_i_Z),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(WriteUart3),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:86
  SLE Last_rone_i (
	.Q(Last_rone_i_Z),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ReadStrobe),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:86
  SLE r_ack (
	.Q(FifoReadAck),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ReadStrobe),
	.EN(r_ack_1_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:178
  CFG2 Last_wone_i_0_sqmuxa (
	.A(WriteUart3),
	.B(Last_wone_i_Z),
	.Y(Last_wone_i_0_sqmuxa_Z)
);
defparam Last_wone_i_0_sqmuxa.INIT=4'h2;
// @45:145
  CFG2 Last_rone_i_0_sqmuxa (
	.A(ReadStrobe),
	.B(Last_rone_i_Z),
	.Y(Last_rone_i_0_sqmuxa_Z)
);
defparam Last_rone_i_0_sqmuxa.INIT=4'h2;
// @45:86
  CFG2 r_ack_1_sqmuxa_i (
	.A(ReadStrobe),
	.B(r_ack_i),
	.Y(r_ack_1_sqmuxa_i_Z)
);
defparam r_ack_1_sqmuxa_i.INIT=4'hD;
  fifo_8_10_1_6 fifo_i (
	.Uart3TxFifoData(Uart3TxFifoData[7:0]),
	.OutgoingTxByte(OutgoingTxByte[7:0]),
	.we_i(we_i_Z),
	.re_i(re_i_Z),
	.r_ack_i(r_ack_i),
	.Uart3TxFifoFull(Uart3TxFifoFull),
	.Uart3TxFifoEmpty(Uart3TxFifoEmpty),
	.Uart3FifoReset_i_arst_i(Uart3FifoReset_i_arst_i),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* gated_fifo_8_10_1_6 */

module UartTxFifoExtClk_10_1 (
  Uart3TxFifoData,
  WriteUart3,
  Uart3TxFifoFull,
  Txd3_c,
  UartTxClk3,
  Uart3TxFifoEmpty,
  Uart3FifoReset_i_arst_i,
  Uart3FifoReset_i_data_i,
  FCCC_C0_0_GL1
)
;
input [7:0] Uart3TxFifoData ;
input WriteUart3 ;
output Uart3TxFifoFull ;
output Txd3_c ;
input UartTxClk3 ;
output Uart3TxFifoEmpty ;
input Uart3FifoReset_i_arst_i ;
input Uart3FifoReset_i_data_i ;
input FCCC_C0_0_GL1 ;
wire WriteUart3 ;
wire Uart3TxFifoFull ;
wire Txd3_c ;
wire UartTxClk3 ;
wire Uart3TxFifoEmpty ;
wire Uart3FifoReset_i_arst_i ;
wire Uart3FifoReset_i_data_i ;
wire FCCC_C0_0_GL1 ;
wire [1:0] CurrentState_Z;
wire [0:0] CurrentState_i;
wire [1:0] NextState_Z;
wire [7:0] OutgoingTxByte;
wire VCC ;
wire GND ;
wire StartTx_Z ;
wire readstrobe13 ;
wire un1_readstrobe12_i ;
wire ReadStrobe_Z ;
wire N_1337_i ;
wire un1_readstrobe11_1_i_x2_0 ;
wire un1_NextState_1_sqmuxa_i_0_0 ;
wire un1_NextState_1_sqmuxa_i_0_1_Z ;
wire TxInProgress ;
wire FifoReadAck ;
wire StartTx_i ;
wire TxInProgress_i_i ;
  CFG1 \NextState_RNO[0]  (
	.A(CurrentState_Z[0]),
	.Y(CurrentState_i[0])
);
defparam \NextState_RNO[0] .INIT=2'h1;
// @47:205
  SLE \CurrentState[0]  (
	.Q(CurrentState_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(NextState_Z[0]),
	.EN(Uart3FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:205
(* cdc_synchronizer=1 *)  SLE StartTx (
	.Q(StartTx_Z),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(readstrobe13),
	.EN(un1_readstrobe12_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:205
  SLE ReadStrobe (
	.Q(ReadStrobe_Z),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(CurrentState_Z[0]),
	.EN(N_1337_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:205
  SLE \NextState[1]  (
	.Q(NextState_Z[1]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_readstrobe11_1_i_x2_0),
	.EN(un1_NextState_1_sqmuxa_i_0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:205
  SLE \NextState[0]  (
	.Q(NextState_Z[0]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(CurrentState_i[0]),
	.EN(un1_NextState_1_sqmuxa_i_0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:205
  SLE \CurrentState[1]  (
	.Q(CurrentState_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(NextState_Z[1]),
	.EN(Uart3FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:217
  CFG3 un1_NextState_1_sqmuxa_i_0 (
	.A(CurrentState_Z[1]),
	.B(un1_NextState_1_sqmuxa_i_0_1_Z),
	.C(TxInProgress),
	.Y(un1_NextState_1_sqmuxa_i_0_0)
);
defparam un1_NextState_1_sqmuxa_i_0.INIT=8'h86;
// @47:217
  CFG4 un1_NextState_1_sqmuxa_i_0_1 (
	.A(CurrentState_Z[0]),
	.B(Uart3TxFifoEmpty),
	.C(FifoReadAck),
	.D(CurrentState_Z[1]),
	.Y(un1_NextState_1_sqmuxa_i_0_1_Z)
);
defparam un1_NextState_1_sqmuxa_i_0_1.INIT=16'h551B;
// @47:217
  CFG2 un1_readstrobe11_1_i_x2 (
	.A(CurrentState_Z[0]),
	.B(CurrentState_Z[1]),
	.Y(un1_readstrobe11_1_i_x2_0)
);
defparam un1_readstrobe11_1_i_x2.INIT=4'h6;
// @47:247
  CFG2 readstrobe13_0_a2 (
	.A(CurrentState_Z[0]),
	.B(CurrentState_Z[1]),
	.Y(readstrobe13)
);
defparam readstrobe13_0_a2.INIT=4'h4;
// @47:205
  CFG3 ReadStrobe_RNO (
	.A(FifoReadAck),
	.B(CurrentState_Z[1]),
	.C(CurrentState_Z[0]),
	.Y(N_1337_i)
);
defparam ReadStrobe_RNO.INIT=8'h1B;
// @47:205
  CFG3 StartTx_RNO (
	.A(FifoReadAck),
	.B(CurrentState_Z[1]),
	.C(CurrentState_Z[0]),
	.Y(un1_readstrobe12_i)
);
defparam StartTx_RNO.INIT=8'hCB;
// @47:162
  IBufP2Ports_16_11 IBufStartTx (
	.StartTx_i(StartTx_i),
	.StartTx(StartTx_Z),
	.UartTxClk3(UartTxClk3)
);
// @47:170
  UartTx_3 UartTxUart (
	.OutgoingTxByte(OutgoingTxByte[7:0]),
	.StartTx_i(StartTx_i),
	.TxInProgress_i_i(TxInProgress_i_i),
	.UartTxClk3(UartTxClk3),
	.Uart3FifoReset_i_arst_i(Uart3FifoReset_i_arst_i),
	.Txd3_c(Txd3_c)
);
// @47:182
  IBufP2Ports_0_11 IBufTxInProgress_i (
	.TxInProgress(TxInProgress),
	.TxInProgress_i_i(TxInProgress_i_i),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1)
);
  gated_fifo_8_10_1_6 UartTxFifo (
	.OutgoingTxByte(OutgoingTxByte[7:0]),
	.Uart3TxFifoData(Uart3TxFifoData[7:0]),
	.Uart3TxFifoEmpty(Uart3TxFifoEmpty),
	.Uart3TxFifoFull(Uart3TxFifoFull),
	.FifoReadAck(FifoReadAck),
	.ReadStrobe(ReadStrobe_Z),
	.WriteUart3(WriteUart3),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1),
	.Uart3FifoReset_i_arst_i(Uart3FifoReset_i_arst_i)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UartTxFifoExtClk_10_1 */

module VariableClockDividerPorts_work_main_architecture_main_0layer1_0 (
  FCCC_C0_0_GL1,
  shot_i_arst_i,
  UartClkLab
)
;
input FCCC_C0_0_GL1 ;
input shot_i_arst_i ;
output UartClkLab ;
wire FCCC_C0_0_GL1 ;
wire shot_i_arst_i ;
wire UartClkLab ;
wire clko_i_3 ;
wire clko_i_i_i ;
wire VCC ;
wire GND ;
  CLKINT clko_i_inferred_clock_RNIJLCC (
	.Y(UartClkLab),
	.A(clko_i_3)
);
  CFG1 clko_i_RNO (
	.A(clko_i_3),
	.Y(clko_i_i_i)
);
defparam clko_i_RNO.INIT=2'h1;
// @32:57
  SLE clko_i (
	.Q(clko_i_3),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(clko_i_i_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
//@51:2189
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* VariableClockDividerPorts_work_main_architecture_main_0layer1_0 */

module ClockDividerPorts_work_main_architecture_main_0layer1_0 (
  SUM_0_0_0,
  ClkDiv_3,
  SUM_1_0_0,
  ClkDiv_2,
  SUM_2_0_0,
  ClkDiv_1,
  SUM_3_0_0,
  ClkDiv_0,
  SUM_0_0_d0,
  SUM_1_0_d0,
  SUM_2_0_d0,
  SUM_3_0_d0,
  CO0_0,
  CO0_1,
  CO0_2,
  CO0_3,
  UartClkLab,
  shot_i_arst_i,
  UartTxClkLab
)
;
output SUM_0_0_0 ;
input [2:1] ClkDiv_3 ;
output SUM_1_0_0 ;
input [2:1] ClkDiv_2 ;
output SUM_2_0_0 ;
input [2:1] ClkDiv_1 ;
output SUM_3_0_0 ;
input [2:1] ClkDiv_0 ;
output SUM_0_0_d0 ;
output SUM_1_0_d0 ;
output SUM_2_0_d0 ;
output SUM_3_0_d0 ;
input CO0_0 ;
input CO0_1 ;
input CO0_2 ;
input CO0_3 ;
input UartClkLab ;
input shot_i_arst_i ;
output UartTxClkLab ;
wire SUM_0_0_0 ;
wire SUM_1_0_0 ;
wire SUM_2_0_0 ;
wire SUM_3_0_0 ;
wire SUM_0_0_d0 ;
wire SUM_1_0_d0 ;
wire SUM_2_0_d0 ;
wire SUM_3_0_d0 ;
wire CO0_0 ;
wire CO0_1 ;
wire CO0_2 ;
wire CO0_3 ;
wire UartClkLab ;
wire shot_i_arst_i ;
wire UartTxClkLab ;
wire [2:1] ClkDiv_Z;
wire [2:2] SUM_4;
wire [1:1] SUM;
wire div_i_3 ;
wire CO0 ;
wire CO0_i ;
wire VCC ;
wire N_807_i ;
wire GND ;
  CLKINT div_i_inferred_clock_RNIPSK3 (
	.Y(UartTxClkLab),
	.A(div_i_3)
);
  CFG1 \ClkDiv_RNO[0]  (
	.A(CO0),
	.Y(CO0_i)
);
defparam \ClkDiv_RNO[0] .INIT=2'h1;
// @40:55
  SLE div_i (
	.Q(div_i_3),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(UartClkLab),
	.D(N_807_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:55
  SLE \ClkDiv[2]  (
	.Q(ClkDiv_Z[2]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(UartClkLab),
	.D(SUM_4[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:55
  SLE \ClkDiv[1]  (
	.Q(ClkDiv_Z[1]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(UartClkLab),
	.D(SUM[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:55
  SLE \ClkDiv[0]  (
	.Q(CO0),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(UartClkLab),
	.D(CO0_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:55
  CFG4 div_i_RNO (
	.A(CO0),
	.B(div_i_3),
	.C(ClkDiv_Z[2]),
	.D(ClkDiv_Z[1]),
	.Y(N_807_i)
);
defparam div_i_RNO.INIT=16'h6CCC;
// @40:67
  CFG2 \un2_clkdiv_1.SUM_3[1]  (
	.A(CO0_3),
	.B(ClkDiv_0[1]),
	.Y(SUM_3_0_d0)
);
defparam \un2_clkdiv_1.SUM_3[1] .INIT=4'h6;
// @40:67
  CFG2 \un2_clkdiv_1.SUM_2[1]  (
	.A(CO0_2),
	.B(ClkDiv_1[1]),
	.Y(SUM_2_0_d0)
);
defparam \un2_clkdiv_1.SUM_2[1] .INIT=4'h6;
// @40:67
  CFG2 \un2_clkdiv_1.SUM_1[1]  (
	.A(CO0_1),
	.B(ClkDiv_2[1]),
	.Y(SUM_1_0_d0)
);
defparam \un2_clkdiv_1.SUM_1[1] .INIT=4'h6;
// @40:67
  CFG2 \un2_clkdiv_1.SUM_0[1]  (
	.A(CO0_0),
	.B(ClkDiv_3[1]),
	.Y(SUM_0_0_d0)
);
defparam \un2_clkdiv_1.SUM_0[1] .INIT=4'h6;
// @40:67
  CFG2 \un2_clkdiv_1.SUM[1]  (
	.A(CO0),
	.B(ClkDiv_Z[1]),
	.Y(SUM[1])
);
defparam \un2_clkdiv_1.SUM[1] .INIT=4'h6;
// @40:67
  CFG3 \un2_clkdiv_1.SUM_3[2]  (
	.A(ClkDiv_0[2]),
	.B(ClkDiv_0[1]),
	.C(CO0_3),
	.Y(SUM_3_0_0)
);
defparam \un2_clkdiv_1.SUM_3[2] .INIT=8'h6A;
// @40:67
  CFG3 \un2_clkdiv_1.SUM_2[2]  (
	.A(ClkDiv_1[2]),
	.B(ClkDiv_1[1]),
	.C(CO0_2),
	.Y(SUM_2_0_0)
);
defparam \un2_clkdiv_1.SUM_2[2] .INIT=8'h6A;
// @40:67
  CFG3 \un2_clkdiv_1.SUM_1[2]  (
	.A(ClkDiv_2[2]),
	.B(ClkDiv_2[1]),
	.C(CO0_1),
	.Y(SUM_1_0_0)
);
defparam \un2_clkdiv_1.SUM_1[2] .INIT=8'h6A;
// @40:67
  CFG3 \un2_clkdiv_1.SUM_0[2]  (
	.A(ClkDiv_3[2]),
	.B(ClkDiv_3[1]),
	.C(CO0_0),
	.Y(SUM_0_0_0)
);
defparam \un2_clkdiv_1.SUM_0[2] .INIT=8'h6A;
// @40:67
  CFG3 \un2_clkdiv_1.SUM[2]  (
	.A(ClkDiv_Z[2]),
	.B(ClkDiv_Z[1]),
	.C(CO0),
	.Y(SUM_4[2])
);
defparam \un2_clkdiv_1.SUM[2] .INIT=8'h6A;
//@51:2221
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* ClockDividerPorts_work_main_architecture_main_0layer1_0 */

module IBufP3Ports_8_3 (
  TxdLab_c,
  FCCC_C0_0_GL1,
  RxdLab_i
)
;
input TxdLab_c ;
input FCCC_C0_0_GL1 ;
output RxdLab_i ;
wire TxdLab_c ;
wire FCCC_C0_0_GL1 ;
wire RxdLab_i ;
wire VCC ;
wire Temp2_6 ;
wire GND ;
wire Temp1_6 ;
// @31:48
(* cdc_synchronizer=1 *)  SLE O (
	.Q(RxdLab_i),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(Temp2_6),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:48
  SLE Temp2 (
	.Q(Temp2_6),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(Temp1_6),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:48
  SLE Temp1 (
	.Q(Temp1_6),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(TxdLab_c),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP3Ports_8_3 */

module IBufP2Ports_0_4 (
  Rxd_i,
  RxdLab_i,
  UartClkLab
)
;
output Rxd_i ;
input RxdLab_i ;
input UartClkLab ;
wire Rxd_i ;
wire RxdLab_i ;
wire UartClkLab ;
wire Temp1_Z ;
wire VCC ;
wire GND ;
// @30:47
(* cdc_synchronizer=1 *)  SLE Temp1 (
	.Q(Temp1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClkLab),
	.D(RxdLab_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:47
(* cdc_synchronizer=1 *)  SLE O (
	.Q(Rxd_i),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClkLab),
	.D(Temp1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP2Ports_0_4 */

module UartRxRaw_4 (
  RxData,
  UartLabFifoReset_i,
  UartLabFifoReset_i_data_i,
  Rxd_i,
  UartClkLab,
  UartLabFifoReset_i_arst_i,
  RxComplete
)
;
output [7:0] RxData ;
input UartLabFifoReset_i ;
input UartLabFifoReset_i_data_i ;
input Rxd_i ;
input UartClkLab ;
input UartLabFifoReset_i_arst_i ;
output RxComplete ;
wire UartLabFifoReset_i ;
wire UartLabFifoReset_i_data_i ;
wire Rxd_i ;
wire UartClkLab ;
wire UartLabFifoReset_i_arst_i ;
wire RxComplete ;
wire [7:0] RReg_Z;
wire [3:0] bitpos_Z;
wire [3:1] bitpos_10;
wire [2:2] SUM_3;
wire [0:0] bitpos_10_Z;
wire [3:0] samplecnt_Z;
wire [0:0] bitpos_10_1_Z;
wire VCC ;
wire RxAv_5 ;
wire un1_enable_i ;
wire GND ;
wire RReg_9 ;
wire DataO_0_sqmuxa_1_Z ;
wire RReg_16 ;
wire RReg_15 ;
wire RReg_14 ;
wire RReg_13 ;
wire RReg_12 ;
wire RReg_11 ;
wire RReg_10 ;
wire N_5 ;
wire N_4 ;
wire N_3 ;
wire CO0_i ;
wire un18_enable ;
wire un11_enable ;
wire bitpos_3_sqmuxa_Z ;
wire bitpos_4_sqmuxa_1_Z ;
wire bitpos_0_sqmuxa ;
wire bitpos_1_sqmuxa ;
wire un1_bitpos_1_sqmuxa_Z ;
wire un21_enable ;
wire bitpos_10_sm0 ;
wire CO2 ;
wire RReg_0_sqmuxa_3_Z ;
wire RReg_0_sqmuxa_2_Z ;
wire un1_N_8_mux ;
wire CO0 ;
wire RReg_0_sqmuxa_Z ;
// @37:61
  SLE RxAv (
	.Q(RxComplete),
	.ADn(VCC),
	.ALn(UartLabFifoReset_i_arst_i),
	.CLK(UartClkLab),
	.D(RxAv_5),
	.EN(un1_enable_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:61
  SLE \RReg[0]  (
	.Q(RReg_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClkLab),
	.D(Rxd_i),
	.EN(RReg_9),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:61
  SLE \DataO[7]  (
	.Q(RxData[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClkLab),
	.D(RReg_Z[7]),
	.EN(DataO_0_sqmuxa_1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:61
  SLE \DataO[6]  (
	.Q(RxData[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClkLab),
	.D(RReg_Z[6]),
	.EN(DataO_0_sqmuxa_1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:61
  SLE \DataO[5]  (
	.Q(RxData[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClkLab),
	.D(RReg_Z[5]),
	.EN(DataO_0_sqmuxa_1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:61
  SLE \DataO[4]  (
	.Q(RxData[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClkLab),
	.D(RReg_Z[4]),
	.EN(DataO_0_sqmuxa_1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:61
  SLE \DataO[3]  (
	.Q(RxData[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClkLab),
	.D(RReg_Z[3]),
	.EN(DataO_0_sqmuxa_1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:61
  SLE \DataO[2]  (
	.Q(RxData[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClkLab),
	.D(RReg_Z[2]),
	.EN(DataO_0_sqmuxa_1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:61
  SLE \DataO[1]  (
	.Q(RxData[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClkLab),
	.D(RReg_Z[1]),
	.EN(DataO_0_sqmuxa_1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:61
  SLE \DataO[0]  (
	.Q(RxData[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClkLab),
	.D(RReg_Z[0]),
	.EN(DataO_0_sqmuxa_1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:61
  SLE \RReg[7]  (
	.Q(RReg_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClkLab),
	.D(Rxd_i),
	.EN(RReg_16),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:61
  SLE \RReg[6]  (
	.Q(RReg_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClkLab),
	.D(Rxd_i),
	.EN(RReg_15),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:61
  SLE \RReg[5]  (
	.Q(RReg_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClkLab),
	.D(Rxd_i),
	.EN(RReg_14),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:61
  SLE \RReg[4]  (
	.Q(RReg_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClkLab),
	.D(Rxd_i),
	.EN(RReg_13),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:61
  SLE \RReg[3]  (
	.Q(RReg_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClkLab),
	.D(Rxd_i),
	.EN(RReg_12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:61
  SLE \RReg[2]  (
	.Q(RReg_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClkLab),
	.D(Rxd_i),
	.EN(RReg_11),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:61
  SLE \RReg[1]  (
	.Q(RReg_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClkLab),
	.D(Rxd_i),
	.EN(RReg_10),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:61
  SLE \bitpos[3]  (
	.Q(bitpos_Z[3]),
	.ADn(VCC),
	.ALn(UartLabFifoReset_i_arst_i),
	.CLK(UartClkLab),
	.D(bitpos_10[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:61
  SLE \bitpos[2]  (
	.Q(bitpos_Z[2]),
	.ADn(VCC),
	.ALn(UartLabFifoReset_i_arst_i),
	.CLK(UartClkLab),
	.D(SUM_3[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:61
  SLE \bitpos[1]  (
	.Q(bitpos_Z[1]),
	.ADn(VCC),
	.ALn(UartLabFifoReset_i_arst_i),
	.CLK(UartClkLab),
	.D(bitpos_10[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:61
  SLE \bitpos[0]  (
	.Q(bitpos_Z[0]),
	.ADn(VCC),
	.ALn(UartLabFifoReset_i_arst_i),
	.CLK(UartClkLab),
	.D(bitpos_10_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:61
  SLE \samplecnt[3]  (
	.Q(samplecnt_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClkLab),
	.D(N_5),
	.EN(UartLabFifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:61
  SLE \samplecnt[2]  (
	.Q(samplecnt_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClkLab),
	.D(N_4),
	.EN(UartLabFifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:61
  SLE \samplecnt[1]  (
	.Q(samplecnt_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClkLab),
	.D(N_3),
	.EN(UartLabFifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:61
  SLE \samplecnt[0]  (
	.Q(samplecnt_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClkLab),
	.D(CO0_i),
	.EN(UartLabFifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:66
  CFG4 bitpos_3_sqmuxa (
	.A(Rxd_i),
	.B(un18_enable),
	.C(un11_enable),
	.D(RxAv_5),
	.Y(bitpos_3_sqmuxa_Z)
);
defparam bitpos_3_sqmuxa.INIT=16'hF400;
// @37:65
  CFG4 \bitpos_10[0]  (
	.A(bitpos_Z[0]),
	.B(bitpos_4_sqmuxa_1_Z),
	.C(bitpos_0_sqmuxa),
	.D(bitpos_10_1_Z[0]),
	.Y(bitpos_10_Z[0])
);
defparam \bitpos_10[0] .INIT=16'hF6F0;
// @37:65
  CFG4 \bitpos_10_1[0]  (
	.A(bitpos_1_sqmuxa),
	.B(un1_bitpos_1_sqmuxa_Z),
	.C(un21_enable),
	.D(bitpos_10_sm0),
	.Y(bitpos_10_1_Z[0])
);
defparam \bitpos_10_1[0] .INIT=16'h050C;
// @37:97
  CFG2 \RxProc.un29_enable_1.CO2  (
	.A(bitpos_Z[1]),
	.B(bitpos_Z[2]),
	.Y(CO2)
);
defparam \RxProc.un29_enable_1.CO2 .INIT=4'h1;
// @37:97
  CFG2 RReg_0_sqmuxa_3 (
	.A(samplecnt_Z[1]),
	.B(samplecnt_Z[2]),
	.Y(RReg_0_sqmuxa_3_Z)
);
defparam RReg_0_sqmuxa_3.INIT=4'h8;
// @37:66
  CFG3 bitpos_4_sqmuxa_1 (
	.A(samplecnt_Z[3]),
	.B(samplecnt_Z[0]),
	.C(RReg_0_sqmuxa_3_Z),
	.Y(bitpos_4_sqmuxa_1_Z)
);
defparam bitpos_4_sqmuxa_1.INIT=8'h80;
// @37:82
  CFG4 \RxProc.un11_enable_1.CO3  (
	.A(samplecnt_Z[3]),
	.B(samplecnt_Z[2]),
	.C(samplecnt_Z[0]),
	.D(samplecnt_Z[1]),
	.Y(un11_enable)
);
defparam \RxProc.un11_enable_1.CO3 .INIT=16'h0111;
// @37:81
  CFG4 \bitpos_RNIEKA7[3]  (
	.A(bitpos_Z[3]),
	.B(bitpos_Z[2]),
	.C(bitpos_Z[1]),
	.D(bitpos_Z[0]),
	.Y(RxAv_5)
);
defparam \bitpos_RNIEKA7[3] .INIT=16'h0020;
// @37:67
  CFG4 \RxProc.un3_enable  (
	.A(bitpos_Z[3]),
	.B(bitpos_Z[2]),
	.C(bitpos_Z[1]),
	.D(bitpos_Z[0]),
	.Y(bitpos_1_sqmuxa)
);
defparam \RxProc.un3_enable .INIT=16'h0001;
// @37:89
  CFG4 \RxProc.un18_enable_1.CO3  (
	.A(samplecnt_Z[3]),
	.B(samplecnt_Z[2]),
	.C(samplecnt_Z[0]),
	.D(samplecnt_Z[1]),
	.Y(un18_enable)
);
defparam \RxProc.un18_enable_1.CO3 .INIT=16'h777F;
// @37:97
  CFG4 RReg_0_sqmuxa_2 (
	.A(UartLabFifoReset_i),
	.B(samplecnt_Z[3]),
	.C(samplecnt_Z[0]),
	.D(RReg_0_sqmuxa_3_Z),
	.Y(RReg_0_sqmuxa_2_Z)
);
defparam RReg_0_sqmuxa_2.INIT=16'h1000;
// @37:65
  CFG4 \bitpos_10_iv_RNO[3]  (
	.A(bitpos_Z[0]),
	.B(bitpos_4_sqmuxa_1_Z),
	.C(bitpos_Z[2]),
	.D(bitpos_Z[1]),
	.Y(un1_N_8_mux)
);
defparam \bitpos_10_iv_RNO[3] .INIT=16'h8000;
// @37:65
  CFG2 bitpos_10_m2s2 (
	.A(un21_enable),
	.B(bitpos_1_sqmuxa),
	.Y(bitpos_10_sm0)
);
defparam bitpos_10_m2s2.INIT=4'hD;
// @37:68
  CFG2 samplecnt_0_sqmuxa (
	.A(bitpos_1_sqmuxa),
	.B(Rxd_i),
	.Y(bitpos_0_sqmuxa)
);
defparam samplecnt_0_sqmuxa.INIT=4'h2;
// @37:66
  CFG2 \RxProc.un21_enable  (
	.A(RxAv_5),
	.B(bitpos_1_sqmuxa),
	.Y(un21_enable)
);
defparam \RxProc.un21_enable .INIT=4'hE;
// @37:83
  CFG4 DataO_0_sqmuxa_1 (
	.A(un11_enable),
	.B(RxAv_5),
	.C(UartLabFifoReset_i),
	.D(Rxd_i),
	.Y(DataO_0_sqmuxa_1_Z)
);
defparam DataO_0_sqmuxa_1.INIT=16'h0400;
// @37:104
  CFG3 \un1_bitpos_1_1.CO0  (
	.A(bitpos_4_sqmuxa_1_Z),
	.B(un21_enable),
	.C(bitpos_Z[0]),
	.Y(CO0)
);
defparam \un1_bitpos_1_1.CO0 .INIT=8'h20;
// @37:66
  CFG3 un1_bitpos_1_sqmuxa (
	.A(un11_enable),
	.B(Rxd_i),
	.C(un18_enable),
	.Y(un1_bitpos_1_sqmuxa_Z)
);
defparam un1_bitpos_1_sqmuxa.INIT=8'hBA;
// @37:97
  CFG4 RReg_0_sqmuxa (
	.A(CO2),
	.B(bitpos_Z[3]),
	.C(un21_enable),
	.D(RReg_0_sqmuxa_2_Z),
	.Y(RReg_0_sqmuxa_Z)
);
defparam RReg_0_sqmuxa.INIT=16'h0D00;
// @37:111
  CFG3 \samplecnt_RNO[1]  (
	.A(samplecnt_Z[1]),
	.B(samplecnt_Z[0]),
	.C(bitpos_0_sqmuxa),
	.Y(N_3)
);
defparam \samplecnt_RNO[1] .INIT=8'h06;
// @37:61
  CFG2 \samplecnt_RNO[0]  (
	.A(bitpos_0_sqmuxa),
	.B(samplecnt_Z[0]),
	.Y(CO0_i)
);
defparam \samplecnt_RNO[0] .INIT=4'hB;
// @37:61
  CFG3 RReg_15_0 (
	.A(bitpos_Z[0]),
	.B(CO2),
	.C(RReg_0_sqmuxa_Z),
	.Y(RReg_15)
);
defparam RReg_15_0.INIT=8'h40;
// @37:61
  CFG4 RReg_11_0 (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[1]),
	.C(bitpos_Z[0]),
	.D(RReg_0_sqmuxa_Z),
	.Y(RReg_11)
);
defparam RReg_11_0.INIT=16'h0200;
// @37:65
  CFG4 \bitpos_10_iv[3]  (
	.A(un1_N_8_mux),
	.B(un21_enable),
	.C(bitpos_Z[3]),
	.D(bitpos_3_sqmuxa_Z),
	.Y(bitpos_10[3])
);
defparam \bitpos_10_iv[3] .INIT=16'hFF12;
// @37:104
  CFG3 \un1_bitpos_1_1.SUM[2]  (
	.A(bitpos_Z[1]),
	.B(CO0),
	.C(bitpos_Z[2]),
	.Y(SUM_3[2])
);
defparam \un1_bitpos_1_1.SUM[2] .INIT=8'h78;
// @37:111
  CFG4 \samplecnt_RNO[2]  (
	.A(samplecnt_Z[2]),
	.B(samplecnt_Z[1]),
	.C(samplecnt_Z[0]),
	.D(bitpos_0_sqmuxa),
	.Y(N_4)
);
defparam \samplecnt_RNO[2] .INIT=16'h006A;
// @37:111
  CFG4 \samplecnt_RNO[3]  (
	.A(samplecnt_Z[0]),
	.B(samplecnt_Z[3]),
	.C(bitpos_0_sqmuxa),
	.D(RReg_0_sqmuxa_3_Z),
	.Y(N_5)
);
defparam \samplecnt_RNO[3] .INIT=16'h060C;
// @37:61
  CFG4 RxAv_RNO (
	.A(un11_enable),
	.B(Rxd_i),
	.C(RxAv_5),
	.D(bitpos_1_sqmuxa),
	.Y(un1_enable_i)
);
defparam RxAv_RNO.INIT=16'h004F;
// @37:65
  CFG4 \bitpos_10_m2[1]  (
	.A(bitpos_10_sm0),
	.B(CO0),
	.C(bitpos_Z[1]),
	.D(un1_bitpos_1_sqmuxa_Z),
	.Y(bitpos_10[1])
);
defparam \bitpos_10_m2[1] .INIT=16'h7D28;
// @37:61
  CFG4 RReg_14_0 (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[1]),
	.C(bitpos_Z[0]),
	.D(RReg_0_sqmuxa_Z),
	.Y(RReg_14)
);
defparam RReg_14_0.INIT=16'h8000;
// @37:61
  CFG4 RReg_13_0 (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[1]),
	.C(bitpos_Z[0]),
	.D(RReg_0_sqmuxa_Z),
	.Y(RReg_13)
);
defparam RReg_13_0.INIT=16'h0800;
// @37:61
  CFG4 RReg_12_0 (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[1]),
	.C(bitpos_Z[0]),
	.D(RReg_0_sqmuxa_Z),
	.Y(RReg_12)
);
defparam RReg_12_0.INIT=16'h2000;
// @37:61
  CFG4 RReg_10_0 (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[1]),
	.C(bitpos_Z[0]),
	.D(RReg_0_sqmuxa_Z),
	.Y(RReg_10)
);
defparam RReg_10_0.INIT=16'h4000;
// @37:61
  CFG4 RReg_9_0 (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[1]),
	.C(bitpos_Z[0]),
	.D(RReg_0_sqmuxa_Z),
	.Y(RReg_9)
);
defparam RReg_9_0.INIT=16'h0400;
// @37:61
  CFG3 RReg_16_0 (
	.A(bitpos_Z[0]),
	.B(CO2),
	.C(RReg_0_sqmuxa_Z),
	.Y(RReg_16)
);
defparam RReg_16_0.INIT=8'h80;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UartRxRaw_4 */

module UartRxExtClk_4 (
  RxData,
  RxComplete,
  UartLabFifoReset_i_arst_i,
  UartLabFifoReset_i_data_i,
  UartLabFifoReset_i,
  UartClkLab,
  RxdLab_i
)
;
output [7:0] RxData ;
output RxComplete ;
input UartLabFifoReset_i_arst_i ;
input UartLabFifoReset_i_data_i ;
input UartLabFifoReset_i ;
input UartClkLab ;
input RxdLab_i ;
wire RxComplete ;
wire UartLabFifoReset_i_arst_i ;
wire UartLabFifoReset_i_data_i ;
wire UartLabFifoReset_i ;
wire UartClkLab ;
wire RxdLab_i ;
wire Rxd_i ;
wire GND ;
wire VCC ;
// @44:79
  IBufP2Ports_0_4 ClkSyncRxd (
	.Rxd_i(Rxd_i),
	.RxdLab_i(RxdLab_i),
	.UartClkLab(UartClkLab)
);
// @44:88
  UartRxRaw_4 Uart (
	.RxData(RxData[7:0]),
	.UartLabFifoReset_i(UartLabFifoReset_i),
	.UartLabFifoReset_i_data_i(UartLabFifoReset_i_data_i),
	.Rxd_i(Rxd_i),
	.UartClkLab(UartClkLab),
	.UartLabFifoReset_i_arst_i(UartLabFifoReset_i_arst_i),
	.RxComplete(RxComplete)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UartRxExtClk_4 */

module IBufP2Ports_0_12 (
  Dbg1,
  RxComplete,
  FCCC_C0_0_GL1
)
;
output Dbg1 ;
input RxComplete ;
input FCCC_C0_0_GL1 ;
wire Dbg1 ;
wire RxComplete ;
wire FCCC_C0_0_GL1 ;
wire Temp1_Z ;
wire VCC ;
wire GND ;
// @30:47
  SLE Temp1 (
	.Q(Temp1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(RxComplete),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:47
  SLE O (
	.Q(Dbg1),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(Temp1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP2Ports_0_12 */

module fifo_8_10_1_7 (
  RxData,
  UartLabRxFifoCount,
  UartLabRxFifoData,
  we_i,
  re_i,
  UartLabFifoReset_i_data_i,
  UartLabRxFifoEmpty,
  UartLabFifoReset_i_arst_i,
  FCCC_C0_0_GL1,
  UartLabRxFifoFull
)
;
input [7:0] RxData ;
output [9:0] UartLabRxFifoCount ;
output [7:0] UartLabRxFifoData ;
input we_i ;
input re_i ;
input UartLabFifoReset_i_data_i ;
output UartLabRxFifoEmpty ;
input UartLabFifoReset_i_arst_i ;
input FCCC_C0_0_GL1 ;
output UartLabRxFifoFull ;
wire we_i ;
wire re_i ;
wire UartLabFifoReset_i_data_i ;
wire UartLabRxFifoEmpty ;
wire UartLabFifoReset_i_arst_i ;
wire FCCC_C0_0_GL1 ;
wire UartLabRxFifoFull ;
wire [9:0] raddr_r_Z;
wire [8:0] raddr_r_s;
wire [7:0] ram_ram_0_0_OLDA_Z;
wire [9:9] raddr_r_s_Z;
wire [9:0] waddr_r_Z;
wire [9:9] waddr_r_s_Z;
wire [8:0] waddr_r_s;
wire [10:0] counter_r_Z;
wire [10:0] counter_r_s;
wire [9:0] counter_r_cry;
wire [0:0] counter_r_RNI4PVT_Y;
wire [1:1] counter_r_RNIAG7D1_Y;
wire [2:2] counter_r_RNIH8FS1_Y;
wire [3:3] counter_r_RNIP1NB2_Y;
wire [4:4] counter_r_RNI2SUQ2_Y;
wire [5:5] counter_r_RNICN6A3_Y;
wire [6:6] counter_r_RNINJEP3_Y;
wire [7:7] counter_r_RNI3HM84_Y;
wire [8:8] counter_r_RNIGFUN4_Y;
wire [10:10] counter_r_RNO_FCO_7;
wire [10:10] counter_r_RNO_Y_7;
wire [9:9] counter_r_RNIUE675_Y;
wire [8:1] raddr_r_cry_Z;
wire [8:1] raddr_r_cry_Y_0;
wire [9:9] raddr_r_s_FCO_0;
wire [9:9] raddr_r_s_Y_0;
wire [8:0] waddr_r_cry_Z;
wire [0:0] waddr_r_cry_Y;
wire [8:1] waddr_r_cry_Y_0;
wire [9:9] waddr_r_s_FCO_0;
wire [9:9] waddr_r_s_Y_0;
wire [7:0] ram_ram_0_0_NEWA;
wire [8:8] ram_ram_0_0_A_DOUT_7;
wire [8:0] ram_ram_0_0_B_DOUT_7;
wire [0:0] counter_r_RNIELAK_Z;
wire UartLabRxFifoFull_i ;
wire ram_ram_0_0_en_Z ;
wire VCC ;
wire do_read_Z ;
wire GND ;
wire do_count ;
wire un7_counter_r ;
wire un16_counter_r ;
wire N_1366_i ;
wire N_1357_i ;
wire N_1358_i ;
wire N_1359_i ;
wire N_1360_i ;
wire N_1361_i ;
wire N_1362_i ;
wire N_1363_i ;
wire N_1364_i ;
wire N_1365_i ;
wire counter_r_cry_cy ;
wire empty_r_RNIV2OE_S ;
wire empty_r_RNIV2OE_Y ;
wire raddr_r_s_225_FCO ;
wire raddr_r_s_225_S ;
wire raddr_r_s_225_Y ;
wire waddr_r_s_226_FCO ;
wire waddr_r_s_226_S ;
wire waddr_r_s_226_Y ;
wire do_write ;
wire m34_5 ;
wire m33_e_5 ;
wire m33_e_4 ;
wire m34_7 ;
wire m46_1 ;
wire m34_8 ;
wire full_r_RNO_1_Z ;
wire N_1 ;
wire NC0 ;
wire NC1 ;
wire NC2 ;
wire NC3 ;
wire NC4 ;
wire NC5 ;
wire NC6 ;
wire NC7 ;
wire NC8 ;
wire NC9 ;
wire NC10 ;
wire NC11 ;
wire NC12 ;
wire NC13 ;
wire NC14 ;
wire NC15 ;
wire NC16 ;
wire NC17 ;
wire NC18 ;
  CFG1 \raddr_r_RNO[0]  (
	.A(raddr_r_Z[0]),
	.Y(raddr_r_s[0])
);
defparam \raddr_r_RNO[0] .INIT=2'h1;
  CFG1 full_r_RNIH0T9 (
	.A(UartLabRxFifoFull),
	.Y(UartLabRxFifoFull_i)
);
defparam full_r_RNIH0T9.INIT=2'h1;
  SLE ram_ram_0_0_en (
	.Q(ram_ram_0_0_en_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(do_read_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[0]  (
	.Q(ram_ram_0_0_OLDA_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(UartLabRxFifoData[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[1]  (
	.Q(ram_ram_0_0_OLDA_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(UartLabRxFifoData[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[2]  (
	.Q(ram_ram_0_0_OLDA_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(UartLabRxFifoData[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[3]  (
	.Q(ram_ram_0_0_OLDA_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(UartLabRxFifoData[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[4]  (
	.Q(ram_ram_0_0_OLDA_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(UartLabRxFifoData[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[5]  (
	.Q(ram_ram_0_0_OLDA_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(UartLabRxFifoData[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[6]  (
	.Q(ram_ram_0_0_OLDA_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(UartLabRxFifoData[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[7]  (
	.Q(ram_ram_0_0_OLDA_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(UartLabRxFifoData[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \raddr_r[9]  (
	.Q(raddr_r_Z[9]),
	.ADn(VCC),
	.ALn(UartLabFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s_Z[9]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \raddr_r[8]  (
	.Q(raddr_r_Z[8]),
	.ADn(VCC),
	.ALn(UartLabFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s[8]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \raddr_r[7]  (
	.Q(raddr_r_Z[7]),
	.ADn(VCC),
	.ALn(UartLabFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s[7]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \raddr_r[6]  (
	.Q(raddr_r_Z[6]),
	.ADn(VCC),
	.ALn(UartLabFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s[6]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \raddr_r[5]  (
	.Q(raddr_r_Z[5]),
	.ADn(VCC),
	.ALn(UartLabFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s[5]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \raddr_r[4]  (
	.Q(raddr_r_Z[4]),
	.ADn(VCC),
	.ALn(UartLabFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s[4]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \raddr_r[3]  (
	.Q(raddr_r_Z[3]),
	.ADn(VCC),
	.ALn(UartLabFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s[3]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \raddr_r[2]  (
	.Q(raddr_r_Z[2]),
	.ADn(VCC),
	.ALn(UartLabFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s[2]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \raddr_r[1]  (
	.Q(raddr_r_Z[1]),
	.ADn(VCC),
	.ALn(UartLabFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s[1]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \raddr_r[0]  (
	.Q(raddr_r_Z[0]),
	.ADn(VCC),
	.ALn(UartLabFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s[0]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \waddr_r[9]  (
	.Q(waddr_r_Z[9]),
	.ADn(VCC),
	.ALn(UartLabFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s_Z[9]),
	.EN(UartLabRxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \waddr_r[8]  (
	.Q(waddr_r_Z[8]),
	.ADn(VCC),
	.ALn(UartLabFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s[8]),
	.EN(UartLabRxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \waddr_r[7]  (
	.Q(waddr_r_Z[7]),
	.ADn(VCC),
	.ALn(UartLabFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s[7]),
	.EN(UartLabRxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \waddr_r[6]  (
	.Q(waddr_r_Z[6]),
	.ADn(VCC),
	.ALn(UartLabFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s[6]),
	.EN(UartLabRxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \waddr_r[5]  (
	.Q(waddr_r_Z[5]),
	.ADn(VCC),
	.ALn(UartLabFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s[5]),
	.EN(UartLabRxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \waddr_r[4]  (
	.Q(waddr_r_Z[4]),
	.ADn(VCC),
	.ALn(UartLabFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s[4]),
	.EN(UartLabRxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \waddr_r[3]  (
	.Q(waddr_r_Z[3]),
	.ADn(VCC),
	.ALn(UartLabFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s[3]),
	.EN(UartLabRxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \waddr_r[2]  (
	.Q(waddr_r_Z[2]),
	.ADn(VCC),
	.ALn(UartLabFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s[2]),
	.EN(UartLabRxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \waddr_r[1]  (
	.Q(waddr_r_Z[1]),
	.ADn(VCC),
	.ALn(UartLabFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s[1]),
	.EN(UartLabRxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \waddr_r[0]  (
	.Q(waddr_r_Z[0]),
	.ADn(VCC),
	.ALn(UartLabFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s[0]),
	.EN(UartLabRxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \counter_r[10]  (
	.Q(counter_r_Z[10]),
	.ADn(VCC),
	.ALn(UartLabFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[10]),
	.EN(do_count),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \counter_r[9]  (
	.Q(counter_r_Z[9]),
	.ADn(VCC),
	.ALn(UartLabFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[9]),
	.EN(do_count),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \counter_r[8]  (
	.Q(counter_r_Z[8]),
	.ADn(VCC),
	.ALn(UartLabFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[8]),
	.EN(do_count),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \counter_r[7]  (
	.Q(counter_r_Z[7]),
	.ADn(VCC),
	.ALn(UartLabFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[7]),
	.EN(do_count),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \counter_r[6]  (
	.Q(counter_r_Z[6]),
	.ADn(VCC),
	.ALn(UartLabFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[6]),
	.EN(do_count),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \counter_r[5]  (
	.Q(counter_r_Z[5]),
	.ADn(VCC),
	.ALn(UartLabFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[5]),
	.EN(do_count),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \counter_r[4]  (
	.Q(counter_r_Z[4]),
	.ADn(VCC),
	.ALn(UartLabFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[4]),
	.EN(do_count),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \counter_r[3]  (
	.Q(counter_r_Z[3]),
	.ADn(VCC),
	.ALn(UartLabFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[3]),
	.EN(do_count),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \counter_r[2]  (
	.Q(counter_r_Z[2]),
	.ADn(VCC),
	.ALn(UartLabFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[2]),
	.EN(do_count),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \counter_r[1]  (
	.Q(counter_r_Z[1]),
	.ADn(VCC),
	.ALn(UartLabFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[1]),
	.EN(do_count),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \counter_r[0]  (
	.Q(counter_r_Z[0]),
	.ADn(VCC),
	.ALn(UartLabFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[0]),
	.EN(do_count),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE empty_r (
	.Q(UartLabRxFifoEmpty),
	.ADn(GND),
	.ALn(UartLabFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(un7_counter_r),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE full_r (
	.Q(UartLabRxFifoFull),
	.ADn(VCC),
	.ALn(UartLabFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(un16_counter_r),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \count_o[0]  (
	.Q(UartLabRxFifoCount[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(N_1366_i),
	.EN(UartLabFifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \count_o[9]  (
	.Q(UartLabRxFifoCount[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(N_1357_i),
	.EN(UartLabFifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \count_o[8]  (
	.Q(UartLabRxFifoCount[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(N_1358_i),
	.EN(UartLabFifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \count_o[7]  (
	.Q(UartLabRxFifoCount[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(N_1359_i),
	.EN(UartLabFifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \count_o[6]  (
	.Q(UartLabRxFifoCount[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(N_1360_i),
	.EN(UartLabFifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \count_o[5]  (
	.Q(UartLabRxFifoCount[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(N_1361_i),
	.EN(UartLabFifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \count_o[4]  (
	.Q(UartLabRxFifoCount[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(N_1362_i),
	.EN(UartLabFifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \count_o[3]  (
	.Q(UartLabRxFifoCount[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(N_1363_i),
	.EN(UartLabFifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \count_o[2]  (
	.Q(UartLabRxFifoCount[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(N_1364_i),
	.EN(UartLabFifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \count_o[1]  (
	.Q(UartLabRxFifoCount[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(N_1365_i),
	.EN(UartLabFifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:59
  ARI1 empty_r_RNIV2OE (
	.FCO(counter_r_cry_cy),
	.S(empty_r_RNIV2OE_S),
	.Y(empty_r_RNIV2OE_Y),
	.B(re_i),
	.C(UartLabRxFifoEmpty),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam empty_r_RNIV2OE.INIT=20'h4DD00;
// @38:59
  ARI1 \counter_r_RNI4PVT[0]  (
	.FCO(counter_r_cry[0]),
	.S(counter_r_s[0]),
	.Y(counter_r_RNI4PVT_Y[0]),
	.B(re_i),
	.C(UartLabRxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[0]),
	.FCI(counter_r_cry_cy)
);
defparam \counter_r_RNI4PVT[0] .INIT=20'h5DD22;
// @38:59
  ARI1 \counter_r_RNIAG7D1[1]  (
	.FCO(counter_r_cry[1]),
	.S(counter_r_s[1]),
	.Y(counter_r_RNIAG7D1_Y[1]),
	.B(re_i),
	.C(UartLabRxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[1]),
	.FCI(counter_r_cry[0])
);
defparam \counter_r_RNIAG7D1[1] .INIT=20'h5DD22;
// @38:59
  ARI1 \counter_r_RNIH8FS1[2]  (
	.FCO(counter_r_cry[2]),
	.S(counter_r_s[2]),
	.Y(counter_r_RNIH8FS1_Y[2]),
	.B(re_i),
	.C(UartLabRxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[2]),
	.FCI(counter_r_cry[1])
);
defparam \counter_r_RNIH8FS1[2] .INIT=20'h5DD22;
// @38:59
  ARI1 \counter_r_RNIP1NB2[3]  (
	.FCO(counter_r_cry[3]),
	.S(counter_r_s[3]),
	.Y(counter_r_RNIP1NB2_Y[3]),
	.B(re_i),
	.C(UartLabRxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[3]),
	.FCI(counter_r_cry[2])
);
defparam \counter_r_RNIP1NB2[3] .INIT=20'h5DD22;
// @38:59
  ARI1 \counter_r_RNI2SUQ2[4]  (
	.FCO(counter_r_cry[4]),
	.S(counter_r_s[4]),
	.Y(counter_r_RNI2SUQ2_Y[4]),
	.B(re_i),
	.C(UartLabRxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[4]),
	.FCI(counter_r_cry[3])
);
defparam \counter_r_RNI2SUQ2[4] .INIT=20'h5DD22;
// @38:59
  ARI1 \counter_r_RNICN6A3[5]  (
	.FCO(counter_r_cry[5]),
	.S(counter_r_s[5]),
	.Y(counter_r_RNICN6A3_Y[5]),
	.B(re_i),
	.C(UartLabRxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[5]),
	.FCI(counter_r_cry[4])
);
defparam \counter_r_RNICN6A3[5] .INIT=20'h5DD22;
// @38:59
  ARI1 \counter_r_RNINJEP3[6]  (
	.FCO(counter_r_cry[6]),
	.S(counter_r_s[6]),
	.Y(counter_r_RNINJEP3_Y[6]),
	.B(re_i),
	.C(UartLabRxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[6]),
	.FCI(counter_r_cry[5])
);
defparam \counter_r_RNINJEP3[6] .INIT=20'h5DD22;
// @38:59
  ARI1 \counter_r_RNI3HM84[7]  (
	.FCO(counter_r_cry[7]),
	.S(counter_r_s[7]),
	.Y(counter_r_RNI3HM84_Y[7]),
	.B(re_i),
	.C(UartLabRxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[7]),
	.FCI(counter_r_cry[6])
);
defparam \counter_r_RNI3HM84[7] .INIT=20'h5DD22;
// @38:59
  ARI1 \counter_r_RNIGFUN4[8]  (
	.FCO(counter_r_cry[8]),
	.S(counter_r_s[8]),
	.Y(counter_r_RNIGFUN4_Y[8]),
	.B(re_i),
	.C(UartLabRxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[8]),
	.FCI(counter_r_cry[7])
);
defparam \counter_r_RNIGFUN4[8] .INIT=20'h5DD22;
// @38:59
  ARI1 \counter_r_RNO[10]  (
	.FCO(counter_r_RNO_FCO_7[10]),
	.S(counter_r_s[10]),
	.Y(counter_r_RNO_Y_7[10]),
	.B(counter_r_Z[10]),
	.C(do_read_Z),
	.D(GND),
	.A(VCC),
	.FCI(counter_r_cry[9])
);
defparam \counter_r_RNO[10] .INIT=20'h46600;
// @38:59
  ARI1 \counter_r_RNIUE675[9]  (
	.FCO(counter_r_cry[9]),
	.S(counter_r_s[9]),
	.Y(counter_r_RNIUE675_Y[9]),
	.B(re_i),
	.C(UartLabRxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[9]),
	.FCI(counter_r_cry[8])
);
defparam \counter_r_RNIUE675[9] .INIT=20'h5DD22;
// @38:68
  ARI1 raddr_r_s_225 (
	.FCO(raddr_r_s_225_FCO),
	.S(raddr_r_s_225_S),
	.Y(raddr_r_s_225_Y),
	.B(raddr_r_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam raddr_r_s_225.INIT=20'h4AA00;
// @38:68
  ARI1 \raddr_r_cry[1]  (
	.FCO(raddr_r_cry_Z[1]),
	.S(raddr_r_s[1]),
	.Y(raddr_r_cry_Y_0[1]),
	.B(raddr_r_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_s_225_FCO)
);
defparam \raddr_r_cry[1] .INIT=20'h4AA00;
// @38:68
  ARI1 \raddr_r_cry[2]  (
	.FCO(raddr_r_cry_Z[2]),
	.S(raddr_r_s[2]),
	.Y(raddr_r_cry_Y_0[2]),
	.B(raddr_r_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[1])
);
defparam \raddr_r_cry[2] .INIT=20'h4AA00;
// @38:68
  ARI1 \raddr_r_cry[3]  (
	.FCO(raddr_r_cry_Z[3]),
	.S(raddr_r_s[3]),
	.Y(raddr_r_cry_Y_0[3]),
	.B(raddr_r_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[2])
);
defparam \raddr_r_cry[3] .INIT=20'h4AA00;
// @38:68
  ARI1 \raddr_r_cry[4]  (
	.FCO(raddr_r_cry_Z[4]),
	.S(raddr_r_s[4]),
	.Y(raddr_r_cry_Y_0[4]),
	.B(raddr_r_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[3])
);
defparam \raddr_r_cry[4] .INIT=20'h4AA00;
// @38:68
  ARI1 \raddr_r_cry[5]  (
	.FCO(raddr_r_cry_Z[5]),
	.S(raddr_r_s[5]),
	.Y(raddr_r_cry_Y_0[5]),
	.B(raddr_r_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[4])
);
defparam \raddr_r_cry[5] .INIT=20'h4AA00;
// @38:68
  ARI1 \raddr_r_cry[6]  (
	.FCO(raddr_r_cry_Z[6]),
	.S(raddr_r_s[6]),
	.Y(raddr_r_cry_Y_0[6]),
	.B(raddr_r_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[5])
);
defparam \raddr_r_cry[6] .INIT=20'h4AA00;
// @38:68
  ARI1 \raddr_r_cry[7]  (
	.FCO(raddr_r_cry_Z[7]),
	.S(raddr_r_s[7]),
	.Y(raddr_r_cry_Y_0[7]),
	.B(raddr_r_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[6])
);
defparam \raddr_r_cry[7] .INIT=20'h4AA00;
// @38:68
  ARI1 \raddr_r_s[9]  (
	.FCO(raddr_r_s_FCO_0[9]),
	.S(raddr_r_s_Z[9]),
	.Y(raddr_r_s_Y_0[9]),
	.B(raddr_r_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[8])
);
defparam \raddr_r_s[9] .INIT=20'h4AA00;
// @38:68
  ARI1 \raddr_r_cry[8]  (
	.FCO(raddr_r_cry_Z[8]),
	.S(raddr_r_s[8]),
	.Y(raddr_r_cry_Y_0[8]),
	.B(raddr_r_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[7])
);
defparam \raddr_r_cry[8] .INIT=20'h4AA00;
// @38:68
  ARI1 waddr_r_s_226 (
	.FCO(waddr_r_s_226_FCO),
	.S(waddr_r_s_226_S),
	.Y(waddr_r_s_226_Y),
	.B(we_i),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam waddr_r_s_226.INIT=20'h4AA00;
// @38:68
  ARI1 \waddr_r_cry[0]  (
	.FCO(waddr_r_cry_Z[0]),
	.S(waddr_r_s[0]),
	.Y(waddr_r_cry_Y[0]),
	.B(waddr_r_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_s_226_FCO)
);
defparam \waddr_r_cry[0] .INIT=20'h4AA00;
// @38:68
  ARI1 \waddr_r_cry[1]  (
	.FCO(waddr_r_cry_Z[1]),
	.S(waddr_r_s[1]),
	.Y(waddr_r_cry_Y_0[1]),
	.B(waddr_r_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[0])
);
defparam \waddr_r_cry[1] .INIT=20'h4AA00;
// @38:68
  ARI1 \waddr_r_cry[2]  (
	.FCO(waddr_r_cry_Z[2]),
	.S(waddr_r_s[2]),
	.Y(waddr_r_cry_Y_0[2]),
	.B(waddr_r_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[1])
);
defparam \waddr_r_cry[2] .INIT=20'h4AA00;
// @38:68
  ARI1 \waddr_r_cry[3]  (
	.FCO(waddr_r_cry_Z[3]),
	.S(waddr_r_s[3]),
	.Y(waddr_r_cry_Y_0[3]),
	.B(waddr_r_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[2])
);
defparam \waddr_r_cry[3] .INIT=20'h4AA00;
// @38:68
  ARI1 \waddr_r_cry[4]  (
	.FCO(waddr_r_cry_Z[4]),
	.S(waddr_r_s[4]),
	.Y(waddr_r_cry_Y_0[4]),
	.B(waddr_r_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[3])
);
defparam \waddr_r_cry[4] .INIT=20'h4AA00;
// @38:68
  ARI1 \waddr_r_cry[5]  (
	.FCO(waddr_r_cry_Z[5]),
	.S(waddr_r_s[5]),
	.Y(waddr_r_cry_Y_0[5]),
	.B(waddr_r_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[4])
);
defparam \waddr_r_cry[5] .INIT=20'h4AA00;
// @38:68
  ARI1 \waddr_r_cry[6]  (
	.FCO(waddr_r_cry_Z[6]),
	.S(waddr_r_s[6]),
	.Y(waddr_r_cry_Y_0[6]),
	.B(waddr_r_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[5])
);
defparam \waddr_r_cry[6] .INIT=20'h4AA00;
// @38:68
  ARI1 \waddr_r_cry[7]  (
	.FCO(waddr_r_cry_Z[7]),
	.S(waddr_r_s[7]),
	.Y(waddr_r_cry_Y_0[7]),
	.B(waddr_r_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[6])
);
defparam \waddr_r_cry[7] .INIT=20'h4AA00;
// @38:68
  ARI1 \waddr_r_s[9]  (
	.FCO(waddr_r_s_FCO_0[9]),
	.S(waddr_r_s_Z[9]),
	.Y(waddr_r_s_Y_0[9]),
	.B(waddr_r_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[8])
);
defparam \waddr_r_s[9] .INIT=20'h4AA00;
// @38:68
  ARI1 \waddr_r_cry[8]  (
	.FCO(waddr_r_cry_Z[8]),
	.S(waddr_r_s[8]),
	.Y(waddr_r_cry_Y_0[8]),
	.B(waddr_r_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[7])
);
defparam \waddr_r_cry[8] .INIT=20'h4AA00;
// @38:46
  RAM1K18 ram_ram_0_0 (
	.A_DOUT({NC8, NC7, NC6, NC5, NC4, NC3, NC2, NC1, NC0, ram_ram_0_0_A_DOUT_7[8], ram_ram_0_0_NEWA[7:0]}),
	.B_DOUT({NC17, NC16, NC15, NC14, NC13, NC12, NC11, NC10, NC9, ram_ram_0_0_B_DOUT_7[8:0]}),
	.BUSY(NC18),
	.A_CLK(FCCC_C0_0_GL1),
	.A_DOUT_CLK(VCC),
	.A_ARST_N(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC, VCC}),
	.A_DOUT_ARST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_ADDR({GND, raddr_r_Z[9:0], GND, GND, GND}),
	.A_WEN({GND, GND}),
	.B_CLK(FCCC_C0_0_GL1),
	.B_DOUT_CLK(VCC),
	.B_ARST_N(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC, VCC}),
	.B_DOUT_ARST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, RxData[7:0]}),
	.B_ADDR({GND, waddr_r_Z[9:0], GND, GND, GND}),
	.B_WEN({GND, do_write}),
	.A_EN(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, VCC, VCC}),
	.A_WMODE(GND),
	.B_EN(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, VCC, VCC}),
	.B_WMODE(GND),
	.SII_LOCK(GND)
);
defparam ram_ram_0_0.RAMINDEX="ram[7:0]%1024-1024%8-8%SPEED%0%0%DUAL-PORT%ECC_EN-0";
  CFG3 ram_ram_0_0_RNIUQEN (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[7]),
	.C(ram_ram_0_0_OLDA_Z[7]),
	.Y(UartLabRxFifoData[7])
);
defparam ram_ram_0_0_RNIUQEN.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNITPEN (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[6]),
	.C(ram_ram_0_0_OLDA_Z[6]),
	.Y(UartLabRxFifoData[6])
);
defparam ram_ram_0_0_RNITPEN.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNISOEN (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[5]),
	.C(ram_ram_0_0_OLDA_Z[5]),
	.Y(UartLabRxFifoData[5])
);
defparam ram_ram_0_0_RNISOEN.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNIRNEN (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[4]),
	.C(ram_ram_0_0_OLDA_Z[4]),
	.Y(UartLabRxFifoData[4])
);
defparam ram_ram_0_0_RNIRNEN.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNIQMEN (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[3]),
	.C(ram_ram_0_0_OLDA_Z[3]),
	.Y(UartLabRxFifoData[3])
);
defparam ram_ram_0_0_RNIQMEN.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNIPLEN (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[2]),
	.C(ram_ram_0_0_OLDA_Z[2]),
	.Y(UartLabRxFifoData[2])
);
defparam ram_ram_0_0_RNIPLEN.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNIOKEN (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[1]),
	.C(ram_ram_0_0_OLDA_Z[1]),
	.Y(UartLabRxFifoData[1])
);
defparam ram_ram_0_0_RNIOKEN.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNINJEN (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[0]),
	.C(ram_ram_0_0_OLDA_Z[0]),
	.Y(UartLabRxFifoData[0])
);
defparam ram_ram_0_0_RNINJEN.INIT=8'hD8;
// @18:431
  CFG3 empty_r_RNI75J21 (
	.A(re_i),
	.B(UartLabRxFifoEmpty),
	.C(do_write),
	.Y(do_count)
);
defparam empty_r_RNI75J21.INIT=8'hD2;
// @18:431
  CFG2 full_r_RNI82RJ (
	.A(UartLabRxFifoFull),
	.B(we_i),
	.Y(do_write)
);
defparam full_r_RNI82RJ.INIT=4'h4;
// @38:59
  CFG2 do_read (
	.A(UartLabRxFifoEmpty),
	.B(re_i),
	.Y(do_read_Z)
);
defparam do_read.INIT=4'h4;
// @18:431
  CFG4 full_r_RNO_3 (
	.A(counter_r_Z[6]),
	.B(counter_r_Z[4]),
	.C(counter_r_Z[3]),
	.D(counter_r_Z[1]),
	.Y(m34_5)
);
defparam full_r_RNO_3.INIT=16'h8000;
// @18:431
  CFG4 \counter_r_RNIE3V1[3]  (
	.A(counter_r_Z[8]),
	.B(counter_r_Z[6]),
	.C(counter_r_Z[5]),
	.D(counter_r_Z[3]),
	.Y(m33_e_5)
);
defparam \counter_r_RNIE3V1[3] .INIT=16'h0001;
// @18:431
  CFG4 \counter_r_RNI8TU1[1]  (
	.A(counter_r_Z[9]),
	.B(counter_r_Z[4]),
	.C(counter_r_Z[2]),
	.D(counter_r_Z[1]),
	.Y(m33_e_4)
);
defparam \counter_r_RNI8TU1[1] .INIT=16'h0001;
// @18:431
  CFG2 \counter_r_RNIELAK[0]  (
	.A(do_write),
	.B(counter_r_Z[0]),
	.Y(counter_r_RNIELAK_Z[0])
);
defparam \counter_r_RNIELAK[0] .INIT=4'h8;
// @38:68
  CFG2 \count_o_RNO[0]  (
	.A(UartLabRxFifoFull),
	.B(counter_r_Z[0]),
	.Y(N_1366_i)
);
defparam \count_o_RNO[0] .INIT=4'hE;
// @38:68
  CFG2 \count_o_RNO[9]  (
	.A(UartLabRxFifoFull),
	.B(counter_r_Z[9]),
	.Y(N_1357_i)
);
defparam \count_o_RNO[9] .INIT=4'hE;
// @38:68
  CFG2 \count_o_RNO[8]  (
	.A(UartLabRxFifoFull),
	.B(counter_r_Z[8]),
	.Y(N_1358_i)
);
defparam \count_o_RNO[8] .INIT=4'hE;
// @38:68
  CFG2 \count_o_RNO[7]  (
	.A(UartLabRxFifoFull),
	.B(counter_r_Z[7]),
	.Y(N_1359_i)
);
defparam \count_o_RNO[7] .INIT=4'hE;
// @38:68
  CFG2 \count_o_RNO[6]  (
	.A(UartLabRxFifoFull),
	.B(counter_r_Z[6]),
	.Y(N_1360_i)
);
defparam \count_o_RNO[6] .INIT=4'hE;
// @38:68
  CFG2 \count_o_RNO[5]  (
	.A(UartLabRxFifoFull),
	.B(counter_r_Z[5]),
	.Y(N_1361_i)
);
defparam \count_o_RNO[5] .INIT=4'hE;
// @38:68
  CFG2 \count_o_RNO[4]  (
	.A(UartLabRxFifoFull),
	.B(counter_r_Z[4]),
	.Y(N_1362_i)
);
defparam \count_o_RNO[4] .INIT=4'hE;
// @38:68
  CFG2 \count_o_RNO[3]  (
	.A(UartLabRxFifoFull),
	.B(counter_r_Z[3]),
	.Y(N_1363_i)
);
defparam \count_o_RNO[3] .INIT=4'hE;
// @38:68
  CFG2 \count_o_RNO[2]  (
	.A(UartLabRxFifoFull),
	.B(counter_r_Z[2]),
	.Y(N_1364_i)
);
defparam \count_o_RNO[2] .INIT=4'hE;
// @38:68
  CFG2 \count_o_RNO[1]  (
	.A(UartLabRxFifoFull),
	.B(counter_r_Z[1]),
	.Y(N_1365_i)
);
defparam \count_o_RNO[1] .INIT=4'hE;
// @18:431
  CFG4 full_r_RNO_2 (
	.A(counter_r_Z[2]),
	.B(m34_5),
	.C(counter_r_Z[10]),
	.D(counter_r_Z[9]),
	.Y(m34_7)
);
defparam full_r_RNO_2.INIT=16'h0800;
// @18:431
  CFG4 empty_r_RNO_0 (
	.A(counter_r_Z[10]),
	.B(counter_r_Z[7]),
	.C(m33_e_5),
	.D(m33_e_4),
	.Y(m46_1)
);
defparam empty_r_RNO_0.INIT=16'h1000;
// @18:431
  CFG4 full_r_RNO_0 (
	.A(counter_r_Z[8]),
	.B(counter_r_Z[5]),
	.C(m34_7),
	.D(do_read_Z),
	.Y(m34_8)
);
defparam full_r_RNO_0.INIT=16'h0080;
// @18:431
  CFG4 full_r_RNO_1 (
	.A(counter_r_Z[10]),
	.B(counter_r_Z[0]),
	.C(m33_e_5),
	.D(m33_e_4),
	.Y(full_r_RNO_1_Z)
);
defparam full_r_RNO_1.INIT=16'h2000;
// @18:431
  CFG4 empty_r_RNO (
	.A(counter_r_Z[0]),
	.B(m46_1),
	.C(counter_r_RNIELAK_Z[0]),
	.D(do_read_Z),
	.Y(un7_counter_r)
);
defparam empty_r_RNO.INIT=16'h0C44;
// @18:431
  CFG4 full_r_RNO (
	.A(counter_r_RNIELAK_Z[0]),
	.B(m34_8),
	.C(counter_r_Z[7]),
	.D(full_r_RNO_1_Z),
	.Y(un16_counter_r)
);
defparam full_r_RNO.INIT=16'h8F80;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* fifo_8_10_1_7 */

module gated_fifo_8_10_1_7 (
  UartLabRxFifoData,
  UartLabRxFifoCount,
  RxData,
  UartLabRxFifoFull,
  UartLabRxFifoEmpty,
  UartLabFifoReset_i_data_i,
  ReadUartLab,
  Dbg1,
  FCCC_C0_0_GL1,
  UartLabFifoReset_i_arst_i
)
;
output [7:0] UartLabRxFifoData ;
output [9:0] UartLabRxFifoCount ;
input [7:0] RxData ;
output UartLabRxFifoFull ;
output UartLabRxFifoEmpty ;
input UartLabFifoReset_i_data_i ;
input ReadUartLab ;
input Dbg1 ;
input FCCC_C0_0_GL1 ;
input UartLabFifoReset_i_arst_i ;
wire UartLabRxFifoFull ;
wire UartLabRxFifoEmpty ;
wire UartLabFifoReset_i_data_i ;
wire ReadUartLab ;
wire Dbg1 ;
wire FCCC_C0_0_GL1 ;
wire UartLabFifoReset_i_arst_i ;
wire we_i_Z ;
wire VCC ;
wire Last_wone_i_0_sqmuxa_Z ;
wire GND ;
wire re_i_Z ;
wire Last_rone_i_0_sqmuxa_Z ;
wire Last_wone_i_Z ;
wire Last_rone_i_Z ;
wire N_1 ;
// @45:86
  SLE we_i (
	.Q(we_i_Z),
	.ADn(VCC),
	.ALn(UartLabFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(Last_wone_i_0_sqmuxa_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:86
  SLE re_i (
	.Q(re_i_Z),
	.ADn(VCC),
	.ALn(UartLabFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(Last_rone_i_0_sqmuxa_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:86
  SLE Last_wone_i (
	.Q(Last_wone_i_Z),
	.ADn(VCC),
	.ALn(UartLabFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(Dbg1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:86
  SLE Last_rone_i (
	.Q(Last_rone_i_Z),
	.ADn(VCC),
	.ALn(UartLabFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ReadUartLab),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:145
  CFG2 Last_rone_i_0_sqmuxa (
	.A(ReadUartLab),
	.B(Last_rone_i_Z),
	.Y(Last_rone_i_0_sqmuxa_Z)
);
defparam Last_rone_i_0_sqmuxa.INIT=4'h2;
// @45:178
  CFG2 Last_wone_i_0_sqmuxa (
	.A(Dbg1),
	.B(Last_wone_i_Z),
	.Y(Last_wone_i_0_sqmuxa_Z)
);
defparam Last_wone_i_0_sqmuxa.INIT=4'h2;
  fifo_8_10_1_7 fifo_i (
	.RxData(RxData[7:0]),
	.UartLabRxFifoCount(UartLabRxFifoCount[9:0]),
	.UartLabRxFifoData(UartLabRxFifoData[7:0]),
	.we_i(we_i_Z),
	.re_i(re_i_Z),
	.UartLabFifoReset_i_data_i(UartLabFifoReset_i_data_i),
	.UartLabRxFifoEmpty(UartLabRxFifoEmpty),
	.UartLabFifoReset_i_arst_i(UartLabFifoReset_i_arst_i),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1),
	.UartLabRxFifoFull(UartLabRxFifoFull)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* gated_fifo_8_10_1_7 */

module UartRxFifoExtClk_10_0 (
  UartLabRxFifoCount,
  UartLabRxFifoData,
  ReadUartLab,
  UartLabRxFifoEmpty,
  UartLabRxFifoFull,
  FCCC_C0_0_GL1,
  RxdLab_i,
  UartClkLab,
  UartLabFifoReset_i,
  UartLabFifoReset_i_data_i,
  UartLabFifoReset_i_arst_i
)
;
output [9:0] UartLabRxFifoCount ;
output [7:0] UartLabRxFifoData ;
input ReadUartLab ;
output UartLabRxFifoEmpty ;
output UartLabRxFifoFull ;
input FCCC_C0_0_GL1 ;
input RxdLab_i ;
input UartClkLab ;
input UartLabFifoReset_i ;
input UartLabFifoReset_i_data_i ;
input UartLabFifoReset_i_arst_i ;
wire ReadUartLab ;
wire UartLabRxFifoEmpty ;
wire UartLabRxFifoFull ;
wire FCCC_C0_0_GL1 ;
wire RxdLab_i ;
wire UartClkLab ;
wire UartLabFifoReset_i ;
wire UartLabFifoReset_i_data_i ;
wire UartLabFifoReset_i_arst_i ;
wire [7:0] RxData;
wire RxComplete ;
wire Dbg1 ;
wire GND ;
wire VCC ;
// @46:133
  UartRxExtClk_4 Uart (
	.RxData(RxData[7:0]),
	.RxComplete(RxComplete),
	.UartLabFifoReset_i_arst_i(UartLabFifoReset_i_arst_i),
	.UartLabFifoReset_i_data_i(UartLabFifoReset_i_data_i),
	.UartLabFifoReset_i(UartLabFifoReset_i),
	.UartClkLab(UartClkLab),
	.RxdLab_i(RxdLab_i)
);
// @46:147
  IBufP2Ports_0_12 ClkSyncWrite (
	.Dbg1(Dbg1),
	.RxComplete(RxComplete),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1)
);
  gated_fifo_8_10_1_7 UartFifo (
	.UartLabRxFifoData(UartLabRxFifoData[7:0]),
	.UartLabRxFifoCount(UartLabRxFifoCount[9:0]),
	.RxData(RxData[7:0]),
	.UartLabRxFifoFull(UartLabRxFifoFull),
	.UartLabRxFifoEmpty(UartLabRxFifoEmpty),
	.UartLabFifoReset_i_data_i(UartLabFifoReset_i_data_i),
	.ReadUartLab(ReadUartLab),
	.Dbg1(Dbg1),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1),
	.UartLabFifoReset_i_arst_i(UartLabFifoReset_i_arst_i)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UartRxFifoExtClk_10_0 */

module IBufP2Ports_16_15 (
  StartTx_i,
  StartTx,
  UartTxClkLab
)
;
output StartTx_i ;
input StartTx ;
input UartTxClkLab ;
wire StartTx_i ;
wire StartTx ;
wire UartTxClkLab ;
wire Temp1_Z ;
wire VCC ;
wire GND ;
// @30:47
(* cdc_synchronizer=1 *)  SLE Temp1 (
	.Q(Temp1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartTxClkLab),
	.D(StartTx),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:47
(* cdc_synchronizer=1 *)  SLE O (
	.Q(StartTx_i),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartTxClkLab),
	.D(Temp1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP2Ports_16_15 */

module UartTx_4 (
  OutgoingTxByte,
  StartTx_i,
  TxInProgress_i_i,
  UartTxClkLab,
  UartLabFifoReset_i_arst_i,
  RxdLab_c_i,
  RxdLab_c
)
;
input [7:0] OutgoingTxByte ;
input StartTx_i ;
output TxInProgress_i_i ;
input UartTxClkLab ;
input UartLabFifoReset_i_arst_i ;
output RxdLab_c_i ;
output RxdLab_c ;
wire StartTx_i ;
wire TxInProgress_i_i ;
wire UartTxClkLab ;
wire UartLabFifoReset_i_arst_i ;
wire RxdLab_c_i ;
wire RxdLab_c ;
wire [3:0] BitCnt_Z;
wire [3:0] BitCnt_7;
wire GND ;
wire TxD_3_iv_i_Z ;
wire VCC ;
wire Busy_i_1_Z ;
wire LastGo_Z ;
wire un1_busy_i_3 ;
wire TxD_2_7_2_wmux_3_FCO ;
wire TxD_2_7_2_wmux_3_S ;
wire TxD_2 ;
wire TxD_2_7_2_0_y1 ;
wire TxD_2_7_2_0_y3 ;
wire TxD_2_7_2_co1_0 ;
wire TxD_2_7_2_wmux_2_S ;
wire TxD_2_7_2_y0_0 ;
wire TxD_2_7_2_co0_0 ;
wire TxD_2_7_2_wmux_1_S ;
wire TxD_2_7_2_0_co1 ;
wire TxD_2_7_2_wmux_0_S ;
wire TxD_2_7_2_0_y0 ;
wire TxD_2_7_2_0_co0 ;
wire TxD_2_7_2_0_wmux_S ;
wire BitCnt_0_sqmuxa_Z ;
wire txd14_Z ;
wire txd16_Z ;
wire N_1 ;
wire BitCnt_0_sqmuxa_1_Z ;
wire N_2 ;
wire CO1 ;
  CFG1 TxD_RNI336A (
	.A(RxdLab_c),
	.Y(RxdLab_c_i)
);
defparam TxD_RNI336A.INIT=2'h1;
// @39:59
  SLE TxD (
	.Q(RxdLab_c),
	.ADn(GND),
	.ALn(UartLabFifoReset_i_arst_i),
	.CLK(UartTxClkLab),
	.D(TxD_3_iv_i_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:59
  SLE Busy_i (
	.Q(TxInProgress_i_i),
	.ADn(VCC),
	.ALn(UartLabFifoReset_i_arst_i),
	.CLK(UartTxClkLab),
	.D(Busy_i_1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:59
  SLE \BitCnt[3]  (
	.Q(BitCnt_Z[3]),
	.ADn(GND),
	.ALn(UartLabFifoReset_i_arst_i),
	.CLK(UartTxClkLab),
	.D(BitCnt_7[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:59
  SLE \BitCnt[2]  (
	.Q(BitCnt_Z[2]),
	.ADn(VCC),
	.ALn(UartLabFifoReset_i_arst_i),
	.CLK(UartTxClkLab),
	.D(BitCnt_7[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:59
  SLE \BitCnt[1]  (
	.Q(BitCnt_Z[1]),
	.ADn(VCC),
	.ALn(UartLabFifoReset_i_arst_i),
	.CLK(UartTxClkLab),
	.D(BitCnt_7[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:59
  SLE \BitCnt[0]  (
	.Q(BitCnt_Z[0]),
	.ADn(GND),
	.ALn(UartLabFifoReset_i_arst_i),
	.CLK(UartTxClkLab),
	.D(BitCnt_7[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:59
  SLE LastGo (
	.Q(LastGo_Z),
	.ADn(VCC),
	.ALn(UartLabFifoReset_i_arst_i),
	.CLK(UartTxClkLab),
	.D(StartTx_i),
	.EN(un1_busy_i_3),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  ARI1 TxD_2_7_2_wmux_3 (
	.FCO(TxD_2_7_2_wmux_3_FCO),
	.S(TxD_2_7_2_wmux_3_S),
	.Y(TxD_2),
	.B(TxD_2_7_2_0_y1),
	.C(BitCnt_Z[0]),
	.D(VCC),
	.A(TxD_2_7_2_0_y3),
	.FCI(TxD_2_7_2_co1_0)
);
defparam TxD_2_7_2_wmux_3.INIT=20'h0EC2C;
  ARI1 TxD_2_7_2_wmux_2 (
	.FCO(TxD_2_7_2_co1_0),
	.S(TxD_2_7_2_wmux_2_S),
	.Y(TxD_2_7_2_0_y3),
	.B(BitCnt_Z[1]),
	.C(OutgoingTxByte[3]),
	.D(OutgoingTxByte[7]),
	.A(TxD_2_7_2_y0_0),
	.FCI(TxD_2_7_2_co0_0)
);
defparam TxD_2_7_2_wmux_2.INIT=20'h0F588;
  ARI1 TxD_2_7_2_wmux_1 (
	.FCO(TxD_2_7_2_co0_0),
	.S(TxD_2_7_2_wmux_1_S),
	.Y(TxD_2_7_2_y0_0),
	.B(BitCnt_Z[1]),
	.C(OutgoingTxByte[1]),
	.D(OutgoingTxByte[5]),
	.A(BitCnt_Z[2]),
	.FCI(TxD_2_7_2_0_co1)
);
defparam TxD_2_7_2_wmux_1.INIT=20'h0FA44;
  ARI1 TxD_2_7_2_wmux_0 (
	.FCO(TxD_2_7_2_0_co1),
	.S(TxD_2_7_2_wmux_0_S),
	.Y(TxD_2_7_2_0_y1),
	.B(BitCnt_Z[1]),
	.C(OutgoingTxByte[2]),
	.D(OutgoingTxByte[6]),
	.A(TxD_2_7_2_0_y0),
	.FCI(TxD_2_7_2_0_co0)
);
defparam TxD_2_7_2_wmux_0.INIT=20'h0F588;
  ARI1 TxD_2_7_2_0_wmux (
	.FCO(TxD_2_7_2_0_co0),
	.S(TxD_2_7_2_0_wmux_S),
	.Y(TxD_2_7_2_0_y0),
	.B(BitCnt_Z[1]),
	.C(OutgoingTxByte[0]),
	.D(OutgoingTxByte[4]),
	.A(BitCnt_Z[2]),
	.FCI(VCC)
);
defparam TxD_2_7_2_0_wmux.INIT=20'h0FA44;
// @39:75
  CFG3 BitCnt_0_sqmuxa (
	.A(TxInProgress_i_i),
	.B(StartTx_i),
	.C(LastGo_Z),
	.Y(BitCnt_0_sqmuxa_Z)
);
defparam BitCnt_0_sqmuxa.INIT=8'h04;
// @39:82
  CFG4 txd14 (
	.A(BitCnt_Z[0]),
	.B(BitCnt_Z[2]),
	.C(BitCnt_Z[3]),
	.D(BitCnt_Z[1]),
	.Y(txd14_Z)
);
defparam txd14.INIT=16'h8000;
// @39:101
  CFG4 txd16 (
	.A(BitCnt_Z[0]),
	.B(BitCnt_Z[2]),
	.C(BitCnt_Z[3]),
	.D(BitCnt_Z[1]),
	.Y(txd16_Z)
);
defparam txd16.INIT=16'h0010;
// @39:79
  CFG3 Busy_i_1 (
	.A(txd14_Z),
	.B(BitCnt_Z[3]),
	.C(txd16_Z),
	.Y(Busy_i_1_Z)
);
defparam Busy_i_1.INIT=8'hFB;
// @39:97
  CFG3 \BitCnt_7_f0_RNO[0]  (
	.A(BitCnt_Z[0]),
	.B(BitCnt_Z[3]),
	.C(txd16_Z),
	.Y(N_1)
);
defparam \BitCnt_7_f0_RNO[0] .INIT=8'h59;
// @39:108
  CFG3 BitCnt_0_sqmuxa_1 (
	.A(BitCnt_Z[3]),
	.B(BitCnt_0_sqmuxa_Z),
	.C(txd16_Z),
	.Y(BitCnt_0_sqmuxa_1_Z)
);
defparam BitCnt_0_sqmuxa_1.INIT=8'h08;
// @39:71
  CFG3 un1_busy_i (
	.A(LastGo_Z),
	.B(TxInProgress_i_i),
	.C(StartTx_i),
	.Y(un1_busy_i_3)
);
defparam un1_busy_i.INIT=8'h12;
// @39:97
  CFG4 \BitCnt_7_f0_RNO[1]  (
	.A(BitCnt_Z[0]),
	.B(BitCnt_Z[1]),
	.C(BitCnt_Z[3]),
	.D(txd16_Z),
	.Y(N_2)
);
defparam \BitCnt_7_f0_RNO[1] .INIT=16'h66C6;
// @39:97
  CFG4 txd16_RNIB5U31 (
	.A(BitCnt_Z[0]),
	.B(BitCnt_Z[1]),
	.C(BitCnt_Z[3]),
	.D(txd16_Z),
	.Y(CO1)
);
defparam txd16_RNIB5U31.INIT=16'h8808;
// @39:59
  CFG3 TxD_3_iv_i (
	.A(BitCnt_Z[3]),
	.B(TxD_2),
	.C(txd14_Z),
	.Y(TxD_3_iv_i_Z)
);
defparam TxD_3_iv_i.INIT=8'h0E;
// @39:79
  CFG3 \BitCnt_7_f0[0]  (
	.A(txd14_Z),
	.B(N_1),
	.C(BitCnt_0_sqmuxa_1_Z),
	.Y(BitCnt_7[0])
);
defparam \BitCnt_7_f0[0] .INIT=8'h54;
// @39:79
  CFG3 \BitCnt_7_f0[1]  (
	.A(txd14_Z),
	.B(N_2),
	.C(BitCnt_0_sqmuxa_1_Z),
	.Y(BitCnt_7[1])
);
defparam \BitCnt_7_f0[1] .INIT=8'h54;
// @39:79
  CFG4 \BitCnt_7_f0[3]  (
	.A(BitCnt_Z[3]),
	.B(BitCnt_Z[2]),
	.C(CO1),
	.D(txd14_Z),
	.Y(BitCnt_7[3])
);
defparam \BitCnt_7_f0[3] .INIT=16'h006A;
// @39:79
  CFG4 \BitCnt_7_f0[2]  (
	.A(CO1),
	.B(BitCnt_0_sqmuxa_1_Z),
	.C(BitCnt_Z[2]),
	.D(txd14_Z),
	.Y(BitCnt_7[2])
);
defparam \BitCnt_7_f0[2] .INIT=16'h00DE;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UartTx_4 */

module IBufP2Ports_0_13 (
  TxInProgress,
  TxInProgress_i_i,
  FCCC_C0_0_GL1
)
;
output TxInProgress ;
input TxInProgress_i_i ;
input FCCC_C0_0_GL1 ;
wire TxInProgress ;
wire TxInProgress_i_i ;
wire FCCC_C0_0_GL1 ;
wire Temp1_Z ;
wire VCC ;
wire GND ;
// @30:47
  SLE Temp1 (
	.Q(Temp1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(TxInProgress_i_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:47
  SLE O (
	.Q(TxInProgress),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(Temp1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP2Ports_0_13 */

module fifo_8_10_1_8 (
  UartLabTxFifoData,
  OutgoingTxByte,
  we_i,
  re_i,
  r_ack_i,
  UartLabTxFifoFull,
  UartLabTxFifoEmpty,
  UartLabFifoReset_i_arst_i,
  FCCC_C0_0_GL1
)
;
input [7:0] UartLabTxFifoData ;
output [7:0] OutgoingTxByte ;
input we_i ;
input re_i ;
output r_ack_i ;
output UartLabTxFifoFull ;
output UartLabTxFifoEmpty ;
input UartLabFifoReset_i_arst_i ;
input FCCC_C0_0_GL1 ;
wire we_i ;
wire re_i ;
wire r_ack_i ;
wire UartLabTxFifoFull ;
wire UartLabTxFifoEmpty ;
wire UartLabFifoReset_i_arst_i ;
wire FCCC_C0_0_GL1 ;
wire [9:0] raddr_r_Z;
wire [8:0] raddr_r_s;
wire [9:0] waddr_r_Z;
wire [8:0] waddr_r_s;
wire [7:0] ram_ram_0_0_OLDA_Z;
wire [9:9] raddr_r_s_Z;
wire [9:9] waddr_r_s_Z;
wire [10:0] counter_r_Z;
wire [10:0] counter_r_s;
wire [9:0] counter_r_cry;
wire [0:0] counter_r_RNICB191_Y;
wire [1:1] counter_r_RNIAQJT1_Y;
wire [2:2] counter_r_RNI9A6I2_Y;
wire [3:3] counter_r_RNI9RO63_Y;
wire [4:4] counter_r_RNIADBR3_Y;
wire [5:5] counter_r_RNIC0UF4_Y;
wire [6:6] counter_r_RNIFKG45_Y;
wire [7:7] counter_r_RNIJ93P5_Y;
wire [8:8] counter_r_RNIOVLD6_Y;
wire [10:10] counter_r_RNO_FCO_8;
wire [10:10] counter_r_RNO_Y_8;
wire [9:9] counter_r_RNIUM827_Y;
wire [8:1] raddr_r_cry_Z;
wire [8:1] raddr_r_cry_Y;
wire [9:9] raddr_r_s_FCO;
wire [9:9] raddr_r_s_Y;
wire [8:1] waddr_r_cry_Z;
wire [8:1] waddr_r_cry_Y;
wire [9:9] waddr_r_s_FCO;
wire [9:9] waddr_r_s_Y;
wire [7:0] ram_ram_0_0_NEWA;
wire [8:8] ram_ram_0_0_A_DOUT_8;
wire [8:0] ram_ram_0_0_B_DOUT_8;
wire ram_ram_0_0_en_Z ;
wire VCC ;
wire counter_r_0 ;
wire GND ;
wire do_write_Z ;
wire N_1433_i ;
wire un7_counter_r ;
wire un16_counter_r ;
wire counter_r_cry_cy ;
wire empty_r_RNIFTEK_S ;
wire empty_r_RNIFTEK_Y ;
wire raddr_r_s_223_FCO ;
wire raddr_r_s_223_S ;
wire raddr_r_s_223_Y ;
wire waddr_r_s_224_FCO ;
wire waddr_r_s_224_S ;
wire waddr_r_s_224_Y ;
wire un7_counter_r_0_a2_5 ;
wire un7_counter_r_0_a2_4 ;
wire un16_counter_r_0_a2_7 ;
wire un16_counter_r_0_a2_6 ;
wire un16_counter_r_0_a2_0_6 ;
wire un16_counter_r_0_a2_0_5 ;
wire un16_counter_r_0_a2_0_4 ;
wire un16_counter_r_0_a2_9 ;
wire un7_counter_r_0_a2_7 ;
wire un16_counter_r_0_a2 ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire N_4 ;
wire N_3 ;
wire N_2 ;
wire N_1 ;
wire NC0 ;
wire NC1 ;
wire NC2 ;
wire NC3 ;
wire NC4 ;
wire NC5 ;
wire NC6 ;
wire NC7 ;
wire NC8 ;
wire NC9 ;
wire NC10 ;
wire NC11 ;
wire NC12 ;
wire NC13 ;
wire NC14 ;
wire NC15 ;
wire NC16 ;
wire NC17 ;
wire NC18 ;
  CFG1 \raddr_r_RNO[0]  (
	.A(raddr_r_Z[0]),
	.Y(raddr_r_s[0])
);
defparam \raddr_r_RNO[0] .INIT=2'h1;
  CFG1 \waddr_r_RNO[0]  (
	.A(waddr_r_Z[0]),
	.Y(waddr_r_s[0])
);
defparam \waddr_r_RNO[0] .INIT=2'h1;
  SLE ram_ram_0_0_en (
	.Q(ram_ram_0_0_en_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[0]  (
	.Q(ram_ram_0_0_OLDA_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(OutgoingTxByte[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[1]  (
	.Q(ram_ram_0_0_OLDA_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(OutgoingTxByte[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[2]  (
	.Q(ram_ram_0_0_OLDA_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(OutgoingTxByte[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[3]  (
	.Q(ram_ram_0_0_OLDA_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(OutgoingTxByte[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[4]  (
	.Q(ram_ram_0_0_OLDA_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(OutgoingTxByte[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[5]  (
	.Q(ram_ram_0_0_OLDA_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(OutgoingTxByte[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[6]  (
	.Q(ram_ram_0_0_OLDA_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(OutgoingTxByte[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[7]  (
	.Q(ram_ram_0_0_OLDA_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(OutgoingTxByte[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \raddr_r[9]  (
	.Q(raddr_r_Z[9]),
	.ADn(VCC),
	.ALn(UartLabFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s_Z[9]),
	.EN(counter_r_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \raddr_r[8]  (
	.Q(raddr_r_Z[8]),
	.ADn(VCC),
	.ALn(UartLabFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s[8]),
	.EN(counter_r_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \raddr_r[7]  (
	.Q(raddr_r_Z[7]),
	.ADn(VCC),
	.ALn(UartLabFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s[7]),
	.EN(counter_r_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \raddr_r[6]  (
	.Q(raddr_r_Z[6]),
	.ADn(VCC),
	.ALn(UartLabFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s[6]),
	.EN(counter_r_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \raddr_r[5]  (
	.Q(raddr_r_Z[5]),
	.ADn(VCC),
	.ALn(UartLabFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s[5]),
	.EN(counter_r_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \raddr_r[4]  (
	.Q(raddr_r_Z[4]),
	.ADn(VCC),
	.ALn(UartLabFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s[4]),
	.EN(counter_r_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \raddr_r[3]  (
	.Q(raddr_r_Z[3]),
	.ADn(VCC),
	.ALn(UartLabFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s[3]),
	.EN(counter_r_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \raddr_r[2]  (
	.Q(raddr_r_Z[2]),
	.ADn(VCC),
	.ALn(UartLabFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s[2]),
	.EN(counter_r_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \raddr_r[1]  (
	.Q(raddr_r_Z[1]),
	.ADn(VCC),
	.ALn(UartLabFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s[1]),
	.EN(counter_r_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \raddr_r[0]  (
	.Q(raddr_r_Z[0]),
	.ADn(VCC),
	.ALn(UartLabFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s[0]),
	.EN(counter_r_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \waddr_r[9]  (
	.Q(waddr_r_Z[9]),
	.ADn(VCC),
	.ALn(UartLabFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s_Z[9]),
	.EN(do_write_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \waddr_r[8]  (
	.Q(waddr_r_Z[8]),
	.ADn(VCC),
	.ALn(UartLabFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s[8]),
	.EN(do_write_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \waddr_r[7]  (
	.Q(waddr_r_Z[7]),
	.ADn(VCC),
	.ALn(UartLabFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s[7]),
	.EN(do_write_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \waddr_r[6]  (
	.Q(waddr_r_Z[6]),
	.ADn(VCC),
	.ALn(UartLabFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s[6]),
	.EN(do_write_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \waddr_r[5]  (
	.Q(waddr_r_Z[5]),
	.ADn(VCC),
	.ALn(UartLabFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s[5]),
	.EN(do_write_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \waddr_r[4]  (
	.Q(waddr_r_Z[4]),
	.ADn(VCC),
	.ALn(UartLabFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s[4]),
	.EN(do_write_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \waddr_r[3]  (
	.Q(waddr_r_Z[3]),
	.ADn(VCC),
	.ALn(UartLabFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s[3]),
	.EN(do_write_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \waddr_r[2]  (
	.Q(waddr_r_Z[2]),
	.ADn(VCC),
	.ALn(UartLabFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s[2]),
	.EN(do_write_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \waddr_r[1]  (
	.Q(waddr_r_Z[1]),
	.ADn(VCC),
	.ALn(UartLabFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s[1]),
	.EN(do_write_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \waddr_r[0]  (
	.Q(waddr_r_Z[0]),
	.ADn(VCC),
	.ALn(UartLabFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s[0]),
	.EN(do_write_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \counter_r[10]  (
	.Q(counter_r_Z[10]),
	.ADn(VCC),
	.ALn(UartLabFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[10]),
	.EN(N_1433_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \counter_r[9]  (
	.Q(counter_r_Z[9]),
	.ADn(VCC),
	.ALn(UartLabFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[9]),
	.EN(N_1433_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \counter_r[8]  (
	.Q(counter_r_Z[8]),
	.ADn(VCC),
	.ALn(UartLabFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[8]),
	.EN(N_1433_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \counter_r[7]  (
	.Q(counter_r_Z[7]),
	.ADn(VCC),
	.ALn(UartLabFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[7]),
	.EN(N_1433_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \counter_r[6]  (
	.Q(counter_r_Z[6]),
	.ADn(VCC),
	.ALn(UartLabFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[6]),
	.EN(N_1433_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \counter_r[5]  (
	.Q(counter_r_Z[5]),
	.ADn(VCC),
	.ALn(UartLabFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[5]),
	.EN(N_1433_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \counter_r[4]  (
	.Q(counter_r_Z[4]),
	.ADn(VCC),
	.ALn(UartLabFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[4]),
	.EN(N_1433_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \counter_r[3]  (
	.Q(counter_r_Z[3]),
	.ADn(VCC),
	.ALn(UartLabFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[3]),
	.EN(N_1433_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \counter_r[2]  (
	.Q(counter_r_Z[2]),
	.ADn(VCC),
	.ALn(UartLabFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[2]),
	.EN(N_1433_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \counter_r[1]  (
	.Q(counter_r_Z[1]),
	.ADn(VCC),
	.ALn(UartLabFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[1]),
	.EN(N_1433_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \counter_r[0]  (
	.Q(counter_r_Z[0]),
	.ADn(VCC),
	.ALn(UartLabFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[0]),
	.EN(N_1433_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE empty_r (
	.Q(UartLabTxFifoEmpty),
	.ADn(GND),
	.ALn(UartLabFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(un7_counter_r),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE full_r (
	.Q(UartLabTxFifoFull),
	.ADn(VCC),
	.ALn(UartLabFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(un16_counter_r),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:123
  SLE r_ack (
	.Q(r_ack_i),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  ARI1 empty_r_RNIFTEK (
	.FCO(counter_r_cry_cy),
	.S(empty_r_RNIFTEK_S),
	.Y(empty_r_RNIFTEK_Y),
	.B(re_i),
	.C(UartLabTxFifoEmpty),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam empty_r_RNIFTEK.INIT=20'h4DD00;
// @38:89
  ARI1 \counter_r_RNICB191[0]  (
	.FCO(counter_r_cry[0]),
	.S(counter_r_s[0]),
	.Y(counter_r_RNICB191_Y[0]),
	.B(re_i),
	.C(UartLabTxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[0]),
	.FCI(counter_r_cry_cy)
);
defparam \counter_r_RNICB191[0] .INIT=20'h5DD22;
// @38:89
  ARI1 \counter_r_RNIAQJT1[1]  (
	.FCO(counter_r_cry[1]),
	.S(counter_r_s[1]),
	.Y(counter_r_RNIAQJT1_Y[1]),
	.B(re_i),
	.C(UartLabTxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[1]),
	.FCI(counter_r_cry[0])
);
defparam \counter_r_RNIAQJT1[1] .INIT=20'h5DD22;
// @38:89
  ARI1 \counter_r_RNI9A6I2[2]  (
	.FCO(counter_r_cry[2]),
	.S(counter_r_s[2]),
	.Y(counter_r_RNI9A6I2_Y[2]),
	.B(re_i),
	.C(UartLabTxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[2]),
	.FCI(counter_r_cry[1])
);
defparam \counter_r_RNI9A6I2[2] .INIT=20'h5DD22;
// @38:89
  ARI1 \counter_r_RNI9RO63[3]  (
	.FCO(counter_r_cry[3]),
	.S(counter_r_s[3]),
	.Y(counter_r_RNI9RO63_Y[3]),
	.B(re_i),
	.C(UartLabTxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[3]),
	.FCI(counter_r_cry[2])
);
defparam \counter_r_RNI9RO63[3] .INIT=20'h5DD22;
// @38:89
  ARI1 \counter_r_RNIADBR3[4]  (
	.FCO(counter_r_cry[4]),
	.S(counter_r_s[4]),
	.Y(counter_r_RNIADBR3_Y[4]),
	.B(re_i),
	.C(UartLabTxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[4]),
	.FCI(counter_r_cry[3])
);
defparam \counter_r_RNIADBR3[4] .INIT=20'h5DD22;
// @38:89
  ARI1 \counter_r_RNIC0UF4[5]  (
	.FCO(counter_r_cry[5]),
	.S(counter_r_s[5]),
	.Y(counter_r_RNIC0UF4_Y[5]),
	.B(re_i),
	.C(UartLabTxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[5]),
	.FCI(counter_r_cry[4])
);
defparam \counter_r_RNIC0UF4[5] .INIT=20'h5DD22;
// @38:89
  ARI1 \counter_r_RNIFKG45[6]  (
	.FCO(counter_r_cry[6]),
	.S(counter_r_s[6]),
	.Y(counter_r_RNIFKG45_Y[6]),
	.B(re_i),
	.C(UartLabTxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[6]),
	.FCI(counter_r_cry[5])
);
defparam \counter_r_RNIFKG45[6] .INIT=20'h5DD22;
// @38:89
  ARI1 \counter_r_RNIJ93P5[7]  (
	.FCO(counter_r_cry[7]),
	.S(counter_r_s[7]),
	.Y(counter_r_RNIJ93P5_Y[7]),
	.B(re_i),
	.C(UartLabTxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[7]),
	.FCI(counter_r_cry[6])
);
defparam \counter_r_RNIJ93P5[7] .INIT=20'h5DD22;
// @38:89
  ARI1 \counter_r_RNIOVLD6[8]  (
	.FCO(counter_r_cry[8]),
	.S(counter_r_s[8]),
	.Y(counter_r_RNIOVLD6_Y[8]),
	.B(re_i),
	.C(UartLabTxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[8]),
	.FCI(counter_r_cry[7])
);
defparam \counter_r_RNIOVLD6[8] .INIT=20'h5DD22;
// @38:89
  ARI1 \counter_r_RNO[10]  (
	.FCO(counter_r_RNO_FCO_8[10]),
	.S(counter_r_s[10]),
	.Y(counter_r_RNO_Y_8[10]),
	.B(counter_r_Z[10]),
	.C(counter_r_0),
	.D(GND),
	.A(VCC),
	.FCI(counter_r_cry[9])
);
defparam \counter_r_RNO[10] .INIT=20'h46600;
// @38:89
  ARI1 \counter_r_RNIUM827[9]  (
	.FCO(counter_r_cry[9]),
	.S(counter_r_s[9]),
	.Y(counter_r_RNIUM827_Y[9]),
	.B(re_i),
	.C(UartLabTxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[9]),
	.FCI(counter_r_cry[8])
);
defparam \counter_r_RNIUM827[9] .INIT=20'h5DD22;
// @38:68
  ARI1 raddr_r_s_223 (
	.FCO(raddr_r_s_223_FCO),
	.S(raddr_r_s_223_S),
	.Y(raddr_r_s_223_Y),
	.B(raddr_r_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam raddr_r_s_223.INIT=20'h4AA00;
// @38:68
  ARI1 \raddr_r_cry[1]  (
	.FCO(raddr_r_cry_Z[1]),
	.S(raddr_r_s[1]),
	.Y(raddr_r_cry_Y[1]),
	.B(raddr_r_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_s_223_FCO)
);
defparam \raddr_r_cry[1] .INIT=20'h4AA00;
// @38:68
  ARI1 \raddr_r_cry[2]  (
	.FCO(raddr_r_cry_Z[2]),
	.S(raddr_r_s[2]),
	.Y(raddr_r_cry_Y[2]),
	.B(raddr_r_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[1])
);
defparam \raddr_r_cry[2] .INIT=20'h4AA00;
// @38:68
  ARI1 \raddr_r_cry[3]  (
	.FCO(raddr_r_cry_Z[3]),
	.S(raddr_r_s[3]),
	.Y(raddr_r_cry_Y[3]),
	.B(raddr_r_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[2])
);
defparam \raddr_r_cry[3] .INIT=20'h4AA00;
// @38:68
  ARI1 \raddr_r_cry[4]  (
	.FCO(raddr_r_cry_Z[4]),
	.S(raddr_r_s[4]),
	.Y(raddr_r_cry_Y[4]),
	.B(raddr_r_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[3])
);
defparam \raddr_r_cry[4] .INIT=20'h4AA00;
// @38:68
  ARI1 \raddr_r_cry[5]  (
	.FCO(raddr_r_cry_Z[5]),
	.S(raddr_r_s[5]),
	.Y(raddr_r_cry_Y[5]),
	.B(raddr_r_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[4])
);
defparam \raddr_r_cry[5] .INIT=20'h4AA00;
// @38:68
  ARI1 \raddr_r_cry[6]  (
	.FCO(raddr_r_cry_Z[6]),
	.S(raddr_r_s[6]),
	.Y(raddr_r_cry_Y[6]),
	.B(raddr_r_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[5])
);
defparam \raddr_r_cry[6] .INIT=20'h4AA00;
// @38:68
  ARI1 \raddr_r_cry[7]  (
	.FCO(raddr_r_cry_Z[7]),
	.S(raddr_r_s[7]),
	.Y(raddr_r_cry_Y[7]),
	.B(raddr_r_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[6])
);
defparam \raddr_r_cry[7] .INIT=20'h4AA00;
// @38:68
  ARI1 \raddr_r_s[9]  (
	.FCO(raddr_r_s_FCO[9]),
	.S(raddr_r_s_Z[9]),
	.Y(raddr_r_s_Y[9]),
	.B(raddr_r_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[8])
);
defparam \raddr_r_s[9] .INIT=20'h4AA00;
// @38:68
  ARI1 \raddr_r_cry[8]  (
	.FCO(raddr_r_cry_Z[8]),
	.S(raddr_r_s[8]),
	.Y(raddr_r_cry_Y[8]),
	.B(raddr_r_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[7])
);
defparam \raddr_r_cry[8] .INIT=20'h4AA00;
// @38:68
  ARI1 waddr_r_s_224 (
	.FCO(waddr_r_s_224_FCO),
	.S(waddr_r_s_224_S),
	.Y(waddr_r_s_224_Y),
	.B(waddr_r_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam waddr_r_s_224.INIT=20'h4AA00;
// @38:68
  ARI1 \waddr_r_cry[1]  (
	.FCO(waddr_r_cry_Z[1]),
	.S(waddr_r_s[1]),
	.Y(waddr_r_cry_Y[1]),
	.B(waddr_r_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_s_224_FCO)
);
defparam \waddr_r_cry[1] .INIT=20'h4AA00;
// @38:68
  ARI1 \waddr_r_cry[2]  (
	.FCO(waddr_r_cry_Z[2]),
	.S(waddr_r_s[2]),
	.Y(waddr_r_cry_Y[2]),
	.B(waddr_r_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[1])
);
defparam \waddr_r_cry[2] .INIT=20'h4AA00;
// @38:68
  ARI1 \waddr_r_cry[3]  (
	.FCO(waddr_r_cry_Z[3]),
	.S(waddr_r_s[3]),
	.Y(waddr_r_cry_Y[3]),
	.B(waddr_r_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[2])
);
defparam \waddr_r_cry[3] .INIT=20'h4AA00;
// @38:68
  ARI1 \waddr_r_cry[4]  (
	.FCO(waddr_r_cry_Z[4]),
	.S(waddr_r_s[4]),
	.Y(waddr_r_cry_Y[4]),
	.B(waddr_r_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[3])
);
defparam \waddr_r_cry[4] .INIT=20'h4AA00;
// @38:68
  ARI1 \waddr_r_cry[5]  (
	.FCO(waddr_r_cry_Z[5]),
	.S(waddr_r_s[5]),
	.Y(waddr_r_cry_Y[5]),
	.B(waddr_r_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[4])
);
defparam \waddr_r_cry[5] .INIT=20'h4AA00;
// @38:68
  ARI1 \waddr_r_cry[6]  (
	.FCO(waddr_r_cry_Z[6]),
	.S(waddr_r_s[6]),
	.Y(waddr_r_cry_Y[6]),
	.B(waddr_r_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[5])
);
defparam \waddr_r_cry[6] .INIT=20'h4AA00;
// @38:68
  ARI1 \waddr_r_cry[7]  (
	.FCO(waddr_r_cry_Z[7]),
	.S(waddr_r_s[7]),
	.Y(waddr_r_cry_Y[7]),
	.B(waddr_r_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[6])
);
defparam \waddr_r_cry[7] .INIT=20'h4AA00;
// @38:68
  ARI1 \waddr_r_s[9]  (
	.FCO(waddr_r_s_FCO[9]),
	.S(waddr_r_s_Z[9]),
	.Y(waddr_r_s_Y[9]),
	.B(waddr_r_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[8])
);
defparam \waddr_r_s[9] .INIT=20'h4AA00;
// @38:68
  ARI1 \waddr_r_cry[8]  (
	.FCO(waddr_r_cry_Z[8]),
	.S(waddr_r_s[8]),
	.Y(waddr_r_cry_Y[8]),
	.B(waddr_r_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[7])
);
defparam \waddr_r_cry[8] .INIT=20'h4AA00;
// @38:46
  RAM1K18 ram_ram_0_0 (
	.A_DOUT({NC8, NC7, NC6, NC5, NC4, NC3, NC2, NC1, NC0, ram_ram_0_0_A_DOUT_8[8], ram_ram_0_0_NEWA[7:0]}),
	.B_DOUT({NC17, NC16, NC15, NC14, NC13, NC12, NC11, NC10, NC9, ram_ram_0_0_B_DOUT_8[8:0]}),
	.BUSY(NC18),
	.A_CLK(FCCC_C0_0_GL1),
	.A_DOUT_CLK(VCC),
	.A_ARST_N(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC, VCC}),
	.A_DOUT_ARST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_ADDR({GND, raddr_r_Z[9:0], GND, GND, GND}),
	.A_WEN({GND, GND}),
	.B_CLK(FCCC_C0_0_GL1),
	.B_DOUT_CLK(VCC),
	.B_ARST_N(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC, VCC}),
	.B_DOUT_ARST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, UartLabTxFifoData[7:0]}),
	.B_ADDR({GND, waddr_r_Z[9:0], GND, GND, GND}),
	.B_WEN({GND, do_write_Z}),
	.A_EN(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, VCC, VCC}),
	.A_WMODE(GND),
	.B_EN(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, VCC, VCC}),
	.B_WMODE(GND),
	.SII_LOCK(GND)
);
defparam ram_ram_0_0.RAMINDEX="ram[7:0]%1024-1024%8-8%SPEED%0%0%DUAL-PORT%ECC_EN-0";
  CFG3 \ram_ram_0_0_OLDA_RNIMICM[7]  (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[7]),
	.C(ram_ram_0_0_OLDA_Z[7]),
	.Y(OutgoingTxByte[7])
);
defparam \ram_ram_0_0_OLDA_RNIMICM[7] .INIT=8'hD8;
  CFG3 \ram_ram_0_0_OLDA_RNILHCM[6]  (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[6]),
	.C(ram_ram_0_0_OLDA_Z[6]),
	.Y(OutgoingTxByte[6])
);
defparam \ram_ram_0_0_OLDA_RNILHCM[6] .INIT=8'hD8;
  CFG3 \ram_ram_0_0_OLDA_RNIKGCM[5]  (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[5]),
	.C(ram_ram_0_0_OLDA_Z[5]),
	.Y(OutgoingTxByte[5])
);
defparam \ram_ram_0_0_OLDA_RNIKGCM[5] .INIT=8'hD8;
  CFG3 \ram_ram_0_0_OLDA_RNIJFCM[4]  (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[4]),
	.C(ram_ram_0_0_OLDA_Z[4]),
	.Y(OutgoingTxByte[4])
);
defparam \ram_ram_0_0_OLDA_RNIJFCM[4] .INIT=8'hD8;
  CFG3 \ram_ram_0_0_OLDA_RNIIECM[3]  (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[3]),
	.C(ram_ram_0_0_OLDA_Z[3]),
	.Y(OutgoingTxByte[3])
);
defparam \ram_ram_0_0_OLDA_RNIIECM[3] .INIT=8'hD8;
  CFG3 \ram_ram_0_0_OLDA_RNIHDCM[2]  (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[2]),
	.C(ram_ram_0_0_OLDA_Z[2]),
	.Y(OutgoingTxByte[2])
);
defparam \ram_ram_0_0_OLDA_RNIHDCM[2] .INIT=8'hD8;
  CFG3 \ram_ram_0_0_OLDA_RNIGCCM[1]  (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[1]),
	.C(ram_ram_0_0_OLDA_Z[1]),
	.Y(OutgoingTxByte[1])
);
defparam \ram_ram_0_0_OLDA_RNIGCCM[1] .INIT=8'hD8;
  CFG3 \ram_ram_0_0_OLDA_RNIFBCM[0]  (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[0]),
	.C(ram_ram_0_0_OLDA_Z[0]),
	.Y(OutgoingTxByte[0])
);
defparam \ram_ram_0_0_OLDA_RNIFBCM[0] .INIT=8'hD8;
// @38:68
  CFG3 full_r_RNI7IJ11 (
	.A(we_i),
	.B(UartLabTxFifoFull),
	.C(empty_r_RNIFTEK_Y),
	.Y(N_1433_i)
);
defparam full_r_RNI7IJ11.INIT=8'h2D;
// @38:89
  CFG2 empty_r_RNIFTEK_0 (
	.A(UartLabTxFifoEmpty),
	.B(re_i),
	.Y(counter_r_0)
);
defparam empty_r_RNIFTEK_0.INIT=4'h4;
// @38:60
  CFG2 do_write (
	.A(UartLabTxFifoFull),
	.B(we_i),
	.Y(do_write_Z)
);
defparam do_write.INIT=4'h4;
// @38:82
  CFG4 \update.un7_counter_r_0_a2_5  (
	.A(counter_r_Z[6]),
	.B(counter_r_Z[5]),
	.C(counter_r_Z[2]),
	.D(counter_r_Z[1]),
	.Y(un7_counter_r_0_a2_5)
);
defparam \update.un7_counter_r_0_a2_5 .INIT=16'h0001;
// @38:82
  CFG4 \update.un7_counter_r_0_a2_4  (
	.A(counter_r_Z[10]),
	.B(counter_r_Z[9]),
	.C(counter_r_Z[8]),
	.D(counter_r_Z[7]),
	.Y(un7_counter_r_0_a2_4)
);
defparam \update.un7_counter_r_0_a2_4 .INIT=16'h0001;
// @38:89
  CFG4 \update.un16_counter_r_0_a2_7  (
	.A(counter_r_Z[6]),
	.B(counter_r_Z[4]),
	.C(counter_r_Z[3]),
	.D(counter_r_Z[1]),
	.Y(un16_counter_r_0_a2_7)
);
defparam \update.un16_counter_r_0_a2_7 .INIT=16'h8000;
// @38:89
  CFG4 \update.un16_counter_r_0_a2_6  (
	.A(counter_r_Z[9]),
	.B(counter_r_Z[7]),
	.C(counter_r_Z[2]),
	.D(counter_r_Z[0]),
	.Y(un16_counter_r_0_a2_6)
);
defparam \update.un16_counter_r_0_a2_6 .INIT=16'h8000;
// @38:89
  CFG4 \update.un16_counter_r_0_a2_0_6  (
	.A(counter_r_Z[9]),
	.B(counter_r_Z[4]),
	.C(counter_r_Z[3]),
	.D(counter_r_Z[1]),
	.Y(un16_counter_r_0_a2_0_6)
);
defparam \update.un16_counter_r_0_a2_0_6 .INIT=16'h0001;
// @38:89
  CFG4 \update.un16_counter_r_0_a2_0_5  (
	.A(counter_r_Z[8]),
	.B(counter_r_Z[7]),
	.C(counter_r_Z[2]),
	.D(counter_r_Z[0]),
	.Y(un16_counter_r_0_a2_0_5)
);
defparam \update.un16_counter_r_0_a2_0_5 .INIT=16'h0001;
// @38:89
  CFG3 \update.un16_counter_r_0_a2_0_4  (
	.A(counter_r_Z[10]),
	.B(counter_r_Z[6]),
	.C(counter_r_Z[5]),
	.Y(un16_counter_r_0_a2_0_4)
);
defparam \update.un16_counter_r_0_a2_0_4 .INIT=8'h02;
// @38:89
  CFG4 \update.un16_counter_r_0_a2_9  (
	.A(counter_r_Z[5]),
	.B(un16_counter_r_0_a2_6),
	.C(counter_r_Z[10]),
	.D(counter_r_Z[8]),
	.Y(un16_counter_r_0_a2_9)
);
defparam \update.un16_counter_r_0_a2_9 .INIT=16'h0800;
// @38:82
  CFG4 \update.un7_counter_r_0_a2_7  (
	.A(counter_r_Z[4]),
	.B(counter_r_Z[3]),
	.C(un7_counter_r_0_a2_5),
	.D(un7_counter_r_0_a2_4),
	.Y(un7_counter_r_0_a2_7)
);
defparam \update.un7_counter_r_0_a2_7 .INIT=16'h1000;
// @38:89
  CFG4 \update.un16_counter_r_0_a2  (
	.A(un16_counter_r_0_a2_9),
	.B(un16_counter_r_0_a2_7),
	.C(empty_r_RNIFTEK_Y),
	.D(do_write_Z),
	.Y(un16_counter_r_0_a2)
);
defparam \update.un16_counter_r_0_a2 .INIT=16'h8000;
// @38:82
  CFG4 \update.un7_counter_r_0_a2  (
	.A(un7_counter_r_0_a2_7),
	.B(empty_r_RNIFTEK_Y),
	.C(counter_r_Z[0]),
	.D(do_write_Z),
	.Y(un7_counter_r)
);
defparam \update.un7_counter_r_0_a2 .INIT=16'h0A2A;
// @38:89
  CFG4 \update.un16_counter_r_0  (
	.A(un16_counter_r_0_a2_0_6),
	.B(un16_counter_r_0_a2_0_4),
	.C(un16_counter_r_0_a2),
	.D(un16_counter_r_0_a2_0_5),
	.Y(un16_counter_r)
);
defparam \update.un16_counter_r_0 .INIT=16'hF8F0;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* fifo_8_10_1_8 */

module gated_fifo_8_10_1_8 (
  OutgoingTxByte,
  UartLabTxFifoData,
  UartLabTxFifoEmpty,
  UartLabTxFifoFull,
  FifoReadAck,
  ReadStrobe,
  WriteUartLab,
  FCCC_C0_0_GL1,
  UartLabFifoReset_i_arst_i
)
;
output [7:0] OutgoingTxByte ;
input [7:0] UartLabTxFifoData ;
output UartLabTxFifoEmpty ;
output UartLabTxFifoFull ;
output FifoReadAck ;
input ReadStrobe ;
input WriteUartLab ;
input FCCC_C0_0_GL1 ;
input UartLabFifoReset_i_arst_i ;
wire UartLabTxFifoEmpty ;
wire UartLabTxFifoFull ;
wire FifoReadAck ;
wire ReadStrobe ;
wire WriteUartLab ;
wire FCCC_C0_0_GL1 ;
wire UartLabFifoReset_i_arst_i ;
wire we_i_Z ;
wire VCC ;
wire Last_wone_i_0_sqmuxa_Z ;
wire GND ;
wire re_i_Z ;
wire Last_rone_i_0_sqmuxa_Z ;
wire Last_wone_i_Z ;
wire Last_rone_i_Z ;
wire r_ack_1_sqmuxa_i_Z ;
wire r_ack_i ;
// @45:86
  SLE we_i (
	.Q(we_i_Z),
	.ADn(VCC),
	.ALn(UartLabFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(Last_wone_i_0_sqmuxa_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:86
  SLE re_i (
	.Q(re_i_Z),
	.ADn(VCC),
	.ALn(UartLabFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(Last_rone_i_0_sqmuxa_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:86
  SLE Last_wone_i (
	.Q(Last_wone_i_Z),
	.ADn(VCC),
	.ALn(UartLabFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(WriteUartLab),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:86
  SLE Last_rone_i (
	.Q(Last_rone_i_Z),
	.ADn(VCC),
	.ALn(UartLabFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ReadStrobe),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:86
  SLE r_ack (
	.Q(FifoReadAck),
	.ADn(VCC),
	.ALn(UartLabFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ReadStrobe),
	.EN(r_ack_1_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:178
  CFG2 Last_wone_i_0_sqmuxa (
	.A(WriteUartLab),
	.B(Last_wone_i_Z),
	.Y(Last_wone_i_0_sqmuxa_Z)
);
defparam Last_wone_i_0_sqmuxa.INIT=4'h2;
// @45:145
  CFG2 Last_rone_i_0_sqmuxa (
	.A(ReadStrobe),
	.B(Last_rone_i_Z),
	.Y(Last_rone_i_0_sqmuxa_Z)
);
defparam Last_rone_i_0_sqmuxa.INIT=4'h2;
// @45:86
  CFG2 r_ack_1_sqmuxa_i (
	.A(ReadStrobe),
	.B(r_ack_i),
	.Y(r_ack_1_sqmuxa_i_Z)
);
defparam r_ack_1_sqmuxa_i.INIT=4'hD;
  fifo_8_10_1_8 fifo_i (
	.UartLabTxFifoData(UartLabTxFifoData[7:0]),
	.OutgoingTxByte(OutgoingTxByte[7:0]),
	.we_i(we_i_Z),
	.re_i(re_i_Z),
	.r_ack_i(r_ack_i),
	.UartLabTxFifoFull(UartLabTxFifoFull),
	.UartLabTxFifoEmpty(UartLabTxFifoEmpty),
	.UartLabFifoReset_i_arst_i(UartLabFifoReset_i_arst_i),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* gated_fifo_8_10_1_8 */

module UartTxFifoExtClk_10_0 (
  UartLabTxFifoData,
  WriteUartLab,
  UartLabTxFifoFull,
  RxdLab_c,
  RxdLab_c_i,
  UartTxClkLab,
  UartLabTxFifoEmpty,
  UartLabFifoReset_i_arst_i,
  UartLabFifoReset_i_data_i,
  FCCC_C0_0_GL1
)
;
input [7:0] UartLabTxFifoData ;
input WriteUartLab ;
output UartLabTxFifoFull ;
output RxdLab_c ;
output RxdLab_c_i ;
input UartTxClkLab ;
output UartLabTxFifoEmpty ;
input UartLabFifoReset_i_arst_i ;
input UartLabFifoReset_i_data_i ;
input FCCC_C0_0_GL1 ;
wire WriteUartLab ;
wire UartLabTxFifoFull ;
wire RxdLab_c ;
wire RxdLab_c_i ;
wire UartTxClkLab ;
wire UartLabTxFifoEmpty ;
wire UartLabFifoReset_i_arst_i ;
wire UartLabFifoReset_i_data_i ;
wire FCCC_C0_0_GL1 ;
wire [1:0] CurrentState_Z;
wire [0:0] CurrentState_i;
wire [1:0] NextState_Z;
wire [7:0] OutgoingTxByte;
wire VCC ;
wire GND ;
wire StartTx_Z ;
wire readstrobe13 ;
wire un1_readstrobe12_i ;
wire ReadStrobe_Z ;
wire N_1414_i ;
wire un1_readstrobe11_1_i_x2_Z ;
wire un1_NextState_1_sqmuxa_i_0_Z ;
wire un1_NextState_1_sqmuxa_i_0_1_Z ;
wire TxInProgress ;
wire FifoReadAck ;
wire StartTx_i ;
wire TxInProgress_i_i ;
  CFG1 \NextState_RNO[0]  (
	.A(CurrentState_Z[0]),
	.Y(CurrentState_i[0])
);
defparam \NextState_RNO[0] .INIT=2'h1;
// @47:205
  SLE \CurrentState[0]  (
	.Q(CurrentState_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(NextState_Z[0]),
	.EN(UartLabFifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:205
(* cdc_synchronizer=1 *)  SLE StartTx (
	.Q(StartTx_Z),
	.ADn(VCC),
	.ALn(UartLabFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(readstrobe13),
	.EN(un1_readstrobe12_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:205
  SLE ReadStrobe (
	.Q(ReadStrobe_Z),
	.ADn(VCC),
	.ALn(UartLabFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(CurrentState_Z[0]),
	.EN(N_1414_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:205
  SLE \NextState[1]  (
	.Q(NextState_Z[1]),
	.ADn(VCC),
	.ALn(UartLabFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_readstrobe11_1_i_x2_Z),
	.EN(un1_NextState_1_sqmuxa_i_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:205
  SLE \NextState[0]  (
	.Q(NextState_Z[0]),
	.ADn(VCC),
	.ALn(UartLabFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(CurrentState_i[0]),
	.EN(un1_NextState_1_sqmuxa_i_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:205
  SLE \CurrentState[1]  (
	.Q(CurrentState_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(NextState_Z[1]),
	.EN(UartLabFifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:217
  CFG3 un1_NextState_1_sqmuxa_i_0 (
	.A(CurrentState_Z[1]),
	.B(un1_NextState_1_sqmuxa_i_0_1_Z),
	.C(TxInProgress),
	.Y(un1_NextState_1_sqmuxa_i_0_Z)
);
defparam un1_NextState_1_sqmuxa_i_0.INIT=8'h86;
// @47:217
  CFG4 un1_NextState_1_sqmuxa_i_0_1 (
	.A(CurrentState_Z[0]),
	.B(UartLabTxFifoEmpty),
	.C(FifoReadAck),
	.D(CurrentState_Z[1]),
	.Y(un1_NextState_1_sqmuxa_i_0_1_Z)
);
defparam un1_NextState_1_sqmuxa_i_0_1.INIT=16'h551B;
// @47:217
  CFG2 un1_readstrobe11_1_i_x2 (
	.A(CurrentState_Z[0]),
	.B(CurrentState_Z[1]),
	.Y(un1_readstrobe11_1_i_x2_Z)
);
defparam un1_readstrobe11_1_i_x2.INIT=4'h6;
// @47:247
  CFG2 readstrobe13_0_a2 (
	.A(CurrentState_Z[0]),
	.B(CurrentState_Z[1]),
	.Y(readstrobe13)
);
defparam readstrobe13_0_a2.INIT=4'h4;
// @47:205
  CFG3 ReadStrobe_RNO (
	.A(FifoReadAck),
	.B(CurrentState_Z[1]),
	.C(CurrentState_Z[0]),
	.Y(N_1414_i)
);
defparam ReadStrobe_RNO.INIT=8'h1B;
// @47:205
  CFG3 StartTx_RNO (
	.A(FifoReadAck),
	.B(CurrentState_Z[1]),
	.C(CurrentState_Z[0]),
	.Y(un1_readstrobe12_i)
);
defparam StartTx_RNO.INIT=8'hCB;
// @47:162
  IBufP2Ports_16_15 IBufStartTx (
	.StartTx_i(StartTx_i),
	.StartTx(StartTx_Z),
	.UartTxClkLab(UartTxClkLab)
);
// @47:170
  UartTx_4 UartTxUart (
	.OutgoingTxByte(OutgoingTxByte[7:0]),
	.StartTx_i(StartTx_i),
	.TxInProgress_i_i(TxInProgress_i_i),
	.UartTxClkLab(UartTxClkLab),
	.UartLabFifoReset_i_arst_i(UartLabFifoReset_i_arst_i),
	.RxdLab_c_i(RxdLab_c_i),
	.RxdLab_c(RxdLab_c)
);
// @47:182
  IBufP2Ports_0_13 IBufTxInProgress_i (
	.TxInProgress(TxInProgress),
	.TxInProgress_i_i(TxInProgress_i_i),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1)
);
  gated_fifo_8_10_1_8 UartTxFifo (
	.OutgoingTxByte(OutgoingTxByte[7:0]),
	.UartLabTxFifoData(UartLabTxFifoData[7:0]),
	.UartLabTxFifoEmpty(UartLabTxFifoEmpty),
	.UartLabTxFifoFull(UartLabTxFifoFull),
	.FifoReadAck(FifoReadAck),
	.ReadStrobe(ReadStrobe_Z),
	.WriteUartLab(WriteUartLab),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1),
	.UartLabFifoReset_i_arst_i(UartLabFifoReset_i_arst_i)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UartTxFifoExtClk_10_0 */

module IBufP2Ports_11 (
  PPS_c,
  FCCC_C0_0_GL1,
  PPS_i
)
;
input PPS_c ;
input FCCC_C0_0_GL1 ;
output PPS_i ;
wire PPS_c ;
wire FCCC_C0_0_GL1 ;
wire PPS_i ;
wire VCC ;
wire Temp1_Z ;
wire GND ;
// @30:47
  SLE O (
	.Q(PPS_i),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(Temp1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:47
  SLE Temp1 (
	.Q(Temp1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(PPS_c),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP2Ports_11 */

module PPSCountPorts_work_main_architecture_main_0layer1 (
  PPSCount,
  PPSCounter,
  PPSCountReset,
  PPS_i,
  PPSCountReset_arst_i,
  PPSDetected_1z,
  FCCC_C0_0_GL1
)
;
output [31:0] PPSCount ;
output [31:0] PPSCounter ;
input PPSCountReset ;
input PPS_i ;
input PPSCountReset_arst_i ;
output PPSDetected_1z ;
input FCCC_C0_0_GL1 ;
wire PPSCountReset ;
wire PPS_i ;
wire PPSCountReset_arst_i ;
wire PPSDetected_1z ;
wire FCCC_C0_0_GL1 ;
wire [30:0] PPSAccum_i_s;
wire [31:31] PPSAccum_i_s_Z;
wire [31:2] PPSAccum_5;
wire [0:0] PPSAccum_5_Z;
wire [30:1] PPSAccum_i_cry_Z;
wire [30:1] PPSAccum_i_cry_Y;
wire [31:31] PPSAccum_i_s_FCO;
wire [31:31] PPSAccum_i_s_Y;
wire InvalidatePPSCount_Z ;
wire N_47_i ;
wire PPSAccum_i_0_sqmuxa_1_Z ;
wire PPSAccum_i_0_sqmuxa_1_i ;
wire VCC ;
wire PPSAccum_i_0_sqmuxa_1_RNI1M1M_Z ;
wire GND ;
wire un1_ppsreset_i ;
wire lastpps4 ;
wire LastPPS_Z ;
wire LastPPS_0_sqmuxa_Z ;
wire PPSAccum_0_sqmuxa_Z ;
wire PPSAccum_0_sqmuxa_0_Z ;
wire PPSAccum_5_cry_1_Y ;
wire PPSAccum_5_cry_1_Z ;
wire PPSAccum_5_cry_1_S ;
wire PPSAccum_5_cry_2_Z ;
wire PPSAccum_5_cry_2_Y ;
wire PPSAccum_5_cry_3_Z ;
wire PPSAccum_5_cry_3_Y ;
wire PPSAccum_5_cry_4_Z ;
wire PPSAccum_5_cry_4_Y ;
wire PPSAccum_5_cry_5_Z ;
wire PPSAccum_5_cry_5_Y ;
wire PPSAccum_5_cry_6_Z ;
wire PPSAccum_5_cry_6_Y ;
wire PPSAccum_5_cry_7_Z ;
wire PPSAccum_5_cry_7_Y ;
wire PPSAccum_5_cry_8_Z ;
wire PPSAccum_5_cry_8_Y ;
wire PPSAccum_5_cry_9_Z ;
wire PPSAccum_5_cry_9_Y ;
wire PPSAccum_5_cry_10_Z ;
wire PPSAccum_5_cry_10_Y ;
wire PPSAccum_5_cry_11_Z ;
wire PPSAccum_5_cry_11_Y ;
wire PPSAccum_5_cry_12_Z ;
wire PPSAccum_5_cry_12_Y ;
wire PPSAccum_5_cry_13_Z ;
wire PPSAccum_5_cry_13_Y ;
wire PPSAccum_5_cry_14_Z ;
wire PPSAccum_5_cry_14_Y ;
wire PPSAccum_5_cry_15_Z ;
wire PPSAccum_5_cry_15_Y ;
wire PPSAccum_5_cry_16_Z ;
wire PPSAccum_5_cry_16_Y ;
wire PPSAccum_5_cry_17_Z ;
wire PPSAccum_5_cry_17_Y ;
wire PPSAccum_5_cry_18_Z ;
wire PPSAccum_5_cry_18_Y ;
wire PPSAccum_5_cry_19_Z ;
wire PPSAccum_5_cry_19_Y ;
wire PPSAccum_5_cry_20_Z ;
wire PPSAccum_5_cry_20_Y ;
wire PPSAccum_5_cry_21_Z ;
wire PPSAccum_5_cry_21_Y ;
wire PPSAccum_5_cry_22_Z ;
wire PPSAccum_5_cry_22_Y ;
wire PPSAccum_5_cry_23_Z ;
wire PPSAccum_5_cry_23_Y ;
wire PPSAccum_5_cry_24_Z ;
wire PPSAccum_5_cry_24_Y ;
wire PPSAccum_5_cry_25_Z ;
wire PPSAccum_5_cry_25_Y ;
wire PPSAccum_5_cry_26_Z ;
wire PPSAccum_5_cry_26_Y ;
wire PPSAccum_5_cry_27_Z ;
wire PPSAccum_5_cry_27_Y ;
wire PPSAccum_5_cry_28_Z ;
wire PPSAccum_5_cry_28_Y ;
wire PPSAccum_5_cry_29_Z ;
wire PPSAccum_5_cry_29_Y ;
wire PPSAccum_5_s_31_FCO ;
wire PPSAccum_5_s_31_Y ;
wire PPSAccum_5_cry_30_Z ;
wire PPSAccum_5_cry_30_Y ;
wire PPSAccum_i_s_222_FCO ;
wire PPSAccum_i_s_222_S ;
wire PPSAccum_i_s_222_Y ;
  CFG1 \PPSAccum_i_RNO[0]  (
	.A(PPSCounter[0]),
	.Y(PPSAccum_i_s[0])
);
defparam \PPSAccum_i_RNO[0] .INIT=2'h1;
  CFG1 InvalidatePPSCount_RNI0A19 (
	.A(InvalidatePPSCount_Z),
	.Y(N_47_i)
);
defparam InvalidatePPSCount_RNI0A19.INIT=2'h1;
  CFG1 PPSAccum_i_0_sqmuxa_1_RNI4FQ5 (
	.A(PPSAccum_i_0_sqmuxa_1_Z),
	.Y(PPSAccum_i_0_sqmuxa_1_i)
);
defparam PPSAccum_i_0_sqmuxa_1_RNI4FQ5.INIT=2'h1;
// @35:54
  SLE \PPSAccum_i[0]  (
	.Q(PPSCounter[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(PPSAccum_i_s[0]),
	.EN(PPSAccum_i_0_sqmuxa_1_RNI1M1M_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(PPSAccum_i_0_sqmuxa_1_i)
);
// @35:54
  SLE \PPSAccum_i[1]  (
	.Q(PPSCounter[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(PPSAccum_i_s[1]),
	.EN(PPSAccum_i_0_sqmuxa_1_RNI1M1M_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(PPSAccum_i_0_sqmuxa_1_i)
);
// @35:54
  SLE \PPSAccum_i[2]  (
	.Q(PPSCounter[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(PPSAccum_i_s[2]),
	.EN(PPSAccum_i_0_sqmuxa_1_RNI1M1M_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(PPSAccum_i_0_sqmuxa_1_i)
);
// @35:54
  SLE \PPSAccum_i[3]  (
	.Q(PPSCounter[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(PPSAccum_i_s[3]),
	.EN(PPSAccum_i_0_sqmuxa_1_RNI1M1M_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(PPSAccum_i_0_sqmuxa_1_i)
);
// @35:54
  SLE \PPSAccum_i[4]  (
	.Q(PPSCounter[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(PPSAccum_i_s[4]),
	.EN(PPSAccum_i_0_sqmuxa_1_RNI1M1M_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(PPSAccum_i_0_sqmuxa_1_i)
);
// @35:54
  SLE \PPSAccum_i[5]  (
	.Q(PPSCounter[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(PPSAccum_i_s[5]),
	.EN(PPSAccum_i_0_sqmuxa_1_RNI1M1M_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(PPSAccum_i_0_sqmuxa_1_i)
);
// @35:54
  SLE \PPSAccum_i[6]  (
	.Q(PPSCounter[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(PPSAccum_i_s[6]),
	.EN(PPSAccum_i_0_sqmuxa_1_RNI1M1M_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(PPSAccum_i_0_sqmuxa_1_i)
);
// @35:54
  SLE \PPSAccum_i[7]  (
	.Q(PPSCounter[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(PPSAccum_i_s[7]),
	.EN(PPSAccum_i_0_sqmuxa_1_RNI1M1M_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(PPSAccum_i_0_sqmuxa_1_i)
);
// @35:54
  SLE \PPSAccum_i[8]  (
	.Q(PPSCounter[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(PPSAccum_i_s[8]),
	.EN(PPSAccum_i_0_sqmuxa_1_RNI1M1M_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(PPSAccum_i_0_sqmuxa_1_i)
);
// @35:54
  SLE \PPSAccum_i[9]  (
	.Q(PPSCounter[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(PPSAccum_i_s[9]),
	.EN(PPSAccum_i_0_sqmuxa_1_RNI1M1M_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(PPSAccum_i_0_sqmuxa_1_i)
);
// @35:54
  SLE \PPSAccum_i[10]  (
	.Q(PPSCounter[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(PPSAccum_i_s[10]),
	.EN(PPSAccum_i_0_sqmuxa_1_RNI1M1M_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(PPSAccum_i_0_sqmuxa_1_i)
);
// @35:54
  SLE \PPSAccum_i[11]  (
	.Q(PPSCounter[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(PPSAccum_i_s[11]),
	.EN(PPSAccum_i_0_sqmuxa_1_RNI1M1M_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(PPSAccum_i_0_sqmuxa_1_i)
);
// @35:54
  SLE \PPSAccum_i[12]  (
	.Q(PPSCounter[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(PPSAccum_i_s[12]),
	.EN(PPSAccum_i_0_sqmuxa_1_RNI1M1M_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(PPSAccum_i_0_sqmuxa_1_i)
);
// @35:54
  SLE \PPSAccum_i[13]  (
	.Q(PPSCounter[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(PPSAccum_i_s[13]),
	.EN(PPSAccum_i_0_sqmuxa_1_RNI1M1M_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(PPSAccum_i_0_sqmuxa_1_i)
);
// @35:54
  SLE \PPSAccum_i[14]  (
	.Q(PPSCounter[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(PPSAccum_i_s[14]),
	.EN(PPSAccum_i_0_sqmuxa_1_RNI1M1M_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(PPSAccum_i_0_sqmuxa_1_i)
);
// @35:54
  SLE \PPSAccum_i[15]  (
	.Q(PPSCounter[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(PPSAccum_i_s[15]),
	.EN(PPSAccum_i_0_sqmuxa_1_RNI1M1M_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(PPSAccum_i_0_sqmuxa_1_i)
);
// @35:54
  SLE \PPSAccum_i[16]  (
	.Q(PPSCounter[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(PPSAccum_i_s[16]),
	.EN(PPSAccum_i_0_sqmuxa_1_RNI1M1M_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(PPSAccum_i_0_sqmuxa_1_i)
);
// @35:54
  SLE \PPSAccum_i[17]  (
	.Q(PPSCounter[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(PPSAccum_i_s[17]),
	.EN(PPSAccum_i_0_sqmuxa_1_RNI1M1M_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(PPSAccum_i_0_sqmuxa_1_i)
);
// @35:54
  SLE \PPSAccum_i[18]  (
	.Q(PPSCounter[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(PPSAccum_i_s[18]),
	.EN(PPSAccum_i_0_sqmuxa_1_RNI1M1M_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(PPSAccum_i_0_sqmuxa_1_i)
);
// @35:54
  SLE \PPSAccum_i[19]  (
	.Q(PPSCounter[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(PPSAccum_i_s[19]),
	.EN(PPSAccum_i_0_sqmuxa_1_RNI1M1M_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(PPSAccum_i_0_sqmuxa_1_i)
);
// @35:54
  SLE \PPSAccum_i[20]  (
	.Q(PPSCounter[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(PPSAccum_i_s[20]),
	.EN(PPSAccum_i_0_sqmuxa_1_RNI1M1M_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(PPSAccum_i_0_sqmuxa_1_i)
);
// @35:54
  SLE \PPSAccum_i[21]  (
	.Q(PPSCounter[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(PPSAccum_i_s[21]),
	.EN(PPSAccum_i_0_sqmuxa_1_RNI1M1M_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(PPSAccum_i_0_sqmuxa_1_i)
);
// @35:54
  SLE \PPSAccum_i[22]  (
	.Q(PPSCounter[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(PPSAccum_i_s[22]),
	.EN(PPSAccum_i_0_sqmuxa_1_RNI1M1M_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(PPSAccum_i_0_sqmuxa_1_i)
);
// @35:54
  SLE \PPSAccum_i[23]  (
	.Q(PPSCounter[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(PPSAccum_i_s[23]),
	.EN(PPSAccum_i_0_sqmuxa_1_RNI1M1M_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(PPSAccum_i_0_sqmuxa_1_i)
);
// @35:54
  SLE \PPSAccum_i[24]  (
	.Q(PPSCounter[24]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(PPSAccum_i_s[24]),
	.EN(PPSAccum_i_0_sqmuxa_1_RNI1M1M_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(PPSAccum_i_0_sqmuxa_1_i)
);
// @35:54
  SLE \PPSAccum_i[25]  (
	.Q(PPSCounter[25]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(PPSAccum_i_s[25]),
	.EN(PPSAccum_i_0_sqmuxa_1_RNI1M1M_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(PPSAccum_i_0_sqmuxa_1_i)
);
// @35:54
  SLE \PPSAccum_i[26]  (
	.Q(PPSCounter[26]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(PPSAccum_i_s[26]),
	.EN(PPSAccum_i_0_sqmuxa_1_RNI1M1M_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(PPSAccum_i_0_sqmuxa_1_i)
);
// @35:54
  SLE \PPSAccum_i[27]  (
	.Q(PPSCounter[27]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(PPSAccum_i_s[27]),
	.EN(PPSAccum_i_0_sqmuxa_1_RNI1M1M_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(PPSAccum_i_0_sqmuxa_1_i)
);
// @35:54
  SLE \PPSAccum_i[28]  (
	.Q(PPSCounter[28]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(PPSAccum_i_s[28]),
	.EN(PPSAccum_i_0_sqmuxa_1_RNI1M1M_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(PPSAccum_i_0_sqmuxa_1_i)
);
// @35:54
  SLE \PPSAccum_i[29]  (
	.Q(PPSCounter[29]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(PPSAccum_i_s[29]),
	.EN(PPSAccum_i_0_sqmuxa_1_RNI1M1M_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(PPSAccum_i_0_sqmuxa_1_i)
);
// @35:54
  SLE \PPSAccum_i[30]  (
	.Q(PPSCounter[30]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(PPSAccum_i_s[30]),
	.EN(PPSAccum_i_0_sqmuxa_1_RNI1M1M_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(PPSAccum_i_0_sqmuxa_1_i)
);
// @35:54
  SLE \PPSAccum_i[31]  (
	.Q(PPSCounter[31]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(PPSAccum_i_s_Z[31]),
	.EN(PPSAccum_i_0_sqmuxa_1_RNI1M1M_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(PPSAccum_i_0_sqmuxa_1_i)
);
  CFG2 PPSAccum_i_0_sqmuxa_1_RNI1M1M (
	.A(un1_ppsreset_i),
	.B(PPSAccum_i_0_sqmuxa_1_Z),
	.Y(PPSAccum_i_0_sqmuxa_1_RNI1M1M_Z)
);
defparam PPSAccum_i_0_sqmuxa_1_RNI1M1M.INIT=4'hE;
// @35:54
  SLE PPSDetected (
	.Q(PPSDetected_1z),
	.ADn(VCC),
	.ALn(PPSCountReset_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(VCC),
	.EN(lastpps4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:54
  SLE LastPPS (
	.Q(LastPPS_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(PPS_i),
	.EN(LastPPS_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:54
  SLE InvalidatePPSCount (
	.Q(InvalidatePPSCount_Z),
	.ADn(GND),
	.ALn(PPSCountReset_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(GND),
	.EN(PPSAccum_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:54
  SLE \PPSAccum[4]  (
	.Q(PPSCount[4]),
	.ADn(VCC),
	.ALn(PPSCountReset_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(PPSAccum_5[4]),
	.EN(PPSAccum_0_sqmuxa_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:54
  SLE \PPSAccum[3]  (
	.Q(PPSCount[3]),
	.ADn(VCC),
	.ALn(PPSCountReset_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(PPSAccum_5[3]),
	.EN(PPSAccum_0_sqmuxa_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:54
  SLE \PPSAccum[2]  (
	.Q(PPSCount[2]),
	.ADn(VCC),
	.ALn(PPSCountReset_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(PPSAccum_5[2]),
	.EN(PPSAccum_0_sqmuxa_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:54
  SLE \PPSAccum[1]  (
	.Q(PPSCount[1]),
	.ADn(VCC),
	.ALn(PPSCountReset_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(PPSAccum_5_cry_1_Y),
	.EN(PPSAccum_0_sqmuxa_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:54
  SLE \PPSAccum[0]  (
	.Q(PPSCount[0]),
	.ADn(VCC),
	.ALn(PPSCountReset_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(PPSAccum_5_Z[0]),
	.EN(PPSAccum_0_sqmuxa_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:54
  SLE \PPSAccum[19]  (
	.Q(PPSCount[19]),
	.ADn(VCC),
	.ALn(PPSCountReset_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(PPSAccum_5[19]),
	.EN(PPSAccum_0_sqmuxa_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:54
  SLE \PPSAccum[18]  (
	.Q(PPSCount[18]),
	.ADn(VCC),
	.ALn(PPSCountReset_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(PPSAccum_5[18]),
	.EN(PPSAccum_0_sqmuxa_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:54
  SLE \PPSAccum[17]  (
	.Q(PPSCount[17]),
	.ADn(VCC),
	.ALn(PPSCountReset_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(PPSAccum_5[17]),
	.EN(PPSAccum_0_sqmuxa_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:54
  SLE \PPSAccum[16]  (
	.Q(PPSCount[16]),
	.ADn(VCC),
	.ALn(PPSCountReset_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(PPSAccum_5[16]),
	.EN(PPSAccum_0_sqmuxa_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:54
  SLE \PPSAccum[15]  (
	.Q(PPSCount[15]),
	.ADn(VCC),
	.ALn(PPSCountReset_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(PPSAccum_5[15]),
	.EN(PPSAccum_0_sqmuxa_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:54
  SLE \PPSAccum[14]  (
	.Q(PPSCount[14]),
	.ADn(VCC),
	.ALn(PPSCountReset_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(PPSAccum_5[14]),
	.EN(PPSAccum_0_sqmuxa_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:54
  SLE \PPSAccum[13]  (
	.Q(PPSCount[13]),
	.ADn(VCC),
	.ALn(PPSCountReset_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(PPSAccum_5[13]),
	.EN(PPSAccum_0_sqmuxa_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:54
  SLE \PPSAccum[12]  (
	.Q(PPSCount[12]),
	.ADn(VCC),
	.ALn(PPSCountReset_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(PPSAccum_5[12]),
	.EN(PPSAccum_0_sqmuxa_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:54
  SLE \PPSAccum[11]  (
	.Q(PPSCount[11]),
	.ADn(VCC),
	.ALn(PPSCountReset_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(PPSAccum_5[11]),
	.EN(PPSAccum_0_sqmuxa_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:54
  SLE \PPSAccum[10]  (
	.Q(PPSCount[10]),
	.ADn(VCC),
	.ALn(PPSCountReset_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(PPSAccum_5[10]),
	.EN(PPSAccum_0_sqmuxa_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:54
  SLE \PPSAccum[9]  (
	.Q(PPSCount[9]),
	.ADn(VCC),
	.ALn(PPSCountReset_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(PPSAccum_5[9]),
	.EN(PPSAccum_0_sqmuxa_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:54
  SLE \PPSAccum[8]  (
	.Q(PPSCount[8]),
	.ADn(VCC),
	.ALn(PPSCountReset_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(PPSAccum_5[8]),
	.EN(PPSAccum_0_sqmuxa_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:54
  SLE \PPSAccum[7]  (
	.Q(PPSCount[7]),
	.ADn(VCC),
	.ALn(PPSCountReset_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(PPSAccum_5[7]),
	.EN(PPSAccum_0_sqmuxa_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:54
  SLE \PPSAccum[6]  (
	.Q(PPSCount[6]),
	.ADn(VCC),
	.ALn(PPSCountReset_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(PPSAccum_5[6]),
	.EN(PPSAccum_0_sqmuxa_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:54
  SLE \PPSAccum[5]  (
	.Q(PPSCount[5]),
	.ADn(VCC),
	.ALn(PPSCountReset_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(PPSAccum_5[5]),
	.EN(PPSAccum_0_sqmuxa_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:54
  SLE \PPSAccum[31]  (
	.Q(PPSCount[31]),
	.ADn(VCC),
	.ALn(PPSCountReset_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(PPSAccum_5[31]),
	.EN(PPSAccum_0_sqmuxa_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:54
  SLE \PPSAccum[30]  (
	.Q(PPSCount[30]),
	.ADn(VCC),
	.ALn(PPSCountReset_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(PPSAccum_5[30]),
	.EN(PPSAccum_0_sqmuxa_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:54
  SLE \PPSAccum[29]  (
	.Q(PPSCount[29]),
	.ADn(VCC),
	.ALn(PPSCountReset_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(PPSAccum_5[29]),
	.EN(PPSAccum_0_sqmuxa_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:54
  SLE \PPSAccum[28]  (
	.Q(PPSCount[28]),
	.ADn(VCC),
	.ALn(PPSCountReset_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(PPSAccum_5[28]),
	.EN(PPSAccum_0_sqmuxa_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:54
  SLE \PPSAccum[27]  (
	.Q(PPSCount[27]),
	.ADn(VCC),
	.ALn(PPSCountReset_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(PPSAccum_5[27]),
	.EN(PPSAccum_0_sqmuxa_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:54
  SLE \PPSAccum[26]  (
	.Q(PPSCount[26]),
	.ADn(VCC),
	.ALn(PPSCountReset_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(PPSAccum_5[26]),
	.EN(PPSAccum_0_sqmuxa_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:54
  SLE \PPSAccum[25]  (
	.Q(PPSCount[25]),
	.ADn(VCC),
	.ALn(PPSCountReset_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(PPSAccum_5[25]),
	.EN(PPSAccum_0_sqmuxa_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:54
  SLE \PPSAccum[24]  (
	.Q(PPSCount[24]),
	.ADn(VCC),
	.ALn(PPSCountReset_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(PPSAccum_5[24]),
	.EN(PPSAccum_0_sqmuxa_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:54
  SLE \PPSAccum[23]  (
	.Q(PPSCount[23]),
	.ADn(VCC),
	.ALn(PPSCountReset_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(PPSAccum_5[23]),
	.EN(PPSAccum_0_sqmuxa_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:54
  SLE \PPSAccum[22]  (
	.Q(PPSCount[22]),
	.ADn(VCC),
	.ALn(PPSCountReset_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(PPSAccum_5[22]),
	.EN(PPSAccum_0_sqmuxa_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:54
  SLE \PPSAccum[21]  (
	.Q(PPSCount[21]),
	.ADn(VCC),
	.ALn(PPSCountReset_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(PPSAccum_5[21]),
	.EN(PPSAccum_0_sqmuxa_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:54
  SLE \PPSAccum[20]  (
	.Q(PPSCount[20]),
	.ADn(VCC),
	.ALn(PPSCountReset_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(PPSAccum_5[20]),
	.EN(PPSAccum_0_sqmuxa_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:83
  ARI1 PPSAccum_5_cry_1 (
	.FCO(PPSAccum_5_cry_1_Z),
	.S(PPSAccum_5_cry_1_S),
	.Y(PPSAccum_5_cry_1_Y),
	.B(InvalidatePPSCount_Z),
	.C(GND),
	.D(GND),
	.A(PPSCounter[1]),
	.FCI(GND)
);
defparam PPSAccum_5_cry_1.INIT=20'h50055;
// @35:83
  ARI1 PPSAccum_5_cry_2 (
	.FCO(PPSAccum_5_cry_2_Z),
	.S(PPSAccum_5[2]),
	.Y(PPSAccum_5_cry_2_Y),
	.B(PPSCounter[2]),
	.C(InvalidatePPSCount_Z),
	.D(GND),
	.A(VCC),
	.FCI(PPSAccum_5_cry_1_Z)
);
defparam PPSAccum_5_cry_2.INIT=20'h42200;
// @35:83
  ARI1 PPSAccum_5_cry_3 (
	.FCO(PPSAccum_5_cry_3_Z),
	.S(PPSAccum_5[3]),
	.Y(PPSAccum_5_cry_3_Y),
	.B(N_47_i),
	.C(PPSCounter[3]),
	.D(GND),
	.A(VCC),
	.FCI(PPSAccum_5_cry_2_Z)
);
defparam PPSAccum_5_cry_3.INIT=20'h48800;
// @35:83
  ARI1 PPSAccum_5_cry_4 (
	.FCO(PPSAccum_5_cry_4_Z),
	.S(PPSAccum_5[4]),
	.Y(PPSAccum_5_cry_4_Y),
	.B(N_47_i),
	.C(PPSCounter[4]),
	.D(GND),
	.A(VCC),
	.FCI(PPSAccum_5_cry_3_Z)
);
defparam PPSAccum_5_cry_4.INIT=20'h48800;
// @35:83
  ARI1 PPSAccum_5_cry_5 (
	.FCO(PPSAccum_5_cry_5_Z),
	.S(PPSAccum_5[5]),
	.Y(PPSAccum_5_cry_5_Y),
	.B(N_47_i),
	.C(PPSCounter[5]),
	.D(GND),
	.A(VCC),
	.FCI(PPSAccum_5_cry_4_Z)
);
defparam PPSAccum_5_cry_5.INIT=20'h48800;
// @35:83
  ARI1 PPSAccum_5_cry_6 (
	.FCO(PPSAccum_5_cry_6_Z),
	.S(PPSAccum_5[6]),
	.Y(PPSAccum_5_cry_6_Y),
	.B(N_47_i),
	.C(PPSCounter[6]),
	.D(GND),
	.A(VCC),
	.FCI(PPSAccum_5_cry_5_Z)
);
defparam PPSAccum_5_cry_6.INIT=20'h48800;
// @35:83
  ARI1 PPSAccum_5_cry_7 (
	.FCO(PPSAccum_5_cry_7_Z),
	.S(PPSAccum_5[7]),
	.Y(PPSAccum_5_cry_7_Y),
	.B(N_47_i),
	.C(PPSCounter[7]),
	.D(GND),
	.A(VCC),
	.FCI(PPSAccum_5_cry_6_Z)
);
defparam PPSAccum_5_cry_7.INIT=20'h48800;
// @35:83
  ARI1 PPSAccum_5_cry_8 (
	.FCO(PPSAccum_5_cry_8_Z),
	.S(PPSAccum_5[8]),
	.Y(PPSAccum_5_cry_8_Y),
	.B(N_47_i),
	.C(PPSCounter[8]),
	.D(GND),
	.A(VCC),
	.FCI(PPSAccum_5_cry_7_Z)
);
defparam PPSAccum_5_cry_8.INIT=20'h48800;
// @35:83
  ARI1 PPSAccum_5_cry_9 (
	.FCO(PPSAccum_5_cry_9_Z),
	.S(PPSAccum_5[9]),
	.Y(PPSAccum_5_cry_9_Y),
	.B(N_47_i),
	.C(PPSCounter[9]),
	.D(GND),
	.A(VCC),
	.FCI(PPSAccum_5_cry_8_Z)
);
defparam PPSAccum_5_cry_9.INIT=20'h48800;
// @35:83
  ARI1 PPSAccum_5_cry_10 (
	.FCO(PPSAccum_5_cry_10_Z),
	.S(PPSAccum_5[10]),
	.Y(PPSAccum_5_cry_10_Y),
	.B(N_47_i),
	.C(PPSCounter[10]),
	.D(GND),
	.A(VCC),
	.FCI(PPSAccum_5_cry_9_Z)
);
defparam PPSAccum_5_cry_10.INIT=20'h48800;
// @35:83
  ARI1 PPSAccum_5_cry_11 (
	.FCO(PPSAccum_5_cry_11_Z),
	.S(PPSAccum_5[11]),
	.Y(PPSAccum_5_cry_11_Y),
	.B(N_47_i),
	.C(PPSCounter[11]),
	.D(GND),
	.A(VCC),
	.FCI(PPSAccum_5_cry_10_Z)
);
defparam PPSAccum_5_cry_11.INIT=20'h48800;
// @35:83
  ARI1 PPSAccum_5_cry_12 (
	.FCO(PPSAccum_5_cry_12_Z),
	.S(PPSAccum_5[12]),
	.Y(PPSAccum_5_cry_12_Y),
	.B(N_47_i),
	.C(PPSCounter[12]),
	.D(GND),
	.A(VCC),
	.FCI(PPSAccum_5_cry_11_Z)
);
defparam PPSAccum_5_cry_12.INIT=20'h48800;
// @35:83
  ARI1 PPSAccum_5_cry_13 (
	.FCO(PPSAccum_5_cry_13_Z),
	.S(PPSAccum_5[13]),
	.Y(PPSAccum_5_cry_13_Y),
	.B(N_47_i),
	.C(PPSCounter[13]),
	.D(GND),
	.A(VCC),
	.FCI(PPSAccum_5_cry_12_Z)
);
defparam PPSAccum_5_cry_13.INIT=20'h48800;
// @35:83
  ARI1 PPSAccum_5_cry_14 (
	.FCO(PPSAccum_5_cry_14_Z),
	.S(PPSAccum_5[14]),
	.Y(PPSAccum_5_cry_14_Y),
	.B(N_47_i),
	.C(PPSCounter[14]),
	.D(GND),
	.A(VCC),
	.FCI(PPSAccum_5_cry_13_Z)
);
defparam PPSAccum_5_cry_14.INIT=20'h48800;
// @35:83
  ARI1 PPSAccum_5_cry_15 (
	.FCO(PPSAccum_5_cry_15_Z),
	.S(PPSAccum_5[15]),
	.Y(PPSAccum_5_cry_15_Y),
	.B(N_47_i),
	.C(PPSCounter[15]),
	.D(GND),
	.A(VCC),
	.FCI(PPSAccum_5_cry_14_Z)
);
defparam PPSAccum_5_cry_15.INIT=20'h48800;
// @35:83
  ARI1 PPSAccum_5_cry_16 (
	.FCO(PPSAccum_5_cry_16_Z),
	.S(PPSAccum_5[16]),
	.Y(PPSAccum_5_cry_16_Y),
	.B(N_47_i),
	.C(PPSCounter[16]),
	.D(GND),
	.A(VCC),
	.FCI(PPSAccum_5_cry_15_Z)
);
defparam PPSAccum_5_cry_16.INIT=20'h48800;
// @35:83
  ARI1 PPSAccum_5_cry_17 (
	.FCO(PPSAccum_5_cry_17_Z),
	.S(PPSAccum_5[17]),
	.Y(PPSAccum_5_cry_17_Y),
	.B(N_47_i),
	.C(PPSCounter[17]),
	.D(GND),
	.A(VCC),
	.FCI(PPSAccum_5_cry_16_Z)
);
defparam PPSAccum_5_cry_17.INIT=20'h48800;
// @35:83
  ARI1 PPSAccum_5_cry_18 (
	.FCO(PPSAccum_5_cry_18_Z),
	.S(PPSAccum_5[18]),
	.Y(PPSAccum_5_cry_18_Y),
	.B(N_47_i),
	.C(PPSCounter[18]),
	.D(GND),
	.A(VCC),
	.FCI(PPSAccum_5_cry_17_Z)
);
defparam PPSAccum_5_cry_18.INIT=20'h48800;
// @35:83
  ARI1 PPSAccum_5_cry_19 (
	.FCO(PPSAccum_5_cry_19_Z),
	.S(PPSAccum_5[19]),
	.Y(PPSAccum_5_cry_19_Y),
	.B(N_47_i),
	.C(PPSCounter[19]),
	.D(GND),
	.A(VCC),
	.FCI(PPSAccum_5_cry_18_Z)
);
defparam PPSAccum_5_cry_19.INIT=20'h48800;
// @35:83
  ARI1 PPSAccum_5_cry_20 (
	.FCO(PPSAccum_5_cry_20_Z),
	.S(PPSAccum_5[20]),
	.Y(PPSAccum_5_cry_20_Y),
	.B(N_47_i),
	.C(PPSCounter[20]),
	.D(GND),
	.A(VCC),
	.FCI(PPSAccum_5_cry_19_Z)
);
defparam PPSAccum_5_cry_20.INIT=20'h48800;
// @35:83
  ARI1 PPSAccum_5_cry_21 (
	.FCO(PPSAccum_5_cry_21_Z),
	.S(PPSAccum_5[21]),
	.Y(PPSAccum_5_cry_21_Y),
	.B(N_47_i),
	.C(PPSCounter[21]),
	.D(GND),
	.A(VCC),
	.FCI(PPSAccum_5_cry_20_Z)
);
defparam PPSAccum_5_cry_21.INIT=20'h48800;
// @35:83
  ARI1 PPSAccum_5_cry_22 (
	.FCO(PPSAccum_5_cry_22_Z),
	.S(PPSAccum_5[22]),
	.Y(PPSAccum_5_cry_22_Y),
	.B(N_47_i),
	.C(PPSCounter[22]),
	.D(GND),
	.A(VCC),
	.FCI(PPSAccum_5_cry_21_Z)
);
defparam PPSAccum_5_cry_22.INIT=20'h48800;
// @35:83
  ARI1 PPSAccum_5_cry_23 (
	.FCO(PPSAccum_5_cry_23_Z),
	.S(PPSAccum_5[23]),
	.Y(PPSAccum_5_cry_23_Y),
	.B(N_47_i),
	.C(PPSCounter[23]),
	.D(GND),
	.A(VCC),
	.FCI(PPSAccum_5_cry_22_Z)
);
defparam PPSAccum_5_cry_23.INIT=20'h48800;
// @35:83
  ARI1 PPSAccum_5_cry_24 (
	.FCO(PPSAccum_5_cry_24_Z),
	.S(PPSAccum_5[24]),
	.Y(PPSAccum_5_cry_24_Y),
	.B(N_47_i),
	.C(PPSCounter[24]),
	.D(GND),
	.A(VCC),
	.FCI(PPSAccum_5_cry_23_Z)
);
defparam PPSAccum_5_cry_24.INIT=20'h48800;
// @35:83
  ARI1 PPSAccum_5_cry_25 (
	.FCO(PPSAccum_5_cry_25_Z),
	.S(PPSAccum_5[25]),
	.Y(PPSAccum_5_cry_25_Y),
	.B(N_47_i),
	.C(PPSCounter[25]),
	.D(GND),
	.A(VCC),
	.FCI(PPSAccum_5_cry_24_Z)
);
defparam PPSAccum_5_cry_25.INIT=20'h48800;
// @35:83
  ARI1 PPSAccum_5_cry_26 (
	.FCO(PPSAccum_5_cry_26_Z),
	.S(PPSAccum_5[26]),
	.Y(PPSAccum_5_cry_26_Y),
	.B(N_47_i),
	.C(PPSCounter[26]),
	.D(GND),
	.A(VCC),
	.FCI(PPSAccum_5_cry_25_Z)
);
defparam PPSAccum_5_cry_26.INIT=20'h48800;
// @35:83
  ARI1 PPSAccum_5_cry_27 (
	.FCO(PPSAccum_5_cry_27_Z),
	.S(PPSAccum_5[27]),
	.Y(PPSAccum_5_cry_27_Y),
	.B(N_47_i),
	.C(PPSCounter[27]),
	.D(GND),
	.A(VCC),
	.FCI(PPSAccum_5_cry_26_Z)
);
defparam PPSAccum_5_cry_27.INIT=20'h48800;
// @35:83
  ARI1 PPSAccum_5_cry_28 (
	.FCO(PPSAccum_5_cry_28_Z),
	.S(PPSAccum_5[28]),
	.Y(PPSAccum_5_cry_28_Y),
	.B(N_47_i),
	.C(PPSCounter[28]),
	.D(GND),
	.A(VCC),
	.FCI(PPSAccum_5_cry_27_Z)
);
defparam PPSAccum_5_cry_28.INIT=20'h48800;
// @35:83
  ARI1 PPSAccum_5_cry_29 (
	.FCO(PPSAccum_5_cry_29_Z),
	.S(PPSAccum_5[29]),
	.Y(PPSAccum_5_cry_29_Y),
	.B(N_47_i),
	.C(PPSCounter[29]),
	.D(GND),
	.A(VCC),
	.FCI(PPSAccum_5_cry_28_Z)
);
defparam PPSAccum_5_cry_29.INIT=20'h48800;
// @35:83
  ARI1 PPSAccum_5_s_31 (
	.FCO(PPSAccum_5_s_31_FCO),
	.S(PPSAccum_5[31]),
	.Y(PPSAccum_5_s_31_Y),
	.B(N_47_i),
	.C(PPSCounter[31]),
	.D(GND),
	.A(VCC),
	.FCI(PPSAccum_5_cry_30_Z)
);
defparam PPSAccum_5_s_31.INIT=20'h48800;
// @35:83
  ARI1 PPSAccum_5_cry_30 (
	.FCO(PPSAccum_5_cry_30_Z),
	.S(PPSAccum_5[30]),
	.Y(PPSAccum_5_cry_30_Y),
	.B(N_47_i),
	.C(PPSCounter[30]),
	.D(GND),
	.A(VCC),
	.FCI(PPSAccum_5_cry_29_Z)
);
defparam PPSAccum_5_cry_30.INIT=20'h48800;
// @35:54
  ARI1 PPSAccum_i_s_222 (
	.FCO(PPSAccum_i_s_222_FCO),
	.S(PPSAccum_i_s_222_S),
	.Y(PPSAccum_i_s_222_Y),
	.B(PPSCounter[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam PPSAccum_i_s_222.INIT=20'h4AA00;
// @35:54
  ARI1 \PPSAccum_i_cry[1]  (
	.FCO(PPSAccum_i_cry_Z[1]),
	.S(PPSAccum_i_s[1]),
	.Y(PPSAccum_i_cry_Y[1]),
	.B(PPSCounter[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(PPSAccum_i_s_222_FCO)
);
defparam \PPSAccum_i_cry[1] .INIT=20'h4AA00;
// @35:54
  ARI1 \PPSAccum_i_cry[2]  (
	.FCO(PPSAccum_i_cry_Z[2]),
	.S(PPSAccum_i_s[2]),
	.Y(PPSAccum_i_cry_Y[2]),
	.B(PPSCounter[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(PPSAccum_i_cry_Z[1])
);
defparam \PPSAccum_i_cry[2] .INIT=20'h4AA00;
// @35:54
  ARI1 \PPSAccum_i_cry[3]  (
	.FCO(PPSAccum_i_cry_Z[3]),
	.S(PPSAccum_i_s[3]),
	.Y(PPSAccum_i_cry_Y[3]),
	.B(PPSCounter[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(PPSAccum_i_cry_Z[2])
);
defparam \PPSAccum_i_cry[3] .INIT=20'h4AA00;
// @35:54
  ARI1 \PPSAccum_i_cry[4]  (
	.FCO(PPSAccum_i_cry_Z[4]),
	.S(PPSAccum_i_s[4]),
	.Y(PPSAccum_i_cry_Y[4]),
	.B(PPSCounter[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(PPSAccum_i_cry_Z[3])
);
defparam \PPSAccum_i_cry[4] .INIT=20'h4AA00;
// @35:54
  ARI1 \PPSAccum_i_cry[5]  (
	.FCO(PPSAccum_i_cry_Z[5]),
	.S(PPSAccum_i_s[5]),
	.Y(PPSAccum_i_cry_Y[5]),
	.B(PPSCounter[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(PPSAccum_i_cry_Z[4])
);
defparam \PPSAccum_i_cry[5] .INIT=20'h4AA00;
// @35:54
  ARI1 \PPSAccum_i_cry[6]  (
	.FCO(PPSAccum_i_cry_Z[6]),
	.S(PPSAccum_i_s[6]),
	.Y(PPSAccum_i_cry_Y[6]),
	.B(PPSCounter[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(PPSAccum_i_cry_Z[5])
);
defparam \PPSAccum_i_cry[6] .INIT=20'h4AA00;
// @35:54
  ARI1 \PPSAccum_i_cry[7]  (
	.FCO(PPSAccum_i_cry_Z[7]),
	.S(PPSAccum_i_s[7]),
	.Y(PPSAccum_i_cry_Y[7]),
	.B(PPSCounter[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(PPSAccum_i_cry_Z[6])
);
defparam \PPSAccum_i_cry[7] .INIT=20'h4AA00;
// @35:54
  ARI1 \PPSAccum_i_cry[8]  (
	.FCO(PPSAccum_i_cry_Z[8]),
	.S(PPSAccum_i_s[8]),
	.Y(PPSAccum_i_cry_Y[8]),
	.B(PPSCounter[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(PPSAccum_i_cry_Z[7])
);
defparam \PPSAccum_i_cry[8] .INIT=20'h4AA00;
// @35:54
  ARI1 \PPSAccum_i_cry[9]  (
	.FCO(PPSAccum_i_cry_Z[9]),
	.S(PPSAccum_i_s[9]),
	.Y(PPSAccum_i_cry_Y[9]),
	.B(PPSCounter[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(PPSAccum_i_cry_Z[8])
);
defparam \PPSAccum_i_cry[9] .INIT=20'h4AA00;
// @35:54
  ARI1 \PPSAccum_i_cry[10]  (
	.FCO(PPSAccum_i_cry_Z[10]),
	.S(PPSAccum_i_s[10]),
	.Y(PPSAccum_i_cry_Y[10]),
	.B(PPSCounter[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(PPSAccum_i_cry_Z[9])
);
defparam \PPSAccum_i_cry[10] .INIT=20'h4AA00;
// @35:54
  ARI1 \PPSAccum_i_cry[11]  (
	.FCO(PPSAccum_i_cry_Z[11]),
	.S(PPSAccum_i_s[11]),
	.Y(PPSAccum_i_cry_Y[11]),
	.B(PPSCounter[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(PPSAccum_i_cry_Z[10])
);
defparam \PPSAccum_i_cry[11] .INIT=20'h4AA00;
// @35:54
  ARI1 \PPSAccum_i_cry[12]  (
	.FCO(PPSAccum_i_cry_Z[12]),
	.S(PPSAccum_i_s[12]),
	.Y(PPSAccum_i_cry_Y[12]),
	.B(PPSCounter[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(PPSAccum_i_cry_Z[11])
);
defparam \PPSAccum_i_cry[12] .INIT=20'h4AA00;
// @35:54
  ARI1 \PPSAccum_i_cry[13]  (
	.FCO(PPSAccum_i_cry_Z[13]),
	.S(PPSAccum_i_s[13]),
	.Y(PPSAccum_i_cry_Y[13]),
	.B(PPSCounter[13]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(PPSAccum_i_cry_Z[12])
);
defparam \PPSAccum_i_cry[13] .INIT=20'h4AA00;
// @35:54
  ARI1 \PPSAccum_i_cry[14]  (
	.FCO(PPSAccum_i_cry_Z[14]),
	.S(PPSAccum_i_s[14]),
	.Y(PPSAccum_i_cry_Y[14]),
	.B(PPSCounter[14]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(PPSAccum_i_cry_Z[13])
);
defparam \PPSAccum_i_cry[14] .INIT=20'h4AA00;
// @35:54
  ARI1 \PPSAccum_i_cry[15]  (
	.FCO(PPSAccum_i_cry_Z[15]),
	.S(PPSAccum_i_s[15]),
	.Y(PPSAccum_i_cry_Y[15]),
	.B(PPSCounter[15]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(PPSAccum_i_cry_Z[14])
);
defparam \PPSAccum_i_cry[15] .INIT=20'h4AA00;
// @35:54
  ARI1 \PPSAccum_i_cry[16]  (
	.FCO(PPSAccum_i_cry_Z[16]),
	.S(PPSAccum_i_s[16]),
	.Y(PPSAccum_i_cry_Y[16]),
	.B(PPSCounter[16]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(PPSAccum_i_cry_Z[15])
);
defparam \PPSAccum_i_cry[16] .INIT=20'h4AA00;
// @35:54
  ARI1 \PPSAccum_i_cry[17]  (
	.FCO(PPSAccum_i_cry_Z[17]),
	.S(PPSAccum_i_s[17]),
	.Y(PPSAccum_i_cry_Y[17]),
	.B(PPSCounter[17]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(PPSAccum_i_cry_Z[16])
);
defparam \PPSAccum_i_cry[17] .INIT=20'h4AA00;
// @35:54
  ARI1 \PPSAccum_i_cry[18]  (
	.FCO(PPSAccum_i_cry_Z[18]),
	.S(PPSAccum_i_s[18]),
	.Y(PPSAccum_i_cry_Y[18]),
	.B(PPSCounter[18]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(PPSAccum_i_cry_Z[17])
);
defparam \PPSAccum_i_cry[18] .INIT=20'h4AA00;
// @35:54
  ARI1 \PPSAccum_i_cry[19]  (
	.FCO(PPSAccum_i_cry_Z[19]),
	.S(PPSAccum_i_s[19]),
	.Y(PPSAccum_i_cry_Y[19]),
	.B(PPSCounter[19]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(PPSAccum_i_cry_Z[18])
);
defparam \PPSAccum_i_cry[19] .INIT=20'h4AA00;
// @35:54
  ARI1 \PPSAccum_i_cry[20]  (
	.FCO(PPSAccum_i_cry_Z[20]),
	.S(PPSAccum_i_s[20]),
	.Y(PPSAccum_i_cry_Y[20]),
	.B(PPSCounter[20]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(PPSAccum_i_cry_Z[19])
);
defparam \PPSAccum_i_cry[20] .INIT=20'h4AA00;
// @35:54
  ARI1 \PPSAccum_i_cry[21]  (
	.FCO(PPSAccum_i_cry_Z[21]),
	.S(PPSAccum_i_s[21]),
	.Y(PPSAccum_i_cry_Y[21]),
	.B(PPSCounter[21]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(PPSAccum_i_cry_Z[20])
);
defparam \PPSAccum_i_cry[21] .INIT=20'h4AA00;
// @35:54
  ARI1 \PPSAccum_i_cry[22]  (
	.FCO(PPSAccum_i_cry_Z[22]),
	.S(PPSAccum_i_s[22]),
	.Y(PPSAccum_i_cry_Y[22]),
	.B(PPSCounter[22]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(PPSAccum_i_cry_Z[21])
);
defparam \PPSAccum_i_cry[22] .INIT=20'h4AA00;
// @35:54
  ARI1 \PPSAccum_i_cry[23]  (
	.FCO(PPSAccum_i_cry_Z[23]),
	.S(PPSAccum_i_s[23]),
	.Y(PPSAccum_i_cry_Y[23]),
	.B(PPSCounter[23]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(PPSAccum_i_cry_Z[22])
);
defparam \PPSAccum_i_cry[23] .INIT=20'h4AA00;
// @35:54
  ARI1 \PPSAccum_i_cry[24]  (
	.FCO(PPSAccum_i_cry_Z[24]),
	.S(PPSAccum_i_s[24]),
	.Y(PPSAccum_i_cry_Y[24]),
	.B(PPSCounter[24]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(PPSAccum_i_cry_Z[23])
);
defparam \PPSAccum_i_cry[24] .INIT=20'h4AA00;
// @35:54
  ARI1 \PPSAccum_i_cry[25]  (
	.FCO(PPSAccum_i_cry_Z[25]),
	.S(PPSAccum_i_s[25]),
	.Y(PPSAccum_i_cry_Y[25]),
	.B(PPSCounter[25]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(PPSAccum_i_cry_Z[24])
);
defparam \PPSAccum_i_cry[25] .INIT=20'h4AA00;
// @35:54
  ARI1 \PPSAccum_i_cry[26]  (
	.FCO(PPSAccum_i_cry_Z[26]),
	.S(PPSAccum_i_s[26]),
	.Y(PPSAccum_i_cry_Y[26]),
	.B(PPSCounter[26]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(PPSAccum_i_cry_Z[25])
);
defparam \PPSAccum_i_cry[26] .INIT=20'h4AA00;
// @35:54
  ARI1 \PPSAccum_i_cry[27]  (
	.FCO(PPSAccum_i_cry_Z[27]),
	.S(PPSAccum_i_s[27]),
	.Y(PPSAccum_i_cry_Y[27]),
	.B(PPSCounter[27]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(PPSAccum_i_cry_Z[26])
);
defparam \PPSAccum_i_cry[27] .INIT=20'h4AA00;
// @35:54
  ARI1 \PPSAccum_i_cry[28]  (
	.FCO(PPSAccum_i_cry_Z[28]),
	.S(PPSAccum_i_s[28]),
	.Y(PPSAccum_i_cry_Y[28]),
	.B(PPSCounter[28]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(PPSAccum_i_cry_Z[27])
);
defparam \PPSAccum_i_cry[28] .INIT=20'h4AA00;
// @35:54
  ARI1 \PPSAccum_i_cry[29]  (
	.FCO(PPSAccum_i_cry_Z[29]),
	.S(PPSAccum_i_s[29]),
	.Y(PPSAccum_i_cry_Y[29]),
	.B(PPSCounter[29]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(PPSAccum_i_cry_Z[28])
);
defparam \PPSAccum_i_cry[29] .INIT=20'h4AA00;
// @35:54
  ARI1 \PPSAccum_i_s[31]  (
	.FCO(PPSAccum_i_s_FCO[31]),
	.S(PPSAccum_i_s_Z[31]),
	.Y(PPSAccum_i_s_Y[31]),
	.B(PPSCounter[31]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(PPSAccum_i_cry_Z[30])
);
defparam \PPSAccum_i_s[31] .INIT=20'h4AA00;
// @35:54
  ARI1 \PPSAccum_i_cry[30]  (
	.FCO(PPSAccum_i_cry_Z[30]),
	.S(PPSAccum_i_s[30]),
	.Y(PPSAccum_i_cry_Y[30]),
	.B(PPSCounter[30]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(PPSAccum_i_cry_Z[29])
);
defparam \PPSAccum_i_cry[30] .INIT=20'h4AA00;
// @35:89
  CFG3 PPSAccum_i_0_sqmuxa_1 (
	.A(LastPPS_Z),
	.B(PPS_i),
	.C(PPSCountReset),
	.Y(PPSAccum_i_0_sqmuxa_1_Z)
);
defparam PPSAccum_i_0_sqmuxa_1.INIT=8'h04;
// @35:83
  CFG2 \PPSAccum_5[0]  (
	.A(InvalidatePPSCount_Z),
	.B(PPSCounter[0]),
	.Y(PPSAccum_5_Z[0])
);
defparam \PPSAccum_5[0] .INIT=4'h4;
// @35:103
  CFG2 PPSAccum_0_sqmuxa_0 (
	.A(PPS_i),
	.B(LastPPS_Z),
	.Y(PPSAccum_0_sqmuxa_0_Z)
);
defparam PPSAccum_0_sqmuxa_0.INIT=4'h2;
// @35:83
  CFG2 un1_LastPPS (
	.A(PPS_i),
	.B(LastPPS_Z),
	.Y(lastpps4)
);
defparam un1_LastPPS.INIT=4'h6;
// @35:103
  CFG2 PPSAccum_0_sqmuxa (
	.A(PPSAccum_0_sqmuxa_0_Z),
	.B(InvalidatePPSCount_Z),
	.Y(PPSAccum_0_sqmuxa_Z)
);
defparam PPSAccum_0_sqmuxa.INIT=4'h8;
// @35:83
  CFG2 LastPPS_0_sqmuxa (
	.A(lastpps4),
	.B(PPSCountReset),
	.Y(LastPPS_0_sqmuxa_Z)
);
defparam LastPPS_0_sqmuxa.INIT=4'h2;
// @35:54
  CFG2 un1_LastPPS_RNIT67G (
	.A(lastpps4),
	.B(PPSCountReset),
	.Y(un1_ppsreset_i)
);
defparam un1_LastPPS_RNIT67G.INIT=4'h1;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* PPSCountPorts_work_main_architecture_main_0layer1 */

module SpiMasterPorts_work_main_architecture_main_0layer1 (
  DacReadback_i,
  ClkDacWrite,
  SpiRst,
  SpiXferComplete,
  SckXO_c,
  SpiRst_arst_i,
  FCCC_C0_0_GL1,
  MosiXO_c
)
;
output [15:0] DacReadback_i ;
input [15:0] ClkDacWrite ;
input SpiRst ;
output SpiXferComplete ;
output SckXO_c ;
input SpiRst_arst_i ;
input FCCC_C0_0_GL1 ;
output MosiXO_c ;
wire SpiRst ;
wire SpiXferComplete ;
wire SckXO_c ;
wire SpiRst_arst_i ;
wire FCCC_C0_0_GL1 ;
wire MosiXO_c ;
wire [4:0] SpiBitPos_Z;
wire [0:0] SpiBitPos_i_0;
wire [8:0] ClkDiv_Z;
wire [0:0] ClkDiv_i;
wire [0:0] un1_Mosi_i_0_sqmuxa_1_i;
wire [15:0] DataFromMiso_1ce_Z;
wire [15:0] DataToMosi_i_Z;
wire [8:1] ClkDiv_3_Z;
wire DataToMosiLatched_Z ;
wire DataToMosiLatched_i ;
wire un1_rst_Z ;
wire un1_rst_i ;
wire un1_rst_set_1 ;
wire un1_rst_2_rs_Z ;
wire MosiXO_crs ;
wire VCC ;
wire un1_rst_2_i ;
wire Mosi_i_7_Z ;
wire GND ;
wire N_804_i ;
wire SpiBitPos_1_sqmuxa_Z ;
wire N_803_i ;
wire N_802_i ;
wire Sck_i_0_Z ;
wire un1_XferComplete_i_1_i ;
wire un3_clkdiv_i ;
wire N_801_i ;
wire un6_clkdiv_s_1_244_FCO ;
wire un6_clkdiv_s_1_244_S ;
wire un6_clkdiv_s_1_244_Y ;
wire un6_clkdiv_cry_1_Z ;
wire un6_clkdiv_cry_1_S ;
wire un6_clkdiv_cry_1_Y ;
wire un6_clkdiv_cry_2_Z ;
wire un6_clkdiv_cry_2_S ;
wire un6_clkdiv_cry_2_Y ;
wire un6_clkdiv_cry_3_Z ;
wire un6_clkdiv_cry_3_S ;
wire un6_clkdiv_cry_3_Y ;
wire un6_clkdiv_cry_4_Z ;
wire un6_clkdiv_cry_4_S ;
wire un6_clkdiv_cry_4_Y ;
wire un6_clkdiv_cry_5_Z ;
wire un6_clkdiv_cry_5_S ;
wire un6_clkdiv_cry_5_Y ;
wire un6_clkdiv_cry_6_Z ;
wire un6_clkdiv_cry_6_S ;
wire un6_clkdiv_cry_6_Y ;
wire un6_clkdiv_s_8_FCO ;
wire un6_clkdiv_s_8_S ;
wire un6_clkdiv_s_8_Y ;
wire un6_clkdiv_cry_7_Z ;
wire un6_clkdiv_cry_7_S ;
wire un6_clkdiv_cry_7_Y ;
wire Mosi_i_3_7_2_wmux_3_FCO ;
wire Mosi_i_3_7_2_wmux_3_S ;
wire N_963 ;
wire Mosi_i_3_7_2_0_y1 ;
wire Mosi_i_3_7_2_0_y3 ;
wire Mosi_i_3_7_2_co1_0 ;
wire Mosi_i_3_7_2_wmux_2_S ;
wire Mosi_i_3_7_2_y0_0 ;
wire Mosi_i_3_7_2_co0_0 ;
wire Mosi_i_3_7_2_wmux_1_S ;
wire Mosi_i_3_7_2_0_co1 ;
wire Mosi_i_3_7_2_wmux_0_S ;
wire Mosi_i_3_7_2_0_y0 ;
wire Mosi_i_3_7_2_0_co0 ;
wire Mosi_i_3_7_2_0_wmux_S ;
wire Mosi_i_3_14_2_wmux_3_FCO ;
wire Mosi_i_3_14_2_wmux_3_S ;
wire N_970 ;
wire Mosi_i_3_14_2_0_y1 ;
wire Mosi_i_3_14_2_0_y3 ;
wire Mosi_i_3_14_2_co1_0 ;
wire Mosi_i_3_14_2_wmux_2_S ;
wire Mosi_i_3_14_2_y0_0 ;
wire Mosi_i_3_14_2_co0_0 ;
wire Mosi_i_3_14_2_wmux_1_S ;
wire Mosi_i_3_14_2_0_co1 ;
wire Mosi_i_3_14_2_wmux_0_S ;
wire Mosi_i_3_14_2_0_y0 ;
wire Mosi_i_3_14_2_0_co0 ;
wire Mosi_i_3_14_2_0_wmux_S ;
wire un13_clkdiv_1_Z ;
wire _decfrac1_2 ;
wire _decfrac9_2_Z ;
wire _decfrac0_1_Z ;
wire _decfrac6_2_Z ;
wire _decfrac8_1 ;
wire _decfrac10_2_Z ;
wire _decfrac1_1_Z ;
wire _decfrac12_2_Z ;
wire un3_clkdivlto8_4_Z ;
wire un3_clkdivlto8_3_Z ;
wire un4_xfercomplete_i_3 ;
wire un13_clkdiv_Z ;
wire Sck_i_0_sqmuxa_0_Z ;
wire DataFromMiso_1_sqmuxa_Z ;
wire Mosi_i_7_1_0_Z ;
  CFG1 \SpiBitPos_RNO[0]  (
	.A(SpiBitPos_Z[0]),
	.Y(SpiBitPos_i_0[0])
);
defparam \SpiBitPos_RNO[0] .INIT=2'h1;
  CFG1 \ClkDiv_RNO[0]  (
	.A(ClkDiv_Z[0]),
	.Y(ClkDiv_i[0])
);
defparam \ClkDiv_RNO[0] .INIT=2'h1;
  CFG1 DataToMosiLatched_RNIU2NA (
	.A(DataToMosiLatched_Z),
	.Y(DataToMosiLatched_i)
);
defparam DataToMosiLatched_RNIU2NA.INIT=2'h1;
  CFG1 un1_rst_set_RNO (
	.A(un1_rst_Z),
	.Y(un1_rst_i)
);
defparam un1_rst_set_RNO.INIT=2'h1;
  CFG3 un1_rst_set_RNIKOAQ (
	.A(un1_rst_set_1),
	.B(un1_rst_2_rs_Z),
	.C(MosiXO_crs),
	.Y(MosiXO_c)
);
defparam un1_rst_set_RNIKOAQ.INIT=8'hF8;
// @41:89
  SLE Mosi_i (
	.Q(MosiXO_crs),
	.ADn(VCC),
	.ALn(un1_rst_2_i),
	.CLK(FCCC_C0_0_GL1),
	.D(Mosi_i_7_Z),
	.EN(un1_Mosi_i_0_sqmuxa_1_i[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE un1_rst_set (
	.Q(un1_rst_set_1),
	.ADn(GND),
	.ALn(un1_rst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(GND),
	.EN(un1_Mosi_i_0_sqmuxa_1_i[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE un1_rst_2_rs (
	.Q(un1_rst_2_rs_Z),
	.ADn(VCC),
	.ALn(un1_rst_2_i),
	.CLK(un1_rst_Z),
	.D(VCC),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @41:89
  SLE \DataFromMiso_1[15]  (
	.Q(DacReadback_i[15]),
	.ADn(GND),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(VCC),
	.EN(DataFromMiso_1ce_Z[15]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:89
  SLE DataToMosiLatched (
	.Q(DataToMosiLatched_Z),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(VCC),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:89
  SLE \SpiBitPos[3]  (
	.Q(SpiBitPos_Z[3]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(N_804_i),
	.EN(SpiBitPos_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:89
  SLE \SpiBitPos[2]  (
	.Q(SpiBitPos_Z[2]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(N_803_i),
	.EN(SpiBitPos_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:89
  SLE \SpiBitPos[1]  (
	.Q(SpiBitPos_Z[1]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(N_802_i),
	.EN(SpiBitPos_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:89
  SLE \SpiBitPos[0]  (
	.Q(SpiBitPos_Z[0]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(SpiBitPos_i_0[0]),
	.EN(SpiBitPos_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:89
  SLE Sck_i (
	.Q(SckXO_c),
	.ADn(GND),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(Sck_i_0_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:89
  SLE XferComplete_i (
	.Q(SpiXferComplete),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_XferComplete_i_1_i),
	.EN(un3_clkdiv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:89
  SLE \SpiBitPos[4]  (
	.Q(SpiBitPos_Z[4]),
	.ADn(GND),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(N_801_i),
	.EN(SpiBitPos_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:89
  SLE \DataToMosi_i[6]  (
	.Q(DataToMosi_i_Z[6]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDacWrite[6]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:89
  SLE \DataToMosi_i[5]  (
	.Q(DataToMosi_i_Z[5]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDacWrite[5]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:89
  SLE \DataToMosi_i[4]  (
	.Q(DataToMosi_i_Z[4]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDacWrite[4]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:89
  SLE \DataToMosi_i[3]  (
	.Q(DataToMosi_i_Z[3]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDacWrite[3]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:89
  SLE \DataToMosi_i[2]  (
	.Q(DataToMosi_i_Z[2]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDacWrite[2]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:89
  SLE \DataToMosi_i[1]  (
	.Q(DataToMosi_i_Z[1]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDacWrite[1]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:89
  SLE \DataToMosi_i[0]  (
	.Q(DataToMosi_i_Z[0]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDacWrite[0]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:89
  SLE \ClkDiv[5]  (
	.Q(ClkDiv_Z[5]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDiv_3_Z[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:89
  SLE \ClkDiv[4]  (
	.Q(ClkDiv_Z[4]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDiv_3_Z[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:89
  SLE \ClkDiv[3]  (
	.Q(ClkDiv_Z[3]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDiv_3_Z[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:89
  SLE \ClkDiv[2]  (
	.Q(ClkDiv_Z[2]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDiv_3_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:89
  SLE \ClkDiv[1]  (
	.Q(ClkDiv_Z[1]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDiv_3_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:89
  SLE \ClkDiv[0]  (
	.Q(ClkDiv_Z[0]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDiv_i[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:89
  SLE \DataToMosi_i[15]  (
	.Q(DataToMosi_i_Z[15]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDacWrite[15]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:89
  SLE \DataToMosi_i[14]  (
	.Q(DataToMosi_i_Z[14]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDacWrite[14]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:89
  SLE \DataToMosi_i[13]  (
	.Q(DataToMosi_i_Z[13]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDacWrite[13]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:89
  SLE \DataToMosi_i[12]  (
	.Q(DataToMosi_i_Z[12]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDacWrite[12]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:89
  SLE \DataToMosi_i[11]  (
	.Q(DataToMosi_i_Z[11]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDacWrite[11]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:89
  SLE \DataToMosi_i[10]  (
	.Q(DataToMosi_i_Z[10]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDacWrite[10]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:89
  SLE \DataToMosi_i[9]  (
	.Q(DataToMosi_i_Z[9]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDacWrite[9]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:89
  SLE \DataToMosi_i[8]  (
	.Q(DataToMosi_i_Z[8]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDacWrite[8]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:89
  SLE \DataToMosi_i[7]  (
	.Q(DataToMosi_i_Z[7]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDacWrite[7]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:89
  SLE \ClkDiv[8]  (
	.Q(ClkDiv_Z[8]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDiv_3_Z[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:89
  SLE \ClkDiv[7]  (
	.Q(ClkDiv_Z[7]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDiv_3_Z[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:89
  SLE \ClkDiv[6]  (
	.Q(ClkDiv_Z[6]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDiv_3_Z[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:89
  SLE \DataFromMiso_1[10]  (
	.Q(DacReadback_i[10]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(VCC),
	.EN(DataFromMiso_1ce_Z[10]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:89
  SLE \DataFromMiso_1[9]  (
	.Q(DacReadback_i[9]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(VCC),
	.EN(DataFromMiso_1ce_Z[9]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:89
  SLE \DataFromMiso_1[8]  (
	.Q(DacReadback_i[8]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(VCC),
	.EN(DataFromMiso_1ce_Z[8]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:89
  SLE \DataFromMiso_1[7]  (
	.Q(DacReadback_i[7]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(VCC),
	.EN(DataFromMiso_1ce_Z[7]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:89
  SLE \DataFromMiso_1[6]  (
	.Q(DacReadback_i[6]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(VCC),
	.EN(DataFromMiso_1ce_Z[6]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:89
  SLE \DataFromMiso_1[5]  (
	.Q(DacReadback_i[5]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(VCC),
	.EN(DataFromMiso_1ce_Z[5]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:89
  SLE \DataFromMiso_1[4]  (
	.Q(DacReadback_i[4]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(VCC),
	.EN(DataFromMiso_1ce_Z[4]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:89
  SLE \DataFromMiso_1[3]  (
	.Q(DacReadback_i[3]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(VCC),
	.EN(DataFromMiso_1ce_Z[3]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:89
  SLE \DataFromMiso_1[2]  (
	.Q(DacReadback_i[2]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(VCC),
	.EN(DataFromMiso_1ce_Z[2]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:89
  SLE \DataFromMiso_1[1]  (
	.Q(DacReadback_i[1]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(VCC),
	.EN(DataFromMiso_1ce_Z[1]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:89
  SLE \DataFromMiso_1[0]  (
	.Q(DacReadback_i[0]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(VCC),
	.EN(DataFromMiso_1ce_Z[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:89
  SLE \DataFromMiso_1[14]  (
	.Q(DacReadback_i[14]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(VCC),
	.EN(DataFromMiso_1ce_Z[14]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:89
  SLE \DataFromMiso_1[13]  (
	.Q(DacReadback_i[13]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(VCC),
	.EN(DataFromMiso_1ce_Z[13]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:89
  SLE \DataFromMiso_1[12]  (
	.Q(DacReadback_i[12]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(VCC),
	.EN(DataFromMiso_1ce_Z[12]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:89
  SLE \DataFromMiso_1[11]  (
	.Q(DacReadback_i[11]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(VCC),
	.EN(DataFromMiso_1ce_Z[11]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:116
  ARI1 un6_clkdiv_s_1_244 (
	.FCO(un6_clkdiv_s_1_244_FCO),
	.S(un6_clkdiv_s_1_244_S),
	.Y(un6_clkdiv_s_1_244_Y),
	.B(ClkDiv_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam un6_clkdiv_s_1_244.INIT=20'h4AA00;
// @41:116
  ARI1 un6_clkdiv_cry_1 (
	.FCO(un6_clkdiv_cry_1_Z),
	.S(un6_clkdiv_cry_1_S),
	.Y(un6_clkdiv_cry_1_Y),
	.B(ClkDiv_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_s_1_244_FCO)
);
defparam un6_clkdiv_cry_1.INIT=20'h4AA00;
// @41:116
  ARI1 un6_clkdiv_cry_2 (
	.FCO(un6_clkdiv_cry_2_Z),
	.S(un6_clkdiv_cry_2_S),
	.Y(un6_clkdiv_cry_2_Y),
	.B(ClkDiv_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_1_Z)
);
defparam un6_clkdiv_cry_2.INIT=20'h4AA00;
// @41:116
  ARI1 un6_clkdiv_cry_3 (
	.FCO(un6_clkdiv_cry_3_Z),
	.S(un6_clkdiv_cry_3_S),
	.Y(un6_clkdiv_cry_3_Y),
	.B(ClkDiv_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_2_Z)
);
defparam un6_clkdiv_cry_3.INIT=20'h4AA00;
// @41:116
  ARI1 un6_clkdiv_cry_4 (
	.FCO(un6_clkdiv_cry_4_Z),
	.S(un6_clkdiv_cry_4_S),
	.Y(un6_clkdiv_cry_4_Y),
	.B(ClkDiv_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_3_Z)
);
defparam un6_clkdiv_cry_4.INIT=20'h4AA00;
// @41:116
  ARI1 un6_clkdiv_cry_5 (
	.FCO(un6_clkdiv_cry_5_Z),
	.S(un6_clkdiv_cry_5_S),
	.Y(un6_clkdiv_cry_5_Y),
	.B(ClkDiv_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_4_Z)
);
defparam un6_clkdiv_cry_5.INIT=20'h4AA00;
// @41:116
  ARI1 un6_clkdiv_cry_6 (
	.FCO(un6_clkdiv_cry_6_Z),
	.S(un6_clkdiv_cry_6_S),
	.Y(un6_clkdiv_cry_6_Y),
	.B(ClkDiv_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_5_Z)
);
defparam un6_clkdiv_cry_6.INIT=20'h4AA00;
// @41:116
  ARI1 un6_clkdiv_s_8 (
	.FCO(un6_clkdiv_s_8_FCO),
	.S(un6_clkdiv_s_8_S),
	.Y(un6_clkdiv_s_8_Y),
	.B(ClkDiv_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_7_Z)
);
defparam un6_clkdiv_s_8.INIT=20'h4AA00;
// @41:116
  ARI1 un6_clkdiv_cry_7 (
	.FCO(un6_clkdiv_cry_7_Z),
	.S(un6_clkdiv_cry_7_S),
	.Y(un6_clkdiv_cry_7_Y),
	.B(ClkDiv_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_6_Z)
);
defparam un6_clkdiv_cry_7.INIT=20'h4AA00;
  ARI1 Mosi_i_3_7_2_wmux_3 (
	.FCO(Mosi_i_3_7_2_wmux_3_FCO),
	.S(Mosi_i_3_7_2_wmux_3_S),
	.Y(N_963),
	.B(Mosi_i_3_7_2_0_y1),
	.C(N_804_i),
	.D(VCC),
	.A(Mosi_i_3_7_2_0_y3),
	.FCI(Mosi_i_3_7_2_co1_0)
);
defparam Mosi_i_3_7_2_wmux_3.INIT=20'h0EC2C;
  ARI1 Mosi_i_3_7_2_wmux_2 (
	.FCO(Mosi_i_3_7_2_co1_0),
	.S(Mosi_i_3_7_2_wmux_2_S),
	.Y(Mosi_i_3_7_2_0_y3),
	.B(N_803_i),
	.C(DataToMosi_i_Z[13]),
	.D(DataToMosi_i_Z[15]),
	.A(Mosi_i_3_7_2_y0_0),
	.FCI(Mosi_i_3_7_2_co0_0)
);
defparam Mosi_i_3_7_2_wmux_2.INIT=20'h0F588;
  ARI1 Mosi_i_3_7_2_wmux_1 (
	.FCO(Mosi_i_3_7_2_co0_0),
	.S(Mosi_i_3_7_2_wmux_1_S),
	.Y(Mosi_i_3_7_2_y0_0),
	.B(N_803_i),
	.C(DataToMosi_i_Z[9]),
	.D(DataToMosi_i_Z[11]),
	.A(N_802_i),
	.FCI(Mosi_i_3_7_2_0_co1)
);
defparam Mosi_i_3_7_2_wmux_1.INIT=20'h0FA44;
  ARI1 Mosi_i_3_7_2_wmux_0 (
	.FCO(Mosi_i_3_7_2_0_co1),
	.S(Mosi_i_3_7_2_wmux_0_S),
	.Y(Mosi_i_3_7_2_0_y1),
	.B(N_803_i),
	.C(DataToMosi_i_Z[5]),
	.D(DataToMosi_i_Z[7]),
	.A(Mosi_i_3_7_2_0_y0),
	.FCI(Mosi_i_3_7_2_0_co0)
);
defparam Mosi_i_3_7_2_wmux_0.INIT=20'h0F588;
  ARI1 Mosi_i_3_7_2_0_wmux (
	.FCO(Mosi_i_3_7_2_0_co0),
	.S(Mosi_i_3_7_2_0_wmux_S),
	.Y(Mosi_i_3_7_2_0_y0),
	.B(N_803_i),
	.C(DataToMosi_i_Z[1]),
	.D(DataToMosi_i_Z[3]),
	.A(N_802_i),
	.FCI(VCC)
);
defparam Mosi_i_3_7_2_0_wmux.INIT=20'h0FA44;
  ARI1 Mosi_i_3_14_2_wmux_3 (
	.FCO(Mosi_i_3_14_2_wmux_3_FCO),
	.S(Mosi_i_3_14_2_wmux_3_S),
	.Y(N_970),
	.B(Mosi_i_3_14_2_0_y1),
	.C(N_804_i),
	.D(VCC),
	.A(Mosi_i_3_14_2_0_y3),
	.FCI(Mosi_i_3_14_2_co1_0)
);
defparam Mosi_i_3_14_2_wmux_3.INIT=20'h0EC2C;
  ARI1 Mosi_i_3_14_2_wmux_2 (
	.FCO(Mosi_i_3_14_2_co1_0),
	.S(Mosi_i_3_14_2_wmux_2_S),
	.Y(Mosi_i_3_14_2_0_y3),
	.B(N_803_i),
	.C(DataToMosi_i_Z[12]),
	.D(DataToMosi_i_Z[14]),
	.A(Mosi_i_3_14_2_y0_0),
	.FCI(Mosi_i_3_14_2_co0_0)
);
defparam Mosi_i_3_14_2_wmux_2.INIT=20'h0F588;
  ARI1 Mosi_i_3_14_2_wmux_1 (
	.FCO(Mosi_i_3_14_2_co0_0),
	.S(Mosi_i_3_14_2_wmux_1_S),
	.Y(Mosi_i_3_14_2_y0_0),
	.B(N_803_i),
	.C(DataToMosi_i_Z[8]),
	.D(DataToMosi_i_Z[10]),
	.A(N_802_i),
	.FCI(Mosi_i_3_14_2_0_co1)
);
defparam Mosi_i_3_14_2_wmux_1.INIT=20'h0FA44;
  ARI1 Mosi_i_3_14_2_wmux_0 (
	.FCO(Mosi_i_3_14_2_0_co1),
	.S(Mosi_i_3_14_2_wmux_0_S),
	.Y(Mosi_i_3_14_2_0_y1),
	.B(N_803_i),
	.C(DataToMosi_i_Z[4]),
	.D(DataToMosi_i_Z[6]),
	.A(Mosi_i_3_14_2_0_y0),
	.FCI(Mosi_i_3_14_2_0_co0)
);
defparam Mosi_i_3_14_2_wmux_0.INIT=20'h0F588;
  ARI1 Mosi_i_3_14_2_0_wmux (
	.FCO(Mosi_i_3_14_2_0_co0),
	.S(Mosi_i_3_14_2_0_wmux_S),
	.Y(Mosi_i_3_14_2_0_y0),
	.B(N_803_i),
	.C(DataToMosi_i_Z[0]),
	.D(DataToMosi_i_Z[2]),
	.A(N_802_i),
	.FCI(VCC)
);
defparam Mosi_i_3_14_2_0_wmux.INIT=20'h0FA44;
// @41:117
  CFG2 un13_clkdiv_1 (
	.A(SpiBitPos_Z[1]),
	.B(SpiBitPos_Z[2]),
	.Y(un13_clkdiv_1_Z)
);
defparam un13_clkdiv_1.INIT=4'h1;
// @41:89
  CFG2 \DataFromMiso_1ce_0[5]  (
	.A(N_802_i),
	.B(SpiBitPos_Z[0]),
	.Y(_decfrac1_2)
);
defparam \DataFromMiso_1ce_0[5] .INIT=4'h1;
// @41:133
  CFG2 _decfrac9_2 (
	.A(N_804_i),
	.B(SpiBitPos_Z[0]),
	.Y(_decfrac9_2_Z)
);
defparam _decfrac9_2.INIT=4'h2;
// @41:133
  CFG2 _decfrac0_1 (
	.A(N_804_i),
	.B(SpiBitPos_Z[0]),
	.Y(_decfrac0_1_Z)
);
defparam _decfrac0_1.INIT=4'h4;
// @41:133
  CFG2 _decfrac6_2 (
	.A(N_803_i),
	.B(N_802_i),
	.Y(_decfrac6_2_Z)
);
defparam _decfrac6_2.INIT=4'h8;
// @41:133
  CFG2 _decfrac10_1 (
	.A(N_803_i),
	.B(SpiBitPos_Z[0]),
	.Y(_decfrac8_1)
);
defparam _decfrac10_1.INIT=4'h4;
// @41:133
  CFG2 _decfrac10_2 (
	.A(N_804_i),
	.B(N_802_i),
	.Y(_decfrac10_2_Z)
);
defparam _decfrac10_2.INIT=4'h8;
// @41:89
  CFG2 un1_rst (
	.A(ClkDacWrite[15]),
	.B(SpiRst),
	.Y(un1_rst_Z)
);
defparam un1_rst.INIT=4'h8;
// @41:89
  CFG2 un1_rst_2 (
	.A(ClkDacWrite[15]),
	.B(SpiRst),
	.Y(un1_rst_2_i)
);
defparam un1_rst_2.INIT=4'hB;
// @41:133
  CFG2 _decfrac1_1 (
	.A(N_804_i),
	.B(N_803_i),
	.Y(_decfrac1_1_Z)
);
defparam _decfrac1_1.INIT=4'h1;
// @41:133
  CFG2 _decfrac12_2 (
	.A(N_804_i),
	.B(N_803_i),
	.Y(_decfrac12_2_Z)
);
defparam _decfrac12_2.INIT=4'h8;
// @41:114
  CFG4 un3_clkdivlto8_4 (
	.A(ClkDiv_Z[8]),
	.B(ClkDiv_Z[7]),
	.C(ClkDiv_Z[5]),
	.D(ClkDiv_Z[4]),
	.Y(un3_clkdivlto8_4_Z)
);
defparam un3_clkdivlto8_4.INIT=16'h7FFF;
// @41:114
  CFG3 un3_clkdivlto8_3 (
	.A(ClkDiv_Z[6]),
	.B(ClkDiv_Z[3]),
	.C(ClkDiv_Z[2]),
	.Y(un3_clkdivlto8_3_Z)
);
defparam un3_clkdivlto8_3.INIT=8'h7F;
// @41:131
  CFG4 un4_xfercomplete_ilto4_3 (
	.A(SpiBitPos_Z[3]),
	.B(SpiBitPos_Z[2]),
	.C(SpiBitPos_Z[1]),
	.D(SpiBitPos_Z[0]),
	.Y(un4_xfercomplete_i_3)
);
defparam un4_xfercomplete_ilto4_3.INIT=16'hFFFE;
// @41:133
  CFG2 \un12_mosi_i_1.N_802_i  (
	.A(SpiBitPos_Z[0]),
	.B(SpiBitPos_Z[1]),
	.Y(N_802_i)
);
defparam \un12_mosi_i_1.N_802_i .INIT=4'h9;
// @41:117
  CFG4 un13_clkdiv (
	.A(SpiBitPos_Z[0]),
	.B(un13_clkdiv_1_Z),
	.C(SpiBitPos_Z[3]),
	.D(SpiBitPos_Z[4]),
	.Y(un13_clkdiv_Z)
);
defparam un13_clkdiv.INIT=16'h0400;
// @41:133
  CFG3 \un12_mosi_i_1.N_803_i  (
	.A(SpiBitPos_Z[2]),
	.B(SpiBitPos_Z[1]),
	.C(SpiBitPos_Z[0]),
	.Y(N_803_i)
);
defparam \un12_mosi_i_1.N_803_i .INIT=8'hA9;
// @41:114
  CFG4 un3_clkdivlto8 (
	.A(ClkDiv_Z[0]),
	.B(ClkDiv_Z[1]),
	.C(un3_clkdivlto8_4_Z),
	.D(un3_clkdivlto8_3_Z),
	.Y(un3_clkdiv_i)
);
defparam un3_clkdivlto8.INIT=16'h000E;
// @41:126
  CFG3 Sck_i_0_sqmuxa_0 (
	.A(un4_xfercomplete_i_3),
	.B(SpiBitPos_Z[4]),
	.C(SpiXferComplete),
	.Y(Sck_i_0_sqmuxa_0_Z)
);
defparam Sck_i_0_sqmuxa_0.INIT=8'h0E;
// @41:89
  CFG2 \un12_mosi_i_1.N_801_i  (
	.A(un4_xfercomplete_i_3),
	.B(SpiBitPos_Z[4]),
	.Y(N_801_i)
);
defparam \un12_mosi_i_1.N_801_i .INIT=4'h9;
// @41:133
  CFG4 \un12_mosi_i_1.N_804_i  (
	.A(SpiBitPos_Z[3]),
	.B(SpiBitPos_Z[2]),
	.C(SpiBitPos_Z[1]),
	.D(SpiBitPos_Z[0]),
	.Y(N_804_i)
);
defparam \un12_mosi_i_1.N_804_i .INIT=16'hAAA9;
// @41:126
  CFG3 DataFromMiso_1_sqmuxa (
	.A(SckXO_c),
	.B(un3_clkdiv_i),
	.C(SpiXferComplete),
	.Y(DataFromMiso_1_sqmuxa_Z)
);
defparam DataFromMiso_1_sqmuxa.INIT=8'h04;
// @41:114
  CFG2 \ClkDiv_3[8]  (
	.A(un3_clkdiv_i),
	.B(un6_clkdiv_s_8_S),
	.Y(ClkDiv_3_Z[8])
);
defparam \ClkDiv_3[8] .INIT=4'h4;
// @41:114
  CFG2 \ClkDiv_3[7]  (
	.A(un3_clkdiv_i),
	.B(un6_clkdiv_cry_7_S),
	.Y(ClkDiv_3_Z[7])
);
defparam \ClkDiv_3[7] .INIT=4'h4;
// @41:114
  CFG2 \ClkDiv_3[6]  (
	.A(un3_clkdiv_i),
	.B(un6_clkdiv_cry_6_S),
	.Y(ClkDiv_3_Z[6])
);
defparam \ClkDiv_3[6] .INIT=4'h4;
// @41:114
  CFG2 \ClkDiv_3[5]  (
	.A(un3_clkdiv_i),
	.B(un6_clkdiv_cry_5_S),
	.Y(ClkDiv_3_Z[5])
);
defparam \ClkDiv_3[5] .INIT=4'h4;
// @41:114
  CFG2 \ClkDiv_3[4]  (
	.A(un3_clkdiv_i),
	.B(un6_clkdiv_cry_4_S),
	.Y(ClkDiv_3_Z[4])
);
defparam \ClkDiv_3[4] .INIT=4'h4;
// @41:114
  CFG2 \ClkDiv_3[3]  (
	.A(un3_clkdiv_i),
	.B(un6_clkdiv_cry_3_S),
	.Y(ClkDiv_3_Z[3])
);
defparam \ClkDiv_3[3] .INIT=4'h4;
// @41:114
  CFG2 \ClkDiv_3[2]  (
	.A(un3_clkdiv_i),
	.B(un6_clkdiv_cry_2_S),
	.Y(ClkDiv_3_Z[2])
);
defparam \ClkDiv_3[2] .INIT=4'h4;
// @41:114
  CFG2 \ClkDiv_3[1]  (
	.A(un3_clkdiv_i),
	.B(un6_clkdiv_cry_1_S),
	.Y(ClkDiv_3_Z[1])
);
defparam \ClkDiv_3[1] .INIT=4'h4;
// @41:114
  CFG4 Mosi_i_7_1_0 (
	.A(un3_clkdiv_i),
	.B(SpiBitPos_Z[0]),
	.C(N_963),
	.D(N_970),
	.Y(Mosi_i_7_1_0_Z)
);
defparam Mosi_i_7_1_0.INIT=16'hA820;
// @41:89
  CFG4 \DataFromMiso_1ce[11]  (
	.A(N_803_i),
	.B(SpiBitPos_Z[0]),
	.C(DataFromMiso_1_sqmuxa_Z),
	.D(_decfrac10_2_Z),
	.Y(DataFromMiso_1ce_Z[11])
);
defparam \DataFromMiso_1ce[11] .INIT=16'h1000;
// @41:89
  CFG4 \DataFromMiso_1ce[12]  (
	.A(N_802_i),
	.B(SpiBitPos_Z[0]),
	.C(DataFromMiso_1_sqmuxa_Z),
	.D(_decfrac12_2_Z),
	.Y(DataFromMiso_1ce_Z[12])
);
defparam \DataFromMiso_1ce[12] .INIT=16'h4000;
// @41:89
  CFG3 \DataFromMiso_1ce[13]  (
	.A(_decfrac12_2_Z),
	.B(_decfrac1_2),
	.C(DataFromMiso_1_sqmuxa_Z),
	.Y(DataFromMiso_1ce_Z[13])
);
defparam \DataFromMiso_1ce[13] .INIT=8'h80;
// @41:89
  CFG4 \DataFromMiso_1ce[14]  (
	.A(N_804_i),
	.B(SpiBitPos_Z[0]),
	.C(DataFromMiso_1_sqmuxa_Z),
	.D(_decfrac6_2_Z),
	.Y(DataFromMiso_1ce_Z[14])
);
defparam \DataFromMiso_1ce[14] .INIT=16'h8000;
// @41:89
  CFG4 \DataFromMiso_1ce[0]  (
	.A(N_802_i),
	.B(N_803_i),
	.C(_decfrac0_1_Z),
	.D(DataFromMiso_1_sqmuxa_Z),
	.Y(DataFromMiso_1ce_Z[0])
);
defparam \DataFromMiso_1ce[0] .INIT=16'h1000;
// @41:89
  CFG3 \DataFromMiso_1ce[1]  (
	.A(_decfrac1_2),
	.B(DataFromMiso_1_sqmuxa_Z),
	.C(_decfrac1_1_Z),
	.Y(DataFromMiso_1ce_Z[1])
);
defparam \DataFromMiso_1ce[1] .INIT=8'h80;
// @41:89
  CFG4 \DataFromMiso_1ce[2]  (
	.A(N_802_i),
	.B(N_803_i),
	.C(_decfrac0_1_Z),
	.D(DataFromMiso_1_sqmuxa_Z),
	.Y(DataFromMiso_1ce_Z[2])
);
defparam \DataFromMiso_1ce[2] .INIT=16'h2000;
// @41:89
  CFG4 \DataFromMiso_1ce[3]  (
	.A(N_802_i),
	.B(SpiBitPos_Z[0]),
	.C(DataFromMiso_1_sqmuxa_Z),
	.D(_decfrac1_1_Z),
	.Y(DataFromMiso_1ce_Z[3])
);
defparam \DataFromMiso_1ce[3] .INIT=16'h2000;
// @41:89
  CFG4 \DataFromMiso_1ce[4]  (
	.A(N_802_i),
	.B(N_803_i),
	.C(_decfrac0_1_Z),
	.D(DataFromMiso_1_sqmuxa_Z),
	.Y(DataFromMiso_1ce_Z[4])
);
defparam \DataFromMiso_1ce[4] .INIT=16'h4000;
// @41:89
  CFG4 \DataFromMiso_1ce[5]  (
	.A(N_803_i),
	.B(N_804_i),
	.C(_decfrac1_2),
	.D(DataFromMiso_1_sqmuxa_Z),
	.Y(DataFromMiso_1ce_Z[5])
);
defparam \DataFromMiso_1ce[5] .INIT=16'h2000;
// @41:89
  CFG3 \DataFromMiso_1ce[6]  (
	.A(_decfrac6_2_Z),
	.B(_decfrac0_1_Z),
	.C(DataFromMiso_1_sqmuxa_Z),
	.Y(DataFromMiso_1ce_Z[6])
);
defparam \DataFromMiso_1ce[6] .INIT=8'h80;
// @41:89
  CFG4 \DataFromMiso_1ce[7]  (
	.A(N_804_i),
	.B(SpiBitPos_Z[0]),
	.C(DataFromMiso_1_sqmuxa_Z),
	.D(_decfrac6_2_Z),
	.Y(DataFromMiso_1ce_Z[7])
);
defparam \DataFromMiso_1ce[7] .INIT=16'h1000;
// @41:89
  CFG4 \DataFromMiso_1ce[8]  (
	.A(N_802_i),
	.B(N_804_i),
	.C(_decfrac8_1),
	.D(DataFromMiso_1_sqmuxa_Z),
	.Y(DataFromMiso_1ce_Z[8])
);
defparam \DataFromMiso_1ce[8] .INIT=16'h4000;
// @41:89
  CFG4 \DataFromMiso_1ce[9]  (
	.A(N_802_i),
	.B(N_803_i),
	.C(_decfrac9_2_Z),
	.D(DataFromMiso_1_sqmuxa_Z),
	.Y(DataFromMiso_1ce_Z[9])
);
defparam \DataFromMiso_1ce[9] .INIT=16'h1000;
// @41:89
  CFG3 \DataFromMiso_1ce[10]  (
	.A(_decfrac10_2_Z),
	.B(DataFromMiso_1_sqmuxa_Z),
	.C(_decfrac8_1),
	.Y(DataFromMiso_1ce_Z[10])
);
defparam \DataFromMiso_1ce[10] .INIT=8'h80;
// @41:89
  CFG3 \DataFromMiso_1ce[15]  (
	.A(_decfrac9_2_Z),
	.B(_decfrac6_2_Z),
	.C(DataFromMiso_1_sqmuxa_Z),
	.Y(DataFromMiso_1ce_Z[15])
);
defparam \DataFromMiso_1ce[15] .INIT=8'h80;
// @41:126
  CFG3 SpiBitPos_1_sqmuxa (
	.A(SckXO_c),
	.B(un3_clkdiv_i),
	.C(Sck_i_0_sqmuxa_0_Z),
	.Y(SpiBitPos_1_sqmuxa_Z)
);
defparam SpiBitPos_1_sqmuxa.INIT=8'h40;
// @41:89
  CFG3 Sck_i_0 (
	.A(SckXO_c),
	.B(un3_clkdiv_i),
	.C(Sck_i_0_sqmuxa_0_Z),
	.Y(Sck_i_0_Z)
);
defparam Sck_i_0.INIT=8'h6A;
// @41:89
  CFG4 XferComplete_i_RNO (
	.A(SpiXferComplete),
	.B(SpiBitPos_Z[4]),
	.C(un4_xfercomplete_i_3),
	.D(SckXO_c),
	.Y(un1_XferComplete_i_1_i)
);
defparam XferComplete_i_RNO.INIT=16'hABAA;
// @41:114
  CFG3 Mosi_i_7 (
	.A(Mosi_i_7_1_0_Z),
	.B(ClkDacWrite[15]),
	.C(un3_clkdiv_i),
	.Y(Mosi_i_7_Z)
);
defparam Mosi_i_7.INIT=8'hAE;
// @41:89
  CFG4 un13_clkdiv_RNIQ4OJ (
	.A(SckXO_c),
	.B(un13_clkdiv_Z),
	.C(un3_clkdiv_i),
	.D(Sck_i_0_sqmuxa_0_Z),
	.Y(un1_Mosi_i_0_sqmuxa_1_i[0])
);
defparam un13_clkdiv_RNIQ4OJ.INIT=16'hAC0C;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* SpiMasterPorts_work_main_architecture_main_0layer1 */

module SpiDacPorts_102000000_16 (
  ClkDacWrite,
  ClkDacReadback,
  MosiXO_c,
  SckXO_c,
  shot_i,
  SpiRst_1z,
  WriteClkDac,
  FCCC_C0_0_GL1,
  shot_i_arst_i
)
;
input [15:0] ClkDacWrite ;
output [15:0] ClkDacReadback ;
output MosiXO_c ;
output SckXO_c ;
input shot_i ;
output SpiRst_1z ;
input WriteClkDac ;
input FCCC_C0_0_GL1 ;
input shot_i_arst_i ;
wire MosiXO_c ;
wire SckXO_c ;
wire shot_i ;
wire SpiRst_1z ;
wire WriteClkDac ;
wire FCCC_C0_0_GL1 ;
wire shot_i_arst_i ;
wire [0:0] un1_spirst2_i;
wire [15:0] DacReadback_i;
wire SpiRst_rep_Z ;
wire GND ;
wire un1_LastWriteDac_Z ;
wire VCC ;
wire SpiRst_arst ;
wire SpiRst_arst_i ;
wire LastWriteDac_Z ;
wire LastSpiXferComplete_Z ;
wire SpiXferComplete ;
wire LastSpiXferComplete_0_sqmuxa_Z ;
wire DacReadback_0_sqmuxa_Z ;
// @48:134
  SLE SpiRst_rep (
	.Q(SpiRst_rep_Z),
	.ADn(GND),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_LastWriteDac_Z),
	.EN(un1_spirst2_i[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  CLKINT SpiRst_rep_RNI5HQ1 (
	.Y(SpiRst_arst),
	.A(SpiRst_rep_Z)
);
  CFG1 SpiRst_rep_RNI5HQ1_0 (
	.A(SpiRst_arst),
	.Y(SpiRst_arst_i)
);
defparam SpiRst_rep_RNI5HQ1_0.INIT=2'h1;
// @48:134
  SLE LastWriteDac (
	.Q(LastWriteDac_Z),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(WriteClkDac),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:134
  SLE LastSpiXferComplete (
	.Q(LastSpiXferComplete_Z),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(SpiXferComplete),
	.EN(LastSpiXferComplete_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:134
  SLE SpiRst (
	.Q(SpiRst_1z),
	.ADn(GND),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_LastWriteDac_Z),
	.EN(un1_spirst2_i[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:134
  SLE \DacReadback[8]  (
	.Q(ClkDacReadback[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacReadback_i[8]),
	.EN(DacReadback_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:134
  SLE \DacReadback[7]  (
	.Q(ClkDacReadback[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacReadback_i[7]),
	.EN(DacReadback_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:134
  SLE \DacReadback[6]  (
	.Q(ClkDacReadback[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacReadback_i[6]),
	.EN(DacReadback_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:134
  SLE \DacReadback[5]  (
	.Q(ClkDacReadback[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacReadback_i[5]),
	.EN(DacReadback_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:134
  SLE \DacReadback[4]  (
	.Q(ClkDacReadback[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacReadback_i[4]),
	.EN(DacReadback_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:134
  SLE \DacReadback[3]  (
	.Q(ClkDacReadback[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacReadback_i[3]),
	.EN(DacReadback_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:134
  SLE \DacReadback[2]  (
	.Q(ClkDacReadback[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacReadback_i[2]),
	.EN(DacReadback_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:134
  SLE \DacReadback[1]  (
	.Q(ClkDacReadback[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacReadback_i[1]),
	.EN(DacReadback_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:134
  SLE \DacReadback[0]  (
	.Q(ClkDacReadback[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacReadback_i[0]),
	.EN(DacReadback_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:134
  SLE \DacReadback[15]  (
	.Q(ClkDacReadback[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacReadback_i[15]),
	.EN(DacReadback_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:134
  SLE \DacReadback[14]  (
	.Q(ClkDacReadback[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacReadback_i[14]),
	.EN(DacReadback_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:134
  SLE \DacReadback[13]  (
	.Q(ClkDacReadback[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacReadback_i[13]),
	.EN(DacReadback_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:134
  SLE \DacReadback[12]  (
	.Q(ClkDacReadback[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacReadback_i[12]),
	.EN(DacReadback_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:134
  SLE \DacReadback[11]  (
	.Q(ClkDacReadback[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacReadback_i[11]),
	.EN(DacReadback_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:134
  SLE \DacReadback[10]  (
	.Q(ClkDacReadback[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacReadback_i[10]),
	.EN(DacReadback_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:134
  SLE \DacReadback[9]  (
	.Q(ClkDacReadback[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacReadback_i[9]),
	.EN(DacReadback_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:145
  CFG2 un1_LastWriteDac (
	.A(WriteClkDac),
	.B(LastWriteDac_Z),
	.Y(un1_LastWriteDac_Z)
);
defparam un1_LastWriteDac.INIT=4'h9;
// @48:160
  CFG3 LastSpiXferComplete_0_sqmuxa (
	.A(LastSpiXferComplete_Z),
	.B(SpiXferComplete),
	.C(un1_LastWriteDac_Z),
	.Y(LastSpiXferComplete_0_sqmuxa_Z)
);
defparam LastSpiXferComplete_0_sqmuxa.INIT=8'h60;
// @48:164
  CFG4 DacReadback_0_sqmuxa (
	.A(SpiXferComplete),
	.B(LastSpiXferComplete_Z),
	.C(un1_LastWriteDac_Z),
	.D(shot_i),
	.Y(DacReadback_0_sqmuxa_Z)
);
defparam DacReadback_0_sqmuxa.INIT=16'h0020;
// @48:134
  CFG4 LastSpiXferComplete_RNIKSNO (
	.A(SpiXferComplete),
	.B(un1_LastWriteDac_Z),
	.C(WriteClkDac),
	.D(LastSpiXferComplete_Z),
	.Y(un1_spirst2_i[0])
);
defparam LastSpiXferComplete_RNIKSNO.INIT=16'h30B8;
// @48:108
  SpiMasterPorts_work_main_architecture_main_0layer1 Spi (
	.DacReadback_i(DacReadback_i[15:0]),
	.ClkDacWrite(ClkDacWrite[15:0]),
	.SpiRst(SpiRst_1z),
	.SpiXferComplete(SpiXferComplete),
	.SckXO_c(SckXO_c),
	.SpiRst_arst_i(SpiRst_arst_i),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1),
	.MosiXO_c(MosiXO_c)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* SpiDacPorts_102000000_16 */

module Main (
  Main_0_RamBusDataOut,
  FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS,
  AMBA_SLAVE_0_PADDRS_net_0,
  SpiRst_1,
  SckXO_c,
  MosiXO_c,
  PPS_c,
  RxdLab_c_i,
  RxdLab_c,
  TxdLab_c,
  Txd3_c,
  Rxd3_c,
  Txd2_c,
  Rxd2_c,
  Txd1_c,
  Rxd1_c,
  Txd0_c,
  Rxd0_c,
  SckMonAdcs_c,
  MosiMonAdcs_c,
  MisoMonAdc1_c,
  nDrdyMonAdc1_c,
  nDrdyMonAdc0_c,
  SpiRst_0,
  TrigAdcs_c,
  SckAdcs_c,
  MisoAdcD_c,
  MisoAdcC_c,
  MisoAdcB_c,
  MisoAdcA_c,
  nDrdyAdcD_c,
  nDrdyAdcC_c,
  nDrdyAdcB_c,
  nDrdyAdcA_c,
  nLDacs_i,
  SckDacs_i,
  MosiDacA_i,
  MosiDacB_i,
  MosiDacC_i,
  MosiDacD_i,
  PowerEnMax_c,
  PowerEnMax_c_i,
  MonitorAdcSpiFrameEnable_i,
  WriteAck,
  nPowerCycClr_c,
  Oe3_c,
  nFaultsClr_c,
  nHVEn1_c,
  ReadAck,
  GlobalFaultInhibit_c,
  HVDis2_c,
  PowernEnHV_c,
  PowernEn_c,
  Oe0_c,
  Oe1_c,
  Oe2_c,
  nHVFaultB_c,
  Fault2VA_c,
  Fault2VD_c,
  Fault3VA_c,
  Fault5V_c,
  FaultHV_c,
  nHVFaultA_c,
  nHVFaultC_c,
  Fault1V_c,
  FaultNegV_c,
  PowerCycd_c,
  Fault3VD_c,
  nHVFaultD_c,
  SpiRst,
  FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWRITES,
  FineSteeringMirror_sb_0_AMBA_SLAVE_0_PSELS0,
  FCCC_C0_0_GL1
)
;
output [31:0] Main_0_RamBusDataOut ;
input [31:0] FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS ;
input [9:0] AMBA_SLAVE_0_PADDRS_net_0 ;
output SpiRst_1 ;
output SckXO_c ;
output MosiXO_c ;
input PPS_c ;
output RxdLab_c_i ;
output RxdLab_c ;
input TxdLab_c ;
output Txd3_c ;
input Rxd3_c ;
output Txd2_c ;
input Rxd2_c ;
output Txd1_c ;
input Rxd1_c ;
output Txd0_c ;
input Rxd0_c ;
output SckMonAdcs_c ;
output MosiMonAdcs_c ;
input MisoMonAdc1_c ;
input nDrdyMonAdc1_c ;
input nDrdyMonAdc0_c ;
output SpiRst_0 ;
output TrigAdcs_c ;
output SckAdcs_c ;
input MisoAdcD_c ;
input MisoAdcC_c ;
input MisoAdcB_c ;
input MisoAdcA_c ;
input nDrdyAdcD_c ;
input nDrdyAdcC_c ;
input nDrdyAdcB_c ;
input nDrdyAdcA_c ;
output nLDacs_i ;
output SckDacs_i ;
output MosiDacA_i ;
output MosiDacB_i ;
output MosiDacC_i ;
output MosiDacD_i ;
output PowerEnMax_c ;
output PowerEnMax_c_i ;
output MonitorAdcSpiFrameEnable_i ;
output WriteAck ;
output nPowerCycClr_c ;
output Oe3_c ;
output nFaultsClr_c ;
output nHVEn1_c ;
output ReadAck ;
output GlobalFaultInhibit_c ;
output HVDis2_c ;
output PowernEnHV_c ;
output PowernEn_c ;
output Oe0_c ;
output Oe1_c ;
output Oe2_c ;
input nHVFaultB_c ;
input Fault2VA_c ;
input Fault2VD_c ;
input Fault3VA_c ;
input Fault5V_c ;
input FaultHV_c ;
input nHVFaultA_c ;
input nHVFaultC_c ;
input Fault1V_c ;
input FaultNegV_c ;
input PowerCycd_c ;
input Fault3VD_c ;
input nHVFaultD_c ;
output SpiRst ;
input FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWRITES ;
input FineSteeringMirror_sb_0_AMBA_SLAVE_0_PSELS0 ;
input FCCC_C0_0_GL1 ;
wire SpiRst_1 ;
wire SckXO_c ;
wire MosiXO_c ;
wire PPS_c ;
wire RxdLab_c_i ;
wire RxdLab_c ;
wire TxdLab_c ;
wire Txd3_c ;
wire Rxd3_c ;
wire Txd2_c ;
wire Rxd2_c ;
wire Txd1_c ;
wire Rxd1_c ;
wire Txd0_c ;
wire Rxd0_c ;
wire SckMonAdcs_c ;
wire MosiMonAdcs_c ;
wire MisoMonAdc1_c ;
wire nDrdyMonAdc1_c ;
wire nDrdyMonAdc0_c ;
wire SpiRst_0 ;
wire TrigAdcs_c ;
wire SckAdcs_c ;
wire MisoAdcD_c ;
wire MisoAdcC_c ;
wire MisoAdcB_c ;
wire MisoAdcA_c ;
wire nDrdyAdcD_c ;
wire nDrdyAdcC_c ;
wire nDrdyAdcB_c ;
wire nDrdyAdcA_c ;
wire nLDacs_i ;
wire SckDacs_i ;
wire MosiDacA_i ;
wire MosiDacB_i ;
wire MosiDacC_i ;
wire MosiDacD_i ;
wire PowerEnMax_c ;
wire PowerEnMax_c_i ;
wire MonitorAdcSpiFrameEnable_i ;
wire WriteAck ;
wire nPowerCycClr_c ;
wire Oe3_c ;
wire nFaultsClr_c ;
wire nHVEn1_c ;
wire ReadAck ;
wire GlobalFaultInhibit_c ;
wire HVDis2_c ;
wire PowernEnHV_c ;
wire PowernEn_c ;
wire Oe0_c ;
wire Oe1_c ;
wire Oe2_c ;
wire nHVFaultB_c ;
wire Fault2VA_c ;
wire Fault2VD_c ;
wire Fault3VA_c ;
wire Fault5V_c ;
wire FaultHV_c ;
wire nHVFaultA_c ;
wire nHVFaultC_c ;
wire Fault1V_c ;
wire FaultNegV_c ;
wire PowerCycd_c ;
wire Fault3VD_c ;
wire nHVFaultD_c ;
wire SpiRst ;
wire FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWRITES ;
wire FineSteeringMirror_sb_0_AMBA_SLAVE_0_PSELS0 ;
wire FCCC_C0_0_GL1 ;
wire [0:0] un1_clkdiv_i_0;
wire [0:0] un1_MosiA_i_0_sqmuxa_1_i_0;
wire [9:0] Address;
wire [7:2] RamBusAddress_i;
wire [31:0] RamDataIn;
wire [9:0] UartLabRxFifoCount;
wire [9:0] Uart0RxFifoCount;
wire [9:0] Uart2RxFifoCount;
wire [7:0] Uart3RxFifoData;
wire [7:0] Uart1RxFifoData;
wire [7:0] Uart2RxFifoData;
wire [23:0] AdcSampleToReadB;
wire [9:0] Uart1RxFifoCount;
wire [9:0] Uart3RxFifoCount;
wire [15:0] ClkDacReadback;
wire [7:0] UartLabRxFifoData;
wire [7:0] Uart0RxFifoData;
wire [31:0] PPSCount;
wire [7:0] MonitorAdcSpiDataOut1;
wire [23:0] AdcSampleToReadA;
wire [31:0] PPSCounter;
wire [23:0] AdcSampleToReadD;
wire [23:0] AdcSampleToReadC;
wire [23:0] DacDReadback;
wire [23:0] DacBReadback;
wire [23:0] DacAReadback;
wire [23:0] DacCReadback;
wire [23:0] DacCSetpoint;
wire [23:0] DacDSetpoint;
wire [7:0] MonitorAdcSpiDataIn;
wire [7:0] Uart1TxFifoData;
wire [7:0] Uart0TxFifoData;
wire [7:0] Uart3TxFifoData;
wire [7:0] Uart2TxFifoData;
wire [7:0] Uart2ClkDivider;
wire [7:0] UartLabTxFifoData;
wire [7:0] Uart3ClkDivider;
wire [15:0] ClkDacWrite;
wire [23:0] DacASetpoint;
wire [23:0] DacBSetpoint;
wire [7:0] Uart0ClkDivider;
wire [7:0] Uart1ClkDivider;
wire [1:1] SUM_3;
wire [2:1] ClkDiv;
wire [2:2] SUM_3_0;
wire [1:1] SUM_2;
wire [2:1] ClkDiv_0;
wire [2:2] SUM_2_0;
wire [1:1] SUM_1;
wire [2:1] ClkDiv_1;
wire [2:2] SUM_1_0;
wire [1:1] SUM_0;
wire [2:1] ClkDiv_2;
wire [2:2] SUM_0_0;
wire Uart0FifoReset_i_arst ;
wire Uart0FifoReset_i_Z ;
wire Uart1FifoReset_i_arst ;
wire Uart1FifoReset_i_Z ;
wire Uart2FifoReset_i_arst ;
wire Uart2FifoReset_i_Z ;
wire Uart3FifoReset_i_arst ;
wire Uart3FifoReset_i_Z ;
wire UartLabFifoReset_i_arst ;
wire UartLabFifoReset_i_Z ;
wire Uart0FifoReset_i_data_i ;
wire UartLabFifoReset_i_data_i ;
wire Uart3FifoReset_i_data_i ;
wire Uart2FifoReset_i_data_i ;
wire Uart1FifoReset_i_data_i ;
wire MonitorAdcReset_i_Z ;
wire MonitorAdcReset_i_arst_i ;
wire Uart0FifoReset_i_arst_i ;
wire Uart1FifoReset_i_arst_i ;
wire Uart2FifoReset_i_arst_i ;
wire Uart3FifoReset_i_arst_i ;
wire UartLabFifoReset_i_arst_i ;
wire N_1006_i_set_Z ;
wire GND ;
wire N_1006_i_i ;
wire VCC ;
wire N_1004_i_set_Z ;
wire N_1004_i_i ;
wire N_1005_i_set_Z ;
wire N_1005_i_i ;
wire N_1041_i_set_Z ;
wire N_1041_i_i ;
wire shot_i ;
wire UartLabFifoReset ;
wire Uart0FifoReset ;
wire MonitorAdcReset ;
wire Uart3FifoReset ;
wire Uart1FifoReset ;
wire Uart2FifoReset ;
wire shot_i_arst_i ;
wire MasterReset_i ;
wire RamBusCE_i ;
wire ReadReq ;
wire WriteReq ;
wire O_rep ;
wire O_rep_0 ;
wire Uart1RxFifoEmpty ;
wire Uart3RxFifoEmpty ;
wire Uart2RxFifoEmpty ;
wire Uart1TxFifoFull ;
wire Uart3TxFifoFull ;
wire Uart2TxFifoFull ;
wire Uart1RxFifoFull ;
wire Uart3RxFifoFull ;
wire Uart2RxFifoFull ;
wire Uart1TxFifoEmpty ;
wire Uart3TxFifoEmpty ;
wire Uart2TxFifoEmpty ;
wire Uart0TxFifoFull ;
wire UartLabTxFifoFull ;
wire Uart0TxFifoEmpty ;
wire UartLabTxFifoEmpty ;
wire Uart0RxFifoFull ;
wire UartLabRxFifoFull ;
wire Uart0RxFifoEmpty ;
wire UartLabRxFifoEmpty ;
wire nDrdyMonitorAdc1_i ;
wire nDrdyMonitorAdc0_i ;
wire MonitorAdcSpiXferDone ;
wire PPSDetected ;
wire ReadUartLab ;
wire ReadUart3 ;
wire ReadUart2 ;
wire ReadUart1 ;
wire ReadUart0 ;
wire WriteDacs ;
wire ReadAdcSample ;
wire PPSCountReset ;
wire WriteClkDac ;
wire WriteUart0 ;
wire WriteUart1 ;
wire WriteUart2 ;
wire WriteUart3 ;
wire WriteUartLab ;
wire MonitorAdcSpiXferStart ;
wire PPSCountReset_arst_i ;
wire SpiRst_arst ;
wire nDrdyAdcA_i ;
wire nDrdyAdcB_i ;
wire nDrdyAdcC_i ;
wire nDrdyAdcD_i ;
wire MisoAdcA_i ;
wire MisoAdcB_i ;
wire MisoAdcC_i ;
wire MisoAdcD_i ;
wire MisoMonitorAdc1_i ;
wire UartClk0 ;
wire CO0_3 ;
wire UartTxClk0 ;
wire Rxd0_i ;
wire UartClk1 ;
wire CO0_2 ;
wire UartTxClk1 ;
wire Rxd1_i ;
wire UartClk2 ;
wire CO0_1 ;
wire UartTxClk2 ;
wire Rxd2_i ;
wire UartClk3 ;
wire CO0_0 ;
wire UartTxClk3 ;
wire Rxd3_i ;
wire UartClkLab ;
wire UartTxClkLab ;
wire RxdLab_i ;
wire PPS_i ;
  CLKINT Uart0FifoReset_i_RNITH4D (
	.Y(Uart0FifoReset_i_arst),
	.A(Uart0FifoReset_i_Z)
);
  CLKINT Uart1FifoReset_i_RNIUSR3 (
	.Y(Uart1FifoReset_i_arst),
	.A(Uart1FifoReset_i_Z)
);
  CLKINT Uart2FifoReset_i_RNIV7JA (
	.Y(Uart2FifoReset_i_arst),
	.A(Uart2FifoReset_i_Z)
);
  CLKINT Uart3FifoReset_i_RNI0JA1 (
	.Y(Uart3FifoReset_i_arst),
	.A(Uart3FifoReset_i_Z)
);
  CLKINT UartLabFifoReset_i_RNIS21B (
	.Y(UartLabFifoReset_i_arst),
	.A(UartLabFifoReset_i_Z)
);
  CFG1 Uart0FifoReset_i_RNITH4D_0 (
	.A(Uart0FifoReset_i_Z),
	.Y(Uart0FifoReset_i_data_i)
);
defparam Uart0FifoReset_i_RNITH4D_0.INIT=2'h1;
  CFG1 UartLabFifoReset_i_RNIS21B_0 (
	.A(UartLabFifoReset_i_Z),
	.Y(UartLabFifoReset_i_data_i)
);
defparam UartLabFifoReset_i_RNIS21B_0.INIT=2'h1;
  CFG1 Uart3FifoReset_i_RNI0JA1_0 (
	.A(Uart3FifoReset_i_Z),
	.Y(Uart3FifoReset_i_data_i)
);
defparam Uart3FifoReset_i_RNI0JA1_0.INIT=2'h1;
  CFG1 Uart2FifoReset_i_RNIV7JA_0 (
	.A(Uart2FifoReset_i_Z),
	.Y(Uart2FifoReset_i_data_i)
);
defparam Uart2FifoReset_i_RNIV7JA_0.INIT=2'h1;
  CFG1 Uart1FifoReset_i_RNIUSR3_0 (
	.A(Uart1FifoReset_i_Z),
	.Y(Uart1FifoReset_i_data_i)
);
defparam Uart1FifoReset_i_RNIUSR3_0.INIT=2'h1;
  CFG1 MonitorAdcReset_i_RNITG3D (
	.A(MonitorAdcReset_i_Z),
	.Y(MonitorAdcReset_i_arst_i)
);
defparam MonitorAdcReset_i_RNITG3D.INIT=2'h1;
  CFG1 Uart0FifoReset_i_RNITH4D_1 (
	.A(Uart0FifoReset_i_arst),
	.Y(Uart0FifoReset_i_arst_i)
);
defparam Uart0FifoReset_i_RNITH4D_1.INIT=2'h1;
  CFG1 Uart1FifoReset_i_RNIUSR3_1 (
	.A(Uart1FifoReset_i_arst),
	.Y(Uart1FifoReset_i_arst_i)
);
defparam Uart1FifoReset_i_RNIUSR3_1.INIT=2'h1;
  CFG1 Uart2FifoReset_i_RNIV7JA_1 (
	.A(Uart2FifoReset_i_arst),
	.Y(Uart2FifoReset_i_arst_i)
);
defparam Uart2FifoReset_i_RNIV7JA_1.INIT=2'h1;
  CFG1 Uart3FifoReset_i_RNI0JA1_1 (
	.A(Uart3FifoReset_i_arst),
	.Y(Uart3FifoReset_i_arst_i)
);
defparam Uart3FifoReset_i_RNI0JA1_1.INIT=2'h1;
  CFG1 UartLabFifoReset_i_RNIS21B_1 (
	.A(UartLabFifoReset_i_arst),
	.Y(UartLabFifoReset_i_arst_i)
);
defparam UartLabFifoReset_i_RNIS21B_1.INIT=2'h1;
  SLE N_1006_i_set (
	.Q(N_1006_i_set_Z),
	.ADn(GND),
	.ALn(N_1006_i_i),
	.CLK(FCCC_C0_0_GL1),
	.D(GND),
	.EN(un1_clkdiv_i_0[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE N_1004_i_set (
	.Q(N_1004_i_set_Z),
	.ADn(GND),
	.ALn(N_1004_i_i),
	.CLK(FCCC_C0_0_GL1),
	.D(GND),
	.EN(un1_clkdiv_i_0[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE N_1005_i_set (
	.Q(N_1005_i_set_Z),
	.ADn(GND),
	.ALn(N_1005_i_i),
	.CLK(FCCC_C0_0_GL1),
	.D(GND),
	.EN(un1_clkdiv_i_0[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE N_1041_i_set (
	.Q(N_1041_i_set_Z),
	.ADn(GND),
	.ALn(N_1041_i_i),
	.CLK(FCCC_C0_0_GL1),
	.D(GND),
	.EN(un1_MosiA_i_0_sqmuxa_1_i_0[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @51:2326
  CFG2 UartLabFifoReset_i (
	.A(shot_i),
	.B(UartLabFifoReset),
	.Y(UartLabFifoReset_i_Z)
);
defparam UartLabFifoReset_i.INIT=4'hE;
// @51:1872
  CFG2 Uart0FifoReset_i (
	.A(shot_i),
	.B(Uart0FifoReset),
	.Y(Uart0FifoReset_i_Z)
);
defparam Uart0FifoReset_i.INIT=4'hE;
// @51:1710
  CFG2 MonitorAdcReset_i (
	.A(shot_i),
	.B(MonitorAdcReset),
	.Y(MonitorAdcReset_i_Z)
);
defparam MonitorAdcReset_i.INIT=4'hE;
// @51:2185
  CFG2 Uart3FifoReset_i (
	.A(shot_i),
	.B(Uart3FifoReset),
	.Y(Uart3FifoReset_i_Z)
);
defparam Uart3FifoReset_i.INIT=4'hE;
// @51:1968
  CFG2 Uart1FifoReset_i (
	.A(shot_i),
	.B(Uart1FifoReset),
	.Y(Uart1FifoReset_i_Z)
);
defparam Uart1FifoReset_i.INIT=4'hE;
// @51:2074
  CFG2 Uart2FifoReset_i (
	.A(shot_i),
	.B(Uart2FifoReset),
	.Y(Uart2FifoReset_i_Z)
);
defparam Uart2FifoReset_i.INIT=4'hE;
// @51:1205
  OneShotPorts_work_main_architecture_main_0layer1 BootupReset (
	.shot_i_arst_i(shot_i_arst_i),
	.MasterReset_i(MasterReset_i),
	.shot_i_1z(shot_i),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1)
);
// @51:1223
  IBufP2Ports IBufCE (
	.RamBusCE_i(RamBusCE_i),
	.FineSteeringMirror_sb_0_AMBA_SLAVE_0_PSELS0(FineSteeringMirror_sb_0_AMBA_SLAVE_0_PSELS0),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1)
);
// @51:1224
  IBufP2Ports_1 IBufWrnRd (
	.ReadReq(ReadReq),
	.WriteReq(WriteReq),
	.RamBusCE_i(RamBusCE_i),
	.FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWRITES(FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWRITES),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1)
);
// @51:1228
  IBufP1Ports \GenRamAddrBus.0.IBUF_RamAddr_i  (
	.AMBA_SLAVE_0_PADDRS_net_0_0(AMBA_SLAVE_0_PADDRS_net_0[0]),
	.Address_0(Address[0]),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1)
);
// @51:1228
  IBufP1Ports_0 \GenRamAddrBus.7.IBUF_RamAddr_i  (
	.AMBA_SLAVE_0_PADDRS_net_0_0(AMBA_SLAVE_0_PADDRS_net_0[7]),
	.RamBusAddress_i_0(RamBusAddress_i[7]),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1)
);
// @51:1228
  IBufP1Ports_1 \GenRamAddrBus.1.IBUF_RamAddr_i  (
	.AMBA_SLAVE_0_PADDRS_net_0_0(AMBA_SLAVE_0_PADDRS_net_0[1]),
	.Address_0(Address[1]),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1)
);
// @51:1228
  IBufP1Ports_2 \GenRamAddrBus.8.IBUF_RamAddr_i  (
	.AMBA_SLAVE_0_PADDRS_net_0_0(AMBA_SLAVE_0_PADDRS_net_0[8]),
	.Address_0(Address[8]),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1)
);
// @51:1228
  IBufP1Ports_3 \GenRamAddrBus.2.IBUF_RamAddr_i  (
	.AMBA_SLAVE_0_PADDRS_net_0_0(AMBA_SLAVE_0_PADDRS_net_0[2]),
	.RamBusAddress_i_0(RamBusAddress_i[2]),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1)
);
// @51:1228
  IBufP1Ports_4 \GenRamAddrBus.9.IBUF_RamAddr_i  (
	.AMBA_SLAVE_0_PADDRS_net_0_0(AMBA_SLAVE_0_PADDRS_net_0[9]),
	.Address_0(Address[9]),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1)
);
// @51:1228
  IBufP1Ports_5 \GenRamAddrBus.3.IBUF_RamAddr_i  (
	.RamBusAddress_i_0(RamBusAddress_i[3]),
	.AMBA_SLAVE_0_PADDRS_net_0_0(AMBA_SLAVE_0_PADDRS_net_0[3]),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1),
	.O_rep_1z(O_rep)
);
// @51:1228
  IBufP1Ports_6 \GenRamAddrBus.4.IBUF_RamAddr_i  (
	.AMBA_SLAVE_0_PADDRS_net_0_0(AMBA_SLAVE_0_PADDRS_net_0[4]),
	.RamBusAddress_i_0(RamBusAddress_i[4]),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1)
);
// @51:1228
  IBufP1Ports_7 \GenRamAddrBus.5.IBUF_RamAddr_i  (
	.RamBusAddress_i_0(RamBusAddress_i[5]),
	.AMBA_SLAVE_0_PADDRS_net_0_0(AMBA_SLAVE_0_PADDRS_net_0[5]),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1),
	.O_rep_0(O_rep_0)
);
// @51:1228
  IBufP1Ports_8 \GenRamAddrBus.6.IBUF_RamAddr_i  (
	.AMBA_SLAVE_0_PADDRS_net_0_0(AMBA_SLAVE_0_PADDRS_net_0[6]),
	.RamBusAddress_i_0(RamBusAddress_i[6]),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1)
);
// @51:1238
  IBufP1Ports_9 \GenRamDataBus.0.IBUF_RamData_i  (
	.FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0(FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS[0]),
	.RamDataIn_0(RamDataIn[0]),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1)
);
// @51:1238
  IBufP1Ports_10 \GenRamDataBus.7.IBUF_RamData_i  (
	.FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0(FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS[7]),
	.RamDataIn_0(RamDataIn[7]),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1)
);
// @51:1238
  IBufP1Ports_11 \GenRamDataBus.28.IBUF_RamData_i  (
	.FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0(FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS[28]),
	.RamDataIn_0(RamDataIn[28]),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1)
);
// @51:1238
  IBufP1Ports_12 \GenRamDataBus.29.IBUF_RamData_i  (
	.FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0(FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS[29]),
	.RamDataIn_0(RamDataIn[29]),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1)
);
// @51:1238
  IBufP1Ports_13 \GenRamDataBus.30.IBUF_RamData_i  (
	.FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0(FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS[30]),
	.RamDataIn_0(RamDataIn[30]),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1)
);
// @51:1238
  IBufP1Ports_14 \GenRamDataBus.9.IBUF_RamData_i  (
	.FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0(FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS[9]),
	.RamDataIn_0(RamDataIn[9]),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1)
);
// @51:1238
  IBufP1Ports_15 \GenRamDataBus.14.IBUF_RamData_i  (
	.FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0(FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS[14]),
	.RamDataIn_0(RamDataIn[14]),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1)
);
// @51:1238
  IBufP1Ports_16 \GenRamDataBus.21.IBUF_RamData_i  (
	.FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0(FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS[21]),
	.RamDataIn_0(RamDataIn[21]),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1)
);
// @51:1238
  IBufP1Ports_17 \GenRamDataBus.15.IBUF_RamData_i  (
	.FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0(FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS[15]),
	.RamDataIn_0(RamDataIn[15]),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1)
);
// @51:1238
  IBufP1Ports_18 \GenRamDataBus.11.IBUF_RamData_i  (
	.FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0(FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS[11]),
	.RamDataIn_0(RamDataIn[11]),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1)
);
// @51:1238
  IBufP1Ports_19 \GenRamDataBus.5.IBUF_RamData_i  (
	.FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0(FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS[5]),
	.RamDataIn_0(RamDataIn[5]),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1)
);
// @51:1238
  IBufP1Ports_20 \GenRamDataBus.12.IBUF_RamData_i  (
	.FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0(FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS[12]),
	.RamDataIn_0(RamDataIn[12]),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1)
);
// @51:1238
  IBufP1Ports_21 \GenRamDataBus.6.IBUF_RamData_i  (
	.FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0(FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS[6]),
	.RamDataIn_0(RamDataIn[6]),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1)
);
// @51:1238
  IBufP1Ports_22 \GenRamDataBus.13.IBUF_RamData_i  (
	.FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0(FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS[13]),
	.RamDataIn_0(RamDataIn[13]),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1)
);
// @51:1238
  IBufP1Ports_23 \GenRamDataBus.20.IBUF_RamData_i  (
	.FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0(FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS[20]),
	.RamDataIn_0(RamDataIn[20]),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1)
);
// @51:1238
  IBufP1Ports_24 \GenRamDataBus.16.IBUF_RamData_i  (
	.FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0(FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS[16]),
	.RamDataIn_0(RamDataIn[16]),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1)
);
// @51:1238
  IBufP1Ports_25 \GenRamDataBus.23.IBUF_RamData_i  (
	.FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0(FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS[23]),
	.RamDataIn_0(RamDataIn[23]),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1)
);
// @51:1238
  IBufP1Ports_26 \GenRamDataBus.17.IBUF_RamData_i  (
	.FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0(FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS[17]),
	.RamDataIn_0(RamDataIn[17]),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1)
);
// @51:1238
  IBufP1Ports_27 \GenRamDataBus.22.IBUF_RamData_i  (
	.FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0(FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS[22]),
	.RamDataIn_0(RamDataIn[22]),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1)
);
// @51:1238
  IBufP1Ports_28 \GenRamDataBus.1.IBUF_RamData_i  (
	.FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0(FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS[1]),
	.RamDataIn_0(RamDataIn[1]),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1)
);
// @51:1238
  IBufP1Ports_29 \GenRamDataBus.8.IBUF_RamData_i  (
	.FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0(FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS[8]),
	.RamDataIn_0(RamDataIn[8]),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1)
);
// @51:1238
  IBufP1Ports_30 \GenRamDataBus.2.IBUF_RamData_i  (
	.FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0(FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS[2]),
	.RamDataIn_0(RamDataIn[2]),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1)
);
// @51:1238
  IBufP1Ports_31 \GenRamDataBus.24.IBUF_RamData_i  (
	.FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0(FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS[24]),
	.RamDataIn_0(RamDataIn[24]),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1)
);
// @51:1238
  IBufP1Ports_32 \GenRamDataBus.18.IBUF_RamData_i  (
	.FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0(FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS[18]),
	.RamDataIn_0(RamDataIn[18]),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1)
);
// @51:1238
  IBufP1Ports_33 \GenRamDataBus.25.IBUF_RamData_i  (
	.FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0(FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS[25]),
	.RamDataIn_0(RamDataIn[25]),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1)
);
// @51:1238
  IBufP1Ports_34 \GenRamDataBus.19.IBUF_RamData_i  (
	.FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0(FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS[19]),
	.RamDataIn_0(RamDataIn[19]),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1)
);
// @51:1238
  IBufP1Ports_35 \GenRamDataBus.26.IBUF_RamData_i  (
	.FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0(FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS[26]),
	.RamDataIn_0(RamDataIn[26]),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1)
);
// @51:1238
  IBufP1Ports_36 \GenRamDataBus.27.IBUF_RamData_i  (
	.FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0(FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS[27]),
	.RamDataIn_0(RamDataIn[27]),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1)
);
// @51:1238
  IBufP1Ports_37 \GenRamDataBus.3.IBUF_RamData_i  (
	.FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0(FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS[3]),
	.RamDataIn_0(RamDataIn[3]),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1)
);
// @51:1238
  IBufP1Ports_38 \GenRamDataBus.10.IBUF_RamData_i  (
	.FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0(FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS[10]),
	.RamDataIn_0(RamDataIn[10]),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1)
);
// @51:1238
  IBufP1Ports_39 \GenRamDataBus.4.IBUF_RamData_i  (
	.FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0(FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS[4]),
	.RamDataIn_0(RamDataIn[4]),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1)
);
// @51:1238
  IBufP1Ports_40 \GenRamDataBus.31.IBUF_RamData_i  (
	.FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0(FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS[31]),
	.RamDataIn_0(RamDataIn[31]),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1)
);
// @51:1273
  RegisterSpacePorts_10 RegisterSpace (
	.UartLabRxFifoCount(UartLabRxFifoCount[9:0]),
	.Uart0RxFifoCount(Uart0RxFifoCount[9:0]),
	.Uart2RxFifoCount(Uart2RxFifoCount[9:0]),
	.Uart3RxFifoData(Uart3RxFifoData[7:0]),
	.Uart1RxFifoData(Uart1RxFifoData[7:0]),
	.Uart2RxFifoData(Uart2RxFifoData[7:0]),
	.AdcSampleToReadB(AdcSampleToReadB[23:0]),
	.Uart1RxFifoCount(Uart1RxFifoCount[9:0]),
	.Uart3RxFifoCount(Uart3RxFifoCount[9:0]),
	.ClkDacReadback(ClkDacReadback[15:0]),
	.UartLabRxFifoData(UartLabRxFifoData[7:0]),
	.Uart0RxFifoData(Uart0RxFifoData[7:0]),
	.PPSCount(PPSCount[31:0]),
	.MonitorAdcSpiDataOut1(MonitorAdcSpiDataOut1[7:0]),
	.AdcSampleToReadA(AdcSampleToReadA[23:0]),
	.PPSCounter(PPSCounter[31:0]),
	.AdcSampleToReadD(AdcSampleToReadD[23:0]),
	.AdcSampleToReadC(AdcSampleToReadC[23:0]),
	.Address_8(Address[8]),
	.Address_9(Address[9]),
	.Address_0(Address[0]),
	.Address_1(Address[1]),
	.RamBusAddress_i(RamBusAddress_i[7:2]),
	.DacDReadback(DacDReadback[23:0]),
	.DacBReadback(DacBReadback[23:0]),
	.DacAReadback(DacAReadback[23:0]),
	.DacCReadback(DacCReadback[23:0]),
	.Main_0_RamBusDataOut(Main_0_RamBusDataOut[31:0]),
	.DacCSetpoint(DacCSetpoint[23:0]),
	.DacDSetpoint(DacDSetpoint[23:0]),
	.MonitorAdcSpiDataIn(MonitorAdcSpiDataIn[7:0]),
	.Uart1TxFifoData(Uart1TxFifoData[7:0]),
	.Uart0TxFifoData(Uart0TxFifoData[7:0]),
	.Uart3TxFifoData(Uart3TxFifoData[7:0]),
	.Uart2TxFifoData(Uart2TxFifoData[7:0]),
	.Uart2ClkDivider(Uart2ClkDivider[7:0]),
	.UartLabTxFifoData(UartLabTxFifoData[7:0]),
	.Uart3ClkDivider(Uart3ClkDivider[7:0]),
	.RamDataIn(RamDataIn[31:0]),
	.ClkDacWrite(ClkDacWrite[15:0]),
	.DacASetpoint(DacASetpoint[23:0]),
	.DacBSetpoint(DacBSetpoint[23:0]),
	.Uart0ClkDivider(Uart0ClkDivider[7:0]),
	.Uart1ClkDivider(Uart1ClkDivider[7:0]),
	.SpiRst(SpiRst),
	.Uart1RxFifoEmpty(Uart1RxFifoEmpty),
	.Uart3RxFifoEmpty(Uart3RxFifoEmpty),
	.Uart2RxFifoEmpty(Uart2RxFifoEmpty),
	.Uart1TxFifoFull(Uart1TxFifoFull),
	.Uart3TxFifoFull(Uart3TxFifoFull),
	.Uart2TxFifoFull(Uart2TxFifoFull),
	.Uart1RxFifoFull(Uart1RxFifoFull),
	.Uart3RxFifoFull(Uart3RxFifoFull),
	.Uart2RxFifoFull(Uart2RxFifoFull),
	.Uart1TxFifoEmpty(Uart1TxFifoEmpty),
	.Uart3TxFifoEmpty(Uart3TxFifoEmpty),
	.Uart2TxFifoEmpty(Uart2TxFifoEmpty),
	.Uart0TxFifoFull(Uart0TxFifoFull),
	.UartLabTxFifoFull(UartLabTxFifoFull),
	.Uart0TxFifoEmpty(Uart0TxFifoEmpty),
	.UartLabTxFifoEmpty(UartLabTxFifoEmpty),
	.Uart0RxFifoFull(Uart0RxFifoFull),
	.UartLabRxFifoFull(UartLabRxFifoFull),
	.Uart0RxFifoEmpty(Uart0RxFifoEmpty),
	.UartLabRxFifoEmpty(UartLabRxFifoEmpty),
	.nDrdyMonitorAdc1_i(nDrdyMonitorAdc1_i),
	.nDrdyMonitorAdc0_i(nDrdyMonitorAdc0_i),
	.MonitorAdcSpiXferDone(MonitorAdcSpiXferDone),
	.O_rep(O_rep),
	.shot_i(shot_i),
	.O_rep_0(O_rep_0),
	.PPSDetected(PPSDetected),
	.nHVFaultD_c(nHVFaultD_c),
	.Fault3VD_c(Fault3VD_c),
	.PowerCycd_c(PowerCycd_c),
	.FaultNegV_c(FaultNegV_c),
	.Fault1V_c(Fault1V_c),
	.nHVFaultC_c(nHVFaultC_c),
	.nHVFaultA_c(nHVFaultA_c),
	.FaultHV_c(FaultHV_c),
	.Fault5V_c(Fault5V_c),
	.Fault3VA_c(Fault3VA_c),
	.Fault2VD_c(Fault2VD_c),
	.Fault2VA_c(Fault2VA_c),
	.nHVFaultB_c(nHVFaultB_c),
	.Oe2_c(Oe2_c),
	.Oe1_c(Oe1_c),
	.Oe0_c(Oe0_c),
	.PowernEn_c(PowernEn_c),
	.PowernEnHV_c(PowernEnHV_c),
	.HVDis2_c(HVDis2_c),
	.GlobalFaultInhibit_c(GlobalFaultInhibit_c),
	.ReadUartLab_1z(ReadUartLab),
	.ReadUart3_1z(ReadUart3),
	.ReadUart2_1z(ReadUart2),
	.ReadUart1_1z(ReadUart1),
	.ReadUart0_1z(ReadUart0),
	.ReadAck_1z(ReadAck),
	.WriteDacs(WriteDacs),
	.nHVEn1_c(nHVEn1_c),
	.nFaultsClr_c(nFaultsClr_c),
	.Oe3_c(Oe3_c),
	.ReadAdcSample_1z(ReadAdcSample),
	.PPSCountReset_1z(PPSCountReset),
	.ReadReq(ReadReq),
	.WriteReq(WriteReq),
	.shot_i_arst_i(shot_i_arst_i),
	.Uart1FifoReset_1z(Uart1FifoReset),
	.Uart2FifoReset_1z(Uart2FifoReset),
	.Uart3FifoReset_1z(Uart3FifoReset),
	.UartLabFifoReset_1z(UartLabFifoReset),
	.WriteClkDac_1z(WriteClkDac),
	.WriteUart0_1z(WriteUart0),
	.WriteUart1_1z(WriteUart1),
	.WriteUart2_1z(WriteUart2),
	.WriteUart3_1z(WriteUart3),
	.WriteUartLab_1z(WriteUartLab),
	.nPowerCycClr_c(nPowerCycClr_c),
	.WriteAck_1z(WriteAck),
	.MonitorAdcReset_1z(MonitorAdcReset),
	.MonitorAdcSpiXferStart_1z(MonitorAdcSpiXferStart),
	.Uart0FifoReset_1z(Uart0FifoReset),
	.PPSCountReset_arst_i(PPSCountReset_arst_i),
	.MonitorAdcSpiFrameEnable_i_1z(MonitorAdcSpiFrameEnable_i),
	.PowerEnMax_c_i(PowerEnMax_c_i),
	.PowerEnMax_c(PowerEnMax_c),
	.MasterReset_i(MasterReset_i),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1)
);
// @51:1456
  SpiDacQuadPorts_102000000 FSMDacs_i (
	.un1_clkdiv_i_0_0(un1_clkdiv_i_0[0]),
	.DacASetpoint(DacASetpoint[23:0]),
	.DacBSetpoint(DacBSetpoint[23:0]),
	.DacCSetpoint(DacCSetpoint[23:0]),
	.DacDSetpoint(DacDSetpoint[23:0]),
	.DacAReadback(DacAReadback[23:0]),
	.DacBReadback(DacBReadback[23:0]),
	.DacCReadback(DacCReadback[23:0]),
	.DacDReadback(DacDReadback[23:0]),
	.N_1005_i_i(N_1005_i_i),
	.N_1004_i_i(N_1004_i_i),
	.N_1006_i_i(N_1006_i_i),
	.N_1006_i_set(N_1006_i_set_Z),
	.MosiDacD_i(MosiDacD_i),
	.MosiDacC_i(MosiDacC_i),
	.N_1004_i_set(N_1004_i_set_Z),
	.MosiDacB_i(MosiDacB_i),
	.N_1005_i_set(N_1005_i_set_Z),
	.MosiDacA_i(MosiDacA_i),
	.SckDacs_i(SckDacs_i),
	.shot_i(shot_i),
	.SpiRst_1z(SpiRst),
	.WriteDacs(WriteDacs),
	.SpiRst_arst(SpiRst_arst),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1),
	.shot_i_arst_i(shot_i_arst_i)
);
// @51:1496
  OneShotPorts_work_main_architecture_main_1layer1 nLDacsOneShot (
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1),
	.SpiRst_arst(SpiRst_arst),
	.nLDacs_i(nLDacs_i)
);
// @51:1541
  IBufP2Ports_2 IBufSarAdcnDrdyA (
	.nDrdyAdcA_i(nDrdyAdcA_i),
	.nDrdyAdcA_c(nDrdyAdcA_c),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1)
);
// @51:1542
  IBufP2Ports_3 IBufSarAdcnDrdyB (
	.nDrdyAdcB_i(nDrdyAdcB_i),
	.nDrdyAdcB_c(nDrdyAdcB_c),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1)
);
// @51:1543
  IBufP2Ports_5 IBufSarAdcnDrdyC (
	.nDrdyAdcC_c(nDrdyAdcC_c),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1),
	.nDrdyAdcC_i(nDrdyAdcC_i)
);
// @51:1544
  IBufP2Ports_6 IBufSarAdcnDrdyD (
	.nDrdyAdcD_i(nDrdyAdcD_i),
	.nDrdyAdcD_c(nDrdyAdcD_c),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1)
);
// @51:1546
  IBufP2Ports_7 IBufSarAdcMisoA (
	.MisoAdcA_i(MisoAdcA_i),
	.MisoAdcA_c(MisoAdcA_c),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1)
);
// @51:1547
  IBufP2Ports_8 IBufSarAdcMisoB (
	.MisoAdcB_i(MisoAdcB_i),
	.MisoAdcB_c(MisoAdcB_c),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1)
);
// @51:1548
  IBufP2Ports_9 IBufSarAdcMisoC (
	.MisoAdcC_i(MisoAdcC_i),
	.MisoAdcC_c(MisoAdcC_c),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1)
);
// @51:1549
  IBufP2Ports_10 IBufSarAdcMisoD (
	.MisoAdcD_i(MisoAdcD_i),
	.MisoAdcD_c(MisoAdcD_c),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1)
);
// @51:1551
  Ltc2378AccumQuadPorts ltc2378 (
	.AdcSampleToReadA(AdcSampleToReadA[23:0]),
	.AdcSampleToReadB(AdcSampleToReadB[23:0]),
	.AdcSampleToReadC(AdcSampleToReadC[23:0]),
	.AdcSampleToReadD(AdcSampleToReadD[23:0]),
	.MisoAdcA_i(MisoAdcA_i),
	.MisoAdcB_i(MisoAdcB_i),
	.MisoAdcC_i(MisoAdcC_i),
	.MisoAdcD_i(MisoAdcD_i),
	.SckAdcs_c(SckAdcs_c),
	.TrigAdcs_c(TrigAdcs_c),
	.shot_i(shot_i),
	.nDrdyAdcA_i(nDrdyAdcA_i),
	.nDrdyAdcB_i(nDrdyAdcB_i),
	.nDrdyAdcC_i(nDrdyAdcC_i),
	.ReadAdcSample(ReadAdcSample),
	.nDrdyAdcD_i(nDrdyAdcD_i),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1),
	.shot_i_arst_i(shot_i_arst_i),
	.SpiRst_1z(SpiRst_0)
);
// @51:1632
  IBufP3Ports IBufnDrdyAdc0 (
	.nDrdyMonAdc0_c(nDrdyMonAdc0_c),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1),
	.nDrdyMonitorAdc0_i(nDrdyMonitorAdc0_i)
);
// @51:1634
  IBufP3Ports_1 IBufnDrdyAdc1 (
	.nDrdyMonAdc1_c(nDrdyMonAdc1_c),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1),
	.nDrdyMonitorAdc1_i(nDrdyMonitorAdc1_i)
);
// @51:1635
  IBufP3Ports_2 IBufMisoAdc1 (
	.MisoMonAdc1_c(MisoMonAdc1_c),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1),
	.MisoMonitorAdc1_i(MisoMonitorAdc1_i)
);
// @51:1673
  SpiDeviceDualPorts_work_main_architecture_main_0layer1 ads1258 (
	.un1_MosiA_i_0_sqmuxa_1_i_0_0(un1_MosiA_i_0_sqmuxa_1_i_0[0]),
	.MonitorAdcSpiDataIn(MonitorAdcSpiDataIn[7:0]),
	.MonitorAdcSpiDataOut1(MonitorAdcSpiDataOut1[7:0]),
	.N_1041_i_i(N_1041_i_i),
	.N_1041_i_set(N_1041_i_set_Z),
	.MosiMonAdcs_c(MosiMonAdcs_c),
	.MisoMonitorAdc1_i(MisoMonitorAdc1_i),
	.SckMonAdcs_c(SckMonAdcs_c),
	.MonitorAdcReset_i(MonitorAdcReset_i_Z),
	.MonitorAdcSpiXferDone(MonitorAdcSpiXferDone),
	.MonitorAdcSpiXferStart(MonitorAdcSpiXferStart),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1),
	.MonitorAdcReset_i_arst_i(MonitorAdcReset_i_arst_i)
);
// @51:1772
  VariableClockDividerPorts_work_main_architecture_main_0layer1_4 Uart0BitClockDiv (
	.Uart0ClkDivider(Uart0ClkDivider[7:0]),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1),
	.shot_i_arst_i(shot_i_arst_i),
	.UartClk0(UartClk0)
);
// @51:1787
  ClockDividerPorts_work_main_architecture_main_0layer1_4 Uart0TxBitClockDiv (
	.SUM_3_0_d0(SUM_3[1]),
	.ClkDiv(ClkDiv[2:1]),
	.SUM_3_0_0(SUM_3_0[2]),
	.UartClk0(UartClk0),
	.shot_i_arst_i(shot_i_arst_i),
	.CO0_3(CO0_3),
	.UartTxClk0(UartTxClk0)
);
// @51:1800
  IBufP3Ports_8 IBufRxd0 (
	.Rxd0_c(Rxd0_c),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1),
	.Rxd0_i(Rxd0_i)
);
// @51:1802
  UartRxFifoExtClk_10_4 RS422_Rx0 (
	.Uart0RxFifoCount(Uart0RxFifoCount[9:0]),
	.Uart0RxFifoData(Uart0RxFifoData[7:0]),
	.ReadUart0(ReadUart0),
	.Uart0RxFifoEmpty(Uart0RxFifoEmpty),
	.Uart0RxFifoFull(Uart0RxFifoFull),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1),
	.Rxd0_i(Rxd0_i),
	.UartClk0(UartClk0),
	.Uart0FifoReset_i(Uart0FifoReset_i_Z),
	.Uart0FifoReset_i_data_i(Uart0FifoReset_i_data_i),
	.Uart0FifoReset_i_arst_i(Uart0FifoReset_i_arst_i)
);
// @51:1835
  UartTxFifoExtClk_10_4 RS422_Tx0 (
	.Uart0TxFifoData(Uart0TxFifoData[7:0]),
	.WriteUart0(WriteUart0),
	.Uart0TxFifoFull(Uart0TxFifoFull),
	.Txd0_c(Txd0_c),
	.UartTxClk0(UartTxClk0),
	.Uart0TxFifoEmpty(Uart0TxFifoEmpty),
	.Uart0FifoReset_i_arst_i(Uart0FifoReset_i_arst_i),
	.Uart0FifoReset_i_data_i(Uart0FifoReset_i_data_i),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1)
);
// @51:1874
  VariableClockDividerPorts_work_main_architecture_main_0layer1_3 Uart1BitClockDiv (
	.Uart1ClkDivider(Uart1ClkDivider[7:0]),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1),
	.shot_i_arst_i(shot_i_arst_i),
	.UartClk1(UartClk1)
);
// @51:1889
  ClockDividerPorts_work_main_architecture_main_0layer1_3 Uart1TxBitClockDiv (
	.SUM_2_0_d0(SUM_2[1]),
	.ClkDiv(ClkDiv_0[2:1]),
	.SUM_2_0_0(SUM_2_0[2]),
	.UartClk1(UartClk1),
	.shot_i_arst_i(shot_i_arst_i),
	.CO0_2(CO0_2),
	.UartTxClk1(UartTxClk1)
);
// @51:1902
  IBufP3Ports_8_0 IBufRxd1 (
	.Rxd1_c(Rxd1_c),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1),
	.Rxd1_i(Rxd1_i)
);
// @51:1904
  UartRxFifoExtClk_10_3 RS422_Rx1 (
	.Uart1RxFifoCount(Uart1RxFifoCount[9:0]),
	.Uart1RxFifoData(Uart1RxFifoData[7:0]),
	.ReadUart1(ReadUart1),
	.Uart1RxFifoEmpty(Uart1RxFifoEmpty),
	.Uart1RxFifoFull(Uart1RxFifoFull),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1),
	.Rxd1_i(Rxd1_i),
	.UartClk1(UartClk1),
	.Uart1FifoReset_i(Uart1FifoReset_i_Z),
	.Uart1FifoReset_i_data_i(Uart1FifoReset_i_data_i),
	.Uart1FifoReset_i_arst_i(Uart1FifoReset_i_arst_i)
);
// @51:1934
  UartTxFifoExtClk_10_3 RS422_Tx1 (
	.Uart1TxFifoData(Uart1TxFifoData[7:0]),
	.WriteUart1(WriteUart1),
	.Uart1TxFifoFull(Uart1TxFifoFull),
	.Txd1_c(Txd1_c),
	.UartTxClk1(UartTxClk1),
	.Uart1TxFifoEmpty(Uart1TxFifoEmpty),
	.Uart1FifoReset_i_arst_i(Uart1FifoReset_i_arst_i),
	.Uart1FifoReset_i_data_i(Uart1FifoReset_i_data_i),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1)
);
// @51:1970
  VariableClockDividerPorts_work_main_architecture_main_0layer1_2 Uart2BitClockDiv (
	.Uart2ClkDivider(Uart2ClkDivider[7:0]),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1),
	.shot_i_arst_i(shot_i_arst_i),
	.UartClk2(UartClk2)
);
// @51:1985
  ClockDividerPorts_work_main_architecture_main_0layer1_2 Uart2TxBitClockDiv (
	.SUM_1_0_d0(SUM_1[1]),
	.ClkDiv(ClkDiv_1[2:1]),
	.SUM_1_0_0(SUM_1_0[2]),
	.UartClk2(UartClk2),
	.shot_i_arst_i(shot_i_arst_i),
	.CO0_1(CO0_1),
	.UartTxClk2(UartTxClk2)
);
// @51:2000
  IBufP3Ports_8_1 IBufRxd2 (
	.Rxd2_c(Rxd2_c),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1),
	.Rxd2_i(Rxd2_i)
);
// @51:2004
  UartRxFifoExtClk_10_2 RS422_Rx2 (
	.Uart2RxFifoCount(Uart2RxFifoCount[9:0]),
	.Uart2RxFifoData(Uart2RxFifoData[7:0]),
	.ReadUart2(ReadUart2),
	.Uart2RxFifoEmpty(Uart2RxFifoEmpty),
	.Uart2RxFifoFull(Uart2RxFifoFull),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1),
	.Rxd2_i(Rxd2_i),
	.UartClk2(UartClk2),
	.Uart2FifoReset_i(Uart2FifoReset_i_Z),
	.Uart2FifoReset_i_data_i(Uart2FifoReset_i_data_i),
	.Uart2FifoReset_i_arst_i(Uart2FifoReset_i_arst_i)
);
// @51:2033
  UartTxFifoExtClk_10_2 RS422_Tx2 (
	.Uart2TxFifoData(Uart2TxFifoData[7:0]),
	.WriteUart2(WriteUart2),
	.Uart2TxFifoFull(Uart2TxFifoFull),
	.Txd2_c(Txd2_c),
	.UartTxClk2(UartTxClk2),
	.Uart2TxFifoEmpty(Uart2TxFifoEmpty),
	.Uart2FifoReset_i_arst_i(Uart2FifoReset_i_arst_i),
	.Uart2FifoReset_i_data_i(Uart2FifoReset_i_data_i),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1)
);
// @51:2081
  VariableClockDividerPorts_work_main_architecture_main_0layer1_1 Uart3BitClockDiv (
	.Uart3ClkDivider(Uart3ClkDivider[7:0]),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1),
	.shot_i_arst_i(shot_i_arst_i),
	.UartClk3(UartClk3)
);
// @51:2096
  ClockDividerPorts_work_main_architecture_main_0layer1_1 Uart3TxBitClockDiv (
	.SUM_0_0_d0(SUM_0[1]),
	.ClkDiv(ClkDiv_2[2:1]),
	.SUM_0_0_0(SUM_0_0[2]),
	.UartClk3(UartClk3),
	.shot_i_arst_i(shot_i_arst_i),
	.CO0_0(CO0_0),
	.UartTxClk3(UartTxClk3)
);
// @51:2111
  IBufP3Ports_8_2 IBufRxd3 (
	.Rxd3_i(Rxd3_i),
	.Rxd3_c(Rxd3_c),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1)
);
// @51:2115
  UartRxFifoExtClk_10_1 RS433_Rx3 (
	.Uart3RxFifoCount(Uart3RxFifoCount[9:0]),
	.Uart3RxFifoData(Uart3RxFifoData[7:0]),
	.ReadUart3(ReadUart3),
	.Uart3RxFifoEmpty(Uart3RxFifoEmpty),
	.Uart3RxFifoFull(Uart3RxFifoFull),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1),
	.Rxd3_i(Rxd3_i),
	.UartClk3(UartClk3),
	.Uart3FifoReset_i(Uart3FifoReset_i_Z),
	.Uart3FifoReset_i_data_i(Uart3FifoReset_i_data_i),
	.Uart3FifoReset_i_arst_i(Uart3FifoReset_i_arst_i)
);
// @51:2144
  UartTxFifoExtClk_10_1 RS433_Tx3 (
	.Uart3TxFifoData(Uart3TxFifoData[7:0]),
	.WriteUart3(WriteUart3),
	.Uart3TxFifoFull(Uart3TxFifoFull),
	.Txd3_c(Txd3_c),
	.UartTxClk3(UartTxClk3),
	.Uart3TxFifoEmpty(Uart3TxFifoEmpty),
	.Uart3FifoReset_i_arst_i(Uart3FifoReset_i_arst_i),
	.Uart3FifoReset_i_data_i(Uart3FifoReset_i_data_i),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1)
);
// @51:2189
  VariableClockDividerPorts_work_main_architecture_main_0layer1_0 UartLabBitClockDiv (
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1),
	.shot_i_arst_i(shot_i_arst_i),
	.UartClkLab(UartClkLab)
);
// @51:2221
  ClockDividerPorts_work_main_architecture_main_0layer1_0 UartLabTxBitClockDiv (
	.SUM_0_0_0(SUM_0_0[2]),
	.ClkDiv_3(ClkDiv_2[2:1]),
	.SUM_1_0_0(SUM_1_0[2]),
	.ClkDiv_2(ClkDiv_1[2:1]),
	.SUM_2_0_0(SUM_2_0[2]),
	.ClkDiv_1(ClkDiv_0[2:1]),
	.SUM_3_0_0(SUM_3_0[2]),
	.ClkDiv_0(ClkDiv[2:1]),
	.SUM_0_0_d0(SUM_0[1]),
	.SUM_1_0_d0(SUM_1[1]),
	.SUM_2_0_d0(SUM_2[1]),
	.SUM_3_0_d0(SUM_3[1]),
	.CO0_0(CO0_0),
	.CO0_1(CO0_1),
	.CO0_2(CO0_2),
	.CO0_3(CO0_3),
	.UartClkLab(UartClkLab),
	.shot_i_arst_i(shot_i_arst_i),
	.UartTxClkLab(UartTxClkLab)
);
// @51:2237
  IBufP3Ports_8_3 IBufRxdLab (
	.TxdLab_c(TxdLab_c),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1),
	.RxdLab_i(RxdLab_i)
);
// @51:2244
  UartRxFifoExtClk_10_0 RxdLab_RxLab (
	.UartLabRxFifoCount(UartLabRxFifoCount[9:0]),
	.UartLabRxFifoData(UartLabRxFifoData[7:0]),
	.ReadUartLab(ReadUartLab),
	.UartLabRxFifoEmpty(UartLabRxFifoEmpty),
	.UartLabRxFifoFull(UartLabRxFifoFull),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1),
	.RxdLab_i(RxdLab_i),
	.UartClkLab(UartClkLab),
	.UartLabFifoReset_i(UartLabFifoReset_i_Z),
	.UartLabFifoReset_i_data_i(UartLabFifoReset_i_data_i),
	.UartLabFifoReset_i_arst_i(UartLabFifoReset_i_arst_i)
);
// @51:2278
  UartTxFifoExtClk_10_0 RS4LabLab_TxLab (
	.UartLabTxFifoData(UartLabTxFifoData[7:0]),
	.WriteUartLab(WriteUartLab),
	.UartLabTxFifoFull(UartLabTxFifoFull),
	.RxdLab_c(RxdLab_c),
	.RxdLab_c_i(RxdLab_c_i),
	.UartTxClkLab(UartTxClkLab),
	.UartLabTxFifoEmpty(UartLabTxFifoEmpty),
	.UartLabFifoReset_i_arst_i(UartLabFifoReset_i_arst_i),
	.UartLabFifoReset_i_data_i(UartLabFifoReset_i_data_i),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1)
);
// @51:2345
  IBufP2Ports_11 IBufPPS (
	.PPS_c(PPS_c),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1),
	.PPS_i(PPS_i)
);
// @51:2348
  PPSCountPorts_work_main_architecture_main_0layer1 PPSAccumulator (
	.PPSCount(PPSCount[31:0]),
	.PPSCounter(PPSCounter[31:0]),
	.PPSCountReset(PPSCountReset),
	.PPS_i(PPS_i),
	.PPSCountReset_arst_i(PPSCountReset_arst_i),
	.PPSDetected_1z(PPSDetected),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1)
);
// @51:2407
  SpiDacPorts_102000000_16 ClkDac_i (
	.ClkDacWrite(ClkDacWrite[15:0]),
	.ClkDacReadback(ClkDacReadback[15:0]),
	.MosiXO_c(MosiXO_c),
	.SckXO_c(SckXO_c),
	.shot_i(shot_i),
	.SpiRst_1z(SpiRst_1),
	.WriteClkDac(WriteClkDac),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1),
	.shot_i_arst_i(shot_i_arst_i)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* Main */

module FineSteeringMirror (
  CLK0_PAD,
  DEVRST_N,
  Fault1V,
  Fault2VA,
  Fault2VD,
  Fault3VA,
  Fault3VD,
  Fault5V,
  FaultHV,
  FaultNegV,
  MisoAdcA,
  MisoAdcB,
  MisoAdcC,
  MisoAdcD,
  MisoMonAdc0,
  MisoMonAdc1,
  PPS,
  PowerCycd,
  Rxd0,
  Rxd1,
  Rxd2,
  Rxd3,
  TxdLab,
  nDrdyAdcA,
  nDrdyAdcB,
  nDrdyAdcC,
  nDrdyAdcD,
  nDrdyMonAdc0,
  nDrdyMonAdc1,
  nHVFaultA,
  nHVFaultB,
  nHVFaultC,
  nHVFaultD,
  ChopAdcs,
  ChopRef,
  CtsUsb,
  GlobalFaultInhibit,
  HVDis2,
  INIT_DONE,
  MosiMonAdcs,
  MosiXO,
  Oe0,
  Oe1,
  Oe2,
  Oe3,
  PowerEnMax,
  PowerEnTi,
  PowerSync,
  PowernEn,
  PowernEnHV,
  RxdLab,
  SckAdcs,
  SckMonAdcs,
  SckXO,
  TrigAdcs,
  TrigMonAdcs,
  Txd0,
  Txd1,
  Txd2,
  Txd3,
  nCsAdcs,
  nCsMonAdcs,
  nCsXO,
  nFaultsClr,
  nHVEn1,
  nPowerCycClr,
  MosiMaxDacA,
  MosiMaxDacB,
  MosiMaxDacC,
  MosiMaxDacD,
  MosiTiDacA,
  MosiTiDacB,
  MosiTiDacC,
  MosiTiDacD,
  SckMaxDacs,
  SckTiDacs,
  Ux1SelJmp,
  nCsMaxDacs,
  nCsTiDacs,
  nLoadMaxDacs
)
;
input CLK0_PAD ;
input DEVRST_N ;
input Fault1V ;
input Fault2VA ;
input Fault2VD ;
input Fault3VA ;
input Fault3VD ;
input Fault5V ;
input FaultHV ;
input FaultNegV ;
input MisoAdcA ;
input MisoAdcB ;
input MisoAdcC ;
input MisoAdcD ;
input MisoMonAdc0 ;
input MisoMonAdc1 ;
input PPS ;
input PowerCycd ;
input Rxd0 ;
input Rxd1 ;
input Rxd2 ;
input Rxd3 ;
input TxdLab ;
input nDrdyAdcA ;
input nDrdyAdcB ;
input nDrdyAdcC ;
input nDrdyAdcD ;
input nDrdyMonAdc0 ;
input nDrdyMonAdc1 ;
input nHVFaultA ;
input nHVFaultB ;
input nHVFaultC ;
input nHVFaultD ;
output ChopAdcs ;
output ChopRef ;
output CtsUsb ;
output GlobalFaultInhibit ;
output HVDis2 ;
output INIT_DONE ;
output MosiMonAdcs ;
output MosiXO ;
output Oe0 ;
output Oe1 ;
output Oe2 ;
output Oe3 ;
output PowerEnMax ;
output PowerEnTi ;
output PowerSync ;
output PowernEn ;
output PowernEnHV ;
output RxdLab ;
output SckAdcs ;
output SckMonAdcs ;
output SckXO ;
output TrigAdcs ;
output TrigMonAdcs ;
output Txd0 ;
output Txd1 ;
output Txd2 ;
output Txd3 ;
output nCsAdcs ;
output nCsMonAdcs ;
output nCsXO ;
output nFaultsClr ;
output nHVEn1 ;
output nPowerCycClr ;
output MosiMaxDacA ;
output MosiMaxDacB ;
output MosiMaxDacC ;
output MosiMaxDacD ;
output MosiTiDacA ;
output MosiTiDacB ;
output MosiTiDacC ;
output MosiTiDacD ;
output SckMaxDacs ;
output SckTiDacs ;
output Ux1SelJmp ;
output nCsMaxDacs ;
output nCsTiDacs ;
output nLoadMaxDacs ;
wire CLK0_PAD ;
wire DEVRST_N ;
wire Fault1V ;
wire Fault2VA ;
wire Fault2VD ;
wire Fault3VA ;
wire Fault3VD ;
wire Fault5V ;
wire FaultHV ;
wire FaultNegV ;
wire MisoAdcA ;
wire MisoAdcB ;
wire MisoAdcC ;
wire MisoAdcD ;
wire MisoMonAdc0 ;
wire MisoMonAdc1 ;
wire PPS ;
wire PowerCycd ;
wire Rxd0 ;
wire Rxd1 ;
wire Rxd2 ;
wire Rxd3 ;
wire TxdLab ;
wire nDrdyAdcA ;
wire nDrdyAdcB ;
wire nDrdyAdcC ;
wire nDrdyAdcD ;
wire nDrdyMonAdc0 ;
wire nDrdyMonAdc1 ;
wire nHVFaultA ;
wire nHVFaultB ;
wire nHVFaultC ;
wire nHVFaultD ;
wire ChopAdcs ;
wire ChopRef ;
wire CtsUsb ;
wire GlobalFaultInhibit ;
wire HVDis2 ;
wire INIT_DONE ;
wire MosiMonAdcs ;
wire MosiXO ;
wire Oe0 ;
wire Oe1 ;
wire Oe2 ;
wire Oe3 ;
wire PowerEnMax ;
wire PowerEnTi ;
wire PowerSync ;
wire PowernEn ;
wire PowernEnHV ;
wire RxdLab ;
wire SckAdcs ;
wire SckMonAdcs ;
wire SckXO ;
wire TrigAdcs ;
wire TrigMonAdcs ;
wire Txd0 ;
wire Txd1 ;
wire Txd2 ;
wire Txd3 ;
wire nCsAdcs ;
wire nCsMonAdcs ;
wire nCsXO ;
wire nFaultsClr ;
wire nHVEn1 ;
wire nPowerCycClr ;
wire MosiMaxDacA ;
wire MosiMaxDacB ;
wire MosiMaxDacC ;
wire MosiMaxDacD ;
wire MosiTiDacA ;
wire MosiTiDacB ;
wire MosiTiDacC ;
wire MosiTiDacD ;
wire SckMaxDacs ;
wire SckTiDacs ;
wire Ux1SelJmp ;
wire nCsMaxDacs ;
wire nCsTiDacs ;
wire nLoadMaxDacs ;
wire [31:0] Main_0_RamBusDataOut;
wire [9:0] AMBA_SLAVE_0_PADDRS_net_0;
wire [31:0] FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS;
wire FCCC_C0_0_GL0 ;
wire FCCC_C0_0_GL1 ;
wire FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWRITES ;
wire VCC ;
wire GND ;
wire MosiDacA_i ;
wire MosiDacB_i ;
wire MosiDacC_i ;
wire MosiDacD_i ;
wire SckDacs_i ;
wire nLDacs_i ;
wire FineSteeringMirror_sb_0_AMBA_SLAVE_0_PSELS0 ;
wire Main_0_ReadAck ;
wire Main_0_WriteAck ;
wire Main_0_ltc2378_SpiRst ;
wire Main_0_ClkDac_i_SpiRst ;
wire Main_0_FSMDacs_i_SpiRst ;
wire Fault1V_c ;
wire Fault2VA_c ;
wire Fault2VD_c ;
wire Fault3VA_c ;
wire Fault3VD_c ;
wire Fault5V_c ;
wire FaultHV_c ;
wire FaultNegV_c ;
wire MisoAdcA_c ;
wire MisoAdcB_c ;
wire MisoAdcC_c ;
wire MisoAdcD_c ;
wire MisoMonAdc1_c ;
wire PPS_c ;
wire PowerCycd_c ;
wire Rxd0_c ;
wire Rxd1_c ;
wire Rxd2_c ;
wire Rxd3_c ;
wire TxdLab_c ;
wire nDrdyAdcA_c ;
wire nDrdyAdcB_c ;
wire nDrdyAdcC_c ;
wire nDrdyAdcD_c ;
wire nDrdyMonAdc0_c ;
wire nDrdyMonAdc1_c ;
wire nHVFaultA_c ;
wire nHVFaultB_c ;
wire nHVFaultC_c ;
wire nHVFaultD_c ;
wire GlobalFaultInhibit_c ;
wire HVDis2_c ;
wire INIT_DONE_c ;
wire MosiMonAdcs_c ;
wire MosiXO_c ;
wire Oe0_c ;
wire Oe1_c ;
wire Oe2_c ;
wire Oe3_c ;
wire PowernEn_c ;
wire PowernEnHV_c ;
wire RxdLab_c ;
wire SckAdcs_c ;
wire SckMonAdcs_c ;
wire SckXO_c ;
wire TrigAdcs_c ;
wire Txd0_c ;
wire Txd1_c ;
wire Txd2_c ;
wire Txd3_c ;
wire nFaultsClr_c ;
wire nHVEn1_c ;
wire nPowerCycClr_c ;
wire PowerEnMax_c_i ;
wire RxdLab_c_i ;
wire Main_0_MonitorAdcSpiFrameEnable_i ;
wire PowerEnMax_c ;
// @18:100
  INBUF Fault1V_ibuf (
	.Y(Fault1V_c),
	.PAD(Fault1V)
);
// @18:101
  INBUF Fault2VA_ibuf (
	.Y(Fault2VA_c),
	.PAD(Fault2VA)
);
// @18:102
  INBUF Fault2VD_ibuf (
	.Y(Fault2VD_c),
	.PAD(Fault2VD)
);
// @18:103
  INBUF Fault3VA_ibuf (
	.Y(Fault3VA_c),
	.PAD(Fault3VA)
);
// @18:104
  INBUF Fault3VD_ibuf (
	.Y(Fault3VD_c),
	.PAD(Fault3VD)
);
// @18:105
  INBUF Fault5V_ibuf (
	.Y(Fault5V_c),
	.PAD(Fault5V)
);
// @18:106
  INBUF FaultHV_ibuf (
	.Y(FaultHV_c),
	.PAD(FaultHV)
);
// @18:107
  INBUF FaultNegV_ibuf (
	.Y(FaultNegV_c),
	.PAD(FaultNegV)
);
// @18:108
  INBUF MisoAdcA_ibuf (
	.Y(MisoAdcA_c),
	.PAD(MisoAdcA)
);
// @18:109
  INBUF MisoAdcB_ibuf (
	.Y(MisoAdcB_c),
	.PAD(MisoAdcB)
);
// @18:110
  INBUF MisoAdcC_ibuf (
	.Y(MisoAdcC_c),
	.PAD(MisoAdcC)
);
// @18:111
  INBUF MisoAdcD_ibuf (
	.Y(MisoAdcD_c),
	.PAD(MisoAdcD)
);
// @18:113
  INBUF MisoMonAdc1_ibuf (
	.Y(MisoMonAdc1_c),
	.PAD(MisoMonAdc1)
);
// @18:114
  INBUF PPS_ibuf (
	.Y(PPS_c),
	.PAD(PPS)
);
// @18:115
  INBUF PowerCycd_ibuf (
	.Y(PowerCycd_c),
	.PAD(PowerCycd)
);
// @18:116
  INBUF Rxd0_ibuf (
	.Y(Rxd0_c),
	.PAD(Rxd0)
);
// @18:117
  INBUF Rxd1_ibuf (
	.Y(Rxd1_c),
	.PAD(Rxd1)
);
// @18:118
  INBUF Rxd2_ibuf (
	.Y(Rxd2_c),
	.PAD(Rxd2)
);
// @18:119
  INBUF Rxd3_ibuf (
	.Y(Rxd3_c),
	.PAD(Rxd3)
);
// @18:120
  INBUF TxdLab_ibuf (
	.Y(TxdLab_c),
	.PAD(TxdLab)
);
// @18:121
  INBUF nDrdyAdcA_ibuf (
	.Y(nDrdyAdcA_c),
	.PAD(nDrdyAdcA)
);
// @18:122
  INBUF nDrdyAdcB_ibuf (
	.Y(nDrdyAdcB_c),
	.PAD(nDrdyAdcB)
);
// @18:123
  INBUF nDrdyAdcC_ibuf (
	.Y(nDrdyAdcC_c),
	.PAD(nDrdyAdcC)
);
// @18:124
  INBUF nDrdyAdcD_ibuf (
	.Y(nDrdyAdcD_c),
	.PAD(nDrdyAdcD)
);
// @18:125
  INBUF nDrdyMonAdc0_ibuf (
	.Y(nDrdyMonAdc0_c),
	.PAD(nDrdyMonAdc0)
);
// @18:126
  INBUF nDrdyMonAdc1_ibuf (
	.Y(nDrdyMonAdc1_c),
	.PAD(nDrdyMonAdc1)
);
// @18:127
  INBUF nHVFaultA_ibuf (
	.Y(nHVFaultA_c),
	.PAD(nHVFaultA)
);
// @18:128
  INBUF nHVFaultB_ibuf (
	.Y(nHVFaultB_c),
	.PAD(nHVFaultB)
);
// @18:129
  INBUF nHVFaultC_ibuf (
	.Y(nHVFaultC_c),
	.PAD(nHVFaultC)
);
// @18:130
  INBUF nHVFaultD_ibuf (
	.Y(nHVFaultD_c),
	.PAD(nHVFaultD)
);
// @18:134
  OUTBUF ChopAdcs_obuf (
	.PAD(ChopAdcs),
	.D(GND)
);
// @18:135
  OUTBUF ChopRef_obuf (
	.PAD(ChopRef),
	.D(GND)
);
// @18:136
  OUTBUF CtsUsb_obuf (
	.PAD(CtsUsb),
	.D(VCC)
);
// @18:137
  OUTBUF GlobalFaultInhibit_obuf (
	.PAD(GlobalFaultInhibit),
	.D(GlobalFaultInhibit_c)
);
// @18:138
  OUTBUF HVDis2_obuf (
	.PAD(HVDis2),
	.D(HVDis2_c)
);
// @18:139
  OUTBUF INIT_DONE_obuf (
	.PAD(INIT_DONE),
	.D(INIT_DONE_c)
);
// @18:140
  OUTBUF MosiMonAdcs_obuf (
	.PAD(MosiMonAdcs),
	.D(MosiMonAdcs_c)
);
// @18:141
  OUTBUF MosiXO_obuf (
	.PAD(MosiXO),
	.D(MosiXO_c)
);
// @18:142
  OUTBUF Oe0_obuf (
	.PAD(Oe0),
	.D(Oe0_c)
);
// @18:143
  OUTBUF Oe1_obuf (
	.PAD(Oe1),
	.D(Oe1_c)
);
// @18:144
  OUTBUF Oe2_obuf (
	.PAD(Oe2),
	.D(Oe2_c)
);
// @18:145
  OUTBUF Oe3_obuf (
	.PAD(Oe3),
	.D(Oe3_c)
);
// @18:146
  OUTBUF PowerEnMax_obuf (
	.PAD(PowerEnMax),
	.D(PowerEnMax_c)
);
// @18:147
  OUTBUF PowerEnTi_obuf (
	.PAD(PowerEnTi),
	.D(PowerEnMax_c_i)
);
// @18:148
  OUTBUF PowerSync_obuf (
	.PAD(PowerSync),
	.D(VCC)
);
// @18:149
  OUTBUF PowernEn_obuf (
	.PAD(PowernEn),
	.D(PowernEn_c)
);
// @18:150
  OUTBUF PowernEnHV_obuf (
	.PAD(PowernEnHV),
	.D(PowernEnHV_c)
);
// @18:151
  OUTBUF RxdLab_obuf (
	.PAD(RxdLab),
	.D(RxdLab_c)
);
// @18:152
  OUTBUF SckAdcs_obuf (
	.PAD(SckAdcs),
	.D(SckAdcs_c)
);
// @18:153
  OUTBUF SckMonAdcs_obuf (
	.PAD(SckMonAdcs),
	.D(SckMonAdcs_c)
);
// @18:154
  OUTBUF SckXO_obuf (
	.PAD(SckXO),
	.D(SckXO_c)
);
// @18:155
  OUTBUF TrigAdcs_obuf (
	.PAD(TrigAdcs),
	.D(TrigAdcs_c)
);
// @18:156
  TRIBUFF TrigMonAdcs_obuft (
	.PAD(TrigMonAdcs),
	.D(GND),
	.E(GND)
);
// @18:157
  OUTBUF Txd0_obuf (
	.PAD(Txd0),
	.D(Txd0_c)
);
// @18:158
  OUTBUF Txd1_obuf (
	.PAD(Txd1),
	.D(Txd1_c)
);
// @18:159
  OUTBUF Txd2_obuf (
	.PAD(Txd2),
	.D(Txd2_c)
);
// @18:160
  OUTBUF Txd3_obuf (
	.PAD(Txd3),
	.D(Txd3_c)
);
// @18:161
  OUTBUF nCsAdcs_obuf (
	.PAD(nCsAdcs),
	.D(Main_0_ltc2378_SpiRst)
);
// @18:162
  OUTBUF nCsMonAdcs_obuf (
	.PAD(nCsMonAdcs),
	.D(Main_0_MonitorAdcSpiFrameEnable_i)
);
// @18:163
  OUTBUF nCsXO_obuf (
	.PAD(nCsXO),
	.D(Main_0_ClkDac_i_SpiRst)
);
// @18:164
  OUTBUF nFaultsClr_obuf (
	.PAD(nFaultsClr),
	.D(nFaultsClr_c)
);
// @18:165
  OUTBUF nHVEn1_obuf (
	.PAD(nHVEn1),
	.D(nHVEn1_c)
);
// @18:166
  OUTBUF nPowerCycClr_obuf (
	.PAD(nPowerCycClr),
	.D(nPowerCycClr_c)
);
// @18:170
  TRIBUFF MosiMaxDacA_obuft (
	.PAD(MosiMaxDacA),
	.D(MosiDacA_i),
	.E(PowerEnMax_c)
);
// @18:171
  TRIBUFF MosiMaxDacB_obuft (
	.PAD(MosiMaxDacB),
	.D(MosiDacB_i),
	.E(PowerEnMax_c)
);
// @18:172
  TRIBUFF MosiMaxDacC_obuft (
	.PAD(MosiMaxDacC),
	.D(MosiDacC_i),
	.E(PowerEnMax_c)
);
// @18:173
  TRIBUFF MosiMaxDacD_obuft (
	.PAD(MosiMaxDacD),
	.D(MosiDacD_i),
	.E(PowerEnMax_c)
);
// @18:174
  TRIBUFF MosiTiDacA_obuft (
	.PAD(MosiTiDacA),
	.D(MosiDacA_i),
	.E(PowerEnMax_c_i)
);
// @18:175
  TRIBUFF MosiTiDacB_obuft (
	.PAD(MosiTiDacB),
	.D(MosiDacB_i),
	.E(PowerEnMax_c_i)
);
// @18:176
  TRIBUFF MosiTiDacC_obuft (
	.PAD(MosiTiDacC),
	.D(MosiDacC_i),
	.E(PowerEnMax_c_i)
);
// @18:177
  TRIBUFF MosiTiDacD_obuft (
	.PAD(MosiTiDacD),
	.D(MosiDacD_i),
	.E(PowerEnMax_c_i)
);
// @18:178
  TRIBUFF SckMaxDacs_obuft (
	.PAD(SckMaxDacs),
	.D(SckDacs_i),
	.E(PowerEnMax_c)
);
// @18:179
  TRIBUFF SckTiDacs_obuft (
	.PAD(SckTiDacs),
	.D(SckDacs_i),
	.E(PowerEnMax_c_i)
);
// @18:180
  OUTBUF Ux1SelJmp_obuf (
	.PAD(Ux1SelJmp),
	.D(RxdLab_c_i)
);
// @18:181
  TRIBUFF nCsMaxDacs_obuft (
	.PAD(nCsMaxDacs),
	.D(Main_0_FSMDacs_i_SpiRst),
	.E(PowerEnMax_c)
);
// @18:182
  TRIBUFF nCsTiDacs_obuft (
	.PAD(nCsTiDacs),
	.D(Main_0_FSMDacs_i_SpiRst),
	.E(PowerEnMax_c_i)
);
// @18:183
  TRIBUFF nLoadMaxDacs_obuft (
	.PAD(nLoadMaxDacs),
	.D(nLDacs_i),
	.E(PowerEnMax_c)
);
// @18:397
  FCCC_C0 FCCC_C0_0 (
	.CLK0_PAD(CLK0_PAD),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1)
);
// @18:407
  FineSteeringMirror_sb FineSteeringMirror_sb_0 (
	.Main_0_RamBusDataOut(Main_0_RamBusDataOut[31:0]),
	.AMBA_SLAVE_0_PADDRS_net_0(AMBA_SLAVE_0_PADDRS_net_0[9:0]),
	.FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS(FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS[31:0]),
	.WriteAck(Main_0_WriteAck),
	.ReadAck(Main_0_ReadAck),
	.FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWRITES(FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWRITES),
	.INIT_DONE_c(INIT_DONE_c),
	.FineSteeringMirror_sb_0_AMBA_SLAVE_0_PSELS0(FineSteeringMirror_sb_0_AMBA_SLAVE_0_PSELS0),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.DEVRST_N(DEVRST_N)
);
// @18:431
  Main Main_0 (
	.Main_0_RamBusDataOut(Main_0_RamBusDataOut[31:0]),
	.FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS(FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS[31:0]),
	.AMBA_SLAVE_0_PADDRS_net_0(AMBA_SLAVE_0_PADDRS_net_0[9:0]),
	.SpiRst_1(Main_0_ClkDac_i_SpiRst),
	.SckXO_c(SckXO_c),
	.MosiXO_c(MosiXO_c),
	.PPS_c(PPS_c),
	.RxdLab_c_i(RxdLab_c_i),
	.RxdLab_c(RxdLab_c),
	.TxdLab_c(TxdLab_c),
	.Txd3_c(Txd3_c),
	.Rxd3_c(Rxd3_c),
	.Txd2_c(Txd2_c),
	.Rxd2_c(Rxd2_c),
	.Txd1_c(Txd1_c),
	.Rxd1_c(Rxd1_c),
	.Txd0_c(Txd0_c),
	.Rxd0_c(Rxd0_c),
	.SckMonAdcs_c(SckMonAdcs_c),
	.MosiMonAdcs_c(MosiMonAdcs_c),
	.MisoMonAdc1_c(MisoMonAdc1_c),
	.nDrdyMonAdc1_c(nDrdyMonAdc1_c),
	.nDrdyMonAdc0_c(nDrdyMonAdc0_c),
	.SpiRst_0(Main_0_ltc2378_SpiRst),
	.TrigAdcs_c(TrigAdcs_c),
	.SckAdcs_c(SckAdcs_c),
	.MisoAdcD_c(MisoAdcD_c),
	.MisoAdcC_c(MisoAdcC_c),
	.MisoAdcB_c(MisoAdcB_c),
	.MisoAdcA_c(MisoAdcA_c),
	.nDrdyAdcD_c(nDrdyAdcD_c),
	.nDrdyAdcC_c(nDrdyAdcC_c),
	.nDrdyAdcB_c(nDrdyAdcB_c),
	.nDrdyAdcA_c(nDrdyAdcA_c),
	.nLDacs_i(nLDacs_i),
	.SckDacs_i(SckDacs_i),
	.MosiDacA_i(MosiDacA_i),
	.MosiDacB_i(MosiDacB_i),
	.MosiDacC_i(MosiDacC_i),
	.MosiDacD_i(MosiDacD_i),
	.PowerEnMax_c(PowerEnMax_c),
	.PowerEnMax_c_i(PowerEnMax_c_i),
	.MonitorAdcSpiFrameEnable_i(Main_0_MonitorAdcSpiFrameEnable_i),
	.WriteAck(Main_0_WriteAck),
	.nPowerCycClr_c(nPowerCycClr_c),
	.Oe3_c(Oe3_c),
	.nFaultsClr_c(nFaultsClr_c),
	.nHVEn1_c(nHVEn1_c),
	.ReadAck(Main_0_ReadAck),
	.GlobalFaultInhibit_c(GlobalFaultInhibit_c),
	.HVDis2_c(HVDis2_c),
	.PowernEnHV_c(PowernEnHV_c),
	.PowernEn_c(PowernEn_c),
	.Oe0_c(Oe0_c),
	.Oe1_c(Oe1_c),
	.Oe2_c(Oe2_c),
	.nHVFaultB_c(nHVFaultB_c),
	.Fault2VA_c(Fault2VA_c),
	.Fault2VD_c(Fault2VD_c),
	.Fault3VA_c(Fault3VA_c),
	.Fault5V_c(Fault5V_c),
	.FaultHV_c(FaultHV_c),
	.nHVFaultA_c(nHVFaultA_c),
	.nHVFaultC_c(nHVFaultC_c),
	.Fault1V_c(Fault1V_c),
	.FaultNegV_c(FaultNegV_c),
	.PowerCycd_c(PowerCycd_c),
	.Fault3VD_c(Fault3VD_c),
	.nHVFaultD_c(nHVFaultD_c),
	.SpiRst(Main_0_FSMDacs_i_SpiRst),
	.FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWRITES(FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWRITES),
	.FineSteeringMirror_sb_0_AMBA_SLAVE_0_PSELS0(FineSteeringMirror_sb_0_AMBA_SLAVE_0_PSELS0),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* FineSteeringMirror */

