package com.cburch.logisim.verilog.comp;

public interface GateLvlCell extends VerilogCell {

}
