<paper id="1983881446"><title>Complete Test Sets for Logic Functions</title><year>1973</year><authors><author org="Department of Electrical Engineering, University Iowa#TAB#" id="2505089899">S.M. Reddy</author></authors><n_citation>69</n_citation><doc_type>Journal</doc_type><references><reference>1992421804</reference><reference>2029060794</reference><reference>2033806113</reference><reference>2038539185</reference><reference>2059722774</reference><reference>2089334848</reference><reference>2541980361</reference></references><venue id="157670870" type="J">IEEE Transactions on Computers</venue><doi>10.1109/T-C.1973.223638</doi><keywords><keyword weight="0.49417">Vertex (geometry)</keyword><keyword weight="0.45939">Computer science</keyword><keyword weight="0.56791">Truth table</keyword><keyword weight="0.47553">Theoretical computer science</keyword><keyword weight="0.0">Functional description</keyword><keyword weight="0.5578">Test set</keyword></keywords><publisher>IEEE</publisher><abstract>The problem of designing fault detecting test sets from the functional description rather than the structural description of the networks realizing the logic function is studied. The concept of an expanded truth table for logic functions is introduced. It is proved that the set of minimal true vertices and maximal false vertices of the expanded truth table constitutes a test set to detect any number of stuck-at-faults in a network belonging to a class of restricted networks, called unate gate networks. It is further indicated that even in the presence of redundancies in the network, the test sets given remain valid.</abstract></paper>