"use strict";(self.webpackChunkPCB_Design=self.webpackChunkPCB_Design||[]).push([[7868],{6483:(e,n,i)=>{i.r(n),i.d(n,{assets:()=>o,contentTitle:()=>a,default:()=>u,frontMatter:()=>c,metadata:()=>s,toc:()=>d});const s=JSON.parse('{"id":"design_principles/via","title":"Via","description":"","source":"@site/docs/05_design_principles/via.md","sourceDirName":"05_design_principles","slug":"/design_principles/via","permalink":"/PCB-Design-with-KiCad/docs/design_principles/via","draft":false,"unlisted":false,"editUrl":"https://github.com/facebook/docusaurus/tree/main/packages/create-docusaurus/templates/shared/docs/05_design_principles/via.md","tags":[],"version":"current","frontMatter":{},"sidebar":"designPrinciplesSidebar","previous":{"title":"Traces","permalink":"/PCB-Design-with-KiCad/docs/design_principles/traces"}}');var t=i(4848),r=i(8453);const c={},a="Via",o={},d=[];function p(e){const n={h1:"h1",header:"header",...(0,r.R)(),...e.components};return(0,t.jsx)(n.header,{children:(0,t.jsx)(n.h1,{id:"via",children:"Via"})})}function u(e={}){const{wrapper:n}={...(0,r.R)(),...e.components};return n?(0,t.jsx)(n,{...e,children:(0,t.jsx)(p,{...e})}):p(e)}},8453:(e,n,i)=>{i.d(n,{R:()=>c,x:()=>a});var s=i(6540);const t={},r=s.createContext(t);function c(e){const n=s.useContext(r);return s.useMemo((function(){return"function"==typeof e?e(n):{...n,...e}}),[n,e])}function a(e){let n;return n=e.disableParentContext?"function"==typeof e.components?e.components(t):e.components||t:c(e.components),s.createElement(r.Provider,{value:n},e.children)}}}]);