$date
	Tue May 20 14:16:53 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb $end
$var wire 1 ! q $end
$var reg 1 " clk $end
$var reg 1 # d $end
$var reg 1 $ en $end
$var reg 1 % reset $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 1 # d $end
$var wire 1 $ en $end
$var wire 1 % reset $end
$var reg 1 ! q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0%
1$
0#
0"
x!
$end
#3000
1#
#5000
1!
1"
#10000
0"
#12000
0#
#15000
0!
1"
#18000
1#
#20000
0"
#25000
1!
1"
#28000
0#
#30000
0"
#35000
0!
1"
#40000
0"
#45000
1"
#48000
1#
#50000
0"
#55000
1!
1"
#60000
0"
#65000
1"
#70000
0"
#71000
0!
1%
#75000
1"
#76000
0%
#80000
0"
#85000
1!
1"
#86000
0$
#90000
0"
#95000
1"
#98000
0#
#100000
0"
#104000
1#
#105000
1"
#110000
0"
#115000
1"
#120000
0"
#125000
1"
#127000
0!
1%
#130000
0"
#132000
0%
#135000
1"
#140000
0"
#142000
