// Seed: 3744552119
`timescale 1ps / 1ps
module module_0 (
    output logic id_0,
    output id_1,
    input logic id_2,
    input id_3,
    output logic id_4
);
  assign id_4 = id_3;
endmodule
