Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2013.4 (lin64) Build 353583 Mon Dec  9 17:26:26 MST 2013
| Date         : Mon Apr 30 20:24:25 2018
| Host         : xyin-ThinkPad-X200 running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_control_sets -verbose -file tutorial_wrapper_control_sets_placed.rpt
| Design       : tutorial_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |   216 |
| Minimum Number of register sites lost to control set restrictions |   610 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            2871 |         1138 |
| No           | No                    | Yes                    |              14 |            9 |
| No           | Yes                   | No                     |             599 |          219 |
| Yes          | No                    | No                     |             934 |          253 |
| Yes          | No                    | Yes                    |              20 |            4 |
| Yes          | Yes                   | No                     |            1808 |          526 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                   Clock Signal                  |                                                                                                                                    Enable Signal                                                                                                                                   |                                                                             Set/Reset Signal                                                                            | Slice Load Count | Bel Load Count |
+-------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                    | tutorial_i/zed_hdmi_display/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/s_axis_fifo_ainit_nosync                                                                  |                1 |              1 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/zed_hdmi_display/v_cresample_1/U0/obsi2pxgzhumx0nx0152iocfizz5cdi3mtn5yq2f                                                                                                                                                                                              |                                                                                                                                                                         |                1 |              1 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK0 | tutorial_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_push                                                                                                                                                |                                                                                                                                                                         |                1 |              2 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/zed_hdmi_display/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/p_3_out                                                       |                                                                                                                                                                         |                1 |              2 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK0 | tutorial_i/zed_hdmi_iic_0/U0/n_0_Addr_Counters[0].MUXCY_L_I_i_2                                                                                                                                                                                                                    |                                                                                                                                                                         |                1 |              2 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                    | tutorial_i/zed_hdmi_display/axi_mem_intercon/s00_couplers/auto_pc/n_0_S_AXI_ASIZE_Q[2]_i_1                                                                              |                2 |              2 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                    | tutorial_i/zed_hdmi_display/axi_mem_intercon/s00_couplers/auto_pc/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1                                                          |                2 |              2 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                    | tutorial_i/zed_hdmi_display/axi_mem_intercon/s00_couplers/auto_pc/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1                                                          |                1 |              2 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                    | tutorial_i/zed_hdmi_display/axi_mem_intercon/s00_couplers/auto_pc/RST_FULL_FF                                                                                           |                1 |              2 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/zed_hdmi_display/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_wr_fifo                                                                                                                          |                                                                                                                                                                         |                1 |              3 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK0 | tutorial_i/zed_hdmi_iic_0/U0/X_IIC/Rc_Data_Exists                                                                                                                                                                                                                                  | tutorial_i/zed_hdmi_iic_0/U0/n_0_ip_irpt_enable_reg[7]_i_1                                                                                                              |                1 |              4 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK0 | tutorial_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/n_0_axlen_cnt[3]_i_1                                                                                                                                                                                               |                                                                                                                                                                         |                1 |              4 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK0 | tutorial_i/zed_hdmi_iic_0/U0/n_0_RD_FIFO_CNTRL.rc_fifo_pirq_i[4]_i_1                                                                                                                                                                                                               | tutorial_i/zed_hdmi_iic_0/U0/n_0_ip_irpt_enable_reg[7]_i_1                                                                                                              |                1 |              4 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/zed_hdmi_display/v_rgb2ycrcb_0/U0/obsig5tl2ledit2cgu5zgc5chzn                                                                                                                                                                                                           |                                                                                                                                                                         |                3 |              4 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK0 | tutorial_i/zed_hdmi_iic_0/U0/n_0_q_int[0]_i_1__1                                                                                                                                                                                                                                   | tutorial_i/zed_hdmi_iic_0/U0/X_IIC/IIC_CONTROL_I/detect_start1                                                                                                          |                2 |              4 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/zed_hdmi_display/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                                   | tutorial_i/zed_hdmi_display/axi_vdma_0/U0/n_0_sig_coelsc_reg_full_i_1                                                                                                   |                2 |              4 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK0 | tutorial_i/zed_hdmi_iic_0/U0/n_0_X_IIC/WRITE_FIFO_CTRL_I/Data_Exists_DFF                                                                                                                                                                                                           | tutorial_i/zed_hdmi_iic_0/U0/X_IIC/Tx_fifo_rst                                                                                                                          |                1 |              4 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/zed_hdmi_display/axi_vdma_0/U0/n_0_INCLUDE_DRE_CNTL.sig_dre_src_align_reg[1]_i_1                                                                                                                                                                                        | tutorial_i/zed_hdmi_display/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/sig_stream_rst                                                            |                1 |              4 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK0 | tutorial_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/n_0_axlen_cnt[3]_i_1__0                                                                                                                                                                                            | tutorial_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/n_0_axlen_cnt[7]_i_1__0                                                                                 |                1 |              4 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK0 | tutorial_i/zed_hdmi_iic_0/U0/X_IIC/Tx_data_exists                                                                                                                                                                                                                                  | tutorial_i/zed_hdmi_iic_0/U0/X_IIC/Tx_fifo_rst                                                                                                                          |                1 |              4 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                    | tutorial_i/zed_hdmi_display/proc_sys_reset/U0/lpf_int                                                                                                                   |                3 |              4 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK0 | tutorial_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/n_0_axlen_cnt[3]_i_1__1                                                                                                                                                                                            |                                                                                                                                                                         |                2 |              4 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                    | tutorial_i/zed_hdmi_display/v_cresample_1/U0/obsnbeireagdzmj4jtr52igusp4ehac2r4bdrvgrhc52ioaasmqvcpqmilaghyi                                                            |                3 |              4 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK0 | tutorial_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/n_0_axlen_cnt[3]_i_1__0                                                                                                                                                                                            |                                                                                                                                                                         |                2 |              4 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/zed_hdmi_display/v_cresample_1/U0/obsag5tl2chc5yenj5yum1opyur4eptd                                                                                                                                                                                                      |                                                                                                                                                                         |                2 |              4 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/zed_hdmi_display/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_new_cmd                                                                                                                             | tutorial_i/zed_hdmi_display/axi_mem_intercon/s00_couplers/auto_pc/n_0_pushed_commands[3]_i_1                                                                            |                1 |              4 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                    | tutorial_i/zed_hdmi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/p_2_out                                                                           |                1 |              4 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/zed_hdmi_display/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_push_rd_sts_reg                                                                                                                                                | tutorial_i/zed_hdmi_display/axi_vdma_0/U0/n_0_sig_rd_sts_reg_full_i_1                                                                                                   |                2 |              5 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK0 | tutorial_i/zed_hdmi_iic_0/U0/n_0_cr_i[0]_i_1                                                                                                                                                                                                                                       | tutorial_i/zed_hdmi_iic_0/U0/n_0_ip_irpt_enable_reg[7]_i_1                                                                                                              |                3 |              5 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/zed_hdmi_display/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg12_out                                                                                                                                                  | tutorial_i/zed_hdmi_display/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_cache_type_reg0                                      |                1 |              5 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/zed_hdmi_display/v_cresample_1/U0/obsng5tl2wheip2chfbvh5crt14feprd21                                                                                                                                                                                                    |                                                                                                                                                                         |                3 |              5 |
|  tutorial_i/clk_wiz_0/inst/clk_out1             | tutorial_i/zed_hdmi_display/v_tc_0/U0/n_0_AXI4_LITE_INTERFACE.time_control_regs2_int[16][16]_i_1                                                                                                                                                                                   | tutorial_i/zed_hdmi_display/v_tc_0/U0/n_0_GEN_HAS_IRQ.irq_i_1                                                                                                           |                3 |              5 |
|  tutorial_i/clk_wiz_0/inst/clk_out1             | tutorial_i/zed_hdmi_display/v_axi4s_vid_out_0/inst/fifo_rd_en                                                                                                                                                                                                                      |                                                                                                                                                                         |                2 |              5 |
|  tutorial_i/clk_wiz_0/inst/clk_out1             | tutorial_i/zed_hdmi_display/v_tc_0/U0/n_0_AXI4_LITE_INTERFACE.time_control_regs2_int[16][17]_i_1                                                                                                                                                                                   | tutorial_i/zed_hdmi_display/v_tc_0/U0/n_0_GEN_HAS_IRQ.irq_i_1                                                                                                           |                2 |              5 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/zed_hdmi_display/axi_vdma_0/U0/n_0_sig_token_cntr[4]_i_1                                                                                                                                                                                                                | tutorial_i/zed_hdmi_display/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/sig_stream_rst                                                            |                2 |              5 |
|  tutorial_i/clk_wiz_0/inst/clk_out1             | tutorial_i/zed_hdmi_display/v_tc_0/U0/n_0_AXI4_LITE_INTERFACE.time_control_regs2_int[16][27]_i_1                                                                                                                                                                                   | tutorial_i/zed_hdmi_display/v_tc_0/U0/n_0_GEN_HAS_IRQ.irq_i_1                                                                                                           |                3 |              5 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                    | tutorial_i/zed_hdmi_display/axi_mem_intercon/s00_couplers/auto_pc/RD_RST                                                                                                |                2 |              5 |
|  tutorial_i/clk_wiz_0/inst/clk_out1             | tutorial_i/zed_hdmi_display/v_tc_0/U0/n_0_AXI4_LITE_INTERFACE.time_control_regs2_int[16][26]_i_1                                                                                                                                                                                   | tutorial_i/zed_hdmi_display/v_tc_0/U0/n_0_GEN_HAS_IRQ.irq_i_1                                                                                                           |                2 |              5 |
|  tutorial_i/clk_wiz_0/inst/clk_out1             | tutorial_i/zed_hdmi_display/v_tc_0/U0/n_0_AXI4_LITE_INTERFACE.time_control_regs2_int[16][25]_i_1                                                                                                                                                                                   | tutorial_i/zed_hdmi_display/v_tc_0/U0/n_0_GEN_HAS_IRQ.irq_i_1                                                                                                           |                1 |              5 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/zed_hdmi_display/axi_vdma_0/U0/mm2s_axi2ip_wrce[10]                                                                                                                                                                                                                     | tutorial_i/zed_hdmi_display/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/p_0_in                                                                                       |                3 |              5 |
|  tutorial_i/clk_wiz_0/inst/clk_out1             | tutorial_i/zed_hdmi_display/v_tc_0/U0/n_0_AXI4_LITE_INTERFACE.time_control_regs2_int[16][24]_i_1                                                                                                                                                                                   | tutorial_i/zed_hdmi_display/v_tc_0/U0/n_0_GEN_HAS_IRQ.irq_i_1                                                                                                           |                2 |              5 |
|  tutorial_i/clk_wiz_0/inst/clk_out1             | tutorial_i/zed_hdmi_display/v_tc_0/U0/n_0_AXI4_LITE_INTERFACE.time_control_regs2_int[16][23]_i_1                                                                                                                                                                                   | tutorial_i/zed_hdmi_display/v_tc_0/U0/n_0_GEN_HAS_IRQ.irq_i_1                                                                                                           |                3 |              5 |
|  tutorial_i/clk_wiz_0/inst/clk_out1             | tutorial_i/zed_hdmi_display/v_tc_0/U0/n_0_AXI4_LITE_INTERFACE.time_control_regs2_int[16][22]_i_1                                                                                                                                                                                   | tutorial_i/zed_hdmi_display/v_tc_0/U0/n_0_GEN_HAS_IRQ.irq_i_1                                                                                                           |                1 |              5 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/zed_hdmi_display/v_rgb2ycrcb_0/U0/obsng5tl2wheip2chfbvh5crt14feprd21                                                                                                                                                                                                    |                                                                                                                                                                         |                2 |              5 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                    | tutorial_i/rst_processing_system7_0_100M/U0/lpf_int                                                                                                                     |                4 |              5 |
|  tutorial_i/clk_wiz_0/inst/clk_out1             | tutorial_i/zed_hdmi_display/v_tc_0/U0/n_0_AXI4_LITE_INTERFACE.time_control_regs2_int[16][21]_i_1                                                                                                                                                                                   | tutorial_i/zed_hdmi_display/v_tc_0/U0/n_0_GEN_HAS_IRQ.irq_i_1                                                                                                           |                1 |              5 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/zed_hdmi_display/axi_vdma_0/U0/n_0_MASTER_MODE_FRAME_CNT.frame_number_i[4]_i_2                                                                                                                                                                                          | tutorial_i/zed_hdmi_display/axi_vdma_0/U0/n_0_MASTER_MODE_FRAME_CNT.frame_number_i[4]_i_1                                                                               |                2 |              5 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/zed_hdmi_display/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/flag_to_repeat_after_fsize_less_err                                                                                                                                                                    | tutorial_i/zed_hdmi_display/axi_vdma_0/U0/n_0_MASTER_MODE_FRAME_CNT.repeat_frame_nmbr[4]_i_1                                                                            |                2 |              5 |
|  tutorial_i/clk_wiz_0/inst/clk_out1             | tutorial_i/zed_hdmi_display/v_tc_0/U0/n_0_AXI4_LITE_INTERFACE.time_control_regs2_int[16][20]_i_1                                                                                                                                                                                   | tutorial_i/zed_hdmi_display/v_tc_0/U0/n_0_GEN_HAS_IRQ.irq_i_1                                                                                                           |                1 |              5 |
|  tutorial_i/clk_wiz_0/inst/clk_out1             | tutorial_i/zed_hdmi_display/v_tc_0/U0/n_0_AXI4_LITE_INTERFACE.time_control_regs2_int[16][19]_i_1                                                                                                                                                                                   | tutorial_i/zed_hdmi_display/v_tc_0/U0/n_0_GEN_HAS_IRQ.irq_i_1                                                                                                           |                2 |              5 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/zed_hdmi_display/axi_vdma_0/U0/n_0_MM2S_ERR_FOR_IRQ.frm_store_i[4]_i_1                                                                                                                                                                                                  | tutorial_i/zed_hdmi_display/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/p_0_in                                                                                       |                2 |              5 |
|  tutorial_i/clk_wiz_0/inst/clk_out1             | tutorial_i/zed_hdmi_display/v_tc_0/U0/n_0_AXI4_LITE_INTERFACE.time_control_regs2_int[16][18]_i_1                                                                                                                                                                                   | tutorial_i/zed_hdmi_display/v_tc_0/U0/n_0_GEN_HAS_IRQ.irq_i_1                                                                                                           |                2 |              5 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK0 | tutorial_i/rst_processing_system7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                         | tutorial_i/rst_processing_system7_0_100M/U0/clear                                                                                                                       |                1 |              6 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/zed_hdmi_display/proc_sys_reset/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                       | tutorial_i/zed_hdmi_display/proc_sys_reset/U0/clear                                                                                                                     |                1 |              6 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                    | tutorial_i/zed_hdmi_display/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/p_0_in                                                                           |                2 |              6 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                    | tutorial_i/zed_hdmi_iic_0/U0/X_IIC/Tx_fifo_rst                                                                                                                          |                3 |              6 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                    | tutorial_i/zed_hdmi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_Bus2IP_Reset                                                                                                     |                1 |              6 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/zed_hdmi_display/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/sig_wr_fifo                                                                                                             |                                                                                                                                                                         |                2 |              6 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/zed_hdmi_display/axi_vdma_0/U0/n_0_FSM_onehot_dmacntrl_cs[6]_i_1                                                                                                                                                                                                        | tutorial_i/zed_hdmi_display/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/p_0_in                                                                                       |                3 |              6 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK0 | tutorial_i/zed_hdmi_display/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_awvalid_detected                                                                                                                                                              |                                                                                                                                                                         |                2 |              6 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK0 | tutorial_i/zed_hdmi_display/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_arvalid_detected                                                                                                                                                              |                                                                                                                                                                         |                3 |              6 |
|  tutorial_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                                                    | tutorial_i/zed_hdmi_display/v_axi4s_vid_out_0/inst/n_0_in_de_mux_i_1                                                                                                    |                6 |              6 |
|  tutorial_i/clk_wiz_0/inst/clk_out1             | tutorial_i/zed_hdmi_display/v_tc_0/U0/n_0_AXI4_LITE_INTERFACE.time_control_regs2_int[16][5]_i_1                                                                                                                                                                                    | tutorial_i/zed_hdmi_display/v_tc_0/U0/n_0_GEN_HAS_IRQ.irq_i_1                                                                                                           |                2 |              7 |
|  tutorial_i/clk_wiz_0/inst/clk_out1             | tutorial_i/zed_hdmi_display/v_tc_0/U0/n_0_AXI4_LITE_INTERFACE.time_control_regs2_int[16][4]_i_1                                                                                                                                                                                    | tutorial_i/zed_hdmi_display/v_tc_0/U0/n_0_GEN_HAS_IRQ.irq_i_1                                                                                                           |                3 |              7 |
|  tutorial_i/clk_wiz_0/inst/clk_out1             | tutorial_i/zed_hdmi_display/v_tc_0/U0/U_TC_TOP/p_0_in                                                                                                                                                                                                                              | tutorial_i/zed_hdmi_display/v_tc_0/U0/reset                                                                                                                             |                1 |              7 |
|  tutorial_i/clk_wiz_0/inst/clk_out1             | tutorial_i/zed_hdmi_display/v_tc_0/U0/n_0_AXI4_LITE_INTERFACE.time_control_regs2_int[16][3]_i_1                                                                                                                                                                                    | tutorial_i/zed_hdmi_display/v_tc_0/U0/n_0_GEN_HAS_IRQ.irq_i_1                                                                                                           |                2 |              7 |
|  tutorial_i/clk_wiz_0/inst/clk_out1             | tutorial_i/zed_hdmi_display/v_tc_0/U0/n_0_AXI4_LITE_INTERFACE.time_control_regs2_int[16][2]_i_1                                                                                                                                                                                    | tutorial_i/zed_hdmi_display/v_tc_0/U0/n_0_GEN_HAS_IRQ.irq_i_1                                                                                                           |                2 |              7 |
|  tutorial_i/clk_wiz_0/inst/clk_out1             | tutorial_i/zed_hdmi_display/v_tc_0/U0/n_0_AXI4_LITE_INTERFACE.time_control_regs2_int[16][1]_i_1                                                                                                                                                                                    | tutorial_i/zed_hdmi_display/v_tc_0/U0/n_0_GEN_HAS_IRQ.irq_i_1                                                                                                           |                3 |              7 |
|  tutorial_i/clk_wiz_0/inst/clk_out1             | tutorial_i/zed_hdmi_display/v_tc_0/U0/n_0_AXI4_LITE_INTERFACE.time_control_regs2_int[16][0]_i_1                                                                                                                                                                                    | tutorial_i/zed_hdmi_display/v_tc_0/U0/n_0_GEN_HAS_IRQ.irq_i_1                                                                                                           |                2 |              7 |
|  tutorial_i/clk_wiz_0/inst/clk_out1             | tutorial_i/zed_hdmi_display/v_tc_0/U0/n_0_AXI4_LITE_INTERFACE.time_control_regs2_int[16][6]_i_1                                                                                                                                                                                    | tutorial_i/zed_hdmi_display/v_tc_0/U0/n_0_GEN_HAS_IRQ.irq_i_1                                                                                                           |                3 |              7 |
|  tutorial_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                                                    | tutorial_i/zed_hdmi_display/v_tc_0/U0/reset                                                                                                                             |                3 |              7 |
|  tutorial_i/clk_wiz_0/inst/clk_out1             | tutorial_i/zed_hdmi_display/v_tc_0/U0/n_0_AXI4_LITE_INTERFACE.time_control_regs2_int[16][11]_i_1                                                                                                                                                                                   | tutorial_i/zed_hdmi_display/v_tc_0/U0/n_0_GEN_HAS_IRQ.irq_i_1                                                                                                           |                5 |              7 |
|  tutorial_i/clk_wiz_0/inst/clk_out1             | tutorial_i/zed_hdmi_display/v_tc_0/U0/n_0_AXI4_LITE_INTERFACE.time_control_regs2_int[16][10]_i_1                                                                                                                                                                                   | tutorial_i/zed_hdmi_display/v_tc_0/U0/n_0_GEN_HAS_IRQ.irq_i_1                                                                                                           |                1 |              7 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/zed_hdmi_display/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/cntr_en | tutorial_i/zed_hdmi_display/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/sig_stream_rst                                                            |                2 |              7 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK0 | tutorial_i/zed_hdmi_iic_0/U0/n_0_FSM_onehot_state[6]_i_2                                                                                                                                                                                                                           | tutorial_i/zed_hdmi_iic_0/U0/n_0_FSM_onehot_state[6]_i_1                                                                                                                |                3 |              7 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK0 | tutorial_i/zed_hdmi_iic_0/U0/n_0_adr_i[0]_i_1                                                                                                                                                                                                                                      | tutorial_i/zed_hdmi_iic_0/U0/n_0_ip_irpt_enable_reg[7]_i_1                                                                                                              |                4 |              7 |
|  tutorial_i/clk_wiz_0/inst/clk_out1             | tutorial_i/zed_hdmi_display/v_tc_0/U0/n_0_AXI4_LITE_INTERFACE.time_control_regs2_int[16][7]_i_1                                                                                                                                                                                    | tutorial_i/zed_hdmi_display/v_tc_0/U0/n_0_GEN_HAS_IRQ.irq_i_1                                                                                                           |                2 |              7 |
|  tutorial_i/clk_wiz_0/inst/clk_out1             | tutorial_i/zed_hdmi_display/v_tc_0/U0/n_0_AXI4_LITE_INTERFACE.time_control_regs2_int[16][9]_i_1                                                                                                                                                                                    | tutorial_i/zed_hdmi_display/v_tc_0/U0/n_0_GEN_HAS_IRQ.irq_i_1                                                                                                           |                2 |              7 |
|  tutorial_i/clk_wiz_0/inst/clk_out1             | tutorial_i/zed_hdmi_display/v_tc_0/U0/n_0_AXI4_LITE_INTERFACE.time_control_regs2_int[16][8]_i_1                                                                                                                                                                                    | tutorial_i/zed_hdmi_display/v_tc_0/U0/n_0_GEN_HAS_IRQ.irq_i_1                                                                                                           |                5 |              7 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                    | tutorial_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/n_0_areset_d1_i_1                                                                                       |                3 |              8 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                    | tutorial_i/zed_hdmi_display/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_reg |                3 |              8 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/zed_hdmi_display/axi_vdma_0/U0/n_0_cmnds_queued[7]_i_2                                                                                                                                                                                                                  | tutorial_i/zed_hdmi_display/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnds_queued0                                                                          |                2 |              8 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK0 | tutorial_i/zed_hdmi_iic_0/U0/n_0_rdByteCntr[0]_i_1                                                                                                                                                                                                                                 | tutorial_i/zed_hdmi_iic_0/U0/X_IIC/Tx_fifo_rst                                                                                                                          |                3 |              8 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK0 | tutorial_i/zed_hdmi_iic_0/U0/n_0_data_int[7]_i_1                                                                                                                                                                                                                                   | tutorial_i/zed_hdmi_iic_0/U0/X_IIC/IIC_CONTROL_I/detect_start1                                                                                                          |                1 |              8 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK0 | tutorial_i/zed_hdmi_iic_0/U0/n_0_Addr_Counters[0].MUXCY_L_I_i_2__1                                                                                                                                                                                                                 |                                                                                                                                                                         |                1 |              8 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/zed_hdmi_display/v_cresample_1/U0/obsag5tl3gazsgqvcdp2kgq5yur4eptd                                                                                                                                                                                                      |                                                                                                                                                                         |                3 |              8 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK0 | tutorial_i/zed_hdmi_iic_0/U0/X_IIC/IIC_CONTROL_I/i2c_header_en                                                                                                                                                                                                                     | tutorial_i/zed_hdmi_iic_0/U0/X_IIC/IIC_CONTROL_I/detect_start1                                                                                                          |                2 |              8 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/zed_hdmi_display/axi_vdma_0/U0/n_0_GEN_INPUT_REG[3].sig_input_data_reg[3][7]_i_2                                                                                                                                                                                        | tutorial_i/zed_hdmi_display/axi_vdma_0/U0/n_0_GEN_INPUT_REG[3].sig_input_data_reg[3][7]_i_1                                                                             |                2 |              8 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/zed_hdmi_display/axi_vdma_0/U0/n_0_GEN_INPUT_REG[2].sig_input_data_reg[2][7]_i_2                                                                                                                                                                                        | tutorial_i/zed_hdmi_display/axi_vdma_0/U0/n_0_GEN_INPUT_REG[2].sig_input_data_reg[2][7]_i_1                                                                             |                3 |              8 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK0 | tutorial_i/zed_hdmi_iic_0/U0/X_IIC/IIC_CONTROL_I/data_i2c_i0                                                                                                                                                                                                                       | tutorial_i/zed_hdmi_iic_0/U0/X_IIC/IIC_CONTROL_I/detect_start1                                                                                                          |                2 |              8 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/zed_hdmi_display/axi_vdma_0/U0/n_0_GEN_INPUT_REG[1].sig_input_data_reg[1][7]_i_2                                                                                                                                                                                        | tutorial_i/zed_hdmi_display/axi_vdma_0/U0/n_0_GEN_INPUT_REG[1].sig_input_data_reg[1][7]_i_1                                                                             |                2 |              8 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/zed_hdmi_display/v_cresample_1/U0/intc_if[0]                                                                                                                                                                                                                            | tutorial_i/zed_hdmi_display/v_cresample_1/U0/obsig5tl2lkdad2oke52kgq5yur4eptd                                                                                           |                3 |              8 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK0 | tutorial_i/zed_hdmi_iic_0/U0/n_0_ip_irpt_enable_reg[7]_i_2                                                                                                                                                                                                                         | tutorial_i/zed_hdmi_iic_0/U0/n_0_ip_irpt_enable_reg[7]_i_1                                                                                                              |                2 |              8 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/zed_hdmi_display/axi_vdma_0/U0/n_0_sig_dbeat_cntr[7]_i_1                                                                                                                                                                                                                | tutorial_i/zed_hdmi_display/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/sig_stream_rst                                                            |                2 |              8 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK0 | tutorial_i/zed_hdmi_iic_0/U0/n_0_Addr_Counters[0].MUXCY_L_I_i_2__0                                                                                                                                                                                                                 |                                                                                                                                                                         |                1 |              8 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/zed_hdmi_display/v_cresample_1/U0/obsig5tl3gazshedb5yunb5rjd2i5gd                                                                                                                                                                                                       |                                                                                                                                                                         |                3 |              8 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                    | tutorial_i/zed_hdmi_display/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/p_2_out                                                       |                2 |              8 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK0 | tutorial_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                              | tutorial_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc0                                   |                2 |              8 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK0 | tutorial_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/n_0_axlen_cnt[7]_i_1                                                                                                                                                                                               |                                                                                                                                                                         |                3 |              8 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                    | tutorial_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reset                                                                                     |                4 |              9 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK0 | tutorial_i/zed_hdmi_iic_0/U0/n_0_FSM_onehot_scl_state[8]_i_2                                                                                                                                                                                                                       | tutorial_i/zed_hdmi_iic_0/U0/X_IIC/IIC_CONTROL_I/detect_start1                                                                                                          |                6 |              9 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/zed_hdmi_display/v_rgb2ycrcb_0/U0/obsig5tl2ledit2cgu5zgc5chzn                                                                                                                                                                                                           | tutorial_i/zed_hdmi_display/v_rgb2ycrcb_0/U0/obsfg5tl2chc5yenj5yum1n5yur4eptd                                                                                           |                2 |              9 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/zed_hdmi_display/v_cresample_1/U0/obsn2pxgzhumx0nx0152iocfizz5cdi3mtn5yq2w                                                                                                                                                                                              | tutorial_i/zed_hdmi_display/v_cresample_1/U0/obsfg5tl3y5onspizpu1pvx5yq2ekrtt4egr0zg15rbyey5eiqg                                                                        |                2 |              9 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/zed_hdmi_display/v_cresample_1/U0/obsag5tl2chc5yenj5yum1opyur4eptd                                                                                                                                                                                                      | tutorial_i/zed_hdmi_display/v_cresample_1/U0/obsfg5tl2chc5yenj5yum1n5yur4eptd                                                                                           |                4 |              9 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/zed_hdmi_display/axi_vdma_0/U0/n_0_GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_2                                                                                                                                                                                        | tutorial_i/zed_hdmi_display/axi_vdma_0/U0/n_0_GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_1                                                                             |                3 |              9 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/zed_hdmi_display/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_16_out                                                                                                                                         | tutorial_i/zed_hdmi_display/axi_vdma_0/U0/n_0_GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1                                                                           |                5 |              9 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/zed_hdmi_display/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_20_out                                                                                                                                         | tutorial_i/zed_hdmi_display/axi_vdma_0/U0/n_0_GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1                                                                           |                4 |              9 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/zed_hdmi_display/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_24_out                                                                                                                                         | tutorial_i/zed_hdmi_display/axi_vdma_0/U0/n_0_GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1                                                                           |                3 |              9 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/zed_hdmi_display/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_28_out                                                                                                                                         | tutorial_i/zed_hdmi_display/axi_vdma_0/U0/n_0_GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1                                                                           |                4 |              9 |
|  tutorial_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                                                    | tutorial_i/zed_hdmi_display/v_tc_0/U0/n_0_AXI4_LITE_INTERFACE.write_ack_e1_i_1                                                                                          |                2 |             10 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/zed_hdmi_display/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_36_out                                                                                                                                         | tutorial_i/zed_hdmi_display/axi_vdma_0/U0/n_0_GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1                                                                             |                3 |             10 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/zed_hdmi_display/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc1_reg                                                                                                                                                       | tutorial_i/zed_hdmi_display/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_reg |                6 |             10 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/zed_hdmi_display/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_40_out                                                                                                                                         | tutorial_i/zed_hdmi_display/axi_vdma_0/U0/n_0_GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1                                                                             |                5 |             10 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK0 | tutorial_i/zed_hdmi_iic_0/U0/n_0_timing_param_tsusto_i[9]_i_1                                                                                                                                                                                                                      | tutorial_i/zed_hdmi_iic_0/U0/n_0_ip_irpt_enable_reg[7]_i_1                                                                                                              |                5 |             10 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK0 | tutorial_i/zed_hdmi_iic_0/U0/n_0_timing_param_tsusta_i[9]_i_1                                                                                                                                                                                                                      | tutorial_i/zed_hdmi_iic_0/U0/n_0_ip_irpt_enable_reg[7]_i_1                                                                                                              |                2 |             10 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK0 | tutorial_i/zed_hdmi_iic_0/U0/n_0_timing_param_tsudat_i[9]_i_1                                                                                                                                                                                                                      | tutorial_i/zed_hdmi_iic_0/U0/n_0_ip_irpt_enable_reg[7]_i_1                                                                                                              |                2 |             10 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK0 | tutorial_i/zed_hdmi_iic_0/U0/n_0_timing_param_tbuf_i[9]_i_1                                                                                                                                                                                                                        | tutorial_i/zed_hdmi_iic_0/U0/n_0_ip_irpt_enable_reg[7]_i_1                                                                                                              |                5 |             10 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK0 | tutorial_i/zed_hdmi_iic_0/U0/n_0_timing_param_thigh_i[9]_i_1                                                                                                                                                                                                                       | tutorial_i/zed_hdmi_iic_0/U0/n_0_ip_irpt_enable_reg[7]_i_1                                                                                                              |                3 |             10 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/zed_hdmi_display/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_32_out                                                                                                                                         | tutorial_i/zed_hdmi_display/axi_vdma_0/U0/n_0_GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1                                                                             |                3 |             10 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK0 | tutorial_i/zed_hdmi_iic_0/U0/n_0_timing_param_tlow_i[9]_i_1                                                                                                                                                                                                                        | tutorial_i/zed_hdmi_iic_0/U0/n_0_ip_irpt_enable_reg[7]_i_1                                                                                                              |                3 |             10 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK0 | tutorial_i/zed_hdmi_iic_0/U0/n_0_timing_param_thdsta_i[9]_i_1                                                                                                                                                                                                                      | tutorial_i/zed_hdmi_iic_0/U0/n_0_ip_irpt_enable_reg[7]_i_1                                                                                                              |                3 |             10 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK0 | tutorial_i/zed_hdmi_iic_0/U0/n_0_timing_param_thddat_i[9]_i_1                                                                                                                                                                                                                      | tutorial_i/zed_hdmi_iic_0/U0/n_0_ip_irpt_enable_reg[7]_i_1                                                                                                              |                3 |             10 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK0 | tutorial_i/zed_hdmi_iic_0/U0/n_0_q_int[0]_i_1                                                                                                                                                                                                                                      | tutorial_i/zed_hdmi_iic_0/U0/X_IIC/IIC_CONTROL_I/detect_start1                                                                                                          |                3 |             10 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK0 | tutorial_i/zed_hdmi_iic_0/U0/n_0_q_int[0]_i_1__0                                                                                                                                                                                                                                   | tutorial_i/zed_hdmi_iic_0/U0/X_IIC/IIC_CONTROL_I/detect_start1                                                                                                          |                4 |             10 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/zed_hdmi_display/axi_mem_intercon/s00_couplers/auto_pc/n_0_gc0.count_d1[4]_i_1                                                                                                                                                                                          | tutorial_i/zed_hdmi_display/axi_mem_intercon/s00_couplers/auto_pc/RD_RST                                                                                                |                2 |             10 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/zed_hdmi_display/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/p_3_out                                                       | tutorial_i/zed_hdmi_display/axi_mem_intercon/s00_couplers/auto_pc/RST                                                                                                   |                2 |             10 |
|  tutorial_i/clk_wiz_0/inst/clk_out1             | tutorial_i/zed_hdmi_display/v_tc_0/U0/n_0_GEN_HAS_IRQ.irq_i_1                                                                                                                                                                                                                      |                                                                                                                                                                         |                5 |             10 |
|  tutorial_i/clk_wiz_0/inst/clk_out1             | tutorial_i/zed_hdmi_display/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/ce_rd_ptr_sample                                                                                                                                                                            | tutorial_i/zed_hdmi_display/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/rst_rd_2                                                                         |                2 |             11 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK0 | tutorial_i/zed_hdmi_iic_0/U0/n_0_s_axi_rdata_i[31]_i_1                                                                                                                                                                                                                             | tutorial_i/zed_hdmi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                               |                6 |             11 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/zed_hdmi_display/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/ce_rd_ptr_wr_dom                                                                                                                                                                            | tutorial_i/zed_hdmi_display/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/rst_wr_2                                                                         |                3 |             11 |
|  tutorial_i/clk_wiz_0/inst/clk_out1             | tutorial_i/zed_hdmi_display/v_axi4s_vid_out_0/inst/n_0_rd_ptr[0]_i_1                                                                                                                                                                                                               | tutorial_i/zed_hdmi_display/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/rst_rd_2                                                                         |                3 |             12 |
|  tutorial_i/clk_wiz_0/inst/clk_out1             | tutorial_i/zed_hdmi_display/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/ce_wr_ptr_rd_dom                                                                                                                                                                            | tutorial_i/zed_hdmi_display/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/rst_rd_2                                                                         |                4 |             12 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK0 | tutorial_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/n_0_wrap_boundary_axaddr_r[11]_i_1__0                                                                                                                                                                              |                                                                                                                                                                         |                4 |             12 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK0 | tutorial_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/n_0_wrap_boundary_axaddr_r[11]_i_1                                                                                                                                                                                 |                                                                                                                                                                         |                3 |             12 |
|  tutorial_i/clk_wiz_0/inst/clk_out1             | tutorial_i/zed_hdmi_display/v_axi4s_vid_out_0/inst/vtg_ce                                                                                                                                                                                                                          | tutorial_i/zed_hdmi_display/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count0                                                                                          |                3 |             12 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/zed_hdmi_display/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/ce_wr_ptr_sample                                                                                                                                                                            | tutorial_i/zed_hdmi_display/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/rst_wr_2                                                                         |                3 |             12 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/zed_hdmi_display/v_axi4s_vid_out_0/inst/n_0_wr_ptr[0]_i_1                                                                                                                                                                                                               | tutorial_i/zed_hdmi_display/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/rst_wr_2                                                                         |                3 |             12 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK0 | tutorial_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/n_0_axaddr_wrap[11]_i_1                                                                                                                                                                                            |                                                                                                                                                                         |                4 |             12 |
|  tutorial_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                                                    | tutorial_i/zed_hdmi_display/v_tc_0/U0/n_0_U_TC_TOP/intr_status_int[11]_i_1                                                                                              |                7 |             12 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                    | tutorial_i/zed_hdmi_display/axi_vdma_0/U0/n_0_GEN_CDC_FOR_ASYNC.cdc2top_frame_ptr_out[5]_i_1                                                                            |                3 |             12 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK0 | tutorial_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/n_0_axaddr_wrap[11]_i_1__0                                                                                                                                                                                         |                                                                                                                                                                         |                4 |             12 |
|  tutorial_i/clk_wiz_0/inst/clk_out1             | tutorial_i/zed_hdmi_display/v_tc_0/U0/n_0_v_count[0]_i_2                                                                                                                                                                                                                           | tutorial_i/zed_hdmi_display/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count0                                                                                          |                3 |             12 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK0 | tutorial_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/n_0_axaddr_incr[0]_i_1__0                                                                                                                                                                                          |                                                                                                                                                                         |                3 |             12 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK0 | tutorial_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/n_0_axaddr_incr[0]_i_1                                                                                                                                                                                             |                                                                                                                                                                         |                3 |             12 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/zed_hdmi_display/v_rgb2ycrcb_0/U0/obsig5tl2rhfxyenj5yum05rjd2i5ha                                                                                                                                                                                                       | tutorial_i/zed_hdmi_display/v_rgb2ycrcb_0/U0/obsng5tl2rhfxyenj5yum05rjd2i5gd                                                                                            |                4 |             13 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/zed_hdmi_display/axi_vdma_0/U0/mm2s_axi2ip_wrce[20]                                                                                                                                                                                                                     | tutorial_i/zed_hdmi_display/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/p_0_in                                                                                       |                4 |             13 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/zed_hdmi_display/v_cresample_1/U0/obsig5tl2rhfxyenj5yum05rjd2i5ha                                                                                                                                                                                                       | tutorial_i/zed_hdmi_display/v_cresample_1/U0/obsng5tl2rhfxyenj5yum05rjd2i5gd                                                                                            |                4 |             13 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/zed_hdmi_display/axi_vdma_0/U0/n_0_GEN_LINEBUF_NO_SOF.vsize_counter[0]_i_2                                                                                                                                                                                              | tutorial_i/zed_hdmi_display/axi_vdma_0/U0/n_0_GEN_LINEBUF_NO_SOF.vsize_counter[0]_i_1                                                                                   |                4 |             13 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK0 | tutorial_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                  |                                                                                                                                                                         |                4 |             13 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/zed_hdmi_display/axi_vdma_0/U0/n_0_vert_count[0]_i_1                                                                                                                                                                                                                    | tutorial_i/zed_hdmi_display/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/p_0_in                                                                                       |                4 |             13 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK0 | tutorial_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/p_1_in                                                                                                                                                     |                                                                                                                                                                         |                4 |             14 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK0 | tutorial_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/si_rs_bready                                                                                                                                                             |                                                                                                                                                                         |                4 |             14 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/zed_hdmi_display/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_3_out                                      | tutorial_i/zed_hdmi_display/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/sig_stream_rst                                                            |                4 |             14 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                    | tutorial_i/zed_hdmi_display/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/rst_wr_2                                                                         |                5 |             15 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/zed_hdmi_display/axi_vdma_0/U0/n_0_sig_addr_cntr_im0_msh[0]_i_1                                                                                                                                                                                                         | tutorial_i/zed_hdmi_display/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_reg |                4 |             16 |
|  tutorial_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                                                    | tutorial_i/zed_hdmi_display/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/rst_rd_2                                                                         |                6 |             16 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/zed_hdmi_display/axi_vdma_0/U0/mm2s_axi2ip_wrce[22]                                                                                                                                                                                                                     | tutorial_i/zed_hdmi_display/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/p_0_in                                                                                       |                6 |             16 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/zed_hdmi_display/axi_vdma_0/U0/n_0_sig_addr_cntr_lsh_im0[15]_i_1                                                                                                                                                                                                        | tutorial_i/zed_hdmi_display/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_reg |                6 |             16 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/zed_hdmi_display/axi_vdma_0/U0/mm2s_axi2ip_wrce[21]                                                                                                                                                                                                                     | tutorial_i/zed_hdmi_display/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/p_0_in                                                                                       |                6 |             16 |
|  tutorial_i/clk_wiz_0/inst/clk_out1             | tutorial_i/zed_hdmi_display/v_axi4s_vid_out_0/inst/fifo_rd_en                                                                                                                                                                                                                      | tutorial_i/zed_hdmi_display/v_axi4s_vid_out_0/inst/n_0_in_de_mux_i_1                                                                                                    |                2 |             16 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/zed_hdmi_display/v_cresample_1/U0/obsig5tl2laesp2ci5yunb5rjd2i5gd                                                                                                                                                                                                       |                                                                                                                                                                         |                4 |             16 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/zed_hdmi_display/v_cresample_1/U0/obsig5tl2feekjh4bep2kgq5yur4eptd                                                                                                                                                                                                      |                                                                                                                                                                         |                5 |             16 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/zed_hdmi_display/axi_vdma_0/U0/n_0_sig_btt_cntr_im0[15]_i_1                                                                                                                                                                                                             | tutorial_i/zed_hdmi_display/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_reg |                6 |             16 |
|  tutorial_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                                                    | tutorial_i/zed_hdmi_display/v_tc_0/U0/n_0_intr_status_int[31]_i_1                                                                                                       |                9 |             18 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/zed_hdmi_display/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                       | tutorial_i/zed_hdmi_display/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_reg |                4 |             19 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/zed_hdmi_display/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_dqual_reg19_out                                                                                                                                              | tutorial_i/zed_hdmi_display/axi_vdma_0/U0/n_0_sig_next_cmd_cmplt_reg_i_1                                                                                                |                4 |             20 |
|  tutorial_i/clk_wiz_0/inst/clk_out1             | tutorial_i/zed_hdmi_display/v_axi4s_vid_out_0/inst/vtg_ce                                                                                                                                                                                                                          | tutorial_i/zed_hdmi_display/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/p_6_in                                                                                            |                5 |             20 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK0 | tutorial_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/b_push                                                                                                                                                                   |                                                                                                                                                                         |                3 |             20 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/zed_hdmi_display/axi_vdma_0/U0/n_0_gc1.count_d1[6]_i_1                                                                                                                                                                                                                  | tutorial_i/zed_hdmi_display/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/sig_stream_rst                                                            |                4 |             21 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK0 | tutorial_i/zed_hdmi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start                                                                                                                                                                                        | tutorial_i/zed_hdmi_iic_0/U0/n_0_GEN_BKEND_CE_REGISTERS[34].ce_out_i[34]_i_1                                                                                            |               10 |             22 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/zed_hdmi_display/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusp4ehac2r4hfcp2febj14ehoglnh5jhozw5nxtdg5knsts5rbyyegg52ioh5tl2igb                                                                                                                                            |                                                                                                                                                                         |                3 |             24 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK0 | tutorial_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                         | tutorial_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reset                                                                                     |                9 |             25 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/zed_hdmi_display/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_s_ready_dup                                                                                                                                        | tutorial_i/zed_hdmi_display/axi_vdma_0/U0/n_0_sig_reset_reg_i_1                                                                                                         |                7 |             26 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/zed_hdmi_display/axi_vdma_0/U0/n_0_sig_data_reg_out[31]_i_2                                                                                                                                                                                                             | tutorial_i/zed_hdmi_display/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_data_reg_out0                           |               11 |             26 |
|  tutorial_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                                                    | tutorial_i/zed_hdmi_display/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/out_data[34]                                                                       |               15 |             26 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                    | tutorial_i/zed_hdmi_iic_0/U0/X_IIC/IIC_CONTROL_I/detect_start1                                                                                                          |                9 |             28 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/zed_hdmi_display/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_wr_fifo                                                                                                                       |                                                                                                                                                                         |                5 |             28 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                    | tutorial_i/zed_hdmi_display/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/sig_stream_rst                                                            |               13 |             31 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/zed_hdmi_display/axi_vdma_0/U0/mm2s_axi2ip_wrce[23]                                                                                                                                                                                                                     | tutorial_i/zed_hdmi_display/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/p_0_in                                                                                       |               11 |             32 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/zed_hdmi_display/axi_vdma_0/U0/mm2s_axi2ip_wrce[24]                                                                                                                                                                                                                     | tutorial_i/zed_hdmi_display/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/p_0_in                                                                                       |               10 |             32 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/zed_hdmi_display/axi_vdma_0/U0/mm2s_axi2ip_wrce[25]                                                                                                                                                                                                                     | tutorial_i/zed_hdmi_display/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/p_0_in                                                                                       |               11 |             32 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/zed_hdmi_display/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc3_reg                                                                                                                                                       | tutorial_i/zed_hdmi_display/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_reg |                8 |             32 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/zed_hdmi_display/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg12_out                                                                                                                                                  | tutorial_i/zed_hdmi_display/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_reg |               11 |             32 |
|  tutorial_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                                                    | tutorial_i/zed_hdmi_display/v_tc_0/U0/n_0_GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][31]_i_1__0                                                                 |                8 |             32 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/zed_hdmi_display/axi_vdma_0/U0/n_0_dm_address[0]_i_1                                                                                                                                                                                                                    | tutorial_i/zed_hdmi_display/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/p_0_in                                                                                       |                8 |             32 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK0 | tutorial_i/zed_hdmi_display/v_tc_0/U0/n_0_s_axi_rdata_i[31]_i_1                                                                                                                                                                                                                    | tutorial_i/zed_hdmi_display/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                           |                6 |             32 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/zed_hdmi_display/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_new_cmd                                                                                                                             | tutorial_i/zed_hdmi_display/axi_mem_intercon/s00_couplers/auto_pc/n_0_S_AXI_ASIZE_Q[2]_i_1                                                                              |                9 |             33 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK0 | tutorial_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/wr_en0                                                                                                                                                    |                                                                                                                                                                         |                9 |             34 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK0 | tutorial_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/p_1_in                                                                                                                                                                                   |                                                                                                                                                                         |                7 |             35 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK0 | tutorial_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aa_rready                                                                                                                                                                                            |                                                                                                                                                                         |               10 |             35 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/zed_hdmi_display/v_rgb2ycrcb_0/U0/obsiirqfyybeiid4jtr52igusp4ehac2r4hfcp2febj14ehoglnh5jhozw5nxtdg5knsts5rbyyegg52ioh5tl2igb                                                                                                                                            |                                                                                                                                                                         |                5 |             40 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                    | tutorial_i/zed_hdmi_iic_0/U0/n_0_ip_irpt_enable_reg[7]_i_1                                                                                                              |               16 |             41 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/zed_hdmi_display/v_cresample_1/U0/obsabeireagdzmj4jtr52igusp4ehac2r4edpykictx2io2putxm1pw1zrtpvgzjzpyq2mcddp4ehd5zv4edb                                                                                                                                                 |                                                                                                                                                                         |                6 |             44 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/zed_hdmi_display/v_rgb2ycrcb_0/U0/obsnirqfyybeiid4jtr52igusp4ehac2r4edpykictx2io2putxm1pw1zrtpvgzjzpyq2mcddp4ehd5zv4edb                                                                                                                                                 |                                                                                                                                                                         |                6 |             44 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                    | tutorial_i/zed_hdmi_display/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/p_0_in                                                                                       |               11 |             46 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/zed_hdmi_display/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_wr_fifo                                                                                                                               |                                                                                                                                                                         |                6 |             46 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK0 | tutorial_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/si_rs_rready                                                                                                                                                             |                                                                                                                                                                         |               11 |             47 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/zed_hdmi_display/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_push_addr_reg1_out                                                                                                                                                   | tutorial_i/zed_hdmi_display/axi_vdma_0/U0/n_0_sig_next_addr_reg[31]_i_1                                                                                                 |                7 |             47 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK0 | tutorial_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/p_1_in                                                                                                                                                     |                                                                                                                                                                         |               10 |             47 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK0 | tutorial_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/p_1_in                                                                                                                                                    |                                                                                                                                                                         |                8 |             48 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK0 | tutorial_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/s_axi_awready                                                                                                                                                                                                      |                                                                                                                                                                         |               10 |             48 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK0 | tutorial_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/s_axi_arready                                                                                                                                                                                                      |                                                                                                                                                                         |               11 |             48 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK0 | tutorial_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/p_1_in                                                                                                                                                    |                                                                                                                                                                         |               11 |             48 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/zed_hdmi_display/axi_vdma_0/U0/n_0_GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1                                                                                                                                                                                              |                                                                                                                                                                         |               20 |             51 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/zed_hdmi_display/axi_vdma_0/U0/n_0_s_axis_cmd_tdata[63]_i_2                                                                                                                                                                                                             | tutorial_i/zed_hdmi_display/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tvalid1                                                                 |                9 |             51 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/zed_hdmi_display/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_wr_fifo                                                                                                                                                  |                                                                                                                                                                         |                7 |             53 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                    | tutorial_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                     |               18 |             71 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/zed_hdmi_display/axi_mem_intercon/s00_couplers/auto_pc/s_axi_arready                                                                                                                                                                                                    | tutorial_i/zed_hdmi_display/axi_mem_intercon/s00_couplers/auto_pc/n_0_S_AXI_ASIZE_Q[2]_i_1                                                                              |               25 |            100 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/zed_hdmi_display/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/video_reg_update                                                                                                                                                                           | tutorial_i/zed_hdmi_display/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/p_0_in                                                                                       |               28 |            141 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/zed_hdmi_display/v_cresample_1/U0/intc_if[0]                                                                                                                                                                                                                            |                                                                                                                                                                         |               43 |            156 |
|  tutorial_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                                                    | tutorial_i/zed_hdmi_display/v_tc_0/U0/n_0_GEN_HAS_IRQ.irq_i_1                                                                                                           |               59 |            160 |
|  tutorial_i/clk_wiz_0/inst/clk_out1             | tutorial_i/zed_hdmi_display/v_axi4s_vid_out_0/inst/vtg_ce                                                                                                                                                                                                                          | tutorial_i/zed_hdmi_display/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/all_cfg1                                                                                          |               38 |            170 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/zed_hdmi_display/v_rgb2ycrcb_0/U0/intc_if[0]                                                                                                                                                                                                                            |                                                                                                                                                                         |               55 |            216 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                    |                                                                                                                                                                         |              172 |            425 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                    |                                                                                                                                                                         |              198 |            518 |
|  tutorial_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                                                    |                                                                                                                                                                         |              776 |           1939 |
+-------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


