<html xmlns:v="urn:schemas-microsoft-com:vml"
xmlns:o="urn:schemas-microsoft-com:office:office"
xmlns:w="urn:schemas-microsoft-com:office:word"
xmlns:st1="urn:schemas-microsoft-com:office:smarttags"
xmlns="http://www.w3.org/TR/REC-html40">

<head>
<meta http-equiv=Content-Type content="text/html; charset=iso-8859-1">
<meta name=ProgId content=Word.Document>
<meta name=Generator content="Microsoft Word 10">
<meta name=Originator content="Microsoft Word 10">
<link rel=File-List href="test_objectives_files/filelist.xml">
<title>Tests</title>
<o:SmartTagType namespaceuri="urn:schemas-microsoft-com:office:smarttags"
 name="place"/>
<o:SmartTagType namespaceuri="urn:schemas-microsoft-com:office:smarttags"
 name="City"/>
<!--[if gte mso 9]><xml>
 <o:DocumentProperties>
  <o:Author>DrB</o:Author>
  <o:LastAuthor>DrB</o:LastAuthor>
  <o:Revision>10</o:Revision>
  <o:TotalTime>323</o:TotalTime>
  <o:Created>2002-11-27T01:58:00Z</o:Created>
  <o:LastSaved>2003-03-19T03:24:00Z</o:LastSaved>
  <o:Pages>1</o:Pages>
  <o:Words>684</o:Words>
  <o:Characters>3902</o:Characters>
  <o:Company>UMR</o:Company>
  <o:Lines>32</o:Lines>
  <o:Paragraphs>9</o:Paragraphs>
  <o:CharactersWithSpaces>4577</o:CharactersWithSpaces>
  <o:Version>10.3501</o:Version>
 </o:DocumentProperties>
</xml><![endif]--><!--[if gte mso 9]><xml>
 <w:WordDocument>
  <w:SpellingState>Clean</w:SpellingState>
  <w:GrammarState>Clean</w:GrammarState>
  <w:BrowserLevel>MicrosoftInternetExplorer4</w:BrowserLevel>
 </w:WordDocument>
</xml><![endif]--><!--[if !mso]><object
 classid="clsid:38481807-CA0E-42D2-BF39-B33AF135CC4D" id=ieooui></object>
<style>
st1\:*{behavior:url(#ieooui) }
</style>
<![endif]-->
<style>
<!--
 /* Font Definitions */
 @font-face
	{font-family:Wingdings;
	panose-1:5 0 0 0 0 0 0 0 0 0;
	mso-font-charset:2;
	mso-generic-font-family:auto;
	mso-font-pitch:variable;
	mso-font-signature:0 268435456 0 0 -2147483648 0;}
@font-face
	{font-family:Tahoma;
	panose-1:2 11 6 4 3 5 4 4 2 4;
	mso-font-charset:0;
	mso-generic-font-family:swiss;
	mso-font-pitch:variable;
	mso-font-signature:1627421319 -2147483648 8 0 66047 0;}
 /* Style Definitions */
 p.MsoNormal, li.MsoNormal, div.MsoNormal
	{mso-style-parent:"";
	margin:0in;
	margin-bottom:.0001pt;
	mso-pagination:widow-orphan;
	font-size:12.0pt;
	font-family:"Times New Roman";
	mso-fareast-font-family:"Times New Roman";
	color:white;}
h1
	{mso-style-next:Normal;
	margin:0in;
	margin-bottom:.0001pt;
	mso-pagination:widow-orphan;
	page-break-after:avoid;
	mso-outline-level:1;
	font-size:12.0pt;
	font-family:"Times New Roman";
	color:white;
	mso-font-kerning:0pt;
	font-weight:normal;
	text-decoration:underline;
	text-underline:single;}
a:link, span.MsoHyperlink
	{color:#33CCFF;
	text-decoration:underline;
	text-underline:single;}
a:visited, span.MsoHyperlinkFollowed
	{color:#FF99FF;
	text-decoration:underline;
	text-underline:single;}
span.SpellE
	{mso-style-name:"";
	mso-spl-e:yes;}
span.GramE
	{mso-style-name:"";
	mso-gram-e:yes;}
@page Section1
	{size:8.5in 11.0in;
	margin:1.0in 1.25in 1.0in 1.25in;
	mso-header-margin:.5in;
	mso-footer-margin:.5in;
	mso-paper-source:0;}
div.Section1
	{page:Section1;}
 /* List Definitions */
 @list l0
	{mso-list-id:481191996;
	mso-list-template-ids:653960952;}
@list l0:level1
	{mso-level-number-format:bullet;
	mso-level-text:\F0B7;
	mso-level-tab-stop:.5in;
	mso-level-number-position:left;
	text-indent:-.25in;
	mso-ansi-font-size:10.0pt;
	font-family:Symbol;}
@list l0:level2
	{mso-level-tab-stop:1.0in;
	mso-level-number-position:left;
	text-indent:-.25in;}
@list l0:level3
	{mso-level-tab-stop:1.5in;
	mso-level-number-position:left;
	text-indent:-.25in;}
@list l0:level4
	{mso-level-tab-stop:2.0in;
	mso-level-number-position:left;
	text-indent:-.25in;}
@list l0:level5
	{mso-level-tab-stop:2.5in;
	mso-level-number-position:left;
	text-indent:-.25in;}
@list l0:level6
	{mso-level-tab-stop:3.0in;
	mso-level-number-position:left;
	text-indent:-.25in;}
@list l0:level7
	{mso-level-tab-stop:3.5in;
	mso-level-number-position:left;
	text-indent:-.25in;}
@list l0:level8
	{mso-level-tab-stop:4.0in;
	mso-level-number-position:left;
	text-indent:-.25in;}
@list l0:level9
	{mso-level-tab-stop:4.5in;
	mso-level-number-position:left;
	text-indent:-.25in;}
@list l1
	{mso-list-id:1028726351;
	mso-list-template-ids:-786551584;}
@list l1:level1
	{mso-level-number-format:bullet;
	mso-level-text:\F0B7;
	mso-level-tab-stop:.5in;
	mso-level-number-position:left;
	text-indent:-.25in;
	mso-ansi-font-size:10.0pt;
	font-family:Symbol;}
@list l2
	{mso-list-id:1325932801;
	mso-list-type:hybrid;
	mso-list-template-ids:-588074114 1108389416 67698691 67698693 67698689 67698691 67698693 67698689 67698691 67698693;}
@list l2:level1
	{mso-level-number-format:bullet;
	mso-level-text:\F0B7;
	mso-level-tab-stop:.25in;
	mso-level-number-position:left;
	margin-left:.2in;
	text-indent:-.2in;
	font-family:Symbol;}
ol
	{margin-bottom:0in;}
ul
	{margin-bottom:0in;}
-->
</style>
<!--[if gte mso 10]>
<style>
 /* Style Definitions */
 table.MsoNormalTable
	{mso-style-name:"Table Normal";
	mso-tstyle-rowband-size:0;
	mso-tstyle-colband-size:0;
	mso-style-noshow:yes;
	mso-style-parent:"";
	mso-padding-alt:0in 5.4pt 0in 5.4pt;
	mso-para-margin:0in;
	mso-para-margin-bottom:.0001pt;
	mso-pagination:widow-orphan;
	font-size:10.0pt;
	font-family:"Times New Roman";}
</style>
<![endif]-->
<meta name=Author content="Daryl G. Beetner">
<!--[if gte mso 9]><xml>
 <o:shapedefaults v:ext="edit" spidmax="3074"/>
</xml><![endif]--><!--[if gte mso 9]><xml>
 <o:shapelayout v:ext="edit">
  <o:idmap v:ext="edit" data="1"/>
 </o:shapelayout></xml><![endif]-->
</head>

<body bgcolor="#000013" lang=EN-US link="#33CCFF" vlink="#FF99FF"
style='tab-interval:.5in' alink="#FF0000">

<div class=Section1>

<p class=MsoNormal><b><span style='font-size:13.5pt;color:yellow'>Course
Objectives:</span></b> <span style='mso-spacerun:yes'> </span></p>

<p class=MsoNormal><o:p>&nbsp;</o:p></p>

<p class=MsoNormal>Winter Semester, 2003</p>

<p class=MsoNormal><o:p>&nbsp;</o:p></p>

<p class=MsoNormal>At the end of the course you should be able to:</p>

<p class=MsoNormal><o:p>&nbsp;</o:p></p>

<h1>Test I<o:p></o:p></h1>

</br></br>

<p class=MsoNormal style='margin-left:.2in;text-indent:-.2in;mso-list:l2 level1 lfo4;
tab-stops:list 13.5pt'><![if !supportLists]><span style='font-family:Symbol;
mso-fareast-font-family:Symbol;mso-bidi-font-family:Symbol'><span
style='mso-list:Ignore'>·<span style='font:7.0pt "Times New Roman"'>&nbsp;&nbsp;&nbsp;&nbsp;
</span></span></span><![endif]>Design, simulate, and synthesize a digital logic
circuit using <st1:City><st1:place>Mentor</st1:place></st1:City> graphics schematic
capture or VHDL and Leonardo Spectrum, and/or <span class=SpellE>Actel</span>
Designer.<span style='mso-spacerun:yes'>  </span></p>

<p class=MsoNormal style='margin-left:.2in;text-indent:-.2in;mso-list:l2 level1 lfo4;
tab-stops:list 13.5pt'><![if !supportLists]><span style='font-family:Symbol;
mso-fareast-font-family:Symbol;mso-bidi-font-family:Symbol'><span
style='mso-list:Ignore'>·<span style='font:7.0pt "Times New Roman"'>&nbsp;&nbsp;&nbsp;&nbsp;
</span></span></span><![endif]>Explain the most important trends in IC design
that challenge the IC engineer.<span style='mso-spacerun:yes'>  </span>For
example, explain the importance of <st1:City><st1:place>Moore</st1:place></st1:City>&#8217;s
law, chip complexity, transistor counts, die size, frequency, and power.</p>

<p class=MsoNormal style='margin-left:.2in;text-indent:-.2in;mso-list:l2 level1 lfo4;
tab-stops:list 13.5pt'><![if !supportLists]><span style='font-family:Symbol;
mso-fareast-font-family:Symbol;mso-bidi-font-family:Symbol'><span
style='mso-list:Ignore'>·<span style='font:7.0pt "Times New Roman"'>&nbsp;&nbsp;&nbsp;&nbsp;
</span></span></span><![endif]>Identify the most significant contributors to IC
cost.<span style='mso-spacerun:yes'>  </span>Given design constraints such as
time-to-market, speed, size, cost, and market, determine which chip technology
(custom, CBIC, MGA, <span class=GramE>FPGA</span>) is best for your
product.<span style='mso-spacerun:yes'>  </span>Explain the importance of
time-to-market and chip size on the overall cost or profit of an IC design.</p>

<p class=MsoNormal style='margin-left:.2in;text-indent:-.2in;mso-list:l2 level1 lfo4;
tab-stops:list 13.5pt'><![if !supportLists]><span style='font-family:Symbol;
mso-fareast-font-family:Symbol;mso-bidi-font-family:Symbol'><span
style='mso-list:Ignore'>·<span style='font:7.0pt "Times New Roman"'>&nbsp;&nbsp;&nbsp;&nbsp;
</span></span></span><![endif]>Explain the function of each element of an ACT1
FPGA (logic <span class=GramE>module, I/O module, clock buffer, horizontal and
vertical interconnect</span>).<span style='mso-spacerun:yes'>  </span>Explain
how an anti-fuse works.<span style='mso-spacerun:yes'>  </span>Explain why a
special buffer is needed for the clock.</p>

<p class=MsoNormal style='margin-left:.2in;text-indent:-.2in;mso-list:l2 level1 lfo4;
tab-stops:list 13.5pt'><![if !supportLists]><span style='font-family:Symbol;
mso-fareast-font-family:Symbol;mso-bidi-font-family:Symbol'><span
style='mso-list:Ignore'>·<span style='font:7.0pt "Times New Roman"'>&nbsp;&nbsp;&nbsp;&nbsp;
</span></span></span><![endif]>Given a connections to ACT1 logic modules,
describe the logic function that is implemented.<span
style='mso-spacerun:yes'>  </span>Given a logic function, show the connections
necessary to perform that function using ACT1 logic modules.<span
style='mso-spacerun:yes'>  </span>Where possible, use the minimum number of
logic modules to implement the logic function.<span style='mso-spacerun:yes'> 
</span>Show why 2 ACT1 logic modules are needed to implement a single
flip-flop.<span style='mso-spacerun:yes'>  </span>Given a logic diagram,
estimate (without building) the number of ACT1 logic modules required to
implement the logic.</p>

<p class=MsoNormal style='margin-left:.2in;text-indent:-.2in;mso-list:l2 level1 lfo4;
tab-stops:list 13.5pt'><![if !supportLists]><span style='font-family:Symbol;
mso-fareast-font-family:Symbol;mso-bidi-font-family:Symbol'><span
style='mso-list:Ignore'>·<span style='font:7.0pt "Times New Roman"'>&nbsp;&nbsp;&nbsp;&nbsp;
</span></span></span><![endif]>Given a complex RC circuit, calculate the
approximate time delay constant from one point in the circuit to another using
Elmore&#8217;s constant.<span style='mso-spacerun:yes'>  </span>Given a
representation of an ACT1 circuit, determine an equivalent RC circuit.<span
style='mso-spacerun:yes'>  </span>Identify values for circuit parameters within
the circuit from tables for the ACT1 part. <span
style='mso-spacerun:yes'> </span>Adjust timing calculations based on <span
class=SpellE>derating</span> factors like temperature, voltage, and fan-out.</p>

<p class=MsoNormal style='margin-left:.2in;text-indent:-.2in;mso-list:l2 level1 lfo4;
tab-stops:list 13.5pt'><![if !supportLists]><span style='font-family:Symbol;
mso-fareast-font-family:Symbol;mso-bidi-font-family:Symbol'><span
style='mso-list:Ignore'>·<span style='font:7.0pt "Times New Roman"'>&nbsp;&nbsp;&nbsp;&nbsp;
</span></span></span><![endif]>Given a rough diagram of connections for a logic
circuit within an ACT1 FPGA, calculate the time-delay through an ACTEL logic
circuit using timing parameters like <span class=SpellE>t<sub>PD</sub></span>, <span
class=SpellE>t<sub>SUD</sub></span>, <span class=SpellE>t<sub>CO</sub></span>,
and interconnect delay.<span style='mso-spacerun:yes'>  </span>Approximate
interconnect delay if exact connections are not given.</p>

<p class=MsoNormal style='margin-left:.2in;text-indent:-.2in;mso-list:l2 level1 lfo4;
tab-stops:list 13.5pt'><![if !supportLists]><span style='font-family:Symbol;
mso-fareast-font-family:Symbol;mso-bidi-font-family:Symbol'><span
style='mso-list:Ignore'>·<span style='font:7.0pt "Times New Roman"'>&nbsp;&nbsp;&nbsp;&nbsp;
</span></span></span><![endif]>Explain why a gated clock is a problem.</p>

<p class=MsoNormal style='margin-left:.2in;text-indent:-.2in;mso-list:l2 level1 lfo4;
tab-stops:list 13.5pt'><![if !supportLists]><span style='font-family:Symbol;
mso-fareast-font-family:Symbol;mso-bidi-font-family:Symbol'><span
style='mso-list:Ignore'>·<span style='font:7.0pt "Times New Roman"'>&nbsp;&nbsp;&nbsp;&nbsp;
</span></span></span><![endif]>Read and understand basic VHDL code.<span
style='mso-spacerun:yes'>  </span>Given a VHDL description, draw a block
diagram of the resulting hardware or vice-versa.<span
style='mso-spacerun:yes'>  </span>Recognize VHDL code that will and will not
synthesize correctly. <span style='mso-spacerun:yes'> </span>Recognize VHDL
code that will synthesize badly (for example, will use too much logic or will
instantiate undesired latches). Write <span class=SpellE>synthesizeable</span>
VHDL code for simple systems (for example, an ALU).<span
style='mso-spacerun:yes'>  </span><u>Roughly</u> estimate the size of
synthesized VHDL code.</p>

<p class=MsoNormal style='margin-left:.2in;text-indent:-.2in;mso-list:l2 level1 lfo4;
tab-stops:list 13.5pt'><![if !supportLists]><span style='font-family:Symbol;
mso-fareast-font-family:Symbol;mso-bidi-font-family:Symbol'><span
style='mso-list:Ignore'>·<span style='font:7.0pt "Times New Roman"'>&nbsp;&nbsp;&nbsp;&nbsp;
</span></span></span><![endif]>Describe how an NFET or PFET works, including
the basic equations for operation, the regions of operation (saturation, etc), how
a depletion region is created and why it is so important. Explain the need for
a connection to the well.</p>

<p class=MsoNormal style='margin-left:.2in;text-indent:-.2in;mso-list:l2 level1 lfo4;
tab-stops:list 13.5pt'><![if !supportLists]><span style='font-family:Symbol;
mso-fareast-font-family:Symbol;mso-bidi-font-family:Symbol'><span
style='mso-list:Ignore'>·<span style='font:7.0pt "Times New Roman"'>&nbsp;&nbsp;&nbsp;&nbsp;
</span></span></span><![endif]>Explain why an NFET is good as a pull-down <span
class=SpellE>tranisistor</span> and a PFET is good as a pull-up.<span
style='mso-spacerun:yes'>  </span>Show voltage levels (gate, source, drain, <span
class=GramE>output</span>) for an NFET or PFET as it tries to pull up or down
an external output.<span style='mso-spacerun:yes'>  </span>Given plots of
voltage levels for a simple logic circuit, predict if the circuit is being
pulled-up or pulled-down by an NFET or PFET.<span style='mso-spacerun:yes'> 
</span>Calculate gate capacitance.</p>

<p class=MsoNormal style='margin-left:.2in;text-indent:-.2in;mso-list:l2 level1 lfo4;
tab-stops:list 13.5pt'><![if !supportLists]><span style='font-family:Symbol;
mso-fareast-font-family:Symbol;mso-bidi-font-family:Symbol'><span
style='mso-list:Ignore'>·<span style='font:7.0pt "Times New Roman"'>&nbsp;&nbsp;&nbsp;&nbsp;
</span></span></span><![endif]>Identify the major causes of power dissipation in
a digital circuit.<span style='mso-spacerun:yes'>  </span>Calculate overall
power dissipation given characteristics like gate size, voltage levels, <span
class=GramE>clock</span> speed, rise and fall times.</p>

<p class=MsoNormal style='margin-left:.2in;text-indent:-.2in;mso-list:l2 level1 lfo4;
tab-stops:list 13.5pt'><![if !supportLists]><span style='font-family:Symbol;
mso-fareast-font-family:Symbol;mso-bidi-font-family:Symbol'><span
style='mso-list:Ignore'>·<span style='font:7.0pt "Times New Roman"'>&nbsp;&nbsp;&nbsp;&nbsp;
</span></span></span><![endif]>Given a CMOS circuit diagram, describe the logic
function performed by the CMOS circuit.<span style='mso-spacerun:yes'> 
</span>Given a logic equation, draw a CMOS circuit that implements that
equation.</p>

<p class=MsoNormal style='margin-left:.2in;text-indent:-.2in;mso-list:l2 level1 lfo4;
tab-stops:list 13.5pt'><![if !supportLists]><span style='font-family:Symbol;
mso-fareast-font-family:Symbol;mso-bidi-font-family:Symbol'><span
style='mso-list:Ignore'>·<span style='font:7.0pt "Times New Roman"'>&nbsp;&nbsp;&nbsp;&nbsp;
</span></span></span><![endif]>Explain the steps taken to fabricate an IC.<span
style='mso-spacerun:yes'>  </span>Show how a sequence of steps applying photo
resist, UV light, <span class=SpellE>etchant</span>, etc, can be used to
develop a particular layer (for example, the <span class=SpellE>polysilicon</span>
layer). Given a chip-layout, draw a cross-section of <span class=GramE>a the</span>
chip at any given point.<span style='mso-spacerun:yes'>  </span>For example, the
cross-section of a transistor showing the well, diffusion, gate oxide, <span
class=SpellE>polysilicon</span>, metal layers, and <span class=SpellE>overglass</span>.<span
style='mso-spacerun:yes'>  </span>Explain how many processes are implemented to
make transistor gates &#8220;self-aligned&#8221; and why this feature is
important.</p>

<p class=MsoNormal style='margin-left:.2in;text-indent:-.2in;mso-list:l2 level1 lfo4;
tab-stops:list 13.5pt'><![if !supportLists]><span style='font-family:Symbol;
mso-fareast-font-family:Symbol;mso-bidi-font-family:Symbol'><span
style='mso-list:Ignore'>·<span style='font:7.0pt "Times New Roman"'>&nbsp;&nbsp;&nbsp;&nbsp;
</span></span></span><![endif]>Given a stick-diagram, draw the associated
circuit diagram.<span style='mso-spacerun:yes'>  </span>Given a circuit
diagram, draw the stick diagram for that circuit.<span
style='mso-spacerun:yes'>  </span>Perform the same operations for a
full-layout, including specification of dimensions (for example, specifying the
width of n-diffusion, poly, etc).</p>

<p class=MsoNormal style='margin-left:.2in;text-indent:-.2in;mso-list:l2 level1 lfo4;
tab-stops:list 13.5pt'><![if !supportLists]><span style='font-family:Symbol;
mso-fareast-font-family:Symbol;mso-bidi-font-family:Symbol'><span
style='mso-list:Ignore'>·<span style='font:7.0pt "Times New Roman"'>&nbsp;&nbsp;&nbsp;&nbsp;
</span></span></span><![endif]>Calculate the approximate resistance of interconnect
based on its sheet resistance.</p>

<p class=MsoNormal><o:p>&nbsp;</o:p></p>

<p class=MsoNormal>&nbsp;&nbsp; <o:p></o:p></p>

<div align=right>

<table class=MsoNormalTable border=0 cellpadding=0 width="100%"
 style='width:100.0%;mso-cellspacing:1.5pt;mso-padding-alt:0in 5.4pt 0in 5.4pt'
 cols=2 NOSAVE>
 <tr style='mso-yfti-irow:0;mso-yfti-lastrow:yes' NOSAVE>
  <td style='padding:.75pt .75pt .75pt .75pt' NOSAVE>
  <p class=MsoNormal><a href="../../index.html">Back to Daryl's home page</a><o:p></o:p></p>
  </td>
  <td style='padding:.75pt .75pt .75pt .75pt' NOSAVE>
  <p class=MsoNormal align=right style='text-align:right'>Page last modified : </p>
  </td>
 </tr>
Tuesday, 18-Mar-2003 21:20:08 CST
</table>

</div>

<p class=MsoNormal>&nbsp;&nbsp; </p>

</div>

</body>

</html>
