Release 10.1.02 par K.37 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

OP755-GZ0PY3J::  Wed Jan 12 18:20:30 2011

par -w -intstyle ise -ol std -t 1 system_complete_map.ncd system_complete.ncd
system_complete.pcf 


Constraints file: system_complete.pcf.
Loading device for application Rf_Device from file '2vp30.nph' in environment C:\PROGRA~1\Xilinx\10.1\ISE.
   "system_complete" is an NCD, version 3.2, device xc2vp30, package ff896, speed -7

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.400 Volts. (default - Range: 1.400 to 1.600 Volts)


Device speed data version:  "PRODUCTION 1.94 2008-05-01".


Device Utilization Summary:

   Number of BUFGMUXs                        4 out of 16     25%
   Number of DCMs                            1 out of 8      12%
   Number of External IOBs                  82 out of 556    14%
      Number of LOCed IOBs                  82 out of 82    100%

   Number of MULT18X18s                      1 out of 136     1%
   Number of RAMB16s                        64 out of 136    47%
   Number of SLICEs                       1524 out of 13696  11%
   Number of TBUFs                         144 out of 6848    2%


Overall effort level (-ol):   Standard 
Placer effort level (-pl):    High 
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard 

Starting initial Timing Analysis.  REAL time: 4 secs 
Finished initial Timing Analysis.  REAL time: 4 secs 

WARNING:Par:288 - The signal mb_btn_i<0>_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal mb_btn_i<2>_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal mb_sw_i<0>_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal mb_sw_i<1>_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal mb_sw_i<2>_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal mb_sw_i<3>_IBUF has no load.  PAR will not attempt to route this signal.

Starting Placer

Phase 1.1
Phase 1.1 (Checksum:3c4fde) REAL time: 5 secs 

Phase 2.7
Phase 2.7 (Checksum:3c4fde) REAL time: 5 secs 

Phase 3.31
Phase 3.31 (Checksum:3c4fde) REAL time: 5 secs 

Phase 4.2

.
Phase 4.2 (Checksum:3db39e) REAL time: 5 secs 

Phase 5.30
Phase 5.30 (Checksum:3db39e) REAL time: 5 secs 

Phase 6.3
Phase 6.3 (Checksum:3db39e) REAL time: 5 secs 

Phase 7.5
Phase 7.5 (Checksum:3db39e) REAL time: 6 secs 

Phase 8.8
...................
...............................
....
..........................................................
.....
......
..................
Phase 8.8 (Checksum:2039e58) REAL time: 23 secs 

Phase 9.5
Phase 9.5 (Checksum:2039e58) REAL time: 23 secs 

Phase 10.18
Phase 10.18 (Checksum:2057b47) REAL time: 33 secs 

Phase 11.5
Phase 11.5 (Checksum:2057b47) REAL time: 33 secs 

Phase 12.27
Phase 12.27 (Checksum:2057b47) REAL time: 35 secs 

Phase 13.24
Phase 13.24 (Checksum:2057b47) REAL time: 35 secs 

REAL time consumed by placer: 35 secs 
CPU  time consumed by placer: 35 secs 
Writing design to file system_complete.ncd


Total REAL time to Placer completion: 35 secs 
Total CPU time to Placer completion: 35 secs 

Starting Router

Phase 1: 11523 unrouted;       REAL time: 43 secs 

Phase 2: 10422 unrouted;       REAL time: 44 secs 

Phase 3: 3010 unrouted;       REAL time: 46 secs 

Phase 4: 3010 unrouted; (86267)      REAL time: 46 secs 

Phase 5: 3172 unrouted; (2626)      REAL time: 54 secs 

Phase 6: 3192 unrouted; (0)      REAL time: 54 secs 

Phase 7: 0 unrouted; (0)      REAL time: 1 mins 

Phase 8: 0 unrouted; (0)      REAL time: 1 mins 2 secs 

Phase 9: 0 unrouted; (0)      REAL time: 1 mins 3 secs 


Total REAL time to Router completion: 1 mins 4 secs 
Total CPU time to Router completion: 1 mins 4 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|        clk100_IBUFG |     BUFGMUX0P| No   |  802 |  0.263     |  1.240      |
+---------------------+--------------+------+------+------------+-------------+
|   pixelclk_out_OBUF |     BUFGMUX4P| No   |   17 |  0.023     |  1.127      |
+---------------------+--------------+------+------+------------+-------------+
|steeringwheel_ad/clk |              |      |      |            |             |
|         _counter<2> |     BUFGMUX6P| No   |   16 |  0.094     |  1.124      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

Timing Score: 0

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

------------------------------------------------------------------------------------------------------
  Constraint                                |  Check  | Worst Case |  Best Case | Timing |   Timing   
                                            |         |    Slack   | Achievable | Errors |    Score   
------------------------------------------------------------------------------------------------------
  TS_clk = PERIOD TIMEGRP "clk100" 10 ns HI | SETUP   |     0.016ns|     9.984ns|       0|           0
  GH 50%                                    | HOLD    |     0.554ns|            |       0|           0
------------------------------------------------------------------------------------------------------
  TS_vga_wrapper_ClockDivider_unit_CLKDV_BU | SETUP   |    16.243ns|     3.757ns|       0|           0
  F = PERIOD TIMEGRP         "vga_wrapper_C | HOLD    |     0.688ns|            |       0|           0
  lockDivider_unit_CLKDV_BUF" TS_clk * 2 HI |         |            |            |        |            
  GH 50%                                    |         |            |            |        |            
------------------------------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk                         |     10.000ns|      9.984ns|      1.879ns|            0|            0|       442396|          473|
| TS_vga_wrapper_ClockDivider_un|     20.000ns|      3.757ns|          N/A|            0|            0|          473|            0|
| it_CLKDV_BUF                  |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 6 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 1 mins 8 secs 
Total CPU time to PAR completion: 1 mins 8 secs 

Peak Memory Usage:  293 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 8
Number of info messages: 0

Writing design to file system_complete.ncd



PAR done!
