[.]
description: FMC 100MSPS 14bits 4-channel ADC module
entity: fmc_adc100m
type: io
interfaces: fmc_i fmc_io
constraints: const/fmc_adc100m.xdc const/fmc_adc100m_impl.xdc
ip: ila_32x8K

########
# Data #
########
[VAL1]
type: pos_out
description: Channel 1 current ADC value

[VAL2]
type: pos_out
description: Channel 2 current ADC value

[VAL3]
type: pos_out
description: Channel 3 current ADC value

[VAL4]
type: pos_out
description: Channel 4 current ADC value

[IN_DATA_CH1]
type: pos_out
description: Channel 1 data

[IN_DATA_CH2]
type: pos_out
description: Channel 2 data

[IN_DATA_CH3]
type: pos_out
description: Channel 3 data

[IN_DATA_CH4]
type: pos_out
description: Channel 4 data


######################################
# Param√©trage Gain Offset Saturation #
######################################
[GAIN1]
type: param
description: adc input gain1

[GAIN2]
type: param
description: adc input gain2

[GAIN3]
type: param
description: adc input gain3

[GAIN4]
type: param
description: adc input gain4

[OFFSET1]
type: param
description: adc input offset1

[OFFSET2]
type: param
description: adc input offset2

[OFFSET3]
type: param
description: adc input offset3

[OFFSET4]
type: param
description: adc input offset4

[SAT1]
type: param
description: adc input saturation1

[SAT2]
type: param
description: adc input saturation2

[SAT3]
type: param
description: adc input saturation3

[SAT4]
type: param
description: adc input saturation4

########################
# Front-End Analogique #
########################
[SSR1]
type: param enum
description: Solid state relays control for channel 1
35: 100mV_range
17: 1V_range
69: 10V_range
0:  open_i
66: 100mV_range_c
64: 1V_range_c
68: 10V_range_c

[SSR2]
type: param enum
description: Solid state relays control for channel 2
35: 100mV_range
17: 1V_range
69: 10V_range
0:  open_i
66: 100mV_range_c
64: 1V_range_c
68: 10V_range_c

[SSR3]
type: param enum
description: Solid state relays control for channel 3
35: 100mV_range
17: 1V_range
69: 10V_range
0:  open_i
66: 100mV_range_c
64: 1V_range_c
68: 10V_range_c

[SSR4]
type: param enum
description: Solid state relays control for channel 4
35: 100mV_range
17: 1V_range
69: 10V_range
0:  open_i
66: 100mV_range_c
64: 1V_range_c
68: 10V_range_c

##########################
# Programmable Osc Si570 #
##########################
[OSC_ENABLE]
type: param enum
description: Si570 programmable oscillator output enable (active high)
0: ZERO
1: ONE


###########################
# ADC registers (LTC2174) #
###########################
[ADC_RESET]
type: write action
description: ADC oftware reset. All mode control registers are reset to 00h

[ADC_TWOSCOMP]
type: param enum
description: ADC data format, Offset Binary or Two's Complement
0: OFFSET_BINARY
1: TWOS_COMPLEMENT

[ADC_MODE]
type: param
description: ADC write output mode (register A2)

[ADC_TEST_MSB]
type: param
description: ADC write test pattern MSB (register A3)

[ADC_TEST_LSB]
type: param
description: ADC write test pattern LSB (register A4)

[ADC_SPI_READ]
type: param enum
description: ADC read registers
1: REGISTER_A1
2: REGISTER_A2
3: REGISTER_A3
4: REGISTER_A4


[ADC_SPI_READ_VALUE]
type: read
description: ADC spi read data value



##############################
# DAC registers MAX5442 (x4) #
##############################
[DAC_1_OFFSET]
type: param
description: DAC offset value for channel 1

[DAC_2_OFFSET]
type: param
description: DAC offset value for channel 2

[DAC_3_OFFSET]
type: param
description: DAC offset value for channel 3

[DAC_4_OFFSET]
type: param
description: DAC offset value for channel 4

[DAC_OFFSET_CLR]
type: param enum
description: asynchronously clear DAC outputs to code 32768 (active high)
0: ZERO
1: ONE


#######################
# Acquisition Control #
#######################
[FSM_CMD]
type: param enum
description: finite-state machine for start and stop acquisition
01: ACQ_START
10: ACQ_STOP
00: NONE


[TEST_DATA]
type: param enum
description: test data enable
0: ZERO
1: ONE

[SHOTS_NB]
type: param
description: Number of shots

[PRE_TRIG]
type: param
description: Pre-trigger samples

[POS_TRIG]
type: param
description: Post-trigger samples

[TRIG_DELAY]
type: param
description: Trigger delay value

[INT_TRIG_SEL]
type: param
description: Channel selection for internal trigger

[INT_TRIG_TEST]
type: param
description: Enable internal trigger test mode

[INT_TRIG_THRES]
type: param
description: Threshold for internal trigger

[INT_TRIG_THRES_FILT]
type: param
description: Internal trigger threshold glitch filter

[HW_TRIG_EN]
type: param
description: Hardware trigger enable

[HW_TRIG_SEL]
type: param
description: Hardware trigger selection

[HW_TRIG_POL]
type: param
description: Hardware trigger polarity

[SW_TRIG]
type: bit_mux
description: Software trigger

[SW_TRIG_EN]
type: param enum
description: Software trigger enable
0: ZERO
1: ONE

[MAN_BITSLIP]
type: param enum
description: manual serdes bitslip : allows to control manually the ADC data alignment in the deserialiser
0: ZERO
1: ONE


##########
# Status #
##########
[FSM_STATUS]
type: read enum
description: State machine status
0: NO_STATE
1: IDLE
2: PRE_TRIG
3: WAIT_TRIG
4: POST_TRIG
5: TRIG_TAG
6: DECR_SHOT
7: NO_STATE2

[ACQ_FREQ]
type: read
description: Sampling clock frequency

[SAMPLE_RATE]
type: param
description: Sample rate decimation

[ACQ_CFG_STA]
type: read
description: Acquisition configuration status

[SINGLE_SHOT]
type: read
description: Single shot = '1' when SHOTS_NB = '1'

[FIFO_EMPTY]
type: read
description: Information of the async FIFO (empty = 1)

[SERDES_PLL_STA]
type: read
description: SerDes PLL status

[SERDES_SYNCED_STA]
type: read
description: SerDes synchronization status

[SHOTS_CNT]
type: read
description: Remaining shots counter

[SAMPLES_CNT]
type: read
description: Samples counter

[PRE_TRIG_CNT]
type: read
description: pre_trig_cnt counter

[FIFO_WR_CNT]
type: read
description: sync_fifo_wr counter

[WAIT_CNT]
type: read
description: wait_trig counter


##############
# Soft Reset #
##############
[SOFT_RESET]
type: write action
description: System reset

