<stg><name>read_data</name>


<trans_list>

<trans id="74" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="75" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="6" op_0_bw="32">
<![CDATA[
entry:0 %indvar_flatten2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten2"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="4" op_0_bw="32">
<![CDATA[
entry:1 %r3 = alloca i32 1

]]></Node>
<StgValue><ssdm name="r3"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="4" op_0_bw="32">
<![CDATA[
entry:2 %c4 = alloca i32 1

]]></Node>
<StgValue><ssdm name="c4"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_r, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry:4 %store_ln0 = store i4 0, i4 %c4

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry:5 %store_ln0 = store i4 0, i4 %r3

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry:6 %store_ln0 = store i6 0, i6 %indvar_flatten2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0">
<![CDATA[
entry:7 %br_ln0 = br void %for.inc8

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.inc8:0 %icmp_ln965 = phi i1 0, void %entry, i1 %icmp_ln96, void %arrayidx712.exit

]]></Node>
<StgValue><ssdm name="icmp_ln965"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc8:1 %indvar_flatten2_load = load i6 %indvar_flatten2

]]></Node>
<StgValue><ssdm name="indvar_flatten2_load"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc8:2 %r3_load = load i4 %r3

]]></Node>
<StgValue><ssdm name="r3_load"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc8:3 %c4_load = load i4 %c4

]]></Node>
<StgValue><ssdm name="c4_load"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc8:4 %add_ln94 = add i4 %r3_load, i4 1

]]></Node>
<StgValue><ssdm name="add_ln94"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc8:7 %select_ln91 = select i1 %icmp_ln965, i4 0, i4 %c4_load

]]></Node>
<StgValue><ssdm name="select_ln91"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc8:8 %r = select i1 %icmp_ln965, i4 %add_ln94, i4 %r3_load

]]></Node>
<StgValue><ssdm name="r"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="3" op_0_bw="4">
<![CDATA[
for.inc8:10 %empty = trunc i4 %r

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="3" op_0_bw="4">
<![CDATA[
for.inc8:21 %trunc_ln96 = trunc i4 %select_ln91

]]></Node>
<StgValue><ssdm name="trunc_ln96"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc8:27 %add_ln94_1 = add i6 %indvar_flatten2_load, i6 1

]]></Node>
<StgValue><ssdm name="add_ln94_1"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
for.inc8:28 %switch_ln99 = switch i3 %trunc_ln96, void %arrayidx712.case.7, i3 0, void %arrayidx712.case.0, i3 1, void %arrayidx712.case.1, i3 2, void %arrayidx712.case.2, i3 3, void %arrayidx712.case.3, i3 4, void %arrayidx712.case.4, i3 5, void %arrayidx712.case.5, i3 6, void %arrayidx712.case.6

]]></Node>
<StgValue><ssdm name="switch_ln99"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
arrayidx712.exit:0 %c = add i4 %select_ln91, i4 1

]]></Node>
<StgValue><ssdm name="c"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
arrayidx712.exit:1 %icmp_ln96 = icmp_eq  i4 %c, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln96"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
arrayidx712.exit:2 %icmp_ln94 = icmp_eq  i6 %indvar_flatten2_load, i6 63

]]></Node>
<StgValue><ssdm name="icmp_ln94"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx712.exit:3 %store_ln96 = store i4 %c, i4 %c4

]]></Node>
<StgValue><ssdm name="store_ln96"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx712.exit:4 %store_ln94 = store i4 %r, i4 %r3

]]></Node>
<StgValue><ssdm name="store_ln94"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx712.exit:5 %store_ln94 = store i6 %add_ln94_1, i6 %indvar_flatten2

]]></Node>
<StgValue><ssdm name="store_ln94"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx712.exit:6 %br_ln94 = br i1 %icmp_ln94, void %for.inc8, void %for.end10

]]></Node>
<StgValue><ssdm name="br_ln94"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
for.inc8:11 %tmp_3 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %empty, i3 0

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="6" op_0_bw="4">
<![CDATA[
for.inc8:20 %zext_ln96 = zext i4 %select_ln91

]]></Node>
<StgValue><ssdm name="zext_ln96"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc8:23 %add_ln99 = add i6 %tmp_3, i6 %zext_ln96

]]></Node>
<StgValue><ssdm name="add_ln99"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="6">
<![CDATA[
for.inc8:24 %zext_ln99 = zext i6 %add_ln99

]]></Node>
<StgValue><ssdm name="zext_ln99"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc8:25 %input_r_addr = getelementptr i16 %input_r, i64 0, i64 %zext_ln99

]]></Node>
<StgValue><ssdm name="input_r_addr"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="16" op_0_bw="6">
<![CDATA[
for.inc8:26 %input_r_load = load i6 %input_r_addr

]]></Node>
<StgValue><ssdm name="input_r_load"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc8:5 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @RD_Loop_Row_RD_Loop_Col_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc8:6 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="4">
<![CDATA[
for.inc8:9 %zext_ln94 = zext i4 %r

]]></Node>
<StgValue><ssdm name="zext_ln94"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc8:12 %buf_0_addr = getelementptr i16 %buf_0, i64 0, i64 %zext_ln94

]]></Node>
<StgValue><ssdm name="buf_0_addr"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc8:13 %buf_1_addr = getelementptr i16 %buf_1, i64 0, i64 %zext_ln94

]]></Node>
<StgValue><ssdm name="buf_1_addr"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc8:14 %buf_2_addr = getelementptr i16 %buf_2, i64 0, i64 %zext_ln94

]]></Node>
<StgValue><ssdm name="buf_2_addr"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc8:15 %buf_3_addr = getelementptr i16 %buf_3, i64 0, i64 %zext_ln94

]]></Node>
<StgValue><ssdm name="buf_3_addr"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc8:16 %buf_4_addr = getelementptr i16 %buf_4, i64 0, i64 %zext_ln94

]]></Node>
<StgValue><ssdm name="buf_4_addr"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc8:17 %buf_5_addr = getelementptr i16 %buf_5, i64 0, i64 %zext_ln94

]]></Node>
<StgValue><ssdm name="buf_5_addr"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc8:18 %buf_6_addr = getelementptr i16 %buf_6, i64 0, i64 %zext_ln94

]]></Node>
<StgValue><ssdm name="buf_6_addr"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc8:19 %buf_7_addr = getelementptr i16 %buf_7, i64 0, i64 %zext_ln94

]]></Node>
<StgValue><ssdm name="buf_7_addr"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc8:22 %specpipeline_ln97 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln97"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="16" op_0_bw="6">
<![CDATA[
for.inc8:26 %input_r_load = load i6 %input_r_addr

]]></Node>
<StgValue><ssdm name="input_r_load"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln96" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
arrayidx712.case.6:0 %store_ln99 = store i16 %input_r_load, i3 %buf_6_addr

]]></Node>
<StgValue><ssdm name="store_ln99"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln96" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0">
<![CDATA[
arrayidx712.case.6:1 %br_ln99 = br void %arrayidx712.exit

]]></Node>
<StgValue><ssdm name="br_ln99"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln96" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
arrayidx712.case.5:0 %store_ln99 = store i16 %input_r_load, i3 %buf_5_addr

]]></Node>
<StgValue><ssdm name="store_ln99"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln96" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0">
<![CDATA[
arrayidx712.case.5:1 %br_ln99 = br void %arrayidx712.exit

]]></Node>
<StgValue><ssdm name="br_ln99"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln96" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
arrayidx712.case.4:0 %store_ln99 = store i16 %input_r_load, i3 %buf_4_addr

]]></Node>
<StgValue><ssdm name="store_ln99"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln96" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0">
<![CDATA[
arrayidx712.case.4:1 %br_ln99 = br void %arrayidx712.exit

]]></Node>
<StgValue><ssdm name="br_ln99"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln96" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
arrayidx712.case.3:0 %store_ln99 = store i16 %input_r_load, i3 %buf_3_addr

]]></Node>
<StgValue><ssdm name="store_ln99"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln96" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0">
<![CDATA[
arrayidx712.case.3:1 %br_ln99 = br void %arrayidx712.exit

]]></Node>
<StgValue><ssdm name="br_ln99"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln96" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
arrayidx712.case.2:0 %store_ln99 = store i16 %input_r_load, i3 %buf_2_addr

]]></Node>
<StgValue><ssdm name="store_ln99"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln96" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0">
<![CDATA[
arrayidx712.case.2:1 %br_ln99 = br void %arrayidx712.exit

]]></Node>
<StgValue><ssdm name="br_ln99"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln96" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
arrayidx712.case.1:0 %store_ln99 = store i16 %input_r_load, i3 %buf_1_addr

]]></Node>
<StgValue><ssdm name="store_ln99"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln96" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0">
<![CDATA[
arrayidx712.case.1:1 %br_ln99 = br void %arrayidx712.exit

]]></Node>
<StgValue><ssdm name="br_ln99"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
arrayidx712.case.0:0 %store_ln99 = store i16 %input_r_load, i3 %buf_0_addr

]]></Node>
<StgValue><ssdm name="store_ln99"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0">
<![CDATA[
arrayidx712.case.0:1 %br_ln99 = br void %arrayidx712.exit

]]></Node>
<StgValue><ssdm name="br_ln99"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln96" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
arrayidx712.case.7:0 %store_ln99 = store i16 %input_r_load, i3 %buf_7_addr

]]></Node>
<StgValue><ssdm name="store_ln99"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln96" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0">
<![CDATA[
arrayidx712.case.7:1 %br_ln99 = br void %arrayidx712.exit

]]></Node>
<StgValue><ssdm name="br_ln99"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0">
<![CDATA[
for.end10:0 %ret_ln101 = ret

]]></Node>
<StgValue><ssdm name="ret_ln101"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="78" name="input_r" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="79" name="buf_0" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="buf_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="80" name="buf_1" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="buf_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="81" name="buf_2" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="buf_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="82" name="buf_3" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="buf_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="83" name="buf_4" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="buf_4"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="84" name="buf_5" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="buf_5"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="85" name="buf_6" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="buf_6"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="86" name="buf_7" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="buf_7"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="88" from="StgValue_87" to="indvar_flatten2" fromId="87" toId="6">
</dataflow>
<dataflow id="89" from="StgValue_87" to="r3" fromId="87" toId="7">
</dataflow>
<dataflow id="90" from="StgValue_87" to="c4" fromId="87" toId="8">
</dataflow>
<dataflow id="92" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="91" toId="9">
</dataflow>
<dataflow id="93" from="input_r" to="specinterface_ln0" fromId="78" toId="9">
</dataflow>
<dataflow id="95" from="empty" to="specinterface_ln0" fromId="94" toId="9">
</dataflow>
<dataflow id="97" from="StgValue_96" to="specinterface_ln0" fromId="96" toId="9">
</dataflow>
<dataflow id="98" from="StgValue_96" to="specinterface_ln0" fromId="96" toId="9">
</dataflow>
<dataflow id="100" from="empty_0" to="specinterface_ln0" fromId="99" toId="9">
</dataflow>
<dataflow id="102" from="StgValue_101" to="specinterface_ln0" fromId="101" toId="9">
</dataflow>
<dataflow id="103" from="StgValue_96" to="specinterface_ln0" fromId="96" toId="9">
</dataflow>
<dataflow id="104" from="empty_0" to="specinterface_ln0" fromId="99" toId="9">
</dataflow>
<dataflow id="105" from="empty_0" to="specinterface_ln0" fromId="99" toId="9">
</dataflow>
<dataflow id="106" from="empty_0" to="specinterface_ln0" fromId="99" toId="9">
</dataflow>
<dataflow id="107" from="StgValue_96" to="specinterface_ln0" fromId="96" toId="9">
</dataflow>
<dataflow id="108" from="StgValue_96" to="specinterface_ln0" fromId="96" toId="9">
</dataflow>
<dataflow id="109" from="StgValue_96" to="specinterface_ln0" fromId="96" toId="9">
</dataflow>
<dataflow id="110" from="StgValue_96" to="specinterface_ln0" fromId="96" toId="9">
</dataflow>
<dataflow id="111" from="empty_0" to="specinterface_ln0" fromId="99" toId="9">
</dataflow>
<dataflow id="112" from="empty_0" to="specinterface_ln0" fromId="99" toId="9">
</dataflow>
<dataflow id="113" from="StgValue_101" to="specinterface_ln0" fromId="101" toId="9">
</dataflow>
<dataflow id="114" from="StgValue_96" to="specinterface_ln0" fromId="96" toId="9">
</dataflow>
<dataflow id="115" from="StgValue_96" to="specinterface_ln0" fromId="96" toId="9">
</dataflow>
<dataflow id="117" from="StgValue_116" to="store_ln0" fromId="116" toId="10">
</dataflow>
<dataflow id="118" from="c4" to="store_ln0" fromId="8" toId="10">
</dataflow>
<dataflow id="119" from="StgValue_116" to="store_ln0" fromId="116" toId="11">
</dataflow>
<dataflow id="120" from="r3" to="store_ln0" fromId="7" toId="11">
</dataflow>
<dataflow id="122" from="StgValue_121" to="store_ln0" fromId="121" toId="12">
</dataflow>
<dataflow id="123" from="indvar_flatten2" to="store_ln0" fromId="6" toId="12">
</dataflow>
<dataflow id="125" from="StgValue_124" to="icmp_ln965" fromId="124" toId="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="126" from="br_ln0" to="icmp_ln965" fromId="13" toId="14">
</dataflow>
<dataflow id="127" from="icmp_ln96" to="icmp_ln965" fromId="26" toId="14">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="128" from="br_ln94" to="icmp_ln965" fromId="31" toId="14">
<BackEdge/>
</dataflow>
<dataflow id="129" from="indvar_flatten2" to="indvar_flatten2_load" fromId="6" toId="15">
</dataflow>
<dataflow id="130" from="r3" to="r3_load" fromId="7" toId="16">
</dataflow>
<dataflow id="131" from="c4" to="c4_load" fromId="8" toId="17">
</dataflow>
<dataflow id="132" from="r3_load" to="add_ln94" fromId="16" toId="18">
</dataflow>
<dataflow id="134" from="StgValue_133" to="add_ln94" fromId="133" toId="18">
</dataflow>
<dataflow id="135" from="icmp_ln965" to="select_ln91" fromId="14" toId="19">
</dataflow>
<dataflow id="136" from="StgValue_116" to="select_ln91" fromId="116" toId="19">
</dataflow>
<dataflow id="137" from="c4_load" to="select_ln91" fromId="17" toId="19">
</dataflow>
<dataflow id="138" from="icmp_ln965" to="r" fromId="14" toId="20">
</dataflow>
<dataflow id="139" from="add_ln94" to="r" fromId="18" toId="20">
</dataflow>
<dataflow id="140" from="r3_load" to="r" fromId="16" toId="20">
</dataflow>
<dataflow id="141" from="r" to="empty" fromId="20" toId="21">
</dataflow>
<dataflow id="142" from="select_ln91" to="trunc_ln96" fromId="19" toId="22">
</dataflow>
<dataflow id="143" from="indvar_flatten2_load" to="add_ln94_1" fromId="15" toId="23">
</dataflow>
<dataflow id="145" from="StgValue_144" to="add_ln94_1" fromId="144" toId="23">
</dataflow>
<dataflow id="146" from="trunc_ln96" to="switch_ln99" fromId="22" toId="24">
</dataflow>
<dataflow id="148" from="StgValue_147" to="switch_ln99" fromId="147" toId="24">
</dataflow>
<dataflow id="150" from="StgValue_149" to="switch_ln99" fromId="149" toId="24">
</dataflow>
<dataflow id="152" from="StgValue_151" to="switch_ln99" fromId="151" toId="24">
</dataflow>
<dataflow id="154" from="StgValue_153" to="switch_ln99" fromId="153" toId="24">
</dataflow>
<dataflow id="156" from="StgValue_155" to="switch_ln99" fromId="155" toId="24">
</dataflow>
<dataflow id="158" from="StgValue_157" to="switch_ln99" fromId="157" toId="24">
</dataflow>
<dataflow id="160" from="StgValue_159" to="switch_ln99" fromId="159" toId="24">
</dataflow>
<dataflow id="161" from="select_ln91" to="c" fromId="19" toId="25">
</dataflow>
<dataflow id="162" from="StgValue_133" to="c" fromId="133" toId="25">
</dataflow>
<dataflow id="163" from="c" to="icmp_ln96" fromId="25" toId="26">
</dataflow>
<dataflow id="165" from="StgValue_164" to="icmp_ln96" fromId="164" toId="26">
</dataflow>
<dataflow id="166" from="indvar_flatten2_load" to="icmp_ln94" fromId="15" toId="27">
</dataflow>
<dataflow id="168" from="StgValue_167" to="icmp_ln94" fromId="167" toId="27">
</dataflow>
<dataflow id="169" from="c" to="store_ln96" fromId="25" toId="28">
</dataflow>
<dataflow id="170" from="c4" to="store_ln96" fromId="8" toId="28">
</dataflow>
<dataflow id="171" from="r" to="store_ln94" fromId="20" toId="29">
</dataflow>
<dataflow id="172" from="r3" to="store_ln94" fromId="7" toId="29">
</dataflow>
<dataflow id="173" from="add_ln94_1" to="store_ln94" fromId="23" toId="30">
</dataflow>
<dataflow id="174" from="indvar_flatten2" to="store_ln94" fromId="6" toId="30">
</dataflow>
<dataflow id="175" from="icmp_ln94" to="br_ln94" fromId="27" toId="31">
</dataflow>
<dataflow id="177" from="_ssdm_op_BitConcatenate.i6.i3.i3" to="tmp_3" fromId="176" toId="32">
</dataflow>
<dataflow id="178" from="empty" to="tmp_3" fromId="21" toId="32">
</dataflow>
<dataflow id="179" from="StgValue_147" to="tmp_3" fromId="147" toId="32">
</dataflow>
<dataflow id="180" from="select_ln91" to="zext_ln96" fromId="19" toId="33">
</dataflow>
<dataflow id="181" from="tmp_3" to="add_ln99" fromId="32" toId="34">
</dataflow>
<dataflow id="182" from="zext_ln96" to="add_ln99" fromId="33" toId="34">
</dataflow>
<dataflow id="183" from="add_ln99" to="zext_ln99" fromId="34" toId="35">
</dataflow>
<dataflow id="184" from="input_r" to="input_r_addr" fromId="78" toId="36">
</dataflow>
<dataflow id="186" from="StgValue_185" to="input_r_addr" fromId="185" toId="36">
</dataflow>
<dataflow id="187" from="zext_ln99" to="input_r_addr" fromId="35" toId="36">
</dataflow>
<dataflow id="188" from="input_r_addr" to="input_r_load" fromId="36" toId="37">
</dataflow>
<dataflow id="190" from="_ssdm_op_SpecLoopName" to="specloopname_ln0" fromId="189" toId="38">
</dataflow>
<dataflow id="192" from="RD_Loop_Row_RD_Loop_Col_str" to="specloopname_ln0" fromId="191" toId="38">
</dataflow>
<dataflow id="194" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln0" fromId="193" toId="39">
</dataflow>
<dataflow id="196" from="StgValue_195" to="speclooptripcount_ln0" fromId="195" toId="39">
</dataflow>
<dataflow id="197" from="StgValue_195" to="speclooptripcount_ln0" fromId="195" toId="39">
</dataflow>
<dataflow id="198" from="StgValue_195" to="speclooptripcount_ln0" fromId="195" toId="39">
</dataflow>
<dataflow id="199" from="r" to="zext_ln94" fromId="20" toId="40">
</dataflow>
<dataflow id="200" from="buf_0" to="buf_0_addr" fromId="79" toId="41">
</dataflow>
<dataflow id="201" from="StgValue_185" to="buf_0_addr" fromId="185" toId="41">
</dataflow>
<dataflow id="202" from="zext_ln94" to="buf_0_addr" fromId="40" toId="41">
</dataflow>
<dataflow id="203" from="buf_1" to="buf_1_addr" fromId="80" toId="42">
</dataflow>
<dataflow id="204" from="StgValue_185" to="buf_1_addr" fromId="185" toId="42">
</dataflow>
<dataflow id="205" from="zext_ln94" to="buf_1_addr" fromId="40" toId="42">
</dataflow>
<dataflow id="206" from="buf_2" to="buf_2_addr" fromId="81" toId="43">
</dataflow>
<dataflow id="207" from="StgValue_185" to="buf_2_addr" fromId="185" toId="43">
</dataflow>
<dataflow id="208" from="zext_ln94" to="buf_2_addr" fromId="40" toId="43">
</dataflow>
<dataflow id="209" from="buf_3" to="buf_3_addr" fromId="82" toId="44">
</dataflow>
<dataflow id="210" from="StgValue_185" to="buf_3_addr" fromId="185" toId="44">
</dataflow>
<dataflow id="211" from="zext_ln94" to="buf_3_addr" fromId="40" toId="44">
</dataflow>
<dataflow id="212" from="buf_4" to="buf_4_addr" fromId="83" toId="45">
</dataflow>
<dataflow id="213" from="StgValue_185" to="buf_4_addr" fromId="185" toId="45">
</dataflow>
<dataflow id="214" from="zext_ln94" to="buf_4_addr" fromId="40" toId="45">
</dataflow>
<dataflow id="215" from="buf_5" to="buf_5_addr" fromId="84" toId="46">
</dataflow>
<dataflow id="216" from="StgValue_185" to="buf_5_addr" fromId="185" toId="46">
</dataflow>
<dataflow id="217" from="zext_ln94" to="buf_5_addr" fromId="40" toId="46">
</dataflow>
<dataflow id="218" from="buf_6" to="buf_6_addr" fromId="85" toId="47">
</dataflow>
<dataflow id="219" from="StgValue_185" to="buf_6_addr" fromId="185" toId="47">
</dataflow>
<dataflow id="220" from="zext_ln94" to="buf_6_addr" fromId="40" toId="47">
</dataflow>
<dataflow id="221" from="buf_7" to="buf_7_addr" fromId="86" toId="48">
</dataflow>
<dataflow id="222" from="StgValue_185" to="buf_7_addr" fromId="185" toId="48">
</dataflow>
<dataflow id="223" from="zext_ln94" to="buf_7_addr" fromId="40" toId="48">
</dataflow>
<dataflow id="225" from="_ssdm_op_SpecPipeline" to="specpipeline_ln97" fromId="224" toId="49">
</dataflow>
<dataflow id="226" from="StgValue_101" to="specpipeline_ln97" fromId="101" toId="49">
</dataflow>
<dataflow id="227" from="StgValue_96" to="specpipeline_ln97" fromId="96" toId="49">
</dataflow>
<dataflow id="228" from="StgValue_96" to="specpipeline_ln97" fromId="96" toId="49">
</dataflow>
<dataflow id="229" from="StgValue_96" to="specpipeline_ln97" fromId="96" toId="49">
</dataflow>
<dataflow id="230" from="empty_0" to="specpipeline_ln97" fromId="99" toId="49">
</dataflow>
<dataflow id="231" from="input_r_addr" to="input_r_load" fromId="36" toId="50">
</dataflow>
<dataflow id="232" from="input_r_load" to="store_ln99" fromId="50" toId="51">
</dataflow>
<dataflow id="233" from="buf_6_addr" to="store_ln99" fromId="47" toId="51">
</dataflow>
<dataflow id="234" from="input_r_load" to="store_ln99" fromId="50" toId="53">
</dataflow>
<dataflow id="235" from="buf_5_addr" to="store_ln99" fromId="46" toId="53">
</dataflow>
<dataflow id="236" from="input_r_load" to="store_ln99" fromId="50" toId="55">
</dataflow>
<dataflow id="237" from="buf_4_addr" to="store_ln99" fromId="45" toId="55">
</dataflow>
<dataflow id="238" from="input_r_load" to="store_ln99" fromId="50" toId="57">
</dataflow>
<dataflow id="239" from="buf_3_addr" to="store_ln99" fromId="44" toId="57">
</dataflow>
<dataflow id="240" from="input_r_load" to="store_ln99" fromId="50" toId="59">
</dataflow>
<dataflow id="241" from="buf_2_addr" to="store_ln99" fromId="43" toId="59">
</dataflow>
<dataflow id="242" from="input_r_load" to="store_ln99" fromId="50" toId="61">
</dataflow>
<dataflow id="243" from="buf_1_addr" to="store_ln99" fromId="42" toId="61">
</dataflow>
<dataflow id="244" from="input_r_load" to="store_ln99" fromId="50" toId="63">
</dataflow>
<dataflow id="245" from="buf_0_addr" to="store_ln99" fromId="41" toId="63">
</dataflow>
<dataflow id="246" from="input_r_load" to="store_ln99" fromId="50" toId="65">
</dataflow>
<dataflow id="247" from="buf_7_addr" to="store_ln99" fromId="48" toId="65">
</dataflow>
<dataflow id="248" from="trunc_ln96" to="StgValue_4" fromId="22" toId="4">
</dataflow>
<dataflow id="249" from="icmp_ln94" to="StgValue_4" fromId="27" toId="4">
</dataflow>
<dataflow id="250" from="icmp_ln94" to="StgValue_2" fromId="27" toId="2">
</dataflow>
<dataflow id="251" from="icmp_ln94" to="StgValue_3" fromId="27" toId="3">
</dataflow>
</dataflows>


</stg>
