<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.6"/>
<title>Spresense NuttX SDK: nuttx/arch/arm/src/samv7/chip/sam_afec.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">Spresense NuttX SDK
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.6 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>File&#160;Members</span></a></li>
    </ul>
  </div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Classes</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Namespaces</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&#160;</span>Macros</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(10)"><span class="SelectionMark">&#160;</span>Groups</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(11)"><span class="SelectionMark">&#160;</span>Pages</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_a087eb8c8217e7f024fc12aaad1b9d3e.html">nuttx</a></li><li class="navelem"><a class="el" href="dir_88610be0a0df6a45851e0b0324278b6c.html">arch</a></li><li class="navelem"><a class="el" href="dir_866c7ad0dc41518818f929c02064d5fe.html">arm</a></li><li class="navelem"><a class="el" href="dir_8471443f31d14d96bbf22349bee182fe.html">src</a></li><li class="navelem"><a class="el" href="dir_ae8aa93de34df8a2b24b403cfc5564c0.html">samv7</a></li><li class="navelem"><a class="el" href="dir_376aa7fd64909a9e291ecf4a80f1f2e9.html">chip</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">sam_afec.h</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/****************************************************************************************</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * arch/arm/src/samv7/chip/sam_afec.h</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * Analog-Front-End Controller (AFEC) definitions for the SAMV71</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> *   Copyright (C) 2016 Gregory Nutt. All rights reserved.</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> *   Author: Gregory Nutt &lt;gnutt@nuttx.org&gt;</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * Redistribution and use in source and binary forms, with or without</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * modification, are permitted provided that the following conditions</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * are met:</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * 1. Redistributions of source code must retain the above copyright</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> *    notice, this list of conditions and the following disclaimer.</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> * 2. Redistributions in binary form must reproduce the above copyright</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> *    notice, this list of conditions and the following disclaimer in</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> *    the documentation and/or other materials provided with the</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> *    distribution.</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> * 3. Neither the name NuttX nor the names of its contributors may be</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> *    used to endorse or promote products derived from this software</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> *    without specific prior written permission.</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS</span></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE</span></div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,</span></div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,</span></div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> * BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS</span></div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> * OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED</span></div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> * AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT</span></div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment"> * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN</span></div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment"> * ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE</span></div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment"> * POSSIBILITY OF SUCH DAMAGE.</span></div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment"> ****************************************************************************************/</span></div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;</div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="preprocessor">#ifndef __ARCH_ARM_SRC_SAMV7_CHIP_SAM_AFEC_H</span></div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define __ARCH_ARM_SRC_SAMV7_CHIP_SAM_AFEC_H</span></div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment">/****************************************************************************************</span></div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment"> * Included Files</span></div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment"> ****************************************************************************************/</span></div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;</div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">#include &lt;nuttx/config.h&gt;</span></div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="preprocessor">#include &lt;arch/samv7/chip.h&gt;</span></div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;</div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="preprocessor">#include &quot;chip/sam_memorymap.h&quot;</span></div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;</div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="comment">/****************************************************************************************</span></div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="comment"> * Pre-processor Definitions</span></div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="comment"> ****************************************************************************************/</span></div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="comment">/* General definitions ******************************************************************/</span></div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;</div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="preprocessor">#define SAM_ADC_NCHANNELS            12     </span><span class="comment">/* 12 ADC Channels */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="comment">/* AFEC register offsets ****************************************************************/</span></div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;</div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="preprocessor">#define SAM_AFEC_CR_OFFSET           0x0000 </span><span class="comment">/* Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_AFEC_MR_OFFSET           0x0004 </span><span class="comment">/* Mode Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_AFEC_EMR_OFFSET          0x0008 </span><span class="comment">/* Extended Mode Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_AFEC_SEQ1R_OFFSET        0x000c </span><span class="comment">/* Channel Sequence 1 Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_AFEC_SEQ2R_OFFSET        0x0010 </span><span class="comment">/* Channel Sequence 2 Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_AFEC_CHER_OFFSET         0x0014 </span><span class="comment">/* Channel Enable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_AFEC_CHDR_OFFSET         0x0018 </span><span class="comment">/* Channel Disable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_AFEC_CHSR_OFFSET         0x001c </span><span class="comment">/* Channel Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_AFEC_LCDR_OFFSET         0x0020 </span><span class="comment">/* Last Converted Data Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_AFEC_IER_OFFSET          0x0024 </span><span class="comment">/* Interrupt Enable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_AFEC_IDR_OFFSET          0x0028 </span><span class="comment">/* Interrupt Disable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_AFEC_IMR_OFFSET          0x002c </span><span class="comment">/* Interrupt Mask Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_AFEC_ISR_OFFSET          0x0030 </span><span class="comment">/* Interrupt Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="preprocessor"></span>                                            <span class="comment">/* 0x0034-0x0040 Reserved */</span></div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;                                            <span class="comment">/* 0x0044-0x0048 Reserved */</span></div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="preprocessor">#define SAM_AFEC_OVER_OFFSET         0x004c </span><span class="comment">/* Overrun Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_AFEC_CWR_OFFSET          0x0050 </span><span class="comment">/* Compare Window Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_AFEC_CGR_OFFSET          0x0054 </span><span class="comment">/* Channel Gain Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_AFEC_CDOR_OFFSET         0x005c </span><span class="comment">/* Channel Calibration DC Offset Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_AFEC_DIFFR_OFFSET        0x0060 </span><span class="comment">/* Channel Differential Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_AFEC_CSELR_OFFSET        0x0064 </span><span class="comment">/* Channel Register Selection */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_AFEC_CDR_OFFSET          0x0068 </span><span class="comment">/* Channel Data Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_AFEC_COCR_OFFSET         0x006c </span><span class="comment">/* Channel Offset Compensation Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_AFEC_TEMPMR_OFFSET       0x0070 </span><span class="comment">/* Temperature Sensor Mode Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_AFEC_TEMPCWR_OFFSET      0x0074 </span><span class="comment">/* Temperature Compare Window Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="preprocessor"></span>                                            <span class="comment">/* 0x0078-0x0090 Reserved */</span></div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="preprocessor">#define SAM_AFEC_ACR_OFFSET          0x0094 </span><span class="comment">/* Analog Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="preprocessor"></span>                                            <span class="comment">/* 0x0098-0x009c Reserved */</span></div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="preprocessor">#define SAM_AFEC_SHMR_OFFSET         0x00a0 </span><span class="comment">/* Sample &amp; Hold Mode Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="preprocessor"></span>                                            <span class="comment">/* 0x00a4-0x00ac Reserved */</span></div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="preprocessor">#define SAM_AFEC_COSR_OFFSET         0x00d0 </span><span class="comment">/* Correction Select Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_AFEC_CVR_OFFSET          0x00d4 </span><span class="comment">/* Correction Values Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_AFEC_CECR_OFFSET         0x00d8 </span><span class="comment">/* Channel Error Correction Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="preprocessor"></span>                                            <span class="comment">/* 0x00dc-0x00e0 Reserved */</span></div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="preprocessor">#define SAM_AFEC_WPMR_OFFSET         0x00e4 </span><span class="comment">/* Write Protect Mode Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_AFEC_WPSR_OFFSET         0x00e8 </span><span class="comment">/* Write Protect Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="preprocessor"></span>                                            <span class="comment">/* 0x00ec-0x00f8 Reserved */</span></div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;                                            <span class="comment">/* 0x0fc Reserved */</span></div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;</div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="comment">/* AFEC register addresses **************************************************************/</span></div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;</div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="preprocessor">#define SAM_AFEC0_CR                 (SAM_AFEC0_BASE+SAM_AFEC_CR_OFFSET)</span></div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_AFEC0_MR                 (SAM_AFEC0_BASE+SAM_AFEC_MR_OFFSET)</span></div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_AFEC0_EMR                (SAM_AFEC0_BASE+SAM_AFEC_EMR_OFFSET)</span></div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_AFEC0_SEQ1R              (SAM_AFEC0_BASE+SAM_AFEC_SEQ1R_OFFSET)</span></div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_AFEC0_SEQ2R              (SAM_AFEC0_BASE+SAM_AFEC_SEQ2R_OFFSET)</span></div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_AFEC0_CHER               (SAM_AFEC0_BASE+SAM_AFEC_CHER_OFFSET)</span></div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_AFEC0_CHDR               (SAM_AFEC0_BASE+SAM_AFEC_CHDR_OFFSET)</span></div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_AFEC0_CHSR               (SAM_AFEC0_BASE+SAM_AFEC_CHSR_OFFSET)</span></div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_AFEC0_LCDR               (SAM_AFEC0_BASE+SAM_AFEC_LCDR_OFFSET)</span></div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_AFEC0_IER                (SAM_AFEC0_BASE+SAM_AFEC_IER_OFFSET)</span></div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_AFEC0_IDR                (SAM_AFEC0_BASE+SAM_AFEC_IDR_OFFSET)</span></div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_AFEC0_IMR                (SAM_AFEC0_BASE+SAM_AFEC_IMR_OFFSET)</span></div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_AFEC0_ISR                (SAM_AFEC0_BASE+SAM_AFEC_ISR_OFFSET)</span></div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_AFEC0_OVER               (SAM_AFEC0_BASE+SAM_AFEC_OVER_OFFSET)</span></div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_AFEC0_CWR                (SAM_AFEC0_BASE+SAM_AFEC_CWR_OFFSET)</span></div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_AFEC0_CGR                (SAM_AFEC0_BASE+SAM_AFEC_CGR_OFFSET)</span></div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_AFEC0_CDOR               (SAM_AFEC0_BASE+SAM_AFEC_CDOR_OFFSET)</span></div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_AFEC0_DIFFR              (SAM_AFEC0_BASE+SAM_AFEC_DIFFR_OFFSET)</span></div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_AFEC0_CSELR              (SAM_AFEC0_BASE+SAM_AFEC_CSELR_OFFSET)</span></div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_AFEC0_CDR                (SAM_AFEC0_BASE+SAM_AFEC_CDR_OFFSET)</span></div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_AFEC0_COCR               (SAM_AFEC0_BASE+SAM_AFEC_COCR_OFFSET)</span></div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_AFEC0_TEMPMR             (SAM_AFEC0_BASE+SAM_AFEC_TEMPMR_OFFSET)</span></div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_AFEC0_TEMPCWR            (SAM_AFEC0_BASE+SAM_AFEC_TEMPCWR_OFFSET)</span></div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_AFEC0_ACR                (SAM_AFEC0_BASE+SAM_AFEC_ACR_OFFSET)</span></div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_AFEC0_SHMR               (SAM_AFEC0_BASE+SAM_AFEC_SHMR_OFFSET)</span></div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_AFEC0_COSR               (SAM_AFEC0_BASE+SAM_AFEC_COSR_OFFSET)</span></div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_AFEC0_CVR                (SAM_AFEC0_BASE+SAM_AFEC_CVR_OFFSET)</span></div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_AFEC0_CECR               (SAM_AFEC0_BASE+SAM_AFEC_CECR_OFFSET)</span></div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_AFEC0_WPMR               (SAM_AFEC0_BASE+SAM_AFEC_WPMR_OFFSET)</span></div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_AFEC0_WPSR               (SAM_AFEC0_BASE+SAM_AFEC_WPSR_OFFSET)</span></div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="preprocessor">#define SAM_AFEC1_CR                 (SAM_AFEC1_BASE+SAM_AFEC_CR_OFFSET)</span></div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_AFEC1_MR                 (SAM_AFEC1_BASE+SAM_AFEC_MR_OFFSET)</span></div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_AFEC1_EMR                (SAM_AFEC1_BASE+SAM_AFEC_EMR_OFFSET)</span></div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_AFEC1_SEQ1R              (SAM_AFEC1_BASE+SAM_AFEC_SEQ1R_OFFSET)</span></div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_AFEC1_SEQ2R              (SAM_AFEC1_BASE+SAM_AFEC_SEQ2R_OFFSET)</span></div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_AFEC1_CHER               (SAM_AFEC1_BASE+SAM_AFEC_CHER_OFFSET)</span></div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_AFEC1_CHDR               (SAM_AFEC1_BASE+SAM_AFEC_CHDR_OFFSET)</span></div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_AFEC1_CHSR               (SAM_AFEC1_BASE+SAM_AFEC_CHSR_OFFSET)</span></div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_AFEC1_LCDR               (SAM_AFEC1_BASE+SAM_AFEC_LCDR_OFFSET)</span></div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_AFEC1_IER                (SAM_AFEC1_BASE+SAM_AFEC_IER_OFFSET)</span></div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_AFEC1_IDR                (SAM_AFEC1_BASE+SAM_AFEC_IDR_OFFSET)</span></div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_AFEC1_IMR                (SAM_AFEC1_BASE+SAM_AFEC_IMR_OFFSET)</span></div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_AFEC1_ISR                (SAM_AFEC1_BASE+SAM_AFEC_ISR_OFFSET)</span></div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_AFEC1_OVER               (SAM_AFEC1_BASE+SAM_AFEC_OVER_OFFSET)</span></div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_AFEC1_CWR                (SAM_AFEC1_BASE+SAM_AFEC_CWR_OFFSET)</span></div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_AFEC1_CGR                (SAM_AFEC1_BASE+SAM_AFEC_CGR_OFFSET)</span></div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_AFEC1_CDOR               (SAM_AFEC1_BASE+SAM_AFEC_CDOR_OFFSET)</span></div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_AFEC1_DIFFR              (SAM_AFEC1_BASE+SAM_AFEC_DIFFR_OFFSET)</span></div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_AFEC1_CSELR              (SAM_AFEC1_BASE+SAM_AFEC_CSELR_OFFSET)</span></div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_AFEC1_CDR                (SAM_AFEC1_BASE+SAM_AFEC_CDR_OFFSET)</span></div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_AFEC1_COCR               (SAM_AFEC1_BASE+SAM_AFEC_COCR_OFFSET)</span></div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_AFEC1_TEMPMR             (SAM_AFEC1_BASE+SAM_AFEC_TEMPMR_OFFSET)</span></div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_AFEC1_TEMPCWR            (SAM_AFEC1_BASE+SAM_AFEC_TEMPCWR_OFFSET)</span></div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_AFEC1_ACR                (SAM_AFEC1_BASE+SAM_AFEC_ACR_OFFSET)</span></div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_AFEC1_SHMR               (SAM_AFEC1_BASE+SAM_AFEC_SHMR_OFFSET)</span></div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_AFEC1_COSR               (SAM_AFEC1_BASE+SAM_AFEC_COSR_OFFSET)</span></div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_AFEC1_CVR                (SAM_AFEC1_BASE+SAM_AFEC_CVR_OFFSET)</span></div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_AFEC1_CECR               (SAM_AFEC1_BASE+SAM_AFEC_CECR_OFFSET)</span></div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_AFEC1_WPMR               (SAM_AFEC1_BASE+SAM_AFEC_WPMR_OFFSET)</span></div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_AFEC1_WPSR               (SAM_AFEC1_BASE+SAM_AFEC_WPSR_OFFSET)</span></div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="comment">/* AFEC register bit definitions *******************************************************/</span></div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;</div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="comment">/* Control Register */</span></div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;</div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="preprocessor">#define AFEC_CR_SWRST                (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0:  Software Reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFEC_CR_START                (1 &lt;&lt; 1)  </span><span class="comment">/* Bit 1:  Start Conversion */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="comment">/* Mode Register */</span></div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;</div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="preprocessor">#define AFEC_MR_TRGEN                (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0: Trigger Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFEC_MR_TRGSEL_SHIFT         (1)       </span><span class="comment">/* Bits 1-3: Trigger Selection */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFEC_MR_TRGSEL_MASK          (7 &lt;&lt; AFEC_MR_TRGSEL_SHIFT)</span></div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define AFEC_MR_TRGSEL_ADTRG       (0 &lt;&lt; AFEC_MR_TRGSEL_SHIFT) </span><span class="comment">/* ADTRG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define AFEC_MR_TRGSEL_TIOA0       (1 &lt;&lt; AFEC_MR_TRGSEL_SHIFT) </span><span class="comment">/* TIOA0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define AFEC_MR_TRGSEL_TIOA1       (2 &lt;&lt; AFEC_MR_TRGSEL_SHIFT) </span><span class="comment">/* TIOA1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define AFEC_MR_TRGSEL_TIOA2       (3 &lt;&lt; AFEC_MR_TRGSEL_SHIFT) </span><span class="comment">/* TIOA2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define AFEC_MR_TRGSEL_PWM0        (4 &lt;&lt; AFEC_MR_TRGSEL_SHIFT) </span><span class="comment">/* PWM Event Line 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define AFEC_MR_TRGSEL_PWM1        (5 &lt;&lt; AFEC_MR_TRGSEL_SHIFT) </span><span class="comment">/* PWM Event Line 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define AFEC_MR_TRGSEL_ACMP        (6 &lt;&lt; AFEC_MR_TRGSEL_SHIFT) </span><span class="comment">/* Analog comparator */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFEC_MR_SLEEP                (1 &lt;&lt; 5)  </span><span class="comment">/* Bit 5:  Sleep Mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFEC_MR_FWUP                 (1 &lt;&lt; 6)  </span><span class="comment">/* Bit 6:  Fast Wake Up */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFEC_MR_FREERUN              (1 &lt;&lt; 7)  </span><span class="comment">/* Bit 7:  Free Run Mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFEC_MR_PRESCAL_SHIFT        (8)       </span><span class="comment">/* Bits 8-15: Prescaler Rate Selection */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFEC_MR_PRESCAL_MASK         (0xff &lt;&lt; AFEC_MR_PRESCAL_SHIFT)</span></div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define AFEC_MR_PRESCAL(n)         ((uint32_t)(n) &lt;&lt; AFEC_MR_PRESCAL_SHIFT)</span></div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFEC_MR_STARTUP_SHIFT        (16)      </span><span class="comment">/* Bits 16-19: Start Up Time */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFEC_MR_STARTUP_MASK         (15 &lt;&lt; AFEC_MR_STARTUP_SHIFT)</span></div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define AFEC_MR_STARTUP_0          (0 &lt;&lt; AFEC_MR_STARTUP_SHIFT)  </span><span class="comment">/* 0 periods of ADCClock */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define AFEC_MR_STARTUP_8          (1 &lt;&lt; AFEC_MR_STARTUP_SHIFT)  </span><span class="comment">/* 8 periods of ADCClock */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define AFEC_MR_STARTUP_16         (2 &lt;&lt; AFEC_MR_STARTUP_SHIFT)  </span><span class="comment">/* 16 periods of ADCClock */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define AFEC_MR_STARTUP_24         (3 &lt;&lt; AFEC_MR_STARTUP_SHIFT)  </span><span class="comment">/* 24 periods of ADCClock */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define AFEC_MR_STARTUP_64         (4 &lt;&lt; AFEC_MR_STARTUP_SHIFT)  </span><span class="comment">/* 64 periods of ADCClock */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define AFEC_MR_STARTUP_80         (5 &lt;&lt; AFEC_MR_STARTUP_SHIFT)  </span><span class="comment">/* 80 periods of ADCClock */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define AFEC_MR_STARTUP_96         (6 &lt;&lt; AFEC_MR_STARTUP_SHIFT)  </span><span class="comment">/* 96 periods of ADCClock */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define AFEC_MR_STARTUP_112        (7 &lt;&lt; AFEC_MR_STARTUP_SHIFT)  </span><span class="comment">/* 112 periods of ADCClock */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define AFEC_MR_STARTUP_512        (8 &lt;&lt; AFEC_MR_STARTUP_SHIFT)  </span><span class="comment">/* 512 periods of ADCClock */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define AFEC_MR_STARTUP_576        (9 &lt;&lt; AFEC_MR_STARTUP_SHIFT)  </span><span class="comment">/* 576 periods of ADCClock */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define AFEC_MR_STARTUP_640        (10 &lt;&lt; AFEC_MR_STARTUP_SHIFT) </span><span class="comment">/* 640 periods of ADCClock */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define AFEC_MR_STARTUP_704        (11 &lt;&lt; AFEC_MR_STARTUP_SHIFT) </span><span class="comment">/* 704 periods of ADCClock */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define AFEC_MR_STARTUP_768        (12 &lt;&lt; AFEC_MR_STARTUP_SHIFT) </span><span class="comment">/* 768 periods of ADCClock */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define AFEC_MR_STARTUP_832        (13 &lt;&lt; AFEC_MR_STARTUP_SHIFT) </span><span class="comment">/* 832 periods of ADCClock */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define AFEC_MR_STARTUP_896        (14 &lt;&lt; AFEC_MR_STARTUP_SHIFT) </span><span class="comment">/* 896 periods of ADCClock */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define AFEC_MR_STARTUP_960        (15 &lt;&lt; AFEC_MR_STARTUP_SHIFT) </span><span class="comment">/* 960 periods of ADCClock */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFEC_MR_SETTLING_SHIFT       (20)      </span><span class="comment">/* Bits 20-21: Analog Settling Time */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFEC_MR_SETTLING_MASK        (15 &lt;&lt; AFEC_MR_SETTLING_SHIFT)</span></div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define AFEC_MR_SETTLING_3         (0 &lt;&lt; AFEC_MR_SETTLING_SHIFT) </span><span class="comment">/* 3 periods of ADCClock */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define AFEC_MR_SETTLING_5         (1 &lt;&lt; AFEC_MR_SETTLING_SHIFT) </span><span class="comment">/* 5 periods of ADCClock */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define AFEC_MR_SETTLING_9         (2 &lt;&lt; AFEC_MR_SETTLING_SHIFT) </span><span class="comment">/* 9 periods of ADCClock */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define AFEC_MR_SETTLING_17        (3 &lt;&lt; AFEC_MR_SETTLING_SHIFT) </span><span class="comment">/* 17 periods of ADCClock */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFEC_MR_ONE                  (1 &lt;&lt; 23) </span><span class="comment">/* Bit 23: Must be one */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFEC_MR_TRACKTIM_SHIFT       (24)      </span><span class="comment">/* Bits 24-27: Tracking Time */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFEC_MR_TRACKTIM_MASK        (15 &lt;&lt; AFEC_MR_TRACKTIM_SHIFT)</span></div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define AFEC_MR_TRACKTIM(n)        ((uint32_t)(n) &lt;&lt; AFEC_MR_TRACKTIM_SHIFT)</span></div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFEC_MR_TRANSFER_SHIFT       (28)      </span><span class="comment">/* Bits 28-29: Transfer Period */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFEC_MR_TRANSFER_MASK        (3 &lt;&lt; AFEC_MR_TRANSFER_SHIFT)</span></div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define AFEC_MR_TRANSFER(n)        ((uint32_t)(n) &lt;&lt; AFEC_MR_TRANSFER_SHIFT)</span></div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFEC_MR_USEQ                 (1 &lt;&lt; 31) </span><span class="comment">/* Bit 31: Use Sequence Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="comment">/* Extended Mode Register */</span></div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;</div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="preprocessor">#define AFEC_EMR_CMPMODE_SHIFT       (0)      </span><span class="comment">/* Bit 0-1: Comparison Mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFEC_EMR_CMPMODE_MASK        (3 &lt;&lt; AFEC_EMR_CMPMODE_SHIFT)</span></div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define AFEC_EMR_CMPMODE_LOW       (0 &lt;&lt; AFEC_EMR_CMPMODE_SHIFT) </span><span class="comment">/* Event when lower than low window threshold */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define AFEC_EMR_CMPMODE_HIGH      (1 &lt;&lt; AFEC_EMR_CMPMODE_SHIFT) </span><span class="comment">/* Event when higher than high window threshold */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define AFEC_EMR_CMPMODE_IN        (2 &lt;&lt; AFEC_EMR_CMPMODE_SHIFT) </span><span class="comment">/* Event when in comparison window */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define AFEC_EMR_CMPMODE_OUT       (3 &lt;&lt; AFEC_EMR_CMPMODE_SHIFT) </span><span class="comment">/* Event when out of comparison window */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFEC_EMR_CMPSEL_SHIFT        (3)       </span><span class="comment">/* Bit 3-7: Comparison Selected Channel */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFEC_EMR_CMPSEL_MASK         (31 &lt;&lt; AFEC_EMR_CMPSEL_SHIFT)</span></div>
<div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define AFEC_EMR_CMPSEL(n)         ((uint32_t)(n) &lt;&lt; AFEC_EMR_CMPSEL_SHIFT)</span></div>
<div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFEC_EMR_CMPALL              (1 &lt;&lt; 9)  </span><span class="comment">/* Bit 9:  Compare All Channels */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFEC_EMR_CMPFILTER_SHIFT     (12)      </span><span class="comment">/* Bits 12-13: Compare Event Filtering */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFEC_EMR_CMPFILTER_MASK      (3 &lt;&lt; AFEC_EMR_CMPFILTER_SHIFT)</span></div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define AFEC_EMR_CMPFILTER(n)      ((uint32_t)(n) &lt;&lt; AFEC_EMR_CMPFILTER_SHIFT)</span></div>
<div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFEC_EMR_RES_SHIFT           (16)      </span><span class="comment">/* Bits 16-18: Resolution */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFEC_EMR_RES_MASK            (7 &lt;&lt; AFEC_EMR_RES_SHIFT)</span></div>
<div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define AFEC_EMR_RES_NOAVG         (0 &lt;&lt; AFEC_EMR_RES_SHIFT) </span><span class="comment">/* 12-bit resolution, AFEC sample rate is maximum (no averaging) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define AFEC_EMR_RES_OSR4          (2 &lt;&lt; AFEC_EMR_RES_SHIFT) </span><span class="comment">/* 13-bit resolution, AFEC sample rate divided by 4 (averaging) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define AFEC_EMR_RES_OSR16         (3 &lt;&lt; AFEC_EMR_RES_SHIFT) </span><span class="comment">/* 14-bit resolution, AFEC sample rate divided by 16 (averaging) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define AFEC_EMR_RES_OSR64         (4 &lt;&lt; AFEC_EMR_RES_SHIFT) </span><span class="comment">/* 15-bit resolution, AFEC sample rate divided by 64 (averaging) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define AFEC_EMR_RES_OSR256        (5 &lt;&lt; AFEC_EMR_RES_SHIFT) </span><span class="comment">/* 16-bit resolution, AFEC sample rate divided by 256 (averaging) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFEC_EMR_TAG                 (1 &lt;&lt; 24) </span><span class="comment">/* Bit 24: TAG of the AFEC_LDCR register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFEC_EMR_STM                 (1 &lt;&lt; 25) </span><span class="comment">/* Bit 25: Single Trigger Mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFEC_EMR_SIGNMODE_SHIFT      (28)      </span><span class="comment">/* Bits 28-29: Sign mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFEC_EMR_SIGNMODE_MASK       (3 &lt;&lt; AFEC_EMR_SIGNMODE_SHIFT)</span></div>
<div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define AFEC_EMR_SIGNMODE_SEUNSG   (0 &lt;&lt; AFEC_EMR_SIGNMODE_SHIFT) </span><span class="comment">/* Single ended channels unsigned */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define AFEC_EMR_SIGNMODE_DFSIGN   (0 &lt;&lt; AFEC_EMR_SIGNMODE_SHIFT) </span><span class="comment">/* Differential channels signed */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define AFEC_EMR_SIGNMODE_SESIGN   (1 &lt;&lt; AFEC_EMR_SIGNMODE_SHIFT) </span><span class="comment">/* Singed ended channels signed */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define AFEC_EMR_SIGNMODE_DFUNSG   (1 &lt;&lt; AFEC_EMR_SIGNMODE_SHIFT) </span><span class="comment">/* Differential channels unsiged */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define AFEC_EMR_SIGNMODE_UNSIGNED (2 &lt;&lt; AFEC_EMR_SIGNMODE_SHIFT) </span><span class="comment">/* All channels unsigned */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define AFEC_EMR_SIGNMODE_SIGNED   (2 &lt;&lt; AFEC_EMR_SIGNMODE_SHIFT) </span><span class="comment">/* All channels signed */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;<span class="comment">/* Channel Sequence 1 Register */</span></div>
<div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;</div>
<div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;<span class="preprocessor">#define AFEC_SEQ1R_USCH_SHIFT(n)     ((n) &lt;&lt; 2) </span><span class="comment">/* n=0..7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFEC_SEQ1R_USCH_MASK(n)      (15 &lt;&lt; AFEC_SEQ1R_USCH_SHIFT(n))</span></div>
<div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define AFEC_SEQ1R_USCH(n,v)       ((uint32_t)(v) &lt;&lt; AFEC_SEQ1R_USCH_SHIFT(n))</span></div>
<div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFEC_SEQ1R_USCH0_SHIFT       (0) </span><span class="comment">/* Bits 0-3: User sequence number 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFEC_SEQ1R_USCH0_MASK        (15 &lt;&lt; AFEC_SEQ1R_USCH0_SHIFT)</span></div>
<div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define AFEC_SEQ1R_USCH0(v)        ((uint32_t)(v) &lt;&lt; AFEC_SEQ1R_USCH0_SHIFT)</span></div>
<div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFEC_SEQ1R_USCH1_SHIFT       (4) </span><span class="comment">/* Bits 4-7: User sequence number 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFEC_SEQ1R_USCH1_MASK        (15 &lt;&lt; AFEC_SEQ1R_USCH1_SHIFT)</span></div>
<div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define AFEC_SEQ1R_USCH1(v)        ((uint32_t)(v) &lt;&lt; AFEC_SEQ1R_USCH1_SHIFT)</span></div>
<div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFEC_SEQ1R_USCH2_SHIFT       (8) </span><span class="comment">/* Bits 8-11: User sequence number 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFEC_SEQ1R_USCH2_MASK        (15 &lt;&lt; AFEC_SEQ1R_USCH2_SHIFT)</span></div>
<div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define AFEC_SEQ1R_USCH2(v)        ((uint32_t)(v) &lt;&lt; AFEC_SEQ1R_USCH2_SHIFT)</span></div>
<div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFEC_SEQ1R_USCH3_SHIFT       (12) </span><span class="comment">/* Bits 12-15: User sequence number 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFEC_SEQ1R_USCH3_MASK        (15 &lt;&lt; AFEC_SEQ1R_USCH3_SHIFT)</span></div>
<div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define AFEC_SEQ1R_USCH3(v)        ((uint32_t)(v) &lt;&lt; AFEC_SEQ1R_USCH3_SHIFT)</span></div>
<div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFEC_SEQ1R_USCH4_SHIFT       (16) </span><span class="comment">/* Bits 16-19: User sequence number 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFEC_SEQ1R_USCH4_MASK        (15 &lt;&lt; AFEC_SEQ1R_USCH4_SHIFT)</span></div>
<div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define AFEC_SEQ1R_USCH4(v)        ((uint32_t)(v) &lt;&lt; AFEC_SEQ1R_USCH4_SHIFT)</span></div>
<div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFEC_SEQ1R_USCH5_SHIFT       (20) </span><span class="comment">/* Bits 20-23: User sequence number 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFEC_SEQ1R_USCH5_MASK        (15 &lt;&lt; AFEC_SEQ1R_USCH5_SHIFT)</span></div>
<div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define AFEC_SEQ1R_USCH5(v)        ((uint32_t)(v) &lt;&lt; AFEC_SEQ1R_USCH5_SHIFT)</span></div>
<div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFEC_SEQ1R_USCH6_SHIFT       (24) </span><span class="comment">/* Bits 24-27: User sequence number 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFEC_SEQ1R_USCH6_MASK        (15 &lt;&lt; AFEC_SEQ1R_USCH6_SHIFT)</span></div>
<div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define AFEC_SEQ1R_USCH6(v)        ((uint32_t)(v) &lt;&lt; AFEC_SEQ1R_USCH6_SHIFT)</span></div>
<div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFEC_SEQ1R_USCH7_SHIFT       (28) </span><span class="comment">/* Bits 28-31: User sequence number 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFEC_SEQ1R_USCH7_MASK        (15 &lt;&lt; AFEC_SEQ1R_USCH7_SHIFT)</span></div>
<div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define AFEC_SEQ1R_USCH7(v)        ((uint32_t)(v) &lt;&lt; AFEC_SEQ1R_USCH7_SHIFT)</span></div>
<div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;<span class="comment">/* Channel Sequence 2 Register */</span></div>
<div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;</div>
<div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;<span class="preprocessor">#define AFEC_SEQ2R_USCH_SHIFT(n)     (((n)-8) &lt;&lt; 2) </span><span class="comment">/* n=8..15 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFEC_SEQ2R_USCH_MASK(n)      (15 &lt;&lt; AFEC_SEQ2R_USCH_SHIFT(n))</span></div>
<div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define AFEC_SEQ2R_USCH(n,v)       ((uint32_t)(v) &lt;&lt; AFEC_SEQ2R_USCH_SHIFT(n))</span></div>
<div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFEC_SEQ2R_USCH8_SHIFT       (0) </span><span class="comment">/* Bits 0-3: User sequence number 8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFEC_SEQ2R_USCH8_MASK        (15 &lt;&lt; AFEC_SEQ2R_USCH8_SHIFT)</span></div>
<div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define AFEC_SEQ2R_USCH8(v)        ((uint32_t)(v) &lt;&lt; AFEC_SEQ2R_USCH8_SHIFT)</span></div>
<div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFEC_SEQ2R_USCH9_SHIFT       (4) </span><span class="comment">/* Bits 4-7: User sequence number 9 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFEC_SEQ2R_USCH9_MASK        (15 &lt;&lt; AFEC_SEQ2R_USCH9_SHIFT)</span></div>
<div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define AFEC_SEQ2R_USCH9(v)        ((uint32_t)(v) &lt;&lt; AFEC_SEQ2R_USCH9_SHIFT)</span></div>
<div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFEC_SEQ2R_USCH10_SHIFT      (8) </span><span class="comment">/* Bits 8-11: User sequence number 10 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFEC_SEQ2R_USCH10_MASK       (15 &lt;&lt; AFEC_SEQ2R_USCH10_SHIFT)</span></div>
<div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define AFEC_SEQ2R_USCH10(v)       ((uint32_t)(v) &lt;&lt; AFEC_SEQ2R_USCH10_SHIFT)</span></div>
<div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFEC_SEQ2R_USCH11_SHIFT      (12) </span><span class="comment">/* Bits 12-15: User sequence number 11 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFEC_SEQ2R_USCH11_MASK       (15 &lt;&lt; AFEC_SEQ2R_USCH11_SHIFT)</span></div>
<div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define AFEC_SEQ2R_USCH11(v)       ((uint32_t)(v) &lt;&lt; AFEC_SEQ2R_USCH11_SHIFT)</span></div>
<div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFEC_SEQ2R_USCH12_SHIFT      (16) </span><span class="comment">/* Bits 16-19: User sequence number 12 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFEC_SEQ2R_USCH12_MASK       (15 &lt;&lt; AFEC_SEQ2R_USCH12_SHIFT)</span></div>
<div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define AFEC_SEQ2R_USCH12(v)       ((uint32_t)(v) &lt;&lt; AFEC_SEQ2R_USCH12_SHIFT)</span></div>
<div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFEC_SEQ2R_USCH13_SHIFT      (20) </span><span class="comment">/* Bits 20-23: User sequence number 13 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFEC_SEQ2R_USCH13_MASK       (15 &lt;&lt; AFEC_SEQ2R_USCH13_SHIFT)</span></div>
<div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define AFEC_SEQ2R_USCH13(v)       ((uint32_t)(v) &lt;&lt; AFEC_SEQ2R_USCH13_SHIFT)</span></div>
<div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFEC_SEQ2R_USCH14_SHIFT      (24) </span><span class="comment">/* Bits 24-27: User sequence number 14 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFEC_SEQ2R_USCH14_MASK       (15 &lt;&lt; AFEC_SEQ2R_USCH14_SHIFT)</span></div>
<div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define AFEC_SEQ2R_USCH14(v)       ((uint32_t)(v) &lt;&lt; AFEC_SEQ2R_USCH14_SHIFT)</span></div>
<div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFEC_SEQ2R_USCH15_SHIFT      (28) </span><span class="comment">/* Bits 28-31: User sequence number 15 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFEC_SEQ2R_USCH15_MASK       (15 &lt;&lt; AFEC_SEQ2R_USCH15_SHIFT)</span></div>
<div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define AFEC_SEQ2R_USCH15(v)       ((uint32_t)(v) &lt;&lt; AFEC_SEQ2R_USCH15_SHIFT)</span></div>
<div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;<span class="comment">/* Channel Enable, Channel Disable, and Channel Status Registers */</span></div>
<div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;</div>
<div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;<span class="preprocessor">#define AFEC_CH(n)                   (1 &lt;&lt; (n))</span></div>
<div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define AFEC_CH0                   (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0:  Channel 0 Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define AFEC_CH1                   (1 &lt;&lt; 1)  </span><span class="comment">/* Bit 1:  Channel 1 Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define AFEC_CH2                   (1 &lt;&lt; 2)  </span><span class="comment">/* Bit 2:  Channel 2 Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define AFEC_CH3                   (1 &lt;&lt; 3)  </span><span class="comment">/* Bit 3:  Channel 3 Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define AFEC_CH4                   (1 &lt;&lt; 4)  </span><span class="comment">/* Bit 4:  Channel 4 Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define AFEC_CH5                   (1 &lt;&lt; 5)  </span><span class="comment">/* Bit 5:  Channel 5 Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define AFEC_CH6                   (1 &lt;&lt; 6)  </span><span class="comment">/* Bit 6:  Channel 6 Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define AFEC_CH7                   (1 &lt;&lt; 7)  </span><span class="comment">/* Bit 7:  Channel 7 Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define AFEC_CH8                   (1 &lt;&lt; 8)  </span><span class="comment">/* Bit 8:  Channel 8 Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define AFEC_CH9                   (1 &lt;&lt; 9)  </span><span class="comment">/* Bit 9:  Channel 9 Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define AFEC_CH10                  (1 &lt;&lt; 10) </span><span class="comment">/* Bit 10: Channel 10 Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define AFEC_CH11                  (1 &lt;&lt; 11) </span><span class="comment">/* Bit 11: Channel 11 Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define AFEC_CHALL                 (0x00000fff)</span></div>
<div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;<span class="comment">/* Last Converted Data Register */</span></div>
<div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;</div>
<div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;<span class="preprocessor">#define AFEC_LCDR_LDATA_SHIFT        (0)       </span><span class="comment">/* Bits 0-15: Last Data Converted */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFEC_LCDR_LDATA_MASK         (0xffff &lt;&lt; AFEC_LCDR_LDATA_SHIFT)</span></div>
<div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFEC_LCDR_CHANB_SHIFT        (24)      </span><span class="comment">/* Bits 24-27: Channel number */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFEC_LCDR_CHANB_MASK         (15 &lt;&lt; AFEC_LCDR_CHANB_SHIFT)</span></div>
<div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;<span class="comment">/* Interrupt Enable, Interrupt Disable, Interrupt Mask, and Interrupt Status Registers */</span></div>
<div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;</div>
<div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;<span class="preprocessor">#define AFEC_INT_EOC(n)              (1 &lt;&lt; (n))</span></div>
<div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define AFEC_INT_EOC0              (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0:  End of Conversion 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define AFEC_INT_EOC1              (1 &lt;&lt; 1)  </span><span class="comment">/* Bit 1:  End of Conversion 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define AFEC_INT_EOC2              (1 &lt;&lt; 2)  </span><span class="comment">/* Bit 2:  End of Conversion 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define AFEC_INT_EOC3              (1 &lt;&lt; 3)  </span><span class="comment">/* Bit 3:  End of Conversion 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define AFEC_INT_EOC4              (1 &lt;&lt; 4)  </span><span class="comment">/* Bit 4:  End of Conversion 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define AFEC_INT_EOC5              (1 &lt;&lt; 5)  </span><span class="comment">/* Bit 5:  End of Conversion 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define AFEC_INT_EOC6              (1 &lt;&lt; 6)  </span><span class="comment">/* Bit 6:  End of Conversion 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define AFEC_INT_EOC7              (1 &lt;&lt; 7)  </span><span class="comment">/* Bit 7:  End of Conversion 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define AFEC_INT_EOC8              (1 &lt;&lt; 8)  </span><span class="comment">/* Bit 8:  End of Conversion 8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define AFEC_INT_EOC9              (1 &lt;&lt; 9)  </span><span class="comment">/* Bit 9:  End of Conversion 9 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define AFEC_INT_EOC10             (1 &lt;&lt; 10) </span><span class="comment">/* Bit 10: End of Conversion 10 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define AFEC_INT_EOC11             (1 &lt;&lt; 11) </span><span class="comment">/* Bit 11: End of Conversion 11 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define AFEC_INT_EOCALL            (0x00000fff)</span></div>
<div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;<span class="preprocessor">#define AFEC_INT_DRDY                (1 &lt;&lt; 24) </span><span class="comment">/* Bit 24: Data Ready Interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFEC_INT_GOVRE               (1 &lt;&lt; 25) </span><span class="comment">/* Bit 25: General Overrun Error */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFEC_INT_COMPE               (1 &lt;&lt; 26) </span><span class="comment">/* Bit 26: Comparison Event Interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFEC_INT_TEMPCHG             (1 &lt;&lt; 30) </span><span class="comment">/* Bit 30: Temperature Change Interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;<span class="preprocessor">#define AFEC_INT_ALL                 (0x47000fff)</span></div>
<div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;<span class="comment">/* Overrun Status Register */</span></div>
<div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;</div>
<div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;<span class="preprocessor">#define AFEC_OVER_OVRE(n)            (1 &lt;&lt; (n))</span></div>
<div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define AFEC_OVER_OVRE0            (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0:  Overrun Error 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define AFEC_OVER_OVRE1            (1 &lt;&lt; 1)  </span><span class="comment">/* Bit 1:  Overrun Error 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define AFEC_OVER_OVRE2            (1 &lt;&lt; 2)  </span><span class="comment">/* Bit 2:  Overrun Error 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define AFEC_OVER_OVRE3            (1 &lt;&lt; 3)  </span><span class="comment">/* Bit 3:  Overrun Error 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define AFEC_OVER_OVRE4            (1 &lt;&lt; 4)  </span><span class="comment">/* Bit 4:  Overrun Error 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define AFEC_OVER_OVRE5            (1 &lt;&lt; 5)  </span><span class="comment">/* Bit 5:  Overrun Error 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define AFEC_OVER_OVRE6            (1 &lt;&lt; 6)  </span><span class="comment">/* Bit 6:  Overrun Error 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define AFEC_OVER_OVRE7            (1 &lt;&lt; 7)  </span><span class="comment">/* Bit 7:  Overrun Error 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define AFEC_OVER_OVRE8            (1 &lt;&lt; 8)  </span><span class="comment">/* Bit 8:  Overrun Error 8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define AFEC_OVER_OVRE9            (1 &lt;&lt; 9)  </span><span class="comment">/* Bit 9:  Overrun Error 9 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define AFEC_OVER_OVRE10           (1 &lt;&lt; 10) </span><span class="comment">/* Bit 10: Overrun Error 10 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define AFEC_OVER_OVRE11           (1 &lt;&lt; 11) </span><span class="comment">/* Bit 11: Overrun Error 11 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;<span class="comment">/* Compare Window Register */</span></div>
<div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;</div>
<div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;<span class="preprocessor">#define AFEC_CWR_LOWTHRES_SHIFT      (0)       </span><span class="comment">/* Bits 0-11: Low Threshold */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFEC_CWR_LOWTHRES_MASK       (0xfff &lt;&lt; AFEC_CWR_LOWTHRES_SHIFT)</span></div>
<div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define AFEC_CWR_LOWTHRES(n)       ((uint32_t)(n) &lt;&lt; AFEC_CWR_LOWTHRES_SHIFT)</span></div>
<div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFEC_CWR_HIGHTHRES_SHIFT     (16)      </span><span class="comment">/* Bits 16-27: High Threshold */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFEC_CWR_HIGHTHRES_MASK      (0xfff &lt;&lt; AFEC_CWR_LOWTHRES_SHIFT)</span></div>
<div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define AFEC_CWR_HIGHTHRES(n)K     ((uint32_t)(n) &lt;&lt; AFEC_CWR_LOWTHRES_SHIFT)</span></div>
<div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;<span class="comment">/* Channel Gain Register */</span></div>
<div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;</div>
<div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;<span class="preprocessor">#define AFEC_CGR_GAIN_SHIFT(n)       ((n) &lt;&lt; 1) </span><span class="comment">/* n=0..15 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFEC_CGR_GAIN_MASK(n)        (3 &lt;&lt; AFEC_CGR_GAIN_SHIFT(n))</span></div>
<div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define AFEC_CGR_GAIN(n,v)         ((uint32_t)(v) &lt;&lt; AFEC_CGR_GAIN_SHIFT(n))</span></div>
<div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFEC_CGR_GAIN0_SHIFT         (0)        </span><span class="comment">/* Bits 0-1: Gain for channel 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFEC_CGR_GAIN0_MASK          (3 &lt;&lt; AFEC_CGR_GAIN0_SHIFT)</span></div>
<div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define AFEC_CGR_GAIN0(v)          ((uint32_t)(v) &lt;&lt; AFEC_CGR_GAIN0_SHIFT)</span></div>
<div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFEC_CGR_GAIN1_SHIFT         (2)        </span><span class="comment">/* Bits 2-3: Gain for channel 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFEC_CGR_GAIN1_MASK          (3 &lt;&lt; AFEC_CGR_GAIN1_SHIFT)</span></div>
<div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define AFEC_CGR_GAIN1(v)          ((uint32_t)(v) &lt;&lt; AFEC_CGR_GAIN1_SHIFT)</span></div>
<div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFEC_CGR_GAIN2_SHIFT         (4)        </span><span class="comment">/* Bits 4-5: Gain for channel 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFEC_CGR_GAIN2_MASK          (3 &lt;&lt; AFEC_CGR_GAIN2_SHIFT)</span></div>
<div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define AFEC_CGR_GAIN2(v)          ((uint32_t)(v) &lt;&lt; AFEC_CGR_GAIN2_SHIFT)</span></div>
<div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFEC_CGR_GAIN3_SHIFT         (6)        </span><span class="comment">/* Bits 6-7: Gain for channel 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFEC_CGR_GAIN3_MASK          (3 &lt;&lt; AFEC_CGR_GAIN3_SHIFT)</span></div>
<div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define AFEC_CGR_GAIN3(v)          ((uint32_t)(v) &lt;&lt; AFEC_CGR_GAIN3_SHIFT)</span></div>
<div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFEC_CGR_GAIN4_SHIFT         (8)        </span><span class="comment">/* Bits 8-9: Gain for channel 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFEC_CGR_GAIN4_MASK          (3 &lt;&lt; AFEC_CGR_GAIN4_SHIFT)</span></div>
<div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define AFEC_CGR_GAIN4(v)          ((uint32_t)(v) &lt;&lt; AFEC_CGR_GAIN4_SHIFT)</span></div>
<div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFEC_CGR_GAIN5_SHIFT         (10)       </span><span class="comment">/* Bits 10-11: Gain for channel 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFEC_CGR_GAIN5_MASK          (3 &lt;&lt; AFEC_CGR_GAIN5_SHIFT)</span></div>
<div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define AFEC_CGR_GAIN5(v)          ((uint32_t)(v) &lt;&lt; AFEC_CGR_GAIN5_SHIFT)</span></div>
<div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFEC_CGR_GAIN6_SHIFT         (12)       </span><span class="comment">/* Bits 12-13: Gain for channel 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFEC_CGR_GAIN6_MASK          (3 &lt;&lt; AFEC_CGR_GAIN6_SHIFT)</span></div>
<div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define AFEC_CGR_GAIN6(v)          ((uint32_t)(v) &lt;&lt; AFEC_CGR_GAIN6_SHIFT)</span></div>
<div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFEC_CGR_GAIN7_SHIFT         (14)       </span><span class="comment">/* Bits 14-15: Gain for channel 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFEC_CGR_GAIN7_MASK          (3 &lt;&lt; AFEC_CGR_GAIN7_SHIFT)</span></div>
<div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define AFEC_CGR_GAIN7(v)          ((uint32_t)(v) &lt;&lt; AFEC_CGR_GAIN7_SHIFT)</span></div>
<div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFEC_CGR_GAIN8_SHIFT         (16)       </span><span class="comment">/* Bits 16-17: Gain for channel 8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFEC_CGR_GAIN8_MASK          (3 &lt;&lt; AFEC_CGR_GAIN8_SHIFT)</span></div>
<div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define AFEC_CGR_GAIN8(v)          ((uint32_t)(v) &lt;&lt; AFEC_CGR_GAIN8_SHIFT)</span></div>
<div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFEC_CGR_GAIN9_SHIFT         (18)       </span><span class="comment">/* Bits 18-19: Gain for channel 9 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFEC_CGR_GAIN9_MASK          (3 &lt;&lt; AFEC_CGR_GAIN9_SHIFT)</span></div>
<div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define AFEC_CGR_GAIN9(v)          ((uint32_t)(v) &lt;&lt; AFEC_CGR_GAIN9_SHIFT)</span></div>
<div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFEC_CGR_GAIN10_SHIFT        (20)       </span><span class="comment">/* Bits 20-21: Gain for channel 10 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFEC_CGR_GAIN10_MASK         (3 &lt;&lt; AFEC_CGR_GAIN10_SHIFT)</span></div>
<div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define AFEC_CGR_GAIN10(v)         ((uint32_t)(v) &lt;&lt; AFEC_CGR_GAIN10_SHIFT)</span></div>
<div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFEC_CGR_GAIN11_SHIFT        (22)       </span><span class="comment">/* Bits 22-23: Gain for channel 11 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFEC_CGR_GAIN11_MASK         (3 &lt;&lt; AFEC_CGR_GAIN11_SHIFT)</span></div>
<div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define AFEC_CGR_GAIN11(v)         ((uint32_t)(v) &lt;&lt; AFEC_CGR_GAIN11_SHIFT)</span></div>
<div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;<span class="comment">/* Channel Calibration DC Offset Register (Used in Automatic Calibration Procedure) */</span></div>
<div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;</div>
<div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;<span class="preprocessor">#define AFEC_CDOR_OFF(n)             (1 &lt;&lt; (n))</span></div>
<div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define AFEC_CDOR_OFF0             (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0:  Offset for channel 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define AFEC_CDOR_OFF1             (1 &lt;&lt; 1)  </span><span class="comment">/* Bit 1:  Offset for channel 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define AFEC_CDOR_OFF2             (1 &lt;&lt; 2)  </span><span class="comment">/* Bit 2:  Offset for channel 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define AFEC_CDOR_OFF3             (1 &lt;&lt; 3)  </span><span class="comment">/* Bit 3:  Offset for channel 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define AFEC_CDOR_OFF4             (1 &lt;&lt; 4)  </span><span class="comment">/* Bit 4:  Offset for channel 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define AFEC_CDOR_OFF5             (1 &lt;&lt; 5)  </span><span class="comment">/* Bit 5:  Offset for channel 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define AFEC_CDOR_OFF6             (1 &lt;&lt; 6)  </span><span class="comment">/* Bit 6:  Offset for channel 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define AFEC_CDOR_OFF7             (1 &lt;&lt; 7)  </span><span class="comment">/* Bit 7:  Offset for channel 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define AFEC_CDOR_OFF8             (1 &lt;&lt; 8)  </span><span class="comment">/* Bit 8:  Offset for channel 8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define AFEC_CDOR_OFF9             (1 &lt;&lt; 9)  </span><span class="comment">/* Bit 9:  Offset for channel 9 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define AFEC_CDOR_OFF10            (1 &lt;&lt; 10) </span><span class="comment">/* Bit 10: Offset for channel 10 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define AFEC_CDOR_OFF11            (1 &lt;&lt; 11) </span><span class="comment">/* Bit 11: Offset for channel 11 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;<span class="comment">/* Channel Differential Register */</span></div>
<div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;</div>
<div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;<span class="preprocessor">#define AFEC_DIFFR_DIFF(n)           (1 &lt;&lt; (n))</span></div>
<div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define AFEC_DIFFR_DIFF0           (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0:  Differential inputs for channel 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define AFEC_DIFFR_DIFF1           (1 &lt;&lt; 1)  </span><span class="comment">/* Bit 1:  Differential inputs for channel 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define AFEC_DIFFR_DIFF2           (1 &lt;&lt; 2)  </span><span class="comment">/* Bit 2:  Differential inputs for channel 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define AFEC_DIFFR_DIFF3           (1 &lt;&lt; 3)  </span><span class="comment">/* Bit 3:  Differential inputs for channel 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define AFEC_DIFFR_DIFF4           (1 &lt;&lt; 4)  </span><span class="comment">/* Bit 4:  Differential inputs for channel 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define AFEC_DIFFR_DIFF5           (1 &lt;&lt; 5)  </span><span class="comment">/* Bit 5:  Differential inputs for channel 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define AFEC_DIFFR_DIFF6           (1 &lt;&lt; 6)  </span><span class="comment">/* Bit 6:  Differential inputs for channel 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define AFEC_DIFFR_DIFF7           (1 &lt;&lt; 7)  </span><span class="comment">/* Bit 7:  Differential inputs for channel 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define AFEC_DIFFR_DIFF8           (1 &lt;&lt; 8)  </span><span class="comment">/* Bit 8:  Differential inputs for channel 8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define AFEC_DIFFR_DIFF9           (1 &lt;&lt; 9)  </span><span class="comment">/* Bit 9:  Differential inputs for channel 9 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define AFEC_DIFFR_DIFF10          (1 &lt;&lt; 10) </span><span class="comment">/* Bit 10: Differential inputs for channel 10 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define AFEC_DIFFR_DIFF11          (1 &lt;&lt; 11) </span><span class="comment">/* Bit 11: Differential inputs for channel 11 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;<span class="comment">/* Channel Selection Register */</span></div>
<div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;</div>
<div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;<span class="preprocessor">#define AFEC_CSELR_CSEL_SHIFT        (0)       </span><span class="comment">/* Bits 0-3: Channel Selection */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFEC_CSELR_CSEL_MASK         (15 &lt;&lt; AFEC_CSELR_CSEL_SHIFT)</span></div>
<div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define AFEC_CSELR_CSEL(n)         ((uint32_t)(n) &lt;&lt; AFEC_CSELR_CSEL_SHIFT)</span></div>
<div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;<span class="comment">/* Channel Data Register */</span></div>
<div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;</div>
<div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;<span class="preprocessor">#define AFEC_CDR_MASK                (0x0000ffff) </span><span class="comment">/* Bits 0-15: Converted Data */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;<span class="comment">/* Channel Offset Compensation Register */</span></div>
<div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;</div>
<div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;<span class="preprocessor">#define AFEC_COCR_MASK               (0x00000fff) </span><span class="comment">/* Bits 0-12: Analog Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;<span class="comment">/* Temperature Sensor Mode Register */</span></div>
<div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;</div>
<div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;<span class="preprocessor">#define AFEC_TEMPMR_RTCT              (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0:  Temperature Sensor RTC Trigger mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFEC_TEMPMR_TEMPCMPMOD_SHIFT  (4)       </span><span class="comment">/* Bits 4-5: Temperature Comparison Mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFEC_TEMPMR_TEMPCMPMOD_MASK   (3 &lt;&lt; AFEC_TEMPMR_TEMPCMPMOD_SHIFT)</span></div>
<div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define AFEC_TEMPMR_TEMPCMPMOD_LOW  (0 &lt;&lt; AFEC_TEMPMR_TEMPCMPMOD_SHIFT) </span><span class="comment">/* Event when data is lower than low threshold */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define AFEC_TEMPMR_TEMPCMPMOD_HIGH (1 &lt;&lt; AFEC_TEMPMR_TEMPCMPMOD_SHIFT) </span><span class="comment">/* Event when data is higher than high threshold */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define AFEC_TEMPMR_TEMPCMPMOD_IN   (2 &lt;&lt; AFEC_TEMPMR_TEMPCMPMOD_SHIFT) </span><span class="comment">/* Event when data is in the comparison window */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define AFEC_TEMPMR_TEMPCMPMOD_OUT  (3 &lt;&lt; AFEC_TEMPMR_TEMPCMPMOD_SHIFT) </span><span class="comment">/* Event when data is out of the comparison window */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;<span class="comment">/* Temperature Compare Window Register */</span></div>
<div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;</div>
<div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;<span class="preprocessor">#define AFEC_TEMPCWR_TLOWTHRES_SHIFT  (0)      </span><span class="comment">/* Bits 0-15: Temperature Low Threshold */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFEC_TEMPCWR_TLOWTHRES_MASK   (0xffff &lt;&lt; AFEC_TEMPCWR_TLOWTHRES_SHIFT)</span></div>
<div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define AFEC_TEMPCWR_TLOWTHRES(n)   (0xffff &lt;&lt; AFEC_TEMPCWR_TLOWTHRES_SHIFT)</span></div>
<div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFEC_TEMPCWR_THIGHTHRES_SHIFT (16)     </span><span class="comment">/* Bits 16-31: Temperature High Threshold */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFEC_TEMPCWR_THIGHTHRES_MASK  (0xffff &lt;&lt; AFEC_TEMPCWR_THIGHTHRES_SHIFT)</span></div>
<div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define AFEC_TEMPCWR_THIGHTHRES(n)  ((uint32_t)(n) &lt;&lt; AFEC_TEMPCWR_THIGHTHRES_SHIFT)</span></div>
<div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;<span class="comment">/* Analog Control Register */</span></div>
<div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;</div>
<div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;<span class="preprocessor">#define AFEC_ACR_PGA0EN              (1 &lt;&lt; 2)  </span><span class="comment">/* Bit 2: PGA0 Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFEC_ACR_PGA1EN              (1 &lt;&lt; 3)  </span><span class="comment">/* Bit 3: PGA1 Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFEC_ACR_IBCTL_SHIFT         (9)       </span><span class="comment">/* Bits 8-9: AFEC Bias Current Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFEC_ACR_IBCTL_MASK          (3 &lt;&lt; AFEC_ACR_IBCTL_SHIFT)</span></div>
<div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define AFEC_ACR_IBCTL(n)          ((uint32_t)(n) &lt;&lt; AFEC_ACR_IBCTL_SHIFT)</span></div>
<div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;<span class="comment">/* Sample &amp; Hold Mode Register */</span></div>
<div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;</div>
<div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;<span class="preprocessor">#define AFEC_SHMR_DUAL(n)            (1 &lt;&lt; (n))</span></div>
<div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define AFEC_SHMR_DUAL0            (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0:  Dual Sample &amp; Hold for channel 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define AFEC_SHMR_DUAL1            (1 &lt;&lt; 1)  </span><span class="comment">/* Bit 1:  Dual Sample &amp; Hold for channel 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define AFEC_SHMR_DUAL2            (1 &lt;&lt; 2)  </span><span class="comment">/* Bit 2:  Dual Sample &amp; Hold for channel 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define AFEC_SHMR_DUAL3            (1 &lt;&lt; 3)  </span><span class="comment">/* Bit 3:  Dual Sample &amp; Hold for channel 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define AFEC_SHMR_DUAL4            (1 &lt;&lt; 4)  </span><span class="comment">/* Bit 4:  Dual Sample &amp; Hold for channel 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define AFEC_SHMR_DUAL5            (1 &lt;&lt; 5)  </span><span class="comment">/* Bit 5:  Dual Sample &amp; Hold for channel 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define AFEC_SHMR_DUAL6            (1 &lt;&lt; 6)  </span><span class="comment">/* Bit 6:  Dual Sample &amp; Hold for channel 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define AFEC_SHMR_DUAL7            (1 &lt;&lt; 7)  </span><span class="comment">/* Bit 7:  Dual Sample &amp; Hold for channel 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define AFEC_SHMR_DUAL8            (1 &lt;&lt; 8)  </span><span class="comment">/* Bit 8:  Dual Sample &amp; Hold for channel 8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define AFEC_SHMR_DUAL9            (1 &lt;&lt; 9)  </span><span class="comment">/* Bit 9:  Dual Sample &amp; Hold for channel 9 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define AFEC_SHMR_DUAL10           (1 &lt;&lt; 10) </span><span class="comment">/* Bit 10: Dual Sample &amp; Hold for channel 10 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define AFEC_SHMR_DUAL11           (1 &lt;&lt; 11) </span><span class="comment">/* Bit 11: Dual Sample &amp; Hold for channel 11 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;<span class="comment">/* Correction Select Register */</span></div>
<div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;</div>
<div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;<span class="preprocessor">#define AFEC_COSR_CSEL               (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0: Sample &amp; Hold unit Correction Select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;<span class="comment">/* Correction Values Register */</span></div>
<div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;</div>
<div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;<span class="preprocessor">#define AFEC_CVR_OFFSETCORR_SHIFT    (0)       </span><span class="comment">/* Bits 0-16: Offset Correction */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFEC_CVR_OFFSETCORR_MASK     (0xffff &lt;&lt; AFEC_CVR_OFFSETCORR_SHIFT)</span></div>
<div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define AFEC_CVR_OFFSETCORR(n)     ((uint32_t)(n) &lt;&lt; AFEC_CVR_OFFSETCORR_SHIFT)</span></div>
<div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFEC_CVR_GAINCORR_SHIFT      (16)      </span><span class="comment">/* Bits 16-31: Gain Correction */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFEC_CVR_GAINCORR_MASK       (0xffff &lt;&lt; AFEC_CVR_GAINCORR_SHIFT)</span></div>
<div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define AFEC_CVR_GAINCORR(n)       ((uint32_t)(n) &lt;&lt; AFEC_CVR_GAINCORR_SHIFT)</span></div>
<div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;<span class="comment">/* Channel Error Correction Register */</span></div>
<div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;</div>
<div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;<span class="preprocessor">#define AFEC_CECR_ECORR(n)           (1 &lt;&lt; (n))</span></div>
<div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define AFEC_CECR_ECORR0           (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0:  Error Correction Enable for channel 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define AFEC_CECR_ECORR1           (1 &lt;&lt; 1)  </span><span class="comment">/* Bit 1:  Error Correction Enable for channel 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define AFEC_CECR_ECORR2           (1 &lt;&lt; 2)  </span><span class="comment">/* Bit 2:  Error Correction Enable for channel 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define AFEC_CECR_ECORR3           (1 &lt;&lt; 3)  </span><span class="comment">/* Bit 3:  Error Correction Enable for channel 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define AFEC_CECR_ECORR4           (1 &lt;&lt; 4)  </span><span class="comment">/* Bit 4:  Error Correction Enable for channel 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define AFEC_CECR_ECORR5           (1 &lt;&lt; 5)  </span><span class="comment">/* Bit 5:  Error Correction Enable for channel 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define AFEC_CECR_ECORR6           (1 &lt;&lt; 6)  </span><span class="comment">/* Bit 6:  Error Correction Enable for channel 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define AFEC_CECR_ECORR7           (1 &lt;&lt; 7)  </span><span class="comment">/* Bit 7:  Error Correction Enable for channel 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define AFEC_CECR_ECORR8           (1 &lt;&lt; 8)  </span><span class="comment">/* Bit 8:  Error Correction Enable for channel 8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define AFEC_CECR_ECORR9           (1 &lt;&lt; 9)  </span><span class="comment">/* Bit 9:  Error Correction Enable for channel 9 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define AFEC_CECR_ECORR10          (1 &lt;&lt; 10) </span><span class="comment">/* Bit 10: Error Correction Enable for channel 10 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define AFEC_CECR_ECORR11          (1 &lt;&lt; 11) </span><span class="comment">/* Bit 11: Error Correction Enable for channel 11 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;<span class="comment">/* Write Protect Mode Register */</span></div>
<div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;</div>
<div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;<span class="preprocessor">#define AFEC_WPMR_WPEN               (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0:  Write Protect Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFEC_WPMR_WPKEY_SHIFT        (8)       </span><span class="comment">/* Bits 8-31: Write Protect KEY */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFEC_WPMR_WPKEY_MASK         (0x00ffffff &lt;&lt; AFEC_WPMR_WPKEY_SHIFT)</span></div>
<div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define AFEC_WPMR_WPKEY            (0x00414443 &lt;&lt; AFEC_WPMR_WPKEY_SHIFT)</span></div>
<div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;<span class="comment">/* Write Protect Status Register */</span></div>
<div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;</div>
<div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;<span class="preprocessor">#define AFEC_WPSR_WPVS               (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0:  Write Protect Violation Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFEC_WPSR_WPVSRC_SHIFT       (8)       </span><span class="comment">/* Bits 8-23: Write Protect Violation Source */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFEC_WPSR_WPVSRC_MASK        (0x0000ffff &lt;&lt; AFEC_WPSR_WPVSRC_SHIFT)</span></div>
<div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;<span class="comment">/****************************************************************************************</span></div>
<div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;<span class="comment"> * Public Types</span></div>
<div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;<span class="comment"> ****************************************************************************************/</span></div>
<div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;</div>
<div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;<span class="comment">/****************************************************************************************</span></div>
<div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;<span class="comment"> * Public Data</span></div>
<div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;<span class="comment"> ****************************************************************************************/</span></div>
<div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;</div>
<div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;<span class="comment">/****************************************************************************************</span></div>
<div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;<span class="comment"> * Public Functions</span></div>
<div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;<span class="comment"> ****************************************************************************************/</span></div>
<div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;</div>
<div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __ARCH_ARM_SRC_SAMV7_CHIP_SAM_AFEC_H */</span><span class="preprocessor"></span></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.6
</small></address>
</body>
</html>
