INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/prabr/Documents/cse-2_gr-06/project_3/project_3.srcs/sources_1/new/Full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/prabr/Documents/cse-2_gr-06/project_3/project_3.srcs/sim_1/new/Full_adder_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_adder_tb
