# Kotsu3Risc

## Architecture
As the advanced version of Kotsu2Risc, Kotsu3Risc is Multi-cycle RISC-V processor which supports priviledged instructions/exceptions.

## Current progress:
- implemented CSR(Control and Status Register)
- designed data path

## Problems:
- trying to implement DRAM Controller
- support A, F, and D instructions
