dist_mem_gen_0.v,verilog,xil_defaultlib,../../../../project_3.gen/sources_1/ip/dist_mem_gen_0_2/sim/dist_mem_gen_0.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
