timestamp 1384681231
version 8.3
tech sky130A
style ngspice()
scale 1000 1 500000
resistclasses 4400000 2200000 950000 3050000 120000 197000 114000 191000 120000 197000 114000 191000 48200 319800 2000000 48200 48200 12800 125 125 47 47 29 5
use PMOS_S_72546662_X5_Y1_1678212187_1678212188 PMOS_S_72546662_X5_Y1_1678212187_1678212188_0 1 0 0 0 1 1512
use PMOS_S_72546662_X5_Y1_1678212187_1678212188 PMOS_S_72546662_X5_Y1_1678212187_1678212188_1 -1 0 2408 0 1 1512
use NMOS_S_79666698_X5_Y1_1678212186_1678212188 NMOS_S_79666698_X5_Y1_1678212186_1678212188_0 1 0 0 0 -1 1512
use NMOS_S_79666698_X5_Y1_1678212186_1678212188 NMOS_S_79666698_X5_Y1_1678212186_1678212188_1 -1 0 2408 0 -1 1512
node "m1_656_728#" 3 20.0582 656 728 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 61376 2304 7168 480 0 0 0 0 0 0 0 0
node "m1_570_1400#" 1 133.898 570 1400 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 7168 480 12992 576 0 0 0 0 0 0 0 0
node "m1_656_2240#" 3 63.2929 656 2240 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 61376 2304 7168 480 0 0 0 0 0 0 0 0
node "m1_1774_560#" 5 694.24 1774 560 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 7168 480 107072 3936 0 0 0 0 0 0 0 0
node "li_1179_1495#" 38 818.317 1179 1495 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 5900 336 47040 2240 120064 4512 0 0 0 0 0 0 0 0
substrate "VSUBS" 0 0 -1073741817 -1073741817 space 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cap "m1_570_1400#" "li_1179_1495#" 33.4473
cap "m1_656_728#" "m1_656_2240#" 18.7941
cap "m1_1774_560#" "m1_656_728#" 37.7514
cap "m1_1774_560#" "m1_656_2240#" 37.7514
cap "m1_656_728#" "li_1179_1495#" 211.5
cap "m1_1774_560#" "m1_570_1400#" 0.0808932
cap "li_1179_1495#" "m1_656_2240#" 201.068
cap "m1_1774_560#" "li_1179_1495#" 116.846
cap "NMOS_S_79666698_X5_Y1_1678212186_1678212188_0/a_147_462#" "PMOS_S_72546662_X5_Y1_1678212187_1678212188_0/w_0_0#" 34.2423
cap "PMOS_S_72546662_X5_Y1_1678212187_1678212188_1/a_200_252#" "PMOS_S_72546662_X5_Y1_1678212187_1678212188_0/a_200_252#" 28.1478
cap "PMOS_S_72546662_X5_Y1_1678212187_1678212188_0/a_230_462#" "PMOS_S_72546662_X5_Y1_1678212187_1678212188_0/a_200_252#" 85.9737
cap "NMOS_S_79666698_X5_Y1_1678212186_1678212188_0/a_147_462#" "PMOS_S_72546662_X5_Y1_1678212187_1678212188_1/a_200_252#" 0.364041
cap "PMOS_S_72546662_X5_Y1_1678212187_1678212188_0/w_0_0#" "PMOS_S_72546662_X5_Y1_1678212187_1678212188_0/a_200_252#" 16.8385
cap "PMOS_S_72546662_X5_Y1_1678212187_1678212188_0/a_230_462#" "NMOS_S_79666698_X5_Y1_1678212186_1678212188_0/a_147_462#" 52.0127
cap "NMOS_S_79666698_X5_Y1_1678212186_1678212188_0/a_147_462#" "PMOS_S_72546662_X5_Y1_1678212187_1678212188_0/a_200_252#" 411.846
cap "PMOS_S_72546662_X5_Y1_1678212187_1678212188_0/a_230_462#" "PMOS_S_72546662_X5_Y1_1678212187_1678212188_0/a_200_252#" 0.280076
cap "PMOS_S_72546662_X5_Y1_1678212187_1678212188_1/a_200_252#" "NMOS_S_79666698_X5_Y1_1678212186_1678212188_0/a_147_462#" 458.711
cap "PMOS_S_72546662_X5_Y1_1678212187_1678212188_1/a_200_252#" "PMOS_S_72546662_X5_Y1_1678212187_1678212188_0/w_0_0#" 16.8385
cap "PMOS_S_72546662_X5_Y1_1678212187_1678212188_0/a_230_462#" "PMOS_S_72546662_X5_Y1_1678212187_1678212188_1/a_200_252#" 4.72818
cap "NMOS_S_79666698_X5_Y1_1678212186_1678212188_0/a_147_462#" "PMOS_S_72546662_X5_Y1_1678212187_1678212188_0/w_0_0#" 42.6341
cap "PMOS_S_72546662_X5_Y1_1678212187_1678212188_0/a_230_462#" "NMOS_S_79666698_X5_Y1_1678212186_1678212188_0/a_147_462#" 0.509689
cap "PMOS_S_72546662_X5_Y1_1678212187_1678212188_1/a_200_252#" "PMOS_S_72546662_X5_Y1_1678212187_1678212188_0/a_200_252#" 100.672
cap "NMOS_S_79666698_X5_Y1_1678212186_1678212188_0/a_147_462#" "PMOS_S_72546662_X5_Y1_1678212187_1678212188_0/a_200_252#" 27.6156
cap "PMOS_S_72546662_X5_Y1_1678212187_1678212188_1/a_200_252#" "PMOS_S_72546662_X5_Y1_1678212187_1678212188_0/w_0_0#" 0.364041
cap "NMOS_S_79666698_X5_Y1_1678212186_1678212188_0/a_147_462#" "PMOS_S_72546662_X5_Y1_1678212187_1678212188_0/w_0_0#" 71.2987
cap "PMOS_S_72546662_X5_Y1_1678212187_1678212188_0/a_230_462#" "NMOS_S_79666698_X5_Y1_1678212186_1678212188_0/a_147_462#" 1.08321
cap "PMOS_S_72546662_X5_Y1_1678212187_1678212188_1/a_200_252#" "PMOS_S_72546662_X5_Y1_1678212187_1678212188_0/a_200_252#" 19.9135
cap "NMOS_S_79666698_X5_Y1_1678212186_1678212188_0/a_147_462#" "PMOS_S_72546662_X5_Y1_1678212187_1678212188_0/a_200_252#" 22.0535
cap "PMOS_S_72546662_X5_Y1_1678212187_1678212188_0/a_230_462#" "PMOS_S_72546662_X5_Y1_1678212187_1678212188_0/w_0_0#" 64.9166
cap "PMOS_S_72546662_X5_Y1_1678212187_1678212188_0/w_0_0#" "PMOS_S_72546662_X5_Y1_1678212187_1678212188_0/a_200_252#" 903.117
cap "PMOS_S_72546662_X5_Y1_1678212187_1678212188_0/a_230_462#" "PMOS_S_72546662_X5_Y1_1678212187_1678212188_0/a_200_252#" 208.901
cap "PMOS_S_72546662_X5_Y1_1678212187_1678212188_0/w_0_0#" "PMOS_S_72546662_X5_Y1_1678212187_1678212188_0/a_200_252#" -76.7291
cap "PMOS_S_72546662_X5_Y1_1678212187_1678212188_1/a_200_252#" "PMOS_S_72546662_X5_Y1_1678212187_1678212188_0/w_0_0#" 549.168
cap "PMOS_S_72546662_X5_Y1_1678212187_1678212188_0/a_200_252#" "PMOS_S_72546662_X5_Y1_1678212187_1678212188_0/a_230_462#" 0.694492
cap "NMOS_S_79666698_X5_Y1_1678212186_1678212188_0/a_147_462#" "PMOS_S_72546662_X5_Y1_1678212187_1678212188_0/a_200_252#" 3.23317
cap "PMOS_S_72546662_X5_Y1_1678212187_1678212188_1/a_200_252#" "PMOS_S_72546662_X5_Y1_1678212187_1678212188_0/a_230_462#" 5.03448
cap "NMOS_S_79666698_X5_Y1_1678212186_1678212188_0/a_147_462#" "PMOS_S_72546662_X5_Y1_1678212187_1678212188_1/a_200_252#" 1.32955
cap "PMOS_S_72546662_X5_Y1_1678212187_1678212188_0/w_0_0#" "PMOS_S_72546662_X5_Y1_1678212187_1678212188_0/a_230_462#" 0.307782
cap "NMOS_S_79666698_X5_Y1_1678212186_1678212188_0/a_147_462#" "PMOS_S_72546662_X5_Y1_1678212187_1678212188_0/w_0_0#" 53.1148
cap "PMOS_S_72546662_X5_Y1_1678212187_1678212188_1/a_200_252#" "PMOS_S_72546662_X5_Y1_1678212187_1678212188_0/a_200_252#" 170.43
merge "NMOS_S_79666698_X5_Y1_1678212186_1678212188_1/a_230_462#" "NMOS_S_79666698_X5_Y1_1678212186_1678212188_0/a_200_252#" -2575.8 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -14448 -964 0 0 0 0 0 0 0 0 0 0
merge "NMOS_S_79666698_X5_Y1_1678212186_1678212188_0/a_200_252#" "PMOS_S_72546662_X5_Y1_1678212187_1678212188_1/a_230_462#"
merge "PMOS_S_72546662_X5_Y1_1678212187_1678212188_1/a_230_462#" "PMOS_S_72546662_X5_Y1_1678212187_1678212188_0/a_200_252#"
merge "PMOS_S_72546662_X5_Y1_1678212187_1678212188_0/a_200_252#" "li_1179_1495#"
merge "NMOS_S_79666698_X5_Y1_1678212186_1678212188_1/a_147_462#" "NMOS_S_79666698_X5_Y1_1678212186_1678212188_0/a_147_462#" -893.375 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -7168 -480 0 0 0 0 0 0 0 0
merge "NMOS_S_79666698_X5_Y1_1678212186_1678212188_0/a_147_462#" "m1_656_728#"
merge "m1_656_728#" "PMOS_S_72546662_X5_Y1_1678212187_1678212188_1/VSUBS"
merge "PMOS_S_72546662_X5_Y1_1678212187_1678212188_1/VSUBS" "PMOS_S_72546662_X5_Y1_1678212187_1678212188_0/VSUBS"
merge "PMOS_S_72546662_X5_Y1_1678212187_1678212188_0/VSUBS" "VSUBS"
merge "NMOS_S_79666698_X5_Y1_1678212186_1678212188_0/a_230_462#" "PMOS_S_72546662_X5_Y1_1678212187_1678212188_0/a_230_462#" -749.902 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -7168 -480 0 0 0 0 0 0 0 0 0 0
merge "PMOS_S_72546662_X5_Y1_1678212187_1678212188_0/a_230_462#" "m1_570_1400#"
merge "NMOS_S_79666698_X5_Y1_1678212186_1678212188_1/a_200_252#" "PMOS_S_72546662_X5_Y1_1678212187_1678212188_1/a_200_252#" -995.167 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -7168 -480 0 0 0 0 0 0 0 0 0 0
merge "PMOS_S_72546662_X5_Y1_1678212187_1678212188_1/a_200_252#" "m1_1774_560#"
merge "PMOS_S_72546662_X5_Y1_1678212187_1678212188_1/w_0_0#" "PMOS_S_72546662_X5_Y1_1678212187_1678212188_0/w_0_0#" -1050.78 0 0 0 0 0 -3024 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -7168 -480 0 0 0 0 0 0 0 0
merge "PMOS_S_72546662_X5_Y1_1678212187_1678212188_0/w_0_0#" "m1_656_2240#"
