/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/HDL_simulator/iverilog/bin/iverilog -DIVERILOG=1 -v -g2012 /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./sim/post_route_tb/sim_route_multi_clocks.sv /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/multi_clocks/run_1/synth_1_1/impl_1_1_1/bitstream/BIT_SIM/fabric_multi_clocks_formal_random_top_tb.v  ../bitstream/BIT_SIM/fabric_multi_clocks_top_formal_verification.v ../bitstream/BIT_SIM/fabric_netlists.v -I../../../../.././rtl  -y ../../../../.././rtl  -y ../../../../../openfpga-pd-castor-rs/k6n8_TSMC16nm_7.5T/CommonFiles/task/CustomModules/  -y ../bitstream/BIT_SIM  -y ../bitstream/BIT_SIM/lb  -y ../bitstream/BIT_SIM/routing  -Y .v  -Y .sv  -I../bitstream -s fabric_multi_clocks_top_formal_verification_random_tb
