# Generated by Yosys 0.62+39 (git sha1 131911291-dirty, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC)
autoidx 1
attribute \src "dut.sv:2.1-18.10"
attribute \cells_not_processed 1
module \genblk_order_top
  attribute \src "dut.sv:3.14-3.18"
  wire output 1 \out1
  attribute \src "dut.sv:4.14-4.18"
  wire output 2 \out2
  attribute \src "dut.sv:9.10-9.11"
  wire \outer.foo.x
  attribute \src "dut.sv:11.11-11.12"
  wire \outer.foo.foo.x
  connect \outer.foo.x 1'0
  connect \outer.foo.foo.x 1'1
  connect \out1 \outer.foo.foo.x
  connect \out2 \outer.foo.foo.x
end
