# compile vhdl design source files
vhdl dec_viterbi  \
"../../../../project_4.srcs/sources_1/imports/trunk/packages/pkg_param.vhd" \
"../../../../project_4.srcs/sources_1/imports/trunk/packages/pkg_helper.vhd" \
"../../../../project_4.srcs/sources_1/imports/trunk/packages/pkg_param_derived.vhd" \
"../../../../project_4.srcs/sources_1/imports/trunk/packages/pkg_types.vhd" \

vhdl xil_defaultlib  \
"../../../../project_4.srcs/sources_1/imports/src/acs.vhd" \
"../../../../project_4.srcs/sources_1/imports/src/axi4s_buffer.vhd" \
"../../../../project_4.srcs/sources_1/imports/src/branch_distance.vhd" \

vhdl dec_viterbi  \
"../../../../project_4.srcs/sources_1/imports/trunk/packages/pkg_components.vhd" \
"../../../../project_4.srcs/sources_1/imports/trunk/packages/pkg_trellis.vhd" \

vhdl xil_defaultlib  \
"../../../../project_4.srcs/sources_1/imports/src/dec_viterbi.vhd" \
"../../../../project_4.srcs/sources_1/imports/src/generic_sp_ram.vhd" \

vhdl dec_viterbi  \
"../../../../project_4.srcs/sources_1/imports/trunk/testbench/pkg_tb_fileio.vhd" \

vhdl xil_defaultlib  \
"../../../../project_4.srcs/sources_1/imports/src/ram_ctrl.vhd" \
"../../../../project_4.srcs/sources_1/imports/src/recursion.vhd" \
"../../../../project_4.srcs/sources_1/imports/src/reorder.vhd" \

vhdl dec_viterbi  \
"../../../../project_4.srcs/sources_1/imports/trunk/testbench/txt_util.vhd" \

vhdl xil_defaultlib  \
"../../../../project_4.srcs/sources_1/imports/src/traceback.vhd" \
"../../../../project_4.srcs/sim_1/imports/testbench/tb_dec_viterbi.vhd" \

# Do not sort compile order
nosort
