// Seed: 2259141397
module module_0;
  wire id_1;
  assign module_1.id_7 = 0;
endmodule
module module_1 #(
    parameter id_7 = 32'd72
) (
    id_1#(
        .id_2(1 == 1),
        .id_3(-1),
        .id_4(1),
        .id_5(1 - 1 - (1)),
        .id_6(1)
    )
);
  input wire id_1;
  logic _id_7;
  logic [7:0][-1 : id_7] id_8;
  ;
  parameter id_9 = 1;
  wire  id_10;
  wire  id_11;
  logic id_12;
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_1  = 32'd47,
    parameter id_16 = 32'd7
) (
    input tri1 id_0,
    input tri _id_1,
    input supply1 id_2,
    input tri1 id_3,
    input wor id_4,
    input wire id_5,
    input wand id_6,
    output tri1 id_7,
    input wor id_8,
    output wire id_9,
    input tri1 id_10,
    input supply0 id_11,
    output wand id_12,
    input supply0 id_13,
    output tri id_14,
    output tri id_15,
    input tri1 _id_16,
    input uwire id_17,
    output uwire id_18,
    input tri0 id_19,
    output tri1 id_20,
    output tri0 id_21,
    input supply0 id_22,
    input tri id_23,
    input uwire id_24,
    output uwire id_25,
    input wand id_26,
    input wor id_27,
    input supply1 id_28,
    input tri0 id_29
);
  wire id_31, id_32;
  module_0 modCall_1 ();
  wire [1 'b0 : id_16] id_33, id_34;
  generate
    begin : LABEL_0
      wire [id_1 : -1] id_35;
    end
    logic id_36 = id_6, id_37 = id_37[(-1)][-1==-1];
    assign id_25 = -1'b0;
  endgenerate
endmodule
