vlib modelsim_lib/work
vlib modelsim_lib/msim

vlib modelsim_lib/msim/xilinx_vip
vlib modelsim_lib/msim/xpm
vlib modelsim_lib/msim/axi_infrastructure_v1_1_0
vlib modelsim_lib/msim/axi_vip_v1_1_13
vlib modelsim_lib/msim/zynq_ultra_ps_e_vip_v1_0_13
vlib modelsim_lib/msim/xil_defaultlib
vlib modelsim_lib/msim/xlconstant_v1_1_7
vlib modelsim_lib/msim/lib_cdc_v1_0_2
vlib modelsim_lib/msim/proc_sys_reset_v5_0_13
vlib modelsim_lib/msim/smartconnect_v1_0
vlib modelsim_lib/msim/axi_register_slice_v2_1_27

vmap xilinx_vip modelsim_lib/msim/xilinx_vip
vmap xpm modelsim_lib/msim/xpm
vmap axi_infrastructure_v1_1_0 modelsim_lib/msim/axi_infrastructure_v1_1_0
vmap axi_vip_v1_1_13 modelsim_lib/msim/axi_vip_v1_1_13
vmap zynq_ultra_ps_e_vip_v1_0_13 modelsim_lib/msim/zynq_ultra_ps_e_vip_v1_0_13
vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib
vmap xlconstant_v1_1_7 modelsim_lib/msim/xlconstant_v1_1_7
vmap lib_cdc_v1_0_2 modelsim_lib/msim/lib_cdc_v1_0_2
vmap proc_sys_reset_v5_0_13 modelsim_lib/msim/proc_sys_reset_v5_0_13
vmap smartconnect_v1_0 modelsim_lib/msim/smartconnect_v1_0
vmap axi_register_slice_v2_1_27 modelsim_lib/msim/axi_register_slice_v2_1_27

vlog -work xilinx_vip -64 -incr -mfcu  -sv -L axi_vip_v1_1_13 -L smartconnect_v1_0 -L zynq_ultra_ps_e_vip_v1_0_13 -L xilinx_vip "+incdir+/opt/xilinx/Vivado/2022.2/data/xilinx_vip/include" \
"/opt/xilinx/Vivado/2022.2/data/xilinx_vip/hdl/axi4stream_vip_axi4streampc.sv" \
"/opt/xilinx/Vivado/2022.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv" \
"/opt/xilinx/Vivado/2022.2/data/xilinx_vip/hdl/xil_common_vip_pkg.sv" \
"/opt/xilinx/Vivado/2022.2/data/xilinx_vip/hdl/axi4stream_vip_pkg.sv" \
"/opt/xilinx/Vivado/2022.2/data/xilinx_vip/hdl/axi_vip_pkg.sv" \
"/opt/xilinx/Vivado/2022.2/data/xilinx_vip/hdl/axi4stream_vip_if.sv" \
"/opt/xilinx/Vivado/2022.2/data/xilinx_vip/hdl/axi_vip_if.sv" \
"/opt/xilinx/Vivado/2022.2/data/xilinx_vip/hdl/clk_vip_if.sv" \
"/opt/xilinx/Vivado/2022.2/data/xilinx_vip/hdl/rst_vip_if.sv" \

vlog -work xpm -64 -incr -mfcu  -sv -L axi_vip_v1_1_13 -L smartconnect_v1_0 -L zynq_ultra_ps_e_vip_v1_0_13 -L xilinx_vip "+incdir+../../../../SoC.gen/sources_1/bd/SoC/ipshared/ec67/hdl" "+incdir+../../../../SoC.gen/sources_1/bd/SoC/ipshared/abef/hdl" "+incdir+../../../../SoC.gen/sources_1/bd/SoC/ipshared/f0b6/hdl/verilog" "+incdir+../../../../SoC.gen/sources_1/bd/SoC/ipshared/66be/hdl/verilog" "+incdir+../../../../SoC.gen/sources_1/bd/SoC/ip/SoC_MY_IP_0_0/IP/IP.srcs/sources_1/ip/ila_debug/hdl/verilog" "+incdir+/opt/xilinx/Vivado/2022.2/data/xilinx_vip/include" \
"/opt/xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" \
"/opt/xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" \
"/opt/xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv" \

vcom -work xpm -64 -93  \
"/opt/xilinx/Vivado/2022.2/data/ip/xpm/xpm_VCOMP.vhd" \

vlog -work axi_infrastructure_v1_1_0 -64 -incr -mfcu  "+incdir+../../../../SoC.gen/sources_1/bd/SoC/ipshared/ec67/hdl" "+incdir+../../../../SoC.gen/sources_1/bd/SoC/ipshared/abef/hdl" "+incdir+../../../../SoC.gen/sources_1/bd/SoC/ipshared/f0b6/hdl/verilog" "+incdir+../../../../SoC.gen/sources_1/bd/SoC/ipshared/66be/hdl/verilog" "+incdir+../../../../SoC.gen/sources_1/bd/SoC/ip/SoC_MY_IP_0_0/IP/IP.srcs/sources_1/ip/ila_debug/hdl/verilog" "+incdir+/opt/xilinx/Vivado/2022.2/data/xilinx_vip/include" \
"../../../../SoC.gen/sources_1/bd/SoC/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v" \

vlog -work axi_vip_v1_1_13 -64 -incr -mfcu  -sv -L axi_vip_v1_1_13 -L smartconnect_v1_0 -L zynq_ultra_ps_e_vip_v1_0_13 -L xilinx_vip "+incdir+../../../../SoC.gen/sources_1/bd/SoC/ipshared/ec67/hdl" "+incdir+../../../../SoC.gen/sources_1/bd/SoC/ipshared/abef/hdl" "+incdir+../../../../SoC.gen/sources_1/bd/SoC/ipshared/f0b6/hdl/verilog" "+incdir+../../../../SoC.gen/sources_1/bd/SoC/ipshared/66be/hdl/verilog" "+incdir+../../../../SoC.gen/sources_1/bd/SoC/ip/SoC_MY_IP_0_0/IP/IP.srcs/sources_1/ip/ila_debug/hdl/verilog" "+incdir+/opt/xilinx/Vivado/2022.2/data/xilinx_vip/include" \
"../../../../SoC.gen/sources_1/bd/SoC/ipshared/ffc2/hdl/axi_vip_v1_1_vl_rfs.sv" \

vlog -work zynq_ultra_ps_e_vip_v1_0_13 -64 -incr -mfcu  -sv -L axi_vip_v1_1_13 -L smartconnect_v1_0 -L zynq_ultra_ps_e_vip_v1_0_13 -L xilinx_vip "+incdir+../../../../SoC.gen/sources_1/bd/SoC/ipshared/ec67/hdl" "+incdir+../../../../SoC.gen/sources_1/bd/SoC/ipshared/abef/hdl" "+incdir+../../../../SoC.gen/sources_1/bd/SoC/ipshared/f0b6/hdl/verilog" "+incdir+../../../../SoC.gen/sources_1/bd/SoC/ipshared/66be/hdl/verilog" "+incdir+../../../../SoC.gen/sources_1/bd/SoC/ip/SoC_MY_IP_0_0/IP/IP.srcs/sources_1/ip/ila_debug/hdl/verilog" "+incdir+/opt/xilinx/Vivado/2022.2/data/xilinx_vip/include" \
"../../../../SoC.gen/sources_1/bd/SoC/ipshared/abef/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv" \

vlog -work xil_defaultlib -64 -incr -mfcu  "+incdir+../../../../SoC.gen/sources_1/bd/SoC/ipshared/ec67/hdl" "+incdir+../../../../SoC.gen/sources_1/bd/SoC/ipshared/abef/hdl" "+incdir+../../../../SoC.gen/sources_1/bd/SoC/ipshared/f0b6/hdl/verilog" "+incdir+../../../../SoC.gen/sources_1/bd/SoC/ipshared/66be/hdl/verilog" "+incdir+../../../../SoC.gen/sources_1/bd/SoC/ip/SoC_MY_IP_0_0/IP/IP.srcs/sources_1/ip/ila_debug/hdl/verilog" "+incdir+/opt/xilinx/Vivado/2022.2/data/xilinx_vip/include" \
"../../../../SoC.gen/sources_1/bd/SoC/ip/SoC_zynq_ultra_ps_e_0_0/sim/SoC_zynq_ultra_ps_e_0_0_vip_wrapper.v" \
"../../../../SoC.gen/sources_1/bd/SoC/ip/SoC_MY_IP_0_0/IP/IP.srcs/sources_1/ip/ila_debug/sim/ila_debug.v" \
"../../../../SoC.gen/sources_1/bd/SoC/ipshared/63d3/RTL/AXI4_Mapping.v" \
"../../../../SoC.gen/sources_1/bd/SoC/ipshared/63d3/RTL/Dual_Port_BRAM.v" \
"../../../../SoC.gen/sources_1/bd/SoC/ipshared/63d3/RTL/Matrix_Vector_Multiplication.v" \
"../../../../SoC.gen/sources_1/bd/SoC/ipshared/63d3/RTL/PMAU.v" \
"../../../../SoC.gen/sources_1/bd/SoC/ipshared/63d3/RTL/MY_IP.v" \
"../../../../SoC.gen/sources_1/bd/SoC/ip/SoC_MY_IP_0_0/sim/SoC_MY_IP_0_0.v" \

vlog -work xlconstant_v1_1_7 -64 -incr -mfcu  "+incdir+../../../../SoC.gen/sources_1/bd/SoC/ipshared/ec67/hdl" "+incdir+../../../../SoC.gen/sources_1/bd/SoC/ipshared/abef/hdl" "+incdir+../../../../SoC.gen/sources_1/bd/SoC/ipshared/f0b6/hdl/verilog" "+incdir+../../../../SoC.gen/sources_1/bd/SoC/ipshared/66be/hdl/verilog" "+incdir+../../../../SoC.gen/sources_1/bd/SoC/ip/SoC_MY_IP_0_0/IP/IP.srcs/sources_1/ip/ila_debug/hdl/verilog" "+incdir+/opt/xilinx/Vivado/2022.2/data/xilinx_vip/include" \
"../../../../SoC.gen/sources_1/bd/SoC/ipshared/badb/hdl/xlconstant_v1_1_vl_rfs.v" \

vlog -work xil_defaultlib -64 -incr -mfcu  "+incdir+../../../../SoC.gen/sources_1/bd/SoC/ipshared/ec67/hdl" "+incdir+../../../../SoC.gen/sources_1/bd/SoC/ipshared/abef/hdl" "+incdir+../../../../SoC.gen/sources_1/bd/SoC/ipshared/f0b6/hdl/verilog" "+incdir+../../../../SoC.gen/sources_1/bd/SoC/ipshared/66be/hdl/verilog" "+incdir+../../../../SoC.gen/sources_1/bd/SoC/ip/SoC_MY_IP_0_0/IP/IP.srcs/sources_1/ip/ila_debug/hdl/verilog" "+incdir+/opt/xilinx/Vivado/2022.2/data/xilinx_vip/include" \
"../../../../SoC.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_0/sim/bd_d7be_one_0.v" \

vcom -work lib_cdc_v1_0_2 -64 -93  \
"../../../../SoC.gen/sources_1/bd/SoC/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd" \

vcom -work proc_sys_reset_v5_0_13 -64 -93  \
"../../../../SoC.gen/sources_1/bd/SoC/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd" \

vcom -work xil_defaultlib -64 -93  \
"../../../../SoC.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_1/sim/bd_d7be_psr_aclk_0.vhd" \

vlog -work smartconnect_v1_0 -64 -incr -mfcu  -sv -L axi_vip_v1_1_13 -L smartconnect_v1_0 -L zynq_ultra_ps_e_vip_v1_0_13 -L xilinx_vip "+incdir+../../../../SoC.gen/sources_1/bd/SoC/ipshared/ec67/hdl" "+incdir+../../../../SoC.gen/sources_1/bd/SoC/ipshared/abef/hdl" "+incdir+../../../../SoC.gen/sources_1/bd/SoC/ipshared/f0b6/hdl/verilog" "+incdir+../../../../SoC.gen/sources_1/bd/SoC/ipshared/66be/hdl/verilog" "+incdir+../../../../SoC.gen/sources_1/bd/SoC/ip/SoC_MY_IP_0_0/IP/IP.srcs/sources_1/ip/ila_debug/hdl/verilog" "+incdir+/opt/xilinx/Vivado/2022.2/data/xilinx_vip/include" \
"../../../../SoC.gen/sources_1/bd/SoC/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv" \
"../../../../SoC.gen/sources_1/bd/SoC/ipshared/c012/hdl/sc_switchboard_v1_0_vl_rfs.sv" \

vlog -work xil_defaultlib -64 -incr -mfcu  -sv -L axi_vip_v1_1_13 -L smartconnect_v1_0 -L zynq_ultra_ps_e_vip_v1_0_13 -L xilinx_vip "+incdir+../../../../SoC.gen/sources_1/bd/SoC/ipshared/ec67/hdl" "+incdir+../../../../SoC.gen/sources_1/bd/SoC/ipshared/abef/hdl" "+incdir+../../../../SoC.gen/sources_1/bd/SoC/ipshared/f0b6/hdl/verilog" "+incdir+../../../../SoC.gen/sources_1/bd/SoC/ipshared/66be/hdl/verilog" "+incdir+../../../../SoC.gen/sources_1/bd/SoC/ip/SoC_MY_IP_0_0/IP/IP.srcs/sources_1/ip/ila_debug/hdl/verilog" "+incdir+/opt/xilinx/Vivado/2022.2/data/xilinx_vip/include" \
"../../../../SoC.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_2/sim/bd_d7be_arsw_0.sv" \
"../../../../SoC.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_3/sim/bd_d7be_rsw_0.sv" \
"../../../../SoC.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_4/sim/bd_d7be_awsw_0.sv" \
"../../../../SoC.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_5/sim/bd_d7be_wsw_0.sv" \
"../../../../SoC.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_6/sim/bd_d7be_bsw_0.sv" \

vlog -work smartconnect_v1_0 -64 -incr -mfcu  -sv -L axi_vip_v1_1_13 -L smartconnect_v1_0 -L zynq_ultra_ps_e_vip_v1_0_13 -L xilinx_vip "+incdir+../../../../SoC.gen/sources_1/bd/SoC/ipshared/ec67/hdl" "+incdir+../../../../SoC.gen/sources_1/bd/SoC/ipshared/abef/hdl" "+incdir+../../../../SoC.gen/sources_1/bd/SoC/ipshared/f0b6/hdl/verilog" "+incdir+../../../../SoC.gen/sources_1/bd/SoC/ipshared/66be/hdl/verilog" "+incdir+../../../../SoC.gen/sources_1/bd/SoC/ip/SoC_MY_IP_0_0/IP/IP.srcs/sources_1/ip/ila_debug/hdl/verilog" "+incdir+/opt/xilinx/Vivado/2022.2/data/xilinx_vip/include" \
"../../../../SoC.gen/sources_1/bd/SoC/ipshared/be1f/hdl/sc_mmu_v1_0_vl_rfs.sv" \

vlog -work xil_defaultlib -64 -incr -mfcu  -sv -L axi_vip_v1_1_13 -L smartconnect_v1_0 -L zynq_ultra_ps_e_vip_v1_0_13 -L xilinx_vip "+incdir+../../../../SoC.gen/sources_1/bd/SoC/ipshared/ec67/hdl" "+incdir+../../../../SoC.gen/sources_1/bd/SoC/ipshared/abef/hdl" "+incdir+../../../../SoC.gen/sources_1/bd/SoC/ipshared/f0b6/hdl/verilog" "+incdir+../../../../SoC.gen/sources_1/bd/SoC/ipshared/66be/hdl/verilog" "+incdir+../../../../SoC.gen/sources_1/bd/SoC/ip/SoC_MY_IP_0_0/IP/IP.srcs/sources_1/ip/ila_debug/hdl/verilog" "+incdir+/opt/xilinx/Vivado/2022.2/data/xilinx_vip/include" \
"../../../../SoC.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_7/sim/bd_d7be_s00mmu_0.sv" \

vlog -work smartconnect_v1_0 -64 -incr -mfcu  -sv -L axi_vip_v1_1_13 -L smartconnect_v1_0 -L zynq_ultra_ps_e_vip_v1_0_13 -L xilinx_vip "+incdir+../../../../SoC.gen/sources_1/bd/SoC/ipshared/ec67/hdl" "+incdir+../../../../SoC.gen/sources_1/bd/SoC/ipshared/abef/hdl" "+incdir+../../../../SoC.gen/sources_1/bd/SoC/ipshared/f0b6/hdl/verilog" "+incdir+../../../../SoC.gen/sources_1/bd/SoC/ipshared/66be/hdl/verilog" "+incdir+../../../../SoC.gen/sources_1/bd/SoC/ip/SoC_MY_IP_0_0/IP/IP.srcs/sources_1/ip/ila_debug/hdl/verilog" "+incdir+/opt/xilinx/Vivado/2022.2/data/xilinx_vip/include" \
"../../../../SoC.gen/sources_1/bd/SoC/ipshared/4fd2/hdl/sc_transaction_regulator_v1_0_vl_rfs.sv" \

vlog -work xil_defaultlib -64 -incr -mfcu  -sv -L axi_vip_v1_1_13 -L smartconnect_v1_0 -L zynq_ultra_ps_e_vip_v1_0_13 -L xilinx_vip "+incdir+../../../../SoC.gen/sources_1/bd/SoC/ipshared/ec67/hdl" "+incdir+../../../../SoC.gen/sources_1/bd/SoC/ipshared/abef/hdl" "+incdir+../../../../SoC.gen/sources_1/bd/SoC/ipshared/f0b6/hdl/verilog" "+incdir+../../../../SoC.gen/sources_1/bd/SoC/ipshared/66be/hdl/verilog" "+incdir+../../../../SoC.gen/sources_1/bd/SoC/ip/SoC_MY_IP_0_0/IP/IP.srcs/sources_1/ip/ila_debug/hdl/verilog" "+incdir+/opt/xilinx/Vivado/2022.2/data/xilinx_vip/include" \
"../../../../SoC.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_8/sim/bd_d7be_s00tr_0.sv" \

vlog -work smartconnect_v1_0 -64 -incr -mfcu  -sv -L axi_vip_v1_1_13 -L smartconnect_v1_0 -L zynq_ultra_ps_e_vip_v1_0_13 -L xilinx_vip "+incdir+../../../../SoC.gen/sources_1/bd/SoC/ipshared/ec67/hdl" "+incdir+../../../../SoC.gen/sources_1/bd/SoC/ipshared/abef/hdl" "+incdir+../../../../SoC.gen/sources_1/bd/SoC/ipshared/f0b6/hdl/verilog" "+incdir+../../../../SoC.gen/sources_1/bd/SoC/ipshared/66be/hdl/verilog" "+incdir+../../../../SoC.gen/sources_1/bd/SoC/ip/SoC_MY_IP_0_0/IP/IP.srcs/sources_1/ip/ila_debug/hdl/verilog" "+incdir+/opt/xilinx/Vivado/2022.2/data/xilinx_vip/include" \
"../../../../SoC.gen/sources_1/bd/SoC/ipshared/637d/hdl/sc_si_converter_v1_0_vl_rfs.sv" \

vlog -work xil_defaultlib -64 -incr -mfcu  -sv -L axi_vip_v1_1_13 -L smartconnect_v1_0 -L zynq_ultra_ps_e_vip_v1_0_13 -L xilinx_vip "+incdir+../../../../SoC.gen/sources_1/bd/SoC/ipshared/ec67/hdl" "+incdir+../../../../SoC.gen/sources_1/bd/SoC/ipshared/abef/hdl" "+incdir+../../../../SoC.gen/sources_1/bd/SoC/ipshared/f0b6/hdl/verilog" "+incdir+../../../../SoC.gen/sources_1/bd/SoC/ipshared/66be/hdl/verilog" "+incdir+../../../../SoC.gen/sources_1/bd/SoC/ip/SoC_MY_IP_0_0/IP/IP.srcs/sources_1/ip/ila_debug/hdl/verilog" "+incdir+/opt/xilinx/Vivado/2022.2/data/xilinx_vip/include" \
"../../../../SoC.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_9/sim/bd_d7be_s00sic_0.sv" \

vlog -work smartconnect_v1_0 -64 -incr -mfcu  -sv -L axi_vip_v1_1_13 -L smartconnect_v1_0 -L zynq_ultra_ps_e_vip_v1_0_13 -L xilinx_vip "+incdir+../../../../SoC.gen/sources_1/bd/SoC/ipshared/ec67/hdl" "+incdir+../../../../SoC.gen/sources_1/bd/SoC/ipshared/abef/hdl" "+incdir+../../../../SoC.gen/sources_1/bd/SoC/ipshared/f0b6/hdl/verilog" "+incdir+../../../../SoC.gen/sources_1/bd/SoC/ipshared/66be/hdl/verilog" "+incdir+../../../../SoC.gen/sources_1/bd/SoC/ip/SoC_MY_IP_0_0/IP/IP.srcs/sources_1/ip/ila_debug/hdl/verilog" "+incdir+/opt/xilinx/Vivado/2022.2/data/xilinx_vip/include" \
"../../../../SoC.gen/sources_1/bd/SoC/ipshared/f38e/hdl/sc_axi2sc_v1_0_vl_rfs.sv" \

vlog -work xil_defaultlib -64 -incr -mfcu  -sv -L axi_vip_v1_1_13 -L smartconnect_v1_0 -L zynq_ultra_ps_e_vip_v1_0_13 -L xilinx_vip "+incdir+../../../../SoC.gen/sources_1/bd/SoC/ipshared/ec67/hdl" "+incdir+../../../../SoC.gen/sources_1/bd/SoC/ipshared/abef/hdl" "+incdir+../../../../SoC.gen/sources_1/bd/SoC/ipshared/f0b6/hdl/verilog" "+incdir+../../../../SoC.gen/sources_1/bd/SoC/ipshared/66be/hdl/verilog" "+incdir+../../../../SoC.gen/sources_1/bd/SoC/ip/SoC_MY_IP_0_0/IP/IP.srcs/sources_1/ip/ila_debug/hdl/verilog" "+incdir+/opt/xilinx/Vivado/2022.2/data/xilinx_vip/include" \
"../../../../SoC.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_10/sim/bd_d7be_s00a2s_0.sv" \

vlog -work smartconnect_v1_0 -64 -incr -mfcu  -sv -L axi_vip_v1_1_13 -L smartconnect_v1_0 -L zynq_ultra_ps_e_vip_v1_0_13 -L xilinx_vip "+incdir+../../../../SoC.gen/sources_1/bd/SoC/ipshared/ec67/hdl" "+incdir+../../../../SoC.gen/sources_1/bd/SoC/ipshared/abef/hdl" "+incdir+../../../../SoC.gen/sources_1/bd/SoC/ipshared/f0b6/hdl/verilog" "+incdir+../../../../SoC.gen/sources_1/bd/SoC/ipshared/66be/hdl/verilog" "+incdir+../../../../SoC.gen/sources_1/bd/SoC/ip/SoC_MY_IP_0_0/IP/IP.srcs/sources_1/ip/ila_debug/hdl/verilog" "+incdir+/opt/xilinx/Vivado/2022.2/data/xilinx_vip/include" \
"../../../../SoC.gen/sources_1/bd/SoC/ipshared/66be/hdl/sc_node_v1_0_vl_rfs.sv" \

vlog -work xil_defaultlib -64 -incr -mfcu  -sv -L axi_vip_v1_1_13 -L smartconnect_v1_0 -L zynq_ultra_ps_e_vip_v1_0_13 -L xilinx_vip "+incdir+../../../../SoC.gen/sources_1/bd/SoC/ipshared/ec67/hdl" "+incdir+../../../../SoC.gen/sources_1/bd/SoC/ipshared/abef/hdl" "+incdir+../../../../SoC.gen/sources_1/bd/SoC/ipshared/f0b6/hdl/verilog" "+incdir+../../../../SoC.gen/sources_1/bd/SoC/ipshared/66be/hdl/verilog" "+incdir+../../../../SoC.gen/sources_1/bd/SoC/ip/SoC_MY_IP_0_0/IP/IP.srcs/sources_1/ip/ila_debug/hdl/verilog" "+incdir+/opt/xilinx/Vivado/2022.2/data/xilinx_vip/include" \
"../../../../SoC.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_11/sim/bd_d7be_sarn_0.sv" \
"../../../../SoC.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_12/sim/bd_d7be_srn_0.sv" \
"../../../../SoC.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_13/sim/bd_d7be_sawn_0.sv" \
"../../../../SoC.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_14/sim/bd_d7be_swn_0.sv" \
"../../../../SoC.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_15/sim/bd_d7be_sbn_0.sv" \
"../../../../SoC.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_16/sim/bd_d7be_s01mmu_0.sv" \
"../../../../SoC.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_17/sim/bd_d7be_s01tr_0.sv" \
"../../../../SoC.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_18/sim/bd_d7be_s01sic_0.sv" \
"../../../../SoC.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_19/sim/bd_d7be_s01a2s_0.sv" \
"../../../../SoC.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_20/sim/bd_d7be_sarn_1.sv" \
"../../../../SoC.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_21/sim/bd_d7be_srn_1.sv" \
"../../../../SoC.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_22/sim/bd_d7be_sawn_1.sv" \
"../../../../SoC.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_23/sim/bd_d7be_swn_1.sv" \
"../../../../SoC.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_24/sim/bd_d7be_sbn_1.sv" \

vlog -work smartconnect_v1_0 -64 -incr -mfcu  -sv -L axi_vip_v1_1_13 -L smartconnect_v1_0 -L zynq_ultra_ps_e_vip_v1_0_13 -L xilinx_vip "+incdir+../../../../SoC.gen/sources_1/bd/SoC/ipshared/ec67/hdl" "+incdir+../../../../SoC.gen/sources_1/bd/SoC/ipshared/abef/hdl" "+incdir+../../../../SoC.gen/sources_1/bd/SoC/ipshared/f0b6/hdl/verilog" "+incdir+../../../../SoC.gen/sources_1/bd/SoC/ipshared/66be/hdl/verilog" "+incdir+../../../../SoC.gen/sources_1/bd/SoC/ip/SoC_MY_IP_0_0/IP/IP.srcs/sources_1/ip/ila_debug/hdl/verilog" "+incdir+/opt/xilinx/Vivado/2022.2/data/xilinx_vip/include" \
"../../../../SoC.gen/sources_1/bd/SoC/ipshared/9cc5/hdl/sc_sc2axi_v1_0_vl_rfs.sv" \

vlog -work xil_defaultlib -64 -incr -mfcu  -sv -L axi_vip_v1_1_13 -L smartconnect_v1_0 -L zynq_ultra_ps_e_vip_v1_0_13 -L xilinx_vip "+incdir+../../../../SoC.gen/sources_1/bd/SoC/ipshared/ec67/hdl" "+incdir+../../../../SoC.gen/sources_1/bd/SoC/ipshared/abef/hdl" "+incdir+../../../../SoC.gen/sources_1/bd/SoC/ipshared/f0b6/hdl/verilog" "+incdir+../../../../SoC.gen/sources_1/bd/SoC/ipshared/66be/hdl/verilog" "+incdir+../../../../SoC.gen/sources_1/bd/SoC/ip/SoC_MY_IP_0_0/IP/IP.srcs/sources_1/ip/ila_debug/hdl/verilog" "+incdir+/opt/xilinx/Vivado/2022.2/data/xilinx_vip/include" \
"../../../../SoC.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_25/sim/bd_d7be_m00s2a_0.sv" \
"../../../../SoC.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_26/sim/bd_d7be_m00arn_0.sv" \
"../../../../SoC.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_27/sim/bd_d7be_m00rn_0.sv" \
"../../../../SoC.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_28/sim/bd_d7be_m00awn_0.sv" \
"../../../../SoC.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_29/sim/bd_d7be_m00wn_0.sv" \
"../../../../SoC.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_30/sim/bd_d7be_m00bn_0.sv" \

vlog -work smartconnect_v1_0 -64 -incr -mfcu  -sv -L axi_vip_v1_1_13 -L smartconnect_v1_0 -L zynq_ultra_ps_e_vip_v1_0_13 -L xilinx_vip "+incdir+../../../../SoC.gen/sources_1/bd/SoC/ipshared/ec67/hdl" "+incdir+../../../../SoC.gen/sources_1/bd/SoC/ipshared/abef/hdl" "+incdir+../../../../SoC.gen/sources_1/bd/SoC/ipshared/f0b6/hdl/verilog" "+incdir+../../../../SoC.gen/sources_1/bd/SoC/ipshared/66be/hdl/verilog" "+incdir+../../../../SoC.gen/sources_1/bd/SoC/ip/SoC_MY_IP_0_0/IP/IP.srcs/sources_1/ip/ila_debug/hdl/verilog" "+incdir+/opt/xilinx/Vivado/2022.2/data/xilinx_vip/include" \
"../../../../SoC.gen/sources_1/bd/SoC/ipshared/6bba/hdl/sc_exit_v1_0_vl_rfs.sv" \

vlog -work xil_defaultlib -64 -incr -mfcu  -sv -L axi_vip_v1_1_13 -L smartconnect_v1_0 -L zynq_ultra_ps_e_vip_v1_0_13 -L xilinx_vip "+incdir+../../../../SoC.gen/sources_1/bd/SoC/ipshared/ec67/hdl" "+incdir+../../../../SoC.gen/sources_1/bd/SoC/ipshared/abef/hdl" "+incdir+../../../../SoC.gen/sources_1/bd/SoC/ipshared/f0b6/hdl/verilog" "+incdir+../../../../SoC.gen/sources_1/bd/SoC/ipshared/66be/hdl/verilog" "+incdir+../../../../SoC.gen/sources_1/bd/SoC/ip/SoC_MY_IP_0_0/IP/IP.srcs/sources_1/ip/ila_debug/hdl/verilog" "+incdir+/opt/xilinx/Vivado/2022.2/data/xilinx_vip/include" \
"../../../../SoC.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_31/sim/bd_d7be_m00e_0.sv" \

vlog -work xil_defaultlib -64 -incr -mfcu  "+incdir+../../../../SoC.gen/sources_1/bd/SoC/ipshared/ec67/hdl" "+incdir+../../../../SoC.gen/sources_1/bd/SoC/ipshared/abef/hdl" "+incdir+../../../../SoC.gen/sources_1/bd/SoC/ipshared/f0b6/hdl/verilog" "+incdir+../../../../SoC.gen/sources_1/bd/SoC/ipshared/66be/hdl/verilog" "+incdir+../../../../SoC.gen/sources_1/bd/SoC/ip/SoC_MY_IP_0_0/IP/IP.srcs/sources_1/ip/ila_debug/hdl/verilog" "+incdir+/opt/xilinx/Vivado/2022.2/data/xilinx_vip/include" \
"../../../../SoC.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/sim/bd_d7be.v" \

vlog -work axi_register_slice_v2_1_27 -64 -incr -mfcu  "+incdir+../../../../SoC.gen/sources_1/bd/SoC/ipshared/ec67/hdl" "+incdir+../../../../SoC.gen/sources_1/bd/SoC/ipshared/abef/hdl" "+incdir+../../../../SoC.gen/sources_1/bd/SoC/ipshared/f0b6/hdl/verilog" "+incdir+../../../../SoC.gen/sources_1/bd/SoC/ipshared/66be/hdl/verilog" "+incdir+../../../../SoC.gen/sources_1/bd/SoC/ip/SoC_MY_IP_0_0/IP/IP.srcs/sources_1/ip/ila_debug/hdl/verilog" "+incdir+/opt/xilinx/Vivado/2022.2/data/xilinx_vip/include" \
"../../../../SoC.gen/sources_1/bd/SoC/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v" \

vlog -work xil_defaultlib -64 -incr -mfcu  "+incdir+../../../../SoC.gen/sources_1/bd/SoC/ipshared/ec67/hdl" "+incdir+../../../../SoC.gen/sources_1/bd/SoC/ipshared/abef/hdl" "+incdir+../../../../SoC.gen/sources_1/bd/SoC/ipshared/f0b6/hdl/verilog" "+incdir+../../../../SoC.gen/sources_1/bd/SoC/ipshared/66be/hdl/verilog" "+incdir+../../../../SoC.gen/sources_1/bd/SoC/ip/SoC_MY_IP_0_0/IP/IP.srcs/sources_1/ip/ila_debug/hdl/verilog" "+incdir+/opt/xilinx/Vivado/2022.2/data/xilinx_vip/include" \
"../../../../SoC.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/sim/SoC_axi_smc_0.v" \

vcom -work xil_defaultlib -64 -93  \
"../../../../SoC.gen/sources_1/bd/SoC/ip/SoC_rst_ps8_0_99M_0/sim/SoC_rst_ps8_0_99M_0.vhd" \

vlog -work xil_defaultlib -64 -incr -mfcu  "+incdir+../../../../SoC.gen/sources_1/bd/SoC/ipshared/ec67/hdl" "+incdir+../../../../SoC.gen/sources_1/bd/SoC/ipshared/abef/hdl" "+incdir+../../../../SoC.gen/sources_1/bd/SoC/ipshared/f0b6/hdl/verilog" "+incdir+../../../../SoC.gen/sources_1/bd/SoC/ipshared/66be/hdl/verilog" "+incdir+../../../../SoC.gen/sources_1/bd/SoC/ip/SoC_MY_IP_0_0/IP/IP.srcs/sources_1/ip/ila_debug/hdl/verilog" "+incdir+/opt/xilinx/Vivado/2022.2/data/xilinx_vip/include" \
"../../../../SoC.gen/sources_1/bd/SoC/sim/SoC.v" \

vlog -work xil_defaultlib \
"glbl.v"

