
# -*- python -*-

Module('caba:half_gateway_target',
	classname = 'soclib::caba::HalfGatewayTarget',
	   tmpl_parameters = [],
	header_files = ['../source/include/half_gateway_target.h',],
	implementation_files = ['../source/src/half_gateway_target.cpp',],
	ports = [
	
                Port('bit_in', 'p_resetn', auto = 'resetn'),
		Port('clock_in', 'p_clk', auto = 'clock'),
	        Port('ring_in', 'p_ring_in'),
	        Port('ring_out', 'p_ring_out'),
                Port('fifo_input', 'p_rsp_fifo'),
	        Port('fifo_output', 'p_cmd_fifo'),
	],
	instance_parameters = [
        parameter.Bool('alloc_target'),
        parameter.Int('cmd_fifo_depth'),
	parameter.Module('mt', 'common:mapping_table', auto='env:mapping_table'),
        parameter.IntTab('ringid'),
        parameter.Bool('local'),
		],


	uses = [
		Uses('base_module'),
                Uses('common:mapping_table'),
	        Uses('generic_fifo'),
                
		],
)
