[11:20:21.937] <TB1>     INFO: *** Welcome to pxar ***
[11:20:21.938] <TB1>     INFO: *** Today: 2016/06/13
[11:20:21.946] <TB1>     INFO: *** Version: b2a7-dirty
[11:20:21.946] <TB1>     INFO: readRocDacs: /home/silpix5/allTestResults/M-I-1-13_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-I-1-13_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//dacParameters_C15.dat
[11:20:21.947] <TB1>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-I-1-13_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-I-1-13_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//tbmParameters_C0b.dat
[11:20:21.947] <TB1>     INFO: readMaskFile: /home/silpix5/allTestResults/M-I-1-13_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//defaultMaskFile.dat
[11:20:21.947] <TB1>     INFO: readTrimFile: /home/silpix5/allTestResults/M-I-1-13_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-I-1-13_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//trimParameters_C15.dat
[11:20:22.024] <TB1>     INFO:         clk: 4
[11:20:22.024] <TB1>     INFO:         ctr: 4
[11:20:22.024] <TB1>     INFO:         sda: 19
[11:20:22.024] <TB1>     INFO:         tin: 9
[11:20:22.024] <TB1>     INFO:         level: 15
[11:20:22.024] <TB1>     INFO:         triggerdelay: 0
[11:20:22.024] <TB1>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[11:20:22.024] <TB1>     INFO: Log level: DEBUG
[11:20:22.036] <TB1>     INFO: Found DTB DTB_WRECOM
[11:20:22.045] <TB1>    QUIET: Connection to board DTB_WRECOM opened.
[11:20:22.049] <TB1>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    26
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WRECOM
MAC address: 40D85511801A
Hostname:    pixelDTB026
Comment:     
------------------------------------------------------
[11:20:22.051] <TB1>     INFO: RPC call hashes of host and DTB match: 398089610
[11:20:23.614] <TB1>     INFO: DUT info: 
[11:20:23.614] <TB1>     INFO: The DUT currently contains the following objects:
[11:20:23.614] <TB1>     INFO:  2 TBM Cores tbm08c (2 ON)
[11:20:23.614] <TB1>     INFO: 	TBM Core alpha (0): 7 registers set
[11:20:23.614] <TB1>     INFO: 	TBM Core beta  (1): 7 registers set
[11:20:23.614] <TB1>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[11:20:23.614] <TB1>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[11:20:23.614] <TB1>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[11:20:23.614] <TB1>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[11:20:23.614] <TB1>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[11:20:23.614] <TB1>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[11:20:23.614] <TB1>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[11:20:23.614] <TB1>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[11:20:23.614] <TB1>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[11:20:23.614] <TB1>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[11:20:23.614] <TB1>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[11:20:23.614] <TB1>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[11:20:23.614] <TB1>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[11:20:23.614] <TB1>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[11:20:23.614] <TB1>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[11:20:23.614] <TB1>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[11:20:23.614] <TB1>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[11:20:23.614] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[11:20:23.614] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[11:20:23.614] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[11:20:23.614] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[11:20:23.614] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[11:20:23.614] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[11:20:23.615] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[11:20:23.615] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[11:20:23.615] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[11:20:23.615] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[11:20:23.615] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[11:20:23.615] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[11:20:23.615] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[11:20:23.615] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[11:20:23.615] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[11:20:23.615] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[11:20:23.615] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[11:20:23.615] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[11:20:23.615] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[11:20:23.615] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[11:20:23.615] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[11:20:23.615] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[11:20:23.615] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[11:20:23.615] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[11:20:23.615] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[11:20:23.615] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[11:20:23.615] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[11:20:23.615] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[11:20:23.615] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[11:20:23.615] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[11:20:23.615] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[11:20:23.615] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[11:20:23.615] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[11:20:23.615] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[11:20:23.615] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[11:20:23.615] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[11:20:23.615] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[11:20:23.615] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[11:20:23.615] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[11:20:23.615] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[11:20:23.615] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[11:20:23.615] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[11:20:23.615] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[11:20:23.615] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[11:20:23.615] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[11:20:23.615] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[11:20:23.615] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[11:20:23.615] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[11:20:23.615] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[11:20:23.615] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[11:20:23.615] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[11:20:23.615] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[11:20:23.615] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[11:20:23.615] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[11:20:23.615] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[11:20:23.615] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[11:20:23.615] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[11:20:23.615] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[11:20:23.615] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[11:20:23.615] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[11:20:23.615] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[11:20:23.615] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[11:20:23.615] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[11:20:23.615] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[11:20:23.615] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[11:20:23.615] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[11:20:23.615] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[11:20:23.615] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[11:20:23.615] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[11:20:23.615] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[11:20:23.615] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[11:20:23.615] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[11:20:23.615] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[11:20:23.615] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[11:20:23.615] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[11:20:23.615] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[11:20:23.615] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[11:20:23.615] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[11:20:23.615] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[11:20:23.615] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[11:20:23.615] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[11:20:23.615] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[11:20:23.615] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[11:20:23.615] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[11:20:23.615] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[11:20:23.615] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[11:20:23.615] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[11:20:23.616] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[11:20:23.616] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[11:20:23.616] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[11:20:23.616] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[11:20:23.616] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[11:20:23.616] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[11:20:23.616] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[11:20:23.616] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[11:20:23.616] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[11:20:23.616] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[11:20:23.616] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[11:20:23.616] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[11:20:23.616] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[11:20:23.616] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[11:20:23.616] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[11:20:23.616] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[11:20:23.616] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[11:20:23.616] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[11:20:23.616] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[11:20:23.616] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[11:20:23.616] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[11:20:23.616] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[11:20:23.616] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[11:20:23.616] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[11:20:23.616] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[11:20:23.616] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[11:20:23.616] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[11:20:23.616] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[11:20:23.616] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[11:20:23.616] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[11:20:23.616] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[11:20:23.616] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[11:20:23.616] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[11:20:23.616] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[11:20:23.616] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[11:20:23.616] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[11:20:23.616] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[11:20:23.616] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[11:20:23.616] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[11:20:23.616] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[11:20:23.616] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[11:20:23.616] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[11:20:23.616] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[11:20:23.616] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[11:20:23.616] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[11:20:23.616] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[11:20:23.616] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[11:20:23.616] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[11:20:23.616] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[11:20:23.616] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[11:20:23.616] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[11:20:23.616] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[11:20:23.616] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[11:20:23.616] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[11:20:23.616] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[11:20:23.616] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[11:20:23.616] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[11:20:23.616] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[11:20:23.616] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[11:20:23.616] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[11:20:23.616] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[11:20:23.616] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[11:20:23.616] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[11:20:23.616] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[11:20:23.616] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[11:20:23.616] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[11:20:23.616] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[11:20:23.616] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[11:20:23.616] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[11:20:23.616] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[11:20:23.616] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[11:20:23.616] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[11:20:23.616] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[11:20:23.616] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[11:20:23.616] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[11:20:23.616] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[11:20:23.617] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[11:20:23.617] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[11:20:23.617] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[11:20:23.630] <TB1>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 30990336
[11:20:23.630] <TB1>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0x1ee2f90
[11:20:23.630] <TB1>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0x1e59770
[11:20:23.630] <TB1>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7f4575d94010
[11:20:23.630] <TB1>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7f457bfff510
[11:20:23.630] <TB1>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 31055872 fPxarMemory = 0x7f4575d94010
[11:20:23.631] <TB1>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 387.5mA
[11:20:23.632] <TB1>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 477.5mA
[11:20:23.632] <TB1>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 14.7 C
[11:20:23.632] <TB1>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[11:20:24.033] <TB1>     INFO: enter 'restricted' command line mode
[11:20:24.033] <TB1>     INFO: enter test to run
[11:20:24.033] <TB1>     INFO:   test: FPIXTest no parameter change
[11:20:24.033] <TB1>     INFO:   running: fpixtest
[11:20:24.033] <TB1>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[11:20:24.036] <TB1>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[11:20:24.036] <TB1>     INFO: ######################################################################
[11:20:24.037] <TB1>     INFO: PixTestFPIXTest::doTest()
[11:20:24.037] <TB1>     INFO: ######################################################################
[11:20:24.040] <TB1>     INFO: ######################################################################
[11:20:24.040] <TB1>     INFO: PixTestPretest::doTest()
[11:20:24.040] <TB1>     INFO: ######################################################################
[11:20:24.043] <TB1>     INFO:    ----------------------------------------------------------------------
[11:20:24.043] <TB1>     INFO:    PixTestPretest::programROC() 
[11:20:24.043] <TB1>     INFO:    ----------------------------------------------------------------------
[11:20:42.061] <TB1>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[11:20:42.061] <TB1>     INFO: IA differences per ROC:  19.3 18.5 22.5 20.1 19.3 19.3 19.3 19.3 17.7 20.1 17.7 19.3 20.9 18.5 18.5 19.3
[11:20:42.142] <TB1>     INFO:    ----------------------------------------------------------------------
[11:20:42.142] <TB1>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[11:20:42.142] <TB1>     INFO:    ----------------------------------------------------------------------
[11:20:42.245] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L285> offset current from other 15 ROCs is 72.2813 mA
[11:20:42.352] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 0 iter 0 Vana 78 Ia 24.1187 mA
[11:20:42.454] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 1 iter 0 Vana 78 Ia 24.1187 mA
[11:20:42.556] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 2 iter 0 Vana 78 Ia 28.2187 mA
[11:20:42.657] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  1 Vana  54 Ia 21.7187 mA
[11:20:42.757] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  2 Vana  68 Ia 25.7187 mA
[11:20:42.858] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  3 Vana  59 Ia 23.3187 mA
[11:20:42.958] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  4 Vana  63 Ia 24.1187 mA
[11:20:43.060] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 3 iter 0 Vana 78 Ia 24.9187 mA
[11:20:43.161] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  1 Vana  74 Ia 24.1187 mA
[11:20:43.263] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 4 iter 0 Vana 78 Ia 24.9187 mA
[11:20:43.363] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  1 Vana  74 Ia 23.3187 mA
[11:20:43.464] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  2 Vana  78 Ia 24.9187 mA
[11:20:43.565] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  3 Vana  74 Ia 23.3187 mA
[11:20:43.666] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  4 Vana  78 Ia 24.1187 mA
[11:20:43.769] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 5 iter 0 Vana 78 Ia 24.1187 mA
[11:20:43.873] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 6 iter 0 Vana 78 Ia 24.1187 mA
[11:20:43.975] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 7 iter 0 Vana 78 Ia 23.3187 mA
[11:20:44.076] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  1 Vana  82 Ia 24.9187 mA
[11:20:44.178] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  2 Vana  78 Ia 23.3187 mA
[11:20:44.279] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  3 Vana  82 Ia 24.9187 mA
[11:20:44.380] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  4 Vana  78 Ia 24.1187 mA
[11:20:44.481] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 8 iter 0 Vana 78 Ia 22.5187 mA
[11:20:44.583] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  1 Vana  87 Ia 24.9187 mA
[11:20:44.684] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  2 Vana  83 Ia 24.1187 mA
[11:20:44.785] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 9 iter 0 Vana 78 Ia 24.9187 mA
[11:20:44.885] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  1 Vana  74 Ia 23.3187 mA
[11:20:44.986] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  2 Vana  78 Ia 24.9187 mA
[11:20:45.087] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  3 Vana  74 Ia 23.3187 mA
[11:20:45.187] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  4 Vana  78 Ia 24.9187 mA
[11:20:45.288] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  5 Vana  74 Ia 23.3187 mA
[11:20:45.389] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  6 Vana  78 Ia 24.9187 mA
[11:20:45.490] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  7 Vana  74 Ia 23.3187 mA
[11:20:45.591] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  8 Vana  78 Ia 24.1187 mA
[11:20:45.692] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 10 iter 0 Vana 78 Ia 22.5187 mA
[11:20:45.793] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  1 Vana  87 Ia 25.7187 mA
[11:20:45.895] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  2 Vana  78 Ia 22.5187 mA
[11:20:45.996] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  3 Vana  87 Ia 24.9187 mA
[11:20:46.097] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  4 Vana  83 Ia 24.1187 mA
[11:20:46.198] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 11 iter 0 Vana 78 Ia 24.9187 mA
[11:20:46.298] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  1 Vana  74 Ia 23.3187 mA
[11:20:46.399] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  2 Vana  78 Ia 24.1187 mA
[11:20:46.502] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 12 iter 0 Vana 78 Ia 25.7187 mA
[11:20:46.602] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  1 Vana  69 Ia 24.1187 mA
[11:20:46.704] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 13 iter 0 Vana 78 Ia 23.3187 mA
[11:20:46.804] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  1 Vana  82 Ia 24.1187 mA
[11:20:46.906] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 14 iter 0 Vana 78 Ia 23.3187 mA
[11:20:47.006] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  1 Vana  82 Ia 24.9187 mA
[11:20:47.107] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  2 Vana  78 Ia 23.3187 mA
[11:20:47.208] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  3 Vana  82 Ia 24.9187 mA
[11:20:47.309] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  4 Vana  78 Ia 23.3187 mA
[11:20:47.410] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  5 Vana  82 Ia 24.9187 mA
[11:20:47.510] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  6 Vana  78 Ia 23.3187 mA
[11:20:47.611] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  7 Vana  82 Ia 24.9187 mA
[11:20:47.712] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  8 Vana  78 Ia 23.3187 mA
[11:20:47.813] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  9 Vana  82 Ia 24.9187 mA
[11:20:47.914] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter 10 Vana  78 Ia 23.3187 mA
[11:20:48.015] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter 11 Vana  82 Ia 24.9187 mA
[11:20:48.116] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 15 iter 0 Vana 78 Ia 24.1187 mA
[11:20:48.143] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  0 Vana  78
[11:20:48.144] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  1 Vana  78
[11:20:48.144] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  2 Vana  63
[11:20:48.144] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  3 Vana  74
[11:20:48.144] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  4 Vana  78
[11:20:48.144] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  5 Vana  78
[11:20:48.144] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  6 Vana  78
[11:20:48.144] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  7 Vana  78
[11:20:48.144] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  8 Vana  83
[11:20:48.144] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  9 Vana  78
[11:20:48.145] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 10 Vana  83
[11:20:48.145] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 11 Vana  78
[11:20:48.145] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 12 Vana  69
[11:20:48.145] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 13 Vana  82
[11:20:48.145] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 14 Vana  82
[11:20:48.145] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 15 Vana  78
[11:20:49.973] <TB1>     INFO: PixTestPretest::setVana() done, Module Ia 389.1 mA = 24.3188 mA/ROC
[11:20:49.973] <TB1>     INFO: i(loss) [mA/ROC]:     20.1  19.3  20.1  19.3  20.9  19.3  20.1  19.3  19.3  20.1  20.1  19.3  19.3  20.1  20.1  19.3
[11:20:50.010] <TB1>     INFO:    ----------------------------------------------------------------------
[11:20:50.011] <TB1>     INFO:    PixTestPretest::findWorkingPixel()
[11:20:50.011] <TB1>     INFO:    ----------------------------------------------------------------------
[11:20:50.147] <TB1>     INFO: Expecting 231680 events.
[11:20:58.439] <TB1>     INFO: 231680 events read in total (7575ms).
[11:20:58.592] <TB1>     INFO: Test took 8578ms.
[11:20:58.794] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C0 OK, with vthrComp = 85 and Delta(CalDel) = 65
[11:20:58.799] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C1 OK, with vthrComp = 99 and Delta(CalDel) = 64
[11:20:58.803] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C2 OK, with vthrComp = 81 and Delta(CalDel) = 62
[11:20:58.806] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C3 OK, with vthrComp = 93 and Delta(CalDel) = 65
[11:20:58.810] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C4 OK, with vthrComp = 112 and Delta(CalDel) = 59
[11:20:58.814] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C5 OK, with vthrComp = 106 and Delta(CalDel) = 61
[11:20:58.817] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C6 OK, with vthrComp = 96 and Delta(CalDel) = 61
[11:20:58.821] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C7 OK, with vthrComp = 93 and Delta(CalDel) = 61
[11:20:58.824] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C8 OK, with vthrComp = 79 and Delta(CalDel) = 61
[11:20:58.828] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C9 OK, with vthrComp = 98 and Delta(CalDel) = 63
[11:20:58.833] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C10 OK, with vthrComp = 81 and Delta(CalDel) = 62
[11:20:58.837] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C11 OK, with vthrComp = 88 and Delta(CalDel) = 61
[11:20:58.842] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C12 OK, with vthrComp = 87 and Delta(CalDel) = 63
[11:20:58.849] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C13 OK, with vthrComp = 99 and Delta(CalDel) = 66
[11:20:58.853] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C14 OK, with vthrComp = 96 and Delta(CalDel) = 63
[11:20:58.857] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C15 OK, with vthrComp = 100 and Delta(CalDel) = 64
[11:20:58.903] <TB1>     INFO: Found working pixel in all ROCs: col/row = 12/22
[11:20:58.936] <TB1>     INFO:    ----------------------------------------------------------------------
[11:20:58.936] <TB1>     INFO:    PixTestPretest::setVthrCompCalDel()
[11:20:58.936] <TB1>     INFO:    ----------------------------------------------------------------------
[11:20:59.074] <TB1>     INFO: Expecting 231680 events.
[11:21:07.397] <TB1>     INFO: 231680 events read in total (7607ms).
[11:21:07.403] <TB1>     INFO: Test took 8462ms.
[11:21:07.426] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 150 +/- 32
[11:21:07.739] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 167 +/- 33.5
[11:21:07.742] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 157 +/- 32
[11:21:07.746] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 164 +/- 32
[11:21:07.750] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 127 +/- 30
[11:21:07.753] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 130 +/- 30
[11:21:07.757] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 125 +/- 30
[11:21:07.760] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 135 +/- 29.5
[11:21:07.765] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 144 +/- 31
[11:21:07.768] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 143 +/- 31
[11:21:07.772] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 143 +/- 31.5
[11:21:07.777] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 132 +/- 30.5
[11:21:07.781] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 145 +/- 31.5
[11:21:07.784] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 154 +/- 33
[11:21:07.788] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 138 +/- 30.5
[11:21:07.793] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 148 +/- 31.5
[11:21:07.828] <TB1>     INFO: PixTestPretest::setVthrCompCalDel() done
[11:21:07.828] <TB1>     INFO: CalDel:      150   167   157   164   127   130   125   135   144   143   143   132   145   154   138   148
[11:21:07.828] <TB1>     INFO: VthrComp:     51    51    51    51    51    51    51    51    51    51    51    51    51    51    51    51
[11:21:07.833] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-1-13_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//dacParameters_C0.dat
[11:21:07.833] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-1-13_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//dacParameters_C1.dat
[11:21:07.833] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-1-13_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//dacParameters_C2.dat
[11:21:07.833] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-1-13_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//dacParameters_C3.dat
[11:21:07.834] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-1-13_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//dacParameters_C4.dat
[11:21:07.834] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-1-13_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//dacParameters_C5.dat
[11:21:07.834] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-1-13_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//dacParameters_C6.dat
[11:21:07.834] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-1-13_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//dacParameters_C7.dat
[11:21:07.834] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-1-13_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//dacParameters_C8.dat
[11:21:07.834] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-1-13_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//dacParameters_C9.dat
[11:21:07.834] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-1-13_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//dacParameters_C10.dat
[11:21:07.835] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-1-13_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//dacParameters_C11.dat
[11:21:07.835] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-1-13_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//dacParameters_C12.dat
[11:21:07.835] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-1-13_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//dacParameters_C13.dat
[11:21:07.835] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-1-13_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//dacParameters_C14.dat
[11:21:07.835] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-1-13_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//dacParameters_C15.dat
[11:21:07.835] <TB1>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-I-1-13_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//tbmParameters_C0a.dat
[11:21:07.835] <TB1>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-I-1-13_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//tbmParameters_C0b.dat
[11:21:07.835] <TB1>     INFO: PixTestPretest::doTest() done, duration: 43 seconds
[11:21:07.836] <TB1>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[11:21:07.926] <TB1>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[11:21:07.926] <TB1>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[11:21:07.926] <TB1>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[11:21:07.926] <TB1>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[11:21:07.930] <TB1>     INFO: ######################################################################
[11:21:07.930] <TB1>     INFO: PixTestTiming::doTest()
[11:21:07.930] <TB1>     INFO: ######################################################################
[11:21:07.930] <TB1>     INFO:    ----------------------------------------------------------------------
[11:21:07.930] <TB1>     INFO:    PixTestTiming::TBMPhaseScan()
[11:21:07.930] <TB1>     INFO:    ----------------------------------------------------------------------
[11:21:07.930] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[11:21:09.828] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[11:21:12.102] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[11:21:14.376] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[11:21:16.648] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[11:21:18.925] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[11:21:21.198] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[11:21:23.471] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[11:21:25.744] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[11:21:28.022] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[11:21:30.304] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[11:21:32.584] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[11:21:34.864] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[11:21:37.139] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[11:21:39.413] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[11:21:41.687] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[11:21:43.961] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[11:21:45.488] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[11:21:47.007] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[11:21:48.542] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[11:21:50.062] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[11:21:51.583] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[11:21:53.108] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[11:21:54.636] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[11:21:56.159] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[11:21:57.692] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[11:21:59.217] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[11:22:00.740] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[11:22:02.452] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[11:22:03.995] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[11:22:05.711] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[11:22:07.250] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[11:22:08.765] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[11:22:10.289] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[11:22:11.812] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[11:22:13.336] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[11:22:14.858] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[11:22:16.383] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[11:22:17.910] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[11:22:19.433] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[11:22:20.959] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[11:22:23.233] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[11:22:25.516] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[11:22:27.792] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[11:22:30.065] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[11:22:32.338] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[11:22:34.612] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[11:22:36.884] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[11:22:39.158] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[11:22:41.431] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[11:22:43.704] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[11:22:45.977] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[11:22:48.251] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[11:22:50.524] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[11:22:52.799] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[11:22:55.073] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[11:22:57.346] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[11:22:59.619] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[11:23:01.892] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[11:23:04.166] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[11:23:06.439] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[11:23:08.712] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[11:23:10.988] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[11:23:13.262] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[11:23:15.535] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[11:23:17.822] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[11:23:20.109] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[11:23:22.383] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[11:23:24.658] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[11:23:26.932] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[11:23:29.205] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[11:23:31.478] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[11:23:33.752] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[11:23:35.282] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[11:23:37.554] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[11:23:39.829] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[11:23:42.105] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[11:23:44.380] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[11:23:46.655] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[11:23:48.938] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[11:23:51.215] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[11:23:54.993] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[11:23:57.092] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[11:23:59.926] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[11:24:02.389] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[11:24:05.231] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[11:24:07.505] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[11:24:09.978] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[11:24:12.814] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[11:24:14.345] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[11:24:15.864] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[11:24:17.385] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[11:24:18.905] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[11:24:20.424] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[11:24:21.944] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[11:24:23.464] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[11:24:24.985] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[11:24:26.508] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[11:24:28.034] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[11:24:29.555] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[11:24:31.084] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[11:24:32.610] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[11:24:34.132] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[11:24:35.653] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[11:24:37.173] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[11:24:39.447] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[11:24:41.721] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[11:24:43.994] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[11:24:46.266] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[11:24:48.540] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[11:24:50.814] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[11:24:53.088] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[11:24:55.361] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[11:24:57.634] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[11:24:59.907] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[11:25:02.195] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[11:25:04.467] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[11:25:06.740] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[11:25:09.015] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[11:25:11.288] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[11:25:13.561] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[11:25:15.834] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[11:25:18.108] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[11:25:20.381] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[11:25:22.654] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[11:25:24.930] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[11:25:27.204] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[11:25:29.477] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[11:25:32.135] <TB1>     INFO: TBM Phase Settings: 240
[11:25:32.135] <TB1>     INFO: 400MHz Phase: 4
[11:25:32.135] <TB1>     INFO: 160MHz Phase: 7
[11:25:32.135] <TB1>     INFO: Functional Phase Area: 4
[11:25:32.138] <TB1>     INFO: Test took 264208 ms.
[11:25:32.138] <TB1>     INFO: PixTestTiming::TBMPhaseScan() done.
[11:25:32.139] <TB1>     INFO:    ----------------------------------------------------------------------
[11:25:32.139] <TB1>     INFO:    PixTestTiming::ROCDelayScan()
[11:25:32.139] <TB1>     INFO:    ----------------------------------------------------------------------
[11:25:32.139] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[11:25:33.281] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[11:25:35.177] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[11:25:37.075] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[11:25:38.972] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[11:25:40.868] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[11:25:42.763] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[11:25:44.661] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[11:25:46.557] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[11:25:50.520] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[11:25:54.108] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[11:25:58.262] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[11:26:02.226] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[11:26:05.004] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[11:26:09.594] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[11:26:12.814] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[11:26:16.214] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[11:26:17.733] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[11:26:19.254] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[11:26:21.528] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[11:26:23.802] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[11:26:26.075] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[11:26:28.348] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[11:26:30.622] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[11:26:32.141] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[11:26:33.660] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[11:26:35.181] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[11:26:37.454] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[11:26:39.728] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[11:26:41.000] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[11:26:44.275] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[11:26:46.567] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[11:26:48.103] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[11:26:49.622] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[11:26:51.144] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[11:26:53.419] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[11:26:55.705] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[11:26:57.980] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[11:27:00.255] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[11:27:02.529] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[11:27:04.049] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[11:27:05.568] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[11:27:07.089] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[11:27:09.362] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[11:27:11.636] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[11:27:13.911] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[11:27:16.185] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[11:27:18.458] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[11:27:19.984] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[11:27:21.504] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[11:27:23.024] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[11:27:25.299] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[11:27:27.574] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[11:27:29.850] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[11:27:32.123] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[11:27:34.397] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[11:27:35.917] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[11:27:37.437] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[11:27:38.958] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[11:27:41.232] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[11:27:43.505] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[11:27:45.781] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[11:27:48.054] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[11:27:50.330] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[11:27:52.233] <TB1>     INFO: ROC Delay Settings: 228
[11:27:52.233] <TB1>     INFO: ROC Header-Trailer/Token Delay: 11
[11:27:52.233] <TB1>     INFO: ROC Port 0 Delay: 4
[11:27:52.233] <TB1>     INFO: ROC Port 1 Delay: 4
[11:27:52.233] <TB1>     INFO: Functional ROC Area: 5
[11:27:52.236] <TB1>     INFO: Test took 140098 ms.
[11:27:52.236] <TB1>     INFO: PixTestTiming::ROCDelayScan() done.
[11:27:52.236] <TB1>     INFO:    ----------------------------------------------------------------------
[11:27:52.236] <TB1>     INFO:    PixTestTiming::TimingTest()
[11:27:52.236] <TB1>     INFO:    ----------------------------------------------------------------------
[11:27:53.375] <TB1>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 8040 428b 428b 428b 428b 428b 4289 428b 428b e062 c000 a101 8000 4288 4288 4289 4289 4288 4289 4288 4289 e062 c000 
[11:27:53.375] <TB1>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 80b1 4288 4288 4288 4288 4288 4288 4288 4288 e022 c000 a102 8040 4288 4289 4288 4289 4288 4288 4288 4289 e022 c000 
[11:27:53.375] <TB1>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 80c0 4288 4288 4288 4288 4289 4289 4289 4289 e022 c000 a103 80b1 4288 4288 4288 4288 4288 4288 4288 4288 e022 c000 
[11:27:53.375] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[11:28:07.735] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:28:07.735] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[11:28:21.875] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:28:21.875] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[11:28:36.066] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:28:36.066] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[11:28:50.205] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:28:50.205] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[11:29:04.292] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:29:04.292] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[11:29:18.539] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:29:18.539] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[11:29:32.802] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:29:32.802] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[11:29:46.993] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:29:46.993] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[11:30:01.491] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:30:01.492] <TB1>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[11:30:16.386] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:30:16.769] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:30:16.781] <TB1>     INFO: Decoding statistics:
[11:30:16.781] <TB1>     INFO:   General information:
[11:30:16.781] <TB1>     INFO: 	 16bit words read:         240000000
[11:30:16.781] <TB1>     INFO: 	 valid events total:       20000000
[11:30:16.781] <TB1>     INFO: 	 empty events:             20000000
[11:30:16.781] <TB1>     INFO: 	 valid events with pixels: 0
[11:30:16.781] <TB1>     INFO: 	 valid pixel hits:         0
[11:30:16.781] <TB1>     INFO:   Event errors: 	           0
[11:30:16.781] <TB1>     INFO: 	 start marker:             0
[11:30:16.781] <TB1>     INFO: 	 stop marker:              0
[11:30:16.782] <TB1>     INFO: 	 overflow:                 0
[11:30:16.782] <TB1>     INFO: 	 invalid 5bit words:       0
[11:30:16.782] <TB1>     INFO: 	 invalid XOR eye diagram:  0
[11:30:16.782] <TB1>     INFO:   TBM errors: 		           0
[11:30:16.782] <TB1>     INFO: 	 flawed TBM headers:       0
[11:30:16.782] <TB1>     INFO: 	 flawed TBM trailers:      0
[11:30:16.782] <TB1>     INFO: 	 event ID mismatches:      0
[11:30:16.782] <TB1>     INFO:   ROC errors: 		           0
[11:30:16.782] <TB1>     INFO: 	 missing ROC header(s):    0
[11:30:16.782] <TB1>     INFO: 	 misplaced readback start: 0
[11:30:16.782] <TB1>     INFO:   Pixel decoding errors:	   0
[11:30:16.782] <TB1>     INFO: 	 pixel data incomplete:    0
[11:30:16.782] <TB1>     INFO: 	 pixel address:            0
[11:30:16.782] <TB1>     INFO: 	 pulse height fill bit:    0
[11:30:16.782] <TB1>     INFO: 	 buffer corruption:        0
[11:30:16.782] <TB1>     INFO:    ----------------------------------------------------------------------
[11:30:16.782] <TB1>     INFO:    The fraction of properly decoded events is 100.00%: 10000000/10000000
[11:30:16.782] <TB1>     INFO:    ----------------------------------------------------------------------
[11:30:16.782] <TB1>     INFO:    ----------------------------------------------------------------------
[11:30:16.782] <TB1>     INFO:    Read back bit status: 1
[11:30:16.782] <TB1>     INFO:    ----------------------------------------------------------------------
[11:30:16.782] <TB1>     INFO:    ----------------------------------------------------------------------
[11:30:16.782] <TB1>     INFO:    Timings are good!
[11:30:16.782] <TB1>     INFO:    ----------------------------------------------------------------------
[11:30:16.782] <TB1>     INFO: Test took 144546 ms.
[11:30:16.782] <TB1>     INFO: PixTestTiming::TimingTest() done.
[11:30:16.782] <TB1>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-I-1-13_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//tbmParameters_C0a.dat
[11:30:16.782] <TB1>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-I-1-13_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//tbmParameters_C0b.dat
[11:30:16.782] <TB1>     INFO: PixTestTiming::doTest took 548856 ms.
[11:30:16.782] <TB1>     INFO: PixTestTiming::doTest() done
[11:30:16.782] <TB1>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[11:30:16.782] <TB1>     INFO: Write out TBMPhaseScan_0_V0
[11:30:16.783] <TB1>     INFO: Write out TBMPhaseScan_1_V0
[11:30:16.783] <TB1>     INFO: Write out CombinedTBMPhaseScan_V0
[11:30:16.783] <TB1>     INFO: Write out ROCDelayScan3_V0
[11:30:16.783] <TB1>    DEBUG: <PixTestAlive.cc/init:L77> PixTestAlive::init()
[11:30:16.783] <TB1>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[11:30:17.133] <TB1>     INFO: ######################################################################
[11:30:17.133] <TB1>     INFO: PixTestAlive::doTest()
[11:30:17.133] <TB1>     INFO: ######################################################################
[11:30:17.135] <TB1>     INFO:    ----------------------------------------------------------------------
[11:30:17.135] <TB1>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[11:30:17.135] <TB1>     INFO:    ----------------------------------------------------------------------
[11:30:17.137] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[11:30:17.484] <TB1>     INFO: Expecting 41600 events.
[11:30:21.557] <TB1>     INFO: 41600 events read in total (3358ms).
[11:30:21.557] <TB1>     INFO: Test took 4420ms.
[11:30:21.566] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:30:21.566] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66543
[11:30:21.566] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[11:30:21.939] <TB1>     INFO: PixTestAlive::aliveTest() done with 170 decoding errors
[11:30:21.939] <TB1>     INFO: number of dead pixels (per ROC):     0    0    0    0   17    0    0    0    0    0    0    0    0    0    0    0
[11:30:21.939] <TB1>    DEBUG: <PixTestAlive.cc/aliveTest:L188> number of red-efficiency pixels:     0    0    0    0   17    0    0    0    0    0    0    0    0    0    0    0
[11:30:21.942] <TB1>     INFO:    ----------------------------------------------------------------------
[11:30:21.942] <TB1>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[11:30:21.942] <TB1>     INFO:    ----------------------------------------------------------------------
[11:30:21.943] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[11:30:22.289] <TB1>     INFO: Expecting 41600 events.
[11:30:25.269] <TB1>     INFO: 41600 events read in total (2265ms).
[11:30:25.269] <TB1>     INFO: Test took 3326ms.
[11:30:25.269] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:30:25.269] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[11:30:25.269] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[11:30:25.269] <TB1>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[11:30:25.676] <TB1>     INFO: PixTestAlive::maskTest() done
[11:30:25.676] <TB1>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[11:30:25.679] <TB1>     INFO:    ----------------------------------------------------------------------
[11:30:25.679] <TB1>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[11:30:25.679] <TB1>     INFO:    ----------------------------------------------------------------------
[11:30:25.680] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[11:30:26.024] <TB1>     INFO: Expecting 41600 events.
[11:30:30.128] <TB1>     INFO: 41600 events read in total (3377ms).
[11:30:30.128] <TB1>     INFO: Test took 4448ms.
[11:30:30.136] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:30:30.136] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66543
[11:30:30.136] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[11:30:30.511] <TB1>     INFO: PixTestAlive::addressDecodingTest() done with 170 decoding errors
[11:30:30.511] <TB1>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[11:30:30.511] <TB1>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[11:30:30.511] <TB1>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L109> PixTestAlive dtor
[11:30:30.522] <TB1>     INFO: ######################################################################
[11:30:30.523] <TB1>     INFO: PixTestTrim::doTest()
[11:30:30.523] <TB1>     INFO: ######################################################################
[11:30:30.527] <TB1>     INFO:    ----------------------------------------------------------------------
[11:30:30.527] <TB1>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[11:30:30.527] <TB1>     INFO:    ----------------------------------------------------------------------
[11:30:30.604] <TB1>     INFO: ---> VthrComp thr map (minimal VthrComp)
[11:30:30.604] <TB1>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[11:30:30.618] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[11:30:30.618] <TB1>     INFO:     run 1 of 1
[11:30:30.619] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[11:30:30.967] <TB1>     INFO: Expecting 5025280 events.
[11:31:16.114] <TB1>     INFO: 1395840 events read in total (44432ms).
[11:32:00.168] <TB1>     INFO: 2774392 events read in total (88486ms).
[11:32:46.340] <TB1>     INFO: 4163160 events read in total (134659ms).
[11:33:14.370] <TB1>     INFO: 5025280 events read in total (162688ms).
[11:33:14.417] <TB1>     INFO: Test took 163798ms.
[11:33:14.476] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:33:14.603] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[11:33:15.001] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[11:33:17.390] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[11:33:18.816] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[11:33:20.261] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[11:33:21.723] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[11:33:23.170] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[11:33:24.737] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[11:33:26.203] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[11:33:27.590] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[11:33:29.131] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[11:33:30.507] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[11:33:31.917] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[11:33:33.212] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[11:33:34.620] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[11:33:36.138] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[11:33:37.680] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 294948864
[11:33:37.684] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 89.4728 minThrLimit = 89.462 minThrNLimit = 111.72 -> result = 89.4728 -> 89
[11:33:37.684] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 94.0911 minThrLimit = 94.0735 minThrNLimit = 116.158 -> result = 94.0911 -> 94
[11:33:37.685] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.227 minThrLimit = 90.2099 minThrNLimit = 116.292 -> result = 90.227 -> 90
[11:33:37.685] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 89.9388 minThrLimit = 89.9063 minThrNLimit = 115.254 -> result = 89.9388 -> 89
[11:33:37.687] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 95.1117 minThrLimit = 95.1034 minThrNLimit = 121.563 -> result = 95.1117 -> 95
[11:33:37.687] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.1675 minThrLimit = 90.1269 minThrNLimit = 114.04 -> result = 90.1675 -> 90
[11:33:37.688] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 87.1421 minThrLimit = 87.0914 minThrNLimit = 112.125 -> result = 87.1421 -> 87
[11:33:37.688] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 92.0959 minThrLimit = 91.9412 minThrNLimit = 115.258 -> result = 92.0959 -> 92
[11:33:37.689] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 83.7088 minThrLimit = 83.6824 minThrNLimit = 103.102 -> result = 83.7088 -> 83
[11:33:37.689] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 93.6707 minThrLimit = 93.6691 minThrNLimit = 118.804 -> result = 93.6707 -> 93
[11:33:37.690] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 89.0902 minThrLimit = 89.0814 minThrNLimit = 108.563 -> result = 89.0902 -> 89
[11:33:37.690] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 89.7271 minThrLimit = 89.7029 minThrNLimit = 114.446 -> result = 89.7271 -> 89
[11:33:37.691] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 85.5255 minThrLimit = 85.4645 minThrNLimit = 107.091 -> result = 85.5255 -> 85
[11:33:37.691] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 93.0835 minThrLimit = 93.0762 minThrNLimit = 113.955 -> result = 93.0835 -> 93
[11:33:37.692] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.3225 minThrLimit = 90.2897 minThrNLimit = 114.203 -> result = 90.3225 -> 90
[11:33:37.692] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 101.373 minThrLimit = 101.295 minThrNLimit = 125.953 -> result = 101.373 -> 101
[11:33:37.692] <TB1>     INFO: ROC 0 VthrComp = 89
[11:33:37.693] <TB1>     INFO: ROC 1 VthrComp = 94
[11:33:37.694] <TB1>     INFO: ROC 2 VthrComp = 90
[11:33:37.694] <TB1>     INFO: ROC 3 VthrComp = 89
[11:33:37.694] <TB1>     INFO: ROC 4 VthrComp = 95
[11:33:37.694] <TB1>     INFO: ROC 5 VthrComp = 90
[11:33:37.695] <TB1>     INFO: ROC 6 VthrComp = 87
[11:33:37.695] <TB1>     INFO: ROC 7 VthrComp = 92
[11:33:37.695] <TB1>     INFO: ROC 8 VthrComp = 83
[11:33:37.695] <TB1>     INFO: ROC 9 VthrComp = 93
[11:33:37.695] <TB1>     INFO: ROC 10 VthrComp = 89
[11:33:37.695] <TB1>     INFO: ROC 11 VthrComp = 89
[11:33:37.695] <TB1>     INFO: ROC 12 VthrComp = 85
[11:33:37.695] <TB1>     INFO: ROC 13 VthrComp = 93
[11:33:37.695] <TB1>     INFO: ROC 14 VthrComp = 90
[11:33:37.695] <TB1>     INFO: ROC 15 VthrComp = 101
[11:33:37.696] <TB1>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[11:33:37.696] <TB1>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[11:33:37.712] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[11:33:37.712] <TB1>     INFO:     run 1 of 1
[11:33:37.712] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[11:33:38.064] <TB1>     INFO: Expecting 5025280 events.
[11:34:15.990] <TB1>     INFO: 885856 events read in total (37211ms).
[11:34:51.958] <TB1>     INFO: 1769296 events read in total (73179ms).
[11:35:28.372] <TB1>     INFO: 2652248 events read in total (109593ms).
[11:36:03.698] <TB1>     INFO: 3527032 events read in total (144919ms).
[11:36:39.716] <TB1>     INFO: 4397048 events read in total (180937ms).
[11:37:06.293] <TB1>     INFO: 5025280 events read in total (207514ms).
[11:37:06.364] <TB1>     INFO: Test took 208652ms.
[11:37:06.539] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:37:06.965] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[11:37:08.534] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[11:37:10.111] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[11:37:11.661] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[11:37:13.251] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[11:37:14.826] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[11:37:16.414] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[11:37:17.004] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[11:37:19.589] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[11:37:21.210] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[11:37:22.798] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[11:37:24.429] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[11:37:26.032] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[11:37:27.630] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[11:37:29.212] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[11:37:30.809] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[11:37:32.422] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 378449920
[11:37:32.428] <TB1>     INFO:    roc 0 with ID = 0  has maximal Vcal 56.0311 for pixel 6/66 mean/min/max = 44.9019/33.7617/56.042
[11:37:32.429] <TB1>     INFO:    roc 1 with ID = 1  has maximal Vcal 56.0032 for pixel 18/32 mean/min/max = 44.566/32.9435/56.1885
[11:37:32.429] <TB1>     INFO:    roc 2 with ID = 2  has maximal Vcal 59.5626 for pixel 10/79 mean/min/max = 45.8089/32.0479/59.5699
[11:37:32.429] <TB1>     INFO:    roc 3 with ID = 3  has maximal Vcal 58.0816 for pixel 2/39 mean/min/max = 46.0464/33.9562/58.1365
[11:37:32.430] <TB1>     INFO:    roc 4 with ID = 4  has maximal Vcal 56.3281 for pixel 23/39 mean/min/max = 44.3572/32.0627/56.6518
[11:37:32.430] <TB1>     INFO:    roc 5 with ID = 5  has maximal Vcal 55.3672 for pixel 35/17 mean/min/max = 44.6777/33.3072/56.0482
[11:37:32.430] <TB1>     INFO:    roc 6 with ID = 6  has maximal Vcal 55.7899 for pixel 0/29 mean/min/max = 43.9371/31.9734/55.9009
[11:37:32.431] <TB1>     INFO:    roc 7 with ID = 7  has maximal Vcal 56.1267 for pixel 45/0 mean/min/max = 44.9198/33.6164/56.2231
[11:37:32.431] <TB1>     INFO:    roc 8 with ID = 8  has maximal Vcal 55.5406 for pixel 8/3 mean/min/max = 44.2348/32.5606/55.9089
[11:37:32.431] <TB1>     INFO:    roc 9 with ID = 9  has maximal Vcal 56.1282 for pixel 0/0 mean/min/max = 44.8723/33.5829/56.1618
[11:37:32.432] <TB1>     INFO:    roc 10 with ID = 10  has maximal Vcal 59.0002 for pixel 14/2 mean/min/max = 45.9961/32.9676/59.0246
[11:37:32.432] <TB1>     INFO:    roc 11 with ID = 11  has maximal Vcal 55.9566 for pixel 51/79 mean/min/max = 45.1227/34.1866/56.0588
[11:37:32.432] <TB1>     INFO:    roc 12 with ID = 12  has maximal Vcal 54.1429 for pixel 51/2 mean/min/max = 43.3895/32.3881/54.3909
[11:37:32.433] <TB1>     INFO:    roc 13 with ID = 13  has maximal Vcal 56.4002 for pixel 51/3 mean/min/max = 44.4451/32.482/56.4082
[11:37:32.433] <TB1>     INFO:    roc 14 with ID = 14  has maximal Vcal 65.659 for pixel 0/25 mean/min/max = 48.7381/31.5822/65.8939
[11:37:32.434] <TB1>     INFO:    roc 15 with ID = 15  has maximal Vcal 59.0519 for pixel 21/4 mean/min/max = 45.4802/31.8959/59.0646
[11:37:32.434] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:37:32.569] <TB1>     INFO: Expecting 411648 events.
[11:37:40.487] <TB1>     INFO: 411648 events read in total (7192ms).
[11:37:40.493] <TB1>     INFO: Expecting 411648 events.
[11:37:48.168] <TB1>     INFO: 411648 events read in total (7005ms).
[11:37:48.177] <TB1>     INFO: Expecting 411648 events.
[11:37:56.011] <TB1>     INFO: 411648 events read in total (7169ms).
[11:37:56.025] <TB1>     INFO: Expecting 411648 events.
[11:38:03.846] <TB1>     INFO: 411648 events read in total (7158ms).
[11:38:03.860] <TB1>     INFO: Expecting 411648 events.
[11:38:12.104] <TB1>     INFO: 411648 events read in total (7589ms).
[11:38:12.122] <TB1>     INFO: Expecting 411648 events.
[11:38:19.848] <TB1>     INFO: 411648 events read in total (7070ms).
[11:38:19.867] <TB1>     INFO: Expecting 411648 events.
[11:38:27.596] <TB1>     INFO: 411648 events read in total (7075ms).
[11:38:27.623] <TB1>     INFO: Expecting 411648 events.
[11:38:35.379] <TB1>     INFO: 411648 events read in total (7107ms).
[11:38:35.403] <TB1>     INFO: Expecting 411648 events.
[11:38:43.190] <TB1>     INFO: 411648 events read in total (7142ms).
[11:38:43.216] <TB1>     INFO: Expecting 411648 events.
[11:38:51.267] <TB1>     INFO: 411648 events read in total (7403ms).
[11:38:51.295] <TB1>     INFO: Expecting 411648 events.
[11:38:59.529] <TB1>     INFO: 411648 events read in total (7582ms).
[11:38:59.560] <TB1>     INFO: Expecting 411648 events.
[11:39:07.508] <TB1>     INFO: 411648 events read in total (7301ms).
[11:39:07.544] <TB1>     INFO: Expecting 411648 events.
[11:39:15.401] <TB1>     INFO: 411648 events read in total (7214ms).
[11:39:15.437] <TB1>     INFO: Expecting 411648 events.
[11:39:23.471] <TB1>     INFO: 411648 events read in total (7394ms).
[11:39:23.508] <TB1>     INFO: Expecting 411648 events.
[11:39:31.573] <TB1>     INFO: 411648 events read in total (7426ms).
[11:39:31.614] <TB1>     INFO: Expecting 411648 events.
[11:39:39.484] <TB1>     INFO: 411648 events read in total (7243ms).
[11:39:39.529] <TB1>     INFO: Test took 127095ms.
[11:39:40.018] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.3242 < 35 for itrim+1 = 91; old thr = 34.9182 ... break
[11:39:40.058] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.2613 < 35 for itrim+1 = 109; old thr = 34.8198 ... break
[11:39:40.089] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3113 < 35 for itrim = 98; old thr = 34.2424 ... break
[11:39:40.132] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.346 < 35 for itrim+1 = 107; old thr = 34.6768 ... break
[11:39:40.178] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.6215 < 35 for itrim+1 = 104; old thr = 34.5855 ... break
[11:39:40.217] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 36.0149 < 35 for itrim+1 = 100; old thr = 34.1707 ... break
[11:39:40.254] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0607 < 35 for itrim = 102; old thr = 34.9238 ... break
[11:39:40.300] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.9776 < 35 for itrim+1 = 103; old thr = 34.9224 ... break
[11:39:40.335] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.5083 < 35 for itrim = 98; old thr = 34.3887 ... break
[11:39:40.370] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.4866 < 35 for itrim+1 = 94; old thr = 34.5839 ... break
[11:39:40.399] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.4024 < 35 for itrim = 98; old thr = 34.4987 ... break
[11:39:40.428] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0276 < 35 for itrim = 81; old thr = 34.7002 ... break
[11:39:40.459] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.4701 < 35 for itrim = 87; old thr = 34.1646 ... break
[11:39:40.490] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.6328 < 35 for itrim+1 = 90; old thr = 34.385 ... break
[11:39:40.527] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.022 < 35 for itrim = 136; old thr = 34.5351 ... break
[11:39:40.565] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0572 < 35 for itrim = 115; old thr = 34.2004 ... break
[11:39:40.642] <TB1>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[11:39:40.653] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[11:39:40.653] <TB1>     INFO:     run 1 of 1
[11:39:40.653] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[11:39:40.996] <TB1>     INFO: Expecting 5025280 events.
[11:40:17.472] <TB1>     INFO: 871096 events read in total (35761ms).
[11:40:52.871] <TB1>     INFO: 1740064 events read in total (71160ms).
[11:41:28.957] <TB1>     INFO: 2608696 events read in total (107246ms).
[11:42:05.270] <TB1>     INFO: 3468080 events read in total (143559ms).
[11:42:41.800] <TB1>     INFO: 4322840 events read in total (180090ms).
[11:43:11.713] <TB1>     INFO: 5025280 events read in total (210002ms).
[11:43:11.805] <TB1>     INFO: Test took 211152ms.
[11:43:11.000] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:43:12.411] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[11:43:13.963] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[11:43:15.503] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[11:43:17.015] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[11:43:18.578] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[11:43:20.132] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[11:43:21.863] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[11:43:23.824] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[11:43:25.484] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[11:43:27.118] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[11:43:28.769] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[11:43:30.358] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[11:43:32.505] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[11:43:34.573] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[11:43:36.184] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[11:43:37.963] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[11:43:39.960] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 259731456
[11:43:39.969] <TB1>     INFO: ---> TrimStepCorr4 extremal thresholds: 11.424827 .. 51.799669
[11:43:40.104] <TB1>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 1 .. 61 (-1/-1) hits flags = 528 (plus default)
[11:43:40.121] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[11:43:40.121] <TB1>     INFO:     run 1 of 1
[11:43:40.121] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[11:43:40.487] <TB1>     INFO: Expecting 2030080 events.
[11:44:23.249] <TB1>     INFO: 1144392 events read in total (42046ms).
[11:44:55.599] <TB1>     INFO: 2030080 events read in total (74396ms).
[11:44:55.628] <TB1>     INFO: Test took 75507ms.
[11:44:55.670] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:44:55.764] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[11:44:56.795] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[11:44:57.823] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[11:44:58.859] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[11:44:59.880] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[11:45:00.905] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[11:45:01.927] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[11:45:02.963] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[11:45:03.984] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[11:45:05.009] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[11:45:06.033] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[11:45:07.061] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[11:45:08.132] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[11:45:09.163] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[11:45:10.184] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[11:45:11.215] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[11:45:12.268] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 239276032
[11:45:12.355] <TB1>     INFO: ---> TrimStepCorr2 extremal thresholds: 15.580981 .. 45.960306
[11:45:12.432] <TB1>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 5 .. 55 (-1/-1) hits flags = 528 (plus default)
[11:45:12.442] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[11:45:12.442] <TB1>     INFO:     run 1 of 1
[11:45:12.443] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[11:45:12.788] <TB1>     INFO: Expecting 1697280 events.
[11:45:57.075] <TB1>     INFO: 1165240 events read in total (43572ms).
[11:46:16.036] <TB1>     INFO: 1697280 events read in total (62533ms).
[11:46:16.052] <TB1>     INFO: Test took 63609ms.
[11:46:16.087] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:46:16.164] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[11:46:17.294] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[11:46:18.445] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[11:46:19.549] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[11:46:20.856] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[11:46:21.851] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[11:46:22.903] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[11:46:24.584] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[11:46:25.588] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[11:46:26.587] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[11:46:27.642] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[11:46:28.637] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[11:46:30.150] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[11:46:31.496] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[11:46:33.087] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[11:46:34.143] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[11:46:35.158] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 293933056
[11:46:35.241] <TB1>     INFO: ---> TrimStepCorr1a extremal thresholds: 19.833223 .. 41.708701
[11:46:35.316] <TB1>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 9 .. 51 (-1/-1) hits flags = 528 (plus default)
[11:46:35.326] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[11:46:35.326] <TB1>     INFO:     run 1 of 1
[11:46:35.327] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[11:46:35.693] <TB1>     INFO: Expecting 1431040 events.
[11:47:25.113] <TB1>     INFO: 1187088 events read in total (48702ms).
[11:47:34.546] <TB1>     INFO: 1431040 events read in total (58136ms).
[11:47:34.569] <TB1>     INFO: Test took 59243ms.
[11:47:34.603] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:47:34.669] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[11:47:35.618] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[11:47:36.554] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[11:47:37.488] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[11:47:38.538] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[11:47:39.467] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[11:47:40.396] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[11:47:41.329] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[11:47:42.290] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[11:47:43.234] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[11:47:44.177] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[11:47:45.128] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[11:47:46.065] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[11:47:47.046] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[11:47:47.982] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[11:47:48.923] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[11:47:49.866] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 308633600
[11:47:49.950] <TB1>     INFO: ---> TrimStepCorr1b extremal thresholds: 21.888925 .. 41.708701
[11:47:50.025] <TB1>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 11 .. 51 (-1/-1) hits flags = 528 (plus default)
[11:47:50.036] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[11:47:50.036] <TB1>     INFO:     run 1 of 1
[11:47:50.036] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[11:47:50.379] <TB1>     INFO: Expecting 1364480 events.
[11:48:35.322] <TB1>     INFO: 1168968 events read in total (44222ms).
[11:48:42.567] <TB1>     INFO: 1364480 events read in total (51467ms).
[11:48:42.578] <TB1>     INFO: Test took 52542ms.
[11:48:42.607] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:48:42.675] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[11:48:43.664] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[11:48:44.687] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[11:48:45.666] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[11:48:46.641] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[11:48:47.609] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[11:48:48.588] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[11:48:49.562] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[11:48:50.540] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[11:48:51.521] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[11:48:52.497] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[11:48:53.469] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[11:48:54.444] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[11:48:55.421] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[11:48:56.404] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[11:48:57.391] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[11:48:58.376] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 250073088
[11:48:58.462] <TB1>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[11:48:58.462] <TB1>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[11:48:58.474] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[11:48:58.474] <TB1>     INFO:     run 1 of 1
[11:48:58.474] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[11:48:58.817] <TB1>     INFO: Expecting 1364480 events.
[11:49:40.917] <TB1>     INFO: 1076352 events read in total (41384ms).
[11:49:51.998] <TB1>     INFO: 1364480 events read in total (52465ms).
[11:49:52.014] <TB1>     INFO: Test took 53541ms.
[11:49:52.055] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:49:52.132] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[11:49:53.108] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[11:49:54.089] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[11:49:55.064] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[11:49:56.092] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[11:49:57.077] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[11:49:58.049] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[11:49:59.033] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[11:50:00.010] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[11:50:00.986] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[11:50:01.965] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[11:50:02.937] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[11:50:03.911] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[11:50:04.889] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[11:50:05.862] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[11:50:06.842] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[11:50:07.824] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 250077184
[11:50:07.860] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-1-13_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//dacParameters35_C0.dat
[11:50:07.860] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-1-13_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//dacParameters35_C1.dat
[11:50:07.860] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-1-13_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//dacParameters35_C2.dat
[11:50:07.860] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-1-13_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//dacParameters35_C3.dat
[11:50:07.861] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-1-13_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//dacParameters35_C4.dat
[11:50:07.861] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-1-13_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//dacParameters35_C5.dat
[11:50:07.861] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-1-13_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//dacParameters35_C6.dat
[11:50:07.861] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-1-13_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//dacParameters35_C7.dat
[11:50:07.861] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-1-13_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//dacParameters35_C8.dat
[11:50:07.861] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-1-13_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//dacParameters35_C9.dat
[11:50:07.861] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-1-13_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//dacParameters35_C10.dat
[11:50:07.861] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-1-13_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//dacParameters35_C11.dat
[11:50:07.861] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-1-13_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//dacParameters35_C12.dat
[11:50:07.861] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-1-13_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//dacParameters35_C13.dat
[11:50:07.861] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-1-13_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//dacParameters35_C14.dat
[11:50:07.861] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-1-13_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//dacParameters35_C15.dat
[11:50:07.862] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-1-13_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//trimParameters35_C0.dat
[11:50:07.869] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-1-13_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//trimParameters35_C1.dat
[11:50:07.876] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-1-13_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//trimParameters35_C2.dat
[11:50:07.883] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-1-13_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//trimParameters35_C3.dat
[11:50:07.890] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-1-13_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//trimParameters35_C4.dat
[11:50:07.897] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-1-13_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//trimParameters35_C5.dat
[11:50:07.904] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-1-13_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//trimParameters35_C6.dat
[11:50:07.911] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-1-13_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//trimParameters35_C7.dat
[11:50:07.918] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-1-13_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//trimParameters35_C8.dat
[11:50:07.925] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-1-13_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//trimParameters35_C9.dat
[11:50:07.932] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-1-13_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//trimParameters35_C10.dat
[11:50:07.939] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-1-13_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//trimParameters35_C11.dat
[11:50:07.945] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-1-13_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//trimParameters35_C12.dat
[11:50:07.952] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-1-13_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//trimParameters35_C13.dat
[11:50:07.959] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-1-13_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//trimParameters35_C14.dat
[11:50:07.966] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-1-13_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//trimParameters35_C15.dat
[11:50:07.973] <TB1>     INFO: PixTestTrim::trimTest() done
[11:50:07.973] <TB1>     INFO: vtrim:      91 109  98 107 104 100 102 103  98  94  98  81  87  90 136 115 
[11:50:07.973] <TB1>     INFO: vthrcomp:   89  94  90  89  95  90  87  92  83  93  89  89  85  93  90 101 
[11:50:07.973] <TB1>     INFO: vcal mean:  35.05  34.99  35.02  34.99  34.84  35.01  35.00  35.01  35.01  34.99  35.01  35.01  35.00  35.01  35.06  34.99 
[11:50:07.973] <TB1>     INFO: vcal RMS:    0.82   0.82   0.80   0.77   2.38   0.81   0.80   0.76   0.81   0.78   0.86   0.77   0.80   0.81   0.85   0.89 
[11:50:07.973] <TB1>     INFO: bits mean:   9.52   9.89   9.05   9.06   9.95   9.87   9.81   9.40  10.00   9.19   9.27   8.79   9.92   9.35   8.71   9.75 
[11:50:07.973] <TB1>     INFO: bits RMS:    2.45   2.46   2.82   2.62   2.60   2.42   2.74   2.57   2.46   2.71   2.60   2.74   2.61   2.80   2.82   2.63 
[11:50:07.986] <TB1>     INFO:    ----------------------------------------------------------------------
[11:50:07.986] <TB1>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[11:50:07.986] <TB1>     INFO:    ----------------------------------------------------------------------
[11:50:07.989] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[11:50:07.989] <TB1>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[11:50:07.000] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[11:50:07.000] <TB1>     INFO:     run 1 of 1
[11:50:07.000] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[11:50:08.352] <TB1>     INFO: Expecting 4160000 events.
[11:50:56.166] <TB1>     INFO: 1121645 events read in total (47098ms).
[11:51:43.246] <TB1>     INFO: 2233615 events read in total (94178ms).
[11:52:29.373] <TB1>     INFO: 3334140 events read in total (140306ms).
[11:53:03.309] <TB1>     INFO: 4160000 events read in total (174241ms).
[11:53:03.389] <TB1>     INFO: Test took 175389ms.
[11:53:03.543] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:53:03.852] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[11:53:05.803] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[11:53:07.665] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[11:53:09.753] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[11:53:11.633] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[11:53:13.545] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[11:53:15.448] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[11:53:17.345] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[11:53:19.192] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[11:53:21.070] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[11:53:22.910] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[11:53:24.807] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[11:53:26.675] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[11:53:28.575] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[11:53:30.448] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[11:53:32.292] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[11:53:34.184] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 250609664
[11:53:34.185] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[11:53:34.261] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[11:53:34.261] <TB1>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 158 (-1/-1) hits flags = 528 (plus default)
[11:53:34.272] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[11:53:34.272] <TB1>     INFO:     run 1 of 1
[11:53:34.272] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[11:53:34.621] <TB1>     INFO: Expecting 3307200 events.
[11:54:23.394] <TB1>     INFO: 1214210 events read in total (48058ms).
[11:55:12.394] <TB1>     INFO: 2404895 events read in total (97058ms).
[11:55:49.306] <TB1>     INFO: 3307200 events read in total (133971ms).
[11:55:49.349] <TB1>     INFO: Test took 135077ms.
[11:55:49.446] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:55:49.626] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[11:55:51.344] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[11:55:52.978] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[11:55:54.640] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[11:55:56.309] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[11:55:57.960] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[11:55:59.635] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[11:56:01.314] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[11:56:02.989] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[11:56:04.915] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[11:56:07.179] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[11:56:09.088] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[11:56:11.362] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[11:56:13.677] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[11:56:16.141] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[11:56:18.255] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[11:56:20.100] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 274804736
[11:56:20.101] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[11:56:20.213] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[11:56:20.213] <TB1>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 528 (plus default)
[11:56:20.226] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[11:56:20.227] <TB1>     INFO:     run 1 of 1
[11:56:20.227] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[11:56:20.712] <TB1>     INFO: Expecting 3120000 events.
[11:57:17.685] <TB1>     INFO: 1258345 events read in total (56256ms).
[11:58:07.376] <TB1>     INFO: 2487725 events read in total (105947ms).
[11:58:32.663] <TB1>     INFO: 3120000 events read in total (131234ms).
[11:58:32.701] <TB1>     INFO: Test took 132475ms.
[11:58:32.778] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:58:32.960] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[11:58:34.620] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[11:58:36.306] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[11:58:37.934] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[11:58:39.771] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[11:58:41.426] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[11:58:43.186] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[11:58:45.007] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[11:58:46.761] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[11:58:48.482] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[11:58:50.177] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[11:58:51.942] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[11:58:53.569] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[11:58:55.347] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[11:58:56.930] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[11:58:58.511] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[11:59:00.076] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 250085376
[11:59:00.077] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[11:59:00.156] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[11:59:00.156] <TB1>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 528 (plus default)
[11:59:00.169] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[11:59:00.169] <TB1>     INFO:     run 1 of 1
[11:59:00.169] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[11:59:00.532] <TB1>     INFO: Expecting 3120000 events.
[11:59:53.036] <TB1>     INFO: 1257145 events read in total (51790ms).
[12:00:41.000] <TB1>     INFO: 2485755 events read in total (100755ms).
[12:01:07.456] <TB1>     INFO: 3120000 events read in total (126211ms).
[12:01:07.510] <TB1>     INFO: Test took 127342ms.
[12:01:07.594] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:01:07.754] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[12:01:09.369] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[12:01:10.929] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[12:01:12.512] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[12:01:14.112] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[12:01:15.691] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[12:01:17.304] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[12:01:18.913] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[12:01:20.504] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[12:01:22.118] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[12:01:23.712] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[12:01:25.334] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[12:01:26.986] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[12:01:28.613] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[12:01:30.189] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[12:01:31.796] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[12:01:33.433] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 260227072
[12:01:33.434] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[12:01:33.510] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[12:01:33.510] <TB1>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 528 (plus default)
[12:01:33.521] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[12:01:33.521] <TB1>     INFO:     run 1 of 1
[12:01:33.521] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[12:01:33.872] <TB1>     INFO: Expecting 3120000 events.
[12:02:27.425] <TB1>     INFO: 1256290 events read in total (52838ms).
[12:03:20.747] <TB1>     INFO: 2484110 events read in total (106160ms).
[12:03:46.015] <TB1>     INFO: 3120000 events read in total (131428ms).
[12:03:46.050] <TB1>     INFO: Test took 132529ms.
[12:03:46.132] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:03:46.285] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[12:03:47.902] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[12:03:49.487] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[12:03:51.082] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[12:03:52.694] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[12:03:54.276] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[12:03:55.889] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[12:03:57.511] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[12:03:59.106] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[12:04:00.715] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[12:04:02.303] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[12:04:03.894] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[12:04:05.506] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[12:04:07.124] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[12:04:08.710] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[12:04:10.277] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[12:04:11.852] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 250085376
[12:04:11.853] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 9.7907, thr difference RMS: 1.32161
[12:04:11.853] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 7.80628, thr difference RMS: 1.7289
[12:04:11.854] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 8.63185, thr difference RMS: 1.32233
[12:04:11.854] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 9.04817, thr difference RMS: 1.57683
[12:04:11.854] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 8.39959, thr difference RMS: 1.65328
[12:04:11.854] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 9.27341, thr difference RMS: 1.46282
[12:04:11.854] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 8.4427, thr difference RMS: 1.36027
[12:04:11.855] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 8.43707, thr difference RMS: 1.51885
[12:04:11.855] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 9.27098, thr difference RMS: 1.20158
[12:04:11.855] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 8.38105, thr difference RMS: 1.67523
[12:04:11.855] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 8.89436, thr difference RMS: 1.55773
[12:04:11.856] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 9.39379, thr difference RMS: 1.47432
[12:04:11.856] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 8.79161, thr difference RMS: 1.28661
[12:04:11.856] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 8.44067, thr difference RMS: 1.60979
[12:04:11.856] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 8.25311, thr difference RMS: 1.65174
[12:04:11.856] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 9.67603, thr difference RMS: 1.60291
[12:04:11.857] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 9.85811, thr difference RMS: 1.3084
[12:04:11.857] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 7.7813, thr difference RMS: 1.62763
[12:04:11.857] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 8.74365, thr difference RMS: 1.31064
[12:04:11.857] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 8.99824, thr difference RMS: 1.57343
[12:04:11.857] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 8.44514, thr difference RMS: 1.64668
[12:04:11.858] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 9.35975, thr difference RMS: 1.44137
[12:04:11.858] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 8.35961, thr difference RMS: 1.36527
[12:04:11.858] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 8.23829, thr difference RMS: 1.49947
[12:04:11.858] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 9.16678, thr difference RMS: 1.1961
[12:04:11.858] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 8.35631, thr difference RMS: 1.69262
[12:04:11.859] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 8.84094, thr difference RMS: 1.55097
[12:04:11.859] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 9.53746, thr difference RMS: 1.46446
[12:04:11.859] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 8.74162, thr difference RMS: 1.29445
[12:04:11.859] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 8.38216, thr difference RMS: 1.6203
[12:04:11.860] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 8.05759, thr difference RMS: 1.62978
[12:04:11.860] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 9.60442, thr difference RMS: 1.63189
[12:04:11.860] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 9.97398, thr difference RMS: 1.30785
[12:04:11.860] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 7.91472, thr difference RMS: 1.58511
[12:04:11.860] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 8.98375, thr difference RMS: 1.29434
[12:04:11.861] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 9.06657, thr difference RMS: 1.54195
[12:04:11.861] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 8.60785, thr difference RMS: 1.65032
[12:04:11.861] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 9.54478, thr difference RMS: 1.43101
[12:04:11.861] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 8.46175, thr difference RMS: 1.37021
[12:04:11.861] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 8.25614, thr difference RMS: 1.50836
[12:04:11.862] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 9.18396, thr difference RMS: 1.16773
[12:04:11.862] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 8.39322, thr difference RMS: 1.6942
[12:04:11.862] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 8.94991, thr difference RMS: 1.56532
[12:04:11.862] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 9.73262, thr difference RMS: 1.44214
[12:04:11.863] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 8.83357, thr difference RMS: 1.28835
[12:04:11.863] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 8.39907, thr difference RMS: 1.61962
[12:04:11.863] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 7.99361, thr difference RMS: 1.64883
[12:04:11.863] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 9.59477, thr difference RMS: 1.63609
[12:04:11.864] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 10.1281, thr difference RMS: 1.2959
[12:04:11.864] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 7.97658, thr difference RMS: 1.55345
[12:04:11.864] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 9.22709, thr difference RMS: 1.27824
[12:04:11.864] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 9.04407, thr difference RMS: 1.52894
[12:04:11.864] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 8.64935, thr difference RMS: 1.64678
[12:04:11.865] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 9.78493, thr difference RMS: 1.43729
[12:04:11.865] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 8.529, thr difference RMS: 1.36643
[12:04:11.865] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 8.30026, thr difference RMS: 1.48702
[12:04:11.865] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 9.27656, thr difference RMS: 1.21521
[12:04:11.866] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 8.44839, thr difference RMS: 1.67586
[12:04:11.866] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 8.88396, thr difference RMS: 1.54607
[12:04:11.866] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 9.98958, thr difference RMS: 1.42611
[12:04:11.866] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 8.82352, thr difference RMS: 1.27753
[12:04:11.866] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 8.38015, thr difference RMS: 1.62522
[12:04:11.867] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 7.88256, thr difference RMS: 1.64779
[12:04:11.867] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 9.6402, thr difference RMS: 1.64764
[12:04:11.972] <TB1>     INFO: PixTestTrim::trimBitTest() done 
[12:04:11.976] <TB1>     INFO: PixTestTrim::doTest() done, duration: 2021 seconds
[12:04:11.976] <TB1>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[12:04:12.690] <TB1>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[12:04:12.690] <TB1>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[12:04:12.696] <TB1>     INFO: ######################################################################
[12:04:12.696] <TB1>     INFO: PixTestScurves::doTest() ntrig = 200
[12:04:12.696] <TB1>     INFO: ######################################################################
[12:04:12.697] <TB1>     INFO:    ----------------------------------------------------------------------
[12:04:12.697] <TB1>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[12:04:12.697] <TB1>     INFO:    ----------------------------------------------------------------------
[12:04:12.697] <TB1>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[12:04:12.708] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 200
[12:04:12.708] <TB1>     INFO:     run 1 of 1
[12:04:12.708] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[12:04:13.052] <TB1>     INFO: Expecting 59072000 events.
[12:04:46.799] <TB1>     INFO: 1072200 events read in total (33032ms).
[12:05:19.749] <TB1>     INFO: 2140200 events read in total (65982ms).
[12:05:53.604] <TB1>     INFO: 3208600 events read in total (99837ms).
[12:06:24.941] <TB1>     INFO: 4280800 events read in total (131175ms).
[12:06:56.134] <TB1>     INFO: 5349400 events read in total (162367ms).
[12:07:25.772] <TB1>     INFO: 6417600 events read in total (192005ms).
[12:07:57.795] <TB1>     INFO: 7488400 events read in total (224028ms).
[12:08:28.121] <TB1>     INFO: 8558000 events read in total (254354ms).
[12:08:58.627] <TB1>     INFO: 9626400 events read in total (284860ms).
[12:09:27.093] <TB1>     INFO: 10697400 events read in total (313326ms).
[12:09:58.901] <TB1>     INFO: 11766600 events read in total (345134ms).
[12:10:28.396] <TB1>     INFO: 12834400 events read in total (374629ms).
[12:10:57.238] <TB1>     INFO: 13903200 events read in total (403471ms).
[12:11:27.428] <TB1>     INFO: 14974400 events read in total (433661ms).
[12:11:55.903] <TB1>     INFO: 16042200 events read in total (462136ms).
[12:12:24.549] <TB1>     INFO: 17110000 events read in total (490782ms).
[12:12:53.288] <TB1>     INFO: 18181000 events read in total (519521ms).
[12:13:23.409] <TB1>     INFO: 19250600 events read in total (549642ms).
[12:13:53.122] <TB1>     INFO: 20318800 events read in total (579355ms).
[12:14:23.157] <TB1>     INFO: 21390200 events read in total (609390ms).
[12:14:53.104] <TB1>     INFO: 22459600 events read in total (639337ms).
[12:15:23.705] <TB1>     INFO: 23527600 events read in total (669938ms).
[12:15:53.148] <TB1>     INFO: 24598600 events read in total (699381ms).
[12:16:22.402] <TB1>     INFO: 25668600 events read in total (728635ms).
[12:16:51.550] <TB1>     INFO: 26736400 events read in total (757783ms).
[12:17:22.207] <TB1>     INFO: 27806000 events read in total (788440ms).
[12:17:52.070] <TB1>     INFO: 28876800 events read in total (818303ms).
[12:18:21.431] <TB1>     INFO: 29945400 events read in total (847664ms).
[12:18:51.687] <TB1>     INFO: 31014600 events read in total (877920ms).
[12:19:24.520] <TB1>     INFO: 32085800 events read in total (910753ms).
[12:19:55.388] <TB1>     INFO: 33154400 events read in total (941621ms).
[12:20:25.780] <TB1>     INFO: 34223000 events read in total (972013ms).
[12:20:54.583] <TB1>     INFO: 35294200 events read in total (1000816ms).
[12:21:23.450] <TB1>     INFO: 36362600 events read in total (1029683ms).
[12:21:52.171] <TB1>     INFO: 37430600 events read in total (1058404ms).
[12:22:20.958] <TB1>     INFO: 38501800 events read in total (1087191ms).
[12:22:49.664] <TB1>     INFO: 39570800 events read in total (1115897ms).
[12:23:18.377] <TB1>     INFO: 40638600 events read in total (1144610ms).
[12:23:46.966] <TB1>     INFO: 41708600 events read in total (1173199ms).
[12:24:15.721] <TB1>     INFO: 42779000 events read in total (1201954ms).
[12:24:44.405] <TB1>     INFO: 43846800 events read in total (1230638ms).
[12:25:13.062] <TB1>     INFO: 44914400 events read in total (1259295ms).
[12:25:41.681] <TB1>     INFO: 45986400 events read in total (1287914ms).
[12:26:15.594] <TB1>     INFO: 47054000 events read in total (1321827ms).
[12:26:45.166] <TB1>     INFO: 48121600 events read in total (1351399ms).
[12:27:14.611] <TB1>     INFO: 49189200 events read in total (1380844ms).
[12:27:43.341] <TB1>     INFO: 50259400 events read in total (1409574ms).
[12:28:12.015] <TB1>     INFO: 51328200 events read in total (1438248ms).
[12:28:40.739] <TB1>     INFO: 52395800 events read in total (1466972ms).
[12:29:09.563] <TB1>     INFO: 53464200 events read in total (1495796ms).
[12:29:38.334] <TB1>     INFO: 54534600 events read in total (1524567ms).
[12:30:07.004] <TB1>     INFO: 55602600 events read in total (1553237ms).
[12:30:35.912] <TB1>     INFO: 56669600 events read in total (1582145ms).
[12:31:04.884] <TB1>     INFO: 57736800 events read in total (1611117ms).
[12:31:33.536] <TB1>     INFO: 58807200 events read in total (1639769ms).
[12:31:41.020] <TB1>     INFO: 59072000 events read in total (1647253ms).
[12:31:41.042] <TB1>     INFO: Test took 1648334ms.
[12:31:41.101] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:31:41.233] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[12:31:41.233] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[12:31:42.434] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[12:31:42.434] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[12:31:43.621] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[12:31:43.621] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[12:31:44.798] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[12:31:44.798] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[12:31:45.973] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[12:31:45.974] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[12:31:47.142] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[12:31:47.142] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[12:31:48.321] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[12:31:48.321] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[12:31:49.492] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[12:31:49.492] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[12:31:50.668] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[12:31:50.668] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[12:31:51.849] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[12:31:51.849] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[12:31:53.019] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[12:31:53.019] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[12:31:54.214] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[12:31:54.214] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[12:31:55.419] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[12:31:55.419] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[12:31:56.672] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[12:31:56.672] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[12:31:57.885] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[12:31:57.885] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[12:31:59.055] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[12:31:59.055] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[12:32:00.235] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 500023296
[12:32:00.275] <TB1>     INFO: PixTestScurves::scurves() done 
[12:32:00.275] <TB1>     INFO: Vcal mean:  35.06  35.04  35.06  35.10  34.90  35.04  35.04  35.28  34.90  35.06  35.05  35.06  35.06  35.04  35.09  35.01 
[12:32:00.275] <TB1>     INFO: Vcal RMS:    0.69   0.71   0.68   0.66   2.35   0.69   0.68   0.65   0.69   0.66   0.70   0.63   0.65   0.69   0.74   0.77 
[12:32:00.275] <TB1>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[12:32:00.353] <TB1>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[12:32:00.353] <TB1>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[12:32:00.353] <TB1>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[12:32:00.353] <TB1>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[12:32:00.353] <TB1>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[12:32:00.353] <TB1>     INFO: ######################################################################
[12:32:00.353] <TB1>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[12:32:00.353] <TB1>     INFO: ######################################################################
[12:32:00.357] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[12:32:00.709] <TB1>     INFO: Expecting 41600 events.
[12:32:04.852] <TB1>     INFO: 41600 events read in total (3410ms).
[12:32:04.853] <TB1>     INFO: Test took 4496ms.
[12:32:04.861] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:32:04.861] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66543
[12:32:04.861] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[12:32:04.865] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [4, 29, 0] has eff 0/10
[12:32:04.865] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [4, 29, 0]
[12:32:04.865] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [4, 29, 1] has eff 0/10
[12:32:04.865] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [4, 29, 1]
[12:32:04.865] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [4, 29, 2] has eff 0/10
[12:32:04.865] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [4, 29, 2]
[12:32:04.865] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [4, 29, 3] has eff 0/10
[12:32:04.865] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [4, 29, 3]
[12:32:04.865] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [4, 29, 4] has eff 0/10
[12:32:04.866] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [4, 29, 4]
[12:32:04.866] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [4, 29, 5] has eff 0/10
[12:32:04.866] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [4, 29, 5]
[12:32:04.866] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [4, 29, 6] has eff 0/10
[12:32:04.866] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [4, 29, 6]
[12:32:04.866] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [4, 29, 7] has eff 0/10
[12:32:04.866] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [4, 29, 7]
[12:32:04.866] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [4, 29, 8] has eff 0/10
[12:32:04.866] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [4, 29, 8]
[12:32:04.866] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [4, 29, 9] has eff 0/10
[12:32:04.866] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [4, 29, 9]
[12:32:04.866] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [4, 29, 10] has eff 0/10
[12:32:04.866] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [4, 29, 10]
[12:32:04.866] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [4, 29, 11] has eff 0/10
[12:32:04.866] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [4, 29, 11]
[12:32:04.866] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [4, 29, 12] has eff 0/10
[12:32:04.866] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [4, 29, 12]
[12:32:04.866] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [4, 29, 13] has eff 0/10
[12:32:04.866] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [4, 29, 13]
[12:32:04.866] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [4, 29, 14] has eff 0/10
[12:32:04.866] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [4, 29, 14]
[12:32:04.866] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [4, 29, 15] has eff 0/10
[12:32:04.866] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [4, 29, 15]
[12:32:04.866] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [4, 29, 16] has eff 0/10
[12:32:04.866] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [4, 29, 16]
[12:32:04.873] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 17
[12:32:04.873] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[12:32:04.873] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[12:32:04.873] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[12:32:05.210] <TB1>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[12:32:05.572] <TB1>     INFO: Expecting 41600 events.
[12:32:09.683] <TB1>     INFO: 41600 events read in total (3396ms).
[12:32:09.684] <TB1>     INFO: Test took 4474ms.
[12:32:09.692] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:32:09.692] <TB1>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66543
[12:32:09.692] <TB1>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[12:32:09.696] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 179.779
[12:32:09.696] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,18] phvalue 180
[12:32:09.697] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 166.051
[12:32:09.697] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,5] phvalue 166
[12:32:09.697] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 174.727
[12:32:09.697] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,5] phvalue 174
[12:32:09.697] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 163.559
[12:32:09.697] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [5 ,5] phvalue 163
[12:32:09.697] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 163.101
[12:32:09.697] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 164
[12:32:09.697] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 170.234
[12:32:09.697] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [8 ,5] phvalue 170
[12:32:09.697] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 166.272
[12:32:09.697] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,16] phvalue 166
[12:32:09.698] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 173.68
[12:32:09.698] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [8 ,5] phvalue 174
[12:32:09.698] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 173.778
[12:32:09.698] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,9] phvalue 174
[12:32:09.698] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 174.3
[12:32:09.698] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [8 ,12] phvalue 175
[12:32:09.698] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 187.651
[12:32:09.698] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 188
[12:32:09.698] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 177.831
[12:32:09.698] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,5] phvalue 178
[12:32:09.698] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 179.383
[12:32:09.698] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 179
[12:32:09.699] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 173.029
[12:32:09.699] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 173
[12:32:09.699] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 171.763
[12:32:09.699] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 172
[12:32:09.699] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 156.259
[12:32:09.699] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 156
[12:32:09.699] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[12:32:09.699] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[12:32:09.699] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[12:32:09.791] <TB1>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[12:32:10.136] <TB1>     INFO: Expecting 41600 events.
[12:32:14.278] <TB1>     INFO: 41600 events read in total (3427ms).
[12:32:14.281] <TB1>     INFO: Test took 4489ms.
[12:32:14.289] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:32:14.289] <TB1>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66543
[12:32:14.289] <TB1>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[12:32:14.293] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[12:32:14.294] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 54minph_roc = 3
[12:32:14.294] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 78.0702
[12:32:14.294] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,7] phvalue 79
[12:32:14.294] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 66.678
[12:32:14.294] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,50] phvalue 67
[12:32:14.294] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 69.374
[12:32:14.294] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,5] phvalue 70
[12:32:14.296] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 57.3173
[12:32:14.296] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 57
[12:32:14.296] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 58.0201
[12:32:14.296] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,6] phvalue 59
[12:32:14.296] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 66.12
[12:32:14.296] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,24] phvalue 67
[12:32:14.296] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 65.828
[12:32:14.296] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,62] phvalue 66
[12:32:14.296] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 66.1934
[12:32:14.297] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,62] phvalue 67
[12:32:14.297] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 79.815
[12:32:14.297] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,30] phvalue 80
[12:32:14.297] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 78.9851
[12:32:14.297] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 78
[12:32:14.297] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 79.5128
[12:32:14.297] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,48] phvalue 80
[12:32:14.297] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 79.586
[12:32:14.297] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,25] phvalue 79
[12:32:14.297] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 79.9459
[12:32:14.297] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,14] phvalue 80
[12:32:14.297] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 68.9392
[12:32:14.298] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [5 ,62] phvalue 68
[12:32:14.298] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 63.5215
[12:32:14.298] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,68] phvalue 63
[12:32:14.298] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 57.1725
[12:32:14.298] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,25] phvalue 58
[12:32:14.299] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 7, 0 0
[12:32:14.700] <TB1>     INFO: Expecting 2560 events.
[12:32:15.659] <TB1>     INFO: 2560 events read in total (242ms).
[12:32:15.660] <TB1>     INFO: Test took 1361ms.
[12:32:15.660] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[12:32:15.661] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 50, 1 1
[12:32:16.168] <TB1>     INFO: Expecting 2560 events.
[12:32:17.125] <TB1>     INFO: 2560 events read in total (242ms).
[12:32:17.125] <TB1>     INFO: Test took 1464ms.
[12:32:17.126] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[12:32:17.126] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 5, 2 2
[12:32:17.633] <TB1>     INFO: Expecting 2560 events.
[12:32:18.591] <TB1>     INFO: 2560 events read in total (243ms).
[12:32:18.591] <TB1>     INFO: Test took 1465ms.
[12:32:18.591] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[12:32:18.592] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 3 3
[12:32:19.099] <TB1>     INFO: Expecting 2560 events.
[12:32:20.057] <TB1>     INFO: 2560 events read in total (243ms).
[12:32:20.057] <TB1>     INFO: Test took 1465ms.
[12:32:20.057] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[12:32:20.057] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 6, 4 4
[12:32:20.566] <TB1>     INFO: Expecting 2560 events.
[12:32:21.523] <TB1>     INFO: 2560 events read in total (243ms).
[12:32:21.524] <TB1>     INFO: Test took 1467ms.
[12:32:21.524] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[12:32:21.524] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 24, 5 5
[12:32:22.031] <TB1>     INFO: Expecting 2560 events.
[12:32:22.988] <TB1>     INFO: 2560 events read in total (242ms).
[12:32:22.989] <TB1>     INFO: Test took 1465ms.
[12:32:22.989] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[12:32:22.989] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 62, 6 6
[12:32:23.496] <TB1>     INFO: Expecting 2560 events.
[12:32:24.457] <TB1>     INFO: 2560 events read in total (246ms).
[12:32:24.457] <TB1>     INFO: Test took 1468ms.
[12:32:24.458] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[12:32:24.458] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 62, 7 7
[12:32:24.965] <TB1>     INFO: Expecting 2560 events.
[12:32:25.926] <TB1>     INFO: 2560 events read in total (245ms).
[12:32:25.927] <TB1>     INFO: Test took 1469ms.
[12:32:25.927] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[12:32:25.927] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 30, 8 8
[12:32:26.435] <TB1>     INFO: Expecting 2560 events.
[12:32:27.395] <TB1>     INFO: 2560 events read in total (245ms).
[12:32:27.395] <TB1>     INFO: Test took 1468ms.
[12:32:27.395] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[12:32:27.396] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 9 9
[12:32:27.903] <TB1>     INFO: Expecting 2560 events.
[12:32:28.868] <TB1>     INFO: 2560 events read in total (250ms).
[12:32:28.868] <TB1>     INFO: Test took 1472ms.
[12:32:28.868] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[12:32:28.869] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 48, 10 10
[12:32:29.376] <TB1>     INFO: Expecting 2560 events.
[12:32:30.333] <TB1>     INFO: 2560 events read in total (242ms).
[12:32:30.334] <TB1>     INFO: Test took 1465ms.
[12:32:30.334] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[12:32:30.334] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 25, 11 11
[12:32:30.846] <TB1>     INFO: Expecting 2560 events.
[12:32:31.803] <TB1>     INFO: 2560 events read in total (242ms).
[12:32:31.803] <TB1>     INFO: Test took 1469ms.
[12:32:31.803] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[12:32:31.804] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 14, 12 12
[12:32:32.311] <TB1>     INFO: Expecting 2560 events.
[12:32:33.268] <TB1>     INFO: 2560 events read in total (242ms).
[12:32:33.269] <TB1>     INFO: Test took 1465ms.
[12:32:33.269] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[12:32:33.269] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 5, 62, 13 13
[12:32:33.777] <TB1>     INFO: Expecting 2560 events.
[12:32:34.738] <TB1>     INFO: 2560 events read in total (246ms).
[12:32:34.738] <TB1>     INFO: Test took 1469ms.
[12:32:34.738] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[12:32:34.738] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 68, 14 14
[12:32:35.246] <TB1>     INFO: Expecting 2560 events.
[12:32:36.202] <TB1>     INFO: 2560 events read in total (241ms).
[12:32:36.202] <TB1>     INFO: Test took 1463ms.
[12:32:36.202] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[12:32:36.202] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 25, 15 15
[12:32:36.710] <TB1>     INFO: Expecting 2560 events.
[12:32:37.669] <TB1>     INFO: 2560 events read in total (244ms).
[12:32:37.670] <TB1>     INFO: Test took 1468ms.
[12:32:37.672] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[12:32:37.673] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC0
[12:32:37.673] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC1
[12:32:37.673] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC2
[12:32:37.673] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC3
[12:32:37.673] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC4
[12:32:37.673] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC5
[12:32:37.673] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC6
[12:32:37.673] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 35 on ROC7
[12:32:37.673] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC8
[12:32:37.673] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC9
[12:32:37.673] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC10
[12:32:37.673] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC11
[12:32:37.673] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC12
[12:32:37.673] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC13
[12:32:37.673] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC14
[12:32:37.673] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC15
[12:32:37.675] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:32:38.179] <TB1>     INFO: Expecting 655360 events.
[12:32:49.963] <TB1>     INFO: 655360 events read in total (11069ms).
[12:32:49.977] <TB1>     INFO: Expecting 655360 events.
[12:33:01.619] <TB1>     INFO: 655360 events read in total (11076ms).
[12:33:01.634] <TB1>     INFO: Expecting 655360 events.
[12:33:13.414] <TB1>     INFO: 655360 events read in total (11214ms).
[12:33:13.435] <TB1>     INFO: Expecting 655360 events.
[12:33:25.200] <TB1>     INFO: 655360 events read in total (11209ms).
[12:33:25.225] <TB1>     INFO: Expecting 655360 events.
[12:33:37.040] <TB1>     INFO: 655360 events read in total (11264ms).
[12:33:37.075] <TB1>     INFO: Expecting 655360 events.
[12:33:50.581] <TB1>     INFO: 655360 events read in total (12965ms).
[12:33:50.623] <TB1>     INFO: Expecting 655360 events.
[12:34:03.104] <TB1>     INFO: 655360 events read in total (11954ms).
[12:34:03.142] <TB1>     INFO: Expecting 655360 events.
[12:34:15.292] <TB1>     INFO: 655360 events read in total (11614ms).
[12:34:15.334] <TB1>     INFO: Expecting 655360 events.
[12:34:27.161] <TB1>     INFO: 655360 events read in total (11293ms).
[12:34:27.207] <TB1>     INFO: Expecting 655360 events.
[12:34:39.133] <TB1>     INFO: 655360 events read in total (11394ms).
[12:34:39.182] <TB1>     INFO: Expecting 655360 events.
[12:34:51.815] <TB1>     INFO: 655360 events read in total (12103ms).
[12:34:51.875] <TB1>     INFO: Expecting 655360 events.
[12:35:03.558] <TB1>     INFO: 655360 events read in total (11155ms).
[12:35:03.616] <TB1>     INFO: Expecting 655360 events.
[12:35:15.281] <TB1>     INFO: 655360 events read in total (11139ms).
[12:35:15.344] <TB1>     INFO: Expecting 655360 events.
[12:35:27.070] <TB1>     INFO: 655360 events read in total (11199ms).
[12:35:27.136] <TB1>     INFO: Expecting 655360 events.
[12:35:38.808] <TB1>     INFO: 655360 events read in total (11146ms).
[12:35:38.883] <TB1>     INFO: Expecting 655360 events.
[12:35:50.601] <TB1>     INFO: 655360 events read in total (11191ms).
[12:35:50.683] <TB1>     INFO: Test took 193008ms.
[12:35:50.779] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:35:51.087] <TB1>     INFO: Expecting 655360 events.
[12:36:02.864] <TB1>     INFO: 655360 events read in total (11062ms).
[12:36:02.875] <TB1>     INFO: Expecting 655360 events.
[12:36:14.565] <TB1>     INFO: 655360 events read in total (11123ms).
[12:36:14.580] <TB1>     INFO: Expecting 655360 events.
[12:36:26.223] <TB1>     INFO: 655360 events read in total (11072ms).
[12:36:26.243] <TB1>     INFO: Expecting 655360 events.
[12:36:37.862] <TB1>     INFO: 655360 events read in total (11055ms).
[12:36:37.887] <TB1>     INFO: Expecting 655360 events.
[12:36:49.580] <TB1>     INFO: 655360 events read in total (11138ms).
[12:36:49.610] <TB1>     INFO: Expecting 655360 events.
[12:37:01.235] <TB1>     INFO: 655360 events read in total (11075ms).
[12:37:01.267] <TB1>     INFO: Expecting 655360 events.
[12:37:12.916] <TB1>     INFO: 655360 events read in total (11102ms).
[12:37:12.952] <TB1>     INFO: Expecting 655360 events.
[12:37:24.553] <TB1>     INFO: 655360 events read in total (11050ms).
[12:37:24.593] <TB1>     INFO: Expecting 655360 events.
[12:37:36.266] <TB1>     INFO: 655360 events read in total (11132ms).
[12:37:36.312] <TB1>     INFO: Expecting 655360 events.
[12:37:48.009] <TB1>     INFO: 655360 events read in total (11163ms).
[12:37:48.058] <TB1>     INFO: Expecting 655360 events.
[12:37:59.679] <TB1>     INFO: 655360 events read in total (11094ms).
[12:37:59.731] <TB1>     INFO: Expecting 655360 events.
[12:38:11.392] <TB1>     INFO: 655360 events read in total (11135ms).
[12:38:11.449] <TB1>     INFO: Expecting 655360 events.
[12:38:23.140] <TB1>     INFO: 655360 events read in total (11164ms).
[12:38:23.201] <TB1>     INFO: Expecting 655360 events.
[12:38:34.825] <TB1>     INFO: 655360 events read in total (11098ms).
[12:38:34.890] <TB1>     INFO: Expecting 655360 events.
[12:38:46.624] <TB1>     INFO: 655360 events read in total (11208ms).
[12:38:46.700] <TB1>     INFO: Expecting 655360 events.
[12:38:59.477] <TB1>     INFO: 655360 events read in total (12248ms).
[12:38:59.558] <TB1>     INFO: Test took 188779ms.
[12:38:59.734] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[12:38:59.734] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[12:38:59.734] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[12:38:59.735] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[12:38:59.735] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[12:38:59.735] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[12:38:59.735] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[12:38:59.736] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[12:38:59.736] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[12:38:59.736] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[12:38:59.736] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[12:38:59.737] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[12:38:59.737] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[12:38:59.737] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[12:38:59.737] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[12:38:59.737] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[12:38:59.737] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[12:38:59.738] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[12:38:59.738] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[12:38:59.738] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[12:38:59.738] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[12:38:59.739] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[12:38:59.739] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[12:38:59.739] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[12:38:59.739] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[12:38:59.740] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[12:38:59.740] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[12:38:59.740] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[12:38:59.740] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[12:38:59.740] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[12:38:59.740] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[12:38:59.741] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[12:38:59.741] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[12:38:59.749] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[12:38:59.756] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[12:38:59.763] <TB1>     INFO: safety margin for low PH: adding 1, margin is now 21
[12:38:59.770] <TB1>     INFO: safety margin for low PH: adding 2, margin is now 22
[12:38:59.777] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[12:38:59.784] <TB1>     INFO: safety margin for low PH: adding 1, margin is now 21
[12:38:59.792] <TB1>     INFO: safety margin for low PH: adding 2, margin is now 22
[12:38:59.799] <TB1>     INFO: safety margin for low PH: adding 3, margin is now 23
[12:38:59.809] <TB1>     INFO: safety margin for low PH: adding 4, margin is now 24
[12:38:59.816] <TB1>     INFO: safety margin for low PH: adding 5, margin is now 25
[12:38:59.824] <TB1>     INFO: safety margin for low PH: adding 6, margin is now 26
[12:38:59.830] <TB1>     INFO: safety margin for low PH: adding 7, margin is now 27
[12:38:59.837] <TB1>     INFO: safety margin for low PH: adding 8, margin is now 28
[12:38:59.845] <TB1>     INFO: safety margin for low PH: adding 9, margin is now 29
[12:38:59.852] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[12:38:59.859] <TB1>     INFO: safety margin for low PH: adding 1, margin is now 21
[12:38:59.866] <TB1>     INFO: safety margin for low PH: adding 2, margin is now 22
[12:38:59.873] <TB1>     INFO: safety margin for low PH: adding 3, margin is now 23
[12:38:59.880] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[12:38:59.887] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[12:38:59.894] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[12:38:59.901] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[12:38:59.909] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[12:38:59.916] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[12:38:59.923] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[12:38:59.930] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[12:38:59.938] <TB1>     INFO: safety margin for low PH: adding 1, margin is now 21
[12:38:59.945] <TB1>     INFO: safety margin for low PH: adding 2, margin is now 22
[12:38:59.952] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[12:38:59.959] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[12:38:59.966] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[12:38:59.974] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[12:39:00.006] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-1-13_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//dacParameters35_C0.dat
[12:39:00.007] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-1-13_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//dacParameters35_C1.dat
[12:39:00.007] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-1-13_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//dacParameters35_C2.dat
[12:39:00.007] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-1-13_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//dacParameters35_C3.dat
[12:39:00.007] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-1-13_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//dacParameters35_C4.dat
[12:39:00.007] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-1-13_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//dacParameters35_C5.dat
[12:39:00.007] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-1-13_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//dacParameters35_C6.dat
[12:39:00.007] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-1-13_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//dacParameters35_C7.dat
[12:39:00.007] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-1-13_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//dacParameters35_C8.dat
[12:39:00.007] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-1-13_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//dacParameters35_C9.dat
[12:39:00.008] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-1-13_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//dacParameters35_C10.dat
[12:39:00.008] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-1-13_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//dacParameters35_C11.dat
[12:39:00.008] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-1-13_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//dacParameters35_C12.dat
[12:39:00.008] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-1-13_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//dacParameters35_C13.dat
[12:39:00.008] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-1-13_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//dacParameters35_C14.dat
[12:39:00.008] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-1-13_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//dacParameters35_C15.dat
[12:39:00.357] <TB1>     INFO: Expecting 41600 events.
[12:39:04.418] <TB1>     INFO: 41600 events read in total (3346ms).
[12:39:04.418] <TB1>     INFO: Test took 4407ms.
[12:39:05.159] <TB1>     INFO: Expecting 41600 events.
[12:39:09.009] <TB1>     INFO: 41600 events read in total (3135ms).
[12:39:09.010] <TB1>     INFO: Test took 4260ms.
[12:39:09.680] <TB1>     INFO: Expecting 41600 events.
[12:39:13.545] <TB1>     INFO: 41600 events read in total (3150ms).
[12:39:13.546] <TB1>     INFO: Test took 4226ms.
[12:39:13.859] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:39:13.994] <TB1>     INFO: Expecting 2560 events.
[12:39:14.953] <TB1>     INFO: 2560 events read in total (244ms).
[12:39:14.953] <TB1>     INFO: Test took 1095ms.
[12:39:14.955] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:39:15.461] <TB1>     INFO: Expecting 2560 events.
[12:39:16.428] <TB1>     INFO: 2560 events read in total (245ms).
[12:39:16.428] <TB1>     INFO: Test took 1473ms.
[12:39:16.430] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:39:16.940] <TB1>     INFO: Expecting 2560 events.
[12:39:17.901] <TB1>     INFO: 2560 events read in total (247ms).
[12:39:17.901] <TB1>     INFO: Test took 1471ms.
[12:39:17.903] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:39:18.410] <TB1>     INFO: Expecting 2560 events.
[12:39:19.368] <TB1>     INFO: 2560 events read in total (243ms).
[12:39:19.368] <TB1>     INFO: Test took 1465ms.
[12:39:19.371] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:39:19.878] <TB1>     INFO: Expecting 2560 events.
[12:39:20.839] <TB1>     INFO: 2560 events read in total (244ms).
[12:39:20.839] <TB1>     INFO: Test took 1468ms.
[12:39:20.841] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:39:21.348] <TB1>     INFO: Expecting 2560 events.
[12:39:22.308] <TB1>     INFO: 2560 events read in total (245ms).
[12:39:22.308] <TB1>     INFO: Test took 1467ms.
[12:39:22.310] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:39:22.818] <TB1>     INFO: Expecting 2560 events.
[12:39:23.776] <TB1>     INFO: 2560 events read in total (243ms).
[12:39:23.777] <TB1>     INFO: Test took 1467ms.
[12:39:23.779] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:39:24.286] <TB1>     INFO: Expecting 2560 events.
[12:39:25.244] <TB1>     INFO: 2560 events read in total (243ms).
[12:39:25.244] <TB1>     INFO: Test took 1465ms.
[12:39:25.246] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:39:25.755] <TB1>     INFO: Expecting 2560 events.
[12:39:26.711] <TB1>     INFO: 2560 events read in total (241ms).
[12:39:26.712] <TB1>     INFO: Test took 1466ms.
[12:39:26.714] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:39:27.223] <TB1>     INFO: Expecting 2560 events.
[12:39:28.179] <TB1>     INFO: 2560 events read in total (241ms).
[12:39:28.180] <TB1>     INFO: Test took 1466ms.
[12:39:28.182] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:39:28.688] <TB1>     INFO: Expecting 2560 events.
[12:39:29.645] <TB1>     INFO: 2560 events read in total (242ms).
[12:39:29.645] <TB1>     INFO: Test took 1463ms.
[12:39:29.649] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:39:30.155] <TB1>     INFO: Expecting 2560 events.
[12:39:31.112] <TB1>     INFO: 2560 events read in total (242ms).
[12:39:31.112] <TB1>     INFO: Test took 1463ms.
[12:39:31.116] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:39:31.620] <TB1>     INFO: Expecting 2560 events.
[12:39:32.577] <TB1>     INFO: 2560 events read in total (242ms).
[12:39:32.578] <TB1>     INFO: Test took 1462ms.
[12:39:32.580] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:39:33.086] <TB1>     INFO: Expecting 2560 events.
[12:39:34.043] <TB1>     INFO: 2560 events read in total (242ms).
[12:39:34.044] <TB1>     INFO: Test took 1464ms.
[12:39:34.049] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:39:34.552] <TB1>     INFO: Expecting 2560 events.
[12:39:35.510] <TB1>     INFO: 2560 events read in total (243ms).
[12:39:35.511] <TB1>     INFO: Test took 1462ms.
[12:39:35.513] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:39:36.019] <TB1>     INFO: Expecting 2560 events.
[12:39:36.977] <TB1>     INFO: 2560 events read in total (243ms).
[12:39:36.978] <TB1>     INFO: Test took 1465ms.
[12:39:36.980] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:39:37.486] <TB1>     INFO: Expecting 2560 events.
[12:39:38.444] <TB1>     INFO: 2560 events read in total (243ms).
[12:39:38.445] <TB1>     INFO: Test took 1465ms.
[12:39:38.447] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:39:38.953] <TB1>     INFO: Expecting 2560 events.
[12:39:39.911] <TB1>     INFO: 2560 events read in total (243ms).
[12:39:39.911] <TB1>     INFO: Test took 1465ms.
[12:39:39.914] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:39:40.420] <TB1>     INFO: Expecting 2560 events.
[12:39:41.377] <TB1>     INFO: 2560 events read in total (242ms).
[12:39:41.377] <TB1>     INFO: Test took 1463ms.
[12:39:41.379] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:39:41.886] <TB1>     INFO: Expecting 2560 events.
[12:39:42.845] <TB1>     INFO: 2560 events read in total (244ms).
[12:39:42.846] <TB1>     INFO: Test took 1467ms.
[12:39:42.849] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:39:43.355] <TB1>     INFO: Expecting 2560 events.
[12:39:44.314] <TB1>     INFO: 2560 events read in total (244ms).
[12:39:44.315] <TB1>     INFO: Test took 1466ms.
[12:39:44.317] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:39:44.824] <TB1>     INFO: Expecting 2560 events.
[12:39:45.781] <TB1>     INFO: 2560 events read in total (242ms).
[12:39:45.781] <TB1>     INFO: Test took 1464ms.
[12:39:45.784] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:39:46.289] <TB1>     INFO: Expecting 2560 events.
[12:39:47.252] <TB1>     INFO: 2560 events read in total (246ms).
[12:39:47.252] <TB1>     INFO: Test took 1468ms.
[12:39:47.254] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:39:47.761] <TB1>     INFO: Expecting 2560 events.
[12:39:48.721] <TB1>     INFO: 2560 events read in total (245ms).
[12:39:48.721] <TB1>     INFO: Test took 1467ms.
[12:39:48.723] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:39:49.230] <TB1>     INFO: Expecting 2560 events.
[12:39:50.190] <TB1>     INFO: 2560 events read in total (245ms).
[12:39:50.191] <TB1>     INFO: Test took 1468ms.
[12:39:50.193] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:39:50.699] <TB1>     INFO: Expecting 2560 events.
[12:39:51.656] <TB1>     INFO: 2560 events read in total (242ms).
[12:39:51.656] <TB1>     INFO: Test took 1463ms.
[12:39:51.658] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:39:52.165] <TB1>     INFO: Expecting 2560 events.
[12:39:53.122] <TB1>     INFO: 2560 events read in total (242ms).
[12:39:53.122] <TB1>     INFO: Test took 1464ms.
[12:39:53.126] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:39:53.632] <TB1>     INFO: Expecting 2560 events.
[12:39:54.588] <TB1>     INFO: 2560 events read in total (242ms).
[12:39:54.589] <TB1>     INFO: Test took 1463ms.
[12:39:54.592] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:39:55.097] <TB1>     INFO: Expecting 2560 events.
[12:39:56.057] <TB1>     INFO: 2560 events read in total (245ms).
[12:39:56.058] <TB1>     INFO: Test took 1466ms.
[12:39:56.060] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:39:56.566] <TB1>     INFO: Expecting 2560 events.
[12:39:57.524] <TB1>     INFO: 2560 events read in total (243ms).
[12:39:57.524] <TB1>     INFO: Test took 1464ms.
[12:39:57.526] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:39:58.033] <TB1>     INFO: Expecting 2560 events.
[12:39:58.993] <TB1>     INFO: 2560 events read in total (246ms).
[12:39:58.993] <TB1>     INFO: Test took 1467ms.
[12:39:58.996] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:39:59.502] <TB1>     INFO: Expecting 2560 events.
[12:40:00.460] <TB1>     INFO: 2560 events read in total (243ms).
[12:40:00.460] <TB1>     INFO: Test took 1465ms.
[12:40:01.497] <TB1>     INFO: PixTestPhOptimization::doTest() done, duration: 481 seconds
[12:40:01.498] <TB1>     INFO: PH scale (per ROC):    77  75  80  80  80  80  79  79  72  78  77  78  80  75  81  66
[12:40:01.498] <TB1>     INFO: PH offset (per ROC):  171 181 177 191 187 176 178 180 174 173 173 171 171 179 177 193
[12:40:01.674] <TB1>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[12:40:01.677] <TB1>     INFO: ######################################################################
[12:40:01.677] <TB1>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[12:40:01.677] <TB1>     INFO: ######################################################################
[12:40:01.677] <TB1>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[12:40:01.690] <TB1>     INFO: scanning low vcal = 10
[12:40:02.033] <TB1>     INFO: Expecting 41600 events.
[12:40:05.748] <TB1>     INFO: 41600 events read in total (3000ms).
[12:40:05.748] <TB1>     INFO: Test took 4058ms.
[12:40:05.750] <TB1>     INFO: scanning low vcal = 20
[12:40:06.257] <TB1>     INFO: Expecting 41600 events.
[12:40:09.977] <TB1>     INFO: 41600 events read in total (3005ms).
[12:40:09.977] <TB1>     INFO: Test took 4227ms.
[12:40:09.978] <TB1>     INFO: scanning low vcal = 30
[12:40:10.485] <TB1>     INFO: Expecting 41600 events.
[12:40:14.225] <TB1>     INFO: 41600 events read in total (3025ms).
[12:40:14.225] <TB1>     INFO: Test took 4247ms.
[12:40:14.227] <TB1>     INFO: scanning low vcal = 40
[12:40:14.729] <TB1>     INFO: Expecting 41600 events.
[12:40:18.964] <TB1>     INFO: 41600 events read in total (3520ms).
[12:40:18.965] <TB1>     INFO: Test took 4738ms.
[12:40:18.968] <TB1>     INFO: scanning low vcal = 50
[12:40:19.392] <TB1>     INFO: Expecting 41600 events.
[12:40:23.675] <TB1>     INFO: 41600 events read in total (3569ms).
[12:40:23.675] <TB1>     INFO: Test took 4708ms.
[12:40:23.679] <TB1>     INFO: scanning low vcal = 60
[12:40:24.101] <TB1>     INFO: Expecting 41600 events.
[12:40:28.346] <TB1>     INFO: 41600 events read in total (3530ms).
[12:40:28.347] <TB1>     INFO: Test took 4668ms.
[12:40:28.359] <TB1>     INFO: scanning low vcal = 70
[12:40:28.772] <TB1>     INFO: Expecting 41600 events.
[12:40:33.063] <TB1>     INFO: 41600 events read in total (3576ms).
[12:40:33.064] <TB1>     INFO: Test took 4705ms.
[12:40:33.067] <TB1>     INFO: scanning low vcal = 80
[12:40:33.494] <TB1>     INFO: Expecting 41600 events.
[12:40:37.771] <TB1>     INFO: 41600 events read in total (3562ms).
[12:40:37.772] <TB1>     INFO: Test took 4705ms.
[12:40:37.775] <TB1>     INFO: scanning low vcal = 90
[12:40:38.199] <TB1>     INFO: Expecting 41600 events.
[12:40:42.457] <TB1>     INFO: 41600 events read in total (3543ms).
[12:40:42.458] <TB1>     INFO: Test took 4683ms.
[12:40:42.464] <TB1>     INFO: scanning low vcal = 100
[12:40:42.883] <TB1>     INFO: Expecting 41600 events.
[12:40:47.286] <TB1>     INFO: 41600 events read in total (3688ms).
[12:40:47.287] <TB1>     INFO: Test took 4823ms.
[12:40:47.291] <TB1>     INFO: scanning low vcal = 110
[12:40:47.712] <TB1>     INFO: Expecting 41600 events.
[12:40:51.978] <TB1>     INFO: 41600 events read in total (3551ms).
[12:40:51.979] <TB1>     INFO: Test took 4688ms.
[12:40:51.983] <TB1>     INFO: scanning low vcal = 120
[12:40:52.404] <TB1>     INFO: Expecting 41600 events.
[12:40:56.666] <TB1>     INFO: 41600 events read in total (3547ms).
[12:40:56.667] <TB1>     INFO: Test took 4684ms.
[12:40:56.670] <TB1>     INFO: scanning low vcal = 130
[12:40:57.092] <TB1>     INFO: Expecting 41600 events.
[12:41:01.383] <TB1>     INFO: 41600 events read in total (3577ms).
[12:41:01.384] <TB1>     INFO: Test took 4714ms.
[12:41:01.388] <TB1>     INFO: scanning low vcal = 140
[12:41:01.807] <TB1>     INFO: Expecting 41600 events.
[12:41:06.085] <TB1>     INFO: 41600 events read in total (3564ms).
[12:41:06.086] <TB1>     INFO: Test took 4698ms.
[12:41:06.090] <TB1>     INFO: scanning low vcal = 150
[12:41:06.509] <TB1>     INFO: Expecting 41600 events.
[12:41:10.804] <TB1>     INFO: 41600 events read in total (3580ms).
[12:41:10.806] <TB1>     INFO: Test took 4716ms.
[12:41:10.809] <TB1>     INFO: scanning low vcal = 160
[12:41:11.229] <TB1>     INFO: Expecting 41600 events.
[12:41:15.487] <TB1>     INFO: 41600 events read in total (3543ms).
[12:41:15.488] <TB1>     INFO: Test took 4679ms.
[12:41:15.491] <TB1>     INFO: scanning low vcal = 170
[12:41:15.913] <TB1>     INFO: Expecting 41600 events.
[12:41:20.191] <TB1>     INFO: 41600 events read in total (3563ms).
[12:41:20.192] <TB1>     INFO: Test took 4701ms.
[12:41:20.197] <TB1>     INFO: scanning low vcal = 180
[12:41:20.616] <TB1>     INFO: Expecting 41600 events.
[12:41:24.891] <TB1>     INFO: 41600 events read in total (3560ms).
[12:41:24.892] <TB1>     INFO: Test took 4695ms.
[12:41:24.895] <TB1>     INFO: scanning low vcal = 190
[12:41:25.317] <TB1>     INFO: Expecting 41600 events.
[12:41:29.583] <TB1>     INFO: 41600 events read in total (3551ms).
[12:41:29.584] <TB1>     INFO: Test took 4689ms.
[12:41:29.587] <TB1>     INFO: scanning low vcal = 200
[12:41:30.009] <TB1>     INFO: Expecting 41600 events.
[12:41:34.287] <TB1>     INFO: 41600 events read in total (3564ms).
[12:41:34.288] <TB1>     INFO: Test took 4701ms.
[12:41:34.291] <TB1>     INFO: scanning low vcal = 210
[12:41:34.718] <TB1>     INFO: Expecting 41600 events.
[12:41:38.981] <TB1>     INFO: 41600 events read in total (3548ms).
[12:41:38.982] <TB1>     INFO: Test took 4691ms.
[12:41:38.986] <TB1>     INFO: scanning low vcal = 220
[12:41:39.407] <TB1>     INFO: Expecting 41600 events.
[12:41:43.662] <TB1>     INFO: 41600 events read in total (3540ms).
[12:41:43.663] <TB1>     INFO: Test took 4677ms.
[12:41:43.666] <TB1>     INFO: scanning low vcal = 230
[12:41:44.090] <TB1>     INFO: Expecting 41600 events.
[12:41:48.366] <TB1>     INFO: 41600 events read in total (3561ms).
[12:41:48.367] <TB1>     INFO: Test took 4701ms.
[12:41:48.371] <TB1>     INFO: scanning low vcal = 240
[12:41:48.791] <TB1>     INFO: Expecting 41600 events.
[12:41:53.046] <TB1>     INFO: 41600 events read in total (3540ms).
[12:41:53.047] <TB1>     INFO: Test took 4676ms.
[12:41:53.050] <TB1>     INFO: scanning low vcal = 250
[12:41:53.474] <TB1>     INFO: Expecting 41600 events.
[12:41:57.760] <TB1>     INFO: 41600 events read in total (3571ms).
[12:41:57.761] <TB1>     INFO: Test took 4711ms.
[12:41:57.765] <TB1>     INFO: scanning high vcal = 30 (= 210 in low range)
[12:41:58.187] <TB1>     INFO: Expecting 41600 events.
[12:42:02.454] <TB1>     INFO: 41600 events read in total (3552ms).
[12:42:02.454] <TB1>     INFO: Test took 4689ms.
[12:42:02.457] <TB1>     INFO: scanning high vcal = 50 (= 350 in low range)
[12:42:02.880] <TB1>     INFO: Expecting 41600 events.
[12:42:07.148] <TB1>     INFO: 41600 events read in total (3553ms).
[12:42:07.148] <TB1>     INFO: Test took 4691ms.
[12:42:07.152] <TB1>     INFO: scanning high vcal = 70 (= 490 in low range)
[12:42:07.572] <TB1>     INFO: Expecting 41600 events.
[12:42:11.862] <TB1>     INFO: 41600 events read in total (3575ms).
[12:42:11.862] <TB1>     INFO: Test took 4710ms.
[12:42:11.866] <TB1>     INFO: scanning high vcal = 90 (= 630 in low range)
[12:42:12.284] <TB1>     INFO: Expecting 41600 events.
[12:42:16.543] <TB1>     INFO: 41600 events read in total (3544ms).
[12:42:16.545] <TB1>     INFO: Test took 4679ms.
[12:42:16.548] <TB1>     INFO: scanning high vcal = 200 (= 1400 in low range)
[12:42:16.970] <TB1>     INFO: Expecting 41600 events.
[12:42:21.260] <TB1>     INFO: 41600 events read in total (3576ms).
[12:42:21.261] <TB1>     INFO: Test took 4713ms.
[12:42:21.808] <TB1>     INFO: PixTestGainPedestal::measure() done 
[12:42:21.812] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[12:42:21.812] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[12:42:21.812] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[12:42:21.812] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[12:42:21.813] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[12:42:21.814] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[12:42:21.814] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[12:42:21.814] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[12:42:21.814] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[12:42:21.815] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[12:42:21.815] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[12:42:21.815] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[12:42:21.815] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[12:42:21.815] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[12:42:21.815] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[12:42:21.816] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[12:43:00.003] <TB1>     INFO: PixTestGainPedestal::fit() done
[12:43:00.003] <TB1>     INFO: non-linearity mean:  0.952 0.958 0.962 0.968 0.968 0.965 0.962 0.957 0.961 0.968 0.955 0.960 0.965 0.960 0.961 0.960
[12:43:00.003] <TB1>     INFO: non-linearity RMS:   0.007 0.005 0.005 0.003 0.005 0.005 0.005 0.006 0.007 0.004 0.006 0.005 0.005 0.006 0.006 0.006
[12:43:00.003] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-1-13_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[12:43:01.028] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-1-13_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[12:43:01.052] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-1-13_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[12:43:01.076] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-1-13_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[12:43:01.101] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-1-13_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[12:43:01.125] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-1-13_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[12:43:01.150] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-1-13_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[12:43:01.175] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-1-13_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[12:43:01.201] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-1-13_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[12:43:01.225] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-1-13_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[12:43:01.250] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-1-13_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[12:43:01.275] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-1-13_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[12:43:01.300] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-1-13_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[12:43:01.324] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-1-13_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[12:43:01.349] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-1-13_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[12:43:01.373] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-1-13_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[12:43:01.397] <TB1>     INFO: PixTestGainPedestal::doTest() done, duration: 179 seconds
[12:43:01.397] <TB1>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[12:43:01.405] <TB1>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[12:43:01.405] <TB1>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[12:43:01.407] <TB1>     INFO: ######################################################################
[12:43:01.408] <TB1>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[12:43:01.408] <TB1>     INFO: ######################################################################
[12:43:01.410] <TB1>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[12:43:01.420] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[12:43:01.420] <TB1>     INFO:     run 1 of 1
[12:43:01.421] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[12:43:01.768] <TB1>     INFO: Expecting 3120000 events.
[12:43:52.760] <TB1>     INFO: 1299870 events read in total (50277ms).
[12:44:42.148] <TB1>     INFO: 2594780 events read in total (99665ms).
[12:45:02.830] <TB1>     INFO: 3120000 events read in total (120348ms).
[12:45:02.877] <TB1>     INFO: Test took 121457ms.
[12:45:02.951] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:45:03.074] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[12:45:04.518] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[12:45:06.029] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[12:45:07.522] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[12:45:09.005] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[12:45:10.544] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[12:45:12.049] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[12:45:13.525] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[12:45:15.036] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[12:45:16.429] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[12:45:17.934] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[12:45:19.374] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[12:45:20.864] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[12:45:22.343] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[12:45:23.865] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[12:45:25.434] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[12:45:26.956] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 397406208
[12:45:26.984] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[12:45:26.985] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.9696, RMS = 1.45366
[12:45:26.985] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[12:45:26.985] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[12:45:26.985] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.3709, RMS = 1.41474
[12:45:26.985] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[12:45:26.986] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[12:45:26.986] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.9072, RMS = 1.42251
[12:45:26.986] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 89
[12:45:26.986] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[12:45:26.986] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 81.1544, RMS = 1.51974
[12:45:26.986] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 89
[12:45:26.988] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[12:45:26.988] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 81.3325, RMS = 1.19627
[12:45:26.988] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 88
[12:45:26.988] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[12:45:26.988] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 81.0376, RMS = 1.19348
[12:45:26.988] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 88
[12:45:26.989] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[12:45:26.989] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.3618, RMS = 0.841843
[12:45:26.989] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[12:45:26.989] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[12:45:26.989] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.6248, RMS = 0.931107
[12:45:26.989] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[12:45:26.991] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[12:45:26.991] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.4786, RMS = 1.48334
[12:45:26.991] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[12:45:26.991] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[12:45:26.991] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.8087, RMS = 1.38881
[12:45:26.991] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[12:45:26.992] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[12:45:26.992] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 72.155, RMS = 1.9249
[12:45:26.992] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 82
[12:45:26.992] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[12:45:26.992] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 72.5127, RMS = 1.94005
[12:45:26.992] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[12:45:26.993] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[12:45:26.993] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 75.1757, RMS = 1.46362
[12:45:26.993] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[12:45:26.993] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[12:45:26.993] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.6494, RMS = 1.43421
[12:45:26.993] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[12:45:26.995] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[12:45:26.995] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 82.3925, RMS = 1.18969
[12:45:26.995] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 89
[12:45:26.995] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[12:45:26.995] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 83.4976, RMS = 1.23055
[12:45:26.995] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 90
[12:45:26.996] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[12:45:26.996] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.24, RMS = 1.22633
[12:45:26.996] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[12:45:26.996] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[12:45:26.996] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.4105, RMS = 1.5202
[12:45:26.996] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[12:45:26.997] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[12:45:26.997] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.677, RMS = 1.1606
[12:45:26.998] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[12:45:26.998] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[12:45:26.998] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.0549, RMS = 1.33684
[12:45:26.998] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[12:45:26.999] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[12:45:26.999] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.5192, RMS = 1.28066
[12:45:26.999] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[12:45:26.999] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[12:45:26.999] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 73.4003, RMS = 1.83402
[12:45:26.999] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[12:45:26.000] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[12:45:26.000] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.4673, RMS = 1.06032
[12:45:26.000] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 82
[12:45:26.000] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[12:45:26.000] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.8795, RMS = 1.11432
[12:45:26.000] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 82
[12:45:26.001] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[12:45:26.001] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 70.0407, RMS = 1.66659
[12:45:26.001] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 79
[12:45:26.001] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[12:45:26.001] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 70.6602, RMS = 1.59235
[12:45:26.002] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 79
[12:45:26.003] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[12:45:26.003] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.8039, RMS = 1.20722
[12:45:26.003] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 87
[12:45:26.003] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[12:45:26.003] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.9906, RMS = 1.24472
[12:45:26.003] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 87
[12:45:26.004] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[12:45:26.004] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 82.5398, RMS = 1.86276
[12:45:26.004] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 92
[12:45:26.004] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[12:45:26.004] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 81.3378, RMS = 1.62829
[12:45:26.004] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 90
[12:45:27.005] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[12:45:27.005] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 91.0427, RMS = 1.62997
[12:45:27.005] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 100
[12:45:27.005] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[12:45:27.005] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 89.9054, RMS = 1.91516
[12:45:27.005] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 100
[12:45:27.011] <TB1>     INFO: PixTestBB3Map::doTest() done with 4852 decoding errors: , duration: 145 seconds
[12:45:27.011] <TB1>     INFO: number of dead bumps (per ROC):     0    0    0    3    0    0    0    0    0    0    0    0    0    0    0    0
[12:45:27.011] <TB1>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[12:45:27.108] <TB1>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[12:45:27.108] <TB1>     INFO: enter test to run
[12:45:27.108] <TB1>     INFO:   test:  no parameter change
[12:45:27.110] <TB1>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 391.5mA
[12:45:27.112] <TB1>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 479.9mA
[12:45:27.112] <TB1>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 20.0 C
[12:45:27.112] <TB1>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[12:45:27.610] <TB1>    QUIET: Connection to board 26 closed.
[12:45:27.611] <TB1>     INFO: pXar: this is the end, my friend
[12:45:27.611] <TB1>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
