- ğŸ‘‹ Hi, Iâ€™m Sean Perry
- ğŸ‘€ Iâ€™m interested in compilers (c++, COBOL, llvm)
- ğŸŒ± Iâ€™m currently learning ...
- ğŸ’ï¸ Iâ€™m looking to collaborate on ...
- ğŸ“« How to reach me ...

<!---
s66perry/s66perry is a âœ¨ special âœ¨ repository because its `README.md` (this file) appears on your GitHub profile.
You can click the Preview link to take a look at your changes.
--->
### ğŸ“• Latest LLVM Discourse Posts

<!-- DISCOURSE-LLVM:START -->
- [[RFC] Add RISC-V Vector Extension &lpar;RVV&rpar; Dialect](https://discourse.llvm.org/t/rfc-add-risc-v-vector-extension-rvv-dialect/4146?page=2#post_37)
- [Llvmbot account for phabricator](https://discourse.llvm.org/t/llvmbot-account-for-phabricator/62589#post_1)
- [How to spill a register in fast RA if the spilling will create another temp register](https://discourse.llvm.org/t/how-to-spill-a-register-in-fast-ra-if-the-spilling-will-create-another-temp-register/62579#post_3)
- [Code generation change between llvm 11 and 12, amd64](https://discourse.llvm.org/t/code-generation-change-between-llvm-11-and-12-amd64/62573#post_2)
- [How to enable -flto in presence of hand-written assembly files &lpar;RiscV backend&rpar;?](https://discourse.llvm.org/t/how-to-enable-flto-in-presence-of-hand-written-assembly-files-riscv-backend/62464#post_4)
<!-- DISCOURSE-LLVM:END -->
