#
############################################
# Configuration file for running experiments
##############################################

# Path to directory of circuits to use
circuits_dir=benchmarks/verilog/koios

# Path to directory of architectures to use
archs_dir=arch/COFFE_22nm

# Add circuits to list to sweep
circuit_list_add=attention_layer_complex_dsp.vh
circuit_list_add=conv_layer_complex_dsp.vh
circuit_list_add=dla_like.medium_complex_dsp.vh
circuit_list_add=dla_like.small_complex_dsp.vh
circuit_list_add=eltwise_layer_complex_dsp.vh
circuit_list_add=gemm_layer_complex_dsp.vh
circuit_list_add=softmax_complex_dsp.vh
circuit_list_add=tiny_darknet_like.small_complex_dsp.vh


# Add architectures to list to sweep
arch_list_add=k6FracN10LB_mem20K_complexDSP_customSB_22nm.xml

# Parse info and how to parse
parse_file=vpr_standard.txt

# How to parse QoR info
qor_parse_file=qor_standard.txt

# Pass requirements
pass_requirements_file=pass_requirements.txt

#Script parameters
script_params=-track_memory_usage -crit_path_router_iterations 100 --route_chan_width 300
