

================================================================
== Synthesis Summary Report of 'equalizer'
================================================================
+ General Information: 
    * Date:           Tue Apr 16 16:21:04 2024
    * Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
    * Project:        equalizer
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +----------------------------------------+------+-------+---------+--------+----------+---------+------+----------+------+----------+-----------+-----------+-----+
    |                 Modules                | Issue|       | Latency | Latency| Iteration|         | Trip |          |      |          |           |           |     |
    |                 & Loops                | Type | Slack | (cycles)|  (ns)  |  Latency | Interval| Count| Pipelined| BRAM |    DSP   |     FF    |    LUT    | URAM|
    +----------------------------------------+------+-------+---------+--------+----------+---------+------+----------+------+----------+-----------+-----------+-----+
    |+ equalizer                             |     -|   0.00|        -|       -|         -|        -|     -|        no|     -|  99 (45%)|  4175 (3%)|  4279 (8%)|    -|
    | o VITIS_LOOP_24_1                      |     -|  14.60|        -|       -|         -|        -|     -|        no|     -|         -|          -|          -|    -|
    |  + equalizer_Pipeline_VITIS_LOOP_56_2  |     -|   0.00|        -|       -|         -|        -|     -|        no|     -|         -|  371 (~0%)|  337 (~0%)|    -|
    |   o VITIS_LOOP_56_2                    |     -|  14.60|        -|       -|         8|        1|     -|       yes|     -|         -|          -|          -|    -|
    +----------------------------------------+------+-------+---------+--------+----------+---------+------+----------+------+----------+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| Interface  | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   |
|            | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| m_axi_gmem | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+

* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 5             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+----------+--------+-------+--------+----------------------+
| Interface     | Register | Offset | Width | Access | Description          |
+---------------+----------+--------+-------+--------+----------------------+
| s_axi_control | coefs_1  | 0x10   | 32    | W      | Data signal of coefs |
| s_axi_control | coefs_2  | 0x14   | 32    | W      | Data signal of coefs |
+---------------+----------+--------+-------+--------+----------------------+

* AXIS
+-----------+---------------+-------+-------+-----+-------+-------+--------+-------+-------+--------+
| Interface | Register Mode | TDATA | TDEST | TID | TKEEP | TLAST | TREADY | TSTRB | TUSER | TVALID |
+-----------+---------------+-------+-------+-----+-------+-------+--------+-------+-------+--------+
| input_r   | both          | 32    | 1     | 1   | 4     | 1     | 1      | 4     | 1     | 1      |
| output_r  | both          | 32    | 1     | 1   | 4     | 1     | 1      | 4     | 1     | 1      |
+-----------+---------------+-------+-------+-----+-------+-------+--------+-------+-------+--------+

* TOP LEVEL CONTROL
+-----------+--------------+----------+
| Interface | Type         | Ports    |
+-----------+--------------+----------+
| ap_clk    | clock        | ap_clk   |
| ap_rst_n  | reset        | ap_rst_n |
| ap_ctrl   | ap_ctrl_none |          |
+-----------+--------------+----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+--------------------------------------------+
| Argument | Direction | Datatype                                   |
+----------+-----------+--------------------------------------------+
| output   | out       | stream<hls::axis<ap_int<32>, 1, 1, 1>, 0>& |
| coefs    | inout     | int*                                       |
| input    | in        | stream<hls::axis<ap_int<32>, 1, 1, 1>, 0>& |
+----------+-----------+--------------------------------------------+

* SW-to-HW Mapping
+----------+---------------+-----------+----------+-----------------------------------+
| Argument | HW Interface  | HW Type   | HW Usage | HW Info                           |
+----------+---------------+-----------+----------+-----------------------------------+
| output   | output_r      | interface |          |                                   |
| coefs    | m_axi_gmem    | interface |          |                                   |
| coefs    | s_axi_control | register  | offset   | name=coefs_1 offset=0x10 range=32 |
| coefs    | s_axi_control | register  | offset   | name=coefs_2 offset=0x14 range=32 |
| input    | input_r       | interface |          |                                   |
+----------+---------------+-----------+----------+-----------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* Inferred Burst Summary
+--------------+-----------+--------+-------+---------------------+
| HW Interface | Direction | Length | Width | Location            |
+--------------+-----------+--------+-------+---------------------+
| m_axi_gmem   | read      | 33     | 32    | equalizer.cpp:79:42 |
+--------------+-----------+--------+-------+---------------------+

* Inferred Bursts and Widening Missed
+--------------+----------+-------------------------------------------------------------------------------------------------------+------------+---------------------+
| HW Interface | Variable | Problem                                                                                               | Resolution | Location            |
+--------------+----------+-------------------------------------------------------------------------------------------------------+------------+---------------------+
| m_axi_gmem   | coefs    | Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | equalizer.cpp:79:42 |
+--------------+----------+-------------------------------------------------------------------------------------------------------+------------+---------------------+

    * Resolution URL: www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=XXX-YYY.html (replace XXX-YYY with column value)

================================================================
== Bind Op Report
================================================================
+---------------------------------------+-----+--------+-------------+-----+--------+---------+
| Name                                  | DSP | Pragma | Variable    | Op  | Impl   | Latency |
+---------------------------------------+-----+--------+-------------+-----+--------+---------+
| + equalizer                           | 99  |        |             |     |        |         |
|   mul_32s_32s_32_1_1_U46              | 3   |        | accumulate  | mul | auto   | 0       |
|   mul_32s_32s_32_1_1_U45              | 3   |        | mul_ln79    | mul | auto   | 0       |
|   mul_32s_32s_32_1_1_U44              | 3   |        | mul_ln79_1  | mul | auto   | 0       |
|   mul_32s_32s_32_1_1_U42              | 3   |        | mul_ln79_2  | mul | auto   | 0       |
|   mul_32s_32s_32_1_1_U43              | 3   |        | mul_ln79_3  | mul | auto   | 0       |
|   mul_32s_32s_32_1_1_U41              | 3   |        | mul_ln79_4  | mul | auto   | 0       |
|   mul_32s_32s_32_1_1_U40              | 3   |        | mul_ln79_5  | mul | auto   | 0       |
|   mul_32s_32s_32_1_1_U39              | 3   |        | mul_ln79_6  | mul | auto   | 0       |
|   mul_32s_32s_32_1_1_U38              | 3   |        | mul_ln79_7  | mul | auto   | 0       |
|   mul_32s_32s_32_1_1_U37              | 3   |        | mul_ln79_8  | mul | auto   | 0       |
|   mul_32s_32s_32_1_1_U36              | 3   |        | mul_ln79_9  | mul | auto   | 0       |
|   mul_32s_32s_32_1_1_U34              | 3   |        | mul_ln79_10 | mul | auto   | 0       |
|   mul_32s_32s_32_1_1_U35              | 3   |        | mul_ln79_11 | mul | auto   | 0       |
|   mul_32s_32s_32_1_1_U33              | 3   |        | mul_ln79_12 | mul | auto   | 0       |
|   mul_32s_32s_32_1_1_U32              | 3   |        | mul_ln79_13 | mul | auto   | 0       |
|   mul_32s_32s_32_1_1_U30              | 3   |        | mul_ln79_14 | mul | auto   | 0       |
|   mul_32s_32s_32_1_1_U31              | 3   |        | mul_ln79_15 | mul | auto   | 0       |
|   mul_32s_32s_32_1_1_U29              | 3   |        | mul_ln79_16 | mul | auto   | 0       |
|   mul_32s_32s_32_1_1_U28              | 3   |        | mul_ln79_17 | mul | auto   | 0       |
|   mul_32s_32s_32_1_1_U26              | 3   |        | mul_ln79_18 | mul | auto   | 0       |
|   mul_32s_32s_32_1_1_U27              | 3   |        | mul_ln79_19 | mul | auto   | 0       |
|   mul_32s_32s_32_1_1_U24              | 3   |        | mul_ln79_20 | mul | auto   | 0       |
|   mul_32s_32s_32_1_1_U25              | 3   |        | mul_ln79_21 | mul | auto   | 0       |
|   mul_32s_32s_32_1_1_U23              | 3   |        | mul_ln79_22 | mul | auto   | 0       |
|   mul_32s_32s_32_1_1_U22              | 3   |        | mul_ln79_23 | mul | auto   | 0       |
|   mul_32s_32s_32_1_1_U20              | 3   |        | mul_ln79_24 | mul | auto   | 0       |
|   mul_32s_32s_32_1_1_U21              | 3   |        | mul_ln79_25 | mul | auto   | 0       |
|   mul_32s_32s_32_1_1_U19              | 3   |        | mul_ln79_26 | mul | auto   | 0       |
|   mul_32s_32s_32_1_1_U18              | 3   |        | mul_ln79_27 | mul | auto   | 0       |
|   mul_32s_32s_32_1_1_U15              | 3   |        | mul_ln79_28 | mul | auto   | 0       |
|   mul_32s_32s_32_1_1_U16              | 3   |        | mul_ln79_29 | mul | auto   | 0       |
|   mul_32s_32s_32_1_1_U17              | 3   |        | mul_ln79_30 | mul | auto   | 0       |
|   mul_32s_32s_32_1_1_U14              | 3   |        | mul_ln82    | mul | auto   | 0       |
|   add_ln82_fu_1014_p2                 | -   |        | add_ln82    | add | fabric | 0       |
|   add_ln82_1_fu_994_p2                | -   |        | add_ln82_1  | add | fabric | 0       |
|   add_ln82_4_fu_929_p2                | -   |        | add_ln82_4  | add | fabric | 0       |
|   add_ln82_7_fu_887_p2                | -   |        | add_ln82_7  | add | fabric | 0       |
|   add_ln82_8_fu_852_p2                | -   |        | add_ln82_8  | add | fabric | 0       |
|   add_ln82_11_fu_778_p2               | -   |        | add_ln82_11 | add | fabric | 0       |
|   add_ln82_16_fu_695_p2               | -   |        | add_ln82_16 | add | fabric | 0       |
|   add_ln82_19_fu_620_p2               | -   |        | add_ln82_19 | add | fabric | 0       |
|   add_ln82_22_fu_576_p2               | -   |        | add_ln82_22 | add | fabric | 0       |
|   add_ln82_23_fu_542_p2               | -   |        | add_ln82_23 | add | fabric | 0       |
|   add_ln33_fu_367_p2                  | -   |        | add_ln33    | add | fabric | 0       |
|   i_3_fu_1044_p2                      | -   |        | i_3         | add | fabric | 0       |
|  + equalizer_Pipeline_VITIS_LOOP_56_2 | 0   |        |             |     |        |         |
|    add_ln63_fu_206_p2                 | -   |        | add_ln63    | add | fabric | 0       |
|    add_ln66_fu_239_p2                 | -   |        | add_ln66    | add | fabric | 0       |
+---------------------------------------+-----+--------+-------------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------+--------------------------------+--------------------------------------+
| Type      | Options                        | Location                             |
+-----------+--------------------------------+--------------------------------------+
| interface | m_axi depth=99 port=coefs      | equalizer.cpp:4 in equalizer, coefs  |
| interface | axis register both port=input  | equalizer.cpp:5 in equalizer, input  |
| interface | axis register both port=output | equalizer.cpp:6 in equalizer, output |
| interface | ap_ctrl_none port=return       | equalizer.cpp:7 in equalizer, return |
| unroll    |                                | equalizer.cpp:77 in equalizer        |
+-----------+--------------------------------+--------------------------------------+


