{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1736986071395 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1736986071395 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 15 21:07:51 2025 " "Processing started: Wed Jan 15 21:07:51 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1736986071395 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736986071395 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off exp03_quartus -c exp03_quartus " "Command: quartus_map --read_settings_files=on --write_settings_files=off exp03_quartus -c exp03_quartus" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736986071395 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1736986071645 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1736986071645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sync_rom_16x4.v 1 1 " "Found 1 design units, including 1 entities, in source file sync_rom_16x4.v" { { "Info" "ISGN_ENTITY_NAME" "1 sync_rom_16x4 " "Found entity 1: sync_rom_16x4" {  } { { "sync_rom_16x4.v" "" { Text "C:/Engenharia_de_Computacao_Poli_USP/5_Periodo_(2025_1)/Lab_Dig_1/exp03/exp03_quartus/sync_rom_16x4.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736986080522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736986080522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador_4.v 1 1 " "Found 1 design units, including 1 entities, in source file registrador_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 registrador_4 " "Found entity 1: registrador_4" {  } { { "registrador_4.v" "" { Text "C:/Engenharia_de_Computacao_Poli_USP/5_Periodo_(2025_1)/Lab_Dig_1/exp03/exp03_quartus/registrador_4.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736986080525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736986080525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexa7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file hexa7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 hexa7seg " "Found entity 1: hexa7seg" {  } { { "hexa7seg.v" "" { Text "C:/Engenharia_de_Computacao_Poli_USP/5_Periodo_(2025_1)/Lab_Dig_1/exp03/exp03_quartus/hexa7seg.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736986080526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736986080526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exp3_unidade_controle.v 1 1 " "Found 1 design units, including 1 entities, in source file exp3_unidade_controle.v" { { "Info" "ISGN_ENTITY_NAME" "1 exp3_unidade_controle " "Found entity 1: exp3_unidade_controle" {  } { { "exp3_unidade_controle.v" "" { Text "C:/Engenharia_de_Computacao_Poli_USP/5_Periodo_(2025_1)/Lab_Dig_1/exp03/exp03_quartus/exp3_unidade_controle.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736986080526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736986080526 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "registrador_4 registrador_4.v(13) " "Verilog HDL error at registrador_4.v(13): module \"registrador_4\" cannot be declared more than once" {  } { { "registrador_4.v" "" { Text "C:/Engenharia_de_Computacao_Poli_USP/5_Periodo_(2025_1)/Lab_Dig_1/exp03/exp03_quartus/registrador_4.v" 13 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1736986080526 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "registrador_4 registrador_4.v(13) " "HDL info at registrador_4.v(13): see declaration for object \"registrador_4\"" {  } { { "registrador_4.v" "" { Text "C:/Engenharia_de_Computacao_Poli_USP/5_Periodo_(2025_1)/Lab_Dig_1/exp03/exp03_quartus/registrador_4.v" 13 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736986080526 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "sync_rom_16x4 sync_rom_16x4.v(13) " "Ignored design unit \"sync_rom_16x4\" at sync_rom_16x4.v(13) due to previous errors" {  } { { "sync_rom_16x4.v" "" { Text "C:/Engenharia_de_Computacao_Poli_USP/5_Periodo_(2025_1)/Lab_Dig_1/exp03/exp03_quartus/sync_rom_16x4.v" 13 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1736986080526 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "exp3_fluxo_dados exp3_fluxo_dados.v(6) " "Ignored design unit \"exp3_fluxo_dados\" at exp3_fluxo_dados.v(6) due to previous errors" {  } { { "exp3_fluxo_dados.v" "" { Text "C:/Engenharia_de_Computacao_Poli_USP/5_Periodo_(2025_1)/Lab_Dig_1/exp03/exp03_quartus/exp3_fluxo_dados.v" 6 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1736986080526 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "exp3_fluxo_dados_tb exp3_fluxo_dados_tb.v(19) " "Ignored design unit \"exp3_fluxo_dados_tb\" at exp3_fluxo_dados_tb.v(19) due to previous errors" {  } { { "exp3_fluxo_dados_tb.v" "" { Text "C:/Engenharia_de_Computacao_Poli_USP/5_Periodo_(2025_1)/Lab_Dig_1/exp03/exp03_quartus/exp3_fluxo_dados_tb.v" 19 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1736986080526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exp3_fluxo_dados_tb.v 0 0 " "Found 0 design units, including 0 entities, in source file exp3_fluxo_dados_tb.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736986080526 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "contador_163 contador_163.v(16) " "Verilog HDL error at contador_163.v(16): module \"contador_163\" cannot be declared more than once" {  } { { "contador_163.v" "" { Text "C:/Engenharia_de_Computacao_Poli_USP/5_Periodo_(2025_1)/Lab_Dig_1/exp03/exp03_quartus/contador_163.v" 16 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1736986080526 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "contador_163 contador_163.v(16) " "HDL info at contador_163.v(16): see declaration for object \"contador_163\"" {  } { { "contador_163.v" "" { Text "C:/Engenharia_de_Computacao_Poli_USP/5_Periodo_(2025_1)/Lab_Dig_1/exp03/exp03_quartus/contador_163.v" 16 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736986080526 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "comparador_85 comparador_85.v(16) " "Ignored design unit \"comparador_85\" at comparador_85.v(16) due to previous errors" {  } { { "comparador_85.v" "" { Text "C:/Engenharia_de_Computacao_Poli_USP/5_Periodo_(2025_1)/Lab_Dig_1/exp03/exp03_quartus/comparador_85.v" 16 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1736986080532 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "registrador_4 registrador_4.v(13) " "Ignored design unit \"registrador_4\" at registrador_4.v(13) due to previous errors" {  } { { "registrador_4.v" "" { Text "C:/Engenharia_de_Computacao_Poli_USP/5_Periodo_(2025_1)/Lab_Dig_1/exp03/exp03_quartus/registrador_4.v" 13 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1736986080532 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "sync_rom_16x4 sync_rom_16x4.v(13) " "Ignored design unit \"sync_rom_16x4\" at sync_rom_16x4.v(13) due to previous errors" {  } { { "sync_rom_16x4.v" "" { Text "C:/Engenharia_de_Computacao_Poli_USP/5_Periodo_(2025_1)/Lab_Dig_1/exp03/exp03_quartus/sync_rom_16x4.v" 13 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1736986080532 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "exp3_fluxo_dados exp3_fluxo_dados.v(6) " "Ignored design unit \"exp3_fluxo_dados\" at exp3_fluxo_dados.v(6) due to previous errors" {  } { { "exp3_fluxo_dados.v" "" { Text "C:/Engenharia_de_Computacao_Poli_USP/5_Periodo_(2025_1)/Lab_Dig_1/exp03/exp03_quartus/exp3_fluxo_dados.v" 6 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1736986080532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exp3_fluxo_dados.v 0 0 " "Found 0 design units, including 0 entities, in source file exp3_fluxo_dados.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736986080532 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "contador_163 contador_163.v(16) " "Verilog HDL error at contador_163.v(16): module \"contador_163\" cannot be declared more than once" {  } { { "contador_163.v" "" { Text "C:/Engenharia_de_Computacao_Poli_USP/5_Periodo_(2025_1)/Lab_Dig_1/exp03/exp03_quartus/contador_163.v" 16 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1736986080532 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "contador_163 contador_163.v(16) " "HDL info at contador_163.v(16): see declaration for object \"contador_163\"" {  } { { "contador_163.v" "" { Text "C:/Engenharia_de_Computacao_Poli_USP/5_Periodo_(2025_1)/Lab_Dig_1/exp03/exp03_quartus/contador_163.v" 16 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736986080533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_163.v 0 0 " "Found 0 design units, including 0 entities, in source file contador_163.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736986080533 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "comparador_85 comparador_85.v(16) " "Verilog HDL error at comparador_85.v(16): module \"comparador_85\" cannot be declared more than once" {  } { { "comparador_85.v" "" { Text "C:/Engenharia_de_Computacao_Poli_USP/5_Periodo_(2025_1)/Lab_Dig_1/exp03/exp03_quartus/comparador_85.v" 16 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1736986080533 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "comparador_85 comparador_85.v(16) " "HDL info at comparador_85.v(16): see declaration for object \"comparador_85\"" {  } { { "comparador_85.v" "" { Text "C:/Engenharia_de_Computacao_Poli_USP/5_Periodo_(2025_1)/Lab_Dig_1/exp03/exp03_quartus/comparador_85.v" 16 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736986080533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparador_85.v 0 0 " "Found 0 design units, including 0 entities, in source file comparador_85.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736986080533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "circuito_exp3_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file circuito_exp3_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 circuito_exp3_tb " "Found entity 1: circuito_exp3_tb" {  } { { "circuito_exp3_tb.v" "" { Text "C:/Engenharia_de_Computacao_Poli_USP/5_Periodo_(2025_1)/Lab_Dig_1/exp03/exp03_quartus/circuito_exp3_tb.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736986080535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736986080535 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 11 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 11 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4767 " "Peak virtual memory: 4767 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1736986080595 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Jan 15 21:08:00 2025 " "Processing ended: Wed Jan 15 21:08:00 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1736986080595 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1736986080595 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1736986080595 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1736986080595 ""}
