
remote_control.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000039b8  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000038  08003b40  08003b40  00004b40  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003b78  08003b78  0000500c  2**0
                  CONTENTS
  4 .ARM          00000000  08003b78  08003b78  0000500c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08003b78  08003b78  0000500c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003b78  08003b78  00004b78  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08003b7c  08003b7c  00004b7c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  08003b80  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000500c  2**0
                  CONTENTS
 10 .bss          00000150  2000000c  2000000c  0000500c  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  2000015c  2000015c  0000500c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000500c  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000a418  00000000  00000000  0000503c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001736  00000000  00000000  0000f454  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000007c8  00000000  00000000  00010b90  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000608  00000000  00000000  00011358  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001a4ac  00000000  00000000  00011960  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000b3c4  00000000  00000000  0002be0c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0009e45c  00000000  00000000  000371d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  000d562c  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00001eec  00000000  00000000  000d5670  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000006a  00000000  00000000  000d755c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	2000000c 	.word	0x2000000c
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08003b28 	.word	0x08003b28

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000010 	.word	0x20000010
 80001c4:	08003b28 	.word	0x08003b28

080001c8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80001c8:	b580      	push	{r7, lr}
 80001ca:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80001cc:	f000 fb08 	bl	80007e0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80001d0:	f000 f834 	bl	800023c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80001d4:	f000 f988 	bl	80004e8 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80001d8:	f000 f956 	bl	8000488 <MX_USART2_UART_Init>
  MX_ADC1_Init();
 80001dc:	f000 f886 	bl	80002ec <MX_ADC1_Init>
  MX_ADC2_Init();
 80001e0:	f000 f8f4 	bl	80003cc <MX_ADC2_Init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {

	  HAL_ADC_Start(&hadc1);
 80001e4:	4811      	ldr	r0, [pc, #68]	@ (800022c <main+0x64>)
 80001e6:	f000 fd17 	bl	8000c18 <HAL_ADC_Start>
	  HAL_ADC_PollForConversion(&hadc1,1000);
 80001ea:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 80001ee:	480f      	ldr	r0, [pc, #60]	@ (800022c <main+0x64>)
 80001f0:	f000 fdc8 	bl	8000d84 <HAL_ADC_PollForConversion>
	  readValueX = HAL_ADC_GetValue(&hadc1);
 80001f4:	480d      	ldr	r0, [pc, #52]	@ (800022c <main+0x64>)
 80001f6:	f000 fe93 	bl	8000f20 <HAL_ADC_GetValue>
 80001fa:	4603      	mov	r3, r0
 80001fc:	b29a      	uxth	r2, r3
 80001fe:	4b0c      	ldr	r3, [pc, #48]	@ (8000230 <main+0x68>)
 8000200:	801a      	strh	r2, [r3, #0]
	  HAL_ADC_Start(&hadc2);
 8000202:	480c      	ldr	r0, [pc, #48]	@ (8000234 <main+0x6c>)
 8000204:	f000 fd08 	bl	8000c18 <HAL_ADC_Start>
	  HAL_ADC_PollForConversion(&hadc2,1000);
 8000208:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 800020c:	4809      	ldr	r0, [pc, #36]	@ (8000234 <main+0x6c>)
 800020e:	f000 fdb9 	bl	8000d84 <HAL_ADC_PollForConversion>
	  readValueY = HAL_ADC_GetValue(&hadc2);
 8000212:	4808      	ldr	r0, [pc, #32]	@ (8000234 <main+0x6c>)
 8000214:	f000 fe84 	bl	8000f20 <HAL_ADC_GetValue>
 8000218:	4603      	mov	r3, r0
 800021a:	b29a      	uxth	r2, r3
 800021c:	4b06      	ldr	r3, [pc, #24]	@ (8000238 <main+0x70>)
 800021e:	801a      	strh	r2, [r3, #0]

	  HAL_Delay(100);
 8000220:	2064      	movs	r0, #100	@ 0x64
 8000222:	f000 fb43 	bl	80008ac <HAL_Delay>
	  HAL_ADC_Start(&hadc1);
 8000226:	bf00      	nop
 8000228:	e7dc      	b.n	80001e4 <main+0x1c>
 800022a:	bf00      	nop
 800022c:	20000028 	.word	0x20000028
 8000230:	20000150 	.word	0x20000150
 8000234:	20000078 	.word	0x20000078
 8000238:	20000152 	.word	0x20000152

0800023c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800023c:	b580      	push	{r7, lr}
 800023e:	b096      	sub	sp, #88	@ 0x58
 8000240:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000242:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8000246:	2228      	movs	r2, #40	@ 0x28
 8000248:	2100      	movs	r1, #0
 800024a:	4618      	mov	r0, r3
 800024c:	f003 fc3f 	bl	8003ace <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000250:	f107 031c 	add.w	r3, r7, #28
 8000254:	2200      	movs	r2, #0
 8000256:	601a      	str	r2, [r3, #0]
 8000258:	605a      	str	r2, [r3, #4]
 800025a:	609a      	str	r2, [r3, #8]
 800025c:	60da      	str	r2, [r3, #12]
 800025e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000260:	1d3b      	adds	r3, r7, #4
 8000262:	2200      	movs	r2, #0
 8000264:	601a      	str	r2, [r3, #0]
 8000266:	605a      	str	r2, [r3, #4]
 8000268:	609a      	str	r2, [r3, #8]
 800026a:	60da      	str	r2, [r3, #12]
 800026c:	611a      	str	r2, [r3, #16]
 800026e:	615a      	str	r2, [r3, #20]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000270:	2302      	movs	r3, #2
 8000272:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000274:	2301      	movs	r3, #1
 8000276:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000278:	2310      	movs	r3, #16
 800027a:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800027c:	2302      	movs	r3, #2
 800027e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000280:	2300      	movs	r3, #0
 8000282:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL4;
 8000284:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8000288:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800028a:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800028e:	4618      	mov	r0, r3
 8000290:	f001 fcfa 	bl	8001c88 <HAL_RCC_OscConfig>
 8000294:	4603      	mov	r3, r0
 8000296:	2b00      	cmp	r3, #0
 8000298:	d001      	beq.n	800029e <SystemClock_Config+0x62>
  {
    Error_Handler();
 800029a:	f000 f949 	bl	8000530 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800029e:	230f      	movs	r3, #15
 80002a0:	61fb      	str	r3, [r7, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80002a2:	2300      	movs	r3, #0
 80002a4:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80002a6:	2300      	movs	r3, #0
 80002a8:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80002aa:	2300      	movs	r3, #0
 80002ac:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80002ae:	2300      	movs	r3, #0
 80002b0:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80002b2:	f107 031c 	add.w	r3, r7, #28
 80002b6:	2100      	movs	r1, #0
 80002b8:	4618      	mov	r0, r3
 80002ba:	f002 fd23 	bl	8002d04 <HAL_RCC_ClockConfig>
 80002be:	4603      	mov	r3, r0
 80002c0:	2b00      	cmp	r3, #0
 80002c2:	d001      	beq.n	80002c8 <SystemClock_Config+0x8c>
  {
    Error_Handler();
 80002c4:	f000 f934 	bl	8000530 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 80002c8:	2380      	movs	r3, #128	@ 0x80
 80002ca:	607b      	str	r3, [r7, #4]
  PeriphClkInit.Adc12ClockSelection = RCC_ADC12PLLCLK_DIV1;
 80002cc:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80002d0:	617b      	str	r3, [r7, #20]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80002d2:	1d3b      	adds	r3, r7, #4
 80002d4:	4618      	mov	r0, r3
 80002d6:	f002 ff35 	bl	8003144 <HAL_RCCEx_PeriphCLKConfig>
 80002da:	4603      	mov	r3, r0
 80002dc:	2b00      	cmp	r3, #0
 80002de:	d001      	beq.n	80002e4 <SystemClock_Config+0xa8>
  {
    Error_Handler();
 80002e0:	f000 f926 	bl	8000530 <Error_Handler>
  }
}
 80002e4:	bf00      	nop
 80002e6:	3758      	adds	r7, #88	@ 0x58
 80002e8:	46bd      	mov	sp, r7
 80002ea:	bd80      	pop	{r7, pc}

080002ec <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80002ec:	b580      	push	{r7, lr}
 80002ee:	b08a      	sub	sp, #40	@ 0x28
 80002f0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 80002f2:	f107 031c 	add.w	r3, r7, #28
 80002f6:	2200      	movs	r2, #0
 80002f8:	601a      	str	r2, [r3, #0]
 80002fa:	605a      	str	r2, [r3, #4]
 80002fc:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 80002fe:	1d3b      	adds	r3, r7, #4
 8000300:	2200      	movs	r2, #0
 8000302:	601a      	str	r2, [r3, #0]
 8000304:	605a      	str	r2, [r3, #4]
 8000306:	609a      	str	r2, [r3, #8]
 8000308:	60da      	str	r2, [r3, #12]
 800030a:	611a      	str	r2, [r3, #16]
 800030c:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 800030e:	4b2e      	ldr	r3, [pc, #184]	@ (80003c8 <MX_ADC1_Init+0xdc>)
 8000310:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8000314:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000316:	4b2c      	ldr	r3, [pc, #176]	@ (80003c8 <MX_ADC1_Init+0xdc>)
 8000318:	2200      	movs	r2, #0
 800031a:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800031c:	4b2a      	ldr	r3, [pc, #168]	@ (80003c8 <MX_ADC1_Init+0xdc>)
 800031e:	2200      	movs	r2, #0
 8000320:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000322:	4b29      	ldr	r3, [pc, #164]	@ (80003c8 <MX_ADC1_Init+0xdc>)
 8000324:	2200      	movs	r2, #0
 8000326:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8000328:	4b27      	ldr	r3, [pc, #156]	@ (80003c8 <MX_ADC1_Init+0xdc>)
 800032a:	2201      	movs	r2, #1
 800032c:	765a      	strb	r2, [r3, #25]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800032e:	4b26      	ldr	r3, [pc, #152]	@ (80003c8 <MX_ADC1_Init+0xdc>)
 8000330:	2200      	movs	r2, #0
 8000332:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000336:	4b24      	ldr	r3, [pc, #144]	@ (80003c8 <MX_ADC1_Init+0xdc>)
 8000338:	2200      	movs	r2, #0
 800033a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800033c:	4b22      	ldr	r3, [pc, #136]	@ (80003c8 <MX_ADC1_Init+0xdc>)
 800033e:	2201      	movs	r2, #1
 8000340:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000342:	4b21      	ldr	r3, [pc, #132]	@ (80003c8 <MX_ADC1_Init+0xdc>)
 8000344:	2200      	movs	r2, #0
 8000346:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8000348:	4b1f      	ldr	r3, [pc, #124]	@ (80003c8 <MX_ADC1_Init+0xdc>)
 800034a:	2201      	movs	r2, #1
 800034c:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800034e:	4b1e      	ldr	r3, [pc, #120]	@ (80003c8 <MX_ADC1_Init+0xdc>)
 8000350:	2200      	movs	r2, #0
 8000352:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000356:	4b1c      	ldr	r3, [pc, #112]	@ (80003c8 <MX_ADC1_Init+0xdc>)
 8000358:	2204      	movs	r2, #4
 800035a:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 800035c:	4b1a      	ldr	r3, [pc, #104]	@ (80003c8 <MX_ADC1_Init+0xdc>)
 800035e:	2200      	movs	r2, #0
 8000360:	761a      	strb	r2, [r3, #24]
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8000362:	4b19      	ldr	r3, [pc, #100]	@ (80003c8 <MX_ADC1_Init+0xdc>)
 8000364:	2200      	movs	r2, #0
 8000366:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000368:	4817      	ldr	r0, [pc, #92]	@ (80003c8 <MX_ADC1_Init+0xdc>)
 800036a:	f000 fac3 	bl	80008f4 <HAL_ADC_Init>
 800036e:	4603      	mov	r3, r0
 8000370:	2b00      	cmp	r3, #0
 8000372:	d001      	beq.n	8000378 <MX_ADC1_Init+0x8c>
  {
    Error_Handler();
 8000374:	f000 f8dc 	bl	8000530 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000378:	2300      	movs	r3, #0
 800037a:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 800037c:	f107 031c 	add.w	r3, r7, #28
 8000380:	4619      	mov	r1, r3
 8000382:	4811      	ldr	r0, [pc, #68]	@ (80003c8 <MX_ADC1_Init+0xdc>)
 8000384:	f001 f898 	bl	80014b8 <HAL_ADCEx_MultiModeConfigChannel>
 8000388:	4603      	mov	r3, r0
 800038a:	2b00      	cmp	r3, #0
 800038c:	d001      	beq.n	8000392 <MX_ADC1_Init+0xa6>
  {
    Error_Handler();
 800038e:	f000 f8cf 	bl	8000530 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8000392:	2301      	movs	r3, #1
 8000394:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000396:	2301      	movs	r3, #1
 8000398:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800039a:	2300      	movs	r3, #0
 800039c:	613b      	str	r3, [r7, #16]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 800039e:	2300      	movs	r3, #0
 80003a0:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80003a2:	2300      	movs	r3, #0
 80003a4:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 80003a6:	2300      	movs	r3, #0
 80003a8:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80003aa:	1d3b      	adds	r3, r7, #4
 80003ac:	4619      	mov	r1, r3
 80003ae:	4806      	ldr	r0, [pc, #24]	@ (80003c8 <MX_ADC1_Init+0xdc>)
 80003b0:	f000 fdc4 	bl	8000f3c <HAL_ADC_ConfigChannel>
 80003b4:	4603      	mov	r3, r0
 80003b6:	2b00      	cmp	r3, #0
 80003b8:	d001      	beq.n	80003be <MX_ADC1_Init+0xd2>
  {
    Error_Handler();
 80003ba:	f000 f8b9 	bl	8000530 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80003be:	bf00      	nop
 80003c0:	3728      	adds	r7, #40	@ 0x28
 80003c2:	46bd      	mov	sp, r7
 80003c4:	bd80      	pop	{r7, pc}
 80003c6:	bf00      	nop
 80003c8:	20000028 	.word	0x20000028

080003cc <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 80003cc:	b580      	push	{r7, lr}
 80003ce:	b086      	sub	sp, #24
 80003d0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80003d2:	463b      	mov	r3, r7
 80003d4:	2200      	movs	r2, #0
 80003d6:	601a      	str	r2, [r3, #0]
 80003d8:	605a      	str	r2, [r3, #4]
 80003da:	609a      	str	r2, [r3, #8]
 80003dc:	60da      	str	r2, [r3, #12]
 80003de:	611a      	str	r2, [r3, #16]
 80003e0:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 80003e2:	4b27      	ldr	r3, [pc, #156]	@ (8000480 <MX_ADC2_Init+0xb4>)
 80003e4:	4a27      	ldr	r2, [pc, #156]	@ (8000484 <MX_ADC2_Init+0xb8>)
 80003e6:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 80003e8:	4b25      	ldr	r3, [pc, #148]	@ (8000480 <MX_ADC2_Init+0xb4>)
 80003ea:	2200      	movs	r2, #0
 80003ec:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 80003ee:	4b24      	ldr	r3, [pc, #144]	@ (8000480 <MX_ADC2_Init+0xb4>)
 80003f0:	2200      	movs	r2, #0
 80003f2:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80003f4:	4b22      	ldr	r3, [pc, #136]	@ (8000480 <MX_ADC2_Init+0xb4>)
 80003f6:	2200      	movs	r2, #0
 80003f8:	611a      	str	r2, [r3, #16]
  hadc2.Init.ContinuousConvMode = ENABLE;
 80003fa:	4b21      	ldr	r3, [pc, #132]	@ (8000480 <MX_ADC2_Init+0xb4>)
 80003fc:	2201      	movs	r2, #1
 80003fe:	765a      	strb	r2, [r3, #25]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8000400:	4b1f      	ldr	r3, [pc, #124]	@ (8000480 <MX_ADC2_Init+0xb4>)
 8000402:	2200      	movs	r2, #0
 8000404:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000408:	4b1d      	ldr	r3, [pc, #116]	@ (8000480 <MX_ADC2_Init+0xb4>)
 800040a:	2200      	movs	r2, #0
 800040c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800040e:	4b1c      	ldr	r3, [pc, #112]	@ (8000480 <MX_ADC2_Init+0xb4>)
 8000410:	2201      	movs	r2, #1
 8000412:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000414:	4b1a      	ldr	r3, [pc, #104]	@ (8000480 <MX_ADC2_Init+0xb4>)
 8000416:	2200      	movs	r2, #0
 8000418:	60da      	str	r2, [r3, #12]
  hadc2.Init.NbrOfConversion = 1;
 800041a:	4b19      	ldr	r3, [pc, #100]	@ (8000480 <MX_ADC2_Init+0xb4>)
 800041c:	2201      	movs	r2, #1
 800041e:	61da      	str	r2, [r3, #28]
  hadc2.Init.DMAContinuousRequests = DISABLE;
 8000420:	4b17      	ldr	r3, [pc, #92]	@ (8000480 <MX_ADC2_Init+0xb4>)
 8000422:	2200      	movs	r2, #0
 8000424:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000428:	4b15      	ldr	r3, [pc, #84]	@ (8000480 <MX_ADC2_Init+0xb4>)
 800042a:	2204      	movs	r2, #4
 800042c:	615a      	str	r2, [r3, #20]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 800042e:	4b14      	ldr	r3, [pc, #80]	@ (8000480 <MX_ADC2_Init+0xb4>)
 8000430:	2200      	movs	r2, #0
 8000432:	761a      	strb	r2, [r3, #24]
  hadc2.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8000434:	4b12      	ldr	r3, [pc, #72]	@ (8000480 <MX_ADC2_Init+0xb4>)
 8000436:	2200      	movs	r2, #0
 8000438:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 800043a:	4811      	ldr	r0, [pc, #68]	@ (8000480 <MX_ADC2_Init+0xb4>)
 800043c:	f000 fa5a 	bl	80008f4 <HAL_ADC_Init>
 8000440:	4603      	mov	r3, r0
 8000442:	2b00      	cmp	r3, #0
 8000444:	d001      	beq.n	800044a <MX_ADC2_Init+0x7e>
  {
    Error_Handler();
 8000446:	f000 f873 	bl	8000530 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 800044a:	2302      	movs	r3, #2
 800044c:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800044e:	2301      	movs	r3, #1
 8000450:	607b      	str	r3, [r7, #4]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000452:	2300      	movs	r3, #0
 8000454:	60fb      	str	r3, [r7, #12]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8000456:	2300      	movs	r3, #0
 8000458:	60bb      	str	r3, [r7, #8]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800045a:	2300      	movs	r3, #0
 800045c:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 800045e:	2300      	movs	r3, #0
 8000460:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8000462:	463b      	mov	r3, r7
 8000464:	4619      	mov	r1, r3
 8000466:	4806      	ldr	r0, [pc, #24]	@ (8000480 <MX_ADC2_Init+0xb4>)
 8000468:	f000 fd68 	bl	8000f3c <HAL_ADC_ConfigChannel>
 800046c:	4603      	mov	r3, r0
 800046e:	2b00      	cmp	r3, #0
 8000470:	d001      	beq.n	8000476 <MX_ADC2_Init+0xaa>
  {
    Error_Handler();
 8000472:	f000 f85d 	bl	8000530 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8000476:	bf00      	nop
 8000478:	3718      	adds	r7, #24
 800047a:	46bd      	mov	sp, r7
 800047c:	bd80      	pop	{r7, pc}
 800047e:	bf00      	nop
 8000480:	20000078 	.word	0x20000078
 8000484:	50000100 	.word	0x50000100

08000488 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000488:	b580      	push	{r7, lr}
 800048a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800048c:	4b14      	ldr	r3, [pc, #80]	@ (80004e0 <MX_USART2_UART_Init+0x58>)
 800048e:	4a15      	ldr	r2, [pc, #84]	@ (80004e4 <MX_USART2_UART_Init+0x5c>)
 8000490:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 38400;
 8000492:	4b13      	ldr	r3, [pc, #76]	@ (80004e0 <MX_USART2_UART_Init+0x58>)
 8000494:	f44f 4216 	mov.w	r2, #38400	@ 0x9600
 8000498:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800049a:	4b11      	ldr	r3, [pc, #68]	@ (80004e0 <MX_USART2_UART_Init+0x58>)
 800049c:	2200      	movs	r2, #0
 800049e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80004a0:	4b0f      	ldr	r3, [pc, #60]	@ (80004e0 <MX_USART2_UART_Init+0x58>)
 80004a2:	2200      	movs	r2, #0
 80004a4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80004a6:	4b0e      	ldr	r3, [pc, #56]	@ (80004e0 <MX_USART2_UART_Init+0x58>)
 80004a8:	2200      	movs	r2, #0
 80004aa:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80004ac:	4b0c      	ldr	r3, [pc, #48]	@ (80004e0 <MX_USART2_UART_Init+0x58>)
 80004ae:	220c      	movs	r2, #12
 80004b0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80004b2:	4b0b      	ldr	r3, [pc, #44]	@ (80004e0 <MX_USART2_UART_Init+0x58>)
 80004b4:	2200      	movs	r2, #0
 80004b6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80004b8:	4b09      	ldr	r3, [pc, #36]	@ (80004e0 <MX_USART2_UART_Init+0x58>)
 80004ba:	2200      	movs	r2, #0
 80004bc:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80004be:	4b08      	ldr	r3, [pc, #32]	@ (80004e0 <MX_USART2_UART_Init+0x58>)
 80004c0:	2200      	movs	r2, #0
 80004c2:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80004c4:	4b06      	ldr	r3, [pc, #24]	@ (80004e0 <MX_USART2_UART_Init+0x58>)
 80004c6:	2200      	movs	r2, #0
 80004c8:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80004ca:	4805      	ldr	r0, [pc, #20]	@ (80004e0 <MX_USART2_UART_Init+0x58>)
 80004cc:	f002 ff60 	bl	8003390 <HAL_UART_Init>
 80004d0:	4603      	mov	r3, r0
 80004d2:	2b00      	cmp	r3, #0
 80004d4:	d001      	beq.n	80004da <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80004d6:	f000 f82b 	bl	8000530 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80004da:	bf00      	nop
 80004dc:	bd80      	pop	{r7, pc}
 80004de:	bf00      	nop
 80004e0:	200000c8 	.word	0x200000c8
 80004e4:	40004400 	.word	0x40004400

080004e8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80004e8:	b480      	push	{r7}
 80004ea:	b083      	sub	sp, #12
 80004ec:	af00      	add	r7, sp, #0
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80004ee:	4b0f      	ldr	r3, [pc, #60]	@ (800052c <MX_GPIO_Init+0x44>)
 80004f0:	695b      	ldr	r3, [r3, #20]
 80004f2:	4a0e      	ldr	r2, [pc, #56]	@ (800052c <MX_GPIO_Init+0x44>)
 80004f4:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80004f8:	6153      	str	r3, [r2, #20]
 80004fa:	4b0c      	ldr	r3, [pc, #48]	@ (800052c <MX_GPIO_Init+0x44>)
 80004fc:	695b      	ldr	r3, [r3, #20]
 80004fe:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8000502:	607b      	str	r3, [r7, #4]
 8000504:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000506:	4b09      	ldr	r3, [pc, #36]	@ (800052c <MX_GPIO_Init+0x44>)
 8000508:	695b      	ldr	r3, [r3, #20]
 800050a:	4a08      	ldr	r2, [pc, #32]	@ (800052c <MX_GPIO_Init+0x44>)
 800050c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000510:	6153      	str	r3, [r2, #20]
 8000512:	4b06      	ldr	r3, [pc, #24]	@ (800052c <MX_GPIO_Init+0x44>)
 8000514:	695b      	ldr	r3, [r3, #20]
 8000516:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800051a:	603b      	str	r3, [r7, #0]
 800051c:	683b      	ldr	r3, [r7, #0]

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800051e:	bf00      	nop
 8000520:	370c      	adds	r7, #12
 8000522:	46bd      	mov	sp, r7
 8000524:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000528:	4770      	bx	lr
 800052a:	bf00      	nop
 800052c:	40021000 	.word	0x40021000

08000530 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000530:	b480      	push	{r7}
 8000532:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000534:	b672      	cpsid	i
}
 8000536:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000538:	bf00      	nop
 800053a:	e7fd      	b.n	8000538 <Error_Handler+0x8>

0800053c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800053c:	b480      	push	{r7}
 800053e:	b083      	sub	sp, #12
 8000540:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000542:	4b0f      	ldr	r3, [pc, #60]	@ (8000580 <HAL_MspInit+0x44>)
 8000544:	699b      	ldr	r3, [r3, #24]
 8000546:	4a0e      	ldr	r2, [pc, #56]	@ (8000580 <HAL_MspInit+0x44>)
 8000548:	f043 0301 	orr.w	r3, r3, #1
 800054c:	6193      	str	r3, [r2, #24]
 800054e:	4b0c      	ldr	r3, [pc, #48]	@ (8000580 <HAL_MspInit+0x44>)
 8000550:	699b      	ldr	r3, [r3, #24]
 8000552:	f003 0301 	and.w	r3, r3, #1
 8000556:	607b      	str	r3, [r7, #4]
 8000558:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800055a:	4b09      	ldr	r3, [pc, #36]	@ (8000580 <HAL_MspInit+0x44>)
 800055c:	69db      	ldr	r3, [r3, #28]
 800055e:	4a08      	ldr	r2, [pc, #32]	@ (8000580 <HAL_MspInit+0x44>)
 8000560:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000564:	61d3      	str	r3, [r2, #28]
 8000566:	4b06      	ldr	r3, [pc, #24]	@ (8000580 <HAL_MspInit+0x44>)
 8000568:	69db      	ldr	r3, [r3, #28]
 800056a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800056e:	603b      	str	r3, [r7, #0]
 8000570:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000572:	bf00      	nop
 8000574:	370c      	adds	r7, #12
 8000576:	46bd      	mov	sp, r7
 8000578:	f85d 7b04 	ldr.w	r7, [sp], #4
 800057c:	4770      	bx	lr
 800057e:	bf00      	nop
 8000580:	40021000 	.word	0x40021000

08000584 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000584:	b580      	push	{r7, lr}
 8000586:	b08c      	sub	sp, #48	@ 0x30
 8000588:	af00      	add	r7, sp, #0
 800058a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800058c:	f107 031c 	add.w	r3, r7, #28
 8000590:	2200      	movs	r2, #0
 8000592:	601a      	str	r2, [r3, #0]
 8000594:	605a      	str	r2, [r3, #4]
 8000596:	609a      	str	r2, [r3, #8]
 8000598:	60da      	str	r2, [r3, #12]
 800059a:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 800059c:	687b      	ldr	r3, [r7, #4]
 800059e:	681b      	ldr	r3, [r3, #0]
 80005a0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80005a4:	d12e      	bne.n	8000604 <HAL_ADC_MspInit+0x80>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    HAL_RCC_ADC12_CLK_ENABLED++;
 80005a6:	4b33      	ldr	r3, [pc, #204]	@ (8000674 <HAL_ADC_MspInit+0xf0>)
 80005a8:	681b      	ldr	r3, [r3, #0]
 80005aa:	3301      	adds	r3, #1
 80005ac:	4a31      	ldr	r2, [pc, #196]	@ (8000674 <HAL_ADC_MspInit+0xf0>)
 80005ae:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 80005b0:	4b30      	ldr	r3, [pc, #192]	@ (8000674 <HAL_ADC_MspInit+0xf0>)
 80005b2:	681b      	ldr	r3, [r3, #0]
 80005b4:	2b01      	cmp	r3, #1
 80005b6:	d10b      	bne.n	80005d0 <HAL_ADC_MspInit+0x4c>
      __HAL_RCC_ADC12_CLK_ENABLE();
 80005b8:	4b2f      	ldr	r3, [pc, #188]	@ (8000678 <HAL_ADC_MspInit+0xf4>)
 80005ba:	695b      	ldr	r3, [r3, #20]
 80005bc:	4a2e      	ldr	r2, [pc, #184]	@ (8000678 <HAL_ADC_MspInit+0xf4>)
 80005be:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80005c2:	6153      	str	r3, [r2, #20]
 80005c4:	4b2c      	ldr	r3, [pc, #176]	@ (8000678 <HAL_ADC_MspInit+0xf4>)
 80005c6:	695b      	ldr	r3, [r3, #20]
 80005c8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80005cc:	61bb      	str	r3, [r7, #24]
 80005ce:	69bb      	ldr	r3, [r7, #24]
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80005d0:	4b29      	ldr	r3, [pc, #164]	@ (8000678 <HAL_ADC_MspInit+0xf4>)
 80005d2:	695b      	ldr	r3, [r3, #20]
 80005d4:	4a28      	ldr	r2, [pc, #160]	@ (8000678 <HAL_ADC_MspInit+0xf4>)
 80005d6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80005da:	6153      	str	r3, [r2, #20]
 80005dc:	4b26      	ldr	r3, [pc, #152]	@ (8000678 <HAL_ADC_MspInit+0xf4>)
 80005de:	695b      	ldr	r3, [r3, #20]
 80005e0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80005e4:	617b      	str	r3, [r7, #20]
 80005e6:	697b      	ldr	r3, [r7, #20]
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80005e8:	2301      	movs	r3, #1
 80005ea:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80005ec:	2303      	movs	r3, #3
 80005ee:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005f0:	2300      	movs	r3, #0
 80005f2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80005f4:	f107 031c 	add.w	r3, r7, #28
 80005f8:	4619      	mov	r1, r3
 80005fa:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80005fe:	f001 f9d1 	bl	80019a4 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 8000602:	e032      	b.n	800066a <HAL_ADC_MspInit+0xe6>
  else if(hadc->Instance==ADC2)
 8000604:	687b      	ldr	r3, [r7, #4]
 8000606:	681b      	ldr	r3, [r3, #0]
 8000608:	4a1c      	ldr	r2, [pc, #112]	@ (800067c <HAL_ADC_MspInit+0xf8>)
 800060a:	4293      	cmp	r3, r2
 800060c:	d12d      	bne.n	800066a <HAL_ADC_MspInit+0xe6>
    HAL_RCC_ADC12_CLK_ENABLED++;
 800060e:	4b19      	ldr	r3, [pc, #100]	@ (8000674 <HAL_ADC_MspInit+0xf0>)
 8000610:	681b      	ldr	r3, [r3, #0]
 8000612:	3301      	adds	r3, #1
 8000614:	4a17      	ldr	r2, [pc, #92]	@ (8000674 <HAL_ADC_MspInit+0xf0>)
 8000616:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8000618:	4b16      	ldr	r3, [pc, #88]	@ (8000674 <HAL_ADC_MspInit+0xf0>)
 800061a:	681b      	ldr	r3, [r3, #0]
 800061c:	2b01      	cmp	r3, #1
 800061e:	d10b      	bne.n	8000638 <HAL_ADC_MspInit+0xb4>
      __HAL_RCC_ADC12_CLK_ENABLE();
 8000620:	4b15      	ldr	r3, [pc, #84]	@ (8000678 <HAL_ADC_MspInit+0xf4>)
 8000622:	695b      	ldr	r3, [r3, #20]
 8000624:	4a14      	ldr	r2, [pc, #80]	@ (8000678 <HAL_ADC_MspInit+0xf4>)
 8000626:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800062a:	6153      	str	r3, [r2, #20]
 800062c:	4b12      	ldr	r3, [pc, #72]	@ (8000678 <HAL_ADC_MspInit+0xf4>)
 800062e:	695b      	ldr	r3, [r3, #20]
 8000630:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000634:	613b      	str	r3, [r7, #16]
 8000636:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000638:	4b0f      	ldr	r3, [pc, #60]	@ (8000678 <HAL_ADC_MspInit+0xf4>)
 800063a:	695b      	ldr	r3, [r3, #20]
 800063c:	4a0e      	ldr	r2, [pc, #56]	@ (8000678 <HAL_ADC_MspInit+0xf4>)
 800063e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000642:	6153      	str	r3, [r2, #20]
 8000644:	4b0c      	ldr	r3, [pc, #48]	@ (8000678 <HAL_ADC_MspInit+0xf4>)
 8000646:	695b      	ldr	r3, [r3, #20]
 8000648:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800064c:	60fb      	str	r3, [r7, #12]
 800064e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8000650:	2320      	movs	r3, #32
 8000652:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000654:	2303      	movs	r3, #3
 8000656:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000658:	2300      	movs	r3, #0
 800065a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800065c:	f107 031c 	add.w	r3, r7, #28
 8000660:	4619      	mov	r1, r3
 8000662:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000666:	f001 f99d 	bl	80019a4 <HAL_GPIO_Init>
}
 800066a:	bf00      	nop
 800066c:	3730      	adds	r7, #48	@ 0x30
 800066e:	46bd      	mov	sp, r7
 8000670:	bd80      	pop	{r7, pc}
 8000672:	bf00      	nop
 8000674:	20000154 	.word	0x20000154
 8000678:	40021000 	.word	0x40021000
 800067c:	50000100 	.word	0x50000100

08000680 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000680:	b580      	push	{r7, lr}
 8000682:	b08a      	sub	sp, #40	@ 0x28
 8000684:	af00      	add	r7, sp, #0
 8000686:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000688:	f107 0314 	add.w	r3, r7, #20
 800068c:	2200      	movs	r2, #0
 800068e:	601a      	str	r2, [r3, #0]
 8000690:	605a      	str	r2, [r3, #4]
 8000692:	609a      	str	r2, [r3, #8]
 8000694:	60da      	str	r2, [r3, #12]
 8000696:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8000698:	687b      	ldr	r3, [r7, #4]
 800069a:	681b      	ldr	r3, [r3, #0]
 800069c:	4a18      	ldr	r2, [pc, #96]	@ (8000700 <HAL_UART_MspInit+0x80>)
 800069e:	4293      	cmp	r3, r2
 80006a0:	d129      	bne.n	80006f6 <HAL_UART_MspInit+0x76>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80006a2:	4b18      	ldr	r3, [pc, #96]	@ (8000704 <HAL_UART_MspInit+0x84>)
 80006a4:	69db      	ldr	r3, [r3, #28]
 80006a6:	4a17      	ldr	r2, [pc, #92]	@ (8000704 <HAL_UART_MspInit+0x84>)
 80006a8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80006ac:	61d3      	str	r3, [r2, #28]
 80006ae:	4b15      	ldr	r3, [pc, #84]	@ (8000704 <HAL_UART_MspInit+0x84>)
 80006b0:	69db      	ldr	r3, [r3, #28]
 80006b2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80006b6:	613b      	str	r3, [r7, #16]
 80006b8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80006ba:	4b12      	ldr	r3, [pc, #72]	@ (8000704 <HAL_UART_MspInit+0x84>)
 80006bc:	695b      	ldr	r3, [r3, #20]
 80006be:	4a11      	ldr	r2, [pc, #68]	@ (8000704 <HAL_UART_MspInit+0x84>)
 80006c0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80006c4:	6153      	str	r3, [r2, #20]
 80006c6:	4b0f      	ldr	r3, [pc, #60]	@ (8000704 <HAL_UART_MspInit+0x84>)
 80006c8:	695b      	ldr	r3, [r3, #20]
 80006ca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80006ce:	60fb      	str	r3, [r7, #12]
 80006d0:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA15     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = VCP_TX_Pin|VCP_RX_Pin;
 80006d2:	f248 0304 	movw	r3, #32772	@ 0x8004
 80006d6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80006d8:	2302      	movs	r3, #2
 80006da:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006dc:	2300      	movs	r3, #0
 80006de:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80006e0:	2303      	movs	r3, #3
 80006e2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80006e4:	2307      	movs	r3, #7
 80006e6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80006e8:	f107 0314 	add.w	r3, r7, #20
 80006ec:	4619      	mov	r1, r3
 80006ee:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80006f2:	f001 f957 	bl	80019a4 <HAL_GPIO_Init>

  /* USER CODE END USART2_MspInit 1 */

  }

}
 80006f6:	bf00      	nop
 80006f8:	3728      	adds	r7, #40	@ 0x28
 80006fa:	46bd      	mov	sp, r7
 80006fc:	bd80      	pop	{r7, pc}
 80006fe:	bf00      	nop
 8000700:	40004400 	.word	0x40004400
 8000704:	40021000 	.word	0x40021000

08000708 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000708:	b480      	push	{r7}
 800070a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800070c:	bf00      	nop
 800070e:	e7fd      	b.n	800070c <NMI_Handler+0x4>

08000710 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000710:	b480      	push	{r7}
 8000712:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000714:	bf00      	nop
 8000716:	e7fd      	b.n	8000714 <HardFault_Handler+0x4>

08000718 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000718:	b480      	push	{r7}
 800071a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800071c:	bf00      	nop
 800071e:	e7fd      	b.n	800071c <MemManage_Handler+0x4>

08000720 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000720:	b480      	push	{r7}
 8000722:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000724:	bf00      	nop
 8000726:	e7fd      	b.n	8000724 <BusFault_Handler+0x4>

08000728 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000728:	b480      	push	{r7}
 800072a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800072c:	bf00      	nop
 800072e:	e7fd      	b.n	800072c <UsageFault_Handler+0x4>

08000730 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000730:	b480      	push	{r7}
 8000732:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000734:	bf00      	nop
 8000736:	46bd      	mov	sp, r7
 8000738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800073c:	4770      	bx	lr

0800073e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800073e:	b480      	push	{r7}
 8000740:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000742:	bf00      	nop
 8000744:	46bd      	mov	sp, r7
 8000746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800074a:	4770      	bx	lr

0800074c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800074c:	b480      	push	{r7}
 800074e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000750:	bf00      	nop
 8000752:	46bd      	mov	sp, r7
 8000754:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000758:	4770      	bx	lr

0800075a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800075a:	b580      	push	{r7, lr}
 800075c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800075e:	f000 f885 	bl	800086c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000762:	bf00      	nop
 8000764:	bd80      	pop	{r7, pc}
	...

08000768 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000768:	b480      	push	{r7}
 800076a:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800076c:	4b06      	ldr	r3, [pc, #24]	@ (8000788 <SystemInit+0x20>)
 800076e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000772:	4a05      	ldr	r2, [pc, #20]	@ (8000788 <SystemInit+0x20>)
 8000774:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000778:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800077c:	bf00      	nop
 800077e:	46bd      	mov	sp, r7
 8000780:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000784:	4770      	bx	lr
 8000786:	bf00      	nop
 8000788:	e000ed00 	.word	0xe000ed00

0800078c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 800078c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80007c4 <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8000790:	f7ff ffea 	bl	8000768 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000794:	480c      	ldr	r0, [pc, #48]	@ (80007c8 <LoopForever+0x6>)
  ldr r1, =_edata
 8000796:	490d      	ldr	r1, [pc, #52]	@ (80007cc <LoopForever+0xa>)
  ldr r2, =_sidata
 8000798:	4a0d      	ldr	r2, [pc, #52]	@ (80007d0 <LoopForever+0xe>)
  movs r3, #0
 800079a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800079c:	e002      	b.n	80007a4 <LoopCopyDataInit>

0800079e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800079e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80007a0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80007a2:	3304      	adds	r3, #4

080007a4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80007a4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80007a6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80007a8:	d3f9      	bcc.n	800079e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80007aa:	4a0a      	ldr	r2, [pc, #40]	@ (80007d4 <LoopForever+0x12>)
  ldr r4, =_ebss
 80007ac:	4c0a      	ldr	r4, [pc, #40]	@ (80007d8 <LoopForever+0x16>)
  movs r3, #0
 80007ae:	2300      	movs	r3, #0
  b LoopFillZerobss
 80007b0:	e001      	b.n	80007b6 <LoopFillZerobss>

080007b2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80007b2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80007b4:	3204      	adds	r2, #4

080007b6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80007b6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80007b8:	d3fb      	bcc.n	80007b2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80007ba:	f003 f991 	bl	8003ae0 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80007be:	f7ff fd03 	bl	80001c8 <main>

080007c2 <LoopForever>:

LoopForever:
    b LoopForever
 80007c2:	e7fe      	b.n	80007c2 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80007c4:	20003000 	.word	0x20003000
  ldr r0, =_sdata
 80007c8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80007cc:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 80007d0:	08003b80 	.word	0x08003b80
  ldr r2, =_sbss
 80007d4:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 80007d8:	2000015c 	.word	0x2000015c

080007dc <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80007dc:	e7fe      	b.n	80007dc <ADC1_2_IRQHandler>
	...

080007e0 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80007e0:	b580      	push	{r7, lr}
 80007e2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80007e4:	4b08      	ldr	r3, [pc, #32]	@ (8000808 <HAL_Init+0x28>)
 80007e6:	681b      	ldr	r3, [r3, #0]
 80007e8:	4a07      	ldr	r2, [pc, #28]	@ (8000808 <HAL_Init+0x28>)
 80007ea:	f043 0310 	orr.w	r3, r3, #16
 80007ee:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80007f0:	2003      	movs	r0, #3
 80007f2:	f001 f8a3 	bl	800193c <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80007f6:	2000      	movs	r0, #0
 80007f8:	f000 f808 	bl	800080c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80007fc:	f7ff fe9e 	bl	800053c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000800:	2300      	movs	r3, #0
}
 8000802:	4618      	mov	r0, r3
 8000804:	bd80      	pop	{r7, pc}
 8000806:	bf00      	nop
 8000808:	40022000 	.word	0x40022000

0800080c <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800080c:	b580      	push	{r7, lr}
 800080e:	b082      	sub	sp, #8
 8000810:	af00      	add	r7, sp, #0
 8000812:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000814:	4b12      	ldr	r3, [pc, #72]	@ (8000860 <HAL_InitTick+0x54>)
 8000816:	681a      	ldr	r2, [r3, #0]
 8000818:	4b12      	ldr	r3, [pc, #72]	@ (8000864 <HAL_InitTick+0x58>)
 800081a:	781b      	ldrb	r3, [r3, #0]
 800081c:	4619      	mov	r1, r3
 800081e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000822:	fbb3 f3f1 	udiv	r3, r3, r1
 8000826:	fbb2 f3f3 	udiv	r3, r2, r3
 800082a:	4618      	mov	r0, r3
 800082c:	f001 f8ad 	bl	800198a <HAL_SYSTICK_Config>
 8000830:	4603      	mov	r3, r0
 8000832:	2b00      	cmp	r3, #0
 8000834:	d001      	beq.n	800083a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000836:	2301      	movs	r3, #1
 8000838:	e00e      	b.n	8000858 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800083a:	687b      	ldr	r3, [r7, #4]
 800083c:	2b0f      	cmp	r3, #15
 800083e:	d80a      	bhi.n	8000856 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000840:	2200      	movs	r2, #0
 8000842:	6879      	ldr	r1, [r7, #4]
 8000844:	f04f 30ff 	mov.w	r0, #4294967295
 8000848:	f001 f883 	bl	8001952 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800084c:	4a06      	ldr	r2, [pc, #24]	@ (8000868 <HAL_InitTick+0x5c>)
 800084e:	687b      	ldr	r3, [r7, #4]
 8000850:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 8000852:	2300      	movs	r3, #0
 8000854:	e000      	b.n	8000858 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000856:	2301      	movs	r3, #1
}
 8000858:	4618      	mov	r0, r3
 800085a:	3708      	adds	r7, #8
 800085c:	46bd      	mov	sp, r7
 800085e:	bd80      	pop	{r7, pc}
 8000860:	20000000 	.word	0x20000000
 8000864:	20000008 	.word	0x20000008
 8000868:	20000004 	.word	0x20000004

0800086c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800086c:	b480      	push	{r7}
 800086e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000870:	4b06      	ldr	r3, [pc, #24]	@ (800088c <HAL_IncTick+0x20>)
 8000872:	781b      	ldrb	r3, [r3, #0]
 8000874:	461a      	mov	r2, r3
 8000876:	4b06      	ldr	r3, [pc, #24]	@ (8000890 <HAL_IncTick+0x24>)
 8000878:	681b      	ldr	r3, [r3, #0]
 800087a:	4413      	add	r3, r2
 800087c:	4a04      	ldr	r2, [pc, #16]	@ (8000890 <HAL_IncTick+0x24>)
 800087e:	6013      	str	r3, [r2, #0]
}
 8000880:	bf00      	nop
 8000882:	46bd      	mov	sp, r7
 8000884:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000888:	4770      	bx	lr
 800088a:	bf00      	nop
 800088c:	20000008 	.word	0x20000008
 8000890:	20000158 	.word	0x20000158

08000894 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000894:	b480      	push	{r7}
 8000896:	af00      	add	r7, sp, #0
  return uwTick;  
 8000898:	4b03      	ldr	r3, [pc, #12]	@ (80008a8 <HAL_GetTick+0x14>)
 800089a:	681b      	ldr	r3, [r3, #0]
}
 800089c:	4618      	mov	r0, r3
 800089e:	46bd      	mov	sp, r7
 80008a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008a4:	4770      	bx	lr
 80008a6:	bf00      	nop
 80008a8:	20000158 	.word	0x20000158

080008ac <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80008ac:	b580      	push	{r7, lr}
 80008ae:	b084      	sub	sp, #16
 80008b0:	af00      	add	r7, sp, #0
 80008b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80008b4:	f7ff ffee 	bl	8000894 <HAL_GetTick>
 80008b8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80008ba:	687b      	ldr	r3, [r7, #4]
 80008bc:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80008be:	68fb      	ldr	r3, [r7, #12]
 80008c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80008c4:	d005      	beq.n	80008d2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80008c6:	4b0a      	ldr	r3, [pc, #40]	@ (80008f0 <HAL_Delay+0x44>)
 80008c8:	781b      	ldrb	r3, [r3, #0]
 80008ca:	461a      	mov	r2, r3
 80008cc:	68fb      	ldr	r3, [r7, #12]
 80008ce:	4413      	add	r3, r2
 80008d0:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 80008d2:	bf00      	nop
 80008d4:	f7ff ffde 	bl	8000894 <HAL_GetTick>
 80008d8:	4602      	mov	r2, r0
 80008da:	68bb      	ldr	r3, [r7, #8]
 80008dc:	1ad3      	subs	r3, r2, r3
 80008de:	68fa      	ldr	r2, [r7, #12]
 80008e0:	429a      	cmp	r2, r3
 80008e2:	d8f7      	bhi.n	80008d4 <HAL_Delay+0x28>
  {
  }
}
 80008e4:	bf00      	nop
 80008e6:	bf00      	nop
 80008e8:	3710      	adds	r7, #16
 80008ea:	46bd      	mov	sp, r7
 80008ec:	bd80      	pop	{r7, pc}
 80008ee:	bf00      	nop
 80008f0:	20000008 	.word	0x20000008

080008f4 <HAL_ADC_Init>:
  *         without  disabling the other ADCs sharing the same common group.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80008f4:	b580      	push	{r7, lr}
 80008f6:	b09a      	sub	sp, #104	@ 0x68
 80008f8:	af00      	add	r7, sp, #0
 80008fa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80008fc:	2300      	movs	r3, #0
 80008fe:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpCFGR = 0U;
 8000902:	2300      	movs	r3, #0
 8000904:	663b      	str	r3, [r7, #96]	@ 0x60
  __IO uint32_t wait_loop_index = 0U;
 8000906:	2300      	movs	r3, #0
 8000908:	60bb      	str	r3, [r7, #8]
  
  /* Check ADC handle */
  if(hadc == NULL)
 800090a:	687b      	ldr	r3, [r7, #4]
 800090c:	2b00      	cmp	r3, #0
 800090e:	d101      	bne.n	8000914 <HAL_ADC_Init+0x20>
  {
    return HAL_ERROR;
 8000910:	2301      	movs	r3, #1
 8000912:	e172      	b.n	8000bfa <HAL_ADC_Init+0x306>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8000914:	687b      	ldr	r3, [r7, #4]
 8000916:	691b      	ldr	r3, [r3, #16]
 8000918:	2b00      	cmp	r3, #0
      assert_param(IS_ADC_REGULAR_DISCONT_NUMBER(hadc->Init.NbrOfDiscConversion));
    }
  }
    
  /* Configuration of ADC core parameters and ADC MSP related parameters */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800091a:	687b      	ldr	r3, [r7, #4]
 800091c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800091e:	f003 0310 	and.w	r3, r3, #16
 8000922:	2b00      	cmp	r3, #0
 8000924:	d176      	bne.n	8000a14 <HAL_ADC_Init+0x120>
    /* procedure.                                                             */
    
    /* Actions performed only if ADC is coming from state reset:              */
    /* - Initialization of ADC MSP                                            */
    /* - ADC voltage regulator enable                                         */
    if (hadc->State == HAL_ADC_STATE_RESET)
 8000926:	687b      	ldr	r3, [r7, #4]
 8000928:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800092a:	2b00      	cmp	r3, #0
 800092c:	d152      	bne.n	80009d4 <HAL_ADC_Init+0xe0>
    {
      /* Initialize ADC error code */
      ADC_CLEAR_ERRORCODE(hadc);
 800092e:	687b      	ldr	r3, [r7, #4]
 8000930:	2200      	movs	r2, #0
 8000932:	645a      	str	r2, [r3, #68]	@ 0x44
      
      /* Initialize HAL ADC API internal variables */
      hadc->InjectionConfig.ChannelCount = 0U;
 8000934:	687b      	ldr	r3, [r7, #4]
 8000936:	2200      	movs	r2, #0
 8000938:	64da      	str	r2, [r3, #76]	@ 0x4c
      hadc->InjectionConfig.ContextQueue = 0U;
 800093a:	687b      	ldr	r3, [r7, #4]
 800093c:	2200      	movs	r2, #0
 800093e:	649a      	str	r2, [r3, #72]	@ 0x48
      
      /* Allocate lock resource and initialize it */
      hadc->Lock = HAL_UNLOCKED;
 8000940:	687b      	ldr	r3, [r7, #4]
 8000942:	2200      	movs	r2, #0
 8000944:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8000948:	6878      	ldr	r0, [r7, #4]
 800094a:	f7ff fe1b 	bl	8000584 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Enable voltage regulator (if disabled at this step) */
      if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0))
 800094e:	687b      	ldr	r3, [r7, #4]
 8000950:	681b      	ldr	r3, [r3, #0]
 8000952:	689b      	ldr	r3, [r3, #8]
 8000954:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000958:	2b00      	cmp	r3, #0
 800095a:	d13b      	bne.n	80009d4 <HAL_ADC_Init+0xe0>
        /*       enabling the ADC. This temporization must be implemented by  */ 
        /*       software and is equal to 10 us in the worst case             */
        /*       process/temperature/power supply.                            */
        
        /* Disable the ADC (if not already disabled) */
        tmp_hal_status = ADC_Disable(hadc);
 800095c:	6878      	ldr	r0, [r7, #4]
 800095e:	f000 fed5 	bl	800170c <ADC_Disable>
 8000962:	4603      	mov	r3, r0
 8000964:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
        
        /* Check if ADC is effectively disabled */
        /* Configuration of ADC parameters if previous preliminary actions    */ 
        /* are correctly completed.                                           */
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8000968:	687b      	ldr	r3, [r7, #4]
 800096a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800096c:	f003 0310 	and.w	r3, r3, #16
 8000970:	2b00      	cmp	r3, #0
 8000972:	d12f      	bne.n	80009d4 <HAL_ADC_Init+0xe0>
 8000974:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8000978:	2b00      	cmp	r3, #0
 800097a:	d12b      	bne.n	80009d4 <HAL_ADC_Init+0xe0>
            (tmp_hal_status == HAL_OK)                                  )
        {
          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 800097c:	687b      	ldr	r3, [r7, #4]
 800097e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000980:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8000984:	f023 0302 	bic.w	r3, r3, #2
 8000988:	f043 0202 	orr.w	r2, r3, #2
 800098c:	687b      	ldr	r3, [r7, #4]
 800098e:	641a      	str	r2, [r3, #64]	@ 0x40
                            HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                            HAL_ADC_STATE_BUSY_INTERNAL);
          
          /* Set the intermediate state before moving the ADC voltage         */
          /* regulator to state enable.                                       */
          CLEAR_BIT(hadc->Instance->CR, (ADC_CR_ADVREGEN_1 | ADC_CR_ADVREGEN_0));
 8000990:	687b      	ldr	r3, [r7, #4]
 8000992:	681b      	ldr	r3, [r3, #0]
 8000994:	689a      	ldr	r2, [r3, #8]
 8000996:	687b      	ldr	r3, [r7, #4]
 8000998:	681b      	ldr	r3, [r3, #0]
 800099a:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 800099e:	609a      	str	r2, [r3, #8]
          /* Set ADVREGEN bits to 0x01U */
          SET_BIT(hadc->Instance->CR, ADC_CR_ADVREGEN_0);
 80009a0:	687b      	ldr	r3, [r7, #4]
 80009a2:	681b      	ldr	r3, [r3, #0]
 80009a4:	689a      	ldr	r2, [r3, #8]
 80009a6:	687b      	ldr	r3, [r7, #4]
 80009a8:	681b      	ldr	r3, [r3, #0]
 80009aa:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 80009ae:	609a      	str	r2, [r3, #8]
          
          /* Delay for ADC stabilization time.                                */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80009b0:	4b94      	ldr	r3, [pc, #592]	@ (8000c04 <HAL_ADC_Init+0x310>)
 80009b2:	681b      	ldr	r3, [r3, #0]
 80009b4:	4a94      	ldr	r2, [pc, #592]	@ (8000c08 <HAL_ADC_Init+0x314>)
 80009b6:	fba2 2303 	umull	r2, r3, r2, r3
 80009ba:	0c9a      	lsrs	r2, r3, #18
 80009bc:	4613      	mov	r3, r2
 80009be:	009b      	lsls	r3, r3, #2
 80009c0:	4413      	add	r3, r2
 80009c2:	005b      	lsls	r3, r3, #1
 80009c4:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80009c6:	e002      	b.n	80009ce <HAL_ADC_Init+0xda>
          {
            wait_loop_index--;
 80009c8:	68bb      	ldr	r3, [r7, #8]
 80009ca:	3b01      	subs	r3, #1
 80009cc:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80009ce:	68bb      	ldr	r3, [r7, #8]
 80009d0:	2b00      	cmp	r3, #0
 80009d2:	d1f9      	bne.n	80009c8 <HAL_ADC_Init+0xd4>
    }
    
    /* Verification that ADC voltage regulator is correctly enabled, whether  */
    /* or not ADC is coming from state reset (if any potential problem of     */
    /* clocking, voltage regulator would not be enabled).                     */
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 80009d4:	687b      	ldr	r3, [r7, #4]
 80009d6:	681b      	ldr	r3, [r3, #0]
 80009d8:	689b      	ldr	r3, [r3, #8]
 80009da:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80009de:	2b00      	cmp	r3, #0
 80009e0:	d007      	beq.n	80009f2 <HAL_ADC_Init+0xfe>
        HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADVREGEN_1)   )
 80009e2:	687b      	ldr	r3, [r7, #4]
 80009e4:	681b      	ldr	r3, [r3, #0]
 80009e6:	689b      	ldr	r3, [r3, #8]
 80009e8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 80009ec:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80009f0:	d110      	bne.n	8000a14 <HAL_ADC_Init+0x120>
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 80009f2:	687b      	ldr	r3, [r7, #4]
 80009f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80009f6:	f023 0312 	bic.w	r3, r3, #18
 80009fa:	f043 0210 	orr.w	r2, r3, #16
 80009fe:	687b      	ldr	r3, [r7, #4]
 8000a00:	641a      	str	r2, [r3, #64]	@ 0x40
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000a02:	687b      	ldr	r3, [r7, #4]
 8000a04:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000a06:	f043 0201 	orr.w	r2, r3, #1
 8000a0a:	687b      	ldr	r3, [r7, #4]
 8000a0c:	645a      	str	r2, [r3, #68]	@ 0x44
      
      tmp_hal_status = HAL_ERROR;
 8000a0e:	2301      	movs	r3, #1
 8000a10:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8000a14:	687b      	ldr	r3, [r7, #4]
 8000a16:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a18:	f003 0310 	and.w	r3, r3, #16
 8000a1c:	2b00      	cmp	r3, #0
 8000a1e:	f040 80df 	bne.w	8000be0 <HAL_ADC_Init+0x2ec>
 8000a22:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8000a26:	2b00      	cmp	r3, #0
 8000a28:	f040 80da 	bne.w	8000be0 <HAL_ADC_Init+0x2ec>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 8000a2c:	687b      	ldr	r3, [r7, #4]
 8000a2e:	681b      	ldr	r3, [r3, #0]
 8000a30:	689b      	ldr	r3, [r3, #8]
 8000a32:	f003 0304 	and.w	r3, r3, #4
      (tmp_hal_status == HAL_OK)                                &&
 8000a36:	2b00      	cmp	r3, #0
 8000a38:	f040 80d2 	bne.w	8000be0 <HAL_ADC_Init+0x2ec>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000a3c:	687b      	ldr	r3, [r7, #4]
 8000a3e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a40:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8000a44:	f043 0202 	orr.w	r2, r3, #2
 8000a48:	687b      	ldr	r3, [r7, #4]
 8000a4a:	641a      	str	r2, [r3, #64]	@ 0x40
    /* Configuration of common ADC parameters                                 */
    
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8000a4c:	4b6f      	ldr	r3, [pc, #444]	@ (8000c0c <HAL_ADC_Init+0x318>)
 8000a4e:	65fb      	str	r3, [r7, #92]	@ 0x5c
    
    /* Set handle of the other ADC sharing the same common register           */
    ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8000a50:	687b      	ldr	r3, [r7, #4]
 8000a52:	681b      	ldr	r3, [r3, #0]
 8000a54:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8000a58:	d102      	bne.n	8000a60 <HAL_ADC_Init+0x16c>
 8000a5a:	4b6d      	ldr	r3, [pc, #436]	@ (8000c10 <HAL_ADC_Init+0x31c>)
 8000a5c:	60fb      	str	r3, [r7, #12]
 8000a5e:	e002      	b.n	8000a66 <HAL_ADC_Init+0x172>
 8000a60:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8000a64:	60fb      	str	r3, [r7, #12]
    
    
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - Multimode clock configuration                                       */
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 8000a66:	687b      	ldr	r3, [r7, #4]
 8000a68:	681b      	ldr	r3, [r3, #0]
 8000a6a:	689b      	ldr	r3, [r3, #8]
 8000a6c:	f003 0303 	and.w	r3, r3, #3
 8000a70:	2b01      	cmp	r3, #1
 8000a72:	d108      	bne.n	8000a86 <HAL_ADC_Init+0x192>
 8000a74:	687b      	ldr	r3, [r7, #4]
 8000a76:	681b      	ldr	r3, [r3, #0]
 8000a78:	681b      	ldr	r3, [r3, #0]
 8000a7a:	f003 0301 	and.w	r3, r3, #1
 8000a7e:	2b01      	cmp	r3, #1
 8000a80:	d101      	bne.n	8000a86 <HAL_ADC_Init+0x192>
 8000a82:	2301      	movs	r3, #1
 8000a84:	e000      	b.n	8000a88 <HAL_ADC_Init+0x194>
 8000a86:	2300      	movs	r3, #0
 8000a88:	2b00      	cmp	r3, #0
 8000a8a:	d11c      	bne.n	8000ac6 <HAL_ADC_Init+0x1d2>
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8000a8c:	68fb      	ldr	r3, [r7, #12]
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 8000a8e:	2b00      	cmp	r3, #0
 8000a90:	d010      	beq.n	8000ab4 <HAL_ADC_Init+0x1c0>
         (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 8000a92:	68fb      	ldr	r3, [r7, #12]
 8000a94:	689b      	ldr	r3, [r3, #8]
 8000a96:	f003 0303 	and.w	r3, r3, #3
 8000a9a:	2b01      	cmp	r3, #1
 8000a9c:	d107      	bne.n	8000aae <HAL_ADC_Init+0x1ba>
 8000a9e:	68fb      	ldr	r3, [r7, #12]
 8000aa0:	681b      	ldr	r3, [r3, #0]
 8000aa2:	f003 0301 	and.w	r3, r3, #1
 8000aa6:	2b01      	cmp	r3, #1
 8000aa8:	d101      	bne.n	8000aae <HAL_ADC_Init+0x1ba>
 8000aaa:	2301      	movs	r3, #1
 8000aac:	e000      	b.n	8000ab0 <HAL_ADC_Init+0x1bc>
 8000aae:	2300      	movs	r3, #0
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8000ab0:	2b00      	cmp	r3, #0
 8000ab2:	d108      	bne.n	8000ac6 <HAL_ADC_Init+0x1d2>
      /*     into HAL_ADCEx_MultiModeConfigChannel() )                        */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() or                             */
      /*     HAL_ADCEx_InjectedConfigChannel() )                              */
     
      MODIFY_REG(tmpADC_Common->CCR       ,
 8000ab4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8000ab6:	689b      	ldr	r3, [r3, #8]
 8000ab8:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8000abc:	687b      	ldr	r3, [r7, #4]
 8000abe:	685b      	ldr	r3, [r3, #4]
 8000ac0:	431a      	orrs	r2, r3
 8000ac2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8000ac4:	609a      	str	r2, [r3, #8]
    /*  - external trigger to start conversion                                */
    /*  - external trigger polarity                                           */
    /*  - continuous conversion mode                                          */
    /*  - overrun                                                             */
    /*  - discontinuous mode                                                  */
    SET_BIT(tmpCFGR, ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode) |
 8000ac6:	687b      	ldr	r3, [r7, #4]
 8000ac8:	7e5b      	ldrb	r3, [r3, #25]
 8000aca:	035b      	lsls	r3, r3, #13
 8000acc:	687a      	ldr	r2, [r7, #4]
 8000ace:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8000ad0:	2a01      	cmp	r2, #1
 8000ad2:	d002      	beq.n	8000ada <HAL_ADC_Init+0x1e6>
 8000ad4:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8000ad8:	e000      	b.n	8000adc <HAL_ADC_Init+0x1e8>
 8000ada:	2200      	movs	r2, #0
 8000adc:	431a      	orrs	r2, r3
 8000ade:	687b      	ldr	r3, [r7, #4]
 8000ae0:	68db      	ldr	r3, [r3, #12]
 8000ae2:	431a      	orrs	r2, r3
 8000ae4:	687b      	ldr	r3, [r7, #4]
 8000ae6:	689b      	ldr	r3, [r3, #8]
 8000ae8:	4313      	orrs	r3, r2
 8000aea:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8000aec:	4313      	orrs	r3, r2
 8000aee:	663b      	str	r3, [r7, #96]	@ 0x60
                     ADC_CFGR_OVERRUN(hadc->Init.Overrun)               |
                     hadc->Init.DataAlign                               |
                     hadc->Init.Resolution                               );
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8000af0:	687b      	ldr	r3, [r7, #4]
 8000af2:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000af6:	2b01      	cmp	r3, #1
 8000af8:	d11b      	bne.n	8000b32 <HAL_ADC_Init+0x23e>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8000afa:	687b      	ldr	r3, [r7, #4]
 8000afc:	7e5b      	ldrb	r3, [r3, #25]
 8000afe:	2b00      	cmp	r3, #0
 8000b00:	d109      	bne.n	8000b16 <HAL_ADC_Init+0x222>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmpCFGR, ADC_CFGR_DISCEN                                            |
 8000b02:	687b      	ldr	r3, [r7, #4]
 8000b04:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000b06:	3b01      	subs	r3, #1
 8000b08:	045a      	lsls	r2, r3, #17
 8000b0a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8000b0c:	4313      	orrs	r3, r2
 8000b0e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000b12:	663b      	str	r3, [r7, #96]	@ 0x60
 8000b14:	e00d      	b.n	8000b32 <HAL_ADC_Init+0x23e>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8000b16:	687b      	ldr	r3, [r7, #4]
 8000b18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b1a:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 8000b1e:	f043 0220 	orr.w	r2, r3, #32
 8000b22:	687b      	ldr	r3, [r7, #4]
 8000b24:	641a      	str	r2, [r3, #64]	@ 0x40
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_CONFIG);
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000b26:	687b      	ldr	r3, [r7, #4]
 8000b28:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000b2a:	f043 0201 	orr.w	r2, r3, #1
 8000b2e:	687b      	ldr	r3, [r7, #4]
 8000b30:	645a      	str	r2, [r3, #68]	@ 0x44
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8000b32:	687b      	ldr	r3, [r7, #4]
 8000b34:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000b36:	2b01      	cmp	r3, #1
 8000b38:	d007      	beq.n	8000b4a <HAL_ADC_Init+0x256>
    {
      SET_BIT(tmpCFGR, ADC_CFGR_EXTSEL_SET(hadc, hadc->Init.ExternalTrigConv) |
 8000b3a:	687b      	ldr	r3, [r7, #4]
 8000b3c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8000b3e:	687b      	ldr	r3, [r7, #4]
 8000b40:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000b42:	4313      	orrs	r3, r2
 8000b44:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8000b46:	4313      	orrs	r3, r2
 8000b48:	663b      	str	r3, [r7, #96]	@ 0x60
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request                                              */
    /*  - LowPowerAutoWait feature                                            */
    if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 8000b4a:	687b      	ldr	r3, [r7, #4]
 8000b4c:	681b      	ldr	r3, [r3, #0]
 8000b4e:	689b      	ldr	r3, [r3, #8]
 8000b50:	f003 030c 	and.w	r3, r3, #12
 8000b54:	2b00      	cmp	r3, #0
 8000b56:	d114      	bne.n	8000b82 <HAL_ADC_Init+0x28e>
    {
      CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_AUTDLY |
 8000b58:	687b      	ldr	r3, [r7, #4]
 8000b5a:	681b      	ldr	r3, [r3, #0]
 8000b5c:	68db      	ldr	r3, [r3, #12]
 8000b5e:	687a      	ldr	r2, [r7, #4]
 8000b60:	6812      	ldr	r2, [r2, #0]
 8000b62:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8000b66:	f023 0302 	bic.w	r3, r3, #2
 8000b6a:	60d3      	str	r3, [r2, #12]
                                      ADC_CFGR_DMACFG  );
      
      SET_BIT(tmpCFGR, ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait) |
 8000b6c:	687b      	ldr	r3, [r7, #4]
 8000b6e:	7e1b      	ldrb	r3, [r3, #24]
 8000b70:	039a      	lsls	r2, r3, #14
 8000b72:	687b      	ldr	r3, [r7, #4]
 8000b74:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8000b78:	005b      	lsls	r3, r3, #1
 8000b7a:	4313      	orrs	r3, r2
 8000b7c:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8000b7e:	4313      	orrs	r3, r2
 8000b80:	663b      	str	r3, [r7, #96]	@ 0x60
                       ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) );
    }
    
    /* Update ADC configuration register with previous settings */
    MODIFY_REG(hadc->Instance->CFGR,
 8000b82:	687b      	ldr	r3, [r7, #4]
 8000b84:	681b      	ldr	r3, [r3, #0]
 8000b86:	68da      	ldr	r2, [r3, #12]
 8000b88:	4b22      	ldr	r3, [pc, #136]	@ (8000c14 <HAL_ADC_Init+0x320>)
 8000b8a:	4013      	ands	r3, r2
 8000b8c:	687a      	ldr	r2, [r7, #4]
 8000b8e:	6812      	ldr	r2, [r2, #0]
 8000b90:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 8000b92:	430b      	orrs	r3, r1
 8000b94:	60d3      	str	r3, [r2, #12]
    /*   Parameter "NbrOfConversion" is discarded.                            */
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */   
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8000b96:	687b      	ldr	r3, [r7, #4]
 8000b98:	691b      	ldr	r3, [r3, #16]
 8000b9a:	2b01      	cmp	r3, #1
 8000b9c:	d10c      	bne.n	8000bb8 <HAL_ADC_Init+0x2c4>
    {
      /* Set number of ranks in regular group sequencer */     
      MODIFY_REG(hadc->Instance->SQR1                     ,
 8000b9e:	687b      	ldr	r3, [r7, #4]
 8000ba0:	681b      	ldr	r3, [r3, #0]
 8000ba2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ba4:	f023 010f 	bic.w	r1, r3, #15
 8000ba8:	687b      	ldr	r3, [r7, #4]
 8000baa:	69db      	ldr	r3, [r3, #28]
 8000bac:	1e5a      	subs	r2, r3, #1
 8000bae:	687b      	ldr	r3, [r7, #4]
 8000bb0:	681b      	ldr	r3, [r3, #0]
 8000bb2:	430a      	orrs	r2, r1
 8000bb4:	631a      	str	r2, [r3, #48]	@ 0x30
 8000bb6:	e007      	b.n	8000bc8 <HAL_ADC_Init+0x2d4>
                 ADC_SQR1_L                               ,
                 (hadc->Init.NbrOfConversion - (uint8_t)1U) );  
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8000bb8:	687b      	ldr	r3, [r7, #4]
 8000bba:	681b      	ldr	r3, [r3, #0]
 8000bbc:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000bbe:	687b      	ldr	r3, [r7, #4]
 8000bc0:	681b      	ldr	r3, [r3, #0]
 8000bc2:	f022 020f 	bic.w	r2, r2, #15
 8000bc6:	631a      	str	r2, [r3, #48]	@ 0x30
    }
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8000bc8:	687b      	ldr	r3, [r7, #4]
 8000bca:	2200      	movs	r2, #0
 8000bcc:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000bce:	687b      	ldr	r3, [r7, #4]
 8000bd0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000bd2:	f023 0303 	bic.w	r3, r3, #3
 8000bd6:	f043 0201 	orr.w	r2, r3, #1
 8000bda:	687b      	ldr	r3, [r7, #4]
 8000bdc:	641a      	str	r2, [r3, #64]	@ 0x40
 8000bde:	e00a      	b.n	8000bf6 <HAL_ADC_Init+0x302>
                      HAL_ADC_STATE_READY);
  }
  else
  {
    /* Update ADC state machine to error */
    ADC_STATE_CLR_SET(hadc->State,
 8000be0:	687b      	ldr	r3, [r7, #4]
 8000be2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000be4:	f023 0312 	bic.w	r3, r3, #18
 8000be8:	f043 0210 	orr.w	r2, r3, #16
 8000bec:	687b      	ldr	r3, [r7, #4]
 8000bee:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_ERROR_INTERNAL);
    
    tmp_hal_status = HAL_ERROR; 
 8000bf0:	2301      	movs	r3, #1
 8000bf2:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
  }
  
  
  /* Return function status */
  return tmp_hal_status;
 8000bf6:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
}
 8000bfa:	4618      	mov	r0, r3
 8000bfc:	3768      	adds	r7, #104	@ 0x68
 8000bfe:	46bd      	mov	sp, r7
 8000c00:	bd80      	pop	{r7, pc}
 8000c02:	bf00      	nop
 8000c04:	20000000 	.word	0x20000000
 8000c08:	431bde83 	.word	0x431bde83
 8000c0c:	50000300 	.word	0x50000300
 8000c10:	50000100 	.word	0x50000100
 8000c14:	fff0c007 	.word	0xfff0c007

08000c18 <HAL_ADC_Start>:
  *         if ADC is master, ADC is enabled and multimode conversion is started.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8000c18:	b580      	push	{r7, lr}
 8000c1a:	b084      	sub	sp, #16
 8000c1c:	af00      	add	r7, sp, #0
 8000c1e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000c20:	2300      	movs	r3, #0
 8000c22:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8000c24:	687b      	ldr	r3, [r7, #4]
 8000c26:	681b      	ldr	r3, [r3, #0]
 8000c28:	689b      	ldr	r3, [r3, #8]
 8000c2a:	f003 0304 	and.w	r3, r3, #4
 8000c2e:	2b00      	cmp	r3, #0
 8000c30:	f040 809c 	bne.w	8000d6c <HAL_ADC_Start+0x154>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8000c34:	687b      	ldr	r3, [r7, #4]
 8000c36:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8000c3a:	2b01      	cmp	r3, #1
 8000c3c:	d101      	bne.n	8000c42 <HAL_ADC_Start+0x2a>
 8000c3e:	2302      	movs	r3, #2
 8000c40:	e097      	b.n	8000d72 <HAL_ADC_Start+0x15a>
 8000c42:	687b      	ldr	r3, [r7, #4]
 8000c44:	2201      	movs	r2, #1
 8000c46:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8000c4a:	6878      	ldr	r0, [r7, #4]
 8000c4c:	f000 fcfa 	bl	8001644 <ADC_Enable>
 8000c50:	4603      	mov	r3, r0
 8000c52:	73fb      	strb	r3, [r7, #15]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8000c54:	7bfb      	ldrb	r3, [r7, #15]
 8000c56:	2b00      	cmp	r3, #0
 8000c58:	f040 8083 	bne.w	8000d62 <HAL_ADC_Start+0x14a>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8000c5c:	687b      	ldr	r3, [r7, #4]
 8000c5e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c60:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8000c64:	f023 0301 	bic.w	r3, r3, #1
 8000c68:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8000c6c:	687b      	ldr	r3, [r7, #4]
 8000c6e:	641a      	str	r2, [r3, #64]	@ 0x40
                        HAL_ADC_STATE_REG_BUSY);
      
      /* Set group injected state (from auto-injection) and multimode state   */
      /* for all cases of multimode: independent mode, multimode ADC master   */
      /* or multimode ADC slave (for devices with several ADCs):              */
      if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8000c70:	4b42      	ldr	r3, [pc, #264]	@ (8000d7c <HAL_ADC_Start+0x164>)
 8000c72:	689b      	ldr	r3, [r3, #8]
 8000c74:	f003 031f 	and.w	r3, r3, #31
 8000c78:	2b00      	cmp	r3, #0
 8000c7a:	d004      	beq.n	8000c86 <HAL_ADC_Start+0x6e>
 8000c7c:	687b      	ldr	r3, [r7, #4]
 8000c7e:	681b      	ldr	r3, [r3, #0]
 8000c80:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8000c84:	d115      	bne.n	8000cb2 <HAL_ADC_Start+0x9a>
      {
        /* Set ADC state (ADC independent or master) */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8000c86:	687b      	ldr	r3, [r7, #4]
 8000c88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c8a:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8000c8e:	687b      	ldr	r3, [r7, #4]
 8000c90:	641a      	str	r2, [r3, #64]	@ 0x40
        
        /* If conversions on group regular are also triggering group injected,*/
        /* update ADC state.                                                  */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 8000c92:	687b      	ldr	r3, [r7, #4]
 8000c94:	681b      	ldr	r3, [r3, #0]
 8000c96:	68db      	ldr	r3, [r3, #12]
 8000c98:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000c9c:	2b00      	cmp	r3, #0
 8000c9e:	d027      	beq.n	8000cf0 <HAL_ADC_Start+0xd8>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8000ca0:	687b      	ldr	r3, [r7, #4]
 8000ca2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ca4:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8000ca8:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8000cac:	687b      	ldr	r3, [r7, #4]
 8000cae:	641a      	str	r2, [r3, #64]	@ 0x40
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 8000cb0:	e01e      	b.n	8000cf0 <HAL_ADC_Start+0xd8>
        }
      }
      else
      {
        /* Set ADC state (ADC slave) */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8000cb2:	687b      	ldr	r3, [r7, #4]
 8000cb4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000cb6:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8000cba:	687b      	ldr	r3, [r7, #4]
 8000cbc:	641a      	str	r2, [r3, #64]	@ 0x40
        
        /* If conversions on group regular are also triggering group injected,*/
        /* update ADC state.                                                  */
        if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8000cbe:	687b      	ldr	r3, [r7, #4]
 8000cc0:	681b      	ldr	r3, [r3, #0]
 8000cc2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8000cc6:	d004      	beq.n	8000cd2 <HAL_ADC_Start+0xba>
 8000cc8:	687b      	ldr	r3, [r7, #4]
 8000cca:	681b      	ldr	r3, [r3, #0]
 8000ccc:	4a2c      	ldr	r2, [pc, #176]	@ (8000d80 <HAL_ADC_Start+0x168>)
 8000cce:	4293      	cmp	r3, r2
 8000cd0:	d10e      	bne.n	8000cf0 <HAL_ADC_Start+0xd8>
 8000cd2:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8000cd6:	68db      	ldr	r3, [r3, #12]
 8000cd8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000cdc:	2b00      	cmp	r3, #0
 8000cde:	d007      	beq.n	8000cf0 <HAL_ADC_Start+0xd8>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8000ce0:	687b      	ldr	r3, [r7, #4]
 8000ce2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ce4:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8000ce8:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8000cec:	687b      	ldr	r3, [r7, #4]
 8000cee:	641a      	str	r2, [r3, #64]	@ 0x40
        }
      }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8000cf0:	687b      	ldr	r3, [r7, #4]
 8000cf2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000cf4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000cf8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8000cfc:	d106      	bne.n	8000d0c <HAL_ADC_Start+0xf4>
      {
        /* Reset ADC error code fields related to conversions on group regular*/
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8000cfe:	687b      	ldr	r3, [r7, #4]
 8000d00:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000d02:	f023 0206 	bic.w	r2, r3, #6
 8000d06:	687b      	ldr	r3, [r7, #4]
 8000d08:	645a      	str	r2, [r3, #68]	@ 0x44
 8000d0a:	e002      	b.n	8000d12 <HAL_ADC_Start+0xfa>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8000d0c:	687b      	ldr	r3, [r7, #4]
 8000d0e:	2200      	movs	r2, #0
 8000d10:	645a      	str	r2, [r3, #68]	@ 0x44
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8000d12:	687b      	ldr	r3, [r7, #4]
 8000d14:	2200      	movs	r2, #0
 8000d16:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8000d1a:	687b      	ldr	r3, [r7, #4]
 8000d1c:	681b      	ldr	r3, [r3, #0]
 8000d1e:	221c      	movs	r2, #28
 8000d20:	601a      	str	r2, [r3, #0]
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      /* Case of multimode enabled (for devices with several ADCs):           */
      /*  - if ADC is slave, ADC is enabled only (conversion is not started). */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
      if (ADC_NONMULTIMODE_REG_OR_MULTIMODEMASTER(hadc))
 8000d22:	4b16      	ldr	r3, [pc, #88]	@ (8000d7c <HAL_ADC_Start+0x164>)
 8000d24:	689b      	ldr	r3, [r3, #8]
 8000d26:	f003 031f 	and.w	r3, r3, #31
 8000d2a:	2b00      	cmp	r3, #0
 8000d2c:	d010      	beq.n	8000d50 <HAL_ADC_Start+0x138>
 8000d2e:	4b13      	ldr	r3, [pc, #76]	@ (8000d7c <HAL_ADC_Start+0x164>)
 8000d30:	689b      	ldr	r3, [r3, #8]
 8000d32:	f003 031f 	and.w	r3, r3, #31
 8000d36:	2b05      	cmp	r3, #5
 8000d38:	d00a      	beq.n	8000d50 <HAL_ADC_Start+0x138>
 8000d3a:	4b10      	ldr	r3, [pc, #64]	@ (8000d7c <HAL_ADC_Start+0x164>)
 8000d3c:	689b      	ldr	r3, [r3, #8]
 8000d3e:	f003 031f 	and.w	r3, r3, #31
 8000d42:	2b09      	cmp	r3, #9
 8000d44:	d004      	beq.n	8000d50 <HAL_ADC_Start+0x138>
 8000d46:	687b      	ldr	r3, [r7, #4]
 8000d48:	681b      	ldr	r3, [r3, #0]
 8000d4a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8000d4e:	d10f      	bne.n	8000d70 <HAL_ADC_Start+0x158>
      {
        SET_BIT(hadc->Instance->CR, ADC_CR_ADSTART);
 8000d50:	687b      	ldr	r3, [r7, #4]
 8000d52:	681b      	ldr	r3, [r3, #0]
 8000d54:	689a      	ldr	r2, [r3, #8]
 8000d56:	687b      	ldr	r3, [r7, #4]
 8000d58:	681b      	ldr	r3, [r3, #0]
 8000d5a:	f042 0204 	orr.w	r2, r2, #4
 8000d5e:	609a      	str	r2, [r3, #8]
 8000d60:	e006      	b.n	8000d70 <HAL_ADC_Start+0x158>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8000d62:	687b      	ldr	r3, [r7, #4]
 8000d64:	2200      	movs	r2, #0
 8000d66:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
 8000d6a:	e001      	b.n	8000d70 <HAL_ADC_Start+0x158>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8000d6c:	2302      	movs	r3, #2
 8000d6e:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8000d70:	7bfb      	ldrb	r3, [r7, #15]
}
 8000d72:	4618      	mov	r0, r3
 8000d74:	3710      	adds	r7, #16
 8000d76:	46bd      	mov	sp, r7
 8000d78:	bd80      	pop	{r7, pc}
 8000d7a:	bf00      	nop
 8000d7c:	50000300 	.word	0x50000300
 8000d80:	50000100 	.word	0x50000100

08000d84 <HAL_ADC_PollForConversion>:
  * @note   Depending on init parameter "EOCSelection", flags EOS or EOC is 
  *         checked and cleared depending on autodelay status (bit AUTDLY).     
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8000d84:	b580      	push	{r7, lr}
 8000d86:	b086      	sub	sp, #24
 8000d88:	af00      	add	r7, sp, #0
 8000d8a:	6078      	str	r0, [r7, #4]
 8000d8c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_EOC;
  ADC_Common_TypeDef *tmpADC_Common;
  uint32_t tmp_cfgr     = 0x0U;
 8000d8e:	2300      	movs	r3, #0
 8000d90:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

/* If end of conversion selected to end of sequence */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8000d92:	687b      	ldr	r3, [r7, #4]
 8000d94:	695b      	ldr	r3, [r3, #20]
 8000d96:	2b08      	cmp	r3, #8
 8000d98:	d102      	bne.n	8000da0 <HAL_ADC_PollForConversion+0x1c>
  {
    tmp_Flag_EOC = ADC_FLAG_EOS;
 8000d9a:	2308      	movs	r3, #8
 8000d9c:	617b      	str	r3, [r7, #20]
 8000d9e:	e02e      	b.n	8000dfe <HAL_ADC_PollForConversion+0x7a>
    /* ADC configured in DMA mode and and polling for end of each conversion. */
    
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may have up to 4 ADC and 2 common */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8000da0:	4b5e      	ldr	r3, [pc, #376]	@ (8000f1c <HAL_ADC_PollForConversion+0x198>)
 8000da2:	60fb      	str	r3, [r7, #12]
    
    /* Check DMA configuration, depending on MultiMode set or not */
    if (READ_BIT(tmpADC_Common->CCR, ADC_CCR_MULTI) == ADC_MODE_INDEPENDENT)
 8000da4:	68fb      	ldr	r3, [r7, #12]
 8000da6:	689b      	ldr	r3, [r3, #8]
 8000da8:	f003 031f 	and.w	r3, r3, #31
 8000dac:	2b00      	cmp	r3, #0
 8000dae:	d112      	bne.n	8000dd6 <HAL_ADC_PollForConversion+0x52>
    {
      if (HAL_IS_BIT_SET(hadc->Instance->CFGR, ADC_CFGR_DMAEN))
 8000db0:	687b      	ldr	r3, [r7, #4]
 8000db2:	681b      	ldr	r3, [r3, #0]
 8000db4:	68db      	ldr	r3, [r3, #12]
 8000db6:	f003 0301 	and.w	r3, r3, #1
 8000dba:	2b01      	cmp	r3, #1
 8000dbc:	d11d      	bne.n	8000dfa <HAL_ADC_PollForConversion+0x76>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000dbe:	687b      	ldr	r3, [r7, #4]
 8000dc0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000dc2:	f043 0220 	orr.w	r2, r3, #32
 8000dc6:	687b      	ldr	r3, [r7, #4]
 8000dc8:	641a      	str	r2, [r3, #64]	@ 0x40
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8000dca:	687b      	ldr	r3, [r7, #4]
 8000dcc:	2200      	movs	r2, #0
 8000dce:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
        
        return HAL_ERROR;
 8000dd2:	2301      	movs	r3, #1
 8000dd4:	e09d      	b.n	8000f12 <HAL_ADC_PollForConversion+0x18e>
      }
    }
    else
    {
      /* MultiMode is enabled, Common Control Register MDMA bits must be checked */
      if (READ_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA) != RESET)
 8000dd6:	68fb      	ldr	r3, [r7, #12]
 8000dd8:	689b      	ldr	r3, [r3, #8]
 8000dda:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000dde:	2b00      	cmp	r3, #0
 8000de0:	d00b      	beq.n	8000dfa <HAL_ADC_PollForConversion+0x76>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000de2:	687b      	ldr	r3, [r7, #4]
 8000de4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000de6:	f043 0220 	orr.w	r2, r3, #32
 8000dea:	687b      	ldr	r3, [r7, #4]
 8000dec:	641a      	str	r2, [r3, #64]	@ 0x40
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8000dee:	687b      	ldr	r3, [r7, #4]
 8000df0:	2200      	movs	r2, #0
 8000df2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
        
        return HAL_ERROR;
 8000df6:	2301      	movs	r3, #1
 8000df8:	e08b      	b.n	8000f12 <HAL_ADC_PollForConversion+0x18e>
      }
    }
    
    tmp_Flag_EOC = (ADC_FLAG_EOC | ADC_FLAG_EOS);
 8000dfa:	230c      	movs	r3, #12
 8000dfc:	617b      	str	r3, [r7, #20]
  }
  
  /* Get relevant register CFGR in ADC instance of ADC master or slave      */
  /* in function of multimode state (for devices with multimode             */
  /* available).                                                            */
  if(ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8000dfe:	4b47      	ldr	r3, [pc, #284]	@ (8000f1c <HAL_ADC_PollForConversion+0x198>)
 8000e00:	689b      	ldr	r3, [r3, #8]
 8000e02:	f003 031f 	and.w	r3, r3, #31
 8000e06:	2b00      	cmp	r3, #0
 8000e08:	d004      	beq.n	8000e14 <HAL_ADC_PollForConversion+0x90>
 8000e0a:	687b      	ldr	r3, [r7, #4]
 8000e0c:	681b      	ldr	r3, [r3, #0]
 8000e0e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8000e12:	d104      	bne.n	8000e1e <HAL_ADC_PollForConversion+0x9a>
  {
    tmp_cfgr = READ_REG(hadc->Instance->CFGR); 
 8000e14:	687b      	ldr	r3, [r7, #4]
 8000e16:	681b      	ldr	r3, [r3, #0]
 8000e18:	68db      	ldr	r3, [r3, #12]
 8000e1a:	613b      	str	r3, [r7, #16]
 8000e1c:	e003      	b.n	8000e26 <HAL_ADC_PollForConversion+0xa2>
  }
  else
  {
    tmp_cfgr = READ_REG(ADC_MASTER_INSTANCE(hadc)->CFGR);
 8000e1e:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8000e22:	68db      	ldr	r3, [r3, #12]
 8000e24:	613b      	str	r3, [r7, #16]
  }
  
  /* Get tick count */
  tickstart = HAL_GetTick();  
 8000e26:	f7ff fd35 	bl	8000894 <HAL_GetTick>
 8000e2a:	60b8      	str	r0, [r7, #8]
  
  /* Wait until End of Conversion or End of Sequence flag is raised */
  while(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 8000e2c:	e021      	b.n	8000e72 <HAL_ADC_PollForConversion+0xee>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 8000e2e:	683b      	ldr	r3, [r7, #0]
 8000e30:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000e34:	d01d      	beq.n	8000e72 <HAL_ADC_PollForConversion+0xee>
    {
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8000e36:	683b      	ldr	r3, [r7, #0]
 8000e38:	2b00      	cmp	r3, #0
 8000e3a:	d007      	beq.n	8000e4c <HAL_ADC_PollForConversion+0xc8>
 8000e3c:	f7ff fd2a 	bl	8000894 <HAL_GetTick>
 8000e40:	4602      	mov	r2, r0
 8000e42:	68bb      	ldr	r3, [r7, #8]
 8000e44:	1ad3      	subs	r3, r2, r3
 8000e46:	683a      	ldr	r2, [r7, #0]
 8000e48:	429a      	cmp	r2, r3
 8000e4a:	d212      	bcs.n	8000e72 <HAL_ADC_PollForConversion+0xee>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 8000e4c:	687b      	ldr	r3, [r7, #4]
 8000e4e:	681b      	ldr	r3, [r3, #0]
 8000e50:	681a      	ldr	r2, [r3, #0]
 8000e52:	697b      	ldr	r3, [r7, #20]
 8000e54:	4013      	ands	r3, r2
 8000e56:	2b00      	cmp	r3, #0
 8000e58:	d10b      	bne.n	8000e72 <HAL_ADC_PollForConversion+0xee>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8000e5a:	687b      	ldr	r3, [r7, #4]
 8000e5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e5e:	f043 0204 	orr.w	r2, r3, #4
 8000e62:	687b      	ldr	r3, [r7, #4]
 8000e64:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8000e66:	687b      	ldr	r3, [r7, #4]
 8000e68:	2200      	movs	r2, #0
 8000e6a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_TIMEOUT;
 8000e6e:	2303      	movs	r3, #3
 8000e70:	e04f      	b.n	8000f12 <HAL_ADC_PollForConversion+0x18e>
  while(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 8000e72:	687b      	ldr	r3, [r7, #4]
 8000e74:	681b      	ldr	r3, [r3, #0]
 8000e76:	681a      	ldr	r2, [r3, #0]
 8000e78:	697b      	ldr	r3, [r7, #20]
 8000e7a:	4013      	ands	r3, r2
 8000e7c:	2b00      	cmp	r3, #0
 8000e7e:	d0d6      	beq.n	8000e2e <HAL_ADC_PollForConversion+0xaa>
      }
    }
  }
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8000e80:	687b      	ldr	r3, [r7, #4]
 8000e82:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e84:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8000e88:	687b      	ldr	r3, [r7, #4]
 8000e8a:	641a      	str	r2, [r3, #64]	@ 0x40
  
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)           && 
 8000e8c:	687b      	ldr	r3, [r7, #4]
 8000e8e:	681b      	ldr	r3, [r3, #0]
 8000e90:	68db      	ldr	r3, [r3, #12]
 8000e92:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8000e96:	2b00      	cmp	r3, #0
 8000e98:	d131      	bne.n	8000efe <HAL_ADC_PollForConversion+0x17a>
     (READ_BIT (tmp_cfgr, ADC_CFGR_CONT) == RESET)   )
 8000e9a:	693b      	ldr	r3, [r7, #16]
 8000e9c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)           && 
 8000ea0:	2b00      	cmp	r3, #0
 8000ea2:	d12c      	bne.n	8000efe <HAL_ADC_PollForConversion+0x17a>
  {
    /* If End of Sequence is reached, disable interrupts */
    if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) )
 8000ea4:	687b      	ldr	r3, [r7, #4]
 8000ea6:	681b      	ldr	r3, [r3, #0]
 8000ea8:	681b      	ldr	r3, [r3, #0]
 8000eaa:	f003 0308 	and.w	r3, r3, #8
 8000eae:	2b08      	cmp	r3, #8
 8000eb0:	d125      	bne.n	8000efe <HAL_ADC_PollForConversion+0x17a>
    {
      /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit             */
      /* ADSTART==0 (no conversion on going)                                  */
      if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8000eb2:	687b      	ldr	r3, [r7, #4]
 8000eb4:	681b      	ldr	r3, [r3, #0]
 8000eb6:	689b      	ldr	r3, [r3, #8]
 8000eb8:	f003 0304 	and.w	r3, r3, #4
 8000ebc:	2b00      	cmp	r3, #0
 8000ebe:	d112      	bne.n	8000ee6 <HAL_ADC_PollForConversion+0x162>
      {        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8000ec0:	687b      	ldr	r3, [r7, #4]
 8000ec2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ec4:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8000ec8:	687b      	ldr	r3, [r7, #4]
 8000eca:	641a      	str	r2, [r3, #64]	@ 0x40
        
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8000ecc:	687b      	ldr	r3, [r7, #4]
 8000ece:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ed0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000ed4:	2b00      	cmp	r3, #0
 8000ed6:	d112      	bne.n	8000efe <HAL_ADC_PollForConversion+0x17a>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8000ed8:	687b      	ldr	r3, [r7, #4]
 8000eda:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000edc:	f043 0201 	orr.w	r2, r3, #1
 8000ee0:	687b      	ldr	r3, [r7, #4]
 8000ee2:	641a      	str	r2, [r3, #64]	@ 0x40
 8000ee4:	e00b      	b.n	8000efe <HAL_ADC_PollForConversion+0x17a>
        }
      }
      else
      {
        /* Change ADC state to error state */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000ee6:	687b      	ldr	r3, [r7, #4]
 8000ee8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000eea:	f043 0220 	orr.w	r2, r3, #32
 8000eee:	687b      	ldr	r3, [r7, #4]
 8000ef0:	641a      	str	r2, [r3, #64]	@ 0x40
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000ef2:	687b      	ldr	r3, [r7, #4]
 8000ef4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000ef6:	f043 0201 	orr.w	r2, r3, #1
 8000efa:	687b      	ldr	r3, [r7, #4]
 8000efc:	645a      	str	r2, [r3, #68]	@ 0x44
  }
  
  /* Clear end of conversion flag of regular group if low power feature       */
  /* "LowPowerAutoWait " is disabled, to not interfere with this feature      */
  /* until data register is read using function HAL_ADC_GetValue().           */
  if (READ_BIT (tmp_cfgr, ADC_CFGR_AUTDLY) == RESET)
 8000efe:	693b      	ldr	r3, [r7, #16]
 8000f00:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000f04:	2b00      	cmp	r3, #0
 8000f06:	d103      	bne.n	8000f10 <HAL_ADC_PollForConversion+0x18c>
  {
    /* Clear regular group conversion flag */
    /* (EOC or EOS depending on HAL ADC initialization parameter) */
    __HAL_ADC_CLEAR_FLAG(hadc, tmp_Flag_EOC);
 8000f08:	687b      	ldr	r3, [r7, #4]
 8000f0a:	681b      	ldr	r3, [r3, #0]
 8000f0c:	697a      	ldr	r2, [r7, #20]
 8000f0e:	601a      	str	r2, [r3, #0]
  }
  
  /* Return ADC state */
  return HAL_OK;
 8000f10:	2300      	movs	r3, #0
}
 8000f12:	4618      	mov	r0, r3
 8000f14:	3718      	adds	r7, #24
 8000f16:	46bd      	mov	sp, r7
 8000f18:	bd80      	pop	{r7, pc}
 8000f1a:	bf00      	nop
 8000f1c:	50000300 	.word	0x50000300

08000f20 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8000f20:	b480      	push	{r7}
 8000f22:	b083      	sub	sp, #12
 8000f24:	af00      	add	r7, sp, #0
 8000f26:	6078      	str	r0, [r7, #4]

  /* Note: ADC flag EOC is not cleared here by software because               */
  /*       automatically cleared by hardware when reading register DR.        */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8000f28:	687b      	ldr	r3, [r7, #4]
 8000f2a:	681b      	ldr	r3, [r3, #0]
 8000f2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 8000f2e:	4618      	mov	r0, r3
 8000f30:	370c      	adds	r7, #12
 8000f32:	46bd      	mov	sp, r7
 8000f34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f38:	4770      	bx	lr
	...

08000f3c <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8000f3c:	b480      	push	{r7}
 8000f3e:	b09b      	sub	sp, #108	@ 0x6c
 8000f40:	af00      	add	r7, sp, #0
 8000f42:	6078      	str	r0, [r7, #4]
 8000f44:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000f46:	2300      	movs	r3, #0
 8000f48:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpOffsetShifted;
  __IO uint32_t wait_loop_index = 0U;
 8000f4c:	2300      	movs	r3, #0
 8000f4e:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(sConfig->Channel));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8000f50:	687b      	ldr	r3, [r7, #4]
 8000f52:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8000f56:	2b01      	cmp	r3, #1
 8000f58:	d101      	bne.n	8000f5e <HAL_ADC_ConfigChannel+0x22>
 8000f5a:	2302      	movs	r3, #2
 8000f5c:	e2a1      	b.n	80014a2 <HAL_ADC_ConfigChannel+0x566>
 8000f5e:	687b      	ldr	r3, [r7, #4]
 8000f60:	2201      	movs	r2, #1
 8000f62:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8000f66:	687b      	ldr	r3, [r7, #4]
 8000f68:	681b      	ldr	r3, [r3, #0]
 8000f6a:	689b      	ldr	r3, [r3, #8]
 8000f6c:	f003 0304 	and.w	r3, r3, #4
 8000f70:	2b00      	cmp	r3, #0
 8000f72:	f040 8285 	bne.w	8001480 <HAL_ADC_ConfigChannel+0x544>
  {
    /* Regular sequence configuration */
    /* For Rank 1 to 4U */
    if (sConfig->Rank < 5U)
 8000f76:	683b      	ldr	r3, [r7, #0]
 8000f78:	685b      	ldr	r3, [r3, #4]
 8000f7a:	2b04      	cmp	r3, #4
 8000f7c:	d81c      	bhi.n	8000fb8 <HAL_ADC_ConfigChannel+0x7c>
    {
      MODIFY_REG(hadc->Instance->SQR1,
 8000f7e:	687b      	ldr	r3, [r7, #4]
 8000f80:	681b      	ldr	r3, [r3, #0]
 8000f82:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8000f84:	683b      	ldr	r3, [r7, #0]
 8000f86:	685a      	ldr	r2, [r3, #4]
 8000f88:	4613      	mov	r3, r2
 8000f8a:	005b      	lsls	r3, r3, #1
 8000f8c:	4413      	add	r3, r2
 8000f8e:	005b      	lsls	r3, r3, #1
 8000f90:	461a      	mov	r2, r3
 8000f92:	231f      	movs	r3, #31
 8000f94:	4093      	lsls	r3, r2
 8000f96:	43db      	mvns	r3, r3
 8000f98:	4019      	ands	r1, r3
 8000f9a:	683b      	ldr	r3, [r7, #0]
 8000f9c:	6818      	ldr	r0, [r3, #0]
 8000f9e:	683b      	ldr	r3, [r7, #0]
 8000fa0:	685a      	ldr	r2, [r3, #4]
 8000fa2:	4613      	mov	r3, r2
 8000fa4:	005b      	lsls	r3, r3, #1
 8000fa6:	4413      	add	r3, r2
 8000fa8:	005b      	lsls	r3, r3, #1
 8000faa:	fa00 f203 	lsl.w	r2, r0, r3
 8000fae:	687b      	ldr	r3, [r7, #4]
 8000fb0:	681b      	ldr	r3, [r3, #0]
 8000fb2:	430a      	orrs	r2, r1
 8000fb4:	631a      	str	r2, [r3, #48]	@ 0x30
 8000fb6:	e063      	b.n	8001080 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR1_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR1_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 5 to 9U */
    else if (sConfig->Rank < 10U)
 8000fb8:	683b      	ldr	r3, [r7, #0]
 8000fba:	685b      	ldr	r3, [r3, #4]
 8000fbc:	2b09      	cmp	r3, #9
 8000fbe:	d81e      	bhi.n	8000ffe <HAL_ADC_ConfigChannel+0xc2>
    {
      MODIFY_REG(hadc->Instance->SQR2,
 8000fc0:	687b      	ldr	r3, [r7, #4]
 8000fc2:	681b      	ldr	r3, [r3, #0]
 8000fc4:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8000fc6:	683b      	ldr	r3, [r7, #0]
 8000fc8:	685a      	ldr	r2, [r3, #4]
 8000fca:	4613      	mov	r3, r2
 8000fcc:	005b      	lsls	r3, r3, #1
 8000fce:	4413      	add	r3, r2
 8000fd0:	005b      	lsls	r3, r3, #1
 8000fd2:	3b1e      	subs	r3, #30
 8000fd4:	221f      	movs	r2, #31
 8000fd6:	fa02 f303 	lsl.w	r3, r2, r3
 8000fda:	43db      	mvns	r3, r3
 8000fdc:	4019      	ands	r1, r3
 8000fde:	683b      	ldr	r3, [r7, #0]
 8000fe0:	6818      	ldr	r0, [r3, #0]
 8000fe2:	683b      	ldr	r3, [r7, #0]
 8000fe4:	685a      	ldr	r2, [r3, #4]
 8000fe6:	4613      	mov	r3, r2
 8000fe8:	005b      	lsls	r3, r3, #1
 8000fea:	4413      	add	r3, r2
 8000fec:	005b      	lsls	r3, r3, #1
 8000fee:	3b1e      	subs	r3, #30
 8000ff0:	fa00 f203 	lsl.w	r2, r0, r3
 8000ff4:	687b      	ldr	r3, [r7, #4]
 8000ff6:	681b      	ldr	r3, [r3, #0]
 8000ff8:	430a      	orrs	r2, r1
 8000ffa:	635a      	str	r2, [r3, #52]	@ 0x34
 8000ffc:	e040      	b.n	8001080 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR2_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 10 to 14U */
    else if (sConfig->Rank < 15U)
 8000ffe:	683b      	ldr	r3, [r7, #0]
 8001000:	685b      	ldr	r3, [r3, #4]
 8001002:	2b0e      	cmp	r3, #14
 8001004:	d81e      	bhi.n	8001044 <HAL_ADC_ConfigChannel+0x108>
    {
      MODIFY_REG(hadc->Instance->SQR3                        ,
 8001006:	687b      	ldr	r3, [r7, #4]
 8001008:	681b      	ldr	r3, [r3, #0]
 800100a:	6b99      	ldr	r1, [r3, #56]	@ 0x38
 800100c:	683b      	ldr	r3, [r7, #0]
 800100e:	685a      	ldr	r2, [r3, #4]
 8001010:	4613      	mov	r3, r2
 8001012:	005b      	lsls	r3, r3, #1
 8001014:	4413      	add	r3, r2
 8001016:	005b      	lsls	r3, r3, #1
 8001018:	3b3c      	subs	r3, #60	@ 0x3c
 800101a:	221f      	movs	r2, #31
 800101c:	fa02 f303 	lsl.w	r3, r2, r3
 8001020:	43db      	mvns	r3, r3
 8001022:	4019      	ands	r1, r3
 8001024:	683b      	ldr	r3, [r7, #0]
 8001026:	6818      	ldr	r0, [r3, #0]
 8001028:	683b      	ldr	r3, [r7, #0]
 800102a:	685a      	ldr	r2, [r3, #4]
 800102c:	4613      	mov	r3, r2
 800102e:	005b      	lsls	r3, r3, #1
 8001030:	4413      	add	r3, r2
 8001032:	005b      	lsls	r3, r3, #1
 8001034:	3b3c      	subs	r3, #60	@ 0x3c
 8001036:	fa00 f203 	lsl.w	r2, r0, r3
 800103a:	687b      	ldr	r3, [r7, #4]
 800103c:	681b      	ldr	r3, [r3, #0]
 800103e:	430a      	orrs	r2, r1
 8001040:	639a      	str	r2, [r3, #56]	@ 0x38
 8001042:	e01d      	b.n	8001080 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 15 to 16U */
    else
    {   
      MODIFY_REG(hadc->Instance->SQR4                        ,
 8001044:	687b      	ldr	r3, [r7, #4]
 8001046:	681b      	ldr	r3, [r3, #0]
 8001048:	6bd9      	ldr	r1, [r3, #60]	@ 0x3c
 800104a:	683b      	ldr	r3, [r7, #0]
 800104c:	685a      	ldr	r2, [r3, #4]
 800104e:	4613      	mov	r3, r2
 8001050:	005b      	lsls	r3, r3, #1
 8001052:	4413      	add	r3, r2
 8001054:	005b      	lsls	r3, r3, #1
 8001056:	3b5a      	subs	r3, #90	@ 0x5a
 8001058:	221f      	movs	r2, #31
 800105a:	fa02 f303 	lsl.w	r3, r2, r3
 800105e:	43db      	mvns	r3, r3
 8001060:	4019      	ands	r1, r3
 8001062:	683b      	ldr	r3, [r7, #0]
 8001064:	6818      	ldr	r0, [r3, #0]
 8001066:	683b      	ldr	r3, [r7, #0]
 8001068:	685a      	ldr	r2, [r3, #4]
 800106a:	4613      	mov	r3, r2
 800106c:	005b      	lsls	r3, r3, #1
 800106e:	4413      	add	r3, r2
 8001070:	005b      	lsls	r3, r3, #1
 8001072:	3b5a      	subs	r3, #90	@ 0x5a
 8001074:	fa00 f203 	lsl.w	r2, r0, r3
 8001078:	687b      	ldr	r3, [r7, #4]
 800107a:	681b      	ldr	r3, [r3, #0]
 800107c:	430a      	orrs	r2, r1
 800107e:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel sampling time                                                 */
  /*  - Channel offset                                                        */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 8001080:	687b      	ldr	r3, [r7, #4]
 8001082:	681b      	ldr	r3, [r3, #0]
 8001084:	689b      	ldr	r3, [r3, #8]
 8001086:	f003 030c 	and.w	r3, r3, #12
 800108a:	2b00      	cmp	r3, #0
 800108c:	f040 80e5 	bne.w	800125a <HAL_ADC_ConfigChannel+0x31e>
  {
    /* Channel sampling time configuration */
    /* For channels 10 to 18U */
    if (sConfig->Channel >= ADC_CHANNEL_10)
 8001090:	683b      	ldr	r3, [r7, #0]
 8001092:	681b      	ldr	r3, [r3, #0]
 8001094:	2b09      	cmp	r3, #9
 8001096:	d91c      	bls.n	80010d2 <HAL_ADC_ConfigChannel+0x196>
    {
      MODIFY_REG(hadc->Instance->SMPR2                             ,
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	681b      	ldr	r3, [r3, #0]
 800109c:	6999      	ldr	r1, [r3, #24]
 800109e:	683b      	ldr	r3, [r7, #0]
 80010a0:	681a      	ldr	r2, [r3, #0]
 80010a2:	4613      	mov	r3, r2
 80010a4:	005b      	lsls	r3, r3, #1
 80010a6:	4413      	add	r3, r2
 80010a8:	3b1e      	subs	r3, #30
 80010aa:	2207      	movs	r2, #7
 80010ac:	fa02 f303 	lsl.w	r3, r2, r3
 80010b0:	43db      	mvns	r3, r3
 80010b2:	4019      	ands	r1, r3
 80010b4:	683b      	ldr	r3, [r7, #0]
 80010b6:	6898      	ldr	r0, [r3, #8]
 80010b8:	683b      	ldr	r3, [r7, #0]
 80010ba:	681a      	ldr	r2, [r3, #0]
 80010bc:	4613      	mov	r3, r2
 80010be:	005b      	lsls	r3, r3, #1
 80010c0:	4413      	add	r3, r2
 80010c2:	3b1e      	subs	r3, #30
 80010c4:	fa00 f203 	lsl.w	r2, r0, r3
 80010c8:	687b      	ldr	r3, [r7, #4]
 80010ca:	681b      	ldr	r3, [r3, #0]
 80010cc:	430a      	orrs	r2, r1
 80010ce:	619a      	str	r2, [r3, #24]
 80010d0:	e019      	b.n	8001106 <HAL_ADC_ConfigChannel+0x1ca>
                 ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel)      ,
                 ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
    }
    else /* For channels 1 to 9U */
    {
      MODIFY_REG(hadc->Instance->SMPR1                             ,
 80010d2:	687b      	ldr	r3, [r7, #4]
 80010d4:	681b      	ldr	r3, [r3, #0]
 80010d6:	6959      	ldr	r1, [r3, #20]
 80010d8:	683b      	ldr	r3, [r7, #0]
 80010da:	681a      	ldr	r2, [r3, #0]
 80010dc:	4613      	mov	r3, r2
 80010de:	005b      	lsls	r3, r3, #1
 80010e0:	4413      	add	r3, r2
 80010e2:	2207      	movs	r2, #7
 80010e4:	fa02 f303 	lsl.w	r3, r2, r3
 80010e8:	43db      	mvns	r3, r3
 80010ea:	4019      	ands	r1, r3
 80010ec:	683b      	ldr	r3, [r7, #0]
 80010ee:	6898      	ldr	r0, [r3, #8]
 80010f0:	683b      	ldr	r3, [r7, #0]
 80010f2:	681a      	ldr	r2, [r3, #0]
 80010f4:	4613      	mov	r3, r2
 80010f6:	005b      	lsls	r3, r3, #1
 80010f8:	4413      	add	r3, r2
 80010fa:	fa00 f203 	lsl.w	r2, r0, r3
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	681b      	ldr	r3, [r3, #0]
 8001102:	430a      	orrs	r2, r1
 8001104:	615a      	str	r2, [r3, #20]
    /* Configure the offset: offset enable/disable, channel, offset value */

    /* Shift the offset in function of the selected ADC resolution. */
    /* Offset has to be left-aligned on bit 11U, the LSB (right bits) are set  */
    /* to 0.                                                                  */
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfig->Offset);
 8001106:	683b      	ldr	r3, [r7, #0]
 8001108:	695a      	ldr	r2, [r3, #20]
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	681b      	ldr	r3, [r3, #0]
 800110e:	68db      	ldr	r3, [r3, #12]
 8001110:	08db      	lsrs	r3, r3, #3
 8001112:	f003 0303 	and.w	r3, r3, #3
 8001116:	005b      	lsls	r3, r3, #1
 8001118:	fa02 f303 	lsl.w	r3, r2, r3
 800111c:	663b      	str	r3, [r7, #96]	@ 0x60
    
    /* Configure the selected offset register:                                */
    /* - Enable offset                                                        */
    /* - Set channel number                                                   */
    /* - Set offset value                                                     */
    switch (sConfig->OffsetNumber)
 800111e:	683b      	ldr	r3, [r7, #0]
 8001120:	691b      	ldr	r3, [r3, #16]
 8001122:	3b01      	subs	r3, #1
 8001124:	2b03      	cmp	r3, #3
 8001126:	d84f      	bhi.n	80011c8 <HAL_ADC_ConfigChannel+0x28c>
 8001128:	a201      	add	r2, pc, #4	@ (adr r2, 8001130 <HAL_ADC_ConfigChannel+0x1f4>)
 800112a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800112e:	bf00      	nop
 8001130:	08001141 	.word	0x08001141
 8001134:	08001163 	.word	0x08001163
 8001138:	08001185 	.word	0x08001185
 800113c:	080011a7 	.word	0x080011a7
    {
    case ADC_OFFSET_1:
      /* Configure offset register 1U */
      MODIFY_REG(hadc->Instance->OFR1               ,
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	681b      	ldr	r3, [r3, #0]
 8001144:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8001146:	4b9c      	ldr	r3, [pc, #624]	@ (80013b8 <HAL_ADC_ConfigChannel+0x47c>)
 8001148:	4013      	ands	r3, r2
 800114a:	683a      	ldr	r2, [r7, #0]
 800114c:	6812      	ldr	r2, [r2, #0]
 800114e:	0691      	lsls	r1, r2, #26
 8001150:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8001152:	430a      	orrs	r2, r1
 8001154:	431a      	orrs	r2, r3
 8001156:	687b      	ldr	r3, [r7, #4]
 8001158:	681b      	ldr	r3, [r3, #0]
 800115a:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 800115e:	661a      	str	r2, [r3, #96]	@ 0x60
                 ADC_OFR1_OFFSET1_CH |
                 ADC_OFR1_OFFSET1                   ,
                 ADC_OFR1_OFFSET1_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8001160:	e07b      	b.n	800125a <HAL_ADC_ConfigChannel+0x31e>
    
    case ADC_OFFSET_2:
      /* Configure offset register 2U */
      MODIFY_REG(hadc->Instance->OFR2               ,
 8001162:	687b      	ldr	r3, [r7, #4]
 8001164:	681b      	ldr	r3, [r3, #0]
 8001166:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8001168:	4b93      	ldr	r3, [pc, #588]	@ (80013b8 <HAL_ADC_ConfigChannel+0x47c>)
 800116a:	4013      	ands	r3, r2
 800116c:	683a      	ldr	r2, [r7, #0]
 800116e:	6812      	ldr	r2, [r2, #0]
 8001170:	0691      	lsls	r1, r2, #26
 8001172:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8001174:	430a      	orrs	r2, r1
 8001176:	431a      	orrs	r2, r3
 8001178:	687b      	ldr	r3, [r7, #4]
 800117a:	681b      	ldr	r3, [r3, #0]
 800117c:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 8001180:	665a      	str	r2, [r3, #100]	@ 0x64
                 ADC_OFR2_OFFSET2_CH |
                 ADC_OFR2_OFFSET2                   ,
                 ADC_OFR2_OFFSET2_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8001182:	e06a      	b.n	800125a <HAL_ADC_ConfigChannel+0x31e>
        
    case ADC_OFFSET_3:
      /* Configure offset register 3U */
      MODIFY_REG(hadc->Instance->OFR3               ,
 8001184:	687b      	ldr	r3, [r7, #4]
 8001186:	681b      	ldr	r3, [r3, #0]
 8001188:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 800118a:	4b8b      	ldr	r3, [pc, #556]	@ (80013b8 <HAL_ADC_ConfigChannel+0x47c>)
 800118c:	4013      	ands	r3, r2
 800118e:	683a      	ldr	r2, [r7, #0]
 8001190:	6812      	ldr	r2, [r2, #0]
 8001192:	0691      	lsls	r1, r2, #26
 8001194:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8001196:	430a      	orrs	r2, r1
 8001198:	431a      	orrs	r2, r3
 800119a:	687b      	ldr	r3, [r7, #4]
 800119c:	681b      	ldr	r3, [r3, #0]
 800119e:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 80011a2:	669a      	str	r2, [r3, #104]	@ 0x68
                 ADC_OFR3_OFFSET3_CH |
                 ADC_OFR3_OFFSET3                   ,
                 ADC_OFR3_OFFSET3_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 80011a4:	e059      	b.n	800125a <HAL_ADC_ConfigChannel+0x31e>
    
    case ADC_OFFSET_4:
      /* Configure offset register 4U */
      MODIFY_REG(hadc->Instance->OFR4               ,
 80011a6:	687b      	ldr	r3, [r7, #4]
 80011a8:	681b      	ldr	r3, [r3, #0]
 80011aa:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 80011ac:	4b82      	ldr	r3, [pc, #520]	@ (80013b8 <HAL_ADC_ConfigChannel+0x47c>)
 80011ae:	4013      	ands	r3, r2
 80011b0:	683a      	ldr	r2, [r7, #0]
 80011b2:	6812      	ldr	r2, [r2, #0]
 80011b4:	0691      	lsls	r1, r2, #26
 80011b6:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80011b8:	430a      	orrs	r2, r1
 80011ba:	431a      	orrs	r2, r3
 80011bc:	687b      	ldr	r3, [r7, #4]
 80011be:	681b      	ldr	r3, [r3, #0]
 80011c0:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 80011c4:	66da      	str	r2, [r3, #108]	@ 0x6c
                 ADC_OFR4_OFFSET4_CH |
                 ADC_OFR4_OFFSET4                   ,
                 ADC_OFR4_OFFSET4_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 80011c6:	e048      	b.n	800125a <HAL_ADC_ConfigChannel+0x31e>
    
    /* Case ADC_OFFSET_NONE */
    default :
    /* Scan OFR1, OFR2, OFR3, OFR4 to check if the selected channel is        */
    /* enabled. If this is the case, offset OFRx is disabled.                 */
      if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	681b      	ldr	r3, [r3, #0]
 80011cc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80011ce:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80011d2:	683b      	ldr	r3, [r7, #0]
 80011d4:	681b      	ldr	r3, [r3, #0]
 80011d6:	069b      	lsls	r3, r3, #26
 80011d8:	429a      	cmp	r2, r3
 80011da:	d107      	bne.n	80011ec <HAL_ADC_ConfigChannel+0x2b0>
      {
        /* Disable offset OFR1*/
        CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_OFFSET1_EN);
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	681b      	ldr	r3, [r3, #0]
 80011e0:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80011e2:	687b      	ldr	r3, [r7, #4]
 80011e4:	681b      	ldr	r3, [r3, #0]
 80011e6:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 80011ea:	661a      	str	r2, [r3, #96]	@ 0x60
      }
      if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	681b      	ldr	r3, [r3, #0]
 80011f0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80011f2:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80011f6:	683b      	ldr	r3, [r7, #0]
 80011f8:	681b      	ldr	r3, [r3, #0]
 80011fa:	069b      	lsls	r3, r3, #26
 80011fc:	429a      	cmp	r2, r3
 80011fe:	d107      	bne.n	8001210 <HAL_ADC_ConfigChannel+0x2d4>
      {
        /* Disable offset OFR2*/
        CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_OFFSET2_EN); 
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	681b      	ldr	r3, [r3, #0]
 8001204:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8001206:	687b      	ldr	r3, [r7, #4]
 8001208:	681b      	ldr	r3, [r3, #0]
 800120a:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 800120e:	665a      	str	r2, [r3, #100]	@ 0x64
      }
      if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8001210:	687b      	ldr	r3, [r7, #4]
 8001212:	681b      	ldr	r3, [r3, #0]
 8001214:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8001216:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800121a:	683b      	ldr	r3, [r7, #0]
 800121c:	681b      	ldr	r3, [r3, #0]
 800121e:	069b      	lsls	r3, r3, #26
 8001220:	429a      	cmp	r2, r3
 8001222:	d107      	bne.n	8001234 <HAL_ADC_ConfigChannel+0x2f8>
      {
        /* Disable offset OFR3*/
        CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_OFFSET3_EN);
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	681b      	ldr	r3, [r3, #0]
 8001228:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 800122a:	687b      	ldr	r3, [r7, #4]
 800122c:	681b      	ldr	r3, [r3, #0]
 800122e:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8001232:	669a      	str	r2, [r3, #104]	@ 0x68
      }
      if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8001234:	687b      	ldr	r3, [r7, #4]
 8001236:	681b      	ldr	r3, [r3, #0]
 8001238:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800123a:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800123e:	683b      	ldr	r3, [r7, #0]
 8001240:	681b      	ldr	r3, [r3, #0]
 8001242:	069b      	lsls	r3, r3, #26
 8001244:	429a      	cmp	r2, r3
 8001246:	d107      	bne.n	8001258 <HAL_ADC_ConfigChannel+0x31c>
      {
        /* Disable offset OFR4*/
        CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_OFFSET4_EN);
 8001248:	687b      	ldr	r3, [r7, #4]
 800124a:	681b      	ldr	r3, [r3, #0]
 800124c:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	681b      	ldr	r3, [r3, #0]
 8001252:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8001256:	66da      	str	r2, [r3, #108]	@ 0x6c
      }
      break;
 8001258:	bf00      	nop

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated only when ADC is disabled:                */
  /*  - Single or differential mode                                           */
  /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
  if (ADC_IS_ENABLE(hadc) == RESET)
 800125a:	687b      	ldr	r3, [r7, #4]
 800125c:	681b      	ldr	r3, [r3, #0]
 800125e:	689b      	ldr	r3, [r3, #8]
 8001260:	f003 0303 	and.w	r3, r3, #3
 8001264:	2b01      	cmp	r3, #1
 8001266:	d108      	bne.n	800127a <HAL_ADC_ConfigChannel+0x33e>
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	681b      	ldr	r3, [r3, #0]
 800126c:	681b      	ldr	r3, [r3, #0]
 800126e:	f003 0301 	and.w	r3, r3, #1
 8001272:	2b01      	cmp	r3, #1
 8001274:	d101      	bne.n	800127a <HAL_ADC_ConfigChannel+0x33e>
 8001276:	2301      	movs	r3, #1
 8001278:	e000      	b.n	800127c <HAL_ADC_ConfigChannel+0x340>
 800127a:	2300      	movs	r3, #0
 800127c:	2b00      	cmp	r3, #0
 800127e:	f040 810a 	bne.w	8001496 <HAL_ADC_ConfigChannel+0x55a>
  {
    /* Configuration of differential mode */
    if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 8001282:	683b      	ldr	r3, [r7, #0]
 8001284:	68db      	ldr	r3, [r3, #12]
 8001286:	2b01      	cmp	r3, #1
 8001288:	d00f      	beq.n	80012aa <HAL_ADC_ConfigChannel+0x36e>
    {
      /* Disable differential mode (default mode: single-ended) */
      CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 800128a:	687b      	ldr	r3, [r7, #4]
 800128c:	681b      	ldr	r3, [r3, #0]
 800128e:	f8d3 10b0 	ldr.w	r1, [r3, #176]	@ 0xb0
 8001292:	683b      	ldr	r3, [r7, #0]
 8001294:	681b      	ldr	r3, [r3, #0]
 8001296:	2201      	movs	r2, #1
 8001298:	fa02 f303 	lsl.w	r3, r2, r3
 800129c:	43da      	mvns	r2, r3
 800129e:	687b      	ldr	r3, [r7, #4]
 80012a0:	681b      	ldr	r3, [r3, #0]
 80012a2:	400a      	ands	r2, r1
 80012a4:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
 80012a8:	e049      	b.n	800133e <HAL_ADC_ConfigChannel+0x402>
    }
    else
    {
      /* Enable differential mode */
      SET_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 80012aa:	687b      	ldr	r3, [r7, #4]
 80012ac:	681b      	ldr	r3, [r3, #0]
 80012ae:	f8d3 10b0 	ldr.w	r1, [r3, #176]	@ 0xb0
 80012b2:	683b      	ldr	r3, [r7, #0]
 80012b4:	681b      	ldr	r3, [r3, #0]
 80012b6:	2201      	movs	r2, #1
 80012b8:	409a      	lsls	r2, r3
 80012ba:	687b      	ldr	r3, [r7, #4]
 80012bc:	681b      	ldr	r3, [r3, #0]
 80012be:	430a      	orrs	r2, r1
 80012c0:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
      
      /* Channel sampling time configuration (channel ADC_INx +1              */
      /* corresponding to differential negative input).                       */
      /* For channels 10 to 18U */
      if (sConfig->Channel >= ADC_CHANNEL_10)
 80012c4:	683b      	ldr	r3, [r7, #0]
 80012c6:	681b      	ldr	r3, [r3, #0]
 80012c8:	2b09      	cmp	r3, #9
 80012ca:	d91c      	bls.n	8001306 <HAL_ADC_ConfigChannel+0x3ca>
      {
        MODIFY_REG(hadc->Instance->SMPR2,
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	681b      	ldr	r3, [r3, #0]
 80012d0:	6999      	ldr	r1, [r3, #24]
 80012d2:	683b      	ldr	r3, [r7, #0]
 80012d4:	681a      	ldr	r2, [r3, #0]
 80012d6:	4613      	mov	r3, r2
 80012d8:	005b      	lsls	r3, r3, #1
 80012da:	4413      	add	r3, r2
 80012dc:	3b1b      	subs	r3, #27
 80012de:	2207      	movs	r2, #7
 80012e0:	fa02 f303 	lsl.w	r3, r2, r3
 80012e4:	43db      	mvns	r3, r3
 80012e6:	4019      	ands	r1, r3
 80012e8:	683b      	ldr	r3, [r7, #0]
 80012ea:	6898      	ldr	r0, [r3, #8]
 80012ec:	683b      	ldr	r3, [r7, #0]
 80012ee:	681a      	ldr	r2, [r3, #0]
 80012f0:	4613      	mov	r3, r2
 80012f2:	005b      	lsls	r3, r3, #1
 80012f4:	4413      	add	r3, r2
 80012f6:	3b1b      	subs	r3, #27
 80012f8:	fa00 f203 	lsl.w	r2, r0, r3
 80012fc:	687b      	ldr	r3, [r7, #4]
 80012fe:	681b      	ldr	r3, [r3, #0]
 8001300:	430a      	orrs	r2, r1
 8001302:	619a      	str	r2, [r3, #24]
 8001304:	e01b      	b.n	800133e <HAL_ADC_ConfigChannel+0x402>
                   ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel +1U)      ,
                   ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel +1U) );
      }
      else /* For channels 1 to 9U */
      {
        MODIFY_REG(hadc->Instance->SMPR1,
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	681b      	ldr	r3, [r3, #0]
 800130a:	6959      	ldr	r1, [r3, #20]
 800130c:	683b      	ldr	r3, [r7, #0]
 800130e:	681b      	ldr	r3, [r3, #0]
 8001310:	1c5a      	adds	r2, r3, #1
 8001312:	4613      	mov	r3, r2
 8001314:	005b      	lsls	r3, r3, #1
 8001316:	4413      	add	r3, r2
 8001318:	2207      	movs	r2, #7
 800131a:	fa02 f303 	lsl.w	r3, r2, r3
 800131e:	43db      	mvns	r3, r3
 8001320:	4019      	ands	r1, r3
 8001322:	683b      	ldr	r3, [r7, #0]
 8001324:	6898      	ldr	r0, [r3, #8]
 8001326:	683b      	ldr	r3, [r7, #0]
 8001328:	681b      	ldr	r3, [r3, #0]
 800132a:	1c5a      	adds	r2, r3, #1
 800132c:	4613      	mov	r3, r2
 800132e:	005b      	lsls	r3, r3, #1
 8001330:	4413      	add	r3, r2
 8001332:	fa00 f203 	lsl.w	r2, r0, r3
 8001336:	687b      	ldr	r3, [r7, #4]
 8001338:	681b      	ldr	r3, [r3, #0]
 800133a:	430a      	orrs	r2, r1
 800133c:	615a      	str	r2, [r3, #20]
       
    /* Configuration of common ADC parameters                                 */
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800133e:	4b1f      	ldr	r3, [pc, #124]	@ (80013bc <HAL_ADC_ConfigChannel+0x480>)
 8001340:	65fb      	str	r3, [r7, #92]	@ 0x5c
  
    /* If the requested internal measurement path has already been enabled,   */
    /* bypass the configuration processing.                                   */
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8001342:	683b      	ldr	r3, [r7, #0]
 8001344:	681b      	ldr	r3, [r3, #0]
 8001346:	2b10      	cmp	r3, #16
 8001348:	d105      	bne.n	8001356 <HAL_ADC_ConfigChannel+0x41a>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 800134a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800134c:	689b      	ldr	r3, [r3, #8]
 800134e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8001352:	2b00      	cmp	r3, #0
 8001354:	d015      	beq.n	8001382 <HAL_ADC_ConfigChannel+0x446>
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 8001356:	683b      	ldr	r3, [r7, #0]
 8001358:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 800135a:	2b11      	cmp	r3, #17
 800135c:	d105      	bne.n	800136a <HAL_ADC_ConfigChannel+0x42e>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 800135e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001360:	689b      	ldr	r3, [r3, #8]
 8001362:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 8001366:	2b00      	cmp	r3, #0
 8001368:	d00b      	beq.n	8001382 <HAL_ADC_ConfigChannel+0x446>
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 800136a:	683b      	ldr	r3, [r7, #0]
 800136c:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 800136e:	2b12      	cmp	r3, #18
 8001370:	f040 8091 	bne.w	8001496 <HAL_ADC_ConfigChannel+0x55a>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VREFEN)))
 8001374:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001376:	689b      	ldr	r3, [r3, #8]
 8001378:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 800137c:	2b00      	cmp	r3, #0
 800137e:	f040 808a 	bne.w	8001496 <HAL_ADC_ConfigChannel+0x55a>
       )
    {
      /* Configuration of common ADC parameters (continuation)                */
      /* Set handle of the other ADC sharing the same common register         */
      ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	681b      	ldr	r3, [r3, #0]
 8001386:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800138a:	d102      	bne.n	8001392 <HAL_ADC_ConfigChannel+0x456>
 800138c:	4b0c      	ldr	r3, [pc, #48]	@ (80013c0 <HAL_ADC_ConfigChannel+0x484>)
 800138e:	60fb      	str	r3, [r7, #12]
 8001390:	e002      	b.n	8001398 <HAL_ADC_ConfigChannel+0x45c>
 8001392:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8001396:	60fb      	str	r3, [r7, #12]
      
      /* Software is allowed to change common parameters only when all ADCs   */
      /* of the common group are disabled.                                    */
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	681b      	ldr	r3, [r3, #0]
 800139c:	689b      	ldr	r3, [r3, #8]
 800139e:	f003 0303 	and.w	r3, r3, #3
 80013a2:	2b01      	cmp	r3, #1
 80013a4:	d10e      	bne.n	80013c4 <HAL_ADC_ConfigChannel+0x488>
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	681b      	ldr	r3, [r3, #0]
 80013aa:	681b      	ldr	r3, [r3, #0]
 80013ac:	f003 0301 	and.w	r3, r3, #1
 80013b0:	2b01      	cmp	r3, #1
 80013b2:	d107      	bne.n	80013c4 <HAL_ADC_ConfigChannel+0x488>
 80013b4:	2301      	movs	r3, #1
 80013b6:	e006      	b.n	80013c6 <HAL_ADC_ConfigChannel+0x48a>
 80013b8:	83fff000 	.word	0x83fff000
 80013bc:	50000300 	.word	0x50000300
 80013c0:	50000100 	.word	0x50000100
 80013c4:	2300      	movs	r3, #0
 80013c6:	2b00      	cmp	r3, #0
 80013c8:	d150      	bne.n	800146c <HAL_ADC_ConfigChannel+0x530>
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 80013ca:	68fb      	ldr	r3, [r7, #12]
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 80013cc:	2b00      	cmp	r3, #0
 80013ce:	d010      	beq.n	80013f2 <HAL_ADC_ConfigChannel+0x4b6>
            (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 80013d0:	68fb      	ldr	r3, [r7, #12]
 80013d2:	689b      	ldr	r3, [r3, #8]
 80013d4:	f003 0303 	and.w	r3, r3, #3
 80013d8:	2b01      	cmp	r3, #1
 80013da:	d107      	bne.n	80013ec <HAL_ADC_ConfigChannel+0x4b0>
 80013dc:	68fb      	ldr	r3, [r7, #12]
 80013de:	681b      	ldr	r3, [r3, #0]
 80013e0:	f003 0301 	and.w	r3, r3, #1
 80013e4:	2b01      	cmp	r3, #1
 80013e6:	d101      	bne.n	80013ec <HAL_ADC_ConfigChannel+0x4b0>
 80013e8:	2301      	movs	r3, #1
 80013ea:	e000      	b.n	80013ee <HAL_ADC_ConfigChannel+0x4b2>
 80013ec:	2300      	movs	r3, #0
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 80013ee:	2b00      	cmp	r3, #0
 80013f0:	d13c      	bne.n	800146c <HAL_ADC_ConfigChannel+0x530>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path    */
        /* Note: Temp. sensor internal channels available on ADC1 only        */
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 80013f2:	683b      	ldr	r3, [r7, #0]
 80013f4:	681b      	ldr	r3, [r3, #0]
 80013f6:	2b10      	cmp	r3, #16
 80013f8:	d11d      	bne.n	8001436 <HAL_ADC_ConfigChannel+0x4fa>
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	681b      	ldr	r3, [r3, #0]
 80013fe:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001402:	d118      	bne.n	8001436 <HAL_ADC_ConfigChannel+0x4fa>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_TSEN);
 8001404:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001406:	689b      	ldr	r3, [r3, #8]
 8001408:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 800140c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800140e:	609a      	str	r2, [r3, #8]
          
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001410:	4b27      	ldr	r3, [pc, #156]	@ (80014b0 <HAL_ADC_ConfigChannel+0x574>)
 8001412:	681b      	ldr	r3, [r3, #0]
 8001414:	4a27      	ldr	r2, [pc, #156]	@ (80014b4 <HAL_ADC_ConfigChannel+0x578>)
 8001416:	fba2 2303 	umull	r2, r3, r2, r3
 800141a:	0c9a      	lsrs	r2, r3, #18
 800141c:	4613      	mov	r3, r2
 800141e:	009b      	lsls	r3, r3, #2
 8001420:	4413      	add	r3, r2
 8001422:	005b      	lsls	r3, r3, #1
 8001424:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001426:	e002      	b.n	800142e <HAL_ADC_ConfigChannel+0x4f2>
          {
            wait_loop_index--;
 8001428:	68bb      	ldr	r3, [r7, #8]
 800142a:	3b01      	subs	r3, #1
 800142c:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800142e:	68bb      	ldr	r3, [r7, #8]
 8001430:	2b00      	cmp	r3, #0
 8001432:	d1f9      	bne.n	8001428 <HAL_ADC_ConfigChannel+0x4ec>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8001434:	e02e      	b.n	8001494 <HAL_ADC_ConfigChannel+0x558>
          }
        }
        /* If Channel_17 is selected, enable VBAT measurement path            */
        /* Note: VBAT internal channels available on ADC1 only                */
        else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && (hadc->Instance == ADC1))
 8001436:	683b      	ldr	r3, [r7, #0]
 8001438:	681b      	ldr	r3, [r3, #0]
 800143a:	2b11      	cmp	r3, #17
 800143c:	d10b      	bne.n	8001456 <HAL_ADC_ConfigChannel+0x51a>
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	681b      	ldr	r3, [r3, #0]
 8001442:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001446:	d106      	bne.n	8001456 <HAL_ADC_ConfigChannel+0x51a>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VBATEN);
 8001448:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800144a:	689b      	ldr	r3, [r3, #8]
 800144c:	f043 7280 	orr.w	r2, r3, #16777216	@ 0x1000000
 8001450:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001452:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8001454:	e01e      	b.n	8001494 <HAL_ADC_ConfigChannel+0x558>
        }
        /* If Channel_18 is selected, enable VREFINT measurement path         */
        /* Note: VrefInt internal channels available on all ADCs, but only    */
        /*       one ADC is allowed to be connected to VrefInt at the same    */
        /*       time.                                                        */
        else if (sConfig->Channel == ADC_CHANNEL_VREFINT)
 8001456:	683b      	ldr	r3, [r7, #0]
 8001458:	681b      	ldr	r3, [r3, #0]
 800145a:	2b12      	cmp	r3, #18
 800145c:	d11a      	bne.n	8001494 <HAL_ADC_ConfigChannel+0x558>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VREFEN);
 800145e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001460:	689b      	ldr	r3, [r3, #8]
 8001462:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8001466:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001468:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 800146a:	e013      	b.n	8001494 <HAL_ADC_ConfigChannel+0x558>
      /* enabled and other ADC of the common group are enabled, internal      */
      /* measurement paths cannot be enabled.                                 */
      else  
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001470:	f043 0220 	orr.w	r2, r3, #32
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	641a      	str	r2, [r3, #64]	@ 0x40
        
        tmp_hal_status = HAL_ERROR;
 8001478:	2301      	movs	r3, #1
 800147a:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 800147e:	e00a      	b.n	8001496 <HAL_ADC_ConfigChannel+0x55a>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001484:	f043 0220 	orr.w	r2, r3, #32
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	641a      	str	r2, [r3, #64]	@ 0x40
    
    tmp_hal_status = HAL_ERROR;
 800148c:	2301      	movs	r3, #1
 800148e:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 8001492:	e000      	b.n	8001496 <HAL_ADC_ConfigChannel+0x55a>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8001494:	bf00      	nop
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	2200      	movs	r2, #0
 800149a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 800149e:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
}
 80014a2:	4618      	mov	r0, r3
 80014a4:	376c      	adds	r7, #108	@ 0x6c
 80014a6:	46bd      	mov	sp, r7
 80014a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ac:	4770      	bx	lr
 80014ae:	bf00      	nop
 80014b0:	20000000 	.word	0x20000000
 80014b4:	431bde83 	.word	0x431bde83

080014b8 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param  hadc ADC handle
  * @param  multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef* hadc, ADC_MultiModeTypeDef* multimode)
{
 80014b8:	b480      	push	{r7}
 80014ba:	b099      	sub	sp, #100	@ 0x64
 80014bc:	af00      	add	r7, sp, #0
 80014be:	6078      	str	r0, [r7, #4]
 80014c0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80014c2:	2300      	movs	r3, #0
 80014c4:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
    assert_param(IS_ADC_DMA_ACCESS_MODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }
  
  /* Set handle of the other ADC sharing the same common register             */
  ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	681b      	ldr	r3, [r3, #0]
 80014cc:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80014d0:	d102      	bne.n	80014d8 <HAL_ADCEx_MultiModeConfigChannel+0x20>
 80014d2:	4b5a      	ldr	r3, [pc, #360]	@ (800163c <HAL_ADCEx_MultiModeConfigChannel+0x184>)
 80014d4:	60bb      	str	r3, [r7, #8]
 80014d6:	e002      	b.n	80014de <HAL_ADCEx_MultiModeConfigChannel+0x26>
 80014d8:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 80014dc:	60bb      	str	r3, [r7, #8]
  if (tmphadcSharingSameCommonRegister.Instance == NULL)
 80014de:	68bb      	ldr	r3, [r7, #8]
 80014e0:	2b00      	cmp	r3, #0
 80014e2:	d101      	bne.n	80014e8 <HAL_ADCEx_MultiModeConfigChannel+0x30>
  {
    /* Return function status */
    return HAL_ERROR;
 80014e4:	2301      	movs	r3, #1
 80014e6:	e0a2      	b.n	800162e <HAL_ADCEx_MultiModeConfigChannel+0x176>
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80014ee:	2b01      	cmp	r3, #1
 80014f0:	d101      	bne.n	80014f6 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 80014f2:	2302      	movs	r3, #2
 80014f4:	e09b      	b.n	800162e <HAL_ADCEx_MultiModeConfigChannel+0x176>
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	2201      	movs	r2, #1
 80014fa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  if ( (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET) 
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	681b      	ldr	r3, [r3, #0]
 8001502:	689b      	ldr	r3, [r3, #8]
 8001504:	f003 0304 	and.w	r3, r3, #4
 8001508:	2b00      	cmp	r3, #0
 800150a:	d17f      	bne.n	800160c <HAL_ADCEx_MultiModeConfigChannel+0x154>
    && (ADC_IS_CONVERSION_ONGOING_REGULAR(&tmphadcSharingSameCommonRegister) == RESET) )
 800150c:	68bb      	ldr	r3, [r7, #8]
 800150e:	689b      	ldr	r3, [r3, #8]
 8001510:	f003 0304 	and.w	r3, r3, #4
 8001514:	2b00      	cmp	r3, #0
 8001516:	d179      	bne.n	800160c <HAL_ADCEx_MultiModeConfigChannel+0x154>
  {
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may have up to 4 ADC and 2 common */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001518:	4b49      	ldr	r3, [pc, #292]	@ (8001640 <HAL_ADCEx_MultiModeConfigChannel+0x188>)
 800151a:	65bb      	str	r3, [r7, #88]	@ 0x58
    
    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 800151c:	683b      	ldr	r3, [r7, #0]
 800151e:	681b      	ldr	r3, [r3, #0]
 8001520:	2b00      	cmp	r3, #0
 8001522:	d040      	beq.n	80015a6 <HAL_ADCEx_MultiModeConfigChannel+0xee>
    {
      /* Configuration of ADC common group ADC1&ADC2, ADC3&ADC4 if available    */
      /* (ADC2, ADC3, ADC4 availability depends on STM32 product)               */
      /*  - DMA access mode                                                     */
      MODIFY_REG(tmpADC_Common->CCR                                          ,
 8001524:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001526:	689b      	ldr	r3, [r3, #8]
 8001528:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800152c:	683b      	ldr	r3, [r7, #0]
 800152e:	6859      	ldr	r1, [r3, #4]
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8001536:	035b      	lsls	r3, r3, #13
 8001538:	430b      	orrs	r3, r1
 800153a:	431a      	orrs	r2, r3
 800153c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800153e:	609a      	str	r2, [r3, #8]
      /*       parameters, their setting is bypassed without error reporting    */
      /*       (as it can be the expected behaviour in case of intended action  */
      /*       to update parameter above (which fulfills the ADC state          */
      /*       condition: no conversion on going on group regular)              */
      /*       on the fly).                                                     */
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	681b      	ldr	r3, [r3, #0]
 8001544:	689b      	ldr	r3, [r3, #8]
 8001546:	f003 0303 	and.w	r3, r3, #3
 800154a:	2b01      	cmp	r3, #1
 800154c:	d108      	bne.n	8001560 <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	681b      	ldr	r3, [r3, #0]
 8001552:	681b      	ldr	r3, [r3, #0]
 8001554:	f003 0301 	and.w	r3, r3, #1
 8001558:	2b01      	cmp	r3, #1
 800155a:	d101      	bne.n	8001560 <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 800155c:	2301      	movs	r3, #1
 800155e:	e000      	b.n	8001562 <HAL_ADCEx_MultiModeConfigChannel+0xaa>
 8001560:	2300      	movs	r3, #0
 8001562:	2b00      	cmp	r3, #0
 8001564:	d15c      	bne.n	8001620 <HAL_ADCEx_MultiModeConfigChannel+0x168>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 8001566:	68bb      	ldr	r3, [r7, #8]
 8001568:	689b      	ldr	r3, [r3, #8]
 800156a:	f003 0303 	and.w	r3, r3, #3
 800156e:	2b01      	cmp	r3, #1
 8001570:	d107      	bne.n	8001582 <HAL_ADCEx_MultiModeConfigChannel+0xca>
 8001572:	68bb      	ldr	r3, [r7, #8]
 8001574:	681b      	ldr	r3, [r3, #0]
 8001576:	f003 0301 	and.w	r3, r3, #1
 800157a:	2b01      	cmp	r3, #1
 800157c:	d101      	bne.n	8001582 <HAL_ADCEx_MultiModeConfigChannel+0xca>
 800157e:	2301      	movs	r3, #1
 8001580:	e000      	b.n	8001584 <HAL_ADCEx_MultiModeConfigChannel+0xcc>
 8001582:	2300      	movs	r3, #0
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8001584:	2b00      	cmp	r3, #0
 8001586:	d14b      	bne.n	8001620 <HAL_ADCEx_MultiModeConfigChannel+0x168>
      {
        MODIFY_REG(tmpADC_Common->CCR                                          ,
 8001588:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800158a:	689b      	ldr	r3, [r3, #8]
 800158c:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8001590:	f023 030f 	bic.w	r3, r3, #15
 8001594:	683a      	ldr	r2, [r7, #0]
 8001596:	6811      	ldr	r1, [r2, #0]
 8001598:	683a      	ldr	r2, [r7, #0]
 800159a:	6892      	ldr	r2, [r2, #8]
 800159c:	430a      	orrs	r2, r1
 800159e:	431a      	orrs	r2, r3
 80015a0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80015a2:	609a      	str	r2, [r3, #8]
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 80015a4:	e03c      	b.n	8001620 <HAL_ADCEx_MultiModeConfigChannel+0x168>
                   multimode->TwoSamplingDelay                                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 80015a6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80015a8:	689b      	ldr	r3, [r3, #8]
 80015aa:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80015ae:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80015b0:	609a      	str	r2, [r3, #8]
      
      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	681b      	ldr	r3, [r3, #0]
 80015b6:	689b      	ldr	r3, [r3, #8]
 80015b8:	f003 0303 	and.w	r3, r3, #3
 80015bc:	2b01      	cmp	r3, #1
 80015be:	d108      	bne.n	80015d2 <HAL_ADCEx_MultiModeConfigChannel+0x11a>
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	681b      	ldr	r3, [r3, #0]
 80015c4:	681b      	ldr	r3, [r3, #0]
 80015c6:	f003 0301 	and.w	r3, r3, #1
 80015ca:	2b01      	cmp	r3, #1
 80015cc:	d101      	bne.n	80015d2 <HAL_ADCEx_MultiModeConfigChannel+0x11a>
 80015ce:	2301      	movs	r3, #1
 80015d0:	e000      	b.n	80015d4 <HAL_ADCEx_MultiModeConfigChannel+0x11c>
 80015d2:	2300      	movs	r3, #0
 80015d4:	2b00      	cmp	r3, #0
 80015d6:	d123      	bne.n	8001620 <HAL_ADCEx_MultiModeConfigChannel+0x168>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 80015d8:	68bb      	ldr	r3, [r7, #8]
 80015da:	689b      	ldr	r3, [r3, #8]
 80015dc:	f003 0303 	and.w	r3, r3, #3
 80015e0:	2b01      	cmp	r3, #1
 80015e2:	d107      	bne.n	80015f4 <HAL_ADCEx_MultiModeConfigChannel+0x13c>
 80015e4:	68bb      	ldr	r3, [r7, #8]
 80015e6:	681b      	ldr	r3, [r3, #0]
 80015e8:	f003 0301 	and.w	r3, r3, #1
 80015ec:	2b01      	cmp	r3, #1
 80015ee:	d101      	bne.n	80015f4 <HAL_ADCEx_MultiModeConfigChannel+0x13c>
 80015f0:	2301      	movs	r3, #1
 80015f2:	e000      	b.n	80015f6 <HAL_ADCEx_MultiModeConfigChannel+0x13e>
 80015f4:	2300      	movs	r3, #0
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 80015f6:	2b00      	cmp	r3, #0
 80015f8:	d112      	bne.n	8001620 <HAL_ADCEx_MultiModeConfigChannel+0x168>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MULTI | ADC_CCR_DELAY);
 80015fa:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80015fc:	689b      	ldr	r3, [r3, #8]
 80015fe:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8001602:	f023 030f 	bic.w	r3, r3, #15
 8001606:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8001608:	6093      	str	r3, [r2, #8]
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 800160a:	e009      	b.n	8001620 <HAL_ADCEx_MultiModeConfigChannel+0x168>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001610:	f043 0220 	orr.w	r2, r3, #32
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	641a      	str	r2, [r3, #64]	@ 0x40
    
    tmp_hal_status = HAL_ERROR;
 8001618:	2301      	movs	r3, #1
 800161a:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 800161e:	e000      	b.n	8001622 <HAL_ADCEx_MultiModeConfigChannel+0x16a>
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8001620:	bf00      	nop
  }
    
    
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	2200      	movs	r2, #0
 8001626:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 800162a:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
} 
 800162e:	4618      	mov	r0, r3
 8001630:	3764      	adds	r7, #100	@ 0x64
 8001632:	46bd      	mov	sp, r7
 8001634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001638:	4770      	bx	lr
 800163a:	bf00      	nop
 800163c:	50000100 	.word	0x50000100
 8001640:	50000300 	.word	0x50000300

08001644 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8001644:	b580      	push	{r7, lr}
 8001646:	b084      	sub	sp, #16
 8001648:	af00      	add	r7, sp, #0
 800164a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800164c:	2300      	movs	r3, #0
 800164e:	60fb      	str	r3, [r7, #12]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	681b      	ldr	r3, [r3, #0]
 8001654:	689b      	ldr	r3, [r3, #8]
 8001656:	f003 0303 	and.w	r3, r3, #3
 800165a:	2b01      	cmp	r3, #1
 800165c:	d108      	bne.n	8001670 <ADC_Enable+0x2c>
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	681b      	ldr	r3, [r3, #0]
 8001662:	681b      	ldr	r3, [r3, #0]
 8001664:	f003 0301 	and.w	r3, r3, #1
 8001668:	2b01      	cmp	r3, #1
 800166a:	d101      	bne.n	8001670 <ADC_Enable+0x2c>
 800166c:	2301      	movs	r3, #1
 800166e:	e000      	b.n	8001672 <ADC_Enable+0x2e>
 8001670:	2300      	movs	r3, #0
 8001672:	2b00      	cmp	r3, #0
 8001674:	d143      	bne.n	80016fe <ADC_Enable+0xba>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	681b      	ldr	r3, [r3, #0]
 800167a:	689a      	ldr	r2, [r3, #8]
 800167c:	4b22      	ldr	r3, [pc, #136]	@ (8001708 <ADC_Enable+0xc4>)
 800167e:	4013      	ands	r3, r2
 8001680:	2b00      	cmp	r3, #0
 8001682:	d00d      	beq.n	80016a0 <ADC_Enable+0x5c>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001688:	f043 0210 	orr.w	r2, r3, #16
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	641a      	str	r2, [r3, #64]	@ 0x40
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001694:	f043 0201 	orr.w	r2, r3, #1
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	645a      	str	r2, [r3, #68]	@ 0x44
      
      return HAL_ERROR;
 800169c:	2301      	movs	r3, #1
 800169e:	e02f      	b.n	8001700 <ADC_Enable+0xbc>
    }
    
    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	681b      	ldr	r3, [r3, #0]
 80016a4:	689a      	ldr	r2, [r3, #8]
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	681b      	ldr	r3, [r3, #0]
 80016aa:	f042 0201 	orr.w	r2, r2, #1
 80016ae:	609a      	str	r2, [r3, #8]
    
    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();  
 80016b0:	f7ff f8f0 	bl	8000894 <HAL_GetTick>
 80016b4:	60f8      	str	r0, [r7, #12]
    
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 80016b6:	e01b      	b.n	80016f0 <ADC_Enable+0xac>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80016b8:	f7ff f8ec 	bl	8000894 <HAL_GetTick>
 80016bc:	4602      	mov	r2, r0
 80016be:	68fb      	ldr	r3, [r7, #12]
 80016c0:	1ad3      	subs	r3, r2, r3
 80016c2:	2b02      	cmp	r3, #2
 80016c4:	d914      	bls.n	80016f0 <ADC_Enable+0xac>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	681b      	ldr	r3, [r3, #0]
 80016ca:	681b      	ldr	r3, [r3, #0]
 80016cc:	f003 0301 	and.w	r3, r3, #1
 80016d0:	2b01      	cmp	r3, #1
 80016d2:	d00d      	beq.n	80016f0 <ADC_Enable+0xac>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016d8:	f043 0210 	orr.w	r2, r3, #16
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80016e4:	f043 0201 	orr.w	r2, r3, #1
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	645a      	str	r2, [r3, #68]	@ 0x44

          return HAL_ERROR;
 80016ec:	2301      	movs	r3, #1
 80016ee:	e007      	b.n	8001700 <ADC_Enable+0xbc>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	681b      	ldr	r3, [r3, #0]
 80016f4:	681b      	ldr	r3, [r3, #0]
 80016f6:	f003 0301 	and.w	r3, r3, #1
 80016fa:	2b01      	cmp	r3, #1
 80016fc:	d1dc      	bne.n	80016b8 <ADC_Enable+0x74>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 80016fe:	2300      	movs	r3, #0
}
 8001700:	4618      	mov	r0, r3
 8001702:	3710      	adds	r7, #16
 8001704:	46bd      	mov	sp, r7
 8001706:	bd80      	pop	{r7, pc}
 8001708:	8000003f 	.word	0x8000003f

0800170c <ADC_Disable>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef* hadc)
{
 800170c:	b580      	push	{r7, lr}
 800170e:	b084      	sub	sp, #16
 8001710:	af00      	add	r7, sp, #0
 8001712:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001714:	2300      	movs	r3, #0
 8001716:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /* disabled.                                                                */
  if (ADC_IS_ENABLE(hadc) != RESET )
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	681b      	ldr	r3, [r3, #0]
 800171c:	689b      	ldr	r3, [r3, #8]
 800171e:	f003 0303 	and.w	r3, r3, #3
 8001722:	2b01      	cmp	r3, #1
 8001724:	d108      	bne.n	8001738 <ADC_Disable+0x2c>
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	681b      	ldr	r3, [r3, #0]
 800172a:	681b      	ldr	r3, [r3, #0]
 800172c:	f003 0301 	and.w	r3, r3, #1
 8001730:	2b01      	cmp	r3, #1
 8001732:	d101      	bne.n	8001738 <ADC_Disable+0x2c>
 8001734:	2301      	movs	r3, #1
 8001736:	e000      	b.n	800173a <ADC_Disable+0x2e>
 8001738:	2300      	movs	r3, #0
 800173a:	2b00      	cmp	r3, #0
 800173c:	d047      	beq.n	80017ce <ADC_Disable+0xc2>
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	681b      	ldr	r3, [r3, #0]
 8001742:	689b      	ldr	r3, [r3, #8]
 8001744:	f003 030d 	and.w	r3, r3, #13
 8001748:	2b01      	cmp	r3, #1
 800174a:	d10f      	bne.n	800176c <ADC_Disable+0x60>
    {
      /* Disable the ADC peripheral */
      __HAL_ADC_DISABLE(hadc);
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	681b      	ldr	r3, [r3, #0]
 8001750:	689a      	ldr	r2, [r3, #8]
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	681b      	ldr	r3, [r3, #0]
 8001756:	f042 0202 	orr.w	r2, r2, #2
 800175a:	609a      	str	r2, [r3, #8]
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	681b      	ldr	r3, [r3, #0]
 8001760:	2203      	movs	r2, #3
 8001762:	601a      	str	r2, [r3, #0]
      
      return HAL_ERROR;
    }
     
    /* Wait for ADC effectively disabled */
    tickstart = HAL_GetTick();
 8001764:	f7ff f896 	bl	8000894 <HAL_GetTick>
 8001768:	60f8      	str	r0, [r7, #12]
    
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 800176a:	e029      	b.n	80017c0 <ADC_Disable+0xb4>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001770:	f043 0210 	orr.w	r2, r3, #16
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	641a      	str	r2, [r3, #64]	@ 0x40
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800177c:	f043 0201 	orr.w	r2, r3, #1
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	645a      	str	r2, [r3, #68]	@ 0x44
      return HAL_ERROR;
 8001784:	2301      	movs	r3, #1
 8001786:	e023      	b.n	80017d0 <ADC_Disable+0xc4>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8001788:	f7ff f884 	bl	8000894 <HAL_GetTick>
 800178c:	4602      	mov	r2, r0
 800178e:	68fb      	ldr	r3, [r7, #12]
 8001790:	1ad3      	subs	r3, r2, r3
 8001792:	2b02      	cmp	r3, #2
 8001794:	d914      	bls.n	80017c0 <ADC_Disable+0xb4>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	681b      	ldr	r3, [r3, #0]
 800179a:	689b      	ldr	r3, [r3, #8]
 800179c:	f003 0301 	and.w	r3, r3, #1
 80017a0:	2b01      	cmp	r3, #1
 80017a2:	d10d      	bne.n	80017c0 <ADC_Disable+0xb4>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80017a8:	f043 0210 	orr.w	r2, r3, #16
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80017b4:	f043 0201 	orr.w	r2, r3, #1
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	645a      	str	r2, [r3, #68]	@ 0x44

          return HAL_ERROR;
 80017bc:	2301      	movs	r3, #1
 80017be:	e007      	b.n	80017d0 <ADC_Disable+0xc4>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	681b      	ldr	r3, [r3, #0]
 80017c4:	689b      	ldr	r3, [r3, #8]
 80017c6:	f003 0301 	and.w	r3, r3, #1
 80017ca:	2b01      	cmp	r3, #1
 80017cc:	d0dc      	beq.n	8001788 <ADC_Disable+0x7c>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 80017ce:	2300      	movs	r3, #0
}
 80017d0:	4618      	mov	r0, r3
 80017d2:	3710      	adds	r7, #16
 80017d4:	46bd      	mov	sp, r7
 80017d6:	bd80      	pop	{r7, pc}

080017d8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80017d8:	b480      	push	{r7}
 80017da:	b085      	sub	sp, #20
 80017dc:	af00      	add	r7, sp, #0
 80017de:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	f003 0307 	and.w	r3, r3, #7
 80017e6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80017e8:	4b0c      	ldr	r3, [pc, #48]	@ (800181c <__NVIC_SetPriorityGrouping+0x44>)
 80017ea:	68db      	ldr	r3, [r3, #12]
 80017ec:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80017ee:	68ba      	ldr	r2, [r7, #8]
 80017f0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80017f4:	4013      	ands	r3, r2
 80017f6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80017f8:	68fb      	ldr	r3, [r7, #12]
 80017fa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80017fc:	68bb      	ldr	r3, [r7, #8]
 80017fe:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001800:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001804:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001808:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800180a:	4a04      	ldr	r2, [pc, #16]	@ (800181c <__NVIC_SetPriorityGrouping+0x44>)
 800180c:	68bb      	ldr	r3, [r7, #8]
 800180e:	60d3      	str	r3, [r2, #12]
}
 8001810:	bf00      	nop
 8001812:	3714      	adds	r7, #20
 8001814:	46bd      	mov	sp, r7
 8001816:	f85d 7b04 	ldr.w	r7, [sp], #4
 800181a:	4770      	bx	lr
 800181c:	e000ed00 	.word	0xe000ed00

08001820 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001820:	b480      	push	{r7}
 8001822:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001824:	4b04      	ldr	r3, [pc, #16]	@ (8001838 <__NVIC_GetPriorityGrouping+0x18>)
 8001826:	68db      	ldr	r3, [r3, #12]
 8001828:	0a1b      	lsrs	r3, r3, #8
 800182a:	f003 0307 	and.w	r3, r3, #7
}
 800182e:	4618      	mov	r0, r3
 8001830:	46bd      	mov	sp, r7
 8001832:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001836:	4770      	bx	lr
 8001838:	e000ed00 	.word	0xe000ed00

0800183c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800183c:	b480      	push	{r7}
 800183e:	b083      	sub	sp, #12
 8001840:	af00      	add	r7, sp, #0
 8001842:	4603      	mov	r3, r0
 8001844:	6039      	str	r1, [r7, #0]
 8001846:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001848:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800184c:	2b00      	cmp	r3, #0
 800184e:	db0a      	blt.n	8001866 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001850:	683b      	ldr	r3, [r7, #0]
 8001852:	b2da      	uxtb	r2, r3
 8001854:	490c      	ldr	r1, [pc, #48]	@ (8001888 <__NVIC_SetPriority+0x4c>)
 8001856:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800185a:	0112      	lsls	r2, r2, #4
 800185c:	b2d2      	uxtb	r2, r2
 800185e:	440b      	add	r3, r1
 8001860:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001864:	e00a      	b.n	800187c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001866:	683b      	ldr	r3, [r7, #0]
 8001868:	b2da      	uxtb	r2, r3
 800186a:	4908      	ldr	r1, [pc, #32]	@ (800188c <__NVIC_SetPriority+0x50>)
 800186c:	79fb      	ldrb	r3, [r7, #7]
 800186e:	f003 030f 	and.w	r3, r3, #15
 8001872:	3b04      	subs	r3, #4
 8001874:	0112      	lsls	r2, r2, #4
 8001876:	b2d2      	uxtb	r2, r2
 8001878:	440b      	add	r3, r1
 800187a:	761a      	strb	r2, [r3, #24]
}
 800187c:	bf00      	nop
 800187e:	370c      	adds	r7, #12
 8001880:	46bd      	mov	sp, r7
 8001882:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001886:	4770      	bx	lr
 8001888:	e000e100 	.word	0xe000e100
 800188c:	e000ed00 	.word	0xe000ed00

08001890 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001890:	b480      	push	{r7}
 8001892:	b089      	sub	sp, #36	@ 0x24
 8001894:	af00      	add	r7, sp, #0
 8001896:	60f8      	str	r0, [r7, #12]
 8001898:	60b9      	str	r1, [r7, #8]
 800189a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800189c:	68fb      	ldr	r3, [r7, #12]
 800189e:	f003 0307 	and.w	r3, r3, #7
 80018a2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80018a4:	69fb      	ldr	r3, [r7, #28]
 80018a6:	f1c3 0307 	rsb	r3, r3, #7
 80018aa:	2b04      	cmp	r3, #4
 80018ac:	bf28      	it	cs
 80018ae:	2304      	movcs	r3, #4
 80018b0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80018b2:	69fb      	ldr	r3, [r7, #28]
 80018b4:	3304      	adds	r3, #4
 80018b6:	2b06      	cmp	r3, #6
 80018b8:	d902      	bls.n	80018c0 <NVIC_EncodePriority+0x30>
 80018ba:	69fb      	ldr	r3, [r7, #28]
 80018bc:	3b03      	subs	r3, #3
 80018be:	e000      	b.n	80018c2 <NVIC_EncodePriority+0x32>
 80018c0:	2300      	movs	r3, #0
 80018c2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80018c4:	f04f 32ff 	mov.w	r2, #4294967295
 80018c8:	69bb      	ldr	r3, [r7, #24]
 80018ca:	fa02 f303 	lsl.w	r3, r2, r3
 80018ce:	43da      	mvns	r2, r3
 80018d0:	68bb      	ldr	r3, [r7, #8]
 80018d2:	401a      	ands	r2, r3
 80018d4:	697b      	ldr	r3, [r7, #20]
 80018d6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80018d8:	f04f 31ff 	mov.w	r1, #4294967295
 80018dc:	697b      	ldr	r3, [r7, #20]
 80018de:	fa01 f303 	lsl.w	r3, r1, r3
 80018e2:	43d9      	mvns	r1, r3
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80018e8:	4313      	orrs	r3, r2
         );
}
 80018ea:	4618      	mov	r0, r3
 80018ec:	3724      	adds	r7, #36	@ 0x24
 80018ee:	46bd      	mov	sp, r7
 80018f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018f4:	4770      	bx	lr
	...

080018f8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80018f8:	b580      	push	{r7, lr}
 80018fa:	b082      	sub	sp, #8
 80018fc:	af00      	add	r7, sp, #0
 80018fe:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	3b01      	subs	r3, #1
 8001904:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001908:	d301      	bcc.n	800190e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800190a:	2301      	movs	r3, #1
 800190c:	e00f      	b.n	800192e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800190e:	4a0a      	ldr	r2, [pc, #40]	@ (8001938 <SysTick_Config+0x40>)
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	3b01      	subs	r3, #1
 8001914:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001916:	210f      	movs	r1, #15
 8001918:	f04f 30ff 	mov.w	r0, #4294967295
 800191c:	f7ff ff8e 	bl	800183c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001920:	4b05      	ldr	r3, [pc, #20]	@ (8001938 <SysTick_Config+0x40>)
 8001922:	2200      	movs	r2, #0
 8001924:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001926:	4b04      	ldr	r3, [pc, #16]	@ (8001938 <SysTick_Config+0x40>)
 8001928:	2207      	movs	r2, #7
 800192a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800192c:	2300      	movs	r3, #0
}
 800192e:	4618      	mov	r0, r3
 8001930:	3708      	adds	r7, #8
 8001932:	46bd      	mov	sp, r7
 8001934:	bd80      	pop	{r7, pc}
 8001936:	bf00      	nop
 8001938:	e000e010 	.word	0xe000e010

0800193c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800193c:	b580      	push	{r7, lr}
 800193e:	b082      	sub	sp, #8
 8001940:	af00      	add	r7, sp, #0
 8001942:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001944:	6878      	ldr	r0, [r7, #4]
 8001946:	f7ff ff47 	bl	80017d8 <__NVIC_SetPriorityGrouping>
}
 800194a:	bf00      	nop
 800194c:	3708      	adds	r7, #8
 800194e:	46bd      	mov	sp, r7
 8001950:	bd80      	pop	{r7, pc}

08001952 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001952:	b580      	push	{r7, lr}
 8001954:	b086      	sub	sp, #24
 8001956:	af00      	add	r7, sp, #0
 8001958:	4603      	mov	r3, r0
 800195a:	60b9      	str	r1, [r7, #8]
 800195c:	607a      	str	r2, [r7, #4]
 800195e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001960:	2300      	movs	r3, #0
 8001962:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001964:	f7ff ff5c 	bl	8001820 <__NVIC_GetPriorityGrouping>
 8001968:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800196a:	687a      	ldr	r2, [r7, #4]
 800196c:	68b9      	ldr	r1, [r7, #8]
 800196e:	6978      	ldr	r0, [r7, #20]
 8001970:	f7ff ff8e 	bl	8001890 <NVIC_EncodePriority>
 8001974:	4602      	mov	r2, r0
 8001976:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800197a:	4611      	mov	r1, r2
 800197c:	4618      	mov	r0, r3
 800197e:	f7ff ff5d 	bl	800183c <__NVIC_SetPriority>
}
 8001982:	bf00      	nop
 8001984:	3718      	adds	r7, #24
 8001986:	46bd      	mov	sp, r7
 8001988:	bd80      	pop	{r7, pc}

0800198a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800198a:	b580      	push	{r7, lr}
 800198c:	b082      	sub	sp, #8
 800198e:	af00      	add	r7, sp, #0
 8001990:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001992:	6878      	ldr	r0, [r7, #4]
 8001994:	f7ff ffb0 	bl	80018f8 <SysTick_Config>
 8001998:	4603      	mov	r3, r0
}
 800199a:	4618      	mov	r0, r3
 800199c:	3708      	adds	r7, #8
 800199e:	46bd      	mov	sp, r7
 80019a0:	bd80      	pop	{r7, pc}
	...

080019a4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80019a4:	b480      	push	{r7}
 80019a6:	b087      	sub	sp, #28
 80019a8:	af00      	add	r7, sp, #0
 80019aa:	6078      	str	r0, [r7, #4]
 80019ac:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80019ae:	2300      	movs	r3, #0
 80019b0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80019b2:	e14e      	b.n	8001c52 <HAL_GPIO_Init+0x2ae>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80019b4:	683b      	ldr	r3, [r7, #0]
 80019b6:	681a      	ldr	r2, [r3, #0]
 80019b8:	2101      	movs	r1, #1
 80019ba:	697b      	ldr	r3, [r7, #20]
 80019bc:	fa01 f303 	lsl.w	r3, r1, r3
 80019c0:	4013      	ands	r3, r2
 80019c2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80019c4:	68fb      	ldr	r3, [r7, #12]
 80019c6:	2b00      	cmp	r3, #0
 80019c8:	f000 8140 	beq.w	8001c4c <HAL_GPIO_Init+0x2a8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80019cc:	683b      	ldr	r3, [r7, #0]
 80019ce:	685b      	ldr	r3, [r3, #4]
 80019d0:	f003 0303 	and.w	r3, r3, #3
 80019d4:	2b01      	cmp	r3, #1
 80019d6:	d005      	beq.n	80019e4 <HAL_GPIO_Init+0x40>
 80019d8:	683b      	ldr	r3, [r7, #0]
 80019da:	685b      	ldr	r3, [r3, #4]
 80019dc:	f003 0303 	and.w	r3, r3, #3
 80019e0:	2b02      	cmp	r3, #2
 80019e2:	d130      	bne.n	8001a46 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	689b      	ldr	r3, [r3, #8]
 80019e8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 80019ea:	697b      	ldr	r3, [r7, #20]
 80019ec:	005b      	lsls	r3, r3, #1
 80019ee:	2203      	movs	r2, #3
 80019f0:	fa02 f303 	lsl.w	r3, r2, r3
 80019f4:	43db      	mvns	r3, r3
 80019f6:	693a      	ldr	r2, [r7, #16]
 80019f8:	4013      	ands	r3, r2
 80019fa:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80019fc:	683b      	ldr	r3, [r7, #0]
 80019fe:	68da      	ldr	r2, [r3, #12]
 8001a00:	697b      	ldr	r3, [r7, #20]
 8001a02:	005b      	lsls	r3, r3, #1
 8001a04:	fa02 f303 	lsl.w	r3, r2, r3
 8001a08:	693a      	ldr	r2, [r7, #16]
 8001a0a:	4313      	orrs	r3, r2
 8001a0c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	693a      	ldr	r2, [r7, #16]
 8001a12:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	685b      	ldr	r3, [r3, #4]
 8001a18:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001a1a:	2201      	movs	r2, #1
 8001a1c:	697b      	ldr	r3, [r7, #20]
 8001a1e:	fa02 f303 	lsl.w	r3, r2, r3
 8001a22:	43db      	mvns	r3, r3
 8001a24:	693a      	ldr	r2, [r7, #16]
 8001a26:	4013      	ands	r3, r2
 8001a28:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001a2a:	683b      	ldr	r3, [r7, #0]
 8001a2c:	685b      	ldr	r3, [r3, #4]
 8001a2e:	091b      	lsrs	r3, r3, #4
 8001a30:	f003 0201 	and.w	r2, r3, #1
 8001a34:	697b      	ldr	r3, [r7, #20]
 8001a36:	fa02 f303 	lsl.w	r3, r2, r3
 8001a3a:	693a      	ldr	r2, [r7, #16]
 8001a3c:	4313      	orrs	r3, r2
 8001a3e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	693a      	ldr	r2, [r7, #16]
 8001a44:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001a46:	683b      	ldr	r3, [r7, #0]
 8001a48:	685b      	ldr	r3, [r3, #4]
 8001a4a:	f003 0303 	and.w	r3, r3, #3
 8001a4e:	2b03      	cmp	r3, #3
 8001a50:	d017      	beq.n	8001a82 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	68db      	ldr	r3, [r3, #12]
 8001a56:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8001a58:	697b      	ldr	r3, [r7, #20]
 8001a5a:	005b      	lsls	r3, r3, #1
 8001a5c:	2203      	movs	r2, #3
 8001a5e:	fa02 f303 	lsl.w	r3, r2, r3
 8001a62:	43db      	mvns	r3, r3
 8001a64:	693a      	ldr	r2, [r7, #16]
 8001a66:	4013      	ands	r3, r2
 8001a68:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001a6a:	683b      	ldr	r3, [r7, #0]
 8001a6c:	689a      	ldr	r2, [r3, #8]
 8001a6e:	697b      	ldr	r3, [r7, #20]
 8001a70:	005b      	lsls	r3, r3, #1
 8001a72:	fa02 f303 	lsl.w	r3, r2, r3
 8001a76:	693a      	ldr	r2, [r7, #16]
 8001a78:	4313      	orrs	r3, r2
 8001a7a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	693a      	ldr	r2, [r7, #16]
 8001a80:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001a82:	683b      	ldr	r3, [r7, #0]
 8001a84:	685b      	ldr	r3, [r3, #4]
 8001a86:	f003 0303 	and.w	r3, r3, #3
 8001a8a:	2b02      	cmp	r3, #2
 8001a8c:	d123      	bne.n	8001ad6 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001a8e:	697b      	ldr	r3, [r7, #20]
 8001a90:	08da      	lsrs	r2, r3, #3
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	3208      	adds	r2, #8
 8001a96:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001a9a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001a9c:	697b      	ldr	r3, [r7, #20]
 8001a9e:	f003 0307 	and.w	r3, r3, #7
 8001aa2:	009b      	lsls	r3, r3, #2
 8001aa4:	220f      	movs	r2, #15
 8001aa6:	fa02 f303 	lsl.w	r3, r2, r3
 8001aaa:	43db      	mvns	r3, r3
 8001aac:	693a      	ldr	r2, [r7, #16]
 8001aae:	4013      	ands	r3, r2
 8001ab0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001ab2:	683b      	ldr	r3, [r7, #0]
 8001ab4:	691a      	ldr	r2, [r3, #16]
 8001ab6:	697b      	ldr	r3, [r7, #20]
 8001ab8:	f003 0307 	and.w	r3, r3, #7
 8001abc:	009b      	lsls	r3, r3, #2
 8001abe:	fa02 f303 	lsl.w	r3, r2, r3
 8001ac2:	693a      	ldr	r2, [r7, #16]
 8001ac4:	4313      	orrs	r3, r2
 8001ac6:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001ac8:	697b      	ldr	r3, [r7, #20]
 8001aca:	08da      	lsrs	r2, r3, #3
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	3208      	adds	r2, #8
 8001ad0:	6939      	ldr	r1, [r7, #16]
 8001ad2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	681b      	ldr	r3, [r3, #0]
 8001ada:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8001adc:	697b      	ldr	r3, [r7, #20]
 8001ade:	005b      	lsls	r3, r3, #1
 8001ae0:	2203      	movs	r2, #3
 8001ae2:	fa02 f303 	lsl.w	r3, r2, r3
 8001ae6:	43db      	mvns	r3, r3
 8001ae8:	693a      	ldr	r2, [r7, #16]
 8001aea:	4013      	ands	r3, r2
 8001aec:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001aee:	683b      	ldr	r3, [r7, #0]
 8001af0:	685b      	ldr	r3, [r3, #4]
 8001af2:	f003 0203 	and.w	r2, r3, #3
 8001af6:	697b      	ldr	r3, [r7, #20]
 8001af8:	005b      	lsls	r3, r3, #1
 8001afa:	fa02 f303 	lsl.w	r3, r2, r3
 8001afe:	693a      	ldr	r2, [r7, #16]
 8001b00:	4313      	orrs	r3, r2
 8001b02:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	693a      	ldr	r2, [r7, #16]
 8001b08:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001b0a:	683b      	ldr	r3, [r7, #0]
 8001b0c:	685b      	ldr	r3, [r3, #4]
 8001b0e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001b12:	2b00      	cmp	r3, #0
 8001b14:	f000 809a 	beq.w	8001c4c <HAL_GPIO_Init+0x2a8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001b18:	4b55      	ldr	r3, [pc, #340]	@ (8001c70 <HAL_GPIO_Init+0x2cc>)
 8001b1a:	699b      	ldr	r3, [r3, #24]
 8001b1c:	4a54      	ldr	r2, [pc, #336]	@ (8001c70 <HAL_GPIO_Init+0x2cc>)
 8001b1e:	f043 0301 	orr.w	r3, r3, #1
 8001b22:	6193      	str	r3, [r2, #24]
 8001b24:	4b52      	ldr	r3, [pc, #328]	@ (8001c70 <HAL_GPIO_Init+0x2cc>)
 8001b26:	699b      	ldr	r3, [r3, #24]
 8001b28:	f003 0301 	and.w	r3, r3, #1
 8001b2c:	60bb      	str	r3, [r7, #8]
 8001b2e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001b30:	4a50      	ldr	r2, [pc, #320]	@ (8001c74 <HAL_GPIO_Init+0x2d0>)
 8001b32:	697b      	ldr	r3, [r7, #20]
 8001b34:	089b      	lsrs	r3, r3, #2
 8001b36:	3302      	adds	r3, #2
 8001b38:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001b3c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001b3e:	697b      	ldr	r3, [r7, #20]
 8001b40:	f003 0303 	and.w	r3, r3, #3
 8001b44:	009b      	lsls	r3, r3, #2
 8001b46:	220f      	movs	r2, #15
 8001b48:	fa02 f303 	lsl.w	r3, r2, r3
 8001b4c:	43db      	mvns	r3, r3
 8001b4e:	693a      	ldr	r2, [r7, #16]
 8001b50:	4013      	ands	r3, r2
 8001b52:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8001b5a:	d013      	beq.n	8001b84 <HAL_GPIO_Init+0x1e0>
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	4a46      	ldr	r2, [pc, #280]	@ (8001c78 <HAL_GPIO_Init+0x2d4>)
 8001b60:	4293      	cmp	r3, r2
 8001b62:	d00d      	beq.n	8001b80 <HAL_GPIO_Init+0x1dc>
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	4a45      	ldr	r2, [pc, #276]	@ (8001c7c <HAL_GPIO_Init+0x2d8>)
 8001b68:	4293      	cmp	r3, r2
 8001b6a:	d007      	beq.n	8001b7c <HAL_GPIO_Init+0x1d8>
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	4a44      	ldr	r2, [pc, #272]	@ (8001c80 <HAL_GPIO_Init+0x2dc>)
 8001b70:	4293      	cmp	r3, r2
 8001b72:	d101      	bne.n	8001b78 <HAL_GPIO_Init+0x1d4>
 8001b74:	2303      	movs	r3, #3
 8001b76:	e006      	b.n	8001b86 <HAL_GPIO_Init+0x1e2>
 8001b78:	2305      	movs	r3, #5
 8001b7a:	e004      	b.n	8001b86 <HAL_GPIO_Init+0x1e2>
 8001b7c:	2302      	movs	r3, #2
 8001b7e:	e002      	b.n	8001b86 <HAL_GPIO_Init+0x1e2>
 8001b80:	2301      	movs	r3, #1
 8001b82:	e000      	b.n	8001b86 <HAL_GPIO_Init+0x1e2>
 8001b84:	2300      	movs	r3, #0
 8001b86:	697a      	ldr	r2, [r7, #20]
 8001b88:	f002 0203 	and.w	r2, r2, #3
 8001b8c:	0092      	lsls	r2, r2, #2
 8001b8e:	4093      	lsls	r3, r2
 8001b90:	693a      	ldr	r2, [r7, #16]
 8001b92:	4313      	orrs	r3, r2
 8001b94:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001b96:	4937      	ldr	r1, [pc, #220]	@ (8001c74 <HAL_GPIO_Init+0x2d0>)
 8001b98:	697b      	ldr	r3, [r7, #20]
 8001b9a:	089b      	lsrs	r3, r3, #2
 8001b9c:	3302      	adds	r3, #2
 8001b9e:	693a      	ldr	r2, [r7, #16]
 8001ba0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001ba4:	4b37      	ldr	r3, [pc, #220]	@ (8001c84 <HAL_GPIO_Init+0x2e0>)
 8001ba6:	689b      	ldr	r3, [r3, #8]
 8001ba8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001baa:	68fb      	ldr	r3, [r7, #12]
 8001bac:	43db      	mvns	r3, r3
 8001bae:	693a      	ldr	r2, [r7, #16]
 8001bb0:	4013      	ands	r3, r2
 8001bb2:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001bb4:	683b      	ldr	r3, [r7, #0]
 8001bb6:	685b      	ldr	r3, [r3, #4]
 8001bb8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001bbc:	2b00      	cmp	r3, #0
 8001bbe:	d003      	beq.n	8001bc8 <HAL_GPIO_Init+0x224>
        {
          temp |= iocurrent;
 8001bc0:	693a      	ldr	r2, [r7, #16]
 8001bc2:	68fb      	ldr	r3, [r7, #12]
 8001bc4:	4313      	orrs	r3, r2
 8001bc6:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8001bc8:	4a2e      	ldr	r2, [pc, #184]	@ (8001c84 <HAL_GPIO_Init+0x2e0>)
 8001bca:	693b      	ldr	r3, [r7, #16]
 8001bcc:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001bce:	4b2d      	ldr	r3, [pc, #180]	@ (8001c84 <HAL_GPIO_Init+0x2e0>)
 8001bd0:	68db      	ldr	r3, [r3, #12]
 8001bd2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001bd4:	68fb      	ldr	r3, [r7, #12]
 8001bd6:	43db      	mvns	r3, r3
 8001bd8:	693a      	ldr	r2, [r7, #16]
 8001bda:	4013      	ands	r3, r2
 8001bdc:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001bde:	683b      	ldr	r3, [r7, #0]
 8001be0:	685b      	ldr	r3, [r3, #4]
 8001be2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001be6:	2b00      	cmp	r3, #0
 8001be8:	d003      	beq.n	8001bf2 <HAL_GPIO_Init+0x24e>
        {
          temp |= iocurrent;
 8001bea:	693a      	ldr	r2, [r7, #16]
 8001bec:	68fb      	ldr	r3, [r7, #12]
 8001bee:	4313      	orrs	r3, r2
 8001bf0:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8001bf2:	4a24      	ldr	r2, [pc, #144]	@ (8001c84 <HAL_GPIO_Init+0x2e0>)
 8001bf4:	693b      	ldr	r3, [r7, #16]
 8001bf6:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001bf8:	4b22      	ldr	r3, [pc, #136]	@ (8001c84 <HAL_GPIO_Init+0x2e0>)
 8001bfa:	685b      	ldr	r3, [r3, #4]
 8001bfc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001bfe:	68fb      	ldr	r3, [r7, #12]
 8001c00:	43db      	mvns	r3, r3
 8001c02:	693a      	ldr	r2, [r7, #16]
 8001c04:	4013      	ands	r3, r2
 8001c06:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001c08:	683b      	ldr	r3, [r7, #0]
 8001c0a:	685b      	ldr	r3, [r3, #4]
 8001c0c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001c10:	2b00      	cmp	r3, #0
 8001c12:	d003      	beq.n	8001c1c <HAL_GPIO_Init+0x278>
        {
          temp |= iocurrent;
 8001c14:	693a      	ldr	r2, [r7, #16]
 8001c16:	68fb      	ldr	r3, [r7, #12]
 8001c18:	4313      	orrs	r3, r2
 8001c1a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8001c1c:	4a19      	ldr	r2, [pc, #100]	@ (8001c84 <HAL_GPIO_Init+0x2e0>)
 8001c1e:	693b      	ldr	r3, [r7, #16]
 8001c20:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001c22:	4b18      	ldr	r3, [pc, #96]	@ (8001c84 <HAL_GPIO_Init+0x2e0>)
 8001c24:	681b      	ldr	r3, [r3, #0]
 8001c26:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001c28:	68fb      	ldr	r3, [r7, #12]
 8001c2a:	43db      	mvns	r3, r3
 8001c2c:	693a      	ldr	r2, [r7, #16]
 8001c2e:	4013      	ands	r3, r2
 8001c30:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001c32:	683b      	ldr	r3, [r7, #0]
 8001c34:	685b      	ldr	r3, [r3, #4]
 8001c36:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001c3a:	2b00      	cmp	r3, #0
 8001c3c:	d003      	beq.n	8001c46 <HAL_GPIO_Init+0x2a2>
        {
          temp |= iocurrent;
 8001c3e:	693a      	ldr	r2, [r7, #16]
 8001c40:	68fb      	ldr	r3, [r7, #12]
 8001c42:	4313      	orrs	r3, r2
 8001c44:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8001c46:	4a0f      	ldr	r2, [pc, #60]	@ (8001c84 <HAL_GPIO_Init+0x2e0>)
 8001c48:	693b      	ldr	r3, [r7, #16]
 8001c4a:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001c4c:	697b      	ldr	r3, [r7, #20]
 8001c4e:	3301      	adds	r3, #1
 8001c50:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001c52:	683b      	ldr	r3, [r7, #0]
 8001c54:	681a      	ldr	r2, [r3, #0]
 8001c56:	697b      	ldr	r3, [r7, #20]
 8001c58:	fa22 f303 	lsr.w	r3, r2, r3
 8001c5c:	2b00      	cmp	r3, #0
 8001c5e:	f47f aea9 	bne.w	80019b4 <HAL_GPIO_Init+0x10>
  }
}
 8001c62:	bf00      	nop
 8001c64:	bf00      	nop
 8001c66:	371c      	adds	r7, #28
 8001c68:	46bd      	mov	sp, r7
 8001c6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c6e:	4770      	bx	lr
 8001c70:	40021000 	.word	0x40021000
 8001c74:	40010000 	.word	0x40010000
 8001c78:	48000400 	.word	0x48000400
 8001c7c:	48000800 	.word	0x48000800
 8001c80:	48000c00 	.word	0x48000c00
 8001c84:	40010400 	.word	0x40010400

08001c88 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001c88:	b580      	push	{r7, lr}
 8001c8a:	f5ad 7d00 	sub.w	sp, sp, #512	@ 0x200
 8001c8e:	af00      	add	r7, sp, #0
 8001c90:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001c94:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001c98:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001c9a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001c9e:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	2b00      	cmp	r3, #0
 8001ca6:	d102      	bne.n	8001cae <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 8001ca8:	2301      	movs	r3, #1
 8001caa:	f001 b823 	b.w	8002cf4 <HAL_RCC_OscConfig+0x106c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001cae:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001cb2:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	681b      	ldr	r3, [r3, #0]
 8001cba:	f003 0301 	and.w	r3, r3, #1
 8001cbe:	2b00      	cmp	r3, #0
 8001cc0:	f000 817d 	beq.w	8001fbe <HAL_RCC_OscConfig+0x336>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8001cc4:	4bbc      	ldr	r3, [pc, #752]	@ (8001fb8 <HAL_RCC_OscConfig+0x330>)
 8001cc6:	685b      	ldr	r3, [r3, #4]
 8001cc8:	f003 030c 	and.w	r3, r3, #12
 8001ccc:	2b04      	cmp	r3, #4
 8001cce:	d00c      	beq.n	8001cea <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001cd0:	4bb9      	ldr	r3, [pc, #740]	@ (8001fb8 <HAL_RCC_OscConfig+0x330>)
 8001cd2:	685b      	ldr	r3, [r3, #4]
 8001cd4:	f003 030c 	and.w	r3, r3, #12
 8001cd8:	2b08      	cmp	r3, #8
 8001cda:	d15c      	bne.n	8001d96 <HAL_RCC_OscConfig+0x10e>
 8001cdc:	4bb6      	ldr	r3, [pc, #728]	@ (8001fb8 <HAL_RCC_OscConfig+0x330>)
 8001cde:	685b      	ldr	r3, [r3, #4]
 8001ce0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001ce4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001ce8:	d155      	bne.n	8001d96 <HAL_RCC_OscConfig+0x10e>
 8001cea:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001cee:	f8c7 31f0 	str.w	r3, [r7, #496]	@ 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001cf2:	f8d7 31f0 	ldr.w	r3, [r7, #496]	@ 0x1f0
 8001cf6:	fa93 f3a3 	rbit	r3, r3
 8001cfa:	f8c7 31ec 	str.w	r3, [r7, #492]	@ 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8001cfe:	f8d7 31ec 	ldr.w	r3, [r7, #492]	@ 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001d02:	fab3 f383 	clz	r3, r3
 8001d06:	b2db      	uxtb	r3, r3
 8001d08:	095b      	lsrs	r3, r3, #5
 8001d0a:	b2db      	uxtb	r3, r3
 8001d0c:	f043 0301 	orr.w	r3, r3, #1
 8001d10:	b2db      	uxtb	r3, r3
 8001d12:	2b01      	cmp	r3, #1
 8001d14:	d102      	bne.n	8001d1c <HAL_RCC_OscConfig+0x94>
 8001d16:	4ba8      	ldr	r3, [pc, #672]	@ (8001fb8 <HAL_RCC_OscConfig+0x330>)
 8001d18:	681b      	ldr	r3, [r3, #0]
 8001d1a:	e015      	b.n	8001d48 <HAL_RCC_OscConfig+0xc0>
 8001d1c:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001d20:	f8c7 31e8 	str.w	r3, [r7, #488]	@ 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d24:	f8d7 31e8 	ldr.w	r3, [r7, #488]	@ 0x1e8
 8001d28:	fa93 f3a3 	rbit	r3, r3
 8001d2c:	f8c7 31e4 	str.w	r3, [r7, #484]	@ 0x1e4
 8001d30:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001d34:	f8c7 31e0 	str.w	r3, [r7, #480]	@ 0x1e0
 8001d38:	f8d7 31e0 	ldr.w	r3, [r7, #480]	@ 0x1e0
 8001d3c:	fa93 f3a3 	rbit	r3, r3
 8001d40:	f8c7 31dc 	str.w	r3, [r7, #476]	@ 0x1dc
 8001d44:	4b9c      	ldr	r3, [pc, #624]	@ (8001fb8 <HAL_RCC_OscConfig+0x330>)
 8001d46:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d48:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8001d4c:	f8c7 21d8 	str.w	r2, [r7, #472]	@ 0x1d8
 8001d50:	f8d7 21d8 	ldr.w	r2, [r7, #472]	@ 0x1d8
 8001d54:	fa92 f2a2 	rbit	r2, r2
 8001d58:	f8c7 21d4 	str.w	r2, [r7, #468]	@ 0x1d4
  return result;
 8001d5c:	f8d7 21d4 	ldr.w	r2, [r7, #468]	@ 0x1d4
 8001d60:	fab2 f282 	clz	r2, r2
 8001d64:	b2d2      	uxtb	r2, r2
 8001d66:	f042 0220 	orr.w	r2, r2, #32
 8001d6a:	b2d2      	uxtb	r2, r2
 8001d6c:	f002 021f 	and.w	r2, r2, #31
 8001d70:	2101      	movs	r1, #1
 8001d72:	fa01 f202 	lsl.w	r2, r1, r2
 8001d76:	4013      	ands	r3, r2
 8001d78:	2b00      	cmp	r3, #0
 8001d7a:	f000 811f 	beq.w	8001fbc <HAL_RCC_OscConfig+0x334>
 8001d7e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001d82:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001d86:	681b      	ldr	r3, [r3, #0]
 8001d88:	685b      	ldr	r3, [r3, #4]
 8001d8a:	2b00      	cmp	r3, #0
 8001d8c:	f040 8116 	bne.w	8001fbc <HAL_RCC_OscConfig+0x334>
      {
        return HAL_ERROR;
 8001d90:	2301      	movs	r3, #1
 8001d92:	f000 bfaf 	b.w	8002cf4 <HAL_RCC_OscConfig+0x106c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001d96:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001d9a:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001d9e:	681b      	ldr	r3, [r3, #0]
 8001da0:	685b      	ldr	r3, [r3, #4]
 8001da2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001da6:	d106      	bne.n	8001db6 <HAL_RCC_OscConfig+0x12e>
 8001da8:	4b83      	ldr	r3, [pc, #524]	@ (8001fb8 <HAL_RCC_OscConfig+0x330>)
 8001daa:	681b      	ldr	r3, [r3, #0]
 8001dac:	4a82      	ldr	r2, [pc, #520]	@ (8001fb8 <HAL_RCC_OscConfig+0x330>)
 8001dae:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001db2:	6013      	str	r3, [r2, #0]
 8001db4:	e036      	b.n	8001e24 <HAL_RCC_OscConfig+0x19c>
 8001db6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001dba:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	685b      	ldr	r3, [r3, #4]
 8001dc2:	2b00      	cmp	r3, #0
 8001dc4:	d10c      	bne.n	8001de0 <HAL_RCC_OscConfig+0x158>
 8001dc6:	4b7c      	ldr	r3, [pc, #496]	@ (8001fb8 <HAL_RCC_OscConfig+0x330>)
 8001dc8:	681b      	ldr	r3, [r3, #0]
 8001dca:	4a7b      	ldr	r2, [pc, #492]	@ (8001fb8 <HAL_RCC_OscConfig+0x330>)
 8001dcc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001dd0:	6013      	str	r3, [r2, #0]
 8001dd2:	4b79      	ldr	r3, [pc, #484]	@ (8001fb8 <HAL_RCC_OscConfig+0x330>)
 8001dd4:	681b      	ldr	r3, [r3, #0]
 8001dd6:	4a78      	ldr	r2, [pc, #480]	@ (8001fb8 <HAL_RCC_OscConfig+0x330>)
 8001dd8:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001ddc:	6013      	str	r3, [r2, #0]
 8001dde:	e021      	b.n	8001e24 <HAL_RCC_OscConfig+0x19c>
 8001de0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001de4:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001de8:	681b      	ldr	r3, [r3, #0]
 8001dea:	685b      	ldr	r3, [r3, #4]
 8001dec:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001df0:	d10c      	bne.n	8001e0c <HAL_RCC_OscConfig+0x184>
 8001df2:	4b71      	ldr	r3, [pc, #452]	@ (8001fb8 <HAL_RCC_OscConfig+0x330>)
 8001df4:	681b      	ldr	r3, [r3, #0]
 8001df6:	4a70      	ldr	r2, [pc, #448]	@ (8001fb8 <HAL_RCC_OscConfig+0x330>)
 8001df8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001dfc:	6013      	str	r3, [r2, #0]
 8001dfe:	4b6e      	ldr	r3, [pc, #440]	@ (8001fb8 <HAL_RCC_OscConfig+0x330>)
 8001e00:	681b      	ldr	r3, [r3, #0]
 8001e02:	4a6d      	ldr	r2, [pc, #436]	@ (8001fb8 <HAL_RCC_OscConfig+0x330>)
 8001e04:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001e08:	6013      	str	r3, [r2, #0]
 8001e0a:	e00b      	b.n	8001e24 <HAL_RCC_OscConfig+0x19c>
 8001e0c:	4b6a      	ldr	r3, [pc, #424]	@ (8001fb8 <HAL_RCC_OscConfig+0x330>)
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	4a69      	ldr	r2, [pc, #420]	@ (8001fb8 <HAL_RCC_OscConfig+0x330>)
 8001e12:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001e16:	6013      	str	r3, [r2, #0]
 8001e18:	4b67      	ldr	r3, [pc, #412]	@ (8001fb8 <HAL_RCC_OscConfig+0x330>)
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	4a66      	ldr	r2, [pc, #408]	@ (8001fb8 <HAL_RCC_OscConfig+0x330>)
 8001e1e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001e22:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001e24:	4b64      	ldr	r3, [pc, #400]	@ (8001fb8 <HAL_RCC_OscConfig+0x330>)
 8001e26:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001e28:	f023 020f 	bic.w	r2, r3, #15
 8001e2c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001e30:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001e34:	681b      	ldr	r3, [r3, #0]
 8001e36:	689b      	ldr	r3, [r3, #8]
 8001e38:	495f      	ldr	r1, [pc, #380]	@ (8001fb8 <HAL_RCC_OscConfig+0x330>)
 8001e3a:	4313      	orrs	r3, r2
 8001e3c:	62cb      	str	r3, [r1, #44]	@ 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001e3e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001e42:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001e46:	681b      	ldr	r3, [r3, #0]
 8001e48:	685b      	ldr	r3, [r3, #4]
 8001e4a:	2b00      	cmp	r3, #0
 8001e4c:	d059      	beq.n	8001f02 <HAL_RCC_OscConfig+0x27a>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e4e:	f7fe fd21 	bl	8000894 <HAL_GetTick>
 8001e52:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001e56:	e00a      	b.n	8001e6e <HAL_RCC_OscConfig+0x1e6>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001e58:	f7fe fd1c 	bl	8000894 <HAL_GetTick>
 8001e5c:	4602      	mov	r2, r0
 8001e5e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8001e62:	1ad3      	subs	r3, r2, r3
 8001e64:	2b64      	cmp	r3, #100	@ 0x64
 8001e66:	d902      	bls.n	8001e6e <HAL_RCC_OscConfig+0x1e6>
          {
            return HAL_TIMEOUT;
 8001e68:	2303      	movs	r3, #3
 8001e6a:	f000 bf43 	b.w	8002cf4 <HAL_RCC_OscConfig+0x106c>
 8001e6e:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001e72:	f8c7 31d0 	str.w	r3, [r7, #464]	@ 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e76:	f8d7 31d0 	ldr.w	r3, [r7, #464]	@ 0x1d0
 8001e7a:	fa93 f3a3 	rbit	r3, r3
 8001e7e:	f8c7 31cc 	str.w	r3, [r7, #460]	@ 0x1cc
  return result;
 8001e82:	f8d7 31cc 	ldr.w	r3, [r7, #460]	@ 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001e86:	fab3 f383 	clz	r3, r3
 8001e8a:	b2db      	uxtb	r3, r3
 8001e8c:	095b      	lsrs	r3, r3, #5
 8001e8e:	b2db      	uxtb	r3, r3
 8001e90:	f043 0301 	orr.w	r3, r3, #1
 8001e94:	b2db      	uxtb	r3, r3
 8001e96:	2b01      	cmp	r3, #1
 8001e98:	d102      	bne.n	8001ea0 <HAL_RCC_OscConfig+0x218>
 8001e9a:	4b47      	ldr	r3, [pc, #284]	@ (8001fb8 <HAL_RCC_OscConfig+0x330>)
 8001e9c:	681b      	ldr	r3, [r3, #0]
 8001e9e:	e015      	b.n	8001ecc <HAL_RCC_OscConfig+0x244>
 8001ea0:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001ea4:	f8c7 31c8 	str.w	r3, [r7, #456]	@ 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ea8:	f8d7 31c8 	ldr.w	r3, [r7, #456]	@ 0x1c8
 8001eac:	fa93 f3a3 	rbit	r3, r3
 8001eb0:	f8c7 31c4 	str.w	r3, [r7, #452]	@ 0x1c4
 8001eb4:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001eb8:	f8c7 31c0 	str.w	r3, [r7, #448]	@ 0x1c0
 8001ebc:	f8d7 31c0 	ldr.w	r3, [r7, #448]	@ 0x1c0
 8001ec0:	fa93 f3a3 	rbit	r3, r3
 8001ec4:	f8c7 31bc 	str.w	r3, [r7, #444]	@ 0x1bc
 8001ec8:	4b3b      	ldr	r3, [pc, #236]	@ (8001fb8 <HAL_RCC_OscConfig+0x330>)
 8001eca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001ecc:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8001ed0:	f8c7 21b8 	str.w	r2, [r7, #440]	@ 0x1b8
 8001ed4:	f8d7 21b8 	ldr.w	r2, [r7, #440]	@ 0x1b8
 8001ed8:	fa92 f2a2 	rbit	r2, r2
 8001edc:	f8c7 21b4 	str.w	r2, [r7, #436]	@ 0x1b4
  return result;
 8001ee0:	f8d7 21b4 	ldr.w	r2, [r7, #436]	@ 0x1b4
 8001ee4:	fab2 f282 	clz	r2, r2
 8001ee8:	b2d2      	uxtb	r2, r2
 8001eea:	f042 0220 	orr.w	r2, r2, #32
 8001eee:	b2d2      	uxtb	r2, r2
 8001ef0:	f002 021f 	and.w	r2, r2, #31
 8001ef4:	2101      	movs	r1, #1
 8001ef6:	fa01 f202 	lsl.w	r2, r1, r2
 8001efa:	4013      	ands	r3, r2
 8001efc:	2b00      	cmp	r3, #0
 8001efe:	d0ab      	beq.n	8001e58 <HAL_RCC_OscConfig+0x1d0>
 8001f00:	e05d      	b.n	8001fbe <HAL_RCC_OscConfig+0x336>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f02:	f7fe fcc7 	bl	8000894 <HAL_GetTick>
 8001f06:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001f0a:	e00a      	b.n	8001f22 <HAL_RCC_OscConfig+0x29a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001f0c:	f7fe fcc2 	bl	8000894 <HAL_GetTick>
 8001f10:	4602      	mov	r2, r0
 8001f12:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8001f16:	1ad3      	subs	r3, r2, r3
 8001f18:	2b64      	cmp	r3, #100	@ 0x64
 8001f1a:	d902      	bls.n	8001f22 <HAL_RCC_OscConfig+0x29a>
          {
            return HAL_TIMEOUT;
 8001f1c:	2303      	movs	r3, #3
 8001f1e:	f000 bee9 	b.w	8002cf4 <HAL_RCC_OscConfig+0x106c>
 8001f22:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001f26:	f8c7 31b0 	str.w	r3, [r7, #432]	@ 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f2a:	f8d7 31b0 	ldr.w	r3, [r7, #432]	@ 0x1b0
 8001f2e:	fa93 f3a3 	rbit	r3, r3
 8001f32:	f8c7 31ac 	str.w	r3, [r7, #428]	@ 0x1ac
  return result;
 8001f36:	f8d7 31ac 	ldr.w	r3, [r7, #428]	@ 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001f3a:	fab3 f383 	clz	r3, r3
 8001f3e:	b2db      	uxtb	r3, r3
 8001f40:	095b      	lsrs	r3, r3, #5
 8001f42:	b2db      	uxtb	r3, r3
 8001f44:	f043 0301 	orr.w	r3, r3, #1
 8001f48:	b2db      	uxtb	r3, r3
 8001f4a:	2b01      	cmp	r3, #1
 8001f4c:	d102      	bne.n	8001f54 <HAL_RCC_OscConfig+0x2cc>
 8001f4e:	4b1a      	ldr	r3, [pc, #104]	@ (8001fb8 <HAL_RCC_OscConfig+0x330>)
 8001f50:	681b      	ldr	r3, [r3, #0]
 8001f52:	e015      	b.n	8001f80 <HAL_RCC_OscConfig+0x2f8>
 8001f54:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001f58:	f8c7 31a8 	str.w	r3, [r7, #424]	@ 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f5c:	f8d7 31a8 	ldr.w	r3, [r7, #424]	@ 0x1a8
 8001f60:	fa93 f3a3 	rbit	r3, r3
 8001f64:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
 8001f68:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001f6c:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0
 8001f70:	f8d7 31a0 	ldr.w	r3, [r7, #416]	@ 0x1a0
 8001f74:	fa93 f3a3 	rbit	r3, r3
 8001f78:	f8c7 319c 	str.w	r3, [r7, #412]	@ 0x19c
 8001f7c:	4b0e      	ldr	r3, [pc, #56]	@ (8001fb8 <HAL_RCC_OscConfig+0x330>)
 8001f7e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f80:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8001f84:	f8c7 2198 	str.w	r2, [r7, #408]	@ 0x198
 8001f88:	f8d7 2198 	ldr.w	r2, [r7, #408]	@ 0x198
 8001f8c:	fa92 f2a2 	rbit	r2, r2
 8001f90:	f8c7 2194 	str.w	r2, [r7, #404]	@ 0x194
  return result;
 8001f94:	f8d7 2194 	ldr.w	r2, [r7, #404]	@ 0x194
 8001f98:	fab2 f282 	clz	r2, r2
 8001f9c:	b2d2      	uxtb	r2, r2
 8001f9e:	f042 0220 	orr.w	r2, r2, #32
 8001fa2:	b2d2      	uxtb	r2, r2
 8001fa4:	f002 021f 	and.w	r2, r2, #31
 8001fa8:	2101      	movs	r1, #1
 8001faa:	fa01 f202 	lsl.w	r2, r1, r2
 8001fae:	4013      	ands	r3, r2
 8001fb0:	2b00      	cmp	r3, #0
 8001fb2:	d1ab      	bne.n	8001f0c <HAL_RCC_OscConfig+0x284>
 8001fb4:	e003      	b.n	8001fbe <HAL_RCC_OscConfig+0x336>
 8001fb6:	bf00      	nop
 8001fb8:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001fbc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001fbe:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001fc2:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001fc6:	681b      	ldr	r3, [r3, #0]
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	f003 0302 	and.w	r3, r3, #2
 8001fce:	2b00      	cmp	r3, #0
 8001fd0:	f000 817d 	beq.w	80022ce <HAL_RCC_OscConfig+0x646>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8001fd4:	4ba6      	ldr	r3, [pc, #664]	@ (8002270 <HAL_RCC_OscConfig+0x5e8>)
 8001fd6:	685b      	ldr	r3, [r3, #4]
 8001fd8:	f003 030c 	and.w	r3, r3, #12
 8001fdc:	2b00      	cmp	r3, #0
 8001fde:	d00b      	beq.n	8001ff8 <HAL_RCC_OscConfig+0x370>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8001fe0:	4ba3      	ldr	r3, [pc, #652]	@ (8002270 <HAL_RCC_OscConfig+0x5e8>)
 8001fe2:	685b      	ldr	r3, [r3, #4]
 8001fe4:	f003 030c 	and.w	r3, r3, #12
 8001fe8:	2b08      	cmp	r3, #8
 8001fea:	d172      	bne.n	80020d2 <HAL_RCC_OscConfig+0x44a>
 8001fec:	4ba0      	ldr	r3, [pc, #640]	@ (8002270 <HAL_RCC_OscConfig+0x5e8>)
 8001fee:	685b      	ldr	r3, [r3, #4]
 8001ff0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001ff4:	2b00      	cmp	r3, #0
 8001ff6:	d16c      	bne.n	80020d2 <HAL_RCC_OscConfig+0x44a>
 8001ff8:	2302      	movs	r3, #2
 8001ffa:	f8c7 3190 	str.w	r3, [r7, #400]	@ 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ffe:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
 8002002:	fa93 f3a3 	rbit	r3, r3
 8002006:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c
  return result;
 800200a:	f8d7 318c 	ldr.w	r3, [r7, #396]	@ 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800200e:	fab3 f383 	clz	r3, r3
 8002012:	b2db      	uxtb	r3, r3
 8002014:	095b      	lsrs	r3, r3, #5
 8002016:	b2db      	uxtb	r3, r3
 8002018:	f043 0301 	orr.w	r3, r3, #1
 800201c:	b2db      	uxtb	r3, r3
 800201e:	2b01      	cmp	r3, #1
 8002020:	d102      	bne.n	8002028 <HAL_RCC_OscConfig+0x3a0>
 8002022:	4b93      	ldr	r3, [pc, #588]	@ (8002270 <HAL_RCC_OscConfig+0x5e8>)
 8002024:	681b      	ldr	r3, [r3, #0]
 8002026:	e013      	b.n	8002050 <HAL_RCC_OscConfig+0x3c8>
 8002028:	2302      	movs	r3, #2
 800202a:	f8c7 3188 	str.w	r3, [r7, #392]	@ 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800202e:	f8d7 3188 	ldr.w	r3, [r7, #392]	@ 0x188
 8002032:	fa93 f3a3 	rbit	r3, r3
 8002036:	f8c7 3184 	str.w	r3, [r7, #388]	@ 0x184
 800203a:	2302      	movs	r3, #2
 800203c:	f8c7 3180 	str.w	r3, [r7, #384]	@ 0x180
 8002040:	f8d7 3180 	ldr.w	r3, [r7, #384]	@ 0x180
 8002044:	fa93 f3a3 	rbit	r3, r3
 8002048:	f8c7 317c 	str.w	r3, [r7, #380]	@ 0x17c
 800204c:	4b88      	ldr	r3, [pc, #544]	@ (8002270 <HAL_RCC_OscConfig+0x5e8>)
 800204e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002050:	2202      	movs	r2, #2
 8002052:	f8c7 2178 	str.w	r2, [r7, #376]	@ 0x178
 8002056:	f8d7 2178 	ldr.w	r2, [r7, #376]	@ 0x178
 800205a:	fa92 f2a2 	rbit	r2, r2
 800205e:	f8c7 2174 	str.w	r2, [r7, #372]	@ 0x174
  return result;
 8002062:	f8d7 2174 	ldr.w	r2, [r7, #372]	@ 0x174
 8002066:	fab2 f282 	clz	r2, r2
 800206a:	b2d2      	uxtb	r2, r2
 800206c:	f042 0220 	orr.w	r2, r2, #32
 8002070:	b2d2      	uxtb	r2, r2
 8002072:	f002 021f 	and.w	r2, r2, #31
 8002076:	2101      	movs	r1, #1
 8002078:	fa01 f202 	lsl.w	r2, r1, r2
 800207c:	4013      	ands	r3, r2
 800207e:	2b00      	cmp	r3, #0
 8002080:	d00a      	beq.n	8002098 <HAL_RCC_OscConfig+0x410>
 8002082:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002086:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	691b      	ldr	r3, [r3, #16]
 800208e:	2b01      	cmp	r3, #1
 8002090:	d002      	beq.n	8002098 <HAL_RCC_OscConfig+0x410>
      {
        return HAL_ERROR;
 8002092:	2301      	movs	r3, #1
 8002094:	f000 be2e 	b.w	8002cf4 <HAL_RCC_OscConfig+0x106c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002098:	4b75      	ldr	r3, [pc, #468]	@ (8002270 <HAL_RCC_OscConfig+0x5e8>)
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80020a0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80020a4:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80020a8:	681b      	ldr	r3, [r3, #0]
 80020aa:	695b      	ldr	r3, [r3, #20]
 80020ac:	21f8      	movs	r1, #248	@ 0xf8
 80020ae:	f8c7 1170 	str.w	r1, [r7, #368]	@ 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80020b2:	f8d7 1170 	ldr.w	r1, [r7, #368]	@ 0x170
 80020b6:	fa91 f1a1 	rbit	r1, r1
 80020ba:	f8c7 116c 	str.w	r1, [r7, #364]	@ 0x16c
  return result;
 80020be:	f8d7 116c 	ldr.w	r1, [r7, #364]	@ 0x16c
 80020c2:	fab1 f181 	clz	r1, r1
 80020c6:	b2c9      	uxtb	r1, r1
 80020c8:	408b      	lsls	r3, r1
 80020ca:	4969      	ldr	r1, [pc, #420]	@ (8002270 <HAL_RCC_OscConfig+0x5e8>)
 80020cc:	4313      	orrs	r3, r2
 80020ce:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80020d0:	e0fd      	b.n	80022ce <HAL_RCC_OscConfig+0x646>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80020d2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80020d6:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	691b      	ldr	r3, [r3, #16]
 80020de:	2b00      	cmp	r3, #0
 80020e0:	f000 8088 	beq.w	80021f4 <HAL_RCC_OscConfig+0x56c>
 80020e4:	2301      	movs	r3, #1
 80020e6:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80020ea:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 80020ee:	fa93 f3a3 	rbit	r3, r3
 80020f2:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
  return result;
 80020f6:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80020fa:	fab3 f383 	clz	r3, r3
 80020fe:	b2db      	uxtb	r3, r3
 8002100:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8002104:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8002108:	009b      	lsls	r3, r3, #2
 800210a:	461a      	mov	r2, r3
 800210c:	2301      	movs	r3, #1
 800210e:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002110:	f7fe fbc0 	bl	8000894 <HAL_GetTick>
 8002114:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002118:	e00a      	b.n	8002130 <HAL_RCC_OscConfig+0x4a8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800211a:	f7fe fbbb 	bl	8000894 <HAL_GetTick>
 800211e:	4602      	mov	r2, r0
 8002120:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002124:	1ad3      	subs	r3, r2, r3
 8002126:	2b02      	cmp	r3, #2
 8002128:	d902      	bls.n	8002130 <HAL_RCC_OscConfig+0x4a8>
          {
            return HAL_TIMEOUT;
 800212a:	2303      	movs	r3, #3
 800212c:	f000 bde2 	b.w	8002cf4 <HAL_RCC_OscConfig+0x106c>
 8002130:	2302      	movs	r3, #2
 8002132:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002136:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 800213a:	fa93 f3a3 	rbit	r3, r3
 800213e:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
  return result;
 8002142:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002146:	fab3 f383 	clz	r3, r3
 800214a:	b2db      	uxtb	r3, r3
 800214c:	095b      	lsrs	r3, r3, #5
 800214e:	b2db      	uxtb	r3, r3
 8002150:	f043 0301 	orr.w	r3, r3, #1
 8002154:	b2db      	uxtb	r3, r3
 8002156:	2b01      	cmp	r3, #1
 8002158:	d102      	bne.n	8002160 <HAL_RCC_OscConfig+0x4d8>
 800215a:	4b45      	ldr	r3, [pc, #276]	@ (8002270 <HAL_RCC_OscConfig+0x5e8>)
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	e013      	b.n	8002188 <HAL_RCC_OscConfig+0x500>
 8002160:	2302      	movs	r3, #2
 8002162:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002166:	f8d7 3158 	ldr.w	r3, [r7, #344]	@ 0x158
 800216a:	fa93 f3a3 	rbit	r3, r3
 800216e:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154
 8002172:	2302      	movs	r3, #2
 8002174:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 8002178:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 800217c:	fa93 f3a3 	rbit	r3, r3
 8002180:	f8c7 314c 	str.w	r3, [r7, #332]	@ 0x14c
 8002184:	4b3a      	ldr	r3, [pc, #232]	@ (8002270 <HAL_RCC_OscConfig+0x5e8>)
 8002186:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002188:	2202      	movs	r2, #2
 800218a:	f8c7 2148 	str.w	r2, [r7, #328]	@ 0x148
 800218e:	f8d7 2148 	ldr.w	r2, [r7, #328]	@ 0x148
 8002192:	fa92 f2a2 	rbit	r2, r2
 8002196:	f8c7 2144 	str.w	r2, [r7, #324]	@ 0x144
  return result;
 800219a:	f8d7 2144 	ldr.w	r2, [r7, #324]	@ 0x144
 800219e:	fab2 f282 	clz	r2, r2
 80021a2:	b2d2      	uxtb	r2, r2
 80021a4:	f042 0220 	orr.w	r2, r2, #32
 80021a8:	b2d2      	uxtb	r2, r2
 80021aa:	f002 021f 	and.w	r2, r2, #31
 80021ae:	2101      	movs	r1, #1
 80021b0:	fa01 f202 	lsl.w	r2, r1, r2
 80021b4:	4013      	ands	r3, r2
 80021b6:	2b00      	cmp	r3, #0
 80021b8:	d0af      	beq.n	800211a <HAL_RCC_OscConfig+0x492>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80021ba:	4b2d      	ldr	r3, [pc, #180]	@ (8002270 <HAL_RCC_OscConfig+0x5e8>)
 80021bc:	681b      	ldr	r3, [r3, #0]
 80021be:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80021c2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80021c6:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	695b      	ldr	r3, [r3, #20]
 80021ce:	21f8      	movs	r1, #248	@ 0xf8
 80021d0:	f8c7 1140 	str.w	r1, [r7, #320]	@ 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80021d4:	f8d7 1140 	ldr.w	r1, [r7, #320]	@ 0x140
 80021d8:	fa91 f1a1 	rbit	r1, r1
 80021dc:	f8c7 113c 	str.w	r1, [r7, #316]	@ 0x13c
  return result;
 80021e0:	f8d7 113c 	ldr.w	r1, [r7, #316]	@ 0x13c
 80021e4:	fab1 f181 	clz	r1, r1
 80021e8:	b2c9      	uxtb	r1, r1
 80021ea:	408b      	lsls	r3, r1
 80021ec:	4920      	ldr	r1, [pc, #128]	@ (8002270 <HAL_RCC_OscConfig+0x5e8>)
 80021ee:	4313      	orrs	r3, r2
 80021f0:	600b      	str	r3, [r1, #0]
 80021f2:	e06c      	b.n	80022ce <HAL_RCC_OscConfig+0x646>
 80021f4:	2301      	movs	r3, #1
 80021f6:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80021fa:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 80021fe:	fa93 f3a3 	rbit	r3, r3
 8002202:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
  return result;
 8002206:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800220a:	fab3 f383 	clz	r3, r3
 800220e:	b2db      	uxtb	r3, r3
 8002210:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8002214:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8002218:	009b      	lsls	r3, r3, #2
 800221a:	461a      	mov	r2, r3
 800221c:	2300      	movs	r3, #0
 800221e:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002220:	f7fe fb38 	bl	8000894 <HAL_GetTick>
 8002224:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002228:	e00a      	b.n	8002240 <HAL_RCC_OscConfig+0x5b8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800222a:	f7fe fb33 	bl	8000894 <HAL_GetTick>
 800222e:	4602      	mov	r2, r0
 8002230:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002234:	1ad3      	subs	r3, r2, r3
 8002236:	2b02      	cmp	r3, #2
 8002238:	d902      	bls.n	8002240 <HAL_RCC_OscConfig+0x5b8>
          {
            return HAL_TIMEOUT;
 800223a:	2303      	movs	r3, #3
 800223c:	f000 bd5a 	b.w	8002cf4 <HAL_RCC_OscConfig+0x106c>
 8002240:	2302      	movs	r3, #2
 8002242:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002246:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800224a:	fa93 f3a3 	rbit	r3, r3
 800224e:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  return result;
 8002252:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002256:	fab3 f383 	clz	r3, r3
 800225a:	b2db      	uxtb	r3, r3
 800225c:	095b      	lsrs	r3, r3, #5
 800225e:	b2db      	uxtb	r3, r3
 8002260:	f043 0301 	orr.w	r3, r3, #1
 8002264:	b2db      	uxtb	r3, r3
 8002266:	2b01      	cmp	r3, #1
 8002268:	d104      	bne.n	8002274 <HAL_RCC_OscConfig+0x5ec>
 800226a:	4b01      	ldr	r3, [pc, #4]	@ (8002270 <HAL_RCC_OscConfig+0x5e8>)
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	e015      	b.n	800229c <HAL_RCC_OscConfig+0x614>
 8002270:	40021000 	.word	0x40021000
 8002274:	2302      	movs	r3, #2
 8002276:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800227a:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800227e:	fa93 f3a3 	rbit	r3, r3
 8002282:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 8002286:	2302      	movs	r3, #2
 8002288:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 800228c:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8002290:	fa93 f3a3 	rbit	r3, r3
 8002294:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
 8002298:	4bc8      	ldr	r3, [pc, #800]	@ (80025bc <HAL_RCC_OscConfig+0x934>)
 800229a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800229c:	2202      	movs	r2, #2
 800229e:	f8c7 2118 	str.w	r2, [r7, #280]	@ 0x118
 80022a2:	f8d7 2118 	ldr.w	r2, [r7, #280]	@ 0x118
 80022a6:	fa92 f2a2 	rbit	r2, r2
 80022aa:	f8c7 2114 	str.w	r2, [r7, #276]	@ 0x114
  return result;
 80022ae:	f8d7 2114 	ldr.w	r2, [r7, #276]	@ 0x114
 80022b2:	fab2 f282 	clz	r2, r2
 80022b6:	b2d2      	uxtb	r2, r2
 80022b8:	f042 0220 	orr.w	r2, r2, #32
 80022bc:	b2d2      	uxtb	r2, r2
 80022be:	f002 021f 	and.w	r2, r2, #31
 80022c2:	2101      	movs	r1, #1
 80022c4:	fa01 f202 	lsl.w	r2, r1, r2
 80022c8:	4013      	ands	r3, r2
 80022ca:	2b00      	cmp	r3, #0
 80022cc:	d1ad      	bne.n	800222a <HAL_RCC_OscConfig+0x5a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80022ce:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80022d2:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	f003 0308 	and.w	r3, r3, #8
 80022de:	2b00      	cmp	r3, #0
 80022e0:	f000 8110 	beq.w	8002504 <HAL_RCC_OscConfig+0x87c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80022e4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80022e8:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	699b      	ldr	r3, [r3, #24]
 80022f0:	2b00      	cmp	r3, #0
 80022f2:	d079      	beq.n	80023e8 <HAL_RCC_OscConfig+0x760>
 80022f4:	2301      	movs	r3, #1
 80022f6:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80022fa:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 80022fe:	fa93 f3a3 	rbit	r3, r3
 8002302:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
  return result;
 8002306:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800230a:	fab3 f383 	clz	r3, r3
 800230e:	b2db      	uxtb	r3, r3
 8002310:	461a      	mov	r2, r3
 8002312:	4bab      	ldr	r3, [pc, #684]	@ (80025c0 <HAL_RCC_OscConfig+0x938>)
 8002314:	4413      	add	r3, r2
 8002316:	009b      	lsls	r3, r3, #2
 8002318:	461a      	mov	r2, r3
 800231a:	2301      	movs	r3, #1
 800231c:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800231e:	f7fe fab9 	bl	8000894 <HAL_GetTick>
 8002322:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002326:	e00a      	b.n	800233e <HAL_RCC_OscConfig+0x6b6>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002328:	f7fe fab4 	bl	8000894 <HAL_GetTick>
 800232c:	4602      	mov	r2, r0
 800232e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002332:	1ad3      	subs	r3, r2, r3
 8002334:	2b02      	cmp	r3, #2
 8002336:	d902      	bls.n	800233e <HAL_RCC_OscConfig+0x6b6>
        {
          return HAL_TIMEOUT;
 8002338:	2303      	movs	r3, #3
 800233a:	f000 bcdb 	b.w	8002cf4 <HAL_RCC_OscConfig+0x106c>
 800233e:	2302      	movs	r3, #2
 8002340:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002344:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 8002348:	fa93 f3a3 	rbit	r3, r3
 800234c:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8002350:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002354:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8002358:	2202      	movs	r2, #2
 800235a:	601a      	str	r2, [r3, #0]
 800235c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002360:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	fa93 f2a3 	rbit	r2, r3
 800236a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800236e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8002372:	601a      	str	r2, [r3, #0]
 8002374:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002378:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800237c:	2202      	movs	r2, #2
 800237e:	601a      	str	r2, [r3, #0]
 8002380:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002384:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	fa93 f2a3 	rbit	r2, r3
 800238e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002392:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8002396:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002398:	4b88      	ldr	r3, [pc, #544]	@ (80025bc <HAL_RCC_OscConfig+0x934>)
 800239a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800239c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80023a0:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 80023a4:	2102      	movs	r1, #2
 80023a6:	6019      	str	r1, [r3, #0]
 80023a8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80023ac:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	fa93 f1a3 	rbit	r1, r3
 80023b6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80023ba:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 80023be:	6019      	str	r1, [r3, #0]
  return result;
 80023c0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80023c4:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	fab3 f383 	clz	r3, r3
 80023ce:	b2db      	uxtb	r3, r3
 80023d0:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 80023d4:	b2db      	uxtb	r3, r3
 80023d6:	f003 031f 	and.w	r3, r3, #31
 80023da:	2101      	movs	r1, #1
 80023dc:	fa01 f303 	lsl.w	r3, r1, r3
 80023e0:	4013      	ands	r3, r2
 80023e2:	2b00      	cmp	r3, #0
 80023e4:	d0a0      	beq.n	8002328 <HAL_RCC_OscConfig+0x6a0>
 80023e6:	e08d      	b.n	8002504 <HAL_RCC_OscConfig+0x87c>
 80023e8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80023ec:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 80023f0:	2201      	movs	r2, #1
 80023f2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80023f4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80023f8:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	fa93 f2a3 	rbit	r2, r3
 8002402:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002406:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 800240a:	601a      	str	r2, [r3, #0]
  return result;
 800240c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002410:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8002414:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002416:	fab3 f383 	clz	r3, r3
 800241a:	b2db      	uxtb	r3, r3
 800241c:	461a      	mov	r2, r3
 800241e:	4b68      	ldr	r3, [pc, #416]	@ (80025c0 <HAL_RCC_OscConfig+0x938>)
 8002420:	4413      	add	r3, r2
 8002422:	009b      	lsls	r3, r3, #2
 8002424:	461a      	mov	r2, r3
 8002426:	2300      	movs	r3, #0
 8002428:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800242a:	f7fe fa33 	bl	8000894 <HAL_GetTick>
 800242e:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002432:	e00a      	b.n	800244a <HAL_RCC_OscConfig+0x7c2>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002434:	f7fe fa2e 	bl	8000894 <HAL_GetTick>
 8002438:	4602      	mov	r2, r0
 800243a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 800243e:	1ad3      	subs	r3, r2, r3
 8002440:	2b02      	cmp	r3, #2
 8002442:	d902      	bls.n	800244a <HAL_RCC_OscConfig+0x7c2>
        {
          return HAL_TIMEOUT;
 8002444:	2303      	movs	r3, #3
 8002446:	f000 bc55 	b.w	8002cf4 <HAL_RCC_OscConfig+0x106c>
 800244a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800244e:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8002452:	2202      	movs	r2, #2
 8002454:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002456:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800245a:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	fa93 f2a3 	rbit	r2, r3
 8002464:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002468:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 800246c:	601a      	str	r2, [r3, #0]
 800246e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002472:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8002476:	2202      	movs	r2, #2
 8002478:	601a      	str	r2, [r3, #0]
 800247a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800247e:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	fa93 f2a3 	rbit	r2, r3
 8002488:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800248c:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8002490:	601a      	str	r2, [r3, #0]
 8002492:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002496:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 800249a:	2202      	movs	r2, #2
 800249c:	601a      	str	r2, [r3, #0]
 800249e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80024a2:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	fa93 f2a3 	rbit	r2, r3
 80024ac:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80024b0:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 80024b4:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80024b6:	4b41      	ldr	r3, [pc, #260]	@ (80025bc <HAL_RCC_OscConfig+0x934>)
 80024b8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80024ba:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80024be:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 80024c2:	2102      	movs	r1, #2
 80024c4:	6019      	str	r1, [r3, #0]
 80024c6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80024ca:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	fa93 f1a3 	rbit	r1, r3
 80024d4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80024d8:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 80024dc:	6019      	str	r1, [r3, #0]
  return result;
 80024de:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80024e2:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	fab3 f383 	clz	r3, r3
 80024ec:	b2db      	uxtb	r3, r3
 80024ee:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 80024f2:	b2db      	uxtb	r3, r3
 80024f4:	f003 031f 	and.w	r3, r3, #31
 80024f8:	2101      	movs	r1, #1
 80024fa:	fa01 f303 	lsl.w	r3, r1, r3
 80024fe:	4013      	ands	r3, r2
 8002500:	2b00      	cmp	r3, #0
 8002502:	d197      	bne.n	8002434 <HAL_RCC_OscConfig+0x7ac>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002504:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002508:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800250c:	681b      	ldr	r3, [r3, #0]
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	f003 0304 	and.w	r3, r3, #4
 8002514:	2b00      	cmp	r3, #0
 8002516:	f000 81a1 	beq.w	800285c <HAL_RCC_OscConfig+0xbd4>
  {
    FlagStatus       pwrclkchanged = RESET;
 800251a:	2300      	movs	r3, #0
 800251c:	f887 31ff 	strb.w	r3, [r7, #511]	@ 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002520:	4b26      	ldr	r3, [pc, #152]	@ (80025bc <HAL_RCC_OscConfig+0x934>)
 8002522:	69db      	ldr	r3, [r3, #28]
 8002524:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002528:	2b00      	cmp	r3, #0
 800252a:	d116      	bne.n	800255a <HAL_RCC_OscConfig+0x8d2>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800252c:	4b23      	ldr	r3, [pc, #140]	@ (80025bc <HAL_RCC_OscConfig+0x934>)
 800252e:	69db      	ldr	r3, [r3, #28]
 8002530:	4a22      	ldr	r2, [pc, #136]	@ (80025bc <HAL_RCC_OscConfig+0x934>)
 8002532:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002536:	61d3      	str	r3, [r2, #28]
 8002538:	4b20      	ldr	r3, [pc, #128]	@ (80025bc <HAL_RCC_OscConfig+0x934>)
 800253a:	69db      	ldr	r3, [r3, #28]
 800253c:	f003 5280 	and.w	r2, r3, #268435456	@ 0x10000000
 8002540:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002544:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 8002548:	601a      	str	r2, [r3, #0]
 800254a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800254e:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 8002552:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8002554:	2301      	movs	r3, #1
 8002556:	f887 31ff 	strb.w	r3, [r7, #511]	@ 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800255a:	4b1a      	ldr	r3, [pc, #104]	@ (80025c4 <HAL_RCC_OscConfig+0x93c>)
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002562:	2b00      	cmp	r3, #0
 8002564:	d11a      	bne.n	800259c <HAL_RCC_OscConfig+0x914>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002566:	4b17      	ldr	r3, [pc, #92]	@ (80025c4 <HAL_RCC_OscConfig+0x93c>)
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	4a16      	ldr	r2, [pc, #88]	@ (80025c4 <HAL_RCC_OscConfig+0x93c>)
 800256c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002570:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002572:	f7fe f98f 	bl	8000894 <HAL_GetTick>
 8002576:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800257a:	e009      	b.n	8002590 <HAL_RCC_OscConfig+0x908>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800257c:	f7fe f98a 	bl	8000894 <HAL_GetTick>
 8002580:	4602      	mov	r2, r0
 8002582:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002586:	1ad3      	subs	r3, r2, r3
 8002588:	2b64      	cmp	r3, #100	@ 0x64
 800258a:	d901      	bls.n	8002590 <HAL_RCC_OscConfig+0x908>
        {
          return HAL_TIMEOUT;
 800258c:	2303      	movs	r3, #3
 800258e:	e3b1      	b.n	8002cf4 <HAL_RCC_OscConfig+0x106c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002590:	4b0c      	ldr	r3, [pc, #48]	@ (80025c4 <HAL_RCC_OscConfig+0x93c>)
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002598:	2b00      	cmp	r3, #0
 800259a:	d0ef      	beq.n	800257c <HAL_RCC_OscConfig+0x8f4>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800259c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80025a0:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	68db      	ldr	r3, [r3, #12]
 80025a8:	2b01      	cmp	r3, #1
 80025aa:	d10d      	bne.n	80025c8 <HAL_RCC_OscConfig+0x940>
 80025ac:	4b03      	ldr	r3, [pc, #12]	@ (80025bc <HAL_RCC_OscConfig+0x934>)
 80025ae:	6a1b      	ldr	r3, [r3, #32]
 80025b0:	4a02      	ldr	r2, [pc, #8]	@ (80025bc <HAL_RCC_OscConfig+0x934>)
 80025b2:	f043 0301 	orr.w	r3, r3, #1
 80025b6:	6213      	str	r3, [r2, #32]
 80025b8:	e03c      	b.n	8002634 <HAL_RCC_OscConfig+0x9ac>
 80025ba:	bf00      	nop
 80025bc:	40021000 	.word	0x40021000
 80025c0:	10908120 	.word	0x10908120
 80025c4:	40007000 	.word	0x40007000
 80025c8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80025cc:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	68db      	ldr	r3, [r3, #12]
 80025d4:	2b00      	cmp	r3, #0
 80025d6:	d10c      	bne.n	80025f2 <HAL_RCC_OscConfig+0x96a>
 80025d8:	4bc1      	ldr	r3, [pc, #772]	@ (80028e0 <HAL_RCC_OscConfig+0xc58>)
 80025da:	6a1b      	ldr	r3, [r3, #32]
 80025dc:	4ac0      	ldr	r2, [pc, #768]	@ (80028e0 <HAL_RCC_OscConfig+0xc58>)
 80025de:	f023 0301 	bic.w	r3, r3, #1
 80025e2:	6213      	str	r3, [r2, #32]
 80025e4:	4bbe      	ldr	r3, [pc, #760]	@ (80028e0 <HAL_RCC_OscConfig+0xc58>)
 80025e6:	6a1b      	ldr	r3, [r3, #32]
 80025e8:	4abd      	ldr	r2, [pc, #756]	@ (80028e0 <HAL_RCC_OscConfig+0xc58>)
 80025ea:	f023 0304 	bic.w	r3, r3, #4
 80025ee:	6213      	str	r3, [r2, #32]
 80025f0:	e020      	b.n	8002634 <HAL_RCC_OscConfig+0x9ac>
 80025f2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80025f6:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	68db      	ldr	r3, [r3, #12]
 80025fe:	2b05      	cmp	r3, #5
 8002600:	d10c      	bne.n	800261c <HAL_RCC_OscConfig+0x994>
 8002602:	4bb7      	ldr	r3, [pc, #732]	@ (80028e0 <HAL_RCC_OscConfig+0xc58>)
 8002604:	6a1b      	ldr	r3, [r3, #32]
 8002606:	4ab6      	ldr	r2, [pc, #728]	@ (80028e0 <HAL_RCC_OscConfig+0xc58>)
 8002608:	f043 0304 	orr.w	r3, r3, #4
 800260c:	6213      	str	r3, [r2, #32]
 800260e:	4bb4      	ldr	r3, [pc, #720]	@ (80028e0 <HAL_RCC_OscConfig+0xc58>)
 8002610:	6a1b      	ldr	r3, [r3, #32]
 8002612:	4ab3      	ldr	r2, [pc, #716]	@ (80028e0 <HAL_RCC_OscConfig+0xc58>)
 8002614:	f043 0301 	orr.w	r3, r3, #1
 8002618:	6213      	str	r3, [r2, #32]
 800261a:	e00b      	b.n	8002634 <HAL_RCC_OscConfig+0x9ac>
 800261c:	4bb0      	ldr	r3, [pc, #704]	@ (80028e0 <HAL_RCC_OscConfig+0xc58>)
 800261e:	6a1b      	ldr	r3, [r3, #32]
 8002620:	4aaf      	ldr	r2, [pc, #700]	@ (80028e0 <HAL_RCC_OscConfig+0xc58>)
 8002622:	f023 0301 	bic.w	r3, r3, #1
 8002626:	6213      	str	r3, [r2, #32]
 8002628:	4bad      	ldr	r3, [pc, #692]	@ (80028e0 <HAL_RCC_OscConfig+0xc58>)
 800262a:	6a1b      	ldr	r3, [r3, #32]
 800262c:	4aac      	ldr	r2, [pc, #688]	@ (80028e0 <HAL_RCC_OscConfig+0xc58>)
 800262e:	f023 0304 	bic.w	r3, r3, #4
 8002632:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002634:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002638:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	68db      	ldr	r3, [r3, #12]
 8002640:	2b00      	cmp	r3, #0
 8002642:	f000 8081 	beq.w	8002748 <HAL_RCC_OscConfig+0xac0>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002646:	f7fe f925 	bl	8000894 <HAL_GetTick>
 800264a:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800264e:	e00b      	b.n	8002668 <HAL_RCC_OscConfig+0x9e0>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002650:	f7fe f920 	bl	8000894 <HAL_GetTick>
 8002654:	4602      	mov	r2, r0
 8002656:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 800265a:	1ad3      	subs	r3, r2, r3
 800265c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002660:	4293      	cmp	r3, r2
 8002662:	d901      	bls.n	8002668 <HAL_RCC_OscConfig+0x9e0>
        {
          return HAL_TIMEOUT;
 8002664:	2303      	movs	r3, #3
 8002666:	e345      	b.n	8002cf4 <HAL_RCC_OscConfig+0x106c>
 8002668:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800266c:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8002670:	2202      	movs	r2, #2
 8002672:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002674:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002678:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	fa93 f2a3 	rbit	r2, r3
 8002682:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002686:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 800268a:	601a      	str	r2, [r3, #0]
 800268c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002690:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8002694:	2202      	movs	r2, #2
 8002696:	601a      	str	r2, [r3, #0]
 8002698:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800269c:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	fa93 f2a3 	rbit	r2, r3
 80026a6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80026aa:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 80026ae:	601a      	str	r2, [r3, #0]
  return result;
 80026b0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80026b4:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 80026b8:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80026ba:	fab3 f383 	clz	r3, r3
 80026be:	b2db      	uxtb	r3, r3
 80026c0:	095b      	lsrs	r3, r3, #5
 80026c2:	b2db      	uxtb	r3, r3
 80026c4:	f043 0302 	orr.w	r3, r3, #2
 80026c8:	b2db      	uxtb	r3, r3
 80026ca:	2b02      	cmp	r3, #2
 80026cc:	d102      	bne.n	80026d4 <HAL_RCC_OscConfig+0xa4c>
 80026ce:	4b84      	ldr	r3, [pc, #528]	@ (80028e0 <HAL_RCC_OscConfig+0xc58>)
 80026d0:	6a1b      	ldr	r3, [r3, #32]
 80026d2:	e013      	b.n	80026fc <HAL_RCC_OscConfig+0xa74>
 80026d4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80026d8:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 80026dc:	2202      	movs	r2, #2
 80026de:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80026e0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80026e4:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	fa93 f2a3 	rbit	r2, r3
 80026ee:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80026f2:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 80026f6:	601a      	str	r2, [r3, #0]
 80026f8:	4b79      	ldr	r3, [pc, #484]	@ (80028e0 <HAL_RCC_OscConfig+0xc58>)
 80026fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80026fc:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002700:	f5a2 72ac 	sub.w	r2, r2, #344	@ 0x158
 8002704:	2102      	movs	r1, #2
 8002706:	6011      	str	r1, [r2, #0]
 8002708:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800270c:	f5a2 72ac 	sub.w	r2, r2, #344	@ 0x158
 8002710:	6812      	ldr	r2, [r2, #0]
 8002712:	fa92 f1a2 	rbit	r1, r2
 8002716:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800271a:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 800271e:	6011      	str	r1, [r2, #0]
  return result;
 8002720:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002724:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 8002728:	6812      	ldr	r2, [r2, #0]
 800272a:	fab2 f282 	clz	r2, r2
 800272e:	b2d2      	uxtb	r2, r2
 8002730:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002734:	b2d2      	uxtb	r2, r2
 8002736:	f002 021f 	and.w	r2, r2, #31
 800273a:	2101      	movs	r1, #1
 800273c:	fa01 f202 	lsl.w	r2, r1, r2
 8002740:	4013      	ands	r3, r2
 8002742:	2b00      	cmp	r3, #0
 8002744:	d084      	beq.n	8002650 <HAL_RCC_OscConfig+0x9c8>
 8002746:	e07f      	b.n	8002848 <HAL_RCC_OscConfig+0xbc0>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002748:	f7fe f8a4 	bl	8000894 <HAL_GetTick>
 800274c:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002750:	e00b      	b.n	800276a <HAL_RCC_OscConfig+0xae2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002752:	f7fe f89f 	bl	8000894 <HAL_GetTick>
 8002756:	4602      	mov	r2, r0
 8002758:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 800275c:	1ad3      	subs	r3, r2, r3
 800275e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002762:	4293      	cmp	r3, r2
 8002764:	d901      	bls.n	800276a <HAL_RCC_OscConfig+0xae2>
        {
          return HAL_TIMEOUT;
 8002766:	2303      	movs	r3, #3
 8002768:	e2c4      	b.n	8002cf4 <HAL_RCC_OscConfig+0x106c>
 800276a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800276e:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 8002772:	2202      	movs	r2, #2
 8002774:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002776:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800277a:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	fa93 f2a3 	rbit	r2, r3
 8002784:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002788:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 800278c:	601a      	str	r2, [r3, #0]
 800278e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002792:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 8002796:	2202      	movs	r2, #2
 8002798:	601a      	str	r2, [r3, #0]
 800279a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800279e:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	fa93 f2a3 	rbit	r2, r3
 80027a8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80027ac:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 80027b0:	601a      	str	r2, [r3, #0]
  return result;
 80027b2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80027b6:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 80027ba:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80027bc:	fab3 f383 	clz	r3, r3
 80027c0:	b2db      	uxtb	r3, r3
 80027c2:	095b      	lsrs	r3, r3, #5
 80027c4:	b2db      	uxtb	r3, r3
 80027c6:	f043 0302 	orr.w	r3, r3, #2
 80027ca:	b2db      	uxtb	r3, r3
 80027cc:	2b02      	cmp	r3, #2
 80027ce:	d102      	bne.n	80027d6 <HAL_RCC_OscConfig+0xb4e>
 80027d0:	4b43      	ldr	r3, [pc, #268]	@ (80028e0 <HAL_RCC_OscConfig+0xc58>)
 80027d2:	6a1b      	ldr	r3, [r3, #32]
 80027d4:	e013      	b.n	80027fe <HAL_RCC_OscConfig+0xb76>
 80027d6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80027da:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 80027de:	2202      	movs	r2, #2
 80027e0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80027e2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80027e6:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	fa93 f2a3 	rbit	r2, r3
 80027f0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80027f4:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 80027f8:	601a      	str	r2, [r3, #0]
 80027fa:	4b39      	ldr	r3, [pc, #228]	@ (80028e0 <HAL_RCC_OscConfig+0xc58>)
 80027fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80027fe:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002802:	f5a2 72bc 	sub.w	r2, r2, #376	@ 0x178
 8002806:	2102      	movs	r1, #2
 8002808:	6011      	str	r1, [r2, #0]
 800280a:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800280e:	f5a2 72bc 	sub.w	r2, r2, #376	@ 0x178
 8002812:	6812      	ldr	r2, [r2, #0]
 8002814:	fa92 f1a2 	rbit	r1, r2
 8002818:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800281c:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 8002820:	6011      	str	r1, [r2, #0]
  return result;
 8002822:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002826:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 800282a:	6812      	ldr	r2, [r2, #0]
 800282c:	fab2 f282 	clz	r2, r2
 8002830:	b2d2      	uxtb	r2, r2
 8002832:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002836:	b2d2      	uxtb	r2, r2
 8002838:	f002 021f 	and.w	r2, r2, #31
 800283c:	2101      	movs	r1, #1
 800283e:	fa01 f202 	lsl.w	r2, r1, r2
 8002842:	4013      	ands	r3, r2
 8002844:	2b00      	cmp	r3, #0
 8002846:	d184      	bne.n	8002752 <HAL_RCC_OscConfig+0xaca>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002848:	f897 31ff 	ldrb.w	r3, [r7, #511]	@ 0x1ff
 800284c:	2b01      	cmp	r3, #1
 800284e:	d105      	bne.n	800285c <HAL_RCC_OscConfig+0xbd4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002850:	4b23      	ldr	r3, [pc, #140]	@ (80028e0 <HAL_RCC_OscConfig+0xc58>)
 8002852:	69db      	ldr	r3, [r3, #28]
 8002854:	4a22      	ldr	r2, [pc, #136]	@ (80028e0 <HAL_RCC_OscConfig+0xc58>)
 8002856:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800285a:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800285c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002860:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	69db      	ldr	r3, [r3, #28]
 8002868:	2b00      	cmp	r3, #0
 800286a:	f000 8242 	beq.w	8002cf2 <HAL_RCC_OscConfig+0x106a>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800286e:	4b1c      	ldr	r3, [pc, #112]	@ (80028e0 <HAL_RCC_OscConfig+0xc58>)
 8002870:	685b      	ldr	r3, [r3, #4]
 8002872:	f003 030c 	and.w	r3, r3, #12
 8002876:	2b08      	cmp	r3, #8
 8002878:	f000 8213 	beq.w	8002ca2 <HAL_RCC_OscConfig+0x101a>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800287c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002880:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	69db      	ldr	r3, [r3, #28]
 8002888:	2b02      	cmp	r3, #2
 800288a:	f040 8162 	bne.w	8002b52 <HAL_RCC_OscConfig+0xeca>
 800288e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002892:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 8002896:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800289a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800289c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80028a0:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	fa93 f2a3 	rbit	r2, r3
 80028aa:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80028ae:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 80028b2:	601a      	str	r2, [r3, #0]
  return result;
 80028b4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80028b8:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 80028bc:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80028be:	fab3 f383 	clz	r3, r3
 80028c2:	b2db      	uxtb	r3, r3
 80028c4:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 80028c8:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 80028cc:	009b      	lsls	r3, r3, #2
 80028ce:	461a      	mov	r2, r3
 80028d0:	2300      	movs	r3, #0
 80028d2:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80028d4:	f7fd ffde 	bl	8000894 <HAL_GetTick>
 80028d8:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80028dc:	e00c      	b.n	80028f8 <HAL_RCC_OscConfig+0xc70>
 80028de:	bf00      	nop
 80028e0:	40021000 	.word	0x40021000
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80028e4:	f7fd ffd6 	bl	8000894 <HAL_GetTick>
 80028e8:	4602      	mov	r2, r0
 80028ea:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80028ee:	1ad3      	subs	r3, r2, r3
 80028f0:	2b02      	cmp	r3, #2
 80028f2:	d901      	bls.n	80028f8 <HAL_RCC_OscConfig+0xc70>
          {
            return HAL_TIMEOUT;
 80028f4:	2303      	movs	r3, #3
 80028f6:	e1fd      	b.n	8002cf4 <HAL_RCC_OscConfig+0x106c>
 80028f8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80028fc:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 8002900:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002904:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002906:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800290a:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	fa93 f2a3 	rbit	r2, r3
 8002914:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002918:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 800291c:	601a      	str	r2, [r3, #0]
  return result;
 800291e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002922:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 8002926:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002928:	fab3 f383 	clz	r3, r3
 800292c:	b2db      	uxtb	r3, r3
 800292e:	095b      	lsrs	r3, r3, #5
 8002930:	b2db      	uxtb	r3, r3
 8002932:	f043 0301 	orr.w	r3, r3, #1
 8002936:	b2db      	uxtb	r3, r3
 8002938:	2b01      	cmp	r3, #1
 800293a:	d102      	bne.n	8002942 <HAL_RCC_OscConfig+0xcba>
 800293c:	4bb0      	ldr	r3, [pc, #704]	@ (8002c00 <HAL_RCC_OscConfig+0xf78>)
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	e027      	b.n	8002992 <HAL_RCC_OscConfig+0xd0a>
 8002942:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002946:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 800294a:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800294e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002950:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002954:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	fa93 f2a3 	rbit	r2, r3
 800295e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002962:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 8002966:	601a      	str	r2, [r3, #0]
 8002968:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800296c:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 8002970:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002974:	601a      	str	r2, [r3, #0]
 8002976:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800297a:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	fa93 f2a3 	rbit	r2, r3
 8002984:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002988:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 800298c:	601a      	str	r2, [r3, #0]
 800298e:	4b9c      	ldr	r3, [pc, #624]	@ (8002c00 <HAL_RCC_OscConfig+0xf78>)
 8002990:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002992:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002996:	f5a2 72d0 	sub.w	r2, r2, #416	@ 0x1a0
 800299a:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 800299e:	6011      	str	r1, [r2, #0]
 80029a0:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80029a4:	f5a2 72d0 	sub.w	r2, r2, #416	@ 0x1a0
 80029a8:	6812      	ldr	r2, [r2, #0]
 80029aa:	fa92 f1a2 	rbit	r1, r2
 80029ae:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80029b2:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 80029b6:	6011      	str	r1, [r2, #0]
  return result;
 80029b8:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80029bc:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 80029c0:	6812      	ldr	r2, [r2, #0]
 80029c2:	fab2 f282 	clz	r2, r2
 80029c6:	b2d2      	uxtb	r2, r2
 80029c8:	f042 0220 	orr.w	r2, r2, #32
 80029cc:	b2d2      	uxtb	r2, r2
 80029ce:	f002 021f 	and.w	r2, r2, #31
 80029d2:	2101      	movs	r1, #1
 80029d4:	fa01 f202 	lsl.w	r2, r1, r2
 80029d8:	4013      	ands	r3, r2
 80029da:	2b00      	cmp	r3, #0
 80029dc:	d182      	bne.n	80028e4 <HAL_RCC_OscConfig+0xc5c>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80029de:	4b88      	ldr	r3, [pc, #544]	@ (8002c00 <HAL_RCC_OscConfig+0xf78>)
 80029e0:	685b      	ldr	r3, [r3, #4]
 80029e2:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 80029e6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80029ea:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 80029f2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80029f6:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	6a1b      	ldr	r3, [r3, #32]
 80029fe:	430b      	orrs	r3, r1
 8002a00:	497f      	ldr	r1, [pc, #508]	@ (8002c00 <HAL_RCC_OscConfig+0xf78>)
 8002a02:	4313      	orrs	r3, r2
 8002a04:	604b      	str	r3, [r1, #4]
 8002a06:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002a0a:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 8002a0e:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8002a12:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a14:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002a18:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	fa93 f2a3 	rbit	r2, r3
 8002a22:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002a26:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8002a2a:	601a      	str	r2, [r3, #0]
  return result;
 8002a2c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002a30:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8002a34:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002a36:	fab3 f383 	clz	r3, r3
 8002a3a:	b2db      	uxtb	r3, r3
 8002a3c:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8002a40:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8002a44:	009b      	lsls	r3, r3, #2
 8002a46:	461a      	mov	r2, r3
 8002a48:	2301      	movs	r3, #1
 8002a4a:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a4c:	f7fd ff22 	bl	8000894 <HAL_GetTick>
 8002a50:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002a54:	e009      	b.n	8002a6a <HAL_RCC_OscConfig+0xde2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002a56:	f7fd ff1d 	bl	8000894 <HAL_GetTick>
 8002a5a:	4602      	mov	r2, r0
 8002a5c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002a60:	1ad3      	subs	r3, r2, r3
 8002a62:	2b02      	cmp	r3, #2
 8002a64:	d901      	bls.n	8002a6a <HAL_RCC_OscConfig+0xde2>
          {
            return HAL_TIMEOUT;
 8002a66:	2303      	movs	r3, #3
 8002a68:	e144      	b.n	8002cf4 <HAL_RCC_OscConfig+0x106c>
 8002a6a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002a6e:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 8002a72:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002a76:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a78:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002a7c:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	fa93 f2a3 	rbit	r2, r3
 8002a86:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002a8a:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8002a8e:	601a      	str	r2, [r3, #0]
  return result;
 8002a90:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002a94:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8002a98:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002a9a:	fab3 f383 	clz	r3, r3
 8002a9e:	b2db      	uxtb	r3, r3
 8002aa0:	095b      	lsrs	r3, r3, #5
 8002aa2:	b2db      	uxtb	r3, r3
 8002aa4:	f043 0301 	orr.w	r3, r3, #1
 8002aa8:	b2db      	uxtb	r3, r3
 8002aaa:	2b01      	cmp	r3, #1
 8002aac:	d102      	bne.n	8002ab4 <HAL_RCC_OscConfig+0xe2c>
 8002aae:	4b54      	ldr	r3, [pc, #336]	@ (8002c00 <HAL_RCC_OscConfig+0xf78>)
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	e027      	b.n	8002b04 <HAL_RCC_OscConfig+0xe7c>
 8002ab4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002ab8:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 8002abc:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002ac0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ac2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002ac6:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	fa93 f2a3 	rbit	r2, r3
 8002ad0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002ad4:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 8002ad8:	601a      	str	r2, [r3, #0]
 8002ada:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002ade:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 8002ae2:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002ae6:	601a      	str	r2, [r3, #0]
 8002ae8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002aec:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	fa93 f2a3 	rbit	r2, r3
 8002af6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002afa:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8002afe:	601a      	str	r2, [r3, #0]
 8002b00:	4b3f      	ldr	r3, [pc, #252]	@ (8002c00 <HAL_RCC_OscConfig+0xf78>)
 8002b02:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b04:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002b08:	f5a2 72e4 	sub.w	r2, r2, #456	@ 0x1c8
 8002b0c:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8002b10:	6011      	str	r1, [r2, #0]
 8002b12:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002b16:	f5a2 72e4 	sub.w	r2, r2, #456	@ 0x1c8
 8002b1a:	6812      	ldr	r2, [r2, #0]
 8002b1c:	fa92 f1a2 	rbit	r1, r2
 8002b20:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002b24:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 8002b28:	6011      	str	r1, [r2, #0]
  return result;
 8002b2a:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002b2e:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 8002b32:	6812      	ldr	r2, [r2, #0]
 8002b34:	fab2 f282 	clz	r2, r2
 8002b38:	b2d2      	uxtb	r2, r2
 8002b3a:	f042 0220 	orr.w	r2, r2, #32
 8002b3e:	b2d2      	uxtb	r2, r2
 8002b40:	f002 021f 	and.w	r2, r2, #31
 8002b44:	2101      	movs	r1, #1
 8002b46:	fa01 f202 	lsl.w	r2, r1, r2
 8002b4a:	4013      	ands	r3, r2
 8002b4c:	2b00      	cmp	r3, #0
 8002b4e:	d082      	beq.n	8002a56 <HAL_RCC_OscConfig+0xdce>
 8002b50:	e0cf      	b.n	8002cf2 <HAL_RCC_OscConfig+0x106a>
 8002b52:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002b56:	f5a3 73e8 	sub.w	r3, r3, #464	@ 0x1d0
 8002b5a:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8002b5e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b60:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002b64:	f5a3 73e8 	sub.w	r3, r3, #464	@ 0x1d0
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	fa93 f2a3 	rbit	r2, r3
 8002b6e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002b72:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8002b76:	601a      	str	r2, [r3, #0]
  return result;
 8002b78:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002b7c:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8002b80:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002b82:	fab3 f383 	clz	r3, r3
 8002b86:	b2db      	uxtb	r3, r3
 8002b88:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8002b8c:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8002b90:	009b      	lsls	r3, r3, #2
 8002b92:	461a      	mov	r2, r3
 8002b94:	2300      	movs	r3, #0
 8002b96:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b98:	f7fd fe7c 	bl	8000894 <HAL_GetTick>
 8002b9c:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002ba0:	e009      	b.n	8002bb6 <HAL_RCC_OscConfig+0xf2e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002ba2:	f7fd fe77 	bl	8000894 <HAL_GetTick>
 8002ba6:	4602      	mov	r2, r0
 8002ba8:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002bac:	1ad3      	subs	r3, r2, r3
 8002bae:	2b02      	cmp	r3, #2
 8002bb0:	d901      	bls.n	8002bb6 <HAL_RCC_OscConfig+0xf2e>
          {
            return HAL_TIMEOUT;
 8002bb2:	2303      	movs	r3, #3
 8002bb4:	e09e      	b.n	8002cf4 <HAL_RCC_OscConfig+0x106c>
 8002bb6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002bba:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 8002bbe:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002bc2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002bc4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002bc8:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	fa93 f2a3 	rbit	r2, r3
 8002bd2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002bd6:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 8002bda:	601a      	str	r2, [r3, #0]
  return result;
 8002bdc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002be0:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 8002be4:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002be6:	fab3 f383 	clz	r3, r3
 8002bea:	b2db      	uxtb	r3, r3
 8002bec:	095b      	lsrs	r3, r3, #5
 8002bee:	b2db      	uxtb	r3, r3
 8002bf0:	f043 0301 	orr.w	r3, r3, #1
 8002bf4:	b2db      	uxtb	r3, r3
 8002bf6:	2b01      	cmp	r3, #1
 8002bf8:	d104      	bne.n	8002c04 <HAL_RCC_OscConfig+0xf7c>
 8002bfa:	4b01      	ldr	r3, [pc, #4]	@ (8002c00 <HAL_RCC_OscConfig+0xf78>)
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	e029      	b.n	8002c54 <HAL_RCC_OscConfig+0xfcc>
 8002c00:	40021000 	.word	0x40021000
 8002c04:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002c08:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 8002c0c:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002c10:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c12:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002c16:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	fa93 f2a3 	rbit	r2, r3
 8002c20:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002c24:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 8002c28:	601a      	str	r2, [r3, #0]
 8002c2a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002c2e:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 8002c32:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002c36:	601a      	str	r2, [r3, #0]
 8002c38:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002c3c:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	fa93 f2a3 	rbit	r2, r3
 8002c46:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002c4a:	f5a3 73f6 	sub.w	r3, r3, #492	@ 0x1ec
 8002c4e:	601a      	str	r2, [r3, #0]
 8002c50:	4b2b      	ldr	r3, [pc, #172]	@ (8002d00 <HAL_RCC_OscConfig+0x1078>)
 8002c52:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c54:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002c58:	f5a2 72f8 	sub.w	r2, r2, #496	@ 0x1f0
 8002c5c:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8002c60:	6011      	str	r1, [r2, #0]
 8002c62:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002c66:	f5a2 72f8 	sub.w	r2, r2, #496	@ 0x1f0
 8002c6a:	6812      	ldr	r2, [r2, #0]
 8002c6c:	fa92 f1a2 	rbit	r1, r2
 8002c70:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002c74:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 8002c78:	6011      	str	r1, [r2, #0]
  return result;
 8002c7a:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002c7e:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 8002c82:	6812      	ldr	r2, [r2, #0]
 8002c84:	fab2 f282 	clz	r2, r2
 8002c88:	b2d2      	uxtb	r2, r2
 8002c8a:	f042 0220 	orr.w	r2, r2, #32
 8002c8e:	b2d2      	uxtb	r2, r2
 8002c90:	f002 021f 	and.w	r2, r2, #31
 8002c94:	2101      	movs	r1, #1
 8002c96:	fa01 f202 	lsl.w	r2, r1, r2
 8002c9a:	4013      	ands	r3, r2
 8002c9c:	2b00      	cmp	r3, #0
 8002c9e:	d180      	bne.n	8002ba2 <HAL_RCC_OscConfig+0xf1a>
 8002ca0:	e027      	b.n	8002cf2 <HAL_RCC_OscConfig+0x106a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002ca2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002ca6:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	69db      	ldr	r3, [r3, #28]
 8002cae:	2b01      	cmp	r3, #1
 8002cb0:	d101      	bne.n	8002cb6 <HAL_RCC_OscConfig+0x102e>
      {
        return HAL_ERROR;
 8002cb2:	2301      	movs	r3, #1
 8002cb4:	e01e      	b.n	8002cf4 <HAL_RCC_OscConfig+0x106c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002cb6:	4b12      	ldr	r3, [pc, #72]	@ (8002d00 <HAL_RCC_OscConfig+0x1078>)
 8002cb8:	685b      	ldr	r3, [r3, #4]
 8002cba:	f8c7 31f4 	str.w	r3, [r7, #500]	@ 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8002cbe:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 8002cc2:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8002cc6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002cca:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	6a1b      	ldr	r3, [r3, #32]
 8002cd2:	429a      	cmp	r2, r3
 8002cd4:	d10b      	bne.n	8002cee <HAL_RCC_OscConfig+0x1066>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 8002cd6:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 8002cda:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8002cde:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002ce2:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8002cea:	429a      	cmp	r2, r3
 8002cec:	d001      	beq.n	8002cf2 <HAL_RCC_OscConfig+0x106a>
#endif
        {
          return HAL_ERROR;
 8002cee:	2301      	movs	r3, #1
 8002cf0:	e000      	b.n	8002cf4 <HAL_RCC_OscConfig+0x106c>
        }
      }
    }
  }

  return HAL_OK;
 8002cf2:	2300      	movs	r3, #0
}
 8002cf4:	4618      	mov	r0, r3
 8002cf6:	f507 7700 	add.w	r7, r7, #512	@ 0x200
 8002cfa:	46bd      	mov	sp, r7
 8002cfc:	bd80      	pop	{r7, pc}
 8002cfe:	bf00      	nop
 8002d00:	40021000 	.word	0x40021000

08002d04 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002d04:	b580      	push	{r7, lr}
 8002d06:	b09e      	sub	sp, #120	@ 0x78
 8002d08:	af00      	add	r7, sp, #0
 8002d0a:	6078      	str	r0, [r7, #4]
 8002d0c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8002d0e:	2300      	movs	r3, #0
 8002d10:	677b      	str	r3, [r7, #116]	@ 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	2b00      	cmp	r3, #0
 8002d16:	d101      	bne.n	8002d1c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8002d18:	2301      	movs	r3, #1
 8002d1a:	e162      	b.n	8002fe2 <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002d1c:	4b90      	ldr	r3, [pc, #576]	@ (8002f60 <HAL_RCC_ClockConfig+0x25c>)
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	f003 0307 	and.w	r3, r3, #7
 8002d24:	683a      	ldr	r2, [r7, #0]
 8002d26:	429a      	cmp	r2, r3
 8002d28:	d910      	bls.n	8002d4c <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002d2a:	4b8d      	ldr	r3, [pc, #564]	@ (8002f60 <HAL_RCC_ClockConfig+0x25c>)
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	f023 0207 	bic.w	r2, r3, #7
 8002d32:	498b      	ldr	r1, [pc, #556]	@ (8002f60 <HAL_RCC_ClockConfig+0x25c>)
 8002d34:	683b      	ldr	r3, [r7, #0]
 8002d36:	4313      	orrs	r3, r2
 8002d38:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002d3a:	4b89      	ldr	r3, [pc, #548]	@ (8002f60 <HAL_RCC_ClockConfig+0x25c>)
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	f003 0307 	and.w	r3, r3, #7
 8002d42:	683a      	ldr	r2, [r7, #0]
 8002d44:	429a      	cmp	r2, r3
 8002d46:	d001      	beq.n	8002d4c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8002d48:	2301      	movs	r3, #1
 8002d4a:	e14a      	b.n	8002fe2 <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	f003 0302 	and.w	r3, r3, #2
 8002d54:	2b00      	cmp	r3, #0
 8002d56:	d008      	beq.n	8002d6a <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002d58:	4b82      	ldr	r3, [pc, #520]	@ (8002f64 <HAL_RCC_ClockConfig+0x260>)
 8002d5a:	685b      	ldr	r3, [r3, #4]
 8002d5c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	689b      	ldr	r3, [r3, #8]
 8002d64:	497f      	ldr	r1, [pc, #508]	@ (8002f64 <HAL_RCC_ClockConfig+0x260>)
 8002d66:	4313      	orrs	r3, r2
 8002d68:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	f003 0301 	and.w	r3, r3, #1
 8002d72:	2b00      	cmp	r3, #0
 8002d74:	f000 80dc 	beq.w	8002f30 <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	685b      	ldr	r3, [r3, #4]
 8002d7c:	2b01      	cmp	r3, #1
 8002d7e:	d13c      	bne.n	8002dfa <HAL_RCC_ClockConfig+0xf6>
 8002d80:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002d84:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d86:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002d88:	fa93 f3a3 	rbit	r3, r3
 8002d8c:	66fb      	str	r3, [r7, #108]	@ 0x6c
  return result;
 8002d8e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002d90:	fab3 f383 	clz	r3, r3
 8002d94:	b2db      	uxtb	r3, r3
 8002d96:	095b      	lsrs	r3, r3, #5
 8002d98:	b2db      	uxtb	r3, r3
 8002d9a:	f043 0301 	orr.w	r3, r3, #1
 8002d9e:	b2db      	uxtb	r3, r3
 8002da0:	2b01      	cmp	r3, #1
 8002da2:	d102      	bne.n	8002daa <HAL_RCC_ClockConfig+0xa6>
 8002da4:	4b6f      	ldr	r3, [pc, #444]	@ (8002f64 <HAL_RCC_ClockConfig+0x260>)
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	e00f      	b.n	8002dca <HAL_RCC_ClockConfig+0xc6>
 8002daa:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002dae:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002db0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002db2:	fa93 f3a3 	rbit	r3, r3
 8002db6:	667b      	str	r3, [r7, #100]	@ 0x64
 8002db8:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002dbc:	663b      	str	r3, [r7, #96]	@ 0x60
 8002dbe:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002dc0:	fa93 f3a3 	rbit	r3, r3
 8002dc4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8002dc6:	4b67      	ldr	r3, [pc, #412]	@ (8002f64 <HAL_RCC_ClockConfig+0x260>)
 8002dc8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002dca:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8002dce:	65ba      	str	r2, [r7, #88]	@ 0x58
 8002dd0:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8002dd2:	fa92 f2a2 	rbit	r2, r2
 8002dd6:	657a      	str	r2, [r7, #84]	@ 0x54
  return result;
 8002dd8:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8002dda:	fab2 f282 	clz	r2, r2
 8002dde:	b2d2      	uxtb	r2, r2
 8002de0:	f042 0220 	orr.w	r2, r2, #32
 8002de4:	b2d2      	uxtb	r2, r2
 8002de6:	f002 021f 	and.w	r2, r2, #31
 8002dea:	2101      	movs	r1, #1
 8002dec:	fa01 f202 	lsl.w	r2, r1, r2
 8002df0:	4013      	ands	r3, r2
 8002df2:	2b00      	cmp	r3, #0
 8002df4:	d17b      	bne.n	8002eee <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8002df6:	2301      	movs	r3, #1
 8002df8:	e0f3      	b.n	8002fe2 <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	685b      	ldr	r3, [r3, #4]
 8002dfe:	2b02      	cmp	r3, #2
 8002e00:	d13c      	bne.n	8002e7c <HAL_RCC_ClockConfig+0x178>
 8002e02:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002e06:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e08:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002e0a:	fa93 f3a3 	rbit	r3, r3
 8002e0e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8002e10:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002e12:	fab3 f383 	clz	r3, r3
 8002e16:	b2db      	uxtb	r3, r3
 8002e18:	095b      	lsrs	r3, r3, #5
 8002e1a:	b2db      	uxtb	r3, r3
 8002e1c:	f043 0301 	orr.w	r3, r3, #1
 8002e20:	b2db      	uxtb	r3, r3
 8002e22:	2b01      	cmp	r3, #1
 8002e24:	d102      	bne.n	8002e2c <HAL_RCC_ClockConfig+0x128>
 8002e26:	4b4f      	ldr	r3, [pc, #316]	@ (8002f64 <HAL_RCC_ClockConfig+0x260>)
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	e00f      	b.n	8002e4c <HAL_RCC_ClockConfig+0x148>
 8002e2c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002e30:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e32:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002e34:	fa93 f3a3 	rbit	r3, r3
 8002e38:	647b      	str	r3, [r7, #68]	@ 0x44
 8002e3a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002e3e:	643b      	str	r3, [r7, #64]	@ 0x40
 8002e40:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002e42:	fa93 f3a3 	rbit	r3, r3
 8002e46:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002e48:	4b46      	ldr	r3, [pc, #280]	@ (8002f64 <HAL_RCC_ClockConfig+0x260>)
 8002e4a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e4c:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002e50:	63ba      	str	r2, [r7, #56]	@ 0x38
 8002e52:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8002e54:	fa92 f2a2 	rbit	r2, r2
 8002e58:	637a      	str	r2, [r7, #52]	@ 0x34
  return result;
 8002e5a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8002e5c:	fab2 f282 	clz	r2, r2
 8002e60:	b2d2      	uxtb	r2, r2
 8002e62:	f042 0220 	orr.w	r2, r2, #32
 8002e66:	b2d2      	uxtb	r2, r2
 8002e68:	f002 021f 	and.w	r2, r2, #31
 8002e6c:	2101      	movs	r1, #1
 8002e6e:	fa01 f202 	lsl.w	r2, r1, r2
 8002e72:	4013      	ands	r3, r2
 8002e74:	2b00      	cmp	r3, #0
 8002e76:	d13a      	bne.n	8002eee <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8002e78:	2301      	movs	r3, #1
 8002e7a:	e0b2      	b.n	8002fe2 <HAL_RCC_ClockConfig+0x2de>
 8002e7c:	2302      	movs	r3, #2
 8002e7e:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e80:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002e82:	fa93 f3a3 	rbit	r3, r3
 8002e86:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 8002e88:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002e8a:	fab3 f383 	clz	r3, r3
 8002e8e:	b2db      	uxtb	r3, r3
 8002e90:	095b      	lsrs	r3, r3, #5
 8002e92:	b2db      	uxtb	r3, r3
 8002e94:	f043 0301 	orr.w	r3, r3, #1
 8002e98:	b2db      	uxtb	r3, r3
 8002e9a:	2b01      	cmp	r3, #1
 8002e9c:	d102      	bne.n	8002ea4 <HAL_RCC_ClockConfig+0x1a0>
 8002e9e:	4b31      	ldr	r3, [pc, #196]	@ (8002f64 <HAL_RCC_ClockConfig+0x260>)
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	e00d      	b.n	8002ec0 <HAL_RCC_ClockConfig+0x1bc>
 8002ea4:	2302      	movs	r3, #2
 8002ea6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ea8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002eaa:	fa93 f3a3 	rbit	r3, r3
 8002eae:	627b      	str	r3, [r7, #36]	@ 0x24
 8002eb0:	2302      	movs	r3, #2
 8002eb2:	623b      	str	r3, [r7, #32]
 8002eb4:	6a3b      	ldr	r3, [r7, #32]
 8002eb6:	fa93 f3a3 	rbit	r3, r3
 8002eba:	61fb      	str	r3, [r7, #28]
 8002ebc:	4b29      	ldr	r3, [pc, #164]	@ (8002f64 <HAL_RCC_ClockConfig+0x260>)
 8002ebe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ec0:	2202      	movs	r2, #2
 8002ec2:	61ba      	str	r2, [r7, #24]
 8002ec4:	69ba      	ldr	r2, [r7, #24]
 8002ec6:	fa92 f2a2 	rbit	r2, r2
 8002eca:	617a      	str	r2, [r7, #20]
  return result;
 8002ecc:	697a      	ldr	r2, [r7, #20]
 8002ece:	fab2 f282 	clz	r2, r2
 8002ed2:	b2d2      	uxtb	r2, r2
 8002ed4:	f042 0220 	orr.w	r2, r2, #32
 8002ed8:	b2d2      	uxtb	r2, r2
 8002eda:	f002 021f 	and.w	r2, r2, #31
 8002ede:	2101      	movs	r1, #1
 8002ee0:	fa01 f202 	lsl.w	r2, r1, r2
 8002ee4:	4013      	ands	r3, r2
 8002ee6:	2b00      	cmp	r3, #0
 8002ee8:	d101      	bne.n	8002eee <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8002eea:	2301      	movs	r3, #1
 8002eec:	e079      	b.n	8002fe2 <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002eee:	4b1d      	ldr	r3, [pc, #116]	@ (8002f64 <HAL_RCC_ClockConfig+0x260>)
 8002ef0:	685b      	ldr	r3, [r3, #4]
 8002ef2:	f023 0203 	bic.w	r2, r3, #3
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	685b      	ldr	r3, [r3, #4]
 8002efa:	491a      	ldr	r1, [pc, #104]	@ (8002f64 <HAL_RCC_ClockConfig+0x260>)
 8002efc:	4313      	orrs	r3, r2
 8002efe:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002f00:	f7fd fcc8 	bl	8000894 <HAL_GetTick>
 8002f04:	6778      	str	r0, [r7, #116]	@ 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002f06:	e00a      	b.n	8002f1e <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002f08:	f7fd fcc4 	bl	8000894 <HAL_GetTick>
 8002f0c:	4602      	mov	r2, r0
 8002f0e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002f10:	1ad3      	subs	r3, r2, r3
 8002f12:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002f16:	4293      	cmp	r3, r2
 8002f18:	d901      	bls.n	8002f1e <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 8002f1a:	2303      	movs	r3, #3
 8002f1c:	e061      	b.n	8002fe2 <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002f1e:	4b11      	ldr	r3, [pc, #68]	@ (8002f64 <HAL_RCC_ClockConfig+0x260>)
 8002f20:	685b      	ldr	r3, [r3, #4]
 8002f22:	f003 020c 	and.w	r2, r3, #12
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	685b      	ldr	r3, [r3, #4]
 8002f2a:	009b      	lsls	r3, r3, #2
 8002f2c:	429a      	cmp	r2, r3
 8002f2e:	d1eb      	bne.n	8002f08 <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002f30:	4b0b      	ldr	r3, [pc, #44]	@ (8002f60 <HAL_RCC_ClockConfig+0x25c>)
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	f003 0307 	and.w	r3, r3, #7
 8002f38:	683a      	ldr	r2, [r7, #0]
 8002f3a:	429a      	cmp	r2, r3
 8002f3c:	d214      	bcs.n	8002f68 <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002f3e:	4b08      	ldr	r3, [pc, #32]	@ (8002f60 <HAL_RCC_ClockConfig+0x25c>)
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	f023 0207 	bic.w	r2, r3, #7
 8002f46:	4906      	ldr	r1, [pc, #24]	@ (8002f60 <HAL_RCC_ClockConfig+0x25c>)
 8002f48:	683b      	ldr	r3, [r7, #0]
 8002f4a:	4313      	orrs	r3, r2
 8002f4c:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002f4e:	4b04      	ldr	r3, [pc, #16]	@ (8002f60 <HAL_RCC_ClockConfig+0x25c>)
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	f003 0307 	and.w	r3, r3, #7
 8002f56:	683a      	ldr	r2, [r7, #0]
 8002f58:	429a      	cmp	r2, r3
 8002f5a:	d005      	beq.n	8002f68 <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 8002f5c:	2301      	movs	r3, #1
 8002f5e:	e040      	b.n	8002fe2 <HAL_RCC_ClockConfig+0x2de>
 8002f60:	40022000 	.word	0x40022000
 8002f64:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	f003 0304 	and.w	r3, r3, #4
 8002f70:	2b00      	cmp	r3, #0
 8002f72:	d008      	beq.n	8002f86 <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002f74:	4b1d      	ldr	r3, [pc, #116]	@ (8002fec <HAL_RCC_ClockConfig+0x2e8>)
 8002f76:	685b      	ldr	r3, [r3, #4]
 8002f78:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	68db      	ldr	r3, [r3, #12]
 8002f80:	491a      	ldr	r1, [pc, #104]	@ (8002fec <HAL_RCC_ClockConfig+0x2e8>)
 8002f82:	4313      	orrs	r3, r2
 8002f84:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	f003 0308 	and.w	r3, r3, #8
 8002f8e:	2b00      	cmp	r3, #0
 8002f90:	d009      	beq.n	8002fa6 <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002f92:	4b16      	ldr	r3, [pc, #88]	@ (8002fec <HAL_RCC_ClockConfig+0x2e8>)
 8002f94:	685b      	ldr	r3, [r3, #4]
 8002f96:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	691b      	ldr	r3, [r3, #16]
 8002f9e:	00db      	lsls	r3, r3, #3
 8002fa0:	4912      	ldr	r1, [pc, #72]	@ (8002fec <HAL_RCC_ClockConfig+0x2e8>)
 8002fa2:	4313      	orrs	r3, r2
 8002fa4:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8002fa6:	f000 f829 	bl	8002ffc <HAL_RCC_GetSysClockFreq>
 8002faa:	4601      	mov	r1, r0
 8002fac:	4b0f      	ldr	r3, [pc, #60]	@ (8002fec <HAL_RCC_ClockConfig+0x2e8>)
 8002fae:	685b      	ldr	r3, [r3, #4]
 8002fb0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002fb4:	22f0      	movs	r2, #240	@ 0xf0
 8002fb6:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002fb8:	693a      	ldr	r2, [r7, #16]
 8002fba:	fa92 f2a2 	rbit	r2, r2
 8002fbe:	60fa      	str	r2, [r7, #12]
  return result;
 8002fc0:	68fa      	ldr	r2, [r7, #12]
 8002fc2:	fab2 f282 	clz	r2, r2
 8002fc6:	b2d2      	uxtb	r2, r2
 8002fc8:	40d3      	lsrs	r3, r2
 8002fca:	4a09      	ldr	r2, [pc, #36]	@ (8002ff0 <HAL_RCC_ClockConfig+0x2ec>)
 8002fcc:	5cd3      	ldrb	r3, [r2, r3]
 8002fce:	fa21 f303 	lsr.w	r3, r1, r3
 8002fd2:	4a08      	ldr	r2, [pc, #32]	@ (8002ff4 <HAL_RCC_ClockConfig+0x2f0>)
 8002fd4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 8002fd6:	4b08      	ldr	r3, [pc, #32]	@ (8002ff8 <HAL_RCC_ClockConfig+0x2f4>)
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	4618      	mov	r0, r3
 8002fdc:	f7fd fc16 	bl	800080c <HAL_InitTick>
  
  return HAL_OK;
 8002fe0:	2300      	movs	r3, #0
}
 8002fe2:	4618      	mov	r0, r3
 8002fe4:	3778      	adds	r7, #120	@ 0x78
 8002fe6:	46bd      	mov	sp, r7
 8002fe8:	bd80      	pop	{r7, pc}
 8002fea:	bf00      	nop
 8002fec:	40021000 	.word	0x40021000
 8002ff0:	08003b40 	.word	0x08003b40
 8002ff4:	20000000 	.word	0x20000000
 8002ff8:	20000004 	.word	0x20000004

08002ffc <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002ffc:	b480      	push	{r7}
 8002ffe:	b087      	sub	sp, #28
 8003000:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003002:	2300      	movs	r3, #0
 8003004:	60fb      	str	r3, [r7, #12]
 8003006:	2300      	movs	r3, #0
 8003008:	60bb      	str	r3, [r7, #8]
 800300a:	2300      	movs	r3, #0
 800300c:	617b      	str	r3, [r7, #20]
 800300e:	2300      	movs	r3, #0
 8003010:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8003012:	2300      	movs	r3, #0
 8003014:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 8003016:	4b1e      	ldr	r3, [pc, #120]	@ (8003090 <HAL_RCC_GetSysClockFreq+0x94>)
 8003018:	685b      	ldr	r3, [r3, #4]
 800301a:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800301c:	68fb      	ldr	r3, [r7, #12]
 800301e:	f003 030c 	and.w	r3, r3, #12
 8003022:	2b04      	cmp	r3, #4
 8003024:	d002      	beq.n	800302c <HAL_RCC_GetSysClockFreq+0x30>
 8003026:	2b08      	cmp	r3, #8
 8003028:	d003      	beq.n	8003032 <HAL_RCC_GetSysClockFreq+0x36>
 800302a:	e026      	b.n	800307a <HAL_RCC_GetSysClockFreq+0x7e>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800302c:	4b19      	ldr	r3, [pc, #100]	@ (8003094 <HAL_RCC_GetSysClockFreq+0x98>)
 800302e:	613b      	str	r3, [r7, #16]
      break;
 8003030:	e026      	b.n	8003080 <HAL_RCC_GetSysClockFreq+0x84>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8003032:	68fb      	ldr	r3, [r7, #12]
 8003034:	0c9b      	lsrs	r3, r3, #18
 8003036:	f003 030f 	and.w	r3, r3, #15
 800303a:	4a17      	ldr	r2, [pc, #92]	@ (8003098 <HAL_RCC_GetSysClockFreq+0x9c>)
 800303c:	5cd3      	ldrb	r3, [r2, r3]
 800303e:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_Pos];
 8003040:	4b13      	ldr	r3, [pc, #76]	@ (8003090 <HAL_RCC_GetSysClockFreq+0x94>)
 8003042:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003044:	f003 030f 	and.w	r3, r3, #15
 8003048:	4a14      	ldr	r2, [pc, #80]	@ (800309c <HAL_RCC_GetSysClockFreq+0xa0>)
 800304a:	5cd3      	ldrb	r3, [r2, r3]
 800304c:	60bb      	str	r3, [r7, #8]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 800304e:	68fb      	ldr	r3, [r7, #12]
 8003050:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003054:	2b00      	cmp	r3, #0
 8003056:	d008      	beq.n	800306a <HAL_RCC_GetSysClockFreq+0x6e>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8003058:	4a0e      	ldr	r2, [pc, #56]	@ (8003094 <HAL_RCC_GetSysClockFreq+0x98>)
 800305a:	68bb      	ldr	r3, [r7, #8]
 800305c:	fbb2 f2f3 	udiv	r2, r2, r3
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	fb02 f303 	mul.w	r3, r2, r3
 8003066:	617b      	str	r3, [r7, #20]
 8003068:	e004      	b.n	8003074 <HAL_RCC_GetSysClockFreq+0x78>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	4a0c      	ldr	r2, [pc, #48]	@ (80030a0 <HAL_RCC_GetSysClockFreq+0xa4>)
 800306e:	fb02 f303 	mul.w	r3, r2, r3
 8003072:	617b      	str	r3, [r7, #20]
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8003074:	697b      	ldr	r3, [r7, #20]
 8003076:	613b      	str	r3, [r7, #16]
      break;
 8003078:	e002      	b.n	8003080 <HAL_RCC_GetSysClockFreq+0x84>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800307a:	4b06      	ldr	r3, [pc, #24]	@ (8003094 <HAL_RCC_GetSysClockFreq+0x98>)
 800307c:	613b      	str	r3, [r7, #16]
      break;
 800307e:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003080:	693b      	ldr	r3, [r7, #16]
}
 8003082:	4618      	mov	r0, r3
 8003084:	371c      	adds	r7, #28
 8003086:	46bd      	mov	sp, r7
 8003088:	f85d 7b04 	ldr.w	r7, [sp], #4
 800308c:	4770      	bx	lr
 800308e:	bf00      	nop
 8003090:	40021000 	.word	0x40021000
 8003094:	007a1200 	.word	0x007a1200
 8003098:	08003b58 	.word	0x08003b58
 800309c:	08003b68 	.word	0x08003b68
 80030a0:	003d0900 	.word	0x003d0900

080030a4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80030a4:	b480      	push	{r7}
 80030a6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80030a8:	4b03      	ldr	r3, [pc, #12]	@ (80030b8 <HAL_RCC_GetHCLKFreq+0x14>)
 80030aa:	681b      	ldr	r3, [r3, #0]
}
 80030ac:	4618      	mov	r0, r3
 80030ae:	46bd      	mov	sp, r7
 80030b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030b4:	4770      	bx	lr
 80030b6:	bf00      	nop
 80030b8:	20000000 	.word	0x20000000

080030bc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80030bc:	b580      	push	{r7, lr}
 80030be:	b082      	sub	sp, #8
 80030c0:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 80030c2:	f7ff ffef 	bl	80030a4 <HAL_RCC_GetHCLKFreq>
 80030c6:	4601      	mov	r1, r0
 80030c8:	4b0b      	ldr	r3, [pc, #44]	@ (80030f8 <HAL_RCC_GetPCLK1Freq+0x3c>)
 80030ca:	685b      	ldr	r3, [r3, #4]
 80030cc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80030d0:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 80030d4:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80030d6:	687a      	ldr	r2, [r7, #4]
 80030d8:	fa92 f2a2 	rbit	r2, r2
 80030dc:	603a      	str	r2, [r7, #0]
  return result;
 80030de:	683a      	ldr	r2, [r7, #0]
 80030e0:	fab2 f282 	clz	r2, r2
 80030e4:	b2d2      	uxtb	r2, r2
 80030e6:	40d3      	lsrs	r3, r2
 80030e8:	4a04      	ldr	r2, [pc, #16]	@ (80030fc <HAL_RCC_GetPCLK1Freq+0x40>)
 80030ea:	5cd3      	ldrb	r3, [r2, r3]
 80030ec:	fa21 f303 	lsr.w	r3, r1, r3
}    
 80030f0:	4618      	mov	r0, r3
 80030f2:	3708      	adds	r7, #8
 80030f4:	46bd      	mov	sp, r7
 80030f6:	bd80      	pop	{r7, pc}
 80030f8:	40021000 	.word	0x40021000
 80030fc:	08003b50 	.word	0x08003b50

08003100 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003100:	b580      	push	{r7, lr}
 8003102:	b082      	sub	sp, #8
 8003104:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8003106:	f7ff ffcd 	bl	80030a4 <HAL_RCC_GetHCLKFreq>
 800310a:	4601      	mov	r1, r0
 800310c:	4b0b      	ldr	r3, [pc, #44]	@ (800313c <HAL_RCC_GetPCLK2Freq+0x3c>)
 800310e:	685b      	ldr	r3, [r3, #4]
 8003110:	f403 5360 	and.w	r3, r3, #14336	@ 0x3800
 8003114:	f44f 5260 	mov.w	r2, #14336	@ 0x3800
 8003118:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800311a:	687a      	ldr	r2, [r7, #4]
 800311c:	fa92 f2a2 	rbit	r2, r2
 8003120:	603a      	str	r2, [r7, #0]
  return result;
 8003122:	683a      	ldr	r2, [r7, #0]
 8003124:	fab2 f282 	clz	r2, r2
 8003128:	b2d2      	uxtb	r2, r2
 800312a:	40d3      	lsrs	r3, r2
 800312c:	4a04      	ldr	r2, [pc, #16]	@ (8003140 <HAL_RCC_GetPCLK2Freq+0x40>)
 800312e:	5cd3      	ldrb	r3, [r2, r3]
 8003130:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8003134:	4618      	mov	r0, r3
 8003136:	3708      	adds	r7, #8
 8003138:	46bd      	mov	sp, r7
 800313a:	bd80      	pop	{r7, pc}
 800313c:	40021000 	.word	0x40021000
 8003140:	08003b50 	.word	0x08003b50

08003144 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003144:	b580      	push	{r7, lr}
 8003146:	b092      	sub	sp, #72	@ 0x48
 8003148:	af00      	add	r7, sp, #0
 800314a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800314c:	2300      	movs	r3, #0
 800314e:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t temp_reg = 0U;
 8003150:	2300      	movs	r3, #0
 8003152:	63fb      	str	r3, [r7, #60]	@ 0x3c
  FlagStatus       pwrclkchanged = RESET;
 8003154:	2300      	movs	r3, #0
 8003156:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003162:	2b00      	cmp	r3, #0
 8003164:	f000 80cd 	beq.w	8003302 <HAL_RCCEx_PeriphCLKConfig+0x1be>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003168:	4b86      	ldr	r3, [pc, #536]	@ (8003384 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 800316a:	69db      	ldr	r3, [r3, #28]
 800316c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003170:	2b00      	cmp	r3, #0
 8003172:	d10e      	bne.n	8003192 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003174:	4b83      	ldr	r3, [pc, #524]	@ (8003384 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003176:	69db      	ldr	r3, [r3, #28]
 8003178:	4a82      	ldr	r2, [pc, #520]	@ (8003384 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 800317a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800317e:	61d3      	str	r3, [r2, #28]
 8003180:	4b80      	ldr	r3, [pc, #512]	@ (8003384 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003182:	69db      	ldr	r3, [r3, #28]
 8003184:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003188:	60bb      	str	r3, [r7, #8]
 800318a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800318c:	2301      	movs	r3, #1
 800318e:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003192:	4b7d      	ldr	r3, [pc, #500]	@ (8003388 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800319a:	2b00      	cmp	r3, #0
 800319c:	d118      	bne.n	80031d0 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800319e:	4b7a      	ldr	r3, [pc, #488]	@ (8003388 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	4a79      	ldr	r2, [pc, #484]	@ (8003388 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 80031a4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80031a8:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80031aa:	f7fd fb73 	bl	8000894 <HAL_GetTick>
 80031ae:	6438      	str	r0, [r7, #64]	@ 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80031b0:	e008      	b.n	80031c4 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80031b2:	f7fd fb6f 	bl	8000894 <HAL_GetTick>
 80031b6:	4602      	mov	r2, r0
 80031b8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80031ba:	1ad3      	subs	r3, r2, r3
 80031bc:	2b64      	cmp	r3, #100	@ 0x64
 80031be:	d901      	bls.n	80031c4 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 80031c0:	2303      	movs	r3, #3
 80031c2:	e0db      	b.n	800337c <HAL_RCCEx_PeriphCLKConfig+0x238>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80031c4:	4b70      	ldr	r3, [pc, #448]	@ (8003388 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80031cc:	2b00      	cmp	r3, #0
 80031ce:	d0f0      	beq.n	80031b2 <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80031d0:	4b6c      	ldr	r3, [pc, #432]	@ (8003384 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80031d2:	6a1b      	ldr	r3, [r3, #32]
 80031d4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80031d8:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80031da:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80031dc:	2b00      	cmp	r3, #0
 80031de:	d07d      	beq.n	80032dc <HAL_RCCEx_PeriphCLKConfig+0x198>
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	685b      	ldr	r3, [r3, #4]
 80031e4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80031e8:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80031ea:	429a      	cmp	r2, r3
 80031ec:	d076      	beq.n	80032dc <HAL_RCCEx_PeriphCLKConfig+0x198>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80031ee:	4b65      	ldr	r3, [pc, #404]	@ (8003384 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80031f0:	6a1b      	ldr	r3, [r3, #32]
 80031f2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80031f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80031f8:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80031fc:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80031fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003200:	fa93 f3a3 	rbit	r3, r3
 8003204:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 8003206:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003208:	fab3 f383 	clz	r3, r3
 800320c:	b2db      	uxtb	r3, r3
 800320e:	461a      	mov	r2, r3
 8003210:	4b5e      	ldr	r3, [pc, #376]	@ (800338c <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8003212:	4413      	add	r3, r2
 8003214:	009b      	lsls	r3, r3, #2
 8003216:	461a      	mov	r2, r3
 8003218:	2301      	movs	r3, #1
 800321a:	6013      	str	r3, [r2, #0]
 800321c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8003220:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003222:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003224:	fa93 f3a3 	rbit	r3, r3
 8003228:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 800322a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 800322c:	fab3 f383 	clz	r3, r3
 8003230:	b2db      	uxtb	r3, r3
 8003232:	461a      	mov	r2, r3
 8003234:	4b55      	ldr	r3, [pc, #340]	@ (800338c <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8003236:	4413      	add	r3, r2
 8003238:	009b      	lsls	r3, r3, #2
 800323a:	461a      	mov	r2, r3
 800323c:	2300      	movs	r3, #0
 800323e:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8003240:	4a50      	ldr	r2, [pc, #320]	@ (8003384 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003242:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003244:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8003246:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003248:	f003 0301 	and.w	r3, r3, #1
 800324c:	2b00      	cmp	r3, #0
 800324e:	d045      	beq.n	80032dc <HAL_RCCEx_PeriphCLKConfig+0x198>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003250:	f7fd fb20 	bl	8000894 <HAL_GetTick>
 8003254:	6438      	str	r0, [r7, #64]	@ 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003256:	e00a      	b.n	800326e <HAL_RCCEx_PeriphCLKConfig+0x12a>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003258:	f7fd fb1c 	bl	8000894 <HAL_GetTick>
 800325c:	4602      	mov	r2, r0
 800325e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003260:	1ad3      	subs	r3, r2, r3
 8003262:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003266:	4293      	cmp	r3, r2
 8003268:	d901      	bls.n	800326e <HAL_RCCEx_PeriphCLKConfig+0x12a>
          {
            return HAL_TIMEOUT;
 800326a:	2303      	movs	r3, #3
 800326c:	e086      	b.n	800337c <HAL_RCCEx_PeriphCLKConfig+0x238>
 800326e:	2302      	movs	r3, #2
 8003270:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003272:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003274:	fa93 f3a3 	rbit	r3, r3
 8003278:	627b      	str	r3, [r7, #36]	@ 0x24
 800327a:	2302      	movs	r3, #2
 800327c:	623b      	str	r3, [r7, #32]
 800327e:	6a3b      	ldr	r3, [r7, #32]
 8003280:	fa93 f3a3 	rbit	r3, r3
 8003284:	61fb      	str	r3, [r7, #28]
  return result;
 8003286:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003288:	fab3 f383 	clz	r3, r3
 800328c:	b2db      	uxtb	r3, r3
 800328e:	095b      	lsrs	r3, r3, #5
 8003290:	b2db      	uxtb	r3, r3
 8003292:	f043 0302 	orr.w	r3, r3, #2
 8003296:	b2db      	uxtb	r3, r3
 8003298:	2b02      	cmp	r3, #2
 800329a:	d102      	bne.n	80032a2 <HAL_RCCEx_PeriphCLKConfig+0x15e>
 800329c:	4b39      	ldr	r3, [pc, #228]	@ (8003384 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 800329e:	6a1b      	ldr	r3, [r3, #32]
 80032a0:	e007      	b.n	80032b2 <HAL_RCCEx_PeriphCLKConfig+0x16e>
 80032a2:	2302      	movs	r3, #2
 80032a4:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80032a6:	69bb      	ldr	r3, [r7, #24]
 80032a8:	fa93 f3a3 	rbit	r3, r3
 80032ac:	617b      	str	r3, [r7, #20]
 80032ae:	4b35      	ldr	r3, [pc, #212]	@ (8003384 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80032b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032b2:	2202      	movs	r2, #2
 80032b4:	613a      	str	r2, [r7, #16]
 80032b6:	693a      	ldr	r2, [r7, #16]
 80032b8:	fa92 f2a2 	rbit	r2, r2
 80032bc:	60fa      	str	r2, [r7, #12]
  return result;
 80032be:	68fa      	ldr	r2, [r7, #12]
 80032c0:	fab2 f282 	clz	r2, r2
 80032c4:	b2d2      	uxtb	r2, r2
 80032c6:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80032ca:	b2d2      	uxtb	r2, r2
 80032cc:	f002 021f 	and.w	r2, r2, #31
 80032d0:	2101      	movs	r1, #1
 80032d2:	fa01 f202 	lsl.w	r2, r1, r2
 80032d6:	4013      	ands	r3, r2
 80032d8:	2b00      	cmp	r3, #0
 80032da:	d0bd      	beq.n	8003258 <HAL_RCCEx_PeriphCLKConfig+0x114>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 80032dc:	4b29      	ldr	r3, [pc, #164]	@ (8003384 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80032de:	6a1b      	ldr	r3, [r3, #32]
 80032e0:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	685b      	ldr	r3, [r3, #4]
 80032e8:	4926      	ldr	r1, [pc, #152]	@ (8003384 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80032ea:	4313      	orrs	r3, r2
 80032ec:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80032ee:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80032f2:	2b01      	cmp	r3, #1
 80032f4:	d105      	bne.n	8003302 <HAL_RCCEx_PeriphCLKConfig+0x1be>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80032f6:	4b23      	ldr	r3, [pc, #140]	@ (8003384 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80032f8:	69db      	ldr	r3, [r3, #28]
 80032fa:	4a22      	ldr	r2, [pc, #136]	@ (8003384 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80032fc:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003300:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	f003 0301 	and.w	r3, r3, #1
 800330a:	2b00      	cmp	r3, #0
 800330c:	d008      	beq.n	8003320 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800330e:	4b1d      	ldr	r3, [pc, #116]	@ (8003384 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003310:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003312:	f023 0203 	bic.w	r2, r3, #3
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	689b      	ldr	r3, [r3, #8]
 800331a:	491a      	ldr	r1, [pc, #104]	@ (8003384 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 800331c:	4313      	orrs	r3, r2
 800331e:	630b      	str	r3, [r1, #48]	@ 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	f003 0320 	and.w	r3, r3, #32
 8003328:	2b00      	cmp	r3, #0
 800332a:	d008      	beq.n	800333e <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800332c:	4b15      	ldr	r3, [pc, #84]	@ (8003384 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 800332e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003330:	f023 0210 	bic.w	r2, r3, #16
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	68db      	ldr	r3, [r3, #12]
 8003338:	4912      	ldr	r1, [pc, #72]	@ (8003384 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 800333a:	4313      	orrs	r3, r2
 800333c:	630b      	str	r3, [r1, #48]	@ 0x30
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003346:	2b00      	cmp	r3, #0
 8003348:	d008      	beq.n	800335c <HAL_RCCEx_PeriphCLKConfig+0x218>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 800334a:	4b0e      	ldr	r3, [pc, #56]	@ (8003384 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 800334c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800334e:	f423 72f8 	bic.w	r2, r3, #496	@ 0x1f0
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	691b      	ldr	r3, [r3, #16]
 8003356:	490b      	ldr	r1, [pc, #44]	@ (8003384 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003358:	4313      	orrs	r3, r2
 800335a:	62cb      	str	r3, [r1, #44]	@ 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003364:	2b00      	cmp	r3, #0
 8003366:	d008      	beq.n	800337a <HAL_RCCEx_PeriphCLKConfig+0x236>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8003368:	4b06      	ldr	r3, [pc, #24]	@ (8003384 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 800336a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800336c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	695b      	ldr	r3, [r3, #20]
 8003374:	4903      	ldr	r1, [pc, #12]	@ (8003384 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003376:	4313      	orrs	r3, r2
 8003378:	630b      	str	r3, [r1, #48]	@ 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 800337a:	2300      	movs	r3, #0
}
 800337c:	4618      	mov	r0, r3
 800337e:	3748      	adds	r7, #72	@ 0x48
 8003380:	46bd      	mov	sp, r7
 8003382:	bd80      	pop	{r7, pc}
 8003384:	40021000 	.word	0x40021000
 8003388:	40007000 	.word	0x40007000
 800338c:	10908100 	.word	0x10908100

08003390 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003390:	b580      	push	{r7, lr}
 8003392:	b082      	sub	sp, #8
 8003394:	af00      	add	r7, sp, #0
 8003396:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	2b00      	cmp	r3, #0
 800339c:	d101      	bne.n	80033a2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800339e:	2301      	movs	r3, #1
 80033a0:	e040      	b.n	8003424 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80033a6:	2b00      	cmp	r3, #0
 80033a8:	d106      	bne.n	80033b8 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	2200      	movs	r2, #0
 80033ae:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80033b2:	6878      	ldr	r0, [r7, #4]
 80033b4:	f7fd f964 	bl	8000680 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	2224      	movs	r2, #36	@ 0x24
 80033bc:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	681a      	ldr	r2, [r3, #0]
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	f022 0201 	bic.w	r2, r2, #1
 80033cc:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033d2:	2b00      	cmp	r3, #0
 80033d4:	d002      	beq.n	80033dc <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 80033d6:	6878      	ldr	r0, [r7, #4]
 80033d8:	f000 f95e 	bl	8003698 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80033dc:	6878      	ldr	r0, [r7, #4]
 80033de:	f000 f825 	bl	800342c <UART_SetConfig>
 80033e2:	4603      	mov	r3, r0
 80033e4:	2b01      	cmp	r3, #1
 80033e6:	d101      	bne.n	80033ec <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 80033e8:	2301      	movs	r3, #1
 80033ea:	e01b      	b.n	8003424 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	685a      	ldr	r2, [r3, #4]
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80033fa:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	689a      	ldr	r2, [r3, #8]
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800340a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	681a      	ldr	r2, [r3, #0]
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	f042 0201 	orr.w	r2, r2, #1
 800341a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800341c:	6878      	ldr	r0, [r7, #4]
 800341e:	f000 f9dd 	bl	80037dc <UART_CheckIdleState>
 8003422:	4603      	mov	r3, r0
}
 8003424:	4618      	mov	r0, r3
 8003426:	3708      	adds	r7, #8
 8003428:	46bd      	mov	sp, r7
 800342a:	bd80      	pop	{r7, pc}

0800342c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800342c:	b580      	push	{r7, lr}
 800342e:	b088      	sub	sp, #32
 8003430:	af00      	add	r7, sp, #0
 8003432:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003434:	2300      	movs	r3, #0
 8003436:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	689a      	ldr	r2, [r3, #8]
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	691b      	ldr	r3, [r3, #16]
 8003440:	431a      	orrs	r2, r3
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	695b      	ldr	r3, [r3, #20]
 8003446:	431a      	orrs	r2, r3
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	69db      	ldr	r3, [r3, #28]
 800344c:	4313      	orrs	r3, r2
 800344e:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	681a      	ldr	r2, [r3, #0]
 8003456:	4b8a      	ldr	r3, [pc, #552]	@ (8003680 <UART_SetConfig+0x254>)
 8003458:	4013      	ands	r3, r2
 800345a:	687a      	ldr	r2, [r7, #4]
 800345c:	6812      	ldr	r2, [r2, #0]
 800345e:	6979      	ldr	r1, [r7, #20]
 8003460:	430b      	orrs	r3, r1
 8003462:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	685b      	ldr	r3, [r3, #4]
 800346a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	68da      	ldr	r2, [r3, #12]
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	430a      	orrs	r2, r1
 8003478:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	699b      	ldr	r3, [r3, #24]
 800347e:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	6a1b      	ldr	r3, [r3, #32]
 8003484:	697a      	ldr	r2, [r7, #20]
 8003486:	4313      	orrs	r3, r2
 8003488:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	689b      	ldr	r3, [r3, #8]
 8003490:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	697a      	ldr	r2, [r7, #20]
 800349a:	430a      	orrs	r2, r1
 800349c:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	4a78      	ldr	r2, [pc, #480]	@ (8003684 <UART_SetConfig+0x258>)
 80034a4:	4293      	cmp	r3, r2
 80034a6:	d120      	bne.n	80034ea <UART_SetConfig+0xbe>
 80034a8:	4b77      	ldr	r3, [pc, #476]	@ (8003688 <UART_SetConfig+0x25c>)
 80034aa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80034ac:	f003 0303 	and.w	r3, r3, #3
 80034b0:	2b03      	cmp	r3, #3
 80034b2:	d817      	bhi.n	80034e4 <UART_SetConfig+0xb8>
 80034b4:	a201      	add	r2, pc, #4	@ (adr r2, 80034bc <UART_SetConfig+0x90>)
 80034b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80034ba:	bf00      	nop
 80034bc:	080034cd 	.word	0x080034cd
 80034c0:	080034d9 	.word	0x080034d9
 80034c4:	080034df 	.word	0x080034df
 80034c8:	080034d3 	.word	0x080034d3
 80034cc:	2300      	movs	r3, #0
 80034ce:	77fb      	strb	r3, [r7, #31]
 80034d0:	e01d      	b.n	800350e <UART_SetConfig+0xe2>
 80034d2:	2302      	movs	r3, #2
 80034d4:	77fb      	strb	r3, [r7, #31]
 80034d6:	e01a      	b.n	800350e <UART_SetConfig+0xe2>
 80034d8:	2304      	movs	r3, #4
 80034da:	77fb      	strb	r3, [r7, #31]
 80034dc:	e017      	b.n	800350e <UART_SetConfig+0xe2>
 80034de:	2308      	movs	r3, #8
 80034e0:	77fb      	strb	r3, [r7, #31]
 80034e2:	e014      	b.n	800350e <UART_SetConfig+0xe2>
 80034e4:	2310      	movs	r3, #16
 80034e6:	77fb      	strb	r3, [r7, #31]
 80034e8:	e011      	b.n	800350e <UART_SetConfig+0xe2>
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	4a67      	ldr	r2, [pc, #412]	@ (800368c <UART_SetConfig+0x260>)
 80034f0:	4293      	cmp	r3, r2
 80034f2:	d102      	bne.n	80034fa <UART_SetConfig+0xce>
 80034f4:	2300      	movs	r3, #0
 80034f6:	77fb      	strb	r3, [r7, #31]
 80034f8:	e009      	b.n	800350e <UART_SetConfig+0xe2>
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	4a64      	ldr	r2, [pc, #400]	@ (8003690 <UART_SetConfig+0x264>)
 8003500:	4293      	cmp	r3, r2
 8003502:	d102      	bne.n	800350a <UART_SetConfig+0xde>
 8003504:	2300      	movs	r3, #0
 8003506:	77fb      	strb	r3, [r7, #31]
 8003508:	e001      	b.n	800350e <UART_SetConfig+0xe2>
 800350a:	2310      	movs	r3, #16
 800350c:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	69db      	ldr	r3, [r3, #28]
 8003512:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003516:	d15a      	bne.n	80035ce <UART_SetConfig+0x1a2>
  {
    switch (clocksource)
 8003518:	7ffb      	ldrb	r3, [r7, #31]
 800351a:	2b08      	cmp	r3, #8
 800351c:	d827      	bhi.n	800356e <UART_SetConfig+0x142>
 800351e:	a201      	add	r2, pc, #4	@ (adr r2, 8003524 <UART_SetConfig+0xf8>)
 8003520:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003524:	08003549 	.word	0x08003549
 8003528:	08003551 	.word	0x08003551
 800352c:	08003559 	.word	0x08003559
 8003530:	0800356f 	.word	0x0800356f
 8003534:	0800355f 	.word	0x0800355f
 8003538:	0800356f 	.word	0x0800356f
 800353c:	0800356f 	.word	0x0800356f
 8003540:	0800356f 	.word	0x0800356f
 8003544:	08003567 	.word	0x08003567
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003548:	f7ff fdb8 	bl	80030bc <HAL_RCC_GetPCLK1Freq>
 800354c:	61b8      	str	r0, [r7, #24]
        break;
 800354e:	e013      	b.n	8003578 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003550:	f7ff fdd6 	bl	8003100 <HAL_RCC_GetPCLK2Freq>
 8003554:	61b8      	str	r0, [r7, #24]
        break;
 8003556:	e00f      	b.n	8003578 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003558:	4b4e      	ldr	r3, [pc, #312]	@ (8003694 <UART_SetConfig+0x268>)
 800355a:	61bb      	str	r3, [r7, #24]
        break;
 800355c:	e00c      	b.n	8003578 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800355e:	f7ff fd4d 	bl	8002ffc <HAL_RCC_GetSysClockFreq>
 8003562:	61b8      	str	r0, [r7, #24]
        break;
 8003564:	e008      	b.n	8003578 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003566:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800356a:	61bb      	str	r3, [r7, #24]
        break;
 800356c:	e004      	b.n	8003578 <UART_SetConfig+0x14c>
      default:
        pclk = 0U;
 800356e:	2300      	movs	r3, #0
 8003570:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8003572:	2301      	movs	r3, #1
 8003574:	77bb      	strb	r3, [r7, #30]
        break;
 8003576:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8003578:	69bb      	ldr	r3, [r7, #24]
 800357a:	2b00      	cmp	r3, #0
 800357c:	d074      	beq.n	8003668 <UART_SetConfig+0x23c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800357e:	69bb      	ldr	r3, [r7, #24]
 8003580:	005a      	lsls	r2, r3, #1
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	685b      	ldr	r3, [r3, #4]
 8003586:	085b      	lsrs	r3, r3, #1
 8003588:	441a      	add	r2, r3
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	685b      	ldr	r3, [r3, #4]
 800358e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003592:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003594:	693b      	ldr	r3, [r7, #16]
 8003596:	2b0f      	cmp	r3, #15
 8003598:	d916      	bls.n	80035c8 <UART_SetConfig+0x19c>
 800359a:	693b      	ldr	r3, [r7, #16]
 800359c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80035a0:	d212      	bcs.n	80035c8 <UART_SetConfig+0x19c>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80035a2:	693b      	ldr	r3, [r7, #16]
 80035a4:	b29b      	uxth	r3, r3
 80035a6:	f023 030f 	bic.w	r3, r3, #15
 80035aa:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80035ac:	693b      	ldr	r3, [r7, #16]
 80035ae:	085b      	lsrs	r3, r3, #1
 80035b0:	b29b      	uxth	r3, r3
 80035b2:	f003 0307 	and.w	r3, r3, #7
 80035b6:	b29a      	uxth	r2, r3
 80035b8:	89fb      	ldrh	r3, [r7, #14]
 80035ba:	4313      	orrs	r3, r2
 80035bc:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	89fa      	ldrh	r2, [r7, #14]
 80035c4:	60da      	str	r2, [r3, #12]
 80035c6:	e04f      	b.n	8003668 <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 80035c8:	2301      	movs	r3, #1
 80035ca:	77bb      	strb	r3, [r7, #30]
 80035cc:	e04c      	b.n	8003668 <UART_SetConfig+0x23c>
      }
    }
  }
  else
  {
    switch (clocksource)
 80035ce:	7ffb      	ldrb	r3, [r7, #31]
 80035d0:	2b08      	cmp	r3, #8
 80035d2:	d828      	bhi.n	8003626 <UART_SetConfig+0x1fa>
 80035d4:	a201      	add	r2, pc, #4	@ (adr r2, 80035dc <UART_SetConfig+0x1b0>)
 80035d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80035da:	bf00      	nop
 80035dc:	08003601 	.word	0x08003601
 80035e0:	08003609 	.word	0x08003609
 80035e4:	08003611 	.word	0x08003611
 80035e8:	08003627 	.word	0x08003627
 80035ec:	08003617 	.word	0x08003617
 80035f0:	08003627 	.word	0x08003627
 80035f4:	08003627 	.word	0x08003627
 80035f8:	08003627 	.word	0x08003627
 80035fc:	0800361f 	.word	0x0800361f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003600:	f7ff fd5c 	bl	80030bc <HAL_RCC_GetPCLK1Freq>
 8003604:	61b8      	str	r0, [r7, #24]
        break;
 8003606:	e013      	b.n	8003630 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003608:	f7ff fd7a 	bl	8003100 <HAL_RCC_GetPCLK2Freq>
 800360c:	61b8      	str	r0, [r7, #24]
        break;
 800360e:	e00f      	b.n	8003630 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003610:	4b20      	ldr	r3, [pc, #128]	@ (8003694 <UART_SetConfig+0x268>)
 8003612:	61bb      	str	r3, [r7, #24]
        break;
 8003614:	e00c      	b.n	8003630 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003616:	f7ff fcf1 	bl	8002ffc <HAL_RCC_GetSysClockFreq>
 800361a:	61b8      	str	r0, [r7, #24]
        break;
 800361c:	e008      	b.n	8003630 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800361e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003622:	61bb      	str	r3, [r7, #24]
        break;
 8003624:	e004      	b.n	8003630 <UART_SetConfig+0x204>
      default:
        pclk = 0U;
 8003626:	2300      	movs	r3, #0
 8003628:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800362a:	2301      	movs	r3, #1
 800362c:	77bb      	strb	r3, [r7, #30]
        break;
 800362e:	bf00      	nop
    }

    if (pclk != 0U)
 8003630:	69bb      	ldr	r3, [r7, #24]
 8003632:	2b00      	cmp	r3, #0
 8003634:	d018      	beq.n	8003668 <UART_SetConfig+0x23c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	685b      	ldr	r3, [r3, #4]
 800363a:	085a      	lsrs	r2, r3, #1
 800363c:	69bb      	ldr	r3, [r7, #24]
 800363e:	441a      	add	r2, r3
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	685b      	ldr	r3, [r3, #4]
 8003644:	fbb2 f3f3 	udiv	r3, r2, r3
 8003648:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800364a:	693b      	ldr	r3, [r7, #16]
 800364c:	2b0f      	cmp	r3, #15
 800364e:	d909      	bls.n	8003664 <UART_SetConfig+0x238>
 8003650:	693b      	ldr	r3, [r7, #16]
 8003652:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003656:	d205      	bcs.n	8003664 <UART_SetConfig+0x238>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8003658:	693b      	ldr	r3, [r7, #16]
 800365a:	b29a      	uxth	r2, r3
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	60da      	str	r2, [r3, #12]
 8003662:	e001      	b.n	8003668 <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 8003664:	2301      	movs	r3, #1
 8003666:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	2200      	movs	r2, #0
 800366c:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	2200      	movs	r2, #0
 8003672:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8003674:	7fbb      	ldrb	r3, [r7, #30]
}
 8003676:	4618      	mov	r0, r3
 8003678:	3720      	adds	r7, #32
 800367a:	46bd      	mov	sp, r7
 800367c:	bd80      	pop	{r7, pc}
 800367e:	bf00      	nop
 8003680:	efff69f3 	.word	0xefff69f3
 8003684:	40013800 	.word	0x40013800
 8003688:	40021000 	.word	0x40021000
 800368c:	40004400 	.word	0x40004400
 8003690:	40004800 	.word	0x40004800
 8003694:	007a1200 	.word	0x007a1200

08003698 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003698:	b480      	push	{r7}
 800369a:	b083      	sub	sp, #12
 800369c:	af00      	add	r7, sp, #0
 800369e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036a4:	f003 0308 	and.w	r3, r3, #8
 80036a8:	2b00      	cmp	r3, #0
 80036aa:	d00a      	beq.n	80036c2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	685b      	ldr	r3, [r3, #4]
 80036b2:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	430a      	orrs	r2, r1
 80036c0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036c6:	f003 0301 	and.w	r3, r3, #1
 80036ca:	2b00      	cmp	r3, #0
 80036cc:	d00a      	beq.n	80036e4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	685b      	ldr	r3, [r3, #4]
 80036d4:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	430a      	orrs	r2, r1
 80036e2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036e8:	f003 0302 	and.w	r3, r3, #2
 80036ec:	2b00      	cmp	r3, #0
 80036ee:	d00a      	beq.n	8003706 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	685b      	ldr	r3, [r3, #4]
 80036f6:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	430a      	orrs	r2, r1
 8003704:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800370a:	f003 0304 	and.w	r3, r3, #4
 800370e:	2b00      	cmp	r3, #0
 8003710:	d00a      	beq.n	8003728 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	685b      	ldr	r3, [r3, #4]
 8003718:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	430a      	orrs	r2, r1
 8003726:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800372c:	f003 0310 	and.w	r3, r3, #16
 8003730:	2b00      	cmp	r3, #0
 8003732:	d00a      	beq.n	800374a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	689b      	ldr	r3, [r3, #8]
 800373a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	430a      	orrs	r2, r1
 8003748:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800374e:	f003 0320 	and.w	r3, r3, #32
 8003752:	2b00      	cmp	r3, #0
 8003754:	d00a      	beq.n	800376c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	689b      	ldr	r3, [r3, #8]
 800375c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	430a      	orrs	r2, r1
 800376a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003770:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003774:	2b00      	cmp	r3, #0
 8003776:	d01a      	beq.n	80037ae <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	685b      	ldr	r3, [r3, #4]
 800377e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	430a      	orrs	r2, r1
 800378c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003792:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003796:	d10a      	bne.n	80037ae <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	685b      	ldr	r3, [r3, #4]
 800379e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	430a      	orrs	r2, r1
 80037ac:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80037b2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80037b6:	2b00      	cmp	r3, #0
 80037b8:	d00a      	beq.n	80037d0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	685b      	ldr	r3, [r3, #4]
 80037c0:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	430a      	orrs	r2, r1
 80037ce:	605a      	str	r2, [r3, #4]
  }
}
 80037d0:	bf00      	nop
 80037d2:	370c      	adds	r7, #12
 80037d4:	46bd      	mov	sp, r7
 80037d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037da:	4770      	bx	lr

080037dc <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80037dc:	b580      	push	{r7, lr}
 80037de:	b098      	sub	sp, #96	@ 0x60
 80037e0:	af02      	add	r7, sp, #8
 80037e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	2200      	movs	r2, #0
 80037e8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80037ec:	f7fd f852 	bl	8000894 <HAL_GetTick>
 80037f0:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	f003 0308 	and.w	r3, r3, #8
 80037fc:	2b08      	cmp	r3, #8
 80037fe:	d12e      	bne.n	800385e <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003800:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8003804:	9300      	str	r3, [sp, #0]
 8003806:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003808:	2200      	movs	r2, #0
 800380a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800380e:	6878      	ldr	r0, [r7, #4]
 8003810:	f000 f88c 	bl	800392c <UART_WaitOnFlagUntilTimeout>
 8003814:	4603      	mov	r3, r0
 8003816:	2b00      	cmp	r3, #0
 8003818:	d021      	beq.n	800385e <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003820:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003822:	e853 3f00 	ldrex	r3, [r3]
 8003826:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8003828:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800382a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800382e:	653b      	str	r3, [r7, #80]	@ 0x50
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	461a      	mov	r2, r3
 8003836:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003838:	647b      	str	r3, [r7, #68]	@ 0x44
 800383a:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800383c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800383e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003840:	e841 2300 	strex	r3, r2, [r1]
 8003844:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8003846:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003848:	2b00      	cmp	r3, #0
 800384a:	d1e6      	bne.n	800381a <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	2220      	movs	r2, #32
 8003850:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	2200      	movs	r2, #0
 8003856:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800385a:	2303      	movs	r3, #3
 800385c:	e062      	b.n	8003924 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	f003 0304 	and.w	r3, r3, #4
 8003868:	2b04      	cmp	r3, #4
 800386a:	d149      	bne.n	8003900 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800386c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8003870:	9300      	str	r3, [sp, #0]
 8003872:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003874:	2200      	movs	r2, #0
 8003876:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800387a:	6878      	ldr	r0, [r7, #4]
 800387c:	f000 f856 	bl	800392c <UART_WaitOnFlagUntilTimeout>
 8003880:	4603      	mov	r3, r0
 8003882:	2b00      	cmp	r3, #0
 8003884:	d03c      	beq.n	8003900 <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800388c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800388e:	e853 3f00 	ldrex	r3, [r3]
 8003892:	623b      	str	r3, [r7, #32]
   return(result);
 8003894:	6a3b      	ldr	r3, [r7, #32]
 8003896:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800389a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	461a      	mov	r2, r3
 80038a2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80038a4:	633b      	str	r3, [r7, #48]	@ 0x30
 80038a6:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80038a8:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80038aa:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80038ac:	e841 2300 	strex	r3, r2, [r1]
 80038b0:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80038b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80038b4:	2b00      	cmp	r3, #0
 80038b6:	d1e6      	bne.n	8003886 <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	3308      	adds	r3, #8
 80038be:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80038c0:	693b      	ldr	r3, [r7, #16]
 80038c2:	e853 3f00 	ldrex	r3, [r3]
 80038c6:	60fb      	str	r3, [r7, #12]
   return(result);
 80038c8:	68fb      	ldr	r3, [r7, #12]
 80038ca:	f023 0301 	bic.w	r3, r3, #1
 80038ce:	64bb      	str	r3, [r7, #72]	@ 0x48
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	3308      	adds	r3, #8
 80038d6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80038d8:	61fa      	str	r2, [r7, #28]
 80038da:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80038dc:	69b9      	ldr	r1, [r7, #24]
 80038de:	69fa      	ldr	r2, [r7, #28]
 80038e0:	e841 2300 	strex	r3, r2, [r1]
 80038e4:	617b      	str	r3, [r7, #20]
   return(result);
 80038e6:	697b      	ldr	r3, [r7, #20]
 80038e8:	2b00      	cmp	r3, #0
 80038ea:	d1e5      	bne.n	80038b8 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	2220      	movs	r2, #32
 80038f0:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	2200      	movs	r2, #0
 80038f8:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80038fc:	2303      	movs	r3, #3
 80038fe:	e011      	b.n	8003924 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	2220      	movs	r2, #32
 8003904:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	2220      	movs	r2, #32
 800390a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	2200      	movs	r2, #0
 8003912:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	2200      	movs	r2, #0
 8003918:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	2200      	movs	r2, #0
 800391e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8003922:	2300      	movs	r3, #0
}
 8003924:	4618      	mov	r0, r3
 8003926:	3758      	adds	r7, #88	@ 0x58
 8003928:	46bd      	mov	sp, r7
 800392a:	bd80      	pop	{r7, pc}

0800392c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800392c:	b580      	push	{r7, lr}
 800392e:	b084      	sub	sp, #16
 8003930:	af00      	add	r7, sp, #0
 8003932:	60f8      	str	r0, [r7, #12]
 8003934:	60b9      	str	r1, [r7, #8]
 8003936:	603b      	str	r3, [r7, #0]
 8003938:	4613      	mov	r3, r2
 800393a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800393c:	e04f      	b.n	80039de <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800393e:	69bb      	ldr	r3, [r7, #24]
 8003940:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003944:	d04b      	beq.n	80039de <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003946:	f7fc ffa5 	bl	8000894 <HAL_GetTick>
 800394a:	4602      	mov	r2, r0
 800394c:	683b      	ldr	r3, [r7, #0]
 800394e:	1ad3      	subs	r3, r2, r3
 8003950:	69ba      	ldr	r2, [r7, #24]
 8003952:	429a      	cmp	r2, r3
 8003954:	d302      	bcc.n	800395c <UART_WaitOnFlagUntilTimeout+0x30>
 8003956:	69bb      	ldr	r3, [r7, #24]
 8003958:	2b00      	cmp	r3, #0
 800395a:	d101      	bne.n	8003960 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800395c:	2303      	movs	r3, #3
 800395e:	e04e      	b.n	80039fe <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003960:	68fb      	ldr	r3, [r7, #12]
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	f003 0304 	and.w	r3, r3, #4
 800396a:	2b00      	cmp	r3, #0
 800396c:	d037      	beq.n	80039de <UART_WaitOnFlagUntilTimeout+0xb2>
 800396e:	68bb      	ldr	r3, [r7, #8]
 8003970:	2b80      	cmp	r3, #128	@ 0x80
 8003972:	d034      	beq.n	80039de <UART_WaitOnFlagUntilTimeout+0xb2>
 8003974:	68bb      	ldr	r3, [r7, #8]
 8003976:	2b40      	cmp	r3, #64	@ 0x40
 8003978:	d031      	beq.n	80039de <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800397a:	68fb      	ldr	r3, [r7, #12]
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	69db      	ldr	r3, [r3, #28]
 8003980:	f003 0308 	and.w	r3, r3, #8
 8003984:	2b08      	cmp	r3, #8
 8003986:	d110      	bne.n	80039aa <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003988:	68fb      	ldr	r3, [r7, #12]
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	2208      	movs	r2, #8
 800398e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003990:	68f8      	ldr	r0, [r7, #12]
 8003992:	f000 f838 	bl	8003a06 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003996:	68fb      	ldr	r3, [r7, #12]
 8003998:	2208      	movs	r2, #8
 800399a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800399e:	68fb      	ldr	r3, [r7, #12]
 80039a0:	2200      	movs	r2, #0
 80039a2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 80039a6:	2301      	movs	r3, #1
 80039a8:	e029      	b.n	80039fe <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80039aa:	68fb      	ldr	r3, [r7, #12]
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	69db      	ldr	r3, [r3, #28]
 80039b0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80039b4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80039b8:	d111      	bne.n	80039de <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80039ba:	68fb      	ldr	r3, [r7, #12]
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80039c2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80039c4:	68f8      	ldr	r0, [r7, #12]
 80039c6:	f000 f81e 	bl	8003a06 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80039ca:	68fb      	ldr	r3, [r7, #12]
 80039cc:	2220      	movs	r2, #32
 80039ce:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80039d2:	68fb      	ldr	r3, [r7, #12]
 80039d4:	2200      	movs	r2, #0
 80039d6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 80039da:	2303      	movs	r3, #3
 80039dc:	e00f      	b.n	80039fe <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80039de:	68fb      	ldr	r3, [r7, #12]
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	69da      	ldr	r2, [r3, #28]
 80039e4:	68bb      	ldr	r3, [r7, #8]
 80039e6:	4013      	ands	r3, r2
 80039e8:	68ba      	ldr	r2, [r7, #8]
 80039ea:	429a      	cmp	r2, r3
 80039ec:	bf0c      	ite	eq
 80039ee:	2301      	moveq	r3, #1
 80039f0:	2300      	movne	r3, #0
 80039f2:	b2db      	uxtb	r3, r3
 80039f4:	461a      	mov	r2, r3
 80039f6:	79fb      	ldrb	r3, [r7, #7]
 80039f8:	429a      	cmp	r2, r3
 80039fa:	d0a0      	beq.n	800393e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80039fc:	2300      	movs	r3, #0
}
 80039fe:	4618      	mov	r0, r3
 8003a00:	3710      	adds	r7, #16
 8003a02:	46bd      	mov	sp, r7
 8003a04:	bd80      	pop	{r7, pc}

08003a06 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003a06:	b480      	push	{r7}
 8003a08:	b095      	sub	sp, #84	@ 0x54
 8003a0a:	af00      	add	r7, sp, #0
 8003a0c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003a14:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003a16:	e853 3f00 	ldrex	r3, [r3]
 8003a1a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8003a1c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003a1e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003a22:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	461a      	mov	r2, r3
 8003a2a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003a2c:	643b      	str	r3, [r7, #64]	@ 0x40
 8003a2e:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003a30:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8003a32:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003a34:	e841 2300 	strex	r3, r2, [r1]
 8003a38:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8003a3a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003a3c:	2b00      	cmp	r3, #0
 8003a3e:	d1e6      	bne.n	8003a0e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	3308      	adds	r3, #8
 8003a46:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003a48:	6a3b      	ldr	r3, [r7, #32]
 8003a4a:	e853 3f00 	ldrex	r3, [r3]
 8003a4e:	61fb      	str	r3, [r7, #28]
   return(result);
 8003a50:	69fb      	ldr	r3, [r7, #28]
 8003a52:	f023 0301 	bic.w	r3, r3, #1
 8003a56:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	3308      	adds	r3, #8
 8003a5e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003a60:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003a62:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003a64:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003a66:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003a68:	e841 2300 	strex	r3, r2, [r1]
 8003a6c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8003a6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a70:	2b00      	cmp	r3, #0
 8003a72:	d1e5      	bne.n	8003a40 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003a78:	2b01      	cmp	r3, #1
 8003a7a:	d118      	bne.n	8003aae <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003a82:	68fb      	ldr	r3, [r7, #12]
 8003a84:	e853 3f00 	ldrex	r3, [r3]
 8003a88:	60bb      	str	r3, [r7, #8]
   return(result);
 8003a8a:	68bb      	ldr	r3, [r7, #8]
 8003a8c:	f023 0310 	bic.w	r3, r3, #16
 8003a90:	647b      	str	r3, [r7, #68]	@ 0x44
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	461a      	mov	r2, r3
 8003a98:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003a9a:	61bb      	str	r3, [r7, #24]
 8003a9c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003a9e:	6979      	ldr	r1, [r7, #20]
 8003aa0:	69ba      	ldr	r2, [r7, #24]
 8003aa2:	e841 2300 	strex	r3, r2, [r1]
 8003aa6:	613b      	str	r3, [r7, #16]
   return(result);
 8003aa8:	693b      	ldr	r3, [r7, #16]
 8003aaa:	2b00      	cmp	r3, #0
 8003aac:	d1e6      	bne.n	8003a7c <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	2220      	movs	r2, #32
 8003ab2:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	2200      	movs	r2, #0
 8003aba:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	2200      	movs	r2, #0
 8003ac0:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8003ac2:	bf00      	nop
 8003ac4:	3754      	adds	r7, #84	@ 0x54
 8003ac6:	46bd      	mov	sp, r7
 8003ac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003acc:	4770      	bx	lr

08003ace <memset>:
 8003ace:	4402      	add	r2, r0
 8003ad0:	4603      	mov	r3, r0
 8003ad2:	4293      	cmp	r3, r2
 8003ad4:	d100      	bne.n	8003ad8 <memset+0xa>
 8003ad6:	4770      	bx	lr
 8003ad8:	f803 1b01 	strb.w	r1, [r3], #1
 8003adc:	e7f9      	b.n	8003ad2 <memset+0x4>
	...

08003ae0 <__libc_init_array>:
 8003ae0:	b570      	push	{r4, r5, r6, lr}
 8003ae2:	4d0d      	ldr	r5, [pc, #52]	@ (8003b18 <__libc_init_array+0x38>)
 8003ae4:	4c0d      	ldr	r4, [pc, #52]	@ (8003b1c <__libc_init_array+0x3c>)
 8003ae6:	1b64      	subs	r4, r4, r5
 8003ae8:	10a4      	asrs	r4, r4, #2
 8003aea:	2600      	movs	r6, #0
 8003aec:	42a6      	cmp	r6, r4
 8003aee:	d109      	bne.n	8003b04 <__libc_init_array+0x24>
 8003af0:	4d0b      	ldr	r5, [pc, #44]	@ (8003b20 <__libc_init_array+0x40>)
 8003af2:	4c0c      	ldr	r4, [pc, #48]	@ (8003b24 <__libc_init_array+0x44>)
 8003af4:	f000 f818 	bl	8003b28 <_init>
 8003af8:	1b64      	subs	r4, r4, r5
 8003afa:	10a4      	asrs	r4, r4, #2
 8003afc:	2600      	movs	r6, #0
 8003afe:	42a6      	cmp	r6, r4
 8003b00:	d105      	bne.n	8003b0e <__libc_init_array+0x2e>
 8003b02:	bd70      	pop	{r4, r5, r6, pc}
 8003b04:	f855 3b04 	ldr.w	r3, [r5], #4
 8003b08:	4798      	blx	r3
 8003b0a:	3601      	adds	r6, #1
 8003b0c:	e7ee      	b.n	8003aec <__libc_init_array+0xc>
 8003b0e:	f855 3b04 	ldr.w	r3, [r5], #4
 8003b12:	4798      	blx	r3
 8003b14:	3601      	adds	r6, #1
 8003b16:	e7f2      	b.n	8003afe <__libc_init_array+0x1e>
 8003b18:	08003b78 	.word	0x08003b78
 8003b1c:	08003b78 	.word	0x08003b78
 8003b20:	08003b78 	.word	0x08003b78
 8003b24:	08003b7c 	.word	0x08003b7c

08003b28 <_init>:
 8003b28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003b2a:	bf00      	nop
 8003b2c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003b2e:	bc08      	pop	{r3}
 8003b30:	469e      	mov	lr, r3
 8003b32:	4770      	bx	lr

08003b34 <_fini>:
 8003b34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003b36:	bf00      	nop
 8003b38:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003b3a:	bc08      	pop	{r3}
 8003b3c:	469e      	mov	lr, r3
 8003b3e:	4770      	bx	lr
