static void\r\nF_1 ( struct V_1 * V_2 , struct V_3 * V_4 , int V_5 )\r\n{\r\nF_2 ( V_2 -> V_6 , F_3 ( V_2 ) -> V_5 , V_5 ,\r\nV_4 -> V_7 [ V_5 ] ) ;\r\n}\r\nstatic void F_4 ( struct V_1 * V_2 , int V_8 )\r\n{\r\nstruct F_3 * V_9 = F_3 ( V_2 ) ;\r\nstruct V_10 * V_6 = V_2 -> V_6 ;\r\nstruct V_3 * V_11 = & F_5 ( V_6 ) -> V_12 . V_13 [ V_9 -> V_5 ] ;\r\nV_11 -> V_7 [ V_14 ] = V_9 -> V_15 = V_8 ;\r\nif ( V_9 -> V_15 && F_6 ( V_2 -> V_6 ) ) {\r\nV_11 -> V_7 [ V_14 ] = 0x80 ;\r\nV_11 -> V_7 [ V_16 ] = V_9 -> V_15 << 2 ;\r\nF_1 ( V_2 , V_11 , V_16 ) ;\r\n}\r\nF_1 ( V_2 , V_11 , V_14 ) ;\r\n}\r\nstatic void F_7 ( struct V_1 * V_2 , int V_8 )\r\n{\r\nstruct F_3 * V_9 = F_3 ( V_2 ) ;\r\nstruct V_10 * V_6 = V_2 -> V_6 ;\r\nstruct V_3 * V_11 = & F_5 ( V_6 ) -> V_12 . V_13 [ V_9 -> V_5 ] ;\r\nV_9 -> V_17 = V_8 ;\r\nif ( V_8 < 0 )\r\nV_8 += 0x40 ;\r\nV_11 -> V_18 = V_8 ;\r\nF_8 ( V_2 -> V_6 , V_9 -> V_5 , V_19 , V_11 -> V_18 ) ;\r\n}\r\nstatic void F_9 ( struct V_1 * V_2 , struct V_20 * V_21 , int V_22 )\r\n{\r\nstruct V_10 * V_6 = V_2 -> V_6 ;\r\nstruct V_23 * V_24 = V_23 ( V_6 ) ;\r\nstruct V_25 * V_26 = F_10 ( & V_24 -> V_27 ) ;\r\nstruct V_28 * V_29 = F_11 ( & V_24 -> V_27 ) ;\r\nstruct F_3 * V_9 = F_3 ( V_2 ) ;\r\nstruct V_30 * V_31 = & F_5 ( V_6 ) -> V_12 ;\r\nstruct V_3 * V_11 = & V_31 -> V_13 [ V_9 -> V_5 ] ;\r\nstruct V_32 * V_33 = & V_11 -> V_34 ;\r\nstruct V_35 V_36 ;\r\nif ( F_12 ( V_26 , V_9 -> V_5 ? V_37 : V_38 ,\r\n& V_36 ) )\r\nreturn;\r\nV_33 -> V_39 = 0 ;\r\nif ( V_24 -> V_27 . V_40 . V_41 > 0x40 && V_22 <= ( V_36 . V_42 . V_43 / 2 ) )\r\nmemset ( & V_36 . V_44 , 0 , sizeof( V_36 . V_44 ) ) ;\r\nif ( ! V_29 -> V_45 ( V_29 , & V_36 , V_22 , V_33 ) )\r\nreturn;\r\nV_31 -> V_46 &= V_47 | V_48 | V_49 ;\r\nif ( V_24 -> V_27 . V_40 . V_50 == V_51 )\r\nV_31 -> V_46 |= V_52 ;\r\nif ( V_24 -> V_27 . V_40 . V_41 < 0x41 )\r\nV_31 -> V_46 |= V_53 |\r\nV_54 ;\r\nV_31 -> V_46 |= V_9 -> V_5 ? V_48 : V_47 ;\r\nif ( V_33 -> V_39 )\r\nF_13 ( V_24 , L_1 ,\r\nV_33 -> V_55 , V_33 -> V_56 , V_33 -> V_57 , V_33 -> V_58 , V_33 -> V_59 ) ;\r\nelse\r\nF_13 ( V_24 , L_2 ,\r\nV_33 -> V_55 , V_33 -> V_57 , V_33 -> V_59 ) ;\r\nV_9 -> V_60 . V_61 ( V_9 , V_9 -> V_60 . V_62 ) ;\r\n}\r\nstatic void\r\nF_14 ( struct V_1 * V_2 , int V_21 )\r\n{\r\nstruct F_3 * V_9 = F_3 ( V_2 ) ;\r\nstruct V_10 * V_6 = V_2 -> V_6 ;\r\nstruct V_23 * V_24 = V_23 ( V_6 ) ;\r\nunsigned char V_63 = 0 , V_64 = 0 ;\r\nunsigned char V_65 ;\r\nF_13 ( V_24 , L_3 , V_21 ,\r\nV_9 -> V_5 ) ;\r\nif ( V_9 -> V_66 == V_21 )\r\nreturn;\r\nV_9 -> V_66 = V_21 ;\r\nif ( F_15 ( V_6 ) )\r\nF_16 ( V_6 , V_9 -> V_5 ) ;\r\nV_65 = F_17 ( V_6 , V_9 -> V_5 ,\r\nV_67 ) & ~ 0xC0 ;\r\nswitch ( V_21 ) {\r\ncase V_68 :\r\nV_63 = 0x20 ;\r\nV_64 = 0x80 ;\r\nV_65 |= 0x80 ;\r\nbreak;\r\ncase V_69 :\r\nV_63 = 0x20 ;\r\nV_64 = 0x80 ;\r\nV_65 |= 0x40 ;\r\nbreak;\r\ncase V_70 :\r\nV_63 = 0x20 ;\r\nV_64 = 0x00 ;\r\nV_65 |= 0xC0 ;\r\nbreak;\r\ncase V_71 :\r\ndefault:\r\nV_63 = 0x00 ;\r\nV_64 = 0x80 ;\r\nbreak;\r\n}\r\nF_18 ( V_6 , V_9 -> V_5 , true ) ;\r\nV_63 |= ( F_19 ( V_6 , V_9 -> V_5 , V_72 ) & ~ 0x20 ) ;\r\nF_20 ( V_6 , V_9 -> V_5 , V_72 , V_63 ) ;\r\nV_64 |= ( F_17 ( V_6 , V_9 -> V_5 , V_73 ) & ~ 0x80 ) ;\r\nF_21 ( 10 ) ;\r\nF_2 ( V_6 , V_9 -> V_5 , V_73 , V_64 ) ;\r\nF_18 ( V_6 , V_9 -> V_5 , false ) ;\r\nF_2 ( V_6 , V_9 -> V_5 , V_67 , V_65 ) ;\r\n}\r\nstatic bool\r\nF_22 ( struct V_1 * V_2 , const struct V_20 * V_21 ,\r\nstruct V_20 * V_74 )\r\n{\r\nreturn true ;\r\n}\r\nstatic void\r\nF_23 ( struct V_1 * V_2 , struct V_20 * V_21 )\r\n{\r\nstruct V_10 * V_6 = V_2 -> V_6 ;\r\nstruct F_3 * V_9 = F_3 ( V_2 ) ;\r\nstruct V_3 * V_11 = & F_5 ( V_6 ) -> V_12 . V_13 [ V_9 -> V_5 ] ;\r\nstruct V_75 * V_76 = V_2 -> V_77 -> V_76 ;\r\nint V_78 = ( V_21 -> V_79 >> 3 ) - 1 ;\r\nint V_80 = ( V_21 -> V_81 >> 3 ) + 1 ;\r\nint V_82 = ( V_21 -> V_83 >> 3 ) + 1 ;\r\nint V_84 = ( V_21 -> V_85 >> 3 ) - 5 ;\r\nint V_86 = ( V_21 -> V_79 >> 3 ) - 1 ;\r\nint V_87 = ( V_21 -> V_85 >> 3 ) - 1 ;\r\nint V_88 = V_21 -> V_89 - 1 ;\r\nint V_90 = V_21 -> V_91 - 1 ;\r\nint V_92 = V_21 -> V_93 - 1 ;\r\nint V_94 = V_21 -> V_95 - 2 ;\r\nint V_96 = V_21 -> V_89 - 1 ;\r\nint V_97 = V_21 -> V_95 - 1 ;\r\nstruct V_98 * V_99 ;\r\nbool V_100 = false ;\r\nF_24 (encoder, &dev->mode_config.encoder_list, head) {\r\nstruct V_101 * V_102 = V_101 ( V_99 ) ;\r\nif ( V_99 -> V_2 == V_2 &&\r\n( V_102 -> V_103 -> type == V_104 ||\r\nV_102 -> V_103 -> type == V_105 ) )\r\nV_100 = true ;\r\n}\r\nif ( V_100 ) {\r\nV_90 = V_94 - 3 ;\r\nV_92 = V_94 - 2 ;\r\nV_96 = V_90 ;\r\nV_80 = V_84 - 5 ;\r\nV_82 = V_84 - 2 ;\r\nV_87 = V_84 + 4 ;\r\n#if 0\r\nif (dev->overlayAdaptor && drm->device.info.family >= NV_DEVICE_INFO_V0_CELSIUS)\r\nhorizTotal += 2;\r\n#endif\r\n}\r\nif ( V_21 -> V_106 & V_107 )\r\nV_94 |= 1 ;\r\n#if 0\r\nErrorF("horizDisplay: 0x%X \n", horizDisplay);\r\nErrorF("horizStart: 0x%X \n", horizStart);\r\nErrorF("horizEnd: 0x%X \n", horizEnd);\r\nErrorF("horizTotal: 0x%X \n", horizTotal);\r\nErrorF("horizBlankStart: 0x%X \n", horizBlankStart);\r\nErrorF("horizBlankEnd: 0x%X \n", horizBlankEnd);\r\nErrorF("vertDisplay: 0x%X \n", vertDisplay);\r\nErrorF("vertStart: 0x%X \n", vertStart);\r\nErrorF("vertEnd: 0x%X \n", vertEnd);\r\nErrorF("vertTotal: 0x%X \n", vertTotal);\r\nErrorF("vertBlankStart: 0x%X \n", vertBlankStart);\r\nErrorF("vertBlankEnd: 0x%X \n", vertBlankEnd);\r\n#endif\r\nif ( ( V_21 -> V_106 & ( V_108 | V_109 ) )\r\n&& ( V_21 -> V_106 & ( V_110 | V_111 ) ) ) {\r\nV_11 -> V_112 = 0x23 ;\r\nif ( V_21 -> V_106 & V_109 )\r\nV_11 -> V_112 |= 0x40 ;\r\nif ( V_21 -> V_106 & V_111 )\r\nV_11 -> V_112 |= 0x80 ;\r\n} else {\r\nint V_113 = V_21 -> V_113 ;\r\nif ( V_21 -> V_106 & V_114 )\r\nV_113 *= 2 ;\r\nif ( V_21 -> V_115 > 1 )\r\nV_113 *= V_21 -> V_115 ;\r\nif ( V_113 < 400 )\r\nV_11 -> V_112 = 0xA3 ;\r\nelse if ( V_113 < 480 )\r\nV_11 -> V_112 = 0x63 ;\r\nelse if ( V_113 < 768 )\r\nV_11 -> V_112 = 0xE3 ;\r\nelse\r\nV_11 -> V_112 = 0x23 ;\r\n}\r\nV_11 -> V_116 [ V_117 ] = 0x00 ;\r\nif ( V_21 -> V_106 & V_118 )\r\nV_11 -> V_116 [ V_72 ] = 0x29 ;\r\nelse\r\nV_11 -> V_116 [ V_72 ] = 0x21 ;\r\nV_11 -> V_116 [ V_119 ] = 0x0F ;\r\nV_11 -> V_116 [ V_120 ] = 0x00 ;\r\nV_11 -> V_116 [ V_121 ] = 0x0E ;\r\nV_11 -> V_7 [ V_122 ] = V_84 ;\r\nV_11 -> V_7 [ V_123 ] = V_78 ;\r\nV_11 -> V_7 [ V_124 ] = V_86 ;\r\nV_11 -> V_7 [ V_125 ] = ( 1 << 7 ) |\r\nF_25 ( V_87 , 0 , V_126 ) ;\r\nV_11 -> V_7 [ V_127 ] = V_80 ;\r\nV_11 -> V_7 [ V_128 ] = F_25 ( V_87 , 5 , V_129 ) |\r\nF_25 ( V_82 , 0 , V_130 ) ;\r\nV_11 -> V_7 [ V_131 ] = V_94 ;\r\nV_11 -> V_7 [ V_132 ] = F_25 ( V_90 , 9 , V_133 ) |\r\nF_25 ( V_88 , 9 , V_134 ) |\r\nF_25 ( V_94 , 9 , V_135 ) |\r\n( 1 << 4 ) |\r\nF_25 ( V_96 , 8 , V_136 ) |\r\nF_25 ( V_90 , 8 , V_137 ) |\r\nF_25 ( V_88 , 8 , V_138 ) |\r\nF_25 ( V_94 , 8 , V_139 ) ;\r\nV_11 -> V_7 [ V_140 ] = 0x00 ;\r\nV_11 -> V_7 [ V_141 ] = ( ( V_21 -> V_106 & V_114 ) ? F_26 ( V_142 ) : 0 ) |\r\n1 << 6 |\r\nF_25 ( V_96 , 9 , V_143 ) ;\r\nV_11 -> V_7 [ V_144 ] = 0x00 ;\r\nV_11 -> V_7 [ V_145 ] = 0x00 ;\r\nV_11 -> V_7 [ V_146 ] = 0x00 ;\r\nV_11 -> V_7 [ V_147 ] = 0x00 ;\r\nV_11 -> V_7 [ V_148 ] = 0x00 ;\r\nV_11 -> V_7 [ V_149 ] = 0x00 ;\r\nV_11 -> V_7 [ V_150 ] = V_90 ;\r\nV_11 -> V_7 [ V_151 ] = 1 << 5 | F_25 ( V_92 , 0 , V_152 ) ;\r\nV_11 -> V_7 [ V_153 ] = V_88 ;\r\nV_11 -> V_7 [ V_154 ] = V_76 -> V_155 [ 0 ] / 8 ;\r\nV_11 -> V_7 [ V_156 ] = 0x00 ;\r\nV_11 -> V_7 [ V_157 ] = V_96 ;\r\nV_11 -> V_7 [ V_158 ] = V_97 ;\r\nV_11 -> V_7 [ V_73 ] = 0x43 ;\r\nV_11 -> V_7 [ V_159 ] = 0xff ;\r\nV_11 -> V_7 [ V_160 ] =\r\nF_25 ( V_76 -> V_155 [ 0 ] / 8 , 8 , V_161 ) ;\r\nV_11 -> V_7 [ V_162 ] =\r\nF_25 ( V_76 -> V_155 [ 0 ] / 8 , 11 , V_163 ) ;\r\nV_11 -> V_7 [ V_67 ] = V_21 -> V_79 < 1280 ?\r\nF_26 ( V_164 ) : 0x00 ;\r\nV_11 -> V_7 [ V_165 ] = F_25 ( V_87 , 6 , V_166 ) |\r\nF_25 ( V_96 , 10 , V_167 ) |\r\nF_25 ( V_90 , 10 , V_168 ) |\r\nF_25 ( V_88 , 10 , V_169 ) |\r\nF_25 ( V_94 , 10 , V_170 ) ;\r\nV_11 -> V_7 [ V_171 ] = F_25 ( V_80 , 8 , V_172 ) |\r\nF_25 ( V_86 , 8 , V_173 ) |\r\nF_25 ( V_78 , 8 , V_174 ) |\r\nF_25 ( V_84 , 8 , V_175 ) ;\r\nV_11 -> V_7 [ V_176 ] = F_25 ( V_96 , 11 , V_177 ) |\r\nF_25 ( V_90 , 11 , V_178 ) |\r\nF_25 ( V_88 , 11 , V_179 ) |\r\nF_25 ( V_94 , 11 , V_180 ) ;\r\nif ( V_21 -> V_106 & V_107 ) {\r\nV_84 = ( V_84 >> 1 ) & ~ 1 ;\r\nV_11 -> V_7 [ V_181 ] = V_84 ;\r\nV_11 -> V_7 [ V_171 ] |= F_25 ( V_84 , 8 , V_182 ) ;\r\n} else\r\nV_11 -> V_7 [ V_181 ] = 0xff ;\r\nV_11 -> V_183 [ V_184 ] = 0x00 ;\r\nV_11 -> V_183 [ V_185 ] = 0x00 ;\r\nV_11 -> V_183 [ V_186 ] = 0x00 ;\r\nV_11 -> V_183 [ V_187 ] = 0x00 ;\r\nV_11 -> V_183 [ V_188 ] = 0x00 ;\r\nV_11 -> V_183 [ V_189 ] = 0x40 ;\r\nV_11 -> V_183 [ V_190 ] = 0x05 ;\r\nV_11 -> V_183 [ V_191 ] = 0x0F ;\r\nV_11 -> V_183 [ V_192 ] = 0xFF ;\r\nV_11 -> V_193 [ 0 ] = 0x00 ;\r\nV_11 -> V_193 [ 1 ] = 0x01 ;\r\nV_11 -> V_193 [ 2 ] = 0x02 ;\r\nV_11 -> V_193 [ 3 ] = 0x03 ;\r\nV_11 -> V_193 [ 4 ] = 0x04 ;\r\nV_11 -> V_193 [ 5 ] = 0x05 ;\r\nV_11 -> V_193 [ 6 ] = 0x06 ;\r\nV_11 -> V_193 [ 7 ] = 0x07 ;\r\nV_11 -> V_193 [ 8 ] = 0x08 ;\r\nV_11 -> V_193 [ 9 ] = 0x09 ;\r\nV_11 -> V_193 [ 10 ] = 0x0A ;\r\nV_11 -> V_193 [ 11 ] = 0x0B ;\r\nV_11 -> V_193 [ 12 ] = 0x0C ;\r\nV_11 -> V_193 [ 13 ] = 0x0D ;\r\nV_11 -> V_193 [ 14 ] = 0x0E ;\r\nV_11 -> V_193 [ 15 ] = 0x0F ;\r\nV_11 -> V_193 [ V_194 ] = 0x01 ;\r\nV_11 -> V_193 [ V_195 ] = 0x00 ;\r\nV_11 -> V_193 [ V_196 ] = 0x0F ;\r\nV_11 -> V_193 [ V_197 ] = 0x00 ;\r\nV_11 -> V_193 [ V_198 ] = 0x00 ;\r\n}\r\nstatic void\r\nF_27 ( struct V_1 * V_2 , struct V_20 * V_21 )\r\n{\r\nstruct V_10 * V_6 = V_2 -> V_6 ;\r\nstruct V_23 * V_24 = V_23 ( V_6 ) ;\r\nstruct F_3 * V_9 = F_3 ( V_2 ) ;\r\nstruct V_3 * V_11 = & F_5 ( V_6 ) -> V_12 . V_13 [ V_9 -> V_5 ] ;\r\nstruct V_3 * V_199 = & F_5 ( V_6 ) -> V_200 . V_13 [ V_9 -> V_5 ] ;\r\nstruct V_98 * V_99 ;\r\nbool V_201 = false , V_202 = false , V_203 = false ,\r\nV_204 = false ;\r\nF_24 (encoder, &dev->mode_config.encoder_list, head) {\r\nstruct V_101 * V_102 = V_101 ( V_99 ) ;\r\nbool V_205 = false ;\r\nif ( V_99 -> V_2 != V_2 )\r\ncontinue;\r\nif ( V_102 -> V_103 -> type == V_104 )\r\nV_205 = V_201 = true ;\r\nif ( V_102 -> V_103 -> type == V_206 )\r\nV_203 = true ;\r\nif ( V_102 -> V_103 -> type == V_105 )\r\nV_205 = V_202 = true ;\r\nif ( V_102 -> V_103 -> V_207 != V_208 && V_205 )\r\nV_204 = true ;\r\n}\r\nV_11 -> V_7 [ V_209 ] = V_199 -> V_7 [ V_209 ] & ~ ( 1 << 5 ) ;\r\nV_11 -> V_210 = 0 ;\r\nif ( V_9 -> V_5 == 0 )\r\nV_11 -> V_210 |= V_211 ;\r\n#if 0\r\nif (dev->overlayAdaptor) {\r\nNVPortPrivPtr pPriv = GET_OVERLAY_PRIVATE(dev);\r\nif (pPriv->overlayCRTC == nv_crtc->index)\r\nregp->crtc_eng_ctrl |= NV_CRTC_FSEL_OVERLAY;\r\n}\r\n#endif\r\nV_11 -> V_212 = V_213 |\r\nV_214 |\r\nV_215 ;\r\nif ( V_24 -> V_27 . V_40 . V_41 >= 0x11 )\r\nV_11 -> V_212 |= V_216 ;\r\nif ( V_21 -> V_106 & V_114 )\r\nV_11 -> V_212 |= V_217 ;\r\nV_11 -> V_7 [ V_218 ] = 0 ;\r\nV_11 -> V_7 [ V_219 ] = 0 ;\r\nif ( V_201 )\r\nV_11 -> V_7 [ V_220 ] = 0x11 ;\r\nelse if ( V_202 )\r\nV_11 -> V_7 [ V_220 ] = 0x88 ;\r\nelse\r\nV_11 -> V_7 [ V_220 ] = 0x22 ;\r\nV_11 -> V_7 [ V_221 ] = V_199 -> V_7 [ V_221 ] ;\r\nF_4 ( V_2 , V_9 -> V_15 ) ;\r\nif ( V_9 -> V_5 == 0 )\r\nV_11 -> V_7 [ V_222 ] = V_199 -> V_7 [ V_222 ] | 0x80 ;\r\nV_11 -> V_7 [ V_223 ] = F_5 ( V_6 ) -> V_200 . V_13 [ 0 ] . V_7 [ V_223 ] ;\r\nif ( ! V_9 -> V_5 )\r\nV_11 -> V_7 [ V_223 ] += 4 ;\r\nV_11 -> V_7 [ V_224 ] = V_204 ;\r\nif ( V_24 -> V_27 . V_40 . V_50 >= V_225 )\r\nV_11 -> V_7 [ 0x9f ] = V_204 ? 0x11 : 0x1 ;\r\nV_11 -> V_226 = V_21 -> V_89 - 3 ;\r\nV_11 -> V_227 = V_21 -> V_89 - 1 ;\r\nif ( V_24 -> V_27 . V_40 . V_50 == V_51 )\r\nV_11 -> V_228 = F_28 ( V_6 , 0 , V_229 ) ;\r\nif ( V_24 -> V_27 . V_40 . V_50 >= V_225 )\r\nV_11 -> V_230 = F_28 ( V_6 , 0 , V_231 ) ;\r\nif ( V_24 -> V_27 . V_40 . V_50 >= V_232 )\r\nV_11 -> V_233 = V_234 ;\r\nelse\r\nV_11 -> V_233 = V_235 ;\r\nif ( V_24 -> V_27 . V_40 . V_50 == V_51 ) {\r\nV_11 -> V_7 [ V_236 ] = 0xFF ;\r\nV_11 -> V_7 [ V_237 ] = 0x1 ;\r\n}\r\nV_11 -> V_7 [ V_238 ] = ( V_2 -> V_77 -> V_76 -> V_239 + 1 ) / 8 ;\r\nif ( V_201 || V_202 || V_203 )\r\nV_11 -> V_7 [ V_238 ] |= ( 1 << 7 ) ;\r\nif ( V_24 -> V_27 . V_40 . V_50 >= V_232 )\r\nV_11 -> V_240 = ( 1 << 25 ) ;\r\nV_11 -> V_241 = V_242 |\r\nV_243 |\r\nV_244 ;\r\nif ( V_2 -> V_77 -> V_76 -> V_239 == 16 )\r\nV_11 -> V_241 |= V_245 ;\r\nif ( V_24 -> V_27 . V_40 . V_41 >= 0x11 )\r\nV_11 -> V_241 |= V_246 ;\r\nV_11 -> V_247 = 0 ;\r\nV_11 -> V_248 = 0 ;\r\nF_7 ( V_2 , V_9 -> V_17 ) ;\r\nV_11 -> V_249 = 0x100 ;\r\nV_11 -> V_250 = 0x0 ;\r\nV_11 -> V_251 = 0xfffff ;\r\nV_11 -> V_252 = 0x1 ;\r\n}\r\nstatic int\r\nF_29 ( struct V_1 * V_2 , struct V_75 * V_253 )\r\n{\r\nstruct F_5 * V_254 = F_5 ( V_2 -> V_6 ) ;\r\nstruct V_255 * V_256 = V_255 ( V_2 -> V_77 -> V_76 ) ;\r\nstruct F_3 * V_9 = F_3 ( V_2 ) ;\r\nint V_257 ;\r\nV_257 = F_30 ( V_256 -> V_258 , V_259 , false ) ;\r\nif ( V_257 == 0 ) {\r\nif ( V_254 -> V_260 [ V_9 -> V_5 ] )\r\nF_31 ( V_254 -> V_260 [ V_9 -> V_5 ] ) ;\r\nF_32 ( V_256 -> V_258 , & V_254 -> V_260 [ V_9 -> V_5 ] ) ;\r\n}\r\nreturn V_257 ;\r\n}\r\nstatic int\r\nF_33 ( struct V_1 * V_2 , struct V_20 * V_21 ,\r\nstruct V_20 * V_74 ,\r\nint V_261 , int V_262 , struct V_75 * V_253 )\r\n{\r\nstruct V_10 * V_6 = V_2 -> V_6 ;\r\nstruct F_3 * V_9 = F_3 ( V_2 ) ;\r\nstruct V_23 * V_24 = V_23 ( V_6 ) ;\r\nint V_257 ;\r\nF_13 ( V_24 , L_4 , V_9 -> V_5 ) ;\r\nF_34 ( V_74 ) ;\r\nV_257 = F_29 ( V_2 , V_253 ) ;\r\nif ( V_257 )\r\nreturn V_257 ;\r\nF_35 ( V_6 , V_9 -> V_5 , - 1 ) ;\r\nF_23 ( V_2 , V_74 ) ;\r\nif ( V_24 -> V_27 . V_40 . V_50 == V_51 )\r\nF_8 ( V_6 , 0 , V_263 , F_5 ( V_6 ) -> V_12 . V_264 ) ;\r\nF_27 ( V_2 , V_74 ) ;\r\nF_9 ( V_2 , V_21 , V_74 -> clock ) ;\r\nreturn 0 ;\r\n}\r\nstatic void F_36 ( struct V_1 * V_2 )\r\n{\r\nstruct F_3 * V_9 = F_3 ( V_2 ) ;\r\nstruct V_10 * V_6 = V_2 -> V_6 ;\r\nstruct V_30 * V_31 = & F_5 ( V_6 ) -> V_12 ;\r\nstruct V_3 * V_265 = & V_31 -> V_13 [ V_9 -> V_5 ] ;\r\nstruct V_30 * V_266 = & F_5 ( V_6 ) -> V_200 ;\r\nstruct V_3 * V_267 = & V_266 -> V_13 [ V_9 -> V_5 ] ;\r\nif ( F_15 ( V_2 -> V_6 ) )\r\nF_16 ( V_2 -> V_6 , V_9 -> V_5 ) ;\r\nF_37 ( V_2 -> V_6 , V_9 -> V_5 , V_266 ) ;\r\nV_31 -> V_264 = V_266 -> V_264 & ~ ( 0x5 << 16 ) ;\r\nV_265 -> V_7 [ V_268 ] = V_267 -> V_7 [ V_268 ] ;\r\nV_31 -> V_46 = V_266 -> V_46 & ~ ( V_47 | V_48 | V_49 ) ;\r\nV_265 -> V_230 = V_267 -> V_230 ;\r\n}\r\nstatic void F_38 ( struct V_1 * V_2 )\r\n{\r\nstruct F_3 * V_9 = F_3 ( V_2 ) ;\r\nstruct V_10 * V_6 = V_2 -> V_6 ;\r\nint V_269 = V_9 -> V_5 ;\r\nT_1 V_270 = F_5 ( V_6 ) -> V_200 . V_13 [ V_269 ] . V_7 [ V_271 ] ;\r\nif ( F_15 ( V_2 -> V_6 ) )\r\nF_16 ( V_2 -> V_6 , V_269 ) ;\r\nF_39 ( V_2 -> V_6 , V_269 , & F_5 ( V_6 ) -> V_200 ) ;\r\nF_35 ( V_2 -> V_6 , V_269 , V_270 ) ;\r\nV_9 -> V_66 = V_272 ;\r\n}\r\nstatic void F_40 ( struct V_1 * V_2 )\r\n{\r\nstruct V_10 * V_6 = V_2 -> V_6 ;\r\nstruct V_23 * V_24 = V_23 ( V_6 ) ;\r\nstruct F_3 * V_9 = F_3 ( V_2 ) ;\r\nconst struct V_273 * V_274 = V_2 -> V_275 ;\r\nif ( F_15 ( V_6 ) )\r\nF_16 ( V_6 , V_9 -> V_5 ) ;\r\nF_41 ( V_6 , V_9 -> V_5 ) ;\r\nV_274 -> V_276 ( V_2 , V_70 ) ;\r\nF_42 ( V_6 , V_9 -> V_5 , true ) ;\r\nF_43 ( V_6 , V_9 -> V_5 , V_277 , V_278 ) ;\r\nif ( V_24 -> V_27 . V_40 . V_50 == V_51 ) {\r\nT_2 V_279 = F_44 ( V_6 , V_9 -> V_5 , V_280 ) ;\r\nF_8 ( V_6 , V_9 -> V_5 , V_280 , V_279 & ~ 0x10000 ) ;\r\n}\r\n}\r\nstatic void F_45 ( struct V_1 * V_2 )\r\n{\r\nstruct V_10 * V_6 = V_2 -> V_6 ;\r\nconst struct V_273 * V_274 = V_2 -> V_275 ;\r\nstruct F_3 * V_9 = F_3 ( V_2 ) ;\r\nF_39 ( V_6 , V_9 -> V_5 , & F_5 ( V_6 ) -> V_12 ) ;\r\nF_46 ( V_2 , V_2 -> V_261 , V_2 -> V_262 , NULL ) ;\r\n#ifdef F_47\r\n{\r\nT_1 V_281 = F_17 ( V_6 , V_9 -> V_5 , V_282 ) ;\r\nV_281 |= F_26 ( V_283 ) ;\r\nF_2 ( V_6 , V_9 -> V_5 , V_282 , V_281 ) ;\r\n}\r\n#endif\r\nV_274 -> V_276 ( V_2 , V_71 ) ;\r\nF_48 ( V_6 , V_9 -> V_5 ) ;\r\n}\r\nstatic void F_49 ( struct V_1 * V_2 )\r\n{\r\nstruct F_5 * V_254 = F_5 ( V_2 -> V_6 ) ;\r\nstruct F_3 * V_9 = F_3 ( V_2 ) ;\r\nif ( ! V_9 )\r\nreturn;\r\nF_50 ( V_2 ) ;\r\nif ( V_254 -> V_260 [ V_9 -> V_5 ] )\r\nF_31 ( V_254 -> V_260 [ V_9 -> V_5 ] ) ;\r\nF_32 ( NULL , & V_254 -> V_260 [ V_9 -> V_5 ] ) ;\r\nF_51 ( V_9 -> V_60 . V_258 ) ;\r\nF_31 ( V_9 -> V_60 . V_258 ) ;\r\nF_32 ( NULL , & V_9 -> V_60 . V_258 ) ;\r\nF_52 ( V_9 ) ;\r\n}\r\nstatic void\r\nF_53 ( struct V_1 * V_2 )\r\n{\r\nstruct F_3 * V_9 = F_3 ( V_2 ) ;\r\nstruct V_10 * V_6 = V_9 -> V_284 . V_6 ;\r\nstruct V_285 { T_1 V_286 , V_287 , V_288 ; } V_289 ( ( V_290 ) ) * V_291 ;\r\nint V_292 ;\r\nV_291 = (struct V_285 * ) F_5 ( V_6 ) -> V_12 . V_13 [ V_9 -> V_5 ] . V_293 ;\r\nfor ( V_292 = 0 ; V_292 < 256 ; V_292 ++ ) {\r\nV_291 [ V_292 ] . V_286 = V_9 -> V_294 . V_286 [ V_292 ] >> 8 ;\r\nV_291 [ V_292 ] . V_287 = V_9 -> V_294 . V_287 [ V_292 ] >> 8 ;\r\nV_291 [ V_292 ] . V_288 = V_9 -> V_294 . V_288 [ V_292 ] >> 8 ;\r\n}\r\nF_54 ( V_6 , V_9 -> V_5 , & F_5 ( V_6 ) -> V_12 ) ;\r\n}\r\nstatic void\r\nF_55 ( struct V_1 * V_2 )\r\n{\r\nstruct F_5 * V_254 = F_5 ( V_2 -> V_6 ) ;\r\nstruct F_3 * V_9 = F_3 ( V_2 ) ;\r\nif ( V_254 -> V_260 [ V_9 -> V_5 ] )\r\nF_31 ( V_254 -> V_260 [ V_9 -> V_5 ] ) ;\r\nF_32 ( NULL , & V_254 -> V_260 [ V_9 -> V_5 ] ) ;\r\n}\r\nstatic void\r\nF_56 ( struct V_1 * V_2 , T_3 * V_286 , T_3 * V_287 , T_3 * V_288 , T_2 V_295 ,\r\nT_2 V_296 )\r\n{\r\nint V_297 = ( V_295 + V_296 > 256 ) ? 256 : V_295 + V_296 , V_292 ;\r\nstruct F_3 * V_9 = F_3 ( V_2 ) ;\r\nfor ( V_292 = V_295 ; V_292 < V_297 ; V_292 ++ ) {\r\nV_9 -> V_294 . V_286 [ V_292 ] = V_286 [ V_292 ] ;\r\nV_9 -> V_294 . V_287 [ V_292 ] = V_287 [ V_292 ] ;\r\nV_9 -> V_294 . V_288 [ V_292 ] = V_288 [ V_292 ] ;\r\n}\r\nif ( ! V_9 -> V_284 . V_77 -> V_76 ) {\r\nV_9 -> V_294 . V_239 = 0 ;\r\nreturn;\r\n}\r\nF_53 ( V_2 ) ;\r\n}\r\nstatic int\r\nF_57 ( struct V_1 * V_2 ,\r\nstruct V_75 * V_298 ,\r\nint V_261 , int V_262 , bool V_299 )\r\n{\r\nstruct F_3 * V_9 = F_3 ( V_2 ) ;\r\nstruct V_10 * V_6 = V_2 -> V_6 ;\r\nstruct V_23 * V_24 = V_23 ( V_6 ) ;\r\nstruct V_3 * V_11 = & F_5 ( V_6 ) -> V_12 . V_13 [ V_9 -> V_5 ] ;\r\nstruct V_75 * V_300 ;\r\nstruct V_255 * V_76 ;\r\nint V_301 , V_302 ;\r\nF_13 ( V_24 , L_5 , V_9 -> V_5 ) ;\r\nif ( ! V_299 && ! V_2 -> V_77 -> V_76 ) {\r\nF_13 ( V_24 , L_6 ) ;\r\nreturn 0 ;\r\n}\r\nif ( V_299 ) {\r\nV_300 = V_298 ;\r\nV_76 = V_255 ( V_298 ) ;\r\n} else {\r\nV_300 = V_2 -> V_77 -> V_76 ;\r\nV_76 = V_255 ( V_2 -> V_77 -> V_76 ) ;\r\n}\r\nV_9 -> V_76 . V_62 = V_76 -> V_258 -> V_303 . V_62 ;\r\nif ( V_9 -> V_294 . V_239 != V_300 -> V_239 ) {\r\nV_9 -> V_294 . V_239 = V_300 -> V_239 ;\r\nF_53 ( V_2 ) ;\r\n}\r\nV_11 -> V_7 [ V_238 ] &= ~ 3 ;\r\nV_11 -> V_7 [ V_238 ] |= ( V_2 -> V_77 -> V_76 -> V_239 + 1 ) / 8 ;\r\nV_11 -> V_241 &= ~ V_245 ;\r\nif ( V_2 -> V_77 -> V_76 -> V_239 == 16 )\r\nV_11 -> V_241 |= V_245 ;\r\nF_1 ( V_2 , V_11 , V_238 ) ;\r\nF_8 ( V_6 , V_9 -> V_5 , V_304 ,\r\nV_11 -> V_241 ) ;\r\nV_11 -> V_7 [ V_154 ] = V_300 -> V_155 [ 0 ] >> 3 ;\r\nV_11 -> V_7 [ V_160 ] =\r\nF_25 ( V_300 -> V_155 [ 0 ] >> 3 , 8 , V_161 ) ;\r\nV_11 -> V_7 [ V_162 ] =\r\nF_25 ( V_300 -> V_155 [ 0 ] / 8 , 11 , V_163 ) ;\r\nF_1 ( V_2 , V_11 , V_160 ) ;\r\nF_1 ( V_2 , V_11 , V_154 ) ;\r\nF_1 ( V_2 , V_11 , V_162 ) ;\r\nV_11 -> V_305 = V_9 -> V_76 . V_62 & ~ 3 ;\r\nV_11 -> V_305 += ( V_262 * V_300 -> V_155 [ 0 ] ) + ( V_261 * V_300 -> V_306 / 8 ) ;\r\nF_58 ( V_6 , V_9 -> V_5 , V_11 -> V_305 ) ;\r\nF_59 ( V_6 , V_2 -> V_21 . clock , V_300 -> V_306 ,\r\n& V_301 , & V_302 ) ;\r\nV_11 -> V_7 [ V_307 ] = V_301 ;\r\nV_11 -> V_7 [ V_308 ] = V_302 & 0xff ;\r\nF_1 ( V_2 , V_11 , V_307 ) ;\r\nF_1 ( V_2 , V_11 , V_308 ) ;\r\nif ( V_24 -> V_27 . V_40 . V_50 >= V_309 ) {\r\nV_11 -> V_7 [ V_310 ] = V_302 >> 8 ;\r\nF_1 ( V_2 , V_11 , V_310 ) ;\r\n}\r\nreturn 0 ;\r\n}\r\nstatic int\r\nF_46 ( struct V_1 * V_2 , int V_261 , int V_262 ,\r\nstruct V_75 * V_253 )\r\n{\r\nint V_257 = F_29 ( V_2 , V_253 ) ;\r\nif ( V_257 )\r\nreturn V_257 ;\r\nreturn F_57 ( V_2 , V_253 , V_261 , V_262 , false ) ;\r\n}\r\nstatic int\r\nF_60 ( struct V_1 * V_2 ,\r\nstruct V_75 * V_76 ,\r\nint V_261 , int V_262 , enum V_311 V_31 )\r\n{\r\nstruct V_23 * V_24 = V_23 ( V_2 -> V_6 ) ;\r\nstruct V_10 * V_6 = V_24 -> V_6 ;\r\nif ( V_31 == V_312 )\r\nF_61 ( V_6 ) ;\r\nelse\r\nF_62 ( V_6 ) ;\r\nreturn F_57 ( V_2 , V_76 , V_261 , V_262 , true ) ;\r\n}\r\nstatic void F_63 ( struct V_10 * V_6 , struct V_313 * V_314 ,\r\nstruct V_313 * V_315 )\r\n{\r\nint V_316 = F_64 ( V_6 ) ;\r\nT_2 V_317 ;\r\nint V_292 , V_318 ;\r\nfor ( V_292 = 0 ; V_292 < V_316 ; V_292 ++ ) {\r\nfor ( V_318 = 0 ; V_318 < V_316 ; V_318 ++ ) {\r\nV_317 = F_65 ( V_314 , V_292 * 64 + V_318 ) ;\r\nF_66 ( V_315 , V_292 * V_316 + V_318 , ( V_317 & 0x80000000 ) >> 16\r\n| ( V_317 & 0xf80000 ) >> 9\r\n| ( V_317 & 0xf800 ) >> 6\r\n| ( V_317 & 0xf8 ) >> 3 ) ;\r\n}\r\n}\r\n}\r\nstatic void F_67 ( struct V_10 * V_6 , struct V_313 * V_314 ,\r\nstruct V_313 * V_315 )\r\n{\r\nT_2 V_317 ;\r\nint V_319 , V_292 ;\r\nfor ( V_292 = 0 ; V_292 < 64 * 64 ; V_292 ++ ) {\r\nV_317 = F_65 ( V_314 , V_292 ) ;\r\nV_319 = V_317 >> 24 ;\r\nif ( V_319 > 0 && V_319 < 255 )\r\nV_317 = ( V_317 & 0x00ffffff ) | ( ( V_319 + 1 ) << 24 ) ;\r\n#ifdef F_47\r\n{\r\nstruct V_23 * V_24 = V_23 ( V_6 ) ;\r\nif ( V_24 -> V_27 . V_40 . V_41 == 0x11 ) {\r\nV_317 = ( ( V_317 & 0x000000ff ) << 24 ) |\r\n( ( V_317 & 0x0000ff00 ) << 8 ) |\r\n( ( V_317 & 0x00ff0000 ) >> 8 ) |\r\n( ( V_317 & 0xff000000 ) >> 24 ) ;\r\n}\r\n}\r\n#endif\r\nF_68 ( V_315 , V_292 , V_317 ) ;\r\n}\r\n}\r\nstatic int\r\nF_69 ( struct V_1 * V_2 , struct V_320 * V_321 ,\r\nT_2 V_322 , T_2 V_316 , T_2 V_323 )\r\n{\r\nstruct V_23 * V_24 = V_23 ( V_2 -> V_6 ) ;\r\nstruct V_10 * V_6 = V_24 -> V_6 ;\r\nstruct F_3 * V_9 = F_3 ( V_2 ) ;\r\nstruct V_313 * V_60 = NULL ;\r\nstruct V_324 * V_325 ;\r\nint V_257 = 0 ;\r\nif ( ! V_322 ) {\r\nV_9 -> V_60 . V_326 ( V_9 , true ) ;\r\nreturn 0 ;\r\n}\r\nif ( V_316 != 64 || V_323 != 64 )\r\nreturn - V_327 ;\r\nV_325 = F_70 ( V_6 , V_321 , V_322 ) ;\r\nif ( ! V_325 )\r\nreturn - V_328 ;\r\nV_60 = F_71 ( V_325 ) ;\r\nV_257 = F_72 ( V_60 ) ;\r\nif ( V_257 )\r\ngoto V_329;\r\nif ( V_24 -> V_27 . V_40 . V_41 >= 0x11 )\r\nF_67 ( V_6 , V_60 , V_9 -> V_60 . V_258 ) ;\r\nelse\r\nF_63 ( V_6 , V_60 , V_9 -> V_60 . V_258 ) ;\r\nF_51 ( V_60 ) ;\r\nV_9 -> V_60 . V_62 = V_9 -> V_60 . V_258 -> V_303 . V_62 ;\r\nV_9 -> V_60 . V_61 ( V_9 , V_9 -> V_60 . V_62 ) ;\r\nV_9 -> V_60 . V_330 ( V_9 , true ) ;\r\nV_329:\r\nF_73 ( V_325 ) ;\r\nreturn V_257 ;\r\n}\r\nstatic int\r\nF_74 ( struct V_1 * V_2 , int V_261 , int V_262 )\r\n{\r\nstruct F_3 * V_9 = F_3 ( V_2 ) ;\r\nV_9 -> V_60 . V_331 ( V_9 , V_261 , V_262 ) ;\r\nreturn 0 ;\r\n}\r\nint\r\nF_75 ( struct V_332 * V_333 )\r\n{\r\nstruct V_10 * V_6 ;\r\nstruct V_23 * V_24 ;\r\nint V_257 ;\r\nstruct V_1 * V_2 ;\r\nbool V_334 = false ;\r\nif ( ! V_333 || ! V_333 -> V_2 )\r\nreturn - V_327 ;\r\nV_6 = V_333 -> V_2 -> V_6 ;\r\nV_257 = F_76 ( V_6 -> V_6 ) ;\r\nif ( V_257 < 0 && V_257 != - V_335 )\r\nreturn V_257 ;\r\nV_257 = F_77 ( V_333 ) ;\r\nV_24 = V_23 ( V_6 ) ;\r\nF_24 (crtc, &dev->mode_config.crtc_list, head) {\r\nif ( V_2 -> V_336 )\r\nV_334 = true ;\r\n}\r\nF_78 ( V_6 -> V_6 ) ;\r\nif ( V_334 && ! V_24 -> V_337 ) {\r\nV_24 -> V_337 = true ;\r\nreturn V_257 ;\r\n}\r\nif ( ! V_334 && V_24 -> V_337 ) {\r\nF_79 ( V_6 -> V_6 ) ;\r\nV_24 -> V_337 = false ;\r\n}\r\nF_79 ( V_6 -> V_6 ) ;\r\nreturn V_257 ;\r\n}\r\nint\r\nF_80 ( struct V_10 * V_6 , int V_338 )\r\n{\r\nstruct F_3 * V_9 ;\r\nint V_257 , V_292 ;\r\nV_9 = F_81 ( sizeof( * V_9 ) , V_339 ) ;\r\nif ( ! V_9 )\r\nreturn - V_340 ;\r\nfor ( V_292 = 0 ; V_292 < 256 ; V_292 ++ ) {\r\nV_9 -> V_294 . V_286 [ V_292 ] = V_292 << 8 ;\r\nV_9 -> V_294 . V_287 [ V_292 ] = V_292 << 8 ;\r\nV_9 -> V_294 . V_288 [ V_292 ] = V_292 << 8 ;\r\n}\r\nV_9 -> V_294 . V_239 = 0 ;\r\nV_9 -> V_5 = V_338 ;\r\nV_9 -> V_66 = V_272 ;\r\nF_82 ( V_6 , & V_9 -> V_284 , & V_341 ) ;\r\nF_83 ( & V_9 -> V_284 , & V_342 ) ;\r\nF_84 ( & V_9 -> V_284 , 256 ) ;\r\nV_257 = F_85 ( V_6 , 64 * 64 * 4 , 0x100 , V_259 ,\r\n0 , 0x0000 , NULL , NULL , & V_9 -> V_60 . V_258 ) ;\r\nif ( ! V_257 ) {\r\nV_257 = F_30 ( V_9 -> V_60 . V_258 , V_259 , false ) ;\r\nif ( ! V_257 ) {\r\nV_257 = F_72 ( V_9 -> V_60 . V_258 ) ;\r\nif ( V_257 )\r\nF_31 ( V_9 -> V_60 . V_258 ) ;\r\n}\r\nif ( V_257 )\r\nF_32 ( NULL , & V_9 -> V_60 . V_258 ) ;\r\n}\r\nF_86 ( V_9 ) ;\r\nreturn 0 ;\r\n}
