#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_000002f096b052f0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000002f096b38c10 .scope module, "alu_tb" "alu_tb" 3 4;
 .timescale -9 -12;
v000002f096b39870_0 .var "a", 15 0;
v000002f096b3a6d0_0 .var "alu_op", 3 0;
v000002f096b39b90_0 .var "b", 15 0;
v000002f096b39cd0_0 .var/i "errors", 31 0;
v000002f096b3a770_0 .var "expected_result", 15 0;
v000002f096b39f50_0 .var "expected_zero", 0 0;
v000002f096b3b030_0 .net "result", 15 0, v000002f096b3a450_0;  1 drivers
v000002f096b3a310_0 .net "zero", 0 0, L_000002f096bafa40;  1 drivers
S_000002f096b3d880 .scope module, "dut" "alu" 3 17, 4 3 0, S_000002f096b38c10;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /INPUT 4 "alu_op";
    .port_info 3 /OUTPUT 16 "result";
    .port_info 4 /OUTPUT 1 "zero";
L_000002f096bd0098 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002f096b392d0_0 .net/2u *"_ivl_0", 15 0, L_000002f096bd0098;  1 drivers
v000002f096b39410_0 .net "a", 15 0, v000002f096b39870_0;  1 drivers
v000002f096b3a9f0_0 .net "alu_op", 3 0, v000002f096b3a6d0_0;  1 drivers
v000002f096b39c30_0 .net "b", 15 0, v000002f096b39b90_0;  1 drivers
v000002f096b3a450_0 .var "result", 15 0;
v000002f096b3ad10_0 .net "zero", 0 0, L_000002f096bafa40;  alias, 1 drivers
E_000002f096b0e820 .event anyedge, v000002f096b3a9f0_0, v000002f096b39410_0, v000002f096b39c30_0;
L_000002f096bafa40 .cmp/eq 16, v000002f096b3a450_0, L_000002f096bd0098;
S_000002f096b3e370 .scope task, "test_alu" "test_alu" 3 59, 3 59 0, S_000002f096b38c10;
 .timescale -9 -12;
v000002f096b3aef0_0 .var "exp_result", 15 0;
v000002f096b3ab30_0 .var "exp_zero", 0 0;
v000002f096b3af90_0 .var "in_a", 15 0;
v000002f096b39370_0 .var "in_b", 15 0;
v000002f096b3a950_0 .var "op", 3 0;
v000002f096b3a090_0 .var "test_name", 192 1;
TD_alu_tb.test_alu ;
    %load/vec4 v000002f096b3af90_0;
    %store/vec4 v000002f096b39870_0, 0, 16;
    %load/vec4 v000002f096b39370_0;
    %store/vec4 v000002f096b39b90_0, 0, 16;
    %load/vec4 v000002f096b3a950_0;
    %store/vec4 v000002f096b3a6d0_0, 0, 4;
    %load/vec4 v000002f096b3aef0_0;
    %store/vec4 v000002f096b3a770_0, 0, 16;
    %load/vec4 v000002f096b3ab30_0;
    %store/vec4 v000002f096b39f50_0, 0, 1;
    %delay 1000, 0;
    %load/vec4 v000002f096b3b030_0;
    %load/vec4 v000002f096b3a770_0;
    %cmp/ne;
    %jmp/1 T_0.2, 6;
    %flag_mov 8, 6;
    %load/vec4 v000002f096b3a310_0;
    %load/vec4 v000002f096b39f50_0;
    %cmp/ne;
    %flag_or 6, 8;
T_0.2;
    %jmp/0xz  T_0.0, 6;
    %vpi_call/w 3 77 "$display", "Error in %s:", v000002f096b3a090_0 {0 0 0};
    %vpi_call/w 3 78 "$display", "  Inputs: a=%h, b=%h, op=%h", v000002f096b39870_0, v000002f096b39b90_0, v000002f096b3a6d0_0 {0 0 0};
    %vpi_call/w 3 79 "$display", "  Expected: result=%h, zero=%b", v000002f096b3a770_0, v000002f096b39f50_0 {0 0 0};
    %vpi_call/w 3 80 "$display", "  Got:      result=%h, zero=%b", v000002f096b3b030_0, v000002f096b3a310_0 {0 0 0};
    %load/vec4 v000002f096b39cd0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002f096b39cd0_0, 0, 32;
    %jmp T_0.1;
T_0.0 ;
    %vpi_call/w 3 83 "$display", "%s: OK", v000002f096b3a090_0 {0 0 0};
T_0.1 ;
    %end;
S_000002f096b3b1f0 .scope module, "control_unit_tb" "control_unit_tb" 5 4;
 .timescale -9 -12;
v000002f096b3a630_0 .net "alu_op", 3 0, v000002f096b3a3b0_0;  1 drivers
v000002f096b3ae50_0 .net "alu_src", 0 0, v000002f096b39d70_0;  1 drivers
v000002f096b39550_0 .net "branch", 0 0, v000002f096b3a270_0;  1 drivers
v000002f096b395f0_0 .net "branch_ne", 0 0, v000002f096b3a810_0;  1 drivers
v000002f096b39690_0 .var/i "errors", 31 0;
v000002f096ad5ba0_0 .var "funct", 2 0;
v000002f096ad5a60_0 .net "jump", 0 0, v000002f096b3a130_0;  1 drivers
v000002f096ad5e20_0 .net "jump_reg", 0 0, v000002f096b39a50_0;  1 drivers
v000002f096ad5c40_0 .net "link", 0 0, v000002f096b3a8b0_0;  1 drivers
v000002f096ad5ce0_0 .net "mem_read", 0 0, v000002f096b39e10_0;  1 drivers
v000002f096ad5d80_0 .net "mem_to_reg", 0 0, v000002f096b3a590_0;  1 drivers
v000002f096ad5ec0_0 .net "mem_write", 0 0, v000002f096b3aa90_0;  1 drivers
v000002f096ad5f60_0 .var "opcode", 3 0;
v000002f096ad6000_0 .net "reg_dst", 1 0, v000002f096b3a1d0_0;  1 drivers
v000002f096ad42a0_0 .net "reg_write", 0 0, v000002f096b39730_0;  1 drivers
S_000002f096b3dd30 .scope task, "check_signals" "check_signals" 5 112, 5 112 0, S_000002f096b3b1f0;
 .timescale -9 -12;
v000002f096b39ff0_0 .var "inst_name", 192 1;
TD_control_unit_tb.check_signals ;
    %vpi_call/w 5 115 "$display", "\012Testing %s instruction:", v000002f096b39ff0_0 {0 0 0};
    %vpi_call/w 5 116 "$display", "Control signals:" {0 0 0};
    %vpi_call/w 5 117 "$display", "  reg_write=%b, mem_read=%b, mem_write=%b", v000002f096ad42a0_0, v000002f096ad5ce0_0, v000002f096ad5ec0_0 {0 0 0};
    %vpi_call/w 5 119 "$display", "  mem_to_reg=%b, alu_src=%b, alu_op=%b", v000002f096ad5d80_0, v000002f096b3ae50_0, v000002f096b3a630_0 {0 0 0};
    %vpi_call/w 5 121 "$display", "  reg_dst=%b, branch=%b, branch_ne=%b", v000002f096ad6000_0, v000002f096b39550_0, v000002f096b395f0_0 {0 0 0};
    %vpi_call/w 5 123 "$display", "  jump=%b, jump_reg=%b, link=%b", v000002f096ad5a60_0, v000002f096ad5e20_0, v000002f096ad5c40_0 {0 0 0};
    %end;
S_000002f096b3dba0 .scope module, "dut" "control_unit" 5 19, 6 3 0, S_000002f096b3b1f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "opcode";
    .port_info 1 /INPUT 3 "funct";
    .port_info 2 /OUTPUT 1 "reg_write";
    .port_info 3 /OUTPUT 1 "mem_read";
    .port_info 4 /OUTPUT 1 "mem_write";
    .port_info 5 /OUTPUT 1 "mem_to_reg";
    .port_info 6 /OUTPUT 1 "alu_src";
    .port_info 7 /OUTPUT 4 "alu_op";
    .port_info 8 /OUTPUT 2 "reg_dst";
    .port_info 9 /OUTPUT 1 "branch";
    .port_info 10 /OUTPUT 1 "branch_ne";
    .port_info 11 /OUTPUT 1 "jump";
    .port_info 12 /OUTPUT 1 "jump_reg";
    .port_info 13 /OUTPUT 1 "link";
v000002f096b3a3b0_0 .var "alu_op", 3 0;
v000002f096b39d70_0 .var "alu_src", 0 0;
v000002f096b3a270_0 .var "branch", 0 0;
v000002f096b3a810_0 .var "branch_ne", 0 0;
v000002f096b3a4f0_0 .net "funct", 2 0, v000002f096ad5ba0_0;  1 drivers
v000002f096b3a130_0 .var "jump", 0 0;
v000002f096b39a50_0 .var "jump_reg", 0 0;
v000002f096b3a8b0_0 .var "link", 0 0;
v000002f096b39e10_0 .var "mem_read", 0 0;
v000002f096b3a590_0 .var "mem_to_reg", 0 0;
v000002f096b3aa90_0 .var "mem_write", 0 0;
v000002f096b39af0_0 .net "opcode", 3 0, v000002f096ad5f60_0;  1 drivers
v000002f096b3a1d0_0 .var "reg_dst", 1 0;
v000002f096b39730_0 .var "reg_write", 0 0;
E_000002f096b0e0a0 .event anyedge, v000002f096b39af0_0, v000002f096b3a4f0_0;
S_000002f096b3e050 .scope task, "test_branch" "test_branch" 5 90, 5 90 0, S_000002f096b3b1f0;
 .timescale -9 -12;
v000002f096b39230_0 .var "inst_name", 192 1;
v000002f096b3b0d0_0 .var "op", 3 0;
TD_control_unit_tb.test_branch ;
    %load/vec4 v000002f096b3b0d0_0;
    %store/vec4 v000002f096ad5f60_0, 0, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002f096ad5ba0_0, 0, 3;
    %delay 1000, 0;
    %load/vec4 v000002f096b39230_0;
    %store/vec4 v000002f096b39ff0_0, 0, 192;
    %fork TD_control_unit_tb.check_signals, S_000002f096b3dd30;
    %join;
    %end;
S_000002f096b3dec0 .scope task, "test_i_type" "test_i_type" 5 79, 5 79 0, S_000002f096b3b1f0;
 .timescale -9 -12;
v000002f096b3abd0_0 .var "inst_name", 192 1;
v000002f096b3adb0_0 .var "op", 3 0;
TD_control_unit_tb.test_i_type ;
    %load/vec4 v000002f096b3adb0_0;
    %store/vec4 v000002f096ad5f60_0, 0, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002f096ad5ba0_0, 0, 3;
    %delay 1000, 0;
    %load/vec4 v000002f096b3abd0_0;
    %store/vec4 v000002f096b39ff0_0, 0, 192;
    %fork TD_control_unit_tb.check_signals, S_000002f096b3dd30;
    %join;
    %end;
S_000002f096b868e0 .scope task, "test_jump" "test_jump" 5 101, 5 101 0, S_000002f096b3b1f0;
 .timescale -9 -12;
v000002f096b3ac70_0 .var "inst_name", 192 1;
v000002f096b397d0_0 .var "op", 3 0;
TD_control_unit_tb.test_jump ;
    %load/vec4 v000002f096b397d0_0;
    %store/vec4 v000002f096ad5f60_0, 0, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002f096ad5ba0_0, 0, 3;
    %delay 1000, 0;
    %load/vec4 v000002f096b3ac70_0;
    %store/vec4 v000002f096b39ff0_0, 0, 192;
    %fork TD_control_unit_tb.check_signals, S_000002f096b3dd30;
    %join;
    %end;
S_000002f096b87880 .scope task, "test_r_type" "test_r_type" 5 68, 5 68 0, S_000002f096b3b1f0;
 .timescale -9 -12;
v000002f096b39910_0 .var "f", 2 0;
v000002f096b39eb0_0 .var "inst_name", 192 1;
TD_control_unit_tb.test_r_type ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002f096ad5f60_0, 0, 4;
    %load/vec4 v000002f096b39910_0;
    %store/vec4 v000002f096ad5ba0_0, 0, 3;
    %delay 1000, 0;
    %load/vec4 v000002f096b39eb0_0;
    %store/vec4 v000002f096b39ff0_0, 0, 192;
    %fork TD_control_unit_tb.check_signals, S_000002f096b3dd30;
    %join;
    %end;
S_000002f096b3b940 .scope module, "data_memory_tb" "data_memory_tb" 7 4;
 .timescale -9 -12;
v000002f096af1870_0 .var "addr", 8 0;
v000002f096af1c30_0 .var "clk", 0 0;
v000002f096ab98a0_0 .var "mem_read", 0 0;
v000002f096ab9c60_0 .var "mem_write", 0 0;
v000002f096ab9d00_0 .net "read_data", 15 0, L_000002f096baedc0;  1 drivers
v000002f096ab9da0_0 .var "rst_n", 0 0;
v000002f096ab9580_0 .var "write_data", 15 0;
S_000002f096b865c0 .scope module, "dut" "data_memory" 7 13, 8 3 0, S_000002f096b3b940;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "mem_read";
    .port_info 3 /INPUT 1 "mem_write";
    .port_info 4 /INPUT 9 "addr";
    .port_info 5 /INPUT 16 "write_data";
    .port_info 6 /OUTPUT 16 "read_data";
v000002f096ad4480_0 .net *"_ivl_0", 15 0, L_000002f096badba0;  1 drivers
v000002f096b28f40_0 .net *"_ivl_3", 7 0, L_000002f096badc40;  1 drivers
v000002f096b29b20_0 .net *"_ivl_4", 9 0, L_000002f096baed20;  1 drivers
L_000002f096bd00e0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002f096b29940_0 .net *"_ivl_7", 1 0, L_000002f096bd00e0;  1 drivers
L_000002f096bd0128 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002f096b29c60_0 .net/2u *"_ivl_8", 15 0, L_000002f096bd0128;  1 drivers
v000002f096b29ee0_0 .net "addr", 8 0, v000002f096af1870_0;  1 drivers
v000002f096b29440_0 .net "clk", 0 0, v000002f096af1c30_0;  1 drivers
v000002f096b296c0 .array "dmem", 255 0, 15 0;
v000002f096b29bc0_0 .var/i "i", 31 0;
v000002f096af2270_0 .net "mem_read", 0 0, v000002f096ab98a0_0;  1 drivers
v000002f096af2450_0 .net "mem_write", 0 0, v000002f096ab9c60_0;  1 drivers
v000002f096af1370_0 .net "read_data", 15 0, L_000002f096baedc0;  alias, 1 drivers
v000002f096af0fb0_0 .net "rst_n", 0 0, v000002f096ab9da0_0;  1 drivers
v000002f096af14b0_0 .net "write_data", 15 0, v000002f096ab9580_0;  1 drivers
E_000002f096b0ef20/0 .event negedge, v000002f096af0fb0_0;
E_000002f096b0ef20/1 .event posedge, v000002f096b29440_0;
E_000002f096b0ef20 .event/or E_000002f096b0ef20/0, E_000002f096b0ef20/1;
L_000002f096badba0 .array/port v000002f096b296c0, L_000002f096baed20;
L_000002f096badc40 .part v000002f096af1870_0, 1, 8;
L_000002f096baed20 .concat [ 8 2 0 0], L_000002f096badc40, L_000002f096bd00e0;
L_000002f096baedc0 .functor MUXZ 16, L_000002f096bd0128, L_000002f096badba0, v000002f096ab98a0_0, C4<>;
S_000002f096970b30 .scope module, "ex_mem_reg_tb" "ex_mem_reg_tb" 9 4;
 .timescale -9 -12;
v000002f096b896b0_0 .var "clk", 0 0;
v000002f096b88710_0 .var/i "errors", 31 0;
v000002f096b88fd0_0 .var "ex_alu_result", 15 0;
v000002f096b88c10_0 .var "ex_mem_read", 0 0;
v000002f096b88b70_0 .var "ex_mem_to_reg", 0 0;
v000002f096b89750_0 .var "ex_mem_write", 0 0;
v000002f096b8a0b0_0 .var "ex_reg2_data", 15 0;
v000002f096b89a70_0 .var "ex_reg_write", 0 0;
v000002f096b89610_0 .var "ex_write_reg", 2 0;
v000002f096b8a150_0 .var "flush", 0 0;
v000002f096b88670_0 .net "mem_alu_result", 15 0, v000002f096b89430_0;  1 drivers
v000002f096b892f0_0 .net "mem_mem_read", 0 0, v000002f096b891b0_0;  1 drivers
v000002f096b88df0_0 .net "mem_mem_to_reg", 0 0, v000002f096b89ed0_0;  1 drivers
v000002f096b89bb0_0 .net "mem_mem_write", 0 0, v000002f096b88d50_0;  1 drivers
v000002f096b89250_0 .net "mem_reg_write", 0 0, v000002f096b88ad0_0;  1 drivers
v000002f096b89390_0 .net "mem_write_data", 15 0, v000002f096b887b0_0;  1 drivers
v000002f096b89d90_0 .net "mem_write_reg", 2 0, v000002f096b88f30_0;  1 drivers
v000002f096b8a3d0_0 .var "rst_n", 0 0;
S_000002f096b87a10 .scope module, "dut" "ex_mem_reg" 9 32, 10 3 0, S_000002f096970b30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "flush";
    .port_info 3 /INPUT 1 "ex_reg_write";
    .port_info 4 /INPUT 1 "ex_mem_read";
    .port_info 5 /INPUT 1 "ex_mem_write";
    .port_info 6 /INPUT 1 "ex_mem_to_reg";
    .port_info 7 /INPUT 16 "ex_alu_result";
    .port_info 8 /INPUT 16 "ex_reg2_data";
    .port_info 9 /INPUT 3 "ex_write_reg";
    .port_info 10 /OUTPUT 1 "mem_reg_write";
    .port_info 11 /OUTPUT 1 "mem_mem_read";
    .port_info 12 /OUTPUT 1 "mem_mem_write";
    .port_info 13 /OUTPUT 1 "mem_mem_to_reg";
    .port_info 14 /OUTPUT 16 "mem_alu_result";
    .port_info 15 /OUTPUT 16 "mem_write_data";
    .port_info 16 /OUTPUT 3 "mem_write_reg";
v000002f096b89f70_0 .net "clk", 0 0, v000002f096b896b0_0;  1 drivers
v000002f096b89070_0 .net "ex_alu_result", 15 0, v000002f096b88fd0_0;  1 drivers
v000002f096b89110_0 .net "ex_mem_read", 0 0, v000002f096b88c10_0;  1 drivers
v000002f096b88e90_0 .net "ex_mem_to_reg", 0 0, v000002f096b88b70_0;  1 drivers
v000002f096b88a30_0 .net "ex_mem_write", 0 0, v000002f096b89750_0;  1 drivers
v000002f096b89570_0 .net "ex_reg2_data", 15 0, v000002f096b8a0b0_0;  1 drivers
v000002f096b8a470_0 .net "ex_reg_write", 0 0, v000002f096b89a70_0;  1 drivers
v000002f096b8a010_0 .net "ex_write_reg", 2 0, v000002f096b89610_0;  1 drivers
v000002f096b888f0_0 .net "flush", 0 0, v000002f096b8a150_0;  1 drivers
v000002f096b89430_0 .var "mem_alu_result", 15 0;
v000002f096b891b0_0 .var "mem_mem_read", 0 0;
v000002f096b89ed0_0 .var "mem_mem_to_reg", 0 0;
v000002f096b88d50_0 .var "mem_mem_write", 0 0;
v000002f096b88ad0_0 .var "mem_reg_write", 0 0;
v000002f096b887b0_0 .var "mem_write_data", 15 0;
v000002f096b88f30_0 .var "mem_write_reg", 2 0;
v000002f096b89b10_0 .net "rst_n", 0 0, v000002f096b8a3d0_0;  1 drivers
E_000002f096b0f6e0/0 .event negedge, v000002f096b89b10_0;
E_000002f096b0f6e0/1 .event posedge, v000002f096b89f70_0;
E_000002f096b0f6e0 .event/or E_000002f096b0f6e0/0, E_000002f096b0f6e0/1;
S_000002f096b86a70 .scope task, "initialize_signals" "initialize_signals" 9 61, 9 61 0, S_000002f096970b30;
 .timescale -9 -12;
TD_ex_mem_reg_tb.initialize_signals ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002f096b8a3d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002f096b8a150_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002f096b89a70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002f096b88c10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002f096b89750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002f096b88b70_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000002f096b88fd0_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000002f096b8a0b0_0, 0, 16;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002f096b89610_0, 0, 3;
    %end;
S_000002f096b87ba0 .scope task, "test_flush" "test_flush" 9 100, 9 100 0, S_000002f096970b30;
 .timescale -9 -12;
E_000002f096b0ee60 .event posedge, v000002f096b89f70_0;
TD_ex_mem_reg_tb.test_flush ;
    %vpi_call/w 9 102 "$display", "\012Testing flush..." {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002f096b8a150_0, 0, 1;
    %wait E_000002f096b0ee60;
    %delay 1000, 0;
    %fork TD_ex_mem_reg_tb.verify_reset_state, S_000002f096b881e0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002f096b8a150_0, 0, 1;
    %end;
S_000002f096b87d30 .scope task, "test_normal_operation" "test_normal_operation" 9 86, 9 86 0, S_000002f096970b30;
 .timescale -9 -12;
TD_ex_mem_reg_tb.test_normal_operation ;
    %vpi_call/w 9 88 "$display", "\012Testing normal operation..." {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002f096b89a70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002f096b88c10_0, 0, 1;
    %pushi/vec4 43981, 0, 16;
    %store/vec4 v000002f096b88fd0_0, 0, 16;
    %pushi/vec4 4660, 0, 16;
    %store/vec4 v000002f096b8a0b0_0, 0, 16;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v000002f096b89610_0, 0, 3;
    %wait E_000002f096b0ee60;
    %delay 1000, 0;
    %fork TD_ex_mem_reg_tb.verify_normal_operation, S_000002f096b87ec0;
    %join;
    %end;
S_000002f096b88050 .scope task, "test_reset" "test_reset" 9 75, 9 75 0, S_000002f096970b30;
 .timescale -9 -12;
TD_ex_mem_reg_tb.test_reset ;
    %vpi_call/w 9 77 "$display", "\012Testing reset..." {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002f096b8a3d0_0, 0, 1;
    %wait E_000002f096b0ee60;
    %delay 1000, 0;
    %fork TD_ex_mem_reg_tb.verify_reset_state, S_000002f096b881e0;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002f096b8a3d0_0, 0, 1;
    %wait E_000002f096b0ee60;
    %end;
S_000002f096b87ec0 .scope task, "verify_normal_operation" "verify_normal_operation" 9 123, 9 123 0, S_000002f096970b30;
 .timescale -9 -12;
TD_ex_mem_reg_tb.verify_normal_operation ;
    %load/vec4 v000002f096b89250_0;
    %load/vec4 v000002f096b89a70_0;
    %cmp/ne;
    %jmp/1 T_10.8, 6;
    %flag_mov 8, 6;
    %load/vec4 v000002f096b892f0_0;
    %load/vec4 v000002f096b88c10_0;
    %cmp/ne;
    %flag_or 6, 8;
T_10.8;
    %jmp/1 T_10.7, 6;
    %flag_mov 8, 6;
    %load/vec4 v000002f096b88670_0;
    %load/vec4 v000002f096b88fd0_0;
    %cmp/ne;
    %flag_or 6, 8;
T_10.7;
    %jmp/1 T_10.6, 6;
    %flag_mov 8, 6;
    %load/vec4 v000002f096b89390_0;
    %load/vec4 v000002f096b8a0b0_0;
    %cmp/ne;
    %flag_or 6, 8;
T_10.6;
    %jmp/1 T_10.5, 6;
    %flag_mov 8, 6;
    %load/vec4 v000002f096b89d90_0;
    %load/vec4 v000002f096b89610_0;
    %cmp/ne;
    %flag_or 6, 8;
T_10.5;
    %jmp/0xz  T_10.3, 6;
    %vpi_call/w 9 130 "$display", "Error: Normal operation verification failed" {0 0 0};
    %load/vec4 v000002f096b88710_0;
    %addi 1, 0, 32;
    %store/vec4 v000002f096b88710_0, 0, 32;
T_10.3 ;
    %end;
S_000002f096b881e0 .scope task, "verify_reset_state" "verify_reset_state" 9 110, 9 110 0, S_000002f096970b30;
 .timescale -9 -12;
TD_ex_mem_reg_tb.verify_reset_state ;
    %load/vec4 v000002f096b89250_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/1 T_11.16, 6;
    %flag_mov 8, 6;
    %load/vec4 v000002f096b892f0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_or 6, 8;
T_11.16;
    %jmp/1 T_11.15, 6;
    %flag_mov 8, 6;
    %load/vec4 v000002f096b89bb0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_or 6, 8;
T_11.15;
    %jmp/1 T_11.14, 6;
    %flag_mov 8, 6;
    %load/vec4 v000002f096b88df0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_or 6, 8;
T_11.14;
    %jmp/1 T_11.13, 6;
    %flag_mov 8, 6;
    %load/vec4 v000002f096b88670_0;
    %cmpi/ne 0, 0, 16;
    %flag_or 6, 8;
T_11.13;
    %jmp/1 T_11.12, 6;
    %flag_mov 8, 6;
    %load/vec4 v000002f096b89390_0;
    %cmpi/ne 0, 0, 16;
    %flag_or 6, 8;
T_11.12;
    %jmp/1 T_11.11, 6;
    %flag_mov 8, 6;
    %load/vec4 v000002f096b89d90_0;
    %cmpi/ne 0, 0, 3;
    %flag_or 6, 8;
T_11.11;
    %jmp/0xz  T_11.9, 6;
    %vpi_call/w 9 117 "$display", "Error: Reset state verification failed" {0 0 0};
    %load/vec4 v000002f096b88710_0;
    %addi 1, 0, 32;
    %store/vec4 v000002f096b88710_0, 0, 32;
T_11.9 ;
    %end;
S_000002f096970cc0 .scope module, "ex_stage_tb" "ex_stage_tb" 11 4;
 .timescale -9 -12;
v000002f096b8b760_0 .var "alu_op", 3 0;
v000002f096b8b800_0 .net "alu_result", 15 0, v000002f096b88850_0;  1 drivers
v000002f096b8b300_0 .var "alu_src", 0 0;
v000002f096b8b440_0 .var/i "errors", 31 0;
v000002f096b8b1c0_0 .var "forward_a", 1 0;
v000002f096b8b3a0_0 .var "forward_b", 1 0;
v000002f096b8b260_0 .var "immediate", 5 0;
v000002f096b8b4e0_0 .var "mem_forward_data", 15 0;
v000002f096b8aae0_0 .var "rd", 2 0;
v000002f096b8ba80_0 .var "reg1_data", 15 0;
v000002f096b8a7c0_0 .var "reg2_data", 15 0;
v000002f096b8bd00_0 .var "reg_dst", 1 0;
v000002f096b8b940_0 .var "rt", 2 0;
v000002f096b8b620_0 .var "wb_forward_data", 15 0;
v000002f096b8b9e0_0 .net "write_reg_addr", 2 0, L_000002f096baf400;  1 drivers
v000002f096b8bb20_0 .net "zero_flag", 0 0, L_000002f096bae8c0;  1 drivers
S_000002f096b86c00 .scope module, "dut" "ex_stage" 11 26, 12 3 0, S_000002f096970cc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "alu_op";
    .port_info 1 /INPUT 1 "alu_src";
    .port_info 2 /INPUT 16 "reg1_data";
    .port_info 3 /INPUT 16 "reg2_data";
    .port_info 4 /INPUT 6 "immediate";
    .port_info 5 /INPUT 3 "rd";
    .port_info 6 /INPUT 3 "rt";
    .port_info 7 /INPUT 2 "reg_dst";
    .port_info 8 /INPUT 2 "forward_a";
    .port_info 9 /INPUT 2 "forward_b";
    .port_info 10 /INPUT 16 "mem_forward_data";
    .port_info 11 /INPUT 16 "wb_forward_data";
    .port_info 12 /OUTPUT 16 "alu_result";
    .port_info 13 /OUTPUT 1 "zero_flag";
    .port_info 14 /OUTPUT 3 "write_reg_addr";
v000002f096b89930_0 .net *"_ivl_1", 0 0, L_000002f096bae280;  1 drivers
v000002f096b88990_0 .net *"_ivl_10", 0 0, L_000002f096bae140;  1 drivers
L_000002f096bd0200 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000002f096b8a290_0 .net/2u *"_ivl_12", 1 0, L_000002f096bd0200;  1 drivers
v000002f096b89c50_0 .net *"_ivl_14", 0 0, L_000002f096bae1e0;  1 drivers
L_000002f096bd0248 .functor BUFT 1, C4<111>, C4<0>, C4<0>, C4<0>;
v000002f096b899d0_0 .net/2u *"_ivl_16", 2 0, L_000002f096bd0248;  1 drivers
v000002f096b89cf0_0 .net *"_ivl_18", 2 0, L_000002f096baee60;  1 drivers
v000002f096b89e30_0 .net *"_ivl_2", 9 0, L_000002f096bae460;  1 drivers
L_000002f096bd01b8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002f096b8a330_0 .net/2u *"_ivl_8", 1 0, L_000002f096bd01b8;  1 drivers
v000002f096b88cb0_0 .var "alu_input_a", 15 0;
v000002f096b8acc0_0 .net "alu_input_b", 15 0, L_000002f096baec80;  1 drivers
v000002f096b8ad60_0 .net "alu_op", 3 0, v000002f096b8b760_0;  1 drivers
v000002f096b8b6c0_0 .net "alu_result", 15 0, v000002f096b88850_0;  alias, 1 drivers
v000002f096b8bc60_0 .net "alu_src", 0 0, v000002f096b8b300_0;  1 drivers
v000002f096b8af40_0 .net "forward_a", 1 0, v000002f096b8b1c0_0;  1 drivers
v000002f096b8b8a0_0 .net "forward_b", 1 0, v000002f096b8b3a0_0;  1 drivers
v000002f096b8ae00_0 .net "immediate", 5 0, v000002f096b8b260_0;  1 drivers
v000002f096b8aea0_0 .net "immediate_extended", 15 0, L_000002f096bae820;  1 drivers
v000002f096b8c340_0 .net "mem_forward_data", 15 0, v000002f096b8b4e0_0;  1 drivers
v000002f096b8b080_0 .net "rd", 2 0, v000002f096b8aae0_0;  1 drivers
v000002f096b8aa40_0 .net "reg1_data", 15 0, v000002f096b8ba80_0;  1 drivers
v000002f096b8bda0_0 .net "reg2_data", 15 0, v000002f096b8a7c0_0;  1 drivers
v000002f096b8a860_0 .var "reg2_data_mux", 15 0;
v000002f096b8bbc0_0 .net "reg_dst", 1 0, v000002f096b8bd00_0;  1 drivers
v000002f096b8afe0_0 .net "rt", 2 0, v000002f096b8b940_0;  1 drivers
v000002f096b8b580_0 .net "wb_forward_data", 15 0, v000002f096b8b620_0;  1 drivers
v000002f096b8a9a0_0 .net "write_reg_addr", 2 0, L_000002f096baf400;  alias, 1 drivers
v000002f096b8c0c0_0 .net "zero_flag", 0 0, L_000002f096bae8c0;  alias, 1 drivers
E_000002f096b0ea60 .event anyedge, v000002f096b8b8a0_0, v000002f096b8bda0_0, v000002f096b8c340_0, v000002f096b8b580_0;
E_000002f096b0f0a0 .event anyedge, v000002f096b8af40_0, v000002f096b8aa40_0, v000002f096b8c340_0, v000002f096b8b580_0;
L_000002f096bae280 .part v000002f096b8b260_0, 5, 1;
LS_000002f096bae460_0_0 .concat [ 1 1 1 1], L_000002f096bae280, L_000002f096bae280, L_000002f096bae280, L_000002f096bae280;
LS_000002f096bae460_0_4 .concat [ 1 1 1 1], L_000002f096bae280, L_000002f096bae280, L_000002f096bae280, L_000002f096bae280;
LS_000002f096bae460_0_8 .concat [ 1 1 0 0], L_000002f096bae280, L_000002f096bae280;
L_000002f096bae460 .concat [ 4 4 2 0], LS_000002f096bae460_0_0, LS_000002f096bae460_0_4, LS_000002f096bae460_0_8;
L_000002f096bae820 .concat [ 6 10 0 0], v000002f096b8b260_0, L_000002f096bae460;
L_000002f096baec80 .functor MUXZ 16, v000002f096b8a860_0, L_000002f096bae820, v000002f096b8b300_0, C4<>;
L_000002f096bae140 .cmp/eq 2, v000002f096b8bd00_0, L_000002f096bd01b8;
L_000002f096bae1e0 .cmp/eq 2, v000002f096b8bd00_0, L_000002f096bd0200;
L_000002f096baee60 .functor MUXZ 3, L_000002f096bd0248, v000002f096b8b940_0, L_000002f096bae1e0, C4<>;
L_000002f096baf400 .functor MUXZ 3, L_000002f096baee60, v000002f096b8aae0_0, L_000002f096bae140, C4<>;
S_000002f096b87240 .scope module, "alu_unit" "alu" 12 56, 4 3 0, S_000002f096b86c00;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /INPUT 4 "alu_op";
    .port_info 3 /OUTPUT 16 "result";
    .port_info 4 /OUTPUT 1 "zero";
L_000002f096bd0170 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002f096b894d0_0 .net/2u *"_ivl_0", 15 0, L_000002f096bd0170;  1 drivers
v000002f096b885d0_0 .net "a", 15 0, v000002f096b88cb0_0;  1 drivers
v000002f096b8a1f0_0 .net "alu_op", 3 0, v000002f096b8b760_0;  alias, 1 drivers
v000002f096b897f0_0 .net "b", 15 0, L_000002f096baec80;  alias, 1 drivers
v000002f096b88850_0 .var "result", 15 0;
v000002f096b89890_0 .net "zero", 0 0, L_000002f096bae8c0;  alias, 1 drivers
E_000002f096b0f320 .event anyedge, v000002f096b8a1f0_0, v000002f096b885d0_0, v000002f096b897f0_0;
L_000002f096bae8c0 .cmp/eq 16, v000002f096b88850_0, L_000002f096bd0170;
S_000002f096b88370 .scope task, "initialize_signals" "initialize_signals" 11 42, 11 42 0, S_000002f096970cc0;
 .timescale -9 -12;
TD_ex_stage_tb.initialize_signals ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002f096b8b760_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002f096b8b300_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000002f096b8ba80_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000002f096b8a7c0_0, 0, 16;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v000002f096b8b260_0, 0, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002f096b8aae0_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002f096b8b940_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002f096b8bd00_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002f096b8b1c0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002f096b8b3a0_0, 0, 2;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000002f096b8b4e0_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000002f096b8b620_0, 0, 16;
    %end;
S_000002f096b876f0 .scope task, "report_error" "report_error" 11 159, 11 159 0, S_000002f096970cc0;
 .timescale -9 -12;
v000002f096b8a720_0 .var "actual", 15 0;
v000002f096b8b120_0 .var "expected", 15 0;
v000002f096b8ac20_0 .var "test_name", 192 1;
TD_ex_stage_tb.report_error ;
    %vpi_call/w 11 164 "$display", "Error in %s: Expected %h, got %h", v000002f096b8ac20_0, v000002f096b8b120_0, v000002f096b8a720_0 {0 0 0};
    %load/vec4 v000002f096b8b440_0;
    %addi 1, 0, 32;
    %store/vec4 v000002f096b8b440_0, 0, 32;
    %end;
S_000002f096b86750 .scope task, "test_basic_alu_ops" "test_basic_alu_ops" 11 59, 11 59 0, S_000002f096970cc0;
 .timescale -9 -12;
TD_ex_stage_tb.test_basic_alu_ops ;
    %vpi_call/w 11 61 "$display", "\012Testing basic ALU operations..." {0 0 0};
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002f096b8b760_0, 0, 4;
    %pushi/vec4 5, 0, 16;
    %store/vec4 v000002f096b8ba80_0, 0, 16;
    %pushi/vec4 3, 0, 16;
    %store/vec4 v000002f096b8a7c0_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002f096b8b300_0, 0, 1;
    %delay 1000, 0;
    %load/vec4 v000002f096b8b800_0;
    %cmpi/ne 8, 0, 16;
    %jmp/0xz  T_14.17, 6;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 4277316, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v000002f096b8ac20_0, 0, 192;
    %pushi/vec4 8, 0, 16;
    %store/vec4 v000002f096b8b120_0, 0, 16;
    %load/vec4 v000002f096b8b800_0;
    %store/vec4 v000002f096b8a720_0, 0, 16;
    %fork TD_ex_stage_tb.report_error, S_000002f096b876f0;
    %join;
T_14.17 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000002f096b8b760_0, 0, 4;
    %delay 1000, 0;
    %load/vec4 v000002f096b8b800_0;
    %cmpi/ne 2, 0, 16;
    %jmp/0xz  T_14.19, 6;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 5461314, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v000002f096b8ac20_0, 0, 192;
    %pushi/vec4 2, 0, 16;
    %store/vec4 v000002f096b8b120_0, 0, 16;
    %load/vec4 v000002f096b8b800_0;
    %store/vec4 v000002f096b8a720_0, 0, 16;
    %fork TD_ex_stage_tb.report_error, S_000002f096b876f0;
    %join;
T_14.19 ;
    %pushi/vec4 5, 0, 16;
    %store/vec4 v000002f096b8ba80_0, 0, 16;
    %pushi/vec4 5, 0, 16;
    %store/vec4 v000002f096b8a7c0_0, 0, 16;
    %delay 1000, 0;
    %load/vec4 v000002f096b8bb20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.21, 8;
    %vpi_call/w 11 83 "$display", "Error: Zero flag not set when result is zero" {0 0 0};
T_14.21 ;
    %end;
S_000002f096b86d90 .scope task, "test_forwarding" "test_forwarding" 11 87, 11 87 0, S_000002f096970cc0;
 .timescale -9 -12;
TD_ex_stage_tb.test_forwarding ;
    %vpi_call/w 11 89 "$display", "\012Testing forwarding..." {0 0 0};
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000002f096b8b1c0_0, 0, 2;
    %pushi/vec4 160, 0, 16;
    %store/vec4 v000002f096b8b4e0_0, 0, 16;
    %pushi/vec4 16, 0, 16;
    %store/vec4 v000002f096b8a7c0_0, 0, 16;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002f096b8b760_0, 0, 4;
    %delay 1000, 0;
    %load/vec4 v000002f096b8b800_0;
    %cmpi/ne 176, 0, 16;
    %jmp/0xz  T_15.23, 6;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 19781, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1293969007, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1920426354, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1684631143, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v000002f096b8ac20_0, 0, 192;
    %pushi/vec4 176, 0, 16;
    %store/vec4 v000002f096b8b120_0, 0, 16;
    %load/vec4 v000002f096b8b800_0;
    %store/vec4 v000002f096b8a720_0, 0, 16;
    %fork TD_ex_stage_tb.report_error, S_000002f096b876f0;
    %join;
T_15.23 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000002f096b8b3a0_0, 0, 2;
    %pushi/vec4 32, 0, 16;
    %store/vec4 v000002f096b8b620_0, 0, 16;
    %delay 1000, 0;
    %load/vec4 v000002f096b8b800_0;
    %cmpi/ne 192, 0, 16;
    %jmp/0xz  T_15.25, 6;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 87, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1109419631, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1920426354, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1684631143, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v000002f096b8ac20_0, 0, 192;
    %pushi/vec4 192, 0, 16;
    %store/vec4 v000002f096b8b120_0, 0, 16;
    %load/vec4 v000002f096b8b800_0;
    %store/vec4 v000002f096b8a720_0, 0, 16;
    %fork TD_ex_stage_tb.report_error, S_000002f096b876f0;
    %join;
T_15.25 ;
    %end;
S_000002f096b86f20 .scope task, "test_immediate_handling" "test_immediate_handling" 11 135, 11 135 0, S_000002f096970cc0;
 .timescale -9 -12;
TD_ex_stage_tb.test_immediate_handling ;
    %vpi_call/w 11 137 "$display", "\012Testing immediate handling..." {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002f096b8b300_0, 0, 1;
    %pushi/vec4 5, 0, 6;
    %store/vec4 v000002f096b8b260_0, 0, 6;
    %pushi/vec4 3, 0, 16;
    %store/vec4 v000002f096b8ba80_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000002f096b8a7c0_0, 0, 16;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002f096b8b1c0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002f096b8b3a0_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002f096b8b760_0, 0, 4;
    %delay 1000, 0;
    %load/vec4 v000002f096b8b800_0;
    %cmpi/ne 8, 0, 16;
    %jmp/0xz  T_16.27, 6;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 73, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1835885924, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1767994469, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v000002f096b8ac20_0, 0, 192;
    %pushi/vec4 8, 0, 16;
    %store/vec4 v000002f096b8b120_0, 0, 16;
    %load/vec4 v000002f096b8b800_0;
    %store/vec4 v000002f096b8a720_0, 0, 16;
    %fork TD_ex_stage_tb.report_error, S_000002f096b876f0;
    %join;
T_16.27 ;
    %pushi/vec4 63, 0, 6;
    %store/vec4 v000002f096b8b260_0, 0, 6;
    %delay 1000, 0;
    %load/vec4 v000002f096b8b800_0;
    %cmpi/ne 2, 0, 16;
    %jmp/0xz  T_16.29, 6;
    %pushi/vec4 5466471, 0, 32; draw_string_vec4
    %pushi/vec4 1847616888, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1952804452, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1701060713, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1835885924, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1767994469, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v000002f096b8ac20_0, 0, 192;
    %pushi/vec4 2, 0, 16;
    %store/vec4 v000002f096b8b120_0, 0, 16;
    %load/vec4 v000002f096b8b800_0;
    %store/vec4 v000002f096b8a720_0, 0, 16;
    %fork TD_ex_stage_tb.report_error, S_000002f096b876f0;
    %join;
T_16.29 ;
    %end;
S_000002f096b870b0 .scope task, "test_reg_dst_selection" "test_reg_dst_selection" 11 109, 11 109 0, S_000002f096970cc0;
 .timescale -9 -12;
TD_ex_stage_tb.test_reg_dst_selection ;
    %vpi_call/w 11 111 "$display", "\012Testing register destination selection..." {0 0 0};
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002f096b8bd00_0, 0, 2;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000002f096b8aae0_0, 0, 3;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v000002f096b8b940_0, 0, 3;
    %delay 1000, 0;
    %load/vec4 v000002f096b8b9e0_0;
    %cmpi/ne 2, 0, 3;
    %jmp/0xz  T_17.31, 6;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1380196467, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1701602659, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1953066862, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v000002f096b8ac20_0, 0, 192;
    %pushi/vec4 2, 0, 16;
    %store/vec4 v000002f096b8b120_0, 0, 16;
    %load/vec4 v000002f096b8b9e0_0;
    %pad/u 16;
    %store/vec4 v000002f096b8a720_0, 0, 16;
    %fork TD_ex_stage_tb.report_error, S_000002f096b876f0;
    %join;
T_17.31 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000002f096b8bd00_0, 0, 2;
    %delay 1000, 0;
    %load/vec4 v000002f096b8b9e0_0;
    %cmpi/ne 3, 0, 3;
    %jmp/0xz  T_17.33, 6;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1381245043, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1701602659, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1953066862, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v000002f096b8ac20_0, 0, 192;
    %pushi/vec4 3, 0, 16;
    %store/vec4 v000002f096b8b120_0, 0, 16;
    %load/vec4 v000002f096b8b9e0_0;
    %pad/u 16;
    %store/vec4 v000002f096b8a720_0, 0, 16;
    %fork TD_ex_stage_tb.report_error, S_000002f096b876f0;
    %join;
T_17.33 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000002f096b8bd00_0, 0, 2;
    %delay 1000, 0;
    %load/vec4 v000002f096b8b9e0_0;
    %cmpi/ne 7, 0, 3;
    %jmp/0xz  T_17.35, 6;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 74, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1095508083, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1701602659, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1953066862, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v000002f096b8ac20_0, 0, 192;
    %pushi/vec4 7, 0, 16;
    %store/vec4 v000002f096b8b120_0, 0, 16;
    %load/vec4 v000002f096b8b9e0_0;
    %pad/u 16;
    %store/vec4 v000002f096b8a720_0, 0, 16;
    %fork TD_ex_stage_tb.report_error, S_000002f096b876f0;
    %join;
T_17.35 ;
    %end;
S_000002f09696e5f0 .scope module, "id_ex_reg_tb" "id_ex_reg_tb" 13 4;
 .timescale -9 -12;
v000002f096b8f280_0 .var "clk", 0 0;
v000002f096b8eec0_0 .var/i "errors", 31 0;
v000002f096b8e920_0 .net "ex_alu_op", 3 0, v000002f096b8be40_0;  1 drivers
v000002f096b90180_0 .net "ex_alu_src", 0 0, v000002f096b8bee0_0;  1 drivers
v000002f096b8ef60_0 .net "ex_imm", 5 0, v000002f096b8c020_0;  1 drivers
v000002f096b8f140_0 .net "ex_mem_read", 0 0, v000002f096b8bf80_0;  1 drivers
v000002f096b8f1e0_0 .net "ex_mem_to_reg", 0 0, v000002f096b8c160_0;  1 drivers
v000002f096b8faa0_0 .net "ex_mem_write", 0 0, v000002f096b8c200_0;  1 drivers
v000002f096b8eba0_0 .net "ex_pc", 15 0, v000002f096b8c480_0;  1 drivers
v000002f096b8fbe0_0 .net "ex_rd", 2 0, v000002f096b8a900_0;  1 drivers
v000002f096b8fd20_0 .net "ex_reg1_data", 15 0, v000002f096b8c2a0_0;  1 drivers
v000002f096b90360_0 .net "ex_reg2_data", 15 0, v000002f096b8a5e0_0;  1 drivers
v000002f096b8f780_0 .net "ex_reg_dst", 1 0, v000002f096b8a680_0;  1 drivers
v000002f096b8fdc0_0 .net "ex_reg_write", 0 0, v000002f096b8ab80_0;  1 drivers
v000002f096b90040_0 .net "ex_rs", 2 0, v000002f096b8ece0_0;  1 drivers
v000002f096b904a0_0 .net "ex_rt", 2 0, v000002f096b8ed80_0;  1 drivers
v000002f096b8f960_0 .var "flush", 0 0;
v000002f096b8e9c0_0 .var "id_alu_op", 3 0;
v000002f096b8f000_0 .var "id_alu_src", 0 0;
v000002f096b8fa00_0 .var "id_imm", 5 0;
v000002f096b8f460_0 .var "id_mem_read", 0 0;
v000002f096b8ec40_0 .var "id_mem_to_reg", 0 0;
v000002f096b8fb40_0 .var "id_mem_write", 0 0;
v000002f096b8ff00_0 .var "id_pc", 15 0;
v000002f096b8f500_0 .var "id_rd", 2 0;
v000002f096b8fc80_0 .var "id_reg1_data", 15 0;
v000002f096b8fe60_0 .var "id_reg2_data", 15 0;
v000002f096b8e7e0_0 .var "id_reg_dst", 1 0;
v000002f096b8ffa0_0 .var "id_reg_write", 0 0;
v000002f096b902c0_0 .var "id_rs", 2 0;
v000002f096b90400_0 .var "id_rt", 2 0;
v000002f096b8e740_0 .var "rst_n", 0 0;
S_000002f096b873d0 .scope task, "check_normal_propagation" "check_normal_propagation" 13 142, 13 142 0, S_000002f09696e5f0;
 .timescale -9 -12;
TD_id_ex_reg_tb.check_normal_propagation ;
    %load/vec4 v000002f096b8fdc0_0;
    %load/vec4 v000002f096b8ffa0_0;
    %cmp/ne;
    %jmp/1 T_18.41, 6;
    %flag_mov 8, 6;
    %load/vec4 v000002f096b8f140_0;
    %load/vec4 v000002f096b8f460_0;
    %cmp/ne;
    %flag_or 6, 8;
T_18.41;
    %jmp/1 T_18.40, 6;
    %flag_mov 8, 6;
    %load/vec4 v000002f096b8eba0_0;
    %load/vec4 v000002f096b8ff00_0;
    %cmp/ne;
    %flag_or 6, 8;
T_18.40;
    %jmp/1 T_18.39, 6;
    %flag_mov 8, 6;
    %load/vec4 v000002f096b8fd20_0;
    %load/vec4 v000002f096b8fc80_0;
    %cmp/ne;
    %flag_or 6, 8;
T_18.39;
    %jmp/0xz  T_18.37, 6;
    %vpi_call/w 13 148 "$display", "Normal propagation check failed" {0 0 0};
    %load/vec4 v000002f096b8eec0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002f096b8eec0_0, 0, 32;
T_18.37 ;
    %end;
S_000002f096b87560 .scope task, "check_reset_values" "check_reset_values" 13 132, 13 132 0, S_000002f09696e5f0;
 .timescale -9 -12;
TD_id_ex_reg_tb.check_reset_values ;
    %load/vec4 v000002f096b8fdc0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/1 T_19.46, 6;
    %flag_mov 8, 6;
    %load/vec4 v000002f096b8f140_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_or 6, 8;
T_19.46;
    %jmp/1 T_19.45, 6;
    %flag_mov 8, 6;
    %load/vec4 v000002f096b8faa0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_or 6, 8;
T_19.45;
    %jmp/1 T_19.44, 6;
    %flag_mov 8, 6;
    %load/vec4 v000002f096b8eba0_0;
    %cmpi/ne 0, 0, 16;
    %flag_or 6, 8;
T_19.44;
    %jmp/0xz  T_19.42, 6;
    %vpi_call/w 13 136 "$display", "Reset check failed" {0 0 0};
    %load/vec4 v000002f096b8eec0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002f096b8eec0_0, 0, 32;
T_19.42 ;
    %end;
S_000002f096b8e210 .scope module, "dut" "id_ex_reg" 13 48, 14 3 0, S_000002f09696e5f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "flush";
    .port_info 3 /INPUT 1 "id_reg_write";
    .port_info 4 /INPUT 1 "id_mem_read";
    .port_info 5 /INPUT 1 "id_mem_write";
    .port_info 6 /INPUT 1 "id_mem_to_reg";
    .port_info 7 /INPUT 1 "id_alu_src";
    .port_info 8 /INPUT 4 "id_alu_op";
    .port_info 9 /INPUT 2 "id_reg_dst";
    .port_info 10 /INPUT 16 "id_pc";
    .port_info 11 /INPUT 16 "id_reg1_data";
    .port_info 12 /INPUT 16 "id_reg2_data";
    .port_info 13 /INPUT 3 "id_rs";
    .port_info 14 /INPUT 3 "id_rt";
    .port_info 15 /INPUT 3 "id_rd";
    .port_info 16 /INPUT 6 "id_imm";
    .port_info 17 /OUTPUT 1 "ex_reg_write";
    .port_info 18 /OUTPUT 1 "ex_mem_read";
    .port_info 19 /OUTPUT 1 "ex_mem_write";
    .port_info 20 /OUTPUT 1 "ex_mem_to_reg";
    .port_info 21 /OUTPUT 1 "ex_alu_src";
    .port_info 22 /OUTPUT 4 "ex_alu_op";
    .port_info 23 /OUTPUT 2 "ex_reg_dst";
    .port_info 24 /OUTPUT 16 "ex_pc";
    .port_info 25 /OUTPUT 16 "ex_reg1_data";
    .port_info 26 /OUTPUT 16 "ex_reg2_data";
    .port_info 27 /OUTPUT 3 "ex_rs";
    .port_info 28 /OUTPUT 3 "ex_rt";
    .port_info 29 /OUTPUT 3 "ex_rd";
    .port_info 30 /OUTPUT 6 "ex_imm";
v000002f096b8c3e0_0 .net "clk", 0 0, v000002f096b8f280_0;  1 drivers
v000002f096b8be40_0 .var "ex_alu_op", 3 0;
v000002f096b8bee0_0 .var "ex_alu_src", 0 0;
v000002f096b8c020_0 .var "ex_imm", 5 0;
v000002f096b8bf80_0 .var "ex_mem_read", 0 0;
v000002f096b8c160_0 .var "ex_mem_to_reg", 0 0;
v000002f096b8c200_0 .var "ex_mem_write", 0 0;
v000002f096b8c480_0 .var "ex_pc", 15 0;
v000002f096b8a900_0 .var "ex_rd", 2 0;
v000002f096b8c2a0_0 .var "ex_reg1_data", 15 0;
v000002f096b8a5e0_0 .var "ex_reg2_data", 15 0;
v000002f096b8a680_0 .var "ex_reg_dst", 1 0;
v000002f096b8ab80_0 .var "ex_reg_write", 0 0;
v000002f096b8ece0_0 .var "ex_rs", 2 0;
v000002f096b8ed80_0 .var "ex_rt", 2 0;
v000002f096b8f5a0_0 .net "flush", 0 0, v000002f096b8f960_0;  1 drivers
v000002f096b90220_0 .net "id_alu_op", 3 0, v000002f096b8e9c0_0;  1 drivers
v000002f096b8f8c0_0 .net "id_alu_src", 0 0, v000002f096b8f000_0;  1 drivers
v000002f096b8e880_0 .net "id_imm", 5 0, v000002f096b8fa00_0;  1 drivers
v000002f096b8e600_0 .net "id_mem_read", 0 0, v000002f096b8f460_0;  1 drivers
v000002f096b8f3c0_0 .net "id_mem_to_reg", 0 0, v000002f096b8ec40_0;  1 drivers
v000002f096b8e6a0_0 .net "id_mem_write", 0 0, v000002f096b8fb40_0;  1 drivers
v000002f096b8f820_0 .net "id_pc", 15 0, v000002f096b8ff00_0;  1 drivers
v000002f096b8eb00_0 .net "id_rd", 2 0, v000002f096b8f500_0;  1 drivers
v000002f096b8f320_0 .net "id_reg1_data", 15 0, v000002f096b8fc80_0;  1 drivers
v000002f096b900e0_0 .net "id_reg2_data", 15 0, v000002f096b8fe60_0;  1 drivers
v000002f096b8f0a0_0 .net "id_reg_dst", 1 0, v000002f096b8e7e0_0;  1 drivers
v000002f096b8f640_0 .net "id_reg_write", 0 0, v000002f096b8ffa0_0;  1 drivers
v000002f096b8ee20_0 .net "id_rs", 2 0, v000002f096b902c0_0;  1 drivers
v000002f096b8f6e0_0 .net "id_rt", 2 0, v000002f096b90400_0;  1 drivers
v000002f096b8ea60_0 .net "rst_n", 0 0, v000002f096b8e740_0;  1 drivers
E_000002f096b0f7a0/0 .event negedge, v000002f096b8ea60_0;
E_000002f096b0f7a0/1 .event posedge, v000002f096b8c3e0_0;
E_000002f096b0f7a0 .event/or E_000002f096b0f7a0/0, E_000002f096b0f7a0/1;
S_000002f096b8def0 .scope task, "initialize_signals" "initialize_signals" 13 77, 13 77 0, S_000002f09696e5f0;
 .timescale -9 -12;
TD_id_ex_reg_tb.initialize_signals ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002f096b8e740_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002f096b8f960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002f096b8ffa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002f096b8f460_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002f096b8fb40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002f096b8ec40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002f096b8f000_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002f096b8e9c0_0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002f096b8e7e0_0, 0, 2;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000002f096b8ff00_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000002f096b8fc80_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000002f096b8fe60_0, 0, 16;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002f096b902c0_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002f096b90400_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002f096b8f500_0, 0, 3;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v000002f096b8fa00_0, 0, 6;
    %end;
S_000002f096b8d270 .scope task, "test_flush" "test_flush" 13 123, 13 123 0, S_000002f09696e5f0;
 .timescale -9 -12;
E_000002f096b0ea20 .event posedge, v000002f096b8c3e0_0;
TD_id_ex_reg_tb.test_flush ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002f096b8f960_0, 0, 1;
    %wait E_000002f096b0ea20;
    %delay 1000, 0;
    %fork TD_id_ex_reg_tb.check_reset_values, S_000002f096b87560;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002f096b8f960_0, 0, 1;
    %end;
S_000002f096b8cf50 .scope task, "test_normal_operation" "test_normal_operation" 13 108, 13 108 0, S_000002f09696e5f0;
 .timescale -9 -12;
TD_id_ex_reg_tb.test_normal_operation ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002f096b8ffa0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002f096b8f460_0, 0, 1;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v000002f096b8e9c0_0, 0, 4;
    %pushi/vec4 4660, 0, 16;
    %store/vec4 v000002f096b8ff00_0, 0, 16;
    %pushi/vec4 43981, 0, 16;
    %store/vec4 v000002f096b8fc80_0, 0, 16;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v000002f096b902c0_0, 0, 3;
    %wait E_000002f096b0ea20;
    %delay 1000, 0;
    %fork TD_id_ex_reg_tb.check_normal_propagation, S_000002f096b873d0;
    %join;
    %end;
S_000002f096b8cc30 .scope task, "test_reset" "test_reset" 13 98, 13 98 0, S_000002f09696e5f0;
 .timescale -9 -12;
TD_id_ex_reg_tb.test_reset ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002f096b8e740_0, 0, 1;
    %wait E_000002f096b0ea20;
    %delay 1000, 0;
    %fork TD_id_ex_reg_tb.check_reset_values, S_000002f096b87560;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002f096b8e740_0, 0, 1;
    %wait E_000002f096b0ea20;
    %end;
S_000002f09696e780 .scope module, "id_stage_tb" "id_stage_tb" 15 4;
 .timescale -9 -12;
v000002f096b93030_0 .net "alu_op", 3 0, v000002f096b91330_0;  1 drivers
v000002f096b935d0_0 .net "alu_src", 0 0, v000002f096b90750_0;  1 drivers
v000002f096b93b70_0 .net "branch", 0 0, v000002f096b91c90_0;  1 drivers
v000002f096b93f30_0 .net "branch_ne", 0 0, v000002f096b91790_0;  1 drivers
v000002f096b93a30_0 .var "clk", 0 0;
v000002f096b93530_0 .var "flush", 0 0;
v000002f096b93490_0 .net "immediate", 5 0, L_000002f096baebe0;  1 drivers
v000002f096b93710_0 .var "instruction", 15 0;
v000002f096b94430_0 .net "jump", 0 0, v000002f096b90d90_0;  1 drivers
v000002f096b944d0_0 .net "jump_reg", 0 0, v000002f096b91970_0;  1 drivers
v000002f096b94610_0 .net "link", 0 0, v000002f096b91dd0_0;  1 drivers
v000002f096b93d50_0 .net "mem_read", 0 0, v000002f096b913d0_0;  1 drivers
v000002f096b93670_0 .net "mem_to_reg", 0 0, v000002f096b910b0_0;  1 drivers
v000002f096b92b30_0 .net "mem_write", 0 0, v000002f096b91bf0_0;  1 drivers
v000002f096b92f90_0 .var "pc", 15 0;
v000002f096b93990_0 .net "rd", 2 0, L_000002f096bafd60;  1 drivers
v000002f096b937b0_0 .net "reg1_data", 15 0, L_000002f096bb0080;  1 drivers
v000002f096b92950_0 .net "reg2_data", 15 0, L_000002f096bb0120;  1 drivers
v000002f096b93ad0_0 .net "reg_dst", 1 0, v000002f096b91e70_0;  1 drivers
v000002f096b946b0_0 .net "reg_write", 0 0, v000002f096b916f0_0;  1 drivers
v000002f096b94bb0_0 .net "rs", 2 0, L_000002f096bae500;  1 drivers
v000002f096b92a90_0 .var "rst_n", 0 0;
v000002f096b947f0_0 .net "rt", 2 0, L_000002f096baef00;  1 drivers
v000002f096b93850_0 .var "stall", 0 0;
v000002f096b938f0_0 .var "wb_reg_write", 0 0;
v000002f096b94890_0 .var "wb_write_data", 15 0;
v000002f096b93fd0_0 .var "wb_write_reg", 2 0;
S_000002f096b8d400 .scope module, "uut" "id_stage" 15 35, 16 3 0, S_000002f09696e780;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "flush";
    .port_info 4 /INPUT 16 "instruction";
    .port_info 5 /INPUT 16 "pc";
    .port_info 6 /INPUT 1 "wb_reg_write";
    .port_info 7 /INPUT 3 "wb_write_reg";
    .port_info 8 /INPUT 16 "wb_write_data";
    .port_info 9 /OUTPUT 3 "rs";
    .port_info 10 /OUTPUT 3 "rt";
    .port_info 11 /OUTPUT 3 "rd";
    .port_info 12 /OUTPUT 6 "immediate";
    .port_info 13 /OUTPUT 16 "reg1_data";
    .port_info 14 /OUTPUT 16 "reg2_data";
    .port_info 15 /OUTPUT 1 "reg_write";
    .port_info 16 /OUTPUT 1 "mem_read";
    .port_info 17 /OUTPUT 1 "mem_write";
    .port_info 18 /OUTPUT 1 "mem_to_reg";
    .port_info 19 /OUTPUT 1 "alu_src";
    .port_info 20 /OUTPUT 4 "alu_op";
    .port_info 21 /OUTPUT 2 "reg_dst";
    .port_info 22 /OUTPUT 1 "branch";
    .port_info 23 /OUTPUT 1 "branch_ne";
    .port_info 24 /OUTPUT 1 "jump";
    .port_info 25 /OUTPUT 1 "jump_reg";
    .port_info 26 /OUTPUT 1 "link";
v000002f096b95510_0 .net "alu_op", 3 0, v000002f096b91330_0;  alias, 1 drivers
v000002f096b96190_0 .net "alu_src", 0 0, v000002f096b90750_0;  alias, 1 drivers
v000002f096b95d30_0 .net "branch", 0 0, v000002f096b91c90_0;  alias, 1 drivers
v000002f096b96230_0 .net "branch_ne", 0 0, v000002f096b91790_0;  alias, 1 drivers
v000002f096b95c90_0 .net "clk", 0 0, v000002f096b93a30_0;  1 drivers
v000002f096b94f70_0 .net "flush", 0 0, v000002f096b93530_0;  1 drivers
v000002f096b94ed0_0 .net "funct", 2 0, L_000002f096bae6e0;  1 drivers
v000002f096b955b0_0 .net "immediate", 5 0, L_000002f096baebe0;  alias, 1 drivers
v000002f096b95650_0 .net "instruction", 15 0, v000002f096b93710_0;  1 drivers
v000002f096b95150_0 .net "jump", 0 0, v000002f096b90d90_0;  alias, 1 drivers
v000002f096b96410_0 .net "jump_reg", 0 0, v000002f096b91970_0;  alias, 1 drivers
v000002f096b95290_0 .net "link", 0 0, v000002f096b91dd0_0;  alias, 1 drivers
v000002f096b95fb0_0 .net "mem_read", 0 0, v000002f096b913d0_0;  alias, 1 drivers
v000002f096b95330_0 .net "mem_to_reg", 0 0, v000002f096b910b0_0;  alias, 1 drivers
v000002f096b956f0_0 .net "mem_write", 0 0, v000002f096b91bf0_0;  alias, 1 drivers
v000002f096b95dd0_0 .net "opcode", 3 0, L_000002f096bae640;  1 drivers
v000002f096b95830_0 .net "pc", 15 0, v000002f096b92f90_0;  1 drivers
v000002f096b95e70_0 .net "rd", 2 0, L_000002f096bafd60;  alias, 1 drivers
v000002f096b960f0_0 .net "reg1_data", 15 0, L_000002f096bb0080;  alias, 1 drivers
v000002f096b96370_0 .net "reg2_data", 15 0, L_000002f096bb0120;  alias, 1 drivers
v000002f096b964b0_0 .net "reg_dst", 1 0, v000002f096b91e70_0;  alias, 1 drivers
v000002f096b95010_0 .net "reg_write", 0 0, v000002f096b916f0_0;  alias, 1 drivers
v000002f096b958d0_0 .net "rs", 2 0, L_000002f096bae500;  alias, 1 drivers
v000002f096b95970_0 .net "rst_n", 0 0, v000002f096b92a90_0;  1 drivers
v000002f096b95bf0_0 .net "rt", 2 0, L_000002f096baef00;  alias, 1 drivers
v000002f096b93e90_0 .net "stall", 0 0, v000002f096b93850_0;  1 drivers
v000002f096b94570_0 .net "wb_reg_write", 0 0, v000002f096b938f0_0;  1 drivers
v000002f096b93c10_0 .net "wb_write_data", 15 0, v000002f096b94890_0;  1 drivers
v000002f096b92810_0 .net "wb_write_reg", 2 0, v000002f096b93fd0_0;  1 drivers
S_000002f096b8d590 .scope module, "ctrl_unit" "control_unit" 16 53, 6 3 0, S_000002f096b8d400;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "opcode";
    .port_info 1 /INPUT 3 "funct";
    .port_info 2 /OUTPUT 1 "reg_write";
    .port_info 3 /OUTPUT 1 "mem_read";
    .port_info 4 /OUTPUT 1 "mem_write";
    .port_info 5 /OUTPUT 1 "mem_to_reg";
    .port_info 6 /OUTPUT 1 "alu_src";
    .port_info 7 /OUTPUT 4 "alu_op";
    .port_info 8 /OUTPUT 2 "reg_dst";
    .port_info 9 /OUTPUT 1 "branch";
    .port_info 10 /OUTPUT 1 "branch_ne";
    .port_info 11 /OUTPUT 1 "jump";
    .port_info 12 /OUTPUT 1 "jump_reg";
    .port_info 13 /OUTPUT 1 "link";
v000002f096b91330_0 .var "alu_op", 3 0;
v000002f096b90750_0 .var "alu_src", 0 0;
v000002f096b91c90_0 .var "branch", 0 0;
v000002f096b91790_0 .var "branch_ne", 0 0;
v000002f096b911f0_0 .net "funct", 2 0, L_000002f096bae6e0;  alias, 1 drivers
v000002f096b90d90_0 .var "jump", 0 0;
v000002f096b91970_0 .var "jump_reg", 0 0;
v000002f096b91dd0_0 .var "link", 0 0;
v000002f096b913d0_0 .var "mem_read", 0 0;
v000002f096b910b0_0 .var "mem_to_reg", 0 0;
v000002f096b91bf0_0 .var "mem_write", 0 0;
v000002f096b91650_0 .net "opcode", 3 0, L_000002f096bae640;  alias, 1 drivers
v000002f096b91e70_0 .var "reg_dst", 1 0;
v000002f096b916f0_0 .var "reg_write", 0 0;
E_000002f096b0eaa0 .event anyedge, v000002f096b91650_0, v000002f096b911f0_0;
S_000002f096b8d720 .scope module, "decoder" "instruction_decoder" 16 42, 17 3 0, S_000002f096b8d400;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "instruction";
    .port_info 1 /OUTPUT 4 "opcode";
    .port_info 2 /OUTPUT 3 "rs";
    .port_info 3 /OUTPUT 3 "rt";
    .port_info 4 /OUTPUT 3 "rd";
    .port_info 5 /OUTPUT 3 "funct";
    .port_info 6 /OUTPUT 6 "immediate";
    .port_info 7 /OUTPUT 12 "jump_target";
    .port_info 8 /OUTPUT 1 "is_r_type";
    .port_info 9 /OUTPUT 1 "is_i_type";
    .port_info 10 /OUTPUT 1 "is_j_type";
L_000002f096ad9c10 .functor OR 1, L_000002f096baf540, L_000002f096baf5e0, C4<0>, C4<0>;
L_000002f096ad9d60 .functor OR 1, L_000002f096ad9c10, L_000002f096baf680, C4<0>, C4<0>;
L_000002f096ada070 .functor OR 1, L_000002f096baf360, L_000002f096ad9d60, C4<0>, C4<0>;
L_000002f096bd0290 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v000002f096b90610_0 .net/2u *"_ivl_14", 3 0, L_000002f096bd0290;  1 drivers
L_000002f096bd02d8 .functor BUFT 1, C4<1100>, C4<0>, C4<0>, C4<0>;
v000002f096b91510_0 .net/2u *"_ivl_18", 3 0, L_000002f096bd02d8;  1 drivers
v000002f096b906b0_0 .net *"_ivl_20", 0 0, L_000002f096baf540;  1 drivers
L_000002f096bd0320 .functor BUFT 1, C4<1101>, C4<0>, C4<0>, C4<0>;
v000002f096b91a10_0 .net/2u *"_ivl_22", 3 0, L_000002f096bd0320;  1 drivers
v000002f096b91470_0 .net *"_ivl_24", 0 0, L_000002f096baf5e0;  1 drivers
v000002f096b90ed0_0 .net *"_ivl_27", 0 0, L_000002f096ad9c10;  1 drivers
L_000002f096bd0368 .functor BUFT 1, C4<1110>, C4<0>, C4<0>, C4<0>;
v000002f096b920f0_0 .net/2u *"_ivl_28", 3 0, L_000002f096bd0368;  1 drivers
v000002f096b92370_0 .net *"_ivl_30", 0 0, L_000002f096baf680;  1 drivers
v000002f096b91f10_0 .net *"_ivl_35", 0 0, L_000002f096ada070;  1 drivers
v000002f096b92190_0 .net "funct", 2 0, L_000002f096bae6e0;  alias, 1 drivers
v000002f096b91d30_0 .net "immediate", 5 0, L_000002f096baebe0;  alias, 1 drivers
v000002f096b91830_0 .net "instruction", 15 0, v000002f096b93710_0;  alias, 1 drivers
v000002f096b915b0_0 .net "is_i_type", 0 0, L_000002f096baf720;  1 drivers
v000002f096b907f0_0 .net "is_j_type", 0 0, L_000002f096ad9d60;  1 drivers
v000002f096b91ab0_0 .net "is_r_type", 0 0, L_000002f096baf360;  1 drivers
v000002f096b918d0_0 .net "jump_target", 11 0, L_000002f096baf0e0;  1 drivers
v000002f096b90cf0_0 .net "opcode", 3 0, L_000002f096bae640;  alias, 1 drivers
v000002f096b92230_0 .net "rd", 2 0, L_000002f096bafd60;  alias, 1 drivers
v000002f096b91290_0 .net "rs", 2 0, L_000002f096bae500;  alias, 1 drivers
v000002f096b91b50_0 .net "rt", 2 0, L_000002f096baef00;  alias, 1 drivers
L_000002f096bae640 .part v000002f096b93710_0, 12, 4;
L_000002f096bae500 .part v000002f096b93710_0, 9, 3;
L_000002f096baef00 .part v000002f096b93710_0, 6, 3;
L_000002f096bafd60 .part v000002f096b93710_0, 3, 3;
L_000002f096bae6e0 .part v000002f096b93710_0, 0, 3;
L_000002f096baebe0 .part v000002f096b93710_0, 0, 6;
L_000002f096baf0e0 .part v000002f096b93710_0, 0, 12;
L_000002f096baf360 .cmp/eq 4, L_000002f096bae640, L_000002f096bd0290;
L_000002f096baf540 .cmp/eq 4, L_000002f096bae640, L_000002f096bd02d8;
L_000002f096baf5e0 .cmp/eq 4, L_000002f096bae640, L_000002f096bd0320;
L_000002f096baf680 .cmp/eq 4, L_000002f096bae640, L_000002f096bd0368;
L_000002f096baf720 .reduce/nor L_000002f096ada070;
S_000002f096b8e3a0 .scope module, "reg_file" "register_file" 16 71, 18 3 0, S_000002f096b8d400;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 3 "rs1_addr";
    .port_info 3 /INPUT 3 "rs2_addr";
    .port_info 4 /OUTPUT 16 "rs1_data";
    .port_info 5 /OUTPUT 16 "rs2_data";
    .port_info 6 /INPUT 1 "we";
    .port_info 7 /INPUT 3 "rd_addr";
    .port_info 8 /INPUT 16 "rd_data";
v000002f096b922d0_0 .net *"_ivl_0", 31 0, L_000002f096bafb80;  1 drivers
v000002f096b90890_0 .net *"_ivl_10", 15 0, L_000002f096bad6a0;  1 drivers
v000002f096b91fb0_0 .net *"_ivl_12", 4 0, L_000002f096bb0300;  1 drivers
L_000002f096bd0488 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002f096b92050_0 .net *"_ivl_15", 1 0, L_000002f096bd0488;  1 drivers
v000002f096b92410_0 .net *"_ivl_18", 31 0, L_000002f096bafea0;  1 drivers
L_000002f096bd04d0 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002f096b924b0_0 .net *"_ivl_21", 28 0, L_000002f096bd04d0;  1 drivers
L_000002f096bd0518 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002f096b90930_0 .net/2u *"_ivl_22", 31 0, L_000002f096bd0518;  1 drivers
v000002f096b909d0_0 .net *"_ivl_24", 0 0, L_000002f096bb01c0;  1 drivers
L_000002f096bd0560 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002f096b90c50_0 .net/2u *"_ivl_26", 15 0, L_000002f096bd0560;  1 drivers
v000002f096b90bb0_0 .net *"_ivl_28", 15 0, L_000002f096baff40;  1 drivers
L_000002f096bd03b0 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002f096b90a70_0 .net *"_ivl_3", 28 0, L_000002f096bd03b0;  1 drivers
v000002f096b90b10_0 .net *"_ivl_30", 4 0, L_000002f096bb03a0;  1 drivers
L_000002f096bd05a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002f096b90e30_0 .net *"_ivl_33", 1 0, L_000002f096bd05a8;  1 drivers
L_000002f096bd03f8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002f096b90f70_0 .net/2u *"_ivl_4", 31 0, L_000002f096bd03f8;  1 drivers
v000002f096b91010_0 .net *"_ivl_6", 0 0, L_000002f096bafcc0;  1 drivers
L_000002f096bd0440 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002f096b95470_0 .net/2u *"_ivl_8", 15 0, L_000002f096bd0440;  1 drivers
v000002f096b94e30_0 .net "clk", 0 0, v000002f096b93a30_0;  alias, 1 drivers
v000002f096b95a10_0 .var/i "i", 31 0;
v000002f096b95b50_0 .net "rd_addr", 2 0, v000002f096b93fd0_0;  alias, 1 drivers
v000002f096b951f0_0 .net "rd_data", 15 0, v000002f096b94890_0;  alias, 1 drivers
v000002f096b95790 .array "registers", 7 0, 15 0;
v000002f096b96050_0 .net "rs1_addr", 2 0, L_000002f096bae500;  alias, 1 drivers
v000002f096b950b0_0 .net "rs1_data", 15 0, L_000002f096bb0080;  alias, 1 drivers
v000002f096b95f10_0 .net "rs2_addr", 2 0, L_000002f096baef00;  alias, 1 drivers
v000002f096b953d0_0 .net "rs2_data", 15 0, L_000002f096bb0120;  alias, 1 drivers
v000002f096b95ab0_0 .net "rst_n", 0 0, v000002f096b92a90_0;  alias, 1 drivers
v000002f096b962d0_0 .net "we", 0 0, v000002f096b938f0_0;  alias, 1 drivers
E_000002f096b0f420/0 .event negedge, v000002f096b95ab0_0;
E_000002f096b0f420/1 .event posedge, v000002f096b94e30_0;
E_000002f096b0f420 .event/or E_000002f096b0f420/0, E_000002f096b0f420/1;
L_000002f096bafb80 .concat [ 3 29 0 0], L_000002f096bae500, L_000002f096bd03b0;
L_000002f096bafcc0 .cmp/eq 32, L_000002f096bafb80, L_000002f096bd03f8;
L_000002f096bad6a0 .array/port v000002f096b95790, L_000002f096bb0300;
L_000002f096bb0300 .concat [ 3 2 0 0], L_000002f096bae500, L_000002f096bd0488;
L_000002f096bb0080 .functor MUXZ 16, L_000002f096bad6a0, L_000002f096bd0440, L_000002f096bafcc0, C4<>;
L_000002f096bafea0 .concat [ 3 29 0 0], L_000002f096baef00, L_000002f096bd04d0;
L_000002f096bb01c0 .cmp/eq 32, L_000002f096bafea0, L_000002f096bd0518;
L_000002f096baff40 .array/port v000002f096b95790, L_000002f096bb03a0;
L_000002f096bb03a0 .concat [ 3 2 0 0], L_000002f096baef00, L_000002f096bd05a8;
L_000002f096bb0120 .functor MUXZ 16, L_000002f096baff40, L_000002f096bd0560, L_000002f096bb01c0, C4<>;
S_000002f096908bd0 .scope module, "if_id_reg_tb" "if_id_reg_tb" 19 4;
 .timescale -9 -12;
v000002f096b94070_0 .var "clk", 0 0;
v000002f096b941b0_0 .var/i "errors", 31 0;
v000002f096b930d0_0 .var "flush", 0 0;
v000002f096b94930_0 .net "id_inst", 15 0, v000002f096b93df0_0;  1 drivers
v000002f096b949d0_0 .net "id_pc", 15 0, v000002f096b933f0_0;  1 drivers
v000002f096b94250_0 .var "if_inst", 15 0;
v000002f096b928b0_0 .var "if_pc", 15 0;
v000002f096b94390_0 .var "rst_n", 0 0;
v000002f096b929f0_0 .var "stall", 0 0;
E_000002f096b0f0e0 .event posedge, v000002f096b94110_0;
S_000002f096b8caa0 .scope module, "dut" "if_id_reg" 19 19, 20 3 0, S_000002f096908bd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "flush";
    .port_info 4 /INPUT 16 "if_pc";
    .port_info 5 /INPUT 16 "if_inst";
    .port_info 6 /OUTPUT 16 "id_pc";
    .port_info 7 /OUTPUT 16 "id_inst";
v000002f096b94110_0 .net "clk", 0 0, v000002f096b94070_0;  1 drivers
v000002f096b94d90_0 .net "flush", 0 0, v000002f096b930d0_0;  1 drivers
v000002f096b93df0_0 .var "id_inst", 15 0;
v000002f096b933f0_0 .var "id_pc", 15 0;
v000002f096b94c50_0 .net "if_inst", 15 0, v000002f096b94250_0;  1 drivers
v000002f096b93170_0 .net "if_pc", 15 0, v000002f096b928b0_0;  1 drivers
v000002f096b942f0_0 .net "rst_n", 0 0, v000002f096b94390_0;  1 drivers
v000002f096b93cb0_0 .net "stall", 0 0, v000002f096b929f0_0;  1 drivers
E_000002f096b0f4e0/0 .event negedge, v000002f096b942f0_0;
E_000002f096b0f4e0/1 .event posedge, v000002f096b94110_0;
E_000002f096b0f4e0 .event/or E_000002f096b0f4e0/0, E_000002f096b0f4e0/1;
S_000002f096908d60 .scope module, "if_stage_tb" "if_stage_tb" 21 4;
 .timescale -9 -12;
v000002f096b98f80_0 .var "branch_taken", 0 0;
v000002f096b99ac0_0 .var "branch_target", 15 0;
v000002f096b99660_0 .var "clk", 0 0;
v000002f096b990c0_0 .net "instruction", 15 0, L_000002f096ad9f20;  1 drivers
v000002f096b99f20_0 .var "jr_target", 15 0;
v000002f096b99020_0 .var "jump", 0 0;
v000002f096b997a0_0 .var "jump_reg", 0 0;
v000002f096b99ca0_0 .var "jump_target", 15 0;
v000002f096b99980_0 .net "next_pc", 15 0, L_000002f096baffe0;  1 drivers
v000002f096b9a4c0_0 .net "pc", 15 0, v000002f096b99a20_0;  1 drivers
v000002f096b99160_0 .var "rst_n", 0 0;
v000002f096b99700_0 .var "stall", 0 0;
S_000002f096b8d0e0 .scope task, "initialize_signals" "initialize_signals" 21 63, 21 63 0, S_000002f096908d60;
 .timescale -9 -12;
TD_if_stage_tb.initialize_signals ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002f096b99160_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002f096b99700_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002f096b98f80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002f096b99020_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002f096b997a0_0, 0, 1;
    %pushi/vec4 32, 0, 16;
    %store/vec4 v000002f096b99ac0_0, 0, 16;
    %pushi/vec4 48, 0, 16;
    %store/vec4 v000002f096b99ca0_0, 0, 16;
    %pushi/vec4 64, 0, 16;
    %store/vec4 v000002f096b99f20_0, 0, 16;
    %end;
S_000002f096b8d8b0 .scope task, "test_branch" "test_branch" 21 98, 21 98 0, S_000002f096908d60;
 .timescale -9 -12;
E_000002f096b0efe0 .event posedge, v000002f096b92d10_0;
TD_if_stage_tb.test_branch ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002f096b98f80_0, 0, 1;
    %wait E_000002f096b0efe0;
    %load/vec4 v000002f096b9a4c0_0;
    %load/vec4 v000002f096b99ac0_0;
    %cmp/ne;
    %jmp/0xz  T_25.47, 6;
    %vpi_call/w 21 103 "$display", "Error: Branch failed, pc = %h", v000002f096b9a4c0_0 {0 0 0};
T_25.47 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002f096b98f80_0, 0, 1;
    %wait E_000002f096b0efe0;
    %end;
S_000002f096b8c910 .scope task, "test_jump" "test_jump" 21 109, 21 109 0, S_000002f096908d60;
 .timescale -9 -12;
TD_if_stage_tb.test_jump ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002f096b99020_0, 0, 1;
    %wait E_000002f096b0efe0;
    %load/vec4 v000002f096b9a4c0_0;
    %load/vec4 v000002f096b99ca0_0;
    %cmp/ne;
    %jmp/0xz  T_26.49, 6;
    %vpi_call/w 21 114 "$display", "Error: Jump failed, pc = %h", v000002f096b9a4c0_0 {0 0 0};
T_26.49 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002f096b99020_0, 0, 1;
    %wait E_000002f096b0efe0;
    %end;
S_000002f096b8da40 .scope task, "test_jump_register" "test_jump_register" 21 120, 21 120 0, S_000002f096908d60;
 .timescale -9 -12;
TD_if_stage_tb.test_jump_register ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002f096b997a0_0, 0, 1;
    %wait E_000002f096b0efe0;
    %load/vec4 v000002f096b9a4c0_0;
    %load/vec4 v000002f096b99f20_0;
    %cmp/ne;
    %jmp/0xz  T_27.51, 6;
    %vpi_call/w 21 125 "$display", "Error: Jump register failed, pc = %h", v000002f096b9a4c0_0 {0 0 0};
T_27.51 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002f096b997a0_0, 0, 1;
    %wait E_000002f096b0efe0;
    %end;
S_000002f096b8c5f0 .scope task, "test_reset" "test_reset" 21 76, 21 76 0, S_000002f096908d60;
 .timescale -9 -12;
TD_if_stage_tb.test_reset ;
    %wait E_000002f096b0efe0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002f096b99160_0, 0, 1;
    %wait E_000002f096b0efe0;
    %load/vec4 v000002f096b9a4c0_0;
    %cmpi/ne 0, 0, 16;
    %jmp/0xz  T_28.53, 6;
    %vpi_call/w 21 82 "$display", "Error: Reset failed, pc = %h", v000002f096b9a4c0_0 {0 0 0};
T_28.53 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002f096b99160_0, 0, 1;
    %end;
S_000002f096b8dbd0 .scope task, "test_sequential" "test_sequential" 21 87, 21 87 0, S_000002f096908d60;
 .timescale -9 -12;
TD_if_stage_tb.test_sequential ;
    %wait E_000002f096b0efe0;
    %load/vec4 v000002f096b9a4c0_0;
    %cmpi/ne 2, 0, 16;
    %jmp/0xz  T_29.55, 6;
    %vpi_call/w 21 91 "$display", "Error: First increment failed, pc = %h", v000002f096b9a4c0_0 {0 0 0};
T_29.55 ;
    %wait E_000002f096b0efe0;
    %load/vec4 v000002f096b9a4c0_0;
    %cmpi/ne 4, 0, 16;
    %jmp/0xz  T_29.57, 6;
    %vpi_call/w 21 94 "$display", "Error: Second increment failed, pc = %h", v000002f096b9a4c0_0 {0 0 0};
T_29.57 ;
    %end;
S_000002f096b8dd60 .scope task, "test_stall" "test_stall" 21 131, 21 131 0, S_000002f096908d60;
 .timescale -9 -12;
TD_if_stage_tb.test_stall ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002f096b99700_0, 0, 1;
    %wait E_000002f096b0efe0;
    %load/vec4 v000002f096b9a4c0_0;
    %load/vec4 v000002f096b9a4c0_0;
    %cmp/ne;
    %jmp/0xz  T_30.59, 6;
    %vpi_call/w 21 136 "$display", "Error: Stall failed, pc = %h", v000002f096b9a4c0_0 {0 0 0};
T_30.59 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002f096b99700_0, 0, 1;
    %wait E_000002f096b0efe0;
    %end;
S_000002f096b8e080 .scope module, "uut" "if_stage" 21 19, 22 2 0, S_000002f096908d60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "branch_taken";
    .port_info 4 /INPUT 1 "jump";
    .port_info 5 /INPUT 1 "jump_reg";
    .port_info 6 /INPUT 16 "branch_target";
    .port_info 7 /INPUT 16 "jump_target";
    .port_info 8 /INPUT 16 "jr_target";
    .port_info 9 /OUTPUT 16 "pc";
    .port_info 10 /OUTPUT 16 "next_pc";
    .port_info 11 /OUTPUT 16 "instruction";
L_000002f096bd05f0 .functor BUFT 1, C4<0000000000000001>, C4<0>, C4<0>, C4<0>;
v000002f096b926d0_0 .net/2u *"_ivl_0", 15 0, L_000002f096bd05f0;  1 drivers
v000002f096b92770_0 .net "branch_taken", 0 0, v000002f096b98f80_0;  1 drivers
v000002f096b92c70_0 .net "branch_target", 15 0, v000002f096b99ac0_0;  1 drivers
v000002f096b92d10_0 .net "clk", 0 0, v000002f096b99660_0;  1 drivers
v000002f096b92db0_0 .net "instruction", 15 0, L_000002f096ad9f20;  alias, 1 drivers
v000002f096b93210_0 .net "jr_target", 15 0, v000002f096b99f20_0;  1 drivers
v000002f096b92e50_0 .net "jump", 0 0, v000002f096b99020_0;  1 drivers
v000002f096b92ef0_0 .net "jump_reg", 0 0, v000002f096b997a0_0;  1 drivers
v000002f096b932b0_0 .net "jump_target", 15 0, v000002f096b99ca0_0;  1 drivers
v000002f096b93350_0 .net "next_pc", 15 0, L_000002f096baffe0;  alias, 1 drivers
v000002f096b99a20_0 .var "pc", 15 0;
v000002f096b995c0_0 .net "rst_n", 0 0, v000002f096b99160_0;  1 drivers
v000002f096b99520_0 .net "stall", 0 0, v000002f096b99700_0;  1 drivers
E_000002f096b0f360/0 .event negedge, v000002f096b995c0_0;
E_000002f096b0f360/1 .event posedge, v000002f096b92d10_0;
E_000002f096b0f360 .event/or E_000002f096b0f360/0, E_000002f096b0f360/1;
L_000002f096baffe0 .arith/sum 16, v000002f096b99a20_0, L_000002f096bd05f0;
L_000002f096bb04e0 .part v000002f096b99a20_0, 0, 9;
S_000002f096b8cdc0 .scope module, "imem" "instruction_memory" 22 39, 23 3 0, S_000002f096b8e080;
 .timescale -9 -12;
    .port_info 0 /INPUT 9 "addr";
    .port_info 1 /OUTPUT 16 "inst";
L_000002f096ad9f20 .functor BUFZ 16, L_000002f096bb0260, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v000002f096b94750_0 .net *"_ivl_0", 15 0, L_000002f096bb0260;  1 drivers
v000002f096b94a70_0 .net *"_ivl_2", 9 0, L_000002f096bb0440;  1 drivers
L_000002f096bd0638 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002f096b94b10_0 .net *"_ivl_5", 0 0, L_000002f096bd0638;  1 drivers
v000002f096b94cf0_0 .net "addr", 8 0, L_000002f096bb04e0;  1 drivers
v000002f096b92bd0 .array "imem", 255 0, 15 0;
v000002f096b92630_0 .net "inst", 15 0, L_000002f096ad9f20;  alias, 1 drivers
L_000002f096bb0260 .array/port v000002f096b92bd0, L_000002f096bb0440;
L_000002f096bb0440 .concat [ 9 1 0 0], L_000002f096bb04e0, L_000002f096bd0638;
S_000002f0969670a0 .scope module, "instruction_decoder_tb" "instruction_decoder_tb" 24 4;
 .timescale -9 -12;
v000002f096b97220_0 .net "funct", 2 0, L_000002f096bb1290;  1 drivers
v000002f096b974a0_0 .net "immediate", 5 0, L_000002f096bb06b0;  1 drivers
v000002f096b97040_0 .var "instruction", 15 0;
v000002f096b972c0_0 .net "is_i_type", 0 0, L_000002f096bb1470;  1 drivers
v000002f096b97360_0 .net "is_j_type", 0 0, L_000002f096ad74b0;  1 drivers
v000002f096b97d60_0 .net "is_r_type", 0 0, L_000002f096bb1510;  1 drivers
v000002f096b97cc0_0 .net "jump_target", 11 0, L_000002f096bb1ab0;  1 drivers
v000002f096b98120_0 .net "opcode", 3 0, L_000002f096bb0580;  1 drivers
v000002f096b98260_0 .net "rd", 2 0, L_000002f096bb10b0;  1 drivers
v000002f096b97860_0 .net "rs", 2 0, L_000002f096bb09d0;  1 drivers
v000002f096b98b20_0 .net "rt", 2 0, L_000002f096bb11f0;  1 drivers
S_000002f096b8c780 .scope task, "check_i_type" "check_i_type" 24 63, 24 63 0, S_000002f0969670a0;
 .timescale -9 -12;
v000002f096b98e40_0 .var "instr_name", 7 0;
TD_instruction_decoder_tb.check_i_type ;
    %vpi_call/w 24 66 "$display", "Testing %s instruction:", v000002f096b98e40_0 {0 0 0};
    %vpi_call/w 24 67 "$display", "opcode=%b rs=%b rt=%b immediate=%b", v000002f096b98120_0, v000002f096b97860_0, v000002f096b98b20_0, v000002f096b974a0_0 {0 0 0};
    %load/vec4 v000002f096b972c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.61, 8;
    %vpi_call/w 24 70 "$display", "Error: instruction not detected as I-type" {0 0 0};
T_31.61 ;
    %end;
S_000002f096b9bdb0 .scope task, "check_j_type" "check_j_type" 24 75, 24 75 0, S_000002f0969670a0;
 .timescale -9 -12;
v000002f096b99b60_0 .var "instr_name", 7 0;
TD_instruction_decoder_tb.check_j_type ;
    %vpi_call/w 24 78 "$display", "Testing %s instruction:", v000002f096b99b60_0 {0 0 0};
    %vpi_call/w 24 79 "$display", "opcode=%b jump_target=%b", v000002f096b98120_0, v000002f096b97cc0_0 {0 0 0};
    %load/vec4 v000002f096b97360_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.63, 8;
    %vpi_call/w 24 81 "$display", "Error: instruction not detected as J-type" {0 0 0};
T_32.63 ;
    %end;
S_000002f096b9ac80 .scope task, "check_r_type" "check_r_type" 24 51, 24 51 0, S_000002f0969670a0;
 .timescale -9 -12;
v000002f096b99c00_0 .var "instr_name", 7 0;
TD_instruction_decoder_tb.check_r_type ;
    %vpi_call/w 24 54 "$display", "Testing %s instruction:", v000002f096b99c00_0 {0 0 0};
    %vpi_call/w 24 55 "$display", "opcode=%b rs=%b rt=%b rd=%b funct=%b", v000002f096b98120_0, v000002f096b97860_0, v000002f096b98b20_0, v000002f096b98260_0, v000002f096b97220_0 {0 0 0};
    %load/vec4 v000002f096b97d60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.65, 8;
    %vpi_call/w 24 58 "$display", "Error: instruction not detected as R-type" {0 0 0};
T_33.65 ;
    %end;
S_000002f096b9aaf0 .scope module, "decoder" "instruction_decoder" 24 14, 17 3 0, S_000002f0969670a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "instruction";
    .port_info 1 /OUTPUT 4 "opcode";
    .port_info 2 /OUTPUT 3 "rs";
    .port_info 3 /OUTPUT 3 "rt";
    .port_info 4 /OUTPUT 3 "rd";
    .port_info 5 /OUTPUT 3 "funct";
    .port_info 6 /OUTPUT 6 "immediate";
    .port_info 7 /OUTPUT 12 "jump_target";
    .port_info 8 /OUTPUT 1 "is_r_type";
    .port_info 9 /OUTPUT 1 "is_i_type";
    .port_info 10 /OUTPUT 1 "is_j_type";
L_000002f096ad6950 .functor OR 1, L_000002f096bb18d0, L_000002f096bb1d30, C4<0>, C4<0>;
L_000002f096ad74b0 .functor OR 1, L_000002f096ad6950, L_000002f096bb27d0, C4<0>, C4<0>;
L_000002f096ad7440 .functor OR 1, L_000002f096bb1510, L_000002f096ad74b0, C4<0>, C4<0>;
L_000002f096bd0680 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v000002f096b99d40_0 .net/2u *"_ivl_14", 3 0, L_000002f096bd0680;  1 drivers
L_000002f096bd06c8 .functor BUFT 1, C4<1100>, C4<0>, C4<0>, C4<0>;
v000002f096b98ee0_0 .net/2u *"_ivl_18", 3 0, L_000002f096bd06c8;  1 drivers
v000002f096b99200_0 .net *"_ivl_20", 0 0, L_000002f096bb18d0;  1 drivers
L_000002f096bd0710 .functor BUFT 1, C4<1101>, C4<0>, C4<0>, C4<0>;
v000002f096b992a0_0 .net/2u *"_ivl_22", 3 0, L_000002f096bd0710;  1 drivers
v000002f096b99840_0 .net *"_ivl_24", 0 0, L_000002f096bb1d30;  1 drivers
v000002f096b99de0_0 .net *"_ivl_27", 0 0, L_000002f096ad6950;  1 drivers
L_000002f096bd0758 .functor BUFT 1, C4<1110>, C4<0>, C4<0>, C4<0>;
v000002f096b99340_0 .net/2u *"_ivl_28", 3 0, L_000002f096bd0758;  1 drivers
v000002f096b99e80_0 .net *"_ivl_30", 0 0, L_000002f096bb27d0;  1 drivers
v000002f096b9a420_0 .net *"_ivl_35", 0 0, L_000002f096ad7440;  1 drivers
v000002f096b998e0_0 .net "funct", 2 0, L_000002f096bb1290;  alias, 1 drivers
v000002f096b99fc0_0 .net "immediate", 5 0, L_000002f096bb06b0;  alias, 1 drivers
v000002f096b9a060_0 .net "instruction", 15 0, v000002f096b97040_0;  1 drivers
v000002f096b9a100_0 .net "is_i_type", 0 0, L_000002f096bb1470;  alias, 1 drivers
v000002f096b9a380_0 .net "is_j_type", 0 0, L_000002f096ad74b0;  alias, 1 drivers
v000002f096b9a1a0_0 .net "is_r_type", 0 0, L_000002f096bb1510;  alias, 1 drivers
v000002f096b9a240_0 .net "jump_target", 11 0, L_000002f096bb1ab0;  alias, 1 drivers
v000002f096b9a2e0_0 .net "opcode", 3 0, L_000002f096bb0580;  alias, 1 drivers
v000002f096b993e0_0 .net "rd", 2 0, L_000002f096bb10b0;  alias, 1 drivers
v000002f096b99480_0 .net "rs", 2 0, L_000002f096bb09d0;  alias, 1 drivers
v000002f096b96780_0 .net "rt", 2 0, L_000002f096bb11f0;  alias, 1 drivers
L_000002f096bb0580 .part v000002f096b97040_0, 12, 4;
L_000002f096bb09d0 .part v000002f096b97040_0, 9, 3;
L_000002f096bb11f0 .part v000002f096b97040_0, 6, 3;
L_000002f096bb10b0 .part v000002f096b97040_0, 3, 3;
L_000002f096bb1290 .part v000002f096b97040_0, 0, 3;
L_000002f096bb06b0 .part v000002f096b97040_0, 0, 6;
L_000002f096bb1ab0 .part v000002f096b97040_0, 0, 12;
L_000002f096bb1510 .cmp/eq 4, L_000002f096bb0580, L_000002f096bd0680;
L_000002f096bb18d0 .cmp/eq 4, L_000002f096bb0580, L_000002f096bd06c8;
L_000002f096bb1d30 .cmp/eq 4, L_000002f096bb0580, L_000002f096bd0710;
L_000002f096bb27d0 .cmp/eq 4, L_000002f096bb0580, L_000002f096bd0758;
L_000002f096bb1470 .reduce/nor L_000002f096ad7440;
S_000002f096967230 .scope module, "instruction_memory_tb" "instruction_memory_tb" 25 4;
 .timescale -9 -12;
v000002f096b97900_0 .var "addr", 8 0;
v000002f096b97ae0_0 .var/i "errors", 31 0;
v000002f096b96aa0_0 .var/i "i", 31 0;
v000002f096b97720_0 .net "inst", 15 0, L_000002f096ad7360;  1 drivers
v000002f096b97540 .array "test_program", 3 0, 15 0;
S_000002f096b9bf40 .scope module, "dut" "instruction_memory" 25 13, 23 3 0, S_000002f096967230;
 .timescale -9 -12;
    .port_info 0 /INPUT 9 "addr";
    .port_info 1 /OUTPUT 16 "inst";
L_000002f096ad7360 .functor BUFZ 16, L_000002f096bb2e10, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v000002f096b98580_0 .net *"_ivl_0", 15 0, L_000002f096bb2e10;  1 drivers
v000002f096b96dc0_0 .net *"_ivl_2", 9 0, L_000002f096bb1f10;  1 drivers
L_000002f096bd07a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002f096b96fa0_0 .net *"_ivl_5", 0 0, L_000002f096bd07a0;  1 drivers
v000002f096b97a40_0 .net "addr", 8 0, v000002f096b97900_0;  1 drivers
v000002f096b96be0 .array "imem", 255 0, 15 0;
v000002f096b97c20_0 .net "inst", 15 0, L_000002f096ad7360;  alias, 1 drivers
L_000002f096bb2e10 .array/port v000002f096b96be0, L_000002f096bb1f10;
L_000002f096bb1f10 .concat [ 9 1 0 0], v000002f096b97900_0, L_000002f096bd07a0;
S_000002f096b9afa0 .scope task, "test_unaligned_access" "test_unaligned_access" 25 84, 25 84 0, S_000002f096967230;
 .timescale -9 -12;
TD_instruction_memory_tb.test_unaligned_access ;
    %pushi/vec4 1, 0, 9;
    %store/vec4 v000002f096b97900_0, 0, 9;
    %delay 2000, 0;
    %load/vec4 v000002f096b97720_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002f096b97540, 4;
    %cmp/ne;
    %jmp/0xz  T_34.67, 6;
    %vpi_call/w 25 89 "$display", "Error: Unaligned access at %h failed", v000002f096b97900_0 {0 0 0};
    %load/vec4 v000002f096b97ae0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002f096b97ae0_0, 0, 32;
T_34.67 ;
    %end;
S_000002f096b9a960 .scope task, "verify_instruction" "verify_instruction" 25 69, 25 69 0, S_000002f096967230;
 .timescale -9 -12;
v000002f096b97e00_0 .var "check_addr", 8 0;
v000002f096b977c0_0 .var "expected", 15 0;
TD_instruction_memory_tb.verify_instruction ;
    %load/vec4 v000002f096b97720_0;
    %load/vec4 v000002f096b977c0_0;
    %cmp/ne;
    %jmp/0xz  T_35.69, 6;
    %vpi_call/w 25 74 "$display", "Error at addr %h: expected %h, got %h", v000002f096b97e00_0, v000002f096b977c0_0, v000002f096b97720_0 {0 0 0};
    %load/vec4 v000002f096b97ae0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002f096b97ae0_0, 0, 32;
    %jmp T_35.70;
T_35.69 ;
    %vpi_call/w 25 78 "$display", "Address %h: OK", v000002f096b97e00_0 {0 0 0};
T_35.70 ;
    %end;
S_000002f096b9ba90 .scope task, "write_hex_file" "write_hex_file" 25 51, 25 51 0, S_000002f096967230;
 .timescale -9 -12;
v000002f096b975e0_0 .var/i "fd", 31 0;
TD_instruction_memory_tb.write_hex_file ;
    %vpi_func 25 54 "$fopen" 32, "instruction.hex", "w" {0 0 0};
    %store/vec4 v000002f096b975e0_0, 0, 32;
    %load/vec4 v000002f096b975e0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_36.71, 4;
    %vpi_call/w 25 56 "$fdisplay", v000002f096b975e0_0, "%h", &A<v000002f096b97540, 0> {0 0 0};
    %vpi_call/w 25 57 "$fdisplay", v000002f096b975e0_0, "%h", &A<v000002f096b97540, 1> {0 0 0};
    %vpi_call/w 25 58 "$fdisplay", v000002f096b975e0_0, "%h", &A<v000002f096b97540, 2> {0 0 0};
    %vpi_call/w 25 59 "$fdisplay", v000002f096b975e0_0, "%h", &A<v000002f096b97540, 3> {0 0 0};
    %vpi_call/w 25 60 "$fclose", v000002f096b975e0_0 {0 0 0};
    %jmp T_36.72;
T_36.71 ;
    %vpi_call/w 25 62 "$display", "Error: Could not create instruction.hex file" {0 0 0};
    %vpi_call/w 25 63 "$finish" {0 0 0};
T_36.72 ;
    %end;
S_000002f096b3da10 .scope module, "mem_stage_tb" "mem_stage_tb" 26 1;
 .timescale -9 -12;
v000002f096b97f40_0 .var "alu_result", 15 0;
v000002f096b97400_0 .var "clk", 0 0;
v000002f096b97fe0_0 .net "mem_alu_result", 15 0, L_000002f096ad6e90;  1 drivers
v000002f096b98080_0 .var "mem_read", 0 0;
v000002f096b96820_0 .var "mem_write", 0 0;
v000002f096b989e0_0 .net "read_data", 15 0, L_000002f096bb2910;  1 drivers
v000002f096b98a80_0 .var "rst_n", 0 0;
v000002f096b981c0_0 .var "write_data", 15 0;
S_000002f096b9b5e0 .scope module, "uut" "mem_stage" 26 18, 27 3 0, S_000002f096b3da10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "mem_read";
    .port_info 3 /INPUT 1 "mem_write";
    .port_info 4 /INPUT 16 "alu_result";
    .port_info 5 /INPUT 16 "write_data";
    .port_info 6 /OUTPUT 16 "read_data";
    .port_info 7 /OUTPUT 16 "mem_alu_result";
L_000002f096ad6e90 .functor BUFZ 16, v000002f096b97f40_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v000002f096b984e0_0 .net "alu_result", 15 0, v000002f096b97f40_0;  1 drivers
v000002f096b988a0_0 .net "clk", 0 0, v000002f096b97400_0;  1 drivers
v000002f096b97180_0 .net "mem_alu_result", 15 0, L_000002f096ad6e90;  alias, 1 drivers
v000002f096b983a0_0 .net "mem_read", 0 0, v000002f096b98080_0;  1 drivers
v000002f096b97ea0_0 .net "mem_write", 0 0, v000002f096b96820_0;  1 drivers
v000002f096b96d20_0 .net "read_data", 15 0, L_000002f096bb2910;  alias, 1 drivers
v000002f096b98940_0 .net "rst_n", 0 0, v000002f096b98a80_0;  1 drivers
v000002f096b96640_0 .net "write_data", 15 0, v000002f096b981c0_0;  1 drivers
L_000002f096bb1830 .part v000002f096b97f40_0, 0, 9;
S_000002f096b9b130 .scope module, "dmem" "data_memory" 27 21, 8 3 0, S_000002f096b9b5e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "mem_read";
    .port_info 3 /INPUT 1 "mem_write";
    .port_info 4 /INPUT 9 "addr";
    .port_info 5 /INPUT 16 "write_data";
    .port_info 6 /OUTPUT 16 "read_data";
v000002f096b979a0_0 .net *"_ivl_0", 15 0, L_000002f096bb29b0;  1 drivers
v000002f096b968c0_0 .net *"_ivl_3", 7 0, L_000002f096bb2230;  1 drivers
v000002f096b98300_0 .net *"_ivl_4", 9 0, L_000002f096bb0f70;  1 drivers
L_000002f096bd07e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002f096b98bc0_0 .net *"_ivl_7", 1 0, L_000002f096bd07e8;  1 drivers
L_000002f096bd0830 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002f096b98c60_0 .net/2u *"_ivl_8", 15 0, L_000002f096bd0830;  1 drivers
v000002f096b98800_0 .net "addr", 8 0, L_000002f096bb1830;  1 drivers
v000002f096b970e0_0 .net "clk", 0 0, v000002f096b97400_0;  alias, 1 drivers
v000002f096b96a00 .array "dmem", 255 0, 15 0;
v000002f096b97680_0 .var/i "i", 31 0;
v000002f096b96b40_0 .net "mem_read", 0 0, v000002f096b98080_0;  alias, 1 drivers
v000002f096b97b80_0 .net "mem_write", 0 0, v000002f096b96820_0;  alias, 1 drivers
v000002f096b96c80_0 .net "read_data", 15 0, L_000002f096bb2910;  alias, 1 drivers
v000002f096b966e0_0 .net "rst_n", 0 0, v000002f096b98a80_0;  alias, 1 drivers
v000002f096b98440_0 .net "write_data", 15 0, v000002f096b981c0_0;  alias, 1 drivers
E_000002f096b0eca0/0 .event negedge, v000002f096b966e0_0;
E_000002f096b0eca0/1 .event posedge, v000002f096b970e0_0;
E_000002f096b0eca0 .event/or E_000002f096b0eca0/0, E_000002f096b0eca0/1;
L_000002f096bb29b0 .array/port v000002f096b96a00, L_000002f096bb0f70;
L_000002f096bb2230 .part L_000002f096bb1830, 1, 8;
L_000002f096bb0f70 .concat [ 8 2 0 0], L_000002f096bb2230, L_000002f096bd07e8;
L_000002f096bb2910 .functor MUXZ 16, L_000002f096bd0830, L_000002f096bb29b0, v000002f096b98080_0, C4<>;
S_000002f096b3d560 .scope module, "mem_wb_reg_tb" "mem_wb_reg_tb" 28 4;
 .timescale -9 -12;
v000002f096b9da60_0 .var "clk", 0 0;
v000002f096b9df60_0 .var/i "errors", 31 0;
v000002f096b9d7e0_0 .var "flush", 0 0;
v000002f096b9cb60_0 .var "mem_alu_result", 15 0;
v000002f096b9d240_0 .var "mem_mem_to_reg", 0 0;
v000002f096b9d880_0 .var "mem_read_data", 15 0;
v000002f096b9eb40_0 .var "mem_reg_write", 0 0;
v000002f096b9e3c0_0 .var "mem_write_reg", 2 0;
v000002f096b9d740_0 .var "rst_n", 0 0;
v000002f096b9e5a0_0 .net "wb_alu_result", 15 0, v000002f096b9ca20_0;  1 drivers
v000002f096b9c7a0_0 .net "wb_mem_to_reg", 0 0, v000002f096b9e280_0;  1 drivers
v000002f096b9c840_0 .net "wb_read_data", 15 0, v000002f096b9e320_0;  1 drivers
v000002f096b9cfc0_0 .net "wb_reg_write", 0 0, v000002f096b9ce80_0;  1 drivers
v000002f096b9d920_0 .net "wb_write_reg", 2 0, v000002f096b9edc0_0;  1 drivers
S_000002f096b9c3f0 .scope module, "dut" "mem_wb_reg" 28 27, 29 3 0, S_000002f096b3d560;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "flush";
    .port_info 3 /INPUT 1 "mem_reg_write";
    .port_info 4 /INPUT 1 "mem_mem_to_reg";
    .port_info 5 /INPUT 16 "mem_alu_result";
    .port_info 6 /INPUT 16 "mem_read_data";
    .port_info 7 /INPUT 3 "mem_write_reg";
    .port_info 8 /OUTPUT 1 "wb_reg_write";
    .port_info 9 /OUTPUT 1 "wb_mem_to_reg";
    .port_info 10 /OUTPUT 16 "wb_alu_result";
    .port_info 11 /OUTPUT 16 "wb_read_data";
    .port_info 12 /OUTPUT 3 "wb_write_reg";
v000002f096b98620_0 .net "clk", 0 0, v000002f096b9da60_0;  1 drivers
v000002f096b986c0_0 .net "flush", 0 0, v000002f096b9d7e0_0;  1 drivers
v000002f096b98760_0 .net "mem_alu_result", 15 0, v000002f096b9cb60_0;  1 drivers
v000002f096b98d00_0 .net "mem_mem_to_reg", 0 0, v000002f096b9d240_0;  1 drivers
v000002f096b96960_0 .net "mem_read_data", 15 0, v000002f096b9d880_0;  1 drivers
v000002f096b96e60_0 .net "mem_reg_write", 0 0, v000002f096b9eb40_0;  1 drivers
v000002f096b98da0_0 .net "mem_write_reg", 2 0, v000002f096b9e3c0_0;  1 drivers
v000002f096b96f00_0 .net "rst_n", 0 0, v000002f096b9d740_0;  1 drivers
v000002f096b9ca20_0 .var "wb_alu_result", 15 0;
v000002f096b9e280_0 .var "wb_mem_to_reg", 0 0;
v000002f096b9e320_0 .var "wb_read_data", 15 0;
v000002f096b9ce80_0 .var "wb_reg_write", 0 0;
v000002f096b9edc0_0 .var "wb_write_reg", 2 0;
E_000002f096b0eba0/0 .event negedge, v000002f096b96f00_0;
E_000002f096b0eba0/1 .event posedge, v000002f096b98620_0;
E_000002f096b0eba0 .event/or E_000002f096b0eba0/0, E_000002f096b0eba0/1;
S_000002f096b9ae10 .scope task, "initialize_signals" "initialize_signals" 28 64, 28 64 0, S_000002f096b3d560;
 .timescale -9 -12;
TD_mem_wb_reg_tb.initialize_signals ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002f096b9d740_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002f096b9d7e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002f096b9eb40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002f096b9d240_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000002f096b9cb60_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000002f096b9d880_0, 0, 16;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002f096b9e3c0_0, 0, 3;
    %end;
S_000002f096b9b900 .scope task, "test_flush" "test_flush" 28 101, 28 101 0, S_000002f096b3d560;
 .timescale -9 -12;
E_000002f096b0e9e0 .event posedge, v000002f096b98620_0;
TD_mem_wb_reg_tb.test_flush ;
    %vpi_call/w 28 103 "$display", "\012Testing flush..." {0 0 0};
    %wait E_000002f096b0e9e0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002f096b9d7e0_0, 0, 1;
    %delay 1000, 0;
    %fork TD_mem_wb_reg_tb.verify_reset_state, S_000002f096b9b450;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002f096b9d7e0_0, 0, 1;
    %end;
S_000002f096b9b2c0 .scope task, "test_normal_operation" "test_normal_operation" 28 86, 28 86 0, S_000002f096b3d560;
 .timescale -9 -12;
TD_mem_wb_reg_tb.test_normal_operation ;
    %vpi_call/w 28 88 "$display", "\012Testing normal operation..." {0 0 0};
    %wait E_000002f096b0e9e0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002f096b9eb40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002f096b9d240_0, 0, 1;
    %pushi/vec4 43981, 0, 16;
    %store/vec4 v000002f096b9cb60_0, 0, 16;
    %pushi/vec4 4660, 0, 16;
    %store/vec4 v000002f096b9d880_0, 0, 16;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v000002f096b9e3c0_0, 0, 3;
    %wait E_000002f096b0e9e0;
    %delay 1000, 0;
    %fork TD_mem_wb_reg_tb.verify_normal_operation, S_000002f096b9b770;
    %join;
    %end;
S_000002f096b9a7d0 .scope task, "test_reset" "test_reset" 28 76, 28 76 0, S_000002f096b3d560;
 .timescale -9 -12;
TD_mem_wb_reg_tb.test_reset ;
    %vpi_call/w 28 78 "$display", "\012Testing reset..." {0 0 0};
    %wait E_000002f096b0e9e0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002f096b9d740_0, 0, 1;
    %delay 1000, 0;
    %fork TD_mem_wb_reg_tb.verify_reset_state, S_000002f096b9b450;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002f096b9d740_0, 0, 1;
    %end;
S_000002f096b9b770 .scope task, "verify_normal_operation" "verify_normal_operation" 28 122, 28 122 0, S_000002f096b3d560;
 .timescale -9 -12;
TD_mem_wb_reg_tb.verify_normal_operation ;
    %load/vec4 v000002f096b9cfc0_0;
    %load/vec4 v000002f096b9eb40_0;
    %cmp/ne;
    %jmp/1 T_41.78, 6;
    %flag_mov 8, 6;
    %load/vec4 v000002f096b9c7a0_0;
    %load/vec4 v000002f096b9d240_0;
    %cmp/ne;
    %flag_or 6, 8;
T_41.78;
    %jmp/1 T_41.77, 6;
    %flag_mov 8, 6;
    %load/vec4 v000002f096b9e5a0_0;
    %load/vec4 v000002f096b9cb60_0;
    %cmp/ne;
    %flag_or 6, 8;
T_41.77;
    %jmp/1 T_41.76, 6;
    %flag_mov 8, 6;
    %load/vec4 v000002f096b9c840_0;
    %load/vec4 v000002f096b9d880_0;
    %cmp/ne;
    %flag_or 6, 8;
T_41.76;
    %jmp/1 T_41.75, 6;
    %flag_mov 8, 6;
    %load/vec4 v000002f096b9d920_0;
    %load/vec4 v000002f096b9e3c0_0;
    %cmp/ne;
    %flag_or 6, 8;
T_41.75;
    %jmp/0xz  T_41.73, 6;
    %vpi_call/w 28 129 "$display", "Error: Normal operation verification failed" {0 0 0};
    %load/vec4 v000002f096b9df60_0;
    %addi 1, 0, 32;
    %store/vec4 v000002f096b9df60_0, 0, 32;
T_41.73 ;
    %end;
S_000002f096b9b450 .scope task, "verify_reset_state" "verify_reset_state" 28 111, 28 111 0, S_000002f096b3d560;
 .timescale -9 -12;
TD_mem_wb_reg_tb.verify_reset_state ;
    %load/vec4 v000002f096b9cfc0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/1 T_42.84, 6;
    %flag_mov 8, 6;
    %load/vec4 v000002f096b9c7a0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_or 6, 8;
T_42.84;
    %jmp/1 T_42.83, 6;
    %flag_mov 8, 6;
    %load/vec4 v000002f096b9e5a0_0;
    %cmpi/ne 0, 0, 16;
    %flag_or 6, 8;
T_42.83;
    %jmp/1 T_42.82, 6;
    %flag_mov 8, 6;
    %load/vec4 v000002f096b9c840_0;
    %cmpi/ne 0, 0, 16;
    %flag_or 6, 8;
T_42.82;
    %jmp/1 T_42.81, 6;
    %flag_mov 8, 6;
    %load/vec4 v000002f096b9d920_0;
    %cmpi/ne 0, 0, 3;
    %flag_or 6, 8;
T_42.81;
    %jmp/0xz  T_42.79, 6;
    %vpi_call/w 28 116 "$display", "Error: Reset state verification failed" {0 0 0};
    %load/vec4 v000002f096b9df60_0;
    %addi 1, 0, 32;
    %store/vec4 v000002f096b9df60_0, 0, 32;
T_42.79 ;
    %end;
S_000002f096b3d6f0 .scope module, "processor_tb" "processor_tb" 30 4;
 .timescale -9 -12;
v000002f096bafc20_0 .var "clk", 0 0;
v000002f096bad7e0_0 .net "debug_instruction", 15 0, L_000002f096ad73d0;  1 drivers
v000002f096badd80_0 .net "debug_pc", 15 0, L_000002f096ad6640;  1 drivers
v000002f096baf7c0_0 .net "debug_reg_write_addr", 2 0, L_000002f096ad7910;  1 drivers
v000002f096bae320_0 .net "debug_reg_write_data", 15 0, L_000002f096ad7c90;  1 drivers
v000002f096bad9c0_0 .net "debug_reg_write_enable", 0 0, L_000002f096ad78a0;  1 drivers
v000002f096bad880_0 .var "rst_n", 0 0;
E_000002f096b0ec60 .event posedge, v000002f096b9e8c0_0;
S_000002f096b9bc20 .scope module, "processor" "processor_top" 30 64, 31 3 0, S_000002f096b3d6f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /OUTPUT 16 "debug_pc";
    .port_info 3 /OUTPUT 16 "debug_instruction";
    .port_info 4 /OUTPUT 16 "debug_reg_write_data";
    .port_info 5 /OUTPUT 3 "debug_reg_write_addr";
    .port_info 6 /OUTPUT 1 "debug_reg_write_enable";
L_000002f096ad6640 .functor BUFZ 16, v000002f096baa2c0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_000002f096ad73d0 .functor BUFZ 16, L_000002f096ad6cd0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_000002f096ad7c90 .functor BUFZ 16, L_000002f096bb0cf0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_000002f096ad7910 .functor BUFZ 3, v000002f096bac3e0_0, C4<000>, C4<000>, C4<000>;
L_000002f096ad78a0 .functor BUFZ 1, v000002f096babc60_0, C4<0>, C4<0>, C4<0>;
o000002f096b45428 .functor BUFZ 1, C4<z>; HiZ drive
v000002f096bac160_0 .net "branch_taken", 0 0, o000002f096b45428;  0 drivers
o000002f096b47558 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v000002f096bac5c0_0 .net "branch_target", 15 0, o000002f096b47558;  0 drivers
v000002f096bab3a0_0 .net "clk", 0 0, v000002f096bafc20_0;  1 drivers
v000002f096bab8a0_0 .net "debug_instruction", 15 0, L_000002f096ad73d0;  alias, 1 drivers
v000002f096bac200_0 .net "debug_pc", 15 0, L_000002f096ad6640;  alias, 1 drivers
v000002f096bab120_0 .net "debug_reg_write_addr", 2 0, L_000002f096ad7910;  alias, 1 drivers
v000002f096bab1c0_0 .net "debug_reg_write_data", 15 0, L_000002f096ad7c90;  alias, 1 drivers
v000002f096bac340_0 .net "debug_reg_write_enable", 0 0, L_000002f096ad78a0;  alias, 1 drivers
v000002f096bad380_0 .net "ex_alu_op", 3 0, v000002f096b9f4a0_0;  1 drivers
v000002f096bad420_0 .net "ex_alu_result", 15 0, v000002f096b9e140_0;  1 drivers
v000002f096bab4e0_0 .net "ex_alu_src", 0 0, v000002f096b9efa0_0;  1 drivers
v000002f096bad060_0 .net "ex_imm", 5 0, v000002f096b9f040_0;  1 drivers
v000002f096bab940_0 .net "ex_mem_read", 0 0, v000002f096b9f0e0_0;  1 drivers
v000002f096bac2a0_0 .net "ex_mem_to_reg", 0 0, v000002f096b9f180_0;  1 drivers
v000002f096bad100_0 .net "ex_mem_write", 0 0, v000002f096b9f220_0;  1 drivers
v000002f096baba80_0 .net "ex_pc", 15 0, v000002f096b9f540_0;  1 drivers
v000002f096bab260_0 .net "ex_rd", 2 0, v000002f096ba6320_0;  1 drivers
v000002f096bab580_0 .net "ex_reg1_data", 15 0, v000002f096ba6500_0;  1 drivers
v000002f096baaf40_0 .net "ex_reg2_data", 15 0, v000002f096ba5ec0_0;  1 drivers
v000002f096bacca0_0 .net "ex_reg_dst", 1 0, v000002f096ba56a0_0;  1 drivers
v000002f096bac980_0 .net "ex_reg_write", 0 0, v000002f096ba4e80_0;  1 drivers
v000002f096bab9e0_0 .net "ex_rs", 2 0, v000002f096ba57e0_0;  1 drivers
v000002f096babee0_0 .net "ex_rt", 2 0, v000002f096ba63c0_0;  1 drivers
v000002f096bac520_0 .net "ex_write_reg_addr", 2 0, L_000002f096bb0750;  1 drivers
v000002f096baaea0_0 .net "ex_zero_flag", 0 0, L_000002f096bb24b0;  1 drivers
v000002f096babb20_0 .net "flush", 0 0, v000002f096ba01c0_0;  1 drivers
v000002f096bacf20_0 .net "forward_a", 1 0, v000002f096b9f9a0_0;  1 drivers
v000002f096bad240_0 .net "forward_b", 1 0, v000002f096ba0440_0;  1 drivers
v000002f096bad2e0_0 .net "id_alu_op", 3 0, v000002f096ba4fc0_0;  1 drivers
v000002f096bab6c0_0 .net "id_alu_src", 0 0, v000002f096ba6140_0;  1 drivers
v000002f096babbc0_0 .net "id_branch", 0 0, v000002f096ba5420_0;  1 drivers
v000002f096bac660_0 .net "id_branch_ne", 0 0, v000002f096ba5e20_0;  1 drivers
v000002f096bad1a0_0 .net "id_immediate", 5 0, L_000002f096bb15b0;  1 drivers
v000002f096baafe0_0 .net "id_instruction", 15 0, v000002f096baa360_0;  1 drivers
v000002f096bac020_0 .net "id_jump", 0 0, v000002f096ba5ce0_0;  1 drivers
v000002f096bab080_0 .net "id_jump_reg", 0 0, v000002f096ba5380_0;  1 drivers
v000002f096bac7a0_0 .net "id_link", 0 0, v000002f096ba5a60_0;  1 drivers
v000002f096babda0_0 .net "id_mem_read", 0 0, v000002f096ba61e0_0;  1 drivers
v000002f096babe40_0 .net "id_mem_to_reg", 0 0, v000002f096ba5b00_0;  1 drivers
v000002f096bac840_0 .net "id_mem_write", 0 0, v000002f096ba5c40_0;  1 drivers
v000002f096bac8e0_0 .net "id_pc", 15 0, v000002f096ba8920_0;  1 drivers
v000002f096baca20_0 .net "id_rd", 2 0, L_000002f096bb0a70;  1 drivers
v000002f096bacfc0_0 .net "id_reg1_data", 15 0, L_000002f096bb1970;  1 drivers
v000002f096bacac0_0 .net "id_reg2_data", 15 0, L_000002f096bb1790;  1 drivers
v000002f096bacb60_0 .net "id_reg_dst", 1 0, v000002f096ba5d80_0;  1 drivers
v000002f096bacc00_0 .net "id_reg_write", 0 0, v000002f096ba6000_0;  1 drivers
v000002f096bad4c0_0 .net "id_rs", 2 0, L_000002f096bb0bb0;  1 drivers
v000002f096bace80_0 .net "id_rt", 2 0, L_000002f096bb0d90;  1 drivers
v000002f096bad600_0 .net "if_instruction", 15 0, L_000002f096ad6cd0;  1 drivers
v000002f096baf860_0 .net "if_next_pc", 15 0, L_000002f096bb0890;  1 drivers
v000002f096baefa0_0 .net "if_pc", 15 0, v000002f096baa2c0_0;  1 drivers
o000002f096b47588 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v000002f096baea00_0 .net "jr_target", 15 0, o000002f096b47588;  0 drivers
o000002f096b475b8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v000002f096badce0_0 .net "jump_target", 15 0, o000002f096b475b8;  0 drivers
RS_000002f096b44468 .resolv tri, v000002f096b9eaa0_0, L_000002f096ad6fe0;
v000002f096bad740_0 .net8 "mem_alu_result", 15 0, RS_000002f096b44468;  2 drivers
v000002f096baf4a0_0 .net "mem_mem_read", 0 0, v000002f096b9cde0_0;  1 drivers
v000002f096bae5a0_0 .net "mem_mem_to_reg", 0 0, v000002f096b9d1a0_0;  1 drivers
v000002f096baf180_0 .net "mem_mem_write", 0 0, v000002f096b9db00_0;  1 drivers
v000002f096baf220_0 .net "mem_read_data", 15 0, L_000002f096bb2c30;  1 drivers
v000002f096bafe00_0 .net "mem_reg_write", 0 0, v000002f096b9d420_0;  1 drivers
v000002f096badec0_0 .net "mem_write_data", 15 0, v000002f096b9dd80_0;  1 drivers
v000002f096baf2c0_0 .net "mem_write_reg", 2 0, v000002f096b9dba0_0;  1 drivers
v000002f096bae960_0 .net "rst_n", 0 0, v000002f096bad880_0;  1 drivers
v000002f096baeaa0_0 .net "stall", 0 0, v000002f096b9ef00_0;  1 drivers
v000002f096bae780_0 .net "wb_alu_result", 15 0, v000002f096bab440_0;  1 drivers
v000002f096badf60_0 .net "wb_mem_to_reg", 0 0, v000002f096bacd40_0;  1 drivers
v000002f096bae000_0 .net "wb_read_data", 15 0, v000002f096bab300_0;  1 drivers
v000002f096baeb40_0 .net "wb_reg_write", 0 0, v000002f096babc60_0;  1 drivers
v000002f096bafae0_0 .net "wb_write_data", 15 0, L_000002f096bb0cf0;  1 drivers
v000002f096bae0a0_0 .net "wb_write_reg", 2 0, v000002f096bac3e0_0;  1 drivers
S_000002f096b9c0d0 .scope module, "ex_mem_reg_inst" "ex_mem_reg" 31 210, 10 3 0, S_000002f096b9bc20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "flush";
    .port_info 3 /INPUT 1 "ex_reg_write";
    .port_info 4 /INPUT 1 "ex_mem_read";
    .port_info 5 /INPUT 1 "ex_mem_write";
    .port_info 6 /INPUT 1 "ex_mem_to_reg";
    .port_info 7 /INPUT 16 "ex_alu_result";
    .port_info 8 /INPUT 16 "ex_reg2_data";
    .port_info 9 /INPUT 3 "ex_write_reg";
    .port_info 10 /OUTPUT 1 "mem_reg_write";
    .port_info 11 /OUTPUT 1 "mem_mem_read";
    .port_info 12 /OUTPUT 1 "mem_mem_write";
    .port_info 13 /OUTPUT 1 "mem_mem_to_reg";
    .port_info 14 /OUTPUT 16 "mem_alu_result";
    .port_info 15 /OUTPUT 16 "mem_write_data";
    .port_info 16 /OUTPUT 3 "mem_write_reg";
v000002f096b9e8c0_0 .net "clk", 0 0, v000002f096bafc20_0;  alias, 1 drivers
v000002f096b9cc00_0 .net "ex_alu_result", 15 0, v000002f096b9e140_0;  alias, 1 drivers
v000002f096b9d060_0 .net "ex_mem_read", 0 0, v000002f096b9f0e0_0;  alias, 1 drivers
v000002f096b9cf20_0 .net "ex_mem_to_reg", 0 0, v000002f096b9f180_0;  alias, 1 drivers
v000002f096b9e500_0 .net "ex_mem_write", 0 0, v000002f096b9f220_0;  alias, 1 drivers
v000002f096b9d9c0_0 .net "ex_reg2_data", 15 0, v000002f096ba5ec0_0;  alias, 1 drivers
v000002f096b9d100_0 .net "ex_reg_write", 0 0, v000002f096ba4e80_0;  alias, 1 drivers
v000002f096b9ed20_0 .net "ex_write_reg", 2 0, L_000002f096bb0750;  alias, 1 drivers
v000002f096b9cac0_0 .net "flush", 0 0, v000002f096ba01c0_0;  alias, 1 drivers
v000002f096b9eaa0_0 .var "mem_alu_result", 15 0;
v000002f096b9cde0_0 .var "mem_mem_read", 0 0;
v000002f096b9d1a0_0 .var "mem_mem_to_reg", 0 0;
v000002f096b9db00_0 .var "mem_mem_write", 0 0;
v000002f096b9d420_0 .var "mem_reg_write", 0 0;
v000002f096b9dd80_0 .var "mem_write_data", 15 0;
v000002f096b9dba0_0 .var "mem_write_reg", 2 0;
v000002f096b9d2e0_0 .net "rst_n", 0 0, v000002f096bad880_0;  alias, 1 drivers
E_000002f096b0f1e0/0 .event negedge, v000002f096b9d2e0_0;
E_000002f096b0f1e0/1 .event posedge, v000002f096b9e8c0_0;
E_000002f096b0f1e0 .event/or E_000002f096b0f1e0/0, E_000002f096b0f1e0/1;
S_000002f096b9c260 .scope module, "ex_stage_inst" "ex_stage" 31 191, 12 3 0, S_000002f096b9bc20;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "alu_op";
    .port_info 1 /INPUT 1 "alu_src";
    .port_info 2 /INPUT 16 "reg1_data";
    .port_info 3 /INPUT 16 "reg2_data";
    .port_info 4 /INPUT 6 "immediate";
    .port_info 5 /INPUT 3 "rd";
    .port_info 6 /INPUT 3 "rt";
    .port_info 7 /INPUT 2 "reg_dst";
    .port_info 8 /INPUT 2 "forward_a";
    .port_info 9 /INPUT 2 "forward_b";
    .port_info 10 /INPUT 16 "mem_forward_data";
    .port_info 11 /INPUT 16 "wb_forward_data";
    .port_info 12 /OUTPUT 16 "alu_result";
    .port_info 13 /OUTPUT 1 "zero_flag";
    .port_info 14 /OUTPUT 3 "write_reg_addr";
v000002f096b9dc40_0 .net *"_ivl_1", 0 0, L_000002f096bb1b50;  1 drivers
v000002f096b9de20_0 .net *"_ivl_10", 0 0, L_000002f096bb2550;  1 drivers
L_000002f096bd0cf8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000002f096b9d6a0_0 .net/2u *"_ivl_12", 1 0, L_000002f096bd0cf8;  1 drivers
v000002f096b9dce0_0 .net *"_ivl_14", 0 0, L_000002f096bb25f0;  1 drivers
L_000002f096bd0d40 .functor BUFT 1, C4<111>, C4<0>, C4<0>, C4<0>;
v000002f096b9ebe0_0 .net/2u *"_ivl_16", 2 0, L_000002f096bd0d40;  1 drivers
v000002f096b9e1e0_0 .net *"_ivl_18", 2 0, L_000002f096bb2690;  1 drivers
v000002f096b9e460_0 .net *"_ivl_2", 9 0, L_000002f096bb1bf0;  1 drivers
L_000002f096bd0cb0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002f096b9ea00_0 .net/2u *"_ivl_8", 1 0, L_000002f096bd0cb0;  1 drivers
v000002f096b9dec0_0 .var "alu_input_a", 15 0;
v000002f096b9e780_0 .net "alu_input_b", 15 0, L_000002f096bb2410;  1 drivers
v000002f096b9e0a0_0 .net "alu_op", 3 0, v000002f096b9f4a0_0;  alias, 1 drivers
v000002f096b9e640_0 .net "alu_result", 15 0, v000002f096b9e140_0;  alias, 1 drivers
v000002f096b9e6e0_0 .net "alu_src", 0 0, v000002f096b9efa0_0;  alias, 1 drivers
v000002f096b9e820_0 .net "forward_a", 1 0, v000002f096b9f9a0_0;  alias, 1 drivers
v000002f096b9e960_0 .net "forward_b", 1 0, v000002f096ba0440_0;  alias, 1 drivers
v000002f096b9ec80_0 .net "immediate", 5 0, v000002f096b9f040_0;  alias, 1 drivers
v000002f096b9cca0_0 .net "immediate_extended", 15 0, L_000002f096bb2370;  1 drivers
v000002f096b9c660_0 .net8 "mem_forward_data", 15 0, RS_000002f096b44468;  alias, 2 drivers
v000002f096b9c700_0 .net "rd", 2 0, v000002f096ba6320_0;  alias, 1 drivers
v000002f096b9c8e0_0 .net "reg1_data", 15 0, v000002f096ba6500_0;  alias, 1 drivers
v000002f096b9c980_0 .net "reg2_data", 15 0, v000002f096ba5ec0_0;  alias, 1 drivers
v000002f096b9cd40_0 .var "reg2_data_mux", 15 0;
v000002f096b9f860_0 .net "reg_dst", 1 0, v000002f096ba56a0_0;  alias, 1 drivers
v000002f096b9f900_0 .net "rt", 2 0, v000002f096ba63c0_0;  alias, 1 drivers
v000002f096b9f720_0 .net "wb_forward_data", 15 0, L_000002f096bb0cf0;  alias, 1 drivers
v000002f096b9fae0_0 .net "write_reg_addr", 2 0, L_000002f096bb0750;  alias, 1 drivers
v000002f096b9fc20_0 .net "zero_flag", 0 0, L_000002f096bb24b0;  alias, 1 drivers
E_000002f096b0ece0 .event anyedge, v000002f096b9e960_0, v000002f096b9d9c0_0, v000002f096b9eaa0_0, v000002f096b9f720_0;
E_000002f096b0f660 .event anyedge, v000002f096b9e820_0, v000002f096b9c8e0_0, v000002f096b9eaa0_0, v000002f096b9f720_0;
L_000002f096bb1b50 .part v000002f096b9f040_0, 5, 1;
LS_000002f096bb1bf0_0_0 .concat [ 1 1 1 1], L_000002f096bb1b50, L_000002f096bb1b50, L_000002f096bb1b50, L_000002f096bb1b50;
LS_000002f096bb1bf0_0_4 .concat [ 1 1 1 1], L_000002f096bb1b50, L_000002f096bb1b50, L_000002f096bb1b50, L_000002f096bb1b50;
LS_000002f096bb1bf0_0_8 .concat [ 1 1 0 0], L_000002f096bb1b50, L_000002f096bb1b50;
L_000002f096bb1bf0 .concat [ 4 4 2 0], LS_000002f096bb1bf0_0_0, LS_000002f096bb1bf0_0_4, LS_000002f096bb1bf0_0_8;
L_000002f096bb2370 .concat [ 6 10 0 0], v000002f096b9f040_0, L_000002f096bb1bf0;
L_000002f096bb2410 .functor MUXZ 16, v000002f096b9cd40_0, L_000002f096bb2370, v000002f096b9efa0_0, C4<>;
L_000002f096bb2550 .cmp/eq 2, v000002f096ba56a0_0, L_000002f096bd0cb0;
L_000002f096bb25f0 .cmp/eq 2, v000002f096ba56a0_0, L_000002f096bd0cf8;
L_000002f096bb2690 .functor MUXZ 3, L_000002f096bd0d40, v000002f096ba63c0_0, L_000002f096bb25f0, C4<>;
L_000002f096bb0750 .functor MUXZ 3, L_000002f096bb2690, v000002f096ba6320_0, L_000002f096bb2550, C4<>;
S_000002f096b9a640 .scope module, "alu_unit" "alu" 12 56, 4 3 0, S_000002f096b9c260;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /INPUT 4 "alu_op";
    .port_info 3 /OUTPUT 16 "result";
    .port_info 4 /OUTPUT 1 "zero";
L_000002f096bd0c68 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002f096b9e000_0 .net/2u *"_ivl_0", 15 0, L_000002f096bd0c68;  1 drivers
v000002f096b9d560_0 .net "a", 15 0, v000002f096b9dec0_0;  1 drivers
v000002f096b9d380_0 .net "alu_op", 3 0, v000002f096b9f4a0_0;  alias, 1 drivers
v000002f096b9d4c0_0 .net "b", 15 0, L_000002f096bb2410;  alias, 1 drivers
v000002f096b9e140_0 .var "result", 15 0;
v000002f096b9d600_0 .net "zero", 0 0, L_000002f096bb24b0;  alias, 1 drivers
E_000002f096b0f060 .event anyedge, v000002f096b9d380_0, v000002f096b9d560_0, v000002f096b9d4c0_0;
L_000002f096bb24b0 .cmp/eq 16, v000002f096b9e140_0, L_000002f096bd0c68;
S_000002f096ba1920 .scope module, "forwarding_unit_inst" "forwarding_unit" 31 281, 32 3 0, S_000002f096b9bc20;
 .timescale -9 -12;
    .port_info 0 /INPUT 3 "id_ex_rs";
    .port_info 1 /INPUT 3 "id_ex_rt";
    .port_info 2 /INPUT 1 "ex_mem_reg_write";
    .port_info 3 /INPUT 3 "ex_mem_write_reg";
    .port_info 4 /INPUT 1 "mem_wb_reg_write";
    .port_info 5 /INPUT 3 "mem_wb_write_reg";
    .port_info 6 /OUTPUT 2 "forward_a";
    .port_info 7 /OUTPUT 2 "forward_b";
v000002f096b9ee60_0 .net "ex_mem_reg_write", 0 0, v000002f096b9d420_0;  alias, 1 drivers
v000002f096ba0080_0 .net "ex_mem_write_reg", 2 0, v000002f096b9dba0_0;  alias, 1 drivers
v000002f096b9f9a0_0 .var "forward_a", 1 0;
v000002f096ba0440_0 .var "forward_b", 1 0;
v000002f096ba04e0_0 .net "id_ex_rs", 2 0, v000002f096ba57e0_0;  alias, 1 drivers
v000002f096b9fb80_0 .net "id_ex_rt", 2 0, v000002f096ba63c0_0;  alias, 1 drivers
v000002f096ba0260_0 .net "mem_wb_reg_write", 0 0, v000002f096babc60_0;  alias, 1 drivers
v000002f096b9f7c0_0 .net "mem_wb_write_reg", 2 0, v000002f096bac3e0_0;  alias, 1 drivers
E_000002f096b0eae0/0 .event anyedge, v000002f096b9d420_0, v000002f096b9dba0_0, v000002f096ba04e0_0, v000002f096b9f900_0;
E_000002f096b0eae0/1 .event anyedge, v000002f096ba0260_0, v000002f096b9f7c0_0;
E_000002f096b0eae0 .event/or E_000002f096b0eae0/0, E_000002f096b0eae0/1;
S_000002f096ba1470 .scope module, "hazard_detection_inst" "hazard_detection" 31 268, 33 3 0, S_000002f096b9bc20;
 .timescale -9 -12;
    .port_info 0 /INPUT 3 "id_rs";
    .port_info 1 /INPUT 3 "id_rt";
    .port_info 2 /INPUT 3 "id_ex_rt";
    .port_info 3 /INPUT 1 "id_ex_mem_read";
    .port_info 4 /INPUT 1 "branch_taken";
    .port_info 5 /INPUT 1 "jump";
    .port_info 6 /INPUT 1 "jump_reg";
    .port_info 7 /OUTPUT 1 "stall";
    .port_info 8 /OUTPUT 1 "flush";
L_000002f096ad6b80 .functor OR 1, L_000002f096bb2d70, L_000002f096bb0930, C4<0>, C4<0>;
L_000002f096ad6410 .functor AND 1, v000002f096b9f0e0_0, L_000002f096ad6b80, C4<1>, C4<1>;
L_000002f096ad79f0 .functor OR 1, o000002f096b45428, v000002f096ba5ce0_0, C4<0>, C4<0>;
L_000002f096ad7520 .functor OR 1, L_000002f096ad79f0, v000002f096ba5380_0, C4<0>, C4<0>;
v000002f096b9fa40_0 .net *"_ivl_0", 0 0, L_000002f096bb2d70;  1 drivers
v000002f096b9fea0_0 .net *"_ivl_2", 0 0, L_000002f096bb0930;  1 drivers
v000002f096b9f360_0 .net *"_ivl_5", 0 0, L_000002f096ad6b80;  1 drivers
v000002f096b9f5e0_0 .net *"_ivl_9", 0 0, L_000002f096ad79f0;  1 drivers
v000002f096b9fe00_0 .net "branch_taken", 0 0, o000002f096b45428;  alias, 0 drivers
v000002f096ba0300_0 .net "control_hazard", 0 0, L_000002f096ad7520;  1 drivers
v000002f096ba01c0_0 .var "flush", 0 0;
v000002f096b9fcc0_0 .net "id_ex_mem_read", 0 0, v000002f096b9f0e0_0;  alias, 1 drivers
v000002f096b9ff40_0 .net "id_ex_rt", 2 0, v000002f096ba63c0_0;  alias, 1 drivers
v000002f096b9f2c0_0 .net "id_rs", 2 0, L_000002f096bb0bb0;  alias, 1 drivers
v000002f096b9ffe0_0 .net "id_rt", 2 0, L_000002f096bb0d90;  alias, 1 drivers
v000002f096b9f680_0 .net "jump", 0 0, v000002f096ba5ce0_0;  alias, 1 drivers
v000002f096b9f400_0 .net "jump_reg", 0 0, v000002f096ba5380_0;  alias, 1 drivers
v000002f096ba0120_0 .net "load_use_hazard", 0 0, L_000002f096ad6410;  1 drivers
v000002f096b9ef00_0 .var "stall", 0 0;
E_000002f096b0e920 .event anyedge, v000002f096ba0120_0, v000002f096ba0300_0;
L_000002f096bb2d70 .cmp/eq 3, v000002f096ba63c0_0, L_000002f096bb0bb0;
L_000002f096bb0930 .cmp/eq 3, v000002f096ba63c0_0, L_000002f096bb0d90;
S_000002f096ba07f0 .scope module, "id_ex_reg_inst" "id_ex_reg" 31 156, 14 3 0, S_000002f096b9bc20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "flush";
    .port_info 3 /INPUT 1 "id_reg_write";
    .port_info 4 /INPUT 1 "id_mem_read";
    .port_info 5 /INPUT 1 "id_mem_write";
    .port_info 6 /INPUT 1 "id_mem_to_reg";
    .port_info 7 /INPUT 1 "id_alu_src";
    .port_info 8 /INPUT 4 "id_alu_op";
    .port_info 9 /INPUT 2 "id_reg_dst";
    .port_info 10 /INPUT 16 "id_pc";
    .port_info 11 /INPUT 16 "id_reg1_data";
    .port_info 12 /INPUT 16 "id_reg2_data";
    .port_info 13 /INPUT 3 "id_rs";
    .port_info 14 /INPUT 3 "id_rt";
    .port_info 15 /INPUT 3 "id_rd";
    .port_info 16 /INPUT 6 "id_imm";
    .port_info 17 /OUTPUT 1 "ex_reg_write";
    .port_info 18 /OUTPUT 1 "ex_mem_read";
    .port_info 19 /OUTPUT 1 "ex_mem_write";
    .port_info 20 /OUTPUT 1 "ex_mem_to_reg";
    .port_info 21 /OUTPUT 1 "ex_alu_src";
    .port_info 22 /OUTPUT 4 "ex_alu_op";
    .port_info 23 /OUTPUT 2 "ex_reg_dst";
    .port_info 24 /OUTPUT 16 "ex_pc";
    .port_info 25 /OUTPUT 16 "ex_reg1_data";
    .port_info 26 /OUTPUT 16 "ex_reg2_data";
    .port_info 27 /OUTPUT 3 "ex_rs";
    .port_info 28 /OUTPUT 3 "ex_rt";
    .port_info 29 /OUTPUT 3 "ex_rd";
    .port_info 30 /OUTPUT 6 "ex_imm";
v000002f096ba03a0_0 .net "clk", 0 0, v000002f096bafc20_0;  alias, 1 drivers
v000002f096b9f4a0_0 .var "ex_alu_op", 3 0;
v000002f096b9efa0_0 .var "ex_alu_src", 0 0;
v000002f096b9f040_0 .var "ex_imm", 5 0;
v000002f096b9f0e0_0 .var "ex_mem_read", 0 0;
v000002f096b9f180_0 .var "ex_mem_to_reg", 0 0;
v000002f096b9f220_0 .var "ex_mem_write", 0 0;
v000002f096b9f540_0 .var "ex_pc", 15 0;
v000002f096ba6320_0 .var "ex_rd", 2 0;
v000002f096ba6500_0 .var "ex_reg1_data", 15 0;
v000002f096ba5ec0_0 .var "ex_reg2_data", 15 0;
v000002f096ba56a0_0 .var "ex_reg_dst", 1 0;
v000002f096ba4e80_0 .var "ex_reg_write", 0 0;
v000002f096ba57e0_0 .var "ex_rs", 2 0;
v000002f096ba63c0_0 .var "ex_rt", 2 0;
v000002f096ba52e0_0 .net "flush", 0 0, v000002f096ba01c0_0;  alias, 1 drivers
v000002f096ba5060_0 .net "id_alu_op", 3 0, v000002f096ba4fc0_0;  alias, 1 drivers
v000002f096ba5100_0 .net "id_alu_src", 0 0, v000002f096ba6140_0;  alias, 1 drivers
v000002f096ba5f60_0 .net "id_imm", 5 0, L_000002f096bb15b0;  alias, 1 drivers
v000002f096ba51a0_0 .net "id_mem_read", 0 0, v000002f096ba61e0_0;  alias, 1 drivers
v000002f096ba54c0_0 .net "id_mem_to_reg", 0 0, v000002f096ba5b00_0;  alias, 1 drivers
v000002f096ba60a0_0 .net "id_mem_write", 0 0, v000002f096ba5c40_0;  alias, 1 drivers
v000002f096ba5600_0 .net "id_pc", 15 0, v000002f096ba8920_0;  alias, 1 drivers
v000002f096ba6280_0 .net "id_rd", 2 0, L_000002f096bb0a70;  alias, 1 drivers
v000002f096ba5240_0 .net "id_reg1_data", 15 0, L_000002f096bb1970;  alias, 1 drivers
v000002f096ba6460_0 .net "id_reg2_data", 15 0, L_000002f096bb1790;  alias, 1 drivers
v000002f096ba5560_0 .net "id_reg_dst", 1 0, v000002f096ba5d80_0;  alias, 1 drivers
v000002f096ba5740_0 .net "id_reg_write", 0 0, v000002f096ba6000_0;  alias, 1 drivers
v000002f096ba5880_0 .net "id_rs", 2 0, L_000002f096bb0bb0;  alias, 1 drivers
v000002f096ba5920_0 .net "id_rt", 2 0, L_000002f096bb0d90;  alias, 1 drivers
v000002f096ba4f20_0 .net "rst_n", 0 0, v000002f096bad880_0;  alias, 1 drivers
S_000002f096ba20f0 .scope module, "id_stage_inst" "id_stage" 31 127, 16 3 0, S_000002f096b9bc20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "flush";
    .port_info 4 /INPUT 16 "instruction";
    .port_info 5 /INPUT 16 "pc";
    .port_info 6 /INPUT 1 "wb_reg_write";
    .port_info 7 /INPUT 3 "wb_write_reg";
    .port_info 8 /INPUT 16 "wb_write_data";
    .port_info 9 /OUTPUT 3 "rs";
    .port_info 10 /OUTPUT 3 "rt";
    .port_info 11 /OUTPUT 3 "rd";
    .port_info 12 /OUTPUT 6 "immediate";
    .port_info 13 /OUTPUT 16 "reg1_data";
    .port_info 14 /OUTPUT 16 "reg2_data";
    .port_info 15 /OUTPUT 1 "reg_write";
    .port_info 16 /OUTPUT 1 "mem_read";
    .port_info 17 /OUTPUT 1 "mem_write";
    .port_info 18 /OUTPUT 1 "mem_to_reg";
    .port_info 19 /OUTPUT 1 "alu_src";
    .port_info 20 /OUTPUT 4 "alu_op";
    .port_info 21 /OUTPUT 2 "reg_dst";
    .port_info 22 /OUTPUT 1 "branch";
    .port_info 23 /OUTPUT 1 "branch_ne";
    .port_info 24 /OUTPUT 1 "jump";
    .port_info 25 /OUTPUT 1 "jump_reg";
    .port_info 26 /OUTPUT 1 "link";
v000002f096ba29a0_0 .net "alu_op", 3 0, v000002f096ba4fc0_0;  alias, 1 drivers
v000002f096ba43e0_0 .net "alu_src", 0 0, v000002f096ba6140_0;  alias, 1 drivers
v000002f096ba33a0_0 .net "branch", 0 0, v000002f096ba5420_0;  alias, 1 drivers
v000002f096ba2e00_0 .net "branch_ne", 0 0, v000002f096ba5e20_0;  alias, 1 drivers
v000002f096ba4b60_0 .net "clk", 0 0, v000002f096bafc20_0;  alias, 1 drivers
o000002f096b46cb8 .functor BUFZ 1, C4<z>; HiZ drive
v000002f096ba3a80_0 .net "flush", 0 0, o000002f096b46cb8;  0 drivers
v000002f096ba3b20_0 .net "funct", 2 0, L_000002f096bb1330;  1 drivers
v000002f096ba42a0_0 .net "immediate", 5 0, L_000002f096bb15b0;  alias, 1 drivers
v000002f096ba2900_0 .net "instruction", 15 0, v000002f096baa360_0;  alias, 1 drivers
v000002f096ba4520_0 .net "jump", 0 0, v000002f096ba5ce0_0;  alias, 1 drivers
v000002f096ba27c0_0 .net "jump_reg", 0 0, v000002f096ba5380_0;  alias, 1 drivers
v000002f096ba2a40_0 .net "link", 0 0, v000002f096ba5a60_0;  alias, 1 drivers
v000002f096ba45c0_0 .net "mem_read", 0 0, v000002f096ba61e0_0;  alias, 1 drivers
v000002f096ba4660_0 .net "mem_to_reg", 0 0, v000002f096ba5b00_0;  alias, 1 drivers
v000002f096ba47a0_0 .net "mem_write", 0 0, v000002f096ba5c40_0;  alias, 1 drivers
v000002f096ba4ca0_0 .net "opcode", 3 0, L_000002f096bb2af0;  1 drivers
v000002f096baa040_0 .net "pc", 15 0, v000002f096ba8920_0;  alias, 1 drivers
v000002f096ba86a0_0 .net "rd", 2 0, L_000002f096bb0a70;  alias, 1 drivers
v000002f096baa720_0 .net "reg1_data", 15 0, L_000002f096bb1970;  alias, 1 drivers
v000002f096baaa40_0 .net "reg2_data", 15 0, L_000002f096bb1790;  alias, 1 drivers
v000002f096baaae0_0 .net "reg_dst", 1 0, v000002f096ba5d80_0;  alias, 1 drivers
v000002f096ba90a0_0 .net "reg_write", 0 0, v000002f096ba6000_0;  alias, 1 drivers
v000002f096ba9e60_0 .net "rs", 2 0, L_000002f096bb0bb0;  alias, 1 drivers
v000002f096ba93c0_0 .net "rst_n", 0 0, v000002f096bad880_0;  alias, 1 drivers
v000002f096ba8740_0 .net "rt", 2 0, L_000002f096bb0d90;  alias, 1 drivers
o000002f096b46ce8 .functor BUFZ 1, C4<z>; HiZ drive
v000002f096ba9aa0_0 .net "stall", 0 0, o000002f096b46ce8;  0 drivers
v000002f096baac20_0 .net "wb_reg_write", 0 0, v000002f096babc60_0;  alias, 1 drivers
v000002f096ba87e0_0 .net "wb_write_data", 15 0, L_000002f096bb0cf0;  alias, 1 drivers
v000002f096ba8d80_0 .net "wb_write_reg", 2 0, v000002f096bac3e0_0;  alias, 1 drivers
S_000002f096ba0980 .scope module, "ctrl_unit" "control_unit" 16 53, 6 3 0, S_000002f096ba20f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "opcode";
    .port_info 1 /INPUT 3 "funct";
    .port_info 2 /OUTPUT 1 "reg_write";
    .port_info 3 /OUTPUT 1 "mem_read";
    .port_info 4 /OUTPUT 1 "mem_write";
    .port_info 5 /OUTPUT 1 "mem_to_reg";
    .port_info 6 /OUTPUT 1 "alu_src";
    .port_info 7 /OUTPUT 4 "alu_op";
    .port_info 8 /OUTPUT 2 "reg_dst";
    .port_info 9 /OUTPUT 1 "branch";
    .port_info 10 /OUTPUT 1 "branch_ne";
    .port_info 11 /OUTPUT 1 "jump";
    .port_info 12 /OUTPUT 1 "jump_reg";
    .port_info 13 /OUTPUT 1 "link";
v000002f096ba4fc0_0 .var "alu_op", 3 0;
v000002f096ba6140_0 .var "alu_src", 0 0;
v000002f096ba5420_0 .var "branch", 0 0;
v000002f096ba5e20_0 .var "branch_ne", 0 0;
v000002f096ba59c0_0 .net "funct", 2 0, L_000002f096bb1330;  alias, 1 drivers
v000002f096ba5ce0_0 .var "jump", 0 0;
v000002f096ba5380_0 .var "jump_reg", 0 0;
v000002f096ba5a60_0 .var "link", 0 0;
v000002f096ba61e0_0 .var "mem_read", 0 0;
v000002f096ba5b00_0 .var "mem_to_reg", 0 0;
v000002f096ba5c40_0 .var "mem_write", 0 0;
v000002f096ba5ba0_0 .net "opcode", 3 0, L_000002f096bb2af0;  alias, 1 drivers
v000002f096ba5d80_0 .var "reg_dst", 1 0;
v000002f096ba6000_0 .var "reg_write", 0 0;
E_000002f096b0eb20 .event anyedge, v000002f096ba5ba0_0, v000002f096ba59c0_0;
S_000002f096ba1150 .scope module, "decoder" "instruction_decoder" 16 42, 17 3 0, S_000002f096ba20f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "instruction";
    .port_info 1 /OUTPUT 4 "opcode";
    .port_info 2 /OUTPUT 3 "rs";
    .port_info 3 /OUTPUT 3 "rt";
    .port_info 4 /OUTPUT 3 "rd";
    .port_info 5 /OUTPUT 3 "funct";
    .port_info 6 /OUTPUT 6 "immediate";
    .port_info 7 /OUTPUT 12 "jump_target";
    .port_info 8 /OUTPUT 1 "is_r_type";
    .port_info 9 /OUTPUT 1 "is_i_type";
    .port_info 10 /OUTPUT 1 "is_j_type";
L_000002f096ad6b10 .functor OR 1, L_000002f096bb1e70, L_000002f096bb2190, C4<0>, C4<0>;
L_000002f096ad6f00 .functor OR 1, L_000002f096ad6b10, L_000002f096bb22d0, C4<0>, C4<0>;
L_000002f096ad63a0 .functor OR 1, L_000002f096bb0b10, L_000002f096ad6f00, C4<0>, C4<0>;
L_000002f096bd0908 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v000002f096ba4340_0 .net/2u *"_ivl_14", 3 0, L_000002f096bd0908;  1 drivers
L_000002f096bd0950 .functor BUFT 1, C4<1100>, C4<0>, C4<0>, C4<0>;
v000002f096ba3ee0_0 .net/2u *"_ivl_18", 3 0, L_000002f096bd0950;  1 drivers
v000002f096ba3c60_0 .net *"_ivl_20", 0 0, L_000002f096bb1e70;  1 drivers
L_000002f096bd0998 .functor BUFT 1, C4<1101>, C4<0>, C4<0>, C4<0>;
v000002f096ba2860_0 .net/2u *"_ivl_22", 3 0, L_000002f096bd0998;  1 drivers
v000002f096ba2fe0_0 .net *"_ivl_24", 0 0, L_000002f096bb2190;  1 drivers
v000002f096ba48e0_0 .net *"_ivl_27", 0 0, L_000002f096ad6b10;  1 drivers
L_000002f096bd09e0 .functor BUFT 1, C4<1110>, C4<0>, C4<0>, C4<0>;
v000002f096ba2f40_0 .net/2u *"_ivl_28", 3 0, L_000002f096bd09e0;  1 drivers
v000002f096ba3080_0 .net *"_ivl_30", 0 0, L_000002f096bb22d0;  1 drivers
v000002f096ba3d00_0 .net *"_ivl_35", 0 0, L_000002f096ad63a0;  1 drivers
v000002f096ba2ae0_0 .net "funct", 2 0, L_000002f096bb1330;  alias, 1 drivers
v000002f096ba3440_0 .net "immediate", 5 0, L_000002f096bb15b0;  alias, 1 drivers
v000002f096ba2b80_0 .net "instruction", 15 0, v000002f096baa360_0;  alias, 1 drivers
v000002f096ba3da0_0 .net "is_i_type", 0 0, L_000002f096bb13d0;  1 drivers
v000002f096ba2c20_0 .net "is_j_type", 0 0, L_000002f096ad6f00;  1 drivers
v000002f096ba3800_0 .net "is_r_type", 0 0, L_000002f096bb0b10;  1 drivers
v000002f096ba3120_0 .net "jump_target", 11 0, L_000002f096bb1fb0;  1 drivers
v000002f096ba31c0_0 .net "opcode", 3 0, L_000002f096bb2af0;  alias, 1 drivers
v000002f096ba3bc0_0 .net "rd", 2 0, L_000002f096bb0a70;  alias, 1 drivers
v000002f096ba3f80_0 .net "rs", 2 0, L_000002f096bb0bb0;  alias, 1 drivers
v000002f096ba4d40_0 .net "rt", 2 0, L_000002f096bb0d90;  alias, 1 drivers
L_000002f096bb2af0 .part v000002f096baa360_0, 12, 4;
L_000002f096bb0bb0 .part v000002f096baa360_0, 9, 3;
L_000002f096bb0d90 .part v000002f096baa360_0, 6, 3;
L_000002f096bb0a70 .part v000002f096baa360_0, 3, 3;
L_000002f096bb1330 .part v000002f096baa360_0, 0, 3;
L_000002f096bb15b0 .part v000002f096baa360_0, 0, 6;
L_000002f096bb1fb0 .part v000002f096baa360_0, 0, 12;
L_000002f096bb0b10 .cmp/eq 4, L_000002f096bb2af0, L_000002f096bd0908;
L_000002f096bb1e70 .cmp/eq 4, L_000002f096bb2af0, L_000002f096bd0950;
L_000002f096bb2190 .cmp/eq 4, L_000002f096bb2af0, L_000002f096bd0998;
L_000002f096bb22d0 .cmp/eq 4, L_000002f096bb2af0, L_000002f096bd09e0;
L_000002f096bb13d0 .reduce/nor L_000002f096ad63a0;
S_000002f096ba1f60 .scope module, "reg_file" "register_file" 16 71, 18 3 0, S_000002f096ba20f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 3 "rs1_addr";
    .port_info 3 /INPUT 3 "rs2_addr";
    .port_info 4 /OUTPUT 16 "rs1_data";
    .port_info 5 /OUTPUT 16 "rs2_data";
    .port_info 6 /INPUT 1 "we";
    .port_info 7 /INPUT 3 "rd_addr";
    .port_info 8 /INPUT 16 "rd_data";
v000002f096ba38a0_0 .net *"_ivl_0", 31 0, L_000002f096bb1010;  1 drivers
v000002f096ba2680_0 .net *"_ivl_10", 15 0, L_000002f096bb2050;  1 drivers
v000002f096ba4700_0 .net *"_ivl_12", 4 0, L_000002f096bb1c90;  1 drivers
L_000002f096bd0b00 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002f096ba34e0_0 .net *"_ivl_15", 1 0, L_000002f096bd0b00;  1 drivers
v000002f096ba4c00_0 .net *"_ivl_18", 31 0, L_000002f096bb1a10;  1 drivers
L_000002f096bd0b48 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002f096ba4480_0 .net *"_ivl_21", 28 0, L_000002f096bd0b48;  1 drivers
L_000002f096bd0b90 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002f096ba3e40_0 .net/2u *"_ivl_22", 31 0, L_000002f096bd0b90;  1 drivers
v000002f096ba4840_0 .net *"_ivl_24", 0 0, L_000002f096bb1650;  1 drivers
L_000002f096bd0bd8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002f096ba3580_0 .net/2u *"_ivl_26", 15 0, L_000002f096bd0bd8;  1 drivers
v000002f096ba4980_0 .net *"_ivl_28", 15 0, L_000002f096bb16f0;  1 drivers
L_000002f096bd0a28 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002f096ba4020_0 .net *"_ivl_3", 28 0, L_000002f096bd0a28;  1 drivers
v000002f096ba39e0_0 .net *"_ivl_30", 4 0, L_000002f096bb20f0;  1 drivers
L_000002f096bd0c20 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002f096ba2cc0_0 .net *"_ivl_33", 1 0, L_000002f096bd0c20;  1 drivers
L_000002f096bd0a70 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002f096ba2720_0 .net/2u *"_ivl_4", 31 0, L_000002f096bd0a70;  1 drivers
v000002f096ba36c0_0 .net *"_ivl_6", 0 0, L_000002f096bb2870;  1 drivers
L_000002f096bd0ab8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002f096ba4160_0 .net/2u *"_ivl_8", 15 0, L_000002f096bd0ab8;  1 drivers
v000002f096ba4de0_0 .net "clk", 0 0, v000002f096bafc20_0;  alias, 1 drivers
v000002f096ba2ea0_0 .var/i "i", 31 0;
v000002f096ba4200_0 .net "rd_addr", 2 0, v000002f096bac3e0_0;  alias, 1 drivers
v000002f096ba4a20_0 .net "rd_data", 15 0, L_000002f096bb0cf0;  alias, 1 drivers
v000002f096ba3260 .array "registers", 7 0, 15 0;
v000002f096ba4ac0_0 .net "rs1_addr", 2 0, L_000002f096bb0bb0;  alias, 1 drivers
v000002f096ba3300_0 .net "rs1_data", 15 0, L_000002f096bb1970;  alias, 1 drivers
v000002f096ba3940_0 .net "rs2_addr", 2 0, L_000002f096bb0d90;  alias, 1 drivers
v000002f096ba40c0_0 .net "rs2_data", 15 0, L_000002f096bb1790;  alias, 1 drivers
v000002f096ba3760_0 .net "rst_n", 0 0, v000002f096bad880_0;  alias, 1 drivers
v000002f096ba2d60_0 .net "we", 0 0, v000002f096babc60_0;  alias, 1 drivers
L_000002f096bb1010 .concat [ 3 29 0 0], L_000002f096bb0bb0, L_000002f096bd0a28;
L_000002f096bb2870 .cmp/eq 32, L_000002f096bb1010, L_000002f096bd0a70;
L_000002f096bb2050 .array/port v000002f096ba3260, L_000002f096bb1c90;
L_000002f096bb1c90 .concat [ 3 2 0 0], L_000002f096bb0bb0, L_000002f096bd0b00;
L_000002f096bb1970 .functor MUXZ 16, L_000002f096bb2050, L_000002f096bd0ab8, L_000002f096bb2870, C4<>;
L_000002f096bb1a10 .concat [ 3 29 0 0], L_000002f096bb0d90, L_000002f096bd0b48;
L_000002f096bb1650 .cmp/eq 32, L_000002f096bb1a10, L_000002f096bd0b90;
L_000002f096bb16f0 .array/port v000002f096ba3260, L_000002f096bb20f0;
L_000002f096bb20f0 .concat [ 3 2 0 0], L_000002f096bb0d90, L_000002f096bd0c20;
L_000002f096bb1790 .functor MUXZ 16, L_000002f096bb16f0, L_000002f096bd0bd8, L_000002f096bb1650, C4<>;
S_000002f096ba0b10 .scope module, "if_id_reg_inst" "if_id_reg" 31 115, 20 3 0, S_000002f096b9bc20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "flush";
    .port_info 4 /INPUT 16 "if_pc";
    .port_info 5 /INPUT 16 "if_inst";
    .port_info 6 /OUTPUT 16 "id_pc";
    .port_info 7 /OUTPUT 16 "id_inst";
v000002f096ba8880_0 .net "clk", 0 0, v000002f096bafc20_0;  alias, 1 drivers
v000002f096ba89c0_0 .net "flush", 0 0, v000002f096ba01c0_0;  alias, 1 drivers
v000002f096baa360_0 .var "id_inst", 15 0;
v000002f096ba8920_0 .var "id_pc", 15 0;
v000002f096ba9960_0 .net "if_inst", 15 0, L_000002f096ad6cd0;  alias, 1 drivers
v000002f096baacc0_0 .net "if_pc", 15 0, v000002f096baa2c0_0;  alias, 1 drivers
v000002f096ba8e20_0 .net "rst_n", 0 0, v000002f096bad880_0;  alias, 1 drivers
v000002f096ba8a60_0 .net "stall", 0 0, v000002f096b9ef00_0;  alias, 1 drivers
S_000002f096ba0e30 .scope module, "if_stage_inst" "if_stage" 31 99, 22 2 0, S_000002f096b9bc20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "branch_taken";
    .port_info 4 /INPUT 1 "jump";
    .port_info 5 /INPUT 1 "jump_reg";
    .port_info 6 /INPUT 16 "branch_target";
    .port_info 7 /INPUT 16 "jump_target";
    .port_info 8 /INPUT 16 "jr_target";
    .port_info 9 /OUTPUT 16 "pc";
    .port_info 10 /OUTPUT 16 "next_pc";
    .port_info 11 /OUTPUT 16 "instruction";
L_000002f096bd0878 .functor BUFT 1, C4<0000000000000001>, C4<0>, C4<0>, C4<0>;
v000002f096baa5e0_0 .net/2u *"_ivl_0", 15 0, L_000002f096bd0878;  1 drivers
v000002f096ba8ec0_0 .net "branch_taken", 0 0, o000002f096b45428;  alias, 0 drivers
v000002f096ba98c0_0 .net "branch_target", 15 0, o000002f096b47558;  alias, 0 drivers
v000002f096baa900_0 .net "clk", 0 0, v000002f096bafc20_0;  alias, 1 drivers
v000002f096ba9be0_0 .net "instruction", 15 0, L_000002f096ad6cd0;  alias, 1 drivers
v000002f096ba9000_0 .net "jr_target", 15 0, o000002f096b47588;  alias, 0 drivers
v000002f096baa540_0 .net "jump", 0 0, v000002f096ba5ce0_0;  alias, 1 drivers
v000002f096baa860_0 .net "jump_reg", 0 0, v000002f096ba5380_0;  alias, 1 drivers
v000002f096ba8ba0_0 .net "jump_target", 15 0, o000002f096b475b8;  alias, 0 drivers
v000002f096ba9c80_0 .net "next_pc", 15 0, L_000002f096bb0890;  alias, 1 drivers
v000002f096baa2c0_0 .var "pc", 15 0;
v000002f096ba8c40_0 .net "rst_n", 0 0, v000002f096bad880_0;  alias, 1 drivers
v000002f096ba8ce0_0 .net "stall", 0 0, v000002f096b9ef00_0;  alias, 1 drivers
L_000002f096bb0890 .arith/sum 16, v000002f096baa2c0_0, L_000002f096bd0878;
L_000002f096bb1dd0 .part v000002f096baa2c0_0, 0, 9;
S_000002f096ba0ca0 .scope module, "imem" "instruction_memory" 22 39, 23 3 0, S_000002f096ba0e30;
 .timescale -9 -12;
    .port_info 0 /INPUT 9 "addr";
    .port_info 1 /OUTPUT 16 "inst";
L_000002f096ad6cd0 .functor BUFZ 16, L_000002f096bb2a50, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v000002f096ba9fa0_0 .net *"_ivl_0", 15 0, L_000002f096bb2a50;  1 drivers
v000002f096ba9820_0 .net *"_ivl_2", 9 0, L_000002f096bb0c50;  1 drivers
L_000002f096bd08c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002f096ba8b00_0 .net *"_ivl_5", 0 0, L_000002f096bd08c0;  1 drivers
v000002f096baab80_0 .net "addr", 8 0, L_000002f096bb1dd0;  1 drivers
v000002f096ba9b40 .array "imem", 255 0, 15 0;
v000002f096baa400_0 .net "inst", 15 0, L_000002f096ad6cd0;  alias, 1 drivers
L_000002f096bb2a50 .array/port v000002f096ba9b40, L_000002f096bb0c50;
L_000002f096bb0c50 .concat [ 9 1 0 0], L_000002f096bb1dd0, L_000002f096bd08c0;
S_000002f096ba0fc0 .scope module, "mem_stage_inst" "mem_stage" 31 231, 27 3 0, S_000002f096b9bc20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "mem_read";
    .port_info 3 /INPUT 1 "mem_write";
    .port_info 4 /INPUT 16 "alu_result";
    .port_info 5 /INPUT 16 "write_data";
    .port_info 6 /OUTPUT 16 "read_data";
    .port_info 7 /OUTPUT 16 "mem_alu_result";
L_000002f096ad6fe0 .functor BUFZ 16, RS_000002f096b44468, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v000002f096ba9f00_0 .net8 "alu_result", 15 0, RS_000002f096b44468;  alias, 2 drivers
v000002f096ba9780_0 .net "clk", 0 0, v000002f096bafc20_0;  alias, 1 drivers
v000002f096ba9a00_0 .net8 "mem_alu_result", 15 0, RS_000002f096b44468;  alias, 2 drivers
v000002f096ba9d20_0 .net "mem_read", 0 0, v000002f096b9cde0_0;  alias, 1 drivers
v000002f096ba9dc0_0 .net "mem_write", 0 0, v000002f096b9db00_0;  alias, 1 drivers
v000002f096baa0e0_0 .net "read_data", 15 0, L_000002f096bb2c30;  alias, 1 drivers
v000002f096baae00_0 .net "rst_n", 0 0, v000002f096bad880_0;  alias, 1 drivers
v000002f096baa180_0 .net "write_data", 15 0, v000002f096b9dd80_0;  alias, 1 drivers
L_000002f096bb2cd0 .part RS_000002f096b44468, 0, 9;
S_000002f096ba12e0 .scope module, "dmem" "data_memory" 27 21, 8 3 0, S_000002f096ba0fc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "mem_read";
    .port_info 3 /INPUT 1 "mem_write";
    .port_info 4 /INPUT 9 "addr";
    .port_info 5 /INPUT 16 "write_data";
    .port_info 6 /OUTPUT 16 "read_data";
v000002f096ba91e0_0 .net *"_ivl_0", 15 0, L_000002f096bb07f0;  1 drivers
v000002f096ba8f60_0 .net *"_ivl_3", 7 0, L_000002f096bb2730;  1 drivers
v000002f096baa9a0_0 .net *"_ivl_4", 9 0, L_000002f096bb2b90;  1 drivers
L_000002f096bd0d88 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002f096baa4a0_0 .net *"_ivl_7", 1 0, L_000002f096bd0d88;  1 drivers
L_000002f096bd0dd0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002f096ba9140_0 .net/2u *"_ivl_8", 15 0, L_000002f096bd0dd0;  1 drivers
v000002f096ba9460_0 .net "addr", 8 0, L_000002f096bb2cd0;  1 drivers
v000002f096ba9280_0 .net "clk", 0 0, v000002f096bafc20_0;  alias, 1 drivers
v000002f096ba9320 .array "dmem", 255 0, 15 0;
v000002f096baad60_0 .var/i "i", 31 0;
v000002f096ba9500_0 .net "mem_read", 0 0, v000002f096b9cde0_0;  alias, 1 drivers
v000002f096baa680_0 .net "mem_write", 0 0, v000002f096b9db00_0;  alias, 1 drivers
v000002f096ba95a0_0 .net "read_data", 15 0, L_000002f096bb2c30;  alias, 1 drivers
v000002f096ba9640_0 .net "rst_n", 0 0, v000002f096bad880_0;  alias, 1 drivers
v000002f096ba96e0_0 .net "write_data", 15 0, v000002f096b9dd80_0;  alias, 1 drivers
L_000002f096bb07f0 .array/port v000002f096ba9320, L_000002f096bb2b90;
L_000002f096bb2730 .part L_000002f096bb2cd0, 1, 8;
L_000002f096bb2b90 .concat [ 8 2 0 0], L_000002f096bb2730, L_000002f096bd0d88;
L_000002f096bb2c30 .functor MUXZ 16, L_000002f096bd0dd0, L_000002f096bb07f0, v000002f096b9cde0_0, C4<>;
S_000002f096ba2280 .scope module, "mem_wb_reg_inst" "mem_wb_reg" 31 243, 29 3 0, S_000002f096b9bc20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "flush";
    .port_info 3 /INPUT 1 "mem_reg_write";
    .port_info 4 /INPUT 1 "mem_mem_to_reg";
    .port_info 5 /INPUT 16 "mem_alu_result";
    .port_info 6 /INPUT 16 "mem_read_data";
    .port_info 7 /INPUT 3 "mem_write_reg";
    .port_info 8 /OUTPUT 1 "wb_reg_write";
    .port_info 9 /OUTPUT 1 "wb_mem_to_reg";
    .port_info 10 /OUTPUT 16 "wb_alu_result";
    .port_info 11 /OUTPUT 16 "wb_read_data";
    .port_info 12 /OUTPUT 3 "wb_write_reg";
v000002f096baa220_0 .net "clk", 0 0, v000002f096bafc20_0;  alias, 1 drivers
v000002f096baa7c0_0 .net "flush", 0 0, v000002f096ba01c0_0;  alias, 1 drivers
v000002f096bac700_0 .net8 "mem_alu_result", 15 0, RS_000002f096b44468;  alias, 2 drivers
v000002f096bac480_0 .net "mem_mem_to_reg", 0 0, v000002f096b9d1a0_0;  alias, 1 drivers
v000002f096bab620_0 .net "mem_read_data", 15 0, L_000002f096bb2c30;  alias, 1 drivers
v000002f096bab800_0 .net "mem_reg_write", 0 0, v000002f096b9d420_0;  alias, 1 drivers
v000002f096bac0c0_0 .net "mem_write_reg", 2 0, v000002f096b9dba0_0;  alias, 1 drivers
v000002f096bab760_0 .net "rst_n", 0 0, v000002f096bad880_0;  alias, 1 drivers
v000002f096bab440_0 .var "wb_alu_result", 15 0;
v000002f096bacd40_0 .var "wb_mem_to_reg", 0 0;
v000002f096bab300_0 .var "wb_read_data", 15 0;
v000002f096babc60_0 .var "wb_reg_write", 0 0;
v000002f096bac3e0_0 .var "wb_write_reg", 2 0;
S_000002f096ba1dd0 .scope module, "wb_stage_inst" "wb_stage" 31 260, 34 3 0, S_000002f096b9bc20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "mem_to_reg";
    .port_info 1 /INPUT 16 "mem_read_data";
    .port_info 2 /INPUT 16 "alu_result";
    .port_info 3 /OUTPUT 16 "write_back_data";
v000002f096bacde0_0 .net "alu_result", 15 0, v000002f096bab440_0;  alias, 1 drivers
v000002f096bad560_0 .net "mem_read_data", 15 0, v000002f096bab300_0;  alias, 1 drivers
v000002f096babd00_0 .net "mem_to_reg", 0 0, v000002f096bacd40_0;  alias, 1 drivers
v000002f096babf80_0 .net "write_back_data", 15 0, L_000002f096bb0cf0;  alias, 1 drivers
L_000002f096bb0cf0 .functor MUXZ 16, v000002f096bab440_0, v000002f096bab300_0, v000002f096bacd40_0, C4<>;
S_000002f096b3e1e0 .scope module, "wb_stage_tb" "wb_stage_tb" 35 1;
 .timescale -9 -12;
v000002f096bada60_0 .var "alu_result", 15 0;
v000002f096badb00_0 .var "mem_read_data", 15 0;
v000002f096bad920_0 .var "mem_to_reg", 0 0;
v000002f096bade20_0 .net "write_back_data", 15 0, L_000002f096bb0e30;  1 drivers
S_000002f096ba1600 .scope module, "uut" "wb_stage" 35 8, 34 3 0, S_000002f096b3e1e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "mem_to_reg";
    .port_info 1 /INPUT 16 "mem_read_data";
    .port_info 2 /INPUT 16 "alu_result";
    .port_info 3 /OUTPUT 16 "write_back_data";
v000002f096baf900_0 .net "alu_result", 15 0, v000002f096bada60_0;  1 drivers
v000002f096baf040_0 .net "mem_read_data", 15 0, v000002f096badb00_0;  1 drivers
v000002f096baf9a0_0 .net "mem_to_reg", 0 0, v000002f096bad920_0;  1 drivers
v000002f096bae3c0_0 .net "write_back_data", 15 0, L_000002f096bb0e30;  alias, 1 drivers
L_000002f096bb0e30 .functor MUXZ 16, v000002f096bada60_0, v000002f096badb00_0, v000002f096bad920_0, C4<>;
    .scope S_000002f096b3d880;
T_43 ;
    %wait E_000002f096b0e820;
    %load/vec4 v000002f096b3a9f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_43.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_43.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_43.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_43.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_43.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_43.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_43.6, 6;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000002f096b3a450_0, 0, 16;
    %jmp T_43.8;
T_43.0 ;
    %load/vec4 v000002f096b39410_0;
    %load/vec4 v000002f096b39c30_0;
    %add;
    %store/vec4 v000002f096b3a450_0, 0, 16;
    %jmp T_43.8;
T_43.1 ;
    %load/vec4 v000002f096b39410_0;
    %load/vec4 v000002f096b39c30_0;
    %sub;
    %store/vec4 v000002f096b3a450_0, 0, 16;
    %jmp T_43.8;
T_43.2 ;
    %load/vec4 v000002f096b39410_0;
    %load/vec4 v000002f096b39c30_0;
    %and;
    %store/vec4 v000002f096b3a450_0, 0, 16;
    %jmp T_43.8;
T_43.3 ;
    %load/vec4 v000002f096b39410_0;
    %load/vec4 v000002f096b39c30_0;
    %or;
    %store/vec4 v000002f096b3a450_0, 0, 16;
    %jmp T_43.8;
T_43.4 ;
    %load/vec4 v000002f096b39410_0;
    %load/vec4 v000002f096b39c30_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_43.9, 8;
    %pushi/vec4 1, 0, 16;
    %jmp/1 T_43.10, 8;
T_43.9 ; End of true expr.
    %pushi/vec4 0, 0, 16;
    %jmp/0 T_43.10, 8;
 ; End of false expr.
    %blend;
T_43.10;
    %store/vec4 v000002f096b3a450_0, 0, 16;
    %jmp T_43.8;
T_43.5 ;
    %load/vec4 v000002f096b39c30_0;
    %load/vec4 v000002f096b39410_0;
    %parti/s 4, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v000002f096b3a450_0, 0, 16;
    %jmp T_43.8;
T_43.6 ;
    %load/vec4 v000002f096b39c30_0;
    %load/vec4 v000002f096b39410_0;
    %parti/s 4, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v000002f096b3a450_0, 0, 16;
    %jmp T_43.8;
T_43.8 ;
    %pop/vec4 1;
    %jmp T_43;
    .thread T_43, $push;
    .scope S_000002f096b38c10;
T_44 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002f096b39cd0_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002f096b3a950_0, 0, 4;
    %pushi/vec4 5, 0, 16;
    %store/vec4 v000002f096b3af90_0, 0, 16;
    %pushi/vec4 3, 0, 16;
    %store/vec4 v000002f096b39370_0, 0, 16;
    %pushi/vec4 8, 0, 16;
    %store/vec4 v000002f096b3aef0_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002f096b3ab30_0, 0, 1;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 4277316, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v000002f096b3a090_0, 0, 192;
    %fork TD_alu_tb.test_alu, S_000002f096b3e370;
    %join;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002f096b3a950_0, 0, 4;
    %pushi/vec4 65535, 0, 16;
    %store/vec4 v000002f096b3af90_0, 0, 16;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v000002f096b39370_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000002f096b3aef0_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002f096b3ab30_0, 0, 1;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1094992928, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1870030194, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1718382455, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v000002f096b3a090_0, 0, 192;
    %fork TD_alu_tb.test_alu, S_000002f096b3e370;
    %join;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000002f096b3a950_0, 0, 4;
    %pushi/vec4 5, 0, 16;
    %store/vec4 v000002f096b3af90_0, 0, 16;
    %pushi/vec4 3, 0, 16;
    %store/vec4 v000002f096b39370_0, 0, 16;
    %pushi/vec4 2, 0, 16;
    %store/vec4 v000002f096b3aef0_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002f096b3ab30_0, 0, 1;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 5461314, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v000002f096b3a090_0, 0, 192;
    %fork TD_alu_tb.test_alu, S_000002f096b3e370;
    %join;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000002f096b3a950_0, 0, 4;
    %pushi/vec4 3, 0, 16;
    %store/vec4 v000002f096b3af90_0, 0, 16;
    %pushi/vec4 3, 0, 16;
    %store/vec4 v000002f096b39370_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000002f096b3aef0_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002f096b3ab30_0, 0, 1;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 83, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1430397029, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1903518060, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v000002f096b3a090_0, 0, 192;
    %fork TD_alu_tb.test_alu, S_000002f096b3e370;
    %join;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000002f096b3a950_0, 0, 4;
    %pushi/vec4 65280, 0, 16;
    %store/vec4 v000002f096b3af90_0, 0, 16;
    %pushi/vec4 3855, 0, 16;
    %store/vec4 v000002f096b39370_0, 0, 16;
    %pushi/vec4 3840, 0, 16;
    %store/vec4 v000002f096b3aef0_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002f096b3ab30_0, 0, 1;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 4279876, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v000002f096b3a090_0, 0, 192;
    %fork TD_alu_tb.test_alu, S_000002f096b3e370;
    %join;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v000002f096b3a950_0, 0, 4;
    %pushi/vec4 65280, 0, 16;
    %store/vec4 v000002f096b3af90_0, 0, 16;
    %pushi/vec4 3855, 0, 16;
    %store/vec4 v000002f096b39370_0, 0, 16;
    %pushi/vec4 65295, 0, 16;
    %store/vec4 v000002f096b3aef0_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002f096b3ab30_0, 0, 1;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 20306, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v000002f096b3a090_0, 0, 192;
    %fork TD_alu_tb.test_alu, S_000002f096b3e370;
    %join;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000002f096b3a950_0, 0, 4;
    %pushi/vec4 5, 0, 16;
    %store/vec4 v000002f096b3af90_0, 0, 16;
    %pushi/vec4 10, 0, 16;
    %store/vec4 v000002f096b39370_0, 0, 16;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v000002f096b3aef0_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002f096b3ab30_0, 0, 1;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1397511200, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1953658213, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v000002f096b3a090_0, 0, 192;
    %fork TD_alu_tb.test_alu, S_000002f096b3e370;
    %join;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000002f096b3a950_0, 0, 4;
    %pushi/vec4 10, 0, 16;
    %store/vec4 v000002f096b3af90_0, 0, 16;
    %pushi/vec4 5, 0, 16;
    %store/vec4 v000002f096b39370_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000002f096b3aef0_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002f096b3ab30_0, 0, 1;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 83, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1280581734, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1634497381, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v000002f096b3a090_0, 0, 192;
    %fork TD_alu_tb.test_alu, S_000002f096b3e370;
    %join;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v000002f096b3a950_0, 0, 4;
    %pushi/vec4 2, 0, 16;
    %store/vec4 v000002f096b3af90_0, 0, 16;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v000002f096b39370_0, 0, 16;
    %pushi/vec4 4, 0, 16;
    %store/vec4 v000002f096b3aef0_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002f096b3ab30_0, 0, 1;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 5459020, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v000002f096b3a090_0, 0, 192;
    %fork TD_alu_tb.test_alu, S_000002f096b3e370;
    %join;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000002f096b3a950_0, 0, 4;
    %pushi/vec4 2, 0, 16;
    %store/vec4 v000002f096b3af90_0, 0, 16;
    %pushi/vec4 8, 0, 16;
    %store/vec4 v000002f096b39370_0, 0, 16;
    %pushi/vec4 2, 0, 16;
    %store/vec4 v000002f096b3aef0_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002f096b3ab30_0, 0, 1;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 5460556, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v000002f096b3a090_0, 0, 192;
    %fork TD_alu_tb.test_alu, S_000002f096b3e370;
    %join;
    %vpi_call/w 3 54 "$display", "\012Test completed with %d errors", v000002f096b39cd0_0 {0 0 0};
    %vpi_call/w 3 55 "$finish" {0 0 0};
    %end;
    .thread T_44;
    .scope S_000002f096b3dba0;
T_45 ;
    %wait E_000002f096b0e0a0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002f096b39730_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002f096b39e10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002f096b3aa90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002f096b3a590_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002f096b39d70_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002f096b3a3b0_0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002f096b3a1d0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002f096b3a270_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002f096b3a810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002f096b3a130_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002f096b39a50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002f096b3a8b0_0, 0, 1;
    %load/vec4 v000002f096b39af0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_45.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_45.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_45.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_45.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_45.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_45.5, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_45.6, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_45.7, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_45.8, 6;
    %jmp T_45.9;
T_45.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002f096b39730_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002f096b3a1d0_0, 0, 2;
    %load/vec4 v000002f096b3a4f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_45.10, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_45.11, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_45.12, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_45.13, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_45.14, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_45.15, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_45.16, 6;
    %jmp T_45.17;
T_45.10 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002f096b3a3b0_0, 0, 4;
    %jmp T_45.17;
T_45.11 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000002f096b3a3b0_0, 0, 4;
    %jmp T_45.17;
T_45.12 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000002f096b3a3b0_0, 0, 4;
    %jmp T_45.17;
T_45.13 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v000002f096b3a3b0_0, 0, 4;
    %jmp T_45.17;
T_45.14 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000002f096b3a3b0_0, 0, 4;
    %jmp T_45.17;
T_45.15 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v000002f096b3a3b0_0, 0, 4;
    %jmp T_45.17;
T_45.16 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000002f096b3a3b0_0, 0, 4;
    %jmp T_45.17;
T_45.17 ;
    %pop/vec4 1;
    %jmp T_45.9;
T_45.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002f096b39730_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000002f096b3a1d0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002f096b39d70_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002f096b3a3b0_0, 0, 4;
    %jmp T_45.9;
T_45.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002f096b39730_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000002f096b3a1d0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002f096b39e10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002f096b3a590_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002f096b39d70_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002f096b3a3b0_0, 0, 4;
    %jmp T_45.9;
T_45.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002f096b3aa90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002f096b39d70_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002f096b3a3b0_0, 0, 4;
    %jmp T_45.9;
T_45.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002f096b3a270_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002f096b3a810_0, 0, 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000002f096b3a3b0_0, 0, 4;
    %jmp T_45.9;
T_45.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002f096b3a270_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002f096b3a810_0, 0, 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000002f096b3a3b0_0, 0, 4;
    %jmp T_45.9;
T_45.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002f096b3a130_0, 0, 1;
    %jmp T_45.9;
T_45.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002f096b39730_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000002f096b3a1d0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002f096b3a130_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002f096b3a8b0_0, 0, 1;
    %jmp T_45.9;
T_45.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002f096b39a50_0, 0, 1;
    %jmp T_45.9;
T_45.9 ;
    %pop/vec4 1;
    %jmp T_45;
    .thread T_45, $push;
    .scope S_000002f096b3b1f0;
T_46 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002f096b39690_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002f096b39910_0, 0, 3;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 4277316, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v000002f096b39eb0_0, 0, 192;
    %fork TD_control_unit_tb.test_r_type, S_000002f096b87880;
    %join;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000002f096b39910_0, 0, 3;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 5461314, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v000002f096b39eb0_0, 0, 192;
    %fork TD_control_unit_tb.test_r_type, S_000002f096b87880;
    %join;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000002f096b39910_0, 0, 3;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 4279876, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v000002f096b39eb0_0, 0, 192;
    %fork TD_control_unit_tb.test_r_type, S_000002f096b87880;
    %join;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v000002f096b39910_0, 0, 3;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 20306, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v000002f096b39eb0_0, 0, 192;
    %fork TD_control_unit_tb.test_r_type, S_000002f096b87880;
    %join;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v000002f096b39910_0, 0, 3;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 5459028, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v000002f096b39eb0_0, 0, 192;
    %fork TD_control_unit_tb.test_r_type, S_000002f096b87880;
    %join;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v000002f096b39910_0, 0, 3;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 5459020, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v000002f096b39eb0_0, 0, 192;
    %fork TD_control_unit_tb.test_r_type, S_000002f096b87880;
    %join;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v000002f096b39910_0, 0, 3;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 5460556, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v000002f096b39eb0_0, 0, 192;
    %fork TD_control_unit_tb.test_r_type, S_000002f096b87880;
    %join;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000002f096b3adb0_0, 0, 4;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1094992969, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v000002f096b3abd0_0, 0, 192;
    %fork TD_control_unit_tb.test_i_type, S_000002f096b3dec0;
    %join;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000002f096b3adb0_0, 0, 4;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 19543, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v000002f096b3abd0_0, 0, 192;
    %fork TD_control_unit_tb.test_i_type, S_000002f096b3dec0;
    %join;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v000002f096b3adb0_0, 0, 4;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 21335, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v000002f096b3abd0_0, 0, 192;
    %fork TD_control_unit_tb.test_i_type, S_000002f096b3dec0;
    %join;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000002f096b3b0d0_0, 0, 4;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 4343121, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v000002f096b39230_0, 0, 192;
    %fork TD_control_unit_tb.test_branch, S_000002f096b3e050;
    %join;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v000002f096b3b0d0_0, 0, 4;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 4345413, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v000002f096b39230_0, 0, 192;
    %fork TD_control_unit_tb.test_branch, S_000002f096b3e050;
    %join;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v000002f096b397d0_0, 0, 4;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 74, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v000002f096b3ac70_0, 0, 192;
    %fork TD_control_unit_tb.test_jump, S_000002f096b868e0;
    %join;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v000002f096b397d0_0, 0, 4;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 4866380, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v000002f096b3ac70_0, 0, 192;
    %fork TD_control_unit_tb.test_jump, S_000002f096b868e0;
    %join;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v000002f096b397d0_0, 0, 4;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 19026, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v000002f096b3ac70_0, 0, 192;
    %fork TD_control_unit_tb.test_jump, S_000002f096b868e0;
    %join;
    %vpi_call/w 5 63 "$display", "\012Test completed with %d errors", v000002f096b39690_0 {0 0 0};
    %vpi_call/w 5 64 "$finish" {0 0 0};
    %end;
    .thread T_46;
    .scope S_000002f096b865c0;
T_47 ;
    %wait E_000002f096b0ef20;
    %load/vec4 v000002f096af0fb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002f096b29bc0_0, 0, 32;
T_47.2 ;
    %load/vec4 v000002f096b29bc0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_47.3, 5;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v000002f096b29bc0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002f096b296c0, 0, 4;
    %load/vec4 v000002f096b29bc0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002f096b29bc0_0, 0, 32;
    %jmp T_47.2;
T_47.3 ;
    %jmp T_47.1;
T_47.0 ;
    %load/vec4 v000002f096af2450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.4, 8;
    %load/vec4 v000002f096af14b0_0;
    %load/vec4 v000002f096b29ee0_0;
    %parti/s 8, 1, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002f096b296c0, 0, 4;
T_47.4 ;
T_47.1 ;
    %jmp T_47;
    .thread T_47;
    .scope S_000002f096b3b940;
T_48 ;
    %delay 5000, 0;
    %load/vec4 v000002f096af1c30_0;
    %inv;
    %store/vec4 v000002f096af1c30_0, 0, 1;
    %jmp T_48;
    .thread T_48;
    .scope S_000002f096b3b940;
T_49 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002f096af1c30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002f096ab9da0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002f096ab98a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002f096ab9c60_0, 0, 1;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v000002f096af1870_0, 0, 9;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000002f096ab9580_0, 0, 16;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002f096ab9da0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002f096ab9da0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002f096ab9c60_0, 0, 1;
    %pushi/vec4 2, 0, 9;
    %store/vec4 v000002f096af1870_0, 0, 9;
    %pushi/vec4 43981, 0, 16;
    %store/vec4 v000002f096ab9580_0, 0, 16;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002f096ab9c60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002f096ab98a0_0, 0, 1;
    %delay 1000, 0;
    %load/vec4 v000002f096ab9d00_0;
    %cmpi/ne 43981, 0, 16;
    %jmp/0xz  T_49.0, 6;
    %vpi_call/w 7 49 "$display", "Error: read %h expected %h", v000002f096ab9d00_0, 16'b1010101111001101 {0 0 0};
T_49.0 ;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002f096ab98a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002f096ab9c60_0, 0, 1;
    %pushi/vec4 4, 0, 9;
    %store/vec4 v000002f096af1870_0, 0, 9;
    %pushi/vec4 4660, 0, 16;
    %store/vec4 v000002f096ab9580_0, 0, 16;
    %delay 10000, 0;
    %pushi/vec4 6, 0, 9;
    %store/vec4 v000002f096af1870_0, 0, 9;
    %pushi/vec4 22136, 0, 16;
    %store/vec4 v000002f096ab9580_0, 0, 16;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002f096ab9c60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002f096ab98a0_0, 0, 1;
    %pushi/vec4 4, 0, 9;
    %store/vec4 v000002f096af1870_0, 0, 9;
    %delay 1000, 0;
    %load/vec4 v000002f096ab9d00_0;
    %cmpi/ne 4660, 0, 16;
    %jmp/0xz  T_49.2, 6;
    %vpi_call/w 7 71 "$display", "Error at addr 4" {0 0 0};
T_49.2 ;
    %delay 10000, 0;
    %pushi/vec4 6, 0, 9;
    %store/vec4 v000002f096af1870_0, 0, 9;
    %delay 1000, 0;
    %load/vec4 v000002f096ab9d00_0;
    %cmpi/ne 22136, 0, 16;
    %jmp/0xz  T_49.4, 6;
    %vpi_call/w 7 77 "$display", "Error at addr 6" {0 0 0};
T_49.4 ;
    %delay 10000, 0;
    %vpi_call/w 7 80 "$finish" {0 0 0};
    %end;
    .thread T_49;
    .scope S_000002f096b87a10;
T_50 ;
    %wait E_000002f096b0f6e0;
    %load/vec4 v000002f096b89b10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/1 T_50.2, 8;
    %load/vec4 v000002f096b888f0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_50.2;
    %jmp/0xz  T_50.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002f096b88ad0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002f096b891b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002f096b88d50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002f096b89ed0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000002f096b89430_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000002f096b887b0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000002f096b88f30_0, 0;
    %jmp T_50.1;
T_50.0 ;
    %load/vec4 v000002f096b8a470_0;
    %assign/vec4 v000002f096b88ad0_0, 0;
    %load/vec4 v000002f096b89110_0;
    %assign/vec4 v000002f096b891b0_0, 0;
    %load/vec4 v000002f096b88a30_0;
    %assign/vec4 v000002f096b88d50_0, 0;
    %load/vec4 v000002f096b88e90_0;
    %assign/vec4 v000002f096b89ed0_0, 0;
    %load/vec4 v000002f096b89070_0;
    %assign/vec4 v000002f096b89430_0, 0;
    %load/vec4 v000002f096b89570_0;
    %assign/vec4 v000002f096b887b0_0, 0;
    %load/vec4 v000002f096b8a010_0;
    %assign/vec4 v000002f096b88f30_0, 0;
T_50.1 ;
    %jmp T_50;
    .thread T_50;
    .scope S_000002f096970b30;
T_51 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002f096b896b0_0, 0, 1;
T_51.0 ;
    %delay 5000, 0;
    %load/vec4 v000002f096b896b0_0;
    %inv;
    %store/vec4 v000002f096b896b0_0, 0, 1;
    %jmp T_51.0;
    %end;
    .thread T_51;
    .scope S_000002f096970b30;
T_52 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002f096b88710_0, 0, 32;
    %fork TD_ex_mem_reg_tb.initialize_signals, S_000002f096b86a70;
    %join;
    %fork TD_ex_mem_reg_tb.test_reset, S_000002f096b88050;
    %join;
    %fork TD_ex_mem_reg_tb.test_normal_operation, S_000002f096b87d30;
    %join;
    %fork TD_ex_mem_reg_tb.test_flush, S_000002f096b87ba0;
    %join;
    %vpi_call/w 9 56 "$display", "\012Test completed with %d errors", v000002f096b88710_0 {0 0 0};
    %vpi_call/w 9 57 "$finish" {0 0 0};
    %end;
    .thread T_52;
    .scope S_000002f096b87240;
T_53 ;
    %wait E_000002f096b0f320;
    %load/vec4 v000002f096b8a1f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_53.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_53.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_53.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_53.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_53.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_53.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_53.6, 6;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000002f096b88850_0, 0, 16;
    %jmp T_53.8;
T_53.0 ;
    %load/vec4 v000002f096b885d0_0;
    %load/vec4 v000002f096b897f0_0;
    %add;
    %store/vec4 v000002f096b88850_0, 0, 16;
    %jmp T_53.8;
T_53.1 ;
    %load/vec4 v000002f096b885d0_0;
    %load/vec4 v000002f096b897f0_0;
    %sub;
    %store/vec4 v000002f096b88850_0, 0, 16;
    %jmp T_53.8;
T_53.2 ;
    %load/vec4 v000002f096b885d0_0;
    %load/vec4 v000002f096b897f0_0;
    %and;
    %store/vec4 v000002f096b88850_0, 0, 16;
    %jmp T_53.8;
T_53.3 ;
    %load/vec4 v000002f096b885d0_0;
    %load/vec4 v000002f096b897f0_0;
    %or;
    %store/vec4 v000002f096b88850_0, 0, 16;
    %jmp T_53.8;
T_53.4 ;
    %load/vec4 v000002f096b885d0_0;
    %load/vec4 v000002f096b897f0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_53.9, 8;
    %pushi/vec4 1, 0, 16;
    %jmp/1 T_53.10, 8;
T_53.9 ; End of true expr.
    %pushi/vec4 0, 0, 16;
    %jmp/0 T_53.10, 8;
 ; End of false expr.
    %blend;
T_53.10;
    %store/vec4 v000002f096b88850_0, 0, 16;
    %jmp T_53.8;
T_53.5 ;
    %load/vec4 v000002f096b897f0_0;
    %load/vec4 v000002f096b885d0_0;
    %parti/s 4, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v000002f096b88850_0, 0, 16;
    %jmp T_53.8;
T_53.6 ;
    %load/vec4 v000002f096b897f0_0;
    %load/vec4 v000002f096b885d0_0;
    %parti/s 4, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v000002f096b88850_0, 0, 16;
    %jmp T_53.8;
T_53.8 ;
    %pop/vec4 1;
    %jmp T_53;
    .thread T_53, $push;
    .scope S_000002f096b86c00;
T_54 ;
    %wait E_000002f096b0f0a0;
    %load/vec4 v000002f096b8af40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_54.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_54.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_54.2, 6;
    %load/vec4 v000002f096b8aa40_0;
    %store/vec4 v000002f096b88cb0_0, 0, 16;
    %jmp T_54.4;
T_54.0 ;
    %load/vec4 v000002f096b8aa40_0;
    %store/vec4 v000002f096b88cb0_0, 0, 16;
    %jmp T_54.4;
T_54.1 ;
    %load/vec4 v000002f096b8c340_0;
    %store/vec4 v000002f096b88cb0_0, 0, 16;
    %jmp T_54.4;
T_54.2 ;
    %load/vec4 v000002f096b8b580_0;
    %store/vec4 v000002f096b88cb0_0, 0, 16;
    %jmp T_54.4;
T_54.4 ;
    %pop/vec4 1;
    %jmp T_54;
    .thread T_54, $push;
    .scope S_000002f096b86c00;
T_55 ;
    %wait E_000002f096b0ea60;
    %load/vec4 v000002f096b8b8a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_55.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_55.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_55.2, 6;
    %load/vec4 v000002f096b8bda0_0;
    %store/vec4 v000002f096b8a860_0, 0, 16;
    %jmp T_55.4;
T_55.0 ;
    %load/vec4 v000002f096b8bda0_0;
    %store/vec4 v000002f096b8a860_0, 0, 16;
    %jmp T_55.4;
T_55.1 ;
    %load/vec4 v000002f096b8c340_0;
    %store/vec4 v000002f096b8a860_0, 0, 16;
    %jmp T_55.4;
T_55.2 ;
    %load/vec4 v000002f096b8b580_0;
    %store/vec4 v000002f096b8a860_0, 0, 16;
    %jmp T_55.4;
T_55.4 ;
    %pop/vec4 1;
    %jmp T_55;
    .thread T_55, $push;
    .scope S_000002f096970cc0;
T_56 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002f096b8b440_0, 0, 32;
    %fork TD_ex_stage_tb.initialize_signals, S_000002f096b88370;
    %join;
    %fork TD_ex_stage_tb.test_basic_alu_ops, S_000002f096b86750;
    %join;
    %fork TD_ex_stage_tb.test_forwarding, S_000002f096b86d90;
    %join;
    %fork TD_ex_stage_tb.test_reg_dst_selection, S_000002f096b870b0;
    %join;
    %fork TD_ex_stage_tb.test_immediate_handling, S_000002f096b86f20;
    %join;
    %vpi_call/w 11 38 "$display", "\012Test completed with %d errors", v000002f096b8b440_0 {0 0 0};
    %vpi_call/w 11 39 "$finish" {0 0 0};
    %end;
    .thread T_56;
    .scope S_000002f096b8e210;
T_57 ;
    %wait E_000002f096b0f7a0;
    %load/vec4 v000002f096b8ea60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/1 T_57.2, 8;
    %load/vec4 v000002f096b8f5a0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_57.2;
    %jmp/0xz  T_57.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002f096b8ab80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002f096b8bf80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002f096b8c200_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002f096b8c160_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002f096b8bee0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002f096b8be40_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000002f096b8a680_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000002f096b8c480_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000002f096b8c2a0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000002f096b8a5e0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000002f096b8ece0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000002f096b8ed80_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000002f096b8a900_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000002f096b8c020_0, 0;
    %jmp T_57.1;
T_57.0 ;
    %load/vec4 v000002f096b8f640_0;
    %assign/vec4 v000002f096b8ab80_0, 0;
    %load/vec4 v000002f096b8e600_0;
    %assign/vec4 v000002f096b8bf80_0, 0;
    %load/vec4 v000002f096b8e6a0_0;
    %assign/vec4 v000002f096b8c200_0, 0;
    %load/vec4 v000002f096b8f3c0_0;
    %assign/vec4 v000002f096b8c160_0, 0;
    %load/vec4 v000002f096b8f8c0_0;
    %assign/vec4 v000002f096b8bee0_0, 0;
    %load/vec4 v000002f096b90220_0;
    %assign/vec4 v000002f096b8be40_0, 0;
    %load/vec4 v000002f096b8f0a0_0;
    %assign/vec4 v000002f096b8a680_0, 0;
    %load/vec4 v000002f096b8f820_0;
    %assign/vec4 v000002f096b8c480_0, 0;
    %load/vec4 v000002f096b8f320_0;
    %assign/vec4 v000002f096b8c2a0_0, 0;
    %load/vec4 v000002f096b900e0_0;
    %assign/vec4 v000002f096b8a5e0_0, 0;
    %load/vec4 v000002f096b8ee20_0;
    %assign/vec4 v000002f096b8ece0_0, 0;
    %load/vec4 v000002f096b8f6e0_0;
    %assign/vec4 v000002f096b8ed80_0, 0;
    %load/vec4 v000002f096b8eb00_0;
    %assign/vec4 v000002f096b8a900_0, 0;
    %load/vec4 v000002f096b8e880_0;
    %assign/vec4 v000002f096b8c020_0, 0;
T_57.1 ;
    %jmp T_57;
    .thread T_57;
    .scope S_000002f09696e5f0;
T_58 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002f096b8f280_0, 0, 1;
T_58.0 ;
    %delay 5000, 0;
    %load/vec4 v000002f096b8f280_0;
    %inv;
    %store/vec4 v000002f096b8f280_0, 0, 1;
    %jmp T_58.0;
    %end;
    .thread T_58;
    .scope S_000002f09696e5f0;
T_59 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002f096b8eec0_0, 0, 32;
    %fork TD_id_ex_reg_tb.initialize_signals, S_000002f096b8def0;
    %join;
    %fork TD_id_ex_reg_tb.test_reset, S_000002f096b8cc30;
    %join;
    %fork TD_id_ex_reg_tb.test_normal_operation, S_000002f096b8cf50;
    %join;
    %fork TD_id_ex_reg_tb.test_flush, S_000002f096b8d270;
    %join;
    %vpi_call/w 13 72 "$display", "\012Test completed with %d errors", v000002f096b8eec0_0 {0 0 0};
    %vpi_call/w 13 73 "$finish" {0 0 0};
    %end;
    .thread T_59;
    .scope S_000002f096b8d590;
T_60 ;
    %wait E_000002f096b0eaa0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002f096b916f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002f096b913d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002f096b91bf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002f096b910b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002f096b90750_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002f096b91330_0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002f096b91e70_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002f096b91c90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002f096b91790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002f096b90d90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002f096b91970_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002f096b91dd0_0, 0, 1;
    %load/vec4 v000002f096b91650_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_60.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_60.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_60.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_60.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_60.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_60.5, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_60.6, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_60.7, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_60.8, 6;
    %jmp T_60.9;
T_60.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002f096b916f0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002f096b91e70_0, 0, 2;
    %load/vec4 v000002f096b911f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_60.10, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_60.11, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_60.12, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_60.13, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_60.14, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_60.15, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_60.16, 6;
    %jmp T_60.17;
T_60.10 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002f096b91330_0, 0, 4;
    %jmp T_60.17;
T_60.11 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000002f096b91330_0, 0, 4;
    %jmp T_60.17;
T_60.12 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000002f096b91330_0, 0, 4;
    %jmp T_60.17;
T_60.13 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v000002f096b91330_0, 0, 4;
    %jmp T_60.17;
T_60.14 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000002f096b91330_0, 0, 4;
    %jmp T_60.17;
T_60.15 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v000002f096b91330_0, 0, 4;
    %jmp T_60.17;
T_60.16 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000002f096b91330_0, 0, 4;
    %jmp T_60.17;
T_60.17 ;
    %pop/vec4 1;
    %jmp T_60.9;
T_60.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002f096b916f0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000002f096b91e70_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002f096b90750_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002f096b91330_0, 0, 4;
    %jmp T_60.9;
T_60.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002f096b916f0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000002f096b91e70_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002f096b913d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002f096b910b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002f096b90750_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002f096b91330_0, 0, 4;
    %jmp T_60.9;
T_60.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002f096b91bf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002f096b90750_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002f096b91330_0, 0, 4;
    %jmp T_60.9;
T_60.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002f096b91c90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002f096b91790_0, 0, 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000002f096b91330_0, 0, 4;
    %jmp T_60.9;
T_60.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002f096b91c90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002f096b91790_0, 0, 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000002f096b91330_0, 0, 4;
    %jmp T_60.9;
T_60.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002f096b90d90_0, 0, 1;
    %jmp T_60.9;
T_60.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002f096b916f0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000002f096b91e70_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002f096b90d90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002f096b91dd0_0, 0, 1;
    %jmp T_60.9;
T_60.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002f096b91970_0, 0, 1;
    %jmp T_60.9;
T_60.9 ;
    %pop/vec4 1;
    %jmp T_60;
    .thread T_60, $push;
    .scope S_000002f096b8e3a0;
T_61 ;
    %wait E_000002f096b0f420;
    %load/vec4 v000002f096b95ab0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002f096b95a10_0, 0, 32;
T_61.2 ;
    %load/vec4 v000002f096b95a10_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_61.3, 5;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v000002f096b95a10_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002f096b95790, 0, 4;
    %load/vec4 v000002f096b95a10_0;
    %addi 1, 0, 32;
    %store/vec4 v000002f096b95a10_0, 0, 32;
    %jmp T_61.2;
T_61.3 ;
    %jmp T_61.1;
T_61.0 ;
    %load/vec4 v000002f096b962d0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_61.6, 9;
    %load/vec4 v000002f096b95b50_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_61.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.4, 8;
    %load/vec4 v000002f096b951f0_0;
    %load/vec4 v000002f096b95b50_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002f096b95790, 0, 4;
T_61.4 ;
T_61.1 ;
    %jmp T_61;
    .thread T_61;
    .scope S_000002f09696e780;
T_62 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002f096b93a30_0, 0, 1;
T_62.0 ;
    %delay 5000, 0;
    %load/vec4 v000002f096b93a30_0;
    %inv;
    %store/vec4 v000002f096b93a30_0, 0, 1;
    %jmp T_62.0;
    %end;
    .thread T_62;
    .scope S_000002f09696e780;
T_63 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002f096b92a90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002f096b93850_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002f096b93530_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000002f096b93710_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000002f096b92f90_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002f096b938f0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002f096b93fd0_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000002f096b94890_0, 0, 16;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002f096b92a90_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 664, 0, 16;
    %store/vec4 v000002f096b93710_0, 0, 16;
    %delay 10000, 0;
    %load/vec4 v000002f096b93030_0;
    %cmpi/ne 0, 0, 4;
    %jmp/0xz  T_63.0, 6;
    %vpi_call/w 15 89 "$display", "Error: ADD decode failed" {0 0 0};
T_63.0 ;
    %delay 10000, 0;
    %pushi/vec4 5765, 0, 16;
    %store/vec4 v000002f096b93710_0, 0, 16;
    %delay 10000, 0;
    %load/vec4 v000002f096b935d0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_63.2, 6;
    %vpi_call/w 15 94 "$display", "Error: ADDI decode failed" {0 0 0};
T_63.2 ;
    %delay 10000, 0;
    %pushi/vec4 9480, 0, 16;
    %store/vec4 v000002f096b93710_0, 0, 16;
    %delay 10000, 0;
    %load/vec4 v000002f096b93d50_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_63.4, 6;
    %vpi_call/w 15 99 "$display", "Error: LW decode failed" {0 0 0};
T_63.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002f096b938f0_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000002f096b93fd0_0, 0, 3;
    %pushi/vec4 43981, 0, 16;
    %store/vec4 v000002f096b94890_0, 0, 16;
    %delay 10000, 0;
    %vpi_call/w 15 107 "$display", "ID Stage Testbench Complete" {0 0 0};
    %delay 100000, 0;
    %vpi_call/w 15 108 "$finish" {0 0 0};
    %end;
    .thread T_63;
    .scope S_000002f09696e780;
T_64 ;
    %vpi_call/w 15 113 "$monitor", "Time=%0t instruction=%h reg_write=%b mem_read=%b mem_write=%b", $time, v000002f096b93710_0, v000002f096b946b0_0, v000002f096b93d50_0, v000002f096b92b30_0 {0 0 0};
    %end;
    .thread T_64;
    .scope S_000002f096b8caa0;
T_65 ;
    %wait E_000002f096b0f4e0;
    %load/vec4 v000002f096b942f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_65.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000002f096b933f0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000002f096b93df0_0, 0;
    %jmp T_65.1;
T_65.0 ;
    %load/vec4 v000002f096b94d90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_65.2, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000002f096b933f0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000002f096b93df0_0, 0;
    %jmp T_65.3;
T_65.2 ;
    %load/vec4 v000002f096b93cb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_65.4, 8;
    %load/vec4 v000002f096b93170_0;
    %assign/vec4 v000002f096b933f0_0, 0;
    %load/vec4 v000002f096b94c50_0;
    %assign/vec4 v000002f096b93df0_0, 0;
T_65.4 ;
T_65.3 ;
T_65.1 ;
    %jmp T_65;
    .thread T_65;
    .scope S_000002f096908bd0;
T_66 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002f096b94070_0, 0, 1;
T_66.0 ;
    %delay 5000, 0;
    %load/vec4 v000002f096b94070_0;
    %inv;
    %store/vec4 v000002f096b94070_0, 0, 1;
    %jmp T_66.0;
    %end;
    .thread T_66;
    .scope S_000002f096908bd0;
T_67 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002f096b941b0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002f096b94390_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002f096b929f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002f096b930d0_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000002f096b928b0_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000002f096b94250_0, 0, 16;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002f096b94390_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002f096b94390_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 4660, 0, 16;
    %store/vec4 v000002f096b928b0_0, 0, 16;
    %pushi/vec4 22136, 0, 16;
    %store/vec4 v000002f096b94250_0, 0, 16;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002f096b929f0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 39612, 0, 16;
    %store/vec4 v000002f096b928b0_0, 0, 16;
    %pushi/vec4 57072, 0, 16;
    %store/vec4 v000002f096b94250_0, 0, 16;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002f096b929f0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 17185, 0, 16;
    %store/vec4 v000002f096b928b0_0, 0, 16;
    %pushi/vec4 34661, 0, 16;
    %store/vec4 v000002f096b94250_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002f096b930d0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002f096b930d0_0, 0, 1;
    %delay 20000, 0;
    %vpi_call/w 19 73 "$finish" {0 0 0};
    %end;
    .thread T_67;
    .scope S_000002f096908bd0;
T_68 ;
    %wait E_000002f096b0f0e0;
    %vpi_call/w 19 78 "$display", "Time=%0t rst_n=%b stall=%b flush=%b", $time, v000002f096b94390_0, v000002f096b929f0_0, v000002f096b930d0_0 {0 0 0};
    %vpi_call/w 19 79 "$display", "IF: pc=%h inst=%h", v000002f096b928b0_0, v000002f096b94250_0 {0 0 0};
    %vpi_call/w 19 80 "$display", "ID: pc=%h inst=%h\012", v000002f096b949d0_0, v000002f096b94930_0 {0 0 0};
    %jmp T_68;
    .thread T_68;
    .scope S_000002f096b8e080;
T_69 ;
    %wait E_000002f096b0f360;
    %load/vec4 v000002f096b995c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_69.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000002f096b99a20_0, 0;
    %jmp T_69.1;
T_69.0 ;
    %load/vec4 v000002f096b99520_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_69.2, 8;
    %load/vec4 v000002f096b92ef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_69.4, 8;
    %load/vec4 v000002f096b93210_0;
    %assign/vec4 v000002f096b99a20_0, 0;
    %jmp T_69.5;
T_69.4 ;
    %load/vec4 v000002f096b92e50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_69.6, 8;
    %load/vec4 v000002f096b932b0_0;
    %assign/vec4 v000002f096b99a20_0, 0;
    %jmp T_69.7;
T_69.6 ;
    %load/vec4 v000002f096b92770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_69.8, 8;
    %load/vec4 v000002f096b92c70_0;
    %assign/vec4 v000002f096b99a20_0, 0;
    %jmp T_69.9;
T_69.8 ;
    %load/vec4 v000002f096b93350_0;
    %assign/vec4 v000002f096b99a20_0, 0;
T_69.9 ;
T_69.7 ;
T_69.5 ;
T_69.2 ;
T_69.1 ;
    %jmp T_69;
    .thread T_69;
    .scope S_000002f096908d60;
T_70 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002f096b99660_0, 0, 1;
T_70.0 ;
    %delay 5000, 0;
    %load/vec4 v000002f096b99660_0;
    %inv;
    %store/vec4 v000002f096b99660_0, 0, 1;
    %jmp T_70.0;
    %end;
    .thread T_70;
    .scope S_000002f096908d60;
T_71 ;
    %fork TD_if_stage_tb.initialize_signals, S_000002f096b8d0e0;
    %join;
    %fork TD_if_stage_tb.test_reset, S_000002f096b8c5f0;
    %join;
    %fork TD_if_stage_tb.test_sequential, S_000002f096b8dbd0;
    %join;
    %fork TD_if_stage_tb.test_branch, S_000002f096b8d8b0;
    %join;
    %fork TD_if_stage_tb.test_jump, S_000002f096b8c910;
    %join;
    %fork TD_if_stage_tb.test_jump_register, S_000002f096b8da40;
    %join;
    %fork TD_if_stage_tb.test_stall, S_000002f096b8dd60;
    %join;
    %vpi_call/w 21 59 "$display", "IF Stage Testbench Complete" {0 0 0};
    %delay 100000, 0;
    %vpi_call/w 21 60 "$finish" {0 0 0};
    %end;
    .thread T_71;
    .scope S_000002f096908d60;
T_72 ;
    %vpi_call/w 21 144 "$monitor", "Time=%0t rst_n=%b stall=%b branch=%b jump=%b jr=%b pc=%h", $time, v000002f096b99160_0, v000002f096b99700_0, v000002f096b98f80_0, v000002f096b99020_0, v000002f096b997a0_0, v000002f096b9a4c0_0 {0 0 0};
    %end;
    .thread T_72;
    .scope S_000002f0969670a0;
T_73 ;
    %delay 10000, 0;
    %pushi/vec4 664, 0, 16;
    %store/vec4 v000002f096b97040_0, 0, 16;
    %delay 1000, 0;
    %pushi/vec4 68, 0, 8;
    %store/vec4 v000002f096b99c00_0, 0, 8;
    %fork TD_instruction_decoder_tb.check_r_type, S_000002f096b9ac80;
    %join;
    %delay 10000, 0;
    %pushi/vec4 5765, 0, 16;
    %store/vec4 v000002f096b97040_0, 0, 16;
    %delay 1000, 0;
    %pushi/vec4 73, 0, 8;
    %store/vec4 v000002f096b98e40_0, 0, 8;
    %fork TD_instruction_decoder_tb.check_i_type, S_000002f096b8c780;
    %join;
    %delay 10000, 0;
    %pushi/vec4 17028, 0, 16;
    %store/vec4 v000002f096b97040_0, 0, 16;
    %delay 1000, 0;
    %pushi/vec4 81, 0, 8;
    %store/vec4 v000002f096b98e40_0, 0, 8;
    %fork TD_instruction_decoder_tb.check_i_type, S_000002f096b8c780;
    %join;
    %delay 10000, 0;
    %pushi/vec4 49408, 0, 16;
    %store/vec4 v000002f096b97040_0, 0, 16;
    %delay 1000, 0;
    %pushi/vec4 74, 0, 8; draw_string_vec4
    %store/vec4 v000002f096b99b60_0, 0, 8;
    %fork TD_instruction_decoder_tb.check_j_type, S_000002f096b9bdb0;
    %join;
    %delay 10000, 0;
    %vpi_call/w 24 47 "$finish" {0 0 0};
    %end;
    .thread T_73;
    .scope S_000002f096967230;
T_74 ;
    %pushi/vec4 4660, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002f096b97540, 4, 0;
    %pushi/vec4 22136, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002f096b97540, 4, 0;
    %pushi/vec4 39612, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002f096b97540, 4, 0;
    %pushi/vec4 57072, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002f096b97540, 4, 0;
    %fork TD_instruction_memory_tb.write_hex_file, S_000002f096b9ba90;
    %join;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v000002f096b97900_0, 0, 9;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002f096b97ae0_0, 0, 32;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002f096b96aa0_0, 0, 32;
T_74.0 ;
    %load/vec4 v000002f096b96aa0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_74.1, 5;
    %load/vec4 v000002f096b96aa0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %pad/s 9;
    %store/vec4 v000002f096b97900_0, 0, 9;
    %delay 2000, 0;
    %load/vec4 v000002f096b97900_0;
    %store/vec4 v000002f096b97e00_0, 0, 9;
    %ix/getv/s 4, v000002f096b96aa0_0;
    %load/vec4a v000002f096b97540, 4;
    %store/vec4 v000002f096b977c0_0, 0, 16;
    %fork TD_instruction_memory_tb.verify_instruction, S_000002f096b9a960;
    %join;
    %load/vec4 v000002f096b96aa0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002f096b96aa0_0, 0, 32;
    %jmp T_74.0;
T_74.1 ;
    %fork TD_instruction_memory_tb.test_unaligned_access, S_000002f096b9afa0;
    %join;
    %vpi_call/w 25 46 "$display", "\012Test completed with %0d errors", v000002f096b97ae0_0 {0 0 0};
    %vpi_call/w 25 47 "$finish" {0 0 0};
    %end;
    .thread T_74;
    .scope S_000002f096b9b130;
T_75 ;
    %wait E_000002f096b0eca0;
    %load/vec4 v000002f096b966e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_75.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002f096b97680_0, 0, 32;
T_75.2 ;
    %load/vec4 v000002f096b97680_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_75.3, 5;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v000002f096b97680_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002f096b96a00, 0, 4;
    %load/vec4 v000002f096b97680_0;
    %addi 1, 0, 32;
    %store/vec4 v000002f096b97680_0, 0, 32;
    %jmp T_75.2;
T_75.3 ;
    %jmp T_75.1;
T_75.0 ;
    %load/vec4 v000002f096b97b80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_75.4, 8;
    %load/vec4 v000002f096b98440_0;
    %load/vec4 v000002f096b98800_0;
    %parti/s 8, 1, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002f096b96a00, 0, 4;
T_75.4 ;
T_75.1 ;
    %jmp T_75;
    .thread T_75;
    .scope S_000002f096b3da10;
T_76 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002f096b97400_0, 0, 1;
T_76.0 ;
    %delay 5000, 0;
    %load/vec4 v000002f096b97400_0;
    %inv;
    %store/vec4 v000002f096b97400_0, 0, 1;
    %jmp T_76.0;
    %end;
    .thread T_76;
    .scope S_000002f096b3da10;
T_77 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002f096b98a80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002f096b98080_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002f096b96820_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000002f096b97f40_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000002f096b981c0_0, 0, 16;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002f096b98a80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002f096b96820_0, 0, 1;
    %pushi/vec4 4, 0, 16;
    %store/vec4 v000002f096b97f40_0, 0, 16;
    %pushi/vec4 43981, 0, 16;
    %store/vec4 v000002f096b981c0_0, 0, 16;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002f096b96820_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002f096b98080_0, 0, 1;
    %delay 10000, 0;
    %load/vec4 v000002f096b989e0_0;
    %cmpi/ne 43981, 0, 16;
    %jmp/0xz  T_77.0, 6;
    %vpi_call/w 26 53 "$display", "Error: Memory read/write failed" {0 0 0};
T_77.0 ;
    %load/vec4 v000002f096b97fe0_0;
    %load/vec4 v000002f096b97f40_0;
    %cmp/ne;
    %jmp/0xz  T_77.2, 6;
    %vpi_call/w 26 57 "$display", "Error: ALU result passthrough failed" {0 0 0};
T_77.2 ;
    %vpi_call/w 26 59 "$display", "MEM Stage testbench completed" {0 0 0};
    %vpi_call/w 26 60 "$finish" {0 0 0};
    %end;
    .thread T_77;
    .scope S_000002f096b9c3f0;
T_78 ;
    %wait E_000002f096b0eba0;
    %load/vec4 v000002f096b96f00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/1 T_78.2, 8;
    %load/vec4 v000002f096b986c0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_78.2;
    %jmp/0xz  T_78.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002f096b9ce80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002f096b9e280_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000002f096b9ca20_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000002f096b9e320_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000002f096b9edc0_0, 0;
    %jmp T_78.1;
T_78.0 ;
    %load/vec4 v000002f096b96e60_0;
    %assign/vec4 v000002f096b9ce80_0, 0;
    %load/vec4 v000002f096b98d00_0;
    %assign/vec4 v000002f096b9e280_0, 0;
    %load/vec4 v000002f096b98760_0;
    %assign/vec4 v000002f096b9ca20_0, 0;
    %load/vec4 v000002f096b96960_0;
    %assign/vec4 v000002f096b9e320_0, 0;
    %load/vec4 v000002f096b98da0_0;
    %assign/vec4 v000002f096b9edc0_0, 0;
T_78.1 ;
    %jmp T_78;
    .thread T_78;
    .scope S_000002f096b3d560;
T_79 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002f096b9da60_0, 0, 1;
T_79.0 ;
    %delay 5000, 0;
    %load/vec4 v000002f096b9da60_0;
    %inv;
    %store/vec4 v000002f096b9da60_0, 0, 1;
    %jmp T_79.0;
    %end;
    .thread T_79;
    .scope S_000002f096b3d560;
T_80 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002f096b9df60_0, 0, 32;
    %fork TD_mem_wb_reg_tb.initialize_signals, S_000002f096b9ae10;
    %join;
    %fork TD_mem_wb_reg_tb.test_reset, S_000002f096b9a7d0;
    %join;
    %fork TD_mem_wb_reg_tb.test_normal_operation, S_000002f096b9b2c0;
    %join;
    %fork TD_mem_wb_reg_tb.test_flush, S_000002f096b9b900;
    %join;
    %vpi_call/w 28 59 "$display", "\012Test completed with %d errors", v000002f096b9df60_0 {0 0 0};
    %vpi_call/w 28 60 "$finish" {0 0 0};
    %end;
    .thread T_80;
    .scope S_000002f096ba0e30;
T_81 ;
    %wait E_000002f096b0f1e0;
    %load/vec4 v000002f096ba8c40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_81.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000002f096baa2c0_0, 0;
    %jmp T_81.1;
T_81.0 ;
    %load/vec4 v000002f096ba8ce0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_81.2, 8;
    %load/vec4 v000002f096baa860_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_81.4, 8;
    %load/vec4 v000002f096ba9000_0;
    %assign/vec4 v000002f096baa2c0_0, 0;
    %jmp T_81.5;
T_81.4 ;
    %load/vec4 v000002f096baa540_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_81.6, 8;
    %load/vec4 v000002f096ba8ba0_0;
    %assign/vec4 v000002f096baa2c0_0, 0;
    %jmp T_81.7;
T_81.6 ;
    %load/vec4 v000002f096ba8ec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_81.8, 8;
    %load/vec4 v000002f096ba98c0_0;
    %assign/vec4 v000002f096baa2c0_0, 0;
    %jmp T_81.9;
T_81.8 ;
    %load/vec4 v000002f096ba9c80_0;
    %assign/vec4 v000002f096baa2c0_0, 0;
T_81.9 ;
T_81.7 ;
T_81.5 ;
T_81.2 ;
T_81.1 ;
    %jmp T_81;
    .thread T_81;
    .scope S_000002f096ba0b10;
T_82 ;
    %wait E_000002f096b0f1e0;
    %load/vec4 v000002f096ba8e20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_82.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000002f096ba8920_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000002f096baa360_0, 0;
    %jmp T_82.1;
T_82.0 ;
    %load/vec4 v000002f096ba89c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_82.2, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000002f096ba8920_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000002f096baa360_0, 0;
    %jmp T_82.3;
T_82.2 ;
    %load/vec4 v000002f096ba8a60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_82.4, 8;
    %load/vec4 v000002f096baacc0_0;
    %assign/vec4 v000002f096ba8920_0, 0;
    %load/vec4 v000002f096ba9960_0;
    %assign/vec4 v000002f096baa360_0, 0;
T_82.4 ;
T_82.3 ;
T_82.1 ;
    %jmp T_82;
    .thread T_82;
    .scope S_000002f096ba0980;
T_83 ;
    %wait E_000002f096b0eb20;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002f096ba6000_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002f096ba61e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002f096ba5c40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002f096ba5b00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002f096ba6140_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002f096ba4fc0_0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002f096ba5d80_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002f096ba5420_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002f096ba5e20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002f096ba5ce0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002f096ba5380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002f096ba5a60_0, 0, 1;
    %load/vec4 v000002f096ba5ba0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_83.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_83.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_83.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_83.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_83.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_83.5, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_83.6, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_83.7, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_83.8, 6;
    %jmp T_83.9;
T_83.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002f096ba6000_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002f096ba5d80_0, 0, 2;
    %load/vec4 v000002f096ba59c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_83.10, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_83.11, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_83.12, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_83.13, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_83.14, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_83.15, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_83.16, 6;
    %jmp T_83.17;
T_83.10 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002f096ba4fc0_0, 0, 4;
    %jmp T_83.17;
T_83.11 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000002f096ba4fc0_0, 0, 4;
    %jmp T_83.17;
T_83.12 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000002f096ba4fc0_0, 0, 4;
    %jmp T_83.17;
T_83.13 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v000002f096ba4fc0_0, 0, 4;
    %jmp T_83.17;
T_83.14 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000002f096ba4fc0_0, 0, 4;
    %jmp T_83.17;
T_83.15 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v000002f096ba4fc0_0, 0, 4;
    %jmp T_83.17;
T_83.16 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000002f096ba4fc0_0, 0, 4;
    %jmp T_83.17;
T_83.17 ;
    %pop/vec4 1;
    %jmp T_83.9;
T_83.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002f096ba6000_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000002f096ba5d80_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002f096ba6140_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002f096ba4fc0_0, 0, 4;
    %jmp T_83.9;
T_83.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002f096ba6000_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000002f096ba5d80_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002f096ba61e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002f096ba5b00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002f096ba6140_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002f096ba4fc0_0, 0, 4;
    %jmp T_83.9;
T_83.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002f096ba5c40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002f096ba6140_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002f096ba4fc0_0, 0, 4;
    %jmp T_83.9;
T_83.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002f096ba5420_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002f096ba5e20_0, 0, 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000002f096ba4fc0_0, 0, 4;
    %jmp T_83.9;
T_83.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002f096ba5420_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002f096ba5e20_0, 0, 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000002f096ba4fc0_0, 0, 4;
    %jmp T_83.9;
T_83.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002f096ba5ce0_0, 0, 1;
    %jmp T_83.9;
T_83.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002f096ba6000_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000002f096ba5d80_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002f096ba5ce0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002f096ba5a60_0, 0, 1;
    %jmp T_83.9;
T_83.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002f096ba5380_0, 0, 1;
    %jmp T_83.9;
T_83.9 ;
    %pop/vec4 1;
    %jmp T_83;
    .thread T_83, $push;
    .scope S_000002f096ba1f60;
T_84 ;
    %wait E_000002f096b0f1e0;
    %load/vec4 v000002f096ba3760_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_84.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002f096ba2ea0_0, 0, 32;
T_84.2 ;
    %load/vec4 v000002f096ba2ea0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_84.3, 5;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v000002f096ba2ea0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002f096ba3260, 0, 4;
    %load/vec4 v000002f096ba2ea0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002f096ba2ea0_0, 0, 32;
    %jmp T_84.2;
T_84.3 ;
    %jmp T_84.1;
T_84.0 ;
    %load/vec4 v000002f096ba2d60_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_84.6, 9;
    %load/vec4 v000002f096ba4200_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_84.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_84.4, 8;
    %load/vec4 v000002f096ba4a20_0;
    %load/vec4 v000002f096ba4200_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002f096ba3260, 0, 4;
T_84.4 ;
T_84.1 ;
    %jmp T_84;
    .thread T_84;
    .scope S_000002f096ba07f0;
T_85 ;
    %wait E_000002f096b0f1e0;
    %load/vec4 v000002f096ba4f20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/1 T_85.2, 8;
    %load/vec4 v000002f096ba52e0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_85.2;
    %jmp/0xz  T_85.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002f096ba4e80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002f096b9f0e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002f096b9f220_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002f096b9f180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002f096b9efa0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002f096b9f4a0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000002f096ba56a0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000002f096b9f540_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000002f096ba6500_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000002f096ba5ec0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000002f096ba57e0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000002f096ba63c0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000002f096ba6320_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000002f096b9f040_0, 0;
    %jmp T_85.1;
T_85.0 ;
    %load/vec4 v000002f096ba5740_0;
    %assign/vec4 v000002f096ba4e80_0, 0;
    %load/vec4 v000002f096ba51a0_0;
    %assign/vec4 v000002f096b9f0e0_0, 0;
    %load/vec4 v000002f096ba60a0_0;
    %assign/vec4 v000002f096b9f220_0, 0;
    %load/vec4 v000002f096ba54c0_0;
    %assign/vec4 v000002f096b9f180_0, 0;
    %load/vec4 v000002f096ba5100_0;
    %assign/vec4 v000002f096b9efa0_0, 0;
    %load/vec4 v000002f096ba5060_0;
    %assign/vec4 v000002f096b9f4a0_0, 0;
    %load/vec4 v000002f096ba5560_0;
    %assign/vec4 v000002f096ba56a0_0, 0;
    %load/vec4 v000002f096ba5600_0;
    %assign/vec4 v000002f096b9f540_0, 0;
    %load/vec4 v000002f096ba5240_0;
    %assign/vec4 v000002f096ba6500_0, 0;
    %load/vec4 v000002f096ba6460_0;
    %assign/vec4 v000002f096ba5ec0_0, 0;
    %load/vec4 v000002f096ba5880_0;
    %assign/vec4 v000002f096ba57e0_0, 0;
    %load/vec4 v000002f096ba5920_0;
    %assign/vec4 v000002f096ba63c0_0, 0;
    %load/vec4 v000002f096ba6280_0;
    %assign/vec4 v000002f096ba6320_0, 0;
    %load/vec4 v000002f096ba5f60_0;
    %assign/vec4 v000002f096b9f040_0, 0;
T_85.1 ;
    %jmp T_85;
    .thread T_85;
    .scope S_000002f096b9a640;
T_86 ;
    %wait E_000002f096b0f060;
    %load/vec4 v000002f096b9d380_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_86.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_86.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_86.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_86.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_86.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_86.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_86.6, 6;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000002f096b9e140_0, 0, 16;
    %jmp T_86.8;
T_86.0 ;
    %load/vec4 v000002f096b9d560_0;
    %load/vec4 v000002f096b9d4c0_0;
    %add;
    %store/vec4 v000002f096b9e140_0, 0, 16;
    %jmp T_86.8;
T_86.1 ;
    %load/vec4 v000002f096b9d560_0;
    %load/vec4 v000002f096b9d4c0_0;
    %sub;
    %store/vec4 v000002f096b9e140_0, 0, 16;
    %jmp T_86.8;
T_86.2 ;
    %load/vec4 v000002f096b9d560_0;
    %load/vec4 v000002f096b9d4c0_0;
    %and;
    %store/vec4 v000002f096b9e140_0, 0, 16;
    %jmp T_86.8;
T_86.3 ;
    %load/vec4 v000002f096b9d560_0;
    %load/vec4 v000002f096b9d4c0_0;
    %or;
    %store/vec4 v000002f096b9e140_0, 0, 16;
    %jmp T_86.8;
T_86.4 ;
    %load/vec4 v000002f096b9d560_0;
    %load/vec4 v000002f096b9d4c0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_86.9, 8;
    %pushi/vec4 1, 0, 16;
    %jmp/1 T_86.10, 8;
T_86.9 ; End of true expr.
    %pushi/vec4 0, 0, 16;
    %jmp/0 T_86.10, 8;
 ; End of false expr.
    %blend;
T_86.10;
    %store/vec4 v000002f096b9e140_0, 0, 16;
    %jmp T_86.8;
T_86.5 ;
    %load/vec4 v000002f096b9d4c0_0;
    %load/vec4 v000002f096b9d560_0;
    %parti/s 4, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v000002f096b9e140_0, 0, 16;
    %jmp T_86.8;
T_86.6 ;
    %load/vec4 v000002f096b9d4c0_0;
    %load/vec4 v000002f096b9d560_0;
    %parti/s 4, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v000002f096b9e140_0, 0, 16;
    %jmp T_86.8;
T_86.8 ;
    %pop/vec4 1;
    %jmp T_86;
    .thread T_86, $push;
    .scope S_000002f096b9c260;
T_87 ;
    %wait E_000002f096b0f660;
    %load/vec4 v000002f096b9e820_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_87.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_87.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_87.2, 6;
    %load/vec4 v000002f096b9c8e0_0;
    %store/vec4 v000002f096b9dec0_0, 0, 16;
    %jmp T_87.4;
T_87.0 ;
    %load/vec4 v000002f096b9c8e0_0;
    %store/vec4 v000002f096b9dec0_0, 0, 16;
    %jmp T_87.4;
T_87.1 ;
    %load/vec4 v000002f096b9c660_0;
    %store/vec4 v000002f096b9dec0_0, 0, 16;
    %jmp T_87.4;
T_87.2 ;
    %load/vec4 v000002f096b9f720_0;
    %store/vec4 v000002f096b9dec0_0, 0, 16;
    %jmp T_87.4;
T_87.4 ;
    %pop/vec4 1;
    %jmp T_87;
    .thread T_87, $push;
    .scope S_000002f096b9c260;
T_88 ;
    %wait E_000002f096b0ece0;
    %load/vec4 v000002f096b9e960_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_88.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_88.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_88.2, 6;
    %load/vec4 v000002f096b9c980_0;
    %store/vec4 v000002f096b9cd40_0, 0, 16;
    %jmp T_88.4;
T_88.0 ;
    %load/vec4 v000002f096b9c980_0;
    %store/vec4 v000002f096b9cd40_0, 0, 16;
    %jmp T_88.4;
T_88.1 ;
    %load/vec4 v000002f096b9c660_0;
    %store/vec4 v000002f096b9cd40_0, 0, 16;
    %jmp T_88.4;
T_88.2 ;
    %load/vec4 v000002f096b9f720_0;
    %store/vec4 v000002f096b9cd40_0, 0, 16;
    %jmp T_88.4;
T_88.4 ;
    %pop/vec4 1;
    %jmp T_88;
    .thread T_88, $push;
    .scope S_000002f096b9c0d0;
T_89 ;
    %wait E_000002f096b0f1e0;
    %load/vec4 v000002f096b9d2e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/1 T_89.2, 8;
    %load/vec4 v000002f096b9cac0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_89.2;
    %jmp/0xz  T_89.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002f096b9d420_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002f096b9cde0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002f096b9db00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002f096b9d1a0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000002f096b9eaa0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000002f096b9dd80_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000002f096b9dba0_0, 0;
    %jmp T_89.1;
T_89.0 ;
    %load/vec4 v000002f096b9d100_0;
    %assign/vec4 v000002f096b9d420_0, 0;
    %load/vec4 v000002f096b9d060_0;
    %assign/vec4 v000002f096b9cde0_0, 0;
    %load/vec4 v000002f096b9e500_0;
    %assign/vec4 v000002f096b9db00_0, 0;
    %load/vec4 v000002f096b9cf20_0;
    %assign/vec4 v000002f096b9d1a0_0, 0;
    %load/vec4 v000002f096b9cc00_0;
    %assign/vec4 v000002f096b9eaa0_0, 0;
    %load/vec4 v000002f096b9d9c0_0;
    %assign/vec4 v000002f096b9dd80_0, 0;
    %load/vec4 v000002f096b9ed20_0;
    %assign/vec4 v000002f096b9dba0_0, 0;
T_89.1 ;
    %jmp T_89;
    .thread T_89;
    .scope S_000002f096ba12e0;
T_90 ;
    %wait E_000002f096b0f1e0;
    %load/vec4 v000002f096ba9640_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_90.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002f096baad60_0, 0, 32;
T_90.2 ;
    %load/vec4 v000002f096baad60_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_90.3, 5;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v000002f096baad60_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002f096ba9320, 0, 4;
    %load/vec4 v000002f096baad60_0;
    %addi 1, 0, 32;
    %store/vec4 v000002f096baad60_0, 0, 32;
    %jmp T_90.2;
T_90.3 ;
    %jmp T_90.1;
T_90.0 ;
    %load/vec4 v000002f096baa680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_90.4, 8;
    %load/vec4 v000002f096ba96e0_0;
    %load/vec4 v000002f096ba9460_0;
    %parti/s 8, 1, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002f096ba9320, 0, 4;
T_90.4 ;
T_90.1 ;
    %jmp T_90;
    .thread T_90;
    .scope S_000002f096ba2280;
T_91 ;
    %wait E_000002f096b0f1e0;
    %load/vec4 v000002f096bab760_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/1 T_91.2, 8;
    %load/vec4 v000002f096baa7c0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_91.2;
    %jmp/0xz  T_91.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002f096babc60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002f096bacd40_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000002f096bab440_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000002f096bab300_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000002f096bac3e0_0, 0;
    %jmp T_91.1;
T_91.0 ;
    %load/vec4 v000002f096bab800_0;
    %assign/vec4 v000002f096babc60_0, 0;
    %load/vec4 v000002f096bac480_0;
    %assign/vec4 v000002f096bacd40_0, 0;
    %load/vec4 v000002f096bac700_0;
    %assign/vec4 v000002f096bab440_0, 0;
    %load/vec4 v000002f096bab620_0;
    %assign/vec4 v000002f096bab300_0, 0;
    %load/vec4 v000002f096bac0c0_0;
    %assign/vec4 v000002f096bac3e0_0, 0;
T_91.1 ;
    %jmp T_91;
    .thread T_91;
    .scope S_000002f096ba1470;
T_92 ;
    %wait E_000002f096b0e920;
    %load/vec4 v000002f096ba0120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_92.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002f096b9ef00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002f096ba01c0_0, 0, 1;
    %jmp T_92.1;
T_92.0 ;
    %load/vec4 v000002f096ba0300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_92.2, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002f096b9ef00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002f096ba01c0_0, 0, 1;
    %jmp T_92.3;
T_92.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002f096b9ef00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002f096ba01c0_0, 0, 1;
T_92.3 ;
T_92.1 ;
    %jmp T_92;
    .thread T_92, $push;
    .scope S_000002f096ba1920;
T_93 ;
    %wait E_000002f096b0eae0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002f096b9f9a0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002f096ba0440_0, 0, 2;
    %load/vec4 v000002f096b9ee60_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_93.3, 10;
    %load/vec4 v000002f096ba0080_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_93.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_93.2, 9;
    %load/vec4 v000002f096ba0080_0;
    %load/vec4 v000002f096ba04e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_93.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_93.0, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000002f096b9f9a0_0, 0, 2;
T_93.0 ;
    %load/vec4 v000002f096b9ee60_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_93.7, 10;
    %load/vec4 v000002f096ba0080_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_93.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_93.6, 9;
    %load/vec4 v000002f096ba0080_0;
    %load/vec4 v000002f096b9fb80_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_93.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_93.4, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000002f096ba0440_0, 0, 2;
T_93.4 ;
    %load/vec4 v000002f096ba0260_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_93.12, 11;
    %load/vec4 v000002f096b9f7c0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_93.12;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_93.11, 10;
    %load/vec4 v000002f096b9ee60_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_93.14, 11;
    %load/vec4 v000002f096ba0080_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_93.14;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_93.13, 10;
    %load/vec4 v000002f096ba0080_0;
    %load/vec4 v000002f096ba04e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_93.13;
    %nor/r;
    %and;
T_93.11;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_93.10, 9;
    %load/vec4 v000002f096b9f7c0_0;
    %load/vec4 v000002f096ba04e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_93.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_93.8, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000002f096b9f9a0_0, 0, 2;
T_93.8 ;
    %load/vec4 v000002f096ba0260_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_93.19, 11;
    %load/vec4 v000002f096b9f7c0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_93.19;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_93.18, 10;
    %load/vec4 v000002f096b9ee60_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_93.21, 11;
    %load/vec4 v000002f096ba0080_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_93.21;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_93.20, 10;
    %load/vec4 v000002f096ba0080_0;
    %load/vec4 v000002f096b9fb80_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_93.20;
    %nor/r;
    %and;
T_93.18;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_93.17, 9;
    %load/vec4 v000002f096b9f7c0_0;
    %load/vec4 v000002f096b9fb80_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_93.17;
    %flag_set/vec4 8;
    %jmp/0xz  T_93.15, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000002f096ba0440_0, 0, 2;
T_93.15 ;
    %jmp T_93;
    .thread T_93, $push;
    .scope S_000002f096b3d6f0;
T_94 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002f096bafc20_0, 0, 1;
T_94.0 ;
    %delay 5000, 0;
    %load/vec4 v000002f096bafc20_0;
    %inv;
    %store/vec4 v000002f096bafc20_0, 0, 1;
    %jmp T_94.0;
    %end;
    .thread T_94;
    .scope S_000002f096b3d6f0;
T_95 ;
    %vpi_call/w 30 23 "$readmemh", "test_program.hex", v000002f096ba9b40 {0 0 0};
    %vpi_call/w 30 26 "$dumpfile", "processor.vcd" {0 0 0};
    %vpi_call/w 30 27 "$dumpvars", 32'sb00000000000000000000000000000000, S_000002f096b3d6f0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002f096bad880_0, 0, 1;
    %wait E_000002f096b0ec60;
    %wait E_000002f096b0ec60;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002f096bad880_0, 0, 1;
    %pushi/vec4 100, 0, 32;
T_95.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_95.1, 5;
    %jmp/1 T_95.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000002f096b0ec60;
    %jmp T_95.0;
T_95.1 ;
    %pop/vec4 1;
    %vpi_call/w 30 38 "$display", "Simulation completed" {0 0 0};
    %vpi_call/w 30 39 "$finish" {0 0 0};
    %end;
    .thread T_95;
    .scope S_000002f096b3d6f0;
T_96 ;
    %wait E_000002f096b0ec60;
    %load/vec4 v000002f096bad880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_96.0, 8;
    %vpi_call/w 30 45 "$display", "\012Time=%0t", $time {0 0 0};
    %vpi_call/w 30 46 "$display", "IF: PC=%h Inst=%h", v000002f096badd80_0, v000002f096bad7e0_0 {0 0 0};
    %load/vec4 v000002f096bad9c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_96.2, 8;
    %vpi_call/w 30 48 "$display", "WB: Writing R%0d = %h", v000002f096baf7c0_0, v000002f096bae320_0 {0 0 0};
T_96.2 ;
T_96.0 ;
    %jmp T_96;
    .thread T_96;
    .scope S_000002f096b3d6f0;
T_97 ;
    %wait E_000002f096b0ec60;
    %load/vec4 v000002f096bad880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.0, 8;
    %vpi_call/w 30 56 "$display", "Time=%0t PC=%h Inst=%h Stall=%b Flush=%b", $time, v000002f096badd80_0, v000002f096bad7e0_0, v000002f096b9ef00_0, v000002f096ba01c0_0 {0 0 0};
T_97.0 ;
    %jmp T_97;
    .thread T_97;
    .scope S_000002f096b3e1e0;
T_98 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002f096bad920_0, 0, 1;
    %pushi/vec4 43981, 0, 16;
    %store/vec4 v000002f096badb00_0, 0, 16;
    %pushi/vec4 4660, 0, 16;
    %store/vec4 v000002f096bada60_0, 0, 16;
    %delay 10000, 0;
    %load/vec4 v000002f096bade20_0;
    %cmpi/ne 4660, 0, 16;
    %jmp/0xz  T_98.0, 6;
    %vpi_call/w 35 25 "$display", "Error: ALU result selection failed" {0 0 0};
T_98.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002f096bad920_0, 0, 1;
    %delay 10000, 0;
    %load/vec4 v000002f096bade20_0;
    %cmpi/ne 43981, 0, 16;
    %jmp/0xz  T_98.2, 6;
    %vpi_call/w 35 31 "$display", "Error: Memory data selection failed" {0 0 0};
T_98.2 ;
    %vpi_call/w 35 33 "$display", "WB Stage testbench completed" {0 0 0};
    %vpi_call/w 35 34 "$finish" {0 0 0};
    %end;
    .thread T_98;
# The file index is used to find the file name in the following table.
:file_names 36;
    "N/A";
    "<interactive>";
    "-";
    "../core/alu_tb.v";
    "../core/alu.v";
    "../core/control_unit_tb.v";
    "../core/control_unit.v";
    "../memory/data_memory_tb.v";
    "../memory/data_memory.v";
    "../pipeline/pipeline_registers/ex_mem_reg_tb.v";
    "../pipeline/pipeline_registers/ex_mem_reg.v";
    "../pipeline/ex_stage_tb.v";
    "../pipeline/ex_stage.v";
    "../pipeline/pipeline_registers/id_ex_reg_tb.v";
    "../pipeline/pipeline_registers/id_ex_reg.v";
    "../pipeline/id_stage_tb.v";
    "../pipeline/id_stage.v";
    "../core/instruction_decoder.v";
    "../core/register_file.v";
    "../pipeline/pipeline_registers/if_id_reg_tb.v";
    "../pipeline/pipeline_registers/if_id_reg.v";
    "../pipeline/if_stage_tb.v";
    "../pipeline/if_stage.v";
    "../memory/instruction_memory.v";
    "../core/instruction_decoder_tb.v";
    "../memory/instruction_memory_tb.v";
    "../pipeline/mem_stage_tb.v";
    "../pipeline/mem_stage.v";
    "../pipeline/pipeline_registers/mem_wb_reg_tb.v";
    "../pipeline/pipeline_registers/mem_wb_reg.v";
    "processor_tb.v";
    "../top/processor_top.v";
    "../core/forwarding_unit.v";
    "../core/hazard_detection.v";
    "../pipeline/wb_stage.v";
    "../pipeline/wb_stage_tb.v";
