{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1544083444851 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1544083444863 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 06 02:04:04 2018 " "Processing started: Thu Dec 06 02:04:04 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1544083444863 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544083444863 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off tank_top_level -c tank_top_level " "Command: quartus_map --read_settings_files=on --write_settings_files=off tank_top_level -c tank_top_level" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544083444864 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1544083445496 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1544083445496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2lcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de2lcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de2lcd-a " "Found design unit 1: de2lcd-a" {  } { { "de2lcd.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/de2lcd.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544083461853 ""} { "Info" "ISGN_ENTITY_NAME" "1 de2lcd " "Found entity 1: de2lcd" {  } { { "de2lcd.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/de2lcd.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544083461853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544083461853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "leddcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file leddcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 leddcd-data_flow " "Found design unit 1: leddcd-data_flow" {  } { { "leddcd.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/leddcd.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544083461857 ""} { "Info" "ISGN_ENTITY_NAME" "1 leddcd " "Found entity 1: leddcd" {  } { { "leddcd.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/leddcd.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544083461857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544083461857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ps2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ps2-structural " "Found design unit 1: ps2-structural" {  } { { "ps2.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/ps2.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544083461862 ""} { "Info" "ISGN_ENTITY_NAME" "1 ps2 " "Found entity 1: ps2" {  } { { "ps2.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/ps2.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544083461862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544083461862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "oneshot.vhd 2 1 " "Found 2 design units, including 1 entities, in source file oneshot.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 oneshot-dd " "Found design unit 1: oneshot-dd" {  } { { "oneshot.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/oneshot.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544083461866 ""} { "Info" "ISGN_ENTITY_NAME" "1 oneshot " "Found entity 1: oneshot" {  } { { "oneshot.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/oneshot.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544083461866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544083461866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyboard.vhd 2 1 " "Found 2 design units, including 1 entities, in source file keyboard.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 keyboard-a " "Found design unit 1: keyboard-a" {  } { { "keyboard.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/keyboard.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544083461870 ""} { "Info" "ISGN_ENTITY_NAME" "1 keyboard " "Found entity 1: keyboard" {  } { { "keyboard.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/keyboard.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544083461870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544083461870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_top_level.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_top_level.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_top_level-structural " "Found design unit 1: VGA_top_level-structural" {  } { { "VGA_top_level.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/VGA_top_level.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544083461874 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA_top_level " "Found entity 1: VGA_top_level" {  } { { "VGA_top_level.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/VGA_top_level.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544083461874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544083461874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_SYNC-behavioral " "Found design unit 1: VGA_SYNC-behavioral" {  } { { "vga_sync.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/vga_sync.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544083461879 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA_SYNC " "Found entity 1: VGA_SYNC" {  } { { "vga_sync.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/vga_sync.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544083461879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544083461879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tank_top_level.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tank_top_level.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tank_top_level-structural " "Found design unit 1: tank_top_level-structural" {  } { { "tank_top_level.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/tank_top_level.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544083461883 ""} { "Info" "ISGN_ENTITY_NAME" "1 tank_top_level " "Found entity 1: tank_top_level" {  } { { "tank_top_level.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/tank_top_level.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544083461883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544083461883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tank_functions.vhd 2 0 " "Found 2 design units, including 0 entities, in source file tank_functions.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tank_functions " "Found design unit 1: tank_functions" {  } { { "tank_functions.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/tank_functions.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544083461887 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 tank_functions-body " "Found design unit 2: tank_functions-body" {  } { { "tank_functions.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/tank_functions.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544083461887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544083461887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tank_const.vhd 1 0 " "Found 1 design units, including 0 entities, in source file tank_const.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tank_const " "Found design unit 1: tank_const" {  } { { "tank_const.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/tank_const.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544083461892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544083461892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tank.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tank.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tank-behavioral " "Found design unit 1: tank-behavioral" {  } { { "tank.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/tank.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544083461896 ""} { "Info" "ISGN_ENTITY_NAME" "1 tank " "Found entity 1: tank" {  } { { "tank.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/tank.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544083461896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544083461896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pixelgenerator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pixelgenerator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pixelGenerator-behavioral " "Found design unit 1: pixelGenerator-behavioral" {  } { { "pixelGenerator.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/pixelGenerator.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544083461900 ""} { "Info" "ISGN_ENTITY_NAME" "1 pixelGenerator " "Found entity 1: pixelGenerator" {  } { { "pixelGenerator.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/pixelGenerator.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544083461900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544083461900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "game_logic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file game_logic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 game_logic-behavioral " "Found design unit 1: game_logic-behavioral" {  } { { "game_logic.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/game_logic.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544083461905 ""} { "Info" "ISGN_ENTITY_NAME" "1 game_logic " "Found entity 1: game_logic" {  } { { "game_logic.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/game_logic.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544083461905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544083461905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "game_components.vhd 2 0 " "Found 2 design units, including 0 entities, in source file game_components.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 game_components " "Found design unit 1: game_components" {  } { { "game_components.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/game_components.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544083461909 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 game_components-body " "Found design unit 2: game_components-body" {  } { { "game_components.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/game_components.vhd" 156 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544083461909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544083461909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bullet.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bullet.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bullet-behavioral " "Found design unit 1: bullet-behavioral" {  } { { "bullet.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/bullet.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544083461914 ""} { "Info" "ISGN_ENTITY_NAME" "1 bullet " "Found entity 1: bullet" {  } { { "bullet.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/bullet.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544083461914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544083461914 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "tank_top_level " "Elaborating entity \"tank_top_level\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1544083461989 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "hist3 tank_top_level.vhd(59) " "Verilog HDL or VHDL warning at tank_top_level.vhd(59): object \"hist3\" assigned a value but never read" {  } { { "tank_top_level.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/tank_top_level.vhd" 59 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1544083461994 "|tank_top_level"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "hist2 tank_top_level.vhd(59) " "Verilog HDL or VHDL warning at tank_top_level.vhd(59): object \"hist2\" assigned a value but never read" {  } { { "tank_top_level.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/tank_top_level.vhd" 59 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1544083461994 "|tank_top_level"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "kb_scan_code tank_top_level.vhd(60) " "Verilog HDL or VHDL warning at tank_top_level.vhd(60): object \"kb_scan_code\" assigned a value but never read" {  } { { "tank_top_level.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/tank_top_level.vhd" 60 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1544083461994 "|tank_top_level"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "kb_scan_ready tank_top_level.vhd(61) " "Verilog HDL or VHDL warning at tank_top_level.vhd(61): object \"kb_scan_ready\" assigned a value but never read" {  } { { "tank_top_level.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/tank_top_level.vhd" 61 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1544083461994 "|tank_top_level"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cycle tank_top_level.vhd(138) " "VHDL Process Statement warning at tank_top_level.vhd(138): signal \"cycle\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "tank_top_level.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/tank_top_level.vhd" 138 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1544083461994 "|tank_top_level"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cycle tank_top_level.vhd(142) " "VHDL Process Statement warning at tank_top_level.vhd(142): signal \"cycle\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "tank_top_level.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/tank_top_level.vhd" 142 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1544083461994 "|tank_top_level"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hist0 tank_top_level.vhd(167) " "VHDL Process Statement warning at tank_top_level.vhd(167): signal \"hist0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "tank_top_level.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/tank_top_level.vhd" 167 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1544083461995 "|tank_top_level"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hist1 tank_top_level.vhd(167) " "VHDL Process Statement warning at tank_top_level.vhd(167): signal \"hist1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "tank_top_level.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/tank_top_level.vhd" 167 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1544083461995 "|tank_top_level"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hist0 tank_top_level.vhd(170) " "VHDL Process Statement warning at tank_top_level.vhd(170): signal \"hist0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "tank_top_level.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/tank_top_level.vhd" 170 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1544083461995 "|tank_top_level"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hist1 tank_top_level.vhd(170) " "VHDL Process Statement warning at tank_top_level.vhd(170): signal \"hist1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "tank_top_level.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/tank_top_level.vhd" 170 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1544083461995 "|tank_top_level"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hist0 tank_top_level.vhd(172) " "VHDL Process Statement warning at tank_top_level.vhd(172): signal \"hist0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "tank_top_level.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/tank_top_level.vhd" 172 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1544083461995 "|tank_top_level"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hist1 tank_top_level.vhd(172) " "VHDL Process Statement warning at tank_top_level.vhd(172): signal \"hist1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "tank_top_level.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/tank_top_level.vhd" 172 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1544083461995 "|tank_top_level"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hist0 tank_top_level.vhd(174) " "VHDL Process Statement warning at tank_top_level.vhd(174): signal \"hist0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "tank_top_level.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/tank_top_level.vhd" 174 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1544083461995 "|tank_top_level"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hist1 tank_top_level.vhd(174) " "VHDL Process Statement warning at tank_top_level.vhd(174): signal \"hist1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "tank_top_level.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/tank_top_level.vhd" 174 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1544083461995 "|tank_top_level"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "player_A_fire tank_top_level.vhd(166) " "VHDL Process Statement warning at tank_top_level.vhd(166): inferring latch(es) for signal or variable \"player_A_fire\", which holds its previous value in one or more paths through the process" {  } { { "tank_top_level.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/tank_top_level.vhd" 166 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1544083461995 "|tank_top_level"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "player_A_speed tank_top_level.vhd(166) " "VHDL Process Statement warning at tank_top_level.vhd(166): inferring latch(es) for signal or variable \"player_A_speed\", which holds its previous value in one or more paths through the process" {  } { { "tank_top_level.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/tank_top_level.vhd" 166 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1544083461995 "|tank_top_level"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "player_B_fire tank_top_level.vhd(166) " "VHDL Process Statement warning at tank_top_level.vhd(166): inferring latch(es) for signal or variable \"player_B_fire\", which holds its previous value in one or more paths through the process" {  } { { "tank_top_level.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/tank_top_level.vhd" 166 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1544083461995 "|tank_top_level"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "player_B_speed tank_top_level.vhd(166) " "VHDL Process Statement warning at tank_top_level.vhd(166): inferring latch(es) for signal or variable \"player_B_speed\", which holds its previous value in one or more paths through the process" {  } { { "tank_top_level.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/tank_top_level.vhd" 166 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1544083461995 "|tank_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player_B_speed tank_top_level.vhd(166) " "Inferred latch for \"player_B_speed\" at tank_top_level.vhd(166)" {  } { { "tank_top_level.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/tank_top_level.vhd" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544083461995 "|tank_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player_B_fire tank_top_level.vhd(166) " "Inferred latch for \"player_B_fire\" at tank_top_level.vhd(166)" {  } { { "tank_top_level.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/tank_top_level.vhd" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544083461995 "|tank_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player_A_speed tank_top_level.vhd(166) " "Inferred latch for \"player_A_speed\" at tank_top_level.vhd(166)" {  } { { "tank_top_level.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/tank_top_level.vhd" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544083461995 "|tank_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player_A_fire tank_top_level.vhd(166) " "Inferred latch for \"player_A_fire\" at tank_top_level.vhd(166)" {  } { { "tank_top_level.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/tank_top_level.vhd" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544083461995 "|tank_top_level"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_top_level VGA_top_level:VGA_component " "Elaborating entity \"VGA_top_level\" for hierarchy \"VGA_top_level:VGA_component\"" {  } { { "tank_top_level.vhd" "VGA_component" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/tank_top_level.vhd" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544083461998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pixelGenerator VGA_top_level:VGA_component\|pixelGenerator:videoGen " "Elaborating entity \"pixelGenerator\" for hierarchy \"VGA_top_level:VGA_component\|pixelGenerator:videoGen\"" {  } { { "VGA_top_level.vhd" "videoGen" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/VGA_top_level.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544083462002 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tank_A_display_2bit pixelGenerator.vhd(44) " "Verilog HDL or VHDL warning at pixelGenerator.vhd(44): object \"tank_A_display_2bit\" assigned a value but never read" {  } { { "pixelGenerator.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/pixelGenerator.vhd" 44 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1544083462004 "|tank_top_level|VGA_top_level:VGA_component|pixelGenerator:videoGen"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tank_B_display_2bit pixelGenerator.vhd(44) " "Verilog HDL or VHDL warning at pixelGenerator.vhd(44): object \"tank_B_display_2bit\" assigned a value but never read" {  } { { "pixelGenerator.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/pixelGenerator.vhd" 44 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1544083462004 "|tank_top_level|VGA_top_level:VGA_component|pixelGenerator:videoGen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_row_int pixelGenerator.vhd(75) " "VHDL Process Statement warning at pixelGenerator.vhd(75): signal \"pixel_row_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pixelGenerator.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/pixelGenerator.vhd" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1544083462004 "|tank_top_level|VGA_top_level:VGA_component|pixelGenerator:videoGen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tank_A_pos pixelGenerator.vhd(75) " "VHDL Process Statement warning at pixelGenerator.vhd(75): signal \"tank_A_pos\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pixelGenerator.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/pixelGenerator.vhd" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1544083462005 "|tank_top_level|VGA_top_level:VGA_component|pixelGenerator:videoGen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_column_int pixelGenerator.vhd(76) " "VHDL Process Statement warning at pixelGenerator.vhd(76): signal \"pixel_column_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pixelGenerator.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/pixelGenerator.vhd" 76 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1544083462005 "|tank_top_level|VGA_top_level:VGA_component|pixelGenerator:videoGen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tank_A_pos pixelGenerator.vhd(76) " "VHDL Process Statement warning at pixelGenerator.vhd(76): signal \"tank_A_pos\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pixelGenerator.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/pixelGenerator.vhd" 76 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1544083462005 "|tank_top_level|VGA_top_level:VGA_component|pixelGenerator:videoGen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tank_A_display pixelGenerator.vhd(77) " "VHDL Process Statement warning at pixelGenerator.vhd(77): signal \"tank_A_display\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pixelGenerator.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/pixelGenerator.vhd" 77 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1544083462005 "|tank_top_level|VGA_top_level:VGA_component|pixelGenerator:videoGen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_row_int pixelGenerator.vhd(82) " "VHDL Process Statement warning at pixelGenerator.vhd(82): signal \"pixel_row_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pixelGenerator.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/pixelGenerator.vhd" 82 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1544083462005 "|tank_top_level|VGA_top_level:VGA_component|pixelGenerator:videoGen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tank_B_pos pixelGenerator.vhd(82) " "VHDL Process Statement warning at pixelGenerator.vhd(82): signal \"tank_B_pos\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pixelGenerator.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/pixelGenerator.vhd" 82 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1544083462005 "|tank_top_level|VGA_top_level:VGA_component|pixelGenerator:videoGen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_column_int pixelGenerator.vhd(83) " "VHDL Process Statement warning at pixelGenerator.vhd(83): signal \"pixel_column_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pixelGenerator.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/pixelGenerator.vhd" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1544083462005 "|tank_top_level|VGA_top_level:VGA_component|pixelGenerator:videoGen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tank_B_pos pixelGenerator.vhd(83) " "VHDL Process Statement warning at pixelGenerator.vhd(83): signal \"tank_B_pos\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pixelGenerator.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/pixelGenerator.vhd" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1544083462005 "|tank_top_level|VGA_top_level:VGA_component|pixelGenerator:videoGen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tank_B_display pixelGenerator.vhd(84) " "VHDL Process Statement warning at pixelGenerator.vhd(84): signal \"tank_B_display\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pixelGenerator.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/pixelGenerator.vhd" 84 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1544083462005 "|tank_top_level|VGA_top_level:VGA_component|pixelGenerator:videoGen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bullet_B_pos pixelGenerator.vhd(93) " "VHDL Process Statement warning at pixelGenerator.vhd(93): signal \"bullet_B_pos\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pixelGenerator.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/pixelGenerator.vhd" 93 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1544083462005 "|tank_top_level|VGA_top_level:VGA_component|pixelGenerator:videoGen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_column_int pixelGenerator.vhd(93) " "VHDL Process Statement warning at pixelGenerator.vhd(93): signal \"pixel_column_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pixelGenerator.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/pixelGenerator.vhd" 93 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1544083462005 "|tank_top_level|VGA_top_level:VGA_component|pixelGenerator:videoGen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bullet_B_pos pixelGenerator.vhd(94) " "VHDL Process Statement warning at pixelGenerator.vhd(94): signal \"bullet_B_pos\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pixelGenerator.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/pixelGenerator.vhd" 94 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1544083462005 "|tank_top_level|VGA_top_level:VGA_component|pixelGenerator:videoGen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_row_int pixelGenerator.vhd(94) " "VHDL Process Statement warning at pixelGenerator.vhd(94): signal \"pixel_row_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pixelGenerator.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/pixelGenerator.vhd" 94 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1544083462005 "|tank_top_level|VGA_top_level:VGA_component|pixelGenerator:videoGen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bullet_B_display pixelGenerator.vhd(95) " "VHDL Process Statement warning at pixelGenerator.vhd(95): signal \"bullet_B_display\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pixelGenerator.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/pixelGenerator.vhd" 95 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1544083462005 "|tank_top_level|VGA_top_level:VGA_component|pixelGenerator:videoGen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bullet_A_pos pixelGenerator.vhd(97) " "VHDL Process Statement warning at pixelGenerator.vhd(97): signal \"bullet_A_pos\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pixelGenerator.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/pixelGenerator.vhd" 97 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1544083462006 "|tank_top_level|VGA_top_level:VGA_component|pixelGenerator:videoGen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_column_int pixelGenerator.vhd(97) " "VHDL Process Statement warning at pixelGenerator.vhd(97): signal \"pixel_column_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pixelGenerator.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/pixelGenerator.vhd" 97 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1544083462006 "|tank_top_level|VGA_top_level:VGA_component|pixelGenerator:videoGen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bullet_A_pos pixelGenerator.vhd(98) " "VHDL Process Statement warning at pixelGenerator.vhd(98): signal \"bullet_A_pos\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pixelGenerator.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/pixelGenerator.vhd" 98 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1544083462006 "|tank_top_level|VGA_top_level:VGA_component|pixelGenerator:videoGen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_row_int pixelGenerator.vhd(98) " "VHDL Process Statement warning at pixelGenerator.vhd(98): signal \"pixel_row_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pixelGenerator.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/pixelGenerator.vhd" 98 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1544083462006 "|tank_top_level|VGA_top_level:VGA_component|pixelGenerator:videoGen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bullet_A_display pixelGenerator.vhd(99) " "VHDL Process Statement warning at pixelGenerator.vhd(99): signal \"bullet_A_display\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pixelGenerator.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/pixelGenerator.vhd" 99 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1544083462006 "|tank_top_level|VGA_top_level:VGA_component|pixelGenerator:videoGen"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_SYNC VGA_top_level:VGA_component\|VGA_SYNC:videoSync " "Elaborating entity \"VGA_SYNC\" for hierarchy \"VGA_top_level:VGA_component\|VGA_SYNC:videoSync\"" {  } { { "VGA_top_level.vhd" "videoSync" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/VGA_top_level.vhd" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544083462009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ps2 ps2:Keyboard " "Elaborating entity \"ps2\" for hierarchy \"ps2:Keyboard\"" {  } { { "tank_top_level.vhd" "Keyboard" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/tank_top_level.vhd" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544083462013 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "hists ps2.vhd(56) " "Verilog HDL or VHDL warning at ps2.vhd(56): object \"hists\" assigned a value but never read" {  } { { "ps2.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/ps2.vhd" 56 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1544083462014 "|tank_top_level|ps2:Keyboard"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyboard ps2:Keyboard\|keyboard:u1 " "Elaborating entity \"keyboard\" for hierarchy \"ps2:Keyboard\|keyboard:u1\"" {  } { { "ps2.vhd" "u1" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/ps2.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544083462016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oneshot ps2:Keyboard\|oneshot:pulser " "Elaborating entity \"oneshot\" for hierarchy \"ps2:Keyboard\|oneshot:pulser\"" {  } { { "ps2.vhd" "pulser" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/ps2.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544083462019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "game_logic game_logic:logic_component " "Elaborating entity \"game_logic\" for hierarchy \"game_logic:logic_component\"" {  } { { "tank_top_level.vhd" "logic_component" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/tank_top_level.vhd" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544083462022 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "speed_A_updated game_logic.vhd(67) " "Verilog HDL or VHDL warning at game_logic.vhd(67): object \"speed_A_updated\" assigned a value but never read" {  } { { "game_logic.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/game_logic.vhd" 67 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1544083462027 "|tank_top_level|game_logic:logic_component"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "speed_B_updated game_logic.vhd(67) " "Verilog HDL or VHDL warning at game_logic.vhd(67): object \"speed_B_updated\" assigned a value but never read" {  } { { "game_logic.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/game_logic.vhd" 67 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1544083462028 "|tank_top_level|game_logic:logic_component"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tank tank:tank_A " "Elaborating entity \"tank\" for hierarchy \"tank:tank_A\"" {  } { { "tank_top_level.vhd" "tank_A" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/tank_top_level.vhd" 267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544083462205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tank tank:tank_B " "Elaborating entity \"tank\" for hierarchy \"tank:tank_B\"" {  } { { "tank_top_level.vhd" "tank_B" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/tank_top_level.vhd" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544083462211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bullet bullet:bullet_A " "Elaborating entity \"bullet\" for hierarchy \"bullet:bullet_A\"" {  } { { "tank_top_level.vhd" "bullet_A" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/tank_top_level.vhd" 297 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544083462216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bullet bullet:bullet_B " "Elaborating entity \"bullet\" for hierarchy \"bullet:bullet_B\"" {  } { { "tank_top_level.vhd" "bullet_B" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/tank_top_level.vhd" 312 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544083462221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "leddcd leddcd:score_decoder_A " "Elaborating entity \"leddcd\" for hierarchy \"leddcd:score_decoder_A\"" {  } { { "tank_top_level.vhd" "score_decoder_A" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/tank_top_level.vhd" 327 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544083462225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2lcd de2lcd:lcd_message " "Elaborating entity \"de2lcd\" for hierarchy \"de2lcd:lcd_message\"" {  } { { "tank_top_level.vhd" "lcd_message" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/tank_top_level.vhd" 339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544083462228 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SEC_LED de2lcd.vhd(8) " "VHDL Signal Declaration warning at de2lcd.vhd(8): used implicit default value for signal \"SEC_LED\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de2lcd.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/de2lcd.vhd" 8 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1544083462231 "|tank_top_level|de2lcd:lcd_message"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "init de2lcd.vhd(52) " "VHDL Process Statement warning at de2lcd.vhd(52): inferring latch(es) for signal or variable \"init\", which holds its previous value in one or more paths through the process" {  } { { "de2lcd.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/de2lcd.vhd" 52 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1544083462231 "|tank_top_level|de2lcd:lcd_message"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "init de2lcd.vhd(56) " "Inferred latch for \"init\" at de2lcd.vhd(56)" {  } { { "de2lcd.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/de2lcd.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544083462231 "|tank_top_level|de2lcd:lcd_message"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "player_B_fire " "Latch player_B_fire has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps2:Keyboard\|history1\[7\] " "Ports D and ENA on the latch are fed by the same signal ps2:Keyboard\|history1\[7\]" {  } { { "ps2.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/ps2.vhd" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544083465409 ""}  } { { "tank_top_level.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/tank_top_level.vhd" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544083465409 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "player_A_fire " "Latch player_A_fire has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE ps2:Keyboard\|history1\[7\] " "Ports ENA and PRE on the latch are fed by the same signal ps2:Keyboard\|history1\[7\]" {  } { { "ps2.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/ps2.vhd" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544083465409 ""}  } { { "tank_top_level.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/tank_top_level.vhd" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544083465409 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "player_A_speed " "Latch player_A_speed has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps2:Keyboard\|history0\[7\] " "Ports D and ENA on the latch are fed by the same signal ps2:Keyboard\|history0\[7\]" {  } { { "ps2.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/ps2.vhd" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544083465409 ""}  } { { "tank_top_level.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/tank_top_level.vhd" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544083465409 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "tank.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/tank.vhd" 34 -1 0 } } { "bullet.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/bullet.vhd" 35 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1544083465426 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1544083465426 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "de2lcd:lcd_message\|DATA_BUS\[0\]~synth " "Node \"de2lcd:lcd_message\|DATA_BUS\[0\]~synth\"" {  } { { "de2lcd.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/de2lcd.vhd" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544083466383 ""} { "Warning" "WMLS_MLS_NODE_NAME" "de2lcd:lcd_message\|DATA_BUS\[1\]~synth " "Node \"de2lcd:lcd_message\|DATA_BUS\[1\]~synth\"" {  } { { "de2lcd.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/de2lcd.vhd" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544083466383 ""} { "Warning" "WMLS_MLS_NODE_NAME" "de2lcd:lcd_message\|DATA_BUS\[2\]~synth " "Node \"de2lcd:lcd_message\|DATA_BUS\[2\]~synth\"" {  } { { "de2lcd.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/de2lcd.vhd" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544083466383 ""} { "Warning" "WMLS_MLS_NODE_NAME" "de2lcd:lcd_message\|DATA_BUS\[3\]~synth " "Node \"de2lcd:lcd_message\|DATA_BUS\[3\]~synth\"" {  } { { "de2lcd.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/de2lcd.vhd" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544083466383 ""} { "Warning" "WMLS_MLS_NODE_NAME" "de2lcd:lcd_message\|DATA_BUS\[4\]~synth " "Node \"de2lcd:lcd_message\|DATA_BUS\[4\]~synth\"" {  } { { "de2lcd.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/de2lcd.vhd" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544083466383 ""} { "Warning" "WMLS_MLS_NODE_NAME" "de2lcd:lcd_message\|DATA_BUS\[5\]~synth " "Node \"de2lcd:lcd_message\|DATA_BUS\[5\]~synth\"" {  } { { "de2lcd.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/de2lcd.vhd" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544083466383 ""} { "Warning" "WMLS_MLS_NODE_NAME" "de2lcd:lcd_message\|DATA_BUS\[6\]~synth " "Node \"de2lcd:lcd_message\|DATA_BUS\[6\]~synth\"" {  } { { "de2lcd.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/de2lcd.vhd" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544083466383 ""} { "Warning" "WMLS_MLS_NODE_NAME" "de2lcd:lcd_message\|DATA_BUS\[7\]~synth " "Node \"de2lcd:lcd_message\|DATA_BUS\[7\]~synth\"" {  } { { "de2lcd.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/de2lcd.vhd" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544083466383 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1544083466383 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_ON VCC " "Pin \"LCD_ON\" is stuck at VCC" {  } { { "tank_top_level.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/tank_top_level.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544083466384 "|tank_top_level|LCD_ON"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEC_LED GND " "Pin \"SEC_LED\" is stuck at GND" {  } { { "tank_top_level.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/tank_top_level.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544083466384 "|tank_top_level|SEC_LED"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RW GND " "Pin \"LCD_RW\" is stuck at GND" {  } { { "tank_top_level.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/tank_top_level.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544083466384 "|tank_top_level|LCD_RW"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1544083466384 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1544083466622 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "game_logic:logic_component\|score_A_out\[0\] Low " "Register game_logic:logic_component\|score_A_out\[0\] will power up to Low" {  } { { "game_logic.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/game_logic.vhd" 376 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1544083466863 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "game_logic:logic_component\|score_B_out\[0\] Low " "Register game_logic:logic_component\|score_B_out\[0\] will power up to Low" {  } { { "game_logic.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/game_logic.vhd" 376 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1544083466863 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "game_logic:logic_component\|score_A_out\[31\] Low " "Register game_logic:logic_component\|score_A_out\[31\] will power up to Low" {  } { { "game_logic.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/game_logic.vhd" 376 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1544083466863 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "game_logic:logic_component\|score_B_out\[31\] Low " "Register game_logic:logic_component\|score_B_out\[31\] will power up to Low" {  } { { "game_logic.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/game_logic.vhd" 376 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1544083466863 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "bullet:bullet_B\|curr_pos\[1\]\[31\] Low " "Register bullet:bullet_B\|curr_pos\[1\]\[31\] will power up to Low" {  } { { "bullet.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/bullet.vhd" 35 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1544083466863 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "bullet:bullet_B\|curr_pos\[1\]\[4\] High " "Register bullet:bullet_B\|curr_pos\[1\]\[4\] will power up to High" {  } { { "bullet.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/bullet.vhd" 35 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1544083466863 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "bullet:bullet_B\|curr_pos\[1\]\[3\] High " "Register bullet:bullet_B\|curr_pos\[1\]\[3\] will power up to High" {  } { { "bullet.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/bullet.vhd" 35 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1544083466863 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "bullet:bullet_B\|curr_pos\[1\]\[2\] High " "Register bullet:bullet_B\|curr_pos\[1\]\[2\] will power up to High" {  } { { "bullet.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/bullet.vhd" 35 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1544083466863 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "bullet:bullet_B\|curr_pos\[1\]\[1\] High " "Register bullet:bullet_B\|curr_pos\[1\]\[1\] will power up to High" {  } { { "bullet.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/bullet.vhd" 35 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1544083466863 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "bullet:bullet_B\|curr_pos\[1\]\[0\] Low " "Register bullet:bullet_B\|curr_pos\[1\]\[0\] will power up to Low" {  } { { "bullet.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/bullet.vhd" 35 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1544083466863 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "tank:tank_A\|curr_speed\[31\] Low " "Register tank:tank_A\|curr_speed\[31\] will power up to Low" {  } { { "tank.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/tank.vhd" 34 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1544083466863 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "tank:tank_A\|curr_pos\[0\]\[31\] Low " "Register tank:tank_A\|curr_pos\[0\]\[31\] will power up to Low" {  } { { "tank.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/tank.vhd" 34 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1544083466863 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "tank:tank_A\|curr_pos\[0\]\[8\] High " "Register tank:tank_A\|curr_pos\[0\]\[8\] will power up to High" {  } { { "tank.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/tank.vhd" 34 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1544083466863 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "tank:tank_A\|curr_pos\[0\]\[6\] High " "Register tank:tank_A\|curr_pos\[0\]\[6\] will power up to High" {  } { { "tank.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/tank.vhd" 34 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1544083466863 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "tank:tank_A\|curr_speed\[2\] High " "Register tank:tank_A\|curr_speed\[2\] will power up to High" {  } { { "tank.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/tank.vhd" 34 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1544083466863 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "tank:tank_A\|curr_pos\[0\]\[0\] Low " "Register tank:tank_A\|curr_pos\[0\]\[0\] will power up to Low" {  } { { "tank.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/tank.vhd" 34 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1544083466863 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "bullet:bullet_B\|curr_pos\[0\]\[31\] Low " "Register bullet:bullet_B\|curr_pos\[0\]\[31\] will power up to Low" {  } { { "bullet.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/bullet.vhd" 35 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1544083466863 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "bullet:bullet_B\|curr_pos\[0\]\[8\] High " "Register bullet:bullet_B\|curr_pos\[0\]\[8\] will power up to High" {  } { { "bullet.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/bullet.vhd" 35 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1544083466863 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "bullet:bullet_B\|curr_pos\[0\]\[6\] High " "Register bullet:bullet_B\|curr_pos\[0\]\[6\] will power up to High" {  } { { "bullet.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/bullet.vhd" 35 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1544083466863 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "bullet:bullet_B\|curr_pos\[0\]\[0\] Low " "Register bullet:bullet_B\|curr_pos\[0\]\[0\] will power up to Low" {  } { { "bullet.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/bullet.vhd" 35 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1544083466863 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "tank:tank_A\|curr_pos\[1\]\[0\] Low " "Register tank:tank_A\|curr_pos\[1\]\[0\] will power up to Low" {  } { { "tank.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/tank.vhd" 34 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1544083466863 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "tank:tank_A\|curr_pos\[1\]\[1\] High " "Register tank:tank_A\|curr_pos\[1\]\[1\] will power up to High" {  } { { "tank.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/tank.vhd" 34 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1544083466863 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "tank:tank_B\|curr_speed\[31\] Low " "Register tank:tank_B\|curr_speed\[31\] will power up to Low" {  } { { "tank.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/tank.vhd" 34 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1544083466863 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "tank:tank_B\|curr_pos\[0\]\[31\] Low " "Register tank:tank_B\|curr_pos\[0\]\[31\] will power up to Low" {  } { { "tank.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/tank.vhd" 34 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1544083466863 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "tank:tank_B\|curr_pos\[0\]\[8\] High " "Register tank:tank_B\|curr_pos\[0\]\[8\] will power up to High" {  } { { "tank.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/tank.vhd" 34 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1544083466863 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "tank:tank_B\|curr_pos\[0\]\[6\] High " "Register tank:tank_B\|curr_pos\[0\]\[6\] will power up to High" {  } { { "tank.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/tank.vhd" 34 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1544083466863 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "tank:tank_B\|curr_speed\[2\] High " "Register tank:tank_B\|curr_speed\[2\] will power up to High" {  } { { "tank.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/tank.vhd" 34 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1544083466863 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "tank:tank_B\|curr_pos\[0\]\[0\] Low " "Register tank:tank_B\|curr_pos\[0\]\[0\] will power up to Low" {  } { { "tank.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/tank.vhd" 34 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1544083466863 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "bullet:bullet_A\|curr_pos\[1\]\[31\] Low " "Register bullet:bullet_A\|curr_pos\[1\]\[31\] will power up to Low" {  } { { "bullet.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/bullet.vhd" 35 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1544083466863 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "bullet:bullet_A\|curr_pos\[1\]\[8\] High " "Register bullet:bullet_A\|curr_pos\[1\]\[8\] will power up to High" {  } { { "bullet.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/bullet.vhd" 35 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1544083466863 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "bullet:bullet_A\|curr_pos\[1\]\[7\] High " "Register bullet:bullet_A\|curr_pos\[1\]\[7\] will power up to High" {  } { { "bullet.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/bullet.vhd" 35 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1544083466863 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "bullet:bullet_A\|curr_pos\[1\]\[6\] High " "Register bullet:bullet_A\|curr_pos\[1\]\[6\] will power up to High" {  } { { "bullet.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/bullet.vhd" 35 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1544083466863 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "bullet:bullet_A\|curr_pos\[1\]\[0\] Low " "Register bullet:bullet_A\|curr_pos\[1\]\[0\] will power up to Low" {  } { { "bullet.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/bullet.vhd" 35 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1544083466863 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "bullet:bullet_A\|curr_pos\[1\]\[1\] High " "Register bullet:bullet_A\|curr_pos\[1\]\[1\] will power up to High" {  } { { "bullet.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/bullet.vhd" 35 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1544083466863 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "bullet:bullet_A\|curr_pos\[0\]\[31\] Low " "Register bullet:bullet_A\|curr_pos\[0\]\[31\] will power up to Low" {  } { { "bullet.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/bullet.vhd" 35 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1544083466863 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "bullet:bullet_A\|curr_pos\[0\]\[8\] High " "Register bullet:bullet_A\|curr_pos\[0\]\[8\] will power up to High" {  } { { "bullet.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/bullet.vhd" 35 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1544083466863 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "bullet:bullet_A\|curr_pos\[0\]\[6\] High " "Register bullet:bullet_A\|curr_pos\[0\]\[6\] will power up to High" {  } { { "bullet.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/bullet.vhd" 35 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1544083466863 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "bullet:bullet_A\|curr_pos\[0\]\[0\] Low " "Register bullet:bullet_A\|curr_pos\[0\]\[0\] will power up to Low" {  } { { "bullet.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/bullet.vhd" 35 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1544083466863 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1544083466863 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1544083468522 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1544083468911 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544083468911 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clock_50MHZ " "No output dependent on input pin \"clock_50MHZ\"" {  } { { "tank_top_level.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/tank_top_level.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1544083469198 "|tank_top_level|clock_50MHZ"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1544083469198 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3204 " "Implemented 3204 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1544083469199 ""} { "Info" "ICUT_CUT_TM_OPINS" "48 " "Implemented 48 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1544083469199 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Implemented 8 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1544083469199 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3143 " "Implemented 3143 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1544083469199 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1544083469199 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 106 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 106 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "672 " "Peak virtual memory: 672 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1544083469231 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 06 02:04:29 2018 " "Processing ended: Thu Dec 06 02:04:29 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1544083469231 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1544083469231 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:47 " "Total CPU time (on all processors): 00:00:47" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1544083469231 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1544083469231 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1544083470787 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1544083470797 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 06 02:04:30 2018 " "Processing started: Thu Dec 06 02:04:30 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1544083470797 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1544083470797 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off tank_top_level -c tank_top_level " "Command: quartus_fit --read_settings_files=off --write_settings_files=off tank_top_level -c tank_top_level" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1544083470798 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1544083470981 ""}
{ "Info" "0" "" "Project  = tank_top_level" {  } {  } 0 0 "Project  = tank_top_level" 0 0 "Fitter" 0 0 1544083470982 ""}
{ "Info" "0" "" "Revision = tank_top_level" {  } {  } 0 0 "Revision = tank_top_level" 0 0 "Fitter" 0 0 1544083470982 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1544083471116 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1544083471117 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "tank_top_level EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"tank_top_level\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1544083471149 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1544083471256 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1544083471256 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1544083471762 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1544083471772 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1544083472110 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1544083472110 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1544083472110 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1544083472110 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1544083472110 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1544083472110 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1544083472110 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1544083472110 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1544083472110 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1544083472110 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/Final_Project/git/" { { 0 { 0 ""} 0 5771 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1544083472122 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/Final_Project/git/" { { 0 { 0 ""} 0 5773 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1544083472122 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/Final_Project/git/" { { 0 { 0 ""} 0 5775 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1544083472122 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/Final_Project/git/" { { 0 { 0 ""} 0 5777 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1544083472122 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/Final_Project/git/" { { 0 { 0 ""} 0 5779 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1544083472122 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1544083472122 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1544083472126 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 61 " "No exact pin location assignment(s) for 1 pins of 61 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1544083473935 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "3 " "The Timing Analyzer is analyzing 3 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1544083474559 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "tank_top_level.sdc " "Synopsys Design Constraints File file not found: 'tank_top_level.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1544083474563 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1544083474563 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: player_A_speed~0  from: datab  to: combout " "Cell: player_A_speed~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544083474592 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1544083474592 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1544083474617 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1544083474619 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1544083474620 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node clk~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1544083474868 ""}  } { { "tank_top_level.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/tank_top_level.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/Final_Project/git/" { { 0 { 0 ""} 0 5764 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1544083474868 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock_divided  " "Automatically promoted node clock_divided " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1544083474868 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clock_divided~0 " "Destination node clock_divided~0" {  } { { "tank_top_level.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/tank_top_level.vhd" 56 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/Final_Project/git/" { { 0 { 0 ""} 0 4687 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1544083474868 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1544083474868 ""}  } { { "tank_top_level.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/tank_top_level.vhd" 56 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/Final_Project/git/" { { 0 { 0 ""} 0 1750 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1544083474868 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "de2lcd:lcd_message\|CLK_400HZ  " "Automatically promoted node de2lcd:lcd_message\|CLK_400HZ " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1544083474869 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "de2lcd:lcd_message\|CLK_400HZ~0 " "Destination node de2lcd:lcd_message\|CLK_400HZ~0" {  } { { "de2lcd.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/de2lcd.vhd" 28 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/Final_Project/git/" { { 0 { 0 ""} 0 4374 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1544083474869 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1544083474869 ""}  } { { "de2lcd.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/de2lcd.vhd" 28 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/Final_Project/git/" { { 0 { 0 ""} 0 119 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1544083474869 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "VGA_top_level:VGA_component\|VGA_SYNC:videoSync\|pixel_clock_int  " "Automatically promoted node VGA_top_level:VGA_component\|VGA_SYNC:videoSync\|pixel_clock_int " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1544083474869 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_top_level:VGA_component\|VGA_SYNC:videoSync\|pixel_clock_int~0 " "Destination node VGA_top_level:VGA_component\|VGA_SYNC:videoSync\|pixel_clock_int~0" {  } { { "vga_sync.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/vga_sync.vhd" 55 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/Final_Project/git/" { { 0 { 0 ""} 0 5607 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1544083474869 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_CLK~output " "Destination node VGA_CLK~output" {  } { { "tank_top_level.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/tank_top_level.vhd" 24 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/Final_Project/git/" { { 0 { 0 ""} 0 5740 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1544083474869 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1544083474869 ""}  } { { "vga_sync.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/vga_sync.vhd" 55 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/Final_Project/git/" { { 0 { 0 ""} 0 1635 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1544083474869 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ps2:Keyboard\|keyboard:u1\|keyboard_clk_filtered  " "Automatically promoted node ps2:Keyboard\|keyboard:u1\|keyboard_clk_filtered " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1544083474869 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ps2:Keyboard\|keyboard:u1\|keyboard_clk_filtered~1 " "Destination node ps2:Keyboard\|keyboard:u1\|keyboard_clk_filtered~1" {  } { { "keyboard.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/keyboard.vhd" 19 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/Final_Project/git/" { { 0 { 0 ""} 0 5350 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1544083474869 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ps2:Keyboard\|keyboard:u1\|keyboard_clk_filtered~2 " "Destination node ps2:Keyboard\|keyboard:u1\|keyboard_clk_filtered~2" {  } { { "keyboard.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/keyboard.vhd" 19 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/Final_Project/git/" { { 0 { 0 ""} 0 5351 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1544083474869 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ps2:Keyboard\|keyboard:u1\|keyboard_clk_filtered~3 " "Destination node ps2:Keyboard\|keyboard:u1\|keyboard_clk_filtered~3" {  } { { "keyboard.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/keyboard.vhd" 19 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/Final_Project/git/" { { 0 { 0 ""} 0 5352 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1544083474869 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1544083474869 ""}  } { { "keyboard.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/keyboard.vhd" 19 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/Final_Project/git/" { { 0 { 0 ""} 0 1557 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1544083474869 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1544083475469 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1544083475474 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1544083475474 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1544083475483 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1544083475494 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1544083475503 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1544083475503 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1544083475508 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1544083475673 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1544083475679 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1544083475679 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "1 unused 2.5V 1 0 0 " "Number of I/O pins in group: 1 (unused VREF, 2.5V VCCIO, 1 input, 0 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1544083475697 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1544083475697 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1544083475697 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 2.5V 18 38 " "I/O bank number 1 does not use VREF pins and has 2.5V VCCIO pins. 18 total pin(s) used --  38 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1544083475699 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 62 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  62 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1544083475699 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 73 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1544083475699 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 2.5V 14 57 " "I/O bank number 4 does not use VREF pins and has 2.5V VCCIO pins. 14 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1544083475699 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 1 64 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  64 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1544083475699 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 57 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1544083475699 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 2 70 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 2 total pin(s) used --  70 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1544083475699 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 2.5V 28 43 " "I/O bank number 8 does not use VREF pins and has 2.5V VCCIO pins. 28 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1544083475699 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1544083475699 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1544083475699 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "A_fire_pb_n " "Node \"A_fire_pb_n\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A_fire_pb_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544083476388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "B_fire_pb_n " "Node \"B_fire_pb_n\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "B_fire_pb_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544083476388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "keyboard_test " "Node \"keyboard_test\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "keyboard_test" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544083476388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "keyboard_test2 " "Node \"keyboard_test2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "keyboard_test2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544083476388 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1544083476388 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1544083476389 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1544083476398 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1544083481213 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1544083482545 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1544083482642 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1544083500066 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:18 " "Fitter placement operations ending: elapsed time is 00:00:18" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1544083500066 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1544083500858 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "17 X58_Y37 X68_Y48 " "Router estimated peak interconnect usage is 17% of the available device resources in the region that extends from location X58_Y37 to location X68_Y48" {  } { { "loc" "" { Generic "C:/intelFPGA_lite/18.1/Final_Project/git/" { { 1 { 0 "Router estimated peak interconnect usage is 17% of the available device resources in the region that extends from location X58_Y37 to location X68_Y48"} { { 12 { 0 ""} 58 37 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1544083507372 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1544083507372 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1544083513126 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1544083513126 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:08 " "Fitter routing operations ending: elapsed time is 00:00:08" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1544083513131 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 3.22 " "Total time spent on timing analysis during the Fitter is 3.22 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1544083513359 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1544083513393 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1544083514133 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1544083514135 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1544083514803 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1544083515847 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1544083517086 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "8 " "Following 8 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DATA_BUS\[0\] a permanently enabled " "Pin DATA_BUS\[0\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DATA_BUS[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DATA_BUS\[0\]" } } } } { "tank_top_level.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/tank_top_level.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/Final_Project/git/" { { 0 { 0 ""} 0 30 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544083517117 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DATA_BUS\[1\] a permanently enabled " "Pin DATA_BUS\[1\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DATA_BUS[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DATA_BUS\[1\]" } } } } { "tank_top_level.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/tank_top_level.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/Final_Project/git/" { { 0 { 0 ""} 0 29 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544083517117 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DATA_BUS\[2\] a permanently enabled " "Pin DATA_BUS\[2\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DATA_BUS[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DATA_BUS\[2\]" } } } } { "tank_top_level.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/tank_top_level.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/Final_Project/git/" { { 0 { 0 ""} 0 28 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544083517117 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DATA_BUS\[3\] a permanently enabled " "Pin DATA_BUS\[3\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DATA_BUS[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DATA_BUS\[3\]" } } } } { "tank_top_level.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/tank_top_level.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/Final_Project/git/" { { 0 { 0 ""} 0 27 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544083517117 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DATA_BUS\[4\] a permanently enabled " "Pin DATA_BUS\[4\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DATA_BUS[4] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DATA_BUS\[4\]" } } } } { "tank_top_level.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/tank_top_level.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/Final_Project/git/" { { 0 { 0 ""} 0 26 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544083517117 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DATA_BUS\[5\] a permanently enabled " "Pin DATA_BUS\[5\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DATA_BUS[5] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DATA_BUS\[5\]" } } } } { "tank_top_level.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/tank_top_level.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/Final_Project/git/" { { 0 { 0 ""} 0 25 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544083517117 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DATA_BUS\[6\] a permanently enabled " "Pin DATA_BUS\[6\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DATA_BUS[6] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DATA_BUS\[6\]" } } } } { "tank_top_level.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/tank_top_level.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/Final_Project/git/" { { 0 { 0 ""} 0 24 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544083517117 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DATA_BUS\[7\] a permanently enabled " "Pin DATA_BUS\[7\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DATA_BUS[7] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DATA_BUS\[7\]" } } } } { "tank_top_level.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/tank_top_level.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/Final_Project/git/" { { 0 { 0 ""} 0 23 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544083517117 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1544083517117 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/18.1/Final_Project/git/output_files/tank_top_level.fit.smsg " "Generated suppressed messages file C:/intelFPGA_lite/18.1/Final_Project/git/output_files/tank_top_level.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1544083517345 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 13 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1370 " "Peak virtual memory: 1370 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1544083518129 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 06 02:05:18 2018 " "Processing ended: Thu Dec 06 02:05:18 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1544083518129 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:48 " "Elapsed time: 00:00:48" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1544083518129 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:10 " "Total CPU time (on all processors): 00:01:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1544083518129 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1544083518129 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1544083519525 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1544083519536 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 06 02:05:19 2018 " "Processing started: Thu Dec 06 02:05:19 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1544083519536 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1544083519536 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off tank_top_level -c tank_top_level " "Command: quartus_asm --read_settings_files=off --write_settings_files=off tank_top_level -c tank_top_level" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1544083519536 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1544083520053 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1544083523836 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1544083523992 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "555 " "Peak virtual memory: 555 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1544083524365 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 06 02:05:24 2018 " "Processing ended: Thu Dec 06 02:05:24 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1544083524365 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1544083524365 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1544083524365 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1544083524365 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1544083525056 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1544083525890 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1544083525901 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 06 02:05:25 2018 " "Processing started: Thu Dec 06 02:05:25 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1544083525901 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1544083525901 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta tank_top_level -c tank_top_level " "Command: quartus_sta tank_top_level -c tank_top_level" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1544083525902 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1544083526093 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1544083526480 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1544083526481 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1544083526581 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1544083526581 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "3 " "The Timing Analyzer is analyzing 3 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1544083527295 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "tank_top_level.sdc " "Synopsys Design Constraints File file not found: 'tank_top_level.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1544083527386 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1544083527387 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_divided clock_divided " "create_clock -period 1.000 -name clock_divided clock_divided" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1544083527401 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1544083527401 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ps2:Keyboard\|keyboard:u1\|scan_ready ps2:Keyboard\|keyboard:u1\|scan_ready " "create_clock -period 1.000 -name ps2:Keyboard\|keyboard:u1\|scan_ready ps2:Keyboard\|keyboard:u1\|scan_ready" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1544083527401 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ps2:Keyboard\|keyboard:u1\|keyboard_clk_filtered ps2:Keyboard\|keyboard:u1\|keyboard_clk_filtered " "create_clock -period 1.000 -name ps2:Keyboard\|keyboard:u1\|keyboard_clk_filtered ps2:Keyboard\|keyboard:u1\|keyboard_clk_filtered" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1544083527401 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ps2:Keyboard\|keyboard:u1\|ready_set ps2:Keyboard\|keyboard:u1\|ready_set " "create_clock -period 1.000 -name ps2:Keyboard\|keyboard:u1\|ready_set ps2:Keyboard\|keyboard:u1\|ready_set" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1544083527401 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ps2:Keyboard\|history0\[0\] ps2:Keyboard\|history0\[0\] " "create_clock -period 1.000 -name ps2:Keyboard\|history0\[0\] ps2:Keyboard\|history0\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1544083527401 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name VGA_top_level:VGA_component\|VGA_SYNC:videoSync\|pixel_clock_int VGA_top_level:VGA_component\|VGA_SYNC:videoSync\|pixel_clock_int " "create_clock -period 1.000 -name VGA_top_level:VGA_component\|VGA_SYNC:videoSync\|pixel_clock_int VGA_top_level:VGA_component\|VGA_SYNC:videoSync\|pixel_clock_int" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1544083527401 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name de2lcd:lcd_message\|CLK_400HZ de2lcd:lcd_message\|CLK_400HZ " "create_clock -period 1.000 -name de2lcd:lcd_message\|CLK_400HZ de2lcd:lcd_message\|CLK_400HZ" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1544083527401 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1544083527401 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: player_A_speed~0  from: datac  to: combout " "Cell: player_A_speed~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544083527419 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1544083527419 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1544083527434 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1544083527436 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1544083527438 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1544083527454 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1544083527695 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1544083527695 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.512 " "Worst-case setup slack is -8.512" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544083527698 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544083527698 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.512           -4950.203 clock_divided  " "   -8.512           -4950.203 clock_divided " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544083527698 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.593              -8.818 ps2:Keyboard\|history0\[0\]  " "   -4.593              -8.818 ps2:Keyboard\|history0\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544083527698 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.139            -134.629 clk  " "   -4.139            -134.629 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544083527698 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.084             -65.905 de2lcd:lcd_message\|CLK_400HZ  " "   -3.084             -65.905 de2lcd:lcd_message\|CLK_400HZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544083527698 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.660             -33.133 ps2:Keyboard\|keyboard:u1\|keyboard_clk_filtered  " "   -2.660             -33.133 ps2:Keyboard\|keyboard:u1\|keyboard_clk_filtered " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544083527698 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.532             -80.452 VGA_top_level:VGA_component\|VGA_SYNC:videoSync\|pixel_clock_int  " "   -2.532             -80.452 VGA_top_level:VGA_component\|VGA_SYNC:videoSync\|pixel_clock_int " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544083527698 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.611             -11.047 ps2:Keyboard\|keyboard:u1\|scan_ready  " "   -1.611             -11.047 ps2:Keyboard\|keyboard:u1\|scan_ready " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544083527698 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1544083527698 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.295 " "Worst-case hold slack is -1.295" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544083527721 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544083527721 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.295              -1.295 ps2:Keyboard\|history0\[0\]  " "   -1.295              -1.295 ps2:Keyboard\|history0\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544083527721 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.363               0.000 de2lcd:lcd_message\|CLK_400HZ  " "    0.363               0.000 de2lcd:lcd_message\|CLK_400HZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544083527721 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.385               0.000 clock_divided  " "    0.385               0.000 clock_divided " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544083527721 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.390               0.000 clk  " "    0.390               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544083527721 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 ps2:Keyboard\|keyboard:u1\|keyboard_clk_filtered  " "    0.403               0.000 ps2:Keyboard\|keyboard:u1\|keyboard_clk_filtered " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544083527721 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.404               0.000 VGA_top_level:VGA_component\|VGA_SYNC:videoSync\|pixel_clock_int  " "    0.404               0.000 VGA_top_level:VGA_component\|VGA_SYNC:videoSync\|pixel_clock_int " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544083527721 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.492               0.000 ps2:Keyboard\|keyboard:u1\|scan_ready  " "    0.492               0.000 ps2:Keyboard\|keyboard:u1\|scan_ready " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544083527721 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1544083527721 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.887 " "Worst-case recovery slack is -1.887" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544083527725 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544083527725 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.887              -1.887 ps2:Keyboard\|keyboard:u1\|ready_set  " "   -1.887              -1.887 ps2:Keyboard\|keyboard:u1\|ready_set " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544083527725 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1544083527725 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 2.341 " "Worst-case removal slack is 2.341" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544083527729 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544083527729 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.341               0.000 ps2:Keyboard\|keyboard:u1\|ready_set  " "    2.341               0.000 ps2:Keyboard\|keyboard:u1\|ready_set " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544083527729 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1544083527729 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544083527733 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544083527733 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -89.095 clk  " "   -3.000             -89.095 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544083527733 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.100             -16.282 ps2:Keyboard\|history0\[0\]  " "   -2.100             -16.282 ps2:Keyboard\|history0\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544083527733 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285           -1533.005 clock_divided  " "   -1.285           -1533.005 clock_divided " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544083527733 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285            -110.510 de2lcd:lcd_message\|CLK_400HZ  " "   -1.285            -110.510 de2lcd:lcd_message\|CLK_400HZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544083527733 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -57.825 VGA_top_level:VGA_component\|VGA_SYNC:videoSync\|pixel_clock_int  " "   -1.285             -57.825 VGA_top_level:VGA_component\|VGA_SYNC:videoSync\|pixel_clock_int " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544083527733 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -29.555 ps2:Keyboard\|keyboard:u1\|keyboard_clk_filtered  " "   -1.285             -29.555 ps2:Keyboard\|keyboard:u1\|keyboard_clk_filtered " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544083527733 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -20.560 ps2:Keyboard\|keyboard:u1\|scan_ready  " "   -1.285             -20.560 ps2:Keyboard\|keyboard:u1\|scan_ready " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544083527733 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -1.285 ps2:Keyboard\|keyboard:u1\|ready_set  " "   -1.285              -1.285 ps2:Keyboard\|keyboard:u1\|ready_set " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544083527733 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1544083527733 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 37 synchronizer chains. " "Report Metastability: Found 37 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1544083527966 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1544083527966 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1544083527977 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1544083528018 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1544083528807 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: player_A_speed~0  from: datac  to: combout " "Cell: player_A_speed~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544083529017 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1544083529017 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1544083529018 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1544083529078 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1544083529078 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.636 " "Worst-case setup slack is -7.636" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544083529085 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544083529085 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.636           -4401.604 clock_divided  " "   -7.636           -4401.604 clock_divided " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544083529085 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.225              -8.156 ps2:Keyboard\|history0\[0\]  " "   -4.225              -8.156 ps2:Keyboard\|history0\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544083529085 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.718            -116.033 clk  " "   -3.718            -116.033 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544083529085 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.770             -50.755 de2lcd:lcd_message\|CLK_400HZ  " "   -2.770             -50.755 de2lcd:lcd_message\|CLK_400HZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544083529085 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.319             -28.194 ps2:Keyboard\|keyboard:u1\|keyboard_clk_filtered  " "   -2.319             -28.194 ps2:Keyboard\|keyboard:u1\|keyboard_clk_filtered " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544083529085 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.253             -68.968 VGA_top_level:VGA_component\|VGA_SYNC:videoSync\|pixel_clock_int  " "   -2.253             -68.968 VGA_top_level:VGA_component\|VGA_SYNC:videoSync\|pixel_clock_int " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544083529085 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.316              -8.450 ps2:Keyboard\|keyboard:u1\|scan_ready  " "   -1.316              -8.450 ps2:Keyboard\|keyboard:u1\|scan_ready " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544083529085 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1544083529085 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.143 " "Worst-case hold slack is -1.143" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544083529112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544083529112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.143              -1.143 ps2:Keyboard\|history0\[0\]  " "   -1.143              -1.143 ps2:Keyboard\|history0\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544083529112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.336               0.000 de2lcd:lcd_message\|CLK_400HZ  " "    0.336               0.000 de2lcd:lcd_message\|CLK_400HZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544083529112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.337               0.000 clock_divided  " "    0.337               0.000 clock_divided " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544083529112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.350               0.000 clk  " "    0.350               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544083529112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 ps2:Keyboard\|keyboard:u1\|keyboard_clk_filtered  " "    0.354               0.000 ps2:Keyboard\|keyboard:u1\|keyboard_clk_filtered " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544083529112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.355               0.000 VGA_top_level:VGA_component\|VGA_SYNC:videoSync\|pixel_clock_int  " "    0.355               0.000 VGA_top_level:VGA_component\|VGA_SYNC:videoSync\|pixel_clock_int " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544083529112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453               0.000 ps2:Keyboard\|keyboard:u1\|scan_ready  " "    0.453               0.000 ps2:Keyboard\|keyboard:u1\|scan_ready " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544083529112 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1544083529112 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.571 " "Worst-case recovery slack is -1.571" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544083529119 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544083529119 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.571              -1.571 ps2:Keyboard\|keyboard:u1\|ready_set  " "   -1.571              -1.571 ps2:Keyboard\|keyboard:u1\|ready_set " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544083529119 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1544083529119 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 2.076 " "Worst-case removal slack is 2.076" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544083529127 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544083529127 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.076               0.000 ps2:Keyboard\|keyboard:u1\|ready_set  " "    2.076               0.000 ps2:Keyboard\|keyboard:u1\|ready_set " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544083529127 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1544083529127 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544083529135 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544083529135 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -89.095 clk  " "   -3.000             -89.095 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544083529135 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.811             -14.448 ps2:Keyboard\|history0\[0\]  " "   -1.811             -14.448 ps2:Keyboard\|history0\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544083529135 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285           -1533.005 clock_divided  " "   -1.285           -1533.005 clock_divided " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544083529135 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285            -110.510 de2lcd:lcd_message\|CLK_400HZ  " "   -1.285            -110.510 de2lcd:lcd_message\|CLK_400HZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544083529135 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -57.825 VGA_top_level:VGA_component\|VGA_SYNC:videoSync\|pixel_clock_int  " "   -1.285             -57.825 VGA_top_level:VGA_component\|VGA_SYNC:videoSync\|pixel_clock_int " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544083529135 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -29.555 ps2:Keyboard\|keyboard:u1\|keyboard_clk_filtered  " "   -1.285             -29.555 ps2:Keyboard\|keyboard:u1\|keyboard_clk_filtered " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544083529135 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -20.560 ps2:Keyboard\|keyboard:u1\|scan_ready  " "   -1.285             -20.560 ps2:Keyboard\|keyboard:u1\|scan_ready " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544083529135 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -1.285 ps2:Keyboard\|keyboard:u1\|ready_set  " "   -1.285              -1.285 ps2:Keyboard\|keyboard:u1\|ready_set " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544083529135 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1544083529135 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 37 synchronizer chains. " "Report Metastability: Found 37 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1544083529414 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1544083529414 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1544083529427 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: player_A_speed~0  from: datac  to: combout " "Cell: player_A_speed~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544083529607 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1544083529607 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1544083529609 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1544083529630 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1544083529630 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.792 " "Worst-case setup slack is -3.792" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544083529640 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544083529640 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.792           -1923.159 clock_divided  " "   -3.792           -1923.159 clock_divided " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544083529640 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.032              -3.785 ps2:Keyboard\|history0\[0\]  " "   -2.032              -3.785 ps2:Keyboard\|history0\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544083529640 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.601             -34.017 clk  " "   -1.601             -34.017 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544083529640 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.944              -4.015 de2lcd:lcd_message\|CLK_400HZ  " "   -0.944              -4.015 de2lcd:lcd_message\|CLK_400HZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544083529640 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.826              -4.062 ps2:Keyboard\|keyboard:u1\|keyboard_clk_filtered  " "   -0.826              -4.062 ps2:Keyboard\|keyboard:u1\|keyboard_clk_filtered " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544083529640 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.680             -17.192 VGA_top_level:VGA_component\|VGA_SYNC:videoSync\|pixel_clock_int  " "   -0.680             -17.192 VGA_top_level:VGA_component\|VGA_SYNC:videoSync\|pixel_clock_int " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544083529640 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.399              -2.060 ps2:Keyboard\|keyboard:u1\|scan_ready  " "   -0.399              -2.060 ps2:Keyboard\|keyboard:u1\|scan_ready " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544083529640 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1544083529640 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.687 " "Worst-case hold slack is -0.687" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544083529671 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544083529671 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.687              -0.687 ps2:Keyboard\|history0\[0\]  " "   -0.687              -0.687 ps2:Keyboard\|history0\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544083529671 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.154               0.000 de2lcd:lcd_message\|CLK_400HZ  " "    0.154               0.000 de2lcd:lcd_message\|CLK_400HZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544083529671 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.173               0.000 clock_divided  " "    0.173               0.000 clock_divided " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544083529671 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.180               0.000 clk  " "    0.180               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544083529671 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 ps2:Keyboard\|keyboard:u1\|keyboard_clk_filtered  " "    0.181               0.000 ps2:Keyboard\|keyboard:u1\|keyboard_clk_filtered " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544083529671 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.182               0.000 VGA_top_level:VGA_component\|VGA_SYNC:videoSync\|pixel_clock_int  " "    0.182               0.000 VGA_top_level:VGA_component\|VGA_SYNC:videoSync\|pixel_clock_int " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544083529671 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.223               0.000 ps2:Keyboard\|keyboard:u1\|scan_ready  " "    0.223               0.000 ps2:Keyboard\|keyboard:u1\|scan_ready " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544083529671 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1544083529671 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.589 " "Worst-case recovery slack is -0.589" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544083529685 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544083529685 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.589              -0.589 ps2:Keyboard\|keyboard:u1\|ready_set  " "   -0.589              -0.589 ps2:Keyboard\|keyboard:u1\|ready_set " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544083529685 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1544083529685 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.295 " "Worst-case removal slack is 1.295" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544083529698 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544083529698 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.295               0.000 ps2:Keyboard\|keyboard:u1\|ready_set  " "    1.295               0.000 ps2:Keyboard\|keyboard:u1\|ready_set " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544083529698 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1544083529698 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544083529711 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544083529711 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -74.138 clk  " "   -3.000             -74.138 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544083529711 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000           -1193.000 clock_divided  " "   -1.000           -1193.000 clock_divided " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544083529711 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -86.000 de2lcd:lcd_message\|CLK_400HZ  " "   -1.000             -86.000 de2lcd:lcd_message\|CLK_400HZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544083529711 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -45.000 VGA_top_level:VGA_component\|VGA_SYNC:videoSync\|pixel_clock_int  " "   -1.000             -45.000 VGA_top_level:VGA_component\|VGA_SYNC:videoSync\|pixel_clock_int " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544083529711 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -23.000 ps2:Keyboard\|keyboard:u1\|keyboard_clk_filtered  " "   -1.000             -23.000 ps2:Keyboard\|keyboard:u1\|keyboard_clk_filtered " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544083529711 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -16.000 ps2:Keyboard\|keyboard:u1\|scan_ready  " "   -1.000             -16.000 ps2:Keyboard\|keyboard:u1\|scan_ready " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544083529711 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 ps2:Keyboard\|keyboard:u1\|ready_set  " "   -1.000              -1.000 ps2:Keyboard\|keyboard:u1\|ready_set " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544083529711 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.954              -5.746 ps2:Keyboard\|history0\[0\]  " "   -0.954              -5.746 ps2:Keyboard\|history0\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544083529711 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1544083529711 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 37 synchronizer chains. " "Report Metastability: Found 37 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1544083530070 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1544083530070 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1544083530676 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1544083530695 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "700 " "Peak virtual memory: 700 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1544083530874 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 06 02:05:30 2018 " "Processing ended: Thu Dec 06 02:05:30 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1544083530874 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1544083530874 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1544083530874 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1544083530874 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 126 s " "Quartus Prime Full Compilation was successful. 0 errors, 126 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1544083531750 ""}
