#! /usr/local/bin/vvp
:ivl_version "11.0 (devel)" "(s20150603-148-g24d1f49)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "vhdl_textio";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fa971de8b50 .scope module, "main" "main" 2 2;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "CLK"
    .port_info 1 /INPUT 16 "Mem_Data_X"
    .port_info 2 /INPUT 16 "Mem_Data_Y"
    .port_info 3 /INPUT 12 "OP_Code"
    .port_info 4 /OUTPUT 16 "X"
    .port_info 5 /OUTPUT 16 "Y"
    .port_info 6 /OUTPUT 16 "Z"
o0x10cdc87d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fa971dfbce0_0 .net "CLK", 0 0, o0x10cdc87d8;  0 drivers
o0x10cdc8328 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x7fa971dfbd70_0 .net "Mem_Data_X", 15 0, o0x10cdc8328;  0 drivers
o0x10cdc8358 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x7fa971dfbe00_0 .net "Mem_Data_Y", 15 0, o0x10cdc8358;  0 drivers
o0x10cdc8cb8 .functor BUFZ 12, C4<zzzzzzzzzzzz>; HiZ drive
v0x7fa971dfbe90_0 .net "OP_Code", 11 0, o0x10cdc8cb8;  0 drivers
v0x7fa971dfbf20_0 .net "X", 15 0, v0x7fa971d049e0_0;  1 drivers
v0x7fa971dfbfb0_0 .net "Y", 15 0, v0x7fa971d18320_0;  1 drivers
v0x7fa972800000_0 .net "Z", 15 0, v0x7fa971d54000_0;  1 drivers
S_0x7fa971db0aa0 .scope module, "control" "control" 2 22, 3 2 0, S_0x7fa971de8b50;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 12 "opcode"
    .port_info 2 /INPUT 16 "Mem_Dat_X"
    .port_info 3 /INPUT 16 "Mem_Dat_Y"
    .port_info 4 /OUTPUT 16 "Aout"
    .port_info 5 /OUTPUT 16 "Bout"
    .port_info 6 /OUTPUT 16 "Cout"
    .port_info 7 /NODIR 0 ""
v0x7fa971c09140_0 .net "Aout", 15 0, v0x7fa971d049e0_0;  alias, 1 drivers
v0x7fa971defe60_0 .net "Bout", 15 0, v0x7fa971d18320_0;  alias, 1 drivers
v0x7fa971c05900_0 .net "Cout", 15 0, v0x7fa971d54000_0;  alias, 1 drivers
v0x7fa971c05990_0 .net "Mem_Dat_X", 15 0, o0x10cdc8328;  alias, 0 drivers
v0x7fa971c05a20_0 .net "Mem_Dat_Y", 15 0, o0x10cdc8358;  alias, 0 drivers
v0x7fa971c05ab0_0 .var "aoutregread", 0 0;
v0x7fa971c0e4d0_0 .var "aregread", 0 0;
v0x7fa971c0e560_0 .var "aregwrite", 0 0;
v0x7fa971c0e5f0_0 .var "boutregread", 0 0;
v0x7fa971c0e680_0 .var "bregwrite", 0 0;
v0x7fa971dfb760_0 .net "clk", 0 0, o0x10cdc87d8;  alias, 0 drivers
v0x7fa971dfb7f0_0 .var "counter", 6 0;
v0x7fa971dfb880_0 .var "coutregread", 0 0;
v0x7fa971dfb910_0 .var "cregread", 0 0;
v0x7fa971dfb9a0_0 .var "cregwrite", 0 0;
v0x7fa971dfba30_0 .var "evaluate", 0 0;
v0x7fa971dfbac0_0 .net "opcode", 11 0, o0x10cdc8cb8;  alias, 0 drivers
v0x7fa971dfbc50_0 .var "outregwrite", 1 0;
L_0x7fa972845050 .part o0x10cdc8cb8, 0, 4;
S_0x7fa971db1150 .scope module, "datapath" "datapath" 3 78, 4 3 0, S_0x7fa971db0aa0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 4 "op_code_alu"
    .port_info 2 /INPUT 1 "aregread"
    .port_info 3 /INPUT 1 "cregread"
    .port_info 4 /INPUT 1 "aregwrite"
    .port_info 5 /INPUT 1 "bregwrite"
    .port_info 6 /INPUT 1 "cregwrite"
    .port_info 7 /INPUT 1 "aoutregread"
    .port_info 8 /INPUT 1 "boutregread"
    .port_info 9 /INPUT 1 "coutregread"
    .port_info 10 /INPUT 2 "outregwrite"
    .port_info 11 /INPUT 16 "Mem_Dat_X"
    .port_info 12 /INPUT 16 "Mem_Dat_Y"
    .port_info 13 /OUTPUT 16 "Aout"
    .port_info 14 /OUTPUT 16 "Bout"
    .port_info 15 /OUTPUT 16 "Cout"
    .port_info 16 /OUTPUT 16 "Areg"
    .port_info 17 /OUTPUT 16 "Breg"
    .port_info 18 /OUTPUT 16 "Creg"
v0x7fa971d049e0_0 .var "Aout", 15 0;
v0x7fa971d52430_0 .var "Areg", 15 0;
v0x7fa971d18320_0 .var "Bout", 15 0;
v0x7fa971d53f70_0 .var "Breg", 15 0;
v0x7fa971d54000_0 .var "Cout", 15 0;
v0x7fa971d49680_0 .var "Creg", 15 0;
v0x7fa971d49710_0 .net "Mem_Dat_X", 15 0, o0x10cdc8328;  alias, 0 drivers
v0x7fa971d4b250_0 .net "Mem_Dat_Y", 15 0, o0x10cdc8358;  alias, 0 drivers
v0x7fa971d4b2e0_0 .net "X", 15 0, L_0x7fa972844200;  1 drivers
v0x7fa971d409e0_0 .net "Y", 15 0, L_0x7fa972844f30;  1 drivers
v0x7fa971d42530_0 .net "Z", 15 0, L_0x7fa972839bf0;  1 drivers
v0x7fa971d425c0_0 .net *"_s0", 31 0, L_0x7fa972843fc0;  1 drivers
v0x7fa971ced3c0_0 .net *"_s10", 31 0, L_0x7fa9728442e0;  1 drivers
L_0x10cdf0680 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fa971ced450_0 .net *"_s13", 30 0, L_0x10cdf0680;  1 drivers
L_0x10cdf06c8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7fa971ceef90_0 .net/2u *"_s14", 31 0, L_0x10cdf06c8;  1 drivers
v0x7fa971cef020_0 .net *"_s16", 0 0, L_0x7fa9728446d0;  1 drivers
v0x7fa971ce41d0_0 .net *"_s18", 31 0, L_0x7fa972844840;  1 drivers
L_0x10cdf0710 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fa971ce4260_0 .net *"_s21", 30 0, L_0x10cdf0710;  1 drivers
L_0x10cdf0758 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7fa971d91920_0 .net/2u *"_s22", 31 0, L_0x10cdf0758;  1 drivers
v0x7fa971d919b0_0 .net *"_s24", 0 0, L_0x7fa972844960;  1 drivers
v0x7fa971dc12c0_0 .net *"_s26", 31 0, L_0x7fa972844ac0;  1 drivers
L_0x10cdf07a0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fa971dc1350_0 .net *"_s29", 30 0, L_0x10cdf07a0;  1 drivers
L_0x10cdf05f0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fa971ceba80_0 .net *"_s3", 30 0, L_0x10cdf05f0;  1 drivers
L_0x10cdf07e8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7fa971cebb10_0 .net/2u *"_s30", 31 0, L_0x10cdf07e8;  1 drivers
v0x7fa971db84d0_0 .net *"_s32", 0 0, L_0x7fa972844be0;  1 drivers
v0x7fa971db8560_0 .net *"_s34", 15 0, L_0x7fa972844d50;  1 drivers
v0x7fa971db85f0_0 .net *"_s36", 15 0, L_0x7fa972844df0;  1 drivers
L_0x10cdf0638 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7fa971c2f380_0 .net/2u *"_s4", 31 0, L_0x10cdf0638;  1 drivers
v0x7fa971c2f410_0 .net *"_s6", 0 0, L_0x7fa9728440e0;  1 drivers
v0x7fa971c2f4a0_0 .net "aoutregread", 0 0, v0x7fa971c05ab0_0;  1 drivers
v0x7fa971c2f530_0 .net "aregread", 0 0, v0x7fa971c0e4d0_0;  1 drivers
v0x7fa971c1b900_0 .net "aregwrite", 0 0, v0x7fa971c0e560_0;  1 drivers
v0x7fa971c1b990_0 .net "boutregread", 0 0, v0x7fa971c0e5f0_0;  1 drivers
v0x7fa971c22f00_0 .net "bregwrite", 0 0, v0x7fa971c0e680_0;  1 drivers
v0x7fa971ce5da0_0 .net "clk", 0 0, o0x10cdc87d8;  alias, 0 drivers
v0x7fa971ce5e30_0 .net "coutregread", 0 0, v0x7fa971dfb880_0;  1 drivers
v0x7fa971c1ba20_0 .net "cregread", 0 0, v0x7fa971dfb910_0;  1 drivers
v0x7fa971c1bab0_0 .net "cregwrite", 0 0, v0x7fa971dfb9a0_0;  1 drivers
v0x7fa971c08f80_0 .net "op_code_alu", 3 0, L_0x7fa972845050;  1 drivers
v0x7fa971c09010_0 .net "outregwrite", 1 0, v0x7fa971dfbc50_0;  1 drivers
E_0x7fa971df7a30 .event posedge, v0x7fa971ce5da0_0;
L_0x7fa972843fc0 .concat [ 1 31 0 0], v0x7fa971c0e4d0_0, L_0x10cdf05f0;
L_0x7fa9728440e0 .cmp/eq 32, L_0x7fa972843fc0, L_0x10cdf0638;
L_0x7fa972844200 .functor MUXZ 16, v0x7fa971d53f70_0, v0x7fa971d52430_0, L_0x7fa9728440e0, C4<>;
L_0x7fa9728442e0 .concat [ 1 31 0 0], v0x7fa971dfb910_0, L_0x10cdf0680;
L_0x7fa9728446d0 .cmp/eq 32, L_0x7fa9728442e0, L_0x10cdf06c8;
L_0x7fa972844840 .concat [ 1 31 0 0], v0x7fa971c05ab0_0, L_0x10cdf0710;
L_0x7fa972844960 .cmp/eq 32, L_0x7fa972844840, L_0x10cdf0758;
L_0x7fa972844ac0 .concat [ 1 31 0 0], v0x7fa971c0e5f0_0, L_0x10cdf07a0;
L_0x7fa972844be0 .cmp/eq 32, L_0x7fa972844ac0, L_0x10cdf07e8;
L_0x7fa972844d50 .functor MUXZ 16, v0x7fa971d54000_0, v0x7fa971d18320_0, L_0x7fa972844be0, C4<>;
L_0x7fa972844df0 .functor MUXZ 16, L_0x7fa972844d50, v0x7fa971d049e0_0, L_0x7fa972844960, C4<>;
L_0x7fa972844f30 .functor MUXZ 16, L_0x7fa972844df0, v0x7fa971d49680_0, L_0x7fa9728446d0, C4<>;
S_0x7fa971dadfc0 .scope module, "alu" "ALU" 4 54, 5 3 0, S_0x7fa971db1150;
 .timescale -9 -9;
    .port_info 0 /INPUT 16 "X"
    .port_info 1 /INPUT 16 "Y"
    .port_info 2 /INPUT 4 "op_code"
    .port_info 3 /OUTPUT 16 "Z"
v0x7fa971d16390_0 .net "X", 15 0, L_0x7fa972844200;  alias, 1 drivers
v0x7fa971d16420_0 .net "Y", 15 0, L_0x7fa972844f30;  alias, 1 drivers
v0x7fa971d0bab0_0 .net "Z", 15 0, L_0x7fa972839bf0;  alias, 1 drivers
v0x7fa971d0bb40_0 .net *"_s1", 0 0, L_0x7fa97282ede0;  1 drivers
v0x7fa971d0d670_0 .net *"_s2", 31 0, L_0x7fa97282ee80;  1 drivers
L_0x10cdf0008 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fa971d0d700_0 .net *"_s5", 30 0, L_0x10cdf0008;  1 drivers
L_0x10cdf0050 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7fa971d02d90_0 .net/2u *"_s6", 31 0, L_0x10cdf0050;  1 drivers
v0x7fa971d02e20_0 .net *"_s8", 0 0, L_0x7fa97282f010;  1 drivers
v0x7fa971d04950_0 .net "c01", 0 0, v0x7fa971d1bdd0_0;  1 drivers
v0x7fa971cf60f0_0 .net "c1011", 0 0, v0x7fa971d42fe0_0;  1 drivers
v0x7fa971cf6180_0 .net "c1112", 0 0, v0x7fa971daea70_0;  1 drivers
v0x7fa971cf7cb0_0 .net "c12", 0 0, v0x7fa971ceb1f0_0;  1 drivers
v0x7fa971cf7d40_0 .net "c1213", 0 0, v0x7fa971ddc760_0;  1 drivers
v0x7fa971d6cb00_0 .net "c1314", 0 0, v0x7fa971dc5f70_0;  1 drivers
v0x7fa971d6cb90_0 .net "c1415", 0 0, v0x7fa971d8ad60_0;  1 drivers
v0x7fa971d6e6d0_0 .net "c23", 0 0, v0x7fa971d1e500_0;  1 drivers
v0x7fa971d6e760_0 .net "c34", 0 0, v0x7fa971cf8b20_0;  1 drivers
v0x7fa971d659b0_0 .net "c45", 0 0, v0x7fa971d5c540_0;  1 drivers
v0x7fa971d65a40_0 .net "c56", 0 0, v0x7fa971cecfb0_0;  1 drivers
v0x7fa971d5b0c0_0 .net "c67", 0 0, v0x7fa971d05e60_0;  1 drivers
v0x7fa971d5b150_0 .net "c78", 0 0, v0x7fa971d42b30_0;  1 drivers
v0x7fa971d5cc90_0 .net "c89", 0 0, v0x7fa971dccc70_0;  1 drivers
v0x7fa971d5cd20_0 .net "c910", 0 0, v0x7fa971d30b80_0;  1 drivers
v0x7fa971d523a0_0 .net "op_code", 3 0, L_0x7fa972845050;  alias, 1 drivers
v0x7fa971c07640_0 .net "shiftVal", 15 0, L_0x7fa97282f130;  1 drivers
L_0x7fa97282ede0 .part L_0x7fa972845050, 3, 1;
L_0x7fa97282ee80 .concat [ 1 31 0 0], L_0x7fa97282ede0, L_0x10cdf0008;
L_0x7fa97282f010 .cmp/eq 32, L_0x7fa97282ee80, L_0x10cdf0050;
L_0x7fa97282f130 .functor MUXZ 16, L_0x7fa972844200, L_0x7fa972844f30, L_0x7fa97282f010, C4<>;
L_0x7fa972830330 .part L_0x7fa972844200, 0, 1;
L_0x7fa9728304d0 .part L_0x7fa972844f30, 0, 1;
L_0x7fa972830570 .part L_0x7fa972844f30, 0, 1;
L_0x7fa972830610 .part L_0x7fa97282f130, 1, 1;
L_0x7fa972831790 .part L_0x7fa972844200, 1, 1;
L_0x7fa972831980 .part L_0x7fa972844f30, 1, 1;
L_0x7fa972831a20 .part L_0x7fa972844f30, 0, 1;
L_0x7fa972831ac0 .part L_0x7fa97282f130, 2, 1;
L_0x7fa972831b60 .part L_0x7fa97282f130, 0, 1;
L_0x7fa972832cb0 .part L_0x7fa972844200, 2, 1;
L_0x7fa972832e50 .part L_0x7fa972844f30, 2, 1;
L_0x7fa972832ef0 .part L_0x7fa972844f30, 0, 1;
L_0x7fa972833090 .part L_0x7fa97282f130, 3, 1;
L_0x7fa9728331c0 .part L_0x7fa97282f130, 1, 1;
L_0x7fa972834220 .part L_0x7fa972844200, 3, 1;
L_0x7fa972834460 .part L_0x7fa972844f30, 3, 1;
L_0x7fa972834500 .part L_0x7fa972844f30, 0, 1;
L_0x7fa9728343c0 .part L_0x7fa97282f130, 4, 1;
L_0x7fa972834650 .part L_0x7fa97282f130, 2, 1;
L_0x7fa972835760 .part L_0x7fa972844200, 4, 1;
L_0x7fa972835900 .part L_0x7fa972844f30, 4, 1;
L_0x7fa972835a70 .part L_0x7fa972844f30, 0, 1;
L_0x7fa9728347f0 .part L_0x7fa97282f130, 5, 1;
L_0x7fa972835bf0 .part L_0x7fa97282f130, 3, 1;
L_0x7fa972836c30 .part L_0x7fa972844200, 5, 1;
L_0x7fa972836fc0 .part L_0x7fa972844f30, 5, 1;
L_0x7fa972837060 .part L_0x7fa972844f30, 0, 1;
L_0x7fa972835b10 .part L_0x7fa97282f130, 6, 1;
L_0x7fa972836ed0 .part L_0x7fa97282f130, 4, 1;
L_0x7fa972838170 .part L_0x7fa972844200, 6, 1;
L_0x7fa972838310 .part L_0x7fa972844f30, 6, 1;
L_0x7fa9728371f0 .part L_0x7fa972844f30, 0, 1;
L_0x7fa972832f90 .part L_0x7fa97282f130, 7, 1;
L_0x7fa9728383b0 .part L_0x7fa97282f130, 5, 1;
L_0x7fa972839720 .part L_0x7fa972844200, 7, 1;
L_0x7fa9728386d0 .part L_0x7fa972844f30, 7, 1;
L_0x7fa972839a00 .part L_0x7fa972844f30, 0, 1;
L_0x7fa9728398c0 .part L_0x7fa97282f130, 8, 1;
L_0x7fa972839960 .part L_0x7fa97282f130, 6, 1;
L_0x7fa97283acf0 .part L_0x7fa972844200, 8, 1;
L_0x7fa97283ae90 .part L_0x7fa972844f30, 8, 1;
L_0x7fa972839df0 .part L_0x7fa972844f30, 0, 1;
L_0x7fa972839e90 .part L_0x7fa97282f130, 9, 1;
L_0x7fa97283af30 .part L_0x7fa97282f130, 7, 1;
L_0x7fa97283c1a0 .part L_0x7fa972844200, 9, 1;
L_0x7fa97283b0a0 .part L_0x7fa972844f30, 9, 1;
L_0x7fa97283b140 .part L_0x7fa972844f30, 0, 1;
L_0x7fa97283c340 .part L_0x7fa97282f130, 10, 1;
L_0x7fa97283c3e0 .part L_0x7fa97282f130, 8, 1;
L_0x7fa97283d6b0 .part L_0x7fa972844200, 10, 1;
L_0x7fa97283d850 .part L_0x7fa972844f30, 10, 1;
L_0x7fa97283c660 .part L_0x7fa972844f30, 0, 1;
L_0x7fa97283c700 .part L_0x7fa97282f130, 11, 1;
L_0x7fa97283d8f0 .part L_0x7fa97282f130, 9, 1;
L_0x7fa97283ebc0 .part L_0x7fa972844200, 11, 1;
L_0x7fa97283daa0 .part L_0x7fa972844f30, 11, 1;
L_0x7fa97283db40 .part L_0x7fa972844f30, 0, 1;
L_0x7fa97283dbe0 .part L_0x7fa97282f130, 12, 1;
L_0x7fa97283ed60 .part L_0x7fa97282f130, 10, 1;
L_0x7fa972840080 .part L_0x7fa972844200, 12, 1;
L_0x7fa972840220 .part L_0x7fa972844f30, 12, 1;
L_0x7fa97283f120 .part L_0x7fa972844f30, 0, 1;
L_0x7fa97283f1c0 .part L_0x7fa97282f130, 13, 1;
L_0x7fa97283f260 .part L_0x7fa97282f130, 11, 1;
L_0x7fa972841510 .part L_0x7fa972844200, 13, 1;
L_0x7fa972836dd0 .part L_0x7fa972844f30, 13, 1;
L_0x7fa9728404d0 .part L_0x7fa972844f30, 0, 1;
L_0x7fa972840570 .part L_0x7fa97282f130, 14, 1;
L_0x7fa972840610 .part L_0x7fa97282f130, 12, 1;
L_0x7fa972842ab0 .part L_0x7fa972844200, 14, 1;
L_0x7fa972842c50 .part L_0x7fa972844f30, 14, 1;
L_0x7fa972841d20 .part L_0x7fa972844f30, 0, 1;
L_0x7fa972841dc0 .part L_0x7fa97282f130, 15, 1;
L_0x7fa972841e60 .part L_0x7fa97282f130, 13, 1;
L_0x7fa972843d80 .part L_0x7fa972844200, 15, 1;
L_0x7fa972842f50 .part L_0x7fa972844f30, 15, 1;
L_0x7fa972842ff0 .part L_0x7fa972844f30, 0, 1;
L_0x7fa972843090 .part L_0x7fa97282f130, 15, 1;
L_0x7fa972843f20 .part L_0x7fa97282f130, 14, 1;
LS_0x7fa972839bf0_0_0 .concat8 [ 1 1 1 1], v0x7fa971d09e70_0, v0x7fa971d2d810_0, v0x7fa971d14080_0, v0x7fa971cf74d0_0;
LS_0x7fa972839bf0_0_4 .concat8 [ 1 1 1 1], v0x7fa971d55f90_0, v0x7fa971cee3e0_0, v0x7fa971cf9870_0, v0x7fa971ce72b0_0;
LS_0x7fa972839bf0_0_8 .concat8 [ 1 1 1 1], v0x7fa971d93260_0, v0x7fa971d14860_0, v0x7fa971db52b0_0, v0x7fa971da48a0_0;
LS_0x7fa972839bf0_0_12 .concat8 [ 1 1 1 1], v0x7fa971dd47f0_0, v0x7fa971dba350_0, v0x7fa971d89890_0, v0x7fa971d2fca0_0;
L_0x7fa972839bf0 .concat8 [ 4 4 4 4], LS_0x7fa972839bf0_0_0, LS_0x7fa972839bf0_0_4, LS_0x7fa972839bf0_0_8, LS_0x7fa972839bf0_0_12;
S_0x7fa971dafb90 .scope module, "bs0" "bitslice" 5 30, 6 3 0, S_0x7fa971dadfc0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "mem_data_x"
    .port_info 1 /INPUT 1 "mem_data_y"
    .port_info 2 /INPUT 1 "lsb_y"
    .port_info 3 /INPUT 1 "left_i"
    .port_info 4 /INPUT 1 "right_i"
    .port_info 5 /INPUT 4 "op_code"
    .port_info 6 /INPUT 1 "cin"
    .port_info 7 /INPUT 1 "cin2c"
    .port_info 8 /OUTPUT 1 "z"
    .port_info 9 /OUTPUT 1 "cout"
L_0x7fa97282f7b0 .functor NOT 1, L_0x7fa972830330, C4<0>, C4<0>, C4<0>;
v0x7fa971d752f0_0 .net "add_cout", 0 0, L_0x7fa97282fcc0;  1 drivers
v0x7fa971d25340_0 .net "add_out", 0 0, L_0x7fa97282f910;  1 drivers
L_0x10cdf0128 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fa971d24af0_0 .net "cin", 0 0, L_0x10cdf0128;  1 drivers
L_0x10cdf0170 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7fa971d24840_0 .net "cin2c", 0 0, L_0x10cdf0170;  1 drivers
v0x7fa971d245d0_0 .net "complement_cout", 0 0, L_0x7fa97282f680;  1 drivers
v0x7fa971d1c620_0 .net "complement_out", 0 0, L_0x7fa97282f300;  1 drivers
v0x7fa971d1bdd0_0 .var "cout", 0 0;
v0x7fa971d1bb20_0 .net "left_i", 0 0, L_0x7fa972830610;  1 drivers
v0x7fa971d1b8b0_0 .net "lsb_y", 0 0, L_0x7fa972830570;  1 drivers
v0x7fa971d13900_0 .net "mem_data_x", 0 0, L_0x7fa972830330;  1 drivers
v0x7fa971d130b0_0 .net "mem_data_y", 0 0, L_0x7fa9728304d0;  1 drivers
v0x7fa971d12e00_0 .net "op_code", 3 0, L_0x7fa972845050;  alias, 1 drivers
L_0x10cdf00e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fa971d12b90_0 .net "right_i", 0 0, L_0x10cdf00e0;  1 drivers
v0x7fa971d0a390_0 .net "sub_cout", 0 0, L_0x7fa9728301c0;  1 drivers
v0x7fa971d0a0e0_0 .net "sub_out", 0 0, L_0x7fa97282fe20;  1 drivers
v0x7fa971d09e70_0 .var "z", 0 0;
E_0x7fa971d87510/0 .event edge, v0x7fa971d12e00_0, v0x7fa971dca8f0_0, v0x7fa971ddc330_0, v0x7fa971d12b90_0;
E_0x7fa971d87510/1 .event edge, v0x7fa971da7320_0, v0x7fa971d1bb20_0, v0x7fa971da4170_0, v0x7fa971d1b8b0_0;
E_0x7fa971d87510/2 .event edge, v0x7fa971d9e600_0, v0x7fa971db7830_0, v0x7fa971d7b650_0, v0x7fa971dc1870_0;
E_0x7fa971d87510 .event/or E_0x7fa971d87510/0, E_0x7fa971d87510/1, E_0x7fa971d87510/2;
S_0x7fa971da7d80 .scope module, "adder" "adder" 6 61, 7 3 0, S_0x7fa971dafb90;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "cin"
    .port_info 1 /INPUT 1 "x"
    .port_info 2 /INPUT 1 "y"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "z"
L_0x7fa97282f820 .functor XOR 1, L_0x7fa972830330, L_0x7fa9728304d0, C4<0>, C4<0>;
L_0x7fa97282f910 .functor XOR 1, L_0x7fa97282f820, L_0x10cdf0128, C4<0>, C4<0>;
L_0x7fa97282f9c0 .functor AND 1, L_0x7fa972830330, L_0x7fa9728304d0, C4<1>, C4<1>;
L_0x7fa97282fad0 .functor BUFZ 1, L_0x7fa97282f820, C4<0>, C4<0>, C4<0>;
L_0x7fa97282fb40 .functor AND 1, L_0x7fa97282fad0, L_0x10cdf0128, C4<1>, C4<1>;
L_0x7fa97282fcc0 .functor OR 1, L_0x7fa97282f9c0, L_0x7fa97282fb40, C4<0>, C4<0>;
v0x7fa971c31bc0_0 .net *"_s8", 0 0, L_0x7fa97282fb40;  1 drivers
v0x7fa971db7ae0_0 .net "cin", 0 0, L_0x10cdf0128;  alias, 1 drivers
v0x7fa971db7830_0 .net "cout", 0 0, L_0x7fa97282fcc0;  alias, 1 drivers
v0x7fa971d91090_0 .net "g", 0 0, L_0x7fa97282f9c0;  1 drivers
v0x7fa971db0040_0 .net "intermediate", 0 0, L_0x7fa97282f820;  1 drivers
v0x7fa971dace90_0 .net "p", 0 0, L_0x7fa97282fad0;  1 drivers
v0x7fa971da7320_0 .net "x", 0 0, L_0x7fa972830330;  alias, 1 drivers
v0x7fa971da4170_0 .net "y", 0 0, L_0x7fa9728304d0;  alias, 1 drivers
v0x7fa971d9e600_0 .net "z", 0 0, L_0x7fa97282f910;  alias, 1 drivers
S_0x7fa971da8430 .scope module, "complement_adder" "adder" 6 53, 7 3 0, S_0x7fa971dafb90;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "cin"
    .port_info 1 /INPUT 1 "x"
    .port_info 2 /INPUT 1 "y"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "z"
L_0x10cdf0098 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x7fa97282f290 .functor XOR 1, L_0x7fa97282f7b0, L_0x10cdf0098, C4<0>, C4<0>;
L_0x7fa97282f300 .functor XOR 1, L_0x7fa97282f290, L_0x10cdf0170, C4<0>, C4<0>;
L_0x7fa97282f450 .functor AND 1, L_0x7fa97282f7b0, L_0x10cdf0098, C4<1>, C4<1>;
L_0x7fa97282f540 .functor BUFZ 1, L_0x7fa97282f290, C4<0>, C4<0>, C4<0>;
L_0x7fa97282f5b0 .functor AND 1, L_0x7fa97282f540, L_0x10cdf0170, C4<1>, C4<1>;
L_0x7fa97282f680 .functor OR 1, L_0x7fa97282f450, L_0x7fa97282f5b0, C4<0>, C4<0>;
v0x7fa971d9b450_0 .net *"_s8", 0 0, L_0x7fa97282f5b0;  1 drivers
v0x7fa971ddf160_0 .net "cin", 0 0, L_0x10cdf0170;  alias, 1 drivers
v0x7fa971ddc330_0 .net "cout", 0 0, L_0x7fa97282f680;  alias, 1 drivers
v0x7fa971ddbfd0_0 .net "g", 0 0, L_0x7fa97282f450;  1 drivers
v0x7fa971dd6440_0 .net "intermediate", 0 0, L_0x7fa97282f290;  1 drivers
v0x7fa971dd3610_0 .net "p", 0 0, L_0x7fa97282f540;  1 drivers
v0x7fa971dd32b0_0 .net "x", 0 0, L_0x7fa97282f7b0;  1 drivers
v0x7fa971dcd720_0 .net "y", 0 0, L_0x10cdf0098;  1 drivers
v0x7fa971dca8f0_0 .net "z", 0 0, L_0x7fa97282f300;  alias, 1 drivers
S_0x7fa971da52a0 .scope module, "subtractor" "subtractor" 6 69, 8 2 0, S_0x7fa971dafb90;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "cin"
    .port_info 1 /INPUT 1 "x"
    .port_info 2 /INPUT 1 "y"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "z"
L_0x7fa97282fdb0 .functor XOR 1, L_0x7fa972830330, L_0x7fa9728304d0, C4<0>, C4<0>;
L_0x7fa97282fe20 .functor XOR 1, L_0x7fa97282fdb0, L_0x10cdf0128, C4<0>, C4<0>;
L_0x7fa97282ff10 .functor NOT 1, L_0x7fa972830330, C4<0>, C4<0>, C4<0>;
L_0x7fa97282ff80 .functor AND 1, L_0x7fa97282ff10, L_0x7fa9728304d0, C4<1>, C4<1>;
L_0x7fa972830050 .functor NOT 1, L_0x7fa97282fdb0, C4<0>, C4<0>, C4<0>;
L_0x7fa9728300f0 .functor AND 1, L_0x7fa972830050, L_0x10cdf0128, C4<1>, C4<1>;
L_0x7fa9728301c0 .functor OR 1, L_0x7fa97282ff80, L_0x7fa9728300f0, C4<0>, C4<0>;
v0x7fa971dca590_0 .net *"_s4", 0 0, L_0x7fa97282ff10;  1 drivers
v0x7fa971dc4a00_0 .net *"_s8", 0 0, L_0x7fa972830050;  1 drivers
v0x7fa971dc1bd0_0 .net "cin", 0 0, L_0x10cdf0128;  alias, 1 drivers
v0x7fa971dc1870_0 .net "cout", 0 0, L_0x7fa9728301c0;  alias, 1 drivers
v0x7fa971dbbce0_0 .net "g", 0 0, L_0x7fa97282ff80;  1 drivers
v0x7fa971db8ac0_0 .net "intermediate", 0 0, L_0x7fa97282fdb0;  1 drivers
v0x7fa971d958e0_0 .net "p", 0 0, L_0x7fa9728300f0;  1 drivers
v0x7fa971d8c6f0_0 .net "x", 0 0, L_0x7fa972830330;  alias, 1 drivers
v0x7fa971c4f8f0_0 .net "y", 0 0, L_0x7fa9728304d0;  alias, 1 drivers
v0x7fa971d7b650_0 .net "z", 0 0, L_0x7fa97282fe20;  alias, 1 drivers
S_0x7fa971da6e70 .scope module, "bs1" "bitslice" 5 43, 6 3 0, S_0x7fa971dadfc0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "mem_data_x"
    .port_info 1 /INPUT 1 "mem_data_y"
    .port_info 2 /INPUT 1 "lsb_y"
    .port_info 3 /INPUT 1 "left_i"
    .port_info 4 /INPUT 1 "right_i"
    .port_info 5 /INPUT 4 "op_code"
    .port_info 6 /INPUT 1 "cin"
    .port_info 7 /INPUT 1 "cin2c"
    .port_info 8 /OUTPUT 1 "z"
    .port_info 9 /OUTPUT 1 "cout"
L_0x7fa972830cd0 .functor NOT 1, L_0x7fa972831790, C4<0>, C4<0>, C4<0>;
v0x7fa971d50770_0 .net "add_cout", 0 0, L_0x7fa972831120;  1 drivers
v0x7fa971d487e0_0 .net "add_out", 0 0, L_0x7fa972830e30;  1 drivers
v0x7fa971d47f70_0 .net "cin", 0 0, v0x7fa971d1bdd0_0;  alias, 1 drivers
v0x7fa971d47cc0_0 .net "cin2c", 0 0, v0x7fa971d1bdd0_0;  alias, 1 drivers
v0x7fa971d47a50_0 .net "complement_cout", 0 0, L_0x7fa971d48000;  1 drivers
v0x7fa971d3fac0_0 .net "complement_out", 0 0, L_0x7fa972830820;  1 drivers
v0x7fa971ceb1f0_0 .var "cout", 0 0;
v0x7fa971d3f250_0 .net "left_i", 0 0, L_0x7fa972831ac0;  1 drivers
v0x7fa971d3efa0_0 .net "lsb_y", 0 0, L_0x7fa972831a20;  1 drivers
v0x7fa971d3ed30_0 .net "mem_data_x", 0 0, L_0x7fa972831790;  1 drivers
v0x7fa971d36da0_0 .net "mem_data_y", 0 0, L_0x7fa972831980;  1 drivers
v0x7fa971d36530_0 .net "op_code", 3 0, L_0x7fa972845050;  alias, 1 drivers
v0x7fa971d36280_0 .net "right_i", 0 0, L_0x7fa972831b60;  1 drivers
v0x7fa971d36010_0 .net "sub_cout", 0 0, L_0x7fa972831620;  1 drivers
v0x7fa971d2e080_0 .net "sub_out", 0 0, L_0x7fa9728312c0;  1 drivers
v0x7fa971d2d810_0 .var "z", 0 0;
E_0x7fa971d0a470/0 .event edge, v0x7fa971d12e00_0, v0x7fa971d626d0_0, v0x7fa971d73bf0_0, v0x7fa971d36280_0;
E_0x7fa971d0a470/1 .event edge, v0x7fa971cf44b0_0, v0x7fa971d3f250_0, v0x7fa971cebec0_0, v0x7fa971d3efa0_0;
E_0x7fa971d0a470/2 .event edge, v0x7fa971d74980_0, v0x7fa971d01150_0, v0x7fa971ceb4e0_0, v0x7fa971d599b0_0;
E_0x7fa971d0a470 .event/or E_0x7fa971d0a470/0, E_0x7fa971d0a470/1, E_0x7fa971d0a470/2;
S_0x7fa971d9f060 .scope module, "adder" "adder" 6 61, 7 3 0, S_0x7fa971da6e70;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "cin"
    .port_info 1 /INPUT 1 "x"
    .port_info 2 /INPUT 1 "y"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "z"
L_0x7fa972830d40 .functor XOR 1, L_0x7fa972831790, L_0x7fa972831980, C4<0>, C4<0>;
L_0x7fa972830e30 .functor XOR 1, L_0x7fa972830d40, v0x7fa971d1bdd0_0, C4<0>, C4<0>;
L_0x7fa972830ee0 .functor AND 1, L_0x7fa972831790, L_0x7fa972831980, C4<1>, C4<1>;
L_0x7fa972830fd0 .functor BUFZ 1, L_0x7fa972830d40, C4<0>, C4<0>, C4<0>;
L_0x7fa972831040 .functor AND 1, L_0x7fa972830fd0, v0x7fa971d1bdd0_0, C4<1>, C4<1>;
L_0x7fa972831120 .functor OR 1, L_0x7fa972830ee0, L_0x7fa972831040, C4<0>, C4<0>;
v0x7fa971d01670_0 .net *"_s8", 0 0, L_0x7fa972831040;  1 drivers
v0x7fa971d013c0_0 .net "cin", 0 0, v0x7fa971d1bdd0_0;  alias, 1 drivers
v0x7fa971d01150_0 .net "cout", 0 0, L_0x7fa972831120;  alias, 1 drivers
v0x7fa971cf5220_0 .net "g", 0 0, L_0x7fa972830ee0;  1 drivers
v0x7fa971cf49d0_0 .net "intermediate", 0 0, L_0x7fa972830d40;  1 drivers
v0x7fa971cf4720_0 .net "p", 0 0, L_0x7fa972830fd0;  1 drivers
v0x7fa971cf44b0_0 .net "x", 0 0, L_0x7fa972831790;  alias, 1 drivers
v0x7fa971cebec0_0 .net "y", 0 0, L_0x7fa972831980;  alias, 1 drivers
v0x7fa971d74980_0 .net "z", 0 0, L_0x7fa972830e30;  alias, 1 drivers
S_0x7fa971d9f710 .scope module, "complement_adder" "adder" 6 53, 7 3 0, S_0x7fa971da6e70;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "cin"
    .port_info 1 /INPUT 1 "x"
    .port_info 2 /INPUT 1 "y"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "z"
L_0x10cdf01b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x7fa9728307b0 .functor XOR 1, L_0x7fa972830cd0, L_0x10cdf01b8, C4<0>, C4<0>;
L_0x7fa972830820 .functor XOR 1, L_0x7fa9728307b0, v0x7fa971d1bdd0_0, C4<0>, C4<0>;
L_0x7fa9728308d0 .functor AND 1, L_0x7fa972830cd0, L_0x10cdf01b8, C4<1>, C4<1>;
L_0x7fa9728309c0 .functor BUFZ 1, L_0x7fa9728307b0, C4<0>, C4<0>, C4<0>;
L_0x7fa972830a30 .functor AND 1, L_0x7fa9728309c0, v0x7fa971d1bdd0_0, C4<1>, C4<1>;
L_0x7fa971d48000 .functor OR 1, L_0x7fa9728308d0, L_0x7fa972830a30, C4<0>, C4<0>;
v0x7fa971d74110_0 .net *"_s8", 0 0, L_0x7fa972830a30;  1 drivers
v0x7fa971d73e60_0 .net "cin", 0 0, v0x7fa971d1bdd0_0;  alias, 1 drivers
v0x7fa971d73bf0_0 .net "cout", 0 0, L_0x7fa971d48000;  alias, 1 drivers
v0x7fa971d6bc60_0 .net "g", 0 0, L_0x7fa9728308d0;  1 drivers
v0x7fa971d6b3f0_0 .net "intermediate", 0 0, L_0x7fa9728307b0;  1 drivers
v0x7fa971d6b140_0 .net "p", 0 0, L_0x7fa9728309c0;  1 drivers
v0x7fa971d6aed0_0 .net "x", 0 0, L_0x7fa972830cd0;  1 drivers
v0x7fa971d62f40_0 .net "y", 0 0, L_0x10cdf01b8;  1 drivers
v0x7fa971d626d0_0 .net "z", 0 0, L_0x7fa972830820;  alias, 1 drivers
S_0x7fa971d9c580 .scope module, "subtractor" "subtractor" 6 69, 8 2 0, S_0x7fa971da6e70;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "cin"
    .port_info 1 /INPUT 1 "x"
    .port_info 2 /INPUT 1 "y"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "z"
L_0x7fa972831250 .functor XOR 1, L_0x7fa972831790, L_0x7fa972831980, C4<0>, C4<0>;
L_0x7fa9728312c0 .functor XOR 1, L_0x7fa972831250, v0x7fa971d1bdd0_0, C4<0>, C4<0>;
L_0x7fa9728313b0 .functor NOT 1, L_0x7fa972831790, C4<0>, C4<0>, C4<0>;
L_0x7fa972831420 .functor AND 1, L_0x7fa9728313b0, L_0x7fa972831980, C4<1>, C4<1>;
L_0x7fa9728314d0 .functor NOT 1, L_0x7fa972831250, C4<0>, C4<0>, C4<0>;
L_0x7fa972831570 .functor AND 1, L_0x7fa9728314d0, v0x7fa971d1bdd0_0, C4<1>, C4<1>;
L_0x7fa972831620 .functor OR 1, L_0x7fa972831420, L_0x7fa972831570, C4<0>, C4<0>;
v0x7fa971d62420_0 .net *"_s4", 0 0, L_0x7fa9728313b0;  1 drivers
v0x7fa971d621b0_0 .net *"_s8", 0 0, L_0x7fa9728314d0;  1 drivers
v0x7fa971d5a220_0 .net "cin", 0 0, v0x7fa971d1bdd0_0;  alias, 1 drivers
v0x7fa971d599b0_0 .net "cout", 0 0, L_0x7fa972831620;  alias, 1 drivers
v0x7fa971d59700_0 .net "g", 0 0, L_0x7fa972831420;  1 drivers
v0x7fa971d59490_0 .net "intermediate", 0 0, L_0x7fa972831250;  1 drivers
v0x7fa971d51500_0 .net "p", 0 0, L_0x7fa972831570;  1 drivers
v0x7fa971d50c90_0 .net "x", 0 0, L_0x7fa972831790;  alias, 1 drivers
v0x7fa971d509e0_0 .net "y", 0 0, L_0x7fa972831980;  alias, 1 drivers
v0x7fa971ceb4e0_0 .net "z", 0 0, L_0x7fa9728312c0;  alias, 1 drivers
S_0x7fa971d9e150 .scope module, "bs10" "bitslice" 5 160, 6 3 0, S_0x7fa971dadfc0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "mem_data_x"
    .port_info 1 /INPUT 1 "mem_data_y"
    .port_info 2 /INPUT 1 "lsb_y"
    .port_info 3 /INPUT 1 "left_i"
    .port_info 4 /INPUT 1 "right_i"
    .port_info 5 /INPUT 4 "op_code"
    .port_info 6 /INPUT 1 "cin"
    .port_info 7 /INPUT 1 "cin2c"
    .port_info 8 /OUTPUT 1 "z"
    .port_info 9 /OUTPUT 1 "cout"
L_0x7fa97283cbb0 .functor NOT 1, L_0x7fa97283d6b0, C4<0>, C4<0>, C4<0>;
v0x7fa971d54a20_0 .net "add_cout", 0 0, L_0x7fa97283d020;  1 drivers
v0x7fa971d51bf0_0 .net "add_out", 0 0, L_0x7fa97283cd10;  1 drivers
v0x7fa971d51890_0 .net "cin", 0 0, v0x7fa971d30b80_0;  alias, 1 drivers
v0x7fa971d4bd00_0 .net "cin2c", 0 0, v0x7fa971d30b80_0;  alias, 1 drivers
v0x7fa971d48ed0_0 .net "complement_cout", 0 0, L_0x7fa971d4bd90;  1 drivers
v0x7fa971d48b70_0 .net "complement_out", 0 0, L_0x7fa97283c4a0;  1 drivers
v0x7fa971d42fe0_0 .var "cout", 0 0;
v0x7fa971d401b0_0 .net "left_i", 0 0, L_0x7fa97283c700;  1 drivers
v0x7fa971d3fe50_0 .net "lsb_y", 0 0, L_0x7fa97283c660;  1 drivers
v0x7fa971cefa40_0 .net "mem_data_x", 0 0, L_0x7fa97283d6b0;  1 drivers
v0x7fa971ce6850_0 .net "mem_data_y", 0 0, L_0x7fa97283d850;  1 drivers
v0x7fa971de40f0_0 .net "op_code", 3 0, L_0x7fa972845050;  alias, 1 drivers
v0x7fa971de4180_0 .net "right_i", 0 0, L_0x7fa97283d8f0;  1 drivers
v0x7fa971de5420_0 .net "sub_cout", 0 0, L_0x7fa97283d540;  1 drivers
v0x7fa971de54b0_0 .net "sub_out", 0 0, L_0x7fa97283d1c0;  1 drivers
v0x7fa971db52b0_0 .var "z", 0 0;
E_0x7fa971d36310/0 .event edge, v0x7fa971d12e00_0, v0x7fa971cf8760_0, v0x7fa971d16e40_0, v0x7fa971de4180_0;
E_0x7fa971d36310/1 .event edge, v0x7fa971d2e410_0, v0x7fa971d401b0_0, v0x7fa971d28880_0, v0x7fa971d3fe50_0;
E_0x7fa971d36310/2 .event edge, v0x7fa971d256d0_0, v0x7fa971d37490_0, v0x7fa971d5a5b0_0, v0x7fa971d6bff0_0;
E_0x7fa971d36310 .event/or E_0x7fa971d36310/0, E_0x7fa971d36310/1, E_0x7fa971d36310/2;
S_0x7fa971ddfbc0 .scope module, "adder" "adder" 6 61, 7 3 0, S_0x7fa971d9e150;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "cin"
    .port_info 1 /INPUT 1 "x"
    .port_info 2 /INPUT 1 "y"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "z"
L_0x7fa97283cc20 .functor XOR 1, L_0x7fa97283d6b0, L_0x7fa97283d850, C4<0>, C4<0>;
L_0x7fa97283cd10 .functor XOR 1, L_0x7fa97283cc20, v0x7fa971d30b80_0, C4<0>, C4<0>;
L_0x7fa97283cdc0 .functor AND 1, L_0x7fa97283d6b0, L_0x7fa97283d850, C4<1>, C4<1>;
L_0x7fa97283ceb0 .functor BUFZ 1, L_0x7fa97283cc20, C4<0>, C4<0>, C4<0>;
L_0x7fa97283cf20 .functor AND 1, L_0x7fa97283ceb0, v0x7fa971d30b80_0, C4<1>, C4<1>;
L_0x7fa97283d020 .functor OR 1, L_0x7fa97283cdc0, L_0x7fa97283cf20, C4<0>, C4<0>;
v0x7fa971d2d2f0_0 .net *"_s8", 0 0, L_0x7fa97283cf20;  1 drivers
v0x7fa971d3a2c0_0 .net "cin", 0 0, v0x7fa971d30b80_0;  alias, 1 drivers
v0x7fa971d37490_0 .net "cout", 0 0, L_0x7fa97283d020;  alias, 1 drivers
v0x7fa971d37130_0 .net "g", 0 0, L_0x7fa97283cdc0;  1 drivers
v0x7fa971d315a0_0 .net "intermediate", 0 0, L_0x7fa97283cc20;  1 drivers
v0x7fa971d2e770_0 .net "p", 0 0, L_0x7fa97283ceb0;  1 drivers
v0x7fa971d2e410_0 .net "x", 0 0, L_0x7fa97283d6b0;  alias, 1 drivers
v0x7fa971d28880_0 .net "y", 0 0, L_0x7fa97283d850;  alias, 1 drivers
v0x7fa971d256d0_0 .net "z", 0 0, L_0x7fa97283cd10;  alias, 1 drivers
S_0x7fa971de0270 .scope module, "complement_adder" "adder" 6 53, 7 3 0, S_0x7fa971d9e150;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "cin"
    .port_info 1 /INPUT 1 "x"
    .port_info 2 /INPUT 1 "y"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "z"
L_0x10cdf0440 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x7fa97283b7c0 .functor XOR 1, L_0x7fa97283cbb0, L_0x10cdf0440, C4<0>, C4<0>;
L_0x7fa97283c4a0 .functor XOR 1, L_0x7fa97283b7c0, v0x7fa971d30b80_0, C4<0>, C4<0>;
L_0x7fa97283c5b0 .functor AND 1, L_0x7fa97283cbb0, L_0x10cdf0440, C4<1>, C4<1>;
L_0x7fa97283c860 .functor BUFZ 1, L_0x7fa97283b7c0, C4<0>, C4<0>, C4<0>;
L_0x7fa97283c8d0 .functor AND 1, L_0x7fa97283c860, v0x7fa971d30b80_0, C4<1>, C4<1>;
L_0x7fa971d4bd90 .functor OR 1, L_0x7fa97283c5b0, L_0x7fa97283c8d0, C4<0>, C4<0>;
v0x7fa971d1fb60_0 .net *"_s8", 0 0, L_0x7fa97283c8d0;  1 drivers
v0x7fa971d1c9b0_0 .net "cin", 0 0, v0x7fa971d30b80_0;  alias, 1 drivers
v0x7fa971d16e40_0 .net "cout", 0 0, L_0x7fa971d4bd90;  alias, 1 drivers
v0x7fa971d13c90_0 .net "g", 0 0, L_0x7fa97283c5b0;  1 drivers
v0x7fa971d0e120_0 .net "intermediate", 0 0, L_0x7fa97283b7c0;  1 drivers
v0x7fa971d0af70_0 .net "p", 0 0, L_0x7fa97283c860;  1 drivers
v0x7fa971d05400_0 .net "x", 0 0, L_0x7fa97283cbb0;  1 drivers
v0x7fa971d02250_0 .net "y", 0 0, L_0x10cdf0440;  1 drivers
v0x7fa971cf8760_0 .net "z", 0 0, L_0x7fa97283c4a0;  alias, 1 drivers
S_0x7fa971ddd0e0 .scope module, "subtractor" "subtractor" 6 69, 8 2 0, S_0x7fa971d9e150;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "cin"
    .port_info 1 /INPUT 1 "x"
    .port_info 2 /INPUT 1 "y"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "z"
L_0x7fa97283d150 .functor XOR 1, L_0x7fa97283d6b0, L_0x7fa97283d850, C4<0>, C4<0>;
L_0x7fa97283d1c0 .functor XOR 1, L_0x7fa97283d150, v0x7fa971d30b80_0, C4<0>, C4<0>;
L_0x7fa97283d2b0 .functor NOT 1, L_0x7fa97283d6b0, C4<0>, C4<0>, C4<0>;
L_0x7fa97283d320 .functor AND 1, L_0x7fa97283d2b0, L_0x7fa97283d850, C4<1>, C4<1>;
L_0x7fa97283d3d0 .functor NOT 1, L_0x7fa97283d150, C4<0>, C4<0>, C4<0>;
L_0x7fa97283d470 .functor AND 1, L_0x7fa97283d3d0, v0x7fa971d30b80_0, C4<1>, C4<1>;
L_0x7fa97283d540 .functor OR 1, L_0x7fa97283d320, L_0x7fa97283d470, C4<0>, C4<0>;
v0x7fa971cf55b0_0 .net *"_s4", 0 0, L_0x7fa97283d2b0;  1 drivers
v0x7fa971d6f180_0 .net *"_s8", 0 0, L_0x7fa97283d3d0;  1 drivers
v0x7fa971d6c350_0 .net "cin", 0 0, v0x7fa971d30b80_0;  alias, 1 drivers
v0x7fa971d6bff0_0 .net "cout", 0 0, L_0x7fa97283d540;  alias, 1 drivers
v0x7fa971d66460_0 .net "g", 0 0, L_0x7fa97283d320;  1 drivers
v0x7fa971d63630_0 .net "intermediate", 0 0, L_0x7fa97283d150;  1 drivers
v0x7fa971d632d0_0 .net "p", 0 0, L_0x7fa97283d470;  1 drivers
v0x7fa971d5d740_0 .net "x", 0 0, L_0x7fa97283d6b0;  alias, 1 drivers
v0x7fa971d5a910_0 .net "y", 0 0, L_0x7fa97283d850;  alias, 1 drivers
v0x7fa971d5a5b0_0 .net "z", 0 0, L_0x7fa97283d1c0;  alias, 1 drivers
S_0x7fa971ddecb0 .scope module, "bs11" "bitslice" 5 173, 6 3 0, S_0x7fa971dadfc0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "mem_data_x"
    .port_info 1 /INPUT 1 "mem_data_y"
    .port_info 2 /INPUT 1 "lsb_y"
    .port_info 3 /INPUT 1 "left_i"
    .port_info 4 /INPUT 1 "right_i"
    .port_info 5 /INPUT 4 "op_code"
    .port_info 6 /INPUT 1 "cin"
    .port_info 7 /INPUT 1 "cin2c"
    .port_info 8 /OUTPUT 1 "z"
    .port_info 9 /OUTPUT 1 "cout"
L_0x7fa97283e080 .functor NOT 1, L_0x7fa97283ebc0, C4<0>, C4<0>, C4<0>;
v0x7fa971dad280_0 .net "add_cout", 0 0, L_0x7fa97283e550;  1 drivers
v0x7fa971daf180_0 .net "add_out", 0 0, L_0x7fa97283e260;  1 drivers
v0x7fa971daf210_0 .net "cin", 0 0, v0x7fa971d42fe0_0;  alias, 1 drivers
v0x7fa971daedb0_0 .net "cin2c", 0 0, v0x7fa971d42fe0_0;  alias, 1 drivers
v0x7fa971daee40_0 .net "complement_cout", 0 0, L_0x7fa971d13d20;  1 drivers
v0x7fa971dae9e0_0 .net "complement_out", 0 0, L_0x7fa97283d990;  1 drivers
v0x7fa971daea70_0 .var "cout", 0 0;
v0x7fa971da5990_0 .net "left_i", 0 0, L_0x7fa97283dbe0;  1 drivers
v0x7fa971da5a20_0 .net "lsb_y", 0 0, L_0x7fa97283db40;  1 drivers
v0x7fa971da56d0_0 .net "mem_data_x", 0 0, L_0x7fa97283ebc0;  1 drivers
v0x7fa971da5760_0 .net "mem_data_y", 0 0, L_0x7fa97283daa0;  1 drivers
v0x7fa971da76e0_0 .net "op_code", 3 0, L_0x7fa972845050;  alias, 1 drivers
v0x7fa971da7770_0 .net "right_i", 0 0, L_0x7fa97283ed60;  1 drivers
v0x7fa971da8800_0 .net "sub_cout", 0 0, L_0x7fa97283ea50;  1 drivers
v0x7fa971da8890_0 .net "sub_out", 0 0, L_0x7fa97283e6f0;  1 drivers
v0x7fa971da48a0_0 .var "z", 0 0;
E_0x7fa971daca10/0 .event edge, v0x7fa971d12e00_0, v0x7fa971dae6b0_0, v0x7fa971d92290_0, v0x7fa971da7770_0;
E_0x7fa971daca10/1 .event edge, v0x7fa971da3900_0, v0x7fa971da5990_0, v0x7fa971d9aee0_0, v0x7fa971da5a20_0;
E_0x7fa971daca10/2 .event edge, v0x7fa971d9af70_0, v0x7fa971dac620_0, v0x7fa971dad1f0_0, v0x7fa971db0400_0;
E_0x7fa971daca10 .event/or E_0x7fa971daca10/0, E_0x7fa971daca10/1, E_0x7fa971daca10/2;
S_0x7fa971dd6ea0 .scope module, "adder" "adder" 6 61, 7 3 0, S_0x7fa971ddecb0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "cin"
    .port_info 1 /INPUT 1 "x"
    .port_info 2 /INPUT 1 "y"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "z"
L_0x7fa97283e1f0 .functor XOR 1, L_0x7fa97283ebc0, L_0x7fa97283daa0, C4<0>, C4<0>;
L_0x7fa97283e260 .functor XOR 1, L_0x7fa97283e1f0, v0x7fa971d42fe0_0, C4<0>, C4<0>;
L_0x7fa97283e310 .functor AND 1, L_0x7fa97283ebc0, L_0x7fa97283daa0, C4<1>, C4<1>;
L_0x7fa97283e400 .functor BUFZ 1, L_0x7fa97283e1f0, C4<0>, C4<0>, C4<0>;
L_0x7fa97283e470 .functor AND 1, L_0x7fa97283e400, v0x7fa971d42fe0_0, C4<1>, C4<1>;
L_0x7fa97283e550 .functor OR 1, L_0x7fa97283e310, L_0x7fa97283e470, C4<0>, C4<0>;
v0x7fa971db5340_0 .net *"_s8", 0 0, L_0x7fa97283e470;  1 drivers
v0x7fa971dac590_0 .net "cin", 0 0, v0x7fa971d42fe0_0;  alias, 1 drivers
v0x7fa971dac620_0 .net "cout", 0 0, L_0x7fa97283e550;  alias, 1 drivers
v0x7fa971da3c00_0 .net "g", 0 0, L_0x7fa97283e310;  1 drivers
v0x7fa971da3c90_0 .net "intermediate", 0 0, L_0x7fa97283e1f0;  1 drivers
v0x7fa971da3870_0 .net "p", 0 0, L_0x7fa97283e400;  1 drivers
v0x7fa971da3900_0 .net "x", 0 0, L_0x7fa97283ebc0;  alias, 1 drivers
v0x7fa971d9aee0_0 .net "y", 0 0, L_0x7fa97283daa0;  alias, 1 drivers
v0x7fa971d9af70_0 .net "z", 0 0, L_0x7fa97283e260;  alias, 1 drivers
S_0x7fa971dd7550 .scope module, "complement_adder" "adder" 6 53, 7 3 0, S_0x7fa971ddecb0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "cin"
    .port_info 1 /INPUT 1 "x"
    .port_info 2 /INPUT 1 "y"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "z"
L_0x10cdf0488 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x7fa97283c7a0 .functor XOR 1, L_0x7fa97283e080, L_0x10cdf0488, C4<0>, C4<0>;
L_0x7fa97283d990 .functor XOR 1, L_0x7fa97283c7a0, v0x7fa971d42fe0_0, C4<0>, C4<0>;
L_0x7fa97283dc80 .functor AND 1, L_0x7fa97283e080, L_0x10cdf0488, C4<1>, C4<1>;
L_0x7fa97283dd70 .functor BUFZ 1, L_0x7fa97283c7a0, C4<0>, C4<0>, C4<0>;
L_0x7fa97283dde0 .functor AND 1, L_0x7fa97283dd70, v0x7fa971d42fe0_0, C4<1>, C4<1>;
L_0x7fa971d13d20 .functor OR 1, L_0x7fa97283dc80, L_0x7fa97283dde0, C4<0>, C4<0>;
v0x7fa971d9ab50_0 .net *"_s8", 0 0, L_0x7fa97283dde0;  1 drivers
v0x7fa971d9abe0_0 .net "cin", 0 0, v0x7fa971d42fe0_0;  alias, 1 drivers
v0x7fa971d92290_0 .net "cout", 0 0, L_0x7fa971d13d20;  alias, 1 drivers
v0x7fa971d92320_0 .net "g", 0 0, L_0x7fa97283dc80;  1 drivers
v0x7fa971d91fc0_0 .net "intermediate", 0 0, L_0x7fa97283c7a0;  1 drivers
v0x7fa971d92050_0 .net "p", 0 0, L_0x7fa97283dd70;  1 drivers
v0x7fa971d91630_0 .net "x", 0 0, L_0x7fa97283e080;  1 drivers
v0x7fa971d916c0_0 .net "y", 0 0, L_0x10cdf0488;  1 drivers
v0x7fa971dae6b0_0 .net "z", 0 0, L_0x7fa97283d990;  alias, 1 drivers
S_0x7fa971dd43c0 .scope module, "subtractor" "subtractor" 6 69, 8 2 0, S_0x7fa971ddecb0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "cin"
    .port_info 1 /INPUT 1 "x"
    .port_info 2 /INPUT 1 "y"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "z"
L_0x7fa97283e680 .functor XOR 1, L_0x7fa97283ebc0, L_0x7fa97283daa0, C4<0>, C4<0>;
L_0x7fa97283e6f0 .functor XOR 1, L_0x7fa97283e680, v0x7fa971d42fe0_0, C4<0>, C4<0>;
L_0x7fa97283e7a0 .functor NOT 1, L_0x7fa97283ebc0, C4<0>, C4<0>, C4<0>;
L_0x7fa97283e810 .functor AND 1, L_0x7fa97283e7a0, L_0x7fa97283daa0, C4<1>, C4<1>;
L_0x7fa97283e900 .functor NOT 1, L_0x7fa97283e680, C4<0>, C4<0>, C4<0>;
L_0x7fa97283e9a0 .functor AND 1, L_0x7fa97283e900, v0x7fa971d42fe0_0, C4<1>, C4<1>;
L_0x7fa97283ea50 .functor OR 1, L_0x7fa97283e810, L_0x7fa97283e9a0, C4<0>, C4<0>;
v0x7fa971dae740_0 .net *"_s4", 0 0, L_0x7fa97283e7a0;  1 drivers
v0x7fa971dae3f0_0 .net *"_s8", 0 0, L_0x7fa97283e900;  1 drivers
v0x7fa971dae480_0 .net "cin", 0 0, v0x7fa971d42fe0_0;  alias, 1 drivers
v0x7fa971db0400_0 .net "cout", 0 0, L_0x7fa97283ea50;  alias, 1 drivers
v0x7fa971db0490_0 .net "g", 0 0, L_0x7fa97283e810;  1 drivers
v0x7fa971db1520_0 .net "intermediate", 0 0, L_0x7fa97283e680;  1 drivers
v0x7fa971db15b0_0 .net "p", 0 0, L_0x7fa97283e9a0;  1 drivers
v0x7fa971dad5c0_0 .net "x", 0 0, L_0x7fa97283ebc0;  alias, 1 drivers
v0x7fa971dad650_0 .net "y", 0 0, L_0x7fa97283daa0;  alias, 1 drivers
v0x7fa971dad1f0_0 .net "z", 0 0, L_0x7fa97283e6f0;  alias, 1 drivers
S_0x7fa971dd5f90 .scope module, "bs12" "bitslice" 5 186, 6 3 0, S_0x7fa971dadfc0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "mem_data_x"
    .port_info 1 /INPUT 1 "mem_data_y"
    .port_info 2 /INPUT 1 "lsb_y"
    .port_info 3 /INPUT 1 "left_i"
    .port_info 4 /INPUT 1 "right_i"
    .port_info 5 /INPUT 4 "op_code"
    .port_info 6 /INPUT 1 "cin"
    .port_info 7 /INPUT 1 "cin2c"
    .port_info 8 /OUTPUT 1 "z"
    .port_info 9 /OUTPUT 1 "cout"
L_0x7fa97283f5a0 .functor NOT 1, L_0x7fa972840080, C4<0>, C4<0>, C4<0>;
v0x7fa971ddd5a0_0 .net "add_cout", 0 0, L_0x7fa97283f9f0;  1 drivers
v0x7fa971ddf520_0 .net "add_out", 0 0, L_0x7fa97283f700;  1 drivers
v0x7fa971ddf5b0_0 .net "cin", 0 0, v0x7fa971daea70_0;  alias, 1 drivers
v0x7fa971de0640_0 .net "cin2c", 0 0, v0x7fa971daea70_0;  alias, 1 drivers
v0x7fa971de06d0_0 .net "complement_cout", 0 0, L_0x7fa971d59790;  1 drivers
v0x7fa971ddc6d0_0 .net "complement_out", 0 0, L_0x7fa97283ee40;  1 drivers
v0x7fa971ddc760_0 .var "cout", 0 0;
v0x7fa971dde2a0_0 .net "left_i", 0 0, L_0x7fa97283f1c0;  1 drivers
v0x7fa971dde330_0 .net "lsb_y", 0 0, L_0x7fa97283f120;  1 drivers
v0x7fa971ddded0_0 .net "mem_data_x", 0 0, L_0x7fa972840080;  1 drivers
v0x7fa971dddf60_0 .net "mem_data_y", 0 0, L_0x7fa972840220;  1 drivers
v0x7fa971dddb00_0 .net "op_code", 3 0, L_0x7fa972845050;  alias, 1 drivers
v0x7fa971dddb90_0 .net "right_i", 0 0, L_0x7fa97283f260;  1 drivers
v0x7fa971dd4ab0_0 .net "sub_cout", 0 0, L_0x7fa97283ff10;  1 drivers
v0x7fa971dd4b40_0 .net "sub_out", 0 0, L_0x7fa97283fb90;  1 drivers
v0x7fa971dd47f0_0 .var "z", 0 0;
E_0x7fa971d37210/0 .event edge, v0x7fa971d12e00_0, v0x7fa971d9b7b0_0, v0x7fa971d9e9c0_0, v0x7fa971dddb90_0;
E_0x7fa971d37210/1 .event edge, v0x7fa971da5d50_0, v0x7fa971dde2a0_0, v0x7fa971d9cc70_0, v0x7fa971dde330_0;
E_0x7fa971d37210/2 .event edge, v0x7fa971d9cd00_0, v0x7fa971da64f0_0, v0x7fa971ddd510_0, v0x7fa971d9d370_0;
E_0x7fa971d37210 .event/or E_0x7fa971d37210/0, E_0x7fa971d37210/1, E_0x7fa971d37210/2;
S_0x7fa971dce180 .scope module, "adder" "adder" 6 61, 7 3 0, S_0x7fa971dd5f90;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "cin"
    .port_info 1 /INPUT 1 "x"
    .port_info 2 /INPUT 1 "y"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "z"
L_0x7fa97283f610 .functor XOR 1, L_0x7fa972840080, L_0x7fa972840220, C4<0>, C4<0>;
L_0x7fa97283f700 .functor XOR 1, L_0x7fa97283f610, v0x7fa971daea70_0, C4<0>, C4<0>;
L_0x7fa97283f7b0 .functor AND 1, L_0x7fa972840080, L_0x7fa972840220, C4<1>, C4<1>;
L_0x7fa97283f8a0 .functor BUFZ 1, L_0x7fa97283f610, C4<0>, C4<0>, C4<0>;
L_0x7fa97283f910 .functor AND 1, L_0x7fa97283f8a0, v0x7fa971daea70_0, C4<1>, C4<1>;
L_0x7fa97283f9f0 .functor OR 1, L_0x7fa97283f7b0, L_0x7fa97283f910, C4<0>, C4<0>;
v0x7fa971da4930_0 .net *"_s8", 0 0, L_0x7fa97283f910;  1 drivers
v0x7fa971da6460_0 .net "cin", 0 0, v0x7fa971daea70_0;  alias, 1 drivers
v0x7fa971da64f0_0 .net "cout", 0 0, L_0x7fa97283f9f0;  alias, 1 drivers
v0x7fa971da6090_0 .net "g", 0 0, L_0x7fa97283f7b0;  1 drivers
v0x7fa971da6120_0 .net "intermediate", 0 0, L_0x7fa97283f610;  1 drivers
v0x7fa971da5cc0_0 .net "p", 0 0, L_0x7fa97283f8a0;  1 drivers
v0x7fa971da5d50_0 .net "x", 0 0, L_0x7fa972840080;  alias, 1 drivers
v0x7fa971d9cc70_0 .net "y", 0 0, L_0x7fa972840220;  alias, 1 drivers
v0x7fa971d9cd00_0 .net "z", 0 0, L_0x7fa97283f700;  alias, 1 drivers
S_0x7fa971dce830 .scope module, "complement_adder" "adder" 6 53, 7 3 0, S_0x7fa971dd5f90;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "cin"
    .port_info 1 /INPUT 1 "x"
    .port_info 2 /INPUT 1 "y"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "z"
L_0x10cdf04d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x7fa972833770 .functor XOR 1, L_0x7fa97283f5a0, L_0x10cdf04d0, C4<0>, C4<0>;
L_0x7fa97283ee40 .functor XOR 1, L_0x7fa972833770, v0x7fa971daea70_0, C4<0>, C4<0>;
L_0x7fa97283ef50 .functor AND 1, L_0x7fa97283f5a0, L_0x10cdf04d0, C4<1>, C4<1>;
L_0x7fa97283f040 .functor BUFZ 1, L_0x7fa972833770, C4<0>, C4<0>, C4<0>;
L_0x7fa97283f0b0 .functor AND 1, L_0x7fa97283f040, v0x7fa971daea70_0, C4<1>, C4<1>;
L_0x7fa971d59790 .functor OR 1, L_0x7fa97283ef50, L_0x7fa97283f0b0, C4<0>, C4<0>;
v0x7fa971d9c9b0_0 .net *"_s8", 0 0, L_0x7fa97283f0b0;  1 drivers
v0x7fa971d9ca40_0 .net "cin", 0 0, v0x7fa971daea70_0;  alias, 1 drivers
v0x7fa971d9e9c0_0 .net "cout", 0 0, L_0x7fa971d59790;  alias, 1 drivers
v0x7fa971d9ea50_0 .net "g", 0 0, L_0x7fa97283ef50;  1 drivers
v0x7fa971d9fae0_0 .net "intermediate", 0 0, L_0x7fa972833770;  1 drivers
v0x7fa971d9fb70_0 .net "p", 0 0, L_0x7fa97283f040;  1 drivers
v0x7fa971d9bb80_0 .net "x", 0 0, L_0x7fa97283f5a0;  1 drivers
v0x7fa971d9bc10_0 .net "y", 0 0, L_0x10cdf04d0;  1 drivers
v0x7fa971d9b7b0_0 .net "z", 0 0, L_0x7fa97283ee40;  alias, 1 drivers
S_0x7fa971dcb6a0 .scope module, "subtractor" "subtractor" 6 69, 8 2 0, S_0x7fa971dd5f90;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "cin"
    .port_info 1 /INPUT 1 "x"
    .port_info 2 /INPUT 1 "y"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "z"
L_0x7fa97283fb20 .functor XOR 1, L_0x7fa972840080, L_0x7fa972840220, C4<0>, C4<0>;
L_0x7fa97283fb90 .functor XOR 1, L_0x7fa97283fb20, v0x7fa971daea70_0, C4<0>, C4<0>;
L_0x7fa97283fc80 .functor NOT 1, L_0x7fa972840080, C4<0>, C4<0>, C4<0>;
L_0x7fa97283fcf0 .functor AND 1, L_0x7fa97283fc80, L_0x7fa972840220, C4<1>, C4<1>;
L_0x7fa97283fdc0 .functor NOT 1, L_0x7fa97283fb20, C4<0>, C4<0>, C4<0>;
L_0x7fa97283fe60 .functor AND 1, L_0x7fa97283fdc0, v0x7fa971daea70_0, C4<1>, C4<1>;
L_0x7fa97283ff10 .functor OR 1, L_0x7fa97283fcf0, L_0x7fa97283fe60, C4<0>, C4<0>;
v0x7fa971d9b840_0 .net *"_s4", 0 0, L_0x7fa97283fc80;  1 drivers
v0x7fa971d9d740_0 .net *"_s8", 0 0, L_0x7fa97283fdc0;  1 drivers
v0x7fa971d9d7d0_0 .net "cin", 0 0, v0x7fa971daea70_0;  alias, 1 drivers
v0x7fa971d9d370_0 .net "cout", 0 0, L_0x7fa97283ff10;  alias, 1 drivers
v0x7fa971d9d400_0 .net "g", 0 0, L_0x7fa97283fcf0;  1 drivers
v0x7fa971d9cfa0_0 .net "intermediate", 0 0, L_0x7fa97283fb20;  1 drivers
v0x7fa971d9d030_0 .net "p", 0 0, L_0x7fa97283fe60;  1 drivers
v0x7fa971ddd7d0_0 .net "x", 0 0, L_0x7fa972840080;  alias, 1 drivers
v0x7fa971ddd860_0 .net "y", 0 0, L_0x7fa972840220;  alias, 1 drivers
v0x7fa971ddd510_0 .net "z", 0 0, L_0x7fa97283fb90;  alias, 1 drivers
S_0x7fa971dcd270 .scope module, "bs13" "bitslice" 5 199, 6 3 0, S_0x7fa971dadfc0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "mem_data_x"
    .port_info 1 /INPUT 1 "mem_data_y"
    .port_info 2 /INPUT 1 "lsb_y"
    .port_info 3 /INPUT 1 "left_i"
    .port_info 4 /INPUT 1 "right_i"
    .port_info 5 /INPUT 4 "op_code"
    .port_info 6 /INPUT 1 "cin"
    .port_info 7 /INPUT 1 "cin2c"
    .port_info 8 /OUTPUT 1 "z"
    .port_info 9 /OUTPUT 1 "cout"
L_0x7fa972840a30 .functor NOT 1, L_0x7fa972841510, C4<0>, C4<0>, C4<0>;
v0x7fa971dc3100_0 .net "add_cout", 0 0, L_0x7fa972840e80;  1 drivers
v0x7fa971dc2db0_0 .net "add_out", 0 0, L_0x7fa972840b90;  1 drivers
v0x7fa971dc2e40_0 .net "cin", 0 0, v0x7fa971ddc760_0;  alias, 1 drivers
v0x7fa971dc4dc0_0 .net "cin2c", 0 0, v0x7fa971ddc760_0;  alias, 1 drivers
v0x7fa971dc4e50_0 .net "complement_cout", 0 0, L_0x7fa971d248d0;  1 drivers
v0x7fa971dc5ee0_0 .net "complement_out", 0 0, L_0x7fa9728402e0;  1 drivers
v0x7fa971dc5f70_0 .var "cout", 0 0;
v0x7fa971dc1f70_0 .net "left_i", 0 0, L_0x7fa972840570;  1 drivers
v0x7fa971dc2000_0 .net "lsb_y", 0 0, L_0x7fa9728404d0;  1 drivers
v0x7fa971dc3b40_0 .net "mem_data_x", 0 0, L_0x7fa972841510;  1 drivers
v0x7fa971dc3bd0_0 .net "mem_data_y", 0 0, L_0x7fa972836dd0;  1 drivers
v0x7fa971dc3770_0 .net "op_code", 3 0, L_0x7fa972845050;  alias, 1 drivers
v0x7fa971dc3800_0 .net "right_i", 0 0, L_0x7fa972840610;  1 drivers
v0x7fa971dc33a0_0 .net "sub_cout", 0 0, L_0x7fa9728413a0;  1 drivers
v0x7fa971dc3430_0 .net "sub_out", 0 0, L_0x7fa972841020;  1 drivers
v0x7fa971dba350_0 .var "z", 0 0;
E_0x7fa971d6b4d0/0 .event edge, v0x7fa971d12e00_0, v0x7fa971dcec00_0, v0x7fa971dcbd90_0, v0x7fa971dc3800_0;
E_0x7fa971d6b4d0/1 .event edge, v0x7fa971dd5610_0, v0x7fa971dc1f70_0, v0x7fa971dd51b0_0, v0x7fa971dc2000_0;
E_0x7fa971d6b4d0/2 .event edge, v0x7fa971dd5240_0, v0x7fa971dd79b0_0, v0x7fa971dc3070_0, v0x7fa971dcc860_0;
E_0x7fa971d6b4d0 .event/or E_0x7fa971d6b4d0/0, E_0x7fa971d6b4d0/1, E_0x7fa971d6b4d0/2;
S_0x7fa971dc5460 .scope module, "adder" "adder" 6 61, 7 3 0, S_0x7fa971dcd270;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "cin"
    .port_info 1 /INPUT 1 "x"
    .port_info 2 /INPUT 1 "y"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "z"
L_0x7fa972840aa0 .functor XOR 1, L_0x7fa972841510, L_0x7fa972836dd0, C4<0>, C4<0>;
L_0x7fa972840b90 .functor XOR 1, L_0x7fa972840aa0, v0x7fa971ddc760_0, C4<0>, C4<0>;
L_0x7fa972840c40 .functor AND 1, L_0x7fa972841510, L_0x7fa972836dd0, C4<1>, C4<1>;
L_0x7fa972840d30 .functor BUFZ 1, L_0x7fa972840aa0, C4<0>, C4<0>, C4<0>;
L_0x7fa972840da0 .functor AND 1, L_0x7fa972840d30, v0x7fa971ddc760_0, C4<1>, C4<1>;
L_0x7fa972840e80 .functor OR 1, L_0x7fa972840c40, L_0x7fa972840da0, C4<0>, C4<0>;
v0x7fa971dd4880_0 .net *"_s8", 0 0, L_0x7fa972840da0;  1 drivers
v0x7fa971dd7920_0 .net "cin", 0 0, v0x7fa971ddc760_0;  alias, 1 drivers
v0x7fa971dd79b0_0 .net "cout", 0 0, L_0x7fa972840e80;  alias, 1 drivers
v0x7fa971dd39b0_0 .net "g", 0 0, L_0x7fa972840c40;  1 drivers
v0x7fa971dd3a40_0 .net "intermediate", 0 0, L_0x7fa972840aa0;  1 drivers
v0x7fa971dd5580_0 .net "p", 0 0, L_0x7fa972840d30;  1 drivers
v0x7fa971dd5610_0 .net "x", 0 0, L_0x7fa972841510;  alias, 1 drivers
v0x7fa971dd51b0_0 .net "y", 0 0, L_0x7fa972836dd0;  alias, 1 drivers
v0x7fa971dd5240_0 .net "z", 0 0, L_0x7fa972840b90;  alias, 1 drivers
S_0x7fa971dc5b10 .scope module, "complement_adder" "adder" 6 53, 7 3 0, S_0x7fa971dcd270;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "cin"
    .port_info 1 /INPUT 1 "x"
    .port_info 2 /INPUT 1 "y"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "z"
L_0x10cdf0518 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x7fa97283f680 .functor XOR 1, L_0x7fa972840a30, L_0x10cdf0518, C4<0>, C4<0>;
L_0x7fa9728402e0 .functor XOR 1, L_0x7fa97283f680, v0x7fa971ddc760_0, C4<0>, C4<0>;
L_0x7fa9728403f0 .functor AND 1, L_0x7fa972840a30, L_0x10cdf0518, C4<1>, C4<1>;
L_0x7fa972840730 .functor BUFZ 1, L_0x7fa97283f680, C4<0>, C4<0>, C4<0>;
L_0x7fa9728407a0 .functor AND 1, L_0x7fa972840730, v0x7fa971ddc760_0, C4<1>, C4<1>;
L_0x7fa971d248d0 .functor OR 1, L_0x7fa9728403f0, L_0x7fa9728407a0, C4<0>, C4<0>;
v0x7fa971dd4de0_0 .net *"_s8", 0 0, L_0x7fa9728407a0;  1 drivers
v0x7fa971dd4e70_0 .net "cin", 0 0, v0x7fa971ddc760_0;  alias, 1 drivers
v0x7fa971dcbd90_0 .net "cout", 0 0, L_0x7fa971d248d0;  alias, 1 drivers
v0x7fa971dcbe20_0 .net "g", 0 0, L_0x7fa9728403f0;  1 drivers
v0x7fa971dcbad0_0 .net "intermediate", 0 0, L_0x7fa97283f680;  1 drivers
v0x7fa971dcbb60_0 .net "p", 0 0, L_0x7fa972840730;  1 drivers
v0x7fa971dcdae0_0 .net "x", 0 0, L_0x7fa972840a30;  1 drivers
v0x7fa971dcdb70_0 .net "y", 0 0, L_0x10cdf0518;  1 drivers
v0x7fa971dcec00_0 .net "z", 0 0, L_0x7fa9728402e0;  alias, 1 drivers
S_0x7fa971dc2980 .scope module, "subtractor" "subtractor" 6 69, 8 2 0, S_0x7fa971dcd270;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "cin"
    .port_info 1 /INPUT 1 "x"
    .port_info 2 /INPUT 1 "y"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "z"
L_0x7fa972840fb0 .functor XOR 1, L_0x7fa972841510, L_0x7fa972836dd0, C4<0>, C4<0>;
L_0x7fa972841020 .functor XOR 1, L_0x7fa972840fb0, v0x7fa971ddc760_0, C4<0>, C4<0>;
L_0x7fa972841110 .functor NOT 1, L_0x7fa972841510, C4<0>, C4<0>, C4<0>;
L_0x7fa972841180 .functor AND 1, L_0x7fa972841110, L_0x7fa972836dd0, C4<1>, C4<1>;
L_0x7fa972841250 .functor NOT 1, L_0x7fa972840fb0, C4<0>, C4<0>, C4<0>;
L_0x7fa9728412f0 .functor AND 1, L_0x7fa972841250, v0x7fa971ddc760_0, C4<1>, C4<1>;
L_0x7fa9728413a0 .functor OR 1, L_0x7fa972841180, L_0x7fa9728412f0, C4<0>, C4<0>;
v0x7fa971dcec90_0 .net *"_s4", 0 0, L_0x7fa972841110;  1 drivers
v0x7fa971dcac90_0 .net *"_s8", 0 0, L_0x7fa972841250;  1 drivers
v0x7fa971dcad20_0 .net "cin", 0 0, v0x7fa971ddc760_0;  alias, 1 drivers
v0x7fa971dcc860_0 .net "cout", 0 0, L_0x7fa9728413a0;  alias, 1 drivers
v0x7fa971dcc8f0_0 .net "g", 0 0, L_0x7fa972841180;  1 drivers
v0x7fa971dcc490_0 .net "intermediate", 0 0, L_0x7fa972840fb0;  1 drivers
v0x7fa971dcc520_0 .net "p", 0 0, L_0x7fa9728412f0;  1 drivers
v0x7fa971dcc0c0_0 .net "x", 0 0, L_0x7fa972841510;  alias, 1 drivers
v0x7fa971dcc150_0 .net "y", 0 0, L_0x7fa972836dd0;  alias, 1 drivers
v0x7fa971dc3070_0 .net "z", 0 0, L_0x7fa972841020;  alias, 1 drivers
S_0x7fa971dc4550 .scope module, "bs14" "bitslice" 5 212, 6 3 0, S_0x7fa971dadfc0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "mem_data_x"
    .port_info 1 /INPUT 1 "mem_data_y"
    .port_info 2 /INPUT 1 "lsb_y"
    .port_info 3 /INPUT 1 "left_i"
    .port_info 4 /INPUT 1 "right_i"
    .port_info 5 /INPUT 4 "op_code"
    .port_info 6 /INPUT 1 "cin"
    .port_info 7 /INPUT 1 "cin2c"
    .port_info 8 /OUTPUT 1 "z"
    .port_info 9 /OUTPUT 1 "cout"
L_0x7fa972841ff0 .functor NOT 1, L_0x7fa972842ab0, C4<0>, C4<0>, C4<0>;
v0x7fa971d92740_0 .net "add_cout", 0 0, L_0x7fa972842440;  1 drivers
v0x7fa971d94a20_0 .net "add_out", 0 0, L_0x7fa972842150;  1 drivers
v0x7fa971d94ab0_0 .net "cin", 0 0, v0x7fa971dc5f70_0;  alias, 1 drivers
v0x7fa971d946d0_0 .net "cin2c", 0 0, v0x7fa971dc5f70_0;  alias, 1 drivers
v0x7fa971d94280_0 .net "complement_cout", 0 0, L_0x7fa971d94650;  1 drivers
v0x7fa971d94310_0 .net "complement_out", 0 0, L_0x7fa9728418b0;  1 drivers
v0x7fa971d8ad60_0 .var "cout", 0 0;
v0x7fa971d8adf0_0 .net "left_i", 0 0, L_0x7fa972841dc0;  1 drivers
v0x7fa971d8aaa0_0 .net "lsb_y", 0 0, L_0x7fa972841d20;  1 drivers
v0x7fa971d8cab0_0 .net "mem_data_x", 0 0, L_0x7fa972842ab0;  1 drivers
v0x7fa971d8cb40_0 .net "mem_data_y", 0 0, L_0x7fa972842c50;  1 drivers
v0x7fa971d8dbd0_0 .net "op_code", 3 0, L_0x7fa972845050;  alias, 1 drivers
v0x7fa971d8dc60_0 .net "right_i", 0 0, L_0x7fa972841e60;  1 drivers
v0x7fa971d89c60_0 .net "sub_cout", 0 0, L_0x7fa972842940;  1 drivers
v0x7fa971d89cf0_0 .net "sub_out", 0 0, L_0x7fa9728425e0;  1 drivers
v0x7fa971d89890_0 .var "z", 0 0;
E_0x7fa971d959c0/0 .event edge, v0x7fa971d12e00_0, v0x7fa971d93c90_0, v0x7fa971dbaa50_0, v0x7fa971d8dc60_0;
E_0x7fa971d959c0/1 .event edge, v0x7fa971db92e0_0, v0x7fa971d8adf0_0, v0x7fa971db8e80_0, v0x7fa971d8aaa0_0;
E_0x7fa971d959c0/2 .event edge, v0x7fa971db8f10_0, v0x7fa971dbc130_0, v0x7fa971d926b0_0, v0x7fa971d96dc0_0;
E_0x7fa971d959c0 .event/or E_0x7fa971d959c0/0, E_0x7fa971d959c0/1, E_0x7fa971d959c0/2;
S_0x7fa971dbc740 .scope module, "adder" "adder" 6 61, 7 3 0, S_0x7fa971dc4550;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "cin"
    .port_info 1 /INPUT 1 "x"
    .port_info 2 /INPUT 1 "y"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "z"
L_0x7fa972842060 .functor XOR 1, L_0x7fa972842ab0, L_0x7fa972842c50, C4<0>, C4<0>;
L_0x7fa972842150 .functor XOR 1, L_0x7fa972842060, v0x7fa971dc5f70_0, C4<0>, C4<0>;
L_0x7fa972842200 .functor AND 1, L_0x7fa972842ab0, L_0x7fa972842c50, C4<1>, C4<1>;
L_0x7fa9728422f0 .functor BUFZ 1, L_0x7fa972842060, C4<0>, C4<0>, C4<0>;
L_0x7fa972842360 .functor AND 1, L_0x7fa9728422f0, v0x7fa971dc5f70_0, C4<1>, C4<1>;
L_0x7fa972842440 .functor OR 1, L_0x7fa972842200, L_0x7fa972842360, C4<0>, C4<0>;
v0x7fa971dba3e0_0 .net *"_s8", 0 0, L_0x7fa972842360;  1 drivers
v0x7fa971dbc0a0_0 .net "cin", 0 0, v0x7fa971dc5f70_0;  alias, 1 drivers
v0x7fa971dbc130_0 .net "cout", 0 0, L_0x7fa972842440;  alias, 1 drivers
v0x7fa971dbd1c0_0 .net "g", 0 0, L_0x7fa972842200;  1 drivers
v0x7fa971dbd250_0 .net "intermediate", 0 0, L_0x7fa972842060;  1 drivers
v0x7fa971db9250_0 .net "p", 0 0, L_0x7fa9728422f0;  1 drivers
v0x7fa971db92e0_0 .net "x", 0 0, L_0x7fa972842ab0;  alias, 1 drivers
v0x7fa971db8e80_0 .net "y", 0 0, L_0x7fa972842c50;  alias, 1 drivers
v0x7fa971db8f10_0 .net "z", 0 0, L_0x7fa972842150;  alias, 1 drivers
S_0x7fa971dbcdf0 .scope module, "complement_adder" "adder" 6 53, 7 3 0, S_0x7fa971dc4550;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "cin"
    .port_info 1 /INPUT 1 "x"
    .port_info 2 /INPUT 1 "y"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "z"
L_0x10cdf0560 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x7fa972840b10 .functor XOR 1, L_0x7fa972841ff0, L_0x10cdf0560, C4<0>, C4<0>;
L_0x7fa9728418b0 .functor XOR 1, L_0x7fa972840b10, v0x7fa971dc5f70_0, C4<0>, C4<0>;
L_0x7fa972841960 .functor AND 1, L_0x7fa972841ff0, L_0x10cdf0560, C4<1>, C4<1>;
L_0x7fa972841a50 .functor BUFZ 1, L_0x7fa972840b10, C4<0>, C4<0>, C4<0>;
L_0x7fa972841ac0 .functor AND 1, L_0x7fa972841a50, v0x7fa971dc5f70_0, C4<1>, C4<1>;
L_0x7fa971d94650 .functor OR 1, L_0x7fa972841960, L_0x7fa972841ac0, C4<0>, C4<0>;
v0x7fa971dbae20_0 .net *"_s8", 0 0, L_0x7fa972841ac0;  1 drivers
v0x7fa971dbaeb0_0 .net "cin", 0 0, v0x7fa971dc5f70_0;  alias, 1 drivers
v0x7fa971dbaa50_0 .net "cout", 0 0, L_0x7fa971d94650;  alias, 1 drivers
v0x7fa971dbaae0_0 .net "g", 0 0, L_0x7fa972841960;  1 drivers
v0x7fa971dba680_0 .net "intermediate", 0 0, L_0x7fa972840b10;  1 drivers
v0x7fa971dba710_0 .net "p", 0 0, L_0x7fa972841a50;  1 drivers
v0x7fa971d93f50_0 .net "x", 0 0, L_0x7fa972841ff0;  1 drivers
v0x7fa971d93fe0_0 .net "y", 0 0, L_0x10cdf0560;  1 drivers
v0x7fa971d93c90_0 .net "z", 0 0, L_0x7fa9728418b0;  alias, 1 drivers
S_0x7fa971db9c60 .scope module, "subtractor" "subtractor" 6 69, 8 2 0, S_0x7fa971dc4550;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "cin"
    .port_info 1 /INPUT 1 "x"
    .port_info 2 /INPUT 1 "y"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "z"
L_0x7fa972842570 .functor XOR 1, L_0x7fa972842ab0, L_0x7fa972842c50, C4<0>, C4<0>;
L_0x7fa9728425e0 .functor XOR 1, L_0x7fa972842570, v0x7fa971dc5f70_0, C4<0>, C4<0>;
L_0x7fa9728426d0 .functor NOT 1, L_0x7fa972842ab0, C4<0>, C4<0>, C4<0>;
L_0x7fa972842740 .functor AND 1, L_0x7fa9728426d0, L_0x7fa972842c50, C4<1>, C4<1>;
L_0x7fa9728427f0 .functor NOT 1, L_0x7fa972842570, C4<0>, C4<0>, C4<0>;
L_0x7fa972842890 .functor AND 1, L_0x7fa9728427f0, v0x7fa971dc5f70_0, C4<1>, C4<1>;
L_0x7fa972842940 .functor OR 1, L_0x7fa972842740, L_0x7fa972842890, C4<0>, C4<0>;
v0x7fa971d93d20_0 .net *"_s4", 0 0, L_0x7fa9728426d0;  1 drivers
v0x7fa971d95ca0_0 .net *"_s8", 0 0, L_0x7fa9728427f0;  1 drivers
v0x7fa971d95d30_0 .net "cin", 0 0, v0x7fa971dc5f70_0;  alias, 1 drivers
v0x7fa971d96dc0_0 .net "cout", 0 0, L_0x7fa972842940;  alias, 1 drivers
v0x7fa971d96e50_0 .net "g", 0 0, L_0x7fa972842740;  1 drivers
v0x7fa971d92e50_0 .net "intermediate", 0 0, L_0x7fa972842570;  1 drivers
v0x7fa971d92ee0_0 .net "p", 0 0, L_0x7fa972842890;  1 drivers
v0x7fa971d92a80_0 .net "x", 0 0, L_0x7fa972842ab0;  alias, 1 drivers
v0x7fa971d92b10_0 .net "y", 0 0, L_0x7fa972842c50;  alias, 1 drivers
v0x7fa971d926b0_0 .net "z", 0 0, L_0x7fa9728425e0;  alias, 1 drivers
S_0x7fa971dbb830 .scope module, "bs15" "bitslice" 5 225, 6 3 0, S_0x7fa971dadfc0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "mem_data_x"
    .port_info 1 /INPUT 1 "mem_data_y"
    .port_info 2 /INPUT 1 "lsb_y"
    .port_info 3 /INPUT 1 "left_i"
    .port_info 4 /INPUT 1 "right_i"
    .port_info 5 /INPUT 4 "op_code"
    .port_info 6 /INPUT 1 "cin"
    .port_info 7 /INPUT 1 "cin2c"
    .port_info 8 /OUTPUT 1 "z"
    .port_info 9 /OUTPUT 1 "cout"
L_0x7fa972843280 .functor NOT 1, L_0x7fa972843d80, C4<0>, C4<0>, C4<0>;
v0x7fa971d38930_0 .net "add_cout", 0 0, L_0x7fa9728436d0;  1 drivers
v0x7fa971d389c0_0 .net "add_out", 0 0, L_0x7fa9728433e0;  1 drivers
v0x7fa971d38670_0 .net "cin", 0 0, v0x7fa971d8ad60_0;  alias, 1 drivers
v0x7fa971d3a680_0 .net "cin2c", 0 0, v0x7fa971d8ad60_0;  alias, 1 drivers
v0x7fa971d3a710_0 .net "complement_cout", 0 0, L_0x7fa971d38700;  1 drivers
v0x7fa971d3b7a0_0 .net "complement_out", 0 0, L_0x7fa9728384c0;  1 drivers
v0x7fa971d3b830_0 .var "cout", 0 0;
v0x7fa971d37830_0 .net "left_i", 0 0, L_0x7fa972843090;  1 drivers
v0x7fa971d378c0_0 .net "lsb_y", 0 0, L_0x7fa972842ff0;  1 drivers
v0x7fa971d39480_0 .net "mem_data_x", 0 0, L_0x7fa972843d80;  1 drivers
v0x7fa971d39030_0 .net "mem_data_y", 0 0, L_0x7fa972842f50;  1 drivers
v0x7fa971d390c0_0 .net "op_code", 3 0, L_0x7fa972845050;  alias, 1 drivers
v0x7fa971d38c60_0 .net "right_i", 0 0, L_0x7fa972843f20;  1 drivers
v0x7fa971d38cf0_0 .net "sub_cout", 0 0, L_0x7fa972843c10;  1 drivers
v0x7fa971d2fc10_0 .net "sub_out", 0 0, L_0x7fa972843870;  1 drivers
v0x7fa971d2fca0_0 .var "z", 0 0;
E_0x7fa971d8abb0/0 .event edge, v0x7fa971d12e00_0, v0x7fa971d0a700_0, v0x7fa971d137b0_0, v0x7fa971d38c60_0;
E_0x7fa971d8abb0/1 .event edge, v0x7fa971d251f0_0, v0x7fa971d37830_0, v0x7fa971d24dd0_0, v0x7fa971d378c0_0;
E_0x7fa971d8abb0/2 .event edge, v0x7fa971d24e60_0, v0x7fa971d8b090_0, v0x7fa971ceb810_0, v0x7fa971cf4cb0_0;
E_0x7fa971d8abb0 .event/or E_0x7fa971d8abb0/0, E_0x7fa971d8abb0/1, E_0x7fa971d8abb0/2;
S_0x7fa971d96340 .scope module, "adder" "adder" 6 61, 7 3 0, S_0x7fa971dbb830;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "cin"
    .port_info 1 /INPUT 1 "x"
    .port_info 2 /INPUT 1 "y"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "z"
L_0x7fa9728432f0 .functor XOR 1, L_0x7fa972843d80, L_0x7fa972842f50, C4<0>, C4<0>;
L_0x7fa9728433e0 .functor XOR 1, L_0x7fa9728432f0, v0x7fa971d8ad60_0, C4<0>, C4<0>;
L_0x7fa972843490 .functor AND 1, L_0x7fa972843d80, L_0x7fa972842f50, C4<1>, C4<1>;
L_0x7fa972843580 .functor BUFZ 1, L_0x7fa9728432f0, C4<0>, C4<0>, C4<0>;
L_0x7fa9728435f0 .functor AND 1, L_0x7fa972843580, v0x7fa971d8ad60_0, C4<1>, C4<1>;
L_0x7fa9728436d0 .functor OR 1, L_0x7fa972843490, L_0x7fa9728435f0, C4<0>, C4<0>;
v0x7fa971d8b460_0 .net *"_s8", 0 0, L_0x7fa9728435f0;  1 drivers
v0x7fa971d8b4f0_0 .net "cin", 0 0, v0x7fa971d8ad60_0;  alias, 1 drivers
v0x7fa971d8b090_0 .net "cout", 0 0, L_0x7fa9728436d0;  alias, 1 drivers
v0x7fa971d8b120_0 .net "g", 0 0, L_0x7fa972843490;  1 drivers
v0x7fa971d0abe0_0 .net "intermediate", 0 0, L_0x7fa9728432f0;  1 drivers
v0x7fa971d25160_0 .net "p", 0 0, L_0x7fa972843580;  1 drivers
v0x7fa971d251f0_0 .net "x", 0 0, L_0x7fa972843d80;  alias, 1 drivers
v0x7fa971d24dd0_0 .net "y", 0 0, L_0x7fa972842f50;  alias, 1 drivers
v0x7fa971d24e60_0 .net "z", 0 0, L_0x7fa9728433e0;  alias, 1 drivers
S_0x7fa971d969f0 .scope module, "complement_adder" "adder" 6 53, 7 3 0, S_0x7fa971dbb830;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "cin"
    .port_info 1 /INPUT 1 "x"
    .port_info 2 /INPUT 1 "y"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "z"
L_0x10cdf05a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x7fa972841f00 .functor XOR 1, L_0x7fa972843280, L_0x10cdf05a8, C4<0>, C4<0>;
L_0x7fa9728384c0 .functor XOR 1, L_0x7fa972841f00, v0x7fa971d8ad60_0, C4<0>, C4<0>;
L_0x7fa9728385b0 .functor AND 1, L_0x7fa972843280, L_0x10cdf05a8, C4<1>, C4<1>;
L_0x7fa972842cf0 .functor BUFZ 1, L_0x7fa972841f00, C4<0>, C4<0>, C4<0>;
L_0x7fa972842d60 .functor AND 1, L_0x7fa972842cf0, v0x7fa971d8ad60_0, C4<1>, C4<1>;
L_0x7fa971d38700 .functor OR 1, L_0x7fa9728385b0, L_0x7fa972842d60, C4<0>, C4<0>;
v0x7fa971d1c130_0 .net *"_s8", 0 0, L_0x7fa972842d60;  1 drivers
v0x7fa971d13720_0 .net "cin", 0 0, v0x7fa971d8ad60_0;  alias, 1 drivers
v0x7fa971d137b0_0 .net "cout", 0 0, L_0x7fa971d38700;  alias, 1 drivers
v0x7fa971d13390_0 .net "g", 0 0, L_0x7fa9728385b0;  1 drivers
v0x7fa971d13420_0 .net "intermediate", 0 0, L_0x7fa972841f00;  1 drivers
v0x7fa971d0aa00_0 .net "p", 0 0, L_0x7fa972842cf0;  1 drivers
v0x7fa971d0aa90_0 .net "x", 0 0, L_0x7fa972843280;  1 drivers
v0x7fa971d0a670_0 .net "y", 0 0, L_0x10cdf05a8;  1 drivers
v0x7fa971d0a700_0 .net "z", 0 0, L_0x7fa9728384c0;  alias, 1 drivers
S_0x7fa971d93860 .scope module, "subtractor" "subtractor" 6 69, 8 2 0, S_0x7fa971dbb830;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "cin"
    .port_info 1 /INPUT 1 "x"
    .port_info 2 /INPUT 1 "y"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "z"
L_0x7fa972843800 .functor XOR 1, L_0x7fa972843d80, L_0x7fa972842f50, C4<0>, C4<0>;
L_0x7fa972843870 .functor XOR 1, L_0x7fa972843800, v0x7fa971d8ad60_0, C4<0>, C4<0>;
L_0x7fa972843960 .functor NOT 1, L_0x7fa972843d80, C4<0>, C4<0>, C4<0>;
L_0x7fa9728439d0 .functor AND 1, L_0x7fa972843960, L_0x7fa972842f50, C4<1>, C4<1>;
L_0x7fa972843aa0 .functor NOT 1, L_0x7fa972843800, C4<0>, C4<0>, C4<0>;
L_0x7fa972843b40 .functor AND 1, L_0x7fa972843aa0, v0x7fa971d8ad60_0, C4<1>, C4<1>;
L_0x7fa972843c10 .functor OR 1, L_0x7fa9728439d0, L_0x7fa972843b40, C4<0>, C4<0>;
v0x7fa971d019d0_0 .net *"_s4", 0 0, L_0x7fa972843960;  1 drivers
v0x7fa971cf5040_0 .net *"_s8", 0 0, L_0x7fa972843aa0;  1 drivers
v0x7fa971cf50d0_0 .net "cin", 0 0, v0x7fa971d8ad60_0;  alias, 1 drivers
v0x7fa971cf4cb0_0 .net "cout", 0 0, L_0x7fa972843c10;  alias, 1 drivers
v0x7fa971cf4d40_0 .net "g", 0 0, L_0x7fa9728439d0;  1 drivers
v0x7fa971cec3f0_0 .net "intermediate", 0 0, L_0x7fa972843800;  1 drivers
v0x7fa971cec480_0 .net "p", 0 0, L_0x7fa972843b40;  1 drivers
v0x7fa971cec120_0 .net "x", 0 0, L_0x7fa972843d80;  alias, 1 drivers
v0x7fa971cec1b0_0 .net "y", 0 0, L_0x7fa972842f50;  alias, 1 drivers
v0x7fa971ceb810_0 .net "z", 0 0, L_0x7fa972843870;  alias, 1 drivers
S_0x7fa971d95430 .scope module, "bs2" "bitslice" 5 56, 6 3 0, S_0x7fa971dadfc0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "mem_data_x"
    .port_info 1 /INPUT 1 "mem_data_y"
    .port_info 2 /INPUT 1 "lsb_y"
    .port_info 3 /INPUT 1 "left_i"
    .port_info 4 /INPUT 1 "right_i"
    .port_info 5 /INPUT 4 "op_code"
    .port_info 6 /INPUT 1 "cin"
    .port_info 7 /INPUT 1 "cin2c"
    .port_info 8 /OUTPUT 1 "z"
    .port_info 9 /OUTPUT 1 "cout"
L_0x7fa9728321f0 .functor NOT 1, L_0x7fa972832cb0, C4<0>, C4<0>, C4<0>;
v0x7fa971d1d170_0 .net "add_cout", 0 0, L_0x7fa972832640;  1 drivers
v0x7fa971d1cd10_0 .net "add_out", 0 0, L_0x7fa972832350;  1 drivers
v0x7fa971d1cda0_0 .net "cin", 0 0, v0x7fa971ceb1f0_0;  alias, 1 drivers
v0x7fa971d1ed20_0 .net "cin2c", 0 0, v0x7fa971ceb1f0_0;  alias, 1 drivers
v0x7fa971d1e8d0_0 .net "complement_cout", 0 0, L_0x7fa971d1eca0;  1 drivers
v0x7fa971d1e960_0 .net "complement_out", 0 0, L_0x7fa972831d60;  1 drivers
v0x7fa971d1e500_0 .var "cout", 0 0;
v0x7fa971d1e590_0 .net "left_i", 0 0, L_0x7fa972833090;  1 drivers
v0x7fa971d154b0_0 .net "lsb_y", 0 0, L_0x7fa972832ef0;  1 drivers
v0x7fa971d151f0_0 .net "mem_data_x", 0 0, L_0x7fa972832cb0;  1 drivers
v0x7fa971d15280_0 .net "mem_data_y", 0 0, L_0x7fa972832e50;  1 drivers
v0x7fa971d17240_0 .net "op_code", 3 0, L_0x7fa972845050;  alias, 1 drivers
v0x7fa971d143c0_0 .net "right_i", 0 0, L_0x7fa9728331c0;  1 drivers
v0x7fa971d14450_0 .net "sub_cout", 0 0, L_0x7fa972832b40;  1 drivers
v0x7fa971d13ff0_0 .net "sub_out", 0 0, L_0x7fa9728327e0;  1 drivers
v0x7fa971d14080_0 .var "z", 0 0;
E_0x7fa971d39510/0 .event edge, v0x7fa971d12e00_0, v0x7fa971d279c0_0, v0x7fa971d29d60_0, v0x7fa971d143c0_0;
E_0x7fa971d39510/1 .event edge, v0x7fa971d2ff40_0, v0x7fa971d1e590_0, v0x7fa971d2ffd0_0, v0x7fa971d154b0_0;
E_0x7fa971d39510/2 .event edge, v0x7fa971d26ef0_0, v0x7fa971d306e0_0, v0x7fa971d1d0e0_0, v0x7fa971d1e260_0;
E_0x7fa971d39510 .event/or E_0x7fa971d39510/0, E_0x7fa971d39510/1, E_0x7fa971d39510/2;
S_0x7fa971d8d150 .scope module, "adder" "adder" 6 61, 7 3 0, S_0x7fa971d95430;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "cin"
    .port_info 1 /INPUT 1 "x"
    .port_info 2 /INPUT 1 "y"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "z"
L_0x7fa972832260 .functor XOR 1, L_0x7fa972832cb0, L_0x7fa972832e50, C4<0>, C4<0>;
L_0x7fa972832350 .functor XOR 1, L_0x7fa972832260, v0x7fa971ceb1f0_0, C4<0>, C4<0>;
L_0x7fa972832400 .functor AND 1, L_0x7fa972832cb0, L_0x7fa972832e50, C4<1>, C4<1>;
L_0x7fa9728324f0 .functor BUFZ 1, L_0x7fa972832260, C4<0>, C4<0>, C4<0>;
L_0x7fa972832560 .functor AND 1, L_0x7fa9728324f0, v0x7fa971ceb1f0_0, C4<1>, C4<1>;
L_0x7fa972832640 .functor OR 1, L_0x7fa972832400, L_0x7fa972832560, C4<0>, C4<0>;
v0x7fa971d2eb10_0 .net *"_s8", 0 0, L_0x7fa972832560;  1 drivers
v0x7fa971d2eba0_0 .net "cin", 0 0, v0x7fa971ceb1f0_0;  alias, 1 drivers
v0x7fa971d306e0_0 .net "cout", 0 0, L_0x7fa972832640;  alias, 1 drivers
v0x7fa971d30770_0 .net "g", 0 0, L_0x7fa972832400;  1 drivers
v0x7fa971d30310_0 .net "intermediate", 0 0, L_0x7fa972832260;  1 drivers
v0x7fa971d303a0_0 .net "p", 0 0, L_0x7fa9728324f0;  1 drivers
v0x7fa971d2ff40_0 .net "x", 0 0, L_0x7fa972832cb0;  alias, 1 drivers
v0x7fa971d2ffd0_0 .net "y", 0 0, L_0x7fa972832e50;  alias, 1 drivers
v0x7fa971d26ef0_0 .net "z", 0 0, L_0x7fa972832350;  alias, 1 drivers
S_0x7fa971d8d800 .scope module, "complement_adder" "adder" 6 53, 7 3 0, S_0x7fa971d95430;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "cin"
    .port_info 1 /INPUT 1 "x"
    .port_info 2 /INPUT 1 "y"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "z"
L_0x10cdf0200 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x7fa972831cf0 .functor XOR 1, L_0x7fa9728321f0, L_0x10cdf0200, C4<0>, C4<0>;
L_0x7fa972831d60 .functor XOR 1, L_0x7fa972831cf0, v0x7fa971ceb1f0_0, C4<0>, C4<0>;
L_0x7fa972831dd0 .functor AND 1, L_0x7fa9728321f0, L_0x10cdf0200, C4<1>, C4<1>;
L_0x7fa972831ec0 .functor BUFZ 1, L_0x7fa972831cf0, C4<0>, C4<0>, C4<0>;
L_0x7fa972831f30 .functor AND 1, L_0x7fa972831ec0, v0x7fa971ceb1f0_0, C4<1>, C4<1>;
L_0x7fa971d1eca0 .functor OR 1, L_0x7fa972831dd0, L_0x7fa972831f30, C4<0>, C4<0>;
v0x7fa971d28c40_0 .net *"_s8", 0 0, L_0x7fa972831f30;  1 drivers
v0x7fa971d28cd0_0 .net "cin", 0 0, v0x7fa971ceb1f0_0;  alias, 1 drivers
v0x7fa971d29d60_0 .net "cout", 0 0, L_0x7fa971d1eca0;  alias, 1 drivers
v0x7fa971d29df0_0 .net "g", 0 0, L_0x7fa972831dd0;  1 drivers
v0x7fa971d25e00_0 .net "intermediate", 0 0, L_0x7fa972831cf0;  1 drivers
v0x7fa971d25e90_0 .net "p", 0 0, L_0x7fa972831ec0;  1 drivers
v0x7fa971d25a30_0 .net "x", 0 0, L_0x7fa9728321f0;  1 drivers
v0x7fa971d25ac0_0 .net "y", 0 0, L_0x10cdf0200;  1 drivers
v0x7fa971d279c0_0 .net "z", 0 0, L_0x7fa972831d60;  alias, 1 drivers
S_0x7fa971d8a670 .scope module, "subtractor" "subtractor" 6 69, 8 2 0, S_0x7fa971d95430;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "cin"
    .port_info 1 /INPUT 1 "x"
    .port_info 2 /INPUT 1 "y"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "z"
L_0x7fa972832770 .functor XOR 1, L_0x7fa972832cb0, L_0x7fa972832e50, C4<0>, C4<0>;
L_0x7fa9728327e0 .functor XOR 1, L_0x7fa972832770, v0x7fa971ceb1f0_0, C4<0>, C4<0>;
L_0x7fa972832890 .functor NOT 1, L_0x7fa972832cb0, C4<0>, C4<0>, C4<0>;
L_0x7fa972832900 .functor AND 1, L_0x7fa972832890, L_0x7fa972832e50, C4<1>, C4<1>;
L_0x7fa9728329f0 .functor NOT 1, L_0x7fa972832770, C4<0>, C4<0>, C4<0>;
L_0x7fa972832a90 .functor AND 1, L_0x7fa9728329f0, v0x7fa971ceb1f0_0, C4<1>, C4<1>;
L_0x7fa972832b40 .functor OR 1, L_0x7fa972832900, L_0x7fa972832a90, C4<0>, C4<0>;
v0x7fa971d27220_0 .net *"_s4", 0 0, L_0x7fa972832890;  1 drivers
v0x7fa971d272b0_0 .net *"_s8", 0 0, L_0x7fa9728329f0;  1 drivers
v0x7fa971d1e1d0_0 .net "cin", 0 0, v0x7fa971ceb1f0_0;  alias, 1 drivers
v0x7fa971d1e260_0 .net "cout", 0 0, L_0x7fa972832b40;  alias, 1 drivers
v0x7fa971d1df10_0 .net "g", 0 0, L_0x7fa972832900;  1 drivers
v0x7fa971d1dfa0_0 .net "intermediate", 0 0, L_0x7fa972832770;  1 drivers
v0x7fa971d1ff20_0 .net "p", 0 0, L_0x7fa972832a90;  1 drivers
v0x7fa971d1ffb0_0 .net "x", 0 0, L_0x7fa972832cb0;  alias, 1 drivers
v0x7fa971d21040_0 .net "y", 0 0, L_0x7fa972832e50;  alias, 1 drivers
v0x7fa971d1d0e0_0 .net "z", 0 0, L_0x7fa9728327e0;  alias, 1 drivers
S_0x7fa971d8c240 .scope module, "bs3" "bitslice" 5 69, 6 3 0, S_0x7fa971dadfc0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "mem_data_x"
    .port_info 1 /INPUT 1 "mem_data_y"
    .port_info 2 /INPUT 1 "lsb_y"
    .port_info 3 /INPUT 1 "left_i"
    .port_info 4 /INPUT 1 "right_i"
    .port_info 5 /INPUT 4 "op_code"
    .port_info 6 /INPUT 1 "cin"
    .port_info 7 /INPUT 1 "cin2c"
    .port_info 8 /OUTPUT 1 "z"
    .port_info 9 /OUTPUT 1 "cout"
L_0x7fa972833700 .functor NOT 1, L_0x7fa972834220, C4<0>, C4<0>, C4<0>;
v0x7fa971d04200_0 .net "add_cout", 0 0, L_0x7fa972833b90;  1 drivers
v0x7fa971d03da0_0 .net "add_out", 0 0, L_0x7fa9728338e0;  1 drivers
v0x7fa971d03e30_0 .net "cin", 0 0, v0x7fa971d1e500_0;  alias, 1 drivers
v0x7fa971cf6e50_0 .net "cin2c", 0 0, v0x7fa971d1e500_0;  alias, 1 drivers
v0x7fa971cf6b10_0 .net "complement_cout", 0 0, L_0x7fa971cf6dd0;  1 drivers
v0x7fa971cf6ba0_0 .net "complement_out", 0 0, L_0x7fa97282f890;  1 drivers
v0x7fa971cf8b20_0 .var "cout", 0 0;
v0x7fa971cf8bb0_0 .net "left_i", 0 0, L_0x7fa9728343c0;  1 drivers
v0x7fa971cf9c40_0 .net "lsb_y", 0 0, L_0x7fa972834500;  1 drivers
v0x7fa971cf5ce0_0 .net "mem_data_x", 0 0, L_0x7fa972834220;  1 drivers
v0x7fa971cf5d70_0 .net "mem_data_y", 0 0, L_0x7fa972834460;  1 drivers
v0x7fa971cf5910_0 .net "op_code", 3 0, L_0x7fa972845050;  alias, 1 drivers
v0x7fa971cf59a0_0 .net "right_i", 0 0, L_0x7fa972834650;  1 drivers
v0x7fa971cf78a0_0 .net "sub_cout", 0 0, L_0x7fa9728340b0;  1 drivers
v0x7fa971cf7930_0 .net "sub_out", 0 0, L_0x7fa972833d30;  1 drivers
v0x7fa971cf74d0_0 .var "z", 0 0;
E_0x7fa971d62290/0 .event edge, v0x7fa971d12e00_0, v0x7fa971d03a70_0, v0x7fa971d0d260_0, v0x7fa971cf59a0_0;
E_0x7fa971d62290/1 .event edge, v0x7fa971d0e4e0_0, v0x7fa971cf8bb0_0, v0x7fa971d0e570_0, v0x7fa971cf9c40_0;
E_0x7fa971d62290/2 .event edge, v0x7fa971d0f600_0, v0x7fa971d0c790_0, v0x7fa971d04170_0, v0x7fa971d068e0_0;
E_0x7fa971d62290 .event/or E_0x7fa971d62290/0, E_0x7fa971d62290/1, E_0x7fa971d62290/2;
S_0x7fa971d78630 .scope module, "adder" "adder" 6 61, 7 3 0, S_0x7fa971d8c240;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "cin"
    .port_info 1 /INPUT 1 "x"
    .port_info 2 /INPUT 1 "y"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "z"
L_0x7fa9728337f0 .functor XOR 1, L_0x7fa972834220, L_0x7fa972834460, C4<0>, C4<0>;
L_0x7fa9728338e0 .functor XOR 1, L_0x7fa9728337f0, v0x7fa971d1e500_0, C4<0>, C4<0>;
L_0x7fa972833950 .functor AND 1, L_0x7fa972834220, L_0x7fa972834460, C4<1>, C4<1>;
L_0x7fa972833a40 .functor BUFZ 1, L_0x7fa9728337f0, C4<0>, C4<0>, C4<0>;
L_0x7fa972833ab0 .functor AND 1, L_0x7fa972833a40, v0x7fa971d1e500_0, C4<1>, C4<1>;
L_0x7fa972833b90 .functor OR 1, L_0x7fa972833950, L_0x7fa972833ab0, C4<0>, C4<0>;
v0x7fa971d157e0_0 .net *"_s8", 0 0, L_0x7fa972833ab0;  1 drivers
v0x7fa971d15870_0 .net "cin", 0 0, v0x7fa971d1e500_0;  alias, 1 drivers
v0x7fa971d0c790_0 .net "cout", 0 0, L_0x7fa972833b90;  alias, 1 drivers
v0x7fa971d0c820_0 .net "g", 0 0, L_0x7fa972833950;  1 drivers
v0x7fa971d0c4d0_0 .net "intermediate", 0 0, L_0x7fa9728337f0;  1 drivers
v0x7fa971d0c560_0 .net "p", 0 0, L_0x7fa972833a40;  1 drivers
v0x7fa971d0e4e0_0 .net "x", 0 0, L_0x7fa972834220;  alias, 1 drivers
v0x7fa971d0e570_0 .net "y", 0 0, L_0x7fa972834460;  alias, 1 drivers
v0x7fa971d0f600_0 .net "z", 0 0, L_0x7fa9728338e0;  alias, 1 drivers
S_0x7fa971ce3130 .scope module, "complement_adder" "adder" 6 53, 7 3 0, S_0x7fa971d8c240;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "cin"
    .port_info 1 /INPUT 1 "x"
    .port_info 2 /INPUT 1 "y"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "z"
L_0x10cdf0248 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x7fa972831c80 .functor XOR 1, L_0x7fa972833700, L_0x10cdf0248, C4<0>, C4<0>;
L_0x7fa97282f890 .functor XOR 1, L_0x7fa972831c80, v0x7fa971d1e500_0, C4<0>, C4<0>;
L_0x7fa9728332e0 .functor AND 1, L_0x7fa972833700, L_0x10cdf0248, C4<1>, C4<1>;
L_0x7fa9728333d0 .functor BUFZ 1, L_0x7fa972831c80, C4<0>, C4<0>, C4<0>;
L_0x7fa972833440 .functor AND 1, L_0x7fa9728333d0, v0x7fa971d1e500_0, C4<1>, C4<1>;
L_0x7fa971cf6dd0 .functor OR 1, L_0x7fa9728332e0, L_0x7fa972833440, C4<0>, C4<0>;
v0x7fa971d0b2d0_0 .net *"_s8", 0 0, L_0x7fa972833440;  1 drivers
v0x7fa971d0b360_0 .net "cin", 0 0, v0x7fa971d1e500_0;  alias, 1 drivers
v0x7fa971d0d260_0 .net "cout", 0 0, L_0x7fa971cf6dd0;  alias, 1 drivers
v0x7fa971d0d2f0_0 .net "g", 0 0, L_0x7fa9728332e0;  1 drivers
v0x7fa971d0ce90_0 .net "intermediate", 0 0, L_0x7fa972831c80;  1 drivers
v0x7fa971d0cf20_0 .net "p", 0 0, L_0x7fa9728333d0;  1 drivers
v0x7fa971d0cac0_0 .net "x", 0 0, L_0x7fa972833700;  1 drivers
v0x7fa971d0cb50_0 .net "y", 0 0, L_0x10cdf0248;  1 drivers
v0x7fa971d03a70_0 .net "z", 0 0, L_0x7fa97282f890;  alias, 1 drivers
S_0x7fa971d3ad20 .scope module, "subtractor" "subtractor" 6 69, 8 2 0, S_0x7fa971d8c240;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "cin"
    .port_info 1 /INPUT 1 "x"
    .port_info 2 /INPUT 1 "y"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "z"
L_0x7fa972833cc0 .functor XOR 1, L_0x7fa972834220, L_0x7fa972834460, C4<0>, C4<0>;
L_0x7fa972833d30 .functor XOR 1, L_0x7fa972833cc0, v0x7fa971d1e500_0, C4<0>, C4<0>;
L_0x7fa972833e20 .functor NOT 1, L_0x7fa972834220, C4<0>, C4<0>, C4<0>;
L_0x7fa972833e90 .functor AND 1, L_0x7fa972833e20, L_0x7fa972834460, C4<1>, C4<1>;
L_0x7fa972833f60 .functor NOT 1, L_0x7fa972833cc0, C4<0>, C4<0>, C4<0>;
L_0x7fa972834000 .functor AND 1, L_0x7fa972833f60, v0x7fa971d1e500_0, C4<1>, C4<1>;
L_0x7fa9728340b0 .functor OR 1, L_0x7fa972833e90, L_0x7fa972834000, C4<0>, C4<0>;
v0x7fa971d03830_0 .net *"_s4", 0 0, L_0x7fa972833e20;  1 drivers
v0x7fa971d057c0_0 .net *"_s8", 0 0, L_0x7fa972833f60;  1 drivers
v0x7fa971d05850_0 .net "cin", 0 0, v0x7fa971d1e500_0;  alias, 1 drivers
v0x7fa971d068e0_0 .net "cout", 0 0, L_0x7fa9728340b0;  alias, 1 drivers
v0x7fa971d06970_0 .net "g", 0 0, L_0x7fa972833e90;  1 drivers
v0x7fa971d029c0_0 .net "intermediate", 0 0, L_0x7fa972833cc0;  1 drivers
v0x7fa971d025b0_0 .net "p", 0 0, L_0x7fa972834000;  1 drivers
v0x7fa971d02640_0 .net "x", 0 0, L_0x7fa972834220;  alias, 1 drivers
v0x7fa971d04540_0 .net "y", 0 0, L_0x7fa972834460;  alias, 1 drivers
v0x7fa971d04170_0 .net "z", 0 0, L_0x7fa972833d30;  alias, 1 drivers
S_0x7fa971d3b3d0 .scope module, "bs4" "bitslice" 5 82, 6 3 0, S_0x7fa971dadfc0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "mem_data_x"
    .port_info 1 /INPUT 1 "mem_data_y"
    .port_info 2 /INPUT 1 "lsb_y"
    .port_info 3 /INPUT 1 "left_i"
    .port_info 4 /INPUT 1 "right_i"
    .port_info 5 /INPUT 4 "op_code"
    .port_info 6 /INPUT 1 "cin"
    .port_info 7 /INPUT 1 "cin2c"
    .port_info 8 /OUTPUT 1 "z"
    .port_info 9 /OUTPUT 1 "cout"
L_0x7fa972834c80 .functor NOT 1, L_0x7fa972835760, C4<0>, C4<0>, C4<0>;
v0x7fa971d5ec20_0 .net "add_cout", 0 0, L_0x7fa9728350d0;  1 drivers
v0x7fa971d5ecb0_0 .net "add_out", 0 0, L_0x7fa972834de0;  1 drivers
v0x7fa971d5acb0_0 .net "cin", 0 0, v0x7fa971cf8b20_0;  alias, 1 drivers
v0x7fa971d5c880_0 .net "cin2c", 0 0, v0x7fa971cf8b20_0;  alias, 1 drivers
v0x7fa971d5c910_0 .net "complement_cout", 0 0, L_0x7fa971d5ad40;  1 drivers
v0x7fa971d5c4b0_0 .net "complement_out", 0 0, L_0x7fa972833130;  1 drivers
v0x7fa971d5c540_0 .var "cout", 0 0;
v0x7fa971d5c0e0_0 .net "left_i", 0 0, L_0x7fa9728347f0;  1 drivers
v0x7fa971d5c170_0 .net "lsb_y", 0 0, L_0x7fa972835a70;  1 drivers
v0x7fa971d53110_0 .net "mem_data_x", 0 0, L_0x7fa972835760;  1 drivers
v0x7fa971d52dd0_0 .net "mem_data_y", 0 0, L_0x7fa972835900;  1 drivers
v0x7fa971d52e60_0 .net "op_code", 3 0, L_0x7fa972845050;  alias, 1 drivers
v0x7fa971d54de0_0 .net "right_i", 0 0, L_0x7fa972835bf0;  1 drivers
v0x7fa971d54e70_0 .net "sub_cout", 0 0, L_0x7fa9728355f0;  1 drivers
v0x7fa971d55f00_0 .net "sub_out", 0 0, L_0x7fa972835270;  1 drivers
v0x7fa971d55f90_0 .var "z", 0 0;
E_0x7fa971cf9d50/0 .event edge, v0x7fa971d12e00_0, v0x7fa971d679d0_0, v0x7fa971d64b60_0, v0x7fa971d54de0_0;
E_0x7fa971cf9d50/1 .event edge, v0x7fa971d6c780_0, v0x7fa971d5c0e0_0, v0x7fa971d6e2c0_0, v0x7fa971d5c170_0;
E_0x7fa971cf9d50/2 .event edge, v0x7fa971d6e350_0, v0x7fa971d6f540_0, v0x7fa971d5db80_0, v0x7fa971d64e00_0;
E_0x7fa971cf9d50 .event/or E_0x7fa971cf9d50/0, E_0x7fa971cf9d50/1, E_0x7fa971cf9d50/2;
S_0x7fa971d38240 .scope module, "adder" "adder" 6 61, 7 3 0, S_0x7fa971d3b3d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "cin"
    .port_info 1 /INPUT 1 "x"
    .port_info 2 /INPUT 1 "y"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "z"
L_0x7fa972834cf0 .functor XOR 1, L_0x7fa972835760, L_0x7fa972835900, C4<0>, C4<0>;
L_0x7fa972834de0 .functor XOR 1, L_0x7fa972834cf0, v0x7fa971cf8b20_0, C4<0>, C4<0>;
L_0x7fa972834e90 .functor AND 1, L_0x7fa972835760, L_0x7fa972835900, C4<1>, C4<1>;
L_0x7fa972834f80 .functor BUFZ 1, L_0x7fa972834cf0, C4<0>, C4<0>, C4<0>;
L_0x7fa972834ff0 .functor AND 1, L_0x7fa972834f80, v0x7fa971cf8b20_0, C4<1>, C4<1>;
L_0x7fa9728350d0 .functor OR 1, L_0x7fa972834e90, L_0x7fa972834ff0, C4<0>, C4<0>;
v0x7fa971d6d530_0 .net *"_s8", 0 0, L_0x7fa972834ff0;  1 drivers
v0x7fa971d6d5c0_0 .net "cin", 0 0, v0x7fa971cf8b20_0;  alias, 1 drivers
v0x7fa971d6f540_0 .net "cout", 0 0, L_0x7fa9728350d0;  alias, 1 drivers
v0x7fa971d6f5f0_0 .net "g", 0 0, L_0x7fa972834e90;  1 drivers
v0x7fa971d70660_0 .net "intermediate", 0 0, L_0x7fa972834cf0;  1 drivers
v0x7fa971d6c6f0_0 .net "p", 0 0, L_0x7fa972834f80;  1 drivers
v0x7fa971d6c780_0 .net "x", 0 0, L_0x7fa972835760;  alias, 1 drivers
v0x7fa971d6e2c0_0 .net "y", 0 0, L_0x7fa972835900;  alias, 1 drivers
v0x7fa971d6e350_0 .net "z", 0 0, L_0x7fa972834de0;  alias, 1 drivers
S_0x7fa971d39e10 .scope module, "complement_adder" "adder" 6 53, 7 3 0, S_0x7fa971d3b3d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "cin"
    .port_info 1 /INPUT 1 "x"
    .port_info 2 /INPUT 1 "y"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "z"
L_0x10cdf0290 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x7fa972831c00 .functor XOR 1, L_0x7fa972834c80, L_0x10cdf0290, C4<0>, C4<0>;
L_0x7fa972833130 .functor XOR 1, L_0x7fa972831c00, v0x7fa971cf8b20_0, C4<0>, C4<0>;
L_0x7fa9728345e0 .functor AND 1, L_0x7fa972834c80, L_0x10cdf0290, C4<1>, C4<1>;
L_0x7fa972834930 .functor BUFZ 1, L_0x7fa972831c00, C4<0>, C4<0>, C4<0>;
L_0x7fa9728349a0 .functor AND 1, L_0x7fa972834930, v0x7fa971cf8b20_0, C4<1>, C4<1>;
L_0x7fa971d5ad40 .functor OR 1, L_0x7fa9728345e0, L_0x7fa9728349a0, C4<0>, C4<0>;
v0x7fa971d6dba0_0 .net *"_s8", 0 0, L_0x7fa9728349a0;  1 drivers
v0x7fa971d64ad0_0 .net "cin", 0 0, v0x7fa971cf8b20_0;  alias, 1 drivers
v0x7fa971d64b60_0 .net "cout", 0 0, L_0x7fa971d5ad40;  alias, 1 drivers
v0x7fa971d64810_0 .net "g", 0 0, L_0x7fa9728345e0;  1 drivers
v0x7fa971d648a0_0 .net "intermediate", 0 0, L_0x7fa972831c00;  1 drivers
v0x7fa971d66820_0 .net "p", 0 0, L_0x7fa972834930;  1 drivers
v0x7fa971d668b0_0 .net "x", 0 0, L_0x7fa972834c80;  1 drivers
v0x7fa971d67940_0 .net "y", 0 0, L_0x10cdf0290;  1 drivers
v0x7fa971d679d0_0 .net "z", 0 0, L_0x7fa972833130;  alias, 1 drivers
S_0x7fa971d32000 .scope module, "subtractor" "subtractor" 6 69, 8 2 0, S_0x7fa971d3b3d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "cin"
    .port_info 1 /INPUT 1 "x"
    .port_info 2 /INPUT 1 "y"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "z"
L_0x7fa972835200 .functor XOR 1, L_0x7fa972835760, L_0x7fa972835900, C4<0>, C4<0>;
L_0x7fa972835270 .functor XOR 1, L_0x7fa972835200, v0x7fa971cf8b20_0, C4<0>, C4<0>;
L_0x7fa972835360 .functor NOT 1, L_0x7fa972835760, C4<0>, C4<0>, C4<0>;
L_0x7fa9728353d0 .functor AND 1, L_0x7fa972835360, L_0x7fa972835900, C4<1>, C4<1>;
L_0x7fa9728354a0 .functor NOT 1, L_0x7fa972835200, C4<0>, C4<0>, C4<0>;
L_0x7fa972835540 .functor AND 1, L_0x7fa9728354a0, v0x7fa971cf8b20_0, C4<1>, C4<1>;
L_0x7fa9728355f0 .functor OR 1, L_0x7fa9728353d0, L_0x7fa972835540, C4<0>, C4<0>;
v0x7fa971d65620_0 .net *"_s4", 0 0, L_0x7fa972835360;  1 drivers
v0x7fa971d651d0_0 .net *"_s8", 0 0, L_0x7fa9728354a0;  1 drivers
v0x7fa971d65260_0 .net "cin", 0 0, v0x7fa971cf8b20_0;  alias, 1 drivers
v0x7fa971d64e00_0 .net "cout", 0 0, L_0x7fa9728355f0;  alias, 1 drivers
v0x7fa971d64e90_0 .net "g", 0 0, L_0x7fa9728353d0;  1 drivers
v0x7fa971d5bdb0_0 .net "intermediate", 0 0, L_0x7fa972835200;  1 drivers
v0x7fa971d5be40_0 .net "p", 0 0, L_0x7fa972835540;  1 drivers
v0x7fa971d5baf0_0 .net "x", 0 0, L_0x7fa972835760;  alias, 1 drivers
v0x7fa971d5bb80_0 .net "y", 0 0, L_0x7fa972835900;  alias, 1 drivers
v0x7fa971d5db80_0 .net "z", 0 0, L_0x7fa972835270;  alias, 1 drivers
S_0x7fa971d326b0 .scope module, "bs5" "bitslice" 5 95, 6 3 0, S_0x7fa971dadfc0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "mem_data_x"
    .port_info 1 /INPUT 1 "mem_data_y"
    .port_info 2 /INPUT 1 "lsb_y"
    .port_info 3 /INPUT 1 "left_i"
    .port_info 4 /INPUT 1 "right_i"
    .port_info 5 /INPUT 4 "op_code"
    .port_info 6 /INPUT 1 "cin"
    .port_info 7 /INPUT 1 "cin2c"
    .port_info 8 /OUTPUT 1 "z"
    .port_info 9 /OUTPUT 1 "cout"
L_0x7fa972836150 .functor NOT 1, L_0x7fa972836c30, C4<0>, C4<0>, C4<0>;
v0x7fa971cee140_0 .net "add_cout", 0 0, L_0x7fa9728365a0;  1 drivers
v0x7fa971ceddf0_0 .net "add_out", 0 0, L_0x7fa9728362b0;  1 drivers
v0x7fa971cede80_0 .net "cin", 0 0, v0x7fa971d5c540_0;  alias, 1 drivers
v0x7fa971cefe80_0 .net "cin2c", 0 0, v0x7fa971d5c540_0;  alias, 1 drivers
v0x7fa971cf0f20_0 .net "complement_cout", 0 0, L_0x7fa971cefe00;  1 drivers
v0x7fa971cf0fb0_0 .net "complement_out", 0 0, L_0x7fa9728359e0;  1 drivers
v0x7fa971cecfb0_0 .var "cout", 0 0;
v0x7fa971ced040_0 .net "left_i", 0 0, L_0x7fa972835b10;  1 drivers
v0x7fa971cecbe0_0 .net "lsb_y", 0 0, L_0x7fa972837060;  1 drivers
v0x7fa971cec810_0 .net "mem_data_x", 0 0, L_0x7fa972836c30;  1 drivers
v0x7fa971cec8a0_0 .net "mem_data_y", 0 0, L_0x7fa972836fc0;  1 drivers
v0x7fa971ceeb80_0 .net "op_code", 3 0, L_0x7fa972845050;  alias, 1 drivers
v0x7fa971ceec10_0 .net "right_i", 0 0, L_0x7fa972836ed0;  1 drivers
v0x7fa971cee7b0_0 .net "sub_cout", 0 0, L_0x7fa972836ac0;  1 drivers
v0x7fa971cee840_0 .net "sub_out", 0 0, L_0x7fa972836740;  1 drivers
v0x7fa971cee3e0_0 .var "z", 0 0;
E_0x7fa971d531a0/0 .event edge, v0x7fa971d12e00_0, v0x7fa971d41390_0, v0x7fa971d4aa70_0, v0x7fa971ceec10_0;
E_0x7fa971d531a0/1 .event edge, v0x7fa971d4c0c0_0, v0x7fa971ced040_0, v0x7fa971d4c150_0, v0x7fa971cecbe0_0;
E_0x7fa971d531a0/2 .event edge, v0x7fa971d4d1e0_0, v0x7fa971d53450_0, v0x7fa971cee0b0_0, v0x7fa971d405e0_0;
E_0x7fa971d531a0 .event/or E_0x7fa971d531a0/0, E_0x7fa971d531a0/1, E_0x7fa971d531a0/2;
S_0x7fa971d2f520 .scope module, "adder" "adder" 6 61, 7 3 0, S_0x7fa971d326b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "cin"
    .port_info 1 /INPUT 1 "x"
    .port_info 2 /INPUT 1 "y"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "z"
L_0x7fa9728361c0 .functor XOR 1, L_0x7fa972836c30, L_0x7fa972836fc0, C4<0>, C4<0>;
L_0x7fa9728362b0 .functor XOR 1, L_0x7fa9728361c0, v0x7fa971d5c540_0, C4<0>, C4<0>;
L_0x7fa972836360 .functor AND 1, L_0x7fa972836c30, L_0x7fa972836fc0, C4<1>, C4<1>;
L_0x7fa972836450 .functor BUFZ 1, L_0x7fa9728361c0, C4<0>, C4<0>, C4<0>;
L_0x7fa9728364c0 .functor AND 1, L_0x7fa972836450, v0x7fa971d5c540_0, C4<1>, C4<1>;
L_0x7fa9728365a0 .functor OR 1, L_0x7fa972836360, L_0x7fa9728364c0, C4<0>, C4<0>;
v0x7fa971d53810_0 .net *"_s8", 0 0, L_0x7fa9728364c0;  1 drivers
v0x7fa971d533c0_0 .net "cin", 0 0, v0x7fa971d5c540_0;  alias, 1 drivers
v0x7fa971d53450_0 .net "cout", 0 0, L_0x7fa9728365a0;  alias, 1 drivers
v0x7fa971d4a370_0 .net "g", 0 0, L_0x7fa972836360;  1 drivers
v0x7fa971d4a400_0 .net "intermediate", 0 0, L_0x7fa9728361c0;  1 drivers
v0x7fa971d4a0f0_0 .net "p", 0 0, L_0x7fa972836450;  1 drivers
v0x7fa971d4c0c0_0 .net "x", 0 0, L_0x7fa972836c30;  alias, 1 drivers
v0x7fa971d4c150_0 .net "y", 0 0, L_0x7fa972836fc0;  alias, 1 drivers
v0x7fa971d4d1e0_0 .net "z", 0 0, L_0x7fa9728362b0;  alias, 1 drivers
S_0x7fa971d310f0 .scope module, "complement_adder" "adder" 6 53, 7 3 0, S_0x7fa971d326b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "cin"
    .port_info 1 /INPUT 1 "x"
    .port_info 2 /INPUT 1 "y"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "z"
L_0x10cdf02d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x7fa972834d60 .functor XOR 1, L_0x7fa972836150, L_0x10cdf02d8, C4<0>, C4<0>;
L_0x7fa9728359e0 .functor XOR 1, L_0x7fa972834d60, v0x7fa971d5c540_0, C4<0>, C4<0>;
L_0x7fa972835d10 .functor AND 1, L_0x7fa972836150, L_0x10cdf02d8, C4<1>, C4<1>;
L_0x7fa972835e00 .functor BUFZ 1, L_0x7fa972834d60, C4<0>, C4<0>, C4<0>;
L_0x7fa972835e70 .functor AND 1, L_0x7fa972835e00, v0x7fa971d5c540_0, C4<1>, C4<1>;
L_0x7fa971cefe00 .functor OR 1, L_0x7fa972835d10, L_0x7fa972835e70, C4<0>, C4<0>;
v0x7fa971d492f0_0 .net *"_s8", 0 0, L_0x7fa972835e70;  1 drivers
v0x7fa971d4ae40_0 .net "cin", 0 0, v0x7fa971d5c540_0;  alias, 1 drivers
v0x7fa971d4aa70_0 .net "cout", 0 0, L_0x7fa971cefe00;  alias, 1 drivers
v0x7fa971d4ab00_0 .net "g", 0 0, L_0x7fa972835d10;  1 drivers
v0x7fa971d4a6a0_0 .net "intermediate", 0 0, L_0x7fa972834d60;  1 drivers
v0x7fa971d4a730_0 .net "p", 0 0, L_0x7fa972835e00;  1 drivers
v0x7fa971d41650_0 .net "x", 0 0, L_0x7fa972836150;  1 drivers
v0x7fa971d416e0_0 .net "y", 0 0, L_0x10cdf02d8;  1 drivers
v0x7fa971d41390_0 .net "z", 0 0, L_0x7fa9728359e0;  alias, 1 drivers
S_0x7fa971d292e0 .scope module, "subtractor" "subtractor" 6 69, 8 2 0, S_0x7fa971d326b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "cin"
    .port_info 1 /INPUT 1 "x"
    .port_info 2 /INPUT 1 "y"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "z"
L_0x7fa9728366d0 .functor XOR 1, L_0x7fa972836c30, L_0x7fa972836fc0, C4<0>, C4<0>;
L_0x7fa972836740 .functor XOR 1, L_0x7fa9728366d0, v0x7fa971d5c540_0, C4<0>, C4<0>;
L_0x7fa972836830 .functor NOT 1, L_0x7fa972836c30, C4<0>, C4<0>, C4<0>;
L_0x7fa9728368a0 .functor AND 1, L_0x7fa972836830, L_0x7fa972836fc0, C4<1>, C4<1>;
L_0x7fa972836970 .functor NOT 1, L_0x7fa9728366d0, C4<0>, C4<0>, C4<0>;
L_0x7fa972836a10 .functor AND 1, L_0x7fa972836970, v0x7fa971d5c540_0, C4<1>, C4<1>;
L_0x7fa972836ac0 .functor OR 1, L_0x7fa9728368a0, L_0x7fa972836a10, C4<0>, C4<0>;
v0x7fa971d444c0_0 .net *"_s4", 0 0, L_0x7fa972836830;  1 drivers
v0x7fa971d44550_0 .net *"_s8", 0 0, L_0x7fa972836970;  1 drivers
v0x7fa971d40550_0 .net "cin", 0 0, v0x7fa971d5c540_0;  alias, 1 drivers
v0x7fa971d405e0_0 .net "cout", 0 0, L_0x7fa972836ac0;  alias, 1 drivers
v0x7fa971d42120_0 .net "g", 0 0, L_0x7fa9728368a0;  1 drivers
v0x7fa971d421b0_0 .net "intermediate", 0 0, L_0x7fa9728366d0;  1 drivers
v0x7fa971d41d50_0 .net "p", 0 0, L_0x7fa972836a10;  1 drivers
v0x7fa971d41de0_0 .net "x", 0 0, L_0x7fa972836c30;  alias, 1 drivers
v0x7fa971d41980_0 .net "y", 0 0, L_0x7fa972836fc0;  alias, 1 drivers
v0x7fa971cee0b0_0 .net "z", 0 0, L_0x7fa972836740;  alias, 1 drivers
S_0x7fa971d29990 .scope module, "bs6" "bitslice" 5 108, 6 3 0, S_0x7fa971dadfc0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "mem_data_x"
    .port_info 1 /INPUT 1 "mem_data_y"
    .port_info 2 /INPUT 1 "lsb_y"
    .port_info 3 /INPUT 1 "left_i"
    .port_info 4 /INPUT 1 "right_i"
    .port_info 5 /INPUT 4 "op_code"
    .port_info 6 /INPUT 1 "cin"
    .port_info 7 /INPUT 1 "cin2c"
    .port_info 8 /OUTPUT 1 "z"
    .port_info 9 /OUTPUT 1 "cout"
L_0x7fa9728376e0 .functor NOT 1, L_0x7fa972838170, C4<0>, C4<0>, C4<0>;
v0x7fa971d0ec10_0 .net "add_cout", 0 0, L_0x7fa972837b10;  1 drivers
v0x7fa971d0f230_0 .net "add_out", 0 0, L_0x7fa972837840;  1 drivers
v0x7fa971d0f2c0_0 .net "cin", 0 0, v0x7fa971cecfb0_0;  alias, 1 drivers
v0x7fa971d0c120_0 .net "cin2c", 0 0, v0x7fa971cecfb0_0;  alias, 1 drivers
v0x7fa971d0dc70_0 .net "complement_cout", 0 0, L_0x7fa971d0c0a0;  1 drivers
v0x7fa971d0dd00_0 .net "complement_out", 0 0, L_0x7fa972836230;  1 drivers
v0x7fa971d05e60_0 .var "cout", 0 0;
v0x7fa971d05ef0_0 .net "left_i", 0 0, L_0x7fa972832f90;  1 drivers
v0x7fa971d06510_0 .net "lsb_y", 0 0, L_0x7fa9728371f0;  1 drivers
v0x7fa971d03380_0 .net "mem_data_x", 0 0, L_0x7fa972838170;  1 drivers
v0x7fa971d03410_0 .net "mem_data_y", 0 0, L_0x7fa972838310;  1 drivers
v0x7fa971d04f50_0 .net "op_code", 3 0, L_0x7fa972845050;  alias, 1 drivers
v0x7fa971d04fe0_0 .net "right_i", 0 0, L_0x7fa9728383b0;  1 drivers
v0x7fa971cf91c0_0 .net "sub_cout", 0 0, L_0x7fa972838040;  1 drivers
v0x7fa971cf9250_0 .net "sub_out", 0 0, L_0x7fa972837cb0;  1 drivers
v0x7fa971cf9870_0 .var "z", 0 0;
E_0x7fa971ceccf0/0 .event edge, v0x7fa971d12e00_0, v0x7fa971d20650_0, v0x7fa971ce5280_0, v0x7fa971d04fe0_0;
E_0x7fa971ceccf0/1 .event edge, v0x7fa971ce3a80_0, v0x7fa971d05ef0_0, v0x7fa971ce3600_0, v0x7fa971d06510_0;
E_0x7fa971ceccf0/2 .event edge, v0x7fa971ce3690_0, v0x7fa971ce7d30_0, v0x7fa971d0eb80_0, v0x7fa971d17930_0;
E_0x7fa971ceccf0 .event/or E_0x7fa971ceccf0/0, E_0x7fa971ceccf0/1, E_0x7fa971ceccf0/2;
S_0x7fa971d26800 .scope module, "adder" "adder" 6 61, 7 3 0, S_0x7fa971d29990;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "cin"
    .port_info 1 /INPUT 1 "x"
    .port_info 2 /INPUT 1 "y"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "z"
L_0x7fa972837750 .functor XOR 1, L_0x7fa972838170, L_0x7fa972838310, C4<0>, C4<0>;
L_0x7fa972837840 .functor XOR 1, L_0x7fa972837750, v0x7fa971cecfb0_0, C4<0>, C4<0>;
L_0x7fa9728378b0 .functor AND 1, L_0x7fa972838170, L_0x7fa972838310, C4<1>, C4<1>;
L_0x7fa9728379a0 .functor BUFZ 1, L_0x7fa972837750, C4<0>, C4<0>, C4<0>;
L_0x7fa972837a10 .functor AND 1, L_0x7fa9728379a0, v0x7fa971cecfb0_0, C4<1>, C4<1>;
L_0x7fa972837b10 .functor OR 1, L_0x7fa9728378b0, L_0x7fa972837a10, C4<0>, C4<0>;
v0x7fa971ce6c10_0 .net *"_s8", 0 0, L_0x7fa972837a10;  1 drivers
v0x7fa971ce6ca0_0 .net "cin", 0 0, v0x7fa971cecfb0_0;  alias, 1 drivers
v0x7fa971ce7d30_0 .net "cout", 0 0, L_0x7fa972837b10;  alias, 1 drivers
v0x7fa971ce7de0_0 .net "g", 0 0, L_0x7fa9728378b0;  1 drivers
v0x7fa971ce3dc0_0 .net "intermediate", 0 0, L_0x7fa972837750;  1 drivers
v0x7fa971ce39f0_0 .net "p", 0 0, L_0x7fa9728379a0;  1 drivers
v0x7fa971ce3a80_0 .net "x", 0 0, L_0x7fa972838170;  alias, 1 drivers
v0x7fa971ce3600_0 .net "y", 0 0, L_0x7fa972838310;  alias, 1 drivers
v0x7fa971ce3690_0 .net "z", 0 0, L_0x7fa972837840;  alias, 1 drivers
S_0x7fa971d283d0 .scope module, "complement_adder" "adder" 6 53, 7 3 0, S_0x7fa971d29990;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "cin"
    .port_info 1 /INPUT 1 "x"
    .port_info 2 /INPUT 1 "y"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "z"
L_0x10cdf0320 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x7fa972830db0 .functor XOR 1, L_0x7fa9728376e0, L_0x10cdf0320, C4<0>, C4<0>;
L_0x7fa972836230 .functor XOR 1, L_0x7fa972830db0, v0x7fa971cecfb0_0, C4<0>, C4<0>;
L_0x7fa972837180 .functor AND 1, L_0x7fa9728376e0, L_0x10cdf0320, C4<1>, C4<1>;
L_0x7fa972837390 .functor BUFZ 1, L_0x7fa972830db0, C4<0>, C4<0>, C4<0>;
L_0x7fa972837400 .functor AND 1, L_0x7fa972837390, v0x7fa971cecfb0_0, C4<1>, C4<1>;
L_0x7fa971d0c0a0 .functor OR 1, L_0x7fa972837180, L_0x7fa972837400, C4<0>, C4<0>;
v0x7fa971ce5640_0 .net *"_s8", 0 0, L_0x7fa972837400;  1 drivers
v0x7fa971ce51f0_0 .net "cin", 0 0, v0x7fa971cecfb0_0;  alias, 1 drivers
v0x7fa971ce5280_0 .net "cout", 0 0, L_0x7fa971d0c0a0;  alias, 1 drivers
v0x7fa971d91ab0_0 .net "g", 0 0, L_0x7fa972837180;  1 drivers
v0x7fa971d91b40_0 .net "intermediate", 0 0, L_0x7fa972830db0;  1 drivers
v0x7fa971cebc10_0 .net "p", 0 0, L_0x7fa972837390;  1 drivers
v0x7fa971cebca0_0 .net "x", 0 0, L_0x7fa9728376e0;  1 drivers
v0x7fa971d205c0_0 .net "y", 0 0, L_0x10cdf0320;  1 drivers
v0x7fa971d20650_0 .net "z", 0 0, L_0x7fa972836230;  alias, 1 drivers
S_0x7fa971d1dae0 .scope module, "subtractor" "subtractor" 6 69, 8 2 0, S_0x7fa971d29990;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "cin"
    .port_info 1 /INPUT 1 "x"
    .port_info 2 /INPUT 1 "y"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "z"
L_0x7fa972837c40 .functor XOR 1, L_0x7fa972838170, L_0x7fa972838310, C4<0>, C4<0>;
L_0x7fa972837cb0 .functor XOR 1, L_0x7fa972837c40, v0x7fa971cecfb0_0, C4<0>, C4<0>;
L_0x7fa972837da0 .functor NOT 1, L_0x7fa972838170, C4<0>, C4<0>, C4<0>;
L_0x7fa972837e10 .functor AND 1, L_0x7fa972837da0, L_0x7fa972838310, C4<1>, C4<1>;
L_0x7fa972837ee0 .functor NOT 1, L_0x7fa972837c40, C4<0>, C4<0>, C4<0>;
L_0x7fa972837f50 .functor AND 1, L_0x7fa972837ee0, v0x7fa971cecfb0_0, C4<1>, C4<1>;
L_0x7fa972838040 .functor OR 1, L_0x7fa972837e10, L_0x7fa972837f50, C4<0>, C4<0>;
v0x7fa971d1f6b0_0 .net *"_s4", 0 0, L_0x7fa972837da0;  1 drivers
v0x7fa971d1f740_0 .net *"_s8", 0 0, L_0x7fa972837ee0;  1 drivers
v0x7fa971d178a0_0 .net "cin", 0 0, v0x7fa971cecfb0_0;  alias, 1 drivers
v0x7fa971d17930_0 .net "cout", 0 0, L_0x7fa972838040;  alias, 1 drivers
v0x7fa971d17f50_0 .net "g", 0 0, L_0x7fa972837e10;  1 drivers
v0x7fa971d17fe0_0 .net "intermediate", 0 0, L_0x7fa972837c40;  1 drivers
v0x7fa971d14dc0_0 .net "p", 0 0, L_0x7fa972837f50;  1 drivers
v0x7fa971d14e50_0 .net "x", 0 0, L_0x7fa972838170;  alias, 1 drivers
v0x7fa971d16990_0 .net "y", 0 0, L_0x7fa972838310;  alias, 1 drivers
v0x7fa971d0eb80_0 .net "z", 0 0, L_0x7fa972837cb0;  alias, 1 drivers
S_0x7fa971cf66e0 .scope module, "bs7" "bitslice" 5 121, 6 3 0, S_0x7fa971dadfc0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "mem_data_x"
    .port_info 1 /INPUT 1 "mem_data_y"
    .port_info 2 /INPUT 1 "lsb_y"
    .port_info 3 /INPUT 1 "left_i"
    .port_info 4 /INPUT 1 "right_i"
    .port_info 5 /INPUT 4 "op_code"
    .port_info 6 /INPUT 1 "cin"
    .port_info 7 /INPUT 1 "cin2c"
    .port_info 8 /OUTPUT 1 "z"
    .port_info 9 /OUTPUT 1 "cout"
L_0x7fa972838c60 .functor NOT 1, L_0x7fa972839720, C4<0>, C4<0>, C4<0>;
v0x7fa971d4b8e0_0 .net "add_cout", 0 0, L_0x7fa9728390b0;  1 drivers
v0x7fa971d43a40_0 .net "add_out", 0 0, L_0x7fa972838dc0;  1 drivers
v0x7fa971d43ad0_0 .net "cin", 0 0, v0x7fa971d05e60_0;  alias, 1 drivers
v0x7fa971d44170_0 .net "cin2c", 0 0, v0x7fa971d05e60_0;  alias, 1 drivers
v0x7fa971d40f60_0 .net "complement_cout", 0 0, L_0x7fa971d440f0;  1 drivers
v0x7fa971d40ff0_0 .net "complement_out", 0 0, L_0x7fa9728377c0;  1 drivers
v0x7fa971d42b30_0 .var "cout", 0 0;
v0x7fa971d42bc0_0 .net "left_i", 0 0, L_0x7fa9728398c0;  1 drivers
v0x7fa971cf04a0_0 .net "lsb_y", 0 0, L_0x7fa972839a00;  1 drivers
v0x7fa971cf0b50_0 .net "mem_data_x", 0 0, L_0x7fa972839720;  1 drivers
v0x7fa971cf0be0_0 .net "mem_data_y", 0 0, L_0x7fa9728386d0;  1 drivers
v0x7fa971ced9c0_0 .net "op_code", 3 0, L_0x7fa972845050;  alias, 1 drivers
v0x7fa971ceda50_0 .net "right_i", 0 0, L_0x7fa972839960;  1 drivers
v0x7fa971cef590_0 .net "sub_cout", 0 0, L_0x7fa9728395f0;  1 drivers
v0x7fa971cef620_0 .net "sub_out", 0 0, L_0x7fa972839250;  1 drivers
v0x7fa971ce72b0_0 .var "z", 0 0;
E_0x7fa971d05f80/0 .event edge, v0x7fa971d12e00_0, v0x7fa971d5d320_0, v0x7fa971d5e230_0, v0x7fa971ceda50_0;
E_0x7fa971d05f80/1 .event edge, v0x7fa971d66ec0_0, v0x7fa971d42bc0_0, v0x7fa971d66f50_0, v0x7fa971cf04a0_0;
E_0x7fa971d05f80/2 .event edge, v0x7fa971d67570_0, v0x7fa971d6d100_0, v0x7fa971d4b850_0, v0x7fa971d54600_0;
E_0x7fa971d05f80 .event/or E_0x7fa971d05f80/0, E_0x7fa971d05f80/1, E_0x7fa971d05f80/2;
S_0x7fa971d6fbe0 .scope module, "adder" "adder" 6 61, 7 3 0, S_0x7fa971cf66e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "cin"
    .port_info 1 /INPUT 1 "x"
    .port_info 2 /INPUT 1 "y"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "z"
L_0x7fa972838cd0 .functor XOR 1, L_0x7fa972839720, L_0x7fa9728386d0, C4<0>, C4<0>;
L_0x7fa972838dc0 .functor XOR 1, L_0x7fa972838cd0, v0x7fa971d05e60_0, C4<0>, C4<0>;
L_0x7fa972838e70 .functor AND 1, L_0x7fa972839720, L_0x7fa9728386d0, C4<1>, C4<1>;
L_0x7fa972838f60 .functor BUFZ 1, L_0x7fa972838cd0, C4<0>, C4<0>, C4<0>;
L_0x7fa972838fd0 .functor AND 1, L_0x7fa972838f60, v0x7fa971d05e60_0, C4<1>, C4<1>;
L_0x7fa9728390b0 .functor OR 1, L_0x7fa972838e70, L_0x7fa972838fd0, C4<0>, C4<0>;
v0x7fa971d70290_0 .net *"_s8", 0 0, L_0x7fa972838fd0;  1 drivers
v0x7fa971d70320_0 .net "cin", 0 0, v0x7fa971d05e60_0;  alias, 1 drivers
v0x7fa971d6d100_0 .net "cout", 0 0, L_0x7fa9728390b0;  alias, 1 drivers
v0x7fa971d6d190_0 .net "g", 0 0, L_0x7fa972838e70;  1 drivers
v0x7fa971d6ecd0_0 .net "intermediate", 0 0, L_0x7fa972838cd0;  1 drivers
v0x7fa971d6ed60_0 .net "p", 0 0, L_0x7fa972838f60;  1 drivers
v0x7fa971d66ec0_0 .net "x", 0 0, L_0x7fa972839720;  alias, 1 drivers
v0x7fa971d66f50_0 .net "y", 0 0, L_0x7fa9728386d0;  alias, 1 drivers
v0x7fa971d67570_0 .net "z", 0 0, L_0x7fa972838dc0;  alias, 1 drivers
S_0x7fa971d643e0 .scope module, "complement_adder" "adder" 6 53, 7 3 0, S_0x7fa971cf66e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "cin"
    .port_info 1 /INPUT 1 "x"
    .port_info 2 /INPUT 1 "y"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "z"
L_0x10cdf0368 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x7fa972838450 .functor XOR 1, L_0x7fa972838c60, L_0x10cdf0368, C4<0>, C4<0>;
L_0x7fa9728377c0 .functor XOR 1, L_0x7fa972838450, v0x7fa971d05e60_0, C4<0>, C4<0>;
L_0x7fa972838840 .functor AND 1, L_0x7fa972838c60, L_0x10cdf0368, C4<1>, C4<1>;
L_0x7fa972838930 .functor BUFZ 1, L_0x7fa972838450, C4<0>, C4<0>, C4<0>;
L_0x7fa9728389a0 .functor AND 1, L_0x7fa972838930, v0x7fa971d05e60_0, C4<1>, C4<1>;
L_0x7fa971d440f0 .functor OR 1, L_0x7fa972838840, L_0x7fa9728389a0, C4<0>, C4<0>;
v0x7fa971d66030_0 .net *"_s8", 0 0, L_0x7fa9728389a0;  1 drivers
v0x7fa971d5e1a0_0 .net "cin", 0 0, v0x7fa971d05e60_0;  alias, 1 drivers
v0x7fa971d5e230_0 .net "cout", 0 0, L_0x7fa971d440f0;  alias, 1 drivers
v0x7fa971d5e850_0 .net "g", 0 0, L_0x7fa972838840;  1 drivers
v0x7fa971d5e8e0_0 .net "intermediate", 0 0, L_0x7fa972838450;  1 drivers
v0x7fa971d5b6c0_0 .net "p", 0 0, L_0x7fa972838930;  1 drivers
v0x7fa971d5b750_0 .net "x", 0 0, L_0x7fa972838c60;  1 drivers
v0x7fa971d5d290_0 .net "y", 0 0, L_0x10cdf0368;  1 drivers
v0x7fa971d5d320_0 .net "z", 0 0, L_0x7fa9728377c0;  alias, 1 drivers
S_0x7fa971d55b30 .scope module, "subtractor" "subtractor" 6 69, 8 2 0, S_0x7fa971cf66e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "cin"
    .port_info 1 /INPUT 1 "x"
    .port_info 2 /INPUT 1 "y"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "z"
L_0x7fa9728391e0 .functor XOR 1, L_0x7fa972839720, L_0x7fa9728386d0, C4<0>, C4<0>;
L_0x7fa972839250 .functor XOR 1, L_0x7fa9728391e0, v0x7fa971d05e60_0, C4<0>, C4<0>;
L_0x7fa972839340 .functor NOT 1, L_0x7fa972839720, C4<0>, C4<0>, C4<0>;
L_0x7fa9728393b0 .functor AND 1, L_0x7fa972839340, L_0x7fa9728386d0, C4<1>, C4<1>;
L_0x7fa972839480 .functor NOT 1, L_0x7fa9728391e0, C4<0>, C4<0>, C4<0>;
L_0x7fa972839520 .functor AND 1, L_0x7fa972839480, v0x7fa971d05e60_0, C4<1>, C4<1>;
L_0x7fa9728395f0 .functor OR 1, L_0x7fa9728393b0, L_0x7fa972839520, C4<0>, C4<0>;
v0x7fa971d529a0_0 .net *"_s4", 0 0, L_0x7fa972839340;  1 drivers
v0x7fa971d52a30_0 .net *"_s8", 0 0, L_0x7fa972839480;  1 drivers
v0x7fa971d54570_0 .net "cin", 0 0, v0x7fa971d05e60_0;  alias, 1 drivers
v0x7fa971d54600_0 .net "cout", 0 0, L_0x7fa9728395f0;  alias, 1 drivers
v0x7fa971d4c760_0 .net "g", 0 0, L_0x7fa9728393b0;  1 drivers
v0x7fa971d4c7f0_0 .net "intermediate", 0 0, L_0x7fa9728391e0;  1 drivers
v0x7fa971d4ce10_0 .net "p", 0 0, L_0x7fa972839520;  1 drivers
v0x7fa971d4cea0_0 .net "x", 0 0, L_0x7fa972839720;  alias, 1 drivers
v0x7fa971d49c80_0 .net "y", 0 0, L_0x7fa9728386d0;  alias, 1 drivers
v0x7fa971d4b850_0 .net "z", 0 0, L_0x7fa972839250;  alias, 1 drivers
S_0x7fa971ce7960 .scope module, "bs8" "bitslice" 5 134, 6 3 0, S_0x7fa971dadfc0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "mem_data_x"
    .port_info 1 /INPUT 1 "mem_data_y"
    .port_info 2 /INPUT 1 "lsb_y"
    .port_info 3 /INPUT 1 "left_i"
    .port_info 4 /INPUT 1 "right_i"
    .port_info 5 /INPUT 4 "op_code"
    .port_info 6 /INPUT 1 "cin"
    .port_info 7 /INPUT 1 "cin2c"
    .port_info 8 /OUTPUT 1 "z"
    .port_info 9 /OUTPUT 1 "cout"
L_0x7fa97283a260 .functor NOT 1, L_0x7fa97283acf0, C4<0>, C4<0>, C4<0>;
v0x7fa971dde740_0 .net "add_cout", 0 0, L_0x7fa97283a6b0;  1 drivers
v0x7fa971dd3dc0_0 .net "add_out", 0 0, L_0x7fa97283a3c0;  1 drivers
v0x7fa971dd3e50_0 .net "cin", 0 0, v0x7fa971d42b30_0;  alias, 1 drivers
v0x7fa971dd5a10_0 .net "cin2c", 0 0, v0x7fa971d42b30_0;  alias, 1 drivers
v0x7fa971dcb0a0_0 .net "complement_cout", 0 0, L_0x7fa971dd5990;  1 drivers
v0x7fa971dcb130_0 .net "complement_out", 0 0, L_0x7fa9728346f0;  1 drivers
v0x7fa971dccc70_0 .var "cout", 0 0;
v0x7fa971dccd00_0 .net "left_i", 0 0, L_0x7fa972839e90;  1 drivers
v0x7fa971dc2380_0 .net "lsb_y", 0 0, L_0x7fa972839df0;  1 drivers
v0x7fa971dc3f50_0 .net "mem_data_x", 0 0, L_0x7fa97283acf0;  1 drivers
v0x7fa971dc3fe0_0 .net "mem_data_y", 0 0, L_0x7fa97283ae90;  1 drivers
v0x7fa971db9660_0 .net "op_code", 3 0, L_0x7fa972845050;  alias, 1 drivers
v0x7fa971db96f0_0 .net "right_i", 0 0, L_0x7fa97283af30;  1 drivers
v0x7fa971dbb230_0 .net "sub_cout", 0 0, L_0x7fa97283abc0;  1 drivers
v0x7fa971dbb2c0_0 .net "sub_out", 0 0, L_0x7fa97283a850;  1 drivers
v0x7fa971d93260_0 .var "z", 0 0;
E_0x7fa971d42c50/0 .event edge, v0x7fa971d12e00_0, v0x7fa971db7e60_0, v0x7fa971dc9d00_0, v0x7fa971db96f0_0;
E_0x7fa971d42c50/1 .event edge, v0x7fa971ddb6b0_0, v0x7fa971dccd00_0, v0x7fa971ddb740_0, v0x7fa971dc2380_0;
E_0x7fa971d42c50/2 .event edge, v0x7fa971dd2d30_0, v0x7fa971de43d0_0, v0x7fa971dde6b0_0, v0x7fa971da6900_0;
E_0x7fa971d42c50 .event/or E_0x7fa971d42c50/0, E_0x7fa971d42c50/1, E_0x7fa971d42c50/2;
S_0x7fa971ce63a0 .scope module, "adder" "adder" 6 61, 7 3 0, S_0x7fa971ce7960;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "cin"
    .port_info 1 /INPUT 1 "x"
    .port_info 2 /INPUT 1 "y"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "z"
L_0x7fa97283a2d0 .functor XOR 1, L_0x7fa97283acf0, L_0x7fa97283ae90, C4<0>, C4<0>;
L_0x7fa97283a3c0 .functor XOR 1, L_0x7fa97283a2d0, v0x7fa971d42b30_0, C4<0>, C4<0>;
L_0x7fa97283a470 .functor AND 1, L_0x7fa97283acf0, L_0x7fa97283ae90, C4<1>, C4<1>;
L_0x7fa97283a560 .functor BUFZ 1, L_0x7fa97283a2d0, C4<0>, C4<0>, C4<0>;
L_0x7fa97283a5d0 .functor AND 1, L_0x7fa97283a560, v0x7fa971d42b30_0, C4<1>, C4<1>;
L_0x7fa97283a6b0 .functor OR 1, L_0x7fa97283a470, L_0x7fa97283a5d0, C4<0>, C4<0>;
v0x7fa971de4770_0 .net *"_s8", 0 0, L_0x7fa97283a5d0;  1 drivers
v0x7fa971de4800_0 .net "cin", 0 0, v0x7fa971d42b30_0;  alias, 1 drivers
v0x7fa971de43d0_0 .net "cout", 0 0, L_0x7fa97283a6b0;  alias, 1 drivers
v0x7fa971de4460_0 .net "g", 0 0, L_0x7fa97283a470;  1 drivers
v0x7fa971ddba50_0 .net "intermediate", 0 0, L_0x7fa97283a2d0;  1 drivers
v0x7fa971ddbae0_0 .net "p", 0 0, L_0x7fa97283a560;  1 drivers
v0x7fa971ddb6b0_0 .net "x", 0 0, L_0x7fa97283acf0;  alias, 1 drivers
v0x7fa971ddb740_0 .net "y", 0 0, L_0x7fa97283ae90;  alias, 1 drivers
v0x7fa971dd2d30_0 .net "z", 0 0, L_0x7fa97283a3c0;  alias, 1 drivers
S_0x7fa971dd2990 .scope module, "complement_adder" "adder" 6 53, 7 3 0, S_0x7fa971ce7960;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "cin"
    .port_info 1 /INPUT 1 "x"
    .port_info 2 /INPUT 1 "y"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "z"
L_0x10cdf03b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x7fa972838d40 .functor XOR 1, L_0x7fa97283a260, L_0x10cdf03b0, C4<0>, C4<0>;
L_0x7fa9728346f0 .functor XOR 1, L_0x7fa972838d40, v0x7fa971d42b30_0, C4<0>, C4<0>;
L_0x7fa972839aa0 .functor AND 1, L_0x7fa97283a260, L_0x10cdf03b0, C4<1>, C4<1>;
L_0x7fa972839f50 .functor BUFZ 1, L_0x7fa972838d40, C4<0>, C4<0>, C4<0>;
L_0x7fa972839fc0 .functor AND 1, L_0x7fa972839f50, v0x7fa971d42b30_0, C4<1>, C4<1>;
L_0x7fa971dd5990 .functor OR 1, L_0x7fa972839aa0, L_0x7fa972839fc0, C4<0>, C4<0>;
v0x7fa971dca090_0 .net *"_s8", 0 0, L_0x7fa972839fc0;  1 drivers
v0x7fa971dc9c70_0 .net "cin", 0 0, v0x7fa971d42b30_0;  alias, 1 drivers
v0x7fa971dc9d00_0 .net "cout", 0 0, L_0x7fa971dd5990;  alias, 1 drivers
v0x7fa971dc0f50_0 .net "g", 0 0, L_0x7fa972839aa0;  1 drivers
v0x7fa971dc0fe0_0 .net "intermediate", 0 0, L_0x7fa972838d40;  1 drivers
v0x7fa971db8160_0 .net "p", 0 0, L_0x7fa972839f50;  1 drivers
v0x7fa971db81f0_0 .net "x", 0 0, L_0x7fa97283a260;  1 drivers
v0x7fa971db7dd0_0 .net "y", 0 0, L_0x10cdf03b0;  1 drivers
v0x7fa971db7e60_0 .net "z", 0 0, L_0x7fa9728346f0;  alias, 1 drivers
S_0x7fa971daf590 .scope module, "subtractor" "subtractor" 6 69, 8 2 0, S_0x7fa971ce7960;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "cin"
    .port_info 1 /INPUT 1 "x"
    .port_info 2 /INPUT 1 "y"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "z"
L_0x7fa97283a7e0 .functor XOR 1, L_0x7fa97283acf0, L_0x7fa97283ae90, C4<0>, C4<0>;
L_0x7fa97283a850 .functor XOR 1, L_0x7fa97283a7e0, v0x7fa971d42b30_0, C4<0>, C4<0>;
L_0x7fa97283a940 .functor NOT 1, L_0x7fa97283acf0, C4<0>, C4<0>, C4<0>;
L_0x7fa97283a9b0 .functor AND 1, L_0x7fa97283a940, L_0x7fa97283ae90, C4<1>, C4<1>;
L_0x7fa97283aa60 .functor NOT 1, L_0x7fa97283a7e0, C4<0>, C4<0>, C4<0>;
L_0x7fa97283aad0 .functor AND 1, L_0x7fa97283aa60, v0x7fa971d42b30_0, C4<1>, C4<1>;
L_0x7fa97283abc0 .functor OR 1, L_0x7fa97283a9b0, L_0x7fa97283aad0, C4<0>, C4<0>;
v0x7fa971da4cb0_0 .net *"_s4", 0 0, L_0x7fa97283a940;  1 drivers
v0x7fa971da4d40_0 .net *"_s8", 0 0, L_0x7fa97283aa60;  1 drivers
v0x7fa971da6870_0 .net "cin", 0 0, v0x7fa971d42b30_0;  alias, 1 drivers
v0x7fa971da6900_0 .net "cout", 0 0, L_0x7fa97283abc0;  alias, 1 drivers
v0x7fa971d9bf90_0 .net "g", 0 0, L_0x7fa97283a9b0;  1 drivers
v0x7fa971d9c020_0 .net "intermediate", 0 0, L_0x7fa97283a7e0;  1 drivers
v0x7fa971d9db50_0 .net "p", 0 0, L_0x7fa97283aad0;  1 drivers
v0x7fa971d9dbe0_0 .net "x", 0 0, L_0x7fa97283acf0;  alias, 1 drivers
v0x7fa971ddcae0_0 .net "y", 0 0, L_0x7fa97283ae90;  alias, 1 drivers
v0x7fa971dde6b0_0 .net "z", 0 0, L_0x7fa97283a850;  alias, 1 drivers
S_0x7fa971d94e30 .scope module, "bs9" "bitslice" 5 147, 6 3 0, S_0x7fa971dadfc0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "mem_data_x"
    .port_info 1 /INPUT 1 "mem_data_y"
    .port_info 2 /INPUT 1 "lsb_y"
    .port_info 3 /INPUT 1 "left_i"
    .port_info 4 /INPUT 1 "right_i"
    .port_info 5 /INPUT 4 "op_code"
    .port_info 6 /INPUT 1 "cin"
    .port_info 7 /INPUT 1 "cin2c"
    .port_info 8 /OUTPUT 1 "z"
    .port_info 9 /OUTPUT 1 "cout"
L_0x7fa97283b6e0 .functor NOT 1, L_0x7fa97283c1a0, C4<0>, C4<0>, C4<0>;
v0x7fa971d37c40_0 .net "add_cout", 0 0, L_0x7fa97283bb30;  1 drivers
v0x7fa971d37cd0_0 .net "add_out", 0 0, L_0x7fa97283b840;  1 drivers
v0x7fa971d39810_0 .net "cin", 0 0, v0x7fa971dccc70_0;  alias, 1 drivers
v0x7fa971d2ef20_0 .net "cin2c", 0 0, v0x7fa971dccc70_0;  alias, 1 drivers
v0x7fa971d2efb0_0 .net "complement_cout", 0 0, L_0x7fa971d398a0;  1 drivers
v0x7fa971d30af0_0 .net "complement_out", 0 0, L_0x7fa97283b010;  1 drivers
v0x7fa971d30b80_0 .var "cout", 0 0;
v0x7fa971d26210_0 .net "left_i", 0 0, L_0x7fa97283c340;  1 drivers
v0x7fa971d262a0_0 .net "lsb_y", 0 0, L_0x7fa97283b140;  1 drivers
v0x7fa971d27e50_0 .net "mem_data_x", 0 0, L_0x7fa97283c1a0;  1 drivers
v0x7fa971d1d4f0_0 .net "mem_data_y", 0 0, L_0x7fa97283b0a0;  1 drivers
v0x7fa971d1d580_0 .net "op_code", 3 0, L_0x7fa972845050;  alias, 1 drivers
v0x7fa971d1f0b0_0 .net "right_i", 0 0, L_0x7fa97283c3e0;  1 drivers
v0x7fa971d1f140_0 .net "sub_cout", 0 0, L_0x7fa97283c030;  1 drivers
v0x7fa971d147d0_0 .net "sub_out", 0 0, L_0x7fa97283bcd0;  1 drivers
v0x7fa971d14860_0 .var "z", 0 0;
E_0x7fa971dd3ee0/0 .event edge, v0x7fa971d12e00_0, v0x7fa971d485f0_0, v0x7fa971d59c90_0, v0x7fa971d1f0b0_0;
E_0x7fa971dd3ee0/1 .event edge, v0x7fa971d6bb00_0, v0x7fa971d26210_0, v0x7fa971d6b6d0_0, v0x7fa971d262a0_0;
E_0x7fa971dd3ee0/2 .event edge, v0x7fa971d6b760_0, v0x7fa971d74820_0, v0x7fa971d2db70_0, v0x7fa971d36bb0_0;
E_0x7fa971dd3ee0 .event/or E_0x7fa971dd3ee0/0, E_0x7fa971dd3ee0/1, E_0x7fa971dd3ee0/2;
S_0x7fa971d8bc40 .scope module, "adder" "adder" 6 61, 7 3 0, S_0x7fa971d94e30;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "cin"
    .port_info 1 /INPUT 1 "x"
    .port_info 2 /INPUT 1 "y"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "z"
L_0x7fa97283b750 .functor XOR 1, L_0x7fa97283c1a0, L_0x7fa97283b0a0, C4<0>, C4<0>;
L_0x7fa97283b840 .functor XOR 1, L_0x7fa97283b750, v0x7fa971dccc70_0, C4<0>, C4<0>;
L_0x7fa97283b8f0 .functor AND 1, L_0x7fa97283c1a0, L_0x7fa97283b0a0, C4<1>, C4<1>;
L_0x7fa97283b9e0 .functor BUFZ 1, L_0x7fa97283b750, C4<0>, C4<0>, C4<0>;
L_0x7fa97283ba50 .functor AND 1, L_0x7fa97283b9e0, v0x7fa971dccc70_0, C4<1>, C4<1>;
L_0x7fa97283bb30 .functor OR 1, L_0x7fa97283b8f0, L_0x7fa97283ba50, C4<0>, C4<0>;
v0x7fa971d932f0_0 .net *"_s8", 0 0, L_0x7fa97283ba50;  1 drivers
v0x7fa971d74790_0 .net "cin", 0 0, v0x7fa971dccc70_0;  alias, 1 drivers
v0x7fa971d74820_0 .net "cout", 0 0, L_0x7fa97283bb30;  alias, 1 drivers
v0x7fa971d743f0_0 .net "g", 0 0, L_0x7fa97283b8f0;  1 drivers
v0x7fa971d74480_0 .net "intermediate", 0 0, L_0x7fa97283b750;  1 drivers
v0x7fa971d6ba70_0 .net "p", 0 0, L_0x7fa97283b9e0;  1 drivers
v0x7fa971d6bb00_0 .net "x", 0 0, L_0x7fa97283c1a0;  alias, 1 drivers
v0x7fa971d6b6d0_0 .net "y", 0 0, L_0x7fa97283b0a0;  alias, 1 drivers
v0x7fa971d6b760_0 .net "z", 0 0, L_0x7fa97283b840;  alias, 1 drivers
S_0x7fa971d629b0 .scope module, "complement_adder" "adder" 6 53, 7 3 0, S_0x7fa971d94e30;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "cin"
    .port_info 1 /INPUT 1 "x"
    .port_info 2 /INPUT 1 "y"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "z"
L_0x10cdf03f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x7fa97283a340 .functor XOR 1, L_0x7fa97283b6e0, L_0x10cdf03f8, C4<0>, C4<0>;
L_0x7fa97283b010 .functor XOR 1, L_0x7fa97283a340, v0x7fa971dccc70_0, C4<0>, C4<0>;
L_0x7fa97283b2a0 .functor AND 1, L_0x7fa97283b6e0, L_0x10cdf03f8, C4<1>, C4<1>;
L_0x7fa97283b390 .functor BUFZ 1, L_0x7fa97283a340, C4<0>, C4<0>, C4<0>;
L_0x7fa97283b400 .functor AND 1, L_0x7fa97283b390, v0x7fa971dccc70_0, C4<1>, C4<1>;
L_0x7fa971d398a0 .functor OR 1, L_0x7fa97283b2a0, L_0x7fa97283b400, C4<0>, C4<0>;
v0x7fa971d5a030_0 .net *"_s8", 0 0, L_0x7fa97283b400;  1 drivers
v0x7fa971d5a0c0_0 .net "cin", 0 0, v0x7fa971dccc70_0;  alias, 1 drivers
v0x7fa971d59c90_0 .net "cout", 0 0, L_0x7fa971d398a0;  alias, 1 drivers
v0x7fa971d59d20_0 .net "g", 0 0, L_0x7fa97283b2a0;  1 drivers
v0x7fa971d51310_0 .net "intermediate", 0 0, L_0x7fa97283a340;  1 drivers
v0x7fa971d513a0_0 .net "p", 0 0, L_0x7fa97283b390;  1 drivers
v0x7fa971d50f70_0 .net "x", 0 0, L_0x7fa97283b6e0;  1 drivers
v0x7fa971d51000_0 .net "y", 0 0, L_0x10cdf03f8;  1 drivers
v0x7fa971d485f0_0 .net "z", 0 0, L_0x7fa97283b010;  alias, 1 drivers
S_0x7fa971d48250 .scope module, "subtractor" "subtractor" 6 69, 8 2 0, S_0x7fa971d94e30;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "cin"
    .port_info 1 /INPUT 1 "x"
    .port_info 2 /INPUT 1 "y"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "z"
L_0x7fa97283bc60 .functor XOR 1, L_0x7fa97283c1a0, L_0x7fa97283b0a0, C4<0>, C4<0>;
L_0x7fa97283bcd0 .functor XOR 1, L_0x7fa97283bc60, v0x7fa971dccc70_0, C4<0>, C4<0>;
L_0x7fa97283bdc0 .functor NOT 1, L_0x7fa97283c1a0, C4<0>, C4<0>, C4<0>;
L_0x7fa97283be30 .functor AND 1, L_0x7fa97283bdc0, L_0x7fa97283b0a0, C4<1>, C4<1>;
L_0x7fa97283bee0 .functor NOT 1, L_0x7fa97283bc60, C4<0>, C4<0>, C4<0>;
L_0x7fa97283bf80 .functor AND 1, L_0x7fa97283bee0, v0x7fa971dccc70_0, C4<1>, C4<1>;
L_0x7fa97283c030 .functor OR 1, L_0x7fa97283be30, L_0x7fa97283bf80, C4<0>, C4<0>;
v0x7fa971d3f950_0 .net *"_s4", 0 0, L_0x7fa97283bdc0;  1 drivers
v0x7fa971d3f530_0 .net *"_s8", 0 0, L_0x7fa97283bee0;  1 drivers
v0x7fa971d3f5c0_0 .net "cin", 0 0, v0x7fa971dccc70_0;  alias, 1 drivers
v0x7fa971d36bb0_0 .net "cout", 0 0, L_0x7fa97283c030;  alias, 1 drivers
v0x7fa971d36c40_0 .net "g", 0 0, L_0x7fa97283be30;  1 drivers
v0x7fa971d36810_0 .net "intermediate", 0 0, L_0x7fa97283bc60;  1 drivers
v0x7fa971d368a0_0 .net "p", 0 0, L_0x7fa97283bf80;  1 drivers
v0x7fa971d2de90_0 .net "x", 0 0, L_0x7fa97283c1a0;  alias, 1 drivers
v0x7fa971d2df20_0 .net "y", 0 0, L_0x7fa97283b0a0;  alias, 1 drivers
v0x7fa971d2db70_0 .net "z", 0 0, L_0x7fa97283bcd0;  alias, 1 drivers
S_0x7fa971d88fd0 .scope module, "tbMain" "tbMain" 9 3;
 .timescale -9 -9;
v0x7fa97282e7e0_0 .var "CLK", 0 0;
v0x7fa97282e870_0 .var "Mem_Data_X", 15 0;
v0x7fa97282e940_0 .var "Mem_Data_Y", 15 0;
v0x7fa97282ea10_0 .var "OP_Code", 11 0;
v0x7fa97282eaa0_0 .net "X", 15 0, v0x7fa97282bd60_0;  1 drivers
v0x7fa97282ebb0_0 .net "Y", 15 0, v0x7fa97282be80_0;  1 drivers
v0x7fa97282ec80_0 .net "Z", 15 0, v0x7fa97282bfa0_0;  1 drivers
v0x7fa97282ed50_0 .var "i", 2 0;
S_0x7fa972800090 .scope module, "control" "control" 9 17, 3 2 0, S_0x7fa971d88fd0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 12 "opcode"
    .port_info 2 /INPUT 16 "Mem_Dat_X"
    .port_info 3 /INPUT 16 "Mem_Dat_Y"
    .port_info 4 /OUTPUT 16 "Aout"
    .port_info 5 /OUTPUT 16 "Bout"
    .port_info 6 /OUTPUT 16 "Cout"
    .port_info 7 /NODIR 0 ""
v0x7fa97282db70_0 .net "Aout", 15 0, v0x7fa97282bd60_0;  alias, 1 drivers
v0x7fa972800410_0 .net "Bout", 15 0, v0x7fa97282be80_0;  alias, 1 drivers
v0x7fa97282dc00_0 .net "Cout", 15 0, v0x7fa97282bfa0_0;  alias, 1 drivers
v0x7fa97282dcb0_0 .net "Mem_Dat_X", 15 0, v0x7fa97282e870_0;  1 drivers
v0x7fa97282dd60_0 .net "Mem_Dat_Y", 15 0, v0x7fa97282e940_0;  1 drivers
v0x7fa97282de30_0 .var "aoutregread", 0 0;
v0x7fa97282dee0_0 .var "aregread", 0 0;
v0x7fa97282df90_0 .var "aregwrite", 0 0;
v0x7fa97282e040_0 .var "boutregread", 0 0;
v0x7fa97282e170_0 .var "bregwrite", 0 0;
v0x7fa97282e200_0 .net "clk", 0 0, v0x7fa97282e7e0_0;  1 drivers
v0x7fa97282e290_0 .var "counter", 6 0;
v0x7fa97282e320_0 .var "coutregread", 0 0;
v0x7fa97282e3d0_0 .var "cregread", 0 0;
v0x7fa97282e480_0 .var "cregwrite", 0 0;
v0x7fa97282e530_0 .var "evaluate", 0 0;
v0x7fa97282e5c0_0 .net "opcode", 11 0, v0x7fa97282ea10_0;  1 drivers
v0x7fa97282e750_0 .var "outregwrite", 1 0;
L_0x7fa97285b660 .part v0x7fa97282ea10_0, 0, 4;
S_0x7fa9728002b0 .scope module, "datapath" "datapath" 3 78, 4 3 0, S_0x7fa972800090;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 4 "op_code_alu"
    .port_info 2 /INPUT 1 "aregread"
    .port_info 3 /INPUT 1 "cregread"
    .port_info 4 /INPUT 1 "aregwrite"
    .port_info 5 /INPUT 1 "bregwrite"
    .port_info 6 /INPUT 1 "cregwrite"
    .port_info 7 /INPUT 1 "aoutregread"
    .port_info 8 /INPUT 1 "boutregread"
    .port_info 9 /INPUT 1 "coutregread"
    .port_info 10 /INPUT 2 "outregwrite"
    .port_info 11 /INPUT 16 "Mem_Dat_X"
    .port_info 12 /INPUT 16 "Mem_Dat_Y"
    .port_info 13 /OUTPUT 16 "Aout"
    .port_info 14 /OUTPUT 16 "Bout"
    .port_info 15 /OUTPUT 16 "Cout"
    .port_info 16 /OUTPUT 16 "Areg"
    .port_info 17 /OUTPUT 16 "Breg"
    .port_info 18 /OUTPUT 16 "Creg"
v0x7fa97282bd60_0 .var "Aout", 15 0;
v0x7fa97282bdf0_0 .var "Areg", 15 0;
v0x7fa97282be80_0 .var "Bout", 15 0;
v0x7fa97282bf10_0 .var "Breg", 15 0;
v0x7fa97282bfa0_0 .var "Cout", 15 0;
v0x7fa97282c050_0 .var "Creg", 15 0;
v0x7fa97282c100_0 .net "Mem_Dat_X", 15 0, v0x7fa97282e870_0;  alias, 1 drivers
v0x7fa97282c1b0_0 .net "Mem_Dat_Y", 15 0, v0x7fa97282e940_0;  alias, 1 drivers
v0x7fa97282c260_0 .net "X", 15 0, L_0x7fa97285a7f0;  1 drivers
v0x7fa97282c390_0 .net "Y", 15 0, L_0x7fa97285b540;  1 drivers
v0x7fa97282c420_0 .net "Z", 15 0, L_0x7fa9728500b0;  1 drivers
v0x7fa97282c4b0_0 .net *"_s0", 31 0, L_0x7fa97285a550;  1 drivers
v0x7fa97282c540_0 .net *"_s10", 31 0, L_0x7fa97285a8d0;  1 drivers
L_0x10cdf0ea8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fa97282c5f0_0 .net *"_s13", 30 0, L_0x10cdf0ea8;  1 drivers
L_0x10cdf0ef0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7fa97282c6a0_0 .net/2u *"_s14", 31 0, L_0x10cdf0ef0;  1 drivers
v0x7fa97282c750_0 .net *"_s16", 0 0, L_0x7fa97285ace0;  1 drivers
v0x7fa97282c7f0_0 .net *"_s18", 31 0, L_0x7fa97285ae50;  1 drivers
L_0x10cdf0f38 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fa97282c9a0_0 .net *"_s21", 30 0, L_0x10cdf0f38;  1 drivers
L_0x10cdf0f80 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7fa97282ca50_0 .net/2u *"_s22", 31 0, L_0x10cdf0f80;  1 drivers
v0x7fa97282cb00_0 .net *"_s24", 0 0, L_0x7fa97285af70;  1 drivers
v0x7fa97282cba0_0 .net *"_s26", 31 0, L_0x7fa97285b0d0;  1 drivers
L_0x10cdf0fc8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fa97282cc50_0 .net *"_s29", 30 0, L_0x10cdf0fc8;  1 drivers
L_0x10cdf0e18 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fa97282cd00_0 .net *"_s3", 30 0, L_0x10cdf0e18;  1 drivers
L_0x10cdf1010 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7fa97282cdb0_0 .net/2u *"_s30", 31 0, L_0x10cdf1010;  1 drivers
v0x7fa97282ce60_0 .net *"_s32", 0 0, L_0x7fa97285b1f0;  1 drivers
v0x7fa97282cf00_0 .net *"_s34", 15 0, L_0x7fa97285b360;  1 drivers
v0x7fa97282cfb0_0 .net *"_s36", 15 0, L_0x7fa97285b400;  1 drivers
L_0x10cdf0e60 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7fa97282d060_0 .net/2u *"_s4", 31 0, L_0x10cdf0e60;  1 drivers
v0x7fa97282d110_0 .net *"_s6", 0 0, L_0x7fa97285a6b0;  1 drivers
v0x7fa97282d1b0_0 .net "aoutregread", 0 0, v0x7fa97282de30_0;  1 drivers
v0x7fa97282d250_0 .net "aregread", 0 0, v0x7fa97282dee0_0;  1 drivers
v0x7fa97282d2f0_0 .net "aregwrite", 0 0, v0x7fa97282df90_0;  1 drivers
v0x7fa97282d390_0 .net "boutregread", 0 0, v0x7fa97282e040_0;  1 drivers
v0x7fa97282c890_0 .net "bregwrite", 0 0, v0x7fa97282e170_0;  1 drivers
v0x7fa97282d620_0 .net "clk", 0 0, v0x7fa97282e7e0_0;  alias, 1 drivers
v0x7fa97282d6b0_0 .net "coutregread", 0 0, v0x7fa97282e320_0;  1 drivers
v0x7fa97282d740_0 .net "cregread", 0 0, v0x7fa97282e3d0_0;  1 drivers
v0x7fa97282d7d0_0 .net "cregwrite", 0 0, v0x7fa97282e480_0;  1 drivers
v0x7fa97282d860_0 .net "op_code_alu", 3 0, L_0x7fa97285b660;  1 drivers
v0x7fa97282d8f0_0 .net "outregwrite", 1 0, v0x7fa97282e750_0;  1 drivers
E_0x7fa971d2f060 .event posedge, v0x7fa97282d620_0;
L_0x7fa97285a550 .concat [ 1 31 0 0], v0x7fa97282dee0_0, L_0x10cdf0e18;
L_0x7fa97285a6b0 .cmp/eq 32, L_0x7fa97285a550, L_0x10cdf0e60;
L_0x7fa97285a7f0 .functor MUXZ 16, v0x7fa97282bf10_0, v0x7fa97282bdf0_0, L_0x7fa97285a6b0, C4<>;
L_0x7fa97285a8d0 .concat [ 1 31 0 0], v0x7fa97282e3d0_0, L_0x10cdf0ea8;
L_0x7fa97285ace0 .cmp/eq 32, L_0x7fa97285a8d0, L_0x10cdf0ef0;
L_0x7fa97285ae50 .concat [ 1 31 0 0], v0x7fa97282de30_0, L_0x10cdf0f38;
L_0x7fa97285af70 .cmp/eq 32, L_0x7fa97285ae50, L_0x10cdf0f80;
L_0x7fa97285b0d0 .concat [ 1 31 0 0], v0x7fa97282e040_0, L_0x10cdf0fc8;
L_0x7fa97285b1f0 .cmp/eq 32, L_0x7fa97285b0d0, L_0x10cdf1010;
L_0x7fa97285b360 .functor MUXZ 16, v0x7fa97282bfa0_0, v0x7fa97282be80_0, L_0x7fa97285b1f0, C4<>;
L_0x7fa97285b400 .functor MUXZ 16, L_0x7fa97285b360, v0x7fa97282bd60_0, L_0x7fa97285af70, C4<>;
L_0x7fa97285b540 .functor MUXZ 16, L_0x7fa97285b400, v0x7fa97282c050_0, L_0x7fa97285ace0, C4<>;
S_0x7fa972800680 .scope module, "alu" "ALU" 4 54, 5 3 0, S_0x7fa9728002b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 16 "X"
    .port_info 1 /INPUT 16 "Y"
    .port_info 2 /INPUT 4 "op_code"
    .port_info 3 /OUTPUT 16 "Z"
v0x7fa97282ab60_0 .net "X", 15 0, L_0x7fa97285a7f0;  alias, 1 drivers
v0x7fa97282ac20_0 .net "Y", 15 0, L_0x7fa97285b540;  alias, 1 drivers
v0x7fa97282acc0_0 .net "Z", 15 0, L_0x7fa9728500b0;  alias, 1 drivers
v0x7fa97282ad50_0 .net *"_s1", 0 0, L_0x7fa972845130;  1 drivers
v0x7fa97282adf0_0 .net *"_s2", 31 0, L_0x7fa9728451d0;  1 drivers
L_0x10cdf0830 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fa97282aee0_0 .net *"_s5", 30 0, L_0x10cdf0830;  1 drivers
L_0x10cdf0878 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7fa97282af90_0 .net/2u *"_s6", 31 0, L_0x10cdf0878;  1 drivers
v0x7fa97282b040_0 .net *"_s8", 0 0, L_0x7fa9728452f0;  1 drivers
v0x7fa97282b0e0_0 .net "c01", 0 0, v0x7fa972802730_0;  1 drivers
v0x7fa97282b1f0_0 .net "c1011", 0 0, v0x7fa972807c20_0;  1 drivers
v0x7fa97282b280_0 .net "c1112", 0 0, v0x7fa97280a6a0_0;  1 drivers
v0x7fa97282b310_0 .net "c12", 0 0, v0x7fa972805190_0;  1 drivers
v0x7fa97282b3a0_0 .net "c1213", 0 0, v0x7fa97280d120_0;  1 drivers
v0x7fa97282b430_0 .net "c1314", 0 0, v0x7fa97280fbc0_0;  1 drivers
v0x7fa97282b4c0_0 .net "c1415", 0 0, v0x7fa972812620_0;  1 drivers
v0x7fa97282b550_0 .net "c23", 0 0, v0x7fa972817b20_0;  1 drivers
v0x7fa97282b5e0_0 .net "c34", 0 0, v0x7fa97281a600_0;  1 drivers
v0x7fa97282b770_0 .net "c45", 0 0, v0x7fa97281d060_0;  1 drivers
v0x7fa97282b800_0 .net "c56", 0 0, v0x7fa97281fac0_0;  1 drivers
v0x7fa97282b890_0 .net "c67", 0 0, v0x7fa972822520_0;  1 drivers
v0x7fa97282b920_0 .net "c78", 0 0, v0x7fa972824f80_0;  1 drivers
v0x7fa97282b9b0_0 .net "c89", 0 0, v0x7fa9728279e0_0;  1 drivers
v0x7fa97282ba40_0 .net "c910", 0 0, v0x7fa97282a440_0;  1 drivers
v0x7fa97282bad0_0 .net "op_code", 3 0, L_0x7fa97285b660;  alias, 1 drivers
v0x7fa972817f40_0 .net "shiftVal", 15 0, L_0x7fa972845410;  1 drivers
L_0x7fa972845130 .part L_0x7fa97285b660, 3, 1;
L_0x7fa9728451d0 .concat [ 1 31 0 0], L_0x7fa972845130, L_0x10cdf0830;
L_0x7fa9728452f0 .cmp/eq 32, L_0x7fa9728451d0, L_0x10cdf0878;
L_0x7fa972845410 .functor MUXZ 16, L_0x7fa97285a7f0, L_0x7fa97285b540, L_0x7fa9728452f0, C4<>;
L_0x7fa9728465c0 .part L_0x7fa97285a7f0, 0, 1;
L_0x7fa972846760 .part L_0x7fa97285b540, 0, 1;
L_0x7fa972846800 .part L_0x7fa97285b540, 0, 1;
L_0x7fa9728468a0 .part L_0x7fa972845410, 1, 1;
L_0x7fa972847b80 .part L_0x7fa97285a7f0, 1, 1;
L_0x7fa972847d70 .part L_0x7fa97285b540, 1, 1;
L_0x7fa972847e10 .part L_0x7fa97285b540, 0, 1;
L_0x7fa972847eb0 .part L_0x7fa972845410, 2, 1;
L_0x7fa972847f50 .part L_0x7fa972845410, 0, 1;
L_0x7fa9728490e0 .part L_0x7fa97285a7f0, 2, 1;
L_0x7fa972849280 .part L_0x7fa97285b540, 2, 1;
L_0x7fa972849320 .part L_0x7fa97285b540, 0, 1;
L_0x7fa9728494c0 .part L_0x7fa972845410, 3, 1;
L_0x7fa9728495f0 .part L_0x7fa972845410, 1, 1;
L_0x7fa97284a640 .part L_0x7fa97285a7f0, 3, 1;
L_0x7fa97284a880 .part L_0x7fa97285b540, 3, 1;
L_0x7fa97284a920 .part L_0x7fa97285b540, 0, 1;
L_0x7fa97284a7e0 .part L_0x7fa972845410, 4, 1;
L_0x7fa97284aa70 .part L_0x7fa972845410, 2, 1;
L_0x7fa97284bbb0 .part L_0x7fa97285a7f0, 4, 1;
L_0x7fa97284bd50 .part L_0x7fa97285b540, 4, 1;
L_0x7fa97284bec0 .part L_0x7fa97285b540, 0, 1;
L_0x7fa97284ac10 .part L_0x7fa972845410, 5, 1;
L_0x7fa97284c040 .part L_0x7fa972845410, 3, 1;
L_0x7fa97284d080 .part L_0x7fa97285a7f0, 5, 1;
L_0x7fa97284d410 .part L_0x7fa97285b540, 5, 1;
L_0x7fa97284d4b0 .part L_0x7fa97285b540, 0, 1;
L_0x7fa97284bf60 .part L_0x7fa972845410, 6, 1;
L_0x7fa97284d320 .part L_0x7fa972845410, 4, 1;
L_0x7fa97284e610 .part L_0x7fa97285a7f0, 6, 1;
L_0x7fa97284e7b0 .part L_0x7fa97285b540, 6, 1;
L_0x7fa97284d640 .part L_0x7fa97285b540, 0, 1;
L_0x7fa9728493c0 .part L_0x7fa972845410, 7, 1;
L_0x7fa97284e850 .part L_0x7fa972845410, 5, 1;
L_0x7fa97284fbe0 .part L_0x7fa97285a7f0, 7, 1;
L_0x7fa97284eb70 .part L_0x7fa97285b540, 7, 1;
L_0x7fa97284fec0 .part L_0x7fa97285b540, 0, 1;
L_0x7fa97284fd80 .part L_0x7fa972845410, 8, 1;
L_0x7fa97284fe20 .part L_0x7fa972845410, 6, 1;
L_0x7fa9728511e0 .part L_0x7fa97285a7f0, 8, 1;
L_0x7fa972851380 .part L_0x7fa97285b540, 8, 1;
L_0x7fa9728502b0 .part L_0x7fa97285b540, 0, 1;
L_0x7fa972850350 .part L_0x7fa972845410, 9, 1;
L_0x7fa972851420 .part L_0x7fa972845410, 7, 1;
L_0x7fa9728526b0 .part L_0x7fa97285a7f0, 9, 1;
L_0x7fa972851590 .part L_0x7fa97285b540, 9, 1;
L_0x7fa972851630 .part L_0x7fa97285b540, 0, 1;
L_0x7fa972852850 .part L_0x7fa972845410, 10, 1;
L_0x7fa9728528f0 .part L_0x7fa972845410, 8, 1;
L_0x7fa972853bb0 .part L_0x7fa97285a7f0, 10, 1;
L_0x7fa972853d50 .part L_0x7fa97285b540, 10, 1;
L_0x7fa972852b70 .part L_0x7fa97285b540, 0, 1;
L_0x7fa972852c10 .part L_0x7fa972845410, 11, 1;
L_0x7fa972853df0 .part L_0x7fa972845410, 9, 1;
L_0x7fa972855090 .part L_0x7fa97285a7f0, 11, 1;
L_0x7fa972853fa0 .part L_0x7fa97285b540, 11, 1;
L_0x7fa972854040 .part L_0x7fa97285b540, 0, 1;
L_0x7fa9728540e0 .part L_0x7fa972845410, 12, 1;
L_0x7fa972855230 .part L_0x7fa972845410, 10, 1;
L_0x7fa972856560 .part L_0x7fa97285a7f0, 12, 1;
L_0x7fa972856700 .part L_0x7fa97285b540, 12, 1;
L_0x7fa9728555e0 .part L_0x7fa97285b540, 0, 1;
L_0x7fa972855680 .part L_0x7fa972845410, 13, 1;
L_0x7fa972855720 .part L_0x7fa972845410, 11, 1;
L_0x7fa972857a50 .part L_0x7fa97285a7f0, 13, 1;
L_0x7fa97284d220 .part L_0x7fa97285b540, 13, 1;
L_0x7fa9728569a0 .part L_0x7fa97285b540, 0, 1;
L_0x7fa972856a40 .part L_0x7fa972845410, 14, 1;
L_0x7fa972856ae0 .part L_0x7fa972845410, 12, 1;
L_0x7fa972859030 .part L_0x7fa97285a7f0, 14, 1;
L_0x7fa9728591d0 .part L_0x7fa97285b540, 14, 1;
L_0x7fa972858260 .part L_0x7fa97285b540, 0, 1;
L_0x7fa972858300 .part L_0x7fa972845410, 15, 1;
L_0x7fa9728583a0 .part L_0x7fa972845410, 13, 1;
L_0x7fa97285a2f0 .part L_0x7fa97285a7f0, 15, 1;
L_0x7fa9728594b0 .part L_0x7fa97285b540, 15, 1;
L_0x7fa972859550 .part L_0x7fa97285b540, 0, 1;
L_0x7fa9728595f0 .part L_0x7fa972845410, 15, 1;
L_0x7fa972859690 .part L_0x7fa972845410, 14, 1;
LS_0x7fa9728500b0_0_0 .concat8 [ 1 1 1 1], v0x7fa972802d00_0, v0x7fa972805780_0, v0x7fa9728181f0_0, v0x7fa97281abd0_0;
LS_0x7fa9728500b0_0_4 .concat8 [ 1 1 1 1], v0x7fa97281d630_0, v0x7fa972820090_0, v0x7fa972822af0_0, v0x7fa972825550_0;
LS_0x7fa9728500b0_0_8 .concat8 [ 1 1 1 1], v0x7fa972827fb0_0, v0x7fa97282aa10_0, v0x7fa972808230_0, v0x7fa97280ac70_0;
LS_0x7fa9728500b0_0_12 .concat8 [ 1 1 1 1], v0x7fa97280d770_0, v0x7fa972810190_0, v0x7fa972812bf0_0, v0x7fa972815650_0;
L_0x7fa9728500b0 .concat8 [ 4 4 4 4], LS_0x7fa9728500b0_0_0, LS_0x7fa9728500b0_0_4, LS_0x7fa9728500b0_0_8, LS_0x7fa9728500b0_0_12;
S_0x7fa9728007e0 .scope module, "bs0" "bitslice" 5 30, 6 3 0, S_0x7fa972800680;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "mem_data_x"
    .port_info 1 /INPUT 1 "mem_data_y"
    .port_info 2 /INPUT 1 "lsb_y"
    .port_info 3 /INPUT 1 "left_i"
    .port_info 4 /INPUT 1 "right_i"
    .port_info 5 /INPUT 4 "op_code"
    .port_info 6 /INPUT 1 "cin"
    .port_info 7 /INPUT 1 "cin2c"
    .port_info 8 /OUTPUT 1 "z"
    .port_info 9 /OUTPUT 1 "cout"
L_0x7fa972845a80 .functor NOT 1, L_0x7fa9728465c0, C4<0>, C4<0>, C4<0>;
v0x7fa9728022e0_0 .net "add_cout", 0 0, L_0x7fa972845f70;  1 drivers
v0x7fa9728023a0_0 .net "add_out", 0 0, L_0x7fa972845be0;  1 drivers
L_0x10cdf0950 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fa972802430_0 .net "cin", 0 0, L_0x10cdf0950;  1 drivers
L_0x10cdf0998 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7fa972802520_0 .net "cin2c", 0 0, L_0x10cdf0998;  1 drivers
v0x7fa9728025b0_0 .net "complement_cout", 0 0, L_0x7fa972845950;  1 drivers
v0x7fa972802680_0 .net "complement_out", 0 0, L_0x7fa9728455e0;  1 drivers
v0x7fa972802730_0 .var "cout", 0 0;
v0x7fa9728027c0_0 .net "left_i", 0 0, L_0x7fa9728468a0;  1 drivers
v0x7fa972802850_0 .net "lsb_y", 0 0, L_0x7fa972846800;  1 drivers
v0x7fa972802960_0 .net "mem_data_x", 0 0, L_0x7fa9728465c0;  1 drivers
v0x7fa9728029f0_0 .net "mem_data_y", 0 0, L_0x7fa972846760;  1 drivers
v0x7fa972802ac0_0 .net "op_code", 3 0, L_0x7fa97285b660;  alias, 1 drivers
L_0x10cdf0908 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fa972802b50_0 .net "right_i", 0 0, L_0x10cdf0908;  1 drivers
v0x7fa972802be0_0 .net "sub_cout", 0 0, L_0x7fa972846450;  1 drivers
v0x7fa972802c70_0 .net "sub_out", 0 0, L_0x7fa9728460d0;  1 drivers
v0x7fa972802d00_0 .var "z", 0 0;
E_0x7fa971dca120/0 .event edge, v0x7fa972802ac0_0, v0x7fa972801800_0, v0x7fa972801420_0, v0x7fa972802b50_0;
E_0x7fa971dca120/1 .event edge, v0x7fa972800ef0_0, v0x7fa9728027c0_0, v0x7fa972800f80_0, v0x7fa972802850_0;
E_0x7fa971dca120/2 .event edge, v0x7fa972801010_0, v0x7fa972800cb0_0, v0x7fa972802220_0, v0x7fa972801dc0_0;
E_0x7fa971dca120 .event/or E_0x7fa971dca120/0, E_0x7fa971dca120/1, E_0x7fa971dca120/2;
S_0x7fa972800a30 .scope module, "adder" "adder" 6 61, 7 3 0, S_0x7fa9728007e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "cin"
    .port_info 1 /INPUT 1 "x"
    .port_info 2 /INPUT 1 "y"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "z"
L_0x7fa972845af0 .functor XOR 1, L_0x7fa9728465c0, L_0x7fa972846760, C4<0>, C4<0>;
L_0x7fa972845be0 .functor XOR 1, L_0x7fa972845af0, L_0x10cdf0950, C4<0>, C4<0>;
L_0x7fa972845c90 .functor AND 1, L_0x7fa9728465c0, L_0x7fa972846760, C4<1>, C4<1>;
L_0x7fa972845d80 .functor BUFZ 1, L_0x7fa972845af0, C4<0>, C4<0>, C4<0>;
L_0x7fa972845df0 .functor AND 1, L_0x7fa972845d80, L_0x10cdf0950, C4<1>, C4<1>;
L_0x7fa972845f70 .functor OR 1, L_0x7fa972845c90, L_0x7fa972845df0, C4<0>, C4<0>;
v0x7fa972800b90_0 .net *"_s8", 0 0, L_0x7fa972845df0;  1 drivers
v0x7fa972800c20_0 .net "cin", 0 0, L_0x10cdf0950;  alias, 1 drivers
v0x7fa972800cb0_0 .net "cout", 0 0, L_0x7fa972845f70;  alias, 1 drivers
v0x7fa972800d40_0 .net "g", 0 0, L_0x7fa972845c90;  1 drivers
v0x7fa972800dd0_0 .net "intermediate", 0 0, L_0x7fa972845af0;  1 drivers
v0x7fa972800e60_0 .net "p", 0 0, L_0x7fa972845d80;  1 drivers
v0x7fa972800ef0_0 .net "x", 0 0, L_0x7fa9728465c0;  alias, 1 drivers
v0x7fa972800f80_0 .net "y", 0 0, L_0x7fa972846760;  alias, 1 drivers
v0x7fa972801010_0 .net "z", 0 0, L_0x7fa972845be0;  alias, 1 drivers
S_0x7fa972801120 .scope module, "complement_adder" "adder" 6 53, 7 3 0, S_0x7fa9728007e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "cin"
    .port_info 1 /INPUT 1 "x"
    .port_info 2 /INPUT 1 "y"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "z"
L_0x10cdf08c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x7fa972845570 .functor XOR 1, L_0x7fa972845a80, L_0x10cdf08c0, C4<0>, C4<0>;
L_0x7fa9728455e0 .functor XOR 1, L_0x7fa972845570, L_0x10cdf0998, C4<0>, C4<0>;
L_0x7fa972845710 .functor AND 1, L_0x7fa972845a80, L_0x10cdf08c0, C4<1>, C4<1>;
L_0x7fa972845800 .functor BUFZ 1, L_0x7fa972845570, C4<0>, C4<0>, C4<0>;
L_0x7fa972845870 .functor AND 1, L_0x7fa972845800, L_0x10cdf0998, C4<1>, C4<1>;
L_0x7fa972845950 .functor OR 1, L_0x7fa972845710, L_0x7fa972845870, C4<0>, C4<0>;
v0x7fa972801300_0 .net *"_s8", 0 0, L_0x7fa972845870;  1 drivers
v0x7fa972801390_0 .net "cin", 0 0, L_0x10cdf0998;  alias, 1 drivers
v0x7fa972801420_0 .net "cout", 0 0, L_0x7fa972845950;  alias, 1 drivers
v0x7fa9728014b0_0 .net "g", 0 0, L_0x7fa972845710;  1 drivers
v0x7fa972801540_0 .net "intermediate", 0 0, L_0x7fa972845570;  1 drivers
v0x7fa972801620_0 .net "p", 0 0, L_0x7fa972845800;  1 drivers
v0x7fa9728016c0_0 .net "x", 0 0, L_0x7fa972845a80;  1 drivers
v0x7fa972801760_0 .net "y", 0 0, L_0x10cdf08c0;  1 drivers
v0x7fa972801800_0 .net "z", 0 0, L_0x7fa9728455e0;  alias, 1 drivers
S_0x7fa972801980 .scope module, "subtractor" "subtractor" 6 69, 8 2 0, S_0x7fa9728007e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "cin"
    .port_info 1 /INPUT 1 "x"
    .port_info 2 /INPUT 1 "y"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "z"
L_0x7fa972846060 .functor XOR 1, L_0x7fa9728465c0, L_0x7fa972846760, C4<0>, C4<0>;
L_0x7fa9728460d0 .functor XOR 1, L_0x7fa972846060, L_0x10cdf0950, C4<0>, C4<0>;
L_0x7fa9728461c0 .functor NOT 1, L_0x7fa9728465c0, C4<0>, C4<0>, C4<0>;
L_0x7fa972846230 .functor AND 1, L_0x7fa9728461c0, L_0x7fa972846760, C4<1>, C4<1>;
L_0x7fa9728462e0 .functor NOT 1, L_0x7fa972846060, C4<0>, C4<0>, C4<0>;
L_0x7fa972846380 .functor AND 1, L_0x7fa9728462e0, L_0x10cdf0950, C4<1>, C4<1>;
L_0x7fa972846450 .functor OR 1, L_0x7fa972846230, L_0x7fa972846380, C4<0>, C4<0>;
v0x7fa972801bb0_0 .net *"_s4", 0 0, L_0x7fa9728461c0;  1 drivers
v0x7fa972801c40_0 .net *"_s8", 0 0, L_0x7fa9728462e0;  1 drivers
v0x7fa972801cf0_0 .net "cin", 0 0, L_0x10cdf0950;  alias, 1 drivers
v0x7fa972801dc0_0 .net "cout", 0 0, L_0x7fa972846450;  alias, 1 drivers
v0x7fa972801e50_0 .net "g", 0 0, L_0x7fa972846230;  1 drivers
v0x7fa972801f20_0 .net "intermediate", 0 0, L_0x7fa972846060;  1 drivers
v0x7fa972801fc0_0 .net "p", 0 0, L_0x7fa972846380;  1 drivers
v0x7fa972802060_0 .net "x", 0 0, L_0x7fa9728465c0;  alias, 1 drivers
v0x7fa9728020f0_0 .net "y", 0 0, L_0x7fa972846760;  alias, 1 drivers
v0x7fa972802220_0 .net "z", 0 0, L_0x7fa9728460d0;  alias, 1 drivers
S_0x7fa972802e60 .scope module, "bs1" "bitslice" 5 43, 6 3 0, S_0x7fa972800680;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "mem_data_x"
    .port_info 1 /INPUT 1 "mem_data_y"
    .port_info 2 /INPUT 1 "lsb_y"
    .port_info 3 /INPUT 1 "left_i"
    .port_info 4 /INPUT 1 "right_i"
    .port_info 5 /INPUT 4 "op_code"
    .port_info 6 /INPUT 1 "cin"
    .port_info 7 /INPUT 1 "cin2c"
    .port_info 8 /OUTPUT 1 "z"
    .port_info 9 /OUTPUT 1 "cout"
L_0x7fa972847080 .functor NOT 1, L_0x7fa972847b80, C4<0>, C4<0>, C4<0>;
v0x7fa972804d40_0 .net "add_cout", 0 0, L_0x7fa9728474f0;  1 drivers
v0x7fa972804e00_0 .net "add_out", 0 0, L_0x7fa9728471e0;  1 drivers
v0x7fa972804e90_0 .net "cin", 0 0, v0x7fa972802730_0;  alias, 1 drivers
v0x7fa972804fc0_0 .net "cin2c", 0 0, v0x7fa972802730_0;  alias, 1 drivers
v0x7fa972805050_0 .net "complement_cout", 0 0, L_0x7fa972804f40;  1 drivers
v0x7fa9728050e0_0 .net "complement_out", 0 0, L_0x7fa972846b80;  1 drivers
v0x7fa972805190_0 .var "cout", 0 0;
v0x7fa972805220_0 .net "left_i", 0 0, L_0x7fa972847eb0;  1 drivers
v0x7fa9728052b0_0 .net "lsb_y", 0 0, L_0x7fa972847e10;  1 drivers
v0x7fa9728053c0_0 .net "mem_data_x", 0 0, L_0x7fa972847b80;  1 drivers
v0x7fa972805450_0 .net "mem_data_y", 0 0, L_0x7fa972847d70;  1 drivers
v0x7fa972805520_0 .net "op_code", 3 0, L_0x7fa97285b660;  alias, 1 drivers
v0x7fa9728055b0_0 .net "right_i", 0 0, L_0x7fa972847f50;  1 drivers
v0x7fa972805640_0 .net "sub_cout", 0 0, L_0x7fa972847a10;  1 drivers
v0x7fa9728056d0_0 .net "sub_out", 0 0, L_0x7fa972847690;  1 drivers
v0x7fa972805780_0 .var "z", 0 0;
E_0x7fa972803110/0 .event edge, v0x7fa972802ac0_0, v0x7fa972804270_0, v0x7fa972803e90_0, v0x7fa9728055b0_0;
E_0x7fa972803110/1 .event edge, v0x7fa972803840_0, v0x7fa972805220_0, v0x7fa9728038e0_0, v0x7fa9728052b0_0;
E_0x7fa972803110/2 .event edge, v0x7fa972803980_0, v0x7fa972803590_0, v0x7fa972804c80_0, v0x7fa972804810_0;
E_0x7fa972803110 .event/or E_0x7fa972803110/0, E_0x7fa972803110/1, E_0x7fa972803110/2;
S_0x7fa9728031a0 .scope module, "adder" "adder" 6 61, 7 3 0, S_0x7fa972802e60;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "cin"
    .port_info 1 /INPUT 1 "x"
    .port_info 2 /INPUT 1 "y"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "z"
L_0x7fa9728470f0 .functor XOR 1, L_0x7fa972847b80, L_0x7fa972847d70, C4<0>, C4<0>;
L_0x7fa9728471e0 .functor XOR 1, L_0x7fa9728470f0, v0x7fa972802730_0, C4<0>, C4<0>;
L_0x7fa972847290 .functor AND 1, L_0x7fa972847b80, L_0x7fa972847d70, C4<1>, C4<1>;
L_0x7fa972847380 .functor BUFZ 1, L_0x7fa9728470f0, C4<0>, C4<0>, C4<0>;
L_0x7fa9728473f0 .functor AND 1, L_0x7fa972847380, v0x7fa972802730_0, C4<1>, C4<1>;
L_0x7fa9728474f0 .functor OR 1, L_0x7fa972847290, L_0x7fa9728473f0, C4<0>, C4<0>;
v0x7fa972803410_0 .net *"_s8", 0 0, L_0x7fa9728473f0;  1 drivers
v0x7fa9728034d0_0 .net "cin", 0 0, v0x7fa972802730_0;  alias, 1 drivers
v0x7fa972803590_0 .net "cout", 0 0, L_0x7fa9728474f0;  alias, 1 drivers
v0x7fa972803640_0 .net "g", 0 0, L_0x7fa972847290;  1 drivers
v0x7fa9728036d0_0 .net "intermediate", 0 0, L_0x7fa9728470f0;  1 drivers
v0x7fa9728037a0_0 .net "p", 0 0, L_0x7fa972847380;  1 drivers
v0x7fa972803840_0 .net "x", 0 0, L_0x7fa972847b80;  alias, 1 drivers
v0x7fa9728038e0_0 .net "y", 0 0, L_0x7fa972847d70;  alias, 1 drivers
v0x7fa972803980_0 .net "z", 0 0, L_0x7fa9728471e0;  alias, 1 drivers
S_0x7fa972803b00 .scope module, "complement_adder" "adder" 6 53, 7 3 0, S_0x7fa972802e60;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "cin"
    .port_info 1 /INPUT 1 "x"
    .port_info 2 /INPUT 1 "y"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "z"
L_0x10cdf09e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x7fa97283e170 .functor XOR 1, L_0x7fa972847080, L_0x10cdf09e0, C4<0>, C4<0>;
L_0x7fa972846b80 .functor XOR 1, L_0x7fa97283e170, v0x7fa972802730_0, C4<0>, C4<0>;
L_0x7fa972846c70 .functor AND 1, L_0x7fa972847080, L_0x10cdf09e0, C4<1>, C4<1>;
L_0x7fa972846d60 .functor BUFZ 1, L_0x7fa97283e170, C4<0>, C4<0>, C4<0>;
L_0x7fa972846dd0 .functor AND 1, L_0x7fa972846d60, v0x7fa972802730_0, C4<1>, C4<1>;
L_0x7fa972804f40 .functor OR 1, L_0x7fa972846c70, L_0x7fa972846dd0, C4<0>, C4<0>;
v0x7fa972803d30_0 .net *"_s8", 0 0, L_0x7fa972846dd0;  1 drivers
v0x7fa972803dc0_0 .net "cin", 0 0, v0x7fa972802730_0;  alias, 1 drivers
v0x7fa972803e90_0 .net "cout", 0 0, L_0x7fa972804f40;  alias, 1 drivers
v0x7fa972803f20_0 .net "g", 0 0, L_0x7fa972846c70;  1 drivers
v0x7fa972803fb0_0 .net "intermediate", 0 0, L_0x7fa97283e170;  1 drivers
v0x7fa972804090_0 .net "p", 0 0, L_0x7fa972846d60;  1 drivers
v0x7fa972804130_0 .net "x", 0 0, L_0x7fa972847080;  1 drivers
v0x7fa9728041d0_0 .net "y", 0 0, L_0x10cdf09e0;  1 drivers
v0x7fa972804270_0 .net "z", 0 0, L_0x7fa972846b80;  alias, 1 drivers
S_0x7fa9728043f0 .scope module, "subtractor" "subtractor" 6 69, 8 2 0, S_0x7fa972802e60;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "cin"
    .port_info 1 /INPUT 1 "x"
    .port_info 2 /INPUT 1 "y"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "z"
L_0x7fa972847620 .functor XOR 1, L_0x7fa972847b80, L_0x7fa972847d70, C4<0>, C4<0>;
L_0x7fa972847690 .functor XOR 1, L_0x7fa972847620, v0x7fa972802730_0, C4<0>, C4<0>;
L_0x7fa972847780 .functor NOT 1, L_0x7fa972847b80, C4<0>, C4<0>, C4<0>;
L_0x7fa9728477f0 .functor AND 1, L_0x7fa972847780, L_0x7fa972847d70, C4<1>, C4<1>;
L_0x7fa9728478a0 .functor NOT 1, L_0x7fa972847620, C4<0>, C4<0>, C4<0>;
L_0x7fa972847940 .functor AND 1, L_0x7fa9728478a0, v0x7fa972802730_0, C4<1>, C4<1>;
L_0x7fa972847a10 .functor OR 1, L_0x7fa9728477f0, L_0x7fa972847940, C4<0>, C4<0>;
v0x7fa972804620_0 .net *"_s4", 0 0, L_0x7fa972847780;  1 drivers
v0x7fa9728046b0_0 .net *"_s8", 0 0, L_0x7fa9728478a0;  1 drivers
v0x7fa972804760_0 .net "cin", 0 0, v0x7fa972802730_0;  alias, 1 drivers
v0x7fa972804810_0 .net "cout", 0 0, L_0x7fa972847a10;  alias, 1 drivers
v0x7fa9728048a0_0 .net "g", 0 0, L_0x7fa9728477f0;  1 drivers
v0x7fa972804980_0 .net "intermediate", 0 0, L_0x7fa972847620;  1 drivers
v0x7fa972804a20_0 .net "p", 0 0, L_0x7fa972847940;  1 drivers
v0x7fa972804ac0_0 .net "x", 0 0, L_0x7fa972847b80;  alias, 1 drivers
v0x7fa972804b50_0 .net "y", 0 0, L_0x7fa972847d70;  alias, 1 drivers
v0x7fa972804c80_0 .net "z", 0 0, L_0x7fa972847690;  alias, 1 drivers
S_0x7fa9728058d0 .scope module, "bs10" "bitslice" 5 160, 6 3 0, S_0x7fa972800680;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "mem_data_x"
    .port_info 1 /INPUT 1 "mem_data_y"
    .port_info 2 /INPUT 1 "lsb_y"
    .port_info 3 /INPUT 1 "left_i"
    .port_info 4 /INPUT 1 "right_i"
    .port_info 5 /INPUT 4 "op_code"
    .port_info 6 /INPUT 1 "cin"
    .port_info 7 /INPUT 1 "cin2c"
    .port_info 8 /OUTPUT 1 "z"
    .port_info 9 /OUTPUT 1 "cout"
L_0x7fa9728530c0 .functor NOT 1, L_0x7fa972853bb0, C4<0>, C4<0>, C4<0>;
v0x7fa9728077d0_0 .net "add_cout", 0 0, L_0x7fa972853500;  1 drivers
v0x7fa972807890_0 .net "add_out", 0 0, L_0x7fa972853220;  1 drivers
v0x7fa972807920_0 .net "cin", 0 0, v0x7fa97282a440_0;  alias, 1 drivers
v0x7fa9728079d0_0 .net "cin2c", 0 0, v0x7fa97282a440_0;  alias, 1 drivers
v0x7fa972807ae0_0 .net "complement_cout", 0 0, L_0x7fa972807a60;  1 drivers
v0x7fa972807b70_0 .net "complement_out", 0 0, L_0x7fa9728529b0;  1 drivers
v0x7fa972807c20_0 .var "cout", 0 0;
v0x7fa972807cb0_0 .net "left_i", 0 0, L_0x7fa972852c10;  1 drivers
v0x7fa972807d40_0 .net "lsb_y", 0 0, L_0x7fa972852b70;  1 drivers
v0x7fa972807e50_0 .net "mem_data_x", 0 0, L_0x7fa972853bb0;  1 drivers
v0x7fa972807ee0_0 .net "mem_data_y", 0 0, L_0x7fa972853d50;  1 drivers
v0x7fa972807fb0_0 .net "op_code", 3 0, L_0x7fa97285b660;  alias, 1 drivers
v0x7fa972808080_0 .net "right_i", 0 0, L_0x7fa972853df0;  1 drivers
v0x7fa972808110_0 .net "sub_cout", 0 0, L_0x7fa972853a40;  1 drivers
v0x7fa9728081a0_0 .net "sub_out", 0 0, L_0x7fa9728536a0;  1 drivers
v0x7fa972808230_0 .var "z", 0 0;
E_0x7fa972805b90/0 .event edge, v0x7fa972802ac0_0, v0x7fa972806ce0_0, v0x7fa9728068f0_0, v0x7fa972808080_0;
E_0x7fa972805b90/1 .event edge, v0x7fa9728062c0_0, v0x7fa972807cb0_0, v0x7fa972806360_0, v0x7fa972807d40_0;
E_0x7fa972805b90/2 .event edge, v0x7fa972806400_0, v0x7fa972805ff0_0, v0x7fa972807710_0, v0x7fa9728072c0_0;
E_0x7fa972805b90 .event/or E_0x7fa972805b90/0, E_0x7fa972805b90/1, E_0x7fa972805b90/2;
S_0x7fa972805c20 .scope module, "adder" "adder" 6 61, 7 3 0, S_0x7fa9728058d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "cin"
    .port_info 1 /INPUT 1 "x"
    .port_info 2 /INPUT 1 "y"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "z"
L_0x7fa972853130 .functor XOR 1, L_0x7fa972853bb0, L_0x7fa972853d50, C4<0>, C4<0>;
L_0x7fa972853220 .functor XOR 1, L_0x7fa972853130, v0x7fa97282a440_0, C4<0>, C4<0>;
L_0x7fa9728532d0 .functor AND 1, L_0x7fa972853bb0, L_0x7fa972853d50, C4<1>, C4<1>;
L_0x7fa9728533c0 .functor BUFZ 1, L_0x7fa972853130, C4<0>, C4<0>, C4<0>;
L_0x7fa972853430 .functor AND 1, L_0x7fa9728533c0, v0x7fa97282a440_0, C4<1>, C4<1>;
L_0x7fa972853500 .functor OR 1, L_0x7fa9728532d0, L_0x7fa972853430, C4<0>, C4<0>;
v0x7fa972805e90_0 .net *"_s8", 0 0, L_0x7fa972853430;  1 drivers
v0x7fa972805f50_0 .net "cin", 0 0, v0x7fa97282a440_0;  alias, 1 drivers
v0x7fa972805ff0_0 .net "cout", 0 0, L_0x7fa972853500;  alias, 1 drivers
v0x7fa9728060a0_0 .net "g", 0 0, L_0x7fa9728532d0;  1 drivers
v0x7fa972806140_0 .net "intermediate", 0 0, L_0x7fa972853130;  1 drivers
v0x7fa972806220_0 .net "p", 0 0, L_0x7fa9728533c0;  1 drivers
v0x7fa9728062c0_0 .net "x", 0 0, L_0x7fa972853bb0;  alias, 1 drivers
v0x7fa972806360_0 .net "y", 0 0, L_0x7fa972853d50;  alias, 1 drivers
v0x7fa972806400_0 .net "z", 0 0, L_0x7fa972853220;  alias, 1 drivers
S_0x7fa972806580 .scope module, "complement_adder" "adder" 6 53, 7 3 0, S_0x7fa9728058d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "cin"
    .port_info 1 /INPUT 1 "x"
    .port_info 2 /INPUT 1 "y"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "z"
L_0x10cdf0c68 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x7fa972851cb0 .functor XOR 1, L_0x7fa9728530c0, L_0x10cdf0c68, C4<0>, C4<0>;
L_0x7fa9728529b0 .functor XOR 1, L_0x7fa972851cb0, v0x7fa97282a440_0, C4<0>, C4<0>;
L_0x7fa972852ac0 .functor AND 1, L_0x7fa9728530c0, L_0x10cdf0c68, C4<1>, C4<1>;
L_0x7fa972852d70 .functor BUFZ 1, L_0x7fa972851cb0, C4<0>, C4<0>, C4<0>;
L_0x7fa972852de0 .functor AND 1, L_0x7fa972852d70, v0x7fa97282a440_0, C4<1>, C4<1>;
L_0x7fa972807a60 .functor OR 1, L_0x7fa972852ac0, L_0x7fa972852de0, C4<0>, C4<0>;
v0x7fa9728067b0_0 .net *"_s8", 0 0, L_0x7fa972852de0;  1 drivers
v0x7fa972806840_0 .net "cin", 0 0, v0x7fa97282a440_0;  alias, 1 drivers
v0x7fa9728068f0_0 .net "cout", 0 0, L_0x7fa972807a60;  alias, 1 drivers
v0x7fa9728069a0_0 .net "g", 0 0, L_0x7fa972852ac0;  1 drivers
v0x7fa972806a30_0 .net "intermediate", 0 0, L_0x7fa972851cb0;  1 drivers
v0x7fa972806b00_0 .net "p", 0 0, L_0x7fa972852d70;  1 drivers
v0x7fa972806ba0_0 .net "x", 0 0, L_0x7fa9728530c0;  1 drivers
v0x7fa972806c40_0 .net "y", 0 0, L_0x10cdf0c68;  1 drivers
v0x7fa972806ce0_0 .net "z", 0 0, L_0x7fa9728529b0;  alias, 1 drivers
S_0x7fa972806e60 .scope module, "subtractor" "subtractor" 6 69, 8 2 0, S_0x7fa9728058d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "cin"
    .port_info 1 /INPUT 1 "x"
    .port_info 2 /INPUT 1 "y"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "z"
L_0x7fa972853630 .functor XOR 1, L_0x7fa972853bb0, L_0x7fa972853d50, C4<0>, C4<0>;
L_0x7fa9728536a0 .functor XOR 1, L_0x7fa972853630, v0x7fa97282a440_0, C4<0>, C4<0>;
L_0x7fa972853790 .functor NOT 1, L_0x7fa972853bb0, C4<0>, C4<0>, C4<0>;
L_0x7fa972853800 .functor AND 1, L_0x7fa972853790, L_0x7fa972853d50, C4<1>, C4<1>;
L_0x7fa9728538f0 .functor NOT 1, L_0x7fa972853630, C4<0>, C4<0>, C4<0>;
L_0x7fa972853990 .functor AND 1, L_0x7fa9728538f0, v0x7fa97282a440_0, C4<1>, C4<1>;
L_0x7fa972853a40 .functor OR 1, L_0x7fa972853800, L_0x7fa972853990, C4<0>, C4<0>;
v0x7fa972807090_0 .net *"_s4", 0 0, L_0x7fa972853790;  1 drivers
v0x7fa972807120_0 .net *"_s8", 0 0, L_0x7fa9728538f0;  1 drivers
v0x7fa9728071d0_0 .net "cin", 0 0, v0x7fa97282a440_0;  alias, 1 drivers
v0x7fa9728072c0_0 .net "cout", 0 0, L_0x7fa972853a40;  alias, 1 drivers
v0x7fa972807350_0 .net "g", 0 0, L_0x7fa972853800;  1 drivers
v0x7fa972807420_0 .net "intermediate", 0 0, L_0x7fa972853630;  1 drivers
v0x7fa9728074b0_0 .net "p", 0 0, L_0x7fa972853990;  1 drivers
v0x7fa972807550_0 .net "x", 0 0, L_0x7fa972853bb0;  alias, 1 drivers
v0x7fa9728075e0_0 .net "y", 0 0, L_0x7fa972853d50;  alias, 1 drivers
v0x7fa972807710_0 .net "z", 0 0, L_0x7fa9728536a0;  alias, 1 drivers
S_0x7fa972808370 .scope module, "bs11" "bitslice" 5 173, 6 3 0, S_0x7fa972800680;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "mem_data_x"
    .port_info 1 /INPUT 1 "mem_data_y"
    .port_info 2 /INPUT 1 "lsb_y"
    .port_info 3 /INPUT 1 "left_i"
    .port_info 4 /INPUT 1 "right_i"
    .port_info 5 /INPUT 4 "op_code"
    .port_info 6 /INPUT 1 "cin"
    .port_info 7 /INPUT 1 "cin2c"
    .port_info 8 /OUTPUT 1 "z"
    .port_info 9 /OUTPUT 1 "cout"
L_0x7fa9728545a0 .functor NOT 1, L_0x7fa972855090, C4<0>, C4<0>, C4<0>;
v0x7fa97280a250_0 .net "add_cout", 0 0, L_0x7fa9728549e0;  1 drivers
v0x7fa97280a310_0 .net "add_out", 0 0, L_0x7fa972854700;  1 drivers
v0x7fa97280a3a0_0 .net "cin", 0 0, v0x7fa972807c20_0;  alias, 1 drivers
v0x7fa97280a4d0_0 .net "cin2c", 0 0, v0x7fa972807c20_0;  alias, 1 drivers
v0x7fa97280a560_0 .net "complement_cout", 0 0, L_0x7fa97280a450;  1 drivers
v0x7fa97280a5f0_0 .net "complement_out", 0 0, L_0x7fa972853e90;  1 drivers
v0x7fa97280a6a0_0 .var "cout", 0 0;
v0x7fa97280a730_0 .net "left_i", 0 0, L_0x7fa9728540e0;  1 drivers
v0x7fa97280a7c0_0 .net "lsb_y", 0 0, L_0x7fa972854040;  1 drivers
v0x7fa97280a8d0_0 .net "mem_data_x", 0 0, L_0x7fa972855090;  1 drivers
v0x7fa97280a960_0 .net "mem_data_y", 0 0, L_0x7fa972853fa0;  1 drivers
v0x7fa97280aa30_0 .net "op_code", 3 0, L_0x7fa97285b660;  alias, 1 drivers
v0x7fa97280aac0_0 .net "right_i", 0 0, L_0x7fa972855230;  1 drivers
v0x7fa97280ab50_0 .net "sub_cout", 0 0, L_0x7fa972854f20;  1 drivers
v0x7fa97280abe0_0 .net "sub_out", 0 0, L_0x7fa972854b80;  1 drivers
v0x7fa97280ac70_0 .var "z", 0 0;
E_0x7fa972808610/0 .event edge, v0x7fa972802ac0_0, v0x7fa972809780_0, v0x7fa9728093a0_0, v0x7fa97280aac0_0;
E_0x7fa972808610/1 .event edge, v0x7fa972808d50_0, v0x7fa97280a730_0, v0x7fa972808df0_0, v0x7fa97280a7c0_0;
E_0x7fa972808610/2 .event edge, v0x7fa972808e90_0, v0x7fa972808aa0_0, v0x7fa97280a190_0, v0x7fa972809d20_0;
E_0x7fa972808610 .event/or E_0x7fa972808610/0, E_0x7fa972808610/1, E_0x7fa972808610/2;
S_0x7fa9728086b0 .scope module, "adder" "adder" 6 61, 7 3 0, S_0x7fa972808370;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "cin"
    .port_info 1 /INPUT 1 "x"
    .port_info 2 /INPUT 1 "y"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "z"
L_0x7fa972854610 .functor XOR 1, L_0x7fa972855090, L_0x7fa972853fa0, C4<0>, C4<0>;
L_0x7fa972854700 .functor XOR 1, L_0x7fa972854610, v0x7fa972807c20_0, C4<0>, C4<0>;
L_0x7fa9728547b0 .functor AND 1, L_0x7fa972855090, L_0x7fa972853fa0, C4<1>, C4<1>;
L_0x7fa9728548a0 .functor BUFZ 1, L_0x7fa972854610, C4<0>, C4<0>, C4<0>;
L_0x7fa972854910 .functor AND 1, L_0x7fa9728548a0, v0x7fa972807c20_0, C4<1>, C4<1>;
L_0x7fa9728549e0 .functor OR 1, L_0x7fa9728547b0, L_0x7fa972854910, C4<0>, C4<0>;
v0x7fa972808920_0 .net *"_s8", 0 0, L_0x7fa972854910;  1 drivers
v0x7fa9728089e0_0 .net "cin", 0 0, v0x7fa972807c20_0;  alias, 1 drivers
v0x7fa972808aa0_0 .net "cout", 0 0, L_0x7fa9728549e0;  alias, 1 drivers
v0x7fa972808b50_0 .net "g", 0 0, L_0x7fa9728547b0;  1 drivers
v0x7fa972808be0_0 .net "intermediate", 0 0, L_0x7fa972854610;  1 drivers
v0x7fa972808cb0_0 .net "p", 0 0, L_0x7fa9728548a0;  1 drivers
v0x7fa972808d50_0 .net "x", 0 0, L_0x7fa972855090;  alias, 1 drivers
v0x7fa972808df0_0 .net "y", 0 0, L_0x7fa972853fa0;  alias, 1 drivers
v0x7fa972808e90_0 .net "z", 0 0, L_0x7fa972854700;  alias, 1 drivers
S_0x7fa972809010 .scope module, "complement_adder" "adder" 6 53, 7 3 0, S_0x7fa972808370;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "cin"
    .port_info 1 /INPUT 1 "x"
    .port_info 2 /INPUT 1 "y"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "z"
L_0x10cdf0cb0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x7fa972852cb0 .functor XOR 1, L_0x7fa9728545a0, L_0x10cdf0cb0, C4<0>, C4<0>;
L_0x7fa972853e90 .functor XOR 1, L_0x7fa972852cb0, v0x7fa972807c20_0, C4<0>, C4<0>;
L_0x7fa972854180 .functor AND 1, L_0x7fa9728545a0, L_0x10cdf0cb0, C4<1>, C4<1>;
L_0x7fa972854270 .functor BUFZ 1, L_0x7fa972852cb0, C4<0>, C4<0>, C4<0>;
L_0x7fa9728542e0 .functor AND 1, L_0x7fa972854270, v0x7fa972807c20_0, C4<1>, C4<1>;
L_0x7fa97280a450 .functor OR 1, L_0x7fa972854180, L_0x7fa9728542e0, C4<0>, C4<0>;
v0x7fa972809240_0 .net *"_s8", 0 0, L_0x7fa9728542e0;  1 drivers
v0x7fa9728092d0_0 .net "cin", 0 0, v0x7fa972807c20_0;  alias, 1 drivers
v0x7fa9728093a0_0 .net "cout", 0 0, L_0x7fa97280a450;  alias, 1 drivers
v0x7fa972809430_0 .net "g", 0 0, L_0x7fa972854180;  1 drivers
v0x7fa9728094c0_0 .net "intermediate", 0 0, L_0x7fa972852cb0;  1 drivers
v0x7fa9728095a0_0 .net "p", 0 0, L_0x7fa972854270;  1 drivers
v0x7fa972809640_0 .net "x", 0 0, L_0x7fa9728545a0;  1 drivers
v0x7fa9728096e0_0 .net "y", 0 0, L_0x10cdf0cb0;  1 drivers
v0x7fa972809780_0 .net "z", 0 0, L_0x7fa972853e90;  alias, 1 drivers
S_0x7fa972809900 .scope module, "subtractor" "subtractor" 6 69, 8 2 0, S_0x7fa972808370;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "cin"
    .port_info 1 /INPUT 1 "x"
    .port_info 2 /INPUT 1 "y"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "z"
L_0x7fa972854b10 .functor XOR 1, L_0x7fa972855090, L_0x7fa972853fa0, C4<0>, C4<0>;
L_0x7fa972854b80 .functor XOR 1, L_0x7fa972854b10, v0x7fa972807c20_0, C4<0>, C4<0>;
L_0x7fa972854c70 .functor NOT 1, L_0x7fa972855090, C4<0>, C4<0>, C4<0>;
L_0x7fa972854ce0 .functor AND 1, L_0x7fa972854c70, L_0x7fa972853fa0, C4<1>, C4<1>;
L_0x7fa972854db0 .functor NOT 1, L_0x7fa972854b10, C4<0>, C4<0>, C4<0>;
L_0x7fa972854e50 .functor AND 1, L_0x7fa972854db0, v0x7fa972807c20_0, C4<1>, C4<1>;
L_0x7fa972854f20 .functor OR 1, L_0x7fa972854ce0, L_0x7fa972854e50, C4<0>, C4<0>;
v0x7fa972809b30_0 .net *"_s4", 0 0, L_0x7fa972854c70;  1 drivers
v0x7fa972809bc0_0 .net *"_s8", 0 0, L_0x7fa972854db0;  1 drivers
v0x7fa972809c70_0 .net "cin", 0 0, v0x7fa972807c20_0;  alias, 1 drivers
v0x7fa972809d20_0 .net "cout", 0 0, L_0x7fa972854f20;  alias, 1 drivers
v0x7fa972809db0_0 .net "g", 0 0, L_0x7fa972854ce0;  1 drivers
v0x7fa972809e90_0 .net "intermediate", 0 0, L_0x7fa972854b10;  1 drivers
v0x7fa972809f30_0 .net "p", 0 0, L_0x7fa972854e50;  1 drivers
v0x7fa972809fd0_0 .net "x", 0 0, L_0x7fa972855090;  alias, 1 drivers
v0x7fa97280a060_0 .net "y", 0 0, L_0x7fa972853fa0;  alias, 1 drivers
v0x7fa97280a190_0 .net "z", 0 0, L_0x7fa972854b80;  alias, 1 drivers
S_0x7fa97280add0 .scope module, "bs12" "bitslice" 5 186, 6 3 0, S_0x7fa972800680;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "mem_data_x"
    .port_info 1 /INPUT 1 "mem_data_y"
    .port_info 2 /INPUT 1 "lsb_y"
    .port_info 3 /INPUT 1 "left_i"
    .port_info 4 /INPUT 1 "right_i"
    .port_info 5 /INPUT 4 "op_code"
    .port_info 6 /INPUT 1 "cin"
    .port_info 7 /INPUT 1 "cin2c"
    .port_info 8 /OUTPUT 1 "z"
    .port_info 9 /OUTPUT 1 "cout"
L_0x7fa972855aa0 .functor NOT 1, L_0x7fa972856560, C4<0>, C4<0>, C4<0>;
v0x7fa97280ccd0_0 .net "add_cout", 0 0, L_0x7fa972855ef0;  1 drivers
v0x7fa97280cd90_0 .net "add_out", 0 0, L_0x7fa972855c00;  1 drivers
v0x7fa97280ce20_0 .net "cin", 0 0, v0x7fa97280a6a0_0;  alias, 1 drivers
v0x7fa97280cf50_0 .net "cin2c", 0 0, v0x7fa97280a6a0_0;  alias, 1 drivers
v0x7fa97280cfe0_0 .net "complement_cout", 0 0, L_0x7fa97280ced0;  1 drivers
v0x7fa97280d070_0 .net "complement_out", 0 0, L_0x7fa972855330;  1 drivers
v0x7fa97280d120_0 .var "cout", 0 0;
v0x7fa97280d1b0_0 .net "left_i", 0 0, L_0x7fa972855680;  1 drivers
v0x7fa97280d240_0 .net "lsb_y", 0 0, L_0x7fa9728555e0;  1 drivers
v0x7fa97280d350_0 .net "mem_data_x", 0 0, L_0x7fa972856560;  1 drivers
v0x7fa97280d3e0_0 .net "mem_data_y", 0 0, L_0x7fa972856700;  1 drivers
v0x7fa97280d4b0_0 .net "op_code", 3 0, L_0x7fa97285b660;  alias, 1 drivers
v0x7fa97280d5c0_0 .net "right_i", 0 0, L_0x7fa972855720;  1 drivers
v0x7fa97280d650_0 .net "sub_cout", 0 0, L_0x7fa9728563f0;  1 drivers
v0x7fa97280d6e0_0 .net "sub_out", 0 0, L_0x7fa972856090;  1 drivers
v0x7fa97280d770_0 .var "z", 0 0;
E_0x7fa97280b0b0/0 .event edge, v0x7fa972802ac0_0, v0x7fa97280c200_0, v0x7fa97280be20_0, v0x7fa97280d5c0_0;
E_0x7fa97280b0b0/1 .event edge, v0x7fa97280b7d0_0, v0x7fa97280d1b0_0, v0x7fa97280b870_0, v0x7fa97280d240_0;
E_0x7fa97280b0b0/2 .event edge, v0x7fa97280b910_0, v0x7fa97280b520_0, v0x7fa97280cc10_0, v0x7fa97280c7a0_0;
E_0x7fa97280b0b0 .event/or E_0x7fa97280b0b0/0, E_0x7fa97280b0b0/1, E_0x7fa97280b0b0/2;
S_0x7fa97280b150 .scope module, "adder" "adder" 6 61, 7 3 0, S_0x7fa97280add0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "cin"
    .port_info 1 /INPUT 1 "x"
    .port_info 2 /INPUT 1 "y"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "z"
L_0x7fa972855b10 .functor XOR 1, L_0x7fa972856560, L_0x7fa972856700, C4<0>, C4<0>;
L_0x7fa972855c00 .functor XOR 1, L_0x7fa972855b10, v0x7fa97280a6a0_0, C4<0>, C4<0>;
L_0x7fa972855cb0 .functor AND 1, L_0x7fa972856560, L_0x7fa972856700, C4<1>, C4<1>;
L_0x7fa972855da0 .functor BUFZ 1, L_0x7fa972855b10, C4<0>, C4<0>, C4<0>;
L_0x7fa972855e10 .functor AND 1, L_0x7fa972855da0, v0x7fa97280a6a0_0, C4<1>, C4<1>;
L_0x7fa972855ef0 .functor OR 1, L_0x7fa972855cb0, L_0x7fa972855e10, C4<0>, C4<0>;
v0x7fa97280b3c0_0 .net *"_s8", 0 0, L_0x7fa972855e10;  1 drivers
v0x7fa97280b480_0 .net "cin", 0 0, v0x7fa97280a6a0_0;  alias, 1 drivers
v0x7fa97280b520_0 .net "cout", 0 0, L_0x7fa972855ef0;  alias, 1 drivers
v0x7fa97280b5d0_0 .net "g", 0 0, L_0x7fa972855cb0;  1 drivers
v0x7fa97280b660_0 .net "intermediate", 0 0, L_0x7fa972855b10;  1 drivers
v0x7fa97280b730_0 .net "p", 0 0, L_0x7fa972855da0;  1 drivers
v0x7fa97280b7d0_0 .net "x", 0 0, L_0x7fa972856560;  alias, 1 drivers
v0x7fa97280b870_0 .net "y", 0 0, L_0x7fa972856700;  alias, 1 drivers
v0x7fa97280b910_0 .net "z", 0 0, L_0x7fa972855c00;  alias, 1 drivers
S_0x7fa97280ba90 .scope module, "complement_adder" "adder" 6 53, 7 3 0, S_0x7fa97280add0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "cin"
    .port_info 1 /INPUT 1 "x"
    .port_info 2 /INPUT 1 "y"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "z"
L_0x10cdf0cf8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x7fa972854680 .functor XOR 1, L_0x7fa972855aa0, L_0x10cdf0cf8, C4<0>, C4<0>;
L_0x7fa972855330 .functor XOR 1, L_0x7fa972854680, v0x7fa97280a6a0_0, C4<0>, C4<0>;
L_0x7fa972855440 .functor AND 1, L_0x7fa972855aa0, L_0x10cdf0cf8, C4<1>, C4<1>;
L_0x7fa972855530 .functor BUFZ 1, L_0x7fa972854680, C4<0>, C4<0>, C4<0>;
L_0x7fa972855800 .functor AND 1, L_0x7fa972855530, v0x7fa97280a6a0_0, C4<1>, C4<1>;
L_0x7fa97280ced0 .functor OR 1, L_0x7fa972855440, L_0x7fa972855800, C4<0>, C4<0>;
v0x7fa97280bcc0_0 .net *"_s8", 0 0, L_0x7fa972855800;  1 drivers
v0x7fa97280bd50_0 .net "cin", 0 0, v0x7fa97280a6a0_0;  alias, 1 drivers
v0x7fa97280be20_0 .net "cout", 0 0, L_0x7fa97280ced0;  alias, 1 drivers
v0x7fa97280beb0_0 .net "g", 0 0, L_0x7fa972855440;  1 drivers
v0x7fa97280bf40_0 .net "intermediate", 0 0, L_0x7fa972854680;  1 drivers
v0x7fa97280c020_0 .net "p", 0 0, L_0x7fa972855530;  1 drivers
v0x7fa97280c0c0_0 .net "x", 0 0, L_0x7fa972855aa0;  1 drivers
v0x7fa97280c160_0 .net "y", 0 0, L_0x10cdf0cf8;  1 drivers
v0x7fa97280c200_0 .net "z", 0 0, L_0x7fa972855330;  alias, 1 drivers
S_0x7fa97280c380 .scope module, "subtractor" "subtractor" 6 69, 8 2 0, S_0x7fa97280add0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "cin"
    .port_info 1 /INPUT 1 "x"
    .port_info 2 /INPUT 1 "y"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "z"
L_0x7fa972856020 .functor XOR 1, L_0x7fa972856560, L_0x7fa972856700, C4<0>, C4<0>;
L_0x7fa972856090 .functor XOR 1, L_0x7fa972856020, v0x7fa97280a6a0_0, C4<0>, C4<0>;
L_0x7fa972856180 .functor NOT 1, L_0x7fa972856560, C4<0>, C4<0>, C4<0>;
L_0x7fa9728561f0 .functor AND 1, L_0x7fa972856180, L_0x7fa972856700, C4<1>, C4<1>;
L_0x7fa9728562a0 .functor NOT 1, L_0x7fa972856020, C4<0>, C4<0>, C4<0>;
L_0x7fa972856340 .functor AND 1, L_0x7fa9728562a0, v0x7fa97280a6a0_0, C4<1>, C4<1>;
L_0x7fa9728563f0 .functor OR 1, L_0x7fa9728561f0, L_0x7fa972856340, C4<0>, C4<0>;
v0x7fa97280c5b0_0 .net *"_s4", 0 0, L_0x7fa972856180;  1 drivers
v0x7fa97280c640_0 .net *"_s8", 0 0, L_0x7fa9728562a0;  1 drivers
v0x7fa97280c6f0_0 .net "cin", 0 0, v0x7fa97280a6a0_0;  alias, 1 drivers
v0x7fa97280c7a0_0 .net "cout", 0 0, L_0x7fa9728563f0;  alias, 1 drivers
v0x7fa97280c830_0 .net "g", 0 0, L_0x7fa9728561f0;  1 drivers
v0x7fa97280c910_0 .net "intermediate", 0 0, L_0x7fa972856020;  1 drivers
v0x7fa97280c9b0_0 .net "p", 0 0, L_0x7fa972856340;  1 drivers
v0x7fa97280ca50_0 .net "x", 0 0, L_0x7fa972856560;  alias, 1 drivers
v0x7fa97280cae0_0 .net "y", 0 0, L_0x7fa972856700;  alias, 1 drivers
v0x7fa97280cc10_0 .net "z", 0 0, L_0x7fa972856090;  alias, 1 drivers
S_0x7fa97280d890 .scope module, "bs13" "bitslice" 5 199, 6 3 0, S_0x7fa972800680;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "mem_data_x"
    .port_info 1 /INPUT 1 "mem_data_y"
    .port_info 2 /INPUT 1 "lsb_y"
    .port_info 3 /INPUT 1 "left_i"
    .port_info 4 /INPUT 1 "right_i"
    .port_info 5 /INPUT 4 "op_code"
    .port_info 6 /INPUT 1 "cin"
    .port_info 7 /INPUT 1 "cin2c"
    .port_info 8 /OUTPUT 1 "z"
    .port_info 9 /OUTPUT 1 "cout"
L_0x7fa972856f60 .functor NOT 1, L_0x7fa972857a50, C4<0>, C4<0>, C4<0>;
v0x7fa97280f770_0 .net "add_cout", 0 0, L_0x7fa9728573a0;  1 drivers
v0x7fa97280f830_0 .net "add_out", 0 0, L_0x7fa9728570c0;  1 drivers
v0x7fa97280f8c0_0 .net "cin", 0 0, v0x7fa97280d120_0;  alias, 1 drivers
v0x7fa97280f9f0_0 .net "cin2c", 0 0, v0x7fa97280d120_0;  alias, 1 drivers
v0x7fa97280fa80_0 .net "complement_cout", 0 0, L_0x7fa97280f970;  1 drivers
v0x7fa97280fb10_0 .net "complement_out", 0 0, L_0x7fa9728567e0;  1 drivers
v0x7fa97280fbc0_0 .var "cout", 0 0;
v0x7fa97280fc50_0 .net "left_i", 0 0, L_0x7fa972856a40;  1 drivers
v0x7fa97280fce0_0 .net "lsb_y", 0 0, L_0x7fa9728569a0;  1 drivers
v0x7fa97280fdf0_0 .net "mem_data_x", 0 0, L_0x7fa972857a50;  1 drivers
v0x7fa97280fe80_0 .net "mem_data_y", 0 0, L_0x7fa97284d220;  1 drivers
v0x7fa97280ff50_0 .net "op_code", 3 0, L_0x7fa97285b660;  alias, 1 drivers
v0x7fa97280ffe0_0 .net "right_i", 0 0, L_0x7fa972856ae0;  1 drivers
v0x7fa972810070_0 .net "sub_cout", 0 0, L_0x7fa9728578e0;  1 drivers
v0x7fa972810100_0 .net "sub_out", 0 0, L_0x7fa972857540;  1 drivers
v0x7fa972810190_0 .var "z", 0 0;
E_0x7fa97280db30/0 .event edge, v0x7fa972802ac0_0, v0x7fa97280eca0_0, v0x7fa97280e8c0_0, v0x7fa97280ffe0_0;
E_0x7fa97280db30/1 .event edge, v0x7fa97280e270_0, v0x7fa97280fc50_0, v0x7fa97280e310_0, v0x7fa97280fce0_0;
E_0x7fa97280db30/2 .event edge, v0x7fa97280e3b0_0, v0x7fa97280dfc0_0, v0x7fa97280f6b0_0, v0x7fa97280f240_0;
E_0x7fa97280db30 .event/or E_0x7fa97280db30/0, E_0x7fa97280db30/1, E_0x7fa97280db30/2;
S_0x7fa97280dbd0 .scope module, "adder" "adder" 6 61, 7 3 0, S_0x7fa97280d890;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "cin"
    .port_info 1 /INPUT 1 "x"
    .port_info 2 /INPUT 1 "y"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "z"
L_0x7fa972856fd0 .functor XOR 1, L_0x7fa972857a50, L_0x7fa97284d220, C4<0>, C4<0>;
L_0x7fa9728570c0 .functor XOR 1, L_0x7fa972856fd0, v0x7fa97280d120_0, C4<0>, C4<0>;
L_0x7fa972857170 .functor AND 1, L_0x7fa972857a50, L_0x7fa97284d220, C4<1>, C4<1>;
L_0x7fa972857260 .functor BUFZ 1, L_0x7fa972856fd0, C4<0>, C4<0>, C4<0>;
L_0x7fa9728572d0 .functor AND 1, L_0x7fa972857260, v0x7fa97280d120_0, C4<1>, C4<1>;
L_0x7fa9728573a0 .functor OR 1, L_0x7fa972857170, L_0x7fa9728572d0, C4<0>, C4<0>;
v0x7fa97280de40_0 .net *"_s8", 0 0, L_0x7fa9728572d0;  1 drivers
v0x7fa97280df00_0 .net "cin", 0 0, v0x7fa97280d120_0;  alias, 1 drivers
v0x7fa97280dfc0_0 .net "cout", 0 0, L_0x7fa9728573a0;  alias, 1 drivers
v0x7fa97280e070_0 .net "g", 0 0, L_0x7fa972857170;  1 drivers
v0x7fa97280e100_0 .net "intermediate", 0 0, L_0x7fa972856fd0;  1 drivers
v0x7fa97280e1d0_0 .net "p", 0 0, L_0x7fa972857260;  1 drivers
v0x7fa97280e270_0 .net "x", 0 0, L_0x7fa972857a50;  alias, 1 drivers
v0x7fa97280e310_0 .net "y", 0 0, L_0x7fa97284d220;  alias, 1 drivers
v0x7fa97280e3b0_0 .net "z", 0 0, L_0x7fa9728570c0;  alias, 1 drivers
S_0x7fa97280e530 .scope module, "complement_adder" "adder" 6 53, 7 3 0, S_0x7fa97280d890;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "cin"
    .port_info 1 /INPUT 1 "x"
    .port_info 2 /INPUT 1 "y"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "z"
L_0x10cdf0d40 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x7fa972855b80 .functor XOR 1, L_0x7fa972856f60, L_0x10cdf0d40, C4<0>, C4<0>;
L_0x7fa9728567e0 .functor XOR 1, L_0x7fa972855b80, v0x7fa97280d120_0, C4<0>, C4<0>;
L_0x7fa9728568f0 .functor AND 1, L_0x7fa972856f60, L_0x10cdf0d40, C4<1>, C4<1>;
L_0x7fa972856c10 .functor BUFZ 1, L_0x7fa972855b80, C4<0>, C4<0>, C4<0>;
L_0x7fa972856c80 .functor AND 1, L_0x7fa972856c10, v0x7fa97280d120_0, C4<1>, C4<1>;
L_0x7fa97280f970 .functor OR 1, L_0x7fa9728568f0, L_0x7fa972856c80, C4<0>, C4<0>;
v0x7fa97280e760_0 .net *"_s8", 0 0, L_0x7fa972856c80;  1 drivers
v0x7fa97280e7f0_0 .net "cin", 0 0, v0x7fa97280d120_0;  alias, 1 drivers
v0x7fa97280e8c0_0 .net "cout", 0 0, L_0x7fa97280f970;  alias, 1 drivers
v0x7fa97280e950_0 .net "g", 0 0, L_0x7fa9728568f0;  1 drivers
v0x7fa97280e9e0_0 .net "intermediate", 0 0, L_0x7fa972855b80;  1 drivers
v0x7fa97280eac0_0 .net "p", 0 0, L_0x7fa972856c10;  1 drivers
v0x7fa97280eb60_0 .net "x", 0 0, L_0x7fa972856f60;  1 drivers
v0x7fa97280ec00_0 .net "y", 0 0, L_0x10cdf0d40;  1 drivers
v0x7fa97280eca0_0 .net "z", 0 0, L_0x7fa9728567e0;  alias, 1 drivers
S_0x7fa97280ee20 .scope module, "subtractor" "subtractor" 6 69, 8 2 0, S_0x7fa97280d890;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "cin"
    .port_info 1 /INPUT 1 "x"
    .port_info 2 /INPUT 1 "y"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "z"
L_0x7fa9728574d0 .functor XOR 1, L_0x7fa972857a50, L_0x7fa97284d220, C4<0>, C4<0>;
L_0x7fa972857540 .functor XOR 1, L_0x7fa9728574d0, v0x7fa97280d120_0, C4<0>, C4<0>;
L_0x7fa972857630 .functor NOT 1, L_0x7fa972857a50, C4<0>, C4<0>, C4<0>;
L_0x7fa9728576a0 .functor AND 1, L_0x7fa972857630, L_0x7fa97284d220, C4<1>, C4<1>;
L_0x7fa972857770 .functor NOT 1, L_0x7fa9728574d0, C4<0>, C4<0>, C4<0>;
L_0x7fa972857810 .functor AND 1, L_0x7fa972857770, v0x7fa97280d120_0, C4<1>, C4<1>;
L_0x7fa9728578e0 .functor OR 1, L_0x7fa9728576a0, L_0x7fa972857810, C4<0>, C4<0>;
v0x7fa97280f050_0 .net *"_s4", 0 0, L_0x7fa972857630;  1 drivers
v0x7fa97280f0e0_0 .net *"_s8", 0 0, L_0x7fa972857770;  1 drivers
v0x7fa97280f190_0 .net "cin", 0 0, v0x7fa97280d120_0;  alias, 1 drivers
v0x7fa97280f240_0 .net "cout", 0 0, L_0x7fa9728578e0;  alias, 1 drivers
v0x7fa97280f2d0_0 .net "g", 0 0, L_0x7fa9728576a0;  1 drivers
v0x7fa97280f3b0_0 .net "intermediate", 0 0, L_0x7fa9728574d0;  1 drivers
v0x7fa97280f450_0 .net "p", 0 0, L_0x7fa972857810;  1 drivers
v0x7fa97280f4f0_0 .net "x", 0 0, L_0x7fa972857a50;  alias, 1 drivers
v0x7fa97280f580_0 .net "y", 0 0, L_0x7fa97284d220;  alias, 1 drivers
v0x7fa97280f6b0_0 .net "z", 0 0, L_0x7fa972857540;  alias, 1 drivers
S_0x7fa9728102f0 .scope module, "bs14" "bitslice" 5 212, 6 3 0, S_0x7fa972800680;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "mem_data_x"
    .port_info 1 /INPUT 1 "mem_data_y"
    .port_info 2 /INPUT 1 "lsb_y"
    .port_info 3 /INPUT 1 "left_i"
    .port_info 4 /INPUT 1 "right_i"
    .port_info 5 /INPUT 4 "op_code"
    .port_info 6 /INPUT 1 "cin"
    .port_info 7 /INPUT 1 "cin2c"
    .port_info 8 /OUTPUT 1 "z"
    .port_info 9 /OUTPUT 1 "cout"
L_0x7fa972858570 .functor NOT 1, L_0x7fa972859030, C4<0>, C4<0>, C4<0>;
v0x7fa9728121d0_0 .net "add_cout", 0 0, L_0x7fa9728589c0;  1 drivers
v0x7fa972812290_0 .net "add_out", 0 0, L_0x7fa9728586d0;  1 drivers
v0x7fa972812320_0 .net "cin", 0 0, v0x7fa97280fbc0_0;  alias, 1 drivers
v0x7fa972812450_0 .net "cin2c", 0 0, v0x7fa97280fbc0_0;  alias, 1 drivers
v0x7fa9728124e0_0 .net "complement_cout", 0 0, L_0x7fa9728123d0;  1 drivers
v0x7fa972812570_0 .net "complement_out", 0 0, L_0x7fa972857df0;  1 drivers
v0x7fa972812620_0 .var "cout", 0 0;
v0x7fa9728126b0_0 .net "left_i", 0 0, L_0x7fa972858300;  1 drivers
v0x7fa972812740_0 .net "lsb_y", 0 0, L_0x7fa972858260;  1 drivers
v0x7fa972812850_0 .net "mem_data_x", 0 0, L_0x7fa972859030;  1 drivers
v0x7fa9728128e0_0 .net "mem_data_y", 0 0, L_0x7fa9728591d0;  1 drivers
v0x7fa9728129b0_0 .net "op_code", 3 0, L_0x7fa97285b660;  alias, 1 drivers
v0x7fa972812a40_0 .net "right_i", 0 0, L_0x7fa9728583a0;  1 drivers
v0x7fa972812ad0_0 .net "sub_cout", 0 0, L_0x7fa972858ec0;  1 drivers
v0x7fa972812b60_0 .net "sub_out", 0 0, L_0x7fa972858b60;  1 drivers
v0x7fa972812bf0_0 .var "z", 0 0;
E_0x7fa972810590/0 .event edge, v0x7fa972802ac0_0, v0x7fa972811700_0, v0x7fa972811320_0, v0x7fa972812a40_0;
E_0x7fa972810590/1 .event edge, v0x7fa972810cd0_0, v0x7fa9728126b0_0, v0x7fa972810d70_0, v0x7fa972812740_0;
E_0x7fa972810590/2 .event edge, v0x7fa972810e10_0, v0x7fa972810a20_0, v0x7fa972812110_0, v0x7fa972811ca0_0;
E_0x7fa972810590 .event/or E_0x7fa972810590/0, E_0x7fa972810590/1, E_0x7fa972810590/2;
S_0x7fa972810630 .scope module, "adder" "adder" 6 61, 7 3 0, S_0x7fa9728102f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "cin"
    .port_info 1 /INPUT 1 "x"
    .port_info 2 /INPUT 1 "y"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "z"
L_0x7fa9728585e0 .functor XOR 1, L_0x7fa972859030, L_0x7fa9728591d0, C4<0>, C4<0>;
L_0x7fa9728586d0 .functor XOR 1, L_0x7fa9728585e0, v0x7fa97280fbc0_0, C4<0>, C4<0>;
L_0x7fa972858780 .functor AND 1, L_0x7fa972859030, L_0x7fa9728591d0, C4<1>, C4<1>;
L_0x7fa972858870 .functor BUFZ 1, L_0x7fa9728585e0, C4<0>, C4<0>, C4<0>;
L_0x7fa9728588e0 .functor AND 1, L_0x7fa972858870, v0x7fa97280fbc0_0, C4<1>, C4<1>;
L_0x7fa9728589c0 .functor OR 1, L_0x7fa972858780, L_0x7fa9728588e0, C4<0>, C4<0>;
v0x7fa9728108a0_0 .net *"_s8", 0 0, L_0x7fa9728588e0;  1 drivers
v0x7fa972810960_0 .net "cin", 0 0, v0x7fa97280fbc0_0;  alias, 1 drivers
v0x7fa972810a20_0 .net "cout", 0 0, L_0x7fa9728589c0;  alias, 1 drivers
v0x7fa972810ad0_0 .net "g", 0 0, L_0x7fa972858780;  1 drivers
v0x7fa972810b60_0 .net "intermediate", 0 0, L_0x7fa9728585e0;  1 drivers
v0x7fa972810c30_0 .net "p", 0 0, L_0x7fa972858870;  1 drivers
v0x7fa972810cd0_0 .net "x", 0 0, L_0x7fa972859030;  alias, 1 drivers
v0x7fa972810d70_0 .net "y", 0 0, L_0x7fa9728591d0;  alias, 1 drivers
v0x7fa972810e10_0 .net "z", 0 0, L_0x7fa9728586d0;  alias, 1 drivers
S_0x7fa972810f90 .scope module, "complement_adder" "adder" 6 53, 7 3 0, S_0x7fa9728102f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "cin"
    .port_info 1 /INPUT 1 "x"
    .port_info 2 /INPUT 1 "y"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "z"
L_0x10cdf0d88 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x7fa972857040 .functor XOR 1, L_0x7fa972858570, L_0x10cdf0d88, C4<0>, C4<0>;
L_0x7fa972857df0 .functor XOR 1, L_0x7fa972857040, v0x7fa97280fbc0_0, C4<0>, C4<0>;
L_0x7fa972857ee0 .functor AND 1, L_0x7fa972858570, L_0x10cdf0d88, C4<1>, C4<1>;
L_0x7fa972857fd0 .functor BUFZ 1, L_0x7fa972857040, C4<0>, C4<0>, C4<0>;
L_0x7fa972858040 .functor AND 1, L_0x7fa972857fd0, v0x7fa97280fbc0_0, C4<1>, C4<1>;
L_0x7fa9728123d0 .functor OR 1, L_0x7fa972857ee0, L_0x7fa972858040, C4<0>, C4<0>;
v0x7fa9728111c0_0 .net *"_s8", 0 0, L_0x7fa972858040;  1 drivers
v0x7fa972811250_0 .net "cin", 0 0, v0x7fa97280fbc0_0;  alias, 1 drivers
v0x7fa972811320_0 .net "cout", 0 0, L_0x7fa9728123d0;  alias, 1 drivers
v0x7fa9728113b0_0 .net "g", 0 0, L_0x7fa972857ee0;  1 drivers
v0x7fa972811440_0 .net "intermediate", 0 0, L_0x7fa972857040;  1 drivers
v0x7fa972811520_0 .net "p", 0 0, L_0x7fa972857fd0;  1 drivers
v0x7fa9728115c0_0 .net "x", 0 0, L_0x7fa972858570;  1 drivers
v0x7fa972811660_0 .net "y", 0 0, L_0x10cdf0d88;  1 drivers
v0x7fa972811700_0 .net "z", 0 0, L_0x7fa972857df0;  alias, 1 drivers
S_0x7fa972811880 .scope module, "subtractor" "subtractor" 6 69, 8 2 0, S_0x7fa9728102f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "cin"
    .port_info 1 /INPUT 1 "x"
    .port_info 2 /INPUT 1 "y"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "z"
L_0x7fa972858af0 .functor XOR 1, L_0x7fa972859030, L_0x7fa9728591d0, C4<0>, C4<0>;
L_0x7fa972858b60 .functor XOR 1, L_0x7fa972858af0, v0x7fa97280fbc0_0, C4<0>, C4<0>;
L_0x7fa972858c50 .functor NOT 1, L_0x7fa972859030, C4<0>, C4<0>, C4<0>;
L_0x7fa972858cc0 .functor AND 1, L_0x7fa972858c50, L_0x7fa9728591d0, C4<1>, C4<1>;
L_0x7fa972858d70 .functor NOT 1, L_0x7fa972858af0, C4<0>, C4<0>, C4<0>;
L_0x7fa972858e10 .functor AND 1, L_0x7fa972858d70, v0x7fa97280fbc0_0, C4<1>, C4<1>;
L_0x7fa972858ec0 .functor OR 1, L_0x7fa972858cc0, L_0x7fa972858e10, C4<0>, C4<0>;
v0x7fa972811ab0_0 .net *"_s4", 0 0, L_0x7fa972858c50;  1 drivers
v0x7fa972811b40_0 .net *"_s8", 0 0, L_0x7fa972858d70;  1 drivers
v0x7fa972811bf0_0 .net "cin", 0 0, v0x7fa97280fbc0_0;  alias, 1 drivers
v0x7fa972811ca0_0 .net "cout", 0 0, L_0x7fa972858ec0;  alias, 1 drivers
v0x7fa972811d30_0 .net "g", 0 0, L_0x7fa972858cc0;  1 drivers
v0x7fa972811e10_0 .net "intermediate", 0 0, L_0x7fa972858af0;  1 drivers
v0x7fa972811eb0_0 .net "p", 0 0, L_0x7fa972858e10;  1 drivers
v0x7fa972811f50_0 .net "x", 0 0, L_0x7fa972859030;  alias, 1 drivers
v0x7fa972811fe0_0 .net "y", 0 0, L_0x7fa9728591d0;  alias, 1 drivers
v0x7fa972812110_0 .net "z", 0 0, L_0x7fa972858b60;  alias, 1 drivers
S_0x7fa972812d50 .scope module, "bs15" "bitslice" 5 225, 6 3 0, S_0x7fa972800680;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "mem_data_x"
    .port_info 1 /INPUT 1 "mem_data_y"
    .port_info 2 /INPUT 1 "lsb_y"
    .port_info 3 /INPUT 1 "left_i"
    .port_info 4 /INPUT 1 "right_i"
    .port_info 5 /INPUT 4 "op_code"
    .port_info 6 /INPUT 1 "cin"
    .port_info 7 /INPUT 1 "cin2c"
    .port_info 8 /OUTPUT 1 "z"
    .port_info 9 /OUTPUT 1 "cout"
L_0x7fa972859830 .functor NOT 1, L_0x7fa97285a2f0, C4<0>, C4<0>, C4<0>;
v0x7fa972814c30_0 .net "add_cout", 0 0, L_0x7fa972859c80;  1 drivers
v0x7fa972814cf0_0 .net "add_out", 0 0, L_0x7fa972859990;  1 drivers
v0x7fa972814d80_0 .net "cin", 0 0, v0x7fa972812620_0;  alias, 1 drivers
v0x7fa972814eb0_0 .net "cin2c", 0 0, v0x7fa972812620_0;  alias, 1 drivers
v0x7fa972814f40_0 .net "complement_cout", 0 0, L_0x7fa972814e30;  1 drivers
v0x7fa972814fd0_0 .net "complement_out", 0 0, L_0x7fa97284e960;  1 drivers
v0x7fa972815080_0 .var "cout", 0 0;
v0x7fa972815110_0 .net "left_i", 0 0, L_0x7fa9728595f0;  1 drivers
v0x7fa9728151a0_0 .net "lsb_y", 0 0, L_0x7fa972859550;  1 drivers
v0x7fa9728152b0_0 .net "mem_data_x", 0 0, L_0x7fa97285a2f0;  1 drivers
v0x7fa972815340_0 .net "mem_data_y", 0 0, L_0x7fa9728594b0;  1 drivers
v0x7fa972815410_0 .net "op_code", 3 0, L_0x7fa97285b660;  alias, 1 drivers
v0x7fa9728154a0_0 .net "right_i", 0 0, L_0x7fa972859690;  1 drivers
v0x7fa972815530_0 .net "sub_cout", 0 0, L_0x7fa97285a180;  1 drivers
v0x7fa9728155c0_0 .net "sub_out", 0 0, L_0x7fa972859e20;  1 drivers
v0x7fa972815650_0 .var "z", 0 0;
E_0x7fa972812ff0/0 .event edge, v0x7fa972802ac0_0, v0x7fa972814160_0, v0x7fa972813d80_0, v0x7fa9728154a0_0;
E_0x7fa972812ff0/1 .event edge, v0x7fa972813730_0, v0x7fa972815110_0, v0x7fa9728137d0_0, v0x7fa9728151a0_0;
E_0x7fa972812ff0/2 .event edge, v0x7fa972813870_0, v0x7fa972813480_0, v0x7fa972814b70_0, v0x7fa972814700_0;
E_0x7fa972812ff0 .event/or E_0x7fa972812ff0/0, E_0x7fa972812ff0/1, E_0x7fa972812ff0/2;
S_0x7fa972813090 .scope module, "adder" "adder" 6 61, 7 3 0, S_0x7fa972812d50;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "cin"
    .port_info 1 /INPUT 1 "x"
    .port_info 2 /INPUT 1 "y"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "z"
L_0x7fa9728598a0 .functor XOR 1, L_0x7fa97285a2f0, L_0x7fa9728594b0, C4<0>, C4<0>;
L_0x7fa972859990 .functor XOR 1, L_0x7fa9728598a0, v0x7fa972812620_0, C4<0>, C4<0>;
L_0x7fa972859a40 .functor AND 1, L_0x7fa97285a2f0, L_0x7fa9728594b0, C4<1>, C4<1>;
L_0x7fa972859b30 .functor BUFZ 1, L_0x7fa9728598a0, C4<0>, C4<0>, C4<0>;
L_0x7fa972859ba0 .functor AND 1, L_0x7fa972859b30, v0x7fa972812620_0, C4<1>, C4<1>;
L_0x7fa972859c80 .functor OR 1, L_0x7fa972859a40, L_0x7fa972859ba0, C4<0>, C4<0>;
v0x7fa972813300_0 .net *"_s8", 0 0, L_0x7fa972859ba0;  1 drivers
v0x7fa9728133c0_0 .net "cin", 0 0, v0x7fa972812620_0;  alias, 1 drivers
v0x7fa972813480_0 .net "cout", 0 0, L_0x7fa972859c80;  alias, 1 drivers
v0x7fa972813530_0 .net "g", 0 0, L_0x7fa972859a40;  1 drivers
v0x7fa9728135c0_0 .net "intermediate", 0 0, L_0x7fa9728598a0;  1 drivers
v0x7fa972813690_0 .net "p", 0 0, L_0x7fa972859b30;  1 drivers
v0x7fa972813730_0 .net "x", 0 0, L_0x7fa97285a2f0;  alias, 1 drivers
v0x7fa9728137d0_0 .net "y", 0 0, L_0x7fa9728594b0;  alias, 1 drivers
v0x7fa972813870_0 .net "z", 0 0, L_0x7fa972859990;  alias, 1 drivers
S_0x7fa9728139f0 .scope module, "complement_adder" "adder" 6 53, 7 3 0, S_0x7fa972812d50;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "cin"
    .port_info 1 /INPUT 1 "x"
    .port_info 2 /INPUT 1 "y"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "z"
L_0x10cdf0dd0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x7fa972858440 .functor XOR 1, L_0x7fa972859830, L_0x10cdf0dd0, C4<0>, C4<0>;
L_0x7fa97284e960 .functor XOR 1, L_0x7fa972858440, v0x7fa972812620_0, C4<0>, C4<0>;
L_0x7fa97284ea50 .functor AND 1, L_0x7fa972859830, L_0x10cdf0dd0, C4<1>, C4<1>;
L_0x7fa972859270 .functor BUFZ 1, L_0x7fa972858440, C4<0>, C4<0>, C4<0>;
L_0x7fa9728592e0 .functor AND 1, L_0x7fa972859270, v0x7fa972812620_0, C4<1>, C4<1>;
L_0x7fa972814e30 .functor OR 1, L_0x7fa97284ea50, L_0x7fa9728592e0, C4<0>, C4<0>;
v0x7fa972813c20_0 .net *"_s8", 0 0, L_0x7fa9728592e0;  1 drivers
v0x7fa972813cb0_0 .net "cin", 0 0, v0x7fa972812620_0;  alias, 1 drivers
v0x7fa972813d80_0 .net "cout", 0 0, L_0x7fa972814e30;  alias, 1 drivers
v0x7fa972813e10_0 .net "g", 0 0, L_0x7fa97284ea50;  1 drivers
v0x7fa972813ea0_0 .net "intermediate", 0 0, L_0x7fa972858440;  1 drivers
v0x7fa972813f80_0 .net "p", 0 0, L_0x7fa972859270;  1 drivers
v0x7fa972814020_0 .net "x", 0 0, L_0x7fa972859830;  1 drivers
v0x7fa9728140c0_0 .net "y", 0 0, L_0x10cdf0dd0;  1 drivers
v0x7fa972814160_0 .net "z", 0 0, L_0x7fa97284e960;  alias, 1 drivers
S_0x7fa9728142e0 .scope module, "subtractor" "subtractor" 6 69, 8 2 0, S_0x7fa972812d50;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "cin"
    .port_info 1 /INPUT 1 "x"
    .port_info 2 /INPUT 1 "y"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "z"
L_0x7fa972859db0 .functor XOR 1, L_0x7fa97285a2f0, L_0x7fa9728594b0, C4<0>, C4<0>;
L_0x7fa972859e20 .functor XOR 1, L_0x7fa972859db0, v0x7fa972812620_0, C4<0>, C4<0>;
L_0x7fa972859f10 .functor NOT 1, L_0x7fa97285a2f0, C4<0>, C4<0>, C4<0>;
L_0x7fa972859f80 .functor AND 1, L_0x7fa972859f10, L_0x7fa9728594b0, C4<1>, C4<1>;
L_0x7fa97285a030 .functor NOT 1, L_0x7fa972859db0, C4<0>, C4<0>, C4<0>;
L_0x7fa97285a0d0 .functor AND 1, L_0x7fa97285a030, v0x7fa972812620_0, C4<1>, C4<1>;
L_0x7fa97285a180 .functor OR 1, L_0x7fa972859f80, L_0x7fa97285a0d0, C4<0>, C4<0>;
v0x7fa972814510_0 .net *"_s4", 0 0, L_0x7fa972859f10;  1 drivers
v0x7fa9728145a0_0 .net *"_s8", 0 0, L_0x7fa97285a030;  1 drivers
v0x7fa972814650_0 .net "cin", 0 0, v0x7fa972812620_0;  alias, 1 drivers
v0x7fa972814700_0 .net "cout", 0 0, L_0x7fa97285a180;  alias, 1 drivers
v0x7fa972814790_0 .net "g", 0 0, L_0x7fa972859f80;  1 drivers
v0x7fa972814870_0 .net "intermediate", 0 0, L_0x7fa972859db0;  1 drivers
v0x7fa972814910_0 .net "p", 0 0, L_0x7fa97285a0d0;  1 drivers
v0x7fa9728149b0_0 .net "x", 0 0, L_0x7fa97285a2f0;  alias, 1 drivers
v0x7fa972814a40_0 .net "y", 0 0, L_0x7fa9728594b0;  alias, 1 drivers
v0x7fa972814b70_0 .net "z", 0 0, L_0x7fa972859e20;  alias, 1 drivers
S_0x7fa9728157b0 .scope module, "bs2" "bitslice" 5 56, 6 3 0, S_0x7fa972800680;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "mem_data_x"
    .port_info 1 /INPUT 1 "mem_data_y"
    .port_info 2 /INPUT 1 "lsb_y"
    .port_info 3 /INPUT 1 "left_i"
    .port_info 4 /INPUT 1 "right_i"
    .port_info 5 /INPUT 4 "op_code"
    .port_info 6 /INPUT 1 "cin"
    .port_info 7 /INPUT 1 "cin2c"
    .port_info 8 /OUTPUT 1 "z"
    .port_info 9 /OUTPUT 1 "cout"
L_0x7fa972848600 .functor NOT 1, L_0x7fa9728490e0, C4<0>, C4<0>, C4<0>;
v0x7fa9728176d0_0 .net "add_cout", 0 0, L_0x7fa972848a50;  1 drivers
v0x7fa972817790_0 .net "add_out", 0 0, L_0x7fa972848760;  1 drivers
v0x7fa972817820_0 .net "cin", 0 0, v0x7fa972805190_0;  alias, 1 drivers
v0x7fa972817950_0 .net "cin2c", 0 0, v0x7fa972805190_0;  alias, 1 drivers
v0x7fa9728179e0_0 .net "complement_cout", 0 0, L_0x7fa9728178d0;  1 drivers
v0x7fa972817a70_0 .net "complement_out", 0 0, L_0x7fa972848150;  1 drivers
v0x7fa972817b20_0 .var "cout", 0 0;
v0x7fa972817bb0_0 .net "left_i", 0 0, L_0x7fa9728494c0;  1 drivers
v0x7fa972817c40_0 .net "lsb_y", 0 0, L_0x7fa972849320;  1 drivers
v0x7fa972817d50_0 .net "mem_data_x", 0 0, L_0x7fa9728490e0;  1 drivers
v0x7fa972817de0_0 .net "mem_data_y", 0 0, L_0x7fa972849280;  1 drivers
v0x7fa972817eb0_0 .net "op_code", 3 0, L_0x7fa97285b660;  alias, 1 drivers
v0x7fa972818040_0 .net "right_i", 0 0, L_0x7fa9728495f0;  1 drivers
v0x7fa9728180d0_0 .net "sub_cout", 0 0, L_0x7fa972848f70;  1 drivers
v0x7fa972818160_0 .net "sub_out", 0 0, L_0x7fa972848bf0;  1 drivers
v0x7fa9728181f0_0 .var "z", 0 0;
E_0x7fa972815ad0/0 .event edge, v0x7fa972802ac0_0, v0x7fa972816c00_0, v0x7fa972816820_0, v0x7fa972818040_0;
E_0x7fa972815ad0/1 .event edge, v0x7fa9728161d0_0, v0x7fa972817bb0_0, v0x7fa972816270_0, v0x7fa972817c40_0;
E_0x7fa972815ad0/2 .event edge, v0x7fa972816310_0, v0x7fa972815f40_0, v0x7fa972817610_0, v0x7fa9728171a0_0;
E_0x7fa972815ad0 .event/or E_0x7fa972815ad0/0, E_0x7fa972815ad0/1, E_0x7fa972815ad0/2;
S_0x7fa972815b70 .scope module, "adder" "adder" 6 61, 7 3 0, S_0x7fa9728157b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "cin"
    .port_info 1 /INPUT 1 "x"
    .port_info 2 /INPUT 1 "y"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "z"
L_0x7fa972848670 .functor XOR 1, L_0x7fa9728490e0, L_0x7fa972849280, C4<0>, C4<0>;
L_0x7fa972848760 .functor XOR 1, L_0x7fa972848670, v0x7fa972805190_0, C4<0>, C4<0>;
L_0x7fa972848810 .functor AND 1, L_0x7fa9728490e0, L_0x7fa972849280, C4<1>, C4<1>;
L_0x7fa972848900 .functor BUFZ 1, L_0x7fa972848670, C4<0>, C4<0>, C4<0>;
L_0x7fa972848970 .functor AND 1, L_0x7fa972848900, v0x7fa972805190_0, C4<1>, C4<1>;
L_0x7fa972848a50 .functor OR 1, L_0x7fa972848810, L_0x7fa972848970, C4<0>, C4<0>;
v0x7fa972815de0_0 .net *"_s8", 0 0, L_0x7fa972848970;  1 drivers
v0x7fa972815ea0_0 .net "cin", 0 0, v0x7fa972805190_0;  alias, 1 drivers
v0x7fa972815f40_0 .net "cout", 0 0, L_0x7fa972848a50;  alias, 1 drivers
v0x7fa972815fd0_0 .net "g", 0 0, L_0x7fa972848810;  1 drivers
v0x7fa972816060_0 .net "intermediate", 0 0, L_0x7fa972848670;  1 drivers
v0x7fa972816130_0 .net "p", 0 0, L_0x7fa972848900;  1 drivers
v0x7fa9728161d0_0 .net "x", 0 0, L_0x7fa9728490e0;  alias, 1 drivers
v0x7fa972816270_0 .net "y", 0 0, L_0x7fa972849280;  alias, 1 drivers
v0x7fa972816310_0 .net "z", 0 0, L_0x7fa972848760;  alias, 1 drivers
S_0x7fa972816490 .scope module, "complement_adder" "adder" 6 53, 7 3 0, S_0x7fa9728157b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "cin"
    .port_info 1 /INPUT 1 "x"
    .port_info 2 /INPUT 1 "y"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "z"
L_0x10cdf0a28 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x7fa9728480e0 .functor XOR 1, L_0x7fa972848600, L_0x10cdf0a28, C4<0>, C4<0>;
L_0x7fa972848150 .functor XOR 1, L_0x7fa9728480e0, v0x7fa972805190_0, C4<0>, C4<0>;
L_0x7fa972848200 .functor AND 1, L_0x7fa972848600, L_0x10cdf0a28, C4<1>, C4<1>;
L_0x7fa9728482f0 .functor BUFZ 1, L_0x7fa9728480e0, C4<0>, C4<0>, C4<0>;
L_0x7fa972848360 .functor AND 1, L_0x7fa9728482f0, v0x7fa972805190_0, C4<1>, C4<1>;
L_0x7fa9728178d0 .functor OR 1, L_0x7fa972848200, L_0x7fa972848360, C4<0>, C4<0>;
v0x7fa9728166c0_0 .net *"_s8", 0 0, L_0x7fa972848360;  1 drivers
v0x7fa972816750_0 .net "cin", 0 0, v0x7fa972805190_0;  alias, 1 drivers
v0x7fa972816820_0 .net "cout", 0 0, L_0x7fa9728178d0;  alias, 1 drivers
v0x7fa9728168b0_0 .net "g", 0 0, L_0x7fa972848200;  1 drivers
v0x7fa972816940_0 .net "intermediate", 0 0, L_0x7fa9728480e0;  1 drivers
v0x7fa972816a20_0 .net "p", 0 0, L_0x7fa9728482f0;  1 drivers
v0x7fa972816ac0_0 .net "x", 0 0, L_0x7fa972848600;  1 drivers
v0x7fa972816b60_0 .net "y", 0 0, L_0x10cdf0a28;  1 drivers
v0x7fa972816c00_0 .net "z", 0 0, L_0x7fa972848150;  alias, 1 drivers
S_0x7fa972816d80 .scope module, "subtractor" "subtractor" 6 69, 8 2 0, S_0x7fa9728157b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "cin"
    .port_info 1 /INPUT 1 "x"
    .port_info 2 /INPUT 1 "y"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "z"
L_0x7fa972848b80 .functor XOR 1, L_0x7fa9728490e0, L_0x7fa972849280, C4<0>, C4<0>;
L_0x7fa972848bf0 .functor XOR 1, L_0x7fa972848b80, v0x7fa972805190_0, C4<0>, C4<0>;
L_0x7fa972848ce0 .functor NOT 1, L_0x7fa9728490e0, C4<0>, C4<0>, C4<0>;
L_0x7fa972848d50 .functor AND 1, L_0x7fa972848ce0, L_0x7fa972849280, C4<1>, C4<1>;
L_0x7fa972848e00 .functor NOT 1, L_0x7fa972848b80, C4<0>, C4<0>, C4<0>;
L_0x7fa972848ea0 .functor AND 1, L_0x7fa972848e00, v0x7fa972805190_0, C4<1>, C4<1>;
L_0x7fa972848f70 .functor OR 1, L_0x7fa972848d50, L_0x7fa972848ea0, C4<0>, C4<0>;
v0x7fa972816fb0_0 .net *"_s4", 0 0, L_0x7fa972848ce0;  1 drivers
v0x7fa972817040_0 .net *"_s8", 0 0, L_0x7fa972848e00;  1 drivers
v0x7fa9728170f0_0 .net "cin", 0 0, v0x7fa972805190_0;  alias, 1 drivers
v0x7fa9728171a0_0 .net "cout", 0 0, L_0x7fa972848f70;  alias, 1 drivers
v0x7fa972817230_0 .net "g", 0 0, L_0x7fa972848d50;  1 drivers
v0x7fa972817310_0 .net "intermediate", 0 0, L_0x7fa972848b80;  1 drivers
v0x7fa9728173b0_0 .net "p", 0 0, L_0x7fa972848ea0;  1 drivers
v0x7fa972817450_0 .net "x", 0 0, L_0x7fa9728490e0;  alias, 1 drivers
v0x7fa9728174e0_0 .net "y", 0 0, L_0x7fa972849280;  alias, 1 drivers
v0x7fa972817610_0 .net "z", 0 0, L_0x7fa972848bf0;  alias, 1 drivers
S_0x7fa9728182d0 .scope module, "bs3" "bitslice" 5 69, 6 3 0, S_0x7fa972800680;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "mem_data_x"
    .port_info 1 /INPUT 1 "mem_data_y"
    .port_info 2 /INPUT 1 "lsb_y"
    .port_info 3 /INPUT 1 "left_i"
    .port_info 4 /INPUT 1 "right_i"
    .port_info 5 /INPUT 4 "op_code"
    .port_info 6 /INPUT 1 "cin"
    .port_info 7 /INPUT 1 "cin2c"
    .port_info 8 /OUTPUT 1 "z"
    .port_info 9 /OUTPUT 1 "cout"
L_0x7fa972849b50 .functor NOT 1, L_0x7fa97284a640, C4<0>, C4<0>, C4<0>;
v0x7fa97281a1b0_0 .net "add_cout", 0 0, L_0x7fa972849f90;  1 drivers
v0x7fa97281a270_0 .net "add_out", 0 0, L_0x7fa972849cb0;  1 drivers
v0x7fa97281a300_0 .net "cin", 0 0, v0x7fa972817b20_0;  alias, 1 drivers
v0x7fa97281a430_0 .net "cin2c", 0 0, v0x7fa972817b20_0;  alias, 1 drivers
v0x7fa97281a4c0_0 .net "complement_cout", 0 0, L_0x7fa97281a3b0;  1 drivers
v0x7fa97281a550_0 .net "complement_out", 0 0, L_0x7fa972845b60;  1 drivers
v0x7fa97281a600_0 .var "cout", 0 0;
v0x7fa97281a690_0 .net "left_i", 0 0, L_0x7fa97284a7e0;  1 drivers
v0x7fa97281a720_0 .net "lsb_y", 0 0, L_0x7fa97284a920;  1 drivers
v0x7fa97281a830_0 .net "mem_data_x", 0 0, L_0x7fa97284a640;  1 drivers
v0x7fa97281a8c0_0 .net "mem_data_y", 0 0, L_0x7fa97284a880;  1 drivers
v0x7fa97281a990_0 .net "op_code", 3 0, L_0x7fa97285b660;  alias, 1 drivers
v0x7fa97281aa20_0 .net "right_i", 0 0, L_0x7fa97284aa70;  1 drivers
v0x7fa97281aab0_0 .net "sub_cout", 0 0, L_0x7fa97284a4d0;  1 drivers
v0x7fa97281ab40_0 .net "sub_out", 0 0, L_0x7fa97284a130;  1 drivers
v0x7fa97281abd0_0 .var "z", 0 0;
E_0x7fa972818570/0 .event edge, v0x7fa972802ac0_0, v0x7fa9728196e0_0, v0x7fa972819300_0, v0x7fa97281aa20_0;
E_0x7fa972818570/1 .event edge, v0x7fa972818cb0_0, v0x7fa97281a690_0, v0x7fa972818d50_0, v0x7fa97281a720_0;
E_0x7fa972818570/2 .event edge, v0x7fa972818df0_0, v0x7fa972818a00_0, v0x7fa97281a0f0_0, v0x7fa972819c80_0;
E_0x7fa972818570 .event/or E_0x7fa972818570/0, E_0x7fa972818570/1, E_0x7fa972818570/2;
S_0x7fa972818610 .scope module, "adder" "adder" 6 61, 7 3 0, S_0x7fa9728182d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "cin"
    .port_info 1 /INPUT 1 "x"
    .port_info 2 /INPUT 1 "y"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "z"
L_0x7fa972849bc0 .functor XOR 1, L_0x7fa97284a640, L_0x7fa97284a880, C4<0>, C4<0>;
L_0x7fa972849cb0 .functor XOR 1, L_0x7fa972849bc0, v0x7fa972817b20_0, C4<0>, C4<0>;
L_0x7fa972849d60 .functor AND 1, L_0x7fa97284a640, L_0x7fa97284a880, C4<1>, C4<1>;
L_0x7fa972849e50 .functor BUFZ 1, L_0x7fa972849bc0, C4<0>, C4<0>, C4<0>;
L_0x7fa972849ec0 .functor AND 1, L_0x7fa972849e50, v0x7fa972817b20_0, C4<1>, C4<1>;
L_0x7fa972849f90 .functor OR 1, L_0x7fa972849d60, L_0x7fa972849ec0, C4<0>, C4<0>;
v0x7fa972818880_0 .net *"_s8", 0 0, L_0x7fa972849ec0;  1 drivers
v0x7fa972818940_0 .net "cin", 0 0, v0x7fa972817b20_0;  alias, 1 drivers
v0x7fa972818a00_0 .net "cout", 0 0, L_0x7fa972849f90;  alias, 1 drivers
v0x7fa972818ab0_0 .net "g", 0 0, L_0x7fa972849d60;  1 drivers
v0x7fa972818b40_0 .net "intermediate", 0 0, L_0x7fa972849bc0;  1 drivers
v0x7fa972818c10_0 .net "p", 0 0, L_0x7fa972849e50;  1 drivers
v0x7fa972818cb0_0 .net "x", 0 0, L_0x7fa97284a640;  alias, 1 drivers
v0x7fa972818d50_0 .net "y", 0 0, L_0x7fa97284a880;  alias, 1 drivers
v0x7fa972818df0_0 .net "z", 0 0, L_0x7fa972849cb0;  alias, 1 drivers
S_0x7fa972818f70 .scope module, "complement_adder" "adder" 6 53, 7 3 0, S_0x7fa9728182d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "cin"
    .port_info 1 /INPUT 1 "x"
    .port_info 2 /INPUT 1 "y"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "z"
L_0x10cdf0a70 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x7fa972848070 .functor XOR 1, L_0x7fa972849b50, L_0x10cdf0a70, C4<0>, C4<0>;
L_0x7fa972845b60 .functor XOR 1, L_0x7fa972848070, v0x7fa972817b20_0, C4<0>, C4<0>;
L_0x7fa972849710 .functor AND 1, L_0x7fa972849b50, L_0x10cdf0a70, C4<1>, C4<1>;
L_0x7fa972849800 .functor BUFZ 1, L_0x7fa972848070, C4<0>, C4<0>, C4<0>;
L_0x7fa972849870 .functor AND 1, L_0x7fa972849800, v0x7fa972817b20_0, C4<1>, C4<1>;
L_0x7fa97281a3b0 .functor OR 1, L_0x7fa972849710, L_0x7fa972849870, C4<0>, C4<0>;
v0x7fa9728191a0_0 .net *"_s8", 0 0, L_0x7fa972849870;  1 drivers
v0x7fa972819230_0 .net "cin", 0 0, v0x7fa972817b20_0;  alias, 1 drivers
v0x7fa972819300_0 .net "cout", 0 0, L_0x7fa97281a3b0;  alias, 1 drivers
v0x7fa972819390_0 .net "g", 0 0, L_0x7fa972849710;  1 drivers
v0x7fa972819420_0 .net "intermediate", 0 0, L_0x7fa972848070;  1 drivers
v0x7fa972819500_0 .net "p", 0 0, L_0x7fa972849800;  1 drivers
v0x7fa9728195a0_0 .net "x", 0 0, L_0x7fa972849b50;  1 drivers
v0x7fa972819640_0 .net "y", 0 0, L_0x10cdf0a70;  1 drivers
v0x7fa9728196e0_0 .net "z", 0 0, L_0x7fa972845b60;  alias, 1 drivers
S_0x7fa972819860 .scope module, "subtractor" "subtractor" 6 69, 8 2 0, S_0x7fa9728182d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "cin"
    .port_info 1 /INPUT 1 "x"
    .port_info 2 /INPUT 1 "y"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "z"
L_0x7fa97284a0c0 .functor XOR 1, L_0x7fa97284a640, L_0x7fa97284a880, C4<0>, C4<0>;
L_0x7fa97284a130 .functor XOR 1, L_0x7fa97284a0c0, v0x7fa972817b20_0, C4<0>, C4<0>;
L_0x7fa97284a220 .functor NOT 1, L_0x7fa97284a640, C4<0>, C4<0>, C4<0>;
L_0x7fa97284a290 .functor AND 1, L_0x7fa97284a220, L_0x7fa97284a880, C4<1>, C4<1>;
L_0x7fa97284a360 .functor NOT 1, L_0x7fa97284a0c0, C4<0>, C4<0>, C4<0>;
L_0x7fa97284a400 .functor AND 1, L_0x7fa97284a360, v0x7fa972817b20_0, C4<1>, C4<1>;
L_0x7fa97284a4d0 .functor OR 1, L_0x7fa97284a290, L_0x7fa97284a400, C4<0>, C4<0>;
v0x7fa972819a90_0 .net *"_s4", 0 0, L_0x7fa97284a220;  1 drivers
v0x7fa972819b20_0 .net *"_s8", 0 0, L_0x7fa97284a360;  1 drivers
v0x7fa972819bd0_0 .net "cin", 0 0, v0x7fa972817b20_0;  alias, 1 drivers
v0x7fa972819c80_0 .net "cout", 0 0, L_0x7fa97284a4d0;  alias, 1 drivers
v0x7fa972819d10_0 .net "g", 0 0, L_0x7fa97284a290;  1 drivers
v0x7fa972819df0_0 .net "intermediate", 0 0, L_0x7fa97284a0c0;  1 drivers
v0x7fa972819e90_0 .net "p", 0 0, L_0x7fa97284a400;  1 drivers
v0x7fa972819f30_0 .net "x", 0 0, L_0x7fa97284a640;  alias, 1 drivers
v0x7fa972819fc0_0 .net "y", 0 0, L_0x7fa97284a880;  alias, 1 drivers
v0x7fa97281a0f0_0 .net "z", 0 0, L_0x7fa97284a130;  alias, 1 drivers
S_0x7fa97281ad30 .scope module, "bs4" "bitslice" 5 82, 6 3 0, S_0x7fa972800680;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "mem_data_x"
    .port_info 1 /INPUT 1 "mem_data_y"
    .port_info 2 /INPUT 1 "lsb_y"
    .port_info 3 /INPUT 1 "left_i"
    .port_info 4 /INPUT 1 "right_i"
    .port_info 5 /INPUT 4 "op_code"
    .port_info 6 /INPUT 1 "cin"
    .port_info 7 /INPUT 1 "cin2c"
    .port_info 8 /OUTPUT 1 "z"
    .port_info 9 /OUTPUT 1 "cout"
L_0x7fa97284b0d0 .functor NOT 1, L_0x7fa97284bbb0, C4<0>, C4<0>, C4<0>;
v0x7fa97281cc10_0 .net "add_cout", 0 0, L_0x7fa97284b520;  1 drivers
v0x7fa97281ccd0_0 .net "add_out", 0 0, L_0x7fa97284b230;  1 drivers
v0x7fa97281cd60_0 .net "cin", 0 0, v0x7fa97281a600_0;  alias, 1 drivers
v0x7fa97281ce90_0 .net "cin2c", 0 0, v0x7fa97281a600_0;  alias, 1 drivers
v0x7fa97281cf20_0 .net "complement_cout", 0 0, L_0x7fa97281ce10;  1 drivers
v0x7fa97281cfb0_0 .net "complement_out", 0 0, L_0x7fa972849560;  1 drivers
v0x7fa97281d060_0 .var "cout", 0 0;
v0x7fa97281d0f0_0 .net "left_i", 0 0, L_0x7fa97284ac10;  1 drivers
v0x7fa97281d180_0 .net "lsb_y", 0 0, L_0x7fa97284bec0;  1 drivers
v0x7fa97281d290_0 .net "mem_data_x", 0 0, L_0x7fa97284bbb0;  1 drivers
v0x7fa97281d320_0 .net "mem_data_y", 0 0, L_0x7fa97284bd50;  1 drivers
v0x7fa97281d3f0_0 .net "op_code", 3 0, L_0x7fa97285b660;  alias, 1 drivers
v0x7fa97281d480_0 .net "right_i", 0 0, L_0x7fa97284c040;  1 drivers
v0x7fa97281d510_0 .net "sub_cout", 0 0, L_0x7fa97284ba40;  1 drivers
v0x7fa97281d5a0_0 .net "sub_out", 0 0, L_0x7fa97284b6c0;  1 drivers
v0x7fa97281d630_0 .var "z", 0 0;
E_0x7fa97281afd0/0 .event edge, v0x7fa972802ac0_0, v0x7fa97281c140_0, v0x7fa97281bd60_0, v0x7fa97281d480_0;
E_0x7fa97281afd0/1 .event edge, v0x7fa97281b710_0, v0x7fa97281d0f0_0, v0x7fa97281b7b0_0, v0x7fa97281d180_0;
E_0x7fa97281afd0/2 .event edge, v0x7fa97281b850_0, v0x7fa97281b460_0, v0x7fa97281cb50_0, v0x7fa97281c6e0_0;
E_0x7fa97281afd0 .event/or E_0x7fa97281afd0/0, E_0x7fa97281afd0/1, E_0x7fa97281afd0/2;
S_0x7fa97281b070 .scope module, "adder" "adder" 6 61, 7 3 0, S_0x7fa97281ad30;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "cin"
    .port_info 1 /INPUT 1 "x"
    .port_info 2 /INPUT 1 "y"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "z"
L_0x7fa97284b140 .functor XOR 1, L_0x7fa97284bbb0, L_0x7fa97284bd50, C4<0>, C4<0>;
L_0x7fa97284b230 .functor XOR 1, L_0x7fa97284b140, v0x7fa97281a600_0, C4<0>, C4<0>;
L_0x7fa97284b2e0 .functor AND 1, L_0x7fa97284bbb0, L_0x7fa97284bd50, C4<1>, C4<1>;
L_0x7fa97284b3d0 .functor BUFZ 1, L_0x7fa97284b140, C4<0>, C4<0>, C4<0>;
L_0x7fa97284b440 .functor AND 1, L_0x7fa97284b3d0, v0x7fa97281a600_0, C4<1>, C4<1>;
L_0x7fa97284b520 .functor OR 1, L_0x7fa97284b2e0, L_0x7fa97284b440, C4<0>, C4<0>;
v0x7fa97281b2e0_0 .net *"_s8", 0 0, L_0x7fa97284b440;  1 drivers
v0x7fa97281b3a0_0 .net "cin", 0 0, v0x7fa97281a600_0;  alias, 1 drivers
v0x7fa97281b460_0 .net "cout", 0 0, L_0x7fa97284b520;  alias, 1 drivers
v0x7fa97281b510_0 .net "g", 0 0, L_0x7fa97284b2e0;  1 drivers
v0x7fa97281b5a0_0 .net "intermediate", 0 0, L_0x7fa97284b140;  1 drivers
v0x7fa97281b670_0 .net "p", 0 0, L_0x7fa97284b3d0;  1 drivers
v0x7fa97281b710_0 .net "x", 0 0, L_0x7fa97284bbb0;  alias, 1 drivers
v0x7fa97281b7b0_0 .net "y", 0 0, L_0x7fa97284bd50;  alias, 1 drivers
v0x7fa97281b850_0 .net "z", 0 0, L_0x7fa97284b230;  alias, 1 drivers
S_0x7fa97281b9d0 .scope module, "complement_adder" "adder" 6 53, 7 3 0, S_0x7fa97281ad30;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "cin"
    .port_info 1 /INPUT 1 "x"
    .port_info 2 /INPUT 1 "y"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "z"
L_0x10cdf0ab8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x7fa972847ff0 .functor XOR 1, L_0x7fa97284b0d0, L_0x10cdf0ab8, C4<0>, C4<0>;
L_0x7fa972849560 .functor XOR 1, L_0x7fa972847ff0, v0x7fa97281a600_0, C4<0>, C4<0>;
L_0x7fa97284acd0 .functor AND 1, L_0x7fa97284b0d0, L_0x10cdf0ab8, C4<1>, C4<1>;
L_0x7fa97284adc0 .functor BUFZ 1, L_0x7fa972847ff0, C4<0>, C4<0>, C4<0>;
L_0x7fa97284ae30 .functor AND 1, L_0x7fa97284adc0, v0x7fa97281a600_0, C4<1>, C4<1>;
L_0x7fa97281ce10 .functor OR 1, L_0x7fa97284acd0, L_0x7fa97284ae30, C4<0>, C4<0>;
v0x7fa97281bc00_0 .net *"_s8", 0 0, L_0x7fa97284ae30;  1 drivers
v0x7fa97281bc90_0 .net "cin", 0 0, v0x7fa97281a600_0;  alias, 1 drivers
v0x7fa97281bd60_0 .net "cout", 0 0, L_0x7fa97281ce10;  alias, 1 drivers
v0x7fa97281bdf0_0 .net "g", 0 0, L_0x7fa97284acd0;  1 drivers
v0x7fa97281be80_0 .net "intermediate", 0 0, L_0x7fa972847ff0;  1 drivers
v0x7fa97281bf60_0 .net "p", 0 0, L_0x7fa97284adc0;  1 drivers
v0x7fa97281c000_0 .net "x", 0 0, L_0x7fa97284b0d0;  1 drivers
v0x7fa97281c0a0_0 .net "y", 0 0, L_0x10cdf0ab8;  1 drivers
v0x7fa97281c140_0 .net "z", 0 0, L_0x7fa972849560;  alias, 1 drivers
S_0x7fa97281c2c0 .scope module, "subtractor" "subtractor" 6 69, 8 2 0, S_0x7fa97281ad30;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "cin"
    .port_info 1 /INPUT 1 "x"
    .port_info 2 /INPUT 1 "y"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "z"
L_0x7fa97284b650 .functor XOR 1, L_0x7fa97284bbb0, L_0x7fa97284bd50, C4<0>, C4<0>;
L_0x7fa97284b6c0 .functor XOR 1, L_0x7fa97284b650, v0x7fa97281a600_0, C4<0>, C4<0>;
L_0x7fa97284b7b0 .functor NOT 1, L_0x7fa97284bbb0, C4<0>, C4<0>, C4<0>;
L_0x7fa97284b820 .functor AND 1, L_0x7fa97284b7b0, L_0x7fa97284bd50, C4<1>, C4<1>;
L_0x7fa97284b8d0 .functor NOT 1, L_0x7fa97284b650, C4<0>, C4<0>, C4<0>;
L_0x7fa97284b970 .functor AND 1, L_0x7fa97284b8d0, v0x7fa97281a600_0, C4<1>, C4<1>;
L_0x7fa97284ba40 .functor OR 1, L_0x7fa97284b820, L_0x7fa97284b970, C4<0>, C4<0>;
v0x7fa97281c4f0_0 .net *"_s4", 0 0, L_0x7fa97284b7b0;  1 drivers
v0x7fa97281c580_0 .net *"_s8", 0 0, L_0x7fa97284b8d0;  1 drivers
v0x7fa97281c630_0 .net "cin", 0 0, v0x7fa97281a600_0;  alias, 1 drivers
v0x7fa97281c6e0_0 .net "cout", 0 0, L_0x7fa97284ba40;  alias, 1 drivers
v0x7fa97281c770_0 .net "g", 0 0, L_0x7fa97284b820;  1 drivers
v0x7fa97281c850_0 .net "intermediate", 0 0, L_0x7fa97284b650;  1 drivers
v0x7fa97281c8f0_0 .net "p", 0 0, L_0x7fa97284b970;  1 drivers
v0x7fa97281c990_0 .net "x", 0 0, L_0x7fa97284bbb0;  alias, 1 drivers
v0x7fa97281ca20_0 .net "y", 0 0, L_0x7fa97284bd50;  alias, 1 drivers
v0x7fa97281cb50_0 .net "z", 0 0, L_0x7fa97284b6c0;  alias, 1 drivers
S_0x7fa97281d790 .scope module, "bs5" "bitslice" 5 95, 6 3 0, S_0x7fa972800680;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "mem_data_x"
    .port_info 1 /INPUT 1 "mem_data_y"
    .port_info 2 /INPUT 1 "lsb_y"
    .port_info 3 /INPUT 1 "left_i"
    .port_info 4 /INPUT 1 "right_i"
    .port_info 5 /INPUT 4 "op_code"
    .port_info 6 /INPUT 1 "cin"
    .port_info 7 /INPUT 1 "cin2c"
    .port_info 8 /OUTPUT 1 "z"
    .port_info 9 /OUTPUT 1 "cout"
L_0x7fa97284c5a0 .functor NOT 1, L_0x7fa97284d080, C4<0>, C4<0>, C4<0>;
v0x7fa97281f670_0 .net "add_cout", 0 0, L_0x7fa97284c9f0;  1 drivers
v0x7fa97281f730_0 .net "add_out", 0 0, L_0x7fa97284c700;  1 drivers
v0x7fa97281f7c0_0 .net "cin", 0 0, v0x7fa97281d060_0;  alias, 1 drivers
v0x7fa97281f8f0_0 .net "cin2c", 0 0, v0x7fa97281d060_0;  alias, 1 drivers
v0x7fa97281f980_0 .net "complement_cout", 0 0, L_0x7fa97281f870;  1 drivers
v0x7fa97281fa10_0 .net "complement_out", 0 0, L_0x7fa97284be30;  1 drivers
v0x7fa97281fac0_0 .var "cout", 0 0;
v0x7fa97281fb50_0 .net "left_i", 0 0, L_0x7fa97284bf60;  1 drivers
v0x7fa97281fbe0_0 .net "lsb_y", 0 0, L_0x7fa97284d4b0;  1 drivers
v0x7fa97281fcf0_0 .net "mem_data_x", 0 0, L_0x7fa97284d080;  1 drivers
v0x7fa97281fd80_0 .net "mem_data_y", 0 0, L_0x7fa97284d410;  1 drivers
v0x7fa97281fe50_0 .net "op_code", 3 0, L_0x7fa97285b660;  alias, 1 drivers
v0x7fa97281fee0_0 .net "right_i", 0 0, L_0x7fa97284d320;  1 drivers
v0x7fa97281ff70_0 .net "sub_cout", 0 0, L_0x7fa97284cf10;  1 drivers
v0x7fa972820000_0 .net "sub_out", 0 0, L_0x7fa97284cb90;  1 drivers
v0x7fa972820090_0 .var "z", 0 0;
E_0x7fa97281da30/0 .event edge, v0x7fa972802ac0_0, v0x7fa97281eba0_0, v0x7fa97281e7c0_0, v0x7fa97281fee0_0;
E_0x7fa97281da30/1 .event edge, v0x7fa97281e170_0, v0x7fa97281fb50_0, v0x7fa97281e210_0, v0x7fa97281fbe0_0;
E_0x7fa97281da30/2 .event edge, v0x7fa97281e2b0_0, v0x7fa97281dec0_0, v0x7fa97281f5b0_0, v0x7fa97281f140_0;
E_0x7fa97281da30 .event/or E_0x7fa97281da30/0, E_0x7fa97281da30/1, E_0x7fa97281da30/2;
S_0x7fa97281dad0 .scope module, "adder" "adder" 6 61, 7 3 0, S_0x7fa97281d790;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "cin"
    .port_info 1 /INPUT 1 "x"
    .port_info 2 /INPUT 1 "y"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "z"
L_0x7fa97284c610 .functor XOR 1, L_0x7fa97284d080, L_0x7fa97284d410, C4<0>, C4<0>;
L_0x7fa97284c700 .functor XOR 1, L_0x7fa97284c610, v0x7fa97281d060_0, C4<0>, C4<0>;
L_0x7fa97284c7b0 .functor AND 1, L_0x7fa97284d080, L_0x7fa97284d410, C4<1>, C4<1>;
L_0x7fa97284c8a0 .functor BUFZ 1, L_0x7fa97284c610, C4<0>, C4<0>, C4<0>;
L_0x7fa97284c910 .functor AND 1, L_0x7fa97284c8a0, v0x7fa97281d060_0, C4<1>, C4<1>;
L_0x7fa97284c9f0 .functor OR 1, L_0x7fa97284c7b0, L_0x7fa97284c910, C4<0>, C4<0>;
v0x7fa97281dd40_0 .net *"_s8", 0 0, L_0x7fa97284c910;  1 drivers
v0x7fa97281de00_0 .net "cin", 0 0, v0x7fa97281d060_0;  alias, 1 drivers
v0x7fa97281dec0_0 .net "cout", 0 0, L_0x7fa97284c9f0;  alias, 1 drivers
v0x7fa97281df70_0 .net "g", 0 0, L_0x7fa97284c7b0;  1 drivers
v0x7fa97281e000_0 .net "intermediate", 0 0, L_0x7fa97284c610;  1 drivers
v0x7fa97281e0d0_0 .net "p", 0 0, L_0x7fa97284c8a0;  1 drivers
v0x7fa97281e170_0 .net "x", 0 0, L_0x7fa97284d080;  alias, 1 drivers
v0x7fa97281e210_0 .net "y", 0 0, L_0x7fa97284d410;  alias, 1 drivers
v0x7fa97281e2b0_0 .net "z", 0 0, L_0x7fa97284c700;  alias, 1 drivers
S_0x7fa97281e430 .scope module, "complement_adder" "adder" 6 53, 7 3 0, S_0x7fa97281d790;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "cin"
    .port_info 1 /INPUT 1 "x"
    .port_info 2 /INPUT 1 "y"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "z"
L_0x10cdf0b00 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x7fa97284b1b0 .functor XOR 1, L_0x7fa97284c5a0, L_0x10cdf0b00, C4<0>, C4<0>;
L_0x7fa97284be30 .functor XOR 1, L_0x7fa97284b1b0, v0x7fa97281d060_0, C4<0>, C4<0>;
L_0x7fa97284c160 .functor AND 1, L_0x7fa97284c5a0, L_0x10cdf0b00, C4<1>, C4<1>;
L_0x7fa97284c250 .functor BUFZ 1, L_0x7fa97284b1b0, C4<0>, C4<0>, C4<0>;
L_0x7fa97284c2c0 .functor AND 1, L_0x7fa97284c250, v0x7fa97281d060_0, C4<1>, C4<1>;
L_0x7fa97281f870 .functor OR 1, L_0x7fa97284c160, L_0x7fa97284c2c0, C4<0>, C4<0>;
v0x7fa97281e660_0 .net *"_s8", 0 0, L_0x7fa97284c2c0;  1 drivers
v0x7fa97281e6f0_0 .net "cin", 0 0, v0x7fa97281d060_0;  alias, 1 drivers
v0x7fa97281e7c0_0 .net "cout", 0 0, L_0x7fa97281f870;  alias, 1 drivers
v0x7fa97281e850_0 .net "g", 0 0, L_0x7fa97284c160;  1 drivers
v0x7fa97281e8e0_0 .net "intermediate", 0 0, L_0x7fa97284b1b0;  1 drivers
v0x7fa97281e9c0_0 .net "p", 0 0, L_0x7fa97284c250;  1 drivers
v0x7fa97281ea60_0 .net "x", 0 0, L_0x7fa97284c5a0;  1 drivers
v0x7fa97281eb00_0 .net "y", 0 0, L_0x10cdf0b00;  1 drivers
v0x7fa97281eba0_0 .net "z", 0 0, L_0x7fa97284be30;  alias, 1 drivers
S_0x7fa97281ed20 .scope module, "subtractor" "subtractor" 6 69, 8 2 0, S_0x7fa97281d790;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "cin"
    .port_info 1 /INPUT 1 "x"
    .port_info 2 /INPUT 1 "y"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "z"
L_0x7fa97284cb20 .functor XOR 1, L_0x7fa97284d080, L_0x7fa97284d410, C4<0>, C4<0>;
L_0x7fa97284cb90 .functor XOR 1, L_0x7fa97284cb20, v0x7fa97281d060_0, C4<0>, C4<0>;
L_0x7fa97284cc80 .functor NOT 1, L_0x7fa97284d080, C4<0>, C4<0>, C4<0>;
L_0x7fa97284ccf0 .functor AND 1, L_0x7fa97284cc80, L_0x7fa97284d410, C4<1>, C4<1>;
L_0x7fa97284cda0 .functor NOT 1, L_0x7fa97284cb20, C4<0>, C4<0>, C4<0>;
L_0x7fa97284ce40 .functor AND 1, L_0x7fa97284cda0, v0x7fa97281d060_0, C4<1>, C4<1>;
L_0x7fa97284cf10 .functor OR 1, L_0x7fa97284ccf0, L_0x7fa97284ce40, C4<0>, C4<0>;
v0x7fa97281ef50_0 .net *"_s4", 0 0, L_0x7fa97284cc80;  1 drivers
v0x7fa97281efe0_0 .net *"_s8", 0 0, L_0x7fa97284cda0;  1 drivers
v0x7fa97281f090_0 .net "cin", 0 0, v0x7fa97281d060_0;  alias, 1 drivers
v0x7fa97281f140_0 .net "cout", 0 0, L_0x7fa97284cf10;  alias, 1 drivers
v0x7fa97281f1d0_0 .net "g", 0 0, L_0x7fa97284ccf0;  1 drivers
v0x7fa97281f2b0_0 .net "intermediate", 0 0, L_0x7fa97284cb20;  1 drivers
v0x7fa97281f350_0 .net "p", 0 0, L_0x7fa97284ce40;  1 drivers
v0x7fa97281f3f0_0 .net "x", 0 0, L_0x7fa97284d080;  alias, 1 drivers
v0x7fa97281f480_0 .net "y", 0 0, L_0x7fa97284d410;  alias, 1 drivers
v0x7fa97281f5b0_0 .net "z", 0 0, L_0x7fa97284cb90;  alias, 1 drivers
S_0x7fa9728201f0 .scope module, "bs6" "bitslice" 5 108, 6 3 0, S_0x7fa972800680;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "mem_data_x"
    .port_info 1 /INPUT 1 "mem_data_y"
    .port_info 2 /INPUT 1 "lsb_y"
    .port_info 3 /INPUT 1 "left_i"
    .port_info 4 /INPUT 1 "right_i"
    .port_info 5 /INPUT 4 "op_code"
    .port_info 6 /INPUT 1 "cin"
    .port_info 7 /INPUT 1 "cin2c"
    .port_info 8 /OUTPUT 1 "z"
    .port_info 9 /OUTPUT 1 "cout"
L_0x7fa97284db30 .functor NOT 1, L_0x7fa97284e610, C4<0>, C4<0>, C4<0>;
v0x7fa9728220d0_0 .net "add_cout", 0 0, L_0x7fa97284df80;  1 drivers
v0x7fa972822190_0 .net "add_out", 0 0, L_0x7fa97284dc90;  1 drivers
v0x7fa972822220_0 .net "cin", 0 0, v0x7fa97281fac0_0;  alias, 1 drivers
v0x7fa972822350_0 .net "cin2c", 0 0, v0x7fa97281fac0_0;  alias, 1 drivers
v0x7fa9728223e0_0 .net "complement_cout", 0 0, L_0x7fa9728222d0;  1 drivers
v0x7fa972822470_0 .net "complement_out", 0 0, L_0x7fa97284c680;  1 drivers
v0x7fa972822520_0 .var "cout", 0 0;
v0x7fa9728225b0_0 .net "left_i", 0 0, L_0x7fa9728493c0;  1 drivers
v0x7fa972822640_0 .net "lsb_y", 0 0, L_0x7fa97284d640;  1 drivers
v0x7fa972822750_0 .net "mem_data_x", 0 0, L_0x7fa97284e610;  1 drivers
v0x7fa9728227e0_0 .net "mem_data_y", 0 0, L_0x7fa97284e7b0;  1 drivers
v0x7fa9728228b0_0 .net "op_code", 3 0, L_0x7fa97285b660;  alias, 1 drivers
v0x7fa972822940_0 .net "right_i", 0 0, L_0x7fa97284e850;  1 drivers
v0x7fa9728229d0_0 .net "sub_cout", 0 0, L_0x7fa97284e4a0;  1 drivers
v0x7fa972822a60_0 .net "sub_out", 0 0, L_0x7fa97284e120;  1 drivers
v0x7fa972822af0_0 .var "z", 0 0;
E_0x7fa972820490/0 .event edge, v0x7fa972802ac0_0, v0x7fa972821600_0, v0x7fa972821220_0, v0x7fa972822940_0;
E_0x7fa972820490/1 .event edge, v0x7fa972820bd0_0, v0x7fa9728225b0_0, v0x7fa972820c70_0, v0x7fa972822640_0;
E_0x7fa972820490/2 .event edge, v0x7fa972820d10_0, v0x7fa972820920_0, v0x7fa972822010_0, v0x7fa972821ba0_0;
E_0x7fa972820490 .event/or E_0x7fa972820490/0, E_0x7fa972820490/1, E_0x7fa972820490/2;
S_0x7fa972820530 .scope module, "adder" "adder" 6 61, 7 3 0, S_0x7fa9728201f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "cin"
    .port_info 1 /INPUT 1 "x"
    .port_info 2 /INPUT 1 "y"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "z"
L_0x7fa97284dba0 .functor XOR 1, L_0x7fa97284e610, L_0x7fa97284e7b0, C4<0>, C4<0>;
L_0x7fa97284dc90 .functor XOR 1, L_0x7fa97284dba0, v0x7fa97281fac0_0, C4<0>, C4<0>;
L_0x7fa97284dd40 .functor AND 1, L_0x7fa97284e610, L_0x7fa97284e7b0, C4<1>, C4<1>;
L_0x7fa97284de30 .functor BUFZ 1, L_0x7fa97284dba0, C4<0>, C4<0>, C4<0>;
L_0x7fa97284dea0 .functor AND 1, L_0x7fa97284de30, v0x7fa97281fac0_0, C4<1>, C4<1>;
L_0x7fa97284df80 .functor OR 1, L_0x7fa97284dd40, L_0x7fa97284dea0, C4<0>, C4<0>;
v0x7fa9728207a0_0 .net *"_s8", 0 0, L_0x7fa97284dea0;  1 drivers
v0x7fa972820860_0 .net "cin", 0 0, v0x7fa97281fac0_0;  alias, 1 drivers
v0x7fa972820920_0 .net "cout", 0 0, L_0x7fa97284df80;  alias, 1 drivers
v0x7fa9728209d0_0 .net "g", 0 0, L_0x7fa97284dd40;  1 drivers
v0x7fa972820a60_0 .net "intermediate", 0 0, L_0x7fa97284dba0;  1 drivers
v0x7fa972820b30_0 .net "p", 0 0, L_0x7fa97284de30;  1 drivers
v0x7fa972820bd0_0 .net "x", 0 0, L_0x7fa97284e610;  alias, 1 drivers
v0x7fa972820c70_0 .net "y", 0 0, L_0x7fa97284e7b0;  alias, 1 drivers
v0x7fa972820d10_0 .net "z", 0 0, L_0x7fa97284dc90;  alias, 1 drivers
S_0x7fa972820e90 .scope module, "complement_adder" "adder" 6 53, 7 3 0, S_0x7fa9728201f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "cin"
    .port_info 1 /INPUT 1 "x"
    .port_info 2 /INPUT 1 "y"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "z"
L_0x10cdf0b48 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x7fa972847160 .functor XOR 1, L_0x7fa97284db30, L_0x10cdf0b48, C4<0>, C4<0>;
L_0x7fa97284c680 .functor XOR 1, L_0x7fa972847160, v0x7fa97281fac0_0, C4<0>, C4<0>;
L_0x7fa97284d5d0 .functor AND 1, L_0x7fa97284db30, L_0x10cdf0b48, C4<1>, C4<1>;
L_0x7fa97284d7e0 .functor BUFZ 1, L_0x7fa972847160, C4<0>, C4<0>, C4<0>;
L_0x7fa97284d850 .functor AND 1, L_0x7fa97284d7e0, v0x7fa97281fac0_0, C4<1>, C4<1>;
L_0x7fa9728222d0 .functor OR 1, L_0x7fa97284d5d0, L_0x7fa97284d850, C4<0>, C4<0>;
v0x7fa9728210c0_0 .net *"_s8", 0 0, L_0x7fa97284d850;  1 drivers
v0x7fa972821150_0 .net "cin", 0 0, v0x7fa97281fac0_0;  alias, 1 drivers
v0x7fa972821220_0 .net "cout", 0 0, L_0x7fa9728222d0;  alias, 1 drivers
v0x7fa9728212b0_0 .net "g", 0 0, L_0x7fa97284d5d0;  1 drivers
v0x7fa972821340_0 .net "intermediate", 0 0, L_0x7fa972847160;  1 drivers
v0x7fa972821420_0 .net "p", 0 0, L_0x7fa97284d7e0;  1 drivers
v0x7fa9728214c0_0 .net "x", 0 0, L_0x7fa97284db30;  1 drivers
v0x7fa972821560_0 .net "y", 0 0, L_0x10cdf0b48;  1 drivers
v0x7fa972821600_0 .net "z", 0 0, L_0x7fa97284c680;  alias, 1 drivers
S_0x7fa972821780 .scope module, "subtractor" "subtractor" 6 69, 8 2 0, S_0x7fa9728201f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "cin"
    .port_info 1 /INPUT 1 "x"
    .port_info 2 /INPUT 1 "y"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "z"
L_0x7fa97284e0b0 .functor XOR 1, L_0x7fa97284e610, L_0x7fa97284e7b0, C4<0>, C4<0>;
L_0x7fa97284e120 .functor XOR 1, L_0x7fa97284e0b0, v0x7fa97281fac0_0, C4<0>, C4<0>;
L_0x7fa97284e210 .functor NOT 1, L_0x7fa97284e610, C4<0>, C4<0>, C4<0>;
L_0x7fa97284e280 .functor AND 1, L_0x7fa97284e210, L_0x7fa97284e7b0, C4<1>, C4<1>;
L_0x7fa97284e330 .functor NOT 1, L_0x7fa97284e0b0, C4<0>, C4<0>, C4<0>;
L_0x7fa97284e3d0 .functor AND 1, L_0x7fa97284e330, v0x7fa97281fac0_0, C4<1>, C4<1>;
L_0x7fa97284e4a0 .functor OR 1, L_0x7fa97284e280, L_0x7fa97284e3d0, C4<0>, C4<0>;
v0x7fa9728219b0_0 .net *"_s4", 0 0, L_0x7fa97284e210;  1 drivers
v0x7fa972821a40_0 .net *"_s8", 0 0, L_0x7fa97284e330;  1 drivers
v0x7fa972821af0_0 .net "cin", 0 0, v0x7fa97281fac0_0;  alias, 1 drivers
v0x7fa972821ba0_0 .net "cout", 0 0, L_0x7fa97284e4a0;  alias, 1 drivers
v0x7fa972821c30_0 .net "g", 0 0, L_0x7fa97284e280;  1 drivers
v0x7fa972821d10_0 .net "intermediate", 0 0, L_0x7fa97284e0b0;  1 drivers
v0x7fa972821db0_0 .net "p", 0 0, L_0x7fa97284e3d0;  1 drivers
v0x7fa972821e50_0 .net "x", 0 0, L_0x7fa97284e610;  alias, 1 drivers
v0x7fa972821ee0_0 .net "y", 0 0, L_0x7fa97284e7b0;  alias, 1 drivers
v0x7fa972822010_0 .net "z", 0 0, L_0x7fa97284e120;  alias, 1 drivers
S_0x7fa972822c50 .scope module, "bs7" "bitslice" 5 121, 6 3 0, S_0x7fa972800680;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "mem_data_x"
    .port_info 1 /INPUT 1 "mem_data_y"
    .port_info 2 /INPUT 1 "lsb_y"
    .port_info 3 /INPUT 1 "left_i"
    .port_info 4 /INPUT 1 "right_i"
    .port_info 5 /INPUT 4 "op_code"
    .port_info 6 /INPUT 1 "cin"
    .port_info 7 /INPUT 1 "cin2c"
    .port_info 8 /OUTPUT 1 "z"
    .port_info 9 /OUTPUT 1 "cout"
L_0x7fa97284f100 .functor NOT 1, L_0x7fa97284fbe0, C4<0>, C4<0>, C4<0>;
v0x7fa972824b30_0 .net "add_cout", 0 0, L_0x7fa97284f550;  1 drivers
v0x7fa972824bf0_0 .net "add_out", 0 0, L_0x7fa97284f260;  1 drivers
v0x7fa972824c80_0 .net "cin", 0 0, v0x7fa972822520_0;  alias, 1 drivers
v0x7fa972824db0_0 .net "cin2c", 0 0, v0x7fa972822520_0;  alias, 1 drivers
v0x7fa972824e40_0 .net "complement_cout", 0 0, L_0x7fa972824d30;  1 drivers
v0x7fa972824ed0_0 .net "complement_out", 0 0, L_0x7fa97284dc10;  1 drivers
v0x7fa972824f80_0 .var "cout", 0 0;
v0x7fa972825010_0 .net "left_i", 0 0, L_0x7fa97284fd80;  1 drivers
v0x7fa9728250a0_0 .net "lsb_y", 0 0, L_0x7fa97284fec0;  1 drivers
v0x7fa9728251b0_0 .net "mem_data_x", 0 0, L_0x7fa97284fbe0;  1 drivers
v0x7fa972825240_0 .net "mem_data_y", 0 0, L_0x7fa97284eb70;  1 drivers
v0x7fa972825310_0 .net "op_code", 3 0, L_0x7fa97285b660;  alias, 1 drivers
v0x7fa9728253a0_0 .net "right_i", 0 0, L_0x7fa97284fe20;  1 drivers
v0x7fa972825430_0 .net "sub_cout", 0 0, L_0x7fa97284fa70;  1 drivers
v0x7fa9728254c0_0 .net "sub_out", 0 0, L_0x7fa97284f6f0;  1 drivers
v0x7fa972825550_0 .var "z", 0 0;
E_0x7fa972822ef0/0 .event edge, v0x7fa972802ac0_0, v0x7fa972824060_0, v0x7fa972823c80_0, v0x7fa9728253a0_0;
E_0x7fa972822ef0/1 .event edge, v0x7fa972823630_0, v0x7fa972825010_0, v0x7fa9728236d0_0, v0x7fa9728250a0_0;
E_0x7fa972822ef0/2 .event edge, v0x7fa972823770_0, v0x7fa972823380_0, v0x7fa972824a70_0, v0x7fa972824600_0;
E_0x7fa972822ef0 .event/or E_0x7fa972822ef0/0, E_0x7fa972822ef0/1, E_0x7fa972822ef0/2;
S_0x7fa972822f90 .scope module, "adder" "adder" 6 61, 7 3 0, S_0x7fa972822c50;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "cin"
    .port_info 1 /INPUT 1 "x"
    .port_info 2 /INPUT 1 "y"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "z"
L_0x7fa97284f170 .functor XOR 1, L_0x7fa97284fbe0, L_0x7fa97284eb70, C4<0>, C4<0>;
L_0x7fa97284f260 .functor XOR 1, L_0x7fa97284f170, v0x7fa972822520_0, C4<0>, C4<0>;
L_0x7fa97284f310 .functor AND 1, L_0x7fa97284fbe0, L_0x7fa97284eb70, C4<1>, C4<1>;
L_0x7fa97284f400 .functor BUFZ 1, L_0x7fa97284f170, C4<0>, C4<0>, C4<0>;
L_0x7fa97284f470 .functor AND 1, L_0x7fa97284f400, v0x7fa972822520_0, C4<1>, C4<1>;
L_0x7fa97284f550 .functor OR 1, L_0x7fa97284f310, L_0x7fa97284f470, C4<0>, C4<0>;
v0x7fa972823200_0 .net *"_s8", 0 0, L_0x7fa97284f470;  1 drivers
v0x7fa9728232c0_0 .net "cin", 0 0, v0x7fa972822520_0;  alias, 1 drivers
v0x7fa972823380_0 .net "cout", 0 0, L_0x7fa97284f550;  alias, 1 drivers
v0x7fa972823430_0 .net "g", 0 0, L_0x7fa97284f310;  1 drivers
v0x7fa9728234c0_0 .net "intermediate", 0 0, L_0x7fa97284f170;  1 drivers
v0x7fa972823590_0 .net "p", 0 0, L_0x7fa97284f400;  1 drivers
v0x7fa972823630_0 .net "x", 0 0, L_0x7fa97284fbe0;  alias, 1 drivers
v0x7fa9728236d0_0 .net "y", 0 0, L_0x7fa97284eb70;  alias, 1 drivers
v0x7fa972823770_0 .net "z", 0 0, L_0x7fa97284f260;  alias, 1 drivers
S_0x7fa9728238f0 .scope module, "complement_adder" "adder" 6 53, 7 3 0, S_0x7fa972822c50;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "cin"
    .port_info 1 /INPUT 1 "x"
    .port_info 2 /INPUT 1 "y"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "z"
L_0x10cdf0b90 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x7fa97284e8f0 .functor XOR 1, L_0x7fa97284f100, L_0x10cdf0b90, C4<0>, C4<0>;
L_0x7fa97284dc10 .functor XOR 1, L_0x7fa97284e8f0, v0x7fa972822520_0, C4<0>, C4<0>;
L_0x7fa97284ece0 .functor AND 1, L_0x7fa97284f100, L_0x10cdf0b90, C4<1>, C4<1>;
L_0x7fa97284edd0 .functor BUFZ 1, L_0x7fa97284e8f0, C4<0>, C4<0>, C4<0>;
L_0x7fa97284ee40 .functor AND 1, L_0x7fa97284edd0, v0x7fa972822520_0, C4<1>, C4<1>;
L_0x7fa972824d30 .functor OR 1, L_0x7fa97284ece0, L_0x7fa97284ee40, C4<0>, C4<0>;
v0x7fa972823b20_0 .net *"_s8", 0 0, L_0x7fa97284ee40;  1 drivers
v0x7fa972823bb0_0 .net "cin", 0 0, v0x7fa972822520_0;  alias, 1 drivers
v0x7fa972823c80_0 .net "cout", 0 0, L_0x7fa972824d30;  alias, 1 drivers
v0x7fa972823d10_0 .net "g", 0 0, L_0x7fa97284ece0;  1 drivers
v0x7fa972823da0_0 .net "intermediate", 0 0, L_0x7fa97284e8f0;  1 drivers
v0x7fa972823e80_0 .net "p", 0 0, L_0x7fa97284edd0;  1 drivers
v0x7fa972823f20_0 .net "x", 0 0, L_0x7fa97284f100;  1 drivers
v0x7fa972823fc0_0 .net "y", 0 0, L_0x10cdf0b90;  1 drivers
v0x7fa972824060_0 .net "z", 0 0, L_0x7fa97284dc10;  alias, 1 drivers
S_0x7fa9728241e0 .scope module, "subtractor" "subtractor" 6 69, 8 2 0, S_0x7fa972822c50;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "cin"
    .port_info 1 /INPUT 1 "x"
    .port_info 2 /INPUT 1 "y"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "z"
L_0x7fa97284f680 .functor XOR 1, L_0x7fa97284fbe0, L_0x7fa97284eb70, C4<0>, C4<0>;
L_0x7fa97284f6f0 .functor XOR 1, L_0x7fa97284f680, v0x7fa972822520_0, C4<0>, C4<0>;
L_0x7fa97284f7e0 .functor NOT 1, L_0x7fa97284fbe0, C4<0>, C4<0>, C4<0>;
L_0x7fa97284f850 .functor AND 1, L_0x7fa97284f7e0, L_0x7fa97284eb70, C4<1>, C4<1>;
L_0x7fa97284f900 .functor NOT 1, L_0x7fa97284f680, C4<0>, C4<0>, C4<0>;
L_0x7fa97284f9a0 .functor AND 1, L_0x7fa97284f900, v0x7fa972822520_0, C4<1>, C4<1>;
L_0x7fa97284fa70 .functor OR 1, L_0x7fa97284f850, L_0x7fa97284f9a0, C4<0>, C4<0>;
v0x7fa972824410_0 .net *"_s4", 0 0, L_0x7fa97284f7e0;  1 drivers
v0x7fa9728244a0_0 .net *"_s8", 0 0, L_0x7fa97284f900;  1 drivers
v0x7fa972824550_0 .net "cin", 0 0, v0x7fa972822520_0;  alias, 1 drivers
v0x7fa972824600_0 .net "cout", 0 0, L_0x7fa97284fa70;  alias, 1 drivers
v0x7fa972824690_0 .net "g", 0 0, L_0x7fa97284f850;  1 drivers
v0x7fa972824770_0 .net "intermediate", 0 0, L_0x7fa97284f680;  1 drivers
v0x7fa972824810_0 .net "p", 0 0, L_0x7fa97284f9a0;  1 drivers
v0x7fa9728248b0_0 .net "x", 0 0, L_0x7fa97284fbe0;  alias, 1 drivers
v0x7fa972824940_0 .net "y", 0 0, L_0x7fa97284eb70;  alias, 1 drivers
v0x7fa972824a70_0 .net "z", 0 0, L_0x7fa97284f6f0;  alias, 1 drivers
S_0x7fa9728256b0 .scope module, "bs8" "bitslice" 5 134, 6 3 0, S_0x7fa972800680;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "mem_data_x"
    .port_info 1 /INPUT 1 "mem_data_y"
    .port_info 2 /INPUT 1 "lsb_y"
    .port_info 3 /INPUT 1 "left_i"
    .port_info 4 /INPUT 1 "right_i"
    .port_info 5 /INPUT 4 "op_code"
    .port_info 6 /INPUT 1 "cin"
    .port_info 7 /INPUT 1 "cin2c"
    .port_info 8 /OUTPUT 1 "z"
    .port_info 9 /OUTPUT 1 "cout"
L_0x7fa972850720 .functor NOT 1, L_0x7fa9728511e0, C4<0>, C4<0>, C4<0>;
v0x7fa972827590_0 .net "add_cout", 0 0, L_0x7fa972850b70;  1 drivers
v0x7fa972827650_0 .net "add_out", 0 0, L_0x7fa972850880;  1 drivers
v0x7fa9728276e0_0 .net "cin", 0 0, v0x7fa972824f80_0;  alias, 1 drivers
v0x7fa972827810_0 .net "cin2c", 0 0, v0x7fa972824f80_0;  alias, 1 drivers
v0x7fa9728278a0_0 .net "complement_cout", 0 0, L_0x7fa972827790;  1 drivers
v0x7fa972827930_0 .net "complement_out", 0 0, L_0x7fa97284ab10;  1 drivers
v0x7fa9728279e0_0 .var "cout", 0 0;
v0x7fa972827a70_0 .net "left_i", 0 0, L_0x7fa972850350;  1 drivers
v0x7fa972827b00_0 .net "lsb_y", 0 0, L_0x7fa9728502b0;  1 drivers
v0x7fa972827c10_0 .net "mem_data_x", 0 0, L_0x7fa9728511e0;  1 drivers
v0x7fa972827ca0_0 .net "mem_data_y", 0 0, L_0x7fa972851380;  1 drivers
v0x7fa972827d70_0 .net "op_code", 3 0, L_0x7fa97285b660;  alias, 1 drivers
v0x7fa972827e00_0 .net "right_i", 0 0, L_0x7fa972851420;  1 drivers
v0x7fa972827e90_0 .net "sub_cout", 0 0, L_0x7fa972851070;  1 drivers
v0x7fa972827f20_0 .net "sub_out", 0 0, L_0x7fa972850d10;  1 drivers
v0x7fa972827fb0_0 .var "z", 0 0;
E_0x7fa972825950/0 .event edge, v0x7fa972802ac0_0, v0x7fa972826ac0_0, v0x7fa9728266e0_0, v0x7fa972827e00_0;
E_0x7fa972825950/1 .event edge, v0x7fa972826090_0, v0x7fa972827a70_0, v0x7fa972826130_0, v0x7fa972827b00_0;
E_0x7fa972825950/2 .event edge, v0x7fa9728261d0_0, v0x7fa972825de0_0, v0x7fa9728274d0_0, v0x7fa972827060_0;
E_0x7fa972825950 .event/or E_0x7fa972825950/0, E_0x7fa972825950/1, E_0x7fa972825950/2;
S_0x7fa9728259f0 .scope module, "adder" "adder" 6 61, 7 3 0, S_0x7fa9728256b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "cin"
    .port_info 1 /INPUT 1 "x"
    .port_info 2 /INPUT 1 "y"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "z"
L_0x7fa972850790 .functor XOR 1, L_0x7fa9728511e0, L_0x7fa972851380, C4<0>, C4<0>;
L_0x7fa972850880 .functor XOR 1, L_0x7fa972850790, v0x7fa972824f80_0, C4<0>, C4<0>;
L_0x7fa972850930 .functor AND 1, L_0x7fa9728511e0, L_0x7fa972851380, C4<1>, C4<1>;
L_0x7fa972850a20 .functor BUFZ 1, L_0x7fa972850790, C4<0>, C4<0>, C4<0>;
L_0x7fa972850a90 .functor AND 1, L_0x7fa972850a20, v0x7fa972824f80_0, C4<1>, C4<1>;
L_0x7fa972850b70 .functor OR 1, L_0x7fa972850930, L_0x7fa972850a90, C4<0>, C4<0>;
v0x7fa972825c60_0 .net *"_s8", 0 0, L_0x7fa972850a90;  1 drivers
v0x7fa972825d20_0 .net "cin", 0 0, v0x7fa972824f80_0;  alias, 1 drivers
v0x7fa972825de0_0 .net "cout", 0 0, L_0x7fa972850b70;  alias, 1 drivers
v0x7fa972825e90_0 .net "g", 0 0, L_0x7fa972850930;  1 drivers
v0x7fa972825f20_0 .net "intermediate", 0 0, L_0x7fa972850790;  1 drivers
v0x7fa972825ff0_0 .net "p", 0 0, L_0x7fa972850a20;  1 drivers
v0x7fa972826090_0 .net "x", 0 0, L_0x7fa9728511e0;  alias, 1 drivers
v0x7fa972826130_0 .net "y", 0 0, L_0x7fa972851380;  alias, 1 drivers
v0x7fa9728261d0_0 .net "z", 0 0, L_0x7fa972850880;  alias, 1 drivers
S_0x7fa972826350 .scope module, "complement_adder" "adder" 6 53, 7 3 0, S_0x7fa9728256b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "cin"
    .port_info 1 /INPUT 1 "x"
    .port_info 2 /INPUT 1 "y"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "z"
L_0x10cdf0bd8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x7fa97284f1e0 .functor XOR 1, L_0x7fa972850720, L_0x10cdf0bd8, C4<0>, C4<0>;
L_0x7fa97284ab10 .functor XOR 1, L_0x7fa97284f1e0, v0x7fa972824f80_0, C4<0>, C4<0>;
L_0x7fa97284ff60 .functor AND 1, L_0x7fa972850720, L_0x10cdf0bd8, C4<1>, C4<1>;
L_0x7fa972850410 .functor BUFZ 1, L_0x7fa97284f1e0, C4<0>, C4<0>, C4<0>;
L_0x7fa972850480 .functor AND 1, L_0x7fa972850410, v0x7fa972824f80_0, C4<1>, C4<1>;
L_0x7fa972827790 .functor OR 1, L_0x7fa97284ff60, L_0x7fa972850480, C4<0>, C4<0>;
v0x7fa972826580_0 .net *"_s8", 0 0, L_0x7fa972850480;  1 drivers
v0x7fa972826610_0 .net "cin", 0 0, v0x7fa972824f80_0;  alias, 1 drivers
v0x7fa9728266e0_0 .net "cout", 0 0, L_0x7fa972827790;  alias, 1 drivers
v0x7fa972826770_0 .net "g", 0 0, L_0x7fa97284ff60;  1 drivers
v0x7fa972826800_0 .net "intermediate", 0 0, L_0x7fa97284f1e0;  1 drivers
v0x7fa9728268e0_0 .net "p", 0 0, L_0x7fa972850410;  1 drivers
v0x7fa972826980_0 .net "x", 0 0, L_0x7fa972850720;  1 drivers
v0x7fa972826a20_0 .net "y", 0 0, L_0x10cdf0bd8;  1 drivers
v0x7fa972826ac0_0 .net "z", 0 0, L_0x7fa97284ab10;  alias, 1 drivers
S_0x7fa972826c40 .scope module, "subtractor" "subtractor" 6 69, 8 2 0, S_0x7fa9728256b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "cin"
    .port_info 1 /INPUT 1 "x"
    .port_info 2 /INPUT 1 "y"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "z"
L_0x7fa972850ca0 .functor XOR 1, L_0x7fa9728511e0, L_0x7fa972851380, C4<0>, C4<0>;
L_0x7fa972850d10 .functor XOR 1, L_0x7fa972850ca0, v0x7fa972824f80_0, C4<0>, C4<0>;
L_0x7fa972850e00 .functor NOT 1, L_0x7fa9728511e0, C4<0>, C4<0>, C4<0>;
L_0x7fa972850e70 .functor AND 1, L_0x7fa972850e00, L_0x7fa972851380, C4<1>, C4<1>;
L_0x7fa972850f20 .functor NOT 1, L_0x7fa972850ca0, C4<0>, C4<0>, C4<0>;
L_0x7fa972850fc0 .functor AND 1, L_0x7fa972850f20, v0x7fa972824f80_0, C4<1>, C4<1>;
L_0x7fa972851070 .functor OR 1, L_0x7fa972850e70, L_0x7fa972850fc0, C4<0>, C4<0>;
v0x7fa972826e70_0 .net *"_s4", 0 0, L_0x7fa972850e00;  1 drivers
v0x7fa972826f00_0 .net *"_s8", 0 0, L_0x7fa972850f20;  1 drivers
v0x7fa972826fb0_0 .net "cin", 0 0, v0x7fa972824f80_0;  alias, 1 drivers
v0x7fa972827060_0 .net "cout", 0 0, L_0x7fa972851070;  alias, 1 drivers
v0x7fa9728270f0_0 .net "g", 0 0, L_0x7fa972850e70;  1 drivers
v0x7fa9728271d0_0 .net "intermediate", 0 0, L_0x7fa972850ca0;  1 drivers
v0x7fa972827270_0 .net "p", 0 0, L_0x7fa972850fc0;  1 drivers
v0x7fa972827310_0 .net "x", 0 0, L_0x7fa9728511e0;  alias, 1 drivers
v0x7fa9728273a0_0 .net "y", 0 0, L_0x7fa972851380;  alias, 1 drivers
v0x7fa9728274d0_0 .net "z", 0 0, L_0x7fa972850d10;  alias, 1 drivers
S_0x7fa972828110 .scope module, "bs9" "bitslice" 5 147, 6 3 0, S_0x7fa972800680;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "mem_data_x"
    .port_info 1 /INPUT 1 "mem_data_y"
    .port_info 2 /INPUT 1 "lsb_y"
    .port_info 3 /INPUT 1 "left_i"
    .port_info 4 /INPUT 1 "right_i"
    .port_info 5 /INPUT 4 "op_code"
    .port_info 6 /INPUT 1 "cin"
    .port_info 7 /INPUT 1 "cin2c"
    .port_info 8 /OUTPUT 1 "z"
    .port_info 9 /OUTPUT 1 "cout"
L_0x7fa972851bd0 .functor NOT 1, L_0x7fa9728526b0, C4<0>, C4<0>, C4<0>;
v0x7fa972829ff0_0 .net "add_cout", 0 0, L_0x7fa972852020;  1 drivers
v0x7fa97282a0b0_0 .net "add_out", 0 0, L_0x7fa972851d30;  1 drivers
v0x7fa97282a140_0 .net "cin", 0 0, v0x7fa9728279e0_0;  alias, 1 drivers
v0x7fa97282a270_0 .net "cin2c", 0 0, v0x7fa9728279e0_0;  alias, 1 drivers
v0x7fa97282a300_0 .net "complement_cout", 0 0, L_0x7fa97282a1f0;  1 drivers
v0x7fa97282a390_0 .net "complement_out", 0 0, L_0x7fa972851500;  1 drivers
v0x7fa97282a440_0 .var "cout", 0 0;
v0x7fa97282a4d0_0 .net "left_i", 0 0, L_0x7fa972852850;  1 drivers
v0x7fa97282a560_0 .net "lsb_y", 0 0, L_0x7fa972851630;  1 drivers
v0x7fa97282a670_0 .net "mem_data_x", 0 0, L_0x7fa9728526b0;  1 drivers
v0x7fa97282a700_0 .net "mem_data_y", 0 0, L_0x7fa972851590;  1 drivers
v0x7fa97282a7d0_0 .net "op_code", 3 0, L_0x7fa97285b660;  alias, 1 drivers
v0x7fa97282a860_0 .net "right_i", 0 0, L_0x7fa9728528f0;  1 drivers
v0x7fa97282a8f0_0 .net "sub_cout", 0 0, L_0x7fa972852540;  1 drivers
v0x7fa97282a980_0 .net "sub_out", 0 0, L_0x7fa9728521c0;  1 drivers
v0x7fa97282aa10_0 .var "z", 0 0;
E_0x7fa9728283b0/0 .event edge, v0x7fa972802ac0_0, v0x7fa972829520_0, v0x7fa972829140_0, v0x7fa97282a860_0;
E_0x7fa9728283b0/1 .event edge, v0x7fa972828af0_0, v0x7fa97282a4d0_0, v0x7fa972828b90_0, v0x7fa97282a560_0;
E_0x7fa9728283b0/2 .event edge, v0x7fa972828c30_0, v0x7fa972828840_0, v0x7fa972829f30_0, v0x7fa972829ac0_0;
E_0x7fa9728283b0 .event/or E_0x7fa9728283b0/0, E_0x7fa9728283b0/1, E_0x7fa9728283b0/2;
S_0x7fa972828450 .scope module, "adder" "adder" 6 61, 7 3 0, S_0x7fa972828110;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "cin"
    .port_info 1 /INPUT 1 "x"
    .port_info 2 /INPUT 1 "y"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "z"
L_0x7fa972851c40 .functor XOR 1, L_0x7fa9728526b0, L_0x7fa972851590, C4<0>, C4<0>;
L_0x7fa972851d30 .functor XOR 1, L_0x7fa972851c40, v0x7fa9728279e0_0, C4<0>, C4<0>;
L_0x7fa972851de0 .functor AND 1, L_0x7fa9728526b0, L_0x7fa972851590, C4<1>, C4<1>;
L_0x7fa972851ed0 .functor BUFZ 1, L_0x7fa972851c40, C4<0>, C4<0>, C4<0>;
L_0x7fa972851f40 .functor AND 1, L_0x7fa972851ed0, v0x7fa9728279e0_0, C4<1>, C4<1>;
L_0x7fa972852020 .functor OR 1, L_0x7fa972851de0, L_0x7fa972851f40, C4<0>, C4<0>;
v0x7fa9728286c0_0 .net *"_s8", 0 0, L_0x7fa972851f40;  1 drivers
v0x7fa972828780_0 .net "cin", 0 0, v0x7fa9728279e0_0;  alias, 1 drivers
v0x7fa972828840_0 .net "cout", 0 0, L_0x7fa972852020;  alias, 1 drivers
v0x7fa9728288f0_0 .net "g", 0 0, L_0x7fa972851de0;  1 drivers
v0x7fa972828980_0 .net "intermediate", 0 0, L_0x7fa972851c40;  1 drivers
v0x7fa972828a50_0 .net "p", 0 0, L_0x7fa972851ed0;  1 drivers
v0x7fa972828af0_0 .net "x", 0 0, L_0x7fa9728526b0;  alias, 1 drivers
v0x7fa972828b90_0 .net "y", 0 0, L_0x7fa972851590;  alias, 1 drivers
v0x7fa972828c30_0 .net "z", 0 0, L_0x7fa972851d30;  alias, 1 drivers
S_0x7fa972828db0 .scope module, "complement_adder" "adder" 6 53, 7 3 0, S_0x7fa972828110;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "cin"
    .port_info 1 /INPUT 1 "x"
    .port_info 2 /INPUT 1 "y"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "z"
L_0x10cdf0c20 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x7fa972850800 .functor XOR 1, L_0x7fa972851bd0, L_0x10cdf0c20, C4<0>, C4<0>;
L_0x7fa972851500 .functor XOR 1, L_0x7fa972850800, v0x7fa9728279e0_0, C4<0>, C4<0>;
L_0x7fa972851790 .functor AND 1, L_0x7fa972851bd0, L_0x10cdf0c20, C4<1>, C4<1>;
L_0x7fa972851880 .functor BUFZ 1, L_0x7fa972850800, C4<0>, C4<0>, C4<0>;
L_0x7fa9728518f0 .functor AND 1, L_0x7fa972851880, v0x7fa9728279e0_0, C4<1>, C4<1>;
L_0x7fa97282a1f0 .functor OR 1, L_0x7fa972851790, L_0x7fa9728518f0, C4<0>, C4<0>;
v0x7fa972828fe0_0 .net *"_s8", 0 0, L_0x7fa9728518f0;  1 drivers
v0x7fa972829070_0 .net "cin", 0 0, v0x7fa9728279e0_0;  alias, 1 drivers
v0x7fa972829140_0 .net "cout", 0 0, L_0x7fa97282a1f0;  alias, 1 drivers
v0x7fa9728291d0_0 .net "g", 0 0, L_0x7fa972851790;  1 drivers
v0x7fa972829260_0 .net "intermediate", 0 0, L_0x7fa972850800;  1 drivers
v0x7fa972829340_0 .net "p", 0 0, L_0x7fa972851880;  1 drivers
v0x7fa9728293e0_0 .net "x", 0 0, L_0x7fa972851bd0;  1 drivers
v0x7fa972829480_0 .net "y", 0 0, L_0x10cdf0c20;  1 drivers
v0x7fa972829520_0 .net "z", 0 0, L_0x7fa972851500;  alias, 1 drivers
S_0x7fa9728296a0 .scope module, "subtractor" "subtractor" 6 69, 8 2 0, S_0x7fa972828110;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "cin"
    .port_info 1 /INPUT 1 "x"
    .port_info 2 /INPUT 1 "y"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "z"
L_0x7fa972852150 .functor XOR 1, L_0x7fa9728526b0, L_0x7fa972851590, C4<0>, C4<0>;
L_0x7fa9728521c0 .functor XOR 1, L_0x7fa972852150, v0x7fa9728279e0_0, C4<0>, C4<0>;
L_0x7fa9728522b0 .functor NOT 1, L_0x7fa9728526b0, C4<0>, C4<0>, C4<0>;
L_0x7fa972852320 .functor AND 1, L_0x7fa9728522b0, L_0x7fa972851590, C4<1>, C4<1>;
L_0x7fa9728523d0 .functor NOT 1, L_0x7fa972852150, C4<0>, C4<0>, C4<0>;
L_0x7fa972852470 .functor AND 1, L_0x7fa9728523d0, v0x7fa9728279e0_0, C4<1>, C4<1>;
L_0x7fa972852540 .functor OR 1, L_0x7fa972852320, L_0x7fa972852470, C4<0>, C4<0>;
v0x7fa9728298d0_0 .net *"_s4", 0 0, L_0x7fa9728522b0;  1 drivers
v0x7fa972829960_0 .net *"_s8", 0 0, L_0x7fa9728523d0;  1 drivers
v0x7fa972829a10_0 .net "cin", 0 0, v0x7fa9728279e0_0;  alias, 1 drivers
v0x7fa972829ac0_0 .net "cout", 0 0, L_0x7fa972852540;  alias, 1 drivers
v0x7fa972829b50_0 .net "g", 0 0, L_0x7fa972852320;  1 drivers
v0x7fa972829c30_0 .net "intermediate", 0 0, L_0x7fa972852150;  1 drivers
v0x7fa972829cd0_0 .net "p", 0 0, L_0x7fa972852470;  1 drivers
v0x7fa972829d70_0 .net "x", 0 0, L_0x7fa9728526b0;  alias, 1 drivers
v0x7fa972829e00_0 .net "y", 0 0, L_0x7fa972851590;  alias, 1 drivers
v0x7fa972829f30_0 .net "z", 0 0, L_0x7fa9728521c0;  alias, 1 drivers
    .scope S_0x7fa971dafb90;
T_0 ;
    %wait E_0x7fa971d87510;
    %load/vec4 v0x7fa971d12e00_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %load/vec4 v0x7fa971d0a0e0_0;
    %assign/vec4 v0x7fa971d09e70_0, 10;
    %load/vec4 v0x7fa971d0a390_0;
    %assign/vec4 v0x7fa971d1bdd0_0, 5;
    %jmp T_0.10;
T_0.0 ;
    %load/vec4 v0x7fa971d1c620_0;
    %assign/vec4 v0x7fa971d09e70_0, 5;
    %load/vec4 v0x7fa971d245d0_0;
    %assign/vec4 v0x7fa971d1bdd0_0, 1;
    %jmp T_0.10;
T_0.1 ;
    %load/vec4 v0x7fa971d12b90_0;
    %assign/vec4 v0x7fa971d09e70_0, 5;
    %load/vec4 v0x7fa971d13900_0;
    %assign/vec4 v0x7fa971d1bdd0_0, 5;
    %jmp T_0.10;
T_0.2 ;
    %load/vec4 v0x7fa971d1bb20_0;
    %assign/vec4 v0x7fa971d09e70_0, 5;
    %load/vec4 v0x7fa971d13900_0;
    %assign/vec4 v0x7fa971d1bdd0_0, 5;
    %jmp T_0.10;
T_0.3 ;
    %load/vec4 v0x7fa971d1bb20_0;
    %assign/vec4 v0x7fa971d09e70_0, 0;
    %load/vec4 v0x7fa971d130b0_0;
    %assign/vec4 v0x7fa971d1bdd0_0, 0;
    %jmp T_0.10;
T_0.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa971d09e70_0, 0;
    %jmp T_0.10;
T_0.5 ;
    %load/vec4 v0x7fa971d13900_0;
    %load/vec4 v0x7fa971d1b8b0_0;
    %and;
    %assign/vec4 v0x7fa971d09e70_0, 0;
    %jmp T_0.10;
T_0.6 ;
    %load/vec4 v0x7fa971d13900_0;
    %load/vec4 v0x7fa971d130b0_0;
    %and;
    %assign/vec4 v0x7fa971d09e70_0, 5;
    %jmp T_0.10;
T_0.7 ;
    %load/vec4 v0x7fa971d13900_0;
    %load/vec4 v0x7fa971d130b0_0;
    %or;
    %assign/vec4 v0x7fa971d09e70_0, 5;
    %jmp T_0.10;
T_0.8 ;
    %load/vec4 v0x7fa971d25340_0;
    %assign/vec4 v0x7fa971d09e70_0, 7;
    %load/vec4 v0x7fa971d752f0_0;
    %assign/vec4 v0x7fa971d1bdd0_0, 3;
    %jmp T_0.10;
T_0.10 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x7fa971da6e70;
T_1 ;
    %wait E_0x7fa971d0a470;
    %load/vec4 v0x7fa971d36530_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %load/vec4 v0x7fa971d2e080_0;
    %assign/vec4 v0x7fa971d2d810_0, 10;
    %load/vec4 v0x7fa971d36010_0;
    %assign/vec4 v0x7fa971ceb1f0_0, 5;
    %jmp T_1.10;
T_1.0 ;
    %load/vec4 v0x7fa971d3fac0_0;
    %assign/vec4 v0x7fa971d2d810_0, 5;
    %load/vec4 v0x7fa971d47a50_0;
    %assign/vec4 v0x7fa971ceb1f0_0, 1;
    %jmp T_1.10;
T_1.1 ;
    %load/vec4 v0x7fa971d36280_0;
    %assign/vec4 v0x7fa971d2d810_0, 5;
    %load/vec4 v0x7fa971d3ed30_0;
    %assign/vec4 v0x7fa971ceb1f0_0, 5;
    %jmp T_1.10;
T_1.2 ;
    %load/vec4 v0x7fa971d3f250_0;
    %assign/vec4 v0x7fa971d2d810_0, 5;
    %load/vec4 v0x7fa971d3ed30_0;
    %assign/vec4 v0x7fa971ceb1f0_0, 5;
    %jmp T_1.10;
T_1.3 ;
    %load/vec4 v0x7fa971d3f250_0;
    %assign/vec4 v0x7fa971d2d810_0, 0;
    %load/vec4 v0x7fa971d36da0_0;
    %assign/vec4 v0x7fa971ceb1f0_0, 0;
    %jmp T_1.10;
T_1.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa971d2d810_0, 0;
    %jmp T_1.10;
T_1.5 ;
    %load/vec4 v0x7fa971d3ed30_0;
    %load/vec4 v0x7fa971d3efa0_0;
    %and;
    %assign/vec4 v0x7fa971d2d810_0, 0;
    %jmp T_1.10;
T_1.6 ;
    %load/vec4 v0x7fa971d3ed30_0;
    %load/vec4 v0x7fa971d36da0_0;
    %and;
    %assign/vec4 v0x7fa971d2d810_0, 5;
    %jmp T_1.10;
T_1.7 ;
    %load/vec4 v0x7fa971d3ed30_0;
    %load/vec4 v0x7fa971d36da0_0;
    %or;
    %assign/vec4 v0x7fa971d2d810_0, 5;
    %jmp T_1.10;
T_1.8 ;
    %load/vec4 v0x7fa971d487e0_0;
    %assign/vec4 v0x7fa971d2d810_0, 7;
    %load/vec4 v0x7fa971d50770_0;
    %assign/vec4 v0x7fa971ceb1f0_0, 3;
    %jmp T_1.10;
T_1.10 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7fa971d95430;
T_2 ;
    %wait E_0x7fa971d39510;
    %load/vec4 v0x7fa971d17240_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %load/vec4 v0x7fa971d13ff0_0;
    %assign/vec4 v0x7fa971d14080_0, 10;
    %load/vec4 v0x7fa971d14450_0;
    %assign/vec4 v0x7fa971d1e500_0, 5;
    %jmp T_2.10;
T_2.0 ;
    %load/vec4 v0x7fa971d1e960_0;
    %assign/vec4 v0x7fa971d14080_0, 5;
    %load/vec4 v0x7fa971d1e8d0_0;
    %assign/vec4 v0x7fa971d1e500_0, 1;
    %jmp T_2.10;
T_2.1 ;
    %load/vec4 v0x7fa971d143c0_0;
    %assign/vec4 v0x7fa971d14080_0, 5;
    %load/vec4 v0x7fa971d151f0_0;
    %assign/vec4 v0x7fa971d1e500_0, 5;
    %jmp T_2.10;
T_2.2 ;
    %load/vec4 v0x7fa971d1e590_0;
    %assign/vec4 v0x7fa971d14080_0, 5;
    %load/vec4 v0x7fa971d151f0_0;
    %assign/vec4 v0x7fa971d1e500_0, 5;
    %jmp T_2.10;
T_2.3 ;
    %load/vec4 v0x7fa971d1e590_0;
    %assign/vec4 v0x7fa971d14080_0, 0;
    %load/vec4 v0x7fa971d15280_0;
    %assign/vec4 v0x7fa971d1e500_0, 0;
    %jmp T_2.10;
T_2.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa971d14080_0, 0;
    %jmp T_2.10;
T_2.5 ;
    %load/vec4 v0x7fa971d151f0_0;
    %load/vec4 v0x7fa971d154b0_0;
    %and;
    %assign/vec4 v0x7fa971d14080_0, 0;
    %jmp T_2.10;
T_2.6 ;
    %load/vec4 v0x7fa971d151f0_0;
    %load/vec4 v0x7fa971d15280_0;
    %and;
    %assign/vec4 v0x7fa971d14080_0, 5;
    %jmp T_2.10;
T_2.7 ;
    %load/vec4 v0x7fa971d151f0_0;
    %load/vec4 v0x7fa971d15280_0;
    %or;
    %assign/vec4 v0x7fa971d14080_0, 5;
    %jmp T_2.10;
T_2.8 ;
    %load/vec4 v0x7fa971d1cd10_0;
    %assign/vec4 v0x7fa971d14080_0, 7;
    %load/vec4 v0x7fa971d1d170_0;
    %assign/vec4 v0x7fa971d1e500_0, 3;
    %jmp T_2.10;
T_2.10 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x7fa971d8c240;
T_3 ;
    %wait E_0x7fa971d62290;
    %load/vec4 v0x7fa971cf5910_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %load/vec4 v0x7fa971cf7930_0;
    %assign/vec4 v0x7fa971cf74d0_0, 10;
    %load/vec4 v0x7fa971cf78a0_0;
    %assign/vec4 v0x7fa971cf8b20_0, 5;
    %jmp T_3.10;
T_3.0 ;
    %load/vec4 v0x7fa971cf6ba0_0;
    %assign/vec4 v0x7fa971cf74d0_0, 5;
    %load/vec4 v0x7fa971cf6b10_0;
    %assign/vec4 v0x7fa971cf8b20_0, 1;
    %jmp T_3.10;
T_3.1 ;
    %load/vec4 v0x7fa971cf59a0_0;
    %assign/vec4 v0x7fa971cf74d0_0, 5;
    %load/vec4 v0x7fa971cf5ce0_0;
    %assign/vec4 v0x7fa971cf8b20_0, 5;
    %jmp T_3.10;
T_3.2 ;
    %load/vec4 v0x7fa971cf8bb0_0;
    %assign/vec4 v0x7fa971cf74d0_0, 5;
    %load/vec4 v0x7fa971cf5ce0_0;
    %assign/vec4 v0x7fa971cf8b20_0, 5;
    %jmp T_3.10;
T_3.3 ;
    %load/vec4 v0x7fa971cf8bb0_0;
    %assign/vec4 v0x7fa971cf74d0_0, 0;
    %load/vec4 v0x7fa971cf5d70_0;
    %assign/vec4 v0x7fa971cf8b20_0, 0;
    %jmp T_3.10;
T_3.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa971cf74d0_0, 0;
    %jmp T_3.10;
T_3.5 ;
    %load/vec4 v0x7fa971cf5ce0_0;
    %load/vec4 v0x7fa971cf9c40_0;
    %and;
    %assign/vec4 v0x7fa971cf74d0_0, 0;
    %jmp T_3.10;
T_3.6 ;
    %load/vec4 v0x7fa971cf5ce0_0;
    %load/vec4 v0x7fa971cf5d70_0;
    %and;
    %assign/vec4 v0x7fa971cf74d0_0, 5;
    %jmp T_3.10;
T_3.7 ;
    %load/vec4 v0x7fa971cf5ce0_0;
    %load/vec4 v0x7fa971cf5d70_0;
    %or;
    %assign/vec4 v0x7fa971cf74d0_0, 5;
    %jmp T_3.10;
T_3.8 ;
    %load/vec4 v0x7fa971d03da0_0;
    %assign/vec4 v0x7fa971cf74d0_0, 7;
    %load/vec4 v0x7fa971d04200_0;
    %assign/vec4 v0x7fa971cf8b20_0, 3;
    %jmp T_3.10;
T_3.10 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x7fa971d3b3d0;
T_4 ;
    %wait E_0x7fa971cf9d50;
    %load/vec4 v0x7fa971d52e60_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %load/vec4 v0x7fa971d55f00_0;
    %assign/vec4 v0x7fa971d55f90_0, 10;
    %load/vec4 v0x7fa971d54e70_0;
    %assign/vec4 v0x7fa971d5c540_0, 5;
    %jmp T_4.10;
T_4.0 ;
    %load/vec4 v0x7fa971d5c4b0_0;
    %assign/vec4 v0x7fa971d55f90_0, 5;
    %load/vec4 v0x7fa971d5c910_0;
    %assign/vec4 v0x7fa971d5c540_0, 1;
    %jmp T_4.10;
T_4.1 ;
    %load/vec4 v0x7fa971d54de0_0;
    %assign/vec4 v0x7fa971d55f90_0, 5;
    %load/vec4 v0x7fa971d53110_0;
    %assign/vec4 v0x7fa971d5c540_0, 5;
    %jmp T_4.10;
T_4.2 ;
    %load/vec4 v0x7fa971d5c0e0_0;
    %assign/vec4 v0x7fa971d55f90_0, 5;
    %load/vec4 v0x7fa971d53110_0;
    %assign/vec4 v0x7fa971d5c540_0, 5;
    %jmp T_4.10;
T_4.3 ;
    %load/vec4 v0x7fa971d5c0e0_0;
    %assign/vec4 v0x7fa971d55f90_0, 0;
    %load/vec4 v0x7fa971d52dd0_0;
    %assign/vec4 v0x7fa971d5c540_0, 0;
    %jmp T_4.10;
T_4.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa971d55f90_0, 0;
    %jmp T_4.10;
T_4.5 ;
    %load/vec4 v0x7fa971d53110_0;
    %load/vec4 v0x7fa971d5c170_0;
    %and;
    %assign/vec4 v0x7fa971d55f90_0, 0;
    %jmp T_4.10;
T_4.6 ;
    %load/vec4 v0x7fa971d53110_0;
    %load/vec4 v0x7fa971d52dd0_0;
    %and;
    %assign/vec4 v0x7fa971d55f90_0, 5;
    %jmp T_4.10;
T_4.7 ;
    %load/vec4 v0x7fa971d53110_0;
    %load/vec4 v0x7fa971d52dd0_0;
    %or;
    %assign/vec4 v0x7fa971d55f90_0, 5;
    %jmp T_4.10;
T_4.8 ;
    %load/vec4 v0x7fa971d5ecb0_0;
    %assign/vec4 v0x7fa971d55f90_0, 7;
    %load/vec4 v0x7fa971d5ec20_0;
    %assign/vec4 v0x7fa971d5c540_0, 3;
    %jmp T_4.10;
T_4.10 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x7fa971d326b0;
T_5 ;
    %wait E_0x7fa971d531a0;
    %load/vec4 v0x7fa971ceeb80_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %load/vec4 v0x7fa971cee840_0;
    %assign/vec4 v0x7fa971cee3e0_0, 10;
    %load/vec4 v0x7fa971cee7b0_0;
    %assign/vec4 v0x7fa971cecfb0_0, 5;
    %jmp T_5.10;
T_5.0 ;
    %load/vec4 v0x7fa971cf0fb0_0;
    %assign/vec4 v0x7fa971cee3e0_0, 5;
    %load/vec4 v0x7fa971cf0f20_0;
    %assign/vec4 v0x7fa971cecfb0_0, 1;
    %jmp T_5.10;
T_5.1 ;
    %load/vec4 v0x7fa971ceec10_0;
    %assign/vec4 v0x7fa971cee3e0_0, 5;
    %load/vec4 v0x7fa971cec810_0;
    %assign/vec4 v0x7fa971cecfb0_0, 5;
    %jmp T_5.10;
T_5.2 ;
    %load/vec4 v0x7fa971ced040_0;
    %assign/vec4 v0x7fa971cee3e0_0, 5;
    %load/vec4 v0x7fa971cec810_0;
    %assign/vec4 v0x7fa971cecfb0_0, 5;
    %jmp T_5.10;
T_5.3 ;
    %load/vec4 v0x7fa971ced040_0;
    %assign/vec4 v0x7fa971cee3e0_0, 0;
    %load/vec4 v0x7fa971cec8a0_0;
    %assign/vec4 v0x7fa971cecfb0_0, 0;
    %jmp T_5.10;
T_5.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa971cee3e0_0, 0;
    %jmp T_5.10;
T_5.5 ;
    %load/vec4 v0x7fa971cec810_0;
    %load/vec4 v0x7fa971cecbe0_0;
    %and;
    %assign/vec4 v0x7fa971cee3e0_0, 0;
    %jmp T_5.10;
T_5.6 ;
    %load/vec4 v0x7fa971cec810_0;
    %load/vec4 v0x7fa971cec8a0_0;
    %and;
    %assign/vec4 v0x7fa971cee3e0_0, 5;
    %jmp T_5.10;
T_5.7 ;
    %load/vec4 v0x7fa971cec810_0;
    %load/vec4 v0x7fa971cec8a0_0;
    %or;
    %assign/vec4 v0x7fa971cee3e0_0, 5;
    %jmp T_5.10;
T_5.8 ;
    %load/vec4 v0x7fa971ceddf0_0;
    %assign/vec4 v0x7fa971cee3e0_0, 7;
    %load/vec4 v0x7fa971cee140_0;
    %assign/vec4 v0x7fa971cecfb0_0, 3;
    %jmp T_5.10;
T_5.10 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x7fa971d29990;
T_6 ;
    %wait E_0x7fa971ceccf0;
    %load/vec4 v0x7fa971d04f50_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %load/vec4 v0x7fa971cf9250_0;
    %assign/vec4 v0x7fa971cf9870_0, 10;
    %load/vec4 v0x7fa971cf91c0_0;
    %assign/vec4 v0x7fa971d05e60_0, 5;
    %jmp T_6.10;
T_6.0 ;
    %load/vec4 v0x7fa971d0dd00_0;
    %assign/vec4 v0x7fa971cf9870_0, 5;
    %load/vec4 v0x7fa971d0dc70_0;
    %assign/vec4 v0x7fa971d05e60_0, 1;
    %jmp T_6.10;
T_6.1 ;
    %load/vec4 v0x7fa971d04fe0_0;
    %assign/vec4 v0x7fa971cf9870_0, 5;
    %load/vec4 v0x7fa971d03380_0;
    %assign/vec4 v0x7fa971d05e60_0, 5;
    %jmp T_6.10;
T_6.2 ;
    %load/vec4 v0x7fa971d05ef0_0;
    %assign/vec4 v0x7fa971cf9870_0, 5;
    %load/vec4 v0x7fa971d03380_0;
    %assign/vec4 v0x7fa971d05e60_0, 5;
    %jmp T_6.10;
T_6.3 ;
    %load/vec4 v0x7fa971d05ef0_0;
    %assign/vec4 v0x7fa971cf9870_0, 0;
    %load/vec4 v0x7fa971d03410_0;
    %assign/vec4 v0x7fa971d05e60_0, 0;
    %jmp T_6.10;
T_6.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa971cf9870_0, 0;
    %jmp T_6.10;
T_6.5 ;
    %load/vec4 v0x7fa971d03380_0;
    %load/vec4 v0x7fa971d06510_0;
    %and;
    %assign/vec4 v0x7fa971cf9870_0, 0;
    %jmp T_6.10;
T_6.6 ;
    %load/vec4 v0x7fa971d03380_0;
    %load/vec4 v0x7fa971d03410_0;
    %and;
    %assign/vec4 v0x7fa971cf9870_0, 5;
    %jmp T_6.10;
T_6.7 ;
    %load/vec4 v0x7fa971d03380_0;
    %load/vec4 v0x7fa971d03410_0;
    %or;
    %assign/vec4 v0x7fa971cf9870_0, 5;
    %jmp T_6.10;
T_6.8 ;
    %load/vec4 v0x7fa971d0f230_0;
    %assign/vec4 v0x7fa971cf9870_0, 7;
    %load/vec4 v0x7fa971d0ec10_0;
    %assign/vec4 v0x7fa971d05e60_0, 3;
    %jmp T_6.10;
T_6.10 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x7fa971cf66e0;
T_7 ;
    %wait E_0x7fa971d05f80;
    %load/vec4 v0x7fa971ced9c0_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %load/vec4 v0x7fa971cef620_0;
    %assign/vec4 v0x7fa971ce72b0_0, 10;
    %load/vec4 v0x7fa971cef590_0;
    %assign/vec4 v0x7fa971d42b30_0, 5;
    %jmp T_7.10;
T_7.0 ;
    %load/vec4 v0x7fa971d40ff0_0;
    %assign/vec4 v0x7fa971ce72b0_0, 5;
    %load/vec4 v0x7fa971d40f60_0;
    %assign/vec4 v0x7fa971d42b30_0, 1;
    %jmp T_7.10;
T_7.1 ;
    %load/vec4 v0x7fa971ceda50_0;
    %assign/vec4 v0x7fa971ce72b0_0, 5;
    %load/vec4 v0x7fa971cf0b50_0;
    %assign/vec4 v0x7fa971d42b30_0, 5;
    %jmp T_7.10;
T_7.2 ;
    %load/vec4 v0x7fa971d42bc0_0;
    %assign/vec4 v0x7fa971ce72b0_0, 5;
    %load/vec4 v0x7fa971cf0b50_0;
    %assign/vec4 v0x7fa971d42b30_0, 5;
    %jmp T_7.10;
T_7.3 ;
    %load/vec4 v0x7fa971d42bc0_0;
    %assign/vec4 v0x7fa971ce72b0_0, 0;
    %load/vec4 v0x7fa971cf0be0_0;
    %assign/vec4 v0x7fa971d42b30_0, 0;
    %jmp T_7.10;
T_7.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa971ce72b0_0, 0;
    %jmp T_7.10;
T_7.5 ;
    %load/vec4 v0x7fa971cf0b50_0;
    %load/vec4 v0x7fa971cf04a0_0;
    %and;
    %assign/vec4 v0x7fa971ce72b0_0, 0;
    %jmp T_7.10;
T_7.6 ;
    %load/vec4 v0x7fa971cf0b50_0;
    %load/vec4 v0x7fa971cf0be0_0;
    %and;
    %assign/vec4 v0x7fa971ce72b0_0, 5;
    %jmp T_7.10;
T_7.7 ;
    %load/vec4 v0x7fa971cf0b50_0;
    %load/vec4 v0x7fa971cf0be0_0;
    %or;
    %assign/vec4 v0x7fa971ce72b0_0, 5;
    %jmp T_7.10;
T_7.8 ;
    %load/vec4 v0x7fa971d43a40_0;
    %assign/vec4 v0x7fa971ce72b0_0, 7;
    %load/vec4 v0x7fa971d4b8e0_0;
    %assign/vec4 v0x7fa971d42b30_0, 3;
    %jmp T_7.10;
T_7.10 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x7fa971ce7960;
T_8 ;
    %wait E_0x7fa971d42c50;
    %load/vec4 v0x7fa971db9660_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %load/vec4 v0x7fa971dbb2c0_0;
    %assign/vec4 v0x7fa971d93260_0, 10;
    %load/vec4 v0x7fa971dbb230_0;
    %assign/vec4 v0x7fa971dccc70_0, 5;
    %jmp T_8.10;
T_8.0 ;
    %load/vec4 v0x7fa971dcb130_0;
    %assign/vec4 v0x7fa971d93260_0, 5;
    %load/vec4 v0x7fa971dcb0a0_0;
    %assign/vec4 v0x7fa971dccc70_0, 1;
    %jmp T_8.10;
T_8.1 ;
    %load/vec4 v0x7fa971db96f0_0;
    %assign/vec4 v0x7fa971d93260_0, 5;
    %load/vec4 v0x7fa971dc3f50_0;
    %assign/vec4 v0x7fa971dccc70_0, 5;
    %jmp T_8.10;
T_8.2 ;
    %load/vec4 v0x7fa971dccd00_0;
    %assign/vec4 v0x7fa971d93260_0, 5;
    %load/vec4 v0x7fa971dc3f50_0;
    %assign/vec4 v0x7fa971dccc70_0, 5;
    %jmp T_8.10;
T_8.3 ;
    %load/vec4 v0x7fa971dccd00_0;
    %assign/vec4 v0x7fa971d93260_0, 0;
    %load/vec4 v0x7fa971dc3fe0_0;
    %assign/vec4 v0x7fa971dccc70_0, 0;
    %jmp T_8.10;
T_8.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa971d93260_0, 0;
    %jmp T_8.10;
T_8.5 ;
    %load/vec4 v0x7fa971dc3f50_0;
    %load/vec4 v0x7fa971dc2380_0;
    %and;
    %assign/vec4 v0x7fa971d93260_0, 0;
    %jmp T_8.10;
T_8.6 ;
    %load/vec4 v0x7fa971dc3f50_0;
    %load/vec4 v0x7fa971dc3fe0_0;
    %and;
    %assign/vec4 v0x7fa971d93260_0, 5;
    %jmp T_8.10;
T_8.7 ;
    %load/vec4 v0x7fa971dc3f50_0;
    %load/vec4 v0x7fa971dc3fe0_0;
    %or;
    %assign/vec4 v0x7fa971d93260_0, 5;
    %jmp T_8.10;
T_8.8 ;
    %load/vec4 v0x7fa971dd3dc0_0;
    %assign/vec4 v0x7fa971d93260_0, 7;
    %load/vec4 v0x7fa971dde740_0;
    %assign/vec4 v0x7fa971dccc70_0, 3;
    %jmp T_8.10;
T_8.10 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x7fa971d94e30;
T_9 ;
    %wait E_0x7fa971dd3ee0;
    %load/vec4 v0x7fa971d1d580_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_9.8, 6;
    %load/vec4 v0x7fa971d147d0_0;
    %assign/vec4 v0x7fa971d14860_0, 10;
    %load/vec4 v0x7fa971d1f140_0;
    %assign/vec4 v0x7fa971d30b80_0, 5;
    %jmp T_9.10;
T_9.0 ;
    %load/vec4 v0x7fa971d30af0_0;
    %assign/vec4 v0x7fa971d14860_0, 5;
    %load/vec4 v0x7fa971d2efb0_0;
    %assign/vec4 v0x7fa971d30b80_0, 1;
    %jmp T_9.10;
T_9.1 ;
    %load/vec4 v0x7fa971d1f0b0_0;
    %assign/vec4 v0x7fa971d14860_0, 5;
    %load/vec4 v0x7fa971d27e50_0;
    %assign/vec4 v0x7fa971d30b80_0, 5;
    %jmp T_9.10;
T_9.2 ;
    %load/vec4 v0x7fa971d26210_0;
    %assign/vec4 v0x7fa971d14860_0, 5;
    %load/vec4 v0x7fa971d27e50_0;
    %assign/vec4 v0x7fa971d30b80_0, 5;
    %jmp T_9.10;
T_9.3 ;
    %load/vec4 v0x7fa971d26210_0;
    %assign/vec4 v0x7fa971d14860_0, 0;
    %load/vec4 v0x7fa971d1d4f0_0;
    %assign/vec4 v0x7fa971d30b80_0, 0;
    %jmp T_9.10;
T_9.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa971d14860_0, 0;
    %jmp T_9.10;
T_9.5 ;
    %load/vec4 v0x7fa971d27e50_0;
    %load/vec4 v0x7fa971d262a0_0;
    %and;
    %assign/vec4 v0x7fa971d14860_0, 0;
    %jmp T_9.10;
T_9.6 ;
    %load/vec4 v0x7fa971d27e50_0;
    %load/vec4 v0x7fa971d1d4f0_0;
    %and;
    %assign/vec4 v0x7fa971d14860_0, 5;
    %jmp T_9.10;
T_9.7 ;
    %load/vec4 v0x7fa971d27e50_0;
    %load/vec4 v0x7fa971d1d4f0_0;
    %or;
    %assign/vec4 v0x7fa971d14860_0, 5;
    %jmp T_9.10;
T_9.8 ;
    %load/vec4 v0x7fa971d37cd0_0;
    %assign/vec4 v0x7fa971d14860_0, 7;
    %load/vec4 v0x7fa971d37c40_0;
    %assign/vec4 v0x7fa971d30b80_0, 3;
    %jmp T_9.10;
T_9.10 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x7fa971d9e150;
T_10 ;
    %wait E_0x7fa971d36310;
    %load/vec4 v0x7fa971de40f0_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_10.8, 6;
    %load/vec4 v0x7fa971de54b0_0;
    %assign/vec4 v0x7fa971db52b0_0, 10;
    %load/vec4 v0x7fa971de5420_0;
    %assign/vec4 v0x7fa971d42fe0_0, 5;
    %jmp T_10.10;
T_10.0 ;
    %load/vec4 v0x7fa971d48b70_0;
    %assign/vec4 v0x7fa971db52b0_0, 5;
    %load/vec4 v0x7fa971d48ed0_0;
    %assign/vec4 v0x7fa971d42fe0_0, 1;
    %jmp T_10.10;
T_10.1 ;
    %load/vec4 v0x7fa971de4180_0;
    %assign/vec4 v0x7fa971db52b0_0, 5;
    %load/vec4 v0x7fa971cefa40_0;
    %assign/vec4 v0x7fa971d42fe0_0, 5;
    %jmp T_10.10;
T_10.2 ;
    %load/vec4 v0x7fa971d401b0_0;
    %assign/vec4 v0x7fa971db52b0_0, 5;
    %load/vec4 v0x7fa971cefa40_0;
    %assign/vec4 v0x7fa971d42fe0_0, 5;
    %jmp T_10.10;
T_10.3 ;
    %load/vec4 v0x7fa971d401b0_0;
    %assign/vec4 v0x7fa971db52b0_0, 0;
    %load/vec4 v0x7fa971ce6850_0;
    %assign/vec4 v0x7fa971d42fe0_0, 0;
    %jmp T_10.10;
T_10.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa971db52b0_0, 0;
    %jmp T_10.10;
T_10.5 ;
    %load/vec4 v0x7fa971cefa40_0;
    %load/vec4 v0x7fa971d3fe50_0;
    %and;
    %assign/vec4 v0x7fa971db52b0_0, 0;
    %jmp T_10.10;
T_10.6 ;
    %load/vec4 v0x7fa971cefa40_0;
    %load/vec4 v0x7fa971ce6850_0;
    %and;
    %assign/vec4 v0x7fa971db52b0_0, 5;
    %jmp T_10.10;
T_10.7 ;
    %load/vec4 v0x7fa971cefa40_0;
    %load/vec4 v0x7fa971ce6850_0;
    %or;
    %assign/vec4 v0x7fa971db52b0_0, 5;
    %jmp T_10.10;
T_10.8 ;
    %load/vec4 v0x7fa971d51bf0_0;
    %assign/vec4 v0x7fa971db52b0_0, 7;
    %load/vec4 v0x7fa971d54a20_0;
    %assign/vec4 v0x7fa971d42fe0_0, 3;
    %jmp T_10.10;
T_10.10 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x7fa971ddecb0;
T_11 ;
    %wait E_0x7fa971daca10;
    %load/vec4 v0x7fa971da76e0_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_11.7, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_11.8, 6;
    %load/vec4 v0x7fa971da8890_0;
    %assign/vec4 v0x7fa971da48a0_0, 10;
    %load/vec4 v0x7fa971da8800_0;
    %assign/vec4 v0x7fa971daea70_0, 5;
    %jmp T_11.10;
T_11.0 ;
    %load/vec4 v0x7fa971dae9e0_0;
    %assign/vec4 v0x7fa971da48a0_0, 5;
    %load/vec4 v0x7fa971daee40_0;
    %assign/vec4 v0x7fa971daea70_0, 1;
    %jmp T_11.10;
T_11.1 ;
    %load/vec4 v0x7fa971da7770_0;
    %assign/vec4 v0x7fa971da48a0_0, 5;
    %load/vec4 v0x7fa971da56d0_0;
    %assign/vec4 v0x7fa971daea70_0, 5;
    %jmp T_11.10;
T_11.2 ;
    %load/vec4 v0x7fa971da5990_0;
    %assign/vec4 v0x7fa971da48a0_0, 5;
    %load/vec4 v0x7fa971da56d0_0;
    %assign/vec4 v0x7fa971daea70_0, 5;
    %jmp T_11.10;
T_11.3 ;
    %load/vec4 v0x7fa971da5990_0;
    %assign/vec4 v0x7fa971da48a0_0, 0;
    %load/vec4 v0x7fa971da5760_0;
    %assign/vec4 v0x7fa971daea70_0, 0;
    %jmp T_11.10;
T_11.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa971da48a0_0, 0;
    %jmp T_11.10;
T_11.5 ;
    %load/vec4 v0x7fa971da56d0_0;
    %load/vec4 v0x7fa971da5a20_0;
    %and;
    %assign/vec4 v0x7fa971da48a0_0, 0;
    %jmp T_11.10;
T_11.6 ;
    %load/vec4 v0x7fa971da56d0_0;
    %load/vec4 v0x7fa971da5760_0;
    %and;
    %assign/vec4 v0x7fa971da48a0_0, 5;
    %jmp T_11.10;
T_11.7 ;
    %load/vec4 v0x7fa971da56d0_0;
    %load/vec4 v0x7fa971da5760_0;
    %or;
    %assign/vec4 v0x7fa971da48a0_0, 5;
    %jmp T_11.10;
T_11.8 ;
    %load/vec4 v0x7fa971daf180_0;
    %assign/vec4 v0x7fa971da48a0_0, 7;
    %load/vec4 v0x7fa971dad280_0;
    %assign/vec4 v0x7fa971daea70_0, 3;
    %jmp T_11.10;
T_11.10 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x7fa971dd5f90;
T_12 ;
    %wait E_0x7fa971d37210;
    %load/vec4 v0x7fa971dddb00_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_12.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_12.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_12.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_12.7, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_12.8, 6;
    %load/vec4 v0x7fa971dd4b40_0;
    %assign/vec4 v0x7fa971dd47f0_0, 10;
    %load/vec4 v0x7fa971dd4ab0_0;
    %assign/vec4 v0x7fa971ddc760_0, 5;
    %jmp T_12.10;
T_12.0 ;
    %load/vec4 v0x7fa971ddc6d0_0;
    %assign/vec4 v0x7fa971dd47f0_0, 5;
    %load/vec4 v0x7fa971de06d0_0;
    %assign/vec4 v0x7fa971ddc760_0, 1;
    %jmp T_12.10;
T_12.1 ;
    %load/vec4 v0x7fa971dddb90_0;
    %assign/vec4 v0x7fa971dd47f0_0, 5;
    %load/vec4 v0x7fa971ddded0_0;
    %assign/vec4 v0x7fa971ddc760_0, 5;
    %jmp T_12.10;
T_12.2 ;
    %load/vec4 v0x7fa971dde2a0_0;
    %assign/vec4 v0x7fa971dd47f0_0, 5;
    %load/vec4 v0x7fa971ddded0_0;
    %assign/vec4 v0x7fa971ddc760_0, 5;
    %jmp T_12.10;
T_12.3 ;
    %load/vec4 v0x7fa971dde2a0_0;
    %assign/vec4 v0x7fa971dd47f0_0, 0;
    %load/vec4 v0x7fa971dddf60_0;
    %assign/vec4 v0x7fa971ddc760_0, 0;
    %jmp T_12.10;
T_12.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa971dd47f0_0, 0;
    %jmp T_12.10;
T_12.5 ;
    %load/vec4 v0x7fa971ddded0_0;
    %load/vec4 v0x7fa971dde330_0;
    %and;
    %assign/vec4 v0x7fa971dd47f0_0, 0;
    %jmp T_12.10;
T_12.6 ;
    %load/vec4 v0x7fa971ddded0_0;
    %load/vec4 v0x7fa971dddf60_0;
    %and;
    %assign/vec4 v0x7fa971dd47f0_0, 5;
    %jmp T_12.10;
T_12.7 ;
    %load/vec4 v0x7fa971ddded0_0;
    %load/vec4 v0x7fa971dddf60_0;
    %or;
    %assign/vec4 v0x7fa971dd47f0_0, 5;
    %jmp T_12.10;
T_12.8 ;
    %load/vec4 v0x7fa971ddf520_0;
    %assign/vec4 v0x7fa971dd47f0_0, 7;
    %load/vec4 v0x7fa971ddd5a0_0;
    %assign/vec4 v0x7fa971ddc760_0, 3;
    %jmp T_12.10;
T_12.10 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x7fa971dcd270;
T_13 ;
    %wait E_0x7fa971d6b4d0;
    %load/vec4 v0x7fa971dc3770_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %load/vec4 v0x7fa971dc3430_0;
    %assign/vec4 v0x7fa971dba350_0, 10;
    %load/vec4 v0x7fa971dc33a0_0;
    %assign/vec4 v0x7fa971dc5f70_0, 5;
    %jmp T_13.10;
T_13.0 ;
    %load/vec4 v0x7fa971dc5ee0_0;
    %assign/vec4 v0x7fa971dba350_0, 5;
    %load/vec4 v0x7fa971dc4e50_0;
    %assign/vec4 v0x7fa971dc5f70_0, 1;
    %jmp T_13.10;
T_13.1 ;
    %load/vec4 v0x7fa971dc3800_0;
    %assign/vec4 v0x7fa971dba350_0, 5;
    %load/vec4 v0x7fa971dc3b40_0;
    %assign/vec4 v0x7fa971dc5f70_0, 5;
    %jmp T_13.10;
T_13.2 ;
    %load/vec4 v0x7fa971dc1f70_0;
    %assign/vec4 v0x7fa971dba350_0, 5;
    %load/vec4 v0x7fa971dc3b40_0;
    %assign/vec4 v0x7fa971dc5f70_0, 5;
    %jmp T_13.10;
T_13.3 ;
    %load/vec4 v0x7fa971dc1f70_0;
    %assign/vec4 v0x7fa971dba350_0, 0;
    %load/vec4 v0x7fa971dc3bd0_0;
    %assign/vec4 v0x7fa971dc5f70_0, 0;
    %jmp T_13.10;
T_13.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa971dba350_0, 0;
    %jmp T_13.10;
T_13.5 ;
    %load/vec4 v0x7fa971dc3b40_0;
    %load/vec4 v0x7fa971dc2000_0;
    %and;
    %assign/vec4 v0x7fa971dba350_0, 0;
    %jmp T_13.10;
T_13.6 ;
    %load/vec4 v0x7fa971dc3b40_0;
    %load/vec4 v0x7fa971dc3bd0_0;
    %and;
    %assign/vec4 v0x7fa971dba350_0, 5;
    %jmp T_13.10;
T_13.7 ;
    %load/vec4 v0x7fa971dc3b40_0;
    %load/vec4 v0x7fa971dc3bd0_0;
    %or;
    %assign/vec4 v0x7fa971dba350_0, 5;
    %jmp T_13.10;
T_13.8 ;
    %load/vec4 v0x7fa971dc2db0_0;
    %assign/vec4 v0x7fa971dba350_0, 7;
    %load/vec4 v0x7fa971dc3100_0;
    %assign/vec4 v0x7fa971dc5f70_0, 3;
    %jmp T_13.10;
T_13.10 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x7fa971dc4550;
T_14 ;
    %wait E_0x7fa971d959c0;
    %load/vec4 v0x7fa971d8dbd0_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %load/vec4 v0x7fa971d89cf0_0;
    %assign/vec4 v0x7fa971d89890_0, 10;
    %load/vec4 v0x7fa971d89c60_0;
    %assign/vec4 v0x7fa971d8ad60_0, 5;
    %jmp T_14.10;
T_14.0 ;
    %load/vec4 v0x7fa971d94310_0;
    %assign/vec4 v0x7fa971d89890_0, 5;
    %load/vec4 v0x7fa971d94280_0;
    %assign/vec4 v0x7fa971d8ad60_0, 1;
    %jmp T_14.10;
T_14.1 ;
    %load/vec4 v0x7fa971d8dc60_0;
    %assign/vec4 v0x7fa971d89890_0, 5;
    %load/vec4 v0x7fa971d8cab0_0;
    %assign/vec4 v0x7fa971d8ad60_0, 5;
    %jmp T_14.10;
T_14.2 ;
    %load/vec4 v0x7fa971d8adf0_0;
    %assign/vec4 v0x7fa971d89890_0, 5;
    %load/vec4 v0x7fa971d8cab0_0;
    %assign/vec4 v0x7fa971d8ad60_0, 5;
    %jmp T_14.10;
T_14.3 ;
    %load/vec4 v0x7fa971d8adf0_0;
    %assign/vec4 v0x7fa971d89890_0, 0;
    %load/vec4 v0x7fa971d8cb40_0;
    %assign/vec4 v0x7fa971d8ad60_0, 0;
    %jmp T_14.10;
T_14.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa971d89890_0, 0;
    %jmp T_14.10;
T_14.5 ;
    %load/vec4 v0x7fa971d8cab0_0;
    %load/vec4 v0x7fa971d8aaa0_0;
    %and;
    %assign/vec4 v0x7fa971d89890_0, 0;
    %jmp T_14.10;
T_14.6 ;
    %load/vec4 v0x7fa971d8cab0_0;
    %load/vec4 v0x7fa971d8cb40_0;
    %and;
    %assign/vec4 v0x7fa971d89890_0, 5;
    %jmp T_14.10;
T_14.7 ;
    %load/vec4 v0x7fa971d8cab0_0;
    %load/vec4 v0x7fa971d8cb40_0;
    %or;
    %assign/vec4 v0x7fa971d89890_0, 5;
    %jmp T_14.10;
T_14.8 ;
    %load/vec4 v0x7fa971d94a20_0;
    %assign/vec4 v0x7fa971d89890_0, 7;
    %load/vec4 v0x7fa971d92740_0;
    %assign/vec4 v0x7fa971d8ad60_0, 3;
    %jmp T_14.10;
T_14.10 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x7fa971dbb830;
T_15 ;
    %wait E_0x7fa971d8abb0;
    %load/vec4 v0x7fa971d390c0_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_15.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_15.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_15.2, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_15.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_15.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_15.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_15.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_15.7, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_15.8, 6;
    %load/vec4 v0x7fa971d2fc10_0;
    %assign/vec4 v0x7fa971d2fca0_0, 10;
    %load/vec4 v0x7fa971d38cf0_0;
    %assign/vec4 v0x7fa971d3b830_0, 5;
    %jmp T_15.10;
T_15.0 ;
    %load/vec4 v0x7fa971d3b7a0_0;
    %assign/vec4 v0x7fa971d2fca0_0, 5;
    %load/vec4 v0x7fa971d3a710_0;
    %assign/vec4 v0x7fa971d3b830_0, 1;
    %jmp T_15.10;
T_15.1 ;
    %load/vec4 v0x7fa971d38c60_0;
    %assign/vec4 v0x7fa971d2fca0_0, 5;
    %load/vec4 v0x7fa971d39480_0;
    %assign/vec4 v0x7fa971d3b830_0, 5;
    %jmp T_15.10;
T_15.2 ;
    %load/vec4 v0x7fa971d37830_0;
    %assign/vec4 v0x7fa971d2fca0_0, 5;
    %load/vec4 v0x7fa971d39480_0;
    %assign/vec4 v0x7fa971d3b830_0, 5;
    %jmp T_15.10;
T_15.3 ;
    %load/vec4 v0x7fa971d37830_0;
    %assign/vec4 v0x7fa971d2fca0_0, 0;
    %load/vec4 v0x7fa971d39030_0;
    %assign/vec4 v0x7fa971d3b830_0, 0;
    %jmp T_15.10;
T_15.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa971d2fca0_0, 0;
    %jmp T_15.10;
T_15.5 ;
    %load/vec4 v0x7fa971d39480_0;
    %load/vec4 v0x7fa971d378c0_0;
    %and;
    %assign/vec4 v0x7fa971d2fca0_0, 0;
    %jmp T_15.10;
T_15.6 ;
    %load/vec4 v0x7fa971d39480_0;
    %load/vec4 v0x7fa971d39030_0;
    %and;
    %assign/vec4 v0x7fa971d2fca0_0, 5;
    %jmp T_15.10;
T_15.7 ;
    %load/vec4 v0x7fa971d39480_0;
    %load/vec4 v0x7fa971d39030_0;
    %or;
    %assign/vec4 v0x7fa971d2fca0_0, 5;
    %jmp T_15.10;
T_15.8 ;
    %load/vec4 v0x7fa971d389c0_0;
    %assign/vec4 v0x7fa971d2fca0_0, 7;
    %load/vec4 v0x7fa971d38930_0;
    %assign/vec4 v0x7fa971d3b830_0, 3;
    %jmp T_15.10;
T_15.10 ;
    %pop/vec4 1;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x7fa971db1150;
T_16 ;
    %wait E_0x7fa971df7a30;
    %load/vec4 v0x7fa971c1b900_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_16.0, 4;
    %load/vec4 v0x7fa971c2f4a0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_16.2, 4;
    %load/vec4 v0x7fa971d049e0_0;
    %store/vec4 v0x7fa971d52430_0, 0, 16;
    %jmp T_16.3;
T_16.2 ;
    %load/vec4 v0x7fa971c1b990_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_16.4, 4;
    %load/vec4 v0x7fa971d18320_0;
    %store/vec4 v0x7fa971d52430_0, 0, 16;
    %jmp T_16.5;
T_16.4 ;
    %load/vec4 v0x7fa971d49710_0;
    %store/vec4 v0x7fa971d52430_0, 0, 16;
T_16.5 ;
T_16.3 ;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x7fa971c22f00_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_16.6, 4;
    %load/vec4 v0x7fa971c2f4a0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_16.8, 4;
    %load/vec4 v0x7fa971d049e0_0;
    %store/vec4 v0x7fa971d53f70_0, 0, 16;
    %jmp T_16.9;
T_16.8 ;
    %load/vec4 v0x7fa971c1b990_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_16.10, 4;
    %load/vec4 v0x7fa971d18320_0;
    %store/vec4 v0x7fa971d53f70_0, 0, 16;
    %jmp T_16.11;
T_16.10 ;
    %load/vec4 v0x7fa971ce5e30_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_16.12, 4;
    %load/vec4 v0x7fa971d54000_0;
    %store/vec4 v0x7fa971d53f70_0, 0, 16;
    %jmp T_16.13;
T_16.12 ;
    %load/vec4 v0x7fa971d49710_0;
    %store/vec4 v0x7fa971d53f70_0, 0, 16;
T_16.13 ;
T_16.11 ;
T_16.9 ;
T_16.6 ;
T_16.1 ;
    %load/vec4 v0x7fa971c1bab0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_16.14, 4;
    %load/vec4 v0x7fa971c2f4a0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_16.16, 4;
    %load/vec4 v0x7fa971d049e0_0;
    %store/vec4 v0x7fa971d49680_0, 0, 16;
    %jmp T_16.17;
T_16.16 ;
    %load/vec4 v0x7fa971c1b990_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_16.18, 4;
    %load/vec4 v0x7fa971d18320_0;
    %store/vec4 v0x7fa971d49680_0, 0, 16;
    %jmp T_16.19;
T_16.18 ;
    %load/vec4 v0x7fa971ce5e30_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_16.20, 4;
    %load/vec4 v0x7fa971d54000_0;
    %store/vec4 v0x7fa971d49680_0, 0, 16;
    %jmp T_16.21;
T_16.20 ;
    %load/vec4 v0x7fa971d4b250_0;
    %store/vec4 v0x7fa971d49680_0, 0, 16;
T_16.21 ;
T_16.19 ;
T_16.17 ;
T_16.14 ;
    %load/vec4 v0x7fa971c09010_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_16.22, 4;
    %load/vec4 v0x7fa971d42530_0;
    %store/vec4 v0x7fa971d049e0_0, 0, 16;
    %jmp T_16.23;
T_16.22 ;
    %load/vec4 v0x7fa971c09010_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_16.24, 4;
    %load/vec4 v0x7fa971d42530_0;
    %store/vec4 v0x7fa971d18320_0, 0, 16;
    %jmp T_16.25;
T_16.24 ;
    %load/vec4 v0x7fa971c09010_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_16.26, 4;
    %load/vec4 v0x7fa971d42530_0;
    %store/vec4 v0x7fa971d54000_0, 0, 16;
T_16.26 ;
T_16.25 ;
T_16.23 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x7fa971db0aa0;
T_17 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa971dfba30_0, 0, 1;
    %end;
    .thread T_17;
    .scope S_0x7fa971db0aa0;
T_18 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x7fa971dfb7f0_0, 0, 7;
    %end;
    .thread T_18;
    .scope S_0x7fa971db0aa0;
T_19 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa971c0e560_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa971c0e680_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa971dfb9a0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fa971dfbc50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa971c0e4d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa971dfb910_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa971c05ab0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa971c0e5f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa971dfb880_0, 0;
    %end;
    .thread T_19;
    .scope S_0x7fa971db0aa0;
T_20 ;
    %wait E_0x7fa971df7a30;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa971c0e560_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa971c0e680_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa971dfb9a0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fa971dfbc50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa971c0e4d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa971dfb910_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa971c05ab0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa971c0e5f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa971dfb880_0, 0;
    %load/vec4 v0x7fa971dfbac0_0;
    %parti/s 4, 0, 2;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_20.0, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_20.1, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_20.2, 6;
    %load/vec4 v0x7fa971dfbac0_0;
    %parti/s 1, 9, 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_20.5, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fa971c0e4d0_0, 0;
    %jmp T_20.6;
T_20.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa971c0e4d0_0, 0;
T_20.6 ;
    %load/vec4 v0x7fa971dfbac0_0;
    %parti/s 1, 8, 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_20.7, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fa971dfb910_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa971c05ab0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa971c0e5f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa971dfb880_0, 0;
    %jmp T_20.8;
T_20.7 ;
    %load/vec4 v0x7fa971dfbac0_0;
    %parti/s 2, 6, 4;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_20.9, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fa971c05ab0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa971c0e5f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa971dfb880_0, 0;
    %jmp T_20.10;
T_20.9 ;
    %load/vec4 v0x7fa971dfbac0_0;
    %parti/s 2, 6, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_20.11, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa971c05ab0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fa971c0e5f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa971dfb880_0, 0;
    %jmp T_20.12;
T_20.11 ;
    %load/vec4 v0x7fa971dfbac0_0;
    %parti/s 2, 6, 4;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_20.13, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa971c05ab0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa971c0e5f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fa971dfb880_0, 0;
    %jmp T_20.14;
T_20.13 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa971c05ab0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa971c0e5f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa971dfb880_0, 0;
T_20.14 ;
T_20.12 ;
T_20.10 ;
T_20.8 ;
    %load/vec4 v0x7fa971dfbac0_0;
    %parti/s 2, 4, 4;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_20.15, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fa971dfbc50_0, 0, 2;
    %jmp T_20.16;
T_20.15 ;
    %load/vec4 v0x7fa971dfbac0_0;
    %parti/s 2, 4, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_20.17, 4;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fa971dfbc50_0, 0, 2;
    %jmp T_20.18;
T_20.17 ;
    %load/vec4 v0x7fa971dfbac0_0;
    %parti/s 2, 4, 4;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_20.19, 4;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7fa971dfbc50_0, 0, 2;
    %jmp T_20.20;
T_20.19 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fa971dfbc50_0, 0, 2;
T_20.20 ;
T_20.18 ;
T_20.16 ;
    %jmp T_20.4;
T_20.0 ;
    %load/vec4 v0x7fa971dfbac0_0;
    %parti/s 4, 0, 2;
    %pad/u 32;
    %cmpi/e 9, 0, 32;
    %jmp/0xz  T_20.21, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fa971c0e560_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa971c0e680_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa971dfb9a0_0, 0;
    %jmp T_20.22;
T_20.21 ;
    %load/vec4 v0x7fa971dfbac0_0;
    %parti/s 4, 0, 2;
    %pad/u 32;
    %cmpi/e 11, 0, 32;
    %jmp/0xz  T_20.23, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa971c0e560_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fa971c0e680_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa971dfb9a0_0, 0;
    %jmp T_20.24;
T_20.23 ;
    %load/vec4 v0x7fa971dfbac0_0;
    %parti/s 4, 0, 2;
    %pad/u 32;
    %cmpi/e 12, 0, 32;
    %jmp/0xz  T_20.25, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa971c0e560_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa971c0e680_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fa971dfb9a0_0, 0;
T_20.25 ;
T_20.24 ;
T_20.22 ;
    %load/vec4 v0x7fa971dfbac0_0;
    %parti/s 4, 0, 2;
    %pad/u 32;
    %pushi/vec4 12, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fa971dfbac0_0;
    %parti/s 1, 10, 5;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x7fa971dfbac0_0;
    %parti/s 4, 0, 2;
    %pad/u 32;
    %pushi/vec4 12, 0, 32;
    %cmp/e;
    %flag_inv 4;
    %flag_get/vec4 4;
    %load/vec4 v0x7fa971dfbac0_0;
    %parti/s 1, 11, 5;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_20.27, 9;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa971c05ab0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa971c0e5f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa971dfb880_0, 0;
    %jmp T_20.28;
T_20.27 ;
    %load/vec4 v0x7fa971dfbac0_0;
    %parti/s 2, 6, 4;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_20.29, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fa971c05ab0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa971c0e5f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa971dfb880_0, 0;
    %jmp T_20.30;
T_20.29 ;
    %load/vec4 v0x7fa971dfbac0_0;
    %parti/s 2, 6, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_20.31, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa971c05ab0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fa971c0e5f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa971dfb880_0, 0;
    %jmp T_20.32;
T_20.31 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa971c05ab0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa971c0e5f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fa971dfb880_0, 0;
T_20.32 ;
T_20.30 ;
T_20.28 ;
    %jmp T_20.4;
T_20.1 ;
    %load/vec4 v0x7fa971dfbac0_0;
    %parti/s 4, 0, 2;
    %pad/u 32;
    %cmpi/e 9, 0, 32;
    %jmp/0xz  T_20.33, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fa971c0e560_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa971c0e680_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa971dfb9a0_0, 0;
    %jmp T_20.34;
T_20.33 ;
    %load/vec4 v0x7fa971dfbac0_0;
    %parti/s 4, 0, 2;
    %pad/u 32;
    %cmpi/e 11, 0, 32;
    %jmp/0xz  T_20.35, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa971c0e560_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fa971c0e680_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa971dfb9a0_0, 0;
    %jmp T_20.36;
T_20.35 ;
    %load/vec4 v0x7fa971dfbac0_0;
    %parti/s 4, 0, 2;
    %pad/u 32;
    %cmpi/e 12, 0, 32;
    %jmp/0xz  T_20.37, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa971c0e560_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa971c0e680_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fa971dfb9a0_0, 0;
T_20.37 ;
T_20.36 ;
T_20.34 ;
    %load/vec4 v0x7fa971dfbac0_0;
    %parti/s 4, 0, 2;
    %pad/u 32;
    %pushi/vec4 12, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fa971dfbac0_0;
    %parti/s 1, 10, 5;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x7fa971dfbac0_0;
    %parti/s 4, 0, 2;
    %pad/u 32;
    %pushi/vec4 12, 0, 32;
    %cmp/e;
    %flag_inv 4;
    %flag_get/vec4 4;
    %load/vec4 v0x7fa971dfbac0_0;
    %parti/s 1, 11, 5;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_20.39, 9;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa971c05ab0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa971c0e5f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa971dfb880_0, 0;
    %jmp T_20.40;
T_20.39 ;
    %load/vec4 v0x7fa971dfbac0_0;
    %parti/s 2, 6, 4;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_20.41, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fa971c05ab0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa971c0e5f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa971dfb880_0, 0;
    %jmp T_20.42;
T_20.41 ;
    %load/vec4 v0x7fa971dfbac0_0;
    %parti/s 2, 6, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_20.43, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa971c05ab0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fa971c0e5f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa971dfb880_0, 0;
    %jmp T_20.44;
T_20.43 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa971c05ab0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa971c0e5f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fa971dfb880_0, 0;
T_20.44 ;
T_20.42 ;
T_20.40 ;
    %jmp T_20.4;
T_20.2 ;
    %load/vec4 v0x7fa971dfbac0_0;
    %parti/s 4, 0, 2;
    %pad/u 32;
    %cmpi/e 9, 0, 32;
    %jmp/0xz  T_20.45, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fa971c0e560_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa971c0e680_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa971dfb9a0_0, 0;
    %jmp T_20.46;
T_20.45 ;
    %load/vec4 v0x7fa971dfbac0_0;
    %parti/s 4, 0, 2;
    %pad/u 32;
    %cmpi/e 11, 0, 32;
    %jmp/0xz  T_20.47, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa971c0e560_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fa971c0e680_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa971dfb9a0_0, 0;
    %jmp T_20.48;
T_20.47 ;
    %load/vec4 v0x7fa971dfbac0_0;
    %parti/s 4, 0, 2;
    %pad/u 32;
    %cmpi/e 12, 0, 32;
    %jmp/0xz  T_20.49, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa971c0e560_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa971c0e680_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fa971dfb9a0_0, 0;
T_20.49 ;
T_20.48 ;
T_20.46 ;
    %load/vec4 v0x7fa971dfbac0_0;
    %parti/s 4, 0, 2;
    %pad/u 32;
    %pushi/vec4 12, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fa971dfbac0_0;
    %parti/s 1, 10, 5;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x7fa971dfbac0_0;
    %parti/s 4, 0, 2;
    %pad/u 32;
    %pushi/vec4 12, 0, 32;
    %cmp/e;
    %flag_inv 4;
    %flag_get/vec4 4;
    %load/vec4 v0x7fa971dfbac0_0;
    %parti/s 1, 11, 5;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_20.51, 9;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa971c05ab0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa971c0e5f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa971dfb880_0, 0;
    %jmp T_20.52;
T_20.51 ;
    %load/vec4 v0x7fa971dfbac0_0;
    %parti/s 2, 6, 4;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_20.53, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fa971c05ab0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa971c0e5f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa971dfb880_0, 0;
    %jmp T_20.54;
T_20.53 ;
    %load/vec4 v0x7fa971dfbac0_0;
    %parti/s 2, 6, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_20.55, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa971c05ab0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fa971c0e5f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa971dfb880_0, 0;
    %jmp T_20.56;
T_20.55 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa971c05ab0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa971c0e5f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fa971dfb880_0, 0;
T_20.56 ;
T_20.54 ;
T_20.52 ;
    %jmp T_20.4;
T_20.4 ;
    %pop/vec4 1;
    %jmp T_20;
    .thread T_20;
    .scope S_0x7fa9728007e0;
T_21 ;
    %wait E_0x7fa971dca120;
    %load/vec4 v0x7fa972802ac0_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_21.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_21.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_21.2, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_21.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_21.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_21.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_21.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_21.7, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_21.8, 6;
    %load/vec4 v0x7fa972802c70_0;
    %assign/vec4 v0x7fa972802d00_0, 10;
    %load/vec4 v0x7fa972802be0_0;
    %assign/vec4 v0x7fa972802730_0, 5;
    %jmp T_21.10;
T_21.0 ;
    %load/vec4 v0x7fa972802680_0;
    %assign/vec4 v0x7fa972802d00_0, 5;
    %load/vec4 v0x7fa9728025b0_0;
    %assign/vec4 v0x7fa972802730_0, 1;
    %jmp T_21.10;
T_21.1 ;
    %load/vec4 v0x7fa972802b50_0;
    %assign/vec4 v0x7fa972802d00_0, 5;
    %load/vec4 v0x7fa972802960_0;
    %assign/vec4 v0x7fa972802730_0, 5;
    %jmp T_21.10;
T_21.2 ;
    %load/vec4 v0x7fa9728027c0_0;
    %assign/vec4 v0x7fa972802d00_0, 5;
    %load/vec4 v0x7fa972802960_0;
    %assign/vec4 v0x7fa972802730_0, 5;
    %jmp T_21.10;
T_21.3 ;
    %load/vec4 v0x7fa9728027c0_0;
    %assign/vec4 v0x7fa972802d00_0, 0;
    %load/vec4 v0x7fa9728029f0_0;
    %assign/vec4 v0x7fa972802730_0, 0;
    %jmp T_21.10;
T_21.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa972802d00_0, 0;
    %jmp T_21.10;
T_21.5 ;
    %load/vec4 v0x7fa972802960_0;
    %load/vec4 v0x7fa972802850_0;
    %and;
    %assign/vec4 v0x7fa972802d00_0, 0;
    %jmp T_21.10;
T_21.6 ;
    %load/vec4 v0x7fa972802960_0;
    %load/vec4 v0x7fa9728029f0_0;
    %and;
    %assign/vec4 v0x7fa972802d00_0, 5;
    %jmp T_21.10;
T_21.7 ;
    %load/vec4 v0x7fa972802960_0;
    %load/vec4 v0x7fa9728029f0_0;
    %or;
    %assign/vec4 v0x7fa972802d00_0, 5;
    %jmp T_21.10;
T_21.8 ;
    %load/vec4 v0x7fa9728023a0_0;
    %assign/vec4 v0x7fa972802d00_0, 7;
    %load/vec4 v0x7fa9728022e0_0;
    %assign/vec4 v0x7fa972802730_0, 3;
    %jmp T_21.10;
T_21.10 ;
    %pop/vec4 1;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0x7fa972802e60;
T_22 ;
    %wait E_0x7fa972803110;
    %load/vec4 v0x7fa972805520_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_22.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_22.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_22.2, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_22.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_22.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_22.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_22.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_22.7, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_22.8, 6;
    %load/vec4 v0x7fa9728056d0_0;
    %assign/vec4 v0x7fa972805780_0, 10;
    %load/vec4 v0x7fa972805640_0;
    %assign/vec4 v0x7fa972805190_0, 5;
    %jmp T_22.10;
T_22.0 ;
    %load/vec4 v0x7fa9728050e0_0;
    %assign/vec4 v0x7fa972805780_0, 5;
    %load/vec4 v0x7fa972805050_0;
    %assign/vec4 v0x7fa972805190_0, 1;
    %jmp T_22.10;
T_22.1 ;
    %load/vec4 v0x7fa9728055b0_0;
    %assign/vec4 v0x7fa972805780_0, 5;
    %load/vec4 v0x7fa9728053c0_0;
    %assign/vec4 v0x7fa972805190_0, 5;
    %jmp T_22.10;
T_22.2 ;
    %load/vec4 v0x7fa972805220_0;
    %assign/vec4 v0x7fa972805780_0, 5;
    %load/vec4 v0x7fa9728053c0_0;
    %assign/vec4 v0x7fa972805190_0, 5;
    %jmp T_22.10;
T_22.3 ;
    %load/vec4 v0x7fa972805220_0;
    %assign/vec4 v0x7fa972805780_0, 0;
    %load/vec4 v0x7fa972805450_0;
    %assign/vec4 v0x7fa972805190_0, 0;
    %jmp T_22.10;
T_22.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa972805780_0, 0;
    %jmp T_22.10;
T_22.5 ;
    %load/vec4 v0x7fa9728053c0_0;
    %load/vec4 v0x7fa9728052b0_0;
    %and;
    %assign/vec4 v0x7fa972805780_0, 0;
    %jmp T_22.10;
T_22.6 ;
    %load/vec4 v0x7fa9728053c0_0;
    %load/vec4 v0x7fa972805450_0;
    %and;
    %assign/vec4 v0x7fa972805780_0, 5;
    %jmp T_22.10;
T_22.7 ;
    %load/vec4 v0x7fa9728053c0_0;
    %load/vec4 v0x7fa972805450_0;
    %or;
    %assign/vec4 v0x7fa972805780_0, 5;
    %jmp T_22.10;
T_22.8 ;
    %load/vec4 v0x7fa972804e00_0;
    %assign/vec4 v0x7fa972805780_0, 7;
    %load/vec4 v0x7fa972804d40_0;
    %assign/vec4 v0x7fa972805190_0, 3;
    %jmp T_22.10;
T_22.10 ;
    %pop/vec4 1;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_0x7fa9728157b0;
T_23 ;
    %wait E_0x7fa972815ad0;
    %load/vec4 v0x7fa972817eb0_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_23.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_23.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_23.2, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_23.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_23.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_23.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_23.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_23.7, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_23.8, 6;
    %load/vec4 v0x7fa972818160_0;
    %assign/vec4 v0x7fa9728181f0_0, 10;
    %load/vec4 v0x7fa9728180d0_0;
    %assign/vec4 v0x7fa972817b20_0, 5;
    %jmp T_23.10;
T_23.0 ;
    %load/vec4 v0x7fa972817a70_0;
    %assign/vec4 v0x7fa9728181f0_0, 5;
    %load/vec4 v0x7fa9728179e0_0;
    %assign/vec4 v0x7fa972817b20_0, 1;
    %jmp T_23.10;
T_23.1 ;
    %load/vec4 v0x7fa972818040_0;
    %assign/vec4 v0x7fa9728181f0_0, 5;
    %load/vec4 v0x7fa972817d50_0;
    %assign/vec4 v0x7fa972817b20_0, 5;
    %jmp T_23.10;
T_23.2 ;
    %load/vec4 v0x7fa972817bb0_0;
    %assign/vec4 v0x7fa9728181f0_0, 5;
    %load/vec4 v0x7fa972817d50_0;
    %assign/vec4 v0x7fa972817b20_0, 5;
    %jmp T_23.10;
T_23.3 ;
    %load/vec4 v0x7fa972817bb0_0;
    %assign/vec4 v0x7fa9728181f0_0, 0;
    %load/vec4 v0x7fa972817de0_0;
    %assign/vec4 v0x7fa972817b20_0, 0;
    %jmp T_23.10;
T_23.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa9728181f0_0, 0;
    %jmp T_23.10;
T_23.5 ;
    %load/vec4 v0x7fa972817d50_0;
    %load/vec4 v0x7fa972817c40_0;
    %and;
    %assign/vec4 v0x7fa9728181f0_0, 0;
    %jmp T_23.10;
T_23.6 ;
    %load/vec4 v0x7fa972817d50_0;
    %load/vec4 v0x7fa972817de0_0;
    %and;
    %assign/vec4 v0x7fa9728181f0_0, 5;
    %jmp T_23.10;
T_23.7 ;
    %load/vec4 v0x7fa972817d50_0;
    %load/vec4 v0x7fa972817de0_0;
    %or;
    %assign/vec4 v0x7fa9728181f0_0, 5;
    %jmp T_23.10;
T_23.8 ;
    %load/vec4 v0x7fa972817790_0;
    %assign/vec4 v0x7fa9728181f0_0, 7;
    %load/vec4 v0x7fa9728176d0_0;
    %assign/vec4 v0x7fa972817b20_0, 3;
    %jmp T_23.10;
T_23.10 ;
    %pop/vec4 1;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_0x7fa9728182d0;
T_24 ;
    %wait E_0x7fa972818570;
    %load/vec4 v0x7fa97281a990_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_24.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_24.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_24.2, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_24.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_24.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_24.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_24.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_24.7, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_24.8, 6;
    %load/vec4 v0x7fa97281ab40_0;
    %assign/vec4 v0x7fa97281abd0_0, 10;
    %load/vec4 v0x7fa97281aab0_0;
    %assign/vec4 v0x7fa97281a600_0, 5;
    %jmp T_24.10;
T_24.0 ;
    %load/vec4 v0x7fa97281a550_0;
    %assign/vec4 v0x7fa97281abd0_0, 5;
    %load/vec4 v0x7fa97281a4c0_0;
    %assign/vec4 v0x7fa97281a600_0, 1;
    %jmp T_24.10;
T_24.1 ;
    %load/vec4 v0x7fa97281aa20_0;
    %assign/vec4 v0x7fa97281abd0_0, 5;
    %load/vec4 v0x7fa97281a830_0;
    %assign/vec4 v0x7fa97281a600_0, 5;
    %jmp T_24.10;
T_24.2 ;
    %load/vec4 v0x7fa97281a690_0;
    %assign/vec4 v0x7fa97281abd0_0, 5;
    %load/vec4 v0x7fa97281a830_0;
    %assign/vec4 v0x7fa97281a600_0, 5;
    %jmp T_24.10;
T_24.3 ;
    %load/vec4 v0x7fa97281a690_0;
    %assign/vec4 v0x7fa97281abd0_0, 0;
    %load/vec4 v0x7fa97281a8c0_0;
    %assign/vec4 v0x7fa97281a600_0, 0;
    %jmp T_24.10;
T_24.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa97281abd0_0, 0;
    %jmp T_24.10;
T_24.5 ;
    %load/vec4 v0x7fa97281a830_0;
    %load/vec4 v0x7fa97281a720_0;
    %and;
    %assign/vec4 v0x7fa97281abd0_0, 0;
    %jmp T_24.10;
T_24.6 ;
    %load/vec4 v0x7fa97281a830_0;
    %load/vec4 v0x7fa97281a8c0_0;
    %and;
    %assign/vec4 v0x7fa97281abd0_0, 5;
    %jmp T_24.10;
T_24.7 ;
    %load/vec4 v0x7fa97281a830_0;
    %load/vec4 v0x7fa97281a8c0_0;
    %or;
    %assign/vec4 v0x7fa97281abd0_0, 5;
    %jmp T_24.10;
T_24.8 ;
    %load/vec4 v0x7fa97281a270_0;
    %assign/vec4 v0x7fa97281abd0_0, 7;
    %load/vec4 v0x7fa97281a1b0_0;
    %assign/vec4 v0x7fa97281a600_0, 3;
    %jmp T_24.10;
T_24.10 ;
    %pop/vec4 1;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_0x7fa97281ad30;
T_25 ;
    %wait E_0x7fa97281afd0;
    %load/vec4 v0x7fa97281d3f0_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_25.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_25.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_25.2, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_25.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_25.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_25.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_25.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_25.7, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_25.8, 6;
    %load/vec4 v0x7fa97281d5a0_0;
    %assign/vec4 v0x7fa97281d630_0, 10;
    %load/vec4 v0x7fa97281d510_0;
    %assign/vec4 v0x7fa97281d060_0, 5;
    %jmp T_25.10;
T_25.0 ;
    %load/vec4 v0x7fa97281cfb0_0;
    %assign/vec4 v0x7fa97281d630_0, 5;
    %load/vec4 v0x7fa97281cf20_0;
    %assign/vec4 v0x7fa97281d060_0, 1;
    %jmp T_25.10;
T_25.1 ;
    %load/vec4 v0x7fa97281d480_0;
    %assign/vec4 v0x7fa97281d630_0, 5;
    %load/vec4 v0x7fa97281d290_0;
    %assign/vec4 v0x7fa97281d060_0, 5;
    %jmp T_25.10;
T_25.2 ;
    %load/vec4 v0x7fa97281d0f0_0;
    %assign/vec4 v0x7fa97281d630_0, 5;
    %load/vec4 v0x7fa97281d290_0;
    %assign/vec4 v0x7fa97281d060_0, 5;
    %jmp T_25.10;
T_25.3 ;
    %load/vec4 v0x7fa97281d0f0_0;
    %assign/vec4 v0x7fa97281d630_0, 0;
    %load/vec4 v0x7fa97281d320_0;
    %assign/vec4 v0x7fa97281d060_0, 0;
    %jmp T_25.10;
T_25.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa97281d630_0, 0;
    %jmp T_25.10;
T_25.5 ;
    %load/vec4 v0x7fa97281d290_0;
    %load/vec4 v0x7fa97281d180_0;
    %and;
    %assign/vec4 v0x7fa97281d630_0, 0;
    %jmp T_25.10;
T_25.6 ;
    %load/vec4 v0x7fa97281d290_0;
    %load/vec4 v0x7fa97281d320_0;
    %and;
    %assign/vec4 v0x7fa97281d630_0, 5;
    %jmp T_25.10;
T_25.7 ;
    %load/vec4 v0x7fa97281d290_0;
    %load/vec4 v0x7fa97281d320_0;
    %or;
    %assign/vec4 v0x7fa97281d630_0, 5;
    %jmp T_25.10;
T_25.8 ;
    %load/vec4 v0x7fa97281ccd0_0;
    %assign/vec4 v0x7fa97281d630_0, 7;
    %load/vec4 v0x7fa97281cc10_0;
    %assign/vec4 v0x7fa97281d060_0, 3;
    %jmp T_25.10;
T_25.10 ;
    %pop/vec4 1;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_0x7fa97281d790;
T_26 ;
    %wait E_0x7fa97281da30;
    %load/vec4 v0x7fa97281fe50_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_26.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_26.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_26.2, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_26.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_26.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_26.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_26.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_26.7, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_26.8, 6;
    %load/vec4 v0x7fa972820000_0;
    %assign/vec4 v0x7fa972820090_0, 10;
    %load/vec4 v0x7fa97281ff70_0;
    %assign/vec4 v0x7fa97281fac0_0, 5;
    %jmp T_26.10;
T_26.0 ;
    %load/vec4 v0x7fa97281fa10_0;
    %assign/vec4 v0x7fa972820090_0, 5;
    %load/vec4 v0x7fa97281f980_0;
    %assign/vec4 v0x7fa97281fac0_0, 1;
    %jmp T_26.10;
T_26.1 ;
    %load/vec4 v0x7fa97281fee0_0;
    %assign/vec4 v0x7fa972820090_0, 5;
    %load/vec4 v0x7fa97281fcf0_0;
    %assign/vec4 v0x7fa97281fac0_0, 5;
    %jmp T_26.10;
T_26.2 ;
    %load/vec4 v0x7fa97281fb50_0;
    %assign/vec4 v0x7fa972820090_0, 5;
    %load/vec4 v0x7fa97281fcf0_0;
    %assign/vec4 v0x7fa97281fac0_0, 5;
    %jmp T_26.10;
T_26.3 ;
    %load/vec4 v0x7fa97281fb50_0;
    %assign/vec4 v0x7fa972820090_0, 0;
    %load/vec4 v0x7fa97281fd80_0;
    %assign/vec4 v0x7fa97281fac0_0, 0;
    %jmp T_26.10;
T_26.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa972820090_0, 0;
    %jmp T_26.10;
T_26.5 ;
    %load/vec4 v0x7fa97281fcf0_0;
    %load/vec4 v0x7fa97281fbe0_0;
    %and;
    %assign/vec4 v0x7fa972820090_0, 0;
    %jmp T_26.10;
T_26.6 ;
    %load/vec4 v0x7fa97281fcf0_0;
    %load/vec4 v0x7fa97281fd80_0;
    %and;
    %assign/vec4 v0x7fa972820090_0, 5;
    %jmp T_26.10;
T_26.7 ;
    %load/vec4 v0x7fa97281fcf0_0;
    %load/vec4 v0x7fa97281fd80_0;
    %or;
    %assign/vec4 v0x7fa972820090_0, 5;
    %jmp T_26.10;
T_26.8 ;
    %load/vec4 v0x7fa97281f730_0;
    %assign/vec4 v0x7fa972820090_0, 7;
    %load/vec4 v0x7fa97281f670_0;
    %assign/vec4 v0x7fa97281fac0_0, 3;
    %jmp T_26.10;
T_26.10 ;
    %pop/vec4 1;
    %jmp T_26;
    .thread T_26, $push;
    .scope S_0x7fa9728201f0;
T_27 ;
    %wait E_0x7fa972820490;
    %load/vec4 v0x7fa9728228b0_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_27.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_27.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_27.2, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_27.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_27.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_27.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_27.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_27.7, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_27.8, 6;
    %load/vec4 v0x7fa972822a60_0;
    %assign/vec4 v0x7fa972822af0_0, 10;
    %load/vec4 v0x7fa9728229d0_0;
    %assign/vec4 v0x7fa972822520_0, 5;
    %jmp T_27.10;
T_27.0 ;
    %load/vec4 v0x7fa972822470_0;
    %assign/vec4 v0x7fa972822af0_0, 5;
    %load/vec4 v0x7fa9728223e0_0;
    %assign/vec4 v0x7fa972822520_0, 1;
    %jmp T_27.10;
T_27.1 ;
    %load/vec4 v0x7fa972822940_0;
    %assign/vec4 v0x7fa972822af0_0, 5;
    %load/vec4 v0x7fa972822750_0;
    %assign/vec4 v0x7fa972822520_0, 5;
    %jmp T_27.10;
T_27.2 ;
    %load/vec4 v0x7fa9728225b0_0;
    %assign/vec4 v0x7fa972822af0_0, 5;
    %load/vec4 v0x7fa972822750_0;
    %assign/vec4 v0x7fa972822520_0, 5;
    %jmp T_27.10;
T_27.3 ;
    %load/vec4 v0x7fa9728225b0_0;
    %assign/vec4 v0x7fa972822af0_0, 0;
    %load/vec4 v0x7fa9728227e0_0;
    %assign/vec4 v0x7fa972822520_0, 0;
    %jmp T_27.10;
T_27.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa972822af0_0, 0;
    %jmp T_27.10;
T_27.5 ;
    %load/vec4 v0x7fa972822750_0;
    %load/vec4 v0x7fa972822640_0;
    %and;
    %assign/vec4 v0x7fa972822af0_0, 0;
    %jmp T_27.10;
T_27.6 ;
    %load/vec4 v0x7fa972822750_0;
    %load/vec4 v0x7fa9728227e0_0;
    %and;
    %assign/vec4 v0x7fa972822af0_0, 5;
    %jmp T_27.10;
T_27.7 ;
    %load/vec4 v0x7fa972822750_0;
    %load/vec4 v0x7fa9728227e0_0;
    %or;
    %assign/vec4 v0x7fa972822af0_0, 5;
    %jmp T_27.10;
T_27.8 ;
    %load/vec4 v0x7fa972822190_0;
    %assign/vec4 v0x7fa972822af0_0, 7;
    %load/vec4 v0x7fa9728220d0_0;
    %assign/vec4 v0x7fa972822520_0, 3;
    %jmp T_27.10;
T_27.10 ;
    %pop/vec4 1;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_0x7fa972822c50;
T_28 ;
    %wait E_0x7fa972822ef0;
    %load/vec4 v0x7fa972825310_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_28.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_28.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_28.2, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_28.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_28.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_28.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_28.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_28.7, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_28.8, 6;
    %load/vec4 v0x7fa9728254c0_0;
    %assign/vec4 v0x7fa972825550_0, 10;
    %load/vec4 v0x7fa972825430_0;
    %assign/vec4 v0x7fa972824f80_0, 5;
    %jmp T_28.10;
T_28.0 ;
    %load/vec4 v0x7fa972824ed0_0;
    %assign/vec4 v0x7fa972825550_0, 5;
    %load/vec4 v0x7fa972824e40_0;
    %assign/vec4 v0x7fa972824f80_0, 1;
    %jmp T_28.10;
T_28.1 ;
    %load/vec4 v0x7fa9728253a0_0;
    %assign/vec4 v0x7fa972825550_0, 5;
    %load/vec4 v0x7fa9728251b0_0;
    %assign/vec4 v0x7fa972824f80_0, 5;
    %jmp T_28.10;
T_28.2 ;
    %load/vec4 v0x7fa972825010_0;
    %assign/vec4 v0x7fa972825550_0, 5;
    %load/vec4 v0x7fa9728251b0_0;
    %assign/vec4 v0x7fa972824f80_0, 5;
    %jmp T_28.10;
T_28.3 ;
    %load/vec4 v0x7fa972825010_0;
    %assign/vec4 v0x7fa972825550_0, 0;
    %load/vec4 v0x7fa972825240_0;
    %assign/vec4 v0x7fa972824f80_0, 0;
    %jmp T_28.10;
T_28.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa972825550_0, 0;
    %jmp T_28.10;
T_28.5 ;
    %load/vec4 v0x7fa9728251b0_0;
    %load/vec4 v0x7fa9728250a0_0;
    %and;
    %assign/vec4 v0x7fa972825550_0, 0;
    %jmp T_28.10;
T_28.6 ;
    %load/vec4 v0x7fa9728251b0_0;
    %load/vec4 v0x7fa972825240_0;
    %and;
    %assign/vec4 v0x7fa972825550_0, 5;
    %jmp T_28.10;
T_28.7 ;
    %load/vec4 v0x7fa9728251b0_0;
    %load/vec4 v0x7fa972825240_0;
    %or;
    %assign/vec4 v0x7fa972825550_0, 5;
    %jmp T_28.10;
T_28.8 ;
    %load/vec4 v0x7fa972824bf0_0;
    %assign/vec4 v0x7fa972825550_0, 7;
    %load/vec4 v0x7fa972824b30_0;
    %assign/vec4 v0x7fa972824f80_0, 3;
    %jmp T_28.10;
T_28.10 ;
    %pop/vec4 1;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_0x7fa9728256b0;
T_29 ;
    %wait E_0x7fa972825950;
    %load/vec4 v0x7fa972827d70_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_29.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_29.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_29.2, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_29.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_29.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_29.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_29.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_29.7, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_29.8, 6;
    %load/vec4 v0x7fa972827f20_0;
    %assign/vec4 v0x7fa972827fb0_0, 10;
    %load/vec4 v0x7fa972827e90_0;
    %assign/vec4 v0x7fa9728279e0_0, 5;
    %jmp T_29.10;
T_29.0 ;
    %load/vec4 v0x7fa972827930_0;
    %assign/vec4 v0x7fa972827fb0_0, 5;
    %load/vec4 v0x7fa9728278a0_0;
    %assign/vec4 v0x7fa9728279e0_0, 1;
    %jmp T_29.10;
T_29.1 ;
    %load/vec4 v0x7fa972827e00_0;
    %assign/vec4 v0x7fa972827fb0_0, 5;
    %load/vec4 v0x7fa972827c10_0;
    %assign/vec4 v0x7fa9728279e0_0, 5;
    %jmp T_29.10;
T_29.2 ;
    %load/vec4 v0x7fa972827a70_0;
    %assign/vec4 v0x7fa972827fb0_0, 5;
    %load/vec4 v0x7fa972827c10_0;
    %assign/vec4 v0x7fa9728279e0_0, 5;
    %jmp T_29.10;
T_29.3 ;
    %load/vec4 v0x7fa972827a70_0;
    %assign/vec4 v0x7fa972827fb0_0, 0;
    %load/vec4 v0x7fa972827ca0_0;
    %assign/vec4 v0x7fa9728279e0_0, 0;
    %jmp T_29.10;
T_29.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa972827fb0_0, 0;
    %jmp T_29.10;
T_29.5 ;
    %load/vec4 v0x7fa972827c10_0;
    %load/vec4 v0x7fa972827b00_0;
    %and;
    %assign/vec4 v0x7fa972827fb0_0, 0;
    %jmp T_29.10;
T_29.6 ;
    %load/vec4 v0x7fa972827c10_0;
    %load/vec4 v0x7fa972827ca0_0;
    %and;
    %assign/vec4 v0x7fa972827fb0_0, 5;
    %jmp T_29.10;
T_29.7 ;
    %load/vec4 v0x7fa972827c10_0;
    %load/vec4 v0x7fa972827ca0_0;
    %or;
    %assign/vec4 v0x7fa972827fb0_0, 5;
    %jmp T_29.10;
T_29.8 ;
    %load/vec4 v0x7fa972827650_0;
    %assign/vec4 v0x7fa972827fb0_0, 7;
    %load/vec4 v0x7fa972827590_0;
    %assign/vec4 v0x7fa9728279e0_0, 3;
    %jmp T_29.10;
T_29.10 ;
    %pop/vec4 1;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_0x7fa972828110;
T_30 ;
    %wait E_0x7fa9728283b0;
    %load/vec4 v0x7fa97282a7d0_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_30.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_30.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_30.2, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_30.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_30.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_30.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_30.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_30.7, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_30.8, 6;
    %load/vec4 v0x7fa97282a980_0;
    %assign/vec4 v0x7fa97282aa10_0, 10;
    %load/vec4 v0x7fa97282a8f0_0;
    %assign/vec4 v0x7fa97282a440_0, 5;
    %jmp T_30.10;
T_30.0 ;
    %load/vec4 v0x7fa97282a390_0;
    %assign/vec4 v0x7fa97282aa10_0, 5;
    %load/vec4 v0x7fa97282a300_0;
    %assign/vec4 v0x7fa97282a440_0, 1;
    %jmp T_30.10;
T_30.1 ;
    %load/vec4 v0x7fa97282a860_0;
    %assign/vec4 v0x7fa97282aa10_0, 5;
    %load/vec4 v0x7fa97282a670_0;
    %assign/vec4 v0x7fa97282a440_0, 5;
    %jmp T_30.10;
T_30.2 ;
    %load/vec4 v0x7fa97282a4d0_0;
    %assign/vec4 v0x7fa97282aa10_0, 5;
    %load/vec4 v0x7fa97282a670_0;
    %assign/vec4 v0x7fa97282a440_0, 5;
    %jmp T_30.10;
T_30.3 ;
    %load/vec4 v0x7fa97282a4d0_0;
    %assign/vec4 v0x7fa97282aa10_0, 0;
    %load/vec4 v0x7fa97282a700_0;
    %assign/vec4 v0x7fa97282a440_0, 0;
    %jmp T_30.10;
T_30.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa97282aa10_0, 0;
    %jmp T_30.10;
T_30.5 ;
    %load/vec4 v0x7fa97282a670_0;
    %load/vec4 v0x7fa97282a560_0;
    %and;
    %assign/vec4 v0x7fa97282aa10_0, 0;
    %jmp T_30.10;
T_30.6 ;
    %load/vec4 v0x7fa97282a670_0;
    %load/vec4 v0x7fa97282a700_0;
    %and;
    %assign/vec4 v0x7fa97282aa10_0, 5;
    %jmp T_30.10;
T_30.7 ;
    %load/vec4 v0x7fa97282a670_0;
    %load/vec4 v0x7fa97282a700_0;
    %or;
    %assign/vec4 v0x7fa97282aa10_0, 5;
    %jmp T_30.10;
T_30.8 ;
    %load/vec4 v0x7fa97282a0b0_0;
    %assign/vec4 v0x7fa97282aa10_0, 7;
    %load/vec4 v0x7fa972829ff0_0;
    %assign/vec4 v0x7fa97282a440_0, 3;
    %jmp T_30.10;
T_30.10 ;
    %pop/vec4 1;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_0x7fa9728058d0;
T_31 ;
    %wait E_0x7fa972805b90;
    %load/vec4 v0x7fa972807fb0_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_31.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_31.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_31.2, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_31.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_31.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_31.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_31.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_31.7, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_31.8, 6;
    %load/vec4 v0x7fa9728081a0_0;
    %assign/vec4 v0x7fa972808230_0, 10;
    %load/vec4 v0x7fa972808110_0;
    %assign/vec4 v0x7fa972807c20_0, 5;
    %jmp T_31.10;
T_31.0 ;
    %load/vec4 v0x7fa972807b70_0;
    %assign/vec4 v0x7fa972808230_0, 5;
    %load/vec4 v0x7fa972807ae0_0;
    %assign/vec4 v0x7fa972807c20_0, 1;
    %jmp T_31.10;
T_31.1 ;
    %load/vec4 v0x7fa972808080_0;
    %assign/vec4 v0x7fa972808230_0, 5;
    %load/vec4 v0x7fa972807e50_0;
    %assign/vec4 v0x7fa972807c20_0, 5;
    %jmp T_31.10;
T_31.2 ;
    %load/vec4 v0x7fa972807cb0_0;
    %assign/vec4 v0x7fa972808230_0, 5;
    %load/vec4 v0x7fa972807e50_0;
    %assign/vec4 v0x7fa972807c20_0, 5;
    %jmp T_31.10;
T_31.3 ;
    %load/vec4 v0x7fa972807cb0_0;
    %assign/vec4 v0x7fa972808230_0, 0;
    %load/vec4 v0x7fa972807ee0_0;
    %assign/vec4 v0x7fa972807c20_0, 0;
    %jmp T_31.10;
T_31.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa972808230_0, 0;
    %jmp T_31.10;
T_31.5 ;
    %load/vec4 v0x7fa972807e50_0;
    %load/vec4 v0x7fa972807d40_0;
    %and;
    %assign/vec4 v0x7fa972808230_0, 0;
    %jmp T_31.10;
T_31.6 ;
    %load/vec4 v0x7fa972807e50_0;
    %load/vec4 v0x7fa972807ee0_0;
    %and;
    %assign/vec4 v0x7fa972808230_0, 5;
    %jmp T_31.10;
T_31.7 ;
    %load/vec4 v0x7fa972807e50_0;
    %load/vec4 v0x7fa972807ee0_0;
    %or;
    %assign/vec4 v0x7fa972808230_0, 5;
    %jmp T_31.10;
T_31.8 ;
    %load/vec4 v0x7fa972807890_0;
    %assign/vec4 v0x7fa972808230_0, 7;
    %load/vec4 v0x7fa9728077d0_0;
    %assign/vec4 v0x7fa972807c20_0, 3;
    %jmp T_31.10;
T_31.10 ;
    %pop/vec4 1;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0x7fa972808370;
T_32 ;
    %wait E_0x7fa972808610;
    %load/vec4 v0x7fa97280aa30_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_32.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_32.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_32.2, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_32.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_32.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_32.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_32.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_32.7, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_32.8, 6;
    %load/vec4 v0x7fa97280abe0_0;
    %assign/vec4 v0x7fa97280ac70_0, 10;
    %load/vec4 v0x7fa97280ab50_0;
    %assign/vec4 v0x7fa97280a6a0_0, 5;
    %jmp T_32.10;
T_32.0 ;
    %load/vec4 v0x7fa97280a5f0_0;
    %assign/vec4 v0x7fa97280ac70_0, 5;
    %load/vec4 v0x7fa97280a560_0;
    %assign/vec4 v0x7fa97280a6a0_0, 1;
    %jmp T_32.10;
T_32.1 ;
    %load/vec4 v0x7fa97280aac0_0;
    %assign/vec4 v0x7fa97280ac70_0, 5;
    %load/vec4 v0x7fa97280a8d0_0;
    %assign/vec4 v0x7fa97280a6a0_0, 5;
    %jmp T_32.10;
T_32.2 ;
    %load/vec4 v0x7fa97280a730_0;
    %assign/vec4 v0x7fa97280ac70_0, 5;
    %load/vec4 v0x7fa97280a8d0_0;
    %assign/vec4 v0x7fa97280a6a0_0, 5;
    %jmp T_32.10;
T_32.3 ;
    %load/vec4 v0x7fa97280a730_0;
    %assign/vec4 v0x7fa97280ac70_0, 0;
    %load/vec4 v0x7fa97280a960_0;
    %assign/vec4 v0x7fa97280a6a0_0, 0;
    %jmp T_32.10;
T_32.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa97280ac70_0, 0;
    %jmp T_32.10;
T_32.5 ;
    %load/vec4 v0x7fa97280a8d0_0;
    %load/vec4 v0x7fa97280a7c0_0;
    %and;
    %assign/vec4 v0x7fa97280ac70_0, 0;
    %jmp T_32.10;
T_32.6 ;
    %load/vec4 v0x7fa97280a8d0_0;
    %load/vec4 v0x7fa97280a960_0;
    %and;
    %assign/vec4 v0x7fa97280ac70_0, 5;
    %jmp T_32.10;
T_32.7 ;
    %load/vec4 v0x7fa97280a8d0_0;
    %load/vec4 v0x7fa97280a960_0;
    %or;
    %assign/vec4 v0x7fa97280ac70_0, 5;
    %jmp T_32.10;
T_32.8 ;
    %load/vec4 v0x7fa97280a310_0;
    %assign/vec4 v0x7fa97280ac70_0, 7;
    %load/vec4 v0x7fa97280a250_0;
    %assign/vec4 v0x7fa97280a6a0_0, 3;
    %jmp T_32.10;
T_32.10 ;
    %pop/vec4 1;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_0x7fa97280add0;
T_33 ;
    %wait E_0x7fa97280b0b0;
    %load/vec4 v0x7fa97280d4b0_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_33.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_33.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_33.2, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_33.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_33.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_33.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_33.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_33.7, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_33.8, 6;
    %load/vec4 v0x7fa97280d6e0_0;
    %assign/vec4 v0x7fa97280d770_0, 10;
    %load/vec4 v0x7fa97280d650_0;
    %assign/vec4 v0x7fa97280d120_0, 5;
    %jmp T_33.10;
T_33.0 ;
    %load/vec4 v0x7fa97280d070_0;
    %assign/vec4 v0x7fa97280d770_0, 5;
    %load/vec4 v0x7fa97280cfe0_0;
    %assign/vec4 v0x7fa97280d120_0, 1;
    %jmp T_33.10;
T_33.1 ;
    %load/vec4 v0x7fa97280d5c0_0;
    %assign/vec4 v0x7fa97280d770_0, 5;
    %load/vec4 v0x7fa97280d350_0;
    %assign/vec4 v0x7fa97280d120_0, 5;
    %jmp T_33.10;
T_33.2 ;
    %load/vec4 v0x7fa97280d1b0_0;
    %assign/vec4 v0x7fa97280d770_0, 5;
    %load/vec4 v0x7fa97280d350_0;
    %assign/vec4 v0x7fa97280d120_0, 5;
    %jmp T_33.10;
T_33.3 ;
    %load/vec4 v0x7fa97280d1b0_0;
    %assign/vec4 v0x7fa97280d770_0, 0;
    %load/vec4 v0x7fa97280d3e0_0;
    %assign/vec4 v0x7fa97280d120_0, 0;
    %jmp T_33.10;
T_33.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa97280d770_0, 0;
    %jmp T_33.10;
T_33.5 ;
    %load/vec4 v0x7fa97280d350_0;
    %load/vec4 v0x7fa97280d240_0;
    %and;
    %assign/vec4 v0x7fa97280d770_0, 0;
    %jmp T_33.10;
T_33.6 ;
    %load/vec4 v0x7fa97280d350_0;
    %load/vec4 v0x7fa97280d3e0_0;
    %and;
    %assign/vec4 v0x7fa97280d770_0, 5;
    %jmp T_33.10;
T_33.7 ;
    %load/vec4 v0x7fa97280d350_0;
    %load/vec4 v0x7fa97280d3e0_0;
    %or;
    %assign/vec4 v0x7fa97280d770_0, 5;
    %jmp T_33.10;
T_33.8 ;
    %load/vec4 v0x7fa97280cd90_0;
    %assign/vec4 v0x7fa97280d770_0, 7;
    %load/vec4 v0x7fa97280ccd0_0;
    %assign/vec4 v0x7fa97280d120_0, 3;
    %jmp T_33.10;
T_33.10 ;
    %pop/vec4 1;
    %jmp T_33;
    .thread T_33, $push;
    .scope S_0x7fa97280d890;
T_34 ;
    %wait E_0x7fa97280db30;
    %load/vec4 v0x7fa97280ff50_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_34.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_34.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_34.2, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_34.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_34.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_34.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_34.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_34.7, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_34.8, 6;
    %load/vec4 v0x7fa972810100_0;
    %assign/vec4 v0x7fa972810190_0, 10;
    %load/vec4 v0x7fa972810070_0;
    %assign/vec4 v0x7fa97280fbc0_0, 5;
    %jmp T_34.10;
T_34.0 ;
    %load/vec4 v0x7fa97280fb10_0;
    %assign/vec4 v0x7fa972810190_0, 5;
    %load/vec4 v0x7fa97280fa80_0;
    %assign/vec4 v0x7fa97280fbc0_0, 1;
    %jmp T_34.10;
T_34.1 ;
    %load/vec4 v0x7fa97280ffe0_0;
    %assign/vec4 v0x7fa972810190_0, 5;
    %load/vec4 v0x7fa97280fdf0_0;
    %assign/vec4 v0x7fa97280fbc0_0, 5;
    %jmp T_34.10;
T_34.2 ;
    %load/vec4 v0x7fa97280fc50_0;
    %assign/vec4 v0x7fa972810190_0, 5;
    %load/vec4 v0x7fa97280fdf0_0;
    %assign/vec4 v0x7fa97280fbc0_0, 5;
    %jmp T_34.10;
T_34.3 ;
    %load/vec4 v0x7fa97280fc50_0;
    %assign/vec4 v0x7fa972810190_0, 0;
    %load/vec4 v0x7fa97280fe80_0;
    %assign/vec4 v0x7fa97280fbc0_0, 0;
    %jmp T_34.10;
T_34.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa972810190_0, 0;
    %jmp T_34.10;
T_34.5 ;
    %load/vec4 v0x7fa97280fdf0_0;
    %load/vec4 v0x7fa97280fce0_0;
    %and;
    %assign/vec4 v0x7fa972810190_0, 0;
    %jmp T_34.10;
T_34.6 ;
    %load/vec4 v0x7fa97280fdf0_0;
    %load/vec4 v0x7fa97280fe80_0;
    %and;
    %assign/vec4 v0x7fa972810190_0, 5;
    %jmp T_34.10;
T_34.7 ;
    %load/vec4 v0x7fa97280fdf0_0;
    %load/vec4 v0x7fa97280fe80_0;
    %or;
    %assign/vec4 v0x7fa972810190_0, 5;
    %jmp T_34.10;
T_34.8 ;
    %load/vec4 v0x7fa97280f830_0;
    %assign/vec4 v0x7fa972810190_0, 7;
    %load/vec4 v0x7fa97280f770_0;
    %assign/vec4 v0x7fa97280fbc0_0, 3;
    %jmp T_34.10;
T_34.10 ;
    %pop/vec4 1;
    %jmp T_34;
    .thread T_34, $push;
    .scope S_0x7fa9728102f0;
T_35 ;
    %wait E_0x7fa972810590;
    %load/vec4 v0x7fa9728129b0_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_35.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_35.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_35.2, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_35.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_35.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_35.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_35.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_35.7, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_35.8, 6;
    %load/vec4 v0x7fa972812b60_0;
    %assign/vec4 v0x7fa972812bf0_0, 10;
    %load/vec4 v0x7fa972812ad0_0;
    %assign/vec4 v0x7fa972812620_0, 5;
    %jmp T_35.10;
T_35.0 ;
    %load/vec4 v0x7fa972812570_0;
    %assign/vec4 v0x7fa972812bf0_0, 5;
    %load/vec4 v0x7fa9728124e0_0;
    %assign/vec4 v0x7fa972812620_0, 1;
    %jmp T_35.10;
T_35.1 ;
    %load/vec4 v0x7fa972812a40_0;
    %assign/vec4 v0x7fa972812bf0_0, 5;
    %load/vec4 v0x7fa972812850_0;
    %assign/vec4 v0x7fa972812620_0, 5;
    %jmp T_35.10;
T_35.2 ;
    %load/vec4 v0x7fa9728126b0_0;
    %assign/vec4 v0x7fa972812bf0_0, 5;
    %load/vec4 v0x7fa972812850_0;
    %assign/vec4 v0x7fa972812620_0, 5;
    %jmp T_35.10;
T_35.3 ;
    %load/vec4 v0x7fa9728126b0_0;
    %assign/vec4 v0x7fa972812bf0_0, 0;
    %load/vec4 v0x7fa9728128e0_0;
    %assign/vec4 v0x7fa972812620_0, 0;
    %jmp T_35.10;
T_35.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa972812bf0_0, 0;
    %jmp T_35.10;
T_35.5 ;
    %load/vec4 v0x7fa972812850_0;
    %load/vec4 v0x7fa972812740_0;
    %and;
    %assign/vec4 v0x7fa972812bf0_0, 0;
    %jmp T_35.10;
T_35.6 ;
    %load/vec4 v0x7fa972812850_0;
    %load/vec4 v0x7fa9728128e0_0;
    %and;
    %assign/vec4 v0x7fa972812bf0_0, 5;
    %jmp T_35.10;
T_35.7 ;
    %load/vec4 v0x7fa972812850_0;
    %load/vec4 v0x7fa9728128e0_0;
    %or;
    %assign/vec4 v0x7fa972812bf0_0, 5;
    %jmp T_35.10;
T_35.8 ;
    %load/vec4 v0x7fa972812290_0;
    %assign/vec4 v0x7fa972812bf0_0, 7;
    %load/vec4 v0x7fa9728121d0_0;
    %assign/vec4 v0x7fa972812620_0, 3;
    %jmp T_35.10;
T_35.10 ;
    %pop/vec4 1;
    %jmp T_35;
    .thread T_35, $push;
    .scope S_0x7fa972812d50;
T_36 ;
    %wait E_0x7fa972812ff0;
    %load/vec4 v0x7fa972815410_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_36.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_36.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_36.2, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_36.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_36.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_36.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_36.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_36.7, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_36.8, 6;
    %load/vec4 v0x7fa9728155c0_0;
    %assign/vec4 v0x7fa972815650_0, 10;
    %load/vec4 v0x7fa972815530_0;
    %assign/vec4 v0x7fa972815080_0, 5;
    %jmp T_36.10;
T_36.0 ;
    %load/vec4 v0x7fa972814fd0_0;
    %assign/vec4 v0x7fa972815650_0, 5;
    %load/vec4 v0x7fa972814f40_0;
    %assign/vec4 v0x7fa972815080_0, 1;
    %jmp T_36.10;
T_36.1 ;
    %load/vec4 v0x7fa9728154a0_0;
    %assign/vec4 v0x7fa972815650_0, 5;
    %load/vec4 v0x7fa9728152b0_0;
    %assign/vec4 v0x7fa972815080_0, 5;
    %jmp T_36.10;
T_36.2 ;
    %load/vec4 v0x7fa972815110_0;
    %assign/vec4 v0x7fa972815650_0, 5;
    %load/vec4 v0x7fa9728152b0_0;
    %assign/vec4 v0x7fa972815080_0, 5;
    %jmp T_36.10;
T_36.3 ;
    %load/vec4 v0x7fa972815110_0;
    %assign/vec4 v0x7fa972815650_0, 0;
    %load/vec4 v0x7fa972815340_0;
    %assign/vec4 v0x7fa972815080_0, 0;
    %jmp T_36.10;
T_36.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa972815650_0, 0;
    %jmp T_36.10;
T_36.5 ;
    %load/vec4 v0x7fa9728152b0_0;
    %load/vec4 v0x7fa9728151a0_0;
    %and;
    %assign/vec4 v0x7fa972815650_0, 0;
    %jmp T_36.10;
T_36.6 ;
    %load/vec4 v0x7fa9728152b0_0;
    %load/vec4 v0x7fa972815340_0;
    %and;
    %assign/vec4 v0x7fa972815650_0, 5;
    %jmp T_36.10;
T_36.7 ;
    %load/vec4 v0x7fa9728152b0_0;
    %load/vec4 v0x7fa972815340_0;
    %or;
    %assign/vec4 v0x7fa972815650_0, 5;
    %jmp T_36.10;
T_36.8 ;
    %load/vec4 v0x7fa972814cf0_0;
    %assign/vec4 v0x7fa972815650_0, 7;
    %load/vec4 v0x7fa972814c30_0;
    %assign/vec4 v0x7fa972815080_0, 3;
    %jmp T_36.10;
T_36.10 ;
    %pop/vec4 1;
    %jmp T_36;
    .thread T_36, $push;
    .scope S_0x7fa9728002b0;
T_37 ;
    %wait E_0x7fa971d2f060;
    %load/vec4 v0x7fa97282d2f0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_37.0, 4;
    %load/vec4 v0x7fa97282d1b0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_37.2, 4;
    %load/vec4 v0x7fa97282bd60_0;
    %store/vec4 v0x7fa97282bdf0_0, 0, 16;
    %jmp T_37.3;
T_37.2 ;
    %load/vec4 v0x7fa97282d390_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_37.4, 4;
    %load/vec4 v0x7fa97282be80_0;
    %store/vec4 v0x7fa97282bdf0_0, 0, 16;
    %jmp T_37.5;
T_37.4 ;
    %load/vec4 v0x7fa97282c100_0;
    %store/vec4 v0x7fa97282bdf0_0, 0, 16;
T_37.5 ;
T_37.3 ;
    %jmp T_37.1;
T_37.0 ;
    %load/vec4 v0x7fa97282c890_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_37.6, 4;
    %load/vec4 v0x7fa97282d1b0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_37.8, 4;
    %load/vec4 v0x7fa97282bd60_0;
    %store/vec4 v0x7fa97282bf10_0, 0, 16;
    %jmp T_37.9;
T_37.8 ;
    %load/vec4 v0x7fa97282d390_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_37.10, 4;
    %load/vec4 v0x7fa97282be80_0;
    %store/vec4 v0x7fa97282bf10_0, 0, 16;
    %jmp T_37.11;
T_37.10 ;
    %load/vec4 v0x7fa97282d6b0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_37.12, 4;
    %load/vec4 v0x7fa97282bfa0_0;
    %store/vec4 v0x7fa97282bf10_0, 0, 16;
    %jmp T_37.13;
T_37.12 ;
    %load/vec4 v0x7fa97282c100_0;
    %store/vec4 v0x7fa97282bf10_0, 0, 16;
T_37.13 ;
T_37.11 ;
T_37.9 ;
T_37.6 ;
T_37.1 ;
    %load/vec4 v0x7fa97282d7d0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_37.14, 4;
    %load/vec4 v0x7fa97282d1b0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_37.16, 4;
    %load/vec4 v0x7fa97282bd60_0;
    %store/vec4 v0x7fa97282c050_0, 0, 16;
    %jmp T_37.17;
T_37.16 ;
    %load/vec4 v0x7fa97282d390_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_37.18, 4;
    %load/vec4 v0x7fa97282be80_0;
    %store/vec4 v0x7fa97282c050_0, 0, 16;
    %jmp T_37.19;
T_37.18 ;
    %load/vec4 v0x7fa97282d6b0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_37.20, 4;
    %load/vec4 v0x7fa97282bfa0_0;
    %store/vec4 v0x7fa97282c050_0, 0, 16;
    %jmp T_37.21;
T_37.20 ;
    %load/vec4 v0x7fa97282c1b0_0;
    %store/vec4 v0x7fa97282c050_0, 0, 16;
T_37.21 ;
T_37.19 ;
T_37.17 ;
T_37.14 ;
    %load/vec4 v0x7fa97282d8f0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_37.22, 4;
    %load/vec4 v0x7fa97282c420_0;
    %store/vec4 v0x7fa97282bd60_0, 0, 16;
    %jmp T_37.23;
T_37.22 ;
    %load/vec4 v0x7fa97282d8f0_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_37.24, 4;
    %load/vec4 v0x7fa97282c420_0;
    %store/vec4 v0x7fa97282be80_0, 0, 16;
    %jmp T_37.25;
T_37.24 ;
    %load/vec4 v0x7fa97282d8f0_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_37.26, 4;
    %load/vec4 v0x7fa97282c420_0;
    %store/vec4 v0x7fa97282bfa0_0, 0, 16;
T_37.26 ;
T_37.25 ;
T_37.23 ;
    %jmp T_37;
    .thread T_37;
    .scope S_0x7fa972800090;
T_38 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa97282e530_0, 0, 1;
    %end;
    .thread T_38;
    .scope S_0x7fa972800090;
T_39 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x7fa97282e290_0, 0, 7;
    %end;
    .thread T_39;
    .scope S_0x7fa972800090;
T_40 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa97282df90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa97282e170_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa97282e480_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fa97282e750_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa97282dee0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa97282e3d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa97282de30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa97282e040_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa97282e320_0, 0;
    %end;
    .thread T_40;
    .scope S_0x7fa972800090;
T_41 ;
    %wait E_0x7fa971d2f060;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa97282df90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa97282e170_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa97282e480_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fa97282e750_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa97282dee0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa97282e3d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa97282de30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa97282e040_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa97282e320_0, 0;
    %load/vec4 v0x7fa97282e5c0_0;
    %parti/s 4, 0, 2;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_41.0, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_41.1, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_41.2, 6;
    %load/vec4 v0x7fa97282e5c0_0;
    %parti/s 1, 9, 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_41.5, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fa97282dee0_0, 0;
    %jmp T_41.6;
T_41.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa97282dee0_0, 0;
T_41.6 ;
    %load/vec4 v0x7fa97282e5c0_0;
    %parti/s 1, 8, 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_41.7, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fa97282e3d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa97282de30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa97282e040_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa97282e320_0, 0;
    %jmp T_41.8;
T_41.7 ;
    %load/vec4 v0x7fa97282e5c0_0;
    %parti/s 2, 6, 4;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_41.9, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fa97282de30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa97282e040_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa97282e320_0, 0;
    %jmp T_41.10;
T_41.9 ;
    %load/vec4 v0x7fa97282e5c0_0;
    %parti/s 2, 6, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_41.11, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa97282de30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fa97282e040_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa97282e320_0, 0;
    %jmp T_41.12;
T_41.11 ;
    %load/vec4 v0x7fa97282e5c0_0;
    %parti/s 2, 6, 4;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_41.13, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa97282de30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa97282e040_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fa97282e320_0, 0;
    %jmp T_41.14;
T_41.13 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa97282de30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa97282e040_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa97282e320_0, 0;
T_41.14 ;
T_41.12 ;
T_41.10 ;
T_41.8 ;
    %load/vec4 v0x7fa97282e5c0_0;
    %parti/s 2, 4, 4;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_41.15, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fa97282e750_0, 0, 2;
    %jmp T_41.16;
T_41.15 ;
    %load/vec4 v0x7fa97282e5c0_0;
    %parti/s 2, 4, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_41.17, 4;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fa97282e750_0, 0, 2;
    %jmp T_41.18;
T_41.17 ;
    %load/vec4 v0x7fa97282e5c0_0;
    %parti/s 2, 4, 4;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_41.19, 4;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7fa97282e750_0, 0, 2;
    %jmp T_41.20;
T_41.19 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fa97282e750_0, 0, 2;
T_41.20 ;
T_41.18 ;
T_41.16 ;
    %jmp T_41.4;
T_41.0 ;
    %load/vec4 v0x7fa97282e5c0_0;
    %parti/s 4, 0, 2;
    %pad/u 32;
    %cmpi/e 9, 0, 32;
    %jmp/0xz  T_41.21, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fa97282df90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa97282e170_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa97282e480_0, 0;
    %jmp T_41.22;
T_41.21 ;
    %load/vec4 v0x7fa97282e5c0_0;
    %parti/s 4, 0, 2;
    %pad/u 32;
    %cmpi/e 11, 0, 32;
    %jmp/0xz  T_41.23, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa97282df90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fa97282e170_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa97282e480_0, 0;
    %jmp T_41.24;
T_41.23 ;
    %load/vec4 v0x7fa97282e5c0_0;
    %parti/s 4, 0, 2;
    %pad/u 32;
    %cmpi/e 12, 0, 32;
    %jmp/0xz  T_41.25, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa97282df90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa97282e170_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fa97282e480_0, 0;
T_41.25 ;
T_41.24 ;
T_41.22 ;
    %load/vec4 v0x7fa97282e5c0_0;
    %parti/s 4, 0, 2;
    %pad/u 32;
    %pushi/vec4 12, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fa97282e5c0_0;
    %parti/s 1, 10, 5;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x7fa97282e5c0_0;
    %parti/s 4, 0, 2;
    %pad/u 32;
    %pushi/vec4 12, 0, 32;
    %cmp/e;
    %flag_inv 4;
    %flag_get/vec4 4;
    %load/vec4 v0x7fa97282e5c0_0;
    %parti/s 1, 11, 5;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_41.27, 9;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa97282de30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa97282e040_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa97282e320_0, 0;
    %jmp T_41.28;
T_41.27 ;
    %load/vec4 v0x7fa97282e5c0_0;
    %parti/s 2, 6, 4;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_41.29, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fa97282de30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa97282e040_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa97282e320_0, 0;
    %jmp T_41.30;
T_41.29 ;
    %load/vec4 v0x7fa97282e5c0_0;
    %parti/s 2, 6, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_41.31, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa97282de30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fa97282e040_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa97282e320_0, 0;
    %jmp T_41.32;
T_41.31 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa97282de30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa97282e040_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fa97282e320_0, 0;
T_41.32 ;
T_41.30 ;
T_41.28 ;
    %jmp T_41.4;
T_41.1 ;
    %load/vec4 v0x7fa97282e5c0_0;
    %parti/s 4, 0, 2;
    %pad/u 32;
    %cmpi/e 9, 0, 32;
    %jmp/0xz  T_41.33, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fa97282df90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa97282e170_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa97282e480_0, 0;
    %jmp T_41.34;
T_41.33 ;
    %load/vec4 v0x7fa97282e5c0_0;
    %parti/s 4, 0, 2;
    %pad/u 32;
    %cmpi/e 11, 0, 32;
    %jmp/0xz  T_41.35, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa97282df90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fa97282e170_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa97282e480_0, 0;
    %jmp T_41.36;
T_41.35 ;
    %load/vec4 v0x7fa97282e5c0_0;
    %parti/s 4, 0, 2;
    %pad/u 32;
    %cmpi/e 12, 0, 32;
    %jmp/0xz  T_41.37, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa97282df90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa97282e170_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fa97282e480_0, 0;
T_41.37 ;
T_41.36 ;
T_41.34 ;
    %load/vec4 v0x7fa97282e5c0_0;
    %parti/s 4, 0, 2;
    %pad/u 32;
    %pushi/vec4 12, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fa97282e5c0_0;
    %parti/s 1, 10, 5;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x7fa97282e5c0_0;
    %parti/s 4, 0, 2;
    %pad/u 32;
    %pushi/vec4 12, 0, 32;
    %cmp/e;
    %flag_inv 4;
    %flag_get/vec4 4;
    %load/vec4 v0x7fa97282e5c0_0;
    %parti/s 1, 11, 5;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_41.39, 9;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa97282de30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa97282e040_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa97282e320_0, 0;
    %jmp T_41.40;
T_41.39 ;
    %load/vec4 v0x7fa97282e5c0_0;
    %parti/s 2, 6, 4;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_41.41, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fa97282de30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa97282e040_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa97282e320_0, 0;
    %jmp T_41.42;
T_41.41 ;
    %load/vec4 v0x7fa97282e5c0_0;
    %parti/s 2, 6, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_41.43, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa97282de30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fa97282e040_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa97282e320_0, 0;
    %jmp T_41.44;
T_41.43 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa97282de30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa97282e040_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fa97282e320_0, 0;
T_41.44 ;
T_41.42 ;
T_41.40 ;
    %jmp T_41.4;
T_41.2 ;
    %load/vec4 v0x7fa97282e5c0_0;
    %parti/s 4, 0, 2;
    %pad/u 32;
    %cmpi/e 9, 0, 32;
    %jmp/0xz  T_41.45, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fa97282df90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa97282e170_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa97282e480_0, 0;
    %jmp T_41.46;
T_41.45 ;
    %load/vec4 v0x7fa97282e5c0_0;
    %parti/s 4, 0, 2;
    %pad/u 32;
    %cmpi/e 11, 0, 32;
    %jmp/0xz  T_41.47, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa97282df90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fa97282e170_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa97282e480_0, 0;
    %jmp T_41.48;
T_41.47 ;
    %load/vec4 v0x7fa97282e5c0_0;
    %parti/s 4, 0, 2;
    %pad/u 32;
    %cmpi/e 12, 0, 32;
    %jmp/0xz  T_41.49, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa97282df90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa97282e170_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fa97282e480_0, 0;
T_41.49 ;
T_41.48 ;
T_41.46 ;
    %load/vec4 v0x7fa97282e5c0_0;
    %parti/s 4, 0, 2;
    %pad/u 32;
    %pushi/vec4 12, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fa97282e5c0_0;
    %parti/s 1, 10, 5;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x7fa97282e5c0_0;
    %parti/s 4, 0, 2;
    %pad/u 32;
    %pushi/vec4 12, 0, 32;
    %cmp/e;
    %flag_inv 4;
    %flag_get/vec4 4;
    %load/vec4 v0x7fa97282e5c0_0;
    %parti/s 1, 11, 5;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_41.51, 9;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa97282de30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa97282e040_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa97282e320_0, 0;
    %jmp T_41.52;
T_41.51 ;
    %load/vec4 v0x7fa97282e5c0_0;
    %parti/s 2, 6, 4;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_41.53, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fa97282de30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa97282e040_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa97282e320_0, 0;
    %jmp T_41.54;
T_41.53 ;
    %load/vec4 v0x7fa97282e5c0_0;
    %parti/s 2, 6, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_41.55, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa97282de30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fa97282e040_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa97282e320_0, 0;
    %jmp T_41.56;
T_41.55 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa97282de30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa97282e040_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fa97282e320_0, 0;
T_41.56 ;
T_41.54 ;
T_41.52 ;
    %jmp T_41.4;
T_41.4 ;
    %pop/vec4 1;
    %jmp T_41;
    .thread T_41;
    .scope S_0x7fa971d88fd0;
T_42 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa97282e7e0_0, 0, 1;
    %end;
    .thread T_42;
    .scope S_0x7fa971d88fd0;
T_43 ;
    %delay 70, 0;
    %pushi/vec4 65528, 0, 16;
    %store/vec4 v0x7fa97282e870_0, 0, 16;
    %pushi/vec4 65521, 0, 16;
    %store/vec4 v0x7fa97282e940_0, 0, 16;
    %pushi/vec4 11, 0, 12;
    %store/vec4 v0x7fa97282ea10_0, 0, 12;
    %delay 70, 0;
    %pushi/vec4 12, 0, 12;
    %store/vec4 v0x7fa97282ea10_0, 0, 12;
    %delay 70, 0;
    %pushi/vec4 517, 0, 12;
    %store/vec4 v0x7fa97282ea10_0, 0, 12;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fa97282ed50_0, 0, 3;
T_43.0 ;
    %load/vec4 v0x7fa97282ed50_0;
    %pad/u 32;
    %cmpi/u 5, 0, 32;
    %jmp/0xz T_43.1, 5;
    %delay 70, 0;
    %pushi/vec4 531, 0, 12;
    %store/vec4 v0x7fa97282ea10_0, 0, 12;
    %delay 70, 0;
    %pushi/vec4 42, 0, 12;
    %store/vec4 v0x7fa97282ea10_0, 0, 12;
    %load/vec4 v0x7fa97282ec80_0;
    %parti/s 1, 15, 5;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fa97282ed50_0;
    %pad/u 32;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.2, 8;
    %delay 70, 0;
    %pushi/vec4 2123, 0, 12;
    %store/vec4 v0x7fa97282ea10_0, 0, 12;
    %delay 50, 0;
    %pushi/vec4 536, 0, 12;
    %store/vec4 v0x7fa97282ea10_0, 0, 12;
T_43.2 ;
    %delay 70, 0;
    %pushi/vec4 2057, 0, 12;
    %store/vec4 v0x7fa97282ea10_0, 0, 12;
    %delay 70, 0;
    %pushi/vec4 2123, 0, 12;
    %store/vec4 v0x7fa97282ea10_0, 0, 12;
    %delay 70, 0;
    %pushi/vec4 901, 0, 12;
    %store/vec4 v0x7fa97282ea10_0, 0, 12;
    %delay 200, 0;
    %pushi/vec4 1068, 0, 12;
    %store/vec4 v0x7fa97282ea10_0, 0, 12;
    %delay 70, 0;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0x7fa97282ea10_0, 0, 12;
    %delay 70, 0;
    %pushi/vec4 1164, 0, 12;
    %store/vec4 v0x7fa97282ea10_0, 0, 12;
    %load/vec4 v0x7fa97282ed50_0;
    %addi 1, 0, 3;
    %store/vec4 v0x7fa97282ed50_0, 0, 3;
    %jmp T_43.0;
T_43.1 ;
    %vpi_call 9 85 "$display", "A: %b, Bo: %b, Co: %b", v0x7fa97282eaa0_0, v0x7fa97282ebb0_0, v0x7fa97282ec80_0 {0 0 0};
    %end;
    .thread T_43;
    .scope S_0x7fa971d88fd0;
T_44 ;
    %vpi_call 9 90 "$monitor", "Time=%g,X=%b,Y=%b,A=%b B=%b,C=%b,opcode=%b", $time, v0x7fa97282e870_0, v0x7fa97282e940_0, v0x7fa97282eaa0_0, v0x7fa97282ebb0_0, v0x7fa97282ec80_0, v0x7fa97282ea10_0 {0 0 0};
    %end;
    .thread T_44;
    .scope S_0x7fa971d88fd0;
T_45 ;
    %delay 4000, 0;
    %vpi_call 9 95 "$finish" {0 0 0};
    %end;
    .thread T_45;
    .scope S_0x7fa971d88fd0;
T_46 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fa97282e870_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fa97282e940_0, 0, 16;
    %pushi/vec4 9, 0, 12;
    %store/vec4 v0x7fa97282ea10_0, 0, 12;
    %end;
    .thread T_46;
    .scope S_0x7fa971d88fd0;
T_47 ;
    %delay 1, 0;
    %load/vec4 v0x7fa97282e7e0_0;
    %nor/r;
    %store/vec4 v0x7fa97282e7e0_0, 0, 1;
    %jmp T_47;
    .thread T_47;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "main.v";
    "control.v";
    "datapath.v";
    "ALU.v";
    "bitslice.v";
    "adder.v";
    "subtractor.v";
    "tbMain.v";
