Rom.v,verilog,xil_defaultlib,../../../../project_10.1.srcs/sources_1/ip/Rom_1/sim/Rom.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
