@Verdi rc file Version 1.0
[General]
saveDB = TRUE
relativePath = FALSE
saveSingleView = FALSE
saveNWaveWinId = 
VerdiVersion = Verdi_P-2019.06-SP2-12
[KeyNote]
Line1 = Automatic Backup 0
Line2 = Save Open Database Information: Yes
Line3 = Path Option: Absolute Paths
Line4 = Windows Option: All Windows
[OneSearch]
isExisted = FALSE
[TestBench]
ConstrViewShow = 0
InherViewShow = 0
FSDBMsgShow = 0
AnnotationShow = 0
Console = FALSE
powerDumped = 0
[hb]
postSimFile = /home/user/project/lab_cpu/3j_cpu_design_2023/week12_pipeline/hardware/01.RV32I_Integrated_Test_partial_type/sim/func_sim/wave.fsdb
syncTime = 890
viewport = 0 27 1920 977 0 0 407 1918
activeNode = "cpu_tb.CPU.icpu.i_datapath.u_be_logic"
activeScope = "cpu_tb.CPU.icpu.i_datapath.u_be_logic"
activeFile = "../../src/rtl/myCPU/pipeline/rev00/building_blocks/be_logic.sv"
interactiveMode = False
viewType = Source
simulatorMode = False
sourceBeginLine = 97
baMode = False
srcLineNum = True
AutoWrap = True
IdentifyFalseLogic = False
syncSignal = False
traceMode = Hierarchical
showTraceInSchema = True
paMode = False
funcMode = False
powerAwareAnnot = True
amsAnnot = True
traceCrossHier = True
DnDtraceCrossHierOnly = True
traceIncTopPort = False
leadingZero = False
signalPane = False
Scope1 = "cpu_tb.CPU.icpu.i_datapath.u_be_logic"
Scope2 = "cpu_tb"
sdfCheckUndef = FALSE
simFlow = FALSE
[hb.design]
importCmd = "-f" "run.f" 
invokeDir = /home/user/project/lab_cpu/3j_cpu_design_2023/week12_pipeline/hardware/01.RV32I_Integrated_Test_partial_type/sim/func_sim
[hb.sourceTab.1]
scope = cpu_tb.CPU.icpu.i_datapath.u_be_logic
File = /home/user/project/lab_cpu/3j_cpu_design_2023/week12_pipeline/hardware/01.RV32I_Integrated_Test_partial_type/src/rtl/myCPU/pipeline/rev00/building_blocks/be_logic.sv
Line = 98
[nMemoryManager]
WaveformFile = /home/user/project/lab_cpu/3j_cpu_design_2023/week12_pipeline/hardware/01.RV32I_Integrated_Test_partial_type/sim/func_sim/wave.fsdb
UserActionNum = 0
nMemWindowNum = 0
[schematics.0]
viewport = 0 25 1286 358
viewbbox = -14575 5626 34461 16900
design = . "cpu_tb.CPU.icpu.i_datapath.u_be_logic" DebussyLib
schmaticId = 3
partial = False
partialHier = False
annotData = AnnotData.0
locatorSession = Locator.0
display_port_name = True
display_pin_name = True
display_instance_name = True
display_local_net_name = True
display_complete_name = True
display_entity_name = True
display_arch_name = True
display_module_name = True
display_high_contrast = True
display_back_annotation = False
display_back_annotation_in_Line = False
display_param_list = True
auto_fit_select_set = False
pre_select = True
show_full_name = False
display_short_name = True
display_preselect_tip = False
append_view_obj = True
cmdToolbar = True
msgToolbar = True
syncTime = 890
traceMode = Hierarchical
originate_from = from_import_scope
signal_color_set =  "cpu_tb.CPU.icpu.i_datapath.u_be_logic.Byte_Enable[3:0]" "ID_ORANGE5" "cpu_tb.CPU.icpu.i_datapath.Byte_Enable[3:0]" "ID_ORANGE5" "cpu_tb.CPU.ByteEnable[3:0]" "ID_ORANGE5" "cpu_tb.CPU.icpu.Byte_Enable[3:0]" "ID_ORANGE5" "cpu_tb.CPU.imem.wbe1[3:0]" "ID_ORAN\
GE5"
full_hier_partial_dis = False
detail_rtl = False
hide_extraneous_bus = True
hierFlatten = False
instrument_cell = False
gcc_level = False
PG_pin = True
power_signal = True
power_domain = True
brighten_power_color = False
sdc_annot = False
hier_flatten_view = False
auto_collapse_paths = True
group_paths = False
locator = False
align_locator_right = True
all_hier_ports = False
VCST_path_type = 0
verdi_type_wnd = False
line_up_registers = False
through_net = True
interface_element = True
run-time_interface_element = True
magnifier = False
highlight_incomplete_net = False
quick_trace_2_point = False
show_pass_through_net = False
Scope0 = . "cpu_tb.CPU.icpu.i_datapath.u_be_logic" -4581 10623 26803 17839
Scope1 = . "cpu_tb.CPU.icpu.i_datapath" 44048 9147 75092 16285
Scope2 = . "cpu_tb.CPU.icpu" -28634 -3950 54134 14950
Scope3 = . "cpu_tb.CPU" 2080 7101 24776 12283
[wave.0]
viewPort = 0 25 1920 435 216 144
primaryWindow = TRUE
SessionFile = /home/user/project/lab_cpu/3j_cpu_design_2023/week12_pipeline/hardware/01.RV32I_Integrated_Test_partial_type/sim/func_sim/VerdiLog/novas_autosave.ses.wave.0
displayGrid = FALSE
hierarchicalName = FALSE
snap = TRUE
displayLeadingZeros = TRUE
fixDelta = FALSE
displayCursorMarker = FALSE
autoUpdate = FALSE
highlightGlitchs = FALSE
waveformSyncCursorMarker = FALSE
waveformSyncHorizontalRange = FALSE
waveformSyncVerticalscroll = FALSE
displayErrors = TRUE
displayMsgSymbols = TRUE
showMsgDescriptions = TRUE
autoFit = FALSE
displayDeltaY = FALSE
centerCursor = FALSE
