Hii this is jayaram, I'm writing a system verilog code to design a single port RAM in EDA Playground


Here is the final output of the written code

![image](https://github.com/user-attachments/assets/e87e8529-06af-4504-ae87-c90bc8c1a5d6)
