package cuda

/*
 THIS FILE IS AUTO-GENERATED BY CUDA2GO.
 EDITING IS FUTILE.
*/

import(
	"unsafe"
	"github.com/mumax/3/cuda/cu"
	"github.com/mumax/3/timer"
	"sync"
)

// CUDA handle for lltorque21 kernel
var lltorque21_code cu.Function

// Stores the arguments for lltorque21 kernel invocation
type lltorque21_args_t struct{
	 arg_tx unsafe.Pointer
	 arg_ty unsafe.Pointer
	 arg_tz unsafe.Pointer
	 arg_mx unsafe.Pointer
	 arg_my unsafe.Pointer
	 arg_mz unsafe.Pointer
	 arg_hx unsafe.Pointer
	 arg_hy unsafe.Pointer
	 arg_hz unsafe.Pointer
	 arg_dst_sin_x unsafe.Pointer
	 arg_dst_sin_y unsafe.Pointer
	 arg_dst_sin_z unsafe.Pointer
	 arg_dst_cos_x unsafe.Pointer
	 arg_dst_cos_y unsafe.Pointer
	 arg_dst_cos_z unsafe.Pointer
	 arg_wc unsafe.Pointer
	 arg_wc_mul float32
	 arg_msat unsafe.Pointer
	 arg_msat_mul float32
	 arg_brms_x unsafe.Pointer
	 arg_brmsx_mul float32
	 arg_brms_y unsafe.Pointer
	 arg_brmsy_mul float32
	 arg_brms_z unsafe.Pointer
	 arg_brmsz_mul float32
	 arg_delta_time float32
	 arg_ctime float32
	 arg_vol float32
	 arg_alpha_ unsafe.Pointer
	 arg_alpha_mul float32
	 arg_Nx int
	 arg_Ny int
	 arg_Nz int
	 arg_PBC byte
	 argptr [34]unsafe.Pointer
	sync.Mutex
}

// Stores the arguments for lltorque21 kernel invocation
var lltorque21_args lltorque21_args_t

func init(){
	// CUDA driver kernel call wants pointers to arguments, set them up once.
	 lltorque21_args.argptr[0] = unsafe.Pointer(&lltorque21_args.arg_tx)
	 lltorque21_args.argptr[1] = unsafe.Pointer(&lltorque21_args.arg_ty)
	 lltorque21_args.argptr[2] = unsafe.Pointer(&lltorque21_args.arg_tz)
	 lltorque21_args.argptr[3] = unsafe.Pointer(&lltorque21_args.arg_mx)
	 lltorque21_args.argptr[4] = unsafe.Pointer(&lltorque21_args.arg_my)
	 lltorque21_args.argptr[5] = unsafe.Pointer(&lltorque21_args.arg_mz)
	 lltorque21_args.argptr[6] = unsafe.Pointer(&lltorque21_args.arg_hx)
	 lltorque21_args.argptr[7] = unsafe.Pointer(&lltorque21_args.arg_hy)
	 lltorque21_args.argptr[8] = unsafe.Pointer(&lltorque21_args.arg_hz)
	 lltorque21_args.argptr[9] = unsafe.Pointer(&lltorque21_args.arg_dst_sin_x)
	 lltorque21_args.argptr[10] = unsafe.Pointer(&lltorque21_args.arg_dst_sin_y)
	 lltorque21_args.argptr[11] = unsafe.Pointer(&lltorque21_args.arg_dst_sin_z)
	 lltorque21_args.argptr[12] = unsafe.Pointer(&lltorque21_args.arg_dst_cos_x)
	 lltorque21_args.argptr[13] = unsafe.Pointer(&lltorque21_args.arg_dst_cos_y)
	 lltorque21_args.argptr[14] = unsafe.Pointer(&lltorque21_args.arg_dst_cos_z)
	 lltorque21_args.argptr[15] = unsafe.Pointer(&lltorque21_args.arg_wc)
	 lltorque21_args.argptr[16] = unsafe.Pointer(&lltorque21_args.arg_wc_mul)
	 lltorque21_args.argptr[17] = unsafe.Pointer(&lltorque21_args.arg_msat)
	 lltorque21_args.argptr[18] = unsafe.Pointer(&lltorque21_args.arg_msat_mul)
	 lltorque21_args.argptr[19] = unsafe.Pointer(&lltorque21_args.arg_brms_x)
	 lltorque21_args.argptr[20] = unsafe.Pointer(&lltorque21_args.arg_brmsx_mul)
	 lltorque21_args.argptr[21] = unsafe.Pointer(&lltorque21_args.arg_brms_y)
	 lltorque21_args.argptr[22] = unsafe.Pointer(&lltorque21_args.arg_brmsy_mul)
	 lltorque21_args.argptr[23] = unsafe.Pointer(&lltorque21_args.arg_brms_z)
	 lltorque21_args.argptr[24] = unsafe.Pointer(&lltorque21_args.arg_brmsz_mul)
	 lltorque21_args.argptr[25] = unsafe.Pointer(&lltorque21_args.arg_delta_time)
	 lltorque21_args.argptr[26] = unsafe.Pointer(&lltorque21_args.arg_ctime)
	 lltorque21_args.argptr[27] = unsafe.Pointer(&lltorque21_args.arg_vol)
	 lltorque21_args.argptr[28] = unsafe.Pointer(&lltorque21_args.arg_alpha_)
	 lltorque21_args.argptr[29] = unsafe.Pointer(&lltorque21_args.arg_alpha_mul)
	 lltorque21_args.argptr[30] = unsafe.Pointer(&lltorque21_args.arg_Nx)
	 lltorque21_args.argptr[31] = unsafe.Pointer(&lltorque21_args.arg_Ny)
	 lltorque21_args.argptr[32] = unsafe.Pointer(&lltorque21_args.arg_Nz)
	 lltorque21_args.argptr[33] = unsafe.Pointer(&lltorque21_args.arg_PBC)
	 }

// Wrapper for lltorque21 CUDA kernel, asynchronous.
func k_lltorque21_async ( tx unsafe.Pointer, ty unsafe.Pointer, tz unsafe.Pointer, mx unsafe.Pointer, my unsafe.Pointer, mz unsafe.Pointer, hx unsafe.Pointer, hy unsafe.Pointer, hz unsafe.Pointer, dst_sin_x unsafe.Pointer, dst_sin_y unsafe.Pointer, dst_sin_z unsafe.Pointer, dst_cos_x unsafe.Pointer, dst_cos_y unsafe.Pointer, dst_cos_z unsafe.Pointer, wc unsafe.Pointer, wc_mul float32, msat unsafe.Pointer, msat_mul float32, brms_x unsafe.Pointer, brmsx_mul float32, brms_y unsafe.Pointer, brmsy_mul float32, brms_z unsafe.Pointer, brmsz_mul float32, delta_time float32, ctime float32, vol float32, alpha_ unsafe.Pointer, alpha_mul float32, Nx int, Ny int, Nz int, PBC byte,  cfg *config) {
	if Synchronous{ // debug
		Sync()
		timer.Start("lltorque21")
	}

	lltorque21_args.Lock()
	defer lltorque21_args.Unlock()

	if lltorque21_code == 0{
		lltorque21_code = fatbinLoad(lltorque21_map, "lltorque21")
	}

	 lltorque21_args.arg_tx = tx
	 lltorque21_args.arg_ty = ty
	 lltorque21_args.arg_tz = tz
	 lltorque21_args.arg_mx = mx
	 lltorque21_args.arg_my = my
	 lltorque21_args.arg_mz = mz
	 lltorque21_args.arg_hx = hx
	 lltorque21_args.arg_hy = hy
	 lltorque21_args.arg_hz = hz
	 lltorque21_args.arg_dst_sin_x = dst_sin_x
	 lltorque21_args.arg_dst_sin_y = dst_sin_y
	 lltorque21_args.arg_dst_sin_z = dst_sin_z
	 lltorque21_args.arg_dst_cos_x = dst_cos_x
	 lltorque21_args.arg_dst_cos_y = dst_cos_y
	 lltorque21_args.arg_dst_cos_z = dst_cos_z
	 lltorque21_args.arg_wc = wc
	 lltorque21_args.arg_wc_mul = wc_mul
	 lltorque21_args.arg_msat = msat
	 lltorque21_args.arg_msat_mul = msat_mul
	 lltorque21_args.arg_brms_x = brms_x
	 lltorque21_args.arg_brmsx_mul = brmsx_mul
	 lltorque21_args.arg_brms_y = brms_y
	 lltorque21_args.arg_brmsy_mul = brmsy_mul
	 lltorque21_args.arg_brms_z = brms_z
	 lltorque21_args.arg_brmsz_mul = brmsz_mul
	 lltorque21_args.arg_delta_time = delta_time
	 lltorque21_args.arg_ctime = ctime
	 lltorque21_args.arg_vol = vol
	 lltorque21_args.arg_alpha_ = alpha_
	 lltorque21_args.arg_alpha_mul = alpha_mul
	 lltorque21_args.arg_Nx = Nx
	 lltorque21_args.arg_Ny = Ny
	 lltorque21_args.arg_Nz = Nz
	 lltorque21_args.arg_PBC = PBC
	

	args := lltorque21_args.argptr[:]
	cu.LaunchKernel(lltorque21_code, cfg.Grid.X, cfg.Grid.Y, cfg.Grid.Z, cfg.Block.X, cfg.Block.Y, cfg.Block.Z, 0, stream0, args)

	if Synchronous{ // debug
		Sync()
		timer.Stop("lltorque21")
	}
}

// maps compute capability on PTX code for lltorque21 kernel.
var lltorque21_map = map[int]string{ 0: "" ,
30: lltorque21_ptx_30 ,
35: lltorque21_ptx_35 ,
37: lltorque21_ptx_37 ,
50: lltorque21_ptx_50 ,
52: lltorque21_ptx_52 ,
53: lltorque21_ptx_53 ,
60: lltorque21_ptx_60 ,
61: lltorque21_ptx_61 ,
70: lltorque21_ptx_70 ,
75: lltorque21_ptx_75  }

// lltorque21 PTX code for various compute capabilities.
const(
  lltorque21_ptx_30 = `
.version 6.4
.target sm_30
.address_size 64

	// .globl	lltorque21
.const .align 4 .b8 __cudart_i2opi_f[24] = {65, 144, 67, 60, 153, 149, 98, 219, 192, 221, 52, 245, 209, 87, 39, 252, 41, 21, 68, 78, 110, 131, 249, 162};

.visible .entry lltorque21(
	.param .u64 lltorque21_param_0,
	.param .u64 lltorque21_param_1,
	.param .u64 lltorque21_param_2,
	.param .u64 lltorque21_param_3,
	.param .u64 lltorque21_param_4,
	.param .u64 lltorque21_param_5,
	.param .u64 lltorque21_param_6,
	.param .u64 lltorque21_param_7,
	.param .u64 lltorque21_param_8,
	.param .u64 lltorque21_param_9,
	.param .u64 lltorque21_param_10,
	.param .u64 lltorque21_param_11,
	.param .u64 lltorque21_param_12,
	.param .u64 lltorque21_param_13,
	.param .u64 lltorque21_param_14,
	.param .u64 lltorque21_param_15,
	.param .f32 lltorque21_param_16,
	.param .u64 lltorque21_param_17,
	.param .f32 lltorque21_param_18,
	.param .u64 lltorque21_param_19,
	.param .f32 lltorque21_param_20,
	.param .u64 lltorque21_param_21,
	.param .f32 lltorque21_param_22,
	.param .u64 lltorque21_param_23,
	.param .f32 lltorque21_param_24,
	.param .f32 lltorque21_param_25,
	.param .f32 lltorque21_param_26,
	.param .f32 lltorque21_param_27,
	.param .u64 lltorque21_param_28,
	.param .f32 lltorque21_param_29,
	.param .u32 lltorque21_param_30,
	.param .u32 lltorque21_param_31,
	.param .u32 lltorque21_param_32,
	.param .u8 lltorque21_param_33
)
{
	.local .align 4 .b8 	__local_depot0[28];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<93>;
	.reg .f32 	%f<498>;
	.reg .b32 	%r<356>;
	.reg .f64 	%fd<7>;
	.reg .b64 	%rd<162>;


	mov.u64 	%SPL, __local_depot0;
	ld.param.u64 	%rd42, [lltorque21_param_0];
	ld.param.u64 	%rd43, [lltorque21_param_1];
	ld.param.u64 	%rd44, [lltorque21_param_2];
	ld.param.u64 	%rd45, [lltorque21_param_3];
	ld.param.u64 	%rd46, [lltorque21_param_4];
	ld.param.u64 	%rd47, [lltorque21_param_5];
	ld.param.u64 	%rd49, [lltorque21_param_7];
	ld.param.u64 	%rd50, [lltorque21_param_8];
	ld.param.u64 	%rd53, [lltorque21_param_15];
	ld.param.f32 	%f429, [lltorque21_param_16];
	ld.param.u64 	%rd54, [lltorque21_param_17];
	ld.param.f32 	%f430, [lltorque21_param_18];
	ld.param.u64 	%rd55, [lltorque21_param_19];
	ld.param.f32 	%f431, [lltorque21_param_20];
	ld.param.u64 	%rd56, [lltorque21_param_21];
	ld.param.f32 	%f432, [lltorque21_param_22];
	ld.param.u64 	%rd57, [lltorque21_param_23];
	ld.param.f32 	%f433, [lltorque21_param_24];
	ld.param.u64 	%rd58, [lltorque21_param_28];
	ld.param.f32 	%f497, [lltorque21_param_29];
	ld.param.u32 	%r119, [lltorque21_param_30];
	ld.param.u32 	%r120, [lltorque21_param_31];
	ld.param.u32 	%r121, [lltorque21_param_32];
	cvta.to.global.u64 	%rd1, %rd47;
	cvta.to.global.u64 	%rd2, %rd46;
	cvta.to.global.u64 	%rd3, %rd45;
	mov.u32 	%r122, %ntid.x;
	mov.u32 	%r123, %ctaid.x;
	mov.u32 	%r124, %tid.x;
	mad.lo.s32 	%r125, %r122, %r123, %r124;
	mov.u32 	%r126, %ntid.y;
	mov.u32 	%r127, %ctaid.y;
	mov.u32 	%r128, %tid.y;
	mad.lo.s32 	%r129, %r126, %r127, %r128;
	mov.u32 	%r130, %ntid.z;
	mov.u32 	%r131, %ctaid.z;
	mov.u32 	%r132, %tid.z;
	mad.lo.s32 	%r133, %r130, %r131, %r132;
	setp.ge.s32	%p1, %r129, %r120;
	setp.ge.s32	%p2, %r125, %r119;
	or.pred  	%p3, %p1, %p2;
	setp.ge.s32	%p4, %r133, %r121;
	or.pred  	%p5, %p3, %p4;
	@%p5 bra 	BB0_163;

	mad.lo.s32 	%r142, %r133, %r120, %r129;
	mad.lo.s32 	%r1, %r142, %r119, %r125;
	setp.eq.s64	%p6, %rd53, 0;
	@%p6 bra 	BB0_3;

	cvta.to.global.u64 	%rd59, %rd53;
	mul.wide.s32 	%rd60, %r1, 4;
	add.s64 	%rd61, %rd59, %rd60;
	ld.global.f32 	%f185, [%rd61];
	mul.f32 	%f429, %f185, %f429;

BB0_3:
	setp.eq.s64	%p7, %rd54, 0;
	@%p7 bra 	BB0_5;

	cvta.to.global.u64 	%rd62, %rd54;
	mul.wide.s32 	%rd63, %r1, 4;
	add.s64 	%rd64, %rd62, %rd63;
	ld.global.f32 	%f186, [%rd64];
	mul.f32 	%f430, %f186, %f430;

BB0_5:
	setp.eq.s64	%p8, %rd55, 0;
	@%p8 bra 	BB0_7;

	cvta.to.global.u64 	%rd65, %rd55;
	mul.wide.s32 	%rd66, %r1, 4;
	add.s64 	%rd67, %rd65, %rd66;
	ld.global.f32 	%f187, [%rd67];
	mul.f32 	%f431, %f187, %f431;

BB0_7:
	setp.eq.s64	%p9, %rd56, 0;
	@%p9 bra 	BB0_9;

	cvta.to.global.u64 	%rd68, %rd56;
	mul.wide.s32 	%rd69, %r1, 4;
	add.s64 	%rd70, %rd68, %rd69;
	ld.global.f32 	%f188, [%rd70];
	mul.f32 	%f432, %f188, %f432;

BB0_9:
	setp.eq.s64	%p10, %rd57, 0;
	@%p10 bra 	BB0_11;

	cvta.to.global.u64 	%rd71, %rd57;
	mul.wide.s32 	%rd72, %r1, 4;
	add.s64 	%rd73, %rd71, %rd72;
	ld.global.f32 	%f189, [%rd73];
	mul.f32 	%f433, %f189, %f433;

BB0_11:
	ld.param.f32 	%f428, [lltorque21_param_25];
	cvt.f64.f32	%fd1, %f428;
	div.rn.f64 	%fd2, %fd1, 0d42447BB7F7C00000;
	cvt.rn.f32.f64	%f11, %fd2;
	mov.f32 	%f482, 0f00000000;
	setp.lt.s32	%p11, %r121, 1;
	@%p11 bra 	BB0_114;

	mov.f32 	%f482, 0f00000000;
	mov.u32 	%r314, 0;

BB0_13:
	setp.lt.s32	%p12, %r120, 1;
	@%p12 bra 	BB0_113;

	mov.u32 	%r315, 0;

BB0_15:
	mul.lo.s32 	%r149, %r120, %r119;
	mul.lo.s32 	%r150, %r119, %r315;
	mad.lo.s32 	%r4, %r149, %r314, %r150;
	setp.lt.s32	%p13, %r119, 1;
	@%p13 bra 	BB0_112;

	setp.eq.s64	%p14, %rd45, 0;
	mad.lo.s32 	%r151, %r314, %r120, %r315;
	mul.lo.s32 	%r5, %r151, %r119;
	mul.wide.s32 	%rd74, %r5, 4;
	add.s64 	%rd4, %rd2, %rd74;
	add.s64 	%rd5, %rd1, %rd74;
	@%p14 bra 	BB0_63;
	bra.uni 	BB0_17;

BB0_63:
	setp.eq.s64	%p39, %rd46, 0;
	@%p39 bra 	BB0_88;
	bra.uni 	BB0_64;

BB0_88:
	and.b32  	%r189, %r119, 3;
	mov.u32 	%r332, 0;
	mov.f32 	%f321, 0f00000000;
	setp.eq.s32	%p52, %r189, 0;
	@%p52 bra 	BB0_89;

	setp.eq.s32	%p53, %r189, 1;
	@%p53 bra 	BB0_98;

	setp.eq.s32	%p54, %r189, 2;
	@%p54 bra 	BB0_95;

	setp.eq.s64	%p55, %rd47, 0;
	mov.f32 	%f470, %f433;
	@%p55 bra 	BB0_94;

	ld.global.f32 	%f322, [%rd5];
	mul.f32 	%f470, %f433, %f322;

BB0_94:
	add.f32 	%f323, %f431, %f432;
	add.f32 	%f324, %f323, %f470;
	add.f32 	%f482, %f482, %f324;
	mov.u32 	%r332, 1;

BB0_95:
	setp.eq.s64	%p56, %rd47, 0;
	mov.f32 	%f472, %f433;
	@%p56 bra 	BB0_97;

	add.s32 	%r191, %r332, %r5;
	mul.wide.s32 	%rd113, %r191, 4;
	add.s64 	%rd114, %rd1, %rd113;
	ld.global.f32 	%f325, [%rd114];
	mul.f32 	%f472, %f433, %f325;

BB0_97:
	add.f32 	%f326, %f431, %f432;
	add.f32 	%f327, %f326, %f472;
	add.f32 	%f482, %f482, %f327;
	add.s32 	%r332, %r332, 1;

BB0_98:
	setp.eq.s64	%p57, %rd47, 0;
	mov.f32 	%f474, %f433;
	@%p57 bra 	BB0_100;

	add.s32 	%r192, %r332, %r5;
	mul.wide.s32 	%rd115, %r192, 4;
	add.s64 	%rd116, %rd1, %rd115;
	ld.global.f32 	%f328, [%rd116];
	mul.f32 	%f474, %f433, %f328;

BB0_100:
	add.f32 	%f329, %f431, %f432;
	add.f32 	%f330, %f329, %f474;
	add.f32 	%f475, %f482, %f330;
	add.s32 	%r332, %r332, 1;
	mov.f32 	%f482, %f475;
	bra.uni 	BB0_101;

BB0_17:
	setp.eq.s64	%p15, %rd46, 0;
	add.s64 	%rd6, %rd3, %rd74;
	@%p15 bra 	BB0_39;
	bra.uni 	BB0_18;

BB0_39:
	and.b32  	%r173, %r119, 3;
	mov.u32 	%r324, 0;
	mov.f32 	%f277, 0f00000000;
	setp.eq.s32	%p27, %r173, 0;
	@%p27 bra 	BB0_40;

	setp.eq.s32	%p28, %r173, 1;
	@%p28 bra 	BB0_49;

	setp.eq.s32	%p29, %r173, 2;
	@%p29 bra 	BB0_46;

	setp.eq.s64	%p30, %rd47, 0;
	ld.global.f32 	%f32, [%rd6];
	mov.f32 	%f446, %f433;
	@%p30 bra 	BB0_45;

	ld.global.f32 	%f278, [%rd5];
	mul.f32 	%f446, %f433, %f278;

BB0_45:
	fma.rn.f32 	%f279, %f431, %f32, %f432;
	add.f32 	%f280, %f279, %f446;
	add.f32 	%f482, %f482, %f280;
	mov.u32 	%r324, 1;

BB0_46:
	add.s32 	%r21, %r324, %r5;
	mul.wide.s32 	%rd95, %r21, 4;
	add.s64 	%rd96, %rd3, %rd95;
	ld.global.f32 	%f37, [%rd96];
	setp.eq.s64	%p31, %rd47, 0;
	mov.f32 	%f448, %f433;
	@%p31 bra 	BB0_48;

	add.s64 	%rd98, %rd1, %rd95;
	ld.global.f32 	%f281, [%rd98];
	mul.f32 	%f448, %f433, %f281;

BB0_48:
	fma.rn.f32 	%f282, %f431, %f37, %f432;
	add.f32 	%f283, %f282, %f448;
	add.f32 	%f482, %f482, %f283;
	add.s32 	%r324, %r324, 1;

BB0_49:
	add.s32 	%r24, %r324, %r5;
	mul.wide.s32 	%rd99, %r24, 4;
	add.s64 	%rd100, %rd3, %rd99;
	ld.global.f32 	%f42, [%rd100];
	setp.eq.s64	%p32, %rd47, 0;
	mov.f32 	%f450, %f433;
	@%p32 bra 	BB0_51;

	add.s64 	%rd102, %rd1, %rd99;
	ld.global.f32 	%f284, [%rd102];
	mul.f32 	%f450, %f433, %f284;

BB0_51:
	fma.rn.f32 	%f285, %f431, %f42, %f432;
	add.f32 	%f286, %f285, %f450;
	add.f32 	%f451, %f482, %f286;
	add.s32 	%r324, %r324, 1;
	mov.f32 	%f482, %f451;
	bra.uni 	BB0_52;

BB0_64:
	and.b32  	%r181, %r119, 3;
	mov.u32 	%r328, 0;
	mov.f32 	%f299, 0f00000000;
	setp.eq.s32	%p40, %r181, 0;
	@%p40 bra 	BB0_65;

	setp.eq.s32	%p41, %r181, 1;
	@%p41 bra 	BB0_74;

	setp.eq.s32	%p42, %r181, 2;
	@%p42 bra 	BB0_71;

	setp.eq.s64	%p43, %rd47, 0;
	ld.global.f32 	%f65, [%rd4];
	mov.f32 	%f458, %f433;
	@%p43 bra 	BB0_70;

	ld.global.f32 	%f300, [%rd5];
	mul.f32 	%f458, %f433, %f300;

BB0_70:
	fma.rn.f32 	%f301, %f432, %f65, %f431;
	add.f32 	%f302, %f301, %f458;
	add.f32 	%f482, %f482, %f302;
	mov.u32 	%r328, 1;

BB0_71:
	add.s32 	%r30, %r328, %r5;
	mul.wide.s32 	%rd104, %r30, 4;
	add.s64 	%rd105, %rd2, %rd104;
	ld.global.f32 	%f70, [%rd105];
	setp.eq.s64	%p44, %rd47, 0;
	mov.f32 	%f460, %f433;
	@%p44 bra 	BB0_73;

	add.s64 	%rd107, %rd1, %rd104;
	ld.global.f32 	%f303, [%rd107];
	mul.f32 	%f460, %f433, %f303;

BB0_73:
	fma.rn.f32 	%f304, %f432, %f70, %f431;
	add.f32 	%f305, %f304, %f460;
	add.f32 	%f482, %f482, %f305;
	add.s32 	%r328, %r328, 1;

BB0_74:
	add.s32 	%r33, %r328, %r5;
	mul.wide.s32 	%rd108, %r33, 4;
	add.s64 	%rd109, %rd2, %rd108;
	ld.global.f32 	%f75, [%rd109];
	setp.eq.s64	%p45, %rd47, 0;
	mov.f32 	%f462, %f433;
	@%p45 bra 	BB0_76;

	add.s64 	%rd111, %rd1, %rd108;
	ld.global.f32 	%f306, [%rd111];
	mul.f32 	%f462, %f433, %f306;

BB0_76:
	fma.rn.f32 	%f307, %f432, %f75, %f431;
	add.f32 	%f308, %f307, %f462;
	add.f32 	%f463, %f482, %f308;
	add.s32 	%r328, %r328, 1;
	mov.f32 	%f482, %f463;
	bra.uni 	BB0_77;

BB0_18:
	setp.eq.s64	%p16, %rd47, 0;
	@%p16 bra 	BB0_29;
	bra.uni 	BB0_19;

BB0_29:
	and.b32  	%r164, %r119, 3;
	mov.u32 	%r320, 0;
	mov.f32 	%f238, 0f00000000;
	setp.eq.s32	%p22, %r164, 0;
	@%p22 bra 	BB0_30;

	setp.eq.s32	%p23, %r164, 1;
	@%p23 bra 	BB0_35;

	setp.eq.s32	%p24, %r164, 2;
	@%p24 bra 	BB0_34;

	ld.global.f32 	%f239, [%rd6];
	ld.global.f32 	%f240, [%rd4];
	mul.f32 	%f241, %f432, %f240;
	fma.rn.f32 	%f242, %f431, %f239, %f241;
	add.f32 	%f243, %f242, %f433;
	add.f32 	%f482, %f482, %f243;
	mov.u32 	%r320, 1;

BB0_34:
	add.s32 	%r166, %r320, %r5;
	mul.wide.s32 	%rd87, %r166, 4;
	add.s64 	%rd88, %rd3, %rd87;
	ld.global.f32 	%f244, [%rd88];
	add.s64 	%rd89, %rd2, %rd87;
	ld.global.f32 	%f245, [%rd89];
	mul.f32 	%f246, %f432, %f245;
	fma.rn.f32 	%f247, %f431, %f244, %f246;
	add.f32 	%f248, %f247, %f433;
	add.f32 	%f482, %f482, %f248;
	add.s32 	%r320, %r320, 1;

BB0_35:
	add.s32 	%r167, %r320, %r5;
	mul.wide.s32 	%rd90, %r167, 4;
	add.s64 	%rd91, %rd3, %rd90;
	ld.global.f32 	%f249, [%rd91];
	add.s64 	%rd92, %rd2, %rd90;
	ld.global.f32 	%f250, [%rd92];
	mul.f32 	%f251, %f432, %f250;
	fma.rn.f32 	%f252, %f431, %f249, %f251;
	add.f32 	%f253, %f252, %f433;
	add.f32 	%f443, %f482, %f253;
	add.s32 	%r320, %r320, 1;
	mov.f32 	%f482, %f443;
	bra.uni 	BB0_36;

BB0_19:
	and.b32  	%r155, %r119, 3;
	mov.u32 	%r316, 0;
	mov.f32 	%f192, 0f00000000;
	setp.eq.s32	%p17, %r155, 0;
	@%p17 bra 	BB0_20;

	setp.eq.s32	%p18, %r155, 1;
	@%p18 bra 	BB0_25;

	setp.eq.s32	%p19, %r155, 2;
	@%p19 bra 	BB0_24;

	ld.global.f32 	%f193, [%rd6];
	ld.global.f32 	%f194, [%rd4];
	mul.f32 	%f195, %f432, %f194;
	ld.global.f32 	%f196, [%rd5];
	fma.rn.f32 	%f197, %f431, %f193, %f195;
	fma.rn.f32 	%f198, %f433, %f196, %f197;
	add.f32 	%f482, %f482, %f198;
	mov.u32 	%r316, 1;

BB0_24:
	add.s32 	%r157, %r316, %r5;
	mul.wide.s32 	%rd76, %r157, 4;
	add.s64 	%rd77, %rd3, %rd76;
	ld.global.f32 	%f199, [%rd77];
	add.s64 	%rd78, %rd2, %rd76;
	ld.global.f32 	%f200, [%rd78];
	mul.f32 	%f201, %f432, %f200;
	add.s64 	%rd79, %rd1, %rd76;
	ld.global.f32 	%f202, [%rd79];
	fma.rn.f32 	%f203, %f431, %f199, %f201;
	fma.rn.f32 	%f204, %f433, %f202, %f203;
	add.f32 	%f482, %f482, %f204;
	add.s32 	%r316, %r316, 1;

BB0_25:
	add.s32 	%r158, %r316, %r5;
	mul.wide.s32 	%rd80, %r158, 4;
	add.s64 	%rd81, %rd3, %rd80;
	ld.global.f32 	%f205, [%rd81];
	add.s64 	%rd82, %rd2, %rd80;
	ld.global.f32 	%f206, [%rd82];
	mul.f32 	%f207, %f432, %f206;
	add.s64 	%rd83, %rd1, %rd80;
	ld.global.f32 	%f208, [%rd83];
	fma.rn.f32 	%f209, %f431, %f205, %f207;
	fma.rn.f32 	%f210, %f433, %f208, %f209;
	add.f32 	%f438, %f482, %f210;
	add.s32 	%r316, %r316, 1;
	mov.f32 	%f482, %f438;
	bra.uni 	BB0_26;

BB0_89:
	mov.f32 	%f475, %f482;
	mov.f32 	%f482, %f321;

BB0_101:
	setp.lt.u32	%p58, %r119, 4;
	@%p58 bra 	BB0_112;

	mad.lo.s32 	%r194, %r119, %r151, %r332;
	mul.wide.s32 	%rd117, %r194, 4;
	add.s64 	%rd157, %rd1, %rd117;
	add.f32 	%f111, %f431, %f432;
	mov.f32 	%f482, %f475;

BB0_103:
	setp.eq.s64	%p59, %rd47, 0;
	mov.f32 	%f478, %f433;
	@%p59 bra 	BB0_105;

	ld.global.f32 	%f331, [%rd157];
	mul.f32 	%f478, %f433, %f331;

BB0_105:
	add.f32 	%f332, %f111, %f478;
	add.f32 	%f115, %f482, %f332;
	mov.f32 	%f479, %f433;
	@%p59 bra 	BB0_107;

	ld.global.f32 	%f333, [%rd157+4];
	mul.f32 	%f479, %f433, %f333;

BB0_107:
	add.f32 	%f334, %f111, %f479;
	add.f32 	%f118, %f115, %f334;
	mov.f32 	%f480, %f433;
	@%p59 bra 	BB0_109;

	ld.global.f32 	%f335, [%rd157+8];
	mul.f32 	%f480, %f433, %f335;

BB0_109:
	add.f32 	%f336, %f111, %f480;
	add.f32 	%f121, %f118, %f336;
	mov.f32 	%f481, %f433;
	@%p59 bra 	BB0_111;

	ld.global.f32 	%f337, [%rd157+12];
	mul.f32 	%f481, %f433, %f337;

BB0_111:
	add.f32 	%f338, %f111, %f481;
	add.f32 	%f482, %f121, %f338;
	add.s64 	%rd157, %rd157, 16;
	add.s32 	%r332, %r332, 4;
	setp.lt.s32	%p63, %r332, %r119;
	@%p63 bra 	BB0_103;
	bra.uni 	BB0_112;

BB0_40:
	mov.f32 	%f451, %f482;
	mov.f32 	%f482, %f277;

BB0_52:
	setp.lt.u32	%p33, %r119, 4;
	@%p33 bra 	BB0_112;

	mad.lo.s32 	%r176, %r119, %r151, %r324;
	mul.wide.s32 	%rd153, %r176, 4;
	add.s32 	%r177, %r324, %r4;
	mul.wide.s32 	%rd103, %r177, 4;
	add.s64 	%rd154, %rd3, %rd103;
	mov.f32 	%f482, %f451;

BB0_54:
	ld.global.f32 	%f49, [%rd154];
	add.s64 	%rd17, %rd1, %rd153;
	setp.eq.s64	%p34, %rd47, 0;
	mov.f32 	%f454, %f433;
	@%p34 bra 	BB0_56;

	ld.global.f32 	%f287, [%rd17];
	mul.f32 	%f454, %f433, %f287;

BB0_56:
	fma.rn.f32 	%f288, %f431, %f49, %f432;
	add.f32 	%f289, %f288, %f454;
	add.f32 	%f52, %f482, %f289;
	ld.global.f32 	%f53, [%rd154+4];
	mov.f32 	%f455, %f433;
	@%p34 bra 	BB0_58;

	ld.global.f32 	%f290, [%rd17+4];
	mul.f32 	%f455, %f433, %f290;

BB0_58:
	fma.rn.f32 	%f291, %f431, %f53, %f432;
	add.f32 	%f292, %f291, %f455;
	add.f32 	%f56, %f52, %f292;
	ld.global.f32 	%f57, [%rd154+8];
	mov.f32 	%f456, %f433;
	@%p34 bra 	BB0_60;

	ld.global.f32 	%f293, [%rd17+8];
	mul.f32 	%f456, %f433, %f293;

BB0_60:
	fma.rn.f32 	%f294, %f431, %f57, %f432;
	add.f32 	%f295, %f294, %f456;
	add.f32 	%f60, %f56, %f295;
	ld.global.f32 	%f61, [%rd154+12];
	mov.f32 	%f457, %f433;
	@%p34 bra 	BB0_62;

	ld.global.f32 	%f296, [%rd17+12];
	mul.f32 	%f457, %f433, %f296;

BB0_62:
	fma.rn.f32 	%f297, %f431, %f61, %f432;
	add.f32 	%f298, %f297, %f457;
	add.f32 	%f482, %f60, %f298;
	add.s64 	%rd153, %rd153, 16;
	add.s32 	%r324, %r324, 4;
	setp.lt.s32	%p38, %r324, %r119;
	add.s64 	%rd154, %rd154, 16;
	@%p38 bra 	BB0_54;
	bra.uni 	BB0_112;

BB0_65:
	mov.f32 	%f463, %f482;
	mov.f32 	%f482, %f299;

BB0_77:
	setp.lt.u32	%p46, %r119, 4;
	@%p46 bra 	BB0_112;

	mad.lo.s32 	%r184, %r119, %r151, %r328;
	mul.wide.s32 	%rd155, %r184, 4;
	add.s32 	%r185, %r328, %r4;
	mul.wide.s32 	%rd112, %r185, 4;
	add.s64 	%rd156, %rd2, %rd112;
	mov.f32 	%f482, %f463;

BB0_79:
	ld.global.f32 	%f82, [%rd156];
	add.s64 	%rd24, %rd1, %rd155;
	setp.eq.s64	%p47, %rd47, 0;
	mov.f32 	%f466, %f433;
	@%p47 bra 	BB0_81;

	ld.global.f32 	%f309, [%rd24];
	mul.f32 	%f466, %f433, %f309;

BB0_81:
	fma.rn.f32 	%f310, %f432, %f82, %f431;
	add.f32 	%f311, %f310, %f466;
	add.f32 	%f85, %f482, %f311;
	ld.global.f32 	%f86, [%rd156+4];
	mov.f32 	%f467, %f433;
	@%p47 bra 	BB0_83;

	ld.global.f32 	%f312, [%rd24+4];
	mul.f32 	%f467, %f433, %f312;

BB0_83:
	fma.rn.f32 	%f313, %f432, %f86, %f431;
	add.f32 	%f314, %f313, %f467;
	add.f32 	%f89, %f85, %f314;
	ld.global.f32 	%f90, [%rd156+8];
	mov.f32 	%f468, %f433;
	@%p47 bra 	BB0_85;

	ld.global.f32 	%f315, [%rd24+8];
	mul.f32 	%f468, %f433, %f315;

BB0_85:
	fma.rn.f32 	%f316, %f432, %f90, %f431;
	add.f32 	%f317, %f316, %f468;
	add.f32 	%f93, %f89, %f317;
	ld.global.f32 	%f94, [%rd156+12];
	mov.f32 	%f469, %f433;
	@%p47 bra 	BB0_87;

	ld.global.f32 	%f318, [%rd24+12];
	mul.f32 	%f469, %f433, %f318;

BB0_87:
	fma.rn.f32 	%f319, %f432, %f94, %f431;
	add.f32 	%f320, %f319, %f469;
	add.f32 	%f482, %f93, %f320;
	add.s64 	%rd155, %rd155, 16;
	add.s32 	%r328, %r328, 4;
	setp.lt.s32	%p51, %r328, %r119;
	add.s64 	%rd156, %rd156, 16;
	@%p51 bra 	BB0_79;
	bra.uni 	BB0_112;

BB0_30:
	mov.f32 	%f443, %f482;
	mov.f32 	%f482, %f238;

BB0_36:
	setp.lt.u32	%p25, %r119, 4;
	@%p25 bra 	BB0_112;

	mad.lo.s32 	%r169, %r119, %r151, %r320;
	mul.wide.s32 	%rd152, %r169, 4;
	mov.f32 	%f482, %f443;

BB0_38:
	add.s64 	%rd93, %rd3, %rd152;
	ld.global.f32 	%f254, [%rd93];
	add.s64 	%rd94, %rd2, %rd152;
	ld.global.f32 	%f255, [%rd94];
	mul.f32 	%f256, %f432, %f255;
	fma.rn.f32 	%f257, %f431, %f254, %f256;
	add.f32 	%f258, %f257, %f433;
	add.f32 	%f259, %f482, %f258;
	ld.global.f32 	%f260, [%rd93+4];
	ld.global.f32 	%f261, [%rd94+4];
	mul.f32 	%f262, %f432, %f261;
	fma.rn.f32 	%f263, %f431, %f260, %f262;
	add.f32 	%f264, %f263, %f433;
	add.f32 	%f265, %f259, %f264;
	ld.global.f32 	%f266, [%rd93+8];
	ld.global.f32 	%f267, [%rd94+8];
	mul.f32 	%f268, %f432, %f267;
	fma.rn.f32 	%f269, %f431, %f266, %f268;
	add.f32 	%f270, %f269, %f433;
	add.f32 	%f271, %f265, %f270;
	ld.global.f32 	%f272, [%rd93+12];
	ld.global.f32 	%f273, [%rd94+12];
	mul.f32 	%f274, %f432, %f273;
	fma.rn.f32 	%f275, %f431, %f272, %f274;
	add.f32 	%f276, %f275, %f433;
	add.f32 	%f482, %f271, %f276;
	add.s64 	%rd152, %rd152, 16;
	add.s32 	%r320, %r320, 4;
	setp.lt.s32	%p26, %r320, %r119;
	@%p26 bra 	BB0_38;
	bra.uni 	BB0_112;

BB0_20:
	mov.f32 	%f438, %f482;
	mov.f32 	%f482, %f192;

BB0_26:
	setp.lt.u32	%p20, %r119, 4;
	@%p20 bra 	BB0_112;

	mad.lo.s32 	%r160, %r119, %r151, %r316;
	mul.wide.s32 	%rd151, %r160, 4;
	mov.f32 	%f482, %f438;

BB0_28:
	add.s64 	%rd84, %rd3, %rd151;
	ld.global.f32 	%f211, [%rd84];
	add.s64 	%rd85, %rd2, %rd151;
	ld.global.f32 	%f212, [%rd85];
	mul.f32 	%f213, %f432, %f212;
	add.s64 	%rd86, %rd1, %rd151;
	ld.global.f32 	%f214, [%rd86];
	fma.rn.f32 	%f215, %f431, %f211, %f213;
	fma.rn.f32 	%f216, %f433, %f214, %f215;
	add.f32 	%f217, %f482, %f216;
	ld.global.f32 	%f218, [%rd84+4];
	ld.global.f32 	%f219, [%rd85+4];
	mul.f32 	%f220, %f432, %f219;
	ld.global.f32 	%f221, [%rd86+4];
	fma.rn.f32 	%f222, %f431, %f218, %f220;
	fma.rn.f32 	%f223, %f433, %f221, %f222;
	add.f32 	%f224, %f217, %f223;
	ld.global.f32 	%f225, [%rd84+8];
	ld.global.f32 	%f226, [%rd85+8];
	mul.f32 	%f227, %f432, %f226;
	ld.global.f32 	%f228, [%rd86+8];
	fma.rn.f32 	%f229, %f431, %f225, %f227;
	fma.rn.f32 	%f230, %f433, %f228, %f229;
	add.f32 	%f231, %f224, %f230;
	ld.global.f32 	%f232, [%rd84+12];
	ld.global.f32 	%f233, [%rd85+12];
	mul.f32 	%f234, %f432, %f233;
	ld.global.f32 	%f235, [%rd86+12];
	fma.rn.f32 	%f236, %f431, %f232, %f234;
	fma.rn.f32 	%f237, %f433, %f235, %f236;
	add.f32 	%f482, %f231, %f237;
	add.s64 	%rd151, %rd151, 16;
	add.s32 	%r316, %r316, 4;
	setp.lt.s32	%p21, %r316, %r119;
	@%p21 bra 	BB0_28;

BB0_112:
	add.s32 	%r315, %r315, 1;
	setp.lt.s32	%p64, %r315, %r120;
	@%p64 bra 	BB0_15;

BB0_113:
	add.s32 	%r314, %r314, 1;
	setp.lt.s32	%p65, %r314, %r121;
	@%p65 bra 	BB0_13;

BB0_114:
	ld.param.f32 	%f426, [lltorque21_param_26];
	add.u64 	%rd30, %SPL, 0;
	mul.f32 	%f491, %f429, %f426;
	abs.f32 	%f129, %f491;
	setp.neu.f32	%p66, %f129, 0f7F800000;
	mov.f32 	%f485, %f491;
	@%p66 bra 	BB0_116;

	mov.f32 	%f339, 0f00000000;
	mul.rn.f32 	%f485, %f491, %f339;

BB0_116:
	mul.f32 	%f340, %f485, 0f3F22F983;
	cvt.rni.s32.f32	%r345, %f340;
	cvt.rn.f32.s32	%f341, %r345;
	neg.f32 	%f342, %f341;
	mov.f32 	%f343, 0f3FC90FDA;
	fma.rn.f32 	%f344, %f342, %f343, %f485;
	mov.f32 	%f345, 0f33A22168;
	fma.rn.f32 	%f346, %f342, %f345, %f344;
	mov.f32 	%f347, 0f27C234C5;
	fma.rn.f32 	%f486, %f342, %f347, %f346;
	abs.f32 	%f348, %f485;
	add.s64 	%rd31, %rd30, 24;
	setp.leu.f32	%p67, %f348, 0f47CE4780;
	@%p67 bra 	BB0_127;

	mov.b32 	 %r48, %f485;
	shr.u32 	%r49, %r48, 23;
	shl.b32 	%r197, %r48, 8;
	or.b32  	%r50, %r197, -2147483648;
	mov.u32 	%r337, 0;
	mov.u64 	%rd158, __cudart_i2opi_f;
	mov.u32 	%r336, -6;
	mov.u64 	%rd159, %rd30;

BB0_118:
	.pragma "nounroll";
	ld.const.u32 	%r200, [%rd158];
	// inline asm
	{
	mad.lo.cc.u32   %r198, %r200, %r50, %r337;
	madc.hi.u32     %r337, %r200, %r50,  0;
	}
	// inline asm
	st.local.u32 	[%rd159], %r198;
	add.s64 	%rd159, %rd159, 4;
	add.s64 	%rd158, %rd158, 4;
	add.s32 	%r336, %r336, 1;
	setp.ne.s32	%p68, %r336, 0;
	@%p68 bra 	BB0_118;

	and.b32  	%r203, %r49, 255;
	add.s32 	%r204, %r203, -128;
	shr.u32 	%r205, %r204, 5;
	and.b32  	%r55, %r48, -2147483648;
	st.local.u32 	[%rd31], %r337;
	mov.u32 	%r206, 6;
	sub.s32 	%r207, %r206, %r205;
	mul.wide.s32 	%rd120, %r207, 4;
	add.s64 	%rd36, %rd30, %rd120;
	ld.local.u32 	%r338, [%rd36];
	ld.local.u32 	%r339, [%rd36+-4];
	and.b32  	%r58, %r49, 31;
	setp.eq.s32	%p69, %r58, 0;
	@%p69 bra 	BB0_121;

	mov.u32 	%r208, 32;
	sub.s32 	%r209, %r208, %r58;
	shr.u32 	%r210, %r339, %r209;
	shl.b32 	%r211, %r338, %r58;
	add.s32 	%r338, %r210, %r211;
	ld.local.u32 	%r212, [%rd36+-8];
	shr.u32 	%r213, %r212, %r209;
	shl.b32 	%r214, %r339, %r58;
	add.s32 	%r339, %r213, %r214;

BB0_121:
	shr.u32 	%r215, %r339, 30;
	shl.b32 	%r216, %r338, 2;
	add.s32 	%r340, %r215, %r216;
	shl.b32 	%r64, %r339, 2;
	shr.u32 	%r217, %r340, 31;
	shr.u32 	%r218, %r338, 30;
	add.s32 	%r65, %r217, %r218;
	setp.eq.s32	%p70, %r217, 0;
	@%p70 bra 	BB0_122;

	not.b32 	%r219, %r340;
	neg.s32 	%r342, %r64;
	setp.eq.s32	%p71, %r64, 0;
	selp.u32	%r220, 1, 0, %p71;
	add.s32 	%r340, %r220, %r219;
	xor.b32  	%r341, %r55, -2147483648;
	bra.uni 	BB0_124;

BB0_122:
	mov.u32 	%r341, %r55;
	mov.u32 	%r342, %r64;

BB0_124:
	clz.b32 	%r344, %r340;
	setp.eq.s32	%p72, %r344, 0;
	shl.b32 	%r221, %r340, %r344;
	mov.u32 	%r222, 32;
	sub.s32 	%r223, %r222, %r344;
	shr.u32 	%r224, %r342, %r223;
	add.s32 	%r225, %r224, %r221;
	selp.b32	%r73, %r340, %r225, %p72;
	mov.u32 	%r226, -921707870;
	mul.hi.u32 	%r343, %r73, %r226;
	setp.eq.s32	%p73, %r55, 0;
	neg.s32 	%r227, %r65;
	selp.b32	%r345, %r65, %r227, %p73;
	setp.lt.s32	%p74, %r343, 1;
	@%p74 bra 	BB0_126;

	mul.lo.s32 	%r228, %r73, -921707870;
	shr.u32 	%r229, %r228, 31;
	shl.b32 	%r230, %r343, 1;
	add.s32 	%r343, %r229, %r230;
	add.s32 	%r344, %r344, 1;

BB0_126:
	mov.u32 	%r231, 126;
	sub.s32 	%r232, %r231, %r344;
	shl.b32 	%r233, %r232, 23;
	add.s32 	%r234, %r343, 1;
	shr.u32 	%r235, %r234, 7;
	add.s32 	%r236, %r235, 1;
	shr.u32 	%r237, %r236, 1;
	add.s32 	%r238, %r237, %r233;
	or.b32  	%r239, %r238, %r341;
	mov.b32 	 %f486, %r239;

BB0_127:
	mul.rn.f32 	%f135, %f486, %f486;
	and.b32  	%r81, %r345, 1;
	setp.eq.s32	%p75, %r81, 0;
	@%p75 bra 	BB0_129;

	mov.f32 	%f349, 0fBAB6061A;
	mov.f32 	%f350, 0f37CCF5CE;
	fma.rn.f32 	%f487, %f350, %f135, %f349;
	bra.uni 	BB0_130;

BB0_129:
	mov.f32 	%f351, 0f3C08839E;
	mov.f32 	%f352, 0fB94CA1F9;
	fma.rn.f32 	%f487, %f352, %f135, %f351;

BB0_130:
	@%p75 bra 	BB0_132;

	mov.f32 	%f353, 0f3D2AAAA5;
	fma.rn.f32 	%f354, %f487, %f135, %f353;
	mov.f32 	%f355, 0fBF000000;
	fma.rn.f32 	%f488, %f354, %f135, %f355;
	bra.uni 	BB0_133;

BB0_132:
	mov.f32 	%f356, 0fBE2AAAA3;
	fma.rn.f32 	%f357, %f487, %f135, %f356;
	mov.f32 	%f358, 0f00000000;
	fma.rn.f32 	%f488, %f357, %f135, %f358;

BB0_133:
	fma.rn.f32 	%f489, %f488, %f486, %f486;
	@%p75 bra 	BB0_135;

	mov.f32 	%f359, 0f3F800000;
	fma.rn.f32 	%f489, %f488, %f135, %f359;

BB0_135:
	and.b32  	%r240, %r345, 2;
	setp.eq.s32	%p78, %r240, 0;
	@%p78 bra 	BB0_137;

	mov.f32 	%f360, 0f00000000;
	mov.f32 	%f361, 0fBF800000;
	fma.rn.f32 	%f489, %f489, %f361, %f360;

BB0_137:
	ld.param.u64 	%rd148, [lltorque21_param_9];
	mov.u32 	%r313, %tid.z;
	mov.u32 	%r312, %ctaid.z;
	mov.u32 	%r311, %ntid.z;
	mov.u32 	%r310, %tid.y;
	mov.u32 	%r309, %ctaid.y;
	mov.u32 	%r308, %ntid.y;
	mad.lo.s32 	%r307, %r308, %r309, %r310;
	mad.lo.s32 	%r306, %r311, %r312, %r313;
	mov.u32 	%r305, %tid.x;
	mov.u32 	%r304, %ctaid.x;
	mov.u32 	%r303, %ntid.x;
	mad.lo.s32 	%r302, %r303, %r304, %r305;
	mad.lo.s32 	%r301, %r306, %r120, %r307;
	mad.lo.s32 	%r300, %r301, %r119, %r302;
	mul.f32 	%f362, %f482, %f489;
	cvta.to.global.u64 	%rd121, %rd148;
	mul.wide.s32 	%rd122, %r300, 4;
	add.s64 	%rd123, %rd121, %rd122;
	ld.global.f32 	%f363, [%rd123];
	fma.rn.f32 	%f147, %f11, %f362, %f363;
	st.global.f32 	[%rd123], %f147;
	@%p66 bra 	BB0_139;

	mov.f32 	%f364, 0f00000000;
	mul.rn.f32 	%f491, %f491, %f364;

BB0_139:
	mul.f32 	%f365, %f491, 0f3F22F983;
	cvt.rni.s32.f32	%r355, %f365;
	cvt.rn.f32.s32	%f366, %r355;
	neg.f32 	%f367, %f366;
	fma.rn.f32 	%f369, %f367, %f343, %f491;
	fma.rn.f32 	%f371, %f367, %f345, %f369;
	fma.rn.f32 	%f492, %f367, %f347, %f371;
	abs.f32 	%f373, %f491;
	setp.leu.f32	%p80, %f373, 0f47CE4780;
	@%p80 bra 	BB0_150;

	mov.b32 	 %r84, %f491;
	shr.u32 	%r85, %r84, 23;
	shl.b32 	%r256, %r84, 8;
	or.b32  	%r86, %r256, -2147483648;
	mov.u32 	%r347, 0;
	mov.u64 	%rd160, __cudart_i2opi_f;
	mov.u32 	%r346, -6;
	mov.u64 	%rd161, %rd30;

BB0_141:
	.pragma "nounroll";
	ld.const.u32 	%r259, [%rd160];
	// inline asm
	{
	mad.lo.cc.u32   %r257, %r259, %r86, %r347;
	madc.hi.u32     %r347, %r259, %r86,  0;
	}
	// inline asm
	st.local.u32 	[%rd161], %r257;
	add.s64 	%rd161, %rd161, 4;
	add.s64 	%rd160, %rd160, 4;
	add.s32 	%r346, %r346, 1;
	setp.ne.s32	%p81, %r346, 0;
	@%p81 bra 	BB0_141;

	and.b32  	%r262, %r85, 255;
	add.s32 	%r263, %r262, -128;
	shr.u32 	%r264, %r263, 5;
	and.b32  	%r91, %r84, -2147483648;
	st.local.u32 	[%rd31], %r347;
	mov.u32 	%r265, 6;
	sub.s32 	%r266, %r265, %r264;
	mul.wide.s32 	%rd125, %r266, 4;
	add.s64 	%rd41, %rd30, %rd125;
	ld.local.u32 	%r348, [%rd41];
	ld.local.u32 	%r349, [%rd41+-4];
	and.b32  	%r94, %r85, 31;
	setp.eq.s32	%p82, %r94, 0;
	@%p82 bra 	BB0_144;

	mov.u32 	%r267, 32;
	sub.s32 	%r268, %r267, %r94;
	shr.u32 	%r269, %r349, %r268;
	shl.b32 	%r270, %r348, %r94;
	add.s32 	%r348, %r269, %r270;
	ld.local.u32 	%r271, [%rd41+-8];
	shr.u32 	%r272, %r271, %r268;
	shl.b32 	%r273, %r349, %r94;
	add.s32 	%r349, %r272, %r273;

BB0_144:
	shr.u32 	%r274, %r349, 30;
	shl.b32 	%r275, %r348, 2;
	add.s32 	%r350, %r274, %r275;
	shl.b32 	%r100, %r349, 2;
	shr.u32 	%r276, %r350, 31;
	shr.u32 	%r277, %r348, 30;
	add.s32 	%r101, %r276, %r277;
	setp.eq.s32	%p83, %r276, 0;
	@%p83 bra 	BB0_145;

	not.b32 	%r278, %r350;
	neg.s32 	%r352, %r100;
	setp.eq.s32	%p84, %r100, 0;
	selp.u32	%r279, 1, 0, %p84;
	add.s32 	%r350, %r279, %r278;
	xor.b32  	%r351, %r91, -2147483648;
	bra.uni 	BB0_147;

BB0_145:
	mov.u32 	%r351, %r91;
	mov.u32 	%r352, %r100;

BB0_147:
	clz.b32 	%r354, %r350;
	setp.eq.s32	%p85, %r354, 0;
	shl.b32 	%r280, %r350, %r354;
	mov.u32 	%r281, 32;
	sub.s32 	%r282, %r281, %r354;
	shr.u32 	%r283, %r352, %r282;
	add.s32 	%r284, %r283, %r280;
	selp.b32	%r109, %r350, %r284, %p85;
	mov.u32 	%r285, -921707870;
	mul.hi.u32 	%r353, %r109, %r285;
	setp.eq.s32	%p86, %r91, 0;
	neg.s32 	%r286, %r101;
	selp.b32	%r355, %r101, %r286, %p86;
	setp.lt.s32	%p87, %r353, 1;
	@%p87 bra 	BB0_149;

	mul.lo.s32 	%r287, %r109, -921707870;
	shr.u32 	%r288, %r287, 31;
	shl.b32 	%r289, %r353, 1;
	add.s32 	%r353, %r288, %r289;
	add.s32 	%r354, %r354, 1;

BB0_149:
	mov.u32 	%r290, 126;
	sub.s32 	%r291, %r290, %r354;
	shl.b32 	%r292, %r291, 23;
	add.s32 	%r293, %r353, 1;
	shr.u32 	%r294, %r293, 7;
	add.s32 	%r295, %r294, 1;
	shr.u32 	%r296, %r295, 1;
	add.s32 	%r297, %r296, %r292;
	or.b32  	%r298, %r297, %r351;
	mov.b32 	 %f492, %r298;

BB0_150:
	mul.rn.f32 	%f153, %f492, %f492;
	add.s32 	%r117, %r355, 1;
	and.b32  	%r118, %r117, 1;
	setp.eq.s32	%p88, %r118, 0;
	@%p88 bra 	BB0_152;

	mov.f32 	%f374, 0fBAB6061A;
	mov.f32 	%f375, 0f37CCF5CE;
	fma.rn.f32 	%f493, %f375, %f153, %f374;
	bra.uni 	BB0_153;

BB0_152:
	mov.f32 	%f376, 0f3C08839E;
	mov.f32 	%f377, 0fB94CA1F9;
	fma.rn.f32 	%f493, %f377, %f153, %f376;

BB0_153:
	@%p88 bra 	BB0_155;

	mov.f32 	%f378, 0f3D2AAAA5;
	fma.rn.f32 	%f379, %f493, %f153, %f378;
	mov.f32 	%f380, 0fBF000000;
	fma.rn.f32 	%f494, %f379, %f153, %f380;
	bra.uni 	BB0_156;

BB0_155:
	mov.f32 	%f381, 0fBE2AAAA3;
	fma.rn.f32 	%f382, %f493, %f153, %f381;
	mov.f32 	%f383, 0f00000000;
	fma.rn.f32 	%f494, %f382, %f153, %f383;

BB0_156:
	fma.rn.f32 	%f495, %f494, %f492, %f492;
	@%p88 bra 	BB0_158;

	mov.f32 	%f384, 0f3F800000;
	fma.rn.f32 	%f495, %f494, %f153, %f384;

BB0_158:
	and.b32  	%r299, %r117, 2;
	setp.eq.s32	%p91, %r299, 0;
	@%p91 bra 	BB0_160;

	mov.f32 	%f385, 0f00000000;
	mov.f32 	%f386, 0fBF800000;
	fma.rn.f32 	%f495, %f495, %f386, %f385;

BB0_160:
	ld.param.u64 	%rd150, [lltorque21_param_6];
	ld.param.f32 	%f427, [lltorque21_param_27];
	ld.param.u64 	%rd149, [lltorque21_param_12];
	mul.f32 	%f387, %f482, %f495;
	cvta.to.global.u64 	%rd126, %rd149;
	add.s64 	%rd128, %rd126, %rd122;
	ld.global.f32 	%f388, [%rd128];
	fma.rn.f32 	%f389, %f11, %f387, %f388;
	st.global.f32 	[%rd128], %f389;
	mul.f32 	%f390, %f489, %f389;
	mul.f32 	%f391, %f495, %f147;
	sub.f32 	%f392, %f391, %f390;
	cvt.f64.f32	%fd3, %f427;
	mul.f64 	%fd4, %fd3, 0d470D38642367D29C;
	cvt.f64.f32	%fd5, %f430;
	mul.f64 	%fd6, %fd4, %fd5;
	cvt.rn.f32.f64	%f393, %fd6;
	mul.f32 	%f394, %f393, %f392;
	mul.f32 	%f165, %f431, %f394;
	mul.f32 	%f166, %f432, %f394;
	mul.f32 	%f167, %f433, %f394;
	add.s64 	%rd129, %rd3, %rd122;
	ld.global.f32 	%f168, [%rd129];
	add.s64 	%rd130, %rd2, %rd122;
	ld.global.f32 	%f169, [%rd130];
	add.s64 	%rd131, %rd1, %rd122;
	ld.global.f32 	%f170, [%rd131];
	cvta.to.global.u64 	%rd132, %rd150;
	add.s64 	%rd133, %rd132, %rd122;
	ld.global.f32 	%f171, [%rd133];
	cvta.to.global.u64 	%rd134, %rd49;
	add.s64 	%rd135, %rd134, %rd122;
	ld.global.f32 	%f172, [%rd135];
	cvta.to.global.u64 	%rd136, %rd50;
	add.s64 	%rd137, %rd136, %rd122;
	ld.global.f32 	%f173, [%rd137];
	setp.eq.s64	%p92, %rd58, 0;
	@%p92 bra 	BB0_162;

	cvta.to.global.u64 	%rd138, %rd58;
	add.s64 	%rd140, %rd138, %rd122;
	ld.global.f32 	%f395, [%rd140];
	mul.f32 	%f497, %f395, %f497;

BB0_162:
	sub.f32 	%f396, %f173, %f167;
	mul.f32 	%f397, %f169, %f396;
	sub.f32 	%f398, %f172, %f166;
	mul.f32 	%f399, %f170, %f398;
	sub.f32 	%f400, %f397, %f399;
	sub.f32 	%f401, %f171, %f165;
	mul.f32 	%f402, %f170, %f401;
	mul.f32 	%f403, %f168, %f396;
	sub.f32 	%f404, %f402, %f403;
	mul.f32 	%f405, %f168, %f398;
	mul.f32 	%f406, %f169, %f401;
	sub.f32 	%f407, %f405, %f406;
	fma.rn.f32 	%f408, %f497, %f497, 0f3F800000;
	mov.f32 	%f409, 0fBF800000;
	div.rn.f32 	%f410, %f409, %f408;
	mul.f32 	%f411, %f169, %f407;
	mul.f32 	%f412, %f170, %f404;
	sub.f32 	%f413, %f411, %f412;
	mul.f32 	%f414, %f170, %f400;
	mul.f32 	%f415, %f168, %f407;
	sub.f32 	%f416, %f414, %f415;
	mul.f32 	%f417, %f168, %f404;
	mul.f32 	%f418, %f169, %f400;
	sub.f32 	%f419, %f417, %f418;
	fma.rn.f32 	%f420, %f413, %f497, %f400;
	fma.rn.f32 	%f421, %f416, %f497, %f404;
	fma.rn.f32 	%f422, %f419, %f497, %f407;
	mul.f32 	%f423, %f410, %f420;
	mul.f32 	%f424, %f410, %f421;
	mul.f32 	%f425, %f410, %f422;
	cvta.to.global.u64 	%rd141, %rd42;
	add.s64 	%rd143, %rd141, %rd122;
	st.global.f32 	[%rd143], %f423;
	cvta.to.global.u64 	%rd144, %rd43;
	add.s64 	%rd145, %rd144, %rd122;
	st.global.f32 	[%rd145], %f424;
	cvta.to.global.u64 	%rd146, %rd44;
	add.s64 	%rd147, %rd146, %rd122;
	st.global.f32 	[%rd147], %f425;

BB0_163:
	ret;
}


`
   lltorque21_ptx_35 = `
.version 6.4
.target sm_35
.address_size 64

	// .globl	lltorque21
.const .align 4 .b8 __cudart_i2opi_f[24] = {65, 144, 67, 60, 153, 149, 98, 219, 192, 221, 52, 245, 209, 87, 39, 252, 41, 21, 68, 78, 110, 131, 249, 162};

.visible .entry lltorque21(
	.param .u64 lltorque21_param_0,
	.param .u64 lltorque21_param_1,
	.param .u64 lltorque21_param_2,
	.param .u64 lltorque21_param_3,
	.param .u64 lltorque21_param_4,
	.param .u64 lltorque21_param_5,
	.param .u64 lltorque21_param_6,
	.param .u64 lltorque21_param_7,
	.param .u64 lltorque21_param_8,
	.param .u64 lltorque21_param_9,
	.param .u64 lltorque21_param_10,
	.param .u64 lltorque21_param_11,
	.param .u64 lltorque21_param_12,
	.param .u64 lltorque21_param_13,
	.param .u64 lltorque21_param_14,
	.param .u64 lltorque21_param_15,
	.param .f32 lltorque21_param_16,
	.param .u64 lltorque21_param_17,
	.param .f32 lltorque21_param_18,
	.param .u64 lltorque21_param_19,
	.param .f32 lltorque21_param_20,
	.param .u64 lltorque21_param_21,
	.param .f32 lltorque21_param_22,
	.param .u64 lltorque21_param_23,
	.param .f32 lltorque21_param_24,
	.param .f32 lltorque21_param_25,
	.param .f32 lltorque21_param_26,
	.param .f32 lltorque21_param_27,
	.param .u64 lltorque21_param_28,
	.param .f32 lltorque21_param_29,
	.param .u32 lltorque21_param_30,
	.param .u32 lltorque21_param_31,
	.param .u32 lltorque21_param_32,
	.param .u8 lltorque21_param_33
)
{
	.local .align 4 .b8 	__local_depot0[28];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<93>;
	.reg .f32 	%f<498>;
	.reg .b32 	%r<327>;
	.reg .f64 	%fd<7>;
	.reg .b64 	%rd<165>;


	mov.u64 	%SPL, __local_depot0;
	ld.param.u64 	%rd49, [lltorque21_param_3];
	ld.param.u64 	%rd50, [lltorque21_param_4];
	ld.param.u64 	%rd51, [lltorque21_param_5];
	ld.param.u64 	%rd52, [lltorque21_param_6];
	ld.param.u64 	%rd53, [lltorque21_param_7];
	ld.param.u64 	%rd56, [lltorque21_param_12];
	ld.param.u64 	%rd57, [lltorque21_param_15];
	ld.param.f32 	%f429, [lltorque21_param_16];
	ld.param.u64 	%rd58, [lltorque21_param_17];
	ld.param.f32 	%f430, [lltorque21_param_18];
	ld.param.u64 	%rd59, [lltorque21_param_19];
	ld.param.f32 	%f431, [lltorque21_param_20];
	ld.param.u64 	%rd60, [lltorque21_param_21];
	ld.param.f32 	%f432, [lltorque21_param_22];
	ld.param.u64 	%rd61, [lltorque21_param_23];
	ld.param.f32 	%f433, [lltorque21_param_24];
	ld.param.f32 	%f497, [lltorque21_param_29];
	ld.param.u32 	%r125, [lltorque21_param_30];
	ld.param.u32 	%r126, [lltorque21_param_31];
	ld.param.u32 	%r127, [lltorque21_param_32];
	cvta.to.global.u64 	%rd1, %rd51;
	cvta.to.global.u64 	%rd2, %rd50;
	cvta.to.global.u64 	%rd3, %rd49;
	mov.u32 	%r128, %ntid.x;
	mov.u32 	%r129, %ctaid.x;
	mov.u32 	%r130, %tid.x;
	mad.lo.s32 	%r1, %r128, %r129, %r130;
	mov.u32 	%r131, %ntid.y;
	mov.u32 	%r132, %ctaid.y;
	mov.u32 	%r133, %tid.y;
	mad.lo.s32 	%r2, %r131, %r132, %r133;
	mov.u32 	%r134, %ntid.z;
	mov.u32 	%r135, %ctaid.z;
	mov.u32 	%r136, %tid.z;
	mad.lo.s32 	%r3, %r134, %r135, %r136;
	setp.ge.s32	%p1, %r2, %r126;
	setp.ge.s32	%p2, %r1, %r125;
	or.pred  	%p3, %p1, %p2;
	setp.ge.s32	%p4, %r3, %r127;
	or.pred  	%p5, %p3, %p4;
	@%p5 bra 	BB0_163;

	mad.lo.s32 	%r137, %r3, %r126, %r2;
	mad.lo.s32 	%r4, %r137, %r125, %r1;
	setp.eq.s64	%p6, %rd57, 0;
	@%p6 bra 	BB0_3;

	cvta.to.global.u64 	%rd63, %rd57;
	mul.wide.s32 	%rd64, %r4, 4;
	add.s64 	%rd65, %rd63, %rd64;
	ld.global.nc.f32 	%f188, [%rd65];
	mul.f32 	%f429, %f188, %f429;

BB0_3:
	setp.eq.s64	%p7, %rd58, 0;
	@%p7 bra 	BB0_5;

	cvta.to.global.u64 	%rd66, %rd58;
	mul.wide.s32 	%rd67, %r4, 4;
	add.s64 	%rd68, %rd66, %rd67;
	ld.global.nc.f32 	%f189, [%rd68];
	mul.f32 	%f430, %f189, %f430;

BB0_5:
	setp.eq.s64	%p8, %rd59, 0;
	@%p8 bra 	BB0_7;

	cvta.to.global.u64 	%rd69, %rd59;
	mul.wide.s32 	%rd70, %r4, 4;
	add.s64 	%rd71, %rd69, %rd70;
	ld.global.nc.f32 	%f190, [%rd71];
	mul.f32 	%f431, %f190, %f431;

BB0_7:
	setp.eq.s64	%p9, %rd60, 0;
	@%p9 bra 	BB0_9;

	cvta.to.global.u64 	%rd72, %rd60;
	mul.wide.s32 	%rd73, %r4, 4;
	add.s64 	%rd74, %rd72, %rd73;
	ld.global.nc.f32 	%f191, [%rd74];
	mul.f32 	%f432, %f191, %f432;

BB0_9:
	setp.eq.s64	%p10, %rd61, 0;
	@%p10 bra 	BB0_11;

	cvta.to.global.u64 	%rd75, %rd61;
	mul.wide.s32 	%rd76, %r4, 4;
	add.s64 	%rd77, %rd75, %rd76;
	ld.global.nc.f32 	%f192, [%rd77];
	mul.f32 	%f433, %f192, %f433;

BB0_11:
	ld.param.f32 	%f428, [lltorque21_param_25];
	cvt.f64.f32	%fd1, %f428;
	div.rn.f64 	%fd2, %fd1, 0d42447BB7F7C00000;
	cvt.rn.f32.f64	%f11, %fd2;
	mov.f32 	%f482, 0f00000000;
	setp.lt.s32	%p11, %r127, 1;
	@%p11 bra 	BB0_114;

	and.b32  	%r5, %r125, 3;
	add.f32 	%f15, %f431, %f432;
	mul.lo.s32 	%r6, %r126, %r125;
	mov.f32 	%f482, 0f00000000;
	mov.u32 	%r285, 0;

BB0_13:
	setp.lt.s32	%p12, %r126, 1;
	@%p12 bra 	BB0_113;

	mul.lo.s32 	%r8, %r285, %r126;
	mul.lo.s32 	%r9, %r6, %r285;
	mov.u32 	%r286, 0;

BB0_15:
	mad.lo.s32 	%r11, %r125, %r286, %r9;
	setp.lt.s32	%p13, %r125, 1;
	@%p13 bra 	BB0_112;

	setp.eq.s64	%p14, %rd49, 0;
	add.s32 	%r140, %r286, %r8;
	mul.lo.s32 	%r12, %r140, %r125;
	mul.wide.s32 	%rd78, %r12, 4;
	add.s64 	%rd4, %rd2, %rd78;
	add.s64 	%rd5, %rd1, %rd78;
	@%p14 bra 	BB0_63;
	bra.uni 	BB0_17;

BB0_63:
	setp.eq.s64	%p39, %rd50, 0;
	@%p39 bra 	BB0_88;
	bra.uni 	BB0_64;

BB0_88:
	mov.u32 	%r303, 0;
	mov.f32 	%f324, 0f00000000;
	setp.eq.s32	%p52, %r5, 0;
	@%p52 bra 	BB0_89;

	setp.eq.s32	%p53, %r5, 1;
	@%p53 bra 	BB0_98;

	setp.eq.s32	%p54, %r5, 2;
	@%p54 bra 	BB0_95;

	setp.eq.s64	%p55, %rd51, 0;
	mov.f32 	%f470, %f433;
	@%p55 bra 	BB0_94;

	ld.global.nc.f32 	%f325, [%rd5];
	mul.f32 	%f470, %f433, %f325;

BB0_94:
	add.f32 	%f326, %f15, %f470;
	add.f32 	%f482, %f482, %f326;
	mov.u32 	%r303, 1;

BB0_95:
	setp.eq.s64	%p56, %rd51, 0;
	mov.f32 	%f472, %f433;
	@%p56 bra 	BB0_97;

	add.s32 	%r175, %r303, %r12;
	mul.wide.s32 	%rd117, %r175, 4;
	add.s64 	%rd118, %rd1, %rd117;
	ld.global.nc.f32 	%f327, [%rd118];
	mul.f32 	%f472, %f433, %f327;

BB0_97:
	add.f32 	%f328, %f15, %f472;
	add.f32 	%f482, %f482, %f328;
	add.s32 	%r303, %r303, 1;

BB0_98:
	setp.eq.s64	%p57, %rd51, 0;
	mov.f32 	%f474, %f433;
	@%p57 bra 	BB0_100;

	add.s32 	%r176, %r303, %r12;
	mul.wide.s32 	%rd119, %r176, 4;
	add.s64 	%rd120, %rd1, %rd119;
	ld.global.nc.f32 	%f329, [%rd120];
	mul.f32 	%f474, %f433, %f329;

BB0_100:
	add.f32 	%f330, %f15, %f474;
	add.f32 	%f475, %f482, %f330;
	add.s32 	%r303, %r303, 1;
	mov.f32 	%f482, %f475;
	bra.uni 	BB0_101;

BB0_17:
	setp.eq.s64	%p15, %rd50, 0;
	add.s64 	%rd6, %rd3, %rd78;
	@%p15 bra 	BB0_39;
	bra.uni 	BB0_18;

BB0_39:
	mov.u32 	%r295, 0;
	mov.f32 	%f280, 0f00000000;
	setp.eq.s32	%p27, %r5, 0;
	@%p27 bra 	BB0_40;

	setp.eq.s32	%p28, %r5, 1;
	@%p28 bra 	BB0_49;

	setp.eq.s32	%p29, %r5, 2;
	@%p29 bra 	BB0_46;

	setp.eq.s64	%p30, %rd51, 0;
	ld.global.nc.f32 	%f36, [%rd6];
	mov.f32 	%f446, %f433;
	@%p30 bra 	BB0_45;

	ld.global.nc.f32 	%f281, [%rd5];
	mul.f32 	%f446, %f433, %f281;

BB0_45:
	fma.rn.f32 	%f282, %f431, %f36, %f432;
	add.f32 	%f283, %f282, %f446;
	add.f32 	%f482, %f482, %f283;
	mov.u32 	%r295, 1;

BB0_46:
	add.s32 	%r28, %r295, %r12;
	mul.wide.s32 	%rd99, %r28, 4;
	add.s64 	%rd100, %rd3, %rd99;
	ld.global.nc.f32 	%f41, [%rd100];
	setp.eq.s64	%p31, %rd51, 0;
	mov.f32 	%f448, %f433;
	@%p31 bra 	BB0_48;

	add.s64 	%rd102, %rd1, %rd99;
	ld.global.nc.f32 	%f284, [%rd102];
	mul.f32 	%f448, %f433, %f284;

BB0_48:
	fma.rn.f32 	%f285, %f431, %f41, %f432;
	add.f32 	%f286, %f285, %f448;
	add.f32 	%f482, %f482, %f286;
	add.s32 	%r295, %r295, 1;

BB0_49:
	add.s32 	%r31, %r295, %r12;
	mul.wide.s32 	%rd103, %r31, 4;
	add.s64 	%rd104, %rd3, %rd103;
	ld.global.nc.f32 	%f46, [%rd104];
	setp.eq.s64	%p32, %rd51, 0;
	mov.f32 	%f450, %f433;
	@%p32 bra 	BB0_51;

	add.s64 	%rd106, %rd1, %rd103;
	ld.global.nc.f32 	%f287, [%rd106];
	mul.f32 	%f450, %f433, %f287;

BB0_51:
	fma.rn.f32 	%f288, %f431, %f46, %f432;
	add.f32 	%f289, %f288, %f450;
	add.f32 	%f451, %f482, %f289;
	add.s32 	%r295, %r295, 1;
	mov.f32 	%f482, %f451;
	bra.uni 	BB0_52;

BB0_64:
	mov.u32 	%r299, 0;
	mov.f32 	%f302, 0f00000000;
	setp.eq.s32	%p40, %r5, 0;
	@%p40 bra 	BB0_65;

	setp.eq.s32	%p41, %r5, 1;
	@%p41 bra 	BB0_74;

	setp.eq.s32	%p42, %r5, 2;
	@%p42 bra 	BB0_71;

	setp.eq.s64	%p43, %rd51, 0;
	ld.global.nc.f32 	%f69, [%rd4];
	mov.f32 	%f458, %f433;
	@%p43 bra 	BB0_70;

	ld.global.nc.f32 	%f303, [%rd5];
	mul.f32 	%f458, %f433, %f303;

BB0_70:
	fma.rn.f32 	%f304, %f432, %f69, %f431;
	add.f32 	%f305, %f304, %f458;
	add.f32 	%f482, %f482, %f305;
	mov.u32 	%r299, 1;

BB0_71:
	add.s32 	%r37, %r299, %r12;
	mul.wide.s32 	%rd108, %r37, 4;
	add.s64 	%rd109, %rd2, %rd108;
	ld.global.nc.f32 	%f74, [%rd109];
	setp.eq.s64	%p44, %rd51, 0;
	mov.f32 	%f460, %f433;
	@%p44 bra 	BB0_73;

	add.s64 	%rd111, %rd1, %rd108;
	ld.global.nc.f32 	%f306, [%rd111];
	mul.f32 	%f460, %f433, %f306;

BB0_73:
	fma.rn.f32 	%f307, %f432, %f74, %f431;
	add.f32 	%f308, %f307, %f460;
	add.f32 	%f482, %f482, %f308;
	add.s32 	%r299, %r299, 1;

BB0_74:
	add.s32 	%r40, %r299, %r12;
	mul.wide.s32 	%rd112, %r40, 4;
	add.s64 	%rd113, %rd2, %rd112;
	ld.global.nc.f32 	%f79, [%rd113];
	setp.eq.s64	%p45, %rd51, 0;
	mov.f32 	%f462, %f433;
	@%p45 bra 	BB0_76;

	add.s64 	%rd115, %rd1, %rd112;
	ld.global.nc.f32 	%f309, [%rd115];
	mul.f32 	%f462, %f433, %f309;

BB0_76:
	fma.rn.f32 	%f310, %f432, %f79, %f431;
	add.f32 	%f311, %f310, %f462;
	add.f32 	%f463, %f482, %f311;
	add.s32 	%r299, %r299, 1;
	mov.f32 	%f482, %f463;
	bra.uni 	BB0_77;

BB0_18:
	setp.eq.s64	%p16, %rd51, 0;
	@%p16 bra 	BB0_29;
	bra.uni 	BB0_19;

BB0_29:
	mov.u32 	%r291, 0;
	mov.f32 	%f241, 0f00000000;
	setp.eq.s32	%p22, %r5, 0;
	@%p22 bra 	BB0_30;

	setp.eq.s32	%p23, %r5, 1;
	@%p23 bra 	BB0_35;

	setp.eq.s32	%p24, %r5, 2;
	@%p24 bra 	BB0_34;

	ld.global.nc.f32 	%f242, [%rd6];
	ld.global.nc.f32 	%f243, [%rd4];
	mul.f32 	%f244, %f432, %f243;
	fma.rn.f32 	%f245, %f431, %f242, %f244;
	add.f32 	%f246, %f245, %f433;
	add.f32 	%f482, %f482, %f246;
	mov.u32 	%r291, 1;

BB0_34:
	add.s32 	%r153, %r291, %r12;
	mul.wide.s32 	%rd91, %r153, 4;
	add.s64 	%rd92, %rd3, %rd91;
	ld.global.nc.f32 	%f247, [%rd92];
	add.s64 	%rd93, %rd2, %rd91;
	ld.global.nc.f32 	%f248, [%rd93];
	mul.f32 	%f249, %f432, %f248;
	fma.rn.f32 	%f250, %f431, %f247, %f249;
	add.f32 	%f251, %f250, %f433;
	add.f32 	%f482, %f482, %f251;
	add.s32 	%r291, %r291, 1;

BB0_35:
	add.s32 	%r154, %r291, %r12;
	mul.wide.s32 	%rd94, %r154, 4;
	add.s64 	%rd95, %rd3, %rd94;
	ld.global.nc.f32 	%f252, [%rd95];
	add.s64 	%rd96, %rd2, %rd94;
	ld.global.nc.f32 	%f253, [%rd96];
	mul.f32 	%f254, %f432, %f253;
	fma.rn.f32 	%f255, %f431, %f252, %f254;
	add.f32 	%f256, %f255, %f433;
	add.f32 	%f443, %f482, %f256;
	add.s32 	%r291, %r291, 1;
	mov.f32 	%f482, %f443;
	bra.uni 	BB0_36;

BB0_19:
	mov.u32 	%r287, 0;
	mov.f32 	%f195, 0f00000000;
	setp.eq.s32	%p17, %r5, 0;
	@%p17 bra 	BB0_20;

	setp.eq.s32	%p18, %r5, 1;
	@%p18 bra 	BB0_25;

	setp.eq.s32	%p19, %r5, 2;
	@%p19 bra 	BB0_24;

	ld.global.nc.f32 	%f196, [%rd6];
	ld.global.nc.f32 	%f197, [%rd4];
	mul.f32 	%f198, %f432, %f197;
	ld.global.nc.f32 	%f199, [%rd5];
	fma.rn.f32 	%f200, %f431, %f196, %f198;
	fma.rn.f32 	%f201, %f433, %f199, %f200;
	add.f32 	%f482, %f482, %f201;
	mov.u32 	%r287, 1;

BB0_24:
	add.s32 	%r145, %r287, %r12;
	mul.wide.s32 	%rd80, %r145, 4;
	add.s64 	%rd81, %rd3, %rd80;
	ld.global.nc.f32 	%f202, [%rd81];
	add.s64 	%rd82, %rd2, %rd80;
	ld.global.nc.f32 	%f203, [%rd82];
	mul.f32 	%f204, %f432, %f203;
	add.s64 	%rd83, %rd1, %rd80;
	ld.global.nc.f32 	%f205, [%rd83];
	fma.rn.f32 	%f206, %f431, %f202, %f204;
	fma.rn.f32 	%f207, %f433, %f205, %f206;
	add.f32 	%f482, %f482, %f207;
	add.s32 	%r287, %r287, 1;

BB0_25:
	add.s32 	%r146, %r287, %r12;
	mul.wide.s32 	%rd84, %r146, 4;
	add.s64 	%rd85, %rd3, %rd84;
	ld.global.nc.f32 	%f208, [%rd85];
	add.s64 	%rd86, %rd2, %rd84;
	ld.global.nc.f32 	%f209, [%rd86];
	mul.f32 	%f210, %f432, %f209;
	add.s64 	%rd87, %rd1, %rd84;
	ld.global.nc.f32 	%f211, [%rd87];
	fma.rn.f32 	%f212, %f431, %f208, %f210;
	fma.rn.f32 	%f213, %f433, %f211, %f212;
	add.f32 	%f438, %f482, %f213;
	add.s32 	%r287, %r287, 1;
	mov.f32 	%f482, %f438;
	bra.uni 	BB0_26;

BB0_89:
	mov.f32 	%f475, %f482;
	mov.f32 	%f482, %f324;

BB0_101:
	setp.lt.u32	%p58, %r125, 4;
	@%p58 bra 	BB0_112;

	add.s32 	%r177, %r8, %r286;
	mad.lo.s32 	%r178, %r125, %r177, %r303;
	mul.wide.s32 	%rd121, %r178, 4;
	add.s64 	%rd160, %rd1, %rd121;
	mov.f32 	%f482, %f475;

BB0_103:
	setp.eq.s64	%p59, %rd51, 0;
	mov.f32 	%f478, %f433;
	@%p59 bra 	BB0_105;

	ld.global.nc.f32 	%f331, [%rd160];
	mul.f32 	%f478, %f433, %f331;

BB0_105:
	add.f32 	%f332, %f15, %f478;
	add.f32 	%f118, %f482, %f332;
	mov.f32 	%f479, %f433;
	@%p59 bra 	BB0_107;

	ld.global.nc.f32 	%f333, [%rd160+4];
	mul.f32 	%f479, %f433, %f333;

BB0_107:
	add.f32 	%f334, %f15, %f479;
	add.f32 	%f121, %f118, %f334;
	mov.f32 	%f480, %f433;
	@%p59 bra 	BB0_109;

	ld.global.nc.f32 	%f335, [%rd160+8];
	mul.f32 	%f480, %f433, %f335;

BB0_109:
	add.f32 	%f336, %f15, %f480;
	add.f32 	%f124, %f121, %f336;
	mov.f32 	%f481, %f433;
	@%p59 bra 	BB0_111;

	ld.global.nc.f32 	%f337, [%rd160+12];
	mul.f32 	%f481, %f433, %f337;

BB0_111:
	add.f32 	%f338, %f15, %f481;
	add.f32 	%f482, %f124, %f338;
	add.s64 	%rd160, %rd160, 16;
	add.s32 	%r303, %r303, 4;
	setp.lt.s32	%p63, %r303, %r125;
	@%p63 bra 	BB0_103;
	bra.uni 	BB0_112;

BB0_40:
	mov.f32 	%f451, %f482;
	mov.f32 	%f482, %f280;

BB0_52:
	setp.lt.u32	%p33, %r125, 4;
	@%p33 bra 	BB0_112;

	add.s32 	%r161, %r8, %r286;
	mad.lo.s32 	%r162, %r125, %r161, %r295;
	mul.wide.s32 	%rd156, %r162, 4;
	add.s32 	%r163, %r295, %r11;
	mul.wide.s32 	%rd107, %r163, 4;
	add.s64 	%rd157, %rd3, %rd107;
	mov.f32 	%f482, %f451;

BB0_54:
	ld.global.nc.f32 	%f53, [%rd157];
	add.s64 	%rd17, %rd1, %rd156;
	setp.eq.s64	%p34, %rd51, 0;
	mov.f32 	%f454, %f433;
	@%p34 bra 	BB0_56;

	ld.global.nc.f32 	%f290, [%rd17];
	mul.f32 	%f454, %f433, %f290;

BB0_56:
	fma.rn.f32 	%f291, %f431, %f53, %f432;
	add.f32 	%f292, %f291, %f454;
	add.f32 	%f56, %f482, %f292;
	ld.global.nc.f32 	%f57, [%rd157+4];
	mov.f32 	%f455, %f433;
	@%p34 bra 	BB0_58;

	ld.global.nc.f32 	%f293, [%rd17+4];
	mul.f32 	%f455, %f433, %f293;

BB0_58:
	fma.rn.f32 	%f294, %f431, %f57, %f432;
	add.f32 	%f295, %f294, %f455;
	add.f32 	%f60, %f56, %f295;
	ld.global.nc.f32 	%f61, [%rd157+8];
	mov.f32 	%f456, %f433;
	@%p34 bra 	BB0_60;

	ld.global.nc.f32 	%f296, [%rd17+8];
	mul.f32 	%f456, %f433, %f296;

BB0_60:
	fma.rn.f32 	%f297, %f431, %f61, %f432;
	add.f32 	%f298, %f297, %f456;
	add.f32 	%f64, %f60, %f298;
	ld.global.nc.f32 	%f65, [%rd157+12];
	mov.f32 	%f457, %f433;
	@%p34 bra 	BB0_62;

	ld.global.nc.f32 	%f299, [%rd17+12];
	mul.f32 	%f457, %f433, %f299;

BB0_62:
	fma.rn.f32 	%f300, %f431, %f65, %f432;
	add.f32 	%f301, %f300, %f457;
	add.f32 	%f482, %f64, %f301;
	add.s64 	%rd156, %rd156, 16;
	add.s32 	%r295, %r295, 4;
	setp.lt.s32	%p38, %r295, %r125;
	add.s64 	%rd157, %rd157, 16;
	@%p38 bra 	BB0_54;
	bra.uni 	BB0_112;

BB0_65:
	mov.f32 	%f463, %f482;
	mov.f32 	%f482, %f302;

BB0_77:
	setp.lt.u32	%p46, %r125, 4;
	@%p46 bra 	BB0_112;

	add.s32 	%r168, %r8, %r286;
	mad.lo.s32 	%r169, %r125, %r168, %r299;
	mul.wide.s32 	%rd158, %r169, 4;
	add.s32 	%r170, %r299, %r11;
	mul.wide.s32 	%rd116, %r170, 4;
	add.s64 	%rd159, %rd2, %rd116;
	mov.f32 	%f482, %f463;

BB0_79:
	ld.global.nc.f32 	%f86, [%rd159];
	add.s64 	%rd24, %rd1, %rd158;
	setp.eq.s64	%p47, %rd51, 0;
	mov.f32 	%f466, %f433;
	@%p47 bra 	BB0_81;

	ld.global.nc.f32 	%f312, [%rd24];
	mul.f32 	%f466, %f433, %f312;

BB0_81:
	fma.rn.f32 	%f313, %f432, %f86, %f431;
	add.f32 	%f314, %f313, %f466;
	add.f32 	%f89, %f482, %f314;
	ld.global.nc.f32 	%f90, [%rd159+4];
	mov.f32 	%f467, %f433;
	@%p47 bra 	BB0_83;

	ld.global.nc.f32 	%f315, [%rd24+4];
	mul.f32 	%f467, %f433, %f315;

BB0_83:
	fma.rn.f32 	%f316, %f432, %f90, %f431;
	add.f32 	%f317, %f316, %f467;
	add.f32 	%f93, %f89, %f317;
	ld.global.nc.f32 	%f94, [%rd159+8];
	mov.f32 	%f468, %f433;
	@%p47 bra 	BB0_85;

	ld.global.nc.f32 	%f318, [%rd24+8];
	mul.f32 	%f468, %f433, %f318;

BB0_85:
	fma.rn.f32 	%f319, %f432, %f94, %f431;
	add.f32 	%f320, %f319, %f468;
	add.f32 	%f97, %f93, %f320;
	ld.global.nc.f32 	%f98, [%rd159+12];
	mov.f32 	%f469, %f433;
	@%p47 bra 	BB0_87;

	ld.global.nc.f32 	%f321, [%rd24+12];
	mul.f32 	%f469, %f433, %f321;

BB0_87:
	fma.rn.f32 	%f322, %f432, %f98, %f431;
	add.f32 	%f323, %f322, %f469;
	add.f32 	%f482, %f97, %f323;
	add.s64 	%rd158, %rd158, 16;
	add.s32 	%r299, %r299, 4;
	setp.lt.s32	%p51, %r299, %r125;
	add.s64 	%rd159, %rd159, 16;
	@%p51 bra 	BB0_79;
	bra.uni 	BB0_112;

BB0_30:
	mov.f32 	%f443, %f482;
	mov.f32 	%f482, %f241;

BB0_36:
	setp.lt.u32	%p25, %r125, 4;
	@%p25 bra 	BB0_112;

	add.s32 	%r155, %r8, %r286;
	mad.lo.s32 	%r156, %r125, %r155, %r291;
	mul.wide.s32 	%rd155, %r156, 4;
	mov.f32 	%f482, %f443;

BB0_38:
	add.s64 	%rd97, %rd3, %rd155;
	ld.global.nc.f32 	%f257, [%rd97];
	add.s64 	%rd98, %rd2, %rd155;
	ld.global.nc.f32 	%f258, [%rd98];
	mul.f32 	%f259, %f432, %f258;
	fma.rn.f32 	%f260, %f431, %f257, %f259;
	add.f32 	%f261, %f260, %f433;
	add.f32 	%f262, %f482, %f261;
	ld.global.nc.f32 	%f263, [%rd97+4];
	ld.global.nc.f32 	%f264, [%rd98+4];
	mul.f32 	%f265, %f432, %f264;
	fma.rn.f32 	%f266, %f431, %f263, %f265;
	add.f32 	%f267, %f266, %f433;
	add.f32 	%f268, %f262, %f267;
	ld.global.nc.f32 	%f269, [%rd97+8];
	ld.global.nc.f32 	%f270, [%rd98+8];
	mul.f32 	%f271, %f432, %f270;
	fma.rn.f32 	%f272, %f431, %f269, %f271;
	add.f32 	%f273, %f272, %f433;
	add.f32 	%f274, %f268, %f273;
	ld.global.nc.f32 	%f275, [%rd97+12];
	ld.global.nc.f32 	%f276, [%rd98+12];
	mul.f32 	%f277, %f432, %f276;
	fma.rn.f32 	%f278, %f431, %f275, %f277;
	add.f32 	%f279, %f278, %f433;
	add.f32 	%f482, %f274, %f279;
	add.s64 	%rd155, %rd155, 16;
	add.s32 	%r291, %r291, 4;
	setp.lt.s32	%p26, %r291, %r125;
	@%p26 bra 	BB0_38;
	bra.uni 	BB0_112;

BB0_20:
	mov.f32 	%f438, %f482;
	mov.f32 	%f482, %f195;

BB0_26:
	setp.lt.u32	%p20, %r125, 4;
	@%p20 bra 	BB0_112;

	add.s32 	%r147, %r8, %r286;
	mad.lo.s32 	%r148, %r125, %r147, %r287;
	mul.wide.s32 	%rd154, %r148, 4;
	mov.f32 	%f482, %f438;

BB0_28:
	add.s64 	%rd88, %rd3, %rd154;
	ld.global.nc.f32 	%f214, [%rd88];
	add.s64 	%rd89, %rd2, %rd154;
	ld.global.nc.f32 	%f215, [%rd89];
	mul.f32 	%f216, %f432, %f215;
	add.s64 	%rd90, %rd1, %rd154;
	ld.global.nc.f32 	%f217, [%rd90];
	fma.rn.f32 	%f218, %f431, %f214, %f216;
	fma.rn.f32 	%f219, %f433, %f217, %f218;
	add.f32 	%f220, %f482, %f219;
	ld.global.nc.f32 	%f221, [%rd88+4];
	ld.global.nc.f32 	%f222, [%rd89+4];
	mul.f32 	%f223, %f432, %f222;
	ld.global.nc.f32 	%f224, [%rd90+4];
	fma.rn.f32 	%f225, %f431, %f221, %f223;
	fma.rn.f32 	%f226, %f433, %f224, %f225;
	add.f32 	%f227, %f220, %f226;
	ld.global.nc.f32 	%f228, [%rd88+8];
	ld.global.nc.f32 	%f229, [%rd89+8];
	mul.f32 	%f230, %f432, %f229;
	ld.global.nc.f32 	%f231, [%rd90+8];
	fma.rn.f32 	%f232, %f431, %f228, %f230;
	fma.rn.f32 	%f233, %f433, %f231, %f232;
	add.f32 	%f234, %f227, %f233;
	ld.global.nc.f32 	%f235, [%rd88+12];
	ld.global.nc.f32 	%f236, [%rd89+12];
	mul.f32 	%f237, %f432, %f236;
	ld.global.nc.f32 	%f238, [%rd90+12];
	fma.rn.f32 	%f239, %f431, %f235, %f237;
	fma.rn.f32 	%f240, %f433, %f238, %f239;
	add.f32 	%f482, %f234, %f240;
	add.s64 	%rd154, %rd154, 16;
	add.s32 	%r287, %r287, 4;
	setp.lt.s32	%p21, %r287, %r125;
	@%p21 bra 	BB0_28;

BB0_112:
	add.s32 	%r286, %r286, 1;
	setp.lt.s32	%p64, %r286, %r126;
	@%p64 bra 	BB0_15;

BB0_113:
	add.s32 	%r285, %r285, 1;
	setp.lt.s32	%p65, %r285, %r127;
	@%p65 bra 	BB0_13;

BB0_114:
	ld.param.f32 	%f426, [lltorque21_param_26];
	add.u64 	%rd30, %SPL, 0;
	mul.f32 	%f491, %f429, %f426;
	abs.f32 	%f132, %f491;
	setp.neu.f32	%p66, %f132, 0f7F800000;
	mov.f32 	%f485, %f491;
	@%p66 bra 	BB0_116;

	mov.f32 	%f339, 0f00000000;
	mul.rn.f32 	%f485, %f491, %f339;

BB0_116:
	mul.f32 	%f340, %f485, 0f3F22F983;
	cvt.rni.s32.f32	%r316, %f340;
	cvt.rn.f32.s32	%f341, %r316;
	neg.f32 	%f342, %f341;
	mov.f32 	%f343, 0f3FC90FDA;
	fma.rn.f32 	%f344, %f342, %f343, %f485;
	mov.f32 	%f345, 0f33A22168;
	fma.rn.f32 	%f346, %f342, %f345, %f344;
	mov.f32 	%f347, 0f27C234C5;
	fma.rn.f32 	%f486, %f342, %f347, %f346;
	abs.f32 	%f348, %f485;
	add.s64 	%rd31, %rd30, 24;
	setp.leu.f32	%p67, %f348, 0f47CE4780;
	@%p67 bra 	BB0_127;

	mov.b32 	 %r55, %f485;
	shr.u32 	%r56, %r55, 23;
	shl.b32 	%r181, %r55, 8;
	or.b32  	%r57, %r181, -2147483648;
	mov.u32 	%r308, 0;
	mov.u64 	%rd161, __cudart_i2opi_f;
	mov.u32 	%r307, -6;
	mov.u64 	%rd162, %rd30;

BB0_118:
	.pragma "nounroll";
	ld.const.u32 	%r184, [%rd161];
	// inline asm
	{
	mad.lo.cc.u32   %r182, %r184, %r57, %r308;
	madc.hi.u32     %r308, %r184, %r57,  0;
	}
	// inline asm
	st.local.u32 	[%rd162], %r182;
	add.s64 	%rd162, %rd162, 4;
	add.s64 	%rd161, %rd161, 4;
	add.s32 	%r307, %r307, 1;
	setp.ne.s32	%p68, %r307, 0;
	@%p68 bra 	BB0_118;

	and.b32  	%r187, %r56, 255;
	add.s32 	%r188, %r187, -128;
	shr.u32 	%r189, %r188, 5;
	and.b32  	%r62, %r55, -2147483648;
	st.local.u32 	[%rd31], %r308;
	mov.u32 	%r190, 6;
	sub.s32 	%r191, %r190, %r189;
	mul.wide.s32 	%rd124, %r191, 4;
	add.s64 	%rd36, %rd30, %rd124;
	ld.local.u32 	%r309, [%rd36];
	ld.local.u32 	%r310, [%rd36+-4];
	and.b32  	%r65, %r56, 31;
	setp.eq.s32	%p69, %r65, 0;
	@%p69 bra 	BB0_121;

	mov.u32 	%r192, 32;
	sub.s32 	%r193, %r192, %r65;
	shr.u32 	%r194, %r310, %r193;
	shl.b32 	%r195, %r309, %r65;
	add.s32 	%r309, %r194, %r195;
	ld.local.u32 	%r196, [%rd36+-8];
	shr.u32 	%r197, %r196, %r193;
	shl.b32 	%r198, %r310, %r65;
	add.s32 	%r310, %r197, %r198;

BB0_121:
	shr.u32 	%r199, %r310, 30;
	shl.b32 	%r200, %r309, 2;
	add.s32 	%r311, %r199, %r200;
	shl.b32 	%r71, %r310, 2;
	shr.u32 	%r201, %r311, 31;
	shr.u32 	%r202, %r309, 30;
	add.s32 	%r72, %r201, %r202;
	setp.eq.s32	%p70, %r201, 0;
	@%p70 bra 	BB0_122;

	not.b32 	%r203, %r311;
	neg.s32 	%r313, %r71;
	setp.eq.s32	%p71, %r71, 0;
	selp.u32	%r204, 1, 0, %p71;
	add.s32 	%r311, %r204, %r203;
	xor.b32  	%r312, %r62, -2147483648;
	bra.uni 	BB0_124;

BB0_122:
	mov.u32 	%r312, %r62;
	mov.u32 	%r313, %r71;

BB0_124:
	clz.b32 	%r315, %r311;
	setp.eq.s32	%p72, %r315, 0;
	shl.b32 	%r205, %r311, %r315;
	mov.u32 	%r206, 32;
	sub.s32 	%r207, %r206, %r315;
	shr.u32 	%r208, %r313, %r207;
	add.s32 	%r209, %r208, %r205;
	selp.b32	%r80, %r311, %r209, %p72;
	mov.u32 	%r210, -921707870;
	mul.hi.u32 	%r314, %r80, %r210;
	setp.eq.s32	%p73, %r62, 0;
	neg.s32 	%r211, %r72;
	selp.b32	%r316, %r72, %r211, %p73;
	setp.lt.s32	%p74, %r314, 1;
	@%p74 bra 	BB0_126;

	mul.lo.s32 	%r212, %r80, -921707870;
	shr.u32 	%r213, %r212, 31;
	shl.b32 	%r214, %r314, 1;
	add.s32 	%r314, %r213, %r214;
	add.s32 	%r315, %r315, 1;

BB0_126:
	mov.u32 	%r215, 126;
	sub.s32 	%r216, %r215, %r315;
	shl.b32 	%r217, %r216, 23;
	add.s32 	%r218, %r314, 1;
	shr.u32 	%r219, %r218, 7;
	add.s32 	%r220, %r219, 1;
	shr.u32 	%r221, %r220, 1;
	add.s32 	%r222, %r221, %r217;
	or.b32  	%r223, %r222, %r312;
	mov.b32 	 %f486, %r223;

BB0_127:
	mul.rn.f32 	%f138, %f486, %f486;
	and.b32  	%r88, %r316, 1;
	setp.eq.s32	%p75, %r88, 0;
	@%p75 bra 	BB0_129;

	mov.f32 	%f349, 0fBAB6061A;
	mov.f32 	%f350, 0f37CCF5CE;
	fma.rn.f32 	%f487, %f350, %f138, %f349;
	bra.uni 	BB0_130;

BB0_129:
	mov.f32 	%f351, 0f3C08839E;
	mov.f32 	%f352, 0fB94CA1F9;
	fma.rn.f32 	%f487, %f352, %f138, %f351;

BB0_130:
	@%p75 bra 	BB0_132;

	mov.f32 	%f353, 0f3D2AAAA5;
	fma.rn.f32 	%f354, %f487, %f138, %f353;
	mov.f32 	%f355, 0fBF000000;
	fma.rn.f32 	%f488, %f354, %f138, %f355;
	bra.uni 	BB0_133;

BB0_132:
	mov.f32 	%f356, 0fBE2AAAA3;
	fma.rn.f32 	%f357, %f487, %f138, %f356;
	mov.f32 	%f358, 0f00000000;
	fma.rn.f32 	%f488, %f357, %f138, %f358;

BB0_133:
	fma.rn.f32 	%f489, %f488, %f486, %f486;
	@%p75 bra 	BB0_135;

	mov.f32 	%f359, 0f3F800000;
	fma.rn.f32 	%f489, %f488, %f138, %f359;

BB0_135:
	and.b32  	%r224, %r316, 2;
	setp.eq.s32	%p78, %r224, 0;
	@%p78 bra 	BB0_137;

	mov.f32 	%f360, 0f00000000;
	mov.f32 	%f361, 0fBF800000;
	fma.rn.f32 	%f489, %f489, %f361, %f360;

BB0_137:
	mov.u32 	%r284, %tid.z;
	mov.u32 	%r283, %ctaid.z;
	mov.u32 	%r282, %ntid.z;
	mov.u32 	%r281, %tid.y;
	mov.u32 	%r280, %ctaid.y;
	mov.u32 	%r279, %ntid.y;
	mad.lo.s32 	%r278, %r279, %r280, %r281;
	mad.lo.s32 	%r277, %r282, %r283, %r284;
	mov.u32 	%r276, %tid.x;
	mov.u32 	%r275, %ctaid.x;
	mov.u32 	%r274, %ntid.x;
	mad.lo.s32 	%r273, %r274, %r275, %r276;
	mad.lo.s32 	%r272, %r277, %r126, %r278;
	mad.lo.s32 	%r271, %r272, %r125, %r273;
	ld.param.u64 	%rd148, [lltorque21_param_9];
	cvta.to.global.u64 	%rd125, %rd148;
	mul.f32 	%f362, %f482, %f489;
	mul.wide.s32 	%rd126, %r271, 4;
	add.s64 	%rd127, %rd125, %rd126;
	ld.global.f32 	%f363, [%rd127];
	fma.rn.f32 	%f150, %f11, %f362, %f363;
	st.global.f32 	[%rd127], %f150;
	@%p66 bra 	BB0_139;

	mov.f32 	%f364, 0f00000000;
	mul.rn.f32 	%f491, %f491, %f364;

BB0_139:
	mul.f32 	%f365, %f491, 0f3F22F983;
	cvt.rni.s32.f32	%r326, %f365;
	cvt.rn.f32.s32	%f366, %r326;
	neg.f32 	%f367, %f366;
	fma.rn.f32 	%f369, %f367, %f343, %f491;
	fma.rn.f32 	%f371, %f367, %f345, %f369;
	fma.rn.f32 	%f492, %f367, %f347, %f371;
	abs.f32 	%f373, %f491;
	setp.leu.f32	%p80, %f373, 0f47CE4780;
	@%p80 bra 	BB0_150;

	mov.b32 	 %r90, %f491;
	shr.u32 	%r91, %r90, 23;
	shl.b32 	%r227, %r90, 8;
	or.b32  	%r92, %r227, -2147483648;
	mov.u32 	%r318, 0;
	mov.u64 	%rd163, __cudart_i2opi_f;
	mov.u32 	%r317, -6;
	mov.u64 	%rd164, %rd30;

BB0_141:
	.pragma "nounroll";
	ld.const.u32 	%r230, [%rd163];
	// inline asm
	{
	mad.lo.cc.u32   %r228, %r230, %r92, %r318;
	madc.hi.u32     %r318, %r230, %r92,  0;
	}
	// inline asm
	st.local.u32 	[%rd164], %r228;
	add.s64 	%rd164, %rd164, 4;
	add.s64 	%rd163, %rd163, 4;
	add.s32 	%r317, %r317, 1;
	setp.ne.s32	%p81, %r317, 0;
	@%p81 bra 	BB0_141;

	and.b32  	%r233, %r91, 255;
	add.s32 	%r234, %r233, -128;
	shr.u32 	%r235, %r234, 5;
	and.b32  	%r97, %r90, -2147483648;
	st.local.u32 	[%rd31], %r318;
	mov.u32 	%r236, 6;
	sub.s32 	%r237, %r236, %r235;
	mul.wide.s32 	%rd129, %r237, 4;
	add.s64 	%rd41, %rd30, %rd129;
	ld.local.u32 	%r319, [%rd41];
	ld.local.u32 	%r320, [%rd41+-4];
	and.b32  	%r100, %r91, 31;
	setp.eq.s32	%p82, %r100, 0;
	@%p82 bra 	BB0_144;

	mov.u32 	%r238, 32;
	sub.s32 	%r239, %r238, %r100;
	shr.u32 	%r240, %r320, %r239;
	shl.b32 	%r241, %r319, %r100;
	add.s32 	%r319, %r240, %r241;
	ld.local.u32 	%r242, [%rd41+-8];
	shr.u32 	%r243, %r242, %r239;
	shl.b32 	%r244, %r320, %r100;
	add.s32 	%r320, %r243, %r244;

BB0_144:
	shr.u32 	%r245, %r320, 30;
	shl.b32 	%r246, %r319, 2;
	add.s32 	%r321, %r245, %r246;
	shl.b32 	%r106, %r320, 2;
	shr.u32 	%r247, %r321, 31;
	shr.u32 	%r248, %r319, 30;
	add.s32 	%r107, %r247, %r248;
	setp.eq.s32	%p83, %r247, 0;
	@%p83 bra 	BB0_145;

	not.b32 	%r249, %r321;
	neg.s32 	%r323, %r106;
	setp.eq.s32	%p84, %r106, 0;
	selp.u32	%r250, 1, 0, %p84;
	add.s32 	%r321, %r250, %r249;
	xor.b32  	%r322, %r97, -2147483648;
	bra.uni 	BB0_147;

BB0_145:
	mov.u32 	%r322, %r97;
	mov.u32 	%r323, %r106;

BB0_147:
	clz.b32 	%r325, %r321;
	setp.eq.s32	%p85, %r325, 0;
	shl.b32 	%r251, %r321, %r325;
	mov.u32 	%r252, 32;
	sub.s32 	%r253, %r252, %r325;
	shr.u32 	%r254, %r323, %r253;
	add.s32 	%r255, %r254, %r251;
	selp.b32	%r115, %r321, %r255, %p85;
	mov.u32 	%r256, -921707870;
	mul.hi.u32 	%r324, %r115, %r256;
	setp.eq.s32	%p86, %r97, 0;
	neg.s32 	%r257, %r107;
	selp.b32	%r326, %r107, %r257, %p86;
	setp.lt.s32	%p87, %r324, 1;
	@%p87 bra 	BB0_149;

	mul.lo.s32 	%r258, %r115, -921707870;
	shr.u32 	%r259, %r258, 31;
	shl.b32 	%r260, %r324, 1;
	add.s32 	%r324, %r259, %r260;
	add.s32 	%r325, %r325, 1;

BB0_149:
	mov.u32 	%r261, 126;
	sub.s32 	%r262, %r261, %r325;
	shl.b32 	%r263, %r262, 23;
	add.s32 	%r264, %r324, 1;
	shr.u32 	%r265, %r264, 7;
	add.s32 	%r266, %r265, 1;
	shr.u32 	%r267, %r266, 1;
	add.s32 	%r268, %r267, %r263;
	or.b32  	%r269, %r268, %r322;
	mov.b32 	 %f492, %r269;

BB0_150:
	mul.rn.f32 	%f156, %f492, %f492;
	add.s32 	%r123, %r326, 1;
	and.b32  	%r124, %r123, 1;
	setp.eq.s32	%p88, %r124, 0;
	@%p88 bra 	BB0_152;

	mov.f32 	%f374, 0fBAB6061A;
	mov.f32 	%f375, 0f37CCF5CE;
	fma.rn.f32 	%f493, %f375, %f156, %f374;
	bra.uni 	BB0_153;

BB0_152:
	mov.f32 	%f376, 0f3C08839E;
	mov.f32 	%f377, 0fB94CA1F9;
	fma.rn.f32 	%f493, %f377, %f156, %f376;

BB0_153:
	@%p88 bra 	BB0_155;

	mov.f32 	%f378, 0f3D2AAAA5;
	fma.rn.f32 	%f379, %f493, %f156, %f378;
	mov.f32 	%f380, 0fBF000000;
	fma.rn.f32 	%f494, %f379, %f156, %f380;
	bra.uni 	BB0_156;

BB0_155:
	mov.f32 	%f381, 0fBE2AAAA3;
	fma.rn.f32 	%f382, %f493, %f156, %f381;
	mov.f32 	%f383, 0f00000000;
	fma.rn.f32 	%f494, %f382, %f156, %f383;

BB0_156:
	fma.rn.f32 	%f495, %f494, %f492, %f492;
	@%p88 bra 	BB0_158;

	mov.f32 	%f384, 0f3F800000;
	fma.rn.f32 	%f495, %f494, %f156, %f384;

BB0_158:
	and.b32  	%r270, %r123, 2;
	setp.eq.s32	%p91, %r270, 0;
	@%p91 bra 	BB0_160;

	mov.f32 	%f385, 0f00000000;
	mov.f32 	%f386, 0fBF800000;
	fma.rn.f32 	%f495, %f495, %f386, %f385;

BB0_160:
	ld.param.u64 	%rd153, [lltorque21_param_8];
	ld.param.u64 	%rd152, [lltorque21_param_28];
	ld.param.f32 	%f427, [lltorque21_param_27];
	ld.param.u64 	%rd151, [lltorque21_param_0];
	ld.param.u64 	%rd150, [lltorque21_param_1];
	ld.param.u64 	%rd149, [lltorque21_param_2];
	cvta.to.global.u64 	%rd42, %rd149;
	cvta.to.global.u64 	%rd43, %rd150;
	cvta.to.global.u64 	%rd44, %rd151;
	cvta.to.global.u64 	%rd45, %rd152;
	cvta.to.global.u64 	%rd130, %rd153;
	cvta.to.global.u64 	%rd131, %rd53;
	cvta.to.global.u64 	%rd132, %rd52;
	cvta.to.global.u64 	%rd133, %rd56;
	mul.f32 	%f387, %f482, %f495;
	add.s64 	%rd135, %rd133, %rd126;
	ld.global.f32 	%f388, [%rd135];
	fma.rn.f32 	%f389, %f11, %f387, %f388;
	st.global.f32 	[%rd135], %f389;
	mul.f32 	%f390, %f489, %f389;
	mul.f32 	%f391, %f495, %f150;
	sub.f32 	%f392, %f391, %f390;
	cvt.f64.f32	%fd3, %f427;
	mul.f64 	%fd4, %fd3, 0d470D38642367D29C;
	cvt.f64.f32	%fd5, %f430;
	mul.f64 	%fd6, %fd4, %fd5;
	cvt.rn.f32.f64	%f393, %fd6;
	mul.f32 	%f394, %f393, %f392;
	mul.f32 	%f168, %f431, %f394;
	mul.f32 	%f169, %f432, %f394;
	mul.f32 	%f170, %f433, %f394;
	add.s64 	%rd136, %rd3, %rd126;
	ld.global.nc.f32 	%f171, [%rd136];
	add.s64 	%rd137, %rd2, %rd126;
	ld.global.nc.f32 	%f172, [%rd137];
	add.s64 	%rd138, %rd1, %rd126;
	ld.global.nc.f32 	%f173, [%rd138];
	add.s64 	%rd139, %rd132, %rd126;
	ld.global.nc.f32 	%f174, [%rd139];
	add.s64 	%rd140, %rd131, %rd126;
	ld.global.nc.f32 	%f175, [%rd140];
	add.s64 	%rd141, %rd130, %rd126;
	ld.global.nc.f32 	%f176, [%rd141];
	setp.eq.s64	%p92, %rd152, 0;
	@%p92 bra 	BB0_162;

	add.s64 	%rd143, %rd45, %rd126;
	ld.global.nc.f32 	%f395, [%rd143];
	mul.f32 	%f497, %f395, %f497;

BB0_162:
	sub.f32 	%f396, %f176, %f170;
	mul.f32 	%f397, %f172, %f396;
	sub.f32 	%f398, %f175, %f169;
	mul.f32 	%f399, %f173, %f398;
	sub.f32 	%f400, %f397, %f399;
	sub.f32 	%f401, %f174, %f168;
	mul.f32 	%f402, %f173, %f401;
	mul.f32 	%f403, %f171, %f396;
	sub.f32 	%f404, %f402, %f403;
	mul.f32 	%f405, %f171, %f398;
	mul.f32 	%f406, %f172, %f401;
	sub.f32 	%f407, %f405, %f406;
	fma.rn.f32 	%f408, %f497, %f497, 0f3F800000;
	mov.f32 	%f409, 0fBF800000;
	div.rn.f32 	%f410, %f409, %f408;
	mul.f32 	%f411, %f172, %f407;
	mul.f32 	%f412, %f173, %f404;
	sub.f32 	%f413, %f411, %f412;
	mul.f32 	%f414, %f173, %f400;
	mul.f32 	%f415, %f171, %f407;
	sub.f32 	%f416, %f414, %f415;
	mul.f32 	%f417, %f171, %f404;
	mul.f32 	%f418, %f172, %f400;
	sub.f32 	%f419, %f417, %f418;
	fma.rn.f32 	%f420, %f413, %f497, %f400;
	fma.rn.f32 	%f421, %f416, %f497, %f404;
	fma.rn.f32 	%f422, %f419, %f497, %f407;
	mul.f32 	%f423, %f410, %f420;
	mul.f32 	%f424, %f410, %f421;
	mul.f32 	%f425, %f410, %f422;
	add.s64 	%rd145, %rd44, %rd126;
	st.global.f32 	[%rd145], %f423;
	add.s64 	%rd146, %rd43, %rd126;
	st.global.f32 	[%rd146], %f424;
	add.s64 	%rd147, %rd42, %rd126;
	st.global.f32 	[%rd147], %f425;

BB0_163:
	ret;
}


`
   lltorque21_ptx_37 = `
.version 6.4
.target sm_37
.address_size 64

	// .globl	lltorque21
.const .align 4 .b8 __cudart_i2opi_f[24] = {65, 144, 67, 60, 153, 149, 98, 219, 192, 221, 52, 245, 209, 87, 39, 252, 41, 21, 68, 78, 110, 131, 249, 162};

.visible .entry lltorque21(
	.param .u64 lltorque21_param_0,
	.param .u64 lltorque21_param_1,
	.param .u64 lltorque21_param_2,
	.param .u64 lltorque21_param_3,
	.param .u64 lltorque21_param_4,
	.param .u64 lltorque21_param_5,
	.param .u64 lltorque21_param_6,
	.param .u64 lltorque21_param_7,
	.param .u64 lltorque21_param_8,
	.param .u64 lltorque21_param_9,
	.param .u64 lltorque21_param_10,
	.param .u64 lltorque21_param_11,
	.param .u64 lltorque21_param_12,
	.param .u64 lltorque21_param_13,
	.param .u64 lltorque21_param_14,
	.param .u64 lltorque21_param_15,
	.param .f32 lltorque21_param_16,
	.param .u64 lltorque21_param_17,
	.param .f32 lltorque21_param_18,
	.param .u64 lltorque21_param_19,
	.param .f32 lltorque21_param_20,
	.param .u64 lltorque21_param_21,
	.param .f32 lltorque21_param_22,
	.param .u64 lltorque21_param_23,
	.param .f32 lltorque21_param_24,
	.param .f32 lltorque21_param_25,
	.param .f32 lltorque21_param_26,
	.param .f32 lltorque21_param_27,
	.param .u64 lltorque21_param_28,
	.param .f32 lltorque21_param_29,
	.param .u32 lltorque21_param_30,
	.param .u32 lltorque21_param_31,
	.param .u32 lltorque21_param_32,
	.param .u8 lltorque21_param_33
)
{
	.local .align 4 .b8 	__local_depot0[28];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<93>;
	.reg .f32 	%f<498>;
	.reg .b32 	%r<327>;
	.reg .f64 	%fd<7>;
	.reg .b64 	%rd<165>;


	mov.u64 	%SPL, __local_depot0;
	ld.param.u64 	%rd49, [lltorque21_param_3];
	ld.param.u64 	%rd50, [lltorque21_param_4];
	ld.param.u64 	%rd51, [lltorque21_param_5];
	ld.param.u64 	%rd52, [lltorque21_param_6];
	ld.param.u64 	%rd53, [lltorque21_param_7];
	ld.param.u64 	%rd56, [lltorque21_param_12];
	ld.param.u64 	%rd57, [lltorque21_param_15];
	ld.param.f32 	%f429, [lltorque21_param_16];
	ld.param.u64 	%rd58, [lltorque21_param_17];
	ld.param.f32 	%f430, [lltorque21_param_18];
	ld.param.u64 	%rd59, [lltorque21_param_19];
	ld.param.f32 	%f431, [lltorque21_param_20];
	ld.param.u64 	%rd60, [lltorque21_param_21];
	ld.param.f32 	%f432, [lltorque21_param_22];
	ld.param.u64 	%rd61, [lltorque21_param_23];
	ld.param.f32 	%f433, [lltorque21_param_24];
	ld.param.f32 	%f497, [lltorque21_param_29];
	ld.param.u32 	%r125, [lltorque21_param_30];
	ld.param.u32 	%r126, [lltorque21_param_31];
	ld.param.u32 	%r127, [lltorque21_param_32];
	cvta.to.global.u64 	%rd1, %rd51;
	cvta.to.global.u64 	%rd2, %rd50;
	cvta.to.global.u64 	%rd3, %rd49;
	mov.u32 	%r128, %ntid.x;
	mov.u32 	%r129, %ctaid.x;
	mov.u32 	%r130, %tid.x;
	mad.lo.s32 	%r1, %r128, %r129, %r130;
	mov.u32 	%r131, %ntid.y;
	mov.u32 	%r132, %ctaid.y;
	mov.u32 	%r133, %tid.y;
	mad.lo.s32 	%r2, %r131, %r132, %r133;
	mov.u32 	%r134, %ntid.z;
	mov.u32 	%r135, %ctaid.z;
	mov.u32 	%r136, %tid.z;
	mad.lo.s32 	%r3, %r134, %r135, %r136;
	setp.ge.s32	%p1, %r2, %r126;
	setp.ge.s32	%p2, %r1, %r125;
	or.pred  	%p3, %p1, %p2;
	setp.ge.s32	%p4, %r3, %r127;
	or.pred  	%p5, %p3, %p4;
	@%p5 bra 	BB0_163;

	mad.lo.s32 	%r137, %r3, %r126, %r2;
	mad.lo.s32 	%r4, %r137, %r125, %r1;
	setp.eq.s64	%p6, %rd57, 0;
	@%p6 bra 	BB0_3;

	cvta.to.global.u64 	%rd63, %rd57;
	mul.wide.s32 	%rd64, %r4, 4;
	add.s64 	%rd65, %rd63, %rd64;
	ld.global.nc.f32 	%f188, [%rd65];
	mul.f32 	%f429, %f188, %f429;

BB0_3:
	setp.eq.s64	%p7, %rd58, 0;
	@%p7 bra 	BB0_5;

	cvta.to.global.u64 	%rd66, %rd58;
	mul.wide.s32 	%rd67, %r4, 4;
	add.s64 	%rd68, %rd66, %rd67;
	ld.global.nc.f32 	%f189, [%rd68];
	mul.f32 	%f430, %f189, %f430;

BB0_5:
	setp.eq.s64	%p8, %rd59, 0;
	@%p8 bra 	BB0_7;

	cvta.to.global.u64 	%rd69, %rd59;
	mul.wide.s32 	%rd70, %r4, 4;
	add.s64 	%rd71, %rd69, %rd70;
	ld.global.nc.f32 	%f190, [%rd71];
	mul.f32 	%f431, %f190, %f431;

BB0_7:
	setp.eq.s64	%p9, %rd60, 0;
	@%p9 bra 	BB0_9;

	cvta.to.global.u64 	%rd72, %rd60;
	mul.wide.s32 	%rd73, %r4, 4;
	add.s64 	%rd74, %rd72, %rd73;
	ld.global.nc.f32 	%f191, [%rd74];
	mul.f32 	%f432, %f191, %f432;

BB0_9:
	setp.eq.s64	%p10, %rd61, 0;
	@%p10 bra 	BB0_11;

	cvta.to.global.u64 	%rd75, %rd61;
	mul.wide.s32 	%rd76, %r4, 4;
	add.s64 	%rd77, %rd75, %rd76;
	ld.global.nc.f32 	%f192, [%rd77];
	mul.f32 	%f433, %f192, %f433;

BB0_11:
	ld.param.f32 	%f428, [lltorque21_param_25];
	cvt.f64.f32	%fd1, %f428;
	div.rn.f64 	%fd2, %fd1, 0d42447BB7F7C00000;
	cvt.rn.f32.f64	%f11, %fd2;
	mov.f32 	%f482, 0f00000000;
	setp.lt.s32	%p11, %r127, 1;
	@%p11 bra 	BB0_114;

	and.b32  	%r5, %r125, 3;
	add.f32 	%f15, %f431, %f432;
	mul.lo.s32 	%r6, %r126, %r125;
	mov.f32 	%f482, 0f00000000;
	mov.u32 	%r285, 0;

BB0_13:
	setp.lt.s32	%p12, %r126, 1;
	@%p12 bra 	BB0_113;

	mul.lo.s32 	%r8, %r285, %r126;
	mul.lo.s32 	%r9, %r6, %r285;
	mov.u32 	%r286, 0;

BB0_15:
	mad.lo.s32 	%r11, %r125, %r286, %r9;
	setp.lt.s32	%p13, %r125, 1;
	@%p13 bra 	BB0_112;

	setp.eq.s64	%p14, %rd49, 0;
	add.s32 	%r140, %r286, %r8;
	mul.lo.s32 	%r12, %r140, %r125;
	mul.wide.s32 	%rd78, %r12, 4;
	add.s64 	%rd4, %rd2, %rd78;
	add.s64 	%rd5, %rd1, %rd78;
	@%p14 bra 	BB0_63;
	bra.uni 	BB0_17;

BB0_63:
	setp.eq.s64	%p39, %rd50, 0;
	@%p39 bra 	BB0_88;
	bra.uni 	BB0_64;

BB0_88:
	mov.u32 	%r303, 0;
	mov.f32 	%f324, 0f00000000;
	setp.eq.s32	%p52, %r5, 0;
	@%p52 bra 	BB0_89;

	setp.eq.s32	%p53, %r5, 1;
	@%p53 bra 	BB0_98;

	setp.eq.s32	%p54, %r5, 2;
	@%p54 bra 	BB0_95;

	setp.eq.s64	%p55, %rd51, 0;
	mov.f32 	%f470, %f433;
	@%p55 bra 	BB0_94;

	ld.global.nc.f32 	%f325, [%rd5];
	mul.f32 	%f470, %f433, %f325;

BB0_94:
	add.f32 	%f326, %f15, %f470;
	add.f32 	%f482, %f482, %f326;
	mov.u32 	%r303, 1;

BB0_95:
	setp.eq.s64	%p56, %rd51, 0;
	mov.f32 	%f472, %f433;
	@%p56 bra 	BB0_97;

	add.s32 	%r175, %r303, %r12;
	mul.wide.s32 	%rd117, %r175, 4;
	add.s64 	%rd118, %rd1, %rd117;
	ld.global.nc.f32 	%f327, [%rd118];
	mul.f32 	%f472, %f433, %f327;

BB0_97:
	add.f32 	%f328, %f15, %f472;
	add.f32 	%f482, %f482, %f328;
	add.s32 	%r303, %r303, 1;

BB0_98:
	setp.eq.s64	%p57, %rd51, 0;
	mov.f32 	%f474, %f433;
	@%p57 bra 	BB0_100;

	add.s32 	%r176, %r303, %r12;
	mul.wide.s32 	%rd119, %r176, 4;
	add.s64 	%rd120, %rd1, %rd119;
	ld.global.nc.f32 	%f329, [%rd120];
	mul.f32 	%f474, %f433, %f329;

BB0_100:
	add.f32 	%f330, %f15, %f474;
	add.f32 	%f475, %f482, %f330;
	add.s32 	%r303, %r303, 1;
	mov.f32 	%f482, %f475;
	bra.uni 	BB0_101;

BB0_17:
	setp.eq.s64	%p15, %rd50, 0;
	add.s64 	%rd6, %rd3, %rd78;
	@%p15 bra 	BB0_39;
	bra.uni 	BB0_18;

BB0_39:
	mov.u32 	%r295, 0;
	mov.f32 	%f280, 0f00000000;
	setp.eq.s32	%p27, %r5, 0;
	@%p27 bra 	BB0_40;

	setp.eq.s32	%p28, %r5, 1;
	@%p28 bra 	BB0_49;

	setp.eq.s32	%p29, %r5, 2;
	@%p29 bra 	BB0_46;

	setp.eq.s64	%p30, %rd51, 0;
	ld.global.nc.f32 	%f36, [%rd6];
	mov.f32 	%f446, %f433;
	@%p30 bra 	BB0_45;

	ld.global.nc.f32 	%f281, [%rd5];
	mul.f32 	%f446, %f433, %f281;

BB0_45:
	fma.rn.f32 	%f282, %f431, %f36, %f432;
	add.f32 	%f283, %f282, %f446;
	add.f32 	%f482, %f482, %f283;
	mov.u32 	%r295, 1;

BB0_46:
	add.s32 	%r28, %r295, %r12;
	mul.wide.s32 	%rd99, %r28, 4;
	add.s64 	%rd100, %rd3, %rd99;
	ld.global.nc.f32 	%f41, [%rd100];
	setp.eq.s64	%p31, %rd51, 0;
	mov.f32 	%f448, %f433;
	@%p31 bra 	BB0_48;

	add.s64 	%rd102, %rd1, %rd99;
	ld.global.nc.f32 	%f284, [%rd102];
	mul.f32 	%f448, %f433, %f284;

BB0_48:
	fma.rn.f32 	%f285, %f431, %f41, %f432;
	add.f32 	%f286, %f285, %f448;
	add.f32 	%f482, %f482, %f286;
	add.s32 	%r295, %r295, 1;

BB0_49:
	add.s32 	%r31, %r295, %r12;
	mul.wide.s32 	%rd103, %r31, 4;
	add.s64 	%rd104, %rd3, %rd103;
	ld.global.nc.f32 	%f46, [%rd104];
	setp.eq.s64	%p32, %rd51, 0;
	mov.f32 	%f450, %f433;
	@%p32 bra 	BB0_51;

	add.s64 	%rd106, %rd1, %rd103;
	ld.global.nc.f32 	%f287, [%rd106];
	mul.f32 	%f450, %f433, %f287;

BB0_51:
	fma.rn.f32 	%f288, %f431, %f46, %f432;
	add.f32 	%f289, %f288, %f450;
	add.f32 	%f451, %f482, %f289;
	add.s32 	%r295, %r295, 1;
	mov.f32 	%f482, %f451;
	bra.uni 	BB0_52;

BB0_64:
	mov.u32 	%r299, 0;
	mov.f32 	%f302, 0f00000000;
	setp.eq.s32	%p40, %r5, 0;
	@%p40 bra 	BB0_65;

	setp.eq.s32	%p41, %r5, 1;
	@%p41 bra 	BB0_74;

	setp.eq.s32	%p42, %r5, 2;
	@%p42 bra 	BB0_71;

	setp.eq.s64	%p43, %rd51, 0;
	ld.global.nc.f32 	%f69, [%rd4];
	mov.f32 	%f458, %f433;
	@%p43 bra 	BB0_70;

	ld.global.nc.f32 	%f303, [%rd5];
	mul.f32 	%f458, %f433, %f303;

BB0_70:
	fma.rn.f32 	%f304, %f432, %f69, %f431;
	add.f32 	%f305, %f304, %f458;
	add.f32 	%f482, %f482, %f305;
	mov.u32 	%r299, 1;

BB0_71:
	add.s32 	%r37, %r299, %r12;
	mul.wide.s32 	%rd108, %r37, 4;
	add.s64 	%rd109, %rd2, %rd108;
	ld.global.nc.f32 	%f74, [%rd109];
	setp.eq.s64	%p44, %rd51, 0;
	mov.f32 	%f460, %f433;
	@%p44 bra 	BB0_73;

	add.s64 	%rd111, %rd1, %rd108;
	ld.global.nc.f32 	%f306, [%rd111];
	mul.f32 	%f460, %f433, %f306;

BB0_73:
	fma.rn.f32 	%f307, %f432, %f74, %f431;
	add.f32 	%f308, %f307, %f460;
	add.f32 	%f482, %f482, %f308;
	add.s32 	%r299, %r299, 1;

BB0_74:
	add.s32 	%r40, %r299, %r12;
	mul.wide.s32 	%rd112, %r40, 4;
	add.s64 	%rd113, %rd2, %rd112;
	ld.global.nc.f32 	%f79, [%rd113];
	setp.eq.s64	%p45, %rd51, 0;
	mov.f32 	%f462, %f433;
	@%p45 bra 	BB0_76;

	add.s64 	%rd115, %rd1, %rd112;
	ld.global.nc.f32 	%f309, [%rd115];
	mul.f32 	%f462, %f433, %f309;

BB0_76:
	fma.rn.f32 	%f310, %f432, %f79, %f431;
	add.f32 	%f311, %f310, %f462;
	add.f32 	%f463, %f482, %f311;
	add.s32 	%r299, %r299, 1;
	mov.f32 	%f482, %f463;
	bra.uni 	BB0_77;

BB0_18:
	setp.eq.s64	%p16, %rd51, 0;
	@%p16 bra 	BB0_29;
	bra.uni 	BB0_19;

BB0_29:
	mov.u32 	%r291, 0;
	mov.f32 	%f241, 0f00000000;
	setp.eq.s32	%p22, %r5, 0;
	@%p22 bra 	BB0_30;

	setp.eq.s32	%p23, %r5, 1;
	@%p23 bra 	BB0_35;

	setp.eq.s32	%p24, %r5, 2;
	@%p24 bra 	BB0_34;

	ld.global.nc.f32 	%f242, [%rd6];
	ld.global.nc.f32 	%f243, [%rd4];
	mul.f32 	%f244, %f432, %f243;
	fma.rn.f32 	%f245, %f431, %f242, %f244;
	add.f32 	%f246, %f245, %f433;
	add.f32 	%f482, %f482, %f246;
	mov.u32 	%r291, 1;

BB0_34:
	add.s32 	%r153, %r291, %r12;
	mul.wide.s32 	%rd91, %r153, 4;
	add.s64 	%rd92, %rd3, %rd91;
	ld.global.nc.f32 	%f247, [%rd92];
	add.s64 	%rd93, %rd2, %rd91;
	ld.global.nc.f32 	%f248, [%rd93];
	mul.f32 	%f249, %f432, %f248;
	fma.rn.f32 	%f250, %f431, %f247, %f249;
	add.f32 	%f251, %f250, %f433;
	add.f32 	%f482, %f482, %f251;
	add.s32 	%r291, %r291, 1;

BB0_35:
	add.s32 	%r154, %r291, %r12;
	mul.wide.s32 	%rd94, %r154, 4;
	add.s64 	%rd95, %rd3, %rd94;
	ld.global.nc.f32 	%f252, [%rd95];
	add.s64 	%rd96, %rd2, %rd94;
	ld.global.nc.f32 	%f253, [%rd96];
	mul.f32 	%f254, %f432, %f253;
	fma.rn.f32 	%f255, %f431, %f252, %f254;
	add.f32 	%f256, %f255, %f433;
	add.f32 	%f443, %f482, %f256;
	add.s32 	%r291, %r291, 1;
	mov.f32 	%f482, %f443;
	bra.uni 	BB0_36;

BB0_19:
	mov.u32 	%r287, 0;
	mov.f32 	%f195, 0f00000000;
	setp.eq.s32	%p17, %r5, 0;
	@%p17 bra 	BB0_20;

	setp.eq.s32	%p18, %r5, 1;
	@%p18 bra 	BB0_25;

	setp.eq.s32	%p19, %r5, 2;
	@%p19 bra 	BB0_24;

	ld.global.nc.f32 	%f196, [%rd6];
	ld.global.nc.f32 	%f197, [%rd4];
	mul.f32 	%f198, %f432, %f197;
	ld.global.nc.f32 	%f199, [%rd5];
	fma.rn.f32 	%f200, %f431, %f196, %f198;
	fma.rn.f32 	%f201, %f433, %f199, %f200;
	add.f32 	%f482, %f482, %f201;
	mov.u32 	%r287, 1;

BB0_24:
	add.s32 	%r145, %r287, %r12;
	mul.wide.s32 	%rd80, %r145, 4;
	add.s64 	%rd81, %rd3, %rd80;
	ld.global.nc.f32 	%f202, [%rd81];
	add.s64 	%rd82, %rd2, %rd80;
	ld.global.nc.f32 	%f203, [%rd82];
	mul.f32 	%f204, %f432, %f203;
	add.s64 	%rd83, %rd1, %rd80;
	ld.global.nc.f32 	%f205, [%rd83];
	fma.rn.f32 	%f206, %f431, %f202, %f204;
	fma.rn.f32 	%f207, %f433, %f205, %f206;
	add.f32 	%f482, %f482, %f207;
	add.s32 	%r287, %r287, 1;

BB0_25:
	add.s32 	%r146, %r287, %r12;
	mul.wide.s32 	%rd84, %r146, 4;
	add.s64 	%rd85, %rd3, %rd84;
	ld.global.nc.f32 	%f208, [%rd85];
	add.s64 	%rd86, %rd2, %rd84;
	ld.global.nc.f32 	%f209, [%rd86];
	mul.f32 	%f210, %f432, %f209;
	add.s64 	%rd87, %rd1, %rd84;
	ld.global.nc.f32 	%f211, [%rd87];
	fma.rn.f32 	%f212, %f431, %f208, %f210;
	fma.rn.f32 	%f213, %f433, %f211, %f212;
	add.f32 	%f438, %f482, %f213;
	add.s32 	%r287, %r287, 1;
	mov.f32 	%f482, %f438;
	bra.uni 	BB0_26;

BB0_89:
	mov.f32 	%f475, %f482;
	mov.f32 	%f482, %f324;

BB0_101:
	setp.lt.u32	%p58, %r125, 4;
	@%p58 bra 	BB0_112;

	add.s32 	%r177, %r8, %r286;
	mad.lo.s32 	%r178, %r125, %r177, %r303;
	mul.wide.s32 	%rd121, %r178, 4;
	add.s64 	%rd160, %rd1, %rd121;
	mov.f32 	%f482, %f475;

BB0_103:
	setp.eq.s64	%p59, %rd51, 0;
	mov.f32 	%f478, %f433;
	@%p59 bra 	BB0_105;

	ld.global.nc.f32 	%f331, [%rd160];
	mul.f32 	%f478, %f433, %f331;

BB0_105:
	add.f32 	%f332, %f15, %f478;
	add.f32 	%f118, %f482, %f332;
	mov.f32 	%f479, %f433;
	@%p59 bra 	BB0_107;

	ld.global.nc.f32 	%f333, [%rd160+4];
	mul.f32 	%f479, %f433, %f333;

BB0_107:
	add.f32 	%f334, %f15, %f479;
	add.f32 	%f121, %f118, %f334;
	mov.f32 	%f480, %f433;
	@%p59 bra 	BB0_109;

	ld.global.nc.f32 	%f335, [%rd160+8];
	mul.f32 	%f480, %f433, %f335;

BB0_109:
	add.f32 	%f336, %f15, %f480;
	add.f32 	%f124, %f121, %f336;
	mov.f32 	%f481, %f433;
	@%p59 bra 	BB0_111;

	ld.global.nc.f32 	%f337, [%rd160+12];
	mul.f32 	%f481, %f433, %f337;

BB0_111:
	add.f32 	%f338, %f15, %f481;
	add.f32 	%f482, %f124, %f338;
	add.s64 	%rd160, %rd160, 16;
	add.s32 	%r303, %r303, 4;
	setp.lt.s32	%p63, %r303, %r125;
	@%p63 bra 	BB0_103;
	bra.uni 	BB0_112;

BB0_40:
	mov.f32 	%f451, %f482;
	mov.f32 	%f482, %f280;

BB0_52:
	setp.lt.u32	%p33, %r125, 4;
	@%p33 bra 	BB0_112;

	add.s32 	%r161, %r8, %r286;
	mad.lo.s32 	%r162, %r125, %r161, %r295;
	mul.wide.s32 	%rd156, %r162, 4;
	add.s32 	%r163, %r295, %r11;
	mul.wide.s32 	%rd107, %r163, 4;
	add.s64 	%rd157, %rd3, %rd107;
	mov.f32 	%f482, %f451;

BB0_54:
	ld.global.nc.f32 	%f53, [%rd157];
	add.s64 	%rd17, %rd1, %rd156;
	setp.eq.s64	%p34, %rd51, 0;
	mov.f32 	%f454, %f433;
	@%p34 bra 	BB0_56;

	ld.global.nc.f32 	%f290, [%rd17];
	mul.f32 	%f454, %f433, %f290;

BB0_56:
	fma.rn.f32 	%f291, %f431, %f53, %f432;
	add.f32 	%f292, %f291, %f454;
	add.f32 	%f56, %f482, %f292;
	ld.global.nc.f32 	%f57, [%rd157+4];
	mov.f32 	%f455, %f433;
	@%p34 bra 	BB0_58;

	ld.global.nc.f32 	%f293, [%rd17+4];
	mul.f32 	%f455, %f433, %f293;

BB0_58:
	fma.rn.f32 	%f294, %f431, %f57, %f432;
	add.f32 	%f295, %f294, %f455;
	add.f32 	%f60, %f56, %f295;
	ld.global.nc.f32 	%f61, [%rd157+8];
	mov.f32 	%f456, %f433;
	@%p34 bra 	BB0_60;

	ld.global.nc.f32 	%f296, [%rd17+8];
	mul.f32 	%f456, %f433, %f296;

BB0_60:
	fma.rn.f32 	%f297, %f431, %f61, %f432;
	add.f32 	%f298, %f297, %f456;
	add.f32 	%f64, %f60, %f298;
	ld.global.nc.f32 	%f65, [%rd157+12];
	mov.f32 	%f457, %f433;
	@%p34 bra 	BB0_62;

	ld.global.nc.f32 	%f299, [%rd17+12];
	mul.f32 	%f457, %f433, %f299;

BB0_62:
	fma.rn.f32 	%f300, %f431, %f65, %f432;
	add.f32 	%f301, %f300, %f457;
	add.f32 	%f482, %f64, %f301;
	add.s64 	%rd156, %rd156, 16;
	add.s32 	%r295, %r295, 4;
	setp.lt.s32	%p38, %r295, %r125;
	add.s64 	%rd157, %rd157, 16;
	@%p38 bra 	BB0_54;
	bra.uni 	BB0_112;

BB0_65:
	mov.f32 	%f463, %f482;
	mov.f32 	%f482, %f302;

BB0_77:
	setp.lt.u32	%p46, %r125, 4;
	@%p46 bra 	BB0_112;

	add.s32 	%r168, %r8, %r286;
	mad.lo.s32 	%r169, %r125, %r168, %r299;
	mul.wide.s32 	%rd158, %r169, 4;
	add.s32 	%r170, %r299, %r11;
	mul.wide.s32 	%rd116, %r170, 4;
	add.s64 	%rd159, %rd2, %rd116;
	mov.f32 	%f482, %f463;

BB0_79:
	ld.global.nc.f32 	%f86, [%rd159];
	add.s64 	%rd24, %rd1, %rd158;
	setp.eq.s64	%p47, %rd51, 0;
	mov.f32 	%f466, %f433;
	@%p47 bra 	BB0_81;

	ld.global.nc.f32 	%f312, [%rd24];
	mul.f32 	%f466, %f433, %f312;

BB0_81:
	fma.rn.f32 	%f313, %f432, %f86, %f431;
	add.f32 	%f314, %f313, %f466;
	add.f32 	%f89, %f482, %f314;
	ld.global.nc.f32 	%f90, [%rd159+4];
	mov.f32 	%f467, %f433;
	@%p47 bra 	BB0_83;

	ld.global.nc.f32 	%f315, [%rd24+4];
	mul.f32 	%f467, %f433, %f315;

BB0_83:
	fma.rn.f32 	%f316, %f432, %f90, %f431;
	add.f32 	%f317, %f316, %f467;
	add.f32 	%f93, %f89, %f317;
	ld.global.nc.f32 	%f94, [%rd159+8];
	mov.f32 	%f468, %f433;
	@%p47 bra 	BB0_85;

	ld.global.nc.f32 	%f318, [%rd24+8];
	mul.f32 	%f468, %f433, %f318;

BB0_85:
	fma.rn.f32 	%f319, %f432, %f94, %f431;
	add.f32 	%f320, %f319, %f468;
	add.f32 	%f97, %f93, %f320;
	ld.global.nc.f32 	%f98, [%rd159+12];
	mov.f32 	%f469, %f433;
	@%p47 bra 	BB0_87;

	ld.global.nc.f32 	%f321, [%rd24+12];
	mul.f32 	%f469, %f433, %f321;

BB0_87:
	fma.rn.f32 	%f322, %f432, %f98, %f431;
	add.f32 	%f323, %f322, %f469;
	add.f32 	%f482, %f97, %f323;
	add.s64 	%rd158, %rd158, 16;
	add.s32 	%r299, %r299, 4;
	setp.lt.s32	%p51, %r299, %r125;
	add.s64 	%rd159, %rd159, 16;
	@%p51 bra 	BB0_79;
	bra.uni 	BB0_112;

BB0_30:
	mov.f32 	%f443, %f482;
	mov.f32 	%f482, %f241;

BB0_36:
	setp.lt.u32	%p25, %r125, 4;
	@%p25 bra 	BB0_112;

	add.s32 	%r155, %r8, %r286;
	mad.lo.s32 	%r156, %r125, %r155, %r291;
	mul.wide.s32 	%rd155, %r156, 4;
	mov.f32 	%f482, %f443;

BB0_38:
	add.s64 	%rd97, %rd3, %rd155;
	ld.global.nc.f32 	%f257, [%rd97];
	add.s64 	%rd98, %rd2, %rd155;
	ld.global.nc.f32 	%f258, [%rd98];
	mul.f32 	%f259, %f432, %f258;
	fma.rn.f32 	%f260, %f431, %f257, %f259;
	add.f32 	%f261, %f260, %f433;
	add.f32 	%f262, %f482, %f261;
	ld.global.nc.f32 	%f263, [%rd97+4];
	ld.global.nc.f32 	%f264, [%rd98+4];
	mul.f32 	%f265, %f432, %f264;
	fma.rn.f32 	%f266, %f431, %f263, %f265;
	add.f32 	%f267, %f266, %f433;
	add.f32 	%f268, %f262, %f267;
	ld.global.nc.f32 	%f269, [%rd97+8];
	ld.global.nc.f32 	%f270, [%rd98+8];
	mul.f32 	%f271, %f432, %f270;
	fma.rn.f32 	%f272, %f431, %f269, %f271;
	add.f32 	%f273, %f272, %f433;
	add.f32 	%f274, %f268, %f273;
	ld.global.nc.f32 	%f275, [%rd97+12];
	ld.global.nc.f32 	%f276, [%rd98+12];
	mul.f32 	%f277, %f432, %f276;
	fma.rn.f32 	%f278, %f431, %f275, %f277;
	add.f32 	%f279, %f278, %f433;
	add.f32 	%f482, %f274, %f279;
	add.s64 	%rd155, %rd155, 16;
	add.s32 	%r291, %r291, 4;
	setp.lt.s32	%p26, %r291, %r125;
	@%p26 bra 	BB0_38;
	bra.uni 	BB0_112;

BB0_20:
	mov.f32 	%f438, %f482;
	mov.f32 	%f482, %f195;

BB0_26:
	setp.lt.u32	%p20, %r125, 4;
	@%p20 bra 	BB0_112;

	add.s32 	%r147, %r8, %r286;
	mad.lo.s32 	%r148, %r125, %r147, %r287;
	mul.wide.s32 	%rd154, %r148, 4;
	mov.f32 	%f482, %f438;

BB0_28:
	add.s64 	%rd88, %rd3, %rd154;
	ld.global.nc.f32 	%f214, [%rd88];
	add.s64 	%rd89, %rd2, %rd154;
	ld.global.nc.f32 	%f215, [%rd89];
	mul.f32 	%f216, %f432, %f215;
	add.s64 	%rd90, %rd1, %rd154;
	ld.global.nc.f32 	%f217, [%rd90];
	fma.rn.f32 	%f218, %f431, %f214, %f216;
	fma.rn.f32 	%f219, %f433, %f217, %f218;
	add.f32 	%f220, %f482, %f219;
	ld.global.nc.f32 	%f221, [%rd88+4];
	ld.global.nc.f32 	%f222, [%rd89+4];
	mul.f32 	%f223, %f432, %f222;
	ld.global.nc.f32 	%f224, [%rd90+4];
	fma.rn.f32 	%f225, %f431, %f221, %f223;
	fma.rn.f32 	%f226, %f433, %f224, %f225;
	add.f32 	%f227, %f220, %f226;
	ld.global.nc.f32 	%f228, [%rd88+8];
	ld.global.nc.f32 	%f229, [%rd89+8];
	mul.f32 	%f230, %f432, %f229;
	ld.global.nc.f32 	%f231, [%rd90+8];
	fma.rn.f32 	%f232, %f431, %f228, %f230;
	fma.rn.f32 	%f233, %f433, %f231, %f232;
	add.f32 	%f234, %f227, %f233;
	ld.global.nc.f32 	%f235, [%rd88+12];
	ld.global.nc.f32 	%f236, [%rd89+12];
	mul.f32 	%f237, %f432, %f236;
	ld.global.nc.f32 	%f238, [%rd90+12];
	fma.rn.f32 	%f239, %f431, %f235, %f237;
	fma.rn.f32 	%f240, %f433, %f238, %f239;
	add.f32 	%f482, %f234, %f240;
	add.s64 	%rd154, %rd154, 16;
	add.s32 	%r287, %r287, 4;
	setp.lt.s32	%p21, %r287, %r125;
	@%p21 bra 	BB0_28;

BB0_112:
	add.s32 	%r286, %r286, 1;
	setp.lt.s32	%p64, %r286, %r126;
	@%p64 bra 	BB0_15;

BB0_113:
	add.s32 	%r285, %r285, 1;
	setp.lt.s32	%p65, %r285, %r127;
	@%p65 bra 	BB0_13;

BB0_114:
	ld.param.f32 	%f426, [lltorque21_param_26];
	add.u64 	%rd30, %SPL, 0;
	mul.f32 	%f491, %f429, %f426;
	abs.f32 	%f132, %f491;
	setp.neu.f32	%p66, %f132, 0f7F800000;
	mov.f32 	%f485, %f491;
	@%p66 bra 	BB0_116;

	mov.f32 	%f339, 0f00000000;
	mul.rn.f32 	%f485, %f491, %f339;

BB0_116:
	mul.f32 	%f340, %f485, 0f3F22F983;
	cvt.rni.s32.f32	%r316, %f340;
	cvt.rn.f32.s32	%f341, %r316;
	neg.f32 	%f342, %f341;
	mov.f32 	%f343, 0f3FC90FDA;
	fma.rn.f32 	%f344, %f342, %f343, %f485;
	mov.f32 	%f345, 0f33A22168;
	fma.rn.f32 	%f346, %f342, %f345, %f344;
	mov.f32 	%f347, 0f27C234C5;
	fma.rn.f32 	%f486, %f342, %f347, %f346;
	abs.f32 	%f348, %f485;
	add.s64 	%rd31, %rd30, 24;
	setp.leu.f32	%p67, %f348, 0f47CE4780;
	@%p67 bra 	BB0_127;

	mov.b32 	 %r55, %f485;
	shr.u32 	%r56, %r55, 23;
	shl.b32 	%r181, %r55, 8;
	or.b32  	%r57, %r181, -2147483648;
	mov.u32 	%r308, 0;
	mov.u64 	%rd161, __cudart_i2opi_f;
	mov.u32 	%r307, -6;
	mov.u64 	%rd162, %rd30;

BB0_118:
	.pragma "nounroll";
	ld.const.u32 	%r184, [%rd161];
	// inline asm
	{
	mad.lo.cc.u32   %r182, %r184, %r57, %r308;
	madc.hi.u32     %r308, %r184, %r57,  0;
	}
	// inline asm
	st.local.u32 	[%rd162], %r182;
	add.s64 	%rd162, %rd162, 4;
	add.s64 	%rd161, %rd161, 4;
	add.s32 	%r307, %r307, 1;
	setp.ne.s32	%p68, %r307, 0;
	@%p68 bra 	BB0_118;

	and.b32  	%r187, %r56, 255;
	add.s32 	%r188, %r187, -128;
	shr.u32 	%r189, %r188, 5;
	and.b32  	%r62, %r55, -2147483648;
	st.local.u32 	[%rd31], %r308;
	mov.u32 	%r190, 6;
	sub.s32 	%r191, %r190, %r189;
	mul.wide.s32 	%rd124, %r191, 4;
	add.s64 	%rd36, %rd30, %rd124;
	ld.local.u32 	%r309, [%rd36];
	ld.local.u32 	%r310, [%rd36+-4];
	and.b32  	%r65, %r56, 31;
	setp.eq.s32	%p69, %r65, 0;
	@%p69 bra 	BB0_121;

	mov.u32 	%r192, 32;
	sub.s32 	%r193, %r192, %r65;
	shr.u32 	%r194, %r310, %r193;
	shl.b32 	%r195, %r309, %r65;
	add.s32 	%r309, %r194, %r195;
	ld.local.u32 	%r196, [%rd36+-8];
	shr.u32 	%r197, %r196, %r193;
	shl.b32 	%r198, %r310, %r65;
	add.s32 	%r310, %r197, %r198;

BB0_121:
	shr.u32 	%r199, %r310, 30;
	shl.b32 	%r200, %r309, 2;
	add.s32 	%r311, %r199, %r200;
	shl.b32 	%r71, %r310, 2;
	shr.u32 	%r201, %r311, 31;
	shr.u32 	%r202, %r309, 30;
	add.s32 	%r72, %r201, %r202;
	setp.eq.s32	%p70, %r201, 0;
	@%p70 bra 	BB0_122;

	not.b32 	%r203, %r311;
	neg.s32 	%r313, %r71;
	setp.eq.s32	%p71, %r71, 0;
	selp.u32	%r204, 1, 0, %p71;
	add.s32 	%r311, %r204, %r203;
	xor.b32  	%r312, %r62, -2147483648;
	bra.uni 	BB0_124;

BB0_122:
	mov.u32 	%r312, %r62;
	mov.u32 	%r313, %r71;

BB0_124:
	clz.b32 	%r315, %r311;
	setp.eq.s32	%p72, %r315, 0;
	shl.b32 	%r205, %r311, %r315;
	mov.u32 	%r206, 32;
	sub.s32 	%r207, %r206, %r315;
	shr.u32 	%r208, %r313, %r207;
	add.s32 	%r209, %r208, %r205;
	selp.b32	%r80, %r311, %r209, %p72;
	mov.u32 	%r210, -921707870;
	mul.hi.u32 	%r314, %r80, %r210;
	setp.eq.s32	%p73, %r62, 0;
	neg.s32 	%r211, %r72;
	selp.b32	%r316, %r72, %r211, %p73;
	setp.lt.s32	%p74, %r314, 1;
	@%p74 bra 	BB0_126;

	mul.lo.s32 	%r212, %r80, -921707870;
	shr.u32 	%r213, %r212, 31;
	shl.b32 	%r214, %r314, 1;
	add.s32 	%r314, %r213, %r214;
	add.s32 	%r315, %r315, 1;

BB0_126:
	mov.u32 	%r215, 126;
	sub.s32 	%r216, %r215, %r315;
	shl.b32 	%r217, %r216, 23;
	add.s32 	%r218, %r314, 1;
	shr.u32 	%r219, %r218, 7;
	add.s32 	%r220, %r219, 1;
	shr.u32 	%r221, %r220, 1;
	add.s32 	%r222, %r221, %r217;
	or.b32  	%r223, %r222, %r312;
	mov.b32 	 %f486, %r223;

BB0_127:
	mul.rn.f32 	%f138, %f486, %f486;
	and.b32  	%r88, %r316, 1;
	setp.eq.s32	%p75, %r88, 0;
	@%p75 bra 	BB0_129;

	mov.f32 	%f349, 0fBAB6061A;
	mov.f32 	%f350, 0f37CCF5CE;
	fma.rn.f32 	%f487, %f350, %f138, %f349;
	bra.uni 	BB0_130;

BB0_129:
	mov.f32 	%f351, 0f3C08839E;
	mov.f32 	%f352, 0fB94CA1F9;
	fma.rn.f32 	%f487, %f352, %f138, %f351;

BB0_130:
	@%p75 bra 	BB0_132;

	mov.f32 	%f353, 0f3D2AAAA5;
	fma.rn.f32 	%f354, %f487, %f138, %f353;
	mov.f32 	%f355, 0fBF000000;
	fma.rn.f32 	%f488, %f354, %f138, %f355;
	bra.uni 	BB0_133;

BB0_132:
	mov.f32 	%f356, 0fBE2AAAA3;
	fma.rn.f32 	%f357, %f487, %f138, %f356;
	mov.f32 	%f358, 0f00000000;
	fma.rn.f32 	%f488, %f357, %f138, %f358;

BB0_133:
	fma.rn.f32 	%f489, %f488, %f486, %f486;
	@%p75 bra 	BB0_135;

	mov.f32 	%f359, 0f3F800000;
	fma.rn.f32 	%f489, %f488, %f138, %f359;

BB0_135:
	and.b32  	%r224, %r316, 2;
	setp.eq.s32	%p78, %r224, 0;
	@%p78 bra 	BB0_137;

	mov.f32 	%f360, 0f00000000;
	mov.f32 	%f361, 0fBF800000;
	fma.rn.f32 	%f489, %f489, %f361, %f360;

BB0_137:
	mov.u32 	%r284, %tid.z;
	mov.u32 	%r283, %ctaid.z;
	mov.u32 	%r282, %ntid.z;
	mov.u32 	%r281, %tid.y;
	mov.u32 	%r280, %ctaid.y;
	mov.u32 	%r279, %ntid.y;
	mad.lo.s32 	%r278, %r279, %r280, %r281;
	mad.lo.s32 	%r277, %r282, %r283, %r284;
	mov.u32 	%r276, %tid.x;
	mov.u32 	%r275, %ctaid.x;
	mov.u32 	%r274, %ntid.x;
	mad.lo.s32 	%r273, %r274, %r275, %r276;
	mad.lo.s32 	%r272, %r277, %r126, %r278;
	mad.lo.s32 	%r271, %r272, %r125, %r273;
	ld.param.u64 	%rd148, [lltorque21_param_9];
	cvta.to.global.u64 	%rd125, %rd148;
	mul.f32 	%f362, %f482, %f489;
	mul.wide.s32 	%rd126, %r271, 4;
	add.s64 	%rd127, %rd125, %rd126;
	ld.global.f32 	%f363, [%rd127];
	fma.rn.f32 	%f150, %f11, %f362, %f363;
	st.global.f32 	[%rd127], %f150;
	@%p66 bra 	BB0_139;

	mov.f32 	%f364, 0f00000000;
	mul.rn.f32 	%f491, %f491, %f364;

BB0_139:
	mul.f32 	%f365, %f491, 0f3F22F983;
	cvt.rni.s32.f32	%r326, %f365;
	cvt.rn.f32.s32	%f366, %r326;
	neg.f32 	%f367, %f366;
	fma.rn.f32 	%f369, %f367, %f343, %f491;
	fma.rn.f32 	%f371, %f367, %f345, %f369;
	fma.rn.f32 	%f492, %f367, %f347, %f371;
	abs.f32 	%f373, %f491;
	setp.leu.f32	%p80, %f373, 0f47CE4780;
	@%p80 bra 	BB0_150;

	mov.b32 	 %r90, %f491;
	shr.u32 	%r91, %r90, 23;
	shl.b32 	%r227, %r90, 8;
	or.b32  	%r92, %r227, -2147483648;
	mov.u32 	%r318, 0;
	mov.u64 	%rd163, __cudart_i2opi_f;
	mov.u32 	%r317, -6;
	mov.u64 	%rd164, %rd30;

BB0_141:
	.pragma "nounroll";
	ld.const.u32 	%r230, [%rd163];
	// inline asm
	{
	mad.lo.cc.u32   %r228, %r230, %r92, %r318;
	madc.hi.u32     %r318, %r230, %r92,  0;
	}
	// inline asm
	st.local.u32 	[%rd164], %r228;
	add.s64 	%rd164, %rd164, 4;
	add.s64 	%rd163, %rd163, 4;
	add.s32 	%r317, %r317, 1;
	setp.ne.s32	%p81, %r317, 0;
	@%p81 bra 	BB0_141;

	and.b32  	%r233, %r91, 255;
	add.s32 	%r234, %r233, -128;
	shr.u32 	%r235, %r234, 5;
	and.b32  	%r97, %r90, -2147483648;
	st.local.u32 	[%rd31], %r318;
	mov.u32 	%r236, 6;
	sub.s32 	%r237, %r236, %r235;
	mul.wide.s32 	%rd129, %r237, 4;
	add.s64 	%rd41, %rd30, %rd129;
	ld.local.u32 	%r319, [%rd41];
	ld.local.u32 	%r320, [%rd41+-4];
	and.b32  	%r100, %r91, 31;
	setp.eq.s32	%p82, %r100, 0;
	@%p82 bra 	BB0_144;

	mov.u32 	%r238, 32;
	sub.s32 	%r239, %r238, %r100;
	shr.u32 	%r240, %r320, %r239;
	shl.b32 	%r241, %r319, %r100;
	add.s32 	%r319, %r240, %r241;
	ld.local.u32 	%r242, [%rd41+-8];
	shr.u32 	%r243, %r242, %r239;
	shl.b32 	%r244, %r320, %r100;
	add.s32 	%r320, %r243, %r244;

BB0_144:
	shr.u32 	%r245, %r320, 30;
	shl.b32 	%r246, %r319, 2;
	add.s32 	%r321, %r245, %r246;
	shl.b32 	%r106, %r320, 2;
	shr.u32 	%r247, %r321, 31;
	shr.u32 	%r248, %r319, 30;
	add.s32 	%r107, %r247, %r248;
	setp.eq.s32	%p83, %r247, 0;
	@%p83 bra 	BB0_145;

	not.b32 	%r249, %r321;
	neg.s32 	%r323, %r106;
	setp.eq.s32	%p84, %r106, 0;
	selp.u32	%r250, 1, 0, %p84;
	add.s32 	%r321, %r250, %r249;
	xor.b32  	%r322, %r97, -2147483648;
	bra.uni 	BB0_147;

BB0_145:
	mov.u32 	%r322, %r97;
	mov.u32 	%r323, %r106;

BB0_147:
	clz.b32 	%r325, %r321;
	setp.eq.s32	%p85, %r325, 0;
	shl.b32 	%r251, %r321, %r325;
	mov.u32 	%r252, 32;
	sub.s32 	%r253, %r252, %r325;
	shr.u32 	%r254, %r323, %r253;
	add.s32 	%r255, %r254, %r251;
	selp.b32	%r115, %r321, %r255, %p85;
	mov.u32 	%r256, -921707870;
	mul.hi.u32 	%r324, %r115, %r256;
	setp.eq.s32	%p86, %r97, 0;
	neg.s32 	%r257, %r107;
	selp.b32	%r326, %r107, %r257, %p86;
	setp.lt.s32	%p87, %r324, 1;
	@%p87 bra 	BB0_149;

	mul.lo.s32 	%r258, %r115, -921707870;
	shr.u32 	%r259, %r258, 31;
	shl.b32 	%r260, %r324, 1;
	add.s32 	%r324, %r259, %r260;
	add.s32 	%r325, %r325, 1;

BB0_149:
	mov.u32 	%r261, 126;
	sub.s32 	%r262, %r261, %r325;
	shl.b32 	%r263, %r262, 23;
	add.s32 	%r264, %r324, 1;
	shr.u32 	%r265, %r264, 7;
	add.s32 	%r266, %r265, 1;
	shr.u32 	%r267, %r266, 1;
	add.s32 	%r268, %r267, %r263;
	or.b32  	%r269, %r268, %r322;
	mov.b32 	 %f492, %r269;

BB0_150:
	mul.rn.f32 	%f156, %f492, %f492;
	add.s32 	%r123, %r326, 1;
	and.b32  	%r124, %r123, 1;
	setp.eq.s32	%p88, %r124, 0;
	@%p88 bra 	BB0_152;

	mov.f32 	%f374, 0fBAB6061A;
	mov.f32 	%f375, 0f37CCF5CE;
	fma.rn.f32 	%f493, %f375, %f156, %f374;
	bra.uni 	BB0_153;

BB0_152:
	mov.f32 	%f376, 0f3C08839E;
	mov.f32 	%f377, 0fB94CA1F9;
	fma.rn.f32 	%f493, %f377, %f156, %f376;

BB0_153:
	@%p88 bra 	BB0_155;

	mov.f32 	%f378, 0f3D2AAAA5;
	fma.rn.f32 	%f379, %f493, %f156, %f378;
	mov.f32 	%f380, 0fBF000000;
	fma.rn.f32 	%f494, %f379, %f156, %f380;
	bra.uni 	BB0_156;

BB0_155:
	mov.f32 	%f381, 0fBE2AAAA3;
	fma.rn.f32 	%f382, %f493, %f156, %f381;
	mov.f32 	%f383, 0f00000000;
	fma.rn.f32 	%f494, %f382, %f156, %f383;

BB0_156:
	fma.rn.f32 	%f495, %f494, %f492, %f492;
	@%p88 bra 	BB0_158;

	mov.f32 	%f384, 0f3F800000;
	fma.rn.f32 	%f495, %f494, %f156, %f384;

BB0_158:
	and.b32  	%r270, %r123, 2;
	setp.eq.s32	%p91, %r270, 0;
	@%p91 bra 	BB0_160;

	mov.f32 	%f385, 0f00000000;
	mov.f32 	%f386, 0fBF800000;
	fma.rn.f32 	%f495, %f495, %f386, %f385;

BB0_160:
	ld.param.u64 	%rd153, [lltorque21_param_8];
	ld.param.u64 	%rd152, [lltorque21_param_28];
	ld.param.f32 	%f427, [lltorque21_param_27];
	ld.param.u64 	%rd151, [lltorque21_param_0];
	ld.param.u64 	%rd150, [lltorque21_param_1];
	ld.param.u64 	%rd149, [lltorque21_param_2];
	cvta.to.global.u64 	%rd42, %rd149;
	cvta.to.global.u64 	%rd43, %rd150;
	cvta.to.global.u64 	%rd44, %rd151;
	cvta.to.global.u64 	%rd45, %rd152;
	cvta.to.global.u64 	%rd130, %rd153;
	cvta.to.global.u64 	%rd131, %rd53;
	cvta.to.global.u64 	%rd132, %rd52;
	cvta.to.global.u64 	%rd133, %rd56;
	mul.f32 	%f387, %f482, %f495;
	add.s64 	%rd135, %rd133, %rd126;
	ld.global.f32 	%f388, [%rd135];
	fma.rn.f32 	%f389, %f11, %f387, %f388;
	st.global.f32 	[%rd135], %f389;
	mul.f32 	%f390, %f489, %f389;
	mul.f32 	%f391, %f495, %f150;
	sub.f32 	%f392, %f391, %f390;
	cvt.f64.f32	%fd3, %f427;
	mul.f64 	%fd4, %fd3, 0d470D38642367D29C;
	cvt.f64.f32	%fd5, %f430;
	mul.f64 	%fd6, %fd4, %fd5;
	cvt.rn.f32.f64	%f393, %fd6;
	mul.f32 	%f394, %f393, %f392;
	mul.f32 	%f168, %f431, %f394;
	mul.f32 	%f169, %f432, %f394;
	mul.f32 	%f170, %f433, %f394;
	add.s64 	%rd136, %rd3, %rd126;
	ld.global.nc.f32 	%f171, [%rd136];
	add.s64 	%rd137, %rd2, %rd126;
	ld.global.nc.f32 	%f172, [%rd137];
	add.s64 	%rd138, %rd1, %rd126;
	ld.global.nc.f32 	%f173, [%rd138];
	add.s64 	%rd139, %rd132, %rd126;
	ld.global.nc.f32 	%f174, [%rd139];
	add.s64 	%rd140, %rd131, %rd126;
	ld.global.nc.f32 	%f175, [%rd140];
	add.s64 	%rd141, %rd130, %rd126;
	ld.global.nc.f32 	%f176, [%rd141];
	setp.eq.s64	%p92, %rd152, 0;
	@%p92 bra 	BB0_162;

	add.s64 	%rd143, %rd45, %rd126;
	ld.global.nc.f32 	%f395, [%rd143];
	mul.f32 	%f497, %f395, %f497;

BB0_162:
	sub.f32 	%f396, %f176, %f170;
	mul.f32 	%f397, %f172, %f396;
	sub.f32 	%f398, %f175, %f169;
	mul.f32 	%f399, %f173, %f398;
	sub.f32 	%f400, %f397, %f399;
	sub.f32 	%f401, %f174, %f168;
	mul.f32 	%f402, %f173, %f401;
	mul.f32 	%f403, %f171, %f396;
	sub.f32 	%f404, %f402, %f403;
	mul.f32 	%f405, %f171, %f398;
	mul.f32 	%f406, %f172, %f401;
	sub.f32 	%f407, %f405, %f406;
	fma.rn.f32 	%f408, %f497, %f497, 0f3F800000;
	mov.f32 	%f409, 0fBF800000;
	div.rn.f32 	%f410, %f409, %f408;
	mul.f32 	%f411, %f172, %f407;
	mul.f32 	%f412, %f173, %f404;
	sub.f32 	%f413, %f411, %f412;
	mul.f32 	%f414, %f173, %f400;
	mul.f32 	%f415, %f171, %f407;
	sub.f32 	%f416, %f414, %f415;
	mul.f32 	%f417, %f171, %f404;
	mul.f32 	%f418, %f172, %f400;
	sub.f32 	%f419, %f417, %f418;
	fma.rn.f32 	%f420, %f413, %f497, %f400;
	fma.rn.f32 	%f421, %f416, %f497, %f404;
	fma.rn.f32 	%f422, %f419, %f497, %f407;
	mul.f32 	%f423, %f410, %f420;
	mul.f32 	%f424, %f410, %f421;
	mul.f32 	%f425, %f410, %f422;
	add.s64 	%rd145, %rd44, %rd126;
	st.global.f32 	[%rd145], %f423;
	add.s64 	%rd146, %rd43, %rd126;
	st.global.f32 	[%rd146], %f424;
	add.s64 	%rd147, %rd42, %rd126;
	st.global.f32 	[%rd147], %f425;

BB0_163:
	ret;
}


`
   lltorque21_ptx_50 = `
.version 6.4
.target sm_50
.address_size 64

	// .globl	lltorque21
.const .align 4 .b8 __cudart_i2opi_f[24] = {65, 144, 67, 60, 153, 149, 98, 219, 192, 221, 52, 245, 209, 87, 39, 252, 41, 21, 68, 78, 110, 131, 249, 162};

.visible .entry lltorque21(
	.param .u64 lltorque21_param_0,
	.param .u64 lltorque21_param_1,
	.param .u64 lltorque21_param_2,
	.param .u64 lltorque21_param_3,
	.param .u64 lltorque21_param_4,
	.param .u64 lltorque21_param_5,
	.param .u64 lltorque21_param_6,
	.param .u64 lltorque21_param_7,
	.param .u64 lltorque21_param_8,
	.param .u64 lltorque21_param_9,
	.param .u64 lltorque21_param_10,
	.param .u64 lltorque21_param_11,
	.param .u64 lltorque21_param_12,
	.param .u64 lltorque21_param_13,
	.param .u64 lltorque21_param_14,
	.param .u64 lltorque21_param_15,
	.param .f32 lltorque21_param_16,
	.param .u64 lltorque21_param_17,
	.param .f32 lltorque21_param_18,
	.param .u64 lltorque21_param_19,
	.param .f32 lltorque21_param_20,
	.param .u64 lltorque21_param_21,
	.param .f32 lltorque21_param_22,
	.param .u64 lltorque21_param_23,
	.param .f32 lltorque21_param_24,
	.param .f32 lltorque21_param_25,
	.param .f32 lltorque21_param_26,
	.param .f32 lltorque21_param_27,
	.param .u64 lltorque21_param_28,
	.param .f32 lltorque21_param_29,
	.param .u32 lltorque21_param_30,
	.param .u32 lltorque21_param_31,
	.param .u32 lltorque21_param_32,
	.param .u8 lltorque21_param_33
)
{
	.local .align 4 .b8 	__local_depot0[28];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<93>;
	.reg .f32 	%f<498>;
	.reg .b32 	%r<327>;
	.reg .f64 	%fd<7>;
	.reg .b64 	%rd<165>;


	mov.u64 	%SPL, __local_depot0;
	ld.param.u64 	%rd49, [lltorque21_param_3];
	ld.param.u64 	%rd50, [lltorque21_param_4];
	ld.param.u64 	%rd51, [lltorque21_param_5];
	ld.param.u64 	%rd52, [lltorque21_param_6];
	ld.param.u64 	%rd53, [lltorque21_param_7];
	ld.param.u64 	%rd56, [lltorque21_param_12];
	ld.param.u64 	%rd57, [lltorque21_param_15];
	ld.param.f32 	%f429, [lltorque21_param_16];
	ld.param.u64 	%rd58, [lltorque21_param_17];
	ld.param.f32 	%f430, [lltorque21_param_18];
	ld.param.u64 	%rd59, [lltorque21_param_19];
	ld.param.f32 	%f431, [lltorque21_param_20];
	ld.param.u64 	%rd60, [lltorque21_param_21];
	ld.param.f32 	%f432, [lltorque21_param_22];
	ld.param.u64 	%rd61, [lltorque21_param_23];
	ld.param.f32 	%f433, [lltorque21_param_24];
	ld.param.f32 	%f497, [lltorque21_param_29];
	ld.param.u32 	%r125, [lltorque21_param_30];
	ld.param.u32 	%r126, [lltorque21_param_31];
	ld.param.u32 	%r127, [lltorque21_param_32];
	cvta.to.global.u64 	%rd1, %rd51;
	cvta.to.global.u64 	%rd2, %rd50;
	cvta.to.global.u64 	%rd3, %rd49;
	mov.u32 	%r128, %ntid.x;
	mov.u32 	%r129, %ctaid.x;
	mov.u32 	%r130, %tid.x;
	mad.lo.s32 	%r1, %r128, %r129, %r130;
	mov.u32 	%r131, %ntid.y;
	mov.u32 	%r132, %ctaid.y;
	mov.u32 	%r133, %tid.y;
	mad.lo.s32 	%r2, %r131, %r132, %r133;
	mov.u32 	%r134, %ntid.z;
	mov.u32 	%r135, %ctaid.z;
	mov.u32 	%r136, %tid.z;
	mad.lo.s32 	%r3, %r134, %r135, %r136;
	setp.ge.s32	%p1, %r2, %r126;
	setp.ge.s32	%p2, %r1, %r125;
	or.pred  	%p3, %p1, %p2;
	setp.ge.s32	%p4, %r3, %r127;
	or.pred  	%p5, %p3, %p4;
	@%p5 bra 	BB0_163;

	mad.lo.s32 	%r137, %r3, %r126, %r2;
	mad.lo.s32 	%r4, %r137, %r125, %r1;
	setp.eq.s64	%p6, %rd57, 0;
	@%p6 bra 	BB0_3;

	cvta.to.global.u64 	%rd63, %rd57;
	mul.wide.s32 	%rd64, %r4, 4;
	add.s64 	%rd65, %rd63, %rd64;
	ld.global.nc.f32 	%f188, [%rd65];
	mul.f32 	%f429, %f188, %f429;

BB0_3:
	setp.eq.s64	%p7, %rd58, 0;
	@%p7 bra 	BB0_5;

	cvta.to.global.u64 	%rd66, %rd58;
	mul.wide.s32 	%rd67, %r4, 4;
	add.s64 	%rd68, %rd66, %rd67;
	ld.global.nc.f32 	%f189, [%rd68];
	mul.f32 	%f430, %f189, %f430;

BB0_5:
	setp.eq.s64	%p8, %rd59, 0;
	@%p8 bra 	BB0_7;

	cvta.to.global.u64 	%rd69, %rd59;
	mul.wide.s32 	%rd70, %r4, 4;
	add.s64 	%rd71, %rd69, %rd70;
	ld.global.nc.f32 	%f190, [%rd71];
	mul.f32 	%f431, %f190, %f431;

BB0_7:
	setp.eq.s64	%p9, %rd60, 0;
	@%p9 bra 	BB0_9;

	cvta.to.global.u64 	%rd72, %rd60;
	mul.wide.s32 	%rd73, %r4, 4;
	add.s64 	%rd74, %rd72, %rd73;
	ld.global.nc.f32 	%f191, [%rd74];
	mul.f32 	%f432, %f191, %f432;

BB0_9:
	setp.eq.s64	%p10, %rd61, 0;
	@%p10 bra 	BB0_11;

	cvta.to.global.u64 	%rd75, %rd61;
	mul.wide.s32 	%rd76, %r4, 4;
	add.s64 	%rd77, %rd75, %rd76;
	ld.global.nc.f32 	%f192, [%rd77];
	mul.f32 	%f433, %f192, %f433;

BB0_11:
	ld.param.f32 	%f428, [lltorque21_param_25];
	cvt.f64.f32	%fd1, %f428;
	div.rn.f64 	%fd2, %fd1, 0d42447BB7F7C00000;
	cvt.rn.f32.f64	%f11, %fd2;
	mov.f32 	%f482, 0f00000000;
	setp.lt.s32	%p11, %r127, 1;
	@%p11 bra 	BB0_114;

	and.b32  	%r5, %r125, 3;
	add.f32 	%f15, %f431, %f432;
	mul.lo.s32 	%r6, %r126, %r125;
	mov.f32 	%f482, 0f00000000;
	mov.u32 	%r285, 0;

BB0_13:
	setp.lt.s32	%p12, %r126, 1;
	@%p12 bra 	BB0_113;

	mul.lo.s32 	%r8, %r285, %r126;
	mul.lo.s32 	%r9, %r6, %r285;
	mov.u32 	%r286, 0;

BB0_15:
	mad.lo.s32 	%r11, %r125, %r286, %r9;
	setp.lt.s32	%p13, %r125, 1;
	@%p13 bra 	BB0_112;

	setp.eq.s64	%p14, %rd49, 0;
	add.s32 	%r140, %r286, %r8;
	mul.lo.s32 	%r12, %r140, %r125;
	mul.wide.s32 	%rd78, %r12, 4;
	add.s64 	%rd4, %rd2, %rd78;
	add.s64 	%rd5, %rd1, %rd78;
	@%p14 bra 	BB0_63;
	bra.uni 	BB0_17;

BB0_63:
	setp.eq.s64	%p39, %rd50, 0;
	@%p39 bra 	BB0_88;
	bra.uni 	BB0_64;

BB0_88:
	mov.u32 	%r303, 0;
	mov.f32 	%f324, 0f00000000;
	setp.eq.s32	%p52, %r5, 0;
	@%p52 bra 	BB0_89;

	setp.eq.s32	%p53, %r5, 1;
	@%p53 bra 	BB0_98;

	setp.eq.s32	%p54, %r5, 2;
	@%p54 bra 	BB0_95;

	setp.eq.s64	%p55, %rd51, 0;
	mov.f32 	%f470, %f433;
	@%p55 bra 	BB0_94;

	ld.global.nc.f32 	%f325, [%rd5];
	mul.f32 	%f470, %f433, %f325;

BB0_94:
	add.f32 	%f326, %f15, %f470;
	add.f32 	%f482, %f482, %f326;
	mov.u32 	%r303, 1;

BB0_95:
	setp.eq.s64	%p56, %rd51, 0;
	mov.f32 	%f472, %f433;
	@%p56 bra 	BB0_97;

	add.s32 	%r175, %r303, %r12;
	mul.wide.s32 	%rd117, %r175, 4;
	add.s64 	%rd118, %rd1, %rd117;
	ld.global.nc.f32 	%f327, [%rd118];
	mul.f32 	%f472, %f433, %f327;

BB0_97:
	add.f32 	%f328, %f15, %f472;
	add.f32 	%f482, %f482, %f328;
	add.s32 	%r303, %r303, 1;

BB0_98:
	setp.eq.s64	%p57, %rd51, 0;
	mov.f32 	%f474, %f433;
	@%p57 bra 	BB0_100;

	add.s32 	%r176, %r303, %r12;
	mul.wide.s32 	%rd119, %r176, 4;
	add.s64 	%rd120, %rd1, %rd119;
	ld.global.nc.f32 	%f329, [%rd120];
	mul.f32 	%f474, %f433, %f329;

BB0_100:
	add.f32 	%f330, %f15, %f474;
	add.f32 	%f475, %f482, %f330;
	add.s32 	%r303, %r303, 1;
	mov.f32 	%f482, %f475;
	bra.uni 	BB0_101;

BB0_17:
	setp.eq.s64	%p15, %rd50, 0;
	add.s64 	%rd6, %rd3, %rd78;
	@%p15 bra 	BB0_39;
	bra.uni 	BB0_18;

BB0_39:
	mov.u32 	%r295, 0;
	mov.f32 	%f280, 0f00000000;
	setp.eq.s32	%p27, %r5, 0;
	@%p27 bra 	BB0_40;

	setp.eq.s32	%p28, %r5, 1;
	@%p28 bra 	BB0_49;

	setp.eq.s32	%p29, %r5, 2;
	@%p29 bra 	BB0_46;

	setp.eq.s64	%p30, %rd51, 0;
	ld.global.nc.f32 	%f36, [%rd6];
	mov.f32 	%f446, %f433;
	@%p30 bra 	BB0_45;

	ld.global.nc.f32 	%f281, [%rd5];
	mul.f32 	%f446, %f433, %f281;

BB0_45:
	fma.rn.f32 	%f282, %f431, %f36, %f432;
	add.f32 	%f283, %f282, %f446;
	add.f32 	%f482, %f482, %f283;
	mov.u32 	%r295, 1;

BB0_46:
	add.s32 	%r28, %r295, %r12;
	mul.wide.s32 	%rd99, %r28, 4;
	add.s64 	%rd100, %rd3, %rd99;
	ld.global.nc.f32 	%f41, [%rd100];
	setp.eq.s64	%p31, %rd51, 0;
	mov.f32 	%f448, %f433;
	@%p31 bra 	BB0_48;

	add.s64 	%rd102, %rd1, %rd99;
	ld.global.nc.f32 	%f284, [%rd102];
	mul.f32 	%f448, %f433, %f284;

BB0_48:
	fma.rn.f32 	%f285, %f431, %f41, %f432;
	add.f32 	%f286, %f285, %f448;
	add.f32 	%f482, %f482, %f286;
	add.s32 	%r295, %r295, 1;

BB0_49:
	add.s32 	%r31, %r295, %r12;
	mul.wide.s32 	%rd103, %r31, 4;
	add.s64 	%rd104, %rd3, %rd103;
	ld.global.nc.f32 	%f46, [%rd104];
	setp.eq.s64	%p32, %rd51, 0;
	mov.f32 	%f450, %f433;
	@%p32 bra 	BB0_51;

	add.s64 	%rd106, %rd1, %rd103;
	ld.global.nc.f32 	%f287, [%rd106];
	mul.f32 	%f450, %f433, %f287;

BB0_51:
	fma.rn.f32 	%f288, %f431, %f46, %f432;
	add.f32 	%f289, %f288, %f450;
	add.f32 	%f451, %f482, %f289;
	add.s32 	%r295, %r295, 1;
	mov.f32 	%f482, %f451;
	bra.uni 	BB0_52;

BB0_64:
	mov.u32 	%r299, 0;
	mov.f32 	%f302, 0f00000000;
	setp.eq.s32	%p40, %r5, 0;
	@%p40 bra 	BB0_65;

	setp.eq.s32	%p41, %r5, 1;
	@%p41 bra 	BB0_74;

	setp.eq.s32	%p42, %r5, 2;
	@%p42 bra 	BB0_71;

	setp.eq.s64	%p43, %rd51, 0;
	ld.global.nc.f32 	%f69, [%rd4];
	mov.f32 	%f458, %f433;
	@%p43 bra 	BB0_70;

	ld.global.nc.f32 	%f303, [%rd5];
	mul.f32 	%f458, %f433, %f303;

BB0_70:
	fma.rn.f32 	%f304, %f432, %f69, %f431;
	add.f32 	%f305, %f304, %f458;
	add.f32 	%f482, %f482, %f305;
	mov.u32 	%r299, 1;

BB0_71:
	add.s32 	%r37, %r299, %r12;
	mul.wide.s32 	%rd108, %r37, 4;
	add.s64 	%rd109, %rd2, %rd108;
	ld.global.nc.f32 	%f74, [%rd109];
	setp.eq.s64	%p44, %rd51, 0;
	mov.f32 	%f460, %f433;
	@%p44 bra 	BB0_73;

	add.s64 	%rd111, %rd1, %rd108;
	ld.global.nc.f32 	%f306, [%rd111];
	mul.f32 	%f460, %f433, %f306;

BB0_73:
	fma.rn.f32 	%f307, %f432, %f74, %f431;
	add.f32 	%f308, %f307, %f460;
	add.f32 	%f482, %f482, %f308;
	add.s32 	%r299, %r299, 1;

BB0_74:
	add.s32 	%r40, %r299, %r12;
	mul.wide.s32 	%rd112, %r40, 4;
	add.s64 	%rd113, %rd2, %rd112;
	ld.global.nc.f32 	%f79, [%rd113];
	setp.eq.s64	%p45, %rd51, 0;
	mov.f32 	%f462, %f433;
	@%p45 bra 	BB0_76;

	add.s64 	%rd115, %rd1, %rd112;
	ld.global.nc.f32 	%f309, [%rd115];
	mul.f32 	%f462, %f433, %f309;

BB0_76:
	fma.rn.f32 	%f310, %f432, %f79, %f431;
	add.f32 	%f311, %f310, %f462;
	add.f32 	%f463, %f482, %f311;
	add.s32 	%r299, %r299, 1;
	mov.f32 	%f482, %f463;
	bra.uni 	BB0_77;

BB0_18:
	setp.eq.s64	%p16, %rd51, 0;
	@%p16 bra 	BB0_29;
	bra.uni 	BB0_19;

BB0_29:
	mov.u32 	%r291, 0;
	mov.f32 	%f241, 0f00000000;
	setp.eq.s32	%p22, %r5, 0;
	@%p22 bra 	BB0_30;

	setp.eq.s32	%p23, %r5, 1;
	@%p23 bra 	BB0_35;

	setp.eq.s32	%p24, %r5, 2;
	@%p24 bra 	BB0_34;

	ld.global.nc.f32 	%f242, [%rd6];
	ld.global.nc.f32 	%f243, [%rd4];
	mul.f32 	%f244, %f432, %f243;
	fma.rn.f32 	%f245, %f431, %f242, %f244;
	add.f32 	%f246, %f245, %f433;
	add.f32 	%f482, %f482, %f246;
	mov.u32 	%r291, 1;

BB0_34:
	add.s32 	%r153, %r291, %r12;
	mul.wide.s32 	%rd91, %r153, 4;
	add.s64 	%rd92, %rd3, %rd91;
	ld.global.nc.f32 	%f247, [%rd92];
	add.s64 	%rd93, %rd2, %rd91;
	ld.global.nc.f32 	%f248, [%rd93];
	mul.f32 	%f249, %f432, %f248;
	fma.rn.f32 	%f250, %f431, %f247, %f249;
	add.f32 	%f251, %f250, %f433;
	add.f32 	%f482, %f482, %f251;
	add.s32 	%r291, %r291, 1;

BB0_35:
	add.s32 	%r154, %r291, %r12;
	mul.wide.s32 	%rd94, %r154, 4;
	add.s64 	%rd95, %rd3, %rd94;
	ld.global.nc.f32 	%f252, [%rd95];
	add.s64 	%rd96, %rd2, %rd94;
	ld.global.nc.f32 	%f253, [%rd96];
	mul.f32 	%f254, %f432, %f253;
	fma.rn.f32 	%f255, %f431, %f252, %f254;
	add.f32 	%f256, %f255, %f433;
	add.f32 	%f443, %f482, %f256;
	add.s32 	%r291, %r291, 1;
	mov.f32 	%f482, %f443;
	bra.uni 	BB0_36;

BB0_19:
	mov.u32 	%r287, 0;
	mov.f32 	%f195, 0f00000000;
	setp.eq.s32	%p17, %r5, 0;
	@%p17 bra 	BB0_20;

	setp.eq.s32	%p18, %r5, 1;
	@%p18 bra 	BB0_25;

	setp.eq.s32	%p19, %r5, 2;
	@%p19 bra 	BB0_24;

	ld.global.nc.f32 	%f196, [%rd6];
	ld.global.nc.f32 	%f197, [%rd4];
	mul.f32 	%f198, %f432, %f197;
	ld.global.nc.f32 	%f199, [%rd5];
	fma.rn.f32 	%f200, %f431, %f196, %f198;
	fma.rn.f32 	%f201, %f433, %f199, %f200;
	add.f32 	%f482, %f482, %f201;
	mov.u32 	%r287, 1;

BB0_24:
	add.s32 	%r145, %r287, %r12;
	mul.wide.s32 	%rd80, %r145, 4;
	add.s64 	%rd81, %rd3, %rd80;
	ld.global.nc.f32 	%f202, [%rd81];
	add.s64 	%rd82, %rd2, %rd80;
	ld.global.nc.f32 	%f203, [%rd82];
	mul.f32 	%f204, %f432, %f203;
	add.s64 	%rd83, %rd1, %rd80;
	ld.global.nc.f32 	%f205, [%rd83];
	fma.rn.f32 	%f206, %f431, %f202, %f204;
	fma.rn.f32 	%f207, %f433, %f205, %f206;
	add.f32 	%f482, %f482, %f207;
	add.s32 	%r287, %r287, 1;

BB0_25:
	add.s32 	%r146, %r287, %r12;
	mul.wide.s32 	%rd84, %r146, 4;
	add.s64 	%rd85, %rd3, %rd84;
	ld.global.nc.f32 	%f208, [%rd85];
	add.s64 	%rd86, %rd2, %rd84;
	ld.global.nc.f32 	%f209, [%rd86];
	mul.f32 	%f210, %f432, %f209;
	add.s64 	%rd87, %rd1, %rd84;
	ld.global.nc.f32 	%f211, [%rd87];
	fma.rn.f32 	%f212, %f431, %f208, %f210;
	fma.rn.f32 	%f213, %f433, %f211, %f212;
	add.f32 	%f438, %f482, %f213;
	add.s32 	%r287, %r287, 1;
	mov.f32 	%f482, %f438;
	bra.uni 	BB0_26;

BB0_89:
	mov.f32 	%f475, %f482;
	mov.f32 	%f482, %f324;

BB0_101:
	setp.lt.u32	%p58, %r125, 4;
	@%p58 bra 	BB0_112;

	add.s32 	%r177, %r8, %r286;
	mad.lo.s32 	%r178, %r125, %r177, %r303;
	mul.wide.s32 	%rd121, %r178, 4;
	add.s64 	%rd160, %rd1, %rd121;
	mov.f32 	%f482, %f475;

BB0_103:
	setp.eq.s64	%p59, %rd51, 0;
	mov.f32 	%f478, %f433;
	@%p59 bra 	BB0_105;

	ld.global.nc.f32 	%f331, [%rd160];
	mul.f32 	%f478, %f433, %f331;

BB0_105:
	add.f32 	%f332, %f15, %f478;
	add.f32 	%f118, %f482, %f332;
	mov.f32 	%f479, %f433;
	@%p59 bra 	BB0_107;

	ld.global.nc.f32 	%f333, [%rd160+4];
	mul.f32 	%f479, %f433, %f333;

BB0_107:
	add.f32 	%f334, %f15, %f479;
	add.f32 	%f121, %f118, %f334;
	mov.f32 	%f480, %f433;
	@%p59 bra 	BB0_109;

	ld.global.nc.f32 	%f335, [%rd160+8];
	mul.f32 	%f480, %f433, %f335;

BB0_109:
	add.f32 	%f336, %f15, %f480;
	add.f32 	%f124, %f121, %f336;
	mov.f32 	%f481, %f433;
	@%p59 bra 	BB0_111;

	ld.global.nc.f32 	%f337, [%rd160+12];
	mul.f32 	%f481, %f433, %f337;

BB0_111:
	add.f32 	%f338, %f15, %f481;
	add.f32 	%f482, %f124, %f338;
	add.s64 	%rd160, %rd160, 16;
	add.s32 	%r303, %r303, 4;
	setp.lt.s32	%p63, %r303, %r125;
	@%p63 bra 	BB0_103;
	bra.uni 	BB0_112;

BB0_40:
	mov.f32 	%f451, %f482;
	mov.f32 	%f482, %f280;

BB0_52:
	setp.lt.u32	%p33, %r125, 4;
	@%p33 bra 	BB0_112;

	add.s32 	%r161, %r8, %r286;
	mad.lo.s32 	%r162, %r125, %r161, %r295;
	mul.wide.s32 	%rd156, %r162, 4;
	add.s32 	%r163, %r295, %r11;
	mul.wide.s32 	%rd107, %r163, 4;
	add.s64 	%rd157, %rd3, %rd107;
	mov.f32 	%f482, %f451;

BB0_54:
	ld.global.nc.f32 	%f53, [%rd157];
	add.s64 	%rd17, %rd1, %rd156;
	setp.eq.s64	%p34, %rd51, 0;
	mov.f32 	%f454, %f433;
	@%p34 bra 	BB0_56;

	ld.global.nc.f32 	%f290, [%rd17];
	mul.f32 	%f454, %f433, %f290;

BB0_56:
	fma.rn.f32 	%f291, %f431, %f53, %f432;
	add.f32 	%f292, %f291, %f454;
	add.f32 	%f56, %f482, %f292;
	ld.global.nc.f32 	%f57, [%rd157+4];
	mov.f32 	%f455, %f433;
	@%p34 bra 	BB0_58;

	ld.global.nc.f32 	%f293, [%rd17+4];
	mul.f32 	%f455, %f433, %f293;

BB0_58:
	fma.rn.f32 	%f294, %f431, %f57, %f432;
	add.f32 	%f295, %f294, %f455;
	add.f32 	%f60, %f56, %f295;
	ld.global.nc.f32 	%f61, [%rd157+8];
	mov.f32 	%f456, %f433;
	@%p34 bra 	BB0_60;

	ld.global.nc.f32 	%f296, [%rd17+8];
	mul.f32 	%f456, %f433, %f296;

BB0_60:
	fma.rn.f32 	%f297, %f431, %f61, %f432;
	add.f32 	%f298, %f297, %f456;
	add.f32 	%f64, %f60, %f298;
	ld.global.nc.f32 	%f65, [%rd157+12];
	mov.f32 	%f457, %f433;
	@%p34 bra 	BB0_62;

	ld.global.nc.f32 	%f299, [%rd17+12];
	mul.f32 	%f457, %f433, %f299;

BB0_62:
	fma.rn.f32 	%f300, %f431, %f65, %f432;
	add.f32 	%f301, %f300, %f457;
	add.f32 	%f482, %f64, %f301;
	add.s64 	%rd156, %rd156, 16;
	add.s32 	%r295, %r295, 4;
	setp.lt.s32	%p38, %r295, %r125;
	add.s64 	%rd157, %rd157, 16;
	@%p38 bra 	BB0_54;
	bra.uni 	BB0_112;

BB0_65:
	mov.f32 	%f463, %f482;
	mov.f32 	%f482, %f302;

BB0_77:
	setp.lt.u32	%p46, %r125, 4;
	@%p46 bra 	BB0_112;

	add.s32 	%r168, %r8, %r286;
	mad.lo.s32 	%r169, %r125, %r168, %r299;
	mul.wide.s32 	%rd158, %r169, 4;
	add.s32 	%r170, %r299, %r11;
	mul.wide.s32 	%rd116, %r170, 4;
	add.s64 	%rd159, %rd2, %rd116;
	mov.f32 	%f482, %f463;

BB0_79:
	ld.global.nc.f32 	%f86, [%rd159];
	add.s64 	%rd24, %rd1, %rd158;
	setp.eq.s64	%p47, %rd51, 0;
	mov.f32 	%f466, %f433;
	@%p47 bra 	BB0_81;

	ld.global.nc.f32 	%f312, [%rd24];
	mul.f32 	%f466, %f433, %f312;

BB0_81:
	fma.rn.f32 	%f313, %f432, %f86, %f431;
	add.f32 	%f314, %f313, %f466;
	add.f32 	%f89, %f482, %f314;
	ld.global.nc.f32 	%f90, [%rd159+4];
	mov.f32 	%f467, %f433;
	@%p47 bra 	BB0_83;

	ld.global.nc.f32 	%f315, [%rd24+4];
	mul.f32 	%f467, %f433, %f315;

BB0_83:
	fma.rn.f32 	%f316, %f432, %f90, %f431;
	add.f32 	%f317, %f316, %f467;
	add.f32 	%f93, %f89, %f317;
	ld.global.nc.f32 	%f94, [%rd159+8];
	mov.f32 	%f468, %f433;
	@%p47 bra 	BB0_85;

	ld.global.nc.f32 	%f318, [%rd24+8];
	mul.f32 	%f468, %f433, %f318;

BB0_85:
	fma.rn.f32 	%f319, %f432, %f94, %f431;
	add.f32 	%f320, %f319, %f468;
	add.f32 	%f97, %f93, %f320;
	ld.global.nc.f32 	%f98, [%rd159+12];
	mov.f32 	%f469, %f433;
	@%p47 bra 	BB0_87;

	ld.global.nc.f32 	%f321, [%rd24+12];
	mul.f32 	%f469, %f433, %f321;

BB0_87:
	fma.rn.f32 	%f322, %f432, %f98, %f431;
	add.f32 	%f323, %f322, %f469;
	add.f32 	%f482, %f97, %f323;
	add.s64 	%rd158, %rd158, 16;
	add.s32 	%r299, %r299, 4;
	setp.lt.s32	%p51, %r299, %r125;
	add.s64 	%rd159, %rd159, 16;
	@%p51 bra 	BB0_79;
	bra.uni 	BB0_112;

BB0_30:
	mov.f32 	%f443, %f482;
	mov.f32 	%f482, %f241;

BB0_36:
	setp.lt.u32	%p25, %r125, 4;
	@%p25 bra 	BB0_112;

	add.s32 	%r155, %r8, %r286;
	mad.lo.s32 	%r156, %r125, %r155, %r291;
	mul.wide.s32 	%rd155, %r156, 4;
	mov.f32 	%f482, %f443;

BB0_38:
	add.s64 	%rd97, %rd3, %rd155;
	ld.global.nc.f32 	%f257, [%rd97];
	add.s64 	%rd98, %rd2, %rd155;
	ld.global.nc.f32 	%f258, [%rd98];
	mul.f32 	%f259, %f432, %f258;
	fma.rn.f32 	%f260, %f431, %f257, %f259;
	add.f32 	%f261, %f260, %f433;
	add.f32 	%f262, %f482, %f261;
	ld.global.nc.f32 	%f263, [%rd97+4];
	ld.global.nc.f32 	%f264, [%rd98+4];
	mul.f32 	%f265, %f432, %f264;
	fma.rn.f32 	%f266, %f431, %f263, %f265;
	add.f32 	%f267, %f266, %f433;
	add.f32 	%f268, %f262, %f267;
	ld.global.nc.f32 	%f269, [%rd97+8];
	ld.global.nc.f32 	%f270, [%rd98+8];
	mul.f32 	%f271, %f432, %f270;
	fma.rn.f32 	%f272, %f431, %f269, %f271;
	add.f32 	%f273, %f272, %f433;
	add.f32 	%f274, %f268, %f273;
	ld.global.nc.f32 	%f275, [%rd97+12];
	ld.global.nc.f32 	%f276, [%rd98+12];
	mul.f32 	%f277, %f432, %f276;
	fma.rn.f32 	%f278, %f431, %f275, %f277;
	add.f32 	%f279, %f278, %f433;
	add.f32 	%f482, %f274, %f279;
	add.s64 	%rd155, %rd155, 16;
	add.s32 	%r291, %r291, 4;
	setp.lt.s32	%p26, %r291, %r125;
	@%p26 bra 	BB0_38;
	bra.uni 	BB0_112;

BB0_20:
	mov.f32 	%f438, %f482;
	mov.f32 	%f482, %f195;

BB0_26:
	setp.lt.u32	%p20, %r125, 4;
	@%p20 bra 	BB0_112;

	add.s32 	%r147, %r8, %r286;
	mad.lo.s32 	%r148, %r125, %r147, %r287;
	mul.wide.s32 	%rd154, %r148, 4;
	mov.f32 	%f482, %f438;

BB0_28:
	add.s64 	%rd88, %rd3, %rd154;
	ld.global.nc.f32 	%f214, [%rd88];
	add.s64 	%rd89, %rd2, %rd154;
	ld.global.nc.f32 	%f215, [%rd89];
	mul.f32 	%f216, %f432, %f215;
	add.s64 	%rd90, %rd1, %rd154;
	ld.global.nc.f32 	%f217, [%rd90];
	fma.rn.f32 	%f218, %f431, %f214, %f216;
	fma.rn.f32 	%f219, %f433, %f217, %f218;
	add.f32 	%f220, %f482, %f219;
	ld.global.nc.f32 	%f221, [%rd88+4];
	ld.global.nc.f32 	%f222, [%rd89+4];
	mul.f32 	%f223, %f432, %f222;
	ld.global.nc.f32 	%f224, [%rd90+4];
	fma.rn.f32 	%f225, %f431, %f221, %f223;
	fma.rn.f32 	%f226, %f433, %f224, %f225;
	add.f32 	%f227, %f220, %f226;
	ld.global.nc.f32 	%f228, [%rd88+8];
	ld.global.nc.f32 	%f229, [%rd89+8];
	mul.f32 	%f230, %f432, %f229;
	ld.global.nc.f32 	%f231, [%rd90+8];
	fma.rn.f32 	%f232, %f431, %f228, %f230;
	fma.rn.f32 	%f233, %f433, %f231, %f232;
	add.f32 	%f234, %f227, %f233;
	ld.global.nc.f32 	%f235, [%rd88+12];
	ld.global.nc.f32 	%f236, [%rd89+12];
	mul.f32 	%f237, %f432, %f236;
	ld.global.nc.f32 	%f238, [%rd90+12];
	fma.rn.f32 	%f239, %f431, %f235, %f237;
	fma.rn.f32 	%f240, %f433, %f238, %f239;
	add.f32 	%f482, %f234, %f240;
	add.s64 	%rd154, %rd154, 16;
	add.s32 	%r287, %r287, 4;
	setp.lt.s32	%p21, %r287, %r125;
	@%p21 bra 	BB0_28;

BB0_112:
	add.s32 	%r286, %r286, 1;
	setp.lt.s32	%p64, %r286, %r126;
	@%p64 bra 	BB0_15;

BB0_113:
	add.s32 	%r285, %r285, 1;
	setp.lt.s32	%p65, %r285, %r127;
	@%p65 bra 	BB0_13;

BB0_114:
	ld.param.f32 	%f426, [lltorque21_param_26];
	add.u64 	%rd30, %SPL, 0;
	mul.f32 	%f491, %f429, %f426;
	abs.f32 	%f132, %f491;
	setp.neu.f32	%p66, %f132, 0f7F800000;
	mov.f32 	%f485, %f491;
	@%p66 bra 	BB0_116;

	mov.f32 	%f339, 0f00000000;
	mul.rn.f32 	%f485, %f491, %f339;

BB0_116:
	mul.f32 	%f340, %f485, 0f3F22F983;
	cvt.rni.s32.f32	%r316, %f340;
	cvt.rn.f32.s32	%f341, %r316;
	neg.f32 	%f342, %f341;
	mov.f32 	%f343, 0f3FC90FDA;
	fma.rn.f32 	%f344, %f342, %f343, %f485;
	mov.f32 	%f345, 0f33A22168;
	fma.rn.f32 	%f346, %f342, %f345, %f344;
	mov.f32 	%f347, 0f27C234C5;
	fma.rn.f32 	%f486, %f342, %f347, %f346;
	abs.f32 	%f348, %f485;
	add.s64 	%rd31, %rd30, 24;
	setp.leu.f32	%p67, %f348, 0f47CE4780;
	@%p67 bra 	BB0_127;

	mov.b32 	 %r55, %f485;
	shr.u32 	%r56, %r55, 23;
	shl.b32 	%r181, %r55, 8;
	or.b32  	%r57, %r181, -2147483648;
	mov.u32 	%r308, 0;
	mov.u64 	%rd161, __cudart_i2opi_f;
	mov.u32 	%r307, -6;
	mov.u64 	%rd162, %rd30;

BB0_118:
	.pragma "nounroll";
	ld.const.u32 	%r184, [%rd161];
	// inline asm
	{
	mad.lo.cc.u32   %r182, %r184, %r57, %r308;
	madc.hi.u32     %r308, %r184, %r57,  0;
	}
	// inline asm
	st.local.u32 	[%rd162], %r182;
	add.s64 	%rd162, %rd162, 4;
	add.s64 	%rd161, %rd161, 4;
	add.s32 	%r307, %r307, 1;
	setp.ne.s32	%p68, %r307, 0;
	@%p68 bra 	BB0_118;

	and.b32  	%r187, %r56, 255;
	add.s32 	%r188, %r187, -128;
	shr.u32 	%r189, %r188, 5;
	and.b32  	%r62, %r55, -2147483648;
	st.local.u32 	[%rd31], %r308;
	mov.u32 	%r190, 6;
	sub.s32 	%r191, %r190, %r189;
	mul.wide.s32 	%rd124, %r191, 4;
	add.s64 	%rd36, %rd30, %rd124;
	ld.local.u32 	%r309, [%rd36];
	ld.local.u32 	%r310, [%rd36+-4];
	and.b32  	%r65, %r56, 31;
	setp.eq.s32	%p69, %r65, 0;
	@%p69 bra 	BB0_121;

	mov.u32 	%r192, 32;
	sub.s32 	%r193, %r192, %r65;
	shr.u32 	%r194, %r310, %r193;
	shl.b32 	%r195, %r309, %r65;
	add.s32 	%r309, %r194, %r195;
	ld.local.u32 	%r196, [%rd36+-8];
	shr.u32 	%r197, %r196, %r193;
	shl.b32 	%r198, %r310, %r65;
	add.s32 	%r310, %r197, %r198;

BB0_121:
	shr.u32 	%r199, %r310, 30;
	shl.b32 	%r200, %r309, 2;
	add.s32 	%r311, %r199, %r200;
	shl.b32 	%r71, %r310, 2;
	shr.u32 	%r201, %r311, 31;
	shr.u32 	%r202, %r309, 30;
	add.s32 	%r72, %r201, %r202;
	setp.eq.s32	%p70, %r201, 0;
	@%p70 bra 	BB0_122;

	not.b32 	%r203, %r311;
	neg.s32 	%r313, %r71;
	setp.eq.s32	%p71, %r71, 0;
	selp.u32	%r204, 1, 0, %p71;
	add.s32 	%r311, %r204, %r203;
	xor.b32  	%r312, %r62, -2147483648;
	bra.uni 	BB0_124;

BB0_122:
	mov.u32 	%r312, %r62;
	mov.u32 	%r313, %r71;

BB0_124:
	clz.b32 	%r315, %r311;
	setp.eq.s32	%p72, %r315, 0;
	shl.b32 	%r205, %r311, %r315;
	mov.u32 	%r206, 32;
	sub.s32 	%r207, %r206, %r315;
	shr.u32 	%r208, %r313, %r207;
	add.s32 	%r209, %r208, %r205;
	selp.b32	%r80, %r311, %r209, %p72;
	mov.u32 	%r210, -921707870;
	mul.hi.u32 	%r314, %r80, %r210;
	setp.eq.s32	%p73, %r62, 0;
	neg.s32 	%r211, %r72;
	selp.b32	%r316, %r72, %r211, %p73;
	setp.lt.s32	%p74, %r314, 1;
	@%p74 bra 	BB0_126;

	mul.lo.s32 	%r212, %r80, -921707870;
	shr.u32 	%r213, %r212, 31;
	shl.b32 	%r214, %r314, 1;
	add.s32 	%r314, %r213, %r214;
	add.s32 	%r315, %r315, 1;

BB0_126:
	mov.u32 	%r215, 126;
	sub.s32 	%r216, %r215, %r315;
	shl.b32 	%r217, %r216, 23;
	add.s32 	%r218, %r314, 1;
	shr.u32 	%r219, %r218, 7;
	add.s32 	%r220, %r219, 1;
	shr.u32 	%r221, %r220, 1;
	add.s32 	%r222, %r221, %r217;
	or.b32  	%r223, %r222, %r312;
	mov.b32 	 %f486, %r223;

BB0_127:
	mul.rn.f32 	%f138, %f486, %f486;
	and.b32  	%r88, %r316, 1;
	setp.eq.s32	%p75, %r88, 0;
	@%p75 bra 	BB0_129;

	mov.f32 	%f349, 0fBAB6061A;
	mov.f32 	%f350, 0f37CCF5CE;
	fma.rn.f32 	%f487, %f350, %f138, %f349;
	bra.uni 	BB0_130;

BB0_129:
	mov.f32 	%f351, 0f3C08839E;
	mov.f32 	%f352, 0fB94CA1F9;
	fma.rn.f32 	%f487, %f352, %f138, %f351;

BB0_130:
	@%p75 bra 	BB0_132;

	mov.f32 	%f353, 0f3D2AAAA5;
	fma.rn.f32 	%f354, %f487, %f138, %f353;
	mov.f32 	%f355, 0fBF000000;
	fma.rn.f32 	%f488, %f354, %f138, %f355;
	bra.uni 	BB0_133;

BB0_132:
	mov.f32 	%f356, 0fBE2AAAA3;
	fma.rn.f32 	%f357, %f487, %f138, %f356;
	mov.f32 	%f358, 0f00000000;
	fma.rn.f32 	%f488, %f357, %f138, %f358;

BB0_133:
	fma.rn.f32 	%f489, %f488, %f486, %f486;
	@%p75 bra 	BB0_135;

	mov.f32 	%f359, 0f3F800000;
	fma.rn.f32 	%f489, %f488, %f138, %f359;

BB0_135:
	and.b32  	%r224, %r316, 2;
	setp.eq.s32	%p78, %r224, 0;
	@%p78 bra 	BB0_137;

	mov.f32 	%f360, 0f00000000;
	mov.f32 	%f361, 0fBF800000;
	fma.rn.f32 	%f489, %f489, %f361, %f360;

BB0_137:
	mov.u32 	%r284, %tid.z;
	mov.u32 	%r283, %ctaid.z;
	mov.u32 	%r282, %ntid.z;
	mov.u32 	%r281, %tid.y;
	mov.u32 	%r280, %ctaid.y;
	mov.u32 	%r279, %ntid.y;
	mad.lo.s32 	%r278, %r279, %r280, %r281;
	mad.lo.s32 	%r277, %r282, %r283, %r284;
	mov.u32 	%r276, %tid.x;
	mov.u32 	%r275, %ctaid.x;
	mov.u32 	%r274, %ntid.x;
	mad.lo.s32 	%r273, %r274, %r275, %r276;
	mad.lo.s32 	%r272, %r277, %r126, %r278;
	mad.lo.s32 	%r271, %r272, %r125, %r273;
	ld.param.u64 	%rd148, [lltorque21_param_9];
	cvta.to.global.u64 	%rd125, %rd148;
	mul.f32 	%f362, %f482, %f489;
	mul.wide.s32 	%rd126, %r271, 4;
	add.s64 	%rd127, %rd125, %rd126;
	ld.global.f32 	%f363, [%rd127];
	fma.rn.f32 	%f150, %f11, %f362, %f363;
	st.global.f32 	[%rd127], %f150;
	@%p66 bra 	BB0_139;

	mov.f32 	%f364, 0f00000000;
	mul.rn.f32 	%f491, %f491, %f364;

BB0_139:
	mul.f32 	%f365, %f491, 0f3F22F983;
	cvt.rni.s32.f32	%r326, %f365;
	cvt.rn.f32.s32	%f366, %r326;
	neg.f32 	%f367, %f366;
	fma.rn.f32 	%f369, %f367, %f343, %f491;
	fma.rn.f32 	%f371, %f367, %f345, %f369;
	fma.rn.f32 	%f492, %f367, %f347, %f371;
	abs.f32 	%f373, %f491;
	setp.leu.f32	%p80, %f373, 0f47CE4780;
	@%p80 bra 	BB0_150;

	mov.b32 	 %r90, %f491;
	shr.u32 	%r91, %r90, 23;
	shl.b32 	%r227, %r90, 8;
	or.b32  	%r92, %r227, -2147483648;
	mov.u32 	%r318, 0;
	mov.u64 	%rd163, __cudart_i2opi_f;
	mov.u32 	%r317, -6;
	mov.u64 	%rd164, %rd30;

BB0_141:
	.pragma "nounroll";
	ld.const.u32 	%r230, [%rd163];
	// inline asm
	{
	mad.lo.cc.u32   %r228, %r230, %r92, %r318;
	madc.hi.u32     %r318, %r230, %r92,  0;
	}
	// inline asm
	st.local.u32 	[%rd164], %r228;
	add.s64 	%rd164, %rd164, 4;
	add.s64 	%rd163, %rd163, 4;
	add.s32 	%r317, %r317, 1;
	setp.ne.s32	%p81, %r317, 0;
	@%p81 bra 	BB0_141;

	and.b32  	%r233, %r91, 255;
	add.s32 	%r234, %r233, -128;
	shr.u32 	%r235, %r234, 5;
	and.b32  	%r97, %r90, -2147483648;
	st.local.u32 	[%rd31], %r318;
	mov.u32 	%r236, 6;
	sub.s32 	%r237, %r236, %r235;
	mul.wide.s32 	%rd129, %r237, 4;
	add.s64 	%rd41, %rd30, %rd129;
	ld.local.u32 	%r319, [%rd41];
	ld.local.u32 	%r320, [%rd41+-4];
	and.b32  	%r100, %r91, 31;
	setp.eq.s32	%p82, %r100, 0;
	@%p82 bra 	BB0_144;

	mov.u32 	%r238, 32;
	sub.s32 	%r239, %r238, %r100;
	shr.u32 	%r240, %r320, %r239;
	shl.b32 	%r241, %r319, %r100;
	add.s32 	%r319, %r240, %r241;
	ld.local.u32 	%r242, [%rd41+-8];
	shr.u32 	%r243, %r242, %r239;
	shl.b32 	%r244, %r320, %r100;
	add.s32 	%r320, %r243, %r244;

BB0_144:
	shr.u32 	%r245, %r320, 30;
	shl.b32 	%r246, %r319, 2;
	add.s32 	%r321, %r245, %r246;
	shl.b32 	%r106, %r320, 2;
	shr.u32 	%r247, %r321, 31;
	shr.u32 	%r248, %r319, 30;
	add.s32 	%r107, %r247, %r248;
	setp.eq.s32	%p83, %r247, 0;
	@%p83 bra 	BB0_145;

	not.b32 	%r249, %r321;
	neg.s32 	%r323, %r106;
	setp.eq.s32	%p84, %r106, 0;
	selp.u32	%r250, 1, 0, %p84;
	add.s32 	%r321, %r250, %r249;
	xor.b32  	%r322, %r97, -2147483648;
	bra.uni 	BB0_147;

BB0_145:
	mov.u32 	%r322, %r97;
	mov.u32 	%r323, %r106;

BB0_147:
	clz.b32 	%r325, %r321;
	setp.eq.s32	%p85, %r325, 0;
	shl.b32 	%r251, %r321, %r325;
	mov.u32 	%r252, 32;
	sub.s32 	%r253, %r252, %r325;
	shr.u32 	%r254, %r323, %r253;
	add.s32 	%r255, %r254, %r251;
	selp.b32	%r115, %r321, %r255, %p85;
	mov.u32 	%r256, -921707870;
	mul.hi.u32 	%r324, %r115, %r256;
	setp.eq.s32	%p86, %r97, 0;
	neg.s32 	%r257, %r107;
	selp.b32	%r326, %r107, %r257, %p86;
	setp.lt.s32	%p87, %r324, 1;
	@%p87 bra 	BB0_149;

	mul.lo.s32 	%r258, %r115, -921707870;
	shr.u32 	%r259, %r258, 31;
	shl.b32 	%r260, %r324, 1;
	add.s32 	%r324, %r259, %r260;
	add.s32 	%r325, %r325, 1;

BB0_149:
	mov.u32 	%r261, 126;
	sub.s32 	%r262, %r261, %r325;
	shl.b32 	%r263, %r262, 23;
	add.s32 	%r264, %r324, 1;
	shr.u32 	%r265, %r264, 7;
	add.s32 	%r266, %r265, 1;
	shr.u32 	%r267, %r266, 1;
	add.s32 	%r268, %r267, %r263;
	or.b32  	%r269, %r268, %r322;
	mov.b32 	 %f492, %r269;

BB0_150:
	mul.rn.f32 	%f156, %f492, %f492;
	add.s32 	%r123, %r326, 1;
	and.b32  	%r124, %r123, 1;
	setp.eq.s32	%p88, %r124, 0;
	@%p88 bra 	BB0_152;

	mov.f32 	%f374, 0fBAB6061A;
	mov.f32 	%f375, 0f37CCF5CE;
	fma.rn.f32 	%f493, %f375, %f156, %f374;
	bra.uni 	BB0_153;

BB0_152:
	mov.f32 	%f376, 0f3C08839E;
	mov.f32 	%f377, 0fB94CA1F9;
	fma.rn.f32 	%f493, %f377, %f156, %f376;

BB0_153:
	@%p88 bra 	BB0_155;

	mov.f32 	%f378, 0f3D2AAAA5;
	fma.rn.f32 	%f379, %f493, %f156, %f378;
	mov.f32 	%f380, 0fBF000000;
	fma.rn.f32 	%f494, %f379, %f156, %f380;
	bra.uni 	BB0_156;

BB0_155:
	mov.f32 	%f381, 0fBE2AAAA3;
	fma.rn.f32 	%f382, %f493, %f156, %f381;
	mov.f32 	%f383, 0f00000000;
	fma.rn.f32 	%f494, %f382, %f156, %f383;

BB0_156:
	fma.rn.f32 	%f495, %f494, %f492, %f492;
	@%p88 bra 	BB0_158;

	mov.f32 	%f384, 0f3F800000;
	fma.rn.f32 	%f495, %f494, %f156, %f384;

BB0_158:
	and.b32  	%r270, %r123, 2;
	setp.eq.s32	%p91, %r270, 0;
	@%p91 bra 	BB0_160;

	mov.f32 	%f385, 0f00000000;
	mov.f32 	%f386, 0fBF800000;
	fma.rn.f32 	%f495, %f495, %f386, %f385;

BB0_160:
	ld.param.u64 	%rd153, [lltorque21_param_8];
	ld.param.u64 	%rd152, [lltorque21_param_28];
	ld.param.f32 	%f427, [lltorque21_param_27];
	ld.param.u64 	%rd151, [lltorque21_param_0];
	ld.param.u64 	%rd150, [lltorque21_param_1];
	ld.param.u64 	%rd149, [lltorque21_param_2];
	cvta.to.global.u64 	%rd42, %rd149;
	cvta.to.global.u64 	%rd43, %rd150;
	cvta.to.global.u64 	%rd44, %rd151;
	cvta.to.global.u64 	%rd45, %rd152;
	cvta.to.global.u64 	%rd130, %rd153;
	cvta.to.global.u64 	%rd131, %rd53;
	cvta.to.global.u64 	%rd132, %rd52;
	cvta.to.global.u64 	%rd133, %rd56;
	mul.f32 	%f387, %f482, %f495;
	add.s64 	%rd135, %rd133, %rd126;
	ld.global.f32 	%f388, [%rd135];
	fma.rn.f32 	%f389, %f11, %f387, %f388;
	st.global.f32 	[%rd135], %f389;
	mul.f32 	%f390, %f489, %f389;
	mul.f32 	%f391, %f495, %f150;
	sub.f32 	%f392, %f391, %f390;
	cvt.f64.f32	%fd3, %f427;
	mul.f64 	%fd4, %fd3, 0d470D38642367D29C;
	cvt.f64.f32	%fd5, %f430;
	mul.f64 	%fd6, %fd4, %fd5;
	cvt.rn.f32.f64	%f393, %fd6;
	mul.f32 	%f394, %f393, %f392;
	mul.f32 	%f168, %f431, %f394;
	mul.f32 	%f169, %f432, %f394;
	mul.f32 	%f170, %f433, %f394;
	add.s64 	%rd136, %rd3, %rd126;
	ld.global.nc.f32 	%f171, [%rd136];
	add.s64 	%rd137, %rd2, %rd126;
	ld.global.nc.f32 	%f172, [%rd137];
	add.s64 	%rd138, %rd1, %rd126;
	ld.global.nc.f32 	%f173, [%rd138];
	add.s64 	%rd139, %rd132, %rd126;
	ld.global.nc.f32 	%f174, [%rd139];
	add.s64 	%rd140, %rd131, %rd126;
	ld.global.nc.f32 	%f175, [%rd140];
	add.s64 	%rd141, %rd130, %rd126;
	ld.global.nc.f32 	%f176, [%rd141];
	setp.eq.s64	%p92, %rd152, 0;
	@%p92 bra 	BB0_162;

	add.s64 	%rd143, %rd45, %rd126;
	ld.global.nc.f32 	%f395, [%rd143];
	mul.f32 	%f497, %f395, %f497;

BB0_162:
	sub.f32 	%f396, %f176, %f170;
	mul.f32 	%f397, %f172, %f396;
	sub.f32 	%f398, %f175, %f169;
	mul.f32 	%f399, %f173, %f398;
	sub.f32 	%f400, %f397, %f399;
	sub.f32 	%f401, %f174, %f168;
	mul.f32 	%f402, %f173, %f401;
	mul.f32 	%f403, %f171, %f396;
	sub.f32 	%f404, %f402, %f403;
	mul.f32 	%f405, %f171, %f398;
	mul.f32 	%f406, %f172, %f401;
	sub.f32 	%f407, %f405, %f406;
	fma.rn.f32 	%f408, %f497, %f497, 0f3F800000;
	mov.f32 	%f409, 0fBF800000;
	div.rn.f32 	%f410, %f409, %f408;
	mul.f32 	%f411, %f172, %f407;
	mul.f32 	%f412, %f173, %f404;
	sub.f32 	%f413, %f411, %f412;
	mul.f32 	%f414, %f173, %f400;
	mul.f32 	%f415, %f171, %f407;
	sub.f32 	%f416, %f414, %f415;
	mul.f32 	%f417, %f171, %f404;
	mul.f32 	%f418, %f172, %f400;
	sub.f32 	%f419, %f417, %f418;
	fma.rn.f32 	%f420, %f413, %f497, %f400;
	fma.rn.f32 	%f421, %f416, %f497, %f404;
	fma.rn.f32 	%f422, %f419, %f497, %f407;
	mul.f32 	%f423, %f410, %f420;
	mul.f32 	%f424, %f410, %f421;
	mul.f32 	%f425, %f410, %f422;
	add.s64 	%rd145, %rd44, %rd126;
	st.global.f32 	[%rd145], %f423;
	add.s64 	%rd146, %rd43, %rd126;
	st.global.f32 	[%rd146], %f424;
	add.s64 	%rd147, %rd42, %rd126;
	st.global.f32 	[%rd147], %f425;

BB0_163:
	ret;
}


`
   lltorque21_ptx_52 = `
.version 6.4
.target sm_52
.address_size 64

	// .globl	lltorque21
.const .align 4 .b8 __cudart_i2opi_f[24] = {65, 144, 67, 60, 153, 149, 98, 219, 192, 221, 52, 245, 209, 87, 39, 252, 41, 21, 68, 78, 110, 131, 249, 162};

.visible .entry lltorque21(
	.param .u64 lltorque21_param_0,
	.param .u64 lltorque21_param_1,
	.param .u64 lltorque21_param_2,
	.param .u64 lltorque21_param_3,
	.param .u64 lltorque21_param_4,
	.param .u64 lltorque21_param_5,
	.param .u64 lltorque21_param_6,
	.param .u64 lltorque21_param_7,
	.param .u64 lltorque21_param_8,
	.param .u64 lltorque21_param_9,
	.param .u64 lltorque21_param_10,
	.param .u64 lltorque21_param_11,
	.param .u64 lltorque21_param_12,
	.param .u64 lltorque21_param_13,
	.param .u64 lltorque21_param_14,
	.param .u64 lltorque21_param_15,
	.param .f32 lltorque21_param_16,
	.param .u64 lltorque21_param_17,
	.param .f32 lltorque21_param_18,
	.param .u64 lltorque21_param_19,
	.param .f32 lltorque21_param_20,
	.param .u64 lltorque21_param_21,
	.param .f32 lltorque21_param_22,
	.param .u64 lltorque21_param_23,
	.param .f32 lltorque21_param_24,
	.param .f32 lltorque21_param_25,
	.param .f32 lltorque21_param_26,
	.param .f32 lltorque21_param_27,
	.param .u64 lltorque21_param_28,
	.param .f32 lltorque21_param_29,
	.param .u32 lltorque21_param_30,
	.param .u32 lltorque21_param_31,
	.param .u32 lltorque21_param_32,
	.param .u8 lltorque21_param_33
)
{
	.local .align 4 .b8 	__local_depot0[28];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<93>;
	.reg .f32 	%f<498>;
	.reg .b32 	%r<327>;
	.reg .f64 	%fd<7>;
	.reg .b64 	%rd<165>;


	mov.u64 	%SPL, __local_depot0;
	ld.param.u64 	%rd49, [lltorque21_param_3];
	ld.param.u64 	%rd50, [lltorque21_param_4];
	ld.param.u64 	%rd51, [lltorque21_param_5];
	ld.param.u64 	%rd52, [lltorque21_param_6];
	ld.param.u64 	%rd53, [lltorque21_param_7];
	ld.param.u64 	%rd56, [lltorque21_param_12];
	ld.param.u64 	%rd57, [lltorque21_param_15];
	ld.param.f32 	%f429, [lltorque21_param_16];
	ld.param.u64 	%rd58, [lltorque21_param_17];
	ld.param.f32 	%f430, [lltorque21_param_18];
	ld.param.u64 	%rd59, [lltorque21_param_19];
	ld.param.f32 	%f431, [lltorque21_param_20];
	ld.param.u64 	%rd60, [lltorque21_param_21];
	ld.param.f32 	%f432, [lltorque21_param_22];
	ld.param.u64 	%rd61, [lltorque21_param_23];
	ld.param.f32 	%f433, [lltorque21_param_24];
	ld.param.f32 	%f497, [lltorque21_param_29];
	ld.param.u32 	%r125, [lltorque21_param_30];
	ld.param.u32 	%r126, [lltorque21_param_31];
	ld.param.u32 	%r127, [lltorque21_param_32];
	cvta.to.global.u64 	%rd1, %rd51;
	cvta.to.global.u64 	%rd2, %rd50;
	cvta.to.global.u64 	%rd3, %rd49;
	mov.u32 	%r128, %ntid.x;
	mov.u32 	%r129, %ctaid.x;
	mov.u32 	%r130, %tid.x;
	mad.lo.s32 	%r1, %r128, %r129, %r130;
	mov.u32 	%r131, %ntid.y;
	mov.u32 	%r132, %ctaid.y;
	mov.u32 	%r133, %tid.y;
	mad.lo.s32 	%r2, %r131, %r132, %r133;
	mov.u32 	%r134, %ntid.z;
	mov.u32 	%r135, %ctaid.z;
	mov.u32 	%r136, %tid.z;
	mad.lo.s32 	%r3, %r134, %r135, %r136;
	setp.ge.s32	%p1, %r2, %r126;
	setp.ge.s32	%p2, %r1, %r125;
	or.pred  	%p3, %p1, %p2;
	setp.ge.s32	%p4, %r3, %r127;
	or.pred  	%p5, %p3, %p4;
	@%p5 bra 	BB0_163;

	mad.lo.s32 	%r137, %r3, %r126, %r2;
	mad.lo.s32 	%r4, %r137, %r125, %r1;
	setp.eq.s64	%p6, %rd57, 0;
	@%p6 bra 	BB0_3;

	cvta.to.global.u64 	%rd63, %rd57;
	mul.wide.s32 	%rd64, %r4, 4;
	add.s64 	%rd65, %rd63, %rd64;
	ld.global.nc.f32 	%f188, [%rd65];
	mul.f32 	%f429, %f188, %f429;

BB0_3:
	setp.eq.s64	%p7, %rd58, 0;
	@%p7 bra 	BB0_5;

	cvta.to.global.u64 	%rd66, %rd58;
	mul.wide.s32 	%rd67, %r4, 4;
	add.s64 	%rd68, %rd66, %rd67;
	ld.global.nc.f32 	%f189, [%rd68];
	mul.f32 	%f430, %f189, %f430;

BB0_5:
	setp.eq.s64	%p8, %rd59, 0;
	@%p8 bra 	BB0_7;

	cvta.to.global.u64 	%rd69, %rd59;
	mul.wide.s32 	%rd70, %r4, 4;
	add.s64 	%rd71, %rd69, %rd70;
	ld.global.nc.f32 	%f190, [%rd71];
	mul.f32 	%f431, %f190, %f431;

BB0_7:
	setp.eq.s64	%p9, %rd60, 0;
	@%p9 bra 	BB0_9;

	cvta.to.global.u64 	%rd72, %rd60;
	mul.wide.s32 	%rd73, %r4, 4;
	add.s64 	%rd74, %rd72, %rd73;
	ld.global.nc.f32 	%f191, [%rd74];
	mul.f32 	%f432, %f191, %f432;

BB0_9:
	setp.eq.s64	%p10, %rd61, 0;
	@%p10 bra 	BB0_11;

	cvta.to.global.u64 	%rd75, %rd61;
	mul.wide.s32 	%rd76, %r4, 4;
	add.s64 	%rd77, %rd75, %rd76;
	ld.global.nc.f32 	%f192, [%rd77];
	mul.f32 	%f433, %f192, %f433;

BB0_11:
	ld.param.f32 	%f428, [lltorque21_param_25];
	cvt.f64.f32	%fd1, %f428;
	div.rn.f64 	%fd2, %fd1, 0d42447BB7F7C00000;
	cvt.rn.f32.f64	%f11, %fd2;
	mov.f32 	%f482, 0f00000000;
	setp.lt.s32	%p11, %r127, 1;
	@%p11 bra 	BB0_114;

	and.b32  	%r5, %r125, 3;
	add.f32 	%f15, %f431, %f432;
	mul.lo.s32 	%r6, %r126, %r125;
	mov.f32 	%f482, 0f00000000;
	mov.u32 	%r285, 0;

BB0_13:
	setp.lt.s32	%p12, %r126, 1;
	@%p12 bra 	BB0_113;

	mul.lo.s32 	%r8, %r285, %r126;
	mul.lo.s32 	%r9, %r6, %r285;
	mov.u32 	%r286, 0;

BB0_15:
	mad.lo.s32 	%r11, %r125, %r286, %r9;
	setp.lt.s32	%p13, %r125, 1;
	@%p13 bra 	BB0_112;

	setp.eq.s64	%p14, %rd49, 0;
	add.s32 	%r140, %r286, %r8;
	mul.lo.s32 	%r12, %r140, %r125;
	mul.wide.s32 	%rd78, %r12, 4;
	add.s64 	%rd4, %rd2, %rd78;
	add.s64 	%rd5, %rd1, %rd78;
	@%p14 bra 	BB0_63;
	bra.uni 	BB0_17;

BB0_63:
	setp.eq.s64	%p39, %rd50, 0;
	@%p39 bra 	BB0_88;
	bra.uni 	BB0_64;

BB0_88:
	mov.u32 	%r303, 0;
	mov.f32 	%f324, 0f00000000;
	setp.eq.s32	%p52, %r5, 0;
	@%p52 bra 	BB0_89;

	setp.eq.s32	%p53, %r5, 1;
	@%p53 bra 	BB0_98;

	setp.eq.s32	%p54, %r5, 2;
	@%p54 bra 	BB0_95;

	setp.eq.s64	%p55, %rd51, 0;
	mov.f32 	%f470, %f433;
	@%p55 bra 	BB0_94;

	ld.global.nc.f32 	%f325, [%rd5];
	mul.f32 	%f470, %f433, %f325;

BB0_94:
	add.f32 	%f326, %f15, %f470;
	add.f32 	%f482, %f482, %f326;
	mov.u32 	%r303, 1;

BB0_95:
	setp.eq.s64	%p56, %rd51, 0;
	mov.f32 	%f472, %f433;
	@%p56 bra 	BB0_97;

	add.s32 	%r175, %r303, %r12;
	mul.wide.s32 	%rd117, %r175, 4;
	add.s64 	%rd118, %rd1, %rd117;
	ld.global.nc.f32 	%f327, [%rd118];
	mul.f32 	%f472, %f433, %f327;

BB0_97:
	add.f32 	%f328, %f15, %f472;
	add.f32 	%f482, %f482, %f328;
	add.s32 	%r303, %r303, 1;

BB0_98:
	setp.eq.s64	%p57, %rd51, 0;
	mov.f32 	%f474, %f433;
	@%p57 bra 	BB0_100;

	add.s32 	%r176, %r303, %r12;
	mul.wide.s32 	%rd119, %r176, 4;
	add.s64 	%rd120, %rd1, %rd119;
	ld.global.nc.f32 	%f329, [%rd120];
	mul.f32 	%f474, %f433, %f329;

BB0_100:
	add.f32 	%f330, %f15, %f474;
	add.f32 	%f475, %f482, %f330;
	add.s32 	%r303, %r303, 1;
	mov.f32 	%f482, %f475;
	bra.uni 	BB0_101;

BB0_17:
	setp.eq.s64	%p15, %rd50, 0;
	add.s64 	%rd6, %rd3, %rd78;
	@%p15 bra 	BB0_39;
	bra.uni 	BB0_18;

BB0_39:
	mov.u32 	%r295, 0;
	mov.f32 	%f280, 0f00000000;
	setp.eq.s32	%p27, %r5, 0;
	@%p27 bra 	BB0_40;

	setp.eq.s32	%p28, %r5, 1;
	@%p28 bra 	BB0_49;

	setp.eq.s32	%p29, %r5, 2;
	@%p29 bra 	BB0_46;

	setp.eq.s64	%p30, %rd51, 0;
	ld.global.nc.f32 	%f36, [%rd6];
	mov.f32 	%f446, %f433;
	@%p30 bra 	BB0_45;

	ld.global.nc.f32 	%f281, [%rd5];
	mul.f32 	%f446, %f433, %f281;

BB0_45:
	fma.rn.f32 	%f282, %f431, %f36, %f432;
	add.f32 	%f283, %f282, %f446;
	add.f32 	%f482, %f482, %f283;
	mov.u32 	%r295, 1;

BB0_46:
	add.s32 	%r28, %r295, %r12;
	mul.wide.s32 	%rd99, %r28, 4;
	add.s64 	%rd100, %rd3, %rd99;
	ld.global.nc.f32 	%f41, [%rd100];
	setp.eq.s64	%p31, %rd51, 0;
	mov.f32 	%f448, %f433;
	@%p31 bra 	BB0_48;

	add.s64 	%rd102, %rd1, %rd99;
	ld.global.nc.f32 	%f284, [%rd102];
	mul.f32 	%f448, %f433, %f284;

BB0_48:
	fma.rn.f32 	%f285, %f431, %f41, %f432;
	add.f32 	%f286, %f285, %f448;
	add.f32 	%f482, %f482, %f286;
	add.s32 	%r295, %r295, 1;

BB0_49:
	add.s32 	%r31, %r295, %r12;
	mul.wide.s32 	%rd103, %r31, 4;
	add.s64 	%rd104, %rd3, %rd103;
	ld.global.nc.f32 	%f46, [%rd104];
	setp.eq.s64	%p32, %rd51, 0;
	mov.f32 	%f450, %f433;
	@%p32 bra 	BB0_51;

	add.s64 	%rd106, %rd1, %rd103;
	ld.global.nc.f32 	%f287, [%rd106];
	mul.f32 	%f450, %f433, %f287;

BB0_51:
	fma.rn.f32 	%f288, %f431, %f46, %f432;
	add.f32 	%f289, %f288, %f450;
	add.f32 	%f451, %f482, %f289;
	add.s32 	%r295, %r295, 1;
	mov.f32 	%f482, %f451;
	bra.uni 	BB0_52;

BB0_64:
	mov.u32 	%r299, 0;
	mov.f32 	%f302, 0f00000000;
	setp.eq.s32	%p40, %r5, 0;
	@%p40 bra 	BB0_65;

	setp.eq.s32	%p41, %r5, 1;
	@%p41 bra 	BB0_74;

	setp.eq.s32	%p42, %r5, 2;
	@%p42 bra 	BB0_71;

	setp.eq.s64	%p43, %rd51, 0;
	ld.global.nc.f32 	%f69, [%rd4];
	mov.f32 	%f458, %f433;
	@%p43 bra 	BB0_70;

	ld.global.nc.f32 	%f303, [%rd5];
	mul.f32 	%f458, %f433, %f303;

BB0_70:
	fma.rn.f32 	%f304, %f432, %f69, %f431;
	add.f32 	%f305, %f304, %f458;
	add.f32 	%f482, %f482, %f305;
	mov.u32 	%r299, 1;

BB0_71:
	add.s32 	%r37, %r299, %r12;
	mul.wide.s32 	%rd108, %r37, 4;
	add.s64 	%rd109, %rd2, %rd108;
	ld.global.nc.f32 	%f74, [%rd109];
	setp.eq.s64	%p44, %rd51, 0;
	mov.f32 	%f460, %f433;
	@%p44 bra 	BB0_73;

	add.s64 	%rd111, %rd1, %rd108;
	ld.global.nc.f32 	%f306, [%rd111];
	mul.f32 	%f460, %f433, %f306;

BB0_73:
	fma.rn.f32 	%f307, %f432, %f74, %f431;
	add.f32 	%f308, %f307, %f460;
	add.f32 	%f482, %f482, %f308;
	add.s32 	%r299, %r299, 1;

BB0_74:
	add.s32 	%r40, %r299, %r12;
	mul.wide.s32 	%rd112, %r40, 4;
	add.s64 	%rd113, %rd2, %rd112;
	ld.global.nc.f32 	%f79, [%rd113];
	setp.eq.s64	%p45, %rd51, 0;
	mov.f32 	%f462, %f433;
	@%p45 bra 	BB0_76;

	add.s64 	%rd115, %rd1, %rd112;
	ld.global.nc.f32 	%f309, [%rd115];
	mul.f32 	%f462, %f433, %f309;

BB0_76:
	fma.rn.f32 	%f310, %f432, %f79, %f431;
	add.f32 	%f311, %f310, %f462;
	add.f32 	%f463, %f482, %f311;
	add.s32 	%r299, %r299, 1;
	mov.f32 	%f482, %f463;
	bra.uni 	BB0_77;

BB0_18:
	setp.eq.s64	%p16, %rd51, 0;
	@%p16 bra 	BB0_29;
	bra.uni 	BB0_19;

BB0_29:
	mov.u32 	%r291, 0;
	mov.f32 	%f241, 0f00000000;
	setp.eq.s32	%p22, %r5, 0;
	@%p22 bra 	BB0_30;

	setp.eq.s32	%p23, %r5, 1;
	@%p23 bra 	BB0_35;

	setp.eq.s32	%p24, %r5, 2;
	@%p24 bra 	BB0_34;

	ld.global.nc.f32 	%f242, [%rd6];
	ld.global.nc.f32 	%f243, [%rd4];
	mul.f32 	%f244, %f432, %f243;
	fma.rn.f32 	%f245, %f431, %f242, %f244;
	add.f32 	%f246, %f245, %f433;
	add.f32 	%f482, %f482, %f246;
	mov.u32 	%r291, 1;

BB0_34:
	add.s32 	%r153, %r291, %r12;
	mul.wide.s32 	%rd91, %r153, 4;
	add.s64 	%rd92, %rd3, %rd91;
	ld.global.nc.f32 	%f247, [%rd92];
	add.s64 	%rd93, %rd2, %rd91;
	ld.global.nc.f32 	%f248, [%rd93];
	mul.f32 	%f249, %f432, %f248;
	fma.rn.f32 	%f250, %f431, %f247, %f249;
	add.f32 	%f251, %f250, %f433;
	add.f32 	%f482, %f482, %f251;
	add.s32 	%r291, %r291, 1;

BB0_35:
	add.s32 	%r154, %r291, %r12;
	mul.wide.s32 	%rd94, %r154, 4;
	add.s64 	%rd95, %rd3, %rd94;
	ld.global.nc.f32 	%f252, [%rd95];
	add.s64 	%rd96, %rd2, %rd94;
	ld.global.nc.f32 	%f253, [%rd96];
	mul.f32 	%f254, %f432, %f253;
	fma.rn.f32 	%f255, %f431, %f252, %f254;
	add.f32 	%f256, %f255, %f433;
	add.f32 	%f443, %f482, %f256;
	add.s32 	%r291, %r291, 1;
	mov.f32 	%f482, %f443;
	bra.uni 	BB0_36;

BB0_19:
	mov.u32 	%r287, 0;
	mov.f32 	%f195, 0f00000000;
	setp.eq.s32	%p17, %r5, 0;
	@%p17 bra 	BB0_20;

	setp.eq.s32	%p18, %r5, 1;
	@%p18 bra 	BB0_25;

	setp.eq.s32	%p19, %r5, 2;
	@%p19 bra 	BB0_24;

	ld.global.nc.f32 	%f196, [%rd6];
	ld.global.nc.f32 	%f197, [%rd4];
	mul.f32 	%f198, %f432, %f197;
	ld.global.nc.f32 	%f199, [%rd5];
	fma.rn.f32 	%f200, %f431, %f196, %f198;
	fma.rn.f32 	%f201, %f433, %f199, %f200;
	add.f32 	%f482, %f482, %f201;
	mov.u32 	%r287, 1;

BB0_24:
	add.s32 	%r145, %r287, %r12;
	mul.wide.s32 	%rd80, %r145, 4;
	add.s64 	%rd81, %rd3, %rd80;
	ld.global.nc.f32 	%f202, [%rd81];
	add.s64 	%rd82, %rd2, %rd80;
	ld.global.nc.f32 	%f203, [%rd82];
	mul.f32 	%f204, %f432, %f203;
	add.s64 	%rd83, %rd1, %rd80;
	ld.global.nc.f32 	%f205, [%rd83];
	fma.rn.f32 	%f206, %f431, %f202, %f204;
	fma.rn.f32 	%f207, %f433, %f205, %f206;
	add.f32 	%f482, %f482, %f207;
	add.s32 	%r287, %r287, 1;

BB0_25:
	add.s32 	%r146, %r287, %r12;
	mul.wide.s32 	%rd84, %r146, 4;
	add.s64 	%rd85, %rd3, %rd84;
	ld.global.nc.f32 	%f208, [%rd85];
	add.s64 	%rd86, %rd2, %rd84;
	ld.global.nc.f32 	%f209, [%rd86];
	mul.f32 	%f210, %f432, %f209;
	add.s64 	%rd87, %rd1, %rd84;
	ld.global.nc.f32 	%f211, [%rd87];
	fma.rn.f32 	%f212, %f431, %f208, %f210;
	fma.rn.f32 	%f213, %f433, %f211, %f212;
	add.f32 	%f438, %f482, %f213;
	add.s32 	%r287, %r287, 1;
	mov.f32 	%f482, %f438;
	bra.uni 	BB0_26;

BB0_89:
	mov.f32 	%f475, %f482;
	mov.f32 	%f482, %f324;

BB0_101:
	setp.lt.u32	%p58, %r125, 4;
	@%p58 bra 	BB0_112;

	add.s32 	%r177, %r8, %r286;
	mad.lo.s32 	%r178, %r125, %r177, %r303;
	mul.wide.s32 	%rd121, %r178, 4;
	add.s64 	%rd160, %rd1, %rd121;
	mov.f32 	%f482, %f475;

BB0_103:
	setp.eq.s64	%p59, %rd51, 0;
	mov.f32 	%f478, %f433;
	@%p59 bra 	BB0_105;

	ld.global.nc.f32 	%f331, [%rd160];
	mul.f32 	%f478, %f433, %f331;

BB0_105:
	add.f32 	%f332, %f15, %f478;
	add.f32 	%f118, %f482, %f332;
	mov.f32 	%f479, %f433;
	@%p59 bra 	BB0_107;

	ld.global.nc.f32 	%f333, [%rd160+4];
	mul.f32 	%f479, %f433, %f333;

BB0_107:
	add.f32 	%f334, %f15, %f479;
	add.f32 	%f121, %f118, %f334;
	mov.f32 	%f480, %f433;
	@%p59 bra 	BB0_109;

	ld.global.nc.f32 	%f335, [%rd160+8];
	mul.f32 	%f480, %f433, %f335;

BB0_109:
	add.f32 	%f336, %f15, %f480;
	add.f32 	%f124, %f121, %f336;
	mov.f32 	%f481, %f433;
	@%p59 bra 	BB0_111;

	ld.global.nc.f32 	%f337, [%rd160+12];
	mul.f32 	%f481, %f433, %f337;

BB0_111:
	add.f32 	%f338, %f15, %f481;
	add.f32 	%f482, %f124, %f338;
	add.s64 	%rd160, %rd160, 16;
	add.s32 	%r303, %r303, 4;
	setp.lt.s32	%p63, %r303, %r125;
	@%p63 bra 	BB0_103;
	bra.uni 	BB0_112;

BB0_40:
	mov.f32 	%f451, %f482;
	mov.f32 	%f482, %f280;

BB0_52:
	setp.lt.u32	%p33, %r125, 4;
	@%p33 bra 	BB0_112;

	add.s32 	%r161, %r8, %r286;
	mad.lo.s32 	%r162, %r125, %r161, %r295;
	mul.wide.s32 	%rd156, %r162, 4;
	add.s32 	%r163, %r295, %r11;
	mul.wide.s32 	%rd107, %r163, 4;
	add.s64 	%rd157, %rd3, %rd107;
	mov.f32 	%f482, %f451;

BB0_54:
	ld.global.nc.f32 	%f53, [%rd157];
	add.s64 	%rd17, %rd1, %rd156;
	setp.eq.s64	%p34, %rd51, 0;
	mov.f32 	%f454, %f433;
	@%p34 bra 	BB0_56;

	ld.global.nc.f32 	%f290, [%rd17];
	mul.f32 	%f454, %f433, %f290;

BB0_56:
	fma.rn.f32 	%f291, %f431, %f53, %f432;
	add.f32 	%f292, %f291, %f454;
	add.f32 	%f56, %f482, %f292;
	ld.global.nc.f32 	%f57, [%rd157+4];
	mov.f32 	%f455, %f433;
	@%p34 bra 	BB0_58;

	ld.global.nc.f32 	%f293, [%rd17+4];
	mul.f32 	%f455, %f433, %f293;

BB0_58:
	fma.rn.f32 	%f294, %f431, %f57, %f432;
	add.f32 	%f295, %f294, %f455;
	add.f32 	%f60, %f56, %f295;
	ld.global.nc.f32 	%f61, [%rd157+8];
	mov.f32 	%f456, %f433;
	@%p34 bra 	BB0_60;

	ld.global.nc.f32 	%f296, [%rd17+8];
	mul.f32 	%f456, %f433, %f296;

BB0_60:
	fma.rn.f32 	%f297, %f431, %f61, %f432;
	add.f32 	%f298, %f297, %f456;
	add.f32 	%f64, %f60, %f298;
	ld.global.nc.f32 	%f65, [%rd157+12];
	mov.f32 	%f457, %f433;
	@%p34 bra 	BB0_62;

	ld.global.nc.f32 	%f299, [%rd17+12];
	mul.f32 	%f457, %f433, %f299;

BB0_62:
	fma.rn.f32 	%f300, %f431, %f65, %f432;
	add.f32 	%f301, %f300, %f457;
	add.f32 	%f482, %f64, %f301;
	add.s64 	%rd156, %rd156, 16;
	add.s32 	%r295, %r295, 4;
	setp.lt.s32	%p38, %r295, %r125;
	add.s64 	%rd157, %rd157, 16;
	@%p38 bra 	BB0_54;
	bra.uni 	BB0_112;

BB0_65:
	mov.f32 	%f463, %f482;
	mov.f32 	%f482, %f302;

BB0_77:
	setp.lt.u32	%p46, %r125, 4;
	@%p46 bra 	BB0_112;

	add.s32 	%r168, %r8, %r286;
	mad.lo.s32 	%r169, %r125, %r168, %r299;
	mul.wide.s32 	%rd158, %r169, 4;
	add.s32 	%r170, %r299, %r11;
	mul.wide.s32 	%rd116, %r170, 4;
	add.s64 	%rd159, %rd2, %rd116;
	mov.f32 	%f482, %f463;

BB0_79:
	ld.global.nc.f32 	%f86, [%rd159];
	add.s64 	%rd24, %rd1, %rd158;
	setp.eq.s64	%p47, %rd51, 0;
	mov.f32 	%f466, %f433;
	@%p47 bra 	BB0_81;

	ld.global.nc.f32 	%f312, [%rd24];
	mul.f32 	%f466, %f433, %f312;

BB0_81:
	fma.rn.f32 	%f313, %f432, %f86, %f431;
	add.f32 	%f314, %f313, %f466;
	add.f32 	%f89, %f482, %f314;
	ld.global.nc.f32 	%f90, [%rd159+4];
	mov.f32 	%f467, %f433;
	@%p47 bra 	BB0_83;

	ld.global.nc.f32 	%f315, [%rd24+4];
	mul.f32 	%f467, %f433, %f315;

BB0_83:
	fma.rn.f32 	%f316, %f432, %f90, %f431;
	add.f32 	%f317, %f316, %f467;
	add.f32 	%f93, %f89, %f317;
	ld.global.nc.f32 	%f94, [%rd159+8];
	mov.f32 	%f468, %f433;
	@%p47 bra 	BB0_85;

	ld.global.nc.f32 	%f318, [%rd24+8];
	mul.f32 	%f468, %f433, %f318;

BB0_85:
	fma.rn.f32 	%f319, %f432, %f94, %f431;
	add.f32 	%f320, %f319, %f468;
	add.f32 	%f97, %f93, %f320;
	ld.global.nc.f32 	%f98, [%rd159+12];
	mov.f32 	%f469, %f433;
	@%p47 bra 	BB0_87;

	ld.global.nc.f32 	%f321, [%rd24+12];
	mul.f32 	%f469, %f433, %f321;

BB0_87:
	fma.rn.f32 	%f322, %f432, %f98, %f431;
	add.f32 	%f323, %f322, %f469;
	add.f32 	%f482, %f97, %f323;
	add.s64 	%rd158, %rd158, 16;
	add.s32 	%r299, %r299, 4;
	setp.lt.s32	%p51, %r299, %r125;
	add.s64 	%rd159, %rd159, 16;
	@%p51 bra 	BB0_79;
	bra.uni 	BB0_112;

BB0_30:
	mov.f32 	%f443, %f482;
	mov.f32 	%f482, %f241;

BB0_36:
	setp.lt.u32	%p25, %r125, 4;
	@%p25 bra 	BB0_112;

	add.s32 	%r155, %r8, %r286;
	mad.lo.s32 	%r156, %r125, %r155, %r291;
	mul.wide.s32 	%rd155, %r156, 4;
	mov.f32 	%f482, %f443;

BB0_38:
	add.s64 	%rd97, %rd3, %rd155;
	ld.global.nc.f32 	%f257, [%rd97];
	add.s64 	%rd98, %rd2, %rd155;
	ld.global.nc.f32 	%f258, [%rd98];
	mul.f32 	%f259, %f432, %f258;
	fma.rn.f32 	%f260, %f431, %f257, %f259;
	add.f32 	%f261, %f260, %f433;
	add.f32 	%f262, %f482, %f261;
	ld.global.nc.f32 	%f263, [%rd97+4];
	ld.global.nc.f32 	%f264, [%rd98+4];
	mul.f32 	%f265, %f432, %f264;
	fma.rn.f32 	%f266, %f431, %f263, %f265;
	add.f32 	%f267, %f266, %f433;
	add.f32 	%f268, %f262, %f267;
	ld.global.nc.f32 	%f269, [%rd97+8];
	ld.global.nc.f32 	%f270, [%rd98+8];
	mul.f32 	%f271, %f432, %f270;
	fma.rn.f32 	%f272, %f431, %f269, %f271;
	add.f32 	%f273, %f272, %f433;
	add.f32 	%f274, %f268, %f273;
	ld.global.nc.f32 	%f275, [%rd97+12];
	ld.global.nc.f32 	%f276, [%rd98+12];
	mul.f32 	%f277, %f432, %f276;
	fma.rn.f32 	%f278, %f431, %f275, %f277;
	add.f32 	%f279, %f278, %f433;
	add.f32 	%f482, %f274, %f279;
	add.s64 	%rd155, %rd155, 16;
	add.s32 	%r291, %r291, 4;
	setp.lt.s32	%p26, %r291, %r125;
	@%p26 bra 	BB0_38;
	bra.uni 	BB0_112;

BB0_20:
	mov.f32 	%f438, %f482;
	mov.f32 	%f482, %f195;

BB0_26:
	setp.lt.u32	%p20, %r125, 4;
	@%p20 bra 	BB0_112;

	add.s32 	%r147, %r8, %r286;
	mad.lo.s32 	%r148, %r125, %r147, %r287;
	mul.wide.s32 	%rd154, %r148, 4;
	mov.f32 	%f482, %f438;

BB0_28:
	add.s64 	%rd88, %rd3, %rd154;
	ld.global.nc.f32 	%f214, [%rd88];
	add.s64 	%rd89, %rd2, %rd154;
	ld.global.nc.f32 	%f215, [%rd89];
	mul.f32 	%f216, %f432, %f215;
	add.s64 	%rd90, %rd1, %rd154;
	ld.global.nc.f32 	%f217, [%rd90];
	fma.rn.f32 	%f218, %f431, %f214, %f216;
	fma.rn.f32 	%f219, %f433, %f217, %f218;
	add.f32 	%f220, %f482, %f219;
	ld.global.nc.f32 	%f221, [%rd88+4];
	ld.global.nc.f32 	%f222, [%rd89+4];
	mul.f32 	%f223, %f432, %f222;
	ld.global.nc.f32 	%f224, [%rd90+4];
	fma.rn.f32 	%f225, %f431, %f221, %f223;
	fma.rn.f32 	%f226, %f433, %f224, %f225;
	add.f32 	%f227, %f220, %f226;
	ld.global.nc.f32 	%f228, [%rd88+8];
	ld.global.nc.f32 	%f229, [%rd89+8];
	mul.f32 	%f230, %f432, %f229;
	ld.global.nc.f32 	%f231, [%rd90+8];
	fma.rn.f32 	%f232, %f431, %f228, %f230;
	fma.rn.f32 	%f233, %f433, %f231, %f232;
	add.f32 	%f234, %f227, %f233;
	ld.global.nc.f32 	%f235, [%rd88+12];
	ld.global.nc.f32 	%f236, [%rd89+12];
	mul.f32 	%f237, %f432, %f236;
	ld.global.nc.f32 	%f238, [%rd90+12];
	fma.rn.f32 	%f239, %f431, %f235, %f237;
	fma.rn.f32 	%f240, %f433, %f238, %f239;
	add.f32 	%f482, %f234, %f240;
	add.s64 	%rd154, %rd154, 16;
	add.s32 	%r287, %r287, 4;
	setp.lt.s32	%p21, %r287, %r125;
	@%p21 bra 	BB0_28;

BB0_112:
	add.s32 	%r286, %r286, 1;
	setp.lt.s32	%p64, %r286, %r126;
	@%p64 bra 	BB0_15;

BB0_113:
	add.s32 	%r285, %r285, 1;
	setp.lt.s32	%p65, %r285, %r127;
	@%p65 bra 	BB0_13;

BB0_114:
	ld.param.f32 	%f426, [lltorque21_param_26];
	add.u64 	%rd30, %SPL, 0;
	mul.f32 	%f491, %f429, %f426;
	abs.f32 	%f132, %f491;
	setp.neu.f32	%p66, %f132, 0f7F800000;
	mov.f32 	%f485, %f491;
	@%p66 bra 	BB0_116;

	mov.f32 	%f339, 0f00000000;
	mul.rn.f32 	%f485, %f491, %f339;

BB0_116:
	mul.f32 	%f340, %f485, 0f3F22F983;
	cvt.rni.s32.f32	%r316, %f340;
	cvt.rn.f32.s32	%f341, %r316;
	neg.f32 	%f342, %f341;
	mov.f32 	%f343, 0f3FC90FDA;
	fma.rn.f32 	%f344, %f342, %f343, %f485;
	mov.f32 	%f345, 0f33A22168;
	fma.rn.f32 	%f346, %f342, %f345, %f344;
	mov.f32 	%f347, 0f27C234C5;
	fma.rn.f32 	%f486, %f342, %f347, %f346;
	abs.f32 	%f348, %f485;
	add.s64 	%rd31, %rd30, 24;
	setp.leu.f32	%p67, %f348, 0f47CE4780;
	@%p67 bra 	BB0_127;

	mov.b32 	 %r55, %f485;
	shr.u32 	%r56, %r55, 23;
	shl.b32 	%r181, %r55, 8;
	or.b32  	%r57, %r181, -2147483648;
	mov.u32 	%r308, 0;
	mov.u64 	%rd161, __cudart_i2opi_f;
	mov.u32 	%r307, -6;
	mov.u64 	%rd162, %rd30;

BB0_118:
	.pragma "nounroll";
	ld.const.u32 	%r184, [%rd161];
	// inline asm
	{
	mad.lo.cc.u32   %r182, %r184, %r57, %r308;
	madc.hi.u32     %r308, %r184, %r57,  0;
	}
	// inline asm
	st.local.u32 	[%rd162], %r182;
	add.s64 	%rd162, %rd162, 4;
	add.s64 	%rd161, %rd161, 4;
	add.s32 	%r307, %r307, 1;
	setp.ne.s32	%p68, %r307, 0;
	@%p68 bra 	BB0_118;

	and.b32  	%r187, %r56, 255;
	add.s32 	%r188, %r187, -128;
	shr.u32 	%r189, %r188, 5;
	and.b32  	%r62, %r55, -2147483648;
	st.local.u32 	[%rd31], %r308;
	mov.u32 	%r190, 6;
	sub.s32 	%r191, %r190, %r189;
	mul.wide.s32 	%rd124, %r191, 4;
	add.s64 	%rd36, %rd30, %rd124;
	ld.local.u32 	%r309, [%rd36];
	ld.local.u32 	%r310, [%rd36+-4];
	and.b32  	%r65, %r56, 31;
	setp.eq.s32	%p69, %r65, 0;
	@%p69 bra 	BB0_121;

	mov.u32 	%r192, 32;
	sub.s32 	%r193, %r192, %r65;
	shr.u32 	%r194, %r310, %r193;
	shl.b32 	%r195, %r309, %r65;
	add.s32 	%r309, %r194, %r195;
	ld.local.u32 	%r196, [%rd36+-8];
	shr.u32 	%r197, %r196, %r193;
	shl.b32 	%r198, %r310, %r65;
	add.s32 	%r310, %r197, %r198;

BB0_121:
	shr.u32 	%r199, %r310, 30;
	shl.b32 	%r200, %r309, 2;
	add.s32 	%r311, %r199, %r200;
	shl.b32 	%r71, %r310, 2;
	shr.u32 	%r201, %r311, 31;
	shr.u32 	%r202, %r309, 30;
	add.s32 	%r72, %r201, %r202;
	setp.eq.s32	%p70, %r201, 0;
	@%p70 bra 	BB0_122;

	not.b32 	%r203, %r311;
	neg.s32 	%r313, %r71;
	setp.eq.s32	%p71, %r71, 0;
	selp.u32	%r204, 1, 0, %p71;
	add.s32 	%r311, %r204, %r203;
	xor.b32  	%r312, %r62, -2147483648;
	bra.uni 	BB0_124;

BB0_122:
	mov.u32 	%r312, %r62;
	mov.u32 	%r313, %r71;

BB0_124:
	clz.b32 	%r315, %r311;
	setp.eq.s32	%p72, %r315, 0;
	shl.b32 	%r205, %r311, %r315;
	mov.u32 	%r206, 32;
	sub.s32 	%r207, %r206, %r315;
	shr.u32 	%r208, %r313, %r207;
	add.s32 	%r209, %r208, %r205;
	selp.b32	%r80, %r311, %r209, %p72;
	mov.u32 	%r210, -921707870;
	mul.hi.u32 	%r314, %r80, %r210;
	setp.eq.s32	%p73, %r62, 0;
	neg.s32 	%r211, %r72;
	selp.b32	%r316, %r72, %r211, %p73;
	setp.lt.s32	%p74, %r314, 1;
	@%p74 bra 	BB0_126;

	mul.lo.s32 	%r212, %r80, -921707870;
	shr.u32 	%r213, %r212, 31;
	shl.b32 	%r214, %r314, 1;
	add.s32 	%r314, %r213, %r214;
	add.s32 	%r315, %r315, 1;

BB0_126:
	mov.u32 	%r215, 126;
	sub.s32 	%r216, %r215, %r315;
	shl.b32 	%r217, %r216, 23;
	add.s32 	%r218, %r314, 1;
	shr.u32 	%r219, %r218, 7;
	add.s32 	%r220, %r219, 1;
	shr.u32 	%r221, %r220, 1;
	add.s32 	%r222, %r221, %r217;
	or.b32  	%r223, %r222, %r312;
	mov.b32 	 %f486, %r223;

BB0_127:
	mul.rn.f32 	%f138, %f486, %f486;
	and.b32  	%r88, %r316, 1;
	setp.eq.s32	%p75, %r88, 0;
	@%p75 bra 	BB0_129;

	mov.f32 	%f349, 0fBAB6061A;
	mov.f32 	%f350, 0f37CCF5CE;
	fma.rn.f32 	%f487, %f350, %f138, %f349;
	bra.uni 	BB0_130;

BB0_129:
	mov.f32 	%f351, 0f3C08839E;
	mov.f32 	%f352, 0fB94CA1F9;
	fma.rn.f32 	%f487, %f352, %f138, %f351;

BB0_130:
	@%p75 bra 	BB0_132;

	mov.f32 	%f353, 0f3D2AAAA5;
	fma.rn.f32 	%f354, %f487, %f138, %f353;
	mov.f32 	%f355, 0fBF000000;
	fma.rn.f32 	%f488, %f354, %f138, %f355;
	bra.uni 	BB0_133;

BB0_132:
	mov.f32 	%f356, 0fBE2AAAA3;
	fma.rn.f32 	%f357, %f487, %f138, %f356;
	mov.f32 	%f358, 0f00000000;
	fma.rn.f32 	%f488, %f357, %f138, %f358;

BB0_133:
	fma.rn.f32 	%f489, %f488, %f486, %f486;
	@%p75 bra 	BB0_135;

	mov.f32 	%f359, 0f3F800000;
	fma.rn.f32 	%f489, %f488, %f138, %f359;

BB0_135:
	and.b32  	%r224, %r316, 2;
	setp.eq.s32	%p78, %r224, 0;
	@%p78 bra 	BB0_137;

	mov.f32 	%f360, 0f00000000;
	mov.f32 	%f361, 0fBF800000;
	fma.rn.f32 	%f489, %f489, %f361, %f360;

BB0_137:
	mov.u32 	%r284, %tid.z;
	mov.u32 	%r283, %ctaid.z;
	mov.u32 	%r282, %ntid.z;
	mov.u32 	%r281, %tid.y;
	mov.u32 	%r280, %ctaid.y;
	mov.u32 	%r279, %ntid.y;
	mad.lo.s32 	%r278, %r279, %r280, %r281;
	mad.lo.s32 	%r277, %r282, %r283, %r284;
	mov.u32 	%r276, %tid.x;
	mov.u32 	%r275, %ctaid.x;
	mov.u32 	%r274, %ntid.x;
	mad.lo.s32 	%r273, %r274, %r275, %r276;
	mad.lo.s32 	%r272, %r277, %r126, %r278;
	mad.lo.s32 	%r271, %r272, %r125, %r273;
	ld.param.u64 	%rd148, [lltorque21_param_9];
	cvta.to.global.u64 	%rd125, %rd148;
	mul.f32 	%f362, %f482, %f489;
	mul.wide.s32 	%rd126, %r271, 4;
	add.s64 	%rd127, %rd125, %rd126;
	ld.global.f32 	%f363, [%rd127];
	fma.rn.f32 	%f150, %f11, %f362, %f363;
	st.global.f32 	[%rd127], %f150;
	@%p66 bra 	BB0_139;

	mov.f32 	%f364, 0f00000000;
	mul.rn.f32 	%f491, %f491, %f364;

BB0_139:
	mul.f32 	%f365, %f491, 0f3F22F983;
	cvt.rni.s32.f32	%r326, %f365;
	cvt.rn.f32.s32	%f366, %r326;
	neg.f32 	%f367, %f366;
	fma.rn.f32 	%f369, %f367, %f343, %f491;
	fma.rn.f32 	%f371, %f367, %f345, %f369;
	fma.rn.f32 	%f492, %f367, %f347, %f371;
	abs.f32 	%f373, %f491;
	setp.leu.f32	%p80, %f373, 0f47CE4780;
	@%p80 bra 	BB0_150;

	mov.b32 	 %r90, %f491;
	shr.u32 	%r91, %r90, 23;
	shl.b32 	%r227, %r90, 8;
	or.b32  	%r92, %r227, -2147483648;
	mov.u32 	%r318, 0;
	mov.u64 	%rd163, __cudart_i2opi_f;
	mov.u32 	%r317, -6;
	mov.u64 	%rd164, %rd30;

BB0_141:
	.pragma "nounroll";
	ld.const.u32 	%r230, [%rd163];
	// inline asm
	{
	mad.lo.cc.u32   %r228, %r230, %r92, %r318;
	madc.hi.u32     %r318, %r230, %r92,  0;
	}
	// inline asm
	st.local.u32 	[%rd164], %r228;
	add.s64 	%rd164, %rd164, 4;
	add.s64 	%rd163, %rd163, 4;
	add.s32 	%r317, %r317, 1;
	setp.ne.s32	%p81, %r317, 0;
	@%p81 bra 	BB0_141;

	and.b32  	%r233, %r91, 255;
	add.s32 	%r234, %r233, -128;
	shr.u32 	%r235, %r234, 5;
	and.b32  	%r97, %r90, -2147483648;
	st.local.u32 	[%rd31], %r318;
	mov.u32 	%r236, 6;
	sub.s32 	%r237, %r236, %r235;
	mul.wide.s32 	%rd129, %r237, 4;
	add.s64 	%rd41, %rd30, %rd129;
	ld.local.u32 	%r319, [%rd41];
	ld.local.u32 	%r320, [%rd41+-4];
	and.b32  	%r100, %r91, 31;
	setp.eq.s32	%p82, %r100, 0;
	@%p82 bra 	BB0_144;

	mov.u32 	%r238, 32;
	sub.s32 	%r239, %r238, %r100;
	shr.u32 	%r240, %r320, %r239;
	shl.b32 	%r241, %r319, %r100;
	add.s32 	%r319, %r240, %r241;
	ld.local.u32 	%r242, [%rd41+-8];
	shr.u32 	%r243, %r242, %r239;
	shl.b32 	%r244, %r320, %r100;
	add.s32 	%r320, %r243, %r244;

BB0_144:
	shr.u32 	%r245, %r320, 30;
	shl.b32 	%r246, %r319, 2;
	add.s32 	%r321, %r245, %r246;
	shl.b32 	%r106, %r320, 2;
	shr.u32 	%r247, %r321, 31;
	shr.u32 	%r248, %r319, 30;
	add.s32 	%r107, %r247, %r248;
	setp.eq.s32	%p83, %r247, 0;
	@%p83 bra 	BB0_145;

	not.b32 	%r249, %r321;
	neg.s32 	%r323, %r106;
	setp.eq.s32	%p84, %r106, 0;
	selp.u32	%r250, 1, 0, %p84;
	add.s32 	%r321, %r250, %r249;
	xor.b32  	%r322, %r97, -2147483648;
	bra.uni 	BB0_147;

BB0_145:
	mov.u32 	%r322, %r97;
	mov.u32 	%r323, %r106;

BB0_147:
	clz.b32 	%r325, %r321;
	setp.eq.s32	%p85, %r325, 0;
	shl.b32 	%r251, %r321, %r325;
	mov.u32 	%r252, 32;
	sub.s32 	%r253, %r252, %r325;
	shr.u32 	%r254, %r323, %r253;
	add.s32 	%r255, %r254, %r251;
	selp.b32	%r115, %r321, %r255, %p85;
	mov.u32 	%r256, -921707870;
	mul.hi.u32 	%r324, %r115, %r256;
	setp.eq.s32	%p86, %r97, 0;
	neg.s32 	%r257, %r107;
	selp.b32	%r326, %r107, %r257, %p86;
	setp.lt.s32	%p87, %r324, 1;
	@%p87 bra 	BB0_149;

	mul.lo.s32 	%r258, %r115, -921707870;
	shr.u32 	%r259, %r258, 31;
	shl.b32 	%r260, %r324, 1;
	add.s32 	%r324, %r259, %r260;
	add.s32 	%r325, %r325, 1;

BB0_149:
	mov.u32 	%r261, 126;
	sub.s32 	%r262, %r261, %r325;
	shl.b32 	%r263, %r262, 23;
	add.s32 	%r264, %r324, 1;
	shr.u32 	%r265, %r264, 7;
	add.s32 	%r266, %r265, 1;
	shr.u32 	%r267, %r266, 1;
	add.s32 	%r268, %r267, %r263;
	or.b32  	%r269, %r268, %r322;
	mov.b32 	 %f492, %r269;

BB0_150:
	mul.rn.f32 	%f156, %f492, %f492;
	add.s32 	%r123, %r326, 1;
	and.b32  	%r124, %r123, 1;
	setp.eq.s32	%p88, %r124, 0;
	@%p88 bra 	BB0_152;

	mov.f32 	%f374, 0fBAB6061A;
	mov.f32 	%f375, 0f37CCF5CE;
	fma.rn.f32 	%f493, %f375, %f156, %f374;
	bra.uni 	BB0_153;

BB0_152:
	mov.f32 	%f376, 0f3C08839E;
	mov.f32 	%f377, 0fB94CA1F9;
	fma.rn.f32 	%f493, %f377, %f156, %f376;

BB0_153:
	@%p88 bra 	BB0_155;

	mov.f32 	%f378, 0f3D2AAAA5;
	fma.rn.f32 	%f379, %f493, %f156, %f378;
	mov.f32 	%f380, 0fBF000000;
	fma.rn.f32 	%f494, %f379, %f156, %f380;
	bra.uni 	BB0_156;

BB0_155:
	mov.f32 	%f381, 0fBE2AAAA3;
	fma.rn.f32 	%f382, %f493, %f156, %f381;
	mov.f32 	%f383, 0f00000000;
	fma.rn.f32 	%f494, %f382, %f156, %f383;

BB0_156:
	fma.rn.f32 	%f495, %f494, %f492, %f492;
	@%p88 bra 	BB0_158;

	mov.f32 	%f384, 0f3F800000;
	fma.rn.f32 	%f495, %f494, %f156, %f384;

BB0_158:
	and.b32  	%r270, %r123, 2;
	setp.eq.s32	%p91, %r270, 0;
	@%p91 bra 	BB0_160;

	mov.f32 	%f385, 0f00000000;
	mov.f32 	%f386, 0fBF800000;
	fma.rn.f32 	%f495, %f495, %f386, %f385;

BB0_160:
	ld.param.u64 	%rd153, [lltorque21_param_8];
	ld.param.u64 	%rd152, [lltorque21_param_28];
	ld.param.f32 	%f427, [lltorque21_param_27];
	ld.param.u64 	%rd151, [lltorque21_param_0];
	ld.param.u64 	%rd150, [lltorque21_param_1];
	ld.param.u64 	%rd149, [lltorque21_param_2];
	cvta.to.global.u64 	%rd42, %rd149;
	cvta.to.global.u64 	%rd43, %rd150;
	cvta.to.global.u64 	%rd44, %rd151;
	cvta.to.global.u64 	%rd45, %rd152;
	cvta.to.global.u64 	%rd130, %rd153;
	cvta.to.global.u64 	%rd131, %rd53;
	cvta.to.global.u64 	%rd132, %rd52;
	cvta.to.global.u64 	%rd133, %rd56;
	mul.f32 	%f387, %f482, %f495;
	add.s64 	%rd135, %rd133, %rd126;
	ld.global.f32 	%f388, [%rd135];
	fma.rn.f32 	%f389, %f11, %f387, %f388;
	st.global.f32 	[%rd135], %f389;
	mul.f32 	%f390, %f489, %f389;
	mul.f32 	%f391, %f495, %f150;
	sub.f32 	%f392, %f391, %f390;
	cvt.f64.f32	%fd3, %f427;
	mul.f64 	%fd4, %fd3, 0d470D38642367D29C;
	cvt.f64.f32	%fd5, %f430;
	mul.f64 	%fd6, %fd4, %fd5;
	cvt.rn.f32.f64	%f393, %fd6;
	mul.f32 	%f394, %f393, %f392;
	mul.f32 	%f168, %f431, %f394;
	mul.f32 	%f169, %f432, %f394;
	mul.f32 	%f170, %f433, %f394;
	add.s64 	%rd136, %rd3, %rd126;
	ld.global.nc.f32 	%f171, [%rd136];
	add.s64 	%rd137, %rd2, %rd126;
	ld.global.nc.f32 	%f172, [%rd137];
	add.s64 	%rd138, %rd1, %rd126;
	ld.global.nc.f32 	%f173, [%rd138];
	add.s64 	%rd139, %rd132, %rd126;
	ld.global.nc.f32 	%f174, [%rd139];
	add.s64 	%rd140, %rd131, %rd126;
	ld.global.nc.f32 	%f175, [%rd140];
	add.s64 	%rd141, %rd130, %rd126;
	ld.global.nc.f32 	%f176, [%rd141];
	setp.eq.s64	%p92, %rd152, 0;
	@%p92 bra 	BB0_162;

	add.s64 	%rd143, %rd45, %rd126;
	ld.global.nc.f32 	%f395, [%rd143];
	mul.f32 	%f497, %f395, %f497;

BB0_162:
	sub.f32 	%f396, %f176, %f170;
	mul.f32 	%f397, %f172, %f396;
	sub.f32 	%f398, %f175, %f169;
	mul.f32 	%f399, %f173, %f398;
	sub.f32 	%f400, %f397, %f399;
	sub.f32 	%f401, %f174, %f168;
	mul.f32 	%f402, %f173, %f401;
	mul.f32 	%f403, %f171, %f396;
	sub.f32 	%f404, %f402, %f403;
	mul.f32 	%f405, %f171, %f398;
	mul.f32 	%f406, %f172, %f401;
	sub.f32 	%f407, %f405, %f406;
	fma.rn.f32 	%f408, %f497, %f497, 0f3F800000;
	mov.f32 	%f409, 0fBF800000;
	div.rn.f32 	%f410, %f409, %f408;
	mul.f32 	%f411, %f172, %f407;
	mul.f32 	%f412, %f173, %f404;
	sub.f32 	%f413, %f411, %f412;
	mul.f32 	%f414, %f173, %f400;
	mul.f32 	%f415, %f171, %f407;
	sub.f32 	%f416, %f414, %f415;
	mul.f32 	%f417, %f171, %f404;
	mul.f32 	%f418, %f172, %f400;
	sub.f32 	%f419, %f417, %f418;
	fma.rn.f32 	%f420, %f413, %f497, %f400;
	fma.rn.f32 	%f421, %f416, %f497, %f404;
	fma.rn.f32 	%f422, %f419, %f497, %f407;
	mul.f32 	%f423, %f410, %f420;
	mul.f32 	%f424, %f410, %f421;
	mul.f32 	%f425, %f410, %f422;
	add.s64 	%rd145, %rd44, %rd126;
	st.global.f32 	[%rd145], %f423;
	add.s64 	%rd146, %rd43, %rd126;
	st.global.f32 	[%rd146], %f424;
	add.s64 	%rd147, %rd42, %rd126;
	st.global.f32 	[%rd147], %f425;

BB0_163:
	ret;
}


`
   lltorque21_ptx_53 = `
.version 6.4
.target sm_53
.address_size 64

	// .globl	lltorque21
.const .align 4 .b8 __cudart_i2opi_f[24] = {65, 144, 67, 60, 153, 149, 98, 219, 192, 221, 52, 245, 209, 87, 39, 252, 41, 21, 68, 78, 110, 131, 249, 162};

.visible .entry lltorque21(
	.param .u64 lltorque21_param_0,
	.param .u64 lltorque21_param_1,
	.param .u64 lltorque21_param_2,
	.param .u64 lltorque21_param_3,
	.param .u64 lltorque21_param_4,
	.param .u64 lltorque21_param_5,
	.param .u64 lltorque21_param_6,
	.param .u64 lltorque21_param_7,
	.param .u64 lltorque21_param_8,
	.param .u64 lltorque21_param_9,
	.param .u64 lltorque21_param_10,
	.param .u64 lltorque21_param_11,
	.param .u64 lltorque21_param_12,
	.param .u64 lltorque21_param_13,
	.param .u64 lltorque21_param_14,
	.param .u64 lltorque21_param_15,
	.param .f32 lltorque21_param_16,
	.param .u64 lltorque21_param_17,
	.param .f32 lltorque21_param_18,
	.param .u64 lltorque21_param_19,
	.param .f32 lltorque21_param_20,
	.param .u64 lltorque21_param_21,
	.param .f32 lltorque21_param_22,
	.param .u64 lltorque21_param_23,
	.param .f32 lltorque21_param_24,
	.param .f32 lltorque21_param_25,
	.param .f32 lltorque21_param_26,
	.param .f32 lltorque21_param_27,
	.param .u64 lltorque21_param_28,
	.param .f32 lltorque21_param_29,
	.param .u32 lltorque21_param_30,
	.param .u32 lltorque21_param_31,
	.param .u32 lltorque21_param_32,
	.param .u8 lltorque21_param_33
)
{
	.local .align 4 .b8 	__local_depot0[28];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<93>;
	.reg .f32 	%f<498>;
	.reg .b32 	%r<327>;
	.reg .f64 	%fd<7>;
	.reg .b64 	%rd<165>;


	mov.u64 	%SPL, __local_depot0;
	ld.param.u64 	%rd49, [lltorque21_param_3];
	ld.param.u64 	%rd50, [lltorque21_param_4];
	ld.param.u64 	%rd51, [lltorque21_param_5];
	ld.param.u64 	%rd52, [lltorque21_param_6];
	ld.param.u64 	%rd53, [lltorque21_param_7];
	ld.param.u64 	%rd56, [lltorque21_param_12];
	ld.param.u64 	%rd57, [lltorque21_param_15];
	ld.param.f32 	%f429, [lltorque21_param_16];
	ld.param.u64 	%rd58, [lltorque21_param_17];
	ld.param.f32 	%f430, [lltorque21_param_18];
	ld.param.u64 	%rd59, [lltorque21_param_19];
	ld.param.f32 	%f431, [lltorque21_param_20];
	ld.param.u64 	%rd60, [lltorque21_param_21];
	ld.param.f32 	%f432, [lltorque21_param_22];
	ld.param.u64 	%rd61, [lltorque21_param_23];
	ld.param.f32 	%f433, [lltorque21_param_24];
	ld.param.f32 	%f497, [lltorque21_param_29];
	ld.param.u32 	%r125, [lltorque21_param_30];
	ld.param.u32 	%r126, [lltorque21_param_31];
	ld.param.u32 	%r127, [lltorque21_param_32];
	cvta.to.global.u64 	%rd1, %rd51;
	cvta.to.global.u64 	%rd2, %rd50;
	cvta.to.global.u64 	%rd3, %rd49;
	mov.u32 	%r128, %ntid.x;
	mov.u32 	%r129, %ctaid.x;
	mov.u32 	%r130, %tid.x;
	mad.lo.s32 	%r1, %r128, %r129, %r130;
	mov.u32 	%r131, %ntid.y;
	mov.u32 	%r132, %ctaid.y;
	mov.u32 	%r133, %tid.y;
	mad.lo.s32 	%r2, %r131, %r132, %r133;
	mov.u32 	%r134, %ntid.z;
	mov.u32 	%r135, %ctaid.z;
	mov.u32 	%r136, %tid.z;
	mad.lo.s32 	%r3, %r134, %r135, %r136;
	setp.ge.s32	%p1, %r2, %r126;
	setp.ge.s32	%p2, %r1, %r125;
	or.pred  	%p3, %p1, %p2;
	setp.ge.s32	%p4, %r3, %r127;
	or.pred  	%p5, %p3, %p4;
	@%p5 bra 	BB0_163;

	mad.lo.s32 	%r137, %r3, %r126, %r2;
	mad.lo.s32 	%r4, %r137, %r125, %r1;
	setp.eq.s64	%p6, %rd57, 0;
	@%p6 bra 	BB0_3;

	cvta.to.global.u64 	%rd63, %rd57;
	mul.wide.s32 	%rd64, %r4, 4;
	add.s64 	%rd65, %rd63, %rd64;
	ld.global.nc.f32 	%f188, [%rd65];
	mul.f32 	%f429, %f188, %f429;

BB0_3:
	setp.eq.s64	%p7, %rd58, 0;
	@%p7 bra 	BB0_5;

	cvta.to.global.u64 	%rd66, %rd58;
	mul.wide.s32 	%rd67, %r4, 4;
	add.s64 	%rd68, %rd66, %rd67;
	ld.global.nc.f32 	%f189, [%rd68];
	mul.f32 	%f430, %f189, %f430;

BB0_5:
	setp.eq.s64	%p8, %rd59, 0;
	@%p8 bra 	BB0_7;

	cvta.to.global.u64 	%rd69, %rd59;
	mul.wide.s32 	%rd70, %r4, 4;
	add.s64 	%rd71, %rd69, %rd70;
	ld.global.nc.f32 	%f190, [%rd71];
	mul.f32 	%f431, %f190, %f431;

BB0_7:
	setp.eq.s64	%p9, %rd60, 0;
	@%p9 bra 	BB0_9;

	cvta.to.global.u64 	%rd72, %rd60;
	mul.wide.s32 	%rd73, %r4, 4;
	add.s64 	%rd74, %rd72, %rd73;
	ld.global.nc.f32 	%f191, [%rd74];
	mul.f32 	%f432, %f191, %f432;

BB0_9:
	setp.eq.s64	%p10, %rd61, 0;
	@%p10 bra 	BB0_11;

	cvta.to.global.u64 	%rd75, %rd61;
	mul.wide.s32 	%rd76, %r4, 4;
	add.s64 	%rd77, %rd75, %rd76;
	ld.global.nc.f32 	%f192, [%rd77];
	mul.f32 	%f433, %f192, %f433;

BB0_11:
	ld.param.f32 	%f428, [lltorque21_param_25];
	cvt.f64.f32	%fd1, %f428;
	div.rn.f64 	%fd2, %fd1, 0d42447BB7F7C00000;
	cvt.rn.f32.f64	%f11, %fd2;
	mov.f32 	%f482, 0f00000000;
	setp.lt.s32	%p11, %r127, 1;
	@%p11 bra 	BB0_114;

	and.b32  	%r5, %r125, 3;
	add.f32 	%f15, %f431, %f432;
	mul.lo.s32 	%r6, %r126, %r125;
	mov.f32 	%f482, 0f00000000;
	mov.u32 	%r285, 0;

BB0_13:
	setp.lt.s32	%p12, %r126, 1;
	@%p12 bra 	BB0_113;

	mul.lo.s32 	%r8, %r285, %r126;
	mul.lo.s32 	%r9, %r6, %r285;
	mov.u32 	%r286, 0;

BB0_15:
	mad.lo.s32 	%r11, %r125, %r286, %r9;
	setp.lt.s32	%p13, %r125, 1;
	@%p13 bra 	BB0_112;

	setp.eq.s64	%p14, %rd49, 0;
	add.s32 	%r140, %r286, %r8;
	mul.lo.s32 	%r12, %r140, %r125;
	mul.wide.s32 	%rd78, %r12, 4;
	add.s64 	%rd4, %rd2, %rd78;
	add.s64 	%rd5, %rd1, %rd78;
	@%p14 bra 	BB0_63;
	bra.uni 	BB0_17;

BB0_63:
	setp.eq.s64	%p39, %rd50, 0;
	@%p39 bra 	BB0_88;
	bra.uni 	BB0_64;

BB0_88:
	mov.u32 	%r303, 0;
	mov.f32 	%f324, 0f00000000;
	setp.eq.s32	%p52, %r5, 0;
	@%p52 bra 	BB0_89;

	setp.eq.s32	%p53, %r5, 1;
	@%p53 bra 	BB0_98;

	setp.eq.s32	%p54, %r5, 2;
	@%p54 bra 	BB0_95;

	setp.eq.s64	%p55, %rd51, 0;
	mov.f32 	%f470, %f433;
	@%p55 bra 	BB0_94;

	ld.global.nc.f32 	%f325, [%rd5];
	mul.f32 	%f470, %f433, %f325;

BB0_94:
	add.f32 	%f326, %f15, %f470;
	add.f32 	%f482, %f482, %f326;
	mov.u32 	%r303, 1;

BB0_95:
	setp.eq.s64	%p56, %rd51, 0;
	mov.f32 	%f472, %f433;
	@%p56 bra 	BB0_97;

	add.s32 	%r175, %r303, %r12;
	mul.wide.s32 	%rd117, %r175, 4;
	add.s64 	%rd118, %rd1, %rd117;
	ld.global.nc.f32 	%f327, [%rd118];
	mul.f32 	%f472, %f433, %f327;

BB0_97:
	add.f32 	%f328, %f15, %f472;
	add.f32 	%f482, %f482, %f328;
	add.s32 	%r303, %r303, 1;

BB0_98:
	setp.eq.s64	%p57, %rd51, 0;
	mov.f32 	%f474, %f433;
	@%p57 bra 	BB0_100;

	add.s32 	%r176, %r303, %r12;
	mul.wide.s32 	%rd119, %r176, 4;
	add.s64 	%rd120, %rd1, %rd119;
	ld.global.nc.f32 	%f329, [%rd120];
	mul.f32 	%f474, %f433, %f329;

BB0_100:
	add.f32 	%f330, %f15, %f474;
	add.f32 	%f475, %f482, %f330;
	add.s32 	%r303, %r303, 1;
	mov.f32 	%f482, %f475;
	bra.uni 	BB0_101;

BB0_17:
	setp.eq.s64	%p15, %rd50, 0;
	add.s64 	%rd6, %rd3, %rd78;
	@%p15 bra 	BB0_39;
	bra.uni 	BB0_18;

BB0_39:
	mov.u32 	%r295, 0;
	mov.f32 	%f280, 0f00000000;
	setp.eq.s32	%p27, %r5, 0;
	@%p27 bra 	BB0_40;

	setp.eq.s32	%p28, %r5, 1;
	@%p28 bra 	BB0_49;

	setp.eq.s32	%p29, %r5, 2;
	@%p29 bra 	BB0_46;

	setp.eq.s64	%p30, %rd51, 0;
	ld.global.nc.f32 	%f36, [%rd6];
	mov.f32 	%f446, %f433;
	@%p30 bra 	BB0_45;

	ld.global.nc.f32 	%f281, [%rd5];
	mul.f32 	%f446, %f433, %f281;

BB0_45:
	fma.rn.f32 	%f282, %f431, %f36, %f432;
	add.f32 	%f283, %f282, %f446;
	add.f32 	%f482, %f482, %f283;
	mov.u32 	%r295, 1;

BB0_46:
	add.s32 	%r28, %r295, %r12;
	mul.wide.s32 	%rd99, %r28, 4;
	add.s64 	%rd100, %rd3, %rd99;
	ld.global.nc.f32 	%f41, [%rd100];
	setp.eq.s64	%p31, %rd51, 0;
	mov.f32 	%f448, %f433;
	@%p31 bra 	BB0_48;

	add.s64 	%rd102, %rd1, %rd99;
	ld.global.nc.f32 	%f284, [%rd102];
	mul.f32 	%f448, %f433, %f284;

BB0_48:
	fma.rn.f32 	%f285, %f431, %f41, %f432;
	add.f32 	%f286, %f285, %f448;
	add.f32 	%f482, %f482, %f286;
	add.s32 	%r295, %r295, 1;

BB0_49:
	add.s32 	%r31, %r295, %r12;
	mul.wide.s32 	%rd103, %r31, 4;
	add.s64 	%rd104, %rd3, %rd103;
	ld.global.nc.f32 	%f46, [%rd104];
	setp.eq.s64	%p32, %rd51, 0;
	mov.f32 	%f450, %f433;
	@%p32 bra 	BB0_51;

	add.s64 	%rd106, %rd1, %rd103;
	ld.global.nc.f32 	%f287, [%rd106];
	mul.f32 	%f450, %f433, %f287;

BB0_51:
	fma.rn.f32 	%f288, %f431, %f46, %f432;
	add.f32 	%f289, %f288, %f450;
	add.f32 	%f451, %f482, %f289;
	add.s32 	%r295, %r295, 1;
	mov.f32 	%f482, %f451;
	bra.uni 	BB0_52;

BB0_64:
	mov.u32 	%r299, 0;
	mov.f32 	%f302, 0f00000000;
	setp.eq.s32	%p40, %r5, 0;
	@%p40 bra 	BB0_65;

	setp.eq.s32	%p41, %r5, 1;
	@%p41 bra 	BB0_74;

	setp.eq.s32	%p42, %r5, 2;
	@%p42 bra 	BB0_71;

	setp.eq.s64	%p43, %rd51, 0;
	ld.global.nc.f32 	%f69, [%rd4];
	mov.f32 	%f458, %f433;
	@%p43 bra 	BB0_70;

	ld.global.nc.f32 	%f303, [%rd5];
	mul.f32 	%f458, %f433, %f303;

BB0_70:
	fma.rn.f32 	%f304, %f432, %f69, %f431;
	add.f32 	%f305, %f304, %f458;
	add.f32 	%f482, %f482, %f305;
	mov.u32 	%r299, 1;

BB0_71:
	add.s32 	%r37, %r299, %r12;
	mul.wide.s32 	%rd108, %r37, 4;
	add.s64 	%rd109, %rd2, %rd108;
	ld.global.nc.f32 	%f74, [%rd109];
	setp.eq.s64	%p44, %rd51, 0;
	mov.f32 	%f460, %f433;
	@%p44 bra 	BB0_73;

	add.s64 	%rd111, %rd1, %rd108;
	ld.global.nc.f32 	%f306, [%rd111];
	mul.f32 	%f460, %f433, %f306;

BB0_73:
	fma.rn.f32 	%f307, %f432, %f74, %f431;
	add.f32 	%f308, %f307, %f460;
	add.f32 	%f482, %f482, %f308;
	add.s32 	%r299, %r299, 1;

BB0_74:
	add.s32 	%r40, %r299, %r12;
	mul.wide.s32 	%rd112, %r40, 4;
	add.s64 	%rd113, %rd2, %rd112;
	ld.global.nc.f32 	%f79, [%rd113];
	setp.eq.s64	%p45, %rd51, 0;
	mov.f32 	%f462, %f433;
	@%p45 bra 	BB0_76;

	add.s64 	%rd115, %rd1, %rd112;
	ld.global.nc.f32 	%f309, [%rd115];
	mul.f32 	%f462, %f433, %f309;

BB0_76:
	fma.rn.f32 	%f310, %f432, %f79, %f431;
	add.f32 	%f311, %f310, %f462;
	add.f32 	%f463, %f482, %f311;
	add.s32 	%r299, %r299, 1;
	mov.f32 	%f482, %f463;
	bra.uni 	BB0_77;

BB0_18:
	setp.eq.s64	%p16, %rd51, 0;
	@%p16 bra 	BB0_29;
	bra.uni 	BB0_19;

BB0_29:
	mov.u32 	%r291, 0;
	mov.f32 	%f241, 0f00000000;
	setp.eq.s32	%p22, %r5, 0;
	@%p22 bra 	BB0_30;

	setp.eq.s32	%p23, %r5, 1;
	@%p23 bra 	BB0_35;

	setp.eq.s32	%p24, %r5, 2;
	@%p24 bra 	BB0_34;

	ld.global.nc.f32 	%f242, [%rd6];
	ld.global.nc.f32 	%f243, [%rd4];
	mul.f32 	%f244, %f432, %f243;
	fma.rn.f32 	%f245, %f431, %f242, %f244;
	add.f32 	%f246, %f245, %f433;
	add.f32 	%f482, %f482, %f246;
	mov.u32 	%r291, 1;

BB0_34:
	add.s32 	%r153, %r291, %r12;
	mul.wide.s32 	%rd91, %r153, 4;
	add.s64 	%rd92, %rd3, %rd91;
	ld.global.nc.f32 	%f247, [%rd92];
	add.s64 	%rd93, %rd2, %rd91;
	ld.global.nc.f32 	%f248, [%rd93];
	mul.f32 	%f249, %f432, %f248;
	fma.rn.f32 	%f250, %f431, %f247, %f249;
	add.f32 	%f251, %f250, %f433;
	add.f32 	%f482, %f482, %f251;
	add.s32 	%r291, %r291, 1;

BB0_35:
	add.s32 	%r154, %r291, %r12;
	mul.wide.s32 	%rd94, %r154, 4;
	add.s64 	%rd95, %rd3, %rd94;
	ld.global.nc.f32 	%f252, [%rd95];
	add.s64 	%rd96, %rd2, %rd94;
	ld.global.nc.f32 	%f253, [%rd96];
	mul.f32 	%f254, %f432, %f253;
	fma.rn.f32 	%f255, %f431, %f252, %f254;
	add.f32 	%f256, %f255, %f433;
	add.f32 	%f443, %f482, %f256;
	add.s32 	%r291, %r291, 1;
	mov.f32 	%f482, %f443;
	bra.uni 	BB0_36;

BB0_19:
	mov.u32 	%r287, 0;
	mov.f32 	%f195, 0f00000000;
	setp.eq.s32	%p17, %r5, 0;
	@%p17 bra 	BB0_20;

	setp.eq.s32	%p18, %r5, 1;
	@%p18 bra 	BB0_25;

	setp.eq.s32	%p19, %r5, 2;
	@%p19 bra 	BB0_24;

	ld.global.nc.f32 	%f196, [%rd6];
	ld.global.nc.f32 	%f197, [%rd4];
	mul.f32 	%f198, %f432, %f197;
	ld.global.nc.f32 	%f199, [%rd5];
	fma.rn.f32 	%f200, %f431, %f196, %f198;
	fma.rn.f32 	%f201, %f433, %f199, %f200;
	add.f32 	%f482, %f482, %f201;
	mov.u32 	%r287, 1;

BB0_24:
	add.s32 	%r145, %r287, %r12;
	mul.wide.s32 	%rd80, %r145, 4;
	add.s64 	%rd81, %rd3, %rd80;
	ld.global.nc.f32 	%f202, [%rd81];
	add.s64 	%rd82, %rd2, %rd80;
	ld.global.nc.f32 	%f203, [%rd82];
	mul.f32 	%f204, %f432, %f203;
	add.s64 	%rd83, %rd1, %rd80;
	ld.global.nc.f32 	%f205, [%rd83];
	fma.rn.f32 	%f206, %f431, %f202, %f204;
	fma.rn.f32 	%f207, %f433, %f205, %f206;
	add.f32 	%f482, %f482, %f207;
	add.s32 	%r287, %r287, 1;

BB0_25:
	add.s32 	%r146, %r287, %r12;
	mul.wide.s32 	%rd84, %r146, 4;
	add.s64 	%rd85, %rd3, %rd84;
	ld.global.nc.f32 	%f208, [%rd85];
	add.s64 	%rd86, %rd2, %rd84;
	ld.global.nc.f32 	%f209, [%rd86];
	mul.f32 	%f210, %f432, %f209;
	add.s64 	%rd87, %rd1, %rd84;
	ld.global.nc.f32 	%f211, [%rd87];
	fma.rn.f32 	%f212, %f431, %f208, %f210;
	fma.rn.f32 	%f213, %f433, %f211, %f212;
	add.f32 	%f438, %f482, %f213;
	add.s32 	%r287, %r287, 1;
	mov.f32 	%f482, %f438;
	bra.uni 	BB0_26;

BB0_89:
	mov.f32 	%f475, %f482;
	mov.f32 	%f482, %f324;

BB0_101:
	setp.lt.u32	%p58, %r125, 4;
	@%p58 bra 	BB0_112;

	add.s32 	%r177, %r8, %r286;
	mad.lo.s32 	%r178, %r125, %r177, %r303;
	mul.wide.s32 	%rd121, %r178, 4;
	add.s64 	%rd160, %rd1, %rd121;
	mov.f32 	%f482, %f475;

BB0_103:
	setp.eq.s64	%p59, %rd51, 0;
	mov.f32 	%f478, %f433;
	@%p59 bra 	BB0_105;

	ld.global.nc.f32 	%f331, [%rd160];
	mul.f32 	%f478, %f433, %f331;

BB0_105:
	add.f32 	%f332, %f15, %f478;
	add.f32 	%f118, %f482, %f332;
	mov.f32 	%f479, %f433;
	@%p59 bra 	BB0_107;

	ld.global.nc.f32 	%f333, [%rd160+4];
	mul.f32 	%f479, %f433, %f333;

BB0_107:
	add.f32 	%f334, %f15, %f479;
	add.f32 	%f121, %f118, %f334;
	mov.f32 	%f480, %f433;
	@%p59 bra 	BB0_109;

	ld.global.nc.f32 	%f335, [%rd160+8];
	mul.f32 	%f480, %f433, %f335;

BB0_109:
	add.f32 	%f336, %f15, %f480;
	add.f32 	%f124, %f121, %f336;
	mov.f32 	%f481, %f433;
	@%p59 bra 	BB0_111;

	ld.global.nc.f32 	%f337, [%rd160+12];
	mul.f32 	%f481, %f433, %f337;

BB0_111:
	add.f32 	%f338, %f15, %f481;
	add.f32 	%f482, %f124, %f338;
	add.s64 	%rd160, %rd160, 16;
	add.s32 	%r303, %r303, 4;
	setp.lt.s32	%p63, %r303, %r125;
	@%p63 bra 	BB0_103;
	bra.uni 	BB0_112;

BB0_40:
	mov.f32 	%f451, %f482;
	mov.f32 	%f482, %f280;

BB0_52:
	setp.lt.u32	%p33, %r125, 4;
	@%p33 bra 	BB0_112;

	add.s32 	%r161, %r8, %r286;
	mad.lo.s32 	%r162, %r125, %r161, %r295;
	mul.wide.s32 	%rd156, %r162, 4;
	add.s32 	%r163, %r295, %r11;
	mul.wide.s32 	%rd107, %r163, 4;
	add.s64 	%rd157, %rd3, %rd107;
	mov.f32 	%f482, %f451;

BB0_54:
	ld.global.nc.f32 	%f53, [%rd157];
	add.s64 	%rd17, %rd1, %rd156;
	setp.eq.s64	%p34, %rd51, 0;
	mov.f32 	%f454, %f433;
	@%p34 bra 	BB0_56;

	ld.global.nc.f32 	%f290, [%rd17];
	mul.f32 	%f454, %f433, %f290;

BB0_56:
	fma.rn.f32 	%f291, %f431, %f53, %f432;
	add.f32 	%f292, %f291, %f454;
	add.f32 	%f56, %f482, %f292;
	ld.global.nc.f32 	%f57, [%rd157+4];
	mov.f32 	%f455, %f433;
	@%p34 bra 	BB0_58;

	ld.global.nc.f32 	%f293, [%rd17+4];
	mul.f32 	%f455, %f433, %f293;

BB0_58:
	fma.rn.f32 	%f294, %f431, %f57, %f432;
	add.f32 	%f295, %f294, %f455;
	add.f32 	%f60, %f56, %f295;
	ld.global.nc.f32 	%f61, [%rd157+8];
	mov.f32 	%f456, %f433;
	@%p34 bra 	BB0_60;

	ld.global.nc.f32 	%f296, [%rd17+8];
	mul.f32 	%f456, %f433, %f296;

BB0_60:
	fma.rn.f32 	%f297, %f431, %f61, %f432;
	add.f32 	%f298, %f297, %f456;
	add.f32 	%f64, %f60, %f298;
	ld.global.nc.f32 	%f65, [%rd157+12];
	mov.f32 	%f457, %f433;
	@%p34 bra 	BB0_62;

	ld.global.nc.f32 	%f299, [%rd17+12];
	mul.f32 	%f457, %f433, %f299;

BB0_62:
	fma.rn.f32 	%f300, %f431, %f65, %f432;
	add.f32 	%f301, %f300, %f457;
	add.f32 	%f482, %f64, %f301;
	add.s64 	%rd156, %rd156, 16;
	add.s32 	%r295, %r295, 4;
	setp.lt.s32	%p38, %r295, %r125;
	add.s64 	%rd157, %rd157, 16;
	@%p38 bra 	BB0_54;
	bra.uni 	BB0_112;

BB0_65:
	mov.f32 	%f463, %f482;
	mov.f32 	%f482, %f302;

BB0_77:
	setp.lt.u32	%p46, %r125, 4;
	@%p46 bra 	BB0_112;

	add.s32 	%r168, %r8, %r286;
	mad.lo.s32 	%r169, %r125, %r168, %r299;
	mul.wide.s32 	%rd158, %r169, 4;
	add.s32 	%r170, %r299, %r11;
	mul.wide.s32 	%rd116, %r170, 4;
	add.s64 	%rd159, %rd2, %rd116;
	mov.f32 	%f482, %f463;

BB0_79:
	ld.global.nc.f32 	%f86, [%rd159];
	add.s64 	%rd24, %rd1, %rd158;
	setp.eq.s64	%p47, %rd51, 0;
	mov.f32 	%f466, %f433;
	@%p47 bra 	BB0_81;

	ld.global.nc.f32 	%f312, [%rd24];
	mul.f32 	%f466, %f433, %f312;

BB0_81:
	fma.rn.f32 	%f313, %f432, %f86, %f431;
	add.f32 	%f314, %f313, %f466;
	add.f32 	%f89, %f482, %f314;
	ld.global.nc.f32 	%f90, [%rd159+4];
	mov.f32 	%f467, %f433;
	@%p47 bra 	BB0_83;

	ld.global.nc.f32 	%f315, [%rd24+4];
	mul.f32 	%f467, %f433, %f315;

BB0_83:
	fma.rn.f32 	%f316, %f432, %f90, %f431;
	add.f32 	%f317, %f316, %f467;
	add.f32 	%f93, %f89, %f317;
	ld.global.nc.f32 	%f94, [%rd159+8];
	mov.f32 	%f468, %f433;
	@%p47 bra 	BB0_85;

	ld.global.nc.f32 	%f318, [%rd24+8];
	mul.f32 	%f468, %f433, %f318;

BB0_85:
	fma.rn.f32 	%f319, %f432, %f94, %f431;
	add.f32 	%f320, %f319, %f468;
	add.f32 	%f97, %f93, %f320;
	ld.global.nc.f32 	%f98, [%rd159+12];
	mov.f32 	%f469, %f433;
	@%p47 bra 	BB0_87;

	ld.global.nc.f32 	%f321, [%rd24+12];
	mul.f32 	%f469, %f433, %f321;

BB0_87:
	fma.rn.f32 	%f322, %f432, %f98, %f431;
	add.f32 	%f323, %f322, %f469;
	add.f32 	%f482, %f97, %f323;
	add.s64 	%rd158, %rd158, 16;
	add.s32 	%r299, %r299, 4;
	setp.lt.s32	%p51, %r299, %r125;
	add.s64 	%rd159, %rd159, 16;
	@%p51 bra 	BB0_79;
	bra.uni 	BB0_112;

BB0_30:
	mov.f32 	%f443, %f482;
	mov.f32 	%f482, %f241;

BB0_36:
	setp.lt.u32	%p25, %r125, 4;
	@%p25 bra 	BB0_112;

	add.s32 	%r155, %r8, %r286;
	mad.lo.s32 	%r156, %r125, %r155, %r291;
	mul.wide.s32 	%rd155, %r156, 4;
	mov.f32 	%f482, %f443;

BB0_38:
	add.s64 	%rd97, %rd3, %rd155;
	ld.global.nc.f32 	%f257, [%rd97];
	add.s64 	%rd98, %rd2, %rd155;
	ld.global.nc.f32 	%f258, [%rd98];
	mul.f32 	%f259, %f432, %f258;
	fma.rn.f32 	%f260, %f431, %f257, %f259;
	add.f32 	%f261, %f260, %f433;
	add.f32 	%f262, %f482, %f261;
	ld.global.nc.f32 	%f263, [%rd97+4];
	ld.global.nc.f32 	%f264, [%rd98+4];
	mul.f32 	%f265, %f432, %f264;
	fma.rn.f32 	%f266, %f431, %f263, %f265;
	add.f32 	%f267, %f266, %f433;
	add.f32 	%f268, %f262, %f267;
	ld.global.nc.f32 	%f269, [%rd97+8];
	ld.global.nc.f32 	%f270, [%rd98+8];
	mul.f32 	%f271, %f432, %f270;
	fma.rn.f32 	%f272, %f431, %f269, %f271;
	add.f32 	%f273, %f272, %f433;
	add.f32 	%f274, %f268, %f273;
	ld.global.nc.f32 	%f275, [%rd97+12];
	ld.global.nc.f32 	%f276, [%rd98+12];
	mul.f32 	%f277, %f432, %f276;
	fma.rn.f32 	%f278, %f431, %f275, %f277;
	add.f32 	%f279, %f278, %f433;
	add.f32 	%f482, %f274, %f279;
	add.s64 	%rd155, %rd155, 16;
	add.s32 	%r291, %r291, 4;
	setp.lt.s32	%p26, %r291, %r125;
	@%p26 bra 	BB0_38;
	bra.uni 	BB0_112;

BB0_20:
	mov.f32 	%f438, %f482;
	mov.f32 	%f482, %f195;

BB0_26:
	setp.lt.u32	%p20, %r125, 4;
	@%p20 bra 	BB0_112;

	add.s32 	%r147, %r8, %r286;
	mad.lo.s32 	%r148, %r125, %r147, %r287;
	mul.wide.s32 	%rd154, %r148, 4;
	mov.f32 	%f482, %f438;

BB0_28:
	add.s64 	%rd88, %rd3, %rd154;
	ld.global.nc.f32 	%f214, [%rd88];
	add.s64 	%rd89, %rd2, %rd154;
	ld.global.nc.f32 	%f215, [%rd89];
	mul.f32 	%f216, %f432, %f215;
	add.s64 	%rd90, %rd1, %rd154;
	ld.global.nc.f32 	%f217, [%rd90];
	fma.rn.f32 	%f218, %f431, %f214, %f216;
	fma.rn.f32 	%f219, %f433, %f217, %f218;
	add.f32 	%f220, %f482, %f219;
	ld.global.nc.f32 	%f221, [%rd88+4];
	ld.global.nc.f32 	%f222, [%rd89+4];
	mul.f32 	%f223, %f432, %f222;
	ld.global.nc.f32 	%f224, [%rd90+4];
	fma.rn.f32 	%f225, %f431, %f221, %f223;
	fma.rn.f32 	%f226, %f433, %f224, %f225;
	add.f32 	%f227, %f220, %f226;
	ld.global.nc.f32 	%f228, [%rd88+8];
	ld.global.nc.f32 	%f229, [%rd89+8];
	mul.f32 	%f230, %f432, %f229;
	ld.global.nc.f32 	%f231, [%rd90+8];
	fma.rn.f32 	%f232, %f431, %f228, %f230;
	fma.rn.f32 	%f233, %f433, %f231, %f232;
	add.f32 	%f234, %f227, %f233;
	ld.global.nc.f32 	%f235, [%rd88+12];
	ld.global.nc.f32 	%f236, [%rd89+12];
	mul.f32 	%f237, %f432, %f236;
	ld.global.nc.f32 	%f238, [%rd90+12];
	fma.rn.f32 	%f239, %f431, %f235, %f237;
	fma.rn.f32 	%f240, %f433, %f238, %f239;
	add.f32 	%f482, %f234, %f240;
	add.s64 	%rd154, %rd154, 16;
	add.s32 	%r287, %r287, 4;
	setp.lt.s32	%p21, %r287, %r125;
	@%p21 bra 	BB0_28;

BB0_112:
	add.s32 	%r286, %r286, 1;
	setp.lt.s32	%p64, %r286, %r126;
	@%p64 bra 	BB0_15;

BB0_113:
	add.s32 	%r285, %r285, 1;
	setp.lt.s32	%p65, %r285, %r127;
	@%p65 bra 	BB0_13;

BB0_114:
	ld.param.f32 	%f426, [lltorque21_param_26];
	add.u64 	%rd30, %SPL, 0;
	mul.f32 	%f491, %f429, %f426;
	abs.f32 	%f132, %f491;
	setp.neu.f32	%p66, %f132, 0f7F800000;
	mov.f32 	%f485, %f491;
	@%p66 bra 	BB0_116;

	mov.f32 	%f339, 0f00000000;
	mul.rn.f32 	%f485, %f491, %f339;

BB0_116:
	mul.f32 	%f340, %f485, 0f3F22F983;
	cvt.rni.s32.f32	%r316, %f340;
	cvt.rn.f32.s32	%f341, %r316;
	neg.f32 	%f342, %f341;
	mov.f32 	%f343, 0f3FC90FDA;
	fma.rn.f32 	%f344, %f342, %f343, %f485;
	mov.f32 	%f345, 0f33A22168;
	fma.rn.f32 	%f346, %f342, %f345, %f344;
	mov.f32 	%f347, 0f27C234C5;
	fma.rn.f32 	%f486, %f342, %f347, %f346;
	abs.f32 	%f348, %f485;
	add.s64 	%rd31, %rd30, 24;
	setp.leu.f32	%p67, %f348, 0f47CE4780;
	@%p67 bra 	BB0_127;

	mov.b32 	 %r55, %f485;
	shr.u32 	%r56, %r55, 23;
	shl.b32 	%r181, %r55, 8;
	or.b32  	%r57, %r181, -2147483648;
	mov.u32 	%r308, 0;
	mov.u64 	%rd161, __cudart_i2opi_f;
	mov.u32 	%r307, -6;
	mov.u64 	%rd162, %rd30;

BB0_118:
	.pragma "nounroll";
	ld.const.u32 	%r184, [%rd161];
	// inline asm
	{
	mad.lo.cc.u32   %r182, %r184, %r57, %r308;
	madc.hi.u32     %r308, %r184, %r57,  0;
	}
	// inline asm
	st.local.u32 	[%rd162], %r182;
	add.s64 	%rd162, %rd162, 4;
	add.s64 	%rd161, %rd161, 4;
	add.s32 	%r307, %r307, 1;
	setp.ne.s32	%p68, %r307, 0;
	@%p68 bra 	BB0_118;

	and.b32  	%r187, %r56, 255;
	add.s32 	%r188, %r187, -128;
	shr.u32 	%r189, %r188, 5;
	and.b32  	%r62, %r55, -2147483648;
	st.local.u32 	[%rd31], %r308;
	mov.u32 	%r190, 6;
	sub.s32 	%r191, %r190, %r189;
	mul.wide.s32 	%rd124, %r191, 4;
	add.s64 	%rd36, %rd30, %rd124;
	ld.local.u32 	%r309, [%rd36];
	ld.local.u32 	%r310, [%rd36+-4];
	and.b32  	%r65, %r56, 31;
	setp.eq.s32	%p69, %r65, 0;
	@%p69 bra 	BB0_121;

	mov.u32 	%r192, 32;
	sub.s32 	%r193, %r192, %r65;
	shr.u32 	%r194, %r310, %r193;
	shl.b32 	%r195, %r309, %r65;
	add.s32 	%r309, %r194, %r195;
	ld.local.u32 	%r196, [%rd36+-8];
	shr.u32 	%r197, %r196, %r193;
	shl.b32 	%r198, %r310, %r65;
	add.s32 	%r310, %r197, %r198;

BB0_121:
	shr.u32 	%r199, %r310, 30;
	shl.b32 	%r200, %r309, 2;
	add.s32 	%r311, %r199, %r200;
	shl.b32 	%r71, %r310, 2;
	shr.u32 	%r201, %r311, 31;
	shr.u32 	%r202, %r309, 30;
	add.s32 	%r72, %r201, %r202;
	setp.eq.s32	%p70, %r201, 0;
	@%p70 bra 	BB0_122;

	not.b32 	%r203, %r311;
	neg.s32 	%r313, %r71;
	setp.eq.s32	%p71, %r71, 0;
	selp.u32	%r204, 1, 0, %p71;
	add.s32 	%r311, %r204, %r203;
	xor.b32  	%r312, %r62, -2147483648;
	bra.uni 	BB0_124;

BB0_122:
	mov.u32 	%r312, %r62;
	mov.u32 	%r313, %r71;

BB0_124:
	clz.b32 	%r315, %r311;
	setp.eq.s32	%p72, %r315, 0;
	shl.b32 	%r205, %r311, %r315;
	mov.u32 	%r206, 32;
	sub.s32 	%r207, %r206, %r315;
	shr.u32 	%r208, %r313, %r207;
	add.s32 	%r209, %r208, %r205;
	selp.b32	%r80, %r311, %r209, %p72;
	mov.u32 	%r210, -921707870;
	mul.hi.u32 	%r314, %r80, %r210;
	setp.eq.s32	%p73, %r62, 0;
	neg.s32 	%r211, %r72;
	selp.b32	%r316, %r72, %r211, %p73;
	setp.lt.s32	%p74, %r314, 1;
	@%p74 bra 	BB0_126;

	mul.lo.s32 	%r212, %r80, -921707870;
	shr.u32 	%r213, %r212, 31;
	shl.b32 	%r214, %r314, 1;
	add.s32 	%r314, %r213, %r214;
	add.s32 	%r315, %r315, 1;

BB0_126:
	mov.u32 	%r215, 126;
	sub.s32 	%r216, %r215, %r315;
	shl.b32 	%r217, %r216, 23;
	add.s32 	%r218, %r314, 1;
	shr.u32 	%r219, %r218, 7;
	add.s32 	%r220, %r219, 1;
	shr.u32 	%r221, %r220, 1;
	add.s32 	%r222, %r221, %r217;
	or.b32  	%r223, %r222, %r312;
	mov.b32 	 %f486, %r223;

BB0_127:
	mul.rn.f32 	%f138, %f486, %f486;
	and.b32  	%r88, %r316, 1;
	setp.eq.s32	%p75, %r88, 0;
	@%p75 bra 	BB0_129;

	mov.f32 	%f349, 0fBAB6061A;
	mov.f32 	%f350, 0f37CCF5CE;
	fma.rn.f32 	%f487, %f350, %f138, %f349;
	bra.uni 	BB0_130;

BB0_129:
	mov.f32 	%f351, 0f3C08839E;
	mov.f32 	%f352, 0fB94CA1F9;
	fma.rn.f32 	%f487, %f352, %f138, %f351;

BB0_130:
	@%p75 bra 	BB0_132;

	mov.f32 	%f353, 0f3D2AAAA5;
	fma.rn.f32 	%f354, %f487, %f138, %f353;
	mov.f32 	%f355, 0fBF000000;
	fma.rn.f32 	%f488, %f354, %f138, %f355;
	bra.uni 	BB0_133;

BB0_132:
	mov.f32 	%f356, 0fBE2AAAA3;
	fma.rn.f32 	%f357, %f487, %f138, %f356;
	mov.f32 	%f358, 0f00000000;
	fma.rn.f32 	%f488, %f357, %f138, %f358;

BB0_133:
	fma.rn.f32 	%f489, %f488, %f486, %f486;
	@%p75 bra 	BB0_135;

	mov.f32 	%f359, 0f3F800000;
	fma.rn.f32 	%f489, %f488, %f138, %f359;

BB0_135:
	and.b32  	%r224, %r316, 2;
	setp.eq.s32	%p78, %r224, 0;
	@%p78 bra 	BB0_137;

	mov.f32 	%f360, 0f00000000;
	mov.f32 	%f361, 0fBF800000;
	fma.rn.f32 	%f489, %f489, %f361, %f360;

BB0_137:
	mov.u32 	%r284, %tid.z;
	mov.u32 	%r283, %ctaid.z;
	mov.u32 	%r282, %ntid.z;
	mov.u32 	%r281, %tid.y;
	mov.u32 	%r280, %ctaid.y;
	mov.u32 	%r279, %ntid.y;
	mad.lo.s32 	%r278, %r279, %r280, %r281;
	mad.lo.s32 	%r277, %r282, %r283, %r284;
	mov.u32 	%r276, %tid.x;
	mov.u32 	%r275, %ctaid.x;
	mov.u32 	%r274, %ntid.x;
	mad.lo.s32 	%r273, %r274, %r275, %r276;
	mad.lo.s32 	%r272, %r277, %r126, %r278;
	mad.lo.s32 	%r271, %r272, %r125, %r273;
	ld.param.u64 	%rd148, [lltorque21_param_9];
	cvta.to.global.u64 	%rd125, %rd148;
	mul.f32 	%f362, %f482, %f489;
	mul.wide.s32 	%rd126, %r271, 4;
	add.s64 	%rd127, %rd125, %rd126;
	ld.global.f32 	%f363, [%rd127];
	fma.rn.f32 	%f150, %f11, %f362, %f363;
	st.global.f32 	[%rd127], %f150;
	@%p66 bra 	BB0_139;

	mov.f32 	%f364, 0f00000000;
	mul.rn.f32 	%f491, %f491, %f364;

BB0_139:
	mul.f32 	%f365, %f491, 0f3F22F983;
	cvt.rni.s32.f32	%r326, %f365;
	cvt.rn.f32.s32	%f366, %r326;
	neg.f32 	%f367, %f366;
	fma.rn.f32 	%f369, %f367, %f343, %f491;
	fma.rn.f32 	%f371, %f367, %f345, %f369;
	fma.rn.f32 	%f492, %f367, %f347, %f371;
	abs.f32 	%f373, %f491;
	setp.leu.f32	%p80, %f373, 0f47CE4780;
	@%p80 bra 	BB0_150;

	mov.b32 	 %r90, %f491;
	shr.u32 	%r91, %r90, 23;
	shl.b32 	%r227, %r90, 8;
	or.b32  	%r92, %r227, -2147483648;
	mov.u32 	%r318, 0;
	mov.u64 	%rd163, __cudart_i2opi_f;
	mov.u32 	%r317, -6;
	mov.u64 	%rd164, %rd30;

BB0_141:
	.pragma "nounroll";
	ld.const.u32 	%r230, [%rd163];
	// inline asm
	{
	mad.lo.cc.u32   %r228, %r230, %r92, %r318;
	madc.hi.u32     %r318, %r230, %r92,  0;
	}
	// inline asm
	st.local.u32 	[%rd164], %r228;
	add.s64 	%rd164, %rd164, 4;
	add.s64 	%rd163, %rd163, 4;
	add.s32 	%r317, %r317, 1;
	setp.ne.s32	%p81, %r317, 0;
	@%p81 bra 	BB0_141;

	and.b32  	%r233, %r91, 255;
	add.s32 	%r234, %r233, -128;
	shr.u32 	%r235, %r234, 5;
	and.b32  	%r97, %r90, -2147483648;
	st.local.u32 	[%rd31], %r318;
	mov.u32 	%r236, 6;
	sub.s32 	%r237, %r236, %r235;
	mul.wide.s32 	%rd129, %r237, 4;
	add.s64 	%rd41, %rd30, %rd129;
	ld.local.u32 	%r319, [%rd41];
	ld.local.u32 	%r320, [%rd41+-4];
	and.b32  	%r100, %r91, 31;
	setp.eq.s32	%p82, %r100, 0;
	@%p82 bra 	BB0_144;

	mov.u32 	%r238, 32;
	sub.s32 	%r239, %r238, %r100;
	shr.u32 	%r240, %r320, %r239;
	shl.b32 	%r241, %r319, %r100;
	add.s32 	%r319, %r240, %r241;
	ld.local.u32 	%r242, [%rd41+-8];
	shr.u32 	%r243, %r242, %r239;
	shl.b32 	%r244, %r320, %r100;
	add.s32 	%r320, %r243, %r244;

BB0_144:
	shr.u32 	%r245, %r320, 30;
	shl.b32 	%r246, %r319, 2;
	add.s32 	%r321, %r245, %r246;
	shl.b32 	%r106, %r320, 2;
	shr.u32 	%r247, %r321, 31;
	shr.u32 	%r248, %r319, 30;
	add.s32 	%r107, %r247, %r248;
	setp.eq.s32	%p83, %r247, 0;
	@%p83 bra 	BB0_145;

	not.b32 	%r249, %r321;
	neg.s32 	%r323, %r106;
	setp.eq.s32	%p84, %r106, 0;
	selp.u32	%r250, 1, 0, %p84;
	add.s32 	%r321, %r250, %r249;
	xor.b32  	%r322, %r97, -2147483648;
	bra.uni 	BB0_147;

BB0_145:
	mov.u32 	%r322, %r97;
	mov.u32 	%r323, %r106;

BB0_147:
	clz.b32 	%r325, %r321;
	setp.eq.s32	%p85, %r325, 0;
	shl.b32 	%r251, %r321, %r325;
	mov.u32 	%r252, 32;
	sub.s32 	%r253, %r252, %r325;
	shr.u32 	%r254, %r323, %r253;
	add.s32 	%r255, %r254, %r251;
	selp.b32	%r115, %r321, %r255, %p85;
	mov.u32 	%r256, -921707870;
	mul.hi.u32 	%r324, %r115, %r256;
	setp.eq.s32	%p86, %r97, 0;
	neg.s32 	%r257, %r107;
	selp.b32	%r326, %r107, %r257, %p86;
	setp.lt.s32	%p87, %r324, 1;
	@%p87 bra 	BB0_149;

	mul.lo.s32 	%r258, %r115, -921707870;
	shr.u32 	%r259, %r258, 31;
	shl.b32 	%r260, %r324, 1;
	add.s32 	%r324, %r259, %r260;
	add.s32 	%r325, %r325, 1;

BB0_149:
	mov.u32 	%r261, 126;
	sub.s32 	%r262, %r261, %r325;
	shl.b32 	%r263, %r262, 23;
	add.s32 	%r264, %r324, 1;
	shr.u32 	%r265, %r264, 7;
	add.s32 	%r266, %r265, 1;
	shr.u32 	%r267, %r266, 1;
	add.s32 	%r268, %r267, %r263;
	or.b32  	%r269, %r268, %r322;
	mov.b32 	 %f492, %r269;

BB0_150:
	mul.rn.f32 	%f156, %f492, %f492;
	add.s32 	%r123, %r326, 1;
	and.b32  	%r124, %r123, 1;
	setp.eq.s32	%p88, %r124, 0;
	@%p88 bra 	BB0_152;

	mov.f32 	%f374, 0fBAB6061A;
	mov.f32 	%f375, 0f37CCF5CE;
	fma.rn.f32 	%f493, %f375, %f156, %f374;
	bra.uni 	BB0_153;

BB0_152:
	mov.f32 	%f376, 0f3C08839E;
	mov.f32 	%f377, 0fB94CA1F9;
	fma.rn.f32 	%f493, %f377, %f156, %f376;

BB0_153:
	@%p88 bra 	BB0_155;

	mov.f32 	%f378, 0f3D2AAAA5;
	fma.rn.f32 	%f379, %f493, %f156, %f378;
	mov.f32 	%f380, 0fBF000000;
	fma.rn.f32 	%f494, %f379, %f156, %f380;
	bra.uni 	BB0_156;

BB0_155:
	mov.f32 	%f381, 0fBE2AAAA3;
	fma.rn.f32 	%f382, %f493, %f156, %f381;
	mov.f32 	%f383, 0f00000000;
	fma.rn.f32 	%f494, %f382, %f156, %f383;

BB0_156:
	fma.rn.f32 	%f495, %f494, %f492, %f492;
	@%p88 bra 	BB0_158;

	mov.f32 	%f384, 0f3F800000;
	fma.rn.f32 	%f495, %f494, %f156, %f384;

BB0_158:
	and.b32  	%r270, %r123, 2;
	setp.eq.s32	%p91, %r270, 0;
	@%p91 bra 	BB0_160;

	mov.f32 	%f385, 0f00000000;
	mov.f32 	%f386, 0fBF800000;
	fma.rn.f32 	%f495, %f495, %f386, %f385;

BB0_160:
	ld.param.u64 	%rd153, [lltorque21_param_8];
	ld.param.u64 	%rd152, [lltorque21_param_28];
	ld.param.f32 	%f427, [lltorque21_param_27];
	ld.param.u64 	%rd151, [lltorque21_param_0];
	ld.param.u64 	%rd150, [lltorque21_param_1];
	ld.param.u64 	%rd149, [lltorque21_param_2];
	cvta.to.global.u64 	%rd42, %rd149;
	cvta.to.global.u64 	%rd43, %rd150;
	cvta.to.global.u64 	%rd44, %rd151;
	cvta.to.global.u64 	%rd45, %rd152;
	cvta.to.global.u64 	%rd130, %rd153;
	cvta.to.global.u64 	%rd131, %rd53;
	cvta.to.global.u64 	%rd132, %rd52;
	cvta.to.global.u64 	%rd133, %rd56;
	mul.f32 	%f387, %f482, %f495;
	add.s64 	%rd135, %rd133, %rd126;
	ld.global.f32 	%f388, [%rd135];
	fma.rn.f32 	%f389, %f11, %f387, %f388;
	st.global.f32 	[%rd135], %f389;
	mul.f32 	%f390, %f489, %f389;
	mul.f32 	%f391, %f495, %f150;
	sub.f32 	%f392, %f391, %f390;
	cvt.f64.f32	%fd3, %f427;
	mul.f64 	%fd4, %fd3, 0d470D38642367D29C;
	cvt.f64.f32	%fd5, %f430;
	mul.f64 	%fd6, %fd4, %fd5;
	cvt.rn.f32.f64	%f393, %fd6;
	mul.f32 	%f394, %f393, %f392;
	mul.f32 	%f168, %f431, %f394;
	mul.f32 	%f169, %f432, %f394;
	mul.f32 	%f170, %f433, %f394;
	add.s64 	%rd136, %rd3, %rd126;
	ld.global.nc.f32 	%f171, [%rd136];
	add.s64 	%rd137, %rd2, %rd126;
	ld.global.nc.f32 	%f172, [%rd137];
	add.s64 	%rd138, %rd1, %rd126;
	ld.global.nc.f32 	%f173, [%rd138];
	add.s64 	%rd139, %rd132, %rd126;
	ld.global.nc.f32 	%f174, [%rd139];
	add.s64 	%rd140, %rd131, %rd126;
	ld.global.nc.f32 	%f175, [%rd140];
	add.s64 	%rd141, %rd130, %rd126;
	ld.global.nc.f32 	%f176, [%rd141];
	setp.eq.s64	%p92, %rd152, 0;
	@%p92 bra 	BB0_162;

	add.s64 	%rd143, %rd45, %rd126;
	ld.global.nc.f32 	%f395, [%rd143];
	mul.f32 	%f497, %f395, %f497;

BB0_162:
	sub.f32 	%f396, %f176, %f170;
	mul.f32 	%f397, %f172, %f396;
	sub.f32 	%f398, %f175, %f169;
	mul.f32 	%f399, %f173, %f398;
	sub.f32 	%f400, %f397, %f399;
	sub.f32 	%f401, %f174, %f168;
	mul.f32 	%f402, %f173, %f401;
	mul.f32 	%f403, %f171, %f396;
	sub.f32 	%f404, %f402, %f403;
	mul.f32 	%f405, %f171, %f398;
	mul.f32 	%f406, %f172, %f401;
	sub.f32 	%f407, %f405, %f406;
	fma.rn.f32 	%f408, %f497, %f497, 0f3F800000;
	mov.f32 	%f409, 0fBF800000;
	div.rn.f32 	%f410, %f409, %f408;
	mul.f32 	%f411, %f172, %f407;
	mul.f32 	%f412, %f173, %f404;
	sub.f32 	%f413, %f411, %f412;
	mul.f32 	%f414, %f173, %f400;
	mul.f32 	%f415, %f171, %f407;
	sub.f32 	%f416, %f414, %f415;
	mul.f32 	%f417, %f171, %f404;
	mul.f32 	%f418, %f172, %f400;
	sub.f32 	%f419, %f417, %f418;
	fma.rn.f32 	%f420, %f413, %f497, %f400;
	fma.rn.f32 	%f421, %f416, %f497, %f404;
	fma.rn.f32 	%f422, %f419, %f497, %f407;
	mul.f32 	%f423, %f410, %f420;
	mul.f32 	%f424, %f410, %f421;
	mul.f32 	%f425, %f410, %f422;
	add.s64 	%rd145, %rd44, %rd126;
	st.global.f32 	[%rd145], %f423;
	add.s64 	%rd146, %rd43, %rd126;
	st.global.f32 	[%rd146], %f424;
	add.s64 	%rd147, %rd42, %rd126;
	st.global.f32 	[%rd147], %f425;

BB0_163:
	ret;
}


`
   lltorque21_ptx_60 = `
.version 6.4
.target sm_60
.address_size 64

	// .globl	lltorque21
.const .align 4 .b8 __cudart_i2opi_f[24] = {65, 144, 67, 60, 153, 149, 98, 219, 192, 221, 52, 245, 209, 87, 39, 252, 41, 21, 68, 78, 110, 131, 249, 162};

.visible .entry lltorque21(
	.param .u64 lltorque21_param_0,
	.param .u64 lltorque21_param_1,
	.param .u64 lltorque21_param_2,
	.param .u64 lltorque21_param_3,
	.param .u64 lltorque21_param_4,
	.param .u64 lltorque21_param_5,
	.param .u64 lltorque21_param_6,
	.param .u64 lltorque21_param_7,
	.param .u64 lltorque21_param_8,
	.param .u64 lltorque21_param_9,
	.param .u64 lltorque21_param_10,
	.param .u64 lltorque21_param_11,
	.param .u64 lltorque21_param_12,
	.param .u64 lltorque21_param_13,
	.param .u64 lltorque21_param_14,
	.param .u64 lltorque21_param_15,
	.param .f32 lltorque21_param_16,
	.param .u64 lltorque21_param_17,
	.param .f32 lltorque21_param_18,
	.param .u64 lltorque21_param_19,
	.param .f32 lltorque21_param_20,
	.param .u64 lltorque21_param_21,
	.param .f32 lltorque21_param_22,
	.param .u64 lltorque21_param_23,
	.param .f32 lltorque21_param_24,
	.param .f32 lltorque21_param_25,
	.param .f32 lltorque21_param_26,
	.param .f32 lltorque21_param_27,
	.param .u64 lltorque21_param_28,
	.param .f32 lltorque21_param_29,
	.param .u32 lltorque21_param_30,
	.param .u32 lltorque21_param_31,
	.param .u32 lltorque21_param_32,
	.param .u8 lltorque21_param_33
)
{
	.local .align 4 .b8 	__local_depot0[28];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<93>;
	.reg .f32 	%f<498>;
	.reg .b32 	%r<327>;
	.reg .f64 	%fd<7>;
	.reg .b64 	%rd<165>;


	mov.u64 	%SPL, __local_depot0;
	ld.param.u64 	%rd49, [lltorque21_param_3];
	ld.param.u64 	%rd50, [lltorque21_param_4];
	ld.param.u64 	%rd51, [lltorque21_param_5];
	ld.param.u64 	%rd52, [lltorque21_param_6];
	ld.param.u64 	%rd53, [lltorque21_param_7];
	ld.param.u64 	%rd56, [lltorque21_param_12];
	ld.param.u64 	%rd57, [lltorque21_param_15];
	ld.param.f32 	%f429, [lltorque21_param_16];
	ld.param.u64 	%rd58, [lltorque21_param_17];
	ld.param.f32 	%f430, [lltorque21_param_18];
	ld.param.u64 	%rd59, [lltorque21_param_19];
	ld.param.f32 	%f431, [lltorque21_param_20];
	ld.param.u64 	%rd60, [lltorque21_param_21];
	ld.param.f32 	%f432, [lltorque21_param_22];
	ld.param.u64 	%rd61, [lltorque21_param_23];
	ld.param.f32 	%f433, [lltorque21_param_24];
	ld.param.f32 	%f497, [lltorque21_param_29];
	ld.param.u32 	%r125, [lltorque21_param_30];
	ld.param.u32 	%r126, [lltorque21_param_31];
	ld.param.u32 	%r127, [lltorque21_param_32];
	cvta.to.global.u64 	%rd1, %rd51;
	cvta.to.global.u64 	%rd2, %rd50;
	cvta.to.global.u64 	%rd3, %rd49;
	mov.u32 	%r128, %ntid.x;
	mov.u32 	%r129, %ctaid.x;
	mov.u32 	%r130, %tid.x;
	mad.lo.s32 	%r1, %r128, %r129, %r130;
	mov.u32 	%r131, %ntid.y;
	mov.u32 	%r132, %ctaid.y;
	mov.u32 	%r133, %tid.y;
	mad.lo.s32 	%r2, %r131, %r132, %r133;
	mov.u32 	%r134, %ntid.z;
	mov.u32 	%r135, %ctaid.z;
	mov.u32 	%r136, %tid.z;
	mad.lo.s32 	%r3, %r134, %r135, %r136;
	setp.ge.s32	%p1, %r2, %r126;
	setp.ge.s32	%p2, %r1, %r125;
	or.pred  	%p3, %p1, %p2;
	setp.ge.s32	%p4, %r3, %r127;
	or.pred  	%p5, %p3, %p4;
	@%p5 bra 	BB0_163;

	mad.lo.s32 	%r137, %r3, %r126, %r2;
	mad.lo.s32 	%r4, %r137, %r125, %r1;
	setp.eq.s64	%p6, %rd57, 0;
	@%p6 bra 	BB0_3;

	cvta.to.global.u64 	%rd63, %rd57;
	mul.wide.s32 	%rd64, %r4, 4;
	add.s64 	%rd65, %rd63, %rd64;
	ld.global.nc.f32 	%f188, [%rd65];
	mul.f32 	%f429, %f188, %f429;

BB0_3:
	setp.eq.s64	%p7, %rd58, 0;
	@%p7 bra 	BB0_5;

	cvta.to.global.u64 	%rd66, %rd58;
	mul.wide.s32 	%rd67, %r4, 4;
	add.s64 	%rd68, %rd66, %rd67;
	ld.global.nc.f32 	%f189, [%rd68];
	mul.f32 	%f430, %f189, %f430;

BB0_5:
	setp.eq.s64	%p8, %rd59, 0;
	@%p8 bra 	BB0_7;

	cvta.to.global.u64 	%rd69, %rd59;
	mul.wide.s32 	%rd70, %r4, 4;
	add.s64 	%rd71, %rd69, %rd70;
	ld.global.nc.f32 	%f190, [%rd71];
	mul.f32 	%f431, %f190, %f431;

BB0_7:
	setp.eq.s64	%p9, %rd60, 0;
	@%p9 bra 	BB0_9;

	cvta.to.global.u64 	%rd72, %rd60;
	mul.wide.s32 	%rd73, %r4, 4;
	add.s64 	%rd74, %rd72, %rd73;
	ld.global.nc.f32 	%f191, [%rd74];
	mul.f32 	%f432, %f191, %f432;

BB0_9:
	setp.eq.s64	%p10, %rd61, 0;
	@%p10 bra 	BB0_11;

	cvta.to.global.u64 	%rd75, %rd61;
	mul.wide.s32 	%rd76, %r4, 4;
	add.s64 	%rd77, %rd75, %rd76;
	ld.global.nc.f32 	%f192, [%rd77];
	mul.f32 	%f433, %f192, %f433;

BB0_11:
	ld.param.f32 	%f428, [lltorque21_param_25];
	cvt.f64.f32	%fd1, %f428;
	div.rn.f64 	%fd2, %fd1, 0d42447BB7F7C00000;
	cvt.rn.f32.f64	%f11, %fd2;
	mov.f32 	%f482, 0f00000000;
	setp.lt.s32	%p11, %r127, 1;
	@%p11 bra 	BB0_114;

	and.b32  	%r5, %r125, 3;
	add.f32 	%f15, %f431, %f432;
	mul.lo.s32 	%r6, %r126, %r125;
	mov.f32 	%f482, 0f00000000;
	mov.u32 	%r285, 0;

BB0_13:
	setp.lt.s32	%p12, %r126, 1;
	@%p12 bra 	BB0_113;

	mul.lo.s32 	%r8, %r285, %r126;
	mul.lo.s32 	%r9, %r6, %r285;
	mov.u32 	%r286, 0;

BB0_15:
	mad.lo.s32 	%r11, %r125, %r286, %r9;
	setp.lt.s32	%p13, %r125, 1;
	@%p13 bra 	BB0_112;

	setp.eq.s64	%p14, %rd49, 0;
	add.s32 	%r140, %r286, %r8;
	mul.lo.s32 	%r12, %r140, %r125;
	mul.wide.s32 	%rd78, %r12, 4;
	add.s64 	%rd4, %rd2, %rd78;
	add.s64 	%rd5, %rd1, %rd78;
	@%p14 bra 	BB0_63;
	bra.uni 	BB0_17;

BB0_63:
	setp.eq.s64	%p39, %rd50, 0;
	@%p39 bra 	BB0_88;
	bra.uni 	BB0_64;

BB0_88:
	mov.u32 	%r303, 0;
	mov.f32 	%f324, 0f00000000;
	setp.eq.s32	%p52, %r5, 0;
	@%p52 bra 	BB0_89;

	setp.eq.s32	%p53, %r5, 1;
	@%p53 bra 	BB0_98;

	setp.eq.s32	%p54, %r5, 2;
	@%p54 bra 	BB0_95;

	setp.eq.s64	%p55, %rd51, 0;
	mov.f32 	%f470, %f433;
	@%p55 bra 	BB0_94;

	ld.global.nc.f32 	%f325, [%rd5];
	mul.f32 	%f470, %f433, %f325;

BB0_94:
	add.f32 	%f326, %f15, %f470;
	add.f32 	%f482, %f482, %f326;
	mov.u32 	%r303, 1;

BB0_95:
	setp.eq.s64	%p56, %rd51, 0;
	mov.f32 	%f472, %f433;
	@%p56 bra 	BB0_97;

	add.s32 	%r175, %r303, %r12;
	mul.wide.s32 	%rd117, %r175, 4;
	add.s64 	%rd118, %rd1, %rd117;
	ld.global.nc.f32 	%f327, [%rd118];
	mul.f32 	%f472, %f433, %f327;

BB0_97:
	add.f32 	%f328, %f15, %f472;
	add.f32 	%f482, %f482, %f328;
	add.s32 	%r303, %r303, 1;

BB0_98:
	setp.eq.s64	%p57, %rd51, 0;
	mov.f32 	%f474, %f433;
	@%p57 bra 	BB0_100;

	add.s32 	%r176, %r303, %r12;
	mul.wide.s32 	%rd119, %r176, 4;
	add.s64 	%rd120, %rd1, %rd119;
	ld.global.nc.f32 	%f329, [%rd120];
	mul.f32 	%f474, %f433, %f329;

BB0_100:
	add.f32 	%f330, %f15, %f474;
	add.f32 	%f475, %f482, %f330;
	add.s32 	%r303, %r303, 1;
	mov.f32 	%f482, %f475;
	bra.uni 	BB0_101;

BB0_17:
	setp.eq.s64	%p15, %rd50, 0;
	add.s64 	%rd6, %rd3, %rd78;
	@%p15 bra 	BB0_39;
	bra.uni 	BB0_18;

BB0_39:
	mov.u32 	%r295, 0;
	mov.f32 	%f280, 0f00000000;
	setp.eq.s32	%p27, %r5, 0;
	@%p27 bra 	BB0_40;

	setp.eq.s32	%p28, %r5, 1;
	@%p28 bra 	BB0_49;

	setp.eq.s32	%p29, %r5, 2;
	@%p29 bra 	BB0_46;

	setp.eq.s64	%p30, %rd51, 0;
	ld.global.nc.f32 	%f36, [%rd6];
	mov.f32 	%f446, %f433;
	@%p30 bra 	BB0_45;

	ld.global.nc.f32 	%f281, [%rd5];
	mul.f32 	%f446, %f433, %f281;

BB0_45:
	fma.rn.f32 	%f282, %f431, %f36, %f432;
	add.f32 	%f283, %f282, %f446;
	add.f32 	%f482, %f482, %f283;
	mov.u32 	%r295, 1;

BB0_46:
	add.s32 	%r28, %r295, %r12;
	mul.wide.s32 	%rd99, %r28, 4;
	add.s64 	%rd100, %rd3, %rd99;
	ld.global.nc.f32 	%f41, [%rd100];
	setp.eq.s64	%p31, %rd51, 0;
	mov.f32 	%f448, %f433;
	@%p31 bra 	BB0_48;

	add.s64 	%rd102, %rd1, %rd99;
	ld.global.nc.f32 	%f284, [%rd102];
	mul.f32 	%f448, %f433, %f284;

BB0_48:
	fma.rn.f32 	%f285, %f431, %f41, %f432;
	add.f32 	%f286, %f285, %f448;
	add.f32 	%f482, %f482, %f286;
	add.s32 	%r295, %r295, 1;

BB0_49:
	add.s32 	%r31, %r295, %r12;
	mul.wide.s32 	%rd103, %r31, 4;
	add.s64 	%rd104, %rd3, %rd103;
	ld.global.nc.f32 	%f46, [%rd104];
	setp.eq.s64	%p32, %rd51, 0;
	mov.f32 	%f450, %f433;
	@%p32 bra 	BB0_51;

	add.s64 	%rd106, %rd1, %rd103;
	ld.global.nc.f32 	%f287, [%rd106];
	mul.f32 	%f450, %f433, %f287;

BB0_51:
	fma.rn.f32 	%f288, %f431, %f46, %f432;
	add.f32 	%f289, %f288, %f450;
	add.f32 	%f451, %f482, %f289;
	add.s32 	%r295, %r295, 1;
	mov.f32 	%f482, %f451;
	bra.uni 	BB0_52;

BB0_64:
	mov.u32 	%r299, 0;
	mov.f32 	%f302, 0f00000000;
	setp.eq.s32	%p40, %r5, 0;
	@%p40 bra 	BB0_65;

	setp.eq.s32	%p41, %r5, 1;
	@%p41 bra 	BB0_74;

	setp.eq.s32	%p42, %r5, 2;
	@%p42 bra 	BB0_71;

	setp.eq.s64	%p43, %rd51, 0;
	ld.global.nc.f32 	%f69, [%rd4];
	mov.f32 	%f458, %f433;
	@%p43 bra 	BB0_70;

	ld.global.nc.f32 	%f303, [%rd5];
	mul.f32 	%f458, %f433, %f303;

BB0_70:
	fma.rn.f32 	%f304, %f432, %f69, %f431;
	add.f32 	%f305, %f304, %f458;
	add.f32 	%f482, %f482, %f305;
	mov.u32 	%r299, 1;

BB0_71:
	add.s32 	%r37, %r299, %r12;
	mul.wide.s32 	%rd108, %r37, 4;
	add.s64 	%rd109, %rd2, %rd108;
	ld.global.nc.f32 	%f74, [%rd109];
	setp.eq.s64	%p44, %rd51, 0;
	mov.f32 	%f460, %f433;
	@%p44 bra 	BB0_73;

	add.s64 	%rd111, %rd1, %rd108;
	ld.global.nc.f32 	%f306, [%rd111];
	mul.f32 	%f460, %f433, %f306;

BB0_73:
	fma.rn.f32 	%f307, %f432, %f74, %f431;
	add.f32 	%f308, %f307, %f460;
	add.f32 	%f482, %f482, %f308;
	add.s32 	%r299, %r299, 1;

BB0_74:
	add.s32 	%r40, %r299, %r12;
	mul.wide.s32 	%rd112, %r40, 4;
	add.s64 	%rd113, %rd2, %rd112;
	ld.global.nc.f32 	%f79, [%rd113];
	setp.eq.s64	%p45, %rd51, 0;
	mov.f32 	%f462, %f433;
	@%p45 bra 	BB0_76;

	add.s64 	%rd115, %rd1, %rd112;
	ld.global.nc.f32 	%f309, [%rd115];
	mul.f32 	%f462, %f433, %f309;

BB0_76:
	fma.rn.f32 	%f310, %f432, %f79, %f431;
	add.f32 	%f311, %f310, %f462;
	add.f32 	%f463, %f482, %f311;
	add.s32 	%r299, %r299, 1;
	mov.f32 	%f482, %f463;
	bra.uni 	BB0_77;

BB0_18:
	setp.eq.s64	%p16, %rd51, 0;
	@%p16 bra 	BB0_29;
	bra.uni 	BB0_19;

BB0_29:
	mov.u32 	%r291, 0;
	mov.f32 	%f241, 0f00000000;
	setp.eq.s32	%p22, %r5, 0;
	@%p22 bra 	BB0_30;

	setp.eq.s32	%p23, %r5, 1;
	@%p23 bra 	BB0_35;

	setp.eq.s32	%p24, %r5, 2;
	@%p24 bra 	BB0_34;

	ld.global.nc.f32 	%f242, [%rd6];
	ld.global.nc.f32 	%f243, [%rd4];
	mul.f32 	%f244, %f432, %f243;
	fma.rn.f32 	%f245, %f431, %f242, %f244;
	add.f32 	%f246, %f245, %f433;
	add.f32 	%f482, %f482, %f246;
	mov.u32 	%r291, 1;

BB0_34:
	add.s32 	%r153, %r291, %r12;
	mul.wide.s32 	%rd91, %r153, 4;
	add.s64 	%rd92, %rd3, %rd91;
	ld.global.nc.f32 	%f247, [%rd92];
	add.s64 	%rd93, %rd2, %rd91;
	ld.global.nc.f32 	%f248, [%rd93];
	mul.f32 	%f249, %f432, %f248;
	fma.rn.f32 	%f250, %f431, %f247, %f249;
	add.f32 	%f251, %f250, %f433;
	add.f32 	%f482, %f482, %f251;
	add.s32 	%r291, %r291, 1;

BB0_35:
	add.s32 	%r154, %r291, %r12;
	mul.wide.s32 	%rd94, %r154, 4;
	add.s64 	%rd95, %rd3, %rd94;
	ld.global.nc.f32 	%f252, [%rd95];
	add.s64 	%rd96, %rd2, %rd94;
	ld.global.nc.f32 	%f253, [%rd96];
	mul.f32 	%f254, %f432, %f253;
	fma.rn.f32 	%f255, %f431, %f252, %f254;
	add.f32 	%f256, %f255, %f433;
	add.f32 	%f443, %f482, %f256;
	add.s32 	%r291, %r291, 1;
	mov.f32 	%f482, %f443;
	bra.uni 	BB0_36;

BB0_19:
	mov.u32 	%r287, 0;
	mov.f32 	%f195, 0f00000000;
	setp.eq.s32	%p17, %r5, 0;
	@%p17 bra 	BB0_20;

	setp.eq.s32	%p18, %r5, 1;
	@%p18 bra 	BB0_25;

	setp.eq.s32	%p19, %r5, 2;
	@%p19 bra 	BB0_24;

	ld.global.nc.f32 	%f196, [%rd6];
	ld.global.nc.f32 	%f197, [%rd4];
	mul.f32 	%f198, %f432, %f197;
	ld.global.nc.f32 	%f199, [%rd5];
	fma.rn.f32 	%f200, %f431, %f196, %f198;
	fma.rn.f32 	%f201, %f433, %f199, %f200;
	add.f32 	%f482, %f482, %f201;
	mov.u32 	%r287, 1;

BB0_24:
	add.s32 	%r145, %r287, %r12;
	mul.wide.s32 	%rd80, %r145, 4;
	add.s64 	%rd81, %rd3, %rd80;
	ld.global.nc.f32 	%f202, [%rd81];
	add.s64 	%rd82, %rd2, %rd80;
	ld.global.nc.f32 	%f203, [%rd82];
	mul.f32 	%f204, %f432, %f203;
	add.s64 	%rd83, %rd1, %rd80;
	ld.global.nc.f32 	%f205, [%rd83];
	fma.rn.f32 	%f206, %f431, %f202, %f204;
	fma.rn.f32 	%f207, %f433, %f205, %f206;
	add.f32 	%f482, %f482, %f207;
	add.s32 	%r287, %r287, 1;

BB0_25:
	add.s32 	%r146, %r287, %r12;
	mul.wide.s32 	%rd84, %r146, 4;
	add.s64 	%rd85, %rd3, %rd84;
	ld.global.nc.f32 	%f208, [%rd85];
	add.s64 	%rd86, %rd2, %rd84;
	ld.global.nc.f32 	%f209, [%rd86];
	mul.f32 	%f210, %f432, %f209;
	add.s64 	%rd87, %rd1, %rd84;
	ld.global.nc.f32 	%f211, [%rd87];
	fma.rn.f32 	%f212, %f431, %f208, %f210;
	fma.rn.f32 	%f213, %f433, %f211, %f212;
	add.f32 	%f438, %f482, %f213;
	add.s32 	%r287, %r287, 1;
	mov.f32 	%f482, %f438;
	bra.uni 	BB0_26;

BB0_89:
	mov.f32 	%f475, %f482;
	mov.f32 	%f482, %f324;

BB0_101:
	setp.lt.u32	%p58, %r125, 4;
	@%p58 bra 	BB0_112;

	add.s32 	%r177, %r8, %r286;
	mad.lo.s32 	%r178, %r125, %r177, %r303;
	mul.wide.s32 	%rd121, %r178, 4;
	add.s64 	%rd160, %rd1, %rd121;
	mov.f32 	%f482, %f475;

BB0_103:
	setp.eq.s64	%p59, %rd51, 0;
	mov.f32 	%f478, %f433;
	@%p59 bra 	BB0_105;

	ld.global.nc.f32 	%f331, [%rd160];
	mul.f32 	%f478, %f433, %f331;

BB0_105:
	add.f32 	%f332, %f15, %f478;
	add.f32 	%f118, %f482, %f332;
	mov.f32 	%f479, %f433;
	@%p59 bra 	BB0_107;

	ld.global.nc.f32 	%f333, [%rd160+4];
	mul.f32 	%f479, %f433, %f333;

BB0_107:
	add.f32 	%f334, %f15, %f479;
	add.f32 	%f121, %f118, %f334;
	mov.f32 	%f480, %f433;
	@%p59 bra 	BB0_109;

	ld.global.nc.f32 	%f335, [%rd160+8];
	mul.f32 	%f480, %f433, %f335;

BB0_109:
	add.f32 	%f336, %f15, %f480;
	add.f32 	%f124, %f121, %f336;
	mov.f32 	%f481, %f433;
	@%p59 bra 	BB0_111;

	ld.global.nc.f32 	%f337, [%rd160+12];
	mul.f32 	%f481, %f433, %f337;

BB0_111:
	add.f32 	%f338, %f15, %f481;
	add.f32 	%f482, %f124, %f338;
	add.s64 	%rd160, %rd160, 16;
	add.s32 	%r303, %r303, 4;
	setp.lt.s32	%p63, %r303, %r125;
	@%p63 bra 	BB0_103;
	bra.uni 	BB0_112;

BB0_40:
	mov.f32 	%f451, %f482;
	mov.f32 	%f482, %f280;

BB0_52:
	setp.lt.u32	%p33, %r125, 4;
	@%p33 bra 	BB0_112;

	add.s32 	%r161, %r8, %r286;
	mad.lo.s32 	%r162, %r125, %r161, %r295;
	mul.wide.s32 	%rd156, %r162, 4;
	add.s32 	%r163, %r295, %r11;
	mul.wide.s32 	%rd107, %r163, 4;
	add.s64 	%rd157, %rd3, %rd107;
	mov.f32 	%f482, %f451;

BB0_54:
	ld.global.nc.f32 	%f53, [%rd157];
	add.s64 	%rd17, %rd1, %rd156;
	setp.eq.s64	%p34, %rd51, 0;
	mov.f32 	%f454, %f433;
	@%p34 bra 	BB0_56;

	ld.global.nc.f32 	%f290, [%rd17];
	mul.f32 	%f454, %f433, %f290;

BB0_56:
	fma.rn.f32 	%f291, %f431, %f53, %f432;
	add.f32 	%f292, %f291, %f454;
	add.f32 	%f56, %f482, %f292;
	ld.global.nc.f32 	%f57, [%rd157+4];
	mov.f32 	%f455, %f433;
	@%p34 bra 	BB0_58;

	ld.global.nc.f32 	%f293, [%rd17+4];
	mul.f32 	%f455, %f433, %f293;

BB0_58:
	fma.rn.f32 	%f294, %f431, %f57, %f432;
	add.f32 	%f295, %f294, %f455;
	add.f32 	%f60, %f56, %f295;
	ld.global.nc.f32 	%f61, [%rd157+8];
	mov.f32 	%f456, %f433;
	@%p34 bra 	BB0_60;

	ld.global.nc.f32 	%f296, [%rd17+8];
	mul.f32 	%f456, %f433, %f296;

BB0_60:
	fma.rn.f32 	%f297, %f431, %f61, %f432;
	add.f32 	%f298, %f297, %f456;
	add.f32 	%f64, %f60, %f298;
	ld.global.nc.f32 	%f65, [%rd157+12];
	mov.f32 	%f457, %f433;
	@%p34 bra 	BB0_62;

	ld.global.nc.f32 	%f299, [%rd17+12];
	mul.f32 	%f457, %f433, %f299;

BB0_62:
	fma.rn.f32 	%f300, %f431, %f65, %f432;
	add.f32 	%f301, %f300, %f457;
	add.f32 	%f482, %f64, %f301;
	add.s64 	%rd156, %rd156, 16;
	add.s32 	%r295, %r295, 4;
	setp.lt.s32	%p38, %r295, %r125;
	add.s64 	%rd157, %rd157, 16;
	@%p38 bra 	BB0_54;
	bra.uni 	BB0_112;

BB0_65:
	mov.f32 	%f463, %f482;
	mov.f32 	%f482, %f302;

BB0_77:
	setp.lt.u32	%p46, %r125, 4;
	@%p46 bra 	BB0_112;

	add.s32 	%r168, %r8, %r286;
	mad.lo.s32 	%r169, %r125, %r168, %r299;
	mul.wide.s32 	%rd158, %r169, 4;
	add.s32 	%r170, %r299, %r11;
	mul.wide.s32 	%rd116, %r170, 4;
	add.s64 	%rd159, %rd2, %rd116;
	mov.f32 	%f482, %f463;

BB0_79:
	ld.global.nc.f32 	%f86, [%rd159];
	add.s64 	%rd24, %rd1, %rd158;
	setp.eq.s64	%p47, %rd51, 0;
	mov.f32 	%f466, %f433;
	@%p47 bra 	BB0_81;

	ld.global.nc.f32 	%f312, [%rd24];
	mul.f32 	%f466, %f433, %f312;

BB0_81:
	fma.rn.f32 	%f313, %f432, %f86, %f431;
	add.f32 	%f314, %f313, %f466;
	add.f32 	%f89, %f482, %f314;
	ld.global.nc.f32 	%f90, [%rd159+4];
	mov.f32 	%f467, %f433;
	@%p47 bra 	BB0_83;

	ld.global.nc.f32 	%f315, [%rd24+4];
	mul.f32 	%f467, %f433, %f315;

BB0_83:
	fma.rn.f32 	%f316, %f432, %f90, %f431;
	add.f32 	%f317, %f316, %f467;
	add.f32 	%f93, %f89, %f317;
	ld.global.nc.f32 	%f94, [%rd159+8];
	mov.f32 	%f468, %f433;
	@%p47 bra 	BB0_85;

	ld.global.nc.f32 	%f318, [%rd24+8];
	mul.f32 	%f468, %f433, %f318;

BB0_85:
	fma.rn.f32 	%f319, %f432, %f94, %f431;
	add.f32 	%f320, %f319, %f468;
	add.f32 	%f97, %f93, %f320;
	ld.global.nc.f32 	%f98, [%rd159+12];
	mov.f32 	%f469, %f433;
	@%p47 bra 	BB0_87;

	ld.global.nc.f32 	%f321, [%rd24+12];
	mul.f32 	%f469, %f433, %f321;

BB0_87:
	fma.rn.f32 	%f322, %f432, %f98, %f431;
	add.f32 	%f323, %f322, %f469;
	add.f32 	%f482, %f97, %f323;
	add.s64 	%rd158, %rd158, 16;
	add.s32 	%r299, %r299, 4;
	setp.lt.s32	%p51, %r299, %r125;
	add.s64 	%rd159, %rd159, 16;
	@%p51 bra 	BB0_79;
	bra.uni 	BB0_112;

BB0_30:
	mov.f32 	%f443, %f482;
	mov.f32 	%f482, %f241;

BB0_36:
	setp.lt.u32	%p25, %r125, 4;
	@%p25 bra 	BB0_112;

	add.s32 	%r155, %r8, %r286;
	mad.lo.s32 	%r156, %r125, %r155, %r291;
	mul.wide.s32 	%rd155, %r156, 4;
	mov.f32 	%f482, %f443;

BB0_38:
	add.s64 	%rd97, %rd3, %rd155;
	ld.global.nc.f32 	%f257, [%rd97];
	add.s64 	%rd98, %rd2, %rd155;
	ld.global.nc.f32 	%f258, [%rd98];
	mul.f32 	%f259, %f432, %f258;
	fma.rn.f32 	%f260, %f431, %f257, %f259;
	add.f32 	%f261, %f260, %f433;
	add.f32 	%f262, %f482, %f261;
	ld.global.nc.f32 	%f263, [%rd97+4];
	ld.global.nc.f32 	%f264, [%rd98+4];
	mul.f32 	%f265, %f432, %f264;
	fma.rn.f32 	%f266, %f431, %f263, %f265;
	add.f32 	%f267, %f266, %f433;
	add.f32 	%f268, %f262, %f267;
	ld.global.nc.f32 	%f269, [%rd97+8];
	ld.global.nc.f32 	%f270, [%rd98+8];
	mul.f32 	%f271, %f432, %f270;
	fma.rn.f32 	%f272, %f431, %f269, %f271;
	add.f32 	%f273, %f272, %f433;
	add.f32 	%f274, %f268, %f273;
	ld.global.nc.f32 	%f275, [%rd97+12];
	ld.global.nc.f32 	%f276, [%rd98+12];
	mul.f32 	%f277, %f432, %f276;
	fma.rn.f32 	%f278, %f431, %f275, %f277;
	add.f32 	%f279, %f278, %f433;
	add.f32 	%f482, %f274, %f279;
	add.s64 	%rd155, %rd155, 16;
	add.s32 	%r291, %r291, 4;
	setp.lt.s32	%p26, %r291, %r125;
	@%p26 bra 	BB0_38;
	bra.uni 	BB0_112;

BB0_20:
	mov.f32 	%f438, %f482;
	mov.f32 	%f482, %f195;

BB0_26:
	setp.lt.u32	%p20, %r125, 4;
	@%p20 bra 	BB0_112;

	add.s32 	%r147, %r8, %r286;
	mad.lo.s32 	%r148, %r125, %r147, %r287;
	mul.wide.s32 	%rd154, %r148, 4;
	mov.f32 	%f482, %f438;

BB0_28:
	add.s64 	%rd88, %rd3, %rd154;
	ld.global.nc.f32 	%f214, [%rd88];
	add.s64 	%rd89, %rd2, %rd154;
	ld.global.nc.f32 	%f215, [%rd89];
	mul.f32 	%f216, %f432, %f215;
	add.s64 	%rd90, %rd1, %rd154;
	ld.global.nc.f32 	%f217, [%rd90];
	fma.rn.f32 	%f218, %f431, %f214, %f216;
	fma.rn.f32 	%f219, %f433, %f217, %f218;
	add.f32 	%f220, %f482, %f219;
	ld.global.nc.f32 	%f221, [%rd88+4];
	ld.global.nc.f32 	%f222, [%rd89+4];
	mul.f32 	%f223, %f432, %f222;
	ld.global.nc.f32 	%f224, [%rd90+4];
	fma.rn.f32 	%f225, %f431, %f221, %f223;
	fma.rn.f32 	%f226, %f433, %f224, %f225;
	add.f32 	%f227, %f220, %f226;
	ld.global.nc.f32 	%f228, [%rd88+8];
	ld.global.nc.f32 	%f229, [%rd89+8];
	mul.f32 	%f230, %f432, %f229;
	ld.global.nc.f32 	%f231, [%rd90+8];
	fma.rn.f32 	%f232, %f431, %f228, %f230;
	fma.rn.f32 	%f233, %f433, %f231, %f232;
	add.f32 	%f234, %f227, %f233;
	ld.global.nc.f32 	%f235, [%rd88+12];
	ld.global.nc.f32 	%f236, [%rd89+12];
	mul.f32 	%f237, %f432, %f236;
	ld.global.nc.f32 	%f238, [%rd90+12];
	fma.rn.f32 	%f239, %f431, %f235, %f237;
	fma.rn.f32 	%f240, %f433, %f238, %f239;
	add.f32 	%f482, %f234, %f240;
	add.s64 	%rd154, %rd154, 16;
	add.s32 	%r287, %r287, 4;
	setp.lt.s32	%p21, %r287, %r125;
	@%p21 bra 	BB0_28;

BB0_112:
	add.s32 	%r286, %r286, 1;
	setp.lt.s32	%p64, %r286, %r126;
	@%p64 bra 	BB0_15;

BB0_113:
	add.s32 	%r285, %r285, 1;
	setp.lt.s32	%p65, %r285, %r127;
	@%p65 bra 	BB0_13;

BB0_114:
	ld.param.f32 	%f426, [lltorque21_param_26];
	add.u64 	%rd30, %SPL, 0;
	mul.f32 	%f491, %f429, %f426;
	abs.f32 	%f132, %f491;
	setp.neu.f32	%p66, %f132, 0f7F800000;
	mov.f32 	%f485, %f491;
	@%p66 bra 	BB0_116;

	mov.f32 	%f339, 0f00000000;
	mul.rn.f32 	%f485, %f491, %f339;

BB0_116:
	mul.f32 	%f340, %f485, 0f3F22F983;
	cvt.rni.s32.f32	%r316, %f340;
	cvt.rn.f32.s32	%f341, %r316;
	neg.f32 	%f342, %f341;
	mov.f32 	%f343, 0f3FC90FDA;
	fma.rn.f32 	%f344, %f342, %f343, %f485;
	mov.f32 	%f345, 0f33A22168;
	fma.rn.f32 	%f346, %f342, %f345, %f344;
	mov.f32 	%f347, 0f27C234C5;
	fma.rn.f32 	%f486, %f342, %f347, %f346;
	abs.f32 	%f348, %f485;
	add.s64 	%rd31, %rd30, 24;
	setp.leu.f32	%p67, %f348, 0f47CE4780;
	@%p67 bra 	BB0_127;

	mov.b32 	 %r55, %f485;
	shr.u32 	%r56, %r55, 23;
	shl.b32 	%r181, %r55, 8;
	or.b32  	%r57, %r181, -2147483648;
	mov.u32 	%r308, 0;
	mov.u64 	%rd161, __cudart_i2opi_f;
	mov.u32 	%r307, -6;
	mov.u64 	%rd162, %rd30;

BB0_118:
	.pragma "nounroll";
	ld.const.u32 	%r184, [%rd161];
	// inline asm
	{
	mad.lo.cc.u32   %r182, %r184, %r57, %r308;
	madc.hi.u32     %r308, %r184, %r57,  0;
	}
	// inline asm
	st.local.u32 	[%rd162], %r182;
	add.s64 	%rd162, %rd162, 4;
	add.s64 	%rd161, %rd161, 4;
	add.s32 	%r307, %r307, 1;
	setp.ne.s32	%p68, %r307, 0;
	@%p68 bra 	BB0_118;

	and.b32  	%r187, %r56, 255;
	add.s32 	%r188, %r187, -128;
	shr.u32 	%r189, %r188, 5;
	and.b32  	%r62, %r55, -2147483648;
	st.local.u32 	[%rd31], %r308;
	mov.u32 	%r190, 6;
	sub.s32 	%r191, %r190, %r189;
	mul.wide.s32 	%rd124, %r191, 4;
	add.s64 	%rd36, %rd30, %rd124;
	ld.local.u32 	%r309, [%rd36];
	ld.local.u32 	%r310, [%rd36+-4];
	and.b32  	%r65, %r56, 31;
	setp.eq.s32	%p69, %r65, 0;
	@%p69 bra 	BB0_121;

	mov.u32 	%r192, 32;
	sub.s32 	%r193, %r192, %r65;
	shr.u32 	%r194, %r310, %r193;
	shl.b32 	%r195, %r309, %r65;
	add.s32 	%r309, %r194, %r195;
	ld.local.u32 	%r196, [%rd36+-8];
	shr.u32 	%r197, %r196, %r193;
	shl.b32 	%r198, %r310, %r65;
	add.s32 	%r310, %r197, %r198;

BB0_121:
	shr.u32 	%r199, %r310, 30;
	shl.b32 	%r200, %r309, 2;
	add.s32 	%r311, %r199, %r200;
	shl.b32 	%r71, %r310, 2;
	shr.u32 	%r201, %r311, 31;
	shr.u32 	%r202, %r309, 30;
	add.s32 	%r72, %r201, %r202;
	setp.eq.s32	%p70, %r201, 0;
	@%p70 bra 	BB0_122;

	not.b32 	%r203, %r311;
	neg.s32 	%r313, %r71;
	setp.eq.s32	%p71, %r71, 0;
	selp.u32	%r204, 1, 0, %p71;
	add.s32 	%r311, %r204, %r203;
	xor.b32  	%r312, %r62, -2147483648;
	bra.uni 	BB0_124;

BB0_122:
	mov.u32 	%r312, %r62;
	mov.u32 	%r313, %r71;

BB0_124:
	clz.b32 	%r315, %r311;
	setp.eq.s32	%p72, %r315, 0;
	shl.b32 	%r205, %r311, %r315;
	mov.u32 	%r206, 32;
	sub.s32 	%r207, %r206, %r315;
	shr.u32 	%r208, %r313, %r207;
	add.s32 	%r209, %r208, %r205;
	selp.b32	%r80, %r311, %r209, %p72;
	mov.u32 	%r210, -921707870;
	mul.hi.u32 	%r314, %r80, %r210;
	setp.eq.s32	%p73, %r62, 0;
	neg.s32 	%r211, %r72;
	selp.b32	%r316, %r72, %r211, %p73;
	setp.lt.s32	%p74, %r314, 1;
	@%p74 bra 	BB0_126;

	mul.lo.s32 	%r212, %r80, -921707870;
	shr.u32 	%r213, %r212, 31;
	shl.b32 	%r214, %r314, 1;
	add.s32 	%r314, %r213, %r214;
	add.s32 	%r315, %r315, 1;

BB0_126:
	mov.u32 	%r215, 126;
	sub.s32 	%r216, %r215, %r315;
	shl.b32 	%r217, %r216, 23;
	add.s32 	%r218, %r314, 1;
	shr.u32 	%r219, %r218, 7;
	add.s32 	%r220, %r219, 1;
	shr.u32 	%r221, %r220, 1;
	add.s32 	%r222, %r221, %r217;
	or.b32  	%r223, %r222, %r312;
	mov.b32 	 %f486, %r223;

BB0_127:
	mul.rn.f32 	%f138, %f486, %f486;
	and.b32  	%r88, %r316, 1;
	setp.eq.s32	%p75, %r88, 0;
	@%p75 bra 	BB0_129;

	mov.f32 	%f349, 0fBAB6061A;
	mov.f32 	%f350, 0f37CCF5CE;
	fma.rn.f32 	%f487, %f350, %f138, %f349;
	bra.uni 	BB0_130;

BB0_129:
	mov.f32 	%f351, 0f3C08839E;
	mov.f32 	%f352, 0fB94CA1F9;
	fma.rn.f32 	%f487, %f352, %f138, %f351;

BB0_130:
	@%p75 bra 	BB0_132;

	mov.f32 	%f353, 0f3D2AAAA5;
	fma.rn.f32 	%f354, %f487, %f138, %f353;
	mov.f32 	%f355, 0fBF000000;
	fma.rn.f32 	%f488, %f354, %f138, %f355;
	bra.uni 	BB0_133;

BB0_132:
	mov.f32 	%f356, 0fBE2AAAA3;
	fma.rn.f32 	%f357, %f487, %f138, %f356;
	mov.f32 	%f358, 0f00000000;
	fma.rn.f32 	%f488, %f357, %f138, %f358;

BB0_133:
	fma.rn.f32 	%f489, %f488, %f486, %f486;
	@%p75 bra 	BB0_135;

	mov.f32 	%f359, 0f3F800000;
	fma.rn.f32 	%f489, %f488, %f138, %f359;

BB0_135:
	and.b32  	%r224, %r316, 2;
	setp.eq.s32	%p78, %r224, 0;
	@%p78 bra 	BB0_137;

	mov.f32 	%f360, 0f00000000;
	mov.f32 	%f361, 0fBF800000;
	fma.rn.f32 	%f489, %f489, %f361, %f360;

BB0_137:
	mov.u32 	%r284, %tid.z;
	mov.u32 	%r283, %ctaid.z;
	mov.u32 	%r282, %ntid.z;
	mov.u32 	%r281, %tid.y;
	mov.u32 	%r280, %ctaid.y;
	mov.u32 	%r279, %ntid.y;
	mad.lo.s32 	%r278, %r279, %r280, %r281;
	mad.lo.s32 	%r277, %r282, %r283, %r284;
	mov.u32 	%r276, %tid.x;
	mov.u32 	%r275, %ctaid.x;
	mov.u32 	%r274, %ntid.x;
	mad.lo.s32 	%r273, %r274, %r275, %r276;
	mad.lo.s32 	%r272, %r277, %r126, %r278;
	mad.lo.s32 	%r271, %r272, %r125, %r273;
	ld.param.u64 	%rd148, [lltorque21_param_9];
	cvta.to.global.u64 	%rd125, %rd148;
	mul.f32 	%f362, %f482, %f489;
	mul.wide.s32 	%rd126, %r271, 4;
	add.s64 	%rd127, %rd125, %rd126;
	ld.global.f32 	%f363, [%rd127];
	fma.rn.f32 	%f150, %f11, %f362, %f363;
	st.global.f32 	[%rd127], %f150;
	@%p66 bra 	BB0_139;

	mov.f32 	%f364, 0f00000000;
	mul.rn.f32 	%f491, %f491, %f364;

BB0_139:
	mul.f32 	%f365, %f491, 0f3F22F983;
	cvt.rni.s32.f32	%r326, %f365;
	cvt.rn.f32.s32	%f366, %r326;
	neg.f32 	%f367, %f366;
	fma.rn.f32 	%f369, %f367, %f343, %f491;
	fma.rn.f32 	%f371, %f367, %f345, %f369;
	fma.rn.f32 	%f492, %f367, %f347, %f371;
	abs.f32 	%f373, %f491;
	setp.leu.f32	%p80, %f373, 0f47CE4780;
	@%p80 bra 	BB0_150;

	mov.b32 	 %r90, %f491;
	shr.u32 	%r91, %r90, 23;
	shl.b32 	%r227, %r90, 8;
	or.b32  	%r92, %r227, -2147483648;
	mov.u32 	%r318, 0;
	mov.u64 	%rd163, __cudart_i2opi_f;
	mov.u32 	%r317, -6;
	mov.u64 	%rd164, %rd30;

BB0_141:
	.pragma "nounroll";
	ld.const.u32 	%r230, [%rd163];
	// inline asm
	{
	mad.lo.cc.u32   %r228, %r230, %r92, %r318;
	madc.hi.u32     %r318, %r230, %r92,  0;
	}
	// inline asm
	st.local.u32 	[%rd164], %r228;
	add.s64 	%rd164, %rd164, 4;
	add.s64 	%rd163, %rd163, 4;
	add.s32 	%r317, %r317, 1;
	setp.ne.s32	%p81, %r317, 0;
	@%p81 bra 	BB0_141;

	and.b32  	%r233, %r91, 255;
	add.s32 	%r234, %r233, -128;
	shr.u32 	%r235, %r234, 5;
	and.b32  	%r97, %r90, -2147483648;
	st.local.u32 	[%rd31], %r318;
	mov.u32 	%r236, 6;
	sub.s32 	%r237, %r236, %r235;
	mul.wide.s32 	%rd129, %r237, 4;
	add.s64 	%rd41, %rd30, %rd129;
	ld.local.u32 	%r319, [%rd41];
	ld.local.u32 	%r320, [%rd41+-4];
	and.b32  	%r100, %r91, 31;
	setp.eq.s32	%p82, %r100, 0;
	@%p82 bra 	BB0_144;

	mov.u32 	%r238, 32;
	sub.s32 	%r239, %r238, %r100;
	shr.u32 	%r240, %r320, %r239;
	shl.b32 	%r241, %r319, %r100;
	add.s32 	%r319, %r240, %r241;
	ld.local.u32 	%r242, [%rd41+-8];
	shr.u32 	%r243, %r242, %r239;
	shl.b32 	%r244, %r320, %r100;
	add.s32 	%r320, %r243, %r244;

BB0_144:
	shr.u32 	%r245, %r320, 30;
	shl.b32 	%r246, %r319, 2;
	add.s32 	%r321, %r245, %r246;
	shl.b32 	%r106, %r320, 2;
	shr.u32 	%r247, %r321, 31;
	shr.u32 	%r248, %r319, 30;
	add.s32 	%r107, %r247, %r248;
	setp.eq.s32	%p83, %r247, 0;
	@%p83 bra 	BB0_145;

	not.b32 	%r249, %r321;
	neg.s32 	%r323, %r106;
	setp.eq.s32	%p84, %r106, 0;
	selp.u32	%r250, 1, 0, %p84;
	add.s32 	%r321, %r250, %r249;
	xor.b32  	%r322, %r97, -2147483648;
	bra.uni 	BB0_147;

BB0_145:
	mov.u32 	%r322, %r97;
	mov.u32 	%r323, %r106;

BB0_147:
	clz.b32 	%r325, %r321;
	setp.eq.s32	%p85, %r325, 0;
	shl.b32 	%r251, %r321, %r325;
	mov.u32 	%r252, 32;
	sub.s32 	%r253, %r252, %r325;
	shr.u32 	%r254, %r323, %r253;
	add.s32 	%r255, %r254, %r251;
	selp.b32	%r115, %r321, %r255, %p85;
	mov.u32 	%r256, -921707870;
	mul.hi.u32 	%r324, %r115, %r256;
	setp.eq.s32	%p86, %r97, 0;
	neg.s32 	%r257, %r107;
	selp.b32	%r326, %r107, %r257, %p86;
	setp.lt.s32	%p87, %r324, 1;
	@%p87 bra 	BB0_149;

	mul.lo.s32 	%r258, %r115, -921707870;
	shr.u32 	%r259, %r258, 31;
	shl.b32 	%r260, %r324, 1;
	add.s32 	%r324, %r259, %r260;
	add.s32 	%r325, %r325, 1;

BB0_149:
	mov.u32 	%r261, 126;
	sub.s32 	%r262, %r261, %r325;
	shl.b32 	%r263, %r262, 23;
	add.s32 	%r264, %r324, 1;
	shr.u32 	%r265, %r264, 7;
	add.s32 	%r266, %r265, 1;
	shr.u32 	%r267, %r266, 1;
	add.s32 	%r268, %r267, %r263;
	or.b32  	%r269, %r268, %r322;
	mov.b32 	 %f492, %r269;

BB0_150:
	mul.rn.f32 	%f156, %f492, %f492;
	add.s32 	%r123, %r326, 1;
	and.b32  	%r124, %r123, 1;
	setp.eq.s32	%p88, %r124, 0;
	@%p88 bra 	BB0_152;

	mov.f32 	%f374, 0fBAB6061A;
	mov.f32 	%f375, 0f37CCF5CE;
	fma.rn.f32 	%f493, %f375, %f156, %f374;
	bra.uni 	BB0_153;

BB0_152:
	mov.f32 	%f376, 0f3C08839E;
	mov.f32 	%f377, 0fB94CA1F9;
	fma.rn.f32 	%f493, %f377, %f156, %f376;

BB0_153:
	@%p88 bra 	BB0_155;

	mov.f32 	%f378, 0f3D2AAAA5;
	fma.rn.f32 	%f379, %f493, %f156, %f378;
	mov.f32 	%f380, 0fBF000000;
	fma.rn.f32 	%f494, %f379, %f156, %f380;
	bra.uni 	BB0_156;

BB0_155:
	mov.f32 	%f381, 0fBE2AAAA3;
	fma.rn.f32 	%f382, %f493, %f156, %f381;
	mov.f32 	%f383, 0f00000000;
	fma.rn.f32 	%f494, %f382, %f156, %f383;

BB0_156:
	fma.rn.f32 	%f495, %f494, %f492, %f492;
	@%p88 bra 	BB0_158;

	mov.f32 	%f384, 0f3F800000;
	fma.rn.f32 	%f495, %f494, %f156, %f384;

BB0_158:
	and.b32  	%r270, %r123, 2;
	setp.eq.s32	%p91, %r270, 0;
	@%p91 bra 	BB0_160;

	mov.f32 	%f385, 0f00000000;
	mov.f32 	%f386, 0fBF800000;
	fma.rn.f32 	%f495, %f495, %f386, %f385;

BB0_160:
	ld.param.u64 	%rd153, [lltorque21_param_8];
	ld.param.u64 	%rd152, [lltorque21_param_28];
	ld.param.f32 	%f427, [lltorque21_param_27];
	ld.param.u64 	%rd151, [lltorque21_param_0];
	ld.param.u64 	%rd150, [lltorque21_param_1];
	ld.param.u64 	%rd149, [lltorque21_param_2];
	cvta.to.global.u64 	%rd42, %rd149;
	cvta.to.global.u64 	%rd43, %rd150;
	cvta.to.global.u64 	%rd44, %rd151;
	cvta.to.global.u64 	%rd45, %rd152;
	cvta.to.global.u64 	%rd130, %rd153;
	cvta.to.global.u64 	%rd131, %rd53;
	cvta.to.global.u64 	%rd132, %rd52;
	cvta.to.global.u64 	%rd133, %rd56;
	mul.f32 	%f387, %f482, %f495;
	add.s64 	%rd135, %rd133, %rd126;
	ld.global.f32 	%f388, [%rd135];
	fma.rn.f32 	%f389, %f11, %f387, %f388;
	st.global.f32 	[%rd135], %f389;
	mul.f32 	%f390, %f489, %f389;
	mul.f32 	%f391, %f495, %f150;
	sub.f32 	%f392, %f391, %f390;
	cvt.f64.f32	%fd3, %f427;
	mul.f64 	%fd4, %fd3, 0d470D38642367D29C;
	cvt.f64.f32	%fd5, %f430;
	mul.f64 	%fd6, %fd4, %fd5;
	cvt.rn.f32.f64	%f393, %fd6;
	mul.f32 	%f394, %f393, %f392;
	mul.f32 	%f168, %f431, %f394;
	mul.f32 	%f169, %f432, %f394;
	mul.f32 	%f170, %f433, %f394;
	add.s64 	%rd136, %rd3, %rd126;
	ld.global.nc.f32 	%f171, [%rd136];
	add.s64 	%rd137, %rd2, %rd126;
	ld.global.nc.f32 	%f172, [%rd137];
	add.s64 	%rd138, %rd1, %rd126;
	ld.global.nc.f32 	%f173, [%rd138];
	add.s64 	%rd139, %rd132, %rd126;
	ld.global.nc.f32 	%f174, [%rd139];
	add.s64 	%rd140, %rd131, %rd126;
	ld.global.nc.f32 	%f175, [%rd140];
	add.s64 	%rd141, %rd130, %rd126;
	ld.global.nc.f32 	%f176, [%rd141];
	setp.eq.s64	%p92, %rd152, 0;
	@%p92 bra 	BB0_162;

	add.s64 	%rd143, %rd45, %rd126;
	ld.global.nc.f32 	%f395, [%rd143];
	mul.f32 	%f497, %f395, %f497;

BB0_162:
	sub.f32 	%f396, %f176, %f170;
	mul.f32 	%f397, %f172, %f396;
	sub.f32 	%f398, %f175, %f169;
	mul.f32 	%f399, %f173, %f398;
	sub.f32 	%f400, %f397, %f399;
	sub.f32 	%f401, %f174, %f168;
	mul.f32 	%f402, %f173, %f401;
	mul.f32 	%f403, %f171, %f396;
	sub.f32 	%f404, %f402, %f403;
	mul.f32 	%f405, %f171, %f398;
	mul.f32 	%f406, %f172, %f401;
	sub.f32 	%f407, %f405, %f406;
	fma.rn.f32 	%f408, %f497, %f497, 0f3F800000;
	mov.f32 	%f409, 0fBF800000;
	div.rn.f32 	%f410, %f409, %f408;
	mul.f32 	%f411, %f172, %f407;
	mul.f32 	%f412, %f173, %f404;
	sub.f32 	%f413, %f411, %f412;
	mul.f32 	%f414, %f173, %f400;
	mul.f32 	%f415, %f171, %f407;
	sub.f32 	%f416, %f414, %f415;
	mul.f32 	%f417, %f171, %f404;
	mul.f32 	%f418, %f172, %f400;
	sub.f32 	%f419, %f417, %f418;
	fma.rn.f32 	%f420, %f413, %f497, %f400;
	fma.rn.f32 	%f421, %f416, %f497, %f404;
	fma.rn.f32 	%f422, %f419, %f497, %f407;
	mul.f32 	%f423, %f410, %f420;
	mul.f32 	%f424, %f410, %f421;
	mul.f32 	%f425, %f410, %f422;
	add.s64 	%rd145, %rd44, %rd126;
	st.global.f32 	[%rd145], %f423;
	add.s64 	%rd146, %rd43, %rd126;
	st.global.f32 	[%rd146], %f424;
	add.s64 	%rd147, %rd42, %rd126;
	st.global.f32 	[%rd147], %f425;

BB0_163:
	ret;
}


`
   lltorque21_ptx_61 = `
.version 6.4
.target sm_61
.address_size 64

	// .globl	lltorque21
.const .align 4 .b8 __cudart_i2opi_f[24] = {65, 144, 67, 60, 153, 149, 98, 219, 192, 221, 52, 245, 209, 87, 39, 252, 41, 21, 68, 78, 110, 131, 249, 162};

.visible .entry lltorque21(
	.param .u64 lltorque21_param_0,
	.param .u64 lltorque21_param_1,
	.param .u64 lltorque21_param_2,
	.param .u64 lltorque21_param_3,
	.param .u64 lltorque21_param_4,
	.param .u64 lltorque21_param_5,
	.param .u64 lltorque21_param_6,
	.param .u64 lltorque21_param_7,
	.param .u64 lltorque21_param_8,
	.param .u64 lltorque21_param_9,
	.param .u64 lltorque21_param_10,
	.param .u64 lltorque21_param_11,
	.param .u64 lltorque21_param_12,
	.param .u64 lltorque21_param_13,
	.param .u64 lltorque21_param_14,
	.param .u64 lltorque21_param_15,
	.param .f32 lltorque21_param_16,
	.param .u64 lltorque21_param_17,
	.param .f32 lltorque21_param_18,
	.param .u64 lltorque21_param_19,
	.param .f32 lltorque21_param_20,
	.param .u64 lltorque21_param_21,
	.param .f32 lltorque21_param_22,
	.param .u64 lltorque21_param_23,
	.param .f32 lltorque21_param_24,
	.param .f32 lltorque21_param_25,
	.param .f32 lltorque21_param_26,
	.param .f32 lltorque21_param_27,
	.param .u64 lltorque21_param_28,
	.param .f32 lltorque21_param_29,
	.param .u32 lltorque21_param_30,
	.param .u32 lltorque21_param_31,
	.param .u32 lltorque21_param_32,
	.param .u8 lltorque21_param_33
)
{
	.local .align 4 .b8 	__local_depot0[28];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<93>;
	.reg .f32 	%f<498>;
	.reg .b32 	%r<327>;
	.reg .f64 	%fd<7>;
	.reg .b64 	%rd<165>;


	mov.u64 	%SPL, __local_depot0;
	ld.param.u64 	%rd49, [lltorque21_param_3];
	ld.param.u64 	%rd50, [lltorque21_param_4];
	ld.param.u64 	%rd51, [lltorque21_param_5];
	ld.param.u64 	%rd52, [lltorque21_param_6];
	ld.param.u64 	%rd53, [lltorque21_param_7];
	ld.param.u64 	%rd56, [lltorque21_param_12];
	ld.param.u64 	%rd57, [lltorque21_param_15];
	ld.param.f32 	%f429, [lltorque21_param_16];
	ld.param.u64 	%rd58, [lltorque21_param_17];
	ld.param.f32 	%f430, [lltorque21_param_18];
	ld.param.u64 	%rd59, [lltorque21_param_19];
	ld.param.f32 	%f431, [lltorque21_param_20];
	ld.param.u64 	%rd60, [lltorque21_param_21];
	ld.param.f32 	%f432, [lltorque21_param_22];
	ld.param.u64 	%rd61, [lltorque21_param_23];
	ld.param.f32 	%f433, [lltorque21_param_24];
	ld.param.f32 	%f497, [lltorque21_param_29];
	ld.param.u32 	%r125, [lltorque21_param_30];
	ld.param.u32 	%r126, [lltorque21_param_31];
	ld.param.u32 	%r127, [lltorque21_param_32];
	cvta.to.global.u64 	%rd1, %rd51;
	cvta.to.global.u64 	%rd2, %rd50;
	cvta.to.global.u64 	%rd3, %rd49;
	mov.u32 	%r128, %ntid.x;
	mov.u32 	%r129, %ctaid.x;
	mov.u32 	%r130, %tid.x;
	mad.lo.s32 	%r1, %r128, %r129, %r130;
	mov.u32 	%r131, %ntid.y;
	mov.u32 	%r132, %ctaid.y;
	mov.u32 	%r133, %tid.y;
	mad.lo.s32 	%r2, %r131, %r132, %r133;
	mov.u32 	%r134, %ntid.z;
	mov.u32 	%r135, %ctaid.z;
	mov.u32 	%r136, %tid.z;
	mad.lo.s32 	%r3, %r134, %r135, %r136;
	setp.ge.s32	%p1, %r2, %r126;
	setp.ge.s32	%p2, %r1, %r125;
	or.pred  	%p3, %p1, %p2;
	setp.ge.s32	%p4, %r3, %r127;
	or.pred  	%p5, %p3, %p4;
	@%p5 bra 	BB0_163;

	mad.lo.s32 	%r137, %r3, %r126, %r2;
	mad.lo.s32 	%r4, %r137, %r125, %r1;
	setp.eq.s64	%p6, %rd57, 0;
	@%p6 bra 	BB0_3;

	cvta.to.global.u64 	%rd63, %rd57;
	mul.wide.s32 	%rd64, %r4, 4;
	add.s64 	%rd65, %rd63, %rd64;
	ld.global.nc.f32 	%f188, [%rd65];
	mul.f32 	%f429, %f188, %f429;

BB0_3:
	setp.eq.s64	%p7, %rd58, 0;
	@%p7 bra 	BB0_5;

	cvta.to.global.u64 	%rd66, %rd58;
	mul.wide.s32 	%rd67, %r4, 4;
	add.s64 	%rd68, %rd66, %rd67;
	ld.global.nc.f32 	%f189, [%rd68];
	mul.f32 	%f430, %f189, %f430;

BB0_5:
	setp.eq.s64	%p8, %rd59, 0;
	@%p8 bra 	BB0_7;

	cvta.to.global.u64 	%rd69, %rd59;
	mul.wide.s32 	%rd70, %r4, 4;
	add.s64 	%rd71, %rd69, %rd70;
	ld.global.nc.f32 	%f190, [%rd71];
	mul.f32 	%f431, %f190, %f431;

BB0_7:
	setp.eq.s64	%p9, %rd60, 0;
	@%p9 bra 	BB0_9;

	cvta.to.global.u64 	%rd72, %rd60;
	mul.wide.s32 	%rd73, %r4, 4;
	add.s64 	%rd74, %rd72, %rd73;
	ld.global.nc.f32 	%f191, [%rd74];
	mul.f32 	%f432, %f191, %f432;

BB0_9:
	setp.eq.s64	%p10, %rd61, 0;
	@%p10 bra 	BB0_11;

	cvta.to.global.u64 	%rd75, %rd61;
	mul.wide.s32 	%rd76, %r4, 4;
	add.s64 	%rd77, %rd75, %rd76;
	ld.global.nc.f32 	%f192, [%rd77];
	mul.f32 	%f433, %f192, %f433;

BB0_11:
	ld.param.f32 	%f428, [lltorque21_param_25];
	cvt.f64.f32	%fd1, %f428;
	div.rn.f64 	%fd2, %fd1, 0d42447BB7F7C00000;
	cvt.rn.f32.f64	%f11, %fd2;
	mov.f32 	%f482, 0f00000000;
	setp.lt.s32	%p11, %r127, 1;
	@%p11 bra 	BB0_114;

	and.b32  	%r5, %r125, 3;
	add.f32 	%f15, %f431, %f432;
	mul.lo.s32 	%r6, %r126, %r125;
	mov.f32 	%f482, 0f00000000;
	mov.u32 	%r285, 0;

BB0_13:
	setp.lt.s32	%p12, %r126, 1;
	@%p12 bra 	BB0_113;

	mul.lo.s32 	%r8, %r285, %r126;
	mul.lo.s32 	%r9, %r6, %r285;
	mov.u32 	%r286, 0;

BB0_15:
	mad.lo.s32 	%r11, %r125, %r286, %r9;
	setp.lt.s32	%p13, %r125, 1;
	@%p13 bra 	BB0_112;

	setp.eq.s64	%p14, %rd49, 0;
	add.s32 	%r140, %r286, %r8;
	mul.lo.s32 	%r12, %r140, %r125;
	mul.wide.s32 	%rd78, %r12, 4;
	add.s64 	%rd4, %rd2, %rd78;
	add.s64 	%rd5, %rd1, %rd78;
	@%p14 bra 	BB0_63;
	bra.uni 	BB0_17;

BB0_63:
	setp.eq.s64	%p39, %rd50, 0;
	@%p39 bra 	BB0_88;
	bra.uni 	BB0_64;

BB0_88:
	mov.u32 	%r303, 0;
	mov.f32 	%f324, 0f00000000;
	setp.eq.s32	%p52, %r5, 0;
	@%p52 bra 	BB0_89;

	setp.eq.s32	%p53, %r5, 1;
	@%p53 bra 	BB0_98;

	setp.eq.s32	%p54, %r5, 2;
	@%p54 bra 	BB0_95;

	setp.eq.s64	%p55, %rd51, 0;
	mov.f32 	%f470, %f433;
	@%p55 bra 	BB0_94;

	ld.global.nc.f32 	%f325, [%rd5];
	mul.f32 	%f470, %f433, %f325;

BB0_94:
	add.f32 	%f326, %f15, %f470;
	add.f32 	%f482, %f482, %f326;
	mov.u32 	%r303, 1;

BB0_95:
	setp.eq.s64	%p56, %rd51, 0;
	mov.f32 	%f472, %f433;
	@%p56 bra 	BB0_97;

	add.s32 	%r175, %r303, %r12;
	mul.wide.s32 	%rd117, %r175, 4;
	add.s64 	%rd118, %rd1, %rd117;
	ld.global.nc.f32 	%f327, [%rd118];
	mul.f32 	%f472, %f433, %f327;

BB0_97:
	add.f32 	%f328, %f15, %f472;
	add.f32 	%f482, %f482, %f328;
	add.s32 	%r303, %r303, 1;

BB0_98:
	setp.eq.s64	%p57, %rd51, 0;
	mov.f32 	%f474, %f433;
	@%p57 bra 	BB0_100;

	add.s32 	%r176, %r303, %r12;
	mul.wide.s32 	%rd119, %r176, 4;
	add.s64 	%rd120, %rd1, %rd119;
	ld.global.nc.f32 	%f329, [%rd120];
	mul.f32 	%f474, %f433, %f329;

BB0_100:
	add.f32 	%f330, %f15, %f474;
	add.f32 	%f475, %f482, %f330;
	add.s32 	%r303, %r303, 1;
	mov.f32 	%f482, %f475;
	bra.uni 	BB0_101;

BB0_17:
	setp.eq.s64	%p15, %rd50, 0;
	add.s64 	%rd6, %rd3, %rd78;
	@%p15 bra 	BB0_39;
	bra.uni 	BB0_18;

BB0_39:
	mov.u32 	%r295, 0;
	mov.f32 	%f280, 0f00000000;
	setp.eq.s32	%p27, %r5, 0;
	@%p27 bra 	BB0_40;

	setp.eq.s32	%p28, %r5, 1;
	@%p28 bra 	BB0_49;

	setp.eq.s32	%p29, %r5, 2;
	@%p29 bra 	BB0_46;

	setp.eq.s64	%p30, %rd51, 0;
	ld.global.nc.f32 	%f36, [%rd6];
	mov.f32 	%f446, %f433;
	@%p30 bra 	BB0_45;

	ld.global.nc.f32 	%f281, [%rd5];
	mul.f32 	%f446, %f433, %f281;

BB0_45:
	fma.rn.f32 	%f282, %f431, %f36, %f432;
	add.f32 	%f283, %f282, %f446;
	add.f32 	%f482, %f482, %f283;
	mov.u32 	%r295, 1;

BB0_46:
	add.s32 	%r28, %r295, %r12;
	mul.wide.s32 	%rd99, %r28, 4;
	add.s64 	%rd100, %rd3, %rd99;
	ld.global.nc.f32 	%f41, [%rd100];
	setp.eq.s64	%p31, %rd51, 0;
	mov.f32 	%f448, %f433;
	@%p31 bra 	BB0_48;

	add.s64 	%rd102, %rd1, %rd99;
	ld.global.nc.f32 	%f284, [%rd102];
	mul.f32 	%f448, %f433, %f284;

BB0_48:
	fma.rn.f32 	%f285, %f431, %f41, %f432;
	add.f32 	%f286, %f285, %f448;
	add.f32 	%f482, %f482, %f286;
	add.s32 	%r295, %r295, 1;

BB0_49:
	add.s32 	%r31, %r295, %r12;
	mul.wide.s32 	%rd103, %r31, 4;
	add.s64 	%rd104, %rd3, %rd103;
	ld.global.nc.f32 	%f46, [%rd104];
	setp.eq.s64	%p32, %rd51, 0;
	mov.f32 	%f450, %f433;
	@%p32 bra 	BB0_51;

	add.s64 	%rd106, %rd1, %rd103;
	ld.global.nc.f32 	%f287, [%rd106];
	mul.f32 	%f450, %f433, %f287;

BB0_51:
	fma.rn.f32 	%f288, %f431, %f46, %f432;
	add.f32 	%f289, %f288, %f450;
	add.f32 	%f451, %f482, %f289;
	add.s32 	%r295, %r295, 1;
	mov.f32 	%f482, %f451;
	bra.uni 	BB0_52;

BB0_64:
	mov.u32 	%r299, 0;
	mov.f32 	%f302, 0f00000000;
	setp.eq.s32	%p40, %r5, 0;
	@%p40 bra 	BB0_65;

	setp.eq.s32	%p41, %r5, 1;
	@%p41 bra 	BB0_74;

	setp.eq.s32	%p42, %r5, 2;
	@%p42 bra 	BB0_71;

	setp.eq.s64	%p43, %rd51, 0;
	ld.global.nc.f32 	%f69, [%rd4];
	mov.f32 	%f458, %f433;
	@%p43 bra 	BB0_70;

	ld.global.nc.f32 	%f303, [%rd5];
	mul.f32 	%f458, %f433, %f303;

BB0_70:
	fma.rn.f32 	%f304, %f432, %f69, %f431;
	add.f32 	%f305, %f304, %f458;
	add.f32 	%f482, %f482, %f305;
	mov.u32 	%r299, 1;

BB0_71:
	add.s32 	%r37, %r299, %r12;
	mul.wide.s32 	%rd108, %r37, 4;
	add.s64 	%rd109, %rd2, %rd108;
	ld.global.nc.f32 	%f74, [%rd109];
	setp.eq.s64	%p44, %rd51, 0;
	mov.f32 	%f460, %f433;
	@%p44 bra 	BB0_73;

	add.s64 	%rd111, %rd1, %rd108;
	ld.global.nc.f32 	%f306, [%rd111];
	mul.f32 	%f460, %f433, %f306;

BB0_73:
	fma.rn.f32 	%f307, %f432, %f74, %f431;
	add.f32 	%f308, %f307, %f460;
	add.f32 	%f482, %f482, %f308;
	add.s32 	%r299, %r299, 1;

BB0_74:
	add.s32 	%r40, %r299, %r12;
	mul.wide.s32 	%rd112, %r40, 4;
	add.s64 	%rd113, %rd2, %rd112;
	ld.global.nc.f32 	%f79, [%rd113];
	setp.eq.s64	%p45, %rd51, 0;
	mov.f32 	%f462, %f433;
	@%p45 bra 	BB0_76;

	add.s64 	%rd115, %rd1, %rd112;
	ld.global.nc.f32 	%f309, [%rd115];
	mul.f32 	%f462, %f433, %f309;

BB0_76:
	fma.rn.f32 	%f310, %f432, %f79, %f431;
	add.f32 	%f311, %f310, %f462;
	add.f32 	%f463, %f482, %f311;
	add.s32 	%r299, %r299, 1;
	mov.f32 	%f482, %f463;
	bra.uni 	BB0_77;

BB0_18:
	setp.eq.s64	%p16, %rd51, 0;
	@%p16 bra 	BB0_29;
	bra.uni 	BB0_19;

BB0_29:
	mov.u32 	%r291, 0;
	mov.f32 	%f241, 0f00000000;
	setp.eq.s32	%p22, %r5, 0;
	@%p22 bra 	BB0_30;

	setp.eq.s32	%p23, %r5, 1;
	@%p23 bra 	BB0_35;

	setp.eq.s32	%p24, %r5, 2;
	@%p24 bra 	BB0_34;

	ld.global.nc.f32 	%f242, [%rd6];
	ld.global.nc.f32 	%f243, [%rd4];
	mul.f32 	%f244, %f432, %f243;
	fma.rn.f32 	%f245, %f431, %f242, %f244;
	add.f32 	%f246, %f245, %f433;
	add.f32 	%f482, %f482, %f246;
	mov.u32 	%r291, 1;

BB0_34:
	add.s32 	%r153, %r291, %r12;
	mul.wide.s32 	%rd91, %r153, 4;
	add.s64 	%rd92, %rd3, %rd91;
	ld.global.nc.f32 	%f247, [%rd92];
	add.s64 	%rd93, %rd2, %rd91;
	ld.global.nc.f32 	%f248, [%rd93];
	mul.f32 	%f249, %f432, %f248;
	fma.rn.f32 	%f250, %f431, %f247, %f249;
	add.f32 	%f251, %f250, %f433;
	add.f32 	%f482, %f482, %f251;
	add.s32 	%r291, %r291, 1;

BB0_35:
	add.s32 	%r154, %r291, %r12;
	mul.wide.s32 	%rd94, %r154, 4;
	add.s64 	%rd95, %rd3, %rd94;
	ld.global.nc.f32 	%f252, [%rd95];
	add.s64 	%rd96, %rd2, %rd94;
	ld.global.nc.f32 	%f253, [%rd96];
	mul.f32 	%f254, %f432, %f253;
	fma.rn.f32 	%f255, %f431, %f252, %f254;
	add.f32 	%f256, %f255, %f433;
	add.f32 	%f443, %f482, %f256;
	add.s32 	%r291, %r291, 1;
	mov.f32 	%f482, %f443;
	bra.uni 	BB0_36;

BB0_19:
	mov.u32 	%r287, 0;
	mov.f32 	%f195, 0f00000000;
	setp.eq.s32	%p17, %r5, 0;
	@%p17 bra 	BB0_20;

	setp.eq.s32	%p18, %r5, 1;
	@%p18 bra 	BB0_25;

	setp.eq.s32	%p19, %r5, 2;
	@%p19 bra 	BB0_24;

	ld.global.nc.f32 	%f196, [%rd6];
	ld.global.nc.f32 	%f197, [%rd4];
	mul.f32 	%f198, %f432, %f197;
	ld.global.nc.f32 	%f199, [%rd5];
	fma.rn.f32 	%f200, %f431, %f196, %f198;
	fma.rn.f32 	%f201, %f433, %f199, %f200;
	add.f32 	%f482, %f482, %f201;
	mov.u32 	%r287, 1;

BB0_24:
	add.s32 	%r145, %r287, %r12;
	mul.wide.s32 	%rd80, %r145, 4;
	add.s64 	%rd81, %rd3, %rd80;
	ld.global.nc.f32 	%f202, [%rd81];
	add.s64 	%rd82, %rd2, %rd80;
	ld.global.nc.f32 	%f203, [%rd82];
	mul.f32 	%f204, %f432, %f203;
	add.s64 	%rd83, %rd1, %rd80;
	ld.global.nc.f32 	%f205, [%rd83];
	fma.rn.f32 	%f206, %f431, %f202, %f204;
	fma.rn.f32 	%f207, %f433, %f205, %f206;
	add.f32 	%f482, %f482, %f207;
	add.s32 	%r287, %r287, 1;

BB0_25:
	add.s32 	%r146, %r287, %r12;
	mul.wide.s32 	%rd84, %r146, 4;
	add.s64 	%rd85, %rd3, %rd84;
	ld.global.nc.f32 	%f208, [%rd85];
	add.s64 	%rd86, %rd2, %rd84;
	ld.global.nc.f32 	%f209, [%rd86];
	mul.f32 	%f210, %f432, %f209;
	add.s64 	%rd87, %rd1, %rd84;
	ld.global.nc.f32 	%f211, [%rd87];
	fma.rn.f32 	%f212, %f431, %f208, %f210;
	fma.rn.f32 	%f213, %f433, %f211, %f212;
	add.f32 	%f438, %f482, %f213;
	add.s32 	%r287, %r287, 1;
	mov.f32 	%f482, %f438;
	bra.uni 	BB0_26;

BB0_89:
	mov.f32 	%f475, %f482;
	mov.f32 	%f482, %f324;

BB0_101:
	setp.lt.u32	%p58, %r125, 4;
	@%p58 bra 	BB0_112;

	add.s32 	%r177, %r8, %r286;
	mad.lo.s32 	%r178, %r125, %r177, %r303;
	mul.wide.s32 	%rd121, %r178, 4;
	add.s64 	%rd160, %rd1, %rd121;
	mov.f32 	%f482, %f475;

BB0_103:
	setp.eq.s64	%p59, %rd51, 0;
	mov.f32 	%f478, %f433;
	@%p59 bra 	BB0_105;

	ld.global.nc.f32 	%f331, [%rd160];
	mul.f32 	%f478, %f433, %f331;

BB0_105:
	add.f32 	%f332, %f15, %f478;
	add.f32 	%f118, %f482, %f332;
	mov.f32 	%f479, %f433;
	@%p59 bra 	BB0_107;

	ld.global.nc.f32 	%f333, [%rd160+4];
	mul.f32 	%f479, %f433, %f333;

BB0_107:
	add.f32 	%f334, %f15, %f479;
	add.f32 	%f121, %f118, %f334;
	mov.f32 	%f480, %f433;
	@%p59 bra 	BB0_109;

	ld.global.nc.f32 	%f335, [%rd160+8];
	mul.f32 	%f480, %f433, %f335;

BB0_109:
	add.f32 	%f336, %f15, %f480;
	add.f32 	%f124, %f121, %f336;
	mov.f32 	%f481, %f433;
	@%p59 bra 	BB0_111;

	ld.global.nc.f32 	%f337, [%rd160+12];
	mul.f32 	%f481, %f433, %f337;

BB0_111:
	add.f32 	%f338, %f15, %f481;
	add.f32 	%f482, %f124, %f338;
	add.s64 	%rd160, %rd160, 16;
	add.s32 	%r303, %r303, 4;
	setp.lt.s32	%p63, %r303, %r125;
	@%p63 bra 	BB0_103;
	bra.uni 	BB0_112;

BB0_40:
	mov.f32 	%f451, %f482;
	mov.f32 	%f482, %f280;

BB0_52:
	setp.lt.u32	%p33, %r125, 4;
	@%p33 bra 	BB0_112;

	add.s32 	%r161, %r8, %r286;
	mad.lo.s32 	%r162, %r125, %r161, %r295;
	mul.wide.s32 	%rd156, %r162, 4;
	add.s32 	%r163, %r295, %r11;
	mul.wide.s32 	%rd107, %r163, 4;
	add.s64 	%rd157, %rd3, %rd107;
	mov.f32 	%f482, %f451;

BB0_54:
	ld.global.nc.f32 	%f53, [%rd157];
	add.s64 	%rd17, %rd1, %rd156;
	setp.eq.s64	%p34, %rd51, 0;
	mov.f32 	%f454, %f433;
	@%p34 bra 	BB0_56;

	ld.global.nc.f32 	%f290, [%rd17];
	mul.f32 	%f454, %f433, %f290;

BB0_56:
	fma.rn.f32 	%f291, %f431, %f53, %f432;
	add.f32 	%f292, %f291, %f454;
	add.f32 	%f56, %f482, %f292;
	ld.global.nc.f32 	%f57, [%rd157+4];
	mov.f32 	%f455, %f433;
	@%p34 bra 	BB0_58;

	ld.global.nc.f32 	%f293, [%rd17+4];
	mul.f32 	%f455, %f433, %f293;

BB0_58:
	fma.rn.f32 	%f294, %f431, %f57, %f432;
	add.f32 	%f295, %f294, %f455;
	add.f32 	%f60, %f56, %f295;
	ld.global.nc.f32 	%f61, [%rd157+8];
	mov.f32 	%f456, %f433;
	@%p34 bra 	BB0_60;

	ld.global.nc.f32 	%f296, [%rd17+8];
	mul.f32 	%f456, %f433, %f296;

BB0_60:
	fma.rn.f32 	%f297, %f431, %f61, %f432;
	add.f32 	%f298, %f297, %f456;
	add.f32 	%f64, %f60, %f298;
	ld.global.nc.f32 	%f65, [%rd157+12];
	mov.f32 	%f457, %f433;
	@%p34 bra 	BB0_62;

	ld.global.nc.f32 	%f299, [%rd17+12];
	mul.f32 	%f457, %f433, %f299;

BB0_62:
	fma.rn.f32 	%f300, %f431, %f65, %f432;
	add.f32 	%f301, %f300, %f457;
	add.f32 	%f482, %f64, %f301;
	add.s64 	%rd156, %rd156, 16;
	add.s32 	%r295, %r295, 4;
	setp.lt.s32	%p38, %r295, %r125;
	add.s64 	%rd157, %rd157, 16;
	@%p38 bra 	BB0_54;
	bra.uni 	BB0_112;

BB0_65:
	mov.f32 	%f463, %f482;
	mov.f32 	%f482, %f302;

BB0_77:
	setp.lt.u32	%p46, %r125, 4;
	@%p46 bra 	BB0_112;

	add.s32 	%r168, %r8, %r286;
	mad.lo.s32 	%r169, %r125, %r168, %r299;
	mul.wide.s32 	%rd158, %r169, 4;
	add.s32 	%r170, %r299, %r11;
	mul.wide.s32 	%rd116, %r170, 4;
	add.s64 	%rd159, %rd2, %rd116;
	mov.f32 	%f482, %f463;

BB0_79:
	ld.global.nc.f32 	%f86, [%rd159];
	add.s64 	%rd24, %rd1, %rd158;
	setp.eq.s64	%p47, %rd51, 0;
	mov.f32 	%f466, %f433;
	@%p47 bra 	BB0_81;

	ld.global.nc.f32 	%f312, [%rd24];
	mul.f32 	%f466, %f433, %f312;

BB0_81:
	fma.rn.f32 	%f313, %f432, %f86, %f431;
	add.f32 	%f314, %f313, %f466;
	add.f32 	%f89, %f482, %f314;
	ld.global.nc.f32 	%f90, [%rd159+4];
	mov.f32 	%f467, %f433;
	@%p47 bra 	BB0_83;

	ld.global.nc.f32 	%f315, [%rd24+4];
	mul.f32 	%f467, %f433, %f315;

BB0_83:
	fma.rn.f32 	%f316, %f432, %f90, %f431;
	add.f32 	%f317, %f316, %f467;
	add.f32 	%f93, %f89, %f317;
	ld.global.nc.f32 	%f94, [%rd159+8];
	mov.f32 	%f468, %f433;
	@%p47 bra 	BB0_85;

	ld.global.nc.f32 	%f318, [%rd24+8];
	mul.f32 	%f468, %f433, %f318;

BB0_85:
	fma.rn.f32 	%f319, %f432, %f94, %f431;
	add.f32 	%f320, %f319, %f468;
	add.f32 	%f97, %f93, %f320;
	ld.global.nc.f32 	%f98, [%rd159+12];
	mov.f32 	%f469, %f433;
	@%p47 bra 	BB0_87;

	ld.global.nc.f32 	%f321, [%rd24+12];
	mul.f32 	%f469, %f433, %f321;

BB0_87:
	fma.rn.f32 	%f322, %f432, %f98, %f431;
	add.f32 	%f323, %f322, %f469;
	add.f32 	%f482, %f97, %f323;
	add.s64 	%rd158, %rd158, 16;
	add.s32 	%r299, %r299, 4;
	setp.lt.s32	%p51, %r299, %r125;
	add.s64 	%rd159, %rd159, 16;
	@%p51 bra 	BB0_79;
	bra.uni 	BB0_112;

BB0_30:
	mov.f32 	%f443, %f482;
	mov.f32 	%f482, %f241;

BB0_36:
	setp.lt.u32	%p25, %r125, 4;
	@%p25 bra 	BB0_112;

	add.s32 	%r155, %r8, %r286;
	mad.lo.s32 	%r156, %r125, %r155, %r291;
	mul.wide.s32 	%rd155, %r156, 4;
	mov.f32 	%f482, %f443;

BB0_38:
	add.s64 	%rd97, %rd3, %rd155;
	ld.global.nc.f32 	%f257, [%rd97];
	add.s64 	%rd98, %rd2, %rd155;
	ld.global.nc.f32 	%f258, [%rd98];
	mul.f32 	%f259, %f432, %f258;
	fma.rn.f32 	%f260, %f431, %f257, %f259;
	add.f32 	%f261, %f260, %f433;
	add.f32 	%f262, %f482, %f261;
	ld.global.nc.f32 	%f263, [%rd97+4];
	ld.global.nc.f32 	%f264, [%rd98+4];
	mul.f32 	%f265, %f432, %f264;
	fma.rn.f32 	%f266, %f431, %f263, %f265;
	add.f32 	%f267, %f266, %f433;
	add.f32 	%f268, %f262, %f267;
	ld.global.nc.f32 	%f269, [%rd97+8];
	ld.global.nc.f32 	%f270, [%rd98+8];
	mul.f32 	%f271, %f432, %f270;
	fma.rn.f32 	%f272, %f431, %f269, %f271;
	add.f32 	%f273, %f272, %f433;
	add.f32 	%f274, %f268, %f273;
	ld.global.nc.f32 	%f275, [%rd97+12];
	ld.global.nc.f32 	%f276, [%rd98+12];
	mul.f32 	%f277, %f432, %f276;
	fma.rn.f32 	%f278, %f431, %f275, %f277;
	add.f32 	%f279, %f278, %f433;
	add.f32 	%f482, %f274, %f279;
	add.s64 	%rd155, %rd155, 16;
	add.s32 	%r291, %r291, 4;
	setp.lt.s32	%p26, %r291, %r125;
	@%p26 bra 	BB0_38;
	bra.uni 	BB0_112;

BB0_20:
	mov.f32 	%f438, %f482;
	mov.f32 	%f482, %f195;

BB0_26:
	setp.lt.u32	%p20, %r125, 4;
	@%p20 bra 	BB0_112;

	add.s32 	%r147, %r8, %r286;
	mad.lo.s32 	%r148, %r125, %r147, %r287;
	mul.wide.s32 	%rd154, %r148, 4;
	mov.f32 	%f482, %f438;

BB0_28:
	add.s64 	%rd88, %rd3, %rd154;
	ld.global.nc.f32 	%f214, [%rd88];
	add.s64 	%rd89, %rd2, %rd154;
	ld.global.nc.f32 	%f215, [%rd89];
	mul.f32 	%f216, %f432, %f215;
	add.s64 	%rd90, %rd1, %rd154;
	ld.global.nc.f32 	%f217, [%rd90];
	fma.rn.f32 	%f218, %f431, %f214, %f216;
	fma.rn.f32 	%f219, %f433, %f217, %f218;
	add.f32 	%f220, %f482, %f219;
	ld.global.nc.f32 	%f221, [%rd88+4];
	ld.global.nc.f32 	%f222, [%rd89+4];
	mul.f32 	%f223, %f432, %f222;
	ld.global.nc.f32 	%f224, [%rd90+4];
	fma.rn.f32 	%f225, %f431, %f221, %f223;
	fma.rn.f32 	%f226, %f433, %f224, %f225;
	add.f32 	%f227, %f220, %f226;
	ld.global.nc.f32 	%f228, [%rd88+8];
	ld.global.nc.f32 	%f229, [%rd89+8];
	mul.f32 	%f230, %f432, %f229;
	ld.global.nc.f32 	%f231, [%rd90+8];
	fma.rn.f32 	%f232, %f431, %f228, %f230;
	fma.rn.f32 	%f233, %f433, %f231, %f232;
	add.f32 	%f234, %f227, %f233;
	ld.global.nc.f32 	%f235, [%rd88+12];
	ld.global.nc.f32 	%f236, [%rd89+12];
	mul.f32 	%f237, %f432, %f236;
	ld.global.nc.f32 	%f238, [%rd90+12];
	fma.rn.f32 	%f239, %f431, %f235, %f237;
	fma.rn.f32 	%f240, %f433, %f238, %f239;
	add.f32 	%f482, %f234, %f240;
	add.s64 	%rd154, %rd154, 16;
	add.s32 	%r287, %r287, 4;
	setp.lt.s32	%p21, %r287, %r125;
	@%p21 bra 	BB0_28;

BB0_112:
	add.s32 	%r286, %r286, 1;
	setp.lt.s32	%p64, %r286, %r126;
	@%p64 bra 	BB0_15;

BB0_113:
	add.s32 	%r285, %r285, 1;
	setp.lt.s32	%p65, %r285, %r127;
	@%p65 bra 	BB0_13;

BB0_114:
	ld.param.f32 	%f426, [lltorque21_param_26];
	add.u64 	%rd30, %SPL, 0;
	mul.f32 	%f491, %f429, %f426;
	abs.f32 	%f132, %f491;
	setp.neu.f32	%p66, %f132, 0f7F800000;
	mov.f32 	%f485, %f491;
	@%p66 bra 	BB0_116;

	mov.f32 	%f339, 0f00000000;
	mul.rn.f32 	%f485, %f491, %f339;

BB0_116:
	mul.f32 	%f340, %f485, 0f3F22F983;
	cvt.rni.s32.f32	%r316, %f340;
	cvt.rn.f32.s32	%f341, %r316;
	neg.f32 	%f342, %f341;
	mov.f32 	%f343, 0f3FC90FDA;
	fma.rn.f32 	%f344, %f342, %f343, %f485;
	mov.f32 	%f345, 0f33A22168;
	fma.rn.f32 	%f346, %f342, %f345, %f344;
	mov.f32 	%f347, 0f27C234C5;
	fma.rn.f32 	%f486, %f342, %f347, %f346;
	abs.f32 	%f348, %f485;
	add.s64 	%rd31, %rd30, 24;
	setp.leu.f32	%p67, %f348, 0f47CE4780;
	@%p67 bra 	BB0_127;

	mov.b32 	 %r55, %f485;
	shr.u32 	%r56, %r55, 23;
	shl.b32 	%r181, %r55, 8;
	or.b32  	%r57, %r181, -2147483648;
	mov.u32 	%r308, 0;
	mov.u64 	%rd161, __cudart_i2opi_f;
	mov.u32 	%r307, -6;
	mov.u64 	%rd162, %rd30;

BB0_118:
	.pragma "nounroll";
	ld.const.u32 	%r184, [%rd161];
	// inline asm
	{
	mad.lo.cc.u32   %r182, %r184, %r57, %r308;
	madc.hi.u32     %r308, %r184, %r57,  0;
	}
	// inline asm
	st.local.u32 	[%rd162], %r182;
	add.s64 	%rd162, %rd162, 4;
	add.s64 	%rd161, %rd161, 4;
	add.s32 	%r307, %r307, 1;
	setp.ne.s32	%p68, %r307, 0;
	@%p68 bra 	BB0_118;

	and.b32  	%r187, %r56, 255;
	add.s32 	%r188, %r187, -128;
	shr.u32 	%r189, %r188, 5;
	and.b32  	%r62, %r55, -2147483648;
	st.local.u32 	[%rd31], %r308;
	mov.u32 	%r190, 6;
	sub.s32 	%r191, %r190, %r189;
	mul.wide.s32 	%rd124, %r191, 4;
	add.s64 	%rd36, %rd30, %rd124;
	ld.local.u32 	%r309, [%rd36];
	ld.local.u32 	%r310, [%rd36+-4];
	and.b32  	%r65, %r56, 31;
	setp.eq.s32	%p69, %r65, 0;
	@%p69 bra 	BB0_121;

	mov.u32 	%r192, 32;
	sub.s32 	%r193, %r192, %r65;
	shr.u32 	%r194, %r310, %r193;
	shl.b32 	%r195, %r309, %r65;
	add.s32 	%r309, %r194, %r195;
	ld.local.u32 	%r196, [%rd36+-8];
	shr.u32 	%r197, %r196, %r193;
	shl.b32 	%r198, %r310, %r65;
	add.s32 	%r310, %r197, %r198;

BB0_121:
	shr.u32 	%r199, %r310, 30;
	shl.b32 	%r200, %r309, 2;
	add.s32 	%r311, %r199, %r200;
	shl.b32 	%r71, %r310, 2;
	shr.u32 	%r201, %r311, 31;
	shr.u32 	%r202, %r309, 30;
	add.s32 	%r72, %r201, %r202;
	setp.eq.s32	%p70, %r201, 0;
	@%p70 bra 	BB0_122;

	not.b32 	%r203, %r311;
	neg.s32 	%r313, %r71;
	setp.eq.s32	%p71, %r71, 0;
	selp.u32	%r204, 1, 0, %p71;
	add.s32 	%r311, %r204, %r203;
	xor.b32  	%r312, %r62, -2147483648;
	bra.uni 	BB0_124;

BB0_122:
	mov.u32 	%r312, %r62;
	mov.u32 	%r313, %r71;

BB0_124:
	clz.b32 	%r315, %r311;
	setp.eq.s32	%p72, %r315, 0;
	shl.b32 	%r205, %r311, %r315;
	mov.u32 	%r206, 32;
	sub.s32 	%r207, %r206, %r315;
	shr.u32 	%r208, %r313, %r207;
	add.s32 	%r209, %r208, %r205;
	selp.b32	%r80, %r311, %r209, %p72;
	mov.u32 	%r210, -921707870;
	mul.hi.u32 	%r314, %r80, %r210;
	setp.eq.s32	%p73, %r62, 0;
	neg.s32 	%r211, %r72;
	selp.b32	%r316, %r72, %r211, %p73;
	setp.lt.s32	%p74, %r314, 1;
	@%p74 bra 	BB0_126;

	mul.lo.s32 	%r212, %r80, -921707870;
	shr.u32 	%r213, %r212, 31;
	shl.b32 	%r214, %r314, 1;
	add.s32 	%r314, %r213, %r214;
	add.s32 	%r315, %r315, 1;

BB0_126:
	mov.u32 	%r215, 126;
	sub.s32 	%r216, %r215, %r315;
	shl.b32 	%r217, %r216, 23;
	add.s32 	%r218, %r314, 1;
	shr.u32 	%r219, %r218, 7;
	add.s32 	%r220, %r219, 1;
	shr.u32 	%r221, %r220, 1;
	add.s32 	%r222, %r221, %r217;
	or.b32  	%r223, %r222, %r312;
	mov.b32 	 %f486, %r223;

BB0_127:
	mul.rn.f32 	%f138, %f486, %f486;
	and.b32  	%r88, %r316, 1;
	setp.eq.s32	%p75, %r88, 0;
	@%p75 bra 	BB0_129;

	mov.f32 	%f349, 0fBAB6061A;
	mov.f32 	%f350, 0f37CCF5CE;
	fma.rn.f32 	%f487, %f350, %f138, %f349;
	bra.uni 	BB0_130;

BB0_129:
	mov.f32 	%f351, 0f3C08839E;
	mov.f32 	%f352, 0fB94CA1F9;
	fma.rn.f32 	%f487, %f352, %f138, %f351;

BB0_130:
	@%p75 bra 	BB0_132;

	mov.f32 	%f353, 0f3D2AAAA5;
	fma.rn.f32 	%f354, %f487, %f138, %f353;
	mov.f32 	%f355, 0fBF000000;
	fma.rn.f32 	%f488, %f354, %f138, %f355;
	bra.uni 	BB0_133;

BB0_132:
	mov.f32 	%f356, 0fBE2AAAA3;
	fma.rn.f32 	%f357, %f487, %f138, %f356;
	mov.f32 	%f358, 0f00000000;
	fma.rn.f32 	%f488, %f357, %f138, %f358;

BB0_133:
	fma.rn.f32 	%f489, %f488, %f486, %f486;
	@%p75 bra 	BB0_135;

	mov.f32 	%f359, 0f3F800000;
	fma.rn.f32 	%f489, %f488, %f138, %f359;

BB0_135:
	and.b32  	%r224, %r316, 2;
	setp.eq.s32	%p78, %r224, 0;
	@%p78 bra 	BB0_137;

	mov.f32 	%f360, 0f00000000;
	mov.f32 	%f361, 0fBF800000;
	fma.rn.f32 	%f489, %f489, %f361, %f360;

BB0_137:
	mov.u32 	%r284, %tid.z;
	mov.u32 	%r283, %ctaid.z;
	mov.u32 	%r282, %ntid.z;
	mov.u32 	%r281, %tid.y;
	mov.u32 	%r280, %ctaid.y;
	mov.u32 	%r279, %ntid.y;
	mad.lo.s32 	%r278, %r279, %r280, %r281;
	mad.lo.s32 	%r277, %r282, %r283, %r284;
	mov.u32 	%r276, %tid.x;
	mov.u32 	%r275, %ctaid.x;
	mov.u32 	%r274, %ntid.x;
	mad.lo.s32 	%r273, %r274, %r275, %r276;
	mad.lo.s32 	%r272, %r277, %r126, %r278;
	mad.lo.s32 	%r271, %r272, %r125, %r273;
	ld.param.u64 	%rd148, [lltorque21_param_9];
	cvta.to.global.u64 	%rd125, %rd148;
	mul.f32 	%f362, %f482, %f489;
	mul.wide.s32 	%rd126, %r271, 4;
	add.s64 	%rd127, %rd125, %rd126;
	ld.global.f32 	%f363, [%rd127];
	fma.rn.f32 	%f150, %f11, %f362, %f363;
	st.global.f32 	[%rd127], %f150;
	@%p66 bra 	BB0_139;

	mov.f32 	%f364, 0f00000000;
	mul.rn.f32 	%f491, %f491, %f364;

BB0_139:
	mul.f32 	%f365, %f491, 0f3F22F983;
	cvt.rni.s32.f32	%r326, %f365;
	cvt.rn.f32.s32	%f366, %r326;
	neg.f32 	%f367, %f366;
	fma.rn.f32 	%f369, %f367, %f343, %f491;
	fma.rn.f32 	%f371, %f367, %f345, %f369;
	fma.rn.f32 	%f492, %f367, %f347, %f371;
	abs.f32 	%f373, %f491;
	setp.leu.f32	%p80, %f373, 0f47CE4780;
	@%p80 bra 	BB0_150;

	mov.b32 	 %r90, %f491;
	shr.u32 	%r91, %r90, 23;
	shl.b32 	%r227, %r90, 8;
	or.b32  	%r92, %r227, -2147483648;
	mov.u32 	%r318, 0;
	mov.u64 	%rd163, __cudart_i2opi_f;
	mov.u32 	%r317, -6;
	mov.u64 	%rd164, %rd30;

BB0_141:
	.pragma "nounroll";
	ld.const.u32 	%r230, [%rd163];
	// inline asm
	{
	mad.lo.cc.u32   %r228, %r230, %r92, %r318;
	madc.hi.u32     %r318, %r230, %r92,  0;
	}
	// inline asm
	st.local.u32 	[%rd164], %r228;
	add.s64 	%rd164, %rd164, 4;
	add.s64 	%rd163, %rd163, 4;
	add.s32 	%r317, %r317, 1;
	setp.ne.s32	%p81, %r317, 0;
	@%p81 bra 	BB0_141;

	and.b32  	%r233, %r91, 255;
	add.s32 	%r234, %r233, -128;
	shr.u32 	%r235, %r234, 5;
	and.b32  	%r97, %r90, -2147483648;
	st.local.u32 	[%rd31], %r318;
	mov.u32 	%r236, 6;
	sub.s32 	%r237, %r236, %r235;
	mul.wide.s32 	%rd129, %r237, 4;
	add.s64 	%rd41, %rd30, %rd129;
	ld.local.u32 	%r319, [%rd41];
	ld.local.u32 	%r320, [%rd41+-4];
	and.b32  	%r100, %r91, 31;
	setp.eq.s32	%p82, %r100, 0;
	@%p82 bra 	BB0_144;

	mov.u32 	%r238, 32;
	sub.s32 	%r239, %r238, %r100;
	shr.u32 	%r240, %r320, %r239;
	shl.b32 	%r241, %r319, %r100;
	add.s32 	%r319, %r240, %r241;
	ld.local.u32 	%r242, [%rd41+-8];
	shr.u32 	%r243, %r242, %r239;
	shl.b32 	%r244, %r320, %r100;
	add.s32 	%r320, %r243, %r244;

BB0_144:
	shr.u32 	%r245, %r320, 30;
	shl.b32 	%r246, %r319, 2;
	add.s32 	%r321, %r245, %r246;
	shl.b32 	%r106, %r320, 2;
	shr.u32 	%r247, %r321, 31;
	shr.u32 	%r248, %r319, 30;
	add.s32 	%r107, %r247, %r248;
	setp.eq.s32	%p83, %r247, 0;
	@%p83 bra 	BB0_145;

	not.b32 	%r249, %r321;
	neg.s32 	%r323, %r106;
	setp.eq.s32	%p84, %r106, 0;
	selp.u32	%r250, 1, 0, %p84;
	add.s32 	%r321, %r250, %r249;
	xor.b32  	%r322, %r97, -2147483648;
	bra.uni 	BB0_147;

BB0_145:
	mov.u32 	%r322, %r97;
	mov.u32 	%r323, %r106;

BB0_147:
	clz.b32 	%r325, %r321;
	setp.eq.s32	%p85, %r325, 0;
	shl.b32 	%r251, %r321, %r325;
	mov.u32 	%r252, 32;
	sub.s32 	%r253, %r252, %r325;
	shr.u32 	%r254, %r323, %r253;
	add.s32 	%r255, %r254, %r251;
	selp.b32	%r115, %r321, %r255, %p85;
	mov.u32 	%r256, -921707870;
	mul.hi.u32 	%r324, %r115, %r256;
	setp.eq.s32	%p86, %r97, 0;
	neg.s32 	%r257, %r107;
	selp.b32	%r326, %r107, %r257, %p86;
	setp.lt.s32	%p87, %r324, 1;
	@%p87 bra 	BB0_149;

	mul.lo.s32 	%r258, %r115, -921707870;
	shr.u32 	%r259, %r258, 31;
	shl.b32 	%r260, %r324, 1;
	add.s32 	%r324, %r259, %r260;
	add.s32 	%r325, %r325, 1;

BB0_149:
	mov.u32 	%r261, 126;
	sub.s32 	%r262, %r261, %r325;
	shl.b32 	%r263, %r262, 23;
	add.s32 	%r264, %r324, 1;
	shr.u32 	%r265, %r264, 7;
	add.s32 	%r266, %r265, 1;
	shr.u32 	%r267, %r266, 1;
	add.s32 	%r268, %r267, %r263;
	or.b32  	%r269, %r268, %r322;
	mov.b32 	 %f492, %r269;

BB0_150:
	mul.rn.f32 	%f156, %f492, %f492;
	add.s32 	%r123, %r326, 1;
	and.b32  	%r124, %r123, 1;
	setp.eq.s32	%p88, %r124, 0;
	@%p88 bra 	BB0_152;

	mov.f32 	%f374, 0fBAB6061A;
	mov.f32 	%f375, 0f37CCF5CE;
	fma.rn.f32 	%f493, %f375, %f156, %f374;
	bra.uni 	BB0_153;

BB0_152:
	mov.f32 	%f376, 0f3C08839E;
	mov.f32 	%f377, 0fB94CA1F9;
	fma.rn.f32 	%f493, %f377, %f156, %f376;

BB0_153:
	@%p88 bra 	BB0_155;

	mov.f32 	%f378, 0f3D2AAAA5;
	fma.rn.f32 	%f379, %f493, %f156, %f378;
	mov.f32 	%f380, 0fBF000000;
	fma.rn.f32 	%f494, %f379, %f156, %f380;
	bra.uni 	BB0_156;

BB0_155:
	mov.f32 	%f381, 0fBE2AAAA3;
	fma.rn.f32 	%f382, %f493, %f156, %f381;
	mov.f32 	%f383, 0f00000000;
	fma.rn.f32 	%f494, %f382, %f156, %f383;

BB0_156:
	fma.rn.f32 	%f495, %f494, %f492, %f492;
	@%p88 bra 	BB0_158;

	mov.f32 	%f384, 0f3F800000;
	fma.rn.f32 	%f495, %f494, %f156, %f384;

BB0_158:
	and.b32  	%r270, %r123, 2;
	setp.eq.s32	%p91, %r270, 0;
	@%p91 bra 	BB0_160;

	mov.f32 	%f385, 0f00000000;
	mov.f32 	%f386, 0fBF800000;
	fma.rn.f32 	%f495, %f495, %f386, %f385;

BB0_160:
	ld.param.u64 	%rd153, [lltorque21_param_8];
	ld.param.u64 	%rd152, [lltorque21_param_28];
	ld.param.f32 	%f427, [lltorque21_param_27];
	ld.param.u64 	%rd151, [lltorque21_param_0];
	ld.param.u64 	%rd150, [lltorque21_param_1];
	ld.param.u64 	%rd149, [lltorque21_param_2];
	cvta.to.global.u64 	%rd42, %rd149;
	cvta.to.global.u64 	%rd43, %rd150;
	cvta.to.global.u64 	%rd44, %rd151;
	cvta.to.global.u64 	%rd45, %rd152;
	cvta.to.global.u64 	%rd130, %rd153;
	cvta.to.global.u64 	%rd131, %rd53;
	cvta.to.global.u64 	%rd132, %rd52;
	cvta.to.global.u64 	%rd133, %rd56;
	mul.f32 	%f387, %f482, %f495;
	add.s64 	%rd135, %rd133, %rd126;
	ld.global.f32 	%f388, [%rd135];
	fma.rn.f32 	%f389, %f11, %f387, %f388;
	st.global.f32 	[%rd135], %f389;
	mul.f32 	%f390, %f489, %f389;
	mul.f32 	%f391, %f495, %f150;
	sub.f32 	%f392, %f391, %f390;
	cvt.f64.f32	%fd3, %f427;
	mul.f64 	%fd4, %fd3, 0d470D38642367D29C;
	cvt.f64.f32	%fd5, %f430;
	mul.f64 	%fd6, %fd4, %fd5;
	cvt.rn.f32.f64	%f393, %fd6;
	mul.f32 	%f394, %f393, %f392;
	mul.f32 	%f168, %f431, %f394;
	mul.f32 	%f169, %f432, %f394;
	mul.f32 	%f170, %f433, %f394;
	add.s64 	%rd136, %rd3, %rd126;
	ld.global.nc.f32 	%f171, [%rd136];
	add.s64 	%rd137, %rd2, %rd126;
	ld.global.nc.f32 	%f172, [%rd137];
	add.s64 	%rd138, %rd1, %rd126;
	ld.global.nc.f32 	%f173, [%rd138];
	add.s64 	%rd139, %rd132, %rd126;
	ld.global.nc.f32 	%f174, [%rd139];
	add.s64 	%rd140, %rd131, %rd126;
	ld.global.nc.f32 	%f175, [%rd140];
	add.s64 	%rd141, %rd130, %rd126;
	ld.global.nc.f32 	%f176, [%rd141];
	setp.eq.s64	%p92, %rd152, 0;
	@%p92 bra 	BB0_162;

	add.s64 	%rd143, %rd45, %rd126;
	ld.global.nc.f32 	%f395, [%rd143];
	mul.f32 	%f497, %f395, %f497;

BB0_162:
	sub.f32 	%f396, %f176, %f170;
	mul.f32 	%f397, %f172, %f396;
	sub.f32 	%f398, %f175, %f169;
	mul.f32 	%f399, %f173, %f398;
	sub.f32 	%f400, %f397, %f399;
	sub.f32 	%f401, %f174, %f168;
	mul.f32 	%f402, %f173, %f401;
	mul.f32 	%f403, %f171, %f396;
	sub.f32 	%f404, %f402, %f403;
	mul.f32 	%f405, %f171, %f398;
	mul.f32 	%f406, %f172, %f401;
	sub.f32 	%f407, %f405, %f406;
	fma.rn.f32 	%f408, %f497, %f497, 0f3F800000;
	mov.f32 	%f409, 0fBF800000;
	div.rn.f32 	%f410, %f409, %f408;
	mul.f32 	%f411, %f172, %f407;
	mul.f32 	%f412, %f173, %f404;
	sub.f32 	%f413, %f411, %f412;
	mul.f32 	%f414, %f173, %f400;
	mul.f32 	%f415, %f171, %f407;
	sub.f32 	%f416, %f414, %f415;
	mul.f32 	%f417, %f171, %f404;
	mul.f32 	%f418, %f172, %f400;
	sub.f32 	%f419, %f417, %f418;
	fma.rn.f32 	%f420, %f413, %f497, %f400;
	fma.rn.f32 	%f421, %f416, %f497, %f404;
	fma.rn.f32 	%f422, %f419, %f497, %f407;
	mul.f32 	%f423, %f410, %f420;
	mul.f32 	%f424, %f410, %f421;
	mul.f32 	%f425, %f410, %f422;
	add.s64 	%rd145, %rd44, %rd126;
	st.global.f32 	[%rd145], %f423;
	add.s64 	%rd146, %rd43, %rd126;
	st.global.f32 	[%rd146], %f424;
	add.s64 	%rd147, %rd42, %rd126;
	st.global.f32 	[%rd147], %f425;

BB0_163:
	ret;
}


`
   lltorque21_ptx_70 = `
.version 6.4
.target sm_70
.address_size 64

	// .globl	lltorque21
.const .align 4 .b8 __cudart_i2opi_f[24] = {65, 144, 67, 60, 153, 149, 98, 219, 192, 221, 52, 245, 209, 87, 39, 252, 41, 21, 68, 78, 110, 131, 249, 162};

.visible .entry lltorque21(
	.param .u64 lltorque21_param_0,
	.param .u64 lltorque21_param_1,
	.param .u64 lltorque21_param_2,
	.param .u64 lltorque21_param_3,
	.param .u64 lltorque21_param_4,
	.param .u64 lltorque21_param_5,
	.param .u64 lltorque21_param_6,
	.param .u64 lltorque21_param_7,
	.param .u64 lltorque21_param_8,
	.param .u64 lltorque21_param_9,
	.param .u64 lltorque21_param_10,
	.param .u64 lltorque21_param_11,
	.param .u64 lltorque21_param_12,
	.param .u64 lltorque21_param_13,
	.param .u64 lltorque21_param_14,
	.param .u64 lltorque21_param_15,
	.param .f32 lltorque21_param_16,
	.param .u64 lltorque21_param_17,
	.param .f32 lltorque21_param_18,
	.param .u64 lltorque21_param_19,
	.param .f32 lltorque21_param_20,
	.param .u64 lltorque21_param_21,
	.param .f32 lltorque21_param_22,
	.param .u64 lltorque21_param_23,
	.param .f32 lltorque21_param_24,
	.param .f32 lltorque21_param_25,
	.param .f32 lltorque21_param_26,
	.param .f32 lltorque21_param_27,
	.param .u64 lltorque21_param_28,
	.param .f32 lltorque21_param_29,
	.param .u32 lltorque21_param_30,
	.param .u32 lltorque21_param_31,
	.param .u32 lltorque21_param_32,
	.param .u8 lltorque21_param_33
)
{
	.local .align 4 .b8 	__local_depot0[28];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<93>;
	.reg .f32 	%f<498>;
	.reg .b32 	%r<327>;
	.reg .f64 	%fd<7>;
	.reg .b64 	%rd<165>;


	mov.u64 	%SPL, __local_depot0;
	ld.param.u64 	%rd49, [lltorque21_param_3];
	ld.param.u64 	%rd50, [lltorque21_param_4];
	ld.param.u64 	%rd51, [lltorque21_param_5];
	ld.param.u64 	%rd52, [lltorque21_param_6];
	ld.param.u64 	%rd53, [lltorque21_param_7];
	ld.param.u64 	%rd56, [lltorque21_param_12];
	ld.param.u64 	%rd57, [lltorque21_param_15];
	ld.param.f32 	%f429, [lltorque21_param_16];
	ld.param.u64 	%rd58, [lltorque21_param_17];
	ld.param.f32 	%f430, [lltorque21_param_18];
	ld.param.u64 	%rd59, [lltorque21_param_19];
	ld.param.f32 	%f431, [lltorque21_param_20];
	ld.param.u64 	%rd60, [lltorque21_param_21];
	ld.param.f32 	%f432, [lltorque21_param_22];
	ld.param.u64 	%rd61, [lltorque21_param_23];
	ld.param.f32 	%f433, [lltorque21_param_24];
	ld.param.f32 	%f497, [lltorque21_param_29];
	ld.param.u32 	%r125, [lltorque21_param_30];
	ld.param.u32 	%r126, [lltorque21_param_31];
	ld.param.u32 	%r127, [lltorque21_param_32];
	cvta.to.global.u64 	%rd1, %rd51;
	cvta.to.global.u64 	%rd2, %rd50;
	cvta.to.global.u64 	%rd3, %rd49;
	mov.u32 	%r128, %ntid.x;
	mov.u32 	%r129, %ctaid.x;
	mov.u32 	%r130, %tid.x;
	mad.lo.s32 	%r1, %r128, %r129, %r130;
	mov.u32 	%r131, %ntid.y;
	mov.u32 	%r132, %ctaid.y;
	mov.u32 	%r133, %tid.y;
	mad.lo.s32 	%r2, %r131, %r132, %r133;
	mov.u32 	%r134, %ntid.z;
	mov.u32 	%r135, %ctaid.z;
	mov.u32 	%r136, %tid.z;
	mad.lo.s32 	%r3, %r134, %r135, %r136;
	setp.ge.s32	%p1, %r2, %r126;
	setp.ge.s32	%p2, %r1, %r125;
	or.pred  	%p3, %p1, %p2;
	setp.ge.s32	%p4, %r3, %r127;
	or.pred  	%p5, %p3, %p4;
	@%p5 bra 	BB0_163;

	mad.lo.s32 	%r137, %r3, %r126, %r2;
	mad.lo.s32 	%r4, %r137, %r125, %r1;
	setp.eq.s64	%p6, %rd57, 0;
	@%p6 bra 	BB0_3;

	cvta.to.global.u64 	%rd63, %rd57;
	mul.wide.s32 	%rd64, %r4, 4;
	add.s64 	%rd65, %rd63, %rd64;
	ld.global.nc.f32 	%f188, [%rd65];
	mul.f32 	%f429, %f188, %f429;

BB0_3:
	setp.eq.s64	%p7, %rd58, 0;
	@%p7 bra 	BB0_5;

	cvta.to.global.u64 	%rd66, %rd58;
	mul.wide.s32 	%rd67, %r4, 4;
	add.s64 	%rd68, %rd66, %rd67;
	ld.global.nc.f32 	%f189, [%rd68];
	mul.f32 	%f430, %f189, %f430;

BB0_5:
	setp.eq.s64	%p8, %rd59, 0;
	@%p8 bra 	BB0_7;

	cvta.to.global.u64 	%rd69, %rd59;
	mul.wide.s32 	%rd70, %r4, 4;
	add.s64 	%rd71, %rd69, %rd70;
	ld.global.nc.f32 	%f190, [%rd71];
	mul.f32 	%f431, %f190, %f431;

BB0_7:
	setp.eq.s64	%p9, %rd60, 0;
	@%p9 bra 	BB0_9;

	cvta.to.global.u64 	%rd72, %rd60;
	mul.wide.s32 	%rd73, %r4, 4;
	add.s64 	%rd74, %rd72, %rd73;
	ld.global.nc.f32 	%f191, [%rd74];
	mul.f32 	%f432, %f191, %f432;

BB0_9:
	setp.eq.s64	%p10, %rd61, 0;
	@%p10 bra 	BB0_11;

	cvta.to.global.u64 	%rd75, %rd61;
	mul.wide.s32 	%rd76, %r4, 4;
	add.s64 	%rd77, %rd75, %rd76;
	ld.global.nc.f32 	%f192, [%rd77];
	mul.f32 	%f433, %f192, %f433;

BB0_11:
	ld.param.f32 	%f428, [lltorque21_param_25];
	cvt.f64.f32	%fd1, %f428;
	div.rn.f64 	%fd2, %fd1, 0d42447BB7F7C00000;
	cvt.rn.f32.f64	%f11, %fd2;
	mov.f32 	%f482, 0f00000000;
	setp.lt.s32	%p11, %r127, 1;
	@%p11 bra 	BB0_114;

	and.b32  	%r5, %r125, 3;
	add.f32 	%f15, %f431, %f432;
	mul.lo.s32 	%r6, %r126, %r125;
	mov.f32 	%f482, 0f00000000;
	mov.u32 	%r285, 0;

BB0_13:
	setp.lt.s32	%p12, %r126, 1;
	@%p12 bra 	BB0_113;

	mul.lo.s32 	%r8, %r285, %r126;
	mul.lo.s32 	%r9, %r6, %r285;
	mov.u32 	%r286, 0;

BB0_15:
	mad.lo.s32 	%r11, %r125, %r286, %r9;
	setp.lt.s32	%p13, %r125, 1;
	@%p13 bra 	BB0_112;

	setp.eq.s64	%p14, %rd49, 0;
	add.s32 	%r140, %r286, %r8;
	mul.lo.s32 	%r12, %r140, %r125;
	mul.wide.s32 	%rd78, %r12, 4;
	add.s64 	%rd4, %rd2, %rd78;
	add.s64 	%rd5, %rd1, %rd78;
	@%p14 bra 	BB0_63;
	bra.uni 	BB0_17;

BB0_63:
	setp.eq.s64	%p39, %rd50, 0;
	@%p39 bra 	BB0_88;
	bra.uni 	BB0_64;

BB0_88:
	mov.u32 	%r303, 0;
	mov.f32 	%f324, 0f00000000;
	setp.eq.s32	%p52, %r5, 0;
	@%p52 bra 	BB0_89;

	setp.eq.s32	%p53, %r5, 1;
	@%p53 bra 	BB0_98;

	setp.eq.s32	%p54, %r5, 2;
	@%p54 bra 	BB0_95;

	setp.eq.s64	%p55, %rd51, 0;
	mov.f32 	%f470, %f433;
	@%p55 bra 	BB0_94;

	ld.global.nc.f32 	%f325, [%rd5];
	mul.f32 	%f470, %f433, %f325;

BB0_94:
	add.f32 	%f326, %f15, %f470;
	add.f32 	%f482, %f482, %f326;
	mov.u32 	%r303, 1;

BB0_95:
	setp.eq.s64	%p56, %rd51, 0;
	mov.f32 	%f472, %f433;
	@%p56 bra 	BB0_97;

	add.s32 	%r175, %r303, %r12;
	mul.wide.s32 	%rd117, %r175, 4;
	add.s64 	%rd118, %rd1, %rd117;
	ld.global.nc.f32 	%f327, [%rd118];
	mul.f32 	%f472, %f433, %f327;

BB0_97:
	add.f32 	%f328, %f15, %f472;
	add.f32 	%f482, %f482, %f328;
	add.s32 	%r303, %r303, 1;

BB0_98:
	setp.eq.s64	%p57, %rd51, 0;
	mov.f32 	%f474, %f433;
	@%p57 bra 	BB0_100;

	add.s32 	%r176, %r303, %r12;
	mul.wide.s32 	%rd119, %r176, 4;
	add.s64 	%rd120, %rd1, %rd119;
	ld.global.nc.f32 	%f329, [%rd120];
	mul.f32 	%f474, %f433, %f329;

BB0_100:
	add.f32 	%f330, %f15, %f474;
	add.f32 	%f475, %f482, %f330;
	add.s32 	%r303, %r303, 1;
	mov.f32 	%f482, %f475;
	bra.uni 	BB0_101;

BB0_17:
	setp.eq.s64	%p15, %rd50, 0;
	add.s64 	%rd6, %rd3, %rd78;
	@%p15 bra 	BB0_39;
	bra.uni 	BB0_18;

BB0_39:
	mov.u32 	%r295, 0;
	mov.f32 	%f280, 0f00000000;
	setp.eq.s32	%p27, %r5, 0;
	@%p27 bra 	BB0_40;

	setp.eq.s32	%p28, %r5, 1;
	@%p28 bra 	BB0_49;

	setp.eq.s32	%p29, %r5, 2;
	@%p29 bra 	BB0_46;

	setp.eq.s64	%p30, %rd51, 0;
	ld.global.nc.f32 	%f36, [%rd6];
	mov.f32 	%f446, %f433;
	@%p30 bra 	BB0_45;

	ld.global.nc.f32 	%f281, [%rd5];
	mul.f32 	%f446, %f433, %f281;

BB0_45:
	fma.rn.f32 	%f282, %f431, %f36, %f432;
	add.f32 	%f283, %f282, %f446;
	add.f32 	%f482, %f482, %f283;
	mov.u32 	%r295, 1;

BB0_46:
	add.s32 	%r28, %r295, %r12;
	mul.wide.s32 	%rd99, %r28, 4;
	add.s64 	%rd100, %rd3, %rd99;
	ld.global.nc.f32 	%f41, [%rd100];
	setp.eq.s64	%p31, %rd51, 0;
	mov.f32 	%f448, %f433;
	@%p31 bra 	BB0_48;

	add.s64 	%rd102, %rd1, %rd99;
	ld.global.nc.f32 	%f284, [%rd102];
	mul.f32 	%f448, %f433, %f284;

BB0_48:
	fma.rn.f32 	%f285, %f431, %f41, %f432;
	add.f32 	%f286, %f285, %f448;
	add.f32 	%f482, %f482, %f286;
	add.s32 	%r295, %r295, 1;

BB0_49:
	add.s32 	%r31, %r295, %r12;
	mul.wide.s32 	%rd103, %r31, 4;
	add.s64 	%rd104, %rd3, %rd103;
	ld.global.nc.f32 	%f46, [%rd104];
	setp.eq.s64	%p32, %rd51, 0;
	mov.f32 	%f450, %f433;
	@%p32 bra 	BB0_51;

	add.s64 	%rd106, %rd1, %rd103;
	ld.global.nc.f32 	%f287, [%rd106];
	mul.f32 	%f450, %f433, %f287;

BB0_51:
	fma.rn.f32 	%f288, %f431, %f46, %f432;
	add.f32 	%f289, %f288, %f450;
	add.f32 	%f451, %f482, %f289;
	add.s32 	%r295, %r295, 1;
	mov.f32 	%f482, %f451;
	bra.uni 	BB0_52;

BB0_64:
	mov.u32 	%r299, 0;
	mov.f32 	%f302, 0f00000000;
	setp.eq.s32	%p40, %r5, 0;
	@%p40 bra 	BB0_65;

	setp.eq.s32	%p41, %r5, 1;
	@%p41 bra 	BB0_74;

	setp.eq.s32	%p42, %r5, 2;
	@%p42 bra 	BB0_71;

	setp.eq.s64	%p43, %rd51, 0;
	ld.global.nc.f32 	%f69, [%rd4];
	mov.f32 	%f458, %f433;
	@%p43 bra 	BB0_70;

	ld.global.nc.f32 	%f303, [%rd5];
	mul.f32 	%f458, %f433, %f303;

BB0_70:
	fma.rn.f32 	%f304, %f432, %f69, %f431;
	add.f32 	%f305, %f304, %f458;
	add.f32 	%f482, %f482, %f305;
	mov.u32 	%r299, 1;

BB0_71:
	add.s32 	%r37, %r299, %r12;
	mul.wide.s32 	%rd108, %r37, 4;
	add.s64 	%rd109, %rd2, %rd108;
	ld.global.nc.f32 	%f74, [%rd109];
	setp.eq.s64	%p44, %rd51, 0;
	mov.f32 	%f460, %f433;
	@%p44 bra 	BB0_73;

	add.s64 	%rd111, %rd1, %rd108;
	ld.global.nc.f32 	%f306, [%rd111];
	mul.f32 	%f460, %f433, %f306;

BB0_73:
	fma.rn.f32 	%f307, %f432, %f74, %f431;
	add.f32 	%f308, %f307, %f460;
	add.f32 	%f482, %f482, %f308;
	add.s32 	%r299, %r299, 1;

BB0_74:
	add.s32 	%r40, %r299, %r12;
	mul.wide.s32 	%rd112, %r40, 4;
	add.s64 	%rd113, %rd2, %rd112;
	ld.global.nc.f32 	%f79, [%rd113];
	setp.eq.s64	%p45, %rd51, 0;
	mov.f32 	%f462, %f433;
	@%p45 bra 	BB0_76;

	add.s64 	%rd115, %rd1, %rd112;
	ld.global.nc.f32 	%f309, [%rd115];
	mul.f32 	%f462, %f433, %f309;

BB0_76:
	fma.rn.f32 	%f310, %f432, %f79, %f431;
	add.f32 	%f311, %f310, %f462;
	add.f32 	%f463, %f482, %f311;
	add.s32 	%r299, %r299, 1;
	mov.f32 	%f482, %f463;
	bra.uni 	BB0_77;

BB0_18:
	setp.eq.s64	%p16, %rd51, 0;
	@%p16 bra 	BB0_29;
	bra.uni 	BB0_19;

BB0_29:
	mov.u32 	%r291, 0;
	mov.f32 	%f241, 0f00000000;
	setp.eq.s32	%p22, %r5, 0;
	@%p22 bra 	BB0_30;

	setp.eq.s32	%p23, %r5, 1;
	@%p23 bra 	BB0_35;

	setp.eq.s32	%p24, %r5, 2;
	@%p24 bra 	BB0_34;

	ld.global.nc.f32 	%f242, [%rd6];
	ld.global.nc.f32 	%f243, [%rd4];
	mul.f32 	%f244, %f432, %f243;
	fma.rn.f32 	%f245, %f431, %f242, %f244;
	add.f32 	%f246, %f245, %f433;
	add.f32 	%f482, %f482, %f246;
	mov.u32 	%r291, 1;

BB0_34:
	add.s32 	%r153, %r291, %r12;
	mul.wide.s32 	%rd91, %r153, 4;
	add.s64 	%rd92, %rd3, %rd91;
	ld.global.nc.f32 	%f247, [%rd92];
	add.s64 	%rd93, %rd2, %rd91;
	ld.global.nc.f32 	%f248, [%rd93];
	mul.f32 	%f249, %f432, %f248;
	fma.rn.f32 	%f250, %f431, %f247, %f249;
	add.f32 	%f251, %f250, %f433;
	add.f32 	%f482, %f482, %f251;
	add.s32 	%r291, %r291, 1;

BB0_35:
	add.s32 	%r154, %r291, %r12;
	mul.wide.s32 	%rd94, %r154, 4;
	add.s64 	%rd95, %rd3, %rd94;
	ld.global.nc.f32 	%f252, [%rd95];
	add.s64 	%rd96, %rd2, %rd94;
	ld.global.nc.f32 	%f253, [%rd96];
	mul.f32 	%f254, %f432, %f253;
	fma.rn.f32 	%f255, %f431, %f252, %f254;
	add.f32 	%f256, %f255, %f433;
	add.f32 	%f443, %f482, %f256;
	add.s32 	%r291, %r291, 1;
	mov.f32 	%f482, %f443;
	bra.uni 	BB0_36;

BB0_19:
	mov.u32 	%r287, 0;
	mov.f32 	%f195, 0f00000000;
	setp.eq.s32	%p17, %r5, 0;
	@%p17 bra 	BB0_20;

	setp.eq.s32	%p18, %r5, 1;
	@%p18 bra 	BB0_25;

	setp.eq.s32	%p19, %r5, 2;
	@%p19 bra 	BB0_24;

	ld.global.nc.f32 	%f196, [%rd6];
	ld.global.nc.f32 	%f197, [%rd4];
	mul.f32 	%f198, %f432, %f197;
	ld.global.nc.f32 	%f199, [%rd5];
	fma.rn.f32 	%f200, %f431, %f196, %f198;
	fma.rn.f32 	%f201, %f433, %f199, %f200;
	add.f32 	%f482, %f482, %f201;
	mov.u32 	%r287, 1;

BB0_24:
	add.s32 	%r145, %r287, %r12;
	mul.wide.s32 	%rd80, %r145, 4;
	add.s64 	%rd81, %rd3, %rd80;
	ld.global.nc.f32 	%f202, [%rd81];
	add.s64 	%rd82, %rd2, %rd80;
	ld.global.nc.f32 	%f203, [%rd82];
	mul.f32 	%f204, %f432, %f203;
	add.s64 	%rd83, %rd1, %rd80;
	ld.global.nc.f32 	%f205, [%rd83];
	fma.rn.f32 	%f206, %f431, %f202, %f204;
	fma.rn.f32 	%f207, %f433, %f205, %f206;
	add.f32 	%f482, %f482, %f207;
	add.s32 	%r287, %r287, 1;

BB0_25:
	add.s32 	%r146, %r287, %r12;
	mul.wide.s32 	%rd84, %r146, 4;
	add.s64 	%rd85, %rd3, %rd84;
	ld.global.nc.f32 	%f208, [%rd85];
	add.s64 	%rd86, %rd2, %rd84;
	ld.global.nc.f32 	%f209, [%rd86];
	mul.f32 	%f210, %f432, %f209;
	add.s64 	%rd87, %rd1, %rd84;
	ld.global.nc.f32 	%f211, [%rd87];
	fma.rn.f32 	%f212, %f431, %f208, %f210;
	fma.rn.f32 	%f213, %f433, %f211, %f212;
	add.f32 	%f438, %f482, %f213;
	add.s32 	%r287, %r287, 1;
	mov.f32 	%f482, %f438;
	bra.uni 	BB0_26;

BB0_89:
	mov.f32 	%f475, %f482;
	mov.f32 	%f482, %f324;

BB0_101:
	setp.lt.u32	%p58, %r125, 4;
	@%p58 bra 	BB0_112;

	add.s32 	%r177, %r8, %r286;
	mad.lo.s32 	%r178, %r125, %r177, %r303;
	mul.wide.s32 	%rd121, %r178, 4;
	add.s64 	%rd160, %rd1, %rd121;
	mov.f32 	%f482, %f475;

BB0_103:
	setp.eq.s64	%p59, %rd51, 0;
	mov.f32 	%f478, %f433;
	@%p59 bra 	BB0_105;

	ld.global.nc.f32 	%f331, [%rd160];
	mul.f32 	%f478, %f433, %f331;

BB0_105:
	add.f32 	%f332, %f15, %f478;
	add.f32 	%f118, %f482, %f332;
	mov.f32 	%f479, %f433;
	@%p59 bra 	BB0_107;

	ld.global.nc.f32 	%f333, [%rd160+4];
	mul.f32 	%f479, %f433, %f333;

BB0_107:
	add.f32 	%f334, %f15, %f479;
	add.f32 	%f121, %f118, %f334;
	mov.f32 	%f480, %f433;
	@%p59 bra 	BB0_109;

	ld.global.nc.f32 	%f335, [%rd160+8];
	mul.f32 	%f480, %f433, %f335;

BB0_109:
	add.f32 	%f336, %f15, %f480;
	add.f32 	%f124, %f121, %f336;
	mov.f32 	%f481, %f433;
	@%p59 bra 	BB0_111;

	ld.global.nc.f32 	%f337, [%rd160+12];
	mul.f32 	%f481, %f433, %f337;

BB0_111:
	add.f32 	%f338, %f15, %f481;
	add.f32 	%f482, %f124, %f338;
	add.s64 	%rd160, %rd160, 16;
	add.s32 	%r303, %r303, 4;
	setp.lt.s32	%p63, %r303, %r125;
	@%p63 bra 	BB0_103;
	bra.uni 	BB0_112;

BB0_40:
	mov.f32 	%f451, %f482;
	mov.f32 	%f482, %f280;

BB0_52:
	setp.lt.u32	%p33, %r125, 4;
	@%p33 bra 	BB0_112;

	add.s32 	%r161, %r8, %r286;
	mad.lo.s32 	%r162, %r125, %r161, %r295;
	mul.wide.s32 	%rd156, %r162, 4;
	add.s32 	%r163, %r295, %r11;
	mul.wide.s32 	%rd107, %r163, 4;
	add.s64 	%rd157, %rd3, %rd107;
	mov.f32 	%f482, %f451;

BB0_54:
	ld.global.nc.f32 	%f53, [%rd157];
	add.s64 	%rd17, %rd1, %rd156;
	setp.eq.s64	%p34, %rd51, 0;
	mov.f32 	%f454, %f433;
	@%p34 bra 	BB0_56;

	ld.global.nc.f32 	%f290, [%rd17];
	mul.f32 	%f454, %f433, %f290;

BB0_56:
	fma.rn.f32 	%f291, %f431, %f53, %f432;
	add.f32 	%f292, %f291, %f454;
	add.f32 	%f56, %f482, %f292;
	ld.global.nc.f32 	%f57, [%rd157+4];
	mov.f32 	%f455, %f433;
	@%p34 bra 	BB0_58;

	ld.global.nc.f32 	%f293, [%rd17+4];
	mul.f32 	%f455, %f433, %f293;

BB0_58:
	fma.rn.f32 	%f294, %f431, %f57, %f432;
	add.f32 	%f295, %f294, %f455;
	add.f32 	%f60, %f56, %f295;
	ld.global.nc.f32 	%f61, [%rd157+8];
	mov.f32 	%f456, %f433;
	@%p34 bra 	BB0_60;

	ld.global.nc.f32 	%f296, [%rd17+8];
	mul.f32 	%f456, %f433, %f296;

BB0_60:
	fma.rn.f32 	%f297, %f431, %f61, %f432;
	add.f32 	%f298, %f297, %f456;
	add.f32 	%f64, %f60, %f298;
	ld.global.nc.f32 	%f65, [%rd157+12];
	mov.f32 	%f457, %f433;
	@%p34 bra 	BB0_62;

	ld.global.nc.f32 	%f299, [%rd17+12];
	mul.f32 	%f457, %f433, %f299;

BB0_62:
	fma.rn.f32 	%f300, %f431, %f65, %f432;
	add.f32 	%f301, %f300, %f457;
	add.f32 	%f482, %f64, %f301;
	add.s64 	%rd156, %rd156, 16;
	add.s32 	%r295, %r295, 4;
	setp.lt.s32	%p38, %r295, %r125;
	add.s64 	%rd157, %rd157, 16;
	@%p38 bra 	BB0_54;
	bra.uni 	BB0_112;

BB0_65:
	mov.f32 	%f463, %f482;
	mov.f32 	%f482, %f302;

BB0_77:
	setp.lt.u32	%p46, %r125, 4;
	@%p46 bra 	BB0_112;

	add.s32 	%r168, %r8, %r286;
	mad.lo.s32 	%r169, %r125, %r168, %r299;
	mul.wide.s32 	%rd158, %r169, 4;
	add.s32 	%r170, %r299, %r11;
	mul.wide.s32 	%rd116, %r170, 4;
	add.s64 	%rd159, %rd2, %rd116;
	mov.f32 	%f482, %f463;

BB0_79:
	ld.global.nc.f32 	%f86, [%rd159];
	add.s64 	%rd24, %rd1, %rd158;
	setp.eq.s64	%p47, %rd51, 0;
	mov.f32 	%f466, %f433;
	@%p47 bra 	BB0_81;

	ld.global.nc.f32 	%f312, [%rd24];
	mul.f32 	%f466, %f433, %f312;

BB0_81:
	fma.rn.f32 	%f313, %f432, %f86, %f431;
	add.f32 	%f314, %f313, %f466;
	add.f32 	%f89, %f482, %f314;
	ld.global.nc.f32 	%f90, [%rd159+4];
	mov.f32 	%f467, %f433;
	@%p47 bra 	BB0_83;

	ld.global.nc.f32 	%f315, [%rd24+4];
	mul.f32 	%f467, %f433, %f315;

BB0_83:
	fma.rn.f32 	%f316, %f432, %f90, %f431;
	add.f32 	%f317, %f316, %f467;
	add.f32 	%f93, %f89, %f317;
	ld.global.nc.f32 	%f94, [%rd159+8];
	mov.f32 	%f468, %f433;
	@%p47 bra 	BB0_85;

	ld.global.nc.f32 	%f318, [%rd24+8];
	mul.f32 	%f468, %f433, %f318;

BB0_85:
	fma.rn.f32 	%f319, %f432, %f94, %f431;
	add.f32 	%f320, %f319, %f468;
	add.f32 	%f97, %f93, %f320;
	ld.global.nc.f32 	%f98, [%rd159+12];
	mov.f32 	%f469, %f433;
	@%p47 bra 	BB0_87;

	ld.global.nc.f32 	%f321, [%rd24+12];
	mul.f32 	%f469, %f433, %f321;

BB0_87:
	fma.rn.f32 	%f322, %f432, %f98, %f431;
	add.f32 	%f323, %f322, %f469;
	add.f32 	%f482, %f97, %f323;
	add.s64 	%rd158, %rd158, 16;
	add.s32 	%r299, %r299, 4;
	setp.lt.s32	%p51, %r299, %r125;
	add.s64 	%rd159, %rd159, 16;
	@%p51 bra 	BB0_79;
	bra.uni 	BB0_112;

BB0_30:
	mov.f32 	%f443, %f482;
	mov.f32 	%f482, %f241;

BB0_36:
	setp.lt.u32	%p25, %r125, 4;
	@%p25 bra 	BB0_112;

	add.s32 	%r155, %r8, %r286;
	mad.lo.s32 	%r156, %r125, %r155, %r291;
	mul.wide.s32 	%rd155, %r156, 4;
	mov.f32 	%f482, %f443;

BB0_38:
	add.s64 	%rd97, %rd3, %rd155;
	ld.global.nc.f32 	%f257, [%rd97];
	add.s64 	%rd98, %rd2, %rd155;
	ld.global.nc.f32 	%f258, [%rd98];
	mul.f32 	%f259, %f432, %f258;
	fma.rn.f32 	%f260, %f431, %f257, %f259;
	add.f32 	%f261, %f260, %f433;
	add.f32 	%f262, %f482, %f261;
	ld.global.nc.f32 	%f263, [%rd97+4];
	ld.global.nc.f32 	%f264, [%rd98+4];
	mul.f32 	%f265, %f432, %f264;
	fma.rn.f32 	%f266, %f431, %f263, %f265;
	add.f32 	%f267, %f266, %f433;
	add.f32 	%f268, %f262, %f267;
	ld.global.nc.f32 	%f269, [%rd97+8];
	ld.global.nc.f32 	%f270, [%rd98+8];
	mul.f32 	%f271, %f432, %f270;
	fma.rn.f32 	%f272, %f431, %f269, %f271;
	add.f32 	%f273, %f272, %f433;
	add.f32 	%f274, %f268, %f273;
	ld.global.nc.f32 	%f275, [%rd97+12];
	ld.global.nc.f32 	%f276, [%rd98+12];
	mul.f32 	%f277, %f432, %f276;
	fma.rn.f32 	%f278, %f431, %f275, %f277;
	add.f32 	%f279, %f278, %f433;
	add.f32 	%f482, %f274, %f279;
	add.s64 	%rd155, %rd155, 16;
	add.s32 	%r291, %r291, 4;
	setp.lt.s32	%p26, %r291, %r125;
	@%p26 bra 	BB0_38;
	bra.uni 	BB0_112;

BB0_20:
	mov.f32 	%f438, %f482;
	mov.f32 	%f482, %f195;

BB0_26:
	setp.lt.u32	%p20, %r125, 4;
	@%p20 bra 	BB0_112;

	add.s32 	%r147, %r8, %r286;
	mad.lo.s32 	%r148, %r125, %r147, %r287;
	mul.wide.s32 	%rd154, %r148, 4;
	mov.f32 	%f482, %f438;

BB0_28:
	add.s64 	%rd88, %rd3, %rd154;
	ld.global.nc.f32 	%f214, [%rd88];
	add.s64 	%rd89, %rd2, %rd154;
	ld.global.nc.f32 	%f215, [%rd89];
	mul.f32 	%f216, %f432, %f215;
	add.s64 	%rd90, %rd1, %rd154;
	ld.global.nc.f32 	%f217, [%rd90];
	fma.rn.f32 	%f218, %f431, %f214, %f216;
	fma.rn.f32 	%f219, %f433, %f217, %f218;
	add.f32 	%f220, %f482, %f219;
	ld.global.nc.f32 	%f221, [%rd88+4];
	ld.global.nc.f32 	%f222, [%rd89+4];
	mul.f32 	%f223, %f432, %f222;
	ld.global.nc.f32 	%f224, [%rd90+4];
	fma.rn.f32 	%f225, %f431, %f221, %f223;
	fma.rn.f32 	%f226, %f433, %f224, %f225;
	add.f32 	%f227, %f220, %f226;
	ld.global.nc.f32 	%f228, [%rd88+8];
	ld.global.nc.f32 	%f229, [%rd89+8];
	mul.f32 	%f230, %f432, %f229;
	ld.global.nc.f32 	%f231, [%rd90+8];
	fma.rn.f32 	%f232, %f431, %f228, %f230;
	fma.rn.f32 	%f233, %f433, %f231, %f232;
	add.f32 	%f234, %f227, %f233;
	ld.global.nc.f32 	%f235, [%rd88+12];
	ld.global.nc.f32 	%f236, [%rd89+12];
	mul.f32 	%f237, %f432, %f236;
	ld.global.nc.f32 	%f238, [%rd90+12];
	fma.rn.f32 	%f239, %f431, %f235, %f237;
	fma.rn.f32 	%f240, %f433, %f238, %f239;
	add.f32 	%f482, %f234, %f240;
	add.s64 	%rd154, %rd154, 16;
	add.s32 	%r287, %r287, 4;
	setp.lt.s32	%p21, %r287, %r125;
	@%p21 bra 	BB0_28;

BB0_112:
	add.s32 	%r286, %r286, 1;
	setp.lt.s32	%p64, %r286, %r126;
	@%p64 bra 	BB0_15;

BB0_113:
	add.s32 	%r285, %r285, 1;
	setp.lt.s32	%p65, %r285, %r127;
	@%p65 bra 	BB0_13;

BB0_114:
	ld.param.f32 	%f426, [lltorque21_param_26];
	add.u64 	%rd30, %SPL, 0;
	mul.f32 	%f491, %f429, %f426;
	abs.f32 	%f132, %f491;
	setp.neu.f32	%p66, %f132, 0f7F800000;
	mov.f32 	%f485, %f491;
	@%p66 bra 	BB0_116;

	mov.f32 	%f339, 0f00000000;
	mul.rn.f32 	%f485, %f491, %f339;

BB0_116:
	mul.f32 	%f340, %f485, 0f3F22F983;
	cvt.rni.s32.f32	%r316, %f340;
	cvt.rn.f32.s32	%f341, %r316;
	neg.f32 	%f342, %f341;
	mov.f32 	%f343, 0f3FC90FDA;
	fma.rn.f32 	%f344, %f342, %f343, %f485;
	mov.f32 	%f345, 0f33A22168;
	fma.rn.f32 	%f346, %f342, %f345, %f344;
	mov.f32 	%f347, 0f27C234C5;
	fma.rn.f32 	%f486, %f342, %f347, %f346;
	abs.f32 	%f348, %f485;
	add.s64 	%rd31, %rd30, 24;
	setp.leu.f32	%p67, %f348, 0f47CE4780;
	@%p67 bra 	BB0_127;

	mov.b32 	 %r55, %f485;
	shr.u32 	%r56, %r55, 23;
	shl.b32 	%r181, %r55, 8;
	or.b32  	%r57, %r181, -2147483648;
	mov.u32 	%r308, 0;
	mov.u64 	%rd161, __cudart_i2opi_f;
	mov.u32 	%r307, -6;
	mov.u64 	%rd162, %rd30;

BB0_118:
	.pragma "nounroll";
	ld.const.u32 	%r184, [%rd161];
	// inline asm
	{
	mad.lo.cc.u32   %r182, %r184, %r57, %r308;
	madc.hi.u32     %r308, %r184, %r57,  0;
	}
	// inline asm
	st.local.u32 	[%rd162], %r182;
	add.s64 	%rd162, %rd162, 4;
	add.s64 	%rd161, %rd161, 4;
	add.s32 	%r307, %r307, 1;
	setp.ne.s32	%p68, %r307, 0;
	@%p68 bra 	BB0_118;

	and.b32  	%r187, %r56, 255;
	add.s32 	%r188, %r187, -128;
	shr.u32 	%r189, %r188, 5;
	and.b32  	%r62, %r55, -2147483648;
	st.local.u32 	[%rd31], %r308;
	mov.u32 	%r190, 6;
	sub.s32 	%r191, %r190, %r189;
	mul.wide.s32 	%rd124, %r191, 4;
	add.s64 	%rd36, %rd30, %rd124;
	ld.local.u32 	%r309, [%rd36];
	ld.local.u32 	%r310, [%rd36+-4];
	and.b32  	%r65, %r56, 31;
	setp.eq.s32	%p69, %r65, 0;
	@%p69 bra 	BB0_121;

	mov.u32 	%r192, 32;
	sub.s32 	%r193, %r192, %r65;
	shr.u32 	%r194, %r310, %r193;
	shl.b32 	%r195, %r309, %r65;
	add.s32 	%r309, %r194, %r195;
	ld.local.u32 	%r196, [%rd36+-8];
	shr.u32 	%r197, %r196, %r193;
	shl.b32 	%r198, %r310, %r65;
	add.s32 	%r310, %r197, %r198;

BB0_121:
	shr.u32 	%r199, %r310, 30;
	shl.b32 	%r200, %r309, 2;
	add.s32 	%r311, %r199, %r200;
	shl.b32 	%r71, %r310, 2;
	shr.u32 	%r201, %r311, 31;
	shr.u32 	%r202, %r309, 30;
	add.s32 	%r72, %r201, %r202;
	setp.eq.s32	%p70, %r201, 0;
	@%p70 bra 	BB0_122;

	not.b32 	%r203, %r311;
	neg.s32 	%r313, %r71;
	setp.eq.s32	%p71, %r71, 0;
	selp.u32	%r204, 1, 0, %p71;
	add.s32 	%r311, %r204, %r203;
	xor.b32  	%r312, %r62, -2147483648;
	bra.uni 	BB0_124;

BB0_122:
	mov.u32 	%r312, %r62;
	mov.u32 	%r313, %r71;

BB0_124:
	clz.b32 	%r315, %r311;
	setp.eq.s32	%p72, %r315, 0;
	shl.b32 	%r205, %r311, %r315;
	mov.u32 	%r206, 32;
	sub.s32 	%r207, %r206, %r315;
	shr.u32 	%r208, %r313, %r207;
	add.s32 	%r209, %r208, %r205;
	selp.b32	%r80, %r311, %r209, %p72;
	mov.u32 	%r210, -921707870;
	mul.hi.u32 	%r314, %r80, %r210;
	setp.eq.s32	%p73, %r62, 0;
	neg.s32 	%r211, %r72;
	selp.b32	%r316, %r72, %r211, %p73;
	setp.lt.s32	%p74, %r314, 1;
	@%p74 bra 	BB0_126;

	mul.lo.s32 	%r212, %r80, -921707870;
	shr.u32 	%r213, %r212, 31;
	shl.b32 	%r214, %r314, 1;
	add.s32 	%r314, %r213, %r214;
	add.s32 	%r315, %r315, 1;

BB0_126:
	mov.u32 	%r215, 126;
	sub.s32 	%r216, %r215, %r315;
	shl.b32 	%r217, %r216, 23;
	add.s32 	%r218, %r314, 1;
	shr.u32 	%r219, %r218, 7;
	add.s32 	%r220, %r219, 1;
	shr.u32 	%r221, %r220, 1;
	add.s32 	%r222, %r221, %r217;
	or.b32  	%r223, %r222, %r312;
	mov.b32 	 %f486, %r223;

BB0_127:
	mul.rn.f32 	%f138, %f486, %f486;
	and.b32  	%r88, %r316, 1;
	setp.eq.s32	%p75, %r88, 0;
	@%p75 bra 	BB0_129;

	mov.f32 	%f349, 0fBAB6061A;
	mov.f32 	%f350, 0f37CCF5CE;
	fma.rn.f32 	%f487, %f350, %f138, %f349;
	bra.uni 	BB0_130;

BB0_129:
	mov.f32 	%f351, 0f3C08839E;
	mov.f32 	%f352, 0fB94CA1F9;
	fma.rn.f32 	%f487, %f352, %f138, %f351;

BB0_130:
	@%p75 bra 	BB0_132;

	mov.f32 	%f353, 0f3D2AAAA5;
	fma.rn.f32 	%f354, %f487, %f138, %f353;
	mov.f32 	%f355, 0fBF000000;
	fma.rn.f32 	%f488, %f354, %f138, %f355;
	bra.uni 	BB0_133;

BB0_132:
	mov.f32 	%f356, 0fBE2AAAA3;
	fma.rn.f32 	%f357, %f487, %f138, %f356;
	mov.f32 	%f358, 0f00000000;
	fma.rn.f32 	%f488, %f357, %f138, %f358;

BB0_133:
	fma.rn.f32 	%f489, %f488, %f486, %f486;
	@%p75 bra 	BB0_135;

	mov.f32 	%f359, 0f3F800000;
	fma.rn.f32 	%f489, %f488, %f138, %f359;

BB0_135:
	and.b32  	%r224, %r316, 2;
	setp.eq.s32	%p78, %r224, 0;
	@%p78 bra 	BB0_137;

	mov.f32 	%f360, 0f00000000;
	mov.f32 	%f361, 0fBF800000;
	fma.rn.f32 	%f489, %f489, %f361, %f360;

BB0_137:
	mov.u32 	%r284, %tid.z;
	mov.u32 	%r283, %ctaid.z;
	mov.u32 	%r282, %ntid.z;
	mov.u32 	%r281, %tid.y;
	mov.u32 	%r280, %ctaid.y;
	mov.u32 	%r279, %ntid.y;
	mad.lo.s32 	%r278, %r279, %r280, %r281;
	mad.lo.s32 	%r277, %r282, %r283, %r284;
	mov.u32 	%r276, %tid.x;
	mov.u32 	%r275, %ctaid.x;
	mov.u32 	%r274, %ntid.x;
	mad.lo.s32 	%r273, %r274, %r275, %r276;
	mad.lo.s32 	%r272, %r277, %r126, %r278;
	mad.lo.s32 	%r271, %r272, %r125, %r273;
	ld.param.u64 	%rd148, [lltorque21_param_9];
	cvta.to.global.u64 	%rd125, %rd148;
	mul.f32 	%f362, %f482, %f489;
	mul.wide.s32 	%rd126, %r271, 4;
	add.s64 	%rd127, %rd125, %rd126;
	ld.global.f32 	%f363, [%rd127];
	fma.rn.f32 	%f150, %f11, %f362, %f363;
	st.global.f32 	[%rd127], %f150;
	@%p66 bra 	BB0_139;

	mov.f32 	%f364, 0f00000000;
	mul.rn.f32 	%f491, %f491, %f364;

BB0_139:
	mul.f32 	%f365, %f491, 0f3F22F983;
	cvt.rni.s32.f32	%r326, %f365;
	cvt.rn.f32.s32	%f366, %r326;
	neg.f32 	%f367, %f366;
	fma.rn.f32 	%f369, %f367, %f343, %f491;
	fma.rn.f32 	%f371, %f367, %f345, %f369;
	fma.rn.f32 	%f492, %f367, %f347, %f371;
	abs.f32 	%f373, %f491;
	setp.leu.f32	%p80, %f373, 0f47CE4780;
	@%p80 bra 	BB0_150;

	mov.b32 	 %r90, %f491;
	shr.u32 	%r91, %r90, 23;
	shl.b32 	%r227, %r90, 8;
	or.b32  	%r92, %r227, -2147483648;
	mov.u32 	%r318, 0;
	mov.u64 	%rd163, __cudart_i2opi_f;
	mov.u32 	%r317, -6;
	mov.u64 	%rd164, %rd30;

BB0_141:
	.pragma "nounroll";
	ld.const.u32 	%r230, [%rd163];
	// inline asm
	{
	mad.lo.cc.u32   %r228, %r230, %r92, %r318;
	madc.hi.u32     %r318, %r230, %r92,  0;
	}
	// inline asm
	st.local.u32 	[%rd164], %r228;
	add.s64 	%rd164, %rd164, 4;
	add.s64 	%rd163, %rd163, 4;
	add.s32 	%r317, %r317, 1;
	setp.ne.s32	%p81, %r317, 0;
	@%p81 bra 	BB0_141;

	and.b32  	%r233, %r91, 255;
	add.s32 	%r234, %r233, -128;
	shr.u32 	%r235, %r234, 5;
	and.b32  	%r97, %r90, -2147483648;
	st.local.u32 	[%rd31], %r318;
	mov.u32 	%r236, 6;
	sub.s32 	%r237, %r236, %r235;
	mul.wide.s32 	%rd129, %r237, 4;
	add.s64 	%rd41, %rd30, %rd129;
	ld.local.u32 	%r319, [%rd41];
	ld.local.u32 	%r320, [%rd41+-4];
	and.b32  	%r100, %r91, 31;
	setp.eq.s32	%p82, %r100, 0;
	@%p82 bra 	BB0_144;

	mov.u32 	%r238, 32;
	sub.s32 	%r239, %r238, %r100;
	shr.u32 	%r240, %r320, %r239;
	shl.b32 	%r241, %r319, %r100;
	add.s32 	%r319, %r240, %r241;
	ld.local.u32 	%r242, [%rd41+-8];
	shr.u32 	%r243, %r242, %r239;
	shl.b32 	%r244, %r320, %r100;
	add.s32 	%r320, %r243, %r244;

BB0_144:
	shr.u32 	%r245, %r320, 30;
	shl.b32 	%r246, %r319, 2;
	add.s32 	%r321, %r245, %r246;
	shl.b32 	%r106, %r320, 2;
	shr.u32 	%r247, %r321, 31;
	shr.u32 	%r248, %r319, 30;
	add.s32 	%r107, %r247, %r248;
	setp.eq.s32	%p83, %r247, 0;
	@%p83 bra 	BB0_145;

	not.b32 	%r249, %r321;
	neg.s32 	%r323, %r106;
	setp.eq.s32	%p84, %r106, 0;
	selp.u32	%r250, 1, 0, %p84;
	add.s32 	%r321, %r250, %r249;
	xor.b32  	%r322, %r97, -2147483648;
	bra.uni 	BB0_147;

BB0_145:
	mov.u32 	%r322, %r97;
	mov.u32 	%r323, %r106;

BB0_147:
	clz.b32 	%r325, %r321;
	setp.eq.s32	%p85, %r325, 0;
	shl.b32 	%r251, %r321, %r325;
	mov.u32 	%r252, 32;
	sub.s32 	%r253, %r252, %r325;
	shr.u32 	%r254, %r323, %r253;
	add.s32 	%r255, %r254, %r251;
	selp.b32	%r115, %r321, %r255, %p85;
	mov.u32 	%r256, -921707870;
	mul.hi.u32 	%r324, %r115, %r256;
	setp.eq.s32	%p86, %r97, 0;
	neg.s32 	%r257, %r107;
	selp.b32	%r326, %r107, %r257, %p86;
	setp.lt.s32	%p87, %r324, 1;
	@%p87 bra 	BB0_149;

	mul.lo.s32 	%r258, %r115, -921707870;
	shr.u32 	%r259, %r258, 31;
	shl.b32 	%r260, %r324, 1;
	add.s32 	%r324, %r259, %r260;
	add.s32 	%r325, %r325, 1;

BB0_149:
	mov.u32 	%r261, 126;
	sub.s32 	%r262, %r261, %r325;
	shl.b32 	%r263, %r262, 23;
	add.s32 	%r264, %r324, 1;
	shr.u32 	%r265, %r264, 7;
	add.s32 	%r266, %r265, 1;
	shr.u32 	%r267, %r266, 1;
	add.s32 	%r268, %r267, %r263;
	or.b32  	%r269, %r268, %r322;
	mov.b32 	 %f492, %r269;

BB0_150:
	mul.rn.f32 	%f156, %f492, %f492;
	add.s32 	%r123, %r326, 1;
	and.b32  	%r124, %r123, 1;
	setp.eq.s32	%p88, %r124, 0;
	@%p88 bra 	BB0_152;

	mov.f32 	%f374, 0fBAB6061A;
	mov.f32 	%f375, 0f37CCF5CE;
	fma.rn.f32 	%f493, %f375, %f156, %f374;
	bra.uni 	BB0_153;

BB0_152:
	mov.f32 	%f376, 0f3C08839E;
	mov.f32 	%f377, 0fB94CA1F9;
	fma.rn.f32 	%f493, %f377, %f156, %f376;

BB0_153:
	@%p88 bra 	BB0_155;

	mov.f32 	%f378, 0f3D2AAAA5;
	fma.rn.f32 	%f379, %f493, %f156, %f378;
	mov.f32 	%f380, 0fBF000000;
	fma.rn.f32 	%f494, %f379, %f156, %f380;
	bra.uni 	BB0_156;

BB0_155:
	mov.f32 	%f381, 0fBE2AAAA3;
	fma.rn.f32 	%f382, %f493, %f156, %f381;
	mov.f32 	%f383, 0f00000000;
	fma.rn.f32 	%f494, %f382, %f156, %f383;

BB0_156:
	fma.rn.f32 	%f495, %f494, %f492, %f492;
	@%p88 bra 	BB0_158;

	mov.f32 	%f384, 0f3F800000;
	fma.rn.f32 	%f495, %f494, %f156, %f384;

BB0_158:
	and.b32  	%r270, %r123, 2;
	setp.eq.s32	%p91, %r270, 0;
	@%p91 bra 	BB0_160;

	mov.f32 	%f385, 0f00000000;
	mov.f32 	%f386, 0fBF800000;
	fma.rn.f32 	%f495, %f495, %f386, %f385;

BB0_160:
	ld.param.u64 	%rd153, [lltorque21_param_8];
	ld.param.u64 	%rd152, [lltorque21_param_28];
	ld.param.f32 	%f427, [lltorque21_param_27];
	ld.param.u64 	%rd151, [lltorque21_param_0];
	ld.param.u64 	%rd150, [lltorque21_param_1];
	ld.param.u64 	%rd149, [lltorque21_param_2];
	cvta.to.global.u64 	%rd42, %rd149;
	cvta.to.global.u64 	%rd43, %rd150;
	cvta.to.global.u64 	%rd44, %rd151;
	cvta.to.global.u64 	%rd45, %rd152;
	cvta.to.global.u64 	%rd130, %rd153;
	cvta.to.global.u64 	%rd131, %rd53;
	cvta.to.global.u64 	%rd132, %rd52;
	cvta.to.global.u64 	%rd133, %rd56;
	mul.f32 	%f387, %f482, %f495;
	add.s64 	%rd135, %rd133, %rd126;
	ld.global.f32 	%f388, [%rd135];
	fma.rn.f32 	%f389, %f11, %f387, %f388;
	st.global.f32 	[%rd135], %f389;
	mul.f32 	%f390, %f489, %f389;
	mul.f32 	%f391, %f495, %f150;
	sub.f32 	%f392, %f391, %f390;
	cvt.f64.f32	%fd3, %f427;
	mul.f64 	%fd4, %fd3, 0d470D38642367D29C;
	cvt.f64.f32	%fd5, %f430;
	mul.f64 	%fd6, %fd4, %fd5;
	cvt.rn.f32.f64	%f393, %fd6;
	mul.f32 	%f394, %f393, %f392;
	mul.f32 	%f168, %f431, %f394;
	mul.f32 	%f169, %f432, %f394;
	mul.f32 	%f170, %f433, %f394;
	add.s64 	%rd136, %rd3, %rd126;
	ld.global.nc.f32 	%f171, [%rd136];
	add.s64 	%rd137, %rd2, %rd126;
	ld.global.nc.f32 	%f172, [%rd137];
	add.s64 	%rd138, %rd1, %rd126;
	ld.global.nc.f32 	%f173, [%rd138];
	add.s64 	%rd139, %rd132, %rd126;
	ld.global.nc.f32 	%f174, [%rd139];
	add.s64 	%rd140, %rd131, %rd126;
	ld.global.nc.f32 	%f175, [%rd140];
	add.s64 	%rd141, %rd130, %rd126;
	ld.global.nc.f32 	%f176, [%rd141];
	setp.eq.s64	%p92, %rd152, 0;
	@%p92 bra 	BB0_162;

	add.s64 	%rd143, %rd45, %rd126;
	ld.global.nc.f32 	%f395, [%rd143];
	mul.f32 	%f497, %f395, %f497;

BB0_162:
	sub.f32 	%f396, %f176, %f170;
	mul.f32 	%f397, %f172, %f396;
	sub.f32 	%f398, %f175, %f169;
	mul.f32 	%f399, %f173, %f398;
	sub.f32 	%f400, %f397, %f399;
	sub.f32 	%f401, %f174, %f168;
	mul.f32 	%f402, %f173, %f401;
	mul.f32 	%f403, %f171, %f396;
	sub.f32 	%f404, %f402, %f403;
	mul.f32 	%f405, %f171, %f398;
	mul.f32 	%f406, %f172, %f401;
	sub.f32 	%f407, %f405, %f406;
	fma.rn.f32 	%f408, %f497, %f497, 0f3F800000;
	mov.f32 	%f409, 0fBF800000;
	div.rn.f32 	%f410, %f409, %f408;
	mul.f32 	%f411, %f172, %f407;
	mul.f32 	%f412, %f173, %f404;
	sub.f32 	%f413, %f411, %f412;
	mul.f32 	%f414, %f173, %f400;
	mul.f32 	%f415, %f171, %f407;
	sub.f32 	%f416, %f414, %f415;
	mul.f32 	%f417, %f171, %f404;
	mul.f32 	%f418, %f172, %f400;
	sub.f32 	%f419, %f417, %f418;
	fma.rn.f32 	%f420, %f413, %f497, %f400;
	fma.rn.f32 	%f421, %f416, %f497, %f404;
	fma.rn.f32 	%f422, %f419, %f497, %f407;
	mul.f32 	%f423, %f410, %f420;
	mul.f32 	%f424, %f410, %f421;
	mul.f32 	%f425, %f410, %f422;
	add.s64 	%rd145, %rd44, %rd126;
	st.global.f32 	[%rd145], %f423;
	add.s64 	%rd146, %rd43, %rd126;
	st.global.f32 	[%rd146], %f424;
	add.s64 	%rd147, %rd42, %rd126;
	st.global.f32 	[%rd147], %f425;

BB0_163:
	ret;
}


`
   lltorque21_ptx_75 = `
.version 6.4
.target sm_75
.address_size 64

	// .globl	lltorque21
.const .align 4 .b8 __cudart_i2opi_f[24] = {65, 144, 67, 60, 153, 149, 98, 219, 192, 221, 52, 245, 209, 87, 39, 252, 41, 21, 68, 78, 110, 131, 249, 162};

.visible .entry lltorque21(
	.param .u64 lltorque21_param_0,
	.param .u64 lltorque21_param_1,
	.param .u64 lltorque21_param_2,
	.param .u64 lltorque21_param_3,
	.param .u64 lltorque21_param_4,
	.param .u64 lltorque21_param_5,
	.param .u64 lltorque21_param_6,
	.param .u64 lltorque21_param_7,
	.param .u64 lltorque21_param_8,
	.param .u64 lltorque21_param_9,
	.param .u64 lltorque21_param_10,
	.param .u64 lltorque21_param_11,
	.param .u64 lltorque21_param_12,
	.param .u64 lltorque21_param_13,
	.param .u64 lltorque21_param_14,
	.param .u64 lltorque21_param_15,
	.param .f32 lltorque21_param_16,
	.param .u64 lltorque21_param_17,
	.param .f32 lltorque21_param_18,
	.param .u64 lltorque21_param_19,
	.param .f32 lltorque21_param_20,
	.param .u64 lltorque21_param_21,
	.param .f32 lltorque21_param_22,
	.param .u64 lltorque21_param_23,
	.param .f32 lltorque21_param_24,
	.param .f32 lltorque21_param_25,
	.param .f32 lltorque21_param_26,
	.param .f32 lltorque21_param_27,
	.param .u64 lltorque21_param_28,
	.param .f32 lltorque21_param_29,
	.param .u32 lltorque21_param_30,
	.param .u32 lltorque21_param_31,
	.param .u32 lltorque21_param_32,
	.param .u8 lltorque21_param_33
)
{
	.local .align 4 .b8 	__local_depot0[28];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<93>;
	.reg .f32 	%f<498>;
	.reg .b32 	%r<327>;
	.reg .f64 	%fd<7>;
	.reg .b64 	%rd<165>;


	mov.u64 	%SPL, __local_depot0;
	ld.param.u64 	%rd49, [lltorque21_param_3];
	ld.param.u64 	%rd50, [lltorque21_param_4];
	ld.param.u64 	%rd51, [lltorque21_param_5];
	ld.param.u64 	%rd52, [lltorque21_param_6];
	ld.param.u64 	%rd53, [lltorque21_param_7];
	ld.param.u64 	%rd56, [lltorque21_param_12];
	ld.param.u64 	%rd57, [lltorque21_param_15];
	ld.param.f32 	%f429, [lltorque21_param_16];
	ld.param.u64 	%rd58, [lltorque21_param_17];
	ld.param.f32 	%f430, [lltorque21_param_18];
	ld.param.u64 	%rd59, [lltorque21_param_19];
	ld.param.f32 	%f431, [lltorque21_param_20];
	ld.param.u64 	%rd60, [lltorque21_param_21];
	ld.param.f32 	%f432, [lltorque21_param_22];
	ld.param.u64 	%rd61, [lltorque21_param_23];
	ld.param.f32 	%f433, [lltorque21_param_24];
	ld.param.f32 	%f497, [lltorque21_param_29];
	ld.param.u32 	%r125, [lltorque21_param_30];
	ld.param.u32 	%r126, [lltorque21_param_31];
	ld.param.u32 	%r127, [lltorque21_param_32];
	cvta.to.global.u64 	%rd1, %rd51;
	cvta.to.global.u64 	%rd2, %rd50;
	cvta.to.global.u64 	%rd3, %rd49;
	mov.u32 	%r128, %ntid.x;
	mov.u32 	%r129, %ctaid.x;
	mov.u32 	%r130, %tid.x;
	mad.lo.s32 	%r1, %r128, %r129, %r130;
	mov.u32 	%r131, %ntid.y;
	mov.u32 	%r132, %ctaid.y;
	mov.u32 	%r133, %tid.y;
	mad.lo.s32 	%r2, %r131, %r132, %r133;
	mov.u32 	%r134, %ntid.z;
	mov.u32 	%r135, %ctaid.z;
	mov.u32 	%r136, %tid.z;
	mad.lo.s32 	%r3, %r134, %r135, %r136;
	setp.ge.s32	%p1, %r2, %r126;
	setp.ge.s32	%p2, %r1, %r125;
	or.pred  	%p3, %p1, %p2;
	setp.ge.s32	%p4, %r3, %r127;
	or.pred  	%p5, %p3, %p4;
	@%p5 bra 	BB0_163;

	mad.lo.s32 	%r137, %r3, %r126, %r2;
	mad.lo.s32 	%r4, %r137, %r125, %r1;
	setp.eq.s64	%p6, %rd57, 0;
	@%p6 bra 	BB0_3;

	cvta.to.global.u64 	%rd63, %rd57;
	mul.wide.s32 	%rd64, %r4, 4;
	add.s64 	%rd65, %rd63, %rd64;
	ld.global.nc.f32 	%f188, [%rd65];
	mul.f32 	%f429, %f188, %f429;

BB0_3:
	setp.eq.s64	%p7, %rd58, 0;
	@%p7 bra 	BB0_5;

	cvta.to.global.u64 	%rd66, %rd58;
	mul.wide.s32 	%rd67, %r4, 4;
	add.s64 	%rd68, %rd66, %rd67;
	ld.global.nc.f32 	%f189, [%rd68];
	mul.f32 	%f430, %f189, %f430;

BB0_5:
	setp.eq.s64	%p8, %rd59, 0;
	@%p8 bra 	BB0_7;

	cvta.to.global.u64 	%rd69, %rd59;
	mul.wide.s32 	%rd70, %r4, 4;
	add.s64 	%rd71, %rd69, %rd70;
	ld.global.nc.f32 	%f190, [%rd71];
	mul.f32 	%f431, %f190, %f431;

BB0_7:
	setp.eq.s64	%p9, %rd60, 0;
	@%p9 bra 	BB0_9;

	cvta.to.global.u64 	%rd72, %rd60;
	mul.wide.s32 	%rd73, %r4, 4;
	add.s64 	%rd74, %rd72, %rd73;
	ld.global.nc.f32 	%f191, [%rd74];
	mul.f32 	%f432, %f191, %f432;

BB0_9:
	setp.eq.s64	%p10, %rd61, 0;
	@%p10 bra 	BB0_11;

	cvta.to.global.u64 	%rd75, %rd61;
	mul.wide.s32 	%rd76, %r4, 4;
	add.s64 	%rd77, %rd75, %rd76;
	ld.global.nc.f32 	%f192, [%rd77];
	mul.f32 	%f433, %f192, %f433;

BB0_11:
	ld.param.f32 	%f428, [lltorque21_param_25];
	cvt.f64.f32	%fd1, %f428;
	div.rn.f64 	%fd2, %fd1, 0d42447BB7F7C00000;
	cvt.rn.f32.f64	%f11, %fd2;
	mov.f32 	%f482, 0f00000000;
	setp.lt.s32	%p11, %r127, 1;
	@%p11 bra 	BB0_114;

	and.b32  	%r5, %r125, 3;
	add.f32 	%f15, %f431, %f432;
	mul.lo.s32 	%r6, %r126, %r125;
	mov.f32 	%f482, 0f00000000;
	mov.u32 	%r285, 0;

BB0_13:
	setp.lt.s32	%p12, %r126, 1;
	@%p12 bra 	BB0_113;

	mul.lo.s32 	%r8, %r285, %r126;
	mul.lo.s32 	%r9, %r6, %r285;
	mov.u32 	%r286, 0;

BB0_15:
	mad.lo.s32 	%r11, %r125, %r286, %r9;
	setp.lt.s32	%p13, %r125, 1;
	@%p13 bra 	BB0_112;

	setp.eq.s64	%p14, %rd49, 0;
	add.s32 	%r140, %r286, %r8;
	mul.lo.s32 	%r12, %r140, %r125;
	mul.wide.s32 	%rd78, %r12, 4;
	add.s64 	%rd4, %rd2, %rd78;
	add.s64 	%rd5, %rd1, %rd78;
	@%p14 bra 	BB0_63;
	bra.uni 	BB0_17;

BB0_63:
	setp.eq.s64	%p39, %rd50, 0;
	@%p39 bra 	BB0_88;
	bra.uni 	BB0_64;

BB0_88:
	mov.u32 	%r303, 0;
	mov.f32 	%f324, 0f00000000;
	setp.eq.s32	%p52, %r5, 0;
	@%p52 bra 	BB0_89;

	setp.eq.s32	%p53, %r5, 1;
	@%p53 bra 	BB0_98;

	setp.eq.s32	%p54, %r5, 2;
	@%p54 bra 	BB0_95;

	setp.eq.s64	%p55, %rd51, 0;
	mov.f32 	%f470, %f433;
	@%p55 bra 	BB0_94;

	ld.global.nc.f32 	%f325, [%rd5];
	mul.f32 	%f470, %f433, %f325;

BB0_94:
	add.f32 	%f326, %f15, %f470;
	add.f32 	%f482, %f482, %f326;
	mov.u32 	%r303, 1;

BB0_95:
	setp.eq.s64	%p56, %rd51, 0;
	mov.f32 	%f472, %f433;
	@%p56 bra 	BB0_97;

	add.s32 	%r175, %r303, %r12;
	mul.wide.s32 	%rd117, %r175, 4;
	add.s64 	%rd118, %rd1, %rd117;
	ld.global.nc.f32 	%f327, [%rd118];
	mul.f32 	%f472, %f433, %f327;

BB0_97:
	add.f32 	%f328, %f15, %f472;
	add.f32 	%f482, %f482, %f328;
	add.s32 	%r303, %r303, 1;

BB0_98:
	setp.eq.s64	%p57, %rd51, 0;
	mov.f32 	%f474, %f433;
	@%p57 bra 	BB0_100;

	add.s32 	%r176, %r303, %r12;
	mul.wide.s32 	%rd119, %r176, 4;
	add.s64 	%rd120, %rd1, %rd119;
	ld.global.nc.f32 	%f329, [%rd120];
	mul.f32 	%f474, %f433, %f329;

BB0_100:
	add.f32 	%f330, %f15, %f474;
	add.f32 	%f475, %f482, %f330;
	add.s32 	%r303, %r303, 1;
	mov.f32 	%f482, %f475;
	bra.uni 	BB0_101;

BB0_17:
	setp.eq.s64	%p15, %rd50, 0;
	add.s64 	%rd6, %rd3, %rd78;
	@%p15 bra 	BB0_39;
	bra.uni 	BB0_18;

BB0_39:
	mov.u32 	%r295, 0;
	mov.f32 	%f280, 0f00000000;
	setp.eq.s32	%p27, %r5, 0;
	@%p27 bra 	BB0_40;

	setp.eq.s32	%p28, %r5, 1;
	@%p28 bra 	BB0_49;

	setp.eq.s32	%p29, %r5, 2;
	@%p29 bra 	BB0_46;

	setp.eq.s64	%p30, %rd51, 0;
	ld.global.nc.f32 	%f36, [%rd6];
	mov.f32 	%f446, %f433;
	@%p30 bra 	BB0_45;

	ld.global.nc.f32 	%f281, [%rd5];
	mul.f32 	%f446, %f433, %f281;

BB0_45:
	fma.rn.f32 	%f282, %f431, %f36, %f432;
	add.f32 	%f283, %f282, %f446;
	add.f32 	%f482, %f482, %f283;
	mov.u32 	%r295, 1;

BB0_46:
	add.s32 	%r28, %r295, %r12;
	mul.wide.s32 	%rd99, %r28, 4;
	add.s64 	%rd100, %rd3, %rd99;
	ld.global.nc.f32 	%f41, [%rd100];
	setp.eq.s64	%p31, %rd51, 0;
	mov.f32 	%f448, %f433;
	@%p31 bra 	BB0_48;

	add.s64 	%rd102, %rd1, %rd99;
	ld.global.nc.f32 	%f284, [%rd102];
	mul.f32 	%f448, %f433, %f284;

BB0_48:
	fma.rn.f32 	%f285, %f431, %f41, %f432;
	add.f32 	%f286, %f285, %f448;
	add.f32 	%f482, %f482, %f286;
	add.s32 	%r295, %r295, 1;

BB0_49:
	add.s32 	%r31, %r295, %r12;
	mul.wide.s32 	%rd103, %r31, 4;
	add.s64 	%rd104, %rd3, %rd103;
	ld.global.nc.f32 	%f46, [%rd104];
	setp.eq.s64	%p32, %rd51, 0;
	mov.f32 	%f450, %f433;
	@%p32 bra 	BB0_51;

	add.s64 	%rd106, %rd1, %rd103;
	ld.global.nc.f32 	%f287, [%rd106];
	mul.f32 	%f450, %f433, %f287;

BB0_51:
	fma.rn.f32 	%f288, %f431, %f46, %f432;
	add.f32 	%f289, %f288, %f450;
	add.f32 	%f451, %f482, %f289;
	add.s32 	%r295, %r295, 1;
	mov.f32 	%f482, %f451;
	bra.uni 	BB0_52;

BB0_64:
	mov.u32 	%r299, 0;
	mov.f32 	%f302, 0f00000000;
	setp.eq.s32	%p40, %r5, 0;
	@%p40 bra 	BB0_65;

	setp.eq.s32	%p41, %r5, 1;
	@%p41 bra 	BB0_74;

	setp.eq.s32	%p42, %r5, 2;
	@%p42 bra 	BB0_71;

	setp.eq.s64	%p43, %rd51, 0;
	ld.global.nc.f32 	%f69, [%rd4];
	mov.f32 	%f458, %f433;
	@%p43 bra 	BB0_70;

	ld.global.nc.f32 	%f303, [%rd5];
	mul.f32 	%f458, %f433, %f303;

BB0_70:
	fma.rn.f32 	%f304, %f432, %f69, %f431;
	add.f32 	%f305, %f304, %f458;
	add.f32 	%f482, %f482, %f305;
	mov.u32 	%r299, 1;

BB0_71:
	add.s32 	%r37, %r299, %r12;
	mul.wide.s32 	%rd108, %r37, 4;
	add.s64 	%rd109, %rd2, %rd108;
	ld.global.nc.f32 	%f74, [%rd109];
	setp.eq.s64	%p44, %rd51, 0;
	mov.f32 	%f460, %f433;
	@%p44 bra 	BB0_73;

	add.s64 	%rd111, %rd1, %rd108;
	ld.global.nc.f32 	%f306, [%rd111];
	mul.f32 	%f460, %f433, %f306;

BB0_73:
	fma.rn.f32 	%f307, %f432, %f74, %f431;
	add.f32 	%f308, %f307, %f460;
	add.f32 	%f482, %f482, %f308;
	add.s32 	%r299, %r299, 1;

BB0_74:
	add.s32 	%r40, %r299, %r12;
	mul.wide.s32 	%rd112, %r40, 4;
	add.s64 	%rd113, %rd2, %rd112;
	ld.global.nc.f32 	%f79, [%rd113];
	setp.eq.s64	%p45, %rd51, 0;
	mov.f32 	%f462, %f433;
	@%p45 bra 	BB0_76;

	add.s64 	%rd115, %rd1, %rd112;
	ld.global.nc.f32 	%f309, [%rd115];
	mul.f32 	%f462, %f433, %f309;

BB0_76:
	fma.rn.f32 	%f310, %f432, %f79, %f431;
	add.f32 	%f311, %f310, %f462;
	add.f32 	%f463, %f482, %f311;
	add.s32 	%r299, %r299, 1;
	mov.f32 	%f482, %f463;
	bra.uni 	BB0_77;

BB0_18:
	setp.eq.s64	%p16, %rd51, 0;
	@%p16 bra 	BB0_29;
	bra.uni 	BB0_19;

BB0_29:
	mov.u32 	%r291, 0;
	mov.f32 	%f241, 0f00000000;
	setp.eq.s32	%p22, %r5, 0;
	@%p22 bra 	BB0_30;

	setp.eq.s32	%p23, %r5, 1;
	@%p23 bra 	BB0_35;

	setp.eq.s32	%p24, %r5, 2;
	@%p24 bra 	BB0_34;

	ld.global.nc.f32 	%f242, [%rd6];
	ld.global.nc.f32 	%f243, [%rd4];
	mul.f32 	%f244, %f432, %f243;
	fma.rn.f32 	%f245, %f431, %f242, %f244;
	add.f32 	%f246, %f245, %f433;
	add.f32 	%f482, %f482, %f246;
	mov.u32 	%r291, 1;

BB0_34:
	add.s32 	%r153, %r291, %r12;
	mul.wide.s32 	%rd91, %r153, 4;
	add.s64 	%rd92, %rd3, %rd91;
	ld.global.nc.f32 	%f247, [%rd92];
	add.s64 	%rd93, %rd2, %rd91;
	ld.global.nc.f32 	%f248, [%rd93];
	mul.f32 	%f249, %f432, %f248;
	fma.rn.f32 	%f250, %f431, %f247, %f249;
	add.f32 	%f251, %f250, %f433;
	add.f32 	%f482, %f482, %f251;
	add.s32 	%r291, %r291, 1;

BB0_35:
	add.s32 	%r154, %r291, %r12;
	mul.wide.s32 	%rd94, %r154, 4;
	add.s64 	%rd95, %rd3, %rd94;
	ld.global.nc.f32 	%f252, [%rd95];
	add.s64 	%rd96, %rd2, %rd94;
	ld.global.nc.f32 	%f253, [%rd96];
	mul.f32 	%f254, %f432, %f253;
	fma.rn.f32 	%f255, %f431, %f252, %f254;
	add.f32 	%f256, %f255, %f433;
	add.f32 	%f443, %f482, %f256;
	add.s32 	%r291, %r291, 1;
	mov.f32 	%f482, %f443;
	bra.uni 	BB0_36;

BB0_19:
	mov.u32 	%r287, 0;
	mov.f32 	%f195, 0f00000000;
	setp.eq.s32	%p17, %r5, 0;
	@%p17 bra 	BB0_20;

	setp.eq.s32	%p18, %r5, 1;
	@%p18 bra 	BB0_25;

	setp.eq.s32	%p19, %r5, 2;
	@%p19 bra 	BB0_24;

	ld.global.nc.f32 	%f196, [%rd6];
	ld.global.nc.f32 	%f197, [%rd4];
	mul.f32 	%f198, %f432, %f197;
	ld.global.nc.f32 	%f199, [%rd5];
	fma.rn.f32 	%f200, %f431, %f196, %f198;
	fma.rn.f32 	%f201, %f433, %f199, %f200;
	add.f32 	%f482, %f482, %f201;
	mov.u32 	%r287, 1;

BB0_24:
	add.s32 	%r145, %r287, %r12;
	mul.wide.s32 	%rd80, %r145, 4;
	add.s64 	%rd81, %rd3, %rd80;
	ld.global.nc.f32 	%f202, [%rd81];
	add.s64 	%rd82, %rd2, %rd80;
	ld.global.nc.f32 	%f203, [%rd82];
	mul.f32 	%f204, %f432, %f203;
	add.s64 	%rd83, %rd1, %rd80;
	ld.global.nc.f32 	%f205, [%rd83];
	fma.rn.f32 	%f206, %f431, %f202, %f204;
	fma.rn.f32 	%f207, %f433, %f205, %f206;
	add.f32 	%f482, %f482, %f207;
	add.s32 	%r287, %r287, 1;

BB0_25:
	add.s32 	%r146, %r287, %r12;
	mul.wide.s32 	%rd84, %r146, 4;
	add.s64 	%rd85, %rd3, %rd84;
	ld.global.nc.f32 	%f208, [%rd85];
	add.s64 	%rd86, %rd2, %rd84;
	ld.global.nc.f32 	%f209, [%rd86];
	mul.f32 	%f210, %f432, %f209;
	add.s64 	%rd87, %rd1, %rd84;
	ld.global.nc.f32 	%f211, [%rd87];
	fma.rn.f32 	%f212, %f431, %f208, %f210;
	fma.rn.f32 	%f213, %f433, %f211, %f212;
	add.f32 	%f438, %f482, %f213;
	add.s32 	%r287, %r287, 1;
	mov.f32 	%f482, %f438;
	bra.uni 	BB0_26;

BB0_89:
	mov.f32 	%f475, %f482;
	mov.f32 	%f482, %f324;

BB0_101:
	setp.lt.u32	%p58, %r125, 4;
	@%p58 bra 	BB0_112;

	add.s32 	%r177, %r8, %r286;
	mad.lo.s32 	%r178, %r125, %r177, %r303;
	mul.wide.s32 	%rd121, %r178, 4;
	add.s64 	%rd160, %rd1, %rd121;
	mov.f32 	%f482, %f475;

BB0_103:
	setp.eq.s64	%p59, %rd51, 0;
	mov.f32 	%f478, %f433;
	@%p59 bra 	BB0_105;

	ld.global.nc.f32 	%f331, [%rd160];
	mul.f32 	%f478, %f433, %f331;

BB0_105:
	add.f32 	%f332, %f15, %f478;
	add.f32 	%f118, %f482, %f332;
	mov.f32 	%f479, %f433;
	@%p59 bra 	BB0_107;

	ld.global.nc.f32 	%f333, [%rd160+4];
	mul.f32 	%f479, %f433, %f333;

BB0_107:
	add.f32 	%f334, %f15, %f479;
	add.f32 	%f121, %f118, %f334;
	mov.f32 	%f480, %f433;
	@%p59 bra 	BB0_109;

	ld.global.nc.f32 	%f335, [%rd160+8];
	mul.f32 	%f480, %f433, %f335;

BB0_109:
	add.f32 	%f336, %f15, %f480;
	add.f32 	%f124, %f121, %f336;
	mov.f32 	%f481, %f433;
	@%p59 bra 	BB0_111;

	ld.global.nc.f32 	%f337, [%rd160+12];
	mul.f32 	%f481, %f433, %f337;

BB0_111:
	add.f32 	%f338, %f15, %f481;
	add.f32 	%f482, %f124, %f338;
	add.s64 	%rd160, %rd160, 16;
	add.s32 	%r303, %r303, 4;
	setp.lt.s32	%p63, %r303, %r125;
	@%p63 bra 	BB0_103;
	bra.uni 	BB0_112;

BB0_40:
	mov.f32 	%f451, %f482;
	mov.f32 	%f482, %f280;

BB0_52:
	setp.lt.u32	%p33, %r125, 4;
	@%p33 bra 	BB0_112;

	add.s32 	%r161, %r8, %r286;
	mad.lo.s32 	%r162, %r125, %r161, %r295;
	mul.wide.s32 	%rd156, %r162, 4;
	add.s32 	%r163, %r295, %r11;
	mul.wide.s32 	%rd107, %r163, 4;
	add.s64 	%rd157, %rd3, %rd107;
	mov.f32 	%f482, %f451;

BB0_54:
	ld.global.nc.f32 	%f53, [%rd157];
	add.s64 	%rd17, %rd1, %rd156;
	setp.eq.s64	%p34, %rd51, 0;
	mov.f32 	%f454, %f433;
	@%p34 bra 	BB0_56;

	ld.global.nc.f32 	%f290, [%rd17];
	mul.f32 	%f454, %f433, %f290;

BB0_56:
	fma.rn.f32 	%f291, %f431, %f53, %f432;
	add.f32 	%f292, %f291, %f454;
	add.f32 	%f56, %f482, %f292;
	ld.global.nc.f32 	%f57, [%rd157+4];
	mov.f32 	%f455, %f433;
	@%p34 bra 	BB0_58;

	ld.global.nc.f32 	%f293, [%rd17+4];
	mul.f32 	%f455, %f433, %f293;

BB0_58:
	fma.rn.f32 	%f294, %f431, %f57, %f432;
	add.f32 	%f295, %f294, %f455;
	add.f32 	%f60, %f56, %f295;
	ld.global.nc.f32 	%f61, [%rd157+8];
	mov.f32 	%f456, %f433;
	@%p34 bra 	BB0_60;

	ld.global.nc.f32 	%f296, [%rd17+8];
	mul.f32 	%f456, %f433, %f296;

BB0_60:
	fma.rn.f32 	%f297, %f431, %f61, %f432;
	add.f32 	%f298, %f297, %f456;
	add.f32 	%f64, %f60, %f298;
	ld.global.nc.f32 	%f65, [%rd157+12];
	mov.f32 	%f457, %f433;
	@%p34 bra 	BB0_62;

	ld.global.nc.f32 	%f299, [%rd17+12];
	mul.f32 	%f457, %f433, %f299;

BB0_62:
	fma.rn.f32 	%f300, %f431, %f65, %f432;
	add.f32 	%f301, %f300, %f457;
	add.f32 	%f482, %f64, %f301;
	add.s64 	%rd156, %rd156, 16;
	add.s32 	%r295, %r295, 4;
	setp.lt.s32	%p38, %r295, %r125;
	add.s64 	%rd157, %rd157, 16;
	@%p38 bra 	BB0_54;
	bra.uni 	BB0_112;

BB0_65:
	mov.f32 	%f463, %f482;
	mov.f32 	%f482, %f302;

BB0_77:
	setp.lt.u32	%p46, %r125, 4;
	@%p46 bra 	BB0_112;

	add.s32 	%r168, %r8, %r286;
	mad.lo.s32 	%r169, %r125, %r168, %r299;
	mul.wide.s32 	%rd158, %r169, 4;
	add.s32 	%r170, %r299, %r11;
	mul.wide.s32 	%rd116, %r170, 4;
	add.s64 	%rd159, %rd2, %rd116;
	mov.f32 	%f482, %f463;

BB0_79:
	ld.global.nc.f32 	%f86, [%rd159];
	add.s64 	%rd24, %rd1, %rd158;
	setp.eq.s64	%p47, %rd51, 0;
	mov.f32 	%f466, %f433;
	@%p47 bra 	BB0_81;

	ld.global.nc.f32 	%f312, [%rd24];
	mul.f32 	%f466, %f433, %f312;

BB0_81:
	fma.rn.f32 	%f313, %f432, %f86, %f431;
	add.f32 	%f314, %f313, %f466;
	add.f32 	%f89, %f482, %f314;
	ld.global.nc.f32 	%f90, [%rd159+4];
	mov.f32 	%f467, %f433;
	@%p47 bra 	BB0_83;

	ld.global.nc.f32 	%f315, [%rd24+4];
	mul.f32 	%f467, %f433, %f315;

BB0_83:
	fma.rn.f32 	%f316, %f432, %f90, %f431;
	add.f32 	%f317, %f316, %f467;
	add.f32 	%f93, %f89, %f317;
	ld.global.nc.f32 	%f94, [%rd159+8];
	mov.f32 	%f468, %f433;
	@%p47 bra 	BB0_85;

	ld.global.nc.f32 	%f318, [%rd24+8];
	mul.f32 	%f468, %f433, %f318;

BB0_85:
	fma.rn.f32 	%f319, %f432, %f94, %f431;
	add.f32 	%f320, %f319, %f468;
	add.f32 	%f97, %f93, %f320;
	ld.global.nc.f32 	%f98, [%rd159+12];
	mov.f32 	%f469, %f433;
	@%p47 bra 	BB0_87;

	ld.global.nc.f32 	%f321, [%rd24+12];
	mul.f32 	%f469, %f433, %f321;

BB0_87:
	fma.rn.f32 	%f322, %f432, %f98, %f431;
	add.f32 	%f323, %f322, %f469;
	add.f32 	%f482, %f97, %f323;
	add.s64 	%rd158, %rd158, 16;
	add.s32 	%r299, %r299, 4;
	setp.lt.s32	%p51, %r299, %r125;
	add.s64 	%rd159, %rd159, 16;
	@%p51 bra 	BB0_79;
	bra.uni 	BB0_112;

BB0_30:
	mov.f32 	%f443, %f482;
	mov.f32 	%f482, %f241;

BB0_36:
	setp.lt.u32	%p25, %r125, 4;
	@%p25 bra 	BB0_112;

	add.s32 	%r155, %r8, %r286;
	mad.lo.s32 	%r156, %r125, %r155, %r291;
	mul.wide.s32 	%rd155, %r156, 4;
	mov.f32 	%f482, %f443;

BB0_38:
	add.s64 	%rd97, %rd3, %rd155;
	ld.global.nc.f32 	%f257, [%rd97];
	add.s64 	%rd98, %rd2, %rd155;
	ld.global.nc.f32 	%f258, [%rd98];
	mul.f32 	%f259, %f432, %f258;
	fma.rn.f32 	%f260, %f431, %f257, %f259;
	add.f32 	%f261, %f260, %f433;
	add.f32 	%f262, %f482, %f261;
	ld.global.nc.f32 	%f263, [%rd97+4];
	ld.global.nc.f32 	%f264, [%rd98+4];
	mul.f32 	%f265, %f432, %f264;
	fma.rn.f32 	%f266, %f431, %f263, %f265;
	add.f32 	%f267, %f266, %f433;
	add.f32 	%f268, %f262, %f267;
	ld.global.nc.f32 	%f269, [%rd97+8];
	ld.global.nc.f32 	%f270, [%rd98+8];
	mul.f32 	%f271, %f432, %f270;
	fma.rn.f32 	%f272, %f431, %f269, %f271;
	add.f32 	%f273, %f272, %f433;
	add.f32 	%f274, %f268, %f273;
	ld.global.nc.f32 	%f275, [%rd97+12];
	ld.global.nc.f32 	%f276, [%rd98+12];
	mul.f32 	%f277, %f432, %f276;
	fma.rn.f32 	%f278, %f431, %f275, %f277;
	add.f32 	%f279, %f278, %f433;
	add.f32 	%f482, %f274, %f279;
	add.s64 	%rd155, %rd155, 16;
	add.s32 	%r291, %r291, 4;
	setp.lt.s32	%p26, %r291, %r125;
	@%p26 bra 	BB0_38;
	bra.uni 	BB0_112;

BB0_20:
	mov.f32 	%f438, %f482;
	mov.f32 	%f482, %f195;

BB0_26:
	setp.lt.u32	%p20, %r125, 4;
	@%p20 bra 	BB0_112;

	add.s32 	%r147, %r8, %r286;
	mad.lo.s32 	%r148, %r125, %r147, %r287;
	mul.wide.s32 	%rd154, %r148, 4;
	mov.f32 	%f482, %f438;

BB0_28:
	add.s64 	%rd88, %rd3, %rd154;
	ld.global.nc.f32 	%f214, [%rd88];
	add.s64 	%rd89, %rd2, %rd154;
	ld.global.nc.f32 	%f215, [%rd89];
	mul.f32 	%f216, %f432, %f215;
	add.s64 	%rd90, %rd1, %rd154;
	ld.global.nc.f32 	%f217, [%rd90];
	fma.rn.f32 	%f218, %f431, %f214, %f216;
	fma.rn.f32 	%f219, %f433, %f217, %f218;
	add.f32 	%f220, %f482, %f219;
	ld.global.nc.f32 	%f221, [%rd88+4];
	ld.global.nc.f32 	%f222, [%rd89+4];
	mul.f32 	%f223, %f432, %f222;
	ld.global.nc.f32 	%f224, [%rd90+4];
	fma.rn.f32 	%f225, %f431, %f221, %f223;
	fma.rn.f32 	%f226, %f433, %f224, %f225;
	add.f32 	%f227, %f220, %f226;
	ld.global.nc.f32 	%f228, [%rd88+8];
	ld.global.nc.f32 	%f229, [%rd89+8];
	mul.f32 	%f230, %f432, %f229;
	ld.global.nc.f32 	%f231, [%rd90+8];
	fma.rn.f32 	%f232, %f431, %f228, %f230;
	fma.rn.f32 	%f233, %f433, %f231, %f232;
	add.f32 	%f234, %f227, %f233;
	ld.global.nc.f32 	%f235, [%rd88+12];
	ld.global.nc.f32 	%f236, [%rd89+12];
	mul.f32 	%f237, %f432, %f236;
	ld.global.nc.f32 	%f238, [%rd90+12];
	fma.rn.f32 	%f239, %f431, %f235, %f237;
	fma.rn.f32 	%f240, %f433, %f238, %f239;
	add.f32 	%f482, %f234, %f240;
	add.s64 	%rd154, %rd154, 16;
	add.s32 	%r287, %r287, 4;
	setp.lt.s32	%p21, %r287, %r125;
	@%p21 bra 	BB0_28;

BB0_112:
	add.s32 	%r286, %r286, 1;
	setp.lt.s32	%p64, %r286, %r126;
	@%p64 bra 	BB0_15;

BB0_113:
	add.s32 	%r285, %r285, 1;
	setp.lt.s32	%p65, %r285, %r127;
	@%p65 bra 	BB0_13;

BB0_114:
	ld.param.f32 	%f426, [lltorque21_param_26];
	add.u64 	%rd30, %SPL, 0;
	mul.f32 	%f491, %f429, %f426;
	abs.f32 	%f132, %f491;
	setp.neu.f32	%p66, %f132, 0f7F800000;
	mov.f32 	%f485, %f491;
	@%p66 bra 	BB0_116;

	mov.f32 	%f339, 0f00000000;
	mul.rn.f32 	%f485, %f491, %f339;

BB0_116:
	mul.f32 	%f340, %f485, 0f3F22F983;
	cvt.rni.s32.f32	%r316, %f340;
	cvt.rn.f32.s32	%f341, %r316;
	neg.f32 	%f342, %f341;
	mov.f32 	%f343, 0f3FC90FDA;
	fma.rn.f32 	%f344, %f342, %f343, %f485;
	mov.f32 	%f345, 0f33A22168;
	fma.rn.f32 	%f346, %f342, %f345, %f344;
	mov.f32 	%f347, 0f27C234C5;
	fma.rn.f32 	%f486, %f342, %f347, %f346;
	abs.f32 	%f348, %f485;
	add.s64 	%rd31, %rd30, 24;
	setp.leu.f32	%p67, %f348, 0f47CE4780;
	@%p67 bra 	BB0_127;

	mov.b32 	 %r55, %f485;
	shr.u32 	%r56, %r55, 23;
	shl.b32 	%r181, %r55, 8;
	or.b32  	%r57, %r181, -2147483648;
	mov.u32 	%r308, 0;
	mov.u64 	%rd161, __cudart_i2opi_f;
	mov.u32 	%r307, -6;
	mov.u64 	%rd162, %rd30;

BB0_118:
	.pragma "nounroll";
	ld.const.u32 	%r184, [%rd161];
	// inline asm
	{
	mad.lo.cc.u32   %r182, %r184, %r57, %r308;
	madc.hi.u32     %r308, %r184, %r57,  0;
	}
	// inline asm
	st.local.u32 	[%rd162], %r182;
	add.s64 	%rd162, %rd162, 4;
	add.s64 	%rd161, %rd161, 4;
	add.s32 	%r307, %r307, 1;
	setp.ne.s32	%p68, %r307, 0;
	@%p68 bra 	BB0_118;

	and.b32  	%r187, %r56, 255;
	add.s32 	%r188, %r187, -128;
	shr.u32 	%r189, %r188, 5;
	and.b32  	%r62, %r55, -2147483648;
	st.local.u32 	[%rd31], %r308;
	mov.u32 	%r190, 6;
	sub.s32 	%r191, %r190, %r189;
	mul.wide.s32 	%rd124, %r191, 4;
	add.s64 	%rd36, %rd30, %rd124;
	ld.local.u32 	%r309, [%rd36];
	ld.local.u32 	%r310, [%rd36+-4];
	and.b32  	%r65, %r56, 31;
	setp.eq.s32	%p69, %r65, 0;
	@%p69 bra 	BB0_121;

	mov.u32 	%r192, 32;
	sub.s32 	%r193, %r192, %r65;
	shr.u32 	%r194, %r310, %r193;
	shl.b32 	%r195, %r309, %r65;
	add.s32 	%r309, %r194, %r195;
	ld.local.u32 	%r196, [%rd36+-8];
	shr.u32 	%r197, %r196, %r193;
	shl.b32 	%r198, %r310, %r65;
	add.s32 	%r310, %r197, %r198;

BB0_121:
	shr.u32 	%r199, %r310, 30;
	shl.b32 	%r200, %r309, 2;
	add.s32 	%r311, %r199, %r200;
	shl.b32 	%r71, %r310, 2;
	shr.u32 	%r201, %r311, 31;
	shr.u32 	%r202, %r309, 30;
	add.s32 	%r72, %r201, %r202;
	setp.eq.s32	%p70, %r201, 0;
	@%p70 bra 	BB0_122;

	not.b32 	%r203, %r311;
	neg.s32 	%r313, %r71;
	setp.eq.s32	%p71, %r71, 0;
	selp.u32	%r204, 1, 0, %p71;
	add.s32 	%r311, %r204, %r203;
	xor.b32  	%r312, %r62, -2147483648;
	bra.uni 	BB0_124;

BB0_122:
	mov.u32 	%r312, %r62;
	mov.u32 	%r313, %r71;

BB0_124:
	clz.b32 	%r315, %r311;
	setp.eq.s32	%p72, %r315, 0;
	shl.b32 	%r205, %r311, %r315;
	mov.u32 	%r206, 32;
	sub.s32 	%r207, %r206, %r315;
	shr.u32 	%r208, %r313, %r207;
	add.s32 	%r209, %r208, %r205;
	selp.b32	%r80, %r311, %r209, %p72;
	mov.u32 	%r210, -921707870;
	mul.hi.u32 	%r314, %r80, %r210;
	setp.eq.s32	%p73, %r62, 0;
	neg.s32 	%r211, %r72;
	selp.b32	%r316, %r72, %r211, %p73;
	setp.lt.s32	%p74, %r314, 1;
	@%p74 bra 	BB0_126;

	mul.lo.s32 	%r212, %r80, -921707870;
	shr.u32 	%r213, %r212, 31;
	shl.b32 	%r214, %r314, 1;
	add.s32 	%r314, %r213, %r214;
	add.s32 	%r315, %r315, 1;

BB0_126:
	mov.u32 	%r215, 126;
	sub.s32 	%r216, %r215, %r315;
	shl.b32 	%r217, %r216, 23;
	add.s32 	%r218, %r314, 1;
	shr.u32 	%r219, %r218, 7;
	add.s32 	%r220, %r219, 1;
	shr.u32 	%r221, %r220, 1;
	add.s32 	%r222, %r221, %r217;
	or.b32  	%r223, %r222, %r312;
	mov.b32 	 %f486, %r223;

BB0_127:
	mul.rn.f32 	%f138, %f486, %f486;
	and.b32  	%r88, %r316, 1;
	setp.eq.s32	%p75, %r88, 0;
	@%p75 bra 	BB0_129;

	mov.f32 	%f349, 0fBAB6061A;
	mov.f32 	%f350, 0f37CCF5CE;
	fma.rn.f32 	%f487, %f350, %f138, %f349;
	bra.uni 	BB0_130;

BB0_129:
	mov.f32 	%f351, 0f3C08839E;
	mov.f32 	%f352, 0fB94CA1F9;
	fma.rn.f32 	%f487, %f352, %f138, %f351;

BB0_130:
	@%p75 bra 	BB0_132;

	mov.f32 	%f353, 0f3D2AAAA5;
	fma.rn.f32 	%f354, %f487, %f138, %f353;
	mov.f32 	%f355, 0fBF000000;
	fma.rn.f32 	%f488, %f354, %f138, %f355;
	bra.uni 	BB0_133;

BB0_132:
	mov.f32 	%f356, 0fBE2AAAA3;
	fma.rn.f32 	%f357, %f487, %f138, %f356;
	mov.f32 	%f358, 0f00000000;
	fma.rn.f32 	%f488, %f357, %f138, %f358;

BB0_133:
	fma.rn.f32 	%f489, %f488, %f486, %f486;
	@%p75 bra 	BB0_135;

	mov.f32 	%f359, 0f3F800000;
	fma.rn.f32 	%f489, %f488, %f138, %f359;

BB0_135:
	and.b32  	%r224, %r316, 2;
	setp.eq.s32	%p78, %r224, 0;
	@%p78 bra 	BB0_137;

	mov.f32 	%f360, 0f00000000;
	mov.f32 	%f361, 0fBF800000;
	fma.rn.f32 	%f489, %f489, %f361, %f360;

BB0_137:
	mov.u32 	%r284, %tid.z;
	mov.u32 	%r283, %ctaid.z;
	mov.u32 	%r282, %ntid.z;
	mov.u32 	%r281, %tid.y;
	mov.u32 	%r280, %ctaid.y;
	mov.u32 	%r279, %ntid.y;
	mad.lo.s32 	%r278, %r279, %r280, %r281;
	mad.lo.s32 	%r277, %r282, %r283, %r284;
	mov.u32 	%r276, %tid.x;
	mov.u32 	%r275, %ctaid.x;
	mov.u32 	%r274, %ntid.x;
	mad.lo.s32 	%r273, %r274, %r275, %r276;
	mad.lo.s32 	%r272, %r277, %r126, %r278;
	mad.lo.s32 	%r271, %r272, %r125, %r273;
	ld.param.u64 	%rd148, [lltorque21_param_9];
	cvta.to.global.u64 	%rd125, %rd148;
	mul.f32 	%f362, %f482, %f489;
	mul.wide.s32 	%rd126, %r271, 4;
	add.s64 	%rd127, %rd125, %rd126;
	ld.global.f32 	%f363, [%rd127];
	fma.rn.f32 	%f150, %f11, %f362, %f363;
	st.global.f32 	[%rd127], %f150;
	@%p66 bra 	BB0_139;

	mov.f32 	%f364, 0f00000000;
	mul.rn.f32 	%f491, %f491, %f364;

BB0_139:
	mul.f32 	%f365, %f491, 0f3F22F983;
	cvt.rni.s32.f32	%r326, %f365;
	cvt.rn.f32.s32	%f366, %r326;
	neg.f32 	%f367, %f366;
	fma.rn.f32 	%f369, %f367, %f343, %f491;
	fma.rn.f32 	%f371, %f367, %f345, %f369;
	fma.rn.f32 	%f492, %f367, %f347, %f371;
	abs.f32 	%f373, %f491;
	setp.leu.f32	%p80, %f373, 0f47CE4780;
	@%p80 bra 	BB0_150;

	mov.b32 	 %r90, %f491;
	shr.u32 	%r91, %r90, 23;
	shl.b32 	%r227, %r90, 8;
	or.b32  	%r92, %r227, -2147483648;
	mov.u32 	%r318, 0;
	mov.u64 	%rd163, __cudart_i2opi_f;
	mov.u32 	%r317, -6;
	mov.u64 	%rd164, %rd30;

BB0_141:
	.pragma "nounroll";
	ld.const.u32 	%r230, [%rd163];
	// inline asm
	{
	mad.lo.cc.u32   %r228, %r230, %r92, %r318;
	madc.hi.u32     %r318, %r230, %r92,  0;
	}
	// inline asm
	st.local.u32 	[%rd164], %r228;
	add.s64 	%rd164, %rd164, 4;
	add.s64 	%rd163, %rd163, 4;
	add.s32 	%r317, %r317, 1;
	setp.ne.s32	%p81, %r317, 0;
	@%p81 bra 	BB0_141;

	and.b32  	%r233, %r91, 255;
	add.s32 	%r234, %r233, -128;
	shr.u32 	%r235, %r234, 5;
	and.b32  	%r97, %r90, -2147483648;
	st.local.u32 	[%rd31], %r318;
	mov.u32 	%r236, 6;
	sub.s32 	%r237, %r236, %r235;
	mul.wide.s32 	%rd129, %r237, 4;
	add.s64 	%rd41, %rd30, %rd129;
	ld.local.u32 	%r319, [%rd41];
	ld.local.u32 	%r320, [%rd41+-4];
	and.b32  	%r100, %r91, 31;
	setp.eq.s32	%p82, %r100, 0;
	@%p82 bra 	BB0_144;

	mov.u32 	%r238, 32;
	sub.s32 	%r239, %r238, %r100;
	shr.u32 	%r240, %r320, %r239;
	shl.b32 	%r241, %r319, %r100;
	add.s32 	%r319, %r240, %r241;
	ld.local.u32 	%r242, [%rd41+-8];
	shr.u32 	%r243, %r242, %r239;
	shl.b32 	%r244, %r320, %r100;
	add.s32 	%r320, %r243, %r244;

BB0_144:
	shr.u32 	%r245, %r320, 30;
	shl.b32 	%r246, %r319, 2;
	add.s32 	%r321, %r245, %r246;
	shl.b32 	%r106, %r320, 2;
	shr.u32 	%r247, %r321, 31;
	shr.u32 	%r248, %r319, 30;
	add.s32 	%r107, %r247, %r248;
	setp.eq.s32	%p83, %r247, 0;
	@%p83 bra 	BB0_145;

	not.b32 	%r249, %r321;
	neg.s32 	%r323, %r106;
	setp.eq.s32	%p84, %r106, 0;
	selp.u32	%r250, 1, 0, %p84;
	add.s32 	%r321, %r250, %r249;
	xor.b32  	%r322, %r97, -2147483648;
	bra.uni 	BB0_147;

BB0_145:
	mov.u32 	%r322, %r97;
	mov.u32 	%r323, %r106;

BB0_147:
	clz.b32 	%r325, %r321;
	setp.eq.s32	%p85, %r325, 0;
	shl.b32 	%r251, %r321, %r325;
	mov.u32 	%r252, 32;
	sub.s32 	%r253, %r252, %r325;
	shr.u32 	%r254, %r323, %r253;
	add.s32 	%r255, %r254, %r251;
	selp.b32	%r115, %r321, %r255, %p85;
	mov.u32 	%r256, -921707870;
	mul.hi.u32 	%r324, %r115, %r256;
	setp.eq.s32	%p86, %r97, 0;
	neg.s32 	%r257, %r107;
	selp.b32	%r326, %r107, %r257, %p86;
	setp.lt.s32	%p87, %r324, 1;
	@%p87 bra 	BB0_149;

	mul.lo.s32 	%r258, %r115, -921707870;
	shr.u32 	%r259, %r258, 31;
	shl.b32 	%r260, %r324, 1;
	add.s32 	%r324, %r259, %r260;
	add.s32 	%r325, %r325, 1;

BB0_149:
	mov.u32 	%r261, 126;
	sub.s32 	%r262, %r261, %r325;
	shl.b32 	%r263, %r262, 23;
	add.s32 	%r264, %r324, 1;
	shr.u32 	%r265, %r264, 7;
	add.s32 	%r266, %r265, 1;
	shr.u32 	%r267, %r266, 1;
	add.s32 	%r268, %r267, %r263;
	or.b32  	%r269, %r268, %r322;
	mov.b32 	 %f492, %r269;

BB0_150:
	mul.rn.f32 	%f156, %f492, %f492;
	add.s32 	%r123, %r326, 1;
	and.b32  	%r124, %r123, 1;
	setp.eq.s32	%p88, %r124, 0;
	@%p88 bra 	BB0_152;

	mov.f32 	%f374, 0fBAB6061A;
	mov.f32 	%f375, 0f37CCF5CE;
	fma.rn.f32 	%f493, %f375, %f156, %f374;
	bra.uni 	BB0_153;

BB0_152:
	mov.f32 	%f376, 0f3C08839E;
	mov.f32 	%f377, 0fB94CA1F9;
	fma.rn.f32 	%f493, %f377, %f156, %f376;

BB0_153:
	@%p88 bra 	BB0_155;

	mov.f32 	%f378, 0f3D2AAAA5;
	fma.rn.f32 	%f379, %f493, %f156, %f378;
	mov.f32 	%f380, 0fBF000000;
	fma.rn.f32 	%f494, %f379, %f156, %f380;
	bra.uni 	BB0_156;

BB0_155:
	mov.f32 	%f381, 0fBE2AAAA3;
	fma.rn.f32 	%f382, %f493, %f156, %f381;
	mov.f32 	%f383, 0f00000000;
	fma.rn.f32 	%f494, %f382, %f156, %f383;

BB0_156:
	fma.rn.f32 	%f495, %f494, %f492, %f492;
	@%p88 bra 	BB0_158;

	mov.f32 	%f384, 0f3F800000;
	fma.rn.f32 	%f495, %f494, %f156, %f384;

BB0_158:
	and.b32  	%r270, %r123, 2;
	setp.eq.s32	%p91, %r270, 0;
	@%p91 bra 	BB0_160;

	mov.f32 	%f385, 0f00000000;
	mov.f32 	%f386, 0fBF800000;
	fma.rn.f32 	%f495, %f495, %f386, %f385;

BB0_160:
	ld.param.u64 	%rd153, [lltorque21_param_8];
	ld.param.u64 	%rd152, [lltorque21_param_28];
	ld.param.f32 	%f427, [lltorque21_param_27];
	ld.param.u64 	%rd151, [lltorque21_param_0];
	ld.param.u64 	%rd150, [lltorque21_param_1];
	ld.param.u64 	%rd149, [lltorque21_param_2];
	cvta.to.global.u64 	%rd42, %rd149;
	cvta.to.global.u64 	%rd43, %rd150;
	cvta.to.global.u64 	%rd44, %rd151;
	cvta.to.global.u64 	%rd45, %rd152;
	cvta.to.global.u64 	%rd130, %rd153;
	cvta.to.global.u64 	%rd131, %rd53;
	cvta.to.global.u64 	%rd132, %rd52;
	cvta.to.global.u64 	%rd133, %rd56;
	mul.f32 	%f387, %f482, %f495;
	add.s64 	%rd135, %rd133, %rd126;
	ld.global.f32 	%f388, [%rd135];
	fma.rn.f32 	%f389, %f11, %f387, %f388;
	st.global.f32 	[%rd135], %f389;
	mul.f32 	%f390, %f489, %f389;
	mul.f32 	%f391, %f495, %f150;
	sub.f32 	%f392, %f391, %f390;
	cvt.f64.f32	%fd3, %f427;
	mul.f64 	%fd4, %fd3, 0d470D38642367D29C;
	cvt.f64.f32	%fd5, %f430;
	mul.f64 	%fd6, %fd4, %fd5;
	cvt.rn.f32.f64	%f393, %fd6;
	mul.f32 	%f394, %f393, %f392;
	mul.f32 	%f168, %f431, %f394;
	mul.f32 	%f169, %f432, %f394;
	mul.f32 	%f170, %f433, %f394;
	add.s64 	%rd136, %rd3, %rd126;
	ld.global.nc.f32 	%f171, [%rd136];
	add.s64 	%rd137, %rd2, %rd126;
	ld.global.nc.f32 	%f172, [%rd137];
	add.s64 	%rd138, %rd1, %rd126;
	ld.global.nc.f32 	%f173, [%rd138];
	add.s64 	%rd139, %rd132, %rd126;
	ld.global.nc.f32 	%f174, [%rd139];
	add.s64 	%rd140, %rd131, %rd126;
	ld.global.nc.f32 	%f175, [%rd140];
	add.s64 	%rd141, %rd130, %rd126;
	ld.global.nc.f32 	%f176, [%rd141];
	setp.eq.s64	%p92, %rd152, 0;
	@%p92 bra 	BB0_162;

	add.s64 	%rd143, %rd45, %rd126;
	ld.global.nc.f32 	%f395, [%rd143];
	mul.f32 	%f497, %f395, %f497;

BB0_162:
	sub.f32 	%f396, %f176, %f170;
	mul.f32 	%f397, %f172, %f396;
	sub.f32 	%f398, %f175, %f169;
	mul.f32 	%f399, %f173, %f398;
	sub.f32 	%f400, %f397, %f399;
	sub.f32 	%f401, %f174, %f168;
	mul.f32 	%f402, %f173, %f401;
	mul.f32 	%f403, %f171, %f396;
	sub.f32 	%f404, %f402, %f403;
	mul.f32 	%f405, %f171, %f398;
	mul.f32 	%f406, %f172, %f401;
	sub.f32 	%f407, %f405, %f406;
	fma.rn.f32 	%f408, %f497, %f497, 0f3F800000;
	mov.f32 	%f409, 0fBF800000;
	div.rn.f32 	%f410, %f409, %f408;
	mul.f32 	%f411, %f172, %f407;
	mul.f32 	%f412, %f173, %f404;
	sub.f32 	%f413, %f411, %f412;
	mul.f32 	%f414, %f173, %f400;
	mul.f32 	%f415, %f171, %f407;
	sub.f32 	%f416, %f414, %f415;
	mul.f32 	%f417, %f171, %f404;
	mul.f32 	%f418, %f172, %f400;
	sub.f32 	%f419, %f417, %f418;
	fma.rn.f32 	%f420, %f413, %f497, %f400;
	fma.rn.f32 	%f421, %f416, %f497, %f404;
	fma.rn.f32 	%f422, %f419, %f497, %f407;
	mul.f32 	%f423, %f410, %f420;
	mul.f32 	%f424, %f410, %f421;
	mul.f32 	%f425, %f410, %f422;
	add.s64 	%rd145, %rd44, %rd126;
	st.global.f32 	[%rd145], %f423;
	add.s64 	%rd146, %rd43, %rd126;
	st.global.f32 	[%rd146], %f424;
	add.s64 	%rd147, %rd42, %rd126;
	st.global.f32 	[%rd147], %f425;

BB0_163:
	ret;
}


`
 )
