// pipe EXE/MEM reg
module pipeemreg (ewreg,em2reg,ewmem,ealu,eb,ern,
						clk,resetn,
						mwreg,mm2reg,mwmem,malu,mb,mrn);

    input 			ewreg,em2reg,ewmem,clk,resetn;
	 input [4:0] 	ern;
    input [31:0] 	ealu,eb;

	 output reg 		 mwreg,mm2reg,mwmem;
    output reg [4:0]  mrn;
    output reg [31:0] malu,mb;

    always @ (posedge clk or negedge resetn)
		begin
			if (resetn == 0) begin
				mwreg  <= 0;
				mm2reg <= 0;
				mwmem  <= 0;
				malu   <= 0;
				mb     <= 0;
				mrn    <= 0;
			end else begin
				mwreg  <= ewreg;
				mm2reg <= em2reg;
				mwmem  <= ewmem;
				malu   <= ealu;
				mb     <= eb;
				mrn    <= ern;
			end
		end
		
endmodule