
lidar_f303k8.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000d264  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000434  0800d3f8  0800d3f8  0001d3f8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800d82c  0800d82c  00020498  2**0
                  CONTENTS
  4 .ARM          00000000  0800d82c  0800d82c  00020498  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800d82c  0800d82c  00020498  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800d82c  0800d82c  0001d82c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800d830  0800d830  0001d830  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000498  20000000  0800d834  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000570  20000498  0800dccc  00020498  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000a08  0800dccc  00020a08  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020498  2**0
                  CONTENTS, READONLY
 12 .debug_info   00023336  00000000  00000000  000204c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003a4c  00000000  00000000  000437fe  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001670  00000000  00000000  00047250  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000014f8  00000000  00000000  000488c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001f678  00000000  00000000  00049db8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001c481  00000000  00000000  00069430  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000ae8a8  00000000  00000000  000858b1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  00134159  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006f98  00000000  00000000  001341ac  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .stab         0000003c  00000000  00000000  0013b144  2**2
                  CONTENTS, READONLY, DEBUGGING
 22 .stabstr      00000076  00000000  00000000  0013b180  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000498 	.word	0x20000498
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800d3dc 	.word	0x0800d3dc

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000049c 	.word	0x2000049c
 80001cc:	0800d3dc 	.word	0x0800d3dc

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000be8:	b580      	push	{r7, lr}
 8000bea:	b088      	sub	sp, #32
 8000bec:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000bee:	f107 030c 	add.w	r3, r7, #12
 8000bf2:	2200      	movs	r2, #0
 8000bf4:	601a      	str	r2, [r3, #0]
 8000bf6:	605a      	str	r2, [r3, #4]
 8000bf8:	609a      	str	r2, [r3, #8]
 8000bfa:	60da      	str	r2, [r3, #12]
 8000bfc:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000bfe:	4b33      	ldr	r3, [pc, #204]	; (8000ccc <MX_GPIO_Init+0xe4>)
 8000c00:	695b      	ldr	r3, [r3, #20]
 8000c02:	4a32      	ldr	r2, [pc, #200]	; (8000ccc <MX_GPIO_Init+0xe4>)
 8000c04:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8000c08:	6153      	str	r3, [r2, #20]
 8000c0a:	4b30      	ldr	r3, [pc, #192]	; (8000ccc <MX_GPIO_Init+0xe4>)
 8000c0c:	695b      	ldr	r3, [r3, #20]
 8000c0e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000c12:	60bb      	str	r3, [r7, #8]
 8000c14:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c16:	4b2d      	ldr	r3, [pc, #180]	; (8000ccc <MX_GPIO_Init+0xe4>)
 8000c18:	695b      	ldr	r3, [r3, #20]
 8000c1a:	4a2c      	ldr	r2, [pc, #176]	; (8000ccc <MX_GPIO_Init+0xe4>)
 8000c1c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000c20:	6153      	str	r3, [r2, #20]
 8000c22:	4b2a      	ldr	r3, [pc, #168]	; (8000ccc <MX_GPIO_Init+0xe4>)
 8000c24:	695b      	ldr	r3, [r3, #20]
 8000c26:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000c2a:	607b      	str	r3, [r7, #4]
 8000c2c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c2e:	4b27      	ldr	r3, [pc, #156]	; (8000ccc <MX_GPIO_Init+0xe4>)
 8000c30:	695b      	ldr	r3, [r3, #20]
 8000c32:	4a26      	ldr	r2, [pc, #152]	; (8000ccc <MX_GPIO_Init+0xe4>)
 8000c34:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000c38:	6153      	str	r3, [r2, #20]
 8000c3a:	4b24      	ldr	r3, [pc, #144]	; (8000ccc <MX_GPIO_Init+0xe4>)
 8000c3c:	695b      	ldr	r3, [r3, #20]
 8000c3e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8000c42:	603b      	str	r3, [r7, #0]
 8000c44:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4|GPIO_PIN_5, GPIO_PIN_RESET);
 8000c46:	2200      	movs	r2, #0
 8000c48:	2130      	movs	r1, #48	; 0x30
 8000c4a:	4821      	ldr	r0, [pc, #132]	; (8000cd0 <MX_GPIO_Init+0xe8>)
 8000c4c:	f001 fc70 	bl	8002530 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA11 */
  GPIO_InitStruct.Pin = GPIO_PIN_11;
 8000c50:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8000c54:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000c56:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8000c5a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c5c:	2300      	movs	r3, #0
 8000c5e:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c60:	f107 030c 	add.w	r3, r7, #12
 8000c64:	4619      	mov	r1, r3
 8000c66:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000c6a:	f001 faef 	bl	800224c <HAL_GPIO_Init>

  /*Configure GPIO pin : PB3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 8000c6e:	2308      	movs	r3, #8
 8000c70:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000c72:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8000c76:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c78:	2300      	movs	r3, #0
 8000c7a:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c7c:	f107 030c 	add.w	r3, r7, #12
 8000c80:	4619      	mov	r1, r3
 8000c82:	4813      	ldr	r0, [pc, #76]	; (8000cd0 <MX_GPIO_Init+0xe8>)
 8000c84:	f001 fae2 	bl	800224c <HAL_GPIO_Init>

  /*Configure GPIO pins : PB4 PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8000c88:	2330      	movs	r3, #48	; 0x30
 8000c8a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c8c:	2301      	movs	r3, #1
 8000c8e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c90:	2300      	movs	r3, #0
 8000c92:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c94:	2300      	movs	r3, #0
 8000c96:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c98:	f107 030c 	add.w	r3, r7, #12
 8000c9c:	4619      	mov	r1, r3
 8000c9e:	480c      	ldr	r0, [pc, #48]	; (8000cd0 <MX_GPIO_Init+0xe8>)
 8000ca0:	f001 fad4 	bl	800224c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI3_IRQn, 0, 0);
 8000ca4:	2200      	movs	r2, #0
 8000ca6:	2100      	movs	r1, #0
 8000ca8:	2009      	movs	r0, #9
 8000caa:	f001 fa98 	bl	80021de <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 8000cae:	2009      	movs	r0, #9
 8000cb0:	f001 fab1 	bl	8002216 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8000cb4:	2200      	movs	r2, #0
 8000cb6:	2100      	movs	r1, #0
 8000cb8:	2028      	movs	r0, #40	; 0x28
 8000cba:	f001 fa90 	bl	80021de <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000cbe:	2028      	movs	r0, #40	; 0x28
 8000cc0:	f001 faa9 	bl	8002216 <HAL_NVIC_EnableIRQ>

}
 8000cc4:	bf00      	nop
 8000cc6:	3720      	adds	r7, #32
 8000cc8:	46bd      	mov	sp, r7
 8000cca:	bd80      	pop	{r7, pc}
 8000ccc:	40021000 	.word	0x40021000
 8000cd0:	48000400 	.word	0x48000400

08000cd4 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8000cd4:	b580      	push	{r7, lr}
 8000cd6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000cd8:	4b1b      	ldr	r3, [pc, #108]	; (8000d48 <MX_I2C1_Init+0x74>)
 8000cda:	4a1c      	ldr	r2, [pc, #112]	; (8000d4c <MX_I2C1_Init+0x78>)
 8000cdc:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x0000020B;
 8000cde:	4b1a      	ldr	r3, [pc, #104]	; (8000d48 <MX_I2C1_Init+0x74>)
 8000ce0:	f240 220b 	movw	r2, #523	; 0x20b
 8000ce4:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000ce6:	4b18      	ldr	r3, [pc, #96]	; (8000d48 <MX_I2C1_Init+0x74>)
 8000ce8:	2200      	movs	r2, #0
 8000cea:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000cec:	4b16      	ldr	r3, [pc, #88]	; (8000d48 <MX_I2C1_Init+0x74>)
 8000cee:	2201      	movs	r2, #1
 8000cf0:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000cf2:	4b15      	ldr	r3, [pc, #84]	; (8000d48 <MX_I2C1_Init+0x74>)
 8000cf4:	2200      	movs	r2, #0
 8000cf6:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8000cf8:	4b13      	ldr	r3, [pc, #76]	; (8000d48 <MX_I2C1_Init+0x74>)
 8000cfa:	2200      	movs	r2, #0
 8000cfc:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000cfe:	4b12      	ldr	r3, [pc, #72]	; (8000d48 <MX_I2C1_Init+0x74>)
 8000d00:	2200      	movs	r2, #0
 8000d02:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000d04:	4b10      	ldr	r3, [pc, #64]	; (8000d48 <MX_I2C1_Init+0x74>)
 8000d06:	2200      	movs	r2, #0
 8000d08:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000d0a:	4b0f      	ldr	r3, [pc, #60]	; (8000d48 <MX_I2C1_Init+0x74>)
 8000d0c:	2200      	movs	r2, #0
 8000d0e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000d10:	480d      	ldr	r0, [pc, #52]	; (8000d48 <MX_I2C1_Init+0x74>)
 8000d12:	f001 fc3d 	bl	8002590 <HAL_I2C_Init>
 8000d16:	4603      	mov	r3, r0
 8000d18:	2b00      	cmp	r3, #0
 8000d1a:	d001      	beq.n	8000d20 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000d1c:	f000 fbd0 	bl	80014c0 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000d20:	2100      	movs	r1, #0
 8000d22:	4809      	ldr	r0, [pc, #36]	; (8000d48 <MX_I2C1_Init+0x74>)
 8000d24:	f002 f89e 	bl	8002e64 <HAL_I2CEx_ConfigAnalogFilter>
 8000d28:	4603      	mov	r3, r0
 8000d2a:	2b00      	cmp	r3, #0
 8000d2c:	d001      	beq.n	8000d32 <MX_I2C1_Init+0x5e>
  {
    Error_Handler();
 8000d2e:	f000 fbc7 	bl	80014c0 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000d32:	2100      	movs	r1, #0
 8000d34:	4804      	ldr	r0, [pc, #16]	; (8000d48 <MX_I2C1_Init+0x74>)
 8000d36:	f002 f8e0 	bl	8002efa <HAL_I2CEx_ConfigDigitalFilter>
 8000d3a:	4603      	mov	r3, r0
 8000d3c:	2b00      	cmp	r3, #0
 8000d3e:	d001      	beq.n	8000d44 <MX_I2C1_Init+0x70>
  {
    Error_Handler();
 8000d40:	f000 fbbe 	bl	80014c0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000d44:	bf00      	nop
 8000d46:	bd80      	pop	{r7, pc}
 8000d48:	200004c4 	.word	0x200004c4
 8000d4c:	40005400 	.word	0x40005400

08000d50 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8000d50:	b580      	push	{r7, lr}
 8000d52:	b08a      	sub	sp, #40	; 0x28
 8000d54:	af00      	add	r7, sp, #0
 8000d56:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d58:	f107 0314 	add.w	r3, r7, #20
 8000d5c:	2200      	movs	r2, #0
 8000d5e:	601a      	str	r2, [r3, #0]
 8000d60:	605a      	str	r2, [r3, #4]
 8000d62:	609a      	str	r2, [r3, #8]
 8000d64:	60da      	str	r2, [r3, #12]
 8000d66:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8000d68:	687b      	ldr	r3, [r7, #4]
 8000d6a:	681b      	ldr	r3, [r3, #0]
 8000d6c:	4a17      	ldr	r2, [pc, #92]	; (8000dcc <HAL_I2C_MspInit+0x7c>)
 8000d6e:	4293      	cmp	r3, r2
 8000d70:	d127      	bne.n	8000dc2 <HAL_I2C_MspInit+0x72>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d72:	4b17      	ldr	r3, [pc, #92]	; (8000dd0 <HAL_I2C_MspInit+0x80>)
 8000d74:	695b      	ldr	r3, [r3, #20]
 8000d76:	4a16      	ldr	r2, [pc, #88]	; (8000dd0 <HAL_I2C_MspInit+0x80>)
 8000d78:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000d7c:	6153      	str	r3, [r2, #20]
 8000d7e:	4b14      	ldr	r3, [pc, #80]	; (8000dd0 <HAL_I2C_MspInit+0x80>)
 8000d80:	695b      	ldr	r3, [r3, #20]
 8000d82:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8000d86:	613b      	str	r3, [r7, #16]
 8000d88:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000d8a:	23c0      	movs	r3, #192	; 0xc0
 8000d8c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000d8e:	2312      	movs	r3, #18
 8000d90:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000d92:	2301      	movs	r3, #1
 8000d94:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000d96:	2303      	movs	r3, #3
 8000d98:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000d9a:	2304      	movs	r3, #4
 8000d9c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d9e:	f107 0314 	add.w	r3, r7, #20
 8000da2:	4619      	mov	r1, r3
 8000da4:	480b      	ldr	r0, [pc, #44]	; (8000dd4 <HAL_I2C_MspInit+0x84>)
 8000da6:	f001 fa51 	bl	800224c <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000daa:	4b09      	ldr	r3, [pc, #36]	; (8000dd0 <HAL_I2C_MspInit+0x80>)
 8000dac:	69db      	ldr	r3, [r3, #28]
 8000dae:	4a08      	ldr	r2, [pc, #32]	; (8000dd0 <HAL_I2C_MspInit+0x80>)
 8000db0:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000db4:	61d3      	str	r3, [r2, #28]
 8000db6:	4b06      	ldr	r3, [pc, #24]	; (8000dd0 <HAL_I2C_MspInit+0x80>)
 8000db8:	69db      	ldr	r3, [r3, #28]
 8000dba:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000dbe:	60fb      	str	r3, [r7, #12]
 8000dc0:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8000dc2:	bf00      	nop
 8000dc4:	3728      	adds	r7, #40	; 0x28
 8000dc6:	46bd      	mov	sp, r7
 8000dc8:	bd80      	pop	{r7, pc}
 8000dca:	bf00      	nop
 8000dcc:	40005400 	.word	0x40005400
 8000dd0:	40021000 	.word	0x40021000
 8000dd4:	48000400 	.word	0x48000400

08000dd8 <vl_xshut_init>:

#include "lib_vl53l0x.h"

/* Fonctions utilisateurs */

void vl_xshut_init(VL53L0X_Struct* vl53l0x, GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin){
 8000dd8:	b580      	push	{r7, lr}
 8000dda:	b084      	sub	sp, #16
 8000ddc:	af00      	add	r7, sp, #0
 8000dde:	60f8      	str	r0, [r7, #12]
 8000de0:	60b9      	str	r1, [r7, #8]
 8000de2:	4613      	mov	r3, r2
 8000de4:	80fb      	strh	r3, [r7, #6]
	vl53l0x->xshut.GPIOx = GPIOx;
 8000de6:	68fb      	ldr	r3, [r7, #12]
 8000de8:	68ba      	ldr	r2, [r7, #8]
 8000dea:	f8c3 2198 	str.w	r2, [r3, #408]	; 0x198
	vl53l0x->xshut.GPIO_Pin = GPIO_Pin;
 8000dee:	68fb      	ldr	r3, [r7, #12]
 8000df0:	88fa      	ldrh	r2, [r7, #6]
 8000df2:	f8a3 219c 	strh.w	r2, [r3, #412]	; 0x19c
	HAL_GPIO_WritePin(vl53l0x->xshut.GPIOx, vl53l0x->xshut.GPIO_Pin, GPIO_PIN_RESET);
 8000df6:	68fb      	ldr	r3, [r7, #12]
 8000df8:	f8d3 0198 	ldr.w	r0, [r3, #408]	; 0x198
 8000dfc:	68fb      	ldr	r3, [r7, #12]
 8000dfe:	f8b3 319c 	ldrh.w	r3, [r3, #412]	; 0x19c
 8000e02:	2200      	movs	r2, #0
 8000e04:	4619      	mov	r1, r3
 8000e06:	f001 fb93 	bl	8002530 <HAL_GPIO_WritePin>
	HAL_Delay(TOGGLE_GPIO_TIME);
 8000e0a:	2032      	movs	r0, #50	; 0x32
 8000e0c:	f001 f8e8 	bl	8001fe0 <HAL_Delay>
}
 8000e10:	bf00      	nop
 8000e12:	3710      	adds	r7, #16
 8000e14:	46bd      	mov	sp, r7
 8000e16:	bd80      	pop	{r7, pc}

08000e18 <vl_sensors_init>:

void vl_sensors_init(VL53L0X_Struct vl53l0x[], I2C_HandleTypeDef* i2c, uint8_t nbOfSensors){
 8000e18:	b580      	push	{r7, lr}
 8000e1a:	b086      	sub	sp, #24
 8000e1c:	af00      	add	r7, sp, #0
 8000e1e:	60f8      	str	r0, [r7, #12]
 8000e20:	60b9      	str	r1, [r7, #8]
 8000e22:	4613      	mov	r3, r2
 8000e24:	71fb      	strb	r3, [r7, #7]

	for(int i=0; i<nbOfSensors; i++){
 8000e26:	2300      	movs	r3, #0
 8000e28:	617b      	str	r3, [r7, #20]
 8000e2a:	e04b      	b.n	8000ec4 <vl_sensors_init+0xac>
		vl53l0x[i].i2c = i2c;
 8000e2c:	697b      	ldr	r3, [r7, #20]
 8000e2e:	f44f 72d0 	mov.w	r2, #416	; 0x1a0
 8000e32:	fb02 f303 	mul.w	r3, r2, r3
 8000e36:	68fa      	ldr	r2, [r7, #12]
 8000e38:	4413      	add	r3, r2
 8000e3a:	68ba      	ldr	r2, [r7, #8]
 8000e3c:	f8c3 2190 	str.w	r2, [r3, #400]	; 0x190
		HAL_Delay(TOGGLE_GPIO_TIME);
 8000e40:	2032      	movs	r0, #50	; 0x32
 8000e42:	f001 f8cd 	bl	8001fe0 <HAL_Delay>

		HAL_GPIO_WritePin(vl53l0x[i].xshut.GPIOx, vl53l0x[i].xshut.GPIO_Pin, GPIO_PIN_SET);
 8000e46:	697b      	ldr	r3, [r7, #20]
 8000e48:	f44f 72d0 	mov.w	r2, #416	; 0x1a0
 8000e4c:	fb02 f303 	mul.w	r3, r2, r3
 8000e50:	68fa      	ldr	r2, [r7, #12]
 8000e52:	4413      	add	r3, r2
 8000e54:	f8d3 0198 	ldr.w	r0, [r3, #408]	; 0x198
 8000e58:	697b      	ldr	r3, [r7, #20]
 8000e5a:	f44f 72d0 	mov.w	r2, #416	; 0x1a0
 8000e5e:	fb02 f303 	mul.w	r3, r2, r3
 8000e62:	68fa      	ldr	r2, [r7, #12]
 8000e64:	4413      	add	r3, r2
 8000e66:	f8b3 319c 	ldrh.w	r3, [r3, #412]	; 0x19c
 8000e6a:	2201      	movs	r2, #1
 8000e6c:	4619      	mov	r1, r3
 8000e6e:	f001 fb5f 	bl	8002530 <HAL_GPIO_WritePin>
		HAL_Delay(TOGGLE_GPIO_TIME);
 8000e72:	2032      	movs	r0, #50	; 0x32
 8000e74:	f001 f8b4 	bl	8001fe0 <HAL_Delay>

		vl53l0x_Init(&vl53l0x[i].VL53L0X_Dev_t, vl53l0x->i2c);
 8000e78:	697b      	ldr	r3, [r7, #20]
 8000e7a:	f44f 72d0 	mov.w	r2, #416	; 0x1a0
 8000e7e:	fb02 f303 	mul.w	r3, r2, r3
 8000e82:	68fa      	ldr	r2, [r7, #12]
 8000e84:	4413      	add	r3, r2
 8000e86:	461a      	mov	r2, r3
 8000e88:	68fb      	ldr	r3, [r7, #12]
 8000e8a:	f8d3 3190 	ldr.w	r3, [r3, #400]	; 0x190
 8000e8e:	4619      	mov	r1, r3
 8000e90:	4610      	mov	r0, r2
 8000e92:	f000 f847 	bl	8000f24 <vl53l0x_Init>
		vl53l0x_SetDeviceAddress(&vl53l0x[i].VL53L0X_Dev_t, 0x54+i*2);
 8000e96:	697b      	ldr	r3, [r7, #20]
 8000e98:	f44f 72d0 	mov.w	r2, #416	; 0x1a0
 8000e9c:	fb02 f303 	mul.w	r3, r2, r3
 8000ea0:	68fa      	ldr	r2, [r7, #12]
 8000ea2:	4413      	add	r3, r2
 8000ea4:	461a      	mov	r2, r3
 8000ea6:	697b      	ldr	r3, [r7, #20]
 8000ea8:	332a      	adds	r3, #42	; 0x2a
 8000eaa:	b2db      	uxtb	r3, r3
 8000eac:	005b      	lsls	r3, r3, #1
 8000eae:	b2db      	uxtb	r3, r3
 8000eb0:	4619      	mov	r1, r3
 8000eb2:	4610      	mov	r0, r2
 8000eb4:	f000 f88f 	bl	8000fd6 <vl53l0x_SetDeviceAddress>
		HAL_Delay(TOGGLE_GPIO_TIME);
 8000eb8:	2032      	movs	r0, #50	; 0x32
 8000eba:	f001 f891 	bl	8001fe0 <HAL_Delay>
	for(int i=0; i<nbOfSensors; i++){
 8000ebe:	697b      	ldr	r3, [r7, #20]
 8000ec0:	3301      	adds	r3, #1
 8000ec2:	617b      	str	r3, [r7, #20]
 8000ec4:	79fb      	ldrb	r3, [r7, #7]
 8000ec6:	697a      	ldr	r2, [r7, #20]
 8000ec8:	429a      	cmp	r2, r3
 8000eca:	dbaf      	blt.n	8000e2c <vl_sensors_init+0x14>
	}
}
 8000ecc:	bf00      	nop
 8000ece:	bf00      	nop
 8000ed0:	3718      	adds	r7, #24
 8000ed2:	46bd      	mov	sp, r7
 8000ed4:	bd80      	pop	{r7, pc}

08000ed6 <vl_clear_it_mask>:

void vl_clear_it_mask(VL53L0X_Struct* vl53l0x){
 8000ed6:	b580      	push	{r7, lr}
 8000ed8:	b082      	sub	sp, #8
 8000eda:	af00      	add	r7, sp, #0
 8000edc:	6078      	str	r0, [r7, #4]
	VL53L0X_ClearInterruptMask(&vl53l0x->VL53L0X_Dev_t, 0);
 8000ede:	687b      	ldr	r3, [r7, #4]
 8000ee0:	2100      	movs	r1, #0
 8000ee2:	4618      	mov	r0, r3
 8000ee4:	f006 f86a 	bl	8006fbc <VL53L0X_ClearInterruptMask>
}
 8000ee8:	bf00      	nop
 8000eea:	3708      	adds	r7, #8
 8000eec:	46bd      	mov	sp, r7
 8000eee:	bd80      	pop	{r7, pc}

08000ef0 <vl_perform_ranging>:

uint16_t vl_perform_ranging(VL53L0X_Struct* vl53l0x){
 8000ef0:	b580      	push	{r7, lr}
 8000ef2:	b082      	sub	sp, #8
 8000ef4:	af00      	add	r7, sp, #0
 8000ef6:	6078      	str	r0, [r7, #4]
	return vl53l0x_PerformRangingMeasurement(&vl53l0x->VL53L0X_Dev_t);
 8000ef8:	687b      	ldr	r3, [r7, #4]
 8000efa:	4618      	mov	r0, r3
 8000efc:	f000 f85c 	bl	8000fb8 <vl53l0x_PerformRangingMeasurement>
 8000f00:	4603      	mov	r3, r0
}
 8000f02:	4618      	mov	r0, r3
 8000f04:	3708      	adds	r7, #8
 8000f06:	46bd      	mov	sp, r7
 8000f08:	bd80      	pop	{r7, pc}

08000f0a <vl_perform_ranging_it>:

uint16_t vl_perform_ranging_it(VL53L0X_Struct* vl53l0x){
 8000f0a:	b580      	push	{r7, lr}
 8000f0c:	b082      	sub	sp, #8
 8000f0e:	af00      	add	r7, sp, #0
 8000f10:	6078      	str	r0, [r7, #4]
	return vl53l0x_PerformRangingMeasurement_IT(&vl53l0x->VL53L0X_Dev_t);
 8000f12:	687b      	ldr	r3, [r7, #4]
 8000f14:	4618      	mov	r0, r3
 8000f16:	f000 f872 	bl	8000ffe <vl53l0x_PerformRangingMeasurement_IT>
 8000f1a:	4603      	mov	r3, r0
}
 8000f1c:	4618      	mov	r0, r3
 8000f1e:	3708      	adds	r7, #8
 8000f20:	46bd      	mov	sp, r7
 8000f22:	bd80      	pop	{r7, pc}

08000f24 <vl53l0x_Init>:



/* Fonctions intermdiaires */

uint8_t vl53l0x_Init(VL53L0X_Dev_t* dev, I2C_HandleTypeDef* i2c){
 8000f24:	b580      	push	{r7, lr}
 8000f26:	b084      	sub	sp, #16
 8000f28:	af02      	add	r7, sp, #8
 8000f2a:	6078      	str	r0, [r7, #4]
 8000f2c:	6039      	str	r1, [r7, #0]

	dev->I2cHandle = i2c;
 8000f2e:	687b      	ldr	r3, [r7, #4]
 8000f30:	683a      	ldr	r2, [r7, #0]
 8000f32:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
	dev->I2cDevAddr = 0x52;
 8000f36:	687b      	ldr	r3, [r7, #4]
 8000f38:	2252      	movs	r2, #82	; 0x52
 8000f3a:	f883 2160 	strb.w	r2, [r3, #352]	; 0x160
	dev->comms_speed_khz = 400;
 8000f3e:	687b      	ldr	r3, [r7, #4]
 8000f40:	f44f 72c8 	mov.w	r2, #400	; 0x190
 8000f44:	f8a3 2176 	strh.w	r2, [r3, #374]	; 0x176
	dev->comms_type = 1;
 8000f48:	687b      	ldr	r3, [r7, #4]
 8000f4a:	2201      	movs	r2, #1
 8000f4c:	f883 2174 	strb.w	r2, [r3, #372]	; 0x174

	// Device initialization
	vl53l0x_Device_Initialization(dev);
 8000f50:	6878      	ldr	r0, [r7, #4]
 8000f52:	f000 f86f 	bl	8001034 <vl53l0x_Device_Initialization>

	// Calibration data loading
	vl53l0x_Calibration_Data_Load(dev);
 8000f56:	6878      	ldr	r0, [r7, #4]
 8000f58:	f000 f88b 	bl	8001072 <vl53l0x_Calibration_Data_Load>

	// System settings
	vl53l0x_System_Settings(dev);
 8000f5c:	6878      	ldr	r0, [r7, #4]
 8000f5e:	f000 f8a1 	bl	80010a4 <vl53l0x_System_Settings>

	/* Polling and interrupt mode */
#if INTERRUPT_MODE == 1
	VL53L0X_SetGpioConfig(dev, 0, VL53L0X_DEVICEMODE_CONTINUOUS_RANGING,
 8000f62:	2301      	movs	r3, #1
 8000f64:	9300      	str	r3, [sp, #0]
 8000f66:	2304      	movs	r3, #4
 8000f68:	2201      	movs	r2, #1
 8000f6a:	2100      	movs	r1, #0
 8000f6c:	6878      	ldr	r0, [r7, #4]
 8000f6e:	f005 fecb 	bl	8006d08 <VL53L0X_SetGpioConfig>
			VL53L0X_GPIOFUNCTIONALITY_NEW_MEASURE_READY, VL53L0X_INTERRUPTPOLARITY_HIGH);
#endif

	// Start Measurement
	VL53L0X_StartMeasurement(dev);
 8000f72:	6878      	ldr	r0, [r7, #4]
 8000f74:	f005 fc62 	bl	800683c <VL53L0X_StartMeasurement>

	return 0;
 8000f78:	2300      	movs	r3, #0
}
 8000f7a:	4618      	mov	r0, r3
 8000f7c:	3708      	adds	r7, #8
 8000f7e:	46bd      	mov	sp, r7
 8000f80:	bd80      	pop	{r7, pc}

08000f82 <vl53l0x_PerformMeasurement>:

uint8_t vl53l0x_PerformMeasurement(VL53L0X_Dev_t* dev, VL53L0X_RangingMeasurementData_t* VL53L0X_RangingMeasurementData){
 8000f82:	b580      	push	{r7, lr}
 8000f84:	b084      	sub	sp, #16
 8000f86:	af00      	add	r7, sp, #0
 8000f88:	6078      	str	r0, [r7, #4]
 8000f8a:	6039      	str	r1, [r7, #0]
	uint8_t status = VL53L0X_ERROR_NONE;
 8000f8c:	2300      	movs	r3, #0
 8000f8e:	73fb      	strb	r3, [r7, #15]

	VL53L0X_WaitDeviceReadyForNewMeasurement(dev, 100);
 8000f90:	2164      	movs	r1, #100	; 0x64
 8000f92:	6878      	ldr	r0, [r7, #4]
 8000f94:	f005 fd54 	bl	8006a40 <VL53L0X_WaitDeviceReadyForNewMeasurement>

	if(VL53L0X_ERROR_NONE != (status = VL53L0X_GetRangingMeasurementData(dev, VL53L0X_RangingMeasurementData))){
 8000f98:	6839      	ldr	r1, [r7, #0]
 8000f9a:	6878      	ldr	r0, [r7, #4]
 8000f9c:	f005 fd60 	bl	8006a60 <VL53L0X_GetRangingMeasurementData>
 8000fa0:	4603      	mov	r3, r0
 8000fa2:	73fb      	strb	r3, [r7, #15]
 8000fa4:	7bfb      	ldrb	r3, [r7, #15]
 8000fa6:	2b00      	cmp	r3, #0
 8000fa8:	d001      	beq.n	8000fae <vl53l0x_PerformMeasurement+0x2c>
		//printf("Error GetRangingMeasurementData() : %d\r\n",status);
		return 1;
 8000faa:	2301      	movs	r3, #1
 8000fac:	e000      	b.n	8000fb0 <vl53l0x_PerformMeasurement+0x2e>
	}

	return 0;
 8000fae:	2300      	movs	r3, #0
}
 8000fb0:	4618      	mov	r0, r3
 8000fb2:	3710      	adds	r7, #16
 8000fb4:	46bd      	mov	sp, r7
 8000fb6:	bd80      	pop	{r7, pc}

08000fb8 <vl53l0x_PerformRangingMeasurement>:

uint16_t vl53l0x_PerformRangingMeasurement(VL53L0X_Dev_t* dev){
 8000fb8:	b580      	push	{r7, lr}
 8000fba:	b08a      	sub	sp, #40	; 0x28
 8000fbc:	af00      	add	r7, sp, #0
 8000fbe:	6078      	str	r0, [r7, #4]
	VL53L0X_RangingMeasurementData_t VL53L0X_RangingMeasurementData;

	vl53l0x_PerformMeasurement(dev, &VL53L0X_RangingMeasurementData);
 8000fc0:	f107 030c 	add.w	r3, r7, #12
 8000fc4:	4619      	mov	r1, r3
 8000fc6:	6878      	ldr	r0, [r7, #4]
 8000fc8:	f7ff ffdb 	bl	8000f82 <vl53l0x_PerformMeasurement>

	return VL53L0X_RangingMeasurementData.RangeMilliMeter;
 8000fcc:	8abb      	ldrh	r3, [r7, #20]
}
 8000fce:	4618      	mov	r0, r3
 8000fd0:	3728      	adds	r7, #40	; 0x28
 8000fd2:	46bd      	mov	sp, r7
 8000fd4:	bd80      	pop	{r7, pc}

08000fd6 <vl53l0x_SetDeviceAddress>:

uint8_t vl53l0x_SetDeviceAddress(VL53L0X_Dev_t* dev, uint8_t deviceAddress){
 8000fd6:	b580      	push	{r7, lr}
 8000fd8:	b082      	sub	sp, #8
 8000fda:	af00      	add	r7, sp, #0
 8000fdc:	6078      	str	r0, [r7, #4]
 8000fde:	460b      	mov	r3, r1
 8000fe0:	70fb      	strb	r3, [r7, #3]
	VL53L0X_SetDeviceAddress(dev, deviceAddress);
 8000fe2:	78fb      	ldrb	r3, [r7, #3]
 8000fe4:	4619      	mov	r1, r3
 8000fe6:	6878      	ldr	r0, [r7, #4]
 8000fe8:	f004 fb9c 	bl	8005724 <VL53L0X_SetDeviceAddress>
	dev->I2cDevAddr = deviceAddress;
 8000fec:	687b      	ldr	r3, [r7, #4]
 8000fee:	78fa      	ldrb	r2, [r7, #3]
 8000ff0:	f883 2160 	strb.w	r2, [r3, #352]	; 0x160

	return 0;
 8000ff4:	2300      	movs	r3, #0
}
 8000ff6:	4618      	mov	r0, r3
 8000ff8:	3708      	adds	r7, #8
 8000ffa:	46bd      	mov	sp, r7
 8000ffc:	bd80      	pop	{r7, pc}

08000ffe <vl53l0x_PerformRangingMeasurement_IT>:

uint16_t vl53l0x_PerformRangingMeasurement_IT(VL53L0X_Dev_t* dev){
 8000ffe:	b580      	push	{r7, lr}
 8001000:	b08a      	sub	sp, #40	; 0x28
 8001002:	af00      	add	r7, sp, #0
 8001004:	6078      	str	r0, [r7, #4]
	uint8_t status = VL53L0X_ERROR_NONE;
 8001006:	2300      	movs	r3, #0
 8001008:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	VL53L0X_RangingMeasurementData_t VL53L0X_RangingMeasurementData;

	if(VL53L0X_ERROR_NONE != (status = VL53L0X_GetRangingMeasurementData(dev, &VL53L0X_RangingMeasurementData))){
 800100c:	f107 0308 	add.w	r3, r7, #8
 8001010:	4619      	mov	r1, r3
 8001012:	6878      	ldr	r0, [r7, #4]
 8001014:	f005 fd24 	bl	8006a60 <VL53L0X_GetRangingMeasurementData>
 8001018:	4603      	mov	r3, r0
 800101a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800101e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001022:	2b00      	cmp	r3, #0
 8001024:	d001      	beq.n	800102a <vl53l0x_PerformRangingMeasurement_IT+0x2c>
		//printf("Error GetRangingMeasurementData() : %d\r\n",status);
		return 1;
 8001026:	2301      	movs	r3, #1
 8001028:	e000      	b.n	800102c <vl53l0x_PerformRangingMeasurement_IT+0x2e>
	}

	return VL53L0X_RangingMeasurementData.RangeMilliMeter;
 800102a:	8a3b      	ldrh	r3, [r7, #16]
}
 800102c:	4618      	mov	r0, r3
 800102e:	3728      	adds	r7, #40	; 0x28
 8001030:	46bd      	mov	sp, r7
 8001032:	bd80      	pop	{r7, pc}

08001034 <vl53l0x_Device_Initialization>:


/* DEVICE FUNCTIONS */

uint8_t vl53l0x_Device_Initialization(VL53L0X_Dev_t* dev){
 8001034:	b580      	push	{r7, lr}
 8001036:	b084      	sub	sp, #16
 8001038:	af00      	add	r7, sp, #0
 800103a:	6078      	str	r0, [r7, #4]
	uint8_t status = VL53L0X_ERROR_NONE;
 800103c:	2300      	movs	r3, #0
 800103e:	73fb      	strb	r3, [r7, #15]

	/* DataInit */
	if(VL53L0X_ERROR_NONE != (status = VL53L0X_DataInit(dev))){
 8001040:	6878      	ldr	r0, [r7, #4]
 8001042:	f004 fb87 	bl	8005754 <VL53L0X_DataInit>
 8001046:	4603      	mov	r3, r0
 8001048:	73fb      	strb	r3, [r7, #15]
 800104a:	7bfb      	ldrb	r3, [r7, #15]
 800104c:	2b00      	cmp	r3, #0
 800104e:	d001      	beq.n	8001054 <vl53l0x_Device_Initialization+0x20>
		//printf("Error DataInit() : %d\r\n",status);
		return 1;
 8001050:	2301      	movs	r3, #1
 8001052:	e00a      	b.n	800106a <vl53l0x_Device_Initialization+0x36>
	}

	/* StaticInit */
	if(VL53L0X_ERROR_NONE != (status = VL53L0X_StaticInit(dev))){
 8001054:	6878      	ldr	r0, [r7, #4]
 8001056:	f004 fce1 	bl	8005a1c <VL53L0X_StaticInit>
 800105a:	4603      	mov	r3, r0
 800105c:	73fb      	strb	r3, [r7, #15]
 800105e:	7bfb      	ldrb	r3, [r7, #15]
 8001060:	2b00      	cmp	r3, #0
 8001062:	d001      	beq.n	8001068 <vl53l0x_Device_Initialization+0x34>
		//printf("Error StaticInit() : %d\r\n",status);
		return 1;
 8001064:	2301      	movs	r3, #1
 8001066:	e000      	b.n	800106a <vl53l0x_Device_Initialization+0x36>
	}

	return 0;
 8001068:	2300      	movs	r3, #0
}
 800106a:	4618      	mov	r0, r3
 800106c:	3710      	adds	r7, #16
 800106e:	46bd      	mov	sp, r7
 8001070:	bd80      	pop	{r7, pc}

08001072 <vl53l0x_Calibration_Data_Load>:


uint8_t vl53l0x_Calibration_Data_Load(VL53L0X_Dev_t* dev){
 8001072:	b580      	push	{r7, lr}
 8001074:	b084      	sub	sp, #16
 8001076:	af00      	add	r7, sp, #0
 8001078:	6078      	str	r0, [r7, #4]
	//uint8_t status = VL53L0X_ERROR_NONE;

	/* Reference SPADs */
	uint32_t count; uint8_t isApertureSpads;
	VL53L0X_PerformRefSpadManagement(dev, &count, &isApertureSpads);
 800107a:	f107 020b 	add.w	r2, r7, #11
 800107e:	f107 030c 	add.w	r3, r7, #12
 8001082:	4619      	mov	r1, r3
 8001084:	6878      	ldr	r0, [r7, #4]
 8001086:	f005 fffb 	bl	8007080 <VL53L0X_PerformRefSpadManagement>
	//VL53L0X_SetReferenceSpads(dev, count, isApertureSpads);
	//VL53L0X_GetReferenceSpads(dev, &count, &isApertureSpads);

	/* Ref calibration */
    uint8_t VhvSettings, PhaseCal;
	VL53L0X_PerformRefCalibration(dev, &VhvSettings, &PhaseCal);
 800108a:	f107 0209 	add.w	r2, r7, #9
 800108e:	f107 030a 	add.w	r3, r7, #10
 8001092:	4619      	mov	r1, r3
 8001094:	6878      	ldr	r0, [r7, #4]
 8001096:	f005 fb55 	bl	8006744 <VL53L0X_PerformRefCalibration>

	/* Offset calibration */

	/* Cross-talk correction */

	return 0;
 800109a:	2300      	movs	r3, #0
}
 800109c:	4618      	mov	r0, r3
 800109e:	3710      	adds	r7, #16
 80010a0:	46bd      	mov	sp, r7
 80010a2:	bd80      	pop	{r7, pc}

080010a4 <vl53l0x_System_Settings>:


uint8_t vl53l0x_System_Settings(VL53L0X_Dev_t* dev){
 80010a4:	b580      	push	{r7, lr}
 80010a6:	b082      	sub	sp, #8
 80010a8:	af00      	add	r7, sp, #0
 80010aa:	6078      	str	r0, [r7, #4]
	/* Device Mode */
	VL53L0X_SetDeviceMode(dev, VL53L0X_DEVICEMODE_CONTINUOUS_RANGING);
 80010ac:	2101      	movs	r1, #1
 80010ae:	6878      	ldr	r0, [r7, #4]
 80010b0:	f004 fec6 	bl	8005e40 <VL53L0X_SetDeviceMode>

	/* API range profiles */
	vl53l0x_Range_Profiles(dev);
 80010b4:	6878      	ldr	r0, [r7, #4]
 80010b6:	f000 f805 	bl	80010c4 <vl53l0x_Range_Profiles>

	return 0;
 80010ba:	2300      	movs	r3, #0
}
 80010bc:	4618      	mov	r0, r3
 80010be:	3708      	adds	r7, #8
 80010c0:	46bd      	mov	sp, r7
 80010c2:	bd80      	pop	{r7, pc}

080010c4 <vl53l0x_Range_Profiles>:


uint8_t vl53l0x_Range_Profiles(VL53L0X_Dev_t* dev){
 80010c4:	b580      	push	{r7, lr}
 80010c6:	b086      	sub	sp, #24
 80010c8:	af00      	add	r7, sp, #0
 80010ca:	6078      	str	r0, [r7, #4]
	FixPoint1616_t signalLimit = (FixPoint1616_t)(0.25*65536);
 80010cc:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80010d0:	617b      	str	r3, [r7, #20]
	FixPoint1616_t sigmaLimit = (FixPoint1616_t)(18*65536);
 80010d2:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 80010d6:	613b      	str	r3, [r7, #16]
	uint32_t timingBudget = 33000;
 80010d8:	f248 03e8 	movw	r3, #33000	; 0x80e8
 80010dc:	60fb      	str	r3, [r7, #12]
	uint8_t preRangeVcselPeriod = 14;
 80010de:	230e      	movs	r3, #14
 80010e0:	72fb      	strb	r3, [r7, #11]
	uint8_t finalRangeVcselPeriod = 10;
 80010e2:	230a      	movs	r3, #10
 80010e4:	72bb      	strb	r3, [r7, #10]
		timingBudget = 200000;
		preRangeVcselPeriod = 14;
		finalRangeVcselPeriod = 10;
		break;
	case HIGH_SPEED:
		signalLimit = (FixPoint1616_t)(0.25*65536);
 80010e6:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80010ea:	617b      	str	r3, [r7, #20]
		sigmaLimit = (FixPoint1616_t)(32*65536);
 80010ec:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80010f0:	613b      	str	r3, [r7, #16]
		timingBudget = 20000;
 80010f2:	f644 6320 	movw	r3, #20000	; 0x4e20
 80010f6:	60fb      	str	r3, [r7, #12]
		preRangeVcselPeriod = 14;
 80010f8:	230e      	movs	r3, #14
 80010fa:	72fb      	strb	r3, [r7, #11]
		finalRangeVcselPeriod = 10;
 80010fc:	230a      	movs	r3, #10
 80010fe:	72bb      	strb	r3, [r7, #10]
		break;
 8001100:	bf00      	nop
	default:
		//printf("Not Supported");
		break;
	}

	VL53L0X_SetLimitCheckValue(dev, VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE, signalLimit);
 8001102:	697a      	ldr	r2, [r7, #20]
 8001104:	2101      	movs	r1, #1
 8001106:	6878      	ldr	r0, [r7, #4]
 8001108:	f005 f9c6 	bl	8006498 <VL53L0X_SetLimitCheckValue>
	VL53L0X_SetLimitCheckValue(dev, VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE, sigmaLimit);
 800110c:	693a      	ldr	r2, [r7, #16]
 800110e:	2100      	movs	r1, #0
 8001110:	6878      	ldr	r0, [r7, #4]
 8001112:	f005 f9c1 	bl	8006498 <VL53L0X_SetLimitCheckValue>
	VL53L0X_SetMeasurementTimingBudgetMicroSeconds(dev, timingBudget);
 8001116:	68f9      	ldr	r1, [r7, #12]
 8001118:	6878      	ldr	r0, [r7, #4]
 800111a:	f004 feef 	bl	8005efc <VL53L0X_SetMeasurementTimingBudgetMicroSeconds>
	VL53L0X_SetVcselPulsePeriod(dev, VL53L0X_VCSEL_PERIOD_PRE_RANGE, preRangeVcselPeriod);
 800111e:	7afb      	ldrb	r3, [r7, #11]
 8001120:	461a      	mov	r2, r3
 8001122:	2100      	movs	r1, #0
 8001124:	6878      	ldr	r0, [r7, #4]
 8001126:	f004 ff0f 	bl	8005f48 <VL53L0X_SetVcselPulsePeriod>
	VL53L0X_SetVcselPulsePeriod(dev, VL53L0X_VCSEL_PERIOD_FINAL_RANGE, finalRangeVcselPeriod);
 800112a:	7abb      	ldrb	r3, [r7, #10]
 800112c:	461a      	mov	r2, r3
 800112e:	2101      	movs	r1, #1
 8001130:	6878      	ldr	r0, [r7, #4]
 8001132:	f004 ff09 	bl	8005f48 <VL53L0X_SetVcselPulsePeriod>

	return 0;
 8001136:	2300      	movs	r3, #0
}
 8001138:	4618      	mov	r0, r3
 800113a:	3718      	adds	r7, #24
 800113c:	46bd      	mov	sp, r7
 800113e:	bd80      	pop	{r7, pc}

08001140 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001140:	b580      	push	{r7, lr}
 8001142:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001144:	f000 fee6 	bl	8001f14 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001148:	f000 f86a 	bl	8001220 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800114c:	f7ff fd4c 	bl	8000be8 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8001150:	f000 fbd8 	bl	8001904 <MX_USART2_UART_Init>
  MX_I2C1_Init();
 8001154:	f7ff fdbe 	bl	8000cd4 <MX_I2C1_Init>
  MX_USART1_UART_Init();
 8001158:	f000 fba4 	bl	80018a4 <MX_USART1_UART_Init>
  MX_TIM3_Init();
 800115c:	f000 fb2c 	bl	80017b8 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
  RetargetInit(&huart1);
 8001160:	4821      	ldr	r0, [pc, #132]	; (80011e8 <main+0xa8>)
 8001162:	f000 f9b3 	bl	80014cc <RetargetInit>
  printf("lidar_f303k8\r\n");
 8001166:	4821      	ldr	r0, [pc, #132]	; (80011ec <main+0xac>)
 8001168:	f009 fff8 	bl	800b15c <puts>
  HAL_TIM_Base_Start_IT(&htim3);
 800116c:	4820      	ldr	r0, [pc, #128]	; (80011f0 <main+0xb0>)
 800116e:	f003 f9cd 	bl	800450c <HAL_TIM_Base_Start_IT>
	vl_xshut_init(&vl53l0x[0], GPIOB, GPIO_PIN_5); 			// XSHUT = PB5
	//vl_xshut_init(&vl53l0x[0], GPIOB, GPIO_PIN_4); 			// XSHUT = PB4
    vl_sensors_init(&vl53l0x[0], &hi2c1, NB_OF_SENSORS);
#endif
#if NB_OF_SENSORS == 2
    vl_xshut_init(&vl53l0x[0], GPIOB, GPIO_PIN_5); 			// XSHUT = PB5
 8001172:	2220      	movs	r2, #32
 8001174:	491f      	ldr	r1, [pc, #124]	; (80011f4 <main+0xb4>)
 8001176:	4820      	ldr	r0, [pc, #128]	; (80011f8 <main+0xb8>)
 8001178:	f7ff fe2e 	bl	8000dd8 <vl_xshut_init>
    vl_xshut_init(&vl53l0x[1], GPIOB, GPIO_PIN_4); 			// XSHUT = PB4
 800117c:	2210      	movs	r2, #16
 800117e:	491d      	ldr	r1, [pc, #116]	; (80011f4 <main+0xb4>)
 8001180:	481e      	ldr	r0, [pc, #120]	; (80011fc <main+0xbc>)
 8001182:	f7ff fe29 	bl	8000dd8 <vl_xshut_init>
    vl_sensors_init(vl53l0x, &hi2c1, NB_OF_SENSORS);
 8001186:	2202      	movs	r2, #2
 8001188:	491d      	ldr	r1, [pc, #116]	; (8001200 <main+0xc0>)
 800118a:	481b      	ldr	r0, [pc, #108]	; (80011f8 <main+0xb8>)
 800118c:	f7ff fe44 	bl	8000e18 <vl_sensors_init>
#endif

    results[0] = 999;
 8001190:	4b1c      	ldr	r3, [pc, #112]	; (8001204 <main+0xc4>)
 8001192:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001196:	801a      	strh	r2, [r3, #0]
    results[1] = 999;
 8001198:	4b1a      	ldr	r3, [pc, #104]	; (8001204 <main+0xc4>)
 800119a:	f240 32e7 	movw	r2, #999	; 0x3e7
 800119e:	805a      	strh	r2, [r3, #2]

  ///// AX-12 /////
#if AX12_ENABLE
    AX12_Init(&ax12, &huart2, 1, BR_250K);
 80011a0:	2307      	movs	r3, #7
 80011a2:	2201      	movs	r2, #1
 80011a4:	4918      	ldr	r1, [pc, #96]	; (8001208 <main+0xc8>)
 80011a6:	4819      	ldr	r0, [pc, #100]	; (800120c <main+0xcc>)
 80011a8:	f000 fc8b 	bl	8001ac2 <AX12_Init>
    AX12_TorqueE_D(&ax12, TRUE);
 80011ac:	2101      	movs	r1, #1
 80011ae:	4817      	ldr	r0, [pc, #92]	; (800120c <main+0xcc>)
 80011b0:	f000 fd0a 	bl	8001bc8 <AX12_TorqueE_D>
    AX12_setMaxTorque(&ax12,50);
 80011b4:	ed9f 0a16 	vldr	s0, [pc, #88]	; 8001210 <main+0xd0>
 80011b8:	4814      	ldr	r0, [pc, #80]	; (800120c <main+0xcc>)
 80011ba:	f000 fcd9 	bl	8001b70 <AX12_setMaxTorque>

    AX12_setRangeAngle(&ax12,LIDAR_POS_MIN,LIDAR_POS_MAX);
 80011be:	eddf 0a15 	vldr	s1, [pc, #84]	; 8001214 <main+0xd4>
 80011c2:	eeb2 0a04 	vmov.f32	s0, #36	; 0x41200000  10.0
 80011c6:	4811      	ldr	r0, [pc, #68]	; (800120c <main+0xcc>)
 80011c8:	f000 fc96 	bl	8001af8 <AX12_setRangeAngle>
    AX12_setMovingSpeed(&ax12, 114);
 80011cc:	ed9f 0a12 	vldr	s0, [pc, #72]	; 8001218 <main+0xd8>
 80011d0:	480e      	ldr	r0, [pc, #56]	; (800120c <main+0xcc>)
 80011d2:	f000 fd35 	bl	8001c40 <AX12_setMovingSpeed>
    AX12_setPosition(&ax12, 0);
 80011d6:	ed9f 0a11 	vldr	s0, [pc, #68]	; 800121c <main+0xdc>
 80011da:	480c      	ldr	r0, [pc, #48]	; (800120c <main+0xcc>)
 80011dc:	f000 fd04 	bl	8001be8 <AX12_setPosition>
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

#if IT_MODE == 0
	  LIDAR_Main();
 80011e0:	f000 f8c8 	bl	8001374 <LIDAR_Main>
 80011e4:	e7fc      	b.n	80011e0 <main+0xa0>
 80011e6:	bf00      	nop
 80011e8:	200008ac 	.word	0x200008ac
 80011ec:	0800d3f8 	.word	0x0800d3f8
 80011f0:	20000860 	.word	0x20000860
 80011f4:	48000400 	.word	0x48000400
 80011f8:	2000051c 	.word	0x2000051c
 80011fc:	200006bc 	.word	0x200006bc
 8001200:	200004c4 	.word	0x200004c4
 8001204:	20000518 	.word	0x20000518
 8001208:	20000930 	.word	0x20000930
 800120c:	20000510 	.word	0x20000510
 8001210:	42480000 	.word	0x42480000
 8001214:	42dc0000 	.word	0x42dc0000
 8001218:	42e40000 	.word	0x42e40000
 800121c:	00000000 	.word	0x00000000

08001220 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001220:	b580      	push	{r7, lr}
 8001222:	b096      	sub	sp, #88	; 0x58
 8001224:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001226:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800122a:	2228      	movs	r2, #40	; 0x28
 800122c:	2100      	movs	r1, #0
 800122e:	4618      	mov	r0, r3
 8001230:	f009 fab4 	bl	800a79c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001234:	f107 031c 	add.w	r3, r7, #28
 8001238:	2200      	movs	r2, #0
 800123a:	601a      	str	r2, [r3, #0]
 800123c:	605a      	str	r2, [r3, #4]
 800123e:	609a      	str	r2, [r3, #8]
 8001240:	60da      	str	r2, [r3, #12]
 8001242:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001244:	1d3b      	adds	r3, r7, #4
 8001246:	2200      	movs	r2, #0
 8001248:	601a      	str	r2, [r3, #0]
 800124a:	605a      	str	r2, [r3, #4]
 800124c:	609a      	str	r2, [r3, #8]
 800124e:	60da      	str	r2, [r3, #12]
 8001250:	611a      	str	r2, [r3, #16]
 8001252:	615a      	str	r2, [r3, #20]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001254:	2302      	movs	r3, #2
 8001256:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001258:	2301      	movs	r3, #1
 800125a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800125c:	2310      	movs	r3, #16
 800125e:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001260:	2300      	movs	r3, #0
 8001262:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001264:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001268:	4618      	mov	r0, r3
 800126a:	f001 fe93 	bl	8002f94 <HAL_RCC_OscConfig>
 800126e:	4603      	mov	r3, r0
 8001270:	2b00      	cmp	r3, #0
 8001272:	d001      	beq.n	8001278 <SystemClock_Config+0x58>
  {
    Error_Handler();
 8001274:	f000 f924 	bl	80014c0 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001278:	230f      	movs	r3, #15
 800127a:	61fb      	str	r3, [r7, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800127c:	2300      	movs	r3, #0
 800127e:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001280:	2300      	movs	r3, #0
 8001282:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001284:	2300      	movs	r3, #0
 8001286:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001288:	2300      	movs	r3, #0
 800128a:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800128c:	f107 031c 	add.w	r3, r7, #28
 8001290:	2100      	movs	r1, #0
 8001292:	4618      	mov	r0, r3
 8001294:	f002 fd86 	bl	8003da4 <HAL_RCC_ClockConfig>
 8001298:	4603      	mov	r3, r0
 800129a:	2b00      	cmp	r3, #0
 800129c:	d001      	beq.n	80012a2 <SystemClock_Config+0x82>
  {
    Error_Handler();
 800129e:	f000 f90f 	bl	80014c0 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_I2C1;
 80012a2:	2321      	movs	r3, #33	; 0x21
 80012a4:	607b      	str	r3, [r7, #4]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 80012a6:	2300      	movs	r3, #0
 80012a8:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 80012aa:	2300      	movs	r3, #0
 80012ac:	613b      	str	r3, [r7, #16]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80012ae:	1d3b      	adds	r3, r7, #4
 80012b0:	4618      	mov	r0, r3
 80012b2:	f002 ffad 	bl	8004210 <HAL_RCCEx_PeriphCLKConfig>
 80012b6:	4603      	mov	r3, r0
 80012b8:	2b00      	cmp	r3, #0
 80012ba:	d001      	beq.n	80012c0 <SystemClock_Config+0xa0>
  {
    Error_Handler();
 80012bc:	f000 f900 	bl	80014c0 <Error_Handler>
  }
}
 80012c0:	bf00      	nop
 80012c2:	3758      	adds	r7, #88	; 0x58
 80012c4:	46bd      	mov	sp, r7
 80012c6:	bd80      	pop	{r7, pc}

080012c8 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
 80012c8:	b580      	push	{r7, lr}
 80012ca:	b082      	sub	sp, #8
 80012cc:	af00      	add	r7, sp, #0
 80012ce:	4603      	mov	r3, r0
 80012d0:	80fb      	strh	r3, [r7, #6]
	if(GPIO_Pin == GPIO_PIN_3){
 80012d2:	88fb      	ldrh	r3, [r7, #6]
 80012d4:	2b08      	cmp	r3, #8
 80012d6:	d110      	bne.n	80012fa <HAL_GPIO_EXTI_Callback+0x32>
		vl_clear_it_mask(&vl53l0x[1]);
 80012d8:	480a      	ldr	r0, [pc, #40]	; (8001304 <HAL_GPIO_EXTI_Callback+0x3c>)
 80012da:	f7ff fdfc 	bl	8000ed6 <vl_clear_it_mask>
		results[1] = vl_perform_ranging_it(&vl53l0x[1]);
 80012de:	4809      	ldr	r0, [pc, #36]	; (8001304 <HAL_GPIO_EXTI_Callback+0x3c>)
 80012e0:	f7ff fe13 	bl	8000f0a <vl_perform_ranging_it>
 80012e4:	4603      	mov	r3, r0
 80012e6:	461a      	mov	r2, r3
 80012e8:	4b07      	ldr	r3, [pc, #28]	; (8001308 <HAL_GPIO_EXTI_Callback+0x40>)
 80012ea:	805a      	strh	r2, [r3, #2]

		results[0] = vl_perform_ranging(&vl53l0x[0]);
 80012ec:	4807      	ldr	r0, [pc, #28]	; (800130c <HAL_GPIO_EXTI_Callback+0x44>)
 80012ee:	f7ff fdff 	bl	8000ef0 <vl_perform_ranging>
 80012f2:	4603      	mov	r3, r0
 80012f4:	461a      	mov	r2, r3
 80012f6:	4b04      	ldr	r3, [pc, #16]	; (8001308 <HAL_GPIO_EXTI_Callback+0x40>)
 80012f8:	801a      	strh	r2, [r3, #0]
	if(GPIO_Pin == GPIO_PIN_11){
		//vl_clear_it_mask(&vl53l0x[0]);
		//results[0] = vl_perform_ranging_it(&vl53l0x[0]);
	}
	*/
}
 80012fa:	bf00      	nop
 80012fc:	3708      	adds	r7, #8
 80012fe:	46bd      	mov	sp, r7
 8001300:	bd80      	pop	{r7, pc}
 8001302:	bf00      	nop
 8001304:	200006bc 	.word	0x200006bc
 8001308:	20000518 	.word	0x20000518
 800130c:	2000051c 	.word	0x2000051c

08001310 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8001310:	b580      	push	{r7, lr}
 8001312:	b082      	sub	sp, #8
 8001314:	af00      	add	r7, sp, #0
 8001316:	6078      	str	r0, [r7, #4]
	if(htim->Instance == TIM3){
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	681b      	ldr	r3, [r3, #0]
 800131c:	4a11      	ldr	r2, [pc, #68]	; (8001364 <HAL_TIM_PeriodElapsedCallback+0x54>)
 800131e:	4293      	cmp	r3, r2
 8001320:	d11c      	bne.n	800135c <HAL_TIM_PeriodElapsedCallback+0x4c>

		#if AX12_ENABLE
			if(sens == 0){
 8001322:	4b11      	ldr	r3, [pc, #68]	; (8001368 <HAL_TIM_PeriodElapsedCallback+0x58>)
 8001324:	781b      	ldrb	r3, [r3, #0]
 8001326:	2b00      	cmp	r3, #0
 8001328:	d108      	bne.n	800133c <HAL_TIM_PeriodElapsedCallback+0x2c>
				AX12_setPosition(&ax12, LIDAR_POS_MIN);
 800132a:	eeb2 0a04 	vmov.f32	s0, #36	; 0x41200000  10.0
 800132e:	480f      	ldr	r0, [pc, #60]	; (800136c <HAL_TIM_PeriodElapsedCallback+0x5c>)
 8001330:	f000 fc5a 	bl	8001be8 <AX12_setPosition>
				sens = 1;
 8001334:	4b0c      	ldr	r3, [pc, #48]	; (8001368 <HAL_TIM_PeriodElapsedCallback+0x58>)
 8001336:	2201      	movs	r2, #1
 8001338:	701a      	strb	r2, [r3, #0]
				sens = 0;
			}
			else sens = 0;
		#endif
	}
}
 800133a:	e00f      	b.n	800135c <HAL_TIM_PeriodElapsedCallback+0x4c>
			else if(sens == 1){
 800133c:	4b0a      	ldr	r3, [pc, #40]	; (8001368 <HAL_TIM_PeriodElapsedCallback+0x58>)
 800133e:	781b      	ldrb	r3, [r3, #0]
 8001340:	2b01      	cmp	r3, #1
 8001342:	d108      	bne.n	8001356 <HAL_TIM_PeriodElapsedCallback+0x46>
				AX12_setPosition(&ax12, LIDAR_POS_MAX);
 8001344:	ed9f 0a0a 	vldr	s0, [pc, #40]	; 8001370 <HAL_TIM_PeriodElapsedCallback+0x60>
 8001348:	4808      	ldr	r0, [pc, #32]	; (800136c <HAL_TIM_PeriodElapsedCallback+0x5c>)
 800134a:	f000 fc4d 	bl	8001be8 <AX12_setPosition>
				sens = 0;
 800134e:	4b06      	ldr	r3, [pc, #24]	; (8001368 <HAL_TIM_PeriodElapsedCallback+0x58>)
 8001350:	2200      	movs	r2, #0
 8001352:	701a      	strb	r2, [r3, #0]
}
 8001354:	e002      	b.n	800135c <HAL_TIM_PeriodElapsedCallback+0x4c>
			else sens = 0;
 8001356:	4b04      	ldr	r3, [pc, #16]	; (8001368 <HAL_TIM_PeriodElapsedCallback+0x58>)
 8001358:	2200      	movs	r2, #0
 800135a:	701a      	strb	r2, [r3, #0]
}
 800135c:	bf00      	nop
 800135e:	3708      	adds	r7, #8
 8001360:	46bd      	mov	sp, r7
 8001362:	bd80      	pop	{r7, pc}
 8001364:	40000400 	.word	0x40000400
 8001368:	200004b4 	.word	0x200004b4
 800136c:	20000510 	.word	0x20000510
 8001370:	42dc0000 	.word	0x42dc0000

08001374 <LIDAR_Main>:

int LIDAR_Main(){
 8001374:	b580      	push	{r7, lr}
 8001376:	b084      	sub	sp, #16
 8001378:	af00      	add	r7, sp, #0
	for(float k = LIDAR_POS_MIN+LIDAR_STEP; k <= LIDAR_POS_MAX; k += LIDAR_STEP){
 800137a:	4b3b      	ldr	r3, [pc, #236]	; (8001468 <LIDAR_Main+0xf4>)
 800137c:	60fb      	str	r3, [r7, #12]
 800137e:	e02c      	b.n	80013da <LIDAR_Main+0x66>
		for(int i=0; i<NB_OF_SENSORS; i++){
 8001380:	2300      	movs	r3, #0
 8001382:	60bb      	str	r3, [r7, #8]
 8001384:	e012      	b.n	80013ac <LIDAR_Main+0x38>
			//results[i] = (float)vl_perform_ranging(&vl53l0x[i]);
			results[i] = vl_perform_ranging(&vl53l0x[i]);
 8001386:	68bb      	ldr	r3, [r7, #8]
 8001388:	f44f 72d0 	mov.w	r2, #416	; 0x1a0
 800138c:	fb02 f303 	mul.w	r3, r2, r3
 8001390:	4a36      	ldr	r2, [pc, #216]	; (800146c <LIDAR_Main+0xf8>)
 8001392:	4413      	add	r3, r2
 8001394:	4618      	mov	r0, r3
 8001396:	f7ff fdab 	bl	8000ef0 <vl_perform_ranging>
 800139a:	4603      	mov	r3, r0
 800139c:	4619      	mov	r1, r3
 800139e:	4a34      	ldr	r2, [pc, #208]	; (8001470 <LIDAR_Main+0xfc>)
 80013a0:	68bb      	ldr	r3, [r7, #8]
 80013a2:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		for(int i=0; i<NB_OF_SENSORS; i++){
 80013a6:	68bb      	ldr	r3, [r7, #8]
 80013a8:	3301      	adds	r3, #1
 80013aa:	60bb      	str	r3, [r7, #8]
 80013ac:	68bb      	ldr	r3, [r7, #8]
 80013ae:	2b01      	cmp	r3, #1
 80013b0:	dde9      	ble.n	8001386 <LIDAR_Main+0x12>
		}

		LIDAR_SendDatas(k);
 80013b2:	ed97 0a03 	vldr	s0, [r7, #12]
 80013b6:	f000 f863 	bl	8001480 <LIDAR_SendDatas>

		#if AX12_ENABLE
			AX12_setPosition(&ax12, k);
 80013ba:	ed97 0a03 	vldr	s0, [r7, #12]
 80013be:	482d      	ldr	r0, [pc, #180]	; (8001474 <LIDAR_Main+0x100>)
 80013c0:	f000 fc12 	bl	8001be8 <AX12_setPosition>
			HAL_Delay(LIDAR_STEP_WAIT);
 80013c4:	2032      	movs	r0, #50	; 0x32
 80013c6:	f000 fe0b 	bl	8001fe0 <HAL_Delay>
	for(float k = LIDAR_POS_MIN+LIDAR_STEP; k <= LIDAR_POS_MAX; k += LIDAR_STEP){
 80013ca:	edd7 7a03 	vldr	s15, [r7, #12]
 80013ce:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 80013d2:	ee77 7a87 	vadd.f32	s15, s15, s14
 80013d6:	edc7 7a03 	vstr	s15, [r7, #12]
 80013da:	edd7 7a03 	vldr	s15, [r7, #12]
 80013de:	ed9f 7a26 	vldr	s14, [pc, #152]	; 8001478 <LIDAR_Main+0x104>
 80013e2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80013e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80013ea:	d9c9      	bls.n	8001380 <LIDAR_Main+0xc>
		#endif
	}

	for(float k = LIDAR_POS_MAX-LIDAR_STEP; k >= LIDAR_POS_MIN; k -= LIDAR_STEP){
 80013ec:	4b23      	ldr	r3, [pc, #140]	; (800147c <LIDAR_Main+0x108>)
 80013ee:	607b      	str	r3, [r7, #4]
 80013f0:	e02c      	b.n	800144c <LIDAR_Main+0xd8>

		for(int i=0; i<NB_OF_SENSORS; i++){
 80013f2:	2300      	movs	r3, #0
 80013f4:	603b      	str	r3, [r7, #0]
 80013f6:	e012      	b.n	800141e <LIDAR_Main+0xaa>
			//results[i] = (float)vl_perform_ranging(&vl53l0x[i]);
			results[i] = vl_perform_ranging(&vl53l0x[i]);
 80013f8:	683b      	ldr	r3, [r7, #0]
 80013fa:	f44f 72d0 	mov.w	r2, #416	; 0x1a0
 80013fe:	fb02 f303 	mul.w	r3, r2, r3
 8001402:	4a1a      	ldr	r2, [pc, #104]	; (800146c <LIDAR_Main+0xf8>)
 8001404:	4413      	add	r3, r2
 8001406:	4618      	mov	r0, r3
 8001408:	f7ff fd72 	bl	8000ef0 <vl_perform_ranging>
 800140c:	4603      	mov	r3, r0
 800140e:	4619      	mov	r1, r3
 8001410:	4a17      	ldr	r2, [pc, #92]	; (8001470 <LIDAR_Main+0xfc>)
 8001412:	683b      	ldr	r3, [r7, #0]
 8001414:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		for(int i=0; i<NB_OF_SENSORS; i++){
 8001418:	683b      	ldr	r3, [r7, #0]
 800141a:	3301      	adds	r3, #1
 800141c:	603b      	str	r3, [r7, #0]
 800141e:	683b      	ldr	r3, [r7, #0]
 8001420:	2b01      	cmp	r3, #1
 8001422:	dde9      	ble.n	80013f8 <LIDAR_Main+0x84>
		}

		LIDAR_SendDatas(k);
 8001424:	ed97 0a01 	vldr	s0, [r7, #4]
 8001428:	f000 f82a 	bl	8001480 <LIDAR_SendDatas>

		#if AX12_ENABLE
			AX12_setPosition(&ax12, k);
 800142c:	ed97 0a01 	vldr	s0, [r7, #4]
 8001430:	4810      	ldr	r0, [pc, #64]	; (8001474 <LIDAR_Main+0x100>)
 8001432:	f000 fbd9 	bl	8001be8 <AX12_setPosition>
			HAL_Delay(LIDAR_STEP_WAIT);
 8001436:	2032      	movs	r0, #50	; 0x32
 8001438:	f000 fdd2 	bl	8001fe0 <HAL_Delay>
	for(float k = LIDAR_POS_MAX-LIDAR_STEP; k >= LIDAR_POS_MIN; k -= LIDAR_STEP){
 800143c:	edd7 7a01 	vldr	s15, [r7, #4]
 8001440:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8001444:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001448:	edc7 7a01 	vstr	s15, [r7, #4]
 800144c:	edd7 7a01 	vldr	s15, [r7, #4]
 8001450:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8001454:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001458:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800145c:	dac9      	bge.n	80013f2 <LIDAR_Main+0x7e>
	}

	//AX12_setPosition(&ax12, LIDAR_POS_MIN);
	//HAL_Delay(500);

	return 0;
 800145e:	2300      	movs	r3, #0
}
 8001460:	4618      	mov	r0, r3
 8001462:	3710      	adds	r7, #16
 8001464:	46bd      	mov	sp, r7
 8001466:	bd80      	pop	{r7, pc}
 8001468:	41a00000 	.word	0x41a00000
 800146c:	2000051c 	.word	0x2000051c
 8001470:	20000518 	.word	0x20000518
 8001474:	20000510 	.word	0x20000510
 8001478:	42dc0000 	.word	0x42dc0000
 800147c:	42c80000 	.word	0x42c80000

08001480 <LIDAR_SendDatas>:
	AX12_setPosition(&ax12, LIDAR_POS_MAX);

	return 0;
}

int LIDAR_SendDatas(float pos){
 8001480:	b580      	push	{r7, lr}
 8001482:	b082      	sub	sp, #8
 8001484:	af00      	add	r7, sp, #0
 8001486:	ed87 0a01 	vstr	s0, [r7, #4]
	#if NB_OF_SENSORS == 2
			  //printf("%f %f %f\r\n", pos, results[0], results[1]);
			  //printf("%f %f %f\n", pos, results[0], results[1]);
			  //printf("%d %d %d\n", (int)pos, (int)results[0], (int)results[1]);

			  if(results[0] < 400){
 800148a:	4b0a      	ldr	r3, [pc, #40]	; (80014b4 <LIDAR_SendDatas+0x34>)
 800148c:	881b      	ldrh	r3, [r3, #0]
 800148e:	f5b3 7fc8 	cmp.w	r3, #400	; 0x190
 8001492:	d202      	bcs.n	800149a <LIDAR_SendDatas+0x1a>
					  printf("B\n");
 8001494:	4808      	ldr	r0, [pc, #32]	; (80014b8 <LIDAR_SendDatas+0x38>)
 8001496:	f009 fe61 	bl	800b15c <puts>
			  }

			  if(results[1] < 400){
 800149a:	4b06      	ldr	r3, [pc, #24]	; (80014b4 <LIDAR_SendDatas+0x34>)
 800149c:	885b      	ldrh	r3, [r3, #2]
 800149e:	f5b3 7fc8 	cmp.w	r3, #400	; 0x190
 80014a2:	d202      	bcs.n	80014aa <LIDAR_SendDatas+0x2a>
					  printf("F\n");
 80014a4:	4805      	ldr	r0, [pc, #20]	; (80014bc <LIDAR_SendDatas+0x3c>)
 80014a6:	f009 fe59 	bl	800b15c <puts>
			  }
	#endif

	return 0;
 80014aa:	2300      	movs	r3, #0
}
 80014ac:	4618      	mov	r0, r3
 80014ae:	3708      	adds	r7, #8
 80014b0:	46bd      	mov	sp, r7
 80014b2:	bd80      	pop	{r7, pc}
 80014b4:	20000518 	.word	0x20000518
 80014b8:	0800d408 	.word	0x0800d408
 80014bc:	0800d40c 	.word	0x0800d40c

080014c0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80014c0:	b480      	push	{r7}
 80014c2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80014c4:	b672      	cpsid	i
}
 80014c6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80014c8:	e7fe      	b.n	80014c8 <Error_Handler+0x8>
	...

080014cc <RetargetInit>:
#define STDOUT_FILENO 1
#define STDERR_FILENO 2

UART_HandleTypeDef *gHuart;

void RetargetInit(UART_HandleTypeDef *huart) {
 80014cc:	b580      	push	{r7, lr}
 80014ce:	b082      	sub	sp, #8
 80014d0:	af00      	add	r7, sp, #0
 80014d2:	6078      	str	r0, [r7, #4]
  gHuart = huart;
 80014d4:	4a07      	ldr	r2, [pc, #28]	; (80014f4 <RetargetInit+0x28>)
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	6013      	str	r3, [r2, #0]

  /* Disable I/O buffering for STDOUT stream, so that
   * chars are sent out as soon as they are printed. */
  setvbuf(stdout, NULL, _IONBF, 0);
 80014da:	4b07      	ldr	r3, [pc, #28]	; (80014f8 <RetargetInit+0x2c>)
 80014dc:	681b      	ldr	r3, [r3, #0]
 80014de:	6898      	ldr	r0, [r3, #8]
 80014e0:	2300      	movs	r3, #0
 80014e2:	2202      	movs	r2, #2
 80014e4:	2100      	movs	r1, #0
 80014e6:	f009 fe41 	bl	800b16c <setvbuf>
}
 80014ea:	bf00      	nop
 80014ec:	3708      	adds	r7, #8
 80014ee:	46bd      	mov	sp, r7
 80014f0:	bd80      	pop	{r7, pc}
 80014f2:	bf00      	nop
 80014f4:	2000085c 	.word	0x2000085c
 80014f8:	200002c8 	.word	0x200002c8

080014fc <_isatty>:

int _isatty(int fd) {
 80014fc:	b580      	push	{r7, lr}
 80014fe:	b082      	sub	sp, #8
 8001500:	af00      	add	r7, sp, #0
 8001502:	6078      	str	r0, [r7, #4]
  if (fd >= STDIN_FILENO && fd <= STDERR_FILENO)
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	2b00      	cmp	r3, #0
 8001508:	db04      	blt.n	8001514 <_isatty+0x18>
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	2b02      	cmp	r3, #2
 800150e:	dc01      	bgt.n	8001514 <_isatty+0x18>
    return 1;
 8001510:	2301      	movs	r3, #1
 8001512:	e005      	b.n	8001520 <_isatty+0x24>

  errno = EBADF;
 8001514:	f009 f90a 	bl	800a72c <__errno>
 8001518:	4603      	mov	r3, r0
 800151a:	2209      	movs	r2, #9
 800151c:	601a      	str	r2, [r3, #0]
  return 0;
 800151e:	2300      	movs	r3, #0
}
 8001520:	4618      	mov	r0, r3
 8001522:	3708      	adds	r7, #8
 8001524:	46bd      	mov	sp, r7
 8001526:	bd80      	pop	{r7, pc}

08001528 <_write>:

int _write(int fd, char* ptr, int len) {
 8001528:	b580      	push	{r7, lr}
 800152a:	b086      	sub	sp, #24
 800152c:	af00      	add	r7, sp, #0
 800152e:	60f8      	str	r0, [r7, #12]
 8001530:	60b9      	str	r1, [r7, #8]
 8001532:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef hstatus;

  if (fd == STDOUT_FILENO || fd == STDERR_FILENO) {
 8001534:	68fb      	ldr	r3, [r7, #12]
 8001536:	2b01      	cmp	r3, #1
 8001538:	d002      	beq.n	8001540 <_write+0x18>
 800153a:	68fb      	ldr	r3, [r7, #12]
 800153c:	2b02      	cmp	r3, #2
 800153e:	d111      	bne.n	8001564 <_write+0x3c>
    hstatus = HAL_UART_Transmit(gHuart, (uint8_t *) ptr, len, HAL_MAX_DELAY);
 8001540:	4b0e      	ldr	r3, [pc, #56]	; (800157c <_write+0x54>)
 8001542:	6818      	ldr	r0, [r3, #0]
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	b29a      	uxth	r2, r3
 8001548:	f04f 33ff 	mov.w	r3, #4294967295
 800154c:	68b9      	ldr	r1, [r7, #8]
 800154e:	f003 fc8b 	bl	8004e68 <HAL_UART_Transmit>
 8001552:	4603      	mov	r3, r0
 8001554:	75fb      	strb	r3, [r7, #23]
    if (hstatus == HAL_OK)
 8001556:	7dfb      	ldrb	r3, [r7, #23]
 8001558:	2b00      	cmp	r3, #0
 800155a:	d101      	bne.n	8001560 <_write+0x38>
      return len;
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	e008      	b.n	8001572 <_write+0x4a>
    else
      return EIO;
 8001560:	2305      	movs	r3, #5
 8001562:	e006      	b.n	8001572 <_write+0x4a>
  }
  errno = EBADF;
 8001564:	f009 f8e2 	bl	800a72c <__errno>
 8001568:	4603      	mov	r3, r0
 800156a:	2209      	movs	r2, #9
 800156c:	601a      	str	r2, [r3, #0]
  return -1;
 800156e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001572:	4618      	mov	r0, r3
 8001574:	3718      	adds	r7, #24
 8001576:	46bd      	mov	sp, r7
 8001578:	bd80      	pop	{r7, pc}
 800157a:	bf00      	nop
 800157c:	2000085c 	.word	0x2000085c

08001580 <_close>:

int _close(int fd) {
 8001580:	b580      	push	{r7, lr}
 8001582:	b082      	sub	sp, #8
 8001584:	af00      	add	r7, sp, #0
 8001586:	6078      	str	r0, [r7, #4]
  if (fd >= STDIN_FILENO && fd <= STDERR_FILENO)
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	2b00      	cmp	r3, #0
 800158c:	db04      	blt.n	8001598 <_close+0x18>
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	2b02      	cmp	r3, #2
 8001592:	dc01      	bgt.n	8001598 <_close+0x18>
    return 0;
 8001594:	2300      	movs	r3, #0
 8001596:	e006      	b.n	80015a6 <_close+0x26>

  errno = EBADF;
 8001598:	f009 f8c8 	bl	800a72c <__errno>
 800159c:	4603      	mov	r3, r0
 800159e:	2209      	movs	r2, #9
 80015a0:	601a      	str	r2, [r3, #0]
  return -1;
 80015a2:	f04f 33ff 	mov.w	r3, #4294967295
}
 80015a6:	4618      	mov	r0, r3
 80015a8:	3708      	adds	r7, #8
 80015aa:	46bd      	mov	sp, r7
 80015ac:	bd80      	pop	{r7, pc}

080015ae <_lseek>:

int _lseek(int fd, int ptr, int dir) {
 80015ae:	b580      	push	{r7, lr}
 80015b0:	b084      	sub	sp, #16
 80015b2:	af00      	add	r7, sp, #0
 80015b4:	60f8      	str	r0, [r7, #12]
 80015b6:	60b9      	str	r1, [r7, #8]
 80015b8:	607a      	str	r2, [r7, #4]
  (void) fd;
  (void) ptr;
  (void) dir;

  errno = EBADF;
 80015ba:	f009 f8b7 	bl	800a72c <__errno>
 80015be:	4603      	mov	r3, r0
 80015c0:	2209      	movs	r2, #9
 80015c2:	601a      	str	r2, [r3, #0]
  return -1;
 80015c4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80015c8:	4618      	mov	r0, r3
 80015ca:	3710      	adds	r7, #16
 80015cc:	46bd      	mov	sp, r7
 80015ce:	bd80      	pop	{r7, pc}

080015d0 <_read>:

int _read(int fd, char* ptr, int len) {
 80015d0:	b580      	push	{r7, lr}
 80015d2:	b086      	sub	sp, #24
 80015d4:	af00      	add	r7, sp, #0
 80015d6:	60f8      	str	r0, [r7, #12]
 80015d8:	60b9      	str	r1, [r7, #8]
 80015da:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef hstatus;

  if (fd == STDIN_FILENO) {
 80015dc:	68fb      	ldr	r3, [r7, #12]
 80015de:	2b00      	cmp	r3, #0
 80015e0:	d110      	bne.n	8001604 <_read+0x34>
    hstatus = HAL_UART_Receive(gHuart, (uint8_t *) ptr, 1, HAL_MAX_DELAY);
 80015e2:	4b0e      	ldr	r3, [pc, #56]	; (800161c <_read+0x4c>)
 80015e4:	6818      	ldr	r0, [r3, #0]
 80015e6:	f04f 33ff 	mov.w	r3, #4294967295
 80015ea:	2201      	movs	r2, #1
 80015ec:	68b9      	ldr	r1, [r7, #8]
 80015ee:	f003 fccf 	bl	8004f90 <HAL_UART_Receive>
 80015f2:	4603      	mov	r3, r0
 80015f4:	75fb      	strb	r3, [r7, #23]
    if (hstatus == HAL_OK)
 80015f6:	7dfb      	ldrb	r3, [r7, #23]
 80015f8:	2b00      	cmp	r3, #0
 80015fa:	d101      	bne.n	8001600 <_read+0x30>
      return 1;
 80015fc:	2301      	movs	r3, #1
 80015fe:	e008      	b.n	8001612 <_read+0x42>
    else
      return EIO;
 8001600:	2305      	movs	r3, #5
 8001602:	e006      	b.n	8001612 <_read+0x42>
  }
  errno = EBADF;
 8001604:	f009 f892 	bl	800a72c <__errno>
 8001608:	4603      	mov	r3, r0
 800160a:	2209      	movs	r2, #9
 800160c:	601a      	str	r2, [r3, #0]
  return -1;
 800160e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001612:	4618      	mov	r0, r3
 8001614:	3718      	adds	r7, #24
 8001616:	46bd      	mov	sp, r7
 8001618:	bd80      	pop	{r7, pc}
 800161a:	bf00      	nop
 800161c:	2000085c 	.word	0x2000085c

08001620 <_fstat>:

int _fstat(int fd, struct stat* st) {
 8001620:	b580      	push	{r7, lr}
 8001622:	b082      	sub	sp, #8
 8001624:	af00      	add	r7, sp, #0
 8001626:	6078      	str	r0, [r7, #4]
 8001628:	6039      	str	r1, [r7, #0]
  if (fd >= STDIN_FILENO && fd <= STDERR_FILENO) {
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	2b00      	cmp	r3, #0
 800162e:	db08      	blt.n	8001642 <_fstat+0x22>
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	2b02      	cmp	r3, #2
 8001634:	dc05      	bgt.n	8001642 <_fstat+0x22>
    st->st_mode = S_IFCHR;
 8001636:	683b      	ldr	r3, [r7, #0]
 8001638:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800163c:	605a      	str	r2, [r3, #4]
    return 0;
 800163e:	2300      	movs	r3, #0
 8001640:	e005      	b.n	800164e <_fstat+0x2e>
  }

  errno = EBADF;
 8001642:	f009 f873 	bl	800a72c <__errno>
 8001646:	4603      	mov	r3, r0
 8001648:	2209      	movs	r2, #9
 800164a:	601a      	str	r2, [r3, #0]
  return 0;
 800164c:	2300      	movs	r3, #0
}
 800164e:	4618      	mov	r0, r3
 8001650:	3708      	adds	r7, #8
 8001652:	46bd      	mov	sp, r7
 8001654:	bd80      	pop	{r7, pc}
	...

08001658 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001658:	b480      	push	{r7}
 800165a:	b083      	sub	sp, #12
 800165c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800165e:	4b0f      	ldr	r3, [pc, #60]	; (800169c <HAL_MspInit+0x44>)
 8001660:	699b      	ldr	r3, [r3, #24]
 8001662:	4a0e      	ldr	r2, [pc, #56]	; (800169c <HAL_MspInit+0x44>)
 8001664:	f043 0301 	orr.w	r3, r3, #1
 8001668:	6193      	str	r3, [r2, #24]
 800166a:	4b0c      	ldr	r3, [pc, #48]	; (800169c <HAL_MspInit+0x44>)
 800166c:	699b      	ldr	r3, [r3, #24]
 800166e:	f003 0301 	and.w	r3, r3, #1
 8001672:	607b      	str	r3, [r7, #4]
 8001674:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001676:	4b09      	ldr	r3, [pc, #36]	; (800169c <HAL_MspInit+0x44>)
 8001678:	69db      	ldr	r3, [r3, #28]
 800167a:	4a08      	ldr	r2, [pc, #32]	; (800169c <HAL_MspInit+0x44>)
 800167c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001680:	61d3      	str	r3, [r2, #28]
 8001682:	4b06      	ldr	r3, [pc, #24]	; (800169c <HAL_MspInit+0x44>)
 8001684:	69db      	ldr	r3, [r3, #28]
 8001686:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800168a:	603b      	str	r3, [r7, #0]
 800168c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800168e:	bf00      	nop
 8001690:	370c      	adds	r7, #12
 8001692:	46bd      	mov	sp, r7
 8001694:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001698:	4770      	bx	lr
 800169a:	bf00      	nop
 800169c:	40021000 	.word	0x40021000

080016a0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80016a0:	b480      	push	{r7}
 80016a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80016a4:	e7fe      	b.n	80016a4 <NMI_Handler+0x4>

080016a6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80016a6:	b480      	push	{r7}
 80016a8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80016aa:	e7fe      	b.n	80016aa <HardFault_Handler+0x4>

080016ac <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80016ac:	b480      	push	{r7}
 80016ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80016b0:	e7fe      	b.n	80016b0 <MemManage_Handler+0x4>

080016b2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80016b2:	b480      	push	{r7}
 80016b4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80016b6:	e7fe      	b.n	80016b6 <BusFault_Handler+0x4>

080016b8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80016b8:	b480      	push	{r7}
 80016ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80016bc:	e7fe      	b.n	80016bc <UsageFault_Handler+0x4>

080016be <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80016be:	b480      	push	{r7}
 80016c0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80016c2:	bf00      	nop
 80016c4:	46bd      	mov	sp, r7
 80016c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ca:	4770      	bx	lr

080016cc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80016cc:	b480      	push	{r7}
 80016ce:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80016d0:	bf00      	nop
 80016d2:	46bd      	mov	sp, r7
 80016d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016d8:	4770      	bx	lr

080016da <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80016da:	b480      	push	{r7}
 80016dc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80016de:	bf00      	nop
 80016e0:	46bd      	mov	sp, r7
 80016e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016e6:	4770      	bx	lr

080016e8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80016e8:	b580      	push	{r7, lr}
 80016ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80016ec:	f000 fc58 	bl	8001fa0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80016f0:	bf00      	nop
 80016f2:	bd80      	pop	{r7, pc}

080016f4 <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line 3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 80016f4:	b580      	push	{r7, lr}
 80016f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */
	//vl_clear_it_mask(&vl53l0x[1]);
	//results[1] = vl_perform_ranging_it(&vl53l0x[1]);
	//printf("Sensor 1 : %d\r\n", vl_perform_ranging_it(&vl53l0x[1]));
  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_3);
 80016f8:	2008      	movs	r0, #8
 80016fa:	f000 ff31 	bl	8002560 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 80016fe:	bf00      	nop
 8001700:	bd80      	pop	{r7, pc}
	...

08001704 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8001704:	b580      	push	{r7, lr}
 8001706:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8001708:	4802      	ldr	r0, [pc, #8]	; (8001714 <TIM3_IRQHandler+0x10>)
 800170a:	f002 ff5b 	bl	80045c4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 800170e:	bf00      	nop
 8001710:	bd80      	pop	{r7, pc}
 8001712:	bf00      	nop
 8001714:	20000860 	.word	0x20000860

08001718 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001718:	b580      	push	{r7, lr}
 800171a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */
	//vl_clear_it_mask(&vl53l0x[0]);
	//results[0] = vl_perform_ranging_it(&vl53l0x[0]);
	//printf("Sensor 2 : %d\r\n", vl_perform_ranging_it(&vl53l0x[0]));
  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_11);
 800171c:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8001720:	f000 ff1e 	bl	8002560 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001724:	bf00      	nop
 8001726:	bd80      	pop	{r7, pc}

08001728 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001728:	b580      	push	{r7, lr}
 800172a:	b086      	sub	sp, #24
 800172c:	af00      	add	r7, sp, #0
 800172e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001730:	4a14      	ldr	r2, [pc, #80]	; (8001784 <_sbrk+0x5c>)
 8001732:	4b15      	ldr	r3, [pc, #84]	; (8001788 <_sbrk+0x60>)
 8001734:	1ad3      	subs	r3, r2, r3
 8001736:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001738:	697b      	ldr	r3, [r7, #20]
 800173a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800173c:	4b13      	ldr	r3, [pc, #76]	; (800178c <_sbrk+0x64>)
 800173e:	681b      	ldr	r3, [r3, #0]
 8001740:	2b00      	cmp	r3, #0
 8001742:	d102      	bne.n	800174a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001744:	4b11      	ldr	r3, [pc, #68]	; (800178c <_sbrk+0x64>)
 8001746:	4a12      	ldr	r2, [pc, #72]	; (8001790 <_sbrk+0x68>)
 8001748:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800174a:	4b10      	ldr	r3, [pc, #64]	; (800178c <_sbrk+0x64>)
 800174c:	681a      	ldr	r2, [r3, #0]
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	4413      	add	r3, r2
 8001752:	693a      	ldr	r2, [r7, #16]
 8001754:	429a      	cmp	r2, r3
 8001756:	d207      	bcs.n	8001768 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001758:	f008 ffe8 	bl	800a72c <__errno>
 800175c:	4603      	mov	r3, r0
 800175e:	220c      	movs	r2, #12
 8001760:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001762:	f04f 33ff 	mov.w	r3, #4294967295
 8001766:	e009      	b.n	800177c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001768:	4b08      	ldr	r3, [pc, #32]	; (800178c <_sbrk+0x64>)
 800176a:	681b      	ldr	r3, [r3, #0]
 800176c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800176e:	4b07      	ldr	r3, [pc, #28]	; (800178c <_sbrk+0x64>)
 8001770:	681a      	ldr	r2, [r3, #0]
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	4413      	add	r3, r2
 8001776:	4a05      	ldr	r2, [pc, #20]	; (800178c <_sbrk+0x64>)
 8001778:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800177a:	68fb      	ldr	r3, [r7, #12]
}
 800177c:	4618      	mov	r0, r3
 800177e:	3718      	adds	r7, #24
 8001780:	46bd      	mov	sp, r7
 8001782:	bd80      	pop	{r7, pc}
 8001784:	20003000 	.word	0x20003000
 8001788:	00000400 	.word	0x00000400
 800178c:	200004b8 	.word	0x200004b8
 8001790:	20000a08 	.word	0x20000a08

08001794 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001794:	b480      	push	{r7}
 8001796:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001798:	4b06      	ldr	r3, [pc, #24]	; (80017b4 <SystemInit+0x20>)
 800179a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800179e:	4a05      	ldr	r2, [pc, #20]	; (80017b4 <SystemInit+0x20>)
 80017a0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80017a4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80017a8:	bf00      	nop
 80017aa:	46bd      	mov	sp, r7
 80017ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017b0:	4770      	bx	lr
 80017b2:	bf00      	nop
 80017b4:	e000ed00 	.word	0xe000ed00

080017b8 <MX_TIM3_Init>:

TIM_HandleTypeDef htim3;

/* TIM3 init function */
void MX_TIM3_Init(void)
{
 80017b8:	b580      	push	{r7, lr}
 80017ba:	b088      	sub	sp, #32
 80017bc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80017be:	f107 0310 	add.w	r3, r7, #16
 80017c2:	2200      	movs	r2, #0
 80017c4:	601a      	str	r2, [r3, #0]
 80017c6:	605a      	str	r2, [r3, #4]
 80017c8:	609a      	str	r2, [r3, #8]
 80017ca:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80017cc:	1d3b      	adds	r3, r7, #4
 80017ce:	2200      	movs	r2, #0
 80017d0:	601a      	str	r2, [r3, #0]
 80017d2:	605a      	str	r2, [r3, #4]
 80017d4:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80017d6:	4b1e      	ldr	r3, [pc, #120]	; (8001850 <MX_TIM3_Init+0x98>)
 80017d8:	4a1e      	ldr	r2, [pc, #120]	; (8001854 <MX_TIM3_Init+0x9c>)
 80017da:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 4000;
 80017dc:	4b1c      	ldr	r3, [pc, #112]	; (8001850 <MX_TIM3_Init+0x98>)
 80017de:	f44f 627a 	mov.w	r2, #4000	; 0xfa0
 80017e2:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80017e4:	4b1a      	ldr	r3, [pc, #104]	; (8001850 <MX_TIM3_Init+0x98>)
 80017e6:	2200      	movs	r2, #0
 80017e8:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 1000;
 80017ea:	4b19      	ldr	r3, [pc, #100]	; (8001850 <MX_TIM3_Init+0x98>)
 80017ec:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80017f0:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80017f2:	4b17      	ldr	r3, [pc, #92]	; (8001850 <MX_TIM3_Init+0x98>)
 80017f4:	2200      	movs	r2, #0
 80017f6:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80017f8:	4b15      	ldr	r3, [pc, #84]	; (8001850 <MX_TIM3_Init+0x98>)
 80017fa:	2200      	movs	r2, #0
 80017fc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80017fe:	4814      	ldr	r0, [pc, #80]	; (8001850 <MX_TIM3_Init+0x98>)
 8001800:	f002 fe2c 	bl	800445c <HAL_TIM_Base_Init>
 8001804:	4603      	mov	r3, r0
 8001806:	2b00      	cmp	r3, #0
 8001808:	d001      	beq.n	800180e <MX_TIM3_Init+0x56>
  {
    Error_Handler();
 800180a:	f7ff fe59 	bl	80014c0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800180e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001812:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001814:	f107 0310 	add.w	r3, r7, #16
 8001818:	4619      	mov	r1, r3
 800181a:	480d      	ldr	r0, [pc, #52]	; (8001850 <MX_TIM3_Init+0x98>)
 800181c:	f002 fff1 	bl	8004802 <HAL_TIM_ConfigClockSource>
 8001820:	4603      	mov	r3, r0
 8001822:	2b00      	cmp	r3, #0
 8001824:	d001      	beq.n	800182a <MX_TIM3_Init+0x72>
  {
    Error_Handler();
 8001826:	f7ff fe4b 	bl	80014c0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800182a:	2300      	movs	r3, #0
 800182c:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800182e:	2300      	movs	r3, #0
 8001830:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001832:	1d3b      	adds	r3, r7, #4
 8001834:	4619      	mov	r1, r3
 8001836:	4806      	ldr	r0, [pc, #24]	; (8001850 <MX_TIM3_Init+0x98>)
 8001838:	f003 f9e6 	bl	8004c08 <HAL_TIMEx_MasterConfigSynchronization>
 800183c:	4603      	mov	r3, r0
 800183e:	2b00      	cmp	r3, #0
 8001840:	d001      	beq.n	8001846 <MX_TIM3_Init+0x8e>
  {
    Error_Handler();
 8001842:	f7ff fe3d 	bl	80014c0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001846:	bf00      	nop
 8001848:	3720      	adds	r7, #32
 800184a:	46bd      	mov	sp, r7
 800184c:	bd80      	pop	{r7, pc}
 800184e:	bf00      	nop
 8001850:	20000860 	.word	0x20000860
 8001854:	40000400 	.word	0x40000400

08001858 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001858:	b580      	push	{r7, lr}
 800185a:	b084      	sub	sp, #16
 800185c:	af00      	add	r7, sp, #0
 800185e:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM3)
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	681b      	ldr	r3, [r3, #0]
 8001864:	4a0d      	ldr	r2, [pc, #52]	; (800189c <HAL_TIM_Base_MspInit+0x44>)
 8001866:	4293      	cmp	r3, r2
 8001868:	d113      	bne.n	8001892 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 800186a:	4b0d      	ldr	r3, [pc, #52]	; (80018a0 <HAL_TIM_Base_MspInit+0x48>)
 800186c:	69db      	ldr	r3, [r3, #28]
 800186e:	4a0c      	ldr	r2, [pc, #48]	; (80018a0 <HAL_TIM_Base_MspInit+0x48>)
 8001870:	f043 0302 	orr.w	r3, r3, #2
 8001874:	61d3      	str	r3, [r2, #28]
 8001876:	4b0a      	ldr	r3, [pc, #40]	; (80018a0 <HAL_TIM_Base_MspInit+0x48>)
 8001878:	69db      	ldr	r3, [r3, #28]
 800187a:	f003 0302 	and.w	r3, r3, #2
 800187e:	60fb      	str	r3, [r7, #12]
 8001880:	68fb      	ldr	r3, [r7, #12]

    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 1, 0);
 8001882:	2200      	movs	r2, #0
 8001884:	2101      	movs	r1, #1
 8001886:	201d      	movs	r0, #29
 8001888:	f000 fca9 	bl	80021de <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 800188c:	201d      	movs	r0, #29
 800188e:	f000 fcc2 	bl	8002216 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8001892:	bf00      	nop
 8001894:	3710      	adds	r7, #16
 8001896:	46bd      	mov	sp, r7
 8001898:	bd80      	pop	{r7, pc}
 800189a:	bf00      	nop
 800189c:	40000400 	.word	0x40000400
 80018a0:	40021000 	.word	0x40021000

080018a4 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart2;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 80018a4:	b580      	push	{r7, lr}
 80018a6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80018a8:	4b14      	ldr	r3, [pc, #80]	; (80018fc <MX_USART1_UART_Init+0x58>)
 80018aa:	4a15      	ldr	r2, [pc, #84]	; (8001900 <MX_USART1_UART_Init+0x5c>)
 80018ac:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80018ae:	4b13      	ldr	r3, [pc, #76]	; (80018fc <MX_USART1_UART_Init+0x58>)
 80018b0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80018b4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80018b6:	4b11      	ldr	r3, [pc, #68]	; (80018fc <MX_USART1_UART_Init+0x58>)
 80018b8:	2200      	movs	r2, #0
 80018ba:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80018bc:	4b0f      	ldr	r3, [pc, #60]	; (80018fc <MX_USART1_UART_Init+0x58>)
 80018be:	2200      	movs	r2, #0
 80018c0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80018c2:	4b0e      	ldr	r3, [pc, #56]	; (80018fc <MX_USART1_UART_Init+0x58>)
 80018c4:	2200      	movs	r2, #0
 80018c6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80018c8:	4b0c      	ldr	r3, [pc, #48]	; (80018fc <MX_USART1_UART_Init+0x58>)
 80018ca:	220c      	movs	r2, #12
 80018cc:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80018ce:	4b0b      	ldr	r3, [pc, #44]	; (80018fc <MX_USART1_UART_Init+0x58>)
 80018d0:	2200      	movs	r2, #0
 80018d2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80018d4:	4b09      	ldr	r3, [pc, #36]	; (80018fc <MX_USART1_UART_Init+0x58>)
 80018d6:	2200      	movs	r2, #0
 80018d8:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80018da:	4b08      	ldr	r3, [pc, #32]	; (80018fc <MX_USART1_UART_Init+0x58>)
 80018dc:	2200      	movs	r2, #0
 80018de:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80018e0:	4b06      	ldr	r3, [pc, #24]	; (80018fc <MX_USART1_UART_Init+0x58>)
 80018e2:	2200      	movs	r2, #0
 80018e4:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80018e6:	4805      	ldr	r0, [pc, #20]	; (80018fc <MX_USART1_UART_Init+0x58>)
 80018e8:	f003 fa1a 	bl	8004d20 <HAL_UART_Init>
 80018ec:	4603      	mov	r3, r0
 80018ee:	2b00      	cmp	r3, #0
 80018f0:	d001      	beq.n	80018f6 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 80018f2:	f7ff fde5 	bl	80014c0 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80018f6:	bf00      	nop
 80018f8:	bd80      	pop	{r7, pc}
 80018fa:	bf00      	nop
 80018fc:	200008ac 	.word	0x200008ac
 8001900:	40013800 	.word	0x40013800

08001904 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001904:	b580      	push	{r7, lr}
 8001906:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001908:	4b13      	ldr	r3, [pc, #76]	; (8001958 <MX_USART2_UART_Init+0x54>)
 800190a:	4a14      	ldr	r2, [pc, #80]	; (800195c <MX_USART2_UART_Init+0x58>)
 800190c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 250000;
 800190e:	4b12      	ldr	r3, [pc, #72]	; (8001958 <MX_USART2_UART_Init+0x54>)
 8001910:	4a13      	ldr	r2, [pc, #76]	; (8001960 <MX_USART2_UART_Init+0x5c>)
 8001912:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001914:	4b10      	ldr	r3, [pc, #64]	; (8001958 <MX_USART2_UART_Init+0x54>)
 8001916:	2200      	movs	r2, #0
 8001918:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800191a:	4b0f      	ldr	r3, [pc, #60]	; (8001958 <MX_USART2_UART_Init+0x54>)
 800191c:	2200      	movs	r2, #0
 800191e:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001920:	4b0d      	ldr	r3, [pc, #52]	; (8001958 <MX_USART2_UART_Init+0x54>)
 8001922:	2200      	movs	r2, #0
 8001924:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001926:	4b0c      	ldr	r3, [pc, #48]	; (8001958 <MX_USART2_UART_Init+0x54>)
 8001928:	220c      	movs	r2, #12
 800192a:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800192c:	4b0a      	ldr	r3, [pc, #40]	; (8001958 <MX_USART2_UART_Init+0x54>)
 800192e:	2200      	movs	r2, #0
 8001930:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001932:	4b09      	ldr	r3, [pc, #36]	; (8001958 <MX_USART2_UART_Init+0x54>)
 8001934:	2200      	movs	r2, #0
 8001936:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001938:	4b07      	ldr	r3, [pc, #28]	; (8001958 <MX_USART2_UART_Init+0x54>)
 800193a:	2200      	movs	r2, #0
 800193c:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800193e:	4b06      	ldr	r3, [pc, #24]	; (8001958 <MX_USART2_UART_Init+0x54>)
 8001940:	2200      	movs	r2, #0
 8001942:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_HalfDuplex_Init(&huart2) != HAL_OK)
 8001944:	4804      	ldr	r0, [pc, #16]	; (8001958 <MX_USART2_UART_Init+0x54>)
 8001946:	f003 fa39 	bl	8004dbc <HAL_HalfDuplex_Init>
 800194a:	4603      	mov	r3, r0
 800194c:	2b00      	cmp	r3, #0
 800194e:	d001      	beq.n	8001954 <MX_USART2_UART_Init+0x50>
  {
    Error_Handler();
 8001950:	f7ff fdb6 	bl	80014c0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001954:	bf00      	nop
 8001956:	bd80      	pop	{r7, pc}
 8001958:	20000930 	.word	0x20000930
 800195c:	40004400 	.word	0x40004400
 8001960:	0003d090 	.word	0x0003d090

08001964 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001964:	b580      	push	{r7, lr}
 8001966:	b08c      	sub	sp, #48	; 0x30
 8001968:	af00      	add	r7, sp, #0
 800196a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800196c:	f107 031c 	add.w	r3, r7, #28
 8001970:	2200      	movs	r2, #0
 8001972:	601a      	str	r2, [r3, #0]
 8001974:	605a      	str	r2, [r3, #4]
 8001976:	609a      	str	r2, [r3, #8]
 8001978:	60da      	str	r2, [r3, #12]
 800197a:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	681b      	ldr	r3, [r3, #0]
 8001980:	4a38      	ldr	r2, [pc, #224]	; (8001a64 <HAL_UART_MspInit+0x100>)
 8001982:	4293      	cmp	r3, r2
 8001984:	d12a      	bne.n	80019dc <HAL_UART_MspInit+0x78>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001986:	4b38      	ldr	r3, [pc, #224]	; (8001a68 <HAL_UART_MspInit+0x104>)
 8001988:	699b      	ldr	r3, [r3, #24]
 800198a:	4a37      	ldr	r2, [pc, #220]	; (8001a68 <HAL_UART_MspInit+0x104>)
 800198c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001990:	6193      	str	r3, [r2, #24]
 8001992:	4b35      	ldr	r3, [pc, #212]	; (8001a68 <HAL_UART_MspInit+0x104>)
 8001994:	699b      	ldr	r3, [r3, #24]
 8001996:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800199a:	61bb      	str	r3, [r7, #24]
 800199c:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800199e:	4b32      	ldr	r3, [pc, #200]	; (8001a68 <HAL_UART_MspInit+0x104>)
 80019a0:	695b      	ldr	r3, [r3, #20]
 80019a2:	4a31      	ldr	r2, [pc, #196]	; (8001a68 <HAL_UART_MspInit+0x104>)
 80019a4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80019a8:	6153      	str	r3, [r2, #20]
 80019aa:	4b2f      	ldr	r3, [pc, #188]	; (8001a68 <HAL_UART_MspInit+0x104>)
 80019ac:	695b      	ldr	r3, [r3, #20]
 80019ae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80019b2:	617b      	str	r3, [r7, #20]
 80019b4:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80019b6:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 80019ba:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019bc:	2302      	movs	r3, #2
 80019be:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019c0:	2300      	movs	r3, #0
 80019c2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80019c4:	2303      	movs	r3, #3
 80019c6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80019c8:	2307      	movs	r3, #7
 80019ca:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80019cc:	f107 031c 	add.w	r3, r7, #28
 80019d0:	4619      	mov	r1, r3
 80019d2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80019d6:	f000 fc39 	bl	800224c <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 80019da:	e03f      	b.n	8001a5c <HAL_UART_MspInit+0xf8>
  else if(uartHandle->Instance==USART2)
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	681b      	ldr	r3, [r3, #0]
 80019e0:	4a22      	ldr	r2, [pc, #136]	; (8001a6c <HAL_UART_MspInit+0x108>)
 80019e2:	4293      	cmp	r3, r2
 80019e4:	d13a      	bne.n	8001a5c <HAL_UART_MspInit+0xf8>
    __HAL_RCC_USART2_CLK_ENABLE();
 80019e6:	4b20      	ldr	r3, [pc, #128]	; (8001a68 <HAL_UART_MspInit+0x104>)
 80019e8:	69db      	ldr	r3, [r3, #28]
 80019ea:	4a1f      	ldr	r2, [pc, #124]	; (8001a68 <HAL_UART_MspInit+0x104>)
 80019ec:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80019f0:	61d3      	str	r3, [r2, #28]
 80019f2:	4b1d      	ldr	r3, [pc, #116]	; (8001a68 <HAL_UART_MspInit+0x104>)
 80019f4:	69db      	ldr	r3, [r3, #28]
 80019f6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80019fa:	613b      	str	r3, [r7, #16]
 80019fc:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80019fe:	4b1a      	ldr	r3, [pc, #104]	; (8001a68 <HAL_UART_MspInit+0x104>)
 8001a00:	695b      	ldr	r3, [r3, #20]
 8001a02:	4a19      	ldr	r2, [pc, #100]	; (8001a68 <HAL_UART_MspInit+0x104>)
 8001a04:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001a08:	6153      	str	r3, [r2, #20]
 8001a0a:	4b17      	ldr	r3, [pc, #92]	; (8001a68 <HAL_UART_MspInit+0x104>)
 8001a0c:	695b      	ldr	r3, [r3, #20]
 8001a0e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a12:	60fb      	str	r3, [r7, #12]
 8001a14:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = VCP_TX_Pin;
 8001a16:	2304      	movs	r3, #4
 8001a18:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001a1a:	2312      	movs	r3, #18
 8001a1c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a1e:	2300      	movs	r3, #0
 8001a20:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001a22:	2303      	movs	r3, #3
 8001a24:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001a26:	2307      	movs	r3, #7
 8001a28:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(VCP_TX_GPIO_Port, &GPIO_InitStruct);
 8001a2a:	f107 031c 	add.w	r3, r7, #28
 8001a2e:	4619      	mov	r1, r3
 8001a30:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001a34:	f000 fc0a 	bl	800224c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = VCP_RX_Pin;
 8001a38:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001a3c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a3e:	2302      	movs	r3, #2
 8001a40:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a42:	2300      	movs	r3, #0
 8001a44:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001a46:	2303      	movs	r3, #3
 8001a48:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001a4a:	2307      	movs	r3, #7
 8001a4c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(VCP_RX_GPIO_Port, &GPIO_InitStruct);
 8001a4e:	f107 031c 	add.w	r3, r7, #28
 8001a52:	4619      	mov	r1, r3
 8001a54:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001a58:	f000 fbf8 	bl	800224c <HAL_GPIO_Init>
}
 8001a5c:	bf00      	nop
 8001a5e:	3730      	adds	r7, #48	; 0x30
 8001a60:	46bd      	mov	sp, r7
 8001a62:	bd80      	pop	{r7, pc}
 8001a64:	40013800 	.word	0x40013800
 8001a68:	40021000 	.word	0x40021000
 8001a6c:	40004400 	.word	0x40004400

08001a70 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001a70:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001aa8 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001a74:	480d      	ldr	r0, [pc, #52]	; (8001aac <LoopForever+0x6>)
  ldr r1, =_edata
 8001a76:	490e      	ldr	r1, [pc, #56]	; (8001ab0 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001a78:	4a0e      	ldr	r2, [pc, #56]	; (8001ab4 <LoopForever+0xe>)
  movs r3, #0
 8001a7a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001a7c:	e002      	b.n	8001a84 <LoopCopyDataInit>

08001a7e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001a7e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001a80:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001a82:	3304      	adds	r3, #4

08001a84 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001a84:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001a86:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001a88:	d3f9      	bcc.n	8001a7e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001a8a:	4a0b      	ldr	r2, [pc, #44]	; (8001ab8 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001a8c:	4c0b      	ldr	r4, [pc, #44]	; (8001abc <LoopForever+0x16>)
  movs r3, #0
 8001a8e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001a90:	e001      	b.n	8001a96 <LoopFillZerobss>

08001a92 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001a92:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001a94:	3204      	adds	r2, #4

08001a96 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001a96:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001a98:	d3fb      	bcc.n	8001a92 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001a9a:	f7ff fe7b 	bl	8001794 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001a9e:	f008 fe4b 	bl	800a738 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001aa2:	f7ff fb4d 	bl	8001140 <main>

08001aa6 <LoopForever>:

LoopForever:
    b LoopForever
 8001aa6:	e7fe      	b.n	8001aa6 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001aa8:	20003000 	.word	0x20003000
  ldr r0, =_sdata
 8001aac:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001ab0:	20000498 	.word	0x20000498
  ldr r2, =_sidata
 8001ab4:	0800d834 	.word	0x0800d834
  ldr r2, =_sbss
 8001ab8:	20000498 	.word	0x20000498
  ldr r4, =_ebss
 8001abc:	20000a08 	.word	0x20000a08

08001ac0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001ac0:	e7fe      	b.n	8001ac0 <ADC1_2_IRQHandler>

08001ac2 <AX12_Init>:
#include "servoAX12.h"


void AX12_Init(AX12* ax12, UART_HandleTypeDef* uart, uint8_t ID, uint8_t BR){
 8001ac2:	b480      	push	{r7}
 8001ac4:	b085      	sub	sp, #20
 8001ac6:	af00      	add	r7, sp, #0
 8001ac8:	60f8      	str	r0, [r7, #12]
 8001aca:	60b9      	str	r1, [r7, #8]
 8001acc:	4611      	mov	r1, r2
 8001ace:	461a      	mov	r2, r3
 8001ad0:	460b      	mov	r3, r1
 8001ad2:	71fb      	strb	r3, [r7, #7]
 8001ad4:	4613      	mov	r3, r2
 8001ad6:	71bb      	strb	r3, [r7, #6]

	/******************************************
	 * Initialisation des paramtre du module *
	 ******************************************/

	ax12->AX_Uart = uart;
 8001ad8:	68fb      	ldr	r3, [r7, #12]
 8001ada:	68ba      	ldr	r2, [r7, #8]
 8001adc:	601a      	str	r2, [r3, #0]
	ax12->m_ID = ID;
 8001ade:	68fb      	ldr	r3, [r7, #12]
 8001ae0:	79fa      	ldrb	r2, [r7, #7]
 8001ae2:	711a      	strb	r2, [r3, #4]
	ax12->m_BR = BR;
 8001ae4:	68fb      	ldr	r3, [r7, #12]
 8001ae6:	79ba      	ldrb	r2, [r7, #6]
 8001ae8:	715a      	strb	r2, [r3, #5]

}
 8001aea:	bf00      	nop
 8001aec:	3714      	adds	r7, #20
 8001aee:	46bd      	mov	sp, r7
 8001af0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001af4:	4770      	bx	lr
	...

08001af8 <AX12_setRangeAngle>:
		ax12->m_BR=BR;
	}
}


void AX12_setRangeAngle(AX12* ax12,float min, float max){
 8001af8:	b580      	push	{r7, lr}
 8001afa:	b086      	sub	sp, #24
 8001afc:	af00      	add	r7, sp, #0
 8001afe:	60f8      	str	r0, [r7, #12]
 8001b00:	ed87 0a02 	vstr	s0, [r7, #8]
 8001b04:	edc7 0a01 	vstr	s1, [r7, #4]
	uint16_t dataMin = min/STEP_ANGLE;
 8001b08:	68b8      	ldr	r0, [r7, #8]
 8001b0a:	f7fe fd1d 	bl	8000548 <__aeabi_f2d>
 8001b0e:	a316      	add	r3, pc, #88	; (adr r3, 8001b68 <AX12_setRangeAngle+0x70>)
 8001b10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b14:	f7fe fe9a 	bl	800084c <__aeabi_ddiv>
 8001b18:	4602      	mov	r2, r0
 8001b1a:	460b      	mov	r3, r1
 8001b1c:	4610      	mov	r0, r2
 8001b1e:	4619      	mov	r1, r3
 8001b20:	f7ff f842 	bl	8000ba8 <__aeabi_d2uiz>
 8001b24:	4603      	mov	r3, r0
 8001b26:	82fb      	strh	r3, [r7, #22]
	uint16_t dataMax = max/STEP_ANGLE;
 8001b28:	6878      	ldr	r0, [r7, #4]
 8001b2a:	f7fe fd0d 	bl	8000548 <__aeabi_f2d>
 8001b2e:	a30e      	add	r3, pc, #56	; (adr r3, 8001b68 <AX12_setRangeAngle+0x70>)
 8001b30:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b34:	f7fe fe8a 	bl	800084c <__aeabi_ddiv>
 8001b38:	4602      	mov	r2, r0
 8001b3a:	460b      	mov	r3, r1
 8001b3c:	4610      	mov	r0, r2
 8001b3e:	4619      	mov	r1, r3
 8001b40:	f7ff f832 	bl	8000ba8 <__aeabi_d2uiz>
 8001b44:	4603      	mov	r3, r0
 8001b46:	82bb      	strh	r3, [r7, #20]
	AX12_sendTram2Byte(ax12,REG_CWAngle,dataMin);
 8001b48:	8afb      	ldrh	r3, [r7, #22]
 8001b4a:	461a      	mov	r2, r3
 8001b4c:	2106      	movs	r1, #6
 8001b4e:	68f8      	ldr	r0, [r7, #12]
 8001b50:	f000 f9c2 	bl	8001ed8 <AX12_sendTram2Byte>
	AX12_sendTram2Byte(ax12,REG_CCWAngle,dataMax);
 8001b54:	8abb      	ldrh	r3, [r7, #20]
 8001b56:	461a      	mov	r2, r3
 8001b58:	2108      	movs	r1, #8
 8001b5a:	68f8      	ldr	r0, [r7, #12]
 8001b5c:	f000 f9bc 	bl	8001ed8 <AX12_sendTram2Byte>

}
 8001b60:	bf00      	nop
 8001b62:	3718      	adds	r7, #24
 8001b64:	46bd      	mov	sp, r7
 8001b66:	bd80      	pop	{r7, pc}
 8001b68:	2c54bf16 	.word	0x2c54bf16
 8001b6c:	3fd2c4b1 	.word	0x3fd2c4b1

08001b70 <AX12_setMaxTorque>:
	AX12_sendTram1Byte(ax12,REG_minVolt,min);
	AX12_sendTram1Byte(ax12,REG_maxVolt,max);
}


void AX12_setMaxTorque(AX12* ax12,float max){
 8001b70:	b580      	push	{r7, lr}
 8001b72:	b084      	sub	sp, #16
 8001b74:	af00      	add	r7, sp, #0
 8001b76:	6078      	str	r0, [r7, #4]
 8001b78:	ed87 0a00 	vstr	s0, [r7]
	uint16_t data = (uint16_t)max/TORQUE_PERCENT;
 8001b7c:	edd7 7a00 	vldr	s15, [r7]
 8001b80:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001b84:	ee17 3a90 	vmov	r3, s15
 8001b88:	b29b      	uxth	r3, r3
 8001b8a:	4618      	mov	r0, r3
 8001b8c:	f7fe fcca 	bl	8000524 <__aeabi_i2d>
 8001b90:	a30b      	add	r3, pc, #44	; (adr r3, 8001bc0 <AX12_setMaxTorque+0x50>)
 8001b92:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b96:	f7fe fe59 	bl	800084c <__aeabi_ddiv>
 8001b9a:	4602      	mov	r2, r0
 8001b9c:	460b      	mov	r3, r1
 8001b9e:	4610      	mov	r0, r2
 8001ba0:	4619      	mov	r1, r3
 8001ba2:	f7ff f801 	bl	8000ba8 <__aeabi_d2uiz>
 8001ba6:	4603      	mov	r3, r0
 8001ba8:	81fb      	strh	r3, [r7, #14]
	AX12_sendTram2Byte(ax12,REG_torque,data);
 8001baa:	89fb      	ldrh	r3, [r7, #14]
 8001bac:	461a      	mov	r2, r3
 8001bae:	210e      	movs	r1, #14
 8001bb0:	6878      	ldr	r0, [r7, #4]
 8001bb2:	f000 f991 	bl	8001ed8 <AX12_sendTram2Byte>
}
 8001bb6:	bf00      	nop
 8001bb8:	3710      	adds	r7, #16
 8001bba:	46bd      	mov	sp, r7
 8001bbc:	bd80      	pop	{r7, pc}
 8001bbe:	bf00      	nop
 8001bc0:	905eab89 	.word	0x905eab89
 8001bc4:	3fb90641 	.word	0x3fb90641

08001bc8 <AX12_TorqueE_D>:

uint16_t AX12_getPosition(AX12* ax12){
	return AX12_readTram2byte(ax12,REG_presentPosition);
}

void AX12_TorqueE_D(AX12* ax12, uint8_t state){
 8001bc8:	b580      	push	{r7, lr}
 8001bca:	b082      	sub	sp, #8
 8001bcc:	af00      	add	r7, sp, #0
 8001bce:	6078      	str	r0, [r7, #4]
 8001bd0:	460b      	mov	r3, r1
 8001bd2:	70fb      	strb	r3, [r7, #3]
	AX12_sendTram1Byte(ax12,REG_torque_E_D,state);
 8001bd4:	78fb      	ldrb	r3, [r7, #3]
 8001bd6:	461a      	mov	r2, r3
 8001bd8:	2118      	movs	r1, #24
 8001bda:	6878      	ldr	r0, [r7, #4]
 8001bdc:	f000 f966 	bl	8001eac <AX12_sendTram1Byte>
}
 8001be0:	bf00      	nop
 8001be2:	3708      	adds	r7, #8
 8001be4:	46bd      	mov	sp, r7
 8001be6:	bd80      	pop	{r7, pc}

08001be8 <AX12_setPosition>:
void AX12_LED_O_N(AX12* ax12,uint8_t state){
	AX12_sendTram1Byte(ax12,REG_LED_E_D,state);
}


void AX12_setPosition(AX12* ax12, float angle){
 8001be8:	b580      	push	{r7, lr}
 8001bea:	b084      	sub	sp, #16
 8001bec:	af00      	add	r7, sp, #0
 8001bee:	6078      	str	r0, [r7, #4]
 8001bf0:	ed87 0a00 	vstr	s0, [r7]
	uint16_t data = (uint16_t)angle/STEP_ANGLE;
 8001bf4:	edd7 7a00 	vldr	s15, [r7]
 8001bf8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001bfc:	ee17 3a90 	vmov	r3, s15
 8001c00:	b29b      	uxth	r3, r3
 8001c02:	4618      	mov	r0, r3
 8001c04:	f7fe fc8e 	bl	8000524 <__aeabi_i2d>
 8001c08:	a30b      	add	r3, pc, #44	; (adr r3, 8001c38 <AX12_setPosition+0x50>)
 8001c0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c0e:	f7fe fe1d 	bl	800084c <__aeabi_ddiv>
 8001c12:	4602      	mov	r2, r0
 8001c14:	460b      	mov	r3, r1
 8001c16:	4610      	mov	r0, r2
 8001c18:	4619      	mov	r1, r3
 8001c1a:	f7fe ffc5 	bl	8000ba8 <__aeabi_d2uiz>
 8001c1e:	4603      	mov	r3, r0
 8001c20:	81fb      	strh	r3, [r7, #14]
	AX12_sendTram2Byte(ax12,REG_goalPosition,data);
 8001c22:	89fb      	ldrh	r3, [r7, #14]
 8001c24:	461a      	mov	r2, r3
 8001c26:	211e      	movs	r1, #30
 8001c28:	6878      	ldr	r0, [r7, #4]
 8001c2a:	f000 f955 	bl	8001ed8 <AX12_sendTram2Byte>
}
 8001c2e:	bf00      	nop
 8001c30:	3710      	adds	r7, #16
 8001c32:	46bd      	mov	sp, r7
 8001c34:	bd80      	pop	{r7, pc}
 8001c36:	bf00      	nop
 8001c38:	2c54bf16 	.word	0x2c54bf16
 8001c3c:	3fd2c4b1 	.word	0x3fd2c4b1

08001c40 <AX12_setMovingSpeed>:


void AX12_setMovingSpeed(AX12* ax12, float rpm){
 8001c40:	b580      	push	{r7, lr}
 8001c42:	b084      	sub	sp, #16
 8001c44:	af00      	add	r7, sp, #0
 8001c46:	6078      	str	r0, [r7, #4]
 8001c48:	ed87 0a00 	vstr	s0, [r7]
	uint16_t data = (uint16_t)rpm/STEP_SPEED;
 8001c4c:	edd7 7a00 	vldr	s15, [r7]
 8001c50:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001c54:	ee17 3a90 	vmov	r3, s15
 8001c58:	b29b      	uxth	r3, r3
 8001c5a:	4618      	mov	r0, r3
 8001c5c:	f7fe fc62 	bl	8000524 <__aeabi_i2d>
 8001c60:	a30b      	add	r3, pc, #44	; (adr r3, 8001c90 <AX12_setMovingSpeed+0x50>)
 8001c62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c66:	f7fe fdf1 	bl	800084c <__aeabi_ddiv>
 8001c6a:	4602      	mov	r2, r0
 8001c6c:	460b      	mov	r3, r1
 8001c6e:	4610      	mov	r0, r2
 8001c70:	4619      	mov	r1, r3
 8001c72:	f7fe ff99 	bl	8000ba8 <__aeabi_d2uiz>
 8001c76:	4603      	mov	r3, r0
 8001c78:	81fb      	strh	r3, [r7, #14]
	AX12_sendTram2Byte(ax12,REG_limitSpeed,data);
 8001c7a:	89fb      	ldrh	r3, [r7, #14]
 8001c7c:	461a      	mov	r2, r3
 8001c7e:	2120      	movs	r1, #32
 8001c80:	6878      	ldr	r0, [r7, #4]
 8001c82:	f000 f929 	bl	8001ed8 <AX12_sendTram2Byte>
}
 8001c86:	bf00      	nop
 8001c88:	3710      	adds	r7, #16
 8001c8a:	46bd      	mov	sp, r7
 8001c8c:	bd80      	pop	{r7, pc}
 8001c8e:	bf00      	nop
 8001c90:	c83ed809 	.word	0xc83ed809
 8001c94:	3fbc8721 	.word	0x3fbc8721

08001c98 <AX12_sendData>:
	AX12_sendTram1Byte(ax12,REG_lockEEPROM,state);
}



void AX12_sendData(AX12* ax12 ,uint8_t size ,uint8_t instruction ,uint8_t nbParametre ,... ){
 8001c98:	b408      	push	{r3}
 8001c9a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001c9e:	b089      	sub	sp, #36	; 0x24
 8001ca0:	af02      	add	r7, sp, #8
 8001ca2:	6078      	str	r0, [r7, #4]
 8001ca4:	460b      	mov	r3, r1
 8001ca6:	70fb      	strb	r3, [r7, #3]
 8001ca8:	4613      	mov	r3, r2
 8001caa:	70bb      	strb	r3, [r7, #2]
 8001cac:	466b      	mov	r3, sp
 8001cae:	4698      	mov	r8, r3
	/****************************************
	 * Cration d'une liste qui contien 	*
	 * tous les paramtre aprs nbParametre *
	 ****************************************/
	va_list ap;
	va_start(ap,nbParametre);
 8001cb0:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001cb4:	60bb      	str	r3, [r7, #8]

	/**************************
	 * Cration de la requte *
	 **************************/
	uint8_t data[size];
 8001cb6:	78fc      	ldrb	r4, [r7, #3]
 8001cb8:	4623      	mov	r3, r4
 8001cba:	3b01      	subs	r3, #1
 8001cbc:	613b      	str	r3, [r7, #16]
 8001cbe:	b2e0      	uxtb	r0, r4
 8001cc0:	f04f 0100 	mov.w	r1, #0
 8001cc4:	f04f 0200 	mov.w	r2, #0
 8001cc8:	f04f 0300 	mov.w	r3, #0
 8001ccc:	00cb      	lsls	r3, r1, #3
 8001cce:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 8001cd2:	00c2      	lsls	r2, r0, #3
 8001cd4:	b2e0      	uxtb	r0, r4
 8001cd6:	f04f 0100 	mov.w	r1, #0
 8001cda:	f04f 0200 	mov.w	r2, #0
 8001cde:	f04f 0300 	mov.w	r3, #0
 8001ce2:	00cb      	lsls	r3, r1, #3
 8001ce4:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 8001ce8:	00c2      	lsls	r2, r0, #3
 8001cea:	4623      	mov	r3, r4
 8001cec:	3307      	adds	r3, #7
 8001cee:	08db      	lsrs	r3, r3, #3
 8001cf0:	00db      	lsls	r3, r3, #3
 8001cf2:	ebad 0d03 	sub.w	sp, sp, r3
 8001cf6:	ab02      	add	r3, sp, #8
 8001cf8:	3300      	adds	r3, #0
 8001cfa:	60fb      	str	r3, [r7, #12]
	data[0] = 0xFF;
 8001cfc:	68fb      	ldr	r3, [r7, #12]
 8001cfe:	22ff      	movs	r2, #255	; 0xff
 8001d00:	701a      	strb	r2, [r3, #0]
	data[1] = 0xFF;
 8001d02:	68fb      	ldr	r3, [r7, #12]
 8001d04:	22ff      	movs	r2, #255	; 0xff
 8001d06:	705a      	strb	r2, [r3, #1]
	data[2] = ax12->m_ID;
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	791a      	ldrb	r2, [r3, #4]
 8001d0c:	68fb      	ldr	r3, [r7, #12]
 8001d0e:	709a      	strb	r2, [r3, #2]
	data[3] = 2+nbParametre;
 8001d10:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8001d14:	3302      	adds	r3, #2
 8001d16:	b2da      	uxtb	r2, r3
 8001d18:	68fb      	ldr	r3, [r7, #12]
 8001d1a:	70da      	strb	r2, [r3, #3]
	data[4] = instruction;
 8001d1c:	68fb      	ldr	r3, [r7, #12]
 8001d1e:	78ba      	ldrb	r2, [r7, #2]
 8001d20:	711a      	strb	r2, [r3, #4]

	/************************************
	 * nous implmentons les paramtres *
	 * (registre, paramtre, ...)	    *
	 ************************************/
	for(uint8_t i = 0; i < nbParametre;i++){
 8001d22:	2300      	movs	r3, #0
 8001d24:	75fb      	strb	r3, [r7, #23]
 8001d26:	e00b      	b.n	8001d40 <AX12_sendData+0xa8>
		data[5+i] = (uint8_t)va_arg(ap,int);
 8001d28:	68bb      	ldr	r3, [r7, #8]
 8001d2a:	1d1a      	adds	r2, r3, #4
 8001d2c:	60ba      	str	r2, [r7, #8]
 8001d2e:	681a      	ldr	r2, [r3, #0]
 8001d30:	7dfb      	ldrb	r3, [r7, #23]
 8001d32:	3305      	adds	r3, #5
 8001d34:	b2d1      	uxtb	r1, r2
 8001d36:	68fa      	ldr	r2, [r7, #12]
 8001d38:	54d1      	strb	r1, [r2, r3]
	for(uint8_t i = 0; i < nbParametre;i++){
 8001d3a:	7dfb      	ldrb	r3, [r7, #23]
 8001d3c:	3301      	adds	r3, #1
 8001d3e:	75fb      	strb	r3, [r7, #23]
 8001d40:	7dfa      	ldrb	r2, [r7, #23]
 8001d42:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8001d46:	429a      	cmp	r2, r3
 8001d48:	d3ee      	bcc.n	8001d28 <AX12_sendData+0x90>

	/********************************
	 * nous vrifions quel checksum *
	 * nous allons calculer 		*
	 ********************************/
	switch(nbParametre){
 8001d4a:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8001d4e:	2b03      	cmp	r3, #3
 8001d50:	d867      	bhi.n	8001e22 <AX12_sendData+0x18a>
 8001d52:	a201      	add	r2, pc, #4	; (adr r2, 8001d58 <AX12_sendData+0xc0>)
 8001d54:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001d58:	08001d69 	.word	0x08001d69
 8001d5c:	08001d91 	.word	0x08001d91
 8001d60:	08001dbd 	.word	0x08001dbd
 8001d64:	08001ded 	.word	0x08001ded
	case(0):data[size-1] = AX12_calculChecksum(data[2],data[3],data[4],0,0,0);break;
 8001d68:	68fb      	ldr	r3, [r7, #12]
 8001d6a:	7898      	ldrb	r0, [r3, #2]
 8001d6c:	68fb      	ldr	r3, [r7, #12]
 8001d6e:	78d9      	ldrb	r1, [r3, #3]
 8001d70:	68fb      	ldr	r3, [r7, #12]
 8001d72:	791a      	ldrb	r2, [r3, #4]
 8001d74:	78fb      	ldrb	r3, [r7, #3]
 8001d76:	1e5c      	subs	r4, r3, #1
 8001d78:	2300      	movs	r3, #0
 8001d7a:	9301      	str	r3, [sp, #4]
 8001d7c:	2300      	movs	r3, #0
 8001d7e:	9300      	str	r3, [sp, #0]
 8001d80:	2300      	movs	r3, #0
 8001d82:	f000 f861 	bl	8001e48 <AX12_calculChecksum>
 8001d86:	4603      	mov	r3, r0
 8001d88:	461a      	mov	r2, r3
 8001d8a:	68fb      	ldr	r3, [r7, #12]
 8001d8c:	551a      	strb	r2, [r3, r4]
 8001d8e:	e049      	b.n	8001e24 <AX12_sendData+0x18c>
	case(1):data[size-1] = AX12_calculChecksum(data[2],data[3],data[4],data[5],0,0);break;
 8001d90:	68fb      	ldr	r3, [r7, #12]
 8001d92:	7898      	ldrb	r0, [r3, #2]
 8001d94:	68fb      	ldr	r3, [r7, #12]
 8001d96:	78d9      	ldrb	r1, [r3, #3]
 8001d98:	68fb      	ldr	r3, [r7, #12]
 8001d9a:	791a      	ldrb	r2, [r3, #4]
 8001d9c:	68fb      	ldr	r3, [r7, #12]
 8001d9e:	795d      	ldrb	r5, [r3, #5]
 8001da0:	78fb      	ldrb	r3, [r7, #3]
 8001da2:	1e5c      	subs	r4, r3, #1
 8001da4:	2300      	movs	r3, #0
 8001da6:	9301      	str	r3, [sp, #4]
 8001da8:	2300      	movs	r3, #0
 8001daa:	9300      	str	r3, [sp, #0]
 8001dac:	462b      	mov	r3, r5
 8001dae:	f000 f84b 	bl	8001e48 <AX12_calculChecksum>
 8001db2:	4603      	mov	r3, r0
 8001db4:	461a      	mov	r2, r3
 8001db6:	68fb      	ldr	r3, [r7, #12]
 8001db8:	551a      	strb	r2, [r3, r4]
 8001dba:	e033      	b.n	8001e24 <AX12_sendData+0x18c>
	case(2):data[size-1] = AX12_calculChecksum(data[2],data[3],data[4],data[5],data[6],0);break;
 8001dbc:	68fb      	ldr	r3, [r7, #12]
 8001dbe:	7898      	ldrb	r0, [r3, #2]
 8001dc0:	68fb      	ldr	r3, [r7, #12]
 8001dc2:	78d9      	ldrb	r1, [r3, #3]
 8001dc4:	68fb      	ldr	r3, [r7, #12]
 8001dc6:	791d      	ldrb	r5, [r3, #4]
 8001dc8:	68fb      	ldr	r3, [r7, #12]
 8001dca:	795e      	ldrb	r6, [r3, #5]
 8001dcc:	68fb      	ldr	r3, [r7, #12]
 8001dce:	799b      	ldrb	r3, [r3, #6]
 8001dd0:	78fa      	ldrb	r2, [r7, #3]
 8001dd2:	1e54      	subs	r4, r2, #1
 8001dd4:	2200      	movs	r2, #0
 8001dd6:	9201      	str	r2, [sp, #4]
 8001dd8:	9300      	str	r3, [sp, #0]
 8001dda:	4633      	mov	r3, r6
 8001ddc:	462a      	mov	r2, r5
 8001dde:	f000 f833 	bl	8001e48 <AX12_calculChecksum>
 8001de2:	4603      	mov	r3, r0
 8001de4:	461a      	mov	r2, r3
 8001de6:	68fb      	ldr	r3, [r7, #12]
 8001de8:	551a      	strb	r2, [r3, r4]
 8001dea:	e01b      	b.n	8001e24 <AX12_sendData+0x18c>
	case(3):data[size-1] = AX12_calculChecksum(data[2],data[3],data[4],data[5],data[6],data[7]);break;
 8001dec:	68fb      	ldr	r3, [r7, #12]
 8001dee:	7898      	ldrb	r0, [r3, #2]
 8001df0:	68fb      	ldr	r3, [r7, #12]
 8001df2:	78dd      	ldrb	r5, [r3, #3]
 8001df4:	68fb      	ldr	r3, [r7, #12]
 8001df6:	791e      	ldrb	r6, [r3, #4]
 8001df8:	68fb      	ldr	r3, [r7, #12]
 8001dfa:	f893 c005 	ldrb.w	ip, [r3, #5]
 8001dfe:	68fb      	ldr	r3, [r7, #12]
 8001e00:	799b      	ldrb	r3, [r3, #6]
 8001e02:	68fa      	ldr	r2, [r7, #12]
 8001e04:	79d2      	ldrb	r2, [r2, #7]
 8001e06:	78f9      	ldrb	r1, [r7, #3]
 8001e08:	1e4c      	subs	r4, r1, #1
 8001e0a:	9201      	str	r2, [sp, #4]
 8001e0c:	9300      	str	r3, [sp, #0]
 8001e0e:	4663      	mov	r3, ip
 8001e10:	4632      	mov	r2, r6
 8001e12:	4629      	mov	r1, r5
 8001e14:	f000 f818 	bl	8001e48 <AX12_calculChecksum>
 8001e18:	4603      	mov	r3, r0
 8001e1a:	461a      	mov	r2, r3
 8001e1c:	68fb      	ldr	r3, [r7, #12]
 8001e1e:	551a      	strb	r2, [r3, r4]
 8001e20:	e000      	b.n	8001e24 <AX12_sendData+0x18c>
	default : break;
 8001e22:	bf00      	nop
	}

	/************************
	 * envoie de la requte *
	 ************************/
	HAL_UART_Transmit(ax12->AX_Uart, (uint8_t*)&data, size, 500);
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	6818      	ldr	r0, [r3, #0]
 8001e28:	68f9      	ldr	r1, [r7, #12]
 8001e2a:	78fb      	ldrb	r3, [r7, #3]
 8001e2c:	b29a      	uxth	r2, r3
 8001e2e:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8001e32:	f003 f819 	bl	8004e68 <HAL_UART_Transmit>
 8001e36:	46c5      	mov	sp, r8
}
 8001e38:	bf00      	nop
 8001e3a:	371c      	adds	r7, #28
 8001e3c:	46bd      	mov	sp, r7
 8001e3e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8001e42:	b001      	add	sp, #4
 8001e44:	4770      	bx	lr
 8001e46:	bf00      	nop

08001e48 <AX12_calculChecksum>:


uint8_t AX12_calculChecksum(uint8_t id, uint8_t length,uint8_t instruction,uint8_t reg,uint8_t param1, uint8_t param2){
 8001e48:	b490      	push	{r4, r7}
 8001e4a:	b084      	sub	sp, #16
 8001e4c:	af00      	add	r7, sp, #0
 8001e4e:	4604      	mov	r4, r0
 8001e50:	4608      	mov	r0, r1
 8001e52:	4611      	mov	r1, r2
 8001e54:	461a      	mov	r2, r3
 8001e56:	4623      	mov	r3, r4
 8001e58:	71fb      	strb	r3, [r7, #7]
 8001e5a:	4603      	mov	r3, r0
 8001e5c:	71bb      	strb	r3, [r7, #6]
 8001e5e:	460b      	mov	r3, r1
 8001e60:	717b      	strb	r3, [r7, #5]
 8001e62:	4613      	mov	r3, r2
 8001e64:	713b      	strb	r3, [r7, #4]
	uint16_t checksum = id + length + instruction + reg + param1 + param2;
 8001e66:	79fb      	ldrb	r3, [r7, #7]
 8001e68:	b29a      	uxth	r2, r3
 8001e6a:	79bb      	ldrb	r3, [r7, #6]
 8001e6c:	b29b      	uxth	r3, r3
 8001e6e:	4413      	add	r3, r2
 8001e70:	b29a      	uxth	r2, r3
 8001e72:	797b      	ldrb	r3, [r7, #5]
 8001e74:	b29b      	uxth	r3, r3
 8001e76:	4413      	add	r3, r2
 8001e78:	b29a      	uxth	r2, r3
 8001e7a:	793b      	ldrb	r3, [r7, #4]
 8001e7c:	b29b      	uxth	r3, r3
 8001e7e:	4413      	add	r3, r2
 8001e80:	b29a      	uxth	r2, r3
 8001e82:	7e3b      	ldrb	r3, [r7, #24]
 8001e84:	b29b      	uxth	r3, r3
 8001e86:	4413      	add	r3, r2
 8001e88:	b29a      	uxth	r2, r3
 8001e8a:	7f3b      	ldrb	r3, [r7, #28]
 8001e8c:	b29b      	uxth	r3, r3
 8001e8e:	4413      	add	r3, r2
 8001e90:	81fb      	strh	r3, [r7, #14]
	checksum=~checksum;
 8001e92:	89fb      	ldrh	r3, [r7, #14]
 8001e94:	43db      	mvns	r3, r3
 8001e96:	81fb      	strh	r3, [r7, #14]
	checksum&=0xFF;
 8001e98:	89fb      	ldrh	r3, [r7, #14]
 8001e9a:	b2db      	uxtb	r3, r3
 8001e9c:	81fb      	strh	r3, [r7, #14]
	return (uint8_t)checksum;
 8001e9e:	89fb      	ldrh	r3, [r7, #14]
 8001ea0:	b2db      	uxtb	r3, r3
}
 8001ea2:	4618      	mov	r0, r3
 8001ea4:	3710      	adds	r7, #16
 8001ea6:	46bd      	mov	sp, r7
 8001ea8:	bc90      	pop	{r4, r7}
 8001eaa:	4770      	bx	lr

08001eac <AX12_sendTram1Byte>:

void AX12_sendTram1Byte(AX12* ax12, uint8_t reg,uint8_t data){
 8001eac:	b580      	push	{r7, lr}
 8001eae:	b084      	sub	sp, #16
 8001eb0:	af02      	add	r7, sp, #8
 8001eb2:	6078      	str	r0, [r7, #4]
 8001eb4:	460b      	mov	r3, r1
 8001eb6:	70fb      	strb	r3, [r7, #3]
 8001eb8:	4613      	mov	r3, r2
 8001eba:	70bb      	strb	r3, [r7, #2]
	AX12_sendData(ax12 ,SIZE_WRITE_8, write ,2,reg,data);
 8001ebc:	78fb      	ldrb	r3, [r7, #3]
 8001ebe:	78ba      	ldrb	r2, [r7, #2]
 8001ec0:	9201      	str	r2, [sp, #4]
 8001ec2:	9300      	str	r3, [sp, #0]
 8001ec4:	2302      	movs	r3, #2
 8001ec6:	2203      	movs	r2, #3
 8001ec8:	2108      	movs	r1, #8
 8001eca:	6878      	ldr	r0, [r7, #4]
 8001ecc:	f7ff fee4 	bl	8001c98 <AX12_sendData>
}
 8001ed0:	bf00      	nop
 8001ed2:	3708      	adds	r7, #8
 8001ed4:	46bd      	mov	sp, r7
 8001ed6:	bd80      	pop	{r7, pc}

08001ed8 <AX12_sendTram2Byte>:

void AX12_sendTram2Byte(AX12* ax12,uint8_t reg ,uint16_t data){
 8001ed8:	b580      	push	{r7, lr}
 8001eda:	b088      	sub	sp, #32
 8001edc:	af04      	add	r7, sp, #16
 8001ede:	6078      	str	r0, [r7, #4]
 8001ee0:	460b      	mov	r3, r1
 8001ee2:	70fb      	strb	r3, [r7, #3]
 8001ee4:	4613      	mov	r3, r2
 8001ee6:	803b      	strh	r3, [r7, #0]
	uint8_t data1 = (uint8_t)(data>>8);
 8001ee8:	883b      	ldrh	r3, [r7, #0]
 8001eea:	0a1b      	lsrs	r3, r3, #8
 8001eec:	b29b      	uxth	r3, r3
 8001eee:	73fb      	strb	r3, [r7, #15]
	uint8_t data2 = (uint8_t)data&0xFF;
 8001ef0:	883b      	ldrh	r3, [r7, #0]
 8001ef2:	73bb      	strb	r3, [r7, #14]
	AX12_sendData(ax12 ,SIZE_WRITE_16, write ,3,reg,data2,data1);
 8001ef4:	78fb      	ldrb	r3, [r7, #3]
 8001ef6:	7bba      	ldrb	r2, [r7, #14]
 8001ef8:	7bf9      	ldrb	r1, [r7, #15]
 8001efa:	9102      	str	r1, [sp, #8]
 8001efc:	9201      	str	r2, [sp, #4]
 8001efe:	9300      	str	r3, [sp, #0]
 8001f00:	2303      	movs	r3, #3
 8001f02:	2203      	movs	r2, #3
 8001f04:	2109      	movs	r1, #9
 8001f06:	6878      	ldr	r0, [r7, #4]
 8001f08:	f7ff fec6 	bl	8001c98 <AX12_sendData>
}
 8001f0c:	bf00      	nop
 8001f0e:	3710      	adds	r7, #16
 8001f10:	46bd      	mov	sp, r7
 8001f12:	bd80      	pop	{r7, pc}

08001f14 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001f14:	b580      	push	{r7, lr}
 8001f16:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001f18:	4b08      	ldr	r3, [pc, #32]	; (8001f3c <HAL_Init+0x28>)
 8001f1a:	681b      	ldr	r3, [r3, #0]
 8001f1c:	4a07      	ldr	r2, [pc, #28]	; (8001f3c <HAL_Init+0x28>)
 8001f1e:	f043 0310 	orr.w	r3, r3, #16
 8001f22:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001f24:	2003      	movs	r0, #3
 8001f26:	f000 f94f 	bl	80021c8 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001f2a:	2000      	movs	r0, #0
 8001f2c:	f000 f808 	bl	8001f40 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001f30:	f7ff fb92 	bl	8001658 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001f34:	2300      	movs	r3, #0
}
 8001f36:	4618      	mov	r0, r3
 8001f38:	bd80      	pop	{r7, pc}
 8001f3a:	bf00      	nop
 8001f3c:	40022000 	.word	0x40022000

08001f40 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001f40:	b580      	push	{r7, lr}
 8001f42:	b082      	sub	sp, #8
 8001f44:	af00      	add	r7, sp, #0
 8001f46:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001f48:	4b12      	ldr	r3, [pc, #72]	; (8001f94 <HAL_InitTick+0x54>)
 8001f4a:	681a      	ldr	r2, [r3, #0]
 8001f4c:	4b12      	ldr	r3, [pc, #72]	; (8001f98 <HAL_InitTick+0x58>)
 8001f4e:	781b      	ldrb	r3, [r3, #0]
 8001f50:	4619      	mov	r1, r3
 8001f52:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001f56:	fbb3 f3f1 	udiv	r3, r3, r1
 8001f5a:	fbb2 f3f3 	udiv	r3, r2, r3
 8001f5e:	4618      	mov	r0, r3
 8001f60:	f000 f967 	bl	8002232 <HAL_SYSTICK_Config>
 8001f64:	4603      	mov	r3, r0
 8001f66:	2b00      	cmp	r3, #0
 8001f68:	d001      	beq.n	8001f6e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001f6a:	2301      	movs	r3, #1
 8001f6c:	e00e      	b.n	8001f8c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	2b0f      	cmp	r3, #15
 8001f72:	d80a      	bhi.n	8001f8a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001f74:	2200      	movs	r2, #0
 8001f76:	6879      	ldr	r1, [r7, #4]
 8001f78:	f04f 30ff 	mov.w	r0, #4294967295
 8001f7c:	f000 f92f 	bl	80021de <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001f80:	4a06      	ldr	r2, [pc, #24]	; (8001f9c <HAL_InitTick+0x5c>)
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 8001f86:	2300      	movs	r3, #0
 8001f88:	e000      	b.n	8001f8c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001f8a:	2301      	movs	r3, #1
}
 8001f8c:	4618      	mov	r0, r3
 8001f8e:	3708      	adds	r7, #8
 8001f90:	46bd      	mov	sp, r7
 8001f92:	bd80      	pop	{r7, pc}
 8001f94:	20000000 	.word	0x20000000
 8001f98:	20000008 	.word	0x20000008
 8001f9c:	20000004 	.word	0x20000004

08001fa0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001fa0:	b480      	push	{r7}
 8001fa2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001fa4:	4b06      	ldr	r3, [pc, #24]	; (8001fc0 <HAL_IncTick+0x20>)
 8001fa6:	781b      	ldrb	r3, [r3, #0]
 8001fa8:	461a      	mov	r2, r3
 8001faa:	4b06      	ldr	r3, [pc, #24]	; (8001fc4 <HAL_IncTick+0x24>)
 8001fac:	681b      	ldr	r3, [r3, #0]
 8001fae:	4413      	add	r3, r2
 8001fb0:	4a04      	ldr	r2, [pc, #16]	; (8001fc4 <HAL_IncTick+0x24>)
 8001fb2:	6013      	str	r3, [r2, #0]
}
 8001fb4:	bf00      	nop
 8001fb6:	46bd      	mov	sp, r7
 8001fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fbc:	4770      	bx	lr
 8001fbe:	bf00      	nop
 8001fc0:	20000008 	.word	0x20000008
 8001fc4:	200009b4 	.word	0x200009b4

08001fc8 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001fc8:	b480      	push	{r7}
 8001fca:	af00      	add	r7, sp, #0
  return uwTick;  
 8001fcc:	4b03      	ldr	r3, [pc, #12]	; (8001fdc <HAL_GetTick+0x14>)
 8001fce:	681b      	ldr	r3, [r3, #0]
}
 8001fd0:	4618      	mov	r0, r3
 8001fd2:	46bd      	mov	sp, r7
 8001fd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fd8:	4770      	bx	lr
 8001fda:	bf00      	nop
 8001fdc:	200009b4 	.word	0x200009b4

08001fe0 <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001fe0:	b580      	push	{r7, lr}
 8001fe2:	b084      	sub	sp, #16
 8001fe4:	af00      	add	r7, sp, #0
 8001fe6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001fe8:	f7ff ffee 	bl	8001fc8 <HAL_GetTick>
 8001fec:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001ff2:	68fb      	ldr	r3, [r7, #12]
 8001ff4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001ff8:	d005      	beq.n	8002006 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001ffa:	4b0a      	ldr	r3, [pc, #40]	; (8002024 <HAL_Delay+0x44>)
 8001ffc:	781b      	ldrb	r3, [r3, #0]
 8001ffe:	461a      	mov	r2, r3
 8002000:	68fb      	ldr	r3, [r7, #12]
 8002002:	4413      	add	r3, r2
 8002004:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8002006:	bf00      	nop
 8002008:	f7ff ffde 	bl	8001fc8 <HAL_GetTick>
 800200c:	4602      	mov	r2, r0
 800200e:	68bb      	ldr	r3, [r7, #8]
 8002010:	1ad3      	subs	r3, r2, r3
 8002012:	68fa      	ldr	r2, [r7, #12]
 8002014:	429a      	cmp	r2, r3
 8002016:	d8f7      	bhi.n	8002008 <HAL_Delay+0x28>
  {
  }
}
 8002018:	bf00      	nop
 800201a:	bf00      	nop
 800201c:	3710      	adds	r7, #16
 800201e:	46bd      	mov	sp, r7
 8002020:	bd80      	pop	{r7, pc}
 8002022:	bf00      	nop
 8002024:	20000008 	.word	0x20000008

08002028 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002028:	b480      	push	{r7}
 800202a:	b085      	sub	sp, #20
 800202c:	af00      	add	r7, sp, #0
 800202e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	f003 0307 	and.w	r3, r3, #7
 8002036:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002038:	4b0c      	ldr	r3, [pc, #48]	; (800206c <__NVIC_SetPriorityGrouping+0x44>)
 800203a:	68db      	ldr	r3, [r3, #12]
 800203c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800203e:	68ba      	ldr	r2, [r7, #8]
 8002040:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002044:	4013      	ands	r3, r2
 8002046:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002048:	68fb      	ldr	r3, [r7, #12]
 800204a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800204c:	68bb      	ldr	r3, [r7, #8]
 800204e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002050:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002054:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002058:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800205a:	4a04      	ldr	r2, [pc, #16]	; (800206c <__NVIC_SetPriorityGrouping+0x44>)
 800205c:	68bb      	ldr	r3, [r7, #8]
 800205e:	60d3      	str	r3, [r2, #12]
}
 8002060:	bf00      	nop
 8002062:	3714      	adds	r7, #20
 8002064:	46bd      	mov	sp, r7
 8002066:	f85d 7b04 	ldr.w	r7, [sp], #4
 800206a:	4770      	bx	lr
 800206c:	e000ed00 	.word	0xe000ed00

08002070 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002070:	b480      	push	{r7}
 8002072:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002074:	4b04      	ldr	r3, [pc, #16]	; (8002088 <__NVIC_GetPriorityGrouping+0x18>)
 8002076:	68db      	ldr	r3, [r3, #12]
 8002078:	0a1b      	lsrs	r3, r3, #8
 800207a:	f003 0307 	and.w	r3, r3, #7
}
 800207e:	4618      	mov	r0, r3
 8002080:	46bd      	mov	sp, r7
 8002082:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002086:	4770      	bx	lr
 8002088:	e000ed00 	.word	0xe000ed00

0800208c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800208c:	b480      	push	{r7}
 800208e:	b083      	sub	sp, #12
 8002090:	af00      	add	r7, sp, #0
 8002092:	4603      	mov	r3, r0
 8002094:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002096:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800209a:	2b00      	cmp	r3, #0
 800209c:	db0b      	blt.n	80020b6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800209e:	79fb      	ldrb	r3, [r7, #7]
 80020a0:	f003 021f 	and.w	r2, r3, #31
 80020a4:	4907      	ldr	r1, [pc, #28]	; (80020c4 <__NVIC_EnableIRQ+0x38>)
 80020a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020aa:	095b      	lsrs	r3, r3, #5
 80020ac:	2001      	movs	r0, #1
 80020ae:	fa00 f202 	lsl.w	r2, r0, r2
 80020b2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80020b6:	bf00      	nop
 80020b8:	370c      	adds	r7, #12
 80020ba:	46bd      	mov	sp, r7
 80020bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020c0:	4770      	bx	lr
 80020c2:	bf00      	nop
 80020c4:	e000e100 	.word	0xe000e100

080020c8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80020c8:	b480      	push	{r7}
 80020ca:	b083      	sub	sp, #12
 80020cc:	af00      	add	r7, sp, #0
 80020ce:	4603      	mov	r3, r0
 80020d0:	6039      	str	r1, [r7, #0]
 80020d2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80020d4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020d8:	2b00      	cmp	r3, #0
 80020da:	db0a      	blt.n	80020f2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80020dc:	683b      	ldr	r3, [r7, #0]
 80020de:	b2da      	uxtb	r2, r3
 80020e0:	490c      	ldr	r1, [pc, #48]	; (8002114 <__NVIC_SetPriority+0x4c>)
 80020e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020e6:	0112      	lsls	r2, r2, #4
 80020e8:	b2d2      	uxtb	r2, r2
 80020ea:	440b      	add	r3, r1
 80020ec:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80020f0:	e00a      	b.n	8002108 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80020f2:	683b      	ldr	r3, [r7, #0]
 80020f4:	b2da      	uxtb	r2, r3
 80020f6:	4908      	ldr	r1, [pc, #32]	; (8002118 <__NVIC_SetPriority+0x50>)
 80020f8:	79fb      	ldrb	r3, [r7, #7]
 80020fa:	f003 030f 	and.w	r3, r3, #15
 80020fe:	3b04      	subs	r3, #4
 8002100:	0112      	lsls	r2, r2, #4
 8002102:	b2d2      	uxtb	r2, r2
 8002104:	440b      	add	r3, r1
 8002106:	761a      	strb	r2, [r3, #24]
}
 8002108:	bf00      	nop
 800210a:	370c      	adds	r7, #12
 800210c:	46bd      	mov	sp, r7
 800210e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002112:	4770      	bx	lr
 8002114:	e000e100 	.word	0xe000e100
 8002118:	e000ed00 	.word	0xe000ed00

0800211c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800211c:	b480      	push	{r7}
 800211e:	b089      	sub	sp, #36	; 0x24
 8002120:	af00      	add	r7, sp, #0
 8002122:	60f8      	str	r0, [r7, #12]
 8002124:	60b9      	str	r1, [r7, #8]
 8002126:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002128:	68fb      	ldr	r3, [r7, #12]
 800212a:	f003 0307 	and.w	r3, r3, #7
 800212e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002130:	69fb      	ldr	r3, [r7, #28]
 8002132:	f1c3 0307 	rsb	r3, r3, #7
 8002136:	2b04      	cmp	r3, #4
 8002138:	bf28      	it	cs
 800213a:	2304      	movcs	r3, #4
 800213c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800213e:	69fb      	ldr	r3, [r7, #28]
 8002140:	3304      	adds	r3, #4
 8002142:	2b06      	cmp	r3, #6
 8002144:	d902      	bls.n	800214c <NVIC_EncodePriority+0x30>
 8002146:	69fb      	ldr	r3, [r7, #28]
 8002148:	3b03      	subs	r3, #3
 800214a:	e000      	b.n	800214e <NVIC_EncodePriority+0x32>
 800214c:	2300      	movs	r3, #0
 800214e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002150:	f04f 32ff 	mov.w	r2, #4294967295
 8002154:	69bb      	ldr	r3, [r7, #24]
 8002156:	fa02 f303 	lsl.w	r3, r2, r3
 800215a:	43da      	mvns	r2, r3
 800215c:	68bb      	ldr	r3, [r7, #8]
 800215e:	401a      	ands	r2, r3
 8002160:	697b      	ldr	r3, [r7, #20]
 8002162:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002164:	f04f 31ff 	mov.w	r1, #4294967295
 8002168:	697b      	ldr	r3, [r7, #20]
 800216a:	fa01 f303 	lsl.w	r3, r1, r3
 800216e:	43d9      	mvns	r1, r3
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002174:	4313      	orrs	r3, r2
         );
}
 8002176:	4618      	mov	r0, r3
 8002178:	3724      	adds	r7, #36	; 0x24
 800217a:	46bd      	mov	sp, r7
 800217c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002180:	4770      	bx	lr
	...

08002184 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002184:	b580      	push	{r7, lr}
 8002186:	b082      	sub	sp, #8
 8002188:	af00      	add	r7, sp, #0
 800218a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	3b01      	subs	r3, #1
 8002190:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002194:	d301      	bcc.n	800219a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002196:	2301      	movs	r3, #1
 8002198:	e00f      	b.n	80021ba <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800219a:	4a0a      	ldr	r2, [pc, #40]	; (80021c4 <SysTick_Config+0x40>)
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	3b01      	subs	r3, #1
 80021a0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80021a2:	210f      	movs	r1, #15
 80021a4:	f04f 30ff 	mov.w	r0, #4294967295
 80021a8:	f7ff ff8e 	bl	80020c8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80021ac:	4b05      	ldr	r3, [pc, #20]	; (80021c4 <SysTick_Config+0x40>)
 80021ae:	2200      	movs	r2, #0
 80021b0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80021b2:	4b04      	ldr	r3, [pc, #16]	; (80021c4 <SysTick_Config+0x40>)
 80021b4:	2207      	movs	r2, #7
 80021b6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80021b8:	2300      	movs	r3, #0
}
 80021ba:	4618      	mov	r0, r3
 80021bc:	3708      	adds	r7, #8
 80021be:	46bd      	mov	sp, r7
 80021c0:	bd80      	pop	{r7, pc}
 80021c2:	bf00      	nop
 80021c4:	e000e010 	.word	0xe000e010

080021c8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80021c8:	b580      	push	{r7, lr}
 80021ca:	b082      	sub	sp, #8
 80021cc:	af00      	add	r7, sp, #0
 80021ce:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80021d0:	6878      	ldr	r0, [r7, #4]
 80021d2:	f7ff ff29 	bl	8002028 <__NVIC_SetPriorityGrouping>
}
 80021d6:	bf00      	nop
 80021d8:	3708      	adds	r7, #8
 80021da:	46bd      	mov	sp, r7
 80021dc:	bd80      	pop	{r7, pc}

080021de <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80021de:	b580      	push	{r7, lr}
 80021e0:	b086      	sub	sp, #24
 80021e2:	af00      	add	r7, sp, #0
 80021e4:	4603      	mov	r3, r0
 80021e6:	60b9      	str	r1, [r7, #8]
 80021e8:	607a      	str	r2, [r7, #4]
 80021ea:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80021ec:	2300      	movs	r3, #0
 80021ee:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80021f0:	f7ff ff3e 	bl	8002070 <__NVIC_GetPriorityGrouping>
 80021f4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80021f6:	687a      	ldr	r2, [r7, #4]
 80021f8:	68b9      	ldr	r1, [r7, #8]
 80021fa:	6978      	ldr	r0, [r7, #20]
 80021fc:	f7ff ff8e 	bl	800211c <NVIC_EncodePriority>
 8002200:	4602      	mov	r2, r0
 8002202:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002206:	4611      	mov	r1, r2
 8002208:	4618      	mov	r0, r3
 800220a:	f7ff ff5d 	bl	80020c8 <__NVIC_SetPriority>
}
 800220e:	bf00      	nop
 8002210:	3718      	adds	r7, #24
 8002212:	46bd      	mov	sp, r7
 8002214:	bd80      	pop	{r7, pc}

08002216 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002216:	b580      	push	{r7, lr}
 8002218:	b082      	sub	sp, #8
 800221a:	af00      	add	r7, sp, #0
 800221c:	4603      	mov	r3, r0
 800221e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002220:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002224:	4618      	mov	r0, r3
 8002226:	f7ff ff31 	bl	800208c <__NVIC_EnableIRQ>
}
 800222a:	bf00      	nop
 800222c:	3708      	adds	r7, #8
 800222e:	46bd      	mov	sp, r7
 8002230:	bd80      	pop	{r7, pc}

08002232 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002232:	b580      	push	{r7, lr}
 8002234:	b082      	sub	sp, #8
 8002236:	af00      	add	r7, sp, #0
 8002238:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800223a:	6878      	ldr	r0, [r7, #4]
 800223c:	f7ff ffa2 	bl	8002184 <SysTick_Config>
 8002240:	4603      	mov	r3, r0
}
 8002242:	4618      	mov	r0, r3
 8002244:	3708      	adds	r7, #8
 8002246:	46bd      	mov	sp, r7
 8002248:	bd80      	pop	{r7, pc}
	...

0800224c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800224c:	b480      	push	{r7}
 800224e:	b087      	sub	sp, #28
 8002250:	af00      	add	r7, sp, #0
 8002252:	6078      	str	r0, [r7, #4]
 8002254:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002256:	2300      	movs	r3, #0
 8002258:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800225a:	e14e      	b.n	80024fa <HAL_GPIO_Init+0x2ae>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800225c:	683b      	ldr	r3, [r7, #0]
 800225e:	681a      	ldr	r2, [r3, #0]
 8002260:	2101      	movs	r1, #1
 8002262:	697b      	ldr	r3, [r7, #20]
 8002264:	fa01 f303 	lsl.w	r3, r1, r3
 8002268:	4013      	ands	r3, r2
 800226a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800226c:	68fb      	ldr	r3, [r7, #12]
 800226e:	2b00      	cmp	r3, #0
 8002270:	f000 8140 	beq.w	80024f4 <HAL_GPIO_Init+0x2a8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002274:	683b      	ldr	r3, [r7, #0]
 8002276:	685b      	ldr	r3, [r3, #4]
 8002278:	f003 0303 	and.w	r3, r3, #3
 800227c:	2b01      	cmp	r3, #1
 800227e:	d005      	beq.n	800228c <HAL_GPIO_Init+0x40>
 8002280:	683b      	ldr	r3, [r7, #0]
 8002282:	685b      	ldr	r3, [r3, #4]
 8002284:	f003 0303 	and.w	r3, r3, #3
 8002288:	2b02      	cmp	r3, #2
 800228a:	d130      	bne.n	80022ee <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	689b      	ldr	r3, [r3, #8]
 8002290:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8002292:	697b      	ldr	r3, [r7, #20]
 8002294:	005b      	lsls	r3, r3, #1
 8002296:	2203      	movs	r2, #3
 8002298:	fa02 f303 	lsl.w	r3, r2, r3
 800229c:	43db      	mvns	r3, r3
 800229e:	693a      	ldr	r2, [r7, #16]
 80022a0:	4013      	ands	r3, r2
 80022a2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80022a4:	683b      	ldr	r3, [r7, #0]
 80022a6:	68da      	ldr	r2, [r3, #12]
 80022a8:	697b      	ldr	r3, [r7, #20]
 80022aa:	005b      	lsls	r3, r3, #1
 80022ac:	fa02 f303 	lsl.w	r3, r2, r3
 80022b0:	693a      	ldr	r2, [r7, #16]
 80022b2:	4313      	orrs	r3, r2
 80022b4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	693a      	ldr	r2, [r7, #16]
 80022ba:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	685b      	ldr	r3, [r3, #4]
 80022c0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80022c2:	2201      	movs	r2, #1
 80022c4:	697b      	ldr	r3, [r7, #20]
 80022c6:	fa02 f303 	lsl.w	r3, r2, r3
 80022ca:	43db      	mvns	r3, r3
 80022cc:	693a      	ldr	r2, [r7, #16]
 80022ce:	4013      	ands	r3, r2
 80022d0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80022d2:	683b      	ldr	r3, [r7, #0]
 80022d4:	685b      	ldr	r3, [r3, #4]
 80022d6:	091b      	lsrs	r3, r3, #4
 80022d8:	f003 0201 	and.w	r2, r3, #1
 80022dc:	697b      	ldr	r3, [r7, #20]
 80022de:	fa02 f303 	lsl.w	r3, r2, r3
 80022e2:	693a      	ldr	r2, [r7, #16]
 80022e4:	4313      	orrs	r3, r2
 80022e6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	693a      	ldr	r2, [r7, #16]
 80022ec:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80022ee:	683b      	ldr	r3, [r7, #0]
 80022f0:	685b      	ldr	r3, [r3, #4]
 80022f2:	f003 0303 	and.w	r3, r3, #3
 80022f6:	2b03      	cmp	r3, #3
 80022f8:	d017      	beq.n	800232a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	68db      	ldr	r3, [r3, #12]
 80022fe:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8002300:	697b      	ldr	r3, [r7, #20]
 8002302:	005b      	lsls	r3, r3, #1
 8002304:	2203      	movs	r2, #3
 8002306:	fa02 f303 	lsl.w	r3, r2, r3
 800230a:	43db      	mvns	r3, r3
 800230c:	693a      	ldr	r2, [r7, #16]
 800230e:	4013      	ands	r3, r2
 8002310:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8002312:	683b      	ldr	r3, [r7, #0]
 8002314:	689a      	ldr	r2, [r3, #8]
 8002316:	697b      	ldr	r3, [r7, #20]
 8002318:	005b      	lsls	r3, r3, #1
 800231a:	fa02 f303 	lsl.w	r3, r2, r3
 800231e:	693a      	ldr	r2, [r7, #16]
 8002320:	4313      	orrs	r3, r2
 8002322:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	693a      	ldr	r2, [r7, #16]
 8002328:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800232a:	683b      	ldr	r3, [r7, #0]
 800232c:	685b      	ldr	r3, [r3, #4]
 800232e:	f003 0303 	and.w	r3, r3, #3
 8002332:	2b02      	cmp	r3, #2
 8002334:	d123      	bne.n	800237e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002336:	697b      	ldr	r3, [r7, #20]
 8002338:	08da      	lsrs	r2, r3, #3
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	3208      	adds	r2, #8
 800233e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002342:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002344:	697b      	ldr	r3, [r7, #20]
 8002346:	f003 0307 	and.w	r3, r3, #7
 800234a:	009b      	lsls	r3, r3, #2
 800234c:	220f      	movs	r2, #15
 800234e:	fa02 f303 	lsl.w	r3, r2, r3
 8002352:	43db      	mvns	r3, r3
 8002354:	693a      	ldr	r2, [r7, #16]
 8002356:	4013      	ands	r3, r2
 8002358:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800235a:	683b      	ldr	r3, [r7, #0]
 800235c:	691a      	ldr	r2, [r3, #16]
 800235e:	697b      	ldr	r3, [r7, #20]
 8002360:	f003 0307 	and.w	r3, r3, #7
 8002364:	009b      	lsls	r3, r3, #2
 8002366:	fa02 f303 	lsl.w	r3, r2, r3
 800236a:	693a      	ldr	r2, [r7, #16]
 800236c:	4313      	orrs	r3, r2
 800236e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002370:	697b      	ldr	r3, [r7, #20]
 8002372:	08da      	lsrs	r2, r3, #3
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	3208      	adds	r2, #8
 8002378:	6939      	ldr	r1, [r7, #16]
 800237a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8002384:	697b      	ldr	r3, [r7, #20]
 8002386:	005b      	lsls	r3, r3, #1
 8002388:	2203      	movs	r2, #3
 800238a:	fa02 f303 	lsl.w	r3, r2, r3
 800238e:	43db      	mvns	r3, r3
 8002390:	693a      	ldr	r2, [r7, #16]
 8002392:	4013      	ands	r3, r2
 8002394:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002396:	683b      	ldr	r3, [r7, #0]
 8002398:	685b      	ldr	r3, [r3, #4]
 800239a:	f003 0203 	and.w	r2, r3, #3
 800239e:	697b      	ldr	r3, [r7, #20]
 80023a0:	005b      	lsls	r3, r3, #1
 80023a2:	fa02 f303 	lsl.w	r3, r2, r3
 80023a6:	693a      	ldr	r2, [r7, #16]
 80023a8:	4313      	orrs	r3, r2
 80023aa:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	693a      	ldr	r2, [r7, #16]
 80023b0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80023b2:	683b      	ldr	r3, [r7, #0]
 80023b4:	685b      	ldr	r3, [r3, #4]
 80023b6:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80023ba:	2b00      	cmp	r3, #0
 80023bc:	f000 809a 	beq.w	80024f4 <HAL_GPIO_Init+0x2a8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80023c0:	4b55      	ldr	r3, [pc, #340]	; (8002518 <HAL_GPIO_Init+0x2cc>)
 80023c2:	699b      	ldr	r3, [r3, #24]
 80023c4:	4a54      	ldr	r2, [pc, #336]	; (8002518 <HAL_GPIO_Init+0x2cc>)
 80023c6:	f043 0301 	orr.w	r3, r3, #1
 80023ca:	6193      	str	r3, [r2, #24]
 80023cc:	4b52      	ldr	r3, [pc, #328]	; (8002518 <HAL_GPIO_Init+0x2cc>)
 80023ce:	699b      	ldr	r3, [r3, #24]
 80023d0:	f003 0301 	and.w	r3, r3, #1
 80023d4:	60bb      	str	r3, [r7, #8]
 80023d6:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80023d8:	4a50      	ldr	r2, [pc, #320]	; (800251c <HAL_GPIO_Init+0x2d0>)
 80023da:	697b      	ldr	r3, [r7, #20]
 80023dc:	089b      	lsrs	r3, r3, #2
 80023de:	3302      	adds	r3, #2
 80023e0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80023e4:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80023e6:	697b      	ldr	r3, [r7, #20]
 80023e8:	f003 0303 	and.w	r3, r3, #3
 80023ec:	009b      	lsls	r3, r3, #2
 80023ee:	220f      	movs	r2, #15
 80023f0:	fa02 f303 	lsl.w	r3, r2, r3
 80023f4:	43db      	mvns	r3, r3
 80023f6:	693a      	ldr	r2, [r7, #16]
 80023f8:	4013      	ands	r3, r2
 80023fa:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8002402:	d013      	beq.n	800242c <HAL_GPIO_Init+0x1e0>
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	4a46      	ldr	r2, [pc, #280]	; (8002520 <HAL_GPIO_Init+0x2d4>)
 8002408:	4293      	cmp	r3, r2
 800240a:	d00d      	beq.n	8002428 <HAL_GPIO_Init+0x1dc>
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	4a45      	ldr	r2, [pc, #276]	; (8002524 <HAL_GPIO_Init+0x2d8>)
 8002410:	4293      	cmp	r3, r2
 8002412:	d007      	beq.n	8002424 <HAL_GPIO_Init+0x1d8>
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	4a44      	ldr	r2, [pc, #272]	; (8002528 <HAL_GPIO_Init+0x2dc>)
 8002418:	4293      	cmp	r3, r2
 800241a:	d101      	bne.n	8002420 <HAL_GPIO_Init+0x1d4>
 800241c:	2303      	movs	r3, #3
 800241e:	e006      	b.n	800242e <HAL_GPIO_Init+0x1e2>
 8002420:	2305      	movs	r3, #5
 8002422:	e004      	b.n	800242e <HAL_GPIO_Init+0x1e2>
 8002424:	2302      	movs	r3, #2
 8002426:	e002      	b.n	800242e <HAL_GPIO_Init+0x1e2>
 8002428:	2301      	movs	r3, #1
 800242a:	e000      	b.n	800242e <HAL_GPIO_Init+0x1e2>
 800242c:	2300      	movs	r3, #0
 800242e:	697a      	ldr	r2, [r7, #20]
 8002430:	f002 0203 	and.w	r2, r2, #3
 8002434:	0092      	lsls	r2, r2, #2
 8002436:	4093      	lsls	r3, r2
 8002438:	693a      	ldr	r2, [r7, #16]
 800243a:	4313      	orrs	r3, r2
 800243c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800243e:	4937      	ldr	r1, [pc, #220]	; (800251c <HAL_GPIO_Init+0x2d0>)
 8002440:	697b      	ldr	r3, [r7, #20]
 8002442:	089b      	lsrs	r3, r3, #2
 8002444:	3302      	adds	r3, #2
 8002446:	693a      	ldr	r2, [r7, #16]
 8002448:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800244c:	4b37      	ldr	r3, [pc, #220]	; (800252c <HAL_GPIO_Init+0x2e0>)
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002452:	68fb      	ldr	r3, [r7, #12]
 8002454:	43db      	mvns	r3, r3
 8002456:	693a      	ldr	r2, [r7, #16]
 8002458:	4013      	ands	r3, r2
 800245a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800245c:	683b      	ldr	r3, [r7, #0]
 800245e:	685b      	ldr	r3, [r3, #4]
 8002460:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002464:	2b00      	cmp	r3, #0
 8002466:	d003      	beq.n	8002470 <HAL_GPIO_Init+0x224>
        {
          temp |= iocurrent;
 8002468:	693a      	ldr	r2, [r7, #16]
 800246a:	68fb      	ldr	r3, [r7, #12]
 800246c:	4313      	orrs	r3, r2
 800246e:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8002470:	4a2e      	ldr	r2, [pc, #184]	; (800252c <HAL_GPIO_Init+0x2e0>)
 8002472:	693b      	ldr	r3, [r7, #16]
 8002474:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8002476:	4b2d      	ldr	r3, [pc, #180]	; (800252c <HAL_GPIO_Init+0x2e0>)
 8002478:	685b      	ldr	r3, [r3, #4]
 800247a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800247c:	68fb      	ldr	r3, [r7, #12]
 800247e:	43db      	mvns	r3, r3
 8002480:	693a      	ldr	r2, [r7, #16]
 8002482:	4013      	ands	r3, r2
 8002484:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002486:	683b      	ldr	r3, [r7, #0]
 8002488:	685b      	ldr	r3, [r3, #4]
 800248a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800248e:	2b00      	cmp	r3, #0
 8002490:	d003      	beq.n	800249a <HAL_GPIO_Init+0x24e>
        {
          temp |= iocurrent;
 8002492:	693a      	ldr	r2, [r7, #16]
 8002494:	68fb      	ldr	r3, [r7, #12]
 8002496:	4313      	orrs	r3, r2
 8002498:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 800249a:	4a24      	ldr	r2, [pc, #144]	; (800252c <HAL_GPIO_Init+0x2e0>)
 800249c:	693b      	ldr	r3, [r7, #16]
 800249e:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80024a0:	4b22      	ldr	r3, [pc, #136]	; (800252c <HAL_GPIO_Init+0x2e0>)
 80024a2:	689b      	ldr	r3, [r3, #8]
 80024a4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80024a6:	68fb      	ldr	r3, [r7, #12]
 80024a8:	43db      	mvns	r3, r3
 80024aa:	693a      	ldr	r2, [r7, #16]
 80024ac:	4013      	ands	r3, r2
 80024ae:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80024b0:	683b      	ldr	r3, [r7, #0]
 80024b2:	685b      	ldr	r3, [r3, #4]
 80024b4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80024b8:	2b00      	cmp	r3, #0
 80024ba:	d003      	beq.n	80024c4 <HAL_GPIO_Init+0x278>
        {
          temp |= iocurrent;
 80024bc:	693a      	ldr	r2, [r7, #16]
 80024be:	68fb      	ldr	r3, [r7, #12]
 80024c0:	4313      	orrs	r3, r2
 80024c2:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 80024c4:	4a19      	ldr	r2, [pc, #100]	; (800252c <HAL_GPIO_Init+0x2e0>)
 80024c6:	693b      	ldr	r3, [r7, #16]
 80024c8:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80024ca:	4b18      	ldr	r3, [pc, #96]	; (800252c <HAL_GPIO_Init+0x2e0>)
 80024cc:	68db      	ldr	r3, [r3, #12]
 80024ce:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80024d0:	68fb      	ldr	r3, [r7, #12]
 80024d2:	43db      	mvns	r3, r3
 80024d4:	693a      	ldr	r2, [r7, #16]
 80024d6:	4013      	ands	r3, r2
 80024d8:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80024da:	683b      	ldr	r3, [r7, #0]
 80024dc:	685b      	ldr	r3, [r3, #4]
 80024de:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80024e2:	2b00      	cmp	r3, #0
 80024e4:	d003      	beq.n	80024ee <HAL_GPIO_Init+0x2a2>
        {
          temp |= iocurrent;
 80024e6:	693a      	ldr	r2, [r7, #16]
 80024e8:	68fb      	ldr	r3, [r7, #12]
 80024ea:	4313      	orrs	r3, r2
 80024ec:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 80024ee:	4a0f      	ldr	r2, [pc, #60]	; (800252c <HAL_GPIO_Init+0x2e0>)
 80024f0:	693b      	ldr	r3, [r7, #16]
 80024f2:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 80024f4:	697b      	ldr	r3, [r7, #20]
 80024f6:	3301      	adds	r3, #1
 80024f8:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80024fa:	683b      	ldr	r3, [r7, #0]
 80024fc:	681a      	ldr	r2, [r3, #0]
 80024fe:	697b      	ldr	r3, [r7, #20]
 8002500:	fa22 f303 	lsr.w	r3, r2, r3
 8002504:	2b00      	cmp	r3, #0
 8002506:	f47f aea9 	bne.w	800225c <HAL_GPIO_Init+0x10>
  }
}
 800250a:	bf00      	nop
 800250c:	bf00      	nop
 800250e:	371c      	adds	r7, #28
 8002510:	46bd      	mov	sp, r7
 8002512:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002516:	4770      	bx	lr
 8002518:	40021000 	.word	0x40021000
 800251c:	40010000 	.word	0x40010000
 8002520:	48000400 	.word	0x48000400
 8002524:	48000800 	.word	0x48000800
 8002528:	48000c00 	.word	0x48000c00
 800252c:	40010400 	.word	0x40010400

08002530 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002530:	b480      	push	{r7}
 8002532:	b083      	sub	sp, #12
 8002534:	af00      	add	r7, sp, #0
 8002536:	6078      	str	r0, [r7, #4]
 8002538:	460b      	mov	r3, r1
 800253a:	807b      	strh	r3, [r7, #2]
 800253c:	4613      	mov	r3, r2
 800253e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002540:	787b      	ldrb	r3, [r7, #1]
 8002542:	2b00      	cmp	r3, #0
 8002544:	d003      	beq.n	800254e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002546:	887a      	ldrh	r2, [r7, #2]
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800254c:	e002      	b.n	8002554 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800254e:	887a      	ldrh	r2, [r7, #2]
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002554:	bf00      	nop
 8002556:	370c      	adds	r7, #12
 8002558:	46bd      	mov	sp, r7
 800255a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800255e:	4770      	bx	lr

08002560 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002560:	b580      	push	{r7, lr}
 8002562:	b082      	sub	sp, #8
 8002564:	af00      	add	r7, sp, #0
 8002566:	4603      	mov	r3, r0
 8002568:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800256a:	4b08      	ldr	r3, [pc, #32]	; (800258c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800256c:	695a      	ldr	r2, [r3, #20]
 800256e:	88fb      	ldrh	r3, [r7, #6]
 8002570:	4013      	ands	r3, r2
 8002572:	2b00      	cmp	r3, #0
 8002574:	d006      	beq.n	8002584 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002576:	4a05      	ldr	r2, [pc, #20]	; (800258c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002578:	88fb      	ldrh	r3, [r7, #6]
 800257a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800257c:	88fb      	ldrh	r3, [r7, #6]
 800257e:	4618      	mov	r0, r3
 8002580:	f7fe fea2 	bl	80012c8 <HAL_GPIO_EXTI_Callback>
  }
}
 8002584:	bf00      	nop
 8002586:	3708      	adds	r7, #8
 8002588:	46bd      	mov	sp, r7
 800258a:	bd80      	pop	{r7, pc}
 800258c:	40010400 	.word	0x40010400

08002590 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002590:	b580      	push	{r7, lr}
 8002592:	b082      	sub	sp, #8
 8002594:	af00      	add	r7, sp, #0
 8002596:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	2b00      	cmp	r3, #0
 800259c:	d101      	bne.n	80025a2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800259e:	2301      	movs	r3, #1
 80025a0:	e081      	b.n	80026a6 <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80025a8:	b2db      	uxtb	r3, r3
 80025aa:	2b00      	cmp	r3, #0
 80025ac:	d106      	bne.n	80025bc <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	2200      	movs	r2, #0
 80025b2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80025b6:	6878      	ldr	r0, [r7, #4]
 80025b8:	f7fe fbca 	bl	8000d50 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	2224      	movs	r2, #36	; 0x24
 80025c0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	681a      	ldr	r2, [r3, #0]
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	f022 0201 	bic.w	r2, r2, #1
 80025d2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	685a      	ldr	r2, [r3, #4]
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80025e0:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	689a      	ldr	r2, [r3, #8]
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80025f0:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	68db      	ldr	r3, [r3, #12]
 80025f6:	2b01      	cmp	r3, #1
 80025f8:	d107      	bne.n	800260a <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	689a      	ldr	r2, [r3, #8]
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002606:	609a      	str	r2, [r3, #8]
 8002608:	e006      	b.n	8002618 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	689a      	ldr	r2, [r3, #8]
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8002616:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	68db      	ldr	r3, [r3, #12]
 800261c:	2b02      	cmp	r3, #2
 800261e:	d104      	bne.n	800262a <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002628:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	685b      	ldr	r3, [r3, #4]
 8002630:	687a      	ldr	r2, [r7, #4]
 8002632:	6812      	ldr	r2, [r2, #0]
 8002634:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002638:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800263c:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	68da      	ldr	r2, [r3, #12]
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800264c:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	691a      	ldr	r2, [r3, #16]
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	695b      	ldr	r3, [r3, #20]
 8002656:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	699b      	ldr	r3, [r3, #24]
 800265e:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	430a      	orrs	r2, r1
 8002666:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	69d9      	ldr	r1, [r3, #28]
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	6a1a      	ldr	r2, [r3, #32]
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	430a      	orrs	r2, r1
 8002676:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	681a      	ldr	r2, [r3, #0]
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	681b      	ldr	r3, [r3, #0]
 8002682:	f042 0201 	orr.w	r2, r2, #1
 8002686:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	2200      	movs	r2, #0
 800268c:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	2220      	movs	r2, #32
 8002692:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	2200      	movs	r2, #0
 800269a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	2200      	movs	r2, #0
 80026a0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 80026a4:	2300      	movs	r3, #0
}
 80026a6:	4618      	mov	r0, r3
 80026a8:	3708      	adds	r7, #8
 80026aa:	46bd      	mov	sp, r7
 80026ac:	bd80      	pop	{r7, pc}
	...

080026b0 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 80026b0:	b580      	push	{r7, lr}
 80026b2:	b088      	sub	sp, #32
 80026b4:	af02      	add	r7, sp, #8
 80026b6:	60f8      	str	r0, [r7, #12]
 80026b8:	607a      	str	r2, [r7, #4]
 80026ba:	461a      	mov	r2, r3
 80026bc:	460b      	mov	r3, r1
 80026be:	817b      	strh	r3, [r7, #10]
 80026c0:	4613      	mov	r3, r2
 80026c2:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80026c4:	68fb      	ldr	r3, [r7, #12]
 80026c6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80026ca:	b2db      	uxtb	r3, r3
 80026cc:	2b20      	cmp	r3, #32
 80026ce:	f040 80da 	bne.w	8002886 <HAL_I2C_Master_Transmit+0x1d6>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80026d2:	68fb      	ldr	r3, [r7, #12]
 80026d4:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80026d8:	2b01      	cmp	r3, #1
 80026da:	d101      	bne.n	80026e0 <HAL_I2C_Master_Transmit+0x30>
 80026dc:	2302      	movs	r3, #2
 80026de:	e0d3      	b.n	8002888 <HAL_I2C_Master_Transmit+0x1d8>
 80026e0:	68fb      	ldr	r3, [r7, #12]
 80026e2:	2201      	movs	r2, #1
 80026e4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80026e8:	f7ff fc6e 	bl	8001fc8 <HAL_GetTick>
 80026ec:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80026ee:	697b      	ldr	r3, [r7, #20]
 80026f0:	9300      	str	r3, [sp, #0]
 80026f2:	2319      	movs	r3, #25
 80026f4:	2201      	movs	r2, #1
 80026f6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80026fa:	68f8      	ldr	r0, [r7, #12]
 80026fc:	f000 f9e6 	bl	8002acc <I2C_WaitOnFlagUntilTimeout>
 8002700:	4603      	mov	r3, r0
 8002702:	2b00      	cmp	r3, #0
 8002704:	d001      	beq.n	800270a <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 8002706:	2301      	movs	r3, #1
 8002708:	e0be      	b.n	8002888 <HAL_I2C_Master_Transmit+0x1d8>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800270a:	68fb      	ldr	r3, [r7, #12]
 800270c:	2221      	movs	r2, #33	; 0x21
 800270e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8002712:	68fb      	ldr	r3, [r7, #12]
 8002714:	2210      	movs	r2, #16
 8002716:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800271a:	68fb      	ldr	r3, [r7, #12]
 800271c:	2200      	movs	r2, #0
 800271e:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002720:	68fb      	ldr	r3, [r7, #12]
 8002722:	687a      	ldr	r2, [r7, #4]
 8002724:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8002726:	68fb      	ldr	r3, [r7, #12]
 8002728:	893a      	ldrh	r2, [r7, #8]
 800272a:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 800272c:	68fb      	ldr	r3, [r7, #12]
 800272e:	2200      	movs	r2, #0
 8002730:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002732:	68fb      	ldr	r3, [r7, #12]
 8002734:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002736:	b29b      	uxth	r3, r3
 8002738:	2bff      	cmp	r3, #255	; 0xff
 800273a:	d90e      	bls.n	800275a <HAL_I2C_Master_Transmit+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800273c:	68fb      	ldr	r3, [r7, #12]
 800273e:	22ff      	movs	r2, #255	; 0xff
 8002740:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002742:	68fb      	ldr	r3, [r7, #12]
 8002744:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002746:	b2da      	uxtb	r2, r3
 8002748:	8979      	ldrh	r1, [r7, #10]
 800274a:	4b51      	ldr	r3, [pc, #324]	; (8002890 <HAL_I2C_Master_Transmit+0x1e0>)
 800274c:	9300      	str	r3, [sp, #0]
 800274e:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002752:	68f8      	ldr	r0, [r7, #12]
 8002754:	f000 fb58 	bl	8002e08 <I2C_TransferConfig>
 8002758:	e06c      	b.n	8002834 <HAL_I2C_Master_Transmit+0x184>
                         I2C_GENERATE_START_WRITE);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800275a:	68fb      	ldr	r3, [r7, #12]
 800275c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800275e:	b29a      	uxth	r2, r3
 8002760:	68fb      	ldr	r3, [r7, #12]
 8002762:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002764:	68fb      	ldr	r3, [r7, #12]
 8002766:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002768:	b2da      	uxtb	r2, r3
 800276a:	8979      	ldrh	r1, [r7, #10]
 800276c:	4b48      	ldr	r3, [pc, #288]	; (8002890 <HAL_I2C_Master_Transmit+0x1e0>)
 800276e:	9300      	str	r3, [sp, #0]
 8002770:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002774:	68f8      	ldr	r0, [r7, #12]
 8002776:	f000 fb47 	bl	8002e08 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 800277a:	e05b      	b.n	8002834 <HAL_I2C_Master_Transmit+0x184>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800277c:	697a      	ldr	r2, [r7, #20]
 800277e:	6a39      	ldr	r1, [r7, #32]
 8002780:	68f8      	ldr	r0, [r7, #12]
 8002782:	f000 f9e3 	bl	8002b4c <I2C_WaitOnTXISFlagUntilTimeout>
 8002786:	4603      	mov	r3, r0
 8002788:	2b00      	cmp	r3, #0
 800278a:	d001      	beq.n	8002790 <HAL_I2C_Master_Transmit+0xe0>
      {
        return HAL_ERROR;
 800278c:	2301      	movs	r3, #1
 800278e:	e07b      	b.n	8002888 <HAL_I2C_Master_Transmit+0x1d8>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8002790:	68fb      	ldr	r3, [r7, #12]
 8002792:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002794:	781a      	ldrb	r2, [r3, #0]
 8002796:	68fb      	ldr	r3, [r7, #12]
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800279c:	68fb      	ldr	r3, [r7, #12]
 800279e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027a0:	1c5a      	adds	r2, r3, #1
 80027a2:	68fb      	ldr	r3, [r7, #12]
 80027a4:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 80027a6:	68fb      	ldr	r3, [r7, #12]
 80027a8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80027aa:	b29b      	uxth	r3, r3
 80027ac:	3b01      	subs	r3, #1
 80027ae:	b29a      	uxth	r2, r3
 80027b0:	68fb      	ldr	r3, [r7, #12]
 80027b2:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80027b4:	68fb      	ldr	r3, [r7, #12]
 80027b6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80027b8:	3b01      	subs	r3, #1
 80027ba:	b29a      	uxth	r2, r3
 80027bc:	68fb      	ldr	r3, [r7, #12]
 80027be:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80027c0:	68fb      	ldr	r3, [r7, #12]
 80027c2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80027c4:	b29b      	uxth	r3, r3
 80027c6:	2b00      	cmp	r3, #0
 80027c8:	d034      	beq.n	8002834 <HAL_I2C_Master_Transmit+0x184>
 80027ca:	68fb      	ldr	r3, [r7, #12]
 80027cc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80027ce:	2b00      	cmp	r3, #0
 80027d0:	d130      	bne.n	8002834 <HAL_I2C_Master_Transmit+0x184>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80027d2:	697b      	ldr	r3, [r7, #20]
 80027d4:	9300      	str	r3, [sp, #0]
 80027d6:	6a3b      	ldr	r3, [r7, #32]
 80027d8:	2200      	movs	r2, #0
 80027da:	2180      	movs	r1, #128	; 0x80
 80027dc:	68f8      	ldr	r0, [r7, #12]
 80027de:	f000 f975 	bl	8002acc <I2C_WaitOnFlagUntilTimeout>
 80027e2:	4603      	mov	r3, r0
 80027e4:	2b00      	cmp	r3, #0
 80027e6:	d001      	beq.n	80027ec <HAL_I2C_Master_Transmit+0x13c>
        {
          return HAL_ERROR;
 80027e8:	2301      	movs	r3, #1
 80027ea:	e04d      	b.n	8002888 <HAL_I2C_Master_Transmit+0x1d8>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80027ec:	68fb      	ldr	r3, [r7, #12]
 80027ee:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80027f0:	b29b      	uxth	r3, r3
 80027f2:	2bff      	cmp	r3, #255	; 0xff
 80027f4:	d90e      	bls.n	8002814 <HAL_I2C_Master_Transmit+0x164>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80027f6:	68fb      	ldr	r3, [r7, #12]
 80027f8:	22ff      	movs	r2, #255	; 0xff
 80027fa:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80027fc:	68fb      	ldr	r3, [r7, #12]
 80027fe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002800:	b2da      	uxtb	r2, r3
 8002802:	8979      	ldrh	r1, [r7, #10]
 8002804:	2300      	movs	r3, #0
 8002806:	9300      	str	r3, [sp, #0]
 8002808:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800280c:	68f8      	ldr	r0, [r7, #12]
 800280e:	f000 fafb 	bl	8002e08 <I2C_TransferConfig>
 8002812:	e00f      	b.n	8002834 <HAL_I2C_Master_Transmit+0x184>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002814:	68fb      	ldr	r3, [r7, #12]
 8002816:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002818:	b29a      	uxth	r2, r3
 800281a:	68fb      	ldr	r3, [r7, #12]
 800281c:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800281e:	68fb      	ldr	r3, [r7, #12]
 8002820:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002822:	b2da      	uxtb	r2, r3
 8002824:	8979      	ldrh	r1, [r7, #10]
 8002826:	2300      	movs	r3, #0
 8002828:	9300      	str	r3, [sp, #0]
 800282a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800282e:	68f8      	ldr	r0, [r7, #12]
 8002830:	f000 faea 	bl	8002e08 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8002834:	68fb      	ldr	r3, [r7, #12]
 8002836:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002838:	b29b      	uxth	r3, r3
 800283a:	2b00      	cmp	r3, #0
 800283c:	d19e      	bne.n	800277c <HAL_I2C_Master_Transmit+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800283e:	697a      	ldr	r2, [r7, #20]
 8002840:	6a39      	ldr	r1, [r7, #32]
 8002842:	68f8      	ldr	r0, [r7, #12]
 8002844:	f000 f9c2 	bl	8002bcc <I2C_WaitOnSTOPFlagUntilTimeout>
 8002848:	4603      	mov	r3, r0
 800284a:	2b00      	cmp	r3, #0
 800284c:	d001      	beq.n	8002852 <HAL_I2C_Master_Transmit+0x1a2>
    {
      return HAL_ERROR;
 800284e:	2301      	movs	r3, #1
 8002850:	e01a      	b.n	8002888 <HAL_I2C_Master_Transmit+0x1d8>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002852:	68fb      	ldr	r3, [r7, #12]
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	2220      	movs	r2, #32
 8002858:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800285a:	68fb      	ldr	r3, [r7, #12]
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	6859      	ldr	r1, [r3, #4]
 8002860:	68fb      	ldr	r3, [r7, #12]
 8002862:	681a      	ldr	r2, [r3, #0]
 8002864:	4b0b      	ldr	r3, [pc, #44]	; (8002894 <HAL_I2C_Master_Transmit+0x1e4>)
 8002866:	400b      	ands	r3, r1
 8002868:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800286a:	68fb      	ldr	r3, [r7, #12]
 800286c:	2220      	movs	r2, #32
 800286e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002872:	68fb      	ldr	r3, [r7, #12]
 8002874:	2200      	movs	r2, #0
 8002876:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800287a:	68fb      	ldr	r3, [r7, #12]
 800287c:	2200      	movs	r2, #0
 800287e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8002882:	2300      	movs	r3, #0
 8002884:	e000      	b.n	8002888 <HAL_I2C_Master_Transmit+0x1d8>
  }
  else
  {
    return HAL_BUSY;
 8002886:	2302      	movs	r3, #2
  }
}
 8002888:	4618      	mov	r0, r3
 800288a:	3718      	adds	r7, #24
 800288c:	46bd      	mov	sp, r7
 800288e:	bd80      	pop	{r7, pc}
 8002890:	80002000 	.word	0x80002000
 8002894:	fe00e800 	.word	0xfe00e800

08002898 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 8002898:	b580      	push	{r7, lr}
 800289a:	b088      	sub	sp, #32
 800289c:	af02      	add	r7, sp, #8
 800289e:	60f8      	str	r0, [r7, #12]
 80028a0:	607a      	str	r2, [r7, #4]
 80028a2:	461a      	mov	r2, r3
 80028a4:	460b      	mov	r3, r1
 80028a6:	817b      	strh	r3, [r7, #10]
 80028a8:	4613      	mov	r3, r2
 80028aa:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80028ac:	68fb      	ldr	r3, [r7, #12]
 80028ae:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80028b2:	b2db      	uxtb	r3, r3
 80028b4:	2b20      	cmp	r3, #32
 80028b6:	f040 80db 	bne.w	8002a70 <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80028ba:	68fb      	ldr	r3, [r7, #12]
 80028bc:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80028c0:	2b01      	cmp	r3, #1
 80028c2:	d101      	bne.n	80028c8 <HAL_I2C_Master_Receive+0x30>
 80028c4:	2302      	movs	r3, #2
 80028c6:	e0d4      	b.n	8002a72 <HAL_I2C_Master_Receive+0x1da>
 80028c8:	68fb      	ldr	r3, [r7, #12]
 80028ca:	2201      	movs	r2, #1
 80028cc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80028d0:	f7ff fb7a 	bl	8001fc8 <HAL_GetTick>
 80028d4:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80028d6:	697b      	ldr	r3, [r7, #20]
 80028d8:	9300      	str	r3, [sp, #0]
 80028da:	2319      	movs	r3, #25
 80028dc:	2201      	movs	r2, #1
 80028de:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80028e2:	68f8      	ldr	r0, [r7, #12]
 80028e4:	f000 f8f2 	bl	8002acc <I2C_WaitOnFlagUntilTimeout>
 80028e8:	4603      	mov	r3, r0
 80028ea:	2b00      	cmp	r3, #0
 80028ec:	d001      	beq.n	80028f2 <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 80028ee:	2301      	movs	r3, #1
 80028f0:	e0bf      	b.n	8002a72 <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80028f2:	68fb      	ldr	r3, [r7, #12]
 80028f4:	2222      	movs	r2, #34	; 0x22
 80028f6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80028fa:	68fb      	ldr	r3, [r7, #12]
 80028fc:	2210      	movs	r2, #16
 80028fe:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002902:	68fb      	ldr	r3, [r7, #12]
 8002904:	2200      	movs	r2, #0
 8002906:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002908:	68fb      	ldr	r3, [r7, #12]
 800290a:	687a      	ldr	r2, [r7, #4]
 800290c:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 800290e:	68fb      	ldr	r3, [r7, #12]
 8002910:	893a      	ldrh	r2, [r7, #8]
 8002912:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8002914:	68fb      	ldr	r3, [r7, #12]
 8002916:	2200      	movs	r2, #0
 8002918:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800291a:	68fb      	ldr	r3, [r7, #12]
 800291c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800291e:	b29b      	uxth	r3, r3
 8002920:	2bff      	cmp	r3, #255	; 0xff
 8002922:	d90e      	bls.n	8002942 <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8002924:	68fb      	ldr	r3, [r7, #12]
 8002926:	22ff      	movs	r2, #255	; 0xff
 8002928:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800292a:	68fb      	ldr	r3, [r7, #12]
 800292c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800292e:	b2da      	uxtb	r2, r3
 8002930:	8979      	ldrh	r1, [r7, #10]
 8002932:	4b52      	ldr	r3, [pc, #328]	; (8002a7c <HAL_I2C_Master_Receive+0x1e4>)
 8002934:	9300      	str	r3, [sp, #0]
 8002936:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800293a:	68f8      	ldr	r0, [r7, #12]
 800293c:	f000 fa64 	bl	8002e08 <I2C_TransferConfig>
 8002940:	e06d      	b.n	8002a1e <HAL_I2C_Master_Receive+0x186>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002942:	68fb      	ldr	r3, [r7, #12]
 8002944:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002946:	b29a      	uxth	r2, r3
 8002948:	68fb      	ldr	r3, [r7, #12]
 800294a:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800294c:	68fb      	ldr	r3, [r7, #12]
 800294e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002950:	b2da      	uxtb	r2, r3
 8002952:	8979      	ldrh	r1, [r7, #10]
 8002954:	4b49      	ldr	r3, [pc, #292]	; (8002a7c <HAL_I2C_Master_Receive+0x1e4>)
 8002956:	9300      	str	r3, [sp, #0]
 8002958:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800295c:	68f8      	ldr	r0, [r7, #12]
 800295e:	f000 fa53 	bl	8002e08 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 8002962:	e05c      	b.n	8002a1e <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002964:	697a      	ldr	r2, [r7, #20]
 8002966:	6a39      	ldr	r1, [r7, #32]
 8002968:	68f8      	ldr	r0, [r7, #12]
 800296a:	f000 f96b 	bl	8002c44 <I2C_WaitOnRXNEFlagUntilTimeout>
 800296e:	4603      	mov	r3, r0
 8002970:	2b00      	cmp	r3, #0
 8002972:	d001      	beq.n	8002978 <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 8002974:	2301      	movs	r3, #1
 8002976:	e07c      	b.n	8002a72 <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8002978:	68fb      	ldr	r3, [r7, #12]
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800297e:	68fb      	ldr	r3, [r7, #12]
 8002980:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002982:	b2d2      	uxtb	r2, r2
 8002984:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002986:	68fb      	ldr	r3, [r7, #12]
 8002988:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800298a:	1c5a      	adds	r2, r3, #1
 800298c:	68fb      	ldr	r3, [r7, #12]
 800298e:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8002990:	68fb      	ldr	r3, [r7, #12]
 8002992:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002994:	3b01      	subs	r3, #1
 8002996:	b29a      	uxth	r2, r3
 8002998:	68fb      	ldr	r3, [r7, #12]
 800299a:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 800299c:	68fb      	ldr	r3, [r7, #12]
 800299e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80029a0:	b29b      	uxth	r3, r3
 80029a2:	3b01      	subs	r3, #1
 80029a4:	b29a      	uxth	r2, r3
 80029a6:	68fb      	ldr	r3, [r7, #12]
 80029a8:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80029aa:	68fb      	ldr	r3, [r7, #12]
 80029ac:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80029ae:	b29b      	uxth	r3, r3
 80029b0:	2b00      	cmp	r3, #0
 80029b2:	d034      	beq.n	8002a1e <HAL_I2C_Master_Receive+0x186>
 80029b4:	68fb      	ldr	r3, [r7, #12]
 80029b6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80029b8:	2b00      	cmp	r3, #0
 80029ba:	d130      	bne.n	8002a1e <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80029bc:	697b      	ldr	r3, [r7, #20]
 80029be:	9300      	str	r3, [sp, #0]
 80029c0:	6a3b      	ldr	r3, [r7, #32]
 80029c2:	2200      	movs	r2, #0
 80029c4:	2180      	movs	r1, #128	; 0x80
 80029c6:	68f8      	ldr	r0, [r7, #12]
 80029c8:	f000 f880 	bl	8002acc <I2C_WaitOnFlagUntilTimeout>
 80029cc:	4603      	mov	r3, r0
 80029ce:	2b00      	cmp	r3, #0
 80029d0:	d001      	beq.n	80029d6 <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 80029d2:	2301      	movs	r3, #1
 80029d4:	e04d      	b.n	8002a72 <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80029d6:	68fb      	ldr	r3, [r7, #12]
 80029d8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80029da:	b29b      	uxth	r3, r3
 80029dc:	2bff      	cmp	r3, #255	; 0xff
 80029de:	d90e      	bls.n	80029fe <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80029e0:	68fb      	ldr	r3, [r7, #12]
 80029e2:	22ff      	movs	r2, #255	; 0xff
 80029e4:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80029e6:	68fb      	ldr	r3, [r7, #12]
 80029e8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80029ea:	b2da      	uxtb	r2, r3
 80029ec:	8979      	ldrh	r1, [r7, #10]
 80029ee:	2300      	movs	r3, #0
 80029f0:	9300      	str	r3, [sp, #0]
 80029f2:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80029f6:	68f8      	ldr	r0, [r7, #12]
 80029f8:	f000 fa06 	bl	8002e08 <I2C_TransferConfig>
 80029fc:	e00f      	b.n	8002a1e <HAL_I2C_Master_Receive+0x186>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80029fe:	68fb      	ldr	r3, [r7, #12]
 8002a00:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002a02:	b29a      	uxth	r2, r3
 8002a04:	68fb      	ldr	r3, [r7, #12]
 8002a06:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002a08:	68fb      	ldr	r3, [r7, #12]
 8002a0a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002a0c:	b2da      	uxtb	r2, r3
 8002a0e:	8979      	ldrh	r1, [r7, #10]
 8002a10:	2300      	movs	r3, #0
 8002a12:	9300      	str	r3, [sp, #0]
 8002a14:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002a18:	68f8      	ldr	r0, [r7, #12]
 8002a1a:	f000 f9f5 	bl	8002e08 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8002a1e:	68fb      	ldr	r3, [r7, #12]
 8002a20:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002a22:	b29b      	uxth	r3, r3
 8002a24:	2b00      	cmp	r3, #0
 8002a26:	d19d      	bne.n	8002964 <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002a28:	697a      	ldr	r2, [r7, #20]
 8002a2a:	6a39      	ldr	r1, [r7, #32]
 8002a2c:	68f8      	ldr	r0, [r7, #12]
 8002a2e:	f000 f8cd 	bl	8002bcc <I2C_WaitOnSTOPFlagUntilTimeout>
 8002a32:	4603      	mov	r3, r0
 8002a34:	2b00      	cmp	r3, #0
 8002a36:	d001      	beq.n	8002a3c <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 8002a38:	2301      	movs	r3, #1
 8002a3a:	e01a      	b.n	8002a72 <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002a3c:	68fb      	ldr	r3, [r7, #12]
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	2220      	movs	r2, #32
 8002a42:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002a44:	68fb      	ldr	r3, [r7, #12]
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	6859      	ldr	r1, [r3, #4]
 8002a4a:	68fb      	ldr	r3, [r7, #12]
 8002a4c:	681a      	ldr	r2, [r3, #0]
 8002a4e:	4b0c      	ldr	r3, [pc, #48]	; (8002a80 <HAL_I2C_Master_Receive+0x1e8>)
 8002a50:	400b      	ands	r3, r1
 8002a52:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8002a54:	68fb      	ldr	r3, [r7, #12]
 8002a56:	2220      	movs	r2, #32
 8002a58:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002a5c:	68fb      	ldr	r3, [r7, #12]
 8002a5e:	2200      	movs	r2, #0
 8002a60:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002a64:	68fb      	ldr	r3, [r7, #12]
 8002a66:	2200      	movs	r2, #0
 8002a68:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8002a6c:	2300      	movs	r3, #0
 8002a6e:	e000      	b.n	8002a72 <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 8002a70:	2302      	movs	r3, #2
  }
}
 8002a72:	4618      	mov	r0, r3
 8002a74:	3718      	adds	r7, #24
 8002a76:	46bd      	mov	sp, r7
 8002a78:	bd80      	pop	{r7, pc}
 8002a7a:	bf00      	nop
 8002a7c:	80002400 	.word	0x80002400
 8002a80:	fe00e800 	.word	0xfe00e800

08002a84 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8002a84:	b480      	push	{r7}
 8002a86:	b083      	sub	sp, #12
 8002a88:	af00      	add	r7, sp, #0
 8002a8a:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	699b      	ldr	r3, [r3, #24]
 8002a92:	f003 0302 	and.w	r3, r3, #2
 8002a96:	2b02      	cmp	r3, #2
 8002a98:	d103      	bne.n	8002aa2 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	2200      	movs	r2, #0
 8002aa0:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	699b      	ldr	r3, [r3, #24]
 8002aa8:	f003 0301 	and.w	r3, r3, #1
 8002aac:	2b01      	cmp	r3, #1
 8002aae:	d007      	beq.n	8002ac0 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	699a      	ldr	r2, [r3, #24]
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	f042 0201 	orr.w	r2, r2, #1
 8002abe:	619a      	str	r2, [r3, #24]
  }
}
 8002ac0:	bf00      	nop
 8002ac2:	370c      	adds	r7, #12
 8002ac4:	46bd      	mov	sp, r7
 8002ac6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aca:	4770      	bx	lr

08002acc <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8002acc:	b580      	push	{r7, lr}
 8002ace:	b084      	sub	sp, #16
 8002ad0:	af00      	add	r7, sp, #0
 8002ad2:	60f8      	str	r0, [r7, #12]
 8002ad4:	60b9      	str	r1, [r7, #8]
 8002ad6:	603b      	str	r3, [r7, #0]
 8002ad8:	4613      	mov	r3, r2
 8002ada:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002adc:	e022      	b.n	8002b24 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002ade:	683b      	ldr	r3, [r7, #0]
 8002ae0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002ae4:	d01e      	beq.n	8002b24 <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002ae6:	f7ff fa6f 	bl	8001fc8 <HAL_GetTick>
 8002aea:	4602      	mov	r2, r0
 8002aec:	69bb      	ldr	r3, [r7, #24]
 8002aee:	1ad3      	subs	r3, r2, r3
 8002af0:	683a      	ldr	r2, [r7, #0]
 8002af2:	429a      	cmp	r2, r3
 8002af4:	d302      	bcc.n	8002afc <I2C_WaitOnFlagUntilTimeout+0x30>
 8002af6:	683b      	ldr	r3, [r7, #0]
 8002af8:	2b00      	cmp	r3, #0
 8002afa:	d113      	bne.n	8002b24 <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002afc:	68fb      	ldr	r3, [r7, #12]
 8002afe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b00:	f043 0220 	orr.w	r2, r3, #32
 8002b04:	68fb      	ldr	r3, [r7, #12]
 8002b06:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8002b08:	68fb      	ldr	r3, [r7, #12]
 8002b0a:	2220      	movs	r2, #32
 8002b0c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002b10:	68fb      	ldr	r3, [r7, #12]
 8002b12:	2200      	movs	r2, #0
 8002b14:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002b18:	68fb      	ldr	r3, [r7, #12]
 8002b1a:	2200      	movs	r2, #0
 8002b1c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 8002b20:	2301      	movs	r3, #1
 8002b22:	e00f      	b.n	8002b44 <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002b24:	68fb      	ldr	r3, [r7, #12]
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	699a      	ldr	r2, [r3, #24]
 8002b2a:	68bb      	ldr	r3, [r7, #8]
 8002b2c:	4013      	ands	r3, r2
 8002b2e:	68ba      	ldr	r2, [r7, #8]
 8002b30:	429a      	cmp	r2, r3
 8002b32:	bf0c      	ite	eq
 8002b34:	2301      	moveq	r3, #1
 8002b36:	2300      	movne	r3, #0
 8002b38:	b2db      	uxtb	r3, r3
 8002b3a:	461a      	mov	r2, r3
 8002b3c:	79fb      	ldrb	r3, [r7, #7]
 8002b3e:	429a      	cmp	r2, r3
 8002b40:	d0cd      	beq.n	8002ade <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002b42:	2300      	movs	r3, #0
}
 8002b44:	4618      	mov	r0, r3
 8002b46:	3710      	adds	r7, #16
 8002b48:	46bd      	mov	sp, r7
 8002b4a:	bd80      	pop	{r7, pc}

08002b4c <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002b4c:	b580      	push	{r7, lr}
 8002b4e:	b084      	sub	sp, #16
 8002b50:	af00      	add	r7, sp, #0
 8002b52:	60f8      	str	r0, [r7, #12]
 8002b54:	60b9      	str	r1, [r7, #8]
 8002b56:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002b58:	e02c      	b.n	8002bb4 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8002b5a:	687a      	ldr	r2, [r7, #4]
 8002b5c:	68b9      	ldr	r1, [r7, #8]
 8002b5e:	68f8      	ldr	r0, [r7, #12]
 8002b60:	f000 f8dc 	bl	8002d1c <I2C_IsAcknowledgeFailed>
 8002b64:	4603      	mov	r3, r0
 8002b66:	2b00      	cmp	r3, #0
 8002b68:	d001      	beq.n	8002b6e <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002b6a:	2301      	movs	r3, #1
 8002b6c:	e02a      	b.n	8002bc4 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002b6e:	68bb      	ldr	r3, [r7, #8]
 8002b70:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002b74:	d01e      	beq.n	8002bb4 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002b76:	f7ff fa27 	bl	8001fc8 <HAL_GetTick>
 8002b7a:	4602      	mov	r2, r0
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	1ad3      	subs	r3, r2, r3
 8002b80:	68ba      	ldr	r2, [r7, #8]
 8002b82:	429a      	cmp	r2, r3
 8002b84:	d302      	bcc.n	8002b8c <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8002b86:	68bb      	ldr	r3, [r7, #8]
 8002b88:	2b00      	cmp	r3, #0
 8002b8a:	d113      	bne.n	8002bb4 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002b8c:	68fb      	ldr	r3, [r7, #12]
 8002b8e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b90:	f043 0220 	orr.w	r2, r3, #32
 8002b94:	68fb      	ldr	r3, [r7, #12]
 8002b96:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8002b98:	68fb      	ldr	r3, [r7, #12]
 8002b9a:	2220      	movs	r2, #32
 8002b9c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002ba0:	68fb      	ldr	r3, [r7, #12]
 8002ba2:	2200      	movs	r2, #0
 8002ba4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002ba8:	68fb      	ldr	r3, [r7, #12]
 8002baa:	2200      	movs	r2, #0
 8002bac:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8002bb0:	2301      	movs	r3, #1
 8002bb2:	e007      	b.n	8002bc4 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002bb4:	68fb      	ldr	r3, [r7, #12]
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	699b      	ldr	r3, [r3, #24]
 8002bba:	f003 0302 	and.w	r3, r3, #2
 8002bbe:	2b02      	cmp	r3, #2
 8002bc0:	d1cb      	bne.n	8002b5a <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002bc2:	2300      	movs	r3, #0
}
 8002bc4:	4618      	mov	r0, r3
 8002bc6:	3710      	adds	r7, #16
 8002bc8:	46bd      	mov	sp, r7
 8002bca:	bd80      	pop	{r7, pc}

08002bcc <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002bcc:	b580      	push	{r7, lr}
 8002bce:	b084      	sub	sp, #16
 8002bd0:	af00      	add	r7, sp, #0
 8002bd2:	60f8      	str	r0, [r7, #12]
 8002bd4:	60b9      	str	r1, [r7, #8]
 8002bd6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002bd8:	e028      	b.n	8002c2c <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8002bda:	687a      	ldr	r2, [r7, #4]
 8002bdc:	68b9      	ldr	r1, [r7, #8]
 8002bde:	68f8      	ldr	r0, [r7, #12]
 8002be0:	f000 f89c 	bl	8002d1c <I2C_IsAcknowledgeFailed>
 8002be4:	4603      	mov	r3, r0
 8002be6:	2b00      	cmp	r3, #0
 8002be8:	d001      	beq.n	8002bee <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002bea:	2301      	movs	r3, #1
 8002bec:	e026      	b.n	8002c3c <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002bee:	f7ff f9eb 	bl	8001fc8 <HAL_GetTick>
 8002bf2:	4602      	mov	r2, r0
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	1ad3      	subs	r3, r2, r3
 8002bf8:	68ba      	ldr	r2, [r7, #8]
 8002bfa:	429a      	cmp	r2, r3
 8002bfc:	d302      	bcc.n	8002c04 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8002bfe:	68bb      	ldr	r3, [r7, #8]
 8002c00:	2b00      	cmp	r3, #0
 8002c02:	d113      	bne.n	8002c2c <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002c04:	68fb      	ldr	r3, [r7, #12]
 8002c06:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c08:	f043 0220 	orr.w	r2, r3, #32
 8002c0c:	68fb      	ldr	r3, [r7, #12]
 8002c0e:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8002c10:	68fb      	ldr	r3, [r7, #12]
 8002c12:	2220      	movs	r2, #32
 8002c14:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8002c18:	68fb      	ldr	r3, [r7, #12]
 8002c1a:	2200      	movs	r2, #0
 8002c1c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002c20:	68fb      	ldr	r3, [r7, #12]
 8002c22:	2200      	movs	r2, #0
 8002c24:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8002c28:	2301      	movs	r3, #1
 8002c2a:	e007      	b.n	8002c3c <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002c2c:	68fb      	ldr	r3, [r7, #12]
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	699b      	ldr	r3, [r3, #24]
 8002c32:	f003 0320 	and.w	r3, r3, #32
 8002c36:	2b20      	cmp	r3, #32
 8002c38:	d1cf      	bne.n	8002bda <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8002c3a:	2300      	movs	r3, #0
}
 8002c3c:	4618      	mov	r0, r3
 8002c3e:	3710      	adds	r7, #16
 8002c40:	46bd      	mov	sp, r7
 8002c42:	bd80      	pop	{r7, pc}

08002c44 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002c44:	b580      	push	{r7, lr}
 8002c46:	b084      	sub	sp, #16
 8002c48:	af00      	add	r7, sp, #0
 8002c4a:	60f8      	str	r0, [r7, #12]
 8002c4c:	60b9      	str	r1, [r7, #8]
 8002c4e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8002c50:	e055      	b.n	8002cfe <I2C_WaitOnRXNEFlagUntilTimeout+0xba>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8002c52:	687a      	ldr	r2, [r7, #4]
 8002c54:	68b9      	ldr	r1, [r7, #8]
 8002c56:	68f8      	ldr	r0, [r7, #12]
 8002c58:	f000 f860 	bl	8002d1c <I2C_IsAcknowledgeFailed>
 8002c5c:	4603      	mov	r3, r0
 8002c5e:	2b00      	cmp	r3, #0
 8002c60:	d001      	beq.n	8002c66 <I2C_WaitOnRXNEFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002c62:	2301      	movs	r3, #1
 8002c64:	e053      	b.n	8002d0e <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
    }

    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8002c66:	68fb      	ldr	r3, [r7, #12]
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	699b      	ldr	r3, [r3, #24]
 8002c6c:	f003 0320 	and.w	r3, r3, #32
 8002c70:	2b20      	cmp	r3, #32
 8002c72:	d129      	bne.n	8002cc8 <I2C_WaitOnRXNEFlagUntilTimeout+0x84>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 8002c74:	68fb      	ldr	r3, [r7, #12]
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	699b      	ldr	r3, [r3, #24]
 8002c7a:	f003 0304 	and.w	r3, r3, #4
 8002c7e:	2b04      	cmp	r3, #4
 8002c80:	d105      	bne.n	8002c8e <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
 8002c82:	68fb      	ldr	r3, [r7, #12]
 8002c84:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002c86:	2b00      	cmp	r3, #0
 8002c88:	d001      	beq.n	8002c8e <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        return HAL_OK;
 8002c8a:	2300      	movs	r3, #0
 8002c8c:	e03f      	b.n	8002d0e <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
      }
      else
      {
        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002c8e:	68fb      	ldr	r3, [r7, #12]
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	2220      	movs	r2, #32
 8002c94:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 8002c96:	68fb      	ldr	r3, [r7, #12]
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	6859      	ldr	r1, [r3, #4]
 8002c9c:	68fb      	ldr	r3, [r7, #12]
 8002c9e:	681a      	ldr	r2, [r3, #0]
 8002ca0:	4b1d      	ldr	r3, [pc, #116]	; (8002d18 <I2C_WaitOnRXNEFlagUntilTimeout+0xd4>)
 8002ca2:	400b      	ands	r3, r1
 8002ca4:	6053      	str	r3, [r2, #4]

        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002ca6:	68fb      	ldr	r3, [r7, #12]
 8002ca8:	2200      	movs	r2, #0
 8002caa:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8002cac:	68fb      	ldr	r3, [r7, #12]
 8002cae:	2220      	movs	r2, #32
 8002cb0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002cb4:	68fb      	ldr	r3, [r7, #12]
 8002cb6:	2200      	movs	r2, #0
 8002cb8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002cbc:	68fb      	ldr	r3, [r7, #12]
 8002cbe:	2200      	movs	r2, #0
 8002cc0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8002cc4:	2301      	movs	r3, #1
 8002cc6:	e022      	b.n	8002d0e <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
      }
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002cc8:	f7ff f97e 	bl	8001fc8 <HAL_GetTick>
 8002ccc:	4602      	mov	r2, r0
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	1ad3      	subs	r3, r2, r3
 8002cd2:	68ba      	ldr	r2, [r7, #8]
 8002cd4:	429a      	cmp	r2, r3
 8002cd6:	d302      	bcc.n	8002cde <I2C_WaitOnRXNEFlagUntilTimeout+0x9a>
 8002cd8:	68bb      	ldr	r3, [r7, #8]
 8002cda:	2b00      	cmp	r3, #0
 8002cdc:	d10f      	bne.n	8002cfe <I2C_WaitOnRXNEFlagUntilTimeout+0xba>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002cde:	68fb      	ldr	r3, [r7, #12]
 8002ce0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ce2:	f043 0220 	orr.w	r2, r3, #32
 8002ce6:	68fb      	ldr	r3, [r7, #12]
 8002ce8:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8002cea:	68fb      	ldr	r3, [r7, #12]
 8002cec:	2220      	movs	r2, #32
 8002cee:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002cf2:	68fb      	ldr	r3, [r7, #12]
 8002cf4:	2200      	movs	r2, #0
 8002cf6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8002cfa:	2301      	movs	r3, #1
 8002cfc:	e007      	b.n	8002d0e <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8002cfe:	68fb      	ldr	r3, [r7, #12]
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	699b      	ldr	r3, [r3, #24]
 8002d04:	f003 0304 	and.w	r3, r3, #4
 8002d08:	2b04      	cmp	r3, #4
 8002d0a:	d1a2      	bne.n	8002c52 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8002d0c:	2300      	movs	r3, #0
}
 8002d0e:	4618      	mov	r0, r3
 8002d10:	3710      	adds	r7, #16
 8002d12:	46bd      	mov	sp, r7
 8002d14:	bd80      	pop	{r7, pc}
 8002d16:	bf00      	nop
 8002d18:	fe00e800 	.word	0xfe00e800

08002d1c <I2C_IsAcknowledgeFailed>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002d1c:	b580      	push	{r7, lr}
 8002d1e:	b084      	sub	sp, #16
 8002d20:	af00      	add	r7, sp, #0
 8002d22:	60f8      	str	r0, [r7, #12]
 8002d24:	60b9      	str	r1, [r7, #8]
 8002d26:	607a      	str	r2, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002d28:	68fb      	ldr	r3, [r7, #12]
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	699b      	ldr	r3, [r3, #24]
 8002d2e:	f003 0310 	and.w	r3, r3, #16
 8002d32:	2b10      	cmp	r3, #16
 8002d34:	d161      	bne.n	8002dfa <I2C_IsAcknowledgeFailed+0xde>
  {
    /* In case of Soft End condition, generate the STOP condition */
    if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8002d36:	68fb      	ldr	r3, [r7, #12]
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	685b      	ldr	r3, [r3, #4]
 8002d3c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002d40:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8002d44:	d02b      	beq.n	8002d9e <I2C_IsAcknowledgeFailed+0x82>
    {
      /* Generate Stop */
      hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8002d46:	68fb      	ldr	r3, [r7, #12]
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	685a      	ldr	r2, [r3, #4]
 8002d4c:	68fb      	ldr	r3, [r7, #12]
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002d54:	605a      	str	r2, [r3, #4]
    }
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002d56:	e022      	b.n	8002d9e <I2C_IsAcknowledgeFailed+0x82>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8002d58:	68bb      	ldr	r3, [r7, #8]
 8002d5a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002d5e:	d01e      	beq.n	8002d9e <I2C_IsAcknowledgeFailed+0x82>
      {
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002d60:	f7ff f932 	bl	8001fc8 <HAL_GetTick>
 8002d64:	4602      	mov	r2, r0
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	1ad3      	subs	r3, r2, r3
 8002d6a:	68ba      	ldr	r2, [r7, #8]
 8002d6c:	429a      	cmp	r2, r3
 8002d6e:	d302      	bcc.n	8002d76 <I2C_IsAcknowledgeFailed+0x5a>
 8002d70:	68bb      	ldr	r3, [r7, #8]
 8002d72:	2b00      	cmp	r3, #0
 8002d74:	d113      	bne.n	8002d9e <I2C_IsAcknowledgeFailed+0x82>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002d76:	68fb      	ldr	r3, [r7, #12]
 8002d78:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d7a:	f043 0220 	orr.w	r2, r3, #32
 8002d7e:	68fb      	ldr	r3, [r7, #12]
 8002d80:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8002d82:	68fb      	ldr	r3, [r7, #12]
 8002d84:	2220      	movs	r2, #32
 8002d86:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002d8a:	68fb      	ldr	r3, [r7, #12]
 8002d8c:	2200      	movs	r2, #0
 8002d8e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002d92:	68fb      	ldr	r3, [r7, #12]
 8002d94:	2200      	movs	r2, #0
 8002d96:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 8002d9a:	2301      	movs	r3, #1
 8002d9c:	e02e      	b.n	8002dfc <I2C_IsAcknowledgeFailed+0xe0>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002d9e:	68fb      	ldr	r3, [r7, #12]
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	699b      	ldr	r3, [r3, #24]
 8002da4:	f003 0320 	and.w	r3, r3, #32
 8002da8:	2b20      	cmp	r3, #32
 8002daa:	d1d5      	bne.n	8002d58 <I2C_IsAcknowledgeFailed+0x3c>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002dac:	68fb      	ldr	r3, [r7, #12]
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	2210      	movs	r2, #16
 8002db2:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002db4:	68fb      	ldr	r3, [r7, #12]
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	2220      	movs	r2, #32
 8002dba:	61da      	str	r2, [r3, #28]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8002dbc:	68f8      	ldr	r0, [r7, #12]
 8002dbe:	f7ff fe61 	bl	8002a84 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002dc2:	68fb      	ldr	r3, [r7, #12]
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	6859      	ldr	r1, [r3, #4]
 8002dc8:	68fb      	ldr	r3, [r7, #12]
 8002dca:	681a      	ldr	r2, [r3, #0]
 8002dcc:	4b0d      	ldr	r3, [pc, #52]	; (8002e04 <I2C_IsAcknowledgeFailed+0xe8>)
 8002dce:	400b      	ands	r3, r1
 8002dd0:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8002dd2:	68fb      	ldr	r3, [r7, #12]
 8002dd4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002dd6:	f043 0204 	orr.w	r2, r3, #4
 8002dda:	68fb      	ldr	r3, [r7, #12]
 8002ddc:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8002dde:	68fb      	ldr	r3, [r7, #12]
 8002de0:	2220      	movs	r2, #32
 8002de2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002de6:	68fb      	ldr	r3, [r7, #12]
 8002de8:	2200      	movs	r2, #0
 8002dea:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002dee:	68fb      	ldr	r3, [r7, #12]
 8002df0:	2200      	movs	r2, #0
 8002df2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 8002df6:	2301      	movs	r3, #1
 8002df8:	e000      	b.n	8002dfc <I2C_IsAcknowledgeFailed+0xe0>
  }
  return HAL_OK;
 8002dfa:	2300      	movs	r3, #0
}
 8002dfc:	4618      	mov	r0, r3
 8002dfe:	3710      	adds	r7, #16
 8002e00:	46bd      	mov	sp, r7
 8002e02:	bd80      	pop	{r7, pc}
 8002e04:	fe00e800 	.word	0xfe00e800

08002e08 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8002e08:	b480      	push	{r7}
 8002e0a:	b085      	sub	sp, #20
 8002e0c:	af00      	add	r7, sp, #0
 8002e0e:	60f8      	str	r0, [r7, #12]
 8002e10:	607b      	str	r3, [r7, #4]
 8002e12:	460b      	mov	r3, r1
 8002e14:	817b      	strh	r3, [r7, #10]
 8002e16:	4613      	mov	r3, r2
 8002e18:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2,
 8002e1a:	68fb      	ldr	r3, [r7, #12]
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	685a      	ldr	r2, [r3, #4]
 8002e20:	69bb      	ldr	r3, [r7, #24]
 8002e22:	0d5b      	lsrs	r3, r3, #21
 8002e24:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8002e28:	4b0d      	ldr	r3, [pc, #52]	; (8002e60 <I2C_TransferConfig+0x58>)
 8002e2a:	430b      	orrs	r3, r1
 8002e2c:	43db      	mvns	r3, r3
 8002e2e:	ea02 0103 	and.w	r1, r2, r3
 8002e32:	897b      	ldrh	r3, [r7, #10]
 8002e34:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8002e38:	7a7b      	ldrb	r3, [r7, #9]
 8002e3a:	041b      	lsls	r3, r3, #16
 8002e3c:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8002e40:	431a      	orrs	r2, r3
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	431a      	orrs	r2, r3
 8002e46:	69bb      	ldr	r3, [r7, #24]
 8002e48:	431a      	orrs	r2, r3
 8002e4a:	68fb      	ldr	r3, [r7, #12]
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	430a      	orrs	r2, r1
 8002e50:	605a      	str	r2, [r3, #4]
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), \
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
                        (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
                        (uint32_t)Mode | (uint32_t)Request));
}
 8002e52:	bf00      	nop
 8002e54:	3714      	adds	r7, #20
 8002e56:	46bd      	mov	sp, r7
 8002e58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e5c:	4770      	bx	lr
 8002e5e:	bf00      	nop
 8002e60:	03ff63ff 	.word	0x03ff63ff

08002e64 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8002e64:	b480      	push	{r7}
 8002e66:	b083      	sub	sp, #12
 8002e68:	af00      	add	r7, sp, #0
 8002e6a:	6078      	str	r0, [r7, #4]
 8002e6c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002e74:	b2db      	uxtb	r3, r3
 8002e76:	2b20      	cmp	r3, #32
 8002e78:	d138      	bne.n	8002eec <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002e80:	2b01      	cmp	r3, #1
 8002e82:	d101      	bne.n	8002e88 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8002e84:	2302      	movs	r3, #2
 8002e86:	e032      	b.n	8002eee <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	2201      	movs	r2, #1
 8002e8c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	2224      	movs	r2, #36	; 0x24
 8002e94:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	681a      	ldr	r2, [r3, #0]
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	f022 0201 	bic.w	r2, r2, #1
 8002ea6:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	681a      	ldr	r2, [r3, #0]
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8002eb6:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	6819      	ldr	r1, [r3, #0]
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	683a      	ldr	r2, [r7, #0]
 8002ec4:	430a      	orrs	r2, r1
 8002ec6:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	681a      	ldr	r2, [r3, #0]
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	f042 0201 	orr.w	r2, r2, #1
 8002ed6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	2220      	movs	r2, #32
 8002edc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	2200      	movs	r2, #0
 8002ee4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8002ee8:	2300      	movs	r3, #0
 8002eea:	e000      	b.n	8002eee <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8002eec:	2302      	movs	r3, #2
  }
}
 8002eee:	4618      	mov	r0, r3
 8002ef0:	370c      	adds	r7, #12
 8002ef2:	46bd      	mov	sp, r7
 8002ef4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ef8:	4770      	bx	lr

08002efa <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8002efa:	b480      	push	{r7}
 8002efc:	b085      	sub	sp, #20
 8002efe:	af00      	add	r7, sp, #0
 8002f00:	6078      	str	r0, [r7, #4]
 8002f02:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002f0a:	b2db      	uxtb	r3, r3
 8002f0c:	2b20      	cmp	r3, #32
 8002f0e:	d139      	bne.n	8002f84 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002f16:	2b01      	cmp	r3, #1
 8002f18:	d101      	bne.n	8002f1e <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8002f1a:	2302      	movs	r3, #2
 8002f1c:	e033      	b.n	8002f86 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	2201      	movs	r2, #1
 8002f22:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	2224      	movs	r2, #36	; 0x24
 8002f2a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	681a      	ldr	r2, [r3, #0]
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	f022 0201 	bic.w	r2, r2, #1
 8002f3c:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8002f46:	68fb      	ldr	r3, [r7, #12]
 8002f48:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8002f4c:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8002f4e:	683b      	ldr	r3, [r7, #0]
 8002f50:	021b      	lsls	r3, r3, #8
 8002f52:	68fa      	ldr	r2, [r7, #12]
 8002f54:	4313      	orrs	r3, r2
 8002f56:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	68fa      	ldr	r2, [r7, #12]
 8002f5e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	681a      	ldr	r2, [r3, #0]
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	f042 0201 	orr.w	r2, r2, #1
 8002f6e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	2220      	movs	r2, #32
 8002f74:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	2200      	movs	r2, #0
 8002f7c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8002f80:	2300      	movs	r3, #0
 8002f82:	e000      	b.n	8002f86 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8002f84:	2302      	movs	r3, #2
  }
}
 8002f86:	4618      	mov	r0, r3
 8002f88:	3714      	adds	r7, #20
 8002f8a:	46bd      	mov	sp, r7
 8002f8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f90:	4770      	bx	lr
	...

08002f94 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002f94:	b580      	push	{r7, lr}
 8002f96:	f5ad 7d00 	sub.w	sp, sp, #512	; 0x200
 8002f9a:	af00      	add	r7, sp, #0
 8002f9c:	1d3b      	adds	r3, r7, #4
 8002f9e:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002fa0:	1d3b      	adds	r3, r7, #4
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	2b00      	cmp	r3, #0
 8002fa6:	d102      	bne.n	8002fae <HAL_RCC_OscConfig+0x1a>
  {
    return HAL_ERROR;
 8002fa8:	2301      	movs	r3, #1
 8002faa:	f000 bef4 	b.w	8003d96 <HAL_RCC_OscConfig+0xe02>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002fae:	1d3b      	adds	r3, r7, #4
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	f003 0301 	and.w	r3, r3, #1
 8002fb8:	2b00      	cmp	r3, #0
 8002fba:	f000 816a 	beq.w	8003292 <HAL_RCC_OscConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8002fbe:	4bb3      	ldr	r3, [pc, #716]	; (800328c <HAL_RCC_OscConfig+0x2f8>)
 8002fc0:	685b      	ldr	r3, [r3, #4]
 8002fc2:	f003 030c 	and.w	r3, r3, #12
 8002fc6:	2b04      	cmp	r3, #4
 8002fc8:	d00c      	beq.n	8002fe4 <HAL_RCC_OscConfig+0x50>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002fca:	4bb0      	ldr	r3, [pc, #704]	; (800328c <HAL_RCC_OscConfig+0x2f8>)
 8002fcc:	685b      	ldr	r3, [r3, #4]
 8002fce:	f003 030c 	and.w	r3, r3, #12
 8002fd2:	2b08      	cmp	r3, #8
 8002fd4:	d159      	bne.n	800308a <HAL_RCC_OscConfig+0xf6>
 8002fd6:	4bad      	ldr	r3, [pc, #692]	; (800328c <HAL_RCC_OscConfig+0x2f8>)
 8002fd8:	685b      	ldr	r3, [r3, #4]
 8002fda:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002fde:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002fe2:	d152      	bne.n	800308a <HAL_RCC_OscConfig+0xf6>
 8002fe4:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002fe8:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002fec:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
 8002ff0:	fa93 f3a3 	rbit	r3, r3
 8002ff4:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8002ff8:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002ffc:	fab3 f383 	clz	r3, r3
 8003000:	b2db      	uxtb	r3, r3
 8003002:	095b      	lsrs	r3, r3, #5
 8003004:	b2db      	uxtb	r3, r3
 8003006:	f043 0301 	orr.w	r3, r3, #1
 800300a:	b2db      	uxtb	r3, r3
 800300c:	2b01      	cmp	r3, #1
 800300e:	d102      	bne.n	8003016 <HAL_RCC_OscConfig+0x82>
 8003010:	4b9e      	ldr	r3, [pc, #632]	; (800328c <HAL_RCC_OscConfig+0x2f8>)
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	e015      	b.n	8003042 <HAL_RCC_OscConfig+0xae>
 8003016:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800301a:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800301e:	f8d7 31e8 	ldr.w	r3, [r7, #488]	; 0x1e8
 8003022:	fa93 f3a3 	rbit	r3, r3
 8003026:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 800302a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800302e:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 8003032:	f8d7 31e0 	ldr.w	r3, [r7, #480]	; 0x1e0
 8003036:	fa93 f3a3 	rbit	r3, r3
 800303a:	f8c7 31dc 	str.w	r3, [r7, #476]	; 0x1dc
 800303e:	4b93      	ldr	r3, [pc, #588]	; (800328c <HAL_RCC_OscConfig+0x2f8>)
 8003040:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003042:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8003046:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
 800304a:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 800304e:	fa92 f2a2 	rbit	r2, r2
 8003052:	f8c7 21d4 	str.w	r2, [r7, #468]	; 0x1d4
  return result;
 8003056:	f8d7 21d4 	ldr.w	r2, [r7, #468]	; 0x1d4
 800305a:	fab2 f282 	clz	r2, r2
 800305e:	b2d2      	uxtb	r2, r2
 8003060:	f042 0220 	orr.w	r2, r2, #32
 8003064:	b2d2      	uxtb	r2, r2
 8003066:	f002 021f 	and.w	r2, r2, #31
 800306a:	2101      	movs	r1, #1
 800306c:	fa01 f202 	lsl.w	r2, r1, r2
 8003070:	4013      	ands	r3, r2
 8003072:	2b00      	cmp	r3, #0
 8003074:	f000 810c 	beq.w	8003290 <HAL_RCC_OscConfig+0x2fc>
 8003078:	1d3b      	adds	r3, r7, #4
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	685b      	ldr	r3, [r3, #4]
 800307e:	2b00      	cmp	r3, #0
 8003080:	f040 8106 	bne.w	8003290 <HAL_RCC_OscConfig+0x2fc>
      {
        return HAL_ERROR;
 8003084:	2301      	movs	r3, #1
 8003086:	f000 be86 	b.w	8003d96 <HAL_RCC_OscConfig+0xe02>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800308a:	1d3b      	adds	r3, r7, #4
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	685b      	ldr	r3, [r3, #4]
 8003090:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003094:	d106      	bne.n	80030a4 <HAL_RCC_OscConfig+0x110>
 8003096:	4b7d      	ldr	r3, [pc, #500]	; (800328c <HAL_RCC_OscConfig+0x2f8>)
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	4a7c      	ldr	r2, [pc, #496]	; (800328c <HAL_RCC_OscConfig+0x2f8>)
 800309c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80030a0:	6013      	str	r3, [r2, #0]
 80030a2:	e030      	b.n	8003106 <HAL_RCC_OscConfig+0x172>
 80030a4:	1d3b      	adds	r3, r7, #4
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	685b      	ldr	r3, [r3, #4]
 80030aa:	2b00      	cmp	r3, #0
 80030ac:	d10c      	bne.n	80030c8 <HAL_RCC_OscConfig+0x134>
 80030ae:	4b77      	ldr	r3, [pc, #476]	; (800328c <HAL_RCC_OscConfig+0x2f8>)
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	4a76      	ldr	r2, [pc, #472]	; (800328c <HAL_RCC_OscConfig+0x2f8>)
 80030b4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80030b8:	6013      	str	r3, [r2, #0]
 80030ba:	4b74      	ldr	r3, [pc, #464]	; (800328c <HAL_RCC_OscConfig+0x2f8>)
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	4a73      	ldr	r2, [pc, #460]	; (800328c <HAL_RCC_OscConfig+0x2f8>)
 80030c0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80030c4:	6013      	str	r3, [r2, #0]
 80030c6:	e01e      	b.n	8003106 <HAL_RCC_OscConfig+0x172>
 80030c8:	1d3b      	adds	r3, r7, #4
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	685b      	ldr	r3, [r3, #4]
 80030ce:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80030d2:	d10c      	bne.n	80030ee <HAL_RCC_OscConfig+0x15a>
 80030d4:	4b6d      	ldr	r3, [pc, #436]	; (800328c <HAL_RCC_OscConfig+0x2f8>)
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	4a6c      	ldr	r2, [pc, #432]	; (800328c <HAL_RCC_OscConfig+0x2f8>)
 80030da:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80030de:	6013      	str	r3, [r2, #0]
 80030e0:	4b6a      	ldr	r3, [pc, #424]	; (800328c <HAL_RCC_OscConfig+0x2f8>)
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	4a69      	ldr	r2, [pc, #420]	; (800328c <HAL_RCC_OscConfig+0x2f8>)
 80030e6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80030ea:	6013      	str	r3, [r2, #0]
 80030ec:	e00b      	b.n	8003106 <HAL_RCC_OscConfig+0x172>
 80030ee:	4b67      	ldr	r3, [pc, #412]	; (800328c <HAL_RCC_OscConfig+0x2f8>)
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	4a66      	ldr	r2, [pc, #408]	; (800328c <HAL_RCC_OscConfig+0x2f8>)
 80030f4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80030f8:	6013      	str	r3, [r2, #0]
 80030fa:	4b64      	ldr	r3, [pc, #400]	; (800328c <HAL_RCC_OscConfig+0x2f8>)
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	4a63      	ldr	r2, [pc, #396]	; (800328c <HAL_RCC_OscConfig+0x2f8>)
 8003100:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003104:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8003106:	4b61      	ldr	r3, [pc, #388]	; (800328c <HAL_RCC_OscConfig+0x2f8>)
 8003108:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800310a:	f023 020f 	bic.w	r2, r3, #15
 800310e:	1d3b      	adds	r3, r7, #4
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	689b      	ldr	r3, [r3, #8]
 8003114:	495d      	ldr	r1, [pc, #372]	; (800328c <HAL_RCC_OscConfig+0x2f8>)
 8003116:	4313      	orrs	r3, r2
 8003118:	62cb      	str	r3, [r1, #44]	; 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800311a:	1d3b      	adds	r3, r7, #4
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	685b      	ldr	r3, [r3, #4]
 8003120:	2b00      	cmp	r3, #0
 8003122:	d059      	beq.n	80031d8 <HAL_RCC_OscConfig+0x244>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003124:	f7fe ff50 	bl	8001fc8 <HAL_GetTick>
 8003128:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800312c:	e00a      	b.n	8003144 <HAL_RCC_OscConfig+0x1b0>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800312e:	f7fe ff4b 	bl	8001fc8 <HAL_GetTick>
 8003132:	4602      	mov	r2, r0
 8003134:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8003138:	1ad3      	subs	r3, r2, r3
 800313a:	2b64      	cmp	r3, #100	; 0x64
 800313c:	d902      	bls.n	8003144 <HAL_RCC_OscConfig+0x1b0>
          {
            return HAL_TIMEOUT;
 800313e:	2303      	movs	r3, #3
 8003140:	f000 be29 	b.w	8003d96 <HAL_RCC_OscConfig+0xe02>
 8003144:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003148:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800314c:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
 8003150:	fa93 f3a3 	rbit	r3, r3
 8003154:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
  return result;
 8003158:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800315c:	fab3 f383 	clz	r3, r3
 8003160:	b2db      	uxtb	r3, r3
 8003162:	095b      	lsrs	r3, r3, #5
 8003164:	b2db      	uxtb	r3, r3
 8003166:	f043 0301 	orr.w	r3, r3, #1
 800316a:	b2db      	uxtb	r3, r3
 800316c:	2b01      	cmp	r3, #1
 800316e:	d102      	bne.n	8003176 <HAL_RCC_OscConfig+0x1e2>
 8003170:	4b46      	ldr	r3, [pc, #280]	; (800328c <HAL_RCC_OscConfig+0x2f8>)
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	e015      	b.n	80031a2 <HAL_RCC_OscConfig+0x20e>
 8003176:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800317a:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800317e:	f8d7 31c8 	ldr.w	r3, [r7, #456]	; 0x1c8
 8003182:	fa93 f3a3 	rbit	r3, r3
 8003186:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 800318a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800318e:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 8003192:	f8d7 31c0 	ldr.w	r3, [r7, #448]	; 0x1c0
 8003196:	fa93 f3a3 	rbit	r3, r3
 800319a:	f8c7 31bc 	str.w	r3, [r7, #444]	; 0x1bc
 800319e:	4b3b      	ldr	r3, [pc, #236]	; (800328c <HAL_RCC_OscConfig+0x2f8>)
 80031a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031a2:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80031a6:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
 80031aa:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 80031ae:	fa92 f2a2 	rbit	r2, r2
 80031b2:	f8c7 21b4 	str.w	r2, [r7, #436]	; 0x1b4
  return result;
 80031b6:	f8d7 21b4 	ldr.w	r2, [r7, #436]	; 0x1b4
 80031ba:	fab2 f282 	clz	r2, r2
 80031be:	b2d2      	uxtb	r2, r2
 80031c0:	f042 0220 	orr.w	r2, r2, #32
 80031c4:	b2d2      	uxtb	r2, r2
 80031c6:	f002 021f 	and.w	r2, r2, #31
 80031ca:	2101      	movs	r1, #1
 80031cc:	fa01 f202 	lsl.w	r2, r1, r2
 80031d0:	4013      	ands	r3, r2
 80031d2:	2b00      	cmp	r3, #0
 80031d4:	d0ab      	beq.n	800312e <HAL_RCC_OscConfig+0x19a>
 80031d6:	e05c      	b.n	8003292 <HAL_RCC_OscConfig+0x2fe>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80031d8:	f7fe fef6 	bl	8001fc8 <HAL_GetTick>
 80031dc:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80031e0:	e00a      	b.n	80031f8 <HAL_RCC_OscConfig+0x264>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80031e2:	f7fe fef1 	bl	8001fc8 <HAL_GetTick>
 80031e6:	4602      	mov	r2, r0
 80031e8:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80031ec:	1ad3      	subs	r3, r2, r3
 80031ee:	2b64      	cmp	r3, #100	; 0x64
 80031f0:	d902      	bls.n	80031f8 <HAL_RCC_OscConfig+0x264>
          {
            return HAL_TIMEOUT;
 80031f2:	2303      	movs	r3, #3
 80031f4:	f000 bdcf 	b.w	8003d96 <HAL_RCC_OscConfig+0xe02>
 80031f8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80031fc:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003200:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
 8003204:	fa93 f3a3 	rbit	r3, r3
 8003208:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
  return result;
 800320c:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003210:	fab3 f383 	clz	r3, r3
 8003214:	b2db      	uxtb	r3, r3
 8003216:	095b      	lsrs	r3, r3, #5
 8003218:	b2db      	uxtb	r3, r3
 800321a:	f043 0301 	orr.w	r3, r3, #1
 800321e:	b2db      	uxtb	r3, r3
 8003220:	2b01      	cmp	r3, #1
 8003222:	d102      	bne.n	800322a <HAL_RCC_OscConfig+0x296>
 8003224:	4b19      	ldr	r3, [pc, #100]	; (800328c <HAL_RCC_OscConfig+0x2f8>)
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	e015      	b.n	8003256 <HAL_RCC_OscConfig+0x2c2>
 800322a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800322e:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003232:	f8d7 31a8 	ldr.w	r3, [r7, #424]	; 0x1a8
 8003236:	fa93 f3a3 	rbit	r3, r3
 800323a:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 800323e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003242:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 8003246:	f8d7 31a0 	ldr.w	r3, [r7, #416]	; 0x1a0
 800324a:	fa93 f3a3 	rbit	r3, r3
 800324e:	f8c7 319c 	str.w	r3, [r7, #412]	; 0x19c
 8003252:	4b0e      	ldr	r3, [pc, #56]	; (800328c <HAL_RCC_OscConfig+0x2f8>)
 8003254:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003256:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800325a:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
 800325e:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 8003262:	fa92 f2a2 	rbit	r2, r2
 8003266:	f8c7 2194 	str.w	r2, [r7, #404]	; 0x194
  return result;
 800326a:	f8d7 2194 	ldr.w	r2, [r7, #404]	; 0x194
 800326e:	fab2 f282 	clz	r2, r2
 8003272:	b2d2      	uxtb	r2, r2
 8003274:	f042 0220 	orr.w	r2, r2, #32
 8003278:	b2d2      	uxtb	r2, r2
 800327a:	f002 021f 	and.w	r2, r2, #31
 800327e:	2101      	movs	r1, #1
 8003280:	fa01 f202 	lsl.w	r2, r1, r2
 8003284:	4013      	ands	r3, r2
 8003286:	2b00      	cmp	r3, #0
 8003288:	d1ab      	bne.n	80031e2 <HAL_RCC_OscConfig+0x24e>
 800328a:	e002      	b.n	8003292 <HAL_RCC_OscConfig+0x2fe>
 800328c:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003290:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003292:	1d3b      	adds	r3, r7, #4
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	f003 0302 	and.w	r3, r3, #2
 800329c:	2b00      	cmp	r3, #0
 800329e:	f000 816f 	beq.w	8003580 <HAL_RCC_OscConfig+0x5ec>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 80032a2:	4bd0      	ldr	r3, [pc, #832]	; (80035e4 <HAL_RCC_OscConfig+0x650>)
 80032a4:	685b      	ldr	r3, [r3, #4]
 80032a6:	f003 030c 	and.w	r3, r3, #12
 80032aa:	2b00      	cmp	r3, #0
 80032ac:	d00b      	beq.n	80032c6 <HAL_RCC_OscConfig+0x332>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 80032ae:	4bcd      	ldr	r3, [pc, #820]	; (80035e4 <HAL_RCC_OscConfig+0x650>)
 80032b0:	685b      	ldr	r3, [r3, #4]
 80032b2:	f003 030c 	and.w	r3, r3, #12
 80032b6:	2b08      	cmp	r3, #8
 80032b8:	d16c      	bne.n	8003394 <HAL_RCC_OscConfig+0x400>
 80032ba:	4bca      	ldr	r3, [pc, #808]	; (80035e4 <HAL_RCC_OscConfig+0x650>)
 80032bc:	685b      	ldr	r3, [r3, #4]
 80032be:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80032c2:	2b00      	cmp	r3, #0
 80032c4:	d166      	bne.n	8003394 <HAL_RCC_OscConfig+0x400>
 80032c6:	2302      	movs	r3, #2
 80032c8:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80032cc:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
 80032d0:	fa93 f3a3 	rbit	r3, r3
 80032d4:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
  return result;
 80032d8:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80032dc:	fab3 f383 	clz	r3, r3
 80032e0:	b2db      	uxtb	r3, r3
 80032e2:	095b      	lsrs	r3, r3, #5
 80032e4:	b2db      	uxtb	r3, r3
 80032e6:	f043 0301 	orr.w	r3, r3, #1
 80032ea:	b2db      	uxtb	r3, r3
 80032ec:	2b01      	cmp	r3, #1
 80032ee:	d102      	bne.n	80032f6 <HAL_RCC_OscConfig+0x362>
 80032f0:	4bbc      	ldr	r3, [pc, #752]	; (80035e4 <HAL_RCC_OscConfig+0x650>)
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	e013      	b.n	800331e <HAL_RCC_OscConfig+0x38a>
 80032f6:	2302      	movs	r3, #2
 80032f8:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80032fc:	f8d7 3188 	ldr.w	r3, [r7, #392]	; 0x188
 8003300:	fa93 f3a3 	rbit	r3, r3
 8003304:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 8003308:	2302      	movs	r3, #2
 800330a:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 800330e:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8003312:	fa93 f3a3 	rbit	r3, r3
 8003316:	f8c7 317c 	str.w	r3, [r7, #380]	; 0x17c
 800331a:	4bb2      	ldr	r3, [pc, #712]	; (80035e4 <HAL_RCC_OscConfig+0x650>)
 800331c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800331e:	2202      	movs	r2, #2
 8003320:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
 8003324:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 8003328:	fa92 f2a2 	rbit	r2, r2
 800332c:	f8c7 2174 	str.w	r2, [r7, #372]	; 0x174
  return result;
 8003330:	f8d7 2174 	ldr.w	r2, [r7, #372]	; 0x174
 8003334:	fab2 f282 	clz	r2, r2
 8003338:	b2d2      	uxtb	r2, r2
 800333a:	f042 0220 	orr.w	r2, r2, #32
 800333e:	b2d2      	uxtb	r2, r2
 8003340:	f002 021f 	and.w	r2, r2, #31
 8003344:	2101      	movs	r1, #1
 8003346:	fa01 f202 	lsl.w	r2, r1, r2
 800334a:	4013      	ands	r3, r2
 800334c:	2b00      	cmp	r3, #0
 800334e:	d007      	beq.n	8003360 <HAL_RCC_OscConfig+0x3cc>
 8003350:	1d3b      	adds	r3, r7, #4
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	691b      	ldr	r3, [r3, #16]
 8003356:	2b01      	cmp	r3, #1
 8003358:	d002      	beq.n	8003360 <HAL_RCC_OscConfig+0x3cc>
      {
        return HAL_ERROR;
 800335a:	2301      	movs	r3, #1
 800335c:	f000 bd1b 	b.w	8003d96 <HAL_RCC_OscConfig+0xe02>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003360:	4ba0      	ldr	r3, [pc, #640]	; (80035e4 <HAL_RCC_OscConfig+0x650>)
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003368:	1d3b      	adds	r3, r7, #4
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	695b      	ldr	r3, [r3, #20]
 800336e:	21f8      	movs	r1, #248	; 0xf8
 8003370:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003374:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 8003378:	fa91 f1a1 	rbit	r1, r1
 800337c:	f8c7 116c 	str.w	r1, [r7, #364]	; 0x16c
  return result;
 8003380:	f8d7 116c 	ldr.w	r1, [r7, #364]	; 0x16c
 8003384:	fab1 f181 	clz	r1, r1
 8003388:	b2c9      	uxtb	r1, r1
 800338a:	408b      	lsls	r3, r1
 800338c:	4995      	ldr	r1, [pc, #596]	; (80035e4 <HAL_RCC_OscConfig+0x650>)
 800338e:	4313      	orrs	r3, r2
 8003390:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003392:	e0f5      	b.n	8003580 <HAL_RCC_OscConfig+0x5ec>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003394:	1d3b      	adds	r3, r7, #4
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	691b      	ldr	r3, [r3, #16]
 800339a:	2b00      	cmp	r3, #0
 800339c:	f000 8085 	beq.w	80034aa <HAL_RCC_OscConfig+0x516>
 80033a0:	2301      	movs	r3, #1
 80033a2:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80033a6:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
 80033aa:	fa93 f3a3 	rbit	r3, r3
 80033ae:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
  return result;
 80033b2:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80033b6:	fab3 f383 	clz	r3, r3
 80033ba:	b2db      	uxtb	r3, r3
 80033bc:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80033c0:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80033c4:	009b      	lsls	r3, r3, #2
 80033c6:	461a      	mov	r2, r3
 80033c8:	2301      	movs	r3, #1
 80033ca:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80033cc:	f7fe fdfc 	bl	8001fc8 <HAL_GetTick>
 80033d0:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80033d4:	e00a      	b.n	80033ec <HAL_RCC_OscConfig+0x458>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80033d6:	f7fe fdf7 	bl	8001fc8 <HAL_GetTick>
 80033da:	4602      	mov	r2, r0
 80033dc:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80033e0:	1ad3      	subs	r3, r2, r3
 80033e2:	2b02      	cmp	r3, #2
 80033e4:	d902      	bls.n	80033ec <HAL_RCC_OscConfig+0x458>
          {
            return HAL_TIMEOUT;
 80033e6:	2303      	movs	r3, #3
 80033e8:	f000 bcd5 	b.w	8003d96 <HAL_RCC_OscConfig+0xe02>
 80033ec:	2302      	movs	r3, #2
 80033ee:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80033f2:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
 80033f6:	fa93 f3a3 	rbit	r3, r3
 80033fa:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
  return result;
 80033fe:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003402:	fab3 f383 	clz	r3, r3
 8003406:	b2db      	uxtb	r3, r3
 8003408:	095b      	lsrs	r3, r3, #5
 800340a:	b2db      	uxtb	r3, r3
 800340c:	f043 0301 	orr.w	r3, r3, #1
 8003410:	b2db      	uxtb	r3, r3
 8003412:	2b01      	cmp	r3, #1
 8003414:	d102      	bne.n	800341c <HAL_RCC_OscConfig+0x488>
 8003416:	4b73      	ldr	r3, [pc, #460]	; (80035e4 <HAL_RCC_OscConfig+0x650>)
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	e013      	b.n	8003444 <HAL_RCC_OscConfig+0x4b0>
 800341c:	2302      	movs	r3, #2
 800341e:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003422:	f8d7 3158 	ldr.w	r3, [r7, #344]	; 0x158
 8003426:	fa93 f3a3 	rbit	r3, r3
 800342a:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 800342e:	2302      	movs	r3, #2
 8003430:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 8003434:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 8003438:	fa93 f3a3 	rbit	r3, r3
 800343c:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
 8003440:	4b68      	ldr	r3, [pc, #416]	; (80035e4 <HAL_RCC_OscConfig+0x650>)
 8003442:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003444:	2202      	movs	r2, #2
 8003446:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
 800344a:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 800344e:	fa92 f2a2 	rbit	r2, r2
 8003452:	f8c7 2144 	str.w	r2, [r7, #324]	; 0x144
  return result;
 8003456:	f8d7 2144 	ldr.w	r2, [r7, #324]	; 0x144
 800345a:	fab2 f282 	clz	r2, r2
 800345e:	b2d2      	uxtb	r2, r2
 8003460:	f042 0220 	orr.w	r2, r2, #32
 8003464:	b2d2      	uxtb	r2, r2
 8003466:	f002 021f 	and.w	r2, r2, #31
 800346a:	2101      	movs	r1, #1
 800346c:	fa01 f202 	lsl.w	r2, r1, r2
 8003470:	4013      	ands	r3, r2
 8003472:	2b00      	cmp	r3, #0
 8003474:	d0af      	beq.n	80033d6 <HAL_RCC_OscConfig+0x442>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003476:	4b5b      	ldr	r3, [pc, #364]	; (80035e4 <HAL_RCC_OscConfig+0x650>)
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800347e:	1d3b      	adds	r3, r7, #4
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	695b      	ldr	r3, [r3, #20]
 8003484:	21f8      	movs	r1, #248	; 0xf8
 8003486:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800348a:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 800348e:	fa91 f1a1 	rbit	r1, r1
 8003492:	f8c7 113c 	str.w	r1, [r7, #316]	; 0x13c
  return result;
 8003496:	f8d7 113c 	ldr.w	r1, [r7, #316]	; 0x13c
 800349a:	fab1 f181 	clz	r1, r1
 800349e:	b2c9      	uxtb	r1, r1
 80034a0:	408b      	lsls	r3, r1
 80034a2:	4950      	ldr	r1, [pc, #320]	; (80035e4 <HAL_RCC_OscConfig+0x650>)
 80034a4:	4313      	orrs	r3, r2
 80034a6:	600b      	str	r3, [r1, #0]
 80034a8:	e06a      	b.n	8003580 <HAL_RCC_OscConfig+0x5ec>
 80034aa:	2301      	movs	r3, #1
 80034ac:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80034b0:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 80034b4:	fa93 f3a3 	rbit	r3, r3
 80034b8:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
  return result;
 80034bc:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80034c0:	fab3 f383 	clz	r3, r3
 80034c4:	b2db      	uxtb	r3, r3
 80034c6:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80034ca:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80034ce:	009b      	lsls	r3, r3, #2
 80034d0:	461a      	mov	r2, r3
 80034d2:	2300      	movs	r3, #0
 80034d4:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80034d6:	f7fe fd77 	bl	8001fc8 <HAL_GetTick>
 80034da:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80034de:	e00a      	b.n	80034f6 <HAL_RCC_OscConfig+0x562>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80034e0:	f7fe fd72 	bl	8001fc8 <HAL_GetTick>
 80034e4:	4602      	mov	r2, r0
 80034e6:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80034ea:	1ad3      	subs	r3, r2, r3
 80034ec:	2b02      	cmp	r3, #2
 80034ee:	d902      	bls.n	80034f6 <HAL_RCC_OscConfig+0x562>
          {
            return HAL_TIMEOUT;
 80034f0:	2303      	movs	r3, #3
 80034f2:	f000 bc50 	b.w	8003d96 <HAL_RCC_OscConfig+0xe02>
 80034f6:	2302      	movs	r3, #2
 80034f8:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80034fc:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8003500:	fa93 f3a3 	rbit	r3, r3
 8003504:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  return result;
 8003508:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800350c:	fab3 f383 	clz	r3, r3
 8003510:	b2db      	uxtb	r3, r3
 8003512:	095b      	lsrs	r3, r3, #5
 8003514:	b2db      	uxtb	r3, r3
 8003516:	f043 0301 	orr.w	r3, r3, #1
 800351a:	b2db      	uxtb	r3, r3
 800351c:	2b01      	cmp	r3, #1
 800351e:	d102      	bne.n	8003526 <HAL_RCC_OscConfig+0x592>
 8003520:	4b30      	ldr	r3, [pc, #192]	; (80035e4 <HAL_RCC_OscConfig+0x650>)
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	e013      	b.n	800354e <HAL_RCC_OscConfig+0x5ba>
 8003526:	2302      	movs	r3, #2
 8003528:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800352c:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8003530:	fa93 f3a3 	rbit	r3, r3
 8003534:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8003538:	2302      	movs	r3, #2
 800353a:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 800353e:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8003542:	fa93 f3a3 	rbit	r3, r3
 8003546:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 800354a:	4b26      	ldr	r3, [pc, #152]	; (80035e4 <HAL_RCC_OscConfig+0x650>)
 800354c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800354e:	2202      	movs	r2, #2
 8003550:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
 8003554:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 8003558:	fa92 f2a2 	rbit	r2, r2
 800355c:	f8c7 2114 	str.w	r2, [r7, #276]	; 0x114
  return result;
 8003560:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 8003564:	fab2 f282 	clz	r2, r2
 8003568:	b2d2      	uxtb	r2, r2
 800356a:	f042 0220 	orr.w	r2, r2, #32
 800356e:	b2d2      	uxtb	r2, r2
 8003570:	f002 021f 	and.w	r2, r2, #31
 8003574:	2101      	movs	r1, #1
 8003576:	fa01 f202 	lsl.w	r2, r1, r2
 800357a:	4013      	ands	r3, r2
 800357c:	2b00      	cmp	r3, #0
 800357e:	d1af      	bne.n	80034e0 <HAL_RCC_OscConfig+0x54c>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003580:	1d3b      	adds	r3, r7, #4
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	f003 0308 	and.w	r3, r3, #8
 800358a:	2b00      	cmp	r3, #0
 800358c:	f000 80da 	beq.w	8003744 <HAL_RCC_OscConfig+0x7b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003590:	1d3b      	adds	r3, r7, #4
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	699b      	ldr	r3, [r3, #24]
 8003596:	2b00      	cmp	r3, #0
 8003598:	d069      	beq.n	800366e <HAL_RCC_OscConfig+0x6da>
 800359a:	2301      	movs	r3, #1
 800359c:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80035a0:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 80035a4:	fa93 f3a3 	rbit	r3, r3
 80035a8:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
  return result;
 80035ac:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80035b0:	fab3 f383 	clz	r3, r3
 80035b4:	b2db      	uxtb	r3, r3
 80035b6:	461a      	mov	r2, r3
 80035b8:	4b0b      	ldr	r3, [pc, #44]	; (80035e8 <HAL_RCC_OscConfig+0x654>)
 80035ba:	4413      	add	r3, r2
 80035bc:	009b      	lsls	r3, r3, #2
 80035be:	461a      	mov	r2, r3
 80035c0:	2301      	movs	r3, #1
 80035c2:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80035c4:	f7fe fd00 	bl	8001fc8 <HAL_GetTick>
 80035c8:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80035cc:	e00e      	b.n	80035ec <HAL_RCC_OscConfig+0x658>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80035ce:	f7fe fcfb 	bl	8001fc8 <HAL_GetTick>
 80035d2:	4602      	mov	r2, r0
 80035d4:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80035d8:	1ad3      	subs	r3, r2, r3
 80035da:	2b02      	cmp	r3, #2
 80035dc:	d906      	bls.n	80035ec <HAL_RCC_OscConfig+0x658>
        {
          return HAL_TIMEOUT;
 80035de:	2303      	movs	r3, #3
 80035e0:	e3d9      	b.n	8003d96 <HAL_RCC_OscConfig+0xe02>
 80035e2:	bf00      	nop
 80035e4:	40021000 	.word	0x40021000
 80035e8:	10908120 	.word	0x10908120
 80035ec:	2302      	movs	r3, #2
 80035ee:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80035f2:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 80035f6:	fa93 f3a3 	rbit	r3, r3
 80035fa:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 80035fe:	f507 7380 	add.w	r3, r7, #256	; 0x100
 8003602:	2202      	movs	r2, #2
 8003604:	601a      	str	r2, [r3, #0]
 8003606:	f507 7380 	add.w	r3, r7, #256	; 0x100
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	fa93 f2a3 	rbit	r2, r3
 8003610:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 8003614:	601a      	str	r2, [r3, #0]
 8003616:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 800361a:	2202      	movs	r2, #2
 800361c:	601a      	str	r2, [r3, #0]
 800361e:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	fa93 f2a3 	rbit	r2, r3
 8003628:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 800362c:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800362e:	4ba5      	ldr	r3, [pc, #660]	; (80038c4 <HAL_RCC_OscConfig+0x930>)
 8003630:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003632:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 8003636:	2102      	movs	r1, #2
 8003638:	6019      	str	r1, [r3, #0]
 800363a:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	fa93 f1a3 	rbit	r1, r3
 8003644:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8003648:	6019      	str	r1, [r3, #0]
  return result;
 800364a:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	fab3 f383 	clz	r3, r3
 8003654:	b2db      	uxtb	r3, r3
 8003656:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 800365a:	b2db      	uxtb	r3, r3
 800365c:	f003 031f 	and.w	r3, r3, #31
 8003660:	2101      	movs	r1, #1
 8003662:	fa01 f303 	lsl.w	r3, r1, r3
 8003666:	4013      	ands	r3, r2
 8003668:	2b00      	cmp	r3, #0
 800366a:	d0b0      	beq.n	80035ce <HAL_RCC_OscConfig+0x63a>
 800366c:	e06a      	b.n	8003744 <HAL_RCC_OscConfig+0x7b0>
 800366e:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 8003672:	2201      	movs	r2, #1
 8003674:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003676:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	fa93 f2a3 	rbit	r2, r3
 8003680:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8003684:	601a      	str	r2, [r3, #0]
  return result;
 8003686:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 800368a:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800368c:	fab3 f383 	clz	r3, r3
 8003690:	b2db      	uxtb	r3, r3
 8003692:	461a      	mov	r2, r3
 8003694:	4b8c      	ldr	r3, [pc, #560]	; (80038c8 <HAL_RCC_OscConfig+0x934>)
 8003696:	4413      	add	r3, r2
 8003698:	009b      	lsls	r3, r3, #2
 800369a:	461a      	mov	r2, r3
 800369c:	2300      	movs	r3, #0
 800369e:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80036a0:	f7fe fc92 	bl	8001fc8 <HAL_GetTick>
 80036a4:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80036a8:	e009      	b.n	80036be <HAL_RCC_OscConfig+0x72a>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80036aa:	f7fe fc8d 	bl	8001fc8 <HAL_GetTick>
 80036ae:	4602      	mov	r2, r0
 80036b0:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80036b4:	1ad3      	subs	r3, r2, r3
 80036b6:	2b02      	cmp	r3, #2
 80036b8:	d901      	bls.n	80036be <HAL_RCC_OscConfig+0x72a>
        {
          return HAL_TIMEOUT;
 80036ba:	2303      	movs	r3, #3
 80036bc:	e36b      	b.n	8003d96 <HAL_RCC_OscConfig+0xe02>
 80036be:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 80036c2:	2202      	movs	r2, #2
 80036c4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80036c6:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	fa93 f2a3 	rbit	r2, r3
 80036d0:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 80036d4:	601a      	str	r2, [r3, #0]
 80036d6:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 80036da:	2202      	movs	r2, #2
 80036dc:	601a      	str	r2, [r3, #0]
 80036de:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	fa93 f2a3 	rbit	r2, r3
 80036e8:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 80036ec:	601a      	str	r2, [r3, #0]
 80036ee:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 80036f2:	2202      	movs	r2, #2
 80036f4:	601a      	str	r2, [r3, #0]
 80036f6:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	fa93 f2a3 	rbit	r2, r3
 8003700:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8003704:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003706:	4b6f      	ldr	r3, [pc, #444]	; (80038c4 <HAL_RCC_OscConfig+0x930>)
 8003708:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800370a:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 800370e:	2102      	movs	r1, #2
 8003710:	6019      	str	r1, [r3, #0]
 8003712:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	fa93 f1a3 	rbit	r1, r3
 800371c:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8003720:	6019      	str	r1, [r3, #0]
  return result;
 8003722:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	fab3 f383 	clz	r3, r3
 800372c:	b2db      	uxtb	r3, r3
 800372e:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8003732:	b2db      	uxtb	r3, r3
 8003734:	f003 031f 	and.w	r3, r3, #31
 8003738:	2101      	movs	r1, #1
 800373a:	fa01 f303 	lsl.w	r3, r1, r3
 800373e:	4013      	ands	r3, r2
 8003740:	2b00      	cmp	r3, #0
 8003742:	d1b2      	bne.n	80036aa <HAL_RCC_OscConfig+0x716>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003744:	1d3b      	adds	r3, r7, #4
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	f003 0304 	and.w	r3, r3, #4
 800374e:	2b00      	cmp	r3, #0
 8003750:	f000 8158 	beq.w	8003a04 <HAL_RCC_OscConfig+0xa70>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003754:	2300      	movs	r3, #0
 8003756:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800375a:	4b5a      	ldr	r3, [pc, #360]	; (80038c4 <HAL_RCC_OscConfig+0x930>)
 800375c:	69db      	ldr	r3, [r3, #28]
 800375e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003762:	2b00      	cmp	r3, #0
 8003764:	d112      	bne.n	800378c <HAL_RCC_OscConfig+0x7f8>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003766:	4b57      	ldr	r3, [pc, #348]	; (80038c4 <HAL_RCC_OscConfig+0x930>)
 8003768:	69db      	ldr	r3, [r3, #28]
 800376a:	4a56      	ldr	r2, [pc, #344]	; (80038c4 <HAL_RCC_OscConfig+0x930>)
 800376c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003770:	61d3      	str	r3, [r2, #28]
 8003772:	4b54      	ldr	r3, [pc, #336]	; (80038c4 <HAL_RCC_OscConfig+0x930>)
 8003774:	69db      	ldr	r3, [r3, #28]
 8003776:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 800377a:	f107 0308 	add.w	r3, r7, #8
 800377e:	601a      	str	r2, [r3, #0]
 8003780:	f107 0308 	add.w	r3, r7, #8
 8003784:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8003786:	2301      	movs	r3, #1
 8003788:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800378c:	4b4f      	ldr	r3, [pc, #316]	; (80038cc <HAL_RCC_OscConfig+0x938>)
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003794:	2b00      	cmp	r3, #0
 8003796:	d11a      	bne.n	80037ce <HAL_RCC_OscConfig+0x83a>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003798:	4b4c      	ldr	r3, [pc, #304]	; (80038cc <HAL_RCC_OscConfig+0x938>)
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	4a4b      	ldr	r2, [pc, #300]	; (80038cc <HAL_RCC_OscConfig+0x938>)
 800379e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80037a2:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80037a4:	f7fe fc10 	bl	8001fc8 <HAL_GetTick>
 80037a8:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80037ac:	e009      	b.n	80037c2 <HAL_RCC_OscConfig+0x82e>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80037ae:	f7fe fc0b 	bl	8001fc8 <HAL_GetTick>
 80037b2:	4602      	mov	r2, r0
 80037b4:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80037b8:	1ad3      	subs	r3, r2, r3
 80037ba:	2b64      	cmp	r3, #100	; 0x64
 80037bc:	d901      	bls.n	80037c2 <HAL_RCC_OscConfig+0x82e>
        {
          return HAL_TIMEOUT;
 80037be:	2303      	movs	r3, #3
 80037c0:	e2e9      	b.n	8003d96 <HAL_RCC_OscConfig+0xe02>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80037c2:	4b42      	ldr	r3, [pc, #264]	; (80038cc <HAL_RCC_OscConfig+0x938>)
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80037ca:	2b00      	cmp	r3, #0
 80037cc:	d0ef      	beq.n	80037ae <HAL_RCC_OscConfig+0x81a>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80037ce:	1d3b      	adds	r3, r7, #4
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	68db      	ldr	r3, [r3, #12]
 80037d4:	2b01      	cmp	r3, #1
 80037d6:	d106      	bne.n	80037e6 <HAL_RCC_OscConfig+0x852>
 80037d8:	4b3a      	ldr	r3, [pc, #232]	; (80038c4 <HAL_RCC_OscConfig+0x930>)
 80037da:	6a1b      	ldr	r3, [r3, #32]
 80037dc:	4a39      	ldr	r2, [pc, #228]	; (80038c4 <HAL_RCC_OscConfig+0x930>)
 80037de:	f043 0301 	orr.w	r3, r3, #1
 80037e2:	6213      	str	r3, [r2, #32]
 80037e4:	e02f      	b.n	8003846 <HAL_RCC_OscConfig+0x8b2>
 80037e6:	1d3b      	adds	r3, r7, #4
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	68db      	ldr	r3, [r3, #12]
 80037ec:	2b00      	cmp	r3, #0
 80037ee:	d10c      	bne.n	800380a <HAL_RCC_OscConfig+0x876>
 80037f0:	4b34      	ldr	r3, [pc, #208]	; (80038c4 <HAL_RCC_OscConfig+0x930>)
 80037f2:	6a1b      	ldr	r3, [r3, #32]
 80037f4:	4a33      	ldr	r2, [pc, #204]	; (80038c4 <HAL_RCC_OscConfig+0x930>)
 80037f6:	f023 0301 	bic.w	r3, r3, #1
 80037fa:	6213      	str	r3, [r2, #32]
 80037fc:	4b31      	ldr	r3, [pc, #196]	; (80038c4 <HAL_RCC_OscConfig+0x930>)
 80037fe:	6a1b      	ldr	r3, [r3, #32]
 8003800:	4a30      	ldr	r2, [pc, #192]	; (80038c4 <HAL_RCC_OscConfig+0x930>)
 8003802:	f023 0304 	bic.w	r3, r3, #4
 8003806:	6213      	str	r3, [r2, #32]
 8003808:	e01d      	b.n	8003846 <HAL_RCC_OscConfig+0x8b2>
 800380a:	1d3b      	adds	r3, r7, #4
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	68db      	ldr	r3, [r3, #12]
 8003810:	2b05      	cmp	r3, #5
 8003812:	d10c      	bne.n	800382e <HAL_RCC_OscConfig+0x89a>
 8003814:	4b2b      	ldr	r3, [pc, #172]	; (80038c4 <HAL_RCC_OscConfig+0x930>)
 8003816:	6a1b      	ldr	r3, [r3, #32]
 8003818:	4a2a      	ldr	r2, [pc, #168]	; (80038c4 <HAL_RCC_OscConfig+0x930>)
 800381a:	f043 0304 	orr.w	r3, r3, #4
 800381e:	6213      	str	r3, [r2, #32]
 8003820:	4b28      	ldr	r3, [pc, #160]	; (80038c4 <HAL_RCC_OscConfig+0x930>)
 8003822:	6a1b      	ldr	r3, [r3, #32]
 8003824:	4a27      	ldr	r2, [pc, #156]	; (80038c4 <HAL_RCC_OscConfig+0x930>)
 8003826:	f043 0301 	orr.w	r3, r3, #1
 800382a:	6213      	str	r3, [r2, #32]
 800382c:	e00b      	b.n	8003846 <HAL_RCC_OscConfig+0x8b2>
 800382e:	4b25      	ldr	r3, [pc, #148]	; (80038c4 <HAL_RCC_OscConfig+0x930>)
 8003830:	6a1b      	ldr	r3, [r3, #32]
 8003832:	4a24      	ldr	r2, [pc, #144]	; (80038c4 <HAL_RCC_OscConfig+0x930>)
 8003834:	f023 0301 	bic.w	r3, r3, #1
 8003838:	6213      	str	r3, [r2, #32]
 800383a:	4b22      	ldr	r3, [pc, #136]	; (80038c4 <HAL_RCC_OscConfig+0x930>)
 800383c:	6a1b      	ldr	r3, [r3, #32]
 800383e:	4a21      	ldr	r2, [pc, #132]	; (80038c4 <HAL_RCC_OscConfig+0x930>)
 8003840:	f023 0304 	bic.w	r3, r3, #4
 8003844:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003846:	1d3b      	adds	r3, r7, #4
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	68db      	ldr	r3, [r3, #12]
 800384c:	2b00      	cmp	r3, #0
 800384e:	d06b      	beq.n	8003928 <HAL_RCC_OscConfig+0x994>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003850:	f7fe fbba 	bl	8001fc8 <HAL_GetTick>
 8003854:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003858:	e00b      	b.n	8003872 <HAL_RCC_OscConfig+0x8de>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800385a:	f7fe fbb5 	bl	8001fc8 <HAL_GetTick>
 800385e:	4602      	mov	r2, r0
 8003860:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8003864:	1ad3      	subs	r3, r2, r3
 8003866:	f241 3288 	movw	r2, #5000	; 0x1388
 800386a:	4293      	cmp	r3, r2
 800386c:	d901      	bls.n	8003872 <HAL_RCC_OscConfig+0x8de>
        {
          return HAL_TIMEOUT;
 800386e:	2303      	movs	r3, #3
 8003870:	e291      	b.n	8003d96 <HAL_RCC_OscConfig+0xe02>
 8003872:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 8003876:	2202      	movs	r2, #2
 8003878:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800387a:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	fa93 f2a3 	rbit	r2, r3
 8003884:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 8003888:	601a      	str	r2, [r3, #0]
 800388a:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 800388e:	2202      	movs	r2, #2
 8003890:	601a      	str	r2, [r3, #0]
 8003892:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	fa93 f2a3 	rbit	r2, r3
 800389c:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 80038a0:	601a      	str	r2, [r3, #0]
  return result;
 80038a2:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 80038a6:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80038a8:	fab3 f383 	clz	r3, r3
 80038ac:	b2db      	uxtb	r3, r3
 80038ae:	095b      	lsrs	r3, r3, #5
 80038b0:	b2db      	uxtb	r3, r3
 80038b2:	f043 0302 	orr.w	r3, r3, #2
 80038b6:	b2db      	uxtb	r3, r3
 80038b8:	2b02      	cmp	r3, #2
 80038ba:	d109      	bne.n	80038d0 <HAL_RCC_OscConfig+0x93c>
 80038bc:	4b01      	ldr	r3, [pc, #4]	; (80038c4 <HAL_RCC_OscConfig+0x930>)
 80038be:	6a1b      	ldr	r3, [r3, #32]
 80038c0:	e014      	b.n	80038ec <HAL_RCC_OscConfig+0x958>
 80038c2:	bf00      	nop
 80038c4:	40021000 	.word	0x40021000
 80038c8:	10908120 	.word	0x10908120
 80038cc:	40007000 	.word	0x40007000
 80038d0:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 80038d4:	2202      	movs	r2, #2
 80038d6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80038d8:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	fa93 f2a3 	rbit	r2, r3
 80038e2:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 80038e6:	601a      	str	r2, [r3, #0]
 80038e8:	4bbb      	ldr	r3, [pc, #748]	; (8003bd8 <HAL_RCC_OscConfig+0xc44>)
 80038ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038ec:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 80038f0:	2102      	movs	r1, #2
 80038f2:	6011      	str	r1, [r2, #0]
 80038f4:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 80038f8:	6812      	ldr	r2, [r2, #0]
 80038fa:	fa92 f1a2 	rbit	r1, r2
 80038fe:	f107 02a4 	add.w	r2, r7, #164	; 0xa4
 8003902:	6011      	str	r1, [r2, #0]
  return result;
 8003904:	f107 02a4 	add.w	r2, r7, #164	; 0xa4
 8003908:	6812      	ldr	r2, [r2, #0]
 800390a:	fab2 f282 	clz	r2, r2
 800390e:	b2d2      	uxtb	r2, r2
 8003910:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003914:	b2d2      	uxtb	r2, r2
 8003916:	f002 021f 	and.w	r2, r2, #31
 800391a:	2101      	movs	r1, #1
 800391c:	fa01 f202 	lsl.w	r2, r1, r2
 8003920:	4013      	ands	r3, r2
 8003922:	2b00      	cmp	r3, #0
 8003924:	d099      	beq.n	800385a <HAL_RCC_OscConfig+0x8c6>
 8003926:	e063      	b.n	80039f0 <HAL_RCC_OscConfig+0xa5c>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003928:	f7fe fb4e 	bl	8001fc8 <HAL_GetTick>
 800392c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003930:	e00b      	b.n	800394a <HAL_RCC_OscConfig+0x9b6>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003932:	f7fe fb49 	bl	8001fc8 <HAL_GetTick>
 8003936:	4602      	mov	r2, r0
 8003938:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800393c:	1ad3      	subs	r3, r2, r3
 800393e:	f241 3288 	movw	r2, #5000	; 0x1388
 8003942:	4293      	cmp	r3, r2
 8003944:	d901      	bls.n	800394a <HAL_RCC_OscConfig+0x9b6>
        {
          return HAL_TIMEOUT;
 8003946:	2303      	movs	r3, #3
 8003948:	e225      	b.n	8003d96 <HAL_RCC_OscConfig+0xe02>
 800394a:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 800394e:	2202      	movs	r2, #2
 8003950:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003952:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	fa93 f2a3 	rbit	r2, r3
 800395c:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8003960:	601a      	str	r2, [r3, #0]
 8003962:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8003966:	2202      	movs	r2, #2
 8003968:	601a      	str	r2, [r3, #0]
 800396a:	f107 0398 	add.w	r3, r7, #152	; 0x98
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	fa93 f2a3 	rbit	r2, r3
 8003974:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8003978:	601a      	str	r2, [r3, #0]
  return result;
 800397a:	f107 0394 	add.w	r3, r7, #148	; 0x94
 800397e:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003980:	fab3 f383 	clz	r3, r3
 8003984:	b2db      	uxtb	r3, r3
 8003986:	095b      	lsrs	r3, r3, #5
 8003988:	b2db      	uxtb	r3, r3
 800398a:	f043 0302 	orr.w	r3, r3, #2
 800398e:	b2db      	uxtb	r3, r3
 8003990:	2b02      	cmp	r3, #2
 8003992:	d102      	bne.n	800399a <HAL_RCC_OscConfig+0xa06>
 8003994:	4b90      	ldr	r3, [pc, #576]	; (8003bd8 <HAL_RCC_OscConfig+0xc44>)
 8003996:	6a1b      	ldr	r3, [r3, #32]
 8003998:	e00d      	b.n	80039b6 <HAL_RCC_OscConfig+0xa22>
 800399a:	f107 0390 	add.w	r3, r7, #144	; 0x90
 800399e:	2202      	movs	r2, #2
 80039a0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80039a2:	f107 0390 	add.w	r3, r7, #144	; 0x90
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	fa93 f2a3 	rbit	r2, r3
 80039ac:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 80039b0:	601a      	str	r2, [r3, #0]
 80039b2:	4b89      	ldr	r3, [pc, #548]	; (8003bd8 <HAL_RCC_OscConfig+0xc44>)
 80039b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039b6:	f107 0288 	add.w	r2, r7, #136	; 0x88
 80039ba:	2102      	movs	r1, #2
 80039bc:	6011      	str	r1, [r2, #0]
 80039be:	f107 0288 	add.w	r2, r7, #136	; 0x88
 80039c2:	6812      	ldr	r2, [r2, #0]
 80039c4:	fa92 f1a2 	rbit	r1, r2
 80039c8:	f107 0284 	add.w	r2, r7, #132	; 0x84
 80039cc:	6011      	str	r1, [r2, #0]
  return result;
 80039ce:	f107 0284 	add.w	r2, r7, #132	; 0x84
 80039d2:	6812      	ldr	r2, [r2, #0]
 80039d4:	fab2 f282 	clz	r2, r2
 80039d8:	b2d2      	uxtb	r2, r2
 80039da:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80039de:	b2d2      	uxtb	r2, r2
 80039e0:	f002 021f 	and.w	r2, r2, #31
 80039e4:	2101      	movs	r1, #1
 80039e6:	fa01 f202 	lsl.w	r2, r1, r2
 80039ea:	4013      	ands	r3, r2
 80039ec:	2b00      	cmp	r3, #0
 80039ee:	d1a0      	bne.n	8003932 <HAL_RCC_OscConfig+0x99e>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80039f0:	f897 31ff 	ldrb.w	r3, [r7, #511]	; 0x1ff
 80039f4:	2b01      	cmp	r3, #1
 80039f6:	d105      	bne.n	8003a04 <HAL_RCC_OscConfig+0xa70>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80039f8:	4b77      	ldr	r3, [pc, #476]	; (8003bd8 <HAL_RCC_OscConfig+0xc44>)
 80039fa:	69db      	ldr	r3, [r3, #28]
 80039fc:	4a76      	ldr	r2, [pc, #472]	; (8003bd8 <HAL_RCC_OscConfig+0xc44>)
 80039fe:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003a02:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003a04:	1d3b      	adds	r3, r7, #4
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	69db      	ldr	r3, [r3, #28]
 8003a0a:	2b00      	cmp	r3, #0
 8003a0c:	f000 81c2 	beq.w	8003d94 <HAL_RCC_OscConfig+0xe00>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003a10:	4b71      	ldr	r3, [pc, #452]	; (8003bd8 <HAL_RCC_OscConfig+0xc44>)
 8003a12:	685b      	ldr	r3, [r3, #4]
 8003a14:	f003 030c 	and.w	r3, r3, #12
 8003a18:	2b08      	cmp	r3, #8
 8003a1a:	f000 819c 	beq.w	8003d56 <HAL_RCC_OscConfig+0xdc2>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003a1e:	1d3b      	adds	r3, r7, #4
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	69db      	ldr	r3, [r3, #28]
 8003a24:	2b02      	cmp	r3, #2
 8003a26:	f040 8114 	bne.w	8003c52 <HAL_RCC_OscConfig+0xcbe>
 8003a2a:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8003a2e:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8003a32:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a34:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	fa93 f2a3 	rbit	r2, r3
 8003a3e:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8003a42:	601a      	str	r2, [r3, #0]
  return result;
 8003a44:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8003a48:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003a4a:	fab3 f383 	clz	r3, r3
 8003a4e:	b2db      	uxtb	r3, r3
 8003a50:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8003a54:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8003a58:	009b      	lsls	r3, r3, #2
 8003a5a:	461a      	mov	r2, r3
 8003a5c:	2300      	movs	r3, #0
 8003a5e:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a60:	f7fe fab2 	bl	8001fc8 <HAL_GetTick>
 8003a64:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003a68:	e009      	b.n	8003a7e <HAL_RCC_OscConfig+0xaea>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003a6a:	f7fe faad 	bl	8001fc8 <HAL_GetTick>
 8003a6e:	4602      	mov	r2, r0
 8003a70:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8003a74:	1ad3      	subs	r3, r2, r3
 8003a76:	2b02      	cmp	r3, #2
 8003a78:	d901      	bls.n	8003a7e <HAL_RCC_OscConfig+0xaea>
          {
            return HAL_TIMEOUT;
 8003a7a:	2303      	movs	r3, #3
 8003a7c:	e18b      	b.n	8003d96 <HAL_RCC_OscConfig+0xe02>
 8003a7e:	f107 0378 	add.w	r3, r7, #120	; 0x78
 8003a82:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003a86:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a88:	f107 0378 	add.w	r3, r7, #120	; 0x78
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	fa93 f2a3 	rbit	r2, r3
 8003a92:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8003a96:	601a      	str	r2, [r3, #0]
  return result;
 8003a98:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8003a9c:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003a9e:	fab3 f383 	clz	r3, r3
 8003aa2:	b2db      	uxtb	r3, r3
 8003aa4:	095b      	lsrs	r3, r3, #5
 8003aa6:	b2db      	uxtb	r3, r3
 8003aa8:	f043 0301 	orr.w	r3, r3, #1
 8003aac:	b2db      	uxtb	r3, r3
 8003aae:	2b01      	cmp	r3, #1
 8003ab0:	d102      	bne.n	8003ab8 <HAL_RCC_OscConfig+0xb24>
 8003ab2:	4b49      	ldr	r3, [pc, #292]	; (8003bd8 <HAL_RCC_OscConfig+0xc44>)
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	e01b      	b.n	8003af0 <HAL_RCC_OscConfig+0xb5c>
 8003ab8:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8003abc:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003ac0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003ac2:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	fa93 f2a3 	rbit	r2, r3
 8003acc:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8003ad0:	601a      	str	r2, [r3, #0]
 8003ad2:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8003ad6:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003ada:	601a      	str	r2, [r3, #0]
 8003adc:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	fa93 f2a3 	rbit	r2, r3
 8003ae6:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8003aea:	601a      	str	r2, [r3, #0]
 8003aec:	4b3a      	ldr	r3, [pc, #232]	; (8003bd8 <HAL_RCC_OscConfig+0xc44>)
 8003aee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003af0:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8003af4:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8003af8:	6011      	str	r1, [r2, #0]
 8003afa:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8003afe:	6812      	ldr	r2, [r2, #0]
 8003b00:	fa92 f1a2 	rbit	r1, r2
 8003b04:	f107 025c 	add.w	r2, r7, #92	; 0x5c
 8003b08:	6011      	str	r1, [r2, #0]
  return result;
 8003b0a:	f107 025c 	add.w	r2, r7, #92	; 0x5c
 8003b0e:	6812      	ldr	r2, [r2, #0]
 8003b10:	fab2 f282 	clz	r2, r2
 8003b14:	b2d2      	uxtb	r2, r2
 8003b16:	f042 0220 	orr.w	r2, r2, #32
 8003b1a:	b2d2      	uxtb	r2, r2
 8003b1c:	f002 021f 	and.w	r2, r2, #31
 8003b20:	2101      	movs	r1, #1
 8003b22:	fa01 f202 	lsl.w	r2, r1, r2
 8003b26:	4013      	ands	r3, r2
 8003b28:	2b00      	cmp	r3, #0
 8003b2a:	d19e      	bne.n	8003a6a <HAL_RCC_OscConfig+0xad6>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003b2c:	4b2a      	ldr	r3, [pc, #168]	; (8003bd8 <HAL_RCC_OscConfig+0xc44>)
 8003b2e:	685b      	ldr	r3, [r3, #4]
 8003b30:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8003b34:	1d3b      	adds	r3, r7, #4
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8003b3a:	1d3b      	adds	r3, r7, #4
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	6a1b      	ldr	r3, [r3, #32]
 8003b40:	430b      	orrs	r3, r1
 8003b42:	4925      	ldr	r1, [pc, #148]	; (8003bd8 <HAL_RCC_OscConfig+0xc44>)
 8003b44:	4313      	orrs	r3, r2
 8003b46:	604b      	str	r3, [r1, #4]
 8003b48:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8003b4c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8003b50:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b52:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	fa93 f2a3 	rbit	r2, r3
 8003b5c:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8003b60:	601a      	str	r2, [r3, #0]
  return result;
 8003b62:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8003b66:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003b68:	fab3 f383 	clz	r3, r3
 8003b6c:	b2db      	uxtb	r3, r3
 8003b6e:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8003b72:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8003b76:	009b      	lsls	r3, r3, #2
 8003b78:	461a      	mov	r2, r3
 8003b7a:	2301      	movs	r3, #1
 8003b7c:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b7e:	f7fe fa23 	bl	8001fc8 <HAL_GetTick>
 8003b82:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003b86:	e009      	b.n	8003b9c <HAL_RCC_OscConfig+0xc08>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003b88:	f7fe fa1e 	bl	8001fc8 <HAL_GetTick>
 8003b8c:	4602      	mov	r2, r0
 8003b8e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8003b92:	1ad3      	subs	r3, r2, r3
 8003b94:	2b02      	cmp	r3, #2
 8003b96:	d901      	bls.n	8003b9c <HAL_RCC_OscConfig+0xc08>
          {
            return HAL_TIMEOUT;
 8003b98:	2303      	movs	r3, #3
 8003b9a:	e0fc      	b.n	8003d96 <HAL_RCC_OscConfig+0xe02>
 8003b9c:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8003ba0:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003ba4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003ba6:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	fa93 f2a3 	rbit	r2, r3
 8003bb0:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8003bb4:	601a      	str	r2, [r3, #0]
  return result;
 8003bb6:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8003bba:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003bbc:	fab3 f383 	clz	r3, r3
 8003bc0:	b2db      	uxtb	r3, r3
 8003bc2:	095b      	lsrs	r3, r3, #5
 8003bc4:	b2db      	uxtb	r3, r3
 8003bc6:	f043 0301 	orr.w	r3, r3, #1
 8003bca:	b2db      	uxtb	r3, r3
 8003bcc:	2b01      	cmp	r3, #1
 8003bce:	d105      	bne.n	8003bdc <HAL_RCC_OscConfig+0xc48>
 8003bd0:	4b01      	ldr	r3, [pc, #4]	; (8003bd8 <HAL_RCC_OscConfig+0xc44>)
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	e01e      	b.n	8003c14 <HAL_RCC_OscConfig+0xc80>
 8003bd6:	bf00      	nop
 8003bd8:	40021000 	.word	0x40021000
 8003bdc:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8003be0:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003be4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003be6:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	fa93 f2a3 	rbit	r2, r3
 8003bf0:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8003bf4:	601a      	str	r2, [r3, #0]
 8003bf6:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8003bfa:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003bfe:	601a      	str	r2, [r3, #0]
 8003c00:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	fa93 f2a3 	rbit	r2, r3
 8003c0a:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8003c0e:	601a      	str	r2, [r3, #0]
 8003c10:	4b63      	ldr	r3, [pc, #396]	; (8003da0 <HAL_RCC_OscConfig+0xe0c>)
 8003c12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c14:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8003c18:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8003c1c:	6011      	str	r1, [r2, #0]
 8003c1e:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8003c22:	6812      	ldr	r2, [r2, #0]
 8003c24:	fa92 f1a2 	rbit	r1, r2
 8003c28:	f107 0234 	add.w	r2, r7, #52	; 0x34
 8003c2c:	6011      	str	r1, [r2, #0]
  return result;
 8003c2e:	f107 0234 	add.w	r2, r7, #52	; 0x34
 8003c32:	6812      	ldr	r2, [r2, #0]
 8003c34:	fab2 f282 	clz	r2, r2
 8003c38:	b2d2      	uxtb	r2, r2
 8003c3a:	f042 0220 	orr.w	r2, r2, #32
 8003c3e:	b2d2      	uxtb	r2, r2
 8003c40:	f002 021f 	and.w	r2, r2, #31
 8003c44:	2101      	movs	r1, #1
 8003c46:	fa01 f202 	lsl.w	r2, r1, r2
 8003c4a:	4013      	ands	r3, r2
 8003c4c:	2b00      	cmp	r3, #0
 8003c4e:	d09b      	beq.n	8003b88 <HAL_RCC_OscConfig+0xbf4>
 8003c50:	e0a0      	b.n	8003d94 <HAL_RCC_OscConfig+0xe00>
 8003c52:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8003c56:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8003c5a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003c5c:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	fa93 f2a3 	rbit	r2, r3
 8003c66:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003c6a:	601a      	str	r2, [r3, #0]
  return result;
 8003c6c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003c70:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003c72:	fab3 f383 	clz	r3, r3
 8003c76:	b2db      	uxtb	r3, r3
 8003c78:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8003c7c:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8003c80:	009b      	lsls	r3, r3, #2
 8003c82:	461a      	mov	r2, r3
 8003c84:	2300      	movs	r3, #0
 8003c86:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c88:	f7fe f99e 	bl	8001fc8 <HAL_GetTick>
 8003c8c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003c90:	e009      	b.n	8003ca6 <HAL_RCC_OscConfig+0xd12>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003c92:	f7fe f999 	bl	8001fc8 <HAL_GetTick>
 8003c96:	4602      	mov	r2, r0
 8003c98:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8003c9c:	1ad3      	subs	r3, r2, r3
 8003c9e:	2b02      	cmp	r3, #2
 8003ca0:	d901      	bls.n	8003ca6 <HAL_RCC_OscConfig+0xd12>
          {
            return HAL_TIMEOUT;
 8003ca2:	2303      	movs	r3, #3
 8003ca4:	e077      	b.n	8003d96 <HAL_RCC_OscConfig+0xe02>
 8003ca6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003caa:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003cae:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003cb0:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	fa93 f2a3 	rbit	r2, r3
 8003cba:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003cbe:	601a      	str	r2, [r3, #0]
  return result;
 8003cc0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003cc4:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003cc6:	fab3 f383 	clz	r3, r3
 8003cca:	b2db      	uxtb	r3, r3
 8003ccc:	095b      	lsrs	r3, r3, #5
 8003cce:	b2db      	uxtb	r3, r3
 8003cd0:	f043 0301 	orr.w	r3, r3, #1
 8003cd4:	b2db      	uxtb	r3, r3
 8003cd6:	2b01      	cmp	r3, #1
 8003cd8:	d102      	bne.n	8003ce0 <HAL_RCC_OscConfig+0xd4c>
 8003cda:	4b31      	ldr	r3, [pc, #196]	; (8003da0 <HAL_RCC_OscConfig+0xe0c>)
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	e01b      	b.n	8003d18 <HAL_RCC_OscConfig+0xd84>
 8003ce0:	f107 0320 	add.w	r3, r7, #32
 8003ce4:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003ce8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003cea:	f107 0320 	add.w	r3, r7, #32
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	fa93 f2a3 	rbit	r2, r3
 8003cf4:	f107 031c 	add.w	r3, r7, #28
 8003cf8:	601a      	str	r2, [r3, #0]
 8003cfa:	f107 0318 	add.w	r3, r7, #24
 8003cfe:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003d02:	601a      	str	r2, [r3, #0]
 8003d04:	f107 0318 	add.w	r3, r7, #24
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	fa93 f2a3 	rbit	r2, r3
 8003d0e:	f107 0314 	add.w	r3, r7, #20
 8003d12:	601a      	str	r2, [r3, #0]
 8003d14:	4b22      	ldr	r3, [pc, #136]	; (8003da0 <HAL_RCC_OscConfig+0xe0c>)
 8003d16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d18:	f107 0210 	add.w	r2, r7, #16
 8003d1c:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8003d20:	6011      	str	r1, [r2, #0]
 8003d22:	f107 0210 	add.w	r2, r7, #16
 8003d26:	6812      	ldr	r2, [r2, #0]
 8003d28:	fa92 f1a2 	rbit	r1, r2
 8003d2c:	f107 020c 	add.w	r2, r7, #12
 8003d30:	6011      	str	r1, [r2, #0]
  return result;
 8003d32:	f107 020c 	add.w	r2, r7, #12
 8003d36:	6812      	ldr	r2, [r2, #0]
 8003d38:	fab2 f282 	clz	r2, r2
 8003d3c:	b2d2      	uxtb	r2, r2
 8003d3e:	f042 0220 	orr.w	r2, r2, #32
 8003d42:	b2d2      	uxtb	r2, r2
 8003d44:	f002 021f 	and.w	r2, r2, #31
 8003d48:	2101      	movs	r1, #1
 8003d4a:	fa01 f202 	lsl.w	r2, r1, r2
 8003d4e:	4013      	ands	r3, r2
 8003d50:	2b00      	cmp	r3, #0
 8003d52:	d19e      	bne.n	8003c92 <HAL_RCC_OscConfig+0xcfe>
 8003d54:	e01e      	b.n	8003d94 <HAL_RCC_OscConfig+0xe00>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003d56:	1d3b      	adds	r3, r7, #4
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	69db      	ldr	r3, [r3, #28]
 8003d5c:	2b01      	cmp	r3, #1
 8003d5e:	d101      	bne.n	8003d64 <HAL_RCC_OscConfig+0xdd0>
      {
        return HAL_ERROR;
 8003d60:	2301      	movs	r3, #1
 8003d62:	e018      	b.n	8003d96 <HAL_RCC_OscConfig+0xe02>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003d64:	4b0e      	ldr	r3, [pc, #56]	; (8003da0 <HAL_RCC_OscConfig+0xe0c>)
 8003d66:	685b      	ldr	r3, [r3, #4]
 8003d68:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8003d6c:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8003d70:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8003d74:	1d3b      	adds	r3, r7, #4
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	6a1b      	ldr	r3, [r3, #32]
 8003d7a:	429a      	cmp	r2, r3
 8003d7c:	d108      	bne.n	8003d90 <HAL_RCC_OscConfig+0xdfc>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 8003d7e:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8003d82:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8003d86:	1d3b      	adds	r3, r7, #4
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8003d8c:	429a      	cmp	r2, r3
 8003d8e:	d001      	beq.n	8003d94 <HAL_RCC_OscConfig+0xe00>
#endif
        {
          return HAL_ERROR;
 8003d90:	2301      	movs	r3, #1
 8003d92:	e000      	b.n	8003d96 <HAL_RCC_OscConfig+0xe02>
        }
      }
    }
  }

  return HAL_OK;
 8003d94:	2300      	movs	r3, #0
}
 8003d96:	4618      	mov	r0, r3
 8003d98:	f507 7700 	add.w	r7, r7, #512	; 0x200
 8003d9c:	46bd      	mov	sp, r7
 8003d9e:	bd80      	pop	{r7, pc}
 8003da0:	40021000 	.word	0x40021000

08003da4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003da4:	b580      	push	{r7, lr}
 8003da6:	b09e      	sub	sp, #120	; 0x78
 8003da8:	af00      	add	r7, sp, #0
 8003daa:	6078      	str	r0, [r7, #4]
 8003dac:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8003dae:	2300      	movs	r3, #0
 8003db0:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	2b00      	cmp	r3, #0
 8003db6:	d101      	bne.n	8003dbc <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8003db8:	2301      	movs	r3, #1
 8003dba:	e162      	b.n	8004082 <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003dbc:	4b90      	ldr	r3, [pc, #576]	; (8004000 <HAL_RCC_ClockConfig+0x25c>)
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	f003 0307 	and.w	r3, r3, #7
 8003dc4:	683a      	ldr	r2, [r7, #0]
 8003dc6:	429a      	cmp	r2, r3
 8003dc8:	d910      	bls.n	8003dec <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003dca:	4b8d      	ldr	r3, [pc, #564]	; (8004000 <HAL_RCC_ClockConfig+0x25c>)
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	f023 0207 	bic.w	r2, r3, #7
 8003dd2:	498b      	ldr	r1, [pc, #556]	; (8004000 <HAL_RCC_ClockConfig+0x25c>)
 8003dd4:	683b      	ldr	r3, [r7, #0]
 8003dd6:	4313      	orrs	r3, r2
 8003dd8:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003dda:	4b89      	ldr	r3, [pc, #548]	; (8004000 <HAL_RCC_ClockConfig+0x25c>)
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	f003 0307 	and.w	r3, r3, #7
 8003de2:	683a      	ldr	r2, [r7, #0]
 8003de4:	429a      	cmp	r2, r3
 8003de6:	d001      	beq.n	8003dec <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8003de8:	2301      	movs	r3, #1
 8003dea:	e14a      	b.n	8004082 <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	f003 0302 	and.w	r3, r3, #2
 8003df4:	2b00      	cmp	r3, #0
 8003df6:	d008      	beq.n	8003e0a <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003df8:	4b82      	ldr	r3, [pc, #520]	; (8004004 <HAL_RCC_ClockConfig+0x260>)
 8003dfa:	685b      	ldr	r3, [r3, #4]
 8003dfc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	689b      	ldr	r3, [r3, #8]
 8003e04:	497f      	ldr	r1, [pc, #508]	; (8004004 <HAL_RCC_ClockConfig+0x260>)
 8003e06:	4313      	orrs	r3, r2
 8003e08:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	f003 0301 	and.w	r3, r3, #1
 8003e12:	2b00      	cmp	r3, #0
 8003e14:	f000 80dc 	beq.w	8003fd0 <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	685b      	ldr	r3, [r3, #4]
 8003e1c:	2b01      	cmp	r3, #1
 8003e1e:	d13c      	bne.n	8003e9a <HAL_RCC_ClockConfig+0xf6>
 8003e20:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003e24:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003e26:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003e28:	fa93 f3a3 	rbit	r3, r3
 8003e2c:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 8003e2e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003e30:	fab3 f383 	clz	r3, r3
 8003e34:	b2db      	uxtb	r3, r3
 8003e36:	095b      	lsrs	r3, r3, #5
 8003e38:	b2db      	uxtb	r3, r3
 8003e3a:	f043 0301 	orr.w	r3, r3, #1
 8003e3e:	b2db      	uxtb	r3, r3
 8003e40:	2b01      	cmp	r3, #1
 8003e42:	d102      	bne.n	8003e4a <HAL_RCC_ClockConfig+0xa6>
 8003e44:	4b6f      	ldr	r3, [pc, #444]	; (8004004 <HAL_RCC_ClockConfig+0x260>)
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	e00f      	b.n	8003e6a <HAL_RCC_ClockConfig+0xc6>
 8003e4a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003e4e:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003e50:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8003e52:	fa93 f3a3 	rbit	r3, r3
 8003e56:	667b      	str	r3, [r7, #100]	; 0x64
 8003e58:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003e5c:	663b      	str	r3, [r7, #96]	; 0x60
 8003e5e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003e60:	fa93 f3a3 	rbit	r3, r3
 8003e64:	65fb      	str	r3, [r7, #92]	; 0x5c
 8003e66:	4b67      	ldr	r3, [pc, #412]	; (8004004 <HAL_RCC_ClockConfig+0x260>)
 8003e68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e6a:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8003e6e:	65ba      	str	r2, [r7, #88]	; 0x58
 8003e70:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8003e72:	fa92 f2a2 	rbit	r2, r2
 8003e76:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 8003e78:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8003e7a:	fab2 f282 	clz	r2, r2
 8003e7e:	b2d2      	uxtb	r2, r2
 8003e80:	f042 0220 	orr.w	r2, r2, #32
 8003e84:	b2d2      	uxtb	r2, r2
 8003e86:	f002 021f 	and.w	r2, r2, #31
 8003e8a:	2101      	movs	r1, #1
 8003e8c:	fa01 f202 	lsl.w	r2, r1, r2
 8003e90:	4013      	ands	r3, r2
 8003e92:	2b00      	cmp	r3, #0
 8003e94:	d17b      	bne.n	8003f8e <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8003e96:	2301      	movs	r3, #1
 8003e98:	e0f3      	b.n	8004082 <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	685b      	ldr	r3, [r3, #4]
 8003e9e:	2b02      	cmp	r3, #2
 8003ea0:	d13c      	bne.n	8003f1c <HAL_RCC_ClockConfig+0x178>
 8003ea2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003ea6:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003ea8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003eaa:	fa93 f3a3 	rbit	r3, r3
 8003eae:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8003eb0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003eb2:	fab3 f383 	clz	r3, r3
 8003eb6:	b2db      	uxtb	r3, r3
 8003eb8:	095b      	lsrs	r3, r3, #5
 8003eba:	b2db      	uxtb	r3, r3
 8003ebc:	f043 0301 	orr.w	r3, r3, #1
 8003ec0:	b2db      	uxtb	r3, r3
 8003ec2:	2b01      	cmp	r3, #1
 8003ec4:	d102      	bne.n	8003ecc <HAL_RCC_ClockConfig+0x128>
 8003ec6:	4b4f      	ldr	r3, [pc, #316]	; (8004004 <HAL_RCC_ClockConfig+0x260>)
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	e00f      	b.n	8003eec <HAL_RCC_ClockConfig+0x148>
 8003ecc:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003ed0:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003ed2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003ed4:	fa93 f3a3 	rbit	r3, r3
 8003ed8:	647b      	str	r3, [r7, #68]	; 0x44
 8003eda:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003ede:	643b      	str	r3, [r7, #64]	; 0x40
 8003ee0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003ee2:	fa93 f3a3 	rbit	r3, r3
 8003ee6:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003ee8:	4b46      	ldr	r3, [pc, #280]	; (8004004 <HAL_RCC_ClockConfig+0x260>)
 8003eea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003eec:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003ef0:	63ba      	str	r2, [r7, #56]	; 0x38
 8003ef2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003ef4:	fa92 f2a2 	rbit	r2, r2
 8003ef8:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 8003efa:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003efc:	fab2 f282 	clz	r2, r2
 8003f00:	b2d2      	uxtb	r2, r2
 8003f02:	f042 0220 	orr.w	r2, r2, #32
 8003f06:	b2d2      	uxtb	r2, r2
 8003f08:	f002 021f 	and.w	r2, r2, #31
 8003f0c:	2101      	movs	r1, #1
 8003f0e:	fa01 f202 	lsl.w	r2, r1, r2
 8003f12:	4013      	ands	r3, r2
 8003f14:	2b00      	cmp	r3, #0
 8003f16:	d13a      	bne.n	8003f8e <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8003f18:	2301      	movs	r3, #1
 8003f1a:	e0b2      	b.n	8004082 <HAL_RCC_ClockConfig+0x2de>
 8003f1c:	2302      	movs	r3, #2
 8003f1e:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003f20:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003f22:	fa93 f3a3 	rbit	r3, r3
 8003f26:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8003f28:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003f2a:	fab3 f383 	clz	r3, r3
 8003f2e:	b2db      	uxtb	r3, r3
 8003f30:	095b      	lsrs	r3, r3, #5
 8003f32:	b2db      	uxtb	r3, r3
 8003f34:	f043 0301 	orr.w	r3, r3, #1
 8003f38:	b2db      	uxtb	r3, r3
 8003f3a:	2b01      	cmp	r3, #1
 8003f3c:	d102      	bne.n	8003f44 <HAL_RCC_ClockConfig+0x1a0>
 8003f3e:	4b31      	ldr	r3, [pc, #196]	; (8004004 <HAL_RCC_ClockConfig+0x260>)
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	e00d      	b.n	8003f60 <HAL_RCC_ClockConfig+0x1bc>
 8003f44:	2302      	movs	r3, #2
 8003f46:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003f48:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003f4a:	fa93 f3a3 	rbit	r3, r3
 8003f4e:	627b      	str	r3, [r7, #36]	; 0x24
 8003f50:	2302      	movs	r3, #2
 8003f52:	623b      	str	r3, [r7, #32]
 8003f54:	6a3b      	ldr	r3, [r7, #32]
 8003f56:	fa93 f3a3 	rbit	r3, r3
 8003f5a:	61fb      	str	r3, [r7, #28]
 8003f5c:	4b29      	ldr	r3, [pc, #164]	; (8004004 <HAL_RCC_ClockConfig+0x260>)
 8003f5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f60:	2202      	movs	r2, #2
 8003f62:	61ba      	str	r2, [r7, #24]
 8003f64:	69ba      	ldr	r2, [r7, #24]
 8003f66:	fa92 f2a2 	rbit	r2, r2
 8003f6a:	617a      	str	r2, [r7, #20]
  return result;
 8003f6c:	697a      	ldr	r2, [r7, #20]
 8003f6e:	fab2 f282 	clz	r2, r2
 8003f72:	b2d2      	uxtb	r2, r2
 8003f74:	f042 0220 	orr.w	r2, r2, #32
 8003f78:	b2d2      	uxtb	r2, r2
 8003f7a:	f002 021f 	and.w	r2, r2, #31
 8003f7e:	2101      	movs	r1, #1
 8003f80:	fa01 f202 	lsl.w	r2, r1, r2
 8003f84:	4013      	ands	r3, r2
 8003f86:	2b00      	cmp	r3, #0
 8003f88:	d101      	bne.n	8003f8e <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8003f8a:	2301      	movs	r3, #1
 8003f8c:	e079      	b.n	8004082 <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003f8e:	4b1d      	ldr	r3, [pc, #116]	; (8004004 <HAL_RCC_ClockConfig+0x260>)
 8003f90:	685b      	ldr	r3, [r3, #4]
 8003f92:	f023 0203 	bic.w	r2, r3, #3
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	685b      	ldr	r3, [r3, #4]
 8003f9a:	491a      	ldr	r1, [pc, #104]	; (8004004 <HAL_RCC_ClockConfig+0x260>)
 8003f9c:	4313      	orrs	r3, r2
 8003f9e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003fa0:	f7fe f812 	bl	8001fc8 <HAL_GetTick>
 8003fa4:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003fa6:	e00a      	b.n	8003fbe <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003fa8:	f7fe f80e 	bl	8001fc8 <HAL_GetTick>
 8003fac:	4602      	mov	r2, r0
 8003fae:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003fb0:	1ad3      	subs	r3, r2, r3
 8003fb2:	f241 3288 	movw	r2, #5000	; 0x1388
 8003fb6:	4293      	cmp	r3, r2
 8003fb8:	d901      	bls.n	8003fbe <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 8003fba:	2303      	movs	r3, #3
 8003fbc:	e061      	b.n	8004082 <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003fbe:	4b11      	ldr	r3, [pc, #68]	; (8004004 <HAL_RCC_ClockConfig+0x260>)
 8003fc0:	685b      	ldr	r3, [r3, #4]
 8003fc2:	f003 020c 	and.w	r2, r3, #12
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	685b      	ldr	r3, [r3, #4]
 8003fca:	009b      	lsls	r3, r3, #2
 8003fcc:	429a      	cmp	r2, r3
 8003fce:	d1eb      	bne.n	8003fa8 <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003fd0:	4b0b      	ldr	r3, [pc, #44]	; (8004000 <HAL_RCC_ClockConfig+0x25c>)
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	f003 0307 	and.w	r3, r3, #7
 8003fd8:	683a      	ldr	r2, [r7, #0]
 8003fda:	429a      	cmp	r2, r3
 8003fdc:	d214      	bcs.n	8004008 <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003fde:	4b08      	ldr	r3, [pc, #32]	; (8004000 <HAL_RCC_ClockConfig+0x25c>)
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	f023 0207 	bic.w	r2, r3, #7
 8003fe6:	4906      	ldr	r1, [pc, #24]	; (8004000 <HAL_RCC_ClockConfig+0x25c>)
 8003fe8:	683b      	ldr	r3, [r7, #0]
 8003fea:	4313      	orrs	r3, r2
 8003fec:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003fee:	4b04      	ldr	r3, [pc, #16]	; (8004000 <HAL_RCC_ClockConfig+0x25c>)
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	f003 0307 	and.w	r3, r3, #7
 8003ff6:	683a      	ldr	r2, [r7, #0]
 8003ff8:	429a      	cmp	r2, r3
 8003ffa:	d005      	beq.n	8004008 <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 8003ffc:	2301      	movs	r3, #1
 8003ffe:	e040      	b.n	8004082 <HAL_RCC_ClockConfig+0x2de>
 8004000:	40022000 	.word	0x40022000
 8004004:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	f003 0304 	and.w	r3, r3, #4
 8004010:	2b00      	cmp	r3, #0
 8004012:	d008      	beq.n	8004026 <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004014:	4b1d      	ldr	r3, [pc, #116]	; (800408c <HAL_RCC_ClockConfig+0x2e8>)
 8004016:	685b      	ldr	r3, [r3, #4]
 8004018:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	68db      	ldr	r3, [r3, #12]
 8004020:	491a      	ldr	r1, [pc, #104]	; (800408c <HAL_RCC_ClockConfig+0x2e8>)
 8004022:	4313      	orrs	r3, r2
 8004024:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	f003 0308 	and.w	r3, r3, #8
 800402e:	2b00      	cmp	r3, #0
 8004030:	d009      	beq.n	8004046 <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004032:	4b16      	ldr	r3, [pc, #88]	; (800408c <HAL_RCC_ClockConfig+0x2e8>)
 8004034:	685b      	ldr	r3, [r3, #4]
 8004036:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	691b      	ldr	r3, [r3, #16]
 800403e:	00db      	lsls	r3, r3, #3
 8004040:	4912      	ldr	r1, [pc, #72]	; (800408c <HAL_RCC_ClockConfig+0x2e8>)
 8004042:	4313      	orrs	r3, r2
 8004044:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8004046:	f000 f829 	bl	800409c <HAL_RCC_GetSysClockFreq>
 800404a:	4601      	mov	r1, r0
 800404c:	4b0f      	ldr	r3, [pc, #60]	; (800408c <HAL_RCC_ClockConfig+0x2e8>)
 800404e:	685b      	ldr	r3, [r3, #4]
 8004050:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004054:	22f0      	movs	r2, #240	; 0xf0
 8004056:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004058:	693a      	ldr	r2, [r7, #16]
 800405a:	fa92 f2a2 	rbit	r2, r2
 800405e:	60fa      	str	r2, [r7, #12]
  return result;
 8004060:	68fa      	ldr	r2, [r7, #12]
 8004062:	fab2 f282 	clz	r2, r2
 8004066:	b2d2      	uxtb	r2, r2
 8004068:	40d3      	lsrs	r3, r2
 800406a:	4a09      	ldr	r2, [pc, #36]	; (8004090 <HAL_RCC_ClockConfig+0x2ec>)
 800406c:	5cd3      	ldrb	r3, [r2, r3]
 800406e:	fa21 f303 	lsr.w	r3, r1, r3
 8004072:	4a08      	ldr	r2, [pc, #32]	; (8004094 <HAL_RCC_ClockConfig+0x2f0>)
 8004074:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 8004076:	4b08      	ldr	r3, [pc, #32]	; (8004098 <HAL_RCC_ClockConfig+0x2f4>)
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	4618      	mov	r0, r3
 800407c:	f7fd ff60 	bl	8001f40 <HAL_InitTick>
  
  return HAL_OK;
 8004080:	2300      	movs	r3, #0
}
 8004082:	4618      	mov	r0, r3
 8004084:	3778      	adds	r7, #120	; 0x78
 8004086:	46bd      	mov	sp, r7
 8004088:	bd80      	pop	{r7, pc}
 800408a:	bf00      	nop
 800408c:	40021000 	.word	0x40021000
 8004090:	0800d410 	.word	0x0800d410
 8004094:	20000000 	.word	0x20000000
 8004098:	20000004 	.word	0x20000004

0800409c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800409c:	b480      	push	{r7}
 800409e:	b08b      	sub	sp, #44	; 0x2c
 80040a0:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80040a2:	2300      	movs	r3, #0
 80040a4:	61fb      	str	r3, [r7, #28]
 80040a6:	2300      	movs	r3, #0
 80040a8:	61bb      	str	r3, [r7, #24]
 80040aa:	2300      	movs	r3, #0
 80040ac:	627b      	str	r3, [r7, #36]	; 0x24
 80040ae:	2300      	movs	r3, #0
 80040b0:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80040b2:	2300      	movs	r3, #0
 80040b4:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 80040b6:	4b29      	ldr	r3, [pc, #164]	; (800415c <HAL_RCC_GetSysClockFreq+0xc0>)
 80040b8:	685b      	ldr	r3, [r3, #4]
 80040ba:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80040bc:	69fb      	ldr	r3, [r7, #28]
 80040be:	f003 030c 	and.w	r3, r3, #12
 80040c2:	2b04      	cmp	r3, #4
 80040c4:	d002      	beq.n	80040cc <HAL_RCC_GetSysClockFreq+0x30>
 80040c6:	2b08      	cmp	r3, #8
 80040c8:	d003      	beq.n	80040d2 <HAL_RCC_GetSysClockFreq+0x36>
 80040ca:	e03c      	b.n	8004146 <HAL_RCC_GetSysClockFreq+0xaa>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80040cc:	4b24      	ldr	r3, [pc, #144]	; (8004160 <HAL_RCC_GetSysClockFreq+0xc4>)
 80040ce:	623b      	str	r3, [r7, #32]
      break;
 80040d0:	e03c      	b.n	800414c <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 80040d2:	69fb      	ldr	r3, [r7, #28]
 80040d4:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 80040d8:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 80040dc:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80040de:	68ba      	ldr	r2, [r7, #8]
 80040e0:	fa92 f2a2 	rbit	r2, r2
 80040e4:	607a      	str	r2, [r7, #4]
  return result;
 80040e6:	687a      	ldr	r2, [r7, #4]
 80040e8:	fab2 f282 	clz	r2, r2
 80040ec:	b2d2      	uxtb	r2, r2
 80040ee:	40d3      	lsrs	r3, r2
 80040f0:	4a1c      	ldr	r2, [pc, #112]	; (8004164 <HAL_RCC_GetSysClockFreq+0xc8>)
 80040f2:	5cd3      	ldrb	r3, [r2, r3]
 80040f4:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 80040f6:	4b19      	ldr	r3, [pc, #100]	; (800415c <HAL_RCC_GetSysClockFreq+0xc0>)
 80040f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80040fa:	f003 030f 	and.w	r3, r3, #15
 80040fe:	220f      	movs	r2, #15
 8004100:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004102:	693a      	ldr	r2, [r7, #16]
 8004104:	fa92 f2a2 	rbit	r2, r2
 8004108:	60fa      	str	r2, [r7, #12]
  return result;
 800410a:	68fa      	ldr	r2, [r7, #12]
 800410c:	fab2 f282 	clz	r2, r2
 8004110:	b2d2      	uxtb	r2, r2
 8004112:	40d3      	lsrs	r3, r2
 8004114:	4a14      	ldr	r2, [pc, #80]	; (8004168 <HAL_RCC_GetSysClockFreq+0xcc>)
 8004116:	5cd3      	ldrb	r3, [r2, r3]
 8004118:	61bb      	str	r3, [r7, #24]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 800411a:	69fb      	ldr	r3, [r7, #28]
 800411c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004120:	2b00      	cmp	r3, #0
 8004122:	d008      	beq.n	8004136 <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8004124:	4a0e      	ldr	r2, [pc, #56]	; (8004160 <HAL_RCC_GetSysClockFreq+0xc4>)
 8004126:	69bb      	ldr	r3, [r7, #24]
 8004128:	fbb2 f2f3 	udiv	r2, r2, r3
 800412c:	697b      	ldr	r3, [r7, #20]
 800412e:	fb02 f303 	mul.w	r3, r2, r3
 8004132:	627b      	str	r3, [r7, #36]	; 0x24
 8004134:	e004      	b.n	8004140 <HAL_RCC_GetSysClockFreq+0xa4>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8004136:	697b      	ldr	r3, [r7, #20]
 8004138:	4a0c      	ldr	r2, [pc, #48]	; (800416c <HAL_RCC_GetSysClockFreq+0xd0>)
 800413a:	fb02 f303 	mul.w	r3, r2, r3
 800413e:	627b      	str	r3, [r7, #36]	; 0x24
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8004140:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004142:	623b      	str	r3, [r7, #32]
      break;
 8004144:	e002      	b.n	800414c <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8004146:	4b06      	ldr	r3, [pc, #24]	; (8004160 <HAL_RCC_GetSysClockFreq+0xc4>)
 8004148:	623b      	str	r3, [r7, #32]
      break;
 800414a:	bf00      	nop
    }
  }
  return sysclockfreq;
 800414c:	6a3b      	ldr	r3, [r7, #32]
}
 800414e:	4618      	mov	r0, r3
 8004150:	372c      	adds	r7, #44	; 0x2c
 8004152:	46bd      	mov	sp, r7
 8004154:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004158:	4770      	bx	lr
 800415a:	bf00      	nop
 800415c:	40021000 	.word	0x40021000
 8004160:	007a1200 	.word	0x007a1200
 8004164:	0800d428 	.word	0x0800d428
 8004168:	0800d438 	.word	0x0800d438
 800416c:	003d0900 	.word	0x003d0900

08004170 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004170:	b480      	push	{r7}
 8004172:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004174:	4b03      	ldr	r3, [pc, #12]	; (8004184 <HAL_RCC_GetHCLKFreq+0x14>)
 8004176:	681b      	ldr	r3, [r3, #0]
}
 8004178:	4618      	mov	r0, r3
 800417a:	46bd      	mov	sp, r7
 800417c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004180:	4770      	bx	lr
 8004182:	bf00      	nop
 8004184:	20000000 	.word	0x20000000

08004188 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004188:	b580      	push	{r7, lr}
 800418a:	b082      	sub	sp, #8
 800418c:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 800418e:	f7ff ffef 	bl	8004170 <HAL_RCC_GetHCLKFreq>
 8004192:	4601      	mov	r1, r0
 8004194:	4b0b      	ldr	r3, [pc, #44]	; (80041c4 <HAL_RCC_GetPCLK1Freq+0x3c>)
 8004196:	685b      	ldr	r3, [r3, #4]
 8004198:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800419c:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 80041a0:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80041a2:	687a      	ldr	r2, [r7, #4]
 80041a4:	fa92 f2a2 	rbit	r2, r2
 80041a8:	603a      	str	r2, [r7, #0]
  return result;
 80041aa:	683a      	ldr	r2, [r7, #0]
 80041ac:	fab2 f282 	clz	r2, r2
 80041b0:	b2d2      	uxtb	r2, r2
 80041b2:	40d3      	lsrs	r3, r2
 80041b4:	4a04      	ldr	r2, [pc, #16]	; (80041c8 <HAL_RCC_GetPCLK1Freq+0x40>)
 80041b6:	5cd3      	ldrb	r3, [r2, r3]
 80041b8:	fa21 f303 	lsr.w	r3, r1, r3
}    
 80041bc:	4618      	mov	r0, r3
 80041be:	3708      	adds	r7, #8
 80041c0:	46bd      	mov	sp, r7
 80041c2:	bd80      	pop	{r7, pc}
 80041c4:	40021000 	.word	0x40021000
 80041c8:	0800d420 	.word	0x0800d420

080041cc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80041cc:	b580      	push	{r7, lr}
 80041ce:	b082      	sub	sp, #8
 80041d0:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 80041d2:	f7ff ffcd 	bl	8004170 <HAL_RCC_GetHCLKFreq>
 80041d6:	4601      	mov	r1, r0
 80041d8:	4b0b      	ldr	r3, [pc, #44]	; (8004208 <HAL_RCC_GetPCLK2Freq+0x3c>)
 80041da:	685b      	ldr	r3, [r3, #4]
 80041dc:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 80041e0:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 80041e4:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80041e6:	687a      	ldr	r2, [r7, #4]
 80041e8:	fa92 f2a2 	rbit	r2, r2
 80041ec:	603a      	str	r2, [r7, #0]
  return result;
 80041ee:	683a      	ldr	r2, [r7, #0]
 80041f0:	fab2 f282 	clz	r2, r2
 80041f4:	b2d2      	uxtb	r2, r2
 80041f6:	40d3      	lsrs	r3, r2
 80041f8:	4a04      	ldr	r2, [pc, #16]	; (800420c <HAL_RCC_GetPCLK2Freq+0x40>)
 80041fa:	5cd3      	ldrb	r3, [r2, r3]
 80041fc:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8004200:	4618      	mov	r0, r3
 8004202:	3708      	adds	r7, #8
 8004204:	46bd      	mov	sp, r7
 8004206:	bd80      	pop	{r7, pc}
 8004208:	40021000 	.word	0x40021000
 800420c:	0800d420 	.word	0x0800d420

08004210 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004210:	b580      	push	{r7, lr}
 8004212:	b092      	sub	sp, #72	; 0x48
 8004214:	af00      	add	r7, sp, #0
 8004216:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004218:	2300      	movs	r3, #0
 800421a:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t temp_reg = 0U;
 800421c:	2300      	movs	r3, #0
 800421e:	63fb      	str	r3, [r7, #60]	; 0x3c
  FlagStatus       pwrclkchanged = RESET;
 8004220:	2300      	movs	r3, #0
 8004222:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800422e:	2b00      	cmp	r3, #0
 8004230:	f000 80cd 	beq.w	80043ce <HAL_RCCEx_PeriphCLKConfig+0x1be>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004234:	4b86      	ldr	r3, [pc, #536]	; (8004450 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8004236:	69db      	ldr	r3, [r3, #28]
 8004238:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800423c:	2b00      	cmp	r3, #0
 800423e:	d10e      	bne.n	800425e <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004240:	4b83      	ldr	r3, [pc, #524]	; (8004450 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8004242:	69db      	ldr	r3, [r3, #28]
 8004244:	4a82      	ldr	r2, [pc, #520]	; (8004450 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8004246:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800424a:	61d3      	str	r3, [r2, #28]
 800424c:	4b80      	ldr	r3, [pc, #512]	; (8004450 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 800424e:	69db      	ldr	r3, [r3, #28]
 8004250:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004254:	60bb      	str	r3, [r7, #8]
 8004256:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004258:	2301      	movs	r3, #1
 800425a:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800425e:	4b7d      	ldr	r3, [pc, #500]	; (8004454 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004266:	2b00      	cmp	r3, #0
 8004268:	d118      	bne.n	800429c <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800426a:	4b7a      	ldr	r3, [pc, #488]	; (8004454 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	4a79      	ldr	r2, [pc, #484]	; (8004454 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8004270:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004274:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004276:	f7fd fea7 	bl	8001fc8 <HAL_GetTick>
 800427a:	6438      	str	r0, [r7, #64]	; 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800427c:	e008      	b.n	8004290 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800427e:	f7fd fea3 	bl	8001fc8 <HAL_GetTick>
 8004282:	4602      	mov	r2, r0
 8004284:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004286:	1ad3      	subs	r3, r2, r3
 8004288:	2b64      	cmp	r3, #100	; 0x64
 800428a:	d901      	bls.n	8004290 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 800428c:	2303      	movs	r3, #3
 800428e:	e0db      	b.n	8004448 <HAL_RCCEx_PeriphCLKConfig+0x238>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004290:	4b70      	ldr	r3, [pc, #448]	; (8004454 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004298:	2b00      	cmp	r3, #0
 800429a:	d0f0      	beq.n	800427e <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800429c:	4b6c      	ldr	r3, [pc, #432]	; (8004450 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 800429e:	6a1b      	ldr	r3, [r3, #32]
 80042a0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80042a4:	63fb      	str	r3, [r7, #60]	; 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80042a6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80042a8:	2b00      	cmp	r3, #0
 80042aa:	d07d      	beq.n	80043a8 <HAL_RCCEx_PeriphCLKConfig+0x198>
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	685b      	ldr	r3, [r3, #4]
 80042b0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80042b4:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80042b6:	429a      	cmp	r2, r3
 80042b8:	d076      	beq.n	80043a8 <HAL_RCCEx_PeriphCLKConfig+0x198>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80042ba:	4b65      	ldr	r3, [pc, #404]	; (8004450 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80042bc:	6a1b      	ldr	r3, [r3, #32]
 80042be:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80042c2:	63fb      	str	r3, [r7, #60]	; 0x3c
 80042c4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80042c8:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80042ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80042cc:	fa93 f3a3 	rbit	r3, r3
 80042d0:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 80042d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80042d4:	fab3 f383 	clz	r3, r3
 80042d8:	b2db      	uxtb	r3, r3
 80042da:	461a      	mov	r2, r3
 80042dc:	4b5e      	ldr	r3, [pc, #376]	; (8004458 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 80042de:	4413      	add	r3, r2
 80042e0:	009b      	lsls	r3, r3, #2
 80042e2:	461a      	mov	r2, r3
 80042e4:	2301      	movs	r3, #1
 80042e6:	6013      	str	r3, [r2, #0]
 80042e8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80042ec:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80042ee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80042f0:	fa93 f3a3 	rbit	r3, r3
 80042f4:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 80042f6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 80042f8:	fab3 f383 	clz	r3, r3
 80042fc:	b2db      	uxtb	r3, r3
 80042fe:	461a      	mov	r2, r3
 8004300:	4b55      	ldr	r3, [pc, #340]	; (8004458 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8004302:	4413      	add	r3, r2
 8004304:	009b      	lsls	r3, r3, #2
 8004306:	461a      	mov	r2, r3
 8004308:	2300      	movs	r3, #0
 800430a:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 800430c:	4a50      	ldr	r2, [pc, #320]	; (8004450 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 800430e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004310:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8004312:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004314:	f003 0301 	and.w	r3, r3, #1
 8004318:	2b00      	cmp	r3, #0
 800431a:	d045      	beq.n	80043a8 <HAL_RCCEx_PeriphCLKConfig+0x198>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800431c:	f7fd fe54 	bl	8001fc8 <HAL_GetTick>
 8004320:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004322:	e00a      	b.n	800433a <HAL_RCCEx_PeriphCLKConfig+0x12a>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004324:	f7fd fe50 	bl	8001fc8 <HAL_GetTick>
 8004328:	4602      	mov	r2, r0
 800432a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800432c:	1ad3      	subs	r3, r2, r3
 800432e:	f241 3288 	movw	r2, #5000	; 0x1388
 8004332:	4293      	cmp	r3, r2
 8004334:	d901      	bls.n	800433a <HAL_RCCEx_PeriphCLKConfig+0x12a>
          {
            return HAL_TIMEOUT;
 8004336:	2303      	movs	r3, #3
 8004338:	e086      	b.n	8004448 <HAL_RCCEx_PeriphCLKConfig+0x238>
 800433a:	2302      	movs	r3, #2
 800433c:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800433e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004340:	fa93 f3a3 	rbit	r3, r3
 8004344:	627b      	str	r3, [r7, #36]	; 0x24
 8004346:	2302      	movs	r3, #2
 8004348:	623b      	str	r3, [r7, #32]
 800434a:	6a3b      	ldr	r3, [r7, #32]
 800434c:	fa93 f3a3 	rbit	r3, r3
 8004350:	61fb      	str	r3, [r7, #28]
  return result;
 8004352:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004354:	fab3 f383 	clz	r3, r3
 8004358:	b2db      	uxtb	r3, r3
 800435a:	095b      	lsrs	r3, r3, #5
 800435c:	b2db      	uxtb	r3, r3
 800435e:	f043 0302 	orr.w	r3, r3, #2
 8004362:	b2db      	uxtb	r3, r3
 8004364:	2b02      	cmp	r3, #2
 8004366:	d102      	bne.n	800436e <HAL_RCCEx_PeriphCLKConfig+0x15e>
 8004368:	4b39      	ldr	r3, [pc, #228]	; (8004450 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 800436a:	6a1b      	ldr	r3, [r3, #32]
 800436c:	e007      	b.n	800437e <HAL_RCCEx_PeriphCLKConfig+0x16e>
 800436e:	2302      	movs	r3, #2
 8004370:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004372:	69bb      	ldr	r3, [r7, #24]
 8004374:	fa93 f3a3 	rbit	r3, r3
 8004378:	617b      	str	r3, [r7, #20]
 800437a:	4b35      	ldr	r3, [pc, #212]	; (8004450 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 800437c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800437e:	2202      	movs	r2, #2
 8004380:	613a      	str	r2, [r7, #16]
 8004382:	693a      	ldr	r2, [r7, #16]
 8004384:	fa92 f2a2 	rbit	r2, r2
 8004388:	60fa      	str	r2, [r7, #12]
  return result;
 800438a:	68fa      	ldr	r2, [r7, #12]
 800438c:	fab2 f282 	clz	r2, r2
 8004390:	b2d2      	uxtb	r2, r2
 8004392:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004396:	b2d2      	uxtb	r2, r2
 8004398:	f002 021f 	and.w	r2, r2, #31
 800439c:	2101      	movs	r1, #1
 800439e:	fa01 f202 	lsl.w	r2, r1, r2
 80043a2:	4013      	ands	r3, r2
 80043a4:	2b00      	cmp	r3, #0
 80043a6:	d0bd      	beq.n	8004324 <HAL_RCCEx_PeriphCLKConfig+0x114>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 80043a8:	4b29      	ldr	r3, [pc, #164]	; (8004450 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80043aa:	6a1b      	ldr	r3, [r3, #32]
 80043ac:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	685b      	ldr	r3, [r3, #4]
 80043b4:	4926      	ldr	r1, [pc, #152]	; (8004450 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80043b6:	4313      	orrs	r3, r2
 80043b8:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80043ba:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 80043be:	2b01      	cmp	r3, #1
 80043c0:	d105      	bne.n	80043ce <HAL_RCCEx_PeriphCLKConfig+0x1be>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80043c2:	4b23      	ldr	r3, [pc, #140]	; (8004450 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80043c4:	69db      	ldr	r3, [r3, #28]
 80043c6:	4a22      	ldr	r2, [pc, #136]	; (8004450 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80043c8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80043cc:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	f003 0301 	and.w	r3, r3, #1
 80043d6:	2b00      	cmp	r3, #0
 80043d8:	d008      	beq.n	80043ec <HAL_RCCEx_PeriphCLKConfig+0x1dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80043da:	4b1d      	ldr	r3, [pc, #116]	; (8004450 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80043dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80043de:	f023 0203 	bic.w	r2, r3, #3
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	689b      	ldr	r3, [r3, #8]
 80043e6:	491a      	ldr	r1, [pc, #104]	; (8004450 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80043e8:	4313      	orrs	r3, r2
 80043ea:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	f003 0320 	and.w	r3, r3, #32
 80043f4:	2b00      	cmp	r3, #0
 80043f6:	d008      	beq.n	800440a <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80043f8:	4b15      	ldr	r3, [pc, #84]	; (8004450 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80043fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80043fc:	f023 0210 	bic.w	r2, r3, #16
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	68db      	ldr	r3, [r3, #12]
 8004404:	4912      	ldr	r1, [pc, #72]	; (8004450 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8004406:	4313      	orrs	r3, r2
 8004408:	630b      	str	r3, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004412:	2b00      	cmp	r3, #0
 8004414:	d008      	beq.n	8004428 <HAL_RCCEx_PeriphCLKConfig+0x218>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8004416:	4b0e      	ldr	r3, [pc, #56]	; (8004450 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8004418:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800441a:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	691b      	ldr	r3, [r3, #16]
 8004422:	490b      	ldr	r1, [pc, #44]	; (8004450 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8004424:	4313      	orrs	r3, r2
 8004426:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004430:	2b00      	cmp	r3, #0
 8004432:	d008      	beq.n	8004446 <HAL_RCCEx_PeriphCLKConfig+0x236>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8004434:	4b06      	ldr	r3, [pc, #24]	; (8004450 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8004436:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004438:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	695b      	ldr	r3, [r3, #20]
 8004440:	4903      	ldr	r1, [pc, #12]	; (8004450 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8004442:	4313      	orrs	r3, r2
 8004444:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8004446:	2300      	movs	r3, #0
}
 8004448:	4618      	mov	r0, r3
 800444a:	3748      	adds	r7, #72	; 0x48
 800444c:	46bd      	mov	sp, r7
 800444e:	bd80      	pop	{r7, pc}
 8004450:	40021000 	.word	0x40021000
 8004454:	40007000 	.word	0x40007000
 8004458:	10908100 	.word	0x10908100

0800445c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800445c:	b580      	push	{r7, lr}
 800445e:	b082      	sub	sp, #8
 8004460:	af00      	add	r7, sp, #0
 8004462:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	2b00      	cmp	r3, #0
 8004468:	d101      	bne.n	800446e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800446a:	2301      	movs	r3, #1
 800446c:	e049      	b.n	8004502 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004474:	b2db      	uxtb	r3, r3
 8004476:	2b00      	cmp	r3, #0
 8004478:	d106      	bne.n	8004488 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	2200      	movs	r2, #0
 800447e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004482:	6878      	ldr	r0, [r7, #4]
 8004484:	f7fd f9e8 	bl	8001858 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	2202      	movs	r2, #2
 800448c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	681a      	ldr	r2, [r3, #0]
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	3304      	adds	r3, #4
 8004498:	4619      	mov	r1, r3
 800449a:	4610      	mov	r0, r2
 800449c:	f000 faa2 	bl	80049e4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	2201      	movs	r2, #1
 80044a4:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	2201      	movs	r2, #1
 80044ac:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	2201      	movs	r2, #1
 80044b4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	2201      	movs	r2, #1
 80044bc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	2201      	movs	r2, #1
 80044c4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	2201      	movs	r2, #1
 80044cc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	2201      	movs	r2, #1
 80044d4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	2201      	movs	r2, #1
 80044dc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	2201      	movs	r2, #1
 80044e4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	2201      	movs	r2, #1
 80044ec:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	2201      	movs	r2, #1
 80044f4:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	2201      	movs	r2, #1
 80044fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004500:	2300      	movs	r3, #0
}
 8004502:	4618      	mov	r0, r3
 8004504:	3708      	adds	r7, #8
 8004506:	46bd      	mov	sp, r7
 8004508:	bd80      	pop	{r7, pc}
	...

0800450c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800450c:	b480      	push	{r7}
 800450e:	b085      	sub	sp, #20
 8004510:	af00      	add	r7, sp, #0
 8004512:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800451a:	b2db      	uxtb	r3, r3
 800451c:	2b01      	cmp	r3, #1
 800451e:	d001      	beq.n	8004524 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004520:	2301      	movs	r3, #1
 8004522:	e040      	b.n	80045a6 <HAL_TIM_Base_Start_IT+0x9a>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	2202      	movs	r2, #2
 8004528:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	68da      	ldr	r2, [r3, #12]
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	681b      	ldr	r3, [r3, #0]
 8004536:	f042 0201 	orr.w	r2, r2, #1
 800453a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	4a1c      	ldr	r2, [pc, #112]	; (80045b4 <HAL_TIM_Base_Start_IT+0xa8>)
 8004542:	4293      	cmp	r3, r2
 8004544:	d00e      	beq.n	8004564 <HAL_TIM_Base_Start_IT+0x58>
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800454e:	d009      	beq.n	8004564 <HAL_TIM_Base_Start_IT+0x58>
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	4a18      	ldr	r2, [pc, #96]	; (80045b8 <HAL_TIM_Base_Start_IT+0xac>)
 8004556:	4293      	cmp	r3, r2
 8004558:	d004      	beq.n	8004564 <HAL_TIM_Base_Start_IT+0x58>
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	4a17      	ldr	r2, [pc, #92]	; (80045bc <HAL_TIM_Base_Start_IT+0xb0>)
 8004560:	4293      	cmp	r3, r2
 8004562:	d115      	bne.n	8004590 <HAL_TIM_Base_Start_IT+0x84>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	689a      	ldr	r2, [r3, #8]
 800456a:	4b15      	ldr	r3, [pc, #84]	; (80045c0 <HAL_TIM_Base_Start_IT+0xb4>)
 800456c:	4013      	ands	r3, r2
 800456e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004570:	68fb      	ldr	r3, [r7, #12]
 8004572:	2b06      	cmp	r3, #6
 8004574:	d015      	beq.n	80045a2 <HAL_TIM_Base_Start_IT+0x96>
 8004576:	68fb      	ldr	r3, [r7, #12]
 8004578:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800457c:	d011      	beq.n	80045a2 <HAL_TIM_Base_Start_IT+0x96>
    {
      __HAL_TIM_ENABLE(htim);
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	681a      	ldr	r2, [r3, #0]
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	f042 0201 	orr.w	r2, r2, #1
 800458c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800458e:	e008      	b.n	80045a2 <HAL_TIM_Base_Start_IT+0x96>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	681b      	ldr	r3, [r3, #0]
 8004594:	681a      	ldr	r2, [r3, #0]
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	f042 0201 	orr.w	r2, r2, #1
 800459e:	601a      	str	r2, [r3, #0]
 80045a0:	e000      	b.n	80045a4 <HAL_TIM_Base_Start_IT+0x98>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80045a2:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80045a4:	2300      	movs	r3, #0
}
 80045a6:	4618      	mov	r0, r3
 80045a8:	3714      	adds	r7, #20
 80045aa:	46bd      	mov	sp, r7
 80045ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045b0:	4770      	bx	lr
 80045b2:	bf00      	nop
 80045b4:	40012c00 	.word	0x40012c00
 80045b8:	40000400 	.word	0x40000400
 80045bc:	40014000 	.word	0x40014000
 80045c0:	00010007 	.word	0x00010007

080045c4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80045c4:	b580      	push	{r7, lr}
 80045c6:	b082      	sub	sp, #8
 80045c8:	af00      	add	r7, sp, #0
 80045ca:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	691b      	ldr	r3, [r3, #16]
 80045d2:	f003 0302 	and.w	r3, r3, #2
 80045d6:	2b02      	cmp	r3, #2
 80045d8:	d122      	bne.n	8004620 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	68db      	ldr	r3, [r3, #12]
 80045e0:	f003 0302 	and.w	r3, r3, #2
 80045e4:	2b02      	cmp	r3, #2
 80045e6:	d11b      	bne.n	8004620 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	f06f 0202 	mvn.w	r2, #2
 80045f0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	2201      	movs	r2, #1
 80045f6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	699b      	ldr	r3, [r3, #24]
 80045fe:	f003 0303 	and.w	r3, r3, #3
 8004602:	2b00      	cmp	r3, #0
 8004604:	d003      	beq.n	800460e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004606:	6878      	ldr	r0, [r7, #4]
 8004608:	f000 f9ce 	bl	80049a8 <HAL_TIM_IC_CaptureCallback>
 800460c:	e005      	b.n	800461a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800460e:	6878      	ldr	r0, [r7, #4]
 8004610:	f000 f9c0 	bl	8004994 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004614:	6878      	ldr	r0, [r7, #4]
 8004616:	f000 f9d1 	bl	80049bc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	2200      	movs	r2, #0
 800461e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	691b      	ldr	r3, [r3, #16]
 8004626:	f003 0304 	and.w	r3, r3, #4
 800462a:	2b04      	cmp	r3, #4
 800462c:	d122      	bne.n	8004674 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	68db      	ldr	r3, [r3, #12]
 8004634:	f003 0304 	and.w	r3, r3, #4
 8004638:	2b04      	cmp	r3, #4
 800463a:	d11b      	bne.n	8004674 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	f06f 0204 	mvn.w	r2, #4
 8004644:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	2202      	movs	r2, #2
 800464a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	699b      	ldr	r3, [r3, #24]
 8004652:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004656:	2b00      	cmp	r3, #0
 8004658:	d003      	beq.n	8004662 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800465a:	6878      	ldr	r0, [r7, #4]
 800465c:	f000 f9a4 	bl	80049a8 <HAL_TIM_IC_CaptureCallback>
 8004660:	e005      	b.n	800466e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004662:	6878      	ldr	r0, [r7, #4]
 8004664:	f000 f996 	bl	8004994 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004668:	6878      	ldr	r0, [r7, #4]
 800466a:	f000 f9a7 	bl	80049bc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	2200      	movs	r2, #0
 8004672:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	691b      	ldr	r3, [r3, #16]
 800467a:	f003 0308 	and.w	r3, r3, #8
 800467e:	2b08      	cmp	r3, #8
 8004680:	d122      	bne.n	80046c8 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	68db      	ldr	r3, [r3, #12]
 8004688:	f003 0308 	and.w	r3, r3, #8
 800468c:	2b08      	cmp	r3, #8
 800468e:	d11b      	bne.n	80046c8 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	f06f 0208 	mvn.w	r2, #8
 8004698:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	2204      	movs	r2, #4
 800469e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	69db      	ldr	r3, [r3, #28]
 80046a6:	f003 0303 	and.w	r3, r3, #3
 80046aa:	2b00      	cmp	r3, #0
 80046ac:	d003      	beq.n	80046b6 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80046ae:	6878      	ldr	r0, [r7, #4]
 80046b0:	f000 f97a 	bl	80049a8 <HAL_TIM_IC_CaptureCallback>
 80046b4:	e005      	b.n	80046c2 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80046b6:	6878      	ldr	r0, [r7, #4]
 80046b8:	f000 f96c 	bl	8004994 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80046bc:	6878      	ldr	r0, [r7, #4]
 80046be:	f000 f97d 	bl	80049bc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	2200      	movs	r2, #0
 80046c6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	691b      	ldr	r3, [r3, #16]
 80046ce:	f003 0310 	and.w	r3, r3, #16
 80046d2:	2b10      	cmp	r3, #16
 80046d4:	d122      	bne.n	800471c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	68db      	ldr	r3, [r3, #12]
 80046dc:	f003 0310 	and.w	r3, r3, #16
 80046e0:	2b10      	cmp	r3, #16
 80046e2:	d11b      	bne.n	800471c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	f06f 0210 	mvn.w	r2, #16
 80046ec:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	2208      	movs	r2, #8
 80046f2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	69db      	ldr	r3, [r3, #28]
 80046fa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80046fe:	2b00      	cmp	r3, #0
 8004700:	d003      	beq.n	800470a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004702:	6878      	ldr	r0, [r7, #4]
 8004704:	f000 f950 	bl	80049a8 <HAL_TIM_IC_CaptureCallback>
 8004708:	e005      	b.n	8004716 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800470a:	6878      	ldr	r0, [r7, #4]
 800470c:	f000 f942 	bl	8004994 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004710:	6878      	ldr	r0, [r7, #4]
 8004712:	f000 f953 	bl	80049bc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	2200      	movs	r2, #0
 800471a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	691b      	ldr	r3, [r3, #16]
 8004722:	f003 0301 	and.w	r3, r3, #1
 8004726:	2b01      	cmp	r3, #1
 8004728:	d10e      	bne.n	8004748 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	68db      	ldr	r3, [r3, #12]
 8004730:	f003 0301 	and.w	r3, r3, #1
 8004734:	2b01      	cmp	r3, #1
 8004736:	d107      	bne.n	8004748 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	f06f 0201 	mvn.w	r2, #1
 8004740:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004742:	6878      	ldr	r0, [r7, #4]
 8004744:	f7fc fde4 	bl	8001310 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	681b      	ldr	r3, [r3, #0]
 800474c:	691b      	ldr	r3, [r3, #16]
 800474e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004752:	2b80      	cmp	r3, #128	; 0x80
 8004754:	d10e      	bne.n	8004774 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	681b      	ldr	r3, [r3, #0]
 800475a:	68db      	ldr	r3, [r3, #12]
 800475c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004760:	2b80      	cmp	r3, #128	; 0x80
 8004762:	d107      	bne.n	8004774 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800476c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800476e:	6878      	ldr	r0, [r7, #4]
 8004770:	f000 fac2 	bl	8004cf8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#if defined(TIM_BDTR_BK2E)
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	691b      	ldr	r3, [r3, #16]
 800477a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800477e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004782:	d10e      	bne.n	80047a2 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	68db      	ldr	r3, [r3, #12]
 800478a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800478e:	2b80      	cmp	r3, #128	; 0x80
 8004790:	d107      	bne.n	80047a2 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800479a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800479c:	6878      	ldr	r0, [r7, #4]
 800479e:	f000 fab5 	bl	8004d0c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#endif /* TIM_BDTR_BK2E */
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	691b      	ldr	r3, [r3, #16]
 80047a8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80047ac:	2b40      	cmp	r3, #64	; 0x40
 80047ae:	d10e      	bne.n	80047ce <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	68db      	ldr	r3, [r3, #12]
 80047b6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80047ba:	2b40      	cmp	r3, #64	; 0x40
 80047bc:	d107      	bne.n	80047ce <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	681b      	ldr	r3, [r3, #0]
 80047c2:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80047c6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80047c8:	6878      	ldr	r0, [r7, #4]
 80047ca:	f000 f901 	bl	80049d0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	691b      	ldr	r3, [r3, #16]
 80047d4:	f003 0320 	and.w	r3, r3, #32
 80047d8:	2b20      	cmp	r3, #32
 80047da:	d10e      	bne.n	80047fa <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	68db      	ldr	r3, [r3, #12]
 80047e2:	f003 0320 	and.w	r3, r3, #32
 80047e6:	2b20      	cmp	r3, #32
 80047e8:	d107      	bne.n	80047fa <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	f06f 0220 	mvn.w	r2, #32
 80047f2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80047f4:	6878      	ldr	r0, [r7, #4]
 80047f6:	f000 fa75 	bl	8004ce4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80047fa:	bf00      	nop
 80047fc:	3708      	adds	r7, #8
 80047fe:	46bd      	mov	sp, r7
 8004800:	bd80      	pop	{r7, pc}

08004802 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004802:	b580      	push	{r7, lr}
 8004804:	b084      	sub	sp, #16
 8004806:	af00      	add	r7, sp, #0
 8004808:	6078      	str	r0, [r7, #4]
 800480a:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800480c:	2300      	movs	r3, #0
 800480e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004816:	2b01      	cmp	r3, #1
 8004818:	d101      	bne.n	800481e <HAL_TIM_ConfigClockSource+0x1c>
 800481a:	2302      	movs	r3, #2
 800481c:	e0b6      	b.n	800498c <HAL_TIM_ConfigClockSource+0x18a>
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	2201      	movs	r2, #1
 8004822:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	2202      	movs	r2, #2
 800482a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	689b      	ldr	r3, [r3, #8]
 8004834:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004836:	68bb      	ldr	r3, [r7, #8]
 8004838:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800483c:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8004840:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004842:	68bb      	ldr	r3, [r7, #8]
 8004844:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004848:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	681b      	ldr	r3, [r3, #0]
 800484e:	68ba      	ldr	r2, [r7, #8]
 8004850:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004852:	683b      	ldr	r3, [r7, #0]
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800485a:	d03e      	beq.n	80048da <HAL_TIM_ConfigClockSource+0xd8>
 800485c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004860:	f200 8087 	bhi.w	8004972 <HAL_TIM_ConfigClockSource+0x170>
 8004864:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004868:	f000 8086 	beq.w	8004978 <HAL_TIM_ConfigClockSource+0x176>
 800486c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004870:	d87f      	bhi.n	8004972 <HAL_TIM_ConfigClockSource+0x170>
 8004872:	2b70      	cmp	r3, #112	; 0x70
 8004874:	d01a      	beq.n	80048ac <HAL_TIM_ConfigClockSource+0xaa>
 8004876:	2b70      	cmp	r3, #112	; 0x70
 8004878:	d87b      	bhi.n	8004972 <HAL_TIM_ConfigClockSource+0x170>
 800487a:	2b60      	cmp	r3, #96	; 0x60
 800487c:	d050      	beq.n	8004920 <HAL_TIM_ConfigClockSource+0x11e>
 800487e:	2b60      	cmp	r3, #96	; 0x60
 8004880:	d877      	bhi.n	8004972 <HAL_TIM_ConfigClockSource+0x170>
 8004882:	2b50      	cmp	r3, #80	; 0x50
 8004884:	d03c      	beq.n	8004900 <HAL_TIM_ConfigClockSource+0xfe>
 8004886:	2b50      	cmp	r3, #80	; 0x50
 8004888:	d873      	bhi.n	8004972 <HAL_TIM_ConfigClockSource+0x170>
 800488a:	2b40      	cmp	r3, #64	; 0x40
 800488c:	d058      	beq.n	8004940 <HAL_TIM_ConfigClockSource+0x13e>
 800488e:	2b40      	cmp	r3, #64	; 0x40
 8004890:	d86f      	bhi.n	8004972 <HAL_TIM_ConfigClockSource+0x170>
 8004892:	2b30      	cmp	r3, #48	; 0x30
 8004894:	d064      	beq.n	8004960 <HAL_TIM_ConfigClockSource+0x15e>
 8004896:	2b30      	cmp	r3, #48	; 0x30
 8004898:	d86b      	bhi.n	8004972 <HAL_TIM_ConfigClockSource+0x170>
 800489a:	2b20      	cmp	r3, #32
 800489c:	d060      	beq.n	8004960 <HAL_TIM_ConfigClockSource+0x15e>
 800489e:	2b20      	cmp	r3, #32
 80048a0:	d867      	bhi.n	8004972 <HAL_TIM_ConfigClockSource+0x170>
 80048a2:	2b00      	cmp	r3, #0
 80048a4:	d05c      	beq.n	8004960 <HAL_TIM_ConfigClockSource+0x15e>
 80048a6:	2b10      	cmp	r3, #16
 80048a8:	d05a      	beq.n	8004960 <HAL_TIM_ConfigClockSource+0x15e>
 80048aa:	e062      	b.n	8004972 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	6818      	ldr	r0, [r3, #0]
 80048b0:	683b      	ldr	r3, [r7, #0]
 80048b2:	6899      	ldr	r1, [r3, #8]
 80048b4:	683b      	ldr	r3, [r7, #0]
 80048b6:	685a      	ldr	r2, [r3, #4]
 80048b8:	683b      	ldr	r3, [r7, #0]
 80048ba:	68db      	ldr	r3, [r3, #12]
 80048bc:	f000 f984 	bl	8004bc8 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	689b      	ldr	r3, [r3, #8]
 80048c6:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80048c8:	68bb      	ldr	r3, [r7, #8]
 80048ca:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80048ce:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	68ba      	ldr	r2, [r7, #8]
 80048d6:	609a      	str	r2, [r3, #8]
      break;
 80048d8:	e04f      	b.n	800497a <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	6818      	ldr	r0, [r3, #0]
 80048de:	683b      	ldr	r3, [r7, #0]
 80048e0:	6899      	ldr	r1, [r3, #8]
 80048e2:	683b      	ldr	r3, [r7, #0]
 80048e4:	685a      	ldr	r2, [r3, #4]
 80048e6:	683b      	ldr	r3, [r7, #0]
 80048e8:	68db      	ldr	r3, [r3, #12]
 80048ea:	f000 f96d 	bl	8004bc8 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	681b      	ldr	r3, [r3, #0]
 80048f2:	689a      	ldr	r2, [r3, #8]
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80048fc:	609a      	str	r2, [r3, #8]
      break;
 80048fe:	e03c      	b.n	800497a <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	6818      	ldr	r0, [r3, #0]
 8004904:	683b      	ldr	r3, [r7, #0]
 8004906:	6859      	ldr	r1, [r3, #4]
 8004908:	683b      	ldr	r3, [r7, #0]
 800490a:	68db      	ldr	r3, [r3, #12]
 800490c:	461a      	mov	r2, r3
 800490e:	f000 f8e1 	bl	8004ad4 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	2150      	movs	r1, #80	; 0x50
 8004918:	4618      	mov	r0, r3
 800491a:	f000 f93a 	bl	8004b92 <TIM_ITRx_SetConfig>
      break;
 800491e:	e02c      	b.n	800497a <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	6818      	ldr	r0, [r3, #0]
 8004924:	683b      	ldr	r3, [r7, #0]
 8004926:	6859      	ldr	r1, [r3, #4]
 8004928:	683b      	ldr	r3, [r7, #0]
 800492a:	68db      	ldr	r3, [r3, #12]
 800492c:	461a      	mov	r2, r3
 800492e:	f000 f900 	bl	8004b32 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	2160      	movs	r1, #96	; 0x60
 8004938:	4618      	mov	r0, r3
 800493a:	f000 f92a 	bl	8004b92 <TIM_ITRx_SetConfig>
      break;
 800493e:	e01c      	b.n	800497a <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	6818      	ldr	r0, [r3, #0]
 8004944:	683b      	ldr	r3, [r7, #0]
 8004946:	6859      	ldr	r1, [r3, #4]
 8004948:	683b      	ldr	r3, [r7, #0]
 800494a:	68db      	ldr	r3, [r3, #12]
 800494c:	461a      	mov	r2, r3
 800494e:	f000 f8c1 	bl	8004ad4 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	2140      	movs	r1, #64	; 0x40
 8004958:	4618      	mov	r0, r3
 800495a:	f000 f91a 	bl	8004b92 <TIM_ITRx_SetConfig>
      break;
 800495e:	e00c      	b.n	800497a <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	681a      	ldr	r2, [r3, #0]
 8004964:	683b      	ldr	r3, [r7, #0]
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	4619      	mov	r1, r3
 800496a:	4610      	mov	r0, r2
 800496c:	f000 f911 	bl	8004b92 <TIM_ITRx_SetConfig>
      break;
 8004970:	e003      	b.n	800497a <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8004972:	2301      	movs	r3, #1
 8004974:	73fb      	strb	r3, [r7, #15]
      break;
 8004976:	e000      	b.n	800497a <HAL_TIM_ConfigClockSource+0x178>
      break;
 8004978:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	2201      	movs	r2, #1
 800497e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	2200      	movs	r2, #0
 8004986:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800498a:	7bfb      	ldrb	r3, [r7, #15]
}
 800498c:	4618      	mov	r0, r3
 800498e:	3710      	adds	r7, #16
 8004990:	46bd      	mov	sp, r7
 8004992:	bd80      	pop	{r7, pc}

08004994 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004994:	b480      	push	{r7}
 8004996:	b083      	sub	sp, #12
 8004998:	af00      	add	r7, sp, #0
 800499a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800499c:	bf00      	nop
 800499e:	370c      	adds	r7, #12
 80049a0:	46bd      	mov	sp, r7
 80049a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049a6:	4770      	bx	lr

080049a8 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80049a8:	b480      	push	{r7}
 80049aa:	b083      	sub	sp, #12
 80049ac:	af00      	add	r7, sp, #0
 80049ae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80049b0:	bf00      	nop
 80049b2:	370c      	adds	r7, #12
 80049b4:	46bd      	mov	sp, r7
 80049b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049ba:	4770      	bx	lr

080049bc <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80049bc:	b480      	push	{r7}
 80049be:	b083      	sub	sp, #12
 80049c0:	af00      	add	r7, sp, #0
 80049c2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80049c4:	bf00      	nop
 80049c6:	370c      	adds	r7, #12
 80049c8:	46bd      	mov	sp, r7
 80049ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049ce:	4770      	bx	lr

080049d0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80049d0:	b480      	push	{r7}
 80049d2:	b083      	sub	sp, #12
 80049d4:	af00      	add	r7, sp, #0
 80049d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80049d8:	bf00      	nop
 80049da:	370c      	adds	r7, #12
 80049dc:	46bd      	mov	sp, r7
 80049de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049e2:	4770      	bx	lr

080049e4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80049e4:	b480      	push	{r7}
 80049e6:	b085      	sub	sp, #20
 80049e8:	af00      	add	r7, sp, #0
 80049ea:	6078      	str	r0, [r7, #4]
 80049ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	681b      	ldr	r3, [r3, #0]
 80049f2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	4a32      	ldr	r2, [pc, #200]	; (8004ac0 <TIM_Base_SetConfig+0xdc>)
 80049f8:	4293      	cmp	r3, r2
 80049fa:	d007      	beq.n	8004a0c <TIM_Base_SetConfig+0x28>
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004a02:	d003      	beq.n	8004a0c <TIM_Base_SetConfig+0x28>
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	4a2f      	ldr	r2, [pc, #188]	; (8004ac4 <TIM_Base_SetConfig+0xe0>)
 8004a08:	4293      	cmp	r3, r2
 8004a0a:	d108      	bne.n	8004a1e <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004a0c:	68fb      	ldr	r3, [r7, #12]
 8004a0e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004a12:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004a14:	683b      	ldr	r3, [r7, #0]
 8004a16:	685b      	ldr	r3, [r3, #4]
 8004a18:	68fa      	ldr	r2, [r7, #12]
 8004a1a:	4313      	orrs	r3, r2
 8004a1c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	4a27      	ldr	r2, [pc, #156]	; (8004ac0 <TIM_Base_SetConfig+0xdc>)
 8004a22:	4293      	cmp	r3, r2
 8004a24:	d013      	beq.n	8004a4e <TIM_Base_SetConfig+0x6a>
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004a2c:	d00f      	beq.n	8004a4e <TIM_Base_SetConfig+0x6a>
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	4a24      	ldr	r2, [pc, #144]	; (8004ac4 <TIM_Base_SetConfig+0xe0>)
 8004a32:	4293      	cmp	r3, r2
 8004a34:	d00b      	beq.n	8004a4e <TIM_Base_SetConfig+0x6a>
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	4a23      	ldr	r2, [pc, #140]	; (8004ac8 <TIM_Base_SetConfig+0xe4>)
 8004a3a:	4293      	cmp	r3, r2
 8004a3c:	d007      	beq.n	8004a4e <TIM_Base_SetConfig+0x6a>
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	4a22      	ldr	r2, [pc, #136]	; (8004acc <TIM_Base_SetConfig+0xe8>)
 8004a42:	4293      	cmp	r3, r2
 8004a44:	d003      	beq.n	8004a4e <TIM_Base_SetConfig+0x6a>
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	4a21      	ldr	r2, [pc, #132]	; (8004ad0 <TIM_Base_SetConfig+0xec>)
 8004a4a:	4293      	cmp	r3, r2
 8004a4c:	d108      	bne.n	8004a60 <TIM_Base_SetConfig+0x7c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004a4e:	68fb      	ldr	r3, [r7, #12]
 8004a50:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004a54:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004a56:	683b      	ldr	r3, [r7, #0]
 8004a58:	68db      	ldr	r3, [r3, #12]
 8004a5a:	68fa      	ldr	r2, [r7, #12]
 8004a5c:	4313      	orrs	r3, r2
 8004a5e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004a60:	68fb      	ldr	r3, [r7, #12]
 8004a62:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004a66:	683b      	ldr	r3, [r7, #0]
 8004a68:	695b      	ldr	r3, [r3, #20]
 8004a6a:	4313      	orrs	r3, r2
 8004a6c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	68fa      	ldr	r2, [r7, #12]
 8004a72:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004a74:	683b      	ldr	r3, [r7, #0]
 8004a76:	689a      	ldr	r2, [r3, #8]
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004a7c:	683b      	ldr	r3, [r7, #0]
 8004a7e:	681a      	ldr	r2, [r3, #0]
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	4a0e      	ldr	r2, [pc, #56]	; (8004ac0 <TIM_Base_SetConfig+0xdc>)
 8004a88:	4293      	cmp	r3, r2
 8004a8a:	d00b      	beq.n	8004aa4 <TIM_Base_SetConfig+0xc0>
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	4a0e      	ldr	r2, [pc, #56]	; (8004ac8 <TIM_Base_SetConfig+0xe4>)
 8004a90:	4293      	cmp	r3, r2
 8004a92:	d007      	beq.n	8004aa4 <TIM_Base_SetConfig+0xc0>
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	4a0d      	ldr	r2, [pc, #52]	; (8004acc <TIM_Base_SetConfig+0xe8>)
 8004a98:	4293      	cmp	r3, r2
 8004a9a:	d003      	beq.n	8004aa4 <TIM_Base_SetConfig+0xc0>
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	4a0c      	ldr	r2, [pc, #48]	; (8004ad0 <TIM_Base_SetConfig+0xec>)
 8004aa0:	4293      	cmp	r3, r2
 8004aa2:	d103      	bne.n	8004aac <TIM_Base_SetConfig+0xc8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004aa4:	683b      	ldr	r3, [r7, #0]
 8004aa6:	691a      	ldr	r2, [r3, #16]
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	2201      	movs	r2, #1
 8004ab0:	615a      	str	r2, [r3, #20]
}
 8004ab2:	bf00      	nop
 8004ab4:	3714      	adds	r7, #20
 8004ab6:	46bd      	mov	sp, r7
 8004ab8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004abc:	4770      	bx	lr
 8004abe:	bf00      	nop
 8004ac0:	40012c00 	.word	0x40012c00
 8004ac4:	40000400 	.word	0x40000400
 8004ac8:	40014000 	.word	0x40014000
 8004acc:	40014400 	.word	0x40014400
 8004ad0:	40014800 	.word	0x40014800

08004ad4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004ad4:	b480      	push	{r7}
 8004ad6:	b087      	sub	sp, #28
 8004ad8:	af00      	add	r7, sp, #0
 8004ada:	60f8      	str	r0, [r7, #12]
 8004adc:	60b9      	str	r1, [r7, #8]
 8004ade:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004ae0:	68fb      	ldr	r3, [r7, #12]
 8004ae2:	6a1b      	ldr	r3, [r3, #32]
 8004ae4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004ae6:	68fb      	ldr	r3, [r7, #12]
 8004ae8:	6a1b      	ldr	r3, [r3, #32]
 8004aea:	f023 0201 	bic.w	r2, r3, #1
 8004aee:	68fb      	ldr	r3, [r7, #12]
 8004af0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004af2:	68fb      	ldr	r3, [r7, #12]
 8004af4:	699b      	ldr	r3, [r3, #24]
 8004af6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004af8:	693b      	ldr	r3, [r7, #16]
 8004afa:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004afe:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	011b      	lsls	r3, r3, #4
 8004b04:	693a      	ldr	r2, [r7, #16]
 8004b06:	4313      	orrs	r3, r2
 8004b08:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004b0a:	697b      	ldr	r3, [r7, #20]
 8004b0c:	f023 030a 	bic.w	r3, r3, #10
 8004b10:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004b12:	697a      	ldr	r2, [r7, #20]
 8004b14:	68bb      	ldr	r3, [r7, #8]
 8004b16:	4313      	orrs	r3, r2
 8004b18:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004b1a:	68fb      	ldr	r3, [r7, #12]
 8004b1c:	693a      	ldr	r2, [r7, #16]
 8004b1e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004b20:	68fb      	ldr	r3, [r7, #12]
 8004b22:	697a      	ldr	r2, [r7, #20]
 8004b24:	621a      	str	r2, [r3, #32]
}
 8004b26:	bf00      	nop
 8004b28:	371c      	adds	r7, #28
 8004b2a:	46bd      	mov	sp, r7
 8004b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b30:	4770      	bx	lr

08004b32 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004b32:	b480      	push	{r7}
 8004b34:	b087      	sub	sp, #28
 8004b36:	af00      	add	r7, sp, #0
 8004b38:	60f8      	str	r0, [r7, #12]
 8004b3a:	60b9      	str	r1, [r7, #8]
 8004b3c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004b3e:	68fb      	ldr	r3, [r7, #12]
 8004b40:	6a1b      	ldr	r3, [r3, #32]
 8004b42:	f023 0210 	bic.w	r2, r3, #16
 8004b46:	68fb      	ldr	r3, [r7, #12]
 8004b48:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004b4a:	68fb      	ldr	r3, [r7, #12]
 8004b4c:	699b      	ldr	r3, [r3, #24]
 8004b4e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004b50:	68fb      	ldr	r3, [r7, #12]
 8004b52:	6a1b      	ldr	r3, [r3, #32]
 8004b54:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004b56:	697b      	ldr	r3, [r7, #20]
 8004b58:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004b5c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	031b      	lsls	r3, r3, #12
 8004b62:	697a      	ldr	r2, [r7, #20]
 8004b64:	4313      	orrs	r3, r2
 8004b66:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004b68:	693b      	ldr	r3, [r7, #16]
 8004b6a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004b6e:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004b70:	68bb      	ldr	r3, [r7, #8]
 8004b72:	011b      	lsls	r3, r3, #4
 8004b74:	693a      	ldr	r2, [r7, #16]
 8004b76:	4313      	orrs	r3, r2
 8004b78:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004b7a:	68fb      	ldr	r3, [r7, #12]
 8004b7c:	697a      	ldr	r2, [r7, #20]
 8004b7e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004b80:	68fb      	ldr	r3, [r7, #12]
 8004b82:	693a      	ldr	r2, [r7, #16]
 8004b84:	621a      	str	r2, [r3, #32]
}
 8004b86:	bf00      	nop
 8004b88:	371c      	adds	r7, #28
 8004b8a:	46bd      	mov	sp, r7
 8004b8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b90:	4770      	bx	lr

08004b92 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004b92:	b480      	push	{r7}
 8004b94:	b085      	sub	sp, #20
 8004b96:	af00      	add	r7, sp, #0
 8004b98:	6078      	str	r0, [r7, #4]
 8004b9a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	689b      	ldr	r3, [r3, #8]
 8004ba0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004ba2:	68fb      	ldr	r3, [r7, #12]
 8004ba4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004ba8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004baa:	683a      	ldr	r2, [r7, #0]
 8004bac:	68fb      	ldr	r3, [r7, #12]
 8004bae:	4313      	orrs	r3, r2
 8004bb0:	f043 0307 	orr.w	r3, r3, #7
 8004bb4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	68fa      	ldr	r2, [r7, #12]
 8004bba:	609a      	str	r2, [r3, #8]
}
 8004bbc:	bf00      	nop
 8004bbe:	3714      	adds	r7, #20
 8004bc0:	46bd      	mov	sp, r7
 8004bc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bc6:	4770      	bx	lr

08004bc8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004bc8:	b480      	push	{r7}
 8004bca:	b087      	sub	sp, #28
 8004bcc:	af00      	add	r7, sp, #0
 8004bce:	60f8      	str	r0, [r7, #12]
 8004bd0:	60b9      	str	r1, [r7, #8]
 8004bd2:	607a      	str	r2, [r7, #4]
 8004bd4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004bd6:	68fb      	ldr	r3, [r7, #12]
 8004bd8:	689b      	ldr	r3, [r3, #8]
 8004bda:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004bdc:	697b      	ldr	r3, [r7, #20]
 8004bde:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004be2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004be4:	683b      	ldr	r3, [r7, #0]
 8004be6:	021a      	lsls	r2, r3, #8
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	431a      	orrs	r2, r3
 8004bec:	68bb      	ldr	r3, [r7, #8]
 8004bee:	4313      	orrs	r3, r2
 8004bf0:	697a      	ldr	r2, [r7, #20]
 8004bf2:	4313      	orrs	r3, r2
 8004bf4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004bf6:	68fb      	ldr	r3, [r7, #12]
 8004bf8:	697a      	ldr	r2, [r7, #20]
 8004bfa:	609a      	str	r2, [r3, #8]
}
 8004bfc:	bf00      	nop
 8004bfe:	371c      	adds	r7, #28
 8004c00:	46bd      	mov	sp, r7
 8004c02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c06:	4770      	bx	lr

08004c08 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004c08:	b480      	push	{r7}
 8004c0a:	b085      	sub	sp, #20
 8004c0c:	af00      	add	r7, sp, #0
 8004c0e:	6078      	str	r0, [r7, #4]
 8004c10:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004c18:	2b01      	cmp	r3, #1
 8004c1a:	d101      	bne.n	8004c20 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004c1c:	2302      	movs	r3, #2
 8004c1e:	e054      	b.n	8004cca <HAL_TIMEx_MasterConfigSynchronization+0xc2>
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	2201      	movs	r2, #1
 8004c24:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	2202      	movs	r2, #2
 8004c2c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	685b      	ldr	r3, [r3, #4]
 8004c36:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	689b      	ldr	r3, [r3, #8]
 8004c3e:	60bb      	str	r3, [r7, #8]

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	4a24      	ldr	r2, [pc, #144]	; (8004cd8 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8004c46:	4293      	cmp	r3, r2
 8004c48:	d108      	bne.n	8004c5c <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8004c4a:	68fb      	ldr	r3, [r7, #12]
 8004c4c:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8004c50:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8004c52:	683b      	ldr	r3, [r7, #0]
 8004c54:	685b      	ldr	r3, [r3, #4]
 8004c56:	68fa      	ldr	r2, [r7, #12]
 8004c58:	4313      	orrs	r3, r2
 8004c5a:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004c5c:	68fb      	ldr	r3, [r7, #12]
 8004c5e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004c62:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004c64:	683b      	ldr	r3, [r7, #0]
 8004c66:	681b      	ldr	r3, [r3, #0]
 8004c68:	68fa      	ldr	r2, [r7, #12]
 8004c6a:	4313      	orrs	r3, r2
 8004c6c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	68fa      	ldr	r2, [r7, #12]
 8004c74:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	4a17      	ldr	r2, [pc, #92]	; (8004cd8 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8004c7c:	4293      	cmp	r3, r2
 8004c7e:	d00e      	beq.n	8004c9e <HAL_TIMEx_MasterConfigSynchronization+0x96>
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004c88:	d009      	beq.n	8004c9e <HAL_TIMEx_MasterConfigSynchronization+0x96>
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	4a13      	ldr	r2, [pc, #76]	; (8004cdc <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8004c90:	4293      	cmp	r3, r2
 8004c92:	d004      	beq.n	8004c9e <HAL_TIMEx_MasterConfigSynchronization+0x96>
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	4a11      	ldr	r2, [pc, #68]	; (8004ce0 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8004c9a:	4293      	cmp	r3, r2
 8004c9c:	d10c      	bne.n	8004cb8 <HAL_TIMEx_MasterConfigSynchronization+0xb0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004c9e:	68bb      	ldr	r3, [r7, #8]
 8004ca0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004ca4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004ca6:	683b      	ldr	r3, [r7, #0]
 8004ca8:	689b      	ldr	r3, [r3, #8]
 8004caa:	68ba      	ldr	r2, [r7, #8]
 8004cac:	4313      	orrs	r3, r2
 8004cae:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	68ba      	ldr	r2, [r7, #8]
 8004cb6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	2201      	movs	r2, #1
 8004cbc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	2200      	movs	r2, #0
 8004cc4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004cc8:	2300      	movs	r3, #0
}
 8004cca:	4618      	mov	r0, r3
 8004ccc:	3714      	adds	r7, #20
 8004cce:	46bd      	mov	sp, r7
 8004cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cd4:	4770      	bx	lr
 8004cd6:	bf00      	nop
 8004cd8:	40012c00 	.word	0x40012c00
 8004cdc:	40000400 	.word	0x40000400
 8004ce0:	40014000 	.word	0x40014000

08004ce4 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004ce4:	b480      	push	{r7}
 8004ce6:	b083      	sub	sp, #12
 8004ce8:	af00      	add	r7, sp, #0
 8004cea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004cec:	bf00      	nop
 8004cee:	370c      	adds	r7, #12
 8004cf0:	46bd      	mov	sp, r7
 8004cf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cf6:	4770      	bx	lr

08004cf8 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004cf8:	b480      	push	{r7}
 8004cfa:	b083      	sub	sp, #12
 8004cfc:	af00      	add	r7, sp, #0
 8004cfe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004d00:	bf00      	nop
 8004d02:	370c      	adds	r7, #12
 8004d04:	46bd      	mov	sp, r7
 8004d06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d0a:	4770      	bx	lr

08004d0c <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8004d0c:	b480      	push	{r7}
 8004d0e:	b083      	sub	sp, #12
 8004d10:	af00      	add	r7, sp, #0
 8004d12:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8004d14:	bf00      	nop
 8004d16:	370c      	adds	r7, #12
 8004d18:	46bd      	mov	sp, r7
 8004d1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d1e:	4770      	bx	lr

08004d20 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004d20:	b580      	push	{r7, lr}
 8004d22:	b082      	sub	sp, #8
 8004d24:	af00      	add	r7, sp, #0
 8004d26:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	2b00      	cmp	r3, #0
 8004d2c:	d101      	bne.n	8004d32 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004d2e:	2301      	movs	r3, #1
 8004d30:	e040      	b.n	8004db4 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004d36:	2b00      	cmp	r3, #0
 8004d38:	d106      	bne.n	8004d48 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	2200      	movs	r2, #0
 8004d3e:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004d42:	6878      	ldr	r0, [r7, #4]
 8004d44:	f7fc fe0e 	bl	8001964 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	2224      	movs	r2, #36	; 0x24
 8004d4c:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	681a      	ldr	r2, [r3, #0]
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	f022 0201 	bic.w	r2, r2, #1
 8004d5c:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004d5e:	6878      	ldr	r0, [r7, #4]
 8004d60:	f000 f9e8 	bl	8005134 <UART_SetConfig>
 8004d64:	4603      	mov	r3, r0
 8004d66:	2b01      	cmp	r3, #1
 8004d68:	d101      	bne.n	8004d6e <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8004d6a:	2301      	movs	r3, #1
 8004d6c:	e022      	b.n	8004db4 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d72:	2b00      	cmp	r3, #0
 8004d74:	d002      	beq.n	8004d7c <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8004d76:	6878      	ldr	r0, [r7, #4]
 8004d78:	f000 fb12 	bl	80053a0 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	685a      	ldr	r2, [r3, #4]
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004d8a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	689a      	ldr	r2, [r3, #8]
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	681b      	ldr	r3, [r3, #0]
 8004d96:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004d9a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	681b      	ldr	r3, [r3, #0]
 8004da0:	681a      	ldr	r2, [r3, #0]
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	681b      	ldr	r3, [r3, #0]
 8004da6:	f042 0201 	orr.w	r2, r2, #1
 8004daa:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004dac:	6878      	ldr	r0, [r7, #4]
 8004dae:	f000 fb99 	bl	80054e4 <UART_CheckIdleState>
 8004db2:	4603      	mov	r3, r0
}
 8004db4:	4618      	mov	r0, r3
 8004db6:	3708      	adds	r7, #8
 8004db8:	46bd      	mov	sp, r7
 8004dba:	bd80      	pop	{r7, pc}

08004dbc <HAL_HalfDuplex_Init>:
  *        parameters in the UART_InitTypeDef and creates the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HalfDuplex_Init(UART_HandleTypeDef *huart)
{
 8004dbc:	b580      	push	{r7, lr}
 8004dbe:	b082      	sub	sp, #8
 8004dc0:	af00      	add	r7, sp, #0
 8004dc2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	2b00      	cmp	r3, #0
 8004dc8:	d101      	bne.n	8004dce <HAL_HalfDuplex_Init+0x12>
  {
    return HAL_ERROR;
 8004dca:	2301      	movs	r3, #1
 8004dcc:	e048      	b.n	8004e60 <HAL_HalfDuplex_Init+0xa4>
  }

  /* Check UART instance */
  assert_param(IS_UART_HALFDUPLEX_INSTANCE(huart->Instance));

  if (huart->gState == HAL_UART_STATE_RESET)
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004dd2:	2b00      	cmp	r3, #0
 8004dd4:	d106      	bne.n	8004de4 <HAL_HalfDuplex_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	2200      	movs	r2, #0
 8004dda:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004dde:	6878      	ldr	r0, [r7, #4]
 8004de0:	f7fc fdc0 	bl	8001964 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	2224      	movs	r2, #36	; 0x24
 8004de8:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	681b      	ldr	r3, [r3, #0]
 8004dee:	681a      	ldr	r2, [r3, #0]
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	f022 0201 	bic.w	r2, r2, #1
 8004df8:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004dfa:	6878      	ldr	r0, [r7, #4]
 8004dfc:	f000 f99a 	bl	8005134 <UART_SetConfig>
 8004e00:	4603      	mov	r3, r0
 8004e02:	2b01      	cmp	r3, #1
 8004e04:	d101      	bne.n	8004e0a <HAL_HalfDuplex_Init+0x4e>
  {
    return HAL_ERROR;
 8004e06:	2301      	movs	r3, #1
 8004e08:	e02a      	b.n	8004e60 <HAL_HalfDuplex_Init+0xa4>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e0e:	2b00      	cmp	r3, #0
 8004e10:	d002      	beq.n	8004e18 <HAL_HalfDuplex_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8004e12:	6878      	ldr	r0, [r7, #4]
 8004e14:	f000 fac4 	bl	80053a0 <UART_AdvFeatureConfig>
  }

  /* In half-duplex mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN and IREN bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	685a      	ldr	r2, [r3, #4]
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	681b      	ldr	r3, [r3, #0]
 8004e22:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004e26:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_IREN | USART_CR3_SCEN));
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	689a      	ldr	r2, [r3, #8]
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	f022 0222 	bic.w	r2, r2, #34	; 0x22
 8004e36:	609a      	str	r2, [r3, #8]

  /* Enable the Half-Duplex mode by setting the HDSEL bit in the CR3 register */
  SET_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	689a      	ldr	r2, [r3, #8]
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	681b      	ldr	r3, [r3, #0]
 8004e42:	f042 0208 	orr.w	r2, r2, #8
 8004e46:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	681b      	ldr	r3, [r3, #0]
 8004e4c:	681a      	ldr	r2, [r3, #0]
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	f042 0201 	orr.w	r2, r2, #1
 8004e56:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004e58:	6878      	ldr	r0, [r7, #4]
 8004e5a:	f000 fb43 	bl	80054e4 <UART_CheckIdleState>
 8004e5e:	4603      	mov	r3, r0
}
 8004e60:	4618      	mov	r0, r3
 8004e62:	3708      	adds	r7, #8
 8004e64:	46bd      	mov	sp, r7
 8004e66:	bd80      	pop	{r7, pc}

08004e68 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004e68:	b580      	push	{r7, lr}
 8004e6a:	b08a      	sub	sp, #40	; 0x28
 8004e6c:	af02      	add	r7, sp, #8
 8004e6e:	60f8      	str	r0, [r7, #12]
 8004e70:	60b9      	str	r1, [r7, #8]
 8004e72:	603b      	str	r3, [r7, #0]
 8004e74:	4613      	mov	r3, r2
 8004e76:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004e78:	68fb      	ldr	r3, [r7, #12]
 8004e7a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004e7c:	2b20      	cmp	r3, #32
 8004e7e:	f040 8082 	bne.w	8004f86 <HAL_UART_Transmit+0x11e>
  {
    if ((pData == NULL) || (Size == 0U))
 8004e82:	68bb      	ldr	r3, [r7, #8]
 8004e84:	2b00      	cmp	r3, #0
 8004e86:	d002      	beq.n	8004e8e <HAL_UART_Transmit+0x26>
 8004e88:	88fb      	ldrh	r3, [r7, #6]
 8004e8a:	2b00      	cmp	r3, #0
 8004e8c:	d101      	bne.n	8004e92 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8004e8e:	2301      	movs	r3, #1
 8004e90:	e07a      	b.n	8004f88 <HAL_UART_Transmit+0x120>
    }

    __HAL_LOCK(huart);
 8004e92:	68fb      	ldr	r3, [r7, #12]
 8004e94:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8004e98:	2b01      	cmp	r3, #1
 8004e9a:	d101      	bne.n	8004ea0 <HAL_UART_Transmit+0x38>
 8004e9c:	2302      	movs	r3, #2
 8004e9e:	e073      	b.n	8004f88 <HAL_UART_Transmit+0x120>
 8004ea0:	68fb      	ldr	r3, [r7, #12]
 8004ea2:	2201      	movs	r2, #1
 8004ea4:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004ea8:	68fb      	ldr	r3, [r7, #12]
 8004eaa:	2200      	movs	r2, #0
 8004eac:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004eb0:	68fb      	ldr	r3, [r7, #12]
 8004eb2:	2221      	movs	r2, #33	; 0x21
 8004eb4:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004eb6:	f7fd f887 	bl	8001fc8 <HAL_GetTick>
 8004eba:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8004ebc:	68fb      	ldr	r3, [r7, #12]
 8004ebe:	88fa      	ldrh	r2, [r7, #6]
 8004ec0:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8004ec4:	68fb      	ldr	r3, [r7, #12]
 8004ec6:	88fa      	ldrh	r2, [r7, #6]
 8004ec8:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004ecc:	68fb      	ldr	r3, [r7, #12]
 8004ece:	689b      	ldr	r3, [r3, #8]
 8004ed0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004ed4:	d108      	bne.n	8004ee8 <HAL_UART_Transmit+0x80>
 8004ed6:	68fb      	ldr	r3, [r7, #12]
 8004ed8:	691b      	ldr	r3, [r3, #16]
 8004eda:	2b00      	cmp	r3, #0
 8004edc:	d104      	bne.n	8004ee8 <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 8004ede:	2300      	movs	r3, #0
 8004ee0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8004ee2:	68bb      	ldr	r3, [r7, #8]
 8004ee4:	61bb      	str	r3, [r7, #24]
 8004ee6:	e003      	b.n	8004ef0 <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 8004ee8:	68bb      	ldr	r3, [r7, #8]
 8004eea:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004eec:	2300      	movs	r3, #0
 8004eee:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8004ef0:	68fb      	ldr	r3, [r7, #12]
 8004ef2:	2200      	movs	r2, #0
 8004ef4:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 8004ef8:	e02d      	b.n	8004f56 <HAL_UART_Transmit+0xee>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004efa:	683b      	ldr	r3, [r7, #0]
 8004efc:	9300      	str	r3, [sp, #0]
 8004efe:	697b      	ldr	r3, [r7, #20]
 8004f00:	2200      	movs	r2, #0
 8004f02:	2180      	movs	r1, #128	; 0x80
 8004f04:	68f8      	ldr	r0, [r7, #12]
 8004f06:	f000 fb36 	bl	8005576 <UART_WaitOnFlagUntilTimeout>
 8004f0a:	4603      	mov	r3, r0
 8004f0c:	2b00      	cmp	r3, #0
 8004f0e:	d001      	beq.n	8004f14 <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 8004f10:	2303      	movs	r3, #3
 8004f12:	e039      	b.n	8004f88 <HAL_UART_Transmit+0x120>
      }
      if (pdata8bits == NULL)
 8004f14:	69fb      	ldr	r3, [r7, #28]
 8004f16:	2b00      	cmp	r3, #0
 8004f18:	d10b      	bne.n	8004f32 <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004f1a:	69bb      	ldr	r3, [r7, #24]
 8004f1c:	881a      	ldrh	r2, [r3, #0]
 8004f1e:	68fb      	ldr	r3, [r7, #12]
 8004f20:	681b      	ldr	r3, [r3, #0]
 8004f22:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004f26:	b292      	uxth	r2, r2
 8004f28:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8004f2a:	69bb      	ldr	r3, [r7, #24]
 8004f2c:	3302      	adds	r3, #2
 8004f2e:	61bb      	str	r3, [r7, #24]
 8004f30:	e008      	b.n	8004f44 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8004f32:	69fb      	ldr	r3, [r7, #28]
 8004f34:	781a      	ldrb	r2, [r3, #0]
 8004f36:	68fb      	ldr	r3, [r7, #12]
 8004f38:	681b      	ldr	r3, [r3, #0]
 8004f3a:	b292      	uxth	r2, r2
 8004f3c:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8004f3e:	69fb      	ldr	r3, [r7, #28]
 8004f40:	3301      	adds	r3, #1
 8004f42:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004f44:	68fb      	ldr	r3, [r7, #12]
 8004f46:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8004f4a:	b29b      	uxth	r3, r3
 8004f4c:	3b01      	subs	r3, #1
 8004f4e:	b29a      	uxth	r2, r3
 8004f50:	68fb      	ldr	r3, [r7, #12]
 8004f52:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8004f56:	68fb      	ldr	r3, [r7, #12]
 8004f58:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8004f5c:	b29b      	uxth	r3, r3
 8004f5e:	2b00      	cmp	r3, #0
 8004f60:	d1cb      	bne.n	8004efa <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004f62:	683b      	ldr	r3, [r7, #0]
 8004f64:	9300      	str	r3, [sp, #0]
 8004f66:	697b      	ldr	r3, [r7, #20]
 8004f68:	2200      	movs	r2, #0
 8004f6a:	2140      	movs	r1, #64	; 0x40
 8004f6c:	68f8      	ldr	r0, [r7, #12]
 8004f6e:	f000 fb02 	bl	8005576 <UART_WaitOnFlagUntilTimeout>
 8004f72:	4603      	mov	r3, r0
 8004f74:	2b00      	cmp	r3, #0
 8004f76:	d001      	beq.n	8004f7c <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 8004f78:	2303      	movs	r3, #3
 8004f7a:	e005      	b.n	8004f88 <HAL_UART_Transmit+0x120>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004f7c:	68fb      	ldr	r3, [r7, #12]
 8004f7e:	2220      	movs	r2, #32
 8004f80:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 8004f82:	2300      	movs	r3, #0
 8004f84:	e000      	b.n	8004f88 <HAL_UART_Transmit+0x120>
  }
  else
  {
    return HAL_BUSY;
 8004f86:	2302      	movs	r3, #2
  }
}
 8004f88:	4618      	mov	r0, r3
 8004f8a:	3720      	adds	r7, #32
 8004f8c:	46bd      	mov	sp, r7
 8004f8e:	bd80      	pop	{r7, pc}

08004f90 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004f90:	b580      	push	{r7, lr}
 8004f92:	b08a      	sub	sp, #40	; 0x28
 8004f94:	af02      	add	r7, sp, #8
 8004f96:	60f8      	str	r0, [r7, #12]
 8004f98:	60b9      	str	r1, [r7, #8]
 8004f9a:	603b      	str	r3, [r7, #0]
 8004f9c:	4613      	mov	r3, r2
 8004f9e:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004fa0:	68fb      	ldr	r3, [r7, #12]
 8004fa2:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004fa4:	2b20      	cmp	r3, #32
 8004fa6:	f040 80bf 	bne.w	8005128 <HAL_UART_Receive+0x198>
  {
    if ((pData == NULL) || (Size == 0U))
 8004faa:	68bb      	ldr	r3, [r7, #8]
 8004fac:	2b00      	cmp	r3, #0
 8004fae:	d002      	beq.n	8004fb6 <HAL_UART_Receive+0x26>
 8004fb0:	88fb      	ldrh	r3, [r7, #6]
 8004fb2:	2b00      	cmp	r3, #0
 8004fb4:	d101      	bne.n	8004fba <HAL_UART_Receive+0x2a>
    {
      return  HAL_ERROR;
 8004fb6:	2301      	movs	r3, #1
 8004fb8:	e0b7      	b.n	800512a <HAL_UART_Receive+0x19a>
    }

    __HAL_LOCK(huart);
 8004fba:	68fb      	ldr	r3, [r7, #12]
 8004fbc:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8004fc0:	2b01      	cmp	r3, #1
 8004fc2:	d101      	bne.n	8004fc8 <HAL_UART_Receive+0x38>
 8004fc4:	2302      	movs	r3, #2
 8004fc6:	e0b0      	b.n	800512a <HAL_UART_Receive+0x19a>
 8004fc8:	68fb      	ldr	r3, [r7, #12]
 8004fca:	2201      	movs	r2, #1
 8004fcc:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004fd0:	68fb      	ldr	r3, [r7, #12]
 8004fd2:	2200      	movs	r2, #0
 8004fd4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004fd8:	68fb      	ldr	r3, [r7, #12]
 8004fda:	2222      	movs	r2, #34	; 0x22
 8004fdc:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004fde:	68fb      	ldr	r3, [r7, #12]
 8004fe0:	2200      	movs	r2, #0
 8004fe2:	661a      	str	r2, [r3, #96]	; 0x60

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004fe4:	f7fc fff0 	bl	8001fc8 <HAL_GetTick>
 8004fe8:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 8004fea:	68fb      	ldr	r3, [r7, #12]
 8004fec:	88fa      	ldrh	r2, [r7, #6]
 8004fee:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
    huart->RxXferCount = Size;
 8004ff2:	68fb      	ldr	r3, [r7, #12]
 8004ff4:	88fa      	ldrh	r2, [r7, #6]
 8004ff6:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8004ffa:	68fb      	ldr	r3, [r7, #12]
 8004ffc:	689b      	ldr	r3, [r3, #8]
 8004ffe:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005002:	d10e      	bne.n	8005022 <HAL_UART_Receive+0x92>
 8005004:	68fb      	ldr	r3, [r7, #12]
 8005006:	691b      	ldr	r3, [r3, #16]
 8005008:	2b00      	cmp	r3, #0
 800500a:	d105      	bne.n	8005018 <HAL_UART_Receive+0x88>
 800500c:	68fb      	ldr	r3, [r7, #12]
 800500e:	f240 12ff 	movw	r2, #511	; 0x1ff
 8005012:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8005016:	e02d      	b.n	8005074 <HAL_UART_Receive+0xe4>
 8005018:	68fb      	ldr	r3, [r7, #12]
 800501a:	22ff      	movs	r2, #255	; 0xff
 800501c:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8005020:	e028      	b.n	8005074 <HAL_UART_Receive+0xe4>
 8005022:	68fb      	ldr	r3, [r7, #12]
 8005024:	689b      	ldr	r3, [r3, #8]
 8005026:	2b00      	cmp	r3, #0
 8005028:	d10d      	bne.n	8005046 <HAL_UART_Receive+0xb6>
 800502a:	68fb      	ldr	r3, [r7, #12]
 800502c:	691b      	ldr	r3, [r3, #16]
 800502e:	2b00      	cmp	r3, #0
 8005030:	d104      	bne.n	800503c <HAL_UART_Receive+0xac>
 8005032:	68fb      	ldr	r3, [r7, #12]
 8005034:	22ff      	movs	r2, #255	; 0xff
 8005036:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800503a:	e01b      	b.n	8005074 <HAL_UART_Receive+0xe4>
 800503c:	68fb      	ldr	r3, [r7, #12]
 800503e:	227f      	movs	r2, #127	; 0x7f
 8005040:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8005044:	e016      	b.n	8005074 <HAL_UART_Receive+0xe4>
 8005046:	68fb      	ldr	r3, [r7, #12]
 8005048:	689b      	ldr	r3, [r3, #8]
 800504a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800504e:	d10d      	bne.n	800506c <HAL_UART_Receive+0xdc>
 8005050:	68fb      	ldr	r3, [r7, #12]
 8005052:	691b      	ldr	r3, [r3, #16]
 8005054:	2b00      	cmp	r3, #0
 8005056:	d104      	bne.n	8005062 <HAL_UART_Receive+0xd2>
 8005058:	68fb      	ldr	r3, [r7, #12]
 800505a:	227f      	movs	r2, #127	; 0x7f
 800505c:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8005060:	e008      	b.n	8005074 <HAL_UART_Receive+0xe4>
 8005062:	68fb      	ldr	r3, [r7, #12]
 8005064:	223f      	movs	r2, #63	; 0x3f
 8005066:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800506a:	e003      	b.n	8005074 <HAL_UART_Receive+0xe4>
 800506c:	68fb      	ldr	r3, [r7, #12]
 800506e:	2200      	movs	r2, #0
 8005070:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
    uhMask = huart->Mask;
 8005074:	68fb      	ldr	r3, [r7, #12]
 8005076:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800507a:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800507c:	68fb      	ldr	r3, [r7, #12]
 800507e:	689b      	ldr	r3, [r3, #8]
 8005080:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005084:	d108      	bne.n	8005098 <HAL_UART_Receive+0x108>
 8005086:	68fb      	ldr	r3, [r7, #12]
 8005088:	691b      	ldr	r3, [r3, #16]
 800508a:	2b00      	cmp	r3, #0
 800508c:	d104      	bne.n	8005098 <HAL_UART_Receive+0x108>
    {
      pdata8bits  = NULL;
 800508e:	2300      	movs	r3, #0
 8005090:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8005092:	68bb      	ldr	r3, [r7, #8]
 8005094:	61bb      	str	r3, [r7, #24]
 8005096:	e003      	b.n	80050a0 <HAL_UART_Receive+0x110>
    }
    else
    {
      pdata8bits  = pData;
 8005098:	68bb      	ldr	r3, [r7, #8]
 800509a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800509c:	2300      	movs	r3, #0
 800509e:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 80050a0:	68fb      	ldr	r3, [r7, #12]
 80050a2:	2200      	movs	r2, #0
 80050a4:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 80050a8:	e033      	b.n	8005112 <HAL_UART_Receive+0x182>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 80050aa:	683b      	ldr	r3, [r7, #0]
 80050ac:	9300      	str	r3, [sp, #0]
 80050ae:	697b      	ldr	r3, [r7, #20]
 80050b0:	2200      	movs	r2, #0
 80050b2:	2120      	movs	r1, #32
 80050b4:	68f8      	ldr	r0, [r7, #12]
 80050b6:	f000 fa5e 	bl	8005576 <UART_WaitOnFlagUntilTimeout>
 80050ba:	4603      	mov	r3, r0
 80050bc:	2b00      	cmp	r3, #0
 80050be:	d001      	beq.n	80050c4 <HAL_UART_Receive+0x134>
      {
        return HAL_TIMEOUT;
 80050c0:	2303      	movs	r3, #3
 80050c2:	e032      	b.n	800512a <HAL_UART_Receive+0x19a>
      }
      if (pdata8bits == NULL)
 80050c4:	69fb      	ldr	r3, [r7, #28]
 80050c6:	2b00      	cmp	r3, #0
 80050c8:	d10c      	bne.n	80050e4 <HAL_UART_Receive+0x154>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 80050ca:	68fb      	ldr	r3, [r7, #12]
 80050cc:	681b      	ldr	r3, [r3, #0]
 80050ce:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80050d0:	b29a      	uxth	r2, r3
 80050d2:	8a7b      	ldrh	r3, [r7, #18]
 80050d4:	4013      	ands	r3, r2
 80050d6:	b29a      	uxth	r2, r3
 80050d8:	69bb      	ldr	r3, [r7, #24]
 80050da:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 80050dc:	69bb      	ldr	r3, [r7, #24]
 80050de:	3302      	adds	r3, #2
 80050e0:	61bb      	str	r3, [r7, #24]
 80050e2:	e00d      	b.n	8005100 <HAL_UART_Receive+0x170>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 80050e4:	68fb      	ldr	r3, [r7, #12]
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80050ea:	b29b      	uxth	r3, r3
 80050ec:	b2da      	uxtb	r2, r3
 80050ee:	8a7b      	ldrh	r3, [r7, #18]
 80050f0:	b2db      	uxtb	r3, r3
 80050f2:	4013      	ands	r3, r2
 80050f4:	b2da      	uxtb	r2, r3
 80050f6:	69fb      	ldr	r3, [r7, #28]
 80050f8:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 80050fa:	69fb      	ldr	r3, [r7, #28]
 80050fc:	3301      	adds	r3, #1
 80050fe:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8005100:	68fb      	ldr	r3, [r7, #12]
 8005102:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8005106:	b29b      	uxth	r3, r3
 8005108:	3b01      	subs	r3, #1
 800510a:	b29a      	uxth	r2, r3
 800510c:	68fb      	ldr	r3, [r7, #12]
 800510e:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    while (huart->RxXferCount > 0U)
 8005112:	68fb      	ldr	r3, [r7, #12]
 8005114:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8005118:	b29b      	uxth	r3, r3
 800511a:	2b00      	cmp	r3, #0
 800511c:	d1c5      	bne.n	80050aa <HAL_UART_Receive+0x11a>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800511e:	68fb      	ldr	r3, [r7, #12]
 8005120:	2220      	movs	r2, #32
 8005122:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 8005124:	2300      	movs	r3, #0
 8005126:	e000      	b.n	800512a <HAL_UART_Receive+0x19a>
  }
  else
  {
    return HAL_BUSY;
 8005128:	2302      	movs	r3, #2
  }
}
 800512a:	4618      	mov	r0, r3
 800512c:	3720      	adds	r7, #32
 800512e:	46bd      	mov	sp, r7
 8005130:	bd80      	pop	{r7, pc}
	...

08005134 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005134:	b580      	push	{r7, lr}
 8005136:	b088      	sub	sp, #32
 8005138:	af00      	add	r7, sp, #0
 800513a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800513c:	2300      	movs	r3, #0
 800513e:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	689a      	ldr	r2, [r3, #8]
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	691b      	ldr	r3, [r3, #16]
 8005148:	431a      	orrs	r2, r3
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	695b      	ldr	r3, [r3, #20]
 800514e:	431a      	orrs	r2, r3
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	69db      	ldr	r3, [r3, #28]
 8005154:	4313      	orrs	r3, r2
 8005156:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	681a      	ldr	r2, [r3, #0]
 800515e:	4b8a      	ldr	r3, [pc, #552]	; (8005388 <UART_SetConfig+0x254>)
 8005160:	4013      	ands	r3, r2
 8005162:	687a      	ldr	r2, [r7, #4]
 8005164:	6812      	ldr	r2, [r2, #0]
 8005166:	6979      	ldr	r1, [r7, #20]
 8005168:	430b      	orrs	r3, r1
 800516a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	681b      	ldr	r3, [r3, #0]
 8005170:	685b      	ldr	r3, [r3, #4]
 8005172:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	68da      	ldr	r2, [r3, #12]
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	681b      	ldr	r3, [r3, #0]
 800517e:	430a      	orrs	r2, r1
 8005180:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	699b      	ldr	r3, [r3, #24]
 8005186:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	6a1b      	ldr	r3, [r3, #32]
 800518c:	697a      	ldr	r2, [r7, #20]
 800518e:	4313      	orrs	r3, r2
 8005190:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	681b      	ldr	r3, [r3, #0]
 8005196:	689b      	ldr	r3, [r3, #8]
 8005198:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	681b      	ldr	r3, [r3, #0]
 80051a0:	697a      	ldr	r2, [r7, #20]
 80051a2:	430a      	orrs	r2, r1
 80051a4:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	681b      	ldr	r3, [r3, #0]
 80051aa:	4a78      	ldr	r2, [pc, #480]	; (800538c <UART_SetConfig+0x258>)
 80051ac:	4293      	cmp	r3, r2
 80051ae:	d120      	bne.n	80051f2 <UART_SetConfig+0xbe>
 80051b0:	4b77      	ldr	r3, [pc, #476]	; (8005390 <UART_SetConfig+0x25c>)
 80051b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80051b4:	f003 0303 	and.w	r3, r3, #3
 80051b8:	2b03      	cmp	r3, #3
 80051ba:	d817      	bhi.n	80051ec <UART_SetConfig+0xb8>
 80051bc:	a201      	add	r2, pc, #4	; (adr r2, 80051c4 <UART_SetConfig+0x90>)
 80051be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80051c2:	bf00      	nop
 80051c4:	080051d5 	.word	0x080051d5
 80051c8:	080051e1 	.word	0x080051e1
 80051cc:	080051e7 	.word	0x080051e7
 80051d0:	080051db 	.word	0x080051db
 80051d4:	2300      	movs	r3, #0
 80051d6:	77fb      	strb	r3, [r7, #31]
 80051d8:	e01d      	b.n	8005216 <UART_SetConfig+0xe2>
 80051da:	2302      	movs	r3, #2
 80051dc:	77fb      	strb	r3, [r7, #31]
 80051de:	e01a      	b.n	8005216 <UART_SetConfig+0xe2>
 80051e0:	2304      	movs	r3, #4
 80051e2:	77fb      	strb	r3, [r7, #31]
 80051e4:	e017      	b.n	8005216 <UART_SetConfig+0xe2>
 80051e6:	2308      	movs	r3, #8
 80051e8:	77fb      	strb	r3, [r7, #31]
 80051ea:	e014      	b.n	8005216 <UART_SetConfig+0xe2>
 80051ec:	2310      	movs	r3, #16
 80051ee:	77fb      	strb	r3, [r7, #31]
 80051f0:	e011      	b.n	8005216 <UART_SetConfig+0xe2>
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	681b      	ldr	r3, [r3, #0]
 80051f6:	4a67      	ldr	r2, [pc, #412]	; (8005394 <UART_SetConfig+0x260>)
 80051f8:	4293      	cmp	r3, r2
 80051fa:	d102      	bne.n	8005202 <UART_SetConfig+0xce>
 80051fc:	2300      	movs	r3, #0
 80051fe:	77fb      	strb	r3, [r7, #31]
 8005200:	e009      	b.n	8005216 <UART_SetConfig+0xe2>
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	681b      	ldr	r3, [r3, #0]
 8005206:	4a64      	ldr	r2, [pc, #400]	; (8005398 <UART_SetConfig+0x264>)
 8005208:	4293      	cmp	r3, r2
 800520a:	d102      	bne.n	8005212 <UART_SetConfig+0xde>
 800520c:	2300      	movs	r3, #0
 800520e:	77fb      	strb	r3, [r7, #31]
 8005210:	e001      	b.n	8005216 <UART_SetConfig+0xe2>
 8005212:	2310      	movs	r3, #16
 8005214:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	69db      	ldr	r3, [r3, #28]
 800521a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800521e:	d15b      	bne.n	80052d8 <UART_SetConfig+0x1a4>
  {
    switch (clocksource)
 8005220:	7ffb      	ldrb	r3, [r7, #31]
 8005222:	2b08      	cmp	r3, #8
 8005224:	d827      	bhi.n	8005276 <UART_SetConfig+0x142>
 8005226:	a201      	add	r2, pc, #4	; (adr r2, 800522c <UART_SetConfig+0xf8>)
 8005228:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800522c:	08005251 	.word	0x08005251
 8005230:	08005259 	.word	0x08005259
 8005234:	08005261 	.word	0x08005261
 8005238:	08005277 	.word	0x08005277
 800523c:	08005267 	.word	0x08005267
 8005240:	08005277 	.word	0x08005277
 8005244:	08005277 	.word	0x08005277
 8005248:	08005277 	.word	0x08005277
 800524c:	0800526f 	.word	0x0800526f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005250:	f7fe ff9a 	bl	8004188 <HAL_RCC_GetPCLK1Freq>
 8005254:	61b8      	str	r0, [r7, #24]
        break;
 8005256:	e013      	b.n	8005280 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005258:	f7fe ffb8 	bl	80041cc <HAL_RCC_GetPCLK2Freq>
 800525c:	61b8      	str	r0, [r7, #24]
        break;
 800525e:	e00f      	b.n	8005280 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005260:	4b4e      	ldr	r3, [pc, #312]	; (800539c <UART_SetConfig+0x268>)
 8005262:	61bb      	str	r3, [r7, #24]
        break;
 8005264:	e00c      	b.n	8005280 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005266:	f7fe ff19 	bl	800409c <HAL_RCC_GetSysClockFreq>
 800526a:	61b8      	str	r0, [r7, #24]
        break;
 800526c:	e008      	b.n	8005280 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800526e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005272:	61bb      	str	r3, [r7, #24]
        break;
 8005274:	e004      	b.n	8005280 <UART_SetConfig+0x14c>
      default:
        pclk = 0U;
 8005276:	2300      	movs	r3, #0
 8005278:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800527a:	2301      	movs	r3, #1
 800527c:	77bb      	strb	r3, [r7, #30]
        break;
 800527e:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005280:	69bb      	ldr	r3, [r7, #24]
 8005282:	2b00      	cmp	r3, #0
 8005284:	d074      	beq.n	8005370 <UART_SetConfig+0x23c>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8005286:	69bb      	ldr	r3, [r7, #24]
 8005288:	005a      	lsls	r2, r3, #1
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	685b      	ldr	r3, [r3, #4]
 800528e:	085b      	lsrs	r3, r3, #1
 8005290:	441a      	add	r2, r3
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	685b      	ldr	r3, [r3, #4]
 8005296:	fbb2 f3f3 	udiv	r3, r2, r3
 800529a:	b29b      	uxth	r3, r3
 800529c:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800529e:	693b      	ldr	r3, [r7, #16]
 80052a0:	2b0f      	cmp	r3, #15
 80052a2:	d916      	bls.n	80052d2 <UART_SetConfig+0x19e>
 80052a4:	693b      	ldr	r3, [r7, #16]
 80052a6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80052aa:	d212      	bcs.n	80052d2 <UART_SetConfig+0x19e>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80052ac:	693b      	ldr	r3, [r7, #16]
 80052ae:	b29b      	uxth	r3, r3
 80052b0:	f023 030f 	bic.w	r3, r3, #15
 80052b4:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80052b6:	693b      	ldr	r3, [r7, #16]
 80052b8:	085b      	lsrs	r3, r3, #1
 80052ba:	b29b      	uxth	r3, r3
 80052bc:	f003 0307 	and.w	r3, r3, #7
 80052c0:	b29a      	uxth	r2, r3
 80052c2:	89fb      	ldrh	r3, [r7, #14]
 80052c4:	4313      	orrs	r3, r2
 80052c6:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	681b      	ldr	r3, [r3, #0]
 80052cc:	89fa      	ldrh	r2, [r7, #14]
 80052ce:	60da      	str	r2, [r3, #12]
 80052d0:	e04e      	b.n	8005370 <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 80052d2:	2301      	movs	r3, #1
 80052d4:	77bb      	strb	r3, [r7, #30]
 80052d6:	e04b      	b.n	8005370 <UART_SetConfig+0x23c>
      }
    }
  }
  else
  {
    switch (clocksource)
 80052d8:	7ffb      	ldrb	r3, [r7, #31]
 80052da:	2b08      	cmp	r3, #8
 80052dc:	d827      	bhi.n	800532e <UART_SetConfig+0x1fa>
 80052de:	a201      	add	r2, pc, #4	; (adr r2, 80052e4 <UART_SetConfig+0x1b0>)
 80052e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80052e4:	08005309 	.word	0x08005309
 80052e8:	08005311 	.word	0x08005311
 80052ec:	08005319 	.word	0x08005319
 80052f0:	0800532f 	.word	0x0800532f
 80052f4:	0800531f 	.word	0x0800531f
 80052f8:	0800532f 	.word	0x0800532f
 80052fc:	0800532f 	.word	0x0800532f
 8005300:	0800532f 	.word	0x0800532f
 8005304:	08005327 	.word	0x08005327
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005308:	f7fe ff3e 	bl	8004188 <HAL_RCC_GetPCLK1Freq>
 800530c:	61b8      	str	r0, [r7, #24]
        break;
 800530e:	e013      	b.n	8005338 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005310:	f7fe ff5c 	bl	80041cc <HAL_RCC_GetPCLK2Freq>
 8005314:	61b8      	str	r0, [r7, #24]
        break;
 8005316:	e00f      	b.n	8005338 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005318:	4b20      	ldr	r3, [pc, #128]	; (800539c <UART_SetConfig+0x268>)
 800531a:	61bb      	str	r3, [r7, #24]
        break;
 800531c:	e00c      	b.n	8005338 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800531e:	f7fe febd 	bl	800409c <HAL_RCC_GetSysClockFreq>
 8005322:	61b8      	str	r0, [r7, #24]
        break;
 8005324:	e008      	b.n	8005338 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005326:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800532a:	61bb      	str	r3, [r7, #24]
        break;
 800532c:	e004      	b.n	8005338 <UART_SetConfig+0x204>
      default:
        pclk = 0U;
 800532e:	2300      	movs	r3, #0
 8005330:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8005332:	2301      	movs	r3, #1
 8005334:	77bb      	strb	r3, [r7, #30]
        break;
 8005336:	bf00      	nop
    }

    if (pclk != 0U)
 8005338:	69bb      	ldr	r3, [r7, #24]
 800533a:	2b00      	cmp	r3, #0
 800533c:	d018      	beq.n	8005370 <UART_SetConfig+0x23c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	685b      	ldr	r3, [r3, #4]
 8005342:	085a      	lsrs	r2, r3, #1
 8005344:	69bb      	ldr	r3, [r7, #24]
 8005346:	441a      	add	r2, r3
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	685b      	ldr	r3, [r3, #4]
 800534c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005350:	b29b      	uxth	r3, r3
 8005352:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005354:	693b      	ldr	r3, [r7, #16]
 8005356:	2b0f      	cmp	r3, #15
 8005358:	d908      	bls.n	800536c <UART_SetConfig+0x238>
 800535a:	693b      	ldr	r3, [r7, #16]
 800535c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005360:	d204      	bcs.n	800536c <UART_SetConfig+0x238>
      {
        huart->Instance->BRR = usartdiv;
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	681b      	ldr	r3, [r3, #0]
 8005366:	693a      	ldr	r2, [r7, #16]
 8005368:	60da      	str	r2, [r3, #12]
 800536a:	e001      	b.n	8005370 <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 800536c:	2301      	movs	r3, #1
 800536e:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	2200      	movs	r2, #0
 8005374:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	2200      	movs	r2, #0
 800537a:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 800537c:	7fbb      	ldrb	r3, [r7, #30]
}
 800537e:	4618      	mov	r0, r3
 8005380:	3720      	adds	r7, #32
 8005382:	46bd      	mov	sp, r7
 8005384:	bd80      	pop	{r7, pc}
 8005386:	bf00      	nop
 8005388:	efff69f3 	.word	0xefff69f3
 800538c:	40013800 	.word	0x40013800
 8005390:	40021000 	.word	0x40021000
 8005394:	40004400 	.word	0x40004400
 8005398:	40004800 	.word	0x40004800
 800539c:	007a1200 	.word	0x007a1200

080053a0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80053a0:	b480      	push	{r7}
 80053a2:	b083      	sub	sp, #12
 80053a4:	af00      	add	r7, sp, #0
 80053a6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053ac:	f003 0301 	and.w	r3, r3, #1
 80053b0:	2b00      	cmp	r3, #0
 80053b2:	d00a      	beq.n	80053ca <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	681b      	ldr	r3, [r3, #0]
 80053b8:	685b      	ldr	r3, [r3, #4]
 80053ba:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	681b      	ldr	r3, [r3, #0]
 80053c6:	430a      	orrs	r2, r1
 80053c8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053ce:	f003 0302 	and.w	r3, r3, #2
 80053d2:	2b00      	cmp	r3, #0
 80053d4:	d00a      	beq.n	80053ec <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	681b      	ldr	r3, [r3, #0]
 80053da:	685b      	ldr	r3, [r3, #4]
 80053dc:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	681b      	ldr	r3, [r3, #0]
 80053e8:	430a      	orrs	r2, r1
 80053ea:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053f0:	f003 0304 	and.w	r3, r3, #4
 80053f4:	2b00      	cmp	r3, #0
 80053f6:	d00a      	beq.n	800540e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	685b      	ldr	r3, [r3, #4]
 80053fe:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	681b      	ldr	r3, [r3, #0]
 800540a:	430a      	orrs	r2, r1
 800540c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005412:	f003 0308 	and.w	r3, r3, #8
 8005416:	2b00      	cmp	r3, #0
 8005418:	d00a      	beq.n	8005430 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	681b      	ldr	r3, [r3, #0]
 800541e:	685b      	ldr	r3, [r3, #4]
 8005420:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	681b      	ldr	r3, [r3, #0]
 800542c:	430a      	orrs	r2, r1
 800542e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005434:	f003 0310 	and.w	r3, r3, #16
 8005438:	2b00      	cmp	r3, #0
 800543a:	d00a      	beq.n	8005452 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	689b      	ldr	r3, [r3, #8]
 8005442:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	681b      	ldr	r3, [r3, #0]
 800544e:	430a      	orrs	r2, r1
 8005450:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005456:	f003 0320 	and.w	r3, r3, #32
 800545a:	2b00      	cmp	r3, #0
 800545c:	d00a      	beq.n	8005474 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	681b      	ldr	r3, [r3, #0]
 8005462:	689b      	ldr	r3, [r3, #8]
 8005464:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	430a      	orrs	r2, r1
 8005472:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005478:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800547c:	2b00      	cmp	r3, #0
 800547e:	d01a      	beq.n	80054b6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	681b      	ldr	r3, [r3, #0]
 8005484:	685b      	ldr	r3, [r3, #4]
 8005486:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	681b      	ldr	r3, [r3, #0]
 8005492:	430a      	orrs	r2, r1
 8005494:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800549a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800549e:	d10a      	bne.n	80054b6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	681b      	ldr	r3, [r3, #0]
 80054a4:	685b      	ldr	r3, [r3, #4]
 80054a6:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	681b      	ldr	r3, [r3, #0]
 80054b2:	430a      	orrs	r2, r1
 80054b4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054ba:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80054be:	2b00      	cmp	r3, #0
 80054c0:	d00a      	beq.n	80054d8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	681b      	ldr	r3, [r3, #0]
 80054c6:	685b      	ldr	r3, [r3, #4]
 80054c8:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	681b      	ldr	r3, [r3, #0]
 80054d4:	430a      	orrs	r2, r1
 80054d6:	605a      	str	r2, [r3, #4]
  }
}
 80054d8:	bf00      	nop
 80054da:	370c      	adds	r7, #12
 80054dc:	46bd      	mov	sp, r7
 80054de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054e2:	4770      	bx	lr

080054e4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80054e4:	b580      	push	{r7, lr}
 80054e6:	b086      	sub	sp, #24
 80054e8:	af02      	add	r7, sp, #8
 80054ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	2200      	movs	r2, #0
 80054f0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80054f4:	f7fc fd68 	bl	8001fc8 <HAL_GetTick>
 80054f8:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	681b      	ldr	r3, [r3, #0]
 80054fe:	681b      	ldr	r3, [r3, #0]
 8005500:	f003 0308 	and.w	r3, r3, #8
 8005504:	2b08      	cmp	r3, #8
 8005506:	d10e      	bne.n	8005526 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005508:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800550c:	9300      	str	r3, [sp, #0]
 800550e:	68fb      	ldr	r3, [r7, #12]
 8005510:	2200      	movs	r2, #0
 8005512:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8005516:	6878      	ldr	r0, [r7, #4]
 8005518:	f000 f82d 	bl	8005576 <UART_WaitOnFlagUntilTimeout>
 800551c:	4603      	mov	r3, r0
 800551e:	2b00      	cmp	r3, #0
 8005520:	d001      	beq.n	8005526 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005522:	2303      	movs	r3, #3
 8005524:	e023      	b.n	800556e <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	681b      	ldr	r3, [r3, #0]
 800552a:	681b      	ldr	r3, [r3, #0]
 800552c:	f003 0304 	and.w	r3, r3, #4
 8005530:	2b04      	cmp	r3, #4
 8005532:	d10e      	bne.n	8005552 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005534:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8005538:	9300      	str	r3, [sp, #0]
 800553a:	68fb      	ldr	r3, [r7, #12]
 800553c:	2200      	movs	r2, #0
 800553e:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8005542:	6878      	ldr	r0, [r7, #4]
 8005544:	f000 f817 	bl	8005576 <UART_WaitOnFlagUntilTimeout>
 8005548:	4603      	mov	r3, r0
 800554a:	2b00      	cmp	r3, #0
 800554c:	d001      	beq.n	8005552 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800554e:	2303      	movs	r3, #3
 8005550:	e00d      	b.n	800556e <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	2220      	movs	r2, #32
 8005556:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	2220      	movs	r2, #32
 800555c:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	2200      	movs	r2, #0
 8005562:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	2200      	movs	r2, #0
 8005568:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 800556c:	2300      	movs	r3, #0
}
 800556e:	4618      	mov	r0, r3
 8005570:	3710      	adds	r7, #16
 8005572:	46bd      	mov	sp, r7
 8005574:	bd80      	pop	{r7, pc}

08005576 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005576:	b580      	push	{r7, lr}
 8005578:	b09c      	sub	sp, #112	; 0x70
 800557a:	af00      	add	r7, sp, #0
 800557c:	60f8      	str	r0, [r7, #12]
 800557e:	60b9      	str	r1, [r7, #8]
 8005580:	603b      	str	r3, [r7, #0]
 8005582:	4613      	mov	r3, r2
 8005584:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005586:	e0a5      	b.n	80056d4 <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005588:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800558a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800558e:	f000 80a1 	beq.w	80056d4 <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005592:	f7fc fd19 	bl	8001fc8 <HAL_GetTick>
 8005596:	4602      	mov	r2, r0
 8005598:	683b      	ldr	r3, [r7, #0]
 800559a:	1ad3      	subs	r3, r2, r3
 800559c:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800559e:	429a      	cmp	r2, r3
 80055a0:	d302      	bcc.n	80055a8 <UART_WaitOnFlagUntilTimeout+0x32>
 80055a2:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80055a4:	2b00      	cmp	r3, #0
 80055a6:	d13e      	bne.n	8005626 <UART_WaitOnFlagUntilTimeout+0xb0>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80055a8:	68fb      	ldr	r3, [r7, #12]
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80055ae:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80055b0:	e853 3f00 	ldrex	r3, [r3]
 80055b4:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 80055b6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80055b8:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80055bc:	667b      	str	r3, [r7, #100]	; 0x64
 80055be:	68fb      	ldr	r3, [r7, #12]
 80055c0:	681b      	ldr	r3, [r3, #0]
 80055c2:	461a      	mov	r2, r3
 80055c4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80055c6:	65fb      	str	r3, [r7, #92]	; 0x5c
 80055c8:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80055ca:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80055cc:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80055ce:	e841 2300 	strex	r3, r2, [r1]
 80055d2:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 80055d4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80055d6:	2b00      	cmp	r3, #0
 80055d8:	d1e6      	bne.n	80055a8 <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80055da:	68fb      	ldr	r3, [r7, #12]
 80055dc:	681b      	ldr	r3, [r3, #0]
 80055de:	3308      	adds	r3, #8
 80055e0:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80055e2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80055e4:	e853 3f00 	ldrex	r3, [r3]
 80055e8:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80055ea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80055ec:	f023 0301 	bic.w	r3, r3, #1
 80055f0:	663b      	str	r3, [r7, #96]	; 0x60
 80055f2:	68fb      	ldr	r3, [r7, #12]
 80055f4:	681b      	ldr	r3, [r3, #0]
 80055f6:	3308      	adds	r3, #8
 80055f8:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80055fa:	64ba      	str	r2, [r7, #72]	; 0x48
 80055fc:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80055fe:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8005600:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005602:	e841 2300 	strex	r3, r2, [r1]
 8005606:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8005608:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800560a:	2b00      	cmp	r3, #0
 800560c:	d1e5      	bne.n	80055da <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 800560e:	68fb      	ldr	r3, [r7, #12]
 8005610:	2220      	movs	r2, #32
 8005612:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8005614:	68fb      	ldr	r3, [r7, #12]
 8005616:	2220      	movs	r2, #32
 8005618:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 800561a:	68fb      	ldr	r3, [r7, #12]
 800561c:	2200      	movs	r2, #0
 800561e:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 8005622:	2303      	movs	r3, #3
 8005624:	e067      	b.n	80056f6 <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8005626:	68fb      	ldr	r3, [r7, #12]
 8005628:	681b      	ldr	r3, [r3, #0]
 800562a:	681b      	ldr	r3, [r3, #0]
 800562c:	f003 0304 	and.w	r3, r3, #4
 8005630:	2b00      	cmp	r3, #0
 8005632:	d04f      	beq.n	80056d4 <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005634:	68fb      	ldr	r3, [r7, #12]
 8005636:	681b      	ldr	r3, [r3, #0]
 8005638:	69db      	ldr	r3, [r3, #28]
 800563a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800563e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005642:	d147      	bne.n	80056d4 <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005644:	68fb      	ldr	r3, [r7, #12]
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800564c:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800564e:	68fb      	ldr	r3, [r7, #12]
 8005650:	681b      	ldr	r3, [r3, #0]
 8005652:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005654:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005656:	e853 3f00 	ldrex	r3, [r3]
 800565a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800565c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800565e:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8005662:	66fb      	str	r3, [r7, #108]	; 0x6c
 8005664:	68fb      	ldr	r3, [r7, #12]
 8005666:	681b      	ldr	r3, [r3, #0]
 8005668:	461a      	mov	r2, r3
 800566a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800566c:	637b      	str	r3, [r7, #52]	; 0x34
 800566e:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005670:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8005672:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005674:	e841 2300 	strex	r3, r2, [r1]
 8005678:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800567a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800567c:	2b00      	cmp	r3, #0
 800567e:	d1e6      	bne.n	800564e <UART_WaitOnFlagUntilTimeout+0xd8>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005680:	68fb      	ldr	r3, [r7, #12]
 8005682:	681b      	ldr	r3, [r3, #0]
 8005684:	3308      	adds	r3, #8
 8005686:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005688:	697b      	ldr	r3, [r7, #20]
 800568a:	e853 3f00 	ldrex	r3, [r3]
 800568e:	613b      	str	r3, [r7, #16]
   return(result);
 8005690:	693b      	ldr	r3, [r7, #16]
 8005692:	f023 0301 	bic.w	r3, r3, #1
 8005696:	66bb      	str	r3, [r7, #104]	; 0x68
 8005698:	68fb      	ldr	r3, [r7, #12]
 800569a:	681b      	ldr	r3, [r3, #0]
 800569c:	3308      	adds	r3, #8
 800569e:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80056a0:	623a      	str	r2, [r7, #32]
 80056a2:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80056a4:	69f9      	ldr	r1, [r7, #28]
 80056a6:	6a3a      	ldr	r2, [r7, #32]
 80056a8:	e841 2300 	strex	r3, r2, [r1]
 80056ac:	61bb      	str	r3, [r7, #24]
   return(result);
 80056ae:	69bb      	ldr	r3, [r7, #24]
 80056b0:	2b00      	cmp	r3, #0
 80056b2:	d1e5      	bne.n	8005680 <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 80056b4:	68fb      	ldr	r3, [r7, #12]
 80056b6:	2220      	movs	r2, #32
 80056b8:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 80056ba:	68fb      	ldr	r3, [r7, #12]
 80056bc:	2220      	movs	r2, #32
 80056be:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80056c0:	68fb      	ldr	r3, [r7, #12]
 80056c2:	2220      	movs	r2, #32
 80056c4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80056c8:	68fb      	ldr	r3, [r7, #12]
 80056ca:	2200      	movs	r2, #0
 80056cc:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 80056d0:	2303      	movs	r3, #3
 80056d2:	e010      	b.n	80056f6 <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80056d4:	68fb      	ldr	r3, [r7, #12]
 80056d6:	681b      	ldr	r3, [r3, #0]
 80056d8:	69da      	ldr	r2, [r3, #28]
 80056da:	68bb      	ldr	r3, [r7, #8]
 80056dc:	4013      	ands	r3, r2
 80056de:	68ba      	ldr	r2, [r7, #8]
 80056e0:	429a      	cmp	r2, r3
 80056e2:	bf0c      	ite	eq
 80056e4:	2301      	moveq	r3, #1
 80056e6:	2300      	movne	r3, #0
 80056e8:	b2db      	uxtb	r3, r3
 80056ea:	461a      	mov	r2, r3
 80056ec:	79fb      	ldrb	r3, [r7, #7]
 80056ee:	429a      	cmp	r2, r3
 80056f0:	f43f af4a 	beq.w	8005588 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80056f4:	2300      	movs	r3, #0
}
 80056f6:	4618      	mov	r0, r3
 80056f8:	3770      	adds	r7, #112	; 0x70
 80056fa:	46bd      	mov	sp, r7
 80056fc:	bd80      	pop	{r7, pc}

080056fe <VL53L0X_GetOffsetCalibrationDataMicroMeter>:
	return Status;
}

VL53L0X_Error VL53L0X_GetOffsetCalibrationDataMicroMeter(VL53L0X_DEV Dev,
	int32_t *pOffsetCalibrationDataMicroMeter)
{
 80056fe:	b580      	push	{r7, lr}
 8005700:	b084      	sub	sp, #16
 8005702:	af00      	add	r7, sp, #0
 8005704:	6078      	str	r0, [r7, #4]
 8005706:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8005708:	2300      	movs	r3, #0
 800570a:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	Status = VL53L0X_get_offset_calibration_data_micro_meter(Dev,
 800570c:	6839      	ldr	r1, [r7, #0]
 800570e:	6878      	ldr	r0, [r7, #4]
 8005710:	f001 fccb 	bl	80070aa <VL53L0X_get_offset_calibration_data_micro_meter>
 8005714:	4603      	mov	r3, r0
 8005716:	73fb      	strb	r3, [r7, #15]
		pOffsetCalibrationDataMicroMeter);

	LOG_FUNCTION_END(Status);
	return Status;
 8005718:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800571c:	4618      	mov	r0, r3
 800571e:	3710      	adds	r7, #16
 8005720:	46bd      	mov	sp, r7
 8005722:	bd80      	pop	{r7, pc}

08005724 <VL53L0X_SetDeviceAddress>:

/* End Group PAL General Functions */

/* Group PAL Init Functions */
VL53L0X_Error VL53L0X_SetDeviceAddress(VL53L0X_DEV Dev, uint8_t DeviceAddress)
{
 8005724:	b580      	push	{r7, lr}
 8005726:	b084      	sub	sp, #16
 8005728:	af00      	add	r7, sp, #0
 800572a:	6078      	str	r0, [r7, #4]
 800572c:	460b      	mov	r3, r1
 800572e:	70fb      	strb	r3, [r7, #3]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8005730:	2300      	movs	r3, #0
 8005732:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	Status = VL53L0X_WrByte(Dev, VL53L0X_REG_I2C_SLAVE_DEVICE_ADDRESS,
 8005734:	78fb      	ldrb	r3, [r7, #3]
 8005736:	085b      	lsrs	r3, r3, #1
 8005738:	b2db      	uxtb	r3, r3
 800573a:	461a      	mov	r2, r3
 800573c:	218a      	movs	r1, #138	; 0x8a
 800573e:	6878      	ldr	r0, [r7, #4]
 8005740:	f004 fec4 	bl	800a4cc <VL53L0X_WrByte>
 8005744:	4603      	mov	r3, r0
 8005746:	73fb      	strb	r3, [r7, #15]
		DeviceAddress / 2);

	LOG_FUNCTION_END(Status);
	return Status;
 8005748:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800574c:	4618      	mov	r0, r3
 800574e:	3710      	adds	r7, #16
 8005750:	46bd      	mov	sp, r7
 8005752:	bd80      	pop	{r7, pc}

08005754 <VL53L0X_DataInit>:

VL53L0X_Error VL53L0X_DataInit(VL53L0X_DEV Dev)
{
 8005754:	b5b0      	push	{r4, r5, r7, lr}
 8005756:	b096      	sub	sp, #88	; 0x58
 8005758:	af00      	add	r7, sp, #0
 800575a:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800575c:	2300      	movs	r3, #0
 800575e:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		0xFE,
		0x01);
#endif

	/* Set I2C standard mode */
	if (Status == VL53L0X_ERROR_NONE)
 8005762:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8005766:	2b00      	cmp	r3, #0
 8005768:	d107      	bne.n	800577a <VL53L0X_DataInit+0x26>
		Status = VL53L0X_WrByte(Dev, 0x88, 0x00);
 800576a:	2200      	movs	r2, #0
 800576c:	2188      	movs	r1, #136	; 0x88
 800576e:	6878      	ldr	r0, [r7, #4]
 8005770:	f004 feac 	bl	800a4cc <VL53L0X_WrByte>
 8005774:	4603      	mov	r3, r0
 8005776:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

	VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, ReadDataFromDeviceDone, 0);
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	2200      	movs	r2, #0
 800577e:	f883 20f0 	strb.w	r2, [r3, #240]	; 0xf0
	if (Status == VL53L0X_ERROR_NONE)
		Status = VL53L0X_apply_offset_adjustment(Dev);
#endif

	/* Default value is 1000 for Linearity Corrective Gain */
	PALDevDataSet(Dev, LinearityCorrectiveGain, 1000);
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8005788:	f8a3 2152 	strh.w	r2, [r3, #338]	; 0x152

	/* Dmax default Parameter */
	PALDevDataSet(Dev, DmaxCalRangeMilliMeter, 400);
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	f44f 72c8 	mov.w	r2, #400	; 0x190
 8005792:	f8a3 2154 	strh.w	r2, [r3, #340]	; 0x154
	PALDevDataSet(Dev, DmaxCalSignalRateRtnMegaCps,
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	4a9e      	ldr	r2, [pc, #632]	; (8005a14 <VL53L0X_DataInit+0x2c0>)
 800579a:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158
		(FixPoint1616_t)((0x00016B85))); /* 1.42 No Cover Glass*/

	/* Set Default static parameters
	 *set first temporary values 9.44MHz * 65536 = 618660 */
	VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, OscFrequencyMHz, 618660);
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	4a9d      	ldr	r2, [pc, #628]	; (8005a18 <VL53L0X_DataInit+0x2c4>)
 80057a2:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4

	/* Set Default XTalkCompensationRateMegaCps to 0  */
	VL53L0X_SETPARAMETERFIELD(Dev, XTalkCompensationRateMegaCps, 0);
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	2200      	movs	r2, #0
 80057aa:	621a      	str	r2, [r3, #32]

	/* Get default parameters */
	Status = VL53L0X_GetDeviceParameters(Dev, &CurrentParameters);
 80057ac:	f107 0310 	add.w	r3, r7, #16
 80057b0:	4619      	mov	r1, r3
 80057b2:	6878      	ldr	r0, [r7, #4]
 80057b4:	f000 fab4 	bl	8005d20 <VL53L0X_GetDeviceParameters>
 80057b8:	4603      	mov	r3, r0
 80057ba:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (Status == VL53L0X_ERROR_NONE) {
 80057be:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 80057c2:	2b00      	cmp	r3, #0
 80057c4:	d112      	bne.n	80057ec <VL53L0X_DataInit+0x98>
		/* initialize PAL values */
		CurrentParameters.DeviceMode = VL53L0X_DEVICEMODE_SINGLE_RANGING;
 80057c6:	2300      	movs	r3, #0
 80057c8:	743b      	strb	r3, [r7, #16]
		CurrentParameters.HistogramMode = VL53L0X_HISTOGRAMMODE_DISABLED;
 80057ca:	2300      	movs	r3, #0
 80057cc:	747b      	strb	r3, [r7, #17]
		PALDevDataSet(Dev, CurrentParameters, CurrentParameters);
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	f103 0410 	add.w	r4, r3, #16
 80057d4:	f107 0510 	add.w	r5, r7, #16
 80057d8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80057da:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80057dc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80057de:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80057e0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80057e2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80057e4:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 80057e8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	}

	/* Sigma estimator variable */
	PALDevDataSet(Dev, SigmaEstRefArray, 100);
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	2264      	movs	r2, #100	; 0x64
 80057f0:	f8a3 2134 	strh.w	r2, [r3, #308]	; 0x134
	PALDevDataSet(Dev, SigmaEstEffPulseWidth, 900);
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	f44f 7261 	mov.w	r2, #900	; 0x384
 80057fa:	f8a3 2136 	strh.w	r2, [r3, #310]	; 0x136
	PALDevDataSet(Dev, SigmaEstEffAmbWidth, 500);
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8005804:	f8a3 2138 	strh.w	r2, [r3, #312]	; 0x138
	PALDevDataSet(Dev, targetRefRate, 0x0A00); /* 20 MCPS in 9:7 format */
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	f44f 6220 	mov.w	r2, #2560	; 0xa00
 800580e:	f8a3 213c 	strh.w	r2, [r3, #316]	; 0x13c

	/* Use internal default settings */
	PALDevDataSet(Dev, UseInternalTuningSettings, 1);
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	2201      	movs	r2, #1
 8005816:	f883 2150 	strb.w	r2, [r3, #336]	; 0x150

	Status |= VL53L0X_WrByte(Dev, 0x80, 0x01);
 800581a:	2201      	movs	r2, #1
 800581c:	2180      	movs	r1, #128	; 0x80
 800581e:	6878      	ldr	r0, [r7, #4]
 8005820:	f004 fe54 	bl	800a4cc <VL53L0X_WrByte>
 8005824:	4603      	mov	r3, r0
 8005826:	461a      	mov	r2, r3
 8005828:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800582c:	4313      	orrs	r3, r2
 800582e:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8005832:	2201      	movs	r2, #1
 8005834:	21ff      	movs	r1, #255	; 0xff
 8005836:	6878      	ldr	r0, [r7, #4]
 8005838:	f004 fe48 	bl	800a4cc <VL53L0X_WrByte>
 800583c:	4603      	mov	r3, r0
 800583e:	461a      	mov	r2, r3
 8005840:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8005844:	4313      	orrs	r3, r2
 8005846:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 800584a:	2200      	movs	r2, #0
 800584c:	2100      	movs	r1, #0
 800584e:	6878      	ldr	r0, [r7, #4]
 8005850:	f004 fe3c 	bl	800a4cc <VL53L0X_WrByte>
 8005854:	4603      	mov	r3, r0
 8005856:	461a      	mov	r2, r3
 8005858:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800585c:	4313      	orrs	r3, r2
 800585e:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	Status |= VL53L0X_RdByte(Dev, 0x91, &StopVariable);
 8005862:	f107 030f 	add.w	r3, r7, #15
 8005866:	461a      	mov	r2, r3
 8005868:	2191      	movs	r1, #145	; 0x91
 800586a:	6878      	ldr	r0, [r7, #4]
 800586c:	f004 feb0 	bl	800a5d0 <VL53L0X_RdByte>
 8005870:	4603      	mov	r3, r0
 8005872:	461a      	mov	r2, r3
 8005874:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8005878:	4313      	orrs	r3, r2
 800587a:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	PALDevDataSet(Dev, StopVariable, StopVariable);
 800587e:	7bfa      	ldrb	r2, [r7, #15]
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	f883 213a 	strb.w	r2, [r3, #314]	; 0x13a
	Status |= VL53L0X_WrByte(Dev, 0x00, 0x01);
 8005886:	2201      	movs	r2, #1
 8005888:	2100      	movs	r1, #0
 800588a:	6878      	ldr	r0, [r7, #4]
 800588c:	f004 fe1e 	bl	800a4cc <VL53L0X_WrByte>
 8005890:	4603      	mov	r3, r0
 8005892:	461a      	mov	r2, r3
 8005894:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8005898:	4313      	orrs	r3, r2
 800589a:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 800589e:	2200      	movs	r2, #0
 80058a0:	21ff      	movs	r1, #255	; 0xff
 80058a2:	6878      	ldr	r0, [r7, #4]
 80058a4:	f004 fe12 	bl	800a4cc <VL53L0X_WrByte>
 80058a8:	4603      	mov	r3, r0
 80058aa:	461a      	mov	r2, r3
 80058ac:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80058b0:	4313      	orrs	r3, r2
 80058b2:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	Status |= VL53L0X_WrByte(Dev, 0x80, 0x00);
 80058b6:	2200      	movs	r2, #0
 80058b8:	2180      	movs	r1, #128	; 0x80
 80058ba:	6878      	ldr	r0, [r7, #4]
 80058bc:	f004 fe06 	bl	800a4cc <VL53L0X_WrByte>
 80058c0:	4603      	mov	r3, r0
 80058c2:	461a      	mov	r2, r3
 80058c4:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80058c8:	4313      	orrs	r3, r2
 80058ca:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

	/* Enable all check */
	for (i = 0; i < VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS; i++) {
 80058ce:	2300      	movs	r3, #0
 80058d0:	653b      	str	r3, [r7, #80]	; 0x50
 80058d2:	e014      	b.n	80058fe <VL53L0X_DataInit+0x1aa>
		if (Status == VL53L0X_ERROR_NONE)
 80058d4:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 80058d8:	2b00      	cmp	r3, #0
 80058da:	d114      	bne.n	8005906 <VL53L0X_DataInit+0x1b2>
			Status |= VL53L0X_SetLimitCheckEnable(Dev, i, 1);
 80058dc:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80058de:	b29b      	uxth	r3, r3
 80058e0:	2201      	movs	r2, #1
 80058e2:	4619      	mov	r1, r3
 80058e4:	6878      	ldr	r0, [r7, #4]
 80058e6:	f000 fd27 	bl	8006338 <VL53L0X_SetLimitCheckEnable>
 80058ea:	4603      	mov	r3, r0
 80058ec:	461a      	mov	r2, r3
 80058ee:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80058f2:	4313      	orrs	r3, r2
 80058f4:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	for (i = 0; i < VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS; i++) {
 80058f8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80058fa:	3301      	adds	r3, #1
 80058fc:	653b      	str	r3, [r7, #80]	; 0x50
 80058fe:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005900:	2b05      	cmp	r3, #5
 8005902:	dde7      	ble.n	80058d4 <VL53L0X_DataInit+0x180>
 8005904:	e000      	b.n	8005908 <VL53L0X_DataInit+0x1b4>
		else
			break;
 8005906:	bf00      	nop

	}

	/* Disable the following checks */
	if (Status == VL53L0X_ERROR_NONE)
 8005908:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 800590c:	2b00      	cmp	r3, #0
 800590e:	d107      	bne.n	8005920 <VL53L0X_DataInit+0x1cc>
		Status = VL53L0X_SetLimitCheckEnable(Dev,
 8005910:	2200      	movs	r2, #0
 8005912:	2102      	movs	r1, #2
 8005914:	6878      	ldr	r0, [r7, #4]
 8005916:	f000 fd0f 	bl	8006338 <VL53L0X_SetLimitCheckEnable>
 800591a:	4603      	mov	r3, r0
 800591c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP, 0);

	if (Status == VL53L0X_ERROR_NONE)
 8005920:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8005924:	2b00      	cmp	r3, #0
 8005926:	d107      	bne.n	8005938 <VL53L0X_DataInit+0x1e4>
		Status = VL53L0X_SetLimitCheckEnable(Dev,
 8005928:	2200      	movs	r2, #0
 800592a:	2103      	movs	r1, #3
 800592c:	6878      	ldr	r0, [r7, #4]
 800592e:	f000 fd03 	bl	8006338 <VL53L0X_SetLimitCheckEnable>
 8005932:	4603      	mov	r3, r0
 8005934:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD, 0);

	if (Status == VL53L0X_ERROR_NONE)
 8005938:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 800593c:	2b00      	cmp	r3, #0
 800593e:	d107      	bne.n	8005950 <VL53L0X_DataInit+0x1fc>
		Status = VL53L0X_SetLimitCheckEnable(Dev,
 8005940:	2200      	movs	r2, #0
 8005942:	2104      	movs	r1, #4
 8005944:	6878      	ldr	r0, [r7, #4]
 8005946:	f000 fcf7 	bl	8006338 <VL53L0X_SetLimitCheckEnable>
 800594a:	4603      	mov	r3, r0
 800594c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			VL53L0X_CHECKENABLE_SIGNAL_RATE_MSRC, 0);

	if (Status == VL53L0X_ERROR_NONE)
 8005950:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8005954:	2b00      	cmp	r3, #0
 8005956:	d107      	bne.n	8005968 <VL53L0X_DataInit+0x214>
		Status = VL53L0X_SetLimitCheckEnable(Dev,
 8005958:	2200      	movs	r2, #0
 800595a:	2105      	movs	r1, #5
 800595c:	6878      	ldr	r0, [r7, #4]
 800595e:	f000 fceb 	bl	8006338 <VL53L0X_SetLimitCheckEnable>
 8005962:	4603      	mov	r3, r0
 8005964:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			VL53L0X_CHECKENABLE_SIGNAL_RATE_PRE_RANGE, 0);

	/* Limit default values */
	if (Status == VL53L0X_ERROR_NONE) {
 8005968:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 800596c:	2b00      	cmp	r3, #0
 800596e:	d108      	bne.n	8005982 <VL53L0X_DataInit+0x22e>
		Status = VL53L0X_SetLimitCheckValue(Dev,
 8005970:	f44f 1290 	mov.w	r2, #1179648	; 0x120000
 8005974:	2100      	movs	r1, #0
 8005976:	6878      	ldr	r0, [r7, #4]
 8005978:	f000 fd8e 	bl	8006498 <VL53L0X_SetLimitCheckValue>
 800597c:	4603      	mov	r3, r0
 800597e:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE,
				(FixPoint1616_t)(18 * 65536));
	}
	if (Status == VL53L0X_ERROR_NONE) {
 8005982:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8005986:	2b00      	cmp	r3, #0
 8005988:	d108      	bne.n	800599c <VL53L0X_DataInit+0x248>
		Status = VL53L0X_SetLimitCheckValue(Dev,
 800598a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800598e:	2101      	movs	r1, #1
 8005990:	6878      	ldr	r0, [r7, #4]
 8005992:	f000 fd81 	bl	8006498 <VL53L0X_SetLimitCheckValue>
 8005996:	4603      	mov	r3, r0
 8005998:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE,
				(FixPoint1616_t)(25 * 65536 / 100));
				/* 0.25 * 65536 */
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800599c:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 80059a0:	2b00      	cmp	r3, #0
 80059a2:	d108      	bne.n	80059b6 <VL53L0X_DataInit+0x262>
		Status = VL53L0X_SetLimitCheckValue(Dev,
 80059a4:	f44f 120c 	mov.w	r2, #2293760	; 0x230000
 80059a8:	2102      	movs	r1, #2
 80059aa:	6878      	ldr	r0, [r7, #4]
 80059ac:	f000 fd74 	bl	8006498 <VL53L0X_SetLimitCheckValue>
 80059b0:	4603      	mov	r3, r0
 80059b2:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP,
				(FixPoint1616_t)(35 * 65536));
	}

	if (Status == VL53L0X_ERROR_NONE) {
 80059b6:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 80059ba:	2b00      	cmp	r3, #0
 80059bc:	d107      	bne.n	80059ce <VL53L0X_DataInit+0x27a>
		Status = VL53L0X_SetLimitCheckValue(Dev,
 80059be:	2200      	movs	r2, #0
 80059c0:	2103      	movs	r1, #3
 80059c2:	6878      	ldr	r0, [r7, #4]
 80059c4:	f000 fd68 	bl	8006498 <VL53L0X_SetLimitCheckValue>
 80059c8:	4603      	mov	r3, r0
 80059ca:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				(FixPoint1616_t)(0 * 65536));
	}

	if (Status == VL53L0X_ERROR_NONE) {
 80059ce:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 80059d2:	2b00      	cmp	r3, #0
 80059d4:	d10f      	bne.n	80059f6 <VL53L0X_DataInit+0x2a2>

		PALDevDataSet(Dev, SequenceConfig, 0xFF);
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	22ff      	movs	r2, #255	; 0xff
 80059da:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 80059de:	22ff      	movs	r2, #255	; 0xff
 80059e0:	2101      	movs	r1, #1
 80059e2:	6878      	ldr	r0, [r7, #4]
 80059e4:	f004 fd72 	bl	800a4cc <VL53L0X_WrByte>
 80059e8:	4603      	mov	r3, r0
 80059ea:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			0xFF);

		/* Set PAL state to tell that we are waiting for call to
		 * VL53L0X_StaticInit */
		PALDevDataSet(Dev, PalState, VL53L0X_STATE_WAIT_STATICINIT);
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	2201      	movs	r2, #1
 80059f2:	f883 2132 	strb.w	r2, [r3, #306]	; 0x132
	}

	if (Status == VL53L0X_ERROR_NONE)
 80059f6:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 80059fa:	2b00      	cmp	r3, #0
 80059fc:	d103      	bne.n	8005a06 <VL53L0X_DataInit+0x2b2>
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, RefSpadsInitialised, 0);
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	2200      	movs	r2, #0
 8005a02:	f883 2115 	strb.w	r2, [r3, #277]	; 0x115


	LOG_FUNCTION_END(Status);
	return Status;
 8005a06:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
}
 8005a0a:	4618      	mov	r0, r3
 8005a0c:	3758      	adds	r7, #88	; 0x58
 8005a0e:	46bd      	mov	sp, r7
 8005a10:	bdb0      	pop	{r4, r5, r7, pc}
 8005a12:	bf00      	nop
 8005a14:	00016b85 	.word	0x00016b85
 8005a18:	000970a4 	.word	0x000970a4

08005a1c <VL53L0X_StaticInit>:
	LOG_FUNCTION_END(Status);
	return Status;
}

VL53L0X_Error VL53L0X_StaticInit(VL53L0X_DEV Dev)
{
 8005a1c:	b5b0      	push	{r4, r5, r7, lr}
 8005a1e:	b09e      	sub	sp, #120	; 0x78
 8005a20:	af02      	add	r7, sp, #8
 8005a22:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8005a24:	2300      	movs	r3, #0
 8005a26:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	VL53L0X_DeviceParameters_t CurrentParameters = {0};
 8005a2a:	f107 031c 	add.w	r3, r7, #28
 8005a2e:	2240      	movs	r2, #64	; 0x40
 8005a30:	2100      	movs	r1, #0
 8005a32:	4618      	mov	r0, r3
 8005a34:	f004 feb2 	bl	800a79c <memset>
	uint8_t *pTuningSettingBuffer;
	uint16_t tempword = 0;
 8005a38:	2300      	movs	r3, #0
 8005a3a:	837b      	strh	r3, [r7, #26]
	uint8_t tempbyte = 0;
 8005a3c:	2300      	movs	r3, #0
 8005a3e:	767b      	strb	r3, [r7, #25]
	uint8_t UseInternalTuningSettings = 0;
 8005a40:	2300      	movs	r3, #0
 8005a42:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
	uint32_t count = 0;
 8005a46:	2300      	movs	r3, #0
 8005a48:	663b      	str	r3, [r7, #96]	; 0x60
	uint8_t isApertureSpads = 0;
 8005a4a:	2300      	movs	r3, #0
 8005a4c:	763b      	strb	r3, [r7, #24]
	uint32_t refSpadCount = 0;
 8005a4e:	2300      	movs	r3, #0
 8005a50:	617b      	str	r3, [r7, #20]
	uint8_t ApertureSpads = 0;
 8005a52:	2300      	movs	r3, #0
 8005a54:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
	uint8_t vcselPulsePeriodPCLK;
	uint32_t seqTimeoutMicroSecs;

	LOG_FUNCTION_START("");

	Status = VL53L0X_get_info_from_device(Dev, 1);
 8005a58:	2101      	movs	r1, #1
 8005a5a:	6878      	ldr	r0, [r7, #4]
 8005a5c:	f002 fa7b 	bl	8007f56 <VL53L0X_get_info_from_device>
 8005a60:	4603      	mov	r3, r0
 8005a62:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f

	/* set the ref spad from NVM */
	count	= (uint32_t)VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	f893 3113 	ldrb.w	r3, [r3, #275]	; 0x113
 8005a6c:	663b      	str	r3, [r7, #96]	; 0x60
		ReferenceSpadCount);
	ApertureSpads = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	f893 3114 	ldrb.w	r3, [r3, #276]	; 0x114
 8005a74:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		ReferenceSpadType);

	/* NVM value invalid */
	if ((ApertureSpads > 1) ||
 8005a78:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8005a7c:	2b01      	cmp	r3, #1
 8005a7e:	d80d      	bhi.n	8005a9c <VL53L0X_StaticInit+0x80>
 8005a80:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8005a84:	2b01      	cmp	r3, #1
 8005a86:	d102      	bne.n	8005a8e <VL53L0X_StaticInit+0x72>
		((ApertureSpads == 1) && (count > 32)) ||
 8005a88:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005a8a:	2b20      	cmp	r3, #32
 8005a8c:	d806      	bhi.n	8005a9c <VL53L0X_StaticInit+0x80>
 8005a8e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8005a92:	2b00      	cmp	r3, #0
 8005a94:	d10e      	bne.n	8005ab4 <VL53L0X_StaticInit+0x98>
		((ApertureSpads == 0) && (count > 12)))
 8005a96:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005a98:	2b0c      	cmp	r3, #12
 8005a9a:	d90b      	bls.n	8005ab4 <VL53L0X_StaticInit+0x98>
		Status = VL53L0X_perform_ref_spad_management(Dev, &refSpadCount,
 8005a9c:	f107 0218 	add.w	r2, r7, #24
 8005aa0:	f107 0314 	add.w	r3, r7, #20
 8005aa4:	4619      	mov	r1, r3
 8005aa6:	6878      	ldr	r0, [r7, #4]
 8005aa8:	f001 fcfa 	bl	80074a0 <VL53L0X_perform_ref_spad_management>
 8005aac:	4603      	mov	r3, r0
 8005aae:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
 8005ab2:	e009      	b.n	8005ac8 <VL53L0X_StaticInit+0xac>
			&isApertureSpads);
	else
		Status = VL53L0X_set_reference_spads(Dev, count, ApertureSpads);
 8005ab4:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8005ab8:	461a      	mov	r2, r3
 8005aba:	6e39      	ldr	r1, [r7, #96]	; 0x60
 8005abc:	6878      	ldr	r0, [r7, #4]
 8005abe:	f001 fefb 	bl	80078b8 <VL53L0X_set_reference_spads>
 8005ac2:	4603      	mov	r3, r0
 8005ac4:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f


	/* Initialize tuning settings buffer to prevent compiler warning. */
	pTuningSettingBuffer = DefaultTuningSettings;
 8005ac8:	4b94      	ldr	r3, [pc, #592]	; (8005d1c <VL53L0X_StaticInit+0x300>)
 8005aca:	66bb      	str	r3, [r7, #104]	; 0x68

	if (Status == VL53L0X_ERROR_NONE) {
 8005acc:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8005ad0:	2b00      	cmp	r3, #0
 8005ad2:	d10f      	bne.n	8005af4 <VL53L0X_StaticInit+0xd8>
		UseInternalTuningSettings = PALDevDataGet(Dev,
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	f893 3150 	ldrb.w	r3, [r3, #336]	; 0x150
 8005ada:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
			UseInternalTuningSettings);

		if (UseInternalTuningSettings == 0)
 8005ade:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8005ae2:	2b00      	cmp	r3, #0
 8005ae4:	d104      	bne.n	8005af0 <VL53L0X_StaticInit+0xd4>
			pTuningSettingBuffer = PALDevDataGet(Dev,
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	f8d3 314c 	ldr.w	r3, [r3, #332]	; 0x14c
 8005aec:	66bb      	str	r3, [r7, #104]	; 0x68
 8005aee:	e001      	b.n	8005af4 <VL53L0X_StaticInit+0xd8>
				pTuningSettingsPointer);
		else
			pTuningSettingBuffer = DefaultTuningSettings;
 8005af0:	4b8a      	ldr	r3, [pc, #552]	; (8005d1c <VL53L0X_StaticInit+0x300>)
 8005af2:	66bb      	str	r3, [r7, #104]	; 0x68

	}

	if (Status == VL53L0X_ERROR_NONE)
 8005af4:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8005af8:	2b00      	cmp	r3, #0
 8005afa:	d106      	bne.n	8005b0a <VL53L0X_StaticInit+0xee>
		Status = VL53L0X_load_tuning_settings(Dev, pTuningSettingBuffer);
 8005afc:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8005afe:	6878      	ldr	r0, [r7, #4]
 8005b00:	f003 fdce 	bl	80096a0 <VL53L0X_load_tuning_settings>
 8005b04:	4603      	mov	r3, r0
 8005b06:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f


	/* Set interrupt config to new sample ready */
	if (Status == VL53L0X_ERROR_NONE) {
 8005b0a:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8005b0e:	2b00      	cmp	r3, #0
 8005b10:	d10a      	bne.n	8005b28 <VL53L0X_StaticInit+0x10c>
		Status = VL53L0X_SetGpioConfig(Dev, 0, 0,
 8005b12:	2300      	movs	r3, #0
 8005b14:	9300      	str	r3, [sp, #0]
 8005b16:	2304      	movs	r3, #4
 8005b18:	2200      	movs	r2, #0
 8005b1a:	2100      	movs	r1, #0
 8005b1c:	6878      	ldr	r0, [r7, #4]
 8005b1e:	f001 f8f3 	bl	8006d08 <VL53L0X_SetGpioConfig>
 8005b22:	4603      	mov	r3, r0
 8005b24:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
		VL53L0X_REG_SYSTEM_INTERRUPT_GPIO_NEW_SAMPLE_READY,
		VL53L0X_INTERRUPTPOLARITY_LOW);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8005b28:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8005b2c:	2b00      	cmp	r3, #0
 8005b2e:	d121      	bne.n	8005b74 <VL53L0X_StaticInit+0x158>
		Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8005b30:	2201      	movs	r2, #1
 8005b32:	21ff      	movs	r1, #255	; 0xff
 8005b34:	6878      	ldr	r0, [r7, #4]
 8005b36:	f004 fcc9 	bl	800a4cc <VL53L0X_WrByte>
 8005b3a:	4603      	mov	r3, r0
 8005b3c:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
		Status |= VL53L0X_RdWord(Dev, 0x84, &tempword);
 8005b40:	f107 031a 	add.w	r3, r7, #26
 8005b44:	461a      	mov	r2, r3
 8005b46:	2184      	movs	r1, #132	; 0x84
 8005b48:	6878      	ldr	r0, [r7, #4]
 8005b4a:	f004 fd6b 	bl	800a624 <VL53L0X_RdWord>
 8005b4e:	4603      	mov	r3, r0
 8005b50:	461a      	mov	r2, r3
 8005b52:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8005b56:	4313      	orrs	r3, r2
 8005b58:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8005b5c:	2200      	movs	r2, #0
 8005b5e:	21ff      	movs	r1, #255	; 0xff
 8005b60:	6878      	ldr	r0, [r7, #4]
 8005b62:	f004 fcb3 	bl	800a4cc <VL53L0X_WrByte>
 8005b66:	4603      	mov	r3, r0
 8005b68:	461a      	mov	r2, r3
 8005b6a:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8005b6e:	4313      	orrs	r3, r2
 8005b70:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8005b74:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8005b78:	2b00      	cmp	r3, #0
 8005b7a:	d105      	bne.n	8005b88 <VL53L0X_StaticInit+0x16c>
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, OscFrequencyMHz,
 8005b7c:	8b7b      	ldrh	r3, [r7, #26]
 8005b7e:	011b      	lsls	r3, r3, #4
 8005b80:	461a      	mov	r2, r3
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
			VL53L0X_FIXPOINT412TOFIXPOINT1616(tempword));
	}

	/* After static init, some device parameters may be changed,
	 * so update them */
	if (Status == VL53L0X_ERROR_NONE)
 8005b88:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8005b8c:	2b00      	cmp	r3, #0
 8005b8e:	d108      	bne.n	8005ba2 <VL53L0X_StaticInit+0x186>
		Status = VL53L0X_GetDeviceParameters(Dev, &CurrentParameters);
 8005b90:	f107 031c 	add.w	r3, r7, #28
 8005b94:	4619      	mov	r1, r3
 8005b96:	6878      	ldr	r0, [r7, #4]
 8005b98:	f000 f8c2 	bl	8005d20 <VL53L0X_GetDeviceParameters>
 8005b9c:	4603      	mov	r3, r0
 8005b9e:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f


	if (Status == VL53L0X_ERROR_NONE) {
 8005ba2:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8005ba6:	2b00      	cmp	r3, #0
 8005ba8:	d110      	bne.n	8005bcc <VL53L0X_StaticInit+0x1b0>
		Status = VL53L0X_GetFractionEnable(Dev, &tempbyte);
 8005baa:	f107 0319 	add.w	r3, r7, #25
 8005bae:	4619      	mov	r1, r3
 8005bb0:	6878      	ldr	r0, [r7, #4]
 8005bb2:	f000 f984 	bl	8005ebe <VL53L0X_GetFractionEnable>
 8005bb6:	4603      	mov	r3, r0
 8005bb8:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
		if (Status == VL53L0X_ERROR_NONE)
 8005bbc:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8005bc0:	2b00      	cmp	r3, #0
 8005bc2:	d103      	bne.n	8005bcc <VL53L0X_StaticInit+0x1b0>
			PALDevDataSet(Dev, RangeFractionalEnable, tempbyte);
 8005bc4:	7e7a      	ldrb	r2, [r7, #25]
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	f883 2131 	strb.w	r2, [r3, #305]	; 0x131

	}

	if (Status == VL53L0X_ERROR_NONE)
 8005bcc:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8005bd0:	2b00      	cmp	r3, #0
 8005bd2:	d10e      	bne.n	8005bf2 <VL53L0X_StaticInit+0x1d6>
		PALDevDataSet(Dev, CurrentParameters, CurrentParameters);
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	f103 0410 	add.w	r4, r3, #16
 8005bda:	f107 051c 	add.w	r5, r7, #28
 8005bde:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8005be0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8005be2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8005be4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8005be6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8005be8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8005bea:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8005bee:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}


	/* read the sequence config and save it */
	if (Status == VL53L0X_ERROR_NONE) {
 8005bf2:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8005bf6:	2b00      	cmp	r3, #0
 8005bf8:	d111      	bne.n	8005c1e <VL53L0X_StaticInit+0x202>
		Status = VL53L0X_RdByte(Dev,
 8005bfa:	f107 0319 	add.w	r3, r7, #25
 8005bfe:	461a      	mov	r2, r3
 8005c00:	2101      	movs	r1, #1
 8005c02:	6878      	ldr	r0, [r7, #4]
 8005c04:	f004 fce4 	bl	800a5d0 <VL53L0X_RdByte>
 8005c08:	4603      	mov	r3, r0
 8005c0a:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
		VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, &tempbyte);
		if (Status == VL53L0X_ERROR_NONE)
 8005c0e:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8005c12:	2b00      	cmp	r3, #0
 8005c14:	d103      	bne.n	8005c1e <VL53L0X_StaticInit+0x202>
			PALDevDataSet(Dev, SequenceConfig, tempbyte);
 8005c16:	7e7a      	ldrb	r2, [r7, #25]
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130

	}

	/* Disable MSRC and TCC by default */
	if (Status == VL53L0X_ERROR_NONE)
 8005c1e:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8005c22:	2b00      	cmp	r3, #0
 8005c24:	d107      	bne.n	8005c36 <VL53L0X_StaticInit+0x21a>
		Status = VL53L0X_SetSequenceStepEnable(Dev,
 8005c26:	2200      	movs	r2, #0
 8005c28:	2100      	movs	r1, #0
 8005c2a:	6878      	ldr	r0, [r7, #4]
 8005c2c:	f000 f9bc 	bl	8005fa8 <VL53L0X_SetSequenceStepEnable>
 8005c30:	4603      	mov	r3, r0
 8005c32:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
					VL53L0X_SEQUENCESTEP_TCC, 0);


	if (Status == VL53L0X_ERROR_NONE)
 8005c36:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8005c3a:	2b00      	cmp	r3, #0
 8005c3c:	d107      	bne.n	8005c4e <VL53L0X_StaticInit+0x232>
		Status = VL53L0X_SetSequenceStepEnable(Dev,
 8005c3e:	2200      	movs	r2, #0
 8005c40:	2102      	movs	r1, #2
 8005c42:	6878      	ldr	r0, [r7, #4]
 8005c44:	f000 f9b0 	bl	8005fa8 <VL53L0X_SetSequenceStepEnable>
 8005c48:	4603      	mov	r3, r0
 8005c4a:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
		VL53L0X_SEQUENCESTEP_MSRC, 0);


	/* Set PAL State to standby */
	if (Status == VL53L0X_ERROR_NONE)
 8005c4e:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8005c52:	2b00      	cmp	r3, #0
 8005c54:	d103      	bne.n	8005c5e <VL53L0X_StaticInit+0x242>
		PALDevDataSet(Dev, PalState, VL53L0X_STATE_IDLE);
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	2203      	movs	r2, #3
 8005c5a:	f883 2132 	strb.w	r2, [r3, #306]	; 0x132



	/* Store pre-range vcsel period */
	if (Status == VL53L0X_ERROR_NONE) {
 8005c5e:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8005c62:	2b00      	cmp	r3, #0
 8005c64:	d109      	bne.n	8005c7a <VL53L0X_StaticInit+0x25e>
		Status = VL53L0X_GetVcselPulsePeriod(
 8005c66:	f107 0313 	add.w	r3, r7, #19
 8005c6a:	461a      	mov	r2, r3
 8005c6c:	2100      	movs	r1, #0
 8005c6e:	6878      	ldr	r0, [r7, #4]
 8005c70:	f000 f982 	bl	8005f78 <VL53L0X_GetVcselPulsePeriod>
 8005c74:	4603      	mov	r3, r0
 8005c76:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
			Dev,
			VL53L0X_VCSEL_PERIOD_PRE_RANGE,
			&vcselPulsePeriodPCLK);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8005c7a:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8005c7e:	2b00      	cmp	r3, #0
 8005c80:	d103      	bne.n	8005c8a <VL53L0X_StaticInit+0x26e>
			VL53L0X_SETDEVICESPECIFICPARAMETER(
 8005c82:	7cfa      	ldrb	r2, [r7, #19]
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	f883 20e8 	strb.w	r2, [r3, #232]	; 0xe8
				PreRangeVcselPulsePeriod,
				vcselPulsePeriodPCLK);
	}

	/* Store final-range vcsel period */
	if (Status == VL53L0X_ERROR_NONE) {
 8005c8a:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8005c8e:	2b00      	cmp	r3, #0
 8005c90:	d109      	bne.n	8005ca6 <VL53L0X_StaticInit+0x28a>
		Status = VL53L0X_GetVcselPulsePeriod(
 8005c92:	f107 0313 	add.w	r3, r7, #19
 8005c96:	461a      	mov	r2, r3
 8005c98:	2101      	movs	r1, #1
 8005c9a:	6878      	ldr	r0, [r7, #4]
 8005c9c:	f000 f96c 	bl	8005f78 <VL53L0X_GetVcselPulsePeriod>
 8005ca0:	4603      	mov	r3, r0
 8005ca2:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
			Dev,
			VL53L0X_VCSEL_PERIOD_FINAL_RANGE,
			&vcselPulsePeriodPCLK);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8005ca6:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8005caa:	2b00      	cmp	r3, #0
 8005cac:	d103      	bne.n	8005cb6 <VL53L0X_StaticInit+0x29a>
			VL53L0X_SETDEVICESPECIFICPARAMETER(
 8005cae:	7cfa      	ldrb	r2, [r7, #19]
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	f883 20e0 	strb.w	r2, [r3, #224]	; 0xe0
				FinalRangeVcselPulsePeriod,
				vcselPulsePeriodPCLK);
	}

	/* Store pre-range timeout */
	if (Status == VL53L0X_ERROR_NONE) {
 8005cb6:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8005cba:	2b00      	cmp	r3, #0
 8005cbc:	d109      	bne.n	8005cd2 <VL53L0X_StaticInit+0x2b6>
		Status = get_sequence_step_timeout(
 8005cbe:	f107 030c 	add.w	r3, r7, #12
 8005cc2:	461a      	mov	r2, r3
 8005cc4:	2103      	movs	r1, #3
 8005cc6:	6878      	ldr	r0, [r7, #4]
 8005cc8:	f002 fec6 	bl	8008a58 <get_sequence_step_timeout>
 8005ccc:	4603      	mov	r3, r0
 8005cce:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
			Dev,
			VL53L0X_SEQUENCESTEP_PRE_RANGE,
			&seqTimeoutMicroSecs);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8005cd2:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8005cd6:	2b00      	cmp	r3, #0
 8005cd8:	d103      	bne.n	8005ce2 <VL53L0X_StaticInit+0x2c6>
		VL53L0X_SETDEVICESPECIFICPARAMETER(
 8005cda:	68fa      	ldr	r2, [r7, #12]
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
			PreRangeTimeoutMicroSecs,
			seqTimeoutMicroSecs);
	}

	/* Store final-range timeout */
	if (Status == VL53L0X_ERROR_NONE) {
 8005ce2:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8005ce6:	2b00      	cmp	r3, #0
 8005ce8:	d109      	bne.n	8005cfe <VL53L0X_StaticInit+0x2e2>
		Status = get_sequence_step_timeout(
 8005cea:	f107 030c 	add.w	r3, r7, #12
 8005cee:	461a      	mov	r2, r3
 8005cf0:	2104      	movs	r1, #4
 8005cf2:	6878      	ldr	r0, [r7, #4]
 8005cf4:	f002 feb0 	bl	8008a58 <get_sequence_step_timeout>
 8005cf8:	4603      	mov	r3, r0
 8005cfa:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
			Dev,
			VL53L0X_SEQUENCESTEP_FINAL_RANGE,
			&seqTimeoutMicroSecs);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8005cfe:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8005d02:	2b00      	cmp	r3, #0
 8005d04:	d103      	bne.n	8005d0e <VL53L0X_StaticInit+0x2f2>
		VL53L0X_SETDEVICESPECIFICPARAMETER(
 8005d06:	68fa      	ldr	r2, [r7, #12]
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc
			FinalRangeTimeoutMicroSecs,
			seqTimeoutMicroSecs);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8005d0e:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
}
 8005d12:	4618      	mov	r0, r3
 8005d14:	3770      	adds	r7, #112	; 0x70
 8005d16:	46bd      	mov	sp, r7
 8005d18:	bdb0      	pop	{r4, r5, r7, pc}
 8005d1a:	bf00      	nop
 8005d1c:	2000000c 	.word	0x2000000c

08005d20 <VL53L0X_GetDeviceParameters>:
	return Status;
}

VL53L0X_Error VL53L0X_GetDeviceParameters(VL53L0X_DEV Dev,
	VL53L0X_DeviceParameters_t *pDeviceParameters)
{
 8005d20:	b580      	push	{r7, lr}
 8005d22:	b084      	sub	sp, #16
 8005d24:	af00      	add	r7, sp, #0
 8005d26:	6078      	str	r0, [r7, #4]
 8005d28:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8005d2a:	2300      	movs	r3, #0
 8005d2c:	73fb      	strb	r3, [r7, #15]
	int i;

	LOG_FUNCTION_START("");

	Status = VL53L0X_GetDeviceMode(Dev, &(pDeviceParameters->DeviceMode));
 8005d2e:	683b      	ldr	r3, [r7, #0]
 8005d30:	4619      	mov	r1, r3
 8005d32:	6878      	ldr	r0, [r7, #4]
 8005d34:	f000 f8b0 	bl	8005e98 <VL53L0X_GetDeviceMode>
 8005d38:	4603      	mov	r3, r0
 8005d3a:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE)
 8005d3c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005d40:	2b00      	cmp	r3, #0
 8005d42:	d107      	bne.n	8005d54 <VL53L0X_GetDeviceParameters+0x34>
		Status = VL53L0X_GetInterMeasurementPeriodMilliSeconds(Dev,
 8005d44:	683b      	ldr	r3, [r7, #0]
 8005d46:	3308      	adds	r3, #8
 8005d48:	4619      	mov	r1, r3
 8005d4a:	6878      	ldr	r0, [r7, #4]
 8005d4c:	f000 fa78 	bl	8006240 <VL53L0X_GetInterMeasurementPeriodMilliSeconds>
 8005d50:	4603      	mov	r3, r0
 8005d52:	73fb      	strb	r3, [r7, #15]
		&(pDeviceParameters->InterMeasurementPeriodMilliSeconds));


	if (Status == VL53L0X_ERROR_NONE)
 8005d54:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005d58:	2b00      	cmp	r3, #0
 8005d5a:	d102      	bne.n	8005d62 <VL53L0X_GetDeviceParameters+0x42>
		pDeviceParameters->XTalkCompensationEnable = 0;
 8005d5c:	683b      	ldr	r3, [r7, #0]
 8005d5e:	2200      	movs	r2, #0
 8005d60:	731a      	strb	r2, [r3, #12]

	if (Status == VL53L0X_ERROR_NONE)
 8005d62:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005d66:	2b00      	cmp	r3, #0
 8005d68:	d107      	bne.n	8005d7a <VL53L0X_GetDeviceParameters+0x5a>
		Status = VL53L0X_GetXTalkCompensationRateMegaCps(Dev,
 8005d6a:	683b      	ldr	r3, [r7, #0]
 8005d6c:	3310      	adds	r3, #16
 8005d6e:	4619      	mov	r1, r3
 8005d70:	6878      	ldr	r0, [r7, #4]
 8005d72:	f000 faae 	bl	80062d2 <VL53L0X_GetXTalkCompensationRateMegaCps>
 8005d76:	4603      	mov	r3, r0
 8005d78:	73fb      	strb	r3, [r7, #15]
			&(pDeviceParameters->XTalkCompensationRateMegaCps));


	if (Status == VL53L0X_ERROR_NONE)
 8005d7a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005d7e:	2b00      	cmp	r3, #0
 8005d80:	d107      	bne.n	8005d92 <VL53L0X_GetDeviceParameters+0x72>
		Status = VL53L0X_GetOffsetCalibrationDataMicroMeter(Dev,
 8005d82:	683b      	ldr	r3, [r7, #0]
 8005d84:	3314      	adds	r3, #20
 8005d86:	4619      	mov	r1, r3
 8005d88:	6878      	ldr	r0, [r7, #4]
 8005d8a:	f7ff fcb8 	bl	80056fe <VL53L0X_GetOffsetCalibrationDataMicroMeter>
 8005d8e:	4603      	mov	r3, r0
 8005d90:	73fb      	strb	r3, [r7, #15]
			&(pDeviceParameters->RangeOffsetMicroMeters));


	if (Status == VL53L0X_ERROR_NONE) {
 8005d92:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005d96:	2b00      	cmp	r3, #0
 8005d98:	d134      	bne.n	8005e04 <VL53L0X_GetDeviceParameters+0xe4>
		for (i = 0; i < VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS; i++) {
 8005d9a:	2300      	movs	r3, #0
 8005d9c:	60bb      	str	r3, [r7, #8]
 8005d9e:	e02a      	b.n	8005df6 <VL53L0X_GetDeviceParameters+0xd6>
			/* get first the values, then the enables.
			 * VL53L0X_GetLimitCheckValue will modify the enable
			 * flags
			 */
			if (Status == VL53L0X_ERROR_NONE) {
 8005da0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005da4:	2b00      	cmp	r3, #0
 8005da6:	d12a      	bne.n	8005dfe <VL53L0X_GetDeviceParameters+0xde>
				Status |= VL53L0X_GetLimitCheckValue(Dev, i,
 8005da8:	68bb      	ldr	r3, [r7, #8]
 8005daa:	b299      	uxth	r1, r3
 8005dac:	68bb      	ldr	r3, [r7, #8]
 8005dae:	3308      	adds	r3, #8
 8005db0:	009b      	lsls	r3, r3, #2
 8005db2:	683a      	ldr	r2, [r7, #0]
 8005db4:	4413      	add	r3, r2
 8005db6:	3304      	adds	r3, #4
 8005db8:	461a      	mov	r2, r3
 8005dba:	6878      	ldr	r0, [r7, #4]
 8005dbc:	f000 fbce 	bl	800655c <VL53L0X_GetLimitCheckValue>
 8005dc0:	4603      	mov	r3, r0
 8005dc2:	461a      	mov	r2, r3
 8005dc4:	7bfb      	ldrb	r3, [r7, #15]
 8005dc6:	4313      	orrs	r3, r2
 8005dc8:	73fb      	strb	r3, [r7, #15]
				&(pDeviceParameters->LimitChecksValue[i]));
			} else {
				break;
			}
			if (Status == VL53L0X_ERROR_NONE) {
 8005dca:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005dce:	2b00      	cmp	r3, #0
 8005dd0:	d117      	bne.n	8005e02 <VL53L0X_GetDeviceParameters+0xe2>
				Status |= VL53L0X_GetLimitCheckEnable(Dev, i,
 8005dd2:	68bb      	ldr	r3, [r7, #8]
 8005dd4:	b299      	uxth	r1, r3
 8005dd6:	68bb      	ldr	r3, [r7, #8]
 8005dd8:	3318      	adds	r3, #24
 8005dda:	683a      	ldr	r2, [r7, #0]
 8005ddc:	4413      	add	r3, r2
 8005dde:	461a      	mov	r2, r3
 8005de0:	6878      	ldr	r0, [r7, #4]
 8005de2:	f000 fb35 	bl	8006450 <VL53L0X_GetLimitCheckEnable>
 8005de6:	4603      	mov	r3, r0
 8005de8:	461a      	mov	r2, r3
 8005dea:	7bfb      	ldrb	r3, [r7, #15]
 8005dec:	4313      	orrs	r3, r2
 8005dee:	73fb      	strb	r3, [r7, #15]
		for (i = 0; i < VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS; i++) {
 8005df0:	68bb      	ldr	r3, [r7, #8]
 8005df2:	3301      	adds	r3, #1
 8005df4:	60bb      	str	r3, [r7, #8]
 8005df6:	68bb      	ldr	r3, [r7, #8]
 8005df8:	2b05      	cmp	r3, #5
 8005dfa:	ddd1      	ble.n	8005da0 <VL53L0X_GetDeviceParameters+0x80>
 8005dfc:	e002      	b.n	8005e04 <VL53L0X_GetDeviceParameters+0xe4>
				break;
 8005dfe:	bf00      	nop
 8005e00:	e000      	b.n	8005e04 <VL53L0X_GetDeviceParameters+0xe4>
				&(pDeviceParameters->LimitChecksEnable[i]));
			} else {
				break;
 8005e02:	bf00      	nop
			}
		}
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8005e04:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005e08:	2b00      	cmp	r3, #0
 8005e0a:	d107      	bne.n	8005e1c <VL53L0X_GetDeviceParameters+0xfc>
		Status = VL53L0X_GetWrapAroundCheckEnable(Dev,
 8005e0c:	683b      	ldr	r3, [r7, #0]
 8005e0e:	333c      	adds	r3, #60	; 0x3c
 8005e10:	4619      	mov	r1, r3
 8005e12:	6878      	ldr	r0, [r7, #4]
 8005e14:	f000 fc30 	bl	8006678 <VL53L0X_GetWrapAroundCheckEnable>
 8005e18:	4603      	mov	r3, r0
 8005e1a:	73fb      	strb	r3, [r7, #15]
			&(pDeviceParameters->WrapAroundCheckEnable));
	}

	/* Need to be done at the end as it uses VCSELPulsePeriod */
	if (Status == VL53L0X_ERROR_NONE) {
 8005e1c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005e20:	2b00      	cmp	r3, #0
 8005e22:	d107      	bne.n	8005e34 <VL53L0X_GetDeviceParameters+0x114>
		Status = VL53L0X_GetMeasurementTimingBudgetMicroSeconds(Dev,
 8005e24:	683b      	ldr	r3, [r7, #0]
 8005e26:	3304      	adds	r3, #4
 8005e28:	4619      	mov	r1, r3
 8005e2a:	6878      	ldr	r0, [r7, #4]
 8005e2c:	f000 f879 	bl	8005f22 <VL53L0X_GetMeasurementTimingBudgetMicroSeconds>
 8005e30:	4603      	mov	r3, r0
 8005e32:	73fb      	strb	r3, [r7, #15]
		&(pDeviceParameters->MeasurementTimingBudgetMicroSeconds));
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8005e34:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8005e38:	4618      	mov	r0, r3
 8005e3a:	3710      	adds	r7, #16
 8005e3c:	46bd      	mov	sp, r7
 8005e3e:	bd80      	pop	{r7, pc}

08005e40 <VL53L0X_SetDeviceMode>:

VL53L0X_Error VL53L0X_SetDeviceMode(VL53L0X_DEV Dev, VL53L0X_DeviceModes DeviceMode)
{
 8005e40:	b480      	push	{r7}
 8005e42:	b085      	sub	sp, #20
 8005e44:	af00      	add	r7, sp, #0
 8005e46:	6078      	str	r0, [r7, #4]
 8005e48:	460b      	mov	r3, r1
 8005e4a:	70fb      	strb	r3, [r7, #3]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8005e4c:	2300      	movs	r3, #0
 8005e4e:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_START("%d", (int)DeviceMode);

	switch (DeviceMode) {
 8005e50:	78fb      	ldrb	r3, [r7, #3]
 8005e52:	2b15      	cmp	r3, #21
 8005e54:	bf8c      	ite	hi
 8005e56:	2201      	movhi	r2, #1
 8005e58:	2200      	movls	r2, #0
 8005e5a:	b2d2      	uxtb	r2, r2
 8005e5c:	2a00      	cmp	r2, #0
 8005e5e:	d10e      	bne.n	8005e7e <VL53L0X_SetDeviceMode+0x3e>
 8005e60:	2201      	movs	r2, #1
 8005e62:	409a      	lsls	r2, r3
 8005e64:	4b0b      	ldr	r3, [pc, #44]	; (8005e94 <VL53L0X_SetDeviceMode+0x54>)
 8005e66:	4013      	ands	r3, r2
 8005e68:	2b00      	cmp	r3, #0
 8005e6a:	bf14      	ite	ne
 8005e6c:	2301      	movne	r3, #1
 8005e6e:	2300      	moveq	r3, #0
 8005e70:	b2db      	uxtb	r3, r3
 8005e72:	2b00      	cmp	r3, #0
 8005e74:	d003      	beq.n	8005e7e <VL53L0X_SetDeviceMode+0x3e>
	case VL53L0X_DEVICEMODE_CONTINUOUS_RANGING:
	case VL53L0X_DEVICEMODE_CONTINUOUS_TIMED_RANGING:
	case VL53L0X_DEVICEMODE_GPIO_DRIVE:
	case VL53L0X_DEVICEMODE_GPIO_OSC:
		/* Supported modes */
		VL53L0X_SETPARAMETERFIELD(Dev, DeviceMode, DeviceMode);
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	78fa      	ldrb	r2, [r7, #3]
 8005e7a:	741a      	strb	r2, [r3, #16]
		break;
 8005e7c:	e001      	b.n	8005e82 <VL53L0X_SetDeviceMode+0x42>
	default:
		/* Unsupported mode */
		Status = VL53L0X_ERROR_MODE_NOT_SUPPORTED;
 8005e7e:	23f8      	movs	r3, #248	; 0xf8
 8005e80:	73fb      	strb	r3, [r7, #15]
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8005e82:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8005e86:	4618      	mov	r0, r3
 8005e88:	3714      	adds	r7, #20
 8005e8a:	46bd      	mov	sp, r7
 8005e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e90:	4770      	bx	lr
 8005e92:	bf00      	nop
 8005e94:	0030000b 	.word	0x0030000b

08005e98 <VL53L0X_GetDeviceMode>:

VL53L0X_Error VL53L0X_GetDeviceMode(VL53L0X_DEV Dev,
	VL53L0X_DeviceModes *pDeviceMode)
{
 8005e98:	b480      	push	{r7}
 8005e9a:	b085      	sub	sp, #20
 8005e9c:	af00      	add	r7, sp, #0
 8005e9e:	6078      	str	r0, [r7, #4]
 8005ea0:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8005ea2:	2300      	movs	r3, #0
 8005ea4:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	VL53L0X_GETPARAMETERFIELD(Dev, DeviceMode, *pDeviceMode);
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	7c1a      	ldrb	r2, [r3, #16]
 8005eaa:	683b      	ldr	r3, [r7, #0]
 8005eac:	701a      	strb	r2, [r3, #0]

	LOG_FUNCTION_END(Status);
	return Status;
 8005eae:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8005eb2:	4618      	mov	r0, r3
 8005eb4:	3714      	adds	r7, #20
 8005eb6:	46bd      	mov	sp, r7
 8005eb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ebc:	4770      	bx	lr

08005ebe <VL53L0X_GetFractionEnable>:
	LOG_FUNCTION_END(Status);
	return Status;
}

VL53L0X_Error VL53L0X_GetFractionEnable(VL53L0X_DEV Dev, uint8_t *pEnabled)
{
 8005ebe:	b580      	push	{r7, lr}
 8005ec0:	b084      	sub	sp, #16
 8005ec2:	af00      	add	r7, sp, #0
 8005ec4:	6078      	str	r0, [r7, #4]
 8005ec6:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8005ec8:	2300      	movs	r3, #0
 8005eca:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	Status = VL53L0X_RdByte(Dev, VL53L0X_REG_SYSTEM_RANGE_CONFIG, pEnabled);
 8005ecc:	683a      	ldr	r2, [r7, #0]
 8005ece:	2109      	movs	r1, #9
 8005ed0:	6878      	ldr	r0, [r7, #4]
 8005ed2:	f004 fb7d 	bl	800a5d0 <VL53L0X_RdByte>
 8005ed6:	4603      	mov	r3, r0
 8005ed8:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE)
 8005eda:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005ede:	2b00      	cmp	r3, #0
 8005ee0:	d106      	bne.n	8005ef0 <VL53L0X_GetFractionEnable+0x32>
		*pEnabled = (*pEnabled & 1);
 8005ee2:	683b      	ldr	r3, [r7, #0]
 8005ee4:	781b      	ldrb	r3, [r3, #0]
 8005ee6:	f003 0301 	and.w	r3, r3, #1
 8005eea:	b2da      	uxtb	r2, r3
 8005eec:	683b      	ldr	r3, [r7, #0]
 8005eee:	701a      	strb	r2, [r3, #0]

	LOG_FUNCTION_END(Status);
	return Status;
 8005ef0:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8005ef4:	4618      	mov	r0, r3
 8005ef6:	3710      	adds	r7, #16
 8005ef8:	46bd      	mov	sp, r7
 8005efa:	bd80      	pop	{r7, pc}

08005efc <VL53L0X_SetMeasurementTimingBudgetMicroSeconds>:
	return Status;
}

VL53L0X_Error VL53L0X_SetMeasurementTimingBudgetMicroSeconds(VL53L0X_DEV Dev,
	uint32_t MeasurementTimingBudgetMicroSeconds)
{
 8005efc:	b580      	push	{r7, lr}
 8005efe:	b084      	sub	sp, #16
 8005f00:	af00      	add	r7, sp, #0
 8005f02:	6078      	str	r0, [r7, #4]
 8005f04:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8005f06:	2300      	movs	r3, #0
 8005f08:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	Status = VL53L0X_set_measurement_timing_budget_micro_seconds(Dev,
 8005f0a:	6839      	ldr	r1, [r7, #0]
 8005f0c:	6878      	ldr	r0, [r7, #4]
 8005f0e:	f003 fa36 	bl	800937e <VL53L0X_set_measurement_timing_budget_micro_seconds>
 8005f12:	4603      	mov	r3, r0
 8005f14:	73fb      	strb	r3, [r7, #15]
		MeasurementTimingBudgetMicroSeconds);

	LOG_FUNCTION_END(Status);

	return Status;
 8005f16:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8005f1a:	4618      	mov	r0, r3
 8005f1c:	3710      	adds	r7, #16
 8005f1e:	46bd      	mov	sp, r7
 8005f20:	bd80      	pop	{r7, pc}

08005f22 <VL53L0X_GetMeasurementTimingBudgetMicroSeconds>:

VL53L0X_Error VL53L0X_GetMeasurementTimingBudgetMicroSeconds(VL53L0X_DEV Dev,
	uint32_t *pMeasurementTimingBudgetMicroSeconds)
{
 8005f22:	b580      	push	{r7, lr}
 8005f24:	b084      	sub	sp, #16
 8005f26:	af00      	add	r7, sp, #0
 8005f28:	6078      	str	r0, [r7, #4]
 8005f2a:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8005f2c:	2300      	movs	r3, #0
 8005f2e:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	Status = VL53L0X_get_measurement_timing_budget_micro_seconds(Dev,
 8005f30:	6839      	ldr	r1, [r7, #0]
 8005f32:	6878      	ldr	r0, [r7, #4]
 8005f34:	f003 fb03 	bl	800953e <VL53L0X_get_measurement_timing_budget_micro_seconds>
 8005f38:	4603      	mov	r3, r0
 8005f3a:	73fb      	strb	r3, [r7, #15]
		pMeasurementTimingBudgetMicroSeconds);

	LOG_FUNCTION_END(Status);
	return Status;
 8005f3c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8005f40:	4618      	mov	r0, r3
 8005f42:	3710      	adds	r7, #16
 8005f44:	46bd      	mov	sp, r7
 8005f46:	bd80      	pop	{r7, pc}

08005f48 <VL53L0X_SetVcselPulsePeriod>:

VL53L0X_Error VL53L0X_SetVcselPulsePeriod(VL53L0X_DEV Dev,
	VL53L0X_VcselPeriod VcselPeriodType, uint8_t VCSELPulsePeriodPCLK)
{
 8005f48:	b580      	push	{r7, lr}
 8005f4a:	b084      	sub	sp, #16
 8005f4c:	af00      	add	r7, sp, #0
 8005f4e:	6078      	str	r0, [r7, #4]
 8005f50:	460b      	mov	r3, r1
 8005f52:	70fb      	strb	r3, [r7, #3]
 8005f54:	4613      	mov	r3, r2
 8005f56:	70bb      	strb	r3, [r7, #2]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8005f58:	2300      	movs	r3, #0
 8005f5a:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	Status = VL53L0X_set_vcsel_pulse_period(Dev, VcselPeriodType,
 8005f5c:	78ba      	ldrb	r2, [r7, #2]
 8005f5e:	78fb      	ldrb	r3, [r7, #3]
 8005f60:	4619      	mov	r1, r3
 8005f62:	6878      	ldr	r0, [r7, #4]
 8005f64:	f002 ff4b 	bl	8008dfe <VL53L0X_set_vcsel_pulse_period>
 8005f68:	4603      	mov	r3, r0
 8005f6a:	73fb      	strb	r3, [r7, #15]
		VCSELPulsePeriodPCLK);

	LOG_FUNCTION_END(Status);
	return Status;
 8005f6c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8005f70:	4618      	mov	r0, r3
 8005f72:	3710      	adds	r7, #16
 8005f74:	46bd      	mov	sp, r7
 8005f76:	bd80      	pop	{r7, pc}

08005f78 <VL53L0X_GetVcselPulsePeriod>:

VL53L0X_Error VL53L0X_GetVcselPulsePeriod(VL53L0X_DEV Dev,
	VL53L0X_VcselPeriod VcselPeriodType, uint8_t *pVCSELPulsePeriodPCLK)
{
 8005f78:	b580      	push	{r7, lr}
 8005f7a:	b086      	sub	sp, #24
 8005f7c:	af00      	add	r7, sp, #0
 8005f7e:	60f8      	str	r0, [r7, #12]
 8005f80:	460b      	mov	r3, r1
 8005f82:	607a      	str	r2, [r7, #4]
 8005f84:	72fb      	strb	r3, [r7, #11]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8005f86:	2300      	movs	r3, #0
 8005f88:	75fb      	strb	r3, [r7, #23]
	LOG_FUNCTION_START("");

	Status = VL53L0X_get_vcsel_pulse_period(Dev, VcselPeriodType,
 8005f8a:	7afb      	ldrb	r3, [r7, #11]
 8005f8c:	687a      	ldr	r2, [r7, #4]
 8005f8e:	4619      	mov	r1, r3
 8005f90:	68f8      	ldr	r0, [r7, #12]
 8005f92:	f003 f9bd 	bl	8009310 <VL53L0X_get_vcsel_pulse_period>
 8005f96:	4603      	mov	r3, r0
 8005f98:	75fb      	strb	r3, [r7, #23]
		pVCSELPulsePeriodPCLK);

	LOG_FUNCTION_END(Status);
	return Status;
 8005f9a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8005f9e:	4618      	mov	r0, r3
 8005fa0:	3718      	adds	r7, #24
 8005fa2:	46bd      	mov	sp, r7
 8005fa4:	bd80      	pop	{r7, pc}
	...

08005fa8 <VL53L0X_SetSequenceStepEnable>:

VL53L0X_Error VL53L0X_SetSequenceStepEnable(VL53L0X_DEV Dev,
	VL53L0X_SequenceStepId SequenceStepId, uint8_t SequenceStepEnabled)
{
 8005fa8:	b580      	push	{r7, lr}
 8005faa:	b086      	sub	sp, #24
 8005fac:	af00      	add	r7, sp, #0
 8005fae:	6078      	str	r0, [r7, #4]
 8005fb0:	460b      	mov	r3, r1
 8005fb2:	70fb      	strb	r3, [r7, #3]
 8005fb4:	4613      	mov	r3, r2
 8005fb6:	70bb      	strb	r3, [r7, #2]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8005fb8:	2300      	movs	r3, #0
 8005fba:	75fb      	strb	r3, [r7, #23]
	uint8_t SequenceConfig = 0;
 8005fbc:	2300      	movs	r3, #0
 8005fbe:	73fb      	strb	r3, [r7, #15]
	uint8_t SequenceConfigNew = 0;
 8005fc0:	2300      	movs	r3, #0
 8005fc2:	75bb      	strb	r3, [r7, #22]
	uint32_t MeasurementTimingBudgetMicroSeconds;
	LOG_FUNCTION_START("");

	Status = VL53L0X_RdByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 8005fc4:	f107 030f 	add.w	r3, r7, #15
 8005fc8:	461a      	mov	r2, r3
 8005fca:	2101      	movs	r1, #1
 8005fcc:	6878      	ldr	r0, [r7, #4]
 8005fce:	f004 faff 	bl	800a5d0 <VL53L0X_RdByte>
 8005fd2:	4603      	mov	r3, r0
 8005fd4:	75fb      	strb	r3, [r7, #23]
		&SequenceConfig);

	SequenceConfigNew = SequenceConfig;
 8005fd6:	7bfb      	ldrb	r3, [r7, #15]
 8005fd8:	75bb      	strb	r3, [r7, #22]

	if (Status == VL53L0X_ERROR_NONE) {
 8005fda:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8005fde:	2b00      	cmp	r3, #0
 8005fe0:	d15a      	bne.n	8006098 <VL53L0X_SetSequenceStepEnable+0xf0>
		if (SequenceStepEnabled == 1) {
 8005fe2:	78bb      	ldrb	r3, [r7, #2]
 8005fe4:	2b01      	cmp	r3, #1
 8005fe6:	d12b      	bne.n	8006040 <VL53L0X_SetSequenceStepEnable+0x98>

			/* Enable requested sequence step
			 */
			switch (SequenceStepId) {
 8005fe8:	78fb      	ldrb	r3, [r7, #3]
 8005fea:	2b04      	cmp	r3, #4
 8005fec:	d825      	bhi.n	800603a <VL53L0X_SetSequenceStepEnable+0x92>
 8005fee:	a201      	add	r2, pc, #4	; (adr r2, 8005ff4 <VL53L0X_SetSequenceStepEnable+0x4c>)
 8005ff0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005ff4:	08006009 	.word	0x08006009
 8005ff8:	08006013 	.word	0x08006013
 8005ffc:	0800601d 	.word	0x0800601d
 8006000:	08006027 	.word	0x08006027
 8006004:	08006031 	.word	0x08006031
			case VL53L0X_SEQUENCESTEP_TCC:
				SequenceConfigNew |= 0x10;
 8006008:	7dbb      	ldrb	r3, [r7, #22]
 800600a:	f043 0310 	orr.w	r3, r3, #16
 800600e:	75bb      	strb	r3, [r7, #22]
				break;
 8006010:	e043      	b.n	800609a <VL53L0X_SetSequenceStepEnable+0xf2>
			case VL53L0X_SEQUENCESTEP_DSS:
				SequenceConfigNew |= 0x28;
 8006012:	7dbb      	ldrb	r3, [r7, #22]
 8006014:	f043 0328 	orr.w	r3, r3, #40	; 0x28
 8006018:	75bb      	strb	r3, [r7, #22]
				break;
 800601a:	e03e      	b.n	800609a <VL53L0X_SetSequenceStepEnable+0xf2>
			case VL53L0X_SEQUENCESTEP_MSRC:
				SequenceConfigNew |= 0x04;
 800601c:	7dbb      	ldrb	r3, [r7, #22]
 800601e:	f043 0304 	orr.w	r3, r3, #4
 8006022:	75bb      	strb	r3, [r7, #22]
				break;
 8006024:	e039      	b.n	800609a <VL53L0X_SetSequenceStepEnable+0xf2>
			case VL53L0X_SEQUENCESTEP_PRE_RANGE:
				SequenceConfigNew |= 0x40;
 8006026:	7dbb      	ldrb	r3, [r7, #22]
 8006028:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800602c:	75bb      	strb	r3, [r7, #22]
				break;
 800602e:	e034      	b.n	800609a <VL53L0X_SetSequenceStepEnable+0xf2>
			case VL53L0X_SEQUENCESTEP_FINAL_RANGE:
				SequenceConfigNew |= 0x80;
 8006030:	7dbb      	ldrb	r3, [r7, #22]
 8006032:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8006036:	75bb      	strb	r3, [r7, #22]
				break;
 8006038:	e02f      	b.n	800609a <VL53L0X_SetSequenceStepEnable+0xf2>
			default:
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 800603a:	23fc      	movs	r3, #252	; 0xfc
 800603c:	75fb      	strb	r3, [r7, #23]
 800603e:	e02c      	b.n	800609a <VL53L0X_SetSequenceStepEnable+0xf2>
			}
		} else {
			/* Disable requested sequence step
			 */
			switch (SequenceStepId) {
 8006040:	78fb      	ldrb	r3, [r7, #3]
 8006042:	2b04      	cmp	r3, #4
 8006044:	d825      	bhi.n	8006092 <VL53L0X_SetSequenceStepEnable+0xea>
 8006046:	a201      	add	r2, pc, #4	; (adr r2, 800604c <VL53L0X_SetSequenceStepEnable+0xa4>)
 8006048:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800604c:	08006061 	.word	0x08006061
 8006050:	0800606b 	.word	0x0800606b
 8006054:	08006075 	.word	0x08006075
 8006058:	0800607f 	.word	0x0800607f
 800605c:	08006089 	.word	0x08006089
			case VL53L0X_SEQUENCESTEP_TCC:
				SequenceConfigNew &= 0xef;
 8006060:	7dbb      	ldrb	r3, [r7, #22]
 8006062:	f023 0310 	bic.w	r3, r3, #16
 8006066:	75bb      	strb	r3, [r7, #22]
				break;
 8006068:	e017      	b.n	800609a <VL53L0X_SetSequenceStepEnable+0xf2>
			case VL53L0X_SEQUENCESTEP_DSS:
				SequenceConfigNew &= 0xd7;
 800606a:	7dbb      	ldrb	r3, [r7, #22]
 800606c:	f023 0328 	bic.w	r3, r3, #40	; 0x28
 8006070:	75bb      	strb	r3, [r7, #22]
				break;
 8006072:	e012      	b.n	800609a <VL53L0X_SetSequenceStepEnable+0xf2>
			case VL53L0X_SEQUENCESTEP_MSRC:
				SequenceConfigNew &= 0xfb;
 8006074:	7dbb      	ldrb	r3, [r7, #22]
 8006076:	f023 0304 	bic.w	r3, r3, #4
 800607a:	75bb      	strb	r3, [r7, #22]
				break;
 800607c:	e00d      	b.n	800609a <VL53L0X_SetSequenceStepEnable+0xf2>
			case VL53L0X_SEQUENCESTEP_PRE_RANGE:
				SequenceConfigNew &= 0xbf;
 800607e:	7dbb      	ldrb	r3, [r7, #22]
 8006080:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006084:	75bb      	strb	r3, [r7, #22]
				break;
 8006086:	e008      	b.n	800609a <VL53L0X_SetSequenceStepEnable+0xf2>
			case VL53L0X_SEQUENCESTEP_FINAL_RANGE:
				SequenceConfigNew &= 0x7f;
 8006088:	7dbb      	ldrb	r3, [r7, #22]
 800608a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800608e:	75bb      	strb	r3, [r7, #22]
				break;
 8006090:	e003      	b.n	800609a <VL53L0X_SetSequenceStepEnable+0xf2>
			default:
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 8006092:	23fc      	movs	r3, #252	; 0xfc
 8006094:	75fb      	strb	r3, [r7, #23]
 8006096:	e000      	b.n	800609a <VL53L0X_SetSequenceStepEnable+0xf2>
			}
		}
 8006098:	bf00      	nop
	}

	if (SequenceConfigNew != SequenceConfig) {
 800609a:	7bfb      	ldrb	r3, [r7, #15]
 800609c:	7dba      	ldrb	r2, [r7, #22]
 800609e:	429a      	cmp	r2, r3
 80060a0:	d01e      	beq.n	80060e0 <VL53L0X_SetSequenceStepEnable+0x138>
		/* Apply New Setting */
		if (Status == VL53L0X_ERROR_NONE) {
 80060a2:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80060a6:	2b00      	cmp	r3, #0
 80060a8:	d107      	bne.n	80060ba <VL53L0X_SetSequenceStepEnable+0x112>
			Status = VL53L0X_WrByte(Dev,
 80060aa:	7dbb      	ldrb	r3, [r7, #22]
 80060ac:	461a      	mov	r2, r3
 80060ae:	2101      	movs	r1, #1
 80060b0:	6878      	ldr	r0, [r7, #4]
 80060b2:	f004 fa0b 	bl	800a4cc <VL53L0X_WrByte>
 80060b6:	4603      	mov	r3, r0
 80060b8:	75fb      	strb	r3, [r7, #23]
			VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, SequenceConfigNew);
		}
		if (Status == VL53L0X_ERROR_NONE)
 80060ba:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80060be:	2b00      	cmp	r3, #0
 80060c0:	d103      	bne.n	80060ca <VL53L0X_SetSequenceStepEnable+0x122>
			PALDevDataSet(Dev, SequenceConfig, SequenceConfigNew);
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	7dba      	ldrb	r2, [r7, #22]
 80060c6:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130


		/* Recalculate timing budget */
		if (Status == VL53L0X_ERROR_NONE) {
 80060ca:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80060ce:	2b00      	cmp	r3, #0
 80060d0:	d106      	bne.n	80060e0 <VL53L0X_SetSequenceStepEnable+0x138>
			VL53L0X_GETPARAMETERFIELD(Dev,
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	695b      	ldr	r3, [r3, #20]
 80060d6:	613b      	str	r3, [r7, #16]
				MeasurementTimingBudgetMicroSeconds,
				MeasurementTimingBudgetMicroSeconds);

			VL53L0X_SetMeasurementTimingBudgetMicroSeconds(Dev,
 80060d8:	6939      	ldr	r1, [r7, #16]
 80060da:	6878      	ldr	r0, [r7, #4]
 80060dc:	f7ff ff0e 	bl	8005efc <VL53L0X_SetMeasurementTimingBudgetMicroSeconds>
		}
	}

	LOG_FUNCTION_END(Status);

	return Status;
 80060e0:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80060e4:	4618      	mov	r0, r3
 80060e6:	3718      	adds	r7, #24
 80060e8:	46bd      	mov	sp, r7
 80060ea:	bd80      	pop	{r7, pc}

080060ec <sequence_step_enabled>:

VL53L0X_Error sequence_step_enabled(VL53L0X_DEV Dev,
	VL53L0X_SequenceStepId SequenceStepId, uint8_t SequenceConfig,
	uint8_t *pSequenceStepEnabled)
{
 80060ec:	b480      	push	{r7}
 80060ee:	b087      	sub	sp, #28
 80060f0:	af00      	add	r7, sp, #0
 80060f2:	60f8      	str	r0, [r7, #12]
 80060f4:	607b      	str	r3, [r7, #4]
 80060f6:	460b      	mov	r3, r1
 80060f8:	72fb      	strb	r3, [r7, #11]
 80060fa:	4613      	mov	r3, r2
 80060fc:	72bb      	strb	r3, [r7, #10]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80060fe:	2300      	movs	r3, #0
 8006100:	75fb      	strb	r3, [r7, #23]
	*pSequenceStepEnabled = 0;
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	2200      	movs	r2, #0
 8006106:	701a      	strb	r2, [r3, #0]
	LOG_FUNCTION_START("");

	switch (SequenceStepId) {
 8006108:	7afb      	ldrb	r3, [r7, #11]
 800610a:	2b04      	cmp	r3, #4
 800610c:	d836      	bhi.n	800617c <sequence_step_enabled+0x90>
 800610e:	a201      	add	r2, pc, #4	; (adr r2, 8006114 <sequence_step_enabled+0x28>)
 8006110:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006114:	08006129 	.word	0x08006129
 8006118:	0800613b 	.word	0x0800613b
 800611c:	0800614d 	.word	0x0800614d
 8006120:	0800615f 	.word	0x0800615f
 8006124:	08006171 	.word	0x08006171
	case VL53L0X_SEQUENCESTEP_TCC:
		*pSequenceStepEnabled = (SequenceConfig & 0x10) >> 4;
 8006128:	7abb      	ldrb	r3, [r7, #10]
 800612a:	111b      	asrs	r3, r3, #4
 800612c:	b2db      	uxtb	r3, r3
 800612e:	f003 0301 	and.w	r3, r3, #1
 8006132:	b2da      	uxtb	r2, r3
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	701a      	strb	r2, [r3, #0]
		break;
 8006138:	e022      	b.n	8006180 <sequence_step_enabled+0x94>
	case VL53L0X_SEQUENCESTEP_DSS:
		*pSequenceStepEnabled = (SequenceConfig & 0x08) >> 3;
 800613a:	7abb      	ldrb	r3, [r7, #10]
 800613c:	10db      	asrs	r3, r3, #3
 800613e:	b2db      	uxtb	r3, r3
 8006140:	f003 0301 	and.w	r3, r3, #1
 8006144:	b2da      	uxtb	r2, r3
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	701a      	strb	r2, [r3, #0]
		break;
 800614a:	e019      	b.n	8006180 <sequence_step_enabled+0x94>
	case VL53L0X_SEQUENCESTEP_MSRC:
		*pSequenceStepEnabled = (SequenceConfig & 0x04) >> 2;
 800614c:	7abb      	ldrb	r3, [r7, #10]
 800614e:	109b      	asrs	r3, r3, #2
 8006150:	b2db      	uxtb	r3, r3
 8006152:	f003 0301 	and.w	r3, r3, #1
 8006156:	b2da      	uxtb	r2, r3
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	701a      	strb	r2, [r3, #0]
		break;
 800615c:	e010      	b.n	8006180 <sequence_step_enabled+0x94>
	case VL53L0X_SEQUENCESTEP_PRE_RANGE:
		*pSequenceStepEnabled = (SequenceConfig & 0x40) >> 6;
 800615e:	7abb      	ldrb	r3, [r7, #10]
 8006160:	119b      	asrs	r3, r3, #6
 8006162:	b2db      	uxtb	r3, r3
 8006164:	f003 0301 	and.w	r3, r3, #1
 8006168:	b2da      	uxtb	r2, r3
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	701a      	strb	r2, [r3, #0]
		break;
 800616e:	e007      	b.n	8006180 <sequence_step_enabled+0x94>
	case VL53L0X_SEQUENCESTEP_FINAL_RANGE:
		*pSequenceStepEnabled = (SequenceConfig & 0x80) >> 7;
 8006170:	7abb      	ldrb	r3, [r7, #10]
 8006172:	09db      	lsrs	r3, r3, #7
 8006174:	b2da      	uxtb	r2, r3
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	701a      	strb	r2, [r3, #0]
		break;
 800617a:	e001      	b.n	8006180 <sequence_step_enabled+0x94>
	default:
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 800617c:	23fc      	movs	r3, #252	; 0xfc
 800617e:	75fb      	strb	r3, [r7, #23]
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8006180:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8006184:	4618      	mov	r0, r3
 8006186:	371c      	adds	r7, #28
 8006188:	46bd      	mov	sp, r7
 800618a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800618e:	4770      	bx	lr

08006190 <VL53L0X_GetSequenceStepEnables>:
	return Status;
}

VL53L0X_Error VL53L0X_GetSequenceStepEnables(VL53L0X_DEV Dev,
	VL53L0X_SchedulerSequenceSteps_t *pSchedulerSequenceSteps)
{
 8006190:	b580      	push	{r7, lr}
 8006192:	b084      	sub	sp, #16
 8006194:	af00      	add	r7, sp, #0
 8006196:	6078      	str	r0, [r7, #4]
 8006198:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800619a:	2300      	movs	r3, #0
 800619c:	73fb      	strb	r3, [r7, #15]
	uint8_t SequenceConfig = 0;
 800619e:	2300      	movs	r3, #0
 80061a0:	73bb      	strb	r3, [r7, #14]
	LOG_FUNCTION_START("");

	Status = VL53L0X_RdByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 80061a2:	f107 030e 	add.w	r3, r7, #14
 80061a6:	461a      	mov	r2, r3
 80061a8:	2101      	movs	r1, #1
 80061aa:	6878      	ldr	r0, [r7, #4]
 80061ac:	f004 fa10 	bl	800a5d0 <VL53L0X_RdByte>
 80061b0:	4603      	mov	r3, r0
 80061b2:	73fb      	strb	r3, [r7, #15]
		&SequenceConfig);

	if (Status == VL53L0X_ERROR_NONE) {
 80061b4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80061b8:	2b00      	cmp	r3, #0
 80061ba:	d107      	bne.n	80061cc <VL53L0X_GetSequenceStepEnables+0x3c>
		Status = sequence_step_enabled(Dev,
 80061bc:	7bba      	ldrb	r2, [r7, #14]
 80061be:	683b      	ldr	r3, [r7, #0]
 80061c0:	2100      	movs	r1, #0
 80061c2:	6878      	ldr	r0, [r7, #4]
 80061c4:	f7ff ff92 	bl	80060ec <sequence_step_enabled>
 80061c8:	4603      	mov	r3, r0
 80061ca:	73fb      	strb	r3, [r7, #15]
		VL53L0X_SEQUENCESTEP_TCC, SequenceConfig,
			&pSchedulerSequenceSteps->TccOn);
	}
	if (Status == VL53L0X_ERROR_NONE) {
 80061cc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80061d0:	2b00      	cmp	r3, #0
 80061d2:	d108      	bne.n	80061e6 <VL53L0X_GetSequenceStepEnables+0x56>
		Status = sequence_step_enabled(Dev,
 80061d4:	7bba      	ldrb	r2, [r7, #14]
 80061d6:	683b      	ldr	r3, [r7, #0]
 80061d8:	3302      	adds	r3, #2
 80061da:	2101      	movs	r1, #1
 80061dc:	6878      	ldr	r0, [r7, #4]
 80061de:	f7ff ff85 	bl	80060ec <sequence_step_enabled>
 80061e2:	4603      	mov	r3, r0
 80061e4:	73fb      	strb	r3, [r7, #15]
		VL53L0X_SEQUENCESTEP_DSS, SequenceConfig,
			&pSchedulerSequenceSteps->DssOn);
	}
	if (Status == VL53L0X_ERROR_NONE) {
 80061e6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80061ea:	2b00      	cmp	r3, #0
 80061ec:	d108      	bne.n	8006200 <VL53L0X_GetSequenceStepEnables+0x70>
		Status = sequence_step_enabled(Dev,
 80061ee:	7bba      	ldrb	r2, [r7, #14]
 80061f0:	683b      	ldr	r3, [r7, #0]
 80061f2:	3301      	adds	r3, #1
 80061f4:	2102      	movs	r1, #2
 80061f6:	6878      	ldr	r0, [r7, #4]
 80061f8:	f7ff ff78 	bl	80060ec <sequence_step_enabled>
 80061fc:	4603      	mov	r3, r0
 80061fe:	73fb      	strb	r3, [r7, #15]
		VL53L0X_SEQUENCESTEP_MSRC, SequenceConfig,
			&pSchedulerSequenceSteps->MsrcOn);
	}
	if (Status == VL53L0X_ERROR_NONE) {
 8006200:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006204:	2b00      	cmp	r3, #0
 8006206:	d108      	bne.n	800621a <VL53L0X_GetSequenceStepEnables+0x8a>
		Status = sequence_step_enabled(Dev,
 8006208:	7bba      	ldrb	r2, [r7, #14]
 800620a:	683b      	ldr	r3, [r7, #0]
 800620c:	3303      	adds	r3, #3
 800620e:	2103      	movs	r1, #3
 8006210:	6878      	ldr	r0, [r7, #4]
 8006212:	f7ff ff6b 	bl	80060ec <sequence_step_enabled>
 8006216:	4603      	mov	r3, r0
 8006218:	73fb      	strb	r3, [r7, #15]
		VL53L0X_SEQUENCESTEP_PRE_RANGE, SequenceConfig,
			&pSchedulerSequenceSteps->PreRangeOn);
	}
	if (Status == VL53L0X_ERROR_NONE) {
 800621a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800621e:	2b00      	cmp	r3, #0
 8006220:	d108      	bne.n	8006234 <VL53L0X_GetSequenceStepEnables+0xa4>
		Status = sequence_step_enabled(Dev,
 8006222:	7bba      	ldrb	r2, [r7, #14]
 8006224:	683b      	ldr	r3, [r7, #0]
 8006226:	3304      	adds	r3, #4
 8006228:	2104      	movs	r1, #4
 800622a:	6878      	ldr	r0, [r7, #4]
 800622c:	f7ff ff5e 	bl	80060ec <sequence_step_enabled>
 8006230:	4603      	mov	r3, r0
 8006232:	73fb      	strb	r3, [r7, #15]
		VL53L0X_SEQUENCESTEP_FINAL_RANGE, SequenceConfig,
			&pSchedulerSequenceSteps->FinalRangeOn);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8006234:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8006238:	4618      	mov	r0, r3
 800623a:	3710      	adds	r7, #16
 800623c:	46bd      	mov	sp, r7
 800623e:	bd80      	pop	{r7, pc}

08006240 <VL53L0X_GetInterMeasurementPeriodMilliSeconds>:
	return Status;
}

VL53L0X_Error VL53L0X_GetInterMeasurementPeriodMilliSeconds(VL53L0X_DEV Dev,
	uint32_t *pInterMeasurementPeriodMilliSeconds)
{
 8006240:	b580      	push	{r7, lr}
 8006242:	b084      	sub	sp, #16
 8006244:	af00      	add	r7, sp, #0
 8006246:	6078      	str	r0, [r7, #4]
 8006248:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800624a:	2300      	movs	r3, #0
 800624c:	73fb      	strb	r3, [r7, #15]
	uint16_t osc_calibrate_val;
	uint32_t IMPeriodMilliSeconds;

	LOG_FUNCTION_START("");

	Status = VL53L0X_RdWord(Dev, VL53L0X_REG_OSC_CALIBRATE_VAL,
 800624e:	f107 030c 	add.w	r3, r7, #12
 8006252:	461a      	mov	r2, r3
 8006254:	21f8      	movs	r1, #248	; 0xf8
 8006256:	6878      	ldr	r0, [r7, #4]
 8006258:	f004 f9e4 	bl	800a624 <VL53L0X_RdWord>
 800625c:	4603      	mov	r3, r0
 800625e:	73fb      	strb	r3, [r7, #15]
		&osc_calibrate_val);

	if (Status == VL53L0X_ERROR_NONE) {
 8006260:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006264:	2b00      	cmp	r3, #0
 8006266:	d108      	bne.n	800627a <VL53L0X_GetInterMeasurementPeriodMilliSeconds+0x3a>
		Status = VL53L0X_RdDWord(Dev,
 8006268:	f107 0308 	add.w	r3, r7, #8
 800626c:	461a      	mov	r2, r3
 800626e:	2104      	movs	r1, #4
 8006270:	6878      	ldr	r0, [r7, #4]
 8006272:	f004 fa0f 	bl	800a694 <VL53L0X_RdDWord>
 8006276:	4603      	mov	r3, r0
 8006278:	73fb      	strb	r3, [r7, #15]
		VL53L0X_REG_SYSTEM_INTERMEASUREMENT_PERIOD,
			&IMPeriodMilliSeconds);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800627a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800627e:	2b00      	cmp	r3, #0
 8006280:	d10c      	bne.n	800629c <VL53L0X_GetInterMeasurementPeriodMilliSeconds+0x5c>
		if (osc_calibrate_val != 0) {
 8006282:	89bb      	ldrh	r3, [r7, #12]
 8006284:	2b00      	cmp	r3, #0
 8006286:	d005      	beq.n	8006294 <VL53L0X_GetInterMeasurementPeriodMilliSeconds+0x54>
			*pInterMeasurementPeriodMilliSeconds =
				IMPeriodMilliSeconds / osc_calibrate_val;
 8006288:	68bb      	ldr	r3, [r7, #8]
 800628a:	89ba      	ldrh	r2, [r7, #12]
 800628c:	fbb3 f2f2 	udiv	r2, r3, r2
			*pInterMeasurementPeriodMilliSeconds =
 8006290:	683b      	ldr	r3, [r7, #0]
 8006292:	601a      	str	r2, [r3, #0]
		}
		VL53L0X_SETPARAMETERFIELD(Dev,
 8006294:	683b      	ldr	r3, [r7, #0]
 8006296:	681a      	ldr	r2, [r3, #0]
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	619a      	str	r2, [r3, #24]
			InterMeasurementPeriodMilliSeconds,
			*pInterMeasurementPeriodMilliSeconds);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800629c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80062a0:	4618      	mov	r0, r3
 80062a2:	3710      	adds	r7, #16
 80062a4:	46bd      	mov	sp, r7
 80062a6:	bd80      	pop	{r7, pc}

080062a8 <VL53L0X_GetXTalkCompensationEnable>:
	return Status;
}

VL53L0X_Error VL53L0X_GetXTalkCompensationEnable(VL53L0X_DEV Dev,
	uint8_t *pXTalkCompensationEnable)
{
 80062a8:	b480      	push	{r7}
 80062aa:	b085      	sub	sp, #20
 80062ac:	af00      	add	r7, sp, #0
 80062ae:	6078      	str	r0, [r7, #4]
 80062b0:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80062b2:	2300      	movs	r3, #0
 80062b4:	73fb      	strb	r3, [r7, #15]
	uint8_t Temp8;
	LOG_FUNCTION_START("");

	VL53L0X_GETPARAMETERFIELD(Dev, XTalkCompensationEnable, Temp8);
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	7f1b      	ldrb	r3, [r3, #28]
 80062ba:	73bb      	strb	r3, [r7, #14]
	*pXTalkCompensationEnable = Temp8;
 80062bc:	683b      	ldr	r3, [r7, #0]
 80062be:	7bba      	ldrb	r2, [r7, #14]
 80062c0:	701a      	strb	r2, [r3, #0]

	LOG_FUNCTION_END(Status);
	return Status;
 80062c2:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80062c6:	4618      	mov	r0, r3
 80062c8:	3714      	adds	r7, #20
 80062ca:	46bd      	mov	sp, r7
 80062cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062d0:	4770      	bx	lr

080062d2 <VL53L0X_GetXTalkCompensationRateMegaCps>:
	return Status;
}

VL53L0X_Error VL53L0X_GetXTalkCompensationRateMegaCps(VL53L0X_DEV Dev,
	FixPoint1616_t *pXTalkCompensationRateMegaCps)
{
 80062d2:	b580      	push	{r7, lr}
 80062d4:	b086      	sub	sp, #24
 80062d6:	af00      	add	r7, sp, #0
 80062d8:	6078      	str	r0, [r7, #4]
 80062da:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80062dc:	2300      	movs	r3, #0
 80062de:	75fb      	strb	r3, [r7, #23]
	uint16_t Value;
	FixPoint1616_t TempFix1616;

	LOG_FUNCTION_START("");

	Status = VL53L0X_RdWord(Dev,
 80062e0:	f107 030e 	add.w	r3, r7, #14
 80062e4:	461a      	mov	r2, r3
 80062e6:	2120      	movs	r1, #32
 80062e8:	6878      	ldr	r0, [r7, #4]
 80062ea:	f004 f99b 	bl	800a624 <VL53L0X_RdWord>
 80062ee:	4603      	mov	r3, r0
 80062f0:	75fb      	strb	r3, [r7, #23]
	VL53L0X_REG_CROSSTALK_COMPENSATION_PEAK_RATE_MCPS, (uint16_t *)&Value);
	if (Status == VL53L0X_ERROR_NONE) {
 80062f2:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80062f6:	2b00      	cmp	r3, #0
 80062f8:	d118      	bne.n	800632c <VL53L0X_GetXTalkCompensationRateMegaCps+0x5a>
		if (Value == 0) {
 80062fa:	89fb      	ldrh	r3, [r7, #14]
 80062fc:	2b00      	cmp	r3, #0
 80062fe:	d109      	bne.n	8006314 <VL53L0X_GetXTalkCompensationRateMegaCps+0x42>
			/* the Xtalk is disabled return value from memory */
			VL53L0X_GETPARAMETERFIELD(Dev,
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	6a1b      	ldr	r3, [r3, #32]
 8006304:	613b      	str	r3, [r7, #16]
				XTalkCompensationRateMegaCps, TempFix1616);
			*pXTalkCompensationRateMegaCps = TempFix1616;
 8006306:	683b      	ldr	r3, [r7, #0]
 8006308:	693a      	ldr	r2, [r7, #16]
 800630a:	601a      	str	r2, [r3, #0]
			VL53L0X_SETPARAMETERFIELD(Dev, XTalkCompensationEnable,
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	2200      	movs	r2, #0
 8006310:	771a      	strb	r2, [r3, #28]
 8006312:	e00b      	b.n	800632c <VL53L0X_GetXTalkCompensationRateMegaCps+0x5a>
				0);
		} else {
			TempFix1616 = VL53L0X_FIXPOINT313TOFIXPOINT1616(Value);
 8006314:	89fb      	ldrh	r3, [r7, #14]
 8006316:	00db      	lsls	r3, r3, #3
 8006318:	613b      	str	r3, [r7, #16]
			*pXTalkCompensationRateMegaCps = TempFix1616;
 800631a:	683b      	ldr	r3, [r7, #0]
 800631c:	693a      	ldr	r2, [r7, #16]
 800631e:	601a      	str	r2, [r3, #0]
			VL53L0X_SETPARAMETERFIELD(Dev,
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	693a      	ldr	r2, [r7, #16]
 8006324:	621a      	str	r2, [r3, #32]
				XTalkCompensationRateMegaCps, TempFix1616);
			VL53L0X_SETPARAMETERFIELD(Dev, XTalkCompensationEnable,
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	2201      	movs	r2, #1
 800632a:	771a      	strb	r2, [r3, #28]
				1);
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800632c:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8006330:	4618      	mov	r0, r3
 8006332:	3718      	adds	r7, #24
 8006334:	46bd      	mov	sp, r7
 8006336:	bd80      	pop	{r7, pc}

08006338 <VL53L0X_SetLimitCheckEnable>:
	return Status;
}

VL53L0X_Error VL53L0X_SetLimitCheckEnable(VL53L0X_DEV Dev, uint16_t LimitCheckId,
	uint8_t LimitCheckEnable)
{
 8006338:	b580      	push	{r7, lr}
 800633a:	b086      	sub	sp, #24
 800633c:	af00      	add	r7, sp, #0
 800633e:	6078      	str	r0, [r7, #4]
 8006340:	460b      	mov	r3, r1
 8006342:	807b      	strh	r3, [r7, #2]
 8006344:	4613      	mov	r3, r2
 8006346:	707b      	strb	r3, [r7, #1]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8006348:	2300      	movs	r3, #0
 800634a:	75fb      	strb	r3, [r7, #23]
	FixPoint1616_t TempFix1616 = 0;
 800634c:	2300      	movs	r3, #0
 800634e:	613b      	str	r3, [r7, #16]
	uint8_t LimitCheckEnableInt = 0;
 8006350:	2300      	movs	r3, #0
 8006352:	73fb      	strb	r3, [r7, #15]
	uint8_t LimitCheckDisable = 0;
 8006354:	2300      	movs	r3, #0
 8006356:	73bb      	strb	r3, [r7, #14]
	uint8_t Temp8;

	LOG_FUNCTION_START("");

	if (LimitCheckId >= VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS) {
 8006358:	887b      	ldrh	r3, [r7, #2]
 800635a:	2b05      	cmp	r3, #5
 800635c:	d902      	bls.n	8006364 <VL53L0X_SetLimitCheckEnable+0x2c>
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 800635e:	23fc      	movs	r3, #252	; 0xfc
 8006360:	75fb      	strb	r3, [r7, #23]
 8006362:	e05b      	b.n	800641c <VL53L0X_SetLimitCheckEnable+0xe4>
	} else {
		if (LimitCheckEnable == 0) {
 8006364:	787b      	ldrb	r3, [r7, #1]
 8006366:	2b00      	cmp	r3, #0
 8006368:	d106      	bne.n	8006378 <VL53L0X_SetLimitCheckEnable+0x40>
			TempFix1616 = 0;
 800636a:	2300      	movs	r3, #0
 800636c:	613b      	str	r3, [r7, #16]
			LimitCheckEnableInt = 0;
 800636e:	2300      	movs	r3, #0
 8006370:	73fb      	strb	r3, [r7, #15]
			LimitCheckDisable = 1;
 8006372:	2301      	movs	r3, #1
 8006374:	73bb      	strb	r3, [r7, #14]
 8006376:	e00a      	b.n	800638e <VL53L0X_SetLimitCheckEnable+0x56>

		} else {
			VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 8006378:	887b      	ldrh	r3, [r7, #2]
 800637a:	687a      	ldr	r2, [r7, #4]
 800637c:	330c      	adds	r3, #12
 800637e:	009b      	lsls	r3, r3, #2
 8006380:	4413      	add	r3, r2
 8006382:	685b      	ldr	r3, [r3, #4]
 8006384:	613b      	str	r3, [r7, #16]
				LimitCheckId, TempFix1616);
			LimitCheckDisable = 0;
 8006386:	2300      	movs	r3, #0
 8006388:	73bb      	strb	r3, [r7, #14]
			/* this to be sure to have either 0 or 1 */
			LimitCheckEnableInt = 1;
 800638a:	2301      	movs	r3, #1
 800638c:	73fb      	strb	r3, [r7, #15]
		}

		switch (LimitCheckId) {
 800638e:	887b      	ldrh	r3, [r7, #2]
 8006390:	2b05      	cmp	r3, #5
 8006392:	d841      	bhi.n	8006418 <VL53L0X_SetLimitCheckEnable+0xe0>
 8006394:	a201      	add	r2, pc, #4	; (adr r2, 800639c <VL53L0X_SetLimitCheckEnable+0x64>)
 8006396:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800639a:	bf00      	nop
 800639c:	080063b5 	.word	0x080063b5
 80063a0:	080063bf 	.word	0x080063bf
 80063a4:	080063d5 	.word	0x080063d5
 80063a8:	080063df 	.word	0x080063df
 80063ac:	080063e9 	.word	0x080063e9
 80063b0:	08006401 	.word	0x08006401

		case VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE:
			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	7bfa      	ldrb	r2, [r7, #15]
 80063b8:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
				VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE,
				LimitCheckEnableInt);

			break;
 80063bc:	e02e      	b.n	800641c <VL53L0X_SetLimitCheckEnable+0xe4>

		case VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE:

			Status = VL53L0X_WrWord(Dev,
			VL53L0X_REG_FINAL_RANGE_CONFIG_MIN_COUNT_RATE_RTN_LIMIT,
				VL53L0X_FIXPOINT1616TOFIXPOINT97(TempFix1616));
 80063be:	693b      	ldr	r3, [r7, #16]
 80063c0:	0a5b      	lsrs	r3, r3, #9
			Status = VL53L0X_WrWord(Dev,
 80063c2:	b29b      	uxth	r3, r3
 80063c4:	461a      	mov	r2, r3
 80063c6:	2144      	movs	r1, #68	; 0x44
 80063c8:	6878      	ldr	r0, [r7, #4]
 80063ca:	f004 f8a3 	bl	800a514 <VL53L0X_WrWord>
 80063ce:	4603      	mov	r3, r0
 80063d0:	75fb      	strb	r3, [r7, #23]

			break;
 80063d2:	e023      	b.n	800641c <VL53L0X_SetLimitCheckEnable+0xe4>

		case VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP:

			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	7bfa      	ldrb	r2, [r7, #15]
 80063d8:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
				VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP,
				LimitCheckEnableInt);

			break;
 80063dc:	e01e      	b.n	800641c <VL53L0X_SetLimitCheckEnable+0xe4>

		case VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD:

			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	7bfa      	ldrb	r2, [r7, #15]
 80063e2:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b
				VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				LimitCheckEnableInt);

			break;
 80063e6:	e019      	b.n	800641c <VL53L0X_SetLimitCheckEnable+0xe4>

		case VL53L0X_CHECKENABLE_SIGNAL_RATE_MSRC:

			Temp8 = (uint8_t)(LimitCheckDisable << 1);
 80063e8:	7bbb      	ldrb	r3, [r7, #14]
 80063ea:	005b      	lsls	r3, r3, #1
 80063ec:	737b      	strb	r3, [r7, #13]
			Status = VL53L0X_UpdateByte(Dev,
 80063ee:	7b7b      	ldrb	r3, [r7, #13]
 80063f0:	22fe      	movs	r2, #254	; 0xfe
 80063f2:	2160      	movs	r1, #96	; 0x60
 80063f4:	6878      	ldr	r0, [r7, #4]
 80063f6:	f004 f8b7 	bl	800a568 <VL53L0X_UpdateByte>
 80063fa:	4603      	mov	r3, r0
 80063fc:	75fb      	strb	r3, [r7, #23]
				VL53L0X_REG_MSRC_CONFIG_CONTROL,
				0xFE, Temp8);

			break;
 80063fe:	e00d      	b.n	800641c <VL53L0X_SetLimitCheckEnable+0xe4>

		case VL53L0X_CHECKENABLE_SIGNAL_RATE_PRE_RANGE:

			Temp8 = (uint8_t)(LimitCheckDisable << 4);
 8006400:	7bbb      	ldrb	r3, [r7, #14]
 8006402:	011b      	lsls	r3, r3, #4
 8006404:	737b      	strb	r3, [r7, #13]
			Status = VL53L0X_UpdateByte(Dev,
 8006406:	7b7b      	ldrb	r3, [r7, #13]
 8006408:	22ef      	movs	r2, #239	; 0xef
 800640a:	2160      	movs	r1, #96	; 0x60
 800640c:	6878      	ldr	r0, [r7, #4]
 800640e:	f004 f8ab 	bl	800a568 <VL53L0X_UpdateByte>
 8006412:	4603      	mov	r3, r0
 8006414:	75fb      	strb	r3, [r7, #23]
				VL53L0X_REG_MSRC_CONFIG_CONTROL,
				0xEF, Temp8);

			break;
 8006416:	e001      	b.n	800641c <VL53L0X_SetLimitCheckEnable+0xe4>


		default:
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 8006418:	23fc      	movs	r3, #252	; 0xfc
 800641a:	75fb      	strb	r3, [r7, #23]

		}

	}

	if (Status == VL53L0X_ERROR_NONE) {
 800641c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8006420:	2b00      	cmp	r3, #0
 8006422:	d10f      	bne.n	8006444 <VL53L0X_SetLimitCheckEnable+0x10c>
		if (LimitCheckEnable == 0) {
 8006424:	787b      	ldrb	r3, [r7, #1]
 8006426:	2b00      	cmp	r3, #0
 8006428:	d106      	bne.n	8006438 <VL53L0X_SetLimitCheckEnable+0x100>
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 800642a:	887b      	ldrh	r3, [r7, #2]
 800642c:	687a      	ldr	r2, [r7, #4]
 800642e:	4413      	add	r3, r2
 8006430:	2200      	movs	r2, #0
 8006432:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
 8006436:	e005      	b.n	8006444 <VL53L0X_SetLimitCheckEnable+0x10c>
				LimitCheckId, 0);
		} else {
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 8006438:	887b      	ldrh	r3, [r7, #2]
 800643a:	687a      	ldr	r2, [r7, #4]
 800643c:	4413      	add	r3, r2
 800643e:	2201      	movs	r2, #1
 8006440:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
				LimitCheckId, 1);
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8006444:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8006448:	4618      	mov	r0, r3
 800644a:	3718      	adds	r7, #24
 800644c:	46bd      	mov	sp, r7
 800644e:	bd80      	pop	{r7, pc}

08006450 <VL53L0X_GetLimitCheckEnable>:

VL53L0X_Error VL53L0X_GetLimitCheckEnable(VL53L0X_DEV Dev, uint16_t LimitCheckId,
	uint8_t *pLimitCheckEnable)
{
 8006450:	b480      	push	{r7}
 8006452:	b087      	sub	sp, #28
 8006454:	af00      	add	r7, sp, #0
 8006456:	60f8      	str	r0, [r7, #12]
 8006458:	460b      	mov	r3, r1
 800645a:	607a      	str	r2, [r7, #4]
 800645c:	817b      	strh	r3, [r7, #10]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800645e:	2300      	movs	r3, #0
 8006460:	75fb      	strb	r3, [r7, #23]
	uint8_t Temp8;

	LOG_FUNCTION_START("");

	if (LimitCheckId >= VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS) {
 8006462:	897b      	ldrh	r3, [r7, #10]
 8006464:	2b05      	cmp	r3, #5
 8006466:	d905      	bls.n	8006474 <VL53L0X_GetLimitCheckEnable+0x24>
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 8006468:	23fc      	movs	r3, #252	; 0xfc
 800646a:	75fb      	strb	r3, [r7, #23]
		*pLimitCheckEnable = 0;
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	2200      	movs	r2, #0
 8006470:	701a      	strb	r2, [r3, #0]
 8006472:	e008      	b.n	8006486 <VL53L0X_GetLimitCheckEnable+0x36>
	} else {
		VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 8006474:	897b      	ldrh	r3, [r7, #10]
 8006476:	68fa      	ldr	r2, [r7, #12]
 8006478:	4413      	add	r3, r2
 800647a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800647e:	75bb      	strb	r3, [r7, #22]
			LimitCheckId, Temp8);
		*pLimitCheckEnable = Temp8;
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	7dba      	ldrb	r2, [r7, #22]
 8006484:	701a      	strb	r2, [r3, #0]
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8006486:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800648a:	4618      	mov	r0, r3
 800648c:	371c      	adds	r7, #28
 800648e:	46bd      	mov	sp, r7
 8006490:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006494:	4770      	bx	lr
	...

08006498 <VL53L0X_SetLimitCheckValue>:

VL53L0X_Error VL53L0X_SetLimitCheckValue(VL53L0X_DEV Dev, uint16_t LimitCheckId,
	FixPoint1616_t LimitCheckValue)
{
 8006498:	b580      	push	{r7, lr}
 800649a:	b086      	sub	sp, #24
 800649c:	af00      	add	r7, sp, #0
 800649e:	60f8      	str	r0, [r7, #12]
 80064a0:	460b      	mov	r3, r1
 80064a2:	607a      	str	r2, [r7, #4]
 80064a4:	817b      	strh	r3, [r7, #10]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80064a6:	2300      	movs	r3, #0
 80064a8:	75fb      	strb	r3, [r7, #23]
	uint8_t Temp8;

	LOG_FUNCTION_START("");

	VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksEnable, LimitCheckId,
 80064aa:	897b      	ldrh	r3, [r7, #10]
 80064ac:	68fa      	ldr	r2, [r7, #12]
 80064ae:	4413      	add	r3, r2
 80064b0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80064b4:	75bb      	strb	r3, [r7, #22]
		Temp8);

	if (Temp8 == 0) { /* disabled write only internal value */
 80064b6:	7dbb      	ldrb	r3, [r7, #22]
 80064b8:	2b00      	cmp	r3, #0
 80064ba:	d107      	bne.n	80064cc <VL53L0X_SetLimitCheckValue+0x34>
		VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 80064bc:	897b      	ldrh	r3, [r7, #10]
 80064be:	68fa      	ldr	r2, [r7, #12]
 80064c0:	330c      	adds	r3, #12
 80064c2:	009b      	lsls	r3, r3, #2
 80064c4:	4413      	add	r3, r2
 80064c6:	687a      	ldr	r2, [r7, #4]
 80064c8:	605a      	str	r2, [r3, #4]
 80064ca:	e040      	b.n	800654e <VL53L0X_SetLimitCheckValue+0xb6>
			LimitCheckId, LimitCheckValue);
	} else {

		switch (LimitCheckId) {
 80064cc:	897b      	ldrh	r3, [r7, #10]
 80064ce:	2b05      	cmp	r3, #5
 80064d0:	d830      	bhi.n	8006534 <VL53L0X_SetLimitCheckValue+0x9c>
 80064d2:	a201      	add	r2, pc, #4	; (adr r2, 80064d8 <VL53L0X_SetLimitCheckValue+0x40>)
 80064d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80064d8:	080064f1 	.word	0x080064f1
 80064dc:	080064f9 	.word	0x080064f9
 80064e0:	0800650f 	.word	0x0800650f
 80064e4:	08006517 	.word	0x08006517
 80064e8:	0800651f 	.word	0x0800651f
 80064ec:	0800651f 	.word	0x0800651f

		case VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE:
			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 80064f0:	68fb      	ldr	r3, [r7, #12]
 80064f2:	687a      	ldr	r2, [r7, #4]
 80064f4:	635a      	str	r2, [r3, #52]	; 0x34
				VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE,
				LimitCheckValue);
			break;
 80064f6:	e01f      	b.n	8006538 <VL53L0X_SetLimitCheckValue+0xa0>

		case VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE:

			Status = VL53L0X_WrWord(Dev,
			VL53L0X_REG_FINAL_RANGE_CONFIG_MIN_COUNT_RATE_RTN_LIMIT,
				VL53L0X_FIXPOINT1616TOFIXPOINT97(
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	0a5b      	lsrs	r3, r3, #9
			Status = VL53L0X_WrWord(Dev,
 80064fc:	b29b      	uxth	r3, r3
 80064fe:	461a      	mov	r2, r3
 8006500:	2144      	movs	r1, #68	; 0x44
 8006502:	68f8      	ldr	r0, [r7, #12]
 8006504:	f004 f806 	bl	800a514 <VL53L0X_WrWord>
 8006508:	4603      	mov	r3, r0
 800650a:	75fb      	strb	r3, [r7, #23]
					LimitCheckValue));

			break;
 800650c:	e014      	b.n	8006538 <VL53L0X_SetLimitCheckValue+0xa0>

		case VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP:

			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 800650e:	68fb      	ldr	r3, [r7, #12]
 8006510:	687a      	ldr	r2, [r7, #4]
 8006512:	63da      	str	r2, [r3, #60]	; 0x3c
				VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP,
				LimitCheckValue);

			break;
 8006514:	e010      	b.n	8006538 <VL53L0X_SetLimitCheckValue+0xa0>

		case VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD:

			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 8006516:	68fb      	ldr	r3, [r7, #12]
 8006518:	687a      	ldr	r2, [r7, #4]
 800651a:	641a      	str	r2, [r3, #64]	; 0x40
				VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				LimitCheckValue);

			break;
 800651c:	e00c      	b.n	8006538 <VL53L0X_SetLimitCheckValue+0xa0>
		case VL53L0X_CHECKENABLE_SIGNAL_RATE_MSRC:
		case VL53L0X_CHECKENABLE_SIGNAL_RATE_PRE_RANGE:

			Status = VL53L0X_WrWord(Dev,
				VL53L0X_REG_PRE_RANGE_MIN_COUNT_RATE_RTN_LIMIT,
				VL53L0X_FIXPOINT1616TOFIXPOINT97(
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	0a5b      	lsrs	r3, r3, #9
			Status = VL53L0X_WrWord(Dev,
 8006522:	b29b      	uxth	r3, r3
 8006524:	461a      	mov	r2, r3
 8006526:	2164      	movs	r1, #100	; 0x64
 8006528:	68f8      	ldr	r0, [r7, #12]
 800652a:	f003 fff3 	bl	800a514 <VL53L0X_WrWord>
 800652e:	4603      	mov	r3, r0
 8006530:	75fb      	strb	r3, [r7, #23]
					LimitCheckValue));

			break;
 8006532:	e001      	b.n	8006538 <VL53L0X_SetLimitCheckValue+0xa0>

		default:
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 8006534:	23fc      	movs	r3, #252	; 0xfc
 8006536:	75fb      	strb	r3, [r7, #23]

		}

		if (Status == VL53L0X_ERROR_NONE) {
 8006538:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800653c:	2b00      	cmp	r3, #0
 800653e:	d106      	bne.n	800654e <VL53L0X_SetLimitCheckValue+0xb6>
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 8006540:	897b      	ldrh	r3, [r7, #10]
 8006542:	68fa      	ldr	r2, [r7, #12]
 8006544:	330c      	adds	r3, #12
 8006546:	009b      	lsls	r3, r3, #2
 8006548:	4413      	add	r3, r2
 800654a:	687a      	ldr	r2, [r7, #4]
 800654c:	605a      	str	r2, [r3, #4]
				LimitCheckId, LimitCheckValue);
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800654e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8006552:	4618      	mov	r0, r3
 8006554:	3718      	adds	r7, #24
 8006556:	46bd      	mov	sp, r7
 8006558:	bd80      	pop	{r7, pc}
 800655a:	bf00      	nop

0800655c <VL53L0X_GetLimitCheckValue>:

VL53L0X_Error VL53L0X_GetLimitCheckValue(VL53L0X_DEV Dev, uint16_t LimitCheckId,
	FixPoint1616_t *pLimitCheckValue)
{
 800655c:	b580      	push	{r7, lr}
 800655e:	b088      	sub	sp, #32
 8006560:	af00      	add	r7, sp, #0
 8006562:	60f8      	str	r0, [r7, #12]
 8006564:	460b      	mov	r3, r1
 8006566:	607a      	str	r2, [r7, #4]
 8006568:	817b      	strh	r3, [r7, #10]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800656a:	2300      	movs	r3, #0
 800656c:	77fb      	strb	r3, [r7, #31]
	uint8_t EnableZeroValue = 0;
 800656e:	2300      	movs	r3, #0
 8006570:	77bb      	strb	r3, [r7, #30]
	uint16_t Temp16;
	FixPoint1616_t TempFix1616;

	LOG_FUNCTION_START("");

	switch (LimitCheckId) {
 8006572:	897b      	ldrh	r3, [r7, #10]
 8006574:	2b05      	cmp	r3, #5
 8006576:	d847      	bhi.n	8006608 <VL53L0X_GetLimitCheckValue+0xac>
 8006578:	a201      	add	r2, pc, #4	; (adr r2, 8006580 <VL53L0X_GetLimitCheckValue+0x24>)
 800657a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800657e:	bf00      	nop
 8006580:	08006599 	.word	0x08006599
 8006584:	080065a5 	.word	0x080065a5
 8006588:	080065cb 	.word	0x080065cb
 800658c:	080065d7 	.word	0x080065d7
 8006590:	080065e3 	.word	0x080065e3
 8006594:	080065e3 	.word	0x080065e3

	case VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE:
		/* internal computation: */
		VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 8006598:	68fb      	ldr	r3, [r7, #12]
 800659a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800659c:	61bb      	str	r3, [r7, #24]
			VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE, TempFix1616);
		EnableZeroValue = 0;
 800659e:	2300      	movs	r3, #0
 80065a0:	77bb      	strb	r3, [r7, #30]
		break;
 80065a2:	e033      	b.n	800660c <VL53L0X_GetLimitCheckValue+0xb0>

	case VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE:
		Status = VL53L0X_RdWord(Dev,
 80065a4:	f107 0316 	add.w	r3, r7, #22
 80065a8:	461a      	mov	r2, r3
 80065aa:	2144      	movs	r1, #68	; 0x44
 80065ac:	68f8      	ldr	r0, [r7, #12]
 80065ae:	f004 f839 	bl	800a624 <VL53L0X_RdWord>
 80065b2:	4603      	mov	r3, r0
 80065b4:	77fb      	strb	r3, [r7, #31]
		VL53L0X_REG_FINAL_RANGE_CONFIG_MIN_COUNT_RATE_RTN_LIMIT,
			&Temp16);
		if (Status == VL53L0X_ERROR_NONE)
 80065b6:	f997 301f 	ldrsb.w	r3, [r7, #31]
 80065ba:	2b00      	cmp	r3, #0
 80065bc:	d102      	bne.n	80065c4 <VL53L0X_GetLimitCheckValue+0x68>
			TempFix1616 = VL53L0X_FIXPOINT97TOFIXPOINT1616(Temp16);
 80065be:	8afb      	ldrh	r3, [r7, #22]
 80065c0:	025b      	lsls	r3, r3, #9
 80065c2:	61bb      	str	r3, [r7, #24]


		EnableZeroValue = 1;
 80065c4:	2301      	movs	r3, #1
 80065c6:	77bb      	strb	r3, [r7, #30]
		break;
 80065c8:	e020      	b.n	800660c <VL53L0X_GetLimitCheckValue+0xb0>

	case VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP:
		/* internal computation: */
		VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 80065ca:	68fb      	ldr	r3, [r7, #12]
 80065cc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80065ce:	61bb      	str	r3, [r7, #24]
			VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP, TempFix1616);
		EnableZeroValue = 0;
 80065d0:	2300      	movs	r3, #0
 80065d2:	77bb      	strb	r3, [r7, #30]
		break;
 80065d4:	e01a      	b.n	800660c <VL53L0X_GetLimitCheckValue+0xb0>

	case VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD:
		/* internal computation: */
		VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 80065d6:	68fb      	ldr	r3, [r7, #12]
 80065d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80065da:	61bb      	str	r3, [r7, #24]
			VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD, TempFix1616);
		EnableZeroValue = 0;
 80065dc:	2300      	movs	r3, #0
 80065de:	77bb      	strb	r3, [r7, #30]
		break;
 80065e0:	e014      	b.n	800660c <VL53L0X_GetLimitCheckValue+0xb0>

	case VL53L0X_CHECKENABLE_SIGNAL_RATE_MSRC:
	case VL53L0X_CHECKENABLE_SIGNAL_RATE_PRE_RANGE:
		Status = VL53L0X_RdWord(Dev,
 80065e2:	f107 0316 	add.w	r3, r7, #22
 80065e6:	461a      	mov	r2, r3
 80065e8:	2164      	movs	r1, #100	; 0x64
 80065ea:	68f8      	ldr	r0, [r7, #12]
 80065ec:	f004 f81a 	bl	800a624 <VL53L0X_RdWord>
 80065f0:	4603      	mov	r3, r0
 80065f2:	77fb      	strb	r3, [r7, #31]
			VL53L0X_REG_PRE_RANGE_MIN_COUNT_RATE_RTN_LIMIT,
			&Temp16);
		if (Status == VL53L0X_ERROR_NONE)
 80065f4:	f997 301f 	ldrsb.w	r3, [r7, #31]
 80065f8:	2b00      	cmp	r3, #0
 80065fa:	d102      	bne.n	8006602 <VL53L0X_GetLimitCheckValue+0xa6>
			TempFix1616 = VL53L0X_FIXPOINT97TOFIXPOINT1616(Temp16);
 80065fc:	8afb      	ldrh	r3, [r7, #22]
 80065fe:	025b      	lsls	r3, r3, #9
 8006600:	61bb      	str	r3, [r7, #24]


		EnableZeroValue = 0;
 8006602:	2300      	movs	r3, #0
 8006604:	77bb      	strb	r3, [r7, #30]
		break;
 8006606:	e001      	b.n	800660c <VL53L0X_GetLimitCheckValue+0xb0>

	default:
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 8006608:	23fc      	movs	r3, #252	; 0xfc
 800660a:	77fb      	strb	r3, [r7, #31]

	}

	if (Status == VL53L0X_ERROR_NONE) {
 800660c:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8006610:	2b00      	cmp	r3, #0
 8006612:	d12a      	bne.n	800666a <VL53L0X_GetLimitCheckValue+0x10e>

		if (EnableZeroValue == 1) {
 8006614:	7fbb      	ldrb	r3, [r7, #30]
 8006616:	2b01      	cmp	r3, #1
 8006618:	d124      	bne.n	8006664 <VL53L0X_GetLimitCheckValue+0x108>

			if (TempFix1616 == 0) {
 800661a:	69bb      	ldr	r3, [r7, #24]
 800661c:	2b00      	cmp	r3, #0
 800661e:	d110      	bne.n	8006642 <VL53L0X_GetLimitCheckValue+0xe6>
				/* disabled: return value from memory */
				VL53L0X_GETARRAYPARAMETERFIELD(Dev,
 8006620:	897b      	ldrh	r3, [r7, #10]
 8006622:	68fa      	ldr	r2, [r7, #12]
 8006624:	330c      	adds	r3, #12
 8006626:	009b      	lsls	r3, r3, #2
 8006628:	4413      	add	r3, r2
 800662a:	685b      	ldr	r3, [r3, #4]
 800662c:	61bb      	str	r3, [r7, #24]
					LimitChecksValue, LimitCheckId,
					TempFix1616);
				*pLimitCheckValue = TempFix1616;
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	69ba      	ldr	r2, [r7, #24]
 8006632:	601a      	str	r2, [r3, #0]
				VL53L0X_SETARRAYPARAMETERFIELD(Dev,
 8006634:	897b      	ldrh	r3, [r7, #10]
 8006636:	68fa      	ldr	r2, [r7, #12]
 8006638:	4413      	add	r3, r2
 800663a:	2200      	movs	r2, #0
 800663c:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
 8006640:	e013      	b.n	800666a <VL53L0X_GetLimitCheckValue+0x10e>
					LimitChecksEnable, LimitCheckId, 0);
			} else {
				*pLimitCheckValue = TempFix1616;
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	69ba      	ldr	r2, [r7, #24]
 8006646:	601a      	str	r2, [r3, #0]
				VL53L0X_SETARRAYPARAMETERFIELD(Dev,
 8006648:	897b      	ldrh	r3, [r7, #10]
 800664a:	68fa      	ldr	r2, [r7, #12]
 800664c:	330c      	adds	r3, #12
 800664e:	009b      	lsls	r3, r3, #2
 8006650:	4413      	add	r3, r2
 8006652:	69ba      	ldr	r2, [r7, #24]
 8006654:	605a      	str	r2, [r3, #4]
					LimitChecksValue, LimitCheckId,
					TempFix1616);
				VL53L0X_SETARRAYPARAMETERFIELD(Dev,
 8006656:	897b      	ldrh	r3, [r7, #10]
 8006658:	68fa      	ldr	r2, [r7, #12]
 800665a:	4413      	add	r3, r2
 800665c:	2201      	movs	r2, #1
 800665e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
 8006662:	e002      	b.n	800666a <VL53L0X_GetLimitCheckValue+0x10e>
					LimitChecksEnable, LimitCheckId, 1);
			}
		} else {
			*pLimitCheckValue = TempFix1616;
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	69ba      	ldr	r2, [r7, #24]
 8006668:	601a      	str	r2, [r3, #0]
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800666a:	f997 301f 	ldrsb.w	r3, [r7, #31]

}
 800666e:	4618      	mov	r0, r3
 8006670:	3720      	adds	r7, #32
 8006672:	46bd      	mov	sp, r7
 8006674:	bd80      	pop	{r7, pc}
 8006676:	bf00      	nop

08006678 <VL53L0X_GetWrapAroundCheckEnable>:
	return Status;
}

VL53L0X_Error VL53L0X_GetWrapAroundCheckEnable(VL53L0X_DEV Dev,
	uint8_t *pWrapAroundCheckEnable)
{
 8006678:	b580      	push	{r7, lr}
 800667a:	b084      	sub	sp, #16
 800667c:	af00      	add	r7, sp, #0
 800667e:	6078      	str	r0, [r7, #4]
 8006680:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8006682:	2300      	movs	r3, #0
 8006684:	73fb      	strb	r3, [r7, #15]
	uint8_t data;

	LOG_FUNCTION_START("");

	Status = VL53L0X_RdByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, &data);
 8006686:	f107 030e 	add.w	r3, r7, #14
 800668a:	461a      	mov	r2, r3
 800668c:	2101      	movs	r1, #1
 800668e:	6878      	ldr	r0, [r7, #4]
 8006690:	f003 ff9e 	bl	800a5d0 <VL53L0X_RdByte>
 8006694:	4603      	mov	r3, r0
 8006696:	73fb      	strb	r3, [r7, #15]
	if (Status == VL53L0X_ERROR_NONE) {
 8006698:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800669c:	2b00      	cmp	r3, #0
 800669e:	d10e      	bne.n	80066be <VL53L0X_GetWrapAroundCheckEnable+0x46>
		PALDevDataSet(Dev, SequenceConfig, data);
 80066a0:	7bba      	ldrb	r2, [r7, #14]
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130
		if (data & (0x01 << 7))
 80066a8:	7bbb      	ldrb	r3, [r7, #14]
 80066aa:	b25b      	sxtb	r3, r3
 80066ac:	2b00      	cmp	r3, #0
 80066ae:	da03      	bge.n	80066b8 <VL53L0X_GetWrapAroundCheckEnable+0x40>
			*pWrapAroundCheckEnable = 0x01;
 80066b0:	683b      	ldr	r3, [r7, #0]
 80066b2:	2201      	movs	r2, #1
 80066b4:	701a      	strb	r2, [r3, #0]
 80066b6:	e002      	b.n	80066be <VL53L0X_GetWrapAroundCheckEnable+0x46>
		else
			*pWrapAroundCheckEnable = 0x00;
 80066b8:	683b      	ldr	r3, [r7, #0]
 80066ba:	2200      	movs	r2, #0
 80066bc:	701a      	strb	r2, [r3, #0]
	}
	if (Status == VL53L0X_ERROR_NONE) {
 80066be:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80066c2:	2b00      	cmp	r3, #0
 80066c4:	d104      	bne.n	80066d0 <VL53L0X_GetWrapAroundCheckEnable+0x58>
		VL53L0X_SETPARAMETERFIELD(Dev, WrapAroundCheckEnable,
 80066c6:	683b      	ldr	r3, [r7, #0]
 80066c8:	781a      	ldrb	r2, [r3, #0]
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
			*pWrapAroundCheckEnable);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 80066d0:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80066d4:	4618      	mov	r0, r3
 80066d6:	3710      	adds	r7, #16
 80066d8:	46bd      	mov	sp, r7
 80066da:	bd80      	pop	{r7, pc}

080066dc <VL53L0X_PerformSingleMeasurement>:

/* End Group PAL Parameters Functions */

/* Group PAL Measurement Functions */
VL53L0X_Error VL53L0X_PerformSingleMeasurement(VL53L0X_DEV Dev)
{
 80066dc:	b580      	push	{r7, lr}
 80066de:	b084      	sub	sp, #16
 80066e0:	af00      	add	r7, sp, #0
 80066e2:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80066e4:	2300      	movs	r3, #0
 80066e6:	73fb      	strb	r3, [r7, #15]
	VL53L0X_DeviceModes DeviceMode;

	LOG_FUNCTION_START("");

	/* Get Current DeviceMode */
	Status = VL53L0X_GetDeviceMode(Dev, &DeviceMode);
 80066e8:	f107 030e 	add.w	r3, r7, #14
 80066ec:	4619      	mov	r1, r3
 80066ee:	6878      	ldr	r0, [r7, #4]
 80066f0:	f7ff fbd2 	bl	8005e98 <VL53L0X_GetDeviceMode>
 80066f4:	4603      	mov	r3, r0
 80066f6:	73fb      	strb	r3, [r7, #15]

	/* Start immediately to run a single ranging measurement in case of
	 * single ranging or single histogram */
	if (Status == VL53L0X_ERROR_NONE
 80066f8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80066fc:	2b00      	cmp	r3, #0
 80066fe:	d107      	bne.n	8006710 <VL53L0X_PerformSingleMeasurement+0x34>
		&& DeviceMode == VL53L0X_DEVICEMODE_SINGLE_RANGING)
 8006700:	7bbb      	ldrb	r3, [r7, #14]
 8006702:	2b00      	cmp	r3, #0
 8006704:	d104      	bne.n	8006710 <VL53L0X_PerformSingleMeasurement+0x34>
		Status = VL53L0X_StartMeasurement(Dev);
 8006706:	6878      	ldr	r0, [r7, #4]
 8006708:	f000 f898 	bl	800683c <VL53L0X_StartMeasurement>
 800670c:	4603      	mov	r3, r0
 800670e:	73fb      	strb	r3, [r7, #15]


	if (Status == VL53L0X_ERROR_NONE)
 8006710:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006714:	2b00      	cmp	r3, #0
 8006716:	d104      	bne.n	8006722 <VL53L0X_PerformSingleMeasurement+0x46>
		Status = VL53L0X_measurement_poll_for_completion(Dev);
 8006718:	6878      	ldr	r0, [r7, #4]
 800671a:	f001 fb4f 	bl	8007dbc <VL53L0X_measurement_poll_for_completion>
 800671e:	4603      	mov	r3, r0
 8006720:	73fb      	strb	r3, [r7, #15]


	/* Change PAL State in case of single ranging or single histogram */
	if (Status == VL53L0X_ERROR_NONE
 8006722:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006726:	2b00      	cmp	r3, #0
 8006728:	d106      	bne.n	8006738 <VL53L0X_PerformSingleMeasurement+0x5c>
		&& DeviceMode == VL53L0X_DEVICEMODE_SINGLE_RANGING)
 800672a:	7bbb      	ldrb	r3, [r7, #14]
 800672c:	2b00      	cmp	r3, #0
 800672e:	d103      	bne.n	8006738 <VL53L0X_PerformSingleMeasurement+0x5c>
		PALDevDataSet(Dev, PalState, VL53L0X_STATE_IDLE);
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	2203      	movs	r2, #3
 8006734:	f883 2132 	strb.w	r2, [r3, #306]	; 0x132


	LOG_FUNCTION_END(Status);
	return Status;
 8006738:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800673c:	4618      	mov	r0, r3
 800673e:	3710      	adds	r7, #16
 8006740:	46bd      	mov	sp, r7
 8006742:	bd80      	pop	{r7, pc}

08006744 <VL53L0X_PerformRefCalibration>:
	return Status;
}

VL53L0X_Error VL53L0X_PerformRefCalibration(VL53L0X_DEV Dev, uint8_t *pVhvSettings,
	uint8_t *pPhaseCal)
{
 8006744:	b580      	push	{r7, lr}
 8006746:	b086      	sub	sp, #24
 8006748:	af00      	add	r7, sp, #0
 800674a:	60f8      	str	r0, [r7, #12]
 800674c:	60b9      	str	r1, [r7, #8]
 800674e:	607a      	str	r2, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8006750:	2300      	movs	r3, #0
 8006752:	75fb      	strb	r3, [r7, #23]
	LOG_FUNCTION_START("");

	Status = VL53L0X_perform_ref_calibration(Dev, pVhvSettings,
 8006754:	2301      	movs	r3, #1
 8006756:	687a      	ldr	r2, [r7, #4]
 8006758:	68b9      	ldr	r1, [r7, #8]
 800675a:	68f8      	ldr	r0, [r7, #12]
 800675c:	f001 faf1 	bl	8007d42 <VL53L0X_perform_ref_calibration>
 8006760:	4603      	mov	r3, r0
 8006762:	75fb      	strb	r3, [r7, #23]
		pPhaseCal, 1);

	LOG_FUNCTION_END(Status);
	return Status;
 8006764:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8006768:	4618      	mov	r0, r3
 800676a:	3718      	adds	r7, #24
 800676c:	46bd      	mov	sp, r7
 800676e:	bd80      	pop	{r7, pc}

08006770 <VL53L0X_CheckAndLoadInterruptSettings>:
	return Status;
}

VL53L0X_Error VL53L0X_CheckAndLoadInterruptSettings(VL53L0X_DEV Dev,
	uint8_t StartNotStopFlag)
{
 8006770:	b580      	push	{r7, lr}
 8006772:	b086      	sub	sp, #24
 8006774:	af00      	add	r7, sp, #0
 8006776:	6078      	str	r0, [r7, #4]
 8006778:	460b      	mov	r3, r1
 800677a:	70fb      	strb	r3, [r7, #3]
	uint8_t InterruptConfig;
	FixPoint1616_t ThresholdLow;
	FixPoint1616_t ThresholdHigh;
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800677c:	2300      	movs	r3, #0
 800677e:	75fb      	strb	r3, [r7, #23]

	InterruptConfig = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	f893 30da 	ldrb.w	r3, [r3, #218]	; 0xda
 8006786:	75bb      	strb	r3, [r7, #22]
		Pin0GpioFunctionality);

	if ((InterruptConfig ==
 8006788:	7dbb      	ldrb	r3, [r7, #22]
 800678a:	2b01      	cmp	r3, #1
 800678c:	d005      	beq.n	800679a <VL53L0X_CheckAndLoadInterruptSettings+0x2a>
		VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_LOW) ||
 800678e:	7dbb      	ldrb	r3, [r7, #22]
 8006790:	2b02      	cmp	r3, #2
 8006792:	d002      	beq.n	800679a <VL53L0X_CheckAndLoadInterruptSettings+0x2a>
		(InterruptConfig ==
		VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_HIGH) ||
 8006794:	7dbb      	ldrb	r3, [r7, #22]
 8006796:	2b03      	cmp	r3, #3
 8006798:	d147      	bne.n	800682a <VL53L0X_CheckAndLoadInterruptSettings+0xba>
		(InterruptConfig ==
		VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_OUT)) {

		Status = VL53L0X_GetInterruptThresholds(Dev,
 800679a:	f107 030c 	add.w	r3, r7, #12
 800679e:	f107 0210 	add.w	r2, r7, #16
 80067a2:	2101      	movs	r1, #1
 80067a4:	6878      	ldr	r0, [r7, #4]
 80067a6:	f000 fbd3 	bl	8006f50 <VL53L0X_GetInterruptThresholds>
 80067aa:	4603      	mov	r3, r0
 80067ac:	75fb      	strb	r3, [r7, #23]
			VL53L0X_DEVICEMODE_CONTINUOUS_RANGING,
			&ThresholdLow, &ThresholdHigh);

		if (((ThresholdLow > 255*65536) ||
 80067ae:	693b      	ldr	r3, [r7, #16]
 80067b0:	f5b3 0f7f 	cmp.w	r3, #16711680	; 0xff0000
 80067b4:	d803      	bhi.n	80067be <VL53L0X_CheckAndLoadInterruptSettings+0x4e>
			(ThresholdHigh > 255*65536)) &&
 80067b6:	68fb      	ldr	r3, [r7, #12]
		if (((ThresholdLow > 255*65536) ||
 80067b8:	f5b3 0f7f 	cmp.w	r3, #16711680	; 0xff0000
 80067bc:	d935      	bls.n	800682a <VL53L0X_CheckAndLoadInterruptSettings+0xba>
			(ThresholdHigh > 255*65536)) &&
 80067be:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80067c2:	2b00      	cmp	r3, #0
 80067c4:	d131      	bne.n	800682a <VL53L0X_CheckAndLoadInterruptSettings+0xba>
			(Status == VL53L0X_ERROR_NONE)) {

			if (StartNotStopFlag != 0) {
 80067c6:	78fb      	ldrb	r3, [r7, #3]
 80067c8:	2b00      	cmp	r3, #0
 80067ca:	d006      	beq.n	80067da <VL53L0X_CheckAndLoadInterruptSettings+0x6a>
				Status = VL53L0X_load_tuning_settings(Dev,
 80067cc:	491a      	ldr	r1, [pc, #104]	; (8006838 <VL53L0X_CheckAndLoadInterruptSettings+0xc8>)
 80067ce:	6878      	ldr	r0, [r7, #4]
 80067d0:	f002 ff66 	bl	80096a0 <VL53L0X_load_tuning_settings>
 80067d4:	4603      	mov	r3, r0
 80067d6:	75fb      	strb	r3, [r7, #23]
 80067d8:	e027      	b.n	800682a <VL53L0X_CheckAndLoadInterruptSettings+0xba>
					InterruptThresholdSettings);
			} else {
				Status |= VL53L0X_WrByte(Dev, 0xFF, 0x04);
 80067da:	2204      	movs	r2, #4
 80067dc:	21ff      	movs	r1, #255	; 0xff
 80067de:	6878      	ldr	r0, [r7, #4]
 80067e0:	f003 fe74 	bl	800a4cc <VL53L0X_WrByte>
 80067e4:	4603      	mov	r3, r0
 80067e6:	461a      	mov	r2, r3
 80067e8:	7dfb      	ldrb	r3, [r7, #23]
 80067ea:	4313      	orrs	r3, r2
 80067ec:	75fb      	strb	r3, [r7, #23]
				Status |= VL53L0X_WrByte(Dev, 0x70, 0x00);
 80067ee:	2200      	movs	r2, #0
 80067f0:	2170      	movs	r1, #112	; 0x70
 80067f2:	6878      	ldr	r0, [r7, #4]
 80067f4:	f003 fe6a 	bl	800a4cc <VL53L0X_WrByte>
 80067f8:	4603      	mov	r3, r0
 80067fa:	461a      	mov	r2, r3
 80067fc:	7dfb      	ldrb	r3, [r7, #23]
 80067fe:	4313      	orrs	r3, r2
 8006800:	75fb      	strb	r3, [r7, #23]
				Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8006802:	2200      	movs	r2, #0
 8006804:	21ff      	movs	r1, #255	; 0xff
 8006806:	6878      	ldr	r0, [r7, #4]
 8006808:	f003 fe60 	bl	800a4cc <VL53L0X_WrByte>
 800680c:	4603      	mov	r3, r0
 800680e:	461a      	mov	r2, r3
 8006810:	7dfb      	ldrb	r3, [r7, #23]
 8006812:	4313      	orrs	r3, r2
 8006814:	75fb      	strb	r3, [r7, #23]
				Status |= VL53L0X_WrByte(Dev, 0x80, 0x00);
 8006816:	2200      	movs	r2, #0
 8006818:	2180      	movs	r1, #128	; 0x80
 800681a:	6878      	ldr	r0, [r7, #4]
 800681c:	f003 fe56 	bl	800a4cc <VL53L0X_WrByte>
 8006820:	4603      	mov	r3, r0
 8006822:	461a      	mov	r2, r3
 8006824:	7dfb      	ldrb	r3, [r7, #23]
 8006826:	4313      	orrs	r3, r2
 8006828:	75fb      	strb	r3, [r7, #23]
		}


	}

	return Status;
 800682a:	f997 3017 	ldrsb.w	r3, [r7, #23]

}
 800682e:	4618      	mov	r0, r3
 8006830:	3718      	adds	r7, #24
 8006832:	46bd      	mov	sp, r7
 8006834:	bd80      	pop	{r7, pc}
 8006836:	bf00      	nop
 8006838:	20000100 	.word	0x20000100

0800683c <VL53L0X_StartMeasurement>:


VL53L0X_Error VL53L0X_StartMeasurement(VL53L0X_DEV Dev)
{
 800683c:	b580      	push	{r7, lr}
 800683e:	b086      	sub	sp, #24
 8006840:	af00      	add	r7, sp, #0
 8006842:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8006844:	2300      	movs	r3, #0
 8006846:	75fb      	strb	r3, [r7, #23]
	VL53L0X_DeviceModes DeviceMode;
	uint8_t Byte;
	uint8_t StartStopByte = VL53L0X_REG_SYSRANGE_MODE_START_STOP;
 8006848:	2301      	movs	r3, #1
 800684a:	73fb      	strb	r3, [r7, #15]
	uint32_t LoopNb;
	LOG_FUNCTION_START("");

	/* Get Current DeviceMode */
	VL53L0X_GetDeviceMode(Dev, &DeviceMode);
 800684c:	f107 030e 	add.w	r3, r7, #14
 8006850:	4619      	mov	r1, r3
 8006852:	6878      	ldr	r0, [r7, #4]
 8006854:	f7ff fb20 	bl	8005e98 <VL53L0X_GetDeviceMode>

	Status = VL53L0X_WrByte(Dev, 0x80, 0x01);
 8006858:	2201      	movs	r2, #1
 800685a:	2180      	movs	r1, #128	; 0x80
 800685c:	6878      	ldr	r0, [r7, #4]
 800685e:	f003 fe35 	bl	800a4cc <VL53L0X_WrByte>
 8006862:	4603      	mov	r3, r0
 8006864:	75fb      	strb	r3, [r7, #23]
	Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8006866:	2201      	movs	r2, #1
 8006868:	21ff      	movs	r1, #255	; 0xff
 800686a:	6878      	ldr	r0, [r7, #4]
 800686c:	f003 fe2e 	bl	800a4cc <VL53L0X_WrByte>
 8006870:	4603      	mov	r3, r0
 8006872:	75fb      	strb	r3, [r7, #23]
	Status = VL53L0X_WrByte(Dev, 0x00, 0x00);
 8006874:	2200      	movs	r2, #0
 8006876:	2100      	movs	r1, #0
 8006878:	6878      	ldr	r0, [r7, #4]
 800687a:	f003 fe27 	bl	800a4cc <VL53L0X_WrByte>
 800687e:	4603      	mov	r3, r0
 8006880:	75fb      	strb	r3, [r7, #23]
	Status = VL53L0X_WrByte(Dev, 0x91, PALDevDataGet(Dev, StopVariable));
 8006882:	687b      	ldr	r3, [r7, #4]
 8006884:	f893 313a 	ldrb.w	r3, [r3, #314]	; 0x13a
 8006888:	461a      	mov	r2, r3
 800688a:	2191      	movs	r1, #145	; 0x91
 800688c:	6878      	ldr	r0, [r7, #4]
 800688e:	f003 fe1d 	bl	800a4cc <VL53L0X_WrByte>
 8006892:	4603      	mov	r3, r0
 8006894:	75fb      	strb	r3, [r7, #23]
	Status = VL53L0X_WrByte(Dev, 0x00, 0x01);
 8006896:	2201      	movs	r2, #1
 8006898:	2100      	movs	r1, #0
 800689a:	6878      	ldr	r0, [r7, #4]
 800689c:	f003 fe16 	bl	800a4cc <VL53L0X_WrByte>
 80068a0:	4603      	mov	r3, r0
 80068a2:	75fb      	strb	r3, [r7, #23]
	Status = VL53L0X_WrByte(Dev, 0xFF, 0x00);
 80068a4:	2200      	movs	r2, #0
 80068a6:	21ff      	movs	r1, #255	; 0xff
 80068a8:	6878      	ldr	r0, [r7, #4]
 80068aa:	f003 fe0f 	bl	800a4cc <VL53L0X_WrByte>
 80068ae:	4603      	mov	r3, r0
 80068b0:	75fb      	strb	r3, [r7, #23]
	Status = VL53L0X_WrByte(Dev, 0x80, 0x00);
 80068b2:	2200      	movs	r2, #0
 80068b4:	2180      	movs	r1, #128	; 0x80
 80068b6:	6878      	ldr	r0, [r7, #4]
 80068b8:	f003 fe08 	bl	800a4cc <VL53L0X_WrByte>
 80068bc:	4603      	mov	r3, r0
 80068be:	75fb      	strb	r3, [r7, #23]

	switch (DeviceMode) {
 80068c0:	7bbb      	ldrb	r3, [r7, #14]
 80068c2:	2b03      	cmp	r3, #3
 80068c4:	d054      	beq.n	8006970 <VL53L0X_StartMeasurement+0x134>
 80068c6:	2b03      	cmp	r3, #3
 80068c8:	dc6c      	bgt.n	80069a4 <VL53L0X_StartMeasurement+0x168>
 80068ca:	2b00      	cmp	r3, #0
 80068cc:	d002      	beq.n	80068d4 <VL53L0X_StartMeasurement+0x98>
 80068ce:	2b01      	cmp	r3, #1
 80068d0:	d034      	beq.n	800693c <VL53L0X_StartMeasurement+0x100>
 80068d2:	e067      	b.n	80069a4 <VL53L0X_StartMeasurement+0x168>
	case VL53L0X_DEVICEMODE_SINGLE_RANGING:
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSRANGE_START, 0x01);
 80068d4:	2201      	movs	r2, #1
 80068d6:	2100      	movs	r1, #0
 80068d8:	6878      	ldr	r0, [r7, #4]
 80068da:	f003 fdf7 	bl	800a4cc <VL53L0X_WrByte>
 80068de:	4603      	mov	r3, r0
 80068e0:	75fb      	strb	r3, [r7, #23]

		Byte = StartStopByte;
 80068e2:	7bfb      	ldrb	r3, [r7, #15]
 80068e4:	737b      	strb	r3, [r7, #13]
		if (Status == VL53L0X_ERROR_NONE) {
 80068e6:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80068ea:	2b00      	cmp	r3, #0
 80068ec:	d15d      	bne.n	80069aa <VL53L0X_StartMeasurement+0x16e>
			/* Wait until start bit has been cleared */
			LoopNb = 0;
 80068ee:	2300      	movs	r3, #0
 80068f0:	613b      	str	r3, [r7, #16]
			do {
				if (LoopNb > 0)
 80068f2:	693b      	ldr	r3, [r7, #16]
 80068f4:	2b00      	cmp	r3, #0
 80068f6:	d008      	beq.n	800690a <VL53L0X_StartMeasurement+0xce>
					Status = VL53L0X_RdByte(Dev,
 80068f8:	f107 030d 	add.w	r3, r7, #13
 80068fc:	461a      	mov	r2, r3
 80068fe:	2100      	movs	r1, #0
 8006900:	6878      	ldr	r0, [r7, #4]
 8006902:	f003 fe65 	bl	800a5d0 <VL53L0X_RdByte>
 8006906:	4603      	mov	r3, r0
 8006908:	75fb      	strb	r3, [r7, #23]
					VL53L0X_REG_SYSRANGE_START, &Byte);
				LoopNb = LoopNb + 1;
 800690a:	693b      	ldr	r3, [r7, #16]
 800690c:	3301      	adds	r3, #1
 800690e:	613b      	str	r3, [r7, #16]
			} while (((Byte & StartStopByte) == StartStopByte)
 8006910:	7b7a      	ldrb	r2, [r7, #13]
 8006912:	7bfb      	ldrb	r3, [r7, #15]
 8006914:	4013      	ands	r3, r2
 8006916:	b2db      	uxtb	r3, r3
				&& (Status == VL53L0X_ERROR_NONE)
				&& (LoopNb < VL53L0X_DEFAULT_MAX_LOOP));
 8006918:	7bfa      	ldrb	r2, [r7, #15]
 800691a:	429a      	cmp	r2, r3
 800691c:	d107      	bne.n	800692e <VL53L0X_StartMeasurement+0xf2>
				&& (Status == VL53L0X_ERROR_NONE)
 800691e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8006922:	2b00      	cmp	r3, #0
 8006924:	d103      	bne.n	800692e <VL53L0X_StartMeasurement+0xf2>
				&& (LoopNb < VL53L0X_DEFAULT_MAX_LOOP));
 8006926:	693b      	ldr	r3, [r7, #16]
 8006928:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 800692c:	d3e1      	bcc.n	80068f2 <VL53L0X_StartMeasurement+0xb6>

			if (LoopNb >= VL53L0X_DEFAULT_MAX_LOOP)
 800692e:	693b      	ldr	r3, [r7, #16]
 8006930:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8006934:	d339      	bcc.n	80069aa <VL53L0X_StartMeasurement+0x16e>
				Status = VL53L0X_ERROR_TIME_OUT;
 8006936:	23f9      	movs	r3, #249	; 0xf9
 8006938:	75fb      	strb	r3, [r7, #23]

		}

		break;
 800693a:	e036      	b.n	80069aa <VL53L0X_StartMeasurement+0x16e>
	case VL53L0X_DEVICEMODE_CONTINUOUS_RANGING:
		/* Back-to-back mode */

		/* Check if need to apply interrupt settings */
		if (Status == VL53L0X_ERROR_NONE)
 800693c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8006940:	2b00      	cmp	r3, #0
 8006942:	d105      	bne.n	8006950 <VL53L0X_StartMeasurement+0x114>
			Status = VL53L0X_CheckAndLoadInterruptSettings(Dev, 1);
 8006944:	2101      	movs	r1, #1
 8006946:	6878      	ldr	r0, [r7, #4]
 8006948:	f7ff ff12 	bl	8006770 <VL53L0X_CheckAndLoadInterruptSettings>
 800694c:	4603      	mov	r3, r0
 800694e:	75fb      	strb	r3, [r7, #23]

		Status = VL53L0X_WrByte(Dev,
 8006950:	2202      	movs	r2, #2
 8006952:	2100      	movs	r1, #0
 8006954:	6878      	ldr	r0, [r7, #4]
 8006956:	f003 fdb9 	bl	800a4cc <VL53L0X_WrByte>
 800695a:	4603      	mov	r3, r0
 800695c:	75fb      	strb	r3, [r7, #23]
		VL53L0X_REG_SYSRANGE_START,
		VL53L0X_REG_SYSRANGE_MODE_BACKTOBACK);
		if (Status == VL53L0X_ERROR_NONE) {
 800695e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8006962:	2b00      	cmp	r3, #0
 8006964:	d123      	bne.n	80069ae <VL53L0X_StartMeasurement+0x172>
			/* Set PAL State to Running */
			PALDevDataSet(Dev, PalState, VL53L0X_STATE_RUNNING);
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	2204      	movs	r2, #4
 800696a:	f883 2132 	strb.w	r2, [r3, #306]	; 0x132
		}
		break;
 800696e:	e01e      	b.n	80069ae <VL53L0X_StartMeasurement+0x172>
	case VL53L0X_DEVICEMODE_CONTINUOUS_TIMED_RANGING:
		/* Continuous mode */
		/* Check if need to apply interrupt settings */
		if (Status == VL53L0X_ERROR_NONE)
 8006970:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8006974:	2b00      	cmp	r3, #0
 8006976:	d105      	bne.n	8006984 <VL53L0X_StartMeasurement+0x148>
			Status = VL53L0X_CheckAndLoadInterruptSettings(Dev, 1);
 8006978:	2101      	movs	r1, #1
 800697a:	6878      	ldr	r0, [r7, #4]
 800697c:	f7ff fef8 	bl	8006770 <VL53L0X_CheckAndLoadInterruptSettings>
 8006980:	4603      	mov	r3, r0
 8006982:	75fb      	strb	r3, [r7, #23]

		Status = VL53L0X_WrByte(Dev,
 8006984:	2204      	movs	r2, #4
 8006986:	2100      	movs	r1, #0
 8006988:	6878      	ldr	r0, [r7, #4]
 800698a:	f003 fd9f 	bl	800a4cc <VL53L0X_WrByte>
 800698e:	4603      	mov	r3, r0
 8006990:	75fb      	strb	r3, [r7, #23]
		VL53L0X_REG_SYSRANGE_START,
		VL53L0X_REG_SYSRANGE_MODE_TIMED);

		if (Status == VL53L0X_ERROR_NONE) {
 8006992:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8006996:	2b00      	cmp	r3, #0
 8006998:	d10b      	bne.n	80069b2 <VL53L0X_StartMeasurement+0x176>
			/* Set PAL State to Running */
			PALDevDataSet(Dev, PalState, VL53L0X_STATE_RUNNING);
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	2204      	movs	r2, #4
 800699e:	f883 2132 	strb.w	r2, [r3, #306]	; 0x132
		}
		break;
 80069a2:	e006      	b.n	80069b2 <VL53L0X_StartMeasurement+0x176>
	default:
		/* Selected mode not supported */
		Status = VL53L0X_ERROR_MODE_NOT_SUPPORTED;
 80069a4:	23f8      	movs	r3, #248	; 0xf8
 80069a6:	75fb      	strb	r3, [r7, #23]
 80069a8:	e004      	b.n	80069b4 <VL53L0X_StartMeasurement+0x178>
		break;
 80069aa:	bf00      	nop
 80069ac:	e002      	b.n	80069b4 <VL53L0X_StartMeasurement+0x178>
		break;
 80069ae:	bf00      	nop
 80069b0:	e000      	b.n	80069b4 <VL53L0X_StartMeasurement+0x178>
		break;
 80069b2:	bf00      	nop
	}


	LOG_FUNCTION_END(Status);
	return Status;
 80069b4:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80069b8:	4618      	mov	r0, r3
 80069ba:	3718      	adds	r7, #24
 80069bc:	46bd      	mov	sp, r7
 80069be:	bd80      	pop	{r7, pc}

080069c0 <VL53L0X_GetMeasurementDataReady>:
	return Status;
}

VL53L0X_Error VL53L0X_GetMeasurementDataReady(VL53L0X_DEV Dev,
	uint8_t *pMeasurementDataReady)
{
 80069c0:	b580      	push	{r7, lr}
 80069c2:	b084      	sub	sp, #16
 80069c4:	af00      	add	r7, sp, #0
 80069c6:	6078      	str	r0, [r7, #4]
 80069c8:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80069ca:	2300      	movs	r3, #0
 80069cc:	73fb      	strb	r3, [r7, #15]
	uint8_t SysRangeStatusRegister;
	uint8_t InterruptConfig;
	uint32_t InterruptMask;
	LOG_FUNCTION_START("");

	InterruptConfig = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	f893 30da 	ldrb.w	r3, [r3, #218]	; 0xda
 80069d4:	73bb      	strb	r3, [r7, #14]
		Pin0GpioFunctionality);

	if (InterruptConfig ==
 80069d6:	7bbb      	ldrb	r3, [r7, #14]
 80069d8:	2b04      	cmp	r3, #4
 80069da:	d112      	bne.n	8006a02 <VL53L0X_GetMeasurementDataReady+0x42>
		VL53L0X_REG_SYSTEM_INTERRUPT_GPIO_NEW_SAMPLE_READY) {
		Status = VL53L0X_GetInterruptMaskStatus(Dev, &InterruptMask);
 80069dc:	f107 0308 	add.w	r3, r7, #8
 80069e0:	4619      	mov	r1, r3
 80069e2:	6878      	ldr	r0, [r7, #4]
 80069e4:	f000 fb2a 	bl	800703c <VL53L0X_GetInterruptMaskStatus>
 80069e8:	4603      	mov	r3, r0
 80069ea:	73fb      	strb	r3, [r7, #15]
		if (InterruptMask ==
 80069ec:	68bb      	ldr	r3, [r7, #8]
 80069ee:	2b04      	cmp	r3, #4
 80069f0:	d103      	bne.n	80069fa <VL53L0X_GetMeasurementDataReady+0x3a>
		VL53L0X_REG_SYSTEM_INTERRUPT_GPIO_NEW_SAMPLE_READY)
			*pMeasurementDataReady = 1;
 80069f2:	683b      	ldr	r3, [r7, #0]
 80069f4:	2201      	movs	r2, #1
 80069f6:	701a      	strb	r2, [r3, #0]
 80069f8:	e01c      	b.n	8006a34 <VL53L0X_GetMeasurementDataReady+0x74>
		else
			*pMeasurementDataReady = 0;
 80069fa:	683b      	ldr	r3, [r7, #0]
 80069fc:	2200      	movs	r2, #0
 80069fe:	701a      	strb	r2, [r3, #0]
 8006a00:	e018      	b.n	8006a34 <VL53L0X_GetMeasurementDataReady+0x74>
	} else {
		Status = VL53L0X_RdByte(Dev, VL53L0X_REG_RESULT_RANGE_STATUS,
 8006a02:	f107 030d 	add.w	r3, r7, #13
 8006a06:	461a      	mov	r2, r3
 8006a08:	2114      	movs	r1, #20
 8006a0a:	6878      	ldr	r0, [r7, #4]
 8006a0c:	f003 fde0 	bl	800a5d0 <VL53L0X_RdByte>
 8006a10:	4603      	mov	r3, r0
 8006a12:	73fb      	strb	r3, [r7, #15]
			&SysRangeStatusRegister);
		if (Status == VL53L0X_ERROR_NONE) {
 8006a14:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006a18:	2b00      	cmp	r3, #0
 8006a1a:	d10b      	bne.n	8006a34 <VL53L0X_GetMeasurementDataReady+0x74>
			if (SysRangeStatusRegister & 0x01)
 8006a1c:	7b7b      	ldrb	r3, [r7, #13]
 8006a1e:	f003 0301 	and.w	r3, r3, #1
 8006a22:	2b00      	cmp	r3, #0
 8006a24:	d003      	beq.n	8006a2e <VL53L0X_GetMeasurementDataReady+0x6e>
				*pMeasurementDataReady = 1;
 8006a26:	683b      	ldr	r3, [r7, #0]
 8006a28:	2201      	movs	r2, #1
 8006a2a:	701a      	strb	r2, [r3, #0]
 8006a2c:	e002      	b.n	8006a34 <VL53L0X_GetMeasurementDataReady+0x74>
			else
				*pMeasurementDataReady = 0;
 8006a2e:	683b      	ldr	r3, [r7, #0]
 8006a30:	2200      	movs	r2, #0
 8006a32:	701a      	strb	r2, [r3, #0]
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8006a34:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8006a38:	4618      	mov	r0, r3
 8006a3a:	3710      	adds	r7, #16
 8006a3c:	46bd      	mov	sp, r7
 8006a3e:	bd80      	pop	{r7, pc}

08006a40 <VL53L0X_WaitDeviceReadyForNewMeasurement>:

VL53L0X_Error VL53L0X_WaitDeviceReadyForNewMeasurement(VL53L0X_DEV Dev,
	uint32_t MaxLoop)
{
 8006a40:	b480      	push	{r7}
 8006a42:	b085      	sub	sp, #20
 8006a44:	af00      	add	r7, sp, #0
 8006a46:	6078      	str	r0, [r7, #4]
 8006a48:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NOT_IMPLEMENTED;
 8006a4a:	239d      	movs	r3, #157	; 0x9d
 8006a4c:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	/* not implemented for VL53L0X */

	LOG_FUNCTION_END(Status);
	return Status;
 8006a4e:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8006a52:	4618      	mov	r0, r3
 8006a54:	3714      	adds	r7, #20
 8006a56:	46bd      	mov	sp, r7
 8006a58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a5c:	4770      	bx	lr
	...

08006a60 <VL53L0X_GetRangingMeasurementData>:


VL53L0X_Error VL53L0X_GetRangingMeasurementData(VL53L0X_DEV Dev,
	VL53L0X_RangingMeasurementData_t *pRangingMeasurementData)
{
 8006a60:	b5b0      	push	{r4, r5, r7, lr}
 8006a62:	b096      	sub	sp, #88	; 0x58
 8006a64:	af02      	add	r7, sp, #8
 8006a66:	6078      	str	r0, [r7, #4]
 8006a68:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8006a6a:	2300      	movs	r3, #0
 8006a6c:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
	 * use multi read even if some registers are not useful, result will
	 * be more efficient
	 * start reading at 0x14 dec20
	 * end reading at 0x21 dec33 total 14 bytes to read
	 */
	Status = VL53L0X_ReadMulti(Dev, 0x14, localBuffer, 12);
 8006a70:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8006a74:	230c      	movs	r3, #12
 8006a76:	2114      	movs	r1, #20
 8006a78:	6878      	ldr	r0, [r7, #4]
 8006a7a:	f003 fcfb 	bl	800a474 <VL53L0X_ReadMulti>
 8006a7e:	4603      	mov	r3, r0
 8006a80:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f

	if (Status == VL53L0X_ERROR_NONE) {
 8006a84:	f997 304f 	ldrsb.w	r3, [r7, #79]	; 0x4f
 8006a88:	2b00      	cmp	r3, #0
 8006a8a:	f040 80d1 	bne.w	8006c30 <VL53L0X_GetRangingMeasurementData+0x1d0>

		pRangingMeasurementData->ZoneId = 0; /* Only one zone */
 8006a8e:	683b      	ldr	r3, [r7, #0]
 8006a90:	2200      	movs	r2, #0
 8006a92:	759a      	strb	r2, [r3, #22]
		pRangingMeasurementData->TimeStamp = 0; /* Not Implemented */
 8006a94:	683b      	ldr	r3, [r7, #0]
 8006a96:	2200      	movs	r2, #0
 8006a98:	601a      	str	r2, [r3, #0]

		tmpuint16 = VL53L0X_MAKEUINT16(localBuffer[11], localBuffer[10]);
 8006a9a:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 8006a9e:	b29b      	uxth	r3, r3
 8006aa0:	021b      	lsls	r3, r3, #8
 8006aa2:	b29a      	uxth	r2, r3
 8006aa4:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8006aa8:	b29b      	uxth	r3, r3
 8006aaa:	4413      	add	r3, r2
 8006aac:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
		/* cut1.1 if SYSTEM__RANGE_CONFIG if 1 range is 2bits fractional
		 *(format 11.2) else no fractional
		 */

		pRangingMeasurementData->MeasurementTimeUsec = 0;
 8006ab0:	683b      	ldr	r3, [r7, #0]
 8006ab2:	2200      	movs	r2, #0
 8006ab4:	605a      	str	r2, [r3, #4]

		SignalRate = VL53L0X_FIXPOINT97TOFIXPOINT1616(
 8006ab6:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8006aba:	b29b      	uxth	r3, r3
 8006abc:	021b      	lsls	r3, r3, #8
 8006abe:	b29a      	uxth	r2, r3
 8006ac0:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8006ac4:	b29b      	uxth	r3, r3
 8006ac6:	4413      	add	r3, r2
 8006ac8:	b29b      	uxth	r3, r3
 8006aca:	025b      	lsls	r3, r3, #9
 8006acc:	647b      	str	r3, [r7, #68]	; 0x44
			VL53L0X_MAKEUINT16(localBuffer[7], localBuffer[6]));
		/* peak_signal_count_rate_rtn_mcps */
		pRangingMeasurementData->SignalRateRtnMegaCps = SignalRate;
 8006ace:	683b      	ldr	r3, [r7, #0]
 8006ad0:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8006ad2:	60da      	str	r2, [r3, #12]

		AmbientRate = VL53L0X_MAKEUINT16(localBuffer[9], localBuffer[8]);
 8006ad4:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8006ad8:	b29b      	uxth	r3, r3
 8006ada:	021b      	lsls	r3, r3, #8
 8006adc:	b29a      	uxth	r2, r3
 8006ade:	f897 3031 	ldrb.w	r3, [r7, #49]	; 0x31
 8006ae2:	b29b      	uxth	r3, r3
 8006ae4:	4413      	add	r3, r2
 8006ae6:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
		pRangingMeasurementData->AmbientRateRtnMegaCps =
			VL53L0X_FIXPOINT97TOFIXPOINT1616(AmbientRate);
 8006aea:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8006aee:	025b      	lsls	r3, r3, #9
 8006af0:	461a      	mov	r2, r3
		pRangingMeasurementData->AmbientRateRtnMegaCps =
 8006af2:	683b      	ldr	r3, [r7, #0]
 8006af4:	611a      	str	r2, [r3, #16]

		EffectiveSpadRtnCount = VL53L0X_MAKEUINT16(localBuffer[3],
 8006af6:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
 8006afa:	b29b      	uxth	r3, r3
 8006afc:	021b      	lsls	r3, r3, #8
 8006afe:	b29a      	uxth	r2, r3
 8006b00:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8006b04:	b29b      	uxth	r3, r3
 8006b06:	4413      	add	r3, r2
 8006b08:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
			localBuffer[2]);
		/* EffectiveSpadRtnCount is 8.8 format */
		pRangingMeasurementData->EffectiveSpadRtnCount =
 8006b0c:	683b      	ldr	r3, [r7, #0]
 8006b0e:	f8b7 2040 	ldrh.w	r2, [r7, #64]	; 0x40
 8006b12:	829a      	strh	r2, [r3, #20]
			EffectiveSpadRtnCount;

		DeviceRangeStatus = localBuffer[0];
 8006b14:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8006b18:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f

		/* Get Linearity Corrective Gain */
		LinearityCorrectiveGain = PALDevDataGet(Dev,
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	f8b3 3152 	ldrh.w	r3, [r3, #338]	; 0x152
 8006b22:	87bb      	strh	r3, [r7, #60]	; 0x3c
			LinearityCorrectiveGain);

		/* Get ranging configuration */
		RangeFractionalEnable = PALDevDataGet(Dev,
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	f893 3131 	ldrb.w	r3, [r3, #305]	; 0x131
 8006b2a:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
			RangeFractionalEnable);

		if (LinearityCorrectiveGain != 1000) {
 8006b2e:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8006b30:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8006b34:	d046      	beq.n	8006bc4 <VL53L0X_GetRangingMeasurementData+0x164>

			tmpuint16 = (uint16_t)((LinearityCorrectiveGain
				* tmpuint16 + 500) / 1000);
 8006b36:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8006b38:	f8b7 204c 	ldrh.w	r2, [r7, #76]	; 0x4c
 8006b3c:	fb02 f303 	mul.w	r3, r2, r3
 8006b40:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 8006b44:	4a57      	ldr	r2, [pc, #348]	; (8006ca4 <VL53L0X_GetRangingMeasurementData+0x244>)
 8006b46:	fb82 1203 	smull	r1, r2, r2, r3
 8006b4a:	1192      	asrs	r2, r2, #6
 8006b4c:	17db      	asrs	r3, r3, #31
 8006b4e:	1ad3      	subs	r3, r2, r3
			tmpuint16 = (uint16_t)((LinearityCorrectiveGain
 8006b50:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c

			/* Implement Xtalk */
			VL53L0X_GETPARAMETERFIELD(Dev,
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	6a1b      	ldr	r3, [r3, #32]
 8006b58:	873b      	strh	r3, [r7, #56]	; 0x38
				XTalkCompensationRateMegaCps,
				XTalkCompensationRateMegaCps);
			VL53L0X_GETPARAMETERFIELD(Dev, XTalkCompensationEnable,
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	7f1b      	ldrb	r3, [r3, #28]
 8006b5e:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
				XTalkCompensationEnable);

			if (XTalkCompensationEnable) {
 8006b62:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8006b66:	2b00      	cmp	r3, #0
 8006b68:	d02c      	beq.n	8006bc4 <VL53L0X_GetRangingMeasurementData+0x164>

				if ((SignalRate
					- ((XTalkCompensationRateMegaCps
					* EffectiveSpadRtnCount) >> 8))
 8006b6a:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8006b6c:	f8b7 2040 	ldrh.w	r2, [r7, #64]	; 0x40
 8006b70:	fb02 f303 	mul.w	r3, r2, r3
 8006b74:	121a      	asrs	r2, r3, #8
					<= 0) {
 8006b76:	6c7b      	ldr	r3, [r7, #68]	; 0x44
				if ((SignalRate
 8006b78:	429a      	cmp	r2, r3
 8006b7a:	d10d      	bne.n	8006b98 <VL53L0X_GetRangingMeasurementData+0x138>
					if (RangeFractionalEnable)
 8006b7c:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 8006b80:	2b00      	cmp	r3, #0
 8006b82:	d004      	beq.n	8006b8e <VL53L0X_GetRangingMeasurementData+0x12e>
						XtalkRangeMilliMeter = 8888;
 8006b84:	f242 23b8 	movw	r3, #8888	; 0x22b8
 8006b88:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
 8006b8c:	e016      	b.n	8006bbc <VL53L0X_GetRangingMeasurementData+0x15c>
					else
						XtalkRangeMilliMeter = 8888
 8006b8e:	f648 23e0 	movw	r3, #35552	; 0x8ae0
 8006b92:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
 8006b96:	e011      	b.n	8006bbc <VL53L0X_GetRangingMeasurementData+0x15c>
							<< 2;
				} else {
					XtalkRangeMilliMeter =
					(tmpuint16 * SignalRate)
 8006b98:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 8006b9c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8006b9e:	fb02 f203 	mul.w	r2, r2, r3
						/ (SignalRate
						- ((XTalkCompensationRateMegaCps
						* EffectiveSpadRtnCount)
 8006ba2:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8006ba4:	f8b7 1040 	ldrh.w	r1, [r7, #64]	; 0x40
 8006ba8:	fb01 f303 	mul.w	r3, r1, r3
						>> 8));
 8006bac:	121b      	asrs	r3, r3, #8
 8006bae:	4619      	mov	r1, r3
						- ((XTalkCompensationRateMegaCps
 8006bb0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006bb2:	1a5b      	subs	r3, r3, r1
						/ (SignalRate
 8006bb4:	fbb2 f3f3 	udiv	r3, r2, r3
					XtalkRangeMilliMeter =
 8006bb8:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
				}

				tmpuint16 = XtalkRangeMilliMeter;
 8006bbc:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 8006bc0:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
			}

		}

		if (RangeFractionalEnable) {
 8006bc4:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 8006bc8:	2b00      	cmp	r3, #0
 8006bca:	d00d      	beq.n	8006be8 <VL53L0X_GetRangingMeasurementData+0x188>
			pRangingMeasurementData->RangeMilliMeter =
				(uint16_t)((tmpuint16) >> 2);
 8006bcc:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 8006bd0:	089b      	lsrs	r3, r3, #2
 8006bd2:	b29a      	uxth	r2, r3
			pRangingMeasurementData->RangeMilliMeter =
 8006bd4:	683b      	ldr	r3, [r7, #0]
 8006bd6:	811a      	strh	r2, [r3, #8]
			pRangingMeasurementData->RangeFractionalPart =
				(uint8_t)((tmpuint16 & 0x03) << 6);
 8006bd8:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 8006bdc:	b2db      	uxtb	r3, r3
 8006bde:	019b      	lsls	r3, r3, #6
 8006be0:	b2da      	uxtb	r2, r3
			pRangingMeasurementData->RangeFractionalPart =
 8006be2:	683b      	ldr	r3, [r7, #0]
 8006be4:	75da      	strb	r2, [r3, #23]
 8006be6:	e006      	b.n	8006bf6 <VL53L0X_GetRangingMeasurementData+0x196>
		} else {
			pRangingMeasurementData->RangeMilliMeter = tmpuint16;
 8006be8:	683b      	ldr	r3, [r7, #0]
 8006bea:	f8b7 204c 	ldrh.w	r2, [r7, #76]	; 0x4c
 8006bee:	811a      	strh	r2, [r3, #8]
			pRangingMeasurementData->RangeFractionalPart = 0;
 8006bf0:	683b      	ldr	r3, [r7, #0]
 8006bf2:	2200      	movs	r2, #0
 8006bf4:	75da      	strb	r2, [r3, #23]
		 * For a standard definition of RangeStatus, this should
		 * return 0 in case of good result after a ranging
		 * The range status depends on the device so call a device
		 * specific function to obtain the right Status.
		 */
		Status |= VL53L0X_get_pal_range_status(Dev, DeviceRangeStatus,
 8006bf6:	f8b7 2040 	ldrh.w	r2, [r7, #64]	; 0x40
 8006bfa:	f897 103f 	ldrb.w	r1, [r7, #63]	; 0x3f
 8006bfe:	f107 0336 	add.w	r3, r7, #54	; 0x36
 8006c02:	9301      	str	r3, [sp, #4]
 8006c04:	683b      	ldr	r3, [r7, #0]
 8006c06:	9300      	str	r3, [sp, #0]
 8006c08:	4613      	mov	r3, r2
 8006c0a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8006c0c:	6878      	ldr	r0, [r7, #4]
 8006c0e:	f003 f9e5 	bl	8009fdc <VL53L0X_get_pal_range_status>
 8006c12:	4603      	mov	r3, r0
 8006c14:	461a      	mov	r2, r3
 8006c16:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8006c1a:	4313      	orrs	r3, r2
 8006c1c:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
			SignalRate, EffectiveSpadRtnCount,
			pRangingMeasurementData, &PalRangeStatus);

		if (Status == VL53L0X_ERROR_NONE)
 8006c20:	f997 304f 	ldrsb.w	r3, [r7, #79]	; 0x4f
 8006c24:	2b00      	cmp	r3, #0
 8006c26:	d103      	bne.n	8006c30 <VL53L0X_GetRangingMeasurementData+0x1d0>
			pRangingMeasurementData->RangeStatus = PalRangeStatus;
 8006c28:	f897 2036 	ldrb.w	r2, [r7, #54]	; 0x36
 8006c2c:	683b      	ldr	r3, [r7, #0]
 8006c2e:	761a      	strb	r2, [r3, #24]

	}

	if (Status == VL53L0X_ERROR_NONE) {
 8006c30:	f997 304f 	ldrsb.w	r3, [r7, #79]	; 0x4f
 8006c34:	2b00      	cmp	r3, #0
 8006c36:	d12f      	bne.n	8006c98 <VL53L0X_GetRangingMeasurementData+0x238>
		/* Copy last read data into Dev buffer */
		LastRangeDataBuffer = PALDevDataGet(Dev, LastRangeMeasure);
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	f107 040c 	add.w	r4, r7, #12
 8006c3e:	f103 0550 	add.w	r5, r3, #80	; 0x50
 8006c42:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8006c44:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8006c46:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8006c4a:	e884 0007 	stmia.w	r4, {r0, r1, r2}

		LastRangeDataBuffer.RangeMilliMeter =
			pRangingMeasurementData->RangeMilliMeter;
 8006c4e:	683b      	ldr	r3, [r7, #0]
 8006c50:	891b      	ldrh	r3, [r3, #8]
		LastRangeDataBuffer.RangeMilliMeter =
 8006c52:	82bb      	strh	r3, [r7, #20]
		LastRangeDataBuffer.RangeFractionalPart =
			pRangingMeasurementData->RangeFractionalPart;
 8006c54:	683b      	ldr	r3, [r7, #0]
 8006c56:	7ddb      	ldrb	r3, [r3, #23]
		LastRangeDataBuffer.RangeFractionalPart =
 8006c58:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
		LastRangeDataBuffer.RangeDMaxMilliMeter =
			pRangingMeasurementData->RangeDMaxMilliMeter;
 8006c5c:	683b      	ldr	r3, [r7, #0]
 8006c5e:	895b      	ldrh	r3, [r3, #10]
		LastRangeDataBuffer.RangeDMaxMilliMeter =
 8006c60:	82fb      	strh	r3, [r7, #22]
		LastRangeDataBuffer.MeasurementTimeUsec =
			pRangingMeasurementData->MeasurementTimeUsec;
 8006c62:	683b      	ldr	r3, [r7, #0]
 8006c64:	685b      	ldr	r3, [r3, #4]
		LastRangeDataBuffer.MeasurementTimeUsec =
 8006c66:	613b      	str	r3, [r7, #16]
		LastRangeDataBuffer.SignalRateRtnMegaCps =
			pRangingMeasurementData->SignalRateRtnMegaCps;
 8006c68:	683b      	ldr	r3, [r7, #0]
 8006c6a:	68db      	ldr	r3, [r3, #12]
		LastRangeDataBuffer.SignalRateRtnMegaCps =
 8006c6c:	61bb      	str	r3, [r7, #24]
		LastRangeDataBuffer.AmbientRateRtnMegaCps =
			pRangingMeasurementData->AmbientRateRtnMegaCps;
 8006c6e:	683b      	ldr	r3, [r7, #0]
 8006c70:	691b      	ldr	r3, [r3, #16]
		LastRangeDataBuffer.AmbientRateRtnMegaCps =
 8006c72:	61fb      	str	r3, [r7, #28]
		LastRangeDataBuffer.EffectiveSpadRtnCount =
			pRangingMeasurementData->EffectiveSpadRtnCount;
 8006c74:	683b      	ldr	r3, [r7, #0]
 8006c76:	8a9b      	ldrh	r3, [r3, #20]
		LastRangeDataBuffer.EffectiveSpadRtnCount =
 8006c78:	843b      	strh	r3, [r7, #32]
		LastRangeDataBuffer.RangeStatus =
			pRangingMeasurementData->RangeStatus;
 8006c7a:	683b      	ldr	r3, [r7, #0]
 8006c7c:	7e1b      	ldrb	r3, [r3, #24]
		LastRangeDataBuffer.RangeStatus =
 8006c7e:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24

		PALDevDataSet(Dev, LastRangeMeasure, LastRangeDataBuffer);
 8006c82:	687b      	ldr	r3, [r7, #4]
 8006c84:	f103 0450 	add.w	r4, r3, #80	; 0x50
 8006c88:	f107 050c 	add.w	r5, r7, #12
 8006c8c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8006c8e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8006c90:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8006c94:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8006c98:	f997 304f 	ldrsb.w	r3, [r7, #79]	; 0x4f
}
 8006c9c:	4618      	mov	r0, r3
 8006c9e:	3750      	adds	r7, #80	; 0x50
 8006ca0:	46bd      	mov	sp, r7
 8006ca2:	bdb0      	pop	{r4, r5, r7, pc}
 8006ca4:	10624dd3 	.word	0x10624dd3

08006ca8 <VL53L0X_PerformSingleRangingMeasurement>:
	return Status;
}

VL53L0X_Error VL53L0X_PerformSingleRangingMeasurement(VL53L0X_DEV Dev,
	VL53L0X_RangingMeasurementData_t *pRangingMeasurementData)
{
 8006ca8:	b580      	push	{r7, lr}
 8006caa:	b084      	sub	sp, #16
 8006cac:	af00      	add	r7, sp, #0
 8006cae:	6078      	str	r0, [r7, #4]
 8006cb0:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8006cb2:	2300      	movs	r3, #0
 8006cb4:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_START("");

	/* This function will do a complete single ranging
	 * Here we fix the mode! */
	Status = VL53L0X_SetDeviceMode(Dev, VL53L0X_DEVICEMODE_SINGLE_RANGING);
 8006cb6:	2100      	movs	r1, #0
 8006cb8:	6878      	ldr	r0, [r7, #4]
 8006cba:	f7ff f8c1 	bl	8005e40 <VL53L0X_SetDeviceMode>
 8006cbe:	4603      	mov	r3, r0
 8006cc0:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE)
 8006cc2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006cc6:	2b00      	cmp	r3, #0
 8006cc8:	d104      	bne.n	8006cd4 <VL53L0X_PerformSingleRangingMeasurement+0x2c>
		Status = VL53L0X_PerformSingleMeasurement(Dev);
 8006cca:	6878      	ldr	r0, [r7, #4]
 8006ccc:	f7ff fd06 	bl	80066dc <VL53L0X_PerformSingleMeasurement>
 8006cd0:	4603      	mov	r3, r0
 8006cd2:	73fb      	strb	r3, [r7, #15]


	if (Status == VL53L0X_ERROR_NONE)
 8006cd4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006cd8:	2b00      	cmp	r3, #0
 8006cda:	d105      	bne.n	8006ce8 <VL53L0X_PerformSingleRangingMeasurement+0x40>
		Status = VL53L0X_GetRangingMeasurementData(Dev,
 8006cdc:	6839      	ldr	r1, [r7, #0]
 8006cde:	6878      	ldr	r0, [r7, #4]
 8006ce0:	f7ff febe 	bl	8006a60 <VL53L0X_GetRangingMeasurementData>
 8006ce4:	4603      	mov	r3, r0
 8006ce6:	73fb      	strb	r3, [r7, #15]
			pRangingMeasurementData);


	if (Status == VL53L0X_ERROR_NONE)
 8006ce8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006cec:	2b00      	cmp	r3, #0
 8006cee:	d105      	bne.n	8006cfc <VL53L0X_PerformSingleRangingMeasurement+0x54>
		Status = VL53L0X_ClearInterruptMask(Dev, 0);
 8006cf0:	2100      	movs	r1, #0
 8006cf2:	6878      	ldr	r0, [r7, #4]
 8006cf4:	f000 f962 	bl	8006fbc <VL53L0X_ClearInterruptMask>
 8006cf8:	4603      	mov	r3, r0
 8006cfa:	73fb      	strb	r3, [r7, #15]


	LOG_FUNCTION_END(Status);
	return Status;
 8006cfc:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8006d00:	4618      	mov	r0, r3
 8006d02:	3710      	adds	r7, #16
 8006d04:	46bd      	mov	sp, r7
 8006d06:	bd80      	pop	{r7, pc}

08006d08 <VL53L0X_SetGpioConfig>:
/* End Group PAL Measurement Functions */

VL53L0X_Error VL53L0X_SetGpioConfig(VL53L0X_DEV Dev, uint8_t Pin,
	VL53L0X_DeviceModes DeviceMode, VL53L0X_GpioFunctionality Functionality,
	VL53L0X_InterruptPolarity Polarity)
{
 8006d08:	b580      	push	{r7, lr}
 8006d0a:	b084      	sub	sp, #16
 8006d0c:	af00      	add	r7, sp, #0
 8006d0e:	6078      	str	r0, [r7, #4]
 8006d10:	4608      	mov	r0, r1
 8006d12:	4611      	mov	r1, r2
 8006d14:	461a      	mov	r2, r3
 8006d16:	4603      	mov	r3, r0
 8006d18:	70fb      	strb	r3, [r7, #3]
 8006d1a:	460b      	mov	r3, r1
 8006d1c:	70bb      	strb	r3, [r7, #2]
 8006d1e:	4613      	mov	r3, r2
 8006d20:	707b      	strb	r3, [r7, #1]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8006d22:	2300      	movs	r3, #0
 8006d24:	73fb      	strb	r3, [r7, #15]
	uint8_t data;

	LOG_FUNCTION_START("");

	if (Pin != 0) {
 8006d26:	78fb      	ldrb	r3, [r7, #3]
 8006d28:	2b00      	cmp	r3, #0
 8006d2a:	d002      	beq.n	8006d32 <VL53L0X_SetGpioConfig+0x2a>
		Status = VL53L0X_ERROR_GPIO_NOT_EXISTING;
 8006d2c:	23f6      	movs	r3, #246	; 0xf6
 8006d2e:	73fb      	strb	r3, [r7, #15]
 8006d30:	e107      	b.n	8006f42 <VL53L0X_SetGpioConfig+0x23a>
	} else if (DeviceMode == VL53L0X_DEVICEMODE_GPIO_DRIVE) {
 8006d32:	78bb      	ldrb	r3, [r7, #2]
 8006d34:	2b14      	cmp	r3, #20
 8006d36:	d110      	bne.n	8006d5a <VL53L0X_SetGpioConfig+0x52>
		if (Polarity == VL53L0X_INTERRUPTPOLARITY_LOW)
 8006d38:	7e3b      	ldrb	r3, [r7, #24]
 8006d3a:	2b00      	cmp	r3, #0
 8006d3c:	d102      	bne.n	8006d44 <VL53L0X_SetGpioConfig+0x3c>
			data = 0x10;
 8006d3e:	2310      	movs	r3, #16
 8006d40:	73bb      	strb	r3, [r7, #14]
 8006d42:	e001      	b.n	8006d48 <VL53L0X_SetGpioConfig+0x40>
		else
			data = 1;
 8006d44:	2301      	movs	r3, #1
 8006d46:	73bb      	strb	r3, [r7, #14]

		Status = VL53L0X_WrByte(Dev,
 8006d48:	7bbb      	ldrb	r3, [r7, #14]
 8006d4a:	461a      	mov	r2, r3
 8006d4c:	2184      	movs	r1, #132	; 0x84
 8006d4e:	6878      	ldr	r0, [r7, #4]
 8006d50:	f003 fbbc 	bl	800a4cc <VL53L0X_WrByte>
 8006d54:	4603      	mov	r3, r0
 8006d56:	73fb      	strb	r3, [r7, #15]
 8006d58:	e0f3      	b.n	8006f42 <VL53L0X_SetGpioConfig+0x23a>
		VL53L0X_REG_GPIO_HV_MUX_ACTIVE_HIGH, data);

	} else if (DeviceMode == VL53L0X_DEVICEMODE_GPIO_OSC) {
 8006d5a:	78bb      	ldrb	r3, [r7, #2]
 8006d5c:	2b15      	cmp	r3, #21
 8006d5e:	f040 8097 	bne.w	8006e90 <VL53L0X_SetGpioConfig+0x188>

		Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
 8006d62:	2201      	movs	r2, #1
 8006d64:	21ff      	movs	r1, #255	; 0xff
 8006d66:	6878      	ldr	r0, [r7, #4]
 8006d68:	f003 fbb0 	bl	800a4cc <VL53L0X_WrByte>
 8006d6c:	4603      	mov	r3, r0
 8006d6e:	461a      	mov	r2, r3
 8006d70:	7bfb      	ldrb	r3, [r7, #15]
 8006d72:	4313      	orrs	r3, r2
 8006d74:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 8006d76:	2200      	movs	r2, #0
 8006d78:	2100      	movs	r1, #0
 8006d7a:	6878      	ldr	r0, [r7, #4]
 8006d7c:	f003 fba6 	bl	800a4cc <VL53L0X_WrByte>
 8006d80:	4603      	mov	r3, r0
 8006d82:	461a      	mov	r2, r3
 8006d84:	7bfb      	ldrb	r3, [r7, #15]
 8006d86:	4313      	orrs	r3, r2
 8006d88:	73fb      	strb	r3, [r7, #15]

		Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
 8006d8a:	2200      	movs	r2, #0
 8006d8c:	21ff      	movs	r1, #255	; 0xff
 8006d8e:	6878      	ldr	r0, [r7, #4]
 8006d90:	f003 fb9c 	bl	800a4cc <VL53L0X_WrByte>
 8006d94:	4603      	mov	r3, r0
 8006d96:	461a      	mov	r2, r3
 8006d98:	7bfb      	ldrb	r3, [r7, #15]
 8006d9a:	4313      	orrs	r3, r2
 8006d9c:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0x80, 0x01);
 8006d9e:	2201      	movs	r2, #1
 8006da0:	2180      	movs	r1, #128	; 0x80
 8006da2:	6878      	ldr	r0, [r7, #4]
 8006da4:	f003 fb92 	bl	800a4cc <VL53L0X_WrByte>
 8006da8:	4603      	mov	r3, r0
 8006daa:	461a      	mov	r2, r3
 8006dac:	7bfb      	ldrb	r3, [r7, #15]
 8006dae:	4313      	orrs	r3, r2
 8006db0:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0x85, 0x02);
 8006db2:	2202      	movs	r2, #2
 8006db4:	2185      	movs	r1, #133	; 0x85
 8006db6:	6878      	ldr	r0, [r7, #4]
 8006db8:	f003 fb88 	bl	800a4cc <VL53L0X_WrByte>
 8006dbc:	4603      	mov	r3, r0
 8006dbe:	461a      	mov	r2, r3
 8006dc0:	7bfb      	ldrb	r3, [r7, #15]
 8006dc2:	4313      	orrs	r3, r2
 8006dc4:	73fb      	strb	r3, [r7, #15]

		Status |= VL53L0X_WrByte(Dev, 0xff, 0x04);
 8006dc6:	2204      	movs	r2, #4
 8006dc8:	21ff      	movs	r1, #255	; 0xff
 8006dca:	6878      	ldr	r0, [r7, #4]
 8006dcc:	f003 fb7e 	bl	800a4cc <VL53L0X_WrByte>
 8006dd0:	4603      	mov	r3, r0
 8006dd2:	461a      	mov	r2, r3
 8006dd4:	7bfb      	ldrb	r3, [r7, #15]
 8006dd6:	4313      	orrs	r3, r2
 8006dd8:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0xcd, 0x00);
 8006dda:	2200      	movs	r2, #0
 8006ddc:	21cd      	movs	r1, #205	; 0xcd
 8006dde:	6878      	ldr	r0, [r7, #4]
 8006de0:	f003 fb74 	bl	800a4cc <VL53L0X_WrByte>
 8006de4:	4603      	mov	r3, r0
 8006de6:	461a      	mov	r2, r3
 8006de8:	7bfb      	ldrb	r3, [r7, #15]
 8006dea:	4313      	orrs	r3, r2
 8006dec:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0xcc, 0x11);
 8006dee:	2211      	movs	r2, #17
 8006df0:	21cc      	movs	r1, #204	; 0xcc
 8006df2:	6878      	ldr	r0, [r7, #4]
 8006df4:	f003 fb6a 	bl	800a4cc <VL53L0X_WrByte>
 8006df8:	4603      	mov	r3, r0
 8006dfa:	461a      	mov	r2, r3
 8006dfc:	7bfb      	ldrb	r3, [r7, #15]
 8006dfe:	4313      	orrs	r3, r2
 8006e00:	73fb      	strb	r3, [r7, #15]

		Status |= VL53L0X_WrByte(Dev, 0xff, 0x07);
 8006e02:	2207      	movs	r2, #7
 8006e04:	21ff      	movs	r1, #255	; 0xff
 8006e06:	6878      	ldr	r0, [r7, #4]
 8006e08:	f003 fb60 	bl	800a4cc <VL53L0X_WrByte>
 8006e0c:	4603      	mov	r3, r0
 8006e0e:	461a      	mov	r2, r3
 8006e10:	7bfb      	ldrb	r3, [r7, #15]
 8006e12:	4313      	orrs	r3, r2
 8006e14:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0xbe, 0x00);
 8006e16:	2200      	movs	r2, #0
 8006e18:	21be      	movs	r1, #190	; 0xbe
 8006e1a:	6878      	ldr	r0, [r7, #4]
 8006e1c:	f003 fb56 	bl	800a4cc <VL53L0X_WrByte>
 8006e20:	4603      	mov	r3, r0
 8006e22:	461a      	mov	r2, r3
 8006e24:	7bfb      	ldrb	r3, [r7, #15]
 8006e26:	4313      	orrs	r3, r2
 8006e28:	73fb      	strb	r3, [r7, #15]

		Status |= VL53L0X_WrByte(Dev, 0xff, 0x06);
 8006e2a:	2206      	movs	r2, #6
 8006e2c:	21ff      	movs	r1, #255	; 0xff
 8006e2e:	6878      	ldr	r0, [r7, #4]
 8006e30:	f003 fb4c 	bl	800a4cc <VL53L0X_WrByte>
 8006e34:	4603      	mov	r3, r0
 8006e36:	461a      	mov	r2, r3
 8006e38:	7bfb      	ldrb	r3, [r7, #15]
 8006e3a:	4313      	orrs	r3, r2
 8006e3c:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0xcc, 0x09);
 8006e3e:	2209      	movs	r2, #9
 8006e40:	21cc      	movs	r1, #204	; 0xcc
 8006e42:	6878      	ldr	r0, [r7, #4]
 8006e44:	f003 fb42 	bl	800a4cc <VL53L0X_WrByte>
 8006e48:	4603      	mov	r3, r0
 8006e4a:	461a      	mov	r2, r3
 8006e4c:	7bfb      	ldrb	r3, [r7, #15]
 8006e4e:	4313      	orrs	r3, r2
 8006e50:	73fb      	strb	r3, [r7, #15]

		Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
 8006e52:	2200      	movs	r2, #0
 8006e54:	21ff      	movs	r1, #255	; 0xff
 8006e56:	6878      	ldr	r0, [r7, #4]
 8006e58:	f003 fb38 	bl	800a4cc <VL53L0X_WrByte>
 8006e5c:	4603      	mov	r3, r0
 8006e5e:	461a      	mov	r2, r3
 8006e60:	7bfb      	ldrb	r3, [r7, #15]
 8006e62:	4313      	orrs	r3, r2
 8006e64:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
 8006e66:	2201      	movs	r2, #1
 8006e68:	21ff      	movs	r1, #255	; 0xff
 8006e6a:	6878      	ldr	r0, [r7, #4]
 8006e6c:	f003 fb2e 	bl	800a4cc <VL53L0X_WrByte>
 8006e70:	4603      	mov	r3, r0
 8006e72:	461a      	mov	r2, r3
 8006e74:	7bfb      	ldrb	r3, [r7, #15]
 8006e76:	4313      	orrs	r3, r2
 8006e78:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 8006e7a:	2200      	movs	r2, #0
 8006e7c:	2100      	movs	r1, #0
 8006e7e:	6878      	ldr	r0, [r7, #4]
 8006e80:	f003 fb24 	bl	800a4cc <VL53L0X_WrByte>
 8006e84:	4603      	mov	r3, r0
 8006e86:	461a      	mov	r2, r3
 8006e88:	7bfb      	ldrb	r3, [r7, #15]
 8006e8a:	4313      	orrs	r3, r2
 8006e8c:	73fb      	strb	r3, [r7, #15]
 8006e8e:	e058      	b.n	8006f42 <VL53L0X_SetGpioConfig+0x23a>

	} else {

		if (Status == VL53L0X_ERROR_NONE) {
 8006e90:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006e94:	2b00      	cmp	r3, #0
 8006e96:	d121      	bne.n	8006edc <VL53L0X_SetGpioConfig+0x1d4>
			switch (Functionality) {
 8006e98:	787b      	ldrb	r3, [r7, #1]
 8006e9a:	2b04      	cmp	r3, #4
 8006e9c:	d81b      	bhi.n	8006ed6 <VL53L0X_SetGpioConfig+0x1ce>
 8006e9e:	a201      	add	r2, pc, #4	; (adr r2, 8006ea4 <VL53L0X_SetGpioConfig+0x19c>)
 8006ea0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006ea4:	08006eb9 	.word	0x08006eb9
 8006ea8:	08006ebf 	.word	0x08006ebf
 8006eac:	08006ec5 	.word	0x08006ec5
 8006eb0:	08006ecb 	.word	0x08006ecb
 8006eb4:	08006ed1 	.word	0x08006ed1
			case VL53L0X_GPIOFUNCTIONALITY_OFF:
				data = 0x00;
 8006eb8:	2300      	movs	r3, #0
 8006eba:	73bb      	strb	r3, [r7, #14]
				break;
 8006ebc:	e00f      	b.n	8006ede <VL53L0X_SetGpioConfig+0x1d6>
			case VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_LOW:
				data = 0x01;
 8006ebe:	2301      	movs	r3, #1
 8006ec0:	73bb      	strb	r3, [r7, #14]
				break;
 8006ec2:	e00c      	b.n	8006ede <VL53L0X_SetGpioConfig+0x1d6>
			case VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_HIGH:
				data = 0x02;
 8006ec4:	2302      	movs	r3, #2
 8006ec6:	73bb      	strb	r3, [r7, #14]
				break;
 8006ec8:	e009      	b.n	8006ede <VL53L0X_SetGpioConfig+0x1d6>
			case VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_OUT:
				data = 0x03;
 8006eca:	2303      	movs	r3, #3
 8006ecc:	73bb      	strb	r3, [r7, #14]
				break;
 8006ece:	e006      	b.n	8006ede <VL53L0X_SetGpioConfig+0x1d6>
			case VL53L0X_GPIOFUNCTIONALITY_NEW_MEASURE_READY:
				data = 0x04;
 8006ed0:	2304      	movs	r3, #4
 8006ed2:	73bb      	strb	r3, [r7, #14]
				break;
 8006ed4:	e003      	b.n	8006ede <VL53L0X_SetGpioConfig+0x1d6>
			default:
				Status =
 8006ed6:	23f5      	movs	r3, #245	; 0xf5
 8006ed8:	73fb      	strb	r3, [r7, #15]
 8006eda:	e000      	b.n	8006ede <VL53L0X_SetGpioConfig+0x1d6>
				VL53L0X_ERROR_GPIO_FUNCTIONALITY_NOT_SUPPORTED;
			}
		}
 8006edc:	bf00      	nop

		if (Status == VL53L0X_ERROR_NONE)
 8006ede:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006ee2:	2b00      	cmp	r3, #0
 8006ee4:	d107      	bne.n	8006ef6 <VL53L0X_SetGpioConfig+0x1ee>
			Status = VL53L0X_WrByte(Dev,
 8006ee6:	7bbb      	ldrb	r3, [r7, #14]
 8006ee8:	461a      	mov	r2, r3
 8006eea:	210a      	movs	r1, #10
 8006eec:	6878      	ldr	r0, [r7, #4]
 8006eee:	f003 faed 	bl	800a4cc <VL53L0X_WrByte>
 8006ef2:	4603      	mov	r3, r0
 8006ef4:	73fb      	strb	r3, [r7, #15]
			VL53L0X_REG_SYSTEM_INTERRUPT_CONFIG_GPIO, data);

		if (Status == VL53L0X_ERROR_NONE) {
 8006ef6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006efa:	2b00      	cmp	r3, #0
 8006efc:	d10f      	bne.n	8006f1e <VL53L0X_SetGpioConfig+0x216>
			if (Polarity == VL53L0X_INTERRUPTPOLARITY_LOW)
 8006efe:	7e3b      	ldrb	r3, [r7, #24]
 8006f00:	2b00      	cmp	r3, #0
 8006f02:	d102      	bne.n	8006f0a <VL53L0X_SetGpioConfig+0x202>
				data = 0;
 8006f04:	2300      	movs	r3, #0
 8006f06:	73bb      	strb	r3, [r7, #14]
 8006f08:	e001      	b.n	8006f0e <VL53L0X_SetGpioConfig+0x206>
			else
				data = (uint8_t)(1 << 4);
 8006f0a:	2310      	movs	r3, #16
 8006f0c:	73bb      	strb	r3, [r7, #14]

			Status = VL53L0X_UpdateByte(Dev,
 8006f0e:	7bbb      	ldrb	r3, [r7, #14]
 8006f10:	22ef      	movs	r2, #239	; 0xef
 8006f12:	2184      	movs	r1, #132	; 0x84
 8006f14:	6878      	ldr	r0, [r7, #4]
 8006f16:	f003 fb27 	bl	800a568 <VL53L0X_UpdateByte>
 8006f1a:	4603      	mov	r3, r0
 8006f1c:	73fb      	strb	r3, [r7, #15]
			VL53L0X_REG_GPIO_HV_MUX_ACTIVE_HIGH, 0xEF, data);
		}

		if (Status == VL53L0X_ERROR_NONE)
 8006f1e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006f22:	2b00      	cmp	r3, #0
 8006f24:	d103      	bne.n	8006f2e <VL53L0X_SetGpioConfig+0x226>
			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8006f26:	687b      	ldr	r3, [r7, #4]
 8006f28:	787a      	ldrb	r2, [r7, #1]
 8006f2a:	f883 20da 	strb.w	r2, [r3, #218]	; 0xda
				Pin0GpioFunctionality, Functionality);

		if (Status == VL53L0X_ERROR_NONE)
 8006f2e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006f32:	2b00      	cmp	r3, #0
 8006f34:	d105      	bne.n	8006f42 <VL53L0X_SetGpioConfig+0x23a>
			Status = VL53L0X_ClearInterruptMask(Dev, 0);
 8006f36:	2100      	movs	r1, #0
 8006f38:	6878      	ldr	r0, [r7, #4]
 8006f3a:	f000 f83f 	bl	8006fbc <VL53L0X_ClearInterruptMask>
 8006f3e:	4603      	mov	r3, r0
 8006f40:	73fb      	strb	r3, [r7, #15]

	}

	LOG_FUNCTION_END(Status);
	return Status;
 8006f42:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8006f46:	4618      	mov	r0, r3
 8006f48:	3710      	adds	r7, #16
 8006f4a:	46bd      	mov	sp, r7
 8006f4c:	bd80      	pop	{r7, pc}
 8006f4e:	bf00      	nop

08006f50 <VL53L0X_GetInterruptThresholds>:
}

VL53L0X_Error VL53L0X_GetInterruptThresholds(VL53L0X_DEV Dev,
	VL53L0X_DeviceModes DeviceMode, FixPoint1616_t *pThresholdLow,
	FixPoint1616_t *pThresholdHigh)
{
 8006f50:	b580      	push	{r7, lr}
 8006f52:	b086      	sub	sp, #24
 8006f54:	af00      	add	r7, sp, #0
 8006f56:	60f8      	str	r0, [r7, #12]
 8006f58:	607a      	str	r2, [r7, #4]
 8006f5a:	603b      	str	r3, [r7, #0]
 8006f5c:	460b      	mov	r3, r1
 8006f5e:	72fb      	strb	r3, [r7, #11]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8006f60:	2300      	movs	r3, #0
 8006f62:	75fb      	strb	r3, [r7, #23]
	uint16_t Threshold16;
	LOG_FUNCTION_START("");

	/* no dependency on DeviceMode for Ewok */

	Status = VL53L0X_RdWord(Dev, VL53L0X_REG_SYSTEM_THRESH_LOW, &Threshold16);
 8006f64:	f107 0314 	add.w	r3, r7, #20
 8006f68:	461a      	mov	r2, r3
 8006f6a:	210e      	movs	r1, #14
 8006f6c:	68f8      	ldr	r0, [r7, #12]
 8006f6e:	f003 fb59 	bl	800a624 <VL53L0X_RdWord>
 8006f72:	4603      	mov	r3, r0
 8006f74:	75fb      	strb	r3, [r7, #23]
	/* Need to multiply by 2 because the FW will apply a x2 */
	*pThresholdLow = (FixPoint1616_t)((0x00fff & Threshold16) << 17);
 8006f76:	8abb      	ldrh	r3, [r7, #20]
 8006f78:	045b      	lsls	r3, r3, #17
 8006f7a:	461a      	mov	r2, r3
 8006f7c:	4b0e      	ldr	r3, [pc, #56]	; (8006fb8 <VL53L0X_GetInterruptThresholds+0x68>)
 8006f7e:	4013      	ands	r3, r2
 8006f80:	687a      	ldr	r2, [r7, #4]
 8006f82:	6013      	str	r3, [r2, #0]

	if (Status == VL53L0X_ERROR_NONE) {
 8006f84:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8006f88:	2b00      	cmp	r3, #0
 8006f8a:	d10f      	bne.n	8006fac <VL53L0X_GetInterruptThresholds+0x5c>
		Status = VL53L0X_RdWord(Dev, VL53L0X_REG_SYSTEM_THRESH_HIGH,
 8006f8c:	f107 0314 	add.w	r3, r7, #20
 8006f90:	461a      	mov	r2, r3
 8006f92:	210c      	movs	r1, #12
 8006f94:	68f8      	ldr	r0, [r7, #12]
 8006f96:	f003 fb45 	bl	800a624 <VL53L0X_RdWord>
 8006f9a:	4603      	mov	r3, r0
 8006f9c:	75fb      	strb	r3, [r7, #23]
			&Threshold16);
		/* Need to multiply by 2 because the FW will apply a x2 */
		*pThresholdHigh =
			(FixPoint1616_t)((0x00fff & Threshold16) << 17);
 8006f9e:	8abb      	ldrh	r3, [r7, #20]
 8006fa0:	045b      	lsls	r3, r3, #17
 8006fa2:	461a      	mov	r2, r3
 8006fa4:	4b04      	ldr	r3, [pc, #16]	; (8006fb8 <VL53L0X_GetInterruptThresholds+0x68>)
 8006fa6:	4013      	ands	r3, r2
		*pThresholdHigh =
 8006fa8:	683a      	ldr	r2, [r7, #0]
 8006faa:	6013      	str	r3, [r2, #0]
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8006fac:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8006fb0:	4618      	mov	r0, r3
 8006fb2:	3718      	adds	r7, #24
 8006fb4:	46bd      	mov	sp, r7
 8006fb6:	bd80      	pop	{r7, pc}
 8006fb8:	1ffe0000 	.word	0x1ffe0000

08006fbc <VL53L0X_ClearInterruptMask>:
	return Status;
}

/* Group PAL Interrupt Functions */
VL53L0X_Error VL53L0X_ClearInterruptMask(VL53L0X_DEV Dev, uint32_t InterruptMask)
{
 8006fbc:	b580      	push	{r7, lr}
 8006fbe:	b084      	sub	sp, #16
 8006fc0:	af00      	add	r7, sp, #0
 8006fc2:	6078      	str	r0, [r7, #4]
 8006fc4:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8006fc6:	2300      	movs	r3, #0
 8006fc8:	73fb      	strb	r3, [r7, #15]
	uint8_t LoopCount;
	uint8_t Byte;
	LOG_FUNCTION_START("");

	/* clear bit 0 range interrupt, bit 1 error interrupt */
	LoopCount = 0;
 8006fca:	2300      	movs	r3, #0
 8006fcc:	73bb      	strb	r3, [r7, #14]
	do {
		Status = VL53L0X_WrByte(Dev,
 8006fce:	2201      	movs	r2, #1
 8006fd0:	210b      	movs	r1, #11
 8006fd2:	6878      	ldr	r0, [r7, #4]
 8006fd4:	f003 fa7a 	bl	800a4cc <VL53L0X_WrByte>
 8006fd8:	4603      	mov	r3, r0
 8006fda:	73fb      	strb	r3, [r7, #15]
			VL53L0X_REG_SYSTEM_INTERRUPT_CLEAR, 0x01);
		Status |= VL53L0X_WrByte(Dev,
 8006fdc:	2200      	movs	r2, #0
 8006fde:	210b      	movs	r1, #11
 8006fe0:	6878      	ldr	r0, [r7, #4]
 8006fe2:	f003 fa73 	bl	800a4cc <VL53L0X_WrByte>
 8006fe6:	4603      	mov	r3, r0
 8006fe8:	461a      	mov	r2, r3
 8006fea:	7bfb      	ldrb	r3, [r7, #15]
 8006fec:	4313      	orrs	r3, r2
 8006fee:	73fb      	strb	r3, [r7, #15]
			VL53L0X_REG_SYSTEM_INTERRUPT_CLEAR, 0x00);
		Status |= VL53L0X_RdByte(Dev,
 8006ff0:	f107 030d 	add.w	r3, r7, #13
 8006ff4:	461a      	mov	r2, r3
 8006ff6:	2113      	movs	r1, #19
 8006ff8:	6878      	ldr	r0, [r7, #4]
 8006ffa:	f003 fae9 	bl	800a5d0 <VL53L0X_RdByte>
 8006ffe:	4603      	mov	r3, r0
 8007000:	461a      	mov	r2, r3
 8007002:	7bfb      	ldrb	r3, [r7, #15]
 8007004:	4313      	orrs	r3, r2
 8007006:	73fb      	strb	r3, [r7, #15]
			VL53L0X_REG_RESULT_INTERRUPT_STATUS, &Byte);
		LoopCount++;
 8007008:	7bbb      	ldrb	r3, [r7, #14]
 800700a:	3301      	adds	r3, #1
 800700c:	73bb      	strb	r3, [r7, #14]
	} while (((Byte & 0x07) != 0x00)
 800700e:	7b7b      	ldrb	r3, [r7, #13]
 8007010:	f003 0307 	and.w	r3, r3, #7
			&& (LoopCount < 3)
			&& (Status == VL53L0X_ERROR_NONE));
 8007014:	2b00      	cmp	r3, #0
 8007016:	d006      	beq.n	8007026 <VL53L0X_ClearInterruptMask+0x6a>
			&& (LoopCount < 3)
 8007018:	7bbb      	ldrb	r3, [r7, #14]
 800701a:	2b02      	cmp	r3, #2
 800701c:	d803      	bhi.n	8007026 <VL53L0X_ClearInterruptMask+0x6a>
			&& (Status == VL53L0X_ERROR_NONE));
 800701e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007022:	2b00      	cmp	r3, #0
 8007024:	d0d3      	beq.n	8006fce <VL53L0X_ClearInterruptMask+0x12>


	if (LoopCount >= 3)
 8007026:	7bbb      	ldrb	r3, [r7, #14]
 8007028:	2b02      	cmp	r3, #2
 800702a:	d901      	bls.n	8007030 <VL53L0X_ClearInterruptMask+0x74>
		Status = VL53L0X_ERROR_INTERRUPT_NOT_CLEARED;
 800702c:	23f4      	movs	r3, #244	; 0xf4
 800702e:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_END(Status);
	return Status;
 8007030:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8007034:	4618      	mov	r0, r3
 8007036:	3710      	adds	r7, #16
 8007038:	46bd      	mov	sp, r7
 800703a:	bd80      	pop	{r7, pc}

0800703c <VL53L0X_GetInterruptMaskStatus>:

VL53L0X_Error VL53L0X_GetInterruptMaskStatus(VL53L0X_DEV Dev,
	uint32_t *pInterruptMaskStatus)
{
 800703c:	b580      	push	{r7, lr}
 800703e:	b084      	sub	sp, #16
 8007040:	af00      	add	r7, sp, #0
 8007042:	6078      	str	r0, [r7, #4]
 8007044:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8007046:	2300      	movs	r3, #0
 8007048:	73fb      	strb	r3, [r7, #15]
	uint8_t Byte;
	LOG_FUNCTION_START("");

	Status = VL53L0X_RdByte(Dev, VL53L0X_REG_RESULT_INTERRUPT_STATUS, &Byte);
 800704a:	f107 030e 	add.w	r3, r7, #14
 800704e:	461a      	mov	r2, r3
 8007050:	2113      	movs	r1, #19
 8007052:	6878      	ldr	r0, [r7, #4]
 8007054:	f003 fabc 	bl	800a5d0 <VL53L0X_RdByte>
 8007058:	4603      	mov	r3, r0
 800705a:	73fb      	strb	r3, [r7, #15]
	*pInterruptMaskStatus = Byte & 0x07;
 800705c:	7bbb      	ldrb	r3, [r7, #14]
 800705e:	f003 0207 	and.w	r2, r3, #7
 8007062:	683b      	ldr	r3, [r7, #0]
 8007064:	601a      	str	r2, [r3, #0]

	if (Byte & 0x18)
 8007066:	7bbb      	ldrb	r3, [r7, #14]
 8007068:	f003 0318 	and.w	r3, r3, #24
 800706c:	2b00      	cmp	r3, #0
 800706e:	d001      	beq.n	8007074 <VL53L0X_GetInterruptMaskStatus+0x38>
		Status = VL53L0X_ERROR_RANGE_ERROR;
 8007070:	23fa      	movs	r3, #250	; 0xfa
 8007072:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_END(Status);
	return Status;
 8007074:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8007078:	4618      	mov	r0, r3
 800707a:	3710      	adds	r7, #16
 800707c:	46bd      	mov	sp, r7
 800707e:	bd80      	pop	{r7, pc}

08007080 <VL53L0X_PerformRefSpadManagement>:
	return Status;
}

VL53L0X_Error VL53L0X_PerformRefSpadManagement(VL53L0X_DEV Dev,
	uint32_t *refSpadCount, uint8_t *isApertureSpads)
{
 8007080:	b580      	push	{r7, lr}
 8007082:	b086      	sub	sp, #24
 8007084:	af00      	add	r7, sp, #0
 8007086:	60f8      	str	r0, [r7, #12]
 8007088:	60b9      	str	r1, [r7, #8]
 800708a:	607a      	str	r2, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800708c:	2300      	movs	r3, #0
 800708e:	75fb      	strb	r3, [r7, #23]
	LOG_FUNCTION_START("");

	Status = VL53L0X_perform_ref_spad_management(Dev, refSpadCount,
 8007090:	687a      	ldr	r2, [r7, #4]
 8007092:	68b9      	ldr	r1, [r7, #8]
 8007094:	68f8      	ldr	r0, [r7, #12]
 8007096:	f000 fa03 	bl	80074a0 <VL53L0X_perform_ref_spad_management>
 800709a:	4603      	mov	r3, r0
 800709c:	75fb      	strb	r3, [r7, #23]
		isApertureSpads);

	LOG_FUNCTION_END(Status);

	return Status;
 800709e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80070a2:	4618      	mov	r0, r3
 80070a4:	3718      	adds	r7, #24
 80070a6:	46bd      	mov	sp, r7
 80070a8:	bd80      	pop	{r7, pc}

080070aa <VL53L0X_get_offset_calibration_data_micro_meter>:
	return Status;
}

VL53L0X_Error VL53L0X_get_offset_calibration_data_micro_meter(VL53L0X_DEV Dev,
		int32_t *pOffsetCalibrationDataMicroMeter)
{
 80070aa:	b580      	push	{r7, lr}
 80070ac:	b084      	sub	sp, #16
 80070ae:	af00      	add	r7, sp, #0
 80070b0:	6078      	str	r0, [r7, #4]
 80070b2:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80070b4:	2300      	movs	r3, #0
 80070b6:	73fb      	strb	r3, [r7, #15]
	uint16_t RangeOffsetRegister;
	int16_t cMaxOffset = 2047;
 80070b8:	f240 73ff 	movw	r3, #2047	; 0x7ff
 80070bc:	81bb      	strh	r3, [r7, #12]
	int16_t cOffsetRange = 4096;
 80070be:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80070c2:	817b      	strh	r3, [r7, #10]

	/* Note that offset has 10.2 format */

	Status = VL53L0X_RdWord(Dev,
 80070c4:	f107 0308 	add.w	r3, r7, #8
 80070c8:	461a      	mov	r2, r3
 80070ca:	2128      	movs	r1, #40	; 0x28
 80070cc:	6878      	ldr	r0, [r7, #4]
 80070ce:	f003 faa9 	bl	800a624 <VL53L0X_RdWord>
 80070d2:	4603      	mov	r3, r0
 80070d4:	73fb      	strb	r3, [r7, #15]
				VL53L0X_REG_ALGO_PART_TO_PART_RANGE_OFFSET_MM,
				&RangeOffsetRegister);

	if (Status == VL53L0X_ERROR_NONE) {
 80070d6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80070da:	2b00      	cmp	r3, #0
 80070dc:	d11e      	bne.n	800711c <VL53L0X_get_offset_calibration_data_micro_meter+0x72>
		RangeOffsetRegister = (RangeOffsetRegister & 0x0fff);
 80070de:	893b      	ldrh	r3, [r7, #8]
 80070e0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80070e4:	b29b      	uxth	r3, r3
 80070e6:	813b      	strh	r3, [r7, #8]

		/* Apply 12 bit 2's compliment conversion */
		if (RangeOffsetRegister > cMaxOffset)
 80070e8:	893b      	ldrh	r3, [r7, #8]
 80070ea:	461a      	mov	r2, r3
 80070ec:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 80070f0:	429a      	cmp	r2, r3
 80070f2:	dd0b      	ble.n	800710c <VL53L0X_get_offset_calibration_data_micro_meter+0x62>
			*pOffsetCalibrationDataMicroMeter =
				(int16_t)(RangeOffsetRegister - cOffsetRange)
 80070f4:	893a      	ldrh	r2, [r7, #8]
 80070f6:	897b      	ldrh	r3, [r7, #10]
 80070f8:	1ad3      	subs	r3, r2, r3
 80070fa:	b29b      	uxth	r3, r3
 80070fc:	b21b      	sxth	r3, r3
 80070fe:	461a      	mov	r2, r3
					* 250;
 8007100:	23fa      	movs	r3, #250	; 0xfa
 8007102:	fb03 f202 	mul.w	r2, r3, r2
			*pOffsetCalibrationDataMicroMeter =
 8007106:	683b      	ldr	r3, [r7, #0]
 8007108:	601a      	str	r2, [r3, #0]
 800710a:	e007      	b.n	800711c <VL53L0X_get_offset_calibration_data_micro_meter+0x72>
		else
			*pOffsetCalibrationDataMicroMeter =
				(int16_t)RangeOffsetRegister * 250;
 800710c:	893b      	ldrh	r3, [r7, #8]
 800710e:	b21b      	sxth	r3, r3
 8007110:	461a      	mov	r2, r3
 8007112:	23fa      	movs	r3, #250	; 0xfa
 8007114:	fb03 f202 	mul.w	r2, r3, r2
			*pOffsetCalibrationDataMicroMeter =
 8007118:	683b      	ldr	r3, [r7, #0]
 800711a:	601a      	str	r2, [r3, #0]

	}

	return Status;
 800711c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8007120:	4618      	mov	r0, r3
 8007122:	3710      	adds	r7, #16
 8007124:	46bd      	mov	sp, r7
 8007126:	bd80      	pop	{r7, pc}

08007128 <get_next_good_spad>:
	return Status;
}

void get_next_good_spad(uint8_t goodSpadArray[], uint32_t size,
			uint32_t curr, int32_t *next)
{
 8007128:	b480      	push	{r7}
 800712a:	b08b      	sub	sp, #44	; 0x2c
 800712c:	af00      	add	r7, sp, #0
 800712e:	60f8      	str	r0, [r7, #12]
 8007130:	60b9      	str	r1, [r7, #8]
 8007132:	607a      	str	r2, [r7, #4]
 8007134:	603b      	str	r3, [r7, #0]
	uint32_t startIndex;
	uint32_t fineOffset;
	uint32_t cSpadsPerByte = 8;
 8007136:	2308      	movs	r3, #8
 8007138:	61bb      	str	r3, [r7, #24]
	uint32_t coarseIndex;
	uint32_t fineIndex;
	uint8_t dataByte;
	uint8_t success = 0;
 800713a:	2300      	movs	r3, #0
 800713c:	77bb      	strb	r3, [r7, #30]
	 *
	 * The coarse index is the byte index of the array and the fine index is
	 * the index of the bit within each byte.
	 */

	*next = -1;
 800713e:	683b      	ldr	r3, [r7, #0]
 8007140:	f04f 32ff 	mov.w	r2, #4294967295
 8007144:	601a      	str	r2, [r3, #0]

	startIndex = curr / cSpadsPerByte;
 8007146:	687a      	ldr	r2, [r7, #4]
 8007148:	69bb      	ldr	r3, [r7, #24]
 800714a:	fbb2 f3f3 	udiv	r3, r2, r3
 800714e:	617b      	str	r3, [r7, #20]
	fineOffset = curr % cSpadsPerByte;
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	69ba      	ldr	r2, [r7, #24]
 8007154:	fbb3 f2f2 	udiv	r2, r3, r2
 8007158:	69b9      	ldr	r1, [r7, #24]
 800715a:	fb01 f202 	mul.w	r2, r1, r2
 800715e:	1a9b      	subs	r3, r3, r2
 8007160:	613b      	str	r3, [r7, #16]

	for (coarseIndex = startIndex; ((coarseIndex < size) && !success);
 8007162:	697b      	ldr	r3, [r7, #20]
 8007164:	627b      	str	r3, [r7, #36]	; 0x24
 8007166:	e030      	b.n	80071ca <get_next_good_spad+0xa2>
				coarseIndex++) {
		fineIndex = 0;
 8007168:	2300      	movs	r3, #0
 800716a:	623b      	str	r3, [r7, #32]
		dataByte = goodSpadArray[coarseIndex];
 800716c:	68fa      	ldr	r2, [r7, #12]
 800716e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007170:	4413      	add	r3, r2
 8007172:	781b      	ldrb	r3, [r3, #0]
 8007174:	77fb      	strb	r3, [r7, #31]

		if (coarseIndex == startIndex) {
 8007176:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007178:	697b      	ldr	r3, [r7, #20]
 800717a:	429a      	cmp	r2, r3
 800717c:	d11e      	bne.n	80071bc <get_next_good_spad+0x94>
			/* locate the bit position of the provided current
			 * spad bit before iterating */
			dataByte >>= fineOffset;
 800717e:	7ffa      	ldrb	r2, [r7, #31]
 8007180:	693b      	ldr	r3, [r7, #16]
 8007182:	fa42 f303 	asr.w	r3, r2, r3
 8007186:	77fb      	strb	r3, [r7, #31]
			fineIndex = fineOffset;
 8007188:	693b      	ldr	r3, [r7, #16]
 800718a:	623b      	str	r3, [r7, #32]
		}

		while (fineIndex < cSpadsPerByte) {
 800718c:	e016      	b.n	80071bc <get_next_good_spad+0x94>
			if ((dataByte & 0x1) == 1) {
 800718e:	7ffb      	ldrb	r3, [r7, #31]
 8007190:	f003 0301 	and.w	r3, r3, #1
 8007194:	2b00      	cmp	r3, #0
 8007196:	d00b      	beq.n	80071b0 <get_next_good_spad+0x88>
				success = 1;
 8007198:	2301      	movs	r3, #1
 800719a:	77bb      	strb	r3, [r7, #30]
				*next = coarseIndex * cSpadsPerByte + fineIndex;
 800719c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800719e:	69ba      	ldr	r2, [r7, #24]
 80071a0:	fb02 f203 	mul.w	r2, r2, r3
 80071a4:	6a3b      	ldr	r3, [r7, #32]
 80071a6:	4413      	add	r3, r2
 80071a8:	461a      	mov	r2, r3
 80071aa:	683b      	ldr	r3, [r7, #0]
 80071ac:	601a      	str	r2, [r3, #0]
				break;
 80071ae:	e009      	b.n	80071c4 <get_next_good_spad+0x9c>
			}
			dataByte >>= 1;
 80071b0:	7ffb      	ldrb	r3, [r7, #31]
 80071b2:	085b      	lsrs	r3, r3, #1
 80071b4:	77fb      	strb	r3, [r7, #31]
			fineIndex++;
 80071b6:	6a3b      	ldr	r3, [r7, #32]
 80071b8:	3301      	adds	r3, #1
 80071ba:	623b      	str	r3, [r7, #32]
		while (fineIndex < cSpadsPerByte) {
 80071bc:	6a3a      	ldr	r2, [r7, #32]
 80071be:	69bb      	ldr	r3, [r7, #24]
 80071c0:	429a      	cmp	r2, r3
 80071c2:	d3e4      	bcc.n	800718e <get_next_good_spad+0x66>
				coarseIndex++) {
 80071c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80071c6:	3301      	adds	r3, #1
 80071c8:	627b      	str	r3, [r7, #36]	; 0x24
	for (coarseIndex = startIndex; ((coarseIndex < size) && !success);
 80071ca:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80071cc:	68bb      	ldr	r3, [r7, #8]
 80071ce:	429a      	cmp	r2, r3
 80071d0:	d202      	bcs.n	80071d8 <get_next_good_spad+0xb0>
 80071d2:	7fbb      	ldrb	r3, [r7, #30]
 80071d4:	2b00      	cmp	r3, #0
 80071d6:	d0c7      	beq.n	8007168 <get_next_good_spad+0x40>
		}
	}
}
 80071d8:	bf00      	nop
 80071da:	372c      	adds	r7, #44	; 0x2c
 80071dc:	46bd      	mov	sp, r7
 80071de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071e2:	4770      	bx	lr

080071e4 <is_aperture>:


uint8_t is_aperture(uint32_t spadIndex)
{
 80071e4:	b480      	push	{r7}
 80071e6:	b085      	sub	sp, #20
 80071e8:	af00      	add	r7, sp, #0
 80071ea:	6078      	str	r0, [r7, #4]
	/*
	 * This function reports if a given spad index is an aperture SPAD by
	 * deriving the quadrant.
	 */
	uint32_t quadrant;
	uint8_t isAperture = 1;
 80071ec:	2301      	movs	r3, #1
 80071ee:	73fb      	strb	r3, [r7, #15]
	quadrant = spadIndex >> 6;
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	099b      	lsrs	r3, r3, #6
 80071f4:	60bb      	str	r3, [r7, #8]
	if (refArrayQuadrants[quadrant] == REF_ARRAY_SPAD_0)
 80071f6:	4a07      	ldr	r2, [pc, #28]	; (8007214 <is_aperture+0x30>)
 80071f8:	68bb      	ldr	r3, [r7, #8]
 80071fa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80071fe:	2b00      	cmp	r3, #0
 8007200:	d101      	bne.n	8007206 <is_aperture+0x22>
		isAperture = 0;
 8007202:	2300      	movs	r3, #0
 8007204:	73fb      	strb	r3, [r7, #15]

	return isAperture;
 8007206:	7bfb      	ldrb	r3, [r7, #15]
}
 8007208:	4618      	mov	r0, r3
 800720a:	3714      	adds	r7, #20
 800720c:	46bd      	mov	sp, r7
 800720e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007212:	4770      	bx	lr
 8007214:	200002b8 	.word	0x200002b8

08007218 <enable_spad_bit>:


VL53L0X_Error enable_spad_bit(uint8_t spadArray[], uint32_t size,
	uint32_t spadIndex)
{
 8007218:	b480      	push	{r7}
 800721a:	b089      	sub	sp, #36	; 0x24
 800721c:	af00      	add	r7, sp, #0
 800721e:	60f8      	str	r0, [r7, #12]
 8007220:	60b9      	str	r1, [r7, #8]
 8007222:	607a      	str	r2, [r7, #4]
	VL53L0X_Error status = VL53L0X_ERROR_NONE;
 8007224:	2300      	movs	r3, #0
 8007226:	77fb      	strb	r3, [r7, #31]
	uint32_t cSpadsPerByte = 8;
 8007228:	2308      	movs	r3, #8
 800722a:	61bb      	str	r3, [r7, #24]
	uint32_t coarseIndex;
	uint32_t fineIndex;

	coarseIndex = spadIndex / cSpadsPerByte;
 800722c:	687a      	ldr	r2, [r7, #4]
 800722e:	69bb      	ldr	r3, [r7, #24]
 8007230:	fbb2 f3f3 	udiv	r3, r2, r3
 8007234:	617b      	str	r3, [r7, #20]
	fineIndex = spadIndex % cSpadsPerByte;
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	69ba      	ldr	r2, [r7, #24]
 800723a:	fbb3 f2f2 	udiv	r2, r3, r2
 800723e:	69b9      	ldr	r1, [r7, #24]
 8007240:	fb01 f202 	mul.w	r2, r1, r2
 8007244:	1a9b      	subs	r3, r3, r2
 8007246:	613b      	str	r3, [r7, #16]
	if (coarseIndex >= size)
 8007248:	697a      	ldr	r2, [r7, #20]
 800724a:	68bb      	ldr	r3, [r7, #8]
 800724c:	429a      	cmp	r2, r3
 800724e:	d302      	bcc.n	8007256 <enable_spad_bit+0x3e>
		status = VL53L0X_ERROR_REF_SPAD_INIT;
 8007250:	23ce      	movs	r3, #206	; 0xce
 8007252:	77fb      	strb	r3, [r7, #31]
 8007254:	e010      	b.n	8007278 <enable_spad_bit+0x60>
	else
		spadArray[coarseIndex] |= (1 << fineIndex);
 8007256:	68fa      	ldr	r2, [r7, #12]
 8007258:	697b      	ldr	r3, [r7, #20]
 800725a:	4413      	add	r3, r2
 800725c:	781b      	ldrb	r3, [r3, #0]
 800725e:	b25a      	sxtb	r2, r3
 8007260:	2101      	movs	r1, #1
 8007262:	693b      	ldr	r3, [r7, #16]
 8007264:	fa01 f303 	lsl.w	r3, r1, r3
 8007268:	b25b      	sxtb	r3, r3
 800726a:	4313      	orrs	r3, r2
 800726c:	b259      	sxtb	r1, r3
 800726e:	68fa      	ldr	r2, [r7, #12]
 8007270:	697b      	ldr	r3, [r7, #20]
 8007272:	4413      	add	r3, r2
 8007274:	b2ca      	uxtb	r2, r1
 8007276:	701a      	strb	r2, [r3, #0]

	return status;
 8007278:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 800727c:	4618      	mov	r0, r3
 800727e:	3724      	adds	r7, #36	; 0x24
 8007280:	46bd      	mov	sp, r7
 8007282:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007286:	4770      	bx	lr

08007288 <set_ref_spad_map>:

	return status;
}

VL53L0X_Error set_ref_spad_map(VL53L0X_DEV Dev, uint8_t *refSpadArray)
{
 8007288:	b580      	push	{r7, lr}
 800728a:	b084      	sub	sp, #16
 800728c:	af00      	add	r7, sp, #0
 800728e:	6078      	str	r0, [r7, #4]
 8007290:	6039      	str	r1, [r7, #0]
	VL53L0X_Error status = VL53L0X_WriteMulti(Dev,
 8007292:	2306      	movs	r3, #6
 8007294:	683a      	ldr	r2, [r7, #0]
 8007296:	21b0      	movs	r1, #176	; 0xb0
 8007298:	6878      	ldr	r0, [r7, #4]
 800729a:	f003 f8bb 	bl	800a414 <VL53L0X_WriteMulti>
 800729e:	4603      	mov	r3, r0
 80072a0:	73fb      	strb	r3, [r7, #15]
				VL53L0X_REG_GLOBAL_CONFIG_SPAD_ENABLES_REF_0,
				refSpadArray, 6);
	return status;
 80072a2:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80072a6:	4618      	mov	r0, r3
 80072a8:	3710      	adds	r7, #16
 80072aa:	46bd      	mov	sp, r7
 80072ac:	bd80      	pop	{r7, pc}

080072ae <get_ref_spad_map>:

VL53L0X_Error get_ref_spad_map(VL53L0X_DEV Dev, uint8_t *refSpadArray)
{
 80072ae:	b580      	push	{r7, lr}
 80072b0:	b084      	sub	sp, #16
 80072b2:	af00      	add	r7, sp, #0
 80072b4:	6078      	str	r0, [r7, #4]
 80072b6:	6039      	str	r1, [r7, #0]
	VL53L0X_Error status = VL53L0X_ReadMulti(Dev,
 80072b8:	2306      	movs	r3, #6
 80072ba:	683a      	ldr	r2, [r7, #0]
 80072bc:	21b0      	movs	r1, #176	; 0xb0
 80072be:	6878      	ldr	r0, [r7, #4]
 80072c0:	f003 f8d8 	bl	800a474 <VL53L0X_ReadMulti>
 80072c4:	4603      	mov	r3, r0
 80072c6:	73fb      	strb	r3, [r7, #15]
				VL53L0X_REG_GLOBAL_CONFIG_SPAD_ENABLES_REF_0,
				refSpadArray,
				6);
	return status;
 80072c8:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80072cc:	4618      	mov	r0, r3
 80072ce:	3710      	adds	r7, #16
 80072d0:	46bd      	mov	sp, r7
 80072d2:	bd80      	pop	{r7, pc}

080072d4 <enable_ref_spads>:
				uint32_t size,
				uint32_t start,
				uint32_t offset,
				uint32_t spadCount,
				uint32_t *lastSpad)
{
 80072d4:	b580      	push	{r7, lr}
 80072d6:	b08c      	sub	sp, #48	; 0x30
 80072d8:	af00      	add	r7, sp, #0
 80072da:	60f8      	str	r0, [r7, #12]
 80072dc:	607a      	str	r2, [r7, #4]
 80072de:	603b      	str	r3, [r7, #0]
 80072e0:	460b      	mov	r3, r1
 80072e2:	72fb      	strb	r3, [r7, #11]
	VL53L0X_Error status = VL53L0X_ERROR_NONE;
 80072e4:	2300      	movs	r3, #0
 80072e6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	uint32_t index;
	uint32_t i;
	int32_t nextGoodSpad = offset;
 80072ea:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80072ec:	61fb      	str	r3, [r7, #28]
	 *
	 * This function applies to only aperture or only non-aperture spads.
	 * Checks are performed to ensure this.
	 */

	currentSpad = offset;
 80072ee:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80072f0:	623b      	str	r3, [r7, #32]
	for (index = 0; index < spadCount; index++) {
 80072f2:	2300      	movs	r3, #0
 80072f4:	62bb      	str	r3, [r7, #40]	; 0x28
 80072f6:	e02b      	b.n	8007350 <enable_ref_spads+0x7c>
		get_next_good_spad(goodSpadArray, size, currentSpad,
 80072f8:	f107 031c 	add.w	r3, r7, #28
 80072fc:	6a3a      	ldr	r2, [r7, #32]
 80072fe:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8007300:	6878      	ldr	r0, [r7, #4]
 8007302:	f7ff ff11 	bl	8007128 <get_next_good_spad>
			&nextGoodSpad);

		if (nextGoodSpad == -1) {
 8007306:	69fb      	ldr	r3, [r7, #28]
 8007308:	f1b3 3fff 	cmp.w	r3, #4294967295
 800730c:	d103      	bne.n	8007316 <enable_ref_spads+0x42>
			status = VL53L0X_ERROR_REF_SPAD_INIT;
 800730e:	23ce      	movs	r3, #206	; 0xce
 8007310:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			break;
 8007314:	e020      	b.n	8007358 <enable_ref_spads+0x84>
		}

		/* Confirm that the next good SPAD is non-aperture */
		if (is_aperture(start + nextGoodSpad) != apertureSpads) {
 8007316:	69fb      	ldr	r3, [r7, #28]
 8007318:	461a      	mov	r2, r3
 800731a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800731c:	4413      	add	r3, r2
 800731e:	4618      	mov	r0, r3
 8007320:	f7ff ff60 	bl	80071e4 <is_aperture>
 8007324:	4603      	mov	r3, r0
 8007326:	461a      	mov	r2, r3
 8007328:	7afb      	ldrb	r3, [r7, #11]
 800732a:	4293      	cmp	r3, r2
 800732c:	d003      	beq.n	8007336 <enable_ref_spads+0x62>
			/* if we can't get the required number of good aperture
			 * spads from the current quadrant then this is an error
			 */
			status = VL53L0X_ERROR_REF_SPAD_INIT;
 800732e:	23ce      	movs	r3, #206	; 0xce
 8007330:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			break;
 8007334:	e010      	b.n	8007358 <enable_ref_spads+0x84>
		}
		currentSpad = (uint32_t)nextGoodSpad;
 8007336:	69fb      	ldr	r3, [r7, #28]
 8007338:	623b      	str	r3, [r7, #32]
		enable_spad_bit(spadArray, size, currentSpad);
 800733a:	6a3a      	ldr	r2, [r7, #32]
 800733c:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800733e:	6838      	ldr	r0, [r7, #0]
 8007340:	f7ff ff6a 	bl	8007218 <enable_spad_bit>
		currentSpad++;
 8007344:	6a3b      	ldr	r3, [r7, #32]
 8007346:	3301      	adds	r3, #1
 8007348:	623b      	str	r3, [r7, #32]
	for (index = 0; index < spadCount; index++) {
 800734a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800734c:	3301      	adds	r3, #1
 800734e:	62bb      	str	r3, [r7, #40]	; 0x28
 8007350:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007352:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007354:	429a      	cmp	r2, r3
 8007356:	d3cf      	bcc.n	80072f8 <enable_ref_spads+0x24>
	}
	*lastSpad = currentSpad;
 8007358:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800735a:	6a3a      	ldr	r2, [r7, #32]
 800735c:	601a      	str	r2, [r3, #0]

	if (status == VL53L0X_ERROR_NONE)
 800735e:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8007362:	2b00      	cmp	r3, #0
 8007364:	d106      	bne.n	8007374 <enable_ref_spads+0xa0>
		status = set_ref_spad_map(Dev, spadArray);
 8007366:	6839      	ldr	r1, [r7, #0]
 8007368:	68f8      	ldr	r0, [r7, #12]
 800736a:	f7ff ff8d 	bl	8007288 <set_ref_spad_map>
 800736e:	4603      	mov	r3, r0
 8007370:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f


	if (status == VL53L0X_ERROR_NONE) {
 8007374:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8007378:	2b00      	cmp	r3, #0
 800737a:	d121      	bne.n	80073c0 <enable_ref_spads+0xec>
		status = get_ref_spad_map(Dev, checkSpadArray);
 800737c:	f107 0314 	add.w	r3, r7, #20
 8007380:	4619      	mov	r1, r3
 8007382:	68f8      	ldr	r0, [r7, #12]
 8007384:	f7ff ff93 	bl	80072ae <get_ref_spad_map>
 8007388:	4603      	mov	r3, r0
 800738a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

		i = 0;
 800738e:	2300      	movs	r3, #0
 8007390:	627b      	str	r3, [r7, #36]	; 0x24

		/* Compare spad maps. If not equal report error. */
		while (i < size) {
 8007392:	e011      	b.n	80073b8 <enable_ref_spads+0xe4>
			if (spadArray[i] != checkSpadArray[i]) {
 8007394:	683a      	ldr	r2, [r7, #0]
 8007396:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007398:	4413      	add	r3, r2
 800739a:	781a      	ldrb	r2, [r3, #0]
 800739c:	f107 0114 	add.w	r1, r7, #20
 80073a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80073a2:	440b      	add	r3, r1
 80073a4:	781b      	ldrb	r3, [r3, #0]
 80073a6:	429a      	cmp	r2, r3
 80073a8:	d003      	beq.n	80073b2 <enable_ref_spads+0xde>
				status = VL53L0X_ERROR_REF_SPAD_INIT;
 80073aa:	23ce      	movs	r3, #206	; 0xce
 80073ac:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				break;
 80073b0:	e006      	b.n	80073c0 <enable_ref_spads+0xec>
			}
			i++;
 80073b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80073b4:	3301      	adds	r3, #1
 80073b6:	627b      	str	r3, [r7, #36]	; 0x24
		while (i < size) {
 80073b8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80073ba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80073bc:	429a      	cmp	r2, r3
 80073be:	d3e9      	bcc.n	8007394 <enable_ref_spads+0xc0>
		}
	}
	return status;
 80073c0:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
}
 80073c4:	4618      	mov	r0, r3
 80073c6:	3730      	adds	r7, #48	; 0x30
 80073c8:	46bd      	mov	sp, r7
 80073ca:	bd80      	pop	{r7, pc}

080073cc <perform_ref_signal_measurement>:


VL53L0X_Error perform_ref_signal_measurement(VL53L0X_DEV Dev,
		uint16_t *refSignalRate)
{
 80073cc:	b580      	push	{r7, lr}
 80073ce:	b08a      	sub	sp, #40	; 0x28
 80073d0:	af00      	add	r7, sp, #0
 80073d2:	6078      	str	r0, [r7, #4]
 80073d4:	6039      	str	r1, [r7, #0]
	VL53L0X_Error status = VL53L0X_ERROR_NONE;
 80073d6:	2300      	movs	r3, #0
 80073d8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	VL53L0X_RangingMeasurementData_t rangingMeasurementData;

	uint8_t SequenceConfig = 0;
 80073dc:	2300      	movs	r3, #0
 80073de:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

	/* store the value of the sequence config,
	 * this will be reset before the end of the function
	 */

	SequenceConfig = PALDevDataGet(Dev, SequenceConfig);
 80073e2:	687b      	ldr	r3, [r7, #4]
 80073e4:	f893 3130 	ldrb.w	r3, [r3, #304]	; 0x130
 80073e8:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

	/*
	 * This function performs a reference signal rate measurement.
	 */
	if (status == VL53L0X_ERROR_NONE)
 80073ec:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 80073f0:	2b00      	cmp	r3, #0
 80073f2:	d107      	bne.n	8007404 <perform_ref_signal_measurement+0x38>
		status = VL53L0X_WrByte(Dev,
 80073f4:	22c0      	movs	r2, #192	; 0xc0
 80073f6:	2101      	movs	r1, #1
 80073f8:	6878      	ldr	r0, [r7, #4]
 80073fa:	f003 f867 	bl	800a4cc <VL53L0X_WrByte>
 80073fe:	4603      	mov	r3, r0
 8007400:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, 0xC0);

	if (status == VL53L0X_ERROR_NONE)
 8007404:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8007408:	2b00      	cmp	r3, #0
 800740a:	d108      	bne.n	800741e <perform_ref_signal_measurement+0x52>
		status = VL53L0X_PerformSingleRangingMeasurement(Dev,
 800740c:	f107 0308 	add.w	r3, r7, #8
 8007410:	4619      	mov	r1, r3
 8007412:	6878      	ldr	r0, [r7, #4]
 8007414:	f7ff fc48 	bl	8006ca8 <VL53L0X_PerformSingleRangingMeasurement>
 8007418:	4603      	mov	r3, r0
 800741a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				&rangingMeasurementData);

	if (status == VL53L0X_ERROR_NONE)
 800741e:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8007422:	2b00      	cmp	r3, #0
 8007424:	d107      	bne.n	8007436 <perform_ref_signal_measurement+0x6a>
		status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8007426:	2201      	movs	r2, #1
 8007428:	21ff      	movs	r1, #255	; 0xff
 800742a:	6878      	ldr	r0, [r7, #4]
 800742c:	f003 f84e 	bl	800a4cc <VL53L0X_WrByte>
 8007430:	4603      	mov	r3, r0
 8007432:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	if (status == VL53L0X_ERROR_NONE)
 8007436:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800743a:	2b00      	cmp	r3, #0
 800743c:	d107      	bne.n	800744e <perform_ref_signal_measurement+0x82>
		status = VL53L0X_RdWord(Dev,
 800743e:	683a      	ldr	r2, [r7, #0]
 8007440:	21b6      	movs	r1, #182	; 0xb6
 8007442:	6878      	ldr	r0, [r7, #4]
 8007444:	f003 f8ee 	bl	800a624 <VL53L0X_RdWord>
 8007448:	4603      	mov	r3, r0
 800744a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			VL53L0X_REG_RESULT_PEAK_SIGNAL_RATE_REF,
			refSignalRate);

	if (status == VL53L0X_ERROR_NONE)
 800744e:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8007452:	2b00      	cmp	r3, #0
 8007454:	d107      	bne.n	8007466 <perform_ref_signal_measurement+0x9a>
		status = VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8007456:	2200      	movs	r2, #0
 8007458:	21ff      	movs	r1, #255	; 0xff
 800745a:	6878      	ldr	r0, [r7, #4]
 800745c:	f003 f836 	bl	800a4cc <VL53L0X_WrByte>
 8007460:	4603      	mov	r3, r0
 8007462:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	if (status == VL53L0X_ERROR_NONE) {
 8007466:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800746a:	2b00      	cmp	r3, #0
 800746c:	d112      	bne.n	8007494 <perform_ref_signal_measurement+0xc8>
		/* restore the previous Sequence Config */
		status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 800746e:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8007472:	461a      	mov	r2, r3
 8007474:	2101      	movs	r1, #1
 8007476:	6878      	ldr	r0, [r7, #4]
 8007478:	f003 f828 	bl	800a4cc <VL53L0X_WrByte>
 800747c:	4603      	mov	r3, r0
 800747e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				SequenceConfig);
		if (status == VL53L0X_ERROR_NONE)
 8007482:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8007486:	2b00      	cmp	r3, #0
 8007488:	d104      	bne.n	8007494 <perform_ref_signal_measurement+0xc8>
			PALDevDataSet(Dev, SequenceConfig, SequenceConfig);
 800748a:	687b      	ldr	r3, [r7, #4]
 800748c:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 8007490:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130
	}

	return status;
 8007494:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 8007498:	4618      	mov	r0, r3
 800749a:	3728      	adds	r7, #40	; 0x28
 800749c:	46bd      	mov	sp, r7
 800749e:	bd80      	pop	{r7, pc}

080074a0 <VL53L0X_perform_ref_spad_management>:

VL53L0X_Error VL53L0X_perform_ref_spad_management(VL53L0X_DEV Dev,
				uint32_t *refSpadCount,
				uint8_t *isApertureSpads)
{
 80074a0:	b590      	push	{r4, r7, lr}
 80074a2:	b09d      	sub	sp, #116	; 0x74
 80074a4:	af06      	add	r7, sp, #24
 80074a6:	60f8      	str	r0, [r7, #12]
 80074a8:	60b9      	str	r1, [r7, #8]
 80074aa:	607a      	str	r2, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80074ac:	2300      	movs	r3, #0
 80074ae:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	uint8_t lastSpadArray[6];
	uint8_t startSelect = 0xB4;
 80074b2:	23b4      	movs	r3, #180	; 0xb4
 80074b4:	f887 303a 	strb.w	r3, [r7, #58]	; 0x3a
	uint32_t minimumSpadCount = 3;
 80074b8:	2303      	movs	r3, #3
 80074ba:	637b      	str	r3, [r7, #52]	; 0x34
	uint32_t maxSpadCount = 44;
 80074bc:	232c      	movs	r3, #44	; 0x2c
 80074be:	633b      	str	r3, [r7, #48]	; 0x30
	uint32_t currentSpadIndex = 0;
 80074c0:	2300      	movs	r3, #0
 80074c2:	653b      	str	r3, [r7, #80]	; 0x50
	uint32_t lastSpadIndex = 0;
 80074c4:	2300      	movs	r3, #0
 80074c6:	61bb      	str	r3, [r7, #24]
	int32_t nextGoodSpad = 0;
 80074c8:	2300      	movs	r3, #0
 80074ca:	617b      	str	r3, [r7, #20]
	uint16_t targetRefRate = 0x0A00; /* 20 MCPS in 9:7 format */
 80074cc:	f44f 6320 	mov.w	r3, #2560	; 0xa00
 80074d0:	85fb      	strh	r3, [r7, #46]	; 0x2e
	uint16_t peakSignalRateRef;
	uint32_t needAptSpads = 0;
 80074d2:	2300      	movs	r3, #0
 80074d4:	64fb      	str	r3, [r7, #76]	; 0x4c
	uint32_t index = 0;
 80074d6:	2300      	movs	r3, #0
 80074d8:	64bb      	str	r3, [r7, #72]	; 0x48
	uint32_t spadArraySize = 6;
 80074da:	2306      	movs	r3, #6
 80074dc:	62bb      	str	r3, [r7, #40]	; 0x28
	uint32_t signalRateDiff = 0;
 80074de:	2300      	movs	r3, #0
 80074e0:	627b      	str	r3, [r7, #36]	; 0x24
	uint32_t lastSignalRateDiff = 0;
 80074e2:	2300      	movs	r3, #0
 80074e4:	647b      	str	r3, [r7, #68]	; 0x44
	uint8_t complete = 0;
 80074e6:	2300      	movs	r3, #0
 80074e8:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
	uint8_t VhvSettings = 0;
 80074ec:	2300      	movs	r3, #0
 80074ee:	747b      	strb	r3, [r7, #17]
	uint8_t PhaseCal = 0;
 80074f0:	2300      	movs	r3, #0
 80074f2:	743b      	strb	r3, [r7, #16]
	uint32_t refSpadCount_int = 0;
 80074f4:	2300      	movs	r3, #0
 80074f6:	63fb      	str	r3, [r7, #60]	; 0x3c
	uint8_t	 isApertureSpads_int = 0;
 80074f8:	2300      	movs	r3, #0
 80074fa:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
	 * of the non-aperture quadrant and runs in to the adjacent aperture
	 * quadrant.
	 */


	targetRefRate = PALDevDataGet(Dev, targetRefRate);
 80074fe:	68fb      	ldr	r3, [r7, #12]
 8007500:	f8b3 313c 	ldrh.w	r3, [r3, #316]	; 0x13c
 8007504:	85fb      	strh	r3, [r7, #46]	; 0x2e
	 * This is a short term implementation. The good spad map will be
	 * provided as an input.
	 * Note that there are 6 bytes. Only the first 44 bits will be used to
	 * represent spads.
	 */
	for (index = 0; index < spadArraySize; index++)
 8007506:	2300      	movs	r3, #0
 8007508:	64bb      	str	r3, [r7, #72]	; 0x48
 800750a:	e009      	b.n	8007520 <VL53L0X_perform_ref_spad_management+0x80>
		Dev->Data.SpadData.RefSpadEnables[index] = 0;
 800750c:	68fa      	ldr	r2, [r7, #12]
 800750e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007510:	4413      	add	r3, r2
 8007512:	f503 7392 	add.w	r3, r3, #292	; 0x124
 8007516:	2200      	movs	r2, #0
 8007518:	701a      	strb	r2, [r3, #0]
	for (index = 0; index < spadArraySize; index++)
 800751a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800751c:	3301      	adds	r3, #1
 800751e:	64bb      	str	r3, [r7, #72]	; 0x48
 8007520:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007522:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007524:	429a      	cmp	r2, r3
 8007526:	d3f1      	bcc.n	800750c <VL53L0X_perform_ref_spad_management+0x6c>


	Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8007528:	2201      	movs	r2, #1
 800752a:	21ff      	movs	r1, #255	; 0xff
 800752c:	68f8      	ldr	r0, [r7, #12]
 800752e:	f002 ffcd 	bl	800a4cc <VL53L0X_WrByte>
 8007532:	4603      	mov	r3, r0
 8007534:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

	if (Status == VL53L0X_ERROR_NONE)
 8007538:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 800753c:	2b00      	cmp	r3, #0
 800753e:	d107      	bne.n	8007550 <VL53L0X_perform_ref_spad_management+0xb0>
		Status = VL53L0X_WrByte(Dev,
 8007540:	2200      	movs	r2, #0
 8007542:	214f      	movs	r1, #79	; 0x4f
 8007544:	68f8      	ldr	r0, [r7, #12]
 8007546:	f002 ffc1 	bl	800a4cc <VL53L0X_WrByte>
 800754a:	4603      	mov	r3, r0
 800754c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			VL53L0X_REG_DYNAMIC_SPAD_REF_EN_START_OFFSET, 0x00);

	if (Status == VL53L0X_ERROR_NONE)
 8007550:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8007554:	2b00      	cmp	r3, #0
 8007556:	d107      	bne.n	8007568 <VL53L0X_perform_ref_spad_management+0xc8>
		Status = VL53L0X_WrByte(Dev,
 8007558:	222c      	movs	r2, #44	; 0x2c
 800755a:	214e      	movs	r1, #78	; 0x4e
 800755c:	68f8      	ldr	r0, [r7, #12]
 800755e:	f002 ffb5 	bl	800a4cc <VL53L0X_WrByte>
 8007562:	4603      	mov	r3, r0
 8007564:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			VL53L0X_REG_DYNAMIC_SPAD_NUM_REQUESTED_REF_SPAD, 0x2C);

	if (Status == VL53L0X_ERROR_NONE)
 8007568:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 800756c:	2b00      	cmp	r3, #0
 800756e:	d107      	bne.n	8007580 <VL53L0X_perform_ref_spad_management+0xe0>
		Status = VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8007570:	2200      	movs	r2, #0
 8007572:	21ff      	movs	r1, #255	; 0xff
 8007574:	68f8      	ldr	r0, [r7, #12]
 8007576:	f002 ffa9 	bl	800a4cc <VL53L0X_WrByte>
 800757a:	4603      	mov	r3, r0
 800757c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

	if (Status == VL53L0X_ERROR_NONE)
 8007580:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8007584:	2b00      	cmp	r3, #0
 8007586:	d109      	bne.n	800759c <VL53L0X_perform_ref_spad_management+0xfc>
		Status = VL53L0X_WrByte(Dev,
 8007588:	f897 303a 	ldrb.w	r3, [r7, #58]	; 0x3a
 800758c:	461a      	mov	r2, r3
 800758e:	21b6      	movs	r1, #182	; 0xb6
 8007590:	68f8      	ldr	r0, [r7, #12]
 8007592:	f002 ff9b 	bl	800a4cc <VL53L0X_WrByte>
 8007596:	4603      	mov	r3, r0
 8007598:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			VL53L0X_REG_GLOBAL_CONFIG_REF_EN_START_SELECT,
			startSelect);


	if (Status == VL53L0X_ERROR_NONE)
 800759c:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 80075a0:	2b00      	cmp	r3, #0
 80075a2:	d107      	bne.n	80075b4 <VL53L0X_perform_ref_spad_management+0x114>
		Status = VL53L0X_WrByte(Dev,
 80075a4:	2200      	movs	r2, #0
 80075a6:	2180      	movs	r1, #128	; 0x80
 80075a8:	68f8      	ldr	r0, [r7, #12]
 80075aa:	f002 ff8f 	bl	800a4cc <VL53L0X_WrByte>
 80075ae:	4603      	mov	r3, r0
 80075b0:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
				VL53L0X_REG_POWER_MANAGEMENT_GO1_POWER_FORCE, 0);

	/* Perform ref calibration */
	if (Status == VL53L0X_ERROR_NONE)
 80075b4:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 80075b8:	2b00      	cmp	r3, #0
 80075ba:	d10a      	bne.n	80075d2 <VL53L0X_perform_ref_spad_management+0x132>
		Status = VL53L0X_perform_ref_calibration(Dev, &VhvSettings,
 80075bc:	f107 0210 	add.w	r2, r7, #16
 80075c0:	f107 0111 	add.w	r1, r7, #17
 80075c4:	2300      	movs	r3, #0
 80075c6:	68f8      	ldr	r0, [r7, #12]
 80075c8:	f000 fbbb 	bl	8007d42 <VL53L0X_perform_ref_calibration>
 80075cc:	4603      	mov	r3, r0
 80075ce:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			&PhaseCal, 0);

	if (Status == VL53L0X_ERROR_NONE) {
 80075d2:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 80075d6:	2b00      	cmp	r3, #0
 80075d8:	d121      	bne.n	800761e <VL53L0X_perform_ref_spad_management+0x17e>
		/* Enable Minimum NON-APERTURE Spads */
		currentSpadIndex = 0;
 80075da:	2300      	movs	r3, #0
 80075dc:	653b      	str	r3, [r7, #80]	; 0x50
		lastSpadIndex = currentSpadIndex;
 80075de:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80075e0:	61bb      	str	r3, [r7, #24]
		needAptSpads = 0;
 80075e2:	2300      	movs	r3, #0
 80075e4:	64fb      	str	r3, [r7, #76]	; 0x4c
		Status = enable_ref_spads(Dev,
 80075e6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80075e8:	b2d9      	uxtb	r1, r3
					needAptSpads,
					Dev->Data.SpadData.RefGoodSpadMap,
 80075ea:	68fb      	ldr	r3, [r7, #12]
 80075ec:	f503 7095 	add.w	r0, r3, #298	; 0x12a
					Dev->Data.SpadData.RefSpadEnables,
 80075f0:	68fb      	ldr	r3, [r7, #12]
 80075f2:	f503 7492 	add.w	r4, r3, #292	; 0x124
		Status = enable_ref_spads(Dev,
 80075f6:	f897 303a 	ldrb.w	r3, [r7, #58]	; 0x3a
 80075fa:	f107 0218 	add.w	r2, r7, #24
 80075fe:	9204      	str	r2, [sp, #16]
 8007600:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007602:	9203      	str	r2, [sp, #12]
 8007604:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8007606:	9202      	str	r2, [sp, #8]
 8007608:	9301      	str	r3, [sp, #4]
 800760a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800760c:	9300      	str	r3, [sp, #0]
 800760e:	4623      	mov	r3, r4
 8007610:	4602      	mov	r2, r0
 8007612:	68f8      	ldr	r0, [r7, #12]
 8007614:	f7ff fe5e 	bl	80072d4 <enable_ref_spads>
 8007618:	4603      	mov	r3, r0
 800761a:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
					currentSpadIndex,
					minimumSpadCount,
					&lastSpadIndex);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800761e:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8007622:	2b00      	cmp	r3, #0
 8007624:	d174      	bne.n	8007710 <VL53L0X_perform_ref_spad_management+0x270>
		currentSpadIndex = lastSpadIndex;
 8007626:	69bb      	ldr	r3, [r7, #24]
 8007628:	653b      	str	r3, [r7, #80]	; 0x50

		Status = perform_ref_signal_measurement(Dev,
 800762a:	f107 0312 	add.w	r3, r7, #18
 800762e:	4619      	mov	r1, r3
 8007630:	68f8      	ldr	r0, [r7, #12]
 8007632:	f7ff fecb 	bl	80073cc <perform_ref_signal_measurement>
 8007636:	4603      	mov	r3, r0
 8007638:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			&peakSignalRateRef);
		if ((Status == VL53L0X_ERROR_NONE) &&
 800763c:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8007640:	2b00      	cmp	r3, #0
 8007642:	d161      	bne.n	8007708 <VL53L0X_perform_ref_spad_management+0x268>
			(peakSignalRateRef > targetRefRate)) {
 8007644:	8a7b      	ldrh	r3, [r7, #18]
		if ((Status == VL53L0X_ERROR_NONE) &&
 8007646:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8007648:	429a      	cmp	r2, r3
 800764a:	d25d      	bcs.n	8007708 <VL53L0X_perform_ref_spad_management+0x268>
			/* Signal rate measurement too high,
			 * switch to APERTURE SPADs */

			for (index = 0; index < spadArraySize; index++)
 800764c:	2300      	movs	r3, #0
 800764e:	64bb      	str	r3, [r7, #72]	; 0x48
 8007650:	e009      	b.n	8007666 <VL53L0X_perform_ref_spad_management+0x1c6>
				Dev->Data.SpadData.RefSpadEnables[index] = 0;
 8007652:	68fa      	ldr	r2, [r7, #12]
 8007654:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007656:	4413      	add	r3, r2
 8007658:	f503 7392 	add.w	r3, r3, #292	; 0x124
 800765c:	2200      	movs	r2, #0
 800765e:	701a      	strb	r2, [r3, #0]
			for (index = 0; index < spadArraySize; index++)
 8007660:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007662:	3301      	adds	r3, #1
 8007664:	64bb      	str	r3, [r7, #72]	; 0x48
 8007666:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007668:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800766a:	429a      	cmp	r2, r3
 800766c:	d3f1      	bcc.n	8007652 <VL53L0X_perform_ref_spad_management+0x1b2>


			/* Increment to the first APERTURE spad */
			while ((is_aperture(startSelect + currentSpadIndex)
 800766e:	e002      	b.n	8007676 <VL53L0X_perform_ref_spad_management+0x1d6>
				== 0) && (currentSpadIndex < maxSpadCount)) {
				currentSpadIndex++;
 8007670:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007672:	3301      	adds	r3, #1
 8007674:	653b      	str	r3, [r7, #80]	; 0x50
			while ((is_aperture(startSelect + currentSpadIndex)
 8007676:	f897 203a 	ldrb.w	r2, [r7, #58]	; 0x3a
 800767a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800767c:	4413      	add	r3, r2
 800767e:	4618      	mov	r0, r3
 8007680:	f7ff fdb0 	bl	80071e4 <is_aperture>
 8007684:	4603      	mov	r3, r0
 8007686:	2b00      	cmp	r3, #0
 8007688:	d103      	bne.n	8007692 <VL53L0X_perform_ref_spad_management+0x1f2>
				== 0) && (currentSpadIndex < maxSpadCount)) {
 800768a:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800768c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800768e:	429a      	cmp	r2, r3
 8007690:	d3ee      	bcc.n	8007670 <VL53L0X_perform_ref_spad_management+0x1d0>
			}

			needAptSpads = 1;
 8007692:	2301      	movs	r3, #1
 8007694:	64fb      	str	r3, [r7, #76]	; 0x4c

			Status = enable_ref_spads(Dev,
 8007696:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007698:	b2d9      	uxtb	r1, r3
					needAptSpads,
					Dev->Data.SpadData.RefGoodSpadMap,
 800769a:	68fb      	ldr	r3, [r7, #12]
 800769c:	f503 7095 	add.w	r0, r3, #298	; 0x12a
					Dev->Data.SpadData.RefSpadEnables,
 80076a0:	68fb      	ldr	r3, [r7, #12]
 80076a2:	f503 7492 	add.w	r4, r3, #292	; 0x124
			Status = enable_ref_spads(Dev,
 80076a6:	f897 303a 	ldrb.w	r3, [r7, #58]	; 0x3a
 80076aa:	f107 0218 	add.w	r2, r7, #24
 80076ae:	9204      	str	r2, [sp, #16]
 80076b0:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80076b2:	9203      	str	r2, [sp, #12]
 80076b4:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80076b6:	9202      	str	r2, [sp, #8]
 80076b8:	9301      	str	r3, [sp, #4]
 80076ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80076bc:	9300      	str	r3, [sp, #0]
 80076be:	4623      	mov	r3, r4
 80076c0:	4602      	mov	r2, r0
 80076c2:	68f8      	ldr	r0, [r7, #12]
 80076c4:	f7ff fe06 	bl	80072d4 <enable_ref_spads>
 80076c8:	4603      	mov	r3, r0
 80076ca:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
					startSelect,
					currentSpadIndex,
					minimumSpadCount,
					&lastSpadIndex);

			if (Status == VL53L0X_ERROR_NONE) {
 80076ce:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 80076d2:	2b00      	cmp	r3, #0
 80076d4:	d11b      	bne.n	800770e <VL53L0X_perform_ref_spad_management+0x26e>
				currentSpadIndex = lastSpadIndex;
 80076d6:	69bb      	ldr	r3, [r7, #24]
 80076d8:	653b      	str	r3, [r7, #80]	; 0x50
				Status = perform_ref_signal_measurement(Dev,
 80076da:	f107 0312 	add.w	r3, r7, #18
 80076de:	4619      	mov	r1, r3
 80076e0:	68f8      	ldr	r0, [r7, #12]
 80076e2:	f7ff fe73 	bl	80073cc <perform_ref_signal_measurement>
 80076e6:	4603      	mov	r3, r0
 80076e8:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
						&peakSignalRateRef);

				if ((Status == VL53L0X_ERROR_NONE) &&
 80076ec:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 80076f0:	2b00      	cmp	r3, #0
 80076f2:	d10c      	bne.n	800770e <VL53L0X_perform_ref_spad_management+0x26e>
					(peakSignalRateRef > targetRefRate)) {
 80076f4:	8a7b      	ldrh	r3, [r7, #18]
				if ((Status == VL53L0X_ERROR_NONE) &&
 80076f6:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 80076f8:	429a      	cmp	r2, r3
 80076fa:	d208      	bcs.n	800770e <VL53L0X_perform_ref_spad_management+0x26e>
					 * setting the minimum number of
					 * APERTURE spads. Can do no more
					 * therefore set the min number of
					 * aperture spads as the result.
					 */
					isApertureSpads_int = 1;
 80076fc:	2301      	movs	r3, #1
 80076fe:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
					refSpadCount_int = minimumSpadCount;
 8007702:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007704:	63fb      	str	r3, [r7, #60]	; 0x3c
			if (Status == VL53L0X_ERROR_NONE) {
 8007706:	e002      	b.n	800770e <VL53L0X_perform_ref_spad_management+0x26e>
				}
			}
		} else {
			needAptSpads = 0;
 8007708:	2300      	movs	r3, #0
 800770a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800770c:	e000      	b.n	8007710 <VL53L0X_perform_ref_spad_management+0x270>
			if (Status == VL53L0X_ERROR_NONE) {
 800770e:	bf00      	nop
		}
	}

	if ((Status == VL53L0X_ERROR_NONE) &&
 8007710:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8007714:	2b00      	cmp	r3, #0
 8007716:	f040 80af 	bne.w	8007878 <VL53L0X_perform_ref_spad_management+0x3d8>
		(peakSignalRateRef < targetRefRate)) {
 800771a:	8a7b      	ldrh	r3, [r7, #18]
	if ((Status == VL53L0X_ERROR_NONE) &&
 800771c:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800771e:	429a      	cmp	r2, r3
 8007720:	f240 80aa 	bls.w	8007878 <VL53L0X_perform_ref_spad_management+0x3d8>
		/* At this point, the minimum number of either aperture
		 * or non-aperture spads have been set. Proceed to add
		 * spads and perform measurements until the target
		 * reference is reached.
		 */
		isApertureSpads_int = needAptSpads;
 8007724:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007726:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
		refSpadCount_int	= minimumSpadCount;
 800772a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800772c:	63fb      	str	r3, [r7, #60]	; 0x3c

		memcpy(lastSpadArray, Dev->Data.SpadData.RefSpadEnables,
 800772e:	68fb      	ldr	r3, [r7, #12]
 8007730:	f503 7192 	add.w	r1, r3, #292	; 0x124
 8007734:	f107 031c 	add.w	r3, r7, #28
 8007738:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800773a:	4618      	mov	r0, r3
 800773c:	f003 f820 	bl	800a780 <memcpy>
				spadArraySize);
		lastSignalRateDiff = abs(peakSignalRateRef -
 8007740:	8a7b      	ldrh	r3, [r7, #18]
 8007742:	461a      	mov	r2, r3
 8007744:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8007746:	1ad3      	subs	r3, r2, r3
 8007748:	2b00      	cmp	r3, #0
 800774a:	bfb8      	it	lt
 800774c:	425b      	neglt	r3, r3
 800774e:	647b      	str	r3, [r7, #68]	; 0x44
			targetRefRate);
		complete = 0;
 8007750:	2300      	movs	r3, #0
 8007752:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43

		while (!complete) {
 8007756:	e086      	b.n	8007866 <VL53L0X_perform_ref_spad_management+0x3c6>
			get_next_good_spad(
				Dev->Data.SpadData.RefGoodSpadMap,
 8007758:	68fb      	ldr	r3, [r7, #12]
 800775a:	f503 7095 	add.w	r0, r3, #298	; 0x12a
			get_next_good_spad(
 800775e:	f107 0314 	add.w	r3, r7, #20
 8007762:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8007764:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8007766:	f7ff fcdf 	bl	8007128 <get_next_good_spad>
				spadArraySize, currentSpadIndex,
				&nextGoodSpad);

			if (nextGoodSpad == -1) {
 800776a:	697b      	ldr	r3, [r7, #20]
 800776c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007770:	d103      	bne.n	800777a <VL53L0X_perform_ref_spad_management+0x2da>
				Status = VL53L0X_ERROR_REF_SPAD_INIT;
 8007772:	23ce      	movs	r3, #206	; 0xce
 8007774:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
				break;
 8007778:	e07e      	b.n	8007878 <VL53L0X_perform_ref_spad_management+0x3d8>
			}

			/* Cannot combine Aperture and Non-Aperture spads, so
			 * ensure the current spad is of the correct type.
			 */
			if (is_aperture((uint32_t)startSelect + nextGoodSpad) !=
 800777a:	f897 303a 	ldrb.w	r3, [r7, #58]	; 0x3a
 800777e:	697a      	ldr	r2, [r7, #20]
 8007780:	4413      	add	r3, r2
 8007782:	4618      	mov	r0, r3
 8007784:	f7ff fd2e 	bl	80071e4 <is_aperture>
 8007788:	4603      	mov	r3, r0
 800778a:	461a      	mov	r2, r3
 800778c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800778e:	4293      	cmp	r3, r2
 8007790:	d003      	beq.n	800779a <VL53L0X_perform_ref_spad_management+0x2fa>
					needAptSpads) {
				/* At this point we have enabled the maximum
				 * number of Aperture spads.
				 */
				complete = 1;
 8007792:	2301      	movs	r3, #1
 8007794:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
				break;
 8007798:	e06e      	b.n	8007878 <VL53L0X_perform_ref_spad_management+0x3d8>
			}

			(refSpadCount_int)++;
 800779a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800779c:	3301      	adds	r3, #1
 800779e:	63fb      	str	r3, [r7, #60]	; 0x3c

			currentSpadIndex = nextGoodSpad;
 80077a0:	697b      	ldr	r3, [r7, #20]
 80077a2:	653b      	str	r3, [r7, #80]	; 0x50
			Status = enable_spad_bit(
					Dev->Data.SpadData.RefSpadEnables,
 80077a4:	68fb      	ldr	r3, [r7, #12]
 80077a6:	f503 7392 	add.w	r3, r3, #292	; 0x124
			Status = enable_spad_bit(
 80077aa:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80077ac:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80077ae:	4618      	mov	r0, r3
 80077b0:	f7ff fd32 	bl	8007218 <enable_spad_bit>
 80077b4:	4603      	mov	r3, r0
 80077b6:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
					spadArraySize, currentSpadIndex);

			if (Status == VL53L0X_ERROR_NONE) {
 80077ba:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 80077be:	2b00      	cmp	r3, #0
 80077c0:	d10c      	bne.n	80077dc <VL53L0X_perform_ref_spad_management+0x33c>
				currentSpadIndex++;
 80077c2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80077c4:	3301      	adds	r3, #1
 80077c6:	653b      	str	r3, [r7, #80]	; 0x50
				/* Proceed to apply the additional spad and
				 * perform measurement. */
				Status = set_ref_spad_map(Dev,
					Dev->Data.SpadData.RefSpadEnables);
 80077c8:	68fb      	ldr	r3, [r7, #12]
 80077ca:	f503 7392 	add.w	r3, r3, #292	; 0x124
				Status = set_ref_spad_map(Dev,
 80077ce:	4619      	mov	r1, r3
 80077d0:	68f8      	ldr	r0, [r7, #12]
 80077d2:	f7ff fd59 	bl	8007288 <set_ref_spad_map>
 80077d6:	4603      	mov	r3, r0
 80077d8:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			}

			if (Status != VL53L0X_ERROR_NONE)
 80077dc:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 80077e0:	2b00      	cmp	r3, #0
 80077e2:	d146      	bne.n	8007872 <VL53L0X_perform_ref_spad_management+0x3d2>
				break;

			Status = perform_ref_signal_measurement(Dev,
 80077e4:	f107 0312 	add.w	r3, r7, #18
 80077e8:	4619      	mov	r1, r3
 80077ea:	68f8      	ldr	r0, [r7, #12]
 80077ec:	f7ff fdee 	bl	80073cc <perform_ref_signal_measurement>
 80077f0:	4603      	mov	r3, r0
 80077f2:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
					&peakSignalRateRef);

			if (Status != VL53L0X_ERROR_NONE)
 80077f6:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 80077fa:	2b00      	cmp	r3, #0
 80077fc:	d13b      	bne.n	8007876 <VL53L0X_perform_ref_spad_management+0x3d6>
				break;

			signalRateDiff = abs(peakSignalRateRef - targetRefRate);
 80077fe:	8a7b      	ldrh	r3, [r7, #18]
 8007800:	461a      	mov	r2, r3
 8007802:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8007804:	1ad3      	subs	r3, r2, r3
 8007806:	2b00      	cmp	r3, #0
 8007808:	bfb8      	it	lt
 800780a:	425b      	neglt	r3, r3
 800780c:	627b      	str	r3, [r7, #36]	; 0x24

			if (peakSignalRateRef > targetRefRate) {
 800780e:	8a7b      	ldrh	r3, [r7, #18]
 8007810:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8007812:	429a      	cmp	r2, r3
 8007814:	d21c      	bcs.n	8007850 <VL53L0X_perform_ref_spad_management+0x3b0>
				/* Select the spad map that provides the
				 * measurement closest to the target rate,
				 * either above or below it.
				 */
				if (signalRateDiff > lastSignalRateDiff) {
 8007816:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007818:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800781a:	429a      	cmp	r2, r3
 800781c:	d914      	bls.n	8007848 <VL53L0X_perform_ref_spad_management+0x3a8>
					/* Previous spad map produced a closer
					 * measurement, so choose this. */
					Status = set_ref_spad_map(Dev,
 800781e:	f107 031c 	add.w	r3, r7, #28
 8007822:	4619      	mov	r1, r3
 8007824:	68f8      	ldr	r0, [r7, #12]
 8007826:	f7ff fd2f 	bl	8007288 <set_ref_spad_map>
 800782a:	4603      	mov	r3, r0
 800782c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
							lastSpadArray);
					memcpy(
					Dev->Data.SpadData.RefSpadEnables,
 8007830:	68fb      	ldr	r3, [r7, #12]
 8007832:	f503 7392 	add.w	r3, r3, #292	; 0x124
					memcpy(
 8007836:	f107 011c 	add.w	r1, r7, #28
 800783a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800783c:	4618      	mov	r0, r3
 800783e:	f002 ff9f 	bl	800a780 <memcpy>
					lastSpadArray, spadArraySize);

					(refSpadCount_int)--;
 8007842:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007844:	3b01      	subs	r3, #1
 8007846:	63fb      	str	r3, [r7, #60]	; 0x3c
				}
				complete = 1;
 8007848:	2301      	movs	r3, #1
 800784a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800784e:	e00a      	b.n	8007866 <VL53L0X_perform_ref_spad_management+0x3c6>
			} else {
				/* Continue to add spads */
				lastSignalRateDiff = signalRateDiff;
 8007850:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007852:	647b      	str	r3, [r7, #68]	; 0x44
				memcpy(lastSpadArray,
					Dev->Data.SpadData.RefSpadEnables,
 8007854:	68fb      	ldr	r3, [r7, #12]
 8007856:	f503 7192 	add.w	r1, r3, #292	; 0x124
				memcpy(lastSpadArray,
 800785a:	f107 031c 	add.w	r3, r7, #28
 800785e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007860:	4618      	mov	r0, r3
 8007862:	f002 ff8d 	bl	800a780 <memcpy>
		while (!complete) {
 8007866:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 800786a:	2b00      	cmp	r3, #0
 800786c:	f43f af74 	beq.w	8007758 <VL53L0X_perform_ref_spad_management+0x2b8>
 8007870:	e002      	b.n	8007878 <VL53L0X_perform_ref_spad_management+0x3d8>
				break;
 8007872:	bf00      	nop
 8007874:	e000      	b.n	8007878 <VL53L0X_perform_ref_spad_management+0x3d8>
				break;
 8007876:	bf00      	nop
			}

		} /* while */
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8007878:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 800787c:	2b00      	cmp	r3, #0
 800787e:	d115      	bne.n	80078ac <VL53L0X_perform_ref_spad_management+0x40c>
		*refSpadCount = refSpadCount_int;
 8007880:	68bb      	ldr	r3, [r7, #8]
 8007882:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8007884:	601a      	str	r2, [r3, #0]
		*isApertureSpads = isApertureSpads_int;
 8007886:	687b      	ldr	r3, [r7, #4]
 8007888:	f897 203b 	ldrb.w	r2, [r7, #59]	; 0x3b
 800788c:	701a      	strb	r2, [r3, #0]

		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, RefSpadsInitialised, 1);
 800788e:	68fb      	ldr	r3, [r7, #12]
 8007890:	2201      	movs	r2, #1
 8007892:	f883 2115 	strb.w	r2, [r3, #277]	; 0x115
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8007896:	68bb      	ldr	r3, [r7, #8]
 8007898:	681b      	ldr	r3, [r3, #0]
 800789a:	b2da      	uxtb	r2, r3
 800789c:	68fb      	ldr	r3, [r7, #12]
 800789e:	f883 2113 	strb.w	r2, [r3, #275]	; 0x113
			ReferenceSpadCount, (uint8_t)(*refSpadCount));
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 80078a2:	687b      	ldr	r3, [r7, #4]
 80078a4:	781a      	ldrb	r2, [r3, #0]
 80078a6:	68fb      	ldr	r3, [r7, #12]
 80078a8:	f883 2114 	strb.w	r2, [r3, #276]	; 0x114
			ReferenceSpadType, *isApertureSpads);
	}

	return Status;
 80078ac:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
}
 80078b0:	4618      	mov	r0, r3
 80078b2:	375c      	adds	r7, #92	; 0x5c
 80078b4:	46bd      	mov	sp, r7
 80078b6:	bd90      	pop	{r4, r7, pc}

080078b8 <VL53L0X_set_reference_spads>:

VL53L0X_Error VL53L0X_set_reference_spads(VL53L0X_DEV Dev,
				 uint32_t count, uint8_t isApertureSpads)
{
 80078b8:	b590      	push	{r4, r7, lr}
 80078ba:	b093      	sub	sp, #76	; 0x4c
 80078bc:	af06      	add	r7, sp, #24
 80078be:	60f8      	str	r0, [r7, #12]
 80078c0:	60b9      	str	r1, [r7, #8]
 80078c2:	4613      	mov	r3, r2
 80078c4:	71fb      	strb	r3, [r7, #7]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80078c6:	2300      	movs	r3, #0
 80078c8:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	uint32_t currentSpadIndex = 0;
 80078cc:	2300      	movs	r3, #0
 80078ce:	62bb      	str	r3, [r7, #40]	; 0x28
	uint8_t startSelect = 0xB4;
 80078d0:	23b4      	movs	r3, #180	; 0xb4
 80078d2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
	uint32_t spadArraySize = 6;
 80078d6:	2306      	movs	r3, #6
 80078d8:	61fb      	str	r3, [r7, #28]
	uint32_t maxSpadCount = 44;
 80078da:	232c      	movs	r3, #44	; 0x2c
 80078dc:	61bb      	str	r3, [r7, #24]
	 * aperture or
	 * non-aperture, as requested.
	 * The good spad map will be applied.
	 */

	Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 80078de:	2201      	movs	r2, #1
 80078e0:	21ff      	movs	r1, #255	; 0xff
 80078e2:	68f8      	ldr	r0, [r7, #12]
 80078e4:	f002 fdf2 	bl	800a4cc <VL53L0X_WrByte>
 80078e8:	4603      	mov	r3, r0
 80078ea:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

	if (Status == VL53L0X_ERROR_NONE)
 80078ee:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 80078f2:	2b00      	cmp	r3, #0
 80078f4:	d107      	bne.n	8007906 <VL53L0X_set_reference_spads+0x4e>
		Status = VL53L0X_WrByte(Dev,
 80078f6:	2200      	movs	r2, #0
 80078f8:	214f      	movs	r1, #79	; 0x4f
 80078fa:	68f8      	ldr	r0, [r7, #12]
 80078fc:	f002 fde6 	bl	800a4cc <VL53L0X_WrByte>
 8007900:	4603      	mov	r3, r0
 8007902:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			VL53L0X_REG_DYNAMIC_SPAD_REF_EN_START_OFFSET, 0x00);

	if (Status == VL53L0X_ERROR_NONE)
 8007906:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800790a:	2b00      	cmp	r3, #0
 800790c:	d107      	bne.n	800791e <VL53L0X_set_reference_spads+0x66>
		Status = VL53L0X_WrByte(Dev,
 800790e:	222c      	movs	r2, #44	; 0x2c
 8007910:	214e      	movs	r1, #78	; 0x4e
 8007912:	68f8      	ldr	r0, [r7, #12]
 8007914:	f002 fdda 	bl	800a4cc <VL53L0X_WrByte>
 8007918:	4603      	mov	r3, r0
 800791a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			VL53L0X_REG_DYNAMIC_SPAD_NUM_REQUESTED_REF_SPAD, 0x2C);

	if (Status == VL53L0X_ERROR_NONE)
 800791e:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8007922:	2b00      	cmp	r3, #0
 8007924:	d107      	bne.n	8007936 <VL53L0X_set_reference_spads+0x7e>
		Status = VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8007926:	2200      	movs	r2, #0
 8007928:	21ff      	movs	r1, #255	; 0xff
 800792a:	68f8      	ldr	r0, [r7, #12]
 800792c:	f002 fdce 	bl	800a4cc <VL53L0X_WrByte>
 8007930:	4603      	mov	r3, r0
 8007932:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

	if (Status == VL53L0X_ERROR_NONE)
 8007936:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800793a:	2b00      	cmp	r3, #0
 800793c:	d109      	bne.n	8007952 <VL53L0X_set_reference_spads+0x9a>
		Status = VL53L0X_WrByte(Dev,
 800793e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8007942:	461a      	mov	r2, r3
 8007944:	21b6      	movs	r1, #182	; 0xb6
 8007946:	68f8      	ldr	r0, [r7, #12]
 8007948:	f002 fdc0 	bl	800a4cc <VL53L0X_WrByte>
 800794c:	4603      	mov	r3, r0
 800794e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			VL53L0X_REG_GLOBAL_CONFIG_REF_EN_START_SELECT,
			startSelect);

	for (index = 0; index < spadArraySize; index++)
 8007952:	2300      	movs	r3, #0
 8007954:	627b      	str	r3, [r7, #36]	; 0x24
 8007956:	e009      	b.n	800796c <VL53L0X_set_reference_spads+0xb4>
		Dev->Data.SpadData.RefSpadEnables[index] = 0;
 8007958:	68fa      	ldr	r2, [r7, #12]
 800795a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800795c:	4413      	add	r3, r2
 800795e:	f503 7392 	add.w	r3, r3, #292	; 0x124
 8007962:	2200      	movs	r2, #0
 8007964:	701a      	strb	r2, [r3, #0]
	for (index = 0; index < spadArraySize; index++)
 8007966:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007968:	3301      	adds	r3, #1
 800796a:	627b      	str	r3, [r7, #36]	; 0x24
 800796c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800796e:	69fb      	ldr	r3, [r7, #28]
 8007970:	429a      	cmp	r2, r3
 8007972:	d3f1      	bcc.n	8007958 <VL53L0X_set_reference_spads+0xa0>

	if (isApertureSpads) {
 8007974:	79fb      	ldrb	r3, [r7, #7]
 8007976:	2b00      	cmp	r3, #0
 8007978:	d011      	beq.n	800799e <VL53L0X_set_reference_spads+0xe6>
		/* Increment to the first APERTURE spad */
		while ((is_aperture(startSelect + currentSpadIndex) == 0) &&
 800797a:	e002      	b.n	8007982 <VL53L0X_set_reference_spads+0xca>
			  (currentSpadIndex < maxSpadCount)) {
			currentSpadIndex++;
 800797c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800797e:	3301      	adds	r3, #1
 8007980:	62bb      	str	r3, [r7, #40]	; 0x28
		while ((is_aperture(startSelect + currentSpadIndex) == 0) &&
 8007982:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 8007986:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007988:	4413      	add	r3, r2
 800798a:	4618      	mov	r0, r3
 800798c:	f7ff fc2a 	bl	80071e4 <is_aperture>
 8007990:	4603      	mov	r3, r0
 8007992:	2b00      	cmp	r3, #0
 8007994:	d103      	bne.n	800799e <VL53L0X_set_reference_spads+0xe6>
 8007996:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007998:	69bb      	ldr	r3, [r7, #24]
 800799a:	429a      	cmp	r2, r3
 800799c:	d3ee      	bcc.n	800797c <VL53L0X_set_reference_spads+0xc4>
		}
	}
	Status = enable_ref_spads(Dev,
				isApertureSpads,
				Dev->Data.SpadData.RefGoodSpadMap,
 800799e:	68fb      	ldr	r3, [r7, #12]
 80079a0:	f503 7095 	add.w	r0, r3, #298	; 0x12a
				Dev->Data.SpadData.RefSpadEnables,
 80079a4:	68fb      	ldr	r3, [r7, #12]
 80079a6:	f503 7492 	add.w	r4, r3, #292	; 0x124
	Status = enable_ref_spads(Dev,
 80079aa:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80079ae:	79f9      	ldrb	r1, [r7, #7]
 80079b0:	f107 0214 	add.w	r2, r7, #20
 80079b4:	9204      	str	r2, [sp, #16]
 80079b6:	68ba      	ldr	r2, [r7, #8]
 80079b8:	9203      	str	r2, [sp, #12]
 80079ba:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80079bc:	9202      	str	r2, [sp, #8]
 80079be:	9301      	str	r3, [sp, #4]
 80079c0:	69fb      	ldr	r3, [r7, #28]
 80079c2:	9300      	str	r3, [sp, #0]
 80079c4:	4623      	mov	r3, r4
 80079c6:	4602      	mov	r2, r0
 80079c8:	68f8      	ldr	r0, [r7, #12]
 80079ca:	f7ff fc83 	bl	80072d4 <enable_ref_spads>
 80079ce:	4603      	mov	r3, r0
 80079d0:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				startSelect,
				currentSpadIndex,
				count,
				&lastSpadIndex);

	if (Status == VL53L0X_ERROR_NONE) {
 80079d4:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 80079d8:	2b00      	cmp	r3, #0
 80079da:	d10c      	bne.n	80079f6 <VL53L0X_set_reference_spads+0x13e>
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, RefSpadsInitialised, 1);
 80079dc:	68fb      	ldr	r3, [r7, #12]
 80079de:	2201      	movs	r2, #1
 80079e0:	f883 2115 	strb.w	r2, [r3, #277]	; 0x115
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 80079e4:	68bb      	ldr	r3, [r7, #8]
 80079e6:	b2da      	uxtb	r2, r3
 80079e8:	68fb      	ldr	r3, [r7, #12]
 80079ea:	f883 2113 	strb.w	r2, [r3, #275]	; 0x113
			ReferenceSpadCount, (uint8_t)(count));
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 80079ee:	68fb      	ldr	r3, [r7, #12]
 80079f0:	79fa      	ldrb	r2, [r7, #7]
 80079f2:	f883 2114 	strb.w	r2, [r3, #276]	; 0x114
			ReferenceSpadType, isApertureSpads);
	}

	return Status;
 80079f6:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
}
 80079fa:	4618      	mov	r0, r3
 80079fc:	3734      	adds	r7, #52	; 0x34
 80079fe:	46bd      	mov	sp, r7
 8007a00:	bd90      	pop	{r4, r7, pc}

08007a02 <VL53L0X_perform_single_ref_calibration>:
}


VL53L0X_Error VL53L0X_perform_single_ref_calibration(VL53L0X_DEV Dev,
		uint8_t vhv_init_byte)
{
 8007a02:	b580      	push	{r7, lr}
 8007a04:	b084      	sub	sp, #16
 8007a06:	af00      	add	r7, sp, #0
 8007a08:	6078      	str	r0, [r7, #4]
 8007a0a:	460b      	mov	r3, r1
 8007a0c:	70fb      	strb	r3, [r7, #3]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8007a0e:	2300      	movs	r3, #0
 8007a10:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE)
 8007a12:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007a16:	2b00      	cmp	r3, #0
 8007a18:	d10a      	bne.n	8007a30 <VL53L0X_perform_single_ref_calibration+0x2e>
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSRANGE_START,
 8007a1a:	78fb      	ldrb	r3, [r7, #3]
 8007a1c:	f043 0301 	orr.w	r3, r3, #1
 8007a20:	b2db      	uxtb	r3, r3
 8007a22:	461a      	mov	r2, r3
 8007a24:	2100      	movs	r1, #0
 8007a26:	6878      	ldr	r0, [r7, #4]
 8007a28:	f002 fd50 	bl	800a4cc <VL53L0X_WrByte>
 8007a2c:	4603      	mov	r3, r0
 8007a2e:	73fb      	strb	r3, [r7, #15]
				VL53L0X_REG_SYSRANGE_MODE_START_STOP |
				vhv_init_byte);

	if (Status == VL53L0X_ERROR_NONE)
 8007a30:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007a34:	2b00      	cmp	r3, #0
 8007a36:	d104      	bne.n	8007a42 <VL53L0X_perform_single_ref_calibration+0x40>
		Status = VL53L0X_measurement_poll_for_completion(Dev);
 8007a38:	6878      	ldr	r0, [r7, #4]
 8007a3a:	f000 f9bf 	bl	8007dbc <VL53L0X_measurement_poll_for_completion>
 8007a3e:	4603      	mov	r3, r0
 8007a40:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE)
 8007a42:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007a46:	2b00      	cmp	r3, #0
 8007a48:	d105      	bne.n	8007a56 <VL53L0X_perform_single_ref_calibration+0x54>
		Status = VL53L0X_ClearInterruptMask(Dev, 0);
 8007a4a:	2100      	movs	r1, #0
 8007a4c:	6878      	ldr	r0, [r7, #4]
 8007a4e:	f7ff fab5 	bl	8006fbc <VL53L0X_ClearInterruptMask>
 8007a52:	4603      	mov	r3, r0
 8007a54:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE)
 8007a56:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007a5a:	2b00      	cmp	r3, #0
 8007a5c:	d106      	bne.n	8007a6c <VL53L0X_perform_single_ref_calibration+0x6a>
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSRANGE_START, 0x00);
 8007a5e:	2200      	movs	r2, #0
 8007a60:	2100      	movs	r1, #0
 8007a62:	6878      	ldr	r0, [r7, #4]
 8007a64:	f002 fd32 	bl	800a4cc <VL53L0X_WrByte>
 8007a68:	4603      	mov	r3, r0
 8007a6a:	73fb      	strb	r3, [r7, #15]

	return Status;
 8007a6c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8007a70:	4618      	mov	r0, r3
 8007a72:	3710      	adds	r7, #16
 8007a74:	46bd      	mov	sp, r7
 8007a76:	bd80      	pop	{r7, pc}

08007a78 <VL53L0X_ref_calibration_io>:

VL53L0X_Error VL53L0X_ref_calibration_io(VL53L0X_DEV Dev, uint8_t read_not_write,
	uint8_t VhvSettings, uint8_t PhaseCal,
	uint8_t *pVhvSettings, uint8_t *pPhaseCal,
	const uint8_t vhv_enable, const uint8_t phase_enable)
{
 8007a78:	b580      	push	{r7, lr}
 8007a7a:	b084      	sub	sp, #16
 8007a7c:	af00      	add	r7, sp, #0
 8007a7e:	6078      	str	r0, [r7, #4]
 8007a80:	4608      	mov	r0, r1
 8007a82:	4611      	mov	r1, r2
 8007a84:	461a      	mov	r2, r3
 8007a86:	4603      	mov	r3, r0
 8007a88:	70fb      	strb	r3, [r7, #3]
 8007a8a:	460b      	mov	r3, r1
 8007a8c:	70bb      	strb	r3, [r7, #2]
 8007a8e:	4613      	mov	r3, r2
 8007a90:	707b      	strb	r3, [r7, #1]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8007a92:	2300      	movs	r3, #0
 8007a94:	73fb      	strb	r3, [r7, #15]
	uint8_t PhaseCalint = 0;
 8007a96:	2300      	movs	r3, #0
 8007a98:	73bb      	strb	r3, [r7, #14]

	/* Read VHV from device */
	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8007a9a:	2201      	movs	r2, #1
 8007a9c:	21ff      	movs	r1, #255	; 0xff
 8007a9e:	6878      	ldr	r0, [r7, #4]
 8007aa0:	f002 fd14 	bl	800a4cc <VL53L0X_WrByte>
 8007aa4:	4603      	mov	r3, r0
 8007aa6:	461a      	mov	r2, r3
 8007aa8:	7bfb      	ldrb	r3, [r7, #15]
 8007aaa:	4313      	orrs	r3, r2
 8007aac:	73fb      	strb	r3, [r7, #15]
	Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 8007aae:	2200      	movs	r2, #0
 8007ab0:	2100      	movs	r1, #0
 8007ab2:	6878      	ldr	r0, [r7, #4]
 8007ab4:	f002 fd0a 	bl	800a4cc <VL53L0X_WrByte>
 8007ab8:	4603      	mov	r3, r0
 8007aba:	461a      	mov	r2, r3
 8007abc:	7bfb      	ldrb	r3, [r7, #15]
 8007abe:	4313      	orrs	r3, r2
 8007ac0:	73fb      	strb	r3, [r7, #15]
	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8007ac2:	2200      	movs	r2, #0
 8007ac4:	21ff      	movs	r1, #255	; 0xff
 8007ac6:	6878      	ldr	r0, [r7, #4]
 8007ac8:	f002 fd00 	bl	800a4cc <VL53L0X_WrByte>
 8007acc:	4603      	mov	r3, r0
 8007ace:	461a      	mov	r2, r3
 8007ad0:	7bfb      	ldrb	r3, [r7, #15]
 8007ad2:	4313      	orrs	r3, r2
 8007ad4:	73fb      	strb	r3, [r7, #15]

	if (read_not_write) {
 8007ad6:	78fb      	ldrb	r3, [r7, #3]
 8007ad8:	2b00      	cmp	r3, #0
 8007ada:	d01e      	beq.n	8007b1a <VL53L0X_ref_calibration_io+0xa2>
		if (vhv_enable)
 8007adc:	f897 3020 	ldrb.w	r3, [r7, #32]
 8007ae0:	2b00      	cmp	r3, #0
 8007ae2:	d009      	beq.n	8007af8 <VL53L0X_ref_calibration_io+0x80>
			Status |= VL53L0X_RdByte(Dev, 0xCB, pVhvSettings);
 8007ae4:	69ba      	ldr	r2, [r7, #24]
 8007ae6:	21cb      	movs	r1, #203	; 0xcb
 8007ae8:	6878      	ldr	r0, [r7, #4]
 8007aea:	f002 fd71 	bl	800a5d0 <VL53L0X_RdByte>
 8007aee:	4603      	mov	r3, r0
 8007af0:	461a      	mov	r2, r3
 8007af2:	7bfb      	ldrb	r3, [r7, #15]
 8007af4:	4313      	orrs	r3, r2
 8007af6:	73fb      	strb	r3, [r7, #15]
		if (phase_enable)
 8007af8:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8007afc:	2b00      	cmp	r3, #0
 8007afe:	d02a      	beq.n	8007b56 <VL53L0X_ref_calibration_io+0xde>
			Status |= VL53L0X_RdByte(Dev, 0xEE, &PhaseCalint);
 8007b00:	f107 030e 	add.w	r3, r7, #14
 8007b04:	461a      	mov	r2, r3
 8007b06:	21ee      	movs	r1, #238	; 0xee
 8007b08:	6878      	ldr	r0, [r7, #4]
 8007b0a:	f002 fd61 	bl	800a5d0 <VL53L0X_RdByte>
 8007b0e:	4603      	mov	r3, r0
 8007b10:	461a      	mov	r2, r3
 8007b12:	7bfb      	ldrb	r3, [r7, #15]
 8007b14:	4313      	orrs	r3, r2
 8007b16:	73fb      	strb	r3, [r7, #15]
 8007b18:	e01d      	b.n	8007b56 <VL53L0X_ref_calibration_io+0xde>
	} else {
		if (vhv_enable)
 8007b1a:	f897 3020 	ldrb.w	r3, [r7, #32]
 8007b1e:	2b00      	cmp	r3, #0
 8007b20:	d00a      	beq.n	8007b38 <VL53L0X_ref_calibration_io+0xc0>
			Status |= VL53L0X_WrByte(Dev, 0xCB, VhvSettings);
 8007b22:	78bb      	ldrb	r3, [r7, #2]
 8007b24:	461a      	mov	r2, r3
 8007b26:	21cb      	movs	r1, #203	; 0xcb
 8007b28:	6878      	ldr	r0, [r7, #4]
 8007b2a:	f002 fccf 	bl	800a4cc <VL53L0X_WrByte>
 8007b2e:	4603      	mov	r3, r0
 8007b30:	461a      	mov	r2, r3
 8007b32:	7bfb      	ldrb	r3, [r7, #15]
 8007b34:	4313      	orrs	r3, r2
 8007b36:	73fb      	strb	r3, [r7, #15]
		if (phase_enable)
 8007b38:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8007b3c:	2b00      	cmp	r3, #0
 8007b3e:	d00a      	beq.n	8007b56 <VL53L0X_ref_calibration_io+0xde>
			Status |= VL53L0X_UpdateByte(Dev, 0xEE, 0x80, PhaseCal);
 8007b40:	787b      	ldrb	r3, [r7, #1]
 8007b42:	2280      	movs	r2, #128	; 0x80
 8007b44:	21ee      	movs	r1, #238	; 0xee
 8007b46:	6878      	ldr	r0, [r7, #4]
 8007b48:	f002 fd0e 	bl	800a568 <VL53L0X_UpdateByte>
 8007b4c:	4603      	mov	r3, r0
 8007b4e:	461a      	mov	r2, r3
 8007b50:	7bfb      	ldrb	r3, [r7, #15]
 8007b52:	4313      	orrs	r3, r2
 8007b54:	73fb      	strb	r3, [r7, #15]
	}

	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8007b56:	2201      	movs	r2, #1
 8007b58:	21ff      	movs	r1, #255	; 0xff
 8007b5a:	6878      	ldr	r0, [r7, #4]
 8007b5c:	f002 fcb6 	bl	800a4cc <VL53L0X_WrByte>
 8007b60:	4603      	mov	r3, r0
 8007b62:	461a      	mov	r2, r3
 8007b64:	7bfb      	ldrb	r3, [r7, #15]
 8007b66:	4313      	orrs	r3, r2
 8007b68:	73fb      	strb	r3, [r7, #15]
	Status |= VL53L0X_WrByte(Dev, 0x00, 0x01);
 8007b6a:	2201      	movs	r2, #1
 8007b6c:	2100      	movs	r1, #0
 8007b6e:	6878      	ldr	r0, [r7, #4]
 8007b70:	f002 fcac 	bl	800a4cc <VL53L0X_WrByte>
 8007b74:	4603      	mov	r3, r0
 8007b76:	461a      	mov	r2, r3
 8007b78:	7bfb      	ldrb	r3, [r7, #15]
 8007b7a:	4313      	orrs	r3, r2
 8007b7c:	73fb      	strb	r3, [r7, #15]
	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8007b7e:	2200      	movs	r2, #0
 8007b80:	21ff      	movs	r1, #255	; 0xff
 8007b82:	6878      	ldr	r0, [r7, #4]
 8007b84:	f002 fca2 	bl	800a4cc <VL53L0X_WrByte>
 8007b88:	4603      	mov	r3, r0
 8007b8a:	461a      	mov	r2, r3
 8007b8c:	7bfb      	ldrb	r3, [r7, #15]
 8007b8e:	4313      	orrs	r3, r2
 8007b90:	73fb      	strb	r3, [r7, #15]

	*pPhaseCal = (uint8_t)(PhaseCalint&0xEF);
 8007b92:	7bbb      	ldrb	r3, [r7, #14]
 8007b94:	f023 0310 	bic.w	r3, r3, #16
 8007b98:	b2da      	uxtb	r2, r3
 8007b9a:	69fb      	ldr	r3, [r7, #28]
 8007b9c:	701a      	strb	r2, [r3, #0]

	return Status;
 8007b9e:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8007ba2:	4618      	mov	r0, r3
 8007ba4:	3710      	adds	r7, #16
 8007ba6:	46bd      	mov	sp, r7
 8007ba8:	bd80      	pop	{r7, pc}

08007baa <VL53L0X_perform_vhv_calibration>:


VL53L0X_Error VL53L0X_perform_vhv_calibration(VL53L0X_DEV Dev,
	uint8_t *pVhvSettings, const uint8_t get_data_enable,
	const uint8_t restore_config)
{
 8007baa:	b580      	push	{r7, lr}
 8007bac:	b08a      	sub	sp, #40	; 0x28
 8007bae:	af04      	add	r7, sp, #16
 8007bb0:	60f8      	str	r0, [r7, #12]
 8007bb2:	60b9      	str	r1, [r7, #8]
 8007bb4:	4611      	mov	r1, r2
 8007bb6:	461a      	mov	r2, r3
 8007bb8:	460b      	mov	r3, r1
 8007bba:	71fb      	strb	r3, [r7, #7]
 8007bbc:	4613      	mov	r3, r2
 8007bbe:	71bb      	strb	r3, [r7, #6]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8007bc0:	2300      	movs	r3, #0
 8007bc2:	75fb      	strb	r3, [r7, #23]
	uint8_t SequenceConfig = 0;
 8007bc4:	2300      	movs	r3, #0
 8007bc6:	75bb      	strb	r3, [r7, #22]
	uint8_t VhvSettings = 0;
 8007bc8:	2300      	movs	r3, #0
 8007bca:	757b      	strb	r3, [r7, #21]
	uint8_t PhaseCal = 0;
 8007bcc:	2300      	movs	r3, #0
 8007bce:	753b      	strb	r3, [r7, #20]
	uint8_t PhaseCalInt = 0;
 8007bd0:	2300      	movs	r3, #0
 8007bd2:	74fb      	strb	r3, [r7, #19]

	/* store the value of the sequence config,
	 * this will be reset before the end of the function
	 */

	if (restore_config)
 8007bd4:	79bb      	ldrb	r3, [r7, #6]
 8007bd6:	2b00      	cmp	r3, #0
 8007bd8:	d003      	beq.n	8007be2 <VL53L0X_perform_vhv_calibration+0x38>
		SequenceConfig = PALDevDataGet(Dev, SequenceConfig);
 8007bda:	68fb      	ldr	r3, [r7, #12]
 8007bdc:	f893 3130 	ldrb.w	r3, [r3, #304]	; 0x130
 8007be0:	75bb      	strb	r3, [r7, #22]

	/* Run VHV */
	Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, 0x01);
 8007be2:	2201      	movs	r2, #1
 8007be4:	2101      	movs	r1, #1
 8007be6:	68f8      	ldr	r0, [r7, #12]
 8007be8:	f002 fc70 	bl	800a4cc <VL53L0X_WrByte>
 8007bec:	4603      	mov	r3, r0
 8007bee:	75fb      	strb	r3, [r7, #23]

	if (Status == VL53L0X_ERROR_NONE)
 8007bf0:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8007bf4:	2b00      	cmp	r3, #0
 8007bf6:	d105      	bne.n	8007c04 <VL53L0X_perform_vhv_calibration+0x5a>
		Status = VL53L0X_perform_single_ref_calibration(Dev, 0x40);
 8007bf8:	2140      	movs	r1, #64	; 0x40
 8007bfa:	68f8      	ldr	r0, [r7, #12]
 8007bfc:	f7ff ff01 	bl	8007a02 <VL53L0X_perform_single_ref_calibration>
 8007c00:	4603      	mov	r3, r0
 8007c02:	75fb      	strb	r3, [r7, #23]

	/* Read VHV from device */
	if ((Status == VL53L0X_ERROR_NONE) && (get_data_enable == 1)) {
 8007c04:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8007c08:	2b00      	cmp	r3, #0
 8007c0a:	d115      	bne.n	8007c38 <VL53L0X_perform_vhv_calibration+0x8e>
 8007c0c:	79fb      	ldrb	r3, [r7, #7]
 8007c0e:	2b01      	cmp	r3, #1
 8007c10:	d112      	bne.n	8007c38 <VL53L0X_perform_vhv_calibration+0x8e>
		Status = VL53L0X_ref_calibration_io(Dev, 1,
 8007c12:	7d39      	ldrb	r1, [r7, #20]
 8007c14:	7d7a      	ldrb	r2, [r7, #21]
 8007c16:	2300      	movs	r3, #0
 8007c18:	9303      	str	r3, [sp, #12]
 8007c1a:	2301      	movs	r3, #1
 8007c1c:	9302      	str	r3, [sp, #8]
 8007c1e:	f107 0313 	add.w	r3, r7, #19
 8007c22:	9301      	str	r3, [sp, #4]
 8007c24:	68bb      	ldr	r3, [r7, #8]
 8007c26:	9300      	str	r3, [sp, #0]
 8007c28:	460b      	mov	r3, r1
 8007c2a:	2101      	movs	r1, #1
 8007c2c:	68f8      	ldr	r0, [r7, #12]
 8007c2e:	f7ff ff23 	bl	8007a78 <VL53L0X_ref_calibration_io>
 8007c32:	4603      	mov	r3, r0
 8007c34:	75fb      	strb	r3, [r7, #23]
 8007c36:	e002      	b.n	8007c3e <VL53L0X_perform_vhv_calibration+0x94>
			VhvSettings, PhaseCal, /* Not used here */
			pVhvSettings, &PhaseCalInt,
			1, 0);
	} else
		*pVhvSettings = 0;
 8007c38:	68bb      	ldr	r3, [r7, #8]
 8007c3a:	2200      	movs	r2, #0
 8007c3c:	701a      	strb	r2, [r3, #0]


	if ((Status == VL53L0X_ERROR_NONE) && restore_config) {
 8007c3e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8007c42:	2b00      	cmp	r3, #0
 8007c44:	d112      	bne.n	8007c6c <VL53L0X_perform_vhv_calibration+0xc2>
 8007c46:	79bb      	ldrb	r3, [r7, #6]
 8007c48:	2b00      	cmp	r3, #0
 8007c4a:	d00f      	beq.n	8007c6c <VL53L0X_perform_vhv_calibration+0xc2>
		/* restore the previous Sequence Config */
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 8007c4c:	7dbb      	ldrb	r3, [r7, #22]
 8007c4e:	461a      	mov	r2, r3
 8007c50:	2101      	movs	r1, #1
 8007c52:	68f8      	ldr	r0, [r7, #12]
 8007c54:	f002 fc3a 	bl	800a4cc <VL53L0X_WrByte>
 8007c58:	4603      	mov	r3, r0
 8007c5a:	75fb      	strb	r3, [r7, #23]
				SequenceConfig);
		if (Status == VL53L0X_ERROR_NONE)
 8007c5c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8007c60:	2b00      	cmp	r3, #0
 8007c62:	d103      	bne.n	8007c6c <VL53L0X_perform_vhv_calibration+0xc2>
			PALDevDataSet(Dev, SequenceConfig, SequenceConfig);
 8007c64:	68fb      	ldr	r3, [r7, #12]
 8007c66:	7dba      	ldrb	r2, [r7, #22]
 8007c68:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130

	}

	return Status;
 8007c6c:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8007c70:	4618      	mov	r0, r3
 8007c72:	3718      	adds	r7, #24
 8007c74:	46bd      	mov	sp, r7
 8007c76:	bd80      	pop	{r7, pc}

08007c78 <VL53L0X_perform_phase_calibration>:

VL53L0X_Error VL53L0X_perform_phase_calibration(VL53L0X_DEV Dev,
	uint8_t *pPhaseCal, const uint8_t get_data_enable,
	const uint8_t restore_config)
{
 8007c78:	b580      	push	{r7, lr}
 8007c7a:	b08a      	sub	sp, #40	; 0x28
 8007c7c:	af04      	add	r7, sp, #16
 8007c7e:	60f8      	str	r0, [r7, #12]
 8007c80:	60b9      	str	r1, [r7, #8]
 8007c82:	4611      	mov	r1, r2
 8007c84:	461a      	mov	r2, r3
 8007c86:	460b      	mov	r3, r1
 8007c88:	71fb      	strb	r3, [r7, #7]
 8007c8a:	4613      	mov	r3, r2
 8007c8c:	71bb      	strb	r3, [r7, #6]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8007c8e:	2300      	movs	r3, #0
 8007c90:	75fb      	strb	r3, [r7, #23]
	uint8_t SequenceConfig = 0;
 8007c92:	2300      	movs	r3, #0
 8007c94:	75bb      	strb	r3, [r7, #22]
	uint8_t VhvSettings = 0;
 8007c96:	2300      	movs	r3, #0
 8007c98:	757b      	strb	r3, [r7, #21]
	uint8_t PhaseCal = 0;
 8007c9a:	2300      	movs	r3, #0
 8007c9c:	753b      	strb	r3, [r7, #20]

	/* store the value of the sequence config,
	 * this will be reset before the end of the function
	 */

	if (restore_config)
 8007c9e:	79bb      	ldrb	r3, [r7, #6]
 8007ca0:	2b00      	cmp	r3, #0
 8007ca2:	d003      	beq.n	8007cac <VL53L0X_perform_phase_calibration+0x34>
		SequenceConfig = PALDevDataGet(Dev, SequenceConfig);
 8007ca4:	68fb      	ldr	r3, [r7, #12]
 8007ca6:	f893 3130 	ldrb.w	r3, [r3, #304]	; 0x130
 8007caa:	75bb      	strb	r3, [r7, #22]

	/* Run PhaseCal */
	Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, 0x02);
 8007cac:	2202      	movs	r2, #2
 8007cae:	2101      	movs	r1, #1
 8007cb0:	68f8      	ldr	r0, [r7, #12]
 8007cb2:	f002 fc0b 	bl	800a4cc <VL53L0X_WrByte>
 8007cb6:	4603      	mov	r3, r0
 8007cb8:	75fb      	strb	r3, [r7, #23]

	if (Status == VL53L0X_ERROR_NONE)
 8007cba:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8007cbe:	2b00      	cmp	r3, #0
 8007cc0:	d105      	bne.n	8007cce <VL53L0X_perform_phase_calibration+0x56>
		Status = VL53L0X_perform_single_ref_calibration(Dev, 0x0);
 8007cc2:	2100      	movs	r1, #0
 8007cc4:	68f8      	ldr	r0, [r7, #12]
 8007cc6:	f7ff fe9c 	bl	8007a02 <VL53L0X_perform_single_ref_calibration>
 8007cca:	4603      	mov	r3, r0
 8007ccc:	75fb      	strb	r3, [r7, #23]

	/* Read PhaseCal from device */
	if ((Status == VL53L0X_ERROR_NONE) && (get_data_enable == 1)) {
 8007cce:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8007cd2:	2b00      	cmp	r3, #0
 8007cd4:	d115      	bne.n	8007d02 <VL53L0X_perform_phase_calibration+0x8a>
 8007cd6:	79fb      	ldrb	r3, [r7, #7]
 8007cd8:	2b01      	cmp	r3, #1
 8007cda:	d112      	bne.n	8007d02 <VL53L0X_perform_phase_calibration+0x8a>
		Status = VL53L0X_ref_calibration_io(Dev, 1,
 8007cdc:	7d39      	ldrb	r1, [r7, #20]
 8007cde:	7d7a      	ldrb	r2, [r7, #21]
 8007ce0:	2301      	movs	r3, #1
 8007ce2:	9303      	str	r3, [sp, #12]
 8007ce4:	2300      	movs	r3, #0
 8007ce6:	9302      	str	r3, [sp, #8]
 8007ce8:	68bb      	ldr	r3, [r7, #8]
 8007cea:	9301      	str	r3, [sp, #4]
 8007cec:	f107 0313 	add.w	r3, r7, #19
 8007cf0:	9300      	str	r3, [sp, #0]
 8007cf2:	460b      	mov	r3, r1
 8007cf4:	2101      	movs	r1, #1
 8007cf6:	68f8      	ldr	r0, [r7, #12]
 8007cf8:	f7ff febe 	bl	8007a78 <VL53L0X_ref_calibration_io>
 8007cfc:	4603      	mov	r3, r0
 8007cfe:	75fb      	strb	r3, [r7, #23]
 8007d00:	e002      	b.n	8007d08 <VL53L0X_perform_phase_calibration+0x90>
			VhvSettings, PhaseCal, /* Not used here */
			&VhvSettingsint, pPhaseCal,
			0, 1);
	} else
		*pPhaseCal = 0;
 8007d02:	68bb      	ldr	r3, [r7, #8]
 8007d04:	2200      	movs	r2, #0
 8007d06:	701a      	strb	r2, [r3, #0]


	if ((Status == VL53L0X_ERROR_NONE) && restore_config) {
 8007d08:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8007d0c:	2b00      	cmp	r3, #0
 8007d0e:	d112      	bne.n	8007d36 <VL53L0X_perform_phase_calibration+0xbe>
 8007d10:	79bb      	ldrb	r3, [r7, #6]
 8007d12:	2b00      	cmp	r3, #0
 8007d14:	d00f      	beq.n	8007d36 <VL53L0X_perform_phase_calibration+0xbe>
		/* restore the previous Sequence Config */
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 8007d16:	7dbb      	ldrb	r3, [r7, #22]
 8007d18:	461a      	mov	r2, r3
 8007d1a:	2101      	movs	r1, #1
 8007d1c:	68f8      	ldr	r0, [r7, #12]
 8007d1e:	f002 fbd5 	bl	800a4cc <VL53L0X_WrByte>
 8007d22:	4603      	mov	r3, r0
 8007d24:	75fb      	strb	r3, [r7, #23]
				SequenceConfig);
		if (Status == VL53L0X_ERROR_NONE)
 8007d26:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8007d2a:	2b00      	cmp	r3, #0
 8007d2c:	d103      	bne.n	8007d36 <VL53L0X_perform_phase_calibration+0xbe>
			PALDevDataSet(Dev, SequenceConfig, SequenceConfig);
 8007d2e:	68fb      	ldr	r3, [r7, #12]
 8007d30:	7dba      	ldrb	r2, [r7, #22]
 8007d32:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130

	}

	return Status;
 8007d36:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8007d3a:	4618      	mov	r0, r3
 8007d3c:	3718      	adds	r7, #24
 8007d3e:	46bd      	mov	sp, r7
 8007d40:	bd80      	pop	{r7, pc}

08007d42 <VL53L0X_perform_ref_calibration>:

VL53L0X_Error VL53L0X_perform_ref_calibration(VL53L0X_DEV Dev,
	uint8_t *pVhvSettings, uint8_t *pPhaseCal, uint8_t get_data_enable)
{
 8007d42:	b580      	push	{r7, lr}
 8007d44:	b086      	sub	sp, #24
 8007d46:	af00      	add	r7, sp, #0
 8007d48:	60f8      	str	r0, [r7, #12]
 8007d4a:	60b9      	str	r1, [r7, #8]
 8007d4c:	607a      	str	r2, [r7, #4]
 8007d4e:	70fb      	strb	r3, [r7, #3]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8007d50:	2300      	movs	r3, #0
 8007d52:	75fb      	strb	r3, [r7, #23]
	uint8_t SequenceConfig = 0;
 8007d54:	2300      	movs	r3, #0
 8007d56:	75bb      	strb	r3, [r7, #22]

	/* store the value of the sequence config,
	 * this will be reset before the end of the function
	 */

	SequenceConfig = PALDevDataGet(Dev, SequenceConfig);
 8007d58:	68fb      	ldr	r3, [r7, #12]
 8007d5a:	f893 3130 	ldrb.w	r3, [r3, #304]	; 0x130
 8007d5e:	75bb      	strb	r3, [r7, #22]

	/* In the following function we don't save the config to optimize
	 * writes on device. Config is saved and restored only once. */
	Status = VL53L0X_perform_vhv_calibration(
 8007d60:	78fa      	ldrb	r2, [r7, #3]
 8007d62:	2300      	movs	r3, #0
 8007d64:	68b9      	ldr	r1, [r7, #8]
 8007d66:	68f8      	ldr	r0, [r7, #12]
 8007d68:	f7ff ff1f 	bl	8007baa <VL53L0X_perform_vhv_calibration>
 8007d6c:	4603      	mov	r3, r0
 8007d6e:	75fb      	strb	r3, [r7, #23]
			Dev, pVhvSettings, get_data_enable, 0);


	if (Status == VL53L0X_ERROR_NONE)
 8007d70:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8007d74:	2b00      	cmp	r3, #0
 8007d76:	d107      	bne.n	8007d88 <VL53L0X_perform_ref_calibration+0x46>
		Status = VL53L0X_perform_phase_calibration(
 8007d78:	78fa      	ldrb	r2, [r7, #3]
 8007d7a:	2300      	movs	r3, #0
 8007d7c:	6879      	ldr	r1, [r7, #4]
 8007d7e:	68f8      	ldr	r0, [r7, #12]
 8007d80:	f7ff ff7a 	bl	8007c78 <VL53L0X_perform_phase_calibration>
 8007d84:	4603      	mov	r3, r0
 8007d86:	75fb      	strb	r3, [r7, #23]
			Dev, pPhaseCal, get_data_enable, 0);


	if (Status == VL53L0X_ERROR_NONE) {
 8007d88:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8007d8c:	2b00      	cmp	r3, #0
 8007d8e:	d10f      	bne.n	8007db0 <VL53L0X_perform_ref_calibration+0x6e>
		/* restore the previous Sequence Config */
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 8007d90:	7dbb      	ldrb	r3, [r7, #22]
 8007d92:	461a      	mov	r2, r3
 8007d94:	2101      	movs	r1, #1
 8007d96:	68f8      	ldr	r0, [r7, #12]
 8007d98:	f002 fb98 	bl	800a4cc <VL53L0X_WrByte>
 8007d9c:	4603      	mov	r3, r0
 8007d9e:	75fb      	strb	r3, [r7, #23]
				SequenceConfig);
		if (Status == VL53L0X_ERROR_NONE)
 8007da0:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8007da4:	2b00      	cmp	r3, #0
 8007da6:	d103      	bne.n	8007db0 <VL53L0X_perform_ref_calibration+0x6e>
			PALDevDataSet(Dev, SequenceConfig, SequenceConfig);
 8007da8:	68fb      	ldr	r3, [r7, #12]
 8007daa:	7dba      	ldrb	r2, [r7, #22]
 8007dac:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130

	}

	return Status;
 8007db0:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8007db4:	4618      	mov	r0, r3
 8007db6:	3718      	adds	r7, #24
 8007db8:	46bd      	mov	sp, r7
 8007dba:	bd80      	pop	{r7, pc}

08007dbc <VL53L0X_measurement_poll_for_completion>:
	}
	return Status;
}

VL53L0X_Error VL53L0X_measurement_poll_for_completion(VL53L0X_DEV Dev)
{
 8007dbc:	b580      	push	{r7, lr}
 8007dbe:	b086      	sub	sp, #24
 8007dc0:	af00      	add	r7, sp, #0
 8007dc2:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8007dc4:	2300      	movs	r3, #0
 8007dc6:	75fb      	strb	r3, [r7, #23]
	uint8_t NewDataReady = 0;
 8007dc8:	2300      	movs	r3, #0
 8007dca:	73fb      	strb	r3, [r7, #15]
	uint32_t LoopNb;

	LOG_FUNCTION_START("");

	LoopNb = 0;
 8007dcc:	2300      	movs	r3, #0
 8007dce:	613b      	str	r3, [r7, #16]

	do {
		Status = VL53L0X_GetMeasurementDataReady(Dev, &NewDataReady);
 8007dd0:	f107 030f 	add.w	r3, r7, #15
 8007dd4:	4619      	mov	r1, r3
 8007dd6:	6878      	ldr	r0, [r7, #4]
 8007dd8:	f7fe fdf2 	bl	80069c0 <VL53L0X_GetMeasurementDataReady>
 8007ddc:	4603      	mov	r3, r0
 8007dde:	75fb      	strb	r3, [r7, #23]
		if (Status != 0)
 8007de0:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8007de4:	2b00      	cmp	r3, #0
 8007de6:	d110      	bne.n	8007e0a <VL53L0X_measurement_poll_for_completion+0x4e>
			break; /* the error is set */

		if (NewDataReady == 1)
 8007de8:	7bfb      	ldrb	r3, [r7, #15]
 8007dea:	2b01      	cmp	r3, #1
 8007dec:	d00f      	beq.n	8007e0e <VL53L0X_measurement_poll_for_completion+0x52>
			break; /* done note that status == 0 */

		LoopNb++;
 8007dee:	693b      	ldr	r3, [r7, #16]
 8007df0:	3301      	adds	r3, #1
 8007df2:	613b      	str	r3, [r7, #16]
		if (LoopNb >= VL53L0X_DEFAULT_MAX_LOOP) {
 8007df4:	693b      	ldr	r3, [r7, #16]
 8007df6:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8007dfa:	d302      	bcc.n	8007e02 <VL53L0X_measurement_poll_for_completion+0x46>
			Status = VL53L0X_ERROR_TIME_OUT;
 8007dfc:	23f9      	movs	r3, #249	; 0xf9
 8007dfe:	75fb      	strb	r3, [r7, #23]
			break;
 8007e00:	e006      	b.n	8007e10 <VL53L0X_measurement_poll_for_completion+0x54>
		}

		VL53L0X_PollingDelay(Dev);
 8007e02:	6878      	ldr	r0, [r7, #4]
 8007e04:	f002 fc82 	bl	800a70c <VL53L0X_PollingDelay>
		Status = VL53L0X_GetMeasurementDataReady(Dev, &NewDataReady);
 8007e08:	e7e2      	b.n	8007dd0 <VL53L0X_measurement_poll_for_completion+0x14>
			break; /* the error is set */
 8007e0a:	bf00      	nop
 8007e0c:	e000      	b.n	8007e10 <VL53L0X_measurement_poll_for_completion+0x54>
			break; /* done note that status == 0 */
 8007e0e:	bf00      	nop
	} while (1);

	LOG_FUNCTION_END(Status);

	return Status;
 8007e10:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8007e14:	4618      	mov	r0, r3
 8007e16:	3718      	adds	r7, #24
 8007e18:	46bd      	mov	sp, r7
 8007e1a:	bd80      	pop	{r7, pc}

08007e1c <VL53L0X_decode_vcsel_period>:


uint8_t VL53L0X_decode_vcsel_period(uint8_t vcsel_period_reg)
{
 8007e1c:	b480      	push	{r7}
 8007e1e:	b085      	sub	sp, #20
 8007e20:	af00      	add	r7, sp, #0
 8007e22:	4603      	mov	r3, r0
 8007e24:	71fb      	strb	r3, [r7, #7]
	/*!
	 * Converts the encoded VCSEL period register value into the real
	 * period in PLL clocks
	 */

	uint8_t vcsel_period_pclks = 0;
 8007e26:	2300      	movs	r3, #0
 8007e28:	73fb      	strb	r3, [r7, #15]

	vcsel_period_pclks = (vcsel_period_reg + 1) << 1;
 8007e2a:	79fb      	ldrb	r3, [r7, #7]
 8007e2c:	3301      	adds	r3, #1
 8007e2e:	b2db      	uxtb	r3, r3
 8007e30:	005b      	lsls	r3, r3, #1
 8007e32:	73fb      	strb	r3, [r7, #15]

	return vcsel_period_pclks;
 8007e34:	7bfb      	ldrb	r3, [r7, #15]
}
 8007e36:	4618      	mov	r0, r3
 8007e38:	3714      	adds	r7, #20
 8007e3a:	46bd      	mov	sp, r7
 8007e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e40:	4770      	bx	lr

08007e42 <VL53L0X_encode_vcsel_period>:

uint8_t VL53L0X_encode_vcsel_period(uint8_t vcsel_period_pclks)
{
 8007e42:	b480      	push	{r7}
 8007e44:	b085      	sub	sp, #20
 8007e46:	af00      	add	r7, sp, #0
 8007e48:	4603      	mov	r3, r0
 8007e4a:	71fb      	strb	r3, [r7, #7]
	/*!
	 * Converts the encoded VCSEL period register value into the real period
	 * in PLL clocks
	 */

	uint8_t vcsel_period_reg = 0;
 8007e4c:	2300      	movs	r3, #0
 8007e4e:	73fb      	strb	r3, [r7, #15]

	vcsel_period_reg = (vcsel_period_pclks >> 1) - 1;
 8007e50:	79fb      	ldrb	r3, [r7, #7]
 8007e52:	085b      	lsrs	r3, r3, #1
 8007e54:	b2db      	uxtb	r3, r3
 8007e56:	3b01      	subs	r3, #1
 8007e58:	73fb      	strb	r3, [r7, #15]

	return vcsel_period_reg;
 8007e5a:	7bfb      	ldrb	r3, [r7, #15]
}
 8007e5c:	4618      	mov	r0, r3
 8007e5e:	3714      	adds	r7, #20
 8007e60:	46bd      	mov	sp, r7
 8007e62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e66:	4770      	bx	lr

08007e68 <VL53L0X_isqrt>:


uint32_t VL53L0X_isqrt(uint32_t num)
{
 8007e68:	b480      	push	{r7}
 8007e6a:	b085      	sub	sp, #20
 8007e6c:	af00      	add	r7, sp, #0
 8007e6e:	6078      	str	r0, [r7, #4]
	 * Implements an integer square root
	 *
	 * From: http://en.wikipedia.org/wiki/Methods_of_computing_square_roots
	 */

	uint32_t  res = 0;
 8007e70:	2300      	movs	r3, #0
 8007e72:	60fb      	str	r3, [r7, #12]
	uint32_t  bit = 1 << 30;
 8007e74:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8007e78:	60bb      	str	r3, [r7, #8]
	/* The second-to-top bit is set:
	 *	1 << 14 for 16-bits, 1 << 30 for 32 bits */

	 /* "bit" starts at the highest power of four <= the argument. */
	while (bit > num)
 8007e7a:	e002      	b.n	8007e82 <VL53L0X_isqrt+0x1a>
		bit >>= 2;
 8007e7c:	68bb      	ldr	r3, [r7, #8]
 8007e7e:	089b      	lsrs	r3, r3, #2
 8007e80:	60bb      	str	r3, [r7, #8]
	while (bit > num)
 8007e82:	68ba      	ldr	r2, [r7, #8]
 8007e84:	687b      	ldr	r3, [r7, #4]
 8007e86:	429a      	cmp	r2, r3
 8007e88:	d8f8      	bhi.n	8007e7c <VL53L0X_isqrt+0x14>


	while (bit != 0) {
 8007e8a:	e017      	b.n	8007ebc <VL53L0X_isqrt+0x54>
		if (num >= res + bit) {
 8007e8c:	68fa      	ldr	r2, [r7, #12]
 8007e8e:	68bb      	ldr	r3, [r7, #8]
 8007e90:	4413      	add	r3, r2
 8007e92:	687a      	ldr	r2, [r7, #4]
 8007e94:	429a      	cmp	r2, r3
 8007e96:	d30b      	bcc.n	8007eb0 <VL53L0X_isqrt+0x48>
			num -= res + bit;
 8007e98:	68fa      	ldr	r2, [r7, #12]
 8007e9a:	68bb      	ldr	r3, [r7, #8]
 8007e9c:	4413      	add	r3, r2
 8007e9e:	687a      	ldr	r2, [r7, #4]
 8007ea0:	1ad3      	subs	r3, r2, r3
 8007ea2:	607b      	str	r3, [r7, #4]
			res = (res >> 1) + bit;
 8007ea4:	68fb      	ldr	r3, [r7, #12]
 8007ea6:	085b      	lsrs	r3, r3, #1
 8007ea8:	68ba      	ldr	r2, [r7, #8]
 8007eaa:	4413      	add	r3, r2
 8007eac:	60fb      	str	r3, [r7, #12]
 8007eae:	e002      	b.n	8007eb6 <VL53L0X_isqrt+0x4e>
		} else
			res >>= 1;
 8007eb0:	68fb      	ldr	r3, [r7, #12]
 8007eb2:	085b      	lsrs	r3, r3, #1
 8007eb4:	60fb      	str	r3, [r7, #12]

		bit >>= 2;
 8007eb6:	68bb      	ldr	r3, [r7, #8]
 8007eb8:	089b      	lsrs	r3, r3, #2
 8007eba:	60bb      	str	r3, [r7, #8]
	while (bit != 0) {
 8007ebc:	68bb      	ldr	r3, [r7, #8]
 8007ebe:	2b00      	cmp	r3, #0
 8007ec0:	d1e4      	bne.n	8007e8c <VL53L0X_isqrt+0x24>
	}

	return res;
 8007ec2:	68fb      	ldr	r3, [r7, #12]
}
 8007ec4:	4618      	mov	r0, r3
 8007ec6:	3714      	adds	r7, #20
 8007ec8:	46bd      	mov	sp, r7
 8007eca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ece:	4770      	bx	lr

08007ed0 <VL53L0X_device_read_strobe>:
	return res;
}


VL53L0X_Error VL53L0X_device_read_strobe(VL53L0X_DEV Dev)
{
 8007ed0:	b580      	push	{r7, lr}
 8007ed2:	b086      	sub	sp, #24
 8007ed4:	af00      	add	r7, sp, #0
 8007ed6:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8007ed8:	2300      	movs	r3, #0
 8007eda:	75fb      	strb	r3, [r7, #23]
	uint8_t strobe;
	uint32_t LoopNb;
	LOG_FUNCTION_START("");

	Status |= VL53L0X_WrByte(Dev, 0x83, 0x00);
 8007edc:	2200      	movs	r2, #0
 8007ede:	2183      	movs	r1, #131	; 0x83
 8007ee0:	6878      	ldr	r0, [r7, #4]
 8007ee2:	f002 faf3 	bl	800a4cc <VL53L0X_WrByte>
 8007ee6:	4603      	mov	r3, r0
 8007ee8:	461a      	mov	r2, r3
 8007eea:	7dfb      	ldrb	r3, [r7, #23]
 8007eec:	4313      	orrs	r3, r2
 8007eee:	75fb      	strb	r3, [r7, #23]

	/* polling
	 * use timeout to avoid deadlock*/
	if (Status == VL53L0X_ERROR_NONE) {
 8007ef0:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8007ef4:	2b00      	cmp	r3, #0
 8007ef6:	d11e      	bne.n	8007f36 <VL53L0X_device_read_strobe+0x66>
		LoopNb = 0;
 8007ef8:	2300      	movs	r3, #0
 8007efa:	613b      	str	r3, [r7, #16]
		do {
			Status = VL53L0X_RdByte(Dev, 0x83, &strobe);
 8007efc:	f107 030f 	add.w	r3, r7, #15
 8007f00:	461a      	mov	r2, r3
 8007f02:	2183      	movs	r1, #131	; 0x83
 8007f04:	6878      	ldr	r0, [r7, #4]
 8007f06:	f002 fb63 	bl	800a5d0 <VL53L0X_RdByte>
 8007f0a:	4603      	mov	r3, r0
 8007f0c:	75fb      	strb	r3, [r7, #23]
			if ((strobe != 0x00) || Status != VL53L0X_ERROR_NONE)
 8007f0e:	7bfb      	ldrb	r3, [r7, #15]
 8007f10:	2b00      	cmp	r3, #0
 8007f12:	d10a      	bne.n	8007f2a <VL53L0X_device_read_strobe+0x5a>
 8007f14:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8007f18:	2b00      	cmp	r3, #0
 8007f1a:	d106      	bne.n	8007f2a <VL53L0X_device_read_strobe+0x5a>
					break;

			LoopNb = LoopNb + 1;
 8007f1c:	693b      	ldr	r3, [r7, #16]
 8007f1e:	3301      	adds	r3, #1
 8007f20:	613b      	str	r3, [r7, #16]
		} while (LoopNb < VL53L0X_DEFAULT_MAX_LOOP);
 8007f22:	693b      	ldr	r3, [r7, #16]
 8007f24:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8007f28:	d3e8      	bcc.n	8007efc <VL53L0X_device_read_strobe+0x2c>

		if (LoopNb >= VL53L0X_DEFAULT_MAX_LOOP)
 8007f2a:	693b      	ldr	r3, [r7, #16]
 8007f2c:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8007f30:	d301      	bcc.n	8007f36 <VL53L0X_device_read_strobe+0x66>
			Status = VL53L0X_ERROR_TIME_OUT;
 8007f32:	23f9      	movs	r3, #249	; 0xf9
 8007f34:	75fb      	strb	r3, [r7, #23]

	}

	Status |= VL53L0X_WrByte(Dev, 0x83, 0x01);
 8007f36:	2201      	movs	r2, #1
 8007f38:	2183      	movs	r1, #131	; 0x83
 8007f3a:	6878      	ldr	r0, [r7, #4]
 8007f3c:	f002 fac6 	bl	800a4cc <VL53L0X_WrByte>
 8007f40:	4603      	mov	r3, r0
 8007f42:	461a      	mov	r2, r3
 8007f44:	7dfb      	ldrb	r3, [r7, #23]
 8007f46:	4313      	orrs	r3, r2
 8007f48:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_END(Status);
	return Status;
 8007f4a:	f997 3017 	ldrsb.w	r3, [r7, #23]

}
 8007f4e:	4618      	mov	r0, r3
 8007f50:	3718      	adds	r7, #24
 8007f52:	46bd      	mov	sp, r7
 8007f54:	bd80      	pop	{r7, pc}

08007f56 <VL53L0X_get_info_from_device>:

VL53L0X_Error VL53L0X_get_info_from_device(VL53L0X_DEV Dev, uint8_t option)
{
 8007f56:	b580      	push	{r7, lr}
 8007f58:	b098      	sub	sp, #96	; 0x60
 8007f5a:	af00      	add	r7, sp, #0
 8007f5c:	6078      	str	r0, [r7, #4]
 8007f5e:	460b      	mov	r3, r1
 8007f60:	70fb      	strb	r3, [r7, #3]

	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8007f62:	2300      	movs	r3, #0
 8007f64:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
	uint8_t byte;
	uint32_t TmpDWord;
	uint8_t ModuleId;
	uint8_t Revision;
	uint8_t ReferenceSpadCount = 0;
 8007f68:	2300      	movs	r3, #0
 8007f6a:	f887 305e 	strb.w	r3, [r7, #94]	; 0x5e
	uint8_t ReferenceSpadType = 0;
 8007f6e:	2300      	movs	r3, #0
 8007f70:	f887 305d 	strb.w	r3, [r7, #93]	; 0x5d
	uint32_t PartUIDUpper = 0;
 8007f74:	2300      	movs	r3, #0
 8007f76:	62bb      	str	r3, [r7, #40]	; 0x28
	uint32_t PartUIDLower = 0;
 8007f78:	2300      	movs	r3, #0
 8007f7a:	627b      	str	r3, [r7, #36]	; 0x24
	uint32_t OffsetFixed1104_mm = 0;
 8007f7c:	2300      	movs	r3, #0
 8007f7e:	64bb      	str	r3, [r7, #72]	; 0x48
	int16_t OffsetMicroMeters = 0;
 8007f80:	2300      	movs	r3, #0
 8007f82:	f8a7 305a 	strh.w	r3, [r7, #90]	; 0x5a
	uint32_t DistMeasTgtFixed1104_mm = 400 << 4;
 8007f86:	f44f 53c8 	mov.w	r3, #6400	; 0x1900
 8007f8a:	647b      	str	r3, [r7, #68]	; 0x44
	uint32_t DistMeasFixed1104_400_mm = 0;
 8007f8c:	2300      	movs	r3, #0
 8007f8e:	657b      	str	r3, [r7, #84]	; 0x54
	uint32_t SignalRateMeasFixed1104_400_mm = 0;
 8007f90:	2300      	movs	r3, #0
 8007f92:	653b      	str	r3, [r7, #80]	; 0x50
	char ProductId[19];
	char *ProductId_tmp;
	uint8_t ReadDataFromDeviceDone;
	FixPoint1616_t SignalRateMeasFixed400mmFix = 0;
 8007f94:	2300      	movs	r3, #0
 8007f96:	643b      	str	r3, [r7, #64]	; 0x40
	int i;


	LOG_FUNCTION_START("");

	ReadDataFromDeviceDone = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 8007f98:	687b      	ldr	r3, [r7, #4]
 8007f9a:	f893 30f0 	ldrb.w	r3, [r3, #240]	; 0xf0
 8007f9e:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
			ReadDataFromDeviceDone);

	/* This access is done only once after that a GetDeviceInfo or
	 * datainit is done*/
	if (ReadDataFromDeviceDone != 7) {
 8007fa2:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8007fa6:	2b07      	cmp	r3, #7
 8007fa8:	f000 8408 	beq.w	80087bc <VL53L0X_get_info_from_device+0x866>

		Status |= VL53L0X_WrByte(Dev, 0x80, 0x01);
 8007fac:	2201      	movs	r2, #1
 8007fae:	2180      	movs	r1, #128	; 0x80
 8007fb0:	6878      	ldr	r0, [r7, #4]
 8007fb2:	f002 fa8b 	bl	800a4cc <VL53L0X_WrByte>
 8007fb6:	4603      	mov	r3, r0
 8007fb8:	461a      	mov	r2, r3
 8007fba:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8007fbe:	4313      	orrs	r3, r2
 8007fc0:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8007fc4:	2201      	movs	r2, #1
 8007fc6:	21ff      	movs	r1, #255	; 0xff
 8007fc8:	6878      	ldr	r0, [r7, #4]
 8007fca:	f002 fa7f 	bl	800a4cc <VL53L0X_WrByte>
 8007fce:	4603      	mov	r3, r0
 8007fd0:	461a      	mov	r2, r3
 8007fd2:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8007fd6:	4313      	orrs	r3, r2
 8007fd8:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 8007fdc:	2200      	movs	r2, #0
 8007fde:	2100      	movs	r1, #0
 8007fe0:	6878      	ldr	r0, [r7, #4]
 8007fe2:	f002 fa73 	bl	800a4cc <VL53L0X_WrByte>
 8007fe6:	4603      	mov	r3, r0
 8007fe8:	461a      	mov	r2, r3
 8007fea:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8007fee:	4313      	orrs	r3, r2
 8007ff0:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x06);
 8007ff4:	2206      	movs	r2, #6
 8007ff6:	21ff      	movs	r1, #255	; 0xff
 8007ff8:	6878      	ldr	r0, [r7, #4]
 8007ffa:	f002 fa67 	bl	800a4cc <VL53L0X_WrByte>
 8007ffe:	4603      	mov	r3, r0
 8008000:	461a      	mov	r2, r3
 8008002:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008006:	4313      	orrs	r3, r2
 8008008:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_RdByte(Dev, 0x83, &byte);
 800800c:	f107 0337 	add.w	r3, r7, #55	; 0x37
 8008010:	461a      	mov	r2, r3
 8008012:	2183      	movs	r1, #131	; 0x83
 8008014:	6878      	ldr	r0, [r7, #4]
 8008016:	f002 fadb 	bl	800a5d0 <VL53L0X_RdByte>
 800801a:	4603      	mov	r3, r0
 800801c:	461a      	mov	r2, r3
 800801e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008022:	4313      	orrs	r3, r2
 8008024:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0x83, byte|4);
 8008028:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800802c:	f043 0304 	orr.w	r3, r3, #4
 8008030:	b2db      	uxtb	r3, r3
 8008032:	461a      	mov	r2, r3
 8008034:	2183      	movs	r1, #131	; 0x83
 8008036:	6878      	ldr	r0, [r7, #4]
 8008038:	f002 fa48 	bl	800a4cc <VL53L0X_WrByte>
 800803c:	4603      	mov	r3, r0
 800803e:	461a      	mov	r2, r3
 8008040:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008044:	4313      	orrs	r3, r2
 8008046:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x07);
 800804a:	2207      	movs	r2, #7
 800804c:	21ff      	movs	r1, #255	; 0xff
 800804e:	6878      	ldr	r0, [r7, #4]
 8008050:	f002 fa3c 	bl	800a4cc <VL53L0X_WrByte>
 8008054:	4603      	mov	r3, r0
 8008056:	461a      	mov	r2, r3
 8008058:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800805c:	4313      	orrs	r3, r2
 800805e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0x81, 0x01);
 8008062:	2201      	movs	r2, #1
 8008064:	2181      	movs	r1, #129	; 0x81
 8008066:	6878      	ldr	r0, [r7, #4]
 8008068:	f002 fa30 	bl	800a4cc <VL53L0X_WrByte>
 800806c:	4603      	mov	r3, r0
 800806e:	461a      	mov	r2, r3
 8008070:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008074:	4313      	orrs	r3, r2
 8008076:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

		Status |= VL53L0X_PollingDelay(Dev);
 800807a:	6878      	ldr	r0, [r7, #4]
 800807c:	f002 fb46 	bl	800a70c <VL53L0X_PollingDelay>
 8008080:	4603      	mov	r3, r0
 8008082:	461a      	mov	r2, r3
 8008084:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008088:	4313      	orrs	r3, r2
 800808a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

		Status |= VL53L0X_WrByte(Dev, 0x80, 0x01);
 800808e:	2201      	movs	r2, #1
 8008090:	2180      	movs	r1, #128	; 0x80
 8008092:	6878      	ldr	r0, [r7, #4]
 8008094:	f002 fa1a 	bl	800a4cc <VL53L0X_WrByte>
 8008098:	4603      	mov	r3, r0
 800809a:	461a      	mov	r2, r3
 800809c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80080a0:	4313      	orrs	r3, r2
 80080a2:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

		if (((option & 1) == 1) &&
 80080a6:	78fb      	ldrb	r3, [r7, #3]
 80080a8:	f003 0301 	and.w	r3, r3, #1
 80080ac:	2b00      	cmp	r3, #0
 80080ae:	f000 8098 	beq.w	80081e2 <VL53L0X_get_info_from_device+0x28c>
			((ReadDataFromDeviceDone & 1) == 0)) {
 80080b2:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80080b6:	f003 0301 	and.w	r3, r3, #1
		if (((option & 1) == 1) &&
 80080ba:	2b00      	cmp	r3, #0
 80080bc:	f040 8091 	bne.w	80081e2 <VL53L0X_get_info_from_device+0x28c>
			Status |= VL53L0X_WrByte(Dev, 0x94, 0x6b);
 80080c0:	226b      	movs	r2, #107	; 0x6b
 80080c2:	2194      	movs	r1, #148	; 0x94
 80080c4:	6878      	ldr	r0, [r7, #4]
 80080c6:	f002 fa01 	bl	800a4cc <VL53L0X_WrByte>
 80080ca:	4603      	mov	r3, r0
 80080cc:	461a      	mov	r2, r3
 80080ce:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80080d2:	4313      	orrs	r3, r2
 80080d4:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 80080d8:	6878      	ldr	r0, [r7, #4]
 80080da:	f7ff fef9 	bl	8007ed0 <VL53L0X_device_read_strobe>
 80080de:	4603      	mov	r3, r0
 80080e0:	461a      	mov	r2, r3
 80080e2:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80080e6:	4313      	orrs	r3, r2
 80080e8:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 80080ec:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80080f0:	461a      	mov	r2, r3
 80080f2:	2190      	movs	r1, #144	; 0x90
 80080f4:	6878      	ldr	r0, [r7, #4]
 80080f6:	f002 facd 	bl	800a694 <VL53L0X_RdDWord>
 80080fa:	4603      	mov	r3, r0
 80080fc:	461a      	mov	r2, r3
 80080fe:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008102:	4313      	orrs	r3, r2
 8008104:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			ReferenceSpadCount = (uint8_t)((TmpDWord >> 8) & 0x07f);
 8008108:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800810a:	0a1b      	lsrs	r3, r3, #8
 800810c:	b2db      	uxtb	r3, r3
 800810e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008112:	f887 305e 	strb.w	r3, [r7, #94]	; 0x5e
			ReferenceSpadType  = (uint8_t)((TmpDWord >> 15) & 0x01);
 8008116:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008118:	0bdb      	lsrs	r3, r3, #15
 800811a:	b2db      	uxtb	r3, r3
 800811c:	f003 0301 	and.w	r3, r3, #1
 8008120:	f887 305d 	strb.w	r3, [r7, #93]	; 0x5d

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x24);
 8008124:	2224      	movs	r2, #36	; 0x24
 8008126:	2194      	movs	r1, #148	; 0x94
 8008128:	6878      	ldr	r0, [r7, #4]
 800812a:	f002 f9cf 	bl	800a4cc <VL53L0X_WrByte>
 800812e:	4603      	mov	r3, r0
 8008130:	461a      	mov	r2, r3
 8008132:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008136:	4313      	orrs	r3, r2
 8008138:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 800813c:	6878      	ldr	r0, [r7, #4]
 800813e:	f7ff fec7 	bl	8007ed0 <VL53L0X_device_read_strobe>
 8008142:	4603      	mov	r3, r0
 8008144:	461a      	mov	r2, r3
 8008146:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800814a:	4313      	orrs	r3, r2
 800814c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 8008150:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8008154:	461a      	mov	r2, r3
 8008156:	2190      	movs	r1, #144	; 0x90
 8008158:	6878      	ldr	r0, [r7, #4]
 800815a:	f002 fa9b 	bl	800a694 <VL53L0X_RdDWord>
 800815e:	4603      	mov	r3, r0
 8008160:	461a      	mov	r2, r3
 8008162:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008166:	4313      	orrs	r3, r2
 8008168:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f


			NvmRefGoodSpadMap[0] = (uint8_t)((TmpDWord >> 24)
 800816c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800816e:	0e1b      	lsrs	r3, r3, #24
 8008170:	b2db      	uxtb	r3, r3
 8008172:	723b      	strb	r3, [r7, #8]
				& 0xff);
			NvmRefGoodSpadMap[1] = (uint8_t)((TmpDWord >> 16)
 8008174:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008176:	0c1b      	lsrs	r3, r3, #16
 8008178:	b2db      	uxtb	r3, r3
 800817a:	727b      	strb	r3, [r7, #9]
				& 0xff);
			NvmRefGoodSpadMap[2] = (uint8_t)((TmpDWord >> 8)
 800817c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800817e:	0a1b      	lsrs	r3, r3, #8
 8008180:	b2db      	uxtb	r3, r3
 8008182:	72bb      	strb	r3, [r7, #10]
				& 0xff);
			NvmRefGoodSpadMap[3] = (uint8_t)(TmpDWord & 0xff);
 8008184:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008186:	b2db      	uxtb	r3, r3
 8008188:	72fb      	strb	r3, [r7, #11]

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x25);
 800818a:	2225      	movs	r2, #37	; 0x25
 800818c:	2194      	movs	r1, #148	; 0x94
 800818e:	6878      	ldr	r0, [r7, #4]
 8008190:	f002 f99c 	bl	800a4cc <VL53L0X_WrByte>
 8008194:	4603      	mov	r3, r0
 8008196:	461a      	mov	r2, r3
 8008198:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800819c:	4313      	orrs	r3, r2
 800819e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 80081a2:	6878      	ldr	r0, [r7, #4]
 80081a4:	f7ff fe94 	bl	8007ed0 <VL53L0X_device_read_strobe>
 80081a8:	4603      	mov	r3, r0
 80081aa:	461a      	mov	r2, r3
 80081ac:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80081b0:	4313      	orrs	r3, r2
 80081b2:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 80081b6:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80081ba:	461a      	mov	r2, r3
 80081bc:	2190      	movs	r1, #144	; 0x90
 80081be:	6878      	ldr	r0, [r7, #4]
 80081c0:	f002 fa68 	bl	800a694 <VL53L0X_RdDWord>
 80081c4:	4603      	mov	r3, r0
 80081c6:	461a      	mov	r2, r3
 80081c8:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80081cc:	4313      	orrs	r3, r2
 80081ce:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			NvmRefGoodSpadMap[4] = (uint8_t)((TmpDWord >> 24)
 80081d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80081d4:	0e1b      	lsrs	r3, r3, #24
 80081d6:	b2db      	uxtb	r3, r3
 80081d8:	733b      	strb	r3, [r7, #12]
				& 0xff);
			NvmRefGoodSpadMap[5] = (uint8_t)((TmpDWord >> 16)
 80081da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80081dc:	0c1b      	lsrs	r3, r3, #16
 80081de:	b2db      	uxtb	r3, r3
 80081e0:	737b      	strb	r3, [r7, #13]
				& 0xff);
		}

		if (((option & 2) == 2) &&
 80081e2:	78fb      	ldrb	r3, [r7, #3]
 80081e4:	f003 0302 	and.w	r3, r3, #2
 80081e8:	2b00      	cmp	r3, #0
 80081ea:	f000 8189 	beq.w	8008500 <VL53L0X_get_info_from_device+0x5aa>
			((ReadDataFromDeviceDone & 2) == 0)) {
 80081ee:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80081f2:	f003 0302 	and.w	r3, r3, #2
		if (((option & 2) == 2) &&
 80081f6:	2b00      	cmp	r3, #0
 80081f8:	f040 8182 	bne.w	8008500 <VL53L0X_get_info_from_device+0x5aa>

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x02);
 80081fc:	2202      	movs	r2, #2
 80081fe:	2194      	movs	r1, #148	; 0x94
 8008200:	6878      	ldr	r0, [r7, #4]
 8008202:	f002 f963 	bl	800a4cc <VL53L0X_WrByte>
 8008206:	4603      	mov	r3, r0
 8008208:	461a      	mov	r2, r3
 800820a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800820e:	4313      	orrs	r3, r2
 8008210:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 8008214:	6878      	ldr	r0, [r7, #4]
 8008216:	f7ff fe5b 	bl	8007ed0 <VL53L0X_device_read_strobe>
 800821a:	4603      	mov	r3, r0
 800821c:	461a      	mov	r2, r3
 800821e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008222:	4313      	orrs	r3, r2
 8008224:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdByte(Dev, 0x90, &ModuleId);
 8008228:	f107 032f 	add.w	r3, r7, #47	; 0x2f
 800822c:	461a      	mov	r2, r3
 800822e:	2190      	movs	r1, #144	; 0x90
 8008230:	6878      	ldr	r0, [r7, #4]
 8008232:	f002 f9cd 	bl	800a5d0 <VL53L0X_RdByte>
 8008236:	4603      	mov	r3, r0
 8008238:	461a      	mov	r2, r3
 800823a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800823e:	4313      	orrs	r3, r2
 8008240:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x7B);
 8008244:	227b      	movs	r2, #123	; 0x7b
 8008246:	2194      	movs	r1, #148	; 0x94
 8008248:	6878      	ldr	r0, [r7, #4]
 800824a:	f002 f93f 	bl	800a4cc <VL53L0X_WrByte>
 800824e:	4603      	mov	r3, r0
 8008250:	461a      	mov	r2, r3
 8008252:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008256:	4313      	orrs	r3, r2
 8008258:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 800825c:	6878      	ldr	r0, [r7, #4]
 800825e:	f7ff fe37 	bl	8007ed0 <VL53L0X_device_read_strobe>
 8008262:	4603      	mov	r3, r0
 8008264:	461a      	mov	r2, r3
 8008266:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800826a:	4313      	orrs	r3, r2
 800826c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdByte(Dev, 0x90, &Revision);
 8008270:	f107 032e 	add.w	r3, r7, #46	; 0x2e
 8008274:	461a      	mov	r2, r3
 8008276:	2190      	movs	r1, #144	; 0x90
 8008278:	6878      	ldr	r0, [r7, #4]
 800827a:	f002 f9a9 	bl	800a5d0 <VL53L0X_RdByte>
 800827e:	4603      	mov	r3, r0
 8008280:	461a      	mov	r2, r3
 8008282:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008286:	4313      	orrs	r3, r2
 8008288:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x77);
 800828c:	2277      	movs	r2, #119	; 0x77
 800828e:	2194      	movs	r1, #148	; 0x94
 8008290:	6878      	ldr	r0, [r7, #4]
 8008292:	f002 f91b 	bl	800a4cc <VL53L0X_WrByte>
 8008296:	4603      	mov	r3, r0
 8008298:	461a      	mov	r2, r3
 800829a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800829e:	4313      	orrs	r3, r2
 80082a0:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 80082a4:	6878      	ldr	r0, [r7, #4]
 80082a6:	f7ff fe13 	bl	8007ed0 <VL53L0X_device_read_strobe>
 80082aa:	4603      	mov	r3, r0
 80082ac:	461a      	mov	r2, r3
 80082ae:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80082b2:	4313      	orrs	r3, r2
 80082b4:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 80082b8:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80082bc:	461a      	mov	r2, r3
 80082be:	2190      	movs	r1, #144	; 0x90
 80082c0:	6878      	ldr	r0, [r7, #4]
 80082c2:	f002 f9e7 	bl	800a694 <VL53L0X_RdDWord>
 80082c6:	4603      	mov	r3, r0
 80082c8:	461a      	mov	r2, r3
 80082ca:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80082ce:	4313      	orrs	r3, r2
 80082d0:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			ProductId[0] = (char)((TmpDWord >> 25) & 0x07f);
 80082d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80082d6:	0e5b      	lsrs	r3, r3, #25
 80082d8:	b2db      	uxtb	r3, r3
 80082da:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80082de:	b2db      	uxtb	r3, r3
 80082e0:	743b      	strb	r3, [r7, #16]
			ProductId[1] = (char)((TmpDWord >> 18) & 0x07f);
 80082e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80082e4:	0c9b      	lsrs	r3, r3, #18
 80082e6:	b2db      	uxtb	r3, r3
 80082e8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80082ec:	b2db      	uxtb	r3, r3
 80082ee:	747b      	strb	r3, [r7, #17]
			ProductId[2] = (char)((TmpDWord >> 11) & 0x07f);
 80082f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80082f2:	0adb      	lsrs	r3, r3, #11
 80082f4:	b2db      	uxtb	r3, r3
 80082f6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80082fa:	b2db      	uxtb	r3, r3
 80082fc:	74bb      	strb	r3, [r7, #18]
			ProductId[3] = (char)((TmpDWord >> 4) & 0x07f);
 80082fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008300:	091b      	lsrs	r3, r3, #4
 8008302:	b2db      	uxtb	r3, r3
 8008304:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008308:	b2db      	uxtb	r3, r3
 800830a:	74fb      	strb	r3, [r7, #19]

			byte = (uint8_t)((TmpDWord & 0x00f) << 3);
 800830c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800830e:	b2db      	uxtb	r3, r3
 8008310:	00db      	lsls	r3, r3, #3
 8008312:	b2db      	uxtb	r3, r3
 8008314:	f003 0378 	and.w	r3, r3, #120	; 0x78
 8008318:	b2db      	uxtb	r3, r3
 800831a:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x78);
 800831e:	2278      	movs	r2, #120	; 0x78
 8008320:	2194      	movs	r1, #148	; 0x94
 8008322:	6878      	ldr	r0, [r7, #4]
 8008324:	f002 f8d2 	bl	800a4cc <VL53L0X_WrByte>
 8008328:	4603      	mov	r3, r0
 800832a:	461a      	mov	r2, r3
 800832c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008330:	4313      	orrs	r3, r2
 8008332:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 8008336:	6878      	ldr	r0, [r7, #4]
 8008338:	f7ff fdca 	bl	8007ed0 <VL53L0X_device_read_strobe>
 800833c:	4603      	mov	r3, r0
 800833e:	461a      	mov	r2, r3
 8008340:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008344:	4313      	orrs	r3, r2
 8008346:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800834a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800834e:	461a      	mov	r2, r3
 8008350:	2190      	movs	r1, #144	; 0x90
 8008352:	6878      	ldr	r0, [r7, #4]
 8008354:	f002 f99e 	bl	800a694 <VL53L0X_RdDWord>
 8008358:	4603      	mov	r3, r0
 800835a:	461a      	mov	r2, r3
 800835c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008360:	4313      	orrs	r3, r2
 8008362:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			ProductId[4] = (char)(byte +
					((TmpDWord >> 29) & 0x07f));
 8008366:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008368:	0f5b      	lsrs	r3, r3, #29
 800836a:	b2db      	uxtb	r3, r3
 800836c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008370:	b2da      	uxtb	r2, r3
			ProductId[4] = (char)(byte +
 8008372:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8008376:	4413      	add	r3, r2
 8008378:	b2db      	uxtb	r3, r3
 800837a:	753b      	strb	r3, [r7, #20]
			ProductId[5] = (char)((TmpDWord >> 22) & 0x07f);
 800837c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800837e:	0d9b      	lsrs	r3, r3, #22
 8008380:	b2db      	uxtb	r3, r3
 8008382:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008386:	b2db      	uxtb	r3, r3
 8008388:	757b      	strb	r3, [r7, #21]
			ProductId[6] = (char)((TmpDWord >> 15) & 0x07f);
 800838a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800838c:	0bdb      	lsrs	r3, r3, #15
 800838e:	b2db      	uxtb	r3, r3
 8008390:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008394:	b2db      	uxtb	r3, r3
 8008396:	75bb      	strb	r3, [r7, #22]
			ProductId[7] = (char)((TmpDWord >> 8) & 0x07f);
 8008398:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800839a:	0a1b      	lsrs	r3, r3, #8
 800839c:	b2db      	uxtb	r3, r3
 800839e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80083a2:	b2db      	uxtb	r3, r3
 80083a4:	75fb      	strb	r3, [r7, #23]
			ProductId[8] = (char)((TmpDWord >> 1) & 0x07f);
 80083a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80083a8:	085b      	lsrs	r3, r3, #1
 80083aa:	b2db      	uxtb	r3, r3
 80083ac:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80083b0:	b2db      	uxtb	r3, r3
 80083b2:	763b      	strb	r3, [r7, #24]

			byte = (uint8_t)((TmpDWord & 0x001) << 6);
 80083b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80083b6:	b2db      	uxtb	r3, r3
 80083b8:	019b      	lsls	r3, r3, #6
 80083ba:	b2db      	uxtb	r3, r3
 80083bc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80083c0:	b2db      	uxtb	r3, r3
 80083c2:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x79);
 80083c6:	2279      	movs	r2, #121	; 0x79
 80083c8:	2194      	movs	r1, #148	; 0x94
 80083ca:	6878      	ldr	r0, [r7, #4]
 80083cc:	f002 f87e 	bl	800a4cc <VL53L0X_WrByte>
 80083d0:	4603      	mov	r3, r0
 80083d2:	461a      	mov	r2, r3
 80083d4:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80083d8:	4313      	orrs	r3, r2
 80083da:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			Status |= VL53L0X_device_read_strobe(Dev);
 80083de:	6878      	ldr	r0, [r7, #4]
 80083e0:	f7ff fd76 	bl	8007ed0 <VL53L0X_device_read_strobe>
 80083e4:	4603      	mov	r3, r0
 80083e6:	461a      	mov	r2, r3
 80083e8:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80083ec:	4313      	orrs	r3, r2
 80083ee:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 80083f2:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80083f6:	461a      	mov	r2, r3
 80083f8:	2190      	movs	r1, #144	; 0x90
 80083fa:	6878      	ldr	r0, [r7, #4]
 80083fc:	f002 f94a 	bl	800a694 <VL53L0X_RdDWord>
 8008400:	4603      	mov	r3, r0
 8008402:	461a      	mov	r2, r3
 8008404:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008408:	4313      	orrs	r3, r2
 800840a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			ProductId[9] = (char)(byte +
					((TmpDWord >> 26) & 0x07f));
 800840e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008410:	0e9b      	lsrs	r3, r3, #26
 8008412:	b2db      	uxtb	r3, r3
 8008414:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008418:	b2da      	uxtb	r2, r3
			ProductId[9] = (char)(byte +
 800841a:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800841e:	4413      	add	r3, r2
 8008420:	b2db      	uxtb	r3, r3
 8008422:	767b      	strb	r3, [r7, #25]
			ProductId[10] = (char)((TmpDWord >> 19) & 0x07f);
 8008424:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008426:	0cdb      	lsrs	r3, r3, #19
 8008428:	b2db      	uxtb	r3, r3
 800842a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800842e:	b2db      	uxtb	r3, r3
 8008430:	76bb      	strb	r3, [r7, #26]
			ProductId[11] = (char)((TmpDWord >> 12) & 0x07f);
 8008432:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008434:	0b1b      	lsrs	r3, r3, #12
 8008436:	b2db      	uxtb	r3, r3
 8008438:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800843c:	b2db      	uxtb	r3, r3
 800843e:	76fb      	strb	r3, [r7, #27]
			ProductId[12] = (char)((TmpDWord >> 5) & 0x07f);
 8008440:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008442:	095b      	lsrs	r3, r3, #5
 8008444:	b2db      	uxtb	r3, r3
 8008446:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800844a:	b2db      	uxtb	r3, r3
 800844c:	773b      	strb	r3, [r7, #28]

			byte = (uint8_t)((TmpDWord & 0x01f) << 2);
 800844e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008450:	b2db      	uxtb	r3, r3
 8008452:	009b      	lsls	r3, r3, #2
 8008454:	b2db      	uxtb	r3, r3
 8008456:	f003 037c 	and.w	r3, r3, #124	; 0x7c
 800845a:	b2db      	uxtb	r3, r3
 800845c:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x7A);
 8008460:	227a      	movs	r2, #122	; 0x7a
 8008462:	2194      	movs	r1, #148	; 0x94
 8008464:	6878      	ldr	r0, [r7, #4]
 8008466:	f002 f831 	bl	800a4cc <VL53L0X_WrByte>
 800846a:	4603      	mov	r3, r0
 800846c:	461a      	mov	r2, r3
 800846e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008472:	4313      	orrs	r3, r2
 8008474:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			Status |= VL53L0X_device_read_strobe(Dev);
 8008478:	6878      	ldr	r0, [r7, #4]
 800847a:	f7ff fd29 	bl	8007ed0 <VL53L0X_device_read_strobe>
 800847e:	4603      	mov	r3, r0
 8008480:	461a      	mov	r2, r3
 8008482:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008486:	4313      	orrs	r3, r2
 8008488:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800848c:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8008490:	461a      	mov	r2, r3
 8008492:	2190      	movs	r1, #144	; 0x90
 8008494:	6878      	ldr	r0, [r7, #4]
 8008496:	f002 f8fd 	bl	800a694 <VL53L0X_RdDWord>
 800849a:	4603      	mov	r3, r0
 800849c:	461a      	mov	r2, r3
 800849e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80084a2:	4313      	orrs	r3, r2
 80084a4:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			ProductId[13] = (char)(byte +
					((TmpDWord >> 30) & 0x07f));
 80084a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80084aa:	0f9b      	lsrs	r3, r3, #30
 80084ac:	b2db      	uxtb	r3, r3
 80084ae:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80084b2:	b2da      	uxtb	r2, r3
			ProductId[13] = (char)(byte +
 80084b4:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80084b8:	4413      	add	r3, r2
 80084ba:	b2db      	uxtb	r3, r3
 80084bc:	777b      	strb	r3, [r7, #29]
			ProductId[14] = (char)((TmpDWord >> 23) & 0x07f);
 80084be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80084c0:	0ddb      	lsrs	r3, r3, #23
 80084c2:	b2db      	uxtb	r3, r3
 80084c4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80084c8:	b2db      	uxtb	r3, r3
 80084ca:	77bb      	strb	r3, [r7, #30]
			ProductId[15] = (char)((TmpDWord >> 16) & 0x07f);
 80084cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80084ce:	0c1b      	lsrs	r3, r3, #16
 80084d0:	b2db      	uxtb	r3, r3
 80084d2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80084d6:	b2db      	uxtb	r3, r3
 80084d8:	77fb      	strb	r3, [r7, #31]
			ProductId[16] = (char)((TmpDWord >> 9) & 0x07f);
 80084da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80084dc:	0a5b      	lsrs	r3, r3, #9
 80084de:	b2db      	uxtb	r3, r3
 80084e0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80084e4:	b2db      	uxtb	r3, r3
 80084e6:	f887 3020 	strb.w	r3, [r7, #32]
			ProductId[17] = (char)((TmpDWord >> 2) & 0x07f);
 80084ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80084ec:	089b      	lsrs	r3, r3, #2
 80084ee:	b2db      	uxtb	r3, r3
 80084f0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80084f4:	b2db      	uxtb	r3, r3
 80084f6:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
			ProductId[18] = '\0';
 80084fa:	2300      	movs	r3, #0
 80084fc:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22

		}

		if (((option & 4) == 4) &&
 8008500:	78fb      	ldrb	r3, [r7, #3]
 8008502:	f003 0304 	and.w	r3, r3, #4
 8008506:	2b00      	cmp	r3, #0
 8008508:	f000 80f1 	beq.w	80086ee <VL53L0X_get_info_from_device+0x798>
			((ReadDataFromDeviceDone & 4) == 0)) {
 800850c:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8008510:	f003 0304 	and.w	r3, r3, #4
		if (((option & 4) == 4) &&
 8008514:	2b00      	cmp	r3, #0
 8008516:	f040 80ea 	bne.w	80086ee <VL53L0X_get_info_from_device+0x798>

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x7B);
 800851a:	227b      	movs	r2, #123	; 0x7b
 800851c:	2194      	movs	r1, #148	; 0x94
 800851e:	6878      	ldr	r0, [r7, #4]
 8008520:	f001 ffd4 	bl	800a4cc <VL53L0X_WrByte>
 8008524:	4603      	mov	r3, r0
 8008526:	461a      	mov	r2, r3
 8008528:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800852c:	4313      	orrs	r3, r2
 800852e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 8008532:	6878      	ldr	r0, [r7, #4]
 8008534:	f7ff fccc 	bl	8007ed0 <VL53L0X_device_read_strobe>
 8008538:	4603      	mov	r3, r0
 800853a:	461a      	mov	r2, r3
 800853c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008540:	4313      	orrs	r3, r2
 8008542:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &PartUIDUpper);
 8008546:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800854a:	461a      	mov	r2, r3
 800854c:	2190      	movs	r1, #144	; 0x90
 800854e:	6878      	ldr	r0, [r7, #4]
 8008550:	f002 f8a0 	bl	800a694 <VL53L0X_RdDWord>
 8008554:	4603      	mov	r3, r0
 8008556:	461a      	mov	r2, r3
 8008558:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800855c:	4313      	orrs	r3, r2
 800855e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x7C);
 8008562:	227c      	movs	r2, #124	; 0x7c
 8008564:	2194      	movs	r1, #148	; 0x94
 8008566:	6878      	ldr	r0, [r7, #4]
 8008568:	f001 ffb0 	bl	800a4cc <VL53L0X_WrByte>
 800856c:	4603      	mov	r3, r0
 800856e:	461a      	mov	r2, r3
 8008570:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008574:	4313      	orrs	r3, r2
 8008576:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 800857a:	6878      	ldr	r0, [r7, #4]
 800857c:	f7ff fca8 	bl	8007ed0 <VL53L0X_device_read_strobe>
 8008580:	4603      	mov	r3, r0
 8008582:	461a      	mov	r2, r3
 8008584:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008588:	4313      	orrs	r3, r2
 800858a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &PartUIDLower);
 800858e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8008592:	461a      	mov	r2, r3
 8008594:	2190      	movs	r1, #144	; 0x90
 8008596:	6878      	ldr	r0, [r7, #4]
 8008598:	f002 f87c 	bl	800a694 <VL53L0X_RdDWord>
 800859c:	4603      	mov	r3, r0
 800859e:	461a      	mov	r2, r3
 80085a0:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80085a4:	4313      	orrs	r3, r2
 80085a6:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x73);
 80085aa:	2273      	movs	r2, #115	; 0x73
 80085ac:	2194      	movs	r1, #148	; 0x94
 80085ae:	6878      	ldr	r0, [r7, #4]
 80085b0:	f001 ff8c 	bl	800a4cc <VL53L0X_WrByte>
 80085b4:	4603      	mov	r3, r0
 80085b6:	461a      	mov	r2, r3
 80085b8:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80085bc:	4313      	orrs	r3, r2
 80085be:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 80085c2:	6878      	ldr	r0, [r7, #4]
 80085c4:	f7ff fc84 	bl	8007ed0 <VL53L0X_device_read_strobe>
 80085c8:	4603      	mov	r3, r0
 80085ca:	461a      	mov	r2, r3
 80085cc:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80085d0:	4313      	orrs	r3, r2
 80085d2:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 80085d6:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80085da:	461a      	mov	r2, r3
 80085dc:	2190      	movs	r1, #144	; 0x90
 80085de:	6878      	ldr	r0, [r7, #4]
 80085e0:	f002 f858 	bl	800a694 <VL53L0X_RdDWord>
 80085e4:	4603      	mov	r3, r0
 80085e6:	461a      	mov	r2, r3
 80085e8:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80085ec:	4313      	orrs	r3, r2
 80085ee:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			SignalRateMeasFixed1104_400_mm = (TmpDWord &
				0x0000000ff) << 8;
 80085f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80085f4:	021b      	lsls	r3, r3, #8
			SignalRateMeasFixed1104_400_mm = (TmpDWord &
 80085f6:	b29b      	uxth	r3, r3
 80085f8:	653b      	str	r3, [r7, #80]	; 0x50

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x74);
 80085fa:	2274      	movs	r2, #116	; 0x74
 80085fc:	2194      	movs	r1, #148	; 0x94
 80085fe:	6878      	ldr	r0, [r7, #4]
 8008600:	f001 ff64 	bl	800a4cc <VL53L0X_WrByte>
 8008604:	4603      	mov	r3, r0
 8008606:	461a      	mov	r2, r3
 8008608:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800860c:	4313      	orrs	r3, r2
 800860e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 8008612:	6878      	ldr	r0, [r7, #4]
 8008614:	f7ff fc5c 	bl	8007ed0 <VL53L0X_device_read_strobe>
 8008618:	4603      	mov	r3, r0
 800861a:	461a      	mov	r2, r3
 800861c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008620:	4313      	orrs	r3, r2
 8008622:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 8008626:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800862a:	461a      	mov	r2, r3
 800862c:	2190      	movs	r1, #144	; 0x90
 800862e:	6878      	ldr	r0, [r7, #4]
 8008630:	f002 f830 	bl	800a694 <VL53L0X_RdDWord>
 8008634:	4603      	mov	r3, r0
 8008636:	461a      	mov	r2, r3
 8008638:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800863c:	4313      	orrs	r3, r2
 800863e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			SignalRateMeasFixed1104_400_mm |= ((TmpDWord &
				0xff000000) >> 24);
 8008642:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008644:	0e1b      	lsrs	r3, r3, #24
			SignalRateMeasFixed1104_400_mm |= ((TmpDWord &
 8008646:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8008648:	4313      	orrs	r3, r2
 800864a:	653b      	str	r3, [r7, #80]	; 0x50

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x75);
 800864c:	2275      	movs	r2, #117	; 0x75
 800864e:	2194      	movs	r1, #148	; 0x94
 8008650:	6878      	ldr	r0, [r7, #4]
 8008652:	f001 ff3b 	bl	800a4cc <VL53L0X_WrByte>
 8008656:	4603      	mov	r3, r0
 8008658:	461a      	mov	r2, r3
 800865a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800865e:	4313      	orrs	r3, r2
 8008660:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 8008664:	6878      	ldr	r0, [r7, #4]
 8008666:	f7ff fc33 	bl	8007ed0 <VL53L0X_device_read_strobe>
 800866a:	4603      	mov	r3, r0
 800866c:	461a      	mov	r2, r3
 800866e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008672:	4313      	orrs	r3, r2
 8008674:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 8008678:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800867c:	461a      	mov	r2, r3
 800867e:	2190      	movs	r1, #144	; 0x90
 8008680:	6878      	ldr	r0, [r7, #4]
 8008682:	f002 f807 	bl	800a694 <VL53L0X_RdDWord>
 8008686:	4603      	mov	r3, r0
 8008688:	461a      	mov	r2, r3
 800868a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800868e:	4313      	orrs	r3, r2
 8008690:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			DistMeasFixed1104_400_mm = (TmpDWord & 0x0000000ff)
							<< 8;
 8008694:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008696:	021b      	lsls	r3, r3, #8
			DistMeasFixed1104_400_mm = (TmpDWord & 0x0000000ff)
 8008698:	b29b      	uxth	r3, r3
 800869a:	657b      	str	r3, [r7, #84]	; 0x54

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x76);
 800869c:	2276      	movs	r2, #118	; 0x76
 800869e:	2194      	movs	r1, #148	; 0x94
 80086a0:	6878      	ldr	r0, [r7, #4]
 80086a2:	f001 ff13 	bl	800a4cc <VL53L0X_WrByte>
 80086a6:	4603      	mov	r3, r0
 80086a8:	461a      	mov	r2, r3
 80086aa:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80086ae:	4313      	orrs	r3, r2
 80086b0:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 80086b4:	6878      	ldr	r0, [r7, #4]
 80086b6:	f7ff fc0b 	bl	8007ed0 <VL53L0X_device_read_strobe>
 80086ba:	4603      	mov	r3, r0
 80086bc:	461a      	mov	r2, r3
 80086be:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80086c2:	4313      	orrs	r3, r2
 80086c4:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 80086c8:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80086cc:	461a      	mov	r2, r3
 80086ce:	2190      	movs	r1, #144	; 0x90
 80086d0:	6878      	ldr	r0, [r7, #4]
 80086d2:	f001 ffdf 	bl	800a694 <VL53L0X_RdDWord>
 80086d6:	4603      	mov	r3, r0
 80086d8:	461a      	mov	r2, r3
 80086da:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80086de:	4313      	orrs	r3, r2
 80086e0:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			DistMeasFixed1104_400_mm |= ((TmpDWord & 0xff000000)
							>> 24);
 80086e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80086e6:	0e1b      	lsrs	r3, r3, #24
			DistMeasFixed1104_400_mm |= ((TmpDWord & 0xff000000)
 80086e8:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80086ea:	4313      	orrs	r3, r2
 80086ec:	657b      	str	r3, [r7, #84]	; 0x54
		}

		Status |= VL53L0X_WrByte(Dev, 0x81, 0x00);
 80086ee:	2200      	movs	r2, #0
 80086f0:	2181      	movs	r1, #129	; 0x81
 80086f2:	6878      	ldr	r0, [r7, #4]
 80086f4:	f001 feea 	bl	800a4cc <VL53L0X_WrByte>
 80086f8:	4603      	mov	r3, r0
 80086fa:	461a      	mov	r2, r3
 80086fc:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008700:	4313      	orrs	r3, r2
 8008702:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x06);
 8008706:	2206      	movs	r2, #6
 8008708:	21ff      	movs	r1, #255	; 0xff
 800870a:	6878      	ldr	r0, [r7, #4]
 800870c:	f001 fede 	bl	800a4cc <VL53L0X_WrByte>
 8008710:	4603      	mov	r3, r0
 8008712:	461a      	mov	r2, r3
 8008714:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008718:	4313      	orrs	r3, r2
 800871a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_RdByte(Dev, 0x83, &byte);
 800871e:	f107 0337 	add.w	r3, r7, #55	; 0x37
 8008722:	461a      	mov	r2, r3
 8008724:	2183      	movs	r1, #131	; 0x83
 8008726:	6878      	ldr	r0, [r7, #4]
 8008728:	f001 ff52 	bl	800a5d0 <VL53L0X_RdByte>
 800872c:	4603      	mov	r3, r0
 800872e:	461a      	mov	r2, r3
 8008730:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008734:	4313      	orrs	r3, r2
 8008736:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0x83, byte&0xfb);
 800873a:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800873e:	f023 0304 	bic.w	r3, r3, #4
 8008742:	b2db      	uxtb	r3, r3
 8008744:	461a      	mov	r2, r3
 8008746:	2183      	movs	r1, #131	; 0x83
 8008748:	6878      	ldr	r0, [r7, #4]
 800874a:	f001 febf 	bl	800a4cc <VL53L0X_WrByte>
 800874e:	4603      	mov	r3, r0
 8008750:	461a      	mov	r2, r3
 8008752:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008756:	4313      	orrs	r3, r2
 8008758:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 800875c:	2201      	movs	r2, #1
 800875e:	21ff      	movs	r1, #255	; 0xff
 8008760:	6878      	ldr	r0, [r7, #4]
 8008762:	f001 feb3 	bl	800a4cc <VL53L0X_WrByte>
 8008766:	4603      	mov	r3, r0
 8008768:	461a      	mov	r2, r3
 800876a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800876e:	4313      	orrs	r3, r2
 8008770:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0x00, 0x01);
 8008774:	2201      	movs	r2, #1
 8008776:	2100      	movs	r1, #0
 8008778:	6878      	ldr	r0, [r7, #4]
 800877a:	f001 fea7 	bl	800a4cc <VL53L0X_WrByte>
 800877e:	4603      	mov	r3, r0
 8008780:	461a      	mov	r2, r3
 8008782:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008786:	4313      	orrs	r3, r2
 8008788:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 800878c:	2200      	movs	r2, #0
 800878e:	21ff      	movs	r1, #255	; 0xff
 8008790:	6878      	ldr	r0, [r7, #4]
 8008792:	f001 fe9b 	bl	800a4cc <VL53L0X_WrByte>
 8008796:	4603      	mov	r3, r0
 8008798:	461a      	mov	r2, r3
 800879a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800879e:	4313      	orrs	r3, r2
 80087a0:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0x80, 0x00);
 80087a4:	2200      	movs	r2, #0
 80087a6:	2180      	movs	r1, #128	; 0x80
 80087a8:	6878      	ldr	r0, [r7, #4]
 80087aa:	f001 fe8f 	bl	800a4cc <VL53L0X_WrByte>
 80087ae:	4603      	mov	r3, r0
 80087b0:	461a      	mov	r2, r3
 80087b2:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80087b6:	4313      	orrs	r3, r2
 80087b8:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
	}

	if ((Status == VL53L0X_ERROR_NONE) &&
 80087bc:	f997 305f 	ldrsb.w	r3, [r7, #95]	; 0x5f
 80087c0:	2b00      	cmp	r3, #0
 80087c2:	f040 808f 	bne.w	80088e4 <VL53L0X_get_info_from_device+0x98e>
 80087c6:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80087ca:	2b07      	cmp	r3, #7
 80087cc:	f000 808a 	beq.w	80088e4 <VL53L0X_get_info_from_device+0x98e>
		(ReadDataFromDeviceDone != 7)) {
		/* Assign to variable if status is ok */
		if (((option & 1) == 1) &&
 80087d0:	78fb      	ldrb	r3, [r7, #3]
 80087d2:	f003 0301 	and.w	r3, r3, #1
 80087d6:	2b00      	cmp	r3, #0
 80087d8:	d024      	beq.n	8008824 <VL53L0X_get_info_from_device+0x8ce>
			((ReadDataFromDeviceDone & 1) == 0)) {
 80087da:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80087de:	f003 0301 	and.w	r3, r3, #1
		if (((option & 1) == 1) &&
 80087e2:	2b00      	cmp	r3, #0
 80087e4:	d11e      	bne.n	8008824 <VL53L0X_get_info_from_device+0x8ce>
			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 80087e6:	687b      	ldr	r3, [r7, #4]
 80087e8:	f897 205e 	ldrb.w	r2, [r7, #94]	; 0x5e
 80087ec:	f883 2113 	strb.w	r2, [r3, #275]	; 0x113
				ReferenceSpadCount, ReferenceSpadCount);

			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 80087f0:	687b      	ldr	r3, [r7, #4]
 80087f2:	f897 205d 	ldrb.w	r2, [r7, #93]	; 0x5d
 80087f6:	f883 2114 	strb.w	r2, [r3, #276]	; 0x114
				ReferenceSpadType, ReferenceSpadType);

			for (i = 0; i < VL53L0X_REF_SPAD_BUFFER_SIZE; i++) {
 80087fa:	2300      	movs	r3, #0
 80087fc:	64fb      	str	r3, [r7, #76]	; 0x4c
 80087fe:	e00e      	b.n	800881e <VL53L0X_get_info_from_device+0x8c8>
				Dev->Data.SpadData.RefGoodSpadMap[i] =
					NvmRefGoodSpadMap[i];
 8008800:	f107 0208 	add.w	r2, r7, #8
 8008804:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008806:	4413      	add	r3, r2
 8008808:	7819      	ldrb	r1, [r3, #0]
				Dev->Data.SpadData.RefGoodSpadMap[i] =
 800880a:	687a      	ldr	r2, [r7, #4]
 800880c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800880e:	4413      	add	r3, r2
 8008810:	f503 7395 	add.w	r3, r3, #298	; 0x12a
 8008814:	460a      	mov	r2, r1
 8008816:	701a      	strb	r2, [r3, #0]
			for (i = 0; i < VL53L0X_REF_SPAD_BUFFER_SIZE; i++) {
 8008818:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800881a:	3301      	adds	r3, #1
 800881c:	64fb      	str	r3, [r7, #76]	; 0x4c
 800881e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008820:	2b05      	cmp	r3, #5
 8008822:	dded      	ble.n	8008800 <VL53L0X_get_info_from_device+0x8aa>
			}
		}

		if (((option & 2) == 2) &&
 8008824:	78fb      	ldrb	r3, [r7, #3]
 8008826:	f003 0302 	and.w	r3, r3, #2
 800882a:	2b00      	cmp	r3, #0
 800882c:	d018      	beq.n	8008860 <VL53L0X_get_info_from_device+0x90a>
			((ReadDataFromDeviceDone & 2) == 0)) {
 800882e:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8008832:	f003 0302 	and.w	r3, r3, #2
		if (((option & 2) == 2) &&
 8008836:	2b00      	cmp	r3, #0
 8008838:	d112      	bne.n	8008860 <VL53L0X_get_info_from_device+0x90a>
			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800883a:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 800883e:	687b      	ldr	r3, [r7, #4]
 8008840:	f883 20f1 	strb.w	r2, [r3, #241]	; 0xf1
					ModuleId, ModuleId);

			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8008844:	f897 202e 	ldrb.w	r2, [r7, #46]	; 0x2e
 8008848:	687b      	ldr	r3, [r7, #4]
 800884a:	f883 20f2 	strb.w	r2, [r3, #242]	; 0xf2
					Revision, Revision);

			ProductId_tmp = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 800884e:	687b      	ldr	r3, [r7, #4]
 8008850:	33f3      	adds	r3, #243	; 0xf3
 8008852:	63bb      	str	r3, [r7, #56]	; 0x38
					ProductId);
			VL53L0X_COPYSTRING(ProductId_tmp, ProductId);
 8008854:	f107 0310 	add.w	r3, r7, #16
 8008858:	4619      	mov	r1, r3
 800885a:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800885c:	f002 fd4c 	bl	800b2f8 <strcpy>

		}

		if (((option & 4) == 4) &&
 8008860:	78fb      	ldrb	r3, [r7, #3]
 8008862:	f003 0304 	and.w	r3, r3, #4
 8008866:	2b00      	cmp	r3, #0
 8008868:	d030      	beq.n	80088cc <VL53L0X_get_info_from_device+0x976>
			((ReadDataFromDeviceDone & 4) == 0)) {
 800886a:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800886e:	f003 0304 	and.w	r3, r3, #4
		if (((option & 4) == 4) &&
 8008872:	2b00      	cmp	r3, #0
 8008874:	d12a      	bne.n	80088cc <VL53L0X_get_info_from_device+0x976>
			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8008876:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008878:	687b      	ldr	r3, [r7, #4]
 800887a:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
						PartUIDUpper, PartUIDUpper);

			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800887e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008880:	687b      	ldr	r3, [r7, #4]
 8008882:	f8c3 211c 	str.w	r2, [r3, #284]	; 0x11c
						PartUIDLower, PartUIDLower);

			SignalRateMeasFixed400mmFix =
 8008886:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008888:	025b      	lsls	r3, r3, #9
 800888a:	643b      	str	r3, [r7, #64]	; 0x40
				VL53L0X_FIXPOINT97TOFIXPOINT1616(
					SignalRateMeasFixed1104_400_mm);

			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800888c:	687b      	ldr	r3, [r7, #4]
 800888e:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8008890:	f8c3 2120 	str.w	r2, [r3, #288]	; 0x120
				SignalRateMeasFixed400mm,
				SignalRateMeasFixed400mmFix);

			OffsetMicroMeters = 0;
 8008894:	2300      	movs	r3, #0
 8008896:	f8a7 305a 	strh.w	r3, [r7, #90]	; 0x5a
			if (DistMeasFixed1104_400_mm != 0) {
 800889a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800889c:	2b00      	cmp	r3, #0
 800889e:	d011      	beq.n	80088c4 <VL53L0X_get_info_from_device+0x96e>
					OffsetFixed1104_mm =
 80088a0:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80088a2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80088a4:	1ad3      	subs	r3, r2, r3
 80088a6:	64bb      	str	r3, [r7, #72]	; 0x48
						DistMeasFixed1104_400_mm -
						DistMeasTgtFixed1104_mm;
					OffsetMicroMeters = (OffsetFixed1104_mm
						* 1000) >> 4;
 80088a8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80088aa:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80088ae:	fb02 f303 	mul.w	r3, r2, r3
 80088b2:	091b      	lsrs	r3, r3, #4
					OffsetMicroMeters = (OffsetFixed1104_mm
 80088b4:	f8a7 305a 	strh.w	r3, [r7, #90]	; 0x5a
					OffsetMicroMeters *= -1;
 80088b8:	f8b7 305a 	ldrh.w	r3, [r7, #90]	; 0x5a
 80088bc:	425b      	negs	r3, r3
 80088be:	b29b      	uxth	r3, r3
 80088c0:	f8a7 305a 	strh.w	r3, [r7, #90]	; 0x5a
			}

			PALDevDataSet(Dev,
 80088c4:	f9b7 205a 	ldrsh.w	r2, [r7, #90]	; 0x5a
 80088c8:	687b      	ldr	r3, [r7, #4]
 80088ca:	60da      	str	r2, [r3, #12]
				Part2PartOffsetAdjustmentNVMMicroMeter,
				OffsetMicroMeters);
		}
		byte = (uint8_t)(ReadDataFromDeviceDone|option);
 80088cc:	f897 203f 	ldrb.w	r2, [r7, #63]	; 0x3f
 80088d0:	78fb      	ldrb	r3, [r7, #3]
 80088d2:	4313      	orrs	r3, r2
 80088d4:	b2db      	uxtb	r3, r3
 80088d6:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, ReadDataFromDeviceDone,
 80088da:	f897 2037 	ldrb.w	r2, [r7, #55]	; 0x37
 80088de:	687b      	ldr	r3, [r7, #4]
 80088e0:	f883 20f0 	strb.w	r2, [r3, #240]	; 0xf0
				byte);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 80088e4:	f997 305f 	ldrsb.w	r3, [r7, #95]	; 0x5f
}
 80088e8:	4618      	mov	r0, r3
 80088ea:	3760      	adds	r7, #96	; 0x60
 80088ec:	46bd      	mov	sp, r7
 80088ee:	bd80      	pop	{r7, pc}

080088f0 <VL53L0X_calc_macro_period_ps>:


uint32_t VL53L0X_calc_macro_period_ps(VL53L0X_DEV Dev, uint8_t vcsel_period_pclks)
{
 80088f0:	b480      	push	{r7}
 80088f2:	b087      	sub	sp, #28
 80088f4:	af00      	add	r7, sp, #0
 80088f6:	6078      	str	r0, [r7, #4]
 80088f8:	460b      	mov	r3, r1
 80088fa:	70fb      	strb	r3, [r7, #3]
	LOG_FUNCTION_START("");

	/* The above calculation will produce rounding errors,
	   therefore set fixed value
	*/
	PLL_period_ps = 1655;
 80088fc:	f240 6277 	movw	r2, #1655	; 0x677
 8008900:	f04f 0300 	mov.w	r3, #0
 8008904:	e9c7 2304 	strd	r2, r3, [r7, #16]

	macro_period_vclks = 2304;
 8008908:	f44f 6310 	mov.w	r3, #2304	; 0x900
 800890c:	60fb      	str	r3, [r7, #12]
	macro_period_ps = (uint32_t)(macro_period_vclks
			* vcsel_period_pclks * PLL_period_ps);
 800890e:	78fb      	ldrb	r3, [r7, #3]
 8008910:	68fa      	ldr	r2, [r7, #12]
 8008912:	fb02 f303 	mul.w	r3, r2, r3
	macro_period_ps = (uint32_t)(macro_period_vclks
 8008916:	693a      	ldr	r2, [r7, #16]
 8008918:	fb02 f303 	mul.w	r3, r2, r3
 800891c:	60bb      	str	r3, [r7, #8]

	LOG_FUNCTION_END("");
	return macro_period_ps;
 800891e:	68bb      	ldr	r3, [r7, #8]
}
 8008920:	4618      	mov	r0, r3
 8008922:	371c      	adds	r7, #28
 8008924:	46bd      	mov	sp, r7
 8008926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800892a:	4770      	bx	lr

0800892c <VL53L0X_encode_timeout>:

uint16_t VL53L0X_encode_timeout(uint32_t timeout_macro_clks)
{
 800892c:	b480      	push	{r7}
 800892e:	b087      	sub	sp, #28
 8008930:	af00      	add	r7, sp, #0
 8008932:	6078      	str	r0, [r7, #4]
	/*!
	 * Encode timeout in macro periods in (LSByte * 2^MSByte) + 1 format
	 */

	uint16_t encoded_timeout = 0;
 8008934:	2300      	movs	r3, #0
 8008936:	82fb      	strh	r3, [r7, #22]
	uint32_t ls_byte = 0;
 8008938:	2300      	movs	r3, #0
 800893a:	613b      	str	r3, [r7, #16]
	uint16_t ms_byte = 0;
 800893c:	2300      	movs	r3, #0
 800893e:	81fb      	strh	r3, [r7, #14]

	if (timeout_macro_clks > 0) {
 8008940:	687b      	ldr	r3, [r7, #4]
 8008942:	2b00      	cmp	r3, #0
 8008944:	d017      	beq.n	8008976 <VL53L0X_encode_timeout+0x4a>
		ls_byte = timeout_macro_clks - 1;
 8008946:	687b      	ldr	r3, [r7, #4]
 8008948:	3b01      	subs	r3, #1
 800894a:	613b      	str	r3, [r7, #16]

		while ((ls_byte & 0xFFFFFF00) > 0) {
 800894c:	e005      	b.n	800895a <VL53L0X_encode_timeout+0x2e>
			ls_byte = ls_byte >> 1;
 800894e:	693b      	ldr	r3, [r7, #16]
 8008950:	085b      	lsrs	r3, r3, #1
 8008952:	613b      	str	r3, [r7, #16]
			ms_byte++;
 8008954:	89fb      	ldrh	r3, [r7, #14]
 8008956:	3301      	adds	r3, #1
 8008958:	81fb      	strh	r3, [r7, #14]
		while ((ls_byte & 0xFFFFFF00) > 0) {
 800895a:	693b      	ldr	r3, [r7, #16]
 800895c:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8008960:	2b00      	cmp	r3, #0
 8008962:	d1f4      	bne.n	800894e <VL53L0X_encode_timeout+0x22>
		}

		encoded_timeout = (ms_byte << 8)
 8008964:	89fb      	ldrh	r3, [r7, #14]
 8008966:	021b      	lsls	r3, r3, #8
 8008968:	b29a      	uxth	r2, r3
				+ (uint16_t) (ls_byte & 0x000000FF);
 800896a:	693b      	ldr	r3, [r7, #16]
 800896c:	b29b      	uxth	r3, r3
 800896e:	b2db      	uxtb	r3, r3
 8008970:	b29b      	uxth	r3, r3
		encoded_timeout = (ms_byte << 8)
 8008972:	4413      	add	r3, r2
 8008974:	82fb      	strh	r3, [r7, #22]
	}

	return encoded_timeout;
 8008976:	8afb      	ldrh	r3, [r7, #22]

}
 8008978:	4618      	mov	r0, r3
 800897a:	371c      	adds	r7, #28
 800897c:	46bd      	mov	sp, r7
 800897e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008982:	4770      	bx	lr

08008984 <VL53L0X_decode_timeout>:

uint32_t VL53L0X_decode_timeout(uint16_t encoded_timeout)
{
 8008984:	b480      	push	{r7}
 8008986:	b085      	sub	sp, #20
 8008988:	af00      	add	r7, sp, #0
 800898a:	4603      	mov	r3, r0
 800898c:	80fb      	strh	r3, [r7, #6]
	/*!
	 * Decode 16-bit timeout register value - format (LSByte * 2^MSByte) + 1
	 */

	uint32_t timeout_macro_clks = 0;
 800898e:	2300      	movs	r3, #0
 8008990:	60fb      	str	r3, [r7, #12]

	timeout_macro_clks = ((uint32_t) (encoded_timeout & 0x00FF)
 8008992:	88fb      	ldrh	r3, [r7, #6]
 8008994:	b2db      	uxtb	r3, r3
			<< (uint32_t) ((encoded_timeout & 0xFF00) >> 8)) + 1;
 8008996:	88fa      	ldrh	r2, [r7, #6]
 8008998:	0a12      	lsrs	r2, r2, #8
 800899a:	b292      	uxth	r2, r2
 800899c:	4093      	lsls	r3, r2
	timeout_macro_clks = ((uint32_t) (encoded_timeout & 0x00FF)
 800899e:	3301      	adds	r3, #1
 80089a0:	60fb      	str	r3, [r7, #12]

	return timeout_macro_clks;
 80089a2:	68fb      	ldr	r3, [r7, #12]
}
 80089a4:	4618      	mov	r0, r3
 80089a6:	3714      	adds	r7, #20
 80089a8:	46bd      	mov	sp, r7
 80089aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089ae:	4770      	bx	lr

080089b0 <VL53L0X_calc_timeout_mclks>:

/* To convert ms into register value */
uint32_t VL53L0X_calc_timeout_mclks(VL53L0X_DEV Dev,
		uint32_t timeout_period_us,
		uint8_t vcsel_period_pclks)
{
 80089b0:	b580      	push	{r7, lr}
 80089b2:	b088      	sub	sp, #32
 80089b4:	af00      	add	r7, sp, #0
 80089b6:	60f8      	str	r0, [r7, #12]
 80089b8:	60b9      	str	r1, [r7, #8]
 80089ba:	4613      	mov	r3, r2
 80089bc:	71fb      	strb	r3, [r7, #7]
	uint32_t macro_period_ps;
	uint32_t macro_period_ns;
	uint32_t timeout_period_mclks = 0;
 80089be:	2300      	movs	r3, #0
 80089c0:	61fb      	str	r3, [r7, #28]

	macro_period_ps = VL53L0X_calc_macro_period_ps(Dev, vcsel_period_pclks);
 80089c2:	79fb      	ldrb	r3, [r7, #7]
 80089c4:	4619      	mov	r1, r3
 80089c6:	68f8      	ldr	r0, [r7, #12]
 80089c8:	f7ff ff92 	bl	80088f0 <VL53L0X_calc_macro_period_ps>
 80089cc:	61b8      	str	r0, [r7, #24]
	macro_period_ns = (macro_period_ps + 500) / 1000;
 80089ce:	69bb      	ldr	r3, [r7, #24]
 80089d0:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 80089d4:	4a0a      	ldr	r2, [pc, #40]	; (8008a00 <VL53L0X_calc_timeout_mclks+0x50>)
 80089d6:	fba2 2303 	umull	r2, r3, r2, r3
 80089da:	099b      	lsrs	r3, r3, #6
 80089dc:	617b      	str	r3, [r7, #20]

	timeout_period_mclks =
		(uint32_t) (((timeout_period_us * 1000)
 80089de:	68bb      	ldr	r3, [r7, #8]
 80089e0:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80089e4:	fb02 f203 	mul.w	r2, r2, r3
		+ (macro_period_ns / 2)) / macro_period_ns);
 80089e8:	697b      	ldr	r3, [r7, #20]
 80089ea:	085b      	lsrs	r3, r3, #1
 80089ec:	441a      	add	r2, r3
	timeout_period_mclks =
 80089ee:	697b      	ldr	r3, [r7, #20]
 80089f0:	fbb2 f3f3 	udiv	r3, r2, r3
 80089f4:	61fb      	str	r3, [r7, #28]

    return timeout_period_mclks;
 80089f6:	69fb      	ldr	r3, [r7, #28]
}
 80089f8:	4618      	mov	r0, r3
 80089fa:	3720      	adds	r7, #32
 80089fc:	46bd      	mov	sp, r7
 80089fe:	bd80      	pop	{r7, pc}
 8008a00:	10624dd3 	.word	0x10624dd3

08008a04 <VL53L0X_calc_timeout_us>:

/* To convert register value into us */
uint32_t VL53L0X_calc_timeout_us(VL53L0X_DEV Dev,
		uint16_t timeout_period_mclks,
		uint8_t vcsel_period_pclks)
{
 8008a04:	b580      	push	{r7, lr}
 8008a06:	b086      	sub	sp, #24
 8008a08:	af00      	add	r7, sp, #0
 8008a0a:	6078      	str	r0, [r7, #4]
 8008a0c:	460b      	mov	r3, r1
 8008a0e:	807b      	strh	r3, [r7, #2]
 8008a10:	4613      	mov	r3, r2
 8008a12:	707b      	strb	r3, [r7, #1]
	uint32_t macro_period_ps;
	uint32_t macro_period_ns;
	uint32_t actual_timeout_period_us = 0;
 8008a14:	2300      	movs	r3, #0
 8008a16:	617b      	str	r3, [r7, #20]

	macro_period_ps = VL53L0X_calc_macro_period_ps(Dev, vcsel_period_pclks);
 8008a18:	787b      	ldrb	r3, [r7, #1]
 8008a1a:	4619      	mov	r1, r3
 8008a1c:	6878      	ldr	r0, [r7, #4]
 8008a1e:	f7ff ff67 	bl	80088f0 <VL53L0X_calc_macro_period_ps>
 8008a22:	6138      	str	r0, [r7, #16]
	macro_period_ns = (macro_period_ps + 500) / 1000;
 8008a24:	693b      	ldr	r3, [r7, #16]
 8008a26:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 8008a2a:	4a0a      	ldr	r2, [pc, #40]	; (8008a54 <VL53L0X_calc_timeout_us+0x50>)
 8008a2c:	fba2 2303 	umull	r2, r3, r2, r3
 8008a30:	099b      	lsrs	r3, r3, #6
 8008a32:	60fb      	str	r3, [r7, #12]

	actual_timeout_period_us =
		((timeout_period_mclks * macro_period_ns) + 500) / 1000;
 8008a34:	887b      	ldrh	r3, [r7, #2]
 8008a36:	68fa      	ldr	r2, [r7, #12]
 8008a38:	fb02 f303 	mul.w	r3, r2, r3
 8008a3c:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
	actual_timeout_period_us =
 8008a40:	4a04      	ldr	r2, [pc, #16]	; (8008a54 <VL53L0X_calc_timeout_us+0x50>)
 8008a42:	fba2 2303 	umull	r2, r3, r2, r3
 8008a46:	099b      	lsrs	r3, r3, #6
 8008a48:	617b      	str	r3, [r7, #20]

	return actual_timeout_period_us;
 8008a4a:	697b      	ldr	r3, [r7, #20]
}
 8008a4c:	4618      	mov	r0, r3
 8008a4e:	3718      	adds	r7, #24
 8008a50:	46bd      	mov	sp, r7
 8008a52:	bd80      	pop	{r7, pc}
 8008a54:	10624dd3 	.word	0x10624dd3

08008a58 <get_sequence_step_timeout>:


VL53L0X_Error get_sequence_step_timeout(VL53L0X_DEV Dev,
				VL53L0X_SequenceStepId SequenceStepId,
				uint32_t *pTimeOutMicroSecs)
{
 8008a58:	b580      	push	{r7, lr}
 8008a5a:	b08c      	sub	sp, #48	; 0x30
 8008a5c:	af00      	add	r7, sp, #0
 8008a5e:	60f8      	str	r0, [r7, #12]
 8008a60:	460b      	mov	r3, r1
 8008a62:	607a      	str	r2, [r7, #4]
 8008a64:	72fb      	strb	r3, [r7, #11]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8008a66:	2300      	movs	r3, #0
 8008a68:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	uint8_t CurrentVCSELPulsePeriodPClk;
	uint8_t EncodedTimeOutByte = 0;
 8008a6c:	2300      	movs	r3, #0
 8008a6e:	f887 3020 	strb.w	r3, [r7, #32]
	uint32_t TimeoutMicroSeconds = 0;
 8008a72:	2300      	movs	r3, #0
 8008a74:	62bb      	str	r3, [r7, #40]	; 0x28
	uint16_t PreRangeEncodedTimeOut = 0;
 8008a76:	2300      	movs	r3, #0
 8008a78:	83fb      	strh	r3, [r7, #30]
	uint16_t MsrcTimeOutMClks;
	uint16_t PreRangeTimeOutMClks;
	uint16_t FinalRangeTimeOutMClks = 0;
 8008a7a:	2300      	movs	r3, #0
 8008a7c:	84bb      	strh	r3, [r7, #36]	; 0x24
	uint16_t FinalRangeEncodedTimeOut;
	VL53L0X_SchedulerSequenceSteps_t SchedulerSequenceSteps;

	if ((SequenceStepId == VL53L0X_SEQUENCESTEP_TCC)	 ||
 8008a7e:	7afb      	ldrb	r3, [r7, #11]
 8008a80:	2b00      	cmp	r3, #0
 8008a82:	d005      	beq.n	8008a90 <get_sequence_step_timeout+0x38>
 8008a84:	7afb      	ldrb	r3, [r7, #11]
 8008a86:	2b01      	cmp	r3, #1
 8008a88:	d002      	beq.n	8008a90 <get_sequence_step_timeout+0x38>
		(SequenceStepId == VL53L0X_SEQUENCESTEP_DSS)	 ||
 8008a8a:	7afb      	ldrb	r3, [r7, #11]
 8008a8c:	2b02      	cmp	r3, #2
 8008a8e:	d128      	bne.n	8008ae2 <get_sequence_step_timeout+0x8a>
		(SequenceStepId == VL53L0X_SEQUENCESTEP_MSRC)) {

		Status = VL53L0X_GetVcselPulsePeriod(Dev,
 8008a90:	f107 0321 	add.w	r3, r7, #33	; 0x21
 8008a94:	461a      	mov	r2, r3
 8008a96:	2100      	movs	r1, #0
 8008a98:	68f8      	ldr	r0, [r7, #12]
 8008a9a:	f7fd fa6d 	bl	8005f78 <VL53L0X_GetVcselPulsePeriod>
 8008a9e:	4603      	mov	r3, r0
 8008aa0:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
					VL53L0X_VCSEL_PERIOD_PRE_RANGE,
					&CurrentVCSELPulsePeriodPClk);
		if (Status == VL53L0X_ERROR_NONE) {
 8008aa4:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8008aa8:	2b00      	cmp	r3, #0
 8008aaa:	d109      	bne.n	8008ac0 <get_sequence_step_timeout+0x68>
			Status = VL53L0X_RdByte(Dev,
 8008aac:	f107 0320 	add.w	r3, r7, #32
 8008ab0:	461a      	mov	r2, r3
 8008ab2:	2146      	movs	r1, #70	; 0x46
 8008ab4:	68f8      	ldr	r0, [r7, #12]
 8008ab6:	f001 fd8b 	bl	800a5d0 <VL53L0X_RdByte>
 8008aba:	4603      	mov	r3, r0
 8008abc:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
					VL53L0X_REG_MSRC_CONFIG_TIMEOUT_MACROP,
					&EncodedTimeOutByte);
		}
		MsrcTimeOutMClks = VL53L0X_decode_timeout(EncodedTimeOutByte);
 8008ac0:	f897 3020 	ldrb.w	r3, [r7, #32]
 8008ac4:	b29b      	uxth	r3, r3
 8008ac6:	4618      	mov	r0, r3
 8008ac8:	f7ff ff5c 	bl	8008984 <VL53L0X_decode_timeout>
 8008acc:	4603      	mov	r3, r0
 8008ace:	847b      	strh	r3, [r7, #34]	; 0x22

		TimeoutMicroSeconds = VL53L0X_calc_timeout_us(Dev,
 8008ad0:	f897 2021 	ldrb.w	r2, [r7, #33]	; 0x21
 8008ad4:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8008ad6:	4619      	mov	r1, r3
 8008ad8:	68f8      	ldr	r0, [r7, #12]
 8008ada:	f7ff ff93 	bl	8008a04 <VL53L0X_calc_timeout_us>
 8008ade:	62b8      	str	r0, [r7, #40]	; 0x28
 8008ae0:	e092      	b.n	8008c08 <get_sequence_step_timeout+0x1b0>
						MsrcTimeOutMClks,
						CurrentVCSELPulsePeriodPClk);
	} else if (SequenceStepId == VL53L0X_SEQUENCESTEP_PRE_RANGE) {
 8008ae2:	7afb      	ldrb	r3, [r7, #11]
 8008ae4:	2b03      	cmp	r3, #3
 8008ae6:	d135      	bne.n	8008b54 <get_sequence_step_timeout+0xfc>
		/* Retrieve PRE-RANGE VCSEL Period */
		Status = VL53L0X_GetVcselPulsePeriod(Dev,
 8008ae8:	f107 0321 	add.w	r3, r7, #33	; 0x21
 8008aec:	461a      	mov	r2, r3
 8008aee:	2100      	movs	r1, #0
 8008af0:	68f8      	ldr	r0, [r7, #12]
 8008af2:	f7fd fa41 	bl	8005f78 <VL53L0X_GetVcselPulsePeriod>
 8008af6:	4603      	mov	r3, r0
 8008af8:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
						VL53L0X_VCSEL_PERIOD_PRE_RANGE,
						&CurrentVCSELPulsePeriodPClk);

		/* Retrieve PRE-RANGE Timeout in Macro periods (MCLKS) */
		if (Status == VL53L0X_ERROR_NONE) {
 8008afc:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8008b00:	2b00      	cmp	r3, #0
 8008b02:	f040 8081 	bne.w	8008c08 <get_sequence_step_timeout+0x1b0>

			/* Retrieve PRE-RANGE VCSEL Period */
			Status = VL53L0X_GetVcselPulsePeriod(Dev,
 8008b06:	f107 0321 	add.w	r3, r7, #33	; 0x21
 8008b0a:	461a      	mov	r2, r3
 8008b0c:	2100      	movs	r1, #0
 8008b0e:	68f8      	ldr	r0, [r7, #12]
 8008b10:	f7fd fa32 	bl	8005f78 <VL53L0X_GetVcselPulsePeriod>
 8008b14:	4603      	mov	r3, r0
 8008b16:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
					VL53L0X_VCSEL_PERIOD_PRE_RANGE,
					&CurrentVCSELPulsePeriodPClk);

			if (Status == VL53L0X_ERROR_NONE) {
 8008b1a:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8008b1e:	2b00      	cmp	r3, #0
 8008b20:	d109      	bne.n	8008b36 <get_sequence_step_timeout+0xde>
				Status = VL53L0X_RdWord(Dev,
 8008b22:	f107 031e 	add.w	r3, r7, #30
 8008b26:	461a      	mov	r2, r3
 8008b28:	2151      	movs	r1, #81	; 0x51
 8008b2a:	68f8      	ldr	r0, [r7, #12]
 8008b2c:	f001 fd7a 	bl	800a624 <VL53L0X_RdWord>
 8008b30:	4603      	mov	r3, r0
 8008b32:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				VL53L0X_REG_PRE_RANGE_CONFIG_TIMEOUT_MACROP_HI,
				&PreRangeEncodedTimeOut);
			}

			PreRangeTimeOutMClks = VL53L0X_decode_timeout(
 8008b36:	8bfb      	ldrh	r3, [r7, #30]
 8008b38:	4618      	mov	r0, r3
 8008b3a:	f7ff ff23 	bl	8008984 <VL53L0X_decode_timeout>
 8008b3e:	4603      	mov	r3, r0
 8008b40:	84fb      	strh	r3, [r7, #38]	; 0x26
					PreRangeEncodedTimeOut);

			TimeoutMicroSeconds = VL53L0X_calc_timeout_us(Dev,
 8008b42:	f897 2021 	ldrb.w	r2, [r7, #33]	; 0x21
 8008b46:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8008b48:	4619      	mov	r1, r3
 8008b4a:	68f8      	ldr	r0, [r7, #12]
 8008b4c:	f7ff ff5a 	bl	8008a04 <VL53L0X_calc_timeout_us>
 8008b50:	62b8      	str	r0, [r7, #40]	; 0x28
 8008b52:	e059      	b.n	8008c08 <get_sequence_step_timeout+0x1b0>
					PreRangeTimeOutMClks,
					CurrentVCSELPulsePeriodPClk);
		}
	} else if (SequenceStepId == VL53L0X_SEQUENCESTEP_FINAL_RANGE) {
 8008b54:	7afb      	ldrb	r3, [r7, #11]
 8008b56:	2b04      	cmp	r3, #4
 8008b58:	d156      	bne.n	8008c08 <get_sequence_step_timeout+0x1b0>

		VL53L0X_GetSequenceStepEnables(Dev, &SchedulerSequenceSteps);
 8008b5a:	f107 0314 	add.w	r3, r7, #20
 8008b5e:	4619      	mov	r1, r3
 8008b60:	68f8      	ldr	r0, [r7, #12]
 8008b62:	f7fd fb15 	bl	8006190 <VL53L0X_GetSequenceStepEnables>
		PreRangeTimeOutMClks = 0;
 8008b66:	2300      	movs	r3, #0
 8008b68:	84fb      	strh	r3, [r7, #38]	; 0x26

		if (SchedulerSequenceSteps.PreRangeOn) {
 8008b6a:	7dfb      	ldrb	r3, [r7, #23]
 8008b6c:	2b00      	cmp	r3, #0
 8008b6e:	d01d      	beq.n	8008bac <get_sequence_step_timeout+0x154>
			/* Retrieve PRE-RANGE VCSEL Period */
			Status = VL53L0X_GetVcselPulsePeriod(Dev,
 8008b70:	f107 0321 	add.w	r3, r7, #33	; 0x21
 8008b74:	461a      	mov	r2, r3
 8008b76:	2100      	movs	r1, #0
 8008b78:	68f8      	ldr	r0, [r7, #12]
 8008b7a:	f7fd f9fd 	bl	8005f78 <VL53L0X_GetVcselPulsePeriod>
 8008b7e:	4603      	mov	r3, r0
 8008b80:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				VL53L0X_VCSEL_PERIOD_PRE_RANGE,
				&CurrentVCSELPulsePeriodPClk);

			/* Retrieve PRE-RANGE Timeout in Macro periods
			 * (MCLKS) */
			if (Status == VL53L0X_ERROR_NONE) {
 8008b84:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8008b88:	2b00      	cmp	r3, #0
 8008b8a:	d10f      	bne.n	8008bac <get_sequence_step_timeout+0x154>
				Status = VL53L0X_RdWord(Dev,
 8008b8c:	f107 031e 	add.w	r3, r7, #30
 8008b90:	461a      	mov	r2, r3
 8008b92:	2151      	movs	r1, #81	; 0x51
 8008b94:	68f8      	ldr	r0, [r7, #12]
 8008b96:	f001 fd45 	bl	800a624 <VL53L0X_RdWord>
 8008b9a:	4603      	mov	r3, r0
 8008b9c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				VL53L0X_REG_PRE_RANGE_CONFIG_TIMEOUT_MACROP_HI,
				&PreRangeEncodedTimeOut);
				PreRangeTimeOutMClks = VL53L0X_decode_timeout(
 8008ba0:	8bfb      	ldrh	r3, [r7, #30]
 8008ba2:	4618      	mov	r0, r3
 8008ba4:	f7ff feee 	bl	8008984 <VL53L0X_decode_timeout>
 8008ba8:	4603      	mov	r3, r0
 8008baa:	84fb      	strh	r3, [r7, #38]	; 0x26
						PreRangeEncodedTimeOut);
			}
		}

		if (Status == VL53L0X_ERROR_NONE) {
 8008bac:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8008bb0:	2b00      	cmp	r3, #0
 8008bb2:	d109      	bne.n	8008bc8 <get_sequence_step_timeout+0x170>
			/* Retrieve FINAL-RANGE VCSEL Period */
			Status = VL53L0X_GetVcselPulsePeriod(Dev,
 8008bb4:	f107 0321 	add.w	r3, r7, #33	; 0x21
 8008bb8:	461a      	mov	r2, r3
 8008bba:	2101      	movs	r1, #1
 8008bbc:	68f8      	ldr	r0, [r7, #12]
 8008bbe:	f7fd f9db 	bl	8005f78 <VL53L0X_GetVcselPulsePeriod>
 8008bc2:	4603      	mov	r3, r0
 8008bc4:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
					VL53L0X_VCSEL_PERIOD_FINAL_RANGE,
					&CurrentVCSELPulsePeriodPClk);
		}

		/* Retrieve FINAL-RANGE Timeout in Macro periods (MCLKS) */
		if (Status == VL53L0X_ERROR_NONE) {
 8008bc8:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8008bcc:	2b00      	cmp	r3, #0
 8008bce:	d10f      	bne.n	8008bf0 <get_sequence_step_timeout+0x198>
			Status = VL53L0X_RdWord(Dev,
 8008bd0:	f107 031c 	add.w	r3, r7, #28
 8008bd4:	461a      	mov	r2, r3
 8008bd6:	2171      	movs	r1, #113	; 0x71
 8008bd8:	68f8      	ldr	r0, [r7, #12]
 8008bda:	f001 fd23 	bl	800a624 <VL53L0X_RdWord>
 8008bde:	4603      	mov	r3, r0
 8008be0:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				VL53L0X_REG_FINAL_RANGE_CONFIG_TIMEOUT_MACROP_HI,
				&FinalRangeEncodedTimeOut);
			FinalRangeTimeOutMClks = VL53L0X_decode_timeout(
 8008be4:	8bbb      	ldrh	r3, [r7, #28]
 8008be6:	4618      	mov	r0, r3
 8008be8:	f7ff fecc 	bl	8008984 <VL53L0X_decode_timeout>
 8008bec:	4603      	mov	r3, r0
 8008bee:	84bb      	strh	r3, [r7, #36]	; 0x24
					FinalRangeEncodedTimeOut);
		}

		FinalRangeTimeOutMClks -= PreRangeTimeOutMClks;
 8008bf0:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8008bf2:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8008bf4:	1ad3      	subs	r3, r2, r3
 8008bf6:	84bb      	strh	r3, [r7, #36]	; 0x24
		TimeoutMicroSeconds = VL53L0X_calc_timeout_us(Dev,
 8008bf8:	f897 2021 	ldrb.w	r2, [r7, #33]	; 0x21
 8008bfc:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8008bfe:	4619      	mov	r1, r3
 8008c00:	68f8      	ldr	r0, [r7, #12]
 8008c02:	f7ff feff 	bl	8008a04 <VL53L0X_calc_timeout_us>
 8008c06:	62b8      	str	r0, [r7, #40]	; 0x28
						FinalRangeTimeOutMClks,
						CurrentVCSELPulsePeriodPClk);
	}

	*pTimeOutMicroSecs = TimeoutMicroSeconds;
 8008c08:	687b      	ldr	r3, [r7, #4]
 8008c0a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008c0c:	601a      	str	r2, [r3, #0]

	return Status;
 8008c0e:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
}
 8008c12:	4618      	mov	r0, r3
 8008c14:	3730      	adds	r7, #48	; 0x30
 8008c16:	46bd      	mov	sp, r7
 8008c18:	bd80      	pop	{r7, pc}

08008c1a <set_sequence_step_timeout>:


VL53L0X_Error set_sequence_step_timeout(VL53L0X_DEV Dev,
					VL53L0X_SequenceStepId SequenceStepId,
					uint32_t TimeOutMicroSecs)
{
 8008c1a:	b580      	push	{r7, lr}
 8008c1c:	b08a      	sub	sp, #40	; 0x28
 8008c1e:	af00      	add	r7, sp, #0
 8008c20:	60f8      	str	r0, [r7, #12]
 8008c22:	460b      	mov	r3, r1
 8008c24:	607a      	str	r2, [r7, #4]
 8008c26:	72fb      	strb	r3, [r7, #11]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8008c28:	2300      	movs	r3, #0
 8008c2a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	uint16_t MsrcRangeTimeOutMClks;
	uint32_t FinalRangeTimeOutMClks;
	uint16_t FinalRangeEncodedTimeOut;
	VL53L0X_SchedulerSequenceSteps_t SchedulerSequenceSteps;

	if ((SequenceStepId == VL53L0X_SEQUENCESTEP_TCC)	 ||
 8008c2e:	7afb      	ldrb	r3, [r7, #11]
 8008c30:	2b00      	cmp	r3, #0
 8008c32:	d005      	beq.n	8008c40 <set_sequence_step_timeout+0x26>
 8008c34:	7afb      	ldrb	r3, [r7, #11]
 8008c36:	2b01      	cmp	r3, #1
 8008c38:	d002      	beq.n	8008c40 <set_sequence_step_timeout+0x26>
		(SequenceStepId == VL53L0X_SEQUENCESTEP_DSS)	 ||
 8008c3a:	7afb      	ldrb	r3, [r7, #11]
 8008c3c:	2b02      	cmp	r3, #2
 8008c3e:	d138      	bne.n	8008cb2 <set_sequence_step_timeout+0x98>
		(SequenceStepId == VL53L0X_SEQUENCESTEP_MSRC)) {

		Status = VL53L0X_GetVcselPulsePeriod(Dev,
 8008c40:	f107 031b 	add.w	r3, r7, #27
 8008c44:	461a      	mov	r2, r3
 8008c46:	2100      	movs	r1, #0
 8008c48:	68f8      	ldr	r0, [r7, #12]
 8008c4a:	f7fd f995 	bl	8005f78 <VL53L0X_GetVcselPulsePeriod>
 8008c4e:	4603      	mov	r3, r0
 8008c50:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
					VL53L0X_VCSEL_PERIOD_PRE_RANGE,
					&CurrentVCSELPulsePeriodPClk);

		if (Status == VL53L0X_ERROR_NONE) {
 8008c54:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8008c58:	2b00      	cmp	r3, #0
 8008c5a:	d11a      	bne.n	8008c92 <set_sequence_step_timeout+0x78>
			MsrcRangeTimeOutMClks = VL53L0X_calc_timeout_mclks(Dev,
 8008c5c:	7efb      	ldrb	r3, [r7, #27]
 8008c5e:	461a      	mov	r2, r3
 8008c60:	6879      	ldr	r1, [r7, #4]
 8008c62:	68f8      	ldr	r0, [r7, #12]
 8008c64:	f7ff fea4 	bl	80089b0 <VL53L0X_calc_timeout_mclks>
 8008c68:	4603      	mov	r3, r0
 8008c6a:	83bb      	strh	r3, [r7, #28]
					TimeOutMicroSecs,
					(uint8_t)CurrentVCSELPulsePeriodPClk);

			if (MsrcRangeTimeOutMClks > 256)
 8008c6c:	8bbb      	ldrh	r3, [r7, #28]
 8008c6e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008c72:	d903      	bls.n	8008c7c <set_sequence_step_timeout+0x62>
				MsrcEncodedTimeOut = 255;
 8008c74:	23ff      	movs	r3, #255	; 0xff
 8008c76:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8008c7a:	e004      	b.n	8008c86 <set_sequence_step_timeout+0x6c>
			else
				MsrcEncodedTimeOut =
					(uint8_t)MsrcRangeTimeOutMClks - 1;
 8008c7c:	8bbb      	ldrh	r3, [r7, #28]
 8008c7e:	b2db      	uxtb	r3, r3
				MsrcEncodedTimeOut =
 8008c80:	3b01      	subs	r3, #1
 8008c82:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8008c86:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8008c8a:	b29a      	uxth	r2, r3
 8008c8c:	68fb      	ldr	r3, [r7, #12]
 8008c8e:	f8a3 20d8 	strh.w	r2, [r3, #216]	; 0xd8
				LastEncodedTimeout,
				MsrcEncodedTimeOut);
		}

		if (Status == VL53L0X_ERROR_NONE) {
 8008c92:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8008c96:	2b00      	cmp	r3, #0
 8008c98:	f040 80ab 	bne.w	8008df2 <set_sequence_step_timeout+0x1d8>
			Status = VL53L0X_WrByte(Dev,
 8008c9c:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8008ca0:	461a      	mov	r2, r3
 8008ca2:	2146      	movs	r1, #70	; 0x46
 8008ca4:	68f8      	ldr	r0, [r7, #12]
 8008ca6:	f001 fc11 	bl	800a4cc <VL53L0X_WrByte>
 8008caa:	4603      	mov	r3, r0
 8008cac:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
		if (Status == VL53L0X_ERROR_NONE) {
 8008cb0:	e09f      	b.n	8008df2 <set_sequence_step_timeout+0x1d8>
				VL53L0X_REG_MSRC_CONFIG_TIMEOUT_MACROP,
				MsrcEncodedTimeOut);
		}
	} else {

		if (SequenceStepId == VL53L0X_SEQUENCESTEP_PRE_RANGE) {
 8008cb2:	7afb      	ldrb	r3, [r7, #11]
 8008cb4:	2b03      	cmp	r3, #3
 8008cb6:	d135      	bne.n	8008d24 <set_sequence_step_timeout+0x10a>

			if (Status == VL53L0X_ERROR_NONE) {
 8008cb8:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8008cbc:	2b00      	cmp	r3, #0
 8008cbe:	d11b      	bne.n	8008cf8 <set_sequence_step_timeout+0xde>
				Status = VL53L0X_GetVcselPulsePeriod(Dev,
 8008cc0:	f107 031b 	add.w	r3, r7, #27
 8008cc4:	461a      	mov	r2, r3
 8008cc6:	2100      	movs	r1, #0
 8008cc8:	68f8      	ldr	r0, [r7, #12]
 8008cca:	f7fd f955 	bl	8005f78 <VL53L0X_GetVcselPulsePeriod>
 8008cce:	4603      	mov	r3, r0
 8008cd0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
						VL53L0X_VCSEL_PERIOD_PRE_RANGE,
						&CurrentVCSELPulsePeriodPClk);
				PreRangeTimeOutMClks =
					VL53L0X_calc_timeout_mclks(Dev,
 8008cd4:	7efb      	ldrb	r3, [r7, #27]
 8008cd6:	461a      	mov	r2, r3
 8008cd8:	6879      	ldr	r1, [r7, #4]
 8008cda:	68f8      	ldr	r0, [r7, #12]
 8008cdc:	f7ff fe68 	bl	80089b0 <VL53L0X_calc_timeout_mclks>
 8008ce0:	4603      	mov	r3, r0
				PreRangeTimeOutMClks =
 8008ce2:	84bb      	strh	r3, [r7, #36]	; 0x24
					TimeOutMicroSecs,
					(uint8_t)CurrentVCSELPulsePeriodPClk);
				PreRangeEncodedTimeOut = VL53L0X_encode_timeout(
 8008ce4:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8008ce6:	4618      	mov	r0, r3
 8008ce8:	f7ff fe20 	bl	800892c <VL53L0X_encode_timeout>
 8008cec:	4603      	mov	r3, r0
 8008cee:	833b      	strh	r3, [r7, #24]
					PreRangeTimeOutMClks);

				VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8008cf0:	8b3a      	ldrh	r2, [r7, #24]
 8008cf2:	68fb      	ldr	r3, [r7, #12]
 8008cf4:	f8a3 20d8 	strh.w	r2, [r3, #216]	; 0xd8
					LastEncodedTimeout,
					PreRangeEncodedTimeOut);
			}

			if (Status == VL53L0X_ERROR_NONE) {
 8008cf8:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8008cfc:	2b00      	cmp	r3, #0
 8008cfe:	d108      	bne.n	8008d12 <set_sequence_step_timeout+0xf8>
				Status = VL53L0X_WrWord(Dev,
 8008d00:	8b3b      	ldrh	r3, [r7, #24]
 8008d02:	461a      	mov	r2, r3
 8008d04:	2151      	movs	r1, #81	; 0x51
 8008d06:	68f8      	ldr	r0, [r7, #12]
 8008d08:	f001 fc04 	bl	800a514 <VL53L0X_WrWord>
 8008d0c:	4603      	mov	r3, r0
 8008d0e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_PRE_RANGE_CONFIG_TIMEOUT_MACROP_HI,
				PreRangeEncodedTimeOut);
			}

			if (Status == VL53L0X_ERROR_NONE) {
 8008d12:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8008d16:	2b00      	cmp	r3, #0
 8008d18:	d16b      	bne.n	8008df2 <set_sequence_step_timeout+0x1d8>
				VL53L0X_SETDEVICESPECIFICPARAMETER(
 8008d1a:	68fb      	ldr	r3, [r7, #12]
 8008d1c:	687a      	ldr	r2, [r7, #4]
 8008d1e:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
 8008d22:	e066      	b.n	8008df2 <set_sequence_step_timeout+0x1d8>
					Dev,
					PreRangeTimeoutMicroSecs,
					TimeOutMicroSecs);
			}
		} else if (SequenceStepId == VL53L0X_SEQUENCESTEP_FINAL_RANGE) {
 8008d24:	7afb      	ldrb	r3, [r7, #11]
 8008d26:	2b04      	cmp	r3, #4
 8008d28:	d160      	bne.n	8008dec <set_sequence_step_timeout+0x1d2>
			 * must be added. To do this both final and pre-range
			 * timeouts must be expressed in macro periods MClks
			 * because they have different vcsel periods.
			 */

			VL53L0X_GetSequenceStepEnables(Dev,
 8008d2a:	f107 0310 	add.w	r3, r7, #16
 8008d2e:	4619      	mov	r1, r3
 8008d30:	68f8      	ldr	r0, [r7, #12]
 8008d32:	f7fd fa2d 	bl	8006190 <VL53L0X_GetSequenceStepEnables>
					&SchedulerSequenceSteps);
			PreRangeTimeOutMClks = 0;
 8008d36:	2300      	movs	r3, #0
 8008d38:	84bb      	strh	r3, [r7, #36]	; 0x24
			if (SchedulerSequenceSteps.PreRangeOn) {
 8008d3a:	7cfb      	ldrb	r3, [r7, #19]
 8008d3c:	2b00      	cmp	r3, #0
 8008d3e:	d01d      	beq.n	8008d7c <set_sequence_step_timeout+0x162>

				/* Retrieve PRE-RANGE VCSEL Period */
				Status = VL53L0X_GetVcselPulsePeriod(Dev,
 8008d40:	f107 031b 	add.w	r3, r7, #27
 8008d44:	461a      	mov	r2, r3
 8008d46:	2100      	movs	r1, #0
 8008d48:	68f8      	ldr	r0, [r7, #12]
 8008d4a:	f7fd f915 	bl	8005f78 <VL53L0X_GetVcselPulsePeriod>
 8008d4e:	4603      	mov	r3, r0
 8008d50:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
					VL53L0X_VCSEL_PERIOD_PRE_RANGE,
					&CurrentVCSELPulsePeriodPClk);

				/* Retrieve PRE-RANGE Timeout in Macro periods
				 * (MCLKS) */
				if (Status == VL53L0X_ERROR_NONE) {
 8008d54:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8008d58:	2b00      	cmp	r3, #0
 8008d5a:	d10f      	bne.n	8008d7c <set_sequence_step_timeout+0x162>
					Status = VL53L0X_RdWord(Dev, 0x51,
 8008d5c:	f107 0318 	add.w	r3, r7, #24
 8008d60:	461a      	mov	r2, r3
 8008d62:	2151      	movs	r1, #81	; 0x51
 8008d64:	68f8      	ldr	r0, [r7, #12]
 8008d66:	f001 fc5d 	bl	800a624 <VL53L0X_RdWord>
 8008d6a:	4603      	mov	r3, r0
 8008d6c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
						&PreRangeEncodedTimeOut);
					PreRangeTimeOutMClks =
						VL53L0X_decode_timeout(
 8008d70:	8b3b      	ldrh	r3, [r7, #24]
 8008d72:	4618      	mov	r0, r3
 8008d74:	f7ff fe06 	bl	8008984 <VL53L0X_decode_timeout>
 8008d78:	4603      	mov	r3, r0
					PreRangeTimeOutMClks =
 8008d7a:	84bb      	strh	r3, [r7, #36]	; 0x24
			}

			/* Calculate FINAL RANGE Timeout in Macro Periods
			 * (MCLKS) and add PRE-RANGE value
			 */
			if (Status == VL53L0X_ERROR_NONE) {
 8008d7c:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8008d80:	2b00      	cmp	r3, #0
 8008d82:	d109      	bne.n	8008d98 <set_sequence_step_timeout+0x17e>

				Status = VL53L0X_GetVcselPulsePeriod(Dev,
 8008d84:	f107 031b 	add.w	r3, r7, #27
 8008d88:	461a      	mov	r2, r3
 8008d8a:	2101      	movs	r1, #1
 8008d8c:	68f8      	ldr	r0, [r7, #12]
 8008d8e:	f7fd f8f3 	bl	8005f78 <VL53L0X_GetVcselPulsePeriod>
 8008d92:	4603      	mov	r3, r0
 8008d94:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
						VL53L0X_VCSEL_PERIOD_FINAL_RANGE,
						&CurrentVCSELPulsePeriodPClk);
			}
			if (Status == VL53L0X_ERROR_NONE) {
 8008d98:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8008d9c:	2b00      	cmp	r3, #0
 8008d9e:	d128      	bne.n	8008df2 <set_sequence_step_timeout+0x1d8>

				FinalRangeTimeOutMClks =
					VL53L0X_calc_timeout_mclks(Dev,
 8008da0:	7efb      	ldrb	r3, [r7, #27]
 8008da2:	461a      	mov	r2, r3
 8008da4:	6879      	ldr	r1, [r7, #4]
 8008da6:	68f8      	ldr	r0, [r7, #12]
 8008da8:	f7ff fe02 	bl	80089b0 <VL53L0X_calc_timeout_mclks>
 8008dac:	6238      	str	r0, [r7, #32]
					TimeOutMicroSecs,
					(uint8_t) CurrentVCSELPulsePeriodPClk);

				FinalRangeTimeOutMClks += PreRangeTimeOutMClks;
 8008dae:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8008db0:	6a3a      	ldr	r2, [r7, #32]
 8008db2:	4413      	add	r3, r2
 8008db4:	623b      	str	r3, [r7, #32]

				FinalRangeEncodedTimeOut =
				VL53L0X_encode_timeout(FinalRangeTimeOutMClks);
 8008db6:	6a38      	ldr	r0, [r7, #32]
 8008db8:	f7ff fdb8 	bl	800892c <VL53L0X_encode_timeout>
 8008dbc:	4603      	mov	r3, r0
 8008dbe:	83fb      	strh	r3, [r7, #30]

				if (Status == VL53L0X_ERROR_NONE) {
 8008dc0:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8008dc4:	2b00      	cmp	r3, #0
 8008dc6:	d108      	bne.n	8008dda <set_sequence_step_timeout+0x1c0>
					Status = VL53L0X_WrWord(Dev, 0x71,
 8008dc8:	8bfb      	ldrh	r3, [r7, #30]
 8008dca:	461a      	mov	r2, r3
 8008dcc:	2171      	movs	r1, #113	; 0x71
 8008dce:	68f8      	ldr	r0, [r7, #12]
 8008dd0:	f001 fba0 	bl	800a514 <VL53L0X_WrWord>
 8008dd4:	4603      	mov	r3, r0
 8008dd6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
					FinalRangeEncodedTimeOut);
				}

				if (Status == VL53L0X_ERROR_NONE) {
 8008dda:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8008dde:	2b00      	cmp	r3, #0
 8008de0:	d107      	bne.n	8008df2 <set_sequence_step_timeout+0x1d8>
					VL53L0X_SETDEVICESPECIFICPARAMETER(
 8008de2:	68fb      	ldr	r3, [r7, #12]
 8008de4:	687a      	ldr	r2, [r7, #4]
 8008de6:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc
 8008dea:	e002      	b.n	8008df2 <set_sequence_step_timeout+0x1d8>
						FinalRangeTimeoutMicroSecs,
						TimeOutMicroSecs);
				}
			}
		} else
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 8008dec:	23fc      	movs	r3, #252	; 0xfc
 8008dee:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	}
	return Status;
 8008df2:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 8008df6:	4618      	mov	r0, r3
 8008df8:	3728      	adds	r7, #40	; 0x28
 8008dfa:	46bd      	mov	sp, r7
 8008dfc:	bd80      	pop	{r7, pc}

08008dfe <VL53L0X_set_vcsel_pulse_period>:

VL53L0X_Error VL53L0X_set_vcsel_pulse_period(VL53L0X_DEV Dev,
	VL53L0X_VcselPeriod VcselPeriodType, uint8_t VCSELPulsePeriodPCLK)
{
 8008dfe:	b580      	push	{r7, lr}
 8008e00:	b08a      	sub	sp, #40	; 0x28
 8008e02:	af00      	add	r7, sp, #0
 8008e04:	6078      	str	r0, [r7, #4]
 8008e06:	460b      	mov	r3, r1
 8008e08:	70fb      	strb	r3, [r7, #3]
 8008e0a:	4613      	mov	r3, r2
 8008e0c:	70bb      	strb	r3, [r7, #2]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8008e0e:	2300      	movs	r3, #0
 8008e10:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	uint8_t vcsel_period_reg;
	uint8_t MinPreVcselPeriodPCLK = 12;
 8008e14:	230c      	movs	r3, #12
 8008e16:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	uint8_t MaxPreVcselPeriodPCLK = 18;
 8008e1a:	2312      	movs	r3, #18
 8008e1c:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
	uint8_t MinFinalVcselPeriodPCLK = 8;
 8008e20:	2308      	movs	r3, #8
 8008e22:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
	uint8_t MaxFinalVcselPeriodPCLK = 14;
 8008e26:	230e      	movs	r3, #14
 8008e28:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
	uint32_t MeasurementTimingBudgetMicroSeconds;
	uint32_t FinalRangeTimeoutMicroSeconds;
	uint32_t PreRangeTimeoutMicroSeconds;
	uint32_t MsrcTimeoutMicroSeconds;
	uint8_t PhaseCalInt = 0;
 8008e2c:	2300      	movs	r3, #0
 8008e2e:	73fb      	strb	r3, [r7, #15]

	/* Check if valid clock period requested */

	if ((VCSELPulsePeriodPCLK % 2) != 0) {
 8008e30:	78bb      	ldrb	r3, [r7, #2]
 8008e32:	f003 0301 	and.w	r3, r3, #1
 8008e36:	b2db      	uxtb	r3, r3
 8008e38:	2b00      	cmp	r3, #0
 8008e3a:	d003      	beq.n	8008e44 <VL53L0X_set_vcsel_pulse_period+0x46>
		/* Value must be an even number */
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 8008e3c:	23fc      	movs	r3, #252	; 0xfc
 8008e3e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8008e42:	e020      	b.n	8008e86 <VL53L0X_set_vcsel_pulse_period+0x88>
	} else if (VcselPeriodType == VL53L0X_VCSEL_PERIOD_PRE_RANGE &&
 8008e44:	78fb      	ldrb	r3, [r7, #3]
 8008e46:	2b00      	cmp	r3, #0
 8008e48:	d10d      	bne.n	8008e66 <VL53L0X_set_vcsel_pulse_period+0x68>
 8008e4a:	78ba      	ldrb	r2, [r7, #2]
 8008e4c:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8008e50:	429a      	cmp	r2, r3
 8008e52:	d304      	bcc.n	8008e5e <VL53L0X_set_vcsel_pulse_period+0x60>
		(VCSELPulsePeriodPCLK < MinPreVcselPeriodPCLK ||
 8008e54:	78ba      	ldrb	r2, [r7, #2]
 8008e56:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8008e5a:	429a      	cmp	r2, r3
 8008e5c:	d903      	bls.n	8008e66 <VL53L0X_set_vcsel_pulse_period+0x68>
		VCSELPulsePeriodPCLK > MaxPreVcselPeriodPCLK)) {
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 8008e5e:	23fc      	movs	r3, #252	; 0xfc
 8008e60:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8008e64:	e00f      	b.n	8008e86 <VL53L0X_set_vcsel_pulse_period+0x88>
	} else if (VcselPeriodType == VL53L0X_VCSEL_PERIOD_FINAL_RANGE &&
 8008e66:	78fb      	ldrb	r3, [r7, #3]
 8008e68:	2b01      	cmp	r3, #1
 8008e6a:	d10c      	bne.n	8008e86 <VL53L0X_set_vcsel_pulse_period+0x88>
 8008e6c:	78ba      	ldrb	r2, [r7, #2]
 8008e6e:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8008e72:	429a      	cmp	r2, r3
 8008e74:	d304      	bcc.n	8008e80 <VL53L0X_set_vcsel_pulse_period+0x82>
		(VCSELPulsePeriodPCLK < MinFinalVcselPeriodPCLK ||
 8008e76:	78ba      	ldrb	r2, [r7, #2]
 8008e78:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8008e7c:	429a      	cmp	r2, r3
 8008e7e:	d902      	bls.n	8008e86 <VL53L0X_set_vcsel_pulse_period+0x88>
		 VCSELPulsePeriodPCLK > MaxFinalVcselPeriodPCLK)) {

		Status = VL53L0X_ERROR_INVALID_PARAMS;
 8008e80:	23fc      	movs	r3, #252	; 0xfc
 8008e82:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	}

	/* Apply specific settings for the requested clock period */

	if (Status != VL53L0X_ERROR_NONE)
 8008e86:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8008e8a:	2b00      	cmp	r3, #0
 8008e8c:	d002      	beq.n	8008e94 <VL53L0X_set_vcsel_pulse_period+0x96>
		return Status;
 8008e8e:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8008e92:	e239      	b.n	8009308 <VL53L0X_set_vcsel_pulse_period+0x50a>


	if (VcselPeriodType == VL53L0X_VCSEL_PERIOD_PRE_RANGE) {
 8008e94:	78fb      	ldrb	r3, [r7, #3]
 8008e96:	2b00      	cmp	r3, #0
 8008e98:	d150      	bne.n	8008f3c <VL53L0X_set_vcsel_pulse_period+0x13e>

		/* Set phase check limits */
		if (VCSELPulsePeriodPCLK == 12) {
 8008e9a:	78bb      	ldrb	r3, [r7, #2]
 8008e9c:	2b0c      	cmp	r3, #12
 8008e9e:	d110      	bne.n	8008ec2 <VL53L0X_set_vcsel_pulse_period+0xc4>

			Status = VL53L0X_WrByte(Dev,
 8008ea0:	2218      	movs	r2, #24
 8008ea2:	2157      	movs	r1, #87	; 0x57
 8008ea4:	6878      	ldr	r0, [r7, #4]
 8008ea6:	f001 fb11 	bl	800a4cc <VL53L0X_WrByte>
 8008eaa:	4603      	mov	r3, r0
 8008eac:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x18);
			Status = VL53L0X_WrByte(Dev,
 8008eb0:	2208      	movs	r2, #8
 8008eb2:	2156      	movs	r1, #86	; 0x56
 8008eb4:	6878      	ldr	r0, [r7, #4]
 8008eb6:	f001 fb09 	bl	800a4cc <VL53L0X_WrByte>
 8008eba:	4603      	mov	r3, r0
 8008ebc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8008ec0:	e17f      	b.n	80091c2 <VL53L0X_set_vcsel_pulse_period+0x3c4>
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);
		} else if (VCSELPulsePeriodPCLK == 14) {
 8008ec2:	78bb      	ldrb	r3, [r7, #2]
 8008ec4:	2b0e      	cmp	r3, #14
 8008ec6:	d110      	bne.n	8008eea <VL53L0X_set_vcsel_pulse_period+0xec>

			Status = VL53L0X_WrByte(Dev,
 8008ec8:	2230      	movs	r2, #48	; 0x30
 8008eca:	2157      	movs	r1, #87	; 0x57
 8008ecc:	6878      	ldr	r0, [r7, #4]
 8008ece:	f001 fafd 	bl	800a4cc <VL53L0X_WrByte>
 8008ed2:	4603      	mov	r3, r0
 8008ed4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x30);
			Status = VL53L0X_WrByte(Dev,
 8008ed8:	2208      	movs	r2, #8
 8008eda:	2156      	movs	r1, #86	; 0x56
 8008edc:	6878      	ldr	r0, [r7, #4]
 8008ede:	f001 faf5 	bl	800a4cc <VL53L0X_WrByte>
 8008ee2:	4603      	mov	r3, r0
 8008ee4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8008ee8:	e16b      	b.n	80091c2 <VL53L0X_set_vcsel_pulse_period+0x3c4>
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);
		} else if (VCSELPulsePeriodPCLK == 16) {
 8008eea:	78bb      	ldrb	r3, [r7, #2]
 8008eec:	2b10      	cmp	r3, #16
 8008eee:	d110      	bne.n	8008f12 <VL53L0X_set_vcsel_pulse_period+0x114>

			Status = VL53L0X_WrByte(Dev,
 8008ef0:	2240      	movs	r2, #64	; 0x40
 8008ef2:	2157      	movs	r1, #87	; 0x57
 8008ef4:	6878      	ldr	r0, [r7, #4]
 8008ef6:	f001 fae9 	bl	800a4cc <VL53L0X_WrByte>
 8008efa:	4603      	mov	r3, r0
 8008efc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x40);
			Status = VL53L0X_WrByte(Dev,
 8008f00:	2208      	movs	r2, #8
 8008f02:	2156      	movs	r1, #86	; 0x56
 8008f04:	6878      	ldr	r0, [r7, #4]
 8008f06:	f001 fae1 	bl	800a4cc <VL53L0X_WrByte>
 8008f0a:	4603      	mov	r3, r0
 8008f0c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8008f10:	e157      	b.n	80091c2 <VL53L0X_set_vcsel_pulse_period+0x3c4>
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);
		} else if (VCSELPulsePeriodPCLK == 18) {
 8008f12:	78bb      	ldrb	r3, [r7, #2]
 8008f14:	2b12      	cmp	r3, #18
 8008f16:	f040 8154 	bne.w	80091c2 <VL53L0X_set_vcsel_pulse_period+0x3c4>

			Status = VL53L0X_WrByte(Dev,
 8008f1a:	2250      	movs	r2, #80	; 0x50
 8008f1c:	2157      	movs	r1, #87	; 0x57
 8008f1e:	6878      	ldr	r0, [r7, #4]
 8008f20:	f001 fad4 	bl	800a4cc <VL53L0X_WrByte>
 8008f24:	4603      	mov	r3, r0
 8008f26:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x50);
			Status = VL53L0X_WrByte(Dev,
 8008f2a:	2208      	movs	r2, #8
 8008f2c:	2156      	movs	r1, #86	; 0x56
 8008f2e:	6878      	ldr	r0, [r7, #4]
 8008f30:	f001 facc 	bl	800a4cc <VL53L0X_WrByte>
 8008f34:	4603      	mov	r3, r0
 8008f36:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8008f3a:	e142      	b.n	80091c2 <VL53L0X_set_vcsel_pulse_period+0x3c4>
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);
		}
	} else if (VcselPeriodType == VL53L0X_VCSEL_PERIOD_FINAL_RANGE) {
 8008f3c:	78fb      	ldrb	r3, [r7, #3]
 8008f3e:	2b01      	cmp	r3, #1
 8008f40:	f040 813f 	bne.w	80091c2 <VL53L0X_set_vcsel_pulse_period+0x3c4>

		if (VCSELPulsePeriodPCLK == 8) {
 8008f44:	78bb      	ldrb	r3, [r7, #2]
 8008f46:	2b08      	cmp	r3, #8
 8008f48:	d14c      	bne.n	8008fe4 <VL53L0X_set_vcsel_pulse_period+0x1e6>

			Status = VL53L0X_WrByte(Dev,
 8008f4a:	2210      	movs	r2, #16
 8008f4c:	2148      	movs	r1, #72	; 0x48
 8008f4e:	6878      	ldr	r0, [r7, #4]
 8008f50:	f001 fabc 	bl	800a4cc <VL53L0X_WrByte>
 8008f54:	4603      	mov	r3, r0
 8008f56:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x10);
			Status = VL53L0X_WrByte(Dev,
 8008f5a:	2208      	movs	r2, #8
 8008f5c:	2147      	movs	r1, #71	; 0x47
 8008f5e:	6878      	ldr	r0, [r7, #4]
 8008f60:	f001 fab4 	bl	800a4cc <VL53L0X_WrByte>
 8008f64:	4603      	mov	r3, r0
 8008f66:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);

			Status |= VL53L0X_WrByte(Dev,
 8008f6a:	2202      	movs	r2, #2
 8008f6c:	2132      	movs	r1, #50	; 0x32
 8008f6e:	6878      	ldr	r0, [r7, #4]
 8008f70:	f001 faac 	bl	800a4cc <VL53L0X_WrByte>
 8008f74:	4603      	mov	r3, r0
 8008f76:	461a      	mov	r2, r3
 8008f78:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8008f7c:	4313      	orrs	r3, r2
 8008f7e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_GLOBAL_CONFIG_VCSEL_WIDTH, 0x02);
			Status |= VL53L0X_WrByte(Dev,
 8008f82:	220c      	movs	r2, #12
 8008f84:	2130      	movs	r1, #48	; 0x30
 8008f86:	6878      	ldr	r0, [r7, #4]
 8008f88:	f001 faa0 	bl	800a4cc <VL53L0X_WrByte>
 8008f8c:	4603      	mov	r3, r0
 8008f8e:	461a      	mov	r2, r3
 8008f90:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8008f94:	4313      	orrs	r3, r2
 8008f96:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_ALGO_PHASECAL_CONFIG_TIMEOUT, 0x0C);

			Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
 8008f9a:	2201      	movs	r2, #1
 8008f9c:	21ff      	movs	r1, #255	; 0xff
 8008f9e:	6878      	ldr	r0, [r7, #4]
 8008fa0:	f001 fa94 	bl	800a4cc <VL53L0X_WrByte>
 8008fa4:	4603      	mov	r3, r0
 8008fa6:	461a      	mov	r2, r3
 8008fa8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8008fac:	4313      	orrs	r3, r2
 8008fae:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			Status |= VL53L0X_WrByte(Dev,
 8008fb2:	2230      	movs	r2, #48	; 0x30
 8008fb4:	2130      	movs	r1, #48	; 0x30
 8008fb6:	6878      	ldr	r0, [r7, #4]
 8008fb8:	f001 fa88 	bl	800a4cc <VL53L0X_WrByte>
 8008fbc:	4603      	mov	r3, r0
 8008fbe:	461a      	mov	r2, r3
 8008fc0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8008fc4:	4313      	orrs	r3, r2
 8008fc6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_ALGO_PHASECAL_LIM,
				0x30);
			Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
 8008fca:	2200      	movs	r2, #0
 8008fcc:	21ff      	movs	r1, #255	; 0xff
 8008fce:	6878      	ldr	r0, [r7, #4]
 8008fd0:	f001 fa7c 	bl	800a4cc <VL53L0X_WrByte>
 8008fd4:	4603      	mov	r3, r0
 8008fd6:	461a      	mov	r2, r3
 8008fd8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8008fdc:	4313      	orrs	r3, r2
 8008fde:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8008fe2:	e0ee      	b.n	80091c2 <VL53L0X_set_vcsel_pulse_period+0x3c4>
		} else if (VCSELPulsePeriodPCLK == 10) {
 8008fe4:	78bb      	ldrb	r3, [r7, #2]
 8008fe6:	2b0a      	cmp	r3, #10
 8008fe8:	d14c      	bne.n	8009084 <VL53L0X_set_vcsel_pulse_period+0x286>

			Status = VL53L0X_WrByte(Dev,
 8008fea:	2228      	movs	r2, #40	; 0x28
 8008fec:	2148      	movs	r1, #72	; 0x48
 8008fee:	6878      	ldr	r0, [r7, #4]
 8008ff0:	f001 fa6c 	bl	800a4cc <VL53L0X_WrByte>
 8008ff4:	4603      	mov	r3, r0
 8008ff6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x28);
			Status = VL53L0X_WrByte(Dev,
 8008ffa:	2208      	movs	r2, #8
 8008ffc:	2147      	movs	r1, #71	; 0x47
 8008ffe:	6878      	ldr	r0, [r7, #4]
 8009000:	f001 fa64 	bl	800a4cc <VL53L0X_WrByte>
 8009004:	4603      	mov	r3, r0
 8009006:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);

			Status |= VL53L0X_WrByte(Dev,
 800900a:	2203      	movs	r2, #3
 800900c:	2132      	movs	r1, #50	; 0x32
 800900e:	6878      	ldr	r0, [r7, #4]
 8009010:	f001 fa5c 	bl	800a4cc <VL53L0X_WrByte>
 8009014:	4603      	mov	r3, r0
 8009016:	461a      	mov	r2, r3
 8009018:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800901c:	4313      	orrs	r3, r2
 800901e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_GLOBAL_CONFIG_VCSEL_WIDTH, 0x03);
			Status |= VL53L0X_WrByte(Dev,
 8009022:	2209      	movs	r2, #9
 8009024:	2130      	movs	r1, #48	; 0x30
 8009026:	6878      	ldr	r0, [r7, #4]
 8009028:	f001 fa50 	bl	800a4cc <VL53L0X_WrByte>
 800902c:	4603      	mov	r3, r0
 800902e:	461a      	mov	r2, r3
 8009030:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8009034:	4313      	orrs	r3, r2
 8009036:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_ALGO_PHASECAL_CONFIG_TIMEOUT, 0x09);

			Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
 800903a:	2201      	movs	r2, #1
 800903c:	21ff      	movs	r1, #255	; 0xff
 800903e:	6878      	ldr	r0, [r7, #4]
 8009040:	f001 fa44 	bl	800a4cc <VL53L0X_WrByte>
 8009044:	4603      	mov	r3, r0
 8009046:	461a      	mov	r2, r3
 8009048:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800904c:	4313      	orrs	r3, r2
 800904e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			Status |= VL53L0X_WrByte(Dev,
 8009052:	2220      	movs	r2, #32
 8009054:	2130      	movs	r1, #48	; 0x30
 8009056:	6878      	ldr	r0, [r7, #4]
 8009058:	f001 fa38 	bl	800a4cc <VL53L0X_WrByte>
 800905c:	4603      	mov	r3, r0
 800905e:	461a      	mov	r2, r3
 8009060:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8009064:	4313      	orrs	r3, r2
 8009066:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_ALGO_PHASECAL_LIM,
				0x20);
			Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
 800906a:	2200      	movs	r2, #0
 800906c:	21ff      	movs	r1, #255	; 0xff
 800906e:	6878      	ldr	r0, [r7, #4]
 8009070:	f001 fa2c 	bl	800a4cc <VL53L0X_WrByte>
 8009074:	4603      	mov	r3, r0
 8009076:	461a      	mov	r2, r3
 8009078:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800907c:	4313      	orrs	r3, r2
 800907e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8009082:	e09e      	b.n	80091c2 <VL53L0X_set_vcsel_pulse_period+0x3c4>
		} else if (VCSELPulsePeriodPCLK == 12) {
 8009084:	78bb      	ldrb	r3, [r7, #2]
 8009086:	2b0c      	cmp	r3, #12
 8009088:	d14c      	bne.n	8009124 <VL53L0X_set_vcsel_pulse_period+0x326>

			Status = VL53L0X_WrByte(Dev,
 800908a:	2238      	movs	r2, #56	; 0x38
 800908c:	2148      	movs	r1, #72	; 0x48
 800908e:	6878      	ldr	r0, [r7, #4]
 8009090:	f001 fa1c 	bl	800a4cc <VL53L0X_WrByte>
 8009094:	4603      	mov	r3, r0
 8009096:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x38);
			Status = VL53L0X_WrByte(Dev,
 800909a:	2208      	movs	r2, #8
 800909c:	2147      	movs	r1, #71	; 0x47
 800909e:	6878      	ldr	r0, [r7, #4]
 80090a0:	f001 fa14 	bl	800a4cc <VL53L0X_WrByte>
 80090a4:	4603      	mov	r3, r0
 80090a6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);

			Status |= VL53L0X_WrByte(Dev,
 80090aa:	2203      	movs	r2, #3
 80090ac:	2132      	movs	r1, #50	; 0x32
 80090ae:	6878      	ldr	r0, [r7, #4]
 80090b0:	f001 fa0c 	bl	800a4cc <VL53L0X_WrByte>
 80090b4:	4603      	mov	r3, r0
 80090b6:	461a      	mov	r2, r3
 80090b8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80090bc:	4313      	orrs	r3, r2
 80090be:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_GLOBAL_CONFIG_VCSEL_WIDTH, 0x03);
			Status |= VL53L0X_WrByte(Dev,
 80090c2:	2208      	movs	r2, #8
 80090c4:	2130      	movs	r1, #48	; 0x30
 80090c6:	6878      	ldr	r0, [r7, #4]
 80090c8:	f001 fa00 	bl	800a4cc <VL53L0X_WrByte>
 80090cc:	4603      	mov	r3, r0
 80090ce:	461a      	mov	r2, r3
 80090d0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80090d4:	4313      	orrs	r3, r2
 80090d6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_ALGO_PHASECAL_CONFIG_TIMEOUT, 0x08);

			Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
 80090da:	2201      	movs	r2, #1
 80090dc:	21ff      	movs	r1, #255	; 0xff
 80090de:	6878      	ldr	r0, [r7, #4]
 80090e0:	f001 f9f4 	bl	800a4cc <VL53L0X_WrByte>
 80090e4:	4603      	mov	r3, r0
 80090e6:	461a      	mov	r2, r3
 80090e8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80090ec:	4313      	orrs	r3, r2
 80090ee:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			Status |= VL53L0X_WrByte(Dev,
 80090f2:	2220      	movs	r2, #32
 80090f4:	2130      	movs	r1, #48	; 0x30
 80090f6:	6878      	ldr	r0, [r7, #4]
 80090f8:	f001 f9e8 	bl	800a4cc <VL53L0X_WrByte>
 80090fc:	4603      	mov	r3, r0
 80090fe:	461a      	mov	r2, r3
 8009100:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8009104:	4313      	orrs	r3, r2
 8009106:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_ALGO_PHASECAL_LIM,
				0x20);
			Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
 800910a:	2200      	movs	r2, #0
 800910c:	21ff      	movs	r1, #255	; 0xff
 800910e:	6878      	ldr	r0, [r7, #4]
 8009110:	f001 f9dc 	bl	800a4cc <VL53L0X_WrByte>
 8009114:	4603      	mov	r3, r0
 8009116:	461a      	mov	r2, r3
 8009118:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800911c:	4313      	orrs	r3, r2
 800911e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8009122:	e04e      	b.n	80091c2 <VL53L0X_set_vcsel_pulse_period+0x3c4>
		} else if (VCSELPulsePeriodPCLK == 14) {
 8009124:	78bb      	ldrb	r3, [r7, #2]
 8009126:	2b0e      	cmp	r3, #14
 8009128:	d14b      	bne.n	80091c2 <VL53L0X_set_vcsel_pulse_period+0x3c4>

			Status = VL53L0X_WrByte(Dev,
 800912a:	2248      	movs	r2, #72	; 0x48
 800912c:	2148      	movs	r1, #72	; 0x48
 800912e:	6878      	ldr	r0, [r7, #4]
 8009130:	f001 f9cc 	bl	800a4cc <VL53L0X_WrByte>
 8009134:	4603      	mov	r3, r0
 8009136:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x048);
			Status = VL53L0X_WrByte(Dev,
 800913a:	2208      	movs	r2, #8
 800913c:	2147      	movs	r1, #71	; 0x47
 800913e:	6878      	ldr	r0, [r7, #4]
 8009140:	f001 f9c4 	bl	800a4cc <VL53L0X_WrByte>
 8009144:	4603      	mov	r3, r0
 8009146:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);

			Status |= VL53L0X_WrByte(Dev,
 800914a:	2203      	movs	r2, #3
 800914c:	2132      	movs	r1, #50	; 0x32
 800914e:	6878      	ldr	r0, [r7, #4]
 8009150:	f001 f9bc 	bl	800a4cc <VL53L0X_WrByte>
 8009154:	4603      	mov	r3, r0
 8009156:	461a      	mov	r2, r3
 8009158:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800915c:	4313      	orrs	r3, r2
 800915e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_GLOBAL_CONFIG_VCSEL_WIDTH, 0x03);
			Status |= VL53L0X_WrByte(Dev,
 8009162:	2207      	movs	r2, #7
 8009164:	2130      	movs	r1, #48	; 0x30
 8009166:	6878      	ldr	r0, [r7, #4]
 8009168:	f001 f9b0 	bl	800a4cc <VL53L0X_WrByte>
 800916c:	4603      	mov	r3, r0
 800916e:	461a      	mov	r2, r3
 8009170:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8009174:	4313      	orrs	r3, r2
 8009176:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_ALGO_PHASECAL_CONFIG_TIMEOUT, 0x07);

			Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
 800917a:	2201      	movs	r2, #1
 800917c:	21ff      	movs	r1, #255	; 0xff
 800917e:	6878      	ldr	r0, [r7, #4]
 8009180:	f001 f9a4 	bl	800a4cc <VL53L0X_WrByte>
 8009184:	4603      	mov	r3, r0
 8009186:	461a      	mov	r2, r3
 8009188:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800918c:	4313      	orrs	r3, r2
 800918e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			Status |= VL53L0X_WrByte(Dev,
 8009192:	2220      	movs	r2, #32
 8009194:	2130      	movs	r1, #48	; 0x30
 8009196:	6878      	ldr	r0, [r7, #4]
 8009198:	f001 f998 	bl	800a4cc <VL53L0X_WrByte>
 800919c:	4603      	mov	r3, r0
 800919e:	461a      	mov	r2, r3
 80091a0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80091a4:	4313      	orrs	r3, r2
 80091a6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_ALGO_PHASECAL_LIM,
				0x20);
			Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
 80091aa:	2200      	movs	r2, #0
 80091ac:	21ff      	movs	r1, #255	; 0xff
 80091ae:	6878      	ldr	r0, [r7, #4]
 80091b0:	f001 f98c 	bl	800a4cc <VL53L0X_WrByte>
 80091b4:	4603      	mov	r3, r0
 80091b6:	461a      	mov	r2, r3
 80091b8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80091bc:	4313      	orrs	r3, r2
 80091be:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	}


	/* Re-calculate and apply timeouts, in macro periods */

	if (Status == VL53L0X_ERROR_NONE) {
 80091c2:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 80091c6:	2b00      	cmp	r3, #0
 80091c8:	d17f      	bne.n	80092ca <VL53L0X_set_vcsel_pulse_period+0x4cc>
		vcsel_period_reg = VL53L0X_encode_vcsel_period((uint8_t)
 80091ca:	78bb      	ldrb	r3, [r7, #2]
 80091cc:	4618      	mov	r0, r3
 80091ce:	f7fe fe38 	bl	8007e42 <VL53L0X_encode_vcsel_period>
 80091d2:	4603      	mov	r3, r0
 80091d4:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
		* using the new VCSEL period.
		*
		* For the MSRC timeout, the same applies - this timeout being
		* dependant on the pre-range vcsel period.
		*/
		switch (VcselPeriodType) {
 80091d8:	78fb      	ldrb	r3, [r7, #3]
 80091da:	2b00      	cmp	r3, #0
 80091dc:	d002      	beq.n	80091e4 <VL53L0X_set_vcsel_pulse_period+0x3e6>
 80091de:	2b01      	cmp	r3, #1
 80091e0:	d045      	beq.n	800926e <VL53L0X_set_vcsel_pulse_period+0x470>
 80091e2:	e06e      	b.n	80092c2 <VL53L0X_set_vcsel_pulse_period+0x4c4>
		case VL53L0X_VCSEL_PERIOD_PRE_RANGE:
			Status = get_sequence_step_timeout(Dev,
 80091e4:	f107 0314 	add.w	r3, r7, #20
 80091e8:	461a      	mov	r2, r3
 80091ea:	2103      	movs	r1, #3
 80091ec:	6878      	ldr	r0, [r7, #4]
 80091ee:	f7ff fc33 	bl	8008a58 <get_sequence_step_timeout>
 80091f2:	4603      	mov	r3, r0
 80091f4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_SEQUENCESTEP_PRE_RANGE,
				&PreRangeTimeoutMicroSeconds);

			if (Status == VL53L0X_ERROR_NONE)
 80091f8:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 80091fc:	2b00      	cmp	r3, #0
 80091fe:	d109      	bne.n	8009214 <VL53L0X_set_vcsel_pulse_period+0x416>
				Status = get_sequence_step_timeout(Dev,
 8009200:	f107 0310 	add.w	r3, r7, #16
 8009204:	461a      	mov	r2, r3
 8009206:	2102      	movs	r1, #2
 8009208:	6878      	ldr	r0, [r7, #4]
 800920a:	f7ff fc25 	bl	8008a58 <get_sequence_step_timeout>
 800920e:	4603      	mov	r3, r0
 8009210:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
					VL53L0X_SEQUENCESTEP_MSRC,
					&MsrcTimeoutMicroSeconds);

			if (Status == VL53L0X_ERROR_NONE)
 8009214:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8009218:	2b00      	cmp	r3, #0
 800921a:	d109      	bne.n	8009230 <VL53L0X_set_vcsel_pulse_period+0x432>
				Status = VL53L0X_WrByte(Dev,
 800921c:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8009220:	461a      	mov	r2, r3
 8009222:	2150      	movs	r1, #80	; 0x50
 8009224:	6878      	ldr	r0, [r7, #4]
 8009226:	f001 f951 	bl	800a4cc <VL53L0X_WrByte>
 800922a:	4603      	mov	r3, r0
 800922c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_PRE_RANGE_CONFIG_VCSEL_PERIOD,
					vcsel_period_reg);


			if (Status == VL53L0X_ERROR_NONE)
 8009230:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8009234:	2b00      	cmp	r3, #0
 8009236:	d108      	bne.n	800924a <VL53L0X_set_vcsel_pulse_period+0x44c>
				Status = set_sequence_step_timeout(Dev,
 8009238:	697b      	ldr	r3, [r7, #20]
 800923a:	461a      	mov	r2, r3
 800923c:	2103      	movs	r1, #3
 800923e:	6878      	ldr	r0, [r7, #4]
 8009240:	f7ff fceb 	bl	8008c1a <set_sequence_step_timeout>
 8009244:	4603      	mov	r3, r0
 8009246:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
					VL53L0X_SEQUENCESTEP_PRE_RANGE,
					PreRangeTimeoutMicroSeconds);


			if (Status == VL53L0X_ERROR_NONE)
 800924a:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800924e:	2b00      	cmp	r3, #0
 8009250:	d108      	bne.n	8009264 <VL53L0X_set_vcsel_pulse_period+0x466>
				Status = set_sequence_step_timeout(Dev,
 8009252:	693b      	ldr	r3, [r7, #16]
 8009254:	461a      	mov	r2, r3
 8009256:	2102      	movs	r1, #2
 8009258:	6878      	ldr	r0, [r7, #4]
 800925a:	f7ff fcde 	bl	8008c1a <set_sequence_step_timeout>
 800925e:	4603      	mov	r3, r0
 8009260:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
					VL53L0X_SEQUENCESTEP_MSRC,
					MsrcTimeoutMicroSeconds);

			VL53L0X_SETDEVICESPECIFICPARAMETER(
 8009264:	687b      	ldr	r3, [r7, #4]
 8009266:	78ba      	ldrb	r2, [r7, #2]
 8009268:	f883 20e8 	strb.w	r2, [r3, #232]	; 0xe8
				Dev,
				PreRangeVcselPulsePeriod,
				VCSELPulsePeriodPCLK);
			break;
 800926c:	e02e      	b.n	80092cc <VL53L0X_set_vcsel_pulse_period+0x4ce>
		case VL53L0X_VCSEL_PERIOD_FINAL_RANGE:
			Status = get_sequence_step_timeout(Dev,
 800926e:	f107 0318 	add.w	r3, r7, #24
 8009272:	461a      	mov	r2, r3
 8009274:	2104      	movs	r1, #4
 8009276:	6878      	ldr	r0, [r7, #4]
 8009278:	f7ff fbee 	bl	8008a58 <get_sequence_step_timeout>
 800927c:	4603      	mov	r3, r0
 800927e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_SEQUENCESTEP_FINAL_RANGE,
				&FinalRangeTimeoutMicroSeconds);

			if (Status == VL53L0X_ERROR_NONE)
 8009282:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8009286:	2b00      	cmp	r3, #0
 8009288:	d109      	bne.n	800929e <VL53L0X_set_vcsel_pulse_period+0x4a0>
				Status = VL53L0X_WrByte(Dev,
 800928a:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 800928e:	461a      	mov	r2, r3
 8009290:	2170      	movs	r1, #112	; 0x70
 8009292:	6878      	ldr	r0, [r7, #4]
 8009294:	f001 f91a 	bl	800a4cc <VL53L0X_WrByte>
 8009298:	4603      	mov	r3, r0
 800929a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VCSEL_PERIOD,
					vcsel_period_reg);


			if (Status == VL53L0X_ERROR_NONE)
 800929e:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 80092a2:	2b00      	cmp	r3, #0
 80092a4:	d108      	bne.n	80092b8 <VL53L0X_set_vcsel_pulse_period+0x4ba>
				Status = set_sequence_step_timeout(Dev,
 80092a6:	69bb      	ldr	r3, [r7, #24]
 80092a8:	461a      	mov	r2, r3
 80092aa:	2104      	movs	r1, #4
 80092ac:	6878      	ldr	r0, [r7, #4]
 80092ae:	f7ff fcb4 	bl	8008c1a <set_sequence_step_timeout>
 80092b2:	4603      	mov	r3, r0
 80092b4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
					VL53L0X_SEQUENCESTEP_FINAL_RANGE,
					FinalRangeTimeoutMicroSeconds);

			VL53L0X_SETDEVICESPECIFICPARAMETER(
 80092b8:	687b      	ldr	r3, [r7, #4]
 80092ba:	78ba      	ldrb	r2, [r7, #2]
 80092bc:	f883 20e0 	strb.w	r2, [r3, #224]	; 0xe0
				Dev,
				FinalRangeVcselPulsePeriod,
				VCSELPulsePeriodPCLK);
			break;
 80092c0:	e004      	b.n	80092cc <VL53L0X_set_vcsel_pulse_period+0x4ce>
		default:
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 80092c2:	23fc      	movs	r3, #252	; 0xfc
 80092c4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80092c8:	e000      	b.n	80092cc <VL53L0X_set_vcsel_pulse_period+0x4ce>
		}
	}
 80092ca:	bf00      	nop

	/* Finally, the timing budget must be re-applied */
	if (Status == VL53L0X_ERROR_NONE) {
 80092cc:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 80092d0:	2b00      	cmp	r3, #0
 80092d2:	d109      	bne.n	80092e8 <VL53L0X_set_vcsel_pulse_period+0x4ea>
		VL53L0X_GETPARAMETERFIELD(Dev,
 80092d4:	687b      	ldr	r3, [r7, #4]
 80092d6:	695b      	ldr	r3, [r3, #20]
 80092d8:	61fb      	str	r3, [r7, #28]
			MeasurementTimingBudgetMicroSeconds,
			MeasurementTimingBudgetMicroSeconds);

		Status = VL53L0X_SetMeasurementTimingBudgetMicroSeconds(Dev,
 80092da:	69f9      	ldr	r1, [r7, #28]
 80092dc:	6878      	ldr	r0, [r7, #4]
 80092de:	f7fc fe0d 	bl	8005efc <VL53L0X_SetMeasurementTimingBudgetMicroSeconds>
 80092e2:	4603      	mov	r3, r0
 80092e4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	}

	/* Perform the phase calibration. This is needed after changing on
	 * vcsel period.
	 * get_data_enable = 0, restore_config = 1 */
	if (Status == VL53L0X_ERROR_NONE)
 80092e8:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 80092ec:	2b00      	cmp	r3, #0
 80092ee:	d109      	bne.n	8009304 <VL53L0X_set_vcsel_pulse_period+0x506>
		Status = VL53L0X_perform_phase_calibration(
 80092f0:	f107 010f 	add.w	r1, r7, #15
 80092f4:	2301      	movs	r3, #1
 80092f6:	2200      	movs	r2, #0
 80092f8:	6878      	ldr	r0, [r7, #4]
 80092fa:	f7fe fcbd 	bl	8007c78 <VL53L0X_perform_phase_calibration>
 80092fe:	4603      	mov	r3, r0
 8009300:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			Dev, &PhaseCalInt, 0, 1);

	return Status;
 8009304:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 8009308:	4618      	mov	r0, r3
 800930a:	3728      	adds	r7, #40	; 0x28
 800930c:	46bd      	mov	sp, r7
 800930e:	bd80      	pop	{r7, pc}

08009310 <VL53L0X_get_vcsel_pulse_period>:

VL53L0X_Error VL53L0X_get_vcsel_pulse_period(VL53L0X_DEV Dev,
	VL53L0X_VcselPeriod VcselPeriodType, uint8_t *pVCSELPulsePeriodPCLK)
{
 8009310:	b580      	push	{r7, lr}
 8009312:	b086      	sub	sp, #24
 8009314:	af00      	add	r7, sp, #0
 8009316:	60f8      	str	r0, [r7, #12]
 8009318:	460b      	mov	r3, r1
 800931a:	607a      	str	r2, [r7, #4]
 800931c:	72fb      	strb	r3, [r7, #11]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800931e:	2300      	movs	r3, #0
 8009320:	75fb      	strb	r3, [r7, #23]
	uint8_t vcsel_period_reg;

	switch (VcselPeriodType) {
 8009322:	7afb      	ldrb	r3, [r7, #11]
 8009324:	2b00      	cmp	r3, #0
 8009326:	d002      	beq.n	800932e <VL53L0X_get_vcsel_pulse_period+0x1e>
 8009328:	2b01      	cmp	r3, #1
 800932a:	d00a      	beq.n	8009342 <VL53L0X_get_vcsel_pulse_period+0x32>
 800932c:	e013      	b.n	8009356 <VL53L0X_get_vcsel_pulse_period+0x46>
	case VL53L0X_VCSEL_PERIOD_PRE_RANGE:
		Status = VL53L0X_RdByte(Dev,
 800932e:	f107 0316 	add.w	r3, r7, #22
 8009332:	461a      	mov	r2, r3
 8009334:	2150      	movs	r1, #80	; 0x50
 8009336:	68f8      	ldr	r0, [r7, #12]
 8009338:	f001 f94a 	bl	800a5d0 <VL53L0X_RdByte>
 800933c:	4603      	mov	r3, r0
 800933e:	75fb      	strb	r3, [r7, #23]
			VL53L0X_REG_PRE_RANGE_CONFIG_VCSEL_PERIOD,
			&vcsel_period_reg);
	break;
 8009340:	e00b      	b.n	800935a <VL53L0X_get_vcsel_pulse_period+0x4a>
	case VL53L0X_VCSEL_PERIOD_FINAL_RANGE:
		Status = VL53L0X_RdByte(Dev,
 8009342:	f107 0316 	add.w	r3, r7, #22
 8009346:	461a      	mov	r2, r3
 8009348:	2170      	movs	r1, #112	; 0x70
 800934a:	68f8      	ldr	r0, [r7, #12]
 800934c:	f001 f940 	bl	800a5d0 <VL53L0X_RdByte>
 8009350:	4603      	mov	r3, r0
 8009352:	75fb      	strb	r3, [r7, #23]
			VL53L0X_REG_FINAL_RANGE_CONFIG_VCSEL_PERIOD,
			&vcsel_period_reg);
	break;
 8009354:	e001      	b.n	800935a <VL53L0X_get_vcsel_pulse_period+0x4a>
	default:
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 8009356:	23fc      	movs	r3, #252	; 0xfc
 8009358:	75fb      	strb	r3, [r7, #23]
	}

	if (Status == VL53L0X_ERROR_NONE)
 800935a:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800935e:	2b00      	cmp	r3, #0
 8009360:	d107      	bne.n	8009372 <VL53L0X_get_vcsel_pulse_period+0x62>
		*pVCSELPulsePeriodPCLK =
			VL53L0X_decode_vcsel_period(vcsel_period_reg);
 8009362:	7dbb      	ldrb	r3, [r7, #22]
 8009364:	4618      	mov	r0, r3
 8009366:	f7fe fd59 	bl	8007e1c <VL53L0X_decode_vcsel_period>
 800936a:	4603      	mov	r3, r0
 800936c:	461a      	mov	r2, r3
		*pVCSELPulsePeriodPCLK =
 800936e:	687b      	ldr	r3, [r7, #4]
 8009370:	701a      	strb	r2, [r3, #0]

	return Status;
 8009372:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8009376:	4618      	mov	r0, r3
 8009378:	3718      	adds	r7, #24
 800937a:	46bd      	mov	sp, r7
 800937c:	bd80      	pop	{r7, pc}

0800937e <VL53L0X_set_measurement_timing_budget_micro_seconds>:



VL53L0X_Error VL53L0X_set_measurement_timing_budget_micro_seconds(VL53L0X_DEV Dev,
		uint32_t MeasurementTimingBudgetMicroSeconds)
{
 800937e:	b580      	push	{r7, lr}
 8009380:	b092      	sub	sp, #72	; 0x48
 8009382:	af00      	add	r7, sp, #0
 8009384:	6078      	str	r0, [r7, #4]
 8009386:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8009388:	2300      	movs	r3, #0
 800938a:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
	uint32_t FinalRangeTimingBudgetMicroSeconds;
	VL53L0X_SchedulerSequenceSteps_t SchedulerSequenceSteps;
	uint32_t MsrcDccTccTimeoutMicroSeconds	= 2000;
 800938e:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8009392:	613b      	str	r3, [r7, #16]
	uint32_t StartOverheadMicroSeconds		= 1910;
 8009394:	f240 7376 	movw	r3, #1910	; 0x776
 8009398:	63fb      	str	r3, [r7, #60]	; 0x3c
	uint32_t EndOverheadMicroSeconds		= 960;
 800939a:	f44f 7370 	mov.w	r3, #960	; 0x3c0
 800939e:	63bb      	str	r3, [r7, #56]	; 0x38
	uint32_t MsrcOverheadMicroSeconds		= 660;
 80093a0:	f44f 7325 	mov.w	r3, #660	; 0x294
 80093a4:	637b      	str	r3, [r7, #52]	; 0x34
	uint32_t TccOverheadMicroSeconds		= 590;
 80093a6:	f240 234e 	movw	r3, #590	; 0x24e
 80093aa:	633b      	str	r3, [r7, #48]	; 0x30
	uint32_t DssOverheadMicroSeconds		= 690;
 80093ac:	f240 23b2 	movw	r3, #690	; 0x2b2
 80093b0:	62fb      	str	r3, [r7, #44]	; 0x2c
	uint32_t PreRangeOverheadMicroSeconds	= 660;
 80093b2:	f44f 7325 	mov.w	r3, #660	; 0x294
 80093b6:	62bb      	str	r3, [r7, #40]	; 0x28
	uint32_t FinalRangeOverheadMicroSeconds = 550;
 80093b8:	f240 2326 	movw	r3, #550	; 0x226
 80093bc:	627b      	str	r3, [r7, #36]	; 0x24
	uint32_t PreRangeTimeoutMicroSeconds	= 0;
 80093be:	2300      	movs	r3, #0
 80093c0:	60fb      	str	r3, [r7, #12]
	uint32_t cMinTimingBudgetMicroSeconds	= 20000;
 80093c2:	f644 6320 	movw	r3, #20000	; 0x4e20
 80093c6:	623b      	str	r3, [r7, #32]
	uint32_t SubTimeout = 0;
 80093c8:	2300      	movs	r3, #0
 80093ca:	61fb      	str	r3, [r7, #28]

	LOG_FUNCTION_START("");

	if (MeasurementTimingBudgetMicroSeconds
 80093cc:	683a      	ldr	r2, [r7, #0]
 80093ce:	6a3b      	ldr	r3, [r7, #32]
 80093d0:	429a      	cmp	r2, r3
 80093d2:	d205      	bcs.n	80093e0 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x62>
			< cMinTimingBudgetMicroSeconds) {
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 80093d4:	23fc      	movs	r3, #252	; 0xfc
 80093d6:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
		return Status;
 80093da:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
 80093de:	e0aa      	b.n	8009536 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1b8>
	}

	FinalRangeTimingBudgetMicroSeconds =
		MeasurementTimingBudgetMicroSeconds -
		(StartOverheadMicroSeconds + EndOverheadMicroSeconds);
 80093e0:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80093e2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80093e4:	4413      	add	r3, r2
	FinalRangeTimingBudgetMicroSeconds =
 80093e6:	683a      	ldr	r2, [r7, #0]
 80093e8:	1ad3      	subs	r3, r2, r3
 80093ea:	643b      	str	r3, [r7, #64]	; 0x40

	Status = VL53L0X_GetSequenceStepEnables(Dev, &SchedulerSequenceSteps);
 80093ec:	f107 0314 	add.w	r3, r7, #20
 80093f0:	4619      	mov	r1, r3
 80093f2:	6878      	ldr	r0, [r7, #4]
 80093f4:	f7fc fecc 	bl	8006190 <VL53L0X_GetSequenceStepEnables>
 80093f8:	4603      	mov	r3, r0
 80093fa:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47

	if (Status == VL53L0X_ERROR_NONE &&
 80093fe:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
 8009402:	2b00      	cmp	r3, #0
 8009404:	d15b      	bne.n	80094be <VL53L0X_set_measurement_timing_budget_micro_seconds+0x140>
		(SchedulerSequenceSteps.TccOn  ||
 8009406:	7d3b      	ldrb	r3, [r7, #20]
	if (Status == VL53L0X_ERROR_NONE &&
 8009408:	2b00      	cmp	r3, #0
 800940a:	d105      	bne.n	8009418 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x9a>
		SchedulerSequenceSteps.MsrcOn ||
 800940c:	7d7b      	ldrb	r3, [r7, #21]
		(SchedulerSequenceSteps.TccOn  ||
 800940e:	2b00      	cmp	r3, #0
 8009410:	d102      	bne.n	8009418 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x9a>
		SchedulerSequenceSteps.DssOn)) {
 8009412:	7dbb      	ldrb	r3, [r7, #22]
		SchedulerSequenceSteps.MsrcOn ||
 8009414:	2b00      	cmp	r3, #0
 8009416:	d052      	beq.n	80094be <VL53L0X_set_measurement_timing_budget_micro_seconds+0x140>

		/* TCC, MSRC and DSS all share the same timeout */
		Status = get_sequence_step_timeout(Dev,
 8009418:	f107 0310 	add.w	r3, r7, #16
 800941c:	461a      	mov	r2, r3
 800941e:	2102      	movs	r1, #2
 8009420:	6878      	ldr	r0, [r7, #4]
 8009422:	f7ff fb19 	bl	8008a58 <get_sequence_step_timeout>
 8009426:	4603      	mov	r3, r0
 8009428:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
					&MsrcDccTccTimeoutMicroSeconds);

		/* Subtract the TCC, MSRC and DSS timeouts if they are
		 * enabled. */

		if (Status != VL53L0X_ERROR_NONE)
 800942c:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
 8009430:	2b00      	cmp	r3, #0
 8009432:	d002      	beq.n	800943a <VL53L0X_set_measurement_timing_budget_micro_seconds+0xbc>
			return Status;
 8009434:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
 8009438:	e07d      	b.n	8009536 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1b8>

		/* TCC */
		if (SchedulerSequenceSteps.TccOn) {
 800943a:	7d3b      	ldrb	r3, [r7, #20]
 800943c:	2b00      	cmp	r3, #0
 800943e:	d00f      	beq.n	8009460 <VL53L0X_set_measurement_timing_budget_micro_seconds+0xe2>

			SubTimeout = MsrcDccTccTimeoutMicroSeconds
				+ TccOverheadMicroSeconds;
 8009440:	693b      	ldr	r3, [r7, #16]
			SubTimeout = MsrcDccTccTimeoutMicroSeconds
 8009442:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009444:	4413      	add	r3, r2
 8009446:	61fb      	str	r3, [r7, #28]

			if (SubTimeout <
 8009448:	69fa      	ldr	r2, [r7, #28]
 800944a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800944c:	429a      	cmp	r2, r3
 800944e:	d204      	bcs.n	800945a <VL53L0X_set_measurement_timing_budget_micro_seconds+0xdc>
				FinalRangeTimingBudgetMicroSeconds) {
				FinalRangeTimingBudgetMicroSeconds -=
 8009450:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8009452:	69fb      	ldr	r3, [r7, #28]
 8009454:	1ad3      	subs	r3, r2, r3
 8009456:	643b      	str	r3, [r7, #64]	; 0x40
 8009458:	e002      	b.n	8009460 <VL53L0X_set_measurement_timing_budget_micro_seconds+0xe2>
							SubTimeout;
			} else {
				/* Requested timeout too big. */
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 800945a:	23fc      	movs	r3, #252	; 0xfc
 800945c:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
			}
		}

		if (Status != VL53L0X_ERROR_NONE) {
 8009460:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
 8009464:	2b00      	cmp	r3, #0
 8009466:	d002      	beq.n	800946e <VL53L0X_set_measurement_timing_budget_micro_seconds+0xf0>
			LOG_FUNCTION_END(Status);
			return Status;
 8009468:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
 800946c:	e063      	b.n	8009536 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1b8>
		}

		/* DSS */
		if (SchedulerSequenceSteps.DssOn) {
 800946e:	7dbb      	ldrb	r3, [r7, #22]
 8009470:	2b00      	cmp	r3, #0
 8009472:	d011      	beq.n	8009498 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x11a>

			SubTimeout = 2 * (MsrcDccTccTimeoutMicroSeconds +
 8009474:	693a      	ldr	r2, [r7, #16]
 8009476:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009478:	4413      	add	r3, r2
 800947a:	005b      	lsls	r3, r3, #1
 800947c:	61fb      	str	r3, [r7, #28]
				DssOverheadMicroSeconds);

			if (SubTimeout < FinalRangeTimingBudgetMicroSeconds) {
 800947e:	69fa      	ldr	r2, [r7, #28]
 8009480:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009482:	429a      	cmp	r2, r3
 8009484:	d204      	bcs.n	8009490 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x112>
				FinalRangeTimingBudgetMicroSeconds
							-= SubTimeout;
 8009486:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8009488:	69fb      	ldr	r3, [r7, #28]
 800948a:	1ad3      	subs	r3, r2, r3
 800948c:	643b      	str	r3, [r7, #64]	; 0x40
 800948e:	e016      	b.n	80094be <VL53L0X_set_measurement_timing_budget_micro_seconds+0x140>
			} else {
				/* Requested timeout too big. */
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 8009490:	23fc      	movs	r3, #252	; 0xfc
 8009492:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 8009496:	e012      	b.n	80094be <VL53L0X_set_measurement_timing_budget_micro_seconds+0x140>
			}
		} else if (SchedulerSequenceSteps.MsrcOn) {
 8009498:	7d7b      	ldrb	r3, [r7, #21]
 800949a:	2b00      	cmp	r3, #0
 800949c:	d00f      	beq.n	80094be <VL53L0X_set_measurement_timing_budget_micro_seconds+0x140>
			/* MSRC */
			SubTimeout = MsrcDccTccTimeoutMicroSeconds +
 800949e:	693b      	ldr	r3, [r7, #16]
 80094a0:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80094a2:	4413      	add	r3, r2
 80094a4:	61fb      	str	r3, [r7, #28]
						MsrcOverheadMicroSeconds;

			if (SubTimeout < FinalRangeTimingBudgetMicroSeconds) {
 80094a6:	69fa      	ldr	r2, [r7, #28]
 80094a8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80094aa:	429a      	cmp	r2, r3
 80094ac:	d204      	bcs.n	80094b8 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x13a>
				FinalRangeTimingBudgetMicroSeconds
							-= SubTimeout;
 80094ae:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80094b0:	69fb      	ldr	r3, [r7, #28]
 80094b2:	1ad3      	subs	r3, r2, r3
 80094b4:	643b      	str	r3, [r7, #64]	; 0x40
 80094b6:	e002      	b.n	80094be <VL53L0X_set_measurement_timing_budget_micro_seconds+0x140>
			} else {
				/* Requested timeout too big. */
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 80094b8:	23fc      	movs	r3, #252	; 0xfc
 80094ba:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
			}
		}

	}

	if (Status != VL53L0X_ERROR_NONE) {
 80094be:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
 80094c2:	2b00      	cmp	r3, #0
 80094c4:	d002      	beq.n	80094cc <VL53L0X_set_measurement_timing_budget_micro_seconds+0x14e>
		LOG_FUNCTION_END(Status);
		return Status;
 80094c6:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
 80094ca:	e034      	b.n	8009536 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1b8>
	}

	if (SchedulerSequenceSteps.PreRangeOn) {
 80094cc:	7dfb      	ldrb	r3, [r7, #23]
 80094ce:	2b00      	cmp	r3, #0
 80094d0:	d019      	beq.n	8009506 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x188>

		/* Subtract the Pre-range timeout if enabled. */

		Status = get_sequence_step_timeout(Dev,
 80094d2:	f107 030c 	add.w	r3, r7, #12
 80094d6:	461a      	mov	r2, r3
 80094d8:	2103      	movs	r1, #3
 80094da:	6878      	ldr	r0, [r7, #4]
 80094dc:	f7ff fabc 	bl	8008a58 <get_sequence_step_timeout>
 80094e0:	4603      	mov	r3, r0
 80094e2:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
				VL53L0X_SEQUENCESTEP_PRE_RANGE,
				&PreRangeTimeoutMicroSeconds);

		SubTimeout = PreRangeTimeoutMicroSeconds +
 80094e6:	68fb      	ldr	r3, [r7, #12]
 80094e8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80094ea:	4413      	add	r3, r2
 80094ec:	61fb      	str	r3, [r7, #28]
				PreRangeOverheadMicroSeconds;

		if (SubTimeout < FinalRangeTimingBudgetMicroSeconds) {
 80094ee:	69fa      	ldr	r2, [r7, #28]
 80094f0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80094f2:	429a      	cmp	r2, r3
 80094f4:	d204      	bcs.n	8009500 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x182>
			FinalRangeTimingBudgetMicroSeconds -= SubTimeout;
 80094f6:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80094f8:	69fb      	ldr	r3, [r7, #28]
 80094fa:	1ad3      	subs	r3, r2, r3
 80094fc:	643b      	str	r3, [r7, #64]	; 0x40
 80094fe:	e002      	b.n	8009506 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x188>
		} else {
			/* Requested timeout too big. */
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 8009500:	23fc      	movs	r3, #252	; 0xfc
 8009502:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
		}
	}


	if (Status == VL53L0X_ERROR_NONE &&
 8009506:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
 800950a:	2b00      	cmp	r3, #0
 800950c:	d111      	bne.n	8009532 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1b4>
		SchedulerSequenceSteps.FinalRangeOn) {
 800950e:	7e3b      	ldrb	r3, [r7, #24]
	if (Status == VL53L0X_ERROR_NONE &&
 8009510:	2b00      	cmp	r3, #0
 8009512:	d00e      	beq.n	8009532 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1b4>

		FinalRangeTimingBudgetMicroSeconds -=
 8009514:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8009516:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009518:	1ad3      	subs	r3, r2, r3
 800951a:	643b      	str	r3, [r7, #64]	; 0x40
		 * budget and the sum of all other timeouts within the sequence.
		 * If there is no room for the final range timeout, then an error
		 * will be set. Otherwise the remaining time will be applied to
		 * the final range.
		 */
		Status = set_sequence_step_timeout(Dev,
 800951c:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800951e:	2104      	movs	r1, #4
 8009520:	6878      	ldr	r0, [r7, #4]
 8009522:	f7ff fb7a 	bl	8008c1a <set_sequence_step_timeout>
 8009526:	4603      	mov	r3, r0
 8009528:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
			VL53L0X_SEQUENCESTEP_FINAL_RANGE,
			FinalRangeTimingBudgetMicroSeconds);

		VL53L0X_SETPARAMETERFIELD(Dev,
 800952c:	687b      	ldr	r3, [r7, #4]
 800952e:	683a      	ldr	r2, [r7, #0]
 8009530:	615a      	str	r2, [r3, #20]
			MeasurementTimingBudgetMicroSeconds);
	}

	LOG_FUNCTION_END(Status);

	return Status;
 8009532:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
}
 8009536:	4618      	mov	r0, r3
 8009538:	3748      	adds	r7, #72	; 0x48
 800953a:	46bd      	mov	sp, r7
 800953c:	bd80      	pop	{r7, pc}

0800953e <VL53L0X_get_measurement_timing_budget_micro_seconds>:

VL53L0X_Error VL53L0X_get_measurement_timing_budget_micro_seconds(VL53L0X_DEV Dev,
		uint32_t *pMeasurementTimingBudgetMicroSeconds)
{
 800953e:	b580      	push	{r7, lr}
 8009540:	b090      	sub	sp, #64	; 0x40
 8009542:	af00      	add	r7, sp, #0
 8009544:	6078      	str	r0, [r7, #4]
 8009546:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8009548:	2300      	movs	r3, #0
 800954a:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	VL53L0X_SchedulerSequenceSteps_t SchedulerSequenceSteps;
	uint32_t FinalRangeTimeoutMicroSeconds;
	uint32_t MsrcDccTccTimeoutMicroSeconds	= 2000;
 800954e:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8009552:	613b      	str	r3, [r7, #16]
	uint32_t StartOverheadMicroSeconds		= 1910;
 8009554:	f240 7376 	movw	r3, #1910	; 0x776
 8009558:	63bb      	str	r3, [r7, #56]	; 0x38
	uint32_t EndOverheadMicroSeconds		= 960;
 800955a:	f44f 7370 	mov.w	r3, #960	; 0x3c0
 800955e:	637b      	str	r3, [r7, #52]	; 0x34
	uint32_t MsrcOverheadMicroSeconds		= 660;
 8009560:	f44f 7325 	mov.w	r3, #660	; 0x294
 8009564:	633b      	str	r3, [r7, #48]	; 0x30
	uint32_t TccOverheadMicroSeconds		= 590;
 8009566:	f240 234e 	movw	r3, #590	; 0x24e
 800956a:	62fb      	str	r3, [r7, #44]	; 0x2c
	uint32_t DssOverheadMicroSeconds		= 690;
 800956c:	f240 23b2 	movw	r3, #690	; 0x2b2
 8009570:	62bb      	str	r3, [r7, #40]	; 0x28
	uint32_t PreRangeOverheadMicroSeconds	= 660;
 8009572:	f44f 7325 	mov.w	r3, #660	; 0x294
 8009576:	627b      	str	r3, [r7, #36]	; 0x24
	uint32_t FinalRangeOverheadMicroSeconds = 550;
 8009578:	f240 2326 	movw	r3, #550	; 0x226
 800957c:	623b      	str	r3, [r7, #32]
	uint32_t PreRangeTimeoutMicroSeconds	= 0;
 800957e:	2300      	movs	r3, #0
 8009580:	60fb      	str	r3, [r7, #12]

	LOG_FUNCTION_START("");

	/* Start and end overhead times always present */
	*pMeasurementTimingBudgetMicroSeconds
		= StartOverheadMicroSeconds + EndOverheadMicroSeconds;
 8009582:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8009584:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009586:	441a      	add	r2, r3
 8009588:	683b      	ldr	r3, [r7, #0]
 800958a:	601a      	str	r2, [r3, #0]

	Status = VL53L0X_GetSequenceStepEnables(Dev, &SchedulerSequenceSteps);
 800958c:	f107 0318 	add.w	r3, r7, #24
 8009590:	4619      	mov	r1, r3
 8009592:	6878      	ldr	r0, [r7, #4]
 8009594:	f7fc fdfc 	bl	8006190 <VL53L0X_GetSequenceStepEnables>
 8009598:	4603      	mov	r3, r0
 800959a:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f

	if (Status != VL53L0X_ERROR_NONE) {
 800959e:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 80095a2:	2b00      	cmp	r3, #0
 80095a4:	d002      	beq.n	80095ac <VL53L0X_get_measurement_timing_budget_micro_seconds+0x6e>
		LOG_FUNCTION_END(Status);
		return Status;
 80095a6:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 80095aa:	e075      	b.n	8009698 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x15a>
	}


	if (SchedulerSequenceSteps.TccOn  ||
 80095ac:	7e3b      	ldrb	r3, [r7, #24]
 80095ae:	2b00      	cmp	r3, #0
 80095b0:	d105      	bne.n	80095be <VL53L0X_get_measurement_timing_budget_micro_seconds+0x80>
		SchedulerSequenceSteps.MsrcOn ||
 80095b2:	7e7b      	ldrb	r3, [r7, #25]
	if (SchedulerSequenceSteps.TccOn  ||
 80095b4:	2b00      	cmp	r3, #0
 80095b6:	d102      	bne.n	80095be <VL53L0X_get_measurement_timing_budget_micro_seconds+0x80>
		SchedulerSequenceSteps.DssOn) {
 80095b8:	7ebb      	ldrb	r3, [r7, #26]
		SchedulerSequenceSteps.MsrcOn ||
 80095ba:	2b00      	cmp	r3, #0
 80095bc:	d030      	beq.n	8009620 <VL53L0X_get_measurement_timing_budget_micro_seconds+0xe2>

		Status = get_sequence_step_timeout(Dev,
 80095be:	f107 0310 	add.w	r3, r7, #16
 80095c2:	461a      	mov	r2, r3
 80095c4:	2102      	movs	r1, #2
 80095c6:	6878      	ldr	r0, [r7, #4]
 80095c8:	f7ff fa46 	bl	8008a58 <get_sequence_step_timeout>
 80095cc:	4603      	mov	r3, r0
 80095ce:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
				VL53L0X_SEQUENCESTEP_MSRC,
				&MsrcDccTccTimeoutMicroSeconds);

		if (Status == VL53L0X_ERROR_NONE) {
 80095d2:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 80095d6:	2b00      	cmp	r3, #0
 80095d8:	d122      	bne.n	8009620 <VL53L0X_get_measurement_timing_budget_micro_seconds+0xe2>
			if (SchedulerSequenceSteps.TccOn) {
 80095da:	7e3b      	ldrb	r3, [r7, #24]
 80095dc:	2b00      	cmp	r3, #0
 80095de:	d007      	beq.n	80095f0 <VL53L0X_get_measurement_timing_budget_micro_seconds+0xb2>
				*pMeasurementTimingBudgetMicroSeconds +=
 80095e0:	683b      	ldr	r3, [r7, #0]
 80095e2:	681a      	ldr	r2, [r3, #0]
					MsrcDccTccTimeoutMicroSeconds +
 80095e4:	6939      	ldr	r1, [r7, #16]
 80095e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80095e8:	440b      	add	r3, r1
				*pMeasurementTimingBudgetMicroSeconds +=
 80095ea:	441a      	add	r2, r3
 80095ec:	683b      	ldr	r3, [r7, #0]
 80095ee:	601a      	str	r2, [r3, #0]
					TccOverheadMicroSeconds;
			}

			if (SchedulerSequenceSteps.DssOn) {
 80095f0:	7ebb      	ldrb	r3, [r7, #26]
 80095f2:	2b00      	cmp	r3, #0
 80095f4:	d009      	beq.n	800960a <VL53L0X_get_measurement_timing_budget_micro_seconds+0xcc>
				*pMeasurementTimingBudgetMicroSeconds +=
 80095f6:	683b      	ldr	r3, [r7, #0]
 80095f8:	681a      	ldr	r2, [r3, #0]
				2 * (MsrcDccTccTimeoutMicroSeconds +
 80095fa:	6939      	ldr	r1, [r7, #16]
 80095fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80095fe:	440b      	add	r3, r1
 8009600:	005b      	lsls	r3, r3, #1
				*pMeasurementTimingBudgetMicroSeconds +=
 8009602:	441a      	add	r2, r3
 8009604:	683b      	ldr	r3, [r7, #0]
 8009606:	601a      	str	r2, [r3, #0]
 8009608:	e00a      	b.n	8009620 <VL53L0X_get_measurement_timing_budget_micro_seconds+0xe2>
					DssOverheadMicroSeconds);
			} else if (SchedulerSequenceSteps.MsrcOn) {
 800960a:	7e7b      	ldrb	r3, [r7, #25]
 800960c:	2b00      	cmp	r3, #0
 800960e:	d007      	beq.n	8009620 <VL53L0X_get_measurement_timing_budget_micro_seconds+0xe2>
				*pMeasurementTimingBudgetMicroSeconds +=
 8009610:	683b      	ldr	r3, [r7, #0]
 8009612:	681a      	ldr	r2, [r3, #0]
					MsrcDccTccTimeoutMicroSeconds +
 8009614:	6939      	ldr	r1, [r7, #16]
 8009616:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009618:	440b      	add	r3, r1
				*pMeasurementTimingBudgetMicroSeconds +=
 800961a:	441a      	add	r2, r3
 800961c:	683b      	ldr	r3, [r7, #0]
 800961e:	601a      	str	r2, [r3, #0]
					MsrcOverheadMicroSeconds;
			}
		}
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8009620:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 8009624:	2b00      	cmp	r3, #0
 8009626:	d114      	bne.n	8009652 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x114>
		if (SchedulerSequenceSteps.PreRangeOn) {
 8009628:	7efb      	ldrb	r3, [r7, #27]
 800962a:	2b00      	cmp	r3, #0
 800962c:	d011      	beq.n	8009652 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x114>
			Status = get_sequence_step_timeout(Dev,
 800962e:	f107 030c 	add.w	r3, r7, #12
 8009632:	461a      	mov	r2, r3
 8009634:	2103      	movs	r1, #3
 8009636:	6878      	ldr	r0, [r7, #4]
 8009638:	f7ff fa0e 	bl	8008a58 <get_sequence_step_timeout>
 800963c:	4603      	mov	r3, r0
 800963e:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
				VL53L0X_SEQUENCESTEP_PRE_RANGE,
				&PreRangeTimeoutMicroSeconds);
			*pMeasurementTimingBudgetMicroSeconds +=
 8009642:	683b      	ldr	r3, [r7, #0]
 8009644:	681a      	ldr	r2, [r3, #0]
				PreRangeTimeoutMicroSeconds +
 8009646:	68f9      	ldr	r1, [r7, #12]
 8009648:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800964a:	440b      	add	r3, r1
			*pMeasurementTimingBudgetMicroSeconds +=
 800964c:	441a      	add	r2, r3
 800964e:	683b      	ldr	r3, [r7, #0]
 8009650:	601a      	str	r2, [r3, #0]
				PreRangeOverheadMicroSeconds;
		}
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8009652:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 8009656:	2b00      	cmp	r3, #0
 8009658:	d114      	bne.n	8009684 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x146>
		if (SchedulerSequenceSteps.FinalRangeOn) {
 800965a:	7f3b      	ldrb	r3, [r7, #28]
 800965c:	2b00      	cmp	r3, #0
 800965e:	d011      	beq.n	8009684 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x146>
			Status = get_sequence_step_timeout(Dev,
 8009660:	f107 0314 	add.w	r3, r7, #20
 8009664:	461a      	mov	r2, r3
 8009666:	2104      	movs	r1, #4
 8009668:	6878      	ldr	r0, [r7, #4]
 800966a:	f7ff f9f5 	bl	8008a58 <get_sequence_step_timeout>
 800966e:	4603      	mov	r3, r0
 8009670:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
					VL53L0X_SEQUENCESTEP_FINAL_RANGE,
					&FinalRangeTimeoutMicroSeconds);
			*pMeasurementTimingBudgetMicroSeconds +=
 8009674:	683b      	ldr	r3, [r7, #0]
 8009676:	681a      	ldr	r2, [r3, #0]
				(FinalRangeTimeoutMicroSeconds +
 8009678:	6979      	ldr	r1, [r7, #20]
 800967a:	6a3b      	ldr	r3, [r7, #32]
 800967c:	440b      	add	r3, r1
			*pMeasurementTimingBudgetMicroSeconds +=
 800967e:	441a      	add	r2, r3
 8009680:	683b      	ldr	r3, [r7, #0]
 8009682:	601a      	str	r2, [r3, #0]
				FinalRangeOverheadMicroSeconds);
		}
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8009684:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 8009688:	2b00      	cmp	r3, #0
 800968a:	d103      	bne.n	8009694 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x156>
		VL53L0X_SETPARAMETERFIELD(Dev,
 800968c:	683b      	ldr	r3, [r7, #0]
 800968e:	681a      	ldr	r2, [r3, #0]
 8009690:	687b      	ldr	r3, [r7, #4]
 8009692:	615a      	str	r2, [r3, #20]
			MeasurementTimingBudgetMicroSeconds,
			*pMeasurementTimingBudgetMicroSeconds);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8009694:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
}
 8009698:	4618      	mov	r0, r3
 800969a:	3740      	adds	r7, #64	; 0x40
 800969c:	46bd      	mov	sp, r7
 800969e:	bd80      	pop	{r7, pc}

080096a0 <VL53L0X_load_tuning_settings>:



VL53L0X_Error VL53L0X_load_tuning_settings(VL53L0X_DEV Dev,
		uint8_t *pTuningSettingBuffer)
{
 80096a0:	b580      	push	{r7, lr}
 80096a2:	b088      	sub	sp, #32
 80096a4:	af00      	add	r7, sp, #0
 80096a6:	6078      	str	r0, [r7, #4]
 80096a8:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80096aa:	2300      	movs	r3, #0
 80096ac:	77fb      	strb	r3, [r7, #31]
	uint8_t localBuffer[4]; /* max */
	uint16_t Temp16;

	LOG_FUNCTION_START("");

	Index = 0;
 80096ae:	2300      	movs	r3, #0
 80096b0:	617b      	str	r3, [r7, #20]

	while ((*(pTuningSettingBuffer + Index) != 0) &&
 80096b2:	e0c6      	b.n	8009842 <VL53L0X_load_tuning_settings+0x1a2>
			(Status == VL53L0X_ERROR_NONE)) {
		NumberOfWrites = *(pTuningSettingBuffer + Index);
 80096b4:	697b      	ldr	r3, [r7, #20]
 80096b6:	683a      	ldr	r2, [r7, #0]
 80096b8:	4413      	add	r3, r2
 80096ba:	781b      	ldrb	r3, [r3, #0]
 80096bc:	74fb      	strb	r3, [r7, #19]
		Index++;
 80096be:	697b      	ldr	r3, [r7, #20]
 80096c0:	3301      	adds	r3, #1
 80096c2:	617b      	str	r3, [r7, #20]
		if (NumberOfWrites == 0xFF) {
 80096c4:	7cfb      	ldrb	r3, [r7, #19]
 80096c6:	2bff      	cmp	r3, #255	; 0xff
 80096c8:	f040 808d 	bne.w	80097e6 <VL53L0X_load_tuning_settings+0x146>
			/* internal parameters */
			SelectParam = *(pTuningSettingBuffer + Index);
 80096cc:	697b      	ldr	r3, [r7, #20]
 80096ce:	683a      	ldr	r2, [r7, #0]
 80096d0:	4413      	add	r3, r2
 80096d2:	781b      	ldrb	r3, [r3, #0]
 80096d4:	747b      	strb	r3, [r7, #17]
			Index++;
 80096d6:	697b      	ldr	r3, [r7, #20]
 80096d8:	3301      	adds	r3, #1
 80096da:	617b      	str	r3, [r7, #20]
			switch (SelectParam) {
 80096dc:	7c7b      	ldrb	r3, [r7, #17]
 80096de:	2b03      	cmp	r3, #3
 80096e0:	d87e      	bhi.n	80097e0 <VL53L0X_load_tuning_settings+0x140>
 80096e2:	a201      	add	r2, pc, #4	; (adr r2, 80096e8 <VL53L0X_load_tuning_settings+0x48>)
 80096e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80096e8:	080096f9 	.word	0x080096f9
 80096ec:	08009733 	.word	0x08009733
 80096f0:	0800976d 	.word	0x0800976d
 80096f4:	080097a7 	.word	0x080097a7
			case 0: /* uint16_t SigmaEstRefArray -> 2 bytes */
				msb = *(pTuningSettingBuffer + Index);
 80096f8:	697b      	ldr	r3, [r7, #20]
 80096fa:	683a      	ldr	r2, [r7, #0]
 80096fc:	4413      	add	r3, r2
 80096fe:	781b      	ldrb	r3, [r3, #0]
 8009700:	743b      	strb	r3, [r7, #16]
				Index++;
 8009702:	697b      	ldr	r3, [r7, #20]
 8009704:	3301      	adds	r3, #1
 8009706:	617b      	str	r3, [r7, #20]
				lsb = *(pTuningSettingBuffer + Index);
 8009708:	697b      	ldr	r3, [r7, #20]
 800970a:	683a      	ldr	r2, [r7, #0]
 800970c:	4413      	add	r3, r2
 800970e:	781b      	ldrb	r3, [r3, #0]
 8009710:	73fb      	strb	r3, [r7, #15]
				Index++;
 8009712:	697b      	ldr	r3, [r7, #20]
 8009714:	3301      	adds	r3, #1
 8009716:	617b      	str	r3, [r7, #20]
				Temp16 = VL53L0X_MAKEUINT16(lsb, msb);
 8009718:	7c3b      	ldrb	r3, [r7, #16]
 800971a:	b29b      	uxth	r3, r3
 800971c:	021b      	lsls	r3, r3, #8
 800971e:	b29a      	uxth	r2, r3
 8009720:	7bfb      	ldrb	r3, [r7, #15]
 8009722:	b29b      	uxth	r3, r3
 8009724:	4413      	add	r3, r2
 8009726:	81bb      	strh	r3, [r7, #12]
				PALDevDataSet(Dev, SigmaEstRefArray, Temp16);
 8009728:	687b      	ldr	r3, [r7, #4]
 800972a:	89ba      	ldrh	r2, [r7, #12]
 800972c:	f8a3 2134 	strh.w	r2, [r3, #308]	; 0x134
				break;
 8009730:	e087      	b.n	8009842 <VL53L0X_load_tuning_settings+0x1a2>
			case 1: /* uint16_t SigmaEstEffPulseWidth -> 2 bytes */
				msb = *(pTuningSettingBuffer + Index);
 8009732:	697b      	ldr	r3, [r7, #20]
 8009734:	683a      	ldr	r2, [r7, #0]
 8009736:	4413      	add	r3, r2
 8009738:	781b      	ldrb	r3, [r3, #0]
 800973a:	743b      	strb	r3, [r7, #16]
				Index++;
 800973c:	697b      	ldr	r3, [r7, #20]
 800973e:	3301      	adds	r3, #1
 8009740:	617b      	str	r3, [r7, #20]
				lsb = *(pTuningSettingBuffer + Index);
 8009742:	697b      	ldr	r3, [r7, #20]
 8009744:	683a      	ldr	r2, [r7, #0]
 8009746:	4413      	add	r3, r2
 8009748:	781b      	ldrb	r3, [r3, #0]
 800974a:	73fb      	strb	r3, [r7, #15]
				Index++;
 800974c:	697b      	ldr	r3, [r7, #20]
 800974e:	3301      	adds	r3, #1
 8009750:	617b      	str	r3, [r7, #20]
				Temp16 = VL53L0X_MAKEUINT16(lsb, msb);
 8009752:	7c3b      	ldrb	r3, [r7, #16]
 8009754:	b29b      	uxth	r3, r3
 8009756:	021b      	lsls	r3, r3, #8
 8009758:	b29a      	uxth	r2, r3
 800975a:	7bfb      	ldrb	r3, [r7, #15]
 800975c:	b29b      	uxth	r3, r3
 800975e:	4413      	add	r3, r2
 8009760:	81bb      	strh	r3, [r7, #12]
				PALDevDataSet(Dev, SigmaEstEffPulseWidth,
 8009762:	687b      	ldr	r3, [r7, #4]
 8009764:	89ba      	ldrh	r2, [r7, #12]
 8009766:	f8a3 2136 	strh.w	r2, [r3, #310]	; 0x136
					Temp16);
				break;
 800976a:	e06a      	b.n	8009842 <VL53L0X_load_tuning_settings+0x1a2>
			case 2: /* uint16_t SigmaEstEffAmbWidth -> 2 bytes */
				msb = *(pTuningSettingBuffer + Index);
 800976c:	697b      	ldr	r3, [r7, #20]
 800976e:	683a      	ldr	r2, [r7, #0]
 8009770:	4413      	add	r3, r2
 8009772:	781b      	ldrb	r3, [r3, #0]
 8009774:	743b      	strb	r3, [r7, #16]
				Index++;
 8009776:	697b      	ldr	r3, [r7, #20]
 8009778:	3301      	adds	r3, #1
 800977a:	617b      	str	r3, [r7, #20]
				lsb = *(pTuningSettingBuffer + Index);
 800977c:	697b      	ldr	r3, [r7, #20]
 800977e:	683a      	ldr	r2, [r7, #0]
 8009780:	4413      	add	r3, r2
 8009782:	781b      	ldrb	r3, [r3, #0]
 8009784:	73fb      	strb	r3, [r7, #15]
				Index++;
 8009786:	697b      	ldr	r3, [r7, #20]
 8009788:	3301      	adds	r3, #1
 800978a:	617b      	str	r3, [r7, #20]
				Temp16 = VL53L0X_MAKEUINT16(lsb, msb);
 800978c:	7c3b      	ldrb	r3, [r7, #16]
 800978e:	b29b      	uxth	r3, r3
 8009790:	021b      	lsls	r3, r3, #8
 8009792:	b29a      	uxth	r2, r3
 8009794:	7bfb      	ldrb	r3, [r7, #15]
 8009796:	b29b      	uxth	r3, r3
 8009798:	4413      	add	r3, r2
 800979a:	81bb      	strh	r3, [r7, #12]
				PALDevDataSet(Dev, SigmaEstEffAmbWidth, Temp16);
 800979c:	687b      	ldr	r3, [r7, #4]
 800979e:	89ba      	ldrh	r2, [r7, #12]
 80097a0:	f8a3 2138 	strh.w	r2, [r3, #312]	; 0x138
				break;
 80097a4:	e04d      	b.n	8009842 <VL53L0X_load_tuning_settings+0x1a2>
			case 3: /* uint16_t targetRefRate -> 2 bytes */
				msb = *(pTuningSettingBuffer + Index);
 80097a6:	697b      	ldr	r3, [r7, #20]
 80097a8:	683a      	ldr	r2, [r7, #0]
 80097aa:	4413      	add	r3, r2
 80097ac:	781b      	ldrb	r3, [r3, #0]
 80097ae:	743b      	strb	r3, [r7, #16]
				Index++;
 80097b0:	697b      	ldr	r3, [r7, #20]
 80097b2:	3301      	adds	r3, #1
 80097b4:	617b      	str	r3, [r7, #20]
				lsb = *(pTuningSettingBuffer + Index);
 80097b6:	697b      	ldr	r3, [r7, #20]
 80097b8:	683a      	ldr	r2, [r7, #0]
 80097ba:	4413      	add	r3, r2
 80097bc:	781b      	ldrb	r3, [r3, #0]
 80097be:	73fb      	strb	r3, [r7, #15]
				Index++;
 80097c0:	697b      	ldr	r3, [r7, #20]
 80097c2:	3301      	adds	r3, #1
 80097c4:	617b      	str	r3, [r7, #20]
				Temp16 = VL53L0X_MAKEUINT16(lsb, msb);
 80097c6:	7c3b      	ldrb	r3, [r7, #16]
 80097c8:	b29b      	uxth	r3, r3
 80097ca:	021b      	lsls	r3, r3, #8
 80097cc:	b29a      	uxth	r2, r3
 80097ce:	7bfb      	ldrb	r3, [r7, #15]
 80097d0:	b29b      	uxth	r3, r3
 80097d2:	4413      	add	r3, r2
 80097d4:	81bb      	strh	r3, [r7, #12]
				PALDevDataSet(Dev, targetRefRate, Temp16);
 80097d6:	687b      	ldr	r3, [r7, #4]
 80097d8:	89ba      	ldrh	r2, [r7, #12]
 80097da:	f8a3 213c 	strh.w	r2, [r3, #316]	; 0x13c
				break;
 80097de:	e030      	b.n	8009842 <VL53L0X_load_tuning_settings+0x1a2>
			default: /* invalid parameter */
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 80097e0:	23fc      	movs	r3, #252	; 0xfc
 80097e2:	77fb      	strb	r3, [r7, #31]
 80097e4:	e02d      	b.n	8009842 <VL53L0X_load_tuning_settings+0x1a2>
			}

		} else if (NumberOfWrites <= 4) {
 80097e6:	7cfb      	ldrb	r3, [r7, #19]
 80097e8:	2b04      	cmp	r3, #4
 80097ea:	d828      	bhi.n	800983e <VL53L0X_load_tuning_settings+0x19e>
			Address = *(pTuningSettingBuffer + Index);
 80097ec:	697b      	ldr	r3, [r7, #20]
 80097ee:	683a      	ldr	r2, [r7, #0]
 80097f0:	4413      	add	r3, r2
 80097f2:	781b      	ldrb	r3, [r3, #0]
 80097f4:	74bb      	strb	r3, [r7, #18]
			Index++;
 80097f6:	697b      	ldr	r3, [r7, #20]
 80097f8:	3301      	adds	r3, #1
 80097fa:	617b      	str	r3, [r7, #20]

			for (i = 0; i < NumberOfWrites; i++) {
 80097fc:	2300      	movs	r3, #0
 80097fe:	61bb      	str	r3, [r7, #24]
 8009800:	e00f      	b.n	8009822 <VL53L0X_load_tuning_settings+0x182>
				localBuffer[i] = *(pTuningSettingBuffer +
 8009802:	697b      	ldr	r3, [r7, #20]
 8009804:	683a      	ldr	r2, [r7, #0]
 8009806:	4413      	add	r3, r2
 8009808:	7819      	ldrb	r1, [r3, #0]
 800980a:	f107 0208 	add.w	r2, r7, #8
 800980e:	69bb      	ldr	r3, [r7, #24]
 8009810:	4413      	add	r3, r2
 8009812:	460a      	mov	r2, r1
 8009814:	701a      	strb	r2, [r3, #0]
							Index);
				Index++;
 8009816:	697b      	ldr	r3, [r7, #20]
 8009818:	3301      	adds	r3, #1
 800981a:	617b      	str	r3, [r7, #20]
			for (i = 0; i < NumberOfWrites; i++) {
 800981c:	69bb      	ldr	r3, [r7, #24]
 800981e:	3301      	adds	r3, #1
 8009820:	61bb      	str	r3, [r7, #24]
 8009822:	7cfb      	ldrb	r3, [r7, #19]
 8009824:	69ba      	ldr	r2, [r7, #24]
 8009826:	429a      	cmp	r2, r3
 8009828:	dbeb      	blt.n	8009802 <VL53L0X_load_tuning_settings+0x162>
			}

			Status = VL53L0X_WriteMulti(Dev, Address, localBuffer,
 800982a:	7cfb      	ldrb	r3, [r7, #19]
 800982c:	f107 0208 	add.w	r2, r7, #8
 8009830:	7cb9      	ldrb	r1, [r7, #18]
 8009832:	6878      	ldr	r0, [r7, #4]
 8009834:	f000 fdee 	bl	800a414 <VL53L0X_WriteMulti>
 8009838:	4603      	mov	r3, r0
 800983a:	77fb      	strb	r3, [r7, #31]
 800983c:	e001      	b.n	8009842 <VL53L0X_load_tuning_settings+0x1a2>
					NumberOfWrites);

		} else {
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 800983e:	23fc      	movs	r3, #252	; 0xfc
 8009840:	77fb      	strb	r3, [r7, #31]
	while ((*(pTuningSettingBuffer + Index) != 0) &&
 8009842:	697b      	ldr	r3, [r7, #20]
 8009844:	683a      	ldr	r2, [r7, #0]
 8009846:	4413      	add	r3, r2
 8009848:	781b      	ldrb	r3, [r3, #0]
 800984a:	2b00      	cmp	r3, #0
 800984c:	d004      	beq.n	8009858 <VL53L0X_load_tuning_settings+0x1b8>
 800984e:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8009852:	2b00      	cmp	r3, #0
 8009854:	f43f af2e 	beq.w	80096b4 <VL53L0X_load_tuning_settings+0x14>
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8009858:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 800985c:	4618      	mov	r0, r3
 800985e:	3720      	adds	r7, #32
 8009860:	46bd      	mov	sp, r7
 8009862:	bd80      	pop	{r7, pc}

08009864 <VL53L0X_get_total_xtalk_rate>:

VL53L0X_Error VL53L0X_get_total_xtalk_rate(VL53L0X_DEV Dev,
	VL53L0X_RangingMeasurementData_t *pRangingMeasurementData,
	FixPoint1616_t *ptotal_xtalk_rate_mcps)
{
 8009864:	b580      	push	{r7, lr}
 8009866:	b088      	sub	sp, #32
 8009868:	af00      	add	r7, sp, #0
 800986a:	60f8      	str	r0, [r7, #12]
 800986c:	60b9      	str	r1, [r7, #8]
 800986e:	607a      	str	r2, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8009870:	2300      	movs	r3, #0
 8009872:	77fb      	strb	r3, [r7, #31]

	uint8_t xtalkCompEnable;
	FixPoint1616_t totalXtalkMegaCps;
	FixPoint1616_t xtalkPerSpadMegaCps;

	*ptotal_xtalk_rate_mcps = 0;
 8009874:	687b      	ldr	r3, [r7, #4]
 8009876:	2200      	movs	r2, #0
 8009878:	601a      	str	r2, [r3, #0]

	Status = VL53L0X_GetXTalkCompensationEnable(Dev, &xtalkCompEnable);
 800987a:	f107 0313 	add.w	r3, r7, #19
 800987e:	4619      	mov	r1, r3
 8009880:	68f8      	ldr	r0, [r7, #12]
 8009882:	f7fc fd11 	bl	80062a8 <VL53L0X_GetXTalkCompensationEnable>
 8009886:	4603      	mov	r3, r0
 8009888:	77fb      	strb	r3, [r7, #31]
	if (Status == VL53L0X_ERROR_NONE) {
 800988a:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800988e:	2b00      	cmp	r3, #0
 8009890:	d111      	bne.n	80098b6 <VL53L0X_get_total_xtalk_rate+0x52>

		if (xtalkCompEnable) {
 8009892:	7cfb      	ldrb	r3, [r7, #19]
 8009894:	2b00      	cmp	r3, #0
 8009896:	d00e      	beq.n	80098b6 <VL53L0X_get_total_xtalk_rate+0x52>

			VL53L0X_GETPARAMETERFIELD(
 8009898:	68fb      	ldr	r3, [r7, #12]
 800989a:	6a1b      	ldr	r3, [r3, #32]
 800989c:	61bb      	str	r3, [r7, #24]
				XTalkCompensationRateMegaCps,
				xtalkPerSpadMegaCps);

			/* FixPoint1616 * FixPoint 8:8 = FixPoint0824 */
			totalXtalkMegaCps =
				pRangingMeasurementData->EffectiveSpadRtnCount *
 800989e:	68bb      	ldr	r3, [r7, #8]
 80098a0:	8a9b      	ldrh	r3, [r3, #20]
 80098a2:	461a      	mov	r2, r3
			totalXtalkMegaCps =
 80098a4:	69bb      	ldr	r3, [r7, #24]
 80098a6:	fb02 f303 	mul.w	r3, r2, r3
 80098aa:	617b      	str	r3, [r7, #20]
				xtalkPerSpadMegaCps;

			/* FixPoint0824 >> 8 = FixPoint1616 */
			*ptotal_xtalk_rate_mcps =
				(totalXtalkMegaCps + 0x80) >> 8;
 80098ac:	697b      	ldr	r3, [r7, #20]
 80098ae:	3380      	adds	r3, #128	; 0x80
 80098b0:	0a1a      	lsrs	r2, r3, #8
			*ptotal_xtalk_rate_mcps =
 80098b2:	687b      	ldr	r3, [r7, #4]
 80098b4:	601a      	str	r2, [r3, #0]
		}
	}

	return Status;
 80098b6:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 80098ba:	4618      	mov	r0, r3
 80098bc:	3720      	adds	r7, #32
 80098be:	46bd      	mov	sp, r7
 80098c0:	bd80      	pop	{r7, pc}

080098c2 <VL53L0X_get_total_signal_rate>:

VL53L0X_Error VL53L0X_get_total_signal_rate(VL53L0X_DEV Dev,
	VL53L0X_RangingMeasurementData_t *pRangingMeasurementData,
	FixPoint1616_t *ptotal_signal_rate_mcps)
{
 80098c2:	b580      	push	{r7, lr}
 80098c4:	b086      	sub	sp, #24
 80098c6:	af00      	add	r7, sp, #0
 80098c8:	60f8      	str	r0, [r7, #12]
 80098ca:	60b9      	str	r1, [r7, #8]
 80098cc:	607a      	str	r2, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80098ce:	2300      	movs	r3, #0
 80098d0:	75fb      	strb	r3, [r7, #23]
	FixPoint1616_t totalXtalkMegaCps;

	LOG_FUNCTION_START("");

	*ptotal_signal_rate_mcps =
		pRangingMeasurementData->SignalRateRtnMegaCps;
 80098d2:	68bb      	ldr	r3, [r7, #8]
 80098d4:	68da      	ldr	r2, [r3, #12]
	*ptotal_signal_rate_mcps =
 80098d6:	687b      	ldr	r3, [r7, #4]
 80098d8:	601a      	str	r2, [r3, #0]

	Status = VL53L0X_get_total_xtalk_rate(
 80098da:	f107 0310 	add.w	r3, r7, #16
 80098de:	461a      	mov	r2, r3
 80098e0:	68b9      	ldr	r1, [r7, #8]
 80098e2:	68f8      	ldr	r0, [r7, #12]
 80098e4:	f7ff ffbe 	bl	8009864 <VL53L0X_get_total_xtalk_rate>
 80098e8:	4603      	mov	r3, r0
 80098ea:	75fb      	strb	r3, [r7, #23]
		Dev, pRangingMeasurementData, &totalXtalkMegaCps);

	if (Status == VL53L0X_ERROR_NONE)
 80098ec:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80098f0:	2b00      	cmp	r3, #0
 80098f2:	d105      	bne.n	8009900 <VL53L0X_get_total_signal_rate+0x3e>
		*ptotal_signal_rate_mcps += totalXtalkMegaCps;
 80098f4:	687b      	ldr	r3, [r7, #4]
 80098f6:	681a      	ldr	r2, [r3, #0]
 80098f8:	693b      	ldr	r3, [r7, #16]
 80098fa:	441a      	add	r2, r3
 80098fc:	687b      	ldr	r3, [r7, #4]
 80098fe:	601a      	str	r2, [r3, #0]

	return Status;
 8009900:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8009904:	4618      	mov	r0, r3
 8009906:	3718      	adds	r7, #24
 8009908:	46bd      	mov	sp, r7
 800990a:	bd80      	pop	{r7, pc}

0800990c <VL53L0X_calc_dmax>:
	FixPoint1616_t pwMult,
	uint32_t sigmaEstimateP1,
	FixPoint1616_t sigmaEstimateP2,
	uint32_t peakVcselDuration_us,
	uint32_t *pdmax_mm)
{
 800990c:	b580      	push	{r7, lr}
 800990e:	b09a      	sub	sp, #104	; 0x68
 8009910:	af00      	add	r7, sp, #0
 8009912:	60f8      	str	r0, [r7, #12]
 8009914:	60b9      	str	r1, [r7, #8]
 8009916:	607a      	str	r2, [r7, #4]
 8009918:	603b      	str	r3, [r7, #0]
	const uint32_t cSigmaLimit		= 18;
 800991a:	2312      	movs	r3, #18
 800991c:	657b      	str	r3, [r7, #84]	; 0x54
	const FixPoint1616_t cSignalLimit	= 0x4000; /* 0.25 */
 800991e:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8009922:	653b      	str	r3, [r7, #80]	; 0x50
	const FixPoint1616_t cSigmaEstRef	= 0x00000042; /* 0.001 */
 8009924:	2342      	movs	r3, #66	; 0x42
 8009926:	64fb      	str	r3, [r7, #76]	; 0x4c
	const uint32_t cAmbEffWidthSigmaEst_ns = 6;
 8009928:	2306      	movs	r3, #6
 800992a:	64bb      	str	r3, [r7, #72]	; 0x48
	const uint32_t cAmbEffWidthDMax_ns	   = 7;
 800992c:	2307      	movs	r3, #7
 800992e:	647b      	str	r3, [r7, #68]	; 0x44
	FixPoint1616_t dmaxAmbient;
	FixPoint1616_t dmaxDarkTmp;
	FixPoint1616_t sigmaEstP2Tmp;
	uint32_t signalRateTemp_mcps;

	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8009930:	2300      	movs	r3, #0
 8009932:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43

	LOG_FUNCTION_START("");

	dmaxCalRange_mm =
		PALDevDataGet(Dev, DmaxCalRangeMilliMeter);
 8009936:	68fb      	ldr	r3, [r7, #12]
 8009938:	f8b3 3154 	ldrh.w	r3, [r3, #340]	; 0x154
	dmaxCalRange_mm =
 800993c:	63fb      	str	r3, [r7, #60]	; 0x3c

	dmaxCalSignalRateRtn_mcps =
 800993e:	68fb      	ldr	r3, [r7, #12]
 8009940:	f8d3 3158 	ldr.w	r3, [r3, #344]	; 0x158
 8009944:	63bb      	str	r3, [r7, #56]	; 0x38
		PALDevDataGet(Dev, DmaxCalSignalRateRtnMegaCps);

	/* uint32 * FixPoint1616 = FixPoint1616 */
	SignalAt0mm = dmaxCalRange_mm * dmaxCalSignalRateRtn_mcps;
 8009946:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009948:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800994a:	fb02 f303 	mul.w	r3, r2, r3
 800994e:	637b      	str	r3, [r7, #52]	; 0x34

	/* FixPoint1616 >> 8 = FixPoint2408 */
	SignalAt0mm = (SignalAt0mm + 0x80) >> 8;
 8009950:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009952:	3380      	adds	r3, #128	; 0x80
 8009954:	0a1b      	lsrs	r3, r3, #8
 8009956:	637b      	str	r3, [r7, #52]	; 0x34
	SignalAt0mm *= dmaxCalRange_mm;
 8009958:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800995a:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800995c:	fb02 f303 	mul.w	r3, r2, r3
 8009960:	637b      	str	r3, [r7, #52]	; 0x34

	minSignalNeeded_p1 = 0;
 8009962:	2300      	movs	r3, #0
 8009964:	667b      	str	r3, [r7, #100]	; 0x64
	if (totalCorrSignalRate_mcps > 0) {
 8009966:	687b      	ldr	r3, [r7, #4]
 8009968:	2b00      	cmp	r3, #0
 800996a:	d01a      	beq.n	80099a2 <VL53L0X_calc_dmax+0x96>

		/* Shift by 10 bits to increase resolution prior to the
		 * division */
		signalRateTemp_mcps = totalSignalRate_mcps << 10;
 800996c:	68bb      	ldr	r3, [r7, #8]
 800996e:	029b      	lsls	r3, r3, #10
 8009970:	633b      	str	r3, [r7, #48]	; 0x30

		/* Add rounding value prior to division */
		minSignalNeeded_p1 = signalRateTemp_mcps +
			(totalCorrSignalRate_mcps/2);
 8009972:	687b      	ldr	r3, [r7, #4]
 8009974:	085b      	lsrs	r3, r3, #1
		minSignalNeeded_p1 = signalRateTemp_mcps +
 8009976:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009978:	4413      	add	r3, r2
 800997a:	667b      	str	r3, [r7, #100]	; 0x64

		/* FixPoint0626/FixPoint1616 = FixPoint2210 */
		minSignalNeeded_p1 /= totalCorrSignalRate_mcps;
 800997c:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800997e:	687b      	ldr	r3, [r7, #4]
 8009980:	fbb2 f3f3 	udiv	r3, r2, r3
 8009984:	667b      	str	r3, [r7, #100]	; 0x64

		/* Apply a factored version of the speed of light.
		 Correction to be applied at the end */
		minSignalNeeded_p1 *= 3;
 8009986:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8009988:	4613      	mov	r3, r2
 800998a:	005b      	lsls	r3, r3, #1
 800998c:	4413      	add	r3, r2
 800998e:	667b      	str	r3, [r7, #100]	; 0x64

		/* FixPoint2210 * FixPoint2210 = FixPoint1220 */
		minSignalNeeded_p1 *= minSignalNeeded_p1;
 8009990:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8009992:	fb03 f303 	mul.w	r3, r3, r3
 8009996:	667b      	str	r3, [r7, #100]	; 0x64

		/* FixPoint1220 >> 16 = FixPoint2804 */
		minSignalNeeded_p1 = (minSignalNeeded_p1 + 0x8000) >> 16;
 8009998:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800999a:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 800999e:	0c1b      	lsrs	r3, r3, #16
 80099a0:	667b      	str	r3, [r7, #100]	; 0x64
	}

	minSignalNeeded_p2 = pwMult * sigmaEstimateP1;
 80099a2:	683b      	ldr	r3, [r7, #0]
 80099a4:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 80099a6:	fb02 f303 	mul.w	r3, r2, r3
 80099aa:	62fb      	str	r3, [r7, #44]	; 0x2c

	/* FixPoint1616 >> 16 =	 uint32 */
	minSignalNeeded_p2 = (minSignalNeeded_p2 + 0x8000) >> 16;
 80099ac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80099ae:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 80099b2:	0c1b      	lsrs	r3, r3, #16
 80099b4:	62fb      	str	r3, [r7, #44]	; 0x2c

	/* uint32 * uint32	=  uint32 */
	minSignalNeeded_p2 *= minSignalNeeded_p2;
 80099b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80099b8:	fb03 f303 	mul.w	r3, r3, r3
 80099bc:	62fb      	str	r3, [r7, #44]	; 0x2c
	/* Check sigmaEstimateP2
	 * If this value is too high there is not enough signal rate
	 * to calculate dmax value so set a suitable value to ensure
	 * a very small dmax.
	 */
	sigmaEstP2Tmp = (sigmaEstimateP2 + 0x8000) >> 16;
 80099be:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80099c0:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 80099c4:	0c1b      	lsrs	r3, r3, #16
 80099c6:	62bb      	str	r3, [r7, #40]	; 0x28
	sigmaEstP2Tmp = (sigmaEstP2Tmp + cAmbEffWidthSigmaEst_ns/2)/
 80099c8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80099ca:	085a      	lsrs	r2, r3, #1
 80099cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80099ce:	441a      	add	r2, r3
 80099d0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80099d2:	fbb2 f3f3 	udiv	r3, r2, r3
 80099d6:	62bb      	str	r3, [r7, #40]	; 0x28
		cAmbEffWidthSigmaEst_ns;
	sigmaEstP2Tmp *= cAmbEffWidthDMax_ns;
 80099d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80099da:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80099dc:	fb02 f303 	mul.w	r3, r2, r3
 80099e0:	62bb      	str	r3, [r7, #40]	; 0x28

	if (sigmaEstP2Tmp > 0xffff) {
 80099e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80099e4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80099e8:	d302      	bcc.n	80099f0 <VL53L0X_calc_dmax+0xe4>
		minSignalNeeded_p3 = 0xfff00000;
 80099ea:	4b54      	ldr	r3, [pc, #336]	; (8009b3c <VL53L0X_calc_dmax+0x230>)
 80099ec:	663b      	str	r3, [r7, #96]	; 0x60
 80099ee:	e015      	b.n	8009a1c <VL53L0X_calc_dmax+0x110>

		/* DMAX uses a different ambient width from sigma, so apply
		 * correction.
		 * Perform division before multiplication to prevent overflow.
		 */
		sigmaEstimateP2 = (sigmaEstimateP2 + cAmbEffWidthSigmaEst_ns/2)/
 80099f0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80099f2:	085a      	lsrs	r2, r3, #1
 80099f4:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80099f6:	441a      	add	r2, r3
 80099f8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80099fa:	fbb2 f3f3 	udiv	r3, r2, r3
 80099fe:	677b      	str	r3, [r7, #116]	; 0x74
			cAmbEffWidthSigmaEst_ns;
		sigmaEstimateP2 *= cAmbEffWidthDMax_ns;
 8009a00:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8009a02:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8009a04:	fb02 f303 	mul.w	r3, r2, r3
 8009a08:	677b      	str	r3, [r7, #116]	; 0x74

		/* FixPoint1616 >> 16 = uint32 */
		minSignalNeeded_p3 = (sigmaEstimateP2 + 0x8000) >> 16;
 8009a0a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8009a0c:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 8009a10:	0c1b      	lsrs	r3, r3, #16
 8009a12:	663b      	str	r3, [r7, #96]	; 0x60

		minSignalNeeded_p3 *= minSignalNeeded_p3;
 8009a14:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8009a16:	fb03 f303 	mul.w	r3, r3, r3
 8009a1a:	663b      	str	r3, [r7, #96]	; 0x60

	}

	/* FixPoint1814 / uint32 = FixPoint1814 */
	sigmaLimitTmp = ((cSigmaLimit << 14) + 500) / 1000;
 8009a1c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8009a1e:	039b      	lsls	r3, r3, #14
 8009a20:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 8009a24:	4a46      	ldr	r2, [pc, #280]	; (8009b40 <VL53L0X_calc_dmax+0x234>)
 8009a26:	fba2 2303 	umull	r2, r3, r2, r3
 8009a2a:	099b      	lsrs	r3, r3, #6
 8009a2c:	627b      	str	r3, [r7, #36]	; 0x24

	/* FixPoint1814 * FixPoint1814 = FixPoint3628 := FixPoint0428 */
	sigmaLimitTmp *= sigmaLimitTmp;
 8009a2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009a30:	fb03 f303 	mul.w	r3, r3, r3
 8009a34:	627b      	str	r3, [r7, #36]	; 0x24

	/* FixPoint1616 * FixPoint1616 = FixPoint3232 */
	sigmaEstSqTmp = cSigmaEstRef * cSigmaEstRef;
 8009a36:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009a38:	fb03 f303 	mul.w	r3, r3, r3
 8009a3c:	623b      	str	r3, [r7, #32]

	/* FixPoint3232 >> 4 = FixPoint0428 */
	sigmaEstSqTmp = (sigmaEstSqTmp + 0x08) >> 4;
 8009a3e:	6a3b      	ldr	r3, [r7, #32]
 8009a40:	3308      	adds	r3, #8
 8009a42:	091b      	lsrs	r3, r3, #4
 8009a44:	623b      	str	r3, [r7, #32]

	/* FixPoint0428 - FixPoint0428	= FixPoint0428 */
	sigmaLimitTmp -=  sigmaEstSqTmp;
 8009a46:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009a48:	6a3b      	ldr	r3, [r7, #32]
 8009a4a:	1ad3      	subs	r3, r2, r3
 8009a4c:	627b      	str	r3, [r7, #36]	; 0x24

	/* uint32_t * FixPoint0428 = FixPoint0428 */
	minSignalNeeded_p4 = 4 * 12 * sigmaLimitTmp;
 8009a4e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009a50:	4613      	mov	r3, r2
 8009a52:	005b      	lsls	r3, r3, #1
 8009a54:	4413      	add	r3, r2
 8009a56:	011b      	lsls	r3, r3, #4
 8009a58:	61fb      	str	r3, [r7, #28]

	/* FixPoint0428 >> 14 = FixPoint1814 */
	minSignalNeeded_p4 = (minSignalNeeded_p4 + 0x2000) >> 14;
 8009a5a:	69fb      	ldr	r3, [r7, #28]
 8009a5c:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8009a60:	0b9b      	lsrs	r3, r3, #14
 8009a62:	61fb      	str	r3, [r7, #28]

	/* uint32 + uint32 = uint32 */
	minSignalNeeded = (minSignalNeeded_p2 + minSignalNeeded_p3);
 8009a64:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8009a66:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8009a68:	4413      	add	r3, r2
 8009a6a:	61bb      	str	r3, [r7, #24]

	/* uint32 / uint32 = uint32 */
	minSignalNeeded += (peakVcselDuration_us/2);
 8009a6c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8009a6e:	085b      	lsrs	r3, r3, #1
 8009a70:	69ba      	ldr	r2, [r7, #24]
 8009a72:	4413      	add	r3, r2
 8009a74:	61bb      	str	r3, [r7, #24]
	minSignalNeeded /= peakVcselDuration_us;
 8009a76:	69ba      	ldr	r2, [r7, #24]
 8009a78:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8009a7a:	fbb2 f3f3 	udiv	r3, r2, r3
 8009a7e:	61bb      	str	r3, [r7, #24]

	/* uint32 << 14 = FixPoint1814 */
	minSignalNeeded <<= 14;
 8009a80:	69bb      	ldr	r3, [r7, #24]
 8009a82:	039b      	lsls	r3, r3, #14
 8009a84:	61bb      	str	r3, [r7, #24]

	/* FixPoint1814 / FixPoint1814 = uint32 */
	minSignalNeeded += (minSignalNeeded_p4/2);
 8009a86:	69fb      	ldr	r3, [r7, #28]
 8009a88:	085b      	lsrs	r3, r3, #1
 8009a8a:	69ba      	ldr	r2, [r7, #24]
 8009a8c:	4413      	add	r3, r2
 8009a8e:	61bb      	str	r3, [r7, #24]
	minSignalNeeded /= minSignalNeeded_p4;
 8009a90:	69ba      	ldr	r2, [r7, #24]
 8009a92:	69fb      	ldr	r3, [r7, #28]
 8009a94:	fbb2 f3f3 	udiv	r3, r2, r3
 8009a98:	61bb      	str	r3, [r7, #24]

	/* FixPoint3200 * FixPoint2804 := FixPoint2804*/
	minSignalNeeded *= minSignalNeeded_p1;
 8009a9a:	69bb      	ldr	r3, [r7, #24]
 8009a9c:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8009a9e:	fb02 f303 	mul.w	r3, r2, r3
 8009aa2:	61bb      	str	r3, [r7, #24]
	 * and 10E-22 on the denominator.
	 * We do this because 32bit fix point calculation can't
	 * handle the larger and smaller elements of this equation,
	 * i.e. speed of light and pulse widths.
	 */
	minSignalNeeded = (minSignalNeeded + 500) / 1000;
 8009aa4:	69bb      	ldr	r3, [r7, #24]
 8009aa6:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 8009aaa:	4a25      	ldr	r2, [pc, #148]	; (8009b40 <VL53L0X_calc_dmax+0x234>)
 8009aac:	fba2 2303 	umull	r2, r3, r2, r3
 8009ab0:	099b      	lsrs	r3, r3, #6
 8009ab2:	61bb      	str	r3, [r7, #24]
	minSignalNeeded <<= 4;
 8009ab4:	69bb      	ldr	r3, [r7, #24]
 8009ab6:	011b      	lsls	r3, r3, #4
 8009ab8:	61bb      	str	r3, [r7, #24]

	minSignalNeeded = (minSignalNeeded + 500) / 1000;
 8009aba:	69bb      	ldr	r3, [r7, #24]
 8009abc:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 8009ac0:	4a1f      	ldr	r2, [pc, #124]	; (8009b40 <VL53L0X_calc_dmax+0x234>)
 8009ac2:	fba2 2303 	umull	r2, r3, r2, r3
 8009ac6:	099b      	lsrs	r3, r3, #6
 8009ac8:	61bb      	str	r3, [r7, #24]

	/* FixPoint1616 >> 8 = FixPoint2408 */
	signalLimitTmp = (cSignalLimit + 0x80) >> 8;
 8009aca:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009acc:	3380      	adds	r3, #128	; 0x80
 8009ace:	0a1b      	lsrs	r3, r3, #8
 8009ad0:	617b      	str	r3, [r7, #20]

	/* FixPoint2408/FixPoint2408 = uint32 */
	if (signalLimitTmp != 0)
 8009ad2:	697b      	ldr	r3, [r7, #20]
 8009ad4:	2b00      	cmp	r3, #0
 8009ad6:	d008      	beq.n	8009aea <VL53L0X_calc_dmax+0x1de>
		dmaxDarkTmp = (SignalAt0mm + (signalLimitTmp / 2))
 8009ad8:	697b      	ldr	r3, [r7, #20]
 8009ada:	085a      	lsrs	r2, r3, #1
 8009adc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009ade:	441a      	add	r2, r3
 8009ae0:	697b      	ldr	r3, [r7, #20]
 8009ae2:	fbb2 f3f3 	udiv	r3, r2, r3
 8009ae6:	65bb      	str	r3, [r7, #88]	; 0x58
 8009ae8:	e001      	b.n	8009aee <VL53L0X_calc_dmax+0x1e2>
			/ signalLimitTmp;
	else
		dmaxDarkTmp = 0;
 8009aea:	2300      	movs	r3, #0
 8009aec:	65bb      	str	r3, [r7, #88]	; 0x58

	dmaxDark = VL53L0X_isqrt(dmaxDarkTmp);
 8009aee:	6db8      	ldr	r0, [r7, #88]	; 0x58
 8009af0:	f7fe f9ba 	bl	8007e68 <VL53L0X_isqrt>
 8009af4:	6138      	str	r0, [r7, #16]

	/* FixPoint2408/FixPoint2408 = uint32 */
	if (minSignalNeeded != 0)
 8009af6:	69bb      	ldr	r3, [r7, #24]
 8009af8:	2b00      	cmp	r3, #0
 8009afa:	d008      	beq.n	8009b0e <VL53L0X_calc_dmax+0x202>
		dmaxAmbient = (SignalAt0mm + minSignalNeeded/2)
 8009afc:	69bb      	ldr	r3, [r7, #24]
 8009afe:	085a      	lsrs	r2, r3, #1
 8009b00:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009b02:	441a      	add	r2, r3
 8009b04:	69bb      	ldr	r3, [r7, #24]
 8009b06:	fbb2 f3f3 	udiv	r3, r2, r3
 8009b0a:	65fb      	str	r3, [r7, #92]	; 0x5c
 8009b0c:	e001      	b.n	8009b12 <VL53L0X_calc_dmax+0x206>
			/ minSignalNeeded;
	else
		dmaxAmbient = 0;
 8009b0e:	2300      	movs	r3, #0
 8009b10:	65fb      	str	r3, [r7, #92]	; 0x5c

	dmaxAmbient = VL53L0X_isqrt(dmaxAmbient);
 8009b12:	6df8      	ldr	r0, [r7, #92]	; 0x5c
 8009b14:	f7fe f9a8 	bl	8007e68 <VL53L0X_isqrt>
 8009b18:	65f8      	str	r0, [r7, #92]	; 0x5c

	*pdmax_mm = dmaxDark;
 8009b1a:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8009b1c:	693a      	ldr	r2, [r7, #16]
 8009b1e:	601a      	str	r2, [r3, #0]
	if (dmaxDark > dmaxAmbient)
 8009b20:	693a      	ldr	r2, [r7, #16]
 8009b22:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8009b24:	429a      	cmp	r2, r3
 8009b26:	d902      	bls.n	8009b2e <VL53L0X_calc_dmax+0x222>
		*pdmax_mm = dmaxAmbient;
 8009b28:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8009b2a:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8009b2c:	601a      	str	r2, [r3, #0]

	LOG_FUNCTION_END(Status);

	return Status;
 8009b2e:	f997 3043 	ldrsb.w	r3, [r7, #67]	; 0x43
}
 8009b32:	4618      	mov	r0, r3
 8009b34:	3768      	adds	r7, #104	; 0x68
 8009b36:	46bd      	mov	sp, r7
 8009b38:	bd80      	pop	{r7, pc}
 8009b3a:	bf00      	nop
 8009b3c:	fff00000 	.word	0xfff00000
 8009b40:	10624dd3 	.word	0x10624dd3

08009b44 <VL53L0X_calc_sigma_estimate>:

VL53L0X_Error VL53L0X_calc_sigma_estimate(VL53L0X_DEV Dev,
	VL53L0X_RangingMeasurementData_t *pRangingMeasurementData,
	FixPoint1616_t *pSigmaEstimate,
	uint32_t *pDmax_mm)
{
 8009b44:	b580      	push	{r7, lr}
 8009b46:	b0b4      	sub	sp, #208	; 0xd0
 8009b48:	af04      	add	r7, sp, #16
 8009b4a:	60f8      	str	r0, [r7, #12]
 8009b4c:	60b9      	str	r1, [r7, #8]
 8009b4e:	607a      	str	r2, [r7, #4]
 8009b50:	603b      	str	r3, [r7, #0]
	/* Expressed in 100ths of a ns, i.e. centi-ns */
	const uint32_t cPulseEffectiveWidth_centi_ns   = 800;
 8009b52:	f44f 7348 	mov.w	r3, #800	; 0x320
 8009b56:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
	/* Expressed in 100ths of a ns, i.e. centi-ns */
	const uint32_t cAmbientEffectiveWidth_centi_ns = 600;
 8009b5a:	f44f 7316 	mov.w	r3, #600	; 0x258
 8009b5e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
	const FixPoint1616_t cDfltFinalRangeIntegrationTimeMilliSecs	= 0x00190000; /* 25ms */
 8009b62:	f44f 13c8 	mov.w	r3, #1638400	; 0x190000
 8009b66:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
	const uint32_t cVcselPulseWidth_ps	= 4700; /* pico secs */
 8009b6a:	f241 235c 	movw	r3, #4700	; 0x125c
 8009b6e:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
	const FixPoint1616_t cSigmaEstMax	= 0x028F87AE;
 8009b72:	4b9e      	ldr	r3, [pc, #632]	; (8009dec <VL53L0X_calc_sigma_estimate+0x2a8>)
 8009b74:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
	const FixPoint1616_t cSigmaEstRtnMax	= 0xF000;
 8009b78:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 8009b7c:	67fb      	str	r3, [r7, #124]	; 0x7c
	const FixPoint1616_t cAmbToSignalRatioMax = 0xF0000000/
 8009b7e:	f04f 4270 	mov.w	r2, #4026531840	; 0xf0000000
 8009b82:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8009b86:	fbb2 f3f3 	udiv	r3, r2, r3
 8009b8a:	67bb      	str	r3, [r7, #120]	; 0x78
		cAmbientEffectiveWidth_centi_ns;
	/* Time Of Flight per mm (6.6 pico secs) */
	const FixPoint1616_t cTOF_per_mm_ps		= 0x0006999A;
 8009b8c:	4b98      	ldr	r3, [pc, #608]	; (8009df0 <VL53L0X_calc_sigma_estimate+0x2ac>)
 8009b8e:	677b      	str	r3, [r7, #116]	; 0x74
	const uint32_t c16BitRoundingParam		= 0x00008000;
 8009b90:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8009b94:	673b      	str	r3, [r7, #112]	; 0x70
	const FixPoint1616_t cMaxXTalk_kcps		= 0x00320000;
 8009b96:	f44f 1348 	mov.w	r3, #3276800	; 0x320000
 8009b9a:	66fb      	str	r3, [r7, #108]	; 0x6c
	const uint32_t cPllPeriod_ps			= 1655;
 8009b9c:	f240 6377 	movw	r3, #1655	; 0x677
 8009ba0:	66bb      	str	r3, [r7, #104]	; 0x68
	FixPoint1616_t xTalkCorrection;
	FixPoint1616_t ambientRate_kcps;
	FixPoint1616_t peakSignalRate_kcps;
	FixPoint1616_t xTalkCompRate_mcps;
	uint32_t xTalkCompRate_kcps;
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8009ba2:	2300      	movs	r3, #0
 8009ba4:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f
	 * Estimates the range sigma
	 */

	LOG_FUNCTION_START("");

	VL53L0X_GETPARAMETERFIELD(Dev, XTalkCompensationRateMegaCps,
 8009ba8:	68fb      	ldr	r3, [r7, #12]
 8009baa:	6a1b      	ldr	r3, [r3, #32]
 8009bac:	617b      	str	r3, [r7, #20]
	 * We work in kcps rather than mcps as this helps keep within the
	 * confines of the 32 Fix1616 type.
	 */

	ambientRate_kcps =
		(pRangingMeasurementData->AmbientRateRtnMegaCps * 1000) >> 16;
 8009bae:	68bb      	ldr	r3, [r7, #8]
 8009bb0:	691b      	ldr	r3, [r3, #16]
 8009bb2:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8009bb6:	fb02 f303 	mul.w	r3, r2, r3
	ambientRate_kcps =
 8009bba:	0c1b      	lsrs	r3, r3, #16
 8009bbc:	667b      	str	r3, [r7, #100]	; 0x64

	correctedSignalRate_mcps =
 8009bbe:	68bb      	ldr	r3, [r7, #8]
 8009bc0:	68db      	ldr	r3, [r3, #12]
 8009bc2:	663b      	str	r3, [r7, #96]	; 0x60
		pRangingMeasurementData->SignalRateRtnMegaCps;


	Status = VL53L0X_get_total_signal_rate(
 8009bc4:	f107 0310 	add.w	r3, r7, #16
 8009bc8:	461a      	mov	r2, r3
 8009bca:	68b9      	ldr	r1, [r7, #8]
 8009bcc:	68f8      	ldr	r0, [r7, #12]
 8009bce:	f7ff fe78 	bl	80098c2 <VL53L0X_get_total_signal_rate>
 8009bd2:	4603      	mov	r3, r0
 8009bd4:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f
		Dev, pRangingMeasurementData, &totalSignalRate_mcps);
	Status = VL53L0X_get_total_xtalk_rate(
 8009bd8:	f107 0314 	add.w	r3, r7, #20
 8009bdc:	461a      	mov	r2, r3
 8009bde:	68b9      	ldr	r1, [r7, #8]
 8009be0:	68f8      	ldr	r0, [r7, #12]
 8009be2:	f7ff fe3f 	bl	8009864 <VL53L0X_get_total_xtalk_rate>
 8009be6:	4603      	mov	r3, r0
 8009be8:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f


	/* Signal rate measurement provided by device is the
	 * peak signal rate, not average.
	 */
	peakSignalRate_kcps = (totalSignalRate_mcps * 1000);
 8009bec:	693b      	ldr	r3, [r7, #16]
 8009bee:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8009bf2:	fb02 f303 	mul.w	r3, r2, r3
 8009bf6:	65fb      	str	r3, [r7, #92]	; 0x5c
	peakSignalRate_kcps = (peakSignalRate_kcps + 0x8000) >> 16;
 8009bf8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8009bfa:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 8009bfe:	0c1b      	lsrs	r3, r3, #16
 8009c00:	65fb      	str	r3, [r7, #92]	; 0x5c

	xTalkCompRate_kcps = xTalkCompRate_mcps * 1000;
 8009c02:	697b      	ldr	r3, [r7, #20]
 8009c04:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8009c08:	fb02 f303 	mul.w	r3, r2, r3
 8009c0c:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0

	if (xTalkCompRate_kcps > cMaxXTalk_kcps)
 8009c10:	f8d7 20a0 	ldr.w	r2, [r7, #160]	; 0xa0
 8009c14:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009c16:	429a      	cmp	r2, r3
 8009c18:	d902      	bls.n	8009c20 <VL53L0X_calc_sigma_estimate+0xdc>
		xTalkCompRate_kcps = cMaxXTalk_kcps;
 8009c1a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009c1c:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0

	if (Status == VL53L0X_ERROR_NONE) {
 8009c20:	f997 309f 	ldrsb.w	r3, [r7, #159]	; 0x9f
 8009c24:	2b00      	cmp	r3, #0
 8009c26:	d168      	bne.n	8009cfa <VL53L0X_calc_sigma_estimate+0x1b6>

		/* Calculate final range macro periods */
		finalRangeTimeoutMicroSecs = VL53L0X_GETDEVICESPECIFICPARAMETER(
 8009c28:	68fb      	ldr	r3, [r7, #12]
 8009c2a:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 8009c2e:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
			Dev, FinalRangeTimeoutMicroSecs);

		finalRangeVcselPCLKS = VL53L0X_GETDEVICESPECIFICPARAMETER(
 8009c32:	68fb      	ldr	r3, [r7, #12]
 8009c34:	f893 30e0 	ldrb.w	r3, [r3, #224]	; 0xe0
 8009c38:	f887 305b 	strb.w	r3, [r7, #91]	; 0x5b
			Dev, FinalRangeVcselPulsePeriod);

		finalRangeMacroPCLKS = VL53L0X_calc_timeout_mclks(
 8009c3c:	f897 305b 	ldrb.w	r3, [r7, #91]	; 0x5b
 8009c40:	461a      	mov	r2, r3
 8009c42:	f8d7 10b8 	ldr.w	r1, [r7, #184]	; 0xb8
 8009c46:	68f8      	ldr	r0, [r7, #12]
 8009c48:	f7fe feb2 	bl	80089b0 <VL53L0X_calc_timeout_mclks>
 8009c4c:	6578      	str	r0, [r7, #84]	; 0x54
			Dev, finalRangeTimeoutMicroSecs, finalRangeVcselPCLKS);

		/* Calculate pre-range macro periods */
		preRangeTimeoutMicroSecs = VL53L0X_GETDEVICESPECIFICPARAMETER(
 8009c4e:	68fb      	ldr	r3, [r7, #12]
 8009c50:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 8009c54:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
			Dev, PreRangeTimeoutMicroSecs);

		preRangeVcselPCLKS = VL53L0X_GETDEVICESPECIFICPARAMETER(
 8009c58:	68fb      	ldr	r3, [r7, #12]
 8009c5a:	f893 30e8 	ldrb.w	r3, [r3, #232]	; 0xe8
 8009c5e:	f887 3053 	strb.w	r3, [r7, #83]	; 0x53
			Dev, PreRangeVcselPulsePeriod);

		preRangeMacroPCLKS = VL53L0X_calc_timeout_mclks(
 8009c62:	f897 3053 	ldrb.w	r3, [r7, #83]	; 0x53
 8009c66:	461a      	mov	r2, r3
 8009c68:	f8d7 10b4 	ldr.w	r1, [r7, #180]	; 0xb4
 8009c6c:	68f8      	ldr	r0, [r7, #12]
 8009c6e:	f7fe fe9f 	bl	80089b0 <VL53L0X_calc_timeout_mclks>
 8009c72:	64f8      	str	r0, [r7, #76]	; 0x4c
			Dev, preRangeTimeoutMicroSecs, preRangeVcselPCLKS);

		vcselWidth = 3;
 8009c74:	2303      	movs	r3, #3
 8009c76:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
		if (finalRangeVcselPCLKS == 8)
 8009c7a:	f897 305b 	ldrb.w	r3, [r7, #91]	; 0x5b
 8009c7e:	2b08      	cmp	r3, #8
 8009c80:	d102      	bne.n	8009c88 <VL53L0X_calc_sigma_estimate+0x144>
			vcselWidth = 2;
 8009c82:	2302      	movs	r3, #2
 8009c84:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98


		peakVcselDuration_us = vcselWidth * 2048 *
			(preRangeMacroPCLKS + finalRangeMacroPCLKS);
 8009c88:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8009c8a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8009c8c:	4413      	add	r3, r2
		peakVcselDuration_us = vcselWidth * 2048 *
 8009c8e:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 8009c92:	fb02 f303 	mul.w	r3, r2, r3
 8009c96:	02db      	lsls	r3, r3, #11
 8009c98:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
		peakVcselDuration_us = (peakVcselDuration_us + 500)/1000;
 8009c9c:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8009ca0:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 8009ca4:	4a53      	ldr	r2, [pc, #332]	; (8009df4 <VL53L0X_calc_sigma_estimate+0x2b0>)
 8009ca6:	fba2 2303 	umull	r2, r3, r2, r3
 8009caa:	099b      	lsrs	r3, r3, #6
 8009cac:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
		peakVcselDuration_us *= cPllPeriod_ps;
 8009cb0:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8009cb4:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8009cb6:	fb02 f303 	mul.w	r3, r2, r3
 8009cba:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
		peakVcselDuration_us = (peakVcselDuration_us + 500)/1000;
 8009cbe:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8009cc2:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 8009cc6:	4a4b      	ldr	r2, [pc, #300]	; (8009df4 <VL53L0X_calc_sigma_estimate+0x2b0>)
 8009cc8:	fba2 2303 	umull	r2, r3, r2, r3
 8009ccc:	099b      	lsrs	r3, r3, #6
 8009cce:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94

		/* Fix1616 >> 8 = Fix2408 */
		totalSignalRate_mcps = (totalSignalRate_mcps + 0x80) >> 8;
 8009cd2:	693b      	ldr	r3, [r7, #16]
 8009cd4:	3380      	adds	r3, #128	; 0x80
 8009cd6:	0a1b      	lsrs	r3, r3, #8
 8009cd8:	613b      	str	r3, [r7, #16]

		/* Fix2408 * uint32 = Fix2408 */
		vcselTotalEventsRtn = totalSignalRate_mcps *
 8009cda:	693a      	ldr	r2, [r7, #16]
 8009cdc:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8009ce0:	fb02 f303 	mul.w	r3, r2, r3
 8009ce4:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
			peakVcselDuration_us;

		/* Fix2408 >> 8 = uint32 */
		vcselTotalEventsRtn = (vcselTotalEventsRtn + 0x80) >> 8;
 8009ce8:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8009cec:	3380      	adds	r3, #128	; 0x80
 8009cee:	0a1b      	lsrs	r3, r3, #8
 8009cf0:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc

		/* Fix2408 << 8 = Fix1616 = */
		totalSignalRate_mcps <<= 8;
 8009cf4:	693b      	ldr	r3, [r7, #16]
 8009cf6:	021b      	lsls	r3, r3, #8
 8009cf8:	613b      	str	r3, [r7, #16]
	}

	if (Status != VL53L0X_ERROR_NONE) {
 8009cfa:	f997 309f 	ldrsb.w	r3, [r7, #159]	; 0x9f
 8009cfe:	2b00      	cmp	r3, #0
 8009d00:	d002      	beq.n	8009d08 <VL53L0X_calc_sigma_estimate+0x1c4>
		LOG_FUNCTION_END(Status);
		return Status;
 8009d02:	f997 309f 	ldrsb.w	r3, [r7, #159]	; 0x9f
 8009d06:	e15e      	b.n	8009fc6 <VL53L0X_calc_sigma_estimate+0x482>
	}

	if (peakSignalRate_kcps == 0) {
 8009d08:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8009d0a:	2b00      	cmp	r3, #0
 8009d0c:	d10c      	bne.n	8009d28 <VL53L0X_calc_sigma_estimate+0x1e4>
		*pSigmaEstimate = cSigmaEstMax;
 8009d0e:	687b      	ldr	r3, [r7, #4]
 8009d10:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8009d14:	601a      	str	r2, [r3, #0]
		PALDevDataSet(Dev, SigmaEstimate, cSigmaEstMax);
 8009d16:	68fb      	ldr	r3, [r7, #12]
 8009d18:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8009d1c:	f8c3 2140 	str.w	r2, [r3, #320]	; 0x140
		*pDmax_mm = 0;
 8009d20:	683b      	ldr	r3, [r7, #0]
 8009d22:	2200      	movs	r2, #0
 8009d24:	601a      	str	r2, [r3, #0]
 8009d26:	e14c      	b.n	8009fc2 <VL53L0X_calc_sigma_estimate+0x47e>
	} else {
		if (vcselTotalEventsRtn < 1)
 8009d28:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8009d2c:	2b00      	cmp	r3, #0
 8009d2e:	d102      	bne.n	8009d36 <VL53L0X_calc_sigma_estimate+0x1f2>
			vcselTotalEventsRtn = 1;
 8009d30:	2301      	movs	r3, #1
 8009d32:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc

		sigmaEstimateP1 = cPulseEffectiveWidth_centi_ns;
 8009d36:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8009d3a:	64bb      	str	r3, [r7, #72]	; 0x48

		/* ((FixPoint1616 << 16)* uint32)/uint32 = FixPoint1616 */
		sigmaEstimateP2 = (ambientRate_kcps << 16)/peakSignalRate_kcps;
 8009d3c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8009d3e:	041a      	lsls	r2, r3, #16
 8009d40:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8009d42:	fbb2 f3f3 	udiv	r3, r2, r3
 8009d46:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
		if (sigmaEstimateP2 > cAmbToSignalRatioMax) {
 8009d4a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8009d4e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8009d50:	429a      	cmp	r2, r3
 8009d52:	d902      	bls.n	8009d5a <VL53L0X_calc_sigma_estimate+0x216>
			/* Clip to prevent overflow. Will ensure safe
			 * max result. */
			sigmaEstimateP2 = cAmbToSignalRatioMax;
 8009d54:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8009d56:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
		}
		sigmaEstimateP2 *= cAmbientEffectiveWidth_centi_ns;
 8009d5a:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8009d5e:	f8d7 208c 	ldr.w	r2, [r7, #140]	; 0x8c
 8009d62:	fb02 f303 	mul.w	r3, r2, r3
 8009d66:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0

		sigmaEstimateP3 = 2 * VL53L0X_isqrt(vcselTotalEventsRtn * 12);
 8009d6a:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8009d6e:	4613      	mov	r3, r2
 8009d70:	005b      	lsls	r3, r3, #1
 8009d72:	4413      	add	r3, r2
 8009d74:	009b      	lsls	r3, r3, #2
 8009d76:	4618      	mov	r0, r3
 8009d78:	f7fe f876 	bl	8007e68 <VL53L0X_isqrt>
 8009d7c:	4603      	mov	r3, r0
 8009d7e:	005b      	lsls	r3, r3, #1
 8009d80:	647b      	str	r3, [r7, #68]	; 0x44

		/* uint32 * FixPoint1616 = FixPoint1616 */
		deltaT_ps = pRangingMeasurementData->RangeMilliMeter *
 8009d82:	68bb      	ldr	r3, [r7, #8]
 8009d84:	891b      	ldrh	r3, [r3, #8]
 8009d86:	461a      	mov	r2, r3
 8009d88:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8009d8a:	fb02 f303 	mul.w	r3, r2, r3
 8009d8e:	643b      	str	r3, [r7, #64]	; 0x40
		 * (uint32 << 16) - FixPoint1616 = FixPoint1616.
		 * Divide result by 1000 to convert to mcps.
		 * 500 is added to ensure rounding when integer division
		 * truncates.
		 */
		diff1_mcps = (((peakSignalRate_kcps << 16) -
 8009d90:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8009d92:	041a      	lsls	r2, r3, #16
			2 * xTalkCompRate_kcps) + 500)/1000;
 8009d94:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8009d98:	005b      	lsls	r3, r3, #1
		diff1_mcps = (((peakSignalRate_kcps << 16) -
 8009d9a:	1ad3      	subs	r3, r2, r3
			2 * xTalkCompRate_kcps) + 500)/1000;
 8009d9c:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
		diff1_mcps = (((peakSignalRate_kcps << 16) -
 8009da0:	4a14      	ldr	r2, [pc, #80]	; (8009df4 <VL53L0X_calc_sigma_estimate+0x2b0>)
 8009da2:	fba2 2303 	umull	r2, r3, r2, r3
 8009da6:	099b      	lsrs	r3, r3, #6
 8009da8:	63fb      	str	r3, [r7, #60]	; 0x3c

		/* vcselRate + xtalkCompRate */
		diff2_mcps = ((peakSignalRate_kcps << 16) + 500)/1000;
 8009daa:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8009dac:	041b      	lsls	r3, r3, #16
 8009dae:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 8009db2:	4a10      	ldr	r2, [pc, #64]	; (8009df4 <VL53L0X_calc_sigma_estimate+0x2b0>)
 8009db4:	fba2 2303 	umull	r2, r3, r2, r3
 8009db8:	099b      	lsrs	r3, r3, #6
 8009dba:	63bb      	str	r3, [r7, #56]	; 0x38

		/* Shift by 8 bits to increase resolution prior to the
		 * division */
		diff1_mcps <<= 8;
 8009dbc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009dbe:	021b      	lsls	r3, r3, #8
 8009dc0:	63fb      	str	r3, [r7, #60]	; 0x3c

		/* FixPoint0824/FixPoint1616 = FixPoint2408 */
		xTalkCorrection	 = abs(diff1_mcps/diff2_mcps);
 8009dc2:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8009dc4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009dc6:	fbb2 f3f3 	udiv	r3, r2, r3
 8009dca:	2b00      	cmp	r3, #0
 8009dcc:	bfb8      	it	lt
 8009dce:	425b      	neglt	r3, r3
 8009dd0:	637b      	str	r3, [r7, #52]	; 0x34

		/* FixPoint2408 << 8 = FixPoint1616 */
		xTalkCorrection <<= 8;
 8009dd2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009dd4:	021b      	lsls	r3, r3, #8
 8009dd6:	637b      	str	r3, [r7, #52]	; 0x34

		if(pRangingMeasurementData->RangeStatus != 0){
 8009dd8:	68bb      	ldr	r3, [r7, #8]
 8009dda:	7e1b      	ldrb	r3, [r3, #24]
 8009ddc:	2b00      	cmp	r3, #0
 8009dde:	d00b      	beq.n	8009df8 <VL53L0X_calc_sigma_estimate+0x2b4>
			pwMult = 1 << 16;
 8009de0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8009de4:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8009de8:	e033      	b.n	8009e52 <VL53L0X_calc_sigma_estimate+0x30e>
 8009dea:	bf00      	nop
 8009dec:	028f87ae 	.word	0x028f87ae
 8009df0:	0006999a 	.word	0x0006999a
 8009df4:	10624dd3 	.word	0x10624dd3
		} else {
			/* FixPoint1616/uint32 = FixPoint1616 */
			pwMult = deltaT_ps/cVcselPulseWidth_ps; /* smaller than 1.0f */
 8009df8:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8009dfa:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8009dfe:	fbb2 f3f3 	udiv	r3, r2, r3
 8009e02:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
			/*
			 * FixPoint1616 * FixPoint1616 = FixPoint3232, however both
			 * values are small enough such that32 bits will not be
			 * exceeded.
			 */
			pwMult *= ((1 << 16) - xTalkCorrection);
 8009e06:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009e08:	f5c3 3280 	rsb	r2, r3, #65536	; 0x10000
 8009e0c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8009e10:	fb02 f303 	mul.w	r3, r2, r3
 8009e14:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac

			/* (FixPoint3232 >> 16) = FixPoint1616 */
			pwMult =  (pwMult + c16BitRoundingParam) >> 16;
 8009e18:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8009e1c:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8009e1e:	4413      	add	r3, r2
 8009e20:	0c1b      	lsrs	r3, r3, #16
 8009e22:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac

			/* FixPoint1616 + FixPoint1616 = FixPoint1616 */
			pwMult += (1 << 16);
 8009e26:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8009e2a:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 8009e2e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
			/*
			 * At this point the value will be 1.xx, therefore if we square
			 * the value this will exceed 32 bits. To address this perform
			 * a single shift to the right before the multiplication.
			 */
			pwMult >>= 1;
 8009e32:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8009e36:	085b      	lsrs	r3, r3, #1
 8009e38:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
			/* FixPoint1715 * FixPoint1715 = FixPoint3430 */
			pwMult = pwMult * pwMult;
 8009e3c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8009e40:	fb03 f303 	mul.w	r3, r3, r3
 8009e44:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac

			/* (FixPoint3430 >> 14) = Fix1616 */
			pwMult >>= 14;
 8009e48:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8009e4c:	0b9b      	lsrs	r3, r3, #14
 8009e4e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
		}

		/* FixPoint1616 * uint32 = FixPoint1616 */
		sqr1 = pwMult * sigmaEstimateP1;
 8009e52:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8009e56:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8009e58:	fb02 f303 	mul.w	r3, r2, r3
 8009e5c:	633b      	str	r3, [r7, #48]	; 0x30

		/* (FixPoint1616 >> 16) = FixPoint3200 */
		sqr1 = (sqr1 + 0x8000) >> 16;
 8009e5e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009e60:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 8009e64:	0c1b      	lsrs	r3, r3, #16
 8009e66:	633b      	str	r3, [r7, #48]	; 0x30

		/* FixPoint3200 * FixPoint3200 = FixPoint6400 */
		sqr1 *= sqr1;
 8009e68:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009e6a:	fb03 f303 	mul.w	r3, r3, r3
 8009e6e:	633b      	str	r3, [r7, #48]	; 0x30

		sqr2 = sigmaEstimateP2;
 8009e70:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8009e74:	62fb      	str	r3, [r7, #44]	; 0x2c

		/* (FixPoint1616 >> 16) = FixPoint3200 */
		sqr2 = (sqr2 + 0x8000) >> 16;
 8009e76:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009e78:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 8009e7c:	0c1b      	lsrs	r3, r3, #16
 8009e7e:	62fb      	str	r3, [r7, #44]	; 0x2c

		/* FixPoint3200 * FixPoint3200 = FixPoint6400 */
		sqr2 *= sqr2;
 8009e80:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009e82:	fb03 f303 	mul.w	r3, r3, r3
 8009e86:	62fb      	str	r3, [r7, #44]	; 0x2c

		/* FixPoint64000 + FixPoint6400 = FixPoint6400 */
		sqrSum = sqr1 + sqr2;
 8009e88:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009e8a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009e8c:	4413      	add	r3, r2
 8009e8e:	62bb      	str	r3, [r7, #40]	; 0x28

		/* SQRT(FixPoin6400) = FixPoint3200 */
		sqrtResult_centi_ns = VL53L0X_isqrt(sqrSum);
 8009e90:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009e92:	f7fd ffe9 	bl	8007e68 <VL53L0X_isqrt>
 8009e96:	6278      	str	r0, [r7, #36]	; 0x24

		/* (FixPoint3200 << 16) = FixPoint1616 */
		sqrtResult_centi_ns <<= 16;
 8009e98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009e9a:	041b      	lsls	r3, r3, #16
 8009e9c:	627b      	str	r3, [r7, #36]	; 0x24
		/*
		 * Note that the Speed Of Light is expressed in um per 1E-10
		 * seconds (2997) Therefore to get mm/ns we have to divide by
		 * 10000
		 */
		sigmaEstRtn = (((sqrtResult_centi_ns+50)/100) /
 8009e9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009ea0:	3332      	adds	r3, #50	; 0x32
 8009ea2:	4a4b      	ldr	r2, [pc, #300]	; (8009fd0 <VL53L0X_calc_sigma_estimate+0x48c>)
 8009ea4:	fba2 2303 	umull	r2, r3, r2, r3
 8009ea8:	095a      	lsrs	r2, r3, #5
 8009eaa:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009eac:	fbb2 f3f3 	udiv	r3, r2, r3
 8009eb0:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
				sigmaEstimateP3);
		sigmaEstRtn		 *= VL53L0X_SPEED_OF_LIGHT_IN_AIR;
 8009eb4:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8009eb8:	f640 32b5 	movw	r2, #2997	; 0xbb5
 8009ebc:	fb02 f303 	mul.w	r3, r2, r3
 8009ec0:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

		/* Add 5000 before dividing by 10000 to ensure rounding. */
		sigmaEstRtn		 += 5000;
 8009ec4:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8009ec8:	f503 539c 	add.w	r3, r3, #4992	; 0x1380
 8009ecc:	3308      	adds	r3, #8
 8009ece:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
		sigmaEstRtn		 /= 10000;
 8009ed2:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8009ed6:	4a3f      	ldr	r2, [pc, #252]	; (8009fd4 <VL53L0X_calc_sigma_estimate+0x490>)
 8009ed8:	fba2 2303 	umull	r2, r3, r2, r3
 8009edc:	0b5b      	lsrs	r3, r3, #13
 8009ede:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

		if (sigmaEstRtn > cSigmaEstRtnMax) {
 8009ee2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8009ee6:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8009ee8:	429a      	cmp	r2, r3
 8009eea:	d902      	bls.n	8009ef2 <VL53L0X_calc_sigma_estimate+0x3ae>
			/* Clip to prevent overflow. Will ensure safe
			 * max result. */
			sigmaEstRtn = cSigmaEstRtnMax;
 8009eec:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8009eee:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
		}
		finalRangeIntegrationTimeMilliSecs =
			(finalRangeTimeoutMicroSecs + preRangeTimeoutMicroSecs + 500)/1000;
 8009ef2:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8009ef6:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8009efa:	4413      	add	r3, r2
 8009efc:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
		finalRangeIntegrationTimeMilliSecs =
 8009f00:	4a35      	ldr	r2, [pc, #212]	; (8009fd8 <VL53L0X_calc_sigma_estimate+0x494>)
 8009f02:	fba2 2303 	umull	r2, r3, r2, r3
 8009f06:	099b      	lsrs	r3, r3, #6
 8009f08:	623b      	str	r3, [r7, #32]
		/* sigmaEstRef = 1mm * 25ms/final range integration time (inc pre-range)
		 * sqrt(FixPoint1616/int) = FixPoint2408)
		 */
		sigmaEstRef =
			VL53L0X_isqrt((cDfltFinalRangeIntegrationTimeMilliSecs +
				finalRangeIntegrationTimeMilliSecs/2)/
 8009f0a:	6a3b      	ldr	r3, [r7, #32]
 8009f0c:	085a      	lsrs	r2, r3, #1
			VL53L0X_isqrt((cDfltFinalRangeIntegrationTimeMilliSecs +
 8009f0e:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8009f12:	441a      	add	r2, r3
 8009f14:	6a3b      	ldr	r3, [r7, #32]
 8009f16:	fbb2 f3f3 	udiv	r3, r2, r3
 8009f1a:	4618      	mov	r0, r3
 8009f1c:	f7fd ffa4 	bl	8007e68 <VL53L0X_isqrt>
 8009f20:	61f8      	str	r0, [r7, #28]
				finalRangeIntegrationTimeMilliSecs);

		/* FixPoint2408 << 8 = FixPoint1616 */
		sigmaEstRef <<= 8;
 8009f22:	69fb      	ldr	r3, [r7, #28]
 8009f24:	021b      	lsls	r3, r3, #8
 8009f26:	61fb      	str	r3, [r7, #28]
		sigmaEstRef = (sigmaEstRef + 500)/1000;
 8009f28:	69fb      	ldr	r3, [r7, #28]
 8009f2a:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 8009f2e:	4a2a      	ldr	r2, [pc, #168]	; (8009fd8 <VL53L0X_calc_sigma_estimate+0x494>)
 8009f30:	fba2 2303 	umull	r2, r3, r2, r3
 8009f34:	099b      	lsrs	r3, r3, #6
 8009f36:	61fb      	str	r3, [r7, #28]

		/* FixPoint1616 * FixPoint1616 = FixPoint3232 */
		sqr1 = sigmaEstRtn * sigmaEstRtn;
 8009f38:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8009f3c:	fb03 f303 	mul.w	r3, r3, r3
 8009f40:	633b      	str	r3, [r7, #48]	; 0x30
		/* FixPoint1616 * FixPoint1616 = FixPoint3232 */
		sqr2 = sigmaEstRef * sigmaEstRef;
 8009f42:	69fb      	ldr	r3, [r7, #28]
 8009f44:	fb03 f303 	mul.w	r3, r3, r3
 8009f48:	62fb      	str	r3, [r7, #44]	; 0x2c

		/* sqrt(FixPoint3232) = FixPoint1616 */
		sqrtResult = VL53L0X_isqrt((sqr1 + sqr2));
 8009f4a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009f4c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009f4e:	4413      	add	r3, r2
 8009f50:	4618      	mov	r0, r3
 8009f52:	f7fd ff89 	bl	8007e68 <VL53L0X_isqrt>
 8009f56:	61b8      	str	r0, [r7, #24]
		 * Note that the Shift by 4 bits increases resolution prior to
		 * the sqrt, therefore the result must be shifted by 2 bits to
		 * the right to revert back to the FixPoint1616 format.
		 */

		sigmaEstimate	 = 1000 * sqrtResult;
 8009f58:	69bb      	ldr	r3, [r7, #24]
 8009f5a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8009f5e:	fb02 f303 	mul.w	r3, r2, r3
 8009f62:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4

		if ((peakSignalRate_kcps < 1) || (vcselTotalEventsRtn < 1) ||
 8009f66:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8009f68:	2b00      	cmp	r3, #0
 8009f6a:	d009      	beq.n	8009f80 <VL53L0X_calc_sigma_estimate+0x43c>
 8009f6c:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8009f70:	2b00      	cmp	r3, #0
 8009f72:	d005      	beq.n	8009f80 <VL53L0X_calc_sigma_estimate+0x43c>
 8009f74:	f8d7 20a4 	ldr.w	r2, [r7, #164]	; 0xa4
 8009f78:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8009f7c:	429a      	cmp	r2, r3
 8009f7e:	d903      	bls.n	8009f88 <VL53L0X_calc_sigma_estimate+0x444>
				(sigmaEstimate > cSigmaEstMax)) {
				sigmaEstimate = cSigmaEstMax;
 8009f80:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8009f84:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
		}

		*pSigmaEstimate = (uint32_t)(sigmaEstimate);
 8009f88:	687b      	ldr	r3, [r7, #4]
 8009f8a:	f8d7 20a4 	ldr.w	r2, [r7, #164]	; 0xa4
 8009f8e:	601a      	str	r2, [r3, #0]
		PALDevDataSet(Dev, SigmaEstimate, *pSigmaEstimate);
 8009f90:	687b      	ldr	r3, [r7, #4]
 8009f92:	681a      	ldr	r2, [r3, #0]
 8009f94:	68fb      	ldr	r3, [r7, #12]
 8009f96:	f8c3 2140 	str.w	r2, [r3, #320]	; 0x140
		Status = VL53L0X_calc_dmax(
 8009f9a:	6939      	ldr	r1, [r7, #16]
 8009f9c:	683b      	ldr	r3, [r7, #0]
 8009f9e:	9303      	str	r3, [sp, #12]
 8009fa0:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8009fa4:	9302      	str	r3, [sp, #8]
 8009fa6:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8009faa:	9301      	str	r3, [sp, #4]
 8009fac:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009fae:	9300      	str	r3, [sp, #0]
 8009fb0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8009fb4:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8009fb6:	68f8      	ldr	r0, [r7, #12]
 8009fb8:	f7ff fca8 	bl	800990c <VL53L0X_calc_dmax>
 8009fbc:	4603      	mov	r3, r0
 8009fbe:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f
			peakVcselDuration_us,
			pDmax_mm);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8009fc2:	f997 309f 	ldrsb.w	r3, [r7, #159]	; 0x9f
}
 8009fc6:	4618      	mov	r0, r3
 8009fc8:	37c0      	adds	r7, #192	; 0xc0
 8009fca:	46bd      	mov	sp, r7
 8009fcc:	bd80      	pop	{r7, pc}
 8009fce:	bf00      	nop
 8009fd0:	51eb851f 	.word	0x51eb851f
 8009fd4:	d1b71759 	.word	0xd1b71759
 8009fd8:	10624dd3 	.word	0x10624dd3

08009fdc <VL53L0X_get_pal_range_status>:
		uint8_t DeviceRangeStatus,
		FixPoint1616_t SignalRate,
		uint16_t EffectiveSpadRtnCount,
		VL53L0X_RangingMeasurementData_t *pRangingMeasurementData,
		uint8_t *pPalRangeStatus)
{
 8009fdc:	b580      	push	{r7, lr}
 8009fde:	b090      	sub	sp, #64	; 0x40
 8009fe0:	af00      	add	r7, sp, #0
 8009fe2:	60f8      	str	r0, [r7, #12]
 8009fe4:	607a      	str	r2, [r7, #4]
 8009fe6:	461a      	mov	r2, r3
 8009fe8:	460b      	mov	r3, r1
 8009fea:	72fb      	strb	r3, [r7, #11]
 8009fec:	4613      	mov	r3, r2
 8009fee:	813b      	strh	r3, [r7, #8]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8009ff0:	2300      	movs	r3, #0
 8009ff2:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	uint8_t NoneFlag;
	uint8_t SigmaLimitflag = 0;
 8009ff6:	2300      	movs	r3, #0
 8009ff8:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
	uint8_t SignalRefClipflag = 0;
 8009ffc:	2300      	movs	r3, #0
 8009ffe:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
	uint8_t RangeIgnoreThresholdflag = 0;
 800a002:	2300      	movs	r3, #0
 800a004:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
	uint8_t SigmaLimitCheckEnable = 0;
 800a008:	2300      	movs	r3, #0
 800a00a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
	uint8_t SignalRateFinalRangeLimitCheckEnable = 0;
 800a00e:	2300      	movs	r3, #0
 800a010:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
	uint8_t SignalRefClipLimitCheckEnable = 0;
 800a014:	2300      	movs	r3, #0
 800a016:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
	uint8_t RangeIgnoreThresholdLimitCheckEnable = 0;
 800a01a:	2300      	movs	r3, #0
 800a01c:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
	FixPoint1616_t SigmaEstimate;
	FixPoint1616_t SigmaLimitValue;
	FixPoint1616_t SignalRefClipValue;
	FixPoint1616_t RangeIgnoreThresholdValue;
	FixPoint1616_t SignalRatePerSpad;
	uint8_t DeviceRangeStatusInternal = 0;
 800a020:	2300      	movs	r3, #0
 800a022:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
	uint16_t tmpWord = 0;
 800a026:	2300      	movs	r3, #0
 800a028:	82fb      	strh	r3, [r7, #22]
	uint8_t Temp8;
	uint32_t Dmax_mm = 0;
 800a02a:	2300      	movs	r3, #0
 800a02c:	613b      	str	r3, [r7, #16]
	 * the value 11 in the DeviceRangeStatus.
	 * In addition, the SigmaEstimator is not included in the VL53L0X
	 * DeviceRangeStatus, this will be added in the PalRangeStatus.
	 */

	DeviceRangeStatusInternal = ((DeviceRangeStatus & 0x78) >> 3);
 800a02e:	7afb      	ldrb	r3, [r7, #11]
 800a030:	10db      	asrs	r3, r3, #3
 800a032:	b2db      	uxtb	r3, r3
 800a034:	f003 030f 	and.w	r3, r3, #15
 800a038:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32

	if (DeviceRangeStatusInternal == 0 ||
 800a03c:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800a040:	2b00      	cmp	r3, #0
 800a042:	d017      	beq.n	800a074 <VL53L0X_get_pal_range_status+0x98>
 800a044:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800a048:	2b05      	cmp	r3, #5
 800a04a:	d013      	beq.n	800a074 <VL53L0X_get_pal_range_status+0x98>
		DeviceRangeStatusInternal == 5 ||
 800a04c:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800a050:	2b07      	cmp	r3, #7
 800a052:	d00f      	beq.n	800a074 <VL53L0X_get_pal_range_status+0x98>
		DeviceRangeStatusInternal == 7 ||
 800a054:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800a058:	2b0c      	cmp	r3, #12
 800a05a:	d00b      	beq.n	800a074 <VL53L0X_get_pal_range_status+0x98>
		DeviceRangeStatusInternal == 12 ||
 800a05c:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800a060:	2b0d      	cmp	r3, #13
 800a062:	d007      	beq.n	800a074 <VL53L0X_get_pal_range_status+0x98>
		DeviceRangeStatusInternal == 13 ||
 800a064:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800a068:	2b0e      	cmp	r3, #14
 800a06a:	d003      	beq.n	800a074 <VL53L0X_get_pal_range_status+0x98>
		DeviceRangeStatusInternal == 14 ||
 800a06c:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800a070:	2b0f      	cmp	r3, #15
 800a072:	d103      	bne.n	800a07c <VL53L0X_get_pal_range_status+0xa0>
		DeviceRangeStatusInternal == 15
			) {
		NoneFlag = 1;
 800a074:	2301      	movs	r3, #1
 800a076:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
 800a07a:	e002      	b.n	800a082 <VL53L0X_get_pal_range_status+0xa6>
	} else {
		NoneFlag = 0;
 800a07c:	2300      	movs	r3, #0
 800a07e:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e

	/*
	 * Check if Sigma limit is enabled, if yes then do comparison with limit
	 * value and put the result back into pPalRangeStatus.
	 */
	if (Status == VL53L0X_ERROR_NONE)
 800a082:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800a086:	2b00      	cmp	r3, #0
 800a088:	d109      	bne.n	800a09e <VL53L0X_get_pal_range_status+0xc2>
		Status =  VL53L0X_GetLimitCheckEnable(Dev,
 800a08a:	f107 032b 	add.w	r3, r7, #43	; 0x2b
 800a08e:	461a      	mov	r2, r3
 800a090:	2100      	movs	r1, #0
 800a092:	68f8      	ldr	r0, [r7, #12]
 800a094:	f7fc f9dc 	bl	8006450 <VL53L0X_GetLimitCheckEnable>
 800a098:	4603      	mov	r3, r0
 800a09a:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
			VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE,
			&SigmaLimitCheckEnable);

	if ((SigmaLimitCheckEnable != 0) && (Status == VL53L0X_ERROR_NONE)) {
 800a09e:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800a0a2:	2b00      	cmp	r3, #0
 800a0a4:	d02e      	beq.n	800a104 <VL53L0X_get_pal_range_status+0x128>
 800a0a6:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800a0aa:	2b00      	cmp	r3, #0
 800a0ac:	d12a      	bne.n	800a104 <VL53L0X_get_pal_range_status+0x128>
		/*
		* compute the Sigma and check with limit
		*/
		Status = VL53L0X_calc_sigma_estimate(
 800a0ae:	f107 0310 	add.w	r3, r7, #16
 800a0b2:	f107 0224 	add.w	r2, r7, #36	; 0x24
 800a0b6:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800a0b8:	68f8      	ldr	r0, [r7, #12]
 800a0ba:	f7ff fd43 	bl	8009b44 <VL53L0X_calc_sigma_estimate>
 800a0be:	4603      	mov	r3, r0
 800a0c0:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
			Dev,
			pRangingMeasurementData,
			&SigmaEstimate,
			&Dmax_mm);
		if (Status == VL53L0X_ERROR_NONE)
 800a0c4:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800a0c8:	2b00      	cmp	r3, #0
 800a0ca:	d103      	bne.n	800a0d4 <VL53L0X_get_pal_range_status+0xf8>
			pRangingMeasurementData->RangeDMaxMilliMeter = Dmax_mm;
 800a0cc:	693b      	ldr	r3, [r7, #16]
 800a0ce:	b29a      	uxth	r2, r3
 800a0d0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800a0d2:	815a      	strh	r2, [r3, #10]

		if (Status == VL53L0X_ERROR_NONE) {
 800a0d4:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800a0d8:	2b00      	cmp	r3, #0
 800a0da:	d113      	bne.n	800a104 <VL53L0X_get_pal_range_status+0x128>
			Status = VL53L0X_GetLimitCheckValue(Dev,
 800a0dc:	f107 0320 	add.w	r3, r7, #32
 800a0e0:	461a      	mov	r2, r3
 800a0e2:	2100      	movs	r1, #0
 800a0e4:	68f8      	ldr	r0, [r7, #12]
 800a0e6:	f7fc fa39 	bl	800655c <VL53L0X_GetLimitCheckValue>
 800a0ea:	4603      	mov	r3, r0
 800a0ec:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
				VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE,
				&SigmaLimitValue);

			if ((SigmaLimitValue > 0) &&
 800a0f0:	6a3b      	ldr	r3, [r7, #32]
 800a0f2:	2b00      	cmp	r3, #0
 800a0f4:	d006      	beq.n	800a104 <VL53L0X_get_pal_range_status+0x128>
				(SigmaEstimate > SigmaLimitValue))
 800a0f6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a0f8:	6a3b      	ldr	r3, [r7, #32]
			if ((SigmaLimitValue > 0) &&
 800a0fa:	429a      	cmp	r2, r3
 800a0fc:	d902      	bls.n	800a104 <VL53L0X_get_pal_range_status+0x128>
					/* Limit Fail */
					SigmaLimitflag = 1;
 800a0fe:	2301      	movs	r3, #1
 800a100:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d

	/*
	 * Check if Signal ref clip limit is enabled, if yes then do comparison
	 * with limit value and put the result back into pPalRangeStatus.
	 */
	if (Status == VL53L0X_ERROR_NONE)
 800a104:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800a108:	2b00      	cmp	r3, #0
 800a10a:	d109      	bne.n	800a120 <VL53L0X_get_pal_range_status+0x144>
		Status =  VL53L0X_GetLimitCheckEnable(Dev,
 800a10c:	f107 0329 	add.w	r3, r7, #41	; 0x29
 800a110:	461a      	mov	r2, r3
 800a112:	2102      	movs	r1, #2
 800a114:	68f8      	ldr	r0, [r7, #12]
 800a116:	f7fc f99b 	bl	8006450 <VL53L0X_GetLimitCheckEnable>
 800a11a:	4603      	mov	r3, r0
 800a11c:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
				VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP,
				&SignalRefClipLimitCheckEnable);

	if ((SignalRefClipLimitCheckEnable != 0) &&
 800a120:	f897 3029 	ldrb.w	r3, [r7, #41]	; 0x29
 800a124:	2b00      	cmp	r3, #0
 800a126:	d044      	beq.n	800a1b2 <VL53L0X_get_pal_range_status+0x1d6>
 800a128:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800a12c:	2b00      	cmp	r3, #0
 800a12e:	d140      	bne.n	800a1b2 <VL53L0X_get_pal_range_status+0x1d6>
			(Status == VL53L0X_ERROR_NONE)) {

		Status = VL53L0X_GetLimitCheckValue(Dev,
 800a130:	f107 031c 	add.w	r3, r7, #28
 800a134:	461a      	mov	r2, r3
 800a136:	2102      	movs	r1, #2
 800a138:	68f8      	ldr	r0, [r7, #12]
 800a13a:	f7fc fa0f 	bl	800655c <VL53L0X_GetLimitCheckValue>
 800a13e:	4603      	mov	r3, r0
 800a140:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
				VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP,
				&SignalRefClipValue);

		/* Read LastSignalRefMcps from device */
		if (Status == VL53L0X_ERROR_NONE)
 800a144:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800a148:	2b00      	cmp	r3, #0
 800a14a:	d107      	bne.n	800a15c <VL53L0X_get_pal_range_status+0x180>
			Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 800a14c:	2201      	movs	r2, #1
 800a14e:	21ff      	movs	r1, #255	; 0xff
 800a150:	68f8      	ldr	r0, [r7, #12]
 800a152:	f000 f9bb 	bl	800a4cc <VL53L0X_WrByte>
 800a156:	4603      	mov	r3, r0
 800a158:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f

		if (Status == VL53L0X_ERROR_NONE)
 800a15c:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800a160:	2b00      	cmp	r3, #0
 800a162:	d109      	bne.n	800a178 <VL53L0X_get_pal_range_status+0x19c>
			Status = VL53L0X_RdWord(Dev,
 800a164:	f107 0316 	add.w	r3, r7, #22
 800a168:	461a      	mov	r2, r3
 800a16a:	21b6      	movs	r1, #182	; 0xb6
 800a16c:	68f8      	ldr	r0, [r7, #12]
 800a16e:	f000 fa59 	bl	800a624 <VL53L0X_RdWord>
 800a172:	4603      	mov	r3, r0
 800a174:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
				VL53L0X_REG_RESULT_PEAK_SIGNAL_RATE_REF,
				&tmpWord);

		if (Status == VL53L0X_ERROR_NONE)
 800a178:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800a17c:	2b00      	cmp	r3, #0
 800a17e:	d107      	bne.n	800a190 <VL53L0X_get_pal_range_status+0x1b4>
			Status = VL53L0X_WrByte(Dev, 0xFF, 0x00);
 800a180:	2200      	movs	r2, #0
 800a182:	21ff      	movs	r1, #255	; 0xff
 800a184:	68f8      	ldr	r0, [r7, #12]
 800a186:	f000 f9a1 	bl	800a4cc <VL53L0X_WrByte>
 800a18a:	4603      	mov	r3, r0
 800a18c:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f

		LastSignalRefMcps = VL53L0X_FIXPOINT97TOFIXPOINT1616(tmpWord);
 800a190:	8afb      	ldrh	r3, [r7, #22]
 800a192:	025b      	lsls	r3, r3, #9
 800a194:	62fb      	str	r3, [r7, #44]	; 0x2c
		PALDevDataSet(Dev, LastSignalRefMcps, LastSignalRefMcps);
 800a196:	68fb      	ldr	r3, [r7, #12]
 800a198:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800a19a:	f8c3 2148 	str.w	r2, [r3, #328]	; 0x148

		if ((SignalRefClipValue > 0) &&
 800a19e:	69fb      	ldr	r3, [r7, #28]
 800a1a0:	2b00      	cmp	r3, #0
 800a1a2:	d006      	beq.n	800a1b2 <VL53L0X_get_pal_range_status+0x1d6>
				(LastSignalRefMcps > SignalRefClipValue)) {
 800a1a4:	69fb      	ldr	r3, [r7, #28]
		if ((SignalRefClipValue > 0) &&
 800a1a6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800a1a8:	429a      	cmp	r2, r3
 800a1aa:	d902      	bls.n	800a1b2 <VL53L0X_get_pal_range_status+0x1d6>
			/* Limit Fail */
			SignalRefClipflag = 1;
 800a1ac:	2301      	movs	r3, #1
 800a1ae:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
	 * Check if Signal ref clip limit is enabled, if yes then do comparison
	 * with limit value and put the result back into pPalRangeStatus.
	 * EffectiveSpadRtnCount has a format 8.8
	 * If (Return signal rate < (1.5 x Xtalk x number of Spads)) : FAIL
	 */
	if (Status == VL53L0X_ERROR_NONE)
 800a1b2:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800a1b6:	2b00      	cmp	r3, #0
 800a1b8:	d109      	bne.n	800a1ce <VL53L0X_get_pal_range_status+0x1f2>
		Status =  VL53L0X_GetLimitCheckEnable(Dev,
 800a1ba:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800a1be:	461a      	mov	r2, r3
 800a1c0:	2103      	movs	r1, #3
 800a1c2:	68f8      	ldr	r0, [r7, #12]
 800a1c4:	f7fc f944 	bl	8006450 <VL53L0X_GetLimitCheckEnable>
 800a1c8:	4603      	mov	r3, r0
 800a1ca:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
				VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				&RangeIgnoreThresholdLimitCheckEnable);

	if ((RangeIgnoreThresholdLimitCheckEnable != 0) &&
 800a1ce:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800a1d2:	2b00      	cmp	r3, #0
 800a1d4:	d023      	beq.n	800a21e <VL53L0X_get_pal_range_status+0x242>
 800a1d6:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800a1da:	2b00      	cmp	r3, #0
 800a1dc:	d11f      	bne.n	800a21e <VL53L0X_get_pal_range_status+0x242>
			(Status == VL53L0X_ERROR_NONE)) {

		/* Compute the signal rate per spad */
		if (EffectiveSpadRtnCount == 0) {
 800a1de:	893b      	ldrh	r3, [r7, #8]
 800a1e0:	2b00      	cmp	r3, #0
 800a1e2:	d102      	bne.n	800a1ea <VL53L0X_get_pal_range_status+0x20e>
			SignalRatePerSpad = 0;
 800a1e4:	2300      	movs	r3, #0
 800a1e6:	637b      	str	r3, [r7, #52]	; 0x34
 800a1e8:	e005      	b.n	800a1f6 <VL53L0X_get_pal_range_status+0x21a>
		} else {
			SignalRatePerSpad = (FixPoint1616_t)((256 * SignalRate)
 800a1ea:	687b      	ldr	r3, [r7, #4]
 800a1ec:	021a      	lsls	r2, r3, #8
 800a1ee:	893b      	ldrh	r3, [r7, #8]
 800a1f0:	fbb2 f3f3 	udiv	r3, r2, r3
 800a1f4:	637b      	str	r3, [r7, #52]	; 0x34
				/ EffectiveSpadRtnCount);
		}

		Status = VL53L0X_GetLimitCheckValue(Dev,
 800a1f6:	f107 0318 	add.w	r3, r7, #24
 800a1fa:	461a      	mov	r2, r3
 800a1fc:	2103      	movs	r1, #3
 800a1fe:	68f8      	ldr	r0, [r7, #12]
 800a200:	f7fc f9ac 	bl	800655c <VL53L0X_GetLimitCheckValue>
 800a204:	4603      	mov	r3, r0
 800a206:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
				VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				&RangeIgnoreThresholdValue);

		if ((RangeIgnoreThresholdValue > 0) &&
 800a20a:	69bb      	ldr	r3, [r7, #24]
 800a20c:	2b00      	cmp	r3, #0
 800a20e:	d006      	beq.n	800a21e <VL53L0X_get_pal_range_status+0x242>
			(SignalRatePerSpad < RangeIgnoreThresholdValue)) {
 800a210:	69bb      	ldr	r3, [r7, #24]
		if ((RangeIgnoreThresholdValue > 0) &&
 800a212:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800a214:	429a      	cmp	r2, r3
 800a216:	d202      	bcs.n	800a21e <VL53L0X_get_pal_range_status+0x242>
			/* Limit Fail add 2^6 to range status */
			RangeIgnoreThresholdflag = 1;
 800a218:	2301      	movs	r3, #1
 800a21a:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
		}
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800a21e:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800a222:	2b00      	cmp	r3, #0
 800a224:	d14a      	bne.n	800a2bc <VL53L0X_get_pal_range_status+0x2e0>
		if (NoneFlag == 1) {
 800a226:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 800a22a:	2b01      	cmp	r3, #1
 800a22c:	d103      	bne.n	800a236 <VL53L0X_get_pal_range_status+0x25a>
			*pPalRangeStatus = 255;	 /* NONE */
 800a22e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a230:	22ff      	movs	r2, #255	; 0xff
 800a232:	701a      	strb	r2, [r3, #0]
 800a234:	e042      	b.n	800a2bc <VL53L0X_get_pal_range_status+0x2e0>
		} else if (DeviceRangeStatusInternal == 1 ||
 800a236:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800a23a:	2b01      	cmp	r3, #1
 800a23c:	d007      	beq.n	800a24e <VL53L0X_get_pal_range_status+0x272>
 800a23e:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800a242:	2b02      	cmp	r3, #2
 800a244:	d003      	beq.n	800a24e <VL53L0X_get_pal_range_status+0x272>
					DeviceRangeStatusInternal == 2 ||
 800a246:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800a24a:	2b03      	cmp	r3, #3
 800a24c:	d103      	bne.n	800a256 <VL53L0X_get_pal_range_status+0x27a>
					DeviceRangeStatusInternal == 3) {
			*pPalRangeStatus = 5; /* HW fail */
 800a24e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a250:	2205      	movs	r2, #5
 800a252:	701a      	strb	r2, [r3, #0]
 800a254:	e032      	b.n	800a2bc <VL53L0X_get_pal_range_status+0x2e0>
		} else if (DeviceRangeStatusInternal == 6 ||
 800a256:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800a25a:	2b06      	cmp	r3, #6
 800a25c:	d003      	beq.n	800a266 <VL53L0X_get_pal_range_status+0x28a>
 800a25e:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800a262:	2b09      	cmp	r3, #9
 800a264:	d103      	bne.n	800a26e <VL53L0X_get_pal_range_status+0x292>
					DeviceRangeStatusInternal == 9) {
			*pPalRangeStatus = 4;  /* Phase fail */
 800a266:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a268:	2204      	movs	r2, #4
 800a26a:	701a      	strb	r2, [r3, #0]
 800a26c:	e026      	b.n	800a2bc <VL53L0X_get_pal_range_status+0x2e0>
		} else if (DeviceRangeStatusInternal == 8 ||
 800a26e:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800a272:	2b08      	cmp	r3, #8
 800a274:	d007      	beq.n	800a286 <VL53L0X_get_pal_range_status+0x2aa>
 800a276:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800a27a:	2b0a      	cmp	r3, #10
 800a27c:	d003      	beq.n	800a286 <VL53L0X_get_pal_range_status+0x2aa>
					DeviceRangeStatusInternal == 10 ||
 800a27e:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 800a282:	2b01      	cmp	r3, #1
 800a284:	d103      	bne.n	800a28e <VL53L0X_get_pal_range_status+0x2b2>
					SignalRefClipflag == 1) {
			*pPalRangeStatus = 3;  /* Min range */
 800a286:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a288:	2203      	movs	r2, #3
 800a28a:	701a      	strb	r2, [r3, #0]
 800a28c:	e016      	b.n	800a2bc <VL53L0X_get_pal_range_status+0x2e0>
		} else if (DeviceRangeStatusInternal == 4 ||
 800a28e:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800a292:	2b04      	cmp	r3, #4
 800a294:	d003      	beq.n	800a29e <VL53L0X_get_pal_range_status+0x2c2>
 800a296:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 800a29a:	2b01      	cmp	r3, #1
 800a29c:	d103      	bne.n	800a2a6 <VL53L0X_get_pal_range_status+0x2ca>
					RangeIgnoreThresholdflag == 1) {
			*pPalRangeStatus = 2;  /* Signal Fail */
 800a29e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a2a0:	2202      	movs	r2, #2
 800a2a2:	701a      	strb	r2, [r3, #0]
 800a2a4:	e00a      	b.n	800a2bc <VL53L0X_get_pal_range_status+0x2e0>
		} else if (SigmaLimitflag == 1) {
 800a2a6:	f897 303d 	ldrb.w	r3, [r7, #61]	; 0x3d
 800a2aa:	2b01      	cmp	r3, #1
 800a2ac:	d103      	bne.n	800a2b6 <VL53L0X_get_pal_range_status+0x2da>
			*pPalRangeStatus = 1;  /* Sigma	 Fail */
 800a2ae:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a2b0:	2201      	movs	r2, #1
 800a2b2:	701a      	strb	r2, [r3, #0]
 800a2b4:	e002      	b.n	800a2bc <VL53L0X_get_pal_range_status+0x2e0>
		} else {
			*pPalRangeStatus = 0; /* Range Valid */
 800a2b6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a2b8:	2200      	movs	r2, #0
 800a2ba:	701a      	strb	r2, [r3, #0]
		}
	}

	/* DMAX only relevant during range error */
	if (*pPalRangeStatus == 0)
 800a2bc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a2be:	781b      	ldrb	r3, [r3, #0]
 800a2c0:	2b00      	cmp	r3, #0
 800a2c2:	d102      	bne.n	800a2ca <VL53L0X_get_pal_range_status+0x2ee>
		pRangingMeasurementData->RangeDMaxMilliMeter = 0;
 800a2c4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800a2c6:	2200      	movs	r2, #0
 800a2c8:	815a      	strh	r2, [r3, #10]

	/* fill the Limit Check Status */

	Status =  VL53L0X_GetLimitCheckEnable(Dev,
 800a2ca:	f107 032a 	add.w	r3, r7, #42	; 0x2a
 800a2ce:	461a      	mov	r2, r3
 800a2d0:	2101      	movs	r1, #1
 800a2d2:	68f8      	ldr	r0, [r7, #12]
 800a2d4:	f7fc f8bc 	bl	8006450 <VL53L0X_GetLimitCheckEnable>
 800a2d8:	4603      	mov	r3, r0
 800a2da:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
			VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE,
			&SignalRateFinalRangeLimitCheckEnable);

	if (Status == VL53L0X_ERROR_NONE) {
 800a2de:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800a2e2:	2b00      	cmp	r3, #0
 800a2e4:	d14f      	bne.n	800a386 <VL53L0X_get_pal_range_status+0x3aa>
		if ((SigmaLimitCheckEnable == 0) || (SigmaLimitflag == 1))
 800a2e6:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800a2ea:	2b00      	cmp	r3, #0
 800a2ec:	d003      	beq.n	800a2f6 <VL53L0X_get_pal_range_status+0x31a>
 800a2ee:	f897 303d 	ldrb.w	r3, [r7, #61]	; 0x3d
 800a2f2:	2b01      	cmp	r3, #1
 800a2f4:	d103      	bne.n	800a2fe <VL53L0X_get_pal_range_status+0x322>
			Temp8 = 1;
 800a2f6:	2301      	movs	r3, #1
 800a2f8:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a2fc:	e002      	b.n	800a304 <VL53L0X_get_pal_range_status+0x328>
		else
			Temp8 = 0;
 800a2fe:	2300      	movs	r3, #0
 800a300:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
		VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksStatus,
 800a304:	68fb      	ldr	r3, [r7, #12]
 800a306:	f897 2033 	ldrb.w	r2, [r7, #51]	; 0x33
 800a30a:	f883 202e 	strb.w	r2, [r3, #46]	; 0x2e
				VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE, Temp8);

		if ((DeviceRangeStatusInternal == 4) ||
 800a30e:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800a312:	2b04      	cmp	r3, #4
 800a314:	d003      	beq.n	800a31e <VL53L0X_get_pal_range_status+0x342>
				(SignalRateFinalRangeLimitCheckEnable == 0))
 800a316:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
		if ((DeviceRangeStatusInternal == 4) ||
 800a31a:	2b00      	cmp	r3, #0
 800a31c:	d103      	bne.n	800a326 <VL53L0X_get_pal_range_status+0x34a>
			Temp8 = 1;
 800a31e:	2301      	movs	r3, #1
 800a320:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a324:	e002      	b.n	800a32c <VL53L0X_get_pal_range_status+0x350>
		else
			Temp8 = 0;
 800a326:	2300      	movs	r3, #0
 800a328:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
		VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksStatus,
 800a32c:	68fb      	ldr	r3, [r7, #12]
 800a32e:	f897 2033 	ldrb.w	r2, [r7, #51]	; 0x33
 800a332:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
				VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE,
				Temp8);

		if ((SignalRefClipLimitCheckEnable == 0) ||
 800a336:	f897 3029 	ldrb.w	r3, [r7, #41]	; 0x29
 800a33a:	2b00      	cmp	r3, #0
 800a33c:	d003      	beq.n	800a346 <VL53L0X_get_pal_range_status+0x36a>
 800a33e:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 800a342:	2b01      	cmp	r3, #1
 800a344:	d103      	bne.n	800a34e <VL53L0X_get_pal_range_status+0x372>
					(SignalRefClipflag == 1))
			Temp8 = 1;
 800a346:	2301      	movs	r3, #1
 800a348:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a34c:	e002      	b.n	800a354 <VL53L0X_get_pal_range_status+0x378>
		else
			Temp8 = 0;
 800a34e:	2300      	movs	r3, #0
 800a350:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33

		VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksStatus,
 800a354:	68fb      	ldr	r3, [r7, #12]
 800a356:	f897 2033 	ldrb.w	r2, [r7, #51]	; 0x33
 800a35a:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
				VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP, Temp8);

		if ((RangeIgnoreThresholdLimitCheckEnable == 0) ||
 800a35e:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800a362:	2b00      	cmp	r3, #0
 800a364:	d003      	beq.n	800a36e <VL53L0X_get_pal_range_status+0x392>
 800a366:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 800a36a:	2b01      	cmp	r3, #1
 800a36c:	d103      	bne.n	800a376 <VL53L0X_get_pal_range_status+0x39a>
				(RangeIgnoreThresholdflag == 1))
			Temp8 = 1;
 800a36e:	2301      	movs	r3, #1
 800a370:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a374:	e002      	b.n	800a37c <VL53L0X_get_pal_range_status+0x3a0>
		else
			Temp8 = 0;
 800a376:	2300      	movs	r3, #0
 800a378:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33

		VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksStatus,
 800a37c:	68fb      	ldr	r3, [r7, #12]
 800a37e:	f897 2033 	ldrb.w	r2, [r7, #51]	; 0x33
 800a382:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
				VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				Temp8);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800a386:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f

}
 800a38a:	4618      	mov	r0, r3
 800a38c:	3740      	adds	r7, #64	; 0x40
 800a38e:	46bd      	mov	sp, r7
 800a390:	bd80      	pop	{r7, pc}

0800a392 <_I2CWrite>:
#endif


uint8_t _I2CBuffer[64];

int _I2CWrite(VL53L0X_DEV Dev, uint8_t *pdata, uint32_t count) {
 800a392:	b580      	push	{r7, lr}
 800a394:	b088      	sub	sp, #32
 800a396:	af02      	add	r7, sp, #8
 800a398:	60f8      	str	r0, [r7, #12]
 800a39a:	60b9      	str	r1, [r7, #8]
 800a39c:	607a      	str	r2, [r7, #4]
    int status;
    int i2c_time_out = I2C_TIME_OUT_BASE+ count* I2C_TIME_OUT_BYTE;
 800a39e:	687b      	ldr	r3, [r7, #4]
 800a3a0:	330a      	adds	r3, #10
 800a3a2:	617b      	str	r3, [r7, #20]

    status = HAL_I2C_Master_Transmit(Dev->I2cHandle, Dev->I2cDevAddr, pdata, count, i2c_time_out);
 800a3a4:	68fb      	ldr	r3, [r7, #12]
 800a3a6:	f8d3 015c 	ldr.w	r0, [r3, #348]	; 0x15c
 800a3aa:	68fb      	ldr	r3, [r7, #12]
 800a3ac:	f893 3160 	ldrb.w	r3, [r3, #352]	; 0x160
 800a3b0:	b299      	uxth	r1, r3
 800a3b2:	687b      	ldr	r3, [r7, #4]
 800a3b4:	b29a      	uxth	r2, r3
 800a3b6:	697b      	ldr	r3, [r7, #20]
 800a3b8:	9300      	str	r3, [sp, #0]
 800a3ba:	4613      	mov	r3, r2
 800a3bc:	68ba      	ldr	r2, [r7, #8]
 800a3be:	f7f8 f977 	bl	80026b0 <HAL_I2C_Master_Transmit>
 800a3c2:	4603      	mov	r3, r0
 800a3c4:	613b      	str	r3, [r7, #16]
    if (status) {
        //VL6180x_ErrLog("I2C error 0x%x %d len", dev->I2cAddr, len);
        //XNUCLEO6180XA1_I2C1_Init(&hi2c1);
    }
    return status;
 800a3c6:	693b      	ldr	r3, [r7, #16]
}
 800a3c8:	4618      	mov	r0, r3
 800a3ca:	3718      	adds	r7, #24
 800a3cc:	46bd      	mov	sp, r7
 800a3ce:	bd80      	pop	{r7, pc}

0800a3d0 <_I2CRead>:

int _I2CRead(VL53L0X_DEV Dev, uint8_t *pdata, uint32_t count) {
 800a3d0:	b580      	push	{r7, lr}
 800a3d2:	b088      	sub	sp, #32
 800a3d4:	af02      	add	r7, sp, #8
 800a3d6:	60f8      	str	r0, [r7, #12]
 800a3d8:	60b9      	str	r1, [r7, #8]
 800a3da:	607a      	str	r2, [r7, #4]
    int status;
    int i2c_time_out = I2C_TIME_OUT_BASE+ count* I2C_TIME_OUT_BYTE;
 800a3dc:	687b      	ldr	r3, [r7, #4]
 800a3de:	330a      	adds	r3, #10
 800a3e0:	617b      	str	r3, [r7, #20]

    status = HAL_I2C_Master_Receive(Dev->I2cHandle, Dev->I2cDevAddr|1, pdata, count, i2c_time_out);
 800a3e2:	68fb      	ldr	r3, [r7, #12]
 800a3e4:	f8d3 015c 	ldr.w	r0, [r3, #348]	; 0x15c
 800a3e8:	68fb      	ldr	r3, [r7, #12]
 800a3ea:	f893 3160 	ldrb.w	r3, [r3, #352]	; 0x160
 800a3ee:	f043 0301 	orr.w	r3, r3, #1
 800a3f2:	b2db      	uxtb	r3, r3
 800a3f4:	b299      	uxth	r1, r3
 800a3f6:	687b      	ldr	r3, [r7, #4]
 800a3f8:	b29a      	uxth	r2, r3
 800a3fa:	697b      	ldr	r3, [r7, #20]
 800a3fc:	9300      	str	r3, [sp, #0]
 800a3fe:	4613      	mov	r3, r2
 800a400:	68ba      	ldr	r2, [r7, #8]
 800a402:	f7f8 fa49 	bl	8002898 <HAL_I2C_Master_Receive>
 800a406:	4603      	mov	r3, r0
 800a408:	613b      	str	r3, [r7, #16]
    if (status) {
        //VL6180x_ErrLog("I2C error 0x%x %d len", dev->I2cAddr, len);
        //XNUCLEO6180XA1_I2C1_Init(&hi2c1);
    }
    return status;
 800a40a:	693b      	ldr	r3, [r7, #16]
}
 800a40c:	4618      	mov	r0, r3
 800a40e:	3718      	adds	r7, #24
 800a410:	46bd      	mov	sp, r7
 800a412:	bd80      	pop	{r7, pc}

0800a414 <VL53L0X_WriteMulti>:

// the ranging_sensor_comms.dll will take care of the page selection
VL53L0X_Error VL53L0X_WriteMulti(VL53L0X_DEV Dev, uint8_t index, uint8_t *pdata, uint32_t count) {
 800a414:	b580      	push	{r7, lr}
 800a416:	b086      	sub	sp, #24
 800a418:	af00      	add	r7, sp, #0
 800a41a:	60f8      	str	r0, [r7, #12]
 800a41c:	607a      	str	r2, [r7, #4]
 800a41e:	603b      	str	r3, [r7, #0]
 800a420:	460b      	mov	r3, r1
 800a422:	72fb      	strb	r3, [r7, #11]
    int status_int;
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800a424:	2300      	movs	r3, #0
 800a426:	75fb      	strb	r3, [r7, #23]
    if (count > sizeof(_I2CBuffer) - 1) {
 800a428:	683b      	ldr	r3, [r7, #0]
 800a42a:	2b3f      	cmp	r3, #63	; 0x3f
 800a42c:	d902      	bls.n	800a434 <VL53L0X_WriteMulti+0x20>
        return VL53L0X_ERROR_INVALID_PARAMS;
 800a42e:	f06f 0303 	mvn.w	r3, #3
 800a432:	e016      	b.n	800a462 <VL53L0X_WriteMulti+0x4e>
    }
    _I2CBuffer[0] = index;
 800a434:	4a0d      	ldr	r2, [pc, #52]	; (800a46c <VL53L0X_WriteMulti+0x58>)
 800a436:	7afb      	ldrb	r3, [r7, #11]
 800a438:	7013      	strb	r3, [r2, #0]
    memcpy(&_I2CBuffer[1], pdata, count);
 800a43a:	683a      	ldr	r2, [r7, #0]
 800a43c:	6879      	ldr	r1, [r7, #4]
 800a43e:	480c      	ldr	r0, [pc, #48]	; (800a470 <VL53L0X_WriteMulti+0x5c>)
 800a440:	f000 f99e 	bl	800a780 <memcpy>
    VL53L0X_GetI2cBus();
    status_int = _I2CWrite(Dev, _I2CBuffer, count + 1);
 800a444:	683b      	ldr	r3, [r7, #0]
 800a446:	3301      	adds	r3, #1
 800a448:	461a      	mov	r2, r3
 800a44a:	4908      	ldr	r1, [pc, #32]	; (800a46c <VL53L0X_WriteMulti+0x58>)
 800a44c:	68f8      	ldr	r0, [r7, #12]
 800a44e:	f7ff ffa0 	bl	800a392 <_I2CWrite>
 800a452:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 800a454:	693b      	ldr	r3, [r7, #16]
 800a456:	2b00      	cmp	r3, #0
 800a458:	d001      	beq.n	800a45e <VL53L0X_WriteMulti+0x4a>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800a45a:	23ec      	movs	r3, #236	; 0xec
 800a45c:	75fb      	strb	r3, [r7, #23]
    }
    VL53L0X_PutI2cBus();
    return Status;
 800a45e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800a462:	4618      	mov	r0, r3
 800a464:	3718      	adds	r7, #24
 800a466:	46bd      	mov	sp, r7
 800a468:	bd80      	pop	{r7, pc}
 800a46a:	bf00      	nop
 800a46c:	200009b8 	.word	0x200009b8
 800a470:	200009b9 	.word	0x200009b9

0800a474 <VL53L0X_ReadMulti>:

// the ranging_sensor_comms.dll will take care of the page selection
VL53L0X_Error VL53L0X_ReadMulti(VL53L0X_DEV Dev, uint8_t index, uint8_t *pdata, uint32_t count) {
 800a474:	b580      	push	{r7, lr}
 800a476:	b086      	sub	sp, #24
 800a478:	af00      	add	r7, sp, #0
 800a47a:	60f8      	str	r0, [r7, #12]
 800a47c:	607a      	str	r2, [r7, #4]
 800a47e:	603b      	str	r3, [r7, #0]
 800a480:	460b      	mov	r3, r1
 800a482:	72fb      	strb	r3, [r7, #11]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800a484:	2300      	movs	r3, #0
 800a486:	75fb      	strb	r3, [r7, #23]
    int32_t status_int;
    VL53L0X_GetI2cBus();
    status_int = _I2CWrite(Dev, &index, 1);
 800a488:	f107 030b 	add.w	r3, r7, #11
 800a48c:	2201      	movs	r2, #1
 800a48e:	4619      	mov	r1, r3
 800a490:	68f8      	ldr	r0, [r7, #12]
 800a492:	f7ff ff7e 	bl	800a392 <_I2CWrite>
 800a496:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 800a498:	693b      	ldr	r3, [r7, #16]
 800a49a:	2b00      	cmp	r3, #0
 800a49c:	d002      	beq.n	800a4a4 <VL53L0X_ReadMulti+0x30>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800a49e:	23ec      	movs	r3, #236	; 0xec
 800a4a0:	75fb      	strb	r3, [r7, #23]
        goto done;
 800a4a2:	e00c      	b.n	800a4be <VL53L0X_ReadMulti+0x4a>
    }
    status_int = _I2CRead(Dev, pdata, count);
 800a4a4:	683a      	ldr	r2, [r7, #0]
 800a4a6:	6879      	ldr	r1, [r7, #4]
 800a4a8:	68f8      	ldr	r0, [r7, #12]
 800a4aa:	f7ff ff91 	bl	800a3d0 <_I2CRead>
 800a4ae:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 800a4b0:	693b      	ldr	r3, [r7, #16]
 800a4b2:	2b00      	cmp	r3, #0
 800a4b4:	d002      	beq.n	800a4bc <VL53L0X_ReadMulti+0x48>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800a4b6:	23ec      	movs	r3, #236	; 0xec
 800a4b8:	75fb      	strb	r3, [r7, #23]
 800a4ba:	e000      	b.n	800a4be <VL53L0X_ReadMulti+0x4a>
    }
done:
 800a4bc:	bf00      	nop
    VL53L0X_PutI2cBus();
    return Status;
 800a4be:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800a4c2:	4618      	mov	r0, r3
 800a4c4:	3718      	adds	r7, #24
 800a4c6:	46bd      	mov	sp, r7
 800a4c8:	bd80      	pop	{r7, pc}
	...

0800a4cc <VL53L0X_WrByte>:

VL53L0X_Error VL53L0X_WrByte(VL53L0X_DEV Dev, uint8_t index, uint8_t data) {
 800a4cc:	b580      	push	{r7, lr}
 800a4ce:	b084      	sub	sp, #16
 800a4d0:	af00      	add	r7, sp, #0
 800a4d2:	6078      	str	r0, [r7, #4]
 800a4d4:	460b      	mov	r3, r1
 800a4d6:	70fb      	strb	r3, [r7, #3]
 800a4d8:	4613      	mov	r3, r2
 800a4da:	70bb      	strb	r3, [r7, #2]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800a4dc:	2300      	movs	r3, #0
 800a4de:	73fb      	strb	r3, [r7, #15]
    int32_t status_int;

    _I2CBuffer[0] = index;
 800a4e0:	4a0b      	ldr	r2, [pc, #44]	; (800a510 <VL53L0X_WrByte+0x44>)
 800a4e2:	78fb      	ldrb	r3, [r7, #3]
 800a4e4:	7013      	strb	r3, [r2, #0]
    _I2CBuffer[1] = data;
 800a4e6:	4a0a      	ldr	r2, [pc, #40]	; (800a510 <VL53L0X_WrByte+0x44>)
 800a4e8:	78bb      	ldrb	r3, [r7, #2]
 800a4ea:	7053      	strb	r3, [r2, #1]

    VL53L0X_GetI2cBus();
    status_int = _I2CWrite(Dev, _I2CBuffer, 2);
 800a4ec:	2202      	movs	r2, #2
 800a4ee:	4908      	ldr	r1, [pc, #32]	; (800a510 <VL53L0X_WrByte+0x44>)
 800a4f0:	6878      	ldr	r0, [r7, #4]
 800a4f2:	f7ff ff4e 	bl	800a392 <_I2CWrite>
 800a4f6:	60b8      	str	r0, [r7, #8]
    if (status_int != 0) {
 800a4f8:	68bb      	ldr	r3, [r7, #8]
 800a4fa:	2b00      	cmp	r3, #0
 800a4fc:	d001      	beq.n	800a502 <VL53L0X_WrByte+0x36>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800a4fe:	23ec      	movs	r3, #236	; 0xec
 800a500:	73fb      	strb	r3, [r7, #15]
    }
    VL53L0X_PutI2cBus();
    return Status;
 800a502:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800a506:	4618      	mov	r0, r3
 800a508:	3710      	adds	r7, #16
 800a50a:	46bd      	mov	sp, r7
 800a50c:	bd80      	pop	{r7, pc}
 800a50e:	bf00      	nop
 800a510:	200009b8 	.word	0x200009b8

0800a514 <VL53L0X_WrWord>:

VL53L0X_Error VL53L0X_WrWord(VL53L0X_DEV Dev, uint8_t index, uint16_t data) {
 800a514:	b580      	push	{r7, lr}
 800a516:	b084      	sub	sp, #16
 800a518:	af00      	add	r7, sp, #0
 800a51a:	6078      	str	r0, [r7, #4]
 800a51c:	460b      	mov	r3, r1
 800a51e:	70fb      	strb	r3, [r7, #3]
 800a520:	4613      	mov	r3, r2
 800a522:	803b      	strh	r3, [r7, #0]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800a524:	2300      	movs	r3, #0
 800a526:	73fb      	strb	r3, [r7, #15]
    int32_t status_int;

    _I2CBuffer[0] = index;
 800a528:	4a0e      	ldr	r2, [pc, #56]	; (800a564 <VL53L0X_WrWord+0x50>)
 800a52a:	78fb      	ldrb	r3, [r7, #3]
 800a52c:	7013      	strb	r3, [r2, #0]
    _I2CBuffer[1] = data >> 8;
 800a52e:	883b      	ldrh	r3, [r7, #0]
 800a530:	0a1b      	lsrs	r3, r3, #8
 800a532:	b29b      	uxth	r3, r3
 800a534:	b2da      	uxtb	r2, r3
 800a536:	4b0b      	ldr	r3, [pc, #44]	; (800a564 <VL53L0X_WrWord+0x50>)
 800a538:	705a      	strb	r2, [r3, #1]
    _I2CBuffer[2] = data & 0x00FF;
 800a53a:	883b      	ldrh	r3, [r7, #0]
 800a53c:	b2da      	uxtb	r2, r3
 800a53e:	4b09      	ldr	r3, [pc, #36]	; (800a564 <VL53L0X_WrWord+0x50>)
 800a540:	709a      	strb	r2, [r3, #2]

    VL53L0X_GetI2cBus();
    status_int = _I2CWrite(Dev, _I2CBuffer, 3);
 800a542:	2203      	movs	r2, #3
 800a544:	4907      	ldr	r1, [pc, #28]	; (800a564 <VL53L0X_WrWord+0x50>)
 800a546:	6878      	ldr	r0, [r7, #4]
 800a548:	f7ff ff23 	bl	800a392 <_I2CWrite>
 800a54c:	60b8      	str	r0, [r7, #8]
    if (status_int != 0) {
 800a54e:	68bb      	ldr	r3, [r7, #8]
 800a550:	2b00      	cmp	r3, #0
 800a552:	d001      	beq.n	800a558 <VL53L0X_WrWord+0x44>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800a554:	23ec      	movs	r3, #236	; 0xec
 800a556:	73fb      	strb	r3, [r7, #15]
    }
    VL53L0X_PutI2cBus();
    return Status;
 800a558:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800a55c:	4618      	mov	r0, r3
 800a55e:	3710      	adds	r7, #16
 800a560:	46bd      	mov	sp, r7
 800a562:	bd80      	pop	{r7, pc}
 800a564:	200009b8 	.word	0x200009b8

0800a568 <VL53L0X_UpdateByte>:
    }
    VL53L0X_PutI2cBus();
    return Status;
}

VL53L0X_Error VL53L0X_UpdateByte(VL53L0X_DEV Dev, uint8_t index, uint8_t AndData, uint8_t OrData) {
 800a568:	b580      	push	{r7, lr}
 800a56a:	b084      	sub	sp, #16
 800a56c:	af00      	add	r7, sp, #0
 800a56e:	6078      	str	r0, [r7, #4]
 800a570:	4608      	mov	r0, r1
 800a572:	4611      	mov	r1, r2
 800a574:	461a      	mov	r2, r3
 800a576:	4603      	mov	r3, r0
 800a578:	70fb      	strb	r3, [r7, #3]
 800a57a:	460b      	mov	r3, r1
 800a57c:	70bb      	strb	r3, [r7, #2]
 800a57e:	4613      	mov	r3, r2
 800a580:	707b      	strb	r3, [r7, #1]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800a582:	2300      	movs	r3, #0
 800a584:	73fb      	strb	r3, [r7, #15]
    uint8_t data;

    Status = VL53L0X_RdByte(Dev, index, &data);
 800a586:	f107 020e 	add.w	r2, r7, #14
 800a58a:	78fb      	ldrb	r3, [r7, #3]
 800a58c:	4619      	mov	r1, r3
 800a58e:	6878      	ldr	r0, [r7, #4]
 800a590:	f000 f81e 	bl	800a5d0 <VL53L0X_RdByte>
 800a594:	4603      	mov	r3, r0
 800a596:	73fb      	strb	r3, [r7, #15]
    if (Status) {
 800a598:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a59c:	2b00      	cmp	r3, #0
 800a59e:	d110      	bne.n	800a5c2 <VL53L0X_UpdateByte+0x5a>
        goto done;
    }
    data = (data & AndData) | OrData;
 800a5a0:	7bba      	ldrb	r2, [r7, #14]
 800a5a2:	78bb      	ldrb	r3, [r7, #2]
 800a5a4:	4013      	ands	r3, r2
 800a5a6:	b2da      	uxtb	r2, r3
 800a5a8:	787b      	ldrb	r3, [r7, #1]
 800a5aa:	4313      	orrs	r3, r2
 800a5ac:	b2db      	uxtb	r3, r3
 800a5ae:	73bb      	strb	r3, [r7, #14]
    Status = VL53L0X_WrByte(Dev, index, data);
 800a5b0:	7bba      	ldrb	r2, [r7, #14]
 800a5b2:	78fb      	ldrb	r3, [r7, #3]
 800a5b4:	4619      	mov	r1, r3
 800a5b6:	6878      	ldr	r0, [r7, #4]
 800a5b8:	f7ff ff88 	bl	800a4cc <VL53L0X_WrByte>
 800a5bc:	4603      	mov	r3, r0
 800a5be:	73fb      	strb	r3, [r7, #15]
 800a5c0:	e000      	b.n	800a5c4 <VL53L0X_UpdateByte+0x5c>
        goto done;
 800a5c2:	bf00      	nop
done:
    return Status;
 800a5c4:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800a5c8:	4618      	mov	r0, r3
 800a5ca:	3710      	adds	r7, #16
 800a5cc:	46bd      	mov	sp, r7
 800a5ce:	bd80      	pop	{r7, pc}

0800a5d0 <VL53L0X_RdByte>:

VL53L0X_Error VL53L0X_RdByte(VL53L0X_DEV Dev, uint8_t index, uint8_t *data) {
 800a5d0:	b580      	push	{r7, lr}
 800a5d2:	b086      	sub	sp, #24
 800a5d4:	af00      	add	r7, sp, #0
 800a5d6:	60f8      	str	r0, [r7, #12]
 800a5d8:	460b      	mov	r3, r1
 800a5da:	607a      	str	r2, [r7, #4]
 800a5dc:	72fb      	strb	r3, [r7, #11]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800a5de:	2300      	movs	r3, #0
 800a5e0:	75fb      	strb	r3, [r7, #23]
    int32_t status_int;

    VL53L0X_GetI2cBus();
    status_int = _I2CWrite(Dev, &index, 1);
 800a5e2:	f107 030b 	add.w	r3, r7, #11
 800a5e6:	2201      	movs	r2, #1
 800a5e8:	4619      	mov	r1, r3
 800a5ea:	68f8      	ldr	r0, [r7, #12]
 800a5ec:	f7ff fed1 	bl	800a392 <_I2CWrite>
 800a5f0:	6138      	str	r0, [r7, #16]
    if( status_int ){
 800a5f2:	693b      	ldr	r3, [r7, #16]
 800a5f4:	2b00      	cmp	r3, #0
 800a5f6:	d002      	beq.n	800a5fe <VL53L0X_RdByte+0x2e>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800a5f8:	23ec      	movs	r3, #236	; 0xec
 800a5fa:	75fb      	strb	r3, [r7, #23]
        goto done;
 800a5fc:	e00c      	b.n	800a618 <VL53L0X_RdByte+0x48>
    }
    status_int = _I2CRead(Dev, data, 1);
 800a5fe:	2201      	movs	r2, #1
 800a600:	6879      	ldr	r1, [r7, #4]
 800a602:	68f8      	ldr	r0, [r7, #12]
 800a604:	f7ff fee4 	bl	800a3d0 <_I2CRead>
 800a608:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 800a60a:	693b      	ldr	r3, [r7, #16]
 800a60c:	2b00      	cmp	r3, #0
 800a60e:	d002      	beq.n	800a616 <VL53L0X_RdByte+0x46>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800a610:	23ec      	movs	r3, #236	; 0xec
 800a612:	75fb      	strb	r3, [r7, #23]
 800a614:	e000      	b.n	800a618 <VL53L0X_RdByte+0x48>
    }
done:
 800a616:	bf00      	nop
    VL53L0X_PutI2cBus();
    return Status;
 800a618:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800a61c:	4618      	mov	r0, r3
 800a61e:	3718      	adds	r7, #24
 800a620:	46bd      	mov	sp, r7
 800a622:	bd80      	pop	{r7, pc}

0800a624 <VL53L0X_RdWord>:

VL53L0X_Error VL53L0X_RdWord(VL53L0X_DEV Dev, uint8_t index, uint16_t *data) {
 800a624:	b580      	push	{r7, lr}
 800a626:	b086      	sub	sp, #24
 800a628:	af00      	add	r7, sp, #0
 800a62a:	60f8      	str	r0, [r7, #12]
 800a62c:	460b      	mov	r3, r1
 800a62e:	607a      	str	r2, [r7, #4]
 800a630:	72fb      	strb	r3, [r7, #11]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800a632:	2300      	movs	r3, #0
 800a634:	75fb      	strb	r3, [r7, #23]
    int32_t status_int;

    VL53L0X_GetI2cBus();
    status_int = _I2CWrite(Dev, &index, 1);
 800a636:	f107 030b 	add.w	r3, r7, #11
 800a63a:	2201      	movs	r2, #1
 800a63c:	4619      	mov	r1, r3
 800a63e:	68f8      	ldr	r0, [r7, #12]
 800a640:	f7ff fea7 	bl	800a392 <_I2CWrite>
 800a644:	6138      	str	r0, [r7, #16]

    if( status_int ){
 800a646:	693b      	ldr	r3, [r7, #16]
 800a648:	2b00      	cmp	r3, #0
 800a64a:	d002      	beq.n	800a652 <VL53L0X_RdWord+0x2e>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800a64c:	23ec      	movs	r3, #236	; 0xec
 800a64e:	75fb      	strb	r3, [r7, #23]
        goto done;
 800a650:	e017      	b.n	800a682 <VL53L0X_RdWord+0x5e>
    }
    status_int = _I2CRead(Dev, _I2CBuffer, 2);
 800a652:	2202      	movs	r2, #2
 800a654:	490e      	ldr	r1, [pc, #56]	; (800a690 <VL53L0X_RdWord+0x6c>)
 800a656:	68f8      	ldr	r0, [r7, #12]
 800a658:	f7ff feba 	bl	800a3d0 <_I2CRead>
 800a65c:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 800a65e:	693b      	ldr	r3, [r7, #16]
 800a660:	2b00      	cmp	r3, #0
 800a662:	d002      	beq.n	800a66a <VL53L0X_RdWord+0x46>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800a664:	23ec      	movs	r3, #236	; 0xec
 800a666:	75fb      	strb	r3, [r7, #23]
        goto done;
 800a668:	e00b      	b.n	800a682 <VL53L0X_RdWord+0x5e>
    }

    *data = ((uint16_t)_I2CBuffer[0]<<8) + (uint16_t)_I2CBuffer[1];
 800a66a:	4b09      	ldr	r3, [pc, #36]	; (800a690 <VL53L0X_RdWord+0x6c>)
 800a66c:	781b      	ldrb	r3, [r3, #0]
 800a66e:	b29b      	uxth	r3, r3
 800a670:	021b      	lsls	r3, r3, #8
 800a672:	b29a      	uxth	r2, r3
 800a674:	4b06      	ldr	r3, [pc, #24]	; (800a690 <VL53L0X_RdWord+0x6c>)
 800a676:	785b      	ldrb	r3, [r3, #1]
 800a678:	b29b      	uxth	r3, r3
 800a67a:	4413      	add	r3, r2
 800a67c:	b29a      	uxth	r2, r3
 800a67e:	687b      	ldr	r3, [r7, #4]
 800a680:	801a      	strh	r2, [r3, #0]
done:
    VL53L0X_PutI2cBus();
    return Status;
 800a682:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800a686:	4618      	mov	r0, r3
 800a688:	3718      	adds	r7, #24
 800a68a:	46bd      	mov	sp, r7
 800a68c:	bd80      	pop	{r7, pc}
 800a68e:	bf00      	nop
 800a690:	200009b8 	.word	0x200009b8

0800a694 <VL53L0X_RdDWord>:

VL53L0X_Error VL53L0X_RdDWord(VL53L0X_DEV Dev, uint8_t index, uint32_t *data) {
 800a694:	b580      	push	{r7, lr}
 800a696:	b086      	sub	sp, #24
 800a698:	af00      	add	r7, sp, #0
 800a69a:	60f8      	str	r0, [r7, #12]
 800a69c:	460b      	mov	r3, r1
 800a69e:	607a      	str	r2, [r7, #4]
 800a6a0:	72fb      	strb	r3, [r7, #11]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800a6a2:	2300      	movs	r3, #0
 800a6a4:	75fb      	strb	r3, [r7, #23]
    int32_t status_int;

    VL53L0X_GetI2cBus();
    status_int = _I2CWrite(Dev, &index, 1);
 800a6a6:	f107 030b 	add.w	r3, r7, #11
 800a6aa:	2201      	movs	r2, #1
 800a6ac:	4619      	mov	r1, r3
 800a6ae:	68f8      	ldr	r0, [r7, #12]
 800a6b0:	f7ff fe6f 	bl	800a392 <_I2CWrite>
 800a6b4:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 800a6b6:	693b      	ldr	r3, [r7, #16]
 800a6b8:	2b00      	cmp	r3, #0
 800a6ba:	d002      	beq.n	800a6c2 <VL53L0X_RdDWord+0x2e>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800a6bc:	23ec      	movs	r3, #236	; 0xec
 800a6be:	75fb      	strb	r3, [r7, #23]
        goto done;
 800a6c0:	e01b      	b.n	800a6fa <VL53L0X_RdDWord+0x66>
    }
    status_int = _I2CRead(Dev, _I2CBuffer, 4);
 800a6c2:	2204      	movs	r2, #4
 800a6c4:	4910      	ldr	r1, [pc, #64]	; (800a708 <VL53L0X_RdDWord+0x74>)
 800a6c6:	68f8      	ldr	r0, [r7, #12]
 800a6c8:	f7ff fe82 	bl	800a3d0 <_I2CRead>
 800a6cc:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 800a6ce:	693b      	ldr	r3, [r7, #16]
 800a6d0:	2b00      	cmp	r3, #0
 800a6d2:	d002      	beq.n	800a6da <VL53L0X_RdDWord+0x46>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800a6d4:	23ec      	movs	r3, #236	; 0xec
 800a6d6:	75fb      	strb	r3, [r7, #23]
        goto done;
 800a6d8:	e00f      	b.n	800a6fa <VL53L0X_RdDWord+0x66>
    }

    *data = ((uint32_t)_I2CBuffer[0]<<24) + ((uint32_t)_I2CBuffer[1]<<16) + ((uint32_t)_I2CBuffer[2]<<8) + (uint32_t)_I2CBuffer[3];
 800a6da:	4b0b      	ldr	r3, [pc, #44]	; (800a708 <VL53L0X_RdDWord+0x74>)
 800a6dc:	781b      	ldrb	r3, [r3, #0]
 800a6de:	061a      	lsls	r2, r3, #24
 800a6e0:	4b09      	ldr	r3, [pc, #36]	; (800a708 <VL53L0X_RdDWord+0x74>)
 800a6e2:	785b      	ldrb	r3, [r3, #1]
 800a6e4:	041b      	lsls	r3, r3, #16
 800a6e6:	441a      	add	r2, r3
 800a6e8:	4b07      	ldr	r3, [pc, #28]	; (800a708 <VL53L0X_RdDWord+0x74>)
 800a6ea:	789b      	ldrb	r3, [r3, #2]
 800a6ec:	021b      	lsls	r3, r3, #8
 800a6ee:	4413      	add	r3, r2
 800a6f0:	4a05      	ldr	r2, [pc, #20]	; (800a708 <VL53L0X_RdDWord+0x74>)
 800a6f2:	78d2      	ldrb	r2, [r2, #3]
 800a6f4:	441a      	add	r2, r3
 800a6f6:	687b      	ldr	r3, [r7, #4]
 800a6f8:	601a      	str	r2, [r3, #0]

done:
    VL53L0X_PutI2cBus();
    return Status;
 800a6fa:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800a6fe:	4618      	mov	r0, r3
 800a700:	3718      	adds	r7, #24
 800a702:	46bd      	mov	sp, r7
 800a704:	bd80      	pop	{r7, pc}
 800a706:	bf00      	nop
 800a708:	200009b8 	.word	0x200009b8

0800a70c <VL53L0X_PollingDelay>:

VL53L0X_Error VL53L0X_PollingDelay(VL53L0X_DEV Dev) {
 800a70c:	b580      	push	{r7, lr}
 800a70e:	b084      	sub	sp, #16
 800a710:	af00      	add	r7, sp, #0
 800a712:	6078      	str	r0, [r7, #4]
    VL53L0X_Error status = VL53L0X_ERROR_NONE;
 800a714:	2300      	movs	r3, #0
 800a716:	73fb      	strb	r3, [r7, #15]

    // do nothing
    VL53L0X_OsDelay();
 800a718:	2002      	movs	r0, #2
 800a71a:	f7f7 fc61 	bl	8001fe0 <HAL_Delay>
    return status;
 800a71e:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800a722:	4618      	mov	r0, r3
 800a724:	3710      	adds	r7, #16
 800a726:	46bd      	mov	sp, r7
 800a728:	bd80      	pop	{r7, pc}
	...

0800a72c <__errno>:
 800a72c:	4b01      	ldr	r3, [pc, #4]	; (800a734 <__errno+0x8>)
 800a72e:	6818      	ldr	r0, [r3, #0]
 800a730:	4770      	bx	lr
 800a732:	bf00      	nop
 800a734:	200002c8 	.word	0x200002c8

0800a738 <__libc_init_array>:
 800a738:	b570      	push	{r4, r5, r6, lr}
 800a73a:	4d0d      	ldr	r5, [pc, #52]	; (800a770 <__libc_init_array+0x38>)
 800a73c:	4c0d      	ldr	r4, [pc, #52]	; (800a774 <__libc_init_array+0x3c>)
 800a73e:	1b64      	subs	r4, r4, r5
 800a740:	10a4      	asrs	r4, r4, #2
 800a742:	2600      	movs	r6, #0
 800a744:	42a6      	cmp	r6, r4
 800a746:	d109      	bne.n	800a75c <__libc_init_array+0x24>
 800a748:	4d0b      	ldr	r5, [pc, #44]	; (800a778 <__libc_init_array+0x40>)
 800a74a:	4c0c      	ldr	r4, [pc, #48]	; (800a77c <__libc_init_array+0x44>)
 800a74c:	f002 fe46 	bl	800d3dc <_init>
 800a750:	1b64      	subs	r4, r4, r5
 800a752:	10a4      	asrs	r4, r4, #2
 800a754:	2600      	movs	r6, #0
 800a756:	42a6      	cmp	r6, r4
 800a758:	d105      	bne.n	800a766 <__libc_init_array+0x2e>
 800a75a:	bd70      	pop	{r4, r5, r6, pc}
 800a75c:	f855 3b04 	ldr.w	r3, [r5], #4
 800a760:	4798      	blx	r3
 800a762:	3601      	adds	r6, #1
 800a764:	e7ee      	b.n	800a744 <__libc_init_array+0xc>
 800a766:	f855 3b04 	ldr.w	r3, [r5], #4
 800a76a:	4798      	blx	r3
 800a76c:	3601      	adds	r6, #1
 800a76e:	e7f2      	b.n	800a756 <__libc_init_array+0x1e>
 800a770:	0800d82c 	.word	0x0800d82c
 800a774:	0800d82c 	.word	0x0800d82c
 800a778:	0800d82c 	.word	0x0800d82c
 800a77c:	0800d830 	.word	0x0800d830

0800a780 <memcpy>:
 800a780:	440a      	add	r2, r1
 800a782:	4291      	cmp	r1, r2
 800a784:	f100 33ff 	add.w	r3, r0, #4294967295
 800a788:	d100      	bne.n	800a78c <memcpy+0xc>
 800a78a:	4770      	bx	lr
 800a78c:	b510      	push	{r4, lr}
 800a78e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a792:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a796:	4291      	cmp	r1, r2
 800a798:	d1f9      	bne.n	800a78e <memcpy+0xe>
 800a79a:	bd10      	pop	{r4, pc}

0800a79c <memset>:
 800a79c:	4402      	add	r2, r0
 800a79e:	4603      	mov	r3, r0
 800a7a0:	4293      	cmp	r3, r2
 800a7a2:	d100      	bne.n	800a7a6 <memset+0xa>
 800a7a4:	4770      	bx	lr
 800a7a6:	f803 1b01 	strb.w	r1, [r3], #1
 800a7aa:	e7f9      	b.n	800a7a0 <memset+0x4>

0800a7ac <__cvt>:
 800a7ac:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a7b0:	ec55 4b10 	vmov	r4, r5, d0
 800a7b4:	2d00      	cmp	r5, #0
 800a7b6:	460e      	mov	r6, r1
 800a7b8:	4619      	mov	r1, r3
 800a7ba:	462b      	mov	r3, r5
 800a7bc:	bfbb      	ittet	lt
 800a7be:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800a7c2:	461d      	movlt	r5, r3
 800a7c4:	2300      	movge	r3, #0
 800a7c6:	232d      	movlt	r3, #45	; 0x2d
 800a7c8:	700b      	strb	r3, [r1, #0]
 800a7ca:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a7cc:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800a7d0:	4691      	mov	r9, r2
 800a7d2:	f023 0820 	bic.w	r8, r3, #32
 800a7d6:	bfbc      	itt	lt
 800a7d8:	4622      	movlt	r2, r4
 800a7da:	4614      	movlt	r4, r2
 800a7dc:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800a7e0:	d005      	beq.n	800a7ee <__cvt+0x42>
 800a7e2:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800a7e6:	d100      	bne.n	800a7ea <__cvt+0x3e>
 800a7e8:	3601      	adds	r6, #1
 800a7ea:	2102      	movs	r1, #2
 800a7ec:	e000      	b.n	800a7f0 <__cvt+0x44>
 800a7ee:	2103      	movs	r1, #3
 800a7f0:	ab03      	add	r3, sp, #12
 800a7f2:	9301      	str	r3, [sp, #4]
 800a7f4:	ab02      	add	r3, sp, #8
 800a7f6:	9300      	str	r3, [sp, #0]
 800a7f8:	ec45 4b10 	vmov	d0, r4, r5
 800a7fc:	4653      	mov	r3, sl
 800a7fe:	4632      	mov	r2, r6
 800a800:	f000 fece 	bl	800b5a0 <_dtoa_r>
 800a804:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800a808:	4607      	mov	r7, r0
 800a80a:	d102      	bne.n	800a812 <__cvt+0x66>
 800a80c:	f019 0f01 	tst.w	r9, #1
 800a810:	d022      	beq.n	800a858 <__cvt+0xac>
 800a812:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800a816:	eb07 0906 	add.w	r9, r7, r6
 800a81a:	d110      	bne.n	800a83e <__cvt+0x92>
 800a81c:	783b      	ldrb	r3, [r7, #0]
 800a81e:	2b30      	cmp	r3, #48	; 0x30
 800a820:	d10a      	bne.n	800a838 <__cvt+0x8c>
 800a822:	2200      	movs	r2, #0
 800a824:	2300      	movs	r3, #0
 800a826:	4620      	mov	r0, r4
 800a828:	4629      	mov	r1, r5
 800a82a:	f7f6 f94d 	bl	8000ac8 <__aeabi_dcmpeq>
 800a82e:	b918      	cbnz	r0, 800a838 <__cvt+0x8c>
 800a830:	f1c6 0601 	rsb	r6, r6, #1
 800a834:	f8ca 6000 	str.w	r6, [sl]
 800a838:	f8da 3000 	ldr.w	r3, [sl]
 800a83c:	4499      	add	r9, r3
 800a83e:	2200      	movs	r2, #0
 800a840:	2300      	movs	r3, #0
 800a842:	4620      	mov	r0, r4
 800a844:	4629      	mov	r1, r5
 800a846:	f7f6 f93f 	bl	8000ac8 <__aeabi_dcmpeq>
 800a84a:	b108      	cbz	r0, 800a850 <__cvt+0xa4>
 800a84c:	f8cd 900c 	str.w	r9, [sp, #12]
 800a850:	2230      	movs	r2, #48	; 0x30
 800a852:	9b03      	ldr	r3, [sp, #12]
 800a854:	454b      	cmp	r3, r9
 800a856:	d307      	bcc.n	800a868 <__cvt+0xbc>
 800a858:	9b03      	ldr	r3, [sp, #12]
 800a85a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800a85c:	1bdb      	subs	r3, r3, r7
 800a85e:	4638      	mov	r0, r7
 800a860:	6013      	str	r3, [r2, #0]
 800a862:	b004      	add	sp, #16
 800a864:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a868:	1c59      	adds	r1, r3, #1
 800a86a:	9103      	str	r1, [sp, #12]
 800a86c:	701a      	strb	r2, [r3, #0]
 800a86e:	e7f0      	b.n	800a852 <__cvt+0xa6>

0800a870 <__exponent>:
 800a870:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a872:	4603      	mov	r3, r0
 800a874:	2900      	cmp	r1, #0
 800a876:	bfb8      	it	lt
 800a878:	4249      	neglt	r1, r1
 800a87a:	f803 2b02 	strb.w	r2, [r3], #2
 800a87e:	bfb4      	ite	lt
 800a880:	222d      	movlt	r2, #45	; 0x2d
 800a882:	222b      	movge	r2, #43	; 0x2b
 800a884:	2909      	cmp	r1, #9
 800a886:	7042      	strb	r2, [r0, #1]
 800a888:	dd2a      	ble.n	800a8e0 <__exponent+0x70>
 800a88a:	f10d 0407 	add.w	r4, sp, #7
 800a88e:	46a4      	mov	ip, r4
 800a890:	270a      	movs	r7, #10
 800a892:	46a6      	mov	lr, r4
 800a894:	460a      	mov	r2, r1
 800a896:	fb91 f6f7 	sdiv	r6, r1, r7
 800a89a:	fb07 1516 	mls	r5, r7, r6, r1
 800a89e:	3530      	adds	r5, #48	; 0x30
 800a8a0:	2a63      	cmp	r2, #99	; 0x63
 800a8a2:	f104 34ff 	add.w	r4, r4, #4294967295
 800a8a6:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800a8aa:	4631      	mov	r1, r6
 800a8ac:	dcf1      	bgt.n	800a892 <__exponent+0x22>
 800a8ae:	3130      	adds	r1, #48	; 0x30
 800a8b0:	f1ae 0502 	sub.w	r5, lr, #2
 800a8b4:	f804 1c01 	strb.w	r1, [r4, #-1]
 800a8b8:	1c44      	adds	r4, r0, #1
 800a8ba:	4629      	mov	r1, r5
 800a8bc:	4561      	cmp	r1, ip
 800a8be:	d30a      	bcc.n	800a8d6 <__exponent+0x66>
 800a8c0:	f10d 0209 	add.w	r2, sp, #9
 800a8c4:	eba2 020e 	sub.w	r2, r2, lr
 800a8c8:	4565      	cmp	r5, ip
 800a8ca:	bf88      	it	hi
 800a8cc:	2200      	movhi	r2, #0
 800a8ce:	4413      	add	r3, r2
 800a8d0:	1a18      	subs	r0, r3, r0
 800a8d2:	b003      	add	sp, #12
 800a8d4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a8d6:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a8da:	f804 2f01 	strb.w	r2, [r4, #1]!
 800a8de:	e7ed      	b.n	800a8bc <__exponent+0x4c>
 800a8e0:	2330      	movs	r3, #48	; 0x30
 800a8e2:	3130      	adds	r1, #48	; 0x30
 800a8e4:	7083      	strb	r3, [r0, #2]
 800a8e6:	70c1      	strb	r1, [r0, #3]
 800a8e8:	1d03      	adds	r3, r0, #4
 800a8ea:	e7f1      	b.n	800a8d0 <__exponent+0x60>

0800a8ec <_printf_float>:
 800a8ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a8f0:	ed2d 8b02 	vpush	{d8}
 800a8f4:	b08d      	sub	sp, #52	; 0x34
 800a8f6:	460c      	mov	r4, r1
 800a8f8:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800a8fc:	4616      	mov	r6, r2
 800a8fe:	461f      	mov	r7, r3
 800a900:	4605      	mov	r5, r0
 800a902:	f001 fdf1 	bl	800c4e8 <_localeconv_r>
 800a906:	f8d0 a000 	ldr.w	sl, [r0]
 800a90a:	4650      	mov	r0, sl
 800a90c:	f7f5 fc60 	bl	80001d0 <strlen>
 800a910:	2300      	movs	r3, #0
 800a912:	930a      	str	r3, [sp, #40]	; 0x28
 800a914:	6823      	ldr	r3, [r4, #0]
 800a916:	9305      	str	r3, [sp, #20]
 800a918:	f8d8 3000 	ldr.w	r3, [r8]
 800a91c:	f894 b018 	ldrb.w	fp, [r4, #24]
 800a920:	3307      	adds	r3, #7
 800a922:	f023 0307 	bic.w	r3, r3, #7
 800a926:	f103 0208 	add.w	r2, r3, #8
 800a92a:	f8c8 2000 	str.w	r2, [r8]
 800a92e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a932:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800a936:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800a93a:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800a93e:	9307      	str	r3, [sp, #28]
 800a940:	f8cd 8018 	str.w	r8, [sp, #24]
 800a944:	ee08 0a10 	vmov	s16, r0
 800a948:	4b9f      	ldr	r3, [pc, #636]	; (800abc8 <_printf_float+0x2dc>)
 800a94a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a94e:	f04f 32ff 	mov.w	r2, #4294967295
 800a952:	f7f6 f8eb 	bl	8000b2c <__aeabi_dcmpun>
 800a956:	bb88      	cbnz	r0, 800a9bc <_printf_float+0xd0>
 800a958:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a95c:	4b9a      	ldr	r3, [pc, #616]	; (800abc8 <_printf_float+0x2dc>)
 800a95e:	f04f 32ff 	mov.w	r2, #4294967295
 800a962:	f7f6 f8c5 	bl	8000af0 <__aeabi_dcmple>
 800a966:	bb48      	cbnz	r0, 800a9bc <_printf_float+0xd0>
 800a968:	2200      	movs	r2, #0
 800a96a:	2300      	movs	r3, #0
 800a96c:	4640      	mov	r0, r8
 800a96e:	4649      	mov	r1, r9
 800a970:	f7f6 f8b4 	bl	8000adc <__aeabi_dcmplt>
 800a974:	b110      	cbz	r0, 800a97c <_printf_float+0x90>
 800a976:	232d      	movs	r3, #45	; 0x2d
 800a978:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a97c:	4b93      	ldr	r3, [pc, #588]	; (800abcc <_printf_float+0x2e0>)
 800a97e:	4894      	ldr	r0, [pc, #592]	; (800abd0 <_printf_float+0x2e4>)
 800a980:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800a984:	bf94      	ite	ls
 800a986:	4698      	movls	r8, r3
 800a988:	4680      	movhi	r8, r0
 800a98a:	2303      	movs	r3, #3
 800a98c:	6123      	str	r3, [r4, #16]
 800a98e:	9b05      	ldr	r3, [sp, #20]
 800a990:	f023 0204 	bic.w	r2, r3, #4
 800a994:	6022      	str	r2, [r4, #0]
 800a996:	f04f 0900 	mov.w	r9, #0
 800a99a:	9700      	str	r7, [sp, #0]
 800a99c:	4633      	mov	r3, r6
 800a99e:	aa0b      	add	r2, sp, #44	; 0x2c
 800a9a0:	4621      	mov	r1, r4
 800a9a2:	4628      	mov	r0, r5
 800a9a4:	f000 f9d8 	bl	800ad58 <_printf_common>
 800a9a8:	3001      	adds	r0, #1
 800a9aa:	f040 8090 	bne.w	800aace <_printf_float+0x1e2>
 800a9ae:	f04f 30ff 	mov.w	r0, #4294967295
 800a9b2:	b00d      	add	sp, #52	; 0x34
 800a9b4:	ecbd 8b02 	vpop	{d8}
 800a9b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a9bc:	4642      	mov	r2, r8
 800a9be:	464b      	mov	r3, r9
 800a9c0:	4640      	mov	r0, r8
 800a9c2:	4649      	mov	r1, r9
 800a9c4:	f7f6 f8b2 	bl	8000b2c <__aeabi_dcmpun>
 800a9c8:	b140      	cbz	r0, 800a9dc <_printf_float+0xf0>
 800a9ca:	464b      	mov	r3, r9
 800a9cc:	2b00      	cmp	r3, #0
 800a9ce:	bfbc      	itt	lt
 800a9d0:	232d      	movlt	r3, #45	; 0x2d
 800a9d2:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800a9d6:	487f      	ldr	r0, [pc, #508]	; (800abd4 <_printf_float+0x2e8>)
 800a9d8:	4b7f      	ldr	r3, [pc, #508]	; (800abd8 <_printf_float+0x2ec>)
 800a9da:	e7d1      	b.n	800a980 <_printf_float+0x94>
 800a9dc:	6863      	ldr	r3, [r4, #4]
 800a9de:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800a9e2:	9206      	str	r2, [sp, #24]
 800a9e4:	1c5a      	adds	r2, r3, #1
 800a9e6:	d13f      	bne.n	800aa68 <_printf_float+0x17c>
 800a9e8:	2306      	movs	r3, #6
 800a9ea:	6063      	str	r3, [r4, #4]
 800a9ec:	9b05      	ldr	r3, [sp, #20]
 800a9ee:	6861      	ldr	r1, [r4, #4]
 800a9f0:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800a9f4:	2300      	movs	r3, #0
 800a9f6:	9303      	str	r3, [sp, #12]
 800a9f8:	ab0a      	add	r3, sp, #40	; 0x28
 800a9fa:	e9cd b301 	strd	fp, r3, [sp, #4]
 800a9fe:	ab09      	add	r3, sp, #36	; 0x24
 800aa00:	ec49 8b10 	vmov	d0, r8, r9
 800aa04:	9300      	str	r3, [sp, #0]
 800aa06:	6022      	str	r2, [r4, #0]
 800aa08:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800aa0c:	4628      	mov	r0, r5
 800aa0e:	f7ff fecd 	bl	800a7ac <__cvt>
 800aa12:	9b06      	ldr	r3, [sp, #24]
 800aa14:	9909      	ldr	r1, [sp, #36]	; 0x24
 800aa16:	2b47      	cmp	r3, #71	; 0x47
 800aa18:	4680      	mov	r8, r0
 800aa1a:	d108      	bne.n	800aa2e <_printf_float+0x142>
 800aa1c:	1cc8      	adds	r0, r1, #3
 800aa1e:	db02      	blt.n	800aa26 <_printf_float+0x13a>
 800aa20:	6863      	ldr	r3, [r4, #4]
 800aa22:	4299      	cmp	r1, r3
 800aa24:	dd41      	ble.n	800aaaa <_printf_float+0x1be>
 800aa26:	f1ab 0b02 	sub.w	fp, fp, #2
 800aa2a:	fa5f fb8b 	uxtb.w	fp, fp
 800aa2e:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800aa32:	d820      	bhi.n	800aa76 <_printf_float+0x18a>
 800aa34:	3901      	subs	r1, #1
 800aa36:	465a      	mov	r2, fp
 800aa38:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800aa3c:	9109      	str	r1, [sp, #36]	; 0x24
 800aa3e:	f7ff ff17 	bl	800a870 <__exponent>
 800aa42:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800aa44:	1813      	adds	r3, r2, r0
 800aa46:	2a01      	cmp	r2, #1
 800aa48:	4681      	mov	r9, r0
 800aa4a:	6123      	str	r3, [r4, #16]
 800aa4c:	dc02      	bgt.n	800aa54 <_printf_float+0x168>
 800aa4e:	6822      	ldr	r2, [r4, #0]
 800aa50:	07d2      	lsls	r2, r2, #31
 800aa52:	d501      	bpl.n	800aa58 <_printf_float+0x16c>
 800aa54:	3301      	adds	r3, #1
 800aa56:	6123      	str	r3, [r4, #16]
 800aa58:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800aa5c:	2b00      	cmp	r3, #0
 800aa5e:	d09c      	beq.n	800a99a <_printf_float+0xae>
 800aa60:	232d      	movs	r3, #45	; 0x2d
 800aa62:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800aa66:	e798      	b.n	800a99a <_printf_float+0xae>
 800aa68:	9a06      	ldr	r2, [sp, #24]
 800aa6a:	2a47      	cmp	r2, #71	; 0x47
 800aa6c:	d1be      	bne.n	800a9ec <_printf_float+0x100>
 800aa6e:	2b00      	cmp	r3, #0
 800aa70:	d1bc      	bne.n	800a9ec <_printf_float+0x100>
 800aa72:	2301      	movs	r3, #1
 800aa74:	e7b9      	b.n	800a9ea <_printf_float+0xfe>
 800aa76:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800aa7a:	d118      	bne.n	800aaae <_printf_float+0x1c2>
 800aa7c:	2900      	cmp	r1, #0
 800aa7e:	6863      	ldr	r3, [r4, #4]
 800aa80:	dd0b      	ble.n	800aa9a <_printf_float+0x1ae>
 800aa82:	6121      	str	r1, [r4, #16]
 800aa84:	b913      	cbnz	r3, 800aa8c <_printf_float+0x1a0>
 800aa86:	6822      	ldr	r2, [r4, #0]
 800aa88:	07d0      	lsls	r0, r2, #31
 800aa8a:	d502      	bpl.n	800aa92 <_printf_float+0x1a6>
 800aa8c:	3301      	adds	r3, #1
 800aa8e:	440b      	add	r3, r1
 800aa90:	6123      	str	r3, [r4, #16]
 800aa92:	65a1      	str	r1, [r4, #88]	; 0x58
 800aa94:	f04f 0900 	mov.w	r9, #0
 800aa98:	e7de      	b.n	800aa58 <_printf_float+0x16c>
 800aa9a:	b913      	cbnz	r3, 800aaa2 <_printf_float+0x1b6>
 800aa9c:	6822      	ldr	r2, [r4, #0]
 800aa9e:	07d2      	lsls	r2, r2, #31
 800aaa0:	d501      	bpl.n	800aaa6 <_printf_float+0x1ba>
 800aaa2:	3302      	adds	r3, #2
 800aaa4:	e7f4      	b.n	800aa90 <_printf_float+0x1a4>
 800aaa6:	2301      	movs	r3, #1
 800aaa8:	e7f2      	b.n	800aa90 <_printf_float+0x1a4>
 800aaaa:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800aaae:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800aab0:	4299      	cmp	r1, r3
 800aab2:	db05      	blt.n	800aac0 <_printf_float+0x1d4>
 800aab4:	6823      	ldr	r3, [r4, #0]
 800aab6:	6121      	str	r1, [r4, #16]
 800aab8:	07d8      	lsls	r0, r3, #31
 800aaba:	d5ea      	bpl.n	800aa92 <_printf_float+0x1a6>
 800aabc:	1c4b      	adds	r3, r1, #1
 800aabe:	e7e7      	b.n	800aa90 <_printf_float+0x1a4>
 800aac0:	2900      	cmp	r1, #0
 800aac2:	bfd4      	ite	le
 800aac4:	f1c1 0202 	rsble	r2, r1, #2
 800aac8:	2201      	movgt	r2, #1
 800aaca:	4413      	add	r3, r2
 800aacc:	e7e0      	b.n	800aa90 <_printf_float+0x1a4>
 800aace:	6823      	ldr	r3, [r4, #0]
 800aad0:	055a      	lsls	r2, r3, #21
 800aad2:	d407      	bmi.n	800aae4 <_printf_float+0x1f8>
 800aad4:	6923      	ldr	r3, [r4, #16]
 800aad6:	4642      	mov	r2, r8
 800aad8:	4631      	mov	r1, r6
 800aada:	4628      	mov	r0, r5
 800aadc:	47b8      	blx	r7
 800aade:	3001      	adds	r0, #1
 800aae0:	d12c      	bne.n	800ab3c <_printf_float+0x250>
 800aae2:	e764      	b.n	800a9ae <_printf_float+0xc2>
 800aae4:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800aae8:	f240 80e0 	bls.w	800acac <_printf_float+0x3c0>
 800aaec:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800aaf0:	2200      	movs	r2, #0
 800aaf2:	2300      	movs	r3, #0
 800aaf4:	f7f5 ffe8 	bl	8000ac8 <__aeabi_dcmpeq>
 800aaf8:	2800      	cmp	r0, #0
 800aafa:	d034      	beq.n	800ab66 <_printf_float+0x27a>
 800aafc:	4a37      	ldr	r2, [pc, #220]	; (800abdc <_printf_float+0x2f0>)
 800aafe:	2301      	movs	r3, #1
 800ab00:	4631      	mov	r1, r6
 800ab02:	4628      	mov	r0, r5
 800ab04:	47b8      	blx	r7
 800ab06:	3001      	adds	r0, #1
 800ab08:	f43f af51 	beq.w	800a9ae <_printf_float+0xc2>
 800ab0c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800ab10:	429a      	cmp	r2, r3
 800ab12:	db02      	blt.n	800ab1a <_printf_float+0x22e>
 800ab14:	6823      	ldr	r3, [r4, #0]
 800ab16:	07d8      	lsls	r0, r3, #31
 800ab18:	d510      	bpl.n	800ab3c <_printf_float+0x250>
 800ab1a:	ee18 3a10 	vmov	r3, s16
 800ab1e:	4652      	mov	r2, sl
 800ab20:	4631      	mov	r1, r6
 800ab22:	4628      	mov	r0, r5
 800ab24:	47b8      	blx	r7
 800ab26:	3001      	adds	r0, #1
 800ab28:	f43f af41 	beq.w	800a9ae <_printf_float+0xc2>
 800ab2c:	f04f 0800 	mov.w	r8, #0
 800ab30:	f104 091a 	add.w	r9, r4, #26
 800ab34:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ab36:	3b01      	subs	r3, #1
 800ab38:	4543      	cmp	r3, r8
 800ab3a:	dc09      	bgt.n	800ab50 <_printf_float+0x264>
 800ab3c:	6823      	ldr	r3, [r4, #0]
 800ab3e:	079b      	lsls	r3, r3, #30
 800ab40:	f100 8105 	bmi.w	800ad4e <_printf_float+0x462>
 800ab44:	68e0      	ldr	r0, [r4, #12]
 800ab46:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ab48:	4298      	cmp	r0, r3
 800ab4a:	bfb8      	it	lt
 800ab4c:	4618      	movlt	r0, r3
 800ab4e:	e730      	b.n	800a9b2 <_printf_float+0xc6>
 800ab50:	2301      	movs	r3, #1
 800ab52:	464a      	mov	r2, r9
 800ab54:	4631      	mov	r1, r6
 800ab56:	4628      	mov	r0, r5
 800ab58:	47b8      	blx	r7
 800ab5a:	3001      	adds	r0, #1
 800ab5c:	f43f af27 	beq.w	800a9ae <_printf_float+0xc2>
 800ab60:	f108 0801 	add.w	r8, r8, #1
 800ab64:	e7e6      	b.n	800ab34 <_printf_float+0x248>
 800ab66:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ab68:	2b00      	cmp	r3, #0
 800ab6a:	dc39      	bgt.n	800abe0 <_printf_float+0x2f4>
 800ab6c:	4a1b      	ldr	r2, [pc, #108]	; (800abdc <_printf_float+0x2f0>)
 800ab6e:	2301      	movs	r3, #1
 800ab70:	4631      	mov	r1, r6
 800ab72:	4628      	mov	r0, r5
 800ab74:	47b8      	blx	r7
 800ab76:	3001      	adds	r0, #1
 800ab78:	f43f af19 	beq.w	800a9ae <_printf_float+0xc2>
 800ab7c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800ab80:	4313      	orrs	r3, r2
 800ab82:	d102      	bne.n	800ab8a <_printf_float+0x29e>
 800ab84:	6823      	ldr	r3, [r4, #0]
 800ab86:	07d9      	lsls	r1, r3, #31
 800ab88:	d5d8      	bpl.n	800ab3c <_printf_float+0x250>
 800ab8a:	ee18 3a10 	vmov	r3, s16
 800ab8e:	4652      	mov	r2, sl
 800ab90:	4631      	mov	r1, r6
 800ab92:	4628      	mov	r0, r5
 800ab94:	47b8      	blx	r7
 800ab96:	3001      	adds	r0, #1
 800ab98:	f43f af09 	beq.w	800a9ae <_printf_float+0xc2>
 800ab9c:	f04f 0900 	mov.w	r9, #0
 800aba0:	f104 0a1a 	add.w	sl, r4, #26
 800aba4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800aba6:	425b      	negs	r3, r3
 800aba8:	454b      	cmp	r3, r9
 800abaa:	dc01      	bgt.n	800abb0 <_printf_float+0x2c4>
 800abac:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800abae:	e792      	b.n	800aad6 <_printf_float+0x1ea>
 800abb0:	2301      	movs	r3, #1
 800abb2:	4652      	mov	r2, sl
 800abb4:	4631      	mov	r1, r6
 800abb6:	4628      	mov	r0, r5
 800abb8:	47b8      	blx	r7
 800abba:	3001      	adds	r0, #1
 800abbc:	f43f aef7 	beq.w	800a9ae <_printf_float+0xc2>
 800abc0:	f109 0901 	add.w	r9, r9, #1
 800abc4:	e7ee      	b.n	800aba4 <_printf_float+0x2b8>
 800abc6:	bf00      	nop
 800abc8:	7fefffff 	.word	0x7fefffff
 800abcc:	0800d44c 	.word	0x0800d44c
 800abd0:	0800d450 	.word	0x0800d450
 800abd4:	0800d458 	.word	0x0800d458
 800abd8:	0800d454 	.word	0x0800d454
 800abdc:	0800d45c 	.word	0x0800d45c
 800abe0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800abe2:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800abe4:	429a      	cmp	r2, r3
 800abe6:	bfa8      	it	ge
 800abe8:	461a      	movge	r2, r3
 800abea:	2a00      	cmp	r2, #0
 800abec:	4691      	mov	r9, r2
 800abee:	dc37      	bgt.n	800ac60 <_printf_float+0x374>
 800abf0:	f04f 0b00 	mov.w	fp, #0
 800abf4:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800abf8:	f104 021a 	add.w	r2, r4, #26
 800abfc:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800abfe:	9305      	str	r3, [sp, #20]
 800ac00:	eba3 0309 	sub.w	r3, r3, r9
 800ac04:	455b      	cmp	r3, fp
 800ac06:	dc33      	bgt.n	800ac70 <_printf_float+0x384>
 800ac08:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800ac0c:	429a      	cmp	r2, r3
 800ac0e:	db3b      	blt.n	800ac88 <_printf_float+0x39c>
 800ac10:	6823      	ldr	r3, [r4, #0]
 800ac12:	07da      	lsls	r2, r3, #31
 800ac14:	d438      	bmi.n	800ac88 <_printf_float+0x39c>
 800ac16:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800ac18:	9b05      	ldr	r3, [sp, #20]
 800ac1a:	9909      	ldr	r1, [sp, #36]	; 0x24
 800ac1c:	1ad3      	subs	r3, r2, r3
 800ac1e:	eba2 0901 	sub.w	r9, r2, r1
 800ac22:	4599      	cmp	r9, r3
 800ac24:	bfa8      	it	ge
 800ac26:	4699      	movge	r9, r3
 800ac28:	f1b9 0f00 	cmp.w	r9, #0
 800ac2c:	dc35      	bgt.n	800ac9a <_printf_float+0x3ae>
 800ac2e:	f04f 0800 	mov.w	r8, #0
 800ac32:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800ac36:	f104 0a1a 	add.w	sl, r4, #26
 800ac3a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800ac3e:	1a9b      	subs	r3, r3, r2
 800ac40:	eba3 0309 	sub.w	r3, r3, r9
 800ac44:	4543      	cmp	r3, r8
 800ac46:	f77f af79 	ble.w	800ab3c <_printf_float+0x250>
 800ac4a:	2301      	movs	r3, #1
 800ac4c:	4652      	mov	r2, sl
 800ac4e:	4631      	mov	r1, r6
 800ac50:	4628      	mov	r0, r5
 800ac52:	47b8      	blx	r7
 800ac54:	3001      	adds	r0, #1
 800ac56:	f43f aeaa 	beq.w	800a9ae <_printf_float+0xc2>
 800ac5a:	f108 0801 	add.w	r8, r8, #1
 800ac5e:	e7ec      	b.n	800ac3a <_printf_float+0x34e>
 800ac60:	4613      	mov	r3, r2
 800ac62:	4631      	mov	r1, r6
 800ac64:	4642      	mov	r2, r8
 800ac66:	4628      	mov	r0, r5
 800ac68:	47b8      	blx	r7
 800ac6a:	3001      	adds	r0, #1
 800ac6c:	d1c0      	bne.n	800abf0 <_printf_float+0x304>
 800ac6e:	e69e      	b.n	800a9ae <_printf_float+0xc2>
 800ac70:	2301      	movs	r3, #1
 800ac72:	4631      	mov	r1, r6
 800ac74:	4628      	mov	r0, r5
 800ac76:	9205      	str	r2, [sp, #20]
 800ac78:	47b8      	blx	r7
 800ac7a:	3001      	adds	r0, #1
 800ac7c:	f43f ae97 	beq.w	800a9ae <_printf_float+0xc2>
 800ac80:	9a05      	ldr	r2, [sp, #20]
 800ac82:	f10b 0b01 	add.w	fp, fp, #1
 800ac86:	e7b9      	b.n	800abfc <_printf_float+0x310>
 800ac88:	ee18 3a10 	vmov	r3, s16
 800ac8c:	4652      	mov	r2, sl
 800ac8e:	4631      	mov	r1, r6
 800ac90:	4628      	mov	r0, r5
 800ac92:	47b8      	blx	r7
 800ac94:	3001      	adds	r0, #1
 800ac96:	d1be      	bne.n	800ac16 <_printf_float+0x32a>
 800ac98:	e689      	b.n	800a9ae <_printf_float+0xc2>
 800ac9a:	9a05      	ldr	r2, [sp, #20]
 800ac9c:	464b      	mov	r3, r9
 800ac9e:	4442      	add	r2, r8
 800aca0:	4631      	mov	r1, r6
 800aca2:	4628      	mov	r0, r5
 800aca4:	47b8      	blx	r7
 800aca6:	3001      	adds	r0, #1
 800aca8:	d1c1      	bne.n	800ac2e <_printf_float+0x342>
 800acaa:	e680      	b.n	800a9ae <_printf_float+0xc2>
 800acac:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800acae:	2a01      	cmp	r2, #1
 800acb0:	dc01      	bgt.n	800acb6 <_printf_float+0x3ca>
 800acb2:	07db      	lsls	r3, r3, #31
 800acb4:	d538      	bpl.n	800ad28 <_printf_float+0x43c>
 800acb6:	2301      	movs	r3, #1
 800acb8:	4642      	mov	r2, r8
 800acba:	4631      	mov	r1, r6
 800acbc:	4628      	mov	r0, r5
 800acbe:	47b8      	blx	r7
 800acc0:	3001      	adds	r0, #1
 800acc2:	f43f ae74 	beq.w	800a9ae <_printf_float+0xc2>
 800acc6:	ee18 3a10 	vmov	r3, s16
 800acca:	4652      	mov	r2, sl
 800accc:	4631      	mov	r1, r6
 800acce:	4628      	mov	r0, r5
 800acd0:	47b8      	blx	r7
 800acd2:	3001      	adds	r0, #1
 800acd4:	f43f ae6b 	beq.w	800a9ae <_printf_float+0xc2>
 800acd8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800acdc:	2200      	movs	r2, #0
 800acde:	2300      	movs	r3, #0
 800ace0:	f7f5 fef2 	bl	8000ac8 <__aeabi_dcmpeq>
 800ace4:	b9d8      	cbnz	r0, 800ad1e <_printf_float+0x432>
 800ace6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ace8:	f108 0201 	add.w	r2, r8, #1
 800acec:	3b01      	subs	r3, #1
 800acee:	4631      	mov	r1, r6
 800acf0:	4628      	mov	r0, r5
 800acf2:	47b8      	blx	r7
 800acf4:	3001      	adds	r0, #1
 800acf6:	d10e      	bne.n	800ad16 <_printf_float+0x42a>
 800acf8:	e659      	b.n	800a9ae <_printf_float+0xc2>
 800acfa:	2301      	movs	r3, #1
 800acfc:	4652      	mov	r2, sl
 800acfe:	4631      	mov	r1, r6
 800ad00:	4628      	mov	r0, r5
 800ad02:	47b8      	blx	r7
 800ad04:	3001      	adds	r0, #1
 800ad06:	f43f ae52 	beq.w	800a9ae <_printf_float+0xc2>
 800ad0a:	f108 0801 	add.w	r8, r8, #1
 800ad0e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ad10:	3b01      	subs	r3, #1
 800ad12:	4543      	cmp	r3, r8
 800ad14:	dcf1      	bgt.n	800acfa <_printf_float+0x40e>
 800ad16:	464b      	mov	r3, r9
 800ad18:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800ad1c:	e6dc      	b.n	800aad8 <_printf_float+0x1ec>
 800ad1e:	f04f 0800 	mov.w	r8, #0
 800ad22:	f104 0a1a 	add.w	sl, r4, #26
 800ad26:	e7f2      	b.n	800ad0e <_printf_float+0x422>
 800ad28:	2301      	movs	r3, #1
 800ad2a:	4642      	mov	r2, r8
 800ad2c:	e7df      	b.n	800acee <_printf_float+0x402>
 800ad2e:	2301      	movs	r3, #1
 800ad30:	464a      	mov	r2, r9
 800ad32:	4631      	mov	r1, r6
 800ad34:	4628      	mov	r0, r5
 800ad36:	47b8      	blx	r7
 800ad38:	3001      	adds	r0, #1
 800ad3a:	f43f ae38 	beq.w	800a9ae <_printf_float+0xc2>
 800ad3e:	f108 0801 	add.w	r8, r8, #1
 800ad42:	68e3      	ldr	r3, [r4, #12]
 800ad44:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800ad46:	1a5b      	subs	r3, r3, r1
 800ad48:	4543      	cmp	r3, r8
 800ad4a:	dcf0      	bgt.n	800ad2e <_printf_float+0x442>
 800ad4c:	e6fa      	b.n	800ab44 <_printf_float+0x258>
 800ad4e:	f04f 0800 	mov.w	r8, #0
 800ad52:	f104 0919 	add.w	r9, r4, #25
 800ad56:	e7f4      	b.n	800ad42 <_printf_float+0x456>

0800ad58 <_printf_common>:
 800ad58:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ad5c:	4616      	mov	r6, r2
 800ad5e:	4699      	mov	r9, r3
 800ad60:	688a      	ldr	r2, [r1, #8]
 800ad62:	690b      	ldr	r3, [r1, #16]
 800ad64:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800ad68:	4293      	cmp	r3, r2
 800ad6a:	bfb8      	it	lt
 800ad6c:	4613      	movlt	r3, r2
 800ad6e:	6033      	str	r3, [r6, #0]
 800ad70:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800ad74:	4607      	mov	r7, r0
 800ad76:	460c      	mov	r4, r1
 800ad78:	b10a      	cbz	r2, 800ad7e <_printf_common+0x26>
 800ad7a:	3301      	adds	r3, #1
 800ad7c:	6033      	str	r3, [r6, #0]
 800ad7e:	6823      	ldr	r3, [r4, #0]
 800ad80:	0699      	lsls	r1, r3, #26
 800ad82:	bf42      	ittt	mi
 800ad84:	6833      	ldrmi	r3, [r6, #0]
 800ad86:	3302      	addmi	r3, #2
 800ad88:	6033      	strmi	r3, [r6, #0]
 800ad8a:	6825      	ldr	r5, [r4, #0]
 800ad8c:	f015 0506 	ands.w	r5, r5, #6
 800ad90:	d106      	bne.n	800ada0 <_printf_common+0x48>
 800ad92:	f104 0a19 	add.w	sl, r4, #25
 800ad96:	68e3      	ldr	r3, [r4, #12]
 800ad98:	6832      	ldr	r2, [r6, #0]
 800ad9a:	1a9b      	subs	r3, r3, r2
 800ad9c:	42ab      	cmp	r3, r5
 800ad9e:	dc26      	bgt.n	800adee <_printf_common+0x96>
 800ada0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800ada4:	1e13      	subs	r3, r2, #0
 800ada6:	6822      	ldr	r2, [r4, #0]
 800ada8:	bf18      	it	ne
 800adaa:	2301      	movne	r3, #1
 800adac:	0692      	lsls	r2, r2, #26
 800adae:	d42b      	bmi.n	800ae08 <_printf_common+0xb0>
 800adb0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800adb4:	4649      	mov	r1, r9
 800adb6:	4638      	mov	r0, r7
 800adb8:	47c0      	blx	r8
 800adba:	3001      	adds	r0, #1
 800adbc:	d01e      	beq.n	800adfc <_printf_common+0xa4>
 800adbe:	6823      	ldr	r3, [r4, #0]
 800adc0:	68e5      	ldr	r5, [r4, #12]
 800adc2:	6832      	ldr	r2, [r6, #0]
 800adc4:	f003 0306 	and.w	r3, r3, #6
 800adc8:	2b04      	cmp	r3, #4
 800adca:	bf08      	it	eq
 800adcc:	1aad      	subeq	r5, r5, r2
 800adce:	68a3      	ldr	r3, [r4, #8]
 800add0:	6922      	ldr	r2, [r4, #16]
 800add2:	bf0c      	ite	eq
 800add4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800add8:	2500      	movne	r5, #0
 800adda:	4293      	cmp	r3, r2
 800addc:	bfc4      	itt	gt
 800adde:	1a9b      	subgt	r3, r3, r2
 800ade0:	18ed      	addgt	r5, r5, r3
 800ade2:	2600      	movs	r6, #0
 800ade4:	341a      	adds	r4, #26
 800ade6:	42b5      	cmp	r5, r6
 800ade8:	d11a      	bne.n	800ae20 <_printf_common+0xc8>
 800adea:	2000      	movs	r0, #0
 800adec:	e008      	b.n	800ae00 <_printf_common+0xa8>
 800adee:	2301      	movs	r3, #1
 800adf0:	4652      	mov	r2, sl
 800adf2:	4649      	mov	r1, r9
 800adf4:	4638      	mov	r0, r7
 800adf6:	47c0      	blx	r8
 800adf8:	3001      	adds	r0, #1
 800adfa:	d103      	bne.n	800ae04 <_printf_common+0xac>
 800adfc:	f04f 30ff 	mov.w	r0, #4294967295
 800ae00:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ae04:	3501      	adds	r5, #1
 800ae06:	e7c6      	b.n	800ad96 <_printf_common+0x3e>
 800ae08:	18e1      	adds	r1, r4, r3
 800ae0a:	1c5a      	adds	r2, r3, #1
 800ae0c:	2030      	movs	r0, #48	; 0x30
 800ae0e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800ae12:	4422      	add	r2, r4
 800ae14:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800ae18:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800ae1c:	3302      	adds	r3, #2
 800ae1e:	e7c7      	b.n	800adb0 <_printf_common+0x58>
 800ae20:	2301      	movs	r3, #1
 800ae22:	4622      	mov	r2, r4
 800ae24:	4649      	mov	r1, r9
 800ae26:	4638      	mov	r0, r7
 800ae28:	47c0      	blx	r8
 800ae2a:	3001      	adds	r0, #1
 800ae2c:	d0e6      	beq.n	800adfc <_printf_common+0xa4>
 800ae2e:	3601      	adds	r6, #1
 800ae30:	e7d9      	b.n	800ade6 <_printf_common+0x8e>
	...

0800ae34 <_printf_i>:
 800ae34:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800ae38:	460c      	mov	r4, r1
 800ae3a:	4691      	mov	r9, r2
 800ae3c:	7e27      	ldrb	r7, [r4, #24]
 800ae3e:	990c      	ldr	r1, [sp, #48]	; 0x30
 800ae40:	2f78      	cmp	r7, #120	; 0x78
 800ae42:	4680      	mov	r8, r0
 800ae44:	469a      	mov	sl, r3
 800ae46:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800ae4a:	d807      	bhi.n	800ae5c <_printf_i+0x28>
 800ae4c:	2f62      	cmp	r7, #98	; 0x62
 800ae4e:	d80a      	bhi.n	800ae66 <_printf_i+0x32>
 800ae50:	2f00      	cmp	r7, #0
 800ae52:	f000 80d8 	beq.w	800b006 <_printf_i+0x1d2>
 800ae56:	2f58      	cmp	r7, #88	; 0x58
 800ae58:	f000 80a3 	beq.w	800afa2 <_printf_i+0x16e>
 800ae5c:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800ae60:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800ae64:	e03a      	b.n	800aedc <_printf_i+0xa8>
 800ae66:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800ae6a:	2b15      	cmp	r3, #21
 800ae6c:	d8f6      	bhi.n	800ae5c <_printf_i+0x28>
 800ae6e:	a001      	add	r0, pc, #4	; (adr r0, 800ae74 <_printf_i+0x40>)
 800ae70:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 800ae74:	0800aecd 	.word	0x0800aecd
 800ae78:	0800aee1 	.word	0x0800aee1
 800ae7c:	0800ae5d 	.word	0x0800ae5d
 800ae80:	0800ae5d 	.word	0x0800ae5d
 800ae84:	0800ae5d 	.word	0x0800ae5d
 800ae88:	0800ae5d 	.word	0x0800ae5d
 800ae8c:	0800aee1 	.word	0x0800aee1
 800ae90:	0800ae5d 	.word	0x0800ae5d
 800ae94:	0800ae5d 	.word	0x0800ae5d
 800ae98:	0800ae5d 	.word	0x0800ae5d
 800ae9c:	0800ae5d 	.word	0x0800ae5d
 800aea0:	0800afed 	.word	0x0800afed
 800aea4:	0800af11 	.word	0x0800af11
 800aea8:	0800afcf 	.word	0x0800afcf
 800aeac:	0800ae5d 	.word	0x0800ae5d
 800aeb0:	0800ae5d 	.word	0x0800ae5d
 800aeb4:	0800b00f 	.word	0x0800b00f
 800aeb8:	0800ae5d 	.word	0x0800ae5d
 800aebc:	0800af11 	.word	0x0800af11
 800aec0:	0800ae5d 	.word	0x0800ae5d
 800aec4:	0800ae5d 	.word	0x0800ae5d
 800aec8:	0800afd7 	.word	0x0800afd7
 800aecc:	680b      	ldr	r3, [r1, #0]
 800aece:	1d1a      	adds	r2, r3, #4
 800aed0:	681b      	ldr	r3, [r3, #0]
 800aed2:	600a      	str	r2, [r1, #0]
 800aed4:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800aed8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800aedc:	2301      	movs	r3, #1
 800aede:	e0a3      	b.n	800b028 <_printf_i+0x1f4>
 800aee0:	6825      	ldr	r5, [r4, #0]
 800aee2:	6808      	ldr	r0, [r1, #0]
 800aee4:	062e      	lsls	r6, r5, #24
 800aee6:	f100 0304 	add.w	r3, r0, #4
 800aeea:	d50a      	bpl.n	800af02 <_printf_i+0xce>
 800aeec:	6805      	ldr	r5, [r0, #0]
 800aeee:	600b      	str	r3, [r1, #0]
 800aef0:	2d00      	cmp	r5, #0
 800aef2:	da03      	bge.n	800aefc <_printf_i+0xc8>
 800aef4:	232d      	movs	r3, #45	; 0x2d
 800aef6:	426d      	negs	r5, r5
 800aef8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800aefc:	485e      	ldr	r0, [pc, #376]	; (800b078 <_printf_i+0x244>)
 800aefe:	230a      	movs	r3, #10
 800af00:	e019      	b.n	800af36 <_printf_i+0x102>
 800af02:	f015 0f40 	tst.w	r5, #64	; 0x40
 800af06:	6805      	ldr	r5, [r0, #0]
 800af08:	600b      	str	r3, [r1, #0]
 800af0a:	bf18      	it	ne
 800af0c:	b22d      	sxthne	r5, r5
 800af0e:	e7ef      	b.n	800aef0 <_printf_i+0xbc>
 800af10:	680b      	ldr	r3, [r1, #0]
 800af12:	6825      	ldr	r5, [r4, #0]
 800af14:	1d18      	adds	r0, r3, #4
 800af16:	6008      	str	r0, [r1, #0]
 800af18:	0628      	lsls	r0, r5, #24
 800af1a:	d501      	bpl.n	800af20 <_printf_i+0xec>
 800af1c:	681d      	ldr	r5, [r3, #0]
 800af1e:	e002      	b.n	800af26 <_printf_i+0xf2>
 800af20:	0669      	lsls	r1, r5, #25
 800af22:	d5fb      	bpl.n	800af1c <_printf_i+0xe8>
 800af24:	881d      	ldrh	r5, [r3, #0]
 800af26:	4854      	ldr	r0, [pc, #336]	; (800b078 <_printf_i+0x244>)
 800af28:	2f6f      	cmp	r7, #111	; 0x6f
 800af2a:	bf0c      	ite	eq
 800af2c:	2308      	moveq	r3, #8
 800af2e:	230a      	movne	r3, #10
 800af30:	2100      	movs	r1, #0
 800af32:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800af36:	6866      	ldr	r6, [r4, #4]
 800af38:	60a6      	str	r6, [r4, #8]
 800af3a:	2e00      	cmp	r6, #0
 800af3c:	bfa2      	ittt	ge
 800af3e:	6821      	ldrge	r1, [r4, #0]
 800af40:	f021 0104 	bicge.w	r1, r1, #4
 800af44:	6021      	strge	r1, [r4, #0]
 800af46:	b90d      	cbnz	r5, 800af4c <_printf_i+0x118>
 800af48:	2e00      	cmp	r6, #0
 800af4a:	d04d      	beq.n	800afe8 <_printf_i+0x1b4>
 800af4c:	4616      	mov	r6, r2
 800af4e:	fbb5 f1f3 	udiv	r1, r5, r3
 800af52:	fb03 5711 	mls	r7, r3, r1, r5
 800af56:	5dc7      	ldrb	r7, [r0, r7]
 800af58:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800af5c:	462f      	mov	r7, r5
 800af5e:	42bb      	cmp	r3, r7
 800af60:	460d      	mov	r5, r1
 800af62:	d9f4      	bls.n	800af4e <_printf_i+0x11a>
 800af64:	2b08      	cmp	r3, #8
 800af66:	d10b      	bne.n	800af80 <_printf_i+0x14c>
 800af68:	6823      	ldr	r3, [r4, #0]
 800af6a:	07df      	lsls	r7, r3, #31
 800af6c:	d508      	bpl.n	800af80 <_printf_i+0x14c>
 800af6e:	6923      	ldr	r3, [r4, #16]
 800af70:	6861      	ldr	r1, [r4, #4]
 800af72:	4299      	cmp	r1, r3
 800af74:	bfde      	ittt	le
 800af76:	2330      	movle	r3, #48	; 0x30
 800af78:	f806 3c01 	strble.w	r3, [r6, #-1]
 800af7c:	f106 36ff 	addle.w	r6, r6, #4294967295
 800af80:	1b92      	subs	r2, r2, r6
 800af82:	6122      	str	r2, [r4, #16]
 800af84:	f8cd a000 	str.w	sl, [sp]
 800af88:	464b      	mov	r3, r9
 800af8a:	aa03      	add	r2, sp, #12
 800af8c:	4621      	mov	r1, r4
 800af8e:	4640      	mov	r0, r8
 800af90:	f7ff fee2 	bl	800ad58 <_printf_common>
 800af94:	3001      	adds	r0, #1
 800af96:	d14c      	bne.n	800b032 <_printf_i+0x1fe>
 800af98:	f04f 30ff 	mov.w	r0, #4294967295
 800af9c:	b004      	add	sp, #16
 800af9e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800afa2:	4835      	ldr	r0, [pc, #212]	; (800b078 <_printf_i+0x244>)
 800afa4:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800afa8:	6823      	ldr	r3, [r4, #0]
 800afaa:	680e      	ldr	r6, [r1, #0]
 800afac:	061f      	lsls	r7, r3, #24
 800afae:	f856 5b04 	ldr.w	r5, [r6], #4
 800afb2:	600e      	str	r6, [r1, #0]
 800afb4:	d514      	bpl.n	800afe0 <_printf_i+0x1ac>
 800afb6:	07d9      	lsls	r1, r3, #31
 800afb8:	bf44      	itt	mi
 800afba:	f043 0320 	orrmi.w	r3, r3, #32
 800afbe:	6023      	strmi	r3, [r4, #0]
 800afc0:	b91d      	cbnz	r5, 800afca <_printf_i+0x196>
 800afc2:	6823      	ldr	r3, [r4, #0]
 800afc4:	f023 0320 	bic.w	r3, r3, #32
 800afc8:	6023      	str	r3, [r4, #0]
 800afca:	2310      	movs	r3, #16
 800afcc:	e7b0      	b.n	800af30 <_printf_i+0xfc>
 800afce:	6823      	ldr	r3, [r4, #0]
 800afd0:	f043 0320 	orr.w	r3, r3, #32
 800afd4:	6023      	str	r3, [r4, #0]
 800afd6:	2378      	movs	r3, #120	; 0x78
 800afd8:	4828      	ldr	r0, [pc, #160]	; (800b07c <_printf_i+0x248>)
 800afda:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800afde:	e7e3      	b.n	800afa8 <_printf_i+0x174>
 800afe0:	065e      	lsls	r6, r3, #25
 800afe2:	bf48      	it	mi
 800afe4:	b2ad      	uxthmi	r5, r5
 800afe6:	e7e6      	b.n	800afb6 <_printf_i+0x182>
 800afe8:	4616      	mov	r6, r2
 800afea:	e7bb      	b.n	800af64 <_printf_i+0x130>
 800afec:	680b      	ldr	r3, [r1, #0]
 800afee:	6826      	ldr	r6, [r4, #0]
 800aff0:	6960      	ldr	r0, [r4, #20]
 800aff2:	1d1d      	adds	r5, r3, #4
 800aff4:	600d      	str	r5, [r1, #0]
 800aff6:	0635      	lsls	r5, r6, #24
 800aff8:	681b      	ldr	r3, [r3, #0]
 800affa:	d501      	bpl.n	800b000 <_printf_i+0x1cc>
 800affc:	6018      	str	r0, [r3, #0]
 800affe:	e002      	b.n	800b006 <_printf_i+0x1d2>
 800b000:	0671      	lsls	r1, r6, #25
 800b002:	d5fb      	bpl.n	800affc <_printf_i+0x1c8>
 800b004:	8018      	strh	r0, [r3, #0]
 800b006:	2300      	movs	r3, #0
 800b008:	6123      	str	r3, [r4, #16]
 800b00a:	4616      	mov	r6, r2
 800b00c:	e7ba      	b.n	800af84 <_printf_i+0x150>
 800b00e:	680b      	ldr	r3, [r1, #0]
 800b010:	1d1a      	adds	r2, r3, #4
 800b012:	600a      	str	r2, [r1, #0]
 800b014:	681e      	ldr	r6, [r3, #0]
 800b016:	6862      	ldr	r2, [r4, #4]
 800b018:	2100      	movs	r1, #0
 800b01a:	4630      	mov	r0, r6
 800b01c:	f7f5 f8e0 	bl	80001e0 <memchr>
 800b020:	b108      	cbz	r0, 800b026 <_printf_i+0x1f2>
 800b022:	1b80      	subs	r0, r0, r6
 800b024:	6060      	str	r0, [r4, #4]
 800b026:	6863      	ldr	r3, [r4, #4]
 800b028:	6123      	str	r3, [r4, #16]
 800b02a:	2300      	movs	r3, #0
 800b02c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b030:	e7a8      	b.n	800af84 <_printf_i+0x150>
 800b032:	6923      	ldr	r3, [r4, #16]
 800b034:	4632      	mov	r2, r6
 800b036:	4649      	mov	r1, r9
 800b038:	4640      	mov	r0, r8
 800b03a:	47d0      	blx	sl
 800b03c:	3001      	adds	r0, #1
 800b03e:	d0ab      	beq.n	800af98 <_printf_i+0x164>
 800b040:	6823      	ldr	r3, [r4, #0]
 800b042:	079b      	lsls	r3, r3, #30
 800b044:	d413      	bmi.n	800b06e <_printf_i+0x23a>
 800b046:	68e0      	ldr	r0, [r4, #12]
 800b048:	9b03      	ldr	r3, [sp, #12]
 800b04a:	4298      	cmp	r0, r3
 800b04c:	bfb8      	it	lt
 800b04e:	4618      	movlt	r0, r3
 800b050:	e7a4      	b.n	800af9c <_printf_i+0x168>
 800b052:	2301      	movs	r3, #1
 800b054:	4632      	mov	r2, r6
 800b056:	4649      	mov	r1, r9
 800b058:	4640      	mov	r0, r8
 800b05a:	47d0      	blx	sl
 800b05c:	3001      	adds	r0, #1
 800b05e:	d09b      	beq.n	800af98 <_printf_i+0x164>
 800b060:	3501      	adds	r5, #1
 800b062:	68e3      	ldr	r3, [r4, #12]
 800b064:	9903      	ldr	r1, [sp, #12]
 800b066:	1a5b      	subs	r3, r3, r1
 800b068:	42ab      	cmp	r3, r5
 800b06a:	dcf2      	bgt.n	800b052 <_printf_i+0x21e>
 800b06c:	e7eb      	b.n	800b046 <_printf_i+0x212>
 800b06e:	2500      	movs	r5, #0
 800b070:	f104 0619 	add.w	r6, r4, #25
 800b074:	e7f5      	b.n	800b062 <_printf_i+0x22e>
 800b076:	bf00      	nop
 800b078:	0800d45e 	.word	0x0800d45e
 800b07c:	0800d46f 	.word	0x0800d46f

0800b080 <_puts_r>:
 800b080:	b570      	push	{r4, r5, r6, lr}
 800b082:	460e      	mov	r6, r1
 800b084:	4605      	mov	r5, r0
 800b086:	b118      	cbz	r0, 800b090 <_puts_r+0x10>
 800b088:	6983      	ldr	r3, [r0, #24]
 800b08a:	b90b      	cbnz	r3, 800b090 <_puts_r+0x10>
 800b08c:	f001 f98e 	bl	800c3ac <__sinit>
 800b090:	69ab      	ldr	r3, [r5, #24]
 800b092:	68ac      	ldr	r4, [r5, #8]
 800b094:	b913      	cbnz	r3, 800b09c <_puts_r+0x1c>
 800b096:	4628      	mov	r0, r5
 800b098:	f001 f988 	bl	800c3ac <__sinit>
 800b09c:	4b2c      	ldr	r3, [pc, #176]	; (800b150 <_puts_r+0xd0>)
 800b09e:	429c      	cmp	r4, r3
 800b0a0:	d120      	bne.n	800b0e4 <_puts_r+0x64>
 800b0a2:	686c      	ldr	r4, [r5, #4]
 800b0a4:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b0a6:	07db      	lsls	r3, r3, #31
 800b0a8:	d405      	bmi.n	800b0b6 <_puts_r+0x36>
 800b0aa:	89a3      	ldrh	r3, [r4, #12]
 800b0ac:	0598      	lsls	r0, r3, #22
 800b0ae:	d402      	bmi.n	800b0b6 <_puts_r+0x36>
 800b0b0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b0b2:	f001 fa1e 	bl	800c4f2 <__retarget_lock_acquire_recursive>
 800b0b6:	89a3      	ldrh	r3, [r4, #12]
 800b0b8:	0719      	lsls	r1, r3, #28
 800b0ba:	d51d      	bpl.n	800b0f8 <_puts_r+0x78>
 800b0bc:	6923      	ldr	r3, [r4, #16]
 800b0be:	b1db      	cbz	r3, 800b0f8 <_puts_r+0x78>
 800b0c0:	3e01      	subs	r6, #1
 800b0c2:	68a3      	ldr	r3, [r4, #8]
 800b0c4:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800b0c8:	3b01      	subs	r3, #1
 800b0ca:	60a3      	str	r3, [r4, #8]
 800b0cc:	bb39      	cbnz	r1, 800b11e <_puts_r+0x9e>
 800b0ce:	2b00      	cmp	r3, #0
 800b0d0:	da38      	bge.n	800b144 <_puts_r+0xc4>
 800b0d2:	4622      	mov	r2, r4
 800b0d4:	210a      	movs	r1, #10
 800b0d6:	4628      	mov	r0, r5
 800b0d8:	f000 f916 	bl	800b308 <__swbuf_r>
 800b0dc:	3001      	adds	r0, #1
 800b0de:	d011      	beq.n	800b104 <_puts_r+0x84>
 800b0e0:	250a      	movs	r5, #10
 800b0e2:	e011      	b.n	800b108 <_puts_r+0x88>
 800b0e4:	4b1b      	ldr	r3, [pc, #108]	; (800b154 <_puts_r+0xd4>)
 800b0e6:	429c      	cmp	r4, r3
 800b0e8:	d101      	bne.n	800b0ee <_puts_r+0x6e>
 800b0ea:	68ac      	ldr	r4, [r5, #8]
 800b0ec:	e7da      	b.n	800b0a4 <_puts_r+0x24>
 800b0ee:	4b1a      	ldr	r3, [pc, #104]	; (800b158 <_puts_r+0xd8>)
 800b0f0:	429c      	cmp	r4, r3
 800b0f2:	bf08      	it	eq
 800b0f4:	68ec      	ldreq	r4, [r5, #12]
 800b0f6:	e7d5      	b.n	800b0a4 <_puts_r+0x24>
 800b0f8:	4621      	mov	r1, r4
 800b0fa:	4628      	mov	r0, r5
 800b0fc:	f000 f956 	bl	800b3ac <__swsetup_r>
 800b100:	2800      	cmp	r0, #0
 800b102:	d0dd      	beq.n	800b0c0 <_puts_r+0x40>
 800b104:	f04f 35ff 	mov.w	r5, #4294967295
 800b108:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b10a:	07da      	lsls	r2, r3, #31
 800b10c:	d405      	bmi.n	800b11a <_puts_r+0x9a>
 800b10e:	89a3      	ldrh	r3, [r4, #12]
 800b110:	059b      	lsls	r3, r3, #22
 800b112:	d402      	bmi.n	800b11a <_puts_r+0x9a>
 800b114:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b116:	f001 f9ed 	bl	800c4f4 <__retarget_lock_release_recursive>
 800b11a:	4628      	mov	r0, r5
 800b11c:	bd70      	pop	{r4, r5, r6, pc}
 800b11e:	2b00      	cmp	r3, #0
 800b120:	da04      	bge.n	800b12c <_puts_r+0xac>
 800b122:	69a2      	ldr	r2, [r4, #24]
 800b124:	429a      	cmp	r2, r3
 800b126:	dc06      	bgt.n	800b136 <_puts_r+0xb6>
 800b128:	290a      	cmp	r1, #10
 800b12a:	d004      	beq.n	800b136 <_puts_r+0xb6>
 800b12c:	6823      	ldr	r3, [r4, #0]
 800b12e:	1c5a      	adds	r2, r3, #1
 800b130:	6022      	str	r2, [r4, #0]
 800b132:	7019      	strb	r1, [r3, #0]
 800b134:	e7c5      	b.n	800b0c2 <_puts_r+0x42>
 800b136:	4622      	mov	r2, r4
 800b138:	4628      	mov	r0, r5
 800b13a:	f000 f8e5 	bl	800b308 <__swbuf_r>
 800b13e:	3001      	adds	r0, #1
 800b140:	d1bf      	bne.n	800b0c2 <_puts_r+0x42>
 800b142:	e7df      	b.n	800b104 <_puts_r+0x84>
 800b144:	6823      	ldr	r3, [r4, #0]
 800b146:	250a      	movs	r5, #10
 800b148:	1c5a      	adds	r2, r3, #1
 800b14a:	6022      	str	r2, [r4, #0]
 800b14c:	701d      	strb	r5, [r3, #0]
 800b14e:	e7db      	b.n	800b108 <_puts_r+0x88>
 800b150:	0800d534 	.word	0x0800d534
 800b154:	0800d554 	.word	0x0800d554
 800b158:	0800d514 	.word	0x0800d514

0800b15c <puts>:
 800b15c:	4b02      	ldr	r3, [pc, #8]	; (800b168 <puts+0xc>)
 800b15e:	4601      	mov	r1, r0
 800b160:	6818      	ldr	r0, [r3, #0]
 800b162:	f7ff bf8d 	b.w	800b080 <_puts_r>
 800b166:	bf00      	nop
 800b168:	200002c8 	.word	0x200002c8

0800b16c <setvbuf>:
 800b16c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800b170:	461d      	mov	r5, r3
 800b172:	4b5d      	ldr	r3, [pc, #372]	; (800b2e8 <setvbuf+0x17c>)
 800b174:	681f      	ldr	r7, [r3, #0]
 800b176:	4604      	mov	r4, r0
 800b178:	460e      	mov	r6, r1
 800b17a:	4690      	mov	r8, r2
 800b17c:	b127      	cbz	r7, 800b188 <setvbuf+0x1c>
 800b17e:	69bb      	ldr	r3, [r7, #24]
 800b180:	b913      	cbnz	r3, 800b188 <setvbuf+0x1c>
 800b182:	4638      	mov	r0, r7
 800b184:	f001 f912 	bl	800c3ac <__sinit>
 800b188:	4b58      	ldr	r3, [pc, #352]	; (800b2ec <setvbuf+0x180>)
 800b18a:	429c      	cmp	r4, r3
 800b18c:	d167      	bne.n	800b25e <setvbuf+0xf2>
 800b18e:	687c      	ldr	r4, [r7, #4]
 800b190:	f1b8 0f02 	cmp.w	r8, #2
 800b194:	d006      	beq.n	800b1a4 <setvbuf+0x38>
 800b196:	f1b8 0f01 	cmp.w	r8, #1
 800b19a:	f200 809f 	bhi.w	800b2dc <setvbuf+0x170>
 800b19e:	2d00      	cmp	r5, #0
 800b1a0:	f2c0 809c 	blt.w	800b2dc <setvbuf+0x170>
 800b1a4:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b1a6:	07db      	lsls	r3, r3, #31
 800b1a8:	d405      	bmi.n	800b1b6 <setvbuf+0x4a>
 800b1aa:	89a3      	ldrh	r3, [r4, #12]
 800b1ac:	0598      	lsls	r0, r3, #22
 800b1ae:	d402      	bmi.n	800b1b6 <setvbuf+0x4a>
 800b1b0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b1b2:	f001 f99e 	bl	800c4f2 <__retarget_lock_acquire_recursive>
 800b1b6:	4621      	mov	r1, r4
 800b1b8:	4638      	mov	r0, r7
 800b1ba:	f001 f863 	bl	800c284 <_fflush_r>
 800b1be:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800b1c0:	b141      	cbz	r1, 800b1d4 <setvbuf+0x68>
 800b1c2:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800b1c6:	4299      	cmp	r1, r3
 800b1c8:	d002      	beq.n	800b1d0 <setvbuf+0x64>
 800b1ca:	4638      	mov	r0, r7
 800b1cc:	f001 fd8e 	bl	800ccec <_free_r>
 800b1d0:	2300      	movs	r3, #0
 800b1d2:	6363      	str	r3, [r4, #52]	; 0x34
 800b1d4:	2300      	movs	r3, #0
 800b1d6:	61a3      	str	r3, [r4, #24]
 800b1d8:	6063      	str	r3, [r4, #4]
 800b1da:	89a3      	ldrh	r3, [r4, #12]
 800b1dc:	0619      	lsls	r1, r3, #24
 800b1de:	d503      	bpl.n	800b1e8 <setvbuf+0x7c>
 800b1e0:	6921      	ldr	r1, [r4, #16]
 800b1e2:	4638      	mov	r0, r7
 800b1e4:	f001 fd82 	bl	800ccec <_free_r>
 800b1e8:	89a3      	ldrh	r3, [r4, #12]
 800b1ea:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
 800b1ee:	f023 0303 	bic.w	r3, r3, #3
 800b1f2:	f1b8 0f02 	cmp.w	r8, #2
 800b1f6:	81a3      	strh	r3, [r4, #12]
 800b1f8:	d06c      	beq.n	800b2d4 <setvbuf+0x168>
 800b1fa:	ab01      	add	r3, sp, #4
 800b1fc:	466a      	mov	r2, sp
 800b1fe:	4621      	mov	r1, r4
 800b200:	4638      	mov	r0, r7
 800b202:	f001 f978 	bl	800c4f6 <__swhatbuf_r>
 800b206:	89a3      	ldrh	r3, [r4, #12]
 800b208:	4318      	orrs	r0, r3
 800b20a:	81a0      	strh	r0, [r4, #12]
 800b20c:	2d00      	cmp	r5, #0
 800b20e:	d130      	bne.n	800b272 <setvbuf+0x106>
 800b210:	9d00      	ldr	r5, [sp, #0]
 800b212:	4628      	mov	r0, r5
 800b214:	f001 f9d4 	bl	800c5c0 <malloc>
 800b218:	4606      	mov	r6, r0
 800b21a:	2800      	cmp	r0, #0
 800b21c:	d155      	bne.n	800b2ca <setvbuf+0x15e>
 800b21e:	f8dd 9000 	ldr.w	r9, [sp]
 800b222:	45a9      	cmp	r9, r5
 800b224:	d14a      	bne.n	800b2bc <setvbuf+0x150>
 800b226:	f04f 35ff 	mov.w	r5, #4294967295
 800b22a:	2200      	movs	r2, #0
 800b22c:	60a2      	str	r2, [r4, #8]
 800b22e:	f104 0247 	add.w	r2, r4, #71	; 0x47
 800b232:	6022      	str	r2, [r4, #0]
 800b234:	6122      	str	r2, [r4, #16]
 800b236:	2201      	movs	r2, #1
 800b238:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b23c:	6162      	str	r2, [r4, #20]
 800b23e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800b240:	f043 0302 	orr.w	r3, r3, #2
 800b244:	07d2      	lsls	r2, r2, #31
 800b246:	81a3      	strh	r3, [r4, #12]
 800b248:	d405      	bmi.n	800b256 <setvbuf+0xea>
 800b24a:	f413 7f00 	tst.w	r3, #512	; 0x200
 800b24e:	d102      	bne.n	800b256 <setvbuf+0xea>
 800b250:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b252:	f001 f94f 	bl	800c4f4 <__retarget_lock_release_recursive>
 800b256:	4628      	mov	r0, r5
 800b258:	b003      	add	sp, #12
 800b25a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b25e:	4b24      	ldr	r3, [pc, #144]	; (800b2f0 <setvbuf+0x184>)
 800b260:	429c      	cmp	r4, r3
 800b262:	d101      	bne.n	800b268 <setvbuf+0xfc>
 800b264:	68bc      	ldr	r4, [r7, #8]
 800b266:	e793      	b.n	800b190 <setvbuf+0x24>
 800b268:	4b22      	ldr	r3, [pc, #136]	; (800b2f4 <setvbuf+0x188>)
 800b26a:	429c      	cmp	r4, r3
 800b26c:	bf08      	it	eq
 800b26e:	68fc      	ldreq	r4, [r7, #12]
 800b270:	e78e      	b.n	800b190 <setvbuf+0x24>
 800b272:	2e00      	cmp	r6, #0
 800b274:	d0cd      	beq.n	800b212 <setvbuf+0xa6>
 800b276:	69bb      	ldr	r3, [r7, #24]
 800b278:	b913      	cbnz	r3, 800b280 <setvbuf+0x114>
 800b27a:	4638      	mov	r0, r7
 800b27c:	f001 f896 	bl	800c3ac <__sinit>
 800b280:	f1b8 0f01 	cmp.w	r8, #1
 800b284:	bf08      	it	eq
 800b286:	89a3      	ldrheq	r3, [r4, #12]
 800b288:	6026      	str	r6, [r4, #0]
 800b28a:	bf04      	itt	eq
 800b28c:	f043 0301 	orreq.w	r3, r3, #1
 800b290:	81a3      	strheq	r3, [r4, #12]
 800b292:	89a2      	ldrh	r2, [r4, #12]
 800b294:	f012 0308 	ands.w	r3, r2, #8
 800b298:	e9c4 6504 	strd	r6, r5, [r4, #16]
 800b29c:	d01c      	beq.n	800b2d8 <setvbuf+0x16c>
 800b29e:	07d3      	lsls	r3, r2, #31
 800b2a0:	bf41      	itttt	mi
 800b2a2:	2300      	movmi	r3, #0
 800b2a4:	426d      	negmi	r5, r5
 800b2a6:	60a3      	strmi	r3, [r4, #8]
 800b2a8:	61a5      	strmi	r5, [r4, #24]
 800b2aa:	bf58      	it	pl
 800b2ac:	60a5      	strpl	r5, [r4, #8]
 800b2ae:	6e65      	ldr	r5, [r4, #100]	; 0x64
 800b2b0:	f015 0501 	ands.w	r5, r5, #1
 800b2b4:	d115      	bne.n	800b2e2 <setvbuf+0x176>
 800b2b6:	f412 7f00 	tst.w	r2, #512	; 0x200
 800b2ba:	e7c8      	b.n	800b24e <setvbuf+0xe2>
 800b2bc:	4648      	mov	r0, r9
 800b2be:	f001 f97f 	bl	800c5c0 <malloc>
 800b2c2:	4606      	mov	r6, r0
 800b2c4:	2800      	cmp	r0, #0
 800b2c6:	d0ae      	beq.n	800b226 <setvbuf+0xba>
 800b2c8:	464d      	mov	r5, r9
 800b2ca:	89a3      	ldrh	r3, [r4, #12]
 800b2cc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b2d0:	81a3      	strh	r3, [r4, #12]
 800b2d2:	e7d0      	b.n	800b276 <setvbuf+0x10a>
 800b2d4:	2500      	movs	r5, #0
 800b2d6:	e7a8      	b.n	800b22a <setvbuf+0xbe>
 800b2d8:	60a3      	str	r3, [r4, #8]
 800b2da:	e7e8      	b.n	800b2ae <setvbuf+0x142>
 800b2dc:	f04f 35ff 	mov.w	r5, #4294967295
 800b2e0:	e7b9      	b.n	800b256 <setvbuf+0xea>
 800b2e2:	2500      	movs	r5, #0
 800b2e4:	e7b7      	b.n	800b256 <setvbuf+0xea>
 800b2e6:	bf00      	nop
 800b2e8:	200002c8 	.word	0x200002c8
 800b2ec:	0800d534 	.word	0x0800d534
 800b2f0:	0800d554 	.word	0x0800d554
 800b2f4:	0800d514 	.word	0x0800d514

0800b2f8 <strcpy>:
 800b2f8:	4603      	mov	r3, r0
 800b2fa:	f811 2b01 	ldrb.w	r2, [r1], #1
 800b2fe:	f803 2b01 	strb.w	r2, [r3], #1
 800b302:	2a00      	cmp	r2, #0
 800b304:	d1f9      	bne.n	800b2fa <strcpy+0x2>
 800b306:	4770      	bx	lr

0800b308 <__swbuf_r>:
 800b308:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b30a:	460e      	mov	r6, r1
 800b30c:	4614      	mov	r4, r2
 800b30e:	4605      	mov	r5, r0
 800b310:	b118      	cbz	r0, 800b31a <__swbuf_r+0x12>
 800b312:	6983      	ldr	r3, [r0, #24]
 800b314:	b90b      	cbnz	r3, 800b31a <__swbuf_r+0x12>
 800b316:	f001 f849 	bl	800c3ac <__sinit>
 800b31a:	4b21      	ldr	r3, [pc, #132]	; (800b3a0 <__swbuf_r+0x98>)
 800b31c:	429c      	cmp	r4, r3
 800b31e:	d12b      	bne.n	800b378 <__swbuf_r+0x70>
 800b320:	686c      	ldr	r4, [r5, #4]
 800b322:	69a3      	ldr	r3, [r4, #24]
 800b324:	60a3      	str	r3, [r4, #8]
 800b326:	89a3      	ldrh	r3, [r4, #12]
 800b328:	071a      	lsls	r2, r3, #28
 800b32a:	d52f      	bpl.n	800b38c <__swbuf_r+0x84>
 800b32c:	6923      	ldr	r3, [r4, #16]
 800b32e:	b36b      	cbz	r3, 800b38c <__swbuf_r+0x84>
 800b330:	6923      	ldr	r3, [r4, #16]
 800b332:	6820      	ldr	r0, [r4, #0]
 800b334:	1ac0      	subs	r0, r0, r3
 800b336:	6963      	ldr	r3, [r4, #20]
 800b338:	b2f6      	uxtb	r6, r6
 800b33a:	4283      	cmp	r3, r0
 800b33c:	4637      	mov	r7, r6
 800b33e:	dc04      	bgt.n	800b34a <__swbuf_r+0x42>
 800b340:	4621      	mov	r1, r4
 800b342:	4628      	mov	r0, r5
 800b344:	f000 ff9e 	bl	800c284 <_fflush_r>
 800b348:	bb30      	cbnz	r0, 800b398 <__swbuf_r+0x90>
 800b34a:	68a3      	ldr	r3, [r4, #8]
 800b34c:	3b01      	subs	r3, #1
 800b34e:	60a3      	str	r3, [r4, #8]
 800b350:	6823      	ldr	r3, [r4, #0]
 800b352:	1c5a      	adds	r2, r3, #1
 800b354:	6022      	str	r2, [r4, #0]
 800b356:	701e      	strb	r6, [r3, #0]
 800b358:	6963      	ldr	r3, [r4, #20]
 800b35a:	3001      	adds	r0, #1
 800b35c:	4283      	cmp	r3, r0
 800b35e:	d004      	beq.n	800b36a <__swbuf_r+0x62>
 800b360:	89a3      	ldrh	r3, [r4, #12]
 800b362:	07db      	lsls	r3, r3, #31
 800b364:	d506      	bpl.n	800b374 <__swbuf_r+0x6c>
 800b366:	2e0a      	cmp	r6, #10
 800b368:	d104      	bne.n	800b374 <__swbuf_r+0x6c>
 800b36a:	4621      	mov	r1, r4
 800b36c:	4628      	mov	r0, r5
 800b36e:	f000 ff89 	bl	800c284 <_fflush_r>
 800b372:	b988      	cbnz	r0, 800b398 <__swbuf_r+0x90>
 800b374:	4638      	mov	r0, r7
 800b376:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b378:	4b0a      	ldr	r3, [pc, #40]	; (800b3a4 <__swbuf_r+0x9c>)
 800b37a:	429c      	cmp	r4, r3
 800b37c:	d101      	bne.n	800b382 <__swbuf_r+0x7a>
 800b37e:	68ac      	ldr	r4, [r5, #8]
 800b380:	e7cf      	b.n	800b322 <__swbuf_r+0x1a>
 800b382:	4b09      	ldr	r3, [pc, #36]	; (800b3a8 <__swbuf_r+0xa0>)
 800b384:	429c      	cmp	r4, r3
 800b386:	bf08      	it	eq
 800b388:	68ec      	ldreq	r4, [r5, #12]
 800b38a:	e7ca      	b.n	800b322 <__swbuf_r+0x1a>
 800b38c:	4621      	mov	r1, r4
 800b38e:	4628      	mov	r0, r5
 800b390:	f000 f80c 	bl	800b3ac <__swsetup_r>
 800b394:	2800      	cmp	r0, #0
 800b396:	d0cb      	beq.n	800b330 <__swbuf_r+0x28>
 800b398:	f04f 37ff 	mov.w	r7, #4294967295
 800b39c:	e7ea      	b.n	800b374 <__swbuf_r+0x6c>
 800b39e:	bf00      	nop
 800b3a0:	0800d534 	.word	0x0800d534
 800b3a4:	0800d554 	.word	0x0800d554
 800b3a8:	0800d514 	.word	0x0800d514

0800b3ac <__swsetup_r>:
 800b3ac:	4b32      	ldr	r3, [pc, #200]	; (800b478 <__swsetup_r+0xcc>)
 800b3ae:	b570      	push	{r4, r5, r6, lr}
 800b3b0:	681d      	ldr	r5, [r3, #0]
 800b3b2:	4606      	mov	r6, r0
 800b3b4:	460c      	mov	r4, r1
 800b3b6:	b125      	cbz	r5, 800b3c2 <__swsetup_r+0x16>
 800b3b8:	69ab      	ldr	r3, [r5, #24]
 800b3ba:	b913      	cbnz	r3, 800b3c2 <__swsetup_r+0x16>
 800b3bc:	4628      	mov	r0, r5
 800b3be:	f000 fff5 	bl	800c3ac <__sinit>
 800b3c2:	4b2e      	ldr	r3, [pc, #184]	; (800b47c <__swsetup_r+0xd0>)
 800b3c4:	429c      	cmp	r4, r3
 800b3c6:	d10f      	bne.n	800b3e8 <__swsetup_r+0x3c>
 800b3c8:	686c      	ldr	r4, [r5, #4]
 800b3ca:	89a3      	ldrh	r3, [r4, #12]
 800b3cc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800b3d0:	0719      	lsls	r1, r3, #28
 800b3d2:	d42c      	bmi.n	800b42e <__swsetup_r+0x82>
 800b3d4:	06dd      	lsls	r5, r3, #27
 800b3d6:	d411      	bmi.n	800b3fc <__swsetup_r+0x50>
 800b3d8:	2309      	movs	r3, #9
 800b3da:	6033      	str	r3, [r6, #0]
 800b3dc:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800b3e0:	81a3      	strh	r3, [r4, #12]
 800b3e2:	f04f 30ff 	mov.w	r0, #4294967295
 800b3e6:	e03e      	b.n	800b466 <__swsetup_r+0xba>
 800b3e8:	4b25      	ldr	r3, [pc, #148]	; (800b480 <__swsetup_r+0xd4>)
 800b3ea:	429c      	cmp	r4, r3
 800b3ec:	d101      	bne.n	800b3f2 <__swsetup_r+0x46>
 800b3ee:	68ac      	ldr	r4, [r5, #8]
 800b3f0:	e7eb      	b.n	800b3ca <__swsetup_r+0x1e>
 800b3f2:	4b24      	ldr	r3, [pc, #144]	; (800b484 <__swsetup_r+0xd8>)
 800b3f4:	429c      	cmp	r4, r3
 800b3f6:	bf08      	it	eq
 800b3f8:	68ec      	ldreq	r4, [r5, #12]
 800b3fa:	e7e6      	b.n	800b3ca <__swsetup_r+0x1e>
 800b3fc:	0758      	lsls	r0, r3, #29
 800b3fe:	d512      	bpl.n	800b426 <__swsetup_r+0x7a>
 800b400:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800b402:	b141      	cbz	r1, 800b416 <__swsetup_r+0x6a>
 800b404:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800b408:	4299      	cmp	r1, r3
 800b40a:	d002      	beq.n	800b412 <__swsetup_r+0x66>
 800b40c:	4630      	mov	r0, r6
 800b40e:	f001 fc6d 	bl	800ccec <_free_r>
 800b412:	2300      	movs	r3, #0
 800b414:	6363      	str	r3, [r4, #52]	; 0x34
 800b416:	89a3      	ldrh	r3, [r4, #12]
 800b418:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800b41c:	81a3      	strh	r3, [r4, #12]
 800b41e:	2300      	movs	r3, #0
 800b420:	6063      	str	r3, [r4, #4]
 800b422:	6923      	ldr	r3, [r4, #16]
 800b424:	6023      	str	r3, [r4, #0]
 800b426:	89a3      	ldrh	r3, [r4, #12]
 800b428:	f043 0308 	orr.w	r3, r3, #8
 800b42c:	81a3      	strh	r3, [r4, #12]
 800b42e:	6923      	ldr	r3, [r4, #16]
 800b430:	b94b      	cbnz	r3, 800b446 <__swsetup_r+0x9a>
 800b432:	89a3      	ldrh	r3, [r4, #12]
 800b434:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800b438:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800b43c:	d003      	beq.n	800b446 <__swsetup_r+0x9a>
 800b43e:	4621      	mov	r1, r4
 800b440:	4630      	mov	r0, r6
 800b442:	f001 f87d 	bl	800c540 <__smakebuf_r>
 800b446:	89a0      	ldrh	r0, [r4, #12]
 800b448:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800b44c:	f010 0301 	ands.w	r3, r0, #1
 800b450:	d00a      	beq.n	800b468 <__swsetup_r+0xbc>
 800b452:	2300      	movs	r3, #0
 800b454:	60a3      	str	r3, [r4, #8]
 800b456:	6963      	ldr	r3, [r4, #20]
 800b458:	425b      	negs	r3, r3
 800b45a:	61a3      	str	r3, [r4, #24]
 800b45c:	6923      	ldr	r3, [r4, #16]
 800b45e:	b943      	cbnz	r3, 800b472 <__swsetup_r+0xc6>
 800b460:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800b464:	d1ba      	bne.n	800b3dc <__swsetup_r+0x30>
 800b466:	bd70      	pop	{r4, r5, r6, pc}
 800b468:	0781      	lsls	r1, r0, #30
 800b46a:	bf58      	it	pl
 800b46c:	6963      	ldrpl	r3, [r4, #20]
 800b46e:	60a3      	str	r3, [r4, #8]
 800b470:	e7f4      	b.n	800b45c <__swsetup_r+0xb0>
 800b472:	2000      	movs	r0, #0
 800b474:	e7f7      	b.n	800b466 <__swsetup_r+0xba>
 800b476:	bf00      	nop
 800b478:	200002c8 	.word	0x200002c8
 800b47c:	0800d534 	.word	0x0800d534
 800b480:	0800d554 	.word	0x0800d554
 800b484:	0800d514 	.word	0x0800d514

0800b488 <quorem>:
 800b488:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b48c:	6903      	ldr	r3, [r0, #16]
 800b48e:	690c      	ldr	r4, [r1, #16]
 800b490:	42a3      	cmp	r3, r4
 800b492:	4607      	mov	r7, r0
 800b494:	f2c0 8081 	blt.w	800b59a <quorem+0x112>
 800b498:	3c01      	subs	r4, #1
 800b49a:	f101 0814 	add.w	r8, r1, #20
 800b49e:	f100 0514 	add.w	r5, r0, #20
 800b4a2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800b4a6:	9301      	str	r3, [sp, #4]
 800b4a8:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800b4ac:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800b4b0:	3301      	adds	r3, #1
 800b4b2:	429a      	cmp	r2, r3
 800b4b4:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800b4b8:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800b4bc:	fbb2 f6f3 	udiv	r6, r2, r3
 800b4c0:	d331      	bcc.n	800b526 <quorem+0x9e>
 800b4c2:	f04f 0e00 	mov.w	lr, #0
 800b4c6:	4640      	mov	r0, r8
 800b4c8:	46ac      	mov	ip, r5
 800b4ca:	46f2      	mov	sl, lr
 800b4cc:	f850 2b04 	ldr.w	r2, [r0], #4
 800b4d0:	b293      	uxth	r3, r2
 800b4d2:	fb06 e303 	mla	r3, r6, r3, lr
 800b4d6:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800b4da:	b29b      	uxth	r3, r3
 800b4dc:	ebaa 0303 	sub.w	r3, sl, r3
 800b4e0:	0c12      	lsrs	r2, r2, #16
 800b4e2:	f8dc a000 	ldr.w	sl, [ip]
 800b4e6:	fb06 e202 	mla	r2, r6, r2, lr
 800b4ea:	fa13 f38a 	uxtah	r3, r3, sl
 800b4ee:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800b4f2:	fa1f fa82 	uxth.w	sl, r2
 800b4f6:	f8dc 2000 	ldr.w	r2, [ip]
 800b4fa:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 800b4fe:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800b502:	b29b      	uxth	r3, r3
 800b504:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b508:	4581      	cmp	r9, r0
 800b50a:	f84c 3b04 	str.w	r3, [ip], #4
 800b50e:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800b512:	d2db      	bcs.n	800b4cc <quorem+0x44>
 800b514:	f855 300b 	ldr.w	r3, [r5, fp]
 800b518:	b92b      	cbnz	r3, 800b526 <quorem+0x9e>
 800b51a:	9b01      	ldr	r3, [sp, #4]
 800b51c:	3b04      	subs	r3, #4
 800b51e:	429d      	cmp	r5, r3
 800b520:	461a      	mov	r2, r3
 800b522:	d32e      	bcc.n	800b582 <quorem+0xfa>
 800b524:	613c      	str	r4, [r7, #16]
 800b526:	4638      	mov	r0, r7
 800b528:	f001 fad0 	bl	800cacc <__mcmp>
 800b52c:	2800      	cmp	r0, #0
 800b52e:	db24      	blt.n	800b57a <quorem+0xf2>
 800b530:	3601      	adds	r6, #1
 800b532:	4628      	mov	r0, r5
 800b534:	f04f 0c00 	mov.w	ip, #0
 800b538:	f858 2b04 	ldr.w	r2, [r8], #4
 800b53c:	f8d0 e000 	ldr.w	lr, [r0]
 800b540:	b293      	uxth	r3, r2
 800b542:	ebac 0303 	sub.w	r3, ip, r3
 800b546:	0c12      	lsrs	r2, r2, #16
 800b548:	fa13 f38e 	uxtah	r3, r3, lr
 800b54c:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800b550:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800b554:	b29b      	uxth	r3, r3
 800b556:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b55a:	45c1      	cmp	r9, r8
 800b55c:	f840 3b04 	str.w	r3, [r0], #4
 800b560:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800b564:	d2e8      	bcs.n	800b538 <quorem+0xb0>
 800b566:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800b56a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800b56e:	b922      	cbnz	r2, 800b57a <quorem+0xf2>
 800b570:	3b04      	subs	r3, #4
 800b572:	429d      	cmp	r5, r3
 800b574:	461a      	mov	r2, r3
 800b576:	d30a      	bcc.n	800b58e <quorem+0x106>
 800b578:	613c      	str	r4, [r7, #16]
 800b57a:	4630      	mov	r0, r6
 800b57c:	b003      	add	sp, #12
 800b57e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b582:	6812      	ldr	r2, [r2, #0]
 800b584:	3b04      	subs	r3, #4
 800b586:	2a00      	cmp	r2, #0
 800b588:	d1cc      	bne.n	800b524 <quorem+0x9c>
 800b58a:	3c01      	subs	r4, #1
 800b58c:	e7c7      	b.n	800b51e <quorem+0x96>
 800b58e:	6812      	ldr	r2, [r2, #0]
 800b590:	3b04      	subs	r3, #4
 800b592:	2a00      	cmp	r2, #0
 800b594:	d1f0      	bne.n	800b578 <quorem+0xf0>
 800b596:	3c01      	subs	r4, #1
 800b598:	e7eb      	b.n	800b572 <quorem+0xea>
 800b59a:	2000      	movs	r0, #0
 800b59c:	e7ee      	b.n	800b57c <quorem+0xf4>
	...

0800b5a0 <_dtoa_r>:
 800b5a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b5a4:	ed2d 8b02 	vpush	{d8}
 800b5a8:	ec57 6b10 	vmov	r6, r7, d0
 800b5ac:	b095      	sub	sp, #84	; 0x54
 800b5ae:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800b5b0:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800b5b4:	9105      	str	r1, [sp, #20]
 800b5b6:	e9cd 6702 	strd	r6, r7, [sp, #8]
 800b5ba:	4604      	mov	r4, r0
 800b5bc:	9209      	str	r2, [sp, #36]	; 0x24
 800b5be:	930f      	str	r3, [sp, #60]	; 0x3c
 800b5c0:	b975      	cbnz	r5, 800b5e0 <_dtoa_r+0x40>
 800b5c2:	2010      	movs	r0, #16
 800b5c4:	f000 fffc 	bl	800c5c0 <malloc>
 800b5c8:	4602      	mov	r2, r0
 800b5ca:	6260      	str	r0, [r4, #36]	; 0x24
 800b5cc:	b920      	cbnz	r0, 800b5d8 <_dtoa_r+0x38>
 800b5ce:	4bb2      	ldr	r3, [pc, #712]	; (800b898 <_dtoa_r+0x2f8>)
 800b5d0:	21ea      	movs	r1, #234	; 0xea
 800b5d2:	48b2      	ldr	r0, [pc, #712]	; (800b89c <_dtoa_r+0x2fc>)
 800b5d4:	f001 fc9a 	bl	800cf0c <__assert_func>
 800b5d8:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800b5dc:	6005      	str	r5, [r0, #0]
 800b5de:	60c5      	str	r5, [r0, #12]
 800b5e0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800b5e2:	6819      	ldr	r1, [r3, #0]
 800b5e4:	b151      	cbz	r1, 800b5fc <_dtoa_r+0x5c>
 800b5e6:	685a      	ldr	r2, [r3, #4]
 800b5e8:	604a      	str	r2, [r1, #4]
 800b5ea:	2301      	movs	r3, #1
 800b5ec:	4093      	lsls	r3, r2
 800b5ee:	608b      	str	r3, [r1, #8]
 800b5f0:	4620      	mov	r0, r4
 800b5f2:	f001 f82d 	bl	800c650 <_Bfree>
 800b5f6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800b5f8:	2200      	movs	r2, #0
 800b5fa:	601a      	str	r2, [r3, #0]
 800b5fc:	1e3b      	subs	r3, r7, #0
 800b5fe:	bfb9      	ittee	lt
 800b600:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800b604:	9303      	strlt	r3, [sp, #12]
 800b606:	2300      	movge	r3, #0
 800b608:	f8c8 3000 	strge.w	r3, [r8]
 800b60c:	f8dd 900c 	ldr.w	r9, [sp, #12]
 800b610:	4ba3      	ldr	r3, [pc, #652]	; (800b8a0 <_dtoa_r+0x300>)
 800b612:	bfbc      	itt	lt
 800b614:	2201      	movlt	r2, #1
 800b616:	f8c8 2000 	strlt.w	r2, [r8]
 800b61a:	ea33 0309 	bics.w	r3, r3, r9
 800b61e:	d11b      	bne.n	800b658 <_dtoa_r+0xb8>
 800b620:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800b622:	f242 730f 	movw	r3, #9999	; 0x270f
 800b626:	6013      	str	r3, [r2, #0]
 800b628:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800b62c:	4333      	orrs	r3, r6
 800b62e:	f000 857a 	beq.w	800c126 <_dtoa_r+0xb86>
 800b632:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800b634:	b963      	cbnz	r3, 800b650 <_dtoa_r+0xb0>
 800b636:	4b9b      	ldr	r3, [pc, #620]	; (800b8a4 <_dtoa_r+0x304>)
 800b638:	e024      	b.n	800b684 <_dtoa_r+0xe4>
 800b63a:	4b9b      	ldr	r3, [pc, #620]	; (800b8a8 <_dtoa_r+0x308>)
 800b63c:	9300      	str	r3, [sp, #0]
 800b63e:	3308      	adds	r3, #8
 800b640:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800b642:	6013      	str	r3, [r2, #0]
 800b644:	9800      	ldr	r0, [sp, #0]
 800b646:	b015      	add	sp, #84	; 0x54
 800b648:	ecbd 8b02 	vpop	{d8}
 800b64c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b650:	4b94      	ldr	r3, [pc, #592]	; (800b8a4 <_dtoa_r+0x304>)
 800b652:	9300      	str	r3, [sp, #0]
 800b654:	3303      	adds	r3, #3
 800b656:	e7f3      	b.n	800b640 <_dtoa_r+0xa0>
 800b658:	ed9d 7b02 	vldr	d7, [sp, #8]
 800b65c:	2200      	movs	r2, #0
 800b65e:	ec51 0b17 	vmov	r0, r1, d7
 800b662:	2300      	movs	r3, #0
 800b664:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 800b668:	f7f5 fa2e 	bl	8000ac8 <__aeabi_dcmpeq>
 800b66c:	4680      	mov	r8, r0
 800b66e:	b158      	cbz	r0, 800b688 <_dtoa_r+0xe8>
 800b670:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800b672:	2301      	movs	r3, #1
 800b674:	6013      	str	r3, [r2, #0]
 800b676:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800b678:	2b00      	cmp	r3, #0
 800b67a:	f000 8551 	beq.w	800c120 <_dtoa_r+0xb80>
 800b67e:	488b      	ldr	r0, [pc, #556]	; (800b8ac <_dtoa_r+0x30c>)
 800b680:	6018      	str	r0, [r3, #0]
 800b682:	1e43      	subs	r3, r0, #1
 800b684:	9300      	str	r3, [sp, #0]
 800b686:	e7dd      	b.n	800b644 <_dtoa_r+0xa4>
 800b688:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 800b68c:	aa12      	add	r2, sp, #72	; 0x48
 800b68e:	a913      	add	r1, sp, #76	; 0x4c
 800b690:	4620      	mov	r0, r4
 800b692:	f001 fabf 	bl	800cc14 <__d2b>
 800b696:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800b69a:	4683      	mov	fp, r0
 800b69c:	2d00      	cmp	r5, #0
 800b69e:	d07c      	beq.n	800b79a <_dtoa_r+0x1fa>
 800b6a0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b6a2:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 800b6a6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b6aa:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 800b6ae:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 800b6b2:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800b6b6:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800b6ba:	4b7d      	ldr	r3, [pc, #500]	; (800b8b0 <_dtoa_r+0x310>)
 800b6bc:	2200      	movs	r2, #0
 800b6be:	4630      	mov	r0, r6
 800b6c0:	4639      	mov	r1, r7
 800b6c2:	f7f4 fde1 	bl	8000288 <__aeabi_dsub>
 800b6c6:	a36e      	add	r3, pc, #440	; (adr r3, 800b880 <_dtoa_r+0x2e0>)
 800b6c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b6cc:	f7f4 ff94 	bl	80005f8 <__aeabi_dmul>
 800b6d0:	a36d      	add	r3, pc, #436	; (adr r3, 800b888 <_dtoa_r+0x2e8>)
 800b6d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b6d6:	f7f4 fdd9 	bl	800028c <__adddf3>
 800b6da:	4606      	mov	r6, r0
 800b6dc:	4628      	mov	r0, r5
 800b6de:	460f      	mov	r7, r1
 800b6e0:	f7f4 ff20 	bl	8000524 <__aeabi_i2d>
 800b6e4:	a36a      	add	r3, pc, #424	; (adr r3, 800b890 <_dtoa_r+0x2f0>)
 800b6e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b6ea:	f7f4 ff85 	bl	80005f8 <__aeabi_dmul>
 800b6ee:	4602      	mov	r2, r0
 800b6f0:	460b      	mov	r3, r1
 800b6f2:	4630      	mov	r0, r6
 800b6f4:	4639      	mov	r1, r7
 800b6f6:	f7f4 fdc9 	bl	800028c <__adddf3>
 800b6fa:	4606      	mov	r6, r0
 800b6fc:	460f      	mov	r7, r1
 800b6fe:	f7f5 fa2b 	bl	8000b58 <__aeabi_d2iz>
 800b702:	2200      	movs	r2, #0
 800b704:	4682      	mov	sl, r0
 800b706:	2300      	movs	r3, #0
 800b708:	4630      	mov	r0, r6
 800b70a:	4639      	mov	r1, r7
 800b70c:	f7f5 f9e6 	bl	8000adc <__aeabi_dcmplt>
 800b710:	b148      	cbz	r0, 800b726 <_dtoa_r+0x186>
 800b712:	4650      	mov	r0, sl
 800b714:	f7f4 ff06 	bl	8000524 <__aeabi_i2d>
 800b718:	4632      	mov	r2, r6
 800b71a:	463b      	mov	r3, r7
 800b71c:	f7f5 f9d4 	bl	8000ac8 <__aeabi_dcmpeq>
 800b720:	b908      	cbnz	r0, 800b726 <_dtoa_r+0x186>
 800b722:	f10a 3aff 	add.w	sl, sl, #4294967295
 800b726:	f1ba 0f16 	cmp.w	sl, #22
 800b72a:	d854      	bhi.n	800b7d6 <_dtoa_r+0x236>
 800b72c:	4b61      	ldr	r3, [pc, #388]	; (800b8b4 <_dtoa_r+0x314>)
 800b72e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800b732:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b736:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800b73a:	f7f5 f9cf 	bl	8000adc <__aeabi_dcmplt>
 800b73e:	2800      	cmp	r0, #0
 800b740:	d04b      	beq.n	800b7da <_dtoa_r+0x23a>
 800b742:	f10a 3aff 	add.w	sl, sl, #4294967295
 800b746:	2300      	movs	r3, #0
 800b748:	930e      	str	r3, [sp, #56]	; 0x38
 800b74a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800b74c:	1b5d      	subs	r5, r3, r5
 800b74e:	1e6b      	subs	r3, r5, #1
 800b750:	9304      	str	r3, [sp, #16]
 800b752:	bf43      	ittte	mi
 800b754:	2300      	movmi	r3, #0
 800b756:	f1c5 0801 	rsbmi	r8, r5, #1
 800b75a:	9304      	strmi	r3, [sp, #16]
 800b75c:	f04f 0800 	movpl.w	r8, #0
 800b760:	f1ba 0f00 	cmp.w	sl, #0
 800b764:	db3b      	blt.n	800b7de <_dtoa_r+0x23e>
 800b766:	9b04      	ldr	r3, [sp, #16]
 800b768:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 800b76c:	4453      	add	r3, sl
 800b76e:	9304      	str	r3, [sp, #16]
 800b770:	2300      	movs	r3, #0
 800b772:	9306      	str	r3, [sp, #24]
 800b774:	9b05      	ldr	r3, [sp, #20]
 800b776:	2b09      	cmp	r3, #9
 800b778:	d869      	bhi.n	800b84e <_dtoa_r+0x2ae>
 800b77a:	2b05      	cmp	r3, #5
 800b77c:	bfc4      	itt	gt
 800b77e:	3b04      	subgt	r3, #4
 800b780:	9305      	strgt	r3, [sp, #20]
 800b782:	9b05      	ldr	r3, [sp, #20]
 800b784:	f1a3 0302 	sub.w	r3, r3, #2
 800b788:	bfcc      	ite	gt
 800b78a:	2500      	movgt	r5, #0
 800b78c:	2501      	movle	r5, #1
 800b78e:	2b03      	cmp	r3, #3
 800b790:	d869      	bhi.n	800b866 <_dtoa_r+0x2c6>
 800b792:	e8df f003 	tbb	[pc, r3]
 800b796:	4e2c      	.short	0x4e2c
 800b798:	5a4c      	.short	0x5a4c
 800b79a:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 800b79e:	441d      	add	r5, r3
 800b7a0:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800b7a4:	2b20      	cmp	r3, #32
 800b7a6:	bfc1      	itttt	gt
 800b7a8:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800b7ac:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 800b7b0:	fa09 f303 	lslgt.w	r3, r9, r3
 800b7b4:	fa26 f000 	lsrgt.w	r0, r6, r0
 800b7b8:	bfda      	itte	le
 800b7ba:	f1c3 0320 	rsble	r3, r3, #32
 800b7be:	fa06 f003 	lslle.w	r0, r6, r3
 800b7c2:	4318      	orrgt	r0, r3
 800b7c4:	f7f4 fe9e 	bl	8000504 <__aeabi_ui2d>
 800b7c8:	2301      	movs	r3, #1
 800b7ca:	4606      	mov	r6, r0
 800b7cc:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 800b7d0:	3d01      	subs	r5, #1
 800b7d2:	9310      	str	r3, [sp, #64]	; 0x40
 800b7d4:	e771      	b.n	800b6ba <_dtoa_r+0x11a>
 800b7d6:	2301      	movs	r3, #1
 800b7d8:	e7b6      	b.n	800b748 <_dtoa_r+0x1a8>
 800b7da:	900e      	str	r0, [sp, #56]	; 0x38
 800b7dc:	e7b5      	b.n	800b74a <_dtoa_r+0x1aa>
 800b7de:	f1ca 0300 	rsb	r3, sl, #0
 800b7e2:	9306      	str	r3, [sp, #24]
 800b7e4:	2300      	movs	r3, #0
 800b7e6:	eba8 080a 	sub.w	r8, r8, sl
 800b7ea:	930d      	str	r3, [sp, #52]	; 0x34
 800b7ec:	e7c2      	b.n	800b774 <_dtoa_r+0x1d4>
 800b7ee:	2300      	movs	r3, #0
 800b7f0:	9308      	str	r3, [sp, #32]
 800b7f2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b7f4:	2b00      	cmp	r3, #0
 800b7f6:	dc39      	bgt.n	800b86c <_dtoa_r+0x2cc>
 800b7f8:	f04f 0901 	mov.w	r9, #1
 800b7fc:	f8cd 9004 	str.w	r9, [sp, #4]
 800b800:	464b      	mov	r3, r9
 800b802:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 800b806:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800b808:	2200      	movs	r2, #0
 800b80a:	6042      	str	r2, [r0, #4]
 800b80c:	2204      	movs	r2, #4
 800b80e:	f102 0614 	add.w	r6, r2, #20
 800b812:	429e      	cmp	r6, r3
 800b814:	6841      	ldr	r1, [r0, #4]
 800b816:	d92f      	bls.n	800b878 <_dtoa_r+0x2d8>
 800b818:	4620      	mov	r0, r4
 800b81a:	f000 fed9 	bl	800c5d0 <_Balloc>
 800b81e:	9000      	str	r0, [sp, #0]
 800b820:	2800      	cmp	r0, #0
 800b822:	d14b      	bne.n	800b8bc <_dtoa_r+0x31c>
 800b824:	4b24      	ldr	r3, [pc, #144]	; (800b8b8 <_dtoa_r+0x318>)
 800b826:	4602      	mov	r2, r0
 800b828:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800b82c:	e6d1      	b.n	800b5d2 <_dtoa_r+0x32>
 800b82e:	2301      	movs	r3, #1
 800b830:	e7de      	b.n	800b7f0 <_dtoa_r+0x250>
 800b832:	2300      	movs	r3, #0
 800b834:	9308      	str	r3, [sp, #32]
 800b836:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b838:	eb0a 0903 	add.w	r9, sl, r3
 800b83c:	f109 0301 	add.w	r3, r9, #1
 800b840:	2b01      	cmp	r3, #1
 800b842:	9301      	str	r3, [sp, #4]
 800b844:	bfb8      	it	lt
 800b846:	2301      	movlt	r3, #1
 800b848:	e7dd      	b.n	800b806 <_dtoa_r+0x266>
 800b84a:	2301      	movs	r3, #1
 800b84c:	e7f2      	b.n	800b834 <_dtoa_r+0x294>
 800b84e:	2501      	movs	r5, #1
 800b850:	2300      	movs	r3, #0
 800b852:	9305      	str	r3, [sp, #20]
 800b854:	9508      	str	r5, [sp, #32]
 800b856:	f04f 39ff 	mov.w	r9, #4294967295
 800b85a:	2200      	movs	r2, #0
 800b85c:	f8cd 9004 	str.w	r9, [sp, #4]
 800b860:	2312      	movs	r3, #18
 800b862:	9209      	str	r2, [sp, #36]	; 0x24
 800b864:	e7cf      	b.n	800b806 <_dtoa_r+0x266>
 800b866:	2301      	movs	r3, #1
 800b868:	9308      	str	r3, [sp, #32]
 800b86a:	e7f4      	b.n	800b856 <_dtoa_r+0x2b6>
 800b86c:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 800b870:	f8cd 9004 	str.w	r9, [sp, #4]
 800b874:	464b      	mov	r3, r9
 800b876:	e7c6      	b.n	800b806 <_dtoa_r+0x266>
 800b878:	3101      	adds	r1, #1
 800b87a:	6041      	str	r1, [r0, #4]
 800b87c:	0052      	lsls	r2, r2, #1
 800b87e:	e7c6      	b.n	800b80e <_dtoa_r+0x26e>
 800b880:	636f4361 	.word	0x636f4361
 800b884:	3fd287a7 	.word	0x3fd287a7
 800b888:	8b60c8b3 	.word	0x8b60c8b3
 800b88c:	3fc68a28 	.word	0x3fc68a28
 800b890:	509f79fb 	.word	0x509f79fb
 800b894:	3fd34413 	.word	0x3fd34413
 800b898:	0800d48d 	.word	0x0800d48d
 800b89c:	0800d4a4 	.word	0x0800d4a4
 800b8a0:	7ff00000 	.word	0x7ff00000
 800b8a4:	0800d489 	.word	0x0800d489
 800b8a8:	0800d480 	.word	0x0800d480
 800b8ac:	0800d45d 	.word	0x0800d45d
 800b8b0:	3ff80000 	.word	0x3ff80000
 800b8b4:	0800d600 	.word	0x0800d600
 800b8b8:	0800d503 	.word	0x0800d503
 800b8bc:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800b8be:	9a00      	ldr	r2, [sp, #0]
 800b8c0:	601a      	str	r2, [r3, #0]
 800b8c2:	9b01      	ldr	r3, [sp, #4]
 800b8c4:	2b0e      	cmp	r3, #14
 800b8c6:	f200 80ad 	bhi.w	800ba24 <_dtoa_r+0x484>
 800b8ca:	2d00      	cmp	r5, #0
 800b8cc:	f000 80aa 	beq.w	800ba24 <_dtoa_r+0x484>
 800b8d0:	f1ba 0f00 	cmp.w	sl, #0
 800b8d4:	dd36      	ble.n	800b944 <_dtoa_r+0x3a4>
 800b8d6:	4ac3      	ldr	r2, [pc, #780]	; (800bbe4 <_dtoa_r+0x644>)
 800b8d8:	f00a 030f 	and.w	r3, sl, #15
 800b8dc:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800b8e0:	ed93 7b00 	vldr	d7, [r3]
 800b8e4:	f41a 7f80 	tst.w	sl, #256	; 0x100
 800b8e8:	ea4f 172a 	mov.w	r7, sl, asr #4
 800b8ec:	eeb0 8a47 	vmov.f32	s16, s14
 800b8f0:	eef0 8a67 	vmov.f32	s17, s15
 800b8f4:	d016      	beq.n	800b924 <_dtoa_r+0x384>
 800b8f6:	4bbc      	ldr	r3, [pc, #752]	; (800bbe8 <_dtoa_r+0x648>)
 800b8f8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800b8fc:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800b900:	f7f4 ffa4 	bl	800084c <__aeabi_ddiv>
 800b904:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b908:	f007 070f 	and.w	r7, r7, #15
 800b90c:	2503      	movs	r5, #3
 800b90e:	4eb6      	ldr	r6, [pc, #728]	; (800bbe8 <_dtoa_r+0x648>)
 800b910:	b957      	cbnz	r7, 800b928 <_dtoa_r+0x388>
 800b912:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b916:	ec53 2b18 	vmov	r2, r3, d8
 800b91a:	f7f4 ff97 	bl	800084c <__aeabi_ddiv>
 800b91e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b922:	e029      	b.n	800b978 <_dtoa_r+0x3d8>
 800b924:	2502      	movs	r5, #2
 800b926:	e7f2      	b.n	800b90e <_dtoa_r+0x36e>
 800b928:	07f9      	lsls	r1, r7, #31
 800b92a:	d508      	bpl.n	800b93e <_dtoa_r+0x39e>
 800b92c:	ec51 0b18 	vmov	r0, r1, d8
 800b930:	e9d6 2300 	ldrd	r2, r3, [r6]
 800b934:	f7f4 fe60 	bl	80005f8 <__aeabi_dmul>
 800b938:	ec41 0b18 	vmov	d8, r0, r1
 800b93c:	3501      	adds	r5, #1
 800b93e:	107f      	asrs	r7, r7, #1
 800b940:	3608      	adds	r6, #8
 800b942:	e7e5      	b.n	800b910 <_dtoa_r+0x370>
 800b944:	f000 80a6 	beq.w	800ba94 <_dtoa_r+0x4f4>
 800b948:	f1ca 0600 	rsb	r6, sl, #0
 800b94c:	4ba5      	ldr	r3, [pc, #660]	; (800bbe4 <_dtoa_r+0x644>)
 800b94e:	4fa6      	ldr	r7, [pc, #664]	; (800bbe8 <_dtoa_r+0x648>)
 800b950:	f006 020f 	and.w	r2, r6, #15
 800b954:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b958:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b95c:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800b960:	f7f4 fe4a 	bl	80005f8 <__aeabi_dmul>
 800b964:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b968:	1136      	asrs	r6, r6, #4
 800b96a:	2300      	movs	r3, #0
 800b96c:	2502      	movs	r5, #2
 800b96e:	2e00      	cmp	r6, #0
 800b970:	f040 8085 	bne.w	800ba7e <_dtoa_r+0x4de>
 800b974:	2b00      	cmp	r3, #0
 800b976:	d1d2      	bne.n	800b91e <_dtoa_r+0x37e>
 800b978:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b97a:	2b00      	cmp	r3, #0
 800b97c:	f000 808c 	beq.w	800ba98 <_dtoa_r+0x4f8>
 800b980:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800b984:	4b99      	ldr	r3, [pc, #612]	; (800bbec <_dtoa_r+0x64c>)
 800b986:	2200      	movs	r2, #0
 800b988:	4630      	mov	r0, r6
 800b98a:	4639      	mov	r1, r7
 800b98c:	f7f5 f8a6 	bl	8000adc <__aeabi_dcmplt>
 800b990:	2800      	cmp	r0, #0
 800b992:	f000 8081 	beq.w	800ba98 <_dtoa_r+0x4f8>
 800b996:	9b01      	ldr	r3, [sp, #4]
 800b998:	2b00      	cmp	r3, #0
 800b99a:	d07d      	beq.n	800ba98 <_dtoa_r+0x4f8>
 800b99c:	f1b9 0f00 	cmp.w	r9, #0
 800b9a0:	dd3c      	ble.n	800ba1c <_dtoa_r+0x47c>
 800b9a2:	f10a 33ff 	add.w	r3, sl, #4294967295
 800b9a6:	9307      	str	r3, [sp, #28]
 800b9a8:	2200      	movs	r2, #0
 800b9aa:	4b91      	ldr	r3, [pc, #580]	; (800bbf0 <_dtoa_r+0x650>)
 800b9ac:	4630      	mov	r0, r6
 800b9ae:	4639      	mov	r1, r7
 800b9b0:	f7f4 fe22 	bl	80005f8 <__aeabi_dmul>
 800b9b4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b9b8:	3501      	adds	r5, #1
 800b9ba:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 800b9be:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800b9c2:	4628      	mov	r0, r5
 800b9c4:	f7f4 fdae 	bl	8000524 <__aeabi_i2d>
 800b9c8:	4632      	mov	r2, r6
 800b9ca:	463b      	mov	r3, r7
 800b9cc:	f7f4 fe14 	bl	80005f8 <__aeabi_dmul>
 800b9d0:	4b88      	ldr	r3, [pc, #544]	; (800bbf4 <_dtoa_r+0x654>)
 800b9d2:	2200      	movs	r2, #0
 800b9d4:	f7f4 fc5a 	bl	800028c <__adddf3>
 800b9d8:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 800b9dc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b9e0:	9303      	str	r3, [sp, #12]
 800b9e2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b9e4:	2b00      	cmp	r3, #0
 800b9e6:	d15c      	bne.n	800baa2 <_dtoa_r+0x502>
 800b9e8:	4b83      	ldr	r3, [pc, #524]	; (800bbf8 <_dtoa_r+0x658>)
 800b9ea:	2200      	movs	r2, #0
 800b9ec:	4630      	mov	r0, r6
 800b9ee:	4639      	mov	r1, r7
 800b9f0:	f7f4 fc4a 	bl	8000288 <__aeabi_dsub>
 800b9f4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800b9f8:	4606      	mov	r6, r0
 800b9fa:	460f      	mov	r7, r1
 800b9fc:	f7f5 f88c 	bl	8000b18 <__aeabi_dcmpgt>
 800ba00:	2800      	cmp	r0, #0
 800ba02:	f040 8296 	bne.w	800bf32 <_dtoa_r+0x992>
 800ba06:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 800ba0a:	4630      	mov	r0, r6
 800ba0c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800ba10:	4639      	mov	r1, r7
 800ba12:	f7f5 f863 	bl	8000adc <__aeabi_dcmplt>
 800ba16:	2800      	cmp	r0, #0
 800ba18:	f040 8288 	bne.w	800bf2c <_dtoa_r+0x98c>
 800ba1c:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800ba20:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800ba24:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800ba26:	2b00      	cmp	r3, #0
 800ba28:	f2c0 8158 	blt.w	800bcdc <_dtoa_r+0x73c>
 800ba2c:	f1ba 0f0e 	cmp.w	sl, #14
 800ba30:	f300 8154 	bgt.w	800bcdc <_dtoa_r+0x73c>
 800ba34:	4b6b      	ldr	r3, [pc, #428]	; (800bbe4 <_dtoa_r+0x644>)
 800ba36:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800ba3a:	e9d3 8900 	ldrd	r8, r9, [r3]
 800ba3e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ba40:	2b00      	cmp	r3, #0
 800ba42:	f280 80e3 	bge.w	800bc0c <_dtoa_r+0x66c>
 800ba46:	9b01      	ldr	r3, [sp, #4]
 800ba48:	2b00      	cmp	r3, #0
 800ba4a:	f300 80df 	bgt.w	800bc0c <_dtoa_r+0x66c>
 800ba4e:	f040 826d 	bne.w	800bf2c <_dtoa_r+0x98c>
 800ba52:	4b69      	ldr	r3, [pc, #420]	; (800bbf8 <_dtoa_r+0x658>)
 800ba54:	2200      	movs	r2, #0
 800ba56:	4640      	mov	r0, r8
 800ba58:	4649      	mov	r1, r9
 800ba5a:	f7f4 fdcd 	bl	80005f8 <__aeabi_dmul>
 800ba5e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800ba62:	f7f5 f84f 	bl	8000b04 <__aeabi_dcmpge>
 800ba66:	9e01      	ldr	r6, [sp, #4]
 800ba68:	4637      	mov	r7, r6
 800ba6a:	2800      	cmp	r0, #0
 800ba6c:	f040 8243 	bne.w	800bef6 <_dtoa_r+0x956>
 800ba70:	9d00      	ldr	r5, [sp, #0]
 800ba72:	2331      	movs	r3, #49	; 0x31
 800ba74:	f805 3b01 	strb.w	r3, [r5], #1
 800ba78:	f10a 0a01 	add.w	sl, sl, #1
 800ba7c:	e23f      	b.n	800befe <_dtoa_r+0x95e>
 800ba7e:	07f2      	lsls	r2, r6, #31
 800ba80:	d505      	bpl.n	800ba8e <_dtoa_r+0x4ee>
 800ba82:	e9d7 2300 	ldrd	r2, r3, [r7]
 800ba86:	f7f4 fdb7 	bl	80005f8 <__aeabi_dmul>
 800ba8a:	3501      	adds	r5, #1
 800ba8c:	2301      	movs	r3, #1
 800ba8e:	1076      	asrs	r6, r6, #1
 800ba90:	3708      	adds	r7, #8
 800ba92:	e76c      	b.n	800b96e <_dtoa_r+0x3ce>
 800ba94:	2502      	movs	r5, #2
 800ba96:	e76f      	b.n	800b978 <_dtoa_r+0x3d8>
 800ba98:	9b01      	ldr	r3, [sp, #4]
 800ba9a:	f8cd a01c 	str.w	sl, [sp, #28]
 800ba9e:	930c      	str	r3, [sp, #48]	; 0x30
 800baa0:	e78d      	b.n	800b9be <_dtoa_r+0x41e>
 800baa2:	9900      	ldr	r1, [sp, #0]
 800baa4:	980c      	ldr	r0, [sp, #48]	; 0x30
 800baa6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800baa8:	4b4e      	ldr	r3, [pc, #312]	; (800bbe4 <_dtoa_r+0x644>)
 800baaa:	ed9d 7b02 	vldr	d7, [sp, #8]
 800baae:	4401      	add	r1, r0
 800bab0:	9102      	str	r1, [sp, #8]
 800bab2:	9908      	ldr	r1, [sp, #32]
 800bab4:	eeb0 8a47 	vmov.f32	s16, s14
 800bab8:	eef0 8a67 	vmov.f32	s17, s15
 800babc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800bac0:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800bac4:	2900      	cmp	r1, #0
 800bac6:	d045      	beq.n	800bb54 <_dtoa_r+0x5b4>
 800bac8:	494c      	ldr	r1, [pc, #304]	; (800bbfc <_dtoa_r+0x65c>)
 800baca:	2000      	movs	r0, #0
 800bacc:	f7f4 febe 	bl	800084c <__aeabi_ddiv>
 800bad0:	ec53 2b18 	vmov	r2, r3, d8
 800bad4:	f7f4 fbd8 	bl	8000288 <__aeabi_dsub>
 800bad8:	9d00      	ldr	r5, [sp, #0]
 800bada:	ec41 0b18 	vmov	d8, r0, r1
 800bade:	4639      	mov	r1, r7
 800bae0:	4630      	mov	r0, r6
 800bae2:	f7f5 f839 	bl	8000b58 <__aeabi_d2iz>
 800bae6:	900c      	str	r0, [sp, #48]	; 0x30
 800bae8:	f7f4 fd1c 	bl	8000524 <__aeabi_i2d>
 800baec:	4602      	mov	r2, r0
 800baee:	460b      	mov	r3, r1
 800baf0:	4630      	mov	r0, r6
 800baf2:	4639      	mov	r1, r7
 800baf4:	f7f4 fbc8 	bl	8000288 <__aeabi_dsub>
 800baf8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800bafa:	3330      	adds	r3, #48	; 0x30
 800bafc:	f805 3b01 	strb.w	r3, [r5], #1
 800bb00:	ec53 2b18 	vmov	r2, r3, d8
 800bb04:	4606      	mov	r6, r0
 800bb06:	460f      	mov	r7, r1
 800bb08:	f7f4 ffe8 	bl	8000adc <__aeabi_dcmplt>
 800bb0c:	2800      	cmp	r0, #0
 800bb0e:	d165      	bne.n	800bbdc <_dtoa_r+0x63c>
 800bb10:	4632      	mov	r2, r6
 800bb12:	463b      	mov	r3, r7
 800bb14:	4935      	ldr	r1, [pc, #212]	; (800bbec <_dtoa_r+0x64c>)
 800bb16:	2000      	movs	r0, #0
 800bb18:	f7f4 fbb6 	bl	8000288 <__aeabi_dsub>
 800bb1c:	ec53 2b18 	vmov	r2, r3, d8
 800bb20:	f7f4 ffdc 	bl	8000adc <__aeabi_dcmplt>
 800bb24:	2800      	cmp	r0, #0
 800bb26:	f040 80b9 	bne.w	800bc9c <_dtoa_r+0x6fc>
 800bb2a:	9b02      	ldr	r3, [sp, #8]
 800bb2c:	429d      	cmp	r5, r3
 800bb2e:	f43f af75 	beq.w	800ba1c <_dtoa_r+0x47c>
 800bb32:	4b2f      	ldr	r3, [pc, #188]	; (800bbf0 <_dtoa_r+0x650>)
 800bb34:	ec51 0b18 	vmov	r0, r1, d8
 800bb38:	2200      	movs	r2, #0
 800bb3a:	f7f4 fd5d 	bl	80005f8 <__aeabi_dmul>
 800bb3e:	4b2c      	ldr	r3, [pc, #176]	; (800bbf0 <_dtoa_r+0x650>)
 800bb40:	ec41 0b18 	vmov	d8, r0, r1
 800bb44:	2200      	movs	r2, #0
 800bb46:	4630      	mov	r0, r6
 800bb48:	4639      	mov	r1, r7
 800bb4a:	f7f4 fd55 	bl	80005f8 <__aeabi_dmul>
 800bb4e:	4606      	mov	r6, r0
 800bb50:	460f      	mov	r7, r1
 800bb52:	e7c4      	b.n	800bade <_dtoa_r+0x53e>
 800bb54:	ec51 0b17 	vmov	r0, r1, d7
 800bb58:	f7f4 fd4e 	bl	80005f8 <__aeabi_dmul>
 800bb5c:	9b02      	ldr	r3, [sp, #8]
 800bb5e:	9d00      	ldr	r5, [sp, #0]
 800bb60:	930c      	str	r3, [sp, #48]	; 0x30
 800bb62:	ec41 0b18 	vmov	d8, r0, r1
 800bb66:	4639      	mov	r1, r7
 800bb68:	4630      	mov	r0, r6
 800bb6a:	f7f4 fff5 	bl	8000b58 <__aeabi_d2iz>
 800bb6e:	9011      	str	r0, [sp, #68]	; 0x44
 800bb70:	f7f4 fcd8 	bl	8000524 <__aeabi_i2d>
 800bb74:	4602      	mov	r2, r0
 800bb76:	460b      	mov	r3, r1
 800bb78:	4630      	mov	r0, r6
 800bb7a:	4639      	mov	r1, r7
 800bb7c:	f7f4 fb84 	bl	8000288 <__aeabi_dsub>
 800bb80:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800bb82:	3330      	adds	r3, #48	; 0x30
 800bb84:	f805 3b01 	strb.w	r3, [r5], #1
 800bb88:	9b02      	ldr	r3, [sp, #8]
 800bb8a:	429d      	cmp	r5, r3
 800bb8c:	4606      	mov	r6, r0
 800bb8e:	460f      	mov	r7, r1
 800bb90:	f04f 0200 	mov.w	r2, #0
 800bb94:	d134      	bne.n	800bc00 <_dtoa_r+0x660>
 800bb96:	4b19      	ldr	r3, [pc, #100]	; (800bbfc <_dtoa_r+0x65c>)
 800bb98:	ec51 0b18 	vmov	r0, r1, d8
 800bb9c:	f7f4 fb76 	bl	800028c <__adddf3>
 800bba0:	4602      	mov	r2, r0
 800bba2:	460b      	mov	r3, r1
 800bba4:	4630      	mov	r0, r6
 800bba6:	4639      	mov	r1, r7
 800bba8:	f7f4 ffb6 	bl	8000b18 <__aeabi_dcmpgt>
 800bbac:	2800      	cmp	r0, #0
 800bbae:	d175      	bne.n	800bc9c <_dtoa_r+0x6fc>
 800bbb0:	ec53 2b18 	vmov	r2, r3, d8
 800bbb4:	4911      	ldr	r1, [pc, #68]	; (800bbfc <_dtoa_r+0x65c>)
 800bbb6:	2000      	movs	r0, #0
 800bbb8:	f7f4 fb66 	bl	8000288 <__aeabi_dsub>
 800bbbc:	4602      	mov	r2, r0
 800bbbe:	460b      	mov	r3, r1
 800bbc0:	4630      	mov	r0, r6
 800bbc2:	4639      	mov	r1, r7
 800bbc4:	f7f4 ff8a 	bl	8000adc <__aeabi_dcmplt>
 800bbc8:	2800      	cmp	r0, #0
 800bbca:	f43f af27 	beq.w	800ba1c <_dtoa_r+0x47c>
 800bbce:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800bbd0:	1e6b      	subs	r3, r5, #1
 800bbd2:	930c      	str	r3, [sp, #48]	; 0x30
 800bbd4:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800bbd8:	2b30      	cmp	r3, #48	; 0x30
 800bbda:	d0f8      	beq.n	800bbce <_dtoa_r+0x62e>
 800bbdc:	f8dd a01c 	ldr.w	sl, [sp, #28]
 800bbe0:	e04a      	b.n	800bc78 <_dtoa_r+0x6d8>
 800bbe2:	bf00      	nop
 800bbe4:	0800d600 	.word	0x0800d600
 800bbe8:	0800d5d8 	.word	0x0800d5d8
 800bbec:	3ff00000 	.word	0x3ff00000
 800bbf0:	40240000 	.word	0x40240000
 800bbf4:	401c0000 	.word	0x401c0000
 800bbf8:	40140000 	.word	0x40140000
 800bbfc:	3fe00000 	.word	0x3fe00000
 800bc00:	4baf      	ldr	r3, [pc, #700]	; (800bec0 <_dtoa_r+0x920>)
 800bc02:	f7f4 fcf9 	bl	80005f8 <__aeabi_dmul>
 800bc06:	4606      	mov	r6, r0
 800bc08:	460f      	mov	r7, r1
 800bc0a:	e7ac      	b.n	800bb66 <_dtoa_r+0x5c6>
 800bc0c:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800bc10:	9d00      	ldr	r5, [sp, #0]
 800bc12:	4642      	mov	r2, r8
 800bc14:	464b      	mov	r3, r9
 800bc16:	4630      	mov	r0, r6
 800bc18:	4639      	mov	r1, r7
 800bc1a:	f7f4 fe17 	bl	800084c <__aeabi_ddiv>
 800bc1e:	f7f4 ff9b 	bl	8000b58 <__aeabi_d2iz>
 800bc22:	9002      	str	r0, [sp, #8]
 800bc24:	f7f4 fc7e 	bl	8000524 <__aeabi_i2d>
 800bc28:	4642      	mov	r2, r8
 800bc2a:	464b      	mov	r3, r9
 800bc2c:	f7f4 fce4 	bl	80005f8 <__aeabi_dmul>
 800bc30:	4602      	mov	r2, r0
 800bc32:	460b      	mov	r3, r1
 800bc34:	4630      	mov	r0, r6
 800bc36:	4639      	mov	r1, r7
 800bc38:	f7f4 fb26 	bl	8000288 <__aeabi_dsub>
 800bc3c:	9e02      	ldr	r6, [sp, #8]
 800bc3e:	9f01      	ldr	r7, [sp, #4]
 800bc40:	3630      	adds	r6, #48	; 0x30
 800bc42:	f805 6b01 	strb.w	r6, [r5], #1
 800bc46:	9e00      	ldr	r6, [sp, #0]
 800bc48:	1bae      	subs	r6, r5, r6
 800bc4a:	42b7      	cmp	r7, r6
 800bc4c:	4602      	mov	r2, r0
 800bc4e:	460b      	mov	r3, r1
 800bc50:	d137      	bne.n	800bcc2 <_dtoa_r+0x722>
 800bc52:	f7f4 fb1b 	bl	800028c <__adddf3>
 800bc56:	4642      	mov	r2, r8
 800bc58:	464b      	mov	r3, r9
 800bc5a:	4606      	mov	r6, r0
 800bc5c:	460f      	mov	r7, r1
 800bc5e:	f7f4 ff5b 	bl	8000b18 <__aeabi_dcmpgt>
 800bc62:	b9c8      	cbnz	r0, 800bc98 <_dtoa_r+0x6f8>
 800bc64:	4642      	mov	r2, r8
 800bc66:	464b      	mov	r3, r9
 800bc68:	4630      	mov	r0, r6
 800bc6a:	4639      	mov	r1, r7
 800bc6c:	f7f4 ff2c 	bl	8000ac8 <__aeabi_dcmpeq>
 800bc70:	b110      	cbz	r0, 800bc78 <_dtoa_r+0x6d8>
 800bc72:	9b02      	ldr	r3, [sp, #8]
 800bc74:	07d9      	lsls	r1, r3, #31
 800bc76:	d40f      	bmi.n	800bc98 <_dtoa_r+0x6f8>
 800bc78:	4620      	mov	r0, r4
 800bc7a:	4659      	mov	r1, fp
 800bc7c:	f000 fce8 	bl	800c650 <_Bfree>
 800bc80:	2300      	movs	r3, #0
 800bc82:	702b      	strb	r3, [r5, #0]
 800bc84:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800bc86:	f10a 0001 	add.w	r0, sl, #1
 800bc8a:	6018      	str	r0, [r3, #0]
 800bc8c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800bc8e:	2b00      	cmp	r3, #0
 800bc90:	f43f acd8 	beq.w	800b644 <_dtoa_r+0xa4>
 800bc94:	601d      	str	r5, [r3, #0]
 800bc96:	e4d5      	b.n	800b644 <_dtoa_r+0xa4>
 800bc98:	f8cd a01c 	str.w	sl, [sp, #28]
 800bc9c:	462b      	mov	r3, r5
 800bc9e:	461d      	mov	r5, r3
 800bca0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800bca4:	2a39      	cmp	r2, #57	; 0x39
 800bca6:	d108      	bne.n	800bcba <_dtoa_r+0x71a>
 800bca8:	9a00      	ldr	r2, [sp, #0]
 800bcaa:	429a      	cmp	r2, r3
 800bcac:	d1f7      	bne.n	800bc9e <_dtoa_r+0x6fe>
 800bcae:	9a07      	ldr	r2, [sp, #28]
 800bcb0:	9900      	ldr	r1, [sp, #0]
 800bcb2:	3201      	adds	r2, #1
 800bcb4:	9207      	str	r2, [sp, #28]
 800bcb6:	2230      	movs	r2, #48	; 0x30
 800bcb8:	700a      	strb	r2, [r1, #0]
 800bcba:	781a      	ldrb	r2, [r3, #0]
 800bcbc:	3201      	adds	r2, #1
 800bcbe:	701a      	strb	r2, [r3, #0]
 800bcc0:	e78c      	b.n	800bbdc <_dtoa_r+0x63c>
 800bcc2:	4b7f      	ldr	r3, [pc, #508]	; (800bec0 <_dtoa_r+0x920>)
 800bcc4:	2200      	movs	r2, #0
 800bcc6:	f7f4 fc97 	bl	80005f8 <__aeabi_dmul>
 800bcca:	2200      	movs	r2, #0
 800bccc:	2300      	movs	r3, #0
 800bcce:	4606      	mov	r6, r0
 800bcd0:	460f      	mov	r7, r1
 800bcd2:	f7f4 fef9 	bl	8000ac8 <__aeabi_dcmpeq>
 800bcd6:	2800      	cmp	r0, #0
 800bcd8:	d09b      	beq.n	800bc12 <_dtoa_r+0x672>
 800bcda:	e7cd      	b.n	800bc78 <_dtoa_r+0x6d8>
 800bcdc:	9a08      	ldr	r2, [sp, #32]
 800bcde:	2a00      	cmp	r2, #0
 800bce0:	f000 80c4 	beq.w	800be6c <_dtoa_r+0x8cc>
 800bce4:	9a05      	ldr	r2, [sp, #20]
 800bce6:	2a01      	cmp	r2, #1
 800bce8:	f300 80a8 	bgt.w	800be3c <_dtoa_r+0x89c>
 800bcec:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800bcee:	2a00      	cmp	r2, #0
 800bcf0:	f000 80a0 	beq.w	800be34 <_dtoa_r+0x894>
 800bcf4:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800bcf8:	9e06      	ldr	r6, [sp, #24]
 800bcfa:	4645      	mov	r5, r8
 800bcfc:	9a04      	ldr	r2, [sp, #16]
 800bcfe:	2101      	movs	r1, #1
 800bd00:	441a      	add	r2, r3
 800bd02:	4620      	mov	r0, r4
 800bd04:	4498      	add	r8, r3
 800bd06:	9204      	str	r2, [sp, #16]
 800bd08:	f000 fd5e 	bl	800c7c8 <__i2b>
 800bd0c:	4607      	mov	r7, r0
 800bd0e:	2d00      	cmp	r5, #0
 800bd10:	dd0b      	ble.n	800bd2a <_dtoa_r+0x78a>
 800bd12:	9b04      	ldr	r3, [sp, #16]
 800bd14:	2b00      	cmp	r3, #0
 800bd16:	dd08      	ble.n	800bd2a <_dtoa_r+0x78a>
 800bd18:	42ab      	cmp	r3, r5
 800bd1a:	9a04      	ldr	r2, [sp, #16]
 800bd1c:	bfa8      	it	ge
 800bd1e:	462b      	movge	r3, r5
 800bd20:	eba8 0803 	sub.w	r8, r8, r3
 800bd24:	1aed      	subs	r5, r5, r3
 800bd26:	1ad3      	subs	r3, r2, r3
 800bd28:	9304      	str	r3, [sp, #16]
 800bd2a:	9b06      	ldr	r3, [sp, #24]
 800bd2c:	b1fb      	cbz	r3, 800bd6e <_dtoa_r+0x7ce>
 800bd2e:	9b08      	ldr	r3, [sp, #32]
 800bd30:	2b00      	cmp	r3, #0
 800bd32:	f000 809f 	beq.w	800be74 <_dtoa_r+0x8d4>
 800bd36:	2e00      	cmp	r6, #0
 800bd38:	dd11      	ble.n	800bd5e <_dtoa_r+0x7be>
 800bd3a:	4639      	mov	r1, r7
 800bd3c:	4632      	mov	r2, r6
 800bd3e:	4620      	mov	r0, r4
 800bd40:	f000 fdfe 	bl	800c940 <__pow5mult>
 800bd44:	465a      	mov	r2, fp
 800bd46:	4601      	mov	r1, r0
 800bd48:	4607      	mov	r7, r0
 800bd4a:	4620      	mov	r0, r4
 800bd4c:	f000 fd52 	bl	800c7f4 <__multiply>
 800bd50:	4659      	mov	r1, fp
 800bd52:	9007      	str	r0, [sp, #28]
 800bd54:	4620      	mov	r0, r4
 800bd56:	f000 fc7b 	bl	800c650 <_Bfree>
 800bd5a:	9b07      	ldr	r3, [sp, #28]
 800bd5c:	469b      	mov	fp, r3
 800bd5e:	9b06      	ldr	r3, [sp, #24]
 800bd60:	1b9a      	subs	r2, r3, r6
 800bd62:	d004      	beq.n	800bd6e <_dtoa_r+0x7ce>
 800bd64:	4659      	mov	r1, fp
 800bd66:	4620      	mov	r0, r4
 800bd68:	f000 fdea 	bl	800c940 <__pow5mult>
 800bd6c:	4683      	mov	fp, r0
 800bd6e:	2101      	movs	r1, #1
 800bd70:	4620      	mov	r0, r4
 800bd72:	f000 fd29 	bl	800c7c8 <__i2b>
 800bd76:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800bd78:	2b00      	cmp	r3, #0
 800bd7a:	4606      	mov	r6, r0
 800bd7c:	dd7c      	ble.n	800be78 <_dtoa_r+0x8d8>
 800bd7e:	461a      	mov	r2, r3
 800bd80:	4601      	mov	r1, r0
 800bd82:	4620      	mov	r0, r4
 800bd84:	f000 fddc 	bl	800c940 <__pow5mult>
 800bd88:	9b05      	ldr	r3, [sp, #20]
 800bd8a:	2b01      	cmp	r3, #1
 800bd8c:	4606      	mov	r6, r0
 800bd8e:	dd76      	ble.n	800be7e <_dtoa_r+0x8de>
 800bd90:	2300      	movs	r3, #0
 800bd92:	9306      	str	r3, [sp, #24]
 800bd94:	6933      	ldr	r3, [r6, #16]
 800bd96:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800bd9a:	6918      	ldr	r0, [r3, #16]
 800bd9c:	f000 fcc4 	bl	800c728 <__hi0bits>
 800bda0:	f1c0 0020 	rsb	r0, r0, #32
 800bda4:	9b04      	ldr	r3, [sp, #16]
 800bda6:	4418      	add	r0, r3
 800bda8:	f010 001f 	ands.w	r0, r0, #31
 800bdac:	f000 8086 	beq.w	800bebc <_dtoa_r+0x91c>
 800bdb0:	f1c0 0320 	rsb	r3, r0, #32
 800bdb4:	2b04      	cmp	r3, #4
 800bdb6:	dd7f      	ble.n	800beb8 <_dtoa_r+0x918>
 800bdb8:	f1c0 001c 	rsb	r0, r0, #28
 800bdbc:	9b04      	ldr	r3, [sp, #16]
 800bdbe:	4403      	add	r3, r0
 800bdc0:	4480      	add	r8, r0
 800bdc2:	4405      	add	r5, r0
 800bdc4:	9304      	str	r3, [sp, #16]
 800bdc6:	f1b8 0f00 	cmp.w	r8, #0
 800bdca:	dd05      	ble.n	800bdd8 <_dtoa_r+0x838>
 800bdcc:	4659      	mov	r1, fp
 800bdce:	4642      	mov	r2, r8
 800bdd0:	4620      	mov	r0, r4
 800bdd2:	f000 fe0f 	bl	800c9f4 <__lshift>
 800bdd6:	4683      	mov	fp, r0
 800bdd8:	9b04      	ldr	r3, [sp, #16]
 800bdda:	2b00      	cmp	r3, #0
 800bddc:	dd05      	ble.n	800bdea <_dtoa_r+0x84a>
 800bdde:	4631      	mov	r1, r6
 800bde0:	461a      	mov	r2, r3
 800bde2:	4620      	mov	r0, r4
 800bde4:	f000 fe06 	bl	800c9f4 <__lshift>
 800bde8:	4606      	mov	r6, r0
 800bdea:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800bdec:	2b00      	cmp	r3, #0
 800bdee:	d069      	beq.n	800bec4 <_dtoa_r+0x924>
 800bdf0:	4631      	mov	r1, r6
 800bdf2:	4658      	mov	r0, fp
 800bdf4:	f000 fe6a 	bl	800cacc <__mcmp>
 800bdf8:	2800      	cmp	r0, #0
 800bdfa:	da63      	bge.n	800bec4 <_dtoa_r+0x924>
 800bdfc:	2300      	movs	r3, #0
 800bdfe:	4659      	mov	r1, fp
 800be00:	220a      	movs	r2, #10
 800be02:	4620      	mov	r0, r4
 800be04:	f000 fc46 	bl	800c694 <__multadd>
 800be08:	9b08      	ldr	r3, [sp, #32]
 800be0a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800be0e:	4683      	mov	fp, r0
 800be10:	2b00      	cmp	r3, #0
 800be12:	f000 818f 	beq.w	800c134 <_dtoa_r+0xb94>
 800be16:	4639      	mov	r1, r7
 800be18:	2300      	movs	r3, #0
 800be1a:	220a      	movs	r2, #10
 800be1c:	4620      	mov	r0, r4
 800be1e:	f000 fc39 	bl	800c694 <__multadd>
 800be22:	f1b9 0f00 	cmp.w	r9, #0
 800be26:	4607      	mov	r7, r0
 800be28:	f300 808e 	bgt.w	800bf48 <_dtoa_r+0x9a8>
 800be2c:	9b05      	ldr	r3, [sp, #20]
 800be2e:	2b02      	cmp	r3, #2
 800be30:	dc50      	bgt.n	800bed4 <_dtoa_r+0x934>
 800be32:	e089      	b.n	800bf48 <_dtoa_r+0x9a8>
 800be34:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800be36:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800be3a:	e75d      	b.n	800bcf8 <_dtoa_r+0x758>
 800be3c:	9b01      	ldr	r3, [sp, #4]
 800be3e:	1e5e      	subs	r6, r3, #1
 800be40:	9b06      	ldr	r3, [sp, #24]
 800be42:	42b3      	cmp	r3, r6
 800be44:	bfbf      	itttt	lt
 800be46:	9b06      	ldrlt	r3, [sp, #24]
 800be48:	9606      	strlt	r6, [sp, #24]
 800be4a:	1af2      	sublt	r2, r6, r3
 800be4c:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 800be4e:	bfb6      	itet	lt
 800be50:	189b      	addlt	r3, r3, r2
 800be52:	1b9e      	subge	r6, r3, r6
 800be54:	930d      	strlt	r3, [sp, #52]	; 0x34
 800be56:	9b01      	ldr	r3, [sp, #4]
 800be58:	bfb8      	it	lt
 800be5a:	2600      	movlt	r6, #0
 800be5c:	2b00      	cmp	r3, #0
 800be5e:	bfb5      	itete	lt
 800be60:	eba8 0503 	sublt.w	r5, r8, r3
 800be64:	9b01      	ldrge	r3, [sp, #4]
 800be66:	2300      	movlt	r3, #0
 800be68:	4645      	movge	r5, r8
 800be6a:	e747      	b.n	800bcfc <_dtoa_r+0x75c>
 800be6c:	9e06      	ldr	r6, [sp, #24]
 800be6e:	9f08      	ldr	r7, [sp, #32]
 800be70:	4645      	mov	r5, r8
 800be72:	e74c      	b.n	800bd0e <_dtoa_r+0x76e>
 800be74:	9a06      	ldr	r2, [sp, #24]
 800be76:	e775      	b.n	800bd64 <_dtoa_r+0x7c4>
 800be78:	9b05      	ldr	r3, [sp, #20]
 800be7a:	2b01      	cmp	r3, #1
 800be7c:	dc18      	bgt.n	800beb0 <_dtoa_r+0x910>
 800be7e:	9b02      	ldr	r3, [sp, #8]
 800be80:	b9b3      	cbnz	r3, 800beb0 <_dtoa_r+0x910>
 800be82:	9b03      	ldr	r3, [sp, #12]
 800be84:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800be88:	b9a3      	cbnz	r3, 800beb4 <_dtoa_r+0x914>
 800be8a:	9b03      	ldr	r3, [sp, #12]
 800be8c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800be90:	0d1b      	lsrs	r3, r3, #20
 800be92:	051b      	lsls	r3, r3, #20
 800be94:	b12b      	cbz	r3, 800bea2 <_dtoa_r+0x902>
 800be96:	9b04      	ldr	r3, [sp, #16]
 800be98:	3301      	adds	r3, #1
 800be9a:	9304      	str	r3, [sp, #16]
 800be9c:	f108 0801 	add.w	r8, r8, #1
 800bea0:	2301      	movs	r3, #1
 800bea2:	9306      	str	r3, [sp, #24]
 800bea4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800bea6:	2b00      	cmp	r3, #0
 800bea8:	f47f af74 	bne.w	800bd94 <_dtoa_r+0x7f4>
 800beac:	2001      	movs	r0, #1
 800beae:	e779      	b.n	800bda4 <_dtoa_r+0x804>
 800beb0:	2300      	movs	r3, #0
 800beb2:	e7f6      	b.n	800bea2 <_dtoa_r+0x902>
 800beb4:	9b02      	ldr	r3, [sp, #8]
 800beb6:	e7f4      	b.n	800bea2 <_dtoa_r+0x902>
 800beb8:	d085      	beq.n	800bdc6 <_dtoa_r+0x826>
 800beba:	4618      	mov	r0, r3
 800bebc:	301c      	adds	r0, #28
 800bebe:	e77d      	b.n	800bdbc <_dtoa_r+0x81c>
 800bec0:	40240000 	.word	0x40240000
 800bec4:	9b01      	ldr	r3, [sp, #4]
 800bec6:	2b00      	cmp	r3, #0
 800bec8:	dc38      	bgt.n	800bf3c <_dtoa_r+0x99c>
 800beca:	9b05      	ldr	r3, [sp, #20]
 800becc:	2b02      	cmp	r3, #2
 800bece:	dd35      	ble.n	800bf3c <_dtoa_r+0x99c>
 800bed0:	f8dd 9004 	ldr.w	r9, [sp, #4]
 800bed4:	f1b9 0f00 	cmp.w	r9, #0
 800bed8:	d10d      	bne.n	800bef6 <_dtoa_r+0x956>
 800beda:	4631      	mov	r1, r6
 800bedc:	464b      	mov	r3, r9
 800bede:	2205      	movs	r2, #5
 800bee0:	4620      	mov	r0, r4
 800bee2:	f000 fbd7 	bl	800c694 <__multadd>
 800bee6:	4601      	mov	r1, r0
 800bee8:	4606      	mov	r6, r0
 800beea:	4658      	mov	r0, fp
 800beec:	f000 fdee 	bl	800cacc <__mcmp>
 800bef0:	2800      	cmp	r0, #0
 800bef2:	f73f adbd 	bgt.w	800ba70 <_dtoa_r+0x4d0>
 800bef6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bef8:	9d00      	ldr	r5, [sp, #0]
 800befa:	ea6f 0a03 	mvn.w	sl, r3
 800befe:	f04f 0800 	mov.w	r8, #0
 800bf02:	4631      	mov	r1, r6
 800bf04:	4620      	mov	r0, r4
 800bf06:	f000 fba3 	bl	800c650 <_Bfree>
 800bf0a:	2f00      	cmp	r7, #0
 800bf0c:	f43f aeb4 	beq.w	800bc78 <_dtoa_r+0x6d8>
 800bf10:	f1b8 0f00 	cmp.w	r8, #0
 800bf14:	d005      	beq.n	800bf22 <_dtoa_r+0x982>
 800bf16:	45b8      	cmp	r8, r7
 800bf18:	d003      	beq.n	800bf22 <_dtoa_r+0x982>
 800bf1a:	4641      	mov	r1, r8
 800bf1c:	4620      	mov	r0, r4
 800bf1e:	f000 fb97 	bl	800c650 <_Bfree>
 800bf22:	4639      	mov	r1, r7
 800bf24:	4620      	mov	r0, r4
 800bf26:	f000 fb93 	bl	800c650 <_Bfree>
 800bf2a:	e6a5      	b.n	800bc78 <_dtoa_r+0x6d8>
 800bf2c:	2600      	movs	r6, #0
 800bf2e:	4637      	mov	r7, r6
 800bf30:	e7e1      	b.n	800bef6 <_dtoa_r+0x956>
 800bf32:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 800bf34:	f8dd a01c 	ldr.w	sl, [sp, #28]
 800bf38:	4637      	mov	r7, r6
 800bf3a:	e599      	b.n	800ba70 <_dtoa_r+0x4d0>
 800bf3c:	9b08      	ldr	r3, [sp, #32]
 800bf3e:	f8dd 9004 	ldr.w	r9, [sp, #4]
 800bf42:	2b00      	cmp	r3, #0
 800bf44:	f000 80fd 	beq.w	800c142 <_dtoa_r+0xba2>
 800bf48:	2d00      	cmp	r5, #0
 800bf4a:	dd05      	ble.n	800bf58 <_dtoa_r+0x9b8>
 800bf4c:	4639      	mov	r1, r7
 800bf4e:	462a      	mov	r2, r5
 800bf50:	4620      	mov	r0, r4
 800bf52:	f000 fd4f 	bl	800c9f4 <__lshift>
 800bf56:	4607      	mov	r7, r0
 800bf58:	9b06      	ldr	r3, [sp, #24]
 800bf5a:	2b00      	cmp	r3, #0
 800bf5c:	d05c      	beq.n	800c018 <_dtoa_r+0xa78>
 800bf5e:	6879      	ldr	r1, [r7, #4]
 800bf60:	4620      	mov	r0, r4
 800bf62:	f000 fb35 	bl	800c5d0 <_Balloc>
 800bf66:	4605      	mov	r5, r0
 800bf68:	b928      	cbnz	r0, 800bf76 <_dtoa_r+0x9d6>
 800bf6a:	4b80      	ldr	r3, [pc, #512]	; (800c16c <_dtoa_r+0xbcc>)
 800bf6c:	4602      	mov	r2, r0
 800bf6e:	f240 21ea 	movw	r1, #746	; 0x2ea
 800bf72:	f7ff bb2e 	b.w	800b5d2 <_dtoa_r+0x32>
 800bf76:	693a      	ldr	r2, [r7, #16]
 800bf78:	3202      	adds	r2, #2
 800bf7a:	0092      	lsls	r2, r2, #2
 800bf7c:	f107 010c 	add.w	r1, r7, #12
 800bf80:	300c      	adds	r0, #12
 800bf82:	f7fe fbfd 	bl	800a780 <memcpy>
 800bf86:	2201      	movs	r2, #1
 800bf88:	4629      	mov	r1, r5
 800bf8a:	4620      	mov	r0, r4
 800bf8c:	f000 fd32 	bl	800c9f4 <__lshift>
 800bf90:	9b00      	ldr	r3, [sp, #0]
 800bf92:	3301      	adds	r3, #1
 800bf94:	9301      	str	r3, [sp, #4]
 800bf96:	9b00      	ldr	r3, [sp, #0]
 800bf98:	444b      	add	r3, r9
 800bf9a:	9307      	str	r3, [sp, #28]
 800bf9c:	9b02      	ldr	r3, [sp, #8]
 800bf9e:	f003 0301 	and.w	r3, r3, #1
 800bfa2:	46b8      	mov	r8, r7
 800bfa4:	9306      	str	r3, [sp, #24]
 800bfa6:	4607      	mov	r7, r0
 800bfa8:	9b01      	ldr	r3, [sp, #4]
 800bfaa:	4631      	mov	r1, r6
 800bfac:	3b01      	subs	r3, #1
 800bfae:	4658      	mov	r0, fp
 800bfb0:	9302      	str	r3, [sp, #8]
 800bfb2:	f7ff fa69 	bl	800b488 <quorem>
 800bfb6:	4603      	mov	r3, r0
 800bfb8:	3330      	adds	r3, #48	; 0x30
 800bfba:	9004      	str	r0, [sp, #16]
 800bfbc:	4641      	mov	r1, r8
 800bfbe:	4658      	mov	r0, fp
 800bfc0:	9308      	str	r3, [sp, #32]
 800bfc2:	f000 fd83 	bl	800cacc <__mcmp>
 800bfc6:	463a      	mov	r2, r7
 800bfc8:	4681      	mov	r9, r0
 800bfca:	4631      	mov	r1, r6
 800bfcc:	4620      	mov	r0, r4
 800bfce:	f000 fd99 	bl	800cb04 <__mdiff>
 800bfd2:	68c2      	ldr	r2, [r0, #12]
 800bfd4:	9b08      	ldr	r3, [sp, #32]
 800bfd6:	4605      	mov	r5, r0
 800bfd8:	bb02      	cbnz	r2, 800c01c <_dtoa_r+0xa7c>
 800bfda:	4601      	mov	r1, r0
 800bfdc:	4658      	mov	r0, fp
 800bfde:	f000 fd75 	bl	800cacc <__mcmp>
 800bfe2:	9b08      	ldr	r3, [sp, #32]
 800bfe4:	4602      	mov	r2, r0
 800bfe6:	4629      	mov	r1, r5
 800bfe8:	4620      	mov	r0, r4
 800bfea:	e9cd 3208 	strd	r3, r2, [sp, #32]
 800bfee:	f000 fb2f 	bl	800c650 <_Bfree>
 800bff2:	9b05      	ldr	r3, [sp, #20]
 800bff4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800bff6:	9d01      	ldr	r5, [sp, #4]
 800bff8:	ea43 0102 	orr.w	r1, r3, r2
 800bffc:	9b06      	ldr	r3, [sp, #24]
 800bffe:	430b      	orrs	r3, r1
 800c000:	9b08      	ldr	r3, [sp, #32]
 800c002:	d10d      	bne.n	800c020 <_dtoa_r+0xa80>
 800c004:	2b39      	cmp	r3, #57	; 0x39
 800c006:	d029      	beq.n	800c05c <_dtoa_r+0xabc>
 800c008:	f1b9 0f00 	cmp.w	r9, #0
 800c00c:	dd01      	ble.n	800c012 <_dtoa_r+0xa72>
 800c00e:	9b04      	ldr	r3, [sp, #16]
 800c010:	3331      	adds	r3, #49	; 0x31
 800c012:	9a02      	ldr	r2, [sp, #8]
 800c014:	7013      	strb	r3, [r2, #0]
 800c016:	e774      	b.n	800bf02 <_dtoa_r+0x962>
 800c018:	4638      	mov	r0, r7
 800c01a:	e7b9      	b.n	800bf90 <_dtoa_r+0x9f0>
 800c01c:	2201      	movs	r2, #1
 800c01e:	e7e2      	b.n	800bfe6 <_dtoa_r+0xa46>
 800c020:	f1b9 0f00 	cmp.w	r9, #0
 800c024:	db06      	blt.n	800c034 <_dtoa_r+0xa94>
 800c026:	9905      	ldr	r1, [sp, #20]
 800c028:	ea41 0909 	orr.w	r9, r1, r9
 800c02c:	9906      	ldr	r1, [sp, #24]
 800c02e:	ea59 0101 	orrs.w	r1, r9, r1
 800c032:	d120      	bne.n	800c076 <_dtoa_r+0xad6>
 800c034:	2a00      	cmp	r2, #0
 800c036:	ddec      	ble.n	800c012 <_dtoa_r+0xa72>
 800c038:	4659      	mov	r1, fp
 800c03a:	2201      	movs	r2, #1
 800c03c:	4620      	mov	r0, r4
 800c03e:	9301      	str	r3, [sp, #4]
 800c040:	f000 fcd8 	bl	800c9f4 <__lshift>
 800c044:	4631      	mov	r1, r6
 800c046:	4683      	mov	fp, r0
 800c048:	f000 fd40 	bl	800cacc <__mcmp>
 800c04c:	2800      	cmp	r0, #0
 800c04e:	9b01      	ldr	r3, [sp, #4]
 800c050:	dc02      	bgt.n	800c058 <_dtoa_r+0xab8>
 800c052:	d1de      	bne.n	800c012 <_dtoa_r+0xa72>
 800c054:	07da      	lsls	r2, r3, #31
 800c056:	d5dc      	bpl.n	800c012 <_dtoa_r+0xa72>
 800c058:	2b39      	cmp	r3, #57	; 0x39
 800c05a:	d1d8      	bne.n	800c00e <_dtoa_r+0xa6e>
 800c05c:	9a02      	ldr	r2, [sp, #8]
 800c05e:	2339      	movs	r3, #57	; 0x39
 800c060:	7013      	strb	r3, [r2, #0]
 800c062:	462b      	mov	r3, r5
 800c064:	461d      	mov	r5, r3
 800c066:	3b01      	subs	r3, #1
 800c068:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800c06c:	2a39      	cmp	r2, #57	; 0x39
 800c06e:	d050      	beq.n	800c112 <_dtoa_r+0xb72>
 800c070:	3201      	adds	r2, #1
 800c072:	701a      	strb	r2, [r3, #0]
 800c074:	e745      	b.n	800bf02 <_dtoa_r+0x962>
 800c076:	2a00      	cmp	r2, #0
 800c078:	dd03      	ble.n	800c082 <_dtoa_r+0xae2>
 800c07a:	2b39      	cmp	r3, #57	; 0x39
 800c07c:	d0ee      	beq.n	800c05c <_dtoa_r+0xabc>
 800c07e:	3301      	adds	r3, #1
 800c080:	e7c7      	b.n	800c012 <_dtoa_r+0xa72>
 800c082:	9a01      	ldr	r2, [sp, #4]
 800c084:	9907      	ldr	r1, [sp, #28]
 800c086:	f802 3c01 	strb.w	r3, [r2, #-1]
 800c08a:	428a      	cmp	r2, r1
 800c08c:	d02a      	beq.n	800c0e4 <_dtoa_r+0xb44>
 800c08e:	4659      	mov	r1, fp
 800c090:	2300      	movs	r3, #0
 800c092:	220a      	movs	r2, #10
 800c094:	4620      	mov	r0, r4
 800c096:	f000 fafd 	bl	800c694 <__multadd>
 800c09a:	45b8      	cmp	r8, r7
 800c09c:	4683      	mov	fp, r0
 800c09e:	f04f 0300 	mov.w	r3, #0
 800c0a2:	f04f 020a 	mov.w	r2, #10
 800c0a6:	4641      	mov	r1, r8
 800c0a8:	4620      	mov	r0, r4
 800c0aa:	d107      	bne.n	800c0bc <_dtoa_r+0xb1c>
 800c0ac:	f000 faf2 	bl	800c694 <__multadd>
 800c0b0:	4680      	mov	r8, r0
 800c0b2:	4607      	mov	r7, r0
 800c0b4:	9b01      	ldr	r3, [sp, #4]
 800c0b6:	3301      	adds	r3, #1
 800c0b8:	9301      	str	r3, [sp, #4]
 800c0ba:	e775      	b.n	800bfa8 <_dtoa_r+0xa08>
 800c0bc:	f000 faea 	bl	800c694 <__multadd>
 800c0c0:	4639      	mov	r1, r7
 800c0c2:	4680      	mov	r8, r0
 800c0c4:	2300      	movs	r3, #0
 800c0c6:	220a      	movs	r2, #10
 800c0c8:	4620      	mov	r0, r4
 800c0ca:	f000 fae3 	bl	800c694 <__multadd>
 800c0ce:	4607      	mov	r7, r0
 800c0d0:	e7f0      	b.n	800c0b4 <_dtoa_r+0xb14>
 800c0d2:	f1b9 0f00 	cmp.w	r9, #0
 800c0d6:	9a00      	ldr	r2, [sp, #0]
 800c0d8:	bfcc      	ite	gt
 800c0da:	464d      	movgt	r5, r9
 800c0dc:	2501      	movle	r5, #1
 800c0de:	4415      	add	r5, r2
 800c0e0:	f04f 0800 	mov.w	r8, #0
 800c0e4:	4659      	mov	r1, fp
 800c0e6:	2201      	movs	r2, #1
 800c0e8:	4620      	mov	r0, r4
 800c0ea:	9301      	str	r3, [sp, #4]
 800c0ec:	f000 fc82 	bl	800c9f4 <__lshift>
 800c0f0:	4631      	mov	r1, r6
 800c0f2:	4683      	mov	fp, r0
 800c0f4:	f000 fcea 	bl	800cacc <__mcmp>
 800c0f8:	2800      	cmp	r0, #0
 800c0fa:	dcb2      	bgt.n	800c062 <_dtoa_r+0xac2>
 800c0fc:	d102      	bne.n	800c104 <_dtoa_r+0xb64>
 800c0fe:	9b01      	ldr	r3, [sp, #4]
 800c100:	07db      	lsls	r3, r3, #31
 800c102:	d4ae      	bmi.n	800c062 <_dtoa_r+0xac2>
 800c104:	462b      	mov	r3, r5
 800c106:	461d      	mov	r5, r3
 800c108:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800c10c:	2a30      	cmp	r2, #48	; 0x30
 800c10e:	d0fa      	beq.n	800c106 <_dtoa_r+0xb66>
 800c110:	e6f7      	b.n	800bf02 <_dtoa_r+0x962>
 800c112:	9a00      	ldr	r2, [sp, #0]
 800c114:	429a      	cmp	r2, r3
 800c116:	d1a5      	bne.n	800c064 <_dtoa_r+0xac4>
 800c118:	f10a 0a01 	add.w	sl, sl, #1
 800c11c:	2331      	movs	r3, #49	; 0x31
 800c11e:	e779      	b.n	800c014 <_dtoa_r+0xa74>
 800c120:	4b13      	ldr	r3, [pc, #76]	; (800c170 <_dtoa_r+0xbd0>)
 800c122:	f7ff baaf 	b.w	800b684 <_dtoa_r+0xe4>
 800c126:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800c128:	2b00      	cmp	r3, #0
 800c12a:	f47f aa86 	bne.w	800b63a <_dtoa_r+0x9a>
 800c12e:	4b11      	ldr	r3, [pc, #68]	; (800c174 <_dtoa_r+0xbd4>)
 800c130:	f7ff baa8 	b.w	800b684 <_dtoa_r+0xe4>
 800c134:	f1b9 0f00 	cmp.w	r9, #0
 800c138:	dc03      	bgt.n	800c142 <_dtoa_r+0xba2>
 800c13a:	9b05      	ldr	r3, [sp, #20]
 800c13c:	2b02      	cmp	r3, #2
 800c13e:	f73f aec9 	bgt.w	800bed4 <_dtoa_r+0x934>
 800c142:	9d00      	ldr	r5, [sp, #0]
 800c144:	4631      	mov	r1, r6
 800c146:	4658      	mov	r0, fp
 800c148:	f7ff f99e 	bl	800b488 <quorem>
 800c14c:	f100 0330 	add.w	r3, r0, #48	; 0x30
 800c150:	f805 3b01 	strb.w	r3, [r5], #1
 800c154:	9a00      	ldr	r2, [sp, #0]
 800c156:	1aaa      	subs	r2, r5, r2
 800c158:	4591      	cmp	r9, r2
 800c15a:	ddba      	ble.n	800c0d2 <_dtoa_r+0xb32>
 800c15c:	4659      	mov	r1, fp
 800c15e:	2300      	movs	r3, #0
 800c160:	220a      	movs	r2, #10
 800c162:	4620      	mov	r0, r4
 800c164:	f000 fa96 	bl	800c694 <__multadd>
 800c168:	4683      	mov	fp, r0
 800c16a:	e7eb      	b.n	800c144 <_dtoa_r+0xba4>
 800c16c:	0800d503 	.word	0x0800d503
 800c170:	0800d45c 	.word	0x0800d45c
 800c174:	0800d480 	.word	0x0800d480

0800c178 <__sflush_r>:
 800c178:	898a      	ldrh	r2, [r1, #12]
 800c17a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c17e:	4605      	mov	r5, r0
 800c180:	0710      	lsls	r0, r2, #28
 800c182:	460c      	mov	r4, r1
 800c184:	d458      	bmi.n	800c238 <__sflush_r+0xc0>
 800c186:	684b      	ldr	r3, [r1, #4]
 800c188:	2b00      	cmp	r3, #0
 800c18a:	dc05      	bgt.n	800c198 <__sflush_r+0x20>
 800c18c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800c18e:	2b00      	cmp	r3, #0
 800c190:	dc02      	bgt.n	800c198 <__sflush_r+0x20>
 800c192:	2000      	movs	r0, #0
 800c194:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c198:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800c19a:	2e00      	cmp	r6, #0
 800c19c:	d0f9      	beq.n	800c192 <__sflush_r+0x1a>
 800c19e:	2300      	movs	r3, #0
 800c1a0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800c1a4:	682f      	ldr	r7, [r5, #0]
 800c1a6:	602b      	str	r3, [r5, #0]
 800c1a8:	d032      	beq.n	800c210 <__sflush_r+0x98>
 800c1aa:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800c1ac:	89a3      	ldrh	r3, [r4, #12]
 800c1ae:	075a      	lsls	r2, r3, #29
 800c1b0:	d505      	bpl.n	800c1be <__sflush_r+0x46>
 800c1b2:	6863      	ldr	r3, [r4, #4]
 800c1b4:	1ac0      	subs	r0, r0, r3
 800c1b6:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800c1b8:	b10b      	cbz	r3, 800c1be <__sflush_r+0x46>
 800c1ba:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800c1bc:	1ac0      	subs	r0, r0, r3
 800c1be:	2300      	movs	r3, #0
 800c1c0:	4602      	mov	r2, r0
 800c1c2:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800c1c4:	6a21      	ldr	r1, [r4, #32]
 800c1c6:	4628      	mov	r0, r5
 800c1c8:	47b0      	blx	r6
 800c1ca:	1c43      	adds	r3, r0, #1
 800c1cc:	89a3      	ldrh	r3, [r4, #12]
 800c1ce:	d106      	bne.n	800c1de <__sflush_r+0x66>
 800c1d0:	6829      	ldr	r1, [r5, #0]
 800c1d2:	291d      	cmp	r1, #29
 800c1d4:	d82c      	bhi.n	800c230 <__sflush_r+0xb8>
 800c1d6:	4a2a      	ldr	r2, [pc, #168]	; (800c280 <__sflush_r+0x108>)
 800c1d8:	40ca      	lsrs	r2, r1
 800c1da:	07d6      	lsls	r6, r2, #31
 800c1dc:	d528      	bpl.n	800c230 <__sflush_r+0xb8>
 800c1de:	2200      	movs	r2, #0
 800c1e0:	6062      	str	r2, [r4, #4]
 800c1e2:	04d9      	lsls	r1, r3, #19
 800c1e4:	6922      	ldr	r2, [r4, #16]
 800c1e6:	6022      	str	r2, [r4, #0]
 800c1e8:	d504      	bpl.n	800c1f4 <__sflush_r+0x7c>
 800c1ea:	1c42      	adds	r2, r0, #1
 800c1ec:	d101      	bne.n	800c1f2 <__sflush_r+0x7a>
 800c1ee:	682b      	ldr	r3, [r5, #0]
 800c1f0:	b903      	cbnz	r3, 800c1f4 <__sflush_r+0x7c>
 800c1f2:	6560      	str	r0, [r4, #84]	; 0x54
 800c1f4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800c1f6:	602f      	str	r7, [r5, #0]
 800c1f8:	2900      	cmp	r1, #0
 800c1fa:	d0ca      	beq.n	800c192 <__sflush_r+0x1a>
 800c1fc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800c200:	4299      	cmp	r1, r3
 800c202:	d002      	beq.n	800c20a <__sflush_r+0x92>
 800c204:	4628      	mov	r0, r5
 800c206:	f000 fd71 	bl	800ccec <_free_r>
 800c20a:	2000      	movs	r0, #0
 800c20c:	6360      	str	r0, [r4, #52]	; 0x34
 800c20e:	e7c1      	b.n	800c194 <__sflush_r+0x1c>
 800c210:	6a21      	ldr	r1, [r4, #32]
 800c212:	2301      	movs	r3, #1
 800c214:	4628      	mov	r0, r5
 800c216:	47b0      	blx	r6
 800c218:	1c41      	adds	r1, r0, #1
 800c21a:	d1c7      	bne.n	800c1ac <__sflush_r+0x34>
 800c21c:	682b      	ldr	r3, [r5, #0]
 800c21e:	2b00      	cmp	r3, #0
 800c220:	d0c4      	beq.n	800c1ac <__sflush_r+0x34>
 800c222:	2b1d      	cmp	r3, #29
 800c224:	d001      	beq.n	800c22a <__sflush_r+0xb2>
 800c226:	2b16      	cmp	r3, #22
 800c228:	d101      	bne.n	800c22e <__sflush_r+0xb6>
 800c22a:	602f      	str	r7, [r5, #0]
 800c22c:	e7b1      	b.n	800c192 <__sflush_r+0x1a>
 800c22e:	89a3      	ldrh	r3, [r4, #12]
 800c230:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c234:	81a3      	strh	r3, [r4, #12]
 800c236:	e7ad      	b.n	800c194 <__sflush_r+0x1c>
 800c238:	690f      	ldr	r7, [r1, #16]
 800c23a:	2f00      	cmp	r7, #0
 800c23c:	d0a9      	beq.n	800c192 <__sflush_r+0x1a>
 800c23e:	0793      	lsls	r3, r2, #30
 800c240:	680e      	ldr	r6, [r1, #0]
 800c242:	bf08      	it	eq
 800c244:	694b      	ldreq	r3, [r1, #20]
 800c246:	600f      	str	r7, [r1, #0]
 800c248:	bf18      	it	ne
 800c24a:	2300      	movne	r3, #0
 800c24c:	eba6 0807 	sub.w	r8, r6, r7
 800c250:	608b      	str	r3, [r1, #8]
 800c252:	f1b8 0f00 	cmp.w	r8, #0
 800c256:	dd9c      	ble.n	800c192 <__sflush_r+0x1a>
 800c258:	6a21      	ldr	r1, [r4, #32]
 800c25a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800c25c:	4643      	mov	r3, r8
 800c25e:	463a      	mov	r2, r7
 800c260:	4628      	mov	r0, r5
 800c262:	47b0      	blx	r6
 800c264:	2800      	cmp	r0, #0
 800c266:	dc06      	bgt.n	800c276 <__sflush_r+0xfe>
 800c268:	89a3      	ldrh	r3, [r4, #12]
 800c26a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c26e:	81a3      	strh	r3, [r4, #12]
 800c270:	f04f 30ff 	mov.w	r0, #4294967295
 800c274:	e78e      	b.n	800c194 <__sflush_r+0x1c>
 800c276:	4407      	add	r7, r0
 800c278:	eba8 0800 	sub.w	r8, r8, r0
 800c27c:	e7e9      	b.n	800c252 <__sflush_r+0xda>
 800c27e:	bf00      	nop
 800c280:	20400001 	.word	0x20400001

0800c284 <_fflush_r>:
 800c284:	b538      	push	{r3, r4, r5, lr}
 800c286:	690b      	ldr	r3, [r1, #16]
 800c288:	4605      	mov	r5, r0
 800c28a:	460c      	mov	r4, r1
 800c28c:	b913      	cbnz	r3, 800c294 <_fflush_r+0x10>
 800c28e:	2500      	movs	r5, #0
 800c290:	4628      	mov	r0, r5
 800c292:	bd38      	pop	{r3, r4, r5, pc}
 800c294:	b118      	cbz	r0, 800c29e <_fflush_r+0x1a>
 800c296:	6983      	ldr	r3, [r0, #24]
 800c298:	b90b      	cbnz	r3, 800c29e <_fflush_r+0x1a>
 800c29a:	f000 f887 	bl	800c3ac <__sinit>
 800c29e:	4b14      	ldr	r3, [pc, #80]	; (800c2f0 <_fflush_r+0x6c>)
 800c2a0:	429c      	cmp	r4, r3
 800c2a2:	d11b      	bne.n	800c2dc <_fflush_r+0x58>
 800c2a4:	686c      	ldr	r4, [r5, #4]
 800c2a6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c2aa:	2b00      	cmp	r3, #0
 800c2ac:	d0ef      	beq.n	800c28e <_fflush_r+0xa>
 800c2ae:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800c2b0:	07d0      	lsls	r0, r2, #31
 800c2b2:	d404      	bmi.n	800c2be <_fflush_r+0x3a>
 800c2b4:	0599      	lsls	r1, r3, #22
 800c2b6:	d402      	bmi.n	800c2be <_fflush_r+0x3a>
 800c2b8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c2ba:	f000 f91a 	bl	800c4f2 <__retarget_lock_acquire_recursive>
 800c2be:	4628      	mov	r0, r5
 800c2c0:	4621      	mov	r1, r4
 800c2c2:	f7ff ff59 	bl	800c178 <__sflush_r>
 800c2c6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800c2c8:	07da      	lsls	r2, r3, #31
 800c2ca:	4605      	mov	r5, r0
 800c2cc:	d4e0      	bmi.n	800c290 <_fflush_r+0xc>
 800c2ce:	89a3      	ldrh	r3, [r4, #12]
 800c2d0:	059b      	lsls	r3, r3, #22
 800c2d2:	d4dd      	bmi.n	800c290 <_fflush_r+0xc>
 800c2d4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c2d6:	f000 f90d 	bl	800c4f4 <__retarget_lock_release_recursive>
 800c2da:	e7d9      	b.n	800c290 <_fflush_r+0xc>
 800c2dc:	4b05      	ldr	r3, [pc, #20]	; (800c2f4 <_fflush_r+0x70>)
 800c2de:	429c      	cmp	r4, r3
 800c2e0:	d101      	bne.n	800c2e6 <_fflush_r+0x62>
 800c2e2:	68ac      	ldr	r4, [r5, #8]
 800c2e4:	e7df      	b.n	800c2a6 <_fflush_r+0x22>
 800c2e6:	4b04      	ldr	r3, [pc, #16]	; (800c2f8 <_fflush_r+0x74>)
 800c2e8:	429c      	cmp	r4, r3
 800c2ea:	bf08      	it	eq
 800c2ec:	68ec      	ldreq	r4, [r5, #12]
 800c2ee:	e7da      	b.n	800c2a6 <_fflush_r+0x22>
 800c2f0:	0800d534 	.word	0x0800d534
 800c2f4:	0800d554 	.word	0x0800d554
 800c2f8:	0800d514 	.word	0x0800d514

0800c2fc <std>:
 800c2fc:	2300      	movs	r3, #0
 800c2fe:	b510      	push	{r4, lr}
 800c300:	4604      	mov	r4, r0
 800c302:	e9c0 3300 	strd	r3, r3, [r0]
 800c306:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800c30a:	6083      	str	r3, [r0, #8]
 800c30c:	8181      	strh	r1, [r0, #12]
 800c30e:	6643      	str	r3, [r0, #100]	; 0x64
 800c310:	81c2      	strh	r2, [r0, #14]
 800c312:	6183      	str	r3, [r0, #24]
 800c314:	4619      	mov	r1, r3
 800c316:	2208      	movs	r2, #8
 800c318:	305c      	adds	r0, #92	; 0x5c
 800c31a:	f7fe fa3f 	bl	800a79c <memset>
 800c31e:	4b05      	ldr	r3, [pc, #20]	; (800c334 <std+0x38>)
 800c320:	6263      	str	r3, [r4, #36]	; 0x24
 800c322:	4b05      	ldr	r3, [pc, #20]	; (800c338 <std+0x3c>)
 800c324:	62a3      	str	r3, [r4, #40]	; 0x28
 800c326:	4b05      	ldr	r3, [pc, #20]	; (800c33c <std+0x40>)
 800c328:	62e3      	str	r3, [r4, #44]	; 0x2c
 800c32a:	4b05      	ldr	r3, [pc, #20]	; (800c340 <std+0x44>)
 800c32c:	6224      	str	r4, [r4, #32]
 800c32e:	6323      	str	r3, [r4, #48]	; 0x30
 800c330:	bd10      	pop	{r4, pc}
 800c332:	bf00      	nop
 800c334:	0800ce61 	.word	0x0800ce61
 800c338:	0800ce83 	.word	0x0800ce83
 800c33c:	0800cebb 	.word	0x0800cebb
 800c340:	0800cedf 	.word	0x0800cedf

0800c344 <_cleanup_r>:
 800c344:	4901      	ldr	r1, [pc, #4]	; (800c34c <_cleanup_r+0x8>)
 800c346:	f000 b8af 	b.w	800c4a8 <_fwalk_reent>
 800c34a:	bf00      	nop
 800c34c:	0800c285 	.word	0x0800c285

0800c350 <__sfmoreglue>:
 800c350:	b570      	push	{r4, r5, r6, lr}
 800c352:	1e4a      	subs	r2, r1, #1
 800c354:	2568      	movs	r5, #104	; 0x68
 800c356:	4355      	muls	r5, r2
 800c358:	460e      	mov	r6, r1
 800c35a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800c35e:	f000 fd15 	bl	800cd8c <_malloc_r>
 800c362:	4604      	mov	r4, r0
 800c364:	b140      	cbz	r0, 800c378 <__sfmoreglue+0x28>
 800c366:	2100      	movs	r1, #0
 800c368:	e9c0 1600 	strd	r1, r6, [r0]
 800c36c:	300c      	adds	r0, #12
 800c36e:	60a0      	str	r0, [r4, #8]
 800c370:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800c374:	f7fe fa12 	bl	800a79c <memset>
 800c378:	4620      	mov	r0, r4
 800c37a:	bd70      	pop	{r4, r5, r6, pc}

0800c37c <__sfp_lock_acquire>:
 800c37c:	4801      	ldr	r0, [pc, #4]	; (800c384 <__sfp_lock_acquire+0x8>)
 800c37e:	f000 b8b8 	b.w	800c4f2 <__retarget_lock_acquire_recursive>
 800c382:	bf00      	nop
 800c384:	20000a00 	.word	0x20000a00

0800c388 <__sfp_lock_release>:
 800c388:	4801      	ldr	r0, [pc, #4]	; (800c390 <__sfp_lock_release+0x8>)
 800c38a:	f000 b8b3 	b.w	800c4f4 <__retarget_lock_release_recursive>
 800c38e:	bf00      	nop
 800c390:	20000a00 	.word	0x20000a00

0800c394 <__sinit_lock_acquire>:
 800c394:	4801      	ldr	r0, [pc, #4]	; (800c39c <__sinit_lock_acquire+0x8>)
 800c396:	f000 b8ac 	b.w	800c4f2 <__retarget_lock_acquire_recursive>
 800c39a:	bf00      	nop
 800c39c:	200009fb 	.word	0x200009fb

0800c3a0 <__sinit_lock_release>:
 800c3a0:	4801      	ldr	r0, [pc, #4]	; (800c3a8 <__sinit_lock_release+0x8>)
 800c3a2:	f000 b8a7 	b.w	800c4f4 <__retarget_lock_release_recursive>
 800c3a6:	bf00      	nop
 800c3a8:	200009fb 	.word	0x200009fb

0800c3ac <__sinit>:
 800c3ac:	b510      	push	{r4, lr}
 800c3ae:	4604      	mov	r4, r0
 800c3b0:	f7ff fff0 	bl	800c394 <__sinit_lock_acquire>
 800c3b4:	69a3      	ldr	r3, [r4, #24]
 800c3b6:	b11b      	cbz	r3, 800c3c0 <__sinit+0x14>
 800c3b8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c3bc:	f7ff bff0 	b.w	800c3a0 <__sinit_lock_release>
 800c3c0:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800c3c4:	6523      	str	r3, [r4, #80]	; 0x50
 800c3c6:	4b13      	ldr	r3, [pc, #76]	; (800c414 <__sinit+0x68>)
 800c3c8:	4a13      	ldr	r2, [pc, #76]	; (800c418 <__sinit+0x6c>)
 800c3ca:	681b      	ldr	r3, [r3, #0]
 800c3cc:	62a2      	str	r2, [r4, #40]	; 0x28
 800c3ce:	42a3      	cmp	r3, r4
 800c3d0:	bf04      	itt	eq
 800c3d2:	2301      	moveq	r3, #1
 800c3d4:	61a3      	streq	r3, [r4, #24]
 800c3d6:	4620      	mov	r0, r4
 800c3d8:	f000 f820 	bl	800c41c <__sfp>
 800c3dc:	6060      	str	r0, [r4, #4]
 800c3de:	4620      	mov	r0, r4
 800c3e0:	f000 f81c 	bl	800c41c <__sfp>
 800c3e4:	60a0      	str	r0, [r4, #8]
 800c3e6:	4620      	mov	r0, r4
 800c3e8:	f000 f818 	bl	800c41c <__sfp>
 800c3ec:	2200      	movs	r2, #0
 800c3ee:	60e0      	str	r0, [r4, #12]
 800c3f0:	2104      	movs	r1, #4
 800c3f2:	6860      	ldr	r0, [r4, #4]
 800c3f4:	f7ff ff82 	bl	800c2fc <std>
 800c3f8:	68a0      	ldr	r0, [r4, #8]
 800c3fa:	2201      	movs	r2, #1
 800c3fc:	2109      	movs	r1, #9
 800c3fe:	f7ff ff7d 	bl	800c2fc <std>
 800c402:	68e0      	ldr	r0, [r4, #12]
 800c404:	2202      	movs	r2, #2
 800c406:	2112      	movs	r1, #18
 800c408:	f7ff ff78 	bl	800c2fc <std>
 800c40c:	2301      	movs	r3, #1
 800c40e:	61a3      	str	r3, [r4, #24]
 800c410:	e7d2      	b.n	800c3b8 <__sinit+0xc>
 800c412:	bf00      	nop
 800c414:	0800d448 	.word	0x0800d448
 800c418:	0800c345 	.word	0x0800c345

0800c41c <__sfp>:
 800c41c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c41e:	4607      	mov	r7, r0
 800c420:	f7ff ffac 	bl	800c37c <__sfp_lock_acquire>
 800c424:	4b1e      	ldr	r3, [pc, #120]	; (800c4a0 <__sfp+0x84>)
 800c426:	681e      	ldr	r6, [r3, #0]
 800c428:	69b3      	ldr	r3, [r6, #24]
 800c42a:	b913      	cbnz	r3, 800c432 <__sfp+0x16>
 800c42c:	4630      	mov	r0, r6
 800c42e:	f7ff ffbd 	bl	800c3ac <__sinit>
 800c432:	3648      	adds	r6, #72	; 0x48
 800c434:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800c438:	3b01      	subs	r3, #1
 800c43a:	d503      	bpl.n	800c444 <__sfp+0x28>
 800c43c:	6833      	ldr	r3, [r6, #0]
 800c43e:	b30b      	cbz	r3, 800c484 <__sfp+0x68>
 800c440:	6836      	ldr	r6, [r6, #0]
 800c442:	e7f7      	b.n	800c434 <__sfp+0x18>
 800c444:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800c448:	b9d5      	cbnz	r5, 800c480 <__sfp+0x64>
 800c44a:	4b16      	ldr	r3, [pc, #88]	; (800c4a4 <__sfp+0x88>)
 800c44c:	60e3      	str	r3, [r4, #12]
 800c44e:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800c452:	6665      	str	r5, [r4, #100]	; 0x64
 800c454:	f000 f84c 	bl	800c4f0 <__retarget_lock_init_recursive>
 800c458:	f7ff ff96 	bl	800c388 <__sfp_lock_release>
 800c45c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800c460:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800c464:	6025      	str	r5, [r4, #0]
 800c466:	61a5      	str	r5, [r4, #24]
 800c468:	2208      	movs	r2, #8
 800c46a:	4629      	mov	r1, r5
 800c46c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800c470:	f7fe f994 	bl	800a79c <memset>
 800c474:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800c478:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800c47c:	4620      	mov	r0, r4
 800c47e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c480:	3468      	adds	r4, #104	; 0x68
 800c482:	e7d9      	b.n	800c438 <__sfp+0x1c>
 800c484:	2104      	movs	r1, #4
 800c486:	4638      	mov	r0, r7
 800c488:	f7ff ff62 	bl	800c350 <__sfmoreglue>
 800c48c:	4604      	mov	r4, r0
 800c48e:	6030      	str	r0, [r6, #0]
 800c490:	2800      	cmp	r0, #0
 800c492:	d1d5      	bne.n	800c440 <__sfp+0x24>
 800c494:	f7ff ff78 	bl	800c388 <__sfp_lock_release>
 800c498:	230c      	movs	r3, #12
 800c49a:	603b      	str	r3, [r7, #0]
 800c49c:	e7ee      	b.n	800c47c <__sfp+0x60>
 800c49e:	bf00      	nop
 800c4a0:	0800d448 	.word	0x0800d448
 800c4a4:	ffff0001 	.word	0xffff0001

0800c4a8 <_fwalk_reent>:
 800c4a8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c4ac:	4606      	mov	r6, r0
 800c4ae:	4688      	mov	r8, r1
 800c4b0:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800c4b4:	2700      	movs	r7, #0
 800c4b6:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800c4ba:	f1b9 0901 	subs.w	r9, r9, #1
 800c4be:	d505      	bpl.n	800c4cc <_fwalk_reent+0x24>
 800c4c0:	6824      	ldr	r4, [r4, #0]
 800c4c2:	2c00      	cmp	r4, #0
 800c4c4:	d1f7      	bne.n	800c4b6 <_fwalk_reent+0xe>
 800c4c6:	4638      	mov	r0, r7
 800c4c8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c4cc:	89ab      	ldrh	r3, [r5, #12]
 800c4ce:	2b01      	cmp	r3, #1
 800c4d0:	d907      	bls.n	800c4e2 <_fwalk_reent+0x3a>
 800c4d2:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800c4d6:	3301      	adds	r3, #1
 800c4d8:	d003      	beq.n	800c4e2 <_fwalk_reent+0x3a>
 800c4da:	4629      	mov	r1, r5
 800c4dc:	4630      	mov	r0, r6
 800c4de:	47c0      	blx	r8
 800c4e0:	4307      	orrs	r7, r0
 800c4e2:	3568      	adds	r5, #104	; 0x68
 800c4e4:	e7e9      	b.n	800c4ba <_fwalk_reent+0x12>
	...

0800c4e8 <_localeconv_r>:
 800c4e8:	4800      	ldr	r0, [pc, #0]	; (800c4ec <_localeconv_r+0x4>)
 800c4ea:	4770      	bx	lr
 800c4ec:	2000041c 	.word	0x2000041c

0800c4f0 <__retarget_lock_init_recursive>:
 800c4f0:	4770      	bx	lr

0800c4f2 <__retarget_lock_acquire_recursive>:
 800c4f2:	4770      	bx	lr

0800c4f4 <__retarget_lock_release_recursive>:
 800c4f4:	4770      	bx	lr

0800c4f6 <__swhatbuf_r>:
 800c4f6:	b570      	push	{r4, r5, r6, lr}
 800c4f8:	460e      	mov	r6, r1
 800c4fa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c4fe:	2900      	cmp	r1, #0
 800c500:	b096      	sub	sp, #88	; 0x58
 800c502:	4614      	mov	r4, r2
 800c504:	461d      	mov	r5, r3
 800c506:	da07      	bge.n	800c518 <__swhatbuf_r+0x22>
 800c508:	2300      	movs	r3, #0
 800c50a:	602b      	str	r3, [r5, #0]
 800c50c:	89b3      	ldrh	r3, [r6, #12]
 800c50e:	061a      	lsls	r2, r3, #24
 800c510:	d410      	bmi.n	800c534 <__swhatbuf_r+0x3e>
 800c512:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800c516:	e00e      	b.n	800c536 <__swhatbuf_r+0x40>
 800c518:	466a      	mov	r2, sp
 800c51a:	f000 fd37 	bl	800cf8c <_fstat_r>
 800c51e:	2800      	cmp	r0, #0
 800c520:	dbf2      	blt.n	800c508 <__swhatbuf_r+0x12>
 800c522:	9a01      	ldr	r2, [sp, #4]
 800c524:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800c528:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800c52c:	425a      	negs	r2, r3
 800c52e:	415a      	adcs	r2, r3
 800c530:	602a      	str	r2, [r5, #0]
 800c532:	e7ee      	b.n	800c512 <__swhatbuf_r+0x1c>
 800c534:	2340      	movs	r3, #64	; 0x40
 800c536:	2000      	movs	r0, #0
 800c538:	6023      	str	r3, [r4, #0]
 800c53a:	b016      	add	sp, #88	; 0x58
 800c53c:	bd70      	pop	{r4, r5, r6, pc}
	...

0800c540 <__smakebuf_r>:
 800c540:	898b      	ldrh	r3, [r1, #12]
 800c542:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800c544:	079d      	lsls	r5, r3, #30
 800c546:	4606      	mov	r6, r0
 800c548:	460c      	mov	r4, r1
 800c54a:	d507      	bpl.n	800c55c <__smakebuf_r+0x1c>
 800c54c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800c550:	6023      	str	r3, [r4, #0]
 800c552:	6123      	str	r3, [r4, #16]
 800c554:	2301      	movs	r3, #1
 800c556:	6163      	str	r3, [r4, #20]
 800c558:	b002      	add	sp, #8
 800c55a:	bd70      	pop	{r4, r5, r6, pc}
 800c55c:	ab01      	add	r3, sp, #4
 800c55e:	466a      	mov	r2, sp
 800c560:	f7ff ffc9 	bl	800c4f6 <__swhatbuf_r>
 800c564:	9900      	ldr	r1, [sp, #0]
 800c566:	4605      	mov	r5, r0
 800c568:	4630      	mov	r0, r6
 800c56a:	f000 fc0f 	bl	800cd8c <_malloc_r>
 800c56e:	b948      	cbnz	r0, 800c584 <__smakebuf_r+0x44>
 800c570:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c574:	059a      	lsls	r2, r3, #22
 800c576:	d4ef      	bmi.n	800c558 <__smakebuf_r+0x18>
 800c578:	f023 0303 	bic.w	r3, r3, #3
 800c57c:	f043 0302 	orr.w	r3, r3, #2
 800c580:	81a3      	strh	r3, [r4, #12]
 800c582:	e7e3      	b.n	800c54c <__smakebuf_r+0xc>
 800c584:	4b0d      	ldr	r3, [pc, #52]	; (800c5bc <__smakebuf_r+0x7c>)
 800c586:	62b3      	str	r3, [r6, #40]	; 0x28
 800c588:	89a3      	ldrh	r3, [r4, #12]
 800c58a:	6020      	str	r0, [r4, #0]
 800c58c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c590:	81a3      	strh	r3, [r4, #12]
 800c592:	9b00      	ldr	r3, [sp, #0]
 800c594:	6163      	str	r3, [r4, #20]
 800c596:	9b01      	ldr	r3, [sp, #4]
 800c598:	6120      	str	r0, [r4, #16]
 800c59a:	b15b      	cbz	r3, 800c5b4 <__smakebuf_r+0x74>
 800c59c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c5a0:	4630      	mov	r0, r6
 800c5a2:	f000 fd05 	bl	800cfb0 <_isatty_r>
 800c5a6:	b128      	cbz	r0, 800c5b4 <__smakebuf_r+0x74>
 800c5a8:	89a3      	ldrh	r3, [r4, #12]
 800c5aa:	f023 0303 	bic.w	r3, r3, #3
 800c5ae:	f043 0301 	orr.w	r3, r3, #1
 800c5b2:	81a3      	strh	r3, [r4, #12]
 800c5b4:	89a0      	ldrh	r0, [r4, #12]
 800c5b6:	4305      	orrs	r5, r0
 800c5b8:	81a5      	strh	r5, [r4, #12]
 800c5ba:	e7cd      	b.n	800c558 <__smakebuf_r+0x18>
 800c5bc:	0800c345 	.word	0x0800c345

0800c5c0 <malloc>:
 800c5c0:	4b02      	ldr	r3, [pc, #8]	; (800c5cc <malloc+0xc>)
 800c5c2:	4601      	mov	r1, r0
 800c5c4:	6818      	ldr	r0, [r3, #0]
 800c5c6:	f000 bbe1 	b.w	800cd8c <_malloc_r>
 800c5ca:	bf00      	nop
 800c5cc:	200002c8 	.word	0x200002c8

0800c5d0 <_Balloc>:
 800c5d0:	b570      	push	{r4, r5, r6, lr}
 800c5d2:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800c5d4:	4604      	mov	r4, r0
 800c5d6:	460d      	mov	r5, r1
 800c5d8:	b976      	cbnz	r6, 800c5f8 <_Balloc+0x28>
 800c5da:	2010      	movs	r0, #16
 800c5dc:	f7ff fff0 	bl	800c5c0 <malloc>
 800c5e0:	4602      	mov	r2, r0
 800c5e2:	6260      	str	r0, [r4, #36]	; 0x24
 800c5e4:	b920      	cbnz	r0, 800c5f0 <_Balloc+0x20>
 800c5e6:	4b18      	ldr	r3, [pc, #96]	; (800c648 <_Balloc+0x78>)
 800c5e8:	4818      	ldr	r0, [pc, #96]	; (800c64c <_Balloc+0x7c>)
 800c5ea:	2166      	movs	r1, #102	; 0x66
 800c5ec:	f000 fc8e 	bl	800cf0c <__assert_func>
 800c5f0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800c5f4:	6006      	str	r6, [r0, #0]
 800c5f6:	60c6      	str	r6, [r0, #12]
 800c5f8:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800c5fa:	68f3      	ldr	r3, [r6, #12]
 800c5fc:	b183      	cbz	r3, 800c620 <_Balloc+0x50>
 800c5fe:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800c600:	68db      	ldr	r3, [r3, #12]
 800c602:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800c606:	b9b8      	cbnz	r0, 800c638 <_Balloc+0x68>
 800c608:	2101      	movs	r1, #1
 800c60a:	fa01 f605 	lsl.w	r6, r1, r5
 800c60e:	1d72      	adds	r2, r6, #5
 800c610:	0092      	lsls	r2, r2, #2
 800c612:	4620      	mov	r0, r4
 800c614:	f000 fb5a 	bl	800cccc <_calloc_r>
 800c618:	b160      	cbz	r0, 800c634 <_Balloc+0x64>
 800c61a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800c61e:	e00e      	b.n	800c63e <_Balloc+0x6e>
 800c620:	2221      	movs	r2, #33	; 0x21
 800c622:	2104      	movs	r1, #4
 800c624:	4620      	mov	r0, r4
 800c626:	f000 fb51 	bl	800cccc <_calloc_r>
 800c62a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800c62c:	60f0      	str	r0, [r6, #12]
 800c62e:	68db      	ldr	r3, [r3, #12]
 800c630:	2b00      	cmp	r3, #0
 800c632:	d1e4      	bne.n	800c5fe <_Balloc+0x2e>
 800c634:	2000      	movs	r0, #0
 800c636:	bd70      	pop	{r4, r5, r6, pc}
 800c638:	6802      	ldr	r2, [r0, #0]
 800c63a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800c63e:	2300      	movs	r3, #0
 800c640:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800c644:	e7f7      	b.n	800c636 <_Balloc+0x66>
 800c646:	bf00      	nop
 800c648:	0800d48d 	.word	0x0800d48d
 800c64c:	0800d574 	.word	0x0800d574

0800c650 <_Bfree>:
 800c650:	b570      	push	{r4, r5, r6, lr}
 800c652:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800c654:	4605      	mov	r5, r0
 800c656:	460c      	mov	r4, r1
 800c658:	b976      	cbnz	r6, 800c678 <_Bfree+0x28>
 800c65a:	2010      	movs	r0, #16
 800c65c:	f7ff ffb0 	bl	800c5c0 <malloc>
 800c660:	4602      	mov	r2, r0
 800c662:	6268      	str	r0, [r5, #36]	; 0x24
 800c664:	b920      	cbnz	r0, 800c670 <_Bfree+0x20>
 800c666:	4b09      	ldr	r3, [pc, #36]	; (800c68c <_Bfree+0x3c>)
 800c668:	4809      	ldr	r0, [pc, #36]	; (800c690 <_Bfree+0x40>)
 800c66a:	218a      	movs	r1, #138	; 0x8a
 800c66c:	f000 fc4e 	bl	800cf0c <__assert_func>
 800c670:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800c674:	6006      	str	r6, [r0, #0]
 800c676:	60c6      	str	r6, [r0, #12]
 800c678:	b13c      	cbz	r4, 800c68a <_Bfree+0x3a>
 800c67a:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800c67c:	6862      	ldr	r2, [r4, #4]
 800c67e:	68db      	ldr	r3, [r3, #12]
 800c680:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800c684:	6021      	str	r1, [r4, #0]
 800c686:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800c68a:	bd70      	pop	{r4, r5, r6, pc}
 800c68c:	0800d48d 	.word	0x0800d48d
 800c690:	0800d574 	.word	0x0800d574

0800c694 <__multadd>:
 800c694:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c698:	690e      	ldr	r6, [r1, #16]
 800c69a:	4607      	mov	r7, r0
 800c69c:	4698      	mov	r8, r3
 800c69e:	460c      	mov	r4, r1
 800c6a0:	f101 0014 	add.w	r0, r1, #20
 800c6a4:	2300      	movs	r3, #0
 800c6a6:	6805      	ldr	r5, [r0, #0]
 800c6a8:	b2a9      	uxth	r1, r5
 800c6aa:	fb02 8101 	mla	r1, r2, r1, r8
 800c6ae:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 800c6b2:	0c2d      	lsrs	r5, r5, #16
 800c6b4:	fb02 c505 	mla	r5, r2, r5, ip
 800c6b8:	b289      	uxth	r1, r1
 800c6ba:	3301      	adds	r3, #1
 800c6bc:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 800c6c0:	429e      	cmp	r6, r3
 800c6c2:	f840 1b04 	str.w	r1, [r0], #4
 800c6c6:	ea4f 4815 	mov.w	r8, r5, lsr #16
 800c6ca:	dcec      	bgt.n	800c6a6 <__multadd+0x12>
 800c6cc:	f1b8 0f00 	cmp.w	r8, #0
 800c6d0:	d022      	beq.n	800c718 <__multadd+0x84>
 800c6d2:	68a3      	ldr	r3, [r4, #8]
 800c6d4:	42b3      	cmp	r3, r6
 800c6d6:	dc19      	bgt.n	800c70c <__multadd+0x78>
 800c6d8:	6861      	ldr	r1, [r4, #4]
 800c6da:	4638      	mov	r0, r7
 800c6dc:	3101      	adds	r1, #1
 800c6de:	f7ff ff77 	bl	800c5d0 <_Balloc>
 800c6e2:	4605      	mov	r5, r0
 800c6e4:	b928      	cbnz	r0, 800c6f2 <__multadd+0x5e>
 800c6e6:	4602      	mov	r2, r0
 800c6e8:	4b0d      	ldr	r3, [pc, #52]	; (800c720 <__multadd+0x8c>)
 800c6ea:	480e      	ldr	r0, [pc, #56]	; (800c724 <__multadd+0x90>)
 800c6ec:	21b5      	movs	r1, #181	; 0xb5
 800c6ee:	f000 fc0d 	bl	800cf0c <__assert_func>
 800c6f2:	6922      	ldr	r2, [r4, #16]
 800c6f4:	3202      	adds	r2, #2
 800c6f6:	f104 010c 	add.w	r1, r4, #12
 800c6fa:	0092      	lsls	r2, r2, #2
 800c6fc:	300c      	adds	r0, #12
 800c6fe:	f7fe f83f 	bl	800a780 <memcpy>
 800c702:	4621      	mov	r1, r4
 800c704:	4638      	mov	r0, r7
 800c706:	f7ff ffa3 	bl	800c650 <_Bfree>
 800c70a:	462c      	mov	r4, r5
 800c70c:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 800c710:	3601      	adds	r6, #1
 800c712:	f8c3 8014 	str.w	r8, [r3, #20]
 800c716:	6126      	str	r6, [r4, #16]
 800c718:	4620      	mov	r0, r4
 800c71a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c71e:	bf00      	nop
 800c720:	0800d503 	.word	0x0800d503
 800c724:	0800d574 	.word	0x0800d574

0800c728 <__hi0bits>:
 800c728:	0c03      	lsrs	r3, r0, #16
 800c72a:	041b      	lsls	r3, r3, #16
 800c72c:	b9d3      	cbnz	r3, 800c764 <__hi0bits+0x3c>
 800c72e:	0400      	lsls	r0, r0, #16
 800c730:	2310      	movs	r3, #16
 800c732:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800c736:	bf04      	itt	eq
 800c738:	0200      	lsleq	r0, r0, #8
 800c73a:	3308      	addeq	r3, #8
 800c73c:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800c740:	bf04      	itt	eq
 800c742:	0100      	lsleq	r0, r0, #4
 800c744:	3304      	addeq	r3, #4
 800c746:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800c74a:	bf04      	itt	eq
 800c74c:	0080      	lsleq	r0, r0, #2
 800c74e:	3302      	addeq	r3, #2
 800c750:	2800      	cmp	r0, #0
 800c752:	db05      	blt.n	800c760 <__hi0bits+0x38>
 800c754:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800c758:	f103 0301 	add.w	r3, r3, #1
 800c75c:	bf08      	it	eq
 800c75e:	2320      	moveq	r3, #32
 800c760:	4618      	mov	r0, r3
 800c762:	4770      	bx	lr
 800c764:	2300      	movs	r3, #0
 800c766:	e7e4      	b.n	800c732 <__hi0bits+0xa>

0800c768 <__lo0bits>:
 800c768:	6803      	ldr	r3, [r0, #0]
 800c76a:	f013 0207 	ands.w	r2, r3, #7
 800c76e:	4601      	mov	r1, r0
 800c770:	d00b      	beq.n	800c78a <__lo0bits+0x22>
 800c772:	07da      	lsls	r2, r3, #31
 800c774:	d424      	bmi.n	800c7c0 <__lo0bits+0x58>
 800c776:	0798      	lsls	r0, r3, #30
 800c778:	bf49      	itett	mi
 800c77a:	085b      	lsrmi	r3, r3, #1
 800c77c:	089b      	lsrpl	r3, r3, #2
 800c77e:	2001      	movmi	r0, #1
 800c780:	600b      	strmi	r3, [r1, #0]
 800c782:	bf5c      	itt	pl
 800c784:	600b      	strpl	r3, [r1, #0]
 800c786:	2002      	movpl	r0, #2
 800c788:	4770      	bx	lr
 800c78a:	b298      	uxth	r0, r3
 800c78c:	b9b0      	cbnz	r0, 800c7bc <__lo0bits+0x54>
 800c78e:	0c1b      	lsrs	r3, r3, #16
 800c790:	2010      	movs	r0, #16
 800c792:	f013 0fff 	tst.w	r3, #255	; 0xff
 800c796:	bf04      	itt	eq
 800c798:	0a1b      	lsreq	r3, r3, #8
 800c79a:	3008      	addeq	r0, #8
 800c79c:	071a      	lsls	r2, r3, #28
 800c79e:	bf04      	itt	eq
 800c7a0:	091b      	lsreq	r3, r3, #4
 800c7a2:	3004      	addeq	r0, #4
 800c7a4:	079a      	lsls	r2, r3, #30
 800c7a6:	bf04      	itt	eq
 800c7a8:	089b      	lsreq	r3, r3, #2
 800c7aa:	3002      	addeq	r0, #2
 800c7ac:	07da      	lsls	r2, r3, #31
 800c7ae:	d403      	bmi.n	800c7b8 <__lo0bits+0x50>
 800c7b0:	085b      	lsrs	r3, r3, #1
 800c7b2:	f100 0001 	add.w	r0, r0, #1
 800c7b6:	d005      	beq.n	800c7c4 <__lo0bits+0x5c>
 800c7b8:	600b      	str	r3, [r1, #0]
 800c7ba:	4770      	bx	lr
 800c7bc:	4610      	mov	r0, r2
 800c7be:	e7e8      	b.n	800c792 <__lo0bits+0x2a>
 800c7c0:	2000      	movs	r0, #0
 800c7c2:	4770      	bx	lr
 800c7c4:	2020      	movs	r0, #32
 800c7c6:	4770      	bx	lr

0800c7c8 <__i2b>:
 800c7c8:	b510      	push	{r4, lr}
 800c7ca:	460c      	mov	r4, r1
 800c7cc:	2101      	movs	r1, #1
 800c7ce:	f7ff feff 	bl	800c5d0 <_Balloc>
 800c7d2:	4602      	mov	r2, r0
 800c7d4:	b928      	cbnz	r0, 800c7e2 <__i2b+0x1a>
 800c7d6:	4b05      	ldr	r3, [pc, #20]	; (800c7ec <__i2b+0x24>)
 800c7d8:	4805      	ldr	r0, [pc, #20]	; (800c7f0 <__i2b+0x28>)
 800c7da:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800c7de:	f000 fb95 	bl	800cf0c <__assert_func>
 800c7e2:	2301      	movs	r3, #1
 800c7e4:	6144      	str	r4, [r0, #20]
 800c7e6:	6103      	str	r3, [r0, #16]
 800c7e8:	bd10      	pop	{r4, pc}
 800c7ea:	bf00      	nop
 800c7ec:	0800d503 	.word	0x0800d503
 800c7f0:	0800d574 	.word	0x0800d574

0800c7f4 <__multiply>:
 800c7f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c7f8:	4614      	mov	r4, r2
 800c7fa:	690a      	ldr	r2, [r1, #16]
 800c7fc:	6923      	ldr	r3, [r4, #16]
 800c7fe:	429a      	cmp	r2, r3
 800c800:	bfb8      	it	lt
 800c802:	460b      	movlt	r3, r1
 800c804:	460d      	mov	r5, r1
 800c806:	bfbc      	itt	lt
 800c808:	4625      	movlt	r5, r4
 800c80a:	461c      	movlt	r4, r3
 800c80c:	f8d5 a010 	ldr.w	sl, [r5, #16]
 800c810:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800c814:	68ab      	ldr	r3, [r5, #8]
 800c816:	6869      	ldr	r1, [r5, #4]
 800c818:	eb0a 0709 	add.w	r7, sl, r9
 800c81c:	42bb      	cmp	r3, r7
 800c81e:	b085      	sub	sp, #20
 800c820:	bfb8      	it	lt
 800c822:	3101      	addlt	r1, #1
 800c824:	f7ff fed4 	bl	800c5d0 <_Balloc>
 800c828:	b930      	cbnz	r0, 800c838 <__multiply+0x44>
 800c82a:	4602      	mov	r2, r0
 800c82c:	4b42      	ldr	r3, [pc, #264]	; (800c938 <__multiply+0x144>)
 800c82e:	4843      	ldr	r0, [pc, #268]	; (800c93c <__multiply+0x148>)
 800c830:	f240 115d 	movw	r1, #349	; 0x15d
 800c834:	f000 fb6a 	bl	800cf0c <__assert_func>
 800c838:	f100 0614 	add.w	r6, r0, #20
 800c83c:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 800c840:	4633      	mov	r3, r6
 800c842:	2200      	movs	r2, #0
 800c844:	4543      	cmp	r3, r8
 800c846:	d31e      	bcc.n	800c886 <__multiply+0x92>
 800c848:	f105 0c14 	add.w	ip, r5, #20
 800c84c:	f104 0314 	add.w	r3, r4, #20
 800c850:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 800c854:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 800c858:	9202      	str	r2, [sp, #8]
 800c85a:	ebac 0205 	sub.w	r2, ip, r5
 800c85e:	3a15      	subs	r2, #21
 800c860:	f022 0203 	bic.w	r2, r2, #3
 800c864:	3204      	adds	r2, #4
 800c866:	f105 0115 	add.w	r1, r5, #21
 800c86a:	458c      	cmp	ip, r1
 800c86c:	bf38      	it	cc
 800c86e:	2204      	movcc	r2, #4
 800c870:	9201      	str	r2, [sp, #4]
 800c872:	9a02      	ldr	r2, [sp, #8]
 800c874:	9303      	str	r3, [sp, #12]
 800c876:	429a      	cmp	r2, r3
 800c878:	d808      	bhi.n	800c88c <__multiply+0x98>
 800c87a:	2f00      	cmp	r7, #0
 800c87c:	dc55      	bgt.n	800c92a <__multiply+0x136>
 800c87e:	6107      	str	r7, [r0, #16]
 800c880:	b005      	add	sp, #20
 800c882:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c886:	f843 2b04 	str.w	r2, [r3], #4
 800c88a:	e7db      	b.n	800c844 <__multiply+0x50>
 800c88c:	f8b3 a000 	ldrh.w	sl, [r3]
 800c890:	f1ba 0f00 	cmp.w	sl, #0
 800c894:	d020      	beq.n	800c8d8 <__multiply+0xe4>
 800c896:	f105 0e14 	add.w	lr, r5, #20
 800c89a:	46b1      	mov	r9, r6
 800c89c:	2200      	movs	r2, #0
 800c89e:	f85e 4b04 	ldr.w	r4, [lr], #4
 800c8a2:	f8d9 b000 	ldr.w	fp, [r9]
 800c8a6:	b2a1      	uxth	r1, r4
 800c8a8:	fa1f fb8b 	uxth.w	fp, fp
 800c8ac:	fb0a b101 	mla	r1, sl, r1, fp
 800c8b0:	4411      	add	r1, r2
 800c8b2:	f8d9 2000 	ldr.w	r2, [r9]
 800c8b6:	0c24      	lsrs	r4, r4, #16
 800c8b8:	0c12      	lsrs	r2, r2, #16
 800c8ba:	fb0a 2404 	mla	r4, sl, r4, r2
 800c8be:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 800c8c2:	b289      	uxth	r1, r1
 800c8c4:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 800c8c8:	45f4      	cmp	ip, lr
 800c8ca:	f849 1b04 	str.w	r1, [r9], #4
 800c8ce:	ea4f 4214 	mov.w	r2, r4, lsr #16
 800c8d2:	d8e4      	bhi.n	800c89e <__multiply+0xaa>
 800c8d4:	9901      	ldr	r1, [sp, #4]
 800c8d6:	5072      	str	r2, [r6, r1]
 800c8d8:	9a03      	ldr	r2, [sp, #12]
 800c8da:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800c8de:	3304      	adds	r3, #4
 800c8e0:	f1b9 0f00 	cmp.w	r9, #0
 800c8e4:	d01f      	beq.n	800c926 <__multiply+0x132>
 800c8e6:	6834      	ldr	r4, [r6, #0]
 800c8e8:	f105 0114 	add.w	r1, r5, #20
 800c8ec:	46b6      	mov	lr, r6
 800c8ee:	f04f 0a00 	mov.w	sl, #0
 800c8f2:	880a      	ldrh	r2, [r1, #0]
 800c8f4:	f8be b002 	ldrh.w	fp, [lr, #2]
 800c8f8:	fb09 b202 	mla	r2, r9, r2, fp
 800c8fc:	4492      	add	sl, r2
 800c8fe:	b2a4      	uxth	r4, r4
 800c900:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 800c904:	f84e 4b04 	str.w	r4, [lr], #4
 800c908:	f851 4b04 	ldr.w	r4, [r1], #4
 800c90c:	f8be 2000 	ldrh.w	r2, [lr]
 800c910:	0c24      	lsrs	r4, r4, #16
 800c912:	fb09 2404 	mla	r4, r9, r4, r2
 800c916:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 800c91a:	458c      	cmp	ip, r1
 800c91c:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800c920:	d8e7      	bhi.n	800c8f2 <__multiply+0xfe>
 800c922:	9a01      	ldr	r2, [sp, #4]
 800c924:	50b4      	str	r4, [r6, r2]
 800c926:	3604      	adds	r6, #4
 800c928:	e7a3      	b.n	800c872 <__multiply+0x7e>
 800c92a:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800c92e:	2b00      	cmp	r3, #0
 800c930:	d1a5      	bne.n	800c87e <__multiply+0x8a>
 800c932:	3f01      	subs	r7, #1
 800c934:	e7a1      	b.n	800c87a <__multiply+0x86>
 800c936:	bf00      	nop
 800c938:	0800d503 	.word	0x0800d503
 800c93c:	0800d574 	.word	0x0800d574

0800c940 <__pow5mult>:
 800c940:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c944:	4615      	mov	r5, r2
 800c946:	f012 0203 	ands.w	r2, r2, #3
 800c94a:	4606      	mov	r6, r0
 800c94c:	460f      	mov	r7, r1
 800c94e:	d007      	beq.n	800c960 <__pow5mult+0x20>
 800c950:	4c25      	ldr	r4, [pc, #148]	; (800c9e8 <__pow5mult+0xa8>)
 800c952:	3a01      	subs	r2, #1
 800c954:	2300      	movs	r3, #0
 800c956:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800c95a:	f7ff fe9b 	bl	800c694 <__multadd>
 800c95e:	4607      	mov	r7, r0
 800c960:	10ad      	asrs	r5, r5, #2
 800c962:	d03d      	beq.n	800c9e0 <__pow5mult+0xa0>
 800c964:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800c966:	b97c      	cbnz	r4, 800c988 <__pow5mult+0x48>
 800c968:	2010      	movs	r0, #16
 800c96a:	f7ff fe29 	bl	800c5c0 <malloc>
 800c96e:	4602      	mov	r2, r0
 800c970:	6270      	str	r0, [r6, #36]	; 0x24
 800c972:	b928      	cbnz	r0, 800c980 <__pow5mult+0x40>
 800c974:	4b1d      	ldr	r3, [pc, #116]	; (800c9ec <__pow5mult+0xac>)
 800c976:	481e      	ldr	r0, [pc, #120]	; (800c9f0 <__pow5mult+0xb0>)
 800c978:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800c97c:	f000 fac6 	bl	800cf0c <__assert_func>
 800c980:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800c984:	6004      	str	r4, [r0, #0]
 800c986:	60c4      	str	r4, [r0, #12]
 800c988:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800c98c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800c990:	b94c      	cbnz	r4, 800c9a6 <__pow5mult+0x66>
 800c992:	f240 2171 	movw	r1, #625	; 0x271
 800c996:	4630      	mov	r0, r6
 800c998:	f7ff ff16 	bl	800c7c8 <__i2b>
 800c99c:	2300      	movs	r3, #0
 800c99e:	f8c8 0008 	str.w	r0, [r8, #8]
 800c9a2:	4604      	mov	r4, r0
 800c9a4:	6003      	str	r3, [r0, #0]
 800c9a6:	f04f 0900 	mov.w	r9, #0
 800c9aa:	07eb      	lsls	r3, r5, #31
 800c9ac:	d50a      	bpl.n	800c9c4 <__pow5mult+0x84>
 800c9ae:	4639      	mov	r1, r7
 800c9b0:	4622      	mov	r2, r4
 800c9b2:	4630      	mov	r0, r6
 800c9b4:	f7ff ff1e 	bl	800c7f4 <__multiply>
 800c9b8:	4639      	mov	r1, r7
 800c9ba:	4680      	mov	r8, r0
 800c9bc:	4630      	mov	r0, r6
 800c9be:	f7ff fe47 	bl	800c650 <_Bfree>
 800c9c2:	4647      	mov	r7, r8
 800c9c4:	106d      	asrs	r5, r5, #1
 800c9c6:	d00b      	beq.n	800c9e0 <__pow5mult+0xa0>
 800c9c8:	6820      	ldr	r0, [r4, #0]
 800c9ca:	b938      	cbnz	r0, 800c9dc <__pow5mult+0x9c>
 800c9cc:	4622      	mov	r2, r4
 800c9ce:	4621      	mov	r1, r4
 800c9d0:	4630      	mov	r0, r6
 800c9d2:	f7ff ff0f 	bl	800c7f4 <__multiply>
 800c9d6:	6020      	str	r0, [r4, #0]
 800c9d8:	f8c0 9000 	str.w	r9, [r0]
 800c9dc:	4604      	mov	r4, r0
 800c9de:	e7e4      	b.n	800c9aa <__pow5mult+0x6a>
 800c9e0:	4638      	mov	r0, r7
 800c9e2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c9e6:	bf00      	nop
 800c9e8:	0800d6c8 	.word	0x0800d6c8
 800c9ec:	0800d48d 	.word	0x0800d48d
 800c9f0:	0800d574 	.word	0x0800d574

0800c9f4 <__lshift>:
 800c9f4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c9f8:	460c      	mov	r4, r1
 800c9fa:	6849      	ldr	r1, [r1, #4]
 800c9fc:	6923      	ldr	r3, [r4, #16]
 800c9fe:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800ca02:	68a3      	ldr	r3, [r4, #8]
 800ca04:	4607      	mov	r7, r0
 800ca06:	4691      	mov	r9, r2
 800ca08:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800ca0c:	f108 0601 	add.w	r6, r8, #1
 800ca10:	42b3      	cmp	r3, r6
 800ca12:	db0b      	blt.n	800ca2c <__lshift+0x38>
 800ca14:	4638      	mov	r0, r7
 800ca16:	f7ff fddb 	bl	800c5d0 <_Balloc>
 800ca1a:	4605      	mov	r5, r0
 800ca1c:	b948      	cbnz	r0, 800ca32 <__lshift+0x3e>
 800ca1e:	4602      	mov	r2, r0
 800ca20:	4b28      	ldr	r3, [pc, #160]	; (800cac4 <__lshift+0xd0>)
 800ca22:	4829      	ldr	r0, [pc, #164]	; (800cac8 <__lshift+0xd4>)
 800ca24:	f240 11d9 	movw	r1, #473	; 0x1d9
 800ca28:	f000 fa70 	bl	800cf0c <__assert_func>
 800ca2c:	3101      	adds	r1, #1
 800ca2e:	005b      	lsls	r3, r3, #1
 800ca30:	e7ee      	b.n	800ca10 <__lshift+0x1c>
 800ca32:	2300      	movs	r3, #0
 800ca34:	f100 0114 	add.w	r1, r0, #20
 800ca38:	f100 0210 	add.w	r2, r0, #16
 800ca3c:	4618      	mov	r0, r3
 800ca3e:	4553      	cmp	r3, sl
 800ca40:	db33      	blt.n	800caaa <__lshift+0xb6>
 800ca42:	6920      	ldr	r0, [r4, #16]
 800ca44:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800ca48:	f104 0314 	add.w	r3, r4, #20
 800ca4c:	f019 091f 	ands.w	r9, r9, #31
 800ca50:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800ca54:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800ca58:	d02b      	beq.n	800cab2 <__lshift+0xbe>
 800ca5a:	f1c9 0e20 	rsb	lr, r9, #32
 800ca5e:	468a      	mov	sl, r1
 800ca60:	2200      	movs	r2, #0
 800ca62:	6818      	ldr	r0, [r3, #0]
 800ca64:	fa00 f009 	lsl.w	r0, r0, r9
 800ca68:	4302      	orrs	r2, r0
 800ca6a:	f84a 2b04 	str.w	r2, [sl], #4
 800ca6e:	f853 2b04 	ldr.w	r2, [r3], #4
 800ca72:	459c      	cmp	ip, r3
 800ca74:	fa22 f20e 	lsr.w	r2, r2, lr
 800ca78:	d8f3      	bhi.n	800ca62 <__lshift+0x6e>
 800ca7a:	ebac 0304 	sub.w	r3, ip, r4
 800ca7e:	3b15      	subs	r3, #21
 800ca80:	f023 0303 	bic.w	r3, r3, #3
 800ca84:	3304      	adds	r3, #4
 800ca86:	f104 0015 	add.w	r0, r4, #21
 800ca8a:	4584      	cmp	ip, r0
 800ca8c:	bf38      	it	cc
 800ca8e:	2304      	movcc	r3, #4
 800ca90:	50ca      	str	r2, [r1, r3]
 800ca92:	b10a      	cbz	r2, 800ca98 <__lshift+0xa4>
 800ca94:	f108 0602 	add.w	r6, r8, #2
 800ca98:	3e01      	subs	r6, #1
 800ca9a:	4638      	mov	r0, r7
 800ca9c:	612e      	str	r6, [r5, #16]
 800ca9e:	4621      	mov	r1, r4
 800caa0:	f7ff fdd6 	bl	800c650 <_Bfree>
 800caa4:	4628      	mov	r0, r5
 800caa6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800caaa:	f842 0f04 	str.w	r0, [r2, #4]!
 800caae:	3301      	adds	r3, #1
 800cab0:	e7c5      	b.n	800ca3e <__lshift+0x4a>
 800cab2:	3904      	subs	r1, #4
 800cab4:	f853 2b04 	ldr.w	r2, [r3], #4
 800cab8:	f841 2f04 	str.w	r2, [r1, #4]!
 800cabc:	459c      	cmp	ip, r3
 800cabe:	d8f9      	bhi.n	800cab4 <__lshift+0xc0>
 800cac0:	e7ea      	b.n	800ca98 <__lshift+0xa4>
 800cac2:	bf00      	nop
 800cac4:	0800d503 	.word	0x0800d503
 800cac8:	0800d574 	.word	0x0800d574

0800cacc <__mcmp>:
 800cacc:	b530      	push	{r4, r5, lr}
 800cace:	6902      	ldr	r2, [r0, #16]
 800cad0:	690c      	ldr	r4, [r1, #16]
 800cad2:	1b12      	subs	r2, r2, r4
 800cad4:	d10e      	bne.n	800caf4 <__mcmp+0x28>
 800cad6:	f100 0314 	add.w	r3, r0, #20
 800cada:	3114      	adds	r1, #20
 800cadc:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800cae0:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800cae4:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800cae8:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800caec:	42a5      	cmp	r5, r4
 800caee:	d003      	beq.n	800caf8 <__mcmp+0x2c>
 800caf0:	d305      	bcc.n	800cafe <__mcmp+0x32>
 800caf2:	2201      	movs	r2, #1
 800caf4:	4610      	mov	r0, r2
 800caf6:	bd30      	pop	{r4, r5, pc}
 800caf8:	4283      	cmp	r3, r0
 800cafa:	d3f3      	bcc.n	800cae4 <__mcmp+0x18>
 800cafc:	e7fa      	b.n	800caf4 <__mcmp+0x28>
 800cafe:	f04f 32ff 	mov.w	r2, #4294967295
 800cb02:	e7f7      	b.n	800caf4 <__mcmp+0x28>

0800cb04 <__mdiff>:
 800cb04:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cb08:	460c      	mov	r4, r1
 800cb0a:	4606      	mov	r6, r0
 800cb0c:	4611      	mov	r1, r2
 800cb0e:	4620      	mov	r0, r4
 800cb10:	4617      	mov	r7, r2
 800cb12:	f7ff ffdb 	bl	800cacc <__mcmp>
 800cb16:	1e05      	subs	r5, r0, #0
 800cb18:	d110      	bne.n	800cb3c <__mdiff+0x38>
 800cb1a:	4629      	mov	r1, r5
 800cb1c:	4630      	mov	r0, r6
 800cb1e:	f7ff fd57 	bl	800c5d0 <_Balloc>
 800cb22:	b930      	cbnz	r0, 800cb32 <__mdiff+0x2e>
 800cb24:	4b39      	ldr	r3, [pc, #228]	; (800cc0c <__mdiff+0x108>)
 800cb26:	4602      	mov	r2, r0
 800cb28:	f240 2132 	movw	r1, #562	; 0x232
 800cb2c:	4838      	ldr	r0, [pc, #224]	; (800cc10 <__mdiff+0x10c>)
 800cb2e:	f000 f9ed 	bl	800cf0c <__assert_func>
 800cb32:	2301      	movs	r3, #1
 800cb34:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800cb38:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cb3c:	bfa4      	itt	ge
 800cb3e:	463b      	movge	r3, r7
 800cb40:	4627      	movge	r7, r4
 800cb42:	4630      	mov	r0, r6
 800cb44:	6879      	ldr	r1, [r7, #4]
 800cb46:	bfa6      	itte	ge
 800cb48:	461c      	movge	r4, r3
 800cb4a:	2500      	movge	r5, #0
 800cb4c:	2501      	movlt	r5, #1
 800cb4e:	f7ff fd3f 	bl	800c5d0 <_Balloc>
 800cb52:	b920      	cbnz	r0, 800cb5e <__mdiff+0x5a>
 800cb54:	4b2d      	ldr	r3, [pc, #180]	; (800cc0c <__mdiff+0x108>)
 800cb56:	4602      	mov	r2, r0
 800cb58:	f44f 7110 	mov.w	r1, #576	; 0x240
 800cb5c:	e7e6      	b.n	800cb2c <__mdiff+0x28>
 800cb5e:	693e      	ldr	r6, [r7, #16]
 800cb60:	60c5      	str	r5, [r0, #12]
 800cb62:	6925      	ldr	r5, [r4, #16]
 800cb64:	f107 0114 	add.w	r1, r7, #20
 800cb68:	f104 0914 	add.w	r9, r4, #20
 800cb6c:	f100 0e14 	add.w	lr, r0, #20
 800cb70:	f107 0210 	add.w	r2, r7, #16
 800cb74:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 800cb78:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 800cb7c:	46f2      	mov	sl, lr
 800cb7e:	2700      	movs	r7, #0
 800cb80:	f859 3b04 	ldr.w	r3, [r9], #4
 800cb84:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800cb88:	fa1f f883 	uxth.w	r8, r3
 800cb8c:	fa17 f78b 	uxtah	r7, r7, fp
 800cb90:	0c1b      	lsrs	r3, r3, #16
 800cb92:	eba7 0808 	sub.w	r8, r7, r8
 800cb96:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800cb9a:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800cb9e:	fa1f f888 	uxth.w	r8, r8
 800cba2:	141f      	asrs	r7, r3, #16
 800cba4:	454d      	cmp	r5, r9
 800cba6:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800cbaa:	f84a 3b04 	str.w	r3, [sl], #4
 800cbae:	d8e7      	bhi.n	800cb80 <__mdiff+0x7c>
 800cbb0:	1b2b      	subs	r3, r5, r4
 800cbb2:	3b15      	subs	r3, #21
 800cbb4:	f023 0303 	bic.w	r3, r3, #3
 800cbb8:	3304      	adds	r3, #4
 800cbba:	3415      	adds	r4, #21
 800cbbc:	42a5      	cmp	r5, r4
 800cbbe:	bf38      	it	cc
 800cbc0:	2304      	movcc	r3, #4
 800cbc2:	4419      	add	r1, r3
 800cbc4:	4473      	add	r3, lr
 800cbc6:	469e      	mov	lr, r3
 800cbc8:	460d      	mov	r5, r1
 800cbca:	4565      	cmp	r5, ip
 800cbcc:	d30e      	bcc.n	800cbec <__mdiff+0xe8>
 800cbce:	f10c 0203 	add.w	r2, ip, #3
 800cbd2:	1a52      	subs	r2, r2, r1
 800cbd4:	f022 0203 	bic.w	r2, r2, #3
 800cbd8:	3903      	subs	r1, #3
 800cbda:	458c      	cmp	ip, r1
 800cbdc:	bf38      	it	cc
 800cbde:	2200      	movcc	r2, #0
 800cbe0:	441a      	add	r2, r3
 800cbe2:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800cbe6:	b17b      	cbz	r3, 800cc08 <__mdiff+0x104>
 800cbe8:	6106      	str	r6, [r0, #16]
 800cbea:	e7a5      	b.n	800cb38 <__mdiff+0x34>
 800cbec:	f855 8b04 	ldr.w	r8, [r5], #4
 800cbf0:	fa17 f488 	uxtah	r4, r7, r8
 800cbf4:	1422      	asrs	r2, r4, #16
 800cbf6:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 800cbfa:	b2a4      	uxth	r4, r4
 800cbfc:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800cc00:	f84e 4b04 	str.w	r4, [lr], #4
 800cc04:	1417      	asrs	r7, r2, #16
 800cc06:	e7e0      	b.n	800cbca <__mdiff+0xc6>
 800cc08:	3e01      	subs	r6, #1
 800cc0a:	e7ea      	b.n	800cbe2 <__mdiff+0xde>
 800cc0c:	0800d503 	.word	0x0800d503
 800cc10:	0800d574 	.word	0x0800d574

0800cc14 <__d2b>:
 800cc14:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800cc18:	4689      	mov	r9, r1
 800cc1a:	2101      	movs	r1, #1
 800cc1c:	ec57 6b10 	vmov	r6, r7, d0
 800cc20:	4690      	mov	r8, r2
 800cc22:	f7ff fcd5 	bl	800c5d0 <_Balloc>
 800cc26:	4604      	mov	r4, r0
 800cc28:	b930      	cbnz	r0, 800cc38 <__d2b+0x24>
 800cc2a:	4602      	mov	r2, r0
 800cc2c:	4b25      	ldr	r3, [pc, #148]	; (800ccc4 <__d2b+0xb0>)
 800cc2e:	4826      	ldr	r0, [pc, #152]	; (800ccc8 <__d2b+0xb4>)
 800cc30:	f240 310a 	movw	r1, #778	; 0x30a
 800cc34:	f000 f96a 	bl	800cf0c <__assert_func>
 800cc38:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800cc3c:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800cc40:	bb35      	cbnz	r5, 800cc90 <__d2b+0x7c>
 800cc42:	2e00      	cmp	r6, #0
 800cc44:	9301      	str	r3, [sp, #4]
 800cc46:	d028      	beq.n	800cc9a <__d2b+0x86>
 800cc48:	4668      	mov	r0, sp
 800cc4a:	9600      	str	r6, [sp, #0]
 800cc4c:	f7ff fd8c 	bl	800c768 <__lo0bits>
 800cc50:	9900      	ldr	r1, [sp, #0]
 800cc52:	b300      	cbz	r0, 800cc96 <__d2b+0x82>
 800cc54:	9a01      	ldr	r2, [sp, #4]
 800cc56:	f1c0 0320 	rsb	r3, r0, #32
 800cc5a:	fa02 f303 	lsl.w	r3, r2, r3
 800cc5e:	430b      	orrs	r3, r1
 800cc60:	40c2      	lsrs	r2, r0
 800cc62:	6163      	str	r3, [r4, #20]
 800cc64:	9201      	str	r2, [sp, #4]
 800cc66:	9b01      	ldr	r3, [sp, #4]
 800cc68:	61a3      	str	r3, [r4, #24]
 800cc6a:	2b00      	cmp	r3, #0
 800cc6c:	bf14      	ite	ne
 800cc6e:	2202      	movne	r2, #2
 800cc70:	2201      	moveq	r2, #1
 800cc72:	6122      	str	r2, [r4, #16]
 800cc74:	b1d5      	cbz	r5, 800ccac <__d2b+0x98>
 800cc76:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800cc7a:	4405      	add	r5, r0
 800cc7c:	f8c9 5000 	str.w	r5, [r9]
 800cc80:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800cc84:	f8c8 0000 	str.w	r0, [r8]
 800cc88:	4620      	mov	r0, r4
 800cc8a:	b003      	add	sp, #12
 800cc8c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800cc90:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800cc94:	e7d5      	b.n	800cc42 <__d2b+0x2e>
 800cc96:	6161      	str	r1, [r4, #20]
 800cc98:	e7e5      	b.n	800cc66 <__d2b+0x52>
 800cc9a:	a801      	add	r0, sp, #4
 800cc9c:	f7ff fd64 	bl	800c768 <__lo0bits>
 800cca0:	9b01      	ldr	r3, [sp, #4]
 800cca2:	6163      	str	r3, [r4, #20]
 800cca4:	2201      	movs	r2, #1
 800cca6:	6122      	str	r2, [r4, #16]
 800cca8:	3020      	adds	r0, #32
 800ccaa:	e7e3      	b.n	800cc74 <__d2b+0x60>
 800ccac:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800ccb0:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800ccb4:	f8c9 0000 	str.w	r0, [r9]
 800ccb8:	6918      	ldr	r0, [r3, #16]
 800ccba:	f7ff fd35 	bl	800c728 <__hi0bits>
 800ccbe:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800ccc2:	e7df      	b.n	800cc84 <__d2b+0x70>
 800ccc4:	0800d503 	.word	0x0800d503
 800ccc8:	0800d574 	.word	0x0800d574

0800cccc <_calloc_r>:
 800cccc:	b513      	push	{r0, r1, r4, lr}
 800ccce:	434a      	muls	r2, r1
 800ccd0:	4611      	mov	r1, r2
 800ccd2:	9201      	str	r2, [sp, #4]
 800ccd4:	f000 f85a 	bl	800cd8c <_malloc_r>
 800ccd8:	4604      	mov	r4, r0
 800ccda:	b118      	cbz	r0, 800cce4 <_calloc_r+0x18>
 800ccdc:	9a01      	ldr	r2, [sp, #4]
 800ccde:	2100      	movs	r1, #0
 800cce0:	f7fd fd5c 	bl	800a79c <memset>
 800cce4:	4620      	mov	r0, r4
 800cce6:	b002      	add	sp, #8
 800cce8:	bd10      	pop	{r4, pc}
	...

0800ccec <_free_r>:
 800ccec:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800ccee:	2900      	cmp	r1, #0
 800ccf0:	d048      	beq.n	800cd84 <_free_r+0x98>
 800ccf2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ccf6:	9001      	str	r0, [sp, #4]
 800ccf8:	2b00      	cmp	r3, #0
 800ccfa:	f1a1 0404 	sub.w	r4, r1, #4
 800ccfe:	bfb8      	it	lt
 800cd00:	18e4      	addlt	r4, r4, r3
 800cd02:	f000 f989 	bl	800d018 <__malloc_lock>
 800cd06:	4a20      	ldr	r2, [pc, #128]	; (800cd88 <_free_r+0x9c>)
 800cd08:	9801      	ldr	r0, [sp, #4]
 800cd0a:	6813      	ldr	r3, [r2, #0]
 800cd0c:	4615      	mov	r5, r2
 800cd0e:	b933      	cbnz	r3, 800cd1e <_free_r+0x32>
 800cd10:	6063      	str	r3, [r4, #4]
 800cd12:	6014      	str	r4, [r2, #0]
 800cd14:	b003      	add	sp, #12
 800cd16:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800cd1a:	f000 b983 	b.w	800d024 <__malloc_unlock>
 800cd1e:	42a3      	cmp	r3, r4
 800cd20:	d90b      	bls.n	800cd3a <_free_r+0x4e>
 800cd22:	6821      	ldr	r1, [r4, #0]
 800cd24:	1862      	adds	r2, r4, r1
 800cd26:	4293      	cmp	r3, r2
 800cd28:	bf04      	itt	eq
 800cd2a:	681a      	ldreq	r2, [r3, #0]
 800cd2c:	685b      	ldreq	r3, [r3, #4]
 800cd2e:	6063      	str	r3, [r4, #4]
 800cd30:	bf04      	itt	eq
 800cd32:	1852      	addeq	r2, r2, r1
 800cd34:	6022      	streq	r2, [r4, #0]
 800cd36:	602c      	str	r4, [r5, #0]
 800cd38:	e7ec      	b.n	800cd14 <_free_r+0x28>
 800cd3a:	461a      	mov	r2, r3
 800cd3c:	685b      	ldr	r3, [r3, #4]
 800cd3e:	b10b      	cbz	r3, 800cd44 <_free_r+0x58>
 800cd40:	42a3      	cmp	r3, r4
 800cd42:	d9fa      	bls.n	800cd3a <_free_r+0x4e>
 800cd44:	6811      	ldr	r1, [r2, #0]
 800cd46:	1855      	adds	r5, r2, r1
 800cd48:	42a5      	cmp	r5, r4
 800cd4a:	d10b      	bne.n	800cd64 <_free_r+0x78>
 800cd4c:	6824      	ldr	r4, [r4, #0]
 800cd4e:	4421      	add	r1, r4
 800cd50:	1854      	adds	r4, r2, r1
 800cd52:	42a3      	cmp	r3, r4
 800cd54:	6011      	str	r1, [r2, #0]
 800cd56:	d1dd      	bne.n	800cd14 <_free_r+0x28>
 800cd58:	681c      	ldr	r4, [r3, #0]
 800cd5a:	685b      	ldr	r3, [r3, #4]
 800cd5c:	6053      	str	r3, [r2, #4]
 800cd5e:	4421      	add	r1, r4
 800cd60:	6011      	str	r1, [r2, #0]
 800cd62:	e7d7      	b.n	800cd14 <_free_r+0x28>
 800cd64:	d902      	bls.n	800cd6c <_free_r+0x80>
 800cd66:	230c      	movs	r3, #12
 800cd68:	6003      	str	r3, [r0, #0]
 800cd6a:	e7d3      	b.n	800cd14 <_free_r+0x28>
 800cd6c:	6825      	ldr	r5, [r4, #0]
 800cd6e:	1961      	adds	r1, r4, r5
 800cd70:	428b      	cmp	r3, r1
 800cd72:	bf04      	itt	eq
 800cd74:	6819      	ldreq	r1, [r3, #0]
 800cd76:	685b      	ldreq	r3, [r3, #4]
 800cd78:	6063      	str	r3, [r4, #4]
 800cd7a:	bf04      	itt	eq
 800cd7c:	1949      	addeq	r1, r1, r5
 800cd7e:	6021      	streq	r1, [r4, #0]
 800cd80:	6054      	str	r4, [r2, #4]
 800cd82:	e7c7      	b.n	800cd14 <_free_r+0x28>
 800cd84:	b003      	add	sp, #12
 800cd86:	bd30      	pop	{r4, r5, pc}
 800cd88:	200004bc 	.word	0x200004bc

0800cd8c <_malloc_r>:
 800cd8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cd8e:	1ccd      	adds	r5, r1, #3
 800cd90:	f025 0503 	bic.w	r5, r5, #3
 800cd94:	3508      	adds	r5, #8
 800cd96:	2d0c      	cmp	r5, #12
 800cd98:	bf38      	it	cc
 800cd9a:	250c      	movcc	r5, #12
 800cd9c:	2d00      	cmp	r5, #0
 800cd9e:	4606      	mov	r6, r0
 800cda0:	db01      	blt.n	800cda6 <_malloc_r+0x1a>
 800cda2:	42a9      	cmp	r1, r5
 800cda4:	d903      	bls.n	800cdae <_malloc_r+0x22>
 800cda6:	230c      	movs	r3, #12
 800cda8:	6033      	str	r3, [r6, #0]
 800cdaa:	2000      	movs	r0, #0
 800cdac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800cdae:	f000 f933 	bl	800d018 <__malloc_lock>
 800cdb2:	4921      	ldr	r1, [pc, #132]	; (800ce38 <_malloc_r+0xac>)
 800cdb4:	680a      	ldr	r2, [r1, #0]
 800cdb6:	4614      	mov	r4, r2
 800cdb8:	b99c      	cbnz	r4, 800cde2 <_malloc_r+0x56>
 800cdba:	4f20      	ldr	r7, [pc, #128]	; (800ce3c <_malloc_r+0xb0>)
 800cdbc:	683b      	ldr	r3, [r7, #0]
 800cdbe:	b923      	cbnz	r3, 800cdca <_malloc_r+0x3e>
 800cdc0:	4621      	mov	r1, r4
 800cdc2:	4630      	mov	r0, r6
 800cdc4:	f000 f83c 	bl	800ce40 <_sbrk_r>
 800cdc8:	6038      	str	r0, [r7, #0]
 800cdca:	4629      	mov	r1, r5
 800cdcc:	4630      	mov	r0, r6
 800cdce:	f000 f837 	bl	800ce40 <_sbrk_r>
 800cdd2:	1c43      	adds	r3, r0, #1
 800cdd4:	d123      	bne.n	800ce1e <_malloc_r+0x92>
 800cdd6:	230c      	movs	r3, #12
 800cdd8:	6033      	str	r3, [r6, #0]
 800cdda:	4630      	mov	r0, r6
 800cddc:	f000 f922 	bl	800d024 <__malloc_unlock>
 800cde0:	e7e3      	b.n	800cdaa <_malloc_r+0x1e>
 800cde2:	6823      	ldr	r3, [r4, #0]
 800cde4:	1b5b      	subs	r3, r3, r5
 800cde6:	d417      	bmi.n	800ce18 <_malloc_r+0x8c>
 800cde8:	2b0b      	cmp	r3, #11
 800cdea:	d903      	bls.n	800cdf4 <_malloc_r+0x68>
 800cdec:	6023      	str	r3, [r4, #0]
 800cdee:	441c      	add	r4, r3
 800cdf0:	6025      	str	r5, [r4, #0]
 800cdf2:	e004      	b.n	800cdfe <_malloc_r+0x72>
 800cdf4:	6863      	ldr	r3, [r4, #4]
 800cdf6:	42a2      	cmp	r2, r4
 800cdf8:	bf0c      	ite	eq
 800cdfa:	600b      	streq	r3, [r1, #0]
 800cdfc:	6053      	strne	r3, [r2, #4]
 800cdfe:	4630      	mov	r0, r6
 800ce00:	f000 f910 	bl	800d024 <__malloc_unlock>
 800ce04:	f104 000b 	add.w	r0, r4, #11
 800ce08:	1d23      	adds	r3, r4, #4
 800ce0a:	f020 0007 	bic.w	r0, r0, #7
 800ce0e:	1ac2      	subs	r2, r0, r3
 800ce10:	d0cc      	beq.n	800cdac <_malloc_r+0x20>
 800ce12:	1a1b      	subs	r3, r3, r0
 800ce14:	50a3      	str	r3, [r4, r2]
 800ce16:	e7c9      	b.n	800cdac <_malloc_r+0x20>
 800ce18:	4622      	mov	r2, r4
 800ce1a:	6864      	ldr	r4, [r4, #4]
 800ce1c:	e7cc      	b.n	800cdb8 <_malloc_r+0x2c>
 800ce1e:	1cc4      	adds	r4, r0, #3
 800ce20:	f024 0403 	bic.w	r4, r4, #3
 800ce24:	42a0      	cmp	r0, r4
 800ce26:	d0e3      	beq.n	800cdf0 <_malloc_r+0x64>
 800ce28:	1a21      	subs	r1, r4, r0
 800ce2a:	4630      	mov	r0, r6
 800ce2c:	f000 f808 	bl	800ce40 <_sbrk_r>
 800ce30:	3001      	adds	r0, #1
 800ce32:	d1dd      	bne.n	800cdf0 <_malloc_r+0x64>
 800ce34:	e7cf      	b.n	800cdd6 <_malloc_r+0x4a>
 800ce36:	bf00      	nop
 800ce38:	200004bc 	.word	0x200004bc
 800ce3c:	200004c0 	.word	0x200004c0

0800ce40 <_sbrk_r>:
 800ce40:	b538      	push	{r3, r4, r5, lr}
 800ce42:	4d06      	ldr	r5, [pc, #24]	; (800ce5c <_sbrk_r+0x1c>)
 800ce44:	2300      	movs	r3, #0
 800ce46:	4604      	mov	r4, r0
 800ce48:	4608      	mov	r0, r1
 800ce4a:	602b      	str	r3, [r5, #0]
 800ce4c:	f7f4 fc6c 	bl	8001728 <_sbrk>
 800ce50:	1c43      	adds	r3, r0, #1
 800ce52:	d102      	bne.n	800ce5a <_sbrk_r+0x1a>
 800ce54:	682b      	ldr	r3, [r5, #0]
 800ce56:	b103      	cbz	r3, 800ce5a <_sbrk_r+0x1a>
 800ce58:	6023      	str	r3, [r4, #0]
 800ce5a:	bd38      	pop	{r3, r4, r5, pc}
 800ce5c:	20000a04 	.word	0x20000a04

0800ce60 <__sread>:
 800ce60:	b510      	push	{r4, lr}
 800ce62:	460c      	mov	r4, r1
 800ce64:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ce68:	f000 fa3c 	bl	800d2e4 <_read_r>
 800ce6c:	2800      	cmp	r0, #0
 800ce6e:	bfab      	itete	ge
 800ce70:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800ce72:	89a3      	ldrhlt	r3, [r4, #12]
 800ce74:	181b      	addge	r3, r3, r0
 800ce76:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800ce7a:	bfac      	ite	ge
 800ce7c:	6563      	strge	r3, [r4, #84]	; 0x54
 800ce7e:	81a3      	strhlt	r3, [r4, #12]
 800ce80:	bd10      	pop	{r4, pc}

0800ce82 <__swrite>:
 800ce82:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ce86:	461f      	mov	r7, r3
 800ce88:	898b      	ldrh	r3, [r1, #12]
 800ce8a:	05db      	lsls	r3, r3, #23
 800ce8c:	4605      	mov	r5, r0
 800ce8e:	460c      	mov	r4, r1
 800ce90:	4616      	mov	r6, r2
 800ce92:	d505      	bpl.n	800cea0 <__swrite+0x1e>
 800ce94:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ce98:	2302      	movs	r3, #2
 800ce9a:	2200      	movs	r2, #0
 800ce9c:	f000 f898 	bl	800cfd0 <_lseek_r>
 800cea0:	89a3      	ldrh	r3, [r4, #12]
 800cea2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800cea6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800ceaa:	81a3      	strh	r3, [r4, #12]
 800ceac:	4632      	mov	r2, r6
 800ceae:	463b      	mov	r3, r7
 800ceb0:	4628      	mov	r0, r5
 800ceb2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ceb6:	f000 b817 	b.w	800cee8 <_write_r>

0800ceba <__sseek>:
 800ceba:	b510      	push	{r4, lr}
 800cebc:	460c      	mov	r4, r1
 800cebe:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800cec2:	f000 f885 	bl	800cfd0 <_lseek_r>
 800cec6:	1c43      	adds	r3, r0, #1
 800cec8:	89a3      	ldrh	r3, [r4, #12]
 800ceca:	bf15      	itete	ne
 800cecc:	6560      	strne	r0, [r4, #84]	; 0x54
 800cece:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800ced2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800ced6:	81a3      	strheq	r3, [r4, #12]
 800ced8:	bf18      	it	ne
 800ceda:	81a3      	strhne	r3, [r4, #12]
 800cedc:	bd10      	pop	{r4, pc}

0800cede <__sclose>:
 800cede:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800cee2:	f000 b831 	b.w	800cf48 <_close_r>
	...

0800cee8 <_write_r>:
 800cee8:	b538      	push	{r3, r4, r5, lr}
 800ceea:	4d07      	ldr	r5, [pc, #28]	; (800cf08 <_write_r+0x20>)
 800ceec:	4604      	mov	r4, r0
 800ceee:	4608      	mov	r0, r1
 800cef0:	4611      	mov	r1, r2
 800cef2:	2200      	movs	r2, #0
 800cef4:	602a      	str	r2, [r5, #0]
 800cef6:	461a      	mov	r2, r3
 800cef8:	f7f4 fb16 	bl	8001528 <_write>
 800cefc:	1c43      	adds	r3, r0, #1
 800cefe:	d102      	bne.n	800cf06 <_write_r+0x1e>
 800cf00:	682b      	ldr	r3, [r5, #0]
 800cf02:	b103      	cbz	r3, 800cf06 <_write_r+0x1e>
 800cf04:	6023      	str	r3, [r4, #0]
 800cf06:	bd38      	pop	{r3, r4, r5, pc}
 800cf08:	20000a04 	.word	0x20000a04

0800cf0c <__assert_func>:
 800cf0c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800cf0e:	4614      	mov	r4, r2
 800cf10:	461a      	mov	r2, r3
 800cf12:	4b09      	ldr	r3, [pc, #36]	; (800cf38 <__assert_func+0x2c>)
 800cf14:	681b      	ldr	r3, [r3, #0]
 800cf16:	4605      	mov	r5, r0
 800cf18:	68d8      	ldr	r0, [r3, #12]
 800cf1a:	b14c      	cbz	r4, 800cf30 <__assert_func+0x24>
 800cf1c:	4b07      	ldr	r3, [pc, #28]	; (800cf3c <__assert_func+0x30>)
 800cf1e:	9100      	str	r1, [sp, #0]
 800cf20:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800cf24:	4906      	ldr	r1, [pc, #24]	; (800cf40 <__assert_func+0x34>)
 800cf26:	462b      	mov	r3, r5
 800cf28:	f000 f81e 	bl	800cf68 <fiprintf>
 800cf2c:	f000 f9f9 	bl	800d322 <abort>
 800cf30:	4b04      	ldr	r3, [pc, #16]	; (800cf44 <__assert_func+0x38>)
 800cf32:	461c      	mov	r4, r3
 800cf34:	e7f3      	b.n	800cf1e <__assert_func+0x12>
 800cf36:	bf00      	nop
 800cf38:	200002c8 	.word	0x200002c8
 800cf3c:	0800d6d4 	.word	0x0800d6d4
 800cf40:	0800d6e1 	.word	0x0800d6e1
 800cf44:	0800d70f 	.word	0x0800d70f

0800cf48 <_close_r>:
 800cf48:	b538      	push	{r3, r4, r5, lr}
 800cf4a:	4d06      	ldr	r5, [pc, #24]	; (800cf64 <_close_r+0x1c>)
 800cf4c:	2300      	movs	r3, #0
 800cf4e:	4604      	mov	r4, r0
 800cf50:	4608      	mov	r0, r1
 800cf52:	602b      	str	r3, [r5, #0]
 800cf54:	f7f4 fb14 	bl	8001580 <_close>
 800cf58:	1c43      	adds	r3, r0, #1
 800cf5a:	d102      	bne.n	800cf62 <_close_r+0x1a>
 800cf5c:	682b      	ldr	r3, [r5, #0]
 800cf5e:	b103      	cbz	r3, 800cf62 <_close_r+0x1a>
 800cf60:	6023      	str	r3, [r4, #0]
 800cf62:	bd38      	pop	{r3, r4, r5, pc}
 800cf64:	20000a04 	.word	0x20000a04

0800cf68 <fiprintf>:
 800cf68:	b40e      	push	{r1, r2, r3}
 800cf6a:	b503      	push	{r0, r1, lr}
 800cf6c:	4601      	mov	r1, r0
 800cf6e:	ab03      	add	r3, sp, #12
 800cf70:	4805      	ldr	r0, [pc, #20]	; (800cf88 <fiprintf+0x20>)
 800cf72:	f853 2b04 	ldr.w	r2, [r3], #4
 800cf76:	6800      	ldr	r0, [r0, #0]
 800cf78:	9301      	str	r3, [sp, #4]
 800cf7a:	f000 f883 	bl	800d084 <_vfiprintf_r>
 800cf7e:	b002      	add	sp, #8
 800cf80:	f85d eb04 	ldr.w	lr, [sp], #4
 800cf84:	b003      	add	sp, #12
 800cf86:	4770      	bx	lr
 800cf88:	200002c8 	.word	0x200002c8

0800cf8c <_fstat_r>:
 800cf8c:	b538      	push	{r3, r4, r5, lr}
 800cf8e:	4d07      	ldr	r5, [pc, #28]	; (800cfac <_fstat_r+0x20>)
 800cf90:	2300      	movs	r3, #0
 800cf92:	4604      	mov	r4, r0
 800cf94:	4608      	mov	r0, r1
 800cf96:	4611      	mov	r1, r2
 800cf98:	602b      	str	r3, [r5, #0]
 800cf9a:	f7f4 fb41 	bl	8001620 <_fstat>
 800cf9e:	1c43      	adds	r3, r0, #1
 800cfa0:	d102      	bne.n	800cfa8 <_fstat_r+0x1c>
 800cfa2:	682b      	ldr	r3, [r5, #0]
 800cfa4:	b103      	cbz	r3, 800cfa8 <_fstat_r+0x1c>
 800cfa6:	6023      	str	r3, [r4, #0]
 800cfa8:	bd38      	pop	{r3, r4, r5, pc}
 800cfaa:	bf00      	nop
 800cfac:	20000a04 	.word	0x20000a04

0800cfb0 <_isatty_r>:
 800cfb0:	b538      	push	{r3, r4, r5, lr}
 800cfb2:	4d06      	ldr	r5, [pc, #24]	; (800cfcc <_isatty_r+0x1c>)
 800cfb4:	2300      	movs	r3, #0
 800cfb6:	4604      	mov	r4, r0
 800cfb8:	4608      	mov	r0, r1
 800cfba:	602b      	str	r3, [r5, #0]
 800cfbc:	f7f4 fa9e 	bl	80014fc <_isatty>
 800cfc0:	1c43      	adds	r3, r0, #1
 800cfc2:	d102      	bne.n	800cfca <_isatty_r+0x1a>
 800cfc4:	682b      	ldr	r3, [r5, #0]
 800cfc6:	b103      	cbz	r3, 800cfca <_isatty_r+0x1a>
 800cfc8:	6023      	str	r3, [r4, #0]
 800cfca:	bd38      	pop	{r3, r4, r5, pc}
 800cfcc:	20000a04 	.word	0x20000a04

0800cfd0 <_lseek_r>:
 800cfd0:	b538      	push	{r3, r4, r5, lr}
 800cfd2:	4d07      	ldr	r5, [pc, #28]	; (800cff0 <_lseek_r+0x20>)
 800cfd4:	4604      	mov	r4, r0
 800cfd6:	4608      	mov	r0, r1
 800cfd8:	4611      	mov	r1, r2
 800cfda:	2200      	movs	r2, #0
 800cfdc:	602a      	str	r2, [r5, #0]
 800cfde:	461a      	mov	r2, r3
 800cfe0:	f7f4 fae5 	bl	80015ae <_lseek>
 800cfe4:	1c43      	adds	r3, r0, #1
 800cfe6:	d102      	bne.n	800cfee <_lseek_r+0x1e>
 800cfe8:	682b      	ldr	r3, [r5, #0]
 800cfea:	b103      	cbz	r3, 800cfee <_lseek_r+0x1e>
 800cfec:	6023      	str	r3, [r4, #0]
 800cfee:	bd38      	pop	{r3, r4, r5, pc}
 800cff0:	20000a04 	.word	0x20000a04

0800cff4 <__ascii_mbtowc>:
 800cff4:	b082      	sub	sp, #8
 800cff6:	b901      	cbnz	r1, 800cffa <__ascii_mbtowc+0x6>
 800cff8:	a901      	add	r1, sp, #4
 800cffa:	b142      	cbz	r2, 800d00e <__ascii_mbtowc+0x1a>
 800cffc:	b14b      	cbz	r3, 800d012 <__ascii_mbtowc+0x1e>
 800cffe:	7813      	ldrb	r3, [r2, #0]
 800d000:	600b      	str	r3, [r1, #0]
 800d002:	7812      	ldrb	r2, [r2, #0]
 800d004:	1e10      	subs	r0, r2, #0
 800d006:	bf18      	it	ne
 800d008:	2001      	movne	r0, #1
 800d00a:	b002      	add	sp, #8
 800d00c:	4770      	bx	lr
 800d00e:	4610      	mov	r0, r2
 800d010:	e7fb      	b.n	800d00a <__ascii_mbtowc+0x16>
 800d012:	f06f 0001 	mvn.w	r0, #1
 800d016:	e7f8      	b.n	800d00a <__ascii_mbtowc+0x16>

0800d018 <__malloc_lock>:
 800d018:	4801      	ldr	r0, [pc, #4]	; (800d020 <__malloc_lock+0x8>)
 800d01a:	f7ff ba6a 	b.w	800c4f2 <__retarget_lock_acquire_recursive>
 800d01e:	bf00      	nop
 800d020:	200009fc 	.word	0x200009fc

0800d024 <__malloc_unlock>:
 800d024:	4801      	ldr	r0, [pc, #4]	; (800d02c <__malloc_unlock+0x8>)
 800d026:	f7ff ba65 	b.w	800c4f4 <__retarget_lock_release_recursive>
 800d02a:	bf00      	nop
 800d02c:	200009fc 	.word	0x200009fc

0800d030 <__sfputc_r>:
 800d030:	6893      	ldr	r3, [r2, #8]
 800d032:	3b01      	subs	r3, #1
 800d034:	2b00      	cmp	r3, #0
 800d036:	b410      	push	{r4}
 800d038:	6093      	str	r3, [r2, #8]
 800d03a:	da08      	bge.n	800d04e <__sfputc_r+0x1e>
 800d03c:	6994      	ldr	r4, [r2, #24]
 800d03e:	42a3      	cmp	r3, r4
 800d040:	db01      	blt.n	800d046 <__sfputc_r+0x16>
 800d042:	290a      	cmp	r1, #10
 800d044:	d103      	bne.n	800d04e <__sfputc_r+0x1e>
 800d046:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d04a:	f7fe b95d 	b.w	800b308 <__swbuf_r>
 800d04e:	6813      	ldr	r3, [r2, #0]
 800d050:	1c58      	adds	r0, r3, #1
 800d052:	6010      	str	r0, [r2, #0]
 800d054:	7019      	strb	r1, [r3, #0]
 800d056:	4608      	mov	r0, r1
 800d058:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d05c:	4770      	bx	lr

0800d05e <__sfputs_r>:
 800d05e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d060:	4606      	mov	r6, r0
 800d062:	460f      	mov	r7, r1
 800d064:	4614      	mov	r4, r2
 800d066:	18d5      	adds	r5, r2, r3
 800d068:	42ac      	cmp	r4, r5
 800d06a:	d101      	bne.n	800d070 <__sfputs_r+0x12>
 800d06c:	2000      	movs	r0, #0
 800d06e:	e007      	b.n	800d080 <__sfputs_r+0x22>
 800d070:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d074:	463a      	mov	r2, r7
 800d076:	4630      	mov	r0, r6
 800d078:	f7ff ffda 	bl	800d030 <__sfputc_r>
 800d07c:	1c43      	adds	r3, r0, #1
 800d07e:	d1f3      	bne.n	800d068 <__sfputs_r+0xa>
 800d080:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800d084 <_vfiprintf_r>:
 800d084:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d088:	460d      	mov	r5, r1
 800d08a:	b09d      	sub	sp, #116	; 0x74
 800d08c:	4614      	mov	r4, r2
 800d08e:	4698      	mov	r8, r3
 800d090:	4606      	mov	r6, r0
 800d092:	b118      	cbz	r0, 800d09c <_vfiprintf_r+0x18>
 800d094:	6983      	ldr	r3, [r0, #24]
 800d096:	b90b      	cbnz	r3, 800d09c <_vfiprintf_r+0x18>
 800d098:	f7ff f988 	bl	800c3ac <__sinit>
 800d09c:	4b89      	ldr	r3, [pc, #548]	; (800d2c4 <_vfiprintf_r+0x240>)
 800d09e:	429d      	cmp	r5, r3
 800d0a0:	d11b      	bne.n	800d0da <_vfiprintf_r+0x56>
 800d0a2:	6875      	ldr	r5, [r6, #4]
 800d0a4:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800d0a6:	07d9      	lsls	r1, r3, #31
 800d0a8:	d405      	bmi.n	800d0b6 <_vfiprintf_r+0x32>
 800d0aa:	89ab      	ldrh	r3, [r5, #12]
 800d0ac:	059a      	lsls	r2, r3, #22
 800d0ae:	d402      	bmi.n	800d0b6 <_vfiprintf_r+0x32>
 800d0b0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800d0b2:	f7ff fa1e 	bl	800c4f2 <__retarget_lock_acquire_recursive>
 800d0b6:	89ab      	ldrh	r3, [r5, #12]
 800d0b8:	071b      	lsls	r3, r3, #28
 800d0ba:	d501      	bpl.n	800d0c0 <_vfiprintf_r+0x3c>
 800d0bc:	692b      	ldr	r3, [r5, #16]
 800d0be:	b9eb      	cbnz	r3, 800d0fc <_vfiprintf_r+0x78>
 800d0c0:	4629      	mov	r1, r5
 800d0c2:	4630      	mov	r0, r6
 800d0c4:	f7fe f972 	bl	800b3ac <__swsetup_r>
 800d0c8:	b1c0      	cbz	r0, 800d0fc <_vfiprintf_r+0x78>
 800d0ca:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800d0cc:	07dc      	lsls	r4, r3, #31
 800d0ce:	d50e      	bpl.n	800d0ee <_vfiprintf_r+0x6a>
 800d0d0:	f04f 30ff 	mov.w	r0, #4294967295
 800d0d4:	b01d      	add	sp, #116	; 0x74
 800d0d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d0da:	4b7b      	ldr	r3, [pc, #492]	; (800d2c8 <_vfiprintf_r+0x244>)
 800d0dc:	429d      	cmp	r5, r3
 800d0de:	d101      	bne.n	800d0e4 <_vfiprintf_r+0x60>
 800d0e0:	68b5      	ldr	r5, [r6, #8]
 800d0e2:	e7df      	b.n	800d0a4 <_vfiprintf_r+0x20>
 800d0e4:	4b79      	ldr	r3, [pc, #484]	; (800d2cc <_vfiprintf_r+0x248>)
 800d0e6:	429d      	cmp	r5, r3
 800d0e8:	bf08      	it	eq
 800d0ea:	68f5      	ldreq	r5, [r6, #12]
 800d0ec:	e7da      	b.n	800d0a4 <_vfiprintf_r+0x20>
 800d0ee:	89ab      	ldrh	r3, [r5, #12]
 800d0f0:	0598      	lsls	r0, r3, #22
 800d0f2:	d4ed      	bmi.n	800d0d0 <_vfiprintf_r+0x4c>
 800d0f4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800d0f6:	f7ff f9fd 	bl	800c4f4 <__retarget_lock_release_recursive>
 800d0fa:	e7e9      	b.n	800d0d0 <_vfiprintf_r+0x4c>
 800d0fc:	2300      	movs	r3, #0
 800d0fe:	9309      	str	r3, [sp, #36]	; 0x24
 800d100:	2320      	movs	r3, #32
 800d102:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800d106:	f8cd 800c 	str.w	r8, [sp, #12]
 800d10a:	2330      	movs	r3, #48	; 0x30
 800d10c:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800d2d0 <_vfiprintf_r+0x24c>
 800d110:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800d114:	f04f 0901 	mov.w	r9, #1
 800d118:	4623      	mov	r3, r4
 800d11a:	469a      	mov	sl, r3
 800d11c:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d120:	b10a      	cbz	r2, 800d126 <_vfiprintf_r+0xa2>
 800d122:	2a25      	cmp	r2, #37	; 0x25
 800d124:	d1f9      	bne.n	800d11a <_vfiprintf_r+0x96>
 800d126:	ebba 0b04 	subs.w	fp, sl, r4
 800d12a:	d00b      	beq.n	800d144 <_vfiprintf_r+0xc0>
 800d12c:	465b      	mov	r3, fp
 800d12e:	4622      	mov	r2, r4
 800d130:	4629      	mov	r1, r5
 800d132:	4630      	mov	r0, r6
 800d134:	f7ff ff93 	bl	800d05e <__sfputs_r>
 800d138:	3001      	adds	r0, #1
 800d13a:	f000 80aa 	beq.w	800d292 <_vfiprintf_r+0x20e>
 800d13e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800d140:	445a      	add	r2, fp
 800d142:	9209      	str	r2, [sp, #36]	; 0x24
 800d144:	f89a 3000 	ldrb.w	r3, [sl]
 800d148:	2b00      	cmp	r3, #0
 800d14a:	f000 80a2 	beq.w	800d292 <_vfiprintf_r+0x20e>
 800d14e:	2300      	movs	r3, #0
 800d150:	f04f 32ff 	mov.w	r2, #4294967295
 800d154:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d158:	f10a 0a01 	add.w	sl, sl, #1
 800d15c:	9304      	str	r3, [sp, #16]
 800d15e:	9307      	str	r3, [sp, #28]
 800d160:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800d164:	931a      	str	r3, [sp, #104]	; 0x68
 800d166:	4654      	mov	r4, sl
 800d168:	2205      	movs	r2, #5
 800d16a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d16e:	4858      	ldr	r0, [pc, #352]	; (800d2d0 <_vfiprintf_r+0x24c>)
 800d170:	f7f3 f836 	bl	80001e0 <memchr>
 800d174:	9a04      	ldr	r2, [sp, #16]
 800d176:	b9d8      	cbnz	r0, 800d1b0 <_vfiprintf_r+0x12c>
 800d178:	06d1      	lsls	r1, r2, #27
 800d17a:	bf44      	itt	mi
 800d17c:	2320      	movmi	r3, #32
 800d17e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800d182:	0713      	lsls	r3, r2, #28
 800d184:	bf44      	itt	mi
 800d186:	232b      	movmi	r3, #43	; 0x2b
 800d188:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800d18c:	f89a 3000 	ldrb.w	r3, [sl]
 800d190:	2b2a      	cmp	r3, #42	; 0x2a
 800d192:	d015      	beq.n	800d1c0 <_vfiprintf_r+0x13c>
 800d194:	9a07      	ldr	r2, [sp, #28]
 800d196:	4654      	mov	r4, sl
 800d198:	2000      	movs	r0, #0
 800d19a:	f04f 0c0a 	mov.w	ip, #10
 800d19e:	4621      	mov	r1, r4
 800d1a0:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d1a4:	3b30      	subs	r3, #48	; 0x30
 800d1a6:	2b09      	cmp	r3, #9
 800d1a8:	d94e      	bls.n	800d248 <_vfiprintf_r+0x1c4>
 800d1aa:	b1b0      	cbz	r0, 800d1da <_vfiprintf_r+0x156>
 800d1ac:	9207      	str	r2, [sp, #28]
 800d1ae:	e014      	b.n	800d1da <_vfiprintf_r+0x156>
 800d1b0:	eba0 0308 	sub.w	r3, r0, r8
 800d1b4:	fa09 f303 	lsl.w	r3, r9, r3
 800d1b8:	4313      	orrs	r3, r2
 800d1ba:	9304      	str	r3, [sp, #16]
 800d1bc:	46a2      	mov	sl, r4
 800d1be:	e7d2      	b.n	800d166 <_vfiprintf_r+0xe2>
 800d1c0:	9b03      	ldr	r3, [sp, #12]
 800d1c2:	1d19      	adds	r1, r3, #4
 800d1c4:	681b      	ldr	r3, [r3, #0]
 800d1c6:	9103      	str	r1, [sp, #12]
 800d1c8:	2b00      	cmp	r3, #0
 800d1ca:	bfbb      	ittet	lt
 800d1cc:	425b      	neglt	r3, r3
 800d1ce:	f042 0202 	orrlt.w	r2, r2, #2
 800d1d2:	9307      	strge	r3, [sp, #28]
 800d1d4:	9307      	strlt	r3, [sp, #28]
 800d1d6:	bfb8      	it	lt
 800d1d8:	9204      	strlt	r2, [sp, #16]
 800d1da:	7823      	ldrb	r3, [r4, #0]
 800d1dc:	2b2e      	cmp	r3, #46	; 0x2e
 800d1de:	d10c      	bne.n	800d1fa <_vfiprintf_r+0x176>
 800d1e0:	7863      	ldrb	r3, [r4, #1]
 800d1e2:	2b2a      	cmp	r3, #42	; 0x2a
 800d1e4:	d135      	bne.n	800d252 <_vfiprintf_r+0x1ce>
 800d1e6:	9b03      	ldr	r3, [sp, #12]
 800d1e8:	1d1a      	adds	r2, r3, #4
 800d1ea:	681b      	ldr	r3, [r3, #0]
 800d1ec:	9203      	str	r2, [sp, #12]
 800d1ee:	2b00      	cmp	r3, #0
 800d1f0:	bfb8      	it	lt
 800d1f2:	f04f 33ff 	movlt.w	r3, #4294967295
 800d1f6:	3402      	adds	r4, #2
 800d1f8:	9305      	str	r3, [sp, #20]
 800d1fa:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800d2e0 <_vfiprintf_r+0x25c>
 800d1fe:	7821      	ldrb	r1, [r4, #0]
 800d200:	2203      	movs	r2, #3
 800d202:	4650      	mov	r0, sl
 800d204:	f7f2 ffec 	bl	80001e0 <memchr>
 800d208:	b140      	cbz	r0, 800d21c <_vfiprintf_r+0x198>
 800d20a:	2340      	movs	r3, #64	; 0x40
 800d20c:	eba0 000a 	sub.w	r0, r0, sl
 800d210:	fa03 f000 	lsl.w	r0, r3, r0
 800d214:	9b04      	ldr	r3, [sp, #16]
 800d216:	4303      	orrs	r3, r0
 800d218:	3401      	adds	r4, #1
 800d21a:	9304      	str	r3, [sp, #16]
 800d21c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d220:	482c      	ldr	r0, [pc, #176]	; (800d2d4 <_vfiprintf_r+0x250>)
 800d222:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800d226:	2206      	movs	r2, #6
 800d228:	f7f2 ffda 	bl	80001e0 <memchr>
 800d22c:	2800      	cmp	r0, #0
 800d22e:	d03f      	beq.n	800d2b0 <_vfiprintf_r+0x22c>
 800d230:	4b29      	ldr	r3, [pc, #164]	; (800d2d8 <_vfiprintf_r+0x254>)
 800d232:	bb1b      	cbnz	r3, 800d27c <_vfiprintf_r+0x1f8>
 800d234:	9b03      	ldr	r3, [sp, #12]
 800d236:	3307      	adds	r3, #7
 800d238:	f023 0307 	bic.w	r3, r3, #7
 800d23c:	3308      	adds	r3, #8
 800d23e:	9303      	str	r3, [sp, #12]
 800d240:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d242:	443b      	add	r3, r7
 800d244:	9309      	str	r3, [sp, #36]	; 0x24
 800d246:	e767      	b.n	800d118 <_vfiprintf_r+0x94>
 800d248:	fb0c 3202 	mla	r2, ip, r2, r3
 800d24c:	460c      	mov	r4, r1
 800d24e:	2001      	movs	r0, #1
 800d250:	e7a5      	b.n	800d19e <_vfiprintf_r+0x11a>
 800d252:	2300      	movs	r3, #0
 800d254:	3401      	adds	r4, #1
 800d256:	9305      	str	r3, [sp, #20]
 800d258:	4619      	mov	r1, r3
 800d25a:	f04f 0c0a 	mov.w	ip, #10
 800d25e:	4620      	mov	r0, r4
 800d260:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d264:	3a30      	subs	r2, #48	; 0x30
 800d266:	2a09      	cmp	r2, #9
 800d268:	d903      	bls.n	800d272 <_vfiprintf_r+0x1ee>
 800d26a:	2b00      	cmp	r3, #0
 800d26c:	d0c5      	beq.n	800d1fa <_vfiprintf_r+0x176>
 800d26e:	9105      	str	r1, [sp, #20]
 800d270:	e7c3      	b.n	800d1fa <_vfiprintf_r+0x176>
 800d272:	fb0c 2101 	mla	r1, ip, r1, r2
 800d276:	4604      	mov	r4, r0
 800d278:	2301      	movs	r3, #1
 800d27a:	e7f0      	b.n	800d25e <_vfiprintf_r+0x1da>
 800d27c:	ab03      	add	r3, sp, #12
 800d27e:	9300      	str	r3, [sp, #0]
 800d280:	462a      	mov	r2, r5
 800d282:	4b16      	ldr	r3, [pc, #88]	; (800d2dc <_vfiprintf_r+0x258>)
 800d284:	a904      	add	r1, sp, #16
 800d286:	4630      	mov	r0, r6
 800d288:	f7fd fb30 	bl	800a8ec <_printf_float>
 800d28c:	4607      	mov	r7, r0
 800d28e:	1c78      	adds	r0, r7, #1
 800d290:	d1d6      	bne.n	800d240 <_vfiprintf_r+0x1bc>
 800d292:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800d294:	07d9      	lsls	r1, r3, #31
 800d296:	d405      	bmi.n	800d2a4 <_vfiprintf_r+0x220>
 800d298:	89ab      	ldrh	r3, [r5, #12]
 800d29a:	059a      	lsls	r2, r3, #22
 800d29c:	d402      	bmi.n	800d2a4 <_vfiprintf_r+0x220>
 800d29e:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800d2a0:	f7ff f928 	bl	800c4f4 <__retarget_lock_release_recursive>
 800d2a4:	89ab      	ldrh	r3, [r5, #12]
 800d2a6:	065b      	lsls	r3, r3, #25
 800d2a8:	f53f af12 	bmi.w	800d0d0 <_vfiprintf_r+0x4c>
 800d2ac:	9809      	ldr	r0, [sp, #36]	; 0x24
 800d2ae:	e711      	b.n	800d0d4 <_vfiprintf_r+0x50>
 800d2b0:	ab03      	add	r3, sp, #12
 800d2b2:	9300      	str	r3, [sp, #0]
 800d2b4:	462a      	mov	r2, r5
 800d2b6:	4b09      	ldr	r3, [pc, #36]	; (800d2dc <_vfiprintf_r+0x258>)
 800d2b8:	a904      	add	r1, sp, #16
 800d2ba:	4630      	mov	r0, r6
 800d2bc:	f7fd fdba 	bl	800ae34 <_printf_i>
 800d2c0:	e7e4      	b.n	800d28c <_vfiprintf_r+0x208>
 800d2c2:	bf00      	nop
 800d2c4:	0800d534 	.word	0x0800d534
 800d2c8:	0800d554 	.word	0x0800d554
 800d2cc:	0800d514 	.word	0x0800d514
 800d2d0:	0800d71a 	.word	0x0800d71a
 800d2d4:	0800d724 	.word	0x0800d724
 800d2d8:	0800a8ed 	.word	0x0800a8ed
 800d2dc:	0800d05f 	.word	0x0800d05f
 800d2e0:	0800d720 	.word	0x0800d720

0800d2e4 <_read_r>:
 800d2e4:	b538      	push	{r3, r4, r5, lr}
 800d2e6:	4d07      	ldr	r5, [pc, #28]	; (800d304 <_read_r+0x20>)
 800d2e8:	4604      	mov	r4, r0
 800d2ea:	4608      	mov	r0, r1
 800d2ec:	4611      	mov	r1, r2
 800d2ee:	2200      	movs	r2, #0
 800d2f0:	602a      	str	r2, [r5, #0]
 800d2f2:	461a      	mov	r2, r3
 800d2f4:	f7f4 f96c 	bl	80015d0 <_read>
 800d2f8:	1c43      	adds	r3, r0, #1
 800d2fa:	d102      	bne.n	800d302 <_read_r+0x1e>
 800d2fc:	682b      	ldr	r3, [r5, #0]
 800d2fe:	b103      	cbz	r3, 800d302 <_read_r+0x1e>
 800d300:	6023      	str	r3, [r4, #0]
 800d302:	bd38      	pop	{r3, r4, r5, pc}
 800d304:	20000a04 	.word	0x20000a04

0800d308 <__ascii_wctomb>:
 800d308:	b149      	cbz	r1, 800d31e <__ascii_wctomb+0x16>
 800d30a:	2aff      	cmp	r2, #255	; 0xff
 800d30c:	bf85      	ittet	hi
 800d30e:	238a      	movhi	r3, #138	; 0x8a
 800d310:	6003      	strhi	r3, [r0, #0]
 800d312:	700a      	strbls	r2, [r1, #0]
 800d314:	f04f 30ff 	movhi.w	r0, #4294967295
 800d318:	bf98      	it	ls
 800d31a:	2001      	movls	r0, #1
 800d31c:	4770      	bx	lr
 800d31e:	4608      	mov	r0, r1
 800d320:	4770      	bx	lr

0800d322 <abort>:
 800d322:	b508      	push	{r3, lr}
 800d324:	2006      	movs	r0, #6
 800d326:	f000 f82b 	bl	800d380 <raise>
 800d32a:	2001      	movs	r0, #1
 800d32c:	f000 f854 	bl	800d3d8 <_exit>

0800d330 <_raise_r>:
 800d330:	291f      	cmp	r1, #31
 800d332:	b538      	push	{r3, r4, r5, lr}
 800d334:	4604      	mov	r4, r0
 800d336:	460d      	mov	r5, r1
 800d338:	d904      	bls.n	800d344 <_raise_r+0x14>
 800d33a:	2316      	movs	r3, #22
 800d33c:	6003      	str	r3, [r0, #0]
 800d33e:	f04f 30ff 	mov.w	r0, #4294967295
 800d342:	bd38      	pop	{r3, r4, r5, pc}
 800d344:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800d346:	b112      	cbz	r2, 800d34e <_raise_r+0x1e>
 800d348:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800d34c:	b94b      	cbnz	r3, 800d362 <_raise_r+0x32>
 800d34e:	4620      	mov	r0, r4
 800d350:	f000 f830 	bl	800d3b4 <_getpid_r>
 800d354:	462a      	mov	r2, r5
 800d356:	4601      	mov	r1, r0
 800d358:	4620      	mov	r0, r4
 800d35a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d35e:	f000 b817 	b.w	800d390 <_kill_r>
 800d362:	2b01      	cmp	r3, #1
 800d364:	d00a      	beq.n	800d37c <_raise_r+0x4c>
 800d366:	1c59      	adds	r1, r3, #1
 800d368:	d103      	bne.n	800d372 <_raise_r+0x42>
 800d36a:	2316      	movs	r3, #22
 800d36c:	6003      	str	r3, [r0, #0]
 800d36e:	2001      	movs	r0, #1
 800d370:	e7e7      	b.n	800d342 <_raise_r+0x12>
 800d372:	2400      	movs	r4, #0
 800d374:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800d378:	4628      	mov	r0, r5
 800d37a:	4798      	blx	r3
 800d37c:	2000      	movs	r0, #0
 800d37e:	e7e0      	b.n	800d342 <_raise_r+0x12>

0800d380 <raise>:
 800d380:	4b02      	ldr	r3, [pc, #8]	; (800d38c <raise+0xc>)
 800d382:	4601      	mov	r1, r0
 800d384:	6818      	ldr	r0, [r3, #0]
 800d386:	f7ff bfd3 	b.w	800d330 <_raise_r>
 800d38a:	bf00      	nop
 800d38c:	200002c8 	.word	0x200002c8

0800d390 <_kill_r>:
 800d390:	b538      	push	{r3, r4, r5, lr}
 800d392:	4d07      	ldr	r5, [pc, #28]	; (800d3b0 <_kill_r+0x20>)
 800d394:	2300      	movs	r3, #0
 800d396:	4604      	mov	r4, r0
 800d398:	4608      	mov	r0, r1
 800d39a:	4611      	mov	r1, r2
 800d39c:	602b      	str	r3, [r5, #0]
 800d39e:	f000 f813 	bl	800d3c8 <_kill>
 800d3a2:	1c43      	adds	r3, r0, #1
 800d3a4:	d102      	bne.n	800d3ac <_kill_r+0x1c>
 800d3a6:	682b      	ldr	r3, [r5, #0]
 800d3a8:	b103      	cbz	r3, 800d3ac <_kill_r+0x1c>
 800d3aa:	6023      	str	r3, [r4, #0]
 800d3ac:	bd38      	pop	{r3, r4, r5, pc}
 800d3ae:	bf00      	nop
 800d3b0:	20000a04 	.word	0x20000a04

0800d3b4 <_getpid_r>:
 800d3b4:	f000 b800 	b.w	800d3b8 <_getpid>

0800d3b8 <_getpid>:
 800d3b8:	4b02      	ldr	r3, [pc, #8]	; (800d3c4 <_getpid+0xc>)
 800d3ba:	2258      	movs	r2, #88	; 0x58
 800d3bc:	601a      	str	r2, [r3, #0]
 800d3be:	f04f 30ff 	mov.w	r0, #4294967295
 800d3c2:	4770      	bx	lr
 800d3c4:	20000a04 	.word	0x20000a04

0800d3c8 <_kill>:
 800d3c8:	4b02      	ldr	r3, [pc, #8]	; (800d3d4 <_kill+0xc>)
 800d3ca:	2258      	movs	r2, #88	; 0x58
 800d3cc:	601a      	str	r2, [r3, #0]
 800d3ce:	f04f 30ff 	mov.w	r0, #4294967295
 800d3d2:	4770      	bx	lr
 800d3d4:	20000a04 	.word	0x20000a04

0800d3d8 <_exit>:
 800d3d8:	e7fe      	b.n	800d3d8 <_exit>
	...

0800d3dc <_init>:
 800d3dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d3de:	bf00      	nop
 800d3e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d3e2:	bc08      	pop	{r3}
 800d3e4:	469e      	mov	lr, r3
 800d3e6:	4770      	bx	lr

0800d3e8 <_fini>:
 800d3e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d3ea:	bf00      	nop
 800d3ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d3ee:	bc08      	pop	{r3}
 800d3f0:	469e      	mov	lr, r3
 800d3f2:	4770      	bx	lr
