m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dF:/FPGA/Project/communicate/communication-algorithm-onFPGA/DDS_Sine/quartus_prj/simulation/modelsim
T_opt
!s110 1740486020
Ve_MDnYnlimmO=R5jVIU2_0
04 11 4 work tb_dds_sine fast 0
=1-0058cdcae1d1-67bdb584-193-6734
o-quiet -auto_acc_if_foreign -work work -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work +acc
n@_opt
OL;O;10.4;61
vdds_sine
Z1 !s110 1740486018
!i10b 1
!s100 f?8bkd[Y?N0kf@Z96HBL]1
IWe;YX203MCF]c>hHX;1W03
Z2 VDg1SIo80bB@j0V0VzS_@n1
R0
w1740484736
8F:/FPGA/Project/communicate/communication-algorithm-onFPGA/DDS_Sine/quartus_prj/../rtl/dds_sine.v
FF:/FPGA/Project/communicate/communication-algorithm-onFPGA/DDS_Sine/quartus_prj/../rtl/dds_sine.v
L0 1
Z3 OL;L;10.4;61
r1
!s85 0
31
!s108 1740486018.554000
!s107 F:/FPGA/Project/communicate/communication-algorithm-onFPGA/DDS_Sine/quartus_prj/../rtl/dds_sine.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+F:/FPGA/Project/communicate/communication-algorithm-onFPGA/DDS_Sine/quartus_prj/../rtl|F:/FPGA/Project/communicate/communication-algorithm-onFPGA/DDS_Sine/quartus_prj/../rtl/dds_sine.v|
!i113 0
Z4 o-vlog01compat -work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
!s92 -vlog01compat -work work +incdir+F:/FPGA/Project/communicate/communication-algorithm-onFPGA/DDS_Sine/quartus_prj/../rtl -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
vsine_lut_1024x16
R1
!i10b 1
!s100 ;m_Oc<Yk03c>MH83R_Uj81
IZ9>>n;aJig^^m50T20eZ20
R2
R0
w1740478853
8F:/FPGA/Project/communicate/communication-algorithm-onFPGA/DDS_Sine/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v
FF:/FPGA/Project/communicate/communication-algorithm-onFPGA/DDS_Sine/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v
L0 39
R3
r1
!s85 0
31
!s108 1740486018.292000
!s107 F:/FPGA/Project/communicate/communication-algorithm-onFPGA/DDS_Sine/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+F:/FPGA/Project/communicate/communication-algorithm-onFPGA/DDS_Sine/quartus_prj/ip_core/sine_lut_1024x16|F:/FPGA/Project/communicate/communication-algorithm-onFPGA/DDS_Sine/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v|
!i113 0
R4
!s92 -vlog01compat -work work +incdir+F:/FPGA/Project/communicate/communication-algorithm-onFPGA/DDS_Sine/quartus_prj/ip_core/sine_lut_1024x16 -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
vtb_dds_sine
R1
!i10b 1
!s100 7ND;OV]GS;fQR__YXOVoO2
Inc`db`2=c]eZlL97PD8]U3
R2
R0
w1740486004
8F:/FPGA/Project/communicate/communication-algorithm-onFPGA/DDS_Sine/quartus_prj/../sim/tb_dds_sine.v
FF:/FPGA/Project/communicate/communication-algorithm-onFPGA/DDS_Sine/quartus_prj/../sim/tb_dds_sine.v
L0 3
R3
r1
!s85 0
31
!s108 1740486018.431000
!s107 F:/FPGA/Project/communicate/communication-algorithm-onFPGA/DDS_Sine/quartus_prj/../sim/tb_dds_sine.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+F:/FPGA/Project/communicate/communication-algorithm-onFPGA/DDS_Sine/quartus_prj/../sim|F:/FPGA/Project/communicate/communication-algorithm-onFPGA/DDS_Sine/quartus_prj/../sim/tb_dds_sine.v|
!i113 0
R4
!s92 -vlog01compat -work work +incdir+F:/FPGA/Project/communicate/communication-algorithm-onFPGA/DDS_Sine/quartus_prj/../sim -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
