/* Generated by Yosys 0.18+10 (git sha1 bc26f627e, gcc 9.4.0 -fPIC -Os) */

(* top =  1  *)
(* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/new_changes_21NOV/Compiler_Validation/RTL_testcases/Memory_Designs/asym_ram_sdp_wide_sync_read_via_part_selection/results_dir/.././rtl/asym_ram_sdp_wide_sync_read_via_part_selection.v:1" *)
module asym_ram_sdp_wide_sync_read_via_part_selection_post_synth(clk, write_enable, read_enable, write_addr, read_addr, write_data, read_data, byte_lane);
  wire \$abc$1024$abc$751$lo00 ;
  wire \$abc$1024$abc$751$lo01 ;
  wire \$abc$1024$abc$751$lo02 ;
  wire \$abc$1024$abc$751$lo03 ;
  wire \$abc$1024$abc$751$lo04 ;
  wire \$abc$1024$abc$751$lo05 ;
  wire \$abc$1024$abc$751$lo06 ;
  wire \$abc$1024$abc$751$lo07 ;
  wire \$abc$1024$abc$751$lo08 ;
  wire \$abc$1024$abc$751$lo09 ;
  wire \$abc$1024$abc$751$lo10 ;
  wire \$abc$1024$abc$751$lo11 ;
  wire \$abc$1024$abc$751$lo12 ;
  wire \$abc$1024$abc$751$lo13 ;
  wire \$abc$1024$abc$751$lo14 ;
  wire \$abc$1024$abc$751$lo15 ;
  wire \$abc$1024$abc$751$lo16 ;
  wire \$abc$1024$abc$751$lo17 ;
  wire \$abc$1024$abc$751$lo18 ;
  wire \$abc$1024$abc$751$lo19 ;
  wire \$abc$1024$abc$751$lo20 ;
  wire \$abc$1024$abc$751$lo21 ;
  wire \$abc$1024$abc$751$lo22 ;
  wire \$abc$1024$abc$751$lo23 ;
  wire \$abc$1024$abc$751$lo24 ;
  wire \$abc$1024$abc$751$lo25 ;
  wire \$abc$1024$abc$751$lo26 ;
  wire \$abc$1024$abc$751$lo27 ;
  wire \$abc$1024$abc$751$lo28 ;
  wire \$abc$1024$abc$751$lo29 ;
  wire \$abc$1024$abc$751$lo30 ;
  wire \$abc$1024$abc$751$lo31 ;
  wire \$abc$1024$abc$751$lo32 ;
  wire \$abc$1024$abc$751$lo33 ;
  wire \$abc$1024$abc$751$lo34 ;
  wire \$abc$1024$abc$751$lo35 ;
  wire \$abc$1024$abc$751$lo36 ;
  wire \$abc$1024$abc$751$lo37 ;
  wire \$abc$1024$abc$751$lo38 ;
  wire \$abc$1024$abc$751$lo39 ;
  wire \$abc$1024$abc$751$lo40 ;
  wire \$abc$1024$abc$751$lo41 ;
  wire \$abc$1024$abc$751$lo42 ;
  wire \$abc$1024$abc$751$lo43 ;
  wire \$abc$1024$abc$751$lo44 ;
  wire \$abc$1024$abc$751$lo45 ;
  wire \$abc$1024$abc$751$lo46 ;
  wire \$abc$1024$abc$751$lo47 ;
  wire \$abc$1024$abc$751$lo48 ;
  wire \$abc$1024$abc$751$lo49 ;
  wire \$abc$1024$abc$751$lo50 ;
  wire \$abc$1024$abc$751$lo51 ;
  wire \$abc$1024$abc$751$lo52 ;
  wire \$abc$1024$abc$751$lo53 ;
  wire \$abc$1024$abc$751$lo54 ;
  wire \$abc$1024$abc$751$lo55 ;
  wire \$abc$1024$abc$751$lo56 ;
  wire \$abc$1024$abc$751$lo57 ;
  wire \$abc$1024$abc$751$lo58 ;
  wire \$abc$1024$abc$751$lo59 ;
  wire \$abc$1024$abc$751$lo60 ;
  wire \$abc$1024$abc$751$lo61 ;
  wire \$abc$1024$abc$751$lo62 ;
  wire \$abc$1024$abc$751$lo63 ;
  wire \$abc$1537$li00_li00 ;
  wire \$abc$1537$li01_li01 ;
  wire \$abc$1537$li02_li02 ;
  wire \$abc$1537$li03_li03 ;
  wire \$abc$1537$li04_li04 ;
  wire \$abc$1537$li05_li05 ;
  wire \$abc$1537$li06_li06 ;
  wire \$abc$1537$li07_li07 ;
  wire \$abc$1537$li08_li08 ;
  wire \$abc$1537$li09_li09 ;
  wire \$abc$1537$li10_li10 ;
  wire \$abc$1537$li11_li11 ;
  wire \$abc$1537$li12_li12 ;
  wire \$abc$1537$li13_li13 ;
  wire \$abc$1537$li14_li14 ;
  wire \$abc$1537$li15_li15 ;
  wire \$abc$1537$li16_li16 ;
  wire \$abc$1537$li17_li17 ;
  wire \$abc$1537$li18_li18 ;
  wire \$abc$1537$li19_li19 ;
  wire \$abc$1537$li20_li20 ;
  wire \$abc$1537$li21_li21 ;
  wire \$abc$1537$li22_li22 ;
  wire \$abc$1537$li23_li23 ;
  wire \$abc$1537$li24_li24 ;
  wire \$abc$1537$li25_li25 ;
  wire \$abc$1537$li26_li26 ;
  wire \$abc$1537$li27_li27 ;
  wire \$abc$1537$li28_li28 ;
  wire \$abc$1537$li29_li29 ;
  wire \$abc$1537$li30_li30 ;
  wire \$abc$1537$li31_li31 ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/11_22_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89.55-89.57" *)
  wire \$abc$2814$techmap$techmap2576$auto$ff.cc:262:slice$1842.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/11_22_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$2028_Y ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/11_22_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89.55-89.57" *)
  wire \$abc$2814$techmap$techmap2598$auto$ff.cc:262:slice$1850.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/11_22_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$2028_Y ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/11_22_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89.55-89.57" *)
  wire \$abc$2814$techmap$techmap2606$auto$ff.cc:262:slice$1858.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/11_22_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$2028_Y ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/11_22_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89.55-89.57" *)
  wire \$abc$2814$techmap$techmap2614$auto$ff.cc:262:slice$1866.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/11_22_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$2028_Y ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/11_22_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89.55-89.57" *)
  wire \$abc$2814$techmap$techmap2622$auto$ff.cc:262:slice$1874.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/11_22_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$2028_Y ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/11_22_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89.55-89.57" *)
  wire \$abc$2814$techmap$techmap2630$auto$ff.cc:262:slice$1882.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/11_22_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$2028_Y ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/11_22_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89.55-89.57" *)
  wire \$abc$2814$techmap$techmap2638$auto$ff.cc:262:slice$1890.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/11_22_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$2028_Y ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/11_22_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89.55-89.57" *)
  wire \$abc$2814$techmap$techmap2646$auto$ff.cc:262:slice$1898.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/11_22_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$2028_Y ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/new_changes_21NOV/Compiler_Validation/RTL_testcases/Memory_Designs/asym_ram_sdp_wide_sync_read_via_part_selection/results_dir/.././rtl/asym_ram_sdp_wide_sync_read_via_part_selection.v:3" *)
  input [1:0] byte_lane;
  wire [1:0] byte_lane;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/new_changes_21NOV/Compiler_Validation/RTL_testcases/Memory_Designs/asym_ram_sdp_wide_sync_read_via_part_selection/results_dir/.././rtl/asym_ram_sdp_wide_sync_read_via_part_selection.v:2" *)
  input clk;
  wire clk;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/new_changes_21NOV/Compiler_Validation/RTL_testcases/Memory_Designs/asym_ram_sdp_wide_sync_read_via_part_selection/results_dir/.././rtl/asym_ram_sdp_wide_sync_read_via_part_selection.v:5" *)
  input [5:0] read_addr;
  wire [5:0] read_addr;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/new_changes_21NOV/Compiler_Validation/RTL_testcases/Memory_Designs/asym_ram_sdp_wide_sync_read_via_part_selection/results_dir/.././rtl/asym_ram_sdp_wide_sync_read_via_part_selection.v:7" *)
  output [31:0] read_data;
  wire [31:0] read_data;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/new_changes_21NOV/Compiler_Validation/RTL_testcases/Memory_Designs/asym_ram_sdp_wide_sync_read_via_part_selection/results_dir/.././rtl/asym_ram_sdp_wide_sync_read_via_part_selection.v:2" *)
  input read_enable;
  wire read_enable;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/new_changes_21NOV/Compiler_Validation/RTL_testcases/Memory_Designs/asym_ram_sdp_wide_sync_read_via_part_selection/results_dir/.././rtl/asym_ram_sdp_wide_sync_read_via_part_selection.v:4" *)
  input [7:0] write_addr;
  wire [7:0] write_addr;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/new_changes_21NOV/Compiler_Validation/RTL_testcases/Memory_Designs/asym_ram_sdp_wide_sync_read_via_part_selection/results_dir/.././rtl/asym_ram_sdp_wide_sync_read_via_part_selection.v:6" *)
  input [7:0] write_data;
  wire [7:0] write_data;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/new_changes_21NOV/Compiler_Validation/RTL_testcases/Memory_Designs/asym_ram_sdp_wide_sync_read_via_part_selection/results_dir/.././rtl/asym_ram_sdp_wide_sync_read_via_part_selection.v:2" *)
  input write_enable;
  wire write_enable;
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/11_22_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$1537$auto$blifparse.cc:362:parse_blif$1538  (
    .C(clk),
    .D(\$abc$1537$li00_li00 ),
    .E(read_enable),
    .Q(read_data[12]),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/11_22_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$1537$auto$blifparse.cc:362:parse_blif$1539  (
    .C(clk),
    .D(\$abc$1537$li01_li01 ),
    .E(read_enable),
    .Q(read_data[10]),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/11_22_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$1537$auto$blifparse.cc:362:parse_blif$1540  (
    .C(clk),
    .D(\$abc$1537$li02_li02 ),
    .E(read_enable),
    .Q(read_data[8]),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/11_22_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$1537$auto$blifparse.cc:362:parse_blif$1541  (
    .C(clk),
    .D(\$abc$1537$li03_li03 ),
    .E(read_enable),
    .Q(read_data[6]),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/11_22_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$1537$auto$blifparse.cc:362:parse_blif$1542  (
    .C(clk),
    .D(\$abc$1537$li04_li04 ),
    .E(read_enable),
    .Q(read_data[4]),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/11_22_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$1537$auto$blifparse.cc:362:parse_blif$1543  (
    .C(clk),
    .D(\$abc$1537$li05_li05 ),
    .E(read_enable),
    .Q(read_data[2]),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/11_22_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$1537$auto$blifparse.cc:362:parse_blif$1544  (
    .C(clk),
    .D(\$abc$1537$li06_li06 ),
    .E(read_enable),
    .Q(read_data[0]),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/11_22_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$1537$auto$blifparse.cc:362:parse_blif$1545  (
    .C(clk),
    .D(\$abc$1537$li07_li07 ),
    .E(read_enable),
    .Q(read_data[23]),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/11_22_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$1537$auto$blifparse.cc:362:parse_blif$1546  (
    .C(clk),
    .D(\$abc$1537$li08_li08 ),
    .E(read_enable),
    .Q(read_data[27]),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/11_22_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$1537$auto$blifparse.cc:362:parse_blif$1547  (
    .C(clk),
    .D(\$abc$1537$li09_li09 ),
    .E(read_enable),
    .Q(read_data[31]),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/11_22_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$1537$auto$blifparse.cc:362:parse_blif$1548  (
    .C(clk),
    .D(\$abc$1537$li10_li10 ),
    .E(read_enable),
    .Q(read_data[29]),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/11_22_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$1537$auto$blifparse.cc:362:parse_blif$1549  (
    .C(clk),
    .D(\$abc$1537$li11_li11 ),
    .E(read_enable),
    .Q(read_data[25]),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/11_22_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$1537$auto$blifparse.cc:362:parse_blif$1550  (
    .C(clk),
    .D(\$abc$1537$li12_li12 ),
    .E(read_enable),
    .Q(read_data[24]),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/11_22_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$1537$auto$blifparse.cc:362:parse_blif$1551  (
    .C(clk),
    .D(\$abc$1537$li13_li13 ),
    .E(read_enable),
    .Q(read_data[21]),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/11_22_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$1537$auto$blifparse.cc:362:parse_blif$1552  (
    .C(clk),
    .D(\$abc$1537$li14_li14 ),
    .E(read_enable),
    .Q(read_data[19]),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/11_22_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$1537$auto$blifparse.cc:362:parse_blif$1553  (
    .C(clk),
    .D(\$abc$1537$li15_li15 ),
    .E(read_enable),
    .Q(read_data[13]),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/11_22_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$1537$auto$blifparse.cc:362:parse_blif$1554  (
    .C(clk),
    .D(\$abc$1537$li16_li16 ),
    .E(read_enable),
    .Q(read_data[17]),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/11_22_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$1537$auto$blifparse.cc:362:parse_blif$1555  (
    .C(clk),
    .D(\$abc$1537$li17_li17 ),
    .E(read_enable),
    .Q(read_data[9]),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/11_22_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$1537$auto$blifparse.cc:362:parse_blif$1556  (
    .C(clk),
    .D(\$abc$1537$li18_li18 ),
    .E(read_enable),
    .Q(read_data[30]),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/11_22_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$1537$auto$blifparse.cc:362:parse_blif$1557  (
    .C(clk),
    .D(\$abc$1537$li19_li19 ),
    .E(read_enable),
    .Q(read_data[5]),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/11_22_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$1537$auto$blifparse.cc:362:parse_blif$1558  (
    .C(clk),
    .D(\$abc$1537$li20_li20 ),
    .E(read_enable),
    .Q(read_data[28]),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/11_22_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$1537$auto$blifparse.cc:362:parse_blif$1559  (
    .C(clk),
    .D(\$abc$1537$li21_li21 ),
    .E(read_enable),
    .Q(read_data[26]),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/11_22_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$1537$auto$blifparse.cc:362:parse_blif$1560  (
    .C(clk),
    .D(\$abc$1537$li22_li22 ),
    .E(read_enable),
    .Q(read_data[15]),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/11_22_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$1537$auto$blifparse.cc:362:parse_blif$1561  (
    .C(clk),
    .D(\$abc$1537$li23_li23 ),
    .E(read_enable),
    .Q(read_data[11]),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/11_22_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$1537$auto$blifparse.cc:362:parse_blif$1562  (
    .C(clk),
    .D(\$abc$1537$li24_li24 ),
    .E(read_enable),
    .Q(read_data[1]),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/11_22_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$1537$auto$blifparse.cc:362:parse_blif$1563  (
    .C(clk),
    .D(\$abc$1537$li25_li25 ),
    .E(read_enable),
    .Q(read_data[3]),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/11_22_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$1537$auto$blifparse.cc:362:parse_blif$1564  (
    .C(clk),
    .D(\$abc$1537$li26_li26 ),
    .E(read_enable),
    .Q(read_data[7]),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/11_22_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$1537$auto$blifparse.cc:362:parse_blif$1565  (
    .C(clk),
    .D(\$abc$1537$li27_li27 ),
    .E(read_enable),
    .Q(read_data[22]),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/11_22_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$1537$auto$blifparse.cc:362:parse_blif$1566  (
    .C(clk),
    .D(\$abc$1537$li28_li28 ),
    .E(read_enable),
    .Q(read_data[20]),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/11_22_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$1537$auto$blifparse.cc:362:parse_blif$1567  (
    .C(clk),
    .D(\$abc$1537$li29_li29 ),
    .E(read_enable),
    .Q(read_data[18]),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/11_22_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$1537$auto$blifparse.cc:362:parse_blif$1568  (
    .C(clk),
    .D(\$abc$1537$li30_li30 ),
    .E(read_enable),
    .Q(read_data[16]),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/11_22_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$1537$auto$blifparse.cc:362:parse_blif$1569  (
    .C(clk),
    .D(\$abc$1537$li31_li31 ),
    .E(read_enable),
    .Q(read_data[14]),
    .R(1'h1),
    .S(1'h1)
  );
  \$lut  #(
    .LUT(16'h4000),
    .WIDTH(32'h00000004)
  ) \$abc$2814$auto$blifparse.cc:515:parse_blif$2815  (
    .A({ byte_lane[0], write_addr[0], write_enable, byte_lane[1] }),
    .Y(\$abc$2814$techmap$techmap2606$auto$ff.cc:262:slice$1858.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/11_22_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$2028_Y )
  );
  \$lut  #(
    .LUT(16'h4000),
    .WIDTH(32'h00000004)
  ) \$abc$2814$auto$blifparse.cc:515:parse_blif$2816  (
    .A({ byte_lane[0], byte_lane[1], write_enable, write_addr[0] }),
    .Y(\$abc$2814$techmap$techmap2622$auto$ff.cc:262:slice$1874.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/11_22_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$2028_Y )
  );
  \$lut  #(
    .LUT(16'h1000),
    .WIDTH(32'h00000004)
  ) \$abc$2814$auto$blifparse.cc:515:parse_blif$2817  (
    .A({ write_enable, write_addr[0], byte_lane[0], byte_lane[1] }),
    .Y(\$abc$2814$techmap$techmap2614$auto$ff.cc:262:slice$1866.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/11_22_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$2028_Y )
  );
  \$lut  #(
    .LUT(16'h8000),
    .WIDTH(32'h00000004)
  ) \$abc$2814$auto$blifparse.cc:515:parse_blif$2818  (
    .A({ byte_lane[0], byte_lane[1], write_enable, write_addr[0] }),
    .Y(\$abc$2814$techmap$techmap2576$auto$ff.cc:262:slice$1842.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/11_22_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$2028_Y )
  );
  \$lut  #(
    .LUT(16'h1000),
    .WIDTH(32'h00000004)
  ) \$abc$2814$auto$blifparse.cc:515:parse_blif$2819  (
    .A({ byte_lane[0], write_enable, byte_lane[1], write_addr[0] }),
    .Y(\$abc$2814$techmap$techmap2638$auto$ff.cc:262:slice$1890.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/11_22_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$2028_Y )
  );
  \$lut  #(
    .LUT(16'h4000),
    .WIDTH(32'h00000004)
  ) \$abc$2814$auto$blifparse.cc:515:parse_blif$2820  (
    .A({ write_addr[0], byte_lane[1], write_enable, byte_lane[0] }),
    .Y(\$abc$2814$techmap$techmap2598$auto$ff.cc:262:slice$1850.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/11_22_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$2028_Y )
  );
  \$lut  #(
    .LUT(16'h0100),
    .WIDTH(32'h00000004)
  ) \$abc$2814$auto$blifparse.cc:515:parse_blif$2821  (
    .A({ write_enable, byte_lane[0], byte_lane[1], write_addr[0] }),
    .Y(\$abc$2814$techmap$techmap2646$auto$ff.cc:262:slice$1898.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/11_22_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$2028_Y )
  );
  \$lut  #(
    .LUT(16'h1000),
    .WIDTH(32'h00000004)
  ) \$abc$2814$auto$blifparse.cc:515:parse_blif$2822  (
    .A({ write_enable, byte_lane, write_addr[0] }),
    .Y(\$abc$2814$techmap$techmap2630$auto$ff.cc:262:slice$1882.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/11_22_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$2028_Y )
  );
  \$lut  #(
    .LUT(8'hac),
    .WIDTH(32'h00000003)
  ) \$abc$2814$auto$blifparse.cc:515:parse_blif$2823  (
    .A({ read_addr[0], \$abc$1024$abc$751$lo12 , \$abc$1024$abc$751$lo44  }),
    .Y(\$abc$1537$li00_li00 )
  );
  \$lut  #(
    .LUT(8'hca),
    .WIDTH(32'h00000003)
  ) \$abc$2814$auto$blifparse.cc:515:parse_blif$2824  (
    .A({ read_addr[0], \$abc$1024$abc$751$lo42 , \$abc$1024$abc$751$lo10  }),
    .Y(\$abc$1537$li01_li01 )
  );
  \$lut  #(
    .LUT(8'hca),
    .WIDTH(32'h00000003)
  ) \$abc$2814$auto$blifparse.cc:515:parse_blif$2825  (
    .A({ read_addr[0], \$abc$1024$abc$751$lo40 , \$abc$1024$abc$751$lo08  }),
    .Y(\$abc$1537$li02_li02 )
  );
  \$lut  #(
    .LUT(8'hca),
    .WIDTH(32'h00000003)
  ) \$abc$2814$auto$blifparse.cc:515:parse_blif$2826  (
    .A({ read_addr[0], \$abc$1024$abc$751$lo38 , \$abc$1024$abc$751$lo06  }),
    .Y(\$abc$1537$li03_li03 )
  );
  \$lut  #(
    .LUT(8'hca),
    .WIDTH(32'h00000003)
  ) \$abc$2814$auto$blifparse.cc:515:parse_blif$2827  (
    .A({ read_addr[0], \$abc$1024$abc$751$lo36 , \$abc$1024$abc$751$lo04  }),
    .Y(\$abc$1537$li04_li04 )
  );
  \$lut  #(
    .LUT(8'hca),
    .WIDTH(32'h00000003)
  ) \$abc$2814$auto$blifparse.cc:515:parse_blif$2828  (
    .A({ read_addr[0], \$abc$1024$abc$751$lo34 , \$abc$1024$abc$751$lo02  }),
    .Y(\$abc$1537$li05_li05 )
  );
  \$lut  #(
    .LUT(8'hca),
    .WIDTH(32'h00000003)
  ) \$abc$2814$auto$blifparse.cc:515:parse_blif$2829  (
    .A({ read_addr[0], \$abc$1024$abc$751$lo32 , \$abc$1024$abc$751$lo00  }),
    .Y(\$abc$1537$li06_li06 )
  );
  \$lut  #(
    .LUT(8'hca),
    .WIDTH(32'h00000003)
  ) \$abc$2814$auto$blifparse.cc:515:parse_blif$2830  (
    .A({ read_addr[0], \$abc$1024$abc$751$lo55 , \$abc$1024$abc$751$lo23  }),
    .Y(\$abc$1537$li07_li07 )
  );
  \$lut  #(
    .LUT(8'hca),
    .WIDTH(32'h00000003)
  ) \$abc$2814$auto$blifparse.cc:515:parse_blif$2831  (
    .A({ read_addr[0], \$abc$1024$abc$751$lo59 , \$abc$1024$abc$751$lo27  }),
    .Y(\$abc$1537$li08_li08 )
  );
  \$lut  #(
    .LUT(8'hca),
    .WIDTH(32'h00000003)
  ) \$abc$2814$auto$blifparse.cc:515:parse_blif$2832  (
    .A({ read_addr[0], \$abc$1024$abc$751$lo63 , \$abc$1024$abc$751$lo31  }),
    .Y(\$abc$1537$li09_li09 )
  );
  \$lut  #(
    .LUT(8'hca),
    .WIDTH(32'h00000003)
  ) \$abc$2814$auto$blifparse.cc:515:parse_blif$2833  (
    .A({ read_addr[0], \$abc$1024$abc$751$lo61 , \$abc$1024$abc$751$lo29  }),
    .Y(\$abc$1537$li10_li10 )
  );
  \$lut  #(
    .LUT(8'hca),
    .WIDTH(32'h00000003)
  ) \$abc$2814$auto$blifparse.cc:515:parse_blif$2834  (
    .A({ read_addr[0], \$abc$1024$abc$751$lo57 , \$abc$1024$abc$751$lo25  }),
    .Y(\$abc$1537$li11_li11 )
  );
  \$lut  #(
    .LUT(8'hca),
    .WIDTH(32'h00000003)
  ) \$abc$2814$auto$blifparse.cc:515:parse_blif$2835  (
    .A({ read_addr[0], \$abc$1024$abc$751$lo56 , \$abc$1024$abc$751$lo24  }),
    .Y(\$abc$1537$li12_li12 )
  );
  \$lut  #(
    .LUT(8'hca),
    .WIDTH(32'h00000003)
  ) \$abc$2814$auto$blifparse.cc:515:parse_blif$2836  (
    .A({ read_addr[0], \$abc$1024$abc$751$lo53 , \$abc$1024$abc$751$lo21  }),
    .Y(\$abc$1537$li13_li13 )
  );
  \$lut  #(
    .LUT(8'hca),
    .WIDTH(32'h00000003)
  ) \$abc$2814$auto$blifparse.cc:515:parse_blif$2837  (
    .A({ read_addr[0], \$abc$1024$abc$751$lo51 , \$abc$1024$abc$751$lo19  }),
    .Y(\$abc$1537$li14_li14 )
  );
  \$lut  #(
    .LUT(8'hca),
    .WIDTH(32'h00000003)
  ) \$abc$2814$auto$blifparse.cc:515:parse_blif$2838  (
    .A({ read_addr[0], \$abc$1024$abc$751$lo45 , \$abc$1024$abc$751$lo13  }),
    .Y(\$abc$1537$li15_li15 )
  );
  \$lut  #(
    .LUT(8'hca),
    .WIDTH(32'h00000003)
  ) \$abc$2814$auto$blifparse.cc:515:parse_blif$2839  (
    .A({ read_addr[0], \$abc$1024$abc$751$lo49 , \$abc$1024$abc$751$lo17  }),
    .Y(\$abc$1537$li16_li16 )
  );
  \$lut  #(
    .LUT(8'hca),
    .WIDTH(32'h00000003)
  ) \$abc$2814$auto$blifparse.cc:515:parse_blif$2840  (
    .A({ read_addr[0], \$abc$1024$abc$751$lo41 , \$abc$1024$abc$751$lo09  }),
    .Y(\$abc$1537$li17_li17 )
  );
  \$lut  #(
    .LUT(8'hca),
    .WIDTH(32'h00000003)
  ) \$abc$2814$auto$blifparse.cc:515:parse_blif$2841  (
    .A({ read_addr[0], \$abc$1024$abc$751$lo62 , \$abc$1024$abc$751$lo30  }),
    .Y(\$abc$1537$li18_li18 )
  );
  \$lut  #(
    .LUT(8'hca),
    .WIDTH(32'h00000003)
  ) \$abc$2814$auto$blifparse.cc:515:parse_blif$2842  (
    .A({ read_addr[0], \$abc$1024$abc$751$lo37 , \$abc$1024$abc$751$lo05  }),
    .Y(\$abc$1537$li19_li19 )
  );
  \$lut  #(
    .LUT(8'hca),
    .WIDTH(32'h00000003)
  ) \$abc$2814$auto$blifparse.cc:515:parse_blif$2843  (
    .A({ read_addr[0], \$abc$1024$abc$751$lo60 , \$abc$1024$abc$751$lo28  }),
    .Y(\$abc$1537$li20_li20 )
  );
  \$lut  #(
    .LUT(8'hca),
    .WIDTH(32'h00000003)
  ) \$abc$2814$auto$blifparse.cc:515:parse_blif$2844  (
    .A({ read_addr[0], \$abc$1024$abc$751$lo58 , \$abc$1024$abc$751$lo26  }),
    .Y(\$abc$1537$li21_li21 )
  );
  \$lut  #(
    .LUT(8'hca),
    .WIDTH(32'h00000003)
  ) \$abc$2814$auto$blifparse.cc:515:parse_blif$2845  (
    .A({ read_addr[0], \$abc$1024$abc$751$lo47 , \$abc$1024$abc$751$lo15  }),
    .Y(\$abc$1537$li22_li22 )
  );
  \$lut  #(
    .LUT(8'hca),
    .WIDTH(32'h00000003)
  ) \$abc$2814$auto$blifparse.cc:515:parse_blif$2846  (
    .A({ read_addr[0], \$abc$1024$abc$751$lo43 , \$abc$1024$abc$751$lo11  }),
    .Y(\$abc$1537$li23_li23 )
  );
  \$lut  #(
    .LUT(8'hca),
    .WIDTH(32'h00000003)
  ) \$abc$2814$auto$blifparse.cc:515:parse_blif$2847  (
    .A({ read_addr[0], \$abc$1024$abc$751$lo33 , \$abc$1024$abc$751$lo01  }),
    .Y(\$abc$1537$li24_li24 )
  );
  \$lut  #(
    .LUT(8'hca),
    .WIDTH(32'h00000003)
  ) \$abc$2814$auto$blifparse.cc:515:parse_blif$2848  (
    .A({ read_addr[0], \$abc$1024$abc$751$lo35 , \$abc$1024$abc$751$lo03  }),
    .Y(\$abc$1537$li25_li25 )
  );
  \$lut  #(
    .LUT(8'hca),
    .WIDTH(32'h00000003)
  ) \$abc$2814$auto$blifparse.cc:515:parse_blif$2849  (
    .A({ read_addr[0], \$abc$1024$abc$751$lo39 , \$abc$1024$abc$751$lo07  }),
    .Y(\$abc$1537$li26_li26 )
  );
  \$lut  #(
    .LUT(8'hca),
    .WIDTH(32'h00000003)
  ) \$abc$2814$auto$blifparse.cc:515:parse_blif$2850  (
    .A({ read_addr[0], \$abc$1024$abc$751$lo54 , \$abc$1024$abc$751$lo22  }),
    .Y(\$abc$1537$li27_li27 )
  );
  \$lut  #(
    .LUT(8'hca),
    .WIDTH(32'h00000003)
  ) \$abc$2814$auto$blifparse.cc:515:parse_blif$2851  (
    .A({ read_addr[0], \$abc$1024$abc$751$lo52 , \$abc$1024$abc$751$lo20  }),
    .Y(\$abc$1537$li28_li28 )
  );
  \$lut  #(
    .LUT(8'hca),
    .WIDTH(32'h00000003)
  ) \$abc$2814$auto$blifparse.cc:515:parse_blif$2852  (
    .A({ read_addr[0], \$abc$1024$abc$751$lo50 , \$abc$1024$abc$751$lo18  }),
    .Y(\$abc$1537$li29_li29 )
  );
  \$lut  #(
    .LUT(8'hca),
    .WIDTH(32'h00000003)
  ) \$abc$2814$auto$blifparse.cc:515:parse_blif$2853  (
    .A({ read_addr[0], \$abc$1024$abc$751$lo48 , \$abc$1024$abc$751$lo16  }),
    .Y(\$abc$1537$li30_li30 )
  );
  \$lut  #(
    .LUT(8'hca),
    .WIDTH(32'h00000003)
  ) \$abc$2814$auto$blifparse.cc:515:parse_blif$2854  (
    .A({ read_addr[0], \$abc$1024$abc$751$lo46 , \$abc$1024$abc$751$lo14  }),
    .Y(\$abc$1537$li31_li31 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/11_22_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89.12-89.77" *)
  dffsre \$auto$ff.cc:262:slice$1842  (
    .C(clk),
    .D(write_data[7]),
    .E(\$abc$2814$techmap$techmap2576$auto$ff.cc:262:slice$1842.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/11_22_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$2028_Y ),
    .Q(\$abc$1024$abc$751$lo63 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/11_22_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89.12-89.77" *)
  dffsre \$auto$ff.cc:262:slice$1843  (
    .C(clk),
    .D(write_data[6]),
    .E(\$abc$2814$techmap$techmap2576$auto$ff.cc:262:slice$1842.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/11_22_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$2028_Y ),
    .Q(\$abc$1024$abc$751$lo62 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/11_22_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89.12-89.77" *)
  dffsre \$auto$ff.cc:262:slice$1844  (
    .C(clk),
    .D(write_data[5]),
    .E(\$abc$2814$techmap$techmap2576$auto$ff.cc:262:slice$1842.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/11_22_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$2028_Y ),
    .Q(\$abc$1024$abc$751$lo61 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/11_22_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89.12-89.77" *)
  dffsre \$auto$ff.cc:262:slice$1845  (
    .C(clk),
    .D(write_data[4]),
    .E(\$abc$2814$techmap$techmap2576$auto$ff.cc:262:slice$1842.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/11_22_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$2028_Y ),
    .Q(\$abc$1024$abc$751$lo60 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/11_22_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89.12-89.77" *)
  dffsre \$auto$ff.cc:262:slice$1846  (
    .C(clk),
    .D(write_data[3]),
    .E(\$abc$2814$techmap$techmap2576$auto$ff.cc:262:slice$1842.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/11_22_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$2028_Y ),
    .Q(\$abc$1024$abc$751$lo59 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/11_22_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89.12-89.77" *)
  dffsre \$auto$ff.cc:262:slice$1847  (
    .C(clk),
    .D(write_data[2]),
    .E(\$abc$2814$techmap$techmap2576$auto$ff.cc:262:slice$1842.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/11_22_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$2028_Y ),
    .Q(\$abc$1024$abc$751$lo58 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/11_22_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89.12-89.77" *)
  dffsre \$auto$ff.cc:262:slice$1848  (
    .C(clk),
    .D(write_data[1]),
    .E(\$abc$2814$techmap$techmap2576$auto$ff.cc:262:slice$1842.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/11_22_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$2028_Y ),
    .Q(\$abc$1024$abc$751$lo57 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/11_22_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89.12-89.77" *)
  dffsre \$auto$ff.cc:262:slice$1849  (
    .C(clk),
    .D(write_data[0]),
    .E(\$abc$2814$techmap$techmap2576$auto$ff.cc:262:slice$1842.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/11_22_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$2028_Y ),
    .Q(\$abc$1024$abc$751$lo56 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/11_22_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89.12-89.77" *)
  dffsre \$auto$ff.cc:262:slice$1850  (
    .C(clk),
    .D(write_data[7]),
    .E(\$abc$2814$techmap$techmap2598$auto$ff.cc:262:slice$1850.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/11_22_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$2028_Y ),
    .Q(\$abc$1024$abc$751$lo55 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/11_22_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89.12-89.77" *)
  dffsre \$auto$ff.cc:262:slice$1851  (
    .C(clk),
    .D(write_data[6]),
    .E(\$abc$2814$techmap$techmap2598$auto$ff.cc:262:slice$1850.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/11_22_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$2028_Y ),
    .Q(\$abc$1024$abc$751$lo54 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/11_22_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89.12-89.77" *)
  dffsre \$auto$ff.cc:262:slice$1852  (
    .C(clk),
    .D(write_data[5]),
    .E(\$abc$2814$techmap$techmap2598$auto$ff.cc:262:slice$1850.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/11_22_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$2028_Y ),
    .Q(\$abc$1024$abc$751$lo53 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/11_22_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89.12-89.77" *)
  dffsre \$auto$ff.cc:262:slice$1853  (
    .C(clk),
    .D(write_data[4]),
    .E(\$abc$2814$techmap$techmap2598$auto$ff.cc:262:slice$1850.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/11_22_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$2028_Y ),
    .Q(\$abc$1024$abc$751$lo52 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/11_22_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89.12-89.77" *)
  dffsre \$auto$ff.cc:262:slice$1854  (
    .C(clk),
    .D(write_data[3]),
    .E(\$abc$2814$techmap$techmap2598$auto$ff.cc:262:slice$1850.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/11_22_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$2028_Y ),
    .Q(\$abc$1024$abc$751$lo51 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/11_22_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89.12-89.77" *)
  dffsre \$auto$ff.cc:262:slice$1855  (
    .C(clk),
    .D(write_data[2]),
    .E(\$abc$2814$techmap$techmap2598$auto$ff.cc:262:slice$1850.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/11_22_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$2028_Y ),
    .Q(\$abc$1024$abc$751$lo50 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/11_22_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89.12-89.77" *)
  dffsre \$auto$ff.cc:262:slice$1856  (
    .C(clk),
    .D(write_data[1]),
    .E(\$abc$2814$techmap$techmap2598$auto$ff.cc:262:slice$1850.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/11_22_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$2028_Y ),
    .Q(\$abc$1024$abc$751$lo49 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/11_22_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89.12-89.77" *)
  dffsre \$auto$ff.cc:262:slice$1857  (
    .C(clk),
    .D(write_data[0]),
    .E(\$abc$2814$techmap$techmap2598$auto$ff.cc:262:slice$1850.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/11_22_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$2028_Y ),
    .Q(\$abc$1024$abc$751$lo48 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/11_22_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89.12-89.77" *)
  dffsre \$auto$ff.cc:262:slice$1858  (
    .C(clk),
    .D(write_data[7]),
    .E(\$abc$2814$techmap$techmap2606$auto$ff.cc:262:slice$1858.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/11_22_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$2028_Y ),
    .Q(\$abc$1024$abc$751$lo47 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/11_22_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89.12-89.77" *)
  dffsre \$auto$ff.cc:262:slice$1859  (
    .C(clk),
    .D(write_data[6]),
    .E(\$abc$2814$techmap$techmap2606$auto$ff.cc:262:slice$1858.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/11_22_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$2028_Y ),
    .Q(\$abc$1024$abc$751$lo46 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/11_22_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89.12-89.77" *)
  dffsre \$auto$ff.cc:262:slice$1860  (
    .C(clk),
    .D(write_data[5]),
    .E(\$abc$2814$techmap$techmap2606$auto$ff.cc:262:slice$1858.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/11_22_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$2028_Y ),
    .Q(\$abc$1024$abc$751$lo45 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/11_22_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89.12-89.77" *)
  dffsre \$auto$ff.cc:262:slice$1861  (
    .C(clk),
    .D(write_data[4]),
    .E(\$abc$2814$techmap$techmap2606$auto$ff.cc:262:slice$1858.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/11_22_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$2028_Y ),
    .Q(\$abc$1024$abc$751$lo44 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/11_22_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89.12-89.77" *)
  dffsre \$auto$ff.cc:262:slice$1862  (
    .C(clk),
    .D(write_data[3]),
    .E(\$abc$2814$techmap$techmap2606$auto$ff.cc:262:slice$1858.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/11_22_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$2028_Y ),
    .Q(\$abc$1024$abc$751$lo43 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/11_22_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89.12-89.77" *)
  dffsre \$auto$ff.cc:262:slice$1863  (
    .C(clk),
    .D(write_data[2]),
    .E(\$abc$2814$techmap$techmap2606$auto$ff.cc:262:slice$1858.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/11_22_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$2028_Y ),
    .Q(\$abc$1024$abc$751$lo42 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/11_22_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89.12-89.77" *)
  dffsre \$auto$ff.cc:262:slice$1864  (
    .C(clk),
    .D(write_data[1]),
    .E(\$abc$2814$techmap$techmap2606$auto$ff.cc:262:slice$1858.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/11_22_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$2028_Y ),
    .Q(\$abc$1024$abc$751$lo41 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/11_22_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89.12-89.77" *)
  dffsre \$auto$ff.cc:262:slice$1865  (
    .C(clk),
    .D(write_data[0]),
    .E(\$abc$2814$techmap$techmap2606$auto$ff.cc:262:slice$1858.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/11_22_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$2028_Y ),
    .Q(\$abc$1024$abc$751$lo40 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/11_22_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89.12-89.77" *)
  dffsre \$auto$ff.cc:262:slice$1866  (
    .C(clk),
    .D(write_data[7]),
    .E(\$abc$2814$techmap$techmap2614$auto$ff.cc:262:slice$1866.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/11_22_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$2028_Y ),
    .Q(\$abc$1024$abc$751$lo39 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/11_22_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89.12-89.77" *)
  dffsre \$auto$ff.cc:262:slice$1867  (
    .C(clk),
    .D(write_data[6]),
    .E(\$abc$2814$techmap$techmap2614$auto$ff.cc:262:slice$1866.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/11_22_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$2028_Y ),
    .Q(\$abc$1024$abc$751$lo38 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/11_22_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89.12-89.77" *)
  dffsre \$auto$ff.cc:262:slice$1868  (
    .C(clk),
    .D(write_data[5]),
    .E(\$abc$2814$techmap$techmap2614$auto$ff.cc:262:slice$1866.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/11_22_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$2028_Y ),
    .Q(\$abc$1024$abc$751$lo37 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/11_22_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89.12-89.77" *)
  dffsre \$auto$ff.cc:262:slice$1869  (
    .C(clk),
    .D(write_data[4]),
    .E(\$abc$2814$techmap$techmap2614$auto$ff.cc:262:slice$1866.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/11_22_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$2028_Y ),
    .Q(\$abc$1024$abc$751$lo36 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/11_22_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89.12-89.77" *)
  dffsre \$auto$ff.cc:262:slice$1870  (
    .C(clk),
    .D(write_data[3]),
    .E(\$abc$2814$techmap$techmap2614$auto$ff.cc:262:slice$1866.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/11_22_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$2028_Y ),
    .Q(\$abc$1024$abc$751$lo35 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/11_22_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89.12-89.77" *)
  dffsre \$auto$ff.cc:262:slice$1871  (
    .C(clk),
    .D(write_data[2]),
    .E(\$abc$2814$techmap$techmap2614$auto$ff.cc:262:slice$1866.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/11_22_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$2028_Y ),
    .Q(\$abc$1024$abc$751$lo34 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/11_22_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89.12-89.77" *)
  dffsre \$auto$ff.cc:262:slice$1872  (
    .C(clk),
    .D(write_data[1]),
    .E(\$abc$2814$techmap$techmap2614$auto$ff.cc:262:slice$1866.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/11_22_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$2028_Y ),
    .Q(\$abc$1024$abc$751$lo33 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/11_22_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89.12-89.77" *)
  dffsre \$auto$ff.cc:262:slice$1873  (
    .C(clk),
    .D(write_data[0]),
    .E(\$abc$2814$techmap$techmap2614$auto$ff.cc:262:slice$1866.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/11_22_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$2028_Y ),
    .Q(\$abc$1024$abc$751$lo32 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/11_22_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89.12-89.77" *)
  dffsre \$auto$ff.cc:262:slice$1874  (
    .C(clk),
    .D(write_data[7]),
    .E(\$abc$2814$techmap$techmap2622$auto$ff.cc:262:slice$1874.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/11_22_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$2028_Y ),
    .Q(\$abc$1024$abc$751$lo31 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/11_22_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89.12-89.77" *)
  dffsre \$auto$ff.cc:262:slice$1875  (
    .C(clk),
    .D(write_data[6]),
    .E(\$abc$2814$techmap$techmap2622$auto$ff.cc:262:slice$1874.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/11_22_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$2028_Y ),
    .Q(\$abc$1024$abc$751$lo30 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/11_22_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89.12-89.77" *)
  dffsre \$auto$ff.cc:262:slice$1876  (
    .C(clk),
    .D(write_data[5]),
    .E(\$abc$2814$techmap$techmap2622$auto$ff.cc:262:slice$1874.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/11_22_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$2028_Y ),
    .Q(\$abc$1024$abc$751$lo29 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/11_22_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89.12-89.77" *)
  dffsre \$auto$ff.cc:262:slice$1877  (
    .C(clk),
    .D(write_data[4]),
    .E(\$abc$2814$techmap$techmap2622$auto$ff.cc:262:slice$1874.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/11_22_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$2028_Y ),
    .Q(\$abc$1024$abc$751$lo28 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/11_22_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89.12-89.77" *)
  dffsre \$auto$ff.cc:262:slice$1878  (
    .C(clk),
    .D(write_data[3]),
    .E(\$abc$2814$techmap$techmap2622$auto$ff.cc:262:slice$1874.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/11_22_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$2028_Y ),
    .Q(\$abc$1024$abc$751$lo27 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/11_22_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89.12-89.77" *)
  dffsre \$auto$ff.cc:262:slice$1879  (
    .C(clk),
    .D(write_data[2]),
    .E(\$abc$2814$techmap$techmap2622$auto$ff.cc:262:slice$1874.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/11_22_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$2028_Y ),
    .Q(\$abc$1024$abc$751$lo26 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/11_22_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89.12-89.77" *)
  dffsre \$auto$ff.cc:262:slice$1880  (
    .C(clk),
    .D(write_data[1]),
    .E(\$abc$2814$techmap$techmap2622$auto$ff.cc:262:slice$1874.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/11_22_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$2028_Y ),
    .Q(\$abc$1024$abc$751$lo25 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/11_22_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89.12-89.77" *)
  dffsre \$auto$ff.cc:262:slice$1881  (
    .C(clk),
    .D(write_data[0]),
    .E(\$abc$2814$techmap$techmap2622$auto$ff.cc:262:slice$1874.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/11_22_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$2028_Y ),
    .Q(\$abc$1024$abc$751$lo24 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/11_22_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89.12-89.77" *)
  dffsre \$auto$ff.cc:262:slice$1882  (
    .C(clk),
    .D(write_data[7]),
    .E(\$abc$2814$techmap$techmap2630$auto$ff.cc:262:slice$1882.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/11_22_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$2028_Y ),
    .Q(\$abc$1024$abc$751$lo23 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/11_22_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89.12-89.77" *)
  dffsre \$auto$ff.cc:262:slice$1883  (
    .C(clk),
    .D(write_data[6]),
    .E(\$abc$2814$techmap$techmap2630$auto$ff.cc:262:slice$1882.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/11_22_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$2028_Y ),
    .Q(\$abc$1024$abc$751$lo22 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/11_22_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89.12-89.77" *)
  dffsre \$auto$ff.cc:262:slice$1884  (
    .C(clk),
    .D(write_data[5]),
    .E(\$abc$2814$techmap$techmap2630$auto$ff.cc:262:slice$1882.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/11_22_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$2028_Y ),
    .Q(\$abc$1024$abc$751$lo21 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/11_22_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89.12-89.77" *)
  dffsre \$auto$ff.cc:262:slice$1885  (
    .C(clk),
    .D(write_data[4]),
    .E(\$abc$2814$techmap$techmap2630$auto$ff.cc:262:slice$1882.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/11_22_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$2028_Y ),
    .Q(\$abc$1024$abc$751$lo20 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/11_22_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89.12-89.77" *)
  dffsre \$auto$ff.cc:262:slice$1886  (
    .C(clk),
    .D(write_data[3]),
    .E(\$abc$2814$techmap$techmap2630$auto$ff.cc:262:slice$1882.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/11_22_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$2028_Y ),
    .Q(\$abc$1024$abc$751$lo19 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/11_22_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89.12-89.77" *)
  dffsre \$auto$ff.cc:262:slice$1887  (
    .C(clk),
    .D(write_data[2]),
    .E(\$abc$2814$techmap$techmap2630$auto$ff.cc:262:slice$1882.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/11_22_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$2028_Y ),
    .Q(\$abc$1024$abc$751$lo18 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/11_22_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89.12-89.77" *)
  dffsre \$auto$ff.cc:262:slice$1888  (
    .C(clk),
    .D(write_data[1]),
    .E(\$abc$2814$techmap$techmap2630$auto$ff.cc:262:slice$1882.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/11_22_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$2028_Y ),
    .Q(\$abc$1024$abc$751$lo17 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/11_22_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89.12-89.77" *)
  dffsre \$auto$ff.cc:262:slice$1889  (
    .C(clk),
    .D(write_data[0]),
    .E(\$abc$2814$techmap$techmap2630$auto$ff.cc:262:slice$1882.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/11_22_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$2028_Y ),
    .Q(\$abc$1024$abc$751$lo16 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/11_22_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89.12-89.77" *)
  dffsre \$auto$ff.cc:262:slice$1890  (
    .C(clk),
    .D(write_data[7]),
    .E(\$abc$2814$techmap$techmap2638$auto$ff.cc:262:slice$1890.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/11_22_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$2028_Y ),
    .Q(\$abc$1024$abc$751$lo15 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/11_22_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89.12-89.77" *)
  dffsre \$auto$ff.cc:262:slice$1891  (
    .C(clk),
    .D(write_data[6]),
    .E(\$abc$2814$techmap$techmap2638$auto$ff.cc:262:slice$1890.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/11_22_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$2028_Y ),
    .Q(\$abc$1024$abc$751$lo14 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/11_22_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89.12-89.77" *)
  dffsre \$auto$ff.cc:262:slice$1892  (
    .C(clk),
    .D(write_data[5]),
    .E(\$abc$2814$techmap$techmap2638$auto$ff.cc:262:slice$1890.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/11_22_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$2028_Y ),
    .Q(\$abc$1024$abc$751$lo13 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/11_22_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89.12-89.77" *)
  dffsre \$auto$ff.cc:262:slice$1893  (
    .C(clk),
    .D(write_data[4]),
    .E(\$abc$2814$techmap$techmap2638$auto$ff.cc:262:slice$1890.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/11_22_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$2028_Y ),
    .Q(\$abc$1024$abc$751$lo12 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/11_22_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89.12-89.77" *)
  dffsre \$auto$ff.cc:262:slice$1894  (
    .C(clk),
    .D(write_data[3]),
    .E(\$abc$2814$techmap$techmap2638$auto$ff.cc:262:slice$1890.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/11_22_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$2028_Y ),
    .Q(\$abc$1024$abc$751$lo11 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/11_22_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89.12-89.77" *)
  dffsre \$auto$ff.cc:262:slice$1895  (
    .C(clk),
    .D(write_data[2]),
    .E(\$abc$2814$techmap$techmap2638$auto$ff.cc:262:slice$1890.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/11_22_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$2028_Y ),
    .Q(\$abc$1024$abc$751$lo10 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/11_22_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89.12-89.77" *)
  dffsre \$auto$ff.cc:262:slice$1896  (
    .C(clk),
    .D(write_data[1]),
    .E(\$abc$2814$techmap$techmap2638$auto$ff.cc:262:slice$1890.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/11_22_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$2028_Y ),
    .Q(\$abc$1024$abc$751$lo09 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/11_22_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89.12-89.77" *)
  dffsre \$auto$ff.cc:262:slice$1897  (
    .C(clk),
    .D(write_data[0]),
    .E(\$abc$2814$techmap$techmap2638$auto$ff.cc:262:slice$1890.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/11_22_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$2028_Y ),
    .Q(\$abc$1024$abc$751$lo08 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/11_22_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89.12-89.77" *)
  dffsre \$auto$ff.cc:262:slice$1898  (
    .C(clk),
    .D(write_data[7]),
    .E(\$abc$2814$techmap$techmap2646$auto$ff.cc:262:slice$1898.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/11_22_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$2028_Y ),
    .Q(\$abc$1024$abc$751$lo07 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/11_22_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89.12-89.77" *)
  dffsre \$auto$ff.cc:262:slice$1899  (
    .C(clk),
    .D(write_data[6]),
    .E(\$abc$2814$techmap$techmap2646$auto$ff.cc:262:slice$1898.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/11_22_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$2028_Y ),
    .Q(\$abc$1024$abc$751$lo06 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/11_22_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89.12-89.77" *)
  dffsre \$auto$ff.cc:262:slice$1900  (
    .C(clk),
    .D(write_data[5]),
    .E(\$abc$2814$techmap$techmap2646$auto$ff.cc:262:slice$1898.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/11_22_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$2028_Y ),
    .Q(\$abc$1024$abc$751$lo05 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/11_22_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89.12-89.77" *)
  dffsre \$auto$ff.cc:262:slice$1901  (
    .C(clk),
    .D(write_data[4]),
    .E(\$abc$2814$techmap$techmap2646$auto$ff.cc:262:slice$1898.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/11_22_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$2028_Y ),
    .Q(\$abc$1024$abc$751$lo04 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/11_22_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89.12-89.77" *)
  dffsre \$auto$ff.cc:262:slice$1902  (
    .C(clk),
    .D(write_data[3]),
    .E(\$abc$2814$techmap$techmap2646$auto$ff.cc:262:slice$1898.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/11_22_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$2028_Y ),
    .Q(\$abc$1024$abc$751$lo03 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/11_22_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89.12-89.77" *)
  dffsre \$auto$ff.cc:262:slice$1903  (
    .C(clk),
    .D(write_data[2]),
    .E(\$abc$2814$techmap$techmap2646$auto$ff.cc:262:slice$1898.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/11_22_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$2028_Y ),
    .Q(\$abc$1024$abc$751$lo02 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/11_22_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89.12-89.77" *)
  dffsre \$auto$ff.cc:262:slice$1904  (
    .C(clk),
    .D(write_data[1]),
    .E(\$abc$2814$techmap$techmap2646$auto$ff.cc:262:slice$1898.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/11_22_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$2028_Y ),
    .Q(\$abc$1024$abc$751$lo01 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/11_22_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89.12-89.77" *)
  dffsre \$auto$ff.cc:262:slice$1905  (
    .C(clk),
    .D(write_data[0]),
    .E(\$abc$2814$techmap$techmap2646$auto$ff.cc:262:slice$1898.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/11_22_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$2028_Y ),
    .Q(\$abc$1024$abc$751$lo00 ),
    .R(1'h1),
    .S(1'h1)
  );
endmodule
