

================================================================
== Vivado HLS Report for 'ProxGS'
================================================================
* Date:           Fri Jan  8 20:55:02 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        ISPfinal
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.750 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   114720|   114720| 1.147 ms | 1.147 ms |  114720|  114720|   none  |
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+-------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- for_y_for_x  |    16384|    16384|         2|          1|          1|  16384|    yes   |
        |- for_y_for_x  |    16405|    16405|        23|          1|          1|  16384|    yes   |
        |- for_y_for_x  |    16385|    16385|         3|          1|          1|  16384|    yes   |
        +---------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 1, depth = 23
  * Pipeline-2: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 34
* Pipeline : 3
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
  Pipeline-1 : II = 1, D = 23, States = { 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 }
  Pipeline-2 : II = 1, D = 3, States = { 31 32 33 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 4 3 
3 --> 2 
4 --> 5 
5 --> 6 
6 --> 29 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 6 
29 --> 30 
30 --> 31 
31 --> 34 32 
32 --> 33 
33 --> 31 
34 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%MAD = alloca [16384 x i32], align 4" [proximal.cpp:12]   --->   Operation 35 'alloca' 'MAD' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%fft_result = alloca [16384 x i32], align 4" [proximal.cpp:12]   --->   Operation 36 'alloca' 'fft_result' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%tmp9 = alloca [16384 x i32], align 4" [proximal.cpp:12]   --->   Operation 37 'alloca' 'tmp9' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%fft_ovflo = alloca i1, align 1" [proximal.cpp:11]   --->   Operation 38 'alloca' 'fft_ovflo' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%ifft_ovflo = alloca i1, align 1" [proximal.cpp:11]   --->   Operation 39 'alloca' 'ifft_ovflo' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (1.76ns)   --->   "br label %0" [proximal.cpp:43->proximal.cpp:19]   --->   Operation 40 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 8.36>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i15 [ 0, %arrayctor.loop1.preheader ], [ %add_ln43, %for_x ]" [proximal.cpp:43->proximal.cpp:19]   --->   Operation 41 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%y_0_i = phi i8 [ 0, %arrayctor.loop1.preheader ], [ %select_ln43_1, %for_x ]" [proximal.cpp:43->proximal.cpp:19]   --->   Operation 42 'phi' 'y_0_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%x_0_i = phi i8 [ 0, %arrayctor.loop1.preheader ], [ %x_5, %for_x ]"   --->   Operation 43 'phi' 'x_0_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (2.31ns)   --->   "%icmp_ln43 = icmp eq i15 %indvar_flatten, -16384" [proximal.cpp:43->proximal.cpp:19]   --->   Operation 44 'icmp' 'icmp_ln43' <Predicate = true> <Delay = 2.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (1.94ns)   --->   "%add_ln43 = add i15 %indvar_flatten, 1" [proximal.cpp:43->proximal.cpp:19]   --->   Operation 45 'add' 'add_ln43' <Predicate = true> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "br i1 %icmp_ln43, label %P2S.exit, label %for_x" [proximal.cpp:43->proximal.cpp:19]   --->   Operation 46 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (1.91ns)   --->   "%y_5 = add i8 1, %y_0_i" [proximal.cpp:43->proximal.cpp:19]   --->   Operation 47 'add' 'y_5' <Predicate = (!icmp_ln43)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (1.55ns)   --->   "%icmp_ln45 = icmp eq i8 %x_0_i, -128" [proximal.cpp:45->proximal.cpp:19]   --->   Operation 48 'icmp' 'icmp_ln45' <Predicate = (!icmp_ln43)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (1.24ns)   --->   "%select_ln43 = select i1 %icmp_ln45, i8 0, i8 %x_0_i" [proximal.cpp:43->proximal.cpp:19]   --->   Operation 49 'select' 'select_ln43' <Predicate = (!icmp_ln43)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (1.24ns)   --->   "%select_ln43_1 = select i1 %icmp_ln45, i8 %y_5, i8 %y_0_i" [proximal.cpp:43->proximal.cpp:19]   --->   Operation 50 'select' 'select_ln43_1' <Predicate = (!icmp_ln43)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%trunc_ln43 = trunc i8 %select_ln43_1 to i7" [proximal.cpp:43->proximal.cpp:19]   --->   Operation 51 'trunc' 'trunc_ln43' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_37 = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %select_ln43_1, i7 0)" [proximal.cpp:49->proximal.cpp:19]   --->   Operation 52 'bitconcatenate' 'tmp_37' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln45_1 = zext i15 %tmp_37 to i16" [proximal.cpp:45->proximal.cpp:19]   --->   Operation 53 'zext' 'zext_ln45_1' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln446 = zext i8 %select_ln43 to i16" [proximal.cpp:49->proximal.cpp:19]   --->   Operation 54 'zext' 'zext_ln446' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (1.94ns)   --->   "%add_ln446 = add i16 %zext_ln45_1, %zext_ln446" [proximal.cpp:49->proximal.cpp:19]   --->   Operation 55 'add' 'add_ln446' <Predicate = (!icmp_ln43)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln446_1 = zext i16 %add_ln446 to i64" [proximal.cpp:49->proximal.cpp:19]   --->   Operation 56 'zext' 'zext_ln446_1' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%x_io_V_addr = getelementptr [16384 x i8]* %x_io_V, i64 0, i64 %zext_ln446_1" [proximal.cpp:49->proximal.cpp:19]   --->   Operation 57 'getelementptr' 'x_io_V_addr' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 58 [2/2] (3.25ns)   --->   "%tmp_V = load i8* %x_io_V_addr, align 1" [proximal.cpp:49->proximal.cpp:19]   --->   Operation 58 'load' 'tmp_V' <Predicate = (!icmp_ln43)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_2 : Operation 59 [1/1] (1.91ns)   --->   "%x_5 = add i8 1, %select_ln43" [proximal.cpp:45->proximal.cpp:19]   --->   Operation 59 'add' 'x_5' <Predicate = (!icmp_ln43)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.50>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @for_y_for_x_str)"   --->   Operation 60 'specloopname' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16384, i64 16384, i64 16384)"   --->   Operation 61 'speclooptripcount' 'empty' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%shl_ln47_mid2 = call i14 @_ssdm_op_BitConcatenate.i14.i7.i7(i7 %trunc_ln43, i7 0)" [proximal.cpp:43->proximal.cpp:19]   --->   Operation 62 'bitconcatenate' 'shl_ln47_mid2' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln45 = zext i8 %select_ln43 to i14" [proximal.cpp:45->proximal.cpp:19]   --->   Operation 63 'zext' 'zext_ln45' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str1) nounwind" [proximal.cpp:46->proximal.cpp:19]   --->   Operation 64 'specloopname' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_47_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str1)" [proximal.cpp:46->proximal.cpp:19]   --->   Operation 65 'specregionbegin' 'tmp_47_i' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (1.81ns)   --->   "%tmp_84 = add i14 %zext_ln45, %shl_ln47_mid2" [proximal.cpp:47->proximal.cpp:19]   --->   Operation 66 'add' 'tmp_84' <Predicate = (!icmp_ln43)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [proximal.cpp:48->proximal.cpp:19]   --->   Operation 67 'specpipeline' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln49 = zext i14 %tmp_84 to i64" [proximal.cpp:49->proximal.cpp:19]   --->   Operation 68 'zext' 'zext_ln49' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_3 : Operation 69 [1/2] (3.25ns)   --->   "%tmp_V = load i8* %x_io_V_addr, align 1" [proximal.cpp:49->proximal.cpp:19]   --->   Operation 69 'load' 'tmp_V' <Predicate = (!icmp_ln43)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%trunc_ln728 = trunc i8 %tmp_V to i1" [proximal.cpp:49->proximal.cpp:19]   --->   Operation 70 'trunc' 'trunc_ln728' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%shl_ln = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 %trunc_ln728, i15 0)" [proximal.cpp:49->proximal.cpp:19]   --->   Operation 71 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%tmp9_addr = getelementptr [16384 x i32]* %tmp9, i64 0, i64 %zext_ln49" [proximal.cpp:49->proximal.cpp:19]   --->   Operation 72 'getelementptr' 'tmp9_addr' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln203 = zext i16 %shl_ln to i32" [proximal.cpp:49->proximal.cpp:19]   --->   Operation 73 'zext' 'zext_ln203' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([16384 x i32]* %tmp9)" [proximal.cpp:49->proximal.cpp:19]   --->   Operation 74 'specbramwithbyteenable' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (3.25ns)   --->   "call void @_ssdm_op_Write.bram.i32(i32* %tmp9_addr, i32 %zext_ln203, i4 3)" [proximal.cpp:49->proximal.cpp:19]   --->   Operation 75 'store' <Predicate = (!icmp_ln43)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%empty_89 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str1, i32 %tmp_47_i)" [proximal.cpp:50->proximal.cpp:19]   --->   Operation 76 'specregionend' 'empty_89' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "br label %0"   --->   Operation 77 'br' <Predicate = (!icmp_ln43)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 5.40>
ST_4 : Operation 78 [2/2] (5.40ns)   --->   "call fastcc void @fft_top(i1 zeroext true, [16384 x i32]* %tmp9, [16384 x i32]* %fft_result, i1* %fft_ovflo)" [proximal.cpp:22]   --->   Operation 78 'call' <Predicate = true> <Delay = 5.40> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 3> <Delay = 1.76>
ST_5 : Operation 79 [1/2] (0.00ns)   --->   "call fastcc void @fft_top(i1 zeroext true, [16384 x i32]* %tmp9, [16384 x i32]* %fft_result, i1* %fft_ovflo)" [proximal.cpp:22]   --->   Operation 79 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 80 [1/1] (1.76ns)   --->   "br label %1" [proximal.cpp:24]   --->   Operation 80 'br' <Predicate = true> <Delay = 1.76>

State 6 <SV = 4> <Delay = 8.36>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "%indvar_flatten11 = phi i15 [ 0, %P2S.exit ], [ %add_ln24, %for_x1 ]" [proximal.cpp:24]   --->   Operation 81 'phi' 'indvar_flatten11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "%y_0 = phi i8 [ 0, %P2S.exit ], [ %select_ln24_1, %for_x1 ]" [proximal.cpp:24]   --->   Operation 82 'phi' 'y_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "%x_0 = phi i8 [ 0, %P2S.exit ], [ %x, %for_x1 ]"   --->   Operation 83 'phi' 'x_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 84 [1/1] (2.31ns)   --->   "%icmp_ln24 = icmp eq i15 %indvar_flatten11, -16384" [proximal.cpp:24]   --->   Operation 84 'icmp' 'icmp_ln24' <Predicate = true> <Delay = 2.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 85 [1/1] (1.94ns)   --->   "%add_ln24 = add i15 %indvar_flatten11, 1" [proximal.cpp:24]   --->   Operation 85 'add' 'add_ln24' <Predicate = true> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 86 [1/1] (0.00ns)   --->   "br i1 %icmp_ln24, label %2, label %for_x1" [proximal.cpp:24]   --->   Operation 86 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 87 [1/1] (1.91ns)   --->   "%y = add i8 1, %y_0" [proximal.cpp:24]   --->   Operation 87 'add' 'y' <Predicate = (!icmp_ln24)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 88 [1/1] (1.55ns)   --->   "%icmp_ln26 = icmp eq i8 %x_0, -128" [proximal.cpp:26]   --->   Operation 88 'icmp' 'icmp_ln26' <Predicate = (!icmp_ln24)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 89 [1/1] (1.24ns)   --->   "%select_ln24 = select i1 %icmp_ln26, i8 0, i8 %x_0" [proximal.cpp:24]   --->   Operation 89 'select' 'select_ln24' <Predicate = (!icmp_ln24)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 90 [1/1] (1.24ns)   --->   "%select_ln24_1 = select i1 %icmp_ln26, i8 %y, i8 %y_0" [proximal.cpp:24]   --->   Operation 90 'select' 'select_ln24_1' <Predicate = (!icmp_ln24)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 91 [1/1] (0.00ns)   --->   "%trunc_ln24 = trunc i8 %select_ln24_1 to i7" [proximal.cpp:24]   --->   Operation 91 'trunc' 'trunc_ln24' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_6 : Operation 92 [1/1] (0.00ns)   --->   "%shl_ln29_mid2 = call i14 @_ssdm_op_BitConcatenate.i14.i7.i7(i7 %trunc_ln24, i7 0)" [proximal.cpp:24]   --->   Operation 92 'bitconcatenate' 'shl_ln29_mid2' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_6 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_38 = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %select_ln24_1, i7 0)" [proximal.cpp:31]   --->   Operation 93 'bitconcatenate' 'tmp_38' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_6 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln26_1 = zext i15 %tmp_38 to i16" [proximal.cpp:26]   --->   Operation 94 'zext' 'zext_ln26_1' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_6 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln26 = zext i8 %select_ln24 to i14" [proximal.cpp:26]   --->   Operation 95 'zext' 'zext_ln26' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_6 : Operation 96 [1/1] (1.81ns)   --->   "%tmp = add i14 %zext_ln26, %shl_ln29_mid2" [proximal.cpp:29]   --->   Operation 96 'add' 'tmp' <Predicate = (!icmp_ln24)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln31 = zext i14 %tmp to i64" [proximal.cpp:31]   --->   Operation 97 'zext' 'zext_ln31' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_6 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln1265 = zext i8 %select_ln24 to i16" [proximal.cpp:31]   --->   Operation 98 'zext' 'zext_ln1265' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_6 : Operation 99 [1/1] (1.94ns)   --->   "%add_ln1265 = add i16 %zext_ln26_1, %zext_ln1265" [proximal.cpp:31]   --->   Operation 99 'add' 'add_ln1265' <Predicate = (!icmp_ln24)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln1265_1 = zext i16 %add_ln1265 to i64" [proximal.cpp:31]   --->   Operation 100 'zext' 'zext_ln1265_1' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_6 : Operation 101 [1/1] (0.00ns)   --->   "%coe_a_M_real_V_addr = getelementptr [16384 x i16]* %coe_a_M_real_V, i64 0, i64 %zext_ln1265_1" [proximal.cpp:31]   --->   Operation 101 'getelementptr' 'coe_a_M_real_V_addr' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_6 : Operation 102 [1/1] (0.00ns)   --->   "%coe_a_M_imag_V_addr = getelementptr [16384 x i16]* %coe_a_M_imag_V, i64 0, i64 %zext_ln1265_1" [proximal.cpp:33]   --->   Operation 102 'getelementptr' 'coe_a_M_imag_V_addr' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_6 : Operation 103 [1/1] (0.00ns)   --->   "%fft_result_addr = getelementptr [16384 x i32]* %fft_result, i64 0, i64 %zext_ln31" [proximal.cpp:31]   --->   Operation 103 'getelementptr' 'fft_result_addr' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_6 : Operation 104 [2/2] (3.25ns)   --->   "%fft_result_load = load i32* %fft_result_addr, align 4" [proximal.cpp:31]   --->   Operation 104 'load' 'fft_result_load' <Predicate = (!icmp_ln24)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_6 : Operation 105 [2/2] (3.25ns)   --->   "%p_Val2_13 = load i16* %coe_a_M_real_V_addr, align 2" [proximal.cpp:31]   --->   Operation 105 'load' 'p_Val2_13' <Predicate = (!icmp_ln24)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_6 : Operation 106 [2/2] (3.25ns)   --->   "%p_Val2_16 = load i16* %coe_a_M_imag_V_addr, align 2" [proximal.cpp:33]   --->   Operation 106 'load' 'p_Val2_16' <Predicate = (!icmp_ln24)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_6 : Operation 107 [1/1] (1.91ns)   --->   "%x = add i8 1, %select_ln24" [proximal.cpp:26]   --->   Operation 107 'add' 'x' <Predicate = (!icmp_ln24)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 5> <Delay = 5.33>
ST_7 : Operation 108 [1/1] (0.00ns)   --->   "%coe_b_V_addr = getelementptr [16384 x i8]* %coe_b_V, i64 0, i64 %zext_ln1265_1" [proximal.cpp:31]   --->   Operation 108 'getelementptr' 'coe_b_V_addr' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_7 : Operation 109 [1/2] (3.25ns)   --->   "%fft_result_load = load i32* %fft_result_addr, align 4" [proximal.cpp:31]   --->   Operation 109 'load' 'fft_result_load' <Predicate = (!icmp_ln24)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_7 : Operation 110 [1/1] (0.00ns)   --->   "%p_Val2_12 = trunc i32 %fft_result_load to i16" [proximal.cpp:31]   --->   Operation 110 'trunc' 'p_Val2_12' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_7 : Operation 111 [1/1] (0.00ns)   --->   "%lhs_V = sext i16 %p_Val2_12 to i17" [proximal.cpp:31]   --->   Operation 111 'sext' 'lhs_V' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_7 : Operation 112 [1/2] (3.25ns)   --->   "%p_Val2_13 = load i16* %coe_a_M_real_V_addr, align 2" [proximal.cpp:31]   --->   Operation 112 'load' 'p_Val2_13' <Predicate = (!icmp_ln24)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_7 : Operation 113 [1/1] (0.00ns)   --->   "%rhs_V = sext i16 %p_Val2_13 to i17" [proximal.cpp:31]   --->   Operation 113 'sext' 'rhs_V' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_7 : Operation 114 [1/1] (2.07ns)   --->   "%ret_V_13 = add nsw i17 %lhs_V, %rhs_V" [proximal.cpp:31]   --->   Operation 114 'add' 'ret_V_13' <Predicate = (!icmp_ln24)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 115 [2/2] (3.25ns)   --->   "%tmp_V_1 = load i8* %coe_b_V_addr, align 1" [proximal.cpp:31]   --->   Operation 115 'load' 'tmp_V_1' <Predicate = (!icmp_ln24)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_7 : Operation 116 [1/1] (0.00ns)   --->   "%p_Val2_15 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %fft_result_load, i32 16, i32 31)" [proximal.cpp:33]   --->   Operation 116 'partselect' 'p_Val2_15' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_7 : Operation 117 [1/1] (0.00ns)   --->   "%lhs_V_7 = sext i16 %p_Val2_15 to i17" [proximal.cpp:33]   --->   Operation 117 'sext' 'lhs_V_7' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_7 : Operation 118 [1/2] (3.25ns)   --->   "%p_Val2_16 = load i16* %coe_a_M_imag_V_addr, align 2" [proximal.cpp:33]   --->   Operation 118 'load' 'p_Val2_16' <Predicate = (!icmp_ln24)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_7 : Operation 119 [1/1] (0.00ns)   --->   "%rhs_V_6 = sext i16 %p_Val2_16 to i17" [proximal.cpp:33]   --->   Operation 119 'sext' 'rhs_V_6' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_7 : Operation 120 [1/1] (2.07ns)   --->   "%ret_V_14 = add nsw i17 %lhs_V_7, %rhs_V_6" [proximal.cpp:33]   --->   Operation 120 'add' 'ret_V_14' <Predicate = (!icmp_ln24)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 6> <Delay = 7.15>
ST_8 : Operation 121 [1/2] (3.25ns)   --->   "%tmp_V_1 = load i8* %coe_b_V_addr, align 1" [proximal.cpp:31]   --->   Operation 121 'load' 'tmp_V_1' <Predicate = (!icmp_ln24)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_8 : Operation 122 [1/1] (0.00ns)   --->   "%sext_ln1148 = sext i8 %tmp_V_1 to i17" [proximal.cpp:31]   --->   Operation 122 'sext' 'sext_ln1148' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_8 : Operation 123 [21/21] (3.89ns)   --->   "%sdiv_ln1148 = sdiv i17 %ret_V_13, %sext_ln1148" [proximal.cpp:31]   --->   Operation 123 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln24)> <Delay = 3.89> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 20> <II = 1> <Delay = 3.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 124 [21/21] (3.89ns)   --->   "%sdiv_ln1148_1 = sdiv i17 %ret_V_14, %sext_ln1148" [proximal.cpp:33]   --->   Operation 124 'sdiv' 'sdiv_ln1148_1' <Predicate = (!icmp_ln24)> <Delay = 3.89> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 20> <II = 1> <Delay = 3.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 7> <Delay = 3.89>
ST_9 : Operation 125 [20/21] (3.89ns)   --->   "%sdiv_ln1148 = sdiv i17 %ret_V_13, %sext_ln1148" [proximal.cpp:31]   --->   Operation 125 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln24)> <Delay = 3.89> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 20> <II = 1> <Delay = 3.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 126 [20/21] (3.89ns)   --->   "%sdiv_ln1148_1 = sdiv i17 %ret_V_14, %sext_ln1148" [proximal.cpp:33]   --->   Operation 126 'sdiv' 'sdiv_ln1148_1' <Predicate = (!icmp_ln24)> <Delay = 3.89> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 20> <II = 1> <Delay = 3.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 8> <Delay = 3.89>
ST_10 : Operation 127 [19/21] (3.89ns)   --->   "%sdiv_ln1148 = sdiv i17 %ret_V_13, %sext_ln1148" [proximal.cpp:31]   --->   Operation 127 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln24)> <Delay = 3.89> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 20> <II = 1> <Delay = 3.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 128 [19/21] (3.89ns)   --->   "%sdiv_ln1148_1 = sdiv i17 %ret_V_14, %sext_ln1148" [proximal.cpp:33]   --->   Operation 128 'sdiv' 'sdiv_ln1148_1' <Predicate = (!icmp_ln24)> <Delay = 3.89> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 20> <II = 1> <Delay = 3.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 9> <Delay = 3.89>
ST_11 : Operation 129 [18/21] (3.89ns)   --->   "%sdiv_ln1148 = sdiv i17 %ret_V_13, %sext_ln1148" [proximal.cpp:31]   --->   Operation 129 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln24)> <Delay = 3.89> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 20> <II = 1> <Delay = 3.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 130 [18/21] (3.89ns)   --->   "%sdiv_ln1148_1 = sdiv i17 %ret_V_14, %sext_ln1148" [proximal.cpp:33]   --->   Operation 130 'sdiv' 'sdiv_ln1148_1' <Predicate = (!icmp_ln24)> <Delay = 3.89> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 20> <II = 1> <Delay = 3.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 10> <Delay = 3.89>
ST_12 : Operation 131 [17/21] (3.89ns)   --->   "%sdiv_ln1148 = sdiv i17 %ret_V_13, %sext_ln1148" [proximal.cpp:31]   --->   Operation 131 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln24)> <Delay = 3.89> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 20> <II = 1> <Delay = 3.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 132 [17/21] (3.89ns)   --->   "%sdiv_ln1148_1 = sdiv i17 %ret_V_14, %sext_ln1148" [proximal.cpp:33]   --->   Operation 132 'sdiv' 'sdiv_ln1148_1' <Predicate = (!icmp_ln24)> <Delay = 3.89> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 20> <II = 1> <Delay = 3.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 11> <Delay = 3.89>
ST_13 : Operation 133 [16/21] (3.89ns)   --->   "%sdiv_ln1148 = sdiv i17 %ret_V_13, %sext_ln1148" [proximal.cpp:31]   --->   Operation 133 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln24)> <Delay = 3.89> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 20> <II = 1> <Delay = 3.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 134 [16/21] (3.89ns)   --->   "%sdiv_ln1148_1 = sdiv i17 %ret_V_14, %sext_ln1148" [proximal.cpp:33]   --->   Operation 134 'sdiv' 'sdiv_ln1148_1' <Predicate = (!icmp_ln24)> <Delay = 3.89> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 20> <II = 1> <Delay = 3.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 12> <Delay = 3.89>
ST_14 : Operation 135 [15/21] (3.89ns)   --->   "%sdiv_ln1148 = sdiv i17 %ret_V_13, %sext_ln1148" [proximal.cpp:31]   --->   Operation 135 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln24)> <Delay = 3.89> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 20> <II = 1> <Delay = 3.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 136 [15/21] (3.89ns)   --->   "%sdiv_ln1148_1 = sdiv i17 %ret_V_14, %sext_ln1148" [proximal.cpp:33]   --->   Operation 136 'sdiv' 'sdiv_ln1148_1' <Predicate = (!icmp_ln24)> <Delay = 3.89> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 20> <II = 1> <Delay = 3.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 13> <Delay = 3.89>
ST_15 : Operation 137 [14/21] (3.89ns)   --->   "%sdiv_ln1148 = sdiv i17 %ret_V_13, %sext_ln1148" [proximal.cpp:31]   --->   Operation 137 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln24)> <Delay = 3.89> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 20> <II = 1> <Delay = 3.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 138 [14/21] (3.89ns)   --->   "%sdiv_ln1148_1 = sdiv i17 %ret_V_14, %sext_ln1148" [proximal.cpp:33]   --->   Operation 138 'sdiv' 'sdiv_ln1148_1' <Predicate = (!icmp_ln24)> <Delay = 3.89> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 20> <II = 1> <Delay = 3.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 14> <Delay = 3.89>
ST_16 : Operation 139 [13/21] (3.89ns)   --->   "%sdiv_ln1148 = sdiv i17 %ret_V_13, %sext_ln1148" [proximal.cpp:31]   --->   Operation 139 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln24)> <Delay = 3.89> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 20> <II = 1> <Delay = 3.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 140 [13/21] (3.89ns)   --->   "%sdiv_ln1148_1 = sdiv i17 %ret_V_14, %sext_ln1148" [proximal.cpp:33]   --->   Operation 140 'sdiv' 'sdiv_ln1148_1' <Predicate = (!icmp_ln24)> <Delay = 3.89> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 20> <II = 1> <Delay = 3.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 15> <Delay = 3.89>
ST_17 : Operation 141 [12/21] (3.89ns)   --->   "%sdiv_ln1148 = sdiv i17 %ret_V_13, %sext_ln1148" [proximal.cpp:31]   --->   Operation 141 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln24)> <Delay = 3.89> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 20> <II = 1> <Delay = 3.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 142 [12/21] (3.89ns)   --->   "%sdiv_ln1148_1 = sdiv i17 %ret_V_14, %sext_ln1148" [proximal.cpp:33]   --->   Operation 142 'sdiv' 'sdiv_ln1148_1' <Predicate = (!icmp_ln24)> <Delay = 3.89> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 20> <II = 1> <Delay = 3.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 16> <Delay = 3.89>
ST_18 : Operation 143 [11/21] (3.89ns)   --->   "%sdiv_ln1148 = sdiv i17 %ret_V_13, %sext_ln1148" [proximal.cpp:31]   --->   Operation 143 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln24)> <Delay = 3.89> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 20> <II = 1> <Delay = 3.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 144 [11/21] (3.89ns)   --->   "%sdiv_ln1148_1 = sdiv i17 %ret_V_14, %sext_ln1148" [proximal.cpp:33]   --->   Operation 144 'sdiv' 'sdiv_ln1148_1' <Predicate = (!icmp_ln24)> <Delay = 3.89> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 20> <II = 1> <Delay = 3.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 17> <Delay = 3.89>
ST_19 : Operation 145 [10/21] (3.89ns)   --->   "%sdiv_ln1148 = sdiv i17 %ret_V_13, %sext_ln1148" [proximal.cpp:31]   --->   Operation 145 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln24)> <Delay = 3.89> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 20> <II = 1> <Delay = 3.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 146 [10/21] (3.89ns)   --->   "%sdiv_ln1148_1 = sdiv i17 %ret_V_14, %sext_ln1148" [proximal.cpp:33]   --->   Operation 146 'sdiv' 'sdiv_ln1148_1' <Predicate = (!icmp_ln24)> <Delay = 3.89> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 20> <II = 1> <Delay = 3.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 18> <Delay = 3.89>
ST_20 : Operation 147 [9/21] (3.89ns)   --->   "%sdiv_ln1148 = sdiv i17 %ret_V_13, %sext_ln1148" [proximal.cpp:31]   --->   Operation 147 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln24)> <Delay = 3.89> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 20> <II = 1> <Delay = 3.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 148 [9/21] (3.89ns)   --->   "%sdiv_ln1148_1 = sdiv i17 %ret_V_14, %sext_ln1148" [proximal.cpp:33]   --->   Operation 148 'sdiv' 'sdiv_ln1148_1' <Predicate = (!icmp_ln24)> <Delay = 3.89> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 20> <II = 1> <Delay = 3.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 19> <Delay = 3.89>
ST_21 : Operation 149 [8/21] (3.89ns)   --->   "%sdiv_ln1148 = sdiv i17 %ret_V_13, %sext_ln1148" [proximal.cpp:31]   --->   Operation 149 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln24)> <Delay = 3.89> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 20> <II = 1> <Delay = 3.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 150 [8/21] (3.89ns)   --->   "%sdiv_ln1148_1 = sdiv i17 %ret_V_14, %sext_ln1148" [proximal.cpp:33]   --->   Operation 150 'sdiv' 'sdiv_ln1148_1' <Predicate = (!icmp_ln24)> <Delay = 3.89> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 20> <II = 1> <Delay = 3.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 20> <Delay = 3.89>
ST_22 : Operation 151 [7/21] (3.89ns)   --->   "%sdiv_ln1148 = sdiv i17 %ret_V_13, %sext_ln1148" [proximal.cpp:31]   --->   Operation 151 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln24)> <Delay = 3.89> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 20> <II = 1> <Delay = 3.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 152 [7/21] (3.89ns)   --->   "%sdiv_ln1148_1 = sdiv i17 %ret_V_14, %sext_ln1148" [proximal.cpp:33]   --->   Operation 152 'sdiv' 'sdiv_ln1148_1' <Predicate = (!icmp_ln24)> <Delay = 3.89> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 20> <II = 1> <Delay = 3.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 21> <Delay = 3.89>
ST_23 : Operation 153 [6/21] (3.89ns)   --->   "%sdiv_ln1148 = sdiv i17 %ret_V_13, %sext_ln1148" [proximal.cpp:31]   --->   Operation 153 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln24)> <Delay = 3.89> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 20> <II = 1> <Delay = 3.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 154 [6/21] (3.89ns)   --->   "%sdiv_ln1148_1 = sdiv i17 %ret_V_14, %sext_ln1148" [proximal.cpp:33]   --->   Operation 154 'sdiv' 'sdiv_ln1148_1' <Predicate = (!icmp_ln24)> <Delay = 3.89> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 20> <II = 1> <Delay = 3.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 22> <Delay = 3.89>
ST_24 : Operation 155 [5/21] (3.89ns)   --->   "%sdiv_ln1148 = sdiv i17 %ret_V_13, %sext_ln1148" [proximal.cpp:31]   --->   Operation 155 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln24)> <Delay = 3.89> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 20> <II = 1> <Delay = 3.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 156 [5/21] (3.89ns)   --->   "%sdiv_ln1148_1 = sdiv i17 %ret_V_14, %sext_ln1148" [proximal.cpp:33]   --->   Operation 156 'sdiv' 'sdiv_ln1148_1' <Predicate = (!icmp_ln24)> <Delay = 3.89> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 20> <II = 1> <Delay = 3.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 23> <Delay = 3.89>
ST_25 : Operation 157 [4/21] (3.89ns)   --->   "%sdiv_ln1148 = sdiv i17 %ret_V_13, %sext_ln1148" [proximal.cpp:31]   --->   Operation 157 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln24)> <Delay = 3.89> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 20> <II = 1> <Delay = 3.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 158 [4/21] (3.89ns)   --->   "%sdiv_ln1148_1 = sdiv i17 %ret_V_14, %sext_ln1148" [proximal.cpp:33]   --->   Operation 158 'sdiv' 'sdiv_ln1148_1' <Predicate = (!icmp_ln24)> <Delay = 3.89> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 20> <II = 1> <Delay = 3.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 24> <Delay = 3.89>
ST_26 : Operation 159 [3/21] (3.89ns)   --->   "%sdiv_ln1148 = sdiv i17 %ret_V_13, %sext_ln1148" [proximal.cpp:31]   --->   Operation 159 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln24)> <Delay = 3.89> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 20> <II = 1> <Delay = 3.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 160 [3/21] (3.89ns)   --->   "%sdiv_ln1148_1 = sdiv i17 %ret_V_14, %sext_ln1148" [proximal.cpp:33]   --->   Operation 160 'sdiv' 'sdiv_ln1148_1' <Predicate = (!icmp_ln24)> <Delay = 3.89> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 20> <II = 1> <Delay = 3.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 25> <Delay = 3.89>
ST_27 : Operation 161 [2/21] (3.89ns)   --->   "%sdiv_ln1148 = sdiv i17 %ret_V_13, %sext_ln1148" [proximal.cpp:31]   --->   Operation 161 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln24)> <Delay = 3.89> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 20> <II = 1> <Delay = 3.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 162 [2/21] (3.89ns)   --->   "%sdiv_ln1148_1 = sdiv i17 %ret_V_14, %sext_ln1148" [proximal.cpp:33]   --->   Operation 162 'sdiv' 'sdiv_ln1148_1' <Predicate = (!icmp_ln24)> <Delay = 3.89> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 20> <II = 1> <Delay = 3.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 26> <Delay = 7.15>
ST_28 : Operation 163 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @for_y_for_x_str)"   --->   Operation 163 'specloopname' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_28 : Operation 164 [1/1] (0.00ns)   --->   "%empty_90 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16384, i64 16384, i64 16384)"   --->   Operation 164 'speclooptripcount' 'empty_90' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_28 : Operation 165 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str1) nounwind" [proximal.cpp:27]   --->   Operation 165 'specloopname' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_28 : Operation 166 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str1)" [proximal.cpp:27]   --->   Operation 166 'specregionbegin' 'tmp_s' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_28 : Operation 167 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [proximal.cpp:30]   --->   Operation 167 'specpipeline' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_28 : Operation 168 [1/21] (3.89ns)   --->   "%sdiv_ln1148 = sdiv i17 %ret_V_13, %sext_ln1148" [proximal.cpp:31]   --->   Operation 168 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln24)> <Delay = 3.89> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 20> <II = 1> <Delay = 3.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 169 [1/1] (0.00ns)   --->   "%trunc_ln703 = trunc i17 %sdiv_ln1148 to i16" [proximal.cpp:31]   --->   Operation 169 'trunc' 'trunc_ln703' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_28 : Operation 170 [1/1] (0.00ns)   --->   "%MAD_addr = getelementptr [16384 x i32]* %MAD, i64 0, i64 %zext_ln31" [proximal.cpp:31]   --->   Operation 170 'getelementptr' 'MAD_addr' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_28 : Operation 171 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [proximal.cpp:32]   --->   Operation 171 'specpipeline' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_28 : Operation 172 [1/21] (3.89ns)   --->   "%sdiv_ln1148_1 = sdiv i17 %ret_V_14, %sext_ln1148" [proximal.cpp:33]   --->   Operation 172 'sdiv' 'sdiv_ln1148_1' <Predicate = (!icmp_ln24)> <Delay = 3.89> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 20> <II = 1> <Delay = 3.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 173 [1/1] (0.00ns)   --->   "%trunc_ln703_1 = trunc i17 %sdiv_ln1148_1 to i16" [proximal.cpp:33]   --->   Operation 173 'trunc' 'trunc_ln703_1' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_28 : Operation 174 [1/1] (0.00ns)   --->   "%MAD_M_imag_V_addr_1 = call i32 @_ssdm_op_BitConcatenate.i32.i16.i16(i16 %trunc_ln703_1, i16 %trunc_ln703)" [proximal.cpp:33]   --->   Operation 174 'bitconcatenate' 'MAD_M_imag_V_addr_1' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_28 : Operation 175 [1/1] (3.25ns)   --->   "store i32 %MAD_M_imag_V_addr_1, i32* %MAD_addr, align 4" [proximal.cpp:33]   --->   Operation 175 'store' <Predicate = (!icmp_ln24)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_28 : Operation 176 [1/1] (0.00ns)   --->   "%empty_91 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str1, i32 %tmp_s)" [proximal.cpp:34]   --->   Operation 176 'specregionend' 'empty_91' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_28 : Operation 177 [1/1] (0.00ns)   --->   "br label %1"   --->   Operation 177 'br' <Predicate = (!icmp_ln24)> <Delay = 0.00>

State 29 <SV = 5> <Delay = 5.40>
ST_29 : Operation 178 [2/2] (5.40ns)   --->   "call fastcc void @fft_top(i1 zeroext false, [16384 x i32]* %MAD, [16384 x i32]* %fft_result, i1* %ifft_ovflo)" [proximal.cpp:37]   --->   Operation 178 'call' <Predicate = true> <Delay = 5.40> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 30 <SV = 6> <Delay = 1.76>
ST_30 : Operation 179 [1/2] (0.00ns)   --->   "call fastcc void @fft_top(i1 zeroext false, [16384 x i32]* %MAD, [16384 x i32]* %fft_result, i1* %ifft_ovflo)" [proximal.cpp:37]   --->   Operation 179 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_30 : Operation 180 [1/1] (1.76ns)   --->   "br label %3" [proximal.cpp:57->proximal.cpp:39]   --->   Operation 180 'br' <Predicate = true> <Delay = 1.76>

State 31 <SV = 7> <Delay = 8.22>
ST_31 : Operation 181 [1/1] (0.00ns)   --->   "%indvar_flatten23 = phi i15 [ 0, %2 ], [ %add_ln57, %for_x2 ]" [proximal.cpp:57->proximal.cpp:39]   --->   Operation 181 'phi' 'indvar_flatten23' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 182 [1/1] (0.00ns)   --->   "%y_0_i1 = phi i8 [ 0, %2 ], [ %select_ln57_1, %for_x2 ]" [proximal.cpp:57->proximal.cpp:39]   --->   Operation 182 'phi' 'y_0_i1' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 183 [1/1] (0.00ns)   --->   "%x_0_i2 = phi i8 [ 0, %2 ], [ %x_6, %for_x2 ]"   --->   Operation 183 'phi' 'x_0_i2' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 184 [1/1] (2.31ns)   --->   "%icmp_ln57 = icmp eq i15 %indvar_flatten23, -16384" [proximal.cpp:57->proximal.cpp:39]   --->   Operation 184 'icmp' 'icmp_ln57' <Predicate = true> <Delay = 2.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 185 [1/1] (1.94ns)   --->   "%add_ln57 = add i15 %indvar_flatten23, 1" [proximal.cpp:57->proximal.cpp:39]   --->   Operation 185 'add' 'add_ln57' <Predicate = true> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 186 [1/1] (0.00ns)   --->   "br i1 %icmp_ln57, label %S2P.exit, label %for_x2" [proximal.cpp:57->proximal.cpp:39]   --->   Operation 186 'br' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 187 [1/1] (1.91ns)   --->   "%y_6 = add i8 1, %y_0_i1" [proximal.cpp:57->proximal.cpp:39]   --->   Operation 187 'add' 'y_6' <Predicate = (!icmp_ln57)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 188 [1/1] (1.55ns)   --->   "%icmp_ln59 = icmp eq i8 %x_0_i2, -128" [proximal.cpp:59->proximal.cpp:39]   --->   Operation 188 'icmp' 'icmp_ln59' <Predicate = (!icmp_ln57)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 189 [1/1] (1.24ns)   --->   "%select_ln57 = select i1 %icmp_ln59, i8 0, i8 %x_0_i2" [proximal.cpp:57->proximal.cpp:39]   --->   Operation 189 'select' 'select_ln57' <Predicate = (!icmp_ln57)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 190 [1/1] (1.24ns)   --->   "%select_ln57_1 = select i1 %icmp_ln59, i8 %y_6, i8 %y_0_i1" [proximal.cpp:57->proximal.cpp:39]   --->   Operation 190 'select' 'select_ln57_1' <Predicate = (!icmp_ln57)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 191 [1/1] (0.00ns)   --->   "%trunc_ln57 = trunc i8 %select_ln57_1 to i7" [proximal.cpp:57->proximal.cpp:39]   --->   Operation 191 'trunc' 'trunc_ln57' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_31 : Operation 192 [1/1] (0.00ns)   --->   "%shl_ln62_mid2 = call i14 @_ssdm_op_BitConcatenate.i14.i7.i7(i7 %trunc_ln57, i7 0)" [proximal.cpp:57->proximal.cpp:39]   --->   Operation 192 'bitconcatenate' 'shl_ln62_mid2' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_31 : Operation 193 [1/1] (0.00ns)   --->   "%zext_ln59 = zext i8 %select_ln57 to i14" [proximal.cpp:59->proximal.cpp:39]   --->   Operation 193 'zext' 'zext_ln59' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_31 : Operation 194 [1/1] (1.81ns)   --->   "%tmp_85 = add i14 %zext_ln59, %shl_ln62_mid2" [proximal.cpp:62->proximal.cpp:39]   --->   Operation 194 'add' 'tmp_85' <Predicate = (!icmp_ln57)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 195 [1/1] (0.00ns)   --->   "%zext_ln64 = zext i14 %tmp_85 to i64" [proximal.cpp:64->proximal.cpp:39]   --->   Operation 195 'zext' 'zext_ln64' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_31 : Operation 196 [1/1] (0.00ns)   --->   "%fft_result_addr_1 = getelementptr [16384 x i32]* %fft_result, i64 0, i64 %zext_ln64" [proximal.cpp:64->proximal.cpp:39]   --->   Operation 196 'getelementptr' 'fft_result_addr_1' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_31 : Operation 197 [2/2] (3.25ns)   --->   "%fft_result_load_1 = load i32* %fft_result_addr_1, align 4" [proximal.cpp:64->proximal.cpp:39]   --->   Operation 197 'load' 'fft_result_load_1' <Predicate = (!icmp_ln57)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_31 : Operation 198 [1/1] (1.91ns)   --->   "%x_6 = add i8 1, %select_ln57" [proximal.cpp:59->proximal.cpp:39]   --->   Operation 198 'add' 'x_6' <Predicate = (!icmp_ln57)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 8> <Delay = 6.56>
ST_32 : Operation 199 [1/2] (3.25ns)   --->   "%fft_result_load_1 = load i32* %fft_result_addr_1, align 4" [proximal.cpp:64->proximal.cpp:39]   --->   Operation 199 'load' 'fft_result_load_1' <Predicate = (!icmp_ln57)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_32 : Operation 200 [1/1] (0.00ns) (grouped into LUT with out node select_ln359)   --->   "%ret_V = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %fft_result_load_1, i32 15)" [proximal.cpp:64->proximal.cpp:39]   --->   Operation 200 'bitselect' 'ret_V' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_32 : Operation 201 [1/1] (0.00ns) (grouped into LUT with out node select_ln359)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %fft_result_load_1, i32 15)" [proximal.cpp:64->proximal.cpp:39]   --->   Operation 201 'bitselect' 'p_Result_s' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_32 : Operation 202 [1/1] (0.00ns)   --->   "%trunc_ln851 = trunc i32 %fft_result_load_1 to i15" [proximal.cpp:64->proximal.cpp:39]   --->   Operation 202 'trunc' 'trunc_ln851' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_32 : Operation 203 [1/1] (2.31ns)   --->   "%icmp_ln851 = icmp ne i15 %trunc_ln851, 0" [proximal.cpp:64->proximal.cpp:39]   --->   Operation 203 'icmp' 'icmp_ln851' <Predicate = (!icmp_ln57)> <Delay = 2.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 204 [1/1] (0.00ns) (grouped into LUT with out node select_ln359)   --->   "%and_ln850 = and i1 %p_Result_s, %icmp_ln851" [proximal.cpp:64->proximal.cpp:39]   --->   Operation 204 'and' 'and_ln850' <Predicate = (!icmp_ln57)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 205 [1/1] (0.00ns) (grouped into LUT with out node select_ln359)   --->   "%xor_ln850 = xor i1 %ret_V, %and_ln850" [proximal.cpp:64->proximal.cpp:39]   --->   Operation 205 'xor' 'xor_ln850' <Predicate = (!icmp_ln57)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 206 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln359 = select i1 %xor_ln850, i8 -1, i8 0" [proximal.cpp:64->proximal.cpp:39]   --->   Operation 206 'select' 'select_ln359' <Predicate = (!icmp_ln57)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 33 <SV = 9> <Delay = 5.19>
ST_33 : Operation 207 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @for_y_for_x_str)"   --->   Operation 207 'specloopname' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_33 : Operation 208 [1/1] (0.00ns)   --->   "%empty_92 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16384, i64 16384, i64 16384)"   --->   Operation 208 'speclooptripcount' 'empty_92' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_33 : Operation 209 [1/1] (0.00ns)   --->   "%tmp_39 = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %select_ln57_1, i7 0)" [proximal.cpp:64->proximal.cpp:39]   --->   Operation 209 'bitconcatenate' 'tmp_39' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_33 : Operation 210 [1/1] (0.00ns)   --->   "%zext_ln59_1 = zext i15 %tmp_39 to i16" [proximal.cpp:59->proximal.cpp:39]   --->   Operation 210 'zext' 'zext_ln59_1' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_33 : Operation 211 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str1) nounwind" [proximal.cpp:60->proximal.cpp:39]   --->   Operation 211 'specloopname' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_33 : Operation 212 [1/1] (0.00ns)   --->   "%tmp_35_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str1)" [proximal.cpp:60->proximal.cpp:39]   --->   Operation 212 'specregionbegin' 'tmp_35_i' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_33 : Operation 213 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [proximal.cpp:63->proximal.cpp:39]   --->   Operation 213 'specpipeline' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_33 : Operation 214 [1/1] (0.00ns)   --->   "%zext_ln180 = zext i8 %select_ln57 to i16" [proximal.cpp:64->proximal.cpp:39]   --->   Operation 214 'zext' 'zext_ln180' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_33 : Operation 215 [1/1] (1.94ns)   --->   "%add_ln180 = add i16 %zext_ln180, %zext_ln59_1" [proximal.cpp:64->proximal.cpp:39]   --->   Operation 215 'add' 'add_ln180' <Predicate = (!icmp_ln57)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 216 [1/1] (0.00ns)   --->   "%zext_ln180_5 = zext i16 %add_ln180 to i64" [proximal.cpp:64->proximal.cpp:39]   --->   Operation 216 'zext' 'zext_ln180_5' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_33 : Operation 217 [1/1] (0.00ns)   --->   "%x_io_V_addr_1 = getelementptr [16384 x i8]* %x_io_V, i64 0, i64 %zext_ln180_5" [proximal.cpp:64->proximal.cpp:39]   --->   Operation 217 'getelementptr' 'x_io_V_addr_1' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_33 : Operation 218 [1/1] (3.25ns)   --->   "store i8 %select_ln359, i8* %x_io_V_addr_1, align 1" [proximal.cpp:64->proximal.cpp:39]   --->   Operation 218 'store' <Predicate = (!icmp_ln57)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_33 : Operation 219 [1/1] (0.00ns)   --->   "%empty_93 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str1, i32 %tmp_35_i)" [proximal.cpp:65->proximal.cpp:39]   --->   Operation 219 'specregionend' 'empty_93' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_33 : Operation 220 [1/1] (0.00ns)   --->   "br label %3"   --->   Operation 220 'br' <Predicate = (!icmp_ln57)> <Delay = 0.00>

State 34 <SV = 8> <Delay = 0.00>
ST_34 : Operation 221 [1/1] (0.00ns)   --->   "ret void" [proximal.cpp:40]   --->   Operation 221 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten', proximal.cpp:43->proximal.cpp:19) with incoming values : ('add_ln43', proximal.cpp:43->proximal.cpp:19) [12]  (1.77 ns)

 <State 2>: 8.36ns
The critical path consists of the following:
	'phi' operation ('y_0_i', proximal.cpp:43->proximal.cpp:19) with incoming values : ('select_ln43_1', proximal.cpp:43->proximal.cpp:19) [13]  (0 ns)
	'add' operation ('y', proximal.cpp:43->proximal.cpp:19) [19]  (1.92 ns)
	'select' operation ('select_ln43_1', proximal.cpp:43->proximal.cpp:19) [24]  (1.25 ns)
	'add' operation ('add_ln446', proximal.cpp:49->proximal.cpp:19) [36]  (1.94 ns)
	'getelementptr' operation ('x_io_V_addr', proximal.cpp:49->proximal.cpp:19) [38]  (0 ns)
	'load' operation ('tmp.V', proximal.cpp:49->proximal.cpp:19) on array 'x_io_V' [39]  (3.25 ns)

 <State 3>: 6.51ns
The critical path consists of the following:
	'load' operation ('tmp.V', proximal.cpp:49->proximal.cpp:19) on array 'x_io_V' [39]  (3.25 ns)
	'store' operation ('store_ln49', proximal.cpp:49->proximal.cpp:19) of constant <constant:_ssdm_op_Write.bram.i32> on array 'tmp9', proximal.cpp:12 [45]  (3.25 ns)

 <State 4>: 5.4ns
The critical path consists of the following:
	'call' operation ('call_ln22', proximal.cpp:22) to 'fft_top' [50]  (5.4 ns)

 <State 5>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten11', proximal.cpp:24) with incoming values : ('add_ln24', proximal.cpp:24) [53]  (1.77 ns)

 <State 6>: 8.36ns
The critical path consists of the following:
	'phi' operation ('y_0', proximal.cpp:24) with incoming values : ('select_ln24_1', proximal.cpp:24) [54]  (0 ns)
	'add' operation ('y', proximal.cpp:24) [60]  (1.92 ns)
	'select' operation ('select_ln24_1', proximal.cpp:24) [65]  (1.25 ns)
	'add' operation ('add_ln1265', proximal.cpp:31) [77]  (1.94 ns)
	'getelementptr' operation ('coe_a_M_real_V_addr', proximal.cpp:31) [79]  (0 ns)
	'load' operation ('__Val2__', proximal.cpp:31) on array 'coe_a_M_real_V' [86]  (3.25 ns)

 <State 7>: 5.33ns
The critical path consists of the following:
	'load' operation ('fft_result_load', proximal.cpp:31) on array 'fft_result', proximal.cpp:12 [83]  (3.25 ns)
	'add' operation ('ret.V', proximal.cpp:31) [88]  (2.08 ns)

 <State 8>: 7.15ns
The critical path consists of the following:
	'load' operation ('tmp.V', proximal.cpp:31) on array 'coe_b_V' [89]  (3.25 ns)
	'sdiv' operation ('sdiv_ln1148', proximal.cpp:31) [91]  (3.9 ns)

 <State 9>: 3.9ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', proximal.cpp:31) [91]  (3.9 ns)

 <State 10>: 3.9ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', proximal.cpp:31) [91]  (3.9 ns)

 <State 11>: 3.9ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', proximal.cpp:31) [91]  (3.9 ns)

 <State 12>: 3.9ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', proximal.cpp:31) [91]  (3.9 ns)

 <State 13>: 3.9ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', proximal.cpp:31) [91]  (3.9 ns)

 <State 14>: 3.9ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', proximal.cpp:31) [91]  (3.9 ns)

 <State 15>: 3.9ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', proximal.cpp:31) [91]  (3.9 ns)

 <State 16>: 3.9ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', proximal.cpp:31) [91]  (3.9 ns)

 <State 17>: 3.9ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', proximal.cpp:31) [91]  (3.9 ns)

 <State 18>: 3.9ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', proximal.cpp:31) [91]  (3.9 ns)

 <State 19>: 3.9ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', proximal.cpp:31) [91]  (3.9 ns)

 <State 20>: 3.9ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', proximal.cpp:31) [91]  (3.9 ns)

 <State 21>: 3.9ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', proximal.cpp:31) [91]  (3.9 ns)

 <State 22>: 3.9ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', proximal.cpp:31) [91]  (3.9 ns)

 <State 23>: 3.9ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', proximal.cpp:31) [91]  (3.9 ns)

 <State 24>: 3.9ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', proximal.cpp:31) [91]  (3.9 ns)

 <State 25>: 3.9ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', proximal.cpp:31) [91]  (3.9 ns)

 <State 26>: 3.9ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', proximal.cpp:31) [91]  (3.9 ns)

 <State 27>: 3.9ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', proximal.cpp:31) [91]  (3.9 ns)

 <State 28>: 7.15ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', proximal.cpp:31) [91]  (3.9 ns)
	'store' operation ('store_ln33', proximal.cpp:33) of variable 'MAD_M_imag_V_addr_1', proximal.cpp:33 on array 'MAD', proximal.cpp:12 [103]  (3.25 ns)

 <State 29>: 5.4ns
The critical path consists of the following:
	'call' operation ('call_ln37', proximal.cpp:37) to 'fft_top' [108]  (5.4 ns)

 <State 30>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten23', proximal.cpp:57->proximal.cpp:39) with incoming values : ('add_ln57', proximal.cpp:57->proximal.cpp:39) [111]  (1.77 ns)

 <State 31>: 8.23ns
The critical path consists of the following:
	'phi' operation ('y_0_i1', proximal.cpp:57->proximal.cpp:39) with incoming values : ('select_ln57_1', proximal.cpp:57->proximal.cpp:39) [112]  (0 ns)
	'add' operation ('y', proximal.cpp:57->proximal.cpp:39) [118]  (1.92 ns)
	'select' operation ('select_ln57_1', proximal.cpp:57->proximal.cpp:39) [123]  (1.25 ns)
	'add' operation ('tmp', proximal.cpp:62->proximal.cpp:39) [131]  (1.81 ns)
	'getelementptr' operation ('fft_result_addr_1', proximal.cpp:64->proximal.cpp:39) [138]  (0 ns)
	'load' operation ('fft_result_load_1', proximal.cpp:64->proximal.cpp:39) on array 'fft_result', proximal.cpp:12 [139]  (3.25 ns)

 <State 32>: 6.57ns
The critical path consists of the following:
	'load' operation ('fft_result_load_1', proximal.cpp:64->proximal.cpp:39) on array 'fft_result', proximal.cpp:12 [139]  (3.25 ns)
	'icmp' operation ('icmp_ln851', proximal.cpp:64->proximal.cpp:39) [143]  (2.32 ns)
	'and' operation ('and_ln850', proximal.cpp:64->proximal.cpp:39) [144]  (0 ns)
	'xor' operation ('xor_ln850', proximal.cpp:64->proximal.cpp:39) [145]  (0 ns)
	'select' operation ('select_ln359', proximal.cpp:64->proximal.cpp:39) [146]  (0.993 ns)

 <State 33>: 5.2ns
The critical path consists of the following:
	'add' operation ('add_ln180', proximal.cpp:64->proximal.cpp:39) [134]  (1.94 ns)
	'getelementptr' operation ('x_io_V_addr_1', proximal.cpp:64->proximal.cpp:39) [136]  (0 ns)
	'store' operation ('store_ln64', proximal.cpp:64->proximal.cpp:39) of variable 'select_ln359', proximal.cpp:64->proximal.cpp:39 on array 'x_io_V' [147]  (3.25 ns)

 <State 34>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
