// Seed: 887466152
module module_0;
  parameter id_1 = 1;
  assign module_1.id_4 = 0;
endmodule
module module_1 (
    input wand id_0,
    input wire id_1,
    output wire id_2,
    input tri0 id_3,
    input supply0 id_4,
    input tri1 id_5,
    input wor id_6
    , id_10,
    input tri0 id_7,
    output tri0 id_8
);
  wire id_11;
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_0 = 32'd12,
    parameter id_1 = 32'd86,
    parameter id_3 = 32'd0
) (
    input wor _id_0,
    input wor _id_1
);
  parameter id_3 = 1;
  logic id_4;
  logic [id_3 : 1  &&  1  &&  -1] id_5[id_1 : id_0];
  ;
  assign id_4[id_0] = -1;
  wire id_6;
  parameter id_7 = -1;
  module_0 modCall_1 ();
endmodule
