// The sdram_model module from MacQuadra800_danifunker verilator/tb_sdram.sv at aff6dfd:
// a behavioural SDR SDRAM that checks the command protocol, used unmodified.

`timescale 1ps/1ps



//============================================================================
//  sdram_model — behavioural SDR SDRAM: enough of one to hold this controller
//  to the protocol.  Bank/row state, CAS latency, sequential bursts,
//  auto-precharge, write byte masking, refresh bookkeeping.
//
//  Geometry is what sdram.sv's address mapping implies (see
//  docs/sdram-vram-sharing.md §2): 4 banks, 13 row bits, 10 column bits, so
//  one chip select covers 64 MB.  Storage is associative, so a sparse test
//  costs nothing.
//
//  Read-side DQM is deliberately not modelled: this controller drives DQM=00
//  for the whole of every read (it puts the mask in SDRAM_A[12:11] and holds
//  cas_addr from the RD command through the burst), so there is nothing to
//  model and a wrong guess at the two-cycle DQM read latency would only
//  invent failures.  Write DQM is modelled — that is where the byte enables
//  actually live.
//============================================================================
module sdram_model
(
	input        clk,                   // SDRAM_CLK
	input        cke,
	input        nCS, nRAS, nCAS, nWE,
	input  [1:0] ba,
	input [12:0] a,
	input        dqmh, dqml,
	inout [15:0] dq
);

localparam [2:0] CMD_LOAD_MODE = 3'b000, CMD_REFRESH  = 3'b001,
                 CMD_PRECHARGE = 3'b010, CMD_ACTIVE   = 3'b011,
                 CMD_WRITE     = 3'b100, CMD_READ     = 3'b101,
                 CMD_BST       = 3'b110, CMD_NOP      = 3'b111;

bit [15:0] mem [int];

integer errors   = 0;
bit     mode_set = 0;
bit [2:0] cl     = 3'd2;
integer bl       = 1;

bit        row_open [0:3];
bit [12:0] row      [0:3];

integer now       = 0;                  // chip clocks since power-up
integer t_act [0:3];                    // last ACTIVE per bank
integer t_pre [0:3];                    // when the bank last (started to) precharge
integer t_refresh = 0;

integer min_trc = 9999, min_trcd = 9999, min_trp = 9999, min_tras = 9999;
integer max_refresh_gap = 0;
integer active_count = 0, precharge_count = 0;

// Conservative 99 MHz requirements for the supported MiSTer SDRAM parts.
// The controller may exceed these; going below one is a protocol failure.
localparam integer T_RCD = 2;
localparam integer T_RP  = 3;
localparam integer T_RAS = 5;
localparam integer T_RC  = 7;
localparam integer T_RFC = 7;

// read pipeline; a word placed at index cl-1+j is driven j cycles after the
// first, and reaches the pins CAS-latency cycles after the RD command
bit        pipe_v [0:15];
bit [15:0] pipe_d [0:15];
bit        dq_drive = 0;
bit [15:0] dq_val   = 0;

assign dq = dq_drive ? dq_val : 16'bZZZZZZZZZZZZZZZZ;

function int key(input [1:0] b, input [12:0] r, input [9:0] c);
	key = {7'd0, b, r, c};
endfunction

// beat word -> chip cell, using sdram.sv's own decode:
//   bank = addr[24:23]   row = addr[22:10]   col = {addr[25], addr[9:1]}
function [15:0] peek(input [26:2] la, input lo);
	int k;
	begin
		k = key(la[24:23], la[22:10], {la[25], la[9:2], lo});
		peek = mem.exists(k) ? mem[k] : 16'hFFFF;
	end
endfunction

task report_timing;
	begin
		$display("");
		$display("  chip protocol, informational (clk_ram cycles @ 99 MHz):");
		$display("    min ACT->ACT same bank (tRC)  %0d", min_trc);
		$display("    min ACT->RD/WR         (tRCD) %0d", min_trcd);
		$display("    min PRE->ACT           (tRP)  %0d", min_trp);
		$display("    min ACT->PRE           (tRAS) %0d", min_tras);
		$display("    max gap between refreshes     %0d", max_refresh_gap);
	end
endtask

task err(input string what);
	begin
		$display("CHIP  %s (at chip cycle %0d)", what, now);
		errors = errors + 1;
	end
endtask

integer i;
initial begin
	for (i = 0; i < 4; i = i + 1) begin
		row_open[i] = 0; t_act[i] = -9999; t_pre[i] = -9999;
	end
	for (i = 0; i < 16; i = i + 1) pipe_v[i] = 0;
end

wire [2:0] cmd = nCS ? CMD_NOP : {nRAS, nCAS, nWE};

integer b, col, bcol, j, k;

always @(posedge clk) begin
	if (cke) begin
		now = now + 1;

		// ---- drive whatever the pipeline says is due, then shift --------
		dq_drive <= pipe_v[0];
		dq_val   <= pipe_d[0];
		for (j = 0; j < 15; j = j + 1) begin
			pipe_v[j] = pipe_v[j+1];
			pipe_d[j] = pipe_d[j+1];
		end
		pipe_v[15] = 0;

		case (cmd)
		CMD_LOAD_MODE: begin
			mode_set = 1;
			cl = a[6:4];
			bl = 1 << a[2:0];
			for (i = 0; i < 4; i = i + 1)
				if (row_open[i]) err("LOAD MODE with a row open");
		end

		CMD_REFRESH: begin
			for (i = 0; i < 4; i = i + 1)
				if (row_open[i]) err("AUTO REFRESH with a row open");
			if (t_refresh > 0 && (now - t_refresh) > max_refresh_gap)
				max_refresh_gap = now - t_refresh;
			t_refresh = now;
		end

		CMD_PRECHARGE: begin
			precharge_count = precharge_count + 1;
			for (i = 0; i < 4; i = i + 1)
				if (a[10] || i == ba) begin
					if (row_open[i]) begin
						if ((now - t_act[i]) < min_tras) min_tras = now - t_act[i];
						if ((now - t_act[i]) < T_RAS)
							err($sformatf("tRAS violation on bank %0d: %0d < %0d",
							              i, now - t_act[i], T_RAS));
					end
					row_open[i] = 0;
					t_pre[i]    = now;
				end
		end

		CMD_ACTIVE: begin
			b = ba;
			active_count = active_count + 1;
			if (row_open[b])
				err($sformatf("ACTIVE on bank %0d with row %0d still open", b, row[b]));
			if (!mode_set) err("ACTIVE before the mode register was loaded");
			if ((now - t_pre[b]) < min_trp) min_trp = now - t_pre[b];
			if ((now - t_act[b]) < min_trc) min_trc = now - t_act[b];
			if ((now - t_pre[b]) < T_RP)
				err($sformatf("tRP violation on bank %0d: %0d < %0d",
				              b, now - t_pre[b], T_RP));
			if ((now - t_act[b]) < T_RC)
				err($sformatf("tRC violation on bank %0d: %0d < %0d",
				              b, now - t_act[b], T_RC));
			if (t_refresh > 0 && (now - t_refresh) < T_RFC)
				err($sformatf("tRFC violation: %0d < %0d", now - t_refresh, T_RFC));
			row_open[b] = 1;
			row[b]      = a;
			t_act[b]    = now;
		end

		CMD_READ, CMD_WRITE: begin
			b   = ba;
			col = a[9:0];
			if (!row_open[b])
				err($sformatf("%s to bank %0d with no row open",
				              cmd == CMD_READ ? "READ" : "WRITE", b));
			else begin
				if ((now - t_act[b]) < min_trcd) min_trcd = now - t_act[b];
				if ((now - t_act[b]) < T_RCD)
					err($sformatf("tRCD violation on bank %0d: %0d < %0d",
					              b, now - t_act[b], T_RCD));
				if (cmd == CMD_READ) begin
					if (dq_drive) err("READ while the chip is still driving DQ");
					// sequential burst, wrapping inside the aligned block
					for (j = 0; j < bl; j = j + 1) begin
						bcol = (col & ~(bl-1)) | ((col + j) & (bl-1));
						k = key(b[1:0], row[b], bcol[9:0]);
						pipe_v[cl - 1 + j] = 1;
						pipe_d[cl - 1 + j] = mem.exists(k) ? mem[k] : 16'hFFFF;
					end
				end
				else begin
					if (dq_drive) err("WRITE while the chip is still driving DQ");
					// NO_WRITE_BURST=1: one location, DQM masking the bytes
					k = key(b[1:0], row[b], col[9:0]);
					if (!(dqmh && dqml)) begin
						if (!mem.exists(k)) mem[k] = 16'hFFFF;
						if (!dqmh) mem[k][15:8] = dq[15:8];
						if (!dqml) mem[k][7:0]  = dq[7:0];
					end
				end
				// auto-precharge closes the row once the burst has finished
				if (a[10]) begin
					if ((now - t_act[b]) < min_tras) min_tras = now - t_act[b];
					row_open[b] = 0;
					t_pre[b]    = now + ((cmd == CMD_READ && bl > cl) ? bl - cl : 1);
				end
			end
		end
		default: ;
		endcase
	end
end

endmodule
