# -------------------------------------------------------------------------- #
#
# Copyright (C) 2017  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus Prime
# Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
# Date created = 11:07:06  April 29, 2020
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		ppu_mem_vga_integration_qproject_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus Prime software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone IV E"
set_global_assignment -name DEVICE EP4CE115F29C7
set_global_assignment -name TOP_LEVEL_ENTITY ppu_mem_vga_top_lvl
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 17.1.0
set_global_assignment -name PROJECT_CREATION_TIME_DATE "11:07:06  APRIL 29, 2020"
set_global_assignment -name LAST_QUARTUS_VERSION "17.1.0 Lite Edition"
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 1
set_global_assignment -name NOMINAL_CORE_SUPPLY_VOLTAGE 1.2V
set_global_assignment -name POWER_PRESET_COOLING_SOLUTION "23 MM HEAT SINK WITH 200 LFPM AIRFLOW"
set_global_assignment -name POWER_BOARD_THERMAL_MODEL "NONE (CONSERVATIVE)"
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_location_assignment PIN_Y2 -to clk_50
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to clk_50
set_location_assignment PIN_AA22 -to joycon_2[7]
set_location_assignment PIN_AB28 -to joycon_1[0]
set_location_assignment PIN_AC28 -to joycon_1[1]
set_location_assignment PIN_AC27 -to joycon_1[2]
set_location_assignment PIN_AD27 -to joycon_1[3]
set_location_assignment PIN_AB27 -to joycon_1[4]
set_location_assignment PIN_AC26 -to joycon_1[5]
set_location_assignment PIN_AD26 -to joycon_1[6]
set_location_assignment PIN_AB26 -to joycon_1[7]
set_instance_assignment -name IO_STANDARD "2.5 V" -to joycon_1[7]
set_instance_assignment -name IO_STANDARD "2.5 V" -to joycon_1[6]
set_instance_assignment -name IO_STANDARD "2.5 V" -to joycon_1[5]
set_instance_assignment -name IO_STANDARD "2.5 V" -to joycon_1[4]
set_instance_assignment -name IO_STANDARD "2.5 V" -to joycon_1[3]
set_instance_assignment -name IO_STANDARD "2.5 V" -to joycon_1[2]
set_instance_assignment -name IO_STANDARD "2.5 V" -to joycon_1[1]
set_instance_assignment -name IO_STANDARD "2.5 V" -to joycon_1[0]
set_instance_assignment -name IO_STANDARD "2.5 V" -to joycon_2[7]
set_instance_assignment -name IO_STANDARD "2.5 V" -to joycon_2[6]
set_instance_assignment -name IO_STANDARD "2.5 V" -to joycon_2[5]
set_instance_assignment -name IO_STANDARD "2.5 V" -to joycon_2[4]
set_instance_assignment -name IO_STANDARD "2.5 V" -to joycon_2[3]
set_instance_assignment -name IO_STANDARD "2.5 V" -to joycon_2[2]
set_instance_assignment -name IO_STANDARD "2.5 V" -to joycon_2[1]
set_instance_assignment -name IO_STANDARD "2.5 V" -to joycon_2[0]
set_instance_assignment -name IO_STANDARD "2.5 V" -to ppu_rst
set_instance_assignment -name IO_STANDARD "2.5 V" -to ppu_vsync
set_instance_assignment -name IO_STANDARD "2.5 V" -to rst
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to uart_cts
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to uart_rts
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to uart_rx
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to uart_tx
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to vga_b[7]
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to vga_b[6]
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to vga_b[5]
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to vga_b[4]
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to vga_b[3]
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to vga_b[2]
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to vga_b[1]
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to vga_b[0]
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to vga_blank_n
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to vga_clk
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to vga_g[7]
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to vga_g[6]
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to vga_g[5]
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to vga_g[4]
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to vga_g[3]
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to vga_g[2]
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to vga_g[1]
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to vga_g[0]
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to vga_hsync
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to vga_r[7]
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to vga_r[6]
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to vga_r[5]
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to vga_r[4]
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to vga_r[3]
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to vga_r[2]
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to vga_r[1]
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to vga_r[0]
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to vga_sync_n
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to vga_vsync
set_location_assignment PIN_AC25 -to joycon_2[0]
set_location_assignment PIN_AB25 -to joycon_2[1]
set_location_assignment PIN_AC24 -to joycon_2[2]
set_location_assignment PIN_AB24 -to joycon_2[3]
set_location_assignment PIN_AB23 -to joycon_2[4]
set_location_assignment PIN_AA24 -to joycon_2[5]
set_location_assignment PIN_AA23 -to joycon_2[6]
set_location_assignment PIN_M21 -to ppu_rst
set_location_assignment PIN_M23 -to rst
set_location_assignment PIN_G19 -to ppu_vsync
set_location_assignment PIN_J13 -to uart_rts
set_location_assignment PIN_G14 -to uart_cts
set_location_assignment PIN_G12 -to uart_rx
set_location_assignment PIN_G9 -to uart_tx
set_location_assignment PIN_E12 -to vga_r[0]
set_location_assignment PIN_E11 -to vga_r[1]
set_location_assignment PIN_D10 -to vga_r[2]
set_location_assignment PIN_F12 -to vga_r[3]
set_location_assignment PIN_G10 -to vga_r[4]
set_location_assignment PIN_J12 -to vga_r[5]
set_location_assignment PIN_H8 -to vga_r[6]
set_location_assignment PIN_H10 -to vga_r[7]
set_location_assignment PIN_G13 -to vga_hsync
set_location_assignment PIN_G8 -to vga_g[0]
set_location_assignment PIN_G11 -to vga_g[1]
set_location_assignment PIN_F8 -to vga_g[2]
set_location_assignment PIN_H12 -to vga_g[3]
set_location_assignment PIN_C8 -to vga_g[4]
set_location_assignment PIN_B8 -to vga_g[5]
set_location_assignment PIN_F10 -to vga_g[6]
set_location_assignment PIN_C9 -to vga_g[7]
set_location_assignment PIN_A12 -to vga_clk
set_location_assignment PIN_F11 -to vga_blank_n
set_location_assignment PIN_B10 -to vga_b[0]
set_location_assignment PIN_A10 -to vga_b[1]
set_location_assignment PIN_C11 -to vga_b[2]
set_location_assignment PIN_B11 -to vga_b[3]
set_location_assignment PIN_A11 -to vga_b[4]
set_location_assignment PIN_C12 -to vga_b[5]
set_location_assignment PIN_D11 -to vga_b[6]
set_location_assignment PIN_D12 -to vga_b[7]
set_location_assignment PIN_C10 -to vga_sync_n
set_location_assignment PIN_C13 -to vga_vsync
set_location_assignment PIN_E21 -to cpu_halt
set_instance_assignment -name IO_STANDARD "2.5 V" -to cpu_halt
set_global_assignment -name ENABLE_SIGNALTAP ON
set_global_assignment -name USE_SIGNALTAP_FILE output_files/logic_analyzer.stp
set_location_assignment PIN_G18 -to addr_0[0]
set_location_assignment PIN_F22 -to addr_0[1]
set_location_assignment PIN_E17 -to addr_0[2]
set_location_assignment PIN_L26 -to addr_0[3]
set_location_assignment PIN_L25 -to addr_0[4]
set_location_assignment PIN_J22 -to addr_0[5]
set_location_assignment PIN_H22 -to addr_0[6]
set_location_assignment PIN_M24 -to addr_1[0]
set_location_assignment PIN_Y22 -to addr_1[1]
set_location_assignment PIN_W21 -to addr_1[2]
set_location_assignment PIN_W22 -to addr_1[3]
set_location_assignment PIN_W25 -to addr_1[4]
set_location_assignment PIN_U23 -to addr_1[5]
set_location_assignment PIN_U24 -to addr_1[6]
set_location_assignment PIN_AA25 -to addr_2[0]
set_location_assignment PIN_AA26 -to addr_2[1]
set_location_assignment PIN_Y25 -to addr_2[2]
set_location_assignment PIN_W26 -to addr_2[3]
set_location_assignment PIN_Y26 -to addr_2[4]
set_location_assignment PIN_W27 -to addr_2[5]
set_location_assignment PIN_W28 -to addr_2[6]
set_location_assignment PIN_V21 -to addr_3[0]
set_location_assignment PIN_U21 -to addr_3[1]
set_location_assignment PIN_AB20 -to addr_3[2]
set_location_assignment PIN_AA21 -to addr_3[3]
set_location_assignment PIN_AD24 -to addr_3[4]
set_location_assignment PIN_AF23 -to addr_3[5]
set_location_assignment PIN_Y19 -to addr_3[6]
set_location_assignment PIN_AB19 -to data_0[0]
set_location_assignment PIN_AA19 -to data_0[1]
set_location_assignment PIN_AG21 -to data_0[2]
set_location_assignment PIN_AH21 -to data_0[3]
set_location_assignment PIN_AE19 -to data_0[4]
set_location_assignment PIN_AF19 -to data_0[5]
set_location_assignment PIN_AE18 -to data_0[6]
set_location_assignment PIN_AA17 -to state_out[0]
set_location_assignment PIN_AB16 -to state_out[1]
set_location_assignment PIN_AA16 -to state_out[2]
set_location_assignment PIN_AB17 -to state_out[3]
set_location_assignment PIN_AB15 -to state_out[4]
set_location_assignment PIN_AA15 -to state_out[5]
set_location_assignment PIN_AC17 -to state_out[6]
set_location_assignment PIN_AH18 -to data_1[6]
set_location_assignment PIN_AD18 -to data_1[0]
set_location_assignment PIN_AF18 -to data_1[5]
set_location_assignment PIN_AG19 -to data_1[4]
set_location_assignment PIN_AH19 -to data_1[3]
set_location_assignment PIN_AB18 -to data_1[2]
set_location_assignment PIN_AC18 -to data_1[1]
set_global_assignment -name VERILOG_INCLUDE_FILE ../../../SYS_CTRL/open_source_uart/baudgen.vh
set_global_assignment -name VERILOG_FILE ../../../SYS_CTRL/open_source_uart/uart_rx.v
set_global_assignment -name VERILOG_FILE ../../../SYS_CTRL/open_source_uart/baudgen_rx.v
set_global_assignment -name VHDL_FILE ../../../top_level/leddcd.vhd
set_global_assignment -name VERILOG_FILE ../../../SYS_CTRL/uart_tx_rx.v
set_global_assignment -name VERILOG_FILE ../../../SYS_CTRL/sys_ctrl_fsm.v
set_global_assignment -name VERILOG_FILE ../../../top_level/clkdiv.v
set_global_assignment -name VHDL_FILE ../../../VGA/vga_sync.vhd
set_global_assignment -name VERILOG_FILE ../../../VGA/vga_controller.v
set_global_assignment -name VERILOG_FILE ../../../VGA/vga_color_decode.v
set_global_assignment -name VERILOG_FILE ../../../PPU/ppu_hw_files/render_8_pixels.v
set_global_assignment -name VERILOG_FILE ../../../PPU/ppu_hw_files/ppu_vram_load_fsm.v
set_global_assignment -name VERILOG_FILE ../../../PPU/ppu_hw_files/ppu_status_latch.v
set_global_assignment -name SYSTEMVERILOG_FILE ../../../PPU/ppu_hw_files/ppu_sprite_load_fsm.sv
set_global_assignment -name VERILOG_FILE ../../../PPU/ppu_hw_files/ppu_fsm.v
set_global_assignment -name VERILOG_FILE ../../../PPU/ppu_hw_files/ppu_color_load_fsm.v
set_global_assignment -name VERILOG_FILE ../../../PPU/ppu_hw_files/pixel_to_nametable_ptr.v
set_global_assignment -name VERILOG_FILE ../../../PPU/ppu_hw_files/pixel_mux.v
set_global_assignment -name VERILOG_FILE ../../../PPU/ppu_hw_files/name_to_att.v
set_global_assignment -name VERILOG_FILE ../../../PPU/ppu_hw_files/color_selector.v
set_global_assignment -name VERILOG_FILE ../ppu_mem_vga_top_lvl.v
set_global_assignment -name VERILOG_FILE ../../../MEM/vga_mem.v
set_global_assignment -name VERILOG_FILE ../../../MEM/ppu_mem_decode.v
set_global_assignment -name VERILOG_FILE ../../../MEM/mem_decode_tb.v
set_global_assignment -name VERILOG_FILE ../../../MEM/mem_decode.v
set_global_assignment -name VERILOG_FILE ../../../MEM/mem_ctrl_tb.v
set_global_assignment -name VERILOG_FILE ../../../MEM/mem_ctrl.v
set_global_assignment -name VERILOG_FILE ../../../MEM/joycon_ctrl.v
set_global_assignment -name VERILOG_FILE ../../../MEM/generic_ram.v
set_global_assignment -name VERILOG_FILE ../../../MEM/dma_module.v
set_global_assignment -name VERILOG_FILE ../../../MEM/cpu_mem_decode.v
set_global_assignment -name SDC_FILE timing.sdc
set_global_assignment -name SIGNALTAP_FILE output_files/logic_analyzer.stp
set_global_assignment -name SLD_NODE_CREATOR_ID 110 -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_ENTITY_NAME sld_signaltap -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_clk -to "clkdiv2:clkdiv2_inst|out" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[0] -to "vga_mem:vga_mem_inst|generic_ram:ram|addr_2[0]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[1] -to "vga_mem:vga_mem_inst|generic_ram:ram|addr_2[10]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[2] -to "vga_mem:vga_mem_inst|generic_ram:ram|addr_2[11]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[3] -to "vga_mem:vga_mem_inst|generic_ram:ram|addr_2[12]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[4] -to "vga_mem:vga_mem_inst|generic_ram:ram|addr_2[13]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[5] -to "vga_mem:vga_mem_inst|generic_ram:ram|addr_2[14]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[6] -to "vga_mem:vga_mem_inst|generic_ram:ram|addr_2[15]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[7] -to "vga_mem:vga_mem_inst|generic_ram:ram|addr_2[1]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[8] -to "vga_mem:vga_mem_inst|generic_ram:ram|addr_2[2]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[9] -to "vga_mem:vga_mem_inst|generic_ram:ram|addr_2[3]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[10] -to "vga_mem:vga_mem_inst|generic_ram:ram|addr_2[4]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[11] -to "vga_mem:vga_mem_inst|generic_ram:ram|addr_2[5]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[12] -to "vga_mem:vga_mem_inst|generic_ram:ram|addr_2[6]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[13] -to "vga_mem:vga_mem_inst|generic_ram:ram|addr_2[7]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[14] -to "vga_mem:vga_mem_inst|generic_ram:ram|addr_2[8]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[15] -to "vga_mem:vga_mem_inst|generic_ram:ram|addr_2[9]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[16] -to "vga_mem:vga_mem_inst|generic_ram:ram|write_en" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[0] -to "vga_mem:vga_mem_inst|generic_ram:ram|addr_1[0]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[1] -to "vga_mem:vga_mem_inst|generic_ram:ram|addr_1[10]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[2] -to "vga_mem:vga_mem_inst|generic_ram:ram|addr_1[11]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[3] -to "vga_mem:vga_mem_inst|generic_ram:ram|addr_1[12]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[4] -to "vga_mem:vga_mem_inst|generic_ram:ram|addr_1[13]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[5] -to "vga_mem:vga_mem_inst|generic_ram:ram|addr_1[14]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[6] -to "vga_mem:vga_mem_inst|generic_ram:ram|addr_1[15]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[7] -to "vga_mem:vga_mem_inst|generic_ram:ram|addr_1[1]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[8] -to "vga_mem:vga_mem_inst|generic_ram:ram|addr_1[2]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[9] -to "vga_mem:vga_mem_inst|generic_ram:ram|addr_1[3]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[10] -to "vga_mem:vga_mem_inst|generic_ram:ram|addr_1[4]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[11] -to "vga_mem:vga_mem_inst|generic_ram:ram|addr_1[5]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[12] -to "vga_mem:vga_mem_inst|generic_ram:ram|addr_1[6]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[13] -to "vga_mem:vga_mem_inst|generic_ram:ram|addr_1[7]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[14] -to "vga_mem:vga_mem_inst|generic_ram:ram|addr_1[8]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[15] -to "vga_mem:vga_mem_inst|generic_ram:ram|addr_1[9]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[16] -to "vga_mem:vga_mem_inst|generic_ram:ram|addr_2[0]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[17] -to "vga_mem:vga_mem_inst|generic_ram:ram|addr_2[10]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[18] -to "vga_mem:vga_mem_inst|generic_ram:ram|addr_2[11]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[19] -to "vga_mem:vga_mem_inst|generic_ram:ram|addr_2[12]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[20] -to "vga_mem:vga_mem_inst|generic_ram:ram|addr_2[13]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[21] -to "vga_mem:vga_mem_inst|generic_ram:ram|addr_2[14]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[22] -to "vga_mem:vga_mem_inst|generic_ram:ram|addr_2[15]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[23] -to "vga_mem:vga_mem_inst|generic_ram:ram|addr_2[1]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[24] -to "vga_mem:vga_mem_inst|generic_ram:ram|addr_2[2]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[25] -to "vga_mem:vga_mem_inst|generic_ram:ram|addr_2[3]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[26] -to "vga_mem:vga_mem_inst|generic_ram:ram|addr_2[4]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[27] -to "vga_mem:vga_mem_inst|generic_ram:ram|addr_2[5]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[28] -to "vga_mem:vga_mem_inst|generic_ram:ram|addr_2[6]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[29] -to "vga_mem:vga_mem_inst|generic_ram:ram|addr_2[7]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[30] -to "vga_mem:vga_mem_inst|generic_ram:ram|addr_2[8]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[31] -to "vga_mem:vga_mem_inst|generic_ram:ram|addr_2[9]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[32] -to "vga_mem:vga_mem_inst|generic_ram:ram|data_in_1[0]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[33] -to "vga_mem:vga_mem_inst|generic_ram:ram|data_in_1[1]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[34] -to "vga_mem:vga_mem_inst|generic_ram:ram|data_in_1[2]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[35] -to "vga_mem:vga_mem_inst|generic_ram:ram|data_in_1[3]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[36] -to "vga_mem:vga_mem_inst|generic_ram:ram|data_in_1[4]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[37] -to "vga_mem:vga_mem_inst|generic_ram:ram|data_in_1[5]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[38] -to "vga_mem:vga_mem_inst|generic_ram:ram|data_in_1[6]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[39] -to "vga_mem:vga_mem_inst|generic_ram:ram|data_in_1[7]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[40] -to "vga_mem:vga_mem_inst|generic_ram:ram|data_out_1[0]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[41] -to "vga_mem:vga_mem_inst|generic_ram:ram|data_out_1[1]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[42] -to "vga_mem:vga_mem_inst|generic_ram:ram|data_out_1[2]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[43] -to "vga_mem:vga_mem_inst|generic_ram:ram|data_out_1[3]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[44] -to "vga_mem:vga_mem_inst|generic_ram:ram|data_out_1[4]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[45] -to "vga_mem:vga_mem_inst|generic_ram:ram|data_out_1[5]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[46] -to "vga_mem:vga_mem_inst|generic_ram:ram|data_out_1[6]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[47] -to "vga_mem:vga_mem_inst|generic_ram:ram|data_out_1[7]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[48] -to "vga_mem:vga_mem_inst|generic_ram:ram|data_out_2[0]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[49] -to "vga_mem:vga_mem_inst|generic_ram:ram|data_out_2[1]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[50] -to "vga_mem:vga_mem_inst|generic_ram:ram|data_out_2[2]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[51] -to "vga_mem:vga_mem_inst|generic_ram:ram|data_out_2[3]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[52] -to "vga_mem:vga_mem_inst|generic_ram:ram|data_out_2[4]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[53] -to "vga_mem:vga_mem_inst|generic_ram:ram|data_out_2[5]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[54] -to "vga_mem:vga_mem_inst|generic_ram:ram|data_out_2[6]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[55] -to "vga_mem:vga_mem_inst|generic_ram:ram|data_out_2[7]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[56] -to "vga_mem:vga_mem_inst|generic_ram:ram|write_en" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_RAM_BLOCK_TYPE=AUTO" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_DATA_BITS=57" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_TRIGGER_BITS=17" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_NODE_INFO=805334528" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_POWER_UP_TRIGGER=0" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_INVERSION_MASK=00000000000000000000000000000" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_INVERSION_MASK_LENGTH=29" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_STORAGE_QUALIFIER_INVERSION_MASK_LENGTH=0" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_SEGMENT_SIZE=32768" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_ATTRIBUTE_MEM_MODE=OFF" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_STATE_FLOW_USE_GENERATED=0" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_STATE_BITS=11" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_BUFFER_FULL_STOP=1" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_CURRENT_RESOURCE_WIDTH=1" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_INCREMENTAL_ROUTING=1" -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[0] -to auto_signaltap_0|gnd -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[1] -to auto_signaltap_0|vcc -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[2] -to auto_signaltap_0|gnd -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[3] -to auto_signaltap_0|gnd -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[4] -to auto_signaltap_0|gnd -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[5] -to auto_signaltap_0|gnd -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[6] -to auto_signaltap_0|gnd -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[7] -to auto_signaltap_0|vcc -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[8] -to auto_signaltap_0|gnd -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[9] -to auto_signaltap_0|gnd -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[10] -to auto_signaltap_0|gnd -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[11] -to auto_signaltap_0|vcc -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[12] -to auto_signaltap_0|gnd -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[13] -to auto_signaltap_0|vcc -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[14] -to auto_signaltap_0|vcc -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[15] -to auto_signaltap_0|gnd -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[16] -to auto_signaltap_0|gnd -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[20] -to auto_signaltap_0|vcc -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[21] -to auto_signaltap_0|gnd -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[22] -to auto_signaltap_0|vcc -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[23] -to auto_signaltap_0|gnd -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[28] -to auto_signaltap_0|gnd -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[30] -to auto_signaltap_0|gnd -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_TRIGGER_LEVEL=1" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_SAMPLE_DEPTH=32768" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_TRIGGER_IN_ENABLED=0" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_TRIGGER_PIPELINE=0" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_RAM_PIPELINE=0" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_COUNTER_PIPELINE=0" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_TRIGGER_LEVEL_PIPELINE=1" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_ENABLE_ADVANCED_TRIGGER=1" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_STORAGE_QUALIFIER_BITS=114" -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[18] -to auto_signaltap_0|vcc -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[19] -to auto_signaltap_0|vcc -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[25] -to auto_signaltap_0|gnd -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[29] -to auto_signaltap_0|gnd -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[31] -to auto_signaltap_0|gnd -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[17] -to auto_signaltap_0|gnd -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[24] -to auto_signaltap_0|vcc -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[26] -to auto_signaltap_0|gnd -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[27] -to auto_signaltap_0|gnd -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_ADVANCED_TRIGGER_ENTITY=sld_reserved_ppu_mem_vga_integration_qproject_auto_signaltap_0_1_33e0," -section_id auto_signaltap_0
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top
set_global_assignment -name SLD_FILE db/logic_analyzer_auto_stripped.stp