INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HBat/Documents/GitHub/hbat_win_vscode/vivado/test4/test4.srcs/sources_1/new/moore.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module moore
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HBat/Documents/GitHub/hbat_win_vscode/vivado/test4/test4.srcs/sim_1/new/smoore.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module smoore
