<stg><name>jacobi_rotation_2x2<double, 16></name>


<trans_list>

<trans id="669" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="670" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="671" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="672" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="673" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="674" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="675" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="676" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="677" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="678" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="679" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="680" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="681" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="682" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="683" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="684" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="685" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="686" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="687" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="688" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="689" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="690" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="691" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="692" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="693" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="694" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="695" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="696" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="697" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="698" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="699" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="700" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="701" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="702" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="703" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="704" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="705" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="706" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="707" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="708" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="709" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="710" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="711" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="712" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="713" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="714" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="715" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="716" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="717" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="718" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="719" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="720" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="721" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="722" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="723" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="724" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="725" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="726" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="727" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="728" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="729" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="730" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="731" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="732" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="733" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="734" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="735" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="736" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="737" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="738" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="739" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="740" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="741" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="742" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="743" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="744" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="745" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="746" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="747" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="748" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="749" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="750" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="751" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="752" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="753" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="754" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="755" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="756" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="757" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="758" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="759" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="760" from="92" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="761" from="93" to="94">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="762" from="94" to="95">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="763" from="95" to="96">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="764" from="96" to="97">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="765" from="97" to="98">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="766" from="98" to="99">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="767" from="99" to="100">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="768" from="100" to="101">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="769" from="101" to="102">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="770" from="102" to="103">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="771" from="103" to="104">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="772" from="104" to="105">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="773" from="105" to="106">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="774" from="106" to="107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="775" from="107" to="108">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="776" from="108" to="109">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="777" from="109" to="110">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="778" from="110" to="111">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="779" from="111" to="112">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="780" from="112" to="113">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="781" from="113" to="114">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="782" from="114" to="115">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="783" from="115" to="116">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="784" from="116" to="117">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="785" from="117" to="118">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="786" from="118" to="119">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="787" from="119" to="120">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="788" from="120" to="121">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="789" from="121" to="122">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="790" from="122" to="123">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="791" from="123" to="124">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="792" from="124" to="125">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="793" from="125" to="126">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="794" from="126" to="127">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="795" from="127" to="128">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="796" from="128" to="129">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="797" from="129" to="130">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="798" from="130" to="131">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="799" from="131" to="132">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="800" from="132" to="133">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="134" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:0 %matrix_0_2_val_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %matrix_0_2_val

]]></Node>
<StgValue><ssdm name="matrix_0_2_val_read"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:1 %matrix_0_1_val_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %matrix_0_1_val

]]></Node>
<StgValue><ssdm name="matrix_0_1_val_read"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:2 %matrix_0_0_val_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %matrix_0_0_val

]]></Node>
<StgValue><ssdm name="matrix_0_0_val_read"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:9 %tmp_3 = fcmp_oeq  i64 %matrix_0_0_val_read, i64 1

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:17 %tmp_5 = fcmp_oeq  i64 %matrix_0_2_val_read, i64 1

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:25 %tmp_7 = fcmp_oeq  i64 %matrix_0_1_val_read, i64 0

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="140" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="64" op_0_bw="64">
<![CDATA[
entry:3 %bitcast_ln50 = bitcast i64 %matrix_0_0_val_read

]]></Node>
<StgValue><ssdm name="bitcast_ln50"/></StgValue>
</operation>

<operation id="141" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:4 %tmp_2 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln50, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="142" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="52" op_0_bw="64">
<![CDATA[
entry:5 %trunc_ln50 = trunc i64 %bitcast_ln50

]]></Node>
<StgValue><ssdm name="trunc_ln50"/></StgValue>
</operation>

<operation id="143" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry:6 %icmp_ln50 = icmp_ne  i11 %tmp_2, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln50"/></StgValue>
</operation>

<operation id="144" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
entry:7 %icmp_ln50_1 = icmp_eq  i52 %trunc_ln50, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln50_1"/></StgValue>
</operation>

<operation id="145" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:8 %or_ln50 = or i1 %icmp_ln50_1, i1 %icmp_ln50

]]></Node>
<StgValue><ssdm name="or_ln50"/></StgValue>
</operation>

<operation id="146" st_id="2" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:9 %tmp_3 = fcmp_oeq  i64 %matrix_0_0_val_read, i64 1

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="147" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:10 %and_ln50 = and i1 %or_ln50, i1 %tmp_3

]]></Node>
<StgValue><ssdm name="and_ln50"/></StgValue>
</operation>

<operation id="148" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="64" op_0_bw="64">
<![CDATA[
entry:11 %bitcast_ln50_1 = bitcast i64 %matrix_0_2_val_read

]]></Node>
<StgValue><ssdm name="bitcast_ln50_1"/></StgValue>
</operation>

<operation id="149" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:12 %tmp_4 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln50_1, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="150" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="52" op_0_bw="64">
<![CDATA[
entry:13 %trunc_ln50_1 = trunc i64 %bitcast_ln50_1

]]></Node>
<StgValue><ssdm name="trunc_ln50_1"/></StgValue>
</operation>

<operation id="151" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry:14 %icmp_ln50_2 = icmp_ne  i11 %tmp_4, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln50_2"/></StgValue>
</operation>

<operation id="152" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
entry:15 %icmp_ln50_3 = icmp_eq  i52 %trunc_ln50_1, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln50_3"/></StgValue>
</operation>

<operation id="153" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:16 %or_ln50_1 = or i1 %icmp_ln50_3, i1 %icmp_ln50_2

]]></Node>
<StgValue><ssdm name="or_ln50_1"/></StgValue>
</operation>

<operation id="154" st_id="2" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:17 %tmp_5 = fcmp_oeq  i64 %matrix_0_2_val_read, i64 1

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="155" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:18 %and_ln50_2 = and i1 %or_ln50_1, i1 %tmp_5

]]></Node>
<StgValue><ssdm name="and_ln50_2"/></StgValue>
</operation>

<operation id="156" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="64">
<![CDATA[
entry:19 %data = bitcast i64 %matrix_0_1_val_read

]]></Node>
<StgValue><ssdm name="data"/></StgValue>
</operation>

<operation id="157" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:20 %exp1 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="exp1"/></StgValue>
</operation>

<operation id="158" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="52" op_0_bw="64">
<![CDATA[
entry:21 %trunc_ln50_2 = trunc i64 %data

]]></Node>
<StgValue><ssdm name="trunc_ln50_2"/></StgValue>
</operation>

<operation id="159" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry:22 %icmp_ln50_4 = icmp_ne  i11 %exp1, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln50_4"/></StgValue>
</operation>

<operation id="160" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
entry:23 %icmp_ln50_5 = icmp_eq  i52 %trunc_ln50_2, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln50_5"/></StgValue>
</operation>

<operation id="161" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:24 %or_ln50_2 = or i1 %icmp_ln50_5, i1 %icmp_ln50_4

]]></Node>
<StgValue><ssdm name="or_ln50_2"/></StgValue>
</operation>

<operation id="162" st_id="2" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:25 %tmp_7 = fcmp_oeq  i64 %matrix_0_1_val_read, i64 0

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="163" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:26 %and_ln50_3 = and i1 %or_ln50_2, i1 %tmp_7

]]></Node>
<StgValue><ssdm name="and_ln50_3"/></StgValue>
</operation>

<operation id="164" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:27 %and_ln50_4 = and i1 %and_ln50_2, i1 %and_ln50_3

]]></Node>
<StgValue><ssdm name="and_ln50_4"/></StgValue>
</operation>

<operation id="165" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:28 %and_ln50_1 = and i1 %and_ln50_4, i1 %and_ln50

]]></Node>
<StgValue><ssdm name="and_ln50_1"/></StgValue>
</operation>

<operation id="166" st_id="2" stage="6" lat="6">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:1 %d = dsub i64 %matrix_0_0_val_read, i64 %matrix_0_2_val_read

]]></Node>
<StgValue><ssdm name="d"/></StgValue>
</operation>

<operation id="167" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.if.else.6:4 %exp1_1 = add i11 %exp1, i11 1

]]></Node>
<StgValue><ssdm name="exp1_1"/></StgValue>
</operation>

<operation id="168" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="11" op_3_bw="32" op_4_bw="32">
<![CDATA[
fpga_resource_hint.if.else.6:5 %data_1 = partset i64 @_ssdm_op_PartSet.i64.i64.i11.i32.i32, i64 %data, i11 %exp1_1, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="data_1"/></StgValue>
</operation>

<operation id="169" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.if.else.6:52 %icmp_ln111_2 = icmp_ne  i11 %exp1_1, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln111_2"/></StgValue>
</operation>

<operation id="170" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.if.else.6:53 %or_ln111_2 = or i1 %icmp_ln50_5, i1 %icmp_ln111_2

]]></Node>
<StgValue><ssdm name="or_ln111_2"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="171" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
entry:29 %br_ln50 = br i1 %and_ln50_1, void %fpga_resource_hint.if.else.6, void %if.end

]]></Node>
<StgValue><ssdm name="br_ln50"/></StgValue>
</operation>

<operation id="172" st_id="3" stage="5" lat="6">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:1 %d = dsub i64 %matrix_0_0_val_read, i64 %matrix_0_2_val_read

]]></Node>
<StgValue><ssdm name="d"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="173" st_id="4" stage="4" lat="6">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:1 %d = dsub i64 %matrix_0_0_val_read, i64 %matrix_0_2_val_read

]]></Node>
<StgValue><ssdm name="d"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="174" st_id="5" stage="3" lat="6">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:1 %d = dsub i64 %matrix_0_0_val_read, i64 %matrix_0_2_val_read

]]></Node>
<StgValue><ssdm name="d"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="175" st_id="6" stage="2" lat="6">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:1 %d = dsub i64 %matrix_0_0_val_read, i64 %matrix_0_2_val_read

]]></Node>
<StgValue><ssdm name="d"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="176" st_id="7" stage="1" lat="6">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:1 %d = dsub i64 %matrix_0_0_val_read, i64 %matrix_0_2_val_read

]]></Node>
<StgValue><ssdm name="d"/></StgValue>
</operation>

<operation id="177" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:2 %specfucore_ln57 = specfucore void @_ssdm_op_SpecFUCore, i64 %d, i64 509, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln57"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="178" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:6 %deno = bitcast i64 %data_1

]]></Node>
<StgValue><ssdm name="deno"/></StgValue>
</operation>

<operation id="179" st_id="8" stage="8" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:14 %d2 = dmul i64 %d, i64 %d

]]></Node>
<StgValue><ssdm name="d2"/></StgValue>
</operation>

<operation id="180" st_id="8" stage="8" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:18 %deno2 = dmul i64 %deno, i64 %deno

]]></Node>
<StgValue><ssdm name="deno2"/></StgValue>
</operation>

<operation id="181" st_id="8" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:50 %tmp_9 = fcmp_ogt  i64 %d, i64 0

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="182" st_id="8" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:54 %tmp_6 = fcmp_ogt  i64 %deno, i64 0

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="183" st_id="8" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:57 %tmp_8 = fcmp_olt  i64 %d, i64 0

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="184" st_id="8" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:59 %tmp_10 = fcmp_olt  i64 %deno, i64 0

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="185" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:7 %data_2 = bitcast i64 %d

]]></Node>
<StgValue><ssdm name="data_2"/></StgValue>
</operation>

<operation id="186" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.if.else.6:8 %exp1_2 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_2, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="exp1_2"/></StgValue>
</operation>

<operation id="187" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.if.else.6:9 %exp1_3 = add i11 %exp1_2, i11 1

]]></Node>
<StgValue><ssdm name="exp1_3"/></StgValue>
</operation>

<operation id="188" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="12" op_0_bw="12" op_1_bw="1" op_2_bw="11">
<![CDATA[
fpga_resource_hint.if.else.6:10 %tmp = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i1.i11, i1 0, i11 %exp1_3

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="189" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="12" op_3_bw="32" op_4_bw="32">
<![CDATA[
fpga_resource_hint.if.else.6:11 %data_3 = partset i64 @_ssdm_op_PartSet.i64.i64.i12.i32.i32, i64 %data_2, i12 %tmp, i32 52, i32 63

]]></Node>
<StgValue><ssdm name="data_3"/></StgValue>
</operation>

<operation id="190" st_id="9" stage="7" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:14 %d2 = dmul i64 %d, i64 %d

]]></Node>
<StgValue><ssdm name="d2"/></StgValue>
</operation>

<operation id="191" st_id="9" stage="7" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:18 %deno2 = dmul i64 %deno, i64 %deno

]]></Node>
<StgValue><ssdm name="deno2"/></StgValue>
</operation>

<operation id="192" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:46 %trunc_ln111 = trunc i64 %data_2

]]></Node>
<StgValue><ssdm name="trunc_ln111"/></StgValue>
</operation>

<operation id="193" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.if.else.6:47 %icmp_ln111 = icmp_ne  i11 %exp1_2, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln111"/></StgValue>
</operation>

<operation id="194" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.if.else.6:48 %icmp_ln111_1 = icmp_eq  i52 %trunc_ln111, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln111_1"/></StgValue>
</operation>

<operation id="195" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.if.else.6:49 %or_ln111_1 = or i1 %icmp_ln111_1, i1 %icmp_ln111

]]></Node>
<StgValue><ssdm name="or_ln111_1"/></StgValue>
</operation>

<operation id="196" st_id="9" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:50 %tmp_9 = fcmp_ogt  i64 %d, i64 0

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="197" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.if.else.6:51 %and_ln111_2 = and i1 %or_ln111_1, i1 %tmp_9

]]></Node>
<StgValue><ssdm name="and_ln111_2"/></StgValue>
</operation>

<operation id="198" st_id="9" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:54 %tmp_6 = fcmp_ogt  i64 %deno, i64 0

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="199" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.if.else.6:55 %and_ln111_3 = and i1 %or_ln111_2, i1 %tmp_6

]]></Node>
<StgValue><ssdm name="and_ln111_3"/></StgValue>
</operation>

<operation id="200" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.if.else.6:56 %and_ln111 = and i1 %and_ln111_2, i1 %and_ln111_3

]]></Node>
<StgValue><ssdm name="and_ln111"/></StgValue>
</operation>

<operation id="201" st_id="9" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:57 %tmp_8 = fcmp_olt  i64 %d, i64 0

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="202" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.if.else.6:58 %and_ln111_4 = and i1 %or_ln111_1, i1 %tmp_8

]]></Node>
<StgValue><ssdm name="and_ln111_4"/></StgValue>
</operation>

<operation id="203" st_id="9" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:59 %tmp_10 = fcmp_olt  i64 %deno, i64 0

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="204" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.if.else.6:60 %and_ln111_5 = and i1 %or_ln111_2, i1 %tmp_10

]]></Node>
<StgValue><ssdm name="and_ln111_5"/></StgValue>
</operation>

<operation id="205" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.if.else.6:61 %and_ln111_1 = and i1 %and_ln111_4, i1 %and_ln111_5

]]></Node>
<StgValue><ssdm name="and_ln111_1"/></StgValue>
</operation>

<operation id="206" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.if.else.6:62 %or_ln111 = or i1 %and_ln111, i1 %and_ln111_1

]]></Node>
<StgValue><ssdm name="or_ln111"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="207" st_id="10" stage="6" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:14 %d2 = dmul i64 %d, i64 %d

]]></Node>
<StgValue><ssdm name="d2"/></StgValue>
</operation>

<operation id="208" st_id="10" stage="6" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:18 %deno2 = dmul i64 %deno, i64 %deno

]]></Node>
<StgValue><ssdm name="deno2"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="209" st_id="11" stage="5" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:14 %d2 = dmul i64 %d, i64 %d

]]></Node>
<StgValue><ssdm name="d2"/></StgValue>
</operation>

<operation id="210" st_id="11" stage="5" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:18 %deno2 = dmul i64 %deno, i64 %deno

]]></Node>
<StgValue><ssdm name="deno2"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="211" st_id="12" stage="4" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:14 %d2 = dmul i64 %d, i64 %d

]]></Node>
<StgValue><ssdm name="d2"/></StgValue>
</operation>

<operation id="212" st_id="12" stage="4" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:18 %deno2 = dmul i64 %deno, i64 %deno

]]></Node>
<StgValue><ssdm name="deno2"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="213" st_id="13" stage="3" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:14 %d2 = dmul i64 %d, i64 %d

]]></Node>
<StgValue><ssdm name="d2"/></StgValue>
</operation>

<operation id="214" st_id="13" stage="3" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:18 %deno2 = dmul i64 %deno, i64 %deno

]]></Node>
<StgValue><ssdm name="deno2"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="215" st_id="14" stage="2" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:14 %d2 = dmul i64 %d, i64 %d

]]></Node>
<StgValue><ssdm name="d2"/></StgValue>
</operation>

<operation id="216" st_id="14" stage="2" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:18 %deno2 = dmul i64 %deno, i64 %deno

]]></Node>
<StgValue><ssdm name="deno2"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="217" st_id="15" stage="1" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:14 %d2 = dmul i64 %d, i64 %d

]]></Node>
<StgValue><ssdm name="d2"/></StgValue>
</operation>

<operation id="218" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:15 %specfucore_ln83 = specfucore void @_ssdm_op_SpecFUCore, i64 %d2, i64 510, i64 13, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln83"/></StgValue>
</operation>

<operation id="219" st_id="15" stage="1" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:18 %deno2 = dmul i64 %deno, i64 %deno

]]></Node>
<StgValue><ssdm name="deno2"/></StgValue>
</operation>

<operation id="220" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:19 %specfucore_ln84 = specfucore void @_ssdm_op_SpecFUCore, i64 %deno2, i64 510, i64 13, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln84"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="221" st_id="16" stage="6" lat="6">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:22 %m = dadd i64 %deno2, i64 %d2

]]></Node>
<StgValue><ssdm name="m"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="222" st_id="17" stage="5" lat="6">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:22 %m = dadd i64 %deno2, i64 %d2

]]></Node>
<StgValue><ssdm name="m"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="223" st_id="18" stage="4" lat="6">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:22 %m = dadd i64 %deno2, i64 %d2

]]></Node>
<StgValue><ssdm name="m"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="224" st_id="19" stage="3" lat="6">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:22 %m = dadd i64 %deno2, i64 %d2

]]></Node>
<StgValue><ssdm name="m"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="225" st_id="20" stage="2" lat="6">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:22 %m = dadd i64 %deno2, i64 %d2

]]></Node>
<StgValue><ssdm name="m"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="226" st_id="21" stage="1" lat="6">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:22 %m = dadd i64 %deno2, i64 %d2

]]></Node>
<StgValue><ssdm name="m"/></StgValue>
</operation>

<operation id="227" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:23 %specfucore_ln88 = specfucore void @_ssdm_op_SpecFUCore, i64 %m, i64 508, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln88"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="228" st_id="22" stage="30" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:25 %sqrtM = dsqrt i64 @llvm.sqrt.f64, i64 %m

]]></Node>
<StgValue><ssdm name="sqrtM"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="229" st_id="23" stage="29" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:25 %sqrtM = dsqrt i64 @llvm.sqrt.f64, i64 %m

]]></Node>
<StgValue><ssdm name="sqrtM"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="230" st_id="24" stage="28" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:25 %sqrtM = dsqrt i64 @llvm.sqrt.f64, i64 %m

]]></Node>
<StgValue><ssdm name="sqrtM"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="231" st_id="25" stage="27" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:25 %sqrtM = dsqrt i64 @llvm.sqrt.f64, i64 %m

]]></Node>
<StgValue><ssdm name="sqrtM"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="232" st_id="26" stage="26" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:25 %sqrtM = dsqrt i64 @llvm.sqrt.f64, i64 %m

]]></Node>
<StgValue><ssdm name="sqrtM"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="233" st_id="27" stage="25" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:25 %sqrtM = dsqrt i64 @llvm.sqrt.f64, i64 %m

]]></Node>
<StgValue><ssdm name="sqrtM"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="234" st_id="28" stage="24" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:25 %sqrtM = dsqrt i64 @llvm.sqrt.f64, i64 %m

]]></Node>
<StgValue><ssdm name="sqrtM"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="235" st_id="29" stage="23" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:25 %sqrtM = dsqrt i64 @llvm.sqrt.f64, i64 %m

]]></Node>
<StgValue><ssdm name="sqrtM"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="236" st_id="30" stage="22" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:25 %sqrtM = dsqrt i64 @llvm.sqrt.f64, i64 %m

]]></Node>
<StgValue><ssdm name="sqrtM"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="237" st_id="31" stage="21" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:25 %sqrtM = dsqrt i64 @llvm.sqrt.f64, i64 %m

]]></Node>
<StgValue><ssdm name="sqrtM"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="238" st_id="32" stage="20" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:25 %sqrtM = dsqrt i64 @llvm.sqrt.f64, i64 %m

]]></Node>
<StgValue><ssdm name="sqrtM"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="239" st_id="33" stage="19" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:25 %sqrtM = dsqrt i64 @llvm.sqrt.f64, i64 %m

]]></Node>
<StgValue><ssdm name="sqrtM"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="240" st_id="34" stage="18" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:25 %sqrtM = dsqrt i64 @llvm.sqrt.f64, i64 %m

]]></Node>
<StgValue><ssdm name="sqrtM"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="241" st_id="35" stage="17" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:25 %sqrtM = dsqrt i64 @llvm.sqrt.f64, i64 %m

]]></Node>
<StgValue><ssdm name="sqrtM"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="242" st_id="36" stage="16" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:25 %sqrtM = dsqrt i64 @llvm.sqrt.f64, i64 %m

]]></Node>
<StgValue><ssdm name="sqrtM"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="243" st_id="37" stage="15" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:25 %sqrtM = dsqrt i64 @llvm.sqrt.f64, i64 %m

]]></Node>
<StgValue><ssdm name="sqrtM"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="244" st_id="38" stage="14" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:25 %sqrtM = dsqrt i64 @llvm.sqrt.f64, i64 %m

]]></Node>
<StgValue><ssdm name="sqrtM"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="245" st_id="39" stage="13" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:25 %sqrtM = dsqrt i64 @llvm.sqrt.f64, i64 %m

]]></Node>
<StgValue><ssdm name="sqrtM"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="246" st_id="40" stage="12" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:25 %sqrtM = dsqrt i64 @llvm.sqrt.f64, i64 %m

]]></Node>
<StgValue><ssdm name="sqrtM"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="247" st_id="41" stage="11" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:25 %sqrtM = dsqrt i64 @llvm.sqrt.f64, i64 %m

]]></Node>
<StgValue><ssdm name="sqrtM"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="248" st_id="42" stage="10" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:25 %sqrtM = dsqrt i64 @llvm.sqrt.f64, i64 %m

]]></Node>
<StgValue><ssdm name="sqrtM"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="249" st_id="43" stage="9" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:25 %sqrtM = dsqrt i64 @llvm.sqrt.f64, i64 %m

]]></Node>
<StgValue><ssdm name="sqrtM"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="250" st_id="44" stage="8" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:25 %sqrtM = dsqrt i64 @llvm.sqrt.f64, i64 %m

]]></Node>
<StgValue><ssdm name="sqrtM"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="251" st_id="45" stage="7" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:25 %sqrtM = dsqrt i64 @llvm.sqrt.f64, i64 %m

]]></Node>
<StgValue><ssdm name="sqrtM"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="252" st_id="46" stage="6" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:25 %sqrtM = dsqrt i64 @llvm.sqrt.f64, i64 %m

]]></Node>
<StgValue><ssdm name="sqrtM"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="253" st_id="47" stage="5" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:25 %sqrtM = dsqrt i64 @llvm.sqrt.f64, i64 %m

]]></Node>
<StgValue><ssdm name="sqrtM"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="254" st_id="48" stage="4" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:25 %sqrtM = dsqrt i64 @llvm.sqrt.f64, i64 %m

]]></Node>
<StgValue><ssdm name="sqrtM"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="255" st_id="49" stage="3" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:25 %sqrtM = dsqrt i64 @llvm.sqrt.f64, i64 %m

]]></Node>
<StgValue><ssdm name="sqrtM"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="256" st_id="50" stage="2" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:25 %sqrtM = dsqrt i64 @llvm.sqrt.f64, i64 %m

]]></Node>
<StgValue><ssdm name="sqrtM"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="257" st_id="51" stage="1" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:25 %sqrtM = dsqrt i64 @llvm.sqrt.f64, i64 %m

]]></Node>
<StgValue><ssdm name="sqrtM"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="258" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:12 %KK = bitcast i64 %data_3

]]></Node>
<StgValue><ssdm name="KK"/></StgValue>
</operation>

<operation id="259" st_id="52" stage="8" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:32 %tmpMul = dmul i64 %KK, i64 %sqrtM

]]></Node>
<StgValue><ssdm name="tmpMul"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="260" st_id="53" stage="7" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:32 %tmpMul = dmul i64 %KK, i64 %sqrtM

]]></Node>
<StgValue><ssdm name="tmpMul"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="261" st_id="54" stage="6" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:32 %tmpMul = dmul i64 %KK, i64 %sqrtM

]]></Node>
<StgValue><ssdm name="tmpMul"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="262" st_id="55" stage="5" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:32 %tmpMul = dmul i64 %KK, i64 %sqrtM

]]></Node>
<StgValue><ssdm name="tmpMul"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="263" st_id="56" stage="4" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:32 %tmpMul = dmul i64 %KK, i64 %sqrtM

]]></Node>
<StgValue><ssdm name="tmpMul"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="264" st_id="57" stage="3" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:32 %tmpMul = dmul i64 %KK, i64 %sqrtM

]]></Node>
<StgValue><ssdm name="tmpMul"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="265" st_id="58" stage="2" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:32 %tmpMul = dmul i64 %KK, i64 %sqrtM

]]></Node>
<StgValue><ssdm name="tmpMul"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="266" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:26 %data_4 = bitcast i64 %m

]]></Node>
<StgValue><ssdm name="data_4"/></StgValue>
</operation>

<operation id="267" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.if.else.6:27 %exp1_4 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_4, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="exp1_4"/></StgValue>
</operation>

<operation id="268" st_id="59" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.if.else.6:28 %exp1_5 = add i11 %exp1_4, i11 1

]]></Node>
<StgValue><ssdm name="exp1_5"/></StgValue>
</operation>

<operation id="269" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="11" op_3_bw="32" op_4_bw="32">
<![CDATA[
fpga_resource_hint.if.else.6:29 %data_5 = partset i64 @_ssdm_op_PartSet.i64.i64.i11.i32.i32, i64 %data_4, i11 %exp1_5, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="data_5"/></StgValue>
</operation>

<operation id="270" st_id="59" stage="1" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:32 %tmpMul = dmul i64 %KK, i64 %sqrtM

]]></Node>
<StgValue><ssdm name="tmpMul"/></StgValue>
</operation>

<operation id="271" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:33 %specfucore_ln102 = specfucore void @_ssdm_op_SpecFUCore, i64 %tmpMul, i64 510, i64 13, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln102"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="272" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:30 %M2 = bitcast i64 %data_5

]]></Node>
<StgValue><ssdm name="M2"/></StgValue>
</operation>

<operation id="273" st_id="60" stage="6" lat="6">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:36 %tmpSum = dadd i64 %tmpMul, i64 %M2

]]></Node>
<StgValue><ssdm name="tmpSum"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="274" st_id="61" stage="5" lat="6">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:36 %tmpSum = dadd i64 %tmpMul, i64 %M2

]]></Node>
<StgValue><ssdm name="tmpSum"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="275" st_id="62" stage="4" lat="6">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:36 %tmpSum = dadd i64 %tmpMul, i64 %M2

]]></Node>
<StgValue><ssdm name="tmpSum"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="276" st_id="63" stage="3" lat="6">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:36 %tmpSum = dadd i64 %tmpMul, i64 %M2

]]></Node>
<StgValue><ssdm name="tmpSum"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="277" st_id="64" stage="2" lat="6">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:36 %tmpSum = dadd i64 %tmpMul, i64 %M2

]]></Node>
<StgValue><ssdm name="tmpSum"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="278" st_id="65" stage="1" lat="6">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:36 %tmpSum = dadd i64 %tmpMul, i64 %M2

]]></Node>
<StgValue><ssdm name="tmpSum"/></StgValue>
</operation>

<operation id="279" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:37 %specfucore_ln104 = specfucore void @_ssdm_op_SpecFUCore, i64 %tmpSum, i64 508, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln104"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="280" st_id="66" stage="31" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:39 %tmpDivider = ddiv i64 %deno2, i64 %tmpSum

]]></Node>
<StgValue><ssdm name="tmpDivider"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="281" st_id="67" stage="30" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:39 %tmpDivider = ddiv i64 %deno2, i64 %tmpSum

]]></Node>
<StgValue><ssdm name="tmpDivider"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="282" st_id="68" stage="29" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:39 %tmpDivider = ddiv i64 %deno2, i64 %tmpSum

]]></Node>
<StgValue><ssdm name="tmpDivider"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="283" st_id="69" stage="28" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:39 %tmpDivider = ddiv i64 %deno2, i64 %tmpSum

]]></Node>
<StgValue><ssdm name="tmpDivider"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="284" st_id="70" stage="27" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:39 %tmpDivider = ddiv i64 %deno2, i64 %tmpSum

]]></Node>
<StgValue><ssdm name="tmpDivider"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="285" st_id="71" stage="26" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:39 %tmpDivider = ddiv i64 %deno2, i64 %tmpSum

]]></Node>
<StgValue><ssdm name="tmpDivider"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="286" st_id="72" stage="25" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:39 %tmpDivider = ddiv i64 %deno2, i64 %tmpSum

]]></Node>
<StgValue><ssdm name="tmpDivider"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="287" st_id="73" stage="24" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:39 %tmpDivider = ddiv i64 %deno2, i64 %tmpSum

]]></Node>
<StgValue><ssdm name="tmpDivider"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="288" st_id="74" stage="23" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:39 %tmpDivider = ddiv i64 %deno2, i64 %tmpSum

]]></Node>
<StgValue><ssdm name="tmpDivider"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="289" st_id="75" stage="22" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:39 %tmpDivider = ddiv i64 %deno2, i64 %tmpSum

]]></Node>
<StgValue><ssdm name="tmpDivider"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="290" st_id="76" stage="21" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:39 %tmpDivider = ddiv i64 %deno2, i64 %tmpSum

]]></Node>
<StgValue><ssdm name="tmpDivider"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="291" st_id="77" stage="20" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:39 %tmpDivider = ddiv i64 %deno2, i64 %tmpSum

]]></Node>
<StgValue><ssdm name="tmpDivider"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="292" st_id="78" stage="19" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:39 %tmpDivider = ddiv i64 %deno2, i64 %tmpSum

]]></Node>
<StgValue><ssdm name="tmpDivider"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="293" st_id="79" stage="18" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:39 %tmpDivider = ddiv i64 %deno2, i64 %tmpSum

]]></Node>
<StgValue><ssdm name="tmpDivider"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="294" st_id="80" stage="17" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:39 %tmpDivider = ddiv i64 %deno2, i64 %tmpSum

]]></Node>
<StgValue><ssdm name="tmpDivider"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="295" st_id="81" stage="16" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:39 %tmpDivider = ddiv i64 %deno2, i64 %tmpSum

]]></Node>
<StgValue><ssdm name="tmpDivider"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="296" st_id="82" stage="15" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:39 %tmpDivider = ddiv i64 %deno2, i64 %tmpSum

]]></Node>
<StgValue><ssdm name="tmpDivider"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="297" st_id="83" stage="14" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:39 %tmpDivider = ddiv i64 %deno2, i64 %tmpSum

]]></Node>
<StgValue><ssdm name="tmpDivider"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="298" st_id="84" stage="13" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:39 %tmpDivider = ddiv i64 %deno2, i64 %tmpSum

]]></Node>
<StgValue><ssdm name="tmpDivider"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="299" st_id="85" stage="12" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:39 %tmpDivider = ddiv i64 %deno2, i64 %tmpSum

]]></Node>
<StgValue><ssdm name="tmpDivider"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="300" st_id="86" stage="11" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:39 %tmpDivider = ddiv i64 %deno2, i64 %tmpSum

]]></Node>
<StgValue><ssdm name="tmpDivider"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="301" st_id="87" stage="10" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:39 %tmpDivider = ddiv i64 %deno2, i64 %tmpSum

]]></Node>
<StgValue><ssdm name="tmpDivider"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="302" st_id="88" stage="9" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:39 %tmpDivider = ddiv i64 %deno2, i64 %tmpSum

]]></Node>
<StgValue><ssdm name="tmpDivider"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="303" st_id="89" stage="8" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:39 %tmpDivider = ddiv i64 %deno2, i64 %tmpSum

]]></Node>
<StgValue><ssdm name="tmpDivider"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="304" st_id="90" stage="7" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:39 %tmpDivider = ddiv i64 %deno2, i64 %tmpSum

]]></Node>
<StgValue><ssdm name="tmpDivider"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="305" st_id="91" stage="6" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:39 %tmpDivider = ddiv i64 %deno2, i64 %tmpSum

]]></Node>
<StgValue><ssdm name="tmpDivider"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="306" st_id="92" stage="5" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:39 %tmpDivider = ddiv i64 %deno2, i64 %tmpSum

]]></Node>
<StgValue><ssdm name="tmpDivider"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="307" st_id="93" stage="4" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:39 %tmpDivider = ddiv i64 %deno2, i64 %tmpSum

]]></Node>
<StgValue><ssdm name="tmpDivider"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="308" st_id="94" stage="3" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:39 %tmpDivider = ddiv i64 %deno2, i64 %tmpSum

]]></Node>
<StgValue><ssdm name="tmpDivider"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="309" st_id="95" stage="2" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:39 %tmpDivider = ddiv i64 %deno2, i64 %tmpSum

]]></Node>
<StgValue><ssdm name="tmpDivider"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="310" st_id="96" stage="1" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:39 %tmpDivider = ddiv i64 %deno2, i64 %tmpSum

]]></Node>
<StgValue><ssdm name="tmpDivider"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="311" st_id="97" stage="6" lat="6">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:41 %tmpSub = dsub i64 1, i64 %tmpDivider

]]></Node>
<StgValue><ssdm name="tmpSub"/></StgValue>
</operation>

<operation id="312" st_id="97" stage="30" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:45 %tmp_1 = dsqrt i64 @llvm.sqrt.f64, i64 %tmpDivider

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="313" st_id="98" stage="5" lat="6">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:41 %tmpSub = dsub i64 1, i64 %tmpDivider

]]></Node>
<StgValue><ssdm name="tmpSub"/></StgValue>
</operation>

<operation id="314" st_id="98" stage="29" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:45 %tmp_1 = dsqrt i64 @llvm.sqrt.f64, i64 %tmpDivider

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="315" st_id="99" stage="4" lat="6">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:41 %tmpSub = dsub i64 1, i64 %tmpDivider

]]></Node>
<StgValue><ssdm name="tmpSub"/></StgValue>
</operation>

<operation id="316" st_id="99" stage="28" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:45 %tmp_1 = dsqrt i64 @llvm.sqrt.f64, i64 %tmpDivider

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="317" st_id="100" stage="3" lat="6">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:41 %tmpSub = dsub i64 1, i64 %tmpDivider

]]></Node>
<StgValue><ssdm name="tmpSub"/></StgValue>
</operation>

<operation id="318" st_id="100" stage="27" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:45 %tmp_1 = dsqrt i64 @llvm.sqrt.f64, i64 %tmpDivider

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="319" st_id="101" stage="2" lat="6">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:41 %tmpSub = dsub i64 1, i64 %tmpDivider

]]></Node>
<StgValue><ssdm name="tmpSub"/></StgValue>
</operation>

<operation id="320" st_id="101" stage="26" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:45 %tmp_1 = dsqrt i64 @llvm.sqrt.f64, i64 %tmpDivider

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="321" st_id="102" stage="1" lat="6">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:41 %tmpSub = dsub i64 1, i64 %tmpDivider

]]></Node>
<StgValue><ssdm name="tmpSub"/></StgValue>
</operation>

<operation id="322" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:42 %specfucore_ln107 = specfucore void @_ssdm_op_SpecFUCore, i64 %tmpSub, i64 509, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln107"/></StgValue>
</operation>

<operation id="323" st_id="102" stage="25" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:45 %tmp_1 = dsqrt i64 @llvm.sqrt.f64, i64 %tmpDivider

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="324" st_id="103" stage="30" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:44 %tmp_s = dsqrt i64 @llvm.sqrt.f64, i64 %tmpSub

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="325" st_id="103" stage="24" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:45 %tmp_1 = dsqrt i64 @llvm.sqrt.f64, i64 %tmpDivider

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="326" st_id="104" stage="29" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:44 %tmp_s = dsqrt i64 @llvm.sqrt.f64, i64 %tmpSub

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="327" st_id="104" stage="23" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:45 %tmp_1 = dsqrt i64 @llvm.sqrt.f64, i64 %tmpDivider

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="328" st_id="105" stage="28" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:44 %tmp_s = dsqrt i64 @llvm.sqrt.f64, i64 %tmpSub

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="329" st_id="105" stage="22" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:45 %tmp_1 = dsqrt i64 @llvm.sqrt.f64, i64 %tmpDivider

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="330" st_id="106" stage="27" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:44 %tmp_s = dsqrt i64 @llvm.sqrt.f64, i64 %tmpSub

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="331" st_id="106" stage="21" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:45 %tmp_1 = dsqrt i64 @llvm.sqrt.f64, i64 %tmpDivider

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="332" st_id="107" stage="26" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:44 %tmp_s = dsqrt i64 @llvm.sqrt.f64, i64 %tmpSub

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="333" st_id="107" stage="20" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:45 %tmp_1 = dsqrt i64 @llvm.sqrt.f64, i64 %tmpDivider

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="334" st_id="108" stage="25" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:44 %tmp_s = dsqrt i64 @llvm.sqrt.f64, i64 %tmpSub

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="335" st_id="108" stage="19" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:45 %tmp_1 = dsqrt i64 @llvm.sqrt.f64, i64 %tmpDivider

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="336" st_id="109" stage="24" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:44 %tmp_s = dsqrt i64 @llvm.sqrt.f64, i64 %tmpSub

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="337" st_id="109" stage="18" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:45 %tmp_1 = dsqrt i64 @llvm.sqrt.f64, i64 %tmpDivider

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="338" st_id="110" stage="23" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:44 %tmp_s = dsqrt i64 @llvm.sqrt.f64, i64 %tmpSub

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="339" st_id="110" stage="17" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:45 %tmp_1 = dsqrt i64 @llvm.sqrt.f64, i64 %tmpDivider

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="340" st_id="111" stage="22" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:44 %tmp_s = dsqrt i64 @llvm.sqrt.f64, i64 %tmpSub

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="341" st_id="111" stage="16" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:45 %tmp_1 = dsqrt i64 @llvm.sqrt.f64, i64 %tmpDivider

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="342" st_id="112" stage="21" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:44 %tmp_s = dsqrt i64 @llvm.sqrt.f64, i64 %tmpSub

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="343" st_id="112" stage="15" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:45 %tmp_1 = dsqrt i64 @llvm.sqrt.f64, i64 %tmpDivider

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="344" st_id="113" stage="20" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:44 %tmp_s = dsqrt i64 @llvm.sqrt.f64, i64 %tmpSub

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="345" st_id="113" stage="14" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:45 %tmp_1 = dsqrt i64 @llvm.sqrt.f64, i64 %tmpDivider

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="346" st_id="114" stage="19" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:44 %tmp_s = dsqrt i64 @llvm.sqrt.f64, i64 %tmpSub

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="347" st_id="114" stage="13" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:45 %tmp_1 = dsqrt i64 @llvm.sqrt.f64, i64 %tmpDivider

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="348" st_id="115" stage="18" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:44 %tmp_s = dsqrt i64 @llvm.sqrt.f64, i64 %tmpSub

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="349" st_id="115" stage="12" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:45 %tmp_1 = dsqrt i64 @llvm.sqrt.f64, i64 %tmpDivider

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="350" st_id="116" stage="17" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:44 %tmp_s = dsqrt i64 @llvm.sqrt.f64, i64 %tmpSub

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="351" st_id="116" stage="11" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:45 %tmp_1 = dsqrt i64 @llvm.sqrt.f64, i64 %tmpDivider

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="352" st_id="117" stage="16" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:44 %tmp_s = dsqrt i64 @llvm.sqrt.f64, i64 %tmpSub

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="353" st_id="117" stage="10" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:45 %tmp_1 = dsqrt i64 @llvm.sqrt.f64, i64 %tmpDivider

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="118" st_id="118">

<operation id="354" st_id="118" stage="15" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:44 %tmp_s = dsqrt i64 @llvm.sqrt.f64, i64 %tmpSub

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="355" st_id="118" stage="9" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:45 %tmp_1 = dsqrt i64 @llvm.sqrt.f64, i64 %tmpDivider

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="119" st_id="119">

<operation id="356" st_id="119" stage="14" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:44 %tmp_s = dsqrt i64 @llvm.sqrt.f64, i64 %tmpSub

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="357" st_id="119" stage="8" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:45 %tmp_1 = dsqrt i64 @llvm.sqrt.f64, i64 %tmpDivider

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="120" st_id="120">

<operation id="358" st_id="120" stage="13" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:44 %tmp_s = dsqrt i64 @llvm.sqrt.f64, i64 %tmpSub

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="359" st_id="120" stage="7" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:45 %tmp_1 = dsqrt i64 @llvm.sqrt.f64, i64 %tmpDivider

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="121" st_id="121">

<operation id="360" st_id="121" stage="12" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:44 %tmp_s = dsqrt i64 @llvm.sqrt.f64, i64 %tmpSub

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="361" st_id="121" stage="6" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:45 %tmp_1 = dsqrt i64 @llvm.sqrt.f64, i64 %tmpDivider

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="122" st_id="122">

<operation id="362" st_id="122" stage="11" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:44 %tmp_s = dsqrt i64 @llvm.sqrt.f64, i64 %tmpSub

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="363" st_id="122" stage="5" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:45 %tmp_1 = dsqrt i64 @llvm.sqrt.f64, i64 %tmpDivider

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="123" st_id="123">

<operation id="364" st_id="123" stage="10" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:44 %tmp_s = dsqrt i64 @llvm.sqrt.f64, i64 %tmpSub

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="365" st_id="123" stage="4" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:45 %tmp_1 = dsqrt i64 @llvm.sqrt.f64, i64 %tmpDivider

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="124" st_id="124">

<operation id="366" st_id="124" stage="9" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:44 %tmp_s = dsqrt i64 @llvm.sqrt.f64, i64 %tmpSub

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="367" st_id="124" stage="3" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:45 %tmp_1 = dsqrt i64 @llvm.sqrt.f64, i64 %tmpDivider

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="125" st_id="125">

<operation id="368" st_id="125" stage="8" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:44 %tmp_s = dsqrt i64 @llvm.sqrt.f64, i64 %tmpSub

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="369" st_id="125" stage="2" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:45 %tmp_1 = dsqrt i64 @llvm.sqrt.f64, i64 %tmpDivider

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="126" st_id="126">

<operation id="370" st_id="126" stage="7" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:44 %tmp_s = dsqrt i64 @llvm.sqrt.f64, i64 %tmpSub

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="371" st_id="126" stage="1" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:45 %tmp_1 = dsqrt i64 @llvm.sqrt.f64, i64 %tmpDivider

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="127" st_id="127">

<operation id="372" st_id="127" stage="6" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:44 %tmp_s = dsqrt i64 @llvm.sqrt.f64, i64 %tmpSub

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="373" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
<literal name="or_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:63 %bitcast_ln111 = bitcast i64 %tmp_1

]]></Node>
<StgValue><ssdm name="bitcast_ln111"/></StgValue>
</operation>

<operation id="374" st_id="127" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
<literal name="or_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:64 %xor_ln111 = xor i64 %bitcast_ln111, i64 9223372036854775808

]]></Node>
<StgValue><ssdm name="xor_ln111"/></StgValue>
</operation>

<operation id="375" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
<literal name="or_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:65 %bitcast_ln111_1 = bitcast i64 %xor_ln111

]]></Node>
<StgValue><ssdm name="bitcast_ln111_1"/></StgValue>
</operation>

<operation id="376" st_id="127" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:66 %select_ln111 = select i1 %or_ln111, i64 %tmp_1, i64 %bitcast_ln111_1

]]></Node>
<StgValue><ssdm name="select_ln111"/></StgValue>
</operation>
</state>

<state id="128" st_id="128">

<operation id="377" st_id="128" stage="5" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:44 %tmp_s = dsqrt i64 @llvm.sqrt.f64, i64 %tmpSub

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="129" st_id="129">

<operation id="378" st_id="129" stage="4" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:44 %tmp_s = dsqrt i64 @llvm.sqrt.f64, i64 %tmpSub

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="130" st_id="130">

<operation id="379" st_id="130" stage="3" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:44 %tmp_s = dsqrt i64 @llvm.sqrt.f64, i64 %tmpSub

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="131" st_id="131">

<operation id="380" st_id="131" stage="2" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:44 %tmp_s = dsqrt i64 @llvm.sqrt.f64, i64 %tmpSub

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="132" st_id="132">

<operation id="381" st_id="132" stage="1" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.else.6:44 %tmp_s = dsqrt i64 @llvm.sqrt.f64, i64 %tmpSub

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="133" st_id="133">

<operation id="382" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.if.else.6:0 %rbegin11 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_44

]]></Node>
<StgValue><ssdm name="rbegin11"/></StgValue>
</operation>

<operation id="383" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.if.else.6:3 %rend12 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_44, i32 %rbegin11

]]></Node>
<StgValue><ssdm name="rend12"/></StgValue>
</operation>

<operation id="384" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.if.else.6:13 %rbegin9 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_43

]]></Node>
<StgValue><ssdm name="rbegin9"/></StgValue>
</operation>

<operation id="385" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.if.else.6:16 %rend10 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_43, i32 %rbegin9

]]></Node>
<StgValue><ssdm name="rend10"/></StgValue>
</operation>

<operation id="386" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.if.else.6:17 %rbegin7 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_42

]]></Node>
<StgValue><ssdm name="rbegin7"/></StgValue>
</operation>

<operation id="387" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.if.else.6:20 %rend8 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_42, i32 %rbegin7

]]></Node>
<StgValue><ssdm name="rend8"/></StgValue>
</operation>

<operation id="388" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.if.else.6:21 %rbegin5 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_41

]]></Node>
<StgValue><ssdm name="rbegin5"/></StgValue>
</operation>

<operation id="389" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.if.else.6:24 %rend6 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_41, i32 %rbegin5

]]></Node>
<StgValue><ssdm name="rend6"/></StgValue>
</operation>

<operation id="390" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.if.else.6:31 %rbegin3 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_40

]]></Node>
<StgValue><ssdm name="rbegin3"/></StgValue>
</operation>

<operation id="391" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.if.else.6:34 %rend4 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_40, i32 %rbegin3

]]></Node>
<StgValue><ssdm name="rend4"/></StgValue>
</operation>

<operation id="392" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.if.else.6:35 %rbegin1 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_39

]]></Node>
<StgValue><ssdm name="rbegin1"/></StgValue>
</operation>

<operation id="393" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.if.else.6:38 %rend2 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_39, i32 %rbegin1

]]></Node>
<StgValue><ssdm name="rend2"/></StgValue>
</operation>

<operation id="394" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.if.else.6:40 %rbegin = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_37

]]></Node>
<StgValue><ssdm name="rbegin"/></StgValue>
</operation>

<operation id="395" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.if.else.6:43 %rend = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_37, i32 %rbegin

]]></Node>
<StgValue><ssdm name="rend"/></StgValue>
</operation>

<operation id="396" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0">
<![CDATA[
fpga_resource_hint.if.else.6:67 %br_ln0 = br void %if.end

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="397" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
if.end:0 %m_s_left_0 = phi i64 %select_ln111, void %fpga_resource_hint.if.else.6, i64 0, void %entry

]]></Node>
<StgValue><ssdm name="m_s_left_0"/></StgValue>
</operation>

<operation id="398" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
if.end:1 %m_c_left_0 = phi i64 %tmp_s, void %fpga_resource_hint.if.else.6, i64 1, void %entry

]]></Node>
<StgValue><ssdm name="m_c_left_0"/></StgValue>
</operation>

<operation id="399" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="128" op_0_bw="128" op_1_bw="64">
<![CDATA[
if.end:2 %newret = insertvalue i128 <undef>, i64 %m_c_left_0

]]></Node>
<StgValue><ssdm name="newret"/></StgValue>
</operation>

<operation id="400" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="128" op_0_bw="128" op_1_bw="64">
<![CDATA[
if.end:3 %newret2 = insertvalue i128 %newret, i64 %m_s_left_0

]]></Node>
<StgValue><ssdm name="newret2"/></StgValue>
</operation>

<operation id="401" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="128">
<![CDATA[
if.end:4 %ret_ln8 = ret i128 %newret2

]]></Node>
<StgValue><ssdm name="ret_ln8"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
