name: ADC
description: ADC address block description
groupName: ADC
registers:
  - name: ADC_ISR
    displayName: ADC_ISR
    description: ADC interrupt and status register
    addressOffset: 0
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: ADRDY
        description: "ADC ready\nThis bit is set by hardware after the ADC has been
          enabled (ADEN = 1) and when the ADC reaches a state where it is ready to
          accept conversion requests.\nIt is cleared by software writing 1 to it."
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: ADC not yet ready to start conversion (or the flag 
              event was already acknowledged and cleared by software)
            value: 0
          - name: B_0x1
            description: ADC is ready to start conversion
            value: 1
      - name: EOSMP
        description: "End of sampling flag\nThis bit is set by hardware during the
          conversion, at the end of the sampling phase.It is cleared by software by
          programming it to  1 ."
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Not at the end of the sampling phase (or the flag event
              was already acknowledged and cleared by software)
            value: 0
          - name: B_0x1
            description: End of sampling phase reached
            value: 1
      - name: EOC
        description: "End of conversion flag\nThis bit is set by hardware at the end
          of each conversion of a channel when a new data result is available in the
          ADC_DR register. It is cleared by software writing 1 to it or by reading
          the ADC_DR register."
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Channel conversion not complete (or the flag event was 
              already acknowledged and cleared by software)
            value: 0
          - name: B_0x1
            description: Channel conversion complete
            value: 1
      - name: EOS
        description: "End of sequence flag\nThis bit is set by hardware at the end
          of the conversion of a sequence of channels selected by the CHSEL bits.
          It is cleared by software writing 1 to it."
        bitOffset: 3
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Conversion sequence not complete (or the flag event was
              already acknowledged and cleared by software)
            value: 0
          - name: B_0x1
            description: Conversion sequence complete
            value: 1
      - name: OVR
        description: "ADC overrun\nThis bit is set by hardware when an overrun occurs,
          meaning that a new conversion has complete while the EOC flag was already
          set. It is cleared by software writing 1 to it."
        bitOffset: 4
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No overrun occurred (or the flag event was already 
              acknowledged and cleared by software)
            value: 0
          - name: B_0x1
            description: Overrun has occurred
            value: 1
      - name: AWD1
        description: "Analog watchdog 1 flag\nThis bit is set by hardware when the
          converted voltage crosses the values programmed in ADC_TR1 and ADC_HR1 registers.
          It is cleared by software by programming it to 1."
        bitOffset: 7
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No analog watchdog event occurred (or the flag event 
              was already acknowledged and cleared by software)
            value: 0
          - name: B_0x1
            description: Analog watchdog event occurred
            value: 1
      - name: AWD2
        description: "Analog watchdog 2 flag\nThis bit is set by hardware when the
          converted voltage crosses the values programmed in ADC_AWD2TR and ADC_AWD2TR
          registers. It is cleared by software programming it it."
        bitOffset: 8
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No analog watchdog event occurred (or the flag event 
              was already acknowledged and cleared by software)
            value: 0
          - name: B_0x1
            description: Analog watchdog event occurred
            value: 1
      - name: AWD3
        description: "Analog watchdog 3 flag\nThis bit is set by hardware when the
          converted voltage crosses the values programmed in ADC_AWD3TR and ADC_AWD3TR
          registers. It is cleared by software by programming it to 1."
        bitOffset: 9
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No analog watchdog event occurred (or the flag event 
              was already acknowledged and cleared by software)
            value: 0
          - name: B_0x1
            description: Analog watchdog event occurred
            value: 1
      - name: EOCAL
        description: "End Of Calibration flag\nThis bit is set by hardware when calibration
          is complete. It is cleared by software writing 1 to it."
        bitOffset: 11
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Calibration is not complete
            value: 0
          - name: B_0x1
            description: Calibration is complete
            value: 1
      - name: CCRDY
        description: "Channel Configuration Ready flag\nThis flag bit is set by hardware
          when the channel configuration is applied after programming to ADC_CHSELR
          register or changing CHSELRMOD or SCANDIR. It is cleared by software by
          programming it to it.\nNote: When the software configures the channels (by
          programming ADC_CHSELR or changing CHSELRMOD or SCANDIR), it must wait until
          the CCRDY flag rises before configuring again or starting conversions, otherwise
          the new configuration (or the START bit) is ignored. Once the flag is asserted,
          if the software needs to configure again the channels, it must clear the
          CCRDY flag before proceeding with a new configuration."
        bitOffset: 13
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Channel configuration update not applied.
            value: 0
          - name: B_0x1
            description: Channel configuration update is applied.
            value: 1
  - name: ADC_IER
    displayName: ADC_IER
    description: ADC interrupt enable register
    addressOffset: 4
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: ADRDYIE
        description: "ADC ready interrupt enable\nThis bit is set and cleared by software
          to enable/disable the ADC Ready interrupt.\nNote: The software is allowed
          to write this bit only when ADSTART bit is cleared (this ensures that no
          conversion is ongoing)."
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: ADRDY interrupt disabled.
            value: 0
          - name: B_0x1
            description: ADRDY interrupt enabled. An interrupt is generated when
              the ADRDY bit is set.
            value: 1
      - name: EOSMPIE
        description: "End of sampling flag interrupt enable\nThis bit is set and cleared
          by software to enable/disable the end of the sampling phase interrupt.\n\
          Note: The software is allowed to write this bit only when ADSTART bit is
          cleared (this ensures that no conversion is ongoing)."
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: EOSMP interrupt disabled.
            value: 0
          - name: B_0x1
            description: EOSMP interrupt enabled. An interrupt is generated when
              the EOSMP bit is set.
            value: 1
      - name: EOCIE
        description: "End of conversion interrupt enable\nThis bit is set and cleared
          by software to enable/disable the end of conversion interrupt.\nNote: The
          software is allowed to write this bit only when ADSTART bit is cleared (this
          ensures that no conversion is ongoing)."
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: EOC interrupt disabled
            value: 0
          - name: B_0x1
            description: EOC interrupt enabled. An interrupt is generated when 
              the EOC bit is set.
            value: 1
      - name: EOSIE
        description: "End of conversion sequence interrupt enable\nThis bit is set
          and cleared by software to enable/disable the end of sequence of conversions
          interrupt.\nNote: The software is allowed to write this bit only when ADSTART
          bit is cleared (this ensures that no conversion is ongoing)."
        bitOffset: 3
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: EOS interrupt disabled
            value: 0
          - name: B_0x1
            description: EOS interrupt enabled. An interrupt is generated when 
              the EOS bit is set.
            value: 1
      - name: OVRIE
        description: "Overrun interrupt enable\nThis bit is set and cleared by software
          to enable/disable the overrun interrupt.\nNote: The software is allowed
          to write this bit only when ADSTART bit is cleared (this ensures that no
          conversion is ongoing)."
        bitOffset: 4
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Overrun interrupt disabled
            value: 0
          - name: B_0x1
            description: Overrun interrupt enabled. An interrupt is generated 
              when the OVR bit is set.
            value: 1
      - name: AWD1IE
        description: "Analog watchdog 1 interrupt enable\nThis bit is set and cleared
          by software to enable/disable the analog watchdog interrupt. \nNote: The
          Software is allowed to write this bit only when ADSTART bit is cleared (this
          ensures that no conversion is ongoing)."
        bitOffset: 7
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Analog watchdog interrupt disabled
            value: 0
          - name: B_0x1
            description: Analog watchdog interrupt enabled
            value: 1
      - name: AWD2IE
        description: "Analog watchdog 2 interrupt enable\nThis bit is set and cleared
          by software to enable/disable the analog watchdog interrupt. \nNote: The
          Software is allowed to write this bit only when ADSTART bit is cleared (this
          ensures that no conversion is ongoing)."
        bitOffset: 8
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Analog watchdog interrupt disabled
            value: 0
          - name: B_0x1
            description: Analog watchdog interrupt enabled
            value: 1
      - name: AWD3IE
        description: "Analog watchdog 3 interrupt enable\nThis bit is set and cleared
          by software to enable/disable the analog watchdog interrupt. \nNote: The
          Software is allowed to write this bit only when ADSTART bit is cleared (this
          ensures that no conversion is ongoing)."
        bitOffset: 9
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Analog watchdog interrupt disabled
            value: 0
          - name: B_0x1
            description: Analog watchdog interrupt enabled
            value: 1
      - name: EOCALIE
        description: "End of calibration interrupt enable\nThis bit is set and cleared
          by software to enable/disable the end of calibration interrupt. \nNote:
          The software is allowed to write this bit only when ADSTART bit is cleared
          (this ensures that no conversion is ongoing)."
        bitOffset: 11
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: End of calibration interrupt disabled
            value: 0
          - name: B_0x1
            description: End of calibration interrupt enabled
            value: 1
      - name: CCRDYIE
        description: "Channel Configuration Ready Interrupt enable\nThis bit is set
          and cleared by software to enable/disable the channel configuration ready
          interrupt.\nNote: The software is allowed to write this bit only when ADSTART
          bit is cleared (this ensures that no conversion is ongoing)."
        bitOffset: 13
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Channel configuration ready interrupt disabled
            value: 0
          - name: B_0x1
            description: Channel configuration ready interrupt enabled
            value: 1
  - name: ADC_CR
    displayName: ADC_CR
    description: ADC control register
    addressOffset: 8
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: ADEN
        description: "ADC enable command\nThis bit is set by software to enable the
          ADC. The ADC is effectively ready to operate once the ADRDY flag has been
          set.\nIt is cleared by hardware when the ADC is disabled, after the execution
          of the ADDIS command.\nNote: The software is allowed to set ADEN only when
          all bits of ADC_CR registers are 0 (ADCAL = 0, ADSTP = 0, ADSTART = 0, ADDIS
          = 0 and ADEN = 0)"
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: ADC is disabled (OFF state)
            value: 0
          - name: B_0x1
            description: Write 1 to enable the ADC.
            value: 1
      - name: ADDIS
        description: ADC disable command
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No ADDIS command ongoing
            value: 0
          - name: B_0x1
            description: Write 1 to disable the ADC. Read 1 means that an ADDIS 
              command is in progress.
            value: 1
      - name: ADSTART
        description: "ADC start conversion command\nThis bit is set by software to
          start ADC conversion. Depending on the EXTEN [1:0] configuration bits, a
          conversion either starts immediately (software trigger configuration) or
          once a hardware trigger event occurs (hardware trigger configuration).\n\
          It is cleared by hardware:\nIn single conversion mode (CONT = 0, DISCEN
          = 0), when software trigger is selected (EXTEN = 00): at the assertion of
          the end of Conversion Sequence (EOS) flag.\nIn discontinuous conversion
          mode(CONT = 0, DISCEN = 1), when the software trigger is selected (EXTEN
          = 00): at the assertion of the end of Conversion (EOC) flag.\nIn all other
          cases: after the execution of the ADSTP command, at the same time as the
          ADSTP bit is cleared by hardware.\nNote: The software is allowed to set
          ADSTART only when ADEN = 1 and ADDIS = 0 (ADC is enabled and there is no
          pending request to disable the ADC).\nNote: After writing to ADC_CHSELR
          register or changing CHSELRMOD or SCANDIRW, it is mandatory to wait until
          CCRDY flag is asserted before setting ADSTART, otherwise, the value written
          to ADSTART is ignored."
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No ADC conversion is ongoing.
            value: 0
          - name: B_0x1
            description: Write 1 to start the ADC. Read 1 means that the ADC is 
              operating and may be converting.
            value: 1
      - name: ADSTP
        description: ADC stop conversion command
        bitOffset: 4
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No ADC stop conversion command ongoing
            value: 0
          - name: B_0x1
            description: Write 1 to stop the ADC. Read 1 means that an ADSTP 
              command is in progress.
            value: 1
      - name: ADVREGEN
        description: "ADC Voltage Regulator Enable\nThis bit is set by software, to
          enable the ADC internal voltage regulator. The voltage regulator output
          is available after t<sub>ADCVREG_STUP</sub>.\nIt is cleared by software
          to disable the voltage regulator. It can be cleared only if ADEN is et to
          0.\nNote: The software is allowed to program this bit field only when the
          ADC is disabled (ADCAL = 0, ADSTART = 0, ADSTP = 0, ADDIS = 0 and ADEN =
          0)."
        bitOffset: 28
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: ADC voltage regulator disabled
            value: 0
          - name: B_0x1
            description: ADC voltage regulator enabled
            value: 1
      - name: ADCAL
        description: "ADC calibration\nThis bit is set by software to start the calibration
          of the ADC.\nIt is cleared by hardware after calibration is complete.\n\
          Note: The software is allowed to set ADCAL only when the ADC is disabled
          (ADCAL = 0, ADSTART = 0, ADSTP = 0, ADDIS = 0, AUTOFF = 0, and ADEN = 0).\n\
          Note: The software is allowed to update the calibration factor by writing
          ADC_CALFACT only when ADEN = 1 and ADSTART = 0 (ADC enabled and no conversion
          is ongoing)."
        bitOffset: 31
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Calibration complete
            value: 0
          - name: B_0x1
            description: Write 1 to calibrate the ADC. Read at 1 means that a 
              calibration is in progress.
            value: 1
  - name: ADC_CFGR1
    displayName: ADC_CFGR1
    description: ADC configuration register 1
    addressOffset: 12
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: DMAEN
        description: "Direct memory access enable\nThis bit is set and cleared by
          software to enable the generation of DMA requests. This allows the DMA controller
          to be used to manage automatically the converted data. For more details,
          refer to Section 16.6.5: Managing converted data using the DMA on page 325."
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: DMA disabled
            value: 0
          - name: B_0x1
            description: DMA enabled
            value: 1
      - name: DMACFG
        description: "Direct memory access configuration\nThis bit is set and cleared
          by software to select between two DMA modes of operation and is effective
          only when DMAEN = 1.\nFor more details, refer to Section 16.6.5: Managing
          converted data using the DMA on page 325."
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: DMA one shot mode selected
            value: 0
          - name: B_0x1
            description: DMA circular mode selected
            value: 1
      - name: SCANDIR
        description: "Scan sequence direction\nThis bit is set and cleared by software
          to select the direction in which the channels is scanned in the sequence.
          It is effective only if CHSELMOD bit is cleared. \nNote: If CCRDY is not
          yet asserted after channel configuration (writing ADC_CHSELR register or
          changing CHSELRMOD or SCANDIR), the value written to this bit is ignored."
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Upward scan (from CHSEL0 to CHSEL22)
            value: 0
          - name: B_0x1
            description: Backward scan (from CHSEL22 to CHSEL0)
            value: 1
      - name: RES
        description: "Data resolution\nThese bits are written by software to select
          the resolution of the conversion."
        bitOffset: 3
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 12 bits
            value: 0
          - name: B_0x1
            description: 10 bits
            value: 1
          - name: B_0x2
            description: 8 bits
            value: 2
          - name: B_0x3
            description: 6 bits
            value: 3
      - name: ALIGN
        description: "Data alignment\nThis bit is set and cleared by software to select
          right or left alignment. Refer to Figure 43: Data alignment and resolution
          (oversampling disabled: OVSE = 0) on page 323"
        bitOffset: 5
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Right alignment
            value: 0
          - name: B_0x1
            description: Left alignment
            value: 1
      - name: EXTSEL
        description: "External trigger selection\nThese bits select the external event
          used to trigger the start of conversion (refer to Table 67: External triggers
          for details):"
        bitOffset: 6
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: TRG0
            value: 0
          - name: B_0x1
            description: TRG1
            value: 1
          - name: B_0x2
            description: TRG2
            value: 2
          - name: B_0x3
            description: TRG3
            value: 3
          - name: B_0x4
            description: TRG4
            value: 4
          - name: B_0x5
            description: TRG5
            value: 5
          - name: B_0x6
            description: TRG6
            value: 6
          - name: B_0x7
            description: TRG7
            value: 7
      - name: EXTEN
        description: "External trigger enable and polarity selection\nThese bits are
          set and cleared by software to select the external trigger polarity and
          enable the trigger."
        bitOffset: 10
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Hardware trigger detection disabled (conversions can be
              started by software)
            value: 0
          - name: B_0x1
            description: Hardware trigger detection on the rising edge
            value: 1
          - name: B_0x2
            description: Hardware trigger detection on the falling edge
            value: 2
          - name: B_0x3
            description: Hardware trigger detection on both the rising and 
              falling edges
            value: 3
      - name: OVRMOD
        description: "Overrun management mode\nThis bit is set and cleared by software
          and configure the way data overruns are managed."
        bitOffset: 12
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: ADC_DR register is preserved with the old data when an 
              overrun is detected.
            value: 0
          - name: B_0x1
            description: ADC_DR register is overwritten with the last conversion
              result when an overrun is detected.
            value: 1
      - name: CONT
        description: "Single / continuous conversion mode\nThis bit is set and cleared
          by software. If it is set, conversion takes place continuously until it
          is cleared.\nNote: It is not possible to have both discontinuous mode and
          continuous mode enabled: it is forbidden to set both bits DISCEN = 1 and
          CONT = 1."
        bitOffset: 13
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Single conversion mode
            value: 0
          - name: B_0x1
            description: Continuous conversion mode
            value: 1
      - name: WAIT
        description: "Wait conversion mode\nThis bit is set and cleared by software
          to enable/disable wait conversion mode.<sup>.</sup>"
        bitOffset: 14
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Wait conversion mode off
            value: 0
          - name: B_0x1
            description: Wait conversion mode on
            value: 1
      - name: AUTOFF
        description: "Auto-off mode\nThis bit is set and cleared by software to enable/disable
          auto-off mode.<sup>.</sup>"
        bitOffset: 15
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Auto-off mode disabled
            value: 0
          - name: B_0x1
            description: Auto-off mode enabled
            value: 1
      - name: DISCEN
        description: "Discontinuous mode\nThis bit is set and cleared by software
          to enable/disable discontinuous mode.\nNote: It is not possible to have
          both discontinuous mode and continuous mode enabled: it is forbidden to
          set both bits DISCEN = 1 and CONT = 1."
        bitOffset: 16
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Discontinuous mode disabled
            value: 0
          - name: B_0x1
            description: Discontinuous mode enabled
            value: 1
      - name: CHSELRMOD
        description: "Mode selection of the ADC_CHSELR register\nThis bit is set and
          cleared by software to control the ADC_CHSELR feature:\nNote: If CCRDY is
          not yet asserted after channel configuration (writing ADC_CHSELR register
          or changing CHSELRMOD or SCANDIR), the value written to this bit is ignored."
        bitOffset: 21
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Each bit of the ADC_CHSELR register enables an input
            value: 0
          - name: B_0x1
            description: ADC_CHSELR register is able to sequence up to 8 
              channels
            value: 1
      - name: AWD1SGL
        description: "Enable the watchdog on a single channel or on all channels\n\
          This bit is set and cleared by software to enable the analog watchdog on
          the channel identified by the AWDCH[4:0] bits or on all the channels"
        bitOffset: 22
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Analog watchdog 1 enabled on all channels
            value: 0
          - name: B_0x1
            description: Analog watchdog 1 enabled on a single channel
            value: 1
      - name: AWD1EN
        description: "Analog watchdog enable\nThis bit is set and cleared by software."
        bitOffset: 23
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Analog watchdog 1 disabled
            value: 0
          - name: B_0x1
            description: Analog watchdog 1 enabled
            value: 1
      - name: AWD1CH
        description: "Analog watchdog channel selection\nThese bits are set and cleared
          by software. They select the input channel to be guarded by the analog watchdog.\n\
          .....\nOthers: Reserved\nNote: The channel selected by the AWDCH[4:0] bits
          must be also set into the CHSELR register."
        bitOffset: 26
        bitWidth: 5
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: ADC analog input Channel 0 monitored by AWD
            value: 0
          - name: B_0x1
            description: ADC analog input Channel 1 monitored by AWD
            value: 1
          - name: B_0x16
            description: ADC analog input Channel 22 monitored by AWD
            value: 22
  - name: ADC_CFGR2
    displayName: ADC_CFGR2
    description: ADC configuration register 2
    addressOffset: 16
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: OVSE
        description: "Oversampler Enable\nThis bit is set and cleared by software.\n\
          Note: The software is allowed to write this bit only when ADEN bit is cleared."
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Oversampler disabled
            value: 0
          - name: B_0x1
            description: Oversampler enabled
            value: 1
      - name: OVSR
        description: "Oversampling ratio\nThis bit filed defines the number of oversampling
          ratio.\nNote: The software is allowed to write this bit only when ADEN bit
          is cleared."
        bitOffset: 2
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 2x
            value: 0
          - name: B_0x1
            description: 4x
            value: 1
          - name: B_0x2
            description: 8x
            value: 2
          - name: B_0x3
            description: 16x
            value: 3
          - name: B_0x4
            description: 32x
            value: 4
          - name: B_0x5
            description: 64x
            value: 5
          - name: B_0x6
            description: 128x
            value: 6
          - name: B_0x7
            description: 256x
            value: 7
      - name: OVSS
        description: "Oversampling shift\nThis bit is set and cleared by software.\n\
          Others: Reserved\nNote: The software is allowed to write this bit only when
          ADEN bit is cleared."
        bitOffset: 5
        bitWidth: 4
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No shift
            value: 0
          - name: B_0x1
            description: Shift 1-bit
            value: 1
          - name: B_0x2
            description: Shift 2-bits
            value: 2
          - name: B_0x3
            description: Shift 3-bits
            value: 3
          - name: B_0x4
            description: Shift 4-bits
            value: 4
          - name: B_0x5
            description: Shift 5-bits
            value: 5
          - name: B_0x6
            description: Shift 6-bits
            value: 6
          - name: B_0x7
            description: Shift 7-bits
            value: 7
          - name: B_0x8
            description: Shift 8-bits
            value: 8
      - name: TOVS
        description: "Triggered Oversampling\nThis bit is set and cleared by software.\n\
          Note: The software is allowed to write this bit only when ADEN bit is cleared."
        bitOffset: 9
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: All oversampled conversions for a channel are done 
              consecutively after a trigger
            value: 0
          - name: B_0x1
            description: Each oversampled conversion for a channel needs a 
              trigger
            value: 1
      - name: LFTRIG
        description: "Low frequency trigger mode enable\nThis bit is set and cleared
          by software.\nNote: The software is allowed to write this bit only when
          ADEN bit is cleared."
        bitOffset: 29
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Low Frequency Trigger Mode disabled
            value: 0
          - name: B_0x1
            description: Low Frequency Trigger Mode enabled
            value: 1
      - name: CKMODE
        description: "ADC clock mode\nThese bits are set and cleared by software to
          define how the analog ADC is clocked:\nIn all synchronous clock modes, there
          is no jitter in the delay from a timer trigger to the start of a conversion.\n\
          Note: The software is allowed to write these bits only when the ADC is disabled
          (ADCAL = 0, ADSTART = 0, ADSTP = 0, ADDIS = 0 and ADEN = 0)."
        bitOffset: 30
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: ADCCLK (Asynchronous clock mode), generated at product 
              level (refer to RCC section)
            value: 0
          - name: B_0x1
            description: PCLK/2 (Synchronous clock mode)
            value: 1
          - name: B_0x2
            description: PCLK/4 (Synchronous clock mode)
            value: 2
          - name: B_0x3
            description: PCLK (Synchronous clock mode). This configuration must 
              be enabled only if PCLK has a 50% duty clock cycle (APB prescaler 
              configured inside the RCC must be bypassed and the system clock 
              must by 50% duty cycle)
            value: 3
  - name: ADC_SMPR
    displayName: ADC_SMPR
    description: ADC sampling time register
    addressOffset: 20
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: SMP1
        description: "Sampling time selection 1\nThese bits are written by software
          to select the sampling time that applies to all channels.\nNote: The software
          is allowed to write this bit only when ADSTART = 0 (which ensures that no
          conversion is ongoing)."
        bitOffset: 0
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 1.5 ADC clock cycles
            value: 0
          - name: B_0x1
            description: 3.5 ADC clock cycles
            value: 1
          - name: B_0x2
            description: 7.5 ADC clock cycles
            value: 2
          - name: B_0x3
            description: 12.5 ADC clock cycles
            value: 3
          - name: B_0x4
            description: 19.5 ADC clock cycles
            value: 4
          - name: B_0x5
            description: 39.5 ADC clock cycles
            value: 5
          - name: B_0x6
            description: 79.5 ADC clock cycles
            value: 6
          - name: B_0x7
            description: 160.5 ADC clock cycles
            value: 7
      - name: SMP2
        description: "Sampling time selection 2\nThese bits are written by software
          to select the sampling time that applies to all channels.\nNote: The software
          is allowed to write this bit only when ADSTART = 0 (which ensures that no
          conversion is ongoing)."
        bitOffset: 4
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 1.5 ADC clock cycles
            value: 0
          - name: B_0x1
            description: 3.5 ADC clock cycles
            value: 1
          - name: B_0x2
            description: 7.5 ADC clock cycles
            value: 2
          - name: B_0x3
            description: 12.5 ADC clock cycles
            value: 3
          - name: B_0x4
            description: 19.5 ADC clock cycles
            value: 4
          - name: B_0x5
            description: 39.5 ADC clock cycles
            value: 5
          - name: B_0x6
            description: 79.5 ADC clock cycles
            value: 6
          - name: B_0x7
            description: 160.5 ADC clock cycles
            value: 7
      - name: SMPSEL0
        description: "Channel-x sampling time selection (x = 22 to 0)\nThese bits
          are written by software to define which sampling time is used.\nNote: The
          software is allowed to write this bit only when ADSTART = 0 (which ensures
          that no conversion is ongoing).\nNote: Refer to Section 16.3: ADC implementation
          for the maximum number of channels."
        bitOffset: 8
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Sampling time of CHANNELx use the setting of SMP1[2:0] 
              register.
            value: 0
          - name: B_0x1
            description: Sampling time of CHANNELx use the setting of SMP2[2:0] 
              register.
            value: 1
      - name: SMPSEL1
        description: "Channel-x sampling time selection (x = 22 to 0)\nThese bits
          are written by software to define which sampling time is used.\nNote: The
          software is allowed to write this bit only when ADSTART = 0 (which ensures
          that no conversion is ongoing).\nNote: Refer to Section 16.3: ADC implementation
          for the maximum number of channels."
        bitOffset: 9
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Sampling time of CHANNELx use the setting of SMP1[2:0] 
              register.
            value: 0
          - name: B_0x1
            description: Sampling time of CHANNELx use the setting of SMP2[2:0] 
              register.
            value: 1
      - name: SMPSEL2
        description: "Channel-x sampling time selection (x = 22 to 0)\nThese bits
          are written by software to define which sampling time is used.\nNote: The
          software is allowed to write this bit only when ADSTART = 0 (which ensures
          that no conversion is ongoing).\nNote: Refer to Section 16.3: ADC implementation
          for the maximum number of channels."
        bitOffset: 10
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Sampling time of CHANNELx use the setting of SMP1[2:0] 
              register.
            value: 0
          - name: B_0x1
            description: Sampling time of CHANNELx use the setting of SMP2[2:0] 
              register.
            value: 1
      - name: SMPSEL3
        description: "Channel-x sampling time selection (x = 22 to 0)\nThese bits
          are written by software to define which sampling time is used.\nNote: The
          software is allowed to write this bit only when ADSTART = 0 (which ensures
          that no conversion is ongoing).\nNote: Refer to Section 16.3: ADC implementation
          for the maximum number of channels."
        bitOffset: 11
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Sampling time of CHANNELx use the setting of SMP1[2:0] 
              register.
            value: 0
          - name: B_0x1
            description: Sampling time of CHANNELx use the setting of SMP2[2:0] 
              register.
            value: 1
      - name: SMPSEL4
        description: "Channel-x sampling time selection (x = 22 to 0)\nThese bits
          are written by software to define which sampling time is used.\nNote: The
          software is allowed to write this bit only when ADSTART = 0 (which ensures
          that no conversion is ongoing).\nNote: Refer to Section 16.3: ADC implementation
          for the maximum number of channels."
        bitOffset: 12
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Sampling time of CHANNELx use the setting of SMP1[2:0] 
              register.
            value: 0
          - name: B_0x1
            description: Sampling time of CHANNELx use the setting of SMP2[2:0] 
              register.
            value: 1
      - name: SMPSEL5
        description: "Channel-x sampling time selection (x = 22 to 0)\nThese bits
          are written by software to define which sampling time is used.\nNote: The
          software is allowed to write this bit only when ADSTART = 0 (which ensures
          that no conversion is ongoing).\nNote: Refer to Section 16.3: ADC implementation
          for the maximum number of channels."
        bitOffset: 13
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Sampling time of CHANNELx use the setting of SMP1[2:0] 
              register.
            value: 0
          - name: B_0x1
            description: Sampling time of CHANNELx use the setting of SMP2[2:0] 
              register.
            value: 1
      - name: SMPSEL6
        description: "Channel-x sampling time selection (x = 22 to 0)\nThese bits
          are written by software to define which sampling time is used.\nNote: The
          software is allowed to write this bit only when ADSTART = 0 (which ensures
          that no conversion is ongoing).\nNote: Refer to Section 16.3: ADC implementation
          for the maximum number of channels."
        bitOffset: 14
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Sampling time of CHANNELx use the setting of SMP1[2:0] 
              register.
            value: 0
          - name: B_0x1
            description: Sampling time of CHANNELx use the setting of SMP2[2:0] 
              register.
            value: 1
      - name: SMPSEL7
        description: "Channel-x sampling time selection (x = 22 to 0)\nThese bits
          are written by software to define which sampling time is used.\nNote: The
          software is allowed to write this bit only when ADSTART = 0 (which ensures
          that no conversion is ongoing).\nNote: Refer to Section 16.3: ADC implementation
          for the maximum number of channels."
        bitOffset: 15
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Sampling time of CHANNELx use the setting of SMP1[2:0] 
              register.
            value: 0
          - name: B_0x1
            description: Sampling time of CHANNELx use the setting of SMP2[2:0] 
              register.
            value: 1
      - name: SMPSEL8
        description: "Channel-x sampling time selection (x = 22 to 0)\nThese bits
          are written by software to define which sampling time is used.\nNote: The
          software is allowed to write this bit only when ADSTART = 0 (which ensures
          that no conversion is ongoing).\nNote: Refer to Section 16.3: ADC implementation
          for the maximum number of channels."
        bitOffset: 16
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Sampling time of CHANNELx use the setting of SMP1[2:0] 
              register.
            value: 0
          - name: B_0x1
            description: Sampling time of CHANNELx use the setting of SMP2[2:0] 
              register.
            value: 1
      - name: SMPSEL9
        description: "Channel-x sampling time selection (x = 22 to 0)\nThese bits
          are written by software to define which sampling time is used.\nNote: The
          software is allowed to write this bit only when ADSTART = 0 (which ensures
          that no conversion is ongoing).\nNote: Refer to Section 16.3: ADC implementation
          for the maximum number of channels."
        bitOffset: 17
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Sampling time of CHANNELx use the setting of SMP1[2:0] 
              register.
            value: 0
          - name: B_0x1
            description: Sampling time of CHANNELx use the setting of SMP2[2:0] 
              register.
            value: 1
      - name: SMPSEL10
        description: "Channel-x sampling time selection (x = 22 to 0)\nThese bits
          are written by software to define which sampling time is used.\nNote: The
          software is allowed to write this bit only when ADSTART = 0 (which ensures
          that no conversion is ongoing).\nNote: Refer to Section 16.3: ADC implementation
          for the maximum number of channels."
        bitOffset: 18
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Sampling time of CHANNELx use the setting of SMP1[2:0] 
              register.
            value: 0
          - name: B_0x1
            description: Sampling time of CHANNELx use the setting of SMP2[2:0] 
              register.
            value: 1
      - name: SMPSEL11
        description: "Channel-x sampling time selection (x = 22 to 0)\nThese bits
          are written by software to define which sampling time is used.\nNote: The
          software is allowed to write this bit only when ADSTART = 0 (which ensures
          that no conversion is ongoing).\nNote: Refer to Section 16.3: ADC implementation
          for the maximum number of channels."
        bitOffset: 19
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Sampling time of CHANNELx use the setting of SMP1[2:0] 
              register.
            value: 0
          - name: B_0x1
            description: Sampling time of CHANNELx use the setting of SMP2[2:0] 
              register.
            value: 1
      - name: SMPSEL12
        description: "Channel-x sampling time selection (x = 22 to 0)\nThese bits
          are written by software to define which sampling time is used.\nNote: The
          software is allowed to write this bit only when ADSTART = 0 (which ensures
          that no conversion is ongoing).\nNote: Refer to Section 16.3: ADC implementation
          for the maximum number of channels."
        bitOffset: 20
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Sampling time of CHANNELx use the setting of SMP1[2:0] 
              register.
            value: 0
          - name: B_0x1
            description: Sampling time of CHANNELx use the setting of SMP2[2:0] 
              register.
            value: 1
      - name: SMPSEL13
        description: "Channel-x sampling time selection (x = 22 to 0)\nThese bits
          are written by software to define which sampling time is used.\nNote: The
          software is allowed to write this bit only when ADSTART = 0 (which ensures
          that no conversion is ongoing).\nNote: Refer to Section 16.3: ADC implementation
          for the maximum number of channels."
        bitOffset: 21
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Sampling time of CHANNELx use the setting of SMP1[2:0] 
              register.
            value: 0
          - name: B_0x1
            description: Sampling time of CHANNELx use the setting of SMP2[2:0] 
              register.
            value: 1
      - name: SMPSEL14
        description: "Channel-x sampling time selection (x = 22 to 0)\nThese bits
          are written by software to define which sampling time is used.\nNote: The
          software is allowed to write this bit only when ADSTART = 0 (which ensures
          that no conversion is ongoing).\nNote: Refer to Section 16.3: ADC implementation
          for the maximum number of channels."
        bitOffset: 22
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Sampling time of CHANNELx use the setting of SMP1[2:0] 
              register.
            value: 0
          - name: B_0x1
            description: Sampling time of CHANNELx use the setting of SMP2[2:0] 
              register.
            value: 1
      - name: SMPSEL15
        description: "Channel-x sampling time selection (x = 22 to 0)\nThese bits
          are written by software to define which sampling time is used.\nNote: The
          software is allowed to write this bit only when ADSTART = 0 (which ensures
          that no conversion is ongoing).\nNote: Refer to Section 16.3: ADC implementation
          for the maximum number of channels."
        bitOffset: 23
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Sampling time of CHANNELx use the setting of SMP1[2:0] 
              register.
            value: 0
          - name: B_0x1
            description: Sampling time of CHANNELx use the setting of SMP2[2:0] 
              register.
            value: 1
      - name: SMPSEL16
        description: "Channel-x sampling time selection (x = 22 to 0)\nThese bits
          are written by software to define which sampling time is used.\nNote: The
          software is allowed to write this bit only when ADSTART = 0 (which ensures
          that no conversion is ongoing).\nNote: Refer to Section 16.3: ADC implementation
          for the maximum number of channels."
        bitOffset: 24
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Sampling time of CHANNELx use the setting of SMP1[2:0] 
              register.
            value: 0
          - name: B_0x1
            description: Sampling time of CHANNELx use the setting of SMP2[2:0] 
              register.
            value: 1
      - name: SMPSEL17
        description: "Channel-x sampling time selection (x = 22 to 0)\nThese bits
          are written by software to define which sampling time is used.\nNote: The
          software is allowed to write this bit only when ADSTART = 0 (which ensures
          that no conversion is ongoing).\nNote: Refer to Section 16.3: ADC implementation
          for the maximum number of channels."
        bitOffset: 25
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Sampling time of CHANNELx use the setting of SMP1[2:0] 
              register.
            value: 0
          - name: B_0x1
            description: Sampling time of CHANNELx use the setting of SMP2[2:0] 
              register.
            value: 1
      - name: SMPSEL18
        description: "Channel-x sampling time selection (x = 22 to 0)\nThese bits
          are written by software to define which sampling time is used.\nNote: The
          software is allowed to write this bit only when ADSTART = 0 (which ensures
          that no conversion is ongoing).\nNote: Refer to Section 16.3: ADC implementation
          for the maximum number of channels."
        bitOffset: 26
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Sampling time of CHANNELx use the setting of SMP1[2:0] 
              register.
            value: 0
          - name: B_0x1
            description: Sampling time of CHANNELx use the setting of SMP2[2:0] 
              register.
            value: 1
      - name: SMPSEL19
        description: "Channel-x sampling time selection (x = 22 to 0)\nThese bits
          are written by software to define which sampling time is used.\nNote: The
          software is allowed to write this bit only when ADSTART = 0 (which ensures
          that no conversion is ongoing).\nNote: Refer to Section 16.3: ADC implementation
          for the maximum number of channels."
        bitOffset: 27
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Sampling time of CHANNELx use the setting of SMP1[2:0] 
              register.
            value: 0
          - name: B_0x1
            description: Sampling time of CHANNELx use the setting of SMP2[2:0] 
              register.
            value: 1
      - name: SMPSEL20
        description: "Channel-x sampling time selection (x = 22 to 0)\nThese bits
          are written by software to define which sampling time is used.\nNote: The
          software is allowed to write this bit only when ADSTART = 0 (which ensures
          that no conversion is ongoing).\nNote: Refer to Section 16.3: ADC implementation
          for the maximum number of channels."
        bitOffset: 28
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Sampling time of CHANNELx use the setting of SMP1[2:0] 
              register.
            value: 0
          - name: B_0x1
            description: Sampling time of CHANNELx use the setting of SMP2[2:0] 
              register.
            value: 1
      - name: SMPSEL21
        description: "Channel-x sampling time selection (x = 22 to 0)\nThese bits
          are written by software to define which sampling time is used.\nNote: The
          software is allowed to write this bit only when ADSTART = 0 (which ensures
          that no conversion is ongoing).\nNote: Refer to Section 16.3: ADC implementation
          for the maximum number of channels."
        bitOffset: 29
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Sampling time of CHANNELx use the setting of SMP1[2:0] 
              register.
            value: 0
          - name: B_0x1
            description: Sampling time of CHANNELx use the setting of SMP2[2:0] 
              register.
            value: 1
      - name: SMPSEL22
        description: "Channel-x sampling time selection (x = 22 to 0)\nThese bits
          are written by software to define which sampling time is used.\nNote: The
          software is allowed to write this bit only when ADSTART = 0 (which ensures
          that no conversion is ongoing).\nNote: Refer to Section 16.3: ADC implementation
          for the maximum number of channels."
        bitOffset: 30
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Sampling time of CHANNELx use the setting of SMP1[2:0] 
              register.
            value: 0
          - name: B_0x1
            description: Sampling time of CHANNELx use the setting of SMP2[2:0] 
              register.
            value: 1
  - name: ADC_AWD1TR
    displayName: ADC_AWD1TR
    description: ADC watchdog threshold register
    addressOffset: 32
    size: 32
    access: read-write
    resetValue: 268369920
    resetMask: 4294967295
    fields:
      - name: LT1
        description: "Analog watchdog 1 lower threshold\nThese bits are written by
          software to define the lower threshold for the analog watchdog.\nRefer to
          Section 16.8: Analog window watchdogs on page 329."
        bitOffset: 0
        bitWidth: 12
        access: read-write
      - name: HT1
        description: "Analog watchdog 1 higher threshold\nThese bits are written by
          software to define the higher threshold for the analog watchdog.\nRefer
          to Section 16.8: Analog window watchdogs on page 329."
        bitOffset: 16
        bitWidth: 12
        access: read-write
  - name: ADC_AWD2TR
    displayName: ADC_AWD2TR
    description: ADC watchdog threshold register
    addressOffset: 36
    size: 32
    access: read-write
    resetValue: 268369920
    resetMask: 4294967295
    fields:
      - name: LT2
        description: "Analog watchdog 2 lower threshold\nThese bits are written by
          software to define the lower threshold for the analog watchdog.\nRefer to
          Section 16.8: Analog window watchdogs on page 329."
        bitOffset: 0
        bitWidth: 12
        access: read-write
      - name: HT2
        description: "Analog watchdog 2 higher threshold\nThese bits are written by
          software to define the higher threshold for the analog watchdog.\nRefer
          to Section 16.8: Analog window watchdogs on page 329."
        bitOffset: 16
        bitWidth: 12
        access: read-write
  - name: ADC_CHSELR
    displayName: ADC_CHSELR
    description: ADC channel selection register
    addressOffset: 40
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: CHSEL0
        description: "Channel-x selection\nThese bits are written by software and
          define which channels are part of the sequence of channels to be converted.
          Refer to Figure 35: ADC connectivity for ADC inputs connected to external
          channels and internal sources.\nNote: The software is allowed to write this
          bit only when ADSTART = 0 (which ensures that no conversion is ongoing).\n\
          Note: If CCRDY is not yet asserted after channel configuration (writing
          ADC_CHSELR register or changing CHSELRMOD or SCANDIR), the value written
          to this bit is ignored."
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Input Channel-x is not selected for conversion
            value: 0
          - name: B_0x1
            description: Input Channel-x is selected for conversion
            value: 1
      - name: CHSEL1
        description: "Channel-x selection\nThese bits are written by software and
          define which channels are part of the sequence of channels to be converted.
          Refer to Figure 35: ADC connectivity for ADC inputs connected to external
          channels and internal sources.\nNote: The software is allowed to write this
          bit only when ADSTART = 0 (which ensures that no conversion is ongoing).\n\
          Note: If CCRDY is not yet asserted after channel configuration (writing
          ADC_CHSELR register or changing CHSELRMOD or SCANDIR), the value written
          to this bit is ignored."
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Input Channel-x is not selected for conversion
            value: 0
          - name: B_0x1
            description: Input Channel-x is selected for conversion
            value: 1
      - name: CHSEL2
        description: "Channel-x selection\nThese bits are written by software and
          define which channels are part of the sequence of channels to be converted.
          Refer to Figure 35: ADC connectivity for ADC inputs connected to external
          channels and internal sources.\nNote: The software is allowed to write this
          bit only when ADSTART = 0 (which ensures that no conversion is ongoing).\n\
          Note: If CCRDY is not yet asserted after channel configuration (writing
          ADC_CHSELR register or changing CHSELRMOD or SCANDIR), the value written
          to this bit is ignored."
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Input Channel-x is not selected for conversion
            value: 0
          - name: B_0x1
            description: Input Channel-x is selected for conversion
            value: 1
      - name: CHSEL3
        description: "Channel-x selection\nThese bits are written by software and
          define which channels are part of the sequence of channels to be converted.
          Refer to Figure 35: ADC connectivity for ADC inputs connected to external
          channels and internal sources.\nNote: The software is allowed to write this
          bit only when ADSTART = 0 (which ensures that no conversion is ongoing).\n\
          Note: If CCRDY is not yet asserted after channel configuration (writing
          ADC_CHSELR register or changing CHSELRMOD or SCANDIR), the value written
          to this bit is ignored."
        bitOffset: 3
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Input Channel-x is not selected for conversion
            value: 0
          - name: B_0x1
            description: Input Channel-x is selected for conversion
            value: 1
      - name: CHSEL4
        description: "Channel-x selection\nThese bits are written by software and
          define which channels are part of the sequence of channels to be converted.
          Refer to Figure 35: ADC connectivity for ADC inputs connected to external
          channels and internal sources.\nNote: The software is allowed to write this
          bit only when ADSTART = 0 (which ensures that no conversion is ongoing).\n\
          Note: If CCRDY is not yet asserted after channel configuration (writing
          ADC_CHSELR register or changing CHSELRMOD or SCANDIR), the value written
          to this bit is ignored."
        bitOffset: 4
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Input Channel-x is not selected for conversion
            value: 0
          - name: B_0x1
            description: Input Channel-x is selected for conversion
            value: 1
      - name: CHSEL5
        description: "Channel-x selection\nThese bits are written by software and
          define which channels are part of the sequence of channels to be converted.
          Refer to Figure 35: ADC connectivity for ADC inputs connected to external
          channels and internal sources.\nNote: The software is allowed to write this
          bit only when ADSTART = 0 (which ensures that no conversion is ongoing).\n\
          Note: If CCRDY is not yet asserted after channel configuration (writing
          ADC_CHSELR register or changing CHSELRMOD or SCANDIR), the value written
          to this bit is ignored."
        bitOffset: 5
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Input Channel-x is not selected for conversion
            value: 0
          - name: B_0x1
            description: Input Channel-x is selected for conversion
            value: 1
      - name: CHSEL6
        description: "Channel-x selection\nThese bits are written by software and
          define which channels are part of the sequence of channels to be converted.
          Refer to Figure 35: ADC connectivity for ADC inputs connected to external
          channels and internal sources.\nNote: The software is allowed to write this
          bit only when ADSTART = 0 (which ensures that no conversion is ongoing).\n\
          Note: If CCRDY is not yet asserted after channel configuration (writing
          ADC_CHSELR register or changing CHSELRMOD or SCANDIR), the value written
          to this bit is ignored."
        bitOffset: 6
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Input Channel-x is not selected for conversion
            value: 0
          - name: B_0x1
            description: Input Channel-x is selected for conversion
            value: 1
      - name: CHSEL7
        description: "Channel-x selection\nThese bits are written by software and
          define which channels are part of the sequence of channels to be converted.
          Refer to Figure 35: ADC connectivity for ADC inputs connected to external
          channels and internal sources.\nNote: The software is allowed to write this
          bit only when ADSTART = 0 (which ensures that no conversion is ongoing).\n\
          Note: If CCRDY is not yet asserted after channel configuration (writing
          ADC_CHSELR register or changing CHSELRMOD or SCANDIR), the value written
          to this bit is ignored."
        bitOffset: 7
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Input Channel-x is not selected for conversion
            value: 0
          - name: B_0x1
            description: Input Channel-x is selected for conversion
            value: 1
      - name: CHSEL8
        description: "Channel-x selection\nThese bits are written by software and
          define which channels are part of the sequence of channels to be converted.
          Refer to Figure 35: ADC connectivity for ADC inputs connected to external
          channels and internal sources.\nNote: The software is allowed to write this
          bit only when ADSTART = 0 (which ensures that no conversion is ongoing).\n\
          Note: If CCRDY is not yet asserted after channel configuration (writing
          ADC_CHSELR register or changing CHSELRMOD or SCANDIR), the value written
          to this bit is ignored."
        bitOffset: 8
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Input Channel-x is not selected for conversion
            value: 0
          - name: B_0x1
            description: Input Channel-x is selected for conversion
            value: 1
      - name: CHSEL9
        description: "Channel-x selection\nThese bits are written by software and
          define which channels are part of the sequence of channels to be converted.
          Refer to Figure 35: ADC connectivity for ADC inputs connected to external
          channels and internal sources.\nNote: The software is allowed to write this
          bit only when ADSTART = 0 (which ensures that no conversion is ongoing).\n\
          Note: If CCRDY is not yet asserted after channel configuration (writing
          ADC_CHSELR register or changing CHSELRMOD or SCANDIR), the value written
          to this bit is ignored."
        bitOffset: 9
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Input Channel-x is not selected for conversion
            value: 0
          - name: B_0x1
            description: Input Channel-x is selected for conversion
            value: 1
      - name: CHSEL10
        description: "Channel-x selection\nThese bits are written by software and
          define which channels are part of the sequence of channels to be converted.
          Refer to Figure 35: ADC connectivity for ADC inputs connected to external
          channels and internal sources.\nNote: The software is allowed to write this
          bit only when ADSTART = 0 (which ensures that no conversion is ongoing).\n\
          Note: If CCRDY is not yet asserted after channel configuration (writing
          ADC_CHSELR register or changing CHSELRMOD or SCANDIR), the value written
          to this bit is ignored."
        bitOffset: 10
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Input Channel-x is not selected for conversion
            value: 0
          - name: B_0x1
            description: Input Channel-x is selected for conversion
            value: 1
      - name: CHSEL11
        description: "Channel-x selection\nThese bits are written by software and
          define which channels are part of the sequence of channels to be converted.
          Refer to Figure 35: ADC connectivity for ADC inputs connected to external
          channels and internal sources.\nNote: The software is allowed to write this
          bit only when ADSTART = 0 (which ensures that no conversion is ongoing).\n\
          Note: If CCRDY is not yet asserted after channel configuration (writing
          ADC_CHSELR register or changing CHSELRMOD or SCANDIR), the value written
          to this bit is ignored."
        bitOffset: 11
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Input Channel-x is not selected for conversion
            value: 0
          - name: B_0x1
            description: Input Channel-x is selected for conversion
            value: 1
      - name: CHSEL12
        description: "Channel-x selection\nThese bits are written by software and
          define which channels are part of the sequence of channels to be converted.
          Refer to Figure 35: ADC connectivity for ADC inputs connected to external
          channels and internal sources.\nNote: The software is allowed to write this
          bit only when ADSTART = 0 (which ensures that no conversion is ongoing).\n\
          Note: If CCRDY is not yet asserted after channel configuration (writing
          ADC_CHSELR register or changing CHSELRMOD or SCANDIR), the value written
          to this bit is ignored."
        bitOffset: 12
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Input Channel-x is not selected for conversion
            value: 0
          - name: B_0x1
            description: Input Channel-x is selected for conversion
            value: 1
      - name: CHSEL13
        description: "Channel-x selection\nThese bits are written by software and
          define which channels are part of the sequence of channels to be converted.
          Refer to Figure 35: ADC connectivity for ADC inputs connected to external
          channels and internal sources.\nNote: The software is allowed to write this
          bit only when ADSTART = 0 (which ensures that no conversion is ongoing).\n\
          Note: If CCRDY is not yet asserted after channel configuration (writing
          ADC_CHSELR register or changing CHSELRMOD or SCANDIR), the value written
          to this bit is ignored."
        bitOffset: 13
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Input Channel-x is not selected for conversion
            value: 0
          - name: B_0x1
            description: Input Channel-x is selected for conversion
            value: 1
      - name: CHSEL14
        description: "Channel-x selection\nThese bits are written by software and
          define which channels are part of the sequence of channels to be converted.
          Refer to Figure 35: ADC connectivity for ADC inputs connected to external
          channels and internal sources.\nNote: The software is allowed to write this
          bit only when ADSTART = 0 (which ensures that no conversion is ongoing).\n\
          Note: If CCRDY is not yet asserted after channel configuration (writing
          ADC_CHSELR register or changing CHSELRMOD or SCANDIR), the value written
          to this bit is ignored."
        bitOffset: 14
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Input Channel-x is not selected for conversion
            value: 0
          - name: B_0x1
            description: Input Channel-x is selected for conversion
            value: 1
      - name: CHSEL15
        description: "Channel-x selection\nThese bits are written by software and
          define which channels are part of the sequence of channels to be converted.
          Refer to Figure 35: ADC connectivity for ADC inputs connected to external
          channels and internal sources.\nNote: The software is allowed to write this
          bit only when ADSTART = 0 (which ensures that no conversion is ongoing).\n\
          Note: If CCRDY is not yet asserted after channel configuration (writing
          ADC_CHSELR register or changing CHSELRMOD or SCANDIR), the value written
          to this bit is ignored."
        bitOffset: 15
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Input Channel-x is not selected for conversion
            value: 0
          - name: B_0x1
            description: Input Channel-x is selected for conversion
            value: 1
      - name: CHSEL16
        description: "Channel-x selection\nThese bits are written by software and
          define which channels are part of the sequence of channels to be converted.
          Refer to Figure 35: ADC connectivity for ADC inputs connected to external
          channels and internal sources.\nNote: The software is allowed to write this
          bit only when ADSTART = 0 (which ensures that no conversion is ongoing).\n\
          Note: If CCRDY is not yet asserted after channel configuration (writing
          ADC_CHSELR register or changing CHSELRMOD or SCANDIR), the value written
          to this bit is ignored."
        bitOffset: 16
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Input Channel-x is not selected for conversion
            value: 0
          - name: B_0x1
            description: Input Channel-x is selected for conversion
            value: 1
      - name: CHSEL17
        description: "Channel-x selection\nThese bits are written by software and
          define which channels are part of the sequence of channels to be converted.
          Refer to Figure 35: ADC connectivity for ADC inputs connected to external
          channels and internal sources.\nNote: The software is allowed to write this
          bit only when ADSTART = 0 (which ensures that no conversion is ongoing).\n\
          Note: If CCRDY is not yet asserted after channel configuration (writing
          ADC_CHSELR register or changing CHSELRMOD or SCANDIR), the value written
          to this bit is ignored."
        bitOffset: 17
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Input Channel-x is not selected for conversion
            value: 0
          - name: B_0x1
            description: Input Channel-x is selected for conversion
            value: 1
      - name: CHSEL18
        description: "Channel-x selection\nThese bits are written by software and
          define which channels are part of the sequence of channels to be converted.
          Refer to Figure 35: ADC connectivity for ADC inputs connected to external
          channels and internal sources.\nNote: The software is allowed to write this
          bit only when ADSTART = 0 (which ensures that no conversion is ongoing).\n\
          Note: If CCRDY is not yet asserted after channel configuration (writing
          ADC_CHSELR register or changing CHSELRMOD or SCANDIR), the value written
          to this bit is ignored."
        bitOffset: 18
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Input Channel-x is not selected for conversion
            value: 0
          - name: B_0x1
            description: Input Channel-x is selected for conversion
            value: 1
      - name: CHSEL19
        description: "Channel-x selection\nThese bits are written by software and
          define which channels are part of the sequence of channels to be converted.
          Refer to Figure 35: ADC connectivity for ADC inputs connected to external
          channels and internal sources.\nNote: The software is allowed to write this
          bit only when ADSTART = 0 (which ensures that no conversion is ongoing).\n\
          Note: If CCRDY is not yet asserted after channel configuration (writing
          ADC_CHSELR register or changing CHSELRMOD or SCANDIR), the value written
          to this bit is ignored."
        bitOffset: 19
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Input Channel-x is not selected for conversion
            value: 0
          - name: B_0x1
            description: Input Channel-x is selected for conversion
            value: 1
      - name: CHSEL20
        description: "Channel-x selection\nThese bits are written by software and
          define which channels are part of the sequence of channels to be converted.
          Refer to Figure 35: ADC connectivity for ADC inputs connected to external
          channels and internal sources.\nNote: The software is allowed to write this
          bit only when ADSTART = 0 (which ensures that no conversion is ongoing).\n\
          Note: If CCRDY is not yet asserted after channel configuration (writing
          ADC_CHSELR register or changing CHSELRMOD or SCANDIR), the value written
          to this bit is ignored."
        bitOffset: 20
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Input Channel-x is not selected for conversion
            value: 0
          - name: B_0x1
            description: Input Channel-x is selected for conversion
            value: 1
      - name: CHSEL21
        description: "Channel-x selection\nThese bits are written by software and
          define which channels are part of the sequence of channels to be converted.
          Refer to Figure 35: ADC connectivity for ADC inputs connected to external
          channels and internal sources.\nNote: The software is allowed to write this
          bit only when ADSTART = 0 (which ensures that no conversion is ongoing).\n\
          Note: If CCRDY is not yet asserted after channel configuration (writing
          ADC_CHSELR register or changing CHSELRMOD or SCANDIR), the value written
          to this bit is ignored."
        bitOffset: 21
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Input Channel-x is not selected for conversion
            value: 0
          - name: B_0x1
            description: Input Channel-x is selected for conversion
            value: 1
      - name: CHSEL22
        description: "Channel-x selection\nThese bits are written by software and
          define which channels are part of the sequence of channels to be converted.
          Refer to Figure 35: ADC connectivity for ADC inputs connected to external
          channels and internal sources.\nNote: The software is allowed to write this
          bit only when ADSTART = 0 (which ensures that no conversion is ongoing).\n\
          Note: If CCRDY is not yet asserted after channel configuration (writing
          ADC_CHSELR register or changing CHSELRMOD or SCANDIR), the value written
          to this bit is ignored."
        bitOffset: 22
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Input Channel-x is not selected for conversion
            value: 0
          - name: B_0x1
            description: Input Channel-x is selected for conversion
            value: 1
  - name: ADC_CHSELR_ALTERNATE1
    displayName: ADC_CHSELR_ALTERNATE1
    description: ADC channel selection register
    alternateRegister: ADC_CHSELR
    addressOffset: 40
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: SQ1
        description: "1st conversion of the sequence\nThese bits are programmed by
          software with the channel number (0...14) assigned to the 8th conversion
          of the sequence. 0b1111 indicates end of the sequence.\nWhen 0b1111 (end
          of sequence) is programmed to the lower sequence channels, these bits are
          ignored.\nRefer to SQ8[3:0] for a definition of channel selection. \nNote:
          The software is allowed to write this bit only when ADSTART = 0 (which ensures
          that no conversion is ongoing)."
        bitOffset: 0
        bitWidth: 4
        access: read-write
      - name: SQ2
        description: "2nd conversion of the sequence\nThese bits are programmed by
          software with the channel number (0...14) assigned to the 8th conversion
          of the sequence. 0b1111 indicates end of the sequence.\nWhen 0b1111 (end
          of sequence) is programmed to the lower sequence channels, these bits are
          ignored.\nRefer to SQ8[3:0] for a definition of channel selection. \nNote:
          The software is allowed to write this bit only when ADSTART = 0 (which ensures
          that no conversion is ongoing)."
        bitOffset: 4
        bitWidth: 4
        access: read-write
      - name: SQ3
        description: "3rd conversion of the sequence\nThese bits are programmed by
          software with the channel number (0...14) assigned to the 8th conversion
          of the sequence. 0b1111 indicates end of the sequence.\nWhen 0b1111 (end
          of sequence) is programmed to the lower sequence channels, these bits are
          ignored.\nRefer to SQ8[3:0] for a definition of channel selection. \nNote:
          The software is allowed to write this bit only when ADSTART = 0 (which ensures
          that no conversion is ongoing)."
        bitOffset: 8
        bitWidth: 4
        access: read-write
      - name: SQ4
        description: "4th conversion of the sequence\nThese bits are programmed by
          software with the channel number (0...14) assigned to the 8th conversion
          of the sequence. 0b1111 indicates end of the sequence.\nWhen 0b1111 (end
          of sequence) is programmed to the lower sequence channels, these bits are
          ignored.\nRefer to SQ8[3:0] for a definition of channel selection. \nNote:
          The software is allowed to write this bit only when ADSTART = 0 (which ensures
          that no conversion is ongoing)."
        bitOffset: 12
        bitWidth: 4
        access: read-write
      - name: SQ5
        description: "5th conversion of the sequence\nThese bits are programmed by
          software with the channel number (0...14) assigned to the 8th conversion
          of the sequence. 0b1111 indicates end of the sequence.\nWhen 0b1111 (end
          of sequence) is programmed to the lower sequence channels, these bits are
          ignored.\nRefer to SQ8[3:0] for a definition of channel selection. \nNote:
          The software is allowed to write this bit only when ADSTART = 0 (which ensures
          that no conversion is ongoing)."
        bitOffset: 16
        bitWidth: 4
        access: read-write
      - name: SQ6
        description: "6th conversion of the sequence\nThese bits are programmed by
          software with the channel number (0...14) assigned to the 8th conversion
          of the sequence. 0b1111 indicates end of the sequence.\nWhen 0b1111 (end
          of sequence) is programmed to the lower sequence channels, these bits are
          ignored.\nRefer to SQ8[3:0] for a definition of channel selection. \nNote:
          The software is allowed to write this bit only when ADSTART = 0 (which ensures
          that no conversion is ongoing)."
        bitOffset: 20
        bitWidth: 4
        access: read-write
      - name: SQ7
        description: "7th conversion of the sequence\nThese bits are programmed by
          software with the channel number (0...14) assigned to the 8th conversion
          of the sequence. 0b1111 indicates end of the sequence.\nWhen 0b1111 (end
          of sequence) is programmed to the lower sequence channels, these bits are
          ignored.\nRefer to SQ8[3:0] for a definition of channel selection. \nNote:
          The software is allowed to write this bit only when ADSTART = 0 (which ensures
          that no conversion is ongoing)."
        bitOffset: 24
        bitWidth: 4
        access: read-write
      - name: SQ8
        description: "8th conversion of the sequence\nThese bits are programmed by
          software with the channel number (0...14) assigned to the 8th conversion
          of the sequence. 0b1111 indicates the end of the sequence.\nWhen 0b1111
          (end of sequence) is programmed to the lower sequence channels, these bits
          are ignored.\n...\nNote: The software is allowed to write this bit only
          when ADSTART = 0 (which ensures that no conversion is ongoing)."
        bitOffset: 28
        bitWidth: 4
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CH0
            value: 0
          - name: B_0x1
            description: CH1
            value: 1
          - name: B_0xC
            description: CH12
            value: 12
          - name: B_0xD
            description: CH13
            value: 13
          - name: B_0xE
            description: CH14
            value: 14
          - name: B_0xF
            description: No channel selected (End of sequence)
            value: 15
  - name: ADC_AWD3TR
    displayName: ADC_AWD3TR
    description: ADC watchdog threshold register
    addressOffset: 44
    size: 32
    access: read-write
    resetValue: 268369920
    resetMask: 4294967295
    fields:
      - name: LT3
        description: "Analog watchdog 3lower threshold\nThese bits are written by
          software to define the lower threshold for the analog watchdog.\nRefer to
          Section 16.8: Analog window watchdogs on page 329."
        bitOffset: 0
        bitWidth: 12
        access: read-write
      - name: HT3
        description: "Analog watchdog 3 higher threshold\nThese bits are written by
          software to define the higher threshold for the analog watchdog.\nRefer
          to Section 16.8: Analog window watchdogs on page 329."
        bitOffset: 16
        bitWidth: 12
        access: read-write
  - name: ADC_DR
    displayName: ADC_DR
    description: ADC data register
    addressOffset: 64
    size: 32
    access: read-only
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: DATA
        description: "Converted data\nThese bits are read-only. They contain the conversion
          result from the last converted channel. The data are left- or right-aligned
          as shown in Figure 43: Data alignment and resolution (oversampling disabled:
          OVSE = 0) on page 323.\nJust after a calibration is complete, DATA[6:0]
          contains the calibration factor."
        bitOffset: 0
        bitWidth: 16
        access: read-only
  - name: ADC_AWD2CR
    displayName: ADC_AWD2CR
    description: ADC analog watchdog 2 configuration register
    addressOffset: 160
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: AWD2CH0
        description: "Analog watchdog channel selection\nThese bits are set and cleared
          by software. They enable and select the input channels to be guarded by
          analog watchdog 2 (AWD2).\nNote: The channels selected through ADC_AWD2CR
          must be also configured into the ADC_CHSELR registers. The software is allowed
          to write this bit only when ADSTART = 0 (which ensures that no conversion
          is ongoing)."
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: ADC analog channel-x is not monitored by AWD2
            value: 0
          - name: B_0x1
            description: ADC analog channel-x is monitored by AWD2
            value: 1
      - name: AWD2CH1
        description: "Analog watchdog channel selection\nThese bits are set and cleared
          by software. They enable and select the input channels to be guarded by
          analog watchdog 2 (AWD2).\nNote: The channels selected through ADC_AWD2CR
          must be also configured into the ADC_CHSELR registers. The software is allowed
          to write this bit only when ADSTART = 0 (which ensures that no conversion
          is ongoing)."
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: ADC analog channel-x is not monitored by AWD2
            value: 0
          - name: B_0x1
            description: ADC analog channel-x is monitored by AWD2
            value: 1
      - name: AWD2CH2
        description: "Analog watchdog channel selection\nThese bits are set and cleared
          by software. They enable and select the input channels to be guarded by
          analog watchdog 2 (AWD2).\nNote: The channels selected through ADC_AWD2CR
          must be also configured into the ADC_CHSELR registers. The software is allowed
          to write this bit only when ADSTART = 0 (which ensures that no conversion
          is ongoing)."
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: ADC analog channel-x is not monitored by AWD2
            value: 0
          - name: B_0x1
            description: ADC analog channel-x is monitored by AWD2
            value: 1
      - name: AWD2CH3
        description: "Analog watchdog channel selection\nThese bits are set and cleared
          by software. They enable and select the input channels to be guarded by
          analog watchdog 2 (AWD2).\nNote: The channels selected through ADC_AWD2CR
          must be also configured into the ADC_CHSELR registers. The software is allowed
          to write this bit only when ADSTART = 0 (which ensures that no conversion
          is ongoing)."
        bitOffset: 3
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: ADC analog channel-x is not monitored by AWD2
            value: 0
          - name: B_0x1
            description: ADC analog channel-x is monitored by AWD2
            value: 1
      - name: AWD2CH4
        description: "Analog watchdog channel selection\nThese bits are set and cleared
          by software. They enable and select the input channels to be guarded by
          analog watchdog 2 (AWD2).\nNote: The channels selected through ADC_AWD2CR
          must be also configured into the ADC_CHSELR registers. The software is allowed
          to write this bit only when ADSTART = 0 (which ensures that no conversion
          is ongoing)."
        bitOffset: 4
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: ADC analog channel-x is not monitored by AWD2
            value: 0
          - name: B_0x1
            description: ADC analog channel-x is monitored by AWD2
            value: 1
      - name: AWD2CH5
        description: "Analog watchdog channel selection\nThese bits are set and cleared
          by software. They enable and select the input channels to be guarded by
          analog watchdog 2 (AWD2).\nNote: The channels selected through ADC_AWD2CR
          must be also configured into the ADC_CHSELR registers. The software is allowed
          to write this bit only when ADSTART = 0 (which ensures that no conversion
          is ongoing)."
        bitOffset: 5
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: ADC analog channel-x is not monitored by AWD2
            value: 0
          - name: B_0x1
            description: ADC analog channel-x is monitored by AWD2
            value: 1
      - name: AWD2CH6
        description: "Analog watchdog channel selection\nThese bits are set and cleared
          by software. They enable and select the input channels to be guarded by
          analog watchdog 2 (AWD2).\nNote: The channels selected through ADC_AWD2CR
          must be also configured into the ADC_CHSELR registers. The software is allowed
          to write this bit only when ADSTART = 0 (which ensures that no conversion
          is ongoing)."
        bitOffset: 6
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: ADC analog channel-x is not monitored by AWD2
            value: 0
          - name: B_0x1
            description: ADC analog channel-x is monitored by AWD2
            value: 1
      - name: AWD2CH7
        description: "Analog watchdog channel selection\nThese bits are set and cleared
          by software. They enable and select the input channels to be guarded by
          analog watchdog 2 (AWD2).\nNote: The channels selected through ADC_AWD2CR
          must be also configured into the ADC_CHSELR registers. The software is allowed
          to write this bit only when ADSTART = 0 (which ensures that no conversion
          is ongoing)."
        bitOffset: 7
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: ADC analog channel-x is not monitored by AWD2
            value: 0
          - name: B_0x1
            description: ADC analog channel-x is monitored by AWD2
            value: 1
      - name: AWD2CH8
        description: "Analog watchdog channel selection\nThese bits are set and cleared
          by software. They enable and select the input channels to be guarded by
          analog watchdog 2 (AWD2).\nNote: The channels selected through ADC_AWD2CR
          must be also configured into the ADC_CHSELR registers. The software is allowed
          to write this bit only when ADSTART = 0 (which ensures that no conversion
          is ongoing)."
        bitOffset: 8
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: ADC analog channel-x is not monitored by AWD2
            value: 0
          - name: B_0x1
            description: ADC analog channel-x is monitored by AWD2
            value: 1
      - name: AWD2CH9
        description: "Analog watchdog channel selection\nThese bits are set and cleared
          by software. They enable and select the input channels to be guarded by
          analog watchdog 2 (AWD2).\nNote: The channels selected through ADC_AWD2CR
          must be also configured into the ADC_CHSELR registers. The software is allowed
          to write this bit only when ADSTART = 0 (which ensures that no conversion
          is ongoing)."
        bitOffset: 9
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: ADC analog channel-x is not monitored by AWD2
            value: 0
          - name: B_0x1
            description: ADC analog channel-x is monitored by AWD2
            value: 1
      - name: AWD2CH10
        description: "Analog watchdog channel selection\nThese bits are set and cleared
          by software. They enable and select the input channels to be guarded by
          analog watchdog 2 (AWD2).\nNote: The channels selected through ADC_AWD2CR
          must be also configured into the ADC_CHSELR registers. The software is allowed
          to write this bit only when ADSTART = 0 (which ensures that no conversion
          is ongoing)."
        bitOffset: 10
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: ADC analog channel-x is not monitored by AWD2
            value: 0
          - name: B_0x1
            description: ADC analog channel-x is monitored by AWD2
            value: 1
      - name: AWD2CH11
        description: "Analog watchdog channel selection\nThese bits are set and cleared
          by software. They enable and select the input channels to be guarded by
          analog watchdog 2 (AWD2).\nNote: The channels selected through ADC_AWD2CR
          must be also configured into the ADC_CHSELR registers. The software is allowed
          to write this bit only when ADSTART = 0 (which ensures that no conversion
          is ongoing)."
        bitOffset: 11
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: ADC analog channel-x is not monitored by AWD2
            value: 0
          - name: B_0x1
            description: ADC analog channel-x is monitored by AWD2
            value: 1
      - name: AWD2CH12
        description: "Analog watchdog channel selection\nThese bits are set and cleared
          by software. They enable and select the input channels to be guarded by
          analog watchdog 2 (AWD2).\nNote: The channels selected through ADC_AWD2CR
          must be also configured into the ADC_CHSELR registers. The software is allowed
          to write this bit only when ADSTART = 0 (which ensures that no conversion
          is ongoing)."
        bitOffset: 12
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: ADC analog channel-x is not monitored by AWD2
            value: 0
          - name: B_0x1
            description: ADC analog channel-x is monitored by AWD2
            value: 1
      - name: AWD2CH13
        description: "Analog watchdog channel selection\nThese bits are set and cleared
          by software. They enable and select the input channels to be guarded by
          analog watchdog 2 (AWD2).\nNote: The channels selected through ADC_AWD2CR
          must be also configured into the ADC_CHSELR registers. The software is allowed
          to write this bit only when ADSTART = 0 (which ensures that no conversion
          is ongoing)."
        bitOffset: 13
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: ADC analog channel-x is not monitored by AWD2
            value: 0
          - name: B_0x1
            description: ADC analog channel-x is monitored by AWD2
            value: 1
      - name: AWD2CH14
        description: "Analog watchdog channel selection\nThese bits are set and cleared
          by software. They enable and select the input channels to be guarded by
          analog watchdog 2 (AWD2).\nNote: The channels selected through ADC_AWD2CR
          must be also configured into the ADC_CHSELR registers. The software is allowed
          to write this bit only when ADSTART = 0 (which ensures that no conversion
          is ongoing)."
        bitOffset: 14
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: ADC analog channel-x is not monitored by AWD2
            value: 0
          - name: B_0x1
            description: ADC analog channel-x is monitored by AWD2
            value: 1
      - name: AWD2CH15
        description: "Analog watchdog channel selection\nThese bits are set and cleared
          by software. They enable and select the input channels to be guarded by
          analog watchdog 2 (AWD2).\nNote: The channels selected through ADC_AWD2CR
          must be also configured into the ADC_CHSELR registers. The software is allowed
          to write this bit only when ADSTART = 0 (which ensures that no conversion
          is ongoing)."
        bitOffset: 15
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: ADC analog channel-x is not monitored by AWD2
            value: 0
          - name: B_0x1
            description: ADC analog channel-x is monitored by AWD2
            value: 1
      - name: AWD2CH16
        description: "Analog watchdog channel selection\nThese bits are set and cleared
          by software. They enable and select the input channels to be guarded by
          analog watchdog 2 (AWD2).\nNote: The channels selected through ADC_AWD2CR
          must be also configured into the ADC_CHSELR registers. The software is allowed
          to write this bit only when ADSTART = 0 (which ensures that no conversion
          is ongoing)."
        bitOffset: 16
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: ADC analog channel-x is not monitored by AWD2
            value: 0
          - name: B_0x1
            description: ADC analog channel-x is monitored by AWD2
            value: 1
      - name: AWD2CH17
        description: "Analog watchdog channel selection\nThese bits are set and cleared
          by software. They enable and select the input channels to be guarded by
          analog watchdog 2 (AWD2).\nNote: The channels selected through ADC_AWD2CR
          must be also configured into the ADC_CHSELR registers. The software is allowed
          to write this bit only when ADSTART = 0 (which ensures that no conversion
          is ongoing)."
        bitOffset: 17
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: ADC analog channel-x is not monitored by AWD2
            value: 0
          - name: B_0x1
            description: ADC analog channel-x is monitored by AWD2
            value: 1
      - name: AWD2CH18
        description: "Analog watchdog channel selection\nThese bits are set and cleared
          by software. They enable and select the input channels to be guarded by
          analog watchdog 2 (AWD2).\nNote: The channels selected through ADC_AWD2CR
          must be also configured into the ADC_CHSELR registers. The software is allowed
          to write this bit only when ADSTART = 0 (which ensures that no conversion
          is ongoing)."
        bitOffset: 18
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: ADC analog channel-x is not monitored by AWD2
            value: 0
          - name: B_0x1
            description: ADC analog channel-x is monitored by AWD2
            value: 1
      - name: AWD2CH19
        description: "Analog watchdog channel selection\nThese bits are set and cleared
          by software. They enable and select the input channels to be guarded by
          analog watchdog 2 (AWD2).\nNote: The channels selected through ADC_AWD2CR
          must be also configured into the ADC_CHSELR registers. The software is allowed
          to write this bit only when ADSTART = 0 (which ensures that no conversion
          is ongoing)."
        bitOffset: 19
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: ADC analog channel-x is not monitored by AWD2
            value: 0
          - name: B_0x1
            description: ADC analog channel-x is monitored by AWD2
            value: 1
      - name: AWD2CH20
        description: "Analog watchdog channel selection\nThese bits are set and cleared
          by software. They enable and select the input channels to be guarded by
          analog watchdog 2 (AWD2).\nNote: The channels selected through ADC_AWD2CR
          must be also configured into the ADC_CHSELR registers. The software is allowed
          to write this bit only when ADSTART = 0 (which ensures that no conversion
          is ongoing)."
        bitOffset: 20
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: ADC analog channel-x is not monitored by AWD2
            value: 0
          - name: B_0x1
            description: ADC analog channel-x is monitored by AWD2
            value: 1
      - name: AWD2CH21
        description: "Analog watchdog channel selection\nThese bits are set and cleared
          by software. They enable and select the input channels to be guarded by
          analog watchdog 2 (AWD2).\nNote: The channels selected through ADC_AWD2CR
          must be also configured into the ADC_CHSELR registers. The software is allowed
          to write this bit only when ADSTART = 0 (which ensures that no conversion
          is ongoing)."
        bitOffset: 21
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: ADC analog channel-x is not monitored by AWD2
            value: 0
          - name: B_0x1
            description: ADC analog channel-x is monitored by AWD2
            value: 1
      - name: AWD2CH22
        description: "Analog watchdog channel selection\nThese bits are set and cleared
          by software. They enable and select the input channels to be guarded by
          analog watchdog 2 (AWD2).\nNote: The channels selected through ADC_AWD2CR
          must be also configured into the ADC_CHSELR registers. The software is allowed
          to write this bit only when ADSTART = 0 (which ensures that no conversion
          is ongoing)."
        bitOffset: 22
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: ADC analog channel-x is not monitored by AWD2
            value: 0
          - name: B_0x1
            description: ADC analog channel-x is monitored by AWD2
            value: 1
  - name: ADC_AWD3CR
    displayName: ADC_AWD3CR
    description: ADC Analog Watchdog 3 Configuration register
    addressOffset: 164
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: AWD3CH0
        description: "Analog watchdog channel selection\nThese bits are set and cleared
          by software. They enable and select the input channels to be guarded by
          analog watchdog 3 (AWD3).\nNote: The channels selected through ADC_AWD3CR
          must be also configured into the ADC_CHSELR registers. The software is allowed
          to write this bit only when ADSTART=0 (which ensures that no conversion
          is ongoing)."
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: ADC analog channel-x is not monitored by AWD3
            value: 0
          - name: B_0x1
            description: ADC analog channel-x is monitored by AWD3
            value: 1
      - name: AWD3CH1
        description: "Analog watchdog channel selection\nThese bits are set and cleared
          by software. They enable and select the input channels to be guarded by
          analog watchdog 3 (AWD3).\nNote: The channels selected through ADC_AWD3CR
          must be also configured into the ADC_CHSELR registers. The software is allowed
          to write this bit only when ADSTART=0 (which ensures that no conversion
          is ongoing)."
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: ADC analog channel-x is not monitored by AWD3
            value: 0
          - name: B_0x1
            description: ADC analog channel-x is monitored by AWD3
            value: 1
      - name: AWD3CH2
        description: "Analog watchdog channel selection\nThese bits are set and cleared
          by software. They enable and select the input channels to be guarded by
          analog watchdog 3 (AWD3).\nNote: The channels selected through ADC_AWD3CR
          must be also configured into the ADC_CHSELR registers. The software is allowed
          to write this bit only when ADSTART=0 (which ensures that no conversion
          is ongoing)."
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: ADC analog channel-x is not monitored by AWD3
            value: 0
          - name: B_0x1
            description: ADC analog channel-x is monitored by AWD3
            value: 1
      - name: AWD3CH3
        description: "Analog watchdog channel selection\nThese bits are set and cleared
          by software. They enable and select the input channels to be guarded by
          analog watchdog 3 (AWD3).\nNote: The channels selected through ADC_AWD3CR
          must be also configured into the ADC_CHSELR registers. The software is allowed
          to write this bit only when ADSTART=0 (which ensures that no conversion
          is ongoing)."
        bitOffset: 3
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: ADC analog channel-x is not monitored by AWD3
            value: 0
          - name: B_0x1
            description: ADC analog channel-x is monitored by AWD3
            value: 1
      - name: AWD3CH4
        description: "Analog watchdog channel selection\nThese bits are set and cleared
          by software. They enable and select the input channels to be guarded by
          analog watchdog 3 (AWD3).\nNote: The channels selected through ADC_AWD3CR
          must be also configured into the ADC_CHSELR registers. The software is allowed
          to write this bit only when ADSTART=0 (which ensures that no conversion
          is ongoing)."
        bitOffset: 4
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: ADC analog channel-x is not monitored by AWD3
            value: 0
          - name: B_0x1
            description: ADC analog channel-x is monitored by AWD3
            value: 1
      - name: AWD3CH5
        description: "Analog watchdog channel selection\nThese bits are set and cleared
          by software. They enable and select the input channels to be guarded by
          analog watchdog 3 (AWD3).\nNote: The channels selected through ADC_AWD3CR
          must be also configured into the ADC_CHSELR registers. The software is allowed
          to write this bit only when ADSTART=0 (which ensures that no conversion
          is ongoing)."
        bitOffset: 5
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: ADC analog channel-x is not monitored by AWD3
            value: 0
          - name: B_0x1
            description: ADC analog channel-x is monitored by AWD3
            value: 1
      - name: AWD3CH6
        description: "Analog watchdog channel selection\nThese bits are set and cleared
          by software. They enable and select the input channels to be guarded by
          analog watchdog 3 (AWD3).\nNote: The channels selected through ADC_AWD3CR
          must be also configured into the ADC_CHSELR registers. The software is allowed
          to write this bit only when ADSTART=0 (which ensures that no conversion
          is ongoing)."
        bitOffset: 6
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: ADC analog channel-x is not monitored by AWD3
            value: 0
          - name: B_0x1
            description: ADC analog channel-x is monitored by AWD3
            value: 1
      - name: AWD3CH7
        description: "Analog watchdog channel selection\nThese bits are set and cleared
          by software. They enable and select the input channels to be guarded by
          analog watchdog 3 (AWD3).\nNote: The channels selected through ADC_AWD3CR
          must be also configured into the ADC_CHSELR registers. The software is allowed
          to write this bit only when ADSTART=0 (which ensures that no conversion
          is ongoing)."
        bitOffset: 7
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: ADC analog channel-x is not monitored by AWD3
            value: 0
          - name: B_0x1
            description: ADC analog channel-x is monitored by AWD3
            value: 1
      - name: AWD3CH8
        description: "Analog watchdog channel selection\nThese bits are set and cleared
          by software. They enable and select the input channels to be guarded by
          analog watchdog 3 (AWD3).\nNote: The channels selected through ADC_AWD3CR
          must be also configured into the ADC_CHSELR registers. The software is allowed
          to write this bit only when ADSTART=0 (which ensures that no conversion
          is ongoing)."
        bitOffset: 8
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: ADC analog channel-x is not monitored by AWD3
            value: 0
          - name: B_0x1
            description: ADC analog channel-x is monitored by AWD3
            value: 1
      - name: AWD3CH9
        description: "Analog watchdog channel selection\nThese bits are set and cleared
          by software. They enable and select the input channels to be guarded by
          analog watchdog 3 (AWD3).\nNote: The channels selected through ADC_AWD3CR
          must be also configured into the ADC_CHSELR registers. The software is allowed
          to write this bit only when ADSTART=0 (which ensures that no conversion
          is ongoing)."
        bitOffset: 9
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: ADC analog channel-x is not monitored by AWD3
            value: 0
          - name: B_0x1
            description: ADC analog channel-x is monitored by AWD3
            value: 1
      - name: AWD3CH10
        description: "Analog watchdog channel selection\nThese bits are set and cleared
          by software. They enable and select the input channels to be guarded by
          analog watchdog 3 (AWD3).\nNote: The channels selected through ADC_AWD3CR
          must be also configured into the ADC_CHSELR registers. The software is allowed
          to write this bit only when ADSTART=0 (which ensures that no conversion
          is ongoing)."
        bitOffset: 10
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: ADC analog channel-x is not monitored by AWD3
            value: 0
          - name: B_0x1
            description: ADC analog channel-x is monitored by AWD3
            value: 1
      - name: AWD3CH11
        description: "Analog watchdog channel selection\nThese bits are set and cleared
          by software. They enable and select the input channels to be guarded by
          analog watchdog 3 (AWD3).\nNote: The channels selected through ADC_AWD3CR
          must be also configured into the ADC_CHSELR registers. The software is allowed
          to write this bit only when ADSTART=0 (which ensures that no conversion
          is ongoing)."
        bitOffset: 11
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: ADC analog channel-x is not monitored by AWD3
            value: 0
          - name: B_0x1
            description: ADC analog channel-x is monitored by AWD3
            value: 1
      - name: AWD3CH12
        description: "Analog watchdog channel selection\nThese bits are set and cleared
          by software. They enable and select the input channels to be guarded by
          analog watchdog 3 (AWD3).\nNote: The channels selected through ADC_AWD3CR
          must be also configured into the ADC_CHSELR registers. The software is allowed
          to write this bit only when ADSTART=0 (which ensures that no conversion
          is ongoing)."
        bitOffset: 12
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: ADC analog channel-x is not monitored by AWD3
            value: 0
          - name: B_0x1
            description: ADC analog channel-x is monitored by AWD3
            value: 1
      - name: AWD3CH13
        description: "Analog watchdog channel selection\nThese bits are set and cleared
          by software. They enable and select the input channels to be guarded by
          analog watchdog 3 (AWD3).\nNote: The channels selected through ADC_AWD3CR
          must be also configured into the ADC_CHSELR registers. The software is allowed
          to write this bit only when ADSTART=0 (which ensures that no conversion
          is ongoing)."
        bitOffset: 13
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: ADC analog channel-x is not monitored by AWD3
            value: 0
          - name: B_0x1
            description: ADC analog channel-x is monitored by AWD3
            value: 1
      - name: AWD3CH14
        description: "Analog watchdog channel selection\nThese bits are set and cleared
          by software. They enable and select the input channels to be guarded by
          analog watchdog 3 (AWD3).\nNote: The channels selected through ADC_AWD3CR
          must be also configured into the ADC_CHSELR registers. The software is allowed
          to write this bit only when ADSTART=0 (which ensures that no conversion
          is ongoing)."
        bitOffset: 14
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: ADC analog channel-x is not monitored by AWD3
            value: 0
          - name: B_0x1
            description: ADC analog channel-x is monitored by AWD3
            value: 1
      - name: AWD3CH15
        description: "Analog watchdog channel selection\nThese bits are set and cleared
          by software. They enable and select the input channels to be guarded by
          analog watchdog 3 (AWD3).\nNote: The channels selected through ADC_AWD3CR
          must be also configured into the ADC_CHSELR registers. The software is allowed
          to write this bit only when ADSTART=0 (which ensures that no conversion
          is ongoing)."
        bitOffset: 15
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: ADC analog channel-x is not monitored by AWD3
            value: 0
          - name: B_0x1
            description: ADC analog channel-x is monitored by AWD3
            value: 1
      - name: AWD3CH16
        description: "Analog watchdog channel selection\nThese bits are set and cleared
          by software. They enable and select the input channels to be guarded by
          analog watchdog 3 (AWD3).\nNote: The channels selected through ADC_AWD3CR
          must be also configured into the ADC_CHSELR registers. The software is allowed
          to write this bit only when ADSTART=0 (which ensures that no conversion
          is ongoing)."
        bitOffset: 16
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: ADC analog channel-x is not monitored by AWD3
            value: 0
          - name: B_0x1
            description: ADC analog channel-x is monitored by AWD3
            value: 1
      - name: AWD3CH17
        description: "Analog watchdog channel selection\nThese bits are set and cleared
          by software. They enable and select the input channels to be guarded by
          analog watchdog 3 (AWD3).\nNote: The channels selected through ADC_AWD3CR
          must be also configured into the ADC_CHSELR registers. The software is allowed
          to write this bit only when ADSTART=0 (which ensures that no conversion
          is ongoing)."
        bitOffset: 17
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: ADC analog channel-x is not monitored by AWD3
            value: 0
          - name: B_0x1
            description: ADC analog channel-x is monitored by AWD3
            value: 1
      - name: AWD3CH18
        description: "Analog watchdog channel selection\nThese bits are set and cleared
          by software. They enable and select the input channels to be guarded by
          analog watchdog 3 (AWD3).\nNote: The channels selected through ADC_AWD3CR
          must be also configured into the ADC_CHSELR registers. The software is allowed
          to write this bit only when ADSTART=0 (which ensures that no conversion
          is ongoing)."
        bitOffset: 18
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: ADC analog channel-x is not monitored by AWD3
            value: 0
          - name: B_0x1
            description: ADC analog channel-x is monitored by AWD3
            value: 1
      - name: AWD3CH19
        description: "Analog watchdog channel selection\nThese bits are set and cleared
          by software. They enable and select the input channels to be guarded by
          analog watchdog 3 (AWD3).\nNote: The channels selected through ADC_AWD3CR
          must be also configured into the ADC_CHSELR registers. The software is allowed
          to write this bit only when ADSTART=0 (which ensures that no conversion
          is ongoing)."
        bitOffset: 19
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: ADC analog channel-x is not monitored by AWD3
            value: 0
          - name: B_0x1
            description: ADC analog channel-x is monitored by AWD3
            value: 1
      - name: AWD3CH20
        description: "Analog watchdog channel selection\nThese bits are set and cleared
          by software. They enable and select the input channels to be guarded by
          analog watchdog 3 (AWD3).\nNote: The channels selected through ADC_AWD3CR
          must be also configured into the ADC_CHSELR registers. The software is allowed
          to write this bit only when ADSTART=0 (which ensures that no conversion
          is ongoing)."
        bitOffset: 20
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: ADC analog channel-x is not monitored by AWD3
            value: 0
          - name: B_0x1
            description: ADC analog channel-x is monitored by AWD3
            value: 1
      - name: AWD3CH21
        description: "Analog watchdog channel selection\nThese bits are set and cleared
          by software. They enable and select the input channels to be guarded by
          analog watchdog 3 (AWD3).\nNote: The channels selected through ADC_AWD3CR
          must be also configured into the ADC_CHSELR registers. The software is allowed
          to write this bit only when ADSTART=0 (which ensures that no conversion
          is ongoing)."
        bitOffset: 21
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: ADC analog channel-x is not monitored by AWD3
            value: 0
          - name: B_0x1
            description: ADC analog channel-x is monitored by AWD3
            value: 1
      - name: AWD3CH22
        description: "Analog watchdog channel selection\nThese bits are set and cleared
          by software. They enable and select the input channels to be guarded by
          analog watchdog 3 (AWD3).\nNote: The channels selected through ADC_AWD3CR
          must be also configured into the ADC_CHSELR registers. The software is allowed
          to write this bit only when ADSTART=0 (which ensures that no conversion
          is ongoing)."
        bitOffset: 22
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: ADC analog channel-x is not monitored by AWD3
            value: 0
          - name: B_0x1
            description: ADC analog channel-x is monitored by AWD3
            value: 1
  - name: ADC_CALFACT
    displayName: ADC_CALFACT
    description: ADC calibration factor
    addressOffset: 180
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: CALFACT
        description: "Calibration factor\nThese bits are written by hardware or by
          software.\nOnce a calibration is complete, they are updated by hardware
          with the calibration factors.\nSoftware can write these bits with a new
          calibration factor. If the new calibration factor is different from the
          current one stored into the analog ADC, it is then applied once a new conversion
          is launched.\nJust after a calibration is complete, DATA[6:0] contains the
          calibration factor.\nNote: Software can write these bits only when ADEN=1
          (ADC is enabled and no calibration is ongoing and no conversion is ongoing)."
        bitOffset: 0
        bitWidth: 7
        access: read-write
  - name: ADC_CCR
    displayName: ADC_CCR
    description: ADC common configuration register
    addressOffset: 776
    size: 32
    access: read-write
    fields:
      - name: PRESC
        description: "ADC prescaler\nSet and cleared by software to select the frequency
          of the clock to the ADC. \nOther: Reserved\nNote: Software is allowed to
          write these bits only when the ADC is disabled (ADCAL = 0, ADSTART = 0,
          ADSTP = 0, ADDIS = 0 and ADEN = 0)."
        bitOffset: 18
        bitWidth: 4
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: input ADC clock not divided
            value: 0
          - name: B_0x1
            description: input ADC clock divided by 2
            value: 1
          - name: B_0x2
            description: input ADC clock divided by 4
            value: 2
          - name: B_0x3
            description: input ADC clock divided by 6
            value: 3
          - name: B_0x4
            description: input ADC clock divided by 8
            value: 4
          - name: B_0x5
            description: input ADC clock divided by 10
            value: 5
          - name: B_0x6
            description: input ADC clock divided by 12
            value: 6
          - name: B_0x7
            description: input ADC clock divided by 16
            value: 7
          - name: B_0x8
            description: input ADC clock divided by 32
            value: 8
          - name: B_0x9
            description: input ADC clock divided by 64
            value: 9
          - name: B_0xA
            description: input ADC clock divided by 128
            value: 10
          - name: B_0xB
            description: input ADC clock divided by 256
            value: 11
      - name: VREFEN
        description: "V<sub>REFINT</sub> enable\nThis bit is set and cleared by software
          to enable/disable the V<sub>REFINT</sub>.\nNote: Software is allowed to
          write this bit only when ADSTART = 0 (which ensures that no conversion is
          ongoing)."
        bitOffset: 22
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: V<sub>REFINT</sub> disabled
            value: 0
          - name: B_0x1
            description: V<sub>REFINT</sub> enabled
            value: 1
      - name: TSEN
        description: "Temperature sensor enable\nThis bit is set and cleared by software
          to enable/disable the temperature sensor.\nNote: Software is allowed to
          write this bit only when ADSTART = 0 (which ensures that no conversion is
          ongoing)."
        bitOffset: 23
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Temperature sensor disabled
            value: 0
          - name: B_0x1
            description: Temperature sensor enabled
            value: 1
interrupts:
  - name: ADC
    description: ADC interrupt
addressBlocks:
  - offset: 0
    size: 780
    usage: registers
