{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1700905655960 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1700905655969 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 25 04:47:35 2023 " "Processing started: Sat Nov 25 04:47:35 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1700905655969 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700905655969 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off project -c project " "Command: quartus_map --read_settings_files=on --write_settings_files=off project -c project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700905655970 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1700905656586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/antho/onedrive/desktop/3dq5/lab 3/project-group08-tuesday/rtl/dual_port_ram_2.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/antho/onedrive/desktop/3dq5/lab 3/project-group08-tuesday/rtl/dual_port_ram_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 dual_port_RAM_2 " "Found entity 1: dual_port_RAM_2" {  } { { "../rtl/dual_port_RAM_2.v" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/dual_port_RAM_2.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700905667713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700905667713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/antho/onedrive/desktop/3dq5/lab 3/project-group08-tuesday/rtl/dual_port_ram_1.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/antho/onedrive/desktop/3dq5/lab 3/project-group08-tuesday/rtl/dual_port_ram_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 dual_port_RAM_1 " "Found entity 1: dual_port_RAM_1" {  } { { "../rtl/dual_port_RAM_1.v" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/dual_port_RAM_1.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700905667716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700905667716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/antho/onedrive/desktop/3dq5/lab 3/project-group08-tuesday/rtl/dual_port_ram_0.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/antho/onedrive/desktop/3dq5/lab 3/project-group08-tuesday/rtl/dual_port_ram_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 dual_port_RAM_0 " "Found entity 1: dual_port_RAM_0" {  } { { "../rtl/dual_port_RAM_0.v" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/dual_port_RAM_0.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700905667718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700905667718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/antho/onedrive/desktop/3dq5/lab 3/project-group08-tuesday/rtl/clock_100_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/antho/onedrive/desktop/3dq5/lab 3/project-group08-tuesday/rtl/clock_100_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 Clock_100_PLL " "Found entity 1: Clock_100_PLL" {  } { { "../rtl/Clock_100_PLL.v" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/Clock_100_PLL.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700905667720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700905667720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/antho/onedrive/desktop/3dq5/lab 3/project-group08-tuesday/rtl/convert_hex_to_seven_segment.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/antho/onedrive/desktop/3dq5/lab 3/project-group08-tuesday/rtl/convert_hex_to_seven_segment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 convert_hex_to_seven_segment " "Found entity 1: convert_hex_to_seven_segment" {  } { { "../rtl/convert_hex_to_seven_segment.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/convert_hex_to_seven_segment.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700905667722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700905667722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/antho/onedrive/desktop/3dq5/lab 3/project-group08-tuesday/rtl/project.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/antho/onedrive/desktop/3dq5/lab 3/project-group08-tuesday/rtl/project.sv" { { "Info" "ISGN_ENTITY_NAME" "1 project " "Found entity 1: project" {  } { { "../rtl/project.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/project.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700905667726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700905667726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/antho/onedrive/desktop/3dq5/lab 3/project-group08-tuesday/rtl/uart_receive_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/antho/onedrive/desktop/3dq5/lab 3/project-group08-tuesday/rtl/uart_receive_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 UART_receive_controller " "Found entity 1: UART_receive_controller" {  } { { "../rtl/UART_receive_controller.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/UART_receive_controller.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700905667730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700905667730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/antho/onedrive/desktop/3dq5/lab 3/project-group08-tuesday/rtl/sram_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/antho/onedrive/desktop/3dq5/lab 3/project-group08-tuesday/rtl/sram_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SRAM_controller " "Found entity 1: SRAM_controller" {  } { { "../rtl/SRAM_controller.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/SRAM_controller.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700905667732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700905667732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/antho/onedrive/desktop/3dq5/lab 3/project-group08-tuesday/rtl/vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/antho/onedrive/desktop/3dq5/lab 3/project-group08-tuesday/rtl/vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_controller " "Found entity 1: VGA_controller" {  } { { "../rtl/VGA_controller.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/VGA_controller.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700905667736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700905667736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/antho/onedrive/desktop/3dq5/lab 3/project-group08-tuesday/rtl/pb_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/antho/onedrive/desktop/3dq5/lab 3/project-group08-tuesday/rtl/pb_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PB_controller " "Found entity 1: PB_controller" {  } { { "../rtl/PB_controller.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/PB_controller.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700905667738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700905667738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/antho/onedrive/desktop/3dq5/lab 3/project-group08-tuesday/rtl/uart_sram_interface.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/antho/onedrive/desktop/3dq5/lab 3/project-group08-tuesday/rtl/uart_sram_interface.sv" { { "Info" "ISGN_ENTITY_NAME" "1 UART_SRAM_interface " "Found entity 1: UART_SRAM_interface" {  } { { "../rtl/UART_SRAM_interface.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/UART_SRAM_interface.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700905667744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700905667744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/antho/onedrive/desktop/3dq5/lab 3/project-group08-tuesday/rtl/vga_sram_interface.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/antho/onedrive/desktop/3dq5/lab 3/project-group08-tuesday/rtl/vga_sram_interface.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_SRAM_interface " "Found entity 1: VGA_SRAM_interface" {  } { { "../rtl/VGA_SRAM_interface.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/VGA_SRAM_interface.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700905667748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700905667748 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "M1.sv(113) " "Verilog HDL information at M1.sv(113): always construct contains both blocking and non-blocking assignments" {  } { { "../rtl/M1.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M1.sv" 113 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1700905667753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/antho/onedrive/desktop/3dq5/lab 3/project-group08-tuesday/rtl/m1.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/antho/onedrive/desktop/3dq5/lab 3/project-group08-tuesday/rtl/m1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 M1 " "Found entity 1: M1" {  } { { "../rtl/M1.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M1.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700905667754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700905667754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/antho/onedrive/desktop/3dq5/lab 3/project-group08-tuesday/rtl/m2.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/antho/onedrive/desktop/3dq5/lab 3/project-group08-tuesday/rtl/m2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 M2 " "Found entity 1: M2" {  } { { "../rtl/M2.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700905667760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700905667760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/antho/onedrive/desktop/3dq5/lab 3/project-group08-tuesday/tb/tb_project_v0.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/antho/onedrive/desktop/3dq5/lab 3/project-group08-tuesday/tb/tb_project_v0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TB " "Found entity 1: TB" {  } { { "../tb/tb_project_v0.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/tb/tb_project_v0.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700905667763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700905667763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/antho/onedrive/desktop/3dq5/lab 3/project-group08-tuesday/rtl/m3.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/antho/onedrive/desktop/3dq5/lab 3/project-group08-tuesday/rtl/m3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 M3 " "Found entity 1: M3" {  } { { "../rtl/M3.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M3.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700905667767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700905667767 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "project " "Elaborating entity \"project\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1700905668055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PB_controller PB_controller:PB_unit " "Elaborating entity \"PB_controller\" for hierarchy \"PB_controller:PB_unit\"" {  } { { "../rtl/project.sv" "PB_unit" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/project.sv" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700905668058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_SRAM_interface VGA_SRAM_interface:VGA_unit " "Elaborating entity \"VGA_SRAM_interface\" for hierarchy \"VGA_SRAM_interface:VGA_unit\"" {  } { { "../rtl/project.sv" "VGA_unit" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/project.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700905668060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_controller VGA_SRAM_interface:VGA_unit\|VGA_controller:VGA_unit " "Elaborating entity \"VGA_controller\" for hierarchy \"VGA_SRAM_interface:VGA_unit\|VGA_controller:VGA_unit\"" {  } { { "../rtl/VGA_SRAM_interface.sv" "VGA_unit" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/VGA_SRAM_interface.sv" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700905668064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_SRAM_interface UART_SRAM_interface:UART_unit " "Elaborating entity \"UART_SRAM_interface\" for hierarchy \"UART_SRAM_interface:UART_unit\"" {  } { { "../rtl/project.sv" "UART_unit" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/project.sv" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700905668067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_receive_controller UART_SRAM_interface:UART_unit\|UART_receive_controller:UART_RX " "Elaborating entity \"UART_receive_controller\" for hierarchy \"UART_SRAM_interface:UART_unit\|UART_receive_controller:UART_RX\"" {  } { { "../rtl/UART_SRAM_interface.sv" "UART_RX" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/UART_SRAM_interface.sv" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700905668069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SRAM_controller SRAM_controller:SRAM_unit " "Elaborating entity \"SRAM_controller\" for hierarchy \"SRAM_controller:SRAM_unit\"" {  } { { "../rtl/project.sv" "SRAM_unit" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/project.sv" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700905668073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock_100_PLL SRAM_controller:SRAM_unit\|Clock_100_PLL:Clock_100_PLL_inst " "Elaborating entity \"Clock_100_PLL\" for hierarchy \"SRAM_controller:SRAM_unit\|Clock_100_PLL:Clock_100_PLL_inst\"" {  } { { "../rtl/SRAM_controller.sv" "Clock_100_PLL_inst" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/SRAM_controller.sv" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700905668076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll SRAM_controller:SRAM_unit\|Clock_100_PLL:Clock_100_PLL_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"SRAM_controller:SRAM_unit\|Clock_100_PLL:Clock_100_PLL_inst\|altpll:altpll_component\"" {  } { { "../rtl/Clock_100_PLL.v" "altpll_component" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/Clock_100_PLL.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700905668116 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SRAM_controller:SRAM_unit\|Clock_100_PLL:Clock_100_PLL_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"SRAM_controller:SRAM_unit\|Clock_100_PLL:Clock_100_PLL_inst\|altpll:altpll_component\"" {  } { { "../rtl/Clock_100_PLL.v" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/Clock_100_PLL.v" 104 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700905668118 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SRAM_controller:SRAM_unit\|Clock_100_PLL:Clock_100_PLL_inst\|altpll:altpll_component " "Instantiated megafunction \"SRAM_controller:SRAM_unit\|Clock_100_PLL:Clock_100_PLL_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700905668118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700905668118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700905668118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700905668118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700905668118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700905668118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700905668118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700905668118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=Clock_100_PLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=Clock_100_PLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700905668118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700905668118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700905668118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700905668118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700905668118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700905668118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700905668118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700905668118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700905668118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700905668118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700905668118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700905668118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700905668118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700905668118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700905668118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700905668118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700905668118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700905668118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700905668118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700905668118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700905668118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700905668118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700905668118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700905668118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700905668118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700905668118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700905668118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700905668118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700905668118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700905668118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700905668118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700905668118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700905668118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700905668118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700905668118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700905668118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700905668118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700905668118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700905668118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700905668118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700905668118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700905668118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700905668118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700905668118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700905668118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700905668118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700905668118 ""}  } { { "../rtl/Clock_100_PLL.v" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/Clock_100_PLL.v" 104 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1700905668118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/clock_100_pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/clock_100_pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 Clock_100_PLL_altpll " "Found entity 1: Clock_100_PLL_altpll" {  } { { "db/clock_100_pll_altpll.v" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/syn/db/clock_100_pll_altpll.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700905668189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700905668189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock_100_PLL_altpll SRAM_controller:SRAM_unit\|Clock_100_PLL:Clock_100_PLL_inst\|altpll:altpll_component\|Clock_100_PLL_altpll:auto_generated " "Elaborating entity \"Clock_100_PLL_altpll\" for hierarchy \"SRAM_controller:SRAM_unit\|Clock_100_PLL:Clock_100_PLL_inst\|altpll:altpll_component\|Clock_100_PLL_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700905668190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "M1 M1:M1_Unit " "Elaborating entity \"M1\" for hierarchy \"M1:M1_Unit\"" {  } { { "../rtl/project.sv" "M1_Unit" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/project.sv" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700905668199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "M2 M2:M2_Unit " "Elaborating entity \"M2\" for hierarchy \"M2:M2_Unit\"" {  } { { "../rtl/project.sv" "M2_Unit" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/project.sv" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700905668245 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "final_write_S_flag M2.sv(33) " "Verilog HDL or VHDL warning at M2.sv(33): object \"final_write_S_flag\" assigned a value but never read" {  } { { "../rtl/M2.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1700905668267 "|project|M2:M2_Unit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "column_block_POST_IDCT M2.sv(72) " "Verilog HDL or VHDL warning at M2.sv(72): object \"column_block_POST_IDCT\" assigned a value but never read" {  } { { "../rtl/M2.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv" 72 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1700905668267 "|project|M2:M2_Unit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "row_block_POST_IDCT M2.sv(73) " "Verilog HDL or VHDL warning at M2.sv(73): object \"row_block_POST_IDCT\" assigned a value but never read" {  } { { "../rtl/M2.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv" 73 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1700905668267 "|project|M2:M2_Unit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "C_multiplier_column M2.sv(102) " "Verilog HDL or VHDL warning at M2.sv(102): object \"C_multiplier_column\" assigned a value but never read" {  } { { "../rtl/M2.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv" 102 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1700905668267 "|project|M2:M2_Unit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DS_DP_S0 M2.sv(236) " "Verilog HDL or VHDL warning at M2.sv(236): object \"DS_DP_S0\" assigned a value but never read" {  } { { "../rtl/M2.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv" 236 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1700905668267 "|project|M2:M2_Unit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DS_DP_S1 M2.sv(236) " "Verilog HDL or VHDL warning at M2.sv(236): object \"DS_DP_S1\" assigned a value but never read" {  } { { "../rtl/M2.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv" 236 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1700905668267 "|project|M2:M2_Unit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DS_DP_S2 M2.sv(236) " "Verilog HDL or VHDL warning at M2.sv(236): object \"DS_DP_S2\" assigned a value but never read" {  } { { "../rtl/M2.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv" 236 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1700905668267 "|project|M2:M2_Unit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DS_DP_S3 M2.sv(236) " "Verilog HDL or VHDL warning at M2.sv(236): object \"DS_DP_S3\" assigned a value but never read" {  } { { "../rtl/M2.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv" 236 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1700905668267 "|project|M2:M2_Unit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "write_even_counter_S_flag M2.sv(241) " "Verilog HDL or VHDL warning at M2.sv(241): object \"write_even_counter_S_flag\" assigned a value but never read" {  } { { "../rtl/M2.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv" 241 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1700905668267 "|project|M2:M2_Unit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "odd_cycle_flag M2.sv(241) " "Verilog HDL or VHDL warning at M2.sv(241): object \"odd_cycle_flag\" assigned a value but never read" {  } { { "../rtl/M2.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv" 241 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1700905668268 "|project|M2:M2_Unit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "write_even_counter_S M2.sv(242) " "Verilog HDL or VHDL warning at M2.sv(242): object \"write_even_counter_S\" assigned a value but never read" {  } { { "../rtl/M2.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv" 242 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1700905668268 "|project|M2:M2_Unit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "write_odd_counter_S M2.sv(242) " "Verilog HDL or VHDL warning at M2.sv(242): object \"write_odd_counter_S\" assigned a value but never read" {  } { { "../rtl/M2.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv" 242 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1700905668268 "|project|M2:M2_Unit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wrote_even M2.sv(242) " "Verilog HDL or VHDL warning at M2.sv(242): object \"wrote_even\" assigned a value but never read" {  } { { "../rtl/M2.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv" 242 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1700905668268 "|project|M2:M2_Unit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wrote_odd M2.sv(242) " "Verilog HDL or VHDL warning at M2.sv(242): object \"wrote_odd\" assigned a value but never read" {  } { { "../rtl/M2.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv" 242 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1700905668268 "|project|M2:M2_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 M2.sv(209) " "Verilog HDL assignment warning at M2.sv(209): truncated value with size 4 to match size of target (3)" {  } { { "../rtl/M2.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv" 209 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700905668268 "|project|M2:M2_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 M2.sv(250) " "Verilog HDL assignment warning at M2.sv(250): truncated value with size 8 to match size of target (7)" {  } { { "../rtl/M2.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv" 250 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700905668268 "|project|M2:M2_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 7 M2.sv(472) " "Verilog HDL assignment warning at M2.sv(472): truncated value with size 18 to match size of target (7)" {  } { { "../rtl/M2.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv" 472 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700905668268 "|project|M2:M2_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 7 M2.sv(488) " "Verilog HDL assignment warning at M2.sv(488): truncated value with size 18 to match size of target (7)" {  } { { "../rtl/M2.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv" 488 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700905668268 "|project|M2:M2_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 7 M2.sv(505) " "Verilog HDL assignment warning at M2.sv(505): truncated value with size 18 to match size of target (7)" {  } { { "../rtl/M2.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv" 505 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700905668268 "|project|M2:M2_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 7 M2.sv(543) " "Verilog HDL assignment warning at M2.sv(543): truncated value with size 18 to match size of target (7)" {  } { { "../rtl/M2.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv" 543 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700905668268 "|project|M2:M2_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 7 M2.sv(584) " "Verilog HDL assignment warning at M2.sv(584): truncated value with size 18 to match size of target (7)" {  } { { "../rtl/M2.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv" 584 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700905668268 "|project|M2:M2_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 7 M2.sv(622) " "Verilog HDL assignment warning at M2.sv(622): truncated value with size 18 to match size of target (7)" {  } { { "../rtl/M2.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv" 622 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700905668268 "|project|M2:M2_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 7 M2.sv(658) " "Verilog HDL assignment warning at M2.sv(658): truncated value with size 18 to match size of target (7)" {  } { { "../rtl/M2.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv" 658 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700905668268 "|project|M2:M2_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 7 M2.sv(691) " "Verilog HDL assignment warning at M2.sv(691): truncated value with size 18 to match size of target (7)" {  } { { "../rtl/M2.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv" 691 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700905668268 "|project|M2:M2_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 7 M2.sv(727) " "Verilog HDL assignment warning at M2.sv(727): truncated value with size 18 to match size of target (7)" {  } { { "../rtl/M2.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv" 727 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700905668268 "|project|M2:M2_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 7 M2.sv(761) " "Verilog HDL assignment warning at M2.sv(761): truncated value with size 18 to match size of target (7)" {  } { { "../rtl/M2.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv" 761 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700905668268 "|project|M2:M2_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 7 M2.sv(794) " "Verilog HDL assignment warning at M2.sv(794): truncated value with size 18 to match size of target (7)" {  } { { "../rtl/M2.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv" 794 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700905668268 "|project|M2:M2_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 7 M2.sv(838) " "Verilog HDL assignment warning at M2.sv(838): truncated value with size 18 to match size of target (7)" {  } { { "../rtl/M2.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv" 838 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700905668268 "|project|M2:M2_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 M2.sv(852) " "Verilog HDL assignment warning at M2.sv(852): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/M2.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv" 852 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700905668268 "|project|M2:M2_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 7 M2.sv(883) " "Verilog HDL assignment warning at M2.sv(883): truncated value with size 18 to match size of target (7)" {  } { { "../rtl/M2.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv" 883 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700905668268 "|project|M2:M2_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 7 M2.sv(888) " "Verilog HDL assignment warning at M2.sv(888): truncated value with size 18 to match size of target (7)" {  } { { "../rtl/M2.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv" 888 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700905668268 "|project|M2:M2_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 M2.sv(897) " "Verilog HDL assignment warning at M2.sv(897): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/M2.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv" 897 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700905668268 "|project|M2:M2_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 M2.sv(899) " "Verilog HDL assignment warning at M2.sv(899): truncated value with size 8 to match size of target (7)" {  } { { "../rtl/M2.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv" 899 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700905668268 "|project|M2:M2_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 M2.sv(900) " "Verilog HDL assignment warning at M2.sv(900): truncated value with size 8 to match size of target (7)" {  } { { "../rtl/M2.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv" 900 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700905668268 "|project|M2:M2_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 M2.sv(901) " "Verilog HDL assignment warning at M2.sv(901): truncated value with size 33 to match size of target (32)" {  } { { "../rtl/M2.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv" 901 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700905668268 "|project|M2:M2_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 M2.sv(902) " "Verilog HDL assignment warning at M2.sv(902): truncated value with size 33 to match size of target (32)" {  } { { "../rtl/M2.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv" 902 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700905668269 "|project|M2:M2_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 7 M2.sv(939) " "Verilog HDL assignment warning at M2.sv(939): truncated value with size 18 to match size of target (7)" {  } { { "../rtl/M2.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv" 939 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700905668269 "|project|M2:M2_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 M2.sv(945) " "Verilog HDL assignment warning at M2.sv(945): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/M2.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv" 945 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700905668269 "|project|M2:M2_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 M2.sv(951) " "Verilog HDL assignment warning at M2.sv(951): truncated value with size 8 to match size of target (7)" {  } { { "../rtl/M2.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv" 951 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700905668269 "|project|M2:M2_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 M2.sv(952) " "Verilog HDL assignment warning at M2.sv(952): truncated value with size 8 to match size of target (7)" {  } { { "../rtl/M2.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv" 952 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700905668269 "|project|M2:M2_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 M2.sv(953) " "Verilog HDL assignment warning at M2.sv(953): truncated value with size 33 to match size of target (32)" {  } { { "../rtl/M2.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv" 953 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700905668269 "|project|M2:M2_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 M2.sv(954) " "Verilog HDL assignment warning at M2.sv(954): truncated value with size 33 to match size of target (32)" {  } { { "../rtl/M2.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv" 954 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700905668269 "|project|M2:M2_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 M2.sv(991) " "Verilog HDL assignment warning at M2.sv(991): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/M2.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv" 991 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700905668269 "|project|M2:M2_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 7 M2.sv(992) " "Verilog HDL assignment warning at M2.sv(992): truncated value with size 18 to match size of target (7)" {  } { { "../rtl/M2.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv" 992 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700905668269 "|project|M2:M2_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 7 M2.sv(1026) " "Verilog HDL assignment warning at M2.sv(1026): truncated value with size 18 to match size of target (7)" {  } { { "../rtl/M2.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv" 1026 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700905668269 "|project|M2:M2_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 M2.sv(1032) " "Verilog HDL assignment warning at M2.sv(1032): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/M2.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv" 1032 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700905668269 "|project|M2:M2_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 7 M2.sv(1064) " "Verilog HDL assignment warning at M2.sv(1064): truncated value with size 18 to match size of target (7)" {  } { { "../rtl/M2.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv" 1064 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700905668269 "|project|M2:M2_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 M2.sv(1068) " "Verilog HDL assignment warning at M2.sv(1068): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/M2.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv" 1068 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700905668269 "|project|M2:M2_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 7 M2.sv(1105) " "Verilog HDL assignment warning at M2.sv(1105): truncated value with size 18 to match size of target (7)" {  } { { "../rtl/M2.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv" 1105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700905668269 "|project|M2:M2_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 M2.sv(1110) " "Verilog HDL assignment warning at M2.sv(1110): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/M2.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv" 1110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700905668269 "|project|M2:M2_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 7 M2.sv(1144) " "Verilog HDL assignment warning at M2.sv(1144): truncated value with size 18 to match size of target (7)" {  } { { "../rtl/M2.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv" 1144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700905668269 "|project|M2:M2_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 M2.sv(1150) " "Verilog HDL assignment warning at M2.sv(1150): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/M2.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv" 1150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700905668269 "|project|M2:M2_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 M2.sv(1171) " "Verilog HDL assignment warning at M2.sv(1171): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/M2.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv" 1171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700905668269 "|project|M2:M2_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 M2.sv(1196) " "Verilog HDL assignment warning at M2.sv(1196): truncated value with size 8 to match size of target (7)" {  } { { "../rtl/M2.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv" 1196 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700905668269 "|project|M2:M2_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 M2.sv(1197) " "Verilog HDL assignment warning at M2.sv(1197): truncated value with size 8 to match size of target (7)" {  } { { "../rtl/M2.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv" 1197 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700905668269 "|project|M2:M2_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 M2.sv(1201) " "Verilog HDL assignment warning at M2.sv(1201): truncated value with size 33 to match size of target (32)" {  } { { "../rtl/M2.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv" 1201 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700905668269 "|project|M2:M2_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 M2.sv(1202) " "Verilog HDL assignment warning at M2.sv(1202): truncated value with size 33 to match size of target (32)" {  } { { "../rtl/M2.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv" 1202 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700905668269 "|project|M2:M2_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 7 M2.sv(1302) " "Verilog HDL assignment warning at M2.sv(1302): truncated value with size 18 to match size of target (7)" {  } { { "../rtl/M2.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv" 1302 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700905668269 "|project|M2:M2_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 7 M2.sv(1321) " "Verilog HDL assignment warning at M2.sv(1321): truncated value with size 18 to match size of target (7)" {  } { { "../rtl/M2.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv" 1321 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700905668270 "|project|M2:M2_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 7 M2.sv(1340) " "Verilog HDL assignment warning at M2.sv(1340): truncated value with size 18 to match size of target (7)" {  } { { "../rtl/M2.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv" 1340 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700905668270 "|project|M2:M2_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 7 M2.sv(1380) " "Verilog HDL assignment warning at M2.sv(1380): truncated value with size 18 to match size of target (7)" {  } { { "../rtl/M2.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv" 1380 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700905668270 "|project|M2:M2_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 7 M2.sv(1420) " "Verilog HDL assignment warning at M2.sv(1420): truncated value with size 18 to match size of target (7)" {  } { { "../rtl/M2.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv" 1420 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700905668270 "|project|M2:M2_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 7 M2.sv(1465) " "Verilog HDL assignment warning at M2.sv(1465): truncated value with size 18 to match size of target (7)" {  } { { "../rtl/M2.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv" 1465 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700905668270 "|project|M2:M2_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 7 M2.sv(1507) " "Verilog HDL assignment warning at M2.sv(1507): truncated value with size 18 to match size of target (7)" {  } { { "../rtl/M2.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv" 1507 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700905668270 "|project|M2:M2_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 7 M2.sv(1547) " "Verilog HDL assignment warning at M2.sv(1547): truncated value with size 18 to match size of target (7)" {  } { { "../rtl/M2.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv" 1547 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700905668270 "|project|M2:M2_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 7 M2.sv(1594) " "Verilog HDL assignment warning at M2.sv(1594): truncated value with size 18 to match size of target (7)" {  } { { "../rtl/M2.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv" 1594 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700905668270 "|project|M2:M2_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 7 M2.sv(1648) " "Verilog HDL assignment warning at M2.sv(1648): truncated value with size 18 to match size of target (7)" {  } { { "../rtl/M2.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv" 1648 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700905668270 "|project|M2:M2_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 7 M2.sv(1715) " "Verilog HDL assignment warning at M2.sv(1715): truncated value with size 18 to match size of target (7)" {  } { { "../rtl/M2.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv" 1715 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700905668270 "|project|M2:M2_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 7 M2.sv(1761) " "Verilog HDL assignment warning at M2.sv(1761): truncated value with size 18 to match size of target (7)" {  } { { "../rtl/M2.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv" 1761 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700905668270 "|project|M2:M2_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 M2.sv(1799) " "Verilog HDL assignment warning at M2.sv(1799): truncated value with size 33 to match size of target (32)" {  } { { "../rtl/M2.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv" 1799 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700905668270 "|project|M2:M2_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 M2.sv(1800) " "Verilog HDL assignment warning at M2.sv(1800): truncated value with size 33 to match size of target (32)" {  } { { "../rtl/M2.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv" 1800 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700905668270 "|project|M2:M2_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 M2.sv(1838) " "Verilog HDL assignment warning at M2.sv(1838): truncated value with size 33 to match size of target (32)" {  } { { "../rtl/M2.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv" 1838 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700905668270 "|project|M2:M2_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 M2.sv(1839) " "Verilog HDL assignment warning at M2.sv(1839): truncated value with size 33 to match size of target (32)" {  } { { "../rtl/M2.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv" 1839 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700905668270 "|project|M2:M2_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 7 M2.sv(1877) " "Verilog HDL assignment warning at M2.sv(1877): truncated value with size 18 to match size of target (7)" {  } { { "../rtl/M2.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv" 1877 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700905668270 "|project|M2:M2_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 7 M2.sv(1930) " "Verilog HDL assignment warning at M2.sv(1930): truncated value with size 18 to match size of target (7)" {  } { { "../rtl/M2.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv" 1930 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700905668270 "|project|M2:M2_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 7 M2.sv(1981) " "Verilog HDL assignment warning at M2.sv(1981): truncated value with size 18 to match size of target (7)" {  } { { "../rtl/M2.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv" 1981 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700905668270 "|project|M2:M2_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 7 M2.sv(2025) " "Verilog HDL assignment warning at M2.sv(2025): truncated value with size 18 to match size of target (7)" {  } { { "../rtl/M2.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv" 2025 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700905668270 "|project|M2:M2_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 7 M2.sv(2103) " "Verilog HDL assignment warning at M2.sv(2103): truncated value with size 18 to match size of target (7)" {  } { { "../rtl/M2.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv" 2103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700905668270 "|project|M2:M2_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 7 M2.sv(2256) " "Verilog HDL assignment warning at M2.sv(2256): truncated value with size 18 to match size of target (7)" {  } { { "../rtl/M2.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv" 2256 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700905668272 "|project|M2:M2_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 7 M2.sv(2286) " "Verilog HDL assignment warning at M2.sv(2286): truncated value with size 18 to match size of target (7)" {  } { { "../rtl/M2.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv" 2286 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700905668272 "|project|M2:M2_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 7 M2.sv(2326) " "Verilog HDL assignment warning at M2.sv(2326): truncated value with size 18 to match size of target (7)" {  } { { "../rtl/M2.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv" 2326 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700905668272 "|project|M2:M2_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 7 M2.sv(2384) " "Verilog HDL assignment warning at M2.sv(2384): truncated value with size 18 to match size of target (7)" {  } { { "../rtl/M2.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv" 2384 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700905668272 "|project|M2:M2_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 7 M2.sv(2437) " "Verilog HDL assignment warning at M2.sv(2437): truncated value with size 18 to match size of target (7)" {  } { { "../rtl/M2.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv" 2437 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700905668272 "|project|M2:M2_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 7 M2.sv(2465) " "Verilog HDL assignment warning at M2.sv(2465): truncated value with size 18 to match size of target (7)" {  } { { "../rtl/M2.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv" 2465 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700905668272 "|project|M2:M2_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 7 M2.sv(2517) " "Verilog HDL assignment warning at M2.sv(2517): truncated value with size 18 to match size of target (7)" {  } { { "../rtl/M2.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv" 2517 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700905668272 "|project|M2:M2_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 7 M2.sv(2570) " "Verilog HDL assignment warning at M2.sv(2570): truncated value with size 18 to match size of target (7)" {  } { { "../rtl/M2.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv" 2570 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700905668272 "|project|M2:M2_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 7 M2.sv(2622) " "Verilog HDL assignment warning at M2.sv(2622): truncated value with size 18 to match size of target (7)" {  } { { "../rtl/M2.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv" 2622 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700905668272 "|project|M2:M2_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 7 M2.sv(2678) " "Verilog HDL assignment warning at M2.sv(2678): truncated value with size 18 to match size of target (7)" {  } { { "../rtl/M2.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv" 2678 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700905668272 "|project|M2:M2_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 7 M2.sv(2732) " "Verilog HDL assignment warning at M2.sv(2732): truncated value with size 18 to match size of target (7)" {  } { { "../rtl/M2.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv" 2732 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700905668273 "|project|M2:M2_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 7 M2.sv(2791) " "Verilog HDL assignment warning at M2.sv(2791): truncated value with size 18 to match size of target (7)" {  } { { "../rtl/M2.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv" 2791 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700905668273 "|project|M2:M2_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 M2.sv(2844) " "Verilog HDL assignment warning at M2.sv(2844): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/M2.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv" 2844 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700905668273 "|project|M2:M2_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 7 M2.sv(2946) " "Verilog HDL assignment warning at M2.sv(2946): truncated value with size 18 to match size of target (7)" {  } { { "../rtl/M2.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv" 2946 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700905668273 "|project|M2:M2_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 7 M2.sv(2963) " "Verilog HDL assignment warning at M2.sv(2963): truncated value with size 18 to match size of target (7)" {  } { { "../rtl/M2.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv" 2963 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700905668273 "|project|M2:M2_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 M2.sv(2972) " "Verilog HDL assignment warning at M2.sv(2972): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/M2.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv" 2972 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700905668273 "|project|M2:M2_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 M2.sv(2974) " "Verilog HDL assignment warning at M2.sv(2974): truncated value with size 8 to match size of target (7)" {  } { { "../rtl/M2.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv" 2974 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700905668273 "|project|M2:M2_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 M2.sv(2975) " "Verilog HDL assignment warning at M2.sv(2975): truncated value with size 8 to match size of target (7)" {  } { { "../rtl/M2.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv" 2975 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700905668273 "|project|M2:M2_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 M2.sv(2976) " "Verilog HDL assignment warning at M2.sv(2976): truncated value with size 33 to match size of target (32)" {  } { { "../rtl/M2.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv" 2976 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700905668274 "|project|M2:M2_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 M2.sv(2977) " "Verilog HDL assignment warning at M2.sv(2977): truncated value with size 33 to match size of target (32)" {  } { { "../rtl/M2.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv" 2977 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700905668274 "|project|M2:M2_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 7 M2.sv(3034) " "Verilog HDL assignment warning at M2.sv(3034): truncated value with size 18 to match size of target (7)" {  } { { "../rtl/M2.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv" 3034 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700905668274 "|project|M2:M2_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 M2.sv(3040) " "Verilog HDL assignment warning at M2.sv(3040): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/M2.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv" 3040 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700905668274 "|project|M2:M2_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 M2.sv(3043) " "Verilog HDL assignment warning at M2.sv(3043): truncated value with size 8 to match size of target (7)" {  } { { "../rtl/M2.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv" 3043 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700905668274 "|project|M2:M2_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 M2.sv(3044) " "Verilog HDL assignment warning at M2.sv(3044): truncated value with size 8 to match size of target (7)" {  } { { "../rtl/M2.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv" 3044 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700905668274 "|project|M2:M2_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 M2.sv(3045) " "Verilog HDL assignment warning at M2.sv(3045): truncated value with size 33 to match size of target (32)" {  } { { "../rtl/M2.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv" 3045 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700905668274 "|project|M2:M2_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 M2.sv(3046) " "Verilog HDL assignment warning at M2.sv(3046): truncated value with size 33 to match size of target (32)" {  } { { "../rtl/M2.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv" 3046 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700905668274 "|project|M2:M2_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 M2.sv(3100) " "Verilog HDL assignment warning at M2.sv(3100): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/M2.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv" 3100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700905668274 "|project|M2:M2_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 7 M2.sv(3101) " "Verilog HDL assignment warning at M2.sv(3101): truncated value with size 18 to match size of target (7)" {  } { { "../rtl/M2.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv" 3101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700905668274 "|project|M2:M2_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 7 M2.sv(3154) " "Verilog HDL assignment warning at M2.sv(3154): truncated value with size 18 to match size of target (7)" {  } { { "../rtl/M2.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv" 3154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700905668275 "|project|M2:M2_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 M2.sv(3160) " "Verilog HDL assignment warning at M2.sv(3160): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/M2.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv" 3160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700905668275 "|project|M2:M2_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 7 M2.sv(3207) " "Verilog HDL assignment warning at M2.sv(3207): truncated value with size 18 to match size of target (7)" {  } { { "../rtl/M2.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv" 3207 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700905668275 "|project|M2:M2_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 M2.sv(3211) " "Verilog HDL assignment warning at M2.sv(3211): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/M2.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv" 3211 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700905668275 "|project|M2:M2_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 7 M2.sv(3267) " "Verilog HDL assignment warning at M2.sv(3267): truncated value with size 18 to match size of target (7)" {  } { { "../rtl/M2.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv" 3267 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700905668275 "|project|M2:M2_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 M2.sv(3272) " "Verilog HDL assignment warning at M2.sv(3272): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/M2.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv" 3272 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700905668275 "|project|M2:M2_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 7 M2.sv(3319) " "Verilog HDL assignment warning at M2.sv(3319): truncated value with size 18 to match size of target (7)" {  } { { "../rtl/M2.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv" 3319 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700905668275 "|project|M2:M2_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 M2.sv(3325) " "Verilog HDL assignment warning at M2.sv(3325): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/M2.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv" 3325 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700905668276 "|project|M2:M2_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 M2.sv(3346) " "Verilog HDL assignment warning at M2.sv(3346): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/M2.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv" 3346 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700905668276 "|project|M2:M2_Unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dual_port_RAM_0 M2:M2_Unit\|dual_port_RAM_0:RAM_inst0 " "Elaborating entity \"dual_port_RAM_0\" for hierarchy \"M2:M2_Unit\|dual_port_RAM_0:RAM_inst0\"" {  } { { "../rtl/M2.sv" "RAM_inst0" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700905668289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram M2:M2_Unit\|dual_port_RAM_0:RAM_inst0\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"M2:M2_Unit\|dual_port_RAM_0:RAM_inst0\|altsyncram:altsyncram_component\"" {  } { { "../rtl/dual_port_RAM_0.v" "altsyncram_component" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/dual_port_RAM_0.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700905668354 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "M2:M2_Unit\|dual_port_RAM_0:RAM_inst0\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"M2:M2_Unit\|dual_port_RAM_0:RAM_inst0\|altsyncram:altsyncram_component\"" {  } { { "../rtl/dual_port_RAM_0.v" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/dual_port_RAM_0.v" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700905668357 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "M2:M2_Unit\|dual_port_RAM_0:RAM_inst0\|altsyncram:altsyncram_component " "Instantiated megafunction \"M2:M2_Unit\|dual_port_RAM_0:RAM_inst0\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700905668357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700905668357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700905668357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700905668357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700905668357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700905668357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../rtl/RAM0.mif " "Parameter \"init_file\" = \"../rtl/RAM0.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700905668357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700905668357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700905668357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700905668357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700905668357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700905668357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700905668357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700905668357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700905668357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700905668357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700905668357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700905668357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_WITH_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700905668357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_WITH_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700905668357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700905668357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700905668357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700905668357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700905668357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700905668357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700905668357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700905668357 ""}  } { { "../rtl/dual_port_RAM_0.v" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/dual_port_RAM_0.v" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1700905668357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_i6k2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_i6k2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_i6k2 " "Found entity 1: altsyncram_i6k2" {  } { { "db/altsyncram_i6k2.tdf" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/syn/db/altsyncram_i6k2.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700905668430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700905668430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_i6k2 M2:M2_Unit\|dual_port_RAM_0:RAM_inst0\|altsyncram:altsyncram_component\|altsyncram_i6k2:auto_generated " "Elaborating entity \"altsyncram_i6k2\" for hierarchy \"M2:M2_Unit\|dual_port_RAM_0:RAM_inst0\|altsyncram:altsyncram_component\|altsyncram_i6k2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700905668430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dual_port_RAM_1 M2:M2_Unit\|dual_port_RAM_1:RAM_inst1 " "Elaborating entity \"dual_port_RAM_1\" for hierarchy \"M2:M2_Unit\|dual_port_RAM_1:RAM_inst1\"" {  } { { "../rtl/M2.sv" "RAM_inst1" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700905668453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram M2:M2_Unit\|dual_port_RAM_1:RAM_inst1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"M2:M2_Unit\|dual_port_RAM_1:RAM_inst1\|altsyncram:altsyncram_component\"" {  } { { "../rtl/dual_port_RAM_1.v" "altsyncram_component" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/dual_port_RAM_1.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700905668467 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "M2:M2_Unit\|dual_port_RAM_1:RAM_inst1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"M2:M2_Unit\|dual_port_RAM_1:RAM_inst1\|altsyncram:altsyncram_component\"" {  } { { "../rtl/dual_port_RAM_1.v" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/dual_port_RAM_1.v" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700905668469 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "M2:M2_Unit\|dual_port_RAM_1:RAM_inst1\|altsyncram:altsyncram_component " "Instantiated megafunction \"M2:M2_Unit\|dual_port_RAM_1:RAM_inst1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700905668469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700905668469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700905668469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700905668469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700905668469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700905668469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../rtl/RAM1.mif " "Parameter \"init_file\" = \"../rtl/RAM1.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700905668469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700905668469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700905668469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700905668469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700905668469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700905668469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700905668469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700905668469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700905668469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700905668469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700905668469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700905668469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_WITH_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700905668469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_WITH_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700905668469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700905668469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700905668469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700905668469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700905668469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700905668469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700905668469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700905668469 ""}  } { { "../rtl/dual_port_RAM_1.v" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/dual_port_RAM_1.v" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1700905668469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_j6k2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_j6k2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_j6k2 " "Found entity 1: altsyncram_j6k2" {  } { { "db/altsyncram_j6k2.tdf" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/syn/db/altsyncram_j6k2.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700905668556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700905668556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_j6k2 M2:M2_Unit\|dual_port_RAM_1:RAM_inst1\|altsyncram:altsyncram_component\|altsyncram_j6k2:auto_generated " "Elaborating entity \"altsyncram_j6k2\" for hierarchy \"M2:M2_Unit\|dual_port_RAM_1:RAM_inst1\|altsyncram:altsyncram_component\|altsyncram_j6k2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700905668557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dual_port_RAM_2 M2:M2_Unit\|dual_port_RAM_2:RAM_inst2 " "Elaborating entity \"dual_port_RAM_2\" for hierarchy \"M2:M2_Unit\|dual_port_RAM_2:RAM_inst2\"" {  } { { "../rtl/M2.sv" "RAM_inst2" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700905668572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram M2:M2_Unit\|dual_port_RAM_2:RAM_inst2\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"M2:M2_Unit\|dual_port_RAM_2:RAM_inst2\|altsyncram:altsyncram_component\"" {  } { { "../rtl/dual_port_RAM_2.v" "altsyncram_component" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/dual_port_RAM_2.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700905668585 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "M2:M2_Unit\|dual_port_RAM_2:RAM_inst2\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"M2:M2_Unit\|dual_port_RAM_2:RAM_inst2\|altsyncram:altsyncram_component\"" {  } { { "../rtl/dual_port_RAM_2.v" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/dual_port_RAM_2.v" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700905668586 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "M2:M2_Unit\|dual_port_RAM_2:RAM_inst2\|altsyncram:altsyncram_component " "Instantiated megafunction \"M2:M2_Unit\|dual_port_RAM_2:RAM_inst2\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700905668586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700905668586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700905668586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700905668586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700905668586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700905668586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../rtl/RAM2.mif " "Parameter \"init_file\" = \"../rtl/RAM2.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700905668586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700905668586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700905668586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700905668586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700905668586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700905668586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700905668586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700905668586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700905668586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700905668586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700905668586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700905668586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_WITH_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700905668586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_WITH_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700905668586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700905668586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700905668586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700905668586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700905668586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700905668586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700905668586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700905668586 ""}  } { { "../rtl/dual_port_RAM_2.v" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/dual_port_RAM_2.v" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1700905668586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_k6k2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_k6k2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_k6k2 " "Found entity 1: altsyncram_k6k2" {  } { { "db/altsyncram_k6k2.tdf" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/syn/db/altsyncram_k6k2.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700905668659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700905668659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_k6k2 M2:M2_Unit\|dual_port_RAM_2:RAM_inst2\|altsyncram:altsyncram_component\|altsyncram_k6k2:auto_generated " "Elaborating entity \"altsyncram_k6k2\" for hierarchy \"M2:M2_Unit\|dual_port_RAM_2:RAM_inst2\|altsyncram:altsyncram_component\|altsyncram_k6k2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700905668660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "M3 M3:M3_Unit " "Elaborating entity \"M3\" for hierarchy \"M3:M3_Unit\"" {  } { { "../rtl/project.sv" "M3_Unit" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/project.sv" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700905668669 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sample_counter M3.sv(49) " "Verilog HDL or VHDL warning at M3.sv(49): object \"sample_counter\" assigned a value but never read" {  } { { "../rtl/M3.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M3.sv" 49 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1700905668672 "|project|M3:M3_Unit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "block_counter M3.sv(50) " "Verilog HDL or VHDL warning at M3.sv(50): object \"block_counter\" assigned a value but never read" {  } { { "../rtl/M3.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M3.sv" 50 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1700905668672 "|project|M3:M3_Unit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pre_dequant M3.sv(51) " "Verilog HDL or VHDL warning at M3.sv(51): object \"pre_dequant\" assigned a value but never read" {  } { { "../rtl/M3.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M3.sv" 51 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1700905668672 "|project|M3:M3_Unit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_prime M3.sv(64) " "Verilog HDL or VHDL warning at M3.sv(64): object \"s_prime\" assigned a value but never read" {  } { { "../rtl/M3.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M3.sv" 64 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1700905668672 "|project|M3:M3_Unit"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "nine_bit_value M3.sv(65) " "Verilog HDL warning at M3.sv(65): object nine_bit_value used but never assigned" {  } { { "../rtl/M3.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M3.sv" 65 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1700905668672 "|project|M3:M3_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 M3.sv(79) " "Verilog HDL assignment warning at M3.sv(79): truncated value with size 8 to match size of target (7)" {  } { { "../rtl/M3.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M3.sv" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700905668673 "|project|M3:M3_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 M3.sv(252) " "Verilog HDL assignment warning at M3.sv(252): truncated value with size 8 to match size of target (7)" {  } { { "../rtl/M3.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M3.sv" 252 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700905668677 "|project|M3:M3_Unit"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "M3.sv(632) " "Verilog HDL Case Statement warning at M3.sv(632): case item expression covers a value already covered by a previous case item" {  } { { "../rtl/M3.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M3.sv" 632 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1700905668684 "|project|M3:M3_Unit"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_write_data M3.sv(20) " "Output port \"SRAM_write_data\" at M3.sv(20) has no driver" {  } { { "../rtl/M3.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M3.sv" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1700905668688 "|project|M3:M3_Unit"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "M3_done M3.sv(19) " "Output port \"M3_done\" at M3.sv(19) has no driver" {  } { { "../rtl/M3.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M3.sv" 19 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1700905668688 "|project|M3:M3_Unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "convert_hex_to_seven_segment convert_hex_to_seven_segment:unit7 " "Elaborating entity \"convert_hex_to_seven_segment\" for hierarchy \"convert_hex_to_seven_segment:unit7\"" {  } { { "../rtl/project.sv" "unit7" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/project.sv" 363 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700905668727 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "M2:M2_Unit\|dual_port_RAM_2:RAM_inst2\|altsyncram:altsyncram_component\|altsyncram_k6k2:auto_generated\|q_a\[0\] " "Synthesized away node \"M2:M2_Unit\|dual_port_RAM_2:RAM_inst2\|altsyncram:altsyncram_component\|altsyncram_k6k2:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_k6k2.tdf" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/syn/db/altsyncram_k6k2.tdf" 41 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rtl/dual_port_RAM_2.v" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/dual_port_RAM_2.v" 98 0 0 } } { "../rtl/M2.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv" 144 0 0 } } { "../rtl/project.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/project.sv" 205 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700905669434 "|project|M2:M2_Unit|dual_port_RAM_2:RAM_inst2|altsyncram:altsyncram_component|altsyncram_k6k2:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "M2:M2_Unit\|dual_port_RAM_2:RAM_inst2\|altsyncram:altsyncram_component\|altsyncram_k6k2:auto_generated\|q_a\[1\] " "Synthesized away node \"M2:M2_Unit\|dual_port_RAM_2:RAM_inst2\|altsyncram:altsyncram_component\|altsyncram_k6k2:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_k6k2.tdf" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/syn/db/altsyncram_k6k2.tdf" 76 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rtl/dual_port_RAM_2.v" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/dual_port_RAM_2.v" 98 0 0 } } { "../rtl/M2.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv" 144 0 0 } } { "../rtl/project.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/project.sv" 205 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700905669434 "|project|M2:M2_Unit|dual_port_RAM_2:RAM_inst2|altsyncram:altsyncram_component|altsyncram_k6k2:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "M2:M2_Unit\|dual_port_RAM_2:RAM_inst2\|altsyncram:altsyncram_component\|altsyncram_k6k2:auto_generated\|q_a\[2\] " "Synthesized away node \"M2:M2_Unit\|dual_port_RAM_2:RAM_inst2\|altsyncram:altsyncram_component\|altsyncram_k6k2:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_k6k2.tdf" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/syn/db/altsyncram_k6k2.tdf" 111 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rtl/dual_port_RAM_2.v" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/dual_port_RAM_2.v" 98 0 0 } } { "../rtl/M2.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv" 144 0 0 } } { "../rtl/project.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/project.sv" 205 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700905669434 "|project|M2:M2_Unit|dual_port_RAM_2:RAM_inst2|altsyncram:altsyncram_component|altsyncram_k6k2:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "M2:M2_Unit\|dual_port_RAM_2:RAM_inst2\|altsyncram:altsyncram_component\|altsyncram_k6k2:auto_generated\|q_a\[3\] " "Synthesized away node \"M2:M2_Unit\|dual_port_RAM_2:RAM_inst2\|altsyncram:altsyncram_component\|altsyncram_k6k2:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_k6k2.tdf" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/syn/db/altsyncram_k6k2.tdf" 146 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rtl/dual_port_RAM_2.v" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/dual_port_RAM_2.v" 98 0 0 } } { "../rtl/M2.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv" 144 0 0 } } { "../rtl/project.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/project.sv" 205 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700905669434 "|project|M2:M2_Unit|dual_port_RAM_2:RAM_inst2|altsyncram:altsyncram_component|altsyncram_k6k2:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "M2:M2_Unit\|dual_port_RAM_2:RAM_inst2\|altsyncram:altsyncram_component\|altsyncram_k6k2:auto_generated\|q_a\[4\] " "Synthesized away node \"M2:M2_Unit\|dual_port_RAM_2:RAM_inst2\|altsyncram:altsyncram_component\|altsyncram_k6k2:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_k6k2.tdf" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/syn/db/altsyncram_k6k2.tdf" 181 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rtl/dual_port_RAM_2.v" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/dual_port_RAM_2.v" 98 0 0 } } { "../rtl/M2.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv" 144 0 0 } } { "../rtl/project.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/project.sv" 205 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700905669434 "|project|M2:M2_Unit|dual_port_RAM_2:RAM_inst2|altsyncram:altsyncram_component|altsyncram_k6k2:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "M2:M2_Unit\|dual_port_RAM_2:RAM_inst2\|altsyncram:altsyncram_component\|altsyncram_k6k2:auto_generated\|q_a\[5\] " "Synthesized away node \"M2:M2_Unit\|dual_port_RAM_2:RAM_inst2\|altsyncram:altsyncram_component\|altsyncram_k6k2:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_k6k2.tdf" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/syn/db/altsyncram_k6k2.tdf" 216 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rtl/dual_port_RAM_2.v" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/dual_port_RAM_2.v" 98 0 0 } } { "../rtl/M2.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv" 144 0 0 } } { "../rtl/project.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/project.sv" 205 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700905669434 "|project|M2:M2_Unit|dual_port_RAM_2:RAM_inst2|altsyncram:altsyncram_component|altsyncram_k6k2:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "M2:M2_Unit\|dual_port_RAM_2:RAM_inst2\|altsyncram:altsyncram_component\|altsyncram_k6k2:auto_generated\|q_a\[6\] " "Synthesized away node \"M2:M2_Unit\|dual_port_RAM_2:RAM_inst2\|altsyncram:altsyncram_component\|altsyncram_k6k2:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_k6k2.tdf" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/syn/db/altsyncram_k6k2.tdf" 251 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rtl/dual_port_RAM_2.v" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/dual_port_RAM_2.v" 98 0 0 } } { "../rtl/M2.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv" 144 0 0 } } { "../rtl/project.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/project.sv" 205 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700905669434 "|project|M2:M2_Unit|dual_port_RAM_2:RAM_inst2|altsyncram:altsyncram_component|altsyncram_k6k2:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "M2:M2_Unit\|dual_port_RAM_2:RAM_inst2\|altsyncram:altsyncram_component\|altsyncram_k6k2:auto_generated\|q_a\[7\] " "Synthesized away node \"M2:M2_Unit\|dual_port_RAM_2:RAM_inst2\|altsyncram:altsyncram_component\|altsyncram_k6k2:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_k6k2.tdf" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/syn/db/altsyncram_k6k2.tdf" 286 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rtl/dual_port_RAM_2.v" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/dual_port_RAM_2.v" 98 0 0 } } { "../rtl/M2.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv" 144 0 0 } } { "../rtl/project.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/project.sv" 205 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700905669434 "|project|M2:M2_Unit|dual_port_RAM_2:RAM_inst2|altsyncram:altsyncram_component|altsyncram_k6k2:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "M2:M2_Unit\|dual_port_RAM_2:RAM_inst2\|altsyncram:altsyncram_component\|altsyncram_k6k2:auto_generated\|q_a\[8\] " "Synthesized away node \"M2:M2_Unit\|dual_port_RAM_2:RAM_inst2\|altsyncram:altsyncram_component\|altsyncram_k6k2:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_k6k2.tdf" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/syn/db/altsyncram_k6k2.tdf" 321 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rtl/dual_port_RAM_2.v" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/dual_port_RAM_2.v" 98 0 0 } } { "../rtl/M2.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv" 144 0 0 } } { "../rtl/project.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/project.sv" 205 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700905669434 "|project|M2:M2_Unit|dual_port_RAM_2:RAM_inst2|altsyncram:altsyncram_component|altsyncram_k6k2:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "M2:M2_Unit\|dual_port_RAM_2:RAM_inst2\|altsyncram:altsyncram_component\|altsyncram_k6k2:auto_generated\|q_a\[9\] " "Synthesized away node \"M2:M2_Unit\|dual_port_RAM_2:RAM_inst2\|altsyncram:altsyncram_component\|altsyncram_k6k2:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_k6k2.tdf" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/syn/db/altsyncram_k6k2.tdf" 356 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rtl/dual_port_RAM_2.v" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/dual_port_RAM_2.v" 98 0 0 } } { "../rtl/M2.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv" 144 0 0 } } { "../rtl/project.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/project.sv" 205 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700905669434 "|project|M2:M2_Unit|dual_port_RAM_2:RAM_inst2|altsyncram:altsyncram_component|altsyncram_k6k2:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "M2:M2_Unit\|dual_port_RAM_2:RAM_inst2\|altsyncram:altsyncram_component\|altsyncram_k6k2:auto_generated\|q_a\[10\] " "Synthesized away node \"M2:M2_Unit\|dual_port_RAM_2:RAM_inst2\|altsyncram:altsyncram_component\|altsyncram_k6k2:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_k6k2.tdf" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/syn/db/altsyncram_k6k2.tdf" 391 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rtl/dual_port_RAM_2.v" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/dual_port_RAM_2.v" 98 0 0 } } { "../rtl/M2.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv" 144 0 0 } } { "../rtl/project.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/project.sv" 205 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700905669434 "|project|M2:M2_Unit|dual_port_RAM_2:RAM_inst2|altsyncram:altsyncram_component|altsyncram_k6k2:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "M2:M2_Unit\|dual_port_RAM_2:RAM_inst2\|altsyncram:altsyncram_component\|altsyncram_k6k2:auto_generated\|q_a\[11\] " "Synthesized away node \"M2:M2_Unit\|dual_port_RAM_2:RAM_inst2\|altsyncram:altsyncram_component\|altsyncram_k6k2:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_k6k2.tdf" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/syn/db/altsyncram_k6k2.tdf" 426 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rtl/dual_port_RAM_2.v" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/dual_port_RAM_2.v" 98 0 0 } } { "../rtl/M2.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv" 144 0 0 } } { "../rtl/project.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/project.sv" 205 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700905669434 "|project|M2:M2_Unit|dual_port_RAM_2:RAM_inst2|altsyncram:altsyncram_component|altsyncram_k6k2:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "M2:M2_Unit\|dual_port_RAM_2:RAM_inst2\|altsyncram:altsyncram_component\|altsyncram_k6k2:auto_generated\|q_a\[12\] " "Synthesized away node \"M2:M2_Unit\|dual_port_RAM_2:RAM_inst2\|altsyncram:altsyncram_component\|altsyncram_k6k2:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_k6k2.tdf" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/syn/db/altsyncram_k6k2.tdf" 461 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rtl/dual_port_RAM_2.v" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/dual_port_RAM_2.v" 98 0 0 } } { "../rtl/M2.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv" 144 0 0 } } { "../rtl/project.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/project.sv" 205 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700905669434 "|project|M2:M2_Unit|dual_port_RAM_2:RAM_inst2|altsyncram:altsyncram_component|altsyncram_k6k2:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "M2:M2_Unit\|dual_port_RAM_2:RAM_inst2\|altsyncram:altsyncram_component\|altsyncram_k6k2:auto_generated\|q_a\[13\] " "Synthesized away node \"M2:M2_Unit\|dual_port_RAM_2:RAM_inst2\|altsyncram:altsyncram_component\|altsyncram_k6k2:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_k6k2.tdf" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/syn/db/altsyncram_k6k2.tdf" 496 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rtl/dual_port_RAM_2.v" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/dual_port_RAM_2.v" 98 0 0 } } { "../rtl/M2.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv" 144 0 0 } } { "../rtl/project.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/project.sv" 205 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700905669434 "|project|M2:M2_Unit|dual_port_RAM_2:RAM_inst2|altsyncram:altsyncram_component|altsyncram_k6k2:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "M2:M2_Unit\|dual_port_RAM_2:RAM_inst2\|altsyncram:altsyncram_component\|altsyncram_k6k2:auto_generated\|q_a\[14\] " "Synthesized away node \"M2:M2_Unit\|dual_port_RAM_2:RAM_inst2\|altsyncram:altsyncram_component\|altsyncram_k6k2:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_k6k2.tdf" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/syn/db/altsyncram_k6k2.tdf" 531 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rtl/dual_port_RAM_2.v" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/dual_port_RAM_2.v" 98 0 0 } } { "../rtl/M2.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv" 144 0 0 } } { "../rtl/project.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/project.sv" 205 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700905669434 "|project|M2:M2_Unit|dual_port_RAM_2:RAM_inst2|altsyncram:altsyncram_component|altsyncram_k6k2:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "M2:M2_Unit\|dual_port_RAM_2:RAM_inst2\|altsyncram:altsyncram_component\|altsyncram_k6k2:auto_generated\|q_a\[15\] " "Synthesized away node \"M2:M2_Unit\|dual_port_RAM_2:RAM_inst2\|altsyncram:altsyncram_component\|altsyncram_k6k2:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_k6k2.tdf" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/syn/db/altsyncram_k6k2.tdf" 566 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rtl/dual_port_RAM_2.v" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/dual_port_RAM_2.v" 98 0 0 } } { "../rtl/M2.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv" 144 0 0 } } { "../rtl/project.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/project.sv" 205 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700905669434 "|project|M2:M2_Unit|dual_port_RAM_2:RAM_inst2|altsyncram:altsyncram_component|altsyncram_k6k2:auto_generated|ram_block1a15"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1700905669434 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1700905669434 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "M2:M2_Unit\|dual_port_RAM_2:RAM_inst2\|altsyncram:altsyncram_component\|altsyncram_k6k2:auto_generated\|q_a\[24\] " "Synthesized away node \"M2:M2_Unit\|dual_port_RAM_2:RAM_inst2\|altsyncram:altsyncram_component\|altsyncram_k6k2:auto_generated\|q_a\[24\]\"" {  } { { "db/altsyncram_k6k2.tdf" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/syn/db/altsyncram_k6k2.tdf" 881 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rtl/dual_port_RAM_2.v" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/dual_port_RAM_2.v" 98 0 0 } } { "../rtl/M2.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv" 144 0 0 } } { "../rtl/project.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/project.sv" 205 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700905678000 "|project|M2:M2_Unit|dual_port_RAM_2:RAM_inst2|altsyncram:altsyncram_component|altsyncram_k6k2:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "M2:M2_Unit\|dual_port_RAM_2:RAM_inst2\|altsyncram:altsyncram_component\|altsyncram_k6k2:auto_generated\|q_a\[25\] " "Synthesized away node \"M2:M2_Unit\|dual_port_RAM_2:RAM_inst2\|altsyncram:altsyncram_component\|altsyncram_k6k2:auto_generated\|q_a\[25\]\"" {  } { { "db/altsyncram_k6k2.tdf" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/syn/db/altsyncram_k6k2.tdf" 916 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rtl/dual_port_RAM_2.v" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/dual_port_RAM_2.v" 98 0 0 } } { "../rtl/M2.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv" 144 0 0 } } { "../rtl/project.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/project.sv" 205 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700905678000 "|project|M2:M2_Unit|dual_port_RAM_2:RAM_inst2|altsyncram:altsyncram_component|altsyncram_k6k2:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "M2:M2_Unit\|dual_port_RAM_2:RAM_inst2\|altsyncram:altsyncram_component\|altsyncram_k6k2:auto_generated\|q_a\[26\] " "Synthesized away node \"M2:M2_Unit\|dual_port_RAM_2:RAM_inst2\|altsyncram:altsyncram_component\|altsyncram_k6k2:auto_generated\|q_a\[26\]\"" {  } { { "db/altsyncram_k6k2.tdf" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/syn/db/altsyncram_k6k2.tdf" 951 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rtl/dual_port_RAM_2.v" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/dual_port_RAM_2.v" 98 0 0 } } { "../rtl/M2.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv" 144 0 0 } } { "../rtl/project.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/project.sv" 205 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700905678000 "|project|M2:M2_Unit|dual_port_RAM_2:RAM_inst2|altsyncram:altsyncram_component|altsyncram_k6k2:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "M2:M2_Unit\|dual_port_RAM_2:RAM_inst2\|altsyncram:altsyncram_component\|altsyncram_k6k2:auto_generated\|q_a\[27\] " "Synthesized away node \"M2:M2_Unit\|dual_port_RAM_2:RAM_inst2\|altsyncram:altsyncram_component\|altsyncram_k6k2:auto_generated\|q_a\[27\]\"" {  } { { "db/altsyncram_k6k2.tdf" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/syn/db/altsyncram_k6k2.tdf" 986 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rtl/dual_port_RAM_2.v" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/dual_port_RAM_2.v" 98 0 0 } } { "../rtl/M2.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv" 144 0 0 } } { "../rtl/project.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/project.sv" 205 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700905678000 "|project|M2:M2_Unit|dual_port_RAM_2:RAM_inst2|altsyncram:altsyncram_component|altsyncram_k6k2:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "M2:M2_Unit\|dual_port_RAM_2:RAM_inst2\|altsyncram:altsyncram_component\|altsyncram_k6k2:auto_generated\|q_a\[28\] " "Synthesized away node \"M2:M2_Unit\|dual_port_RAM_2:RAM_inst2\|altsyncram:altsyncram_component\|altsyncram_k6k2:auto_generated\|q_a\[28\]\"" {  } { { "db/altsyncram_k6k2.tdf" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/syn/db/altsyncram_k6k2.tdf" 1021 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rtl/dual_port_RAM_2.v" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/dual_port_RAM_2.v" 98 0 0 } } { "../rtl/M2.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv" 144 0 0 } } { "../rtl/project.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/project.sv" 205 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700905678000 "|project|M2:M2_Unit|dual_port_RAM_2:RAM_inst2|altsyncram:altsyncram_component|altsyncram_k6k2:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "M2:M2_Unit\|dual_port_RAM_2:RAM_inst2\|altsyncram:altsyncram_component\|altsyncram_k6k2:auto_generated\|q_a\[29\] " "Synthesized away node \"M2:M2_Unit\|dual_port_RAM_2:RAM_inst2\|altsyncram:altsyncram_component\|altsyncram_k6k2:auto_generated\|q_a\[29\]\"" {  } { { "db/altsyncram_k6k2.tdf" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/syn/db/altsyncram_k6k2.tdf" 1056 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rtl/dual_port_RAM_2.v" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/dual_port_RAM_2.v" 98 0 0 } } { "../rtl/M2.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv" 144 0 0 } } { "../rtl/project.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/project.sv" 205 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700905678000 "|project|M2:M2_Unit|dual_port_RAM_2:RAM_inst2|altsyncram:altsyncram_component|altsyncram_k6k2:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "M2:M2_Unit\|dual_port_RAM_2:RAM_inst2\|altsyncram:altsyncram_component\|altsyncram_k6k2:auto_generated\|q_a\[30\] " "Synthesized away node \"M2:M2_Unit\|dual_port_RAM_2:RAM_inst2\|altsyncram:altsyncram_component\|altsyncram_k6k2:auto_generated\|q_a\[30\]\"" {  } { { "db/altsyncram_k6k2.tdf" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/syn/db/altsyncram_k6k2.tdf" 1091 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rtl/dual_port_RAM_2.v" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/dual_port_RAM_2.v" 98 0 0 } } { "../rtl/M2.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv" 144 0 0 } } { "../rtl/project.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/project.sv" 205 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700905678000 "|project|M2:M2_Unit|dual_port_RAM_2:RAM_inst2|altsyncram:altsyncram_component|altsyncram_k6k2:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "M2:M2_Unit\|dual_port_RAM_2:RAM_inst2\|altsyncram:altsyncram_component\|altsyncram_k6k2:auto_generated\|q_a\[31\] " "Synthesized away node \"M2:M2_Unit\|dual_port_RAM_2:RAM_inst2\|altsyncram:altsyncram_component\|altsyncram_k6k2:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_k6k2.tdf" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/syn/db/altsyncram_k6k2.tdf" 1126 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rtl/dual_port_RAM_2.v" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/dual_port_RAM_2.v" 98 0 0 } } { "../rtl/M2.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv" 144 0 0 } } { "../rtl/project.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/project.sv" 205 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700905678000 "|project|M2:M2_Unit|dual_port_RAM_2:RAM_inst2|altsyncram:altsyncram_component|altsyncram_k6k2:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "M2:M2_Unit\|dual_port_RAM_2:RAM_inst2\|altsyncram:altsyncram_component\|altsyncram_k6k2:auto_generated\|q_a\[16\] " "Synthesized away node \"M2:M2_Unit\|dual_port_RAM_2:RAM_inst2\|altsyncram:altsyncram_component\|altsyncram_k6k2:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_k6k2.tdf" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/syn/db/altsyncram_k6k2.tdf" 601 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rtl/dual_port_RAM_2.v" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/dual_port_RAM_2.v" 98 0 0 } } { "../rtl/M2.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv" 144 0 0 } } { "../rtl/project.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/project.sv" 205 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700905678000 "|project|M2:M2_Unit|dual_port_RAM_2:RAM_inst2|altsyncram:altsyncram_component|altsyncram_k6k2:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "M2:M2_Unit\|dual_port_RAM_2:RAM_inst2\|altsyncram:altsyncram_component\|altsyncram_k6k2:auto_generated\|q_a\[17\] " "Synthesized away node \"M2:M2_Unit\|dual_port_RAM_2:RAM_inst2\|altsyncram:altsyncram_component\|altsyncram_k6k2:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_k6k2.tdf" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/syn/db/altsyncram_k6k2.tdf" 636 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rtl/dual_port_RAM_2.v" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/dual_port_RAM_2.v" 98 0 0 } } { "../rtl/M2.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv" 144 0 0 } } { "../rtl/project.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/project.sv" 205 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700905678000 "|project|M2:M2_Unit|dual_port_RAM_2:RAM_inst2|altsyncram:altsyncram_component|altsyncram_k6k2:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "M2:M2_Unit\|dual_port_RAM_2:RAM_inst2\|altsyncram:altsyncram_component\|altsyncram_k6k2:auto_generated\|q_a\[18\] " "Synthesized away node \"M2:M2_Unit\|dual_port_RAM_2:RAM_inst2\|altsyncram:altsyncram_component\|altsyncram_k6k2:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_k6k2.tdf" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/syn/db/altsyncram_k6k2.tdf" 671 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rtl/dual_port_RAM_2.v" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/dual_port_RAM_2.v" 98 0 0 } } { "../rtl/M2.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv" 144 0 0 } } { "../rtl/project.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/project.sv" 205 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700905678000 "|project|M2:M2_Unit|dual_port_RAM_2:RAM_inst2|altsyncram:altsyncram_component|altsyncram_k6k2:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "M2:M2_Unit\|dual_port_RAM_2:RAM_inst2\|altsyncram:altsyncram_component\|altsyncram_k6k2:auto_generated\|q_a\[19\] " "Synthesized away node \"M2:M2_Unit\|dual_port_RAM_2:RAM_inst2\|altsyncram:altsyncram_component\|altsyncram_k6k2:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_k6k2.tdf" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/syn/db/altsyncram_k6k2.tdf" 706 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rtl/dual_port_RAM_2.v" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/dual_port_RAM_2.v" 98 0 0 } } { "../rtl/M2.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv" 144 0 0 } } { "../rtl/project.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/project.sv" 205 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700905678000 "|project|M2:M2_Unit|dual_port_RAM_2:RAM_inst2|altsyncram:altsyncram_component|altsyncram_k6k2:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "M2:M2_Unit\|dual_port_RAM_2:RAM_inst2\|altsyncram:altsyncram_component\|altsyncram_k6k2:auto_generated\|q_a\[20\] " "Synthesized away node \"M2:M2_Unit\|dual_port_RAM_2:RAM_inst2\|altsyncram:altsyncram_component\|altsyncram_k6k2:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_k6k2.tdf" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/syn/db/altsyncram_k6k2.tdf" 741 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rtl/dual_port_RAM_2.v" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/dual_port_RAM_2.v" 98 0 0 } } { "../rtl/M2.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv" 144 0 0 } } { "../rtl/project.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/project.sv" 205 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700905678000 "|project|M2:M2_Unit|dual_port_RAM_2:RAM_inst2|altsyncram:altsyncram_component|altsyncram_k6k2:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "M2:M2_Unit\|dual_port_RAM_2:RAM_inst2\|altsyncram:altsyncram_component\|altsyncram_k6k2:auto_generated\|q_a\[21\] " "Synthesized away node \"M2:M2_Unit\|dual_port_RAM_2:RAM_inst2\|altsyncram:altsyncram_component\|altsyncram_k6k2:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_k6k2.tdf" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/syn/db/altsyncram_k6k2.tdf" 776 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rtl/dual_port_RAM_2.v" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/dual_port_RAM_2.v" 98 0 0 } } { "../rtl/M2.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv" 144 0 0 } } { "../rtl/project.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/project.sv" 205 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700905678000 "|project|M2:M2_Unit|dual_port_RAM_2:RAM_inst2|altsyncram:altsyncram_component|altsyncram_k6k2:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "M2:M2_Unit\|dual_port_RAM_2:RAM_inst2\|altsyncram:altsyncram_component\|altsyncram_k6k2:auto_generated\|q_a\[22\] " "Synthesized away node \"M2:M2_Unit\|dual_port_RAM_2:RAM_inst2\|altsyncram:altsyncram_component\|altsyncram_k6k2:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_k6k2.tdf" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/syn/db/altsyncram_k6k2.tdf" 811 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rtl/dual_port_RAM_2.v" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/dual_port_RAM_2.v" 98 0 0 } } { "../rtl/M2.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv" 144 0 0 } } { "../rtl/project.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/project.sv" 205 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700905678000 "|project|M2:M2_Unit|dual_port_RAM_2:RAM_inst2|altsyncram:altsyncram_component|altsyncram_k6k2:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "M2:M2_Unit\|dual_port_RAM_2:RAM_inst2\|altsyncram:altsyncram_component\|altsyncram_k6k2:auto_generated\|q_a\[23\] " "Synthesized away node \"M2:M2_Unit\|dual_port_RAM_2:RAM_inst2\|altsyncram:altsyncram_component\|altsyncram_k6k2:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_k6k2.tdf" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/syn/db/altsyncram_k6k2.tdf" 846 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rtl/dual_port_RAM_2.v" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/dual_port_RAM_2.v" 98 0 0 } } { "../rtl/M2.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv" 144 0 0 } } { "../rtl/project.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/project.sv" 205 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700905678000 "|project|M2:M2_Unit|dual_port_RAM_2:RAM_inst2|altsyncram:altsyncram_component|altsyncram_k6k2:auto_generated|ram_block1a23"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1700905678000 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1700905678000 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "M2:M2_Unit\|dual_port_RAM_0:RAM_inst0\|altsyncram:altsyncram_component\|altsyncram_i6k2:auto_generated\|q_a\[31\] " "Synthesized away node \"M2:M2_Unit\|dual_port_RAM_0:RAM_inst0\|altsyncram:altsyncram_component\|altsyncram_i6k2:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_i6k2.tdf" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/syn/db/altsyncram_i6k2.tdf" 1126 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rtl/dual_port_RAM_0.v" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/dual_port_RAM_0.v" 98 0 0 } } { "../rtl/M2.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv" 119 0 0 } } { "../rtl/project.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/project.sv" 205 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700905678150 "|project|M2:M2_Unit|dual_port_RAM_0:RAM_inst0|altsyncram:altsyncram_component|altsyncram_i6k2:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "M2:M2_Unit\|dual_port_RAM_1:RAM_inst1\|altsyncram:altsyncram_component\|altsyncram_j6k2:auto_generated\|q_a\[31\] " "Synthesized away node \"M2:M2_Unit\|dual_port_RAM_1:RAM_inst1\|altsyncram:altsyncram_component\|altsyncram_j6k2:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_j6k2.tdf" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/syn/db/altsyncram_j6k2.tdf" 1126 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rtl/dual_port_RAM_1.v" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/dual_port_RAM_1.v" 98 0 0 } } { "../rtl/M2.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv" 131 0 0 } } { "../rtl/project.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/project.sv" 205 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700905678150 "|project|M2:M2_Unit|dual_port_RAM_1:RAM_inst1|altsyncram:altsyncram_component|altsyncram_j6k2:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "M2:M2_Unit\|dual_port_RAM_0:RAM_inst0\|altsyncram:altsyncram_component\|altsyncram_i6k2:auto_generated\|q_a\[30\] " "Synthesized away node \"M2:M2_Unit\|dual_port_RAM_0:RAM_inst0\|altsyncram:altsyncram_component\|altsyncram_i6k2:auto_generated\|q_a\[30\]\"" {  } { { "db/altsyncram_i6k2.tdf" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/syn/db/altsyncram_i6k2.tdf" 1091 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rtl/dual_port_RAM_0.v" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/dual_port_RAM_0.v" 98 0 0 } } { "../rtl/M2.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv" 119 0 0 } } { "../rtl/project.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/project.sv" 205 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700905678150 "|project|M2:M2_Unit|dual_port_RAM_0:RAM_inst0|altsyncram:altsyncram_component|altsyncram_i6k2:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "M2:M2_Unit\|dual_port_RAM_1:RAM_inst1\|altsyncram:altsyncram_component\|altsyncram_j6k2:auto_generated\|q_a\[30\] " "Synthesized away node \"M2:M2_Unit\|dual_port_RAM_1:RAM_inst1\|altsyncram:altsyncram_component\|altsyncram_j6k2:auto_generated\|q_a\[30\]\"" {  } { { "db/altsyncram_j6k2.tdf" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/syn/db/altsyncram_j6k2.tdf" 1091 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rtl/dual_port_RAM_1.v" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/dual_port_RAM_1.v" 98 0 0 } } { "../rtl/M2.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv" 131 0 0 } } { "../rtl/project.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/project.sv" 205 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700905678150 "|project|M2:M2_Unit|dual_port_RAM_1:RAM_inst1|altsyncram:altsyncram_component|altsyncram_j6k2:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "M2:M2_Unit\|dual_port_RAM_0:RAM_inst0\|altsyncram:altsyncram_component\|altsyncram_i6k2:auto_generated\|q_a\[29\] " "Synthesized away node \"M2:M2_Unit\|dual_port_RAM_0:RAM_inst0\|altsyncram:altsyncram_component\|altsyncram_i6k2:auto_generated\|q_a\[29\]\"" {  } { { "db/altsyncram_i6k2.tdf" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/syn/db/altsyncram_i6k2.tdf" 1056 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rtl/dual_port_RAM_0.v" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/dual_port_RAM_0.v" 98 0 0 } } { "../rtl/M2.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv" 119 0 0 } } { "../rtl/project.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/project.sv" 205 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700905678150 "|project|M2:M2_Unit|dual_port_RAM_0:RAM_inst0|altsyncram:altsyncram_component|altsyncram_i6k2:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "M2:M2_Unit\|dual_port_RAM_1:RAM_inst1\|altsyncram:altsyncram_component\|altsyncram_j6k2:auto_generated\|q_a\[29\] " "Synthesized away node \"M2:M2_Unit\|dual_port_RAM_1:RAM_inst1\|altsyncram:altsyncram_component\|altsyncram_j6k2:auto_generated\|q_a\[29\]\"" {  } { { "db/altsyncram_j6k2.tdf" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/syn/db/altsyncram_j6k2.tdf" 1056 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rtl/dual_port_RAM_1.v" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/dual_port_RAM_1.v" 98 0 0 } } { "../rtl/M2.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv" 131 0 0 } } { "../rtl/project.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/project.sv" 205 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700905678150 "|project|M2:M2_Unit|dual_port_RAM_1:RAM_inst1|altsyncram:altsyncram_component|altsyncram_j6k2:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "M2:M2_Unit\|dual_port_RAM_0:RAM_inst0\|altsyncram:altsyncram_component\|altsyncram_i6k2:auto_generated\|q_a\[28\] " "Synthesized away node \"M2:M2_Unit\|dual_port_RAM_0:RAM_inst0\|altsyncram:altsyncram_component\|altsyncram_i6k2:auto_generated\|q_a\[28\]\"" {  } { { "db/altsyncram_i6k2.tdf" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/syn/db/altsyncram_i6k2.tdf" 1021 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rtl/dual_port_RAM_0.v" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/dual_port_RAM_0.v" 98 0 0 } } { "../rtl/M2.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv" 119 0 0 } } { "../rtl/project.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/project.sv" 205 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700905678150 "|project|M2:M2_Unit|dual_port_RAM_0:RAM_inst0|altsyncram:altsyncram_component|altsyncram_i6k2:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "M2:M2_Unit\|dual_port_RAM_1:RAM_inst1\|altsyncram:altsyncram_component\|altsyncram_j6k2:auto_generated\|q_a\[28\] " "Synthesized away node \"M2:M2_Unit\|dual_port_RAM_1:RAM_inst1\|altsyncram:altsyncram_component\|altsyncram_j6k2:auto_generated\|q_a\[28\]\"" {  } { { "db/altsyncram_j6k2.tdf" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/syn/db/altsyncram_j6k2.tdf" 1021 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rtl/dual_port_RAM_1.v" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/dual_port_RAM_1.v" 98 0 0 } } { "../rtl/M2.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv" 131 0 0 } } { "../rtl/project.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/project.sv" 205 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700905678150 "|project|M2:M2_Unit|dual_port_RAM_1:RAM_inst1|altsyncram:altsyncram_component|altsyncram_j6k2:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "M2:M2_Unit\|dual_port_RAM_0:RAM_inst0\|altsyncram:altsyncram_component\|altsyncram_i6k2:auto_generated\|q_a\[27\] " "Synthesized away node \"M2:M2_Unit\|dual_port_RAM_0:RAM_inst0\|altsyncram:altsyncram_component\|altsyncram_i6k2:auto_generated\|q_a\[27\]\"" {  } { { "db/altsyncram_i6k2.tdf" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/syn/db/altsyncram_i6k2.tdf" 986 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rtl/dual_port_RAM_0.v" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/dual_port_RAM_0.v" 98 0 0 } } { "../rtl/M2.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv" 119 0 0 } } { "../rtl/project.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/project.sv" 205 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700905678150 "|project|M2:M2_Unit|dual_port_RAM_0:RAM_inst0|altsyncram:altsyncram_component|altsyncram_i6k2:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "M2:M2_Unit\|dual_port_RAM_1:RAM_inst1\|altsyncram:altsyncram_component\|altsyncram_j6k2:auto_generated\|q_a\[27\] " "Synthesized away node \"M2:M2_Unit\|dual_port_RAM_1:RAM_inst1\|altsyncram:altsyncram_component\|altsyncram_j6k2:auto_generated\|q_a\[27\]\"" {  } { { "db/altsyncram_j6k2.tdf" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/syn/db/altsyncram_j6k2.tdf" 986 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rtl/dual_port_RAM_1.v" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/dual_port_RAM_1.v" 98 0 0 } } { "../rtl/M2.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv" 131 0 0 } } { "../rtl/project.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/project.sv" 205 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700905678150 "|project|M2:M2_Unit|dual_port_RAM_1:RAM_inst1|altsyncram:altsyncram_component|altsyncram_j6k2:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "M2:M2_Unit\|dual_port_RAM_0:RAM_inst0\|altsyncram:altsyncram_component\|altsyncram_i6k2:auto_generated\|q_a\[26\] " "Synthesized away node \"M2:M2_Unit\|dual_port_RAM_0:RAM_inst0\|altsyncram:altsyncram_component\|altsyncram_i6k2:auto_generated\|q_a\[26\]\"" {  } { { "db/altsyncram_i6k2.tdf" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/syn/db/altsyncram_i6k2.tdf" 951 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rtl/dual_port_RAM_0.v" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/dual_port_RAM_0.v" 98 0 0 } } { "../rtl/M2.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv" 119 0 0 } } { "../rtl/project.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/project.sv" 205 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700905678150 "|project|M2:M2_Unit|dual_port_RAM_0:RAM_inst0|altsyncram:altsyncram_component|altsyncram_i6k2:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "M2:M2_Unit\|dual_port_RAM_1:RAM_inst1\|altsyncram:altsyncram_component\|altsyncram_j6k2:auto_generated\|q_a\[26\] " "Synthesized away node \"M2:M2_Unit\|dual_port_RAM_1:RAM_inst1\|altsyncram:altsyncram_component\|altsyncram_j6k2:auto_generated\|q_a\[26\]\"" {  } { { "db/altsyncram_j6k2.tdf" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/syn/db/altsyncram_j6k2.tdf" 951 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rtl/dual_port_RAM_1.v" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/dual_port_RAM_1.v" 98 0 0 } } { "../rtl/M2.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv" 131 0 0 } } { "../rtl/project.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/project.sv" 205 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700905678150 "|project|M2:M2_Unit|dual_port_RAM_1:RAM_inst1|altsyncram:altsyncram_component|altsyncram_j6k2:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "M2:M2_Unit\|dual_port_RAM_0:RAM_inst0\|altsyncram:altsyncram_component\|altsyncram_i6k2:auto_generated\|q_a\[25\] " "Synthesized away node \"M2:M2_Unit\|dual_port_RAM_0:RAM_inst0\|altsyncram:altsyncram_component\|altsyncram_i6k2:auto_generated\|q_a\[25\]\"" {  } { { "db/altsyncram_i6k2.tdf" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/syn/db/altsyncram_i6k2.tdf" 916 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rtl/dual_port_RAM_0.v" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/dual_port_RAM_0.v" 98 0 0 } } { "../rtl/M2.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv" 119 0 0 } } { "../rtl/project.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/project.sv" 205 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700905678150 "|project|M2:M2_Unit|dual_port_RAM_0:RAM_inst0|altsyncram:altsyncram_component|altsyncram_i6k2:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "M2:M2_Unit\|dual_port_RAM_1:RAM_inst1\|altsyncram:altsyncram_component\|altsyncram_j6k2:auto_generated\|q_a\[25\] " "Synthesized away node \"M2:M2_Unit\|dual_port_RAM_1:RAM_inst1\|altsyncram:altsyncram_component\|altsyncram_j6k2:auto_generated\|q_a\[25\]\"" {  } { { "db/altsyncram_j6k2.tdf" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/syn/db/altsyncram_j6k2.tdf" 916 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rtl/dual_port_RAM_1.v" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/dual_port_RAM_1.v" 98 0 0 } } { "../rtl/M2.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv" 131 0 0 } } { "../rtl/project.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/project.sv" 205 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700905678150 "|project|M2:M2_Unit|dual_port_RAM_1:RAM_inst1|altsyncram:altsyncram_component|altsyncram_j6k2:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "M2:M2_Unit\|dual_port_RAM_0:RAM_inst0\|altsyncram:altsyncram_component\|altsyncram_i6k2:auto_generated\|q_a\[24\] " "Synthesized away node \"M2:M2_Unit\|dual_port_RAM_0:RAM_inst0\|altsyncram:altsyncram_component\|altsyncram_i6k2:auto_generated\|q_a\[24\]\"" {  } { { "db/altsyncram_i6k2.tdf" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/syn/db/altsyncram_i6k2.tdf" 881 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rtl/dual_port_RAM_0.v" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/dual_port_RAM_0.v" 98 0 0 } } { "../rtl/M2.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv" 119 0 0 } } { "../rtl/project.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/project.sv" 205 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700905678150 "|project|M2:M2_Unit|dual_port_RAM_0:RAM_inst0|altsyncram:altsyncram_component|altsyncram_i6k2:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "M2:M2_Unit\|dual_port_RAM_1:RAM_inst1\|altsyncram:altsyncram_component\|altsyncram_j6k2:auto_generated\|q_a\[24\] " "Synthesized away node \"M2:M2_Unit\|dual_port_RAM_1:RAM_inst1\|altsyncram:altsyncram_component\|altsyncram_j6k2:auto_generated\|q_a\[24\]\"" {  } { { "db/altsyncram_j6k2.tdf" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/syn/db/altsyncram_j6k2.tdf" 881 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rtl/dual_port_RAM_1.v" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/dual_port_RAM_1.v" 98 0 0 } } { "../rtl/M2.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv" 131 0 0 } } { "../rtl/project.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/project.sv" 205 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700905678150 "|project|M2:M2_Unit|dual_port_RAM_1:RAM_inst1|altsyncram:altsyncram_component|altsyncram_j6k2:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "M2:M2_Unit\|dual_port_RAM_0:RAM_inst0\|altsyncram:altsyncram_component\|altsyncram_i6k2:auto_generated\|q_a\[23\] " "Synthesized away node \"M2:M2_Unit\|dual_port_RAM_0:RAM_inst0\|altsyncram:altsyncram_component\|altsyncram_i6k2:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_i6k2.tdf" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/syn/db/altsyncram_i6k2.tdf" 846 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rtl/dual_port_RAM_0.v" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/dual_port_RAM_0.v" 98 0 0 } } { "../rtl/M2.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv" 119 0 0 } } { "../rtl/project.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/project.sv" 205 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700905678150 "|project|M2:M2_Unit|dual_port_RAM_0:RAM_inst0|altsyncram:altsyncram_component|altsyncram_i6k2:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "M2:M2_Unit\|dual_port_RAM_1:RAM_inst1\|altsyncram:altsyncram_component\|altsyncram_j6k2:auto_generated\|q_a\[23\] " "Synthesized away node \"M2:M2_Unit\|dual_port_RAM_1:RAM_inst1\|altsyncram:altsyncram_component\|altsyncram_j6k2:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_j6k2.tdf" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/syn/db/altsyncram_j6k2.tdf" 846 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rtl/dual_port_RAM_1.v" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/dual_port_RAM_1.v" 98 0 0 } } { "../rtl/M2.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv" 131 0 0 } } { "../rtl/project.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/project.sv" 205 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700905678150 "|project|M2:M2_Unit|dual_port_RAM_1:RAM_inst1|altsyncram:altsyncram_component|altsyncram_j6k2:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "M2:M2_Unit\|dual_port_RAM_0:RAM_inst0\|altsyncram:altsyncram_component\|altsyncram_i6k2:auto_generated\|q_a\[22\] " "Synthesized away node \"M2:M2_Unit\|dual_port_RAM_0:RAM_inst0\|altsyncram:altsyncram_component\|altsyncram_i6k2:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_i6k2.tdf" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/syn/db/altsyncram_i6k2.tdf" 811 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rtl/dual_port_RAM_0.v" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/dual_port_RAM_0.v" 98 0 0 } } { "../rtl/M2.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv" 119 0 0 } } { "../rtl/project.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/project.sv" 205 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700905678150 "|project|M2:M2_Unit|dual_port_RAM_0:RAM_inst0|altsyncram:altsyncram_component|altsyncram_i6k2:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "M2:M2_Unit\|dual_port_RAM_1:RAM_inst1\|altsyncram:altsyncram_component\|altsyncram_j6k2:auto_generated\|q_a\[22\] " "Synthesized away node \"M2:M2_Unit\|dual_port_RAM_1:RAM_inst1\|altsyncram:altsyncram_component\|altsyncram_j6k2:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_j6k2.tdf" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/syn/db/altsyncram_j6k2.tdf" 811 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rtl/dual_port_RAM_1.v" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/dual_port_RAM_1.v" 98 0 0 } } { "../rtl/M2.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv" 131 0 0 } } { "../rtl/project.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/project.sv" 205 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700905678150 "|project|M2:M2_Unit|dual_port_RAM_1:RAM_inst1|altsyncram:altsyncram_component|altsyncram_j6k2:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "M2:M2_Unit\|dual_port_RAM_0:RAM_inst0\|altsyncram:altsyncram_component\|altsyncram_i6k2:auto_generated\|q_a\[21\] " "Synthesized away node \"M2:M2_Unit\|dual_port_RAM_0:RAM_inst0\|altsyncram:altsyncram_component\|altsyncram_i6k2:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_i6k2.tdf" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/syn/db/altsyncram_i6k2.tdf" 776 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rtl/dual_port_RAM_0.v" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/dual_port_RAM_0.v" 98 0 0 } } { "../rtl/M2.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv" 119 0 0 } } { "../rtl/project.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/project.sv" 205 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700905678150 "|project|M2:M2_Unit|dual_port_RAM_0:RAM_inst0|altsyncram:altsyncram_component|altsyncram_i6k2:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "M2:M2_Unit\|dual_port_RAM_1:RAM_inst1\|altsyncram:altsyncram_component\|altsyncram_j6k2:auto_generated\|q_a\[21\] " "Synthesized away node \"M2:M2_Unit\|dual_port_RAM_1:RAM_inst1\|altsyncram:altsyncram_component\|altsyncram_j6k2:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_j6k2.tdf" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/syn/db/altsyncram_j6k2.tdf" 776 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rtl/dual_port_RAM_1.v" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/dual_port_RAM_1.v" 98 0 0 } } { "../rtl/M2.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv" 131 0 0 } } { "../rtl/project.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/project.sv" 205 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700905678150 "|project|M2:M2_Unit|dual_port_RAM_1:RAM_inst1|altsyncram:altsyncram_component|altsyncram_j6k2:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "M2:M2_Unit\|dual_port_RAM_0:RAM_inst0\|altsyncram:altsyncram_component\|altsyncram_i6k2:auto_generated\|q_a\[20\] " "Synthesized away node \"M2:M2_Unit\|dual_port_RAM_0:RAM_inst0\|altsyncram:altsyncram_component\|altsyncram_i6k2:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_i6k2.tdf" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/syn/db/altsyncram_i6k2.tdf" 741 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rtl/dual_port_RAM_0.v" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/dual_port_RAM_0.v" 98 0 0 } } { "../rtl/M2.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv" 119 0 0 } } { "../rtl/project.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/project.sv" 205 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700905678150 "|project|M2:M2_Unit|dual_port_RAM_0:RAM_inst0|altsyncram:altsyncram_component|altsyncram_i6k2:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "M2:M2_Unit\|dual_port_RAM_1:RAM_inst1\|altsyncram:altsyncram_component\|altsyncram_j6k2:auto_generated\|q_a\[20\] " "Synthesized away node \"M2:M2_Unit\|dual_port_RAM_1:RAM_inst1\|altsyncram:altsyncram_component\|altsyncram_j6k2:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_j6k2.tdf" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/syn/db/altsyncram_j6k2.tdf" 741 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rtl/dual_port_RAM_1.v" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/dual_port_RAM_1.v" 98 0 0 } } { "../rtl/M2.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv" 131 0 0 } } { "../rtl/project.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/project.sv" 205 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700905678150 "|project|M2:M2_Unit|dual_port_RAM_1:RAM_inst1|altsyncram:altsyncram_component|altsyncram_j6k2:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "M2:M2_Unit\|dual_port_RAM_0:RAM_inst0\|altsyncram:altsyncram_component\|altsyncram_i6k2:auto_generated\|q_a\[19\] " "Synthesized away node \"M2:M2_Unit\|dual_port_RAM_0:RAM_inst0\|altsyncram:altsyncram_component\|altsyncram_i6k2:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_i6k2.tdf" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/syn/db/altsyncram_i6k2.tdf" 706 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rtl/dual_port_RAM_0.v" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/dual_port_RAM_0.v" 98 0 0 } } { "../rtl/M2.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv" 119 0 0 } } { "../rtl/project.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/project.sv" 205 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700905678150 "|project|M2:M2_Unit|dual_port_RAM_0:RAM_inst0|altsyncram:altsyncram_component|altsyncram_i6k2:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "M2:M2_Unit\|dual_port_RAM_1:RAM_inst1\|altsyncram:altsyncram_component\|altsyncram_j6k2:auto_generated\|q_a\[19\] " "Synthesized away node \"M2:M2_Unit\|dual_port_RAM_1:RAM_inst1\|altsyncram:altsyncram_component\|altsyncram_j6k2:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_j6k2.tdf" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/syn/db/altsyncram_j6k2.tdf" 706 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rtl/dual_port_RAM_1.v" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/dual_port_RAM_1.v" 98 0 0 } } { "../rtl/M2.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv" 131 0 0 } } { "../rtl/project.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/project.sv" 205 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700905678150 "|project|M2:M2_Unit|dual_port_RAM_1:RAM_inst1|altsyncram:altsyncram_component|altsyncram_j6k2:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "M2:M2_Unit\|dual_port_RAM_0:RAM_inst0\|altsyncram:altsyncram_component\|altsyncram_i6k2:auto_generated\|q_a\[18\] " "Synthesized away node \"M2:M2_Unit\|dual_port_RAM_0:RAM_inst0\|altsyncram:altsyncram_component\|altsyncram_i6k2:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_i6k2.tdf" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/syn/db/altsyncram_i6k2.tdf" 671 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rtl/dual_port_RAM_0.v" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/dual_port_RAM_0.v" 98 0 0 } } { "../rtl/M2.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv" 119 0 0 } } { "../rtl/project.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/project.sv" 205 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700905678150 "|project|M2:M2_Unit|dual_port_RAM_0:RAM_inst0|altsyncram:altsyncram_component|altsyncram_i6k2:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "M2:M2_Unit\|dual_port_RAM_1:RAM_inst1\|altsyncram:altsyncram_component\|altsyncram_j6k2:auto_generated\|q_a\[18\] " "Synthesized away node \"M2:M2_Unit\|dual_port_RAM_1:RAM_inst1\|altsyncram:altsyncram_component\|altsyncram_j6k2:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_j6k2.tdf" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/syn/db/altsyncram_j6k2.tdf" 671 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rtl/dual_port_RAM_1.v" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/dual_port_RAM_1.v" 98 0 0 } } { "../rtl/M2.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv" 131 0 0 } } { "../rtl/project.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/project.sv" 205 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700905678150 "|project|M2:M2_Unit|dual_port_RAM_1:RAM_inst1|altsyncram:altsyncram_component|altsyncram_j6k2:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "M2:M2_Unit\|dual_port_RAM_0:RAM_inst0\|altsyncram:altsyncram_component\|altsyncram_i6k2:auto_generated\|q_a\[17\] " "Synthesized away node \"M2:M2_Unit\|dual_port_RAM_0:RAM_inst0\|altsyncram:altsyncram_component\|altsyncram_i6k2:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_i6k2.tdf" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/syn/db/altsyncram_i6k2.tdf" 636 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rtl/dual_port_RAM_0.v" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/dual_port_RAM_0.v" 98 0 0 } } { "../rtl/M2.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv" 119 0 0 } } { "../rtl/project.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/project.sv" 205 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700905678150 "|project|M2:M2_Unit|dual_port_RAM_0:RAM_inst0|altsyncram:altsyncram_component|altsyncram_i6k2:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "M2:M2_Unit\|dual_port_RAM_1:RAM_inst1\|altsyncram:altsyncram_component\|altsyncram_j6k2:auto_generated\|q_a\[17\] " "Synthesized away node \"M2:M2_Unit\|dual_port_RAM_1:RAM_inst1\|altsyncram:altsyncram_component\|altsyncram_j6k2:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_j6k2.tdf" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/syn/db/altsyncram_j6k2.tdf" 636 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rtl/dual_port_RAM_1.v" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/dual_port_RAM_1.v" 98 0 0 } } { "../rtl/M2.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv" 131 0 0 } } { "../rtl/project.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/project.sv" 205 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700905678150 "|project|M2:M2_Unit|dual_port_RAM_1:RAM_inst1|altsyncram:altsyncram_component|altsyncram_j6k2:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "M2:M2_Unit\|dual_port_RAM_0:RAM_inst0\|altsyncram:altsyncram_component\|altsyncram_i6k2:auto_generated\|q_a\[16\] " "Synthesized away node \"M2:M2_Unit\|dual_port_RAM_0:RAM_inst0\|altsyncram:altsyncram_component\|altsyncram_i6k2:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_i6k2.tdf" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/syn/db/altsyncram_i6k2.tdf" 601 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rtl/dual_port_RAM_0.v" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/dual_port_RAM_0.v" 98 0 0 } } { "../rtl/M2.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv" 119 0 0 } } { "../rtl/project.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/project.sv" 205 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700905678150 "|project|M2:M2_Unit|dual_port_RAM_0:RAM_inst0|altsyncram:altsyncram_component|altsyncram_i6k2:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "M2:M2_Unit\|dual_port_RAM_1:RAM_inst1\|altsyncram:altsyncram_component\|altsyncram_j6k2:auto_generated\|q_a\[16\] " "Synthesized away node \"M2:M2_Unit\|dual_port_RAM_1:RAM_inst1\|altsyncram:altsyncram_component\|altsyncram_j6k2:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_j6k2.tdf" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/syn/db/altsyncram_j6k2.tdf" 601 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rtl/dual_port_RAM_1.v" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/dual_port_RAM_1.v" 98 0 0 } } { "../rtl/M2.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv" 131 0 0 } } { "../rtl/project.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/project.sv" 205 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700905678150 "|project|M2:M2_Unit|dual_port_RAM_1:RAM_inst1|altsyncram:altsyncram_component|altsyncram_j6k2:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "M2:M2_Unit\|dual_port_RAM_0:RAM_inst0\|altsyncram:altsyncram_component\|altsyncram_i6k2:auto_generated\|q_a\[15\] " "Synthesized away node \"M2:M2_Unit\|dual_port_RAM_0:RAM_inst0\|altsyncram:altsyncram_component\|altsyncram_i6k2:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_i6k2.tdf" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/syn/db/altsyncram_i6k2.tdf" 566 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rtl/dual_port_RAM_0.v" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/dual_port_RAM_0.v" 98 0 0 } } { "../rtl/M2.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv" 119 0 0 } } { "../rtl/project.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/project.sv" 205 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700905678150 "|project|M2:M2_Unit|dual_port_RAM_0:RAM_inst0|altsyncram:altsyncram_component|altsyncram_i6k2:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "M2:M2_Unit\|dual_port_RAM_1:RAM_inst1\|altsyncram:altsyncram_component\|altsyncram_j6k2:auto_generated\|q_a\[15\] " "Synthesized away node \"M2:M2_Unit\|dual_port_RAM_1:RAM_inst1\|altsyncram:altsyncram_component\|altsyncram_j6k2:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_j6k2.tdf" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/syn/db/altsyncram_j6k2.tdf" 566 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rtl/dual_port_RAM_1.v" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/dual_port_RAM_1.v" 98 0 0 } } { "../rtl/M2.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv" 131 0 0 } } { "../rtl/project.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/project.sv" 205 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700905678150 "|project|M2:M2_Unit|dual_port_RAM_1:RAM_inst1|altsyncram:altsyncram_component|altsyncram_j6k2:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "M2:M2_Unit\|dual_port_RAM_0:RAM_inst0\|altsyncram:altsyncram_component\|altsyncram_i6k2:auto_generated\|q_a\[14\] " "Synthesized away node \"M2:M2_Unit\|dual_port_RAM_0:RAM_inst0\|altsyncram:altsyncram_component\|altsyncram_i6k2:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_i6k2.tdf" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/syn/db/altsyncram_i6k2.tdf" 531 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rtl/dual_port_RAM_0.v" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/dual_port_RAM_0.v" 98 0 0 } } { "../rtl/M2.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv" 119 0 0 } } { "../rtl/project.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/project.sv" 205 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700905678150 "|project|M2:M2_Unit|dual_port_RAM_0:RAM_inst0|altsyncram:altsyncram_component|altsyncram_i6k2:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "M2:M2_Unit\|dual_port_RAM_1:RAM_inst1\|altsyncram:altsyncram_component\|altsyncram_j6k2:auto_generated\|q_a\[14\] " "Synthesized away node \"M2:M2_Unit\|dual_port_RAM_1:RAM_inst1\|altsyncram:altsyncram_component\|altsyncram_j6k2:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_j6k2.tdf" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/syn/db/altsyncram_j6k2.tdf" 531 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rtl/dual_port_RAM_1.v" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/dual_port_RAM_1.v" 98 0 0 } } { "../rtl/M2.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv" 131 0 0 } } { "../rtl/project.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/project.sv" 205 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700905678150 "|project|M2:M2_Unit|dual_port_RAM_1:RAM_inst1|altsyncram:altsyncram_component|altsyncram_j6k2:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "M2:M2_Unit\|dual_port_RAM_0:RAM_inst0\|altsyncram:altsyncram_component\|altsyncram_i6k2:auto_generated\|q_a\[13\] " "Synthesized away node \"M2:M2_Unit\|dual_port_RAM_0:RAM_inst0\|altsyncram:altsyncram_component\|altsyncram_i6k2:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_i6k2.tdf" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/syn/db/altsyncram_i6k2.tdf" 496 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rtl/dual_port_RAM_0.v" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/dual_port_RAM_0.v" 98 0 0 } } { "../rtl/M2.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv" 119 0 0 } } { "../rtl/project.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/project.sv" 205 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700905678150 "|project|M2:M2_Unit|dual_port_RAM_0:RAM_inst0|altsyncram:altsyncram_component|altsyncram_i6k2:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "M2:M2_Unit\|dual_port_RAM_1:RAM_inst1\|altsyncram:altsyncram_component\|altsyncram_j6k2:auto_generated\|q_a\[13\] " "Synthesized away node \"M2:M2_Unit\|dual_port_RAM_1:RAM_inst1\|altsyncram:altsyncram_component\|altsyncram_j6k2:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_j6k2.tdf" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/syn/db/altsyncram_j6k2.tdf" 496 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rtl/dual_port_RAM_1.v" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/dual_port_RAM_1.v" 98 0 0 } } { "../rtl/M2.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv" 131 0 0 } } { "../rtl/project.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/project.sv" 205 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700905678150 "|project|M2:M2_Unit|dual_port_RAM_1:RAM_inst1|altsyncram:altsyncram_component|altsyncram_j6k2:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "M2:M2_Unit\|dual_port_RAM_0:RAM_inst0\|altsyncram:altsyncram_component\|altsyncram_i6k2:auto_generated\|q_a\[12\] " "Synthesized away node \"M2:M2_Unit\|dual_port_RAM_0:RAM_inst0\|altsyncram:altsyncram_component\|altsyncram_i6k2:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_i6k2.tdf" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/syn/db/altsyncram_i6k2.tdf" 461 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rtl/dual_port_RAM_0.v" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/dual_port_RAM_0.v" 98 0 0 } } { "../rtl/M2.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv" 119 0 0 } } { "../rtl/project.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/project.sv" 205 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700905678150 "|project|M2:M2_Unit|dual_port_RAM_0:RAM_inst0|altsyncram:altsyncram_component|altsyncram_i6k2:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "M2:M2_Unit\|dual_port_RAM_1:RAM_inst1\|altsyncram:altsyncram_component\|altsyncram_j6k2:auto_generated\|q_a\[12\] " "Synthesized away node \"M2:M2_Unit\|dual_port_RAM_1:RAM_inst1\|altsyncram:altsyncram_component\|altsyncram_j6k2:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_j6k2.tdf" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/syn/db/altsyncram_j6k2.tdf" 461 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rtl/dual_port_RAM_1.v" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/dual_port_RAM_1.v" 98 0 0 } } { "../rtl/M2.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv" 131 0 0 } } { "../rtl/project.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/project.sv" 205 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700905678150 "|project|M2:M2_Unit|dual_port_RAM_1:RAM_inst1|altsyncram:altsyncram_component|altsyncram_j6k2:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "M2:M2_Unit\|dual_port_RAM_0:RAM_inst0\|altsyncram:altsyncram_component\|altsyncram_i6k2:auto_generated\|q_a\[11\] " "Synthesized away node \"M2:M2_Unit\|dual_port_RAM_0:RAM_inst0\|altsyncram:altsyncram_component\|altsyncram_i6k2:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_i6k2.tdf" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/syn/db/altsyncram_i6k2.tdf" 426 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rtl/dual_port_RAM_0.v" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/dual_port_RAM_0.v" 98 0 0 } } { "../rtl/M2.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv" 119 0 0 } } { "../rtl/project.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/project.sv" 205 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700905678150 "|project|M2:M2_Unit|dual_port_RAM_0:RAM_inst0|altsyncram:altsyncram_component|altsyncram_i6k2:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "M2:M2_Unit\|dual_port_RAM_1:RAM_inst1\|altsyncram:altsyncram_component\|altsyncram_j6k2:auto_generated\|q_a\[11\] " "Synthesized away node \"M2:M2_Unit\|dual_port_RAM_1:RAM_inst1\|altsyncram:altsyncram_component\|altsyncram_j6k2:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_j6k2.tdf" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/syn/db/altsyncram_j6k2.tdf" 426 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rtl/dual_port_RAM_1.v" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/dual_port_RAM_1.v" 98 0 0 } } { "../rtl/M2.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv" 131 0 0 } } { "../rtl/project.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/project.sv" 205 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700905678150 "|project|M2:M2_Unit|dual_port_RAM_1:RAM_inst1|altsyncram:altsyncram_component|altsyncram_j6k2:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "M2:M2_Unit\|dual_port_RAM_0:RAM_inst0\|altsyncram:altsyncram_component\|altsyncram_i6k2:auto_generated\|q_a\[10\] " "Synthesized away node \"M2:M2_Unit\|dual_port_RAM_0:RAM_inst0\|altsyncram:altsyncram_component\|altsyncram_i6k2:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_i6k2.tdf" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/syn/db/altsyncram_i6k2.tdf" 391 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rtl/dual_port_RAM_0.v" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/dual_port_RAM_0.v" 98 0 0 } } { "../rtl/M2.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv" 119 0 0 } } { "../rtl/project.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/project.sv" 205 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700905678150 "|project|M2:M2_Unit|dual_port_RAM_0:RAM_inst0|altsyncram:altsyncram_component|altsyncram_i6k2:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "M2:M2_Unit\|dual_port_RAM_1:RAM_inst1\|altsyncram:altsyncram_component\|altsyncram_j6k2:auto_generated\|q_a\[10\] " "Synthesized away node \"M2:M2_Unit\|dual_port_RAM_1:RAM_inst1\|altsyncram:altsyncram_component\|altsyncram_j6k2:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_j6k2.tdf" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/syn/db/altsyncram_j6k2.tdf" 391 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rtl/dual_port_RAM_1.v" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/dual_port_RAM_1.v" 98 0 0 } } { "../rtl/M2.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv" 131 0 0 } } { "../rtl/project.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/project.sv" 205 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700905678150 "|project|M2:M2_Unit|dual_port_RAM_1:RAM_inst1|altsyncram:altsyncram_component|altsyncram_j6k2:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "M2:M2_Unit\|dual_port_RAM_0:RAM_inst0\|altsyncram:altsyncram_component\|altsyncram_i6k2:auto_generated\|q_a\[9\] " "Synthesized away node \"M2:M2_Unit\|dual_port_RAM_0:RAM_inst0\|altsyncram:altsyncram_component\|altsyncram_i6k2:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_i6k2.tdf" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/syn/db/altsyncram_i6k2.tdf" 356 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rtl/dual_port_RAM_0.v" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/dual_port_RAM_0.v" 98 0 0 } } { "../rtl/M2.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv" 119 0 0 } } { "../rtl/project.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/project.sv" 205 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700905678150 "|project|M2:M2_Unit|dual_port_RAM_0:RAM_inst0|altsyncram:altsyncram_component|altsyncram_i6k2:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "M2:M2_Unit\|dual_port_RAM_1:RAM_inst1\|altsyncram:altsyncram_component\|altsyncram_j6k2:auto_generated\|q_a\[9\] " "Synthesized away node \"M2:M2_Unit\|dual_port_RAM_1:RAM_inst1\|altsyncram:altsyncram_component\|altsyncram_j6k2:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_j6k2.tdf" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/syn/db/altsyncram_j6k2.tdf" 356 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rtl/dual_port_RAM_1.v" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/dual_port_RAM_1.v" 98 0 0 } } { "../rtl/M2.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv" 131 0 0 } } { "../rtl/project.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/project.sv" 205 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700905678150 "|project|M2:M2_Unit|dual_port_RAM_1:RAM_inst1|altsyncram:altsyncram_component|altsyncram_j6k2:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "M2:M2_Unit\|dual_port_RAM_0:RAM_inst0\|altsyncram:altsyncram_component\|altsyncram_i6k2:auto_generated\|q_a\[8\] " "Synthesized away node \"M2:M2_Unit\|dual_port_RAM_0:RAM_inst0\|altsyncram:altsyncram_component\|altsyncram_i6k2:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_i6k2.tdf" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/syn/db/altsyncram_i6k2.tdf" 321 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rtl/dual_port_RAM_0.v" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/dual_port_RAM_0.v" 98 0 0 } } { "../rtl/M2.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv" 119 0 0 } } { "../rtl/project.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/project.sv" 205 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700905678150 "|project|M2:M2_Unit|dual_port_RAM_0:RAM_inst0|altsyncram:altsyncram_component|altsyncram_i6k2:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "M2:M2_Unit\|dual_port_RAM_1:RAM_inst1\|altsyncram:altsyncram_component\|altsyncram_j6k2:auto_generated\|q_a\[8\] " "Synthesized away node \"M2:M2_Unit\|dual_port_RAM_1:RAM_inst1\|altsyncram:altsyncram_component\|altsyncram_j6k2:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_j6k2.tdf" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/syn/db/altsyncram_j6k2.tdf" 321 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rtl/dual_port_RAM_1.v" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/dual_port_RAM_1.v" 98 0 0 } } { "../rtl/M2.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv" 131 0 0 } } { "../rtl/project.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/project.sv" 205 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700905678150 "|project|M2:M2_Unit|dual_port_RAM_1:RAM_inst1|altsyncram:altsyncram_component|altsyncram_j6k2:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "M2:M2_Unit\|dual_port_RAM_0:RAM_inst0\|altsyncram:altsyncram_component\|altsyncram_i6k2:auto_generated\|q_a\[7\] " "Synthesized away node \"M2:M2_Unit\|dual_port_RAM_0:RAM_inst0\|altsyncram:altsyncram_component\|altsyncram_i6k2:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_i6k2.tdf" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/syn/db/altsyncram_i6k2.tdf" 286 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rtl/dual_port_RAM_0.v" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/dual_port_RAM_0.v" 98 0 0 } } { "../rtl/M2.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv" 119 0 0 } } { "../rtl/project.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/project.sv" 205 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700905678150 "|project|M2:M2_Unit|dual_port_RAM_0:RAM_inst0|altsyncram:altsyncram_component|altsyncram_i6k2:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "M2:M2_Unit\|dual_port_RAM_1:RAM_inst1\|altsyncram:altsyncram_component\|altsyncram_j6k2:auto_generated\|q_a\[7\] " "Synthesized away node \"M2:M2_Unit\|dual_port_RAM_1:RAM_inst1\|altsyncram:altsyncram_component\|altsyncram_j6k2:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_j6k2.tdf" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/syn/db/altsyncram_j6k2.tdf" 286 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rtl/dual_port_RAM_1.v" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/dual_port_RAM_1.v" 98 0 0 } } { "../rtl/M2.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv" 131 0 0 } } { "../rtl/project.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/project.sv" 205 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700905678150 "|project|M2:M2_Unit|dual_port_RAM_1:RAM_inst1|altsyncram:altsyncram_component|altsyncram_j6k2:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "M2:M2_Unit\|dual_port_RAM_0:RAM_inst0\|altsyncram:altsyncram_component\|altsyncram_i6k2:auto_generated\|q_a\[6\] " "Synthesized away node \"M2:M2_Unit\|dual_port_RAM_0:RAM_inst0\|altsyncram:altsyncram_component\|altsyncram_i6k2:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_i6k2.tdf" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/syn/db/altsyncram_i6k2.tdf" 251 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rtl/dual_port_RAM_0.v" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/dual_port_RAM_0.v" 98 0 0 } } { "../rtl/M2.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv" 119 0 0 } } { "../rtl/project.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/project.sv" 205 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700905678150 "|project|M2:M2_Unit|dual_port_RAM_0:RAM_inst0|altsyncram:altsyncram_component|altsyncram_i6k2:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "M2:M2_Unit\|dual_port_RAM_1:RAM_inst1\|altsyncram:altsyncram_component\|altsyncram_j6k2:auto_generated\|q_a\[6\] " "Synthesized away node \"M2:M2_Unit\|dual_port_RAM_1:RAM_inst1\|altsyncram:altsyncram_component\|altsyncram_j6k2:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_j6k2.tdf" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/syn/db/altsyncram_j6k2.tdf" 251 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rtl/dual_port_RAM_1.v" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/dual_port_RAM_1.v" 98 0 0 } } { "../rtl/M2.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv" 131 0 0 } } { "../rtl/project.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/project.sv" 205 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700905678150 "|project|M2:M2_Unit|dual_port_RAM_1:RAM_inst1|altsyncram:altsyncram_component|altsyncram_j6k2:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "M2:M2_Unit\|dual_port_RAM_0:RAM_inst0\|altsyncram:altsyncram_component\|altsyncram_i6k2:auto_generated\|q_a\[5\] " "Synthesized away node \"M2:M2_Unit\|dual_port_RAM_0:RAM_inst0\|altsyncram:altsyncram_component\|altsyncram_i6k2:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_i6k2.tdf" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/syn/db/altsyncram_i6k2.tdf" 216 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rtl/dual_port_RAM_0.v" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/dual_port_RAM_0.v" 98 0 0 } } { "../rtl/M2.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv" 119 0 0 } } { "../rtl/project.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/project.sv" 205 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700905678150 "|project|M2:M2_Unit|dual_port_RAM_0:RAM_inst0|altsyncram:altsyncram_component|altsyncram_i6k2:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "M2:M2_Unit\|dual_port_RAM_1:RAM_inst1\|altsyncram:altsyncram_component\|altsyncram_j6k2:auto_generated\|q_a\[5\] " "Synthesized away node \"M2:M2_Unit\|dual_port_RAM_1:RAM_inst1\|altsyncram:altsyncram_component\|altsyncram_j6k2:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_j6k2.tdf" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/syn/db/altsyncram_j6k2.tdf" 216 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rtl/dual_port_RAM_1.v" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/dual_port_RAM_1.v" 98 0 0 } } { "../rtl/M2.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv" 131 0 0 } } { "../rtl/project.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/project.sv" 205 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700905678150 "|project|M2:M2_Unit|dual_port_RAM_1:RAM_inst1|altsyncram:altsyncram_component|altsyncram_j6k2:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "M2:M2_Unit\|dual_port_RAM_0:RAM_inst0\|altsyncram:altsyncram_component\|altsyncram_i6k2:auto_generated\|q_a\[4\] " "Synthesized away node \"M2:M2_Unit\|dual_port_RAM_0:RAM_inst0\|altsyncram:altsyncram_component\|altsyncram_i6k2:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_i6k2.tdf" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/syn/db/altsyncram_i6k2.tdf" 181 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rtl/dual_port_RAM_0.v" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/dual_port_RAM_0.v" 98 0 0 } } { "../rtl/M2.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv" 119 0 0 } } { "../rtl/project.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/project.sv" 205 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700905678150 "|project|M2:M2_Unit|dual_port_RAM_0:RAM_inst0|altsyncram:altsyncram_component|altsyncram_i6k2:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "M2:M2_Unit\|dual_port_RAM_1:RAM_inst1\|altsyncram:altsyncram_component\|altsyncram_j6k2:auto_generated\|q_a\[4\] " "Synthesized away node \"M2:M2_Unit\|dual_port_RAM_1:RAM_inst1\|altsyncram:altsyncram_component\|altsyncram_j6k2:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_j6k2.tdf" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/syn/db/altsyncram_j6k2.tdf" 181 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rtl/dual_port_RAM_1.v" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/dual_port_RAM_1.v" 98 0 0 } } { "../rtl/M2.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv" 131 0 0 } } { "../rtl/project.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/project.sv" 205 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700905678150 "|project|M2:M2_Unit|dual_port_RAM_1:RAM_inst1|altsyncram:altsyncram_component|altsyncram_j6k2:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "M2:M2_Unit\|dual_port_RAM_0:RAM_inst0\|altsyncram:altsyncram_component\|altsyncram_i6k2:auto_generated\|q_a\[3\] " "Synthesized away node \"M2:M2_Unit\|dual_port_RAM_0:RAM_inst0\|altsyncram:altsyncram_component\|altsyncram_i6k2:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_i6k2.tdf" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/syn/db/altsyncram_i6k2.tdf" 146 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rtl/dual_port_RAM_0.v" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/dual_port_RAM_0.v" 98 0 0 } } { "../rtl/M2.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv" 119 0 0 } } { "../rtl/project.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/project.sv" 205 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700905678150 "|project|M2:M2_Unit|dual_port_RAM_0:RAM_inst0|altsyncram:altsyncram_component|altsyncram_i6k2:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "M2:M2_Unit\|dual_port_RAM_1:RAM_inst1\|altsyncram:altsyncram_component\|altsyncram_j6k2:auto_generated\|q_a\[3\] " "Synthesized away node \"M2:M2_Unit\|dual_port_RAM_1:RAM_inst1\|altsyncram:altsyncram_component\|altsyncram_j6k2:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_j6k2.tdf" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/syn/db/altsyncram_j6k2.tdf" 146 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rtl/dual_port_RAM_1.v" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/dual_port_RAM_1.v" 98 0 0 } } { "../rtl/M2.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv" 131 0 0 } } { "../rtl/project.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/project.sv" 205 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700905678150 "|project|M2:M2_Unit|dual_port_RAM_1:RAM_inst1|altsyncram:altsyncram_component|altsyncram_j6k2:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "M2:M2_Unit\|dual_port_RAM_0:RAM_inst0\|altsyncram:altsyncram_component\|altsyncram_i6k2:auto_generated\|q_a\[2\] " "Synthesized away node \"M2:M2_Unit\|dual_port_RAM_0:RAM_inst0\|altsyncram:altsyncram_component\|altsyncram_i6k2:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_i6k2.tdf" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/syn/db/altsyncram_i6k2.tdf" 111 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rtl/dual_port_RAM_0.v" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/dual_port_RAM_0.v" 98 0 0 } } { "../rtl/M2.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv" 119 0 0 } } { "../rtl/project.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/project.sv" 205 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700905678150 "|project|M2:M2_Unit|dual_port_RAM_0:RAM_inst0|altsyncram:altsyncram_component|altsyncram_i6k2:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "M2:M2_Unit\|dual_port_RAM_1:RAM_inst1\|altsyncram:altsyncram_component\|altsyncram_j6k2:auto_generated\|q_a\[2\] " "Synthesized away node \"M2:M2_Unit\|dual_port_RAM_1:RAM_inst1\|altsyncram:altsyncram_component\|altsyncram_j6k2:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_j6k2.tdf" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/syn/db/altsyncram_j6k2.tdf" 111 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rtl/dual_port_RAM_1.v" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/dual_port_RAM_1.v" 98 0 0 } } { "../rtl/M2.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv" 131 0 0 } } { "../rtl/project.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/project.sv" 205 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700905678150 "|project|M2:M2_Unit|dual_port_RAM_1:RAM_inst1|altsyncram:altsyncram_component|altsyncram_j6k2:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "M2:M2_Unit\|dual_port_RAM_0:RAM_inst0\|altsyncram:altsyncram_component\|altsyncram_i6k2:auto_generated\|q_a\[1\] " "Synthesized away node \"M2:M2_Unit\|dual_port_RAM_0:RAM_inst0\|altsyncram:altsyncram_component\|altsyncram_i6k2:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_i6k2.tdf" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/syn/db/altsyncram_i6k2.tdf" 76 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rtl/dual_port_RAM_0.v" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/dual_port_RAM_0.v" 98 0 0 } } { "../rtl/M2.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv" 119 0 0 } } { "../rtl/project.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/project.sv" 205 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700905678150 "|project|M2:M2_Unit|dual_port_RAM_0:RAM_inst0|altsyncram:altsyncram_component|altsyncram_i6k2:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "M2:M2_Unit\|dual_port_RAM_1:RAM_inst1\|altsyncram:altsyncram_component\|altsyncram_j6k2:auto_generated\|q_a\[1\] " "Synthesized away node \"M2:M2_Unit\|dual_port_RAM_1:RAM_inst1\|altsyncram:altsyncram_component\|altsyncram_j6k2:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_j6k2.tdf" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/syn/db/altsyncram_j6k2.tdf" 76 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rtl/dual_port_RAM_1.v" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/dual_port_RAM_1.v" 98 0 0 } } { "../rtl/M2.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv" 131 0 0 } } { "../rtl/project.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/project.sv" 205 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700905678150 "|project|M2:M2_Unit|dual_port_RAM_1:RAM_inst1|altsyncram:altsyncram_component|altsyncram_j6k2:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "M2:M2_Unit\|dual_port_RAM_0:RAM_inst0\|altsyncram:altsyncram_component\|altsyncram_i6k2:auto_generated\|q_a\[0\] " "Synthesized away node \"M2:M2_Unit\|dual_port_RAM_0:RAM_inst0\|altsyncram:altsyncram_component\|altsyncram_i6k2:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_i6k2.tdf" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/syn/db/altsyncram_i6k2.tdf" 41 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rtl/dual_port_RAM_0.v" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/dual_port_RAM_0.v" 98 0 0 } } { "../rtl/M2.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv" 119 0 0 } } { "../rtl/project.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/project.sv" 205 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700905678150 "|project|M2:M2_Unit|dual_port_RAM_0:RAM_inst0|altsyncram:altsyncram_component|altsyncram_i6k2:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "M2:M2_Unit\|dual_port_RAM_1:RAM_inst1\|altsyncram:altsyncram_component\|altsyncram_j6k2:auto_generated\|q_a\[0\] " "Synthesized away node \"M2:M2_Unit\|dual_port_RAM_1:RAM_inst1\|altsyncram:altsyncram_component\|altsyncram_j6k2:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_j6k2.tdf" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/syn/db/altsyncram_j6k2.tdf" 41 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rtl/dual_port_RAM_1.v" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/dual_port_RAM_1.v" 98 0 0 } } { "../rtl/M2.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv" 131 0 0 } } { "../rtl/project.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/project.sv" 205 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700905678150 "|project|M2:M2_Unit|dual_port_RAM_1:RAM_inst1|altsyncram:altsyncram_component|altsyncram_j6k2:auto_generated|ram_block1a0"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1700905678150 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1700905678150 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../rtl/UART_SRAM_interface.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/UART_SRAM_interface.sv" 27 -1 0 } } { "../rtl/SRAM_controller.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/SRAM_controller.sv" 31 -1 0 } } { "../rtl/SRAM_controller.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/SRAM_controller.sv" 32 -1 0 } } { "../rtl/SRAM_controller.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/SRAM_controller.sv" 34 -1 0 } } { "../rtl/UART_receive_controller.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/UART_receive_controller.sv" 33 -1 0 } } { "../rtl/M2.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv" 175 -1 0 } } { "../rtl/PB_controller.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/PB_controller.sv" 23 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1700905678769 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1700905678770 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[3\]\[1\] GND " "Pin \"SEVEN_SEGMENT_N_O\[3\]\[1\]\" is stuck at GND" {  } { { "../rtl/project.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/project.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700905684592 "|project|SEVEN_SEGMENT_N_O[3][1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_O GND " "Pin \"VGA_SYNC_O\" is stuck at GND" {  } { { "../rtl/project.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/project.sv" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700905684592 "|project|VGA_SYNC_O"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDRESS_O\[18\] GND " "Pin \"SRAM_ADDRESS_O\[18\]\" is stuck at GND" {  } { { "../rtl/project.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/project.sv" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700905684592 "|project|SRAM_ADDRESS_O[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDRESS_O\[19\] GND " "Pin \"SRAM_ADDRESS_O\[19\]\" is stuck at GND" {  } { { "../rtl/project.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/project.sv" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700905684592 "|project|SRAM_ADDRESS_O[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "UART_TX_O VCC " "Pin \"UART_TX_O\" is stuck at VCC" {  } { { "../rtl/project.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/project.sv" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700905684592 "|project|UART_TX_O"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1700905684592 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1700905684830 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2433 " "2433 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1700905686211 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/syn/output_files/project.map.smsg " "Generated suppressed messages file C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/syn/output_files/project.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700905686513 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1700905687078 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700905687078 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "17 " "Design contains 17 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[0\] " "No output dependent on input pin \"SWITCH_I\[0\]\"" {  } { { "../rtl/project.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/project.sv" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1700905687568 "|project|SWITCH_I[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[1\] " "No output dependent on input pin \"SWITCH_I\[1\]\"" {  } { { "../rtl/project.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/project.sv" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1700905687568 "|project|SWITCH_I[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[2\] " "No output dependent on input pin \"SWITCH_I\[2\]\"" {  } { { "../rtl/project.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/project.sv" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1700905687568 "|project|SWITCH_I[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[3\] " "No output dependent on input pin \"SWITCH_I\[3\]\"" {  } { { "../rtl/project.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/project.sv" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1700905687568 "|project|SWITCH_I[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[4\] " "No output dependent on input pin \"SWITCH_I\[4\]\"" {  } { { "../rtl/project.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/project.sv" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1700905687568 "|project|SWITCH_I[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[5\] " "No output dependent on input pin \"SWITCH_I\[5\]\"" {  } { { "../rtl/project.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/project.sv" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1700905687568 "|project|SWITCH_I[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[6\] " "No output dependent on input pin \"SWITCH_I\[6\]\"" {  } { { "../rtl/project.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/project.sv" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1700905687568 "|project|SWITCH_I[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[7\] " "No output dependent on input pin \"SWITCH_I\[7\]\"" {  } { { "../rtl/project.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/project.sv" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1700905687568 "|project|SWITCH_I[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[8\] " "No output dependent on input pin \"SWITCH_I\[8\]\"" {  } { { "../rtl/project.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/project.sv" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1700905687568 "|project|SWITCH_I[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[9\] " "No output dependent on input pin \"SWITCH_I\[9\]\"" {  } { { "../rtl/project.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/project.sv" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1700905687568 "|project|SWITCH_I[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[10\] " "No output dependent on input pin \"SWITCH_I\[10\]\"" {  } { { "../rtl/project.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/project.sv" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1700905687568 "|project|SWITCH_I[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[11\] " "No output dependent on input pin \"SWITCH_I\[11\]\"" {  } { { "../rtl/project.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/project.sv" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1700905687568 "|project|SWITCH_I[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[12\] " "No output dependent on input pin \"SWITCH_I\[12\]\"" {  } { { "../rtl/project.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/project.sv" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1700905687568 "|project|SWITCH_I[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[13\] " "No output dependent on input pin \"SWITCH_I\[13\]\"" {  } { { "../rtl/project.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/project.sv" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1700905687568 "|project|SWITCH_I[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[14\] " "No output dependent on input pin \"SWITCH_I\[14\]\"" {  } { { "../rtl/project.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/project.sv" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1700905687568 "|project|SWITCH_I[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[15\] " "No output dependent on input pin \"SWITCH_I\[15\]\"" {  } { { "../rtl/project.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/project.sv" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1700905687568 "|project|SWITCH_I[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[16\] " "No output dependent on input pin \"SWITCH_I\[16\]\"" {  } { { "../rtl/project.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/project.sv" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1700905687568 "|project|SWITCH_I[16]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1700905687568 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1416 " "Implemented 1416 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "24 " "Implemented 24 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1700905687571 ""} { "Info" "ICUT_CUT_TM_OPINS" "120 " "Implemented 120 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1700905687571 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1700905687571 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1255 " "Implemented 1255 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1700905687571 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1700905687571 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1700905687571 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 251 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 251 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4826 " "Peak virtual memory: 4826 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1700905687655 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 25 04:48:07 2023 " "Processing ended: Sat Nov 25 04:48:07 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1700905687655 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:32 " "Elapsed time: 00:00:32" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1700905687655 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1700905687655 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1700905687655 ""}
