Block Name			X	Y		#Block ID
---------------------------
f1_0_stencil$d_reg__U1		17	20		#r99
f1_0_stencil$d_reg__U10		13	19		#r100
f1_0_stencil$d_reg__U11		14	21		#r101
f1_0_stencil$d_reg__U12		14	22		#r102
f1_0_stencil$d_reg__U2		18	20		#r103
f1_0_stencil$d_reg__U3		19	19		#r104
f1_0_stencil$d_reg__U4		18	19		#r105
f1_0_stencil$d_reg__U5		15	21		#r106
f1_0_stencil$d_reg__U6		16	21		#r107
f1_0_stencil$d_reg__U7		15	20		#r108
f1_0_stencil$d_reg__U8		14	20		#r109
f1_0_stencil$d_reg__U9		14	19		#r110
f1_0_stencil$ub_f1_0_stencil_op_hcompute_f1_0_stencil_63_to_f1_0_stencil_op_hcompute_f1_blur_unnormalized_stencil_1_54_garnet		15	19		#m27
f1_temp_stencil$d_reg__U15		8	7		#r93
f1_temp_stencil$d_reg__U16		9	7		#r94
f1_temp_stencil$d_reg__U17		8	10		#r95
f1_temp_stencil$d_reg__U18		9	10		#r96
f1_temp_stencil$d_reg__U19		9	9		#r97
f1_temp_stencil$d_reg__U20		9	8		#r98
f1_temp_stencil$ub_f1_temp_stencil_op_hcompute_f1_temp_stencil_37_to_f1_temp_stencil_op_hcompute_f1_temp_blur_unnormalized_stencil_1_42_garnet		7	9		#m58
f1_up_stencil$ub_f1_up_stencil_cyclic_0_garnet		11	7		#m57
f2_0_stencil$ub_f2_0_stencil_cyclic_0_garnet		11	12		#m40
f2_temp_stencil$d_reg__U27		7	11		#r81
f2_temp_stencil$d_reg__U28		8	11		#r82
f2_temp_stencil$d_reg__U29		8	12		#r83
f2_temp_stencil$d_reg__U30		9	12		#r84
f2_temp_stencil$d_reg__U31		5	3		#r85
f2_temp_stencil$d_reg__U32		5	2		#r86
f2_temp_stencil$d_reg__U33		3	1		#r87
f2_temp_stencil$d_reg__U34		5	1		#r88
f2_temp_stencil$d_reg__U35		8	2		#r89
f2_temp_stencil$d_reg__U36		7	2		#r90
f2_temp_stencil$d_reg__U37		4	2		#r91
f2_temp_stencil$d_reg__U38		4	1		#r92
f2_temp_stencil$ub_f2_temp_stencil_op_hcompute_f2_temp_stencil_18_to_f2_temp_stencil_op_hcompute_f2_temp_blur_unnormalized_stencil_1_23_garnet		7	3		#m41
h0_0_stencil$ub_h0_0_stencil_op_hcompute_h0_0_stencil_15_to_h0_0_stencil_op_hcompute_f0_up_stencil_66_garnet		15	1		#m72
h1_0_stencil$ub_h1_0_stencil_op_hcompute_h1_0_stencil_12_to_h1_0_stencil_op_hcompute_f1_up_stencil_1_35_garnet		11	9		#m55
hw_input_global_wrapper_stencil$d_reg__U45		7	21		#r75
hw_input_global_wrapper_stencil$d_reg__U46		9	21		#r76
hw_input_global_wrapper_stencil$d_reg__U47		12	15		#r77
hw_input_global_wrapper_stencil$d_reg__U48		12	16		#r78
hw_input_global_wrapper_stencil$d_reg__U49		11	16		#r79
hw_input_global_wrapper_stencil$d_reg__U50		10	16		#r80
hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_10_to_hw_input_global_wrapper_stencil_op_hcompute_blur_unnormalized_stencil_1_72_garnet		11	15		#m14
hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0		3	0		#I13
hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_en		1	0		#i2
hw_output_stencil_op_hcompute_hw_output_stencil_write_0		4	0		#I74
hw_output_stencil_op_hcompute_hw_output_stencil_write_valid		0	0		#i4
op_hcompute_blur_unnormalized_stencil$inner_compute$i140688207875664_i140688151892304		12	15		#p12
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i140688138709712_i140688142956176		8	21		#p15
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i140688139165136_i140688151512656		9	20		#p17
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i140688153627280_i140688155058064		12	17		#p25
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i140688153627536_i140688151512656		12	16		#p24
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i140688153628048_i140688155058064		13	16		#p23
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i140688153628112_i140688155058064		10	16		#p22
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i140688154523600_i140688142956176		10	15		#p19
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i140688154524304_i140688155058064		9	16		#p20
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i140688158793680_i140688151512656		8	20		#p16
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i140688160461328_i140688155058064		9	17		#p18
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i140688161709520_i140688155058064		10	17		#p21
op_hcompute_f0_up_stencil$inner_compute$i140688148550736_i140688151512656		13	1		#p73
op_hcompute_f1_blur_unnormalized_stencil$inner_compute$i140688147760912_i140688151892304		13	22		#p10
op_hcompute_f1_blur_unnormalized_stencil_1$inner_compute$i140688154166288_i140688155058064		14	21		#p36
op_hcompute_f1_blur_unnormalized_stencil_1$inner_compute$i140688154166992_i140688155058064		13	20		#p38
op_hcompute_f1_blur_unnormalized_stencil_1$inner_compute$i140688154168272_i140688151512656		13	21		#p37
op_hcompute_f1_blur_unnormalized_stencil_1$inner_compute$i140688157504656_i140688155058064		16	19		#p31
op_hcompute_f1_blur_unnormalized_stencil_1$inner_compute$i140688157504720_i140688142956176		18	18		#p28
op_hcompute_f1_blur_unnormalized_stencil_1$inner_compute$i140688157504912_i140688151512656		17	18		#p29
op_hcompute_f1_blur_unnormalized_stencil_1$inner_compute$i140688157505040_i140688142956176		14	20		#p32
op_hcompute_f1_blur_unnormalized_stencil_1$inner_compute$i140688157505104_i140688155058064		14	22		#p35
op_hcompute_f1_blur_unnormalized_stencil_1$inner_compute$i140688157505744_i140688155058064		16	22		#p34
op_hcompute_f1_blur_unnormalized_stencil_1$inner_compute$i140688157506512_i140688151512656		17	19		#p30
op_hcompute_f1_blur_unnormalized_stencil_1$inner_compute$i140688157507216_i140688155058064		16	20		#p33
op_hcompute_f1_temp_blur_unnormalized_stencil$inner_compute$i140688151797456_i140688151892304		8	10		#p6
op_hcompute_f1_temp_blur_unnormalized_stencil_1$inner_compute$i140688139343632_i140688155058064		10	9		#p62
op_hcompute_f1_temp_blur_unnormalized_stencil_1$inner_compute$i140688139344080_i140688142956176		13	7		#p59
op_hcompute_f1_temp_blur_unnormalized_stencil_1$inner_compute$i140688139344784_i140688151512656		10	7		#p61
op_hcompute_f1_temp_blur_unnormalized_stencil_1$inner_compute$i140688139345232_i140688151512656		12	7		#p60
op_hcompute_f1_temp_blur_unnormalized_stencil_1$inner_compute$i140688139399632_i140688155058064		10	10		#p69
op_hcompute_f1_temp_blur_unnormalized_stencil_1$inner_compute$i140688139400080_i140688155058064		9	9		#p67
op_hcompute_f1_temp_blur_unnormalized_stencil_1$inner_compute$i140688139400272_i140688151512656		9	10		#p68
op_hcompute_f1_temp_blur_unnormalized_stencil_1$inner_compute$i140688139400592_i140688155058064		8	8		#p65
op_hcompute_f1_temp_blur_unnormalized_stencil_1$inner_compute$i140688139400720_i140688155058064		9	8		#p64
op_hcompute_f1_temp_blur_unnormalized_stencil_1$inner_compute$i140688139400912_i140688142956176		10	8		#p63
op_hcompute_f1_temp_blur_unnormalized_stencil_1$inner_compute$i140688139401552_i140688155058064		8	9		#p66
op_hcompute_f1_up_stencil_1$inner_compute$i140688136571216_i140688151512656		9	7		#p56
op_hcompute_f2_temp_blur_unnormalized_stencil$inner_compute$i140688136249296_i140688151892304		5	3		#p8
op_hcompute_f2_temp_blur_unnormalized_stencil_1$inner_compute$i140688137628496_i140688142956176		10	12		#p42
op_hcompute_f2_temp_blur_unnormalized_stencil_1$inner_compute$i140688137842896_i140688155058064		4	1		#p50
op_hcompute_f2_temp_blur_unnormalized_stencil_1$inner_compute$i140688137843152_i140688142956176		6	2		#p46
op_hcompute_f2_temp_blur_unnormalized_stencil_1$inner_compute$i140688137843344_i140688155058064		6	1		#p52
op_hcompute_f2_temp_blur_unnormalized_stencil_1$inner_compute$i140688137843408_i140688155058064		4	2		#p49
op_hcompute_f2_temp_blur_unnormalized_stencil_1$inner_compute$i140688137843792_i140688155058064		8	3		#p45
op_hcompute_f2_temp_blur_unnormalized_stencil_1$inner_compute$i140688137843920_i140688151512656		10	11		#p43
op_hcompute_f2_temp_blur_unnormalized_stencil_1$inner_compute$i140688137844624_i140688151512656		5	1		#p51
op_hcompute_f2_temp_blur_unnormalized_stencil_1$inner_compute$i140688137844816_i140688155058064		6	3		#p47
op_hcompute_f2_temp_blur_unnormalized_stencil_1$inner_compute$i140688137844944_i140688155058064		5	2		#p48
op_hcompute_f2_temp_blur_unnormalized_stencil_1$inner_compute$i140688137846480_i140688151512656		9	11		#p44
op_hcompute_h0_0_stencil$inner_compute$i140688141543056_i140688153410704		14	16		#p71
op_hcompute_h1_0_stencil$inner_compute$i140688135558672_i140688153410704		12	18		#p54
op_hcompute_hw_input_global_wrapper_stencil_port_controller_garnet		3	2		#m1
op_hcompute_hw_output_stencil_port_controller_garnet		3	1		#m3
op_hcompute_l0_0_stencil$inner_compute$i140688134789840_i140688147673616		14	17		#p26
op_hcompute_l0_0_stencil$inner_compute$i140688134801808_i140688151892304		13	17		#p11
op_hcompute_l0_up_stencil$inner_compute$i140688134595024_i140688151892304		12	2		#p5
op_hcompute_l0_up_stencil$inner_compute$i140688134618576_i140688147673616		12	1		#p70
op_hcompute_l1_0_stencil$inner_compute$i140688134304464_i140688151892304		14	18		#p9
op_hcompute_l1_0_stencil$inner_compute$i140688134405456_i140688147673616		13	18		#p39
op_hcompute_l1_up_stencil$inner_compute$i140688134142544_i140688151892304		5	7		#p7
op_hcompute_l1_up_stencil$inner_compute$i140688134186640_i140688147673616		6	7		#p53
reset		2	0		#i0
