Analysis & Synthesis report for lab7
Thu Nov 11 17:48:05 2021
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages
  6. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Failed - Thu Nov 11 17:48:05 2021           ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; lab7                                        ;
; Top-level Entity Name              ; lab7                                        ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; N/A until Partition Merge                   ;
;     Total combinational functions  ; N/A until Partition Merge                   ;
;     Dedicated logic registers      ; N/A until Partition Merge                   ;
; Total registers                    ; N/A until Partition Merge                   ;
; Total pins                         ; N/A until Partition Merge                   ;
; Total virtual pins                 ; N/A until Partition Merge                   ;
; Total memory bits                  ; N/A until Partition Merge                   ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                   ;
; Total PLLs                         ; N/A until Partition Merge                   ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; lab7               ; lab7               ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Thu Nov 11 17:47:06 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off lab7 -c lab7
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12248): Elaborating Platform Designer system entity "lab7_soc.qsys"
Info (12250): 2021.11.11.17:47:21 Progress: Loading lab7_test/lab7_soc.qsys
Info (12250): 2021.11.11.17:47:22 Progress: Reading input file
Info (12250): 2021.11.11.17:47:22 Progress: Adding Acc [altera_avalon_pio 18.1]
Info (12250): 2021.11.11.17:47:22 Progress: Parameterizing module Acc
Info (12250): 2021.11.11.17:47:22 Progress: Adding Reset [altera_avalon_pio 18.1]
Info (12250): 2021.11.11.17:47:22 Progress: Parameterizing module Reset
Info (12250): 2021.11.11.17:47:22 Progress: Adding clk_0 [clock_source 18.1]
Info (12250): 2021.11.11.17:47:23 Progress: Parameterizing module clk_0
Info (12250): 2021.11.11.17:47:23 Progress: Adding led [altera_avalon_pio 18.1]
Info (12250): 2021.11.11.17:47:23 Progress: Parameterizing module led
Info (12250): 2021.11.11.17:47:23 Progress: Adding nios2_gen2_0 [altera_nios2_gen2 18.1]
Info (12250): 2021.11.11.17:47:23 Progress: Parameterizing module nios2_gen2_0
Info (12250): 2021.11.11.17:47:23 Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 18.1]
Info (12250): 2021.11.11.17:47:23 Progress: Parameterizing module onchip_memory2_0
Info (12250): 2021.11.11.17:47:23 Progress: Adding sdram [altera_avalon_new_sdram_controller 18.1]
Info (12250): 2021.11.11.17:47:23 Progress: Parameterizing module sdram
Info (12250): 2021.11.11.17:47:23 Progress: Adding sdram_pll [altpll 18.1]
Info (12250): 2021.11.11.17:47:24 Progress: Parameterizing module sdram_pll
Info (12250): 2021.11.11.17:47:24 Progress: Adding sw [altera_avalon_pio 18.1]
Info (12250): 2021.11.11.17:47:24 Progress: Parameterizing module sw
Info (12250): 2021.11.11.17:47:24 Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 18.1]
Info (12250): 2021.11.11.17:47:24 Progress: Parameterizing module sysid_qsys_0
Info (12250): 2021.11.11.17:47:24 Progress: Building connections
Info (12250): 2021.11.11.17:47:24 Progress: Parameterizing connections
Info (12250): 2021.11.11.17:47:24 Progress: Validating
Info (12250): 2021.11.11.17:47:25 Progress: Done reading input file
Info (12250): Lab7_soc.Acc: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info (12250): Lab7_soc.Reset: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info (12250): Lab7_soc.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info (12250): Lab7_soc.sw: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info (12250): Lab7_soc.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info (12250): Lab7_soc.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Warning (12251): Lab7_soc.sdram_pll: sdram_pll.areset_conduit must be exported, or connected to a matching conduit.
Warning (12251): Lab7_soc.sdram_pll: sdram_pll.locked_conduit must be exported, or connected to a matching conduit.
Info (12250): Lab7_soc: Generating lab7_soc "lab7_soc" for QUARTUS_SYNTH
Info (12250): Inserting clock-crossing logic between cmd_demux.src5 and cmd_mux_005.sink0
Info (12250): Inserting clock-crossing logic between cmd_demux_001.src5 and cmd_mux_005.sink1
Info (12250): Inserting clock-crossing logic between rsp_demux_005.src0 and rsp_mux.sink5
Info (12250): Inserting clock-crossing logic between rsp_demux_005.src1 and rsp_mux_001.sink5
Info (12250): Acc: Starting RTL generation for module 'lab7_soc_Acc'
Info (12250): Acc:   Generation command is [exec D:/bin/electrtools/intelfpga_lite/quartus/bin64/perl/bin/perl.exe -I D:/bin/electrtools/intelfpga_lite/quartus/bin64/perl/lib -I D:/bin/electrtools/intelfpga_lite/quartus/sopc_builder/bin/europa -I D:/bin/electrtools/intelfpga_lite/quartus/sopc_builder/bin/perl_lib -I D:/bin/electrtools/intelfpga_lite/quartus/sopc_builder/bin -I D:/bin/electrtools/intelfpga_lite/quartus/../ip/altera/sopc_builder_ip/common -I D:/bin/electrtools/intelfpga_lite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/bin/electrtools/intelfpga_lite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=lab7_soc_Acc --dir=C:/Users/Mu/AppData/Local/Temp/alt8942_8272149445029170833.dir/0002_Acc_gen/ --quartus_dir=D:/bin/electrtools/intelfpga_lite/quartus --verilog --config=C:/Users/Mu/AppData/Local/Temp/alt8942_8272149445029170833.dir/0002_Acc_gen//lab7_soc_Acc_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Acc: Done RTL generation for module 'lab7_soc_Acc'
Info (12250): Acc: "lab7_soc" instantiated altera_avalon_pio "Acc"
Info (12250): Led: Starting RTL generation for module 'lab7_soc_led'
Info (12250): Led:   Generation command is [exec D:/bin/electrtools/intelfpga_lite/quartus/bin64/perl/bin/perl.exe -I D:/bin/electrtools/intelfpga_lite/quartus/bin64/perl/lib -I D:/bin/electrtools/intelfpga_lite/quartus/sopc_builder/bin/europa -I D:/bin/electrtools/intelfpga_lite/quartus/sopc_builder/bin/perl_lib -I D:/bin/electrtools/intelfpga_lite/quartus/sopc_builder/bin -I D:/bin/electrtools/intelfpga_lite/quartus/../ip/altera/sopc_builder_ip/common -I D:/bin/electrtools/intelfpga_lite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/bin/electrtools/intelfpga_lite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=lab7_soc_led --dir=C:/Users/Mu/AppData/Local/Temp/alt8942_8272149445029170833.dir/0003_led_gen/ --quartus_dir=D:/bin/electrtools/intelfpga_lite/quartus --verilog --config=C:/Users/Mu/AppData/Local/Temp/alt8942_8272149445029170833.dir/0003_led_gen//lab7_soc_led_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Led: Done RTL generation for module 'lab7_soc_led'
Info (12250): Led: "lab7_soc" instantiated altera_avalon_pio "led"
Info (12250): Nios2_gen2_0: "lab7_soc" instantiated altera_nios2_gen2 "nios2_gen2_0"
Info (12250): Onchip_memory2_0: Starting RTL generation for module 'lab7_soc_onchip_memory2_0'
Info (12250): Onchip_memory2_0:   Generation command is [exec D:/bin/electrtools/intelfpga_lite/quartus/bin64/perl/bin/perl.exe -I D:/bin/electrtools/intelfpga_lite/quartus/bin64/perl/lib -I D:/bin/electrtools/intelfpga_lite/quartus/sopc_builder/bin/europa -I D:/bin/electrtools/intelfpga_lite/quartus/sopc_builder/bin/perl_lib -I D:/bin/electrtools/intelfpga_lite/quartus/sopc_builder/bin -I D:/bin/electrtools/intelfpga_lite/quartus/../ip/altera/sopc_builder_ip/common -I D:/bin/electrtools/intelfpga_lite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- D:/bin/electrtools/intelfpga_lite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=lab7_soc_onchip_memory2_0 --dir=C:/Users/Mu/AppData/Local/Temp/alt8942_8272149445029170833.dir/0004_onchip_memory2_0_gen/ --quartus_dir=D:/bin/electrtools/intelfpga_lite/quartus --verilog --config=C:/Users/Mu/AppData/Local/Temp/alt8942_8272149445029170833.dir/0004_onchip_memory2_0_gen//lab7_soc_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Onchip_memory2_0: Done RTL generation for module 'lab7_soc_onchip_memory2_0'
Info (12250): Onchip_memory2_0: "lab7_soc" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info (12250): Sdram: Starting RTL generation for module 'lab7_soc_sdram'
Info (12250): Sdram:   Generation command is [exec D:/bin/electrtools/intelfpga_lite/quartus/bin64/perl/bin/perl.exe -I D:/bin/electrtools/intelfpga_lite/quartus/bin64/perl/lib -I D:/bin/electrtools/intelfpga_lite/quartus/sopc_builder/bin/europa -I D:/bin/electrtools/intelfpga_lite/quartus/sopc_builder/bin/perl_lib -I D:/bin/electrtools/intelfpga_lite/quartus/sopc_builder/bin -I D:/bin/electrtools/intelfpga_lite/quartus/../ip/altera/sopc_builder_ip/common -I D:/bin/electrtools/intelfpga_lite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- D:/bin/electrtools/intelfpga_lite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=lab7_soc_sdram --dir=C:/Users/Mu/AppData/Local/Temp/alt8942_8272149445029170833.dir/0005_sdram_gen/ --quartus_dir=D:/bin/electrtools/intelfpga_lite/quartus --verilog --config=C:/Users/Mu/AppData/Local/Temp/alt8942_8272149445029170833.dir/0005_sdram_gen//lab7_soc_sdram_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Sdram: Done RTL generation for module 'lab7_soc_sdram'
Info (12250): Sdram: "lab7_soc" instantiated altera_avalon_new_sdram_controller "sdram"
Info (12250): Sdram_pll: "lab7_soc" instantiated altpll "sdram_pll"
Info (12250): Sw: Starting RTL generation for module 'lab7_soc_sw'
Info (12250): Sw:   Generation command is [exec D:/bin/electrtools/intelfpga_lite/quartus/bin64/perl/bin/perl.exe -I D:/bin/electrtools/intelfpga_lite/quartus/bin64/perl/lib -I D:/bin/electrtools/intelfpga_lite/quartus/sopc_builder/bin/europa -I D:/bin/electrtools/intelfpga_lite/quartus/sopc_builder/bin/perl_lib -I D:/bin/electrtools/intelfpga_lite/quartus/sopc_builder/bin -I D:/bin/electrtools/intelfpga_lite/quartus/../ip/altera/sopc_builder_ip/common -I D:/bin/electrtools/intelfpga_lite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/bin/electrtools/intelfpga_lite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=lab7_soc_sw --dir=C:/Users/Mu/AppData/Local/Temp/alt8942_8272149445029170833.dir/0008_sw_gen/ --quartus_dir=D:/bin/electrtools/intelfpga_lite/quartus --verilog --config=C:/Users/Mu/AppData/Local/Temp/alt8942_8272149445029170833.dir/0008_sw_gen//lab7_soc_sw_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Sw: Done RTL generation for module 'lab7_soc_sw'
Info (12250): Sw: "lab7_soc" instantiated altera_avalon_pio "sw"
Info (12250): Sysid_qsys_0: "lab7_soc" instantiated altera_avalon_sysid_qsys "sysid_qsys_0"
Info (12250): Avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info (12250): Mm_interconnect_0: "lab7_soc" instantiated altera_mm_interconnect "mm_interconnect_0"
Info (12250): Irq_mapper: "lab7_soc" instantiated altera_irq_mapper "irq_mapper"
Info (12250): Rst_controller: "lab7_soc" instantiated altera_reset_controller "rst_controller"
Info (12250): Cpu: Starting RTL generation for module 'lab7_soc_nios2_gen2_0_cpu'
Info (12250): Cpu:   Generation command is [exec D:/bin/electrtools/intelFPGA_lite/quartus/bin64//eperlcmd.exe -I D:/bin/electrtools/intelFPGA_lite/quartus/bin64//perl/lib -I D:/bin/electrtools/intelfpga_lite/quartus/sopc_builder/bin/europa -I D:/bin/electrtools/intelfpga_lite/quartus/sopc_builder/bin/perl_lib -I D:/bin/electrtools/intelfpga_lite/quartus/sopc_builder/bin -I D:/bin/electrtools/intelfpga_lite/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I D:/bin/electrtools/intelfpga_lite/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I D:/bin/electrtools/intelfpga_lite/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I D:/bin/electrtools/intelfpga_lite/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- D:/bin/electrtools/intelfpga_lite/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=lab7_soc_nios2_gen2_0_cpu --dir=C:/Users/Mu/AppData/Local/Temp/alt8942_8272149445029170833.dir/0012_cpu_gen/ --quartus_bindir=D:/bin/electrtools/intelFPGA_lite/quartus/bin64/ --verilog --config=C:/Users/Mu/AppData/Local/Temp/alt8942_8272149445029170833.dir/0012_cpu_gen//lab7_soc_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info (12250): Cpu: # 2021.11.11 17:47:59 (*) Starting Nios II generation
Info (12250): Cpu: # 2021.11.11 17:47:59 (*)   Checking for plaintext license.
Info (12250): Cpu: # 2021.11.11 17:48:00 (*)   Couldn't query license setup in Quartus directory D:/bin/electrtools/intelFPGA_lite/quartus/bin64/
Info (12250): Cpu: # 2021.11.11 17:48:00 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info (12250): Cpu: # 2021.11.11 17:48:00 (*)   LM_LICENSE_FILE environment variable is empty
Info (12250): Cpu: # 2021.11.11 17:48:00 (*)   Plaintext license not found.
Info (12250): Cpu: # 2021.11.11 17:48:00 (*)   No license required to generate encrypted Nios II/e.
Info (12250): Cpu: # 2021.11.11 17:48:00 (*)   Elaborating CPU configuration settings
Info (12250): Cpu: # 2021.11.11 17:48:00 (*)   Creating all objects for CPU
Info (12250): Cpu: # 2021.11.11 17:48:01 (*)   Generating RTL from CPU objects
Info (12250): Cpu: # 2021.11.11 17:48:01 (*)   Creating plain-text RTL
Info (12250): Cpu: # 2021.11.11 17:48:01 (*) Done Nios II generation
Info (12250): Cpu: Done RTL generation for module 'lab7_soc_nios2_gen2_0_cpu'
Info (12250): Cpu: "nios2_gen2_0" instantiated altera_nios2_gen2_unit "cpu"
Info (12250): Nios2_gen2_0_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_gen2_0_data_master_translator"
Info (12250): Sysid_qsys_0_control_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "sysid_qsys_0_control_slave_translator"
Info (12250): Nios2_gen2_0_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_gen2_0_data_master_agent"
Info (12250): Sysid_qsys_0_control_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "sysid_qsys_0_control_slave_agent"
Info (12250): Sysid_qsys_0_control_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "sysid_qsys_0_control_slave_agent_rsp_fifo"
Info (12250): Router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info (12250): Router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info (12250): Cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info (12250): Cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info (12250): Rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info (12250): Rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info (12250): Reusing file D:/home/Documents/University/Lessons/ECE_385/LAB/Lab7/lab7_test/db/ip/lab7_soc/submodules/altera_merlin_arbitrator.sv
Info (12250): Crosser: "mm_interconnect_0" instantiated altera_avalon_st_handshake_clock_crosser "crosser"
Info (12250): Avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info (12250): Error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info (12250): Lab7_soc: Done "lab7_soc" with 27 modules, 44 files
Info (12249): Finished elaborating Platform Designer system entity "lab7_soc.qsys"
Info (12021): Found 1 design units, including 1 entities, in source file lab7_soc/synthesis/lab7_soc.v
    Info (12023): Found entity 1: lab7_soc File: D:/home/Documents/University/Lessons/ECE_385/LAB/Lab7/lab7_test/lab7_soc/synthesis/lab7_soc.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file lab7_soc/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: D:/home/Documents/University/Lessons/ECE_385/LAB/Lab7/lab7_test/lab7_soc/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file lab7_soc/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: D:/home/Documents/University/Lessons/ECE_385/LAB/Lab7/lab7_test/lab7_soc/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file lab7_soc/synthesis/submodules/lab7_soc_irq_mapper.sv
    Info (12023): Found entity 1: lab7_soc_irq_mapper File: D:/home/Documents/University/Lessons/ECE_385/LAB/Lab7/lab7_test/lab7_soc/synthesis/submodules/lab7_soc_irq_mapper.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v
    Info (12023): Found entity 1: lab7_soc_mm_interconnect_0 File: D:/home/Documents/University/Lessons/ECE_385/LAB/Lab7/lab7_test/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: lab7_soc_mm_interconnect_0_avalon_st_adapter File: D:/home/Documents/University/Lessons/ECE_385/LAB/Lab7/lab7_test/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: lab7_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: D:/home/Documents/University/Lessons/ECE_385/LAB/Lab7/lab7_test/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file lab7_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_handshake_clock_crosser File: D:/home/Documents/University/Lessons/ECE_385/LAB/Lab7/lab7_test/lab7_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file lab7_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_clock_crosser File: D:/home/Documents/University/Lessons/ECE_385/LAB/Lab7/lab7_test/lab7_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file lab7_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: D:/home/Documents/University/Lessons/ECE_385/LAB/Lab7/lab7_test/lab7_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file lab7_soc/synthesis/submodules/altera_std_synchronizer_nocut.v
    Info (12023): Found entity 1: altera_std_synchronizer_nocut File: D:/home/Documents/University/Lessons/ECE_385/LAB/Lab7/lab7_test/lab7_soc/synthesis/submodules/altera_std_synchronizer_nocut.v Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: lab7_soc_mm_interconnect_0_rsp_mux File: D:/home/Documents/University/Lessons/ECE_385/LAB/Lab7/lab7_test/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file lab7_soc/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: D:/home/Documents/University/Lessons/ECE_385/LAB/Lab7/lab7_test/lab7_soc/synthesis/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: D:/home/Documents/University/Lessons/ECE_385/LAB/Lab7/lab7_test/lab7_soc/synthesis/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: lab7_soc_mm_interconnect_0_rsp_demux File: D:/home/Documents/University/Lessons/ECE_385/LAB/Lab7/lab7_test/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: lab7_soc_mm_interconnect_0_cmd_mux File: D:/home/Documents/University/Lessons/ECE_385/LAB/Lab7/lab7_test/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: lab7_soc_mm_interconnect_0_cmd_demux File: D:/home/Documents/University/Lessons/ECE_385/LAB/Lab7/lab7_test/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 2 design units, including 2 entities, in source file lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: lab7_soc_mm_interconnect_0_router_002_default_decode File: D:/home/Documents/University/Lessons/ECE_385/LAB/Lab7/lab7_test/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: lab7_soc_mm_interconnect_0_router_002 File: D:/home/Documents/University/Lessons/ECE_385/LAB/Lab7/lab7_test/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: lab7_soc_mm_interconnect_0_router_default_decode File: D:/home/Documents/University/Lessons/ECE_385/LAB/Lab7/lab7_test/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: lab7_soc_mm_interconnect_0_router File: D:/home/Documents/University/Lessons/ECE_385/LAB/Lab7/lab7_test/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file lab7_soc/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: D:/home/Documents/University/Lessons/ECE_385/LAB/Lab7/lab7_test/lab7_soc/synthesis/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file lab7_soc/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: D:/home/Documents/University/Lessons/ECE_385/LAB/Lab7/lab7_test/lab7_soc/synthesis/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file lab7_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: D:/home/Documents/University/Lessons/ECE_385/LAB/Lab7/lab7_test/lab7_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file lab7_soc/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: D:/home/Documents/University/Lessons/ECE_385/LAB/Lab7/lab7_test/lab7_soc/synthesis/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file lab7_soc/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: D:/home/Documents/University/Lessons/ECE_385/LAB/Lab7/lab7_test/lab7_soc/synthesis/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file lab7_soc/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: D:/home/Documents/University/Lessons/ECE_385/LAB/Lab7/lab7_test/lab7_soc/synthesis/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file lab7_soc/synthesis/submodules/lab7_soc_sysid_qsys_0.v
    Info (12023): Found entity 1: lab7_soc_sysid_qsys_0 File: D:/home/Documents/University/Lessons/ECE_385/LAB/Lab7/lab7_test/lab7_soc/synthesis/submodules/lab7_soc_sysid_qsys_0.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file lab7_soc/synthesis/submodules/lab7_soc_sw.v
    Info (12023): Found entity 1: lab7_soc_sw File: D:/home/Documents/University/Lessons/ECE_385/LAB/Lab7/lab7_test/lab7_soc/synthesis/submodules/lab7_soc_sw.v Line: 21
Info (12021): Found 4 design units, including 4 entities, in source file lab7_soc/synthesis/submodules/lab7_soc_sdram_pll.v
    Info (12023): Found entity 1: lab7_soc_sdram_pll_dffpipe_l2c File: D:/home/Documents/University/Lessons/ECE_385/LAB/Lab7/lab7_test/lab7_soc/synthesis/submodules/lab7_soc_sdram_pll.v Line: 37
    Info (12023): Found entity 2: lab7_soc_sdram_pll_stdsync_sv6 File: D:/home/Documents/University/Lessons/ECE_385/LAB/Lab7/lab7_test/lab7_soc/synthesis/submodules/lab7_soc_sdram_pll.v Line: 98
    Info (12023): Found entity 3: lab7_soc_sdram_pll_altpll_lqa2 File: D:/home/Documents/University/Lessons/ECE_385/LAB/Lab7/lab7_test/lab7_soc/synthesis/submodules/lab7_soc_sdram_pll.v Line: 130
    Info (12023): Found entity 4: lab7_soc_sdram_pll File: D:/home/Documents/University/Lessons/ECE_385/LAB/Lab7/lab7_test/lab7_soc/synthesis/submodules/lab7_soc_sdram_pll.v Line: 217
Info (12021): Found 2 design units, including 2 entities, in source file lab7_soc/synthesis/submodules/lab7_soc_sdram.v
    Info (12023): Found entity 1: lab7_soc_sdram_input_efifo_module File: D:/home/Documents/University/Lessons/ECE_385/LAB/Lab7/lab7_test/lab7_soc/synthesis/submodules/lab7_soc_sdram.v Line: 21
    Info (12023): Found entity 2: lab7_soc_sdram File: D:/home/Documents/University/Lessons/ECE_385/LAB/Lab7/lab7_test/lab7_soc/synthesis/submodules/lab7_soc_sdram.v Line: 159
Info (12021): Found 1 design units, including 1 entities, in source file lab7_soc/synthesis/submodules/lab7_soc_onchip_memory2_0.v
    Info (12023): Found entity 1: lab7_soc_onchip_memory2_0 File: D:/home/Documents/University/Lessons/ECE_385/LAB/Lab7/lab7_test/lab7_soc/synthesis/submodules/lab7_soc_onchip_memory2_0.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0.v
    Info (12023): Found entity 1: lab7_soc_nios2_gen2_0 File: D:/home/Documents/University/Lessons/ECE_385/LAB/Lab7/lab7_test/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0.v Line: 9
Info (12021): Found 21 design units, including 21 entities, in source file lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v
    Info (12023): Found entity 1: lab7_soc_nios2_gen2_0_cpu_register_bank_a_module File: D:/home/Documents/University/Lessons/ECE_385/LAB/Lab7/lab7_test/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v Line: 21
    Info (12023): Found entity 2: lab7_soc_nios2_gen2_0_cpu_register_bank_b_module File: D:/home/Documents/University/Lessons/ECE_385/LAB/Lab7/lab7_test/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v Line: 87
    Info (12023): Found entity 3: lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug File: D:/home/Documents/University/Lessons/ECE_385/LAB/Lab7/lab7_test/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v Line: 153
    Info (12023): Found entity 4: lab7_soc_nios2_gen2_0_cpu_nios2_oci_break File: D:/home/Documents/University/Lessons/ECE_385/LAB/Lab7/lab7_test/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v Line: 295
    Info (12023): Found entity 5: lab7_soc_nios2_gen2_0_cpu_nios2_oci_xbrk File: D:/home/Documents/University/Lessons/ECE_385/LAB/Lab7/lab7_test/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v Line: 588
    Info (12023): Found entity 6: lab7_soc_nios2_gen2_0_cpu_nios2_oci_dbrk File: D:/home/Documents/University/Lessons/ECE_385/LAB/Lab7/lab7_test/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v Line: 795
    Info (12023): Found entity 7: lab7_soc_nios2_gen2_0_cpu_nios2_oci_itrace File: D:/home/Documents/University/Lessons/ECE_385/LAB/Lab7/lab7_test/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v Line: 982
    Info (12023): Found entity 8: lab7_soc_nios2_gen2_0_cpu_nios2_oci_td_mode File: D:/home/Documents/University/Lessons/ECE_385/LAB/Lab7/lab7_test/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v Line: 1115
    Info (12023): Found entity 9: lab7_soc_nios2_gen2_0_cpu_nios2_oci_dtrace File: D:/home/Documents/University/Lessons/ECE_385/LAB/Lab7/lab7_test/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v Line: 1183
    Info (12023): Found entity 10: lab7_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt File: D:/home/Documents/University/Lessons/ECE_385/LAB/Lab7/lab7_test/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v Line: 1265
    Info (12023): Found entity 11: lab7_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc File: D:/home/Documents/University/Lessons/ECE_385/LAB/Lab7/lab7_test/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v Line: 1337
    Info (12023): Found entity 12: lab7_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc File: D:/home/Documents/University/Lessons/ECE_385/LAB/Lab7/lab7_test/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v Line: 1380
    Info (12023): Found entity 13: lab7_soc_nios2_gen2_0_cpu_nios2_oci_fifo File: D:/home/Documents/University/Lessons/ECE_385/LAB/Lab7/lab7_test/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v Line: 1427
    Info (12023): Found entity 14: lab7_soc_nios2_gen2_0_cpu_nios2_oci_pib File: D:/home/Documents/University/Lessons/ECE_385/LAB/Lab7/lab7_test/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v Line: 1913
    Info (12023): Found entity 15: lab7_soc_nios2_gen2_0_cpu_nios2_oci_im File: D:/home/Documents/University/Lessons/ECE_385/LAB/Lab7/lab7_test/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v Line: 1936
    Info (12023): Found entity 16: lab7_soc_nios2_gen2_0_cpu_nios2_performance_monitors File: D:/home/Documents/University/Lessons/ECE_385/LAB/Lab7/lab7_test/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v Line: 2006
    Info (12023): Found entity 17: lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg File: D:/home/Documents/University/Lessons/ECE_385/LAB/Lab7/lab7_test/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v Line: 2023
    Info (12023): Found entity 18: lab7_soc_nios2_gen2_0_cpu_ociram_sp_ram_module File: D:/home/Documents/University/Lessons/ECE_385/LAB/Lab7/lab7_test/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v Line: 2116
    Info (12023): Found entity 19: lab7_soc_nios2_gen2_0_cpu_nios2_ocimem File: D:/home/Documents/University/Lessons/ECE_385/LAB/Lab7/lab7_test/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v Line: 2181
    Info (12023): Found entity 20: lab7_soc_nios2_gen2_0_cpu_nios2_oci File: D:/home/Documents/University/Lessons/ECE_385/LAB/Lab7/lab7_test/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v Line: 2362
    Info (12023): Found entity 21: lab7_soc_nios2_gen2_0_cpu File: D:/home/Documents/University/Lessons/ECE_385/LAB/Lab7/lab7_test/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v Line: 2834
Info (12021): Found 1 design units, including 1 entities, in source file lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v
    Info (12023): Found entity 1: lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk File: D:/home/Documents/University/Lessons/ECE_385/LAB/Lab7/lab7_test/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu_debug_slave_tck.v
    Info (12023): Found entity 1: lab7_soc_nios2_gen2_0_cpu_debug_slave_tck File: D:/home/Documents/University/Lessons/ECE_385/LAB/Lab7/lab7_test/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu_debug_slave_tck.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v
    Info (12023): Found entity 1: lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper File: D:/home/Documents/University/Lessons/ECE_385/LAB/Lab7/lab7_test/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu_test_bench.v
    Info (12023): Found entity 1: lab7_soc_nios2_gen2_0_cpu_test_bench File: D:/home/Documents/University/Lessons/ECE_385/LAB/Lab7/lab7_test/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu_test_bench.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file lab7_soc/synthesis/submodules/lab7_soc_led.v
    Info (12023): Found entity 1: lab7_soc_led File: D:/home/Documents/University/Lessons/ECE_385/LAB/Lab7/lab7_test/lab7_soc/synthesis/submodules/lab7_soc_led.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file lab7_soc/synthesis/submodules/lab7_soc_acc.v
    Info (12023): Found entity 1: lab7_soc_Acc File: D:/home/Documents/University/Lessons/ECE_385/LAB/Lab7/lab7_test/lab7_soc/synthesis/submodules/lab7_soc_Acc.v Line: 21
Error (10170): Verilog HDL syntax error at lab7.sv(33) near text: ".";  expecting ")". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: D:/home/Documents/University/Lessons/ECE_385/LAB/Lab7/lab7.sv Line: 33
Error (10112): Ignored design unit "lab7" at lab7.sv(11) due to previous errors File: D:/home/Documents/University/Lessons/ECE_385/LAB/Lab7/lab7.sv Line: 11
Info (12021): Found 0 design units, including 0 entities, in source file /home/documents/university/lessons/ece_385/lab/lab7/lab7.sv
Info (15248): File "d:/home/documents/university/lessons/ece_385/lab/lab7/lab7_test/db/ip/lab7_soc/lab7_soc.v" is a duplicate of already analyzed file "D:/home/Documents/University/Lessons/ECE_385/LAB/Lab7/lab7_test/lab7_soc/synthesis/lab7_soc.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/lab7_soc/lab7_soc.v
Info (15248): File "d:/home/documents/university/lessons/ece_385/lab/lab7/lab7_test/db/ip/lab7_soc/submodules/altera_avalon_sc_fifo.v" is a duplicate of already analyzed file "D:/home/Documents/University/Lessons/ECE_385/LAB/Lab7/lab7_test/lab7_soc/synthesis/submodules/altera_avalon_sc_fifo.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/lab7_soc/submodules/altera_avalon_sc_fifo.v
Info (15248): File "d:/home/documents/university/lessons/ece_385/lab/lab7/lab7_test/db/ip/lab7_soc/submodules/altera_avalon_st_clock_crosser.v" is a duplicate of already analyzed file "D:/home/Documents/University/Lessons/ECE_385/LAB/Lab7/lab7_test/lab7_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/lab7_soc/submodules/altera_avalon_st_clock_crosser.v
Info (15248): File "d:/home/documents/university/lessons/ece_385/lab/lab7/lab7_test/db/ip/lab7_soc/submodules/altera_avalon_st_handshake_clock_crosser.v" is a duplicate of already analyzed file "D:/home/Documents/University/Lessons/ECE_385/LAB/Lab7/lab7_test/lab7_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/lab7_soc/submodules/altera_avalon_st_handshake_clock_crosser.v
Info (15248): File "d:/home/documents/university/lessons/ece_385/lab/lab7/lab7_test/db/ip/lab7_soc/submodules/altera_avalon_st_pipeline_base.v" is a duplicate of already analyzed file "D:/home/Documents/University/Lessons/ECE_385/LAB/Lab7/lab7_test/lab7_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/lab7_soc/submodules/altera_avalon_st_pipeline_base.v
Info (15248): File "d:/home/documents/university/lessons/ece_385/lab/lab7/lab7_test/db/ip/lab7_soc/submodules/altera_merlin_arbitrator.sv" is a duplicate of already analyzed file "D:/home/Documents/University/Lessons/ECE_385/LAB/Lab7/lab7_test/lab7_soc/synthesis/submodules/altera_merlin_arbitrator.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/lab7_soc/submodules/altera_merlin_arbitrator.sv
Info (15248): File "d:/home/documents/university/lessons/ece_385/lab/lab7/lab7_test/db/ip/lab7_soc/submodules/altera_merlin_burst_uncompressor.sv" is a duplicate of already analyzed file "D:/home/Documents/University/Lessons/ECE_385/LAB/Lab7/lab7_test/lab7_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/lab7_soc/submodules/altera_merlin_burst_uncompressor.sv
Info (15248): File "d:/home/documents/university/lessons/ece_385/lab/lab7/lab7_test/db/ip/lab7_soc/submodules/altera_merlin_master_agent.sv" is a duplicate of already analyzed file "D:/home/Documents/University/Lessons/ECE_385/LAB/Lab7/lab7_test/lab7_soc/synthesis/submodules/altera_merlin_master_agent.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/lab7_soc/submodules/altera_merlin_master_agent.sv
Info (15248): File "d:/home/documents/university/lessons/ece_385/lab/lab7/lab7_test/db/ip/lab7_soc/submodules/altera_merlin_master_translator.sv" is a duplicate of already analyzed file "D:/home/Documents/University/Lessons/ECE_385/LAB/Lab7/lab7_test/lab7_soc/synthesis/submodules/altera_merlin_master_translator.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/lab7_soc/submodules/altera_merlin_master_translator.sv
Info (15248): File "d:/home/documents/university/lessons/ece_385/lab/lab7/lab7_test/db/ip/lab7_soc/submodules/altera_merlin_slave_agent.sv" is a duplicate of already analyzed file "D:/home/Documents/University/Lessons/ECE_385/LAB/Lab7/lab7_test/lab7_soc/synthesis/submodules/altera_merlin_slave_agent.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/lab7_soc/submodules/altera_merlin_slave_agent.sv
Info (15248): File "d:/home/documents/university/lessons/ece_385/lab/lab7/lab7_test/db/ip/lab7_soc/submodules/altera_merlin_slave_translator.sv" is a duplicate of already analyzed file "D:/home/Documents/University/Lessons/ECE_385/LAB/Lab7/lab7_test/lab7_soc/synthesis/submodules/altera_merlin_slave_translator.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/lab7_soc/submodules/altera_merlin_slave_translator.sv
Info (15248): File "d:/home/documents/university/lessons/ece_385/lab/lab7/lab7_test/db/ip/lab7_soc/submodules/altera_reset_controller.v" is a duplicate of already analyzed file "D:/home/Documents/University/Lessons/ECE_385/LAB/Lab7/lab7_test/lab7_soc/synthesis/submodules/altera_reset_controller.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/lab7_soc/submodules/altera_reset_controller.v
Info (15248): File "d:/home/documents/university/lessons/ece_385/lab/lab7/lab7_test/db/ip/lab7_soc/submodules/altera_reset_synchronizer.v" is a duplicate of already analyzed file "D:/home/Documents/University/Lessons/ECE_385/LAB/Lab7/lab7_test/lab7_soc/synthesis/submodules/altera_reset_synchronizer.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/lab7_soc/submodules/altera_reset_synchronizer.v
Info (15248): File "d:/home/documents/university/lessons/ece_385/lab/lab7/lab7_test/db/ip/lab7_soc/submodules/altera_std_synchronizer_nocut.v" is a duplicate of already analyzed file "D:/home/Documents/University/Lessons/ECE_385/LAB/Lab7/lab7_test/lab7_soc/synthesis/submodules/altera_std_synchronizer_nocut.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/lab7_soc/submodules/altera_std_synchronizer_nocut.v
Info (15248): File "d:/home/documents/university/lessons/ece_385/lab/lab7/lab7_test/db/ip/lab7_soc/submodules/lab7_soc_acc.v" is a duplicate of already analyzed file "D:/home/Documents/University/Lessons/ECE_385/LAB/Lab7/lab7_test/lab7_soc/synthesis/submodules/lab7_soc_Acc.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/lab7_soc/submodules/lab7_soc_acc.v
Info (15248): File "d:/home/documents/university/lessons/ece_385/lab/lab7/lab7_test/db/ip/lab7_soc/submodules/lab7_soc_irq_mapper.sv" is a duplicate of already analyzed file "D:/home/Documents/University/Lessons/ECE_385/LAB/Lab7/lab7_test/lab7_soc/synthesis/submodules/lab7_soc_irq_mapper.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/lab7_soc/submodules/lab7_soc_irq_mapper.sv
Info (15248): File "d:/home/documents/university/lessons/ece_385/lab/lab7/lab7_test/db/ip/lab7_soc/submodules/lab7_soc_led.v" is a duplicate of already analyzed file "D:/home/Documents/University/Lessons/ECE_385/LAB/Lab7/lab7_test/lab7_soc/synthesis/submodules/lab7_soc_led.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/lab7_soc/submodules/lab7_soc_led.v
Info (15248): File "d:/home/documents/university/lessons/ece_385/lab/lab7/lab7_test/db/ip/lab7_soc/submodules/lab7_soc_mm_interconnect_0.v" is a duplicate of already analyzed file "D:/home/Documents/University/Lessons/ECE_385/LAB/Lab7/lab7_test/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/lab7_soc/submodules/lab7_soc_mm_interconnect_0.v
Info (15248): File "d:/home/documents/university/lessons/ece_385/lab/lab7/lab7_test/db/ip/lab7_soc/submodules/lab7_soc_mm_interconnect_0_avalon_st_adapter.v" is a duplicate of already analyzed file "D:/home/Documents/University/Lessons/ECE_385/LAB/Lab7/lab7_test/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_avalon_st_adapter.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/lab7_soc/submodules/lab7_soc_mm_interconnect_0_avalon_st_adapter.v
Info (15248): File "d:/home/documents/university/lessons/ece_385/lab/lab7/lab7_test/db/ip/lab7_soc/submodules/lab7_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" is a duplicate of already analyzed file "D:/home/Documents/University/Lessons/ECE_385/LAB/Lab7/lab7_test/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/lab7_soc/submodules/lab7_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
Info (15248): File "d:/home/documents/university/lessons/ece_385/lab/lab7/lab7_test/db/ip/lab7_soc/submodules/lab7_soc_mm_interconnect_0_cmd_demux.sv" is a duplicate of already analyzed file "D:/home/Documents/University/Lessons/ECE_385/LAB/Lab7/lab7_test/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_cmd_demux.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/lab7_soc/submodules/lab7_soc_mm_interconnect_0_cmd_demux.sv
Info (15248): File "d:/home/documents/university/lessons/ece_385/lab/lab7/lab7_test/db/ip/lab7_soc/submodules/lab7_soc_mm_interconnect_0_cmd_mux.sv" is a duplicate of already analyzed file "D:/home/Documents/University/Lessons/ECE_385/LAB/Lab7/lab7_test/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_cmd_mux.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/lab7_soc/submodules/lab7_soc_mm_interconnect_0_cmd_mux.sv
Info (15248): File "d:/home/documents/university/lessons/ece_385/lab/lab7/lab7_test/db/ip/lab7_soc/submodules/lab7_soc_mm_interconnect_0_router.sv" is a duplicate of already analyzed file "D:/home/Documents/University/Lessons/ECE_385/LAB/Lab7/lab7_test/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/lab7_soc/submodules/lab7_soc_mm_interconnect_0_router.sv
Info (15248): File "d:/home/documents/university/lessons/ece_385/lab/lab7/lab7_test/db/ip/lab7_soc/submodules/lab7_soc_mm_interconnect_0_router_002.sv" is a duplicate of already analyzed file "D:/home/Documents/University/Lessons/ECE_385/LAB/Lab7/lab7_test/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router_002.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/lab7_soc/submodules/lab7_soc_mm_interconnect_0_router_002.sv
Info (15248): File "d:/home/documents/university/lessons/ece_385/lab/lab7/lab7_test/db/ip/lab7_soc/submodules/lab7_soc_mm_interconnect_0_rsp_demux.sv" is a duplicate of already analyzed file "D:/home/Documents/University/Lessons/ECE_385/LAB/Lab7/lab7_test/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_rsp_demux.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/lab7_soc/submodules/lab7_soc_mm_interconnect_0_rsp_demux.sv
Info (15248): File "d:/home/documents/university/lessons/ece_385/lab/lab7/lab7_test/db/ip/lab7_soc/submodules/lab7_soc_mm_interconnect_0_rsp_mux.sv" is a duplicate of already analyzed file "D:/home/Documents/University/Lessons/ECE_385/LAB/Lab7/lab7_test/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_rsp_mux.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/lab7_soc/submodules/lab7_soc_mm_interconnect_0_rsp_mux.sv
Info (15248): File "d:/home/documents/university/lessons/ece_385/lab/lab7/lab7_test/db/ip/lab7_soc/submodules/lab7_soc_nios2_gen2_0.v" is a duplicate of already analyzed file "D:/home/Documents/University/Lessons/ECE_385/LAB/Lab7/lab7_test/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/lab7_soc/submodules/lab7_soc_nios2_gen2_0.v
Info (15248): File "d:/home/documents/university/lessons/ece_385/lab/lab7/lab7_test/db/ip/lab7_soc/submodules/lab7_soc_nios2_gen2_0_cpu.v" is a duplicate of already analyzed file "D:/home/Documents/University/Lessons/ECE_385/LAB/Lab7/lab7_test/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/lab7_soc/submodules/lab7_soc_nios2_gen2_0_cpu.v
Info (15248): File "d:/home/documents/university/lessons/ece_385/lab/lab7/lab7_test/db/ip/lab7_soc/submodules/lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" is a duplicate of already analyzed file "D:/home/Documents/University/Lessons/ECE_385/LAB/Lab7/lab7_test/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/lab7_soc/submodules/lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v
Info (15248): File "d:/home/documents/university/lessons/ece_385/lab/lab7/lab7_test/db/ip/lab7_soc/submodules/lab7_soc_nios2_gen2_0_cpu_debug_slave_tck.v" is a duplicate of already analyzed file "D:/home/Documents/University/Lessons/ECE_385/LAB/Lab7/lab7_test/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu_debug_slave_tck.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/lab7_soc/submodules/lab7_soc_nios2_gen2_0_cpu_debug_slave_tck.v
Info (15248): File "d:/home/documents/university/lessons/ece_385/lab/lab7/lab7_test/db/ip/lab7_soc/submodules/lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" is a duplicate of already analyzed file "D:/home/Documents/University/Lessons/ECE_385/LAB/Lab7/lab7_test/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/lab7_soc/submodules/lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v
Info (15248): File "d:/home/documents/university/lessons/ece_385/lab/lab7/lab7_test/db/ip/lab7_soc/submodules/lab7_soc_nios2_gen2_0_cpu_test_bench.v" is a duplicate of already analyzed file "D:/home/Documents/University/Lessons/ECE_385/LAB/Lab7/lab7_test/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu_test_bench.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/lab7_soc/submodules/lab7_soc_nios2_gen2_0_cpu_test_bench.v
Info (15248): File "d:/home/documents/university/lessons/ece_385/lab/lab7/lab7_test/db/ip/lab7_soc/submodules/lab7_soc_onchip_memory2_0.v" is a duplicate of already analyzed file "D:/home/Documents/University/Lessons/ECE_385/LAB/Lab7/lab7_test/lab7_soc/synthesis/submodules/lab7_soc_onchip_memory2_0.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/lab7_soc/submodules/lab7_soc_onchip_memory2_0.v
Info (15248): File "d:/home/documents/university/lessons/ece_385/lab/lab7/lab7_test/db/ip/lab7_soc/submodules/lab7_soc_sdram.v" is a duplicate of already analyzed file "D:/home/Documents/University/Lessons/ECE_385/LAB/Lab7/lab7_test/lab7_soc/synthesis/submodules/lab7_soc_sdram.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/lab7_soc/submodules/lab7_soc_sdram.v
Info (15248): File "d:/home/documents/university/lessons/ece_385/lab/lab7/lab7_test/db/ip/lab7_soc/submodules/lab7_soc_sdram_pll.v" is a duplicate of already analyzed file "D:/home/Documents/University/Lessons/ECE_385/LAB/Lab7/lab7_test/lab7_soc/synthesis/submodules/lab7_soc_sdram_pll.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/lab7_soc/submodules/lab7_soc_sdram_pll.v
Info (15248): File "d:/home/documents/university/lessons/ece_385/lab/lab7/lab7_test/db/ip/lab7_soc/submodules/lab7_soc_sw.v" is a duplicate of already analyzed file "D:/home/Documents/University/Lessons/ECE_385/LAB/Lab7/lab7_test/lab7_soc/synthesis/submodules/lab7_soc_sw.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/lab7_soc/submodules/lab7_soc_sw.v
Error (10228): Verilog HDL error at lab7_soc_sysid_qsys_0.v(34): module "lab7_soc_sysid_qsys_0" cannot be declared more than once File: D:/home/Documents/University/Lessons/ECE_385/LAB/Lab7/lab7_test/db/ip/lab7_soc/submodules/lab7_soc_sysid_qsys_0.v Line: 34
Info (10499): HDL info at lab7_soc_sysid_qsys_0.v(34): see declaration for object "lab7_soc_sysid_qsys_0" File: D:/home/Documents/University/Lessons/ECE_385/LAB/Lab7/lab7_test/lab7_soc/synthesis/submodules/lab7_soc_sysid_qsys_0.v Line: 34
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/lab7_soc/submodules/lab7_soc_sysid_qsys_0.v
Info (144001): Generated suppressed messages file D:/home/Documents/University/Lessons/ECE_385/LAB/Lab7/lab7_test/output_files/lab7.map.smsg
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 3 warnings
    Error: Peak virtual memory: 4728 megabytes
    Error: Processing ended: Thu Nov 11 17:48:05 2021
    Error: Elapsed time: 00:00:59
    Error: Total CPU time (on all processors): 00:01:22


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/home/Documents/University/Lessons/ECE_385/LAB/Lab7/lab7_test/output_files/lab7.map.smsg.


