// Seed: 64324167
program module_0 (
    input supply1 id_0,
    input tri0 id_1,
    input wor id_2
);
  logic id_4;
  wor id_5, id_6, id_7, id_8[1 : -1];
  assign id_7 = 1 - -1;
  assign id_7 = 1'b0;
  assign id_6 = 1;
endprogram
module module_1 (
    input tri1 id_0,
    output wand id_1,
    input uwire id_2,
    input wand id_3,
    input tri0 id_4,
    output wire id_5,
    input wor id_6,
    output supply1 id_7,
    output wor id_8,
    input supply1 id_9,
    input wor id_10
);
  id_12 :
  assert property (@(posedge id_2) 1'b0) id_12 = -1;
  assign id_1 = id_2;
  module_0 modCall_1 (
      id_10,
      id_4,
      id_9
  );
endmodule
