OpenROAD v2.0-3879-g0b8b7ae25 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ODB-0222] Reading LEF file: /foss/designs/SKY130_SAR-ADC/openlane/adc_clkgen_with_edgedetect_native/runs/foobar/tmp/merged.unpadded.nom.lef
[INFO ODB-0223]     Created 13 technology layers
[INFO ODB-0224]     Created 25 technology vias
[INFO ODB-0225]     Created 441 library cells
[INFO ODB-0226] Finished LEF file:  /foss/designs/SKY130_SAR-ADC/openlane/adc_clkgen_with_edgedetect_native/runs/foobar/tmp/merged.unpadded.nom.lef
[INFO ODB-0127] Reading DEF file: /foss/designs/SKY130_SAR-ADC/openlane/adc_clkgen_with_edgedetect_native/runs/foobar/tmp/routing/11-fill.def
[INFO ODB-0128] Design: adc_clkgen_with_edgedetect_native
[INFO ODB-0130]     Created 7 pins.
[INFO ODB-0131]     Created 8197 components and 36449 component-terminals.
[INFO ODB-0132]     Created 4 special nets and 31040 connections.
[INFO ODB-0133]     Created 2706 nets and 5409 connections.
[INFO ODB-0134] Finished DEF file: /foss/designs/SKY130_SAR-ADC/openlane/adc_clkgen_with_edgedetect_native/runs/foobar/tmp/routing/11-fill.def
[INFO ORD-0030] Using 2 thread(s).
[INFO DRT-0149] Reading tech and libs.

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       25
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   adc_clkgen_with_edgedetect_native
Die area:                 ( 0 0 ) ( 257725 268445 )
Number of track patterns: 12
Number of DEF vias:       3
Number of components:     8197
Number of terminals:      7
Number of snets:          4
Number of nets:           2706

[INFO DRT-0167] List of default vias:
  Layer mcon
    default via: L1M1_PR
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 25.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete FR_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 112307.
[INFO DRT-0033] mcon shape region query size = 96480.
[INFO DRT-0033] met1 shape region query size = 16758.
[INFO DRT-0033] via shape region query size = 1638.
[INFO DRT-0033] met2 shape region query size = 546.
[INFO DRT-0033] via2 shape region query size = 1365.
[INFO DRT-0033] met3 shape region query size = 824.
[INFO DRT-0033] via3 shape region query size = 1365.
[INFO DRT-0033] met4 shape region query size = 285.
[INFO DRT-0033] via4 shape region query size = 0.
[INFO DRT-0033] met5 shape region query size = 0.
[INFO DRT-0165] Start pin access.
[INFO DRT-0078]   Complete 17 pins.
[INFO DRT-0081]   Complete 17 unique inst patterns.
[INFO DRT-0082]   Complete 1000 groups.
[INFO DRT-0082]   Complete 2000 groups.
[INFO DRT-0084]   Complete 2703 groups.
#scanned instances     = 8197
#unique  instances     = 25
#stdCellGenAp          = 102
#stdCellValidPlanarAp  = 0
#stdCellValidViaAp     = 97
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 5409
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 136.90 (MB), peak = 139.28 (MB)
[INFO DRT-0151] Reading guide.

Number of guides:     10647

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 37 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 38 STEP 6900 ;
[INFO DRT-0026]   Complete 10000 origin guides.
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete FR_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete FR_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 4596.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 3236.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 1350.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 9.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 2.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 5948 vertical wires in 1 frboxes and 3245 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 185 vertical wires in 1 frboxes and 564 horizontal wires in 1 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 164.13 (MB), peak = 164.13 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 164.13 (MB), peak = 164.13 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 314.95 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:01, memory = 471.16 (MB).
    Completing 30% with 42 violations.
    elapsed time = 00:00:02, memory = 472.71 (MB).
    Completing 40% with 42 violations.
    elapsed time = 00:00:03, memory = 472.97 (MB).
    Completing 50% with 42 violations.
    elapsed time = 00:00:03, memory = 472.97 (MB).
    Completing 60% with 59 violations.
    elapsed time = 00:00:04, memory = 472.97 (MB).
    Completing 70% with 59 violations.
    elapsed time = 00:00:05, memory = 472.97 (MB).
    Completing 80% with 72 violations.
    elapsed time = 00:00:05, memory = 472.97 (MB).
    Completing 90% with 72 violations.
    elapsed time = 00:00:06, memory = 472.97 (MB).
    Completing 100% with 84 violations.
    elapsed time = 00:00:06, memory = 472.97 (MB).
[INFO DRT-0199]   Number of violations = 88.
[INFO DRT-0267] cpu time = 00:00:12, elapsed time = 00:00:06, memory = 651.92 (MB), peak = 663.86 (MB)
Total wire length = 24564 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 13487 um.
Total wire length on LAYER met2 = 10872 um.
Total wire length on LAYER met3 = 47 um.
Total wire length on LAYER met4 = 157 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 10349.
Up-via summary (total 10349):.

------------------------
 FR_MASTERSLICE        0
            li1     5409
           met1     4927
           met2        9
           met3        4
           met4        0
------------------------
                   10349


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 88 violations.
    elapsed time = 00:00:00, memory = 651.92 (MB).
    Completing 20% with 88 violations.
    elapsed time = 00:00:01, memory = 651.92 (MB).
    Completing 30% with 68 violations.
    elapsed time = 00:00:02, memory = 651.92 (MB).
    Completing 40% with 68 violations.
    elapsed time = 00:00:03, memory = 651.92 (MB).
    Completing 50% with 68 violations.
    elapsed time = 00:00:03, memory = 651.92 (MB).
    Completing 60% with 33 violations.
    elapsed time = 00:00:04, memory = 651.92 (MB).
    Completing 70% with 33 violations.
    elapsed time = 00:00:05, memory = 651.92 (MB).
    Completing 80% with 8 violations.
    elapsed time = 00:00:05, memory = 651.92 (MB).
    Completing 90% with 8 violations.
    elapsed time = 00:00:06, memory = 651.92 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:06, memory = 651.92 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:13, elapsed time = 00:00:07, memory = 652.04 (MB), peak = 663.86 (MB)
Total wire length = 24444 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 13445 um.
Total wire length on LAYER met2 = 10796 um.
Total wire length on LAYER met3 = 47 um.
Total wire length on LAYER met4 = 155 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 10343.
Up-via summary (total 10343):.

------------------------
 FR_MASTERSLICE        0
            li1     5409
           met1     4921
           met2        9
           met3        4
           met4        0
------------------------
                   10343


[INFO DRT-0198] Complete detail routing.
Total wire length = 24444 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 13445 um.
Total wire length on LAYER met2 = 10796 um.
Total wire length on LAYER met3 = 47 um.
Total wire length on LAYER met4 = 155 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 10343.
Up-via summary (total 10343):.

------------------------
 FR_MASTERSLICE        0
            li1     5409
           met1     4921
           met2        9
           met3        4
           met4        0
------------------------
                   10343


[INFO DRT-0267] cpu time = 00:00:25, elapsed time = 00:00:14, memory = 652.04 (MB), peak = 663.86 (MB)

[INFO DRT-0180] Post processing.
Saving to /foss/designs/SKY130_SAR-ADC/openlane/adc_clkgen_with_edgedetect_native/runs/foobar/results/routing/adc_clkgen_with_edgedetect_native.def
