# ğŸŒ€ Asynchronous FIFO â€“ Verilog

This repository contains a Verilog implementation of an **Asynchronous FIFO** along with a testbench and simulation waveform.


## ğŸ“ Files Included

- `fifo_buffer.v` â€“ Asynchronous FIFO RTL
- `fifo_buffer_tb.v` â€“ Testbench
- `async_waveform.png` â€“ ModelSim waveform output


## ğŸ“Š Simulation Waveform

Below is the waveform obtained from ModelSim simulation:

![Async FIFO Waveform](![async_waveform png](https://github.com/user-attachments/assets/f5d364ff-c27d-41d3-bb60-9dfc26b17ba6))

## ğŸ“Œ Notes

- Design written and simulated using **ModelSim**
- FIFO tested for write and read synchronization across two clock domains

---

## ğŸš€ Author-NandiniKanni
