Release 14.1 - xst P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.29 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.29 secs
 
--> Reading design: top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top"
Output Format                      : NGC
Target Device                      : xc3s500e-4-fg320

---- Source Options
Top Module Name                    : top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/C17Dominic.Celiano/Documents/Cadet Life/Academics/ECE 281/myGitLab/Lab3/thunderbird_fsm.vhd" in Library work.
Entity <thunderbird_fsm> compiled.
Entity <thunderbird_fsm> (Architecture <behavioral>) compiled.
Compiling vhdl file "C:/Users/C17Dominic.Celiano/Documents/Cadet Life/Academics/ECE 281/clock_divider.vhd" in Library work.
Architecture horrible_method of Entity clock_divider is up to date.
Compiling vhdl file "C:/Users/C17Dominic.Celiano/Documents/Cadet Life/Academics/ECE 281/myGitLab/Lab3/top.vhd" in Library work.
Architecture struct of Entity top is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <top> in library <work> (architecture <struct>).

Analyzing hierarchy for entity <thunderbird_fsm> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <clock_divider> in library <work> (architecture <horrible_method>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <top> in library <work> (Architecture <struct>).
Entity <top> analyzed. Unit <top> generated.

Analyzing Entity <thunderbird_fsm> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "C:/Users/C17Dominic.Celiano/Documents/Cadet Life/Academics/ECE 281/myGitLab/Lab3/thunderbird_fsm.vhd" line 49: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <state>, <reset>
Entity <thunderbird_fsm> analyzed. Unit <thunderbird_fsm> generated.

Analyzing Entity <clock_divider> in library <work> (Architecture <horrible_method>).
Entity <clock_divider> analyzed. Unit <clock_divider> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <thunderbird_fsm>.
    Related source file is "C:/Users/C17Dominic.Celiano/Documents/Cadet Life/Academics/ECE 281/myGitLab/Lab3/thunderbird_fsm.vhd".
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 11                                             |
    | Inputs             | 2                                              |
    | Outputs            | 6                                              |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | reset                     (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | s0                                             |
    | Power Up State     | s0                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <thunderbird_fsm> synthesized.


Synthesizing Unit <clock_divider>.
    Related source file is "C:/Users/C17Dominic.Celiano/Documents/Cadet Life/Academics/ECE 281/clock_divider.vhd".
    Found 24-bit up counter for signal <clk_bus>.
    Summary:
	inferred   1 Counter(s).
Unit <clock_divider> synthesized.


Synthesizing Unit <top>.
    Related source file is "C:/Users/C17Dominic.Celiano/Documents/Cadet Life/Academics/ECE 281/myGitLab/Lab3/top.vhd".
Unit <top> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                                             : 1
 24-bit up counter                                     : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <thundermachine/state/FSM> on signal <state[1:3]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 s0    | 000
 s1    | 001
 s2    | 100
 s3    | 101
 s4    | 010
 s5    | 110
 s6    | 111
 s7    | 011
-------------------

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# Counters                                             : 1
 24-bit up counter                                     : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <top> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 27
 Flip-Flops                                            : 27

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : top.ngr
Top Level Output File Name         : top
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 10

Cell Usage :
# BELS                             : 81
#      GND                         : 1
#      INV                         : 1
#      LUT1                        : 23
#      LUT2                        : 1
#      LUT3                        : 5
#      LUT4                        : 2
#      MUXCY                       : 23
#      VCC                         : 1
#      XORCY                       : 24
# FlipFlops/Latches                : 27
#      FDC                         : 27
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 9
#      IBUF                        : 3
#      OBUF                        : 6
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-4 

 Number of Slices:                       17  out of   4656     0%  
 Number of Slice Flip Flops:             27  out of   9312     0%  
 Number of 4 input LUTs:                 32  out of   9312     0%  
 Number of IOs:                          10
 Number of bonded IOBs:                  10  out of    232     4%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)              | Load  |
-----------------------------------+------------------------------------+-------+
sw<0>                              | BUFGP                              | 24    |
clockdivider/clk_bus_23            | NONE(thundermachine/state_FSM_FFd3)| 3     |
-----------------------------------+------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
sw<1>                              | IBUF                   | 27    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 4.705ns (Maximum Frequency: 212.540MHz)
   Minimum input arrival time before clock: 2.685ns
   Maximum output required time after clock: 5.982ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'sw<0>'
  Clock period: 4.705ns (frequency: 212.540MHz)
  Total number of paths / destination ports: 300 / 24
-------------------------------------------------------------------------
Delay:               4.705ns (Levels of Logic = 24)
  Source:            clockdivider/clk_bus_1 (FF)
  Destination:       clockdivider/clk_bus_23 (FF)
  Source Clock:      sw<0> rising
  Destination Clock: sw<0> rising

  Data Path: clockdivider/clk_bus_1 to clockdivider/clk_bus_23
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.591   0.595  clockdivider/clk_bus_1 (clockdivider/clk_bus_1)
     LUT1:I0->O            1   0.704   0.000  clockdivider/Mcount_clk_bus_cy<1>_rt (clockdivider/Mcount_clk_bus_cy<1>_rt)
     MUXCY:S->O            1   0.464   0.000  clockdivider/Mcount_clk_bus_cy<1> (clockdivider/Mcount_clk_bus_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  clockdivider/Mcount_clk_bus_cy<2> (clockdivider/Mcount_clk_bus_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  clockdivider/Mcount_clk_bus_cy<3> (clockdivider/Mcount_clk_bus_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  clockdivider/Mcount_clk_bus_cy<4> (clockdivider/Mcount_clk_bus_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  clockdivider/Mcount_clk_bus_cy<5> (clockdivider/Mcount_clk_bus_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  clockdivider/Mcount_clk_bus_cy<6> (clockdivider/Mcount_clk_bus_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  clockdivider/Mcount_clk_bus_cy<7> (clockdivider/Mcount_clk_bus_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  clockdivider/Mcount_clk_bus_cy<8> (clockdivider/Mcount_clk_bus_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  clockdivider/Mcount_clk_bus_cy<9> (clockdivider/Mcount_clk_bus_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  clockdivider/Mcount_clk_bus_cy<10> (clockdivider/Mcount_clk_bus_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  clockdivider/Mcount_clk_bus_cy<11> (clockdivider/Mcount_clk_bus_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  clockdivider/Mcount_clk_bus_cy<12> (clockdivider/Mcount_clk_bus_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  clockdivider/Mcount_clk_bus_cy<13> (clockdivider/Mcount_clk_bus_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  clockdivider/Mcount_clk_bus_cy<14> (clockdivider/Mcount_clk_bus_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  clockdivider/Mcount_clk_bus_cy<15> (clockdivider/Mcount_clk_bus_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  clockdivider/Mcount_clk_bus_cy<16> (clockdivider/Mcount_clk_bus_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  clockdivider/Mcount_clk_bus_cy<17> (clockdivider/Mcount_clk_bus_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  clockdivider/Mcount_clk_bus_cy<18> (clockdivider/Mcount_clk_bus_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  clockdivider/Mcount_clk_bus_cy<19> (clockdivider/Mcount_clk_bus_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  clockdivider/Mcount_clk_bus_cy<20> (clockdivider/Mcount_clk_bus_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  clockdivider/Mcount_clk_bus_cy<21> (clockdivider/Mcount_clk_bus_cy<21>)
     MUXCY:CI->O           0   0.059   0.000  clockdivider/Mcount_clk_bus_cy<22> (clockdivider/Mcount_clk_bus_cy<22>)
     XORCY:CI->O           1   0.804   0.000  clockdivider/Mcount_clk_bus_xor<23> (Result<23>)
     FDC:D                     0.308          clockdivider/clk_bus_23
    ----------------------------------------
    Total                      4.705ns (4.110ns logic, 0.595ns route)
                                       (87.4% logic, 12.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clockdivider/clk_bus_23'
  Clock period: 2.535ns (frequency: 394.477MHz)
  Total number of paths / destination ports: 9 / 3
-------------------------------------------------------------------------
Delay:               2.535ns (Levels of Logic = 1)
  Source:            thundermachine/state_FSM_FFd3 (FF)
  Destination:       thundermachine/state_FSM_FFd3 (FF)
  Source Clock:      clockdivider/clk_bus_23 rising
  Destination Clock: clockdivider/clk_bus_23 rising

  Data Path: thundermachine/state_FSM_FFd3 to thundermachine/state_FSM_FFd3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              8   0.591   0.932  thundermachine/state_FSM_FFd3 (thundermachine/state_FSM_FFd3)
     LUT4:I0->O            1   0.704   0.000  thundermachine/state_FSM_FFd3-In1 (thundermachine/state_FSM_FFd3-In)
     FDC:D                     0.308          thundermachine/state_FSM_FFd3
    ----------------------------------------
    Total                      2.535ns (1.603ns logic, 0.932ns route)
                                       (63.2% logic, 36.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clockdivider/clk_bus_23'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              2.685ns (Levels of Logic = 2)
  Source:            sw<2> (PAD)
  Destination:       thundermachine/state_FSM_FFd3 (FF)
  Destination Clock: clockdivider/clk_bus_23 rising

  Data Path: sw<2> to thundermachine/state_FSM_FFd3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.218   0.455  sw_2_IBUF (sw_2_IBUF)
     LUT4:I2->O            1   0.704   0.000  thundermachine/state_FSM_FFd3-In1 (thundermachine/state_FSM_FFd3-In)
     FDC:D                     0.308          thundermachine/state_FSM_FFd3
    ----------------------------------------
    Total                      2.685ns (2.230ns logic, 0.455ns route)
                                       (83.1% logic, 16.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clockdivider/clk_bus_23'
  Total number of paths / destination ports: 15 / 6
-------------------------------------------------------------------------
Offset:              5.982ns (Levels of Logic = 2)
  Source:            thundermachine/state_FSM_FFd2 (FF)
  Destination:       led<4> (PAD)
  Source Clock:      clockdivider/clk_bus_23 rising

  Data Path: thundermachine/state_FSM_FFd2 to led<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              9   0.591   0.995  thundermachine/state_FSM_FFd2 (thundermachine/state_FSM_FFd2)
     LUT3:I0->O            1   0.704   0.420  thundermachine/state_FSM_Out41 (led_1_OBUF)
     OBUF:I->O                 3.272          led_1_OBUF (led<1>)
    ----------------------------------------
    Total                      5.982ns (4.567ns logic, 1.415ns route)
                                       (76.3% logic, 23.7% route)

=========================================================================


Total REAL time to Xst completion: 12.00 secs
Total CPU time to Xst completion: 11.43 secs
 
--> 

Total memory usage is 255752 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    1 (   0 filtered)
Number of infos    :    1 (   0 filtered)

