
*** Running vivado
    with args -log top_axi_gpio_0_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_axi_gpio_0_1.tcl



****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Sun Jan  5 12:54:34 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source top_axi_gpio_0_1.tcl -notrace
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: top_axi_gpio_0_1
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 2306c500a1a9b7bf to dir: C:/Users/soup/Documents/ESpecFirmware/Verilog/SPI_Tests/SPI_Tests.runs/top_axi_gpio_0_1_synth_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/soup/Documents/ESpecFirmware/Verilog/SPI_Tests/SPI_Tests.cache/ip/2024.2/2/3/2306c500a1a9b7bf/top_axi_gpio_0_0.dcp to C:/Users/soup/Documents/ESpecFirmware/Verilog/SPI_Tests/SPI_Tests.runs/top_axi_gpio_0_1_synth_1/top_axi_gpio_0_1.dcp.
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/soup/Documents/ESpecFirmware/Verilog/SPI_Tests/SPI_Tests.cache/ip/2024.2/2/3/2306c500a1a9b7bf/top_axi_gpio_0_0_sim_netlist.v to C:/Users/soup/Documents/ESpecFirmware/Verilog/SPI_Tests/SPI_Tests.runs/top_axi_gpio_0_1_synth_1/top_axi_gpio_0_1_sim_netlist.v.
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/soup/Documents/ESpecFirmware/Verilog/SPI_Tests/SPI_Tests.cache/ip/2024.2/2/3/2306c500a1a9b7bf/top_axi_gpio_0_0_sim_netlist.vhdl to C:/Users/soup/Documents/ESpecFirmware/Verilog/SPI_Tests/SPI_Tests.runs/top_axi_gpio_0_1_synth_1/top_axi_gpio_0_1_sim_netlist.vhdl.
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/soup/Documents/ESpecFirmware/Verilog/SPI_Tests/SPI_Tests.cache/ip/2024.2/2/3/2306c500a1a9b7bf/top_axi_gpio_0_0_stub.v to C:/Users/soup/Documents/ESpecFirmware/Verilog/SPI_Tests/SPI_Tests.runs/top_axi_gpio_0_1_synth_1/top_axi_gpio_0_1_stub.v.
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/soup/Documents/ESpecFirmware/Verilog/SPI_Tests/SPI_Tests.cache/ip/2024.2/2/3/2306c500a1a9b7bf/top_axi_gpio_0_0_stub.vhdl to C:/Users/soup/Documents/ESpecFirmware/Verilog/SPI_Tests/SPI_Tests.runs/top_axi_gpio_0_1_synth_1/top_axi_gpio_0_1_stub.vhdl.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP top_axi_gpio_0_1, cache-ID = 2306c500a1a9b7bf.
INFO: [Common 17-206] Exiting Vivado at Sun Jan  5 12:54:38 2025...
