Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate D:\southampton\graduate_project\code\quartus\ip\hex.qsys --block-symbol-file --output-directory=D:\southampton\graduate_project\code\quartus\ip\hex --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading ip/hex.qsys
Progress: Reading input file
Progress: Adding in_system_sources_probes_0 [altera_in_system_sources_probes 18.0]
Progress: Parameterizing module in_system_sources_probes_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate D:\southampton\graduate_project\code\quartus\ip\hex.qsys --synthesis=VERILOG --output-directory=D:\southampton\graduate_project\code\quartus\ip\hex\synthesis --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading ip/hex.qsys
Progress: Reading input file
Progress: Adding in_system_sources_probes_0 [altera_in_system_sources_probes 18.0]
Progress: Parameterizing module in_system_sources_probes_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: hex: Generating hex "hex" for QUARTUS_SYNTH
Info: in_system_sources_probes_0: "hex" instantiated altera_in_system_sources_probes "in_system_sources_probes_0"
Info: hex: Done "hex" with 2 modules, 2 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
