{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1595262153767 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1595262153767 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 21 00:22:33 2020 " "Processing started: Tue Jul 21 00:22:33 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1595262153767 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595262153767 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off model_machine -c model_machine " "Command: quartus_map --read_settings_files=on --write_settings_files=off model_machine -c model_machine" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595262153767 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1595262154165 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1595262154165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-PC_arch " "Found design unit 1: PC-PC_arch" {  } { { "PC.vhd" "" { Text "C:/Users/hang/Documents/final_model_machine/model_machine/PC.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595262165005 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.vhd" "" { Text "C:/Users/hang/Documents/final_model_machine/model_machine/PC.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595262165005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595262165005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IR-IR_arch " "Found design unit 1: IR-IR_arch" {  } { { "IR.vhd" "" { Text "C:/Users/hang/Documents/final_model_machine/model_machine/IR.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595262165007 ""} { "Info" "ISGN_ENTITY_NAME" "1 IR " "Found entity 1: IR" {  } { { "IR.vhd" "" { Text "C:/Users/hang/Documents/final_model_machine/model_machine/IR.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595262165007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595262165007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAM-RAM_arch " "Found design unit 1: RAM-RAM_arch" {  } { { "RAM.vhd" "" { Text "C:/Users/hang/Documents/final_model_machine/model_machine/RAM.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595262165008 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.vhd" "" { Text "C:/Users/hang/Documents/final_model_machine/model_machine/RAM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595262165008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595262165008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAM_MUX-RAM_MUX_arch " "Found design unit 1: RAM_MUX-RAM_MUX_arch" {  } { { "RAM_MUX.vhd" "" { Text "C:/Users/hang/Documents/final_model_machine/model_machine/RAM_MUX.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595262165010 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM_MUX " "Found entity 1: RAM_MUX" {  } { { "RAM_MUX.vhd" "" { Text "C:/Users/hang/Documents/final_model_machine/model_machine/RAM_MUX.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595262165010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595262165010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mar.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mar.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MAR-MAR_arch " "Found design unit 1: MAR-MAR_arch" {  } { { "MAR.vhd" "" { Text "C:/Users/hang/Documents/final_model_machine/model_machine/MAR.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595262165011 ""} { "Info" "ISGN_ENTITY_NAME" "1 MAR " "Found entity 1: MAR" {  } { { "MAR.vhd" "" { Text "C:/Users/hang/Documents/final_model_machine/model_machine/MAR.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595262165011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595262165011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "acc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file acc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ACC-ACC_arch " "Found design unit 1: ACC-ACC_arch" {  } { { "ACC.vhd" "" { Text "C:/Users/hang/Documents/final_model_machine/model_machine/ACC.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595262165013 ""} { "Info" "ISGN_ENTITY_NAME" "1 ACC " "Found entity 1: ACC" {  } { { "ACC.vhd" "" { Text "C:/Users/hang/Documents/final_model_machine/model_machine/ACC.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595262165013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595262165013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-ALU_arch " "Found design unit 1: ALU-ALU_arch" {  } { { "ALU.vhd" "" { Text "C:/Users/hang/Documents/final_model_machine/model_machine/ALU.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595262165015 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "C:/Users/hang/Documents/final_model_machine/model_machine/ALU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595262165015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595262165015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CTRL-CTRL_arch " "Found design unit 1: CTRL-CTRL_arch" {  } { { "CTRL.vhd" "" { Text "C:/Users/hang/Documents/final_model_machine/model_machine/CTRL.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595262165017 ""} { "Info" "ISGN_ENTITY_NAME" "1 CTRL " "Found entity 1: CTRL" {  } { { "CTRL.vhd" "" { Text "C:/Users/hang/Documents/final_model_machine/model_machine/CTRL.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595262165017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595262165017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DR-DR_arch " "Found design unit 1: DR-DR_arch" {  } { { "DR.vhd" "" { Text "C:/Users/hang/Documents/final_model_machine/model_machine/DR.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595262165019 ""} { "Info" "ISGN_ENTITY_NAME" "1 DR " "Found entity 1: DR" {  } { { "DR.vhd" "" { Text "C:/Users/hang/Documents/final_model_machine/model_machine/DR.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595262165019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595262165019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 COUNTER-COUNTER_arch " "Found design unit 1: COUNTER-COUNTER_arch" {  } { { "COUNTER.vhd" "" { Text "C:/Users/hang/Documents/final_model_machine/model_machine/COUNTER.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595262165020 ""} { "Info" "ISGN_ENTITY_NAME" "1 COUNTER " "Found entity 1: COUNTER" {  } { { "COUNTER.vhd" "" { Text "C:/Users/hang/Documents/final_model_machine/model_machine/COUNTER.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595262165020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595262165020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "model_machine.vhd 2 1 " "Found 2 design units, including 1 entities, in source file model_machine.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 model_machine-mod_mach_arch " "Found design unit 1: model_machine-mod_mach_arch" {  } { { "model_machine.vhd" "" { Text "C:/Users/hang/Documents/final_model_machine/model_machine/model_machine.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595262165022 ""} { "Info" "ISGN_ENTITY_NAME" "1 model_machine " "Found entity 1: model_machine" {  } { { "model_machine.vhd" "" { Text "C:/Users/hang/Documents/final_model_machine/model_machine/model_machine.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595262165022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595262165022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ibus.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ibus.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IBUS-IBUS_arch " "Found design unit 1: IBUS-IBUS_arch" {  } { { "IBUS.vhd" "" { Text "C:/Users/hang/Documents/final_model_machine/model_machine/IBUS.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595262165024 ""} { "Info" "ISGN_ENTITY_NAME" "1 IBUS " "Found entity 1: IBUS" {  } { { "IBUS.vhd" "" { Text "C:/Users/hang/Documents/final_model_machine/model_machine/IBUS.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595262165024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595262165024 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "model_machine " "Elaborating entity \"model_machine\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1595262165093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IBUS IBUS:u0 " "Elaborating entity \"IBUS\" for hierarchy \"IBUS:u0\"" {  } { { "model_machine.vhd" "u0" { Text "C:/Users/hang/Documents/final_model_machine/model_machine/model_machine.vhd" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1595262165098 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ibus_dr_in IBUS.vhd(18) " "VHDL Process Statement warning at IBUS.vhd(18): signal \"ibus_dr_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IBUS.vhd" "" { Text "C:/Users/hang/Documents/final_model_machine/model_machine/IBUS.vhd" 18 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1595262165100 "|model_machine|IBUS:u0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ibus_dr_in IBUS.vhd(19) " "VHDL Process Statement warning at IBUS.vhd(19): signal \"ibus_dr_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IBUS.vhd" "" { Text "C:/Users/hang/Documents/final_model_machine/model_machine/IBUS.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1595262165100 "|model_machine|IBUS:u0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ibus_acc_in IBUS.vhd(20) " "VHDL Process Statement warning at IBUS.vhd(20): signal \"ibus_acc_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IBUS.vhd" "" { Text "C:/Users/hang/Documents/final_model_machine/model_machine/IBUS.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1595262165100 "|model_machine|IBUS:u0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ibus_acc_in IBUS.vhd(21) " "VHDL Process Statement warning at IBUS.vhd(21): signal \"ibus_acc_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IBUS.vhd" "" { Text "C:/Users/hang/Documents/final_model_machine/model_machine/IBUS.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1595262165100 "|model_machine|IBUS:u0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ibus_alu_in IBUS.vhd(22) " "VHDL Process Statement warning at IBUS.vhd(22): signal \"ibus_alu_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IBUS.vhd" "" { Text "C:/Users/hang/Documents/final_model_machine/model_machine/IBUS.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1595262165100 "|model_machine|IBUS:u0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ibus_alu_in IBUS.vhd(23) " "VHDL Process Statement warning at IBUS.vhd(23): signal \"ibus_alu_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IBUS.vhd" "" { Text "C:/Users/hang/Documents/final_model_machine/model_machine/IBUS.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1595262165100 "|model_machine|IBUS:u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:u1 " "Elaborating entity \"PC\" for hierarchy \"PC:u1\"" {  } { { "model_machine.vhd" "u1" { Text "C:/Users/hang/Documents/final_model_machine/model_machine/model_machine.vhd" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1595262165101 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cnt PC.vhd(23) " "VHDL Process Statement warning at PC.vhd(23): signal \"cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PC.vhd" "" { Text "C:/Users/hang/Documents/final_model_machine/model_machine/PC.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1595262165101 "|model_machine|PC:u1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MAR MAR:u2 " "Elaborating entity \"MAR\" for hierarchy \"MAR:u2\"" {  } { { "model_machine.vhd" "u2" { Text "C:/Users/hang/Documents/final_model_machine/model_machine/model_machine.vhd" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1595262165102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM_MUX RAM_MUX:u3 " "Elaborating entity \"RAM_MUX\" for hierarchy \"RAM_MUX:u3\"" {  } { { "model_machine.vhd" "u3" { Text "C:/Users/hang/Documents/final_model_machine/model_machine/model_machine.vhd" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1595262165103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM RAM:u4 " "Elaborating entity \"RAM\" for hierarchy \"RAM:u4\"" {  } { { "model_machine.vhd" "u4" { Text "C:/Users/hang/Documents/final_model_machine/model_machine/model_machine.vhd" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1595262165105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DR DR:u5 " "Elaborating entity \"DR\" for hierarchy \"DR:u5\"" {  } { { "model_machine.vhd" "u5" { Text "C:/Users/hang/Documents/final_model_machine/model_machine/model_machine.vhd" 209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1595262165106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ACC ACC:u6 " "Elaborating entity \"ACC\" for hierarchy \"ACC:u6\"" {  } { { "model_machine.vhd" "u6" { Text "C:/Users/hang/Documents/final_model_machine/model_machine/model_machine.vhd" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1595262165117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:u7 " "Elaborating entity \"ALU\" for hierarchy \"ALU:u7\"" {  } { { "model_machine.vhd" "u7" { Text "C:/Users/hang/Documents/final_model_machine/model_machine/model_machine.vhd" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1595262165119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IR IR:u8 " "Elaborating entity \"IR\" for hierarchy \"IR:u8\"" {  } { { "model_machine.vhd" "u8" { Text "C:/Users/hang/Documents/final_model_machine/model_machine/model_machine.vhd" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1595262165121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "COUNTER COUNTER:u9 " "Elaborating entity \"COUNTER\" for hierarchy \"COUNTER:u9\"" {  } { { "model_machine.vhd" "u9" { Text "C:/Users/hang/Documents/final_model_machine/model_machine/model_machine.vhd" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1595262165123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CTRL CTRL:u10 " "Elaborating entity \"CTRL\" for hierarchy \"CTRL:u10\"" {  } { { "model_machine.vhd" "u10" { Text "C:/Users/hang/Documents/final_model_machine/model_machine/model_machine.vhd" 214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1595262165124 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:u7\|alu_out\[0\] " "Converted tri-state buffer \"ALU:u7\|alu_out\[0\]\" feeding internal logic into a wire" {  } { { "ALU.vhd" "" { Text "C:/Users/hang/Documents/final_model_machine/model_machine/ALU.vhd" 15 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1595262165335 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:u7\|alu_out\[1\] " "Converted tri-state buffer \"ALU:u7\|alu_out\[1\]\" feeding internal logic into a wire" {  } { { "ALU.vhd" "" { Text "C:/Users/hang/Documents/final_model_machine/model_machine/ALU.vhd" 15 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1595262165335 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:u7\|alu_out\[2\] " "Converted tri-state buffer \"ALU:u7\|alu_out\[2\]\" feeding internal logic into a wire" {  } { { "ALU.vhd" "" { Text "C:/Users/hang/Documents/final_model_machine/model_machine/ALU.vhd" 15 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1595262165335 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:u7\|alu_out\[3\] " "Converted tri-state buffer \"ALU:u7\|alu_out\[3\]\" feeding internal logic into a wire" {  } { { "ALU.vhd" "" { Text "C:/Users/hang/Documents/final_model_machine/model_machine/ALU.vhd" 15 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1595262165335 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:u7\|alu_out\[4\] " "Converted tri-state buffer \"ALU:u7\|alu_out\[4\]\" feeding internal logic into a wire" {  } { { "ALU.vhd" "" { Text "C:/Users/hang/Documents/final_model_machine/model_machine/ALU.vhd" 15 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1595262165335 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:u7\|alu_out\[5\] " "Converted tri-state buffer \"ALU:u7\|alu_out\[5\]\" feeding internal logic into a wire" {  } { { "ALU.vhd" "" { Text "C:/Users/hang/Documents/final_model_machine/model_machine/ALU.vhd" 15 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1595262165335 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:u7\|alu_out\[6\] " "Converted tri-state buffer \"ALU:u7\|alu_out\[6\]\" feeding internal logic into a wire" {  } { { "ALU.vhd" "" { Text "C:/Users/hang/Documents/final_model_machine/model_machine/ALU.vhd" 15 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1595262165335 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:u7\|alu_out\[7\] " "Converted tri-state buffer \"ALU:u7\|alu_out\[7\]\" feeding internal logic into a wire" {  } { { "ALU.vhd" "" { Text "C:/Users/hang/Documents/final_model_machine/model_machine/ALU.vhd" 15 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1595262165335 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:u7\|alu_out\[8\] " "Converted tri-state buffer \"ALU:u7\|alu_out\[8\]\" feeding internal logic into a wire" {  } { { "ALU.vhd" "" { Text "C:/Users/hang/Documents/final_model_machine/model_machine/ALU.vhd" 15 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1595262165335 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:u7\|alu_out\[9\] " "Converted tri-state buffer \"ALU:u7\|alu_out\[9\]\" feeding internal logic into a wire" {  } { { "ALU.vhd" "" { Text "C:/Users/hang/Documents/final_model_machine/model_machine/ALU.vhd" 15 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1595262165335 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:u7\|alu_out\[10\] " "Converted tri-state buffer \"ALU:u7\|alu_out\[10\]\" feeding internal logic into a wire" {  } { { "ALU.vhd" "" { Text "C:/Users/hang/Documents/final_model_machine/model_machine/ALU.vhd" 15 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1595262165335 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:u7\|alu_out\[11\] " "Converted tri-state buffer \"ALU:u7\|alu_out\[11\]\" feeding internal logic into a wire" {  } { { "ALU.vhd" "" { Text "C:/Users/hang/Documents/final_model_machine/model_machine/ALU.vhd" 15 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1595262165335 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:u7\|alu_out\[12\] " "Converted tri-state buffer \"ALU:u7\|alu_out\[12\]\" feeding internal logic into a wire" {  } { { "ALU.vhd" "" { Text "C:/Users/hang/Documents/final_model_machine/model_machine/ALU.vhd" 15 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1595262165335 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:u7\|alu_out\[13\] " "Converted tri-state buffer \"ALU:u7\|alu_out\[13\]\" feeding internal logic into a wire" {  } { { "ALU.vhd" "" { Text "C:/Users/hang/Documents/final_model_machine/model_machine/ALU.vhd" 15 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1595262165335 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:u7\|alu_out\[14\] " "Converted tri-state buffer \"ALU:u7\|alu_out\[14\]\" feeding internal logic into a wire" {  } { { "ALU.vhd" "" { Text "C:/Users/hang/Documents/final_model_machine/model_machine/ALU.vhd" 15 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1595262165335 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:u7\|alu_out\[15\] " "Converted tri-state buffer \"ALU:u7\|alu_out\[15\]\" feeding internal logic into a wire" {  } { { "ALU.vhd" "" { Text "C:/Users/hang/Documents/final_model_machine/model_machine/ALU.vhd" 15 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1595262165335 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ACC:u6\|acc_out\[0\] " "Converted tri-state buffer \"ACC:u6\|acc_out\[0\]\" feeding internal logic into a wire" {  } { { "ACC.vhd" "" { Text "C:/Users/hang/Documents/final_model_machine/model_machine/ACC.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1595262165335 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ACC:u6\|acc_out\[1\] " "Converted tri-state buffer \"ACC:u6\|acc_out\[1\]\" feeding internal logic into a wire" {  } { { "ACC.vhd" "" { Text "C:/Users/hang/Documents/final_model_machine/model_machine/ACC.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1595262165335 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ACC:u6\|acc_out\[2\] " "Converted tri-state buffer \"ACC:u6\|acc_out\[2\]\" feeding internal logic into a wire" {  } { { "ACC.vhd" "" { Text "C:/Users/hang/Documents/final_model_machine/model_machine/ACC.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1595262165335 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ACC:u6\|acc_out\[3\] " "Converted tri-state buffer \"ACC:u6\|acc_out\[3\]\" feeding internal logic into a wire" {  } { { "ACC.vhd" "" { Text "C:/Users/hang/Documents/final_model_machine/model_machine/ACC.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1595262165335 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ACC:u6\|acc_out\[4\] " "Converted tri-state buffer \"ACC:u6\|acc_out\[4\]\" feeding internal logic into a wire" {  } { { "ACC.vhd" "" { Text "C:/Users/hang/Documents/final_model_machine/model_machine/ACC.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1595262165335 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ACC:u6\|acc_out\[5\] " "Converted tri-state buffer \"ACC:u6\|acc_out\[5\]\" feeding internal logic into a wire" {  } { { "ACC.vhd" "" { Text "C:/Users/hang/Documents/final_model_machine/model_machine/ACC.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1595262165335 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ACC:u6\|acc_out\[6\] " "Converted tri-state buffer \"ACC:u6\|acc_out\[6\]\" feeding internal logic into a wire" {  } { { "ACC.vhd" "" { Text "C:/Users/hang/Documents/final_model_machine/model_machine/ACC.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1595262165335 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ACC:u6\|acc_out\[7\] " "Converted tri-state buffer \"ACC:u6\|acc_out\[7\]\" feeding internal logic into a wire" {  } { { "ACC.vhd" "" { Text "C:/Users/hang/Documents/final_model_machine/model_machine/ACC.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1595262165335 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ACC:u6\|acc_out\[8\] " "Converted tri-state buffer \"ACC:u6\|acc_out\[8\]\" feeding internal logic into a wire" {  } { { "ACC.vhd" "" { Text "C:/Users/hang/Documents/final_model_machine/model_machine/ACC.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1595262165335 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ACC:u6\|acc_out\[9\] " "Converted tri-state buffer \"ACC:u6\|acc_out\[9\]\" feeding internal logic into a wire" {  } { { "ACC.vhd" "" { Text "C:/Users/hang/Documents/final_model_machine/model_machine/ACC.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1595262165335 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ACC:u6\|acc_out\[10\] " "Converted tri-state buffer \"ACC:u6\|acc_out\[10\]\" feeding internal logic into a wire" {  } { { "ACC.vhd" "" { Text "C:/Users/hang/Documents/final_model_machine/model_machine/ACC.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1595262165335 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ACC:u6\|acc_out\[11\] " "Converted tri-state buffer \"ACC:u6\|acc_out\[11\]\" feeding internal logic into a wire" {  } { { "ACC.vhd" "" { Text "C:/Users/hang/Documents/final_model_machine/model_machine/ACC.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1595262165335 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ACC:u6\|acc_out\[12\] " "Converted tri-state buffer \"ACC:u6\|acc_out\[12\]\" feeding internal logic into a wire" {  } { { "ACC.vhd" "" { Text "C:/Users/hang/Documents/final_model_machine/model_machine/ACC.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1595262165335 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ACC:u6\|acc_out\[13\] " "Converted tri-state buffer \"ACC:u6\|acc_out\[13\]\" feeding internal logic into a wire" {  } { { "ACC.vhd" "" { Text "C:/Users/hang/Documents/final_model_machine/model_machine/ACC.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1595262165335 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ACC:u6\|acc_out\[14\] " "Converted tri-state buffer \"ACC:u6\|acc_out\[14\]\" feeding internal logic into a wire" {  } { { "ACC.vhd" "" { Text "C:/Users/hang/Documents/final_model_machine/model_machine/ACC.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1595262165335 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ACC:u6\|acc_out\[15\] " "Converted tri-state buffer \"ACC:u6\|acc_out\[15\]\" feeding internal logic into a wire" {  } { { "ACC.vhd" "" { Text "C:/Users/hang/Documents/final_model_machine/model_machine/ACC.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1595262165335 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DR:u5\|dr_out\[0\] " "Converted tri-state buffer \"DR:u5\|dr_out\[0\]\" feeding internal logic into a wire" {  } { { "DR.vhd" "" { Text "C:/Users/hang/Documents/final_model_machine/model_machine/DR.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1595262165335 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DR:u5\|dr_out\[1\] " "Converted tri-state buffer \"DR:u5\|dr_out\[1\]\" feeding internal logic into a wire" {  } { { "DR.vhd" "" { Text "C:/Users/hang/Documents/final_model_machine/model_machine/DR.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1595262165335 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DR:u5\|dr_out\[2\] " "Converted tri-state buffer \"DR:u5\|dr_out\[2\]\" feeding internal logic into a wire" {  } { { "DR.vhd" "" { Text "C:/Users/hang/Documents/final_model_machine/model_machine/DR.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1595262165335 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DR:u5\|dr_out\[3\] " "Converted tri-state buffer \"DR:u5\|dr_out\[3\]\" feeding internal logic into a wire" {  } { { "DR.vhd" "" { Text "C:/Users/hang/Documents/final_model_machine/model_machine/DR.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1595262165335 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DR:u5\|dr_out\[4\] " "Converted tri-state buffer \"DR:u5\|dr_out\[4\]\" feeding internal logic into a wire" {  } { { "DR.vhd" "" { Text "C:/Users/hang/Documents/final_model_machine/model_machine/DR.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1595262165335 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DR:u5\|dr_out\[5\] " "Converted tri-state buffer \"DR:u5\|dr_out\[5\]\" feeding internal logic into a wire" {  } { { "DR.vhd" "" { Text "C:/Users/hang/Documents/final_model_machine/model_machine/DR.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1595262165335 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DR:u5\|dr_out\[6\] " "Converted tri-state buffer \"DR:u5\|dr_out\[6\]\" feeding internal logic into a wire" {  } { { "DR.vhd" "" { Text "C:/Users/hang/Documents/final_model_machine/model_machine/DR.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1595262165335 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DR:u5\|dr_out\[7\] " "Converted tri-state buffer \"DR:u5\|dr_out\[7\]\" feeding internal logic into a wire" {  } { { "DR.vhd" "" { Text "C:/Users/hang/Documents/final_model_machine/model_machine/DR.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1595262165335 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DR:u5\|dr_out\[8\] " "Converted tri-state buffer \"DR:u5\|dr_out\[8\]\" feeding internal logic into a wire" {  } { { "DR.vhd" "" { Text "C:/Users/hang/Documents/final_model_machine/model_machine/DR.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1595262165335 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DR:u5\|dr_out\[9\] " "Converted tri-state buffer \"DR:u5\|dr_out\[9\]\" feeding internal logic into a wire" {  } { { "DR.vhd" "" { Text "C:/Users/hang/Documents/final_model_machine/model_machine/DR.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1595262165335 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DR:u5\|dr_out\[10\] " "Converted tri-state buffer \"DR:u5\|dr_out\[10\]\" feeding internal logic into a wire" {  } { { "DR.vhd" "" { Text "C:/Users/hang/Documents/final_model_machine/model_machine/DR.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1595262165335 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DR:u5\|dr_out\[11\] " "Converted tri-state buffer \"DR:u5\|dr_out\[11\]\" feeding internal logic into a wire" {  } { { "DR.vhd" "" { Text "C:/Users/hang/Documents/final_model_machine/model_machine/DR.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1595262165335 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DR:u5\|dr_out\[12\] " "Converted tri-state buffer \"DR:u5\|dr_out\[12\]\" feeding internal logic into a wire" {  } { { "DR.vhd" "" { Text "C:/Users/hang/Documents/final_model_machine/model_machine/DR.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1595262165335 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DR:u5\|dr_out\[13\] " "Converted tri-state buffer \"DR:u5\|dr_out\[13\]\" feeding internal logic into a wire" {  } { { "DR.vhd" "" { Text "C:/Users/hang/Documents/final_model_machine/model_machine/DR.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1595262165335 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DR:u5\|dr_out\[14\] " "Converted tri-state buffer \"DR:u5\|dr_out\[14\]\" feeding internal logic into a wire" {  } { { "DR.vhd" "" { Text "C:/Users/hang/Documents/final_model_machine/model_machine/DR.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1595262165335 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DR:u5\|dr_out\[15\] " "Converted tri-state buffer \"DR:u5\|dr_out\[15\]\" feeding internal logic into a wire" {  } { { "DR.vhd" "" { Text "C:/Users/hang/Documents/final_model_machine/model_machine/DR.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1595262165335 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1595262165335 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "RAM:u4\|mem " "RAM logic \"RAM:u4\|mem\" is uninferred due to asynchronous read logic" {  } { { "RAM.vhd" "mem" { Text "C:/Users/hang/Documents/final_model_machine/model_machine/RAM.vhd" 15 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1595262165406 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1595262165406 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAM:u4\|ram_out\[0\] DR:u5\|temp\[0\] " "Converted the fan-out from the tri-state buffer \"RAM:u4\|ram_out\[0\]\" to the node \"DR:u5\|temp\[0\]\" into an OR gate" {  } { { "RAM.vhd" "" { Text "C:/Users/hang/Documents/final_model_machine/model_machine/RAM.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1595262165751 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAM:u4\|ram_out\[1\] DR:u5\|temp\[1\] " "Converted the fan-out from the tri-state buffer \"RAM:u4\|ram_out\[1\]\" to the node \"DR:u5\|temp\[1\]\" into an OR gate" {  } { { "RAM.vhd" "" { Text "C:/Users/hang/Documents/final_model_machine/model_machine/RAM.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1595262165751 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAM:u4\|ram_out\[2\] DR:u5\|temp\[2\] " "Converted the fan-out from the tri-state buffer \"RAM:u4\|ram_out\[2\]\" to the node \"DR:u5\|temp\[2\]\" into an OR gate" {  } { { "RAM.vhd" "" { Text "C:/Users/hang/Documents/final_model_machine/model_machine/RAM.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1595262165751 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAM:u4\|ram_out\[3\] DR:u5\|temp\[3\] " "Converted the fan-out from the tri-state buffer \"RAM:u4\|ram_out\[3\]\" to the node \"DR:u5\|temp\[3\]\" into an OR gate" {  } { { "RAM.vhd" "" { Text "C:/Users/hang/Documents/final_model_machine/model_machine/RAM.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1595262165751 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAM:u4\|ram_out\[4\] DR:u5\|temp\[4\] " "Converted the fan-out from the tri-state buffer \"RAM:u4\|ram_out\[4\]\" to the node \"DR:u5\|temp\[4\]\" into an OR gate" {  } { { "RAM.vhd" "" { Text "C:/Users/hang/Documents/final_model_machine/model_machine/RAM.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1595262165751 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAM:u4\|ram_out\[5\] DR:u5\|temp\[5\] " "Converted the fan-out from the tri-state buffer \"RAM:u4\|ram_out\[5\]\" to the node \"DR:u5\|temp\[5\]\" into an OR gate" {  } { { "RAM.vhd" "" { Text "C:/Users/hang/Documents/final_model_machine/model_machine/RAM.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1595262165751 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAM:u4\|ram_out\[6\] DR:u5\|temp\[6\] " "Converted the fan-out from the tri-state buffer \"RAM:u4\|ram_out\[6\]\" to the node \"DR:u5\|temp\[6\]\" into an OR gate" {  } { { "RAM.vhd" "" { Text "C:/Users/hang/Documents/final_model_machine/model_machine/RAM.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1595262165751 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAM:u4\|ram_out\[7\] DR:u5\|temp\[7\] " "Converted the fan-out from the tri-state buffer \"RAM:u4\|ram_out\[7\]\" to the node \"DR:u5\|temp\[7\]\" into an OR gate" {  } { { "RAM.vhd" "" { Text "C:/Users/hang/Documents/final_model_machine/model_machine/RAM.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1595262165751 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAM:u4\|ram_out\[8\] DR:u5\|temp\[8\] " "Converted the fan-out from the tri-state buffer \"RAM:u4\|ram_out\[8\]\" to the node \"DR:u5\|temp\[8\]\" into an OR gate" {  } { { "RAM.vhd" "" { Text "C:/Users/hang/Documents/final_model_machine/model_machine/RAM.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1595262165751 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAM:u4\|ram_out\[9\] DR:u5\|temp\[9\] " "Converted the fan-out from the tri-state buffer \"RAM:u4\|ram_out\[9\]\" to the node \"DR:u5\|temp\[9\]\" into an OR gate" {  } { { "RAM.vhd" "" { Text "C:/Users/hang/Documents/final_model_machine/model_machine/RAM.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1595262165751 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAM:u4\|ram_out\[10\] DR:u5\|temp\[10\] " "Converted the fan-out from the tri-state buffer \"RAM:u4\|ram_out\[10\]\" to the node \"DR:u5\|temp\[10\]\" into an OR gate" {  } { { "RAM.vhd" "" { Text "C:/Users/hang/Documents/final_model_machine/model_machine/RAM.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1595262165751 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAM:u4\|ram_out\[11\] DR:u5\|temp\[11\] " "Converted the fan-out from the tri-state buffer \"RAM:u4\|ram_out\[11\]\" to the node \"DR:u5\|temp\[11\]\" into an OR gate" {  } { { "RAM.vhd" "" { Text "C:/Users/hang/Documents/final_model_machine/model_machine/RAM.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1595262165751 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAM:u4\|ram_out\[12\] DR:u5\|temp\[12\] " "Converted the fan-out from the tri-state buffer \"RAM:u4\|ram_out\[12\]\" to the node \"DR:u5\|temp\[12\]\" into an OR gate" {  } { { "RAM.vhd" "" { Text "C:/Users/hang/Documents/final_model_machine/model_machine/RAM.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1595262165751 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAM:u4\|ram_out\[13\] DR:u5\|temp\[13\] " "Converted the fan-out from the tri-state buffer \"RAM:u4\|ram_out\[13\]\" to the node \"DR:u5\|temp\[13\]\" into an OR gate" {  } { { "RAM.vhd" "" { Text "C:/Users/hang/Documents/final_model_machine/model_machine/RAM.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1595262165751 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAM:u4\|ram_out\[14\] DR:u5\|temp\[14\] " "Converted the fan-out from the tri-state buffer \"RAM:u4\|ram_out\[14\]\" to the node \"DR:u5\|temp\[14\]\" into an OR gate" {  } { { "RAM.vhd" "" { Text "C:/Users/hang/Documents/final_model_machine/model_machine/RAM.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1595262165751 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAM:u4\|ram_out\[15\] DR:u5\|temp\[15\] " "Converted the fan-out from the tri-state buffer \"RAM:u4\|ram_out\[15\]\" to the node \"DR:u5\|temp\[15\]\" into an OR gate" {  } { { "RAM.vhd" "" { Text "C:/Users/hang/Documents/final_model_machine/model_machine/RAM.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1595262165751 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IBUS:u0\|ibus_out\[0\] ALU:u7\|temp " "Converted the fan-out from the tri-state buffer \"IBUS:u0\|ibus_out\[0\]\" to the node \"ALU:u7\|temp\" into an OR gate" {  } { { "IBUS.vhd" "" { Text "C:/Users/hang/Documents/final_model_machine/model_machine/IBUS.vhd" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1595262165751 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IBUS:u0\|ibus_out\[1\] ALU:u7\|temp " "Converted the fan-out from the tri-state buffer \"IBUS:u0\|ibus_out\[1\]\" to the node \"ALU:u7\|temp\" into an OR gate" {  } { { "IBUS.vhd" "" { Text "C:/Users/hang/Documents/final_model_machine/model_machine/IBUS.vhd" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1595262165751 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IBUS:u0\|ibus_out\[2\] ALU:u7\|temp " "Converted the fan-out from the tri-state buffer \"IBUS:u0\|ibus_out\[2\]\" to the node \"ALU:u7\|temp\" into an OR gate" {  } { { "IBUS.vhd" "" { Text "C:/Users/hang/Documents/final_model_machine/model_machine/IBUS.vhd" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1595262165751 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IBUS:u0\|ibus_out\[3\] ALU:u7\|temp " "Converted the fan-out from the tri-state buffer \"IBUS:u0\|ibus_out\[3\]\" to the node \"ALU:u7\|temp\" into an OR gate" {  } { { "IBUS.vhd" "" { Text "C:/Users/hang/Documents/final_model_machine/model_machine/IBUS.vhd" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1595262165751 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IBUS:u0\|ibus_out\[4\] ALU:u7\|temp " "Converted the fan-out from the tri-state buffer \"IBUS:u0\|ibus_out\[4\]\" to the node \"ALU:u7\|temp\" into an OR gate" {  } { { "IBUS.vhd" "" { Text "C:/Users/hang/Documents/final_model_machine/model_machine/IBUS.vhd" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1595262165751 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IBUS:u0\|ibus_out\[5\] ALU:u7\|temp " "Converted the fan-out from the tri-state buffer \"IBUS:u0\|ibus_out\[5\]\" to the node \"ALU:u7\|temp\" into an OR gate" {  } { { "IBUS.vhd" "" { Text "C:/Users/hang/Documents/final_model_machine/model_machine/IBUS.vhd" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1595262165751 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IBUS:u0\|ibus_out\[6\] ALU:u7\|temp " "Converted the fan-out from the tri-state buffer \"IBUS:u0\|ibus_out\[6\]\" to the node \"ALU:u7\|temp\" into an OR gate" {  } { { "IBUS.vhd" "" { Text "C:/Users/hang/Documents/final_model_machine/model_machine/IBUS.vhd" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1595262165751 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IBUS:u0\|ibus_out\[7\] ALU:u7\|temp " "Converted the fan-out from the tri-state buffer \"IBUS:u0\|ibus_out\[7\]\" to the node \"ALU:u7\|temp\" into an OR gate" {  } { { "IBUS.vhd" "" { Text "C:/Users/hang/Documents/final_model_machine/model_machine/IBUS.vhd" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1595262165751 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IBUS:u0\|ibus_out\[8\] ALU:u7\|temp " "Converted the fan-out from the tri-state buffer \"IBUS:u0\|ibus_out\[8\]\" to the node \"ALU:u7\|temp\" into an OR gate" {  } { { "IBUS.vhd" "" { Text "C:/Users/hang/Documents/final_model_machine/model_machine/IBUS.vhd" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1595262165751 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IBUS:u0\|ibus_out\[9\] ALU:u7\|temp " "Converted the fan-out from the tri-state buffer \"IBUS:u0\|ibus_out\[9\]\" to the node \"ALU:u7\|temp\" into an OR gate" {  } { { "IBUS.vhd" "" { Text "C:/Users/hang/Documents/final_model_machine/model_machine/IBUS.vhd" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1595262165751 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IBUS:u0\|ibus_out\[10\] ALU:u7\|temp " "Converted the fan-out from the tri-state buffer \"IBUS:u0\|ibus_out\[10\]\" to the node \"ALU:u7\|temp\" into an OR gate" {  } { { "IBUS.vhd" "" { Text "C:/Users/hang/Documents/final_model_machine/model_machine/IBUS.vhd" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1595262165751 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IBUS:u0\|ibus_out\[11\] ALU:u7\|temp " "Converted the fan-out from the tri-state buffer \"IBUS:u0\|ibus_out\[11\]\" to the node \"ALU:u7\|temp\" into an OR gate" {  } { { "IBUS.vhd" "" { Text "C:/Users/hang/Documents/final_model_machine/model_machine/IBUS.vhd" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1595262165751 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IBUS:u0\|ibus_out\[12\] ALU:u7\|temp " "Converted the fan-out from the tri-state buffer \"IBUS:u0\|ibus_out\[12\]\" to the node \"ALU:u7\|temp\" into an OR gate" {  } { { "IBUS.vhd" "" { Text "C:/Users/hang/Documents/final_model_machine/model_machine/IBUS.vhd" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1595262165751 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IBUS:u0\|ibus_out\[13\] ALU:u7\|temp " "Converted the fan-out from the tri-state buffer \"IBUS:u0\|ibus_out\[13\]\" to the node \"ALU:u7\|temp\" into an OR gate" {  } { { "IBUS.vhd" "" { Text "C:/Users/hang/Documents/final_model_machine/model_machine/IBUS.vhd" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1595262165751 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IBUS:u0\|ibus_out\[14\] ALU:u7\|temp " "Converted the fan-out from the tri-state buffer \"IBUS:u0\|ibus_out\[14\]\" to the node \"ALU:u7\|temp\" into an OR gate" {  } { { "IBUS.vhd" "" { Text "C:/Users/hang/Documents/final_model_machine/model_machine/IBUS.vhd" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1595262165751 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IBUS:u0\|ibus_out\[15\] ALU:u7\|temp " "Converted the fan-out from the tri-state buffer \"IBUS:u0\|ibus_out\[15\]\" to the node \"ALU:u7\|temp\" into an OR gate" {  } { { "IBUS.vhd" "" { Text "C:/Users/hang/Documents/final_model_machine/model_machine/IBUS.vhd" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1595262165751 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1595262165751 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "COUNTER.vhd" "" { Text "C:/Users/hang/Documents/final_model_machine/model_machine/COUNTER.vhd" 15 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1595262165755 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1595262165755 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1595262166035 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1595262166663 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1595262166663 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "852 " "Implemented 852 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1595262166739 ""} { "Info" "ICUT_CUT_TM_OPINS" "92 " "Implemented 92 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1595262166739 ""} { "Info" "ICUT_CUT_TM_LCELLS" "737 " "Implemented 737 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1595262166739 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1595262166739 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 90 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 90 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4792 " "Peak virtual memory: 4792 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1595262166760 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 21 00:22:46 2020 " "Processing ended: Tue Jul 21 00:22:46 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1595262166760 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1595262166760 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1595262166760 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1595262166760 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1595262168185 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1595262168185 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 21 00:22:47 2020 " "Processing started: Tue Jul 21 00:22:47 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1595262168185 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1595262168185 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off model_machine -c model_machine " "Command: quartus_fit --read_settings_files=off --write_settings_files=off model_machine -c model_machine" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1595262168185 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1595262168301 ""}
{ "Info" "0" "" "Project  = model_machine" {  } {  } 0 0 "Project  = model_machine" 0 0 "Fitter" 0 0 1595262168302 ""}
{ "Info" "0" "" "Revision = model_machine" {  } {  } 0 0 "Revision = model_machine" 0 0 "Fitter" 0 0 1595262168302 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1595262168359 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1595262168360 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "model_machine EP4CE6F17C6 " "Automatically selected device EP4CE6F17C6 for design model_machine" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1595262168533 ""}
{ "Info" "IMPP_MPP_FIT_WITH_SMALLER_DEVICE" "" "Fitting design with smaller device may be possible, but smaller device must be specified" {  } {  } 0 119005 "Fitting design with smaller device may be possible, but smaller device must be specified" 0 0 "Fitter" 0 -1 1595262168533 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1595262168583 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1595262168583 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1595262168697 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1595262168702 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1595262168889 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1595262168889 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C6 " "Device EP4CE22F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1595262168889 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1595262168889 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/apps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/hang/Documents/final_model_machine/model_machine/" { { 0 { 0 ""} 0 1182 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1595262168893 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/apps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/hang/Documents/final_model_machine/model_machine/" { { 0 { 0 ""} 0 1184 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1595262168893 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/apps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/hang/Documents/final_model_machine/model_machine/" { { 0 { 0 ""} 0 1186 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1595262168893 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/apps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/hang/Documents/final_model_machine/model_machine/" { { 0 { 0 ""} 0 1188 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1595262168893 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "c:/apps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/hang/Documents/final_model_machine/model_machine/" { { 0 { 0 ""} 0 1190 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1595262168893 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1595262168893 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1595262168895 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "115 115 " "No exact pin location assignment(s) for 115 pins of 115 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1595262169180 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "model_machine.sdc " "Synopsys Design Constraints File file not found: 'model_machine.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1595262169467 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1595262169468 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1595262169476 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1595262169476 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1595262169476 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1595262169551 ""}  } { { "model_machine.vhd" "" { Text "C:/Users/hang/Documents/final_model_machine/model_machine/model_machine.vhd" 7 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/hang/Documents/final_model_machine/model_machine/" { { 0 { 0 ""} 0 1160 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1595262169551 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst~input (placed in PIN M2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node rst~input (placed in PIN M2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1595262169551 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ACC:u6\|temp_a\[12\]~32 " "Destination node ACC:u6\|temp_a\[12\]~32" {  } { { "ACC.vhd" "" { Text "C:/Users/hang/Documents/final_model_machine/model_machine/ACC.vhd" 24 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/hang/Documents/final_model_machine/model_machine/" { { 0 { 0 ""} 0 831 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1595262169551 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ACC:u6\|temp_b\[0\]~32 " "Destination node ACC:u6\|temp_b\[0\]~32" {  } { { "ACC.vhd" "" { Text "C:/Users/hang/Documents/final_model_machine/model_machine/ACC.vhd" 24 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/hang/Documents/final_model_machine/model_machine/" { { 0 { 0 ""} 0 849 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1595262169551 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "IR:u8\|tmp~0 " "Destination node IR:u8\|tmp~0" {  } { { "IR.vhd" "" { Text "C:/Users/hang/Documents/final_model_machine/model_machine/IR.vhd" 29 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/hang/Documents/final_model_machine/model_machine/" { { 0 { 0 ""} 0 883 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1595262169551 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "IR:u8\|tmp\[0\]~1 " "Destination node IR:u8\|tmp\[0\]~1" {  } { { "IR.vhd" "" { Text "C:/Users/hang/Documents/final_model_machine/model_machine/IR.vhd" 35 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/hang/Documents/final_model_machine/model_machine/" { { 0 { 0 ""} 0 884 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1595262169551 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "IR:u8\|tmp~2 " "Destination node IR:u8\|tmp~2" {  } { { "IR.vhd" "" { Text "C:/Users/hang/Documents/final_model_machine/model_machine/IR.vhd" 29 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/hang/Documents/final_model_machine/model_machine/" { { 0 { 0 ""} 0 885 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1595262169551 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "IR:u8\|tmp~3 " "Destination node IR:u8\|tmp~3" {  } { { "IR.vhd" "" { Text "C:/Users/hang/Documents/final_model_machine/model_machine/IR.vhd" 29 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/hang/Documents/final_model_machine/model_machine/" { { 0 { 0 ""} 0 886 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1595262169551 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "IR:u8\|tmp~4 " "Destination node IR:u8\|tmp~4" {  } { { "IR.vhd" "" { Text "C:/Users/hang/Documents/final_model_machine/model_machine/IR.vhd" 29 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/hang/Documents/final_model_machine/model_machine/" { { 0 { 0 ""} 0 887 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1595262169551 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "IR:u8\|tmp~5 " "Destination node IR:u8\|tmp~5" {  } { { "IR.vhd" "" { Text "C:/Users/hang/Documents/final_model_machine/model_machine/IR.vhd" 29 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/hang/Documents/final_model_machine/model_machine/" { { 0 { 0 ""} 0 888 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1595262169551 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "IR:u8\|tmp~6 " "Destination node IR:u8\|tmp~6" {  } { { "IR.vhd" "" { Text "C:/Users/hang/Documents/final_model_machine/model_machine/IR.vhd" 29 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/hang/Documents/final_model_machine/model_machine/" { { 0 { 0 ""} 0 889 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1595262169551 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "IR:u8\|tmp~7 " "Destination node IR:u8\|tmp~7" {  } { { "IR.vhd" "" { Text "C:/Users/hang/Documents/final_model_machine/model_machine/IR.vhd" 29 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/hang/Documents/final_model_machine/model_machine/" { { 0 { 0 ""} 0 890 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1595262169551 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1595262169551 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1595262169551 ""}  } { { "model_machine.vhd" "" { Text "C:/Users/hang/Documents/final_model_machine/model_machine/model_machine.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/hang/Documents/final_model_machine/model_machine/" { { 0 { 0 ""} 0 1161 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1595262169551 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1595262169818 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1595262169819 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1595262169820 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1595262169821 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1595262169824 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1595262169825 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1595262169825 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1595262169826 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1595262169878 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1595262169880 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1595262169880 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "113 unused 2.5V 21 92 0 " "Number of I/O pins in group: 113 (unused VREF, 2.5V VCCIO, 21 input, 92 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1595262169883 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1595262169883 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1595262169883 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 12 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1595262169884 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 18 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  18 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1595262169884 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 26 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1595262169884 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 27 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  27 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1595262169884 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 25 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1595262169884 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 13 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1595262169884 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 26 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1595262169884 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 26 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1595262169884 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1595262169884 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1595262169884 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1595262169975 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1595262169979 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1595262170512 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1595262170672 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1595262170686 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1595262173991 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1595262173991 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1595262174339 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X23_Y12 X34_Y24 " "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X23_Y12 to location X34_Y24" {  } { { "loc" "" { Generic "C:/Users/hang/Documents/final_model_machine/model_machine/" { { 1 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X23_Y12 to location X34_Y24"} { { 12 { 0 ""} 23 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1595262175005 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1595262175005 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1595262176250 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1595262176250 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1595262176254 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.43 " "Total time spent on timing analysis during the Fitter is 0.43 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1595262176376 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1595262176388 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1595262176606 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1595262176606 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1595262176794 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1595262177301 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/hang/Documents/final_model_machine/model_machine/output_files/model_machine.fit.smsg " "Generated suppressed messages file C:/Users/hang/Documents/final_model_machine/model_machine/output_files/model_machine.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1595262177638 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5518 " "Peak virtual memory: 5518 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1595262177971 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 21 00:22:57 2020 " "Processing ended: Tue Jul 21 00:22:57 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1595262177971 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1595262177971 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1595262177971 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1595262177971 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1595262179262 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1595262179262 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 21 00:22:59 2020 " "Processing started: Tue Jul 21 00:22:59 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1595262179262 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1595262179262 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off model_machine -c model_machine " "Command: quartus_asm --read_settings_files=off --write_settings_files=off model_machine -c model_machine" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1595262179262 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1595262179614 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1595262179922 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1595262179938 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4688 " "Peak virtual memory: 4688 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1595262180079 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 21 00:23:00 2020 " "Processing ended: Tue Jul 21 00:23:00 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1595262180079 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1595262180079 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1595262180079 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1595262180079 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1595262180770 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1595262181522 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1595262181522 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 21 00:23:01 2020 " "Processing started: Tue Jul 21 00:23:01 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1595262181522 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1595262181522 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta model_machine -c model_machine " "Command: quartus_sta model_machine -c model_machine" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1595262181522 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1595262181645 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1595262181818 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1595262181819 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1595262181868 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1595262181868 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "model_machine.sdc " "Synopsys Design Constraints File file not found: 'model_machine.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1595262182047 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1595262182047 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1595262182048 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1595262182048 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1595262182052 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1595262182053 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1595262182053 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1595262182062 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1595262182094 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1595262182094 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.221 " "Worst-case setup slack is -6.221" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1595262182097 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1595262182097 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.221           -1164.239 clk  " "   -6.221           -1164.239 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1595262182097 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1595262182097 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.342 " "Worst-case hold slack is 0.342" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1595262182101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1595262182101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.342               0.000 clk  " "    0.342               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1595262182101 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1595262182101 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1595262182104 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1595262182107 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1595262182110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1595262182110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -355.000 clk  " "   -3.000            -355.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1595262182110 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1595262182110 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1595262182149 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1595262182172 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1595262182563 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1595262182629 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1595262182638 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1595262182638 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.415 " "Worst-case setup slack is -5.415" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1595262182641 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1595262182641 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.415           -1010.369 clk  " "   -5.415           -1010.369 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1595262182641 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1595262182641 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.297 " "Worst-case hold slack is 0.297" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1595262182648 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1595262182648 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.297               0.000 clk  " "    0.297               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1595262182648 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1595262182648 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1595262182652 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1595262182656 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1595262182659 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1595262182659 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -355.000 clk  " "   -3.000            -355.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1595262182659 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1595262182659 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1595262182700 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1595262182801 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1595262182804 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1595262182804 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.075 " "Worst-case setup slack is -3.075" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1595262182807 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1595262182807 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.075            -517.269 clk  " "   -3.075            -517.269 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1595262182807 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1595262182807 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.179 " "Worst-case hold slack is 0.179" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1595262182813 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1595262182813 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.179               0.000 clk  " "    0.179               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1595262182813 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1595262182813 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1595262182816 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1595262182819 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1595262182823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1595262182823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -378.090 clk  " "   -3.000            -378.090 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1595262182823 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1595262182823 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1595262183289 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1595262183298 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4786 " "Peak virtual memory: 4786 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1595262183369 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 21 00:23:03 2020 " "Processing ended: Tue Jul 21 00:23:03 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1595262183369 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1595262183369 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1595262183369 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1595262183369 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1595262184560 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1595262184560 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 21 00:23:04 2020 " "Processing started: Tue Jul 21 00:23:04 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1595262184560 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1595262184560 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off model_machine -c model_machine " "Command: quartus_eda --read_settings_files=off --write_settings_files=off model_machine -c model_machine" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1595262184560 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1595262185022 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "model_machine.vho C:/Users/hang/Documents/final_model_machine/model_machine/simulation/modelsim/ simulation " "Generated file model_machine.vho in folder \"C:/Users/hang/Documents/final_model_machine/model_machine/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1595262185176 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4648 " "Peak virtual memory: 4648 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1595262185205 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 21 00:23:05 2020 " "Processing ended: Tue Jul 21 00:23:05 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1595262185205 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1595262185205 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1595262185205 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1595262185205 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 102 s " "Quartus Prime Full Compilation was successful. 0 errors, 102 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1595262185891 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1595263082197 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1595263082197 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 21 00:38:02 2020 " "Processing started: Tue Jul 21 00:38:02 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1595263082197 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1595263082197 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp model_machine -c model_machine --netlist_type=sgate " "Command: quartus_npp model_machine -c model_machine --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1595263082197 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1595263082392 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4557 " "Peak virtual memory: 4557 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1595263082418 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 21 00:38:02 2020 " "Processing ended: Tue Jul 21 00:38:02 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1595263082418 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1595263082418 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1595263082418 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1595263082418 ""}
