<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="altera_irq_mapper_1920/sim/tb_altera_irq_mapper_1920_trjgw7i.sv"
   type="SYSTEM_VERILOG"
   library="altera_irq_mapper_1920" />
 <file
   path="sim/tb.v"
   type="VERILOG"
   library="tb"
   hasInlineConfiguration="true" />
 <topLevel name="tb.tb" />
 <deviceFamily name="stratix10" />
 <device name="1SX280HH3F55I1VG" />
</simPackage>
