<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Mon Apr 27 15:16:05 2020" VIVADOVERSION="2018.3">

  <SYSTEMINFO ARCH="artix7" DEVICE="7a100t" NAME="dut_packaging" PACKAGE="csg324" SPEEDGRADE="-1"/>

  <EXTERNALPORTS>
    <PORT DIR="O" LEFT="3" NAME="errorCode_0" RIGHT="0" SIGIS="undef" SIGNAME="packaging_0_errorCode">
      <CONNECTIONS>
        <CONNECTION INSTANCE="packaging_0" PORT="errorCode"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk_0" SIGIS="clk" SIGNAME="External_Ports_clk_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="packaging_0" PORT="clk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="rst_0" SIGIS="rst" SIGNAME="External_Ports_rst_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="packaging_0" PORT="rst"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="stateOut_0" RIGHT="0" SIGIS="undef" SIGNAME="packaging_0_stateOut">
      <CONNECTIONS>
        <CONNECTION INSTANCE="packaging_0" PORT="stateOut"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="fifo_write_0_wr_data" RIGHT="0" SIGIS="undef" SIGNAME="packaging_0_outData">
      <CONNECTIONS>
        <CONNECTION INSTANCE="packaging_0" PORT="outData"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="fifo_write_0_wr_en" SIGIS="undef" SIGNAME="packaging_0_outWrEn">
      <CONNECTIONS>
        <CONNECTION INSTANCE="packaging_0" PORT="outWrEn"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="fifo_write_0_full" SIGIS="undef" SIGNAME="packaging_0_outputFull">
      <CONNECTIONS>
        <CONNECTION INSTANCE="packaging_0" PORT="outputFull"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="fifo_read_0_rd_data" RIGHT="0" SIGIS="undef" SIGNAME="packaging_0_inputStream">
      <CONNECTIONS>
        <CONNECTION INSTANCE="packaging_0" PORT="inputStream"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="fifo_read_0_rd_en" SIGIS="undef" SIGNAME="packaging_0_inpRdEn">
      <CONNECTIONS>
        <CONNECTION INSTANCE="packaging_0" PORT="inpRdEn"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="fifo_read_0_empty" SIGIS="undef" SIGNAME="packaging_0_inputEmpty">
      <CONNECTIONS>
        <CONNECTION INSTANCE="packaging_0" PORT="inputEmpty"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES>
    <BUSINTERFACE BUSNAME="packaging_0_fifo_write" NAME="fifo_write_0" TYPE="INITIATOR">
      <PORTMAPS>
        <PORTMAP LOGICAL="WR_DATA" PHYSICAL="fifo_write_0_wr_data"/>
        <PORTMAP LOGICAL="WR_EN" PHYSICAL="fifo_write_0_wr_en"/>
        <PORTMAP LOGICAL="FULL" PHYSICAL="fifo_write_0_full"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="packaging_0_fifo_read" NAME="fifo_read_0" TYPE="INITIATOR">
      <PORTMAPS>
        <PORTMAP LOGICAL="RD_DATA" PHYSICAL="fifo_read_0_rd_data"/>
        <PORTMAP LOGICAL="RD_EN" PHYSICAL="fifo_read_0_rd_en"/>
        <PORTMAP LOGICAL="EMPTY" PHYSICAL="fifo_read_0_empty"/>
      </PORTMAPS>
    </BUSINTERFACE>
  </EXTERNALINTERFACES>

  <MODULES>
    <MODULE COREREVISION="1" FULLNAME="/packaging_0" HWVERSION="3.0" INSTANCE="packaging_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="packaging" VLNV="user.org:user:packaging:3.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="busWidth" VALUE="32"/>
        <PARAMETER NAME="Component_Name" VALUE="dut_packaging_packaging_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" SIGIS="rst" SIGNAME="External_Ports_rst_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="inputStream" RIGHT="0" SIGIS="undef" SIGNAME="packaging_0_inputStream">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dut_packaging_imp" PORT="fifo_read_0_rd_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="inpRdEn" SIGIS="undef" SIGNAME="packaging_0_inpRdEn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dut_packaging_imp" PORT="fifo_read_0_rd_en"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="inputEmpty" SIGIS="undef" SIGNAME="packaging_0_inputEmpty">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dut_packaging_imp" PORT="fifo_read_0_empty"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="outData" RIGHT="0" SIGIS="undef" SIGNAME="packaging_0_outData">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dut_packaging_imp" PORT="fifo_write_0_wr_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="outWrEn" SIGIS="undef" SIGNAME="packaging_0_outWrEn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dut_packaging_imp" PORT="fifo_write_0_wr_en"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="outputFull" SIGIS="undef" SIGNAME="packaging_0_outputFull">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dut_packaging_imp" PORT="fifo_write_0_full"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="errorCode" RIGHT="0" SIGIS="undef" SIGNAME="packaging_0_errorCode">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="errorCode_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="stateOut" RIGHT="0" SIGIS="undef" SIGNAME="packaging_0_stateOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="stateOut_0"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="packaging_0_fifo_read" NAME="fifo_read" TYPE="INITIATOR" VLNV="xilinx.com:interface:fifo_read:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="RD_DATA" PHYSICAL="inputStream"/>
            <PORTMAP LOGICAL="RD_EN" PHYSICAL="inpRdEn"/>
            <PORTMAP LOGICAL="EMPTY" PHYSICAL="inputEmpty"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="packaging_0_fifo_write" NAME="fifo_write" TYPE="INITIATOR" VLNV="xilinx.com:interface:fifo_write:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="WR_DATA" PHYSICAL="outData"/>
            <PORTMAP LOGICAL="WR_EN" PHYSICAL="outWrEn"/>
            <PORTMAP LOGICAL="FULL" PHYSICAL="outputFull"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
