2018-05-12 16:47:24.988588: FPGA server started
2018-05-12 22:17:31.348511: FPGA server started
2018-05-12 22:17:37.431980: FPGA server started
2018-05-12 22:17:41.016075: FPGA server started
2018-05-12 22:41:47.065553: FPGA server started
2018-05-12 22:41:50.704389: sending FPGA params to Slow Control
2018-05-12 22:42:01.794111: Slow Control sending run file
2018-05-12 22:42:01.795057: sending the run file from the server to the FPGA
2018-05-12 22:42:05.804524: starting the FPGA now
2018-05-12 22:42:35.978461: Slow Control signalling it is at the end or run, checking to see if FPGA is done
2018-05-12 22:42:46.869689: Slow Control sending run file
2018-05-12 22:42:46.870411: sending the run file from the server to the FPGA
2018-05-12 22:42:47.071076: not starting the FPGA, load the file again
2018-05-12 22:42:53.259305: Slow Control sending run file
2018-05-12 22:42:53.260338: sending the run file from the server to the FPGA
2018-05-12 22:42:57.269836: starting the FPGA now
2018-05-12 22:43:27.476957: Slow Control signalling it is at the end or run, checking to see if FPGA is done
2018-05-12 22:43:33.334913: Slow Control sending run file
2018-05-12 22:43:33.335633: sending the run file from the server to the FPGA
2018-05-12 22:43:33.536342: not starting the FPGA, load the file again
2018-05-12 22:43:36.715743: Slow Control sending run file
2018-05-12 22:43:36.716344: sending the run file from the server to the FPGA
2018-05-12 22:43:40.725890: starting the FPGA now
2018-05-12 22:44:10.977838: Slow Control signalling it is at the end or run, checking to see if FPGA is done
2018-05-12 22:44:17.261677: Slow Control sending run file
2018-05-12 22:44:17.262180: sending the run file from the server to the FPGA
2018-05-12 22:44:17.462825: not starting the FPGA, load the file again
2018-05-12 22:44:20.507787: Slow Control sending run file
2018-05-12 22:44:20.508739: sending the run file from the server to the FPGA
2018-05-12 22:44:24.518179: starting the FPGA now
2018-05-12 22:44:55.475209: Slow Control signalling it is at the end or run, checking to see if FPGA is done
2018-05-12 22:45:02.452286: Slow Control sending run file
2018-05-12 22:45:02.452864: sending the run file from the server to the FPGA
2018-05-12 22:45:06.462280: starting the FPGA now
2018-05-12 22:45:37.476633: Slow Control signalling it is at the end or run, checking to see if FPGA is done
2018-05-12 22:47:04.086487: sending FPGA params to Slow Control
2018-05-12 22:47:13.922185: Slow Control sending run file
2018-05-12 22:47:13.923070: sending the run file from the server to the FPGA
2018-05-12 22:47:17.932219: starting the FPGA now
2018-05-12 22:47:48.978647: Slow Control signalling it is at the end or run, checking to see if FPGA is done
2018-05-12 22:48:02.206487: Slow Control sending run file
2018-05-12 22:48:02.206983: sending the run file from the server to the FPGA
2018-05-12 22:48:06.216349: starting the FPGA now
2018-05-12 22:48:36.477568: Slow Control signalling it is at the end or run, checking to see if FPGA is done
2018-05-12 22:48:44.290151: Slow Control sending run file
2018-05-12 22:48:44.291014: sending the run file from the server to the FPGA
2018-05-12 22:48:44.491820: not starting the FPGA, load the file again
2018-05-12 22:54:15.752808: sending FPGA params to Slow Control
2018-05-12 22:54:41.916421: Slow Control sending run file
2018-05-12 22:54:41.917777: sending the run file from the server to the FPGA
2018-05-12 22:54:45.927482: starting the FPGA now
2018-05-12 22:55:16.979019: Slow Control signalling it is at the end or run, checking to see if FPGA is done
2018-05-12 22:55:57.903602: Slow Control sending run file
2018-05-12 22:55:57.904708: sending the run file from the server to the FPGA
2018-05-12 22:56:01.914807: starting the FPGA now
2018-05-12 22:56:32.977316: Slow Control signalling it is at the end or run, checking to see if FPGA is done
2018-05-12 23:02:54.875181: sending FPGA params to Slow Control
2018-05-12 23:03:26.705531: Slow Control sending run file
2018-05-12 23:03:26.706782: sending the run file from the server to the FPGA
2018-05-12 23:03:31.317196: starting the FPGA now
2018-05-12 23:04:01.480800: Slow Control signalling it is at the end or run, checking to see if FPGA is done
2018-05-12 23:04:18.050098: 2018-05-12 23:48:46.977759: FPGA server started
2018-05-13 00:18:40.362860: FPGA server started
2018-05-14 16:35:52.833534: FPGA server started
2018-05-14 16:36:09.241915: FPGA server started
2018-05-14 16:36:11.394543: sending FPGA params to Slow Control
2018-05-14 16:36:22.034904: Slow Control sending run file
2018-05-14 17:31:48.932751: FPGA server started
2018-05-14 17:31:52.183157: sending FPGA params to Slow Control
2018-05-14 17:32:01.711891: Slow Control sending run file
2018-05-14 17:32:22.832240: FPGA server started
2018-05-14 17:32:27.780041: sending FPGA params to Slow Control
2018-05-14 17:32:37.729760: Slow Control sending run file
2018-05-14 17:33:22.127555: FPGA server started
2018-05-14 17:33:26.841937: sending FPGA params to Slow Control
2018-05-14 17:33:38.728192: Slow Control sending run file
2018-05-14 17:39:15.202420: FPGA server started
2018-05-14 17:42:11.920555: sending FPGA params to Slow Control
2018-05-14 17:42:29.467111: Slow Control sending run file
2018-05-14 17:44:06.326674: FPGA server started
2018-05-14 17:44:09.381124: sending FPGA params to Slow Control
2018-05-14 17:44:22.263235: Slow Control sending run file
2018-05-14 17:44:53.678052: FPGA server started
2018-05-14 18:04:11.161429: FPGA server started
2018-05-14 18:04:55.745477: sending FPGA params to Slow Control
2018-05-14 18:05:42.184072: Slow Control sending run file
2018-06-08 12:47:59.725044: FPGA server started
2018-06-08 12:48:03.316261: FPGA server started
2018-06-08 12:48:10.261731: FPGA server started
2018-06-08 12:53:17.195333: FPGA server started
2018-06-08 14:28:34.248830: FPGA server started
2018-06-08 14:29:05.157208: FPGA server started
2018-06-08 14:29:50.569180: FPGA server started
2018-06-08 14:31:09.881600: FPGA server started
2018-06-08 14:40:04.787618: FPGA server started
2018-06-08 15:42:31.548950: FPGA server started
2018-06-08 15:48:19.592832: FPGA server started
2018-06-08 15:48:49.079910: FPGA server started
2018-06-08 15:50:04.920029: FPGA server started
2018-06-08 15:51:55.654925: FPGA server started
2018-06-08 15:52:24.952482: FPGA server started
2018-06-08 15:59:33.940034: FPGA server started
2018-06-08 16:02:47.565215: FPGA server started
2018-06-08 16:05:59.240867: FPGA server started
2018-06-08 16:06:26.319470: FPGA server started
2018-06-08 16:10:01.431927: FPGA server started
2018-06-08 16:50:27.920110: FPGA server started
2018-06-08 16:50:57.616625: FPGA server started
2018-06-08 17:04:47.225010: FPGA server started
2018-06-08 17:36:59.658416: FPGA server started
2018-06-08 17:37:03.855330: sending FPGA params to Slow Control
2018-06-08 17:37:16.352326: Slow Control sending run file
2018-06-08 17:37:16.354178: sending the run file from the server to the FPGA
2018-06-08 17:41:16.715358: FPGA server started
2018-06-08 17:41:20.180502: sending FPGA params to Slow Control
2018-06-08 17:41:28.672947: Slow Control sending run file
2018-06-08 17:41:28.675067: sending the run file from the server to the FPGA
2018-06-08 17:50:29.253447: FPGA server started
2018-06-08 17:50:31.838448: FPGA server started
2018-06-08 17:53:28.462048: FPGA server started
2018-06-08 17:53:30.315748: sending FPGA params to Slow Control
2018-06-08 17:53:39.779762: Slow Control sending run file
2018-06-08 17:53:39.781770: sending the run file from the server to the FPGA
2018-06-09 16:52:11.372444: FPGA server started
2018-06-09 16:54:07.902616: sending pulse info from Slow Control to server to FPGA
ERROR! Slow Control must send a string of three values: "<PULSE_CHANNELS> <PULSE_LOW> <PULSE_TIME_MS>"
2018-06-09 17:02:04.438017: FPGA server started
2018-06-09 17:02:46.588926: sending pulse info from Slow Control to server to FPGA
ERROR! Slow Control must send a string of three values: "<PULSE_CHANNELS> <PULSE_LOW> <PULSE_TIME_MS>"
2018-06-09 17:03:53.214619: FPGA server started
2018-06-09 17:03:56.276658: sending pulse info from Slow Control to server to FPGA
ERROR! Slow Control must send a string of three values: "<PULSE_CHANNELS> <PULSE_LOW> <PULSE_TIME_MS>"
Instead got: GET PARAMS
2018-06-09 17:05:00.662957: FPGA server started
2018-06-09 17:05:33.462990: FPGA server started
2018-06-09 17:05:52.876977: sending pulse info from Slow Control to server to FPGA
ERROR! The three values must be ints
2018-06-09 17:06:32.510721: FPGA server started
2018-06-09 17:06:35.626592: sending pulse info from Slow Control to server to FPGA
ERROR! The three values must be ints
2018-06-09 17:07:29.234467: FPGA server started
2018-06-09 17:07:30.891584: sending pulse info from Slow Control to server to FPGA
ERROR! The three values must be ints
2018-06-09 17:09:04.079416: FPGA server started
2018-06-09 17:10:22.102385: FPGA server started
2018-06-09 17:10:24.723739: sending pulse info from Slow Control to server to FPGA
ERROR! The three values must be ints
2018-06-09 19:19:44.401842: FPGA server started
2018-06-09 19:20:11.135048: sending FPGA params to Slow Control
2018-06-09 19:20:23.184191: Slow Control sending run file
2018-06-09 19:20:23.185610: sending the run file from the server to the FPGA
2018-06-09 19:20:32.630148: Slow Control sending run file
2018-06-09 19:26:43.043877: FPGA server started
2018-06-09 19:26:46.202035: sending FPGA params to Slow Control
2018-06-09 19:26:57.377621: Slow Control sending run file
2018-06-09 19:26:57.379641: sending the run file from the server to the FPGA
2018-06-09 19:27:06.820214: Slow Control sending run file
2018-06-09 19:29:20.780253: FPGA server started
2018-06-09 19:29:24.281112: sending FPGA params to Slow Control
2018-06-09 19:29:32.203905: Slow Control sending run file
2018-06-09 19:29:32.205352: sending the run file from the server to the FPGA
2018-06-09 19:29:41.645257: Slow Control sending run file
2018-06-09 19:31:14.452910: FPGA server started
2018-06-09 19:31:21.614650: sending FPGA params to Slow Control
2018-06-09 19:31:30.330807: Slow Control sending run file
2018-06-09 19:31:30.332587: sending the run file from the server to the FPGA
2018-06-09 19:31:39.772878: Slow Control sending run file
2018-06-09 19:37:54.846597: FPGA server started
2018-06-09 19:37:58.457754: sending FPGA params to Slow Control
2018-06-09 19:38:10.453359: Slow Control sending run file
2018-06-09 19:38:10.455225: sending the run file from the server to the FPGA
2018-06-09 19:38:19.899270: Slow Control sending run file
2018-06-09 19:45:43.320336: FPGA server started
2018-06-09 19:45:48.729533: sending FPGA params to Slow Control
2018-06-09 19:45:56.134195: Slow Control sending run file
2018-06-09 19:45:56.135418: sending the run file from the server to the FPGA
2018-06-09 19:46:05.567331: Slow Control sending run file
2018-06-09 21:10:49.089309: FPGA server started
2018-06-09 21:44:58.537493: FPGA server started
2018-06-09 21:45:18.529334: FPGA server started
2018-09-21 18:51:20.818471: FPGA server started
2018-09-21 18:52:13.308003: FPGA server started
2018-09-22 00:15:49.020691: FPGA server started
2018-09-22 00:16:05.980576: FPGA server started
2018-09-22 00:16:26.324516: FPGA server started
2018-09-22 00:16:49.465608: FPGA server started
2018-09-22 00:17:36.901638: FPGA server started
2018-09-22 00:19:09.167873: FPGA server started
2018-09-22 00:19:27.662014: FPGA server started
2018-09-22 00:19:51.559652: FPGA server started
2018-09-22 00:20:19.148146: FPGA server started
2018-09-22 00:20:30.526005: sending FPGA params to Slow Control
2018-09-22 00:20:58.331659: Slow Control sending run file
2018-09-22 00:20:58.332709: sending the run file from the server to the FPGA
2018-09-22 00:21:01.147536: starting the FPGA HmGX
2018-09-22 00:22:02.076949: FPGA server started
2018-09-22 00:23:34.471234: FPGA server started
2018-09-22 00:23:56.295236: FPGA server started
2018-09-22 00:25:41.585627: FPGA server started
2018-09-22 00:26:01.191831: FPGA server started
2018-09-22 00:28:58.272704: FPGA server started
2018-09-22 00:29:16.657199: FPGA server started
2018-09-22 00:30:14.728976: FPGA server started
2018-09-22 00:35:52.466616: FPGA server started
2018-09-22 00:36:16.267808: FPGA server started
2018-09-22 00:36:32.137567: sending FPGA params to Slow Control
2018-09-22 00:36:53.456147: Slow Control sending run file
2018-09-22 00:36:53.456747: sending the run file from the server to the FPGA
2018-09-22 00:36:56.271119: starting the FPGA now
2018-09-22 00:37:32.172469: Slow Control signalling it is at the end or run, checking to see if FPGA is done
2018-09-22 00:37:52.264249: Slow Control sending run file
2018-09-22 00:37:52.265073: sending the run file from the server to the FPGA
2018-09-22 00:37:55.077882: starting the FPGA now
2018-09-22 00:38:26.171180: Slow Control signalling it is at the end or run, checking to see if FPGA is done
2018-09-22 00:38:49.156207: FPGA server started
2018-09-22 00:39:18.836021: FPGA server started
2018-09-22 00:39:22.525782: sending FPGA params to Slow Control
2018-09-22 00:39:40.639046: Slow Control sending run file
2018-09-22 00:39:40.641132: sending the run file from the server to the FPGA
2018-09-22 00:39:43.452180: starting the FPGA now
2018-09-22 00:40:18.671956: Slow Control signalling it is at the end or run, checking to see if FPGA is done
2018-09-22 00:45:23.341696: FPGA server started
2018-09-22 00:46:34.782445: FPGA server started
2018-09-22 00:47:10.918121: FPGA server started
2018-09-22 00:49:21.359042: FPGA server started
2018-09-22 00:53:06.824051: FPGA server started
2018-09-22 00:53:50.378889: FPGA server started
2018-09-22 00:54:02.027065: FPGA server started
2018-09-22 00:54:25.168142: FPGA server started
2018-09-22 00:56:16.226791: FPGA server started
2018-09-22 00:59:41.396581: FPGA server started
2018-09-22 00:59:59.250833: FPGA server started
2018-09-22 01:01:25.267329: FPGA server started
2018-09-22 01:01:36.346610: FPGA server started
2018-09-22 01:01:54.011404: FPGA server started
2018-09-22 01:02:35.978931: FPGA server started
2018-09-22 01:03:17.163222: FPGA server started
2018-09-22 01:11:02.285331: FPGA server started
2018-09-22 01:11:09.985395: FPGA server started
2018-09-22 01:12:05.381702: FPGA server started
2018-09-22 01:12:25.621692: FPGA server started
2018-09-22 01:13:53.158292: FPGA server started
2018-09-22 01:14:24.974312: FPGA server started
2018-09-22 01:15:43.591173: FPGA server started
2018-09-22 01:16:19.255246: FPGA server started
2018-09-22 01:18:22.672162: FPGA server started
2018-09-22 11:04:10.344723: FPGA server started
2018-09-22 11:04:46.569724: FPGA server started
2018-09-22 11:09:17.125536: FPGA server started
2018-09-22 11:12:09.917439: FPGA server started
2018-09-22 11:12:43.721162: FPGA server started
2018-09-22 11:13:23.296274: FPGA server started
2018-09-22 11:13:55.416043: FPGA server started
2018-09-22 11:20:55.643044: FPGA server started
2018-09-22 11:21:31.532134: FPGA server started
2018-09-22 11:21:44.488980: FPGA server started
2018-09-22 11:23:08.828535: FPGA server started
2018-09-22 11:43:20.795982: FPGA server started
2018-09-22 11:47:19.247319: FPGA server started
2018-09-22 11:48:02.622693: FPGA server started
2018-09-22 12:20:37.752689: FPGA server started
2018-09-22 12:21:03.678178: FPGA server started
2018-09-22 12:22:29.206106: FPGA server started
2018-09-22 12:25:51.555112: FPGA server started
2018-09-22 12:26:22.489456: sending FPGA params to Slow Control
2018-09-22 12:29:37.437623: FPGA server started
2018-09-22 12:29:49.027679: sending FPGA params to Slow Control
2018-09-22 12:30:33.487496: Slow Control sending run file
2018-09-22 12:30:33.488721: sending the run file from the server to the FPGA
2018-09-22 12:30:34.493373: starting the FPGA now
2018-09-22 12:30:34.594420: Slow Control signalling it is at the end or run, checking to see if FPGA is done
2018-09-22 12:30:37.807306: Slow Control sending run file
2018-09-22 12:30:37.808349: sending the run file from the server to the FPGA
2018-09-22 12:30:38.811816: starting the FPGA now
2018-09-22 12:30:38.912860: Slow Control signalling it is at the end or run, checking to see if FPGA is done
2018-09-22 12:30:55.436707: Slow Control sending run file
2018-09-22 12:30:55.439259: sending the run file from the server to the FPGA
2018-09-22 12:30:58.252562: starting the FPGA now
2018-09-22 12:31:34.172509: Slow Control signalling it is at the end or run, checking to see if FPGA is done
2018-09-22 12:32:26.823144: Slow Control sending run file
2018-09-22 12:32:26.824909: sending the run file from the server to the FPGA
2018-09-22 12:32:27.828091: starting the FPGA now
2018-09-22 12:32:27.929223: Slow Control signalling it is at the end or run, checking to see if FPGA is done
2018-09-22 12:32:32.512094: Slow Control sending run file
2018-09-22 12:32:32.513089: sending the run file from the server to the FPGA
2018-09-22 12:32:33.517549: starting the FPGA now
2018-09-22 12:32:33.618590: Slow Control signalling it is at the end or run, checking to see if FPGA is done
2018-09-22 12:32:42.143127: Slow Control sending run file
2018-09-22 12:32:42.143937: sending the run file from the server to the FPGA
2018-09-22 12:32:44.957809: starting the FPGA now
2018-09-22 12:34:27.979042: FPGA server started
2018-09-22 12:34:52.275070: FPGA server started
2018-09-22 12:35:02.680115: sending FPGA params to Slow Control
2018-09-22 12:35:07.016847: Slow Control sending run file
2018-09-22 12:35:07.017997: sending the run file from the server to the FPGA
2018-09-22 12:35:08.021492: starting the FPGA now
2018-09-22 12:35:08.122525: Slow Control signalling it is at the end or run, checking to see if FPGA is done
2018-09-22 12:35:10.176817: Slow Control sending run file
2018-09-22 12:35:10.178018: sending the run file from the server to the FPGA
2018-09-22 12:35:11.182434: starting the FPGA now
2018-09-22 12:35:11.283530: Slow Control signalling it is at the end or run, checking to see if FPGA is done
2018-09-22 12:35:12.856915: Slow Control sending run file
2018-09-22 12:35:12.858088: sending the run file from the server to the FPGA
2018-09-22 12:35:13.862704: starting the FPGA now
2018-09-22 12:35:13.963633: Slow Control signalling it is at the end or run, checking to see if FPGA is done
2018-09-22 12:35:16.416863: Slow Control sending run file
2018-09-22 12:35:16.418104: sending the run file from the server to the FPGA
2018-09-22 12:35:17.421334: starting the FPGA now
2018-09-22 12:35:17.521941: Slow Control signalling it is at the end or run, checking to see if FPGA is done
2018-09-22 12:35:19.952935: Slow Control sending run file
2018-09-22 12:35:19.954073: sending the run file from the server to the FPGA
2018-09-22 12:35:20.957778: starting the FPGA now
2018-09-22 12:35:21.058717: Slow Control signalling it is at the end or run, checking to see if FPGA is done
2018-09-22 12:35:24.377017: Slow Control sending run file
2018-09-22 12:35:24.377958: sending the run file from the server to the FPGA
2018-09-22 12:35:25.381881: starting the FPGA now
2018-09-22 12:35:25.482916: Slow Control signalling it is at the end or run, checking to see if FPGA is done
2018-09-22 13:04:50.100927: Slow Control sending run file
2018-09-22 13:04:50.102040: sending the run file from the server to the FPGA
2018-09-22 13:04:51.106275: starting the FPGA now
2018-09-22 13:04:51.207113: Slow Control signalling it is at the end or run, checking to see if FPGA is done
2018-09-22 13:04:55.420801: Slow Control sending run file
2018-09-22 13:04:55.422050: sending the run file from the server to the FPGA
2018-09-22 13:04:56.425658: starting the FPGA now
2018-09-22 13:04:56.526726: Slow Control signalling it is at the end or run, checking to see if FPGA is done
2018-09-22 13:05:02.532987: Slow Control sending run file
2018-09-22 13:05:02.533756: sending the run file from the server to the FPGA
2018-09-22 13:05:03.538029: starting the FPGA now
2018-09-22 13:05:03.638996: Slow Control signalling it is at the end or run, checking to see if FPGA is done
2018-09-22 13:05:06.492755: Slow Control sending run file
2018-09-22 13:05:06.494196: sending the run file from the server to the FPGA
2018-09-22 13:05:07.497824: starting the FPGA now
2018-09-22 13:05:07.598457: Slow Control signalling it is at the end or run, checking to see if FPGA is done
2018-09-22 13:07:13.224397: FPGA server started
2018-09-22 13:07:41.392830: FPGA server started
2018-09-22 13:08:24.392684: FPGA server started
2018-09-22 13:08:47.260491: sending FPGA params to Slow Control
2018-09-22 13:08:51.966283: Slow Control sending run file
2018-09-22 13:08:51.967614: sending the run file from the server to the FPGA
2018-09-22 13:08:52.972153: starting the FPGA now
2018-09-22 13:08:53.073239: Slow Control signalling it is at the end or run, checking to see if FPGA is done
2018-09-22 13:08:56.982084: Slow Control sending run file
2018-09-22 13:08:56.983105: sending the run file from the server to the FPGA
2018-09-22 13:08:57.986932: starting the FPGA now
2018-09-22 13:08:58.087873: Slow Control signalling it is at the end or run, checking to see if FPGA is done
2018-09-22 13:46:12.450295: FPGA server started
2018-09-22 13:46:20.080271: sending FPGA params to Slow Control
2018-09-22 13:46:34.607150: Slow Control sending run file
2018-09-22 13:46:34.608090: sending the run file from the server to the FPGA
2018-09-22 13:46:37.422202: starting the FPGA now
2018-09-22 13:47:12.671742: Slow Control signalling it is at the end or run, checking to see if FPGA is done
2018-09-22 13:47:23.792729: Slow Control sending run file
2018-09-22 13:47:23.793725: sending the run file from the server to the FPGA
2018-09-22 13:47:24.798063: starting the FPGA now
2018-09-22 13:47:24.898950: Slow Control signalling it is at the end or run, checking to see if FPGA is done
2018-09-22 13:47:27.031696: Slow Control sending run file
2018-09-22 13:47:27.032982: sending the run file from the server to the FPGA
2018-09-22 13:47:28.036506: starting the FPGA now
2018-09-22 13:47:28.137528: Slow Control signalling it is at the end or run, checking to see if FPGA is done
2018-09-22 13:47:30.032083: Slow Control sending run file
2018-09-22 13:47:30.033244: sending the run file from the server to the FPGA
2018-09-22 13:47:31.037509: starting the FPGA now
2018-09-22 13:47:31.138543: Slow Control signalling it is at the end or run, checking to see if FPGA is done
2018-09-22 13:47:33.287943: Slow Control sending run file
2018-09-22 13:47:33.289074: sending the run file from the server to the FPGA
2018-09-22 13:47:34.293247: starting the FPGA now
2018-09-22 13:47:34.394264: Slow Control signalling it is at the end or run, checking to see if FPGA is done
2018-09-22 13:48:16.034409: FPGA server started
2018-09-22 13:48:40.556127: FPGA server started
2018-09-22 13:48:45.345743: sending FPGA params to Slow Control
2018-09-22 13:49:09.000099: Slow Control sending run file
2018-09-22 13:49:09.000778: sending the run file from the server to the FPGA
2018-09-22 13:49:11.815765: starting the FPGA now
2018-09-22 13:49:47.171091: Slow Control signalling it is at the end or run, checking to see if FPGA is done
2018-09-23 10:16:12.323975: FPGA server started
2018-09-23 10:17:08.020818: sending pulse info from Slow Control to server to FPGA
ERROR! Slow Control must send a string of three values: "<PULSE_CHANNELS> <PULSE_LOW> <PULSE_TIME_MS>"
2018-09-23 10:17:14.535223: FPGA server started
2018-09-23 10:17:16.148358: FPGA server started
2018-09-23 10:17:58.451765: FPGA server started
2018-09-23 10:18:02.580086: sending pulse info from Slow Control to server to FPGA
ERROR! Slow Control must send a string of three values: "<PULSE_CHANNELS> <PULSE_LOW> <PULSE_TIME_MS>"
2018-09-23 10:18:46.947970: FPGA server started
2018-09-23 10:19:23.206120: FPGA server started
2018-09-23 10:21:17.758130: sending FPGA params to Slow Control
2018-09-23 10:22:12.147059: Slow Control sending run file
2018-09-23 10:22:12.147487: sending the run file from the server to the FPGA
2018-09-23 10:22:13.149575: starting the FPGA now
2018-09-23 10:22:13.249921: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-23 10:22:39.192395: Slow Control sending run file
2018-09-23 10:22:39.192794: sending the run file from the server to the FPGA
2018-09-23 10:22:40.194736: starting the FPGA now
2018-09-23 10:22:40.295197: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-23 10:22:41.888581: Slow Control sending run file
2018-09-23 10:22:41.889000: sending the run file from the server to the FPGA
2018-09-23 10:22:42.891004: starting the FPGA now
2018-09-23 10:22:42.991377: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-23 10:22:44.800292: Slow Control sending run file
2018-09-23 10:22:44.800730: sending the run file from the server to the FPGA
2018-09-23 10:22:45.802506: starting the FPGA now
2018-09-23 10:22:45.902797: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-23 10:23:11.608476: Slow Control sending run file
2018-09-23 10:23:11.608944: sending the run file from the server to the FPGA
2018-09-23 10:23:12.610966: starting the FPGA now
2018-09-23 10:23:12.711268: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-23 10:23:57.545389: Slow Control sending run file
2018-09-23 10:23:57.545779: sending the run file from the server to the FPGA
2018-09-23 10:23:58.547737: starting the FPGA now
2018-09-23 10:23:58.648085: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-23 10:24:07.082183: Slow Control sending run file
2018-09-23 10:24:07.082605: sending the run file from the server to the FPGA
2018-09-23 10:24:08.084555: starting the FPGA now
2018-09-23 10:24:08.184903: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-23 10:24:16.617580: Slow Control sending run file
2018-09-23 10:24:16.617959: sending the run file from the server to the FPGA
2018-09-23 10:24:17.619826: starting the FPGA now
2018-09-23 10:24:17.720163: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-23 10:24:27.009608: Slow Control sending run file
2018-09-23 10:24:27.010036: sending the run file from the server to the FPGA
2018-09-23 10:24:28.011891: starting the FPGA now
2018-09-23 10:24:28.112186: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-23 10:24:34.345846: Slow Control sending run file
2018-09-23 10:24:34.346221: sending the run file from the server to the FPGA
2018-09-23 10:24:35.348075: starting the FPGA now
2018-09-23 10:24:35.448496: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-23 10:24:42.450071: Slow Control sending run file
2018-09-23 10:24:42.450346: sending the run file from the server to the FPGA
2018-09-23 10:24:43.452434: starting the FPGA now
2018-09-23 10:24:43.552854: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-23 10:28:06.401589: command not recognized [7680 6144 300]
2018-09-23 10:28:06.401799: sending FPGA params to Slow Control
2018-09-23 10:28:47.913601: Slow Control sending run file
2018-09-23 10:28:47.913964: sending the run file from the server to the FPGA
2018-09-23 10:28:48.915920: starting the FPGA now
2018-09-23 10:28:49.016271: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-23 10:33:45.804215: command not recognized [7680 6144 300]
2018-09-23 10:33:45.804394: sending FPGA params to Slow Control
2018-09-23 10:33:45.804545: Slow Control sending run file
2018-09-23 10:33:45.804778: sending the run file from the server to the FPGA
2018-09-23 10:33:46.806556: starting the FPGA now
2018-09-23 10:33:46.906897: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-23 10:34:09.114458: Slow Control sending run file
2018-09-23 10:34:09.114883: sending the run file from the server to the FPGA
2018-09-23 10:34:10.116715: starting the FPGA now
2018-09-23 10:34:10.217072: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-23 10:34:12.386473: Slow Control sending run file
2018-09-23 10:34:12.386806: sending the run file from the server to the FPGA
2018-09-23 10:34:13.388963: starting the FPGA now
2018-09-23 10:34:13.489445: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-23 10:34:14.730440: Slow Control sending run file
2018-09-23 10:34:14.730887: sending the run file from the server to the FPGA
2018-09-23 10:34:15.732826: starting the FPGA now
2018-09-23 10:34:15.833144: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-23 10:34:17.450408: Slow Control sending run file
2018-09-23 10:34:17.450800: sending the run file from the server to the FPGA
2018-09-23 10:34:18.452675: starting the FPGA now
2018-09-23 10:34:18.553047: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-23 10:34:39.581611: command not recognized [7680 6144 300]
2018-09-23 10:34:39.581748: sending FPGA params to Slow Control
2018-09-23 10:34:39.581936: Slow Control sending run file
2018-09-23 10:34:39.582156: sending the run file from the server to the FPGA
2018-09-23 10:34:40.584091: starting the FPGA now
2018-09-23 10:34:40.684458: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-23 10:35:39.051715: Slow Control sending run file
2018-09-23 10:35:39.052118: sending the run file from the server to the FPGA
2018-09-23 10:35:40.053833: starting the FPGA now
2018-09-23 10:35:40.154251: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-23 10:35:53.548867: Slow Control sending run file
2018-09-23 10:35:53.549303: sending the run file from the server to the FPGA
2018-09-23 10:35:54.551327: starting the FPGA now
2018-09-23 10:35:54.651652: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-23 10:36:03.764574: Slow Control sending run file
2018-09-23 10:36:03.765061: sending the run file from the server to the FPGA
2018-09-23 10:36:04.766952: starting the FPGA now
2018-09-23 10:36:04.867302: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-23 10:36:09.747625: Slow Control sending run file
2018-09-23 10:36:09.747959: sending the run file from the server to the FPGA
2018-09-23 10:36:10.749924: starting the FPGA now
2018-09-23 10:36:10.850320: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-23 10:36:27.164108: Slow Control sending run file
2018-09-23 10:36:27.164606: sending the run file from the server to the FPGA
2018-09-23 10:36:28.166493: starting the FPGA now
2018-09-23 10:36:28.266820: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-23 10:36:30.979813: Slow Control sending run file
2018-09-23 10:36:30.980364: sending the run file from the server to the FPGA
2018-09-23 10:36:31.982216: starting the FPGA now
2018-09-23 10:36:32.082576: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-23 10:39:17.925365: command not recognized [7680 6144 300]
2018-09-23 10:39:17.925519: sending FPGA params to Slow Control
2018-09-23 10:39:17.925682: Slow Control sending run file
2018-09-23 10:39:17.925890: sending the run file from the server to the FPGA
2018-09-23 10:39:18.927728: starting the FPGA now
2018-09-23 10:39:19.028038: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-23 10:39:28.238523: Slow Control sending run file
2018-09-23 10:39:28.238835: sending the run file from the server to the FPGA
2018-09-23 10:39:29.240537: starting the FPGA now
2018-09-23 10:39:29.340854: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-23 10:43:21.199157: command not recognized [7680 6144 300]
2018-09-23 10:43:21.199341: sending FPGA params to Slow Control
2018-09-23 10:43:21.199495: Slow Control sending run file
2018-09-23 10:43:21.199710: sending the run file from the server to the FPGA
2018-09-23 10:43:22.201469: starting the FPGA now
2018-09-23 10:43:22.301835: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-23 10:43:26.063259: Slow Control sending run file
2018-09-23 10:43:26.063626: sending the run file from the server to the FPGA
2018-09-23 10:43:27.065372: starting the FPGA now
2018-09-23 10:43:27.165727: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-23 10:44:18.020767: Slow Control sending run file
2018-09-23 10:44:18.021236: sending the run file from the server to the FPGA
2018-09-23 10:44:19.023061: starting the FPGA now
2018-09-23 10:44:19.123402: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-23 10:47:49.045077: command not recognized [7680 6144 300]
2018-09-23 10:47:49.045278: sending FPGA params to Slow Control
2018-09-23 10:47:49.045418: Slow Control sending run file
2018-09-23 10:47:49.045668: sending the run file from the server to the FPGA
2018-09-23 10:47:50.047567: starting the FPGA now
2018-09-23 10:47:50.147881: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-23 11:02:03.238870: command not recognized [7680 6144 300]
2018-09-23 11:02:03.239229: sending FPGA params to Slow Control
2018-09-23 11:02:03.239395: Slow Control sending run file
2018-09-23 11:02:03.239625: sending the run file from the server to the FPGA
2018-09-23 11:02:04.241629: starting the FPGA now
2018-09-23 11:02:04.341994: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-23 11:02:06.671976: Slow Control sending run file
2018-09-23 11:02:06.672299: sending the run file from the server to the FPGA
2018-09-23 11:02:07.674146: starting the FPGA now
2018-09-23 11:02:07.774492: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-23 11:02:19.059733: command not recognized [7680 6144 300]
2018-09-23 11:02:19.059927: sending FPGA params to Slow Control
2018-09-23 11:02:19.060116: Slow Control sending run file
2018-09-23 11:02:19.060334: sending the run file from the server to the FPGA
2018-09-23 11:02:20.062205: starting the FPGA now
2018-09-23 11:02:20.162568: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-23 11:02:22.728205: Slow Control sending run file
2018-09-23 11:02:22.728624: sending the run file from the server to the FPGA
2018-09-23 11:02:23.730662: starting the FPGA now
2018-09-23 11:02:23.831046: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-23 11:07:25.305699: Slow Control sending run file
2018-09-23 11:07:25.306146: sending the run file from the server to the FPGA
2018-09-23 11:07:26.307963: starting the FPGA now
2018-09-23 11:07:26.408285: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-23 12:57:56.056643: FPGA server started
2018-09-23 12:59:15.617319: FPGA server started
2018-09-23 12:59:19.530033: sending FPGA params to Slow Control
2018-09-23 12:59:19.530209: Slow Control sending run file
2018-09-23 12:59:19.530401: sending the run file from the server to the FPGA
2018-09-23 12:59:20.532277: starting the FPGA now
2018-09-23 12:59:20.632633: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-23 12:59:31.240569: Slow Control sending run file
2018-09-23 12:59:31.241012: sending the run file from the server to the FPGA
2018-09-23 12:59:32.242918: starting the FPGA now
2018-09-23 12:59:32.343274: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-23 12:59:58.701596: Slow Control sending run file
2018-09-23 12:59:58.702203: sending the run file from the server to the FPGA
2018-09-23 13:00:14.365475: starting the FPGA now
2018-09-23 13:00:45.334203: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-23 13:02:01.263890: Slow Control sending run file
2018-09-23 13:02:01.264460: sending the run file from the server to the FPGA
2018-09-23 13:02:15.330196: starting the FPGA now
2018-09-23 13:02:46.332222: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-23 13:07:34.846358: command not recognized [7680 6144 300]
2018-09-23 13:07:34.846536: sending FPGA params to Slow Control
2018-09-23 13:07:34.846720: Slow Control sending run file
2018-09-23 13:07:34.846942: sending the run file from the server to the FPGA
2018-09-23 13:07:35.848813: starting the FPGA now
2018-09-23 13:07:35.949042: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-23 13:07:52.435262: Slow Control sending run file
2018-09-23 13:07:52.435893: sending the run file from the server to the FPGA
2018-09-23 13:08:06.329854: starting the FPGA now
2018-09-23 13:08:37.333282: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-23 13:10:37.972105: command not recognized [7680 6144 300]
2018-09-23 13:10:37.972313: sending FPGA params to Slow Control
2018-09-23 13:10:37.972577: Slow Control sending run file
2018-09-23 13:10:37.972873: sending the run file from the server to the FPGA
2018-09-23 13:10:38.974793: starting the FPGA now
2018-09-23 13:10:39.075269: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-23 13:11:01.398515: Slow Control sending run file
2018-09-23 13:11:01.400070: sending the run file from the server to the FPGA
2018-09-23 13:11:15.363160: starting the FPGA now
2018-09-23 13:11:46.333133: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-23 13:12:06.575150: Slow Control sending run file
2018-09-23 13:12:06.575760: sending the run file from the server to the FPGA
2018-09-23 13:12:21.329653: starting the FPGA now
2018-09-23 13:12:52.332005: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-23 13:14:29.073645: command not recognized [7680 6144 300]
2018-09-23 13:14:29.073866: sending FPGA params to Slow Control
2018-09-23 13:14:29.074019: Slow Control sending run file
2018-09-23 13:14:29.074262: sending the run file from the server to the FPGA
2018-09-23 13:14:30.076004: starting the FPGA now
2018-09-23 13:14:30.176321: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-23 13:14:44.552992: Slow Control sending run file
2018-09-23 13:14:44.553612: sending the run file from the server to the FPGA
2018-09-23 13:14:59.330019: starting the FPGA now
2018-09-23 13:15:30.332688: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-23 13:28:48.461334: command not recognized [7680 6144 300]
2018-09-23 13:28:48.461495: sending FPGA params to Slow Control
2018-09-23 13:28:48.461671: Slow Control sending run file
2018-09-23 13:28:48.461891: sending the run file from the server to the FPGA
2018-09-23 13:28:49.463611: starting the FPGA now
2018-09-23 13:28:49.564038: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-23 13:29:03.853472: Slow Control sending run file
2018-09-23 13:29:03.854202: sending the run file from the server to the FPGA
2018-09-23 13:29:19.329319: starting the FPGA now
2018-09-23 13:29:50.333187: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-23 13:32:42.107639: command not recognized [7680 6144 300]
2018-09-23 13:32:42.107793: sending FPGA params to Slow Control
2018-09-23 13:32:42.107957: Slow Control sending run file
2018-09-23 13:32:42.108205: sending the run file from the server to the FPGA
2018-09-23 13:32:43.110061: starting the FPGA now
2018-09-23 13:32:43.210385: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-23 13:32:56.265035: Slow Control sending run file
2018-09-23 13:32:56.265671: sending the run file from the server to the FPGA
2018-09-23 13:33:10.330369: starting the FPGA now
2018-09-23 13:33:41.333221: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-23 13:36:37.738618: command not recognized [7680 6144 300]
2018-09-23 13:36:37.738759: sending FPGA params to Slow Control
2018-09-23 13:36:37.738941: Slow Control sending run file
2018-09-23 13:36:37.739162: sending the run file from the server to the FPGA
2018-09-23 13:36:38.740978: starting the FPGA now
2018-09-23 13:36:38.841289: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-23 13:36:58.070231: Slow Control sending run file
2018-09-23 13:36:58.070809: sending the run file from the server to the FPGA
2018-09-23 13:37:12.342687: starting the FPGA now
2018-09-23 13:37:43.332058: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-23 13:43:20.908457: command not recognized [7680 6144 300]
2018-09-23 13:43:20.908627: sending FPGA params to Slow Control
2018-09-23 13:43:20.908872: Slow Control sending run file
2018-09-23 13:43:20.909207: sending the run file from the server to the FPGA
2018-09-23 13:43:21.910924: starting the FPGA now
2018-09-23 13:43:22.011298: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-23 13:43:34.539786: Slow Control sending run file
2018-09-23 13:43:34.540306: sending the run file from the server to the FPGA
2018-09-23 13:43:48.837064: starting the FPGA now
2018-09-23 13:44:19.832639: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-23 13:54:15.952553: command not recognized [7680 6144 300]
2018-09-23 13:54:15.952699: sending FPGA params to Slow Control
2018-09-23 13:54:15.952870: Slow Control sending run file
2018-09-23 13:54:15.953105: sending the run file from the server to the FPGA
2018-09-23 13:54:16.955031: starting the FPGA now
2018-09-23 13:54:17.055457: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-23 13:54:36.859484: Slow Control sending run file
2018-09-23 13:54:36.860052: sending the run file from the server to the FPGA
2018-09-23 13:54:50.841077: starting the FPGA now
2018-09-23 13:55:21.832647: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-23 14:05:36.074506: command not recognized [7680 6144 300]
2018-09-23 14:05:36.074649: sending FPGA params to Slow Control
2018-09-23 14:05:36.076494: Slow Control sending run file
2018-09-23 14:05:36.076875: sending the run file from the server to the FPGA
2018-09-23 14:05:37.078672: starting the FPGA now
2018-09-23 14:05:37.179018: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-23 14:05:52.977595: Slow Control sending run file
2018-09-23 14:05:52.978723: sending the run file from the server to the FPGA
2018-09-23 14:06:11.833145: starting the FPGA now
2018-09-23 14:22:52.832063: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-23 14:45:23.156343: command not recognized [7680 6144 300]
2018-09-23 14:45:23.156501: sending FPGA params to Slow Control
2018-09-23 14:45:23.156664: Slow Control sending run file
2018-09-23 14:45:23.156934: sending the run file from the server to the FPGA
2018-09-23 14:45:24.158763: starting the FPGA now
2018-09-23 14:45:24.259149: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-23 14:51:25.301906: command not recognized [7680 6144 300]
2018-09-23 14:51:25.302169: sending FPGA params to Slow Control
2018-09-23 14:51:25.302333: Slow Control sending run file
2018-09-23 14:51:25.302595: sending the run file from the server to the FPGA
2018-09-23 14:51:26.304475: starting the FPGA now
2018-09-23 14:51:26.404856: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-23 14:52:52.780305: command not recognized [7680 6144 300]
2018-09-23 14:52:52.780439: sending FPGA params to Slow Control
2018-09-23 14:52:52.780612: Slow Control sending run file
2018-09-23 14:52:52.780862: sending the run file from the server to the FPGA
2018-09-23 14:52:53.782571: starting the FPGA now
2018-09-23 14:52:53.882915: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-23 14:54:06.266735: command not recognized [7680 6144 300]
2018-09-23 14:54:06.266883: sending FPGA params to Slow Control
2018-09-23 14:54:06.267021: Slow Control sending run file
2018-09-23 14:54:06.267215: sending the run file from the server to the FPGA
2018-09-23 14:54:07.268984: starting the FPGA now
2018-09-23 14:54:07.369302: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-23 14:54:55.140420: command not recognized [7680 6144 300]
2018-09-23 14:54:55.140599: sending FPGA params to Slow Control
2018-09-23 14:54:55.140770: Slow Control sending run file
2018-09-23 14:54:55.141030: sending the run file from the server to the FPGA
2018-09-23 14:54:56.143038: starting the FPGA now
2018-09-23 14:54:56.243445: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-23 14:54:58.685051: Slow Control sending run file
2018-09-23 14:54:58.685353: sending the run file from the server to the FPGA
2018-09-23 14:54:59.687188: starting the FPGA now
2018-09-23 14:54:59.787649: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-23 14:55:08.653334: Slow Control sending run file
2018-09-23 14:55:08.653614: sending the run file from the server to the FPGA
2018-09-23 14:55:09.655477: starting the FPGA now
2018-09-23 14:55:09.755886: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-23 14:55:18.671502: command not recognized [7680 6144 300]
2018-09-23 14:55:18.671658: sending FPGA params to Slow Control
2018-09-23 14:55:18.671823: Slow Control sending run file
2018-09-23 14:55:18.672033: sending the run file from the server to the FPGA
2018-09-23 14:55:19.673872: starting the FPGA now
2018-09-23 14:55:19.774229: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-23 14:55:23.757535: Slow Control sending run file
2018-09-23 14:55:23.757940: sending the run file from the server to the FPGA
2018-09-23 14:55:24.759824: starting the FPGA now
2018-09-23 14:55:24.860210: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-23 14:56:43.383842: FPGA server started
2018-09-23 15:22:17.395368: FPGA server started
2018-09-23 15:22:19.985753: sending FPGA params to Slow Control
2018-09-23 15:22:19.985935: Slow Control sending run file
2018-09-23 15:22:19.986138: sending the run file from the server to the FPGA
2018-09-23 15:22:20.988052: starting the FPGA now
2018-09-23 15:22:21.088385: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-23 15:23:21.359071: command not recognized [7680 6144 300]
2018-09-23 15:23:21.359207: sending FPGA params to Slow Control
2018-09-23 15:23:21.359340: Slow Control sending run file
2018-09-23 15:23:21.359639: sending the run file from the server to the FPGA
2018-09-23 15:23:22.361457: starting the FPGA now
2018-09-23 15:23:22.461789: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-23 15:23:25.191301: Slow Control sending run file
2018-09-23 15:23:25.191627: sending the run file from the server to the FPGA
2018-09-23 15:23:26.193357: starting the FPGA now
2018-09-23 15:23:26.293591: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-23 15:31:01.665465: command not recognized [7680 6144 300]
2018-09-23 15:31:01.665636: sending FPGA params to Slow Control
2018-09-23 15:31:01.665824: Slow Control sending run file
2018-09-23 15:31:01.666091: sending the run file from the server to the FPGA
2018-09-23 15:31:02.667907: starting the FPGA now
2018-09-23 15:31:02.768334: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-23 15:31:07.302771: Slow Control sending run file
2018-09-23 15:31:07.303148: sending the run file from the server to the FPGA
2018-09-23 15:31:08.305021: starting the FPGA now
2018-09-23 15:31:08.405418: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-23 15:31:11.797588: Slow Control sending run file
2018-09-23 15:31:11.798027: sending the run file from the server to the FPGA
2018-09-23 15:31:12.799888: starting the FPGA now
2018-09-23 15:31:12.900234: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-23 15:31:17.143738: Slow Control sending run file
2018-09-23 15:31:17.144265: sending the run file from the server to the FPGA
2018-09-23 15:31:18.146122: starting the FPGA now
2018-09-23 15:31:18.246503: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-23 15:33:20.216083: Slow Control sending run file
2018-09-23 15:33:20.216846: sending the run file from the server to the FPGA
2018-09-23 15:33:21.219116: starting the FPGA now
2018-09-23 15:33:21.319517: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-23 15:33:32.887932: Slow Control sending run file
2018-09-23 15:33:32.888345: sending the run file from the server to the FPGA
2018-09-23 15:33:33.890027: starting the FPGA now
2018-09-23 15:33:33.990403: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-23 15:33:37.768568: Slow Control sending run file
2018-09-23 15:33:37.769037: sending the run file from the server to the FPGA
2018-09-23 15:33:38.770782: starting the FPGA now
2018-09-23 15:33:38.871184: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-23 15:33:41.648261: Slow Control sending run file
2018-09-23 15:33:41.648767: sending the run file from the server to the FPGA
2018-09-23 15:33:42.650547: starting the FPGA now
2018-09-23 15:33:42.750901: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-23 15:33:45.016990: Slow Control sending run file
2018-09-23 15:33:45.017394: sending the run file from the server to the FPGA
2018-09-23 15:33:46.019091: starting the FPGA now
2018-09-23 15:33:46.119454: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-23 15:35:58.026497: Slow Control sending run file
2018-09-23 15:35:58.026919: sending the run file from the server to the FPGA
2018-09-23 15:35:59.028898: starting the FPGA now
2018-09-23 15:35:59.129234: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-23 15:36:01.738835: Slow Control sending run file
2018-09-23 15:36:01.739273: sending the run file from the server to the FPGA
2018-09-23 15:36:02.741125: starting the FPGA now
2018-09-23 15:36:02.841396: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-23 16:26:18.365296: FPGA server started
2018-09-23 16:37:29.272003: FPGA server started
2018-09-23 16:38:14.102532: FPGA server started
2018-09-23 16:38:16.599437: sending FPGA params to Slow Control
2018-09-23 16:38:16.599641: Slow Control sending run file
2018-09-23 16:38:31.511548: FPGA server started
2018-09-23 16:40:29.017033: FPGA server started
2018-09-23 16:40:32.504497: sending FPGA params to Slow Control
2018-09-23 16:40:32.504673: Slow Control sending run file
2018-09-23 16:40:32.504879: sending the run file from the server to the FPGA
2018-09-23 16:40:33.506848: starting the FPGA now
2018-09-23 16:40:33.607137: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-23 16:41:01.963259: Slow Control sending run file
2018-09-23 16:41:01.964434: sending the run file from the server to the FPGA
2018-09-23 16:41:50.858525: FPGA server started
2018-09-23 16:42:42.043021: FPGA server started
2018-09-23 16:42:45.890752: sending FPGA params to Slow Control
2018-09-23 16:42:45.890949: Slow Control sending run file
2018-09-23 16:42:45.891274: sending the run file from the server to the FPGA
2018-09-23 16:42:46.893256: starting the FPGA now
2018-09-23 16:42:46.993564: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-23 16:42:50.959101: Slow Control sending run file
2018-09-23 16:42:50.959436: sending the run file from the server to the FPGA
2018-09-23 16:42:51.961513: starting the FPGA now
2018-09-23 16:42:52.061870: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-23 16:42:58.543255: Slow Control sending run file
2018-09-23 16:42:58.543776: sending the run file from the server to the FPGA
2018-09-23 16:42:59.545984: starting the FPGA now
2018-09-23 16:42:59.646346: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-23 16:43:06.016041: Slow Control sending run file
2018-09-23 16:43:06.016413: sending the run file from the server to the FPGA
2018-09-23 16:43:07.018410: starting the FPGA now
2018-09-23 16:43:07.118759: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-23 17:20:19.801191: command not recognized [7680 6144 300]
2018-09-23 17:20:19.801340: sending FPGA params to Slow Control
2018-09-23 17:20:19.801528: Slow Control sending run file
2018-09-23 17:20:19.801762: sending the run file from the server to the FPGA
2018-09-23 17:20:20.803672: starting the FPGA now
2018-09-23 17:20:20.904023: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-23 17:20:57.648602: Slow Control sending run file
2018-09-23 17:20:57.649775: sending the run file from the server to the FPGA
2018-09-23 17:22:17.007973: FPGA server started
2018-09-23 17:22:20.094397: sending FPGA params to Slow Control
2018-09-23 17:22:20.094580: Slow Control sending run file
2018-09-23 17:22:20.094777: sending the run file from the server to the FPGA
2018-09-23 17:22:21.096617: starting the FPGA now
2018-09-23 17:22:21.196986: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-23 17:22:27.694115: Slow Control sending run file
2018-09-23 17:22:27.694505: sending the run file from the server to the FPGA
2018-09-23 17:22:28.696511: starting the FPGA now
2018-09-23 17:22:28.796870: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-23 17:22:33.539983: Slow Control sending run file
2018-09-23 17:22:33.540409: sending the run file from the server to the FPGA
2018-09-23 17:22:34.542251: starting the FPGA now
2018-09-23 17:22:34.642577: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-23 17:23:32.743610: command not recognized [7680 6144 300]
2018-09-23 17:23:32.743804: sending FPGA params to Slow Control
2018-09-23 17:23:32.744004: Slow Control sending run file
2018-09-23 17:23:32.744263: sending the run file from the server to the FPGA
2018-09-23 17:23:33.746184: starting the FPGA now
2018-09-23 17:23:33.846472: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-23 17:23:44.421347: Slow Control sending run file
2018-09-23 17:23:44.421779: sending the run file from the server to the FPGA
2018-09-23 17:23:45.423807: starting the FPGA now
2018-09-23 17:23:45.524178: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-23 17:23:48.862457: Slow Control sending run file
2018-09-23 17:23:48.862894: sending the run file from the server to the FPGA
2018-09-23 17:23:49.864818: starting the FPGA now
2018-09-23 17:23:49.965038: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-23 17:23:56.309933: Slow Control sending run file
2018-09-23 17:23:56.310258: sending the run file from the server to the FPGA
2018-09-23 17:23:57.312023: starting the FPGA now
2018-09-23 17:23:57.412353: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-23 17:24:02.045550: Slow Control sending run file
2018-09-23 17:24:02.046226: sending the run file from the server to the FPGA
2018-09-23 17:24:03.048232: starting the FPGA now
2018-09-23 17:24:03.148551: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-23 17:24:22.236042: Slow Control sending run file
2018-09-23 17:24:22.237106: sending the run file from the server to the FPGA
2018-09-23 17:24:40.332254: starting the FPGA now
2018-09-23 17:38:39.185908: command not recognized [7680 6144 300]
2018-09-23 17:38:39.186050: sending FPGA params to Slow Control
2018-09-23 17:38:39.186200: Slow Control sending run file
2018-09-23 17:39:23.344794: FPGA server started
2018-09-23 17:39:29.355151: sending FPGA params to Slow Control
2018-09-23 17:39:29.355362: Slow Control sending run file
2018-09-23 17:39:29.355680: sending the run file from the server to the FPGA
2018-09-23 17:39:30.357440: starting the FPGA now
2018-09-23 17:39:30.457790: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-23 17:39:33.996238: Slow Control sending run file
2018-09-23 17:39:33.996587: sending the run file from the server to the FPGA
2018-09-23 17:39:34.998532: starting the FPGA now
2018-09-23 17:39:35.098829: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-23 17:40:00.852023: Slow Control sending run file
2018-09-23 17:40:00.852968: sending the run file from the server to the FPGA
2018-09-23 17:40:19.337084: starting the FPGA now
2018-09-23 17:57:00.332985: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-23 17:59:23.526578: Slow Control sending run file
2018-09-23 17:59:23.527028: sending the run file from the server to the FPGA
2018-09-23 17:59:24.528931: starting the FPGA now
2018-09-23 17:59:24.629278: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-23 18:00:05.359269: Slow Control sending run file
2018-09-23 18:00:05.359675: sending the run file from the server to the FPGA
2018-09-23 18:00:06.361645: starting the FPGA now
2018-09-23 18:00:06.462013: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-23 18:00:12.871820: Slow Control sending run file
2018-09-23 18:00:12.872128: sending the run file from the server to the FPGA
2018-09-23 18:00:13.874054: starting the FPGA now
2018-09-23 18:00:13.974394: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-23 18:00:19.016055: Slow Control sending run file
2018-09-23 18:00:19.016686: sending the run file from the server to the FPGA
2018-09-23 18:00:20.018663: starting the FPGA now
2018-09-23 18:00:20.119091: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-23 18:00:48.007859: Slow Control sending run file
2018-09-23 18:00:48.008311: sending the run file from the server to the FPGA
2018-09-23 18:00:49.010325: starting the FPGA now
2018-09-23 18:00:49.110675: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-23 18:00:55.608217: Slow Control sending run file
2018-09-23 18:00:55.608654: sending the run file from the server to the FPGA
2018-09-23 18:00:56.610712: starting the FPGA now
2018-09-23 18:00:56.711075: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-23 18:01:03.176539: Slow Control sending run file
2018-09-23 18:01:03.176821: sending the run file from the server to the FPGA
2018-09-23 18:01:04.178706: starting the FPGA now
2018-09-23 18:01:04.279080: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-23 18:01:08.617234: Slow Control sending run file
2018-09-23 18:01:08.617682: sending the run file from the server to the FPGA
2018-09-23 18:01:09.619694: starting the FPGA now
2018-09-23 18:01:09.719926: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-23 18:01:16.128582: Slow Control sending run file
2018-09-23 18:01:16.128888: sending the run file from the server to the FPGA
2018-09-23 18:01:17.130780: starting the FPGA now
2018-09-23 18:01:17.231116: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-23 18:01:30.659904: Slow Control sending run file
2018-09-23 18:01:30.660609: sending the run file from the server to the FPGA
2018-09-23 18:01:31.662703: starting the FPGA now
2018-09-23 18:01:31.763182: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-23 18:01:39.348968: Slow Control sending run file
2018-09-23 18:01:39.349292: sending the run file from the server to the FPGA
2018-09-23 18:01:40.351152: starting the FPGA now
2018-09-23 18:01:40.451436: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-23 18:02:51.694322: Slow Control sending run file
2018-09-23 18:02:51.694729: sending the run file from the server to the FPGA
2018-09-23 18:02:52.696554: starting the FPGA now
2018-09-23 18:02:52.796918: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-23 18:03:01.952172: Slow Control sending run file
2018-09-23 18:03:01.952547: sending the run file from the server to the FPGA
2018-09-23 18:03:02.954445: starting the FPGA now
2018-09-23 18:03:03.054782: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-23 19:01:26.871727: FPGA server started
2018-09-23 19:01:30.733169: sending FPGA params to Slow Control
2018-09-23 19:01:30.733357: Slow Control sending run file
2018-09-23 19:01:30.733563: sending the run file from the server to the FPGA
2018-09-23 19:01:50.683763: FPGA server started
2018-09-23 19:02:34.941263: FPGA server started
2018-09-23 19:02:38.749307: sending FPGA params to Slow Control
2018-09-23 19:02:38.749501: Slow Control sending run file
2018-09-23 19:02:38.749792: sending the run file from the server to the FPGA
2018-09-23 19:03:36.286543: FPGA server started
2018-09-23 19:04:28.990323: FPGA server started
2018-09-23 19:04:31.957162: sending FPGA params to Slow Control
2018-09-23 19:04:31.957363: Slow Control sending run file
2018-09-23 19:04:31.957569: sending the run file from the server to the FPGA
2018-09-23 19:04:32.959447: starting the FPGA now
2018-09-23 19:04:33.059724: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-23 19:04:44.272047: Slow Control sending run file
2018-09-23 19:04:44.272464: sending the run file from the server to the FPGA
2018-09-23 19:04:45.274159: starting the FPGA now
2018-09-23 19:04:45.374625: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-23 19:05:11.750457: Slow Control sending run file
2018-09-23 19:05:11.751612: sending the run file from the server to the FPGA
2018-09-23 19:07:19.090111: FPGA server started
2018-09-23 19:07:23.353808: sending FPGA params to Slow Control
2018-09-23 19:07:23.354013: Slow Control sending run file
2018-09-23 19:07:23.354291: sending the run file from the server to the FPGA
2018-09-23 19:07:24.356345: starting the FPGA now
2018-09-23 19:07:24.456692: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-23 19:07:31.528676: Slow Control sending run file
2018-09-23 19:07:31.529106: sending the run file from the server to the FPGA
2018-09-23 19:07:32.531217: starting the FPGA now
2018-09-23 19:07:32.631549: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-23 19:07:37.017076: Slow Control sending run file
2018-09-23 19:07:37.017493: sending the run file from the server to the FPGA
2018-09-23 19:07:38.019458: starting the FPGA now
2018-09-23 19:07:38.119810: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-23 19:10:32.266221: Slow Control sending run file
2018-09-23 19:10:32.267447: sending the run file from the server to the FPGA
2018-09-23 19:10:50.329430: starting the FPGA now
2018-09-23 19:50:38.008283: FPGA server started
2018-09-23 19:50:40.696234: sending FPGA params to Slow Control
2018-09-23 19:50:40.696435: Slow Control sending run file
2018-09-23 19:50:40.696747: sending the run file from the server to the FPGA
2018-09-23 19:50:41.698624: starting the FPGA now
2018-09-23 19:50:41.798952: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-23 19:51:26.289645: Slow Control sending run file
2018-09-23 19:51:26.290102: sending the run file from the server to the FPGA
2018-09-23 19:51:27.292080: starting the FPGA now
2018-09-23 19:51:27.392430: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-23 19:51:34.161619: Slow Control sending run file
2018-09-23 19:51:34.162540: sending the run file from the server to the FPGA
2018-09-23 19:51:53.829852: starting the FPGA now
2018-09-23 20:17:38.695967: FPGA server started
2018-09-23 20:18:14.882898: FPGA server started
2018-09-23 20:18:18.323107: sending FPGA params to Slow Control
2018-09-23 20:18:18.323296: Slow Control sending run file
2018-09-23 20:18:18.323485: sending the run file from the server to the FPGA
2018-09-23 20:18:19.325481: starting the FPGA now
2018-09-23 20:18:19.425819: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-23 20:23:04.383785: command not recognized [7680 6144 300]
2018-09-23 20:23:04.383989: sending FPGA params to Slow Control
2018-09-23 20:23:04.384151: Slow Control sending run file
2018-09-23 20:23:04.384438: sending the run file from the server to the FPGA
2018-09-23 20:23:05.386339: starting the FPGA now
2018-09-23 20:23:05.486744: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-23 20:23:08.783721: Slow Control sending run file
2018-09-23 20:23:08.784121: sending the run file from the server to the FPGA
2018-09-23 20:23:09.786082: starting the FPGA now
2018-09-23 20:23:09.886437: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-23 20:23:50.711202: Slow Control sending run file
2018-09-23 20:23:50.711653: sending the run file from the server to the FPGA
2018-09-23 20:26:25.211918: FPGA server started
2018-09-23 20:26:50.746400: FPGA server started
2018-09-23 20:26:54.264232: sending FPGA params to Slow Control
2018-09-23 20:26:54.264420: Slow Control sending run file
2018-09-23 20:26:54.264637: sending the run file from the server to the FPGA
2018-09-23 20:26:55.266547: starting the FPGA now
2018-09-23 20:26:55.366884: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-23 20:27:16.644420: Slow Control sending run file
2018-09-23 20:27:16.644835: sending the run file from the server to the FPGA
2018-09-23 20:27:17.646827: starting the FPGA now
2018-09-23 20:27:17.747184: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-23 20:27:22.293815: Slow Control sending run file
2018-09-23 20:27:22.294217: sending the run file from the server to the FPGA
2018-09-23 20:27:23.296175: starting the FPGA now
2018-09-23 20:27:23.396491: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-23 20:27:27.667439: Slow Control sending run file
2018-09-23 20:27:27.667876: sending the run file from the server to the FPGA
2018-09-23 20:27:28.669763: starting the FPGA now
2018-09-23 20:27:28.770111: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-23 20:27:34.837652: Slow Control sending run file
2018-09-23 20:27:34.838032: sending the run file from the server to the FPGA
2018-09-23 20:27:35.839905: starting the FPGA now
2018-09-23 20:27:35.940288: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-23 20:27:40.325143: Slow Control sending run file
2018-09-23 20:27:40.325441: sending the run file from the server to the FPGA
2018-09-23 20:27:41.327325: starting the FPGA now
2018-09-23 20:27:41.427665: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-23 20:27:45.603664: Slow Control sending run file
2018-09-23 20:27:45.603983: sending the run file from the server to the FPGA
2018-09-23 20:27:46.605818: starting the FPGA now
2018-09-23 20:27:46.706207: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-23 20:28:10.092767: Slow Control sending run file
2018-09-23 20:28:10.093151: sending the run file from the server to the FPGA
2018-09-23 20:28:11.095072: starting the FPGA now
2018-09-23 20:28:11.195421: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-23 20:28:17.666540: Slow Control sending run file
2018-09-23 20:28:17.667085: sending the run file from the server to the FPGA
2018-09-23 20:28:31.331649: starting the FPGA now
2018-09-23 20:29:11.380118: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-23 20:43:54.317944: FPGA server started
2018-09-23 20:44:23.210824: FPGA server started
2018-09-23 20:44:26.369563: sending FPGA params to Slow Control
2018-09-23 20:44:26.369750: Slow Control sending run file
2018-09-23 20:44:26.369955: sending the run file from the server to the FPGA
2018-09-23 20:44:27.371853: starting the FPGA now
2018-09-23 20:44:27.472182: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-23 20:44:32.659443: Slow Control sending run file
2018-09-23 20:44:32.659856: sending the run file from the server to the FPGA
2018-09-23 20:44:33.661777: starting the FPGA now
2018-09-23 20:44:33.762137: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-23 20:45:01.505846: Slow Control sending run file
2018-09-23 20:45:01.506878: sending the run file from the server to the FPGA
2018-09-23 20:45:15.418922: starting the FPGA now
2018-09-23 20:45:55.389530: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-23 21:00:12.559871: FPGA server started
2018-09-23 21:00:15.480093: sending FPGA params to Slow Control
2018-09-23 21:00:15.480431: Slow Control sending run file
2018-09-23 21:00:15.480682: sending the run file from the server to the FPGA
2018-09-23 21:00:16.482588: starting the FPGA now
2018-09-23 21:00:16.582911: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-23 21:03:37.195198: Slow Control sending run file
2018-09-23 21:03:37.195650: sending the run file from the server to the FPGA
2018-09-23 21:03:38.197627: starting the FPGA now
2018-09-23 21:03:38.297958: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-23 21:03:41.730281: Slow Control sending run file
2018-09-23 21:03:41.730632: sending the run file from the server to the FPGA
2018-09-23 21:03:42.732542: starting the FPGA now
2018-09-23 21:03:42.832899: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-23 21:03:52.866633: Slow Control sending run file
2018-09-23 21:03:52.867264: sending the run file from the server to the FPGA
2018-09-23 21:03:53.869325: starting the FPGA now
2018-09-23 21:03:53.969721: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-23 21:04:31.450639: Slow Control sending run file
2018-09-23 21:04:31.451084: sending the run file from the server to the FPGA
2018-09-23 21:04:32.452953: starting the FPGA now
2018-09-23 21:04:32.553301: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-23 21:04:36.258950: Slow Control sending run file
2018-09-23 21:04:36.259279: sending the run file from the server to the FPGA
2018-09-23 21:04:37.261109: starting the FPGA now
2018-09-23 21:04:37.361406: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-23 21:05:59.967944: FPGA server started
2018-09-23 21:40:40.429574: FPGA server started
2018-09-23 21:41:08.353032: FPGA server started
2018-09-23 22:08:26.156932: FPGA server started
2018-09-23 22:08:57.031599: FPGA server started
2018-09-23 22:09:09.431356: sending FPGA params to Slow Control
2018-09-23 22:09:09.431582: Slow Control sending run file
2018-09-23 22:09:09.431818: sending the run file from the server to the FPGA
2018-09-23 22:09:10.433787: starting the FPGA now
2018-09-23 22:09:10.534042: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-23 22:09:18.896282: Slow Control sending run file
2018-09-23 22:09:18.896604: sending the run file from the server to the FPGA
2018-09-23 22:09:19.898620: starting the FPGA now
2018-09-23 22:09:19.998996: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-23 22:09:23.928469: Slow Control sending run file
2018-09-23 22:09:23.929005: sending the run file from the server to the FPGA
2018-09-23 22:09:24.930961: starting the FPGA now
2018-09-23 22:09:25.031322: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-23 22:09:30.017784: Slow Control sending run file
2018-09-23 22:09:30.018406: sending the run file from the server to the FPGA
2018-09-23 22:09:31.020485: starting the FPGA now
2018-09-23 22:09:31.120846: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-23 22:12:28.267692: command not recognized [7680 6144 300]
2018-09-23 22:12:28.267849: sending FPGA params to Slow Control
2018-09-23 22:12:28.268016: Slow Control sending run file
2018-09-23 22:12:28.268326: sending the run file from the server to the FPGA
2018-09-23 22:12:29.270254: starting the FPGA now
2018-09-23 22:12:29.370616: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-23 22:12:33.067038: Slow Control sending run file
2018-09-23 22:12:33.067368: sending the run file from the server to the FPGA
2018-09-23 22:12:34.069269: starting the FPGA now
2018-09-23 22:12:34.169674: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-23 22:12:38.610904: Slow Control sending run file
2018-09-23 22:12:38.611403: sending the run file from the server to the FPGA
2018-09-23 22:12:39.613392: starting the FPGA now
2018-09-23 22:12:39.713746: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-23 22:12:43.195534: Slow Control sending run file
2018-09-23 22:12:43.195862: sending the run file from the server to the FPGA
2018-09-23 22:12:44.197796: starting the FPGA now
2018-09-23 22:12:44.298081: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-23 22:12:47.203346: Slow Control sending run file
2018-09-23 22:12:47.203771: sending the run file from the server to the FPGA
2018-09-23 22:12:48.205745: starting the FPGA now
2018-09-23 22:12:48.306136: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-23 22:14:14.356474: Slow Control sending run file
2018-09-23 22:14:14.356948: sending the run file from the server to the FPGA
2018-09-23 22:14:15.358986: starting the FPGA now
2018-09-23 22:14:15.459294: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-23 22:14:18.020388: Slow Control sending run file
2018-09-23 22:14:18.020815: sending the run file from the server to the FPGA
2018-09-23 22:14:19.022715: starting the FPGA now
2018-09-23 22:14:19.123066: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-23 22:14:22.780530: Slow Control sending run file
2018-09-23 22:14:22.781048: sending the run file from the server to the FPGA
2018-09-23 22:14:23.783093: starting the FPGA now
2018-09-23 22:14:23.883460: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-23 22:29:56.153587: FPGA server started
2018-09-23 22:30:24.378750: FPGA server started
2018-09-23 22:31:24.076414: FPGA server started
2018-09-23 22:31:30.033252: sending FPGA params to Slow Control
2018-09-23 22:31:30.033504: Slow Control sending run file
2018-09-23 22:31:30.033765: sending the run file from the server to the FPGA
2018-09-23 22:31:31.035639: starting the FPGA now
2018-09-23 22:31:31.136012: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-23 22:31:36.001203: Slow Control sending run file
2018-09-23 22:31:36.001609: sending the run file from the server to the FPGA
2018-09-23 22:31:37.003382: starting the FPGA now
2018-09-23 22:31:37.103717: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-23 22:31:40.360729: Slow Control sending run file
2018-09-23 22:31:40.361169: sending the run file from the server to the FPGA
2018-09-23 22:31:41.363256: starting the FPGA now
2018-09-23 22:31:41.463607: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-23 22:32:06.672170: Slow Control sending run file
2018-09-23 22:32:06.674261: sending the run file from the server to the FPGA
2018-09-23 22:32:33.353162: starting the FPGA now
2018-09-23 23:04:11.367572: FPGA server started
2018-09-23 23:04:15.445469: sending FPGA params to Slow Control
2018-09-23 23:04:15.445661: Slow Control sending run file
2018-09-23 23:04:15.445901: sending the run file from the server to the FPGA
2018-09-23 23:04:16.447857: starting the FPGA now
2018-09-23 23:04:16.548144: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-23 23:04:34.435784: Slow Control sending run file
2018-09-23 23:04:34.436209: sending the run file from the server to the FPGA
2018-09-23 23:04:35.438137: starting the FPGA now
2018-09-23 23:04:35.538463: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-23 23:04:47.083704: Slow Control sending run file
2018-09-23 23:04:47.085491: sending the run file from the server to the FPGA
2018-09-23 23:05:14.329551: starting the FPGA now
2018-09-23 23:29:18.397222: FPGA server started
2018-09-23 23:30:03.147653: FPGA server started
2018-09-23 23:30:06.306636: sending FPGA params to Slow Control
2018-09-23 23:30:06.306836: Slow Control sending run file
2018-09-23 23:30:06.307034: sending the run file from the server to the FPGA
2018-09-23 23:30:07.309091: starting the FPGA now
2018-09-23 23:30:07.409446: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-23 23:30:36.737261: Slow Control sending run file
2018-09-23 23:30:36.737625: sending the run file from the server to the FPGA
2018-09-23 23:30:37.739726: starting the FPGA now
2018-09-23 23:30:37.840079: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-23 23:30:49.559388: Slow Control sending run file
2018-09-23 23:30:49.559984: sending the run file from the server to the FPGA
2018-09-23 23:31:54.701585: FPGA server started
2018-09-23 23:31:58.052246: sending FPGA params to Slow Control
2018-09-23 23:31:58.052452: Slow Control sending run file
2018-09-23 23:31:58.052692: sending the run file from the server to the FPGA
2018-09-23 23:31:59.054708: starting the FPGA now
2018-09-23 23:31:59.155076: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-23 23:32:09.069690: Slow Control sending run file
2018-09-23 23:32:09.070154: sending the run file from the server to the FPGA
2018-09-23 23:32:10.072027: starting the FPGA now
2018-09-23 23:32:10.172372: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-23 23:32:48.272096: FPGA server started
2018-09-23 23:32:56.014230: FPGA server started
2018-09-23 23:33:31.423905: FPGA server started
2018-09-23 23:33:34.975977: sending FPGA params to Slow Control
2018-09-23 23:33:34.976160: Slow Control sending run file
2018-09-23 23:33:34.976352: sending the run file from the server to the FPGA
2018-09-23 23:33:35.978184: starting the FPGA now
2018-09-23 23:33:36.078532: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-23 23:34:43.203982: Slow Control sending run file
2018-09-23 23:34:43.204444: sending the run file from the server to the FPGA
2018-09-23 23:34:44.206251: starting the FPGA now
2018-09-23 23:34:44.306600: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-23 23:35:26.956676: Slow Control sending run file
2018-09-23 23:35:26.957109: sending the run file from the server to the FPGA
2018-09-23 23:35:27.959080: starting the FPGA now
2018-09-23 23:35:28.059435: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-23 23:35:31.548728: Slow Control sending run file
2018-09-23 23:35:31.549167: sending the run file from the server to the FPGA
2018-09-23 23:35:32.551148: starting the FPGA now
2018-09-23 23:35:32.651488: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-23 23:35:37.916347: Slow Control sending run file
2018-09-23 23:35:37.916738: sending the run file from the server to the FPGA
2018-09-23 23:35:38.918691: starting the FPGA now
2018-09-23 23:35:39.019063: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-23 23:35:47.740644: Slow Control sending run file
2018-09-23 23:35:47.741209: sending the run file from the server to the FPGA
2018-09-23 23:35:48.743143: starting the FPGA now
2018-09-23 23:35:48.843550: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-23 23:36:33.867025: Slow Control sending run file
2018-09-23 23:36:33.867600: sending the run file from the server to the FPGA
2018-09-23 23:36:47.832863: starting the FPGA now
2018-09-23 23:37:27.890274: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-23 23:47:00.430063: FPGA server started
2018-09-23 23:53:50.563664: FPGA server started
2018-09-23 23:56:52.718858: sending FPGA params to Slow Control
2018-09-23 23:56:52.719054: Slow Control sending run file
2018-09-23 23:56:52.719272: sending the run file from the server to the FPGA
2018-09-23 23:56:53.721042: starting the FPGA now
2018-09-23 23:56:53.821358: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-24 00:05:28.567724: Slow Control sending run file
2018-09-24 00:05:28.568154: sending the run file from the server to the FPGA
2018-09-24 00:05:29.570494: starting the FPGA now
2018-09-24 00:05:29.670866: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-24 00:13:16.326395: Slow Control sending run file
2018-09-24 00:13:16.327534: sending the run file from the server to the FPGA
2018-09-24 00:13:34.839009: starting the FPGA now
2018-09-24 00:14:00.842387: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-24 00:14:19.196165: Slow Control sending run file
2018-09-24 00:14:19.197292: sending the run file from the server to the FPGA
2018-09-24 00:16:11.221522: command not recognized [7680 6144 300]
2018-09-24 00:16:11.221737: sending FPGA params to Slow Control
2018-09-24 00:16:11.221934: Slow Control sending run file
2018-09-24 00:16:44.645397: FPGA server started
2018-09-24 00:16:47.457843: sending FPGA params to Slow Control
2018-09-24 00:16:47.458061: Slow Control sending run file
2018-09-24 00:16:47.458372: sending the run file from the server to the FPGA
2018-09-24 00:16:48.460342: starting the FPGA now
2018-09-24 00:16:48.560675: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-24 00:17:03.571328: Slow Control sending run file
2018-09-24 00:17:03.571706: sending the run file from the server to the FPGA
2018-09-24 00:17:04.573615: starting the FPGA now
2018-09-24 00:17:04.673964: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-24 00:17:08.879810: Slow Control sending run file
2018-09-24 00:17:08.880949: sending the run file from the server to the FPGA
2018-09-24 00:17:29.338635: starting the FPGA now
2018-09-24 00:17:55.341131: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-24 00:18:45.784079: Slow Control sending run file
2018-09-24 00:18:45.785322: sending the run file from the server to the FPGA
2018-09-24 00:19:33.604650: command not recognized [7680 6144 300]
2018-09-24 00:19:33.604824: sending FPGA params to Slow Control
2018-09-24 00:19:33.605072: Slow Control sending run file
2018-09-24 00:20:11.819249: FPGA server started
2018-09-24 00:20:47.520365: sending FPGA params to Slow Control
2018-09-24 00:20:47.520567: Slow Control sending run file
2018-09-24 00:20:47.520825: sending the run file from the server to the FPGA
2018-09-24 00:20:48.522678: starting the FPGA now
2018-09-24 00:20:48.623024: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-24 00:21:01.702204: Slow Control sending run file
2018-09-24 00:21:01.702667: sending the run file from the server to the FPGA
2018-09-24 00:21:02.704433: starting the FPGA now
2018-09-24 00:21:02.804834: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-24 00:21:21.171246: Slow Control sending run file
2018-09-24 00:21:21.173471: sending the run file from the server to the FPGA
2018-09-24 00:22:51.920142: FPGA server started
2018-09-24 00:22:54.647036: sending FPGA params to Slow Control
2018-09-24 00:22:54.647244: Slow Control sending run file
2018-09-24 00:22:54.647463: sending the run file from the server to the FPGA
2018-09-24 00:22:55.649372: starting the FPGA now
2018-09-24 00:22:55.749779: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-24 00:23:04.116628: Slow Control sending run file
2018-09-24 00:23:04.117068: sending the run file from the server to the FPGA
2018-09-24 00:23:05.119020: starting the FPGA now
2018-09-24 00:23:05.219377: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-24 00:23:10.012257: Slow Control sending run file
2018-09-24 00:23:10.014117: sending the run file from the server to the FPGA
2018-09-24 00:23:37.844278: starting the FPGA now
2018-09-24 00:24:13.841150: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-24 00:25:25.889396: command not recognized [7680 6144 300]
2018-09-24 00:25:25.889559: sending FPGA params to Slow Control
2018-09-24 00:25:25.889766: Slow Control sending run file
2018-09-24 00:25:25.890026: sending the run file from the server to the FPGA
2018-09-24 00:25:26.892071: starting the FPGA now
2018-09-24 00:25:26.992401: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-24 00:25:37.054996: Slow Control sending run file
2018-09-24 00:25:37.055462: sending the run file from the server to the FPGA
2018-09-24 00:25:38.057466: starting the FPGA now
2018-09-24 00:25:38.157826: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-24 00:25:43.271326: Slow Control sending run file
2018-09-24 00:25:43.273005: sending the run file from the server to the FPGA
2018-09-24 12:09:40.584874: FPGA server started
2018-09-24 12:10:08.521205: FPGA server started
2018-09-24 12:10:47.353649: FPGA server started
2018-09-24 12:11:54.780675: FPGA server started
2018-09-24 12:13:47.963942: FPGA server started
2018-09-24 12:28:18.249481: FPGA server started
2018-09-24 12:30:03.789540: FPGA server started
2018-09-24 12:31:15.402570: FPGA server started
2018-09-24 12:34:42.893332: FPGA server started
2018-09-24 12:35:47.408565: FPGA server started
2018-09-24 12:36:22.270851: sending FPGA params to Slow Control
2018-09-24 12:36:22.271063: Slow Control sending run file
2018-09-24 12:36:22.271334: sending the run file from the server to the FPGA
2018-09-24 12:36:23.273221: starting the FPGA now
2018-09-24 12:36:23.373573: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-24 12:36:32.011817: Slow Control sending run file
2018-09-24 12:36:32.012193: sending the run file from the server to the FPGA
2018-09-24 12:36:33.014235: starting the FPGA now
2018-09-24 12:36:33.114584: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-24 12:36:39.596509: Slow Control sending run file
2018-09-24 12:36:39.596835: sending the run file from the server to the FPGA
2018-09-24 12:36:40.598622: starting the FPGA now
2018-09-24 12:36:40.698978: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-24 12:36:52.548019: Slow Control sending run file
2018-09-24 12:36:52.548434: sending the run file from the server to the FPGA
2018-09-24 12:36:53.550337: starting the FPGA now
2018-09-24 12:36:53.650710: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-24 12:36:58.083878: Slow Control sending run file
2018-09-24 12:36:58.084376: sending the run file from the server to the FPGA
2018-09-24 12:36:59.086111: starting the FPGA now
2018-09-24 12:36:59.186493: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-24 12:37:03.843708: Slow Control sending run file
2018-09-24 12:37:03.844060: sending the run file from the server to the FPGA
2018-09-24 12:37:04.845928: starting the FPGA now
2018-09-24 12:37:04.946208: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-24 12:37:09.189004: Slow Control sending run file
2018-09-24 12:37:09.189431: sending the run file from the server to the FPGA
2018-09-24 12:37:10.191504: starting the FPGA now
2018-09-24 12:37:10.291869: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-24 12:37:14.539717: Slow Control sending run file
2018-09-24 12:37:14.540850: sending the run file from the server to the FPGA
2018-09-24 12:37:15.542794: starting the FPGA now
2018-09-24 12:37:15.643139: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-24 12:37:19.436517: Slow Control sending run file
2018-09-24 12:37:19.436943: sending the run file from the server to the FPGA
2018-09-24 12:37:20.438896: starting the FPGA now
2018-09-24 12:37:20.539368: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-24 12:37:24.732148: Slow Control sending run file
2018-09-24 12:37:24.732581: sending the run file from the server to the FPGA
2018-09-24 12:37:25.734743: starting the FPGA now
2018-09-24 12:37:25.835065: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-24 12:37:29.924084: Slow Control sending run file
2018-09-24 12:37:29.924615: sending the run file from the server to the FPGA
2018-09-24 12:37:30.926452: starting the FPGA now
2018-09-24 12:37:31.026811: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-24 12:37:35.396131: Slow Control sending run file
2018-09-24 12:37:35.396563: sending the run file from the server to the FPGA
2018-09-24 12:37:36.398535: starting the FPGA now
2018-09-24 12:37:36.498868: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-24 12:37:40.772039: Slow Control sending run file
2018-09-24 12:37:40.772488: sending the run file from the server to the FPGA
2018-09-24 12:37:41.775711: starting the FPGA now
2018-09-24 12:37:41.876072: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-24 12:37:46.596424: Slow Control sending run file
2018-09-24 12:37:46.596871: sending the run file from the server to the FPGA
2018-09-24 12:37:47.598860: starting the FPGA now
2018-09-24 12:37:47.699231: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-24 12:37:53.096577: Slow Control sending run file
2018-09-24 12:37:53.097009: sending the run file from the server to the FPGA
2018-09-24 12:37:54.098873: starting the FPGA now
2018-09-24 12:37:54.199254: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-24 12:37:58.008782: Slow Control sending run file
2018-09-24 12:37:58.009220: sending the run file from the server to the FPGA
2018-09-24 12:37:59.011099: starting the FPGA now
2018-09-24 12:37:59.111430: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-24 12:38:03.796750: Slow Control sending run file
2018-09-24 12:38:03.797188: sending the run file from the server to the FPGA
2018-09-24 12:38:04.799201: starting the FPGA now
2018-09-24 12:38:04.899519: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-24 12:38:08.887307: Slow Control sending run file
2018-09-24 12:38:08.887754: sending the run file from the server to the FPGA
2018-09-24 12:38:09.889658: starting the FPGA now
2018-09-24 12:38:09.990013: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-24 12:39:17.436371: command not recognized [7680 6144 300]
2018-09-24 12:39:17.436559: sending FPGA params to Slow Control
2018-09-24 12:39:17.436814: Slow Control sending run file
2018-09-24 12:39:17.437204: sending the run file from the server to the FPGA
2018-09-24 12:39:18.439237: starting the FPGA now
2018-09-24 12:39:18.539586: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-24 12:40:57.209946: command not recognized [7680 6144 300]
2018-09-24 12:40:57.210106: sending FPGA params to Slow Control
2018-09-24 12:40:57.210296: Slow Control sending run file
2018-09-24 12:40:57.210575: sending the run file from the server to the FPGA
2018-09-24 12:40:58.212548: starting the FPGA now
2018-09-24 12:40:58.312913: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-24 12:41:43.669623: Slow Control sending run file
2018-09-24 12:41:43.671001: sending the run file from the server to the FPGA
2018-09-24 12:42:17.887890: command not recognized [7680 6144 300]
2018-09-24 12:42:17.888111: sending FPGA params to Slow Control
2018-09-24 12:42:17.888313: Slow Control sending run file
2018-09-24 12:42:51.946470: FPGA server started
2018-09-24 12:43:27.846957: sending FPGA params to Slow Control
2018-09-24 12:43:27.847158: Slow Control sending run file
2018-09-24 12:43:27.847394: sending the run file from the server to the FPGA
2018-09-24 12:43:28.849241: starting the FPGA now
2018-09-24 12:43:28.949644: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-24 12:43:40.034586: Slow Control sending run file
2018-09-24 12:43:40.035221: sending the run file from the server to the FPGA
2018-09-24 12:43:41.037107: starting the FPGA now
2018-09-24 12:43:41.137448: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-24 12:43:48.665189: Slow Control sending run file
2018-09-24 12:43:48.666237: sending the run file from the server to the FPGA
2018-09-24 12:43:55.729874: starting the FPGA now
2018-09-24 12:45:41.831909: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-24 12:48:51.183619: command not recognized [7680 6144 30]
2018-09-24 12:48:51.183774: sending FPGA params to Slow Control
2018-09-24 12:48:51.183974: Slow Control sending run file
2018-09-24 12:48:51.184262: sending the run file from the server to the FPGA
2018-09-24 12:48:52.186164: starting the FPGA now
2018-09-24 12:48:52.286537: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-24 12:49:00.775547: Slow Control sending run file
2018-09-24 12:49:00.775887: sending the run file from the server to the FPGA
2018-09-24 12:49:01.777681: starting the FPGA now
2018-09-24 12:49:01.878059: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-24 12:49:22.319832: Slow Control sending run file
2018-09-24 12:49:22.320248: sending the run file from the server to the FPGA
2018-09-24 12:49:23.322329: starting the FPGA now
2018-09-24 12:49:23.422793: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-24 12:49:38.696569: Slow Control sending run file
2018-09-24 12:49:38.696984: sending the run file from the server to the FPGA
2018-09-24 12:49:39.699089: starting the FPGA now
2018-09-24 12:49:39.799453: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-24 12:49:51.872415: Slow Control sending run file
2018-09-24 12:49:51.872955: sending the run file from the server to the FPGA
2018-09-24 12:49:52.875052: starting the FPGA now
2018-09-24 12:49:52.975444: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-24 12:50:03.849280: Slow Control sending run file
2018-09-24 12:50:03.850130: sending the run file from the server to the FPGA
2018-09-24 12:50:04.852139: starting the FPGA now
2018-09-24 12:50:04.952455: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-24 12:50:16.256598: Slow Control sending run file
2018-09-24 12:50:16.256945: sending the run file from the server to the FPGA
2018-09-24 12:50:17.258854: starting the FPGA now
2018-09-24 12:50:17.359229: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-24 12:50:25.946817: Slow Control sending run file
2018-09-24 12:50:25.947221: sending the run file from the server to the FPGA
2018-09-24 12:50:26.949119: starting the FPGA now
2018-09-24 12:50:27.049474: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-24 12:50:48.335045: FPGA server started
2018-09-24 21:42:02.358874: FPGA server started
2018-09-24 21:42:19.203490: sending FPGA params to Slow Control
2018-09-24 21:42:19.204004: Slow Control sending run file
2018-09-24 21:42:19.204527: sending the run file from the server to the FPGA
2018-09-24 21:42:20.206998: starting the FPGA now
2018-09-24 21:42:20.307542: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-24 21:42:47.241816: Slow Control sending run file
2018-09-24 21:42:47.243076: sending the run file from the server to the FPGA
2018-09-24 21:43:07.333491: starting the FPGA HmGX
2018-09-24 22:25:45.045784: FPGA server started
2018-09-24 22:25:47.701617: sending FPGA params to Slow Control
2018-09-24 22:25:47.701875: Slow Control sending run file
2018-09-24 22:25:47.702196: sending the run file from the server to the FPGA
2018-09-24 22:25:48.704639: starting the FPGA now
2018-09-24 22:25:48.805153: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-24 22:26:04.814508: Slow Control sending run file
2018-09-24 22:26:04.815467: sending the run file from the server to the FPGA
2018-09-24 22:26:25.330701: starting the FPGA HmGX
2018-09-24 22:57:27.169095: FPGA server started
2018-09-24 22:57:30.926266: sending FPGA params to Slow Control
2018-09-24 22:57:30.926823: Slow Control sending run file
2018-09-24 22:57:30.927371: sending the run file from the server to the FPGA
2018-09-24 22:57:31.929990: starting the FPGA now
2018-09-24 22:57:32.030516: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-24 22:57:46.797683: Slow Control sending run file
2018-09-24 22:57:46.798654: sending the run file from the server to the FPGA
2018-09-24 22:58:07.330629: starting the FPGA HmGX
2018-09-24 23:00:15.350810: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-24 23:05:41.530447: Slow Control sending run file
2018-09-24 23:05:41.531558: sending the run file from the server to the FPGA
2018-09-24 23:06:02.330957: starting the FPGA HmGX
2018-09-24 23:08:20.241195: FPGA server started
2018-09-24 23:09:05.298174: FPGA server started
2018-09-24 23:09:08.411624: sending FPGA params to Slow Control
2018-09-24 23:09:08.411842: Slow Control sending run file
2018-09-24 23:09:08.412072: sending the run file from the server to the FPGA
2018-09-24 23:09:09.413763: starting the FPGA now
2018-09-24 23:09:09.514103: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-24 23:09:25.255022: Slow Control sending run file
2018-09-24 23:09:25.256714: sending the run file from the server to the FPGA
2018-09-24 23:09:51.121840: starting the FPGA HmGX
2018-09-24 23:10:44.666750: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-24 23:10:47.189107: Slow Control sending run file
2018-09-24 23:10:47.190956: sending the run file from the server to the FPGA
2018-09-24 23:46:02.635471: FPGA server started
2018-09-24 23:46:07.833774: FPGA server started
2018-09-24 23:47:31.068565: FPGA server started
2018-09-24 23:48:00.156449: FPGA server started
2018-09-24 23:48:03.226551: sending FPGA params to Slow Control
2018-09-24 23:48:03.227020: Slow Control sending run file
2018-09-24 23:48:03.227620: sending the run file from the server to the FPGA
2018-09-24 23:48:04.230056: starting the FPGA now
2018-09-24 23:48:04.330596: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-24 23:48:13.146086: Slow Control sending run file
2018-09-24 23:49:07.230915: FPGA server started
2018-09-24 23:49:10.599583: sending FPGA params to Slow Control
2018-09-24 23:49:10.600022: Slow Control sending run file
2018-09-24 23:49:10.600573: sending the run file from the server to the FPGA
2018-09-24 23:49:11.603044: starting the FPGA now
2018-09-24 23:49:11.703558: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-24 23:49:21.409663: Slow Control sending run file
2018-09-24 23:49:21.411158: sending the run file from the server to the FPGA
2018-09-24 23:49:46.325377: starting the FPGA HmGX
2018-09-24 23:50:30.332288: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-24 23:51:40.751830: FPGA server started
2018-09-24 23:51:43.896740: sending FPGA params to Slow Control
2018-09-24 23:51:43.897162: Slow Control sending run file
2018-09-24 23:51:43.897656: sending the run file from the server to the FPGA
2018-09-24 23:51:44.900166: starting the FPGA now
2018-09-24 23:51:45.000678: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-24 23:51:58.014153: Slow Control sending run file
2018-09-24 23:51:58.015713: sending the run file from the server to the FPGA
2018-09-24 23:53:58.354452: FPGA server started
2018-09-24 23:54:01.502805: sending FPGA params to Slow Control
2018-09-24 23:54:01.503172: Slow Control sending run file
2018-09-24 23:54:01.503681: sending the run file from the server to the FPGA
2018-09-24 23:54:02.506394: starting the FPGA now
2018-09-24 23:54:02.606914: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-24 23:54:25.917198: Slow Control sending run file
2018-09-24 23:54:25.918731: sending the run file from the server to the FPGA
2018-09-24 23:59:01.479489: FPGA server started
2018-09-24 23:59:44.890343: FPGA server started
2018-09-24 23:59:47.459797: sending FPGA params to Slow Control
2018-09-24 23:59:47.460319: Slow Control sending run file
2018-09-24 23:59:47.460902: sending the run file from the server to the FPGA
2018-09-24 23:59:48.463558: starting the FPGA now
2018-09-24 23:59:48.564165: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-24 23:59:59.333675: Slow Control sending run file
2018-09-24 23:59:59.335178: sending the run file from the server to the FPGA
2018-09-25 00:01:42.633738: FPGA server started
2018-09-25 00:01:45.318655: sending FPGA params to Slow Control
2018-09-25 00:01:45.319049: Slow Control sending run file
2018-09-25 00:01:45.319658: sending the run file from the server to the FPGA
2018-09-25 00:01:46.322104: starting the FPGA now
2018-09-25 00:01:46.422643: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-25 00:01:57.629052: Slow Control sending run file
2018-09-25 00:01:57.630579: sending the run file from the server to the FPGA
2018-09-25 00:05:26.092288: FPGA server started
2018-09-25 00:05:32.220278: sending FPGA params to Slow Control
2018-09-25 00:05:32.220640: Slow Control sending run file
2018-09-25 00:05:32.221147: sending the run file from the server to the FPGA
2018-09-25 00:05:33.223698: starting the FPGA now
2018-09-25 00:05:33.324104: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-25 00:05:43.967035: Slow Control sending run file
2018-09-25 00:05:43.968762: sending the run file from the server to the FPGA
2018-09-25 00:06:09.824406: starting the FPGA now
2018-09-25 00:31:36.611145: FPGA server started
2018-09-25 00:31:46.923721: sending FPGA params to Slow Control
2018-09-25 00:31:46.924159: Slow Control sending run file
2018-09-25 00:31:46.924661: sending the run file from the server to the FPGA
2018-09-25 00:31:47.927023: starting the FPGA now
2018-09-25 00:31:48.027522: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-25 00:31:58.530727: Slow Control sending run file
2018-09-25 00:31:58.532176: sending the run file from the server to the FPGA
2018-09-25 00:32:23.336042: starting the FPGA now
2018-09-25 00:33:09.113406: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-25 00:33:21.701014: Slow Control sending run file
2018-09-25 00:33:21.702690: sending the run file from the server to the FPGA
2018-09-25 00:33:46.318847: starting the FPGA HmGX
2018-09-25 00:35:45.324175: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-25 00:37:09.049274: Slow Control sending run file
2018-09-25 00:37:09.052027: sending the run file from the server to the FPGA
2018-09-25 00:37:33.327965: starting the FPGA HmGX
2018-09-25 00:39:30.093571: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-25 00:47:42.163056: FPGA server started
2018-09-25 00:48:26.448202: FPGA server started
2018-09-25 00:54:04.619367: FPGA server started
2018-09-25 00:54:08.426527: sending FPGA params to Slow Control
2018-09-25 00:54:08.427039: Slow Control sending run file
2018-09-25 00:54:08.427569: sending the run file from the server to the FPGA
2018-09-25 00:54:09.430125: starting the FPGA now
2018-09-25 00:54:09.530653: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-25 00:54:18.672107: Slow Control sending run file
2018-09-25 00:54:18.673741: sending the run file from the server to the FPGA
2018-09-25 00:54:43.329157: starting the FPGA HmGX
2018-09-25 00:55:35.275497: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-25 00:55:45.753625: Slow Control sending run file
2018-09-25 00:55:45.755066: sending the run file from the server to the FPGA
2018-09-25 00:58:16.636403: FPGA server started
2018-09-25 00:58:20.778510: sending FPGA params to Slow Control
2018-09-25 00:58:20.778876: Slow Control sending run file
2018-09-25 00:58:20.779270: sending the run file from the server to the FPGA
2018-09-25 00:58:21.781868: starting the FPGA now
2018-09-25 00:58:21.882412: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-25 01:03:20.735683: Slow Control sending run file
2018-09-25 01:03:20.737310: sending the run file from the server to the FPGA
2018-09-25 01:07:51.939827: FPGA server started
2018-09-25 01:07:55.403501: sending FPGA params to Slow Control
2018-09-25 01:07:55.403954: Slow Control sending run file
2018-09-25 01:07:55.404489: sending the run file from the server to the FPGA
2018-09-25 01:07:56.406959: starting the FPGA now
2018-09-25 01:07:56.507426: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-25 01:08:05.053733: Slow Control sending run file
2018-09-25 01:08:05.055309: sending the run file from the server to the FPGA
2018-09-25 01:11:55.702471: FPGA server started
2018-09-25 01:11:59.800505: sending FPGA params to Slow Control
2018-09-25 01:11:59.801034: Slow Control sending run file
2018-09-25 01:11:59.801566: sending the run file from the server to the FPGA
2018-09-25 01:12:00.804227: starting the FPGA now
2018-09-25 01:12:00.904777: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-25 01:12:16.933526: Slow Control sending run file
2018-09-25 01:12:16.935003: sending the run file from the server to the FPGA
2018-09-25 01:17:04.038759: FPGA server started
2018-09-25 01:17:08.738264: sending FPGA params to Slow Control
2018-09-25 01:17:08.738476: Slow Control sending run file
2018-09-25 01:17:08.738713: sending the run file from the server to the FPGA
2018-09-25 01:17:09.740606: starting the FPGA now
2018-09-25 01:17:09.840919: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-25 01:18:55.012264: Slow Control sending run file
2018-09-25 01:19:47.923311: FPGA server started
2018-09-25 01:19:50.729801: sending FPGA params to Slow Control
2018-09-25 01:19:50.730190: Slow Control sending run file
2018-09-25 01:19:50.730789: sending the run file from the server to the FPGA
2018-09-25 01:19:51.733232: starting the FPGA now
2018-09-25 01:19:51.833779: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-25 01:19:59.564585: Slow Control sending run file
2018-09-25 01:19:59.567689: sending the run file from the server to the FPGA
2018-09-25 01:22:17.479057: FPGA server started
2018-09-25 01:22:21.874139: sending FPGA params to Slow Control
2018-09-25 01:22:21.874546: Slow Control sending run file
2018-09-25 01:22:21.875144: sending the run file from the server to the FPGA
2018-09-25 01:22:22.877614: starting the FPGA now
2018-09-25 01:22:22.978125: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-25 01:22:37.103380: Slow Control sending run file
2018-09-25 01:22:37.105764: sending the run file from the server to the FPGA
2018-09-25 01:24:11.883074: FPGA server started
2018-09-25 01:24:14.231210: sending FPGA params to Slow Control
2018-09-25 01:24:14.231605: Slow Control sending run file
2018-09-25 01:24:14.232097: sending the run file from the server to the FPGA
2018-09-25 01:24:15.234499: starting the FPGA now
2018-09-25 01:24:15.335006: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-25 01:24:22.437410: Slow Control sending run file
2018-09-25 01:24:22.438971: sending the run file from the server to the FPGA
2018-09-25 01:24:47.325112: starting the FPGA HmGX
2018-09-25 01:25:40.323385: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-25 01:25:46.924155: Slow Control sending run file
2018-09-25 01:25:46.925799: sending the run file from the server to the FPGA
2018-09-25 01:26:11.327064: starting the FPGA HmGX
2018-09-25 01:27:05.161997: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-25 01:30:10.690242: FPGA server started
2018-09-25 01:30:14.447200: sending FPGA params to Slow Control
2018-09-25 01:30:14.447585: Slow Control sending run file
2018-09-25 01:30:14.448110: sending the run file from the server to the FPGA
2018-09-25 01:30:15.450402: starting the FPGA now
2018-09-25 01:30:15.550922: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-25 01:31:04.260269: Slow Control sending run file
2018-09-25 01:31:04.261885: sending the run file from the server to the FPGA
2018-09-25 01:31:28.327661: starting the FPGA HmGX
2018-09-25 01:32:20.373914: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-25 01:32:20.492698: Slow Control sending run file
2018-09-25 01:32:20.494295: sending the run file from the server to the FPGA
2018-09-25 01:32:45.382071: starting the FPGA HmGX
2018-09-25 01:33:40.346570: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-25 01:46:59.303337: command not recognized [7680 6144 30]
2018-09-25 01:46:59.303491: sending FPGA params to Slow Control
2018-09-25 01:46:59.303621: Slow Control sending run file
2018-09-25 01:46:59.303826: sending the run file from the server to the FPGA
2018-09-25 01:47:00.306581: starting the FPGA now
2018-09-25 01:47:00.407103: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-25 01:51:21.788141: command not recognized [7680 6144 30]
2018-09-25 01:51:21.788364: sending FPGA params to Slow Control
2018-09-25 01:51:21.788528: Slow Control sending run file
2018-09-25 01:51:21.788735: sending the run file from the server to the FPGA
2018-09-25 01:51:22.791159: starting the FPGA now
2018-09-25 01:51:22.891525: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-25 01:51:38.970689: command not recognized [7680 6144 30]
2018-09-25 01:51:38.970826: sending FPGA params to Slow Control
2018-09-25 01:51:38.970970: Slow Control sending run file
2018-09-25 01:51:38.971161: sending the run file from the server to the FPGA
2018-09-25 01:51:39.973692: starting the FPGA now
2018-09-25 01:51:40.074198: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-25 01:52:26.357359: command not recognized [7680 6144 30]
2018-09-25 01:52:26.357518: sending FPGA params to Slow Control
2018-09-25 01:52:26.357671: Slow Control sending run file
2018-09-25 01:52:26.357882: sending the run file from the server to the FPGA
2018-09-25 01:52:27.360387: starting the FPGA now
2018-09-25 01:52:27.460938: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-25 02:01:40.101404: command not recognized [7680 6144 30]
2018-09-25 02:01:40.101530: sending FPGA params to Slow Control
2018-09-25 02:01:40.101641: Slow Control sending run file
2018-09-25 02:01:40.101827: sending the run file from the server to the FPGA
2018-09-25 02:01:41.104073: starting the FPGA now
2018-09-25 02:01:41.204638: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-25 02:07:34.199905: command not recognized [7680 6144 30]
2018-09-25 02:07:34.200045: sending FPGA params to Slow Control
2018-09-25 02:07:34.200204: Slow Control sending run file
2018-09-25 02:07:34.200419: sending the run file from the server to the FPGA
2018-09-25 02:07:35.202767: starting the FPGA now
2018-09-25 02:07:35.303340: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-25 02:14:47.461621: command not recognized [7680 6144 30]
2018-09-25 02:14:47.461760: sending FPGA params to Slow Control
2018-09-25 02:14:47.461911: Slow Control sending run file
2018-09-25 02:14:47.462101: sending the run file from the server to the FPGA
2018-09-25 02:14:48.464466: starting the FPGA now
2018-09-25 02:14:48.564987: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-25 02:18:19.750488: command not recognized [7680 6144 30]
2018-09-25 02:18:19.750622: sending FPGA params to Slow Control
2018-09-25 02:18:19.750745: Slow Control sending run file
2018-09-25 02:18:19.750931: sending the run file from the server to the FPGA
2018-09-25 02:18:20.753376: starting the FPGA now
2018-09-25 02:18:20.853893: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-25 02:18:31.796439: Slow Control sending run file
2018-09-25 02:18:31.797273: sending the run file from the server to the FPGA
2018-09-25 02:18:48.327072: starting the FPGA HmGX
2018-09-25 02:29:45.132808: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-25 02:29:45.254386: Slow Control sending run file
2018-09-25 02:29:45.255140: sending the run file from the server to the FPGA
2018-09-25 02:30:02.376030: starting the FPGA HmGX
2018-09-25 03:06:30.318896: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-25 03:06:30.439284: Slow Control sending run file
2018-09-25 03:06:30.440236: sending the run file from the server to the FPGA
2018-09-25 03:06:47.380363: starting the FPGA HmGX
2018-09-25 03:17:44.987475: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-25 03:17:45.111071: Slow Control sending run file
2018-09-25 03:17:45.112068: sending the run file from the server to the FPGA
2018-09-25 03:18:01.885611: starting the FPGA HmGX
2018-09-25 03:54:30.762443: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-25 03:54:30.881412: Slow Control sending run file
2018-09-25 03:54:30.882218: sending the run file from the server to the FPGA
2018-09-25 03:54:47.879719: starting the FPGA HmGX
2018-09-25 04:05:45.527692: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-25 04:05:45.647612: Slow Control sending run file
2018-09-25 04:05:45.648454: sending the run file from the server to the FPGA
2018-09-25 04:06:02.378317: starting the FPGA HmGX
2018-09-25 04:42:30.268678: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-25 04:42:30.390138: Slow Control sending run file
2018-09-25 04:42:30.390846: sending the run file from the server to the FPGA
2018-09-25 04:42:47.379592: starting the FPGA HmGX
2018-09-25 04:53:45.203859: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-25 04:53:45.325895: Slow Control sending run file
2018-09-25 04:53:45.326609: sending the run file from the server to the FPGA
2018-09-25 04:54:02.379722: starting the FPGA HmGX
2018-09-25 05:30:30.322046: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-25 05:30:30.444493: Slow Control sending run file
2018-09-25 05:30:30.445768: sending the run file from the server to the FPGA
2018-09-25 05:30:47.381496: starting the FPGA HmGX
2018-09-25 05:41:45.215366: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-25 05:41:45.338307: Slow Control sending run file
2018-09-25 05:41:45.339154: sending the run file from the server to the FPGA
2018-09-25 05:42:02.380394: starting the FPGA HmGX
2018-09-25 06:18:30.184152: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-25 06:18:30.305529: Slow Control sending run file
2018-09-25 06:18:30.306338: sending the run file from the server to the FPGA
2018-09-25 06:18:47.379101: starting the FPGA HmGX
2018-09-25 06:29:45.188804: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-25 06:29:45.309733: Slow Control sending run file
2018-09-25 06:29:45.310434: sending the run file from the server to the FPGA
2018-09-25 06:30:02.382315: starting the FPGA HmGX
2018-09-25 07:06:30.061773: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-25 07:06:30.184886: Slow Control sending run file
2018-09-25 07:06:30.185837: sending the run file from the server to the FPGA
2018-09-25 07:06:46.879563: starting the FPGA HmGX
2018-09-25 07:17:45.782336: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-25 07:17:45.900839: Slow Control sending run file
2018-09-25 07:17:45.901677: sending the run file from the server to the FPGA
2018-09-25 07:18:02.882448: starting the FPGA HmGX
2018-09-25 07:54:30.515601: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-25 07:54:30.637767: Slow Control sending run file
2018-09-25 07:54:30.638518: sending the run file from the server to the FPGA
2018-09-25 07:54:47.378906: starting the FPGA HmGX
2018-09-25 08:05:45.171698: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-25 08:05:45.297832: Slow Control sending run file
2018-09-25 08:05:45.298711: sending the run file from the server to the FPGA
2018-09-25 08:06:02.377876: starting the FPGA HmGX
2018-09-25 08:42:30.169429: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-25 08:42:30.289972: Slow Control sending run file
2018-09-25 08:42:30.290713: sending the run file from the server to the FPGA
2018-09-25 08:42:47.380753: starting the FPGA HmGX
2018-09-25 08:53:44.975126: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-25 08:53:45.095117: Slow Control sending run file
2018-09-25 08:53:45.096085: sending the run file from the server to the FPGA
2018-09-25 08:54:01.880577: starting the FPGA HmGX
2018-09-25 09:30:30.810540: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-25 09:30:30.931073: Slow Control sending run file
2018-09-25 09:30:30.931802: sending the run file from the server to the FPGA
2018-09-25 09:30:47.876962: starting the FPGA HmGX
2018-09-25 09:41:45.807582: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-25 09:41:45.931022: Slow Control sending run file
2018-09-25 09:41:45.932007: sending the run file from the server to the FPGA
2018-09-25 09:42:02.880630: starting the FPGA HmGX
2018-09-25 10:18:30.706463: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-25 10:18:30.826965: Slow Control sending run file
2018-09-25 10:18:30.827767: sending the run file from the server to the FPGA
2018-09-25 10:18:47.881581: starting the FPGA HmGX
2018-09-25 10:29:45.571484: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-25 10:29:45.691455: Slow Control sending run file
2018-09-25 10:29:45.692208: sending the run file from the server to the FPGA
2018-09-25 10:30:02.880137: starting the FPGA HmGX
2018-09-25 11:06:30.480857: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-25 11:06:30.600084: Slow Control sending run file
2018-09-25 11:06:30.600858: sending the run file from the server to the FPGA
2018-09-25 11:06:47.377039: starting the FPGA HmGX
2018-09-25 11:17:45.057037: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-25 11:17:45.180396: Slow Control sending run file
2018-09-25 11:17:45.182037: sending the run file from the server to the FPGA
2018-09-25 11:18:01.880324: starting the FPGA HmGX
2018-09-25 11:54:30.646929: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-25 11:55:57.715899: FPGA server started
2018-09-25 11:56:06.556371: sending FPGA params to Slow Control
2018-09-25 11:56:06.556832: Slow Control sending run file
2018-09-25 11:56:06.557368: sending the run file from the server to the FPGA
2018-09-25 11:56:07.559977: starting the FPGA now
2018-09-25 11:56:07.660507: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-25 11:56:37.461851: Slow Control sending run file
2018-09-25 11:56:37.462599: sending the run file from the server to the FPGA
2018-09-25 11:56:53.827954: starting the FPGA HmGX
2018-09-25 12:49:36.275837: FPGA server started
2018-09-25 12:49:40.269508: sending FPGA params to Slow Control
2018-09-25 12:49:40.269928: Slow Control sending run file
2018-09-25 12:49:40.270490: sending the run file from the server to the FPGA
2018-09-25 12:49:41.273083: starting the FPGA now
2018-09-25 12:49:41.373605: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-25 12:50:17.802898: Slow Control sending run file
2018-09-25 12:50:17.803681: sending the run file from the server to the FPGA
2018-09-25 12:50:34.828499: starting the FPGA HmGX
2018-09-25 13:01:35.831222: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-25 13:01:35.954841: Slow Control sending run file
2018-09-25 13:01:35.955662: sending the run file from the server to the FPGA
2018-09-25 13:01:52.880301: starting the FPGA HmGX
2018-09-25 13:38:20.740771: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-25 13:43:50.193290: FPGA server started
2018-09-25 13:43:56.334002: sending FPGA params to Slow Control
2018-09-25 13:43:56.334369: Slow Control sending run file
2018-09-25 13:43:56.334941: sending the run file from the server to the FPGA
2018-09-25 13:43:57.337530: starting the FPGA now
2018-09-25 13:43:57.437998: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-25 13:44:14.706709: Slow Control sending run file
2018-09-25 13:44:14.707636: sending the run file from the server to the FPGA
2018-09-25 13:44:31.826859: starting the FPGA HmGX
2018-09-25 13:55:30.837269: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-25 13:55:30.955336: Slow Control sending run file
2018-09-25 13:55:30.956106: sending the run file from the server to the FPGA
2018-09-25 13:55:47.878845: starting the FPGA HmGX
2018-09-25 14:08:37.704040: FPGA server started
2018-09-25 14:08:50.995476: sending FPGA params to Slow Control
2018-09-25 14:08:50.995981: Slow Control sending run file
2018-09-25 14:08:50.996606: sending the run file from the server to the FPGA
2018-09-25 14:08:51.999259: starting the FPGA now
2018-09-25 14:08:52.099777: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-25 14:09:48.539577: Slow Control sending run file
2018-09-25 14:09:48.540510: sending the run file from the server to the FPGA
2018-09-25 14:10:04.818454: starting the FPGA HmGX
2018-09-25 14:21:05.575600: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-25 14:21:05.695616: Slow Control sending run file
2018-09-25 14:21:05.696325: sending the run file from the server to the FPGA
2018-09-25 14:21:22.881831: starting the FPGA HmGX
2018-09-25 14:57:50.559655: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-25 14:57:50.678107: Slow Control sending run file
2018-09-25 14:57:50.678906: sending the run file from the server to the FPGA
2018-09-25 14:58:07.379810: starting the FPGA HmGX
2018-09-25 15:09:05.212261: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-25 15:09:05.335554: Slow Control sending run file
2018-09-25 15:09:05.336489: sending the run file from the server to the FPGA
2018-09-25 15:09:22.383446: starting the FPGA HmGX
2018-09-25 15:45:50.158795: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-25 15:45:50.279090: Slow Control sending run file
2018-09-25 15:45:50.279801: sending the run file from the server to the FPGA
2018-09-25 15:46:07.382141: starting the FPGA HmGX
2018-09-25 15:57:05.143981: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-25 15:57:05.265764: Slow Control sending run file
2018-09-25 15:57:05.266554: sending the run file from the server to the FPGA
2018-09-25 15:57:22.381618: starting the FPGA HmGX
2018-09-25 16:33:50.195366: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-25 16:33:50.319159: Slow Control sending run file
2018-09-25 16:33:50.320202: sending the run file from the server to the FPGA
2018-09-25 16:34:07.380530: starting the FPGA HmGX
2018-09-25 16:45:05.337151: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-25 16:45:05.456016: Slow Control sending run file
2018-09-25 16:45:05.456682: sending the run file from the server to the FPGA
2018-09-25 16:45:22.378779: starting the FPGA HmGX
2018-09-25 17:21:50.218423: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-25 17:21:50.340375: Slow Control sending run file
2018-09-25 17:21:50.341701: sending the run file from the server to the FPGA
2018-09-25 17:22:07.382929: starting the FPGA HmGX
2018-09-25 17:33:04.975717: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-25 17:33:05.097128: Slow Control sending run file
2018-09-25 17:33:05.097877: sending the run file from the server to the FPGA
2018-09-25 17:33:21.882738: starting the FPGA HmGX
2018-09-25 18:09:50.771361: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-25 18:09:50.893014: Slow Control sending run file
2018-09-25 18:09:50.893769: sending the run file from the server to the FPGA
2018-09-25 18:10:07.879962: starting the FPGA HmGX
2018-09-25 18:21:05.837342: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-25 18:24:27.460952: Slow Control sending run file
2018-09-25 18:24:27.461794: sending the run file from the server to the FPGA
2018-09-25 18:24:43.826186: starting the FPGA HmGX
2018-09-25 18:35:40.840467: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-25 18:36:59.190528: command not recognized [7680 6144 30]
2018-09-25 18:36:59.190659: sending FPGA params to Slow Control
2018-09-25 18:36:59.190823: Slow Control sending run file
2018-09-25 18:36:59.191029: sending the run file from the server to the FPGA
2018-09-25 18:37:00.193802: starting the FPGA now
2018-09-25 18:37:00.294376: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-25 18:37:22.277036: Slow Control sending run file
2018-09-25 18:37:22.277791: sending the run file from the server to the FPGA
2018-09-25 18:37:38.822040: starting the FPGA HmGX
2018-09-25 19:14:05.839144: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-25 19:30:21.679118: FPGA server started
2018-09-25 19:30:25.615234: sending FPGA params to Slow Control
2018-09-25 19:30:25.615691: Slow Control sending run file
2018-09-25 19:30:25.616229: sending the run file from the server to the FPGA
2018-09-25 19:30:26.618755: starting the FPGA now
2018-09-25 19:30:26.719287: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-25 19:30:41.880578: Slow Control sending run file
2018-09-25 19:30:41.881337: sending the run file from the server to the FPGA
2018-09-25 19:30:58.828143: starting the FPGA HmGX
2018-09-25 19:41:55.844063: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-25 19:41:55.962697: Slow Control sending run file
2018-09-25 19:41:55.963376: sending the run file from the server to the FPGA
2018-09-25 19:42:12.879146: starting the FPGA HmGX
2018-09-25 20:18:40.839483: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-25 20:18:40.961432: Slow Control sending run file
2018-09-25 20:18:40.962185: sending the run file from the server to the FPGA
2018-09-25 20:18:57.882785: starting the FPGA HmGX
2018-09-25 20:29:55.835935: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-25 20:29:55.959033: Slow Control sending run file
2018-09-25 20:29:55.959900: sending the run file from the server to the FPGA
2018-09-25 20:30:12.878538: starting the FPGA HmGX
2018-09-25 21:06:40.837547: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-25 21:06:40.956214: Slow Control sending run file
2018-09-25 21:06:40.956933: sending the run file from the server to the FPGA
2018-09-25 21:06:57.874648: starting the FPGA HmGX
2018-09-25 21:10:35.683487: FPGA server started
2018-09-25 21:10:41.785819: sending FPGA params to Slow Control
2018-09-25 21:10:41.786334: Slow Control sending run file
2018-09-25 21:10:41.786976: sending the run file from the server to the FPGA
2018-09-25 21:10:42.789510: starting the FPGA now
2018-09-25 21:10:42.890045: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-25 21:11:10.218506: Slow Control sending run file
2018-09-25 21:11:10.219269: sending the run file from the server to the FPGA
2018-09-25 21:11:26.828558: starting the FPGA HmGX
2018-09-25 21:22:25.838456: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-25 21:30:23.696042: Slow Control sending run file
2018-09-25 21:30:23.696869: sending the run file from the server to the FPGA
2018-09-25 21:30:40.828583: starting the FPGA HmGX
2018-09-25 22:07:10.835348: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-25 22:07:10.953247: Slow Control sending run file
2018-09-25 22:07:10.954496: sending the run file from the server to the FPGA
2018-09-25 22:07:27.885752: starting the FPGA HmGX
2018-09-25 22:18:25.837505: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-25 22:18:25.957690: Slow Control sending run file
2018-09-25 22:18:25.958449: sending the run file from the server to the FPGA
2018-09-25 22:18:42.879172: starting the FPGA HmGX
2018-09-25 22:55:10.839609: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-25 22:55:10.960950: Slow Control sending run file
2018-09-25 22:55:10.961788: sending the run file from the server to the FPGA
2018-09-25 22:55:27.878917: starting the FPGA HmGX
2018-09-25 23:06:25.838853: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-25 23:06:25.959207: Slow Control sending run file
2018-09-25 23:06:25.960021: sending the run file from the server to the FPGA
2018-09-25 23:06:42.881132: starting the FPGA HmGX
2018-09-25 23:43:10.838420: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-25 23:43:10.956890: Slow Control sending run file
2018-09-25 23:43:10.957678: sending the run file from the server to the FPGA
2018-09-25 23:43:27.881969: starting the FPGA HmGX
2018-09-25 23:54:25.838580: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-25 23:54:25.959706: Slow Control sending run file
2018-09-25 23:54:25.960435: sending the run file from the server to the FPGA
2018-09-25 23:54:42.880989: starting the FPGA HmGX
2018-09-26 00:31:10.833087: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-26 00:31:10.952699: Slow Control sending run file
2018-09-26 00:31:10.953881: sending the run file from the server to the FPGA
2018-09-26 00:31:27.883751: starting the FPGA HmGX
2018-09-26 00:42:25.837341: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-26 00:42:25.958604: Slow Control sending run file
2018-09-26 00:42:25.959322: sending the run file from the server to the FPGA
2018-09-26 00:42:42.880223: starting the FPGA HmGX
2018-09-26 01:19:10.836594: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-26 01:19:10.956370: Slow Control sending run file
2018-09-26 01:19:10.957081: sending the run file from the server to the FPGA
2018-09-26 01:19:27.879518: starting the FPGA HmGX
2018-09-26 01:30:25.837302: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-26 01:30:25.956376: Slow Control sending run file
2018-09-26 01:30:25.957241: sending the run file from the server to the FPGA
2018-09-26 01:30:42.877029: starting the FPGA HmGX
2018-09-26 02:07:10.839956: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-26 02:07:10.959472: Slow Control sending run file
2018-09-26 02:07:10.960145: sending the run file from the server to the FPGA
2018-09-26 02:07:27.882239: starting the FPGA HmGX
2018-09-26 02:18:25.838059: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-26 02:18:25.960917: Slow Control sending run file
2018-09-26 02:18:25.961593: sending the run file from the server to the FPGA
2018-09-26 02:18:42.879732: starting the FPGA HmGX
2018-09-26 02:55:10.838623: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-26 02:55:10.959550: Slow Control sending run file
2018-09-26 02:55:10.960508: sending the run file from the server to the FPGA
2018-09-26 02:55:27.880697: starting the FPGA HmGX
2018-09-26 03:06:25.837966: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-26 03:06:25.960228: Slow Control sending run file
2018-09-26 03:06:25.961472: sending the run file from the server to the FPGA
2018-09-26 03:06:42.880287: starting the FPGA HmGX
2018-09-26 03:43:10.838952: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-26 03:43:10.962846: Slow Control sending run file
2018-09-26 03:43:10.964085: sending the run file from the server to the FPGA
2018-09-26 03:43:27.881888: starting the FPGA HmGX
2018-09-26 03:54:25.838209: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-26 03:54:25.959058: Slow Control sending run file
2018-09-26 03:54:25.959858: sending the run file from the server to the FPGA
2018-09-26 03:54:42.881643: starting the FPGA HmGX
2018-09-26 04:31:10.837837: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-26 04:31:10.958864: Slow Control sending run file
2018-09-26 04:31:10.959550: sending the run file from the server to the FPGA
2018-09-26 04:31:27.879753: starting the FPGA HmGX
2018-09-26 04:42:25.837445: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-26 04:42:25.963454: Slow Control sending run file
2018-09-26 04:42:25.964177: sending the run file from the server to the FPGA
2018-09-26 04:42:42.879485: starting the FPGA HmGX
2018-09-26 05:19:10.838506: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-26 05:19:10.958900: Slow Control sending run file
2018-09-26 05:19:10.959667: sending the run file from the server to the FPGA
2018-09-26 05:19:27.881719: starting the FPGA HmGX
2018-09-26 05:30:25.836382: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-26 05:30:25.956108: Slow Control sending run file
2018-09-26 05:30:25.956913: sending the run file from the server to the FPGA
2018-09-26 05:30:42.880032: starting the FPGA HmGX
2018-09-26 06:07:10.837158: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-26 06:07:10.958547: Slow Control sending run file
2018-09-26 06:07:10.959372: sending the run file from the server to the FPGA
2018-09-26 06:07:27.880818: starting the FPGA HmGX
2018-09-26 06:18:25.838263: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-26 06:18:25.958039: Slow Control sending run file
2018-09-26 06:18:25.958775: sending the run file from the server to the FPGA
2018-09-26 06:18:42.880683: starting the FPGA HmGX
2018-09-26 06:55:10.837282: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-26 06:55:10.956036: Slow Control sending run file
2018-09-26 06:55:10.956770: sending the run file from the server to the FPGA
2018-09-26 06:55:27.878967: starting the FPGA HmGX
2018-09-26 07:06:25.838898: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-26 07:06:25.959308: Slow Control sending run file
2018-09-26 07:06:25.960115: sending the run file from the server to the FPGA
2018-09-26 07:06:42.880015: starting the FPGA HmGX
2018-09-26 07:43:10.835711: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-26 07:43:10.959276: Slow Control sending run file
2018-09-26 07:43:10.960113: sending the run file from the server to the FPGA
2018-09-26 07:43:27.879335: starting the FPGA HmGX
2018-09-26 07:54:25.840718: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-26 07:54:25.962331: Slow Control sending run file
2018-09-26 07:54:25.963082: sending the run file from the server to the FPGA
2018-09-26 07:54:42.883115: starting the FPGA HmGX
2018-09-26 08:31:10.838648: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-26 08:31:10.958633: Slow Control sending run file
2018-09-26 08:31:10.959513: sending the run file from the server to the FPGA
2018-09-26 08:31:27.876961: starting the FPGA HmGX
2018-09-26 08:42:25.839166: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-26 08:42:25.961586: Slow Control sending run file
2018-09-26 08:42:25.962326: sending the run file from the server to the FPGA
2018-09-26 08:42:42.881036: starting the FPGA HmGX
2018-09-26 09:19:10.838831: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-26 09:19:10.959920: Slow Control sending run file
2018-09-26 09:19:10.961030: sending the run file from the server to the FPGA
2018-09-26 09:19:27.883140: starting the FPGA HmGX
2018-09-26 09:30:25.838183: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-26 09:30:25.956843: Slow Control sending run file
2018-09-26 09:30:25.957590: sending the run file from the server to the FPGA
2018-09-26 09:30:42.880721: starting the FPGA HmGX
2018-09-26 10:07:10.838654: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-26 10:07:10.956958: Slow Control sending run file
2018-09-26 10:07:10.957713: sending the run file from the server to the FPGA
2018-09-26 11:38:06.648744: FPGA server started
2018-09-26 11:38:39.583749: FPGA server started
2018-09-26 11:38:45.162685: sending FPGA params to Slow Control
2018-09-26 11:38:45.163222: Slow Control sending run file
2018-09-26 11:38:45.163807: sending the run file from the server to the FPGA
2018-09-26 11:38:46.166398: starting the FPGA now
2018-09-26 11:38:46.266992: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-26 11:45:54.645883: command not recognized [7680 6144 30]
2018-09-26 11:45:54.646008: sending FPGA params to Slow Control
2018-09-26 11:45:54.646137: Slow Control sending run file
2018-09-26 11:45:54.646344: sending the run file from the server to the FPGA
2018-09-26 11:45:55.649003: starting the FPGA now
2018-09-26 11:45:55.749528: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-26 11:46:24.965588: command not recognized [7680 6144 30]
2018-09-26 11:46:24.965707: sending FPGA params to Slow Control
2018-09-26 11:46:24.965819: Slow Control sending run file
2018-09-26 11:46:24.966007: sending the run file from the server to the FPGA
2018-09-26 11:46:25.968522: starting the FPGA now
2018-09-26 11:46:26.069056: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-26 11:49:52.933425: command not recognized [7680 6144 30]
2018-09-26 11:49:52.933545: sending FPGA params to Slow Control
2018-09-26 11:49:52.933662: Slow Control sending run file
2018-09-26 11:49:52.933850: sending the run file from the server to the FPGA
2018-09-26 11:49:53.936355: starting the FPGA now
2018-09-26 11:49:54.036905: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-26 12:02:15.171842: command not recognized [7680 6144 30]
2018-09-26 12:02:15.171966: sending FPGA params to Slow Control
2018-09-26 12:02:15.172113: Slow Control sending run file
2018-09-26 12:02:15.172367: sending the run file from the server to the FPGA
2018-09-26 12:02:16.174940: starting the FPGA now
2018-09-26 12:02:16.275520: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-26 12:08:19.084019: command not recognized [7680 6144 30]
2018-09-26 12:08:19.084183: sending FPGA params to Slow Control
2018-09-26 12:08:19.084317: Slow Control sending run file
2018-09-26 12:08:19.084521: sending the run file from the server to the FPGA
2018-09-26 12:08:20.086981: starting the FPGA now
2018-09-26 12:08:20.187464: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-26 12:15:05.698294: FPGA server started
2018-09-26 12:15:32.560177: FPGA server started
2018-09-26 12:15:36.354768: sending FPGA params to Slow Control
2018-09-26 12:15:36.355253: Slow Control sending run file
2018-09-26 12:15:36.355775: sending the run file from the server to the FPGA
2018-09-26 12:15:37.358251: starting the FPGA now
2018-09-26 12:15:37.458795: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-26 12:16:42.213194: command not recognized [7680 6144 30]
2018-09-26 12:16:42.213475: sending FPGA params to Slow Control
2018-09-26 12:16:42.213894: Slow Control sending run file
2018-09-26 12:16:42.214403: sending the run file from the server to the FPGA
2018-09-26 12:16:43.217145: starting the FPGA now
2018-09-26 12:16:43.317687: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-26 14:15:37.732065: command not recognized [7680 6144 30]
2018-09-26 14:15:37.732413: sending FPGA params to Slow Control
2018-09-26 14:15:37.732741: Slow Control sending run file
2018-09-26 14:15:37.733250: sending the run file from the server to the FPGA
2018-09-26 14:15:38.735877: starting the FPGA now
2018-09-26 14:15:38.836418: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-26 14:19:12.545007: FPGA server started
2018-09-26 14:24:38.916234: FPGA server started
2018-09-26 14:29:02.065511: sending FPGA params to Slow Control
2018-09-26 14:29:02.065885: Slow Control sending run file
2018-09-26 14:29:02.066465: sending the run file from the server to the FPGA
2018-09-26 14:29:03.069011: starting the FPGA now
2018-09-26 14:29:03.169721: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-26 14:34:23.985528: command not recognized [7680 6144 30]
2018-09-26 14:34:23.985649: sending FPGA params to Slow Control
2018-09-26 14:34:23.985768: Slow Control sending run file
2018-09-26 14:34:23.985968: sending the run file from the server to the FPGA
2018-09-26 14:34:24.988609: starting the FPGA now
2018-09-26 14:34:25.089027: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-26 14:35:27.858473: command not recognized [7680 6144 30]
2018-09-26 14:35:27.858584: sending FPGA params to Slow Control
2018-09-26 14:35:27.858799: Slow Control sending run file
2018-09-26 14:35:27.859025: sending the run file from the server to the FPGA
2018-09-26 14:35:28.861505: starting the FPGA now
2018-09-26 14:35:28.962031: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-26 14:38:27.723000: Slow Control sending run file
2018-09-26 14:38:27.725226: sending the run file from the server to the FPGA
2018-09-26 14:38:35.904594: starting the FPGA now
2018-09-26 14:40:23.967732: FPGA server started
2018-09-26 14:40:35.745679: sending FPGA params to Slow Control
2018-09-26 14:40:35.746151: Slow Control sending run file
2018-09-26 14:40:35.746675: sending the run file from the server to the FPGA
2018-09-26 14:40:36.749312: starting the FPGA now
2018-09-26 14:40:36.849857: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-26 14:40:53.812647: Slow Control sending run file
2018-09-26 14:40:53.814690: sending the run file from the server to the FPGA
2018-09-26 14:41:01.994301: starting the FPGA now
2018-09-26 14:42:47.322905: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-26 14:44:02.991796: Slow Control sending run file
2018-09-26 14:44:02.994059: sending the run file from the server to the FPGA
2018-09-26 14:44:11.171341: starting the FPGA now
2018-09-26 14:45:56.321882: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-26 14:48:23.983968: Slow Control sending run file
2018-09-26 14:48:23.986376: sending the run file from the server to the FPGA
2018-09-26 14:48:32.167233: starting the FPGA now
2018-09-26 14:49:05.050456: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-26 14:51:35.152536: command not recognized [7680 0 30]
2018-09-26 14:51:35.152916: sending FPGA params to Slow Control
2018-09-26 14:51:35.153256: Slow Control sending run file
2018-09-26 14:51:35.153779: sending the run file from the server to the FPGA
2018-09-26 14:51:36.156418: starting the FPGA now
2018-09-26 14:51:36.257043: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-26 14:52:06.797745: Slow Control sending run file
2018-09-26 14:52:06.800023: sending the run file from the server to the FPGA
2018-09-26 14:52:14.975351: starting the FPGA now
2018-09-26 14:53:54.836809: FPGA server started
2018-09-26 14:54:28.837284: FPGA server started
2018-09-26 14:54:32.580731: sending FPGA params to Slow Control
2018-09-26 14:54:32.581171: Slow Control sending run file
2018-09-26 14:54:32.581740: sending the run file from the server to the FPGA
2018-09-26 14:54:33.584356: starting the FPGA now
2018-09-26 14:54:33.685007: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-26 14:54:49.235447: Slow Control sending run file
2018-09-26 14:54:49.237723: sending the run file from the server to the FPGA
2018-09-26 14:54:57.416687: starting the FPGA now
2018-09-26 14:56:43.321866: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-26 14:58:34.856538: command not recognized [7680 0 30]
2018-09-26 14:58:34.856691: sending FPGA params to Slow Control
2018-09-26 14:58:34.856816: Slow Control sending run file
2018-09-26 14:58:34.857017: sending the run file from the server to the FPGA
2018-09-26 14:58:35.859707: starting the FPGA now
2018-09-26 14:58:35.960251: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-26 14:59:52.189440: Slow Control sending run file
2018-09-26 14:59:52.191676: sending the run file from the server to the FPGA
2018-09-26 15:00:00.369115: starting the FPGA now
2018-09-26 15:01:07.945321: FPGA server started
2018-09-26 15:01:15.494810: sending FPGA params to Slow Control
2018-09-26 15:01:15.495199: Slow Control sending run file
2018-09-26 15:01:15.495726: sending the run file from the server to the FPGA
2018-09-26 15:01:16.498298: starting the FPGA now
2018-09-26 15:01:16.598899: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-09-26 15:01:30.593288: Slow Control sending run file
2018-09-26 15:01:30.595487: sending the run file from the server to the FPGA
2018-09-26 15:01:38.771810: starting the FPGA now
2018-09-26 15:03:24.825411: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-11-07 21:39:58.424982: FPGA server started
2018-11-07 21:41:54.719186: FPGA server started
2018-11-07 21:42:11.815374: FPGA server started
2018-11-07 21:42:31.713146: sending pulse info from Slow Control to server to FPGA
ERROR! The three values must be ints
2018-11-07 21:42:57.687541: FPGA server started
2018-11-07 21:43:15.548965: FPGA server started
2018-11-07 21:43:58.632570: FPGA server started
2018-11-07 21:44:02.660083: sending FPGA params to Slow Control
2018-11-07 21:44:02.660766: Slow Control sending run file
2018-11-07 21:44:02.661937: sending the run file from the server to the FPGA
2018-11-07 21:44:03.665952: starting the FPGA now
2018-11-07 21:44:03.766873: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run was aborted
2018-11-07 21:44:09.165852: Slow Control sending run file
2018-11-07 21:44:09.166997: sending the run file from the server to the FPGA
2018-11-07 21:44:10.171558: starting the FPGA now
2018-11-07 21:44:10.272447: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run was aborted
2018-11-07 21:44:14.997935: Slow Control sending run file
2018-11-07 21:44:14.999199: sending the run file from the server to the FPGA
2018-11-07 21:44:16.003636: starting the FPGA now
2018-11-07 21:44:16.104720: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run was aborted
2018-11-07 21:45:12.565787: Slow Control sending run file
2018-11-07 21:45:12.567032: sending the run file from the server to the FPGA
2018-11-07 21:45:13.571150: starting the FPGA now
2018-11-07 21:45:13.672105: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-11-07 21:45:31.964658: Slow Control sending run file
2018-11-07 21:45:31.972135: sending the run file from the server to the FPGA
2018-11-07 21:45:45.074603: starting the FPGA now
2018-11-07 21:46:20.184494: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-11-07 21:46:26.429745: Slow Control sending run file
2018-11-07 21:46:26.431371: sending the run file from the server to the FPGA
2018-11-07 21:46:39.529421: starting the FPGA now
2018-11-07 21:47:13.682502: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-11-07 21:48:27.105603: FPGA server started
2018-11-07 21:48:32.829081: sending FPGA params to Slow Control
2018-11-07 21:48:32.829880: Slow Control sending run file
2018-11-07 21:48:32.831455: sending the run file from the server to the FPGA
2018-11-07 21:48:33.835916: starting the FPGA now
2018-11-07 21:48:33.936747: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-11-07 21:48:40.382937: Slow Control sending run file
2018-11-07 21:48:40.383962: sending the run file from the server to the FPGA
2018-11-07 21:48:41.387674: starting the FPGA now
2018-11-07 21:48:41.488725: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-11-07 21:48:43.294991: Slow Control sending run file
2018-11-07 21:48:43.296181: sending the run file from the server to the FPGA
2018-11-07 21:48:44.300734: starting the FPGA now
2018-11-07 21:48:44.401829: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-11-07 21:48:52.572093: command not recognized [3584 0 30]
2018-11-07 21:48:52.572267: sending FPGA params to Slow Control
2018-11-07 21:48:52.572436: Slow Control sending run file
2018-11-07 21:48:52.572586: sending the run file from the server to the FPGA
2018-11-07 21:48:53.575342: starting the FPGA now
2018-11-07 21:48:53.676112: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-11-07 21:49:07.631071: Slow Control sending run file
2018-11-07 21:49:07.632239: sending the run file from the server to the FPGA
2018-11-07 21:49:08.635149: starting the FPGA now
2018-11-07 21:49:08.735795: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-11-07 21:49:10.670387: Slow Control sending run file
2018-11-07 21:49:10.670589: sending the run file from the server to the FPGA
2018-11-07 21:49:11.674408: starting the FPGA now
2018-11-07 21:49:11.775482: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-11-07 21:49:16.850659: command not recognized [3584 0 30]
2018-11-07 21:49:16.850905: sending FPGA params to Slow Control
2018-11-07 21:49:16.851082: Slow Control sending run file
2018-11-07 21:49:16.851219: sending the run file from the server to the FPGA
2018-11-07 21:49:17.854668: starting the FPGA now
2018-11-07 21:49:17.955786: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-11-07 21:50:04.767096: Slow Control sending run file
2018-11-07 21:50:04.769049: sending the run file from the server to the FPGA
2018-11-07 21:50:17.813299: command not recognized [3584 0 30]
2018-11-07 21:50:17.814002: sending FPGA params to Slow Control
2018-11-07 21:50:17.814751: Slow Control sending run file
2018-11-07 21:50:41.306172: FPGA server started
2018-11-07 21:50:45.132375: sending FPGA params to Slow Control
2018-11-07 21:50:45.132851: Slow Control sending run file
2018-11-07 21:50:45.133554: sending the run file from the server to the FPGA
2018-11-07 21:50:46.136978: starting the FPGA now
2018-11-07 21:50:46.237931: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-11-07 21:51:02.287631: Slow Control sending run file
2018-11-07 21:51:02.289202: sending the run file from the server to the FPGA
2018-11-07 21:51:20.346914: command not recognized [3584 0 30]
2018-11-07 21:51:20.347141: sending FPGA params to Slow Control
2018-11-07 21:51:20.347290: Slow Control sending run file
2018-11-07 21:52:14.882892: FPGA server started
2018-11-07 21:52:20.030467: sending FPGA params to Slow Control
2018-11-07 21:52:20.031192: Slow Control sending run file
2018-11-07 21:52:20.032007: sending the run file from the server to the FPGA
2018-11-07 21:52:21.034737: starting the FPGA now
2018-11-07 21:52:21.135523: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-11-07 21:52:27.751923: FPGA server started
2018-11-07 22:46:04.533142: FPGA server started
2018-11-07 22:46:07.478556: sending FPGA params to Slow Control
2018-11-07 22:46:07.479033: Slow Control sending run file
2018-11-07 22:46:07.479617: sending the run file from the server to the FPGA
2018-11-07 22:46:08.482164: starting the FPGA now
2018-11-07 22:46:08.582803: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-11-07 22:46:12.239889: FPGA server started
2018-11-07 22:46:43.964182: FPGA server started
2018-11-07 22:46:46.774953: sending FPGA params to Slow Control
2018-11-07 22:46:46.775475: Slow Control sending run file
2018-11-07 22:46:46.775949: sending the run file from the server to the FPGA
2018-11-07 22:46:47.778752: starting the FPGA now
2018-11-07 22:46:47.879534: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-11-07 22:46:56.882261: FPGA server started
2018-11-07 22:51:31.661193: FPGA server started
2018-11-07 22:51:37.934954: sending FPGA params to Slow Control
2018-11-07 22:51:37.935730: Slow Control sending run file
2018-11-07 22:51:37.936871: sending the run file from the server to the FPGA
2018-11-07 22:51:38.940117: starting the FPGA now
2018-11-07 22:51:39.040765: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-11-07 22:51:44.700787: FPGA server started
2018-11-07 22:52:28.332228: FPGA server started
2018-11-07 22:52:30.080859: sending FPGA params to Slow Control
2018-11-07 22:52:30.081746: Slow Control sending run file
2018-11-07 22:52:30.082782: sending the run file from the server to the FPGA
2018-11-07 22:52:31.086547: starting the FPGA now
2018-11-07 22:52:31.187631: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-11-07 22:52:35.276906: FPGA server started
2018-11-07 22:53:56.972774: FPGA server started
2018-11-07 22:54:00.102985: sending FPGA params to Slow Control
2018-11-07 22:54:00.103595: Slow Control sending run file
2018-11-07 22:54:00.104291: sending the run file from the server to the FPGA
2018-11-07 22:54:01.107385: starting the FPGA now
2018-11-07 22:54:01.207930: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-11-07 22:54:05.891196: FPGA server started
2018-11-07 23:00:26.998033: FPGA server started
2018-11-07 23:00:30.161414: sending FPGA params to Slow Control
2018-11-07 23:00:30.162017: Slow Control sending run file
2018-11-07 23:00:30.163065: sending the run file from the server to the FPGA
2018-11-07 23:00:31.166035: starting the FPGA now
2018-11-07 23:00:31.266744: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-11-07 23:00:36.903308: FPGA server started
2018-11-07 23:03:51.751260: FPGA server started
2018-11-07 23:03:54.439233: FPGA server started
2018-11-07 23:04:14.328185: FPGA server started
2018-11-07 23:04:16.802312: sending FPGA params to Slow Control
2018-11-07 23:04:16.803161: Slow Control sending run file
2018-11-07 23:04:16.804318: sending the run file from the server to the FPGA
2018-11-07 23:04:17.807449: starting the FPGA now
2018-11-07 23:04:17.908046: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-11-07 23:04:20.580607: Slow Control sending run file
2018-11-07 23:04:20.582247: sending the run file from the server to the FPGA
2018-11-07 23:04:21.585050: starting the FPGA now
2018-11-07 23:04:21.685938: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-11-07 23:04:24.044016: Slow Control sending run file
2018-11-07 23:04:24.044717: sending the run file from the server to the FPGA
2018-11-07 23:04:25.049254: starting the FPGA now
2018-11-07 23:04:25.150366: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-11-07 23:04:26.500697: Slow Control sending run file
2018-11-07 23:04:26.502063: sending the run file from the server to the FPGA
2018-11-07 23:04:27.506651: starting the FPGA now
2018-11-07 23:04:27.607700: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-11-07 23:04:37.895400: FPGA server started
2018-11-07 23:19:32.963401: FPGA server started
2018-11-07 23:19:51.131808: FPGA server started
2018-11-07 23:20:16.572198: FPGA server started
2018-11-07 23:20:24.986182: sending FPGA params to Slow Control
2018-11-07 23:20:24.987074: Slow Control sending run file
2018-11-07 23:20:24.988133: sending the run file from the server to the FPGA
2018-11-07 23:20:25.992614: starting the FPGA now
2018-11-07 23:20:26.093507: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-11-07 23:20:37.948440: FPGA server started
2018-11-07 23:21:55.126197: FPGA server started
2018-11-07 23:21:58.766259: sending FPGA params to Slow Control
2018-11-07 23:21:58.766833: Slow Control sending run file
2018-11-07 23:21:58.767760: sending the run file from the server to the FPGA
2018-11-07 23:21:59.772008: starting the FPGA now
2018-11-07 23:21:59.872921: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-11-07 23:22:09.684608: command not recognized [3584 0 30]
2018-11-07 23:22:09.684698: sending FPGA params to Slow Control
2018-11-07 23:22:09.684789: Slow Control sending run file
2018-11-07 23:22:09.684914: sending the run file from the server to the FPGA
2018-11-07 23:22:10.688042: starting the FPGA now
2018-11-07 23:22:10.788692: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-11-07 23:22:13.993989: Slow Control sending run file
2018-11-07 23:22:13.995074: sending the run file from the server to the FPGA
2018-11-07 23:22:14.998336: starting the FPGA now
2018-11-07 23:22:15.099149: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-11-07 23:22:22.325499: FPGA server started
2018-11-07 23:29:20.735409: FPGA server started
2018-11-07 23:29:23.112119: sending FPGA params to Slow Control
2018-11-07 23:29:23.112909: Slow Control sending run file
2018-11-07 23:29:23.113957: sending the run file from the server to the FPGA
2018-11-07 23:29:24.116826: starting the FPGA now
2018-11-07 23:29:24.217479: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-11-07 23:29:28.681582: FPGA server started
2018-11-07 23:30:56.335703: FPGA server started
2018-11-07 23:31:01.621456: sending FPGA params to Slow Control
2018-11-07 23:31:01.622266: Slow Control sending run file
2018-11-07 23:31:01.623614: sending the run file from the server to the FPGA
2018-11-07 23:31:02.628149: starting the FPGA now
2018-11-07 23:31:02.729023: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-11-07 23:31:07.703169: FPGA server started
2018-11-07 23:32:21.188326: FPGA server started
2018-11-07 23:32:23.526936: sending FPGA params to Slow Control
2018-11-07 23:32:23.527741: Slow Control sending run file
2018-11-07 23:32:23.529214: sending the run file from the server to the FPGA
2018-11-07 23:32:24.532255: starting the FPGA now
2018-11-07 23:32:24.632773: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-11-07 23:32:31.527407: FPGA server started
2018-11-08 19:47:12.583440: FPGA server started
2018-11-08 19:47:24.442855: sending FPGA params to Slow Control
2018-11-08 19:47:24.443729: Slow Control sending run file
2018-11-08 19:47:24.444944: sending the run file from the server to the FPGA
2018-11-08 19:47:25.449232: starting the FPGA now
2018-11-08 19:47:25.550340: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-11-08 19:48:08.734633: FPGA server started
2018-11-08 19:49:14.151931: FPGA server started
2018-11-08 19:49:20.536006: FPGA server started
2018-11-08 19:57:48.929404: FPGA server started
2018-11-08 19:57:52.428961: sending FPGA params to Slow Control
2018-11-08 19:57:52.429850: Slow Control sending run file
2018-11-08 19:57:52.431089: sending the run file from the server to the FPGA
2018-11-08 19:57:53.436168: starting the FPGA now
2018-11-08 19:57:53.537295: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-11-08 19:58:06.406611: Slow Control sending run file
2018-11-08 19:58:11.097626: FPGA server started
2018-11-08 19:58:30.753014: FPGA server started
2018-11-08 19:58:33.081270: FPGA server started
2018-11-08 19:58:34.609485: FPGA server started
2018-11-08 19:58:36.393077: FPGA server started
2018-11-08 19:58:37.618286: FPGA server started
2018-11-08 19:58:38.778300: FPGA server started
2018-11-08 19:58:40.177268: FPGA server started
2018-11-08 19:58:41.697273: FPGA server started
2018-11-08 19:58:44.594479: FPGA server started
2018-11-08 19:58:46.050409: FPGA server started
2018-11-08 19:58:46.945859: FPGA server started
2018-11-08 19:58:47.833908: FPGA server started
2018-11-08 19:58:48.738188: FPGA server started
2018-11-08 19:58:49.578340: FPGA server started
2018-11-08 19:58:50.561357: FPGA server started
2018-11-08 19:58:51.674357: FPGA server started
2018-11-08 19:58:53.146209: FPGA server started
2018-11-08 19:58:54.865580: FPGA server started
2018-11-08 19:58:56.121459: FPGA server started
2018-11-08 19:58:57.698443: FPGA server started
2018-11-08 19:58:58.978107: FPGA server started
2018-11-08 19:59:00.480896: FPGA server started
2018-11-08 19:59:01.825790: FPGA server started
2018-11-08 19:59:04.106529: FPGA server started
2018-11-08 19:59:05.514386: FPGA server started
2018-11-08 19:59:08.082199: FPGA server started
2018-11-08 20:08:44.267954: FPGA server started
2018-11-08 20:08:47.727639: sending FPGA params to Slow Control
2018-11-08 20:08:47.728433: Slow Control sending run file
2018-11-08 20:08:47.730080: sending the run file from the server to the FPGA
2018-11-08 20:08:48.734592: starting the FPGA now
2018-11-08 20:08:48.835556: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-11-08 20:18:09.159021: FPGA server started
2018-11-08 20:18:12.303428: FPGA server started
2018-11-08 20:18:47.007516: FPGA server started
2018-11-08 20:18:54.243579: sending FPGA params to Slow Control
2018-11-08 20:18:54.244388: Slow Control sending run file
2018-11-08 20:18:54.245579: sending the run file from the server to the FPGA
2018-11-08 20:18:55.250582: starting the FPGA now
2018-11-08 20:18:55.351512: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-11-08 20:19:09.799904: FPGA server started
2018-11-08 20:20:54.936382: FPGA server started
2018-11-08 20:20:58.183429: sending FPGA params to Slow Control
2018-11-08 20:20:58.184219: Slow Control sending run file
2018-11-08 20:20:58.185583: sending the run file from the server to the FPGA
2018-11-08 20:20:59.189901: starting the FPGA now
2018-11-08 20:20:59.290797: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-11-08 20:21:11.648206: FPGA server started
2018-11-08 20:23:10.201340: FPGA server started
2018-11-08 20:23:12.948175: sending FPGA params to Slow Control
2018-11-08 20:23:12.948967: Slow Control sending run file
2018-11-08 20:23:12.950256: sending the run file from the server to the FPGA
2018-11-08 20:23:13.954251: starting the FPGA now
2018-11-08 20:23:14.055133: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-11-08 20:23:27.194728: FPGA server started
2018-11-08 20:33:23.718042: FPGA server started
2018-11-08 20:33:28.775042: sending FPGA params to Slow Control
2018-11-08 20:33:28.775729: Slow Control sending run file
2018-11-08 20:33:28.776868: sending the run file from the server to the FPGA
2018-11-08 20:33:29.781346: starting the FPGA now
2018-11-08 20:33:29.882257: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-11-08 20:33:34.244695: FPGA server started
2018-11-08 20:38:41.412983: FPGA server started
2018-11-08 20:38:44.008595: sending FPGA params to Slow Control
2018-11-08 20:38:44.009423: Slow Control sending run file
2018-11-08 20:38:44.010624: sending the run file from the server to the FPGA
2018-11-08 20:38:45.015140: starting the FPGA now
2018-11-08 20:38:45.115981: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-11-08 20:38:49.461683: FPGA server started
2018-11-08 20:43:21.206986: FPGA server started
2018-11-08 20:43:23.809763: sending FPGA params to Slow Control
2018-11-08 20:43:23.810595: Slow Control sending run file
2018-11-08 20:43:23.811968: sending the run file from the server to the FPGA
2018-11-08 20:43:24.816488: starting the FPGA now
2018-11-08 20:43:24.917572: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-11-08 20:43:29.519311: FPGA server started
2018-11-08 20:46:07.512573: FPGA server started
2018-11-08 20:46:10.132805: sending FPGA params to Slow Control
2018-11-08 20:46:10.133534: Slow Control sending run file
2018-11-08 20:46:10.135151: sending the run file from the server to the FPGA
2018-11-08 20:46:11.140168: starting the FPGA now
2018-11-08 20:46:11.241175: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-11-08 20:46:17.552407: FPGA server started
2018-11-08 20:47:11.353540: FPGA server started
2018-11-08 20:48:21.625990: FPGA server started
2018-11-08 20:48:44.018340: FPGA server started
2018-11-08 20:48:50.330379: FPGA server started
2018-11-08 20:49:48.282813: FPGA server started
2018-11-08 20:49:53.275933: sending FPGA params to Slow Control
2018-11-08 20:49:53.276705: Slow Control sending run file
2018-11-08 20:49:53.277934: sending the run file from the server to the FPGA
2018-11-08 20:49:54.281792: starting the FPGA now
2018-11-08 20:49:54.382678: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-11-08 20:49:57.351823: Slow Control sending run file
2018-11-08 20:49:57.352966: sending the run file from the server to the FPGA
2018-11-08 20:49:58.357173: starting the FPGA now
2018-11-08 20:49:58.458059: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-11-08 20:49:59.927521: Slow Control sending run file
2018-11-08 20:49:59.928444: sending the run file from the server to the FPGA
2018-11-08 20:50:00.933513: starting the FPGA now
2018-11-08 20:50:01.034608: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-11-08 20:50:02.487693: Slow Control sending run file
2018-11-08 20:50:02.488935: sending the run file from the server to the FPGA
2018-11-08 20:50:03.494148: starting the FPGA now
2018-11-08 20:50:03.595143: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-11-08 20:50:41.823699: Slow Control sending run file
2018-11-08 20:50:41.824942: sending the run file from the server to the FPGA
2018-11-08 20:50:42.829510: starting the FPGA now
2018-11-08 20:50:42.930564: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-11-08 20:51:07.497889: FPGA server started
2018-11-08 20:55:06.931763: FPGA server started
2018-11-08 20:55:13.987703: FPGA server started
2018-11-08 21:00:02.765682: FPGA server started
2018-11-08 21:00:07.669649: FPGA server started
2018-11-08 21:02:14.918189: FPGA server started
2018-11-08 21:02:30.401033: sending FPGA params to Slow Control
2018-11-08 21:02:30.401829: Slow Control sending run file
2018-11-08 21:02:30.403171: sending the run file from the server to the FPGA
2018-11-08 21:02:31.408269: starting the FPGA now
2018-11-08 21:02:31.509368: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-11-08 21:02:45.683088: Slow Control sending run file
2018-11-08 21:02:45.683705: sending the run file from the server to the FPGA
2018-11-08 21:02:46.688408: starting the FPGA now
2018-11-08 21:02:46.789353: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-11-08 21:11:42.217155: FPGA server started
2018-11-08 21:20:08.404264: FPGA server started
2018-11-08 21:20:23.267871: FPGA server started
2018-11-08 21:21:20.100734: FPGA server started
2018-11-08 21:21:44.524799: FPGA server started
2018-11-08 21:21:47.194691: sending FPGA params to Slow Control
2018-11-08 21:21:47.195141: Slow Control sending run file
2018-11-08 21:21:47.195615: sending the run file from the server to the FPGA
2018-11-08 21:21:48.199039: starting the FPGA now
2018-11-08 21:21:48.300042: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-11-08 21:21:51.556774: FPGA server started
2018-11-08 21:34:48.113131: FPGA server started
2018-11-08 21:36:53.179758: FPGA server started
2018-11-08 21:37:20.329960: FPGA server started
2018-11-08 21:37:22.373016: sending FPGA params to Slow Control
2018-11-08 21:37:22.374172: Slow Control sending run file
2018-11-08 21:37:22.375260: sending the run file from the server to the FPGA
2018-11-08 21:37:23.379888: starting the FPGA now
2018-11-08 21:37:23.480967: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-11-08 21:37:30.602679: FPGA server started
2018-11-08 21:46:12.293209: FPGA server started
2018-11-08 21:46:18.999579: sending FPGA params to Slow Control
2018-11-08 21:46:19.000387: Slow Control sending run file
2018-11-08 21:46:19.002079: sending the run file from the server to the FPGA
2018-11-08 21:46:20.007025: starting the FPGA now
2018-11-08 21:46:20.108101: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-11-08 21:46:29.306528: Slow Control sending run file
2018-11-08 21:46:29.307611: sending the run file from the server to the FPGA
2018-11-08 21:46:30.312211: starting the FPGA now
2018-11-08 21:46:30.413317: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-11-08 21:46:31.586491: Slow Control sending run file
2018-11-08 21:46:31.587696: sending the run file from the server to the FPGA
2018-11-08 21:46:32.592765: starting the FPGA now
2018-11-08 21:46:32.693844: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-11-08 21:46:37.700377: FPGA server started
2018-11-08 21:46:47.668840: FPGA server started
2018-11-08 21:50:58.206129: FPGA server started
2018-11-08 21:51:04.585657: sending FPGA params to Slow Control
2018-11-08 21:51:04.586472: Slow Control sending run file
2018-11-08 21:51:04.587952: sending the run file from the server to the FPGA
2018-11-08 21:51:05.592939: starting the FPGA now
2018-11-08 21:51:05.694024: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-11-08 21:51:10.350482: FPGA server started
2018-11-08 21:51:43.207235: FPGA server started
2018-11-08 21:51:47.114951: sending FPGA params to Slow Control
2018-11-08 21:51:47.115739: Slow Control sending run file
2018-11-08 21:51:47.117141: sending the run file from the server to the FPGA
2018-11-08 21:51:48.122154: starting the FPGA now
2018-11-08 21:51:48.223019: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-11-08 21:52:25.439990: FPGA server started
2018-11-08 21:57:14.368476: FPGA server started
2018-11-08 21:58:12.051320: sending FPGA params to Slow Control
2018-11-08 21:58:12.052135: Slow Control sending run file
2018-11-08 21:58:12.053692: sending the run file from the server to the FPGA
2018-11-08 21:58:13.058750: starting the FPGA now
2018-11-08 21:58:13.159849: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-11-08 21:58:18.174618: Slow Control sending run file
2018-11-08 21:58:18.175869: sending the run file from the server to the FPGA
2018-11-08 21:58:19.179429: starting the FPGA now
2018-11-08 21:58:19.280216: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-11-08 21:58:32.312453: FPGA server started
2018-11-08 22:25:24.202864: FPGA server started
2018-11-08 22:25:26.940162: sending FPGA params to Slow Control
2018-11-08 22:25:26.940995: Slow Control sending run file
2018-11-08 22:25:26.942544: sending the run file from the server to the FPGA
2018-11-08 22:25:27.947506: starting the FPGA now
2018-11-08 22:25:28.048608: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-11-08 22:25:37.522690: FPGA server started
2018-11-08 22:26:13.866222: FPGA server started
2018-11-08 22:31:29.811963: FPGA server started
2018-11-08 22:31:55.571332: FPGA server started
2018-11-08 22:32:08.735792: sending FPGA params to Slow Control
2018-11-08 22:32:08.736616: Slow Control sending run file
2018-11-08 22:32:08.737901: sending the run file from the server to the FPGA
2018-11-08 22:32:09.742647: starting the FPGA now
2018-11-08 22:32:09.843782: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-11-08 22:32:15.324042: FPGA server started
2018-11-08 22:35:51.549651: FPGA server started
2018-11-08 22:35:55.680347: sending FPGA params to Slow Control
2018-11-08 22:35:55.681113: Slow Control sending run file
2018-11-08 22:35:55.682638: sending the run file from the server to the FPGA
2018-11-08 22:35:56.687674: starting the FPGA now
2018-11-08 22:35:56.788751: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-11-08 22:36:10.725071: FPGA server started
2018-11-08 22:40:13.846322: FPGA server started
2018-11-08 22:40:17.375355: sending FPGA params to Slow Control
2018-11-08 22:40:17.376113: Slow Control sending run file
2018-11-08 22:40:17.377574: sending the run file from the server to the FPGA
2018-11-08 22:40:17.579123: not starting the FPGA, load the file again
2018-11-08 22:47:11.744441: FPGA server started
2018-11-08 22:47:14.529562: FPGA server started
2018-11-08 22:47:31.760679: FPGA server started
2018-11-08 22:47:35.518634: sending FPGA params to Slow Control
2018-11-08 22:47:35.519436: Slow Control sending run file
2018-11-08 22:47:35.520626: sending the run file from the server to the FPGA
2018-11-08 22:47:36.525615: starting the FPGA now
2018-11-08 22:47:36.626543: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-11-08 22:47:45.529405: FPGA server started
2018-11-08 22:50:52.818124: FPGA server started
2018-11-08 22:50:55.324276: sending FPGA params to Slow Control
2018-11-08 22:50:55.324934: Slow Control sending run file
2018-11-08 22:50:55.325852: sending the run file from the server to the FPGA
2018-11-08 22:50:56.330218: starting the FPGA now
2018-11-08 22:50:56.431170: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-11-08 22:51:02.090861: FPGA server started
2018-11-09 16:10:08.864970: FPGA server started
2018-11-09 16:10:17.209856: sending FPGA params to Slow Control
2018-11-09 16:10:17.210701: Slow Control sending run file
2018-11-09 16:10:17.212116: sending the run file from the server to the FPGA
2018-11-09 16:10:18.216719: starting the FPGA now
2018-11-09 16:10:18.317854: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-11-09 16:10:35.869487: Slow Control sending run file
2018-11-09 16:10:35.870972: sending the run file from the server to the FPGA
2018-11-09 16:10:48.980938: starting the FPGA now
2018-11-09 16:11:23.196462: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-11-09 16:11:34.485542: Slow Control sending run file
2018-11-09 16:11:34.486824: sending the run file from the server to the FPGA
2018-11-09 16:11:39.757199: starting the FPGA now
2018-11-09 16:11:55.607581: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run was aborted
2018-11-09 16:12:03.566510: Slow Control sending run file
2018-11-09 16:12:03.567835: sending the run file from the server to the FPGA
2018-11-09 16:12:04.572250: starting the FPGA now
2018-11-09 16:12:04.673336: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-11-09 16:12:12.264292: FPGA server started
2018-11-09 16:59:48.992842: FPGA server started
2018-11-09 17:09:55.998621: FPGA server started
2018-11-09 17:10:02.330375: sending FPGA params to Slow Control
2018-11-09 17:10:02.331047: Slow Control sending run file
2018-11-09 17:10:02.331956: sending the run file from the server to the FPGA
2018-11-09 17:10:03.335110: starting the FPGA now
2018-11-09 17:10:03.435943: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-11-09 17:10:10.023278: FPGA server started
2018-11-09 17:10:15.630615: sending FPGA params to Slow Control
2018-11-09 17:10:15.631297: Slow Control sending run file
2018-11-09 17:10:15.632875: sending the run file from the server to the FPGA
2018-11-09 17:10:16.635871: starting the FPGA now
2018-11-09 17:10:16.736660: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-11-09 17:18:06.114343: FPGA server started
2018-11-09 17:18:09.514619: sending FPGA params to Slow Control
2018-11-09 17:18:09.515272: Slow Control sending run file
2018-11-09 17:18:09.516170: sending the run file from the server to the FPGA
2018-11-09 17:18:10.519599: starting the FPGA now
2018-11-09 17:18:10.620236: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-11-09 17:18:25.969188: Slow Control sending run file
2018-11-09 17:18:25.976136: sending the run file from the server to the FPGA
2018-11-09 17:18:39.067182: starting the FPGA now
2018-11-09 17:19:15.489024: FPGA server started
2018-11-09 17:19:52.215738: FPGA server started
2018-11-09 17:19:57.013365: sending FPGA params to Slow Control
2018-11-09 17:19:57.014129: Slow Control sending run file
2018-11-09 17:19:57.015538: sending the run file from the server to the FPGA
2018-11-09 17:19:58.018729: starting the FPGA now
2018-11-09 17:19:58.119620: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-11-09 17:20:05.790516: command not recognized [3584 0 30]
2018-11-09 17:20:05.790753: sending FPGA params to Slow Control
2018-11-09 17:20:05.790878: Slow Control sending run file
2018-11-09 17:20:05.791099: sending the run file from the server to the FPGA
2018-11-09 17:20:06.794395: starting the FPGA now
2018-11-09 17:20:06.895371: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-11-09 17:20:16.474108: Slow Control sending run file
2018-11-09 17:20:21.391238: FPGA server started
2018-11-09 17:20:25.732364: sending FPGA params to Slow Control
2018-11-09 17:20:25.733391: Slow Control sending run file
2018-11-09 17:20:25.734502: sending the run file from the server to the FPGA
2018-11-09 17:20:26.738000: starting the FPGA now
2018-11-09 17:20:26.838837: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-11-09 17:20:37.811731: command not recognized [3584 0 30]
2018-11-09 17:20:37.811924: sending FPGA params to Slow Control
2018-11-09 17:20:37.812049: Slow Control sending run file
2018-11-09 17:20:48.649840: FPGA server started
2018-11-09 17:20:52.865183: sending FPGA params to Slow Control
2018-11-09 17:20:52.865883: Slow Control sending run file
2018-11-09 17:20:52.867379: sending the run file from the server to the FPGA
2018-11-09 17:20:53.870309: starting the FPGA now
2018-11-09 17:20:53.971042: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-11-09 17:21:02.530492: Slow Control sending run file
2018-11-09 17:21:02.535521: sending the run file from the server to the FPGA
2018-11-09 17:21:15.628408: starting the FPGA now
2018-11-09 17:21:41.188729: FPGA server started
2018-11-09 17:21:45.025378: sending pulse info from Slow Control to server to FPGA
ERROR! Slow Control must send a string of three values: "<PULSE_CHANNELS> <PULSE_LOW> <PULSE_TIME_MS>"
2018-11-09 17:21:58.329869: FPGA server started
2018-11-09 17:22:02.654904: sending FPGA params to Slow Control
2018-11-09 17:22:02.655573: Slow Control sending run file
2018-11-09 17:22:02.656492: sending the run file from the server to the FPGA
2018-11-09 17:22:03.659575: starting the FPGA now
2018-11-09 17:22:03.760482: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2018-11-09 17:22:32.450314: Slow Control sending run file
2018-11-09 17:22:32.456861: sending the run file from the server to the FPGA
2018-11-09 17:22:45.548115: starting the FPGA now
2018-11-09 17:23:05.635713: FPGA server started
2018-11-09 17:23:05.937376: sending pulse info from Slow Control to server to FPGA
ERROR! Slow Control must send a string of three values: "<PULSE_CHANNELS> <PULSE_LOW> <PULSE_TIME_MS>"
2019-03-14 14:12:50.451310: FPGA server started
2019-03-14 14:16:13.898343: FPGA server started
2019-03-14 14:16:14.803661: sending FPGA params to Slow Control
2019-03-14 14:16:14.804473: Slow Control sending run file
2019-03-14 14:16:14.806021: sending the run file from the server to the FPGA
2019-03-14 14:16:15.810836: starting the FPGA now
2019-03-14 14:16:15.911955: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2019-03-14 14:16:40.001484: Slow Control sending run file
2019-03-14 14:16:40.002691: sending the run file from the server to the FPGA
2019-03-14 14:16:46.481752: starting the FPGA now
2019-03-14 14:22:57.064440: FPGA server started
2019-03-14 14:23:42.820309: FPGA server started
2019-03-14 14:23:43.725285: sending FPGA params to Slow Control
2019-03-14 14:23:43.726049: Slow Control sending run file
2019-03-14 14:23:43.727333: sending the run file from the server to the FPGA
2019-03-14 14:23:44.731967: starting the FPGA now
2019-03-14 14:23:44.833066: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2019-03-14 14:24:06.809894: Slow Control sending run file
2019-03-14 14:24:06.811237: sending the run file from the server to the FPGA
2019-03-14 14:24:13.291428: starting the FPGA now
2019-03-14 16:43:18.816091: FPGA server started
2019-03-14 16:43:31.804500: sending FPGA params to Slow Control
2019-03-14 16:43:31.805234: Slow Control sending run file
2019-03-14 16:43:31.806497: sending the run file from the server to the FPGA
2019-03-14 16:43:32.811302: starting the FPGA now
2019-03-14 16:43:32.912137: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2019-03-14 16:44:41.136398: command not recognized [3584 0 30]
2019-03-14 16:44:41.136564: sending FPGA params to Slow Control
2019-03-14 16:44:41.136701: Slow Control sending run file
2019-03-14 16:44:41.136835: sending the run file from the server to the FPGA
2019-03-14 16:44:42.141396: starting the FPGA now
2019-03-14 16:44:42.242514: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2019-03-14 16:44:51.677326: Slow Control sending run file
2019-03-14 16:44:51.678912: sending the run file from the server to the FPGA
2019-03-14 16:44:56.952479: starting the FPGA now
2019-03-14 16:45:21.622009: sending abort to FPGA
2019-03-14 16:48:33.180283: FPGA server started
2019-03-14 16:48:36.861208: sending FPGA params to Slow Control
2019-03-14 16:48:36.862083: Slow Control sending run file
2019-03-14 16:48:36.863144: sending the run file from the server to the FPGA
2019-03-14 16:48:37.867893: starting the FPGA now
2019-03-14 16:48:37.968924: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2019-03-14 16:53:25.086556: Slow Control sending run file
2019-03-14 16:53:25.087642: sending the run file from the server to the FPGA
2019-03-14 16:53:30.365536: starting the FPGA now
2019-03-14 16:53:54.458514: sending abort to FPGA
2019-03-14 17:07:30.360643: FPGA server started
2019-03-14 17:07:34.724804: sending FPGA params to Slow Control
2019-03-14 17:07:34.725609: Slow Control sending run file
2019-03-14 17:07:34.727263: sending the run file from the server to the FPGA
2019-03-14 17:07:35.732192: starting the FPGA now
2019-03-14 17:07:35.833251: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2019-03-14 17:07:54.597683: Slow Control sending run file
2019-03-14 17:07:54.598481: sending the run file from the server to the FPGA
2019-03-14 17:07:59.870965: starting the FPGA now
2019-03-14 17:08:18.047909: sending abort to FPGA
2019-03-14 17:13:07.266432: FPGA server started
2019-03-14 17:13:10.558443: sending FPGA params to Slow Control
2019-03-14 17:13:10.558730: Slow Control sending run file
2019-03-14 17:13:10.559194: sending the run file from the server to the FPGA
2019-03-14 17:13:11.562104: starting the FPGA now
2019-03-14 17:13:11.663204: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2019-03-14 17:13:20.648313: Slow Control sending run file
2019-03-14 17:13:20.649088: sending the run file from the server to the FPGA
2019-03-14 17:13:25.928614: starting the FPGA now
2019-03-14 17:13:47.784245: sending abort to FPGA
2019-03-14 18:06:22.646573: FPGA server started
2019-03-14 18:06:32.145287: sending FPGA params to Slow Control
2019-03-14 18:06:32.146108: Slow Control sending run file
2019-03-14 18:06:32.147605: sending the run file from the server to the FPGA
2019-03-14 18:06:33.152343: starting the FPGA now
2019-03-14 18:06:33.253454: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2019-03-14 18:06:42.107883: Slow Control sending run file
2019-03-14 18:06:42.109023: sending the run file from the server to the FPGA
2019-03-14 18:06:47.385354: starting the FPGA now
2019-03-14 18:07:07.141503: sending abort to FPGA
2019-03-14 18:18:32.474930: FPGA server started
2019-03-14 18:18:35.279267: sending FPGA params to Slow Control
2019-03-14 18:18:35.280077: Slow Control sending run file
2019-03-14 18:18:35.281553: sending the run file from the server to the FPGA
2019-03-14 18:18:36.286268: starting the FPGA now
2019-03-14 18:18:36.387297: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2019-03-14 18:18:45.304247: Slow Control sending run file
2019-03-14 18:18:45.305338: sending the run file from the server to the FPGA
2019-03-14 18:18:50.581639: starting the FPGA now
2019-03-14 18:19:14.257861: sending abort to FPGA
2019-03-15 13:42:27.322286: FPGA server started
2019-03-15 13:42:45.499170: FPGA server started
2019-03-15 13:43:05.602126: FPGA server started
2019-03-15 13:43:31.019380: FPGA server started
2019-03-15 13:43:54.043525: FPGA server started
2019-03-15 13:46:28.187448: FPGA server started
2019-03-15 13:46:55.572571: FPGA server started
2019-03-15 13:47:18.052481: FPGA server started
2019-03-15 13:47:50.164435: FPGA server started
2019-03-15 13:54:21.038150: FPGA server started
2019-03-15 13:59:36.408405: FPGA server started
2019-03-15 14:00:05.368918: FPGA server started
2019-03-15 14:02:12.545147: FPGA server started
2019-03-15 14:05:13.962975: FPGA server started
2019-03-17 16:52:06.449264: FPGA server started
2019-03-17 16:52:11.319849: sending FPGA params to Slow Control
2019-03-17 16:52:11.320627: Slow Control sending run file
2019-03-17 16:52:11.322183: sending the run file from the server to the FPGA
2019-03-17 16:52:12.327023: starting the FPGA now
2019-03-17 16:52:12.427952: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2019-03-17 16:52:42.493819: Slow Control sending run file
2019-03-17 16:52:42.494655: sending the run file from the server to the FPGA
2019-03-17 16:52:46.568268: starting the FPGA now
2019-03-17 16:53:06.232042: sending abort to FPGA
2019-03-17 16:56:57.147171: FPGA server started
2019-03-17 16:57:01.382313: sending FPGA params to Slow Control
2019-03-17 16:57:01.383089: Slow Control sending run file
2019-03-17 16:57:01.384629: sending the run file from the server to the FPGA
2019-03-17 16:57:02.387783: starting the FPGA now
2019-03-17 16:57:02.488487: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2019-03-17 16:57:12.160005: Slow Control sending run file
2019-03-17 16:57:12.161323: sending the run file from the server to the FPGA
2019-03-17 16:57:16.232044: starting the FPGA now
2019-03-17 16:57:35.849732: sending abort to FPGA
2019-03-17 17:03:03.341493: FPGA server started
2019-03-17 17:03:07.625656: sending FPGA params to Slow Control
2019-03-17 17:03:07.626465: Slow Control sending run file
2019-03-17 17:03:07.628082: sending the run file from the server to the FPGA
2019-03-17 17:03:08.632617: starting the FPGA now
2019-03-17 17:03:08.733445: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2019-03-17 17:10:20.055359: FPGA server started
2019-03-17 17:10:20.960944: sending FPGA params to Slow Control
2019-03-17 17:10:20.961724: Slow Control sending run file
2019-03-17 17:18:12.963439: FPGA server started
2019-03-17 17:18:13.868791: sending FPGA params to Slow Control
2019-03-17 17:18:13.869594: Slow Control sending run file
2019-03-17 17:21:43.668995: FPGA server started
2019-03-17 17:21:44.574630: sending FPGA params to Slow Control
2019-03-17 17:21:44.575379: Slow Control sending run file
2019-03-17 17:21:44.577076: sending the run file from the server to the FPGA
2019-03-17 17:21:45.581848: starting the FPGA now
2019-03-17 17:21:45.682904: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2019-03-17 17:21:59.536777: Slow Control sending run file
2019-03-17 17:21:59.537609: sending the run file from the server to the FPGA
2019-03-17 17:22:03.610706: starting the FPGA now
2019-03-17 17:22:20.075040: sending abort to FPGA
2019-03-17 17:33:44.248857: FPGA server started
2019-03-17 17:33:45.154544: sending FPGA params to Slow Control
2019-03-17 17:33:45.155430: Slow Control sending run file
2019-03-17 17:33:45.157014: sending the run file from the server to the FPGA
2019-03-17 17:33:46.161885: starting the FPGA now
2019-03-17 17:33:46.262910: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2019-03-17 17:34:00.117649: Slow Control sending run file
2019-03-17 17:34:00.119274: sending the run file from the server to the FPGA
2019-03-17 17:34:04.188441: starting the FPGA now
2019-03-17 17:36:41.609140: sending abort to FPGA
2019-03-17 17:46:09.085758: FPGA server started
2019-03-17 17:46:09.990856: sending FPGA params to Slow Control
2019-03-17 17:46:09.991355: Slow Control sending run file
2019-03-17 17:46:09.992088: sending the run file from the server to the FPGA
2019-03-17 17:46:10.996930: starting the FPGA now
2019-03-17 17:46:11.098028: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2019-03-17 17:46:21.011424: Slow Control sending run file
2019-03-17 17:46:21.012349: sending the run file from the server to the FPGA
2019-03-17 17:46:25.081723: starting the FPGA now
2019-03-17 17:48:52.182138: sending abort to FPGA
2019-03-17 17:57:13.746987: FPGA server started
2019-03-17 17:57:14.652400: sending FPGA params to Slow Control
2019-03-17 17:57:14.653181: Slow Control sending run file
2019-03-17 17:57:14.654735: sending the run file from the server to the FPGA
2019-03-17 17:57:15.659128: starting the FPGA now
2019-03-17 17:57:15.760038: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2019-03-17 17:57:24.647952: Slow Control sending run file
2019-03-17 17:57:24.649365: sending the run file from the server to the FPGA
2019-03-17 17:57:28.723028: starting the FPGA now
2019-03-17 17:57:52.801445: sending abort to FPGA
2019-03-17 18:04:13.924879: FPGA server started
2019-03-17 18:04:14.830446: sending FPGA params to Slow Control
2019-03-17 18:04:14.831262: Slow Control sending run file
2019-03-17 18:04:14.832757: sending the run file from the server to the FPGA
2019-03-17 18:04:15.837581: starting the FPGA now
2019-03-17 18:04:15.938674: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2019-03-17 18:04:27.057753: Slow Control sending run file
2019-03-17 18:04:27.059024: sending the run file from the server to the FPGA
2019-03-17 18:04:31.131811: starting the FPGA now
2019-03-17 18:05:03.340236: sending abort to FPGA
2019-03-17 18:07:05.165215: FPGA server started
2019-03-17 18:07:06.070360: sending FPGA params to Slow Control
2019-03-17 18:07:06.071176: Slow Control sending run file
2019-03-17 18:07:06.072533: sending the run file from the server to the FPGA
2019-03-17 18:07:07.077015: starting the FPGA now
2019-03-17 18:07:07.178113: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2019-03-17 18:07:15.489329: Slow Control sending run file
2019-03-17 18:07:15.492375: sending the run file from the server to the FPGA
2019-03-17 18:07:19.565163: starting the FPGA now
2019-03-17 18:07:46.053807: sending abort to FPGA
2019-03-17 18:14:28.618547: FPGA server started
2019-03-17 18:14:29.524279: sending FPGA params to Slow Control
2019-03-17 18:14:29.525134: Slow Control sending run file
2019-03-17 18:14:29.526385: sending the run file from the server to the FPGA
2019-03-17 18:14:30.531294: starting the FPGA now
2019-03-17 18:14:30.632209: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2019-03-17 18:14:37.956393: Slow Control sending run file
2019-03-17 18:14:37.959003: sending the run file from the server to the FPGA
2019-03-17 18:14:42.028445: starting the FPGA now
2019-03-17 18:15:09.239016: sending abort to FPGA
2019-03-17 18:15:09.340553: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run was aborted
2019-03-17 18:17:46.307002: FPGA server started
2019-03-17 18:17:47.210819: sending FPGA params to Slow Control
2019-03-17 18:17:47.211213: Slow Control sending run file
2019-03-17 18:17:47.211482: sending the run file from the server to the FPGA
2019-03-17 18:17:48.215159: starting the FPGA now
2019-03-17 18:17:48.316156: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2019-03-17 18:20:42.600784: Slow Control sending run file
2019-03-17 18:20:42.601987: sending the run file from the server to the FPGA
2019-03-17 18:20:47.880340: starting the FPGA now
2019-03-17 18:21:09.088254: sending abort to FPGA
2019-03-17 18:22:06.365641: FPGA server started
2019-03-17 18:22:10.391866: sending FPGA params to Slow Control
2019-03-17 18:22:10.392627: Slow Control sending run file
2019-03-17 18:22:10.394081: sending the run file from the server to the FPGA
2019-03-17 18:22:11.397565: starting the FPGA now
2019-03-17 18:22:11.498196: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2019-03-17 18:22:20.755002: Slow Control sending run file
2019-03-17 18:22:20.756021: sending the run file from the server to the FPGA
2019-03-17 18:22:26.029770: starting the FPGA now
2019-03-17 18:22:46.269839: sending abort to FPGA
2019-03-17 18:22:46.371292: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run was aborted
2019-03-17 18:25:34.526851: FPGA server started
2019-03-17 18:25:35.432223: sending FPGA params to Slow Control
2019-03-17 18:25:35.433030: Slow Control sending run file
2019-03-17 18:25:35.434503: sending the run file from the server to the FPGA
2019-03-17 18:25:36.438863: starting the FPGA now
2019-03-17 18:25:36.540026: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2019-03-17 18:25:46.671417: Slow Control sending run file
2019-03-17 18:25:46.672364: sending the run file from the server to the FPGA
2019-03-17 18:25:51.945082: starting the FPGA now
2019-03-17 18:26:11.177635: sending abort to FPGA
2019-03-17 18:26:11.279397: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run was aborted
2019-03-17 18:26:19.784385: Slow Control sending run file
2019-03-17 18:26:19.785589: sending the run file from the server to the FPGA
2019-03-17 18:26:25.062603: starting the FPGA now
2019-03-17 18:26:42.777836: sending abort to FPGA
2019-03-17 18:35:28.995243: FPGA server started
2019-03-17 18:35:44.525409: sending FPGA params to Slow Control
2019-03-17 18:35:44.526226: Slow Control sending run file
2019-03-17 18:35:44.527782: sending the run file from the server to the FPGA
2019-03-17 18:35:45.531650: starting the FPGA now
2019-03-17 18:35:45.632596: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2019-03-17 18:35:53.571509: Slow Control sending run file
2019-03-17 18:35:53.572643: sending the run file from the server to the FPGA
2019-03-17 18:35:58.843360: starting the FPGA now
2019-03-17 18:36:18.637742: sending abort to FPGA
2019-03-17 18:36:18.739237: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run was aborted
2019-03-17 18:36:22.435610: Slow Control sending run file
2019-03-17 18:36:22.436771: sending the run file from the server to the FPGA
2019-03-17 18:36:27.713592: starting the FPGA now
2019-03-17 18:36:49.910343: sending abort to FPGA
2019-03-17 18:36:50.012115: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run was aborted
2019-03-17 18:36:55.628580: Slow Control sending run file
2019-03-17 18:36:55.629491: sending the run file from the server to the FPGA
2019-03-17 18:37:00.903859: starting the FPGA now
2019-03-17 18:37:19.406909: sending abort to FPGA
2019-03-17 18:37:19.508776: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run was aborted
2019-03-17 18:37:30.677063: Slow Control sending run file
2019-03-17 18:37:30.678019: sending the run file from the server to the FPGA
2019-03-17 18:37:35.950636: starting the FPGA now
2019-03-17 18:37:52.983013: sending abort to FPGA
2019-03-17 18:37:53.084875: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run was aborted
2019-03-17 18:37:59.580932: Slow Control sending run file
2019-03-17 18:37:59.581682: sending the run file from the server to the FPGA
2019-03-17 18:38:04.858525: starting the FPGA now
2019-03-17 18:38:27.287634: sending abort to FPGA
2019-03-17 18:38:27.389570: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run was aborted
2019-03-17 18:38:30.741166: Slow Control sending run file
2019-03-17 18:38:30.742801: sending the run file from the server to the FPGA
2019-03-17 18:38:36.019647: starting the FPGA now
2019-03-17 18:38:57.423138: sending abort to FPGA
2019-03-17 18:38:57.524813: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run was aborted
2019-03-17 18:39:19.772569: FPGA server started
2019-03-17 18:39:39.565071: FPGA server started
2019-03-17 18:40:07.188390: FPGA server started
2019-03-17 18:40:16.966372: sending FPGA params to Slow Control
2019-03-17 18:40:16.967215: Slow Control sending run file
2019-03-17 18:40:16.968080: sending the run file from the server to the FPGA
2019-03-17 18:40:17.972688: starting the FPGA now
2019-03-17 18:40:18.073767: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2019-03-17 18:40:54.052921: FPGA server started
2019-03-17 18:40:54.957979: sending FPGA params to Slow Control
2019-03-17 18:40:54.958621: Slow Control sending run file
2019-03-17 18:40:54.959446: sending the run file from the server to the FPGA
2019-03-17 18:40:55.963289: starting the FPGA now
2019-03-17 18:40:56.064232: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2019-03-17 18:41:05.773751: Slow Control sending run file
2019-03-17 18:41:05.774775: sending the run file from the server to the FPGA
2019-03-17 18:41:08.472478: starting the FPGA now
2019-03-17 18:41:25.800196: sending abort to FPGA
2019-03-17 18:41:25.802510: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run was aborted
2019-03-17 18:41:41.345605: FPGA server started
2019-03-17 18:41:47.817022: sending FPGA params to Slow Control
2019-03-17 18:41:47.817836: Slow Control sending run file
2019-03-17 18:41:47.819221: sending the run file from the server to the FPGA
2019-03-17 18:41:48.823713: starting the FPGA now
2019-03-17 18:41:48.924572: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2019-03-17 18:41:56.671233: Slow Control sending run file
2019-03-17 18:41:56.672270: sending the run file from the server to the FPGA
2019-03-17 18:42:01.942821: starting the FPGA now
2019-03-17 18:49:44.938837: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2019-03-17 18:49:45.048435: Slow Control sending run file
2019-03-17 18:49:45.049754: sending the run file from the server to the FPGA
2019-03-17 18:49:51.281196: starting the FPGA now
2019-03-17 18:50:18.636477: sending abort to FPGA
2019-03-17 18:50:18.738275: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run was aborted
2019-03-17 19:03:07.670211: command not recognized [3584 0 30]
2019-03-17 19:03:07.670390: sending FPGA params to Slow Control
2019-03-17 19:03:07.670502: Slow Control sending run file
2019-03-17 19:03:07.670634: sending the run file from the server to the FPGA
2019-03-17 19:03:08.674994: starting the FPGA now
2019-03-17 19:03:08.776079: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2019-03-17 19:03:17.679718: Slow Control sending run file
2019-03-17 19:03:17.680804: sending the run file from the server to the FPGA
2019-03-17 19:03:50.896621: FPGA server started
2019-03-17 19:05:39.628453: sending FPGA params to Slow Control
2019-03-17 19:05:39.629111: Slow Control sending run file
2019-03-17 19:05:39.629962: sending the run file from the server to the FPGA
2019-03-17 19:05:40.634322: starting the FPGA now
2019-03-17 19:05:40.735048: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2019-03-17 19:06:02.025005: Slow Control sending run file
2019-03-17 19:06:02.025714: sending the run file from the server to the FPGA
2019-03-17 19:06:07.297365: starting the FPGA now
2019-03-17 19:07:37.088828: FPGA server started
2019-03-17 19:07:49.266868: sending FPGA params to Slow Control
2019-03-17 19:07:49.267684: Slow Control sending run file
2019-03-17 19:07:49.269344: sending the run file from the server to the FPGA
2019-03-17 19:07:50.274430: starting the FPGA now
2019-03-17 19:07:50.375494: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2019-03-17 19:08:11.065573: Slow Control sending run file
2019-03-17 19:08:11.066589: sending the run file from the server to the FPGA
2019-03-17 19:14:07.538621: FPGA server started
2019-03-17 19:14:08.444322: sending FPGA params to Slow Control
2019-03-17 19:14:08.445062: Slow Control sending run file
2019-03-17 19:14:08.446516: sending the run file from the server to the FPGA
2019-03-17 19:14:09.450917: starting the FPGA now
2019-03-17 19:14:09.551724: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2019-03-17 19:14:23.515885: Slow Control sending run file
2019-03-17 19:14:23.516914: sending the run file from the server to the FPGA
2019-03-17 19:14:28.788806: starting the FPGA now
2019-03-17 19:22:10.936850: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2019-03-17 19:22:21.646996: Slow Control sending run file
2019-03-17 19:22:21.649760: sending the run file from the server to the FPGA
2019-03-17 19:22:26.923671: starting the FPGA now
2019-03-17 19:24:07.706400: FPGA server started
2019-03-17 19:24:19.314420: sending FPGA params to Slow Control
2019-03-17 19:24:19.315200: Slow Control sending run file
2019-03-17 19:24:19.316622: sending the run file from the server to the FPGA
2019-03-17 19:24:20.320661: starting the FPGA now
2019-03-17 19:24:20.421754: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2019-03-17 19:24:29.744296: Slow Control sending run file
2019-03-17 19:24:29.745530: sending the run file from the server to the FPGA
2019-03-17 19:24:35.015801: starting the FPGA now
2019-03-17 19:32:17.938051: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2019-03-17 19:32:18.060660: Slow Control sending run file
2019-03-17 19:32:18.063389: sending the run file from the server to the FPGA
2019-03-17 19:32:24.286800: starting the FPGA now
2019-03-17 19:33:15.421783: FPGA server started
2019-03-17 19:33:33.740003: FPGA server started
2019-03-17 19:33:34.645291: sending FPGA params to Slow Control
2019-03-17 19:33:34.646078: Slow Control sending run file
2019-03-17 19:33:34.647577: sending the run file from the server to the FPGA
2019-03-17 19:33:35.652221: starting the FPGA now
2019-03-17 19:33:35.753361: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2019-03-17 19:33:43.068762: Slow Control sending run file
2019-03-17 19:33:43.069812: sending the run file from the server to the FPGA
2019-03-17 19:33:48.342850: starting the FPGA now
2019-03-17 19:41:31.438038: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2019-03-17 19:41:31.547990: Slow Control sending run file
2019-03-17 19:41:31.549060: sending the run file from the server to the FPGA
2019-03-17 19:41:37.776133: starting the FPGA now
2019-03-17 19:45:50.426888: FPGA server started
2019-03-17 19:46:11.851187: sending FPGA params to Slow Control
2019-03-17 19:46:11.851966: Slow Control sending run file
2019-03-17 19:46:11.853600: sending the run file from the server to the FPGA
2019-03-17 19:46:12.858195: starting the FPGA now
2019-03-17 19:46:12.959331: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2019-03-17 19:46:20.914343: Slow Control sending run file
2019-03-17 19:46:20.915582: sending the run file from the server to the FPGA
2019-03-17 19:46:26.182524: starting the FPGA now
2019-03-17 19:54:08.437443: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2019-03-17 19:54:08.556121: Slow Control sending run file
2019-03-17 19:54:08.561008: sending the run file from the server to the FPGA
2019-03-17 19:54:14.790402: starting the FPGA now
2019-03-17 19:54:38.800005: sending abort to FPGA
2019-03-17 19:56:37.144401: FPGA server started
2019-03-17 19:57:22.960965: sending FPGA params to Slow Control
2019-03-17 19:57:22.961745: Slow Control sending run file
2019-03-17 19:57:22.963067: sending the run file from the server to the FPGA
2019-03-17 19:57:23.967864: starting the FPGA now
2019-03-17 19:57:24.068902: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2019-03-17 19:57:32.267741: Slow Control sending run file
2019-03-17 19:57:32.268780: sending the run file from the server to the FPGA
2019-03-17 19:57:37.541771: starting the FPGA now
2019-03-17 19:58:13.569200: sending abort to FPGA
2019-03-17 19:58:13.670899: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run was aborted
2019-03-17 19:58:17.895522: Slow Control sending run file
2019-03-17 19:58:17.897214: sending the run file from the server to the FPGA
2019-03-17 19:58:23.174682: starting the FPGA now
2019-03-17 19:58:41.017489: sending abort to FPGA
2019-03-17 19:58:41.119320: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run was aborted
2019-03-17 19:58:48.207907: Slow Control sending run file
2019-03-17 19:58:48.208773: sending the run file from the server to the FPGA
2019-03-17 19:58:53.482124: starting the FPGA now
2019-03-17 20:06:36.437857: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2019-03-17 20:07:01.507583: Slow Control sending run file
2019-03-17 20:07:01.508711: sending the run file from the server to the FPGA
2019-03-17 20:07:06.781664: starting the FPGA now
2019-03-17 20:07:24.357601: sending abort to FPGA
2019-03-17 20:07:24.459415: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run was aborted
2019-03-17 20:07:29.611679: Slow Control sending run file
2019-03-17 20:07:29.612822: sending the run file from the server to the FPGA
2019-03-17 20:07:34.886047: starting the FPGA now
2019-03-17 20:09:00.180464: sending abort to FPGA
2019-03-17 20:09:00.282038: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run was aborted
2019-03-17 20:09:03.914799: Slow Control sending run file
2019-03-17 20:09:03.919458: sending the run file from the server to the FPGA
2019-03-17 20:09:09.185099: starting the FPGA now
2019-03-17 20:16:51.438045: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2019-03-17 20:16:58.853757: Slow Control sending run file
2019-03-17 20:16:58.856945: sending the run file from the server to the FPGA
2019-03-17 20:17:04.126049: starting the FPGA now
2019-03-17 20:17:20.377010: sending abort to FPGA
2019-03-17 20:17:20.478770: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run was aborted
2019-03-17 20:17:24.503484: Slow Control sending run file
2019-03-17 20:17:24.504477: sending the run file from the server to the FPGA
2019-03-17 20:17:29.777375: starting the FPGA now
2019-03-17 20:25:11.936987: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2019-03-17 20:25:12.046910: Slow Control sending run file
2019-03-17 20:25:12.048209: sending the run file from the server to the FPGA
2019-03-17 20:25:18.276568: starting the FPGA now
2019-03-17 20:30:13.119961: sending abort to FPGA
2019-03-17 20:30:13.221870: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run was aborted
2019-03-17 20:30:41.886223: Slow Control sending run file
2019-03-17 20:30:41.887406: sending the run file from the server to the FPGA
2019-03-17 20:30:47.162398: starting the FPGA now
2019-03-17 20:38:29.437173: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly
2019-03-17 20:38:35.177177: Slow Control sending run file
2019-03-17 20:38:352019-03-18 13:30:30.514112: FPGA server started
2019-03-18 13:30:31.620135: sending FPGA params to Slow Control


2019-03-18 13:30:31.620935: Slow Control sending run file


2019-03-18 13:30:31.623295: sending the run file from the server to the FPGA


2019-03-18 13:30:32.627635: starting the FPGA now


2019-03-18 13:30:32.728486: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly


2019-03-18 13:32:01.164170: Slow Control sending run file


2019-03-18 13:32:01.165316: sending the run file from the server to the FPGA


2019-03-18 13:32:06.439306: starting the FPGA now


2019-03-18 13:34:07.483315: FPGA server started
2019-03-18 13:34:08.589144: sending FPGA params to Slow Control


2019-03-18 13:34:08.589961: Slow Control sending run file


2019-03-18 13:34:08.591146: sending the run file from the server to the FPGA


2019-03-18 13:34:09.595770: starting the FPGA now


2019-03-18 13:34:09.696664: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly


2019-03-18 13:34:18.036136: Slow Control sending run file


2019-03-18 13:34:18.037346: sending the run file from the server to the FPGA


2019-03-18 13:34:23.314246: starting the FPGA now


2019-03-18 13:36:25.140685: FPGA server started
2019-03-18 13:36:27.610636: sending FPGA params to Slow Control


2019-03-18 13:36:27.611478: Slow Control sending run file


2019-03-18 13:36:27.612702: sending the run file from the server to the FPGA


2019-03-18 13:36:28.617654: starting the FPGA now


2019-03-18 13:36:28.718820: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly


2019-03-18 13:36:37.389812: Slow Control sending run file


2019-03-18 13:36:37.390857: sending the run file from the server to the FPGA


2019-03-18 13:36:42.668805: starting the FPGA now


2019-03-18 13:37:41.868315: FPGA server started
2019-03-18 13:37:44.370421: sending FPGA params to Slow Control


2019-03-18 13:37:44.371209: Slow Control sending run file


2019-03-18 13:37:44.372605: sending the run file from the server to the FPGA


2019-03-18 13:37:45.377321: starting the FPGA now


2019-03-18 13:37:45.478436: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly


2019-03-18 13:37:53.454200: Slow Control sending run file


2019-03-18 13:37:53.455171: sending the run file from the server to the FPGA


2019-03-18 13:37:58.732225: starting the FPGA now


2019-03-18 13:39:30.577526: FPGA server started
2019-03-18 13:39:33.822014: sending FPGA params to Slow Control


2019-03-18 13:39:33.822661: Slow Control sending run file


2019-03-18 13:39:33.823920: sending the run file from the server to the FPGA


2019-03-18 13:39:34.828030: starting the FPGA now


2019-03-18 13:39:34.929145: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly


2019-03-18 13:39:43.774669: Slow Control sending run file


2019-03-18 13:39:43.775264: sending the run file from the server to the FPGA


2019-03-18 13:39:49.046395: starting the FPGA now


2019-03-18 13:41:11.557706: FPGA server started
2019-03-18 13:41:14.018082: sending FPGA params to Slow Control


2019-03-18 13:41:14.018903: Slow Control sending run file


2019-03-18 13:41:14.020126: sending the run file from the server to the FPGA


2019-03-18 13:41:15.024505: starting the FPGA now


2019-03-18 13:41:15.125421: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly


2019-03-18 13:41:22.543273: Slow Control sending run file


2019-03-18 13:41:22.544195: sending the run file from the server to the FPGA


2019-03-18 13:41:27.820738: starting the FPGA now


2019-03-18 13:43:14.230299: FPGA server started
2019-03-18 13:43:15.336345: sending FPGA params to Slow Control


2019-03-18 13:43:15.336992: Slow Control sending run file


2019-03-18 13:43:15.337758: sending the run file from the server to the FPGA


2019-03-18 13:43:16.342589: starting the FPGA now


2019-03-18 13:43:16.443580: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly


2019-03-18 13:43:24.527353: Slow Control sending run file


2019-03-18 13:43:24.528958: sending the run file from the server to the FPGA


2019-03-18 13:43:29.803346: starting the FPGA now


2019-03-18 13:46:09.712598: FPGA server started
2019-03-18 13:46:10.818605: sending FPGA params to Slow Control


2019-03-18 13:46:10.819408: Slow Control sending run file


2019-03-18 13:46:10.820455: sending the run file from the server to the FPGA


2019-03-18 13:46:11.824982: starting the FPGA now


2019-03-18 13:46:11.926055: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly


2019-03-18 13:46:20.569075: Slow Control sending run file


2019-03-18 13:46:20.569781: sending the run file from the server to the FPGA


2019-03-18 13:46:25.841630: starting the FPGA now


2019-03-18 13:47:55.448871: FPGA server started
2019-03-18 13:47:56.555304: sending FPGA params to Slow Control


2019-03-18 13:47:56.556038: Slow Control sending run file


2019-03-18 13:47:56.557409: sending the run file from the server to the FPGA


2019-03-18 13:47:57.561598: starting the FPGA now


2019-03-18 13:47:57.662460: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly


2019-03-18 13:48:10.497066: Slow Control sending run file


2019-03-18 13:48:10.499034: sending the run file from the server to the FPGA


2019-03-18 13:48:15.775838: starting the FPGA now


2019-03-18 13:48:30.892374: checking state of FPGA


2019-03-18 13:48:31.932690: checking state of FPGA


2019-03-18 13:48:32.932635: checking state of FPGA


2019-03-18 13:48:33.932571: checking state of FPGA


2019-03-18 13:48:34.932481: checking state of FPGA


2019-03-18 13:48:35.932557: checking state of FPGA


2019-03-18 13:48:36.933259: checking state of FPGA


2019-03-18 13:48:37.933118: checking state of FPGA


2019-03-18 13:48:38.933064: checking state of FPGA


2019-03-18 13:48:39.932201: checking state of FPGA


2019-03-18 14:52:29.885816: FPGA server started
2019-03-18 14:52:32.672898: sending FPGA params to Slow Control


2019-03-18 14:52:32.673725: Slow Control sending run file


2019-03-18 14:52:32.675002: sending the run file from the server to the FPGA


2019-03-18 14:52:33.679179: starting the FPGA now


2019-03-18 14:52:33.780047: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly


2019-03-18 14:52:40.101846: Slow Control sending run file


2019-03-18 14:52:40.102940: sending the run file from the server to the FPGA


2019-03-18 14:52:45.379835: starting the FPGA now


2019-03-18 14:53:00.496461: checking state of FPGA


2019-03-18 14:53:01.447065: checking state of FPGA


2019-03-18 14:53:02.433097: checking state of FPGA


2019-03-18 14:53:03.433212: checking state of FPGA


2019-03-18 14:53:04.432446: checking state of FPGA


2019-03-18 14:53:05.432368: checking state of FPGA


2019-03-18 14:53:06.433059: checking state of FPGA


2019-03-18 14:53:07.431555: checking state of FPGA


2019-03-18 14:53:08.431405: checking state of FPGA


2019-03-18 14:53:09.432418: checking state of FPGA


2019-03-18 14:55:36.273071: FPGA server started
2019-03-18 14:58:33.725623: sending FPGA params to Slow Control


2019-03-18 14:58:33.726390: Slow Control sending run file


2019-03-18 14:58:33.727886: sending the run file from the server to the FPGA


2019-03-18 14:58:34.732459: starting the FPGA now


2019-03-18 14:58:34.833494: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly


2019-03-18 14:58:44.993251: Slow Control sending run file


2019-03-18 14:58:44.993975: sending the run file from the server to the FPGA


2019-03-18 14:58:50.270319: starting the FPGA now


2019-03-18 14:59:05.380833: checking state of FPGA


2019-03-18 14:59:06.431199: checking state of FPGA


2019-03-18 14:59:07.432678: checking state of FPGA


2019-03-18 14:59:08.432389: checking state of FPGA


2019-03-18 14:59:09.432108: checking state of FPGA


2019-03-18 14:59:10.432742: checking state of FPGA


2019-03-18 15:06:25.476533: FPGA server started
2019-03-18 15:06:26.582763: sending FPGA params to Slow Control


2019-03-18 15:06:26.583482: Slow Control sending run file


2019-03-18 15:06:26.584805: sending the run file from the server to the FPGA


2019-03-18 15:06:27.589567: starting the FPGA now


2019-03-18 15:06:27.690684: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly


2019-03-18 15:06:38.101146: Slow Control sending run file


2019-03-18 15:06:38.102158: sending the run file from the server to the FPGA


2019-03-18 15:06:43.374016: starting the FPGA now


2019-03-18 15:06:58.486518: checking state of FPGA


2019-03-18 15:06:59.437890: checking state of FPGA


2019-03-18 15:07:00.431964: checking state of FPGA


2019-03-18 15:07:01.432422: checking state of FPGA


2019-03-18 15:08:16.473423: FPGA server started
2019-03-18 15:08:22.894767: sending FPGA params to Slow Control


2019-03-18 15:08:22.895567: Slow Control sending run file


2019-03-18 15:08:22.896756: sending the run file from the server to the FPGA


2019-03-18 15:08:23.901148: starting the FPGA now


2019-03-18 15:08:24.001927: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly


2019-03-18 15:10:03.316336: FPGA server started
2019-03-18 15:10:04.422403: sending FPGA params to Slow Control


2019-03-18 15:10:04.423168: Slow Control sending run file


2019-03-18 15:10:04.424684: sending the run file from the server to the FPGA


2019-03-18 15:10:05.429271: starting the FPGA now


2019-03-18 15:10:05.530374: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly


2019-03-18 15:11:51.828479: FPGA server started
2019-03-18 15:12:31.197471: FPGA server started
2019-03-18 15:12:55.534167: FPGA server started
2019-03-18 15:12:59.506173: sending FPGA params to Slow Control


2019-03-18 15:12:59.506961: Slow Control sending run file


2019-03-18 15:12:59.508407: sending the run file from the server to the FPGA


2019-03-18 15:13:00.513234: starting the FPGA now


2019-03-18 15:13:00.614339: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly


2019-03-18 15:13:08.679265: Slow Control sending run file


2019-03-18 15:13:08.680618: sending the run file from the server to the FPGA


2019-03-18 15:13:13.959060: starting the FPGA now


2019-03-18 15:13:29.075759: checking state of FPGA


2019-03-18 15:13:30.027074: checking state of FPGA


2019-03-18 15:13:30.976934: checking state of FPGA


2019-03-18 15:13:31.932887: checking state of FPGA


2019-03-18 15:13:32.932927: checking state of FPGA


2019-03-18 15:13:33.932667: checking state of FPGA


2019-03-18 15:13:34.932569: checking state of FPGA


2019-03-18 15:13:35.932257: checking state of FPGA


2019-03-18 15:13:36.933197: checking state of FPGA


2019-03-18 15:13:37.932234: checking state of FPGA


2019-03-18 15:13:38.933233: checking state of FPGA


2019-03-18 15:13:39.932652: checking state of FPGA


2019-03-18 15:13:40.932563: checking state of FPGA


2019-03-18 15:32:01.333607: FPGA server started
2019-03-18 15:32:06.641728: sending FPGA params to Slow Control


2019-03-18 15:32:06.642536: Slow Control sending run file


2019-03-18 15:32:06.643825: sending the run file from the server to the FPGA


2019-03-18 15:32:07.647344: starting the FPGA now


2019-03-18 15:32:07.748135: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly


2019-03-18 15:32:15.725882: Slow Control sending run file


2019-03-18 15:32:15.727600: sending the run file from the server to the FPGA


2019-03-18 15:32:20.999463: starting the FPGA now


2019-03-18 15:32:36.106477: checking state of FPGA


2019-03-18 15:32:37.057854: checking state of FPGA


2019-03-18 15:32:38.007885: checking state of FPGA


2019-03-18 15:32:38.957886: checking state of FPGA


2019-03-18 15:32:39.932274: checking state of FPGA


2019-03-18 15:32:40.932544: checking state of FPGA


2019-03-18 15:32:41.931921: checking state of FPGA


2019-03-18 15:32:42.932684: checking state of FPGA


2019-03-18 15:32:43.932668: checking state of FPGA


2019-03-18 15:32:44.932629: checking state of FPGA


2019-03-18 15:32:45.932333: checking state of FPGA


2019-03-18 15:32:46.932580: checking state of FPGA


2019-03-18 15:32:47.932781: checking state of FPGA


2019-03-18 15:32:48.931664: checking state of FPGA


2019-03-18 15:37:03.527859: FPGA server started
2019-03-18 15:37:04.633782: sending FPGA params to Slow Control


2019-03-18 15:37:04.634576: Slow Control sending run file


2019-03-18 15:37:04.635912: sending the run file from the server to the FPGA


2019-03-18 15:37:05.640584: starting the FPGA now


2019-03-18 15:37:05.741699: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly


2019-03-18 15:37:13.392066: Slow Control sending run file


2019-03-18 15:37:13.393248: sending the run file from the server to the FPGA


2019-03-18 15:37:18.668877: starting the FPGA now


2019-03-18 15:37:33.782387: checking state of FPGA


2019-03-18 15:37:34.833718: checking state of FPGA


2019-03-18 15:37:35.883683: checking state of FPGA


2019-03-18 15:37:36.932584: checking state of FPGA


2019-03-18 15:37:37.932723: checking state of FPGA


2019-03-18 15:37:38.932034: checking state of FPGA


2019-03-18 15:37:39.933061: checking state of FPGA


2019-03-18 15:37:40.932108: checking state of FPGA


2019-03-18 15:37:41.932651: checking state of FPGA


2019-03-18 15:37:42.932627: checking state of FPGA


2019-03-18 15:37:43.931589: checking state of FPGA


2019-03-18 15:37:44.931960: checking state of FPGA


2019-03-18 15:37:45.932371: checking state of FPGA


2019-03-18 15:37:46.932542: checking state of FPGA


2019-03-18 15:37:47.932172: checking state of FPGA


2019-03-18 15:37:48.931923: checking state of FPGA


2019-03-18 15:37:49.932372: checking state of FPGA


2019-03-18 15:37:50.931425: checking state of FPGA


2019-03-18 15:37:51.932470: checking state of FPGA


2019-03-18 15:37:52.932886: checking state of FPGA


2019-03-18 15:37:53.932438: checking state of FPGA


2019-03-18 15:37:54.933282: checking state of FPGA


2019-03-18 15:37:55.932367: checking state of FPGA


2019-03-18 15:37:56.933253: checking state of FPGA


2019-03-18 15:37:57.932213: checking state of FPGA


2019-03-18 15:37:58.931956: checking state of FPGA


2019-03-18 15:37:59.932989: checking state of FPGA


2019-03-18 15:38:00.932984: checking state of FPGA


2019-03-18 15:38:01.932984: checking state of FPGA


2019-03-18 15:38:02.932974: checking state of FPGA


2019-03-18 15:38:03.932315: checking state of FPGA


2019-03-18 15:38:04.932277: checking state of FPGA


2019-03-18 15:38:05.933276: checking state of FPGA


2019-03-18 15:38:06.932352: checking state of FPGA


2019-03-18 15:38:07.932504: checking state of FPGA


2019-03-18 15:38:08.932858: checking state of FPGA


2019-03-18 15:38:09.933099: checking state of FPGA


2019-03-18 15:38:10.933138: checking state of FPGA


2019-03-18 15:38:11.933215: checking state of FPGA


2019-03-18 15:38:12.933302: checking state of FPGA


2019-03-18 15:38:13.932598: checking state of FPGA


2019-03-18 15:38:14.932617: checking state of FPGA


2019-03-18 15:38:15.932652: checking state of FPGA


2019-03-18 15:38:16.932733: checking state of FPGA


2019-03-18 15:38:17.932088: checking state of FPGA


2019-03-18 15:38:18.932265: checking state of FPGA


2019-03-18 15:38:19.933081: checking state of FPGA


2019-03-18 15:38:20.933131: checking state of FPGA


2019-03-18 15:38:21.933161: checking state of FPGA


2019-03-18 15:38:22.933213: checking state of FPGA


2019-03-18 15:38:23.932545: checking state of FPGA


2019-03-18 15:38:24.932555: checking state of FPGA


2019-03-18 15:38:25.932536: checking state of FPGA


2019-03-18 15:38:26.931931: checking state of FPGA


2019-03-18 15:38:27.932043: checking state of FPGA


2019-03-18 15:38:28.932483: checking state of FPGA


2019-03-18 15:38:29.932303: checking state of FPGA


2019-03-18 15:38:30.932461: checking state of FPGA


2019-03-18 15:38:31.931849: checking state of FPGA


2019-03-18 15:38:32.932925: checking state of FPGA


2019-03-18 15:38:33.932066: checking state of FPGA


2019-03-18 15:38:34.932994: checking state of FPGA


2019-03-18 15:38:35.931617: checking state of FPGA


2019-03-18 15:38:36.932087: checking state of FPGA


2019-03-18 15:38:37.932003: checking state of FPGA


2019-03-18 15:38:38.931607: checking state of FPGA


2019-03-18 15:38:39.932781: checking state of FPGA


2019-03-18 15:38:40.931629: checking state of FPGA


2019-03-18 15:38:41.931978: checking state of FPGA


2019-03-18 15:38:42.932065: checking state of FPGA


2019-03-18 15:38:43.931237: checking state of FPGA


2019-03-18 15:38:44.933068: checking state of FPGA


2019-03-18 15:38:45.932063: checking state of FPGA


2019-03-18 15:38:46.932674: checking state of FPGA


2019-03-18 15:38:47.932605: checking state of FPGA


2019-03-18 15:38:48.931707: checking state of FPGA


2019-03-18 15:38:49.932037: checking state of FPGA


2019-03-18 15:38:50.932841: checking state of FPGA


2019-03-18 15:38:51.932465: checking state of FPGA


2019-03-18 15:38:52.932402: checking state of FPGA


2019-03-18 15:38:53.932215: checking state of FPGA


2019-03-18 15:38:54.931636: checking state of FPGA


2019-03-18 15:38:55.932602: checking state of FPGA


2019-03-18 15:38:56.932697: checking state of FPGA


2019-03-18 15:38:57.932399: checking state of FPGA


2019-03-18 15:38:58.932347: checking state of FPGA


2019-03-18 15:38:59.931342: checking state of FPGA


2019-03-18 15:39:00.933281: checking state of FPGA


2019-03-18 15:39:01.933270: checking state of FPGA


2019-03-18 15:39:02.932521: checking state of FPGA


2019-03-18 15:39:03.932455: checking state of FPGA


2019-03-18 15:39:04.932205: checking state of FPGA


2019-03-18 15:39:05.933114: checking state of FPGA


2019-03-18 15:39:06.931275: checking state of FPGA


2019-03-18 15:39:07.931793: checking state of FPGA


2019-03-18 15:39:08.931822: checking state of FPGA


2019-03-18 15:39:09.932594: checking state of FPGA


2019-03-18 15:39:10.932355: checking state of FPGA


2019-03-18 15:39:11.932916: checking state of FPGA


2019-03-18 15:39:12.932736: checking state of FPGA


2019-03-18 15:39:13.932675: checking state of FPGA


2019-03-18 15:39:14.932151: checking state of FPGA


2019-03-18 15:39:15.932922: checking state of FPGA


2019-03-18 15:39:16.933069: checking state of FPGA


2019-03-18 15:39:17.932926: checking state of FPGA


2019-03-18 15:39:18.931822: checking state of FPGA


2019-03-18 15:39:19.932804: checking state of FPGA


2019-03-18 15:39:20.931409: checking state of FPGA


2019-03-18 15:39:21.932143: checking state of FPGA


2019-03-18 15:39:22.932243: checking state of FPGA


2019-03-18 15:39:23.932618: checking state of FPGA


2019-03-18 15:39:24.932518: checking state of FPGA


2019-03-18 15:39:25.932511: checking state of FPGA


2019-03-18 15:39:26.932520: checking state of FPGA


2019-03-18 15:39:27.932443: checking state of FPGA


2019-03-18 15:39:28.932757: checking state of FPGA


2019-03-18 15:39:29.932602: checking state of FPGA


2019-03-18 15:39:30.932669: checking state of FPGA


2019-03-18 15:39:31.933099: checking state of FPGA


2019-03-18 15:39:32.932898: checking state of FPGA


2019-03-18 15:39:33.932108: checking state of FPGA


2019-03-18 15:39:34.933033: checking state of FPGA


2019-03-18 15:39:35.933094: checking state of FPGA


2019-03-18 15:39:36.933044: checking state of FPGA


2019-03-18 15:39:37.932272: checking state of FPGA


2019-03-18 15:39:38.932445: checking state of FPGA


2019-03-18 15:39:39.932487: checking state of FPGA


2019-03-18 15:39:40.932462: checking state of FPGA


2019-03-18 15:39:41.932335: checking state of FPGA


2019-03-18 15:39:42.932413: checking state of FPGA


2019-03-18 15:39:43.932633: checking state of FPGA


2019-03-18 15:39:44.932545: checking state of FPGA


2019-03-18 15:39:45.932425: checking state of FPGA


2019-03-18 15:39:46.932255: checking state of FPGA


2019-03-18 15:39:47.933286: checking state of FPGA


2019-03-18 15:39:48.932073: checking state of FPGA


2019-03-18 15:39:49.932119: checking state of FPGA


2019-03-18 15:39:50.931439: checking state of FPGA


2019-03-18 15:39:51.931516: checking state of FPGA


2019-03-18 15:39:52.931722: checking state of FPGA


2019-03-18 15:39:53.931930: checking state of FPGA


2019-03-18 15:39:54.931954: checking state of FPGA


2019-03-18 15:39:55.931705: checking state of FPGA


2019-03-18 15:39:56.932357: checking state of FPGA


2019-03-18 15:39:57.931472: checking state of FPGA


2019-03-18 15:39:58.931842: checking state of FPGA


2019-03-18 15:39:59.932143: checking state of FPGA


2019-03-18 15:40:00.932328: checking state of FPGA


2019-03-18 15:40:01.931931: checking state of FPGA


2019-03-18 15:40:02.932059: checking state of FPGA


2019-03-18 15:40:03.931411: checking state of FPGA


2019-03-18 15:40:04.931893: checking state of FPGA


2019-03-18 15:40:05.932022: checking state of FPGA


2019-03-18 15:40:06.932172: checking state of FPGA


2019-03-18 15:40:07.931625: checking state of FPGA


2019-03-18 15:40:08.931987: checking state of FPGA


2019-03-18 15:40:09.932097: checking state of FPGA


2019-03-18 15:40:10.932347: checking state of FPGA


2019-03-18 15:40:11.931528: checking state of FPGA


2019-03-18 15:40:12.931431: checking state of FPGA


2019-03-18 15:40:13.931488: checking state of FPGA


2019-03-18 15:40:14.932003: checking state of FPGA


2019-03-18 15:40:15.931630: checking state of FPGA


2019-03-18 15:40:16.931641: checking state of FPGA


2019-03-18 15:40:17.931748: checking state of FPGA


2019-03-18 15:40:18.931987: checking state of FPGA


2019-03-18 15:40:19.931720: checking state of FPGA


2019-03-18 15:40:20.931835: checking state of FPGA


2019-03-18 15:40:21.932162: checking state of FPGA


2019-03-18 15:40:22.932332: checking state of FPGA


2019-03-18 15:40:23.931470: checking state of FPGA


2019-03-18 15:40:24.931798: checking state of FPGA


2019-03-18 15:40:25.931909: checking state of FPGA


2019-03-18 15:40:26.931953: checking state of FPGA


2019-03-18 15:40:27.932157: checking state of FPGA


2019-03-18 15:40:28.931548: checking state of FPGA


2019-03-18 15:40:29.932094: checking state of FPGA


2019-03-18 15:40:30.932253: checking state of FPGA


2019-03-18 15:40:31.932477: checking state of FPGA


2019-03-18 15:40:32.932007: checking state of FPGA


2019-03-18 15:40:33.931554: checking state of FPGA


2019-03-18 15:40:34.931711: checking state of FPGA


2019-03-18 15:40:35.931886: checking state of FPGA


2019-03-18 15:40:36.932279: checking state of FPGA


2019-03-18 15:40:38.744014: checking state of FPGA


2019-03-18 15:40:40.857423: checking state of FPGA


2019-03-18 15:40:41.906520: checking state of FPGA


2019-03-18 15:40:42.931532: checking state of FPGA


2019-03-18 15:40:43.931962: checking state of FPGA


2019-03-18 15:40:44.932295: checking state of FPGA


2019-03-18 15:40:45.931792: checking state of FPGA


2019-03-18 15:40:46.932011: checking state of FPGA


2019-03-18 15:40:47.931696: checking state of FPGA


2019-03-18 15:40:48.931922: checking state of FPGA


2019-03-18 15:40:49.932049: checking state of FPGA


2019-03-18 15:40:50.932550: checking state of FPGA


2019-03-18 15:40:51.931688: checking state of FPGA


2019-03-18 15:40:52.932474: checking state of FPGA


2019-03-18 15:40:53.931738: checking state of FPGA


2019-03-18 15:40:54.932237: checking state of FPGA


2019-03-18 15:40:55.931562: checking state of FPGA


2019-03-18 15:40:56.931693: checking state of FPGA


2019-03-18 15:40:57.931801: checking state of FPGA


2019-03-18 15:40:58.932354: checking state of FPGA


2019-03-18 15:40:59.931580: checking state of FPGA


2019-03-18 15:41:00.932110: checking state of FPGA


2019-03-18 15:41:01.932126: checking state of FPGA


2019-03-18 15:41:02.931624: checking state of FPGA


2019-03-18 15:41:03.932004: checking state of FPGA


2019-03-18 15:41:04.932393: checking state of FPGA


2019-03-18 15:41:05.931721: checking state of FPGA


2019-03-18 15:41:06.932447: checking state of FPGA


2019-03-18 15:41:07.932505: checking state of FPGA


2019-03-18 15:41:08.932296: checking state of FPGA


2019-03-18 15:41:09.932199: checking state of FPGA


2019-03-18 15:41:10.932440: checking state of FPGA


2019-03-18 15:41:11.931543: checking state of FPGA


2019-03-18 15:41:12.932159: checking state of FPGA


2019-03-18 15:41:13.932297: checking state of FPGA


2019-03-18 15:41:14.932053: checking state of FPGA


2019-03-18 15:41:15.932457: checking state of FPGA


2019-03-18 15:41:16.932410: checking state of FPGA


2019-03-18 15:41:17.931507: checking state of FPGA


2019-03-18 15:41:18.932342: checking state of FPGA


2019-03-18 15:41:20.844843: checking state of FPGA


2019-03-18 15:41:21.753604: checking state of FPGA


2019-03-18 15:41:22.762660: checking state of FPGA


2019-03-18 15:41:23.773001: checking state of FPGA


2019-03-18 15:41:24.781873: checking state of FPGA


2019-03-18 15:41:25.790497: checking state of FPGA


2019-03-18 15:41:26.799007: checking state of FPGA


2019-03-18 15:41:27.807526: checking state of FPGA


2019-03-18 15:41:28.815927: checking state of FPGA


2019-03-18 15:41:29.824673: checking state of FPGA


2019-03-18 15:41:30.733050: checking state of FPGA


2019-03-18 15:41:31.741239: checking state of FPGA


2019-03-18 15:41:32.749792: checking state of FPGA


2019-03-18 15:41:33.758352: checking state of FPGA


2019-03-18 15:41:34.766989: checking state of FPGA


2019-03-18 15:41:35.775510: checking state of FPGA


2019-03-18 15:41:36.783624: checking state of FPGA


2019-03-18 15:41:37.792334: checking state of FPGA


2019-03-18 15:41:38.800947: checking state of FPGA


2019-03-18 15:41:40.813723: checking state of FPGA


2019-03-18 15:41:41.863628: checking state of FPGA


2019-03-18 15:41:42.914056: checking state of FPGA


2019-03-18 15:41:43.931503: checking state of FPGA


2019-03-18 15:41:44.932023: checking state of FPGA


2019-03-18 15:41:45.932298: checking state of FPGA


2019-03-18 15:41:46.931693: checking state of FPGA


2019-03-18 15:41:47.932196: checking state of FPGA


2019-03-18 15:41:48.932347: checking state of FPGA


2019-03-18 15:41:49.931622: checking state of FPGA


2019-03-18 15:41:50.931877: checking state of FPGA


2019-03-18 15:41:51.931799: checking state of FPGA


2019-03-18 15:41:52.931894: checking state of FPGA


2019-03-18 15:41:53.932573: checking state of FPGA


2019-03-18 15:41:54.931953: checking state of FPGA


2019-03-18 15:41:55.931996: checking state of FPGA


2019-03-18 15:41:56.931660: checking state of FPGA


2019-03-18 15:41:57.932161: checking state of FPGA


2019-03-18 15:41:58.932150: checking state of FPGA


2019-03-18 15:41:59.931845: checking state of FPGA


2019-03-18 15:42:00.931984: checking state of FPGA


2019-03-18 15:42:01.931830: checking state of FPGA


2019-03-18 15:42:02.932183: checking state of FPGA


2019-03-18 15:42:03.931836: checking state of FPGA


2019-03-18 15:42:04.931437: checking state of FPGA


2019-03-18 15:42:05.931795: checking state of FPGA


2019-03-18 15:42:06.931584: checking state of FPGA


2019-03-18 15:42:07.932351: checking state of FPGA


2019-03-18 15:42:08.931899: checking state of FPGA


2019-03-18 15:42:09.931243: checking state of FPGA


2019-03-18 15:42:10.931979: checking state of FPGA


2019-03-18 15:42:11.931650: checking state of FPGA


2019-03-18 15:42:12.932253: checking state of FPGA


2019-03-18 15:42:13.931568: checking state of FPGA


2019-03-18 15:42:14.931901: checking state of FPGA


2019-03-18 15:42:15.932172: checking state of FPGA


2019-03-18 15:42:16.931787: checking state of FPGA


2019-03-18 15:42:17.932387: checking state of FPGA


2019-03-18 15:42:18.932016: checking state of FPGA


2019-03-18 15:42:19.932363: checking state of FPGA


2019-03-18 15:42:20.932049: checking state of FPGA


2019-03-18 15:42:21.931791: checking state of FPGA


2019-03-18 15:42:22.932247: checking state of FPGA


2019-03-18 15:42:23.932509: checking state of FPGA


2019-03-18 15:42:24.931993: checking state of FPGA


2019-03-18 15:42:25.932268: checking state of FPGA


2019-03-18 15:42:26.844510: sending abort to FPGA


2019-03-18 15:42:26.946192: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run was aborted


2019-03-18 15:43:24.116349: FPGA server started
2019-03-18 15:43:33.165251: sending FPGA params to Slow Control


2019-03-18 15:43:33.166028: Slow Control sending run file


2019-03-18 15:43:33.167614: sending the run file from the server to the FPGA


2019-03-18 15:43:34.172032: starting the FPGA now


2019-03-18 15:43:34.272950: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly


2019-03-18 15:43:43.050388: Slow Control sending run file


2019-03-18 15:43:43.051325: sending the run file from the server to the FPGA


2019-03-18 15:43:48.328171: starting the FPGA now


2019-03-18 15:44:03.442873: checking state of FPGA


2019-03-18 15:44:04.432983: checking state of FPGA


2019-03-18 15:44:05.432941: checking state of FPGA


2019-03-18 15:44:06.432864: checking state of FPGA


2019-03-18 15:44:07.432905: checking state of FPGA


2019-03-18 15:44:08.432836: checking state of FPGA


2019-03-18 15:44:09.432838: checking state of FPGA


2019-03-18 15:44:10.432722: checking state of FPGA


2019-03-18 15:44:11.432655: checking state of FPGA


2019-03-18 15:44:12.432633: checking state of FPGA


2019-03-18 15:44:13.432586: checking state of FPGA


2019-03-18 15:44:14.432454: checking state of FPGA


2019-03-18 15:44:15.432339: checking state of FPGA


2019-03-18 15:44:16.432486: checking state of FPGA


2019-03-18 15:44:17.432420: checking state of FPGA


2019-03-18 15:44:18.432531: checking state of FPGA


2019-03-18 15:44:19.432014: checking state of FPGA


2019-03-18 15:44:20.432738: checking state of FPGA


2019-03-18 15:44:21.432949: checking state of FPGA


2019-03-18 15:44:22.432177: checking state of FPGA


2019-03-18 15:44:23.433035: checking state of FPGA


2019-03-18 15:44:24.432036: checking state of FPGA


2019-03-18 15:44:25.432364: checking state of FPGA


2019-03-18 15:44:26.433016: checking state of FPGA


2019-03-18 15:44:27.432314: checking state of FPGA


2019-03-18 15:44:28.433050: checking state of FPGA


2019-03-18 15:44:29.432270: checking state of FPGA


2019-03-18 15:44:30.432958: checking state of FPGA


2019-03-18 15:44:31.432304: checking state of FPGA


2019-03-18 15:44:32.433343: checking state of FPGA


2019-03-18 15:44:33.432183: checking state of FPGA


2019-03-18 15:44:34.432445: checking state of FPGA


2019-03-18 15:44:35.432382: checking state of FPGA


2019-03-18 15:44:36.432146: checking state of FPGA


2019-03-18 15:44:37.432666: checking state of FPGA


2019-03-18 15:44:38.432371: checking state of FPGA


2019-03-18 15:44:39.432365: checking state of FPGA


2019-03-18 15:44:40.431147: checking state of FPGA


2019-03-18 15:44:41.432660: checking state of FPGA


2019-03-18 15:44:42.431563: checking state of FPGA


2019-03-18 15:44:43.433100: checking state of FPGA


2019-03-18 15:44:44.433080: checking state of FPGA


2019-03-18 15:44:45.433007: checking state of FPGA


2019-03-18 15:44:46.432587: checking state of FPGA


2019-03-18 15:44:47.432400: checking state of FPGA


2019-03-18 15:44:48.432611: checking state of FPGA


2019-03-18 15:44:49.432455: checking state of FPGA


2019-03-18 15:44:50.432439: checking state of FPGA


2019-03-18 15:44:51.432391: checking state of FPGA


2019-03-18 15:44:52.432397: checking state of FPGA


2019-03-18 15:44:53.432315: checking state of FPGA


2019-03-18 15:44:54.433307: checking state of FPGA


2019-03-18 15:44:55.432333: checking state of FPGA


2019-03-18 15:44:56.433269: checking state of FPGA


2019-03-18 15:44:57.433246: checking state of FPGA


2019-03-18 15:44:58.433233: checking state of FPGA


2019-03-18 15:44:59.433193: checking state of FPGA


2019-03-18 15:45:00.433015: checking state of FPGA


2019-03-18 15:45:01.432969: checking state of FPGA


2019-03-18 15:45:02.433005: checking state of FPGA


2019-03-18 15:45:03.432975: checking state of FPGA


2019-03-18 15:45:04.431839: checking state of FPGA


2019-03-18 15:45:05.432846: checking state of FPGA


2019-03-18 15:45:06.432594: checking state of FPGA


2019-03-18 15:45:07.433134: checking state of FPGA


2019-03-18 15:45:08.432939: checking state of FPGA


2019-03-18 15:45:09.432122: checking state of FPGA


2019-03-18 15:45:10.432791: checking state of FPGA


2019-03-18 15:45:11.432476: checking state of FPGA


2019-03-18 15:45:12.432622: checking state of FPGA


2019-03-18 15:45:13.432692: checking state of FPGA


2019-03-18 15:45:14.432138: checking state of FPGA


2019-03-18 15:45:15.432861: checking state of FPGA


2019-03-18 15:45:16.432670: checking state of FPGA


2019-03-18 15:45:17.432580: checking state of FPGA


2019-03-18 15:45:18.432522: checking state of FPGA


2019-03-18 15:45:19.432827: checking state of FPGA


2019-03-18 15:45:20.431520: checking state of FPGA


2019-03-18 15:45:21.432942: checking state of FPGA


2019-03-18 15:45:22.431434: checking state of FPGA


2019-03-18 15:45:23.432022: checking state of FPGA


2019-03-18 15:45:24.432292: checking state of FPGA


2019-03-18 15:45:25.432951: checking state of FPGA


2019-03-18 15:48:53.059130: FPGA server started
2019-03-18 15:49:51.504537: sending FPGA params to Slow Control


2019-03-18 15:49:51.505290: Slow Control sending run file


2019-03-18 15:49:51.506408: sending the run file from the server to the FPGA


2019-03-18 15:49:52.511297: starting the FPGA now


2019-03-18 15:49:52.612219: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly


2019-03-18 15:50:11.940619: Slow Control sending run file


2019-03-18 15:50:11.941941: sending the run file from the server to the FPGA


2019-03-18 15:50:17.218630: starting the FPGA now


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


BLINDED TIME: checking state of FPGA


2019-03-18 15:55:41.318618: FPGA server started
2019-03-18 15:55:42.424736: sending FPGA params to Slow Control


2019-03-18 15:55:42.425490: Slow Control sending run file


2019-03-18 15:55:42.426983: sending the run file from the server to the FPGA


2019-03-18 15:55:43.431096: starting the FPGA now


2019-03-18 15:55:43.531891: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly


2019-03-18 15:55:55.007625: Slow Control sending run file


2019-03-18 15:55:55.008941: sending the run file from the server to the FPGA


2019-03-18 15:56:00.281907: starting the FPGA now


BLINDED TIME randint3: checking state of FPGA


BLINDED TIME randint1: checking state of FPGA


BLINDED TIME randint7: checking state of FPGA


BLINDED TIME randint7: checking state of FPGA


BLINDED TIME randint5: checking state of FPGA


BLINDED TIME randint3: checking state of FPGA


BLINDED TIME randint1: checking state of FPGA


BLINDED TIME randint4: checking state of FPGA


BLINDED TIME randint8: checking state of FPGA


BLINDED TIME randint7: checking state of FPGA


BLINDED TIME randint4: checking state of FPGA


BLINDED TIME randint9: checking state of FPGA


BLINDED TIME randint8: checking state of FPGA


BLINDED TIME randint1: checking state of FPGA


BLINDED TIME randint1: checking state of FPGA


BLINDED TIME randint6: checking state of FPGA


BLINDED TIME randint8: checking state of FPGA


BLINDED TIME randint1: checking state of FPGA


BLINDED TIME randint3: checking state of FPGA


BLINDED TIME randint7: checking state of FPGA


BLINDED TIME randint7: checking state of FPGA


BLINDED TIME randint1: checking state of FPGA


BLINDED TIME randint6: checking state of FPGA


BLINDED TIME randint4: checking state of FPGA


BLINDED TIME randint0: checking state of FPGA


BLINDED TIME randint0: checking state of FPGA


BLINDED TIME randint6: checking state of FPGA


BLINDED TIME randint3: checking state of FPGA


BLINDED TIME randint6: checking state of FPGA


BLINDED TIME randint8: checking state of FPGA


BLINDED TIME randint7: checking state of FPGA


BLINDED TIME randint4: checking state of FPGA


BLINDED TIME randint6: checking state of FPGA


BLINDED TIME randint8: checking state of FPGA


BLINDED TIME randint6: checking state of FPGA


BLINDED TIME randint1: checking state of FPGA


BLINDED TIME randint3: checking state of FPGA


BLINDED TIME randint8: checking state of FPGA


BLINDED TIME randint1: checking state of FPGA


BLINDED TIME randint0: checking state of FPGA


BLINDED TIME randint5: checking state of FPGA


BLINDED TIME randint8: checking state of FPGA


BLINDED TIME randint0: checking state of FPGA


BLINDED TIME randint0: checking state of FPGA


BLINDED TIME randint3: checking state of FPGA


BLINDED TIME randint7: checking state of FPGA


BLINDED TIME randint4: checking state of FPGA


BLINDED TIME randint2: checking state of FPGA


BLINDED TIME randint7: checking state of FPGA


BLINDED TIME randint0: checking state of FPGA


BLINDED TIME randint0: checking state of FPGA


BLINDED TIME randint1: checking state of FPGA


BLINDED TIME randint4: checking state of FPGA


BLINDED TIME randint7: checking state of FPGA


BLINDED TIME randint5: checking state of FPGA


BLINDED TIME randint7: checking state of FPGA


BLINDED TIME randint5: checking state of FPGA


BLINDED TIME randint5: checking state of FPGA


BLINDED TIME randint3: checking state of FPGA


BLINDED TIME randint1: checking state of FPGA


BLINDED TIME randint0: checking state of FPGA


BLINDED TIME randint7: checking state of FPGA


BLINDED TIME randint2: checking state of FPGA


BLINDED TIME randint2: checking state of FPGA


BLINDED TIME randint1: checking state of FPGA


BLINDED TIME randint5: checking state of FPGA


BLINDED TIME randint2: checking state of FPGA


BLINDED TIME randint8: checking state of FPGA


BLINDED TIME randint4: checking state of FPGA


BLINDED TIME randint5: checking state of FPGA


BLINDED TIME randint9: checking state of FPGA


BLINDED TIME randint2: checking state of FPGA


BLINDED TIME randint2: checking state of FPGA


BLINDED TIME randint5: checking state of FPGA


BLINDED TIME randint9: checking state of FPGA


BLINDED TIME randint9: checking state of FPGA


BLINDED TIME randint3: checking state of FPGA


BLINDED TIME randint6: checking state of FPGA


BLINDED TIME randint6: checking state of FPGA


BLINDED TIME randint9: checking state of FPGA


BLINDED TIME randint9: checking state of FPGA


BLINDED TIME randint5: checking state of FPGA


BLINDED TIME randint8: checking state of FPGA


BLINDED TIME randint4: checking state of FPGA


BLINDED TIME randint7: checking state of FPGA


BLINDED TIME randint3: checking state of FPGA


BLINDED TIME randint9: checking state of FPGA


BLINDED TIME randint3: checking state of FPGA


BLINDED TIME randint9: checking state of FPGA


BLINDED TIME randint0: checking state of FPGA


BLINDED TIME randint5: checking state of FPGA


BLINDED TIME randint8: checking state of FPGA


BLINDED TIME randint8: checking state of FPGA


BLINDED TIME randint0: checking state of FPGA


BLINDED TIME randint1: checking state of FPGA


BLINDED TIME randint0: checking state of FPGA


BLINDED TIME randint0: checking state of FPGA


BLINDED TIME randint8: checking state of FPGA


BLINDED TIME randint6: checking state of FPGA


BLINDED TIME randint3: checking state of FPGA


BLINDED TIME randint8: checking state of FPGA


BLINDED TIME randint1: checking state of FPGA


BLINDED TIME randint1: checking state of FPGA


BLINDED TIME randint0: checking state of FPGA


2019-03-18 15:57:59.385780: sending abort to FPGA


2019-03-18 15:57:59.487195: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run was aborted


2019-03-18 15:58:07.391092: FPGA server started
2019-03-18 15:58:19.588811: sending FPGA params to Slow Control


2019-03-18 15:58:19.589606: Slow Control sending run file


2019-03-18 15:58:19.590979: sending the run file from the server to the FPGA


2019-03-18 15:58:20.595450: starting the FPGA now


2019-03-18 15:58:20.696517: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly


2019-03-18 15:58:29.880478: Slow Control sending run file


2019-03-18 15:58:29.881317: sending the run file from the server to the FPGA


2019-03-18 15:58:35.152939: starting the FPGA now


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


2019-03-18 16:20:39.608814: FPGA server started
2019-03-18 16:20:43.996529: sending FPGA params to Slow Control


2019-03-18 16:20:43.997286: Slow Control sending run file


2019-03-18 16:20:43.998755: sending the run file from the server to the FPGA


2019-03-18 16:20:45.001351: starting the FPGA now


2019-03-18 16:20:45.102050: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly


2019-03-18 16:20:52.218258: Slow Control sending run file


2019-03-18 16:20:52.219521: sending the run file from the server to the FPGA


2019-03-18 16:20:57.490408: starting the FPGA now


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


2019-03-18 16:31:31.133803: FPGA server started
2019-03-18 16:31:32.239075: sending FPGA params to Slow Control


2019-03-18 16:31:32.239541: Slow Control sending run file


2019-03-18 16:31:32.240559: sending the run file from the server to the FPGA


2019-03-18 16:31:33.243897: starting the FPGA now


2019-03-18 16:31:33.344931: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly


2019-03-18 16:31:45.222725: Slow Control sending run file


2019-03-18 16:31:45.223783: sending the run file from the server to the FPGA


2019-03-18 16:31:50.496069: starting the FPGA now


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


2019-03-18 16:32:58.109885: FPGA server started
2019-03-18 16:33:01.203685: sending FPGA params to Slow Control


2019-03-18 16:33:01.204288: Slow Control sending run file


2019-03-18 16:33:01.205181: sending the run file from the server to the FPGA


2019-03-18 16:33:02.208042: starting the FPGA now


2019-03-18 16:33:02.309088: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly


2019-03-18 16:33:11.767098: Slow Control sending run file


2019-03-18 16:33:11.768023: sending the run file from the server to the FPGA


2019-03-18 16:33:17.038151: starting the FPGA now


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


2019-03-18 16:44:34.150326: FPGA server started
2019-03-18 16:44:50.573810: FPGA server started
2019-03-18 16:44:53.553181: sending FPGA params to Slow Control


2019-03-18 16:44:53.553683: Slow Control sending run file


2019-03-18 16:44:53.554253: sending the run file from the server to the FPGA


2019-03-18 16:44:54.557309: starting the FPGA now


2019-03-18 16:44:54.658374: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly


2019-03-18 16:45:02.100893: Slow Control sending run file


2019-03-18 16:45:02.101743: sending the run file from the server to the FPGA


2019-03-18 16:45:22.390302: starting the FPGA now


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


2019-03-18 16:52:54.465908: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly


2019-03-18 16:53:04.517482: Slow Control sending run file


2019-03-18 16:53:04.518435: sending the run file from the server to the FPGA


2019-03-18 16:53:25.758878: starting the FPGA now


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


2019-03-18 17:00:53.841276: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly


2019-03-18 17:31:42.768177: Slow Control sending run file


2019-03-18 17:31:42.769384: sending the run file from the server to the FPGA


2019-03-18 17:32:03.048118: starting the FPGA now


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


2019-03-18 17:39:33.141506: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly


2019-03-18 17:39:45.196847: Slow Control sending run file


2019-03-18 17:39:45.198035: sending the run file from the server to the FPGA


2019-03-18 17:40:06.439410: starting the FPGA now


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


2019-03-18 17:44:55.477345: FPGA server started
2019-03-18 17:44:59.258317: sending FPGA params to Slow Control


2019-03-18 17:44:59.258768: Slow Control sending run file


2019-03-18 17:44:59.259596: sending the run file from the server to the FPGA


2019-03-18 17:45:00.263543: starting the FPGA now


2019-03-18 17:45:00.364565: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly


2019-03-18 17:45:10.373971: Slow Control sending run file


2019-03-18 17:45:10.375884: sending the run file from the server to the FPGA


2019-03-18 17:45:15.647541: starting the FPGA now


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


2019-03-18 18:12:55.746649: FPGA server started
2019-03-18 18:13:08.339308: sending FPGA params to Slow Control


2019-03-18 18:13:08.340073: Slow Control sending run file


2019-03-18 18:13:08.341223: sending the run file from the server to the FPGA


2019-03-18 18:13:09.344688: starting the FPGA now


2019-03-18 18:13:09.445283: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly


2019-03-18 18:13:23.776312: Slow Control sending run file


2019-03-18 18:13:23.777748: sending the run file from the server to the FPGA


2019-03-18 18:13:29.047692: starting the FPGA now


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


2019-03-18 18:21:28.717391: FPGA server started
2019-03-18 18:22:00.757502: sending FPGA params to Slow Control


2019-03-18 18:22:00.758080: Slow Control sending run file


2019-03-18 18:22:00.759014: sending the run file from the server to the FPGA


2019-03-18 18:22:01.762254: starting the FPGA now


2019-03-18 18:22:01.862992: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly


2019-03-18 18:22:43.660038: Slow Control sending run file


2019-03-18 18:22:43.661217: sending the run file from the server to the FPGA


2019-03-18 18:22:48.933138: starting the FPGA now


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


2019-03-18 18:38:44.095505: FPGA server started
2019-03-18 18:38:47.730589: sending FPGA params to Slow Control


2019-03-18 18:38:47.731359: Slow Control sending run file


2019-03-18 18:38:47.732608: sending the run file from the server to the FPGA


2019-03-18 18:38:48.736181: starting the FPGA now


2019-03-18 18:38:48.836967: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly


2019-03-18 18:39:02.779638: Slow Control sending run file


2019-03-18 18:39:02.780552: sending the run file from the server to the FPGA


2019-03-18 18:39:08.048590: starting the FPGA now


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


2019-03-18 18:40:06.172338: FPGA server started
2019-03-18 18:41:28.503079: sending FPGA params to Slow Control


2019-03-18 18:41:28.503848: Slow Control sending run file


2019-03-18 18:41:28.505125: sending the run file from the server to the FPGA


2019-03-18 18:41:29.508604: starting the FPGA now


2019-03-18 18:41:29.609329: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly


2019-03-18 18:42:27.123701: command not recognized [3584 0 30 1000]


2019-03-18 18:42:27.123927: sending FPGA params to Slow Control


2019-03-18 18:42:27.124050: Slow Control sending run file


2019-03-18 18:42:27.124284: sending the run file from the server to the FPGA


2019-03-18 18:42:28.128547: starting the FPGA now


2019-03-18 18:42:28.229385: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly


2019-03-18 18:42:37.068540: Slow Control sending run file


2019-03-18 18:42:37.069681: sending the run file from the server to the FPGA


2019-03-18 18:42:42.344002: starting the FPGA now


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


2019-03-18 18:43:55.912584: FPGA server started
2019-03-18 18:44:01.328170: sending FPGA params to Slow Control


2019-03-18 18:44:01.328973: Slow Control sending run file


2019-03-18 18:44:01.330350: sending the run file from the server to the FPGA


2019-03-18 18:44:02.334277: starting the FPGA now


2019-03-18 18:44:02.435063: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly


2019-03-18 18:44:10.451311: Slow Control sending run file


2019-03-18 18:44:10.454080: sending the run file from the server to the FPGA


2019-03-18 18:44:15.731646: starting the FPGA now


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


2019-03-18 18:45:28.261611: FPGA server started
2019-03-18 18:45:31.376304: sending FPGA params to Slow Control


2019-03-18 18:45:31.377086: Slow Control sending run file


2019-03-18 18:45:31.378367: sending the run file from the server to the FPGA


2019-03-18 18:45:32.381233: starting the FPGA now


2019-03-18 18:45:32.482049: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly


2019-03-18 18:45:53.485971: Slow Control sending run file


2019-03-18 18:45:53.486854: sending the run file from the server to the FPGA


2019-03-18 18:45:58.763388: starting the FPGA now


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


2019-03-18 20:11:05.815001: FPGA server started
2019-03-18 20:11:09.265742: sending FPGA params to Slow Control


2019-03-18 20:11:09.266553: Slow Control sending run file


2019-03-18 20:11:09.268143: sending the run file from the server to the FPGA


2019-03-18 20:11:10.273036: starting the FPGA now


2019-03-18 20:11:10.374050: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly


2019-03-18 20:11:28.431064: Slow Control sending run file


2019-03-18 20:11:28.431720: sending the run file from the server to the FPGA


2019-03-18 20:11:33.709842: starting the FPGA now


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA synched with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA synched with Slow Control


2019-03-18 20:12:49.522348: FPGA server started
2019-03-18 20:12:52.218561: sending FPGA params to Slow Control


2019-03-18 20:12:52.219340: Slow Control sending run file


2019-03-18 20:12:52.220593: sending the run file from the server to the FPGA


2019-03-18 20:12:53.225214: starting the FPGA now


2019-03-18 20:12:53.326302: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly


2019-03-18 20:13:03.839442: Slow Control sending run file


2019-03-18 20:13:03.840321: sending the run file from the server to the FPGA


2019-03-18 20:13:09.115632: starting the FPGA now


BLINDED TIME randint6: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA aligned with Slow Control


2019-03-18 20:14:20.249175: FPGA server started
2019-03-18 20:14:22.653342: sending FPGA params to Slow Control


2019-03-18 20:14:22.654113: Slow Control sending run file


2019-03-18 20:14:22.655609: sending the run file from the server to the FPGA


2019-03-18 20:14:23.658632: starting the FPGA now


2019-03-18 20:14:23.759250: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly


2019-03-18 20:14:33.110361: Slow Control sending run file


2019-03-18 20:14:33.112671: sending the run file from the server to the FPGA


2019-03-18 20:14:38.386285: starting the FPGA now


BLINDED TIME randint4: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA aligned with Slow Control


2019-03-18 20:25:21.538234: FPGA server started
2019-03-18 20:25:25.039327: sending FPGA params to Slow Control


2019-03-18 20:25:25.039853: Slow Control sending run file


2019-03-18 20:25:25.040639: sending the run file from the server to the FPGA


2019-03-18 20:25:26.044979: starting the FPGA now


2019-03-18 20:25:26.146036: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly


2019-03-18 20:25:37.811740: Slow Control sending run file


2019-03-18 20:25:37.813104: sending the run file from the server to the FPGA


2019-03-18 20:25:43.081974: starting the FPGA now


2019-03-18 20:26:14.726477: FPGA server started
2019-03-18 20:26:35.055233: sending FPGA params to Slow Control


2019-03-18 20:26:35.056055: Slow Control sending run file


2019-03-18 20:26:35.057496: sending the run file from the server to the FPGA


2019-03-18 20:26:36.062010: starting the FPGA now


2019-03-18 20:26:36.163087: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly


2019-03-18 20:26:46.316560: Slow Control sending run file


2019-03-18 20:26:46.317800: sending the run file from the server to the FPGA


2019-03-18 20:26:51.586847: starting the FPGA now


BLINDED TIME randint0: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA aligned with Slow Control


2019-03-18 20:27:32.888600: sending abort to FPGA


2019-03-18 20:27:32.990280: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run was aborted


2019-03-18 20:27:38.466263: Slow Control sending run file


2019-03-18 20:27:38.467202: sending the run file from the server to the FPGA


2019-03-18 20:27:43.737370: starting the FPGA now


BLINDED TIME randint4: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA aligned with Slow Control


2019-03-18 20:29:37.389031: FPGA server started
2019-03-18 20:30:34.048912: sending FPGA params to Slow Control


2019-03-18 20:30:34.049711: Slow Control sending run file


2019-03-18 20:30:34.050956: sending the run file from the server to the FPGA


2019-03-18 20:30:35.055740: starting the FPGA now


2019-03-18 20:30:35.156811: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly


2019-03-18 20:30:43.437395: Slow Control sending run file


2019-03-18 20:30:43.438385: sending the run file from the server to the FPGA


2019-03-18 20:30:48.715496: starting the FPGA now


BLINDED TIME randint5: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA aligned with Slow Control


2019-03-18 20:44:27.033789: FPGA server started
2019-03-18 20:44:29.877321: sending FPGA params to Slow Control


2019-03-18 20:44:29.877755: Slow Control sending run file


2019-03-18 20:44:29.877994: sending the run file from the server to the FPGA


2019-03-18 20:44:30.880893: starting the FPGA now


2019-03-18 20:44:30.981932: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly


2019-03-18 20:44:39.235541: Slow Control sending run file


2019-03-18 20:44:39.236546: sending the run file from the server to the FPGA


2019-03-18 20:44:44.513555: starting the FPGA now


BLINDED TIME randint2: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA at end of run


2019-03-18 20:48:14.376226: FPGA server started
2019-03-18 20:48:17.159600: sending FPGA params to Slow Control


2019-03-18 20:48:17.160363: Slow Control sending run file


2019-03-18 20:48:17.161782: sending the run file from the server to the FPGA


2019-03-18 20:48:18.165248: starting the FPGA now


2019-03-18 20:48:18.266318: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly


2019-03-18 20:48:28.553457: Slow Control sending run file


2019-03-18 20:48:28.556409: sending the run file from the server to the FPGA


2019-03-18 20:48:33.830070: starting the FPGA now


BLINDED TIME randint9: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA at end of run


2019-03-18 20:52:31.107815: FPGA server started
2019-03-18 20:53:27.617133: sending FPGA params to Slow Control


2019-03-18 20:53:27.617948: Slow Control sending run file


2019-03-18 20:53:27.618958: sending the run file from the server to the FPGA


2019-03-18 20:53:28.623488: starting the FPGA now


2019-03-18 20:53:28.724398: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly


2019-03-18 20:53:38.286632: Slow Control sending run file


2019-03-18 20:53:38.287409: sending the run file from the server to the FPGA


2019-03-18 20:53:43.564829: starting the FPGA now


BLINDED TIME randint4: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA at end of run


2019-03-18 20:57:13.177554: FPGA server started
2019-03-18 20:57:39.826394: sending FPGA params to Slow Control


2019-03-18 20:57:39.826928: Slow Control sending run file


2019-03-18 20:57:39.827642: sending the run file from the server to the FPGA


2019-03-18 20:57:40.830511: starting the FPGA now


2019-03-18 20:57:40.931399: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly


2019-03-18 20:57:48.767720: Slow Control sending run file


2019-03-18 20:57:48.769085: sending the run file from the server to the FPGA


2019-03-18 20:57:54.041654: starting the FPGA now


BLINDED TIME randint1: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA at end of run


2019-03-18 21:02:32.956049: FPGA server started
2019-03-18 21:03:39.850412: sending FPGA params to Slow Control


2019-03-18 21:03:39.850916: Slow Control sending run file


2019-03-18 21:03:39.851478: sending the run file from the server to the FPGA


2019-03-18 21:03:40.855980: starting the FPGA now


2019-03-18 21:03:40.956993: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly


2019-03-18 21:08:49.158915: FPGA server started
2019-03-18 21:09:08.406770: sending FPGA params to Slow Control


2019-03-18 21:09:08.407575: Slow Control sending run file


2019-03-18 21:09:08.408848: sending the run file from the server to the FPGA


2019-03-18 21:09:09.412291: starting the FPGA now


2019-03-18 21:09:09.513015: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly


2019-03-18 21:09:17.268140: Slow Control sending run file


2019-03-18 21:09:17.269266: sending the run file from the server to the FPGA


2019-03-18 21:09:22.543142: starting the FPGA now


BLINDED TIME randint0: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA at end of run


2019-03-18 21:12:25.047545: FPGA server started
2019-03-18 21:12:46.232782: sending FPGA params to Slow Control


2019-03-18 21:12:46.233580: Slow Control sending run file


2019-03-18 21:12:46.234858: sending the run file from the server to the FPGA


2019-03-18 21:12:47.239621: starting the FPGA now


2019-03-18 21:12:47.340448: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly


2019-03-18 21:13:03.363423: Slow Control sending run file


2019-03-18 21:13:03.366049: sending the run file from the server to the FPGA


2019-03-18 21:13:08.636560: starting the FPGA now


BLINDED TIME randint8: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA at end of run


2019-03-18 21:16:01.510861: FPGA server started
2019-03-18 21:16:04.353411: sending FPGA params to Slow Control


2019-03-18 21:16:04.354088: Slow Control sending run file


2019-03-18 21:16:04.355251: sending the run file from the server to the FPGA


2019-03-18 21:16:05.358822: starting the FPGA now


2019-03-18 21:16:05.459725: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly


2019-03-18 21:16:14.463449: Slow Control sending run file


2019-03-18 21:16:14.464814: sending the run file from the server to the FPGA


2019-03-18 21:16:19.738959: starting the FPGA now


BLINDED TIME randint5: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA at end of run


2019-03-18 21:17:25.937425: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly


2019-03-18 21:18:46.439066: FPGA server started
2019-03-18 21:19:11.386140: sending FPGA params to Slow Control


2019-03-18 21:19:11.386946: Slow Control sending run file


2019-03-18 21:19:11.388444: sending the run file from the server to the FPGA


2019-03-18 21:19:12.392838: starting the FPGA now


2019-03-18 21:19:12.493521: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly


2019-03-18 21:19:20.168070: Slow Control sending run file


2019-03-18 21:19:20.168810: sending the run file from the server to the FPGA


2019-03-18 21:19:25.440014: starting the FPGA now


BLINDED TIME randint7: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA at end of run


2019-03-18 21:21:15.595002: FPGA server started
2019-03-18 21:21:18.461172: sending FPGA params to Slow Control


2019-03-18 21:21:18.461703: Slow Control sending run file


2019-03-18 21:21:18.462455: sending the run file from the server to the FPGA


2019-03-18 21:21:19.465906: starting the FPGA now


2019-03-18 21:21:19.566850: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly


2019-03-18 21:21:28.280780: Slow Control sending run file


2019-03-18 21:21:28.281849: sending the run file from the server to the FPGA


2019-03-18 21:21:33.551526: starting the FPGA now


BLINDED TIME randint5: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA at end of run


2019-03-18 21:59:51.179966: FPGA server started
2019-03-18 22:01:36.632187: sending FPGA params to Slow Control


2019-03-18 22:01:36.633010: Slow Control sending run file


2019-03-18 22:01:36.634528: sending the run file from the server to the FPGA


2019-03-18 22:01:37.638032: starting the FPGA now


2019-03-18 22:01:37.738954: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly


2019-03-18 22:01:47.808554: Slow Control sending run file


2019-03-18 22:01:47.810687: sending the run file from the server to the FPGA


2019-03-18 22:01:53.082146: starting the FPGA now


BLINDED TIME randint0: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA aligned with Slow Control


2019-03-18 22:02:57.436890: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly


2019-03-18 22:03:05.512400: Slow Control sending run file


2019-03-18 22:03:05.515143: sending the run file from the server to the FPGA


2019-03-18 22:03:10.781251: starting the FPGA now


BLINDED TIME randint2: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA aligned with Slow Control


2019-03-18 22:04:16.937445: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly


2019-03-18 22:04:42.737824: Slow Control sending run file


2019-03-18 22:04:42.746912: sending the run file from the server to the FPGA


2019-03-18 22:04:48.016541: starting the FPGA now


BLINDED TIME randint6: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA aligned with Slow Control


2019-03-18 22:05:07.245767: sending abort to FPGA


2019-03-18 22:05:07.347518: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run was aborted


2019-03-18 22:05:18.625186: Slow Control sending run file


2019-03-18 22:05:18.628768: sending the run file from the server to the FPGA


2019-03-18 22:05:23.895294: starting the FPGA now


BLINDED TIME randint7: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA aligned with Slow Control


2019-03-18 22:06:28.437269: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly


2019-03-18 22:06:28.556396: Slow Control sending run file


2019-03-18 22:06:28.559650: sending the run file from the server to the FPGA


2019-03-18 22:06:34.782633: starting the FPGA now


BLINDED TIME randint9: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA aligned with Slow Control


2019-03-18 22:07:39.937787: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly


2019-03-18 22:10:29.050047: FPGA server started
2019-03-18 22:10:30.154430: sending FPGA params to Slow Control


2019-03-18 22:10:30.155163: Slow Control sending run file


2019-03-18 22:10:30.156214: sending the run file from the server to the FPGA


2019-03-18 22:10:31.159598: starting the FPGA now


2019-03-18 22:10:31.260355: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly


2019-03-18 22:10:40.555983: Slow Control sending run file


2019-03-18 22:10:40.559250: sending the run file from the server to the FPGA


2019-03-18 22:10:45.831808: starting the FPGA now


BLINDED TIME randint9: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA aligned with Slow Control


2019-03-18 22:11:51.433105: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly


2019-03-18 22:13:33.522294: FPGA server started
2019-03-18 22:13:50.150843: sending FPGA params to Slow Control


2019-03-18 22:13:50.151406: Slow Control sending run file


2019-03-18 22:13:50.152236: sending the run file from the server to the FPGA


2019-03-18 22:13:51.155705: starting the FPGA now


2019-03-18 22:13:51.256540: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly


2019-03-18 22:14:01.261298: Slow Control sending run file


2019-03-18 22:14:01.263838: sending the run file from the server to the FPGA


2019-03-18 22:14:06.531357: starting the FPGA now


BLINDED TIME randint6: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA aligned with Slow Control


2019-03-18 22:15:10.937018: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly


2019-03-18 22:17:02.234158: command not recognized [3584 0 30 1000]


2019-03-18 22:17:02.234436: sending FPGA params to Slow Control


2019-03-18 22:17:02.234559: Slow Control sending run file


2019-03-18 22:17:02.234695: sending the run file from the server to the FPGA


2019-03-18 22:17:03.239007: starting the FPGA now


2019-03-18 22:17:03.339823: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly


2019-03-18 22:17:19.480577: Slow Control sending run file


2019-03-18 22:17:19.481684: sending the run file from the server to the FPGA


2019-03-18 22:17:24.749390: starting the FPGA now


BLINDED TIME randint4: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA aligned with Slow Control


2019-03-18 22:18:30.937234: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly


2019-03-18 22:21:38.484803: FPGA server started
2019-03-18 22:21:57.733019: FPGA server started
2019-03-19 16:47:16.607200: FPGA server started
2019-03-19 16:47:21.089908: sending FPGA params to Slow Control


2019-03-19 16:47:21.090220: Slow Control sending run file


2019-03-19 16:47:21.090633: sending the run file from the server to the FPGA


2019-03-19 16:47:22.093081: starting the FPGA now


2019-03-19 16:47:22.193714: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly


2019-03-19 16:48:45.104376: Slow Control sending run file


2019-03-19 16:48:45.105549: sending the run file from the server to the FPGA


2019-03-19 16:48:50.370095: starting the FPGA now


BLINDED TIME randint0: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA aligned with Slow Control


2019-03-19 16:49:54.934167: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly


2019-03-19 16:49:55.041046: Slow Control sending run file


2019-03-19 16:49:55.042554: sending the run file from the server to the FPGA


2019-03-19 16:50:01.257444: starting the FPGA now


BLINDED TIME randint1: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA aligned with Slow Control


2019-03-19 16:51:06.436538: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly


2019-03-19 16:51:06.543412: Slow Control sending run file


2019-03-19 16:51:06.544575: sending the run file from the server to the FPGA


2019-03-19 16:51:12.759760: starting the FPGA now


BLINDED TIME randint4: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA aligned with Slow Control


2019-03-19 16:52:17.934892: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly


2019-03-19 16:52:18.041461: Slow Control sending run file


2019-03-19 16:52:18.042659: sending the run file from the server to the FPGA


2019-03-19 16:52:24.256902: starting the FPGA now


BLINDED TIME randint1: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA aligned with Slow Control


2019-03-19 16:53:30.434658: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly


2019-03-19 16:53:30.541944: Slow Control sending run file


2019-03-19 16:53:30.542738: sending the run file from the server to the FPGA


2019-03-19 16:53:36.757920: starting the FPGA now


BLINDED TIME randint0: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA aligned with Slow Control


2019-03-19 16:54:42.933689: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly


2019-03-19 16:54:43.044839: Slow Control sending run file


2019-03-19 16:54:43.047501: sending the run file from the server to the FPGA


2019-03-19 16:54:49.264094: starting the FPGA now


BLINDED TIME randint2: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA aligned with Slow Control


2019-03-19 16:55:54.434741: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly


2019-03-19 16:55:54.543720: Slow Control sending run file


2019-03-19 16:55:54.545243: sending the run file from the server to the FPGA


2019-03-19 16:56:00.760589: starting the FPGA now


BLINDED TIME randint2: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA aligned with Slow Control


2019-03-19 16:57:06.933938: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly


2019-03-19 16:57:07.054467: Slow Control sending run file


2019-03-19 16:57:07.056809: sending the run file from the server to the FPGA


2019-03-19 16:57:13.272887: starting the FPGA now


BLINDED TIME randint5: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA aligned with Slow Control


2019-03-19 16:58:18.435548: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly


2019-03-19 17:04:15.678189: FPGA server started
2019-03-19 17:04:16.782738: sending FPGA params to Slow Control


2019-03-19 17:04:16.783657: Slow Control sending run file


2019-03-19 17:04:16.785221: sending the run file from the server to the FPGA


2019-03-19 17:04:17.788736: starting the FPGA now


2019-03-19 17:04:17.889514: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly


2019-03-19 17:29:43.418582: command not recognized [3584 0 30 1000]


2019-03-19 17:29:43.418677: sending FPGA params to Slow Control


2019-03-19 17:29:43.418776: Slow Control sending run file


2019-03-19 17:29:43.418910: sending the run file from the server to the FPGA


2019-03-19 17:29:44.421695: starting the FPGA now


2019-03-19 17:29:44.522539: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly


2019-03-19 17:29:54.046482: Slow Control sending run file


2019-03-19 17:29:54.047651: sending the run file from the server to the FPGA


2019-03-19 17:29:59.322557: starting the FPGA now


BLINDED TIME randint5: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA aligned with Slow Control


2019-03-19 17:31:03.936531: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly


2019-03-19 17:32:30.405922: FPGA server started
2019-03-19 17:33:00.257706: sending FPGA params to Slow Control


2019-03-19 17:33:00.258507: Slow Control sending run file


2019-03-19 17:33:00.259871: sending the run file from the server to the FPGA


2019-03-19 17:33:01.263611: starting the FPGA now


2019-03-19 17:33:01.364495: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly


2019-03-19 17:34:02.599766: Slow Control sending run file


2019-03-19 17:34:02.604279: sending the run file from the server to the FPGA


2019-03-19 17:34:07.878288: starting the FPGA now


BLINDED TIME randint6: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA aligned with Slow Control


2019-03-19 17:35:12.437140: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly


2019-06-20 00:48:45.570771: FPGA server started
2019-06-20 00:49:59.834496: FPGA server started
2019-06-20 00:53:57.716061: FPGA server started
2019-06-20 00:54:06.879949: sending FPGA params to Slow Control


2019-06-20 00:54:06.880552: Slow Control sending run file


2019-06-20 00:54:06.881160: sending the run file from the server to the FPGA


2019-06-20 00:54:07.883816: starting the FPGA now


2019-06-20 00:54:07.984356: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly


2019-06-20 00:56:28.473403: Slow Control sending run file


2019-06-20 00:56:28.475236: sending the run file from the server to the FPGA


2019-06-20 00:56:33.738955: starting the FPGA now


BLINDED TIME randint0: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA aligned with Slow Control


2019-06-20 00:57:39.040954: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly


2019-06-20 00:57:39.156225: Slow Control sending run file


2019-06-20 00:57:39.156943: sending the run file from the server to the FPGA


2019-06-20 00:57:45.375902: starting the FPGA now


BLINDED TIME randint7: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA aligned with Slow Control


2019-06-20 00:58:50.540817: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly


2019-06-20 00:58:50.660443: Slow Control sending run file


2019-06-20 00:58:50.661311: sending the run file from the server to the FPGA


2019-06-20 00:58:56.880015: starting the FPGA now


BLINDED TIME randint1: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA aligned with Slow Control


2019-06-20 11:47:08.102550: FPGA server started
2019-06-20 11:47:10.547817: sending FPGA params to Slow Control


2019-06-20 11:47:10.548132: Slow Control sending run file


2019-06-20 11:47:10.548447: sending the run file from the server to the FPGA


2019-06-20 11:47:11.551045: starting the FPGA now


2019-06-20 11:47:11.651667: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly


2019-06-20 11:47:23.922260: Slow Control sending run file


2019-06-20 11:47:23.923131: sending the run file from the server to the FPGA


2019-06-20 11:47:29.185239: starting the FPGA now


BLINDED TIME randint6: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA aligned with Slow Control


2019-06-20 11:47:45.445607: sending abort to FPGA


2019-06-20 11:47:45.546812: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run was aborted


2019-06-20 11:48:14.244628: Slow Control sending run file


2019-06-20 11:48:14.246308: sending the run file from the server to the FPGA


2019-06-20 11:48:15.248970: starting the FPGA now


2019-06-20 11:48:15.349568: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly


2019-06-20 11:48:34.204765: Slow Control sending run file


2019-06-20 11:48:34.205624: sending the run file from the server to the FPGA


2019-06-20 11:48:35.208290: starting the FPGA now


2019-06-20 11:48:35.308923: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly


2019-06-20 11:48:51.293042: Slow Control sending run file


2019-06-20 11:48:51.293948: sending the run file from the server to the FPGA


2019-06-20 11:48:52.296572: starting the FPGA now


2019-06-20 11:48:52.397082: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly


2019-06-20 11:48:57.236533: Slow Control sending run file


2019-06-20 11:48:57.237019: sending the run file from the server to the FPGA


2019-06-20 11:48:58.239668: starting the FPGA now


2019-06-20 11:48:58.340266: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly


2019-06-20 11:49:19.125043: Slow Control sending run file


2019-06-20 11:49:19.125993: sending the run file from the server to the FPGA


2019-06-20 11:49:20.128759: starting the FPGA now


2019-06-20 11:49:20.229414: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly


2019-06-20 11:49:33.581328: Slow Control sending run file


2019-06-20 11:49:33.582187: sending the run file from the server to the FPGA


2019-06-20 11:49:34.584900: starting the FPGA now


2019-06-20 11:49:34.685369: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly


2019-06-20 11:49:44.981568: Slow Control sending run file


2019-06-20 11:49:44.982447: sending the run file from the server to the FPGA


2019-06-20 11:49:45.985028: starting the FPGA now


2019-06-20 11:49:46.085573: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly


2019-06-20 11:49:56.421476: Slow Control sending run file


2019-06-20 11:49:56.422696: sending the run file from the server to the FPGA


2019-06-20 11:49:57.425305: starting the FPGA now


2019-06-20 11:49:57.526022: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly


2019-06-20 11:50:07.789488: Slow Control sending run file


2019-06-20 11:50:07.790254: sending the run file from the server to the FPGA


2019-06-20 11:50:08.792823: starting the FPGA now


2019-06-20 11:50:08.893358: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly


2019-06-20 14:04:06.913377: command not recognized [3584 0 30 1000]


2019-06-20 14:04:06.913563: sending FPGA params to Slow Control


2019-06-20 14:04:06.913740: Slow Control sending run file


2019-06-20 14:04:06.914055: sending the run file from the server to the FPGA


2019-06-20 14:04:07.916497: starting the FPGA now


2019-06-20 14:04:08.017031: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly


2019-06-20 14:04:30.518611: Slow Control sending run file


2019-06-20 14:04:30.519384: sending the run file from the server to the FPGA


2019-06-20 14:04:31.522035: starting the FPGA now


2019-06-20 14:04:31.622618: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly


2019-06-20 14:04:40.374711: Slow Control sending run file


2019-06-20 14:04:40.375636: sending the run file from the server to the FPGA


2019-06-20 14:04:41.378251: starting the FPGA now


2019-06-20 14:04:41.478922: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly


2019-06-20 14:04:51.822281: Slow Control sending run file


2019-06-20 14:04:51.823098: sending the run file from the server to the FPGA


2019-06-20 14:04:52.825896: starting the FPGA now


2019-06-20 14:04:52.926616: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly


2019-06-20 14:05:03.238826: Slow Control sending run file


2019-06-20 14:05:03.239608: sending the run file from the server to the FPGA


2019-06-20 14:05:04.242333: starting the FPGA now


2019-06-20 14:05:04.342926: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly


2019-06-20 14:05:28.343151: Slow Control sending run file


2019-06-20 14:05:28.343893: sending the run file from the server to the FPGA


2019-06-20 14:05:29.346615: starting the FPGA now


2019-06-20 14:05:29.447174: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly


2019-06-20 14:05:39.391371: Slow Control sending run file


2019-06-20 14:05:39.392275: sending the run file from the server to the FPGA


2019-06-20 14:05:40.394888: starting the FPGA now


2019-06-20 14:05:40.495456: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly


2019-06-20 14:05:53.055757: Slow Control sending run file


2019-06-20 14:05:53.056535: sending the run file from the server to the FPGA


2019-06-20 14:05:54.059409: starting the FPGA now


2019-06-20 14:05:54.160053: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly


2019-06-20 14:06:02.607722: Slow Control sending run file


2019-06-20 14:06:02.608665: sending the run file from the server to the FPGA


2019-06-20 14:06:03.611385: starting the FPGA now


2019-06-20 14:06:03.711913: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly


2019-06-20 14:06:14.447702: Slow Control sending run file


2019-06-20 14:06:14.448491: sending the run file from the server to the FPGA


2019-06-20 14:06:15.451030: starting the FPGA now


2019-06-20 14:06:15.551632: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly


2019-06-20 14:40:26.394282: command not recognized [776 0 30 1000]


2019-06-20 14:40:26.394427: sending FPGA params to Slow Control


2019-06-20 14:40:26.394615: Slow Control sending run file


2019-06-20 14:40:26.394843: sending the run file from the server to the FPGA


2019-06-20 14:40:27.397347: starting the FPGA now


2019-06-20 14:40:27.498006: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly


2019-06-20 14:40:41.881924: Slow Control sending run file


2019-06-20 14:40:41.882623: sending the run file from the server to the FPGA


2019-06-20 14:40:42.885112: starting the FPGA now


2019-06-20 14:40:42.985716: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly


2019-06-20 14:40:52.305996: Slow Control sending run file


2019-06-20 14:40:52.306990: sending the run file from the server to the FPGA


2019-06-20 14:40:53.309619: starting the FPGA now


2019-06-20 14:40:53.410207: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly


2019-06-20 14:41:02.218187: Slow Control sending run file


2019-06-20 14:41:02.219130: sending the run file from the server to the FPGA


2019-06-20 14:41:03.221942: starting the FPGA now


2019-06-20 14:41:03.322663: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly


2019-06-20 14:41:12.018196: Slow Control sending run file


2019-06-20 14:41:12.019082: sending the run file from the server to the FPGA


2019-06-20 14:41:13.021778: starting the FPGA now


2019-06-20 14:41:13.122374: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly


2019-06-20 14:41:27.074356: Slow Control sending run file


2019-06-20 14:41:27.075168: sending the run file from the server to the FPGA


2019-06-20 14:41:28.077855: starting the FPGA now


2019-06-20 14:41:28.178430: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly


2019-06-20 14:43:42.593569: command not recognized [776 0 30 1000]


2019-06-20 14:43:42.593718: sending FPGA params to Slow Control


2019-06-20 14:43:42.593883: Slow Control sending run file


2019-06-20 14:43:42.594085: sending the run file from the server to the FPGA


2019-06-20 14:43:43.596716: starting the FPGA now


2019-06-20 14:43:43.697289: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly


2019-06-20 14:46:32.747711: command not recognized [776 0 30 1000]


2019-06-20 14:46:32.747861: sending FPGA params to Slow Control


2019-06-20 14:46:32.748029: Slow Control sending run file


2019-06-20 14:46:32.748243: sending the run file from the server to the FPGA


2019-06-20 14:46:33.750881: starting the FPGA now


2019-06-20 14:46:33.851529: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly


2019-06-20 14:46:36.966433: Slow Control sending run file


2019-06-20 14:46:36.967206: sending the run file from the server to the FPGA


2019-06-20 14:46:37.969915: starting the FPGA now


2019-06-20 14:46:38.070581: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly


2019-06-20 14:46:40.054344: Slow Control sending run file


2019-06-20 14:46:40.055190: sending the run file from the server to the FPGA


2019-06-20 14:46:41.057903: starting the FPGA now


2019-06-20 14:46:41.158445: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly


2019-06-20 14:47:56.767333: Slow Control sending run file


2019-06-20 14:47:56.768275: sending the run file from the server to the FPGA


2019-06-20 14:47:57.771094: starting the FPGA now


2019-06-20 14:47:57.871743: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly


2019-06-20 14:48:51.623854: Slow Control sending run file


2019-06-20 14:48:51.624711: sending the run file from the server to the FPGA


2019-06-20 14:48:52.627388: starting the FPGA now


2019-06-20 14:48:52.728080: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly


2019-06-20 14:50:31.257247: Slow Control sending run file


2019-06-20 14:50:31.258122: sending the run file from the server to the FPGA


2019-06-20 14:50:32.260758: starting the FPGA now


2019-06-20 14:50:32.361434: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly


2019-06-20 14:51:39.881964: Slow Control sending run file


2019-06-20 14:51:39.882864: sending the run file from the server to the FPGA


2019-06-20 14:51:40.885451: starting the FPGA now


2019-06-20 14:51:40.986097: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly


2019-06-20 14:52:55.610971: Slow Control sending run file


2019-06-20 14:52:55.611817: sending the run file from the server to the FPGA


2019-06-20 14:52:56.614499: starting the FPGA now


2019-06-20 14:52:56.715232: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly


2019-06-20 14:53:35.331337: Slow Control sending run file


2019-06-20 14:53:35.332289: sending the run file from the server to the FPGA


2019-06-20 14:53:36.335090: starting the FPGA now


2019-06-20 14:53:36.435804: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly


2019-06-20 14:55:19.692644: Slow Control sending run file


2019-06-20 14:55:19.693401: sending the run file from the server to the FPGA


2019-06-20 14:55:20.695958: starting the FPGA now


2019-06-20 14:55:20.796522: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly


2019-06-20 14:56:57.670053: Slow Control sending run file


2019-06-20 14:56:57.670765: sending the run file from the server to the FPGA


2019-06-20 14:56:58.673374: starting the FPGA now


2019-06-20 14:56:58.773918: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly


2019-06-20 14:59:40.751874: Slow Control sending run file


2019-06-20 14:59:40.752777: sending the run file from the server to the FPGA


2019-06-20 14:59:41.755463: starting the FPGA now


2019-06-20 14:59:41.856116: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly


2019-06-20 15:04:19.522966: Slow Control sending run file


2019-06-20 15:04:19.523539: sending the run file from the server to the FPGA


2019-06-20 15:04:20.526157: starting the FPGA now


2019-06-20 15:04:20.626850: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly


2019-06-20 15:06:37.340916: Slow Control sending run file


2019-06-20 15:06:37.341909: sending the run file from the server to the FPGA


2019-06-20 15:06:38.344505: starting the FPGA now


2019-06-20 15:06:38.445044: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly


2019-06-20 15:08:07.206092: Slow Control sending run file


2019-06-20 15:08:07.207379: sending the run file from the server to the FPGA


2019-06-20 15:08:08.210028: starting the FPGA now


2019-06-20 15:08:08.310568: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly


2019-06-20 15:09:07.096041: FPGA server started
2019-06-20 15:09:10.144019: sending FPGA params to Slow Control


2019-06-20 15:09:10.144550: Slow Control sending run file


2019-06-20 15:09:10.145149: sending the run file from the server to the FPGA


2019-06-20 15:09:11.147962: starting the FPGA now


2019-06-20 15:09:11.248523: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly


2019-06-20 15:09:14.430912: Slow Control sending run file


2019-06-20 15:09:14.432054: sending the run file from the server to the FPGA


2019-06-20 15:09:15.434669: starting the FPGA now


2019-06-20 15:09:15.535210: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly


2019-06-20 15:09:28.359001: Slow Control sending run file


2019-06-20 15:09:28.359933: sending the run file from the server to the FPGA


2019-06-20 15:09:29.362547: starting the FPGA now


2019-06-20 15:09:29.463112: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly


2019-06-21 13:58:52.257135: FPGA server started
2019-06-21 13:58:57.312023: sending FPGA params to Slow Control


2019-06-21 13:58:57.312606: Slow Control sending run file


2019-06-21 13:58:57.313232: sending the run file from the server to the FPGA


2019-06-21 13:58:58.316092: starting the FPGA now


2019-06-21 13:58:58.416656: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly


2019-06-21 13:59:28.799889: Slow Control sending run file


2019-06-21 13:59:28.800891: sending the run file from the server to the FPGA


2019-06-21 13:59:29.803534: starting the FPGA now


2019-06-21 13:59:29.904216: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly


2019-06-21 13:59:39.951628: Slow Control sending run file


2019-06-21 13:59:39.952521: sending the run file from the server to the FPGA


2019-06-21 13:59:40.955048: starting the FPGA now


2019-06-21 13:59:41.055521: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly


2019-06-21 13:59:49.695821: Slow Control sending run file


2019-06-21 13:59:49.696739: sending the run file from the server to the FPGA


2019-06-21 13:59:50.699533: starting the FPGA now


2019-06-21 13:59:50.800114: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly


2019-06-21 14:00:04.439967: Slow Control sending run file


2019-06-21 14:00:04.440821: sending the run file from the server to the FPGA


2019-06-21 14:00:05.443422: starting the FPGA now


2019-06-21 14:00:05.544016: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly


2019-06-21 14:00:16.912019: Slow Control sending run file


2019-06-21 14:00:16.913088: sending the run file from the server to the FPGA


2019-06-21 14:00:17.915844: starting the FPGA now


2019-06-21 14:00:18.016494: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly


2019-06-21 14:00:27.896211: Slow Control sending run file


2019-06-21 14:00:27.897047: sending the run file from the server to the FPGA


2019-06-21 14:00:28.899615: starting the FPGA now


2019-06-21 14:00:29.000322: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly


2019-06-21 14:00:37.880380: Slow Control sending run file


2019-06-21 14:00:37.881186: sending the run file from the server to the FPGA


2019-06-21 14:00:38.883785: starting the FPGA now


2019-06-21 14:00:38.984357: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly


2019-06-21 14:05:57.328905: FPGA server started
2019-06-21 14:06:00.247171: sending FPGA params to Slow Control


2019-06-21 14:06:00.247803: Slow Control sending run file


2019-06-21 14:06:00.248422: sending the run file from the server to the FPGA


2019-06-21 14:06:01.251083: starting the FPGA now


2019-06-21 14:06:01.351722: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly


2019-06-21 14:06:22.396603: Slow Control sending run file


2019-06-21 14:06:22.397519: sending the run file from the server to the FPGA


2019-06-21 14:06:23.400156: starting the FPGA now


2019-06-21 14:06:23.500738: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly


2019-06-21 14:06:33.204617: Slow Control sending run file


2019-06-21 14:06:33.205447: sending the run file from the server to the FPGA


2019-06-21 14:06:34.208253: starting the FPGA now


2019-06-21 14:06:34.308837: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly


2019-06-21 14:06:41.740750: Slow Control sending run file


2019-06-21 14:06:41.741540: sending the run file from the server to the FPGA


2019-06-21 14:06:42.744217: starting the FPGA now


2019-06-21 14:06:42.844831: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly


2019-06-21 14:06:51.036998: Slow Control sending run file


2019-06-21 14:06:51.038104: sending the run file from the server to the FPGA


2019-06-21 14:06:52.040751: starting the FPGA now


2019-06-21 14:06:52.141314: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly


2019-06-21 14:08:09.530373: FPGA server started
2019-06-21 14:08:10.636889: sending FPGA params to Slow Control


2019-06-21 14:08:10.637461: Slow Control sending run file


2019-06-21 14:08:10.638071: sending the run file from the server to the FPGA


2019-06-21 14:08:11.640722: starting the FPGA now


2019-06-21 14:08:11.741279: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly


2019-06-21 14:09:50.255280: Slow Control sending run file


2019-06-21 14:09:50.256102: sending the run file from the server to the FPGA


2019-06-21 14:09:51.258672: starting the FPGA now


2019-06-21 14:09:51.359228: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly


2019-06-21 14:10:41.447779: Slow Control sending run file


2019-06-21 14:10:41.448661: sending the run file from the server to the FPGA


2019-06-21 14:10:42.451199: starting the FPGA now


2019-06-21 14:10:42.551779: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly


2019-06-21 14:11:30.383949: Slow Control sending run file


2019-06-21 14:11:30.384550: sending the run file from the server to the FPGA


2019-06-21 14:11:31.387252: starting the FPGA now


2019-06-21 14:11:31.487887: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly


2019-06-21 14:12:14.416797: Slow Control sending run file


2019-06-21 14:12:14.417824: sending the run file from the server to the FPGA


2019-06-21 14:12:15.420483: starting the FPGA now


2019-06-21 14:12:15.521086: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly


2019-06-21 14:12:40.105129: Slow Control sending run file


2019-06-21 14:12:40.105944: sending the run file from the server to the FPGA


2019-06-21 14:12:41.108586: starting the FPGA now


2019-06-21 14:12:41.209182: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly


2019-06-21 14:14:20.954685: Slow Control sending run file


2019-06-21 14:14:20.955613: sending the run file from the server to the FPGA


2019-06-21 14:14:21.958299: starting the FPGA now


2019-06-21 14:14:22.058834: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly


2019-06-21 14:16:35.187874: Slow Control sending run file


2019-06-21 14:16:35.188561: sending the run file from the server to the FPGA


2019-06-21 14:16:36.191241: starting the FPGA now


2019-06-21 14:16:36.291815: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly


2019-06-21 14:19:34.866618: Slow Control sending run file


2019-06-21 14:19:34.867655: sending the run file from the server to the FPGA


2019-06-21 14:19:40.134135: starting the FPGA now


BLINDED TIME randint1: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA aligned with Slow Control


2019-06-21 14:20:44.539426: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly


2019-06-21 14:20:44.655695: Slow Control sending run file


2019-06-21 14:20:44.656456: sending the run file from the server to the FPGA


2019-06-21 14:20:50.876163: starting the FPGA now


BLINDED TIME randint1: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA aligned with Slow Control


2019-06-21 14:21:07.650826: sending abort to FPGA


2019-06-21 14:21:07.752117: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run was aborted


2019-06-21 14:23:09.110438: FPGA server started
2019-06-21 14:23:13.842352: sending FPGA params to Slow Control


2019-06-21 14:23:13.842975: Slow Control sending run file


2019-06-21 14:23:13.843596: sending the run file from the server to the FPGA


2019-06-21 14:23:14.845966: starting the FPGA now


2019-06-21 14:23:14.946270: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly


2019-06-21 14:23:22.007737: Slow Control sending run file


2019-06-21 14:23:22.008624: sending the run file from the server to the FPGA


2019-06-21 14:23:27.275701: starting the FPGA now


BLINDED TIME randint5: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA aligned with Slow Control


2019-06-21 14:26:05.050300: FPGA server started
2019-06-21 14:26:09.165554: sending FPGA params to Slow Control


2019-06-21 14:26:09.166139: Slow Control sending run file


2019-06-21 14:26:09.166906: sending the run file from the server to the FPGA


2019-06-21 14:26:10.169439: starting the FPGA now


2019-06-21 14:26:10.269983: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly


2019-06-21 14:26:23.396368: Slow Control sending run file


2019-06-21 14:26:23.397361: sending the run file from the server to the FPGA


2019-06-21 14:26:28.664728: starting the FPGA now


BLINDED TIME randint6: checking state of FPGAFPGA aligned with Slow Control

BLINDED TIME randint7: checking state of FPGAFPGA aligned with Slow Control

BLINDED TIME randint5: checking state of FPGAFPGA aligned with Slow Control

BLINDED TIME randint0: checking state of FPGAFPGA aligned with Slow Control

BLINDED TIME randint3: checking state of FPGAFPGA aligned with Slow Control

BLINDED TIME randint3: checking state of FPGAFPGA aligned with Slow Control

BLINDED TIME randint6: checking state of FPGAFPGA aligned with Slow Control

2019-06-21 14:27:26.668242: FPGA server started
2019-06-21 14:27:30.457467: FPGA server started
2019-06-21 14:27:34.082353: sending FPGA params to Slow Control


2019-06-21 14:27:34.082994: Slow Control sending run file


2019-06-21 14:27:34.083622: sending the run file from the server to the FPGA


2019-06-21 14:27:35.086297: starting the FPGA now


2019-06-21 14:27:35.186877: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly


2019-06-21 14:27:42.797309: Slow Control sending run file


2019-06-21 14:27:42.798385: sending the run file from the server to the FPGA


2019-06-21 14:27:48.065415: starting the FPGA now


BLINDED TIME randint0: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA aligned with Slow Control


2019-06-21 14:28:22.490845: FPGA server started
2019-06-21 14:28:26.077102: FPGA server started
2019-06-21 14:28:27.813394: FPGA server started
2019-06-21 14:29:03.619305: FPGA server started
2019-06-21 14:41:49.721656: FPGA server started
2019-06-21 14:42:11.571584: sending FPGA params to Slow Control


2019-06-21 14:42:11.572252: Slow Control sending run file


2019-06-21 14:42:11.572855: sending the run file from the server to the FPGA


2019-06-21 14:42:12.575523: starting the FPGA now


2019-06-21 14:42:12.676097: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly


2019-06-21 15:15:02.024361: FPGA server started
2019-06-21 15:15:05.921594: sending FPGA params to Slow Control


2019-06-21 15:15:05.922192: Slow Control sending run file


2019-06-21 15:15:05.922732: sending the run file from the server to the FPGA


2019-06-21 15:15:06.925283: starting the FPGA now


2019-06-21 15:15:07.025840: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly


2019-06-21 15:15:14.202527: Slow Control sending run file


2019-06-21 15:15:14.203363: sending the run file from the server to the FPGA


2019-06-21 16:06:52.116864: FPGA server started
2019-06-21 16:06:55.006624: sending FPGA params to Slow Control


2019-06-21 16:06:55.007240: Slow Control sending run file


2019-06-21 16:06:55.007840: sending the run file from the server to the FPGA


2019-06-21 16:06:56.010458: starting the FPGA now


2019-06-21 16:06:56.111100: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly


2019-06-21 16:07:12.758402: Slow Control sending run file


2019-06-21 16:07:12.759248: sending the run file from the server to the FPGA


2019-06-21 16:07:18.025821: starting the FPGA HmGX


BLINDED TIME randint6: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA aligned with Slow Control


2019-06-21 16:17:13.940116: sending abort to FPGA


2019-06-21 16:17:14.041335: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run was aborted


2019-06-21 16:29:01.495136: FPGA server started
2019-06-21 16:29:06.873196: sending FPGA params to Slow Control


2019-06-21 16:29:06.873838: Slow Control sending run file


2019-06-21 16:29:06.874545: sending the run file from the server to the FPGA


2019-06-21 16:29:07.877139: starting the FPGA now


2019-06-21 16:29:07.977861: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly


2019-06-21 16:31:57.576454: command not recognized [776 0 30 1000]


2019-06-21 16:31:57.576592: sending FPGA params to Slow Control


2019-06-21 16:31:57.576774: Slow Control sending run file


2019-06-21 16:31:57.577076: sending the run file from the server to the FPGA


2019-06-21 16:31:58.579544: starting the FPGA now


2019-06-21 16:31:58.680142: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly


2019-06-21 16:33:22.010912: Slow Control sending run file


2019-06-21 16:33:22.011240: sending the run file from the server to the FPGA


2019-06-21 16:33:23.013843: starting the FPGA now


2019-06-21 16:33:23.114485: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly


2019-06-21 16:33:26.249343: Slow Control sending run file


2019-06-21 16:33:26.250302: sending the run file from the server to the FPGA


2019-06-21 16:33:27.253110: starting the FPGA now


2019-06-21 16:33:27.353778: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly


2019-06-21 16:34:08.809672: Slow Control sending run file


2019-06-21 16:34:08.810204: sending the run file from the server to the FPGA


2019-06-21 16:34:09.812759: starting the FPGA now


2019-06-21 16:34:09.913316: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly


2019-06-21 16:36:06.769981: Slow Control sending run file


2019-06-21 16:36:06.770726: sending the run file from the server to the FPGA


2019-06-21 16:36:06.971388: not starting the FPGA, load the file again


2019-06-21 16:36:34.496500: FPGA server started
2019-06-21 16:36:41.376131: sending FPGA params to Slow Control


2019-06-21 16:36:41.376647: Slow Control sending run file


2019-06-21 16:36:41.377235: sending the run file from the server to the FPGA


2019-06-21 16:36:42.379855: starting the FPGA now


2019-06-21 16:36:42.480513: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly


2019-06-21 16:36:50.007468: Slow Control sending run file


2019-06-21 16:36:50.008242: sending the run file from the server to the FPGA


2019-06-21 16:37:32.486279: FPGA server started
2019-06-21 16:37:35.393718: FPGA server started
2019-06-21 16:38:08.518864: FPGA server started
2019-06-21 16:38:09.623361: sending FPGA params to Slow Control


2019-06-21 16:38:09.624021: Slow Control sending run file


2019-06-21 16:38:09.624601: sending the run file from the server to the FPGA


2019-06-21 16:38:10.627275: starting the FPGA now


2019-06-21 16:38:10.727843: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly


2019-06-21 16:38:41.623834: Slow Control sending run file


2019-06-21 16:38:41.625337: sending the run file from the server to the FPGA


2019-06-21 16:38:46.887037: starting the FPGA now


BLINDED TIME randint9: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA aligned with Slow Control


2019-06-21 16:39:23.193206: FPGA server started
2019-06-21 16:39:25.343023: FPGA server started
2019-06-21 16:39:36.876779: sending FPGA params to Slow Control


2019-06-21 16:39:36.877397: Slow Control sending run file


2019-06-21 16:39:36.877980: sending the run file from the server to the FPGA


2019-06-21 16:39:37.880765: starting the FPGA now


2019-06-21 16:39:37.981313: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly


2019-06-21 16:39:48.818875: Slow Control sending run file


2019-06-21 16:39:48.819679: sending the run file from the server to the FPGA


2019-06-21 16:39:54.084604: starting the FPGA HmGX


BLINDED TIME randint9: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA aligned with Slow Control


2019-06-21 16:43:34.540050: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly


2019-06-21 16:43:34.657320: Slow Control sending run file


2019-06-21 16:43:34.658134: sending the run file from the server to the FPGA


2019-06-21 16:43:40.876743: starting the FPGA HmGX


BLINDED TIME randint7: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA aligned with Slow Control


2019-06-21 16:51:43.040193: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly


2019-06-21 16:51:43.156002: Slow Control sending run file


2019-06-21 16:51:43.156833: sending the run file from the server to the FPGA


2019-06-23 21:17:41.662386: FPGA server started
2019-06-23 21:18:13.820508: sending FPGA params to Slow Control


2019-06-23 21:18:13.821131: Slow Control sending run file


2019-06-23 21:18:13.821976: sending the run file from the server to the FPGA


2019-06-23 21:18:14.824650: starting the FPGA now


2019-06-23 21:18:14.925186: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly


2019-06-23 21:18:23.744562: Slow Control sending run file


2019-06-23 21:18:23.745512: sending the run file from the server to the FPGA


2019-06-23 21:18:24.748256: starting the FPGA now


2019-06-23 21:18:24.848873: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly


2019-06-23 21:18:26.600410: Slow Control sending run file


2019-06-23 21:18:26.601246: sending the run file from the server to the FPGA


2019-06-23 21:18:27.603833: starting the FPGA now


2019-06-23 21:18:27.704391: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly


2019-06-23 21:18:33.936462: Slow Control sending run file


2019-06-23 21:18:33.937401: sending the run file from the server to the FPGA


2019-06-23 21:18:34.940082: starting the FPGA now


2019-06-23 21:18:35.040659: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly


2019-06-23 21:18:36.768647: Slow Control sending run file


2019-06-23 21:18:36.769581: sending the run file from the server to the FPGA


2019-06-23 21:18:37.772283: starting the FPGA now


2019-06-23 21:18:37.872865: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly


2019-06-23 21:18:39.144545: Slow Control sending run file


2019-06-23 21:18:39.145506: sending the run file from the server to the FPGA


2019-06-23 21:18:40.148039: starting the FPGA now


2019-06-23 21:18:40.248595: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly


2019-06-23 21:18:41.416521: Slow Control sending run file


2019-06-23 21:18:41.417395: sending the run file from the server to the FPGA


2019-06-23 21:18:42.419974: starting the FPGA now


2019-06-23 21:18:42.520537: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly


2019-06-23 21:18:44.024538: Slow Control sending run file


2019-06-23 21:18:44.025450: sending the run file from the server to the FPGA


2019-06-23 21:18:45.028415: starting the FPGA now


2019-06-23 21:18:45.129165: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly


2019-06-23 21:19:01.440936: Slow Control sending run file


2019-06-23 21:19:01.442021: sending the run file from the server to the FPGA


2019-06-23 21:19:02.444613: starting the FPGA now


2019-06-23 21:19:02.545236: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly


2019-06-23 21:19:12.608888: Slow Control sending run file


2019-06-23 21:19:12.609957: sending the run file from the server to the FPGA


2019-06-23 21:19:13.612789: starting the FPGA now


2019-06-23 21:19:13.713520: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly


2019-06-23 21:19:25.529063: Slow Control sending run file


2019-06-23 21:19:25.529998: sending the run file from the server to the FPGA


2019-06-23 21:19:26.532793: starting the FPGA now


2019-06-23 21:19:26.633344: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly


2019-06-23 21:19:36.201252: Slow Control sending run file


2019-06-23 21:19:36.202118: sending the run file from the server to the FPGA


2019-06-23 21:19:37.204769: starting the FPGA now


2019-06-23 21:19:37.305327: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly


2019-06-23 21:20:24.648551: FPGA server started
2019-06-23 21:28:32.844972: FPGA server started
2019-06-23 21:29:05.828870: sending FPGA params to Slow Control


2019-06-23 21:29:05.829460: Slow Control sending run file


2019-06-23 21:29:05.830155: sending the run file from the server to the FPGA


2019-06-23 21:29:06.832777: starting the FPGA now


2019-06-23 21:29:06.933346: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly


2019-06-23 21:29:18.340097: Slow Control sending run file


2019-06-23 21:29:18.341509: sending the run file from the server to the FPGA


2019-06-23 21:31:27.840870: FPGA server started
2019-06-23 21:31:29.347210: FPGA server started
2019-06-23 21:31:31.070166: FPGA server started
2019-06-23 21:32:32.023334: FPGA server started
2019-06-23 21:32:37.614867: sending FPGA params to Slow Control


2019-06-23 21:32:37.615532: Slow Control sending run file


2019-06-23 21:32:37.616133: sending the run file from the server to the FPGA


2019-06-23 21:32:38.618779: starting the FPGA now


2019-06-23 21:32:38.719380: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly


2019-06-23 21:33:32.513929: Slow Control sending run file


2019-06-23 21:33:32.515017: sending the run file from the server to the FPGA


2019-06-23 21:33:33.517663: starting the FPGA now


2019-06-23 21:33:33.618354: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly


2019-06-23 21:38:57.124379: Slow Control sending run file


2019-06-23 21:38:57.125204: sending the run file from the server to the FPGA


2019-06-23 21:38:58.127890: starting the FPGA now


2019-06-23 21:38:58.228484: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly


2019-06-23 21:39:04.834168: Slow Control sending run file


2019-06-23 21:39:04.835011: sending the run file from the server to the FPGA


2019-06-23 21:43:05.323924: FPGA server started
2019-06-23 21:43:36.981141: sending FPGA params to Slow Control


2019-06-23 21:43:36.981776: Slow Control sending run file


2019-06-23 21:43:36.982397: sending the run file from the server to the FPGA


2019-06-23 21:43:37.984999: starting the FPGA now


2019-06-23 21:43:38.085545: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly


2019-06-23 21:43:47.005657: Slow Control sending run file


2019-06-23 21:43:47.006489: sending the run file from the server to the FPGA


2019-06-23 22:07:23.026238: FPGA server started
2019-06-23 22:14:02.806774: FPGA server started
2019-06-23 22:14:32.794178: sending FPGA params to Slow Control


2019-06-23 22:14:32.794660: Slow Control sending run file


2019-06-23 22:14:32.795218: sending the run file from the server to the FPGA


2019-06-23 22:14:33.797797: starting the FPGA now


2019-06-23 22:14:33.898435: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly


2019-06-23 22:16:00.212123: Slow Control sending run file


2019-06-23 22:16:00.213025: sending the run file from the server to the FPGA


2019-06-23 22:16:01.215829: starting the FPGA now


2019-06-23 22:16:01.316499: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly


2019-06-23 22:16:28.756485: Slow Control sending run file


2019-06-23 22:16:28.757275: sending the run file from the server to the FPGA


2019-06-23 22:16:29.760120: starting the FPGA now


2019-06-23 22:16:29.860714: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly


2019-06-23 22:16:31.926575: Slow Control sending run file


2019-06-23 22:16:31.927473: sending the run file from the server to the FPGA


2019-06-23 22:17:56.391211: FPGA server started
2019-06-23 22:17:59.624025: FPGA server started
2019-06-23 22:18:46.657083: FPGA server started
2019-06-23 22:18:47.761635: sending FPGA params to Slow Control


2019-06-23 22:18:47.762263: Slow Control sending run file


2019-06-23 22:18:47.762843: sending the run file from the server to the FPGA


2019-06-23 22:18:48.765444: starting the FPGA now


2019-06-23 22:18:48.866022: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly


2019-06-23 22:19:41.074530: Slow Control sending run file


2019-06-23 22:19:41.076096: sending the run file from the server to the FPGA


2019-06-23 22:19:46.339777: starting the FPGA HmGX


BLINDED TIME randint3: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA aligned with Slow Control


2019-06-23 22:21:24.039662: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly


2019-06-23 22:21:24.159229: Slow Control sending run file


2019-06-23 22:21:24.160017: sending the run file from the server to the FPGA


2019-06-23 22:21:30.378885: starting the FPGA HmGX


BLINDED TIME randint6: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA aligned with Slow Control


2019-06-24 11:28:48.117425: FPGA server started
2019-06-24 11:28:49.222926: sending FPGA params to Slow Control


2019-06-24 11:28:49.223193: Slow Control sending run file


2019-06-24 11:28:49.223443: sending the run file from the server to the FPGA


2019-06-24 11:28:50.225543: starting the FPGA now


2019-06-24 11:28:50.325931: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly


2019-06-24 11:29:08.048007: Slow Control sending run file


2019-06-24 11:29:08.048926: sending the run file from the server to the FPGA


2019-06-24 11:29:13.311902: starting the FPGA HmGX


BLINDED TIME randint9: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA aligned with Slow Control


2019-06-24 11:31:30.532393: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly


2019-06-24 11:31:30.640906: Slow Control sending run file


2019-06-24 11:31:30.641680: sending the run file from the server to the FPGA


2019-06-24 11:31:36.854882: starting the FPGA HmGX


BLINDED TIME randint7: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA aligned with Slow Control


2019-06-24 11:32:53.533476: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly


2019-06-24 11:32:53.642536: Slow Control sending run file


2019-06-24 11:32:53.643388: sending the run file from the server to the FPGA


2019-06-24 13:44:57.281261: FPGA server started
2019-06-24 13:45:14.576459: FPGA server started
2019-06-24 13:47:57.635451: FPGA server started
2019-06-24 13:48:55.915065: FPGA server started
2019-06-24 13:49:43.883807: FPGA server started
2019-06-24 13:50:49.156457: FPGA server started
2019-06-24 14:04:58.229492: FPGA server started
2019-06-24 14:09:37.994132: FPGA server started
2019-06-24 14:09:43.806533: sending FPGA params to Slow Control


2019-06-24 14:09:43.806805: Slow Control sending run file


2019-06-24 14:09:43.807077: sending the run file from the server to the FPGA


2019-06-24 14:09:44.809237: starting the FPGA now


2019-06-24 14:09:44.909621: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly


2019-06-24 14:10:24.404090: Slow Control sending run file


2019-06-24 14:10:24.404941: sending the run file from the server to the FPGA


2019-06-24 14:10:29.667939: starting the FPGA HmGX


BLINDED TIME randint2: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint9: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint6: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint8: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint4: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint0: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint3: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint5: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint2: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint1: checking state of FPGA
FPGA aligned with Slow Control


2019-06-24 14:13:35.032261: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly


2019-06-24 14:13:35.140757: Slow Control sending run file


2019-06-24 14:13:35.141522: sending the run file from the server to the FPGA


2019-06-24 14:13:41.354788: starting the FPGA HmGX


BLINDED TIME randint2: checking state of FPGA
FPGA aligned with Slow Control


2019-06-24 14:14:01.696919: sending abort to FPGA


2019-06-24 14:14:01.797791: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run was aborted


2019-06-24 14:14:12.166646: Slow Control sending run file


2019-06-24 14:14:12.167476: sending the run file from the server to the FPGA


2019-06-24 14:23:50.012027: FPGA server started
2019-06-24 14:23:55.951043: sending FPGA params to Slow Control


2019-06-24 14:23:55.951282: Slow Control sending run file


2019-06-24 14:23:55.951510: sending the run file from the server to the FPGA


2019-06-24 14:23:56.953576: starting the FPGA now


2019-06-24 14:23:57.053944: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly


2019-06-24 14:24:31.958851: Slow Control sending run file


2019-06-24 14:24:31.959171: sending the run file from the server to the FPGA


2019-06-24 14:24:32.961264: starting the FPGA now


2019-06-24 14:24:33.061638: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly


2019-06-24 14:27:02.634555: command not recognized [776 0 30 1000]


2019-06-24 14:27:02.634715: sending FPGA params to Slow Control


2019-06-24 14:27:02.634877: Slow Control sending run file


2019-06-24 14:27:02.635081: sending the run file from the server to the FPGA


2019-06-24 14:27:03.637149: starting the FPGA now


2019-06-24 14:27:03.737528: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly


2019-06-24 14:27:45.736814: Slow Control sending run file


2019-06-24 14:27:45.737196: sending the run file from the server to the FPGA


2019-06-24 14:27:46.739333: starting the FPGA now


2019-06-24 14:27:46.839702: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly


2019-06-24 14:29:43.837749: command not recognized [776 0 30 1000]


2019-06-24 14:29:43.837890: sending FPGA params to Slow Control


2019-06-24 14:29:43.838060: Slow Control sending run file


2019-06-24 14:29:43.838303: sending the run file from the server to the FPGA


2019-06-24 14:29:44.840364: starting the FPGA now


2019-06-24 14:29:44.940738: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly


2019-06-24 14:33:03.501815: command not recognized [776 0 30 1000]


2019-06-24 14:33:03.502015: sending FPGA params to Slow Control


2019-06-24 14:33:03.502193: Slow Control sending run file


2019-06-24 14:33:03.502408: sending the run file from the server to the FPGA


2019-06-24 14:33:04.504460: starting the FPGA now


2019-06-24 14:33:04.604813: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly


2019-06-24 14:35:03.647723: command not recognized [776 0 30 1000]


2019-06-24 14:35:03.647872: sending FPGA params to Slow Control


2019-06-24 14:35:03.648057: Slow Control sending run file


2019-06-24 14:35:03.648275: sending the run file from the server to the FPGA


2019-06-24 14:35:04.650346: starting the FPGA now


2019-06-24 14:35:04.750728: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly


2019-06-24 14:37:23.365168: command not recognized [776 0 30 1000]


2019-06-24 14:37:23.365704: sending FPGA params to Slow Control


2019-06-24 14:37:23.365890: Slow Control sending run file


2019-06-24 14:37:23.366115: sending the run file from the server to the FPGA


2019-06-24 14:37:24.368170: starting the FPGA now


2019-06-24 14:37:24.468530: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly


2019-06-24 14:37:55.215284: Slow Control sending run file


2019-06-24 14:37:55.215687: sending the run file from the server to the FPGA


2019-06-24 14:37:56.217750: starting the FPGA now


2019-06-24 14:37:56.318135: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly


2019-06-24 14:38:27.303571: Slow Control sending run file


2019-06-24 14:38:27.304005: sending the run file from the server to the FPGA


2019-06-24 14:38:28.306023: starting the FPGA now


2019-06-24 14:38:28.406427: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly


2019-06-24 14:43:34.592741: command not recognized [776 0 30 1000]


2019-06-24 14:43:34.592916: sending FPGA params to Slow Control


2019-06-24 14:43:34.593084: Slow Control sending run file


2019-06-24 14:43:34.593310: sending the run file from the server to the FPGA


2019-06-24 14:43:35.595385: starting the FPGA now


2019-06-24 14:43:35.695768: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly


2019-06-24 14:43:42.852779: command not recognized [776 0 30 1000]


2019-06-24 14:43:42.852942: sending FPGA params to Slow Control


2019-06-24 14:43:42.853105: Slow Control sending run file


2019-06-24 14:43:42.853336: sending the run file from the server to the FPGA


2019-06-24 14:43:43.855388: starting the FPGA now


2019-06-24 14:43:43.955743: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly


2019-06-24 14:43:55.083506: Slow Control sending run file


2019-06-24 14:43:55.083908: sending the run file from the server to the FPGA


2019-06-24 14:43:56.085973: starting the FPGA now


2019-06-24 14:43:56.186349: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly


2019-06-24 14:44:02.571367: Slow Control sending run file


2019-06-24 14:44:02.571739: sending the run file from the server to the FPGA


2019-06-24 14:44:03.573848: starting the FPGA now


2019-06-24 14:44:03.674233: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly


2019-06-24 14:44:45.484069: Slow Control sending run file


2019-06-24 14:44:45.484457: sending the run file from the server to the FPGA


2019-06-24 14:44:46.486544: starting the FPGA now


2019-06-24 14:44:46.586921: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly


2019-06-24 14:46:41.106641: command not recognized [776 0 30 1000]


2019-06-24 14:46:41.106795: sending FPGA params to Slow Control


2019-06-24 14:46:41.106975: Slow Control sending run file


2019-06-24 14:46:41.107206: sending the run file from the server to the FPGA


2019-06-24 14:46:42.109223: starting the FPGA now


2019-06-24 14:46:42.209651: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly


2019-06-24 14:47:05.037618: Slow Control sending run file


2019-06-24 14:47:05.037986: sending the run file from the server to the FPGA


2019-06-24 14:47:06.040081: starting the FPGA now


2019-06-24 14:47:06.140448: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run ran correctly


2019-06-24 14:47:41.708448: Slow Control sending run file


2019-06-24 14:47:41.709325: sending the run file from the server to the FPGA


2019-06-24 14:47:46.972964: starting the FPGA now


BLINDED TIME randint0: checking state of FPGA
FPGA aligned with Slow Control


BLINDED TIME randint7: checking state of FPGA
FPGA aligned with Slow Control


2019-06-24 14:48:03.934978: sending abort to FPGA


2019-06-24 14:48:04.035809: Slow Control signalling it is at the end or run, checking to see if FPGA is done
FPGA signals the run was aborted


