#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Sun Nov 25 20:39:28 2018
# Process ID: 8724
# Current directory: C:/Egyetem/MSc/2. félév/Mikrorendszerek/HF/Lab/AXI_DMA_Lab
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10588 C:\Egyetem\MSc\2. félév\Mikrorendszerek\HF\Lab\AXI_DMA_Lab\AXI_DMA_Lab.xpr
# Log file: C:/Egyetem/MSc/2. félév/Mikrorendszerek/HF/Lab/AXI_DMA_Lab/vivado.log
# Journal file: C:/Egyetem/MSc/2. félév/Mikrorendszerek/HF/Lab/AXI_DMA_Lab\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Egyetem/MSc/2. félév/Mikrorendszerek/HF/Lab/AXI_DMA_Lab/AXI_DMA_Lab.xpr}
INFO: [Project 1-313] Project file moved from 'C:/Users/Janos/Documents/Vivado/Lab/AXI_DMA_Lab' since last save.
WARNING: [filemgmt 20-922] The BXML file is of a newer version (0.36) then the current supported version (0.33).
Data could be potentially be lost
Scanning sources...
Finished scanning sources
CRITICAL WARNING: [Project 1-192] Failed to load run synth_1. Strategy Vivado Synthesis Defaults (Vivado Synthesis 2018) not recognized by Vivado. 

CRITICAL WARNING: [Project 1-192] Failed to load run design_1_AXI4S_VGA_v1_0_AXI4S_0_0_synth_1. Strategy Vivado Synthesis Defaults (Vivado Synthesis 2018) not recognized by Vivado. 

CRITICAL WARNING: [Project 1-192] Failed to load run design_1_dlmb_bram_if_cntlr_0_synth_1. Strategy Vivado Synthesis Defaults (Vivado Synthesis 2018) not recognized by Vivado. 

CRITICAL WARNING: [Project 1-192] Failed to load run design_1_axi_timer_0_0_synth_1. Strategy Vivado Synthesis Defaults (Vivado Synthesis 2018) not recognized by Vivado. 

CRITICAL WARNING: [Project 1-192] Failed to load run design_1_axi_gpio_0_0_synth_1. Strategy Vivado Synthesis Defaults (Vivado Synthesis 2018) not recognized by Vivado. 

CRITICAL WARNING: [Project 1-192] Failed to load run design_1_SevenSegmentDriver_0_1_synth_1. Strategy Vivado Synthesis Defaults (Vivado Synthesis 2018) not recognized by Vivado. 

CRITICAL WARNING: [Project 1-192] Failed to load run impl_1. Strategy Vivado Implementation Defaults (Vivado Implementation 2018) not recognized by Vivado. 

CRITICAL WARNING: [Project 1-192] Failed to load run design_1_AXI4S_VGA_v1_0_AXI4S_0_0_impl_1. Strategy Vivado Implementation Defaults (Vivado Implementation 2018) not recognized by Vivado. 

CRITICAL WARNING: [Project 1-192] Failed to load run design_1_dlmb_bram_if_cntlr_0_impl_1. Strategy Vivado Implementation Defaults (Vivado Implementation 2018) not recognized by Vivado. 

CRITICAL WARNING: [Project 1-192] Failed to load run design_1_axi_timer_0_0_impl_1. Strategy Vivado Implementation Defaults (Vivado Implementation 2018) not recognized by Vivado. 

CRITICAL WARNING: [Project 1-192] Failed to load run design_1_axi_gpio_0_0_impl_1. Strategy Vivado Implementation Defaults (Vivado Implementation 2018) not recognized by Vivado. 

CRITICAL WARNING: [Project 1-192] Failed to load run design_1_SevenSegmentDriver_0_1_impl_1. Strategy Vivado Implementation Defaults (Vivado Implementation 2018) not recognized by Vivado. 

CRITICAL WARNING: [Project 1-505] Unrecognized Option Name MEMEnableMemoryMapGeneration
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Egyetem/MSc/2. félév/Mikrorendszerek/HF/Lab/ip_repo/SevenSegmentDriver_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Egyetem/MSc/2. félév/Mikrorendszerek/HF/Lab/ip_repo/AXI4S_VGA_1.1'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
WARNING: [IP_Flow 19-395] Problem validating against XML schema: see 'xilinx:definitionSource' : Value does not match enumerations
CRITICAL WARNING: [IP_Flow 19-1977] Unable to read IP file c:/Egyetem/MSc/2. félév/Mikrorendszerek/HF/Lab/AXI_DMA_Lab/AXI_DMA_Lab.srcs/sources_1/bd/mref/AXI4S_VGA_v1_0_AXI4S_In/component.xml. This IP will not be included in the IP Catalog.
WARNING: [filemgmt 20-922] The BXML file is of a newer version (0.36) then the current supported version (0.33).
Data could be potentially be lost
WARNING: [filemgmt 20-922] The BXML file is of a newer version (0.36) then the current supported version (0.33).
Data could be potentially be lost
WARNING: [IP_Flow 19-395] Problem validating against XML schema: see 'xilinx:definitionSource' : Value does not match enumerations
CRITICAL WARNING: [IP_Flow 19-182] Failed to load BOM file 'c:/Egyetem/MSc/2. félév/Mikrorendszerek/HF/Lab/AXI_DMA_Lab/AXI_DMA_Lab.srcs/sources_1/bd/design_1/ip/design_1_AXI4S_VGA_v1_0_AXI4S_0_0/design_1_AXI4S_VGA_v1_0_AXI4S_0_0.xml'.
CRITICAL WARNING: [IP_Flow 19-183] Failed to load IP instance 'design_1_AXI4S_VGA_v1_0_AXI4S_0_0'.
CRITICAL WARNING: [IP_Flow 19-1835] Failed to recreate IP instance 'design_1_AXI4S_VGA_v1_0_AXI4S_0_0'. Error reading project file(s).
WARNING: [BD 41-1663] The design 'design_1.bd' cannot be modified due to following reason(s):
* Project is read-only. Please run 'save_project_as' before making any change to the bd-design. 

WARNING: [BD 41-1661] One or more IPs have been locked in the design 'design_1.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
design_1_axi_gpio_0_0
design_1_mig_7series_0_0
design_1_microblaze_0_0
design_1_mdm_1_0
design_1_axi_uartlite_0_0
design_1_axi_dma_0_0
design_1_axi_smc_0
design_1_rst_mig_7series_0_100M_0
design_1_microblaze_0_axi_periph_0
design_1_fifo_generator_0_0
design_1_system_ila_0_0
design_1_xbar_0
design_1_dlmb_v10_0
design_1_ilmb_v10_0
design_1_dlmb_bram_if_cntlr_0
design_1_ilmb_bram_if_cntlr_0
design_1_lmb_bram_0
design_1_axi_timer_0_0
design_1_SevenSegmentDriver_0_1

WARNING: [Project 1-231] Project 'AXI_DMA_Lab.xpr' was created with a future version and may or may not perform reliably with this version of Vivado. It has been opened in read-only mode for the protection of unrecognized data. Use 'File | Save Project As...' if you wish to alter a copy of the project.
open_project: Time (s): cpu = 00:00:25 ; elapsed = 00:00:19 . Memory (MB): peak = 902.863 ; gain = 210.043
update_compile_order -fileset sources_1
open_bd_design {C:/Egyetem/MSc/2. félév/Mikrorendszerek/HF/Lab/AXI_DMA_Lab/AXI_DMA_Lab.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:ip:mig_7series:4.1 - mig_7series_0
Adding cell -- xilinx.com:ip:microblaze:10.0 - microblaze_0
Adding cell -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Adding cell -- xilinx.com:ip:axi_dma:7.1 - axi_dma_0
Adding cell -- xilinx.com:ip:mdm:3.2 - mdm_1
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_mig_7series_0_100M
Adding cell -- xilinx.com:ip:smartconnect:1.0 - axi_smc
Adding cell -- xilinx.com:ip:fifo_generator:13.2 - fifo_generator_0
Adding cell -- xilinx.com:ip:system_ila:1.1 - system_ila_0
Adding cell -- xilinx.com:module_ref:AXI4S_VGA_v1_0_AXI4S_In:1.0 - AXI4S_VGA_v1_0_AXI4S_0
WARNING: [IP_Flow 19-395] Problem validating against XML schema: see 'xilinx:definitionSource' : Value does not match enumerations
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXIS' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4753] Inferred signal 'reset' from port 'S_AXIS_ARESETN' as interface 'S_AXIS_ARESETN'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXIS_ARESETN': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4753] Inferred signal 'clock' from port 'S_AXIS_ACLK' as interface 'S_AXIS_ACLK'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXIS_ACLK': Added interface parameter 'ASSOCIATED_BUSIF' with value 'S_AXIS'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXIS_ACLK': Added interface parameter 'ASSOCIATED_RESET' with value 'S_AXIS_ARESETN'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Egyetem/MSc/2. félév/Mikrorendszerek/HF/Lab/ip_repo/SevenSegmentDriver_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Egyetem/MSc/2. félév/Mikrorendszerek/HF/Lab/ip_repo/AXI4S_VGA_1.1'.
WARNING: [IP_Flow 19-395] Problem validating against XML schema: see 'xilinx:definitionSource' : Value does not match enumerations
CRITICAL WARNING: [IP_Flow 19-1977] Unable to read IP file c:/Egyetem/MSc/2. félév/Mikrorendszerek/HF/Lab/AXI_DMA_Lab/AXI_DMA_Lab.srcs/sources_1/bd/mref/AXI4S_VGA_v1_0_AXI4S_In/component.xml. This IP will not be included in the IP Catalog.
INFO: [BD 41-1728] Could not find a module with name: design_1_AXI4S_VGA_v1_0_AXI4S_0_0 
Adding cell -- xilinx.com:ip:axi_timer:2.0 - axi_timer_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding cell -- xilinx.com:user:SevenSegmentDriver:1.0 - SevenSegmentDriver_0
ERROR: [BD 41-145] Parameter S00_AXI.DATA_WIDTH not found on block SevenSegmentDriver_0 
ERROR: [BD 41-145] Parameter S00_AXI.ADDR_WIDTH not found on block SevenSegmentDriver_0 
ERROR: [BD 41-145] Parameter S00_AXI.NUM_READ_OUTSTANDING not found on block SevenSegmentDriver_0 
ERROR: [BD 41-145] Parameter S00_AXI.NUM_WRITE_OUTSTANDING not found on block SevenSegmentDriver_0 
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:blk_mem_gen:8.4 - lmb_bram
Successfully read diagram <design_1> from BD file <C:/Egyetem/MSc/2. félév/Mikrorendszerek/HF/Lab/AXI_DMA_Lab/AXI_DMA_Lab.srcs/sources_1/bd/design_1/design_1.bd>
INFO: [BD 41-433] 
Design successfully migrated to use XCI files...
Wrote  : <C:/Egyetem/MSc/2. félév/Mikrorendszerek/HF/Lab/AXI_DMA_Lab/AXI_DMA_Lab.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
open_bd_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 983.574 ; gain = 79.727
ERROR: [Common 17-39] 'open_bd_design' failed due to earlier errors.
update_compile_order -fileset sources_1
ipx::edit_ip_in_project -upgrade true -name SevenSegmentDriver_v1_0_project -directory {C:/Egyetem/MSc/2.\ flv/Mikrorendszerek/HF/Lab/AXI_DMA_Lab/AXI_DMA_Lab.tmp/SevenSegmentDriver_v1_0_project} {c:/Egyetem/MSc/2. fÃ©lÃ©v/Mikrorendszerek/HF/Lab/ip_repo/SevenSegmentDriver_1.0/component.xml}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/egyetem/msc/2. flv/mikrorendszerek/hf/lab/axi_dma_lab/axi_dma_lab.tmp/sevensegmentdriver_v1_0_project'
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXIS' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4753] Inferred signal 'reset' from port 'S_AXIS_ARESETN' as interface 'S_AXIS_ARESETN'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXIS_ARESETN': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4753] Inferred signal 'clock' from port 'S_AXIS_ACLK' as interface 'S_AXIS_ACLK'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXIS_ACLK': Added interface parameter 'ASSOCIATED_BUSIF' with value 'S_AXIS'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXIS_ACLK': Added interface parameter 'ASSOCIATED_RESET' with value 'S_AXIS_ARESETN'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Egyetem/MSc/2. félév/Mikrorendszerek/HF/Lab/ip_repo/SevenSegmentDriver_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Egyetem/MSc/2. félév/Mikrorendszerek/HF/Lab/ip_repo/AXI4S_VGA_1.1'.
WARNING: [IP_Flow 19-395] Problem validating against XML schema: see 'xilinx:definitionSource' : Value does not match enumerations
CRITICAL WARNING: [IP_Flow 19-1977] Unable to read IP file c:/Egyetem/MSc/2. félév/Mikrorendszerek/HF/Lab/AXI_DMA_Lab/AXI_DMA_Lab.srcs/sources_1/bd/mref/AXI4S_VGA_v1_0_AXI4S_In/component.xml. This IP will not be included in the IP Catalog.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Egyetem/MSc/2. félév/Mikrorendszerek/HF/Lab/ip_repo/SevenSegmentDriver_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Egyetem/MSc/2. félév/Mikrorendszerek/HF/Lab/ip_repo/AXI4S_VGA_1.1'.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Egyetem/MSc/2. fÃ©lÃ©v/Mikrorendszerek/HF/Lab/ip_repo/SevenSegmentDriver_1.0/component.xml. It will be created.
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 20-342] File / dir doesn't exist, skipping: c:/Egyetem/MSc/2. fÃ©lÃ©v/Mikrorendszerek/HF/Lab/ip_repo/SevenSegmentDriver_1.0/component.xml
ipx::unload_core {c:/Egyetem/MSc/2. félév/Mikrorendszerek/HF/Lab/ip_repo/SevenSegmentDriver_1.0/component.xml}
close_project
exit
INFO: [Common 17-206] Exiting Vivado at Sun Nov 25 20:52:15 2018...
