v 20130925 2
C 47900 55400 1 0 1 74HC165-1.sym
{
T 47600 58440 5 10 0 0 0 6 1
device=74HC165
T 46200 58250 5 10 1 1 0 0 1
refdes=U?
T 47600 58650 5 10 0 0 0 6 1
footprint=DIP16
}
C 47900 50500 1 0 1 74HC165-1.sym
{
T 47600 53540 5 10 0 0 0 6 1
device=74HC165
T 46200 53350 5 10 1 1 0 0 1
refdes=U?
T 47600 53750 5 10 0 0 0 6 1
footprint=DIP16
}
N 47900 55600 48200 55600 4
N 48200 55600 48200 53800 4
N 48200 53800 45600 53800 4
N 45600 53800 45600 52200 4
N 45600 52200 45900 52200 4
C 41000 57900 1 0 0 input-2.sym
{
T 41000 58100 5 10 1 0 0 0 1
net=q7:1
T 41600 58600 5 10 0 2 0 0 1
device=Q7
T 41500 58000 5 10 1 1 0 7 1
value=INPUT
}
C 41000 57300 1 0 0 input-2.sym
{
T 41000 57500 5 10 1 0 0 0 1
net=cp:1
T 41600 58000 5 10 0 0 0 0 1
device=CP
T 41500 57400 5 10 1 1 0 7 1
value=INPUT
}
C 41000 56700 1 0 0 input-2.sym
{
T 41000 56900 5 10 1 0 0 0 1
net=!pl:1
T 41600 57400 5 10 0 0 0 0 1
device=!PL
T 41500 56800 5 10 1 1 0 7 1
value=INPUT
}
N 42400 56800 42700 56800 4
N 42700 51600 45900 51600 4
N 42400 57400 43000 57400 4
N 43000 51900 45900 51900 4
N 42400 58000 43300 58000 4
N 43300 58000 43300 57100 4
N 43300 57100 45900 57100 4
N 45900 56800 43000 56800 4
N 45900 56500 42700 56500 4
C 45800 55300 1 0 0 gnd-1.sym
C 45800 50400 1 0 0 gnd-1.sym
C 51100 57600 1 270 0 header8-1.sym
{
T 52700 57600 5 10 0 1 270 0 1
device=HEADER8
T 52800 57000 5 10 1 1 270 0 1
refdes=J?
}
N 47900 57100 50800 57100 4
N 50800 57100 50800 57900 4
N 51300 57600 51300 57900 4
N 50800 57900 53700 57900 4
N 47900 57400 50500 57400 4
N 50500 57400 50500 58200 4
N 50500 58200 53700 58200 4
N 51700 58200 51700 57600 4
N 47900 57700 50200 57700 4
N 50200 57700 50200 58500 4
N 50200 58500 53700 58500 4
N 52100 58500 52100 57600 4
N 47900 58000 49900 58000 4
N 49900 58000 49900 58800 4
N 49900 58800 53700 58800 4
N 52500 58800 52500 57600 4
N 47900 56800 50800 56800 4
N 50800 56800 50800 55900 4
N 50800 55900 53700 55900 4
N 51300 55900 51300 56200 4
N 47900 56500 50500 56500 4
N 50500 56500 50500 55600 4
N 50500 55600 53700 55600 4
N 51700 55600 51700 56200 4
N 47900 56200 50200 56200 4
N 50200 56200 50200 55300 4
N 50200 55300 53700 55300 4
N 52100 55300 52100 56200 4
N 47900 55900 49900 55900 4
N 49900 55900 49900 55000 4
N 49900 55000 53700 55000 4
N 52500 55000 52500 56200 4
C 53700 58700 1 0 0 resistor-1.sym
{
T 54000 59100 5 10 0 0 0 0 1
device=RESISTOR
T 53900 59000 5 10 1 1 0 0 1
refdes=R?
}
C 53700 58400 1 0 0 resistor-1.sym
{
T 54000 58800 5 10 0 0 0 0 1
device=RESISTOR
T 53900 58700 5 10 1 1 0 0 1
refdes=R?
}
C 53700 58100 1 0 0 resistor-1.sym
{
T 54000 58500 5 10 0 0 0 0 1
device=RESISTOR
T 53900 58400 5 10 1 1 0 0 1
refdes=R?
}
C 53700 57800 1 0 0 resistor-1.sym
{
T 54000 58200 5 10 0 0 0 0 1
device=RESISTOR
T 53900 58100 5 10 1 1 0 0 1
refdes=R?
}
C 53700 55800 1 0 0 resistor-1.sym
{
T 54000 56200 5 10 0 0 0 0 1
device=RESISTOR
T 53900 56100 5 10 1 1 0 0 1
refdes=R?
}
C 53700 55500 1 0 0 resistor-1.sym
{
T 54000 55900 5 10 0 0 0 0 1
device=RESISTOR
T 53900 55800 5 10 1 1 0 0 1
refdes=R?
}
C 53700 55200 1 0 0 resistor-1.sym
{
T 54000 55600 5 10 0 0 0 0 1
device=RESISTOR
T 53900 55500 5 10 1 1 0 0 1
refdes=R?
}
C 53700 54900 1 0 0 resistor-1.sym
{
T 54000 55300 5 10 0 0 0 0 1
device=RESISTOR
T 53900 55200 5 10 1 1 0 0 1
refdes=R?
}
N 54600 54700 54600 58800 4
C 54500 54400 1 0 0 gnd-1.sym
C 51100 52700 1 270 0 header8-1.sym
{
T 52700 52700 5 10 0 1 270 0 1
device=HEADER8
T 52800 52100 5 10 1 1 270 0 1
refdes=J?
}
N 50800 52200 50800 53000 4
N 51300 52700 51300 53000 4
N 50800 53000 53700 53000 4
N 50500 52500 50500 53300 4
N 50500 53300 53700 53300 4
N 51700 53300 51700 52700 4
N 50200 52800 50200 53600 4
N 50200 53600 53700 53600 4
N 52100 53600 52100 52700 4
N 49900 53100 49900 53900 4
N 49900 53900 53700 53900 4
N 52500 53900 52500 52700 4
N 50800 51900 50800 51000 4
N 50800 51000 53700 51000 4
N 51300 51000 51300 51300 4
N 50500 51600 50500 50700 4
N 50500 50700 53700 50700 4
N 51700 50700 51700 51300 4
N 50200 51300 50200 50400 4
N 50200 50400 53700 50400 4
N 52100 50400 52100 51300 4
N 49900 51000 49900 50100 4
N 49900 50100 53700 50100 4
N 52500 50100 52500 51300 4
C 53700 53800 1 0 0 resistor-1.sym
{
T 54000 54200 5 10 0 0 0 0 1
device=RESISTOR
T 53900 54100 5 10 1 1 0 0 1
refdes=R?
}
C 53700 53500 1 0 0 resistor-1.sym
{
T 54000 53900 5 10 0 0 0 0 1
device=RESISTOR
T 53900 53800 5 10 1 1 0 0 1
refdes=R?
}
C 53700 53200 1 0 0 resistor-1.sym
{
T 54000 53600 5 10 0 0 0 0 1
device=RESISTOR
T 53900 53500 5 10 1 1 0 0 1
refdes=R?
}
C 53700 52900 1 0 0 resistor-1.sym
{
T 54000 53300 5 10 0 0 0 0 1
device=RESISTOR
T 53900 53200 5 10 1 1 0 0 1
refdes=R?
}
C 53700 50900 1 0 0 resistor-1.sym
{
T 54000 51300 5 10 0 0 0 0 1
device=RESISTOR
T 53900 51200 5 10 1 1 0 0 1
refdes=R?
}
C 53700 50600 1 0 0 resistor-1.sym
{
T 54000 51000 5 10 0 0 0 0 1
device=RESISTOR
T 53900 50900 5 10 1 1 0 0 1
refdes=R?
}
C 53700 50300 1 0 0 resistor-1.sym
{
T 54000 50700 5 10 0 0 0 0 1
device=RESISTOR
T 53900 50600 5 10 1 1 0 0 1
refdes=R?
}
C 53700 50000 1 0 0 resistor-1.sym
{
T 54000 50400 5 10 0 0 0 0 1
device=RESISTOR
T 53900 50300 5 10 1 1 0 0 1
refdes=R?
}
N 54600 49800 54600 53900 4
C 54500 49500 1 0 0 gnd-1.sym
N 47900 53100 49900 53100 4
N 47900 52800 50200 52800 4
N 47900 52500 50500 52500 4
N 47900 52200 50800 52200 4
N 47900 51900 50800 51900 4
N 47900 51600 50500 51600 4
N 47900 51300 50200 51300 4
N 47900 51000 49900 51000 4
N 47900 50700 48200 50700 4
N 43000 51900 43000 57400 4
N 42700 51600 42700 56800 4
C 39600 47800 0 0 0 title-A3.sym
T 49200 48500 9 10 1 0 0 0 1
shift registri
T 49200 48200 9 10 1 0 0 0 1
shift_registri_x2_norefnum.sch
T 49200 47900 9 10 1 0 0 0 1
1
T 50700 47900 9 10 1 0 0 0 1
1
T 53000 48200 9 10 1 0 0 0 1
v0.1
T 53000 47900 9 8 1 0 0 0 1
Benjamin Horvat | http://horvat-elektronika.hr/
