<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<?xml-stylesheet href="rptstyle.xsl" type="text/xsl" ?>
<doc>
<title>Timing Report Max Delay Analysis
</title>
<text>SmartTime Version 12.900.0.16</text>
<text>Microsemi Corporation - Microsemi Libero Software Release v12.4 (Version 12.900.0.16)</text>
<text>Date: Wed Apr 29 22:33:19 2020
</text>
<table>
<header>
</header>
<row>
 <cell>Design</cell>
 <cell>Gray_Code_Counter</cell>
</row>
<row>
 <cell>Family</cell>
 <cell>SmartFusion2</cell>
</row>
<row>
 <cell>Die</cell>
 <cell>M2S010</cell>
</row>
<row>
 <cell>Package</cell>
 <cell>144 TQ</cell>
</row>
<row>
 <cell>Temperature Range</cell>
 <cell>0 - 85 C</cell>
</row>
<row>
 <cell>Voltage Range</cell>
 <cell>1.14 - 1.26 V</cell>
</row>
<row>
 <cell>Speed Grade</cell>
 <cell>STD</cell>
</row>
<row>
 <cell>Design State</cell>
 <cell>Pre-Layout</cell>
</row>
<row>
 <cell>Data source</cell>
 <cell></cell>
</row>
<row>
 <cell>Min Operating Conditions</cell>
 <cell>BEST - 1.26 V - 0 C</cell>
</row>
<row>
 <cell>Max Operating Conditions</cell>
 <cell>WORST - 1.14 V - 85 C</cell>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>WORST - 1.14 V - 85 C</cell>
</row>
<row>
 <cell>Scenario for Timing Analysis</cell>
 <cell>Primary</cell>
</row>
</table>
<text></text>
<section>
<name>Summary</name>
<table>
<header>
 <cell>Clock Domain</cell>
 <cell>Period (ns)</cell>
 <cell>Frequency (MHz)</cell>
 <cell>Required Period (ns)</cell>
 <cell>Required Frequency (MHz)</cell>
 <cell>External Setup (ns)</cell>
 <cell>Max Clock-To-Out (ns)</cell>
</header>
<row>
 <cell>CLK</cell>
 <cell>2.692</cell>
 <cell>371.471</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
 <cell>-1.209</cell>
 <cell>4.996</cell>
</row>
</table>
<text></text>
<table>
<header>
 <cell></cell>
 <cell>Max Delay (ns)</cell>
</header>
<row>
 <cell>Input to Output</cell>
 <cell>N/A</cell>
</row>
</table>
</section>
<section>
<name>Clock Domain CLK</name>
<text></text>
<section>
<name>SET Register to Register</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Setup (ns)</cell>
 <cell>Minimum Period (ns)</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>bin_cntr[0]:CLK</cell>
 <cell>bin_cntr[7]:D</cell>
 <cell>2.376</cell>
 <cell></cell>
 <cell>5.108</cell>
 <cell></cell>
 <cell>0.298</cell>
 <cell>2.692</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>incr_sig:CLK</cell>
 <cell>bin_cntr[7]:D</cell>
 <cell>2.366</cell>
 <cell></cell>
 <cell>5.098</cell>
 <cell></cell>
 <cell>0.298</cell>
 <cell>2.682</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>bin_cntr[1]:CLK</cell>
 <cell>bin_cntr[7]:D</cell>
 <cell>2.365</cell>
 <cell></cell>
 <cell>5.097</cell>
 <cell></cell>
 <cell>0.298</cell>
 <cell>2.681</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>bin_cntr[0]:CLK</cell>
 <cell>bin_cntr[6]:D</cell>
 <cell>2.357</cell>
 <cell></cell>
 <cell>5.089</cell>
 <cell></cell>
 <cell>0.298</cell>
 <cell>2.673</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>incr_sig:CLK</cell>
 <cell>bin_cntr[6]:D</cell>
 <cell>2.349</cell>
 <cell></cell>
 <cell>5.081</cell>
 <cell></cell>
 <cell>0.298</cell>
 <cell>2.665</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: bin_cntr[0]:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: bin_cntr[7]:D</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>5.108</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CLK</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>BLOCK_INTERFACE_I_CLK:A</cell>
 <cell>net</cell>
 <cell>I_NET_CLK</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>BLOCK_INTERFACE_I_CLK:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1</cell>
 <cell>+</cell>
 <cell>0.088</cell>
 <cell>0.088</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CLK_RNIQO92:An</cell>
 <cell>net</cell>
 <cell>CLK</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.913</cell>
 <cell>1.001</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CLK_RNIQO92:YNn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.259</cell>
 <cell>1.260</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CLK_RNIQO92/U0_RGB1:An</cell>
 <cell>net</cell>
 <cell>CLK_RNIQO92/U0_YNn</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.588</cell>
 <cell>1.848</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CLK_RNIQO92/U0_RGB1:YL</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.295</cell>
 <cell>2.143</cell>
 <cell>9</cell>
 <cell>r</cell>
</row>
<row>
 <cell>bin_cntr[0]:CLK</cell>
 <cell>net</cell>
 <cell>NN_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.589</cell>
 <cell>2.732</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>bin_cntr[0]:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.127</cell>
 <cell>2.859</cell>
 <cell>2</cell>
 <cell>f</cell>
</row>
<row>
 <cell>bin_cntr_cry[0]:B</cell>
 <cell>net</cell>
 <cell>bin_cntr_Z[0]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.921</cell>
 <cell>3.780</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>bin_cntr_cry[0]:FCO</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ARI1</cell>
 <cell>+</cell>
 <cell>0.236</cell>
 <cell>4.016</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>bin_cntr_cry[1]:FCI</cell>
 <cell>net</cell>
 <cell>bin_cntr_cry_Z[0]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>4.016</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>bin_cntr_cry[1]:FCO</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ARI1</cell>
 <cell>+</cell>
 <cell>0.019</cell>
 <cell>4.035</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>bin_cntr_cry[2]:FCI</cell>
 <cell>net</cell>
 <cell>bin_cntr_cry_Z[1]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>4.035</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>bin_cntr_cry[2]:FCO</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ARI1</cell>
 <cell>+</cell>
 <cell>0.019</cell>
 <cell>4.054</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>bin_cntr_cry[3]:FCI</cell>
 <cell>net</cell>
 <cell>bin_cntr_cry_Z[2]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>4.054</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>bin_cntr_cry[3]:FCO</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ARI1</cell>
 <cell>+</cell>
 <cell>0.019</cell>
 <cell>4.073</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>bin_cntr_cry[4]:FCI</cell>
 <cell>net</cell>
 <cell>bin_cntr_cry_Z[3]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>4.073</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>bin_cntr_cry[4]:FCO</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ARI1</cell>
 <cell>+</cell>
 <cell>0.019</cell>
 <cell>4.092</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>bin_cntr_cry[5]:FCI</cell>
 <cell>net</cell>
 <cell>bin_cntr_cry_Z[4]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>4.092</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>bin_cntr_cry[5]:FCO</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ARI1</cell>
 <cell>+</cell>
 <cell>0.019</cell>
 <cell>4.111</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>bin_cntr_cry[6]:FCI</cell>
 <cell>net</cell>
 <cell>bin_cntr_cry_Z[5]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>4.111</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>bin_cntr_cry[6]:FCO</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ARI1</cell>
 <cell>+</cell>
 <cell>0.019</cell>
 <cell>4.130</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>bin_cntr_s[7]:FCI</cell>
 <cell>net</cell>
 <cell>bin_cntr_cry_Z[6]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>4.130</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>bin_cntr_s[7]:S</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ARI1</cell>
 <cell>+</cell>
 <cell>0.065</cell>
 <cell>4.195</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>bin_cntr[7]:D</cell>
 <cell>net</cell>
 <cell>bin_cntr_s_Z[7]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.913</cell>
 <cell>5.108</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>5.108</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CLK</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>BLOCK_INTERFACE_I_CLK:A</cell>
 <cell>net</cell>
 <cell>I_NET_CLK</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>BLOCK_INTERFACE_I_CLK:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1</cell>
 <cell>+</cell>
 <cell>0.088</cell>
 <cell>N/C</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CLK_RNIQO92:An</cell>
 <cell>net</cell>
 <cell>CLK</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.913</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CLK_RNIQO92:YNn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.259</cell>
 <cell>N/C</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CLK_RNIQO92/U0_RGB1:An</cell>
 <cell>net</cell>
 <cell>CLK_RNIQO92/U0_YNn</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.588</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CLK_RNIQO92/U0_RGB1:YL</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.295</cell>
 <cell>N/C</cell>
 <cell>9</cell>
 <cell>r</cell>
</row>
<row>
 <cell>bin_cntr[7]:CLK</cell>
 <cell>net</cell>
 <cell>NN_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.571</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>bin_cntr[7]:D</cell>
 <cell>Library setup time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>-</cell>
 <cell>0.298</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
</table>
</section>
<section>
<name>SET External Setup</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Setup (ns)</cell>
 <cell>External Setup (ns)</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>incr_cntr</cell>
 <cell>bin_cntr[0]:EN</cell>
 <cell>1.077</cell>
 <cell></cell>
 <cell>1.077</cell>
 <cell></cell>
 <cell>0.363</cell>
 <cell>-1.209</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>incr_cntr</cell>
 <cell>bin_cntr[1]:EN</cell>
 <cell>1.077</cell>
 <cell></cell>
 <cell>1.077</cell>
 <cell></cell>
 <cell>0.363</cell>
 <cell>-1.209</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>incr_cntr</cell>
 <cell>bin_cntr[2]:EN</cell>
 <cell>1.077</cell>
 <cell></cell>
 <cell>1.077</cell>
 <cell></cell>
 <cell>0.363</cell>
 <cell>-1.209</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>incr_cntr</cell>
 <cell>bin_cntr[3]:EN</cell>
 <cell>1.077</cell>
 <cell></cell>
 <cell>1.077</cell>
 <cell></cell>
 <cell>0.363</cell>
 <cell>-1.209</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>incr_cntr</cell>
 <cell>bin_cntr[4]:EN</cell>
 <cell>1.077</cell>
 <cell></cell>
 <cell>1.077</cell>
 <cell></cell>
 <cell>0.363</cell>
 <cell>-1.209</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: incr_cntr</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: bin_cntr[0]:EN</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>1.077</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>incr_cntr</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>BLOCK_INTERFACE_I_incr_cntr:A</cell>
 <cell>net</cell>
 <cell>I_NET_incr_cntr</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>BLOCK_INTERFACE_I_incr_cntr:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1</cell>
 <cell>+</cell>
 <cell>0.102</cell>
 <cell>0.102</cell>
 <cell>9</cell>
 <cell>f</cell>
</row>
<row>
 <cell>bin_cntr[0]:EN</cell>
 <cell>net</cell>
 <cell>incr_cntr</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.975</cell>
 <cell>1.077</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>1.077</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CLK</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>BLOCK_INTERFACE_I_CLK:A</cell>
 <cell>net</cell>
 <cell>I_NET_CLK</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>BLOCK_INTERFACE_I_CLK:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1</cell>
 <cell>+</cell>
 <cell>0.085</cell>
 <cell>N/C</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CLK_RNIQO92:An</cell>
 <cell>net</cell>
 <cell>CLK</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.886</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CLK_RNIQO92:YNn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.251</cell>
 <cell>N/C</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CLK_RNIQO92/U0_RGB1:An</cell>
 <cell>net</cell>
 <cell>CLK_RNIQO92/U0_YNn</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.570</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CLK_RNIQO92/U0_RGB1:YL</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.286</cell>
 <cell>N/C</cell>
 <cell>9</cell>
 <cell>r</cell>
</row>
<row>
 <cell>bin_cntr[0]:CLK</cell>
 <cell>net</cell>
 <cell>NN_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.571</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>bin_cntr[0]:EN</cell>
 <cell>Library setup time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>-</cell>
 <cell>0.363</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
</table>
</section>
<section>
<name>SET Clock to Output</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Clock to Out (ns)</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>bin_cntr[1]:CLK</cell>
 <cell>gray_out[0]</cell>
 <cell>2.264</cell>
 <cell></cell>
 <cell>4.996</cell>
 <cell></cell>
 <cell>4.996</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>bin_cntr[2]:CLK</cell>
 <cell>gray_out[1]</cell>
 <cell>2.264</cell>
 <cell></cell>
 <cell>4.996</cell>
 <cell></cell>
 <cell>4.996</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>bin_cntr[3]:CLK</cell>
 <cell>gray_out[2]</cell>
 <cell>2.264</cell>
 <cell></cell>
 <cell>4.996</cell>
 <cell></cell>
 <cell>4.996</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>bin_cntr[4]:CLK</cell>
 <cell>gray_out[3]</cell>
 <cell>2.264</cell>
 <cell></cell>
 <cell>4.996</cell>
 <cell></cell>
 <cell>4.996</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>bin_cntr[5]:CLK</cell>
 <cell>gray_out[4]</cell>
 <cell>2.264</cell>
 <cell></cell>
 <cell>4.996</cell>
 <cell></cell>
 <cell>4.996</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: bin_cntr[1]:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: gray_out[0]</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>4.996</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CLK</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>BLOCK_INTERFACE_I_CLK:A</cell>
 <cell>net</cell>
 <cell>I_NET_CLK</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>BLOCK_INTERFACE_I_CLK:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1</cell>
 <cell>+</cell>
 <cell>0.088</cell>
 <cell>0.088</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CLK_RNIQO92:An</cell>
 <cell>net</cell>
 <cell>CLK</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.913</cell>
 <cell>1.001</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CLK_RNIQO92:YNn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.259</cell>
 <cell>1.260</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CLK_RNIQO92/U0_RGB1:An</cell>
 <cell>net</cell>
 <cell>CLK_RNIQO92/U0_YNn</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.588</cell>
 <cell>1.848</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CLK_RNIQO92/U0_RGB1:YL</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.295</cell>
 <cell>2.143</cell>
 <cell>9</cell>
 <cell>r</cell>
</row>
<row>
 <cell>bin_cntr[1]:CLK</cell>
 <cell>net</cell>
 <cell>NN_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.589</cell>
 <cell>2.732</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>bin_cntr[1]:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.127</cell>
 <cell>2.859</cell>
 <cell>3</cell>
 <cell>f</cell>
</row>
<row>
 <cell>gray_code[0]:B</cell>
 <cell>net</cell>
 <cell>bin_cntr_Z[1]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.929</cell>
 <cell>3.788</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>gray_code[0]:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG2</cell>
 <cell>+</cell>
 <cell>0.193</cell>
 <cell>3.981</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>BLOCK_INTERFACE_I_gray_out[0]:A</cell>
 <cell>net</cell>
 <cell>gray_out[0]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.913</cell>
 <cell>4.894</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>BLOCK_INTERFACE_I_gray_out[0]:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1</cell>
 <cell>+</cell>
 <cell>0.102</cell>
 <cell>4.996</cell>
 <cell>0</cell>
 <cell>f</cell>
</row>
<row>
 <cell>gray_out[0]</cell>
 <cell>net</cell>
 <cell>I_NET_gray_out[0]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>4.996</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4.996</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CLK</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>gray_out[0]</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
</row>
</table>
</section>
<section>
<name>SET Register to Asynchronous</name>
<text>No Path</text>
</section>
<section>
<name>SET External Recovery</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Recovery (ns)</cell>
 <cell>External Recovery (ns)</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>RSTn</cell>
 <cell>bin_cntr[0]:ALn</cell>
 <cell>1.063</cell>
 <cell></cell>
 <cell>1.063</cell>
 <cell></cell>
 <cell>0.415</cell>
 <cell>-1.171</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>RSTn</cell>
 <cell>bin_cntr[1]:ALn</cell>
 <cell>1.063</cell>
 <cell></cell>
 <cell>1.063</cell>
 <cell></cell>
 <cell>0.415</cell>
 <cell>-1.171</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>RSTn</cell>
 <cell>bin_cntr[2]:ALn</cell>
 <cell>1.063</cell>
 <cell></cell>
 <cell>1.063</cell>
 <cell></cell>
 <cell>0.415</cell>
 <cell>-1.171</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>RSTn</cell>
 <cell>bin_cntr[3]:ALn</cell>
 <cell>1.063</cell>
 <cell></cell>
 <cell>1.063</cell>
 <cell></cell>
 <cell>0.415</cell>
 <cell>-1.171</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>RSTn</cell>
 <cell>bin_cntr[4]:ALn</cell>
 <cell>1.063</cell>
 <cell></cell>
 <cell>1.063</cell>
 <cell></cell>
 <cell>0.415</cell>
 <cell>-1.171</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: RSTn</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: bin_cntr[0]:ALn</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>1.063</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>RSTn</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>BLOCK_INTERFACE_I_RSTn:A</cell>
 <cell>net</cell>
 <cell>I_NET_RSTn</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>BLOCK_INTERFACE_I_RSTn:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1</cell>
 <cell>+</cell>
 <cell>0.088</cell>
 <cell>0.088</cell>
 <cell>9</cell>
 <cell>r</cell>
</row>
<row>
 <cell>bin_cntr[0]:ALn</cell>
 <cell>net</cell>
 <cell>RSTn</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.975</cell>
 <cell>1.063</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>1.063</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CLK</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>BLOCK_INTERFACE_I_CLK:A</cell>
 <cell>net</cell>
 <cell>I_NET_CLK</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>BLOCK_INTERFACE_I_CLK:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1</cell>
 <cell>+</cell>
 <cell>0.085</cell>
 <cell>N/C</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CLK_RNIQO92:An</cell>
 <cell>net</cell>
 <cell>CLK</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.886</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CLK_RNIQO92:YNn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.251</cell>
 <cell>N/C</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CLK_RNIQO92/U0_RGB1:An</cell>
 <cell>net</cell>
 <cell>CLK_RNIQO92/U0_YNn</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.570</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CLK_RNIQO92/U0_RGB1:YL</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.286</cell>
 <cell>N/C</cell>
 <cell>9</cell>
 <cell>r</cell>
</row>
<row>
 <cell>bin_cntr[0]:CLK</cell>
 <cell>net</cell>
 <cell>NN_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.571</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>bin_cntr[0]:ALn</cell>
 <cell>Library recovery time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>-</cell>
 <cell>0.415</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
</table>
</section>
<section>
<name>SET Asynchronous to Register</name>
<text>No Path</text>
</section>
</section>
<section>
<name>Path Set Pin to Pin</name>
<section>
<name>SET Input to Output</name>
<text>No Path</text>
</section>
</section>
<section>
<name>Path Set User Sets</name>
</section>
</doc>
