0.6
2018.3
Dec  7 2018
00:33:28
C:/Users/Oz Bejerano/PycharmProjects/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.ip_user_files/bd/RV32I_pipelined/sim/RV32I_pipelined.vhd,1555878179,vhdl,,,,rv32i_pipelined,,,,,,,,
C:/Users/Oz Bejerano/PycharmProjects/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.sim/sim_3/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
C:/Users/Oz Bejerano/PycharmProjects/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sim_3/imports/rv32i_pipelined/rv32i_pipelined.srcs/sim_2/imports/new/RV32I_pipelined_tb.vhd,1554001608,vhdl,,,,rv32i_pipelined_tb,,,,,,,,
C:/Users/Oz Bejerano/PycharmProjects/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/hdl/RV32I_pipelined_wrapper.vhd,1555878179,vhdl,,,,rv32i_pipelined_wrapper,,,,,,,,
C:/Users/Oz Bejerano/PycharmProjects/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/imports/RISC-V-Processor/VHDL/Proj/risc_v_test project.srcs/sources_1/new/brach_logic.vhd,1553991823,vhdl,,,,brach_logic,,,,,,,,
C:/Users/Oz Bejerano/PycharmProjects/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/imports/RISC-V-Processor/VHDL/Proj/risc_v_test project.srcs/sources_1/new/clock_div.vhd,1554298253,vhdl,,,,clock_div,,,,,,,,
C:/Users/Oz Bejerano/PycharmProjects/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/imports/RISC-V-Processor/VHDL/Proj/risc_v_test project.srcs/sources_1/new/debounce.vhd,1553991823,vhdl,,,,debounce,,,,,,,,
C:/Users/Oz Bejerano/PycharmProjects/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/imports/RISC-V-Processor/VHDL/Proj/risc_v_test project.srcs/sources_1/new/hazard_count.vhd,1554021773,vhdl,,,,hazard_count,,,,,,,,
C:/Users/Oz Bejerano/PycharmProjects/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/imports/RISC-V-Processor/VHDL/Proj/risc_v_test project.srcs/sources_1/new/hazard_logic.vhd,1554024139,vhdl,,,,hazard_logic,,,,,,,,
C:/Users/Oz Bejerano/PycharmProjects/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/imports/RISC-V-Processor/VHDL/Proj/risc_v_test project.srcs/sources_1/new/instruction_clear.vhd,1554009938,vhdl,,,,instruction_clear,,,,,,,,
C:/Users/Oz Bejerano/PycharmProjects/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/imports/RISC-V-Processor/VHDL/Proj/risc_v_test project.srcs/sources_1/new/mux_output.vhd,1553991823,vhdl,,,,mux_output,,,,,,,,
C:/Users/Oz Bejerano/PycharmProjects/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/imports/RISC-V-Processor/VHDL/Proj/risc_v_test project.srcs/sources_1/new/mux_reg_descr_alu.vhd,1553991823,vhdl,,,,mux_reg_descr_alu,,,,,,,,
C:/Users/Oz Bejerano/PycharmProjects/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/imports/RISC-V-Processor/VHDL/Proj/risc_v_test project.srcs/sources_1/new/mux_reg_pc_alu.vhd,1553991823,vhdl,,,,mux_reg_pc_alu,,,,,,,,
C:/Users/Oz Bejerano/PycharmProjects/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/imports/RISC-V-Processor/VHDL/Proj/risc_v_test project.srcs/sources_1/new/mux_reg_write.vhd,1553991823,vhdl,,,,mux_reg_write,,,,,,,,
C:/Users/Oz Bejerano/PycharmProjects/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/imports/RISC-V-Processor/VHDL/Proj/risc_v_test project.srcs/sources_1/new/post_memory_logic.vhd,1554298253,vhdl,,,,post_memory_logic,,,,,,,,
C:/Users/Oz Bejerano/PycharmProjects/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/imports/RISC-V-Processor/VHDL/Proj/risc_v_test project.srcs/sources_1/new/pre_memory_logic.vhd,1555785102,vhdl,,,,pre_memory_logic,,,,,,,,
C:/Users/Oz Bejerano/PycharmProjects/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/imports/RISC-V-Processor/VHDL/Proj/risc_v_test project.srcs/sources_1/new/program_counter.vhd,1555785102,vhdl,,,,program_counter,,,,,,,,
C:/Users/Oz Bejerano/PycharmProjects/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/imports/RISC-V-Processor/VHDL/Proj/risc_v_test project.srcs/sources_1/new/registers.vhd,1555785102,vhdl,,,,registers,,,,,,,,
C:/Users/Oz Bejerano/PycharmProjects/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/imports/RISC-V-Processor/rv32i/rv32i.srcs/sources_1/imports/RISC-V-Processor/ALU.vhd,1554067499,vhdl,,,,alu,,,,,,,,
C:/Users/Oz Bejerano/PycharmProjects/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/imports/RISC-V-Processor/rv32i/rv32i.srcs/sources_1/imports/RISC-V-Processor/Descrambler.vhd,1554023545,vhdl,,,,descrambler,,,,,,,,
C:/Users/Oz Bejerano/PycharmProjects/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/imports/RISC-V-Processor/rv32i/rv32i.srcs/sources_1/imports/RISC-V-Processor/RV32I.vhd,1554080817,vhdl,,,,rv32i,,,,,,,,
C:/Users/Oz Bejerano/PycharmProjects/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/imports/RISC-V-Processor/rv32i/rv32i.srcs/sources_1/imports/RISC-V-Processor/pc_logic.vhd,1554006014,vhdl,,,,pc_logic,,,,,,,,
C:/Users/Oz Bejerano/PycharmProjects/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/imports/RISC-V-Processor/rv32i/rv32i.srcs/sources_1/imports/RISC-V-Processor/stage_DE.vhd,1553998264,vhdl,,,,stage_de,,,,,,,,
C:/Users/Oz Bejerano/PycharmProjects/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/imports/RISC-V-Processor/rv32i/rv32i.srcs/sources_1/imports/RISC-V-Processor/stage_EM.vhd,1553995751,vhdl,,,,stage_em,,,,,,,,
C:/Users/Oz Bejerano/PycharmProjects/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/imports/RISC-V-Processor/rv32i/rv32i.srcs/sources_1/imports/RISC-V-Processor/stage_FD.vhd,1553998079,vhdl,,,,stage_fd,,,,,,,,
C:/Users/Oz Bejerano/PycharmProjects/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/imports/RISC-V-Processor/rv32i/rv32i.srcs/sources_1/imports/RISC-V-Processor/stage_MW.vhd,1553996173,vhdl,,,,stage_mw,,,,,,,,
C:/Users/Oz Bejerano/PycharmProjects/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/imports/sources_1/imports/Capstone/fontROM.vhd,1555873616,vhdl,,,,font_rom,,,,,,,,
C:/Users/Oz Bejerano/PycharmProjects/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/imports/sources_1/new/pixel_pusher.vhd,1555606545,vhdl,,,,pixel_pusher,,,,,,,,
C:/Users/Oz Bejerano/PycharmProjects/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/imports/sources_1/new/select_pix.vhd,1554298253,vhdl,,,,select_pix,,,,,,,,
C:/Users/Oz Bejerano/PycharmProjects/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/imports/sources_1/new/terminal_tld.vhd,1554298253,vhdl,,,,terminal_tld,,,,,,,,
C:/Users/Oz Bejerano/PycharmProjects/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/imports/sources_1/new/vga_ctrl.vhd,1554298253,vhdl,,,,vga_ctrl,,,,,,,,
C:/Users/Oz Bejerano/PycharmProjects/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/new/alu_signals.vhd,1554065669,vhdl,,,,alu_signals,,,,,,,,
C:/Users/Oz Bejerano/PycharmProjects/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/new/input_handler.vhd,1555785102,vhdl,,,,input_handler,,,,,,,,
C:/Users/Oz Bejerano/PycharmProjects/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/new/pc_shift_down.vhd,1554009196,vhdl,,,,pc_shift_down,,,,,,,,
