var pairs =
{
"eclk":{"stop":1,"synchronization":1,"used":1,"asserted":1}
,"stop":{"block":1,"control":1,"edge":1,"signal":1,"std_logic":1,"stop":1,"eclko":1,".eclko":1}
,"architectures":{"supported":1}
,"inputs":{"eclki":1}
,"eclki":{"stop":1,"std_logic":1,"eclki":1,".stop":1}
,"output":{"eclko":1,"stop":1}
,"eclksyncb":{"optional":1,"primitive":1,"usage":1,"port":1,"instantiation":1,"eclki":1,".eclki":1}
,"optional":{"eclk":1}
,"synchronization":{"ddr_mem":1}
,"ddr_mem":{"ddr":1}
,"ddr":{"memory":1,"mode":1,"7:1":1}
,"memory":{"mode":1,"generic":1}
,"mode":{"ddr2_mem":1,"ddr3_mem":1,"ecp5":1,"applications":1}
,"ddr2_mem":{"ddr2":1}
,"ddr2":{"memory":1}
,"ddr3_mem":{"ddr3":1}
,"ddr3":{"memory":1}
,"ecp5":{"eclksync":1}
,"eclksync":{"similar":1}
,"similar":{"machxo2":1}
,"machxo2":{"laticeecp3":1}
,"laticeecp3":{"eclksyna":1}
,"eclksyna":{"however":1}
,"however":{"added":1}
,"added":{"latency":1}
,"asserting":{"stop":1}
,"control":{"signal":1}
,"signal":{"cib":1,"synchronized":1,"released":1,"stop":1}
,"cib":{"stop":1}
,"edge":{"clock":1}
,"clock":{"synchronize":1,"toggling":1,"output":1,"input":1}
,"synchronize":{"signals":1}
,"signals":{"eclk":1}
,"used":{"high":1}
,"high":{"speed":1}
,"speed":{"ddr":1}
,"applications":{"ddr":1}
,"generic":{"ddr":1}
,"7:1":{"lvds":1}
,"lvds":{"stop":1}
,"synchronized":{"eclk":1}
,"asserted":{"stop":1}
,"released":{"every":1}
,"every":{"clock":1}
,"toggling":{"second":1}
,"second":{"rising":1}
,"rising":{"edge":1}
,"table":{"below":1}
,"below":{"describes":1}
,"describes":{"ports":1}
,"ports":{"eclksyncb":1}
,"unused":{"port":1}
,"tie":{"low":1}
,"input":{"stop":1,"eclki":1}
,"usage":{"vhdl":1,"verilog":1}
,"component":{"declaration":1,"eclksyncb":1}
,"eclko":{"std_logic":1,"eclko":1}
,"end":{"component":1}
,"port":{"map":1}
,"verilog":{"hdl":1}
,"module":{"eclksyncb":1}
,".eclki":{"eclki":1}
,".stop":{"stop":1}
,".eclko":{"eclko":1}
}
;Search.control.loadWordPairs(pairs);
