library ieee;
use ieee.std_logic_1164.all;

entity e_hex7seg is
   port ( slv_hex     : in  std_logic_vector(3 downto 0);
          slv_display : out std_logic_vector(0 to 6));
end entity e_hex7seg;

architecture a_hex7seg of e_hex7seg is

---- Declaration Part -----------------------------------------------

begin

---- Assignment Part ------------------------------------------------

   --
   --       0  
   --      ---  
   --     |   |
   --    5|   |1
   --     | 6 |
   --      ---  
   --     |   |
   --    4|   |2
   --     |   |
   --      ---  
   --       3  
   --
-- combinatorial process with case statement
   p_Decode: process (slv_hex)
   begin
      case slv_hex is
         when "0000" => slv_display <= "0000001";
         when "0001" => slv_display <= "1001111";
         when "0010" => slv_display <= "0010010";
         when "0011" => slv_display <= "0000110";
         when "0100" => slv_display <= "1001100";
         when "0101" => slv_display <= "0100100";
         when "0110" => slv_display <= "0100000";
         when "0111" => slv_display <= "0001111";
         when "1000" => slv_display <= "0000000";
         when "1001" => slv_display <= "0000100";
         when "1010" => slv_display <= "0001000";
         when "1011" => slv_display <= "1100000";
         when "1100" => slv_display <= "0110001";
         when "1101" => slv_display <= "1000010";
         when "1110" => slv_display <= "0110000";
         when others => slv_display <= "0111000";
      end case;
   end process p_Decode;

end architecture a_hex7seg;