<dec f='llvm/llvm/include/llvm/CodeGen/MachineRegisterInfo.h' l='739' type='void llvm::MachineRegisterInfo::setType(llvm::Register VReg, llvm::LLT Ty)'/>
<doc f='llvm/llvm/include/llvm/CodeGen/MachineRegisterInfo.h' l='738'>/// Set the low-level type of \p VReg to \p Ty.</doc>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/RegisterBankInfo.cpp' l='487' u='c' c='_ZN4llvm16RegisterBankInfo19applyDefaultMappingERKNS0_14OperandsMapperE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/Utils.cpp' l='539' u='c' c='_ZN4llvm24getFunctionLiveInPhysRegERNS_15MachineFunctionERKNS_15TargetInstrInfoENS_10MCRegisterERKNS_19TargetRegisterClassENS_3LLTE'/>
<use f='llvm/llvm/lib/CodeGen/MIRParser/MIParser.cpp' l='1537' u='c' c='_ZN12_GLOBAL__N_18MIParser20parseRegisterOperandERN4llvm14MachineOperandERNS1_8OptionalIjEEb'/>
<use f='llvm/llvm/lib/CodeGen/MIRParser/MIParser.cpp' l='1556' u='c' c='_ZN12_GLOBAL__N_18MIParser20parseRegisterOperandERN4llvm14MachineOperandERNS1_8OptionalIjEEb'/>
<use f='llvm/llvm/lib/CodeGen/MachineRegisterInfo.cpp' l='117' u='c' c='_ZN4llvm19MachineRegisterInfo17constrainRegAttrsENS_8RegisterES1_j'/>
<use f='llvm/llvm/lib/CodeGen/MachineRegisterInfo.cpp' l='176' u='c' c='_ZN4llvm19MachineRegisterInfo20cloneVirtualRegisterENS_8RegisterENS_9StringRefE'/>
<def f='llvm/llvm/lib/CodeGen/MachineRegisterInfo.cpp' l='182' ll='185' type='void llvm::MachineRegisterInfo::setType(llvm::Register VReg, llvm::LLT Ty)'/>
<use f='llvm/llvm/lib/CodeGen/MachineRegisterInfo.cpp' l='193' u='c' c='_ZN4llvm19MachineRegisterInfo28createGenericVirtualRegisterENS_3LLTENS_9StringRefE'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64InstructionSelector.cpp' l='1931' u='c' c='_ZN12_GLOBAL__N_126AArch64InstructionSelector12preISelLowerERN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64InstructionSelector.cpp' l='1941' u='c' c='_ZN12_GLOBAL__N_126AArch64InstructionSelector12preISelLowerERN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64InstructionSelector.cpp' l='2002' u='c' c='_ZN12_GLOBAL__N_126AArch64InstructionSelector18convertPtrAddToAddERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUCallLowering.cpp' l='819' u='c' c='_ZL23packSplitRegsToOrigTypeRN4llvm16MachineIRBuilderENS_8ArrayRefINS_8RegisterEEES4_NS_3LLTES5_'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUCallLowering.cpp' l='834' u='c' c='_ZL23packSplitRegsToOrigTypeRN4llvm16MachineIRBuilderENS_8ArrayRefINS_8RegisterEEES4_NS_3LLTES5_'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp' l='1732' u='c' c='_ZNK4llvm19AMDGPULegalizerInfo18getSegmentApertureEjRNS_19MachineRegisterInfoERNS_16MachineIRBuilderE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp' l='688' u='c' c='_ZL13setRegsToTypeRN4llvm19MachineRegisterInfoENS_8ArrayRefINS_8RegisterEEENS_3LLTE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp' l='873' u='c' c='_ZNK4llvm22AMDGPURegisterBankInfo22executeInWaterfallLoopERNS_16MachineIRBuilderENS_14iterator_rangeINS_26MachineInstrBundleIteratorINS_12MachineInstr2120113'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp' l='1118' u='c' c='_ZNK4llvm22AMDGPURegisterBankInfo28constrainOpWithReadfirstlaneERNS_12MachineInstrERNS_19MachineRegisterInfoEj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp' l='1213' u='c' c='_ZNK4llvm22AMDGPURegisterBankInfo16applyMappingLoadERNS_12MachineInstrERKNS_16RegisterBankInfo14OperandsMapperERNS_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp' l='2810' u='c' c='_ZNK4llvm22AMDGPURegisterBankInfo16applyMappingImplERKNS_16RegisterBankInfo14OperandsMapperE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='1799' u='c' c='_ZNK4llvm16SITargetLowering30allocateSpecialEntryInputVGPRsERNS_7CCStateERNS_15MachineFunctionERKNS_14SIRegisterInfoERNS_21SIMachineFunctionInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='1807' u='c' c='_ZNK4llvm16SITargetLowering30allocateSpecialEntryInputVGPRsERNS_7CCStateERNS_15MachineFunctionERKNS_14SIRegisterInfoERNS_21SIMachineFunctionInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='1815' u='c' c='_ZNK4llvm16SITargetLowering30allocateSpecialEntryInputVGPRsERNS_7CCStateERNS_15MachineFunctionERKNS_14SIRegisterInfoERNS_21SIMachineFunctionInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='1847' u='c' c='_ZL19allocateVGPR32InputRN4llvm7CCStateEjNS_13ArgDescriptorE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='1983' u='c' c='_ZNK4llvm16SITargetLowering20allocateHSAUserSGPRsERNS_7CCStateERNS_15MachineFunctionERKNS_14SIRegisterInfoERNS_21SIMachineFunctionInfoE'/>
