Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sat Jun 10 22:22:47 2023
| Host         : Melmaphother running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file MAIN_timing_summary_routed.rpt -pb MAIN_timing_summary_routed.pb -rpx MAIN_timing_summary_routed.rpx -warn_on_violation
| Design       : MAIN
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     1000        
LUTAR-1    Warning           LUT drives async reset alert    1           
TIMING-18  Warning           Missing input or output delay   1           
TIMING-20  Warning           Non-clocked latch               4           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (21787)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (35477)
5. checking no_input_delay (20)
6. checking no_output_delay (32)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (21787)
----------------------------
 There are 243 register/latch pins with no clock driven by root clock pin: fd/y_reg/Q (HIGH)

 There are 10770 register/latch pins with no clock driven by root clock pin: sdu/dcp/FSM_onehot_cs_reg[23]/Q (HIGH)

 There are 10770 register/latch pins with no clock driven by root clock pin: sdu/dcp/FSM_onehot_cs_reg[4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: sdu/dcp/print/FSM_onehot_cs_reg[5]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (35477)
----------------------------------------------------
 There are 35477 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (20)
-------------------------------
 There are 20 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (32)
--------------------------------
 There are 32 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.664        0.000                      0                   65        0.265        0.000                      0                   65        4.500        0.000                       0                    34  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.664        0.000                      0                   65        0.265        0.000                      0                   65        4.500        0.000                       0                    34  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.664ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.265ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.664ns  (required time - arrival time)
  Source:                 fd/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fd/counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.330ns  (logic 3.306ns (52.230%)  route 3.024ns (47.770%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.716     5.318    fd/CLK
    SLICE_X87Y105        FDCE                                         r  fd/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y105        FDCE (Prop_fdce_C_Q)         0.419     5.737 r  fd/counter_reg[1]/Q
                         net (fo=5, routed)           0.995     6.732    fd/counter_reg_n_0_[1]
    SLICE_X86Y102        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     7.563 r  fd/counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.563    fd/counter_reg[4]_i_2_n_0
    SLICE_X86Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.677 r  fd/counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.677    fd/counter_reg[8]_i_2_n_0
    SLICE_X86Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.791 r  fd/counter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.791    fd/counter_reg[12]_i_2_n_0
    SLICE_X86Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.905 r  fd/counter_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.905    fd/counter_reg[16]_i_2_n_0
    SLICE_X86Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.019 r  fd/counter_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.019    fd/counter_reg[20]_i_2_n_0
    SLICE_X86Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.133 r  fd/counter_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.133    fd/counter_reg[24]_i_2_n_0
    SLICE_X86Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.467 f  fd/counter_reg[28]_i_2/O[1]
                         net (fo=2, routed)           1.123     9.591    counter2[26]
    SLICE_X85Y106        LUT3 (Prop_lut3_I0_O)        0.303     9.894 r  counter[31]_i_19/O
                         net (fo=1, routed)           0.000     9.894    fd/counter_reg[0]_0[0]
    SLICE_X85Y106        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    10.430 f  fd/counter_reg[31]_i_10/CO[2]
                         net (fo=32, routed)          0.905    11.335    fd/counter1
    SLICE_X87Y105        LUT2 (Prop_lut2_I1_O)        0.313    11.648 r  fd/counter[0]_i_1/O
                         net (fo=1, routed)           0.000    11.648    fd/counter[0]_i_1_n_0
    SLICE_X87Y105        FDCE                                         r  fd/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.596    15.018    fd/CLK
    SLICE_X87Y105        FDCE                                         r  fd/counter_reg[0]/C
                         clock pessimism              0.300    15.318    
                         clock uncertainty           -0.035    15.283    
    SLICE_X87Y105        FDCE (Setup_fdce_C_D)        0.029    15.312    fd/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         15.312    
                         arrival time                         -11.648    
  -------------------------------------------------------------------
                         slack                                  3.664    

Slack (MET) :             3.674ns  (required time - arrival time)
  Source:                 fd/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fd/counter_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.295ns  (logic 3.306ns (52.518%)  route 2.989ns (47.482%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.716     5.318    fd/CLK
    SLICE_X87Y105        FDCE                                         r  fd/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y105        FDCE (Prop_fdce_C_Q)         0.419     5.737 r  fd/counter_reg[1]/Q
                         net (fo=5, routed)           0.995     6.732    fd/counter_reg_n_0_[1]
    SLICE_X86Y102        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     7.563 r  fd/counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.563    fd/counter_reg[4]_i_2_n_0
    SLICE_X86Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.677 r  fd/counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.677    fd/counter_reg[8]_i_2_n_0
    SLICE_X86Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.791 r  fd/counter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.791    fd/counter_reg[12]_i_2_n_0
    SLICE_X86Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.905 r  fd/counter_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.905    fd/counter_reg[16]_i_2_n_0
    SLICE_X86Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.019 r  fd/counter_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.019    fd/counter_reg[20]_i_2_n_0
    SLICE_X86Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.133 r  fd/counter_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.133    fd/counter_reg[24]_i_2_n_0
    SLICE_X86Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.467 f  fd/counter_reg[28]_i_2/O[1]
                         net (fo=2, routed)           1.123     9.591    counter2[26]
    SLICE_X85Y106        LUT3 (Prop_lut3_I0_O)        0.303     9.894 r  counter[31]_i_19/O
                         net (fo=1, routed)           0.000     9.894    fd/counter_reg[0]_0[0]
    SLICE_X85Y106        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    10.430 f  fd/counter_reg[31]_i_10/CO[2]
                         net (fo=32, routed)          0.871    11.300    fd/counter1
    SLICE_X87Y106        LUT2 (Prop_lut2_I1_O)        0.313    11.613 r  fd/counter[30]_i_1/O
                         net (fo=1, routed)           0.000    11.613    fd/data0[30]
    SLICE_X87Y106        FDCE                                         r  fd/counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.596    15.018    fd/CLK
    SLICE_X87Y106        FDCE                                         r  fd/counter_reg[30]/C
                         clock pessimism              0.275    15.293    
                         clock uncertainty           -0.035    15.258    
    SLICE_X87Y106        FDCE (Setup_fdce_C_D)        0.029    15.287    fd/counter_reg[30]
  -------------------------------------------------------------------
                         required time                         15.287    
                         arrival time                         -11.613    
  -------------------------------------------------------------------
                         slack                                  3.674    

Slack (MET) :             3.682ns  (required time - arrival time)
  Source:                 fd/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fd/counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.358ns  (logic 3.334ns (52.440%)  route 3.024ns (47.560%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.716     5.318    fd/CLK
    SLICE_X87Y105        FDCE                                         r  fd/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y105        FDCE (Prop_fdce_C_Q)         0.419     5.737 r  fd/counter_reg[1]/Q
                         net (fo=5, routed)           0.995     6.732    fd/counter_reg_n_0_[1]
    SLICE_X86Y102        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     7.563 r  fd/counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.563    fd/counter_reg[4]_i_2_n_0
    SLICE_X86Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.677 r  fd/counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.677    fd/counter_reg[8]_i_2_n_0
    SLICE_X86Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.791 r  fd/counter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.791    fd/counter_reg[12]_i_2_n_0
    SLICE_X86Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.905 r  fd/counter_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.905    fd/counter_reg[16]_i_2_n_0
    SLICE_X86Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.019 r  fd/counter_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.019    fd/counter_reg[20]_i_2_n_0
    SLICE_X86Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.133 r  fd/counter_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.133    fd/counter_reg[24]_i_2_n_0
    SLICE_X86Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.467 f  fd/counter_reg[28]_i_2/O[1]
                         net (fo=2, routed)           1.123     9.591    counter2[26]
    SLICE_X85Y106        LUT3 (Prop_lut3_I0_O)        0.303     9.894 r  counter[31]_i_19/O
                         net (fo=1, routed)           0.000     9.894    fd/counter_reg[0]_0[0]
    SLICE_X85Y106        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    10.430 f  fd/counter_reg[31]_i_10/CO[2]
                         net (fo=32, routed)          0.905    11.335    fd/counter1
    SLICE_X87Y105        LUT2 (Prop_lut2_I1_O)        0.341    11.676 r  fd/counter[1]_i_1/O
                         net (fo=1, routed)           0.000    11.676    fd/data0[1]
    SLICE_X87Y105        FDCE                                         r  fd/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.596    15.018    fd/CLK
    SLICE_X87Y105        FDCE                                         r  fd/counter_reg[1]/C
                         clock pessimism              0.300    15.318    
                         clock uncertainty           -0.035    15.283    
    SLICE_X87Y105        FDCE (Setup_fdce_C_D)        0.075    15.358    fd/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         15.358    
                         arrival time                         -11.676    
  -------------------------------------------------------------------
                         slack                                  3.682    

Slack (MET) :             3.692ns  (required time - arrival time)
  Source:                 fd/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fd/counter_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.323ns  (logic 3.334ns (52.728%)  route 2.989ns (47.272%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.716     5.318    fd/CLK
    SLICE_X87Y105        FDCE                                         r  fd/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y105        FDCE (Prop_fdce_C_Q)         0.419     5.737 r  fd/counter_reg[1]/Q
                         net (fo=5, routed)           0.995     6.732    fd/counter_reg_n_0_[1]
    SLICE_X86Y102        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     7.563 r  fd/counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.563    fd/counter_reg[4]_i_2_n_0
    SLICE_X86Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.677 r  fd/counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.677    fd/counter_reg[8]_i_2_n_0
    SLICE_X86Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.791 r  fd/counter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.791    fd/counter_reg[12]_i_2_n_0
    SLICE_X86Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.905 r  fd/counter_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.905    fd/counter_reg[16]_i_2_n_0
    SLICE_X86Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.019 r  fd/counter_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.019    fd/counter_reg[20]_i_2_n_0
    SLICE_X86Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.133 r  fd/counter_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.133    fd/counter_reg[24]_i_2_n_0
    SLICE_X86Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.467 f  fd/counter_reg[28]_i_2/O[1]
                         net (fo=2, routed)           1.123     9.591    counter2[26]
    SLICE_X85Y106        LUT3 (Prop_lut3_I0_O)        0.303     9.894 r  counter[31]_i_19/O
                         net (fo=1, routed)           0.000     9.894    fd/counter_reg[0]_0[0]
    SLICE_X85Y106        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    10.430 f  fd/counter_reg[31]_i_10/CO[2]
                         net (fo=32, routed)          0.871    11.300    fd/counter1
    SLICE_X87Y106        LUT2 (Prop_lut2_I1_O)        0.341    11.641 r  fd/counter[31]_i_2/O
                         net (fo=1, routed)           0.000    11.641    fd/data0[31]
    SLICE_X87Y106        FDCE                                         r  fd/counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.596    15.018    fd/CLK
    SLICE_X87Y106        FDCE                                         r  fd/counter_reg[31]/C
                         clock pessimism              0.275    15.293    
                         clock uncertainty           -0.035    15.258    
    SLICE_X87Y106        FDCE (Setup_fdce_C_D)        0.075    15.333    fd/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         15.333    
                         arrival time                         -11.641    
  -------------------------------------------------------------------
                         slack                                  3.692    

Slack (MET) :             3.732ns  (required time - arrival time)
  Source:                 fd/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fd/counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.239ns  (logic 3.306ns (52.991%)  route 2.933ns (47.009%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.716     5.318    fd/CLK
    SLICE_X87Y105        FDCE                                         r  fd/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y105        FDCE (Prop_fdce_C_Q)         0.419     5.737 r  fd/counter_reg[1]/Q
                         net (fo=5, routed)           0.995     6.732    fd/counter_reg_n_0_[1]
    SLICE_X86Y102        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     7.563 r  fd/counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.563    fd/counter_reg[4]_i_2_n_0
    SLICE_X86Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.677 r  fd/counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.677    fd/counter_reg[8]_i_2_n_0
    SLICE_X86Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.791 r  fd/counter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.791    fd/counter_reg[12]_i_2_n_0
    SLICE_X86Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.905 r  fd/counter_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.905    fd/counter_reg[16]_i_2_n_0
    SLICE_X86Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.019 r  fd/counter_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.019    fd/counter_reg[20]_i_2_n_0
    SLICE_X86Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.133 r  fd/counter_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.133    fd/counter_reg[24]_i_2_n_0
    SLICE_X86Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.467 f  fd/counter_reg[28]_i_2/O[1]
                         net (fo=2, routed)           1.123     9.591    counter2[26]
    SLICE_X85Y106        LUT3 (Prop_lut3_I0_O)        0.303     9.894 r  counter[31]_i_19/O
                         net (fo=1, routed)           0.000     9.894    fd/counter_reg[0]_0[0]
    SLICE_X85Y106        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    10.430 f  fd/counter_reg[31]_i_10/CO[2]
                         net (fo=32, routed)          0.814    11.244    fd/counter1
    SLICE_X87Y104        LUT2 (Prop_lut2_I1_O)        0.313    11.557 r  fd/counter[2]_i_1/O
                         net (fo=1, routed)           0.000    11.557    fd/data0[2]
    SLICE_X87Y104        FDCE                                         r  fd/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.596    15.018    fd/CLK
    SLICE_X87Y104        FDCE                                         r  fd/counter_reg[2]/C
                         clock pessimism              0.275    15.293    
                         clock uncertainty           -0.035    15.258    
    SLICE_X87Y104        FDCE (Setup_fdce_C_D)        0.031    15.289    fd/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         15.289    
                         arrival time                         -11.557    
  -------------------------------------------------------------------
                         slack                                  3.732    

Slack (MET) :             3.734ns  (required time - arrival time)
  Source:                 fd/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fd/counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.235ns  (logic 3.306ns (53.025%)  route 2.929ns (46.975%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.716     5.318    fd/CLK
    SLICE_X87Y105        FDCE                                         r  fd/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y105        FDCE (Prop_fdce_C_Q)         0.419     5.737 r  fd/counter_reg[1]/Q
                         net (fo=5, routed)           0.995     6.732    fd/counter_reg_n_0_[1]
    SLICE_X86Y102        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     7.563 r  fd/counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.563    fd/counter_reg[4]_i_2_n_0
    SLICE_X86Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.677 r  fd/counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.677    fd/counter_reg[8]_i_2_n_0
    SLICE_X86Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.791 r  fd/counter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.791    fd/counter_reg[12]_i_2_n_0
    SLICE_X86Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.905 r  fd/counter_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.905    fd/counter_reg[16]_i_2_n_0
    SLICE_X86Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.019 r  fd/counter_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.019    fd/counter_reg[20]_i_2_n_0
    SLICE_X86Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.133 r  fd/counter_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.133    fd/counter_reg[24]_i_2_n_0
    SLICE_X86Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.467 f  fd/counter_reg[28]_i_2/O[1]
                         net (fo=2, routed)           1.123     9.591    counter2[26]
    SLICE_X85Y106        LUT3 (Prop_lut3_I0_O)        0.303     9.894 r  counter[31]_i_19/O
                         net (fo=1, routed)           0.000     9.894    fd/counter_reg[0]_0[0]
    SLICE_X85Y106        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    10.430 f  fd/counter_reg[31]_i_10/CO[2]
                         net (fo=32, routed)          0.810    11.240    fd/counter1
    SLICE_X87Y104        LUT2 (Prop_lut2_I1_O)        0.313    11.553 r  fd/counter[10]_i_1/O
                         net (fo=1, routed)           0.000    11.553    fd/data0[10]
    SLICE_X87Y104        FDCE                                         r  fd/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.596    15.018    fd/CLK
    SLICE_X87Y104        FDCE                                         r  fd/counter_reg[10]/C
                         clock pessimism              0.275    15.293    
                         clock uncertainty           -0.035    15.258    
    SLICE_X87Y104        FDCE (Setup_fdce_C_D)        0.029    15.287    fd/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         15.287    
                         arrival time                         -11.553    
  -------------------------------------------------------------------
                         slack                                  3.734    

Slack (MET) :             3.781ns  (required time - arrival time)
  Source:                 fd/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fd/counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.234ns  (logic 3.301ns (52.954%)  route 2.933ns (47.046%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.716     5.318    fd/CLK
    SLICE_X87Y105        FDCE                                         r  fd/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y105        FDCE (Prop_fdce_C_Q)         0.419     5.737 r  fd/counter_reg[1]/Q
                         net (fo=5, routed)           0.995     6.732    fd/counter_reg_n_0_[1]
    SLICE_X86Y102        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     7.563 r  fd/counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.563    fd/counter_reg[4]_i_2_n_0
    SLICE_X86Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.677 r  fd/counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.677    fd/counter_reg[8]_i_2_n_0
    SLICE_X86Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.791 r  fd/counter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.791    fd/counter_reg[12]_i_2_n_0
    SLICE_X86Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.905 r  fd/counter_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.905    fd/counter_reg[16]_i_2_n_0
    SLICE_X86Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.019 r  fd/counter_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.019    fd/counter_reg[20]_i_2_n_0
    SLICE_X86Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.133 r  fd/counter_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.133    fd/counter_reg[24]_i_2_n_0
    SLICE_X86Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.467 f  fd/counter_reg[28]_i_2/O[1]
                         net (fo=2, routed)           1.123     9.591    counter2[26]
    SLICE_X85Y106        LUT3 (Prop_lut3_I0_O)        0.303     9.894 r  counter[31]_i_19/O
                         net (fo=1, routed)           0.000     9.894    fd/counter_reg[0]_0[0]
    SLICE_X85Y106        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    10.430 f  fd/counter_reg[31]_i_10/CO[2]
                         net (fo=32, routed)          0.814    11.244    fd/counter1
    SLICE_X87Y104        LUT2 (Prop_lut2_I1_O)        0.308    11.552 r  fd/counter[3]_i_1/O
                         net (fo=1, routed)           0.000    11.552    fd/data0[3]
    SLICE_X87Y104        FDCE                                         r  fd/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.596    15.018    fd/CLK
    SLICE_X87Y104        FDCE                                         r  fd/counter_reg[3]/C
                         clock pessimism              0.275    15.293    
                         clock uncertainty           -0.035    15.258    
    SLICE_X87Y104        FDCE (Setup_fdce_C_D)        0.075    15.333    fd/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         15.333    
                         arrival time                         -11.552    
  -------------------------------------------------------------------
                         slack                                  3.781    

Slack (MET) :             3.786ns  (required time - arrival time)
  Source:                 fd/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fd/counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.229ns  (logic 3.300ns (52.980%)  route 2.929ns (47.020%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.716     5.318    fd/CLK
    SLICE_X87Y105        FDCE                                         r  fd/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y105        FDCE (Prop_fdce_C_Q)         0.419     5.737 r  fd/counter_reg[1]/Q
                         net (fo=5, routed)           0.995     6.732    fd/counter_reg_n_0_[1]
    SLICE_X86Y102        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     7.563 r  fd/counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.563    fd/counter_reg[4]_i_2_n_0
    SLICE_X86Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.677 r  fd/counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.677    fd/counter_reg[8]_i_2_n_0
    SLICE_X86Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.791 r  fd/counter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.791    fd/counter_reg[12]_i_2_n_0
    SLICE_X86Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.905 r  fd/counter_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.905    fd/counter_reg[16]_i_2_n_0
    SLICE_X86Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.019 r  fd/counter_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.019    fd/counter_reg[20]_i_2_n_0
    SLICE_X86Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.133 r  fd/counter_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.133    fd/counter_reg[24]_i_2_n_0
    SLICE_X86Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.467 f  fd/counter_reg[28]_i_2/O[1]
                         net (fo=2, routed)           1.123     9.591    counter2[26]
    SLICE_X85Y106        LUT3 (Prop_lut3_I0_O)        0.303     9.894 r  counter[31]_i_19/O
                         net (fo=1, routed)           0.000     9.894    fd/counter_reg[0]_0[0]
    SLICE_X85Y106        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    10.430 f  fd/counter_reg[31]_i_10/CO[2]
                         net (fo=32, routed)          0.810    11.240    fd/counter1
    SLICE_X87Y104        LUT2 (Prop_lut2_I1_O)        0.307    11.547 r  fd/counter[11]_i_1/O
                         net (fo=1, routed)           0.000    11.547    fd/data0[11]
    SLICE_X87Y104        FDCE                                         r  fd/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.596    15.018    fd/CLK
    SLICE_X87Y104        FDCE                                         r  fd/counter_reg[11]/C
                         clock pessimism              0.275    15.293    
                         clock uncertainty           -0.035    15.258    
    SLICE_X87Y104        FDCE (Setup_fdce_C_D)        0.075    15.333    fd/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         15.333    
                         arrival time                         -11.547    
  -------------------------------------------------------------------
                         slack                                  3.786    

Slack (MET) :             3.793ns  (required time - arrival time)
  Source:                 fd/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fd/counter_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.159ns  (logic 3.306ns (53.678%)  route 2.853ns (46.322%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 15.015 - 10.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.716     5.318    fd/CLK
    SLICE_X87Y105        FDCE                                         r  fd/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y105        FDCE (Prop_fdce_C_Q)         0.419     5.737 r  fd/counter_reg[1]/Q
                         net (fo=5, routed)           0.995     6.732    fd/counter_reg_n_0_[1]
    SLICE_X86Y102        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     7.563 r  fd/counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.563    fd/counter_reg[4]_i_2_n_0
    SLICE_X86Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.677 r  fd/counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.677    fd/counter_reg[8]_i_2_n_0
    SLICE_X86Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.791 r  fd/counter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.791    fd/counter_reg[12]_i_2_n_0
    SLICE_X86Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.905 r  fd/counter_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.905    fd/counter_reg[16]_i_2_n_0
    SLICE_X86Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.019 r  fd/counter_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.019    fd/counter_reg[20]_i_2_n_0
    SLICE_X86Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.133 r  fd/counter_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.133    fd/counter_reg[24]_i_2_n_0
    SLICE_X86Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.467 f  fd/counter_reg[28]_i_2/O[1]
                         net (fo=2, routed)           1.123     9.591    counter2[26]
    SLICE_X85Y106        LUT3 (Prop_lut3_I0_O)        0.303     9.894 r  counter[31]_i_19/O
                         net (fo=1, routed)           0.000     9.894    fd/counter_reg[0]_0[0]
    SLICE_X85Y106        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    10.430 f  fd/counter_reg[31]_i_10/CO[2]
                         net (fo=32, routed)          0.735    11.164    fd/counter1
    SLICE_X85Y108        LUT2 (Prop_lut2_I1_O)        0.313    11.477 r  fd/counter[26]_i_1/O
                         net (fo=1, routed)           0.000    11.477    fd/data0[26]
    SLICE_X85Y108        FDCE                                         r  fd/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.593    15.015    fd/CLK
    SLICE_X85Y108        FDCE                                         r  fd/counter_reg[26]/C
                         clock pessimism              0.259    15.274    
                         clock uncertainty           -0.035    15.239    
    SLICE_X85Y108        FDCE (Setup_fdce_C_D)        0.031    15.270    fd/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         15.270    
                         arrival time                         -11.477    
  -------------------------------------------------------------------
                         slack                                  3.793    

Slack (MET) :             3.797ns  (required time - arrival time)
  Source:                 fd/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fd/counter_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.156ns  (logic 3.306ns (53.704%)  route 2.850ns (46.296%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 15.015 - 10.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.716     5.318    fd/CLK
    SLICE_X87Y105        FDCE                                         r  fd/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y105        FDCE (Prop_fdce_C_Q)         0.419     5.737 r  fd/counter_reg[1]/Q
                         net (fo=5, routed)           0.995     6.732    fd/counter_reg_n_0_[1]
    SLICE_X86Y102        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     7.563 r  fd/counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.563    fd/counter_reg[4]_i_2_n_0
    SLICE_X86Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.677 r  fd/counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.677    fd/counter_reg[8]_i_2_n_0
    SLICE_X86Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.791 r  fd/counter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.791    fd/counter_reg[12]_i_2_n_0
    SLICE_X86Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.905 r  fd/counter_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.905    fd/counter_reg[16]_i_2_n_0
    SLICE_X86Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.019 r  fd/counter_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.019    fd/counter_reg[20]_i_2_n_0
    SLICE_X86Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.133 r  fd/counter_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.133    fd/counter_reg[24]_i_2_n_0
    SLICE_X86Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.467 f  fd/counter_reg[28]_i_2/O[1]
                         net (fo=2, routed)           1.123     9.591    counter2[26]
    SLICE_X85Y106        LUT3 (Prop_lut3_I0_O)        0.303     9.894 r  counter[31]_i_19/O
                         net (fo=1, routed)           0.000     9.894    fd/counter_reg[0]_0[0]
    SLICE_X85Y106        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    10.430 f  fd/counter_reg[31]_i_10/CO[2]
                         net (fo=32, routed)          0.732    11.161    fd/counter1
    SLICE_X85Y107        LUT2 (Prop_lut2_I1_O)        0.313    11.474 r  fd/counter[20]_i_1/O
                         net (fo=1, routed)           0.000    11.474    fd/data0[20]
    SLICE_X85Y107        FDCE                                         r  fd/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.593    15.015    fd/CLK
    SLICE_X85Y107        FDCE                                         r  fd/counter_reg[20]/C
                         clock pessimism              0.259    15.274    
                         clock uncertainty           -0.035    15.239    
    SLICE_X85Y107        FDCE (Setup_fdce_C_D)        0.032    15.271    fd/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         15.271    
                         arrival time                         -11.474    
  -------------------------------------------------------------------
                         slack                                  3.797    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 fd/y_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fd/y_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.178%)  route 0.170ns (47.822%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.600     1.519    fd/CLK
    SLICE_X87Y108        FDCE                                         r  fd/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y108        FDCE (Prop_fdce_C_Q)         0.141     1.660 r  fd/y_reg/Q
                         net (fo=2, routed)           0.170     1.831    fd/clk_153600
    SLICE_X87Y108        LUT6 (Prop_lut6_I5_O)        0.045     1.876 r  fd/y_i_1/O
                         net (fo=1, routed)           0.000     1.876    fd/y_i_1_n_0
    SLICE_X87Y108        FDCE                                         r  fd/y_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.871     2.037    fd/CLK
    SLICE_X87Y108        FDCE                                         r  fd/y_reg/C
                         clock pessimism             -0.517     1.519    
    SLICE_X87Y108        FDCE (Hold_fdce_C_D)         0.091     1.610    fd/y_reg
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.561ns  (arrival time - required time)
  Source:                 fd/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fd/counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.652ns  (logic 0.186ns (28.540%)  route 0.466ns (71.460%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.601     1.520    fd/CLK
    SLICE_X87Y105        FDCE                                         r  fd/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y105        FDCE (Prop_fdce_C_Q)         0.141     1.661 f  fd/counter_reg[0]/Q
                         net (fo=7, routed)           0.466     2.127    fd/counter_reg_n_0_[0]
    SLICE_X87Y105        LUT2 (Prop_lut2_I0_O)        0.045     2.172 r  fd/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     2.172    fd/counter[0]_i_1_n_0
    SLICE_X87Y105        FDCE                                         r  fd/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.872     2.038    fd/CLK
    SLICE_X87Y105        FDCE                                         r  fd/counter_reg[0]/C
                         clock pessimism             -0.517     1.520    
    SLICE_X87Y105        FDCE (Hold_fdce_C_D)         0.091     1.611    fd/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           2.172    
  -------------------------------------------------------------------
                         slack                                  0.561    

Slack (MET) :             0.603ns  (arrival time - required time)
  Source:                 fd/counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fd/counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.710ns  (logic 0.398ns (56.024%)  route 0.312ns (43.976%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.601     1.520    fd/CLK
    SLICE_X87Y104        FDCE                                         r  fd/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y104        FDCE (Prop_fdce_C_Q)         0.128     1.648 r  fd/counter_reg[11]/Q
                         net (fo=4, routed)           0.138     1.786    fd/counter_reg_n_0_[11]
    SLICE_X86Y104        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.165     1.951 r  fd/counter_reg[12]_i_2/O[2]
                         net (fo=2, routed)           0.175     2.126    fd/counter_reg[31]_0[8]
    SLICE_X87Y104        LUT2 (Prop_lut2_I0_O)        0.105     2.231 r  fd/counter[11]_i_1/O
                         net (fo=1, routed)           0.000     2.231    fd/data0[11]
    SLICE_X87Y104        FDCE                                         r  fd/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.872     2.038    fd/CLK
    SLICE_X87Y104        FDCE                                         r  fd/counter_reg[11]/C
                         clock pessimism             -0.517     1.520    
    SLICE_X87Y104        FDCE (Hold_fdce_C_D)         0.107     1.627    fd/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           2.231    
  -------------------------------------------------------------------
                         slack                                  0.603    

Slack (MET) :             0.640ns  (arrival time - required time)
  Source:                 fd/counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fd/counter_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.732ns  (logic 0.358ns (48.939%)  route 0.374ns (51.061%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.599     1.518    fd/CLK
    SLICE_X85Y107        FDCE                                         r  fd/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y107        FDCE (Prop_fdce_C_Q)         0.141     1.659 r  fd/counter_reg[18]/Q
                         net (fo=4, routed)           0.152     1.811    fd/counter_reg_n_0_[18]
    SLICE_X86Y106        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.921 r  fd/counter_reg[20]_i_2/O[1]
                         net (fo=2, routed)           0.222     2.143    fd/counter_reg[31]_0[15]
    SLICE_X85Y107        LUT2 (Prop_lut2_I0_O)        0.107     2.250 r  fd/counter[18]_i_1/O
                         net (fo=1, routed)           0.000     2.250    fd/data0[18]
    SLICE_X85Y107        FDCE                                         r  fd/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.871     2.036    fd/CLK
    SLICE_X85Y107        FDCE                                         r  fd/counter_reg[18]/C
                         clock pessimism             -0.517     1.518    
    SLICE_X85Y107        FDCE (Hold_fdce_C_D)         0.092     1.610    fd/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           2.250    
  -------------------------------------------------------------------
                         slack                                  0.640    

Slack (MET) :             0.666ns  (arrival time - required time)
  Source:                 fd/counter_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fd/counter_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.706ns  (logic 0.336ns (47.562%)  route 0.370ns (52.439%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.601     1.520    fd/CLK
    SLICE_X87Y106        FDCE                                         r  fd/counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y106        FDCE (Prop_fdce_C_Q)         0.128     1.648 f  fd/counter_reg[31]/Q
                         net (fo=4, routed)           0.131     1.779    fd/counter_reg_n_0_[31]
    SLICE_X84Y106        LUT2 (Prop_lut2_I1_O)        0.099     1.878 r  fd/counter[31]_i_5/O
                         net (fo=1, routed)           0.000     1.878    fd/counter[31]_i_5_n_0
    SLICE_X84Y106        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.987 r  fd/counter_reg[31]_i_1/CO[3]
                         net (fo=34, routed)          0.239     2.227    fd/counter_reg[31]_i_1_n_0
    SLICE_X85Y107        FDCE                                         r  fd/counter_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.871     2.036    fd/CLK
    SLICE_X85Y107        FDCE                                         r  fd/counter_reg[14]/C
                         clock pessimism             -0.479     1.556    
    SLICE_X85Y107        FDCE (Hold_fdce_C_CE)        0.004     1.560    fd/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           2.227    
  -------------------------------------------------------------------
                         slack                                  0.666    

Slack (MET) :             0.666ns  (arrival time - required time)
  Source:                 fd/counter_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fd/counter_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.706ns  (logic 0.336ns (47.562%)  route 0.370ns (52.439%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.601     1.520    fd/CLK
    SLICE_X87Y106        FDCE                                         r  fd/counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y106        FDCE (Prop_fdce_C_Q)         0.128     1.648 f  fd/counter_reg[31]/Q
                         net (fo=4, routed)           0.131     1.779    fd/counter_reg_n_0_[31]
    SLICE_X84Y106        LUT2 (Prop_lut2_I1_O)        0.099     1.878 r  fd/counter[31]_i_5/O
                         net (fo=1, routed)           0.000     1.878    fd/counter[31]_i_5_n_0
    SLICE_X84Y106        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.987 r  fd/counter_reg[31]_i_1/CO[3]
                         net (fo=34, routed)          0.239     2.227    fd/counter_reg[31]_i_1_n_0
    SLICE_X85Y107        FDCE                                         r  fd/counter_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.871     2.036    fd/CLK
    SLICE_X85Y107        FDCE                                         r  fd/counter_reg[15]/C
                         clock pessimism             -0.479     1.556    
    SLICE_X85Y107        FDCE (Hold_fdce_C_CE)        0.004     1.560    fd/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           2.227    
  -------------------------------------------------------------------
                         slack                                  0.666    

Slack (MET) :             0.666ns  (arrival time - required time)
  Source:                 fd/counter_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fd/counter_reg[16]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.706ns  (logic 0.336ns (47.562%)  route 0.370ns (52.439%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.601     1.520    fd/CLK
    SLICE_X87Y106        FDCE                                         r  fd/counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y106        FDCE (Prop_fdce_C_Q)         0.128     1.648 f  fd/counter_reg[31]/Q
                         net (fo=4, routed)           0.131     1.779    fd/counter_reg_n_0_[31]
    SLICE_X84Y106        LUT2 (Prop_lut2_I1_O)        0.099     1.878 r  fd/counter[31]_i_5/O
                         net (fo=1, routed)           0.000     1.878    fd/counter[31]_i_5_n_0
    SLICE_X84Y106        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.987 r  fd/counter_reg[31]_i_1/CO[3]
                         net (fo=34, routed)          0.239     2.227    fd/counter_reg[31]_i_1_n_0
    SLICE_X85Y107        FDCE                                         r  fd/counter_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.871     2.036    fd/CLK
    SLICE_X85Y107        FDCE                                         r  fd/counter_reg[16]/C
                         clock pessimism             -0.479     1.556    
    SLICE_X85Y107        FDCE (Hold_fdce_C_CE)        0.004     1.560    fd/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           2.227    
  -------------------------------------------------------------------
                         slack                                  0.666    

Slack (MET) :             0.666ns  (arrival time - required time)
  Source:                 fd/counter_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fd/counter_reg[17]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.706ns  (logic 0.336ns (47.562%)  route 0.370ns (52.439%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.601     1.520    fd/CLK
    SLICE_X87Y106        FDCE                                         r  fd/counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y106        FDCE (Prop_fdce_C_Q)         0.128     1.648 f  fd/counter_reg[31]/Q
                         net (fo=4, routed)           0.131     1.779    fd/counter_reg_n_0_[31]
    SLICE_X84Y106        LUT2 (Prop_lut2_I1_O)        0.099     1.878 r  fd/counter[31]_i_5/O
                         net (fo=1, routed)           0.000     1.878    fd/counter[31]_i_5_n_0
    SLICE_X84Y106        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.987 r  fd/counter_reg[31]_i_1/CO[3]
                         net (fo=34, routed)          0.239     2.227    fd/counter_reg[31]_i_1_n_0
    SLICE_X85Y107        FDCE                                         r  fd/counter_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.871     2.036    fd/CLK
    SLICE_X85Y107        FDCE                                         r  fd/counter_reg[17]/C
                         clock pessimism             -0.479     1.556    
    SLICE_X85Y107        FDCE (Hold_fdce_C_CE)        0.004     1.560    fd/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           2.227    
  -------------------------------------------------------------------
                         slack                                  0.666    

Slack (MET) :             0.666ns  (arrival time - required time)
  Source:                 fd/counter_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fd/counter_reg[18]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.706ns  (logic 0.336ns (47.562%)  route 0.370ns (52.439%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.601     1.520    fd/CLK
    SLICE_X87Y106        FDCE                                         r  fd/counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y106        FDCE (Prop_fdce_C_Q)         0.128     1.648 f  fd/counter_reg[31]/Q
                         net (fo=4, routed)           0.131     1.779    fd/counter_reg_n_0_[31]
    SLICE_X84Y106        LUT2 (Prop_lut2_I1_O)        0.099     1.878 r  fd/counter[31]_i_5/O
                         net (fo=1, routed)           0.000     1.878    fd/counter[31]_i_5_n_0
    SLICE_X84Y106        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.987 r  fd/counter_reg[31]_i_1/CO[3]
                         net (fo=34, routed)          0.239     2.227    fd/counter_reg[31]_i_1_n_0
    SLICE_X85Y107        FDCE                                         r  fd/counter_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.871     2.036    fd/CLK
    SLICE_X85Y107        FDCE                                         r  fd/counter_reg[18]/C
                         clock pessimism             -0.479     1.556    
    SLICE_X85Y107        FDCE (Hold_fdce_C_CE)        0.004     1.560    fd/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           2.227    
  -------------------------------------------------------------------
                         slack                                  0.666    

Slack (MET) :             0.666ns  (arrival time - required time)
  Source:                 fd/counter_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fd/counter_reg[19]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.706ns  (logic 0.336ns (47.562%)  route 0.370ns (52.439%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.601     1.520    fd/CLK
    SLICE_X87Y106        FDCE                                         r  fd/counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y106        FDCE (Prop_fdce_C_Q)         0.128     1.648 f  fd/counter_reg[31]/Q
                         net (fo=4, routed)           0.131     1.779    fd/counter_reg_n_0_[31]
    SLICE_X84Y106        LUT2 (Prop_lut2_I1_O)        0.099     1.878 r  fd/counter[31]_i_5/O
                         net (fo=1, routed)           0.000     1.878    fd/counter[31]_i_5_n_0
    SLICE_X84Y106        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.987 r  fd/counter_reg[31]_i_1/CO[3]
                         net (fo=34, routed)          0.239     2.227    fd/counter_reg[31]_i_1_n_0
    SLICE_X85Y107        FDCE                                         r  fd/counter_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.871     2.036    fd/CLK
    SLICE_X85Y107        FDCE                                         r  fd/counter_reg[19]/C
                         clock pessimism             -0.479     1.556    
    SLICE_X85Y107        FDCE (Hold_fdce_C_CE)        0.004     1.560    fd/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           2.227    
  -------------------------------------------------------------------
                         slack                                  0.666    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X87Y105   fd/counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X87Y104   fd/counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X87Y104   fd/counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X87Y105   fd/counter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X87Y105   fd/counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X85Y107   fd/counter_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X85Y107   fd/counter_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X85Y107   fd/counter_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X85Y107   fd/counter_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X87Y105   fd/counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X87Y105   fd/counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X87Y104   fd/counter_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X87Y104   fd/counter_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X87Y104   fd/counter_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X87Y104   fd/counter_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X87Y105   fd/counter_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X87Y105   fd/counter_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X87Y105   fd/counter_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X87Y105   fd/counter_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X87Y105   fd/counter_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X87Y105   fd/counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X87Y104   fd/counter_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X87Y104   fd/counter_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X87Y104   fd/counter_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X87Y104   fd/counter_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X87Y105   fd/counter_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X87Y105   fd/counter_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X87Y105   fd/counter_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X87Y105   fd/counter_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay         35509 Endpoints
Min Delay         35509 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_CPU/u_MEMWB/MEMWB_instr_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sdu/dcp/print/hex_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.718ns  (logic 5.701ns (19.852%)  route 23.017ns (80.148%))
  Logic Levels:           26  (CARRY4=8 FDRE=1 LUT2=1 LUT4=2 LUT5=5 LUT6=6 MUXF7=2 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y66         FDRE                         0.000     0.000 r  u_CPU/u_MEMWB/MEMWB_instr_reg[7]/C
    SLICE_X71Y66         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  u_CPU/u_MEMWB/MEMWB_instr_reg[7]/Q
                         net (fo=147, routed)         3.448     3.904    u_CPU/u_MEMWB/ADDRD[0]
    SLICE_X71Y60         LUT6 (Prop_lut6_I4_O)        0.124     4.028 r  u_CPU/u_MEMWB/IDEX_reg_1[31]_i_3/O
                         net (fo=20, routed)          1.940     5.968    u_CPU/u_MEMWB/MEMWB_instr_reg[11]_0
    SLICE_X73Y69         LUT6 (Prop_lut6_I0_O)        0.124     6.092 r  u_CPU/u_MEMWB/EXMEM_reg_2[31]_i_3/O
                         net (fo=32, routed)          1.921     8.012    u_CPU/u_EXMEM/EXMEM_reg_2_reg[30]_1
    SLICE_X68Y62         LUT5 (Prop_lut5_I3_O)        0.124     8.136 r  u_CPU/u_EXMEM/EXMEM_reg_2[0]_i_1/O
                         net (fo=2, routed)           0.880     9.016    u_CPU/u_IDEX/ALU_result0_carry__6[0]
    SLICE_X72Y61         LUT4 (Prop_lut4_I0_O)        0.124     9.140 r  u_CPU/u_IDEX/EXMEM_ALU_result[4]_i_4/O
                         net (fo=123, routed)         4.227    13.367    u_CPU/u_IDEX/EXMEM_ALU_result[4]_i_4_n_0
    SLICE_X82Y66         LUT2 (Prop_lut2_I0_O)        0.124    13.491 r  u_CPU/u_IDEX/i__carry_i_8/O
                         net (fo=1, routed)           0.000    13.491    u_CPU/u_ALU/EXMEM_ALU_result[0]_i_6_0[0]
    SLICE_X82Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.023 r  u_CPU/u_ALU/Less0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    14.023    u_CPU/u_ALU/Less0_inferred__0/i__carry_n_0
    SLICE_X82Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.137 r  u_CPU/u_ALU/Less0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.137    u_CPU/u_ALU/Less0_inferred__0/i__carry__0_n_0
    SLICE_X82Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.251 r  u_CPU/u_ALU/Less0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.251    u_CPU/u_ALU/Less0_inferred__0/i__carry__1_n_0
    SLICE_X82Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    14.474 f  u_CPU/u_ALU/Less0_inferred__0/i__carry__2/O[0]
                         net (fo=2, routed)           0.715    15.189    u_CPU/u_ALU/IDEX_ALUAsrc_reg_0[0]
    SLICE_X82Y65         LUT4 (Prop_lut4_I0_O)        0.299    15.488 f  u_CPU/u_ALU/npc_carry_i_24/O
                         net (fo=2, routed)           1.491    16.979    u_CPU/u_ALU/npc_carry_i_24_n_0
    SLICE_X84Y70         LUT5 (Prop_lut5_I4_O)        0.150    17.129 f  u_CPU/u_ALU/npc_carry_i_19/O
                         net (fo=1, routed)           0.782    17.911    u_CPU/u_ALU/npc_carry_i_19_n_0
    SLICE_X84Y71         LUT6 (Prop_lut6_I3_O)        0.328    18.239 r  u_CPU/u_ALU/npc_carry_i_15/O
                         net (fo=1, routed)           1.048    19.287    u_CPU/u_IDEX/npc_carry_i_8_0
    SLICE_X79Y71         LUT6 (Prop_lut6_I5_O)        0.124    19.411 r  u_CPU/u_IDEX/npc_carry_i_9/O
                         net (fo=63, routed)          2.027    21.437    u_CPU/u_IDEX/ctr_debug[18]
    SLICE_X77Y64         LUT5 (Prop_lut5_I0_O)        0.124    21.561 r  u_CPU/u_IDEX/npc_carry_i_7/O
                         net (fo=1, routed)           0.000    21.561    u_CPU/u_npc_Gen/pc_reg[3][1]
    SLICE_X77Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.111 r  u_CPU/u_npc_Gen/npc_carry/CO[3]
                         net (fo=1, routed)           0.000    22.111    u_CPU/u_npc_Gen/npc_carry_n_0
    SLICE_X77Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.225 r  u_CPU/u_npc_Gen/npc_carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.225    u_CPU/u_npc_Gen/npc_carry__0_n_0
    SLICE_X77Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.339 r  u_CPU/u_npc_Gen/npc_carry__1/CO[3]
                         net (fo=1, routed)           0.000    22.339    u_CPU/u_npc_Gen/npc_carry__1_n_0
    SLICE_X77Y67         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.578 r  u_CPU/u_npc_Gen/npc_carry__2/O[2]
                         net (fo=2, routed)           1.122    23.701    u_CPU/u_Instr_Mem/npc[14]
    SLICE_X79Y65         LUT5 (Prop_lut5_I4_O)        0.302    24.003 r  u_CPU/u_Instr_Mem/hex_reg[2]_i_109/O
                         net (fo=1, routed)           0.000    24.003    u_CPU/u_Instr_Mem/hex_reg[2]_i_109_n_0
    SLICE_X79Y65         MUXF7 (Prop_muxf7_I0_O)      0.238    24.241 r  u_CPU/u_Instr_Mem/hex_reg[2]_i_95/O
                         net (fo=1, routed)           0.000    24.241    u_CPU/u_Instr_Mem/hex_reg[2]_i_95_n_0
    SLICE_X79Y65         MUXF8 (Prop_muxf8_I0_O)      0.104    24.345 r  u_CPU/u_Instr_Mem/hex_reg[2]_i_67/O
                         net (fo=1, routed)           1.249    25.594    sdu/dcp/print/hex_reg[2]_i_19_2
    SLICE_X69Y66         LUT5 (Prop_lut5_I2_O)        0.316    25.910 f  sdu/dcp/print/hex_reg[2]_i_38/O
                         net (fo=1, routed)           0.000    25.910    sdu/dcp/print/hex_reg[2]_i_38_n_0
    SLICE_X69Y66         MUXF7 (Prop_muxf7_I1_O)      0.217    26.127 f  sdu/dcp/print/hex_reg[2]_i_19/O
                         net (fo=1, routed)           0.691    26.817    sdu/dcp/print/hex_reg[2]_i_19_n_0
    SLICE_X68Y66         LUT6 (Prop_lut6_I5_O)        0.299    27.116 r  sdu/dcp/print/hex_reg[2]_i_5/O
                         net (fo=1, routed)           0.728    27.845    sdu/dcp/print/hex_reg[2]_i_5_n_0
    SLICE_X68Y70         LUT6 (Prop_lut6_I4_O)        0.124    27.969 r  sdu/dcp/print/hex_reg[2]_i_1/O
                         net (fo=1, routed)           0.749    28.718    sdu/dcp/print/hex_reg[2]_i_1_n_0
    SLICE_X65Y68         LDCE                                         r  sdu/dcp/print/hex_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_CPU/u_MEMWB/MEMWB_instr_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sdu/dcp/print/hex_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.671ns  (logic 5.610ns (19.567%)  route 23.061ns (80.433%))
  Logic Levels:           27  (CARRY4=10 FDRE=1 LUT2=1 LUT4=2 LUT5=3 LUT6=9 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y66         FDRE                         0.000     0.000 r  u_CPU/u_MEMWB/MEMWB_instr_reg[7]/C
    SLICE_X71Y66         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  u_CPU/u_MEMWB/MEMWB_instr_reg[7]/Q
                         net (fo=147, routed)         3.448     3.904    u_CPU/u_MEMWB/ADDRD[0]
    SLICE_X71Y60         LUT6 (Prop_lut6_I4_O)        0.124     4.028 r  u_CPU/u_MEMWB/IDEX_reg_1[31]_i_3/O
                         net (fo=20, routed)          1.940     5.968    u_CPU/u_MEMWB/MEMWB_instr_reg[11]_0
    SLICE_X73Y69         LUT6 (Prop_lut6_I0_O)        0.124     6.092 r  u_CPU/u_MEMWB/EXMEM_reg_2[31]_i_3/O
                         net (fo=32, routed)          1.921     8.012    u_CPU/u_EXMEM/EXMEM_reg_2_reg[30]_1
    SLICE_X68Y62         LUT5 (Prop_lut5_I3_O)        0.124     8.136 r  u_CPU/u_EXMEM/EXMEM_reg_2[0]_i_1/O
                         net (fo=2, routed)           0.880     9.016    u_CPU/u_IDEX/ALU_result0_carry__6[0]
    SLICE_X72Y61         LUT4 (Prop_lut4_I0_O)        0.124     9.140 r  u_CPU/u_IDEX/EXMEM_ALU_result[4]_i_4/O
                         net (fo=123, routed)         4.227    13.367    u_CPU/u_IDEX/EXMEM_ALU_result[4]_i_4_n_0
    SLICE_X82Y66         LUT2 (Prop_lut2_I0_O)        0.124    13.491 r  u_CPU/u_IDEX/i__carry_i_8/O
                         net (fo=1, routed)           0.000    13.491    u_CPU/u_ALU/EXMEM_ALU_result[0]_i_6_0[0]
    SLICE_X82Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.023 r  u_CPU/u_ALU/Less0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    14.023    u_CPU/u_ALU/Less0_inferred__0/i__carry_n_0
    SLICE_X82Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.137 r  u_CPU/u_ALU/Less0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.137    u_CPU/u_ALU/Less0_inferred__0/i__carry__0_n_0
    SLICE_X82Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.251 r  u_CPU/u_ALU/Less0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.251    u_CPU/u_ALU/Less0_inferred__0/i__carry__1_n_0
    SLICE_X82Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    14.474 f  u_CPU/u_ALU/Less0_inferred__0/i__carry__2/O[0]
                         net (fo=2, routed)           0.715    15.189    u_CPU/u_ALU/IDEX_ALUAsrc_reg_0[0]
    SLICE_X82Y65         LUT4 (Prop_lut4_I0_O)        0.299    15.488 f  u_CPU/u_ALU/npc_carry_i_24/O
                         net (fo=2, routed)           1.491    16.979    u_CPU/u_ALU/npc_carry_i_24_n_0
    SLICE_X84Y70         LUT5 (Prop_lut5_I4_O)        0.150    17.129 f  u_CPU/u_ALU/npc_carry_i_19/O
                         net (fo=1, routed)           0.782    17.911    u_CPU/u_ALU/npc_carry_i_19_n_0
    SLICE_X84Y71         LUT6 (Prop_lut6_I3_O)        0.328    18.239 r  u_CPU/u_ALU/npc_carry_i_15/O
                         net (fo=1, routed)           1.048    19.287    u_CPU/u_IDEX/npc_carry_i_8_0
    SLICE_X79Y71         LUT6 (Prop_lut6_I5_O)        0.124    19.411 r  u_CPU/u_IDEX/npc_carry_i_9/O
                         net (fo=63, routed)          2.027    21.437    u_CPU/u_IDEX/ctr_debug[18]
    SLICE_X77Y64         LUT5 (Prop_lut5_I0_O)        0.124    21.561 r  u_CPU/u_IDEX/npc_carry_i_7/O
                         net (fo=1, routed)           0.000    21.561    u_CPU/u_npc_Gen/pc_reg[3][1]
    SLICE_X77Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.111 r  u_CPU/u_npc_Gen/npc_carry/CO[3]
                         net (fo=1, routed)           0.000    22.111    u_CPU/u_npc_Gen/npc_carry_n_0
    SLICE_X77Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.225 r  u_CPU/u_npc_Gen/npc_carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.225    u_CPU/u_npc_Gen/npc_carry__0_n_0
    SLICE_X77Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.339 r  u_CPU/u_npc_Gen/npc_carry__1/CO[3]
                         net (fo=1, routed)           0.000    22.339    u_CPU/u_npc_Gen/npc_carry__1_n_0
    SLICE_X77Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.453 r  u_CPU/u_npc_Gen/npc_carry__2/CO[3]
                         net (fo=1, routed)           0.000    22.453    u_CPU/u_npc_Gen/npc_carry__2_n_0
    SLICE_X77Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.567 r  u_CPU/u_npc_Gen/npc_carry__3/CO[3]
                         net (fo=1, routed)           0.000    22.567    u_CPU/u_npc_Gen/npc_carry__3_n_0
    SLICE_X77Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.901 r  u_CPU/u_npc_Gen/npc_carry__4/O[1]
                         net (fo=2, routed)           1.153    24.054    u_CPU/u_Instr_Mem/npc[20]
    SLICE_X77Y73         LUT6 (Prop_lut6_I3_O)        0.303    24.357 r  u_CPU/u_Instr_Mem/hex_reg[1]_i_81/O
                         net (fo=1, routed)           0.000    24.357    u_CPU/u_Instr_Mem/hex_reg[1]_i_81_n_0
    SLICE_X77Y73         MUXF7 (Prop_muxf7_I0_O)      0.212    24.569 r  u_CPU/u_Instr_Mem/hex_reg[1]_i_51/O
                         net (fo=1, routed)           0.786    25.355    sdu/dcp/print/hex_reg[1]_i_9_0
    SLICE_X73Y74         LUT6 (Prop_lut6_I2_O)        0.299    25.654 f  sdu/dcp/print/hex_reg[1]_i_25/O
                         net (fo=1, routed)           0.707    26.361    sdu/dcp/print/hex_reg[1]_i_25_n_0
    SLICE_X72Y74         LUT6 (Prop_lut6_I5_O)        0.124    26.485 f  sdu/dcp/print/hex_reg[1]_i_9/O
                         net (fo=1, routed)           0.827    27.312    sdu/dcp/print/hex_reg[1]_i_9_n_0
    SLICE_X71Y69         LUT6 (Prop_lut6_I5_O)        0.124    27.436 r  sdu/dcp/print/hex_reg[1]_i_2/O
                         net (fo=1, routed)           0.626    28.062    sdu/dcp/print/hex_reg[1]_i_2_n_0
    SLICE_X69Y69         LUT6 (Prop_lut6_I1_O)        0.124    28.186 r  sdu/dcp/print/hex_reg[1]_i_1/O
                         net (fo=1, routed)           0.484    28.671    sdu/dcp/print/hex_reg[1]_i_1_n_0
    SLICE_X65Y68         LDCE                                         r  sdu/dcp/print/hex_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_CPU/u_MEMWB/MEMWB_instr_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sdu/dcp/print/hex_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.400ns  (logic 5.289ns (18.623%)  route 23.111ns (81.377%))
  Logic Levels:           25  (CARRY4=8 FDRE=1 LUT2=1 LUT4=2 LUT5=5 LUT6=6 MUXF7=1 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y66         FDRE                         0.000     0.000 r  u_CPU/u_MEMWB/MEMWB_instr_reg[7]/C
    SLICE_X71Y66         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  u_CPU/u_MEMWB/MEMWB_instr_reg[7]/Q
                         net (fo=147, routed)         3.448     3.904    u_CPU/u_MEMWB/ADDRD[0]
    SLICE_X71Y60         LUT6 (Prop_lut6_I4_O)        0.124     4.028 r  u_CPU/u_MEMWB/IDEX_reg_1[31]_i_3/O
                         net (fo=20, routed)          1.940     5.968    u_CPU/u_MEMWB/MEMWB_instr_reg[11]_0
    SLICE_X73Y69         LUT6 (Prop_lut6_I0_O)        0.124     6.092 r  u_CPU/u_MEMWB/EXMEM_reg_2[31]_i_3/O
                         net (fo=32, routed)          1.921     8.012    u_CPU/u_EXMEM/EXMEM_reg_2_reg[30]_1
    SLICE_X68Y62         LUT5 (Prop_lut5_I3_O)        0.124     8.136 r  u_CPU/u_EXMEM/EXMEM_reg_2[0]_i_1/O
                         net (fo=2, routed)           0.880     9.016    u_CPU/u_IDEX/ALU_result0_carry__6[0]
    SLICE_X72Y61         LUT4 (Prop_lut4_I0_O)        0.124     9.140 r  u_CPU/u_IDEX/EXMEM_ALU_result[4]_i_4/O
                         net (fo=123, routed)         4.227    13.367    u_CPU/u_IDEX/EXMEM_ALU_result[4]_i_4_n_0
    SLICE_X82Y66         LUT2 (Prop_lut2_I0_O)        0.124    13.491 r  u_CPU/u_IDEX/i__carry_i_8/O
                         net (fo=1, routed)           0.000    13.491    u_CPU/u_ALU/EXMEM_ALU_result[0]_i_6_0[0]
    SLICE_X82Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.023 r  u_CPU/u_ALU/Less0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    14.023    u_CPU/u_ALU/Less0_inferred__0/i__carry_n_0
    SLICE_X82Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.137 r  u_CPU/u_ALU/Less0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.137    u_CPU/u_ALU/Less0_inferred__0/i__carry__0_n_0
    SLICE_X82Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.251 r  u_CPU/u_ALU/Less0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.251    u_CPU/u_ALU/Less0_inferred__0/i__carry__1_n_0
    SLICE_X82Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    14.474 f  u_CPU/u_ALU/Less0_inferred__0/i__carry__2/O[0]
                         net (fo=2, routed)           0.715    15.189    u_CPU/u_ALU/IDEX_ALUAsrc_reg_0[0]
    SLICE_X82Y65         LUT4 (Prop_lut4_I0_O)        0.299    15.488 f  u_CPU/u_ALU/npc_carry_i_24/O
                         net (fo=2, routed)           1.491    16.979    u_CPU/u_ALU/npc_carry_i_24_n_0
    SLICE_X84Y70         LUT5 (Prop_lut5_I4_O)        0.150    17.129 f  u_CPU/u_ALU/npc_carry_i_19/O
                         net (fo=1, routed)           0.782    17.911    u_CPU/u_ALU/npc_carry_i_19_n_0
    SLICE_X84Y71         LUT6 (Prop_lut6_I3_O)        0.328    18.239 r  u_CPU/u_ALU/npc_carry_i_15/O
                         net (fo=1, routed)           1.048    19.287    u_CPU/u_IDEX/npc_carry_i_8_0
    SLICE_X79Y71         LUT6 (Prop_lut6_I5_O)        0.124    19.411 r  u_CPU/u_IDEX/npc_carry_i_9/O
                         net (fo=63, routed)          2.027    21.437    u_CPU/u_IDEX/ctr_debug[18]
    SLICE_X77Y64         LUT5 (Prop_lut5_I0_O)        0.124    21.561 r  u_CPU/u_IDEX/npc_carry_i_7/O
                         net (fo=1, routed)           0.000    21.561    u_CPU/u_npc_Gen/pc_reg[3][1]
    SLICE_X77Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.111 r  u_CPU/u_npc_Gen/npc_carry/CO[3]
                         net (fo=1, routed)           0.000    22.111    u_CPU/u_npc_Gen/npc_carry_n_0
    SLICE_X77Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.225 r  u_CPU/u_npc_Gen/npc_carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.225    u_CPU/u_npc_Gen/npc_carry__0_n_0
    SLICE_X77Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.339 r  u_CPU/u_npc_Gen/npc_carry__1/CO[3]
                         net (fo=1, routed)           0.000    22.339    u_CPU/u_npc_Gen/npc_carry__1_n_0
    SLICE_X77Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.561 r  u_CPU/u_npc_Gen/npc_carry__2/O[0]
                         net (fo=2, routed)           1.133    23.695    u_CPU/u_Instr_Mem/npc[12]
    SLICE_X79Y64         LUT5 (Prop_lut5_I4_O)        0.299    23.994 r  u_CPU/u_Instr_Mem/hex_reg[0]_i_85/O
                         net (fo=1, routed)           0.000    23.994    u_CPU/u_Instr_Mem/hex_reg[0]_i_85_n_0
    SLICE_X79Y64         MUXF7 (Prop_muxf7_I0_O)      0.238    24.232 r  u_CPU/u_Instr_Mem/hex_reg[0]_i_57/O
                         net (fo=1, routed)           0.000    24.232    u_CPU/u_Instr_Mem/hex_reg[0]_i_57_n_0
    SLICE_X79Y64         MUXF8 (Prop_muxf8_I0_O)      0.104    24.336 r  u_CPU/u_Instr_Mem/hex_reg[0]_i_30/O
                         net (fo=1, routed)           1.283    25.619    sdu/dcp/print/hex_reg[0]_i_3_2
    SLICE_X68Y67         LUT5 (Prop_lut5_I2_O)        0.316    25.935 f  sdu/dcp/print/hex_reg[0]_i_11/O
                         net (fo=1, routed)           0.814    26.750    sdu/dcp/print/hex_reg[0]_i_11_n_0
    SLICE_X67Y67         LUT6 (Prop_lut6_I0_O)        0.124    26.874 f  sdu/dcp/print/hex_reg[0]_i_3/O
                         net (fo=1, routed)           0.916    27.790    sdu/dcp/print/hex_reg[0]_i_3_n_0
    SLICE_X68Y69         LUT6 (Prop_lut6_I3_O)        0.124    27.914 r  sdu/dcp/print/hex_reg[0]_i_1/O
                         net (fo=1, routed)           0.486    28.400    sdu/dcp/print/hex_reg[0]_i_1_n_0
    SLICE_X65Y68         LDCE                                         r  sdu/dcp/print/hex_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_CPU/u_MEMWB/MEMWB_instr_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sdu/dcp/print/hex_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.350ns  (logic 5.473ns (19.305%)  route 22.877ns (80.695%))
  Logic Levels:           26  (CARRY4=9 FDRE=1 LUT2=1 LUT4=2 LUT5=4 LUT6=8 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y66         FDRE                         0.000     0.000 r  u_CPU/u_MEMWB/MEMWB_instr_reg[7]/C
    SLICE_X71Y66         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  u_CPU/u_MEMWB/MEMWB_instr_reg[7]/Q
                         net (fo=147, routed)         3.448     3.904    u_CPU/u_MEMWB/ADDRD[0]
    SLICE_X71Y60         LUT6 (Prop_lut6_I4_O)        0.124     4.028 r  u_CPU/u_MEMWB/IDEX_reg_1[31]_i_3/O
                         net (fo=20, routed)          1.940     5.968    u_CPU/u_MEMWB/MEMWB_instr_reg[11]_0
    SLICE_X73Y69         LUT6 (Prop_lut6_I0_O)        0.124     6.092 r  u_CPU/u_MEMWB/EXMEM_reg_2[31]_i_3/O
                         net (fo=32, routed)          1.921     8.012    u_CPU/u_EXMEM/EXMEM_reg_2_reg[30]_1
    SLICE_X68Y62         LUT5 (Prop_lut5_I3_O)        0.124     8.136 r  u_CPU/u_EXMEM/EXMEM_reg_2[0]_i_1/O
                         net (fo=2, routed)           0.880     9.016    u_CPU/u_IDEX/ALU_result0_carry__6[0]
    SLICE_X72Y61         LUT4 (Prop_lut4_I0_O)        0.124     9.140 r  u_CPU/u_IDEX/EXMEM_ALU_result[4]_i_4/O
                         net (fo=123, routed)         4.227    13.367    u_CPU/u_IDEX/EXMEM_ALU_result[4]_i_4_n_0
    SLICE_X82Y66         LUT2 (Prop_lut2_I0_O)        0.124    13.491 r  u_CPU/u_IDEX/i__carry_i_8/O
                         net (fo=1, routed)           0.000    13.491    u_CPU/u_ALU/EXMEM_ALU_result[0]_i_6_0[0]
    SLICE_X82Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.023 r  u_CPU/u_ALU/Less0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    14.023    u_CPU/u_ALU/Less0_inferred__0/i__carry_n_0
    SLICE_X82Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.137 r  u_CPU/u_ALU/Less0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.137    u_CPU/u_ALU/Less0_inferred__0/i__carry__0_n_0
    SLICE_X82Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.251 r  u_CPU/u_ALU/Less0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.251    u_CPU/u_ALU/Less0_inferred__0/i__carry__1_n_0
    SLICE_X82Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    14.474 f  u_CPU/u_ALU/Less0_inferred__0/i__carry__2/O[0]
                         net (fo=2, routed)           0.715    15.189    u_CPU/u_ALU/IDEX_ALUAsrc_reg_0[0]
    SLICE_X82Y65         LUT4 (Prop_lut4_I0_O)        0.299    15.488 f  u_CPU/u_ALU/npc_carry_i_24/O
                         net (fo=2, routed)           1.491    16.979    u_CPU/u_ALU/npc_carry_i_24_n_0
    SLICE_X84Y70         LUT5 (Prop_lut5_I4_O)        0.150    17.129 f  u_CPU/u_ALU/npc_carry_i_19/O
                         net (fo=1, routed)           0.782    17.911    u_CPU/u_ALU/npc_carry_i_19_n_0
    SLICE_X84Y71         LUT6 (Prop_lut6_I3_O)        0.328    18.239 r  u_CPU/u_ALU/npc_carry_i_15/O
                         net (fo=1, routed)           1.048    19.287    u_CPU/u_IDEX/npc_carry_i_8_0
    SLICE_X79Y71         LUT6 (Prop_lut6_I5_O)        0.124    19.411 r  u_CPU/u_IDEX/npc_carry_i_9/O
                         net (fo=63, routed)          2.027    21.437    u_CPU/u_IDEX/ctr_debug[18]
    SLICE_X77Y64         LUT5 (Prop_lut5_I0_O)        0.124    21.561 r  u_CPU/u_IDEX/npc_carry_i_7/O
                         net (fo=1, routed)           0.000    21.561    u_CPU/u_npc_Gen/pc_reg[3][1]
    SLICE_X77Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.111 r  u_CPU/u_npc_Gen/npc_carry/CO[3]
                         net (fo=1, routed)           0.000    22.111    u_CPU/u_npc_Gen/npc_carry_n_0
    SLICE_X77Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.225 r  u_CPU/u_npc_Gen/npc_carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.225    u_CPU/u_npc_Gen/npc_carry__0_n_0
    SLICE_X77Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.339 r  u_CPU/u_npc_Gen/npc_carry__1/CO[3]
                         net (fo=1, routed)           0.000    22.339    u_CPU/u_npc_Gen/npc_carry__1_n_0
    SLICE_X77Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.453 r  u_CPU/u_npc_Gen/npc_carry__2/CO[3]
                         net (fo=1, routed)           0.000    22.453    u_CPU/u_npc_Gen/npc_carry__2_n_0
    SLICE_X77Y68         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.766 r  u_CPU/u_npc_Gen/npc_carry__3/O[3]
                         net (fo=2, routed)           0.769    23.535    u_CPU/u_Instr_Mem/npc[18]
    SLICE_X78Y69         LUT6 (Prop_lut6_I3_O)        0.306    23.841 r  u_CPU/u_Instr_Mem/hex_reg[3]_i_96/O
                         net (fo=1, routed)           0.000    23.841    u_CPU/u_Instr_Mem/hex_reg[3]_i_96_n_0
    SLICE_X78Y69         MUXF7 (Prop_muxf7_I0_O)      0.209    24.050 r  u_CPU/u_Instr_Mem/hex_reg[3]_i_53/O
                         net (fo=1, routed)           0.920    24.970    sdu/dcp/print/hex_reg[3]_i_8_1
    SLICE_X71Y71         LUT5 (Prop_lut5_I3_O)        0.297    25.267 f  sdu/dcp/print/hex_reg[3]_i_23/O
                         net (fo=1, routed)           0.957    26.224    sdu/dcp/print/hex_reg[3]_i_23_n_0
    SLICE_X68Y73         LUT6 (Prop_lut6_I1_O)        0.124    26.348 f  sdu/dcp/print/hex_reg[3]_i_8/O
                         net (fo=1, routed)           0.828    27.176    sdu/dcp/print/hex_reg[3]_i_8_n_0
    SLICE_X67Y69         LUT6 (Prop_lut6_I0_O)        0.124    27.300 r  sdu/dcp/print/hex_reg[3]_i_3/O
                         net (fo=1, routed)           0.436    27.736    sdu/dcp/print/hex_reg[3]_i_3_n_0
    SLICE_X66Y68         LUT6 (Prop_lut6_I0_O)        0.124    27.860 r  sdu/dcp/print/hex_reg[3]_i_1/O
                         net (fo=1, routed)           0.490    28.350    sdu/dcp/print/hex_reg[3]_i_1_n_0
    SLICE_X65Y68         LDCE                                         r  sdu/dcp/print/hex_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_CPU/u_MEMWB/MEMWB_instr_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sdu/tx/store_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.416ns  (logic 4.601ns (17.418%)  route 21.815ns (82.582%))
  Logic Levels:           20  (CARRY4=5 FDRE=1 LUT2=1 LUT4=2 LUT5=5 LUT6=5 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y66         FDRE                         0.000     0.000 r  u_CPU/u_MEMWB/MEMWB_instr_reg[7]/C
    SLICE_X71Y66         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  u_CPU/u_MEMWB/MEMWB_instr_reg[7]/Q
                         net (fo=147, routed)         3.448     3.904    u_CPU/u_MEMWB/ADDRD[0]
    SLICE_X71Y60         LUT6 (Prop_lut6_I4_O)        0.124     4.028 r  u_CPU/u_MEMWB/IDEX_reg_1[31]_i_3/O
                         net (fo=20, routed)          1.940     5.968    u_CPU/u_MEMWB/MEMWB_instr_reg[11]_0
    SLICE_X73Y69         LUT6 (Prop_lut6_I0_O)        0.124     6.092 r  u_CPU/u_MEMWB/EXMEM_reg_2[31]_i_3/O
                         net (fo=32, routed)          1.921     8.012    u_CPU/u_EXMEM/EXMEM_reg_2_reg[30]_1
    SLICE_X68Y62         LUT5 (Prop_lut5_I3_O)        0.124     8.136 r  u_CPU/u_EXMEM/EXMEM_reg_2[0]_i_1/O
                         net (fo=2, routed)           0.880     9.016    u_CPU/u_IDEX/ALU_result0_carry__6[0]
    SLICE_X72Y61         LUT4 (Prop_lut4_I0_O)        0.124     9.140 r  u_CPU/u_IDEX/EXMEM_ALU_result[4]_i_4/O
                         net (fo=123, routed)         4.227    13.367    u_CPU/u_IDEX/EXMEM_ALU_result[4]_i_4_n_0
    SLICE_X82Y66         LUT2 (Prop_lut2_I0_O)        0.124    13.491 r  u_CPU/u_IDEX/i__carry_i_8/O
                         net (fo=1, routed)           0.000    13.491    u_CPU/u_ALU/EXMEM_ALU_result[0]_i_6_0[0]
    SLICE_X82Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.023 r  u_CPU/u_ALU/Less0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    14.023    u_CPU/u_ALU/Less0_inferred__0/i__carry_n_0
    SLICE_X82Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.137 r  u_CPU/u_ALU/Less0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.137    u_CPU/u_ALU/Less0_inferred__0/i__carry__0_n_0
    SLICE_X82Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.251 r  u_CPU/u_ALU/Less0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.251    u_CPU/u_ALU/Less0_inferred__0/i__carry__1_n_0
    SLICE_X82Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    14.474 f  u_CPU/u_ALU/Less0_inferred__0/i__carry__2/O[0]
                         net (fo=2, routed)           0.715    15.189    u_CPU/u_ALU/IDEX_ALUAsrc_reg_0[0]
    SLICE_X82Y65         LUT4 (Prop_lut4_I0_O)        0.299    15.488 f  u_CPU/u_ALU/npc_carry_i_24/O
                         net (fo=2, routed)           1.491    16.979    u_CPU/u_ALU/npc_carry_i_24_n_0
    SLICE_X84Y70         LUT5 (Prop_lut5_I4_O)        0.150    17.129 f  u_CPU/u_ALU/npc_carry_i_19/O
                         net (fo=1, routed)           0.782    17.911    u_CPU/u_ALU/npc_carry_i_19_n_0
    SLICE_X84Y71         LUT6 (Prop_lut6_I3_O)        0.328    18.239 r  u_CPU/u_ALU/npc_carry_i_15/O
                         net (fo=1, routed)           1.048    19.287    u_CPU/u_IDEX/npc_carry_i_8_0
    SLICE_X79Y71         LUT6 (Prop_lut6_I5_O)        0.124    19.411 r  u_CPU/u_IDEX/npc_carry_i_9/O
                         net (fo=63, routed)          2.027    21.437    u_CPU/u_IDEX/ctr_debug[18]
    SLICE_X77Y64         LUT5 (Prop_lut5_I0_O)        0.124    21.561 r  u_CPU/u_IDEX/npc_carry_i_7/O
                         net (fo=1, routed)           0.000    21.561    u_CPU/u_npc_Gen/pc_reg[3][1]
    SLICE_X77Y64         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    22.141 r  u_CPU/u_npc_Gen/npc_carry/O[2]
                         net (fo=2, routed)           0.996    23.137    u_CPU/u_Instr_Mem/npc[2]
    SLICE_X73Y60         LUT5 (Prop_lut5_I4_O)        0.302    23.439 r  u_CPU/u_Instr_Mem/store[2]_i_8/O
                         net (fo=1, routed)           0.000    23.439    u_CPU/u_Instr_Mem/store[2]_i_8_n_0
    SLICE_X73Y60         MUXF7 (Prop_muxf7_I0_O)      0.212    23.651 r  u_CPU/u_Instr_Mem/store_reg[2]_i_4/O
                         net (fo=1, routed)           1.093    24.744    sdu/dcp/print/store_reg[2]
    SLICE_X69Y63         LUT6 (Prop_lut6_I1_O)        0.299    25.043 f  sdu/dcp/print/store[2]_i_3/O
                         net (fo=2, routed)           1.248    26.292    sdu/dcp/print/store[2]_i_3_n_0
    SLICE_X64Y67         LUT5 (Prop_lut5_I4_O)        0.124    26.416 r  sdu/dcp/print/store[2]_i_1/O
                         net (fo=1, routed)           0.000    26.416    sdu/tx/store_reg[6]_0[2]
    SLICE_X64Y67         FDPE                                         r  sdu/tx/store_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_CPU/u_MEMWB/MEMWB_instr_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sdu/tx/store_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.285ns  (logic 4.805ns (18.280%)  route 21.480ns (81.720%))
  Logic Levels:           21  (CARRY4=6 FDRE=1 LUT2=1 LUT4=2 LUT5=4 LUT6=6 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y66         FDRE                         0.000     0.000 r  u_CPU/u_MEMWB/MEMWB_instr_reg[7]/C
    SLICE_X71Y66         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  u_CPU/u_MEMWB/MEMWB_instr_reg[7]/Q
                         net (fo=147, routed)         3.448     3.904    u_CPU/u_MEMWB/ADDRD[0]
    SLICE_X71Y60         LUT6 (Prop_lut6_I4_O)        0.124     4.028 r  u_CPU/u_MEMWB/IDEX_reg_1[31]_i_3/O
                         net (fo=20, routed)          1.940     5.968    u_CPU/u_MEMWB/MEMWB_instr_reg[11]_0
    SLICE_X73Y69         LUT6 (Prop_lut6_I0_O)        0.124     6.092 r  u_CPU/u_MEMWB/EXMEM_reg_2[31]_i_3/O
                         net (fo=32, routed)          1.921     8.012    u_CPU/u_EXMEM/EXMEM_reg_2_reg[30]_1
    SLICE_X68Y62         LUT5 (Prop_lut5_I3_O)        0.124     8.136 r  u_CPU/u_EXMEM/EXMEM_reg_2[0]_i_1/O
                         net (fo=2, routed)           0.880     9.016    u_CPU/u_IDEX/ALU_result0_carry__6[0]
    SLICE_X72Y61         LUT4 (Prop_lut4_I0_O)        0.124     9.140 r  u_CPU/u_IDEX/EXMEM_ALU_result[4]_i_4/O
                         net (fo=123, routed)         4.227    13.367    u_CPU/u_IDEX/EXMEM_ALU_result[4]_i_4_n_0
    SLICE_X82Y66         LUT2 (Prop_lut2_I0_O)        0.124    13.491 r  u_CPU/u_IDEX/i__carry_i_8/O
                         net (fo=1, routed)           0.000    13.491    u_CPU/u_ALU/EXMEM_ALU_result[0]_i_6_0[0]
    SLICE_X82Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.023 r  u_CPU/u_ALU/Less0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    14.023    u_CPU/u_ALU/Less0_inferred__0/i__carry_n_0
    SLICE_X82Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.137 r  u_CPU/u_ALU/Less0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.137    u_CPU/u_ALU/Less0_inferred__0/i__carry__0_n_0
    SLICE_X82Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.251 r  u_CPU/u_ALU/Less0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.251    u_CPU/u_ALU/Less0_inferred__0/i__carry__1_n_0
    SLICE_X82Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    14.474 f  u_CPU/u_ALU/Less0_inferred__0/i__carry__2/O[0]
                         net (fo=2, routed)           0.715    15.189    u_CPU/u_ALU/IDEX_ALUAsrc_reg_0[0]
    SLICE_X82Y65         LUT4 (Prop_lut4_I0_O)        0.299    15.488 f  u_CPU/u_ALU/npc_carry_i_24/O
                         net (fo=2, routed)           1.491    16.979    u_CPU/u_ALU/npc_carry_i_24_n_0
    SLICE_X84Y70         LUT5 (Prop_lut5_I4_O)        0.150    17.129 f  u_CPU/u_ALU/npc_carry_i_19/O
                         net (fo=1, routed)           0.782    17.911    u_CPU/u_ALU/npc_carry_i_19_n_0
    SLICE_X84Y71         LUT6 (Prop_lut6_I3_O)        0.328    18.239 r  u_CPU/u_ALU/npc_carry_i_15/O
                         net (fo=1, routed)           1.048    19.287    u_CPU/u_IDEX/npc_carry_i_8_0
    SLICE_X79Y71         LUT6 (Prop_lut6_I5_O)        0.124    19.411 r  u_CPU/u_IDEX/npc_carry_i_9/O
                         net (fo=63, routed)          2.027    21.437    u_CPU/u_IDEX/ctr_debug[18]
    SLICE_X77Y64         LUT5 (Prop_lut5_I0_O)        0.124    21.561 r  u_CPU/u_IDEX/npc_carry_i_7/O
                         net (fo=1, routed)           0.000    21.561    u_CPU/u_npc_Gen/pc_reg[3][1]
    SLICE_X77Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.111 r  u_CPU/u_npc_Gen/npc_carry/CO[3]
                         net (fo=1, routed)           0.000    22.111    u_CPU/u_npc_Gen/npc_carry_n_0
    SLICE_X77Y65         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.350 r  u_CPU/u_npc_Gen/npc_carry__0/O[2]
                         net (fo=2, routed)           1.044    23.394    u_CPU/u_Instr_Mem/npc[6]
    SLICE_X78Y60         LUT5 (Prop_lut5_I4_O)        0.302    23.696 r  u_CPU/u_Instr_Mem/store[6]_i_9/O
                         net (fo=1, routed)           0.000    23.696    u_CPU/u_Instr_Mem/store[6]_i_9_n_0
    SLICE_X78Y60         MUXF7 (Prop_muxf7_I0_O)      0.209    23.905 r  u_CPU/u_Instr_Mem/store_reg[6]_i_5/O
                         net (fo=1, routed)           1.012    24.918    sdu/dcp/store_reg[6]_0
    SLICE_X69Y65         LUT6 (Prop_lut6_I1_O)        0.297    25.215 f  sdu/dcp/store[6]_i_4/O
                         net (fo=2, routed)           0.947    26.161    sdu/dcp/print/store_reg[6]_0
    SLICE_X65Y67         LUT6 (Prop_lut6_I3_O)        0.124    26.285 r  sdu/dcp/print/store[6]_i_1/O
                         net (fo=1, routed)           0.000    26.285    sdu/tx/store_reg[6]_0[6]
    SLICE_X65Y67         FDPE                                         r  sdu/tx/store_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_CPU/u_MEMWB/MEMWB_instr_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sdu/tx/store_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.241ns  (logic 4.244ns (16.173%)  route 21.997ns (83.827%))
  Logic Levels:           20  (CARRY4=5 FDRE=1 LUT2=1 LUT4=2 LUT5=5 LUT6=5 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y66         FDRE                         0.000     0.000 r  u_CPU/u_MEMWB/MEMWB_instr_reg[7]/C
    SLICE_X71Y66         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  u_CPU/u_MEMWB/MEMWB_instr_reg[7]/Q
                         net (fo=147, routed)         3.448     3.904    u_CPU/u_MEMWB/ADDRD[0]
    SLICE_X71Y60         LUT6 (Prop_lut6_I4_O)        0.124     4.028 r  u_CPU/u_MEMWB/IDEX_reg_1[31]_i_3/O
                         net (fo=20, routed)          1.940     5.968    u_CPU/u_MEMWB/MEMWB_instr_reg[11]_0
    SLICE_X73Y69         LUT6 (Prop_lut6_I0_O)        0.124     6.092 r  u_CPU/u_MEMWB/EXMEM_reg_2[31]_i_3/O
                         net (fo=32, routed)          1.921     8.012    u_CPU/u_EXMEM/EXMEM_reg_2_reg[30]_1
    SLICE_X68Y62         LUT5 (Prop_lut5_I3_O)        0.124     8.136 r  u_CPU/u_EXMEM/EXMEM_reg_2[0]_i_1/O
                         net (fo=2, routed)           0.880     9.016    u_CPU/u_IDEX/ALU_result0_carry__6[0]
    SLICE_X72Y61         LUT4 (Prop_lut4_I0_O)        0.124     9.140 r  u_CPU/u_IDEX/EXMEM_ALU_result[4]_i_4/O
                         net (fo=123, routed)         4.227    13.367    u_CPU/u_IDEX/EXMEM_ALU_result[4]_i_4_n_0
    SLICE_X82Y66         LUT2 (Prop_lut2_I0_O)        0.124    13.491 r  u_CPU/u_IDEX/i__carry_i_8/O
                         net (fo=1, routed)           0.000    13.491    u_CPU/u_ALU/EXMEM_ALU_result[0]_i_6_0[0]
    SLICE_X82Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.023 r  u_CPU/u_ALU/Less0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    14.023    u_CPU/u_ALU/Less0_inferred__0/i__carry_n_0
    SLICE_X82Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.137 r  u_CPU/u_ALU/Less0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.137    u_CPU/u_ALU/Less0_inferred__0/i__carry__0_n_0
    SLICE_X82Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.251 r  u_CPU/u_ALU/Less0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.251    u_CPU/u_ALU/Less0_inferred__0/i__carry__1_n_0
    SLICE_X82Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    14.474 f  u_CPU/u_ALU/Less0_inferred__0/i__carry__2/O[0]
                         net (fo=2, routed)           0.715    15.189    u_CPU/u_ALU/IDEX_ALUAsrc_reg_0[0]
    SLICE_X82Y65         LUT4 (Prop_lut4_I0_O)        0.299    15.488 f  u_CPU/u_ALU/npc_carry_i_24/O
                         net (fo=2, routed)           1.491    16.979    u_CPU/u_ALU/npc_carry_i_24_n_0
    SLICE_X84Y70         LUT5 (Prop_lut5_I4_O)        0.150    17.129 f  u_CPU/u_ALU/npc_carry_i_19/O
                         net (fo=1, routed)           0.782    17.911    u_CPU/u_ALU/npc_carry_i_19_n_0
    SLICE_X84Y71         LUT6 (Prop_lut6_I3_O)        0.328    18.239 r  u_CPU/u_ALU/npc_carry_i_15/O
                         net (fo=1, routed)           1.048    19.287    u_CPU/u_IDEX/npc_carry_i_8_0
    SLICE_X79Y71         LUT6 (Prop_lut6_I5_O)        0.124    19.411 r  u_CPU/u_IDEX/npc_carry_i_9/O
                         net (fo=63, routed)          2.027    21.437    u_CPU/u_IDEX/ctr_debug[18]
    SLICE_X77Y64         LUT5 (Prop_lut5_I0_O)        0.124    21.561 r  u_CPU/u_IDEX/npc_carry_i_7/O
                         net (fo=1, routed)           0.000    21.561    u_CPU/u_npc_Gen/pc_reg[3][1]
    SLICE_X77Y64         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    21.788 r  u_CPU/u_npc_Gen/npc_carry/O[1]
                         net (fo=2, routed)           1.125    22.913    u_CPU/u_Instr_Mem/npc[1]
    SLICE_X78Y61         LUT5 (Prop_lut5_I4_O)        0.303    23.216 r  u_CPU/u_Instr_Mem/store[1]_i_8/O
                         net (fo=1, routed)           0.000    23.216    u_CPU/u_Instr_Mem/store[1]_i_8_n_0
    SLICE_X78Y61         MUXF7 (Prop_muxf7_I0_O)      0.209    23.425 r  u_CPU/u_Instr_Mem/store_reg[1]_i_4/O
                         net (fo=1, routed)           1.400    24.825    sdu/dcp/print/store_reg[1]_0
    SLICE_X65Y63         LUT6 (Prop_lut6_I1_O)        0.297    25.122 f  sdu/dcp/print/store[1]_i_3/O
                         net (fo=2, routed)           0.995    26.117    sdu/dcp/print/store[1]_i_3_n_0
    SLICE_X64Y67         LUT5 (Prop_lut5_I4_O)        0.124    26.241 r  sdu/dcp/print/store[1]_i_1/O
                         net (fo=1, routed)           0.000    26.241    sdu/tx/store_reg[6]_0[1]
    SLICE_X64Y67         FDPE                                         r  sdu/tx/store_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_CPU/u_MEMWB/MEMWB_instr_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sdu/tx/store_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.864ns  (logic 4.812ns (18.605%)  route 21.052ns (81.395%))
  Logic Levels:           21  (CARRY4=5 FDRE=1 LUT2=1 LUT4=2 LUT5=5 LUT6=5 MUXF7=1 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y66         FDRE                         0.000     0.000 r  u_CPU/u_MEMWB/MEMWB_instr_reg[7]/C
    SLICE_X71Y66         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  u_CPU/u_MEMWB/MEMWB_instr_reg[7]/Q
                         net (fo=147, routed)         3.448     3.904    u_CPU/u_MEMWB/ADDRD[0]
    SLICE_X71Y60         LUT6 (Prop_lut6_I4_O)        0.124     4.028 r  u_CPU/u_MEMWB/IDEX_reg_1[31]_i_3/O
                         net (fo=20, routed)          1.940     5.968    u_CPU/u_MEMWB/MEMWB_instr_reg[11]_0
    SLICE_X73Y69         LUT6 (Prop_lut6_I0_O)        0.124     6.092 r  u_CPU/u_MEMWB/EXMEM_reg_2[31]_i_3/O
                         net (fo=32, routed)          1.921     8.012    u_CPU/u_EXMEM/EXMEM_reg_2_reg[30]_1
    SLICE_X68Y62         LUT5 (Prop_lut5_I3_O)        0.124     8.136 r  u_CPU/u_EXMEM/EXMEM_reg_2[0]_i_1/O
                         net (fo=2, routed)           0.880     9.016    u_CPU/u_IDEX/ALU_result0_carry__6[0]
    SLICE_X72Y61         LUT4 (Prop_lut4_I0_O)        0.124     9.140 r  u_CPU/u_IDEX/EXMEM_ALU_result[4]_i_4/O
                         net (fo=123, routed)         4.227    13.367    u_CPU/u_IDEX/EXMEM_ALU_result[4]_i_4_n_0
    SLICE_X82Y66         LUT2 (Prop_lut2_I0_O)        0.124    13.491 r  u_CPU/u_IDEX/i__carry_i_8/O
                         net (fo=1, routed)           0.000    13.491    u_CPU/u_ALU/EXMEM_ALU_result[0]_i_6_0[0]
    SLICE_X82Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.023 r  u_CPU/u_ALU/Less0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    14.023    u_CPU/u_ALU/Less0_inferred__0/i__carry_n_0
    SLICE_X82Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.137 r  u_CPU/u_ALU/Less0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.137    u_CPU/u_ALU/Less0_inferred__0/i__carry__0_n_0
    SLICE_X82Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.251 r  u_CPU/u_ALU/Less0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.251    u_CPU/u_ALU/Less0_inferred__0/i__carry__1_n_0
    SLICE_X82Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    14.474 f  u_CPU/u_ALU/Less0_inferred__0/i__carry__2/O[0]
                         net (fo=2, routed)           0.715    15.189    u_CPU/u_ALU/IDEX_ALUAsrc_reg_0[0]
    SLICE_X82Y65         LUT4 (Prop_lut4_I0_O)        0.299    15.488 f  u_CPU/u_ALU/npc_carry_i_24/O
                         net (fo=2, routed)           1.491    16.979    u_CPU/u_ALU/npc_carry_i_24_n_0
    SLICE_X84Y70         LUT5 (Prop_lut5_I4_O)        0.150    17.129 f  u_CPU/u_ALU/npc_carry_i_19/O
                         net (fo=1, routed)           0.782    17.911    u_CPU/u_ALU/npc_carry_i_19_n_0
    SLICE_X84Y71         LUT6 (Prop_lut6_I3_O)        0.328    18.239 r  u_CPU/u_ALU/npc_carry_i_15/O
                         net (fo=1, routed)           1.048    19.287    u_CPU/u_IDEX/npc_carry_i_8_0
    SLICE_X79Y71         LUT6 (Prop_lut6_I5_O)        0.124    19.411 r  u_CPU/u_IDEX/npc_carry_i_9/O
                         net (fo=63, routed)          2.027    21.437    u_CPU/u_IDEX/ctr_debug[18]
    SLICE_X77Y64         LUT5 (Prop_lut5_I0_O)        0.124    21.561 r  u_CPU/u_IDEX/npc_carry_i_7/O
                         net (fo=1, routed)           0.000    21.561    u_CPU/u_npc_Gen/pc_reg[3][1]
    SLICE_X77Y64         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    22.201 r  u_CPU/u_npc_Gen/npc_carry/O[3]
                         net (fo=2, routed)           1.254    23.456    u_CPU/u_Instr_Mem/npc[3]
    SLICE_X71Y61         LUT5 (Prop_lut5_I4_O)        0.306    23.762 r  u_CPU/u_Instr_Mem/store[3]_i_20/O
                         net (fo=1, routed)           0.000    23.762    u_CPU/u_Instr_Mem/store[3]_i_20_n_0
    SLICE_X71Y61         MUXF7 (Prop_muxf7_I0_O)      0.238    24.000 r  u_CPU/u_Instr_Mem/store_reg[3]_i_12/O
                         net (fo=1, routed)           0.000    24.000    u_CPU/u_Instr_Mem/store_reg[3]_i_12_n_0
    SLICE_X71Y61         MUXF8 (Prop_muxf8_I0_O)      0.104    24.104 r  u_CPU/u_Instr_Mem/store_reg[3]_i_7/O
                         net (fo=1, routed)           0.505    24.608    sdu/dcp/print/store_reg[3]_0
    SLICE_X68Y65         LUT6 (Prop_lut6_I4_O)        0.316    24.924 r  sdu/dcp/print/store[3]_i_3/O
                         net (fo=2, routed)           0.816    25.740    sdu/dcp/print/store[3]_i_3_n_0
    SLICE_X65Y67         LUT5 (Prop_lut5_I3_O)        0.124    25.864 r  sdu/dcp/print/store[3]_i_1/O
                         net (fo=1, routed)           0.000    25.864    sdu/tx/store_reg[6]_0[3]
    SLICE_X65Y67         FDPE                                         r  sdu/tx/store_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_CPU/u_MEMWB/MEMWB_instr_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sdu/tx/store_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.817ns  (logic 4.265ns (16.520%)  route 21.552ns (83.480%))
  Logic Levels:           20  (CARRY4=5 FDRE=1 LUT2=1 LUT4=2 LUT5=5 LUT6=5 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y66         FDRE                         0.000     0.000 r  u_CPU/u_MEMWB/MEMWB_instr_reg[7]/C
    SLICE_X71Y66         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  u_CPU/u_MEMWB/MEMWB_instr_reg[7]/Q
                         net (fo=147, routed)         3.448     3.904    u_CPU/u_MEMWB/ADDRD[0]
    SLICE_X71Y60         LUT6 (Prop_lut6_I4_O)        0.124     4.028 r  u_CPU/u_MEMWB/IDEX_reg_1[31]_i_3/O
                         net (fo=20, routed)          1.940     5.968    u_CPU/u_MEMWB/MEMWB_instr_reg[11]_0
    SLICE_X73Y69         LUT6 (Prop_lut6_I0_O)        0.124     6.092 r  u_CPU/u_MEMWB/EXMEM_reg_2[31]_i_3/O
                         net (fo=32, routed)          1.921     8.012    u_CPU/u_EXMEM/EXMEM_reg_2_reg[30]_1
    SLICE_X68Y62         LUT5 (Prop_lut5_I3_O)        0.124     8.136 r  u_CPU/u_EXMEM/EXMEM_reg_2[0]_i_1/O
                         net (fo=2, routed)           0.880     9.016    u_CPU/u_IDEX/ALU_result0_carry__6[0]
    SLICE_X72Y61         LUT4 (Prop_lut4_I0_O)        0.124     9.140 r  u_CPU/u_IDEX/EXMEM_ALU_result[4]_i_4/O
                         net (fo=123, routed)         4.227    13.367    u_CPU/u_IDEX/EXMEM_ALU_result[4]_i_4_n_0
    SLICE_X82Y66         LUT2 (Prop_lut2_I0_O)        0.124    13.491 r  u_CPU/u_IDEX/i__carry_i_8/O
                         net (fo=1, routed)           0.000    13.491    u_CPU/u_ALU/EXMEM_ALU_result[0]_i_6_0[0]
    SLICE_X82Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.023 r  u_CPU/u_ALU/Less0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    14.023    u_CPU/u_ALU/Less0_inferred__0/i__carry_n_0
    SLICE_X82Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.137 r  u_CPU/u_ALU/Less0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.137    u_CPU/u_ALU/Less0_inferred__0/i__carry__0_n_0
    SLICE_X82Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.251 r  u_CPU/u_ALU/Less0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.251    u_CPU/u_ALU/Less0_inferred__0/i__carry__1_n_0
    SLICE_X82Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    14.474 f  u_CPU/u_ALU/Less0_inferred__0/i__carry__2/O[0]
                         net (fo=2, routed)           0.715    15.189    u_CPU/u_ALU/IDEX_ALUAsrc_reg_0[0]
    SLICE_X82Y65         LUT4 (Prop_lut4_I0_O)        0.299    15.488 f  u_CPU/u_ALU/npc_carry_i_24/O
                         net (fo=2, routed)           1.491    16.979    u_CPU/u_ALU/npc_carry_i_24_n_0
    SLICE_X84Y70         LUT5 (Prop_lut5_I4_O)        0.150    17.129 f  u_CPU/u_ALU/npc_carry_i_19/O
                         net (fo=1, routed)           0.782    17.911    u_CPU/u_ALU/npc_carry_i_19_n_0
    SLICE_X84Y71         LUT6 (Prop_lut6_I3_O)        0.328    18.239 r  u_CPU/u_ALU/npc_carry_i_15/O
                         net (fo=1, routed)           1.048    19.287    u_CPU/u_IDEX/npc_carry_i_8_0
    SLICE_X79Y71         LUT6 (Prop_lut6_I5_O)        0.124    19.411 r  u_CPU/u_IDEX/npc_carry_i_9/O
                         net (fo=63, routed)          1.759    21.169    u_CPU/u_IDEX/ctr_debug[18]
    SLICE_X77Y64         LUT5 (Prop_lut5_I0_O)        0.124    21.293 r  u_CPU/u_IDEX/npc_carry_i_8/O
                         net (fo=1, routed)           0.000    21.293    u_CPU/u_npc_Gen/pc_reg[3][0]
    SLICE_X77Y64         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    21.540 r  u_CPU/u_npc_Gen/npc_carry/O[0]
                         net (fo=2, routed)           0.962    22.503    u_CPU/u_Instr_Mem/npc[0]
    SLICE_X77Y61         LUT5 (Prop_lut5_I4_O)        0.299    22.802 r  u_CPU/u_Instr_Mem/store[0]_i_8/O
                         net (fo=1, routed)           0.000    22.802    u_CPU/u_Instr_Mem/store[0]_i_8_n_0
    SLICE_X77Y61         MUXF7 (Prop_muxf7_I0_O)      0.212    23.014 r  u_CPU/u_Instr_Mem/store_reg[0]_i_4/O
                         net (fo=1, routed)           1.054    24.067    sdu/dcp/store_reg[0]
    SLICE_X64Y62         LUT6 (Prop_lut6_I1_O)        0.299    24.366 f  sdu/dcp/store[0]_i_3/O
                         net (fo=2, routed)           1.327    25.693    sdu/dcp/print/store_reg[0]
    SLICE_X64Y67         LUT5 (Prop_lut5_I4_O)        0.124    25.817 r  sdu/dcp/print/store[0]_i_1/O
                         net (fo=1, routed)           0.000    25.817    sdu/tx/store_reg[6]_0[0]
    SLICE_X64Y67         FDPE                                         r  sdu/tx/store_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_CPU/u_MEMWB/MEMWB_instr_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sdu/tx/store_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.668ns  (logic 4.906ns (19.113%)  route 20.762ns (80.887%))
  Logic Levels:           21  (CARRY4=6 FDRE=1 LUT2=1 LUT4=2 LUT5=5 LUT6=5 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y66         FDRE                         0.000     0.000 r  u_CPU/u_MEMWB/MEMWB_instr_reg[7]/C
    SLICE_X71Y66         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  u_CPU/u_MEMWB/MEMWB_instr_reg[7]/Q
                         net (fo=147, routed)         3.448     3.904    u_CPU/u_MEMWB/ADDRD[0]
    SLICE_X71Y60         LUT6 (Prop_lut6_I4_O)        0.124     4.028 r  u_CPU/u_MEMWB/IDEX_reg_1[31]_i_3/O
                         net (fo=20, routed)          1.940     5.968    u_CPU/u_MEMWB/MEMWB_instr_reg[11]_0
    SLICE_X73Y69         LUT6 (Prop_lut6_I0_O)        0.124     6.092 r  u_CPU/u_MEMWB/EXMEM_reg_2[31]_i_3/O
                         net (fo=32, routed)          1.921     8.012    u_CPU/u_EXMEM/EXMEM_reg_2_reg[30]_1
    SLICE_X68Y62         LUT5 (Prop_lut5_I3_O)        0.124     8.136 r  u_CPU/u_EXMEM/EXMEM_reg_2[0]_i_1/O
                         net (fo=2, routed)           0.880     9.016    u_CPU/u_IDEX/ALU_result0_carry__6[0]
    SLICE_X72Y61         LUT4 (Prop_lut4_I0_O)        0.124     9.140 r  u_CPU/u_IDEX/EXMEM_ALU_result[4]_i_4/O
                         net (fo=123, routed)         4.227    13.367    u_CPU/u_IDEX/EXMEM_ALU_result[4]_i_4_n_0
    SLICE_X82Y66         LUT2 (Prop_lut2_I0_O)        0.124    13.491 r  u_CPU/u_IDEX/i__carry_i_8/O
                         net (fo=1, routed)           0.000    13.491    u_CPU/u_ALU/EXMEM_ALU_result[0]_i_6_0[0]
    SLICE_X82Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.023 r  u_CPU/u_ALU/Less0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    14.023    u_CPU/u_ALU/Less0_inferred__0/i__carry_n_0
    SLICE_X82Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.137 r  u_CPU/u_ALU/Less0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.137    u_CPU/u_ALU/Less0_inferred__0/i__carry__0_n_0
    SLICE_X82Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.251 r  u_CPU/u_ALU/Less0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.251    u_CPU/u_ALU/Less0_inferred__0/i__carry__1_n_0
    SLICE_X82Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    14.474 f  u_CPU/u_ALU/Less0_inferred__0/i__carry__2/O[0]
                         net (fo=2, routed)           0.715    15.189    u_CPU/u_ALU/IDEX_ALUAsrc_reg_0[0]
    SLICE_X82Y65         LUT4 (Prop_lut4_I0_O)        0.299    15.488 f  u_CPU/u_ALU/npc_carry_i_24/O
                         net (fo=2, routed)           1.491    16.979    u_CPU/u_ALU/npc_carry_i_24_n_0
    SLICE_X84Y70         LUT5 (Prop_lut5_I4_O)        0.150    17.129 f  u_CPU/u_ALU/npc_carry_i_19/O
                         net (fo=1, routed)           0.782    17.911    u_CPU/u_ALU/npc_carry_i_19_n_0
    SLICE_X84Y71         LUT6 (Prop_lut6_I3_O)        0.328    18.239 r  u_CPU/u_ALU/npc_carry_i_15/O
                         net (fo=1, routed)           1.048    19.287    u_CPU/u_IDEX/npc_carry_i_8_0
    SLICE_X79Y71         LUT6 (Prop_lut6_I5_O)        0.124    19.411 r  u_CPU/u_IDEX/npc_carry_i_9/O
                         net (fo=63, routed)          2.027    21.437    u_CPU/u_IDEX/ctr_debug[18]
    SLICE_X77Y64         LUT5 (Prop_lut5_I0_O)        0.124    21.561 r  u_CPU/u_IDEX/npc_carry_i_7/O
                         net (fo=1, routed)           0.000    21.561    u_CPU/u_npc_Gen/pc_reg[3][1]
    SLICE_X77Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.111 r  u_CPU/u_npc_Gen/npc_carry/CO[3]
                         net (fo=1, routed)           0.000    22.111    u_CPU/u_npc_Gen/npc_carry_n_0
    SLICE_X77Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.445 r  u_CPU/u_npc_Gen/npc_carry__0/O[1]
                         net (fo=2, routed)           1.004    23.449    u_CPU/u_Instr_Mem/npc[5]
    SLICE_X75Y61         LUT5 (Prop_lut5_I4_O)        0.303    23.752 r  u_CPU/u_Instr_Mem/store[5]_i_7/O
                         net (fo=1, routed)           0.000    23.752    u_CPU/u_Instr_Mem/store[5]_i_7_n_0
    SLICE_X75Y61         MUXF7 (Prop_muxf7_I0_O)      0.212    23.964 r  u_CPU/u_Instr_Mem/store_reg[5]_i_4/O
                         net (fo=1, routed)           0.845    24.810    sdu/dcp/store_reg[5]
    SLICE_X67Y65         LUT6 (Prop_lut6_I2_O)        0.299    25.109 f  sdu/dcp/store[5]_i_2/O
                         net (fo=2, routed)           0.435    25.544    sdu/dcp/print/store_reg[5]
    SLICE_X65Y67         LUT5 (Prop_lut5_I3_O)        0.124    25.668 r  sdu/dcp/print/store[5]_i_1/O
                         net (fo=1, routed)           0.000    25.668    sdu/tx/store_reg[6]_0[5]
    SLICE_X65Y67         FDPE                                         r  sdu/tx/store_reg[5]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_CPU/u_mem_and_mmio/u_Dcache/mem_wr_line_reg[3][21]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_CPU/u_mem_and_mmio/u_Dcache/u_DataMem/wr_word_reg[21]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y73         FDRE                         0.000     0.000 r  u_CPU/u_mem_and_mmio/u_Dcache/mem_wr_line_reg[3][21]/C
    SLICE_X48Y73         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_CPU/u_mem_and_mmio/u_Dcache/mem_wr_line_reg[3][21]/Q
                         net (fo=1, routed)           0.054     0.195    u_CPU/u_mem_and_mmio/u_Dcache/u_DataMem/CacheToMem_wr_line[117]
    SLICE_X49Y73         LUT6 (Prop_lut6_I2_O)        0.045     0.240 r  u_CPU/u_mem_and_mmio/u_Dcache/u_DataMem/wr_word[21]_i_1/O
                         net (fo=1, routed)           0.000     0.240    u_CPU/u_mem_and_mmio/u_Dcache/u_DataMem/wr_word[21]_i_1_n_0
    SLICE_X49Y73         FDRE                                         r  u_CPU/u_mem_and_mmio/u_Dcache/u_DataMem/wr_word_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_CPU/u_EXMEM/EXMEM_instr_reg[24]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_CPU/u_MEMWB/MEMWB_instr_reg[24]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.242ns  (logic 0.128ns (52.786%)  route 0.114ns (47.214%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y75         FDRE                         0.000     0.000 r  u_CPU/u_EXMEM/EXMEM_instr_reg[24]/C
    SLICE_X75Y75         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  u_CPU/u_EXMEM/EXMEM_instr_reg[24]/Q
                         net (fo=2, routed)           0.114     0.242    u_CPU/u_MEMWB/ir_mem[24]
    SLICE_X77Y75         FDRE                                         r  u_CPU/u_MEMWB/MEMWB_instr_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_CPU/u_EXMEM/EXMEM_instr_reg[16]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_CPU/u_MEMWB/MEMWB_instr_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.128ns (51.038%)  route 0.123ns (48.962%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y68         FDRE                         0.000     0.000 r  u_CPU/u_EXMEM/EXMEM_instr_reg[16]/C
    SLICE_X73Y68         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  u_CPU/u_EXMEM/EXMEM_instr_reg[16]/Q
                         net (fo=2, routed)           0.123     0.251    u_CPU/u_MEMWB/ir_mem[16]
    SLICE_X73Y67         FDRE                                         r  u_CPU/u_MEMWB/MEMWB_instr_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_CPU/u_IDEX/IDEX_instr_reg[30]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_CPU/u_EXMEM/EXMEM_instr_reg[30]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.128ns (49.719%)  route 0.129ns (50.281%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y76         FDRE                         0.000     0.000 r  u_CPU/u_IDEX/IDEX_instr_reg[30]/C
    SLICE_X81Y76         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  u_CPU/u_IDEX/IDEX_instr_reg[30]/Q
                         net (fo=2, routed)           0.129     0.257    u_CPU/u_EXMEM/ir_ex[30]
    SLICE_X80Y77         FDRE                                         r  u_CPU/u_EXMEM/EXMEM_instr_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_CPU/u_mem_and_mmio/u_Dcache/mem_wr_line_reg[1][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_CPU/u_mem_and_mmio/u_Dcache/u_DataMem/wr_word_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.259ns  (logic 0.209ns (80.663%)  route 0.050ns (19.337%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y59         FDRE                         0.000     0.000 r  u_CPU/u_mem_and_mmio/u_Dcache/mem_wr_line_reg[1][0]/C
    SLICE_X58Y59         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  u_CPU/u_mem_and_mmio/u_Dcache/mem_wr_line_reg[1][0]/Q
                         net (fo=1, routed)           0.050     0.214    u_CPU/u_mem_and_mmio/u_Dcache/u_DataMem/CacheToMem_wr_line[32]
    SLICE_X59Y59         LUT6 (Prop_lut6_I0_O)        0.045     0.259 r  u_CPU/u_mem_and_mmio/u_Dcache/u_DataMem/wr_word[0]_i_1/O
                         net (fo=1, routed)           0.000     0.259    u_CPU/u_mem_and_mmio/u_Dcache/u_DataMem/wr_word[0]_i_1_n_0
    SLICE_X59Y59         FDRE                                         r  u_CPU/u_mem_and_mmio/u_Dcache/u_DataMem/wr_word_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_CPU/u_mem_and_mmio/u_Dcache/mem_wr_line_reg[2][3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_CPU/u_mem_and_mmio/u_Dcache/u_DataMem/wr_word_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.259ns  (logic 0.209ns (80.663%)  route 0.050ns (19.337%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y62         FDRE                         0.000     0.000 r  u_CPU/u_mem_and_mmio/u_Dcache/mem_wr_line_reg[2][3]/C
    SLICE_X58Y62         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  u_CPU/u_mem_and_mmio/u_Dcache/mem_wr_line_reg[2][3]/Q
                         net (fo=1, routed)           0.050     0.214    u_CPU/u_mem_and_mmio/u_Dcache/u_DataMem/CacheToMem_wr_line[67]
    SLICE_X59Y62         LUT6 (Prop_lut6_I5_O)        0.045     0.259 r  u_CPU/u_mem_and_mmio/u_Dcache/u_DataMem/wr_word[3]_i_1/O
                         net (fo=1, routed)           0.000     0.259    u_CPU/u_mem_and_mmio/u_Dcache/u_DataMem/wr_word[3]_i_1_n_0
    SLICE_X59Y62         FDRE                                         r  u_CPU/u_mem_and_mmio/u_Dcache/u_DataMem/wr_word_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_CPU/u_EXMEM/EXMEM_instr_reg[20]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_CPU/u_MEMWB/MEMWB_instr_reg[20]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.260ns  (logic 0.128ns (49.176%)  route 0.132ns (50.824%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y68         FDRE                         0.000     0.000 r  u_CPU/u_EXMEM/EXMEM_instr_reg[20]/C
    SLICE_X72Y68         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  u_CPU/u_EXMEM/EXMEM_instr_reg[20]/Q
                         net (fo=2, routed)           0.132     0.260    u_CPU/u_MEMWB/ir_mem[20]
    SLICE_X72Y69         FDRE                                         r  u_CPU/u_MEMWB/MEMWB_instr_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_IOU/tmp_reg[30]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_IOU/swx_data_reg[30]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.261ns  (logic 0.141ns (54.037%)  route 0.120ns (45.963%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y71         FDRE                         0.000     0.000 r  u_IOU/tmp_reg[30]/C
    SLICE_X43Y71         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_IOU/tmp_reg[30]/Q
                         net (fo=3, routed)           0.120     0.261    u_IOU/tmp[30]
    SLICE_X43Y70         FDRE                                         r  u_IOU/swx_data_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_IOU/tmp_reg[16]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_IOU/tmp_reg[20]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.261ns  (logic 0.186ns (71.154%)  route 0.075ns (28.846%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y67         FDRE                         0.000     0.000 r  u_IOU/tmp_reg[16]/C
    SLICE_X43Y67         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_IOU/tmp_reg[16]/Q
                         net (fo=4, routed)           0.075     0.216    u_IOU/PS_del/tmp[16]
    SLICE_X42Y67         LUT5 (Prop_lut5_I0_O)        0.045     0.261 r  u_IOU/PS_del/tmp[20]_i_1/O
                         net (fo=1, routed)           0.000     0.261    u_IOU/PS_del_n_11
    SLICE_X42Y67         FDRE                                         r  u_IOU/tmp_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_CPU/u_EXMEM/EXMEM_instr_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_CPU/u_MEMWB/MEMWB_instr_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.262ns  (logic 0.141ns (53.808%)  route 0.121ns (46.192%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y65         FDRE                         0.000     0.000 r  u_CPU/u_EXMEM/EXMEM_instr_reg[14]/C
    SLICE_X79Y65         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_CPU/u_EXMEM/EXMEM_instr_reg[14]/Q
                         net (fo=2, routed)           0.121     0.262    u_CPU/u_MEMWB/ir_mem[14]
    SLICE_X78Y65         FDRE                                         r  u_CPU/u_MEMWB/MEMWB_instr_reg[14]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            33 Endpoints
Min Delay            33 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            fd/counter_reg[24]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.618ns  (logic 1.631ns (21.409%)  route 5.987ns (78.591%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rstn_IBUF_inst/O
                         net (fo=26, routed)          4.252     5.759    sdu/dcp/scan/rstn_IBUF
    SLICE_X72Y105        LUT1 (Prop_lut1_I0_O)        0.124     5.883 f  sdu/dcp/scan/counter[31]_i_3/O
                         net (fo=239, routed)         1.735     7.618    fd/y_reg_0
    SLICE_X85Y108        FDCE                                         f  fd/counter_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.593     5.015    fd/CLK
    SLICE_X85Y108        FDCE                                         r  fd/counter_reg[24]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            fd/counter_reg[25]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.618ns  (logic 1.631ns (21.409%)  route 5.987ns (78.591%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rstn_IBUF_inst/O
                         net (fo=26, routed)          4.252     5.759    sdu/dcp/scan/rstn_IBUF
    SLICE_X72Y105        LUT1 (Prop_lut1_I0_O)        0.124     5.883 f  sdu/dcp/scan/counter[31]_i_3/O
                         net (fo=239, routed)         1.735     7.618    fd/y_reg_0
    SLICE_X85Y108        FDCE                                         f  fd/counter_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.593     5.015    fd/CLK
    SLICE_X85Y108        FDCE                                         r  fd/counter_reg[25]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            fd/counter_reg[26]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.618ns  (logic 1.631ns (21.409%)  route 5.987ns (78.591%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rstn_IBUF_inst/O
                         net (fo=26, routed)          4.252     5.759    sdu/dcp/scan/rstn_IBUF
    SLICE_X72Y105        LUT1 (Prop_lut1_I0_O)        0.124     5.883 f  sdu/dcp/scan/counter[31]_i_3/O
                         net (fo=239, routed)         1.735     7.618    fd/y_reg_0
    SLICE_X85Y108        FDCE                                         f  fd/counter_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.593     5.015    fd/CLK
    SLICE_X85Y108        FDCE                                         r  fd/counter_reg[26]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            fd/counter_reg[27]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.618ns  (logic 1.631ns (21.409%)  route 5.987ns (78.591%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rstn_IBUF_inst/O
                         net (fo=26, routed)          4.252     5.759    sdu/dcp/scan/rstn_IBUF
    SLICE_X72Y105        LUT1 (Prop_lut1_I0_O)        0.124     5.883 f  sdu/dcp/scan/counter[31]_i_3/O
                         net (fo=239, routed)         1.735     7.618    fd/y_reg_0
    SLICE_X85Y108        FDCE                                         f  fd/counter_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.593     5.015    fd/CLK
    SLICE_X85Y108        FDCE                                         r  fd/counter_reg[27]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            fd/counter_reg[28]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.618ns  (logic 1.631ns (21.409%)  route 5.987ns (78.591%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rstn_IBUF_inst/O
                         net (fo=26, routed)          4.252     5.759    sdu/dcp/scan/rstn_IBUF
    SLICE_X72Y105        LUT1 (Prop_lut1_I0_O)        0.124     5.883 f  sdu/dcp/scan/counter[31]_i_3/O
                         net (fo=239, routed)         1.735     7.618    fd/y_reg_0
    SLICE_X85Y108        FDCE                                         f  fd/counter_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.593     5.015    fd/CLK
    SLICE_X85Y108        FDCE                                         r  fd/counter_reg[28]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            fd/counter_reg[29]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.618ns  (logic 1.631ns (21.409%)  route 5.987ns (78.591%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rstn_IBUF_inst/O
                         net (fo=26, routed)          4.252     5.759    sdu/dcp/scan/rstn_IBUF
    SLICE_X72Y105        LUT1 (Prop_lut1_I0_O)        0.124     5.883 f  sdu/dcp/scan/counter[31]_i_3/O
                         net (fo=239, routed)         1.735     7.618    fd/y_reg_0
    SLICE_X85Y108        FDCE                                         f  fd/counter_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.593     5.015    fd/CLK
    SLICE_X85Y108        FDCE                                         r  fd/counter_reg[29]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            fd/counter_reg[14]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.470ns  (logic 1.631ns (21.834%)  route 5.839ns (78.166%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rstn_IBUF_inst/O
                         net (fo=26, routed)          4.252     5.759    sdu/dcp/scan/rstn_IBUF
    SLICE_X72Y105        LUT1 (Prop_lut1_I0_O)        0.124     5.883 f  sdu/dcp/scan/counter[31]_i_3/O
                         net (fo=239, routed)         1.587     7.470    fd/y_reg_0
    SLICE_X85Y107        FDCE                                         f  fd/counter_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.593     5.015    fd/CLK
    SLICE_X85Y107        FDCE                                         r  fd/counter_reg[14]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            fd/counter_reg[15]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.470ns  (logic 1.631ns (21.834%)  route 5.839ns (78.166%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rstn_IBUF_inst/O
                         net (fo=26, routed)          4.252     5.759    sdu/dcp/scan/rstn_IBUF
    SLICE_X72Y105        LUT1 (Prop_lut1_I0_O)        0.124     5.883 f  sdu/dcp/scan/counter[31]_i_3/O
                         net (fo=239, routed)         1.587     7.470    fd/y_reg_0
    SLICE_X85Y107        FDCE                                         f  fd/counter_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.593     5.015    fd/CLK
    SLICE_X85Y107        FDCE                                         r  fd/counter_reg[15]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            fd/counter_reg[16]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.470ns  (logic 1.631ns (21.834%)  route 5.839ns (78.166%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rstn_IBUF_inst/O
                         net (fo=26, routed)          4.252     5.759    sdu/dcp/scan/rstn_IBUF
    SLICE_X72Y105        LUT1 (Prop_lut1_I0_O)        0.124     5.883 f  sdu/dcp/scan/counter[31]_i_3/O
                         net (fo=239, routed)         1.587     7.470    fd/y_reg_0
    SLICE_X85Y107        FDCE                                         f  fd/counter_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.593     5.015    fd/CLK
    SLICE_X85Y107        FDCE                                         r  fd/counter_reg[16]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            fd/counter_reg[17]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.470ns  (logic 1.631ns (21.834%)  route 5.839ns (78.166%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rstn_IBUF_inst/O
                         net (fo=26, routed)          4.252     5.759    sdu/dcp/scan/rstn_IBUF
    SLICE_X72Y105        LUT1 (Prop_lut1_I0_O)        0.124     5.883 f  sdu/dcp/scan/counter[31]_i_3/O
                         net (fo=239, routed)         1.587     7.470    fd/y_reg_0
    SLICE_X85Y107        FDCE                                         f  fd/counter_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.593     5.015    fd/CLK
    SLICE_X85Y107        FDCE                                         r  fd/counter_reg[17]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            fd/counter_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.657ns  (logic 0.320ns (12.027%)  route 2.338ns (87.973%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rstn_IBUF_inst/O
                         net (fo=26, routed)          1.890     2.165    sdu/dcp/scan/rstn_IBUF
    SLICE_X72Y105        LUT1 (Prop_lut1_I0_O)        0.045     2.210 f  sdu/dcp/scan/counter[31]_i_3/O
                         net (fo=239, routed)         0.447     2.657    fd/y_reg_0
    SLICE_X87Y104        FDCE                                         f  fd/counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.872     2.038    fd/CLK
    SLICE_X87Y104        FDCE                                         r  fd/counter_reg[10]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            fd/counter_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.657ns  (logic 0.320ns (12.027%)  route 2.338ns (87.973%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rstn_IBUF_inst/O
                         net (fo=26, routed)          1.890     2.165    sdu/dcp/scan/rstn_IBUF
    SLICE_X72Y105        LUT1 (Prop_lut1_I0_O)        0.045     2.210 f  sdu/dcp/scan/counter[31]_i_3/O
                         net (fo=239, routed)         0.447     2.657    fd/y_reg_0
    SLICE_X87Y104        FDCE                                         f  fd/counter_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.872     2.038    fd/CLK
    SLICE_X87Y104        FDCE                                         r  fd/counter_reg[11]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            fd/counter_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.657ns  (logic 0.320ns (12.027%)  route 2.338ns (87.973%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rstn_IBUF_inst/O
                         net (fo=26, routed)          1.890     2.165    sdu/dcp/scan/rstn_IBUF
    SLICE_X72Y105        LUT1 (Prop_lut1_I0_O)        0.045     2.210 f  sdu/dcp/scan/counter[31]_i_3/O
                         net (fo=239, routed)         0.447     2.657    fd/y_reg_0
    SLICE_X87Y104        FDCE                                         f  fd/counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.872     2.038    fd/CLK
    SLICE_X87Y104        FDCE                                         r  fd/counter_reg[2]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            fd/counter_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.657ns  (logic 0.320ns (12.027%)  route 2.338ns (87.973%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rstn_IBUF_inst/O
                         net (fo=26, routed)          1.890     2.165    sdu/dcp/scan/rstn_IBUF
    SLICE_X72Y105        LUT1 (Prop_lut1_I0_O)        0.045     2.210 f  sdu/dcp/scan/counter[31]_i_3/O
                         net (fo=239, routed)         0.447     2.657    fd/y_reg_0
    SLICE_X87Y104        FDCE                                         f  fd/counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.872     2.038    fd/CLK
    SLICE_X87Y104        FDCE                                         r  fd/counter_reg[3]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            fd/counter_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.657ns  (logic 0.320ns (12.027%)  route 2.338ns (87.973%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rstn_IBUF_inst/O
                         net (fo=26, routed)          1.890     2.165    sdu/dcp/scan/rstn_IBUF
    SLICE_X72Y105        LUT1 (Prop_lut1_I0_O)        0.045     2.210 f  sdu/dcp/scan/counter[31]_i_3/O
                         net (fo=239, routed)         0.447     2.657    fd/y_reg_0
    SLICE_X87Y104        FDCE                                         f  fd/counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.872     2.038    fd/CLK
    SLICE_X87Y104        FDCE                                         r  fd/counter_reg[4]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            fd/counter_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.657ns  (logic 0.320ns (12.027%)  route 2.338ns (87.973%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rstn_IBUF_inst/O
                         net (fo=26, routed)          1.890     2.165    sdu/dcp/scan/rstn_IBUF
    SLICE_X72Y105        LUT1 (Prop_lut1_I0_O)        0.045     2.210 f  sdu/dcp/scan/counter[31]_i_3/O
                         net (fo=239, routed)         0.447     2.657    fd/y_reg_0
    SLICE_X87Y104        FDCE                                         f  fd/counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.872     2.038    fd/CLK
    SLICE_X87Y104        FDCE                                         r  fd/counter_reg[5]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            fd/counter_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.657ns  (logic 0.320ns (12.027%)  route 2.338ns (87.973%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rstn_IBUF_inst/O
                         net (fo=26, routed)          1.890     2.165    sdu/dcp/scan/rstn_IBUF
    SLICE_X72Y105        LUT1 (Prop_lut1_I0_O)        0.045     2.210 f  sdu/dcp/scan/counter[31]_i_3/O
                         net (fo=239, routed)         0.447     2.657    fd/y_reg_0
    SLICE_X87Y104        FDCE                                         f  fd/counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.872     2.038    fd/CLK
    SLICE_X87Y104        FDCE                                         r  fd/counter_reg[6]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            fd/counter_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.657ns  (logic 0.320ns (12.027%)  route 2.338ns (87.973%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rstn_IBUF_inst/O
                         net (fo=26, routed)          1.890     2.165    sdu/dcp/scan/rstn_IBUF
    SLICE_X72Y105        LUT1 (Prop_lut1_I0_O)        0.045     2.210 f  sdu/dcp/scan/counter[31]_i_3/O
                         net (fo=239, routed)         0.447     2.657    fd/y_reg_0
    SLICE_X87Y104        FDCE                                         f  fd/counter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.872     2.038    fd/CLK
    SLICE_X87Y104        FDCE                                         r  fd/counter_reg[7]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            fd/counter_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.765ns  (logic 0.320ns (11.558%)  route 2.445ns (88.442%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rstn_IBUF_inst/O
                         net (fo=26, routed)          1.890     2.165    sdu/dcp/scan/rstn_IBUF
    SLICE_X72Y105        LUT1 (Prop_lut1_I0_O)        0.045     2.210 f  sdu/dcp/scan/counter[31]_i_3/O
                         net (fo=239, routed)         0.555     2.765    fd/y_reg_0
    SLICE_X87Y105        FDCE                                         f  fd/counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.872     2.038    fd/CLK
    SLICE_X87Y105        FDCE                                         r  fd/counter_reg[0]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            fd/counter_reg[12]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.765ns  (logic 0.320ns (11.558%)  route 2.445ns (88.442%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rstn_IBUF_inst/O
                         net (fo=26, routed)          1.890     2.165    sdu/dcp/scan/rstn_IBUF
    SLICE_X72Y105        LUT1 (Prop_lut1_I0_O)        0.045     2.210 f  sdu/dcp/scan/counter[31]_i_3/O
                         net (fo=239, routed)         0.555     2.765    fd/y_reg_0
    SLICE_X87Y105        FDCE                                         f  fd/counter_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.872     2.038    fd/CLK
    SLICE_X87Y105        FDCE                                         r  fd/counter_reg[12]/C





