 
// -----------
// This file was generated by riscv_ctg (https://gitlab.com/incoresemi/riscv-compliance/riscv_ctg)
// version   : 0.1.0
// timestamp : Thu Nov  5 11:18:24 2020 GMT
// usage     : riscv_ctg \
//                  -- cgf /scratch/git-repo/incoresemi/riscv-compliance/riscv_ctg/sample_cgfs/rv32i.cgf \
//                  -- xlen 32 \
// -----------
//
// -----------
// Copyright (c) 2020. RISC-V International. All rights reserved.
// SPDX-License-Identifier: BSD-3-Clause
// -----------
//
// This assembly file tests the addi instruction of the RISC-V I extension for the addi covergroup.
// 
#include "compliance_model.h"
#include "compliance_test.h"
RVTEST_ISA("RV32I")

RVMODEL_BOOT
RVTEST_CODE_BEGIN

#ifdef TEST_CASE_1

RVTEST_CASE(0,"//check ISA:=regex(.*32.*);check ISA:=regex(.*I.*);def TEST_CASE_1=True;",addi)

RVTEST_SIGBASE( x4,signature_x4_1)

// rs1 != rd, rs1==x7, rd==x19, rs1_val == imm_val, rs1_val == -9, imm_val == -9, rs1_val < 0 and imm_val < 0
// opcode: addi ; op1:x7; dest:x19; op1val:0xfffffff7;  immval:-9
TEST_IMM_OP( addi, x19, x7, 0xffffffee, 0xfffffff7, -9, x4, 0, x11)

// rs1 == rd, rs1==x5, rd==x5, rs1_val != imm_val, rs1_val == -33, imm_val == -17
// opcode: addi ; op1:x5; dest:x5; op1val:0xffffffdf;  immval:-17
TEST_IMM_OP( addi, x5, x5, 0xffffffce, 0xffffffdf, -17, x4, 4, x11)

// rs1==x14, rd==x18, rs1_val > 0 and imm_val > 0, rs1_val == 2
// opcode: addi ; op1:x14; dest:x18; op1val:0x00000002;  immval:7
TEST_IMM_OP( addi, x18, x14, 0x9, 0x00000002, 7, x4, 8, x11)

// rs1==x13, rd==x3, rs1_val > 0 and imm_val < 0, rs1_val == 16
// opcode: addi ; op1:x13; dest:x3; op1val:0x00000010;  immval:-7
TEST_IMM_OP( addi, x3, x13, 0x9, 0x00000010, -7, x4, 12, x11)

// rs1==x19, rd==x8, rs1_val < 0 and imm_val > 0, rs1_val == -134217729
// opcode: addi ; op1:x19; dest:x8; op1val:0xf7ffffff;  immval:1023
TEST_IMM_OP( addi, x8, x19, 0xf80003fe, 0xf7ffffff, 1023, x4, 16, x11)

// rs1==x21, rd==x12, rs1_val == (-2**(xlen-1)), rs1_val == -2147483648
// opcode: addi ; op1:x21; dest:x12; op1val:0x80000000;  immval:9
TEST_IMM_OP( addi, x12, x21, 0x80000009, 0x80000000, 9, x4, 20, x11)

// rs1==x18, rd==x25, rs1_val == 0, imm_val == -1025
// opcode: addi ; op1:x18; dest:x25; op1val:0x00000000;  immval:-1025
TEST_IMM_OP( addi, x25, x18, 0xfffffbff, 0x00000000, -1025, x4, 24, x11)

// rs1==x9, rd==x31, rs1_val == (2**(xlen-1)-1), imm_val == 0, rs1_val == 2147483647
// opcode: addi ; op1:x9; dest:x31; op1val:0x7fffffff;  immval:0
TEST_IMM_OP( addi, x31, x9, 0x7fffffff, 0x7fffffff, 0, x4, 28, x11)

// rs1==x2, rd==x17, rs1_val == 1, imm_val == -33
// opcode: addi ; op1:x2; dest:x17; op1val:0x00000001;  immval:-33
TEST_IMM_OP( addi, x17, x2, 0xffffffe0, 0x00000001, -33, x4, 32, x11)

// rs1==x23, rd==x0, imm_val == (-2**(12-1)), imm_val == -2048, rs1_val == 32
// opcode: addi ; op1:x23; dest:x0; op1val:0x00000020;  immval:-2048
TEST_IMM_OP( addi, x0, x23, 0xfffff820, 0x00000020, -2048, x4, 36, x11)

// rs1==x25, rd==x6, imm_val == (2**(12-1)-1), rs1_val == -129, imm_val == 2047
// opcode: addi ; op1:x25; dest:x6; op1val:0xffffff7f;  immval:2047
TEST_IMM_OP( addi, x6, x25, 0x77e, 0xffffff7f, 2047, x4, 40, x11)

// rs1==x6, rd==x10, imm_val == 1, rs1_val == -8193
// opcode: addi ; op1:x6; dest:x10; op1val:0xffffdfff;  immval:1
TEST_IMM_OP( addi, x10, x6, 0xffffe000, 0xffffdfff, 1, x4, 44, x11)

// rs1==x30, rd==x27, rs1_val == 4, imm_val == -5
// opcode: addi ; op1:x30; dest:x27; op1val:0x00000004;  immval:-5
TEST_IMM_OP( addi, x27, x30, 0xffffffff, 0x00000004, -5, x4, 48, x11)

// rs1==x8, rd==x15, rs1_val == 8, imm_val == 64
// opcode: addi ; op1:x8; dest:x15; op1val:0x00000008;  immval:64
TEST_IMM_OP( addi, x15, x8, 0x48, 0x00000008, 64, x4, 52, x11)

// rs1==x1, rd==x22, rs1_val == 64, imm_val == 256
// opcode: addi ; op1:x1; dest:x22; op1val:0x00000040;  immval:256
TEST_IMM_OP( addi, x22, x1, 0x140, 0x00000040, 256, x4, 56, x11)

// rs1==x22, rd==x20, rs1_val == 128, 
// opcode: addi ; op1:x22; dest:x20; op1val:0x00000080;  immval:-9
TEST_IMM_OP( addi, x20, x22, 0x77, 0x00000080, -9, x4, 60, x11)

// rs1==x16, rd==x29, rs1_val == 256, 
// opcode: addi ; op1:x16; dest:x29; op1val:0x00000100;  immval:256
TEST_IMM_OP( addi, x29, x16, 0x200, 0x00000100, 256, x4, 64, x11)

// rs1==x27, rd==x16, rs1_val == 512, imm_val == 128
// opcode: addi ; op1:x27; dest:x16; op1val:0x00000200;  immval:128
TEST_IMM_OP( addi, x16, x27, 0x280, 0x00000200, 128, x4, 68, x11)

// rs1==x15, rd==x21, rs1_val == 1024, 
// opcode: addi ; op1:x15; dest:x21; op1val:0x00000400;  immval:-1024
TEST_IMM_OP( addi, x21, x15, 0x0, 0x00000400, -1024, x4, 72, x11)

// rs1==x28, rd==x7, rs1_val == 2048, 
// opcode: addi ; op1:x28; dest:x7; op1val:0x00000800;  immval:-10
TEST_IMM_OP( addi, x7, x28, 0x7f6, 0x00000800, -10, x4, 76, x11)

// rs1==x26, rd==x13, rs1_val == 4096, imm_val == -3
// opcode: addi ; op1:x26; dest:x13; op1val:0x00001000;  immval:-3
TEST_IMM_OP( addi, x13, x26, 0xffd, 0x00001000, -3, x4, 80, x6)
RVTEST_SIGBASE( x5,signature_x5_0)

// rs1==x0, rd==x4, rs1_val == 8192, 
// opcode: addi ; op1:x0; dest:x4; op1val:0x00002000;  immval:-10
TEST_IMM_OP( addi, x4, x0, 0x1ff6, 0x00002000, -10, x5, 0, x6)

// rs1==x29, rd==x30, rs1_val == 16384, 
// opcode: addi ; op1:x29; dest:x30; op1val:0x00004000;  immval:-1024
TEST_IMM_OP( addi, x30, x29, 0x3c00, 0x00004000, -1024, x5, 4, x6)

// rs1==x24, rd==x23, rs1_val == 32768, imm_val == 2
// opcode: addi ; op1:x24; dest:x23; op1val:0x00008000;  immval:2
TEST_IMM_OP( addi, x23, x24, 0x8002, 0x00008000, 2, x5, 8, x6)

// rs1==x20, rd==x1, rs1_val == 65536, 
// opcode: addi ; op1:x20; dest:x1; op1val:0x00010000;  immval:-2048
TEST_IMM_OP( addi, x1, x20, 0xf800, 0x00010000, -2048, x5, 12, x6)

// rs1==x10, rd==x9, rs1_val == 131072, imm_val == -513
// opcode: addi ; op1:x10; dest:x9; op1val:0x00020000;  immval:-513
TEST_IMM_OP( addi, x9, x10, 0x1fdff, 0x00020000, -513, x5, 16, x6)

// rs1==x12, rd==x11, rs1_val == 262144, imm_val == -257
// opcode: addi ; op1:x12; dest:x11; op1val:0x00040000;  immval:-257
TEST_IMM_OP( addi, x11, x12, 0x3feff, 0x00040000, -257, x5, 20, x6)

// rs1==x3, rd==x24, rs1_val == 524288, imm_val == 1024
// opcode: addi ; op1:x3; dest:x24; op1val:0x00080000;  immval:1024
TEST_IMM_OP( addi, x24, x3, 0x80400, 0x00080000, 1024, x5, 24, x6)

// rs1==x11, rd==x28, rs1_val == 1048576, imm_val == -1366
// opcode: addi ; op1:x11; dest:x28; op1val:0x00100000;  immval:-1366
TEST_IMM_OP( addi, x28, x11, 0xffaaa, 0x00100000, -1366, x5, 28, x6)

// rs1==x17, rd==x14, rs1_val == 2097152, imm_val == 32
// opcode: addi ; op1:x17; dest:x14; op1val:0x00200000;  immval:32
TEST_IMM_OP( addi, x14, x17, 0x200020, 0x00200000, 32, x5, 32, x6)

// rs1==x4, rd==x2, rs1_val == 4194304, 
// opcode: addi ; op1:x4; dest:x2; op1val:0x00400000;  immval:-7
TEST_IMM_OP( addi, x2, x4, 0x3ffff9, 0x00400000, -7, x5, 36, x6)

// rs1==x31, rd==x26, rs1_val == 8388608, 
// opcode: addi ; op1:x31; dest:x26; op1val:0x00800000;  immval:2
TEST_IMM_OP( addi, x26, x31, 0x800002, 0x00800000, 2, x5, 40, x6)

// rs1_val == 16777216, 
// opcode: addi ; op1:x10; dest:x11; op1val:0x01000000;  immval:-4
TEST_IMM_OP( addi, x11, x10, 0xfffffc, 0x01000000, -4, x5, 44, x6)

// rs1_val == 33554432, imm_val == -129
// opcode: addi ; op1:x10; dest:x11; op1val:0x02000000;  immval:-129
TEST_IMM_OP( addi, x11, x10, 0x1ffff7f, 0x02000000, -129, x5, 48, x6)

// rs1_val == 67108864, 
// opcode: addi ; op1:x10; dest:x11; op1val:0x04000000;  immval:1023
TEST_IMM_OP( addi, x11, x10, 0x40003ff, 0x04000000, 1023, x5, 52, x6)

// rs1_val == 134217728, 
// opcode: addi ; op1:x10; dest:x11; op1val:0x08000000;  immval:9
TEST_IMM_OP( addi, x11, x10, 0x8000009, 0x08000000, 9, x5, 56, x6)

// rs1_val == 268435456, 
// opcode: addi ; op1:x10; dest:x11; op1val:0x10000000;  immval:32
TEST_IMM_OP( addi, x11, x10, 0x10000020, 0x10000000, 32, x5, 60, x6)

// rs1_val == 536870912, 
// opcode: addi ; op1:x10; dest:x11; op1val:0x20000000;  immval:-10
TEST_IMM_OP( addi, x11, x10, 0x1ffffff6, 0x20000000, -10, x5, 64, x6)

// rs1_val == 1073741824, 
// opcode: addi ; op1:x10; dest:x11; op1val:0x40000000;  immval:-9
TEST_IMM_OP( addi, x11, x10, 0x3ffffff7, 0x40000000, -9, x5, 68, x6)

// rs1_val == -2, 
// opcode: addi ; op1:x10; dest:x11; op1val:0xfffffffe;  immval:32
TEST_IMM_OP( addi, x11, x10, 0x1e, 0xfffffffe, 32, x5, 72, x6)

// rs1_val == -3, imm_val == -65
// opcode: addi ; op1:x10; dest:x11; op1val:0xfffffffd;  immval:-65
TEST_IMM_OP( addi, x11, x10, 0xffffffbc, 0xfffffffd, -65, x5, 76, x6)

// rs1_val == -5, 
// opcode: addi ; op1:x10; dest:x11; op1val:0xfffffffb;  immval:64
TEST_IMM_OP( addi, x11, x10, 0x3b, 0xfffffffb, 64, x5, 80, x6)

// rs1_val == -524289, 
// opcode: addi ; op1:x10; dest:x11; op1val:0xfff7ffff;  immval:-65
TEST_IMM_OP( addi, x11, x10, 0xfff7ffbe, 0xfff7ffff, -65, x5, 84, x6)

// rs1_val == -1048577, 
// opcode: addi ; op1:x10; dest:x11; op1val:0xffefffff;  immval:-6
TEST_IMM_OP( addi, x11, x10, 0xffeffff9, 0xffefffff, -6, x5, 88, x6)

// rs1_val == -2097153, imm_val == 512
// opcode: addi ; op1:x10; dest:x11; op1val:0xffdfffff;  immval:512
TEST_IMM_OP( addi, x11, x10, 0xffe001ff, 0xffdfffff, 512, x5, 92, x6)

// rs1_val == -4194305, 
// opcode: addi ; op1:x10; dest:x11; op1val:0xffbfffff;  immval:64
TEST_IMM_OP( addi, x11, x10, 0xffc0003f, 0xffbfffff, 64, x5, 96, x6)

// rs1_val == -8388609, 
// opcode: addi ; op1:x10; dest:x11; op1val:0xff7fffff;  immval:512
TEST_IMM_OP( addi, x11, x10, 0xff8001ff, 0xff7fffff, 512, x5, 100, x6)

// rs1_val == -16777217, 
// opcode: addi ; op1:x10; dest:x11; op1val:0xfeffffff;  immval:-129
TEST_IMM_OP( addi, x11, x10, 0xfeffff7e, 0xfeffffff, -129, x5, 104, x6)

// rs1_val == -33554433, 
// opcode: addi ; op1:x10; dest:x11; op1val:0xfdffffff;  immval:-3
TEST_IMM_OP( addi, x11, x10, 0xfdfffffc, 0xfdffffff, -3, x5, 108, x6)

// rs1_val == -67108865, 
// opcode: addi ; op1:x10; dest:x11; op1val:0xfbffffff;  immval:0
TEST_IMM_OP( addi, x11, x10, 0xfbffffff, 0xfbffffff, 0, x5, 112, x6)

// rs1_val == -268435457, 
// opcode: addi ; op1:x10; dest:x11; op1val:0xefffffff;  immval:64
TEST_IMM_OP( addi, x11, x10, 0xf000003f, 0xefffffff, 64, x5, 116, x6)

// rs1_val == -536870913, 
// opcode: addi ; op1:x10; dest:x11; op1val:0xdfffffff;  immval:-8
TEST_IMM_OP( addi, x11, x10, 0xdffffff7, 0xdfffffff, -8, x5, 120, x6)

// rs1_val == -1073741825, 
// opcode: addi ; op1:x10; dest:x11; op1val:0xbfffffff;  immval:-33
TEST_IMM_OP( addi, x11, x10, 0xbfffffde, 0xbfffffff, -33, x5, 124, x6)

// rs1_val == 1431655765, 
// opcode: addi ; op1:x10; dest:x11; op1val:0x55555555;  immval:-17
TEST_IMM_OP( addi, x11, x10, 0x55555544, 0x55555555, -17, x5, 128, x6)

// rs1_val == -1431655766, 
// opcode: addi ; op1:x10; dest:x11; op1val:0xaaaaaaaa;  immval:-3
TEST_IMM_OP( addi, x11, x10, 0xaaaaaaa7, 0xaaaaaaaa, -3, x5, 132, x6)

// imm_val == 4, 
// opcode: addi ; op1:x10; dest:x11; op1val:0x3fffffff;  immval:4
TEST_IMM_OP( addi, x11, x10, 0x40000003, 0x3fffffff, 4, x5, 136, x6)

// imm_val == 8, 
// opcode: addi ; op1:x10; dest:x11; op1val:0x02000000;  immval:8
TEST_IMM_OP( addi, x11, x10, 0x2000008, 0x02000000, 8, x5, 140, x6)

// imm_val == 1365, 
// opcode: addi ; op1:x10; dest:x11; op1val:0xfffffffd;  immval:1365
TEST_IMM_OP( addi, x11, x10, 0x552, 0xfffffffd, 1365, x5, 144, x6)

// rs1_val == -17, 
// opcode: addi ; op1:x10; dest:x11; op1val:0xffffffef;  immval:-5
TEST_IMM_OP( addi, x11, x10, 0xffffffea, 0xffffffef, -5, x5, 148, x6)

// imm_val == 16, rs1_val == -257
// opcode: addi ; op1:x10; dest:x11; op1val:0xfffffeff;  immval:16
TEST_IMM_OP( addi, x11, x10, 0xffffff0f, 0xfffffeff, 16, x5, 152, x6)

// rs1_val == -65, 
// opcode: addi ; op1:x10; dest:x11; op1val:0xffffffbf;  immval:-2048
TEST_IMM_OP( addi, x11, x10, 0xfffff7bf, 0xffffffbf, -2048, x5, 156, x6)

// rs1_val == -513, 
// opcode: addi ; op1:x10; dest:x11; op1val:0xfffffdff;  immval:-1
TEST_IMM_OP( addi, x11, x10, 0xfffffdfe, 0xfffffdff, -1, x5, 160, x6)

// rs1_val == -1025, 
// opcode: addi ; op1:x10; dest:x11; op1val:0xfffffbff;  immval:8
TEST_IMM_OP( addi, x11, x10, 0xfffffc07, 0xfffffbff, 8, x5, 164, x6)

// rs1_val == -2049, 
// opcode: addi ; op1:x10; dest:x11; op1val:0xfffff7ff;  immval:1
TEST_IMM_OP( addi, x11, x10, 0xfffff800, 0xfffff7ff, 1, x5, 168, x6)

// rs1_val == -4097, 
// opcode: addi ; op1:x10; dest:x11; op1val:0xffffefff;  immval:-10
TEST_IMM_OP( addi, x11, x10, 0xffffeff5, 0xffffefff, -10, x5, 172, x6)

// imm_val == -2, 
// opcode: addi ; op1:x10; dest:x11; op1val:0x04000000;  immval:-2
TEST_IMM_OP( addi, x11, x10, 0x3fffffe, 0x04000000, -2, x5, 176, x6)

// rs1_val == -16385, 
// opcode: addi ; op1:x10; dest:x11; op1val:0xffffbfff;  immval:16
TEST_IMM_OP( addi, x11, x10, 0xffffc00f, 0xffffbfff, 16, x5, 180, x6)

// rs1_val == -32769, 
// opcode: addi ; op1:x10; dest:x11; op1val:0xffff7fff;  immval:7
TEST_IMM_OP( addi, x11, x10, 0xffff8006, 0xffff7fff, 7, x5, 184, x6)

// rs1_val == -65537, 
// opcode: addi ; op1:x10; dest:x11; op1val:0xfffeffff;  immval:-3
TEST_IMM_OP( addi, x11, x10, 0xfffefffc, 0xfffeffff, -3, x5, 188, x6)

// rs1_val == -131073, 
// opcode: addi ; op1:x10; dest:x11; op1val:0xfffdffff;  immval:1024
TEST_IMM_OP( addi, x11, x10, 0xfffe03ff, 0xfffdffff, 1024, x5, 192, x6)

// rs1_val == -262145, 
// opcode: addi ; op1:x10; dest:x11; op1val:0xfffbffff;  immval:-4
TEST_IMM_OP( addi, x11, x10, 0xfffbfffb, 0xfffbffff, -4, x5, 196, x6)

// imm_val == (-2**(12-1)), imm_val == -2048, rs1_val == 32
// opcode: addi ; op1:x10; dest:x11; op1val:0x00000020;  immval:-2048
TEST_IMM_OP( addi, x11, x10, 0xfffff820, 0x00000020, -2048, x5, 200, x6)

// rs1_val == 8192, 
// opcode: addi ; op1:x10; dest:x11; op1val:0x00002000;  immval:-10
TEST_IMM_OP( addi, x11, x10, 0x1ff6, 0x00002000, -10, x5, 204, x6)
#endif


RVTEST_CODE_END
RVMODEL_HALT

RVTEST_DATA_BEGIN
.align 4
rvtest_data:
.word 0xbabecafe
RVTEST_DATA_END

RVMODEL_DATA_BEGIN
.align 4

signature_x4_0:
    .fill 0*(XLEN/32),4,0xdeadbeef


signature_x4_1:
    .fill 21*(XLEN/32),4,0xdeadbeef


signature_x5_0:
    .fill 52*(XLEN/32),4,0xdeadbeef

#ifdef rvtest_mtrap_routine

mtrap_sigptr:
    .fill 64*(XLEN/32),4,0xdeadbeef

#endif

#ifdef rvtest_gpr_save

gpr_save:
    .fill 32*(XLEN/32),4,0xdeadbeef

#endif

RVMODEL_DATA_END
