#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1690490 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x166c160 .scope module, "tb" "tb" 3 29;
 .timescale -12 -12;
L_0x16b6a40 .functor NOT 1, L_0x16b9730, C4<0>, C4<0>, C4<0>;
L_0x16b94c0 .functor XOR 5, L_0x16b9380, L_0x16b9420, C4<00000>, C4<00000>;
L_0x16b9620 .functor XOR 5, L_0x16b94c0, L_0x16b9580, C4<00000>, C4<00000>;
v0x16b5dc0_0 .net *"_ivl_10", 4 0, L_0x16b9580;  1 drivers
v0x16b5ec0_0 .net *"_ivl_12", 4 0, L_0x16b9620;  1 drivers
v0x16b5fa0_0 .net *"_ivl_2", 4 0, L_0x16b92e0;  1 drivers
v0x16b6060_0 .net *"_ivl_4", 4 0, L_0x16b9380;  1 drivers
v0x16b6140_0 .net *"_ivl_6", 4 0, L_0x16b9420;  1 drivers
v0x16b6270_0 .net *"_ivl_8", 4 0, L_0x16b94c0;  1 drivers
v0x16b6350_0 .var "clk", 0 0;
v0x16b63f0_0 .var/2u "stats1", 159 0;
v0x16b64b0_0 .var/2u "strobe", 0 0;
v0x16b6600_0 .net "sum_dut", 4 0, L_0x16b9090;  1 drivers
v0x16b66c0_0 .net "sum_ref", 4 0, L_0x16b6de0;  1 drivers
v0x16b6760_0 .net "tb_match", 0 0, L_0x16b9730;  1 drivers
v0x16b6800_0 .net "tb_mismatch", 0 0, L_0x16b6a40;  1 drivers
v0x16b68c0_0 .net "x", 3 0, v0x16b20b0_0;  1 drivers
v0x16b6980_0 .net "y", 3 0, v0x16b2170_0;  1 drivers
L_0x16b92e0 .concat [ 5 0 0 0], L_0x16b6de0;
L_0x16b9380 .concat [ 5 0 0 0], L_0x16b6de0;
L_0x16b9420 .concat [ 5 0 0 0], L_0x16b9090;
L_0x16b9580 .concat [ 5 0 0 0], L_0x16b6de0;
L_0x16b9730 .cmp/eeq 5, L_0x16b92e0, L_0x16b9620;
S_0x1675f00 .scope module, "good1" "reference_module" 3 70, 3 4 0, S_0x166c160;
 .timescale -12 -12;
    .port_info 0 /INPUT 4 "x";
    .port_info 1 /INPUT 4 "y";
    .port_info 2 /OUTPUT 5 "sum";
v0x16792d0_0 .net *"_ivl_0", 4 0, L_0x16b6ad0;  1 drivers
L_0x7f7f0d964018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1676a30_0 .net *"_ivl_3", 0 0, L_0x7f7f0d964018;  1 drivers
v0x16b18a0_0 .net *"_ivl_4", 4 0, L_0x16b6c60;  1 drivers
L_0x7f7f0d964060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x16b1960_0 .net *"_ivl_7", 0 0, L_0x7f7f0d964060;  1 drivers
v0x16b1a40_0 .net "sum", 4 0, L_0x16b6de0;  alias, 1 drivers
v0x16b1b70_0 .net "x", 3 0, v0x16b20b0_0;  alias, 1 drivers
v0x16b1c50_0 .net "y", 3 0, v0x16b2170_0;  alias, 1 drivers
L_0x16b6ad0 .concat [ 4 1 0 0], v0x16b20b0_0, L_0x7f7f0d964018;
L_0x16b6c60 .concat [ 4 1 0 0], v0x16b2170_0, L_0x7f7f0d964060;
L_0x16b6de0 .arith/sum 5, L_0x16b6ad0, L_0x16b6c60;
S_0x16b1db0 .scope module, "stim1" "stimulus_gen" 3 65, 3 14 0, S_0x166c160;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 4 "x";
    .port_info 2 /OUTPUT 4 "y";
v0x16b1fd0_0 .net "clk", 0 0, v0x16b6350_0;  1 drivers
v0x16b20b0_0 .var "x", 3 0;
v0x16b2170_0 .var "y", 3 0;
E_0x167f950/0 .event negedge, v0x16b1fd0_0;
E_0x167f950/1 .event posedge, v0x16b1fd0_0;
E_0x167f950 .event/or E_0x167f950/0, E_0x167f950/1;
S_0x16b2250 .scope module, "top_module1" "top_module" 3 75, 4 1 0, S_0x166c160;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "x";
    .port_info 1 /INPUT 4 "y";
    .port_info 2 /OUTPUT 5 "sum";
L_0x16b9220 .functor BUFZ 1, L_0x16b8c00, C4<0>, C4<0>, C4<0>;
v0x16b5410_0 .net *"_ivl_30", 0 0, L_0x16b9220;  1 drivers
v0x16b5510_0 .net "c1", 0 0, L_0x16b7440;  1 drivers
v0x16b55d0_0 .net "c2", 0 0, L_0x16b7c30;  1 drivers
v0x16b56c0_0 .net "c3", 0 0, L_0x16b8410;  1 drivers
v0x16b57b0_0 .net "c4", 0 0, L_0x16b8c00;  1 drivers
v0x16b58a0_0 .net "sum", 4 0, L_0x16b9090;  alias, 1 drivers
v0x16b5940_0 .net "x", 3 0, v0x16b20b0_0;  alias, 1 drivers
v0x16b5a30_0 .net "y", 3 0, v0x16b2170_0;  alias, 1 drivers
L_0x16b7550 .part v0x16b20b0_0, 0, 1;
L_0x16b7680 .part v0x16b2170_0, 0, 1;
L_0x16b7d40 .part v0x16b20b0_0, 1, 1;
L_0x16b7e70 .part v0x16b2170_0, 1, 1;
L_0x16b8520 .part v0x16b20b0_0, 2, 1;
L_0x16b8650 .part v0x16b2170_0, 2, 1;
L_0x16b8d60 .part v0x16b20b0_0, 3, 1;
L_0x16b8e90 .part v0x16b2170_0, 3, 1;
LS_0x16b9090_0_0 .concat8 [ 1 1 1 1], L_0x16b6f90, L_0x16b78b0, L_0x16b8040, L_0x16b8830;
LS_0x16b9090_0_4 .concat8 [ 1 0 0 0], L_0x16b9220;
L_0x16b9090 .concat8 [ 4 1 0 0], LS_0x16b9090_0_0, LS_0x16b9090_0_4;
S_0x16b2430 .scope module, "fa0" "full_adder" 4 10, 4 46 0, S_0x16b2250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x16b6e80 .functor XOR 1, L_0x16b7550, L_0x16b7680, C4<0>, C4<0>;
L_0x7f7f0d9640a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x16b6f90 .functor XOR 1, L_0x16b6e80, L_0x7f7f0d9640a8, C4<0>, C4<0>;
L_0x16b7050 .functor AND 1, L_0x16b7550, L_0x16b7680, C4<1>, C4<1>;
L_0x16b7190 .functor AND 1, L_0x16b7680, L_0x7f7f0d9640a8, C4<1>, C4<1>;
L_0x16b7280 .functor OR 1, L_0x16b7050, L_0x16b7190, C4<0>, C4<0>;
L_0x16b7390 .functor AND 1, L_0x16b7550, L_0x7f7f0d9640a8, C4<1>, C4<1>;
L_0x16b7440 .functor OR 1, L_0x16b7280, L_0x16b7390, C4<0>, C4<0>;
v0x16b26c0_0 .net *"_ivl_0", 0 0, L_0x16b6e80;  1 drivers
v0x16b27c0_0 .net *"_ivl_10", 0 0, L_0x16b7390;  1 drivers
v0x16b28a0_0 .net *"_ivl_4", 0 0, L_0x16b7050;  1 drivers
v0x16b2990_0 .net *"_ivl_6", 0 0, L_0x16b7190;  1 drivers
v0x16b2a70_0 .net *"_ivl_8", 0 0, L_0x16b7280;  1 drivers
v0x16b2ba0_0 .net "a", 0 0, L_0x16b7550;  1 drivers
v0x16b2c60_0 .net "b", 0 0, L_0x16b7680;  1 drivers
v0x16b2d20_0 .net "cin", 0 0, L_0x7f7f0d9640a8;  1 drivers
v0x16b2de0_0 .net "cout", 0 0, L_0x16b7440;  alias, 1 drivers
v0x16b2ea0_0 .net "sum", 0 0, L_0x16b6f90;  1 drivers
S_0x16b3000 .scope module, "fa1" "full_adder" 4 18, 4 46 0, S_0x16b2250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x16b7840 .functor XOR 1, L_0x16b7d40, L_0x16b7e70, C4<0>, C4<0>;
L_0x16b78b0 .functor XOR 1, L_0x16b7840, L_0x16b7440, C4<0>, C4<0>;
L_0x16b79b0 .functor AND 1, L_0x16b7d40, L_0x16b7e70, C4<1>, C4<1>;
L_0x16b7a20 .functor AND 1, L_0x16b7e70, L_0x16b7440, C4<1>, C4<1>;
L_0x16b7ac0 .functor OR 1, L_0x16b79b0, L_0x16b7a20, C4<0>, C4<0>;
L_0x16b7b80 .functor AND 1, L_0x16b7d40, L_0x16b7440, C4<1>, C4<1>;
L_0x16b7c30 .functor OR 1, L_0x16b7ac0, L_0x16b7b80, C4<0>, C4<0>;
v0x16b3260_0 .net *"_ivl_0", 0 0, L_0x16b7840;  1 drivers
v0x16b3340_0 .net *"_ivl_10", 0 0, L_0x16b7b80;  1 drivers
v0x16b3420_0 .net *"_ivl_4", 0 0, L_0x16b79b0;  1 drivers
v0x16b3510_0 .net *"_ivl_6", 0 0, L_0x16b7a20;  1 drivers
v0x16b35f0_0 .net *"_ivl_8", 0 0, L_0x16b7ac0;  1 drivers
v0x16b3720_0 .net "a", 0 0, L_0x16b7d40;  1 drivers
v0x16b37e0_0 .net "b", 0 0, L_0x16b7e70;  1 drivers
v0x16b38a0_0 .net "cin", 0 0, L_0x16b7440;  alias, 1 drivers
v0x16b3940_0 .net "cout", 0 0, L_0x16b7c30;  alias, 1 drivers
v0x16b3a70_0 .net "sum", 0 0, L_0x16b78b0;  1 drivers
S_0x16b3c00 .scope module, "fa2" "full_adder" 4 26, 4 46 0, S_0x16b2250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x16b7fd0 .functor XOR 1, L_0x16b8520, L_0x16b8650, C4<0>, C4<0>;
L_0x16b8040 .functor XOR 1, L_0x16b7fd0, L_0x16b7c30, C4<0>, C4<0>;
L_0x16b8140 .functor AND 1, L_0x16b8520, L_0x16b8650, C4<1>, C4<1>;
L_0x16b81b0 .functor AND 1, L_0x16b8650, L_0x16b7c30, C4<1>, C4<1>;
L_0x16b8250 .functor OR 1, L_0x16b8140, L_0x16b81b0, C4<0>, C4<0>;
L_0x16b8360 .functor AND 1, L_0x16b8520, L_0x16b7c30, C4<1>, C4<1>;
L_0x16b8410 .functor OR 1, L_0x16b8250, L_0x16b8360, C4<0>, C4<0>;
v0x16b3e70_0 .net *"_ivl_0", 0 0, L_0x16b7fd0;  1 drivers
v0x16b3f50_0 .net *"_ivl_10", 0 0, L_0x16b8360;  1 drivers
v0x16b4030_0 .net *"_ivl_4", 0 0, L_0x16b8140;  1 drivers
v0x16b4120_0 .net *"_ivl_6", 0 0, L_0x16b81b0;  1 drivers
v0x16b4200_0 .net *"_ivl_8", 0 0, L_0x16b8250;  1 drivers
v0x16b4330_0 .net "a", 0 0, L_0x16b8520;  1 drivers
v0x16b43f0_0 .net "b", 0 0, L_0x16b8650;  1 drivers
v0x16b44b0_0 .net "cin", 0 0, L_0x16b7c30;  alias, 1 drivers
v0x16b4550_0 .net "cout", 0 0, L_0x16b8410;  alias, 1 drivers
v0x16b4680_0 .net "sum", 0 0, L_0x16b8040;  1 drivers
S_0x16b4810 .scope module, "fa3" "full_adder" 4 34, 4 46 0, S_0x16b2250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x16b87c0 .functor XOR 1, L_0x16b8d60, L_0x16b8e90, C4<0>, C4<0>;
L_0x16b8830 .functor XOR 1, L_0x16b87c0, L_0x16b8410, C4<0>, C4<0>;
L_0x16b8930 .functor AND 1, L_0x16b8d60, L_0x16b8e90, C4<1>, C4<1>;
L_0x16b89a0 .functor AND 1, L_0x16b8e90, L_0x16b8410, C4<1>, C4<1>;
L_0x16b8a40 .functor OR 1, L_0x16b8930, L_0x16b89a0, C4<0>, C4<0>;
L_0x16b8b50 .functor AND 1, L_0x16b8d60, L_0x16b8410, C4<1>, C4<1>;
L_0x16b8c00 .functor OR 1, L_0x16b8a40, L_0x16b8b50, C4<0>, C4<0>;
v0x16b4a50_0 .net *"_ivl_0", 0 0, L_0x16b87c0;  1 drivers
v0x16b4b50_0 .net *"_ivl_10", 0 0, L_0x16b8b50;  1 drivers
v0x16b4c30_0 .net *"_ivl_4", 0 0, L_0x16b8930;  1 drivers
v0x16b4d20_0 .net *"_ivl_6", 0 0, L_0x16b89a0;  1 drivers
v0x16b4e00_0 .net *"_ivl_8", 0 0, L_0x16b8a40;  1 drivers
v0x16b4f30_0 .net "a", 0 0, L_0x16b8d60;  1 drivers
v0x16b4ff0_0 .net "b", 0 0, L_0x16b8e90;  1 drivers
v0x16b50b0_0 .net "cin", 0 0, L_0x16b8410;  alias, 1 drivers
v0x16b5150_0 .net "cout", 0 0, L_0x16b8c00;  alias, 1 drivers
v0x16b5280_0 .net "sum", 0 0, L_0x16b8830;  1 drivers
S_0x16b5bc0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 82, 3 82 0, S_0x166c160;
 .timescale -12 -12;
E_0x167fe00 .event anyedge, v0x16b64b0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x16b64b0_0;
    %nor/r;
    %assign/vec4 v0x16b64b0_0, 0;
    %wait E_0x167fe00;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x16b1db0;
T_1 ;
    %pushi/vec4 100, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x167f950;
    %vpi_func 3 21 "$random" 32 {0 0 0};
    %pad/s 8;
    %split/vec4 4;
    %assign/vec4 v0x16b2170_0, 0;
    %assign/vec4 v0x16b20b0_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 24 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x166c160;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x16b6350_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x16b64b0_0, 0, 1;
    %end;
    .thread T_2, $init;
    .scope S_0x166c160;
T_3 ;
T_3.0 ;
    %delay 5, 0;
    %load/vec4 v0x16b6350_0;
    %inv;
    %store/vec4 v0x16b6350_0, 0, 1;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .thread T_3;
    .scope S_0x166c160;
T_4 ;
    %vpi_call/w 3 57 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 58 "$dumpvars", 32'sb00000000000000000000000000000001, v0x16b1fd0_0, v0x16b6800_0, v0x16b68c0_0, v0x16b6980_0, v0x16b66c0_0, v0x16b6600_0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x166c160;
T_5 ;
    %load/vec4 v0x16b63f0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x16b63f0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x16b63f0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 91 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "sum", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_5.1;
T_5.0 ;
    %vpi_call/w 3 92 "$display", "Hint: Output '%s' has no mismatches.", "sum" {0 0 0};
T_5.1 ;
    %load/vec4 v0x16b63f0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x16b63f0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 94 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 95 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x16b63f0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x16b63f0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 96 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_5, $final;
    .scope S_0x166c160;
T_6 ;
    %wait E_0x167f950;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x16b63f0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x16b63f0_0, 4, 32;
    %load/vec4 v0x16b6760_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x16b63f0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %vpi_func 3 107 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x16b63f0_0, 4, 32;
T_6.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x16b63f0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x16b63f0_0, 4, 32;
T_6.0 ;
    %load/vec4 v0x16b66c0_0;
    %load/vec4 v0x16b66c0_0;
    %load/vec4 v0x16b6600_0;
    %xor;
    %load/vec4 v0x16b66c0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_6.4, 6;
    %load/vec4 v0x16b63f0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.6, 4;
    %vpi_func 3 111 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x16b63f0_0, 4, 32;
T_6.6 ;
    %load/vec4 v0x16b63f0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x16b63f0_0, 4, 32;
T_6.4 ;
    %jmp T_6;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/m2014_q4j/m2014_q4j_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can30_depth0/human/m2014_q4j/iter0/response9/top_module.sv";
