/*****************************************************************************
 *
 * Copyright (C) 2008-2022 Advanced Micro Devices, Inc. All rights reserved.
 *
 *******************************************************************************
 */

#ifndef _CBS_TIMEPOINT_H_
#define _CBS_TIMEPOINT_H_

typedef enum {
    // P E I    P H A S E
    CBS_INITRESET_BEFORE = 1,
    CBS_INITRESET_AFTER,
    CBS_INITEARLY_BEFORE,
    CBS_INITEARLY_AFTER,
    CBS_INITPOST_BEFORE,
    CBS_INITPOST_AFTER,
    CBS_S3LATERESTORE_BEFORE,
    CBS_S3LATERESTORE_AFTER,
    GNB_CALLOUT_PCIE_PLATFORM_CONFIG,
    GNB_CALLOUT_PCIE_PHY_CONFIG,
    GNB_CALLOUT_PCIE_EARLY_PORT_CONFIG,
    GNB_CALLOUT_GNB_PACKAGE_POWER_CONFIG,
    CBS_FCH_PEI_CALLOUT,
    GNB_CALLOUT_GNB_BEFORE_EARLY_INIT,
    GNB_CALLOUT_SMUBIOSTABLE_OVERRIDE,
    CBS_AGESA_GET_IDS_INIT_DATA,
    GNB_CALLOUT_BUILDOPTIONS_OVERRIDE,    
    GNB_CALLOUT_SMUFEATURES_MASK_OVERRIDE,

    // D X E    P H A S E
    CBS_INITENV_BEFORE,
    CBS_INITENV_AFTER,
    CBS_INITMID_BEFORE,
    CBS_INITMID_AFTER,
    CBS_INITLATE_BEFORE,
    CBS_INITLATE_AFTER,
    GNB_CALLOUT_PPFUSE_OVERRIDE,
    GNB_CALLOUT_INTEGRATED_TABLE,
    GNB_CALLOUT_NB_POWER_GATE,
    GNB_CALLOUT_PCIE_POWER_GATE,
    GNB_CALLOUT_GMM_REGISTER_OVERRIDE,
    GNB_CALLOUT_GNB_PCIE_AER_CONFIG,
    CBS_FCH_DXE_CALLOUT,
    CBS_SMU_PORT80_LOGGING_BUFFER,
    GNB_CALLOUT_BEFORE_TXPRESET_LOADING
} CBS_TIMEPOINT;

#endif // _CBS_TIMEPOINT_H_

