

================================================================
== Vitis HLS Report for 'norm1'
================================================================
* Date:           Sun Jan 26 19:56:00 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        Alex_Net
* Solution:       NN (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.232 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   140313|   140313|  1.403 ms|  1.403 ms|  140313|  140313|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------------------+---------------------------------------------------+---------+---------+----------+----------+-------+-------+------------------------------------------------+
        |                                                              |                                                   |  Latency (cycles) |  Latency (absolute) |    Interval   |                    Pipeline                    |
        |                           Instance                           |                       Module                      |   min   |   max   |    min   |    max   |  min  |  max  |                      Type                      |
        +--------------------------------------------------------------+---------------------------------------------------+---------+---------+----------+----------+-------+-------+------------------------------------------------+
        |grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416  |norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2  |    69989|    69989|  0.700 ms|  0.700 ms|  69985|  69985|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_norm1_Pipeline_L2_L3_fu_614                               |norm1_Pipeline_L2_L3                               |      794|      794|  7.940 us|  7.940 us|    730|    730|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_norm1_Pipeline_L5_L6_fu_637                               |norm1_Pipeline_L5_L6                               |      795|      795|  7.950 us|  7.950 us|    730|    730|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_norm1_Pipeline_L8_L9_L10_fu_661                           |norm1_Pipeline_L8_L9_L10                           |    67138|    67138|  0.671 ms|  0.671 ms|  67069|  67069|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_norm1_Pipeline_L12_L13_fu_777                             |norm1_Pipeline_L12_L13                             |      795|      795|  7.950 us|  7.950 us|    730|    730|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_norm1_Pipeline_L15_L16_fu_801                             |norm1_Pipeline_L15_L16                             |      791|      791|  7.910 us|  7.910 us|    730|    730|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +--------------------------------------------------------------+---------------------------------------------------+---------+---------+----------+----------+-------+-------+------------------------------------------------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.23>
ST_1 : Operation 13 [1/1] (1.23ns)   --->   "%inp_image = alloca i64 1" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43]   --->   Operation 13 'alloca' 'inp_image' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 14 [1/1] (1.23ns)   --->   "%inp_image_1 = alloca i64 1" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43]   --->   Operation 14 'alloca' 'inp_image_1' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 15 [1/1] (1.23ns)   --->   "%inp_image_2 = alloca i64 1" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43]   --->   Operation 15 'alloca' 'inp_image_2' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 16 [1/1] (1.23ns)   --->   "%inp_image_3 = alloca i64 1" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43]   --->   Operation 16 'alloca' 'inp_image_3' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 17 [1/1] (1.23ns)   --->   "%inp_image_4 = alloca i64 1" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43]   --->   Operation 17 'alloca' 'inp_image_4' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 18 [1/1] (1.23ns)   --->   "%inp_image_5 = alloca i64 1" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43]   --->   Operation 18 'alloca' 'inp_image_5' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 19 [1/1] (1.23ns)   --->   "%inp_image_6 = alloca i64 1" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43]   --->   Operation 19 'alloca' 'inp_image_6' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 20 [1/1] (1.23ns)   --->   "%inp_image_7 = alloca i64 1" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43]   --->   Operation 20 'alloca' 'inp_image_7' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 21 [1/1] (1.23ns)   --->   "%inp_image_8 = alloca i64 1" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43]   --->   Operation 21 'alloca' 'inp_image_8' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 22 [1/1] (1.23ns)   --->   "%inp_image_9 = alloca i64 1" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43]   --->   Operation 22 'alloca' 'inp_image_9' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 23 [1/1] (1.23ns)   --->   "%inp_image_10 = alloca i64 1" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43]   --->   Operation 23 'alloca' 'inp_image_10' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 24 [1/1] (1.23ns)   --->   "%inp_image_11 = alloca i64 1" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43]   --->   Operation 24 'alloca' 'inp_image_11' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 25 [1/1] (1.23ns)   --->   "%inp_image_12 = alloca i64 1" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43]   --->   Operation 25 'alloca' 'inp_image_12' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 26 [1/1] (1.23ns)   --->   "%inp_image_13 = alloca i64 1" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43]   --->   Operation 26 'alloca' 'inp_image_13' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 27 [1/1] (1.23ns)   --->   "%inp_image_14 = alloca i64 1" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43]   --->   Operation 27 'alloca' 'inp_image_14' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 28 [1/1] (1.23ns)   --->   "%inp_image_15 = alloca i64 1" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43]   --->   Operation 28 'alloca' 'inp_image_15' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 29 [1/1] (1.23ns)   --->   "%inp_image_16 = alloca i64 1" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43]   --->   Operation 29 'alloca' 'inp_image_16' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 30 [1/1] (1.23ns)   --->   "%inp_image_17 = alloca i64 1" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43]   --->   Operation 30 'alloca' 'inp_image_17' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 31 [1/1] (1.23ns)   --->   "%inp_image_18 = alloca i64 1" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43]   --->   Operation 31 'alloca' 'inp_image_18' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 32 [1/1] (1.23ns)   --->   "%inp_image_19 = alloca i64 1" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43]   --->   Operation 32 'alloca' 'inp_image_19' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 33 [1/1] (1.23ns)   --->   "%inp_image_20 = alloca i64 1" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43]   --->   Operation 33 'alloca' 'inp_image_20' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 34 [1/1] (1.23ns)   --->   "%inp_image_21 = alloca i64 1" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43]   --->   Operation 34 'alloca' 'inp_image_21' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 35 [1/1] (1.23ns)   --->   "%inp_image_22 = alloca i64 1" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43]   --->   Operation 35 'alloca' 'inp_image_22' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 36 [1/1] (1.23ns)   --->   "%inp_image_23 = alloca i64 1" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43]   --->   Operation 36 'alloca' 'inp_image_23' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 37 [1/1] (1.23ns)   --->   "%inp_image_24 = alloca i64 1" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43]   --->   Operation 37 'alloca' 'inp_image_24' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 38 [1/1] (1.23ns)   --->   "%inp_image_25 = alloca i64 1" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43]   --->   Operation 38 'alloca' 'inp_image_25' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 39 [1/1] (1.23ns)   --->   "%inp_image_26 = alloca i64 1" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43]   --->   Operation 39 'alloca' 'inp_image_26' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 40 [1/1] (1.23ns)   --->   "%inp_image_27 = alloca i64 1" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43]   --->   Operation 40 'alloca' 'inp_image_27' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 41 [1/1] (1.23ns)   --->   "%inp_image_28 = alloca i64 1" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43]   --->   Operation 41 'alloca' 'inp_image_28' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 42 [1/1] (1.23ns)   --->   "%inp_image_29 = alloca i64 1" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43]   --->   Operation 42 'alloca' 'inp_image_29' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 43 [1/1] (1.23ns)   --->   "%inp_image_30 = alloca i64 1" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43]   --->   Operation 43 'alloca' 'inp_image_30' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 44 [1/1] (1.23ns)   --->   "%inp_image_31 = alloca i64 1" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43]   --->   Operation 44 'alloca' 'inp_image_31' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 45 [1/1] (1.23ns)   --->   "%inp_image_32 = alloca i64 1" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43]   --->   Operation 45 'alloca' 'inp_image_32' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 46 [1/1] (1.23ns)   --->   "%inp_image_33 = alloca i64 1" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43]   --->   Operation 46 'alloca' 'inp_image_33' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 47 [1/1] (1.23ns)   --->   "%inp_image_34 = alloca i64 1" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43]   --->   Operation 47 'alloca' 'inp_image_34' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 48 [1/1] (1.23ns)   --->   "%inp_image_35 = alloca i64 1" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43]   --->   Operation 48 'alloca' 'inp_image_35' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 49 [1/1] (1.23ns)   --->   "%inp_image_36 = alloca i64 1" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43]   --->   Operation 49 'alloca' 'inp_image_36' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 50 [1/1] (1.23ns)   --->   "%inp_image_37 = alloca i64 1" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43]   --->   Operation 50 'alloca' 'inp_image_37' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 51 [1/1] (1.23ns)   --->   "%inp_image_38 = alloca i64 1" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43]   --->   Operation 51 'alloca' 'inp_image_38' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 52 [1/1] (1.23ns)   --->   "%inp_image_39 = alloca i64 1" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43]   --->   Operation 52 'alloca' 'inp_image_39' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 53 [1/1] (1.23ns)   --->   "%inp_image_40 = alloca i64 1" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43]   --->   Operation 53 'alloca' 'inp_image_40' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 54 [1/1] (1.23ns)   --->   "%inp_image_41 = alloca i64 1" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43]   --->   Operation 54 'alloca' 'inp_image_41' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 55 [1/1] (1.23ns)   --->   "%inp_image_42 = alloca i64 1" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43]   --->   Operation 55 'alloca' 'inp_image_42' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 56 [1/1] (1.23ns)   --->   "%inp_image_43 = alloca i64 1" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43]   --->   Operation 56 'alloca' 'inp_image_43' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 57 [1/1] (1.23ns)   --->   "%inp_image_44 = alloca i64 1" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43]   --->   Operation 57 'alloca' 'inp_image_44' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 58 [1/1] (1.23ns)   --->   "%inp_image_45 = alloca i64 1" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43]   --->   Operation 58 'alloca' 'inp_image_45' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 59 [1/1] (1.23ns)   --->   "%inp_image_46 = alloca i64 1" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43]   --->   Operation 59 'alloca' 'inp_image_46' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 60 [1/1] (1.23ns)   --->   "%inp_image_47 = alloca i64 1" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43]   --->   Operation 60 'alloca' 'inp_image_47' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 61 [1/1] (1.23ns)   --->   "%inp_image_48 = alloca i64 1" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43]   --->   Operation 61 'alloca' 'inp_image_48' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 62 [1/1] (1.23ns)   --->   "%inp_image_49 = alloca i64 1" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43]   --->   Operation 62 'alloca' 'inp_image_49' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 63 [1/1] (1.23ns)   --->   "%inp_image_50 = alloca i64 1" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43]   --->   Operation 63 'alloca' 'inp_image_50' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 64 [1/1] (1.23ns)   --->   "%inp_image_51 = alloca i64 1" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43]   --->   Operation 64 'alloca' 'inp_image_51' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 65 [1/1] (1.23ns)   --->   "%inp_image_52 = alloca i64 1" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43]   --->   Operation 65 'alloca' 'inp_image_52' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 66 [1/1] (1.23ns)   --->   "%inp_image_53 = alloca i64 1" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43]   --->   Operation 66 'alloca' 'inp_image_53' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 67 [1/1] (1.23ns)   --->   "%inp_image_54 = alloca i64 1" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43]   --->   Operation 67 'alloca' 'inp_image_54' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 68 [1/1] (1.23ns)   --->   "%inp_image_55 = alloca i64 1" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43]   --->   Operation 68 'alloca' 'inp_image_55' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 69 [1/1] (1.23ns)   --->   "%inp_image_56 = alloca i64 1" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43]   --->   Operation 69 'alloca' 'inp_image_56' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 70 [1/1] (1.23ns)   --->   "%inp_image_57 = alloca i64 1" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43]   --->   Operation 70 'alloca' 'inp_image_57' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 71 [1/1] (1.23ns)   --->   "%inp_image_58 = alloca i64 1" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43]   --->   Operation 71 'alloca' 'inp_image_58' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 72 [1/1] (1.23ns)   --->   "%inp_image_59 = alloca i64 1" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43]   --->   Operation 72 'alloca' 'inp_image_59' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 73 [1/1] (1.23ns)   --->   "%inp_image_60 = alloca i64 1" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43]   --->   Operation 73 'alloca' 'inp_image_60' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 74 [1/1] (1.23ns)   --->   "%inp_image_61 = alloca i64 1" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43]   --->   Operation 74 'alloca' 'inp_image_61' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 75 [1/1] (1.23ns)   --->   "%inp_image_62 = alloca i64 1" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43]   --->   Operation 75 'alloca' 'inp_image_62' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 76 [1/1] (1.23ns)   --->   "%inp_image_63 = alloca i64 1" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43]   --->   Operation 76 'alloca' 'inp_image_63' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 77 [1/1] (1.23ns)   --->   "%inp_image_64 = alloca i64 1" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43]   --->   Operation 77 'alloca' 'inp_image_64' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 78 [1/1] (1.23ns)   --->   "%inp_image_65 = alloca i64 1" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43]   --->   Operation 78 'alloca' 'inp_image_65' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 79 [1/1] (1.23ns)   --->   "%inp_image_66 = alloca i64 1" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43]   --->   Operation 79 'alloca' 'inp_image_66' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 80 [1/1] (1.23ns)   --->   "%inp_image_67 = alloca i64 1" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43]   --->   Operation 80 'alloca' 'inp_image_67' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 81 [1/1] (1.23ns)   --->   "%inp_image_68 = alloca i64 1" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43]   --->   Operation 81 'alloca' 'inp_image_68' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 82 [1/1] (1.23ns)   --->   "%inp_image_69 = alloca i64 1" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43]   --->   Operation 82 'alloca' 'inp_image_69' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 83 [1/1] (1.23ns)   --->   "%inp_image_70 = alloca i64 1" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43]   --->   Operation 83 'alloca' 'inp_image_70' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 84 [1/1] (1.23ns)   --->   "%inp_image_71 = alloca i64 1" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43]   --->   Operation 84 'alloca' 'inp_image_71' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 85 [1/1] (1.23ns)   --->   "%inp_image_72 = alloca i64 1" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43]   --->   Operation 85 'alloca' 'inp_image_72' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 86 [1/1] (1.23ns)   --->   "%inp_image_73 = alloca i64 1" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43]   --->   Operation 86 'alloca' 'inp_image_73' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 87 [1/1] (1.23ns)   --->   "%inp_image_74 = alloca i64 1" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43]   --->   Operation 87 'alloca' 'inp_image_74' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 88 [1/1] (1.23ns)   --->   "%inp_image_75 = alloca i64 1" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43]   --->   Operation 88 'alloca' 'inp_image_75' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 89 [1/1] (1.23ns)   --->   "%inp_image_76 = alloca i64 1" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43]   --->   Operation 89 'alloca' 'inp_image_76' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 90 [1/1] (1.23ns)   --->   "%inp_image_77 = alloca i64 1" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43]   --->   Operation 90 'alloca' 'inp_image_77' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 91 [1/1] (1.23ns)   --->   "%inp_image_78 = alloca i64 1" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43]   --->   Operation 91 'alloca' 'inp_image_78' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 92 [1/1] (1.23ns)   --->   "%inp_image_79 = alloca i64 1" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43]   --->   Operation 92 'alloca' 'inp_image_79' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 93 [1/1] (1.23ns)   --->   "%inp_image_80 = alloca i64 1" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43]   --->   Operation 93 'alloca' 'inp_image_80' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 94 [1/1] (1.23ns)   --->   "%inp_image_81 = alloca i64 1" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43]   --->   Operation 94 'alloca' 'inp_image_81' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 95 [1/1] (1.23ns)   --->   "%inp_image_82 = alloca i64 1" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43]   --->   Operation 95 'alloca' 'inp_image_82' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 96 [1/1] (1.23ns)   --->   "%inp_image_83 = alloca i64 1" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43]   --->   Operation 96 'alloca' 'inp_image_83' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 97 [1/1] (1.23ns)   --->   "%inp_image_84 = alloca i64 1" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43]   --->   Operation 97 'alloca' 'inp_image_84' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 98 [1/1] (1.23ns)   --->   "%inp_image_85 = alloca i64 1" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43]   --->   Operation 98 'alloca' 'inp_image_85' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 99 [1/1] (1.23ns)   --->   "%inp_image_86 = alloca i64 1" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43]   --->   Operation 99 'alloca' 'inp_image_86' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 100 [1/1] (1.23ns)   --->   "%inp_image_87 = alloca i64 1" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43]   --->   Operation 100 'alloca' 'inp_image_87' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 101 [1/1] (1.23ns)   --->   "%inp_image_88 = alloca i64 1" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43]   --->   Operation 101 'alloca' 'inp_image_88' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 102 [1/1] (1.23ns)   --->   "%inp_image_89 = alloca i64 1" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43]   --->   Operation 102 'alloca' 'inp_image_89' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 103 [1/1] (1.23ns)   --->   "%inp_image_90 = alloca i64 1" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43]   --->   Operation 103 'alloca' 'inp_image_90' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 104 [1/1] (1.23ns)   --->   "%inp_image_91 = alloca i64 1" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43]   --->   Operation 104 'alloca' 'inp_image_91' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 105 [1/1] (1.23ns)   --->   "%inp_image_92 = alloca i64 1" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43]   --->   Operation 105 'alloca' 'inp_image_92' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 106 [1/1] (1.23ns)   --->   "%inp_image_93 = alloca i64 1" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43]   --->   Operation 106 'alloca' 'inp_image_93' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 107 [1/1] (1.23ns)   --->   "%inp_image_94 = alloca i64 1" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43]   --->   Operation 107 'alloca' 'inp_image_94' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 108 [1/1] (1.23ns)   --->   "%inp_image_95 = alloca i64 1" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43]   --->   Operation 108 'alloca' 'inp_image_95' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 109 [2/2] (0.00ns)   --->   "%call_ln0 = call void @norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2, i32 %inp_image, i32 %inp_image_1, i32 %inp_image_2, i32 %inp_image_3, i32 %inp_image_4, i32 %inp_image_5, i32 %inp_image_6, i32 %inp_image_7, i32 %inp_image_8, i32 %inp_image_9, i32 %inp_image_10, i32 %inp_image_11, i32 %inp_image_12, i32 %inp_image_13, i32 %inp_image_14, i32 %inp_image_15, i32 %inp_image_16, i32 %inp_image_17, i32 %inp_image_18, i32 %inp_image_19, i32 %inp_image_20, i32 %inp_image_21, i32 %inp_image_22, i32 %inp_image_23, i32 %inp_image_24, i32 %inp_image_25, i32 %inp_image_26, i32 %inp_image_27, i32 %inp_image_28, i32 %inp_image_29, i32 %inp_image_30, i32 %inp_image_31, i32 %inp_image_32, i32 %inp_image_33, i32 %inp_image_34, i32 %inp_image_35, i32 %inp_image_36, i32 %inp_image_37, i32 %inp_image_38, i32 %inp_image_39, i32 %inp_image_40, i32 %inp_image_41, i32 %inp_image_42, i32 %inp_image_43, i32 %inp_image_44, i32 %inp_image_45, i32 %inp_image_46, i32 %inp_image_47, i32 %inp_image_48, i32 %inp_image_49, i32 %inp_image_50, i32 %inp_image_51, i32 %inp_image_52, i32 %inp_image_53, i32 %inp_image_54, i32 %inp_image_55, i32 %inp_image_56, i32 %inp_image_57, i32 %inp_image_58, i32 %inp_image_59, i32 %inp_image_60, i32 %inp_image_61, i32 %inp_image_62, i32 %inp_image_63, i32 %inp_image_64, i32 %inp_image_65, i32 %inp_image_66, i32 %inp_image_67, i32 %inp_image_68, i32 %inp_image_69, i32 %inp_image_70, i32 %inp_image_71, i32 %inp_image_72, i32 %inp_image_73, i32 %inp_image_74, i32 %inp_image_75, i32 %inp_image_76, i32 %inp_image_77, i32 %inp_image_78, i32 %inp_image_79, i32 %inp_image_80, i32 %inp_image_81, i32 %inp_image_82, i32 %inp_image_83, i32 %inp_image_84, i32 %inp_image_85, i32 %inp_image_86, i32 %inp_image_87, i32 %inp_image_88, i32 %inp_image_89, i32 %inp_image_90, i32 %inp_image_91, i32 %inp_image_92, i32 %inp_image_93, i32 %inp_image_94, i32 %inp_image_95, i32 %inp_img"   --->   Operation 109 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 110 [1/2] (0.00ns)   --->   "%call_ln0 = call void @norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2, i32 %inp_image, i32 %inp_image_1, i32 %inp_image_2, i32 %inp_image_3, i32 %inp_image_4, i32 %inp_image_5, i32 %inp_image_6, i32 %inp_image_7, i32 %inp_image_8, i32 %inp_image_9, i32 %inp_image_10, i32 %inp_image_11, i32 %inp_image_12, i32 %inp_image_13, i32 %inp_image_14, i32 %inp_image_15, i32 %inp_image_16, i32 %inp_image_17, i32 %inp_image_18, i32 %inp_image_19, i32 %inp_image_20, i32 %inp_image_21, i32 %inp_image_22, i32 %inp_image_23, i32 %inp_image_24, i32 %inp_image_25, i32 %inp_image_26, i32 %inp_image_27, i32 %inp_image_28, i32 %inp_image_29, i32 %inp_image_30, i32 %inp_image_31, i32 %inp_image_32, i32 %inp_image_33, i32 %inp_image_34, i32 %inp_image_35, i32 %inp_image_36, i32 %inp_image_37, i32 %inp_image_38, i32 %inp_image_39, i32 %inp_image_40, i32 %inp_image_41, i32 %inp_image_42, i32 %inp_image_43, i32 %inp_image_44, i32 %inp_image_45, i32 %inp_image_46, i32 %inp_image_47, i32 %inp_image_48, i32 %inp_image_49, i32 %inp_image_50, i32 %inp_image_51, i32 %inp_image_52, i32 %inp_image_53, i32 %inp_image_54, i32 %inp_image_55, i32 %inp_image_56, i32 %inp_image_57, i32 %inp_image_58, i32 %inp_image_59, i32 %inp_image_60, i32 %inp_image_61, i32 %inp_image_62, i32 %inp_image_63, i32 %inp_image_64, i32 %inp_image_65, i32 %inp_image_66, i32 %inp_image_67, i32 %inp_image_68, i32 %inp_image_69, i32 %inp_image_70, i32 %inp_image_71, i32 %inp_image_72, i32 %inp_image_73, i32 %inp_image_74, i32 %inp_image_75, i32 %inp_image_76, i32 %inp_image_77, i32 %inp_image_78, i32 %inp_image_79, i32 %inp_image_80, i32 %inp_image_81, i32 %inp_image_82, i32 %inp_image_83, i32 %inp_image_84, i32 %inp_image_85, i32 %inp_image_86, i32 %inp_image_87, i32 %inp_image_88, i32 %inp_image_89, i32 %inp_image_90, i32 %inp_image_91, i32 %inp_image_92, i32 %inp_image_93, i32 %inp_image_94, i32 %inp_image_95, i32 %inp_img"   --->   Operation 110 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 111 [2/2] (0.00ns)   --->   "%call_ln0 = call void @norm1_Pipeline_L2_L3, i32 %inp_image, i32 %inp_image_1, i32 %inp_image_2, i32 %out_img, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array"   --->   Operation 111 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 112 [1/2] (0.00ns)   --->   "%call_ln0 = call void @norm1_Pipeline_L2_L3, i32 %inp_image, i32 %inp_image_1, i32 %inp_image_2, i32 %out_img, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array"   --->   Operation 112 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 113 [2/2] (0.00ns)   --->   "%call_ln0 = call void @norm1_Pipeline_L5_L6, i32 %inp_image, i32 %inp_image_1, i32 %inp_image_2, i32 %inp_image_3, i32 %out_img, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array"   --->   Operation 113 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 114 [1/2] (0.00ns)   --->   "%call_ln0 = call void @norm1_Pipeline_L5_L6, i32 %inp_image, i32 %inp_image_1, i32 %inp_image_2, i32 %inp_image_3, i32 %out_img, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array"   --->   Operation 114 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 115 [2/2] (0.00ns)   --->   "%call_ln0 = call void @norm1_Pipeline_L8_L9_L10, i32 %inp_image, i32 %inp_image_1, i32 %inp_image_2, i32 %inp_image_3, i32 %inp_image_4, i32 %inp_image_5, i32 %inp_image_6, i32 %inp_image_7, i32 %inp_image_8, i32 %inp_image_9, i32 %inp_image_10, i32 %inp_image_11, i32 %inp_image_12, i32 %inp_image_13, i32 %inp_image_14, i32 %inp_image_15, i32 %inp_image_16, i32 %inp_image_17, i32 %inp_image_18, i32 %inp_image_19, i32 %inp_image_20, i32 %inp_image_21, i32 %inp_image_22, i32 %inp_image_23, i32 %inp_image_24, i32 %inp_image_25, i32 %inp_image_26, i32 %inp_image_27, i32 %inp_image_28, i32 %inp_image_29, i32 %inp_image_30, i32 %inp_image_31, i32 %inp_image_32, i32 %inp_image_33, i32 %inp_image_34, i32 %inp_image_35, i32 %inp_image_36, i32 %inp_image_37, i32 %inp_image_38, i32 %inp_image_39, i32 %inp_image_40, i32 %inp_image_41, i32 %inp_image_42, i32 %inp_image_43, i32 %inp_image_44, i32 %inp_image_45, i32 %inp_image_46, i32 %inp_image_47, i32 %inp_image_48, i32 %inp_image_49, i32 %inp_image_50, i32 %inp_image_51, i32 %inp_image_52, i32 %inp_image_53, i32 %inp_image_54, i32 %inp_image_55, i32 %inp_image_56, i32 %inp_image_57, i32 %inp_image_58, i32 %inp_image_59, i32 %inp_image_60, i32 %inp_image_61, i32 %inp_image_62, i32 %inp_image_63, i32 %inp_image_64, i32 %inp_image_65, i32 %inp_image_66, i32 %inp_image_67, i32 %inp_image_68, i32 %inp_image_69, i32 %inp_image_70, i32 %inp_image_71, i32 %inp_image_72, i32 %inp_image_73, i32 %inp_image_74, i32 %inp_image_75, i32 %inp_image_76, i32 %inp_image_77, i32 %inp_image_78, i32 %inp_image_79, i32 %inp_image_80, i32 %inp_image_81, i32 %inp_image_82, i32 %inp_image_83, i32 %inp_image_84, i32 %inp_image_85, i32 %inp_image_86, i32 %inp_image_87, i32 %inp_image_88, i32 %inp_image_89, i32 %inp_image_90, i32 %inp_image_91, i32 %inp_image_92, i32 %inp_image_93, i32 %inp_image_94, i32 %inp_image_95, i32 %out_img, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array"   --->   Operation 115 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 116 [1/2] (0.00ns)   --->   "%call_ln0 = call void @norm1_Pipeline_L8_L9_L10, i32 %inp_image, i32 %inp_image_1, i32 %inp_image_2, i32 %inp_image_3, i32 %inp_image_4, i32 %inp_image_5, i32 %inp_image_6, i32 %inp_image_7, i32 %inp_image_8, i32 %inp_image_9, i32 %inp_image_10, i32 %inp_image_11, i32 %inp_image_12, i32 %inp_image_13, i32 %inp_image_14, i32 %inp_image_15, i32 %inp_image_16, i32 %inp_image_17, i32 %inp_image_18, i32 %inp_image_19, i32 %inp_image_20, i32 %inp_image_21, i32 %inp_image_22, i32 %inp_image_23, i32 %inp_image_24, i32 %inp_image_25, i32 %inp_image_26, i32 %inp_image_27, i32 %inp_image_28, i32 %inp_image_29, i32 %inp_image_30, i32 %inp_image_31, i32 %inp_image_32, i32 %inp_image_33, i32 %inp_image_34, i32 %inp_image_35, i32 %inp_image_36, i32 %inp_image_37, i32 %inp_image_38, i32 %inp_image_39, i32 %inp_image_40, i32 %inp_image_41, i32 %inp_image_42, i32 %inp_image_43, i32 %inp_image_44, i32 %inp_image_45, i32 %inp_image_46, i32 %inp_image_47, i32 %inp_image_48, i32 %inp_image_49, i32 %inp_image_50, i32 %inp_image_51, i32 %inp_image_52, i32 %inp_image_53, i32 %inp_image_54, i32 %inp_image_55, i32 %inp_image_56, i32 %inp_image_57, i32 %inp_image_58, i32 %inp_image_59, i32 %inp_image_60, i32 %inp_image_61, i32 %inp_image_62, i32 %inp_image_63, i32 %inp_image_64, i32 %inp_image_65, i32 %inp_image_66, i32 %inp_image_67, i32 %inp_image_68, i32 %inp_image_69, i32 %inp_image_70, i32 %inp_image_71, i32 %inp_image_72, i32 %inp_image_73, i32 %inp_image_74, i32 %inp_image_75, i32 %inp_image_76, i32 %inp_image_77, i32 %inp_image_78, i32 %inp_image_79, i32 %inp_image_80, i32 %inp_image_81, i32 %inp_image_82, i32 %inp_image_83, i32 %inp_image_84, i32 %inp_image_85, i32 %inp_image_86, i32 %inp_image_87, i32 %inp_image_88, i32 %inp_image_89, i32 %inp_image_90, i32 %inp_image_91, i32 %inp_image_92, i32 %inp_image_93, i32 %inp_image_94, i32 %inp_image_95, i32 %out_img, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array"   --->   Operation 116 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 117 [2/2] (0.00ns)   --->   "%call_ln0 = call void @norm1_Pipeline_L12_L13, i32 %inp_image_92, i32 %inp_image_93, i32 %inp_image_94, i32 %inp_image_95, i32 %out_img, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array"   --->   Operation 117 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 118 [1/2] (0.00ns)   --->   "%call_ln0 = call void @norm1_Pipeline_L12_L13, i32 %inp_image_92, i32 %inp_image_93, i32 %inp_image_94, i32 %inp_image_95, i32 %out_img, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array"   --->   Operation 118 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 119 [2/2] (0.00ns)   --->   "%call_ln0 = call void @norm1_Pipeline_L15_L16, i32 %inp_image_93, i32 %inp_image_94, i32 %inp_image_95, i32 %out_img, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array"   --->   Operation 119 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 120 [1/2] (0.00ns)   --->   "%call_ln0 = call void @norm1_Pipeline_L15_L16, i32 %inp_image_93, i32 %inp_image_94, i32 %inp_image_95, i32 %out_img, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array"   --->   Operation 120 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_12 : Operation 121 [1/1] (0.00ns)   --->   "%ret_ln135 = ret" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:135]   --->   Operation 121 'ret' 'ret_ln135' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ inp_img]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ out_img]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_log0_lut_table_array]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
inp_image    (alloca) [ 0011111110000]
inp_image_1  (alloca) [ 0011111110000]
inp_image_2  (alloca) [ 0011111110000]
inp_image_3  (alloca) [ 0011111110000]
inp_image_4  (alloca) [ 0011111110000]
inp_image_5  (alloca) [ 0011111110000]
inp_image_6  (alloca) [ 0011111110000]
inp_image_7  (alloca) [ 0011111110000]
inp_image_8  (alloca) [ 0011111110000]
inp_image_9  (alloca) [ 0011111110000]
inp_image_10 (alloca) [ 0011111110000]
inp_image_11 (alloca) [ 0011111110000]
inp_image_12 (alloca) [ 0011111110000]
inp_image_13 (alloca) [ 0011111110000]
inp_image_14 (alloca) [ 0011111110000]
inp_image_15 (alloca) [ 0011111110000]
inp_image_16 (alloca) [ 0011111110000]
inp_image_17 (alloca) [ 0011111110000]
inp_image_18 (alloca) [ 0011111110000]
inp_image_19 (alloca) [ 0011111110000]
inp_image_20 (alloca) [ 0011111110000]
inp_image_21 (alloca) [ 0011111110000]
inp_image_22 (alloca) [ 0011111110000]
inp_image_23 (alloca) [ 0011111110000]
inp_image_24 (alloca) [ 0011111110000]
inp_image_25 (alloca) [ 0011111110000]
inp_image_26 (alloca) [ 0011111110000]
inp_image_27 (alloca) [ 0011111110000]
inp_image_28 (alloca) [ 0011111110000]
inp_image_29 (alloca) [ 0011111110000]
inp_image_30 (alloca) [ 0011111110000]
inp_image_31 (alloca) [ 0011111110000]
inp_image_32 (alloca) [ 0011111110000]
inp_image_33 (alloca) [ 0011111110000]
inp_image_34 (alloca) [ 0011111110000]
inp_image_35 (alloca) [ 0011111110000]
inp_image_36 (alloca) [ 0011111110000]
inp_image_37 (alloca) [ 0011111110000]
inp_image_38 (alloca) [ 0011111110000]
inp_image_39 (alloca) [ 0011111110000]
inp_image_40 (alloca) [ 0011111110000]
inp_image_41 (alloca) [ 0011111110000]
inp_image_42 (alloca) [ 0011111110000]
inp_image_43 (alloca) [ 0011111110000]
inp_image_44 (alloca) [ 0011111110000]
inp_image_45 (alloca) [ 0011111110000]
inp_image_46 (alloca) [ 0011111110000]
inp_image_47 (alloca) [ 0011111110000]
inp_image_48 (alloca) [ 0011111110000]
inp_image_49 (alloca) [ 0011111110000]
inp_image_50 (alloca) [ 0011111110000]
inp_image_51 (alloca) [ 0011111110000]
inp_image_52 (alloca) [ 0011111110000]
inp_image_53 (alloca) [ 0011111110000]
inp_image_54 (alloca) [ 0011111110000]
inp_image_55 (alloca) [ 0011111110000]
inp_image_56 (alloca) [ 0011111110000]
inp_image_57 (alloca) [ 0011111110000]
inp_image_58 (alloca) [ 0011111110000]
inp_image_59 (alloca) [ 0011111110000]
inp_image_60 (alloca) [ 0011111110000]
inp_image_61 (alloca) [ 0011111110000]
inp_image_62 (alloca) [ 0011111110000]
inp_image_63 (alloca) [ 0011111110000]
inp_image_64 (alloca) [ 0011111110000]
inp_image_65 (alloca) [ 0011111110000]
inp_image_66 (alloca) [ 0011111110000]
inp_image_67 (alloca) [ 0011111110000]
inp_image_68 (alloca) [ 0011111110000]
inp_image_69 (alloca) [ 0011111110000]
inp_image_70 (alloca) [ 0011111110000]
inp_image_71 (alloca) [ 0011111110000]
inp_image_72 (alloca) [ 0011111110000]
inp_image_73 (alloca) [ 0011111110000]
inp_image_74 (alloca) [ 0011111110000]
inp_image_75 (alloca) [ 0011111110000]
inp_image_76 (alloca) [ 0011111110000]
inp_image_77 (alloca) [ 0011111110000]
inp_image_78 (alloca) [ 0011111110000]
inp_image_79 (alloca) [ 0011111110000]
inp_image_80 (alloca) [ 0011111110000]
inp_image_81 (alloca) [ 0011111110000]
inp_image_82 (alloca) [ 0011111110000]
inp_image_83 (alloca) [ 0011111110000]
inp_image_84 (alloca) [ 0011111110000]
inp_image_85 (alloca) [ 0011111110000]
inp_image_86 (alloca) [ 0011111110000]
inp_image_87 (alloca) [ 0011111110000]
inp_image_88 (alloca) [ 0011111110000]
inp_image_89 (alloca) [ 0011111110000]
inp_image_90 (alloca) [ 0011111110000]
inp_image_91 (alloca) [ 0011111110000]
inp_image_92 (alloca) [ 0011111111100]
inp_image_93 (alloca) [ 0011111111111]
inp_image_94 (alloca) [ 0011111111111]
inp_image_95 (alloca) [ 0011111111111]
call_ln0     (call  ) [ 0000000000000]
call_ln0     (call  ) [ 0000000000000]
call_ln0     (call  ) [ 0000000000000]
call_ln0     (call  ) [ 0000000000000]
call_ln0     (call  ) [ 0000000000000]
call_ln0     (call  ) [ 0000000000000]
ret_ln135    (ret   ) [ 0000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="inp_img">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inp_img"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_img">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_img"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="pow_reduce_anonymous_namespace_log0_lut_table_array">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_log0_lut_table_array"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="norm1_Pipeline_L2_L3"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="norm1_Pipeline_L5_L6"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="norm1_Pipeline_L8_L9_L10"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="norm1_Pipeline_L12_L13"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="norm1_Pipeline_L15_L16"/></StgValue>
</bind>
</comp>

<comp id="32" class="1004" name="inp_image_alloca_fu_32">
<pin_list>
<pin id="33" dir="0" index="0" bw="1" slack="0"/>
<pin id="34" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inp_image/1 "/>
</bind>
</comp>

<comp id="36" class="1004" name="inp_image_1_alloca_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="1" slack="0"/>
<pin id="38" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inp_image_1/1 "/>
</bind>
</comp>

<comp id="40" class="1004" name="inp_image_2_alloca_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="1" slack="0"/>
<pin id="42" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inp_image_2/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="inp_image_3_alloca_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="1" slack="0"/>
<pin id="46" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inp_image_3/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="inp_image_4_alloca_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inp_image_4/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="inp_image_5_alloca_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inp_image_5/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="inp_image_6_alloca_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inp_image_6/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="inp_image_7_alloca_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inp_image_7/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="inp_image_8_alloca_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inp_image_8/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="inp_image_9_alloca_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inp_image_9/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="inp_image_10_alloca_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inp_image_10/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="inp_image_11_alloca_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inp_image_11/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="inp_image_12_alloca_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inp_image_12/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="inp_image_13_alloca_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inp_image_13/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="inp_image_14_alloca_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inp_image_14/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="inp_image_15_alloca_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inp_image_15/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="inp_image_16_alloca_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inp_image_16/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="inp_image_17_alloca_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inp_image_17/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="inp_image_18_alloca_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inp_image_18/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="inp_image_19_alloca_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inp_image_19/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="inp_image_20_alloca_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inp_image_20/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="inp_image_21_alloca_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inp_image_21/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="inp_image_22_alloca_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inp_image_22/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="inp_image_23_alloca_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inp_image_23/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="inp_image_24_alloca_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inp_image_24/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="inp_image_25_alloca_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inp_image_25/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="inp_image_26_alloca_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inp_image_26/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="inp_image_27_alloca_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inp_image_27/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="inp_image_28_alloca_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inp_image_28/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="inp_image_29_alloca_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inp_image_29/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="inp_image_30_alloca_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inp_image_30/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="inp_image_31_alloca_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inp_image_31/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="inp_image_32_alloca_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inp_image_32/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="inp_image_33_alloca_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inp_image_33/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="inp_image_34_alloca_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inp_image_34/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="inp_image_35_alloca_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inp_image_35/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="inp_image_36_alloca_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inp_image_36/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="inp_image_37_alloca_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="0"/>
<pin id="182" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inp_image_37/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="inp_image_38_alloca_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="0"/>
<pin id="186" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inp_image_38/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="inp_image_39_alloca_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="0"/>
<pin id="190" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inp_image_39/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="inp_image_40_alloca_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="0"/>
<pin id="194" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inp_image_40/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="inp_image_41_alloca_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="0"/>
<pin id="198" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inp_image_41/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="inp_image_42_alloca_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="0"/>
<pin id="202" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inp_image_42/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="inp_image_43_alloca_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="0"/>
<pin id="206" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inp_image_43/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="inp_image_44_alloca_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="0"/>
<pin id="210" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inp_image_44/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="inp_image_45_alloca_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="0"/>
<pin id="214" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inp_image_45/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="inp_image_46_alloca_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="0"/>
<pin id="218" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inp_image_46/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="inp_image_47_alloca_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1" slack="0"/>
<pin id="222" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inp_image_47/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="inp_image_48_alloca_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="0"/>
<pin id="226" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inp_image_48/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="inp_image_49_alloca_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="1" slack="0"/>
<pin id="230" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inp_image_49/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="inp_image_50_alloca_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="0"/>
<pin id="234" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inp_image_50/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="inp_image_51_alloca_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="1" slack="0"/>
<pin id="238" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inp_image_51/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="inp_image_52_alloca_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="1" slack="0"/>
<pin id="242" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inp_image_52/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="inp_image_53_alloca_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="1" slack="0"/>
<pin id="246" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inp_image_53/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="inp_image_54_alloca_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="1" slack="0"/>
<pin id="250" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inp_image_54/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="inp_image_55_alloca_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="0"/>
<pin id="254" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inp_image_55/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="inp_image_56_alloca_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="1" slack="0"/>
<pin id="258" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inp_image_56/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="inp_image_57_alloca_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="1" slack="0"/>
<pin id="262" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inp_image_57/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="inp_image_58_alloca_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="1" slack="0"/>
<pin id="266" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inp_image_58/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="inp_image_59_alloca_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="1" slack="0"/>
<pin id="270" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inp_image_59/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="inp_image_60_alloca_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="1" slack="0"/>
<pin id="274" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inp_image_60/1 "/>
</bind>
</comp>

<comp id="276" class="1004" name="inp_image_61_alloca_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="1" slack="0"/>
<pin id="278" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inp_image_61/1 "/>
</bind>
</comp>

<comp id="280" class="1004" name="inp_image_62_alloca_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="1" slack="0"/>
<pin id="282" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inp_image_62/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="inp_image_63_alloca_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="1" slack="0"/>
<pin id="286" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inp_image_63/1 "/>
</bind>
</comp>

<comp id="288" class="1004" name="inp_image_64_alloca_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="1" slack="0"/>
<pin id="290" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inp_image_64/1 "/>
</bind>
</comp>

<comp id="292" class="1004" name="inp_image_65_alloca_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="1" slack="0"/>
<pin id="294" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inp_image_65/1 "/>
</bind>
</comp>

<comp id="296" class="1004" name="inp_image_66_alloca_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="1" slack="0"/>
<pin id="298" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inp_image_66/1 "/>
</bind>
</comp>

<comp id="300" class="1004" name="inp_image_67_alloca_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="1" slack="0"/>
<pin id="302" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inp_image_67/1 "/>
</bind>
</comp>

<comp id="304" class="1004" name="inp_image_68_alloca_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="1" slack="0"/>
<pin id="306" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inp_image_68/1 "/>
</bind>
</comp>

<comp id="308" class="1004" name="inp_image_69_alloca_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="1" slack="0"/>
<pin id="310" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inp_image_69/1 "/>
</bind>
</comp>

<comp id="312" class="1004" name="inp_image_70_alloca_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="1" slack="0"/>
<pin id="314" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inp_image_70/1 "/>
</bind>
</comp>

<comp id="316" class="1004" name="inp_image_71_alloca_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="1" slack="0"/>
<pin id="318" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inp_image_71/1 "/>
</bind>
</comp>

<comp id="320" class="1004" name="inp_image_72_alloca_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="1" slack="0"/>
<pin id="322" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inp_image_72/1 "/>
</bind>
</comp>

<comp id="324" class="1004" name="inp_image_73_alloca_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="1" slack="0"/>
<pin id="326" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inp_image_73/1 "/>
</bind>
</comp>

<comp id="328" class="1004" name="inp_image_74_alloca_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="1" slack="0"/>
<pin id="330" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inp_image_74/1 "/>
</bind>
</comp>

<comp id="332" class="1004" name="inp_image_75_alloca_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="1" slack="0"/>
<pin id="334" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inp_image_75/1 "/>
</bind>
</comp>

<comp id="336" class="1004" name="inp_image_76_alloca_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="1" slack="0"/>
<pin id="338" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inp_image_76/1 "/>
</bind>
</comp>

<comp id="340" class="1004" name="inp_image_77_alloca_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="1" slack="0"/>
<pin id="342" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inp_image_77/1 "/>
</bind>
</comp>

<comp id="344" class="1004" name="inp_image_78_alloca_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="1" slack="0"/>
<pin id="346" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inp_image_78/1 "/>
</bind>
</comp>

<comp id="348" class="1004" name="inp_image_79_alloca_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="1" slack="0"/>
<pin id="350" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inp_image_79/1 "/>
</bind>
</comp>

<comp id="352" class="1004" name="inp_image_80_alloca_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="1" slack="0"/>
<pin id="354" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inp_image_80/1 "/>
</bind>
</comp>

<comp id="356" class="1004" name="inp_image_81_alloca_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="1" slack="0"/>
<pin id="358" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inp_image_81/1 "/>
</bind>
</comp>

<comp id="360" class="1004" name="inp_image_82_alloca_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="1" slack="0"/>
<pin id="362" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inp_image_82/1 "/>
</bind>
</comp>

<comp id="364" class="1004" name="inp_image_83_alloca_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="1" slack="0"/>
<pin id="366" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inp_image_83/1 "/>
</bind>
</comp>

<comp id="368" class="1004" name="inp_image_84_alloca_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="1" slack="0"/>
<pin id="370" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inp_image_84/1 "/>
</bind>
</comp>

<comp id="372" class="1004" name="inp_image_85_alloca_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="1" slack="0"/>
<pin id="374" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inp_image_85/1 "/>
</bind>
</comp>

<comp id="376" class="1004" name="inp_image_86_alloca_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="1" slack="0"/>
<pin id="378" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inp_image_86/1 "/>
</bind>
</comp>

<comp id="380" class="1004" name="inp_image_87_alloca_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="1" slack="0"/>
<pin id="382" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inp_image_87/1 "/>
</bind>
</comp>

<comp id="384" class="1004" name="inp_image_88_alloca_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="1" slack="0"/>
<pin id="386" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inp_image_88/1 "/>
</bind>
</comp>

<comp id="388" class="1004" name="inp_image_89_alloca_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="1" slack="0"/>
<pin id="390" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inp_image_89/1 "/>
</bind>
</comp>

<comp id="392" class="1004" name="inp_image_90_alloca_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="1" slack="0"/>
<pin id="394" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inp_image_90/1 "/>
</bind>
</comp>

<comp id="396" class="1004" name="inp_image_91_alloca_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="1" slack="0"/>
<pin id="398" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inp_image_91/1 "/>
</bind>
</comp>

<comp id="400" class="1004" name="inp_image_92_alloca_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="1" slack="0"/>
<pin id="402" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inp_image_92/1 "/>
</bind>
</comp>

<comp id="404" class="1004" name="inp_image_93_alloca_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="1" slack="0"/>
<pin id="406" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inp_image_93/1 "/>
</bind>
</comp>

<comp id="408" class="1004" name="inp_image_94_alloca_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="1" slack="0"/>
<pin id="410" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inp_image_94/1 "/>
</bind>
</comp>

<comp id="412" class="1004" name="inp_image_95_alloca_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="1" slack="0"/>
<pin id="414" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inp_image_95/1 "/>
</bind>
</comp>

<comp id="416" class="1004" name="grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="0" slack="0"/>
<pin id="418" dir="0" index="1" bw="32" slack="0"/>
<pin id="419" dir="0" index="2" bw="32" slack="0"/>
<pin id="420" dir="0" index="3" bw="32" slack="0"/>
<pin id="421" dir="0" index="4" bw="32" slack="0"/>
<pin id="422" dir="0" index="5" bw="32" slack="0"/>
<pin id="423" dir="0" index="6" bw="32" slack="0"/>
<pin id="424" dir="0" index="7" bw="32" slack="0"/>
<pin id="425" dir="0" index="8" bw="32" slack="0"/>
<pin id="426" dir="0" index="9" bw="32" slack="0"/>
<pin id="427" dir="0" index="10" bw="32" slack="0"/>
<pin id="428" dir="0" index="11" bw="32" slack="0"/>
<pin id="429" dir="0" index="12" bw="32" slack="0"/>
<pin id="430" dir="0" index="13" bw="32" slack="0"/>
<pin id="431" dir="0" index="14" bw="32" slack="0"/>
<pin id="432" dir="0" index="15" bw="32" slack="0"/>
<pin id="433" dir="0" index="16" bw="32" slack="0"/>
<pin id="434" dir="0" index="17" bw="32" slack="0"/>
<pin id="435" dir="0" index="18" bw="32" slack="0"/>
<pin id="436" dir="0" index="19" bw="32" slack="0"/>
<pin id="437" dir="0" index="20" bw="32" slack="0"/>
<pin id="438" dir="0" index="21" bw="32" slack="0"/>
<pin id="439" dir="0" index="22" bw="32" slack="0"/>
<pin id="440" dir="0" index="23" bw="32" slack="0"/>
<pin id="441" dir="0" index="24" bw="32" slack="0"/>
<pin id="442" dir="0" index="25" bw="32" slack="0"/>
<pin id="443" dir="0" index="26" bw="32" slack="0"/>
<pin id="444" dir="0" index="27" bw="32" slack="0"/>
<pin id="445" dir="0" index="28" bw="32" slack="0"/>
<pin id="446" dir="0" index="29" bw="32" slack="0"/>
<pin id="447" dir="0" index="30" bw="32" slack="0"/>
<pin id="448" dir="0" index="31" bw="32" slack="0"/>
<pin id="449" dir="0" index="32" bw="32" slack="0"/>
<pin id="450" dir="0" index="33" bw="32" slack="0"/>
<pin id="451" dir="0" index="34" bw="32" slack="0"/>
<pin id="452" dir="0" index="35" bw="32" slack="0"/>
<pin id="453" dir="0" index="36" bw="32" slack="0"/>
<pin id="454" dir="0" index="37" bw="32" slack="0"/>
<pin id="455" dir="0" index="38" bw="32" slack="0"/>
<pin id="456" dir="0" index="39" bw="32" slack="0"/>
<pin id="457" dir="0" index="40" bw="32" slack="0"/>
<pin id="458" dir="0" index="41" bw="32" slack="0"/>
<pin id="459" dir="0" index="42" bw="32" slack="0"/>
<pin id="460" dir="0" index="43" bw="32" slack="0"/>
<pin id="461" dir="0" index="44" bw="32" slack="0"/>
<pin id="462" dir="0" index="45" bw="32" slack="0"/>
<pin id="463" dir="0" index="46" bw="32" slack="0"/>
<pin id="464" dir="0" index="47" bw="32" slack="0"/>
<pin id="465" dir="0" index="48" bw="32" slack="0"/>
<pin id="466" dir="0" index="49" bw="32" slack="0"/>
<pin id="467" dir="0" index="50" bw="32" slack="0"/>
<pin id="468" dir="0" index="51" bw="32" slack="0"/>
<pin id="469" dir="0" index="52" bw="32" slack="0"/>
<pin id="470" dir="0" index="53" bw="32" slack="0"/>
<pin id="471" dir="0" index="54" bw="32" slack="0"/>
<pin id="472" dir="0" index="55" bw="32" slack="0"/>
<pin id="473" dir="0" index="56" bw="32" slack="0"/>
<pin id="474" dir="0" index="57" bw="32" slack="0"/>
<pin id="475" dir="0" index="58" bw="32" slack="0"/>
<pin id="476" dir="0" index="59" bw="32" slack="0"/>
<pin id="477" dir="0" index="60" bw="32" slack="0"/>
<pin id="478" dir="0" index="61" bw="32" slack="0"/>
<pin id="479" dir="0" index="62" bw="32" slack="0"/>
<pin id="480" dir="0" index="63" bw="32" slack="0"/>
<pin id="481" dir="0" index="64" bw="32" slack="0"/>
<pin id="482" dir="0" index="65" bw="32" slack="0"/>
<pin id="483" dir="0" index="66" bw="32" slack="0"/>
<pin id="484" dir="0" index="67" bw="32" slack="0"/>
<pin id="485" dir="0" index="68" bw="32" slack="0"/>
<pin id="486" dir="0" index="69" bw="32" slack="0"/>
<pin id="487" dir="0" index="70" bw="32" slack="0"/>
<pin id="488" dir="0" index="71" bw="32" slack="0"/>
<pin id="489" dir="0" index="72" bw="32" slack="0"/>
<pin id="490" dir="0" index="73" bw="32" slack="0"/>
<pin id="491" dir="0" index="74" bw="32" slack="0"/>
<pin id="492" dir="0" index="75" bw="32" slack="0"/>
<pin id="493" dir="0" index="76" bw="32" slack="0"/>
<pin id="494" dir="0" index="77" bw="32" slack="0"/>
<pin id="495" dir="0" index="78" bw="32" slack="0"/>
<pin id="496" dir="0" index="79" bw="32" slack="0"/>
<pin id="497" dir="0" index="80" bw="32" slack="0"/>
<pin id="498" dir="0" index="81" bw="32" slack="0"/>
<pin id="499" dir="0" index="82" bw="32" slack="0"/>
<pin id="500" dir="0" index="83" bw="32" slack="0"/>
<pin id="501" dir="0" index="84" bw="32" slack="0"/>
<pin id="502" dir="0" index="85" bw="32" slack="0"/>
<pin id="503" dir="0" index="86" bw="32" slack="0"/>
<pin id="504" dir="0" index="87" bw="32" slack="0"/>
<pin id="505" dir="0" index="88" bw="32" slack="0"/>
<pin id="506" dir="0" index="89" bw="32" slack="0"/>
<pin id="507" dir="0" index="90" bw="32" slack="0"/>
<pin id="508" dir="0" index="91" bw="32" slack="0"/>
<pin id="509" dir="0" index="92" bw="32" slack="0"/>
<pin id="510" dir="0" index="93" bw="32" slack="0"/>
<pin id="511" dir="0" index="94" bw="32" slack="0"/>
<pin id="512" dir="0" index="95" bw="32" slack="0"/>
<pin id="513" dir="0" index="96" bw="32" slack="0"/>
<pin id="514" dir="0" index="97" bw="32" slack="0"/>
<pin id="515" dir="1" index="98" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="614" class="1004" name="grp_norm1_Pipeline_L2_L3_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="0" slack="0"/>
<pin id="616" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="617" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="618" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="619" dir="0" index="4" bw="32" slack="0"/>
<pin id="620" dir="0" index="5" bw="6" slack="0"/>
<pin id="621" dir="0" index="6" bw="56" slack="0"/>
<pin id="622" dir="0" index="7" bw="52" slack="0"/>
<pin id="623" dir="0" index="8" bw="49" slack="0"/>
<pin id="624" dir="0" index="9" bw="44" slack="0"/>
<pin id="625" dir="0" index="10" bw="27" slack="0"/>
<pin id="626" dir="0" index="11" bw="8" slack="0"/>
<pin id="627" dir="1" index="12" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/3 "/>
</bind>
</comp>

<comp id="637" class="1004" name="grp_norm1_Pipeline_L5_L6_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="0" slack="0"/>
<pin id="639" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="640" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="641" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="642" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="643" dir="0" index="5" bw="32" slack="0"/>
<pin id="644" dir="0" index="6" bw="6" slack="0"/>
<pin id="645" dir="0" index="7" bw="56" slack="0"/>
<pin id="646" dir="0" index="8" bw="52" slack="0"/>
<pin id="647" dir="0" index="9" bw="49" slack="0"/>
<pin id="648" dir="0" index="10" bw="44" slack="0"/>
<pin id="649" dir="0" index="11" bw="27" slack="0"/>
<pin id="650" dir="0" index="12" bw="8" slack="0"/>
<pin id="651" dir="1" index="13" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/5 "/>
</bind>
</comp>

<comp id="661" class="1004" name="grp_norm1_Pipeline_L8_L9_L10_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="0" slack="0"/>
<pin id="663" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="664" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="665" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="666" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="667" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="668" dir="0" index="6" bw="32" slack="2147483647"/>
<pin id="669" dir="0" index="7" bw="32" slack="2147483647"/>
<pin id="670" dir="0" index="8" bw="32" slack="2147483647"/>
<pin id="671" dir="0" index="9" bw="32" slack="2147483647"/>
<pin id="672" dir="0" index="10" bw="32" slack="2147483647"/>
<pin id="673" dir="0" index="11" bw="32" slack="2147483647"/>
<pin id="674" dir="0" index="12" bw="32" slack="2147483647"/>
<pin id="675" dir="0" index="13" bw="32" slack="2147483647"/>
<pin id="676" dir="0" index="14" bw="32" slack="2147483647"/>
<pin id="677" dir="0" index="15" bw="32" slack="2147483647"/>
<pin id="678" dir="0" index="16" bw="32" slack="2147483647"/>
<pin id="679" dir="0" index="17" bw="32" slack="2147483647"/>
<pin id="680" dir="0" index="18" bw="32" slack="2147483647"/>
<pin id="681" dir="0" index="19" bw="32" slack="2147483647"/>
<pin id="682" dir="0" index="20" bw="32" slack="2147483647"/>
<pin id="683" dir="0" index="21" bw="32" slack="2147483647"/>
<pin id="684" dir="0" index="22" bw="32" slack="2147483647"/>
<pin id="685" dir="0" index="23" bw="32" slack="2147483647"/>
<pin id="686" dir="0" index="24" bw="32" slack="2147483647"/>
<pin id="687" dir="0" index="25" bw="32" slack="2147483647"/>
<pin id="688" dir="0" index="26" bw="32" slack="2147483647"/>
<pin id="689" dir="0" index="27" bw="32" slack="2147483647"/>
<pin id="690" dir="0" index="28" bw="32" slack="2147483647"/>
<pin id="691" dir="0" index="29" bw="32" slack="2147483647"/>
<pin id="692" dir="0" index="30" bw="32" slack="2147483647"/>
<pin id="693" dir="0" index="31" bw="32" slack="2147483647"/>
<pin id="694" dir="0" index="32" bw="32" slack="2147483647"/>
<pin id="695" dir="0" index="33" bw="32" slack="2147483647"/>
<pin id="696" dir="0" index="34" bw="32" slack="2147483647"/>
<pin id="697" dir="0" index="35" bw="32" slack="2147483647"/>
<pin id="698" dir="0" index="36" bw="32" slack="2147483647"/>
<pin id="699" dir="0" index="37" bw="32" slack="2147483647"/>
<pin id="700" dir="0" index="38" bw="32" slack="2147483647"/>
<pin id="701" dir="0" index="39" bw="32" slack="2147483647"/>
<pin id="702" dir="0" index="40" bw="32" slack="2147483647"/>
<pin id="703" dir="0" index="41" bw="32" slack="2147483647"/>
<pin id="704" dir="0" index="42" bw="32" slack="2147483647"/>
<pin id="705" dir="0" index="43" bw="32" slack="2147483647"/>
<pin id="706" dir="0" index="44" bw="32" slack="2147483647"/>
<pin id="707" dir="0" index="45" bw="32" slack="2147483647"/>
<pin id="708" dir="0" index="46" bw="32" slack="2147483647"/>
<pin id="709" dir="0" index="47" bw="32" slack="2147483647"/>
<pin id="710" dir="0" index="48" bw="32" slack="2147483647"/>
<pin id="711" dir="0" index="49" bw="32" slack="2147483647"/>
<pin id="712" dir="0" index="50" bw="32" slack="2147483647"/>
<pin id="713" dir="0" index="51" bw="32" slack="2147483647"/>
<pin id="714" dir="0" index="52" bw="32" slack="2147483647"/>
<pin id="715" dir="0" index="53" bw="32" slack="2147483647"/>
<pin id="716" dir="0" index="54" bw="32" slack="2147483647"/>
<pin id="717" dir="0" index="55" bw="32" slack="2147483647"/>
<pin id="718" dir="0" index="56" bw="32" slack="2147483647"/>
<pin id="719" dir="0" index="57" bw="32" slack="2147483647"/>
<pin id="720" dir="0" index="58" bw="32" slack="2147483647"/>
<pin id="721" dir="0" index="59" bw="32" slack="2147483647"/>
<pin id="722" dir="0" index="60" bw="32" slack="2147483647"/>
<pin id="723" dir="0" index="61" bw="32" slack="2147483647"/>
<pin id="724" dir="0" index="62" bw="32" slack="2147483647"/>
<pin id="725" dir="0" index="63" bw="32" slack="2147483647"/>
<pin id="726" dir="0" index="64" bw="32" slack="2147483647"/>
<pin id="727" dir="0" index="65" bw="32" slack="2147483647"/>
<pin id="728" dir="0" index="66" bw="32" slack="2147483647"/>
<pin id="729" dir="0" index="67" bw="32" slack="2147483647"/>
<pin id="730" dir="0" index="68" bw="32" slack="2147483647"/>
<pin id="731" dir="0" index="69" bw="32" slack="2147483647"/>
<pin id="732" dir="0" index="70" bw="32" slack="2147483647"/>
<pin id="733" dir="0" index="71" bw="32" slack="2147483647"/>
<pin id="734" dir="0" index="72" bw="32" slack="2147483647"/>
<pin id="735" dir="0" index="73" bw="32" slack="2147483647"/>
<pin id="736" dir="0" index="74" bw="32" slack="2147483647"/>
<pin id="737" dir="0" index="75" bw="32" slack="2147483647"/>
<pin id="738" dir="0" index="76" bw="32" slack="2147483647"/>
<pin id="739" dir="0" index="77" bw="32" slack="2147483647"/>
<pin id="740" dir="0" index="78" bw="32" slack="2147483647"/>
<pin id="741" dir="0" index="79" bw="32" slack="2147483647"/>
<pin id="742" dir="0" index="80" bw="32" slack="2147483647"/>
<pin id="743" dir="0" index="81" bw="32" slack="2147483647"/>
<pin id="744" dir="0" index="82" bw="32" slack="2147483647"/>
<pin id="745" dir="0" index="83" bw="32" slack="2147483647"/>
<pin id="746" dir="0" index="84" bw="32" slack="2147483647"/>
<pin id="747" dir="0" index="85" bw="32" slack="2147483647"/>
<pin id="748" dir="0" index="86" bw="32" slack="2147483647"/>
<pin id="749" dir="0" index="87" bw="32" slack="2147483647"/>
<pin id="750" dir="0" index="88" bw="32" slack="2147483647"/>
<pin id="751" dir="0" index="89" bw="32" slack="2147483647"/>
<pin id="752" dir="0" index="90" bw="32" slack="2147483647"/>
<pin id="753" dir="0" index="91" bw="32" slack="2147483647"/>
<pin id="754" dir="0" index="92" bw="32" slack="2147483647"/>
<pin id="755" dir="0" index="93" bw="32" slack="2147483647"/>
<pin id="756" dir="0" index="94" bw="32" slack="2147483647"/>
<pin id="757" dir="0" index="95" bw="32" slack="2147483647"/>
<pin id="758" dir="0" index="96" bw="32" slack="2147483647"/>
<pin id="759" dir="0" index="97" bw="32" slack="0"/>
<pin id="760" dir="0" index="98" bw="6" slack="0"/>
<pin id="761" dir="0" index="99" bw="56" slack="0"/>
<pin id="762" dir="0" index="100" bw="52" slack="0"/>
<pin id="763" dir="0" index="101" bw="49" slack="0"/>
<pin id="764" dir="0" index="102" bw="44" slack="0"/>
<pin id="765" dir="0" index="103" bw="27" slack="0"/>
<pin id="766" dir="0" index="104" bw="8" slack="0"/>
<pin id="767" dir="1" index="105" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/7 "/>
</bind>
</comp>

<comp id="777" class="1004" name="grp_norm1_Pipeline_L12_L13_fu_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="0" slack="0"/>
<pin id="779" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="780" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="781" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="782" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="783" dir="0" index="5" bw="32" slack="0"/>
<pin id="784" dir="0" index="6" bw="6" slack="0"/>
<pin id="785" dir="0" index="7" bw="56" slack="0"/>
<pin id="786" dir="0" index="8" bw="52" slack="0"/>
<pin id="787" dir="0" index="9" bw="49" slack="0"/>
<pin id="788" dir="0" index="10" bw="44" slack="0"/>
<pin id="789" dir="0" index="11" bw="27" slack="0"/>
<pin id="790" dir="0" index="12" bw="8" slack="0"/>
<pin id="791" dir="1" index="13" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/9 "/>
</bind>
</comp>

<comp id="801" class="1004" name="grp_norm1_Pipeline_L15_L16_fu_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="0" slack="0"/>
<pin id="803" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="804" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="805" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="806" dir="0" index="4" bw="32" slack="0"/>
<pin id="807" dir="0" index="5" bw="6" slack="0"/>
<pin id="808" dir="0" index="6" bw="56" slack="0"/>
<pin id="809" dir="0" index="7" bw="52" slack="0"/>
<pin id="810" dir="0" index="8" bw="49" slack="0"/>
<pin id="811" dir="0" index="9" bw="44" slack="0"/>
<pin id="812" dir="0" index="10" bw="27" slack="0"/>
<pin id="813" dir="0" index="11" bw="8" slack="0"/>
<pin id="814" dir="1" index="12" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/11 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="35"><net_src comp="18" pin="0"/><net_sink comp="32" pin=0"/></net>

<net id="39"><net_src comp="18" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="43"><net_src comp="18" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="47"><net_src comp="18" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="51"><net_src comp="18" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="55"><net_src comp="18" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="59"><net_src comp="18" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="63"><net_src comp="18" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="67"><net_src comp="18" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="18" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="18" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="18" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="18" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="18" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="18" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="18" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="18" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="18" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="18" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="18" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="18" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="18" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="18" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="18" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="18" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="135"><net_src comp="18" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="18" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="143"><net_src comp="18" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="147"><net_src comp="18" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="18" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="155"><net_src comp="18" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="159"><net_src comp="18" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="18" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="167"><net_src comp="18" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="171"><net_src comp="18" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="175"><net_src comp="18" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="179"><net_src comp="18" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="183"><net_src comp="18" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="187"><net_src comp="18" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="191"><net_src comp="18" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="195"><net_src comp="18" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="199"><net_src comp="18" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="203"><net_src comp="18" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="207"><net_src comp="18" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="211"><net_src comp="18" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="215"><net_src comp="18" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="219"><net_src comp="18" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="223"><net_src comp="18" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="227"><net_src comp="18" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="231"><net_src comp="18" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="235"><net_src comp="18" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="239"><net_src comp="18" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="243"><net_src comp="18" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="247"><net_src comp="18" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="251"><net_src comp="18" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="255"><net_src comp="18" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="259"><net_src comp="18" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="263"><net_src comp="18" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="267"><net_src comp="18" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="271"><net_src comp="18" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="275"><net_src comp="18" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="279"><net_src comp="18" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="283"><net_src comp="18" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="287"><net_src comp="18" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="291"><net_src comp="18" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="295"><net_src comp="18" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="299"><net_src comp="18" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="303"><net_src comp="18" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="307"><net_src comp="18" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="311"><net_src comp="18" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="315"><net_src comp="18" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="319"><net_src comp="18" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="323"><net_src comp="18" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="327"><net_src comp="18" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="331"><net_src comp="18" pin="0"/><net_sink comp="328" pin=0"/></net>

<net id="335"><net_src comp="18" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="339"><net_src comp="18" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="343"><net_src comp="18" pin="0"/><net_sink comp="340" pin=0"/></net>

<net id="347"><net_src comp="18" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="351"><net_src comp="18" pin="0"/><net_sink comp="348" pin=0"/></net>

<net id="355"><net_src comp="18" pin="0"/><net_sink comp="352" pin=0"/></net>

<net id="359"><net_src comp="18" pin="0"/><net_sink comp="356" pin=0"/></net>

<net id="363"><net_src comp="18" pin="0"/><net_sink comp="360" pin=0"/></net>

<net id="367"><net_src comp="18" pin="0"/><net_sink comp="364" pin=0"/></net>

<net id="371"><net_src comp="18" pin="0"/><net_sink comp="368" pin=0"/></net>

<net id="375"><net_src comp="18" pin="0"/><net_sink comp="372" pin=0"/></net>

<net id="379"><net_src comp="18" pin="0"/><net_sink comp="376" pin=0"/></net>

<net id="383"><net_src comp="18" pin="0"/><net_sink comp="380" pin=0"/></net>

<net id="387"><net_src comp="18" pin="0"/><net_sink comp="384" pin=0"/></net>

<net id="391"><net_src comp="18" pin="0"/><net_sink comp="388" pin=0"/></net>

<net id="395"><net_src comp="18" pin="0"/><net_sink comp="392" pin=0"/></net>

<net id="399"><net_src comp="18" pin="0"/><net_sink comp="396" pin=0"/></net>

<net id="403"><net_src comp="18" pin="0"/><net_sink comp="400" pin=0"/></net>

<net id="407"><net_src comp="18" pin="0"/><net_sink comp="404" pin=0"/></net>

<net id="411"><net_src comp="18" pin="0"/><net_sink comp="408" pin=0"/></net>

<net id="415"><net_src comp="18" pin="0"/><net_sink comp="412" pin=0"/></net>

<net id="516"><net_src comp="20" pin="0"/><net_sink comp="416" pin=0"/></net>

<net id="517"><net_src comp="32" pin="1"/><net_sink comp="416" pin=1"/></net>

<net id="518"><net_src comp="36" pin="1"/><net_sink comp="416" pin=2"/></net>

<net id="519"><net_src comp="40" pin="1"/><net_sink comp="416" pin=3"/></net>

<net id="520"><net_src comp="44" pin="1"/><net_sink comp="416" pin=4"/></net>

<net id="521"><net_src comp="48" pin="1"/><net_sink comp="416" pin=5"/></net>

<net id="522"><net_src comp="52" pin="1"/><net_sink comp="416" pin=6"/></net>

<net id="523"><net_src comp="56" pin="1"/><net_sink comp="416" pin=7"/></net>

<net id="524"><net_src comp="60" pin="1"/><net_sink comp="416" pin=8"/></net>

<net id="525"><net_src comp="64" pin="1"/><net_sink comp="416" pin=9"/></net>

<net id="526"><net_src comp="68" pin="1"/><net_sink comp="416" pin=10"/></net>

<net id="527"><net_src comp="72" pin="1"/><net_sink comp="416" pin=11"/></net>

<net id="528"><net_src comp="76" pin="1"/><net_sink comp="416" pin=12"/></net>

<net id="529"><net_src comp="80" pin="1"/><net_sink comp="416" pin=13"/></net>

<net id="530"><net_src comp="84" pin="1"/><net_sink comp="416" pin=14"/></net>

<net id="531"><net_src comp="88" pin="1"/><net_sink comp="416" pin=15"/></net>

<net id="532"><net_src comp="92" pin="1"/><net_sink comp="416" pin=16"/></net>

<net id="533"><net_src comp="96" pin="1"/><net_sink comp="416" pin=17"/></net>

<net id="534"><net_src comp="100" pin="1"/><net_sink comp="416" pin=18"/></net>

<net id="535"><net_src comp="104" pin="1"/><net_sink comp="416" pin=19"/></net>

<net id="536"><net_src comp="108" pin="1"/><net_sink comp="416" pin=20"/></net>

<net id="537"><net_src comp="112" pin="1"/><net_sink comp="416" pin=21"/></net>

<net id="538"><net_src comp="116" pin="1"/><net_sink comp="416" pin=22"/></net>

<net id="539"><net_src comp="120" pin="1"/><net_sink comp="416" pin=23"/></net>

<net id="540"><net_src comp="124" pin="1"/><net_sink comp="416" pin=24"/></net>

<net id="541"><net_src comp="128" pin="1"/><net_sink comp="416" pin=25"/></net>

<net id="542"><net_src comp="132" pin="1"/><net_sink comp="416" pin=26"/></net>

<net id="543"><net_src comp="136" pin="1"/><net_sink comp="416" pin=27"/></net>

<net id="544"><net_src comp="140" pin="1"/><net_sink comp="416" pin=28"/></net>

<net id="545"><net_src comp="144" pin="1"/><net_sink comp="416" pin=29"/></net>

<net id="546"><net_src comp="148" pin="1"/><net_sink comp="416" pin=30"/></net>

<net id="547"><net_src comp="152" pin="1"/><net_sink comp="416" pin=31"/></net>

<net id="548"><net_src comp="156" pin="1"/><net_sink comp="416" pin=32"/></net>

<net id="549"><net_src comp="160" pin="1"/><net_sink comp="416" pin=33"/></net>

<net id="550"><net_src comp="164" pin="1"/><net_sink comp="416" pin=34"/></net>

<net id="551"><net_src comp="168" pin="1"/><net_sink comp="416" pin=35"/></net>

<net id="552"><net_src comp="172" pin="1"/><net_sink comp="416" pin=36"/></net>

<net id="553"><net_src comp="176" pin="1"/><net_sink comp="416" pin=37"/></net>

<net id="554"><net_src comp="180" pin="1"/><net_sink comp="416" pin=38"/></net>

<net id="555"><net_src comp="184" pin="1"/><net_sink comp="416" pin=39"/></net>

<net id="556"><net_src comp="188" pin="1"/><net_sink comp="416" pin=40"/></net>

<net id="557"><net_src comp="192" pin="1"/><net_sink comp="416" pin=41"/></net>

<net id="558"><net_src comp="196" pin="1"/><net_sink comp="416" pin=42"/></net>

<net id="559"><net_src comp="200" pin="1"/><net_sink comp="416" pin=43"/></net>

<net id="560"><net_src comp="204" pin="1"/><net_sink comp="416" pin=44"/></net>

<net id="561"><net_src comp="208" pin="1"/><net_sink comp="416" pin=45"/></net>

<net id="562"><net_src comp="212" pin="1"/><net_sink comp="416" pin=46"/></net>

<net id="563"><net_src comp="216" pin="1"/><net_sink comp="416" pin=47"/></net>

<net id="564"><net_src comp="220" pin="1"/><net_sink comp="416" pin=48"/></net>

<net id="565"><net_src comp="224" pin="1"/><net_sink comp="416" pin=49"/></net>

<net id="566"><net_src comp="228" pin="1"/><net_sink comp="416" pin=50"/></net>

<net id="567"><net_src comp="232" pin="1"/><net_sink comp="416" pin=51"/></net>

<net id="568"><net_src comp="236" pin="1"/><net_sink comp="416" pin=52"/></net>

<net id="569"><net_src comp="240" pin="1"/><net_sink comp="416" pin=53"/></net>

<net id="570"><net_src comp="244" pin="1"/><net_sink comp="416" pin=54"/></net>

<net id="571"><net_src comp="248" pin="1"/><net_sink comp="416" pin=55"/></net>

<net id="572"><net_src comp="252" pin="1"/><net_sink comp="416" pin=56"/></net>

<net id="573"><net_src comp="256" pin="1"/><net_sink comp="416" pin=57"/></net>

<net id="574"><net_src comp="260" pin="1"/><net_sink comp="416" pin=58"/></net>

<net id="575"><net_src comp="264" pin="1"/><net_sink comp="416" pin=59"/></net>

<net id="576"><net_src comp="268" pin="1"/><net_sink comp="416" pin=60"/></net>

<net id="577"><net_src comp="272" pin="1"/><net_sink comp="416" pin=61"/></net>

<net id="578"><net_src comp="276" pin="1"/><net_sink comp="416" pin=62"/></net>

<net id="579"><net_src comp="280" pin="1"/><net_sink comp="416" pin=63"/></net>

<net id="580"><net_src comp="284" pin="1"/><net_sink comp="416" pin=64"/></net>

<net id="581"><net_src comp="288" pin="1"/><net_sink comp="416" pin=65"/></net>

<net id="582"><net_src comp="292" pin="1"/><net_sink comp="416" pin=66"/></net>

<net id="583"><net_src comp="296" pin="1"/><net_sink comp="416" pin=67"/></net>

<net id="584"><net_src comp="300" pin="1"/><net_sink comp="416" pin=68"/></net>

<net id="585"><net_src comp="304" pin="1"/><net_sink comp="416" pin=69"/></net>

<net id="586"><net_src comp="308" pin="1"/><net_sink comp="416" pin=70"/></net>

<net id="587"><net_src comp="312" pin="1"/><net_sink comp="416" pin=71"/></net>

<net id="588"><net_src comp="316" pin="1"/><net_sink comp="416" pin=72"/></net>

<net id="589"><net_src comp="320" pin="1"/><net_sink comp="416" pin=73"/></net>

<net id="590"><net_src comp="324" pin="1"/><net_sink comp="416" pin=74"/></net>

<net id="591"><net_src comp="328" pin="1"/><net_sink comp="416" pin=75"/></net>

<net id="592"><net_src comp="332" pin="1"/><net_sink comp="416" pin=76"/></net>

<net id="593"><net_src comp="336" pin="1"/><net_sink comp="416" pin=77"/></net>

<net id="594"><net_src comp="340" pin="1"/><net_sink comp="416" pin=78"/></net>

<net id="595"><net_src comp="344" pin="1"/><net_sink comp="416" pin=79"/></net>

<net id="596"><net_src comp="348" pin="1"/><net_sink comp="416" pin=80"/></net>

<net id="597"><net_src comp="352" pin="1"/><net_sink comp="416" pin=81"/></net>

<net id="598"><net_src comp="356" pin="1"/><net_sink comp="416" pin=82"/></net>

<net id="599"><net_src comp="360" pin="1"/><net_sink comp="416" pin=83"/></net>

<net id="600"><net_src comp="364" pin="1"/><net_sink comp="416" pin=84"/></net>

<net id="601"><net_src comp="368" pin="1"/><net_sink comp="416" pin=85"/></net>

<net id="602"><net_src comp="372" pin="1"/><net_sink comp="416" pin=86"/></net>

<net id="603"><net_src comp="376" pin="1"/><net_sink comp="416" pin=87"/></net>

<net id="604"><net_src comp="380" pin="1"/><net_sink comp="416" pin=88"/></net>

<net id="605"><net_src comp="384" pin="1"/><net_sink comp="416" pin=89"/></net>

<net id="606"><net_src comp="388" pin="1"/><net_sink comp="416" pin=90"/></net>

<net id="607"><net_src comp="392" pin="1"/><net_sink comp="416" pin=91"/></net>

<net id="608"><net_src comp="396" pin="1"/><net_sink comp="416" pin=92"/></net>

<net id="609"><net_src comp="400" pin="1"/><net_sink comp="416" pin=93"/></net>

<net id="610"><net_src comp="404" pin="1"/><net_sink comp="416" pin=94"/></net>

<net id="611"><net_src comp="408" pin="1"/><net_sink comp="416" pin=95"/></net>

<net id="612"><net_src comp="412" pin="1"/><net_sink comp="416" pin=96"/></net>

<net id="613"><net_src comp="0" pin="0"/><net_sink comp="416" pin=97"/></net>

<net id="628"><net_src comp="22" pin="0"/><net_sink comp="614" pin=0"/></net>

<net id="629"><net_src comp="2" pin="0"/><net_sink comp="614" pin=4"/></net>

<net id="630"><net_src comp="4" pin="0"/><net_sink comp="614" pin=5"/></net>

<net id="631"><net_src comp="6" pin="0"/><net_sink comp="614" pin=6"/></net>

<net id="632"><net_src comp="8" pin="0"/><net_sink comp="614" pin=7"/></net>

<net id="633"><net_src comp="10" pin="0"/><net_sink comp="614" pin=8"/></net>

<net id="634"><net_src comp="12" pin="0"/><net_sink comp="614" pin=9"/></net>

<net id="635"><net_src comp="14" pin="0"/><net_sink comp="614" pin=10"/></net>

<net id="636"><net_src comp="16" pin="0"/><net_sink comp="614" pin=11"/></net>

<net id="652"><net_src comp="24" pin="0"/><net_sink comp="637" pin=0"/></net>

<net id="653"><net_src comp="2" pin="0"/><net_sink comp="637" pin=5"/></net>

<net id="654"><net_src comp="4" pin="0"/><net_sink comp="637" pin=6"/></net>

<net id="655"><net_src comp="6" pin="0"/><net_sink comp="637" pin=7"/></net>

<net id="656"><net_src comp="8" pin="0"/><net_sink comp="637" pin=8"/></net>

<net id="657"><net_src comp="10" pin="0"/><net_sink comp="637" pin=9"/></net>

<net id="658"><net_src comp="12" pin="0"/><net_sink comp="637" pin=10"/></net>

<net id="659"><net_src comp="14" pin="0"/><net_sink comp="637" pin=11"/></net>

<net id="660"><net_src comp="16" pin="0"/><net_sink comp="637" pin=12"/></net>

<net id="768"><net_src comp="26" pin="0"/><net_sink comp="661" pin=0"/></net>

<net id="769"><net_src comp="2" pin="0"/><net_sink comp="661" pin=97"/></net>

<net id="770"><net_src comp="4" pin="0"/><net_sink comp="661" pin=98"/></net>

<net id="771"><net_src comp="6" pin="0"/><net_sink comp="661" pin=99"/></net>

<net id="772"><net_src comp="8" pin="0"/><net_sink comp="661" pin=100"/></net>

<net id="773"><net_src comp="10" pin="0"/><net_sink comp="661" pin=101"/></net>

<net id="774"><net_src comp="12" pin="0"/><net_sink comp="661" pin=102"/></net>

<net id="775"><net_src comp="14" pin="0"/><net_sink comp="661" pin=103"/></net>

<net id="776"><net_src comp="16" pin="0"/><net_sink comp="661" pin=104"/></net>

<net id="792"><net_src comp="28" pin="0"/><net_sink comp="777" pin=0"/></net>

<net id="793"><net_src comp="2" pin="0"/><net_sink comp="777" pin=5"/></net>

<net id="794"><net_src comp="4" pin="0"/><net_sink comp="777" pin=6"/></net>

<net id="795"><net_src comp="6" pin="0"/><net_sink comp="777" pin=7"/></net>

<net id="796"><net_src comp="8" pin="0"/><net_sink comp="777" pin=8"/></net>

<net id="797"><net_src comp="10" pin="0"/><net_sink comp="777" pin=9"/></net>

<net id="798"><net_src comp="12" pin="0"/><net_sink comp="777" pin=10"/></net>

<net id="799"><net_src comp="14" pin="0"/><net_sink comp="777" pin=11"/></net>

<net id="800"><net_src comp="16" pin="0"/><net_sink comp="777" pin=12"/></net>

<net id="815"><net_src comp="30" pin="0"/><net_sink comp="801" pin=0"/></net>

<net id="816"><net_src comp="2" pin="0"/><net_sink comp="801" pin=4"/></net>

<net id="817"><net_src comp="4" pin="0"/><net_sink comp="801" pin=5"/></net>

<net id="818"><net_src comp="6" pin="0"/><net_sink comp="801" pin=6"/></net>

<net id="819"><net_src comp="8" pin="0"/><net_sink comp="801" pin=7"/></net>

<net id="820"><net_src comp="10" pin="0"/><net_sink comp="801" pin=8"/></net>

<net id="821"><net_src comp="12" pin="0"/><net_sink comp="801" pin=9"/></net>

<net id="822"><net_src comp="14" pin="0"/><net_sink comp="801" pin=10"/></net>

<net id="823"><net_src comp="16" pin="0"/><net_sink comp="801" pin=11"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_img | {3 4 5 6 7 8 9 10 11 12 }
 - Input state : 
	Port: norm1 : inp_img | {1 2 }
	Port: norm1 : pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array | {3 4 5 6 7 8 9 10 11 12 }
	Port: norm1 : pow_reduce_anonymous_namespace_log0_lut_table_array | {3 4 5 6 7 8 9 10 11 12 }
	Port: norm1 : pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array | {3 4 5 6 7 8 9 10 11 12 }
	Port: norm1 : pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array | {3 4 5 6 7 8 9 10 11 12 }
	Port: norm1 : pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array | {3 4 5 6 7 8 9 10 11 12 }
	Port: norm1 : pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array | {3 4 5 6 7 8 9 10 11 12 }
	Port: norm1 : pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array | {3 4 5 6 7 8 9 10 11 12 }
  - Chain level:
	State 1
		call_ln0 : 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                        Functional Unit                       |   DSP   |  Delay  |    FF   |   LUT   |
|----------|--------------------------------------------------------------|---------|---------|---------|---------|
|          | grp_norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_416 |    1    |  1.281  |   120   |   261   |
|          |                grp_norm1_Pipeline_L2_L3_fu_614               |    89   |  17.703 |   5313  |  16540  |
|   call   |                grp_norm1_Pipeline_L5_L6_fu_637               |   107   |  21.168 |   6425  |  20516  |
|          |              grp_norm1_Pipeline_L8_L9_L10_fu_661             |   127   |  65.198 |  11556  |  27733  |
|          |               grp_norm1_Pipeline_L12_L13_fu_777              |   107   |  21.168 |   6429  |  20516  |
|          |               grp_norm1_Pipeline_L15_L16_fu_801              |    88   |  16.849 |   5303  |  16596  |
|----------|--------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                              |   519   | 143.367 |  35146  |  102162 |
|----------|--------------------------------------------------------------|---------|---------|---------|---------|

Memories:
+------------+--------+--------+--------+--------+
|            |  BRAM  |   FF   |   LUT  |  URAM  |
+------------+--------+--------+--------+--------+
|  inp_image |    2   |    0   |    0   |    0   |
| inp_image_1|    2   |    0   |    0   |    0   |
|inp_image_10|    2   |    0   |    0   |    0   |
|inp_image_11|    2   |    0   |    0   |    0   |
|inp_image_12|    2   |    0   |    0   |    0   |
|inp_image_13|    2   |    0   |    0   |    0   |
|inp_image_14|    2   |    0   |    0   |    0   |
|inp_image_15|    2   |    0   |    0   |    0   |
|inp_image_16|    2   |    0   |    0   |    0   |
|inp_image_17|    2   |    0   |    0   |    0   |
|inp_image_18|    2   |    0   |    0   |    0   |
|inp_image_19|    2   |    0   |    0   |    0   |
| inp_image_2|    2   |    0   |    0   |    0   |
|inp_image_20|    2   |    0   |    0   |    0   |
|inp_image_21|    2   |    0   |    0   |    0   |
|inp_image_22|    2   |    0   |    0   |    0   |
|inp_image_23|    2   |    0   |    0   |    0   |
|inp_image_24|    2   |    0   |    0   |    0   |
|inp_image_25|    2   |    0   |    0   |    0   |
|inp_image_26|    2   |    0   |    0   |    0   |
|inp_image_27|    2   |    0   |    0   |    0   |
|inp_image_28|    2   |    0   |    0   |    0   |
|inp_image_29|    2   |    0   |    0   |    0   |
| inp_image_3|    2   |    0   |    0   |    0   |
|inp_image_30|    2   |    0   |    0   |    0   |
|inp_image_31|    2   |    0   |    0   |    0   |
|inp_image_32|    2   |    0   |    0   |    0   |
|inp_image_33|    2   |    0   |    0   |    0   |
|inp_image_34|    2   |    0   |    0   |    0   |
|inp_image_35|    2   |    0   |    0   |    0   |
|inp_image_36|    2   |    0   |    0   |    0   |
|inp_image_37|    2   |    0   |    0   |    0   |
|inp_image_38|    2   |    0   |    0   |    0   |
|inp_image_39|    2   |    0   |    0   |    0   |
| inp_image_4|    2   |    0   |    0   |    0   |
|inp_image_40|    2   |    0   |    0   |    0   |
|inp_image_41|    2   |    0   |    0   |    0   |
|inp_image_42|    2   |    0   |    0   |    0   |
|inp_image_43|    2   |    0   |    0   |    0   |
|inp_image_44|    2   |    0   |    0   |    0   |
|inp_image_45|    2   |    0   |    0   |    0   |
|inp_image_46|    2   |    0   |    0   |    0   |
|inp_image_47|    2   |    0   |    0   |    0   |
|inp_image_48|    2   |    0   |    0   |    0   |
|inp_image_49|    2   |    0   |    0   |    0   |
| inp_image_5|    2   |    0   |    0   |    0   |
|inp_image_50|    2   |    0   |    0   |    0   |
|inp_image_51|    2   |    0   |    0   |    0   |
|inp_image_52|    2   |    0   |    0   |    0   |
|inp_image_53|    2   |    0   |    0   |    0   |
|inp_image_54|    2   |    0   |    0   |    0   |
|inp_image_55|    2   |    0   |    0   |    0   |
|inp_image_56|    2   |    0   |    0   |    0   |
|inp_image_57|    2   |    0   |    0   |    0   |
|inp_image_58|    2   |    0   |    0   |    0   |
|inp_image_59|    2   |    0   |    0   |    0   |
| inp_image_6|    2   |    0   |    0   |    0   |
|inp_image_60|    2   |    0   |    0   |    0   |
|inp_image_61|    2   |    0   |    0   |    0   |
|inp_image_62|    2   |    0   |    0   |    0   |
|inp_image_63|    2   |    0   |    0   |    0   |
|inp_image_64|    2   |    0   |    0   |    0   |
|inp_image_65|    2   |    0   |    0   |    0   |
|inp_image_66|    2   |    0   |    0   |    0   |
|inp_image_67|    2   |    0   |    0   |    0   |
|inp_image_68|    2   |    0   |    0   |    0   |
|inp_image_69|    2   |    0   |    0   |    0   |
| inp_image_7|    2   |    0   |    0   |    0   |
|inp_image_70|    2   |    0   |    0   |    0   |
|inp_image_71|    2   |    0   |    0   |    0   |
|inp_image_72|    2   |    0   |    0   |    0   |
|inp_image_73|    2   |    0   |    0   |    0   |
|inp_image_74|    2   |    0   |    0   |    0   |
|inp_image_75|    2   |    0   |    0   |    0   |
|inp_image_76|    2   |    0   |    0   |    0   |
|inp_image_77|    2   |    0   |    0   |    0   |
|inp_image_78|    2   |    0   |    0   |    0   |
|inp_image_79|    2   |    0   |    0   |    0   |
| inp_image_8|    2   |    0   |    0   |    0   |
|inp_image_80|    2   |    0   |    0   |    0   |
|inp_image_81|    2   |    0   |    0   |    0   |
|inp_image_82|    2   |    0   |    0   |    0   |
|inp_image_83|    2   |    0   |    0   |    0   |
|inp_image_84|    2   |    0   |    0   |    0   |
|inp_image_85|    2   |    0   |    0   |    0   |
|inp_image_86|    2   |    0   |    0   |    0   |
|inp_image_87|    2   |    0   |    0   |    0   |
|inp_image_88|    2   |    0   |    0   |    0   |
|inp_image_89|    2   |    0   |    0   |    0   |
| inp_image_9|    2   |    0   |    0   |    0   |
|inp_image_90|    2   |    0   |    0   |    0   |
|inp_image_91|    2   |    0   |    0   |    0   |
|inp_image_92|    2   |    0   |    0   |    0   |
|inp_image_93|    2   |    0   |    0   |    0   |
|inp_image_94|    2   |    0   |    0   |    0   |
|inp_image_95|    2   |    0   |    0   |    0   |
+------------+--------+--------+--------+--------+
|    Total   |   192  |    0   |    0   |    0   |
+------------+--------+--------+--------+--------+

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |   519  |   143  |  35146 | 102162 |    -   |
|   Memory  |   192  |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |    -   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   192  |   519  |   143  |  35146 | 102162 |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
