# SOME DESCRIPTIVE TITLE.
# Copyright (C) 2003-2025, LLVM Project
# This file is distributed under the same license as the LLVM package.
# FIRST AUTHOR <EMAIL@ADDRESS>, YEAR.
#
#, fuzzy
msgid ""
msgstr ""
"Project-Id-Version: LLVM main\n"
"Report-Msgid-Bugs-To: \n"
"POT-Creation-Date: 2025-10-13 08:36+0000\n"
"PO-Revision-Date: YEAR-MO-DA HO:MI+ZONE\n"
"Last-Translator: FULL NAME <EMAIL@ADDRESS>\n"
"Language-Team: LANGUAGE <LL@li.org>\n"
"Language: zh_CN\n"
"MIME-Version: 1.0\n"
"Content-Type: text/plain; charset=UTF-8\n"
"Content-Transfer-Encoding: 8bit\n"

#: ../../../AMDGPUInstructionSyntax.rst:3
msgid "AMDGPU Instruction Syntax"
msgstr ""

#: ../../../AMDGPUInstructionSyntax.rst:11
msgid "Instructions"
msgstr ""

#: ../../../AMDGPUInstructionSyntax.rst:14
#: ../../../AMDGPUInstructionSyntax.rst:193
#: ../../../AMDGPUInstructionSyntax.rst:203
msgid "Syntax"
msgstr ""

#: ../../../AMDGPUInstructionSyntax.rst:17
msgid "Syntax of Regular Instructions"
msgstr ""

#: ../../../AMDGPUInstructionSyntax.rst:19
msgid "An instruction has the following syntax:"
msgstr ""

#: ../../../AMDGPUInstructionSyntax.rst:0
msgid ""
"``<``\\ *opcode mnemonic*\\ ``>    <``\\ *operand0*\\ ``>, <``\\ "
"*operand1*\\ ``>,...    <``\\ *modifier0*\\ ``> <``\\ *modifier1*\\ ``>...``"
msgstr ""

#: ../../../AMDGPUInstructionSyntax.rst:24
msgid ""
":doc:`Operands<AMDGPUOperandSyntax>` are normally comma-separated, while :"
"doc:`modifiers<AMDGPUModifierSyntax>` are space-separated."
msgstr ""

#: ../../../AMDGPUInstructionSyntax.rst:27
msgid ""
"The order of *operands* and *modifiers* is fixed. Most *modifiers* are "
"optional and may be omitted."
msgstr ""

#: ../../../AMDGPUInstructionSyntax.rst:31
msgid "Syntax of VOPD Instructions"
msgstr ""

#: ../../../AMDGPUInstructionSyntax.rst:33
msgid ""
"*VOPDX* and *VOPDY* instructions must be concatenated with the :: operator "
"to form a single *VOPD* instruction:"
msgstr ""

#: ../../../AMDGPUInstructionSyntax.rst:35
msgid ""
"``<``\\ *VOPDX instruction*\\ ``>  ::  <``\\ *VOPDY instruction*\\ ``>``"
msgstr ""

#: ../../../AMDGPUInstructionSyntax.rst:37
msgid "An example:"
msgstr ""

#: ../../../AMDGPUInstructionSyntax.rst:43
msgid ""
"Note that *VOPDX* and *VOPDY* instructions cannot be used as separate "
"opcodes."
msgstr ""

#: ../../../AMDGPUInstructionSyntax.rst:48
msgid "Opcode Mnemonic"
msgstr ""

#: ../../../AMDGPUInstructionSyntax.rst:50
msgid ""
"Opcode mnemonic describes opcode semantics and may include one or more "
"suffices in this order:"
msgstr ""

#: ../../../AMDGPUInstructionSyntax.rst:53
msgid ":ref:`Packing suffix<amdgpu_syn_instruction_pk>`."
msgstr ""

#: ../../../AMDGPUInstructionSyntax.rst:54
msgid ":ref:`Destination operand type suffix<amdgpu_syn_instruction_type>`."
msgstr ""

#: ../../../AMDGPUInstructionSyntax.rst:55
msgid ":ref:`Source operand type suffix<amdgpu_syn_instruction_type>`."
msgstr ""

#: ../../../AMDGPUInstructionSyntax.rst:56
msgid ":ref:`Encoding suffix<amdgpu_syn_instruction_enc>`."
msgstr ""

#: ../../../AMDGPUInstructionSyntax.rst:61
msgid "Packing Suffix"
msgstr ""

#: ../../../AMDGPUInstructionSyntax.rst:63
msgid ""
"Most instructions which operate on packed data have a *_pk* suffix. Unless "
"otherwise :ref:`noted<amdgpu_syn_instruction_operand_tags>`, these "
"instructions operate on and produce packed data composed of two values. The "
"type of values is indicated by :ref:`type "
"suffices<amdgpu_syn_instruction_type>`."
msgstr ""

#: ../../../AMDGPUInstructionSyntax.rst:69
msgid ""
"For example, the following instruction sums up two pairs of f16 values and "
"produces a pair of f16 values:"
msgstr ""

#: ../../../AMDGPUInstructionSyntax.rst:79
msgid "Type and Size Suffices"
msgstr ""

#: ../../../AMDGPUInstructionSyntax.rst:81
msgid ""
"Instructions which operate with data have an implied type of *data* "
"operands. This data type is specified as a suffix of instruction mnemonic."
msgstr ""

#: ../../../AMDGPUInstructionSyntax.rst:84
msgid ""
"There are instructions which have 2 type suffices: the first is the data "
"type of the destination operand, the second is the data type of source "
"*data* operand(s)."
msgstr ""

#: ../../../AMDGPUInstructionSyntax.rst:88
msgid ""
"Note that data type specified by an instruction does not apply to other "
"kinds of operands such as *addresses*, *offsets* and so on."
msgstr ""

#: ../../../AMDGPUInstructionSyntax.rst:91
msgid "The following table enumerates the most frequently used type suffices."
msgstr ""

#: ../../../AMDGPUInstructionSyntax.rst:94
msgid "Type Suffices"
msgstr ""

#: ../../../AMDGPUInstructionSyntax.rst:94
msgid "Packed instruction?"
msgstr ""

#: ../../../AMDGPUInstructionSyntax.rst:94
msgid "Data Type"
msgstr ""

#: ../../../AMDGPUInstructionSyntax.rst:96
msgid "_b512, _b256, _b128, _b64, _b32, _b16, _b8"
msgstr ""

#: ../../../AMDGPUInstructionSyntax.rst:96
#: ../../../AMDGPUInstructionSyntax.rst:97
#: ../../../AMDGPUInstructionSyntax.rst:98
#: ../../../AMDGPUInstructionSyntax.rst:99
msgid "No"
msgstr ""

#: ../../../AMDGPUInstructionSyntax.rst:96
msgid "Bits."
msgstr ""

#: ../../../AMDGPUInstructionSyntax.rst:97
msgid "_u64, _u32, _u16, _u8"
msgstr ""

#: ../../../AMDGPUInstructionSyntax.rst:97
msgid "Unsigned integer."
msgstr ""

#: ../../../AMDGPUInstructionSyntax.rst:98
msgid "_i64, _i32, _i16, _i8"
msgstr ""

#: ../../../AMDGPUInstructionSyntax.rst:98
msgid "Signed integer."
msgstr ""

#: ../../../AMDGPUInstructionSyntax.rst:99
msgid "_f64, _f32, _f16"
msgstr ""

#: ../../../AMDGPUInstructionSyntax.rst:99
msgid "Floating-point."
msgstr ""

#: ../../../AMDGPUInstructionSyntax.rst:100
msgid "_b16, _u16, _i16, _f16"
msgstr ""

#: ../../../AMDGPUInstructionSyntax.rst:100
msgid "Yes"
msgstr ""

#: ../../../AMDGPUInstructionSyntax.rst:100
msgid "Packed (b16x2, u16x2, etc)."
msgstr ""

#: ../../../AMDGPUInstructionSyntax.rst:103
msgid ""
"Instructions which have no type suffices are assumed to operate with "
"typeless data. The size of typeless data is specified by size suffices:"
msgstr ""

#: ../../../AMDGPUInstructionSyntax.rst:107
msgid "Size Suffix"
msgstr ""

#: ../../../AMDGPUInstructionSyntax.rst:107
msgid "Implied data type"
msgstr ""

#: ../../../AMDGPUInstructionSyntax.rst:107
msgid "Required register size in dwords"
msgstr ""

#: ../../../AMDGPUInstructionSyntax.rst:109
msgid "\\-"
msgstr ""

#: ../../../AMDGPUInstructionSyntax.rst:109
#: ../../../AMDGPUInstructionSyntax.rst:115
msgid "b32"
msgstr ""

#: ../../../AMDGPUInstructionSyntax.rst:109
#: ../../../AMDGPUInstructionSyntax.rst:115
#: ../../../AMDGPUInstructionSyntax.rst:119
#: ../../../AMDGPUInstructionSyntax.rst:123
#: ../../../AMDGPUInstructionSyntax.rst:124
msgid "1"
msgstr ""

#: ../../../AMDGPUInstructionSyntax.rst:110
msgid "x2"
msgstr ""

#: ../../../AMDGPUInstructionSyntax.rst:110
#: ../../../AMDGPUInstructionSyntax.rst:116
msgid "b64"
msgstr ""

#: ../../../AMDGPUInstructionSyntax.rst:110
#: ../../../AMDGPUInstructionSyntax.rst:116
#: ../../../AMDGPUInstructionSyntax.rst:125
#: ../../../AMDGPUInstructionSyntax.rst:126
msgid "2"
msgstr ""

#: ../../../AMDGPUInstructionSyntax.rst:111
msgid "x3"
msgstr ""

#: ../../../AMDGPUInstructionSyntax.rst:111
#: ../../../AMDGPUInstructionSyntax.rst:117
msgid "b96"
msgstr ""

#: ../../../AMDGPUInstructionSyntax.rst:111
#: ../../../AMDGPUInstructionSyntax.rst:117
msgid "3"
msgstr ""

#: ../../../AMDGPUInstructionSyntax.rst:112
msgid "x4"
msgstr ""

#: ../../../AMDGPUInstructionSyntax.rst:112
#: ../../../AMDGPUInstructionSyntax.rst:118
msgid "b128"
msgstr ""

#: ../../../AMDGPUInstructionSyntax.rst:112
#: ../../../AMDGPUInstructionSyntax.rst:118
msgid "4"
msgstr ""

#: ../../../AMDGPUInstructionSyntax.rst:113
msgid "x8"
msgstr ""

#: ../../../AMDGPUInstructionSyntax.rst:113
msgid "b256"
msgstr ""

#: ../../../AMDGPUInstructionSyntax.rst:113
msgid "8"
msgstr ""

#: ../../../AMDGPUInstructionSyntax.rst:114
msgid "x16"
msgstr ""

#: ../../../AMDGPUInstructionSyntax.rst:114
msgid "b512"
msgstr ""

#: ../../../AMDGPUInstructionSyntax.rst:114
msgid "16"
msgstr ""

#: ../../../AMDGPUInstructionSyntax.rst:115
msgid "x"
msgstr ""

#: ../../../AMDGPUInstructionSyntax.rst:116
msgid "xy"
msgstr ""

#: ../../../AMDGPUInstructionSyntax.rst:117
msgid "xyz"
msgstr ""

#: ../../../AMDGPUInstructionSyntax.rst:118
msgid "xyzw"
msgstr ""

#: ../../../AMDGPUInstructionSyntax.rst:119
msgid "d16_x"
msgstr ""

#: ../../../AMDGPUInstructionSyntax.rst:119
#: ../../../AMDGPUInstructionSyntax.rst:123
msgid "b16"
msgstr ""

#: ../../../AMDGPUInstructionSyntax.rst:120
msgid "d16_xy"
msgstr ""

#: ../../../AMDGPUInstructionSyntax.rst:120
#: ../../../AMDGPUInstructionSyntax.rst:124
msgid "b16x2"
msgstr ""

#: ../../../AMDGPUInstructionSyntax.rst:120
msgid "2 for GFX8.0, 1 for GFX8.1 and GFX9+"
msgstr ""

#: ../../../AMDGPUInstructionSyntax.rst:121
msgid "d16_xyz"
msgstr ""

#: ../../../AMDGPUInstructionSyntax.rst:121
#: ../../../AMDGPUInstructionSyntax.rst:125
msgid "b16x3"
msgstr ""

#: ../../../AMDGPUInstructionSyntax.rst:121
msgid "3 for GFX8.0, 2 for GFX8.1 and GFX9+"
msgstr ""

#: ../../../AMDGPUInstructionSyntax.rst:122
msgid "d16_xyzw"
msgstr ""

#: ../../../AMDGPUInstructionSyntax.rst:122
#: ../../../AMDGPUInstructionSyntax.rst:126
msgid "b16x4"
msgstr ""

#: ../../../AMDGPUInstructionSyntax.rst:122
msgid "4 for GFX8.0, 2 for GFX8.1 and GFX9+"
msgstr ""

#: ../../../AMDGPUInstructionSyntax.rst:123
msgid "d16_format_x"
msgstr ""

#: ../../../AMDGPUInstructionSyntax.rst:124
msgid "d16_format_xy"
msgstr ""

#: ../../../AMDGPUInstructionSyntax.rst:125
msgid "d16_format_xyz"
msgstr ""

#: ../../../AMDGPUInstructionSyntax.rst:126
msgid "d16_format_xyzw"
msgstr ""

#: ../../../AMDGPUInstructionSyntax.rst:130
msgid ""
"There are exceptions to the rules described above. Operands which have a "
"type different from the type specified by the opcode are :ref:"
"`tagged<amdgpu_syn_instruction_operand_tags>` in the description."
msgstr ""

#: ../../../AMDGPUInstructionSyntax.rst:134
msgid ""
"Examples of instructions with different types of source and destination "
"operands:"
msgstr ""

#: ../../../AMDGPUInstructionSyntax.rst:141
msgid "Examples of instructions with one data type:"
msgstr ""

#: ../../../AMDGPUInstructionSyntax.rst:148
msgid "Examples of instructions which operate with packed data:"
msgstr ""

#: ../../../AMDGPUInstructionSyntax.rst:156
msgid "Examples of typeless instructions which operate on b128 data:"
msgstr ""

#: ../../../AMDGPUInstructionSyntax.rst:166
msgid "Encoding Suffices"
msgstr ""

#: ../../../AMDGPUInstructionSyntax.rst:168
msgid ""
"Most *VOP1*, *VOP2* and *VOPC* instructions have several variants: they may "
"also be encoded in *VOP3*, *DPP* and *SDWA* formats."
msgstr ""

#: ../../../AMDGPUInstructionSyntax.rst:171
msgid ""
"The assembler selects an optimal encoding automatically based on instruction "
"operands and modifiers, unless a specific encoding is explicitly requested. "
"To force specific encoding, one can add a suffix to the opcode of the "
"instruction:"
msgstr ""

#: ../../../AMDGPUInstructionSyntax.rst:177
msgid "Encoding"
msgstr ""

#: ../../../AMDGPUInstructionSyntax.rst:177
msgid "Encoding Suffix"
msgstr ""

#: ../../../AMDGPUInstructionSyntax.rst:179
msgid "*VOP1*, *VOP2* and *VOPC* (32-bit) encoding"
msgstr ""

#: ../../../AMDGPUInstructionSyntax.rst:179
msgid "_e32"
msgstr ""

#: ../../../AMDGPUInstructionSyntax.rst:180
msgid "*VOP3* (64-bit) encoding"
msgstr ""

#: ../../../AMDGPUInstructionSyntax.rst:180
msgid "_e64"
msgstr ""

#: ../../../AMDGPUInstructionSyntax.rst:181
msgid "*DPP* encoding"
msgstr ""

#: ../../../AMDGPUInstructionSyntax.rst:181
msgid "_dpp"
msgstr ""

#: ../../../AMDGPUInstructionSyntax.rst:182
msgid "*SDWA* encoding"
msgstr ""

#: ../../../AMDGPUInstructionSyntax.rst:182
msgid "_sdwa"
msgstr ""

#: ../../../AMDGPUInstructionSyntax.rst:183
msgid "*VOP3 DPP* encoding"
msgstr ""

#: ../../../AMDGPUInstructionSyntax.rst:183
msgid "_e64_dpp"
msgstr ""

#: ../../../AMDGPUInstructionSyntax.rst:186
msgid ""
"This reference uses encoding suffices to specify which encoding is implied. "
"When no suffix is specified, native instruction encoding is assumed."
msgstr ""

#: ../../../AMDGPUInstructionSyntax.rst:190
msgid "Operands"
msgstr ""

#: ../../../AMDGPUInstructionSyntax.rst:195
msgid ""
"The syntax of generic operands is described :doc:`in this "
"document<AMDGPUOperandSyntax>`."
msgstr ""

#: ../../../AMDGPUInstructionSyntax.rst:197
msgid ""
"For detailed information about operands, follow *operand links* in GPU-"
"specific documents."
msgstr ""

#: ../../../AMDGPUInstructionSyntax.rst:200
msgid "Modifiers"
msgstr ""

#: ../../../AMDGPUInstructionSyntax.rst:205
msgid ""
"The syntax of modifiers is described :doc:`in this "
"document<AMDGPUModifierSyntax>`."
msgstr ""

#: ../../../AMDGPUInstructionSyntax.rst:207
msgid ""
"Information about modifiers supported for individual instructions may be "
"found in GPU-specific documents."
msgstr ""
