vhdl xil_defaultlib  \
"../../../bd/design_2/ip/design_2_assign_2_0_0/sim/design_2_assign_2_0_0.vhd" \
"../../../bd/design_2/sim/design_2.vhd" \

nosort
