Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Apr 26 14:21:06 2023
| Host         : PC-462 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a50ti
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    16 |
|    Minimum number of control sets                        |    16 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    25 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    16 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     1 |
| >= 16              |     9 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              14 |           13 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              12 |            4 |
| Yes          | No                    | No                     |              14 |           11 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             295 |           83 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+------------------------------------------+----------------------------------------+------------------+----------------+--------------+
|     Clock Signal     |               Enable Signal              |            Set/Reset Signal            | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------+------------------------------------------+----------------------------------------+------------------+----------------+--------------+
|  CLK100MHZ_IBUF_BUFG | morse_transmit/an_out_i_1_n_0            |                                        |                1 |              2 |         2.00 |
|  CLK100MHZ_IBUF_BUFG | morse_transmit/morse_code[1][0]_i_1_n_0  | letter_selector/letter_id_reg[5]_0     |                1 |              4 |         4.00 |
|  CLK100MHZ_IBUF_BUFG | morse_transmit/morse_code[1][0]_i_1_n_0  |                                        |                3 |              5 |         1.67 |
|  CLK100MHZ_IBUF_BUFG | morse_receive/lett_id[31]_i_1_n_0        |                                        |                7 |              7 |         1.00 |
|  CLK100MHZ_IBUF_BUFG | morse_receive/E[0]                       | BTNC_IBUF                              |                4 |              7 |         1.75 |
|  CLK100MHZ_IBUF_BUFG |                                          | BTNC_IBUF                              |                4 |             12 |         3.00 |
|  CLK100MHZ_IBUF_BUFG |                                          |                                        |               13 |             14 |         1.08 |
|  CLK100MHZ_IBUF_BUFG | letter_selector/p_1_in0                  | letter_selector/p_0_in[4]              |                9 |             29 |         3.22 |
|  CLK100MHZ_IBUF_BUFG | morse_transmit/morse_index[31]_i_2_n_0   | morse_transmit/morse_index[31]_i_1_n_0 |                8 |             31 |         3.88 |
|  CLK100MHZ_IBUF_BUFG | morse_receive/current_length[31]_i_1_n_0 | BTNC_IBUF                              |               10 |             32 |         3.20 |
|  CLK100MHZ_IBUF_BUFG | morse_receive/morse_length[31]_i_1_n_0   | BTNC_IBUF                              |                9 |             32 |         3.56 |
|  CLK100MHZ_IBUF_BUFG | letter_selector/letter_id[31]_i_2_n_0    | morse_transmit/SR[0]                   |               10 |             32 |         3.20 |
|  CLK100MHZ_IBUF_BUFG | morse_transmit/an_out_i_1_n_0            | morse_transmit/counter[0]_i_1_n_0      |                8 |             32 |         4.00 |
|  CLK100MHZ_IBUF_BUFG | morse_transmit/but_up_counter            | morse_transmit/ready_reg_0             |                8 |             32 |         4.00 |
|  CLK100MHZ_IBUF_BUFG | morse_transmit/but_up_counter            | morse_transmit/but_enter_counter       |                8 |             32 |         4.00 |
|  CLK100MHZ_IBUF_BUFG | morse_transmit/but_up_counter            | morse_transmit/but_down_counter        |                8 |             32 |         4.00 |
+----------------------+------------------------------------------+----------------------------------------+------------------+----------------+--------------+


