// Seed: 1270988006
module module_0 #(
    parameter id_21 = 32'd35
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    _id_21,
    id_22,
    id_23,
    id_24,
    id_25
);
  inout wire id_25;
  input wire id_24;
  inout wire id_23;
  inout wire id_22;
  inout wire _id_21;
  output wire id_20;
  inout wire id_19;
  output wire id_18;
  inout wire id_17;
  inout wire id_16;
  inout wire id_15;
  output wire id_14;
  inout wire id_13;
  input wire id_12;
  output logic [7:0] id_11;
  inout wire id_10;
  output wire id_9;
  output wire id_8;
  inout wire id_7;
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_26, id_27;
  assign id_4 = id_7;
  supply0 id_28 = -1;
  wire id_29;
  id_30 :
  assert property (@(posedge id_27) id_2)
  else $signed(75);
  ;
  assign id_11[id_21] = $signed(15);
  ;
  wire id_31;
  assign id_30[""] = 1 | id_12;
  wire [-1 : -1  -  1] id_32;
  always @(*) $signed(25);
  ;
  wire [1 'h0 : 1] id_33;
  assign id_21 = id_17;
  wire [1 : 1 'b0] id_34;
  logic id_35 = id_25;
  assign id_17 = 1'd0 == id_13;
endmodule
module module_1 #(
    parameter id_2 = 32'd58,
    parameter id_8 = 32'd82
) (
    id_1,
    _id_2
);
  inout wire _id_2;
  output logic [7:0] id_1;
  assign id_2 = id_2;
  wire id_3;
  wire id_4;
  logic [1 : id_2] id_5 = id_2 < 1'b0, id_6, id_7;
  parameter id_8 = -1;
  always @(posedge id_5) id_7 <= id_4;
  wire [1 : -1 'h0] id_9;
  assign id_1[(id_8)] = (id_6);
  module_0 modCall_1 (
      id_4,
      id_9,
      id_9,
      id_9,
      id_4,
      id_4,
      id_4,
      id_9,
      id_4,
      id_3,
      id_1,
      id_9,
      id_3,
      id_3,
      id_4,
      id_9,
      id_3,
      id_9,
      id_9,
      id_4,
      id_8,
      id_3,
      id_3,
      id_3,
      id_3
  );
  parameter id_10 = id_8;
  parameter id_11 = -1;
endmodule
