# Processing requirements

The following tables give the MIPS performance of the SSRC module. The cycles are measured with zero wait state memory and for I/O buffers of 40 ms.

**Note:** The user processing 32-bit processing must refer to the very high-quality MIPS results.


```{include} ../topics/on_arm7_and_arm9.md
:heading-offset: 3
```

```{include} ../topics/on_arm9e_and_xscale.md
:heading-offset: 3
```

```{include} ../topics/on_cortex-a8_for_worst_case_of_48000_hz_to_44100_h.md
:heading-offset: 3
```

**Parent topic:**[Resource usage](../topics/resource_usage.md)

