<!DOCTYPE html>
<html>
<head>
	<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
	<meta name="keywords" content="software linguistics, software language engineering, book of knowledge, glossary, academic publications, scientific research, open knowledge, open science"/>
	<title>BibSLEIGH — microprocessor stem</title>
	<link href="../stuff/bib.css" rel="stylesheet" type="text/css"/>
	<link href='http://fonts.googleapis.com/css?family=Exo+2:400,700,400italic,700italic' rel='stylesheet' type='text/css'>
	<script src="../stuff/jquery.min.js" type="text/javascript"></script>
</head>
<body>
<div class="left">
	<a href="../index.html"><img src="../stuff/bibsleigh.png" alt="BibSLEIGH" title="BibSLEIGH" class="pad"/></a>

	<div class="pad">
		<a href="../index.html"><img src="../stuff/p-corpus.png" alt="BibSLEIGH corpus" title="All papers in the corpus"/></a><br/>
		<a href="../tag/index.html"><img src="../stuff/p-tags.png" alt="BibSLEIGH tags" title="All known tags"/></a><br/>
		<a href="../bundle/index.html"><img src="../stuff/p-bundles.png" alt="BibSLEIGH bundles" title="All selected bundles"/></a><br/>
		<a href="../person/index.html"><img src="../stuff/p-people.png" alt="BibSLEIGH people" title="All contributors"/></a>
	</div>
	<a href="http://creativecommons.org/licenses/by/4.0/" title="CC-BY"><img src="../stuff/cc-by.png" alt="CC-BY"/></a><br/>
	<a href="http://opendatacommons.org/licenses/by/summary/" title="Open Knowledge"><img src="../stuff/open-knowledge.png" alt="Open Knowledge" /></a><br/>
	<a href="http://validator.w3.org/check/referer" title="XHTML 1.0 W3C Rec"><img src="../stuff/xhtml.png" alt="XHTML 1.0 W3C Rec" /></a><br/>
	<a href="http://jigsaw.w3.org/css-validator/check/referer" title="CSS 2.1 W3C CanRec"><img src="../stuff/css.png" alt="CSS 2.1 W3C CanRec" class="pad" /></a><br/>
	<div class="sm">
		<a href="../mailto:vadim@grammarware.net"><img src="../stuff/email.png" alt="email" title="Complain!" /></a>
		<a href="https://twitter.com/intent/tweet?screen_name=grammarware"><img src="../stuff/twitter.png" alt="twitter" title="Mention!" /></a>
	</div>

</div>
<div class="main">
<div class="tbox">
<code>Used together with:</code><hr/><span class="tag"><a href="power.html">power</a></span> (12)
<br/><span class="tag"><a href="verif.html">verif</a></span> (12)
<br/><span class="tag"><a href="design.html">design</a></span> (10)
<br/><span class="tag"><a href="use.html">use</a></span> (8)
<br/><span class="tag"><a href="model.html">model</a></span> (8)
</div>
<h2><span class="ttl">Stem</span> microprocessor$ (<a href="../words.html">all stems</a>)</h2>
<h3>60 papers:</h3>
<dl class="toc"><dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2015-ConstantinWKCB.html">DATE-2015-ConstantinWKCB</a></dt><dd>Exploiting dynamic timing margins in microprocessors for frequency-over-scaling with instruction-based clock adjustment (<abbr title="Jeremy Constantin">JC</abbr>, <abbr title="Lai Wang">LW</abbr>, <abbr title="Georgios Karakonstantis">GK</abbr>, <abbr title="Anupam Chattopadhyay">AC</abbr>, <abbr title="Andreas Burg">AB</abbr>), pp. 381–386.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2015-KainthKNVT.html">DATE-2015-KainthKNVT</a> <span class="tag"><a href="../tag/obfuscation.html" title="obfuscation">#obfuscation</a></span></dt><dd>Hardware-assisted code obfuscation for FPGA soft microprocessors (<abbr title="Meha Kainth">MK</abbr>, <abbr title="Lekshmi Krishnan">LK</abbr>, <abbr title="Chaitra Narayana">CN</abbr>, <abbr title="Sandesh Gubbi Virupaksha">SGV</abbr>, <abbr title="Russell Tessier">RT</abbr>), pp. 127–132.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2015-OborilET.html">DATE-2015-OborilET</a> <span class="tag"><a href="../tag/monitoring.html" title="monitoring">#monitoring</a></span> <span class="tag"><a href="../tag/online.html" title="online">#online</a></span></dt><dd>High-resolution online power monitoring for modern microprocessors (<abbr title="Fabian Oboril">FO</abbr>, <abbr title="Jos Ewert">JE</abbr>, <abbr title="Mehdi Baradaran Tahoori">MBT</abbr>), pp. 265–268.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2014-ChenRC.html">DATE-2014-ChenRC</a> <span class="tag"><a href="../tag/adaptation.html" title="adaptation">#adaptation</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/pipes%20and%20filters.html" title="pipes and filters">#pipes and filters</a></span></dt><dd>DARP: Dynamically Adaptable Resilient Pipeline design in microprocessors (<abbr title="Hu Chen">HC</abbr>, <abbr title="Sanghamitra Roy">SR</abbr>, <abbr title="Koushik Chakraborty">KC</abbr>), pp. 1–6.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2014-DweikAD.html">DATE-2014-DweikAD</a> <span class="tag"><a href="../tag/array.html" title="array">#array</a></span> <span class="tag"><a href="../tag/exception.html" title="exception">#exception</a></span> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span></dt><dd>Reliability-Aware Exceptions: Tolerating intermittent faults in microprocessor array structures (<abbr title="Waleed Dweik">WD</abbr>, <abbr title="Murali Annavaram">MA</abbr>, <abbr title="Michel Dubois">MD</abbr>), pp. 1–6.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2014-KondoKSWTNWAMKUKN.html">DATE-2014-KondoKSWTNWAMKUKN</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/evaluation.html" title="evaluation">#evaluation</a></span> <span class="tag"><a href="../tag/fine-grained.html" title="fine-grained">#fine-grained</a></span></dt><dd>Design and evaluation of fine-grained power-gating for embedded microprocessors (<abbr title="Masaaki Kondo">MK</abbr>, <abbr title="Hiroaki Kobayashi">HK</abbr>, <abbr title="Ryuichi Sakamoto">RS</abbr>, <abbr title="Motoki Wada">MW</abbr>, <abbr title="Jun Tsukamoto">JT</abbr>, <abbr title="Mitaro Namiki">MN</abbr>, <abbr title="Weihan Wang">WW</abbr>, <abbr title="Hideharu Amano">HA</abbr>, <abbr title="Kensaku Matsunaga">KM</abbr>, <abbr title="Masaru Kudo">MK</abbr>, <abbr title="Kimiyoshi Usami">KU</abbr>, <abbr title="Toshiya Komoda">TK</abbr>, <abbr title="Hiroshi Nakamura">HN</abbr>), pp. 1–6.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2014-WuWDHYY.html">DATE-2014-WuWDHYY</a> <span class="tag"><a href="../tag/integration.html" title="integration">#integration</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span></dt><dd>A thermal resilient integration of many-core microprocessors and main memory by 2.5D TSI I/Os (<abbr title="Sih-Sian Wu">SSW</abbr>, <abbr title="Kanwen Wang">KW</abbr>, <abbr title="Sai Manoj Pudukotai Dinakarrao">SMPD</abbr>, <abbr title="Tsung-Yi Ho">TYH</abbr>, <abbr title="Mingbin Yu">MY</abbr>, <abbr title="Hao Yu">HY</abbr>), pp. 1–4.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2013-ChenM.html">DATE-2013-ChenM</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>System-level modeling and microprocessor reliability analysis for backend wearout mechanisms (<abbr title="Chang-Chih Chen">CCC</abbr>, <abbr title="Linda Milor">LM</abbr>), pp. 1615–1620.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2013-WangYWZ.html">DATE-2013-WangYWZ</a> <span class="tag"><a href="../tag/3d.html" title="3d">#3d</a></span> <span class="tag"><a href="../tag/configuration%20management.html" title="configuration management">#configuration management</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span></dt><dd>3D reconfigurable power switch network for demand-supply matching between multi-output power converters and many-core microprocessors (<abbr title="Kanwen Wang">KW</abbr>, <abbr title="Hao Yu">HY</abbr>, <abbr title="Benfei Wang">BW</abbr>, <abbr title="Chun Zhang">CZ</abbr>), pp. 1643–1648.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/tap.png" alt="TAP"/><a href="../TAP-2013-BruckerFNW.html">TAP-2013-BruckerFNW</a> <span class="tag"><a href="../tag/case%20study.html" title="case study">#case study</a></span> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span></dt><dd>Test Program Generation for a Microprocessor — A Case-Study (<abbr title="Achim D. Brucker">ADB</abbr>, <abbr title="Abderrahmane Feliachi">AF</abbr>, <abbr title="Yakoub Nemouchi">YN</abbr>, <abbr title="Burkhart Wolff">BW</abbr>), pp. 76–95.</dd> <div class="pagevis" style="width:19px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2012-CampagnaV.html">DATE-2012-CampagnaV</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/detection.html" title="detection">#detection</a></span> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/hybrid.html" title="hybrid">#hybrid</a></span> <span class="tag"><a href="../tag/validation.html" title="validation">#validation</a></span></dt><dd>An hybrid architecture to detect transient faults in microprocessors: An experimental validation (<abbr title="Salvatore Campagna">SC</abbr>, <abbr title="Massimo Violante">MV</abbr>), pp. 1433–1438.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2012-WangTLG.html">DATE-2012-WangTLG</a> <span class="tag"><a href="../tag/runtime.html" title="runtime">#runtime</a></span></dt><dd>Runtime power estimator calibration for high-performance microprocessors (<abbr title="Hai Wang">HW</abbr>, <abbr title="Sheldon X.-D. Tan">SXDT</abbr>, <abbr title="Xuexin Liu">XL</abbr>, <abbr title="Ashish Gupta">AG</abbr>), pp. 352–357.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2010-EguiaTSPT.html">DATE-2010-EguiaTSPT</a> <span class="tag"><a href="../tag/behaviour.html" title="behaviour">#behaviour</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>General behavioral thermal modeling and characterization for multi-core microprocessor design (<abbr title="Thom Jefferson A. Eguia">TJAE</abbr>, <abbr title="Sheldon X.-D. Tan">SXDT</abbr>, <abbr title="Ruijing Shen">RS</abbr>, <abbr title="Eduardo H. Pacheco">EHP</abbr>, <abbr title="Murli Tirumala">MT</abbr>), pp. 1136–1141.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2010-LiZYZ.html">DATE-2010-LiZYZ</a> <span class="tag"><a href="../tag/functional.html" title="functional">#functional</a></span></dt><dd>Proactive NBTI mitigation for busy functional units in out-of-order microprocessors (<abbr title="Lin Li">LL</abbr>, <abbr title="Youtao Zhang">YZ</abbr>, <abbr title="Jun Yang">JY</abbr>, <abbr title="Jianhua Zhao">JZ</abbr>), pp. 411–416.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2010-PanHL.html">DATE-2010-PanHL</a> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>IVF: Characterizing the vulnerability of microprocessor structures to intermittent faults (<abbr title="Songjun Pan">SP</abbr>, <abbr title="Yu Hu">YH</abbr>, <abbr title="Xiaowei Li">XL</abbr>), pp. 238–243.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2010-ZhangLL.html">DATE-2010-ZhangLL</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/markov.html" title="markov">#markov</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>An abstraction-guided simulation approach using Markov models for microprocessor verification (<abbr title="Tao Zhang">TZ</abbr>, <abbr title="Tao Lv">TL</abbr>, <abbr title="Xiaowei Li">XL</abbr>), pp. 484–489.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2008-Brand.html">DATE-2008-Brand</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>Optimization of Design Flows for Multi-Core x86 Microprocessors in 45 and 32nm Technologies under Productivity Considerations (<abbr title="Hans-Jürgen Brand">HJB</abbr>), pp. 938–939.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2008-ZhouPB.html">DATE-2008-ZhouPB</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/metric.html" title="metric">#metric</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Harvesting Wasted Heat in a Microprocessor Using Thermoelectric Generators: Modeling, Analysis and Measurement (<abbr title="Yu Zhou">YZ</abbr>, <abbr title="Somnath Paul">SP</abbr>, <abbr title="Swarup Bhunia">SB</abbr>), pp. 98–103.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2007-BorkarJS.html">DATE-2007-BorkarJS</a> <span class="tag"><a href="../tag/integration.html" title="integration">#integration</a></span></dt><dd>Microprocessors in the era of terascale integration (<abbr title="Shekhar Borkar">SB</abbr>, <abbr title="Norman P. Jouppi">NPJ</abbr>, <abbr title="Per Stenström">PS</abbr>), pp. 237–242.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2007-LeGB.html">DATE-2007-LeGB</a> <span class="tag"><a href="../tag/pervasive.html" title="pervasive">#pervasive</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Formal verification of a pervasive interconnect bus system in a high-performance microprocessor (<abbr title="Thuyen Le">TL</abbr>, <abbr title="Tilman Glökler">TG</abbr>, <abbr title="Jason Baumgartner">JB</abbr>), pp. 219–224.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2007-MathaikuttySKLD.html">DATE-2007-MathaikuttySKLD</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span> <span class="tag"><a href="../tag/validation.html" title="validation">#validation</a></span></dt><dd>Design fault directed test generation for microprocessor validation (<abbr title="Deepak Mathaikutty">DM</abbr>, <abbr title="Sandeep K. Shukla">SKS</abbr>, <abbr title="Sreekumar V. Kodakara">SVK</abbr>, <abbr title="David J. Lilja">DJL</abbr>, <abbr title="Ajit Dingankar">AD</abbr>), pp. 761–766.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2007-SirowyWLV.html">DATE-2007-SirowyWLV</a> <span class="tag"><a href="../tag/clustering.html" title="clustering">#clustering</a></span></dt><dd>Two-level microprocessor-accelerator partitioning (<abbr title="Scott Sirowy">SS</abbr>, <abbr title="Yonghui Wu">YW</abbr>, <abbr title="Stefano Lonardi">SL</abbr>, <abbr title="Frank Vahid">FV</abbr>), pp. 313–318.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/case.png" alt="CASE"/><a href="../CASE-2006-LuLYW.html">CASE-2006-LuLYW</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span></dt><dd>Design of Bio-fermentation Control System Based on the Embedded Microprocessor (<abbr title="Xiafii Lu">XL</abbr>, <abbr title="Yingqiong Luo">YL</abbr>, <abbr title="Hailin Yang">HY</abbr>, <abbr title="Wu Wang">WW</abbr>), pp. 540–545.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2006-ViswanathAJ.html">DATE-2006-ViswanathAJ</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/pipes%20and%20filters.html" title="pipes and filters">#pipes and filters</a></span></dt><dd>Automatic insertion of low power annotations in RTL for pipelined microprocessors (<abbr title="Vinod Viswanath">VV</abbr>, <abbr title="Jacob A. Abraham">JAA</abbr>, <abbr title="Warren A. Hunt Jr.">WAHJ</abbr>), pp. 496–501.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2005-StittV.html">DATE-2005-StittV</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="../tag/decompiler.html" title="decompiler">#decompiler</a></span></dt><dd>A Decompilation Approach to Partitioning Software for Microprocessor/FPGA Platforms (<abbr title="Greg Stitt">GS</abbr>, <abbr title="Frank Vahid">FV</abbr>), pp. 396–397.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/cav.png" alt="CAV"/><a href="../CAV-2005-Bentley.html">CAV-2005-Bentley</a> <span class="tag"><a href="../tag/validation.html" title="validation">#validation</a></span></dt><dd>Validating a Modern Microprocessor (<abbr title="Bob Bentley">BB</abbr>), pp. 2–4.</dd> <div class="pagevis" style="width:2px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-v1-2004-Velev.html">DATE-v1-2004-Velev</a> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Exploiting Signal Unobservability for Efficient Translation to CNF in Formal Verification of Microprocessors (<abbr title="Miroslav N. Velev">MNV</abbr>), pp. 266–271.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-2004-PanagopoulosPP.html">SAC-2004-PanagopoulosPP</a> <span class="tag"><a href="../tag/attribute%20grammar.html" title="attribute grammar">#attribute grammar</a></span> <span class="tag"><a href="../tag/evaluation.html" title="evaluation">#evaluation</a></span> <span class="tag"><a href="../tag/hardware.html" title="hardware">#hardware</a></span></dt><dd>A hardware extension of the RISC microprocessor for Attribute Grammar evaluation (<abbr title="Ioannis Panagopoulos">IP</abbr>, <abbr title="Christos Pavlatos">CP</abbr>, <abbr title="George K. Papakonstantinou">GKP</abbr>), pp. 897–904.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/cav.png" alt="CAV"/><a href="../CAV-2004-Hunt.html">CAV-2004-Hunt</a> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Mechanical Mathematical Methods for Microprocessor Verification (<abbr title="Warren A. Hunt Jr.">WAHJ</abbr>), pp. 523–533.</dd> <div class="pagevis" style="width:10px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2003-CornoCRS.html">DATE-2003-CornoCRS</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span></dt><dd>Fully Automatic Test Program Generation for Microprocessor Cores (<abbr title="Fulvio Corno">FC</abbr>, <abbr title="Gianluca Cumani">GC</abbr>, <abbr title="Matteo Sonza Reorda">MSR</abbr>, <abbr title="Giovanni Squillero">GS</abbr>), pp. 11006–11011.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2003-QinM.html">DATE-2003-QinM</a> <span class="tag"><a href="../tag/formal%20method.html" title="formal method">#formal method</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Flexible and Formal Modeling of Microprocessors with Application to Retargetable Simulation (<abbr title="Wei Qin">WQ</abbr>, <abbr title="Sharad Malik">SM</abbr>), pp. 10556–10561.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2003-RebaudengoRV.html">DATE-2003-RebaudengoRV</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/pipes%20and%20filters.html" title="pipes and filters">#pipes and filters</a></span></dt><dd>An Accurate Analysis of the Effects of Soft Errors in the Instruction and Data Caches of a Pipelined Microprocessor (<abbr title="Maurizio Rebaudengo">MR</abbr>, <abbr title="Matteo Sonza Reorda">MSR</abbr>, <abbr title="Massimo Violante">MV</abbr>), pp. 10602–10607.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/cav.png" alt="CAV"/><a href="../CAV-2003-LahiriB.html">CAV-2003-LahiriB</a> <span class="tag"><a href="../tag/deduction.html" title="deduction">#deduction</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Deductive Verification of Advanced Out-of-Order Microprocessors (<abbr title="Shuvendu K. Lahiri">SKL</abbr>, <abbr title="Randal E. Bryant">REB</abbr>), pp. 341–353.</dd> <div class="pagevis" style="width:12px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2002-MishraDNT.html">DATE-2002-MishraDNT</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/execution.html" title="execution">#execution</a></span> <span class="tag"><a href="../tag/functional.html" title="functional">#functional</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/pipes%20and%20filters.html" title="pipes and filters">#pipes and filters</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Automatic Verification of In-Order Execution In Microprocessors with Fragmented Pipelines and Multicycle Functional Units (<abbr title="Prabhat Mishra">PM</abbr>, <abbr title="Nikil D. Dutt">NDD</abbr>, <abbr title="Alexandru Nicolau">AN</abbr>, <abbr title="Hiroyuki Tomiyama">HT</abbr>), pp. 36–43.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2002-PenzesM.html">DATE-2002-PenzesM</a> <span class="tag"><a href="../tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="../tag/estimation.html" title="estimation">#estimation</a></span></dt><dd>An Energy Estimation Method for Asynchronous Circuits with Application to an Asynchronous Microprocessor (<abbr title="Paul I. Pénzes">PIP</abbr>, <abbr title="Alain J. Martin">AJM</abbr>), pp. 640–647.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2002-PonomarevKG.html">DATE-2002-PonomarevKG</a> <span class="tag"><a href="../tag/estimation.html" title="estimation">#estimation</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>AccuPower: An Accurate Power Estimation Tool for Superscalar Microprocessors (<abbr title="Dmitry Ponomarev">DP</abbr>, <abbr title="Gurhan Kucuk">GK</abbr>, <abbr title="Kanad Ghose">KG</abbr>), pp. 124–129.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2002-Velev.html">DATE-2002-Velev</a> <span class="tag"><a href="../tag/similarity.html" title="similarity">#similarity</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Using Rewriting Rules and Positive Equality to Formally Verify Wide-Issue Out-of-Order Microprocessors with a Reorder Buffer (<abbr title="Miroslav N. Velev">MNV</abbr>), pp. 28–35.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2001-CornoRSV.html">DATE-2001-CornoRSV</a> <span class="tag"><a href="../tag/on%20the.html" title="on the">#on the</a></span></dt><dd>On the test of microprocessor IP cores (<abbr title="Fulvio Corno">FC</abbr>, <abbr title="Matteo Sonza Reorda">MSR</abbr>, <abbr title="Giovanni Squillero">GS</abbr>, <abbr title="Massimo Violante">MV</abbr>), pp. 209–213.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2001-HsiehCP.html">DATE-2001-HsiehCP</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Microprocessor power analysis by labeled simulation (<abbr title="Cheng-Ta Hsieh">CTH</abbr>, <abbr title="L. Chen">LC</abbr>, <abbr title="Massoud Pedram">MP</abbr>), pp. 182–189.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2001-Narita.html">DATE-2001-Narita</a> <span class="tag"><a href="../tag/game%20studies.html" title="game studies">#game studies</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>SH-4 RISC microprocessor for multimedia, game machine (<abbr title="Susumu Narita">SN</abbr>), pp. 699–701.</dd> <div class="pagevis" style="width:2px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2001-ZengABA.html">DATE-2001-ZengABA</a> <span class="tag"><a href="../tag/identification.html" title="identification">#identification</a></span></dt><dd>Full chip false timing path identification: applications to the PowerPCTM microprocessors (<abbr title="Jing Zeng">JZ</abbr>, <abbr title="Magdy S. Abadir">MSA</abbr>, <abbr title="Jayanta Bhadra">JB</abbr>, <abbr title="Jacob A. Abraham">JAA</abbr>), pp. 514–519.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/tacas.png" alt="TACAS"/><a href="../TACAS-2001-Velev.html">TACAS-2001-Velev</a> <span class="tag"><a href="../tag/abstraction.html" title="abstraction">#abstraction</a></span> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Automatic Abstraction of Memories in the Formal Verification of Superscalar Microprocessors (<abbr title="Miroslav N. Velev">MNV</abbr>), pp. 252–267.</dd> <div class="pagevis" style="width:15px"></div>
<dt><img src="../stuff/cav.png" alt="CAV"/><a href="../CAV-2001-BjesseLM.html">CAV-2001-BjesseLM</a> <span class="tag"><a href="../tag/debugging.html" title="debugging">#debugging</a></span> <span class="tag"><a href="../tag/satisfiability.html" title="satisfiability">#satisfiability</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Finding Bugs in an α Microprocessor Using Satisfiability Solvers (<abbr title="Per Bjesse">PB</abbr>, <abbr title="Tim Leonard">TL</abbr>, <abbr title="Abdel Mokkedem">AM</abbr>), pp. 454–464.</dd> <div class="pagevis" style="width:10px"></div>
<dt><img src="../stuff/cav.png" alt="CAV"/><a href="../CAV-2000-Velev.html">CAV-2000-Velev</a> <span class="tag"><a href="../tag/execution.html" title="execution">#execution</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Formal Verification of VLIW Microprocessors with Speculative Execution (<abbr title="Miroslav N. Velev">MNV</abbr>), pp. 296–311.</dd> <div class="pagevis" style="width:15px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1999-FournierAL.html">DATE-1999-FournierAL</a> <span class="tag"><a href="../tag/functional.html" title="functional">#functional</a></span> <span class="tag"><a href="../tag/product%20line.html" title="product line">#product line</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Functional Verification Methodology for Microprocessors Using the Genesys Test-Program Generator-Application to the x86 Microprocessors Family (<abbr title="Laurent Fournier">LF</abbr>, <abbr title="Yaron Arbetman">YA</abbr>, <abbr title="Moshe Levinger">ML</abbr>), pp. 434–441.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/fm.png" alt="FM"/><a href="../FM-v1-1999-LotzKW.html">FM-v1-1999-LotzKW</a> <span class="tag"><a href="../tag/hardware.html" title="hardware">#hardware</a></span> <span class="tag"><a href="../tag/security.html" title="security">#security</a></span></dt><dd>A Formal Security Model for Microprocessor Hardware (<abbr title="Volkmar Lotz">VL</abbr>, <abbr title="Volker Kessler">VK</abbr>, <abbr title="Georg Walter">GW</abbr>), pp. 718–737.</dd> <div class="pagevis" style="width:19px"></div>
<dt><img src="../stuff/cav.png" alt="CAV"/><a href="../CAV-1999-BiereCRZ.html">CAV-1999-BiereCRZ</a> <span class="tag"><a href="../tag/model%20checking.html" title="model checking">#model checking</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Verifiying Safety Properties of a Power PC Microprocessor Using Symbolic Model Checking without BDDs (<abbr title="Armin Biere">AB</abbr>, <abbr title="Edmund M. Clarke">EMC</abbr>, <abbr title="Richard Raimi">RR</abbr>, <abbr title="Yunshan Zhu">YZ</abbr>), pp. 60–71.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1998-WangAZ.html">DATE-1998-WangAZ</a> <span class="tag"><a href="../tag/array.html" title="array">#array</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/effectiveness.html" title="effectiveness">#effectiveness</a></span> <span class="tag"><a href="../tag/validation.html" title="validation">#validation</a></span></dt><dd>Measuring the Effectiveness of Various Design Validation Approaches For PowerPC(TM) Microprocessor Arrays (<abbr title="Li-C. Wang">LCW</abbr>, <abbr title="Magdy S. Abadir">MSA</abbr>, <abbr title="Jing Zeng">JZ</abbr>), pp. 273–277.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/cav.png" alt="CAV"/><a href="../CAV-1998-HosabettuSG.html">CAV-1998-HosabettuSG</a> <span class="tag"><a href="../tag/correctness.html" title="correctness">#correctness</a></span> <span class="tag"><a href="../tag/pipes%20and%20filters.html" title="pipes and filters">#pipes and filters</a></span> <span class="tag"><a href="../tag/proving.html" title="proving">#proving</a></span></dt><dd>Decomposing the Proof of Correctness of pipelined Microprocessors (<abbr title="Ravi Hosabettu">RH</abbr>, <abbr title="Mandayam K. Srivas">MKS</abbr>, <abbr title="Ganesh Gopalakrishnan">GG</abbr>), pp. 122–134.</dd> <div class="pagevis" style="width:12px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../EDTC-1997-NarayananSKLB.html">EDTC-1997-NarayananSKLB</a> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span></dt><dd>A fault diagnosis methodology for the UltraSPARCTM-I microprocessor (<abbr title="Sridhar Narayanan">SN</abbr>, <abbr title="R. Srinivasan">RS</abbr>, <abbr title="R. P. Kunda">RPK</abbr>, <abbr title="Marc E. Levitt">MEL</abbr>, <abbr title="Saied Bozorgui-Nesbat">SBN</abbr>), pp. 494–500.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/cav.png" alt="CAV"/><a href="../CAV-1997-BarrettM.html">CAV-1997-BarrettM</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/model%20checking.html" title="model checking">#model checking</a></span></dt><dd>Model Checking in a Microprocessor Design Project (<abbr title="Geoff Barrett">GB</abbr>, <abbr title="Anthony McIsaac">AM</abbr>), pp. 214–225.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/cav.png" alt="CAV"/><a href="../CAV-1997-SawadaH.html">CAV-1997-SawadaH</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/pipes%20and%20filters.html" title="pipes and filters">#pipes and filters</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Trace Table Based Approach for Pipeline Microprocessor Verification (<abbr title="Jun Sawada">JS</abbr>, <abbr title="Warren A. Hunt Jr.">WAHJ</abbr>), pp. 364–375.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../EDAC-1994-GreinerLWW.html">EDAC-1994-GreinerLWW</a> <span class="tag"><a href="../tag/complexity.html" title="complexity">#complexity</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/library.html" title="library">#library</a></span></dt><dd>Design of a High Complexity Superscalar Microprocessor with the Portable IDPS ASIC Library (<abbr title="Alain Greiner">AG</abbr>, <abbr title="L. Lucas">LL</abbr>, <abbr title="Franck Wajsbürt">FW</abbr>, <abbr title="Laurent Winckel">LW</abbr>), pp. 9–13.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-1994-GrubbsHTM.html">SAC-1994-GrubbsHTM</a> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Motorola 68040 microprocessor simulation for the Sun Workstation (<abbr title="Trey Grubbs">TG</abbr>, <abbr title="Bill Herring">BH</abbr>, <abbr title="Richard Tan">RT</abbr>, <abbr title="Susan Mengel">SM</abbr>), pp. 25–30.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/cav.png" alt="CAV"/><a href="../CAV-1994-BurchD.html">CAV-1994-BurchD</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/pipes%20and%20filters.html" title="pipes and filters">#pipes and filters</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Automatic verification of Pipelined Microprocessor Control (<abbr title="Jerry R. Burch">JRB</abbr>, <abbr title="David L. Dill">DLD</abbr>), pp. 68–80.</dd> <div class="pagevis" style="width:12px"></div>
<dt><img src="../stuff/cade.png" alt="CADE"/><a href="../CADE-1992-BoyerY.html">CADE-1992-BoyerY</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/correctness.html" title="correctness">#correctness</a></span> <span class="tag"><a href="../tag/proving.html" title="proving">#proving</a></span> <span class="tag"><a href="../tag/source%20code.html" title="source code">#source code</a></span></dt><dd>Automated Correctness Proofs of Machine Code Programs for a Commercial Microprocessor (<abbr title="Robert S. Boyer">RSB</abbr>, <abbr title="Yuan Yu">YY</abbr>), pp. 416–430.</dd> <div class="pagevis" style="width:14px"></div>
<dt><img src="../stuff/cav.png" alt="CAV"/><a href="../CAV-1992-HamaguchiHY.html">CAV-1992-HamaguchiHY</a> <span class="tag"><a href="../tag/branch.html" title="branch">#branch</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Design Verification of a Microprocessor Using Branching Time Regular Temporal Logic (<abbr title="Kiyoharu Hamaguchi">KH</abbr>, <abbr title="Hiromi Hiraishi">HH</abbr>, <abbr title="Shuzo Yajima">SY</abbr>), pp. 206–219.</dd> <div class="pagevis" style="width:13px"></div>
<dt><img src="../stuff/icse.png" alt="ICSE"/><a href="../ICSE-1979-AnconaDD.html">ICSE-1979-AnconaDD</a> <span class="tag"><a href="../tag/development.html" title="development">#development</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Cross Software Development for Microprocessors Using a Translator Writing System (<abbr title="Massimo Ancona">MA</abbr>, <abbr title="Gabriella Dodero">GD</abbr>, <abbr title="E. L. Durante">ELD</abbr>), pp. 399–402.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/icse.png" alt="ICSE"/><a href="../ICSE-1979-DAgapayeff.html">ICSE-1979-DAgapayeff</a> <span class="tag"><a href="../tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="../tag/on%20the.html" title="on the">#on the</a></span></dt><dd>On Microprocessors: A Platform for True Program Portability with Examples from Microcobal (<abbr title="A. D'Agapayeff">AD</abbr>), pp. 332–339.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/sosp.png" alt="SOSP"/><a href="../SOSP-1975-ArdenB.html">SOSP-1975-ArdenB</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>A Multi-Microprocessor Computer System Architecture (<abbr title="Bruce W. Arden">BWA</abbr>, <abbr title="Alan D. Berenbaum">ADB</abbr>), pp. 114–121.</dd> <div class="pagevis" style="width:7px"></div></dl>
</div>
<hr style="clear:both"/>
<div class="last">
	<em>
		<a href="http://bibtex.github.io">Bibliography of Software Language Engineering in Generated Hypertext</a>
		(<a href="http://github.com/slebok/bibsleigh">BibSLEIGH</a>) is
		created and maintained by <a href="http://grammarware.github.io/">Dr. Vadim Zaytsev</a>.<br/>
		Hosted as a part of <a href="http://slebok.github.io/">SLEBOK</a> on <a href="http://www.github.com/">GitHub</a>.
	</em>
</div>
</body>
</html>