$date
	Sun Nov  2 18:43:27 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_submarine_top $end
$var wire 1 ! sink $end
$var wire 1 " hit $end
$var wire 1 # done $end
$var wire 1 $ busy $end
$var reg 1 % clk $end
$var reg 1 & cord_valid $end
$var reg 2 ' init_select [1:0] $end
$var reg 1 ( rstn $end
$var reg 3 ) x [2:0] $end
$var reg 3 * y [2:0] $end
$scope module uut $end
$var wire 1 % clk $end
$var wire 1 & cord_valid $end
$var wire 2 + init_select [1:0] $end
$var wire 1 , mem_sel $end
$var wire 1 ( rstn $end
$var wire 3 - x [2:0] $end
$var wire 3 . y [2:0] $end
$var wire 1 ! sink $end
$var wire 1 / mem_empty $end
$var wire 1 0 mem_data_out_valid $end
$var wire 2 1 mem_data_out [1:0] $end
$var wire 1 " hit $end
$var wire 3 2 game_mem_y [2:0] $end
$var wire 3 3 game_mem_x [2:0] $end
$var wire 1 4 game_mem_data_in_valid $end
$var wire 1 # done $end
$var wire 1 $ busy $end
$var wire 1 5 bfs_start $end
$var wire 1 6 bfs_sink $end
$var wire 1 7 bfs_mem_wr_en $end
$var wire 2 8 bfs_mem_wr_data [1:0] $end
$var wire 1 9 bfs_mem_in_valid $end
$var wire 3 : bfs_mem_addr_y [2:0] $end
$var wire 3 ; bfs_mem_addr_x [2:0] $end
$var wire 1 < bfs_done $end
$var parameter 32 = WIDTH $end
$scope module bfs_inst $end
$var wire 1 % clk $end
$var wire 1 > found $end
$var wire 1 ( rstn $end
$var wire 3 ? y_upper [2:0] $end
$var wire 3 @ y_lower [2:0] $end
$var wire 3 A y [2:0] $end
$var wire 3 B x_right [2:0] $end
$var wire 3 C x_left [2:0] $end
$var wire 3 D x [2:0] $end
$var wire 1 0 mem_ready $end
$var wire 2 E mem_rd_data [1:0] $end
$var wire 1 5 bfs_start $end
$var parameter 4 F BFS_CHECK $end
$var parameter 4 G BFS_CLEAR $end
$var parameter 4 H BFS_DONE $end
$var parameter 4 I BFS_LOAD $end
$var parameter 3 J CHECK_DELAY $end
$var parameter 3 K CHECK_FOUND $end
$var parameter 3 L CHECK_IDLE $end
$var parameter 4 M DELAY $end
$var parameter 32 N WIDTH $end
$var parameter 3 O X_L $end
$var parameter 3 P X_R $end
$var parameter 3 Q Y_D $end
$var parameter 3 R Y_U $end
$var reg 1 < bfs_done $end
$var reg 4 S bfs_next_state [3:0] $end
$var reg 1 6 bfs_sink $end
$var reg 4 T bfs_state [3:0] $end
$var reg 64 U bfs_state_name [63:0] $end
$var reg 3 V cell_count [2:0] $end
$var reg 1 W check_done_sig $end
$var reg 3 X check_next_state [2:0] $end
$var reg 1 Y check_start $end
$var reg 3 Z check_state [2:0] $end
$var reg 64 [ check_state_name [63:0] $end
$var reg 1 \ found_gray $end
$var reg 1 ] found_white $end
$var reg 3 ^ gray_x [2:0] $end
$var reg 3 _ gray_y [2:0] $end
$var reg 3 ` mem_addr_x [2:0] $end
$var reg 3 a mem_addr_y [2:0] $end
$var reg 1 9 mem_in_valid $end
$var reg 2 b mem_wr_data [1:0] $end
$var reg 1 7 mem_wr_en $end
$var reg 3 c orig_x [2:0] $end
$var reg 3 d orig_y [2:0] $end
$upscope $end
$scope module game $end
$var wire 1 < bfs_done $end
$var wire 1 6 bfs_sink $end
$var wire 1 $ busy $end
$var wire 1 % clk $end
$var wire 1 & cord_valid $end
$var wire 1 ( rstn $end
$var wire 3 e x [2:0] $end
$var wire 3 f y [2:0] $end
$var wire 1 / mem_empty $end
$var wire 1 0 mem_data_out_valid $end
$var wire 2 g mem_data_out [1:0] $end
$var wire 6 h index [5:0] $end
$var parameter 3 i CHECK_COR $end
$var parameter 3 j CHECK_SINK $end
$var parameter 3 k DELAY $end
$var parameter 3 l DONE $end
$var parameter 3 m WAIT_FOR_COR $end
$var parameter 32 n WIDTH $end
$var reg 1 5 bfs_start $end
$var reg 1 # done $end
$var reg 1 " hit $end
$var reg 1 4 mem_data_in_valid $end
$var reg 3 o mem_x [2:0] $end
$var reg 3 p mem_y [2:0] $end
$var reg 3 q next_state [2:0] $end
$var reg 1 ! sink $end
$var reg 3 r state [2:0] $end
$var reg 64 s state_name [63:0] $end
$upscope $end
$scope module memory $end
$var wire 1 % clk $end
$var wire 2 t in1_data_in [1:0] $end
$var wire 1 4 in1_data_in_valid $end
$var wire 1 u in1_wr_en $end
$var wire 3 v in1_x [2:0] $end
$var wire 3 w in1_y [2:0] $end
$var wire 2 x in2_data_in [1:0] $end
$var wire 1 9 in2_data_in_valid $end
$var wire 1 7 in2_wr_en $end
$var wire 3 y in2_x [2:0] $end
$var wire 3 z in2_y [2:0] $end
$var wire 1 , in_sel $end
$var wire 2 { init_select [1:0] $end
$var wire 2 | m00 [1:0] $end
$var wire 2 } m01 [1:0] $end
$var wire 2 ~ m02 [1:0] $end
$var wire 2 !" m03 [1:0] $end
$var wire 2 "" m04 [1:0] $end
$var wire 2 #" m05 [1:0] $end
$var wire 2 $" m10 [1:0] $end
$var wire 2 %" m11 [1:0] $end
$var wire 2 &" m12 [1:0] $end
$var wire 2 '" m13 [1:0] $end
$var wire 2 (" m14 [1:0] $end
$var wire 2 )" m15 [1:0] $end
$var wire 2 *" m20 [1:0] $end
$var wire 2 +" m21 [1:0] $end
$var wire 2 ," m22 [1:0] $end
$var wire 2 -" m23 [1:0] $end
$var wire 2 ." m24 [1:0] $end
$var wire 2 /" m25 [1:0] $end
$var wire 2 0" m30 [1:0] $end
$var wire 2 1" m31 [1:0] $end
$var wire 2 2" m32 [1:0] $end
$var wire 2 3" m33 [1:0] $end
$var wire 2 4" m34 [1:0] $end
$var wire 2 5" m35 [1:0] $end
$var wire 2 6" m40 [1:0] $end
$var wire 2 7" m41 [1:0] $end
$var wire 2 8" m42 [1:0] $end
$var wire 2 9" m43 [1:0] $end
$var wire 2 :" m44 [1:0] $end
$var wire 2 ;" m45 [1:0] $end
$var wire 2 <" m50 [1:0] $end
$var wire 2 =" m51 [1:0] $end
$var wire 2 >" m52 [1:0] $end
$var wire 2 ?" m53 [1:0] $end
$var wire 2 @" m54 [1:0] $end
$var wire 2 A" m55 [1:0] $end
$var wire 1 ( rstn $end
$var wire 3 B" y [2:0] $end
$var wire 3 C" x [2:0] $end
$var wire 1 D" wr_en $end
$var wire 12 E" row5_flat [11:0] $end
$var wire 12 F" row4_flat [11:0] $end
$var wire 12 G" row3_flat [11:0] $end
$var wire 12 H" row2_flat [11:0] $end
$var wire 12 I" row1_flat [11:0] $end
$var wire 12 J" row0_flat [11:0] $end
$var wire 6 K" index [5:0] $end
$var wire 1 L" data_in_valid $end
$var wire 2 M" data_in [1:0] $end
$var parameter 32 N" WIDTH $end
$var reg 2 O" data_out [1:0] $end
$var reg 1 0 data_out_valid $end
$var reg 1 / empty $end
$var integer 32 P" col [31:0] $end
$var integer 32 Q" k [31:0] $end
$var integer 32 R" row [31:0] $end
$scope begin row_signals[0] $end
$var parameter 2 S" i $end
$upscope $end
$scope begin row_signals[1] $end
$var parameter 2 T" i $end
$upscope $end
$scope begin row_signals[2] $end
$var parameter 3 U" i $end
$upscope $end
$scope begin row_signals[3] $end
$var parameter 3 V" i $end
$upscope $end
$scope begin row_signals[4] $end
$var parameter 4 W" i $end
$upscope $end
$scope begin row_signals[5] $end
$var parameter 4 X" i $end
$upscope $end
$scope begin $ivl_for_loop0 $end
$var integer 32 Y" i [31:0] $end
$upscope $end
$scope begin $ivl_for_loop1 $end
$var integer 32 Z" i [31:0] $end
$upscope $end
$scope begin $ivl_for_loop2 $end
$var integer 32 [" i [31:0] $end
$upscope $end
$scope begin $ivl_for_loop3 $end
$var integer 32 \" i [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b101 X"
b100 W"
b11 V"
b10 U"
b1 T"
b0 S"
b110 N"
b110 n
b0 m
b11 l
b110 k
b10 j
b1 i
b11 R
b100 Q
b10 P
b1 O
b110 N
b1111 M
b0 L
b101 K
b110 J
b0 I
b1110 H
b1000 G
b10 F
b110 =
$end
#0
$dumpvars
bx \"
bx ["
bx Z"
b100100 Y"
b110 R"
b100100 Q"
b110 P"
b0 O"
b0 M"
0L"
b0 K"
b10001010000 J"
b0 I"
b10100000100 H"
b1 G"
b1 F"
b101 E"
0D"
b0 C"
b0 B"
b0 A"
b0 @"
b0 ?"
b0 >"
b1 ="
b1 <"
b0 ;"
b0 :"
b0 9"
b0 8"
b0 7"
b1 6"
b0 5"
b0 4"
b0 3"
b0 2"
b0 1"
b1 0"
b1 /"
b1 ."
b0 -"
b0 ,"
b1 +"
b0 *"
b0 )"
b0 ("
b0 '"
b0 &"
b0 %"
b0 $"
b1 #"
b0 ""
b1 !"
b1 ~
b0 }
b0 |
b0 {
b0 z
b0 y
b0 x
b0 w
b0 v
0u
b0 t
b10101110101111101000011010011110101001001000100 s
b0 r
bx q
b0 p
b0 o
bx h
b0 g
bx f
bx e
b0 d
b0 c
b0 b
b0 a
b0 `
b0 _
b0 ^
0]
0\
b1001001010001000100110001000101 [
b0 Z
0Y
b0 X
0W
b0 V
b1001100010011110100000101000100 U
b0 T
b0 S
b0 E
b0 D
b0 C
b1 B
b0 A
b0 @
b1 ?
0>
0<
b0 ;
b0 :
09
b0 8
07
06
05
04
b0 3
b0 2
b0 1
00
0/
bx .
bx -
0,
b0 +
bx *
bx )
0(
b0 '
0&
0%
0$
0#
0"
0!
$end
#5000
b100100 Y"
1%
#10000
b10010 h
0%
1&
b0 *
b0 .
b0 f
b11 )
b11 -
b11 e
1(
#15000
b10010 K"
b100010001000101010011000100000101011001 s
1$
1L"
b11 C"
b1 q
b110 r
14
b11 3
b11 D
b11 o
b11 v
1%
#20000
0%
0&
#25000
0L"
10
b1 1
b1 E
b1 g
b1 O"
04
1%
#30000
0%
#35000
b10000110101111101000011010011110101001001000100 s
b1 r
00
1%
#40000
0%
#45000
b10000110101111101010011010010010100111001001011 s
b10 r
1%
#50000
0%
#55000
b0 K"
b0 C"
1,
15
1%
#60000
0%
#65000
b100001101001000010001010100001101001011 U
b100 B
b10 C
b10 T
b11 c
1%
#70000
0%
#75000
1Y
1%
#80000
0%
#85000
b1000011010111110100010001000101010011000100000101011001 [
b1100 K"
1L"
b10 C"
b1 X
b110 Z
19
b10 ;
b10 `
b10 y
1%
#90000
0%
#95000
0L"
09
10
b0 1
b0 E
b0 g
b0 O"
1%
#100000
0%
#105000
b10110000101111101001100 [
00
b1 Z
1%
#110000
0%
#115000
b1000011010111110100010001000101010011000100000101011001 [
b11000 K"
1L"
b100 C"
b10 X
b110 Z
19
b100 ;
b100 `
b100 y
1%
#120000
0%
#125000
0L"
10
b1 1
b1 E
b1 g
b1 O"
09
1%
#130000
0%
#135000
b10110000101111101010010 [
b10 Z
00
1%
#140000
0%
#145000
b1000011010111110100010001000101010011000100000101011001 [
b10011 K"
1L"
b1 B"
b11 C"
1>
b11 X
b110 Z
19
b1 :
b1 a
b1 z
b11 ;
b11 `
b11 y
b1 V
1]
1%
#150000
0%
#155000
0L"
09
10
b0 1
b0 E
b0 g
b0 O"
1%
#160000
0%
#165000
b10110010101111101010101 [
00
b11 Z
1%
#170000
0%
#175000
b1000011010111110100010001000101010011000100000101011001 [
b10010 K"
1L"
b0 B"
b100 X
b110 Z
19
b0 :
b0 a
b0 z
1%
#180000
0%
#185000
0L"
10
b1 1
b1 E
b1 g
b1 O"
09
1%
#190000
0%
#195000
b10110010101111101000100 [
b100 Z
00
1%
#200000
0%
#205000
b1000011010111110100011001001111010101010100111001000100 [
b101 Z
1%
#210000
0%
#215000
1W
1%
#220000
0%
#225000
b100010001000101010011000100000101011001 U
1L"
b10 M"
1D"
b1110 S
b1111 T
19
b10 8
b10 b
b10 x
17
0Y
1%
#230000
0%
#235000
b1001001010001000100110001000101 [
0D"
0L"
b100100 Q"
0/
b10 0"
b10 G"
b110 P"
b110 R"
07
09
0W
b0 Z
10
1%
#240000
0%
#245000
b1000100010011110100111001000101 U
00
b1110 T
1%
#250000
0%
#255000
1<
1%
#260000
0%
#265000
b0 M"
b10101110101111101000011010011110101001001000100 s
0$
0,
05
1"
b0 r
1%
#270000
0%
#275000
b1001100010011110100000101000100 U
b0 K"
b100010001000101010011000100000101011001 s
1$
1L"
b0 C"
b110 r
14
b0 3
b0 D
b0 o
b0 v
0"
0<
b0 T
b0 h
1%
1&
b0 )
b0 -
b0 e
#280000
0%
#285000
0L"
10
b0 1
b0 E
b0 g
b0 O"
04
1%
0&
#290000
0%
#295000
b10000110101111101000011010011110101001001000100 s
b1 r
00
1%
#300000
0%
#305000
b10101110101111101000011010011110101001001000100 s
0$
b0 r
1%
