The bug is that the FSM does not check whether the input is in the valid range ('0'â€“'9'). In the sequential always block, the design simply sets

â€ƒâ€ƒstate <= num_in;
â€ƒâ€ƒvalid <= 1;

so that even when a value like 10 or 15 is applied, the FSM still flags the output as valid. The testbench, however, expects outâ€of-range inputs to yield valid = 0 and an output_data of 0.

To fix this, you need to add a check so that if num_in is greater than 9, the FSM sets valid to 0 and (optionally) the output data to a default value. For example, you can modify the always block as follows:

â€ƒâ€ƒalways @(posedge clk or posedge reset) begin
â€ƒâ€ƒâ€ƒif (reset) begin
â€ƒâ€ƒâ€ƒâ€ƒstate <= S0;
â€ƒâ€ƒâ€ƒâ€ƒoutput_data <= 8'd0;
â€ƒâ€ƒâ€ƒâ€ƒvalid <= 0;
â€ƒâ€ƒâ€ƒend else if (num_in <= 4'd9) begin
â€ƒâ€ƒâ€ƒâ€ƒstate <= num_in;
â€ƒâ€ƒâ€ƒâ€ƒvalid <= 1;
â€ƒâ€ƒâ€ƒend else begin
â€ƒâ€ƒâ€ƒâ€ƒstate <= S0;â€ƒ// or any default state management
â€ƒâ€ƒâ€ƒâ€ƒvalid <= 0;
â€ƒâ€ƒâ€ƒâ€ƒoutput_data <= 8'd0;
â€ƒâ€ƒâ€ƒend
â€ƒâ€ƒend

This way, when invalid input (e.g., 10 or 15) is provided, valid is correctly set to 0 and the output data is zero, satisfying the testbench requirements.

ðŸ” Related Documents:

- source_documents\verilog_fsm.pdf: 6
7 always@( * ) begin
8
Status = 3â€™b000;
9
case (CurrentState)
10
STATE_2: begin
11
Status = 3â€™b010;
12
end
13
STATE_3: begin
14
Status = 3â€™b011;
15
end
16
endcase
17 end
Alternatively, the output assignment for Status can be combined into the always@( * ) block that
chooses what the next state should be (see Program 21). It is seperated here for clarity.
4.5
A Complete FSM
In this tutorial we hasve discussed why the Moore machine FSM is useful in digital design and how...

- source_documents\verilog_fsm.pdf: Program 23 The complete FSM (part 1) from Figure 1
1 module
BasicFsm(
2
//
------------------------------------------------------------
3
// Inputs
4
//
------------------------------------------------------------
5
input
wire
Clock ,
6
input
wire
Reset ,
7
input
wire
A,
8
input
wire
B,
9
//
------------------------------------------------------------
10
11
//
------------------------------------------------------------
12
// Outputs
13
//...

- source_documents\Quick Start Guide to Verilog.pdf: 116
8.1.5 Changing the State Encoding Approach ....................................................
118
8.2 FSM DESIGN EXAMPLES ........................................................................................
119
8.2.1 Serial Bit Sequence Detector in Verilog ......................................................
119
8.2.2 Vending Machine Controller in Verilog ........................................................
121...

- source_documents\verilog_fsm.pdf: 2
STATE_1 = 3â€™b001 ,
3
STATE_2 = 3â€™b010 ,
4
STATE_3 = 3â€™b011 ,
5
STATE_4 = 3â€™b100;
As 3 bits can specify a total of 8 states (0-7), our encoding speciï¬es 3 potential states not speciï¬ed
as being actual states. There are several ways of dealing with this problem:
1. Ignore it, and always press Reset as a way of initializing the FSM.
2. Specify these states, and make non-conditional transitions from them to the STATE_Initial....

- source_documents\verilog_fsm.pdf: case with simulation tools (like ModelSim), however. ModelSim will not correct your sensitivity
list bugs, and your simulations will be plagued with odd errors. Furthermore, the synthesis tools
catching your errors is not guarenteed. An easy way to avoid these potential problems is to use
always@( * ) as opposed to always@(Input1 or Input 2 or ...).
4. Lastly, a very subtle point which perhaps has the potential to cause the most frustration is latch...

- source_documents\Quick Start Guide to Verilog.pdf: appear in a truth table (i.e., â€œ0000,â€ â€œ0001,â€
â€œ0010,â€ . . .). Your test bench should read in a
new input pattern every 10 ns. Your test bench
should
write
the
input
pattern
and
the
corresponding output of the DUT to an external
ï¬le called â€œoutput.txt.â€
6.4.2
Design a Verilog test bench to verify the func-
tional operation of the system in Fig. 6.2. Your
test bench read in the input patterns from an
external ï¬le called â€œinput.txt.â€ This ï¬le should...
