

================================================================
== Vitis HLS Report for 'forward_fcc'
================================================================
* Date:           Thu Dec 16 22:23:24 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        forward_fcc
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  10.00 ns|  14.512 ns|     2.70 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_11_1   |        ?|        ?|    16 ~ ?|          -|          -|      ?|        no|
        | + VITIS_LOOP_14_2  |       18|        ?|        19|          4|          1|  1 ~ ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 19


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 42
* Pipeline : 1
  Pipeline-0 : II = 4, D = 19, States = { 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 42 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 36 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 17 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.47>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_9"   --->   Operation 43 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_1, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_8, void @empty_6, void @empty_14, i32 16, i32 16, i32 16, i32 16, void @empty_14, void @empty_14"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 45 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %x, void @empty_15, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_12, void @empty, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_0"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %x, void @empty_11, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_0"   --->   Operation 47 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %w, void @empty_15, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_12, void @empty_5, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_0"   --->   Operation 48 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %w, void @empty_11, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_0"   --->   Operation 49 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %y, void @empty_15, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_12, void @empty_2, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_0"   --->   Operation 50 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %y, void @empty_11, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_0"   --->   Operation 51 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %b, void @empty_15, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_12, void @empty_3, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_0"   --->   Operation 52 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %b, void @empty_11, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_0"   --->   Operation 53 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %xdim"   --->   Operation 54 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %xdim, void @empty_15, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_4, void @empty, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14"   --->   Operation 55 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %xdim, void @empty_11, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14"   --->   Operation 56 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %ydim"   --->   Operation 57 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ydim, void @empty_15, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_4, void @empty_7, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14"   --->   Operation 58 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ydim, void @empty_11, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14"   --->   Operation 59 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_15, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_4, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14"   --->   Operation 60 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (1.00ns)   --->   "%ydim_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %ydim" [forward_fcc/fwprop.cpp:2]   --->   Operation 61 'read' 'ydim_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 62 [1/1] (1.00ns)   --->   "%xdim_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %xdim" [forward_fcc/fwprop.cpp:2]   --->   Operation 62 'read' 'xdim_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 63 [1/1] (1.00ns)   --->   "%b_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %b" [forward_fcc/fwprop.cpp:2]   --->   Operation 63 'read' 'b_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 64 [1/1] (1.00ns)   --->   "%y_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %y" [forward_fcc/fwprop.cpp:2]   --->   Operation 64 'read' 'y_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 65 [1/1] (1.00ns)   --->   "%w_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %w" [forward_fcc/fwprop.cpp:2]   --->   Operation 65 'read' 'w_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 66 [1/1] (1.00ns)   --->   "%x_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %x" [forward_fcc/fwprop.cpp:2]   --->   Operation 66 'read' 'x_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 67 [1/1] (2.47ns)   --->   "%cmp31 = icmp_sgt  i32 %xdim_read, i32 0" [forward_fcc/fwprop.cpp:2]   --->   Operation 67 'icmp' 'cmp31' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %b_read, i32 2, i32 63" [forward_fcc/fwprop.cpp:11]   --->   Operation 68 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%sext_ln11 = sext i62 %trunc_ln" [forward_fcc/fwprop.cpp:11]   --->   Operation 69 'sext' 'sext_ln11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%trunc_ln11_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %y_read, i32 2, i32 63" [forward_fcc/fwprop.cpp:11]   --->   Operation 70 'partselect' 'trunc_ln11_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%sext_ln14 = sext i62 %trunc_ln11_1" [forward_fcc/fwprop.cpp:14]   --->   Operation 71 'sext' 'sext_ln14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %x_read, i32 2, i32 63" [forward_fcc/fwprop.cpp:14]   --->   Operation 72 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%sext_ln12 = sext i62 %trunc_ln1" [forward_fcc/fwprop.cpp:12]   --->   Operation 73 'sext' 'sext_ln12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln12 = zext i32 %xdim_read" [forward_fcc/fwprop.cpp:12]   --->   Operation 74 'zext' 'zext_ln12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (1.58ns)   --->   "%br_ln11 = br void" [forward_fcc/fwprop.cpp:11]   --->   Operation 75 'br' 'br_ln11' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.52>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%i = phi i32 %add_ln11, void %._crit_edge, i32 0, void %.lr.ph7" [forward_fcc/fwprop.cpp:12]   --->   Operation 76 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%phi_mul = phi i62 %add_ln11_1, void %._crit_edge, i62 0, void %.lr.ph7" [forward_fcc/fwprop.cpp:11]   --->   Operation 77 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (2.55ns)   --->   "%add_ln11 = add i32 %i, i32 1" [forward_fcc/fwprop.cpp:11]   --->   Operation 78 'add' 'add_ln11' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (3.46ns)   --->   "%add_ln11_1 = add i62 %phi_mul, i62 %zext_ln12" [forward_fcc/fwprop.cpp:11]   --->   Operation 79 'add' 'add_ln11_1' <Predicate = true> <Delay = 3.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (2.47ns)   --->   "%icmp_ln11 = icmp_eq  i32 %i, i32 %ydim_read" [forward_fcc/fwprop.cpp:11]   --->   Operation 80 'icmp' 'icmp_ln11' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln11 = br i1 %icmp_ln11, void %.split2, void %._crit_edge8.loopexit" [forward_fcc/fwprop.cpp:11]   --->   Operation 81 'br' 'br_ln11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln11 = zext i32 %i" [forward_fcc/fwprop.cpp:11]   --->   Operation 82 'zext' 'zext_ln11' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i62.i2, i62 %phi_mul, i2 0" [forward_fcc/fwprop.cpp:12]   --->   Operation 83 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (3.52ns)   --->   "%add_ln12 = add i64 %shl_ln, i64 %w_read" [forward_fcc/fwprop.cpp:12]   --->   Operation 84 'add' 'add_ln12' <Predicate = (!icmp_ln11)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 85 [1/1] (3.46ns)   --->   "%add_ln12_1 = add i63 %zext_ln11, i63 %sext_ln11" [forward_fcc/fwprop.cpp:12]   --->   Operation 85 'add' 'add_ln12_1' <Predicate = (!icmp_ln11)> <Delay = 3.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%sext_ln12_1 = sext i63 %add_ln12_1" [forward_fcc/fwprop.cpp:12]   --->   Operation 86 'sext' 'sext_ln12_1' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln12_1" [forward_fcc/fwprop.cpp:12]   --->   Operation 87 'getelementptr' 'gmem_addr' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%shl_ln12_1 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %i, i2 0" [forward_fcc/fwprop.cpp:12]   --->   Operation 88 'bitconcatenate' 'shl_ln12_1' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln12_1 = zext i34 %shl_ln12_1" [forward_fcc/fwprop.cpp:12]   --->   Operation 89 'zext' 'zext_ln12_1' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (3.52ns)   --->   "%add_ln12_2 = add i64 %zext_ln12_1, i64 %y_read" [forward_fcc/fwprop.cpp:12]   --->   Operation 90 'add' 'add_ln12_2' <Predicate = (!icmp_ln11)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 91 [1/1] (3.46ns)   --->   "%add_ln12_3 = add i63 %zext_ln11, i63 %sext_ln14" [forward_fcc/fwprop.cpp:12]   --->   Operation 91 'add' 'add_ln12_3' <Predicate = (!icmp_ln11)> <Delay = 3.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%sext_ln12_2 = sext i63 %add_ln12_3" [forward_fcc/fwprop.cpp:12]   --->   Operation 92 'sext' 'sext_ln12_2' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i32 %gmem, i64 %sext_ln12_2" [forward_fcc/fwprop.cpp:12]   --->   Operation 93 'getelementptr' 'gmem_addr_1' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%ret_ln19 = ret" [forward_fcc/fwprop.cpp:19]   --->   Operation 94 'ret' 'ret_ln19' <Predicate = (icmp_ln11)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 95 [7/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [forward_fcc/fwprop.cpp:12]   --->   Operation 95 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 96 [1/1] (7.30ns)   --->   "%gmem_addr_1_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [forward_fcc/fwprop.cpp:12]   --->   Operation 96 'writereq' 'gmem_addr_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 97 [6/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [forward_fcc/fwprop.cpp:12]   --->   Operation 97 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 98 [5/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [forward_fcc/fwprop.cpp:12]   --->   Operation 98 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 99 [4/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [forward_fcc/fwprop.cpp:12]   --->   Operation 99 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 100 [3/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [forward_fcc/fwprop.cpp:12]   --->   Operation 100 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 101 [2/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [forward_fcc/fwprop.cpp:12]   --->   Operation 101 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 102 [1/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [forward_fcc/fwprop.cpp:12]   --->   Operation 102 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 103 [1/1] (7.30ns)   --->   "%gmem_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr" [forward_fcc/fwprop.cpp:12]   --->   Operation 103 'read' 'gmem_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 104 [1/1] (7.30ns)   --->   "%write_ln12 = write void @_ssdm_op_Write.m_axi.i32P1A, i32 %gmem_addr_1, i32 %gmem_addr_read, i4 15" [forward_fcc/fwprop.cpp:12]   --->   Operation 104 'write' 'write_ln12' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 105 [5/5] (7.30ns)   --->   "%gmem_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_1" [forward_fcc/fwprop.cpp:12]   --->   Operation 105 'writeresp' 'gmem_addr_1_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 106 [4/5] (7.30ns)   --->   "%gmem_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_1" [forward_fcc/fwprop.cpp:12]   --->   Operation 106 'writeresp' 'gmem_addr_1_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 107 [3/5] (7.30ns)   --->   "%gmem_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_1" [forward_fcc/fwprop.cpp:12]   --->   Operation 107 'writeresp' 'gmem_addr_1_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 108 [2/5] (7.30ns)   --->   "%gmem_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_1" [forward_fcc/fwprop.cpp:12]   --->   Operation 108 'writeresp' 'gmem_addr_1_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 109 [1/1] (0.00ns)   --->   "%specloopname_ln11 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [forward_fcc/fwprop.cpp:11]   --->   Operation 109 'specloopname' 'specloopname_ln11' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 110 [1/1] (0.00ns)   --->   "%bitcast_ln12 = bitcast i32 %gmem_addr_read" [forward_fcc/fwprop.cpp:12]   --->   Operation 110 'bitcast' 'bitcast_ln12' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 111 [1/5] (7.30ns)   --->   "%gmem_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_1" [forward_fcc/fwprop.cpp:12]   --->   Operation 111 'writeresp' 'gmem_addr_1_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 112 [1/1] (0.00ns)   --->   "%br_ln14 = br i1 %cmp31, void %._crit_edge, void %.lr.ph" [forward_fcc/fwprop.cpp:14]   --->   Operation 112 'br' 'br_ln14' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 113 [1/1] (0.00ns)   --->   "%trunc_ln14_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln12, i32 2, i32 63" [forward_fcc/fwprop.cpp:14]   --->   Operation 113 'partselect' 'trunc_ln14_1' <Predicate = (cmp31)> <Delay = 0.00>
ST_16 : Operation 114 [1/1] (0.00ns)   --->   "%sext_ln14_1 = sext i62 %trunc_ln14_1" [forward_fcc/fwprop.cpp:14]   --->   Operation 114 'sext' 'sext_ln14_1' <Predicate = (cmp31)> <Delay = 0.00>
ST_16 : Operation 115 [1/1] (1.58ns)   --->   "%br_ln14 = br void" [forward_fcc/fwprop.cpp:14]   --->   Operation 115 'br' 'br_ln14' <Predicate = (cmp31)> <Delay = 1.58>

State 17 <SV = 16> <Delay = 3.46>
ST_17 : Operation 116 [1/1] (0.00ns)   --->   "%j = phi i31 %add_ln14, void %.split, i31 0, void %.lr.ph" [forward_fcc/fwprop.cpp:14]   --->   Operation 116 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 117 [1/1] (0.00ns)   --->   "%j_cast = zext i31 %j" [forward_fcc/fwprop.cpp:14]   --->   Operation 117 'zext' 'j_cast' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 118 [1/1] (2.47ns)   --->   "%icmp_ln14 = icmp_eq  i32 %j_cast, i32 %xdim_read" [forward_fcc/fwprop.cpp:14]   --->   Operation 118 'icmp' 'icmp_ln14' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 119 [1/1] (0.00ns)   --->   "%br_ln14 = br i1 %icmp_ln14, void %.split, void %._crit_edge.loopexit" [forward_fcc/fwprop.cpp:14]   --->   Operation 119 'br' 'br_ln14' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 120 [1/1] (0.00ns)   --->   "%j_cast2 = zext i31 %j" [forward_fcc/fwprop.cpp:14]   --->   Operation 120 'zext' 'j_cast2' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_17 : Operation 121 [1/1] (3.46ns)   --->   "%add_ln15 = add i63 %j_cast2, i63 %sext_ln14_1" [forward_fcc/fwprop.cpp:15]   --->   Operation 121 'add' 'add_ln15' <Predicate = (!icmp_ln14)> <Delay = 3.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 122 [1/1] (0.00ns)   --->   "%sext_ln15_1 = sext i63 %add_ln15" [forward_fcc/fwprop.cpp:15]   --->   Operation 122 'sext' 'sext_ln15_1' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_17 : Operation 123 [1/1] (0.00ns)   --->   "%gmem_addr_3 = getelementptr i32 %gmem, i64 %sext_ln15_1" [forward_fcc/fwprop.cpp:15]   --->   Operation 123 'getelementptr' 'gmem_addr_3' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_17 : Operation 124 [1/1] (3.46ns)   --->   "%add_ln15_1 = add i63 %j_cast2, i63 %sext_ln12" [forward_fcc/fwprop.cpp:15]   --->   Operation 124 'add' 'add_ln15_1' <Predicate = (!icmp_ln14)> <Delay = 3.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 125 [1/1] (0.00ns)   --->   "%sext_ln15_2 = sext i63 %add_ln15_1" [forward_fcc/fwprop.cpp:15]   --->   Operation 125 'sext' 'sext_ln15_2' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_17 : Operation 126 [1/1] (0.00ns)   --->   "%gmem_addr_4 = getelementptr i32 %gmem, i64 %sext_ln15_2" [forward_fcc/fwprop.cpp:15]   --->   Operation 126 'getelementptr' 'gmem_addr_4' <Predicate = (!icmp_ln14)> <Delay = 0.00>

State 18 <SV = 17> <Delay = 7.30>
ST_18 : Operation 127 [7/7] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_3, i32 1" [forward_fcc/fwprop.cpp:15]   --->   Operation 127 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln14)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 7.30>
ST_19 : Operation 128 [6/7] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_3, i32 1" [forward_fcc/fwprop.cpp:15]   --->   Operation 128 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln14)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 129 [7/7] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i32 1" [forward_fcc/fwprop.cpp:15]   --->   Operation 129 'readreq' 'gmem_load_2_req' <Predicate = (!icmp_ln14)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 7.30>
ST_20 : Operation 130 [1/1] (2.52ns)   --->   "%add_ln14 = add i31 %j, i31 1" [forward_fcc/fwprop.cpp:14]   --->   Operation 130 'add' 'add_ln14' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 131 [5/7] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_3, i32 1" [forward_fcc/fwprop.cpp:15]   --->   Operation 131 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln14)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 132 [6/7] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i32 1" [forward_fcc/fwprop.cpp:15]   --->   Operation 132 'readreq' 'gmem_load_2_req' <Predicate = (!icmp_ln14)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 7.30>
ST_21 : Operation 133 [4/7] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_3, i32 1" [forward_fcc/fwprop.cpp:15]   --->   Operation 133 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln14)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 134 [5/7] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i32 1" [forward_fcc/fwprop.cpp:15]   --->   Operation 134 'readreq' 'gmem_load_2_req' <Predicate = (!icmp_ln14)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 7.30>
ST_22 : Operation 135 [3/7] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_3, i32 1" [forward_fcc/fwprop.cpp:15]   --->   Operation 135 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln14)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 136 [4/7] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i32 1" [forward_fcc/fwprop.cpp:15]   --->   Operation 136 'readreq' 'gmem_load_2_req' <Predicate = (!icmp_ln14)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 7.30>
ST_23 : Operation 137 [2/7] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_3, i32 1" [forward_fcc/fwprop.cpp:15]   --->   Operation 137 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln14)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 138 [3/7] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i32 1" [forward_fcc/fwprop.cpp:15]   --->   Operation 138 'readreq' 'gmem_load_2_req' <Predicate = (!icmp_ln14)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 23> <Delay = 7.30>
ST_24 : Operation 139 [1/7] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_3, i32 1" [forward_fcc/fwprop.cpp:15]   --->   Operation 139 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln14)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 140 [2/7] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i32 1" [forward_fcc/fwprop.cpp:15]   --->   Operation 140 'readreq' 'gmem_load_2_req' <Predicate = (!icmp_ln14)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 24> <Delay = 7.30>
ST_25 : Operation 141 [1/1] (7.30ns)   --->   "%gmem_addr_3_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_3" [forward_fcc/fwprop.cpp:15]   --->   Operation 141 'read' 'gmem_addr_3_read' <Predicate = (!icmp_ln14)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 142 [1/7] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i32 1" [forward_fcc/fwprop.cpp:15]   --->   Operation 142 'readreq' 'gmem_load_2_req' <Predicate = (!icmp_ln14)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 25> <Delay = 7.30>
ST_26 : Operation 143 [1/1] (7.30ns)   --->   "%gmem_addr_4_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_4" [forward_fcc/fwprop.cpp:15]   --->   Operation 143 'read' 'gmem_addr_4_read' <Predicate = (!icmp_ln14)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 26> <Delay = 5.70>
ST_27 : Operation 144 [1/1] (0.00ns)   --->   "%bitcast_ln15_1 = bitcast i32 %gmem_addr_3_read" [forward_fcc/fwprop.cpp:15]   --->   Operation 144 'bitcast' 'bitcast_ln15_1' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_27 : Operation 145 [1/1] (0.00ns)   --->   "%bitcast_ln15_2 = bitcast i32 %gmem_addr_4_read" [forward_fcc/fwprop.cpp:15]   --->   Operation 145 'bitcast' 'bitcast_ln15_2' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_27 : Operation 146 [4/4] (5.70ns)   --->   "%mul8 = fmul i32 %bitcast_ln15_1, i32 %bitcast_ln15_2" [forward_fcc/fwprop.cpp:15]   --->   Operation 146 'fmul' 'mul8' <Predicate = (!icmp_ln14)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 7.25>
ST_28 : Operation 147 [1/1] (0.00ns)   --->   "%add119 = phi i32 %add, void %.split, i32 %bitcast_ln12, void %.lr.ph" [forward_fcc/fwprop.cpp:15]   --->   Operation 147 'phi' 'add119' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 148 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 148 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 149 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 149 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 150 [3/4] (5.70ns)   --->   "%mul8 = fmul i32 %bitcast_ln15_1, i32 %bitcast_ln15_2" [forward_fcc/fwprop.cpp:15]   --->   Operation 150 'fmul' 'mul8' <Predicate = (!icmp_ln14)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 5.70>
ST_29 : Operation 151 [2/4] (5.70ns)   --->   "%mul8 = fmul i32 %bitcast_ln15_1, i32 %bitcast_ln15_2" [forward_fcc/fwprop.cpp:15]   --->   Operation 151 'fmul' 'mul8' <Predicate = (!icmp_ln14)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 5.70>
ST_30 : Operation 152 [1/4] (5.70ns)   --->   "%mul8 = fmul i32 %bitcast_ln15_1, i32 %bitcast_ln15_2" [forward_fcc/fwprop.cpp:15]   --->   Operation 152 'fmul' 'mul8' <Predicate = (!icmp_ln14)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 7.25>
ST_31 : Operation 153 [5/5] (7.25ns)   --->   "%add = fadd i32 %add119, i32 %mul8" [forward_fcc/fwprop.cpp:15]   --->   Operation 153 'fadd' 'add' <Predicate = (!icmp_ln14)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 14.5>
ST_32 : Operation 154 [4/5] (7.25ns)   --->   "%add = fadd i32 %add119, i32 %mul8" [forward_fcc/fwprop.cpp:15]   --->   Operation 154 'fadd' 'add' <Predicate = (!icmp_ln14)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 14.5>
ST_33 : Operation 155 [3/5] (7.25ns)   --->   "%add = fadd i32 %add119, i32 %mul8" [forward_fcc/fwprop.cpp:15]   --->   Operation 155 'fadd' 'add' <Predicate = (!icmp_ln14)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 14.5>
ST_34 : Operation 156 [2/5] (7.25ns)   --->   "%add = fadd i32 %add119, i32 %mul8" [forward_fcc/fwprop.cpp:15]   --->   Operation 156 'fadd' 'add' <Predicate = (!icmp_ln14)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 14.5>
ST_35 : Operation 157 [1/1] (0.00ns)   --->   "%specloopname_ln14 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [forward_fcc/fwprop.cpp:14]   --->   Operation 157 'specloopname' 'specloopname_ln14' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_35 : Operation 158 [1/5] (7.25ns)   --->   "%add = fadd i32 %add119, i32 %mul8" [forward_fcc/fwprop.cpp:15]   --->   Operation 158 'fadd' 'add' <Predicate = (!icmp_ln14)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 159 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 159 'br' 'br_ln0' <Predicate = (!icmp_ln14)> <Delay = 0.00>

State 36 <SV = 28> <Delay = 7.30>
ST_36 : Operation 160 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln12_2, i32 2, i32 63" [forward_fcc/fwprop.cpp:15]   --->   Operation 160 'partselect' 'trunc_ln2' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 161 [1/1] (0.00ns)   --->   "%sext_ln15 = sext i62 %trunc_ln2" [forward_fcc/fwprop.cpp:15]   --->   Operation 161 'sext' 'sext_ln15' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 162 [1/1] (0.00ns)   --->   "%gmem_addr_2 = getelementptr i32 %gmem, i64 %sext_ln15" [forward_fcc/fwprop.cpp:15]   --->   Operation 162 'getelementptr' 'gmem_addr_2' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 163 [1/1] (7.30ns)   --->   "%gmem_addr_2_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [forward_fcc/fwprop.cpp:15]   --->   Operation 163 'writereq' 'gmem_addr_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 37 <SV = 29> <Delay = 7.30>
ST_37 : Operation 164 [1/1] (0.00ns)   --->   "%bitcast_ln15 = bitcast i32 %add119" [forward_fcc/fwprop.cpp:15]   --->   Operation 164 'bitcast' 'bitcast_ln15' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 165 [1/1] (7.30ns)   --->   "%write_ln15 = write void @_ssdm_op_Write.m_axi.i32P1A, i32 %gmem_addr_2, i32 %bitcast_ln15, i4 15" [forward_fcc/fwprop.cpp:15]   --->   Operation 165 'write' 'write_ln15' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 38 <SV = 30> <Delay = 7.30>
ST_38 : Operation 166 [5/5] (7.30ns)   --->   "%gmem_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_2" [forward_fcc/fwprop.cpp:15]   --->   Operation 166 'writeresp' 'gmem_addr_2_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 39 <SV = 31> <Delay = 7.30>
ST_39 : Operation 167 [4/5] (7.30ns)   --->   "%gmem_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_2" [forward_fcc/fwprop.cpp:15]   --->   Operation 167 'writeresp' 'gmem_addr_2_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 40 <SV = 32> <Delay = 7.30>
ST_40 : Operation 168 [3/5] (7.30ns)   --->   "%gmem_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_2" [forward_fcc/fwprop.cpp:15]   --->   Operation 168 'writeresp' 'gmem_addr_2_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 41 <SV = 33> <Delay = 7.30>
ST_41 : Operation 169 [2/5] (7.30ns)   --->   "%gmem_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_2" [forward_fcc/fwprop.cpp:15]   --->   Operation 169 'writeresp' 'gmem_addr_2_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 42 <SV = 34> <Delay = 7.30>
ST_42 : Operation 170 [1/5] (7.30ns)   --->   "%gmem_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_2" [forward_fcc/fwprop.cpp:15]   --->   Operation 170 'writeresp' 'gmem_addr_2_resp' <Predicate = (cmp31)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_42 : Operation 171 [1/1] (0.00ns)   --->   "%br_ln11 = br void %._crit_edge" [forward_fcc/fwprop.cpp:11]   --->   Operation 171 'br' 'br_ln11' <Predicate = (cmp31)> <Delay = 0.00>
ST_42 : Operation 172 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 172 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ x]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ w]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ y]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ xdim]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ydim]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
spectopmodule_ln0 (spectopmodule    ) [ 0000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 0000000000000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 0000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 0000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 0000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 0000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 0000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 0000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 0000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 0000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 0000000000000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 0000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 0000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 0000000000000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 0000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 0000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 0000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 0000000000000000000000000000000000000000000]
ydim_read         (read             ) [ 0011111111111111111111111111111111111111111]
xdim_read         (read             ) [ 0011111111111111111111111111111111111111111]
b_read            (read             ) [ 0000000000000000000000000000000000000000000]
y_read            (read             ) [ 0011111111111111111111111111111111111111111]
w_read            (read             ) [ 0011111111111111111111111111111111111111111]
x_read            (read             ) [ 0000000000000000000000000000000000000000000]
cmp31             (icmp             ) [ 0011111111111111111111111111111111111111111]
trunc_ln          (partselect       ) [ 0000000000000000000000000000000000000000000]
sext_ln11         (sext             ) [ 0011111111111111111111111111111111111111111]
trunc_ln11_1      (partselect       ) [ 0000000000000000000000000000000000000000000]
sext_ln14         (sext             ) [ 0011111111111111111111111111111111111111111]
trunc_ln1         (partselect       ) [ 0000000000000000000000000000000000000000000]
sext_ln12         (sext             ) [ 0011111111111111111111111111111111111111111]
zext_ln12         (zext             ) [ 0011111111111111111111111111111111111111111]
br_ln11           (br               ) [ 0111111111111111111111111111111111111111111]
i                 (phi              ) [ 0010000000000000000000000000000000000000000]
phi_mul           (phi              ) [ 0010000000000000000000000000000000000000000]
add_ln11          (add              ) [ 0111111111111111111111111111111111111111111]
add_ln11_1        (add              ) [ 0111111111111111111111111111111111111111111]
icmp_ln11         (icmp             ) [ 0011111111111111111111111111111111111111111]
br_ln11           (br               ) [ 0000000000000000000000000000000000000000000]
zext_ln11         (zext             ) [ 0000000000000000000000000000000000000000000]
shl_ln            (bitconcatenate   ) [ 0000000000000000000000000000000000000000000]
add_ln12          (add              ) [ 0001111111111111100000000000000000000000000]
add_ln12_1        (add              ) [ 0000000000000000000000000000000000000000000]
sext_ln12_1       (sext             ) [ 0000000000000000000000000000000000000000000]
gmem_addr         (getelementptr    ) [ 0001111111100000000000000000000000000000000]
shl_ln12_1        (bitconcatenate   ) [ 0000000000000000000000000000000000000000000]
zext_ln12_1       (zext             ) [ 0000000000000000000000000000000000000000000]
add_ln12_2        (add              ) [ 0001111111111111111111111111111111111000000]
add_ln12_3        (add              ) [ 0000000000000000000000000000000000000000000]
sext_ln12_2       (sext             ) [ 0000000000000000000000000000000000000000000]
gmem_addr_1       (getelementptr    ) [ 0001111111111111100000000000000000000000000]
ret_ln19          (ret              ) [ 0000000000000000000000000000000000000000000]
gmem_addr_1_req   (writereq         ) [ 0000000000000000000000000000000000000000000]
gmem_load_req     (readreq          ) [ 0000000000000000000000000000000000000000000]
gmem_addr_read    (read             ) [ 0000000000011111100000000000000000000000000]
write_ln12        (write            ) [ 0000000000000000000000000000000000000000000]
specloopname_ln11 (specloopname     ) [ 0000000000000000000000000000000000000000000]
bitcast_ln12      (bitcast          ) [ 0011111111111111111111111111111111111111111]
gmem_addr_1_resp  (writeresp        ) [ 0000000000000000000000000000000000000000000]
br_ln14           (br               ) [ 0000000000000000000000000000000000000000000]
trunc_ln14_1      (partselect       ) [ 0000000000000000000000000000000000000000000]
sext_ln14_1       (sext             ) [ 0000000000000000011111111111111111110000000]
br_ln14           (br               ) [ 0011111111111111111111111111111111111111111]
j                 (phi              ) [ 0000000000000000011110000000000000000000000]
j_cast            (zext             ) [ 0000000000000000000000000000000000000000000]
icmp_ln14         (icmp             ) [ 0011111111111111111111111111111111111111111]
br_ln14           (br               ) [ 0000000000000000000000000000000000000000000]
j_cast2           (zext             ) [ 0000000000000000000000000000000000000000000]
add_ln15          (add              ) [ 0000000000000000000000000000000000000000000]
sext_ln15_1       (sext             ) [ 0000000000000000000000000000000000000000000]
gmem_addr_3       (getelementptr    ) [ 0000000000000000011111111100000000000000000]
add_ln15_1        (add              ) [ 0000000000000000000000000000000000000000000]
sext_ln15_2       (sext             ) [ 0000000000000000000000000000000000000000000]
gmem_addr_4       (getelementptr    ) [ 0000000000000000011111111110000000000000000]
add_ln14          (add              ) [ 0011111111111111111111111111111111111111111]
gmem_load_1_req   (readreq          ) [ 0000000000000000000000000000000000000000000]
gmem_addr_3_read  (read             ) [ 0000000000000000001100000011000000000000000]
gmem_load_2_req   (readreq          ) [ 0000000000000000000000000000000000000000000]
gmem_addr_4_read  (read             ) [ 0000000000000000000100000001000000000000000]
bitcast_ln15_1    (bitcast          ) [ 0000000000000000011010000000111000000000000]
bitcast_ln15_2    (bitcast          ) [ 0000000000000000011010000000111000000000000]
add119            (phi              ) [ 0000000000000000011111111111111111111100000]
specpipeline_ln0  (specpipeline     ) [ 0000000000000000000000000000000000000000000]
empty             (speclooptripcount) [ 0000000000000000000000000000000000000000000]
mul8              (fmul             ) [ 0000000000000000011110000000000111110000000]
specloopname_ln14 (specloopname     ) [ 0000000000000000000000000000000000000000000]
add               (fadd             ) [ 0011111111111111111111111111111111111111111]
br_ln0            (br               ) [ 0011111111111111111111111111111111111111111]
trunc_ln2         (partselect       ) [ 0000000000000000000000000000000000000000000]
sext_ln15         (sext             ) [ 0000000000000000000000000000000000000000000]
gmem_addr_2       (getelementptr    ) [ 0011111111111111100000000000000000000111111]
gmem_addr_2_req   (writereq         ) [ 0000000000000000000000000000000000000000000]
bitcast_ln15      (bitcast          ) [ 0000000000000000000000000000000000000000000]
write_ln15        (write            ) [ 0000000000000000000000000000000000000000000]
gmem_addr_2_resp  (writeresp        ) [ 0000000000000000000000000000000000000000000]
br_ln11           (br               ) [ 0000000000000000000000000000000000000000000]
br_ln0            (br               ) [ 0111111111111111111111111111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="x">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="w">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="y">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="b">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="xdim">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xdim"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="ydim">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ydim"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i64"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i62.i2"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i34.i32.i2"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="110" class="1004" name="ydim_read_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="32" slack="0"/>
<pin id="112" dir="0" index="1" bw="32" slack="0"/>
<pin id="113" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ydim_read/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="xdim_read_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="32" slack="0"/>
<pin id="118" dir="0" index="1" bw="32" slack="0"/>
<pin id="119" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="xdim_read/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="b_read_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="64" slack="0"/>
<pin id="124" dir="0" index="1" bw="64" slack="0"/>
<pin id="125" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_read/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="y_read_read_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="64" slack="0"/>
<pin id="130" dir="0" index="1" bw="64" slack="0"/>
<pin id="131" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="y_read/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="w_read_read_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="64" slack="0"/>
<pin id="136" dir="0" index="1" bw="64" slack="0"/>
<pin id="137" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="w_read/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="x_read_read_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="64" slack="0"/>
<pin id="142" dir="0" index="1" bw="64" slack="0"/>
<pin id="143" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_read/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="grp_readreq_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="0" index="1" bw="32" slack="1"/>
<pin id="149" dir="0" index="2" bw="1" slack="0"/>
<pin id="150" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_load_req/3 "/>
</bind>
</comp>

<comp id="153" class="1004" name="grp_writeresp_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="1" slack="0"/>
<pin id="155" dir="0" index="1" bw="32" slack="1"/>
<pin id="156" dir="0" index="2" bw="1" slack="0"/>
<pin id="157" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="gmem_addr_1_req/3 gmem_addr_1_resp/12 "/>
</bind>
</comp>

<comp id="160" class="1004" name="gmem_addr_read_read_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="32" slack="0"/>
<pin id="162" dir="0" index="1" bw="32" slack="8"/>
<pin id="163" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_read/10 "/>
</bind>
</comp>

<comp id="165" class="1004" name="write_ln12_write_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="0" slack="0"/>
<pin id="167" dir="0" index="1" bw="32" slack="9"/>
<pin id="168" dir="0" index="2" bw="32" slack="1"/>
<pin id="169" dir="0" index="3" bw="1" slack="0"/>
<pin id="170" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln12/11 "/>
</bind>
</comp>

<comp id="174" class="1004" name="grp_readreq_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="0"/>
<pin id="176" dir="0" index="1" bw="32" slack="1"/>
<pin id="177" dir="0" index="2" bw="1" slack="0"/>
<pin id="178" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_load_1_req/18 "/>
</bind>
</comp>

<comp id="181" class="1004" name="grp_readreq_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="1" slack="0"/>
<pin id="183" dir="0" index="1" bw="32" slack="2"/>
<pin id="184" dir="0" index="2" bw="1" slack="0"/>
<pin id="185" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_load_2_req/19 "/>
</bind>
</comp>

<comp id="188" class="1004" name="gmem_addr_3_read_read_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="32" slack="0"/>
<pin id="190" dir="0" index="1" bw="32" slack="8"/>
<pin id="191" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_3_read/25 "/>
</bind>
</comp>

<comp id="193" class="1004" name="gmem_addr_4_read_read_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="32" slack="0"/>
<pin id="195" dir="0" index="1" bw="32" slack="9"/>
<pin id="196" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_4_read/26 "/>
</bind>
</comp>

<comp id="198" class="1004" name="grp_writeresp_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="0"/>
<pin id="200" dir="0" index="1" bw="32" slack="0"/>
<pin id="201" dir="0" index="2" bw="1" slack="0"/>
<pin id="202" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="gmem_addr_2_req/36 gmem_addr_2_resp/38 "/>
</bind>
</comp>

<comp id="205" class="1004" name="write_ln15_write_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="0" slack="0"/>
<pin id="207" dir="0" index="1" bw="32" slack="1"/>
<pin id="208" dir="0" index="2" bw="32" slack="0"/>
<pin id="209" dir="0" index="3" bw="1" slack="0"/>
<pin id="210" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln15/37 "/>
</bind>
</comp>

<comp id="214" class="1005" name="i_reg_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="32" slack="1"/>
<pin id="216" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="218" class="1004" name="i_phi_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="32" slack="0"/>
<pin id="220" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="221" dir="0" index="2" bw="1" slack="1"/>
<pin id="222" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="223" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="225" class="1005" name="phi_mul_reg_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="62" slack="1"/>
<pin id="227" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="229" class="1004" name="phi_mul_phi_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="62" slack="0"/>
<pin id="231" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="232" dir="0" index="2" bw="1" slack="1"/>
<pin id="233" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="234" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/2 "/>
</bind>
</comp>

<comp id="236" class="1005" name="j_reg_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="31" slack="1"/>
<pin id="238" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="240" class="1004" name="j_phi_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="31" slack="1"/>
<pin id="242" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="243" dir="0" index="2" bw="1" slack="1"/>
<pin id="244" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="245" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/17 "/>
</bind>
</comp>

<comp id="248" class="1005" name="add119_reg_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="32" slack="2"/>
<pin id="250" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="add119 (phireg) "/>
</bind>
</comp>

<comp id="251" class="1004" name="add119_phi_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="32" slack="1"/>
<pin id="253" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="254" dir="0" index="2" bw="32" slack="12"/>
<pin id="255" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="256" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="add119/28 "/>
</bind>
</comp>

<comp id="258" class="1004" name="grp_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="32" slack="3"/>
<pin id="260" dir="0" index="1" bw="32" slack="1"/>
<pin id="261" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add/31 "/>
</bind>
</comp>

<comp id="263" class="1004" name="grp_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="32" slack="0"/>
<pin id="265" dir="0" index="1" bw="32" slack="0"/>
<pin id="266" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul8/27 "/>
</bind>
</comp>

<comp id="267" class="1004" name="cmp31_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="32" slack="0"/>
<pin id="269" dir="0" index="1" bw="1" slack="0"/>
<pin id="270" dir="1" index="2" bw="1" slack="15"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp31/1 "/>
</bind>
</comp>

<comp id="273" class="1004" name="trunc_ln_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="62" slack="0"/>
<pin id="275" dir="0" index="1" bw="64" slack="0"/>
<pin id="276" dir="0" index="2" bw="3" slack="0"/>
<pin id="277" dir="0" index="3" bw="7" slack="0"/>
<pin id="278" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="283" class="1004" name="sext_ln11_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="62" slack="0"/>
<pin id="285" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln11/1 "/>
</bind>
</comp>

<comp id="287" class="1004" name="trunc_ln11_1_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="62" slack="0"/>
<pin id="289" dir="0" index="1" bw="64" slack="0"/>
<pin id="290" dir="0" index="2" bw="3" slack="0"/>
<pin id="291" dir="0" index="3" bw="7" slack="0"/>
<pin id="292" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln11_1/1 "/>
</bind>
</comp>

<comp id="297" class="1004" name="sext_ln14_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="62" slack="0"/>
<pin id="299" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln14/1 "/>
</bind>
</comp>

<comp id="301" class="1004" name="trunc_ln1_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="62" slack="0"/>
<pin id="303" dir="0" index="1" bw="64" slack="0"/>
<pin id="304" dir="0" index="2" bw="3" slack="0"/>
<pin id="305" dir="0" index="3" bw="7" slack="0"/>
<pin id="306" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1/1 "/>
</bind>
</comp>

<comp id="311" class="1004" name="sext_ln12_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="62" slack="0"/>
<pin id="313" dir="1" index="1" bw="63" slack="16"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln12/1 "/>
</bind>
</comp>

<comp id="315" class="1004" name="zext_ln12_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="32" slack="0"/>
<pin id="317" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln12/1 "/>
</bind>
</comp>

<comp id="319" class="1004" name="add_ln11_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="32" slack="0"/>
<pin id="321" dir="0" index="1" bw="1" slack="0"/>
<pin id="322" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln11/2 "/>
</bind>
</comp>

<comp id="325" class="1004" name="add_ln11_1_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="62" slack="0"/>
<pin id="327" dir="0" index="1" bw="32" slack="1"/>
<pin id="328" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln11_1/2 "/>
</bind>
</comp>

<comp id="330" class="1004" name="icmp_ln11_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="32" slack="0"/>
<pin id="332" dir="0" index="1" bw="32" slack="1"/>
<pin id="333" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln11/2 "/>
</bind>
</comp>

<comp id="335" class="1004" name="zext_ln11_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="32" slack="0"/>
<pin id="337" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln11/2 "/>
</bind>
</comp>

<comp id="339" class="1004" name="shl_ln_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="64" slack="0"/>
<pin id="341" dir="0" index="1" bw="62" slack="0"/>
<pin id="342" dir="0" index="2" bw="1" slack="0"/>
<pin id="343" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="347" class="1004" name="add_ln12_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="64" slack="0"/>
<pin id="349" dir="0" index="1" bw="64" slack="1"/>
<pin id="350" dir="1" index="2" bw="64" slack="14"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln12/2 "/>
</bind>
</comp>

<comp id="352" class="1004" name="add_ln12_1_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="32" slack="0"/>
<pin id="354" dir="0" index="1" bw="62" slack="1"/>
<pin id="355" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln12_1/2 "/>
</bind>
</comp>

<comp id="357" class="1004" name="sext_ln12_1_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="63" slack="0"/>
<pin id="359" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln12_1/2 "/>
</bind>
</comp>

<comp id="361" class="1004" name="gmem_addr_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="32" slack="0"/>
<pin id="363" dir="0" index="1" bw="63" slack="0"/>
<pin id="364" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/2 "/>
</bind>
</comp>

<comp id="367" class="1004" name="shl_ln12_1_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="34" slack="0"/>
<pin id="369" dir="0" index="1" bw="32" slack="0"/>
<pin id="370" dir="0" index="2" bw="1" slack="0"/>
<pin id="371" dir="1" index="3" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln12_1/2 "/>
</bind>
</comp>

<comp id="375" class="1004" name="zext_ln12_1_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="34" slack="0"/>
<pin id="377" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln12_1/2 "/>
</bind>
</comp>

<comp id="379" class="1004" name="add_ln12_2_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="34" slack="0"/>
<pin id="381" dir="0" index="1" bw="64" slack="1"/>
<pin id="382" dir="1" index="2" bw="64" slack="27"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln12_2/2 "/>
</bind>
</comp>

<comp id="384" class="1004" name="add_ln12_3_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="32" slack="0"/>
<pin id="386" dir="0" index="1" bw="62" slack="1"/>
<pin id="387" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln12_3/2 "/>
</bind>
</comp>

<comp id="389" class="1004" name="sext_ln12_2_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="63" slack="0"/>
<pin id="391" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln12_2/2 "/>
</bind>
</comp>

<comp id="393" class="1004" name="gmem_addr_1_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="32" slack="0"/>
<pin id="395" dir="0" index="1" bw="63" slack="0"/>
<pin id="396" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_1/2 "/>
</bind>
</comp>

<comp id="399" class="1004" name="bitcast_ln12_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="32" slack="6"/>
<pin id="401" dir="1" index="1" bw="32" slack="12"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln12/16 "/>
</bind>
</comp>

<comp id="402" class="1004" name="trunc_ln14_1_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="62" slack="0"/>
<pin id="404" dir="0" index="1" bw="64" slack="14"/>
<pin id="405" dir="0" index="2" bw="3" slack="0"/>
<pin id="406" dir="0" index="3" bw="7" slack="0"/>
<pin id="407" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln14_1/16 "/>
</bind>
</comp>

<comp id="411" class="1004" name="sext_ln14_1_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="62" slack="0"/>
<pin id="413" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln14_1/16 "/>
</bind>
</comp>

<comp id="415" class="1004" name="j_cast_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="31" slack="0"/>
<pin id="417" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_cast/17 "/>
</bind>
</comp>

<comp id="419" class="1004" name="icmp_ln14_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="31" slack="0"/>
<pin id="421" dir="0" index="1" bw="32" slack="16"/>
<pin id="422" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln14/17 "/>
</bind>
</comp>

<comp id="424" class="1004" name="j_cast2_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="31" slack="0"/>
<pin id="426" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_cast2/17 "/>
</bind>
</comp>

<comp id="428" class="1004" name="add_ln15_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="31" slack="0"/>
<pin id="430" dir="0" index="1" bw="62" slack="1"/>
<pin id="431" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln15/17 "/>
</bind>
</comp>

<comp id="433" class="1004" name="sext_ln15_1_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="63" slack="0"/>
<pin id="435" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln15_1/17 "/>
</bind>
</comp>

<comp id="437" class="1004" name="gmem_addr_3_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="32" slack="0"/>
<pin id="439" dir="0" index="1" bw="63" slack="0"/>
<pin id="440" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_3/17 "/>
</bind>
</comp>

<comp id="443" class="1004" name="add_ln15_1_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="31" slack="0"/>
<pin id="445" dir="0" index="1" bw="62" slack="16"/>
<pin id="446" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln15_1/17 "/>
</bind>
</comp>

<comp id="448" class="1004" name="sext_ln15_2_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="63" slack="0"/>
<pin id="450" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln15_2/17 "/>
</bind>
</comp>

<comp id="452" class="1004" name="gmem_addr_4_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="32" slack="0"/>
<pin id="454" dir="0" index="1" bw="63" slack="0"/>
<pin id="455" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_4/17 "/>
</bind>
</comp>

<comp id="458" class="1004" name="add_ln14_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="31" slack="3"/>
<pin id="460" dir="0" index="1" bw="1" slack="0"/>
<pin id="461" dir="1" index="2" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln14/20 "/>
</bind>
</comp>

<comp id="464" class="1004" name="bitcast_ln15_1_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="32" slack="2"/>
<pin id="466" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln15_1/27 "/>
</bind>
</comp>

<comp id="468" class="1004" name="bitcast_ln15_2_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="32" slack="1"/>
<pin id="470" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln15_2/27 "/>
</bind>
</comp>

<comp id="472" class="1004" name="trunc_ln2_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="62" slack="0"/>
<pin id="474" dir="0" index="1" bw="64" slack="27"/>
<pin id="475" dir="0" index="2" bw="3" slack="0"/>
<pin id="476" dir="0" index="3" bw="7" slack="0"/>
<pin id="477" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln2/36 "/>
</bind>
</comp>

<comp id="481" class="1004" name="sext_ln15_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="62" slack="0"/>
<pin id="483" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln15/36 "/>
</bind>
</comp>

<comp id="485" class="1004" name="gmem_addr_2_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="32" slack="0"/>
<pin id="487" dir="0" index="1" bw="62" slack="0"/>
<pin id="488" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_2/36 "/>
</bind>
</comp>

<comp id="492" class="1004" name="bitcast_ln15_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="32" slack="2"/>
<pin id="494" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln15/37 "/>
</bind>
</comp>

<comp id="497" class="1005" name="ydim_read_reg_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="32" slack="1"/>
<pin id="499" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ydim_read "/>
</bind>
</comp>

<comp id="502" class="1005" name="xdim_read_reg_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="32" slack="16"/>
<pin id="504" dir="1" index="1" bw="32" slack="16"/>
</pin_list>
<bind>
<opset="xdim_read "/>
</bind>
</comp>

<comp id="507" class="1005" name="y_read_reg_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="64" slack="1"/>
<pin id="509" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="y_read "/>
</bind>
</comp>

<comp id="512" class="1005" name="w_read_reg_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="64" slack="1"/>
<pin id="514" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="w_read "/>
</bind>
</comp>

<comp id="517" class="1005" name="cmp31_reg_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="1" slack="15"/>
<pin id="519" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="cmp31 "/>
</bind>
</comp>

<comp id="521" class="1005" name="sext_ln11_reg_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="63" slack="1"/>
<pin id="523" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln11 "/>
</bind>
</comp>

<comp id="526" class="1005" name="sext_ln14_reg_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="63" slack="1"/>
<pin id="528" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln14 "/>
</bind>
</comp>

<comp id="531" class="1005" name="sext_ln12_reg_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="63" slack="16"/>
<pin id="533" dir="1" index="1" bw="63" slack="16"/>
</pin_list>
<bind>
<opset="sext_ln12 "/>
</bind>
</comp>

<comp id="536" class="1005" name="zext_ln12_reg_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="62" slack="1"/>
<pin id="538" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln12 "/>
</bind>
</comp>

<comp id="541" class="1005" name="add_ln11_reg_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="32" slack="0"/>
<pin id="543" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="add_ln11 "/>
</bind>
</comp>

<comp id="546" class="1005" name="add_ln11_1_reg_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="62" slack="0"/>
<pin id="548" dir="1" index="1" bw="62" slack="0"/>
</pin_list>
<bind>
<opset="add_ln11_1 "/>
</bind>
</comp>

<comp id="554" class="1005" name="add_ln12_reg_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="64" slack="14"/>
<pin id="556" dir="1" index="1" bw="64" slack="14"/>
</pin_list>
<bind>
<opset="add_ln12 "/>
</bind>
</comp>

<comp id="559" class="1005" name="gmem_addr_reg_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="32" slack="1"/>
<pin id="561" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr "/>
</bind>
</comp>

<comp id="565" class="1005" name="add_ln12_2_reg_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="64" slack="27"/>
<pin id="567" dir="1" index="1" bw="64" slack="27"/>
</pin_list>
<bind>
<opset="add_ln12_2 "/>
</bind>
</comp>

<comp id="570" class="1005" name="gmem_addr_1_reg_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="32" slack="1"/>
<pin id="572" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_1 "/>
</bind>
</comp>

<comp id="576" class="1005" name="gmem_addr_read_reg_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="32" slack="1"/>
<pin id="578" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_read "/>
</bind>
</comp>

<comp id="582" class="1005" name="bitcast_ln12_reg_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="32" slack="12"/>
<pin id="584" dir="1" index="1" bw="32" slack="12"/>
</pin_list>
<bind>
<opset="bitcast_ln12 "/>
</bind>
</comp>

<comp id="587" class="1005" name="sext_ln14_1_reg_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="63" slack="1"/>
<pin id="589" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln14_1 "/>
</bind>
</comp>

<comp id="592" class="1005" name="icmp_ln14_reg_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="1" slack="1"/>
<pin id="594" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln14 "/>
</bind>
</comp>

<comp id="596" class="1005" name="gmem_addr_3_reg_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="32" slack="1"/>
<pin id="598" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_3 "/>
</bind>
</comp>

<comp id="602" class="1005" name="gmem_addr_4_reg_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="32" slack="2"/>
<pin id="604" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="gmem_addr_4 "/>
</bind>
</comp>

<comp id="608" class="1005" name="add_ln14_reg_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="31" slack="1"/>
<pin id="610" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="add_ln14 "/>
</bind>
</comp>

<comp id="613" class="1005" name="gmem_addr_3_read_reg_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="32" slack="2"/>
<pin id="615" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="gmem_addr_3_read "/>
</bind>
</comp>

<comp id="618" class="1005" name="gmem_addr_4_read_reg_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="32" slack="1"/>
<pin id="620" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_4_read "/>
</bind>
</comp>

<comp id="623" class="1005" name="bitcast_ln15_1_reg_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="32" slack="1"/>
<pin id="625" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln15_1 "/>
</bind>
</comp>

<comp id="628" class="1005" name="bitcast_ln15_2_reg_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="32" slack="1"/>
<pin id="630" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln15_2 "/>
</bind>
</comp>

<comp id="633" class="1005" name="mul8_reg_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="32" slack="1"/>
<pin id="635" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul8 "/>
</bind>
</comp>

<comp id="638" class="1005" name="add_reg_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="32" slack="1"/>
<pin id="640" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add "/>
</bind>
</comp>

<comp id="643" class="1005" name="gmem_addr_2_reg_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="32" slack="1"/>
<pin id="645" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="114"><net_src comp="54" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="12" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="54" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="10" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="56" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="8" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="132"><net_src comp="56" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="6" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="56" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="4" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="56" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="2" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="151"><net_src comp="74" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="152"><net_src comp="66" pin="0"/><net_sink comp="146" pin=2"/></net>

<net id="158"><net_src comp="76" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="159"><net_src comp="66" pin="0"/><net_sink comp="153" pin=2"/></net>

<net id="164"><net_src comp="78" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="171"><net_src comp="80" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="172"><net_src comp="82" pin="0"/><net_sink comp="165" pin=3"/></net>

<net id="173"><net_src comp="84" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="179"><net_src comp="74" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="180"><net_src comp="66" pin="0"/><net_sink comp="174" pin=2"/></net>

<net id="186"><net_src comp="74" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="187"><net_src comp="66" pin="0"/><net_sink comp="181" pin=2"/></net>

<net id="192"><net_src comp="78" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="197"><net_src comp="78" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="203"><net_src comp="76" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="204"><net_src comp="66" pin="0"/><net_sink comp="198" pin=2"/></net>

<net id="211"><net_src comp="80" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="212"><net_src comp="82" pin="0"/><net_sink comp="205" pin=3"/></net>

<net id="213"><net_src comp="84" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="217"><net_src comp="22" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="224"><net_src comp="214" pin="1"/><net_sink comp="218" pin=2"/></net>

<net id="228"><net_src comp="64" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="235"><net_src comp="225" pin="1"/><net_sink comp="229" pin=2"/></net>

<net id="239"><net_src comp="90" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="246"><net_src comp="236" pin="1"/><net_sink comp="240" pin=2"/></net>

<net id="247"><net_src comp="240" pin="4"/><net_sink comp="236" pin=0"/></net>

<net id="257"><net_src comp="251" pin="4"/><net_sink comp="248" pin=0"/></net>

<net id="262"><net_src comp="248" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="271"><net_src comp="116" pin="2"/><net_sink comp="267" pin=0"/></net>

<net id="272"><net_src comp="22" pin="0"/><net_sink comp="267" pin=1"/></net>

<net id="279"><net_src comp="58" pin="0"/><net_sink comp="273" pin=0"/></net>

<net id="280"><net_src comp="122" pin="2"/><net_sink comp="273" pin=1"/></net>

<net id="281"><net_src comp="60" pin="0"/><net_sink comp="273" pin=2"/></net>

<net id="282"><net_src comp="62" pin="0"/><net_sink comp="273" pin=3"/></net>

<net id="286"><net_src comp="273" pin="4"/><net_sink comp="283" pin=0"/></net>

<net id="293"><net_src comp="58" pin="0"/><net_sink comp="287" pin=0"/></net>

<net id="294"><net_src comp="128" pin="2"/><net_sink comp="287" pin=1"/></net>

<net id="295"><net_src comp="60" pin="0"/><net_sink comp="287" pin=2"/></net>

<net id="296"><net_src comp="62" pin="0"/><net_sink comp="287" pin=3"/></net>

<net id="300"><net_src comp="287" pin="4"/><net_sink comp="297" pin=0"/></net>

<net id="307"><net_src comp="58" pin="0"/><net_sink comp="301" pin=0"/></net>

<net id="308"><net_src comp="140" pin="2"/><net_sink comp="301" pin=1"/></net>

<net id="309"><net_src comp="60" pin="0"/><net_sink comp="301" pin=2"/></net>

<net id="310"><net_src comp="62" pin="0"/><net_sink comp="301" pin=3"/></net>

<net id="314"><net_src comp="301" pin="4"/><net_sink comp="311" pin=0"/></net>

<net id="318"><net_src comp="116" pin="2"/><net_sink comp="315" pin=0"/></net>

<net id="323"><net_src comp="218" pin="4"/><net_sink comp="319" pin=0"/></net>

<net id="324"><net_src comp="66" pin="0"/><net_sink comp="319" pin=1"/></net>

<net id="329"><net_src comp="229" pin="4"/><net_sink comp="325" pin=0"/></net>

<net id="334"><net_src comp="218" pin="4"/><net_sink comp="330" pin=0"/></net>

<net id="338"><net_src comp="218" pin="4"/><net_sink comp="335" pin=0"/></net>

<net id="344"><net_src comp="68" pin="0"/><net_sink comp="339" pin=0"/></net>

<net id="345"><net_src comp="229" pin="4"/><net_sink comp="339" pin=1"/></net>

<net id="346"><net_src comp="70" pin="0"/><net_sink comp="339" pin=2"/></net>

<net id="351"><net_src comp="339" pin="3"/><net_sink comp="347" pin=0"/></net>

<net id="356"><net_src comp="335" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="360"><net_src comp="352" pin="2"/><net_sink comp="357" pin=0"/></net>

<net id="365"><net_src comp="0" pin="0"/><net_sink comp="361" pin=0"/></net>

<net id="366"><net_src comp="357" pin="1"/><net_sink comp="361" pin=1"/></net>

<net id="372"><net_src comp="72" pin="0"/><net_sink comp="367" pin=0"/></net>

<net id="373"><net_src comp="218" pin="4"/><net_sink comp="367" pin=1"/></net>

<net id="374"><net_src comp="70" pin="0"/><net_sink comp="367" pin=2"/></net>

<net id="378"><net_src comp="367" pin="3"/><net_sink comp="375" pin=0"/></net>

<net id="383"><net_src comp="375" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="388"><net_src comp="335" pin="1"/><net_sink comp="384" pin=0"/></net>

<net id="392"><net_src comp="384" pin="2"/><net_sink comp="389" pin=0"/></net>

<net id="397"><net_src comp="0" pin="0"/><net_sink comp="393" pin=0"/></net>

<net id="398"><net_src comp="389" pin="1"/><net_sink comp="393" pin=1"/></net>

<net id="408"><net_src comp="58" pin="0"/><net_sink comp="402" pin=0"/></net>

<net id="409"><net_src comp="60" pin="0"/><net_sink comp="402" pin=2"/></net>

<net id="410"><net_src comp="62" pin="0"/><net_sink comp="402" pin=3"/></net>

<net id="414"><net_src comp="402" pin="4"/><net_sink comp="411" pin=0"/></net>

<net id="418"><net_src comp="240" pin="4"/><net_sink comp="415" pin=0"/></net>

<net id="423"><net_src comp="415" pin="1"/><net_sink comp="419" pin=0"/></net>

<net id="427"><net_src comp="240" pin="4"/><net_sink comp="424" pin=0"/></net>

<net id="432"><net_src comp="424" pin="1"/><net_sink comp="428" pin=0"/></net>

<net id="436"><net_src comp="428" pin="2"/><net_sink comp="433" pin=0"/></net>

<net id="441"><net_src comp="0" pin="0"/><net_sink comp="437" pin=0"/></net>

<net id="442"><net_src comp="433" pin="1"/><net_sink comp="437" pin=1"/></net>

<net id="447"><net_src comp="424" pin="1"/><net_sink comp="443" pin=0"/></net>

<net id="451"><net_src comp="443" pin="2"/><net_sink comp="448" pin=0"/></net>

<net id="456"><net_src comp="0" pin="0"/><net_sink comp="452" pin=0"/></net>

<net id="457"><net_src comp="448" pin="1"/><net_sink comp="452" pin=1"/></net>

<net id="462"><net_src comp="236" pin="1"/><net_sink comp="458" pin=0"/></net>

<net id="463"><net_src comp="92" pin="0"/><net_sink comp="458" pin=1"/></net>

<net id="467"><net_src comp="464" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="471"><net_src comp="468" pin="1"/><net_sink comp="263" pin=1"/></net>

<net id="478"><net_src comp="58" pin="0"/><net_sink comp="472" pin=0"/></net>

<net id="479"><net_src comp="60" pin="0"/><net_sink comp="472" pin=2"/></net>

<net id="480"><net_src comp="62" pin="0"/><net_sink comp="472" pin=3"/></net>

<net id="484"><net_src comp="472" pin="4"/><net_sink comp="481" pin=0"/></net>

<net id="489"><net_src comp="0" pin="0"/><net_sink comp="485" pin=0"/></net>

<net id="490"><net_src comp="481" pin="1"/><net_sink comp="485" pin=1"/></net>

<net id="491"><net_src comp="485" pin="2"/><net_sink comp="198" pin=1"/></net>

<net id="495"><net_src comp="248" pin="1"/><net_sink comp="492" pin=0"/></net>

<net id="496"><net_src comp="492" pin="1"/><net_sink comp="205" pin=2"/></net>

<net id="500"><net_src comp="110" pin="2"/><net_sink comp="497" pin=0"/></net>

<net id="501"><net_src comp="497" pin="1"/><net_sink comp="330" pin=1"/></net>

<net id="505"><net_src comp="116" pin="2"/><net_sink comp="502" pin=0"/></net>

<net id="506"><net_src comp="502" pin="1"/><net_sink comp="419" pin=1"/></net>

<net id="510"><net_src comp="128" pin="2"/><net_sink comp="507" pin=0"/></net>

<net id="511"><net_src comp="507" pin="1"/><net_sink comp="379" pin=1"/></net>

<net id="515"><net_src comp="134" pin="2"/><net_sink comp="512" pin=0"/></net>

<net id="516"><net_src comp="512" pin="1"/><net_sink comp="347" pin=1"/></net>

<net id="520"><net_src comp="267" pin="2"/><net_sink comp="517" pin=0"/></net>

<net id="524"><net_src comp="283" pin="1"/><net_sink comp="521" pin=0"/></net>

<net id="525"><net_src comp="521" pin="1"/><net_sink comp="352" pin=1"/></net>

<net id="529"><net_src comp="297" pin="1"/><net_sink comp="526" pin=0"/></net>

<net id="530"><net_src comp="526" pin="1"/><net_sink comp="384" pin=1"/></net>

<net id="534"><net_src comp="311" pin="1"/><net_sink comp="531" pin=0"/></net>

<net id="535"><net_src comp="531" pin="1"/><net_sink comp="443" pin=1"/></net>

<net id="539"><net_src comp="315" pin="1"/><net_sink comp="536" pin=0"/></net>

<net id="540"><net_src comp="536" pin="1"/><net_sink comp="325" pin=1"/></net>

<net id="544"><net_src comp="319" pin="2"/><net_sink comp="541" pin=0"/></net>

<net id="545"><net_src comp="541" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="549"><net_src comp="325" pin="2"/><net_sink comp="546" pin=0"/></net>

<net id="550"><net_src comp="546" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="557"><net_src comp="347" pin="2"/><net_sink comp="554" pin=0"/></net>

<net id="558"><net_src comp="554" pin="1"/><net_sink comp="402" pin=1"/></net>

<net id="562"><net_src comp="361" pin="2"/><net_sink comp="559" pin=0"/></net>

<net id="563"><net_src comp="559" pin="1"/><net_sink comp="146" pin=1"/></net>

<net id="564"><net_src comp="559" pin="1"/><net_sink comp="160" pin=1"/></net>

<net id="568"><net_src comp="379" pin="2"/><net_sink comp="565" pin=0"/></net>

<net id="569"><net_src comp="565" pin="1"/><net_sink comp="472" pin=1"/></net>

<net id="573"><net_src comp="393" pin="2"/><net_sink comp="570" pin=0"/></net>

<net id="574"><net_src comp="570" pin="1"/><net_sink comp="153" pin=1"/></net>

<net id="575"><net_src comp="570" pin="1"/><net_sink comp="165" pin=1"/></net>

<net id="579"><net_src comp="160" pin="2"/><net_sink comp="576" pin=0"/></net>

<net id="580"><net_src comp="576" pin="1"/><net_sink comp="165" pin=2"/></net>

<net id="581"><net_src comp="576" pin="1"/><net_sink comp="399" pin=0"/></net>

<net id="585"><net_src comp="399" pin="1"/><net_sink comp="582" pin=0"/></net>

<net id="586"><net_src comp="582" pin="1"/><net_sink comp="251" pin=2"/></net>

<net id="590"><net_src comp="411" pin="1"/><net_sink comp="587" pin=0"/></net>

<net id="591"><net_src comp="587" pin="1"/><net_sink comp="428" pin=1"/></net>

<net id="595"><net_src comp="419" pin="2"/><net_sink comp="592" pin=0"/></net>

<net id="599"><net_src comp="437" pin="2"/><net_sink comp="596" pin=0"/></net>

<net id="600"><net_src comp="596" pin="1"/><net_sink comp="174" pin=1"/></net>

<net id="601"><net_src comp="596" pin="1"/><net_sink comp="188" pin=1"/></net>

<net id="605"><net_src comp="452" pin="2"/><net_sink comp="602" pin=0"/></net>

<net id="606"><net_src comp="602" pin="1"/><net_sink comp="181" pin=1"/></net>

<net id="607"><net_src comp="602" pin="1"/><net_sink comp="193" pin=1"/></net>

<net id="611"><net_src comp="458" pin="2"/><net_sink comp="608" pin=0"/></net>

<net id="612"><net_src comp="608" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="616"><net_src comp="188" pin="2"/><net_sink comp="613" pin=0"/></net>

<net id="617"><net_src comp="613" pin="1"/><net_sink comp="464" pin=0"/></net>

<net id="621"><net_src comp="193" pin="2"/><net_sink comp="618" pin=0"/></net>

<net id="622"><net_src comp="618" pin="1"/><net_sink comp="468" pin=0"/></net>

<net id="626"><net_src comp="464" pin="1"/><net_sink comp="623" pin=0"/></net>

<net id="627"><net_src comp="623" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="631"><net_src comp="468" pin="1"/><net_sink comp="628" pin=0"/></net>

<net id="632"><net_src comp="628" pin="1"/><net_sink comp="263" pin=1"/></net>

<net id="636"><net_src comp="263" pin="2"/><net_sink comp="633" pin=0"/></net>

<net id="637"><net_src comp="633" pin="1"/><net_sink comp="258" pin=1"/></net>

<net id="641"><net_src comp="258" pin="2"/><net_sink comp="638" pin=0"/></net>

<net id="642"><net_src comp="638" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="646"><net_src comp="485" pin="2"/><net_sink comp="643" pin=0"/></net>

<net id="647"><net_src comp="643" pin="1"/><net_sink comp="205" pin=1"/></net>

<net id="648"><net_src comp="643" pin="1"/><net_sink comp="198" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {3 11 12 13 14 15 16 36 37 38 39 40 41 42 }
 - Input state : 
	Port: forward_fcc : gmem | {3 4 5 6 7 8 9 10 18 19 20 21 22 23 24 25 26 }
	Port: forward_fcc : x | {1 }
	Port: forward_fcc : w | {1 }
	Port: forward_fcc : y | {1 }
	Port: forward_fcc : b | {1 }
	Port: forward_fcc : xdim | {1 }
	Port: forward_fcc : ydim | {1 }
  - Chain level:
	State 1
		sext_ln11 : 1
		sext_ln14 : 1
		sext_ln12 : 1
	State 2
		add_ln11 : 1
		add_ln11_1 : 1
		icmp_ln11 : 1
		br_ln11 : 2
		zext_ln11 : 1
		shl_ln : 1
		add_ln12 : 2
		add_ln12_1 : 2
		sext_ln12_1 : 3
		gmem_addr : 4
		shl_ln12_1 : 1
		zext_ln12_1 : 2
		add_ln12_2 : 3
		add_ln12_3 : 2
		sext_ln12_2 : 3
		gmem_addr_1 : 4
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
		sext_ln14_1 : 1
	State 17
		j_cast : 1
		icmp_ln14 : 2
		br_ln14 : 3
		j_cast2 : 1
		add_ln15 : 2
		sext_ln15_1 : 3
		gmem_addr_3 : 4
		add_ln15_1 : 2
		sext_ln15_2 : 3
		gmem_addr_4 : 4
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
		mul8 : 1
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
		sext_ln15 : 1
		gmem_addr_2 : 2
		gmem_addr_2_req : 3
	State 37
		write_ln15 : 1
	State 38
	State 39
	State 40
	State 41
	State 42


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|
| Operation|        Functional Unit       |   DSP   |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|
|   fadd   |          grp_fu_258          |    2    |   205   |   390   |
|----------|------------------------------|---------|---------|---------|
|          |        add_ln11_fu_319       |    0    |    0    |    39   |
|          |       add_ln11_1_fu_325      |    0    |    0    |    69   |
|          |        add_ln12_fu_347       |    0    |    0    |    71   |
|          |       add_ln12_1_fu_352      |    0    |    0    |    69   |
|    add   |       add_ln12_2_fu_379      |    0    |    0    |    71   |
|          |       add_ln12_3_fu_384      |    0    |    0    |    69   |
|          |        add_ln15_fu_428       |    0    |    0    |    69   |
|          |       add_ln15_1_fu_443      |    0    |    0    |    69   |
|          |        add_ln14_fu_458       |    0    |    0    |    38   |
|----------|------------------------------|---------|---------|---------|
|   fmul   |          grp_fu_263          |    3    |   143   |   321   |
|----------|------------------------------|---------|---------|---------|
|          |         cmp31_fu_267         |    0    |    0    |    18   |
|   icmp   |       icmp_ln11_fu_330       |    0    |    0    |    18   |
|          |       icmp_ln14_fu_419       |    0    |    0    |    18   |
|----------|------------------------------|---------|---------|---------|
|          |     ydim_read_read_fu_110    |    0    |    0    |    0    |
|          |     xdim_read_read_fu_116    |    0    |    0    |    0    |
|          |      b_read_read_fu_122      |    0    |    0    |    0    |
|          |      y_read_read_fu_128      |    0    |    0    |    0    |
|   read   |      w_read_read_fu_134      |    0    |    0    |    0    |
|          |      x_read_read_fu_140      |    0    |    0    |    0    |
|          |  gmem_addr_read_read_fu_160  |    0    |    0    |    0    |
|          | gmem_addr_3_read_read_fu_188 |    0    |    0    |    0    |
|          | gmem_addr_4_read_read_fu_193 |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |      grp_readreq_fu_146      |    0    |    0    |    0    |
|  readreq |      grp_readreq_fu_174      |    0    |    0    |    0    |
|          |      grp_readreq_fu_181      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
| writeresp|     grp_writeresp_fu_153     |    0    |    0    |    0    |
|          |     grp_writeresp_fu_198     |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   write  |    write_ln12_write_fu_165   |    0    |    0    |    0    |
|          |    write_ln15_write_fu_205   |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |        trunc_ln_fu_273       |    0    |    0    |    0    |
|          |      trunc_ln11_1_fu_287     |    0    |    0    |    0    |
|partselect|       trunc_ln1_fu_301       |    0    |    0    |    0    |
|          |      trunc_ln14_1_fu_402     |    0    |    0    |    0    |
|          |       trunc_ln2_fu_472       |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |       sext_ln11_fu_283       |    0    |    0    |    0    |
|          |       sext_ln14_fu_297       |    0    |    0    |    0    |
|          |       sext_ln12_fu_311       |    0    |    0    |    0    |
|          |      sext_ln12_1_fu_357      |    0    |    0    |    0    |
|   sext   |      sext_ln12_2_fu_389      |    0    |    0    |    0    |
|          |      sext_ln14_1_fu_411      |    0    |    0    |    0    |
|          |      sext_ln15_1_fu_433      |    0    |    0    |    0    |
|          |      sext_ln15_2_fu_448      |    0    |    0    |    0    |
|          |       sext_ln15_fu_481       |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |       zext_ln12_fu_315       |    0    |    0    |    0    |
|          |       zext_ln11_fu_335       |    0    |    0    |    0    |
|   zext   |      zext_ln12_1_fu_375      |    0    |    0    |    0    |
|          |         j_cast_fu_415        |    0    |    0    |    0    |
|          |        j_cast2_fu_424        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|bitconcatenate|         shl_ln_fu_339        |    0    |    0    |    0    |
|          |       shl_ln12_1_fu_367      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   Total  |                              |    5    |   348   |   1329  |
|----------|------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|     add119_reg_248     |   32   |
|   add_ln11_1_reg_546   |   62   |
|    add_ln11_reg_541    |   32   |
|   add_ln12_2_reg_565   |   64   |
|    add_ln12_reg_554    |   64   |
|    add_ln14_reg_608    |   31   |
|       add_reg_638      |   32   |
|  bitcast_ln12_reg_582  |   32   |
| bitcast_ln15_1_reg_623 |   32   |
| bitcast_ln15_2_reg_628 |   32   |
|      cmp31_reg_517     |    1   |
|   gmem_addr_1_reg_570  |   32   |
|   gmem_addr_2_reg_643  |   32   |
|gmem_addr_3_read_reg_613|   32   |
|   gmem_addr_3_reg_596  |   32   |
|gmem_addr_4_read_reg_618|   32   |
|   gmem_addr_4_reg_602  |   32   |
| gmem_addr_read_reg_576 |   32   |
|    gmem_addr_reg_559   |   32   |
|        i_reg_214       |   32   |
|    icmp_ln14_reg_592   |    1   |
|        j_reg_236       |   31   |
|      mul8_reg_633      |   32   |
|     phi_mul_reg_225    |   62   |
|    sext_ln11_reg_521   |   63   |
|    sext_ln12_reg_531   |   63   |
|   sext_ln14_1_reg_587  |   63   |
|    sext_ln14_reg_526   |   63   |
|     w_read_reg_512     |   64   |
|    xdim_read_reg_502   |   32   |
|     y_read_reg_507     |   64   |
|    ydim_read_reg_497   |   32   |
|    zext_ln12_reg_536   |   62   |
+------------------------+--------+
|          Total         |  1334  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
| grp_writeresp_fu_153 |  p0  |   2  |   1  |    2   |
| grp_writeresp_fu_198 |  p0  |   2  |   1  |    2   |
| grp_writeresp_fu_198 |  p1  |   2  |  32  |   64   ||    9    |
|       j_reg_236      |  p0  |   2  |  31  |   62   ||    9    |
|      grp_fu_263      |  p0  |   2  |  32  |   64   ||    9    |
|      grp_fu_263      |  p1  |   2  |  32  |   64   ||    9    |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |   258  ||  9.528  ||    36   |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    -   |   348  |  1329  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    9   |    -   |   36   |
|  Register |    -   |    -   |  1334  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |    9   |  1682  |  1365  |
+-----------+--------+--------+--------+--------+
