0.7
2020.2
Oct 13 2023
20:21:30
/home/work1/Works/CNN-Core-Wrapper/cnn_core_project/cnn_core_prj/solution1/sim/verilog/AESL_axi_s_input_layer.v,1770854293,systemVerilog,,,,AESL_axi_s_input_layer,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/work1/Works/CNN-Core-Wrapper/cnn_core_project/cnn_core_prj/solution1/sim/verilog/AESL_axi_s_layer10_out.v,1770854293,systemVerilog,,,,AESL_axi_s_layer10_out,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/work1/Works/CNN-Core-Wrapper/cnn_core_project/cnn_core_prj/solution1/sim/verilog/AESL_deadlock_detection_unit.v,1770854293,systemVerilog,,,,AESL_deadlock_detect_unit,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/work1/Works/CNN-Core-Wrapper/cnn_core_project/cnn_core_prj/solution1/sim/verilog/AESL_deadlock_detector.v,1770854293,systemVerilog,,,,AESL_deadlock_detector,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/work1/Works/CNN-Core-Wrapper/cnn_core_project/cnn_core_prj/solution1/sim/verilog/AESL_deadlock_idx0_monitor.v,1770854293,systemVerilog,,,,AESL_deadlock_idx0_monitor,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/work1/Works/CNN-Core-Wrapper/cnn_core_project/cnn_core_prj/solution1/sim/verilog/AESL_deadlock_kernel_monitor_top.v,1770854293,systemVerilog,,,,AESL_deadlock_kernel_monitor_top,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/work1/Works/CNN-Core-Wrapper/cnn_core_project/cnn_core_prj/solution1/sim/verilog/AESL_deadlock_report_unit.v,1770854293,systemVerilog,,,,AESL_deadlock_report_unit,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/work1/Works/CNN-Core-Wrapper/cnn_core_project/cnn_core_prj/solution1/sim/verilog/AESL_fifo.v,1770854293,systemVerilog,,,,fifo,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/work1/Works/CNN-Core-Wrapper/cnn_core_project/cnn_core_prj/solution1/sim/verilog/cnn_core.autotb.v,1770854293,systemVerilog,,,/home/work1/Works/CNN-Core-Wrapper/cnn_core_project/cnn_core_prj/solution1/sim/verilog/fifo_para.vh,apatb_cnn_core_top,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/work1/Works/CNN-Core-Wrapper/cnn_core_project/cnn_core_prj/solution1/sim/verilog/cnn_core.v,1770854277,systemVerilog,,,,cnn_core,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/work1/Works/CNN-Core-Wrapper/cnn_core_project/cnn_core_prj/solution1/sim/verilog/cnn_core_compute_output_buffer_1d_array_array_ap_fixed_17_9_5_3_0_7u_config4_s.v,1770854266,systemVerilog,,,,cnn_core_compute_output_buffer_1d_array_array_ap_fixed_17_9_5_3_0_7u_config4_s,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/work1/Works/CNN-Core-Wrapper/cnn_core_project/cnn_core_prj/solution1/sim/verilog/cnn_core_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_17_9_5_3_0_7u_config4_s.v,1770854266,systemVerilog,,,,cnn_core_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_17_9_5_3_0_7u_config4_s,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/work1/Works/CNN-Core-Wrapper/cnn_core_project/cnn_core_prj/solution1/sim/verilog/cnn_core_dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_s.v,1770854276,systemVerilog,,,,cnn_core_dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_s,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/work1/Works/CNN-Core-Wrapper/cnn_core_project/cnn_core_prj/solution1/sim/verilog/cnn_core_dense_array_array_ap_fixed_17_9_5_3_0_1u_config10_Pipeline_DataPrepare.v,1770854267,systemVerilog,,,,cnn_core_dense_array_array_ap_fixed_17_9_5_3_0_1u_config10_Pipeline_DataPrepare,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/work1/Works/CNN-Core-Wrapper/cnn_core_project/cnn_core_prj/solution1/sim/verilog/cnn_core_dense_latency_ap_fixed_12_6_5_3_0_ap_fixed_17_9_5_3_0_config4_mult_s.v,1770854266,systemVerilog,,,,cnn_core_dense_latency_ap_fixed_12_6_5_3_0_ap_fixed_17_9_5_3_0_config4_mult_s,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/work1/Works/CNN-Core-Wrapper/cnn_core_project/cnn_core_prj/solution1/sim/verilog/cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s.v,1770854274,systemVerilog,,,,cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/work1/Works/CNN-Core-Wrapper/cnn_core_project/cnn_core_prj/solution1/sim/verilog/cnn_core_fifo_w112_d168_A.v,1770854277,systemVerilog,,,,cnn_core_fifo_w112_d168_A;cnn_core_fifo_w112_d168_A_ram,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/work1/Works/CNN-Core-Wrapper/cnn_core_project/cnn_core_prj/solution1/sim/verilog/cnn_core_fifo_w112_d336_A.v,1770854277,systemVerilog,,,,cnn_core_fifo_w112_d336_A;cnn_core_fifo_w112_d336_A_ram,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/work1/Works/CNN-Core-Wrapper/cnn_core_project/cnn_core_prj/solution1/sim/verilog/cnn_core_fifo_w119_d336_A.v,1770854277,systemVerilog,,,,cnn_core_fifo_w119_d336_A;cnn_core_fifo_w119_d336_A_ram,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/work1/Works/CNN-Core-Wrapper/cnn_core_project/cnn_core_prj/solution1/sim/verilog/cnn_core_fifo_w12_d1024_A.v,1770854277,systemVerilog,,,,cnn_core_fifo_w12_d1024_A;cnn_core_fifo_w12_d1024_A_ram,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/work1/Works/CNN-Core-Wrapper/cnn_core_project/cnn_core_prj/solution1/sim/verilog/cnn_core_fifo_w3072_d4_A.v,1770854277,systemVerilog,,,,cnn_core_fifo_w3072_d4_A;cnn_core_fifo_w3072_d4_A_ram,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/work1/Works/CNN-Core-Wrapper/cnn_core_project/cnn_core_prj/solution1/sim/verilog/cnn_core_fifo_w672_d28_A.v,1770854277,systemVerilog,,,,cnn_core_fifo_w672_d28_A;cnn_core_fifo_w672_d28_A_ram,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/work1/Works/CNN-Core-Wrapper/cnn_core_project/cnn_core_prj/solution1/sim/verilog/cnn_core_flow_control_loop_pipe.v,1770854277,systemVerilog,,,,cnn_core_flow_control_loop_pipe,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/work1/Works/CNN-Core-Wrapper/cnn_core_project/cnn_core_prj/solution1/sim/verilog/cnn_core_flow_control_loop_pipe_sequential_init.v,1770854277,systemVerilog,,,,cnn_core_flow_control_loop_pipe_sequential_init,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/work1/Works/CNN-Core-Wrapper/cnn_core_project/cnn_core_prj/solution1/sim/verilog/cnn_core_mul_12s_6s_18_1_0.v,1770854266,systemVerilog,,,,cnn_core_mul_12s_6s_18_1_0,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/work1/Works/CNN-Core-Wrapper/cnn_core_project/cnn_core_prj/solution1/sim/verilog/cnn_core_mul_12s_7ns_19_1_0.v,1770854266,systemVerilog,,,,cnn_core_mul_12s_7ns_19_1_0,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/work1/Works/CNN-Core-Wrapper/cnn_core_project/cnn_core_prj/solution1/sim/verilog/cnn_core_mul_12s_7s_19_1_0.v,1770854266,systemVerilog,,,,cnn_core_mul_12s_7s_19_1_0,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/work1/Works/CNN-Core-Wrapper/cnn_core_project/cnn_core_prj/solution1/sim/verilog/cnn_core_mul_12s_8ns_20_1_0.v,1770854266,systemVerilog,,,,cnn_core_mul_12s_8ns_20_1_0,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/work1/Works/CNN-Core-Wrapper/cnn_core_project/cnn_core_prj/solution1/sim/verilog/cnn_core_mul_12s_8s_20_1_0.v,1770854266,systemVerilog,,,,cnn_core_mul_12s_8s_20_1_0,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/work1/Works/CNN-Core-Wrapper/cnn_core_project/cnn_core_prj/solution1/sim/verilog/cnn_core_mul_12s_9ns_20_1_0.v,1770854266,systemVerilog,,,,cnn_core_mul_12s_9ns_20_1_0,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/work1/Works/CNN-Core-Wrapper/cnn_core_project/cnn_core_prj/solution1/sim/verilog/cnn_core_mul_12s_9s_20_1_0.v,1770854266,systemVerilog,,,,cnn_core_mul_12s_9s_20_1_0,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/work1/Works/CNN-Core-Wrapper/cnn_core_project/cnn_core_prj/solution1/sim/verilog/cnn_core_mul_16s_10ns_24_1_1.v,1770854274,systemVerilog,,,,cnn_core_mul_16s_10ns_24_1_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/work1/Works/CNN-Core-Wrapper/cnn_core_project/cnn_core_prj/solution1/sim/verilog/cnn_core_mul_16s_5ns_21_1_1.v,1770854274,systemVerilog,,,,cnn_core_mul_16s_5ns_21_1_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/work1/Works/CNN-Core-Wrapper/cnn_core_project/cnn_core_prj/solution1/sim/verilog/cnn_core_mul_16s_5s_21_1_1.v,1770854274,systemVerilog,,,,cnn_core_mul_16s_5s_21_1_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/work1/Works/CNN-Core-Wrapper/cnn_core_project/cnn_core_prj/solution1/sim/verilog/cnn_core_mul_16s_6ns_22_1_1.v,1770854274,systemVerilog,,,,cnn_core_mul_16s_6ns_22_1_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/work1/Works/CNN-Core-Wrapper/cnn_core_project/cnn_core_prj/solution1/sim/verilog/cnn_core_mul_16s_6s_22_1_1.v,1770854274,systemVerilog,,,,cnn_core_mul_16s_6s_22_1_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/work1/Works/CNN-Core-Wrapper/cnn_core_project/cnn_core_prj/solution1/sim/verilog/cnn_core_mul_16s_7ns_23_1_1.v,1770854274,systemVerilog,,,,cnn_core_mul_16s_7ns_23_1_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/work1/Works/CNN-Core-Wrapper/cnn_core_project/cnn_core_prj/solution1/sim/verilog/cnn_core_mul_16s_7s_23_1_1.v,1770854274,systemVerilog,,,,cnn_core_mul_16s_7s_23_1_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/work1/Works/CNN-Core-Wrapper/cnn_core_project/cnn_core_prj/solution1/sim/verilog/cnn_core_mul_16s_8ns_24_1_1.v,1770854274,systemVerilog,,,,cnn_core_mul_16s_8ns_24_1_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/work1/Works/CNN-Core-Wrapper/cnn_core_project/cnn_core_prj/solution1/sim/verilog/cnn_core_mul_16s_8s_24_1_1.v,1770854274,systemVerilog,,,,cnn_core_mul_16s_8s_24_1_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/work1/Works/CNN-Core-Wrapper/cnn_core_project/cnn_core_prj/solution1/sim/verilog/cnn_core_mul_16s_9ns_24_1_1.v,1770854274,systemVerilog,,,,cnn_core_mul_16s_9ns_24_1_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/work1/Works/CNN-Core-Wrapper/cnn_core_project/cnn_core_prj/solution1/sim/verilog/cnn_core_pooling2d_cl_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_7u_config6_s.v,1770854266,systemVerilog,,,,cnn_core_pooling2d_cl_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_7u_config6_s,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/work1/Works/CNN-Core-Wrapper/cnn_core_project/cnn_core_prj/solution1/sim/verilog/cnn_core_regslice_both.v,1770854277,systemVerilog,,,,cnn_core_regslice_both;cnn_core_regslice_both_w1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/work1/Works/CNN-Core-Wrapper/cnn_core_project/cnn_core_prj/solution1/sim/verilog/cnn_core_relu_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_7u_relu_config5_s.v,1770854266,systemVerilog,,,,cnn_core_relu_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_7u_relu_config5_s,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/work1/Works/CNN-Core-Wrapper/cnn_core_project/cnn_core_prj/solution1/sim/verilog/cnn_core_repack_stream_array_ap_fixed_256u_array_ap_fixed_12_6_5_3_0_1u_1024_s.v,1770854266,systemVerilog,,,,cnn_core_repack_stream_array_ap_fixed_256u_array_ap_fixed_12_6_5_3_0_1u_1024_s,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/work1/Works/CNN-Core-Wrapper/cnn_core_project/cnn_core_prj/solution1/sim/verilog/cnn_core_repack_stream_array_ap_fixed_256u_array_ap_fixed_12_6_5_3_0_1u_1024_s_in_databkb.v,1770854266,systemVerilog,,,,cnn_core_repack_stream_array_ap_fixed_256u_array_ap_fixed_12_6_5_3_0_1u_1024_s_in_databkb,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/work1/Works/CNN-Core-Wrapper/cnn_core_project/cnn_core_prj/solution1/sim/verilog/cnn_core_repack_stream_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_1176_s.v,1770854266,systemVerilog,,,,cnn_core_repack_stream_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_1176_s,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/work1/Works/CNN-Core-Wrapper/cnn_core_project/cnn_core_prj/solution1/sim/verilog/cnn_core_repack_stream_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_42u_1176_s.v,1770854266,systemVerilog,,,,cnn_core_repack_stream_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_42u_1176_s,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/work1/Works/CNN-Core-Wrapper/cnn_core_project/cnn_core_prj/solution1/sim/verilog/cnn_core_repack_stream_array_array_ap_fixed_1u_1024_Pipeline_VITIS_LOOP_254_4.v,1770854265,systemVerilog,,,,cnn_core_repack_stream_array_array_ap_fixed_1u_1024_Pipeline_VITIS_LOOP_254_4,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/work1/Works/CNN-Core-Wrapper/cnn_core_project/cnn_core_prj/solution1/sim/verilog/cnn_core_shift_line_buffer_array_ap_fixed_16_6_5_3_0_7u_config6_s.v,1770854266,systemVerilog,,,,cnn_core_shift_line_buffer_array_ap_fixed_16_6_5_3_0_7u_config6_s,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/work1/Works/CNN-Core-Wrapper/cnn_core_project/cnn_core_prj/solution1/sim/verilog/cnn_core_sparsemux_9_2_12_1_1.v,1770854265,systemVerilog,,,,cnn_core_sparsemux_9_2_12_1_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/work1/Works/CNN-Core-Wrapper/cnn_core_project/cnn_core_prj/solution1/sim/verilog/cnn_core_start_for_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_17_9_5_3_0_7u_config4_U0.v,1770854277,systemVerilog,,,,cnn_core_start_for_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_17_9_5_3_0_7u_config4_U0;cnn_core_start_for_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_17_9_5_3_0_7u_config4_U0_ShiftReg,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/work1/Works/CNN-Core-Wrapper/cnn_core_project/cnn_core_prj/solution1/sim/verilog/cnn_core_start_for_dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_U0.v,1770854277,systemVerilog,,,,cnn_core_start_for_dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_U0;cnn_core_start_for_dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_U0_ShiftReg,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/work1/Works/CNN-Core-Wrapper/cnn_core_project/cnn_core_prj/solution1/sim/verilog/cnn_core_start_for_pooling2d_cl_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_7u_config6dEe.v,1770854277,systemVerilog,,,,cnn_core_start_for_pooling2d_cl_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_7u_config6dEe;cnn_core_start_for_pooling2d_cl_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_7u_config6dEe_ShiftReg,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/work1/Works/CNN-Core-Wrapper/cnn_core_project/cnn_core_prj/solution1/sim/verilog/cnn_core_start_for_relu_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_7u_relu_config5_U0.v,1770854277,systemVerilog,,,,cnn_core_start_for_relu_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_7u_relu_config5_U0;cnn_core_start_for_relu_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_7u_relu_config5_U0_ShiftReg,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/work1/Works/CNN-Core-Wrapper/cnn_core_project/cnn_core_prj/solution1/sim/verilog/cnn_core_start_for_repack_stream_array_ap_fixed_256u_array_ap_fixed_12_6_5_3_0_1u_1024cud.v,1770854277,systemVerilog,,,,cnn_core_start_for_repack_stream_array_ap_fixed_256u_array_ap_fixed_12_6_5_3_0_1u_1024cud;cnn_core_start_for_repack_stream_array_ap_fixed_256u_array_ap_fixed_12_6_5_3_0_1u_1024cud_ShiftReg,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/work1/Works/CNN-Core-Wrapper/cnn_core_project/cnn_core_prj/solution1/sim/verilog/cnn_core_start_for_repack_stream_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_1176eOg.v,1770854277,systemVerilog,,,,cnn_core_start_for_repack_stream_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_1176eOg;cnn_core_start_for_repack_stream_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_1176eOg_ShiftReg,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/work1/Works/CNN-Core-Wrapper/cnn_core_project/cnn_core_prj/solution1/sim/verilog/cnn_core_start_for_repack_stream_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_42u_1176_U0.v,1770854277,systemVerilog,,,,cnn_core_start_for_repack_stream_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_42u_1176_U0;cnn_core_start_for_repack_stream_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_42u_1176_U0_ShiftReg,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/work1/Works/CNN-Core-Wrapper/cnn_core_project/cnn_core_prj/solution1/sim/verilog/cnn_core_transpose_array_ap_fixed_4u_array_ap_fixed_12_6_5_3_0_256u_config2_s.v,1770854265,systemVerilog,,,,cnn_core_transpose_array_ap_fixed_4u_array_ap_fixed_12_6_5_3_0_256u_config2_s,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/work1/Works/CNN-Core-Wrapper/cnn_core_project/cnn_core_prj/solution1/sim/verilog/cnn_core_transpose_array_array_ap_fixed_256u_config2_Pipeline_VITIS_LOOP_16_1.v,1770854262,systemVerilog,,,,cnn_core_transpose_array_array_ap_fixed_256u_config2_Pipeline_VITIS_LOOP_16_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/work1/Works/CNN-Core-Wrapper/cnn_core_project/cnn_core_prj/solution1/sim/verilog/cnn_core_transpose_array_array_ap_fixed_256u_config2_Pipeline_VITIS_LOOP_25_3.v,1770854265,systemVerilog,,,,cnn_core_transpose_array_array_ap_fixed_256u_config2_Pipeline_VITIS_LOOP_25_3,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/work1/Works/CNN-Core-Wrapper/cnn_core_project/cnn_core_prj/solution1/sim/verilog/csv_file_dump.svh,1770854293,verilog,,,,,,,,,,,,
/home/work1/Works/CNN-Core-Wrapper/cnn_core_project/cnn_core_prj/solution1/sim/verilog/dataflow_monitor.sv,1770854293,systemVerilog,/home/work1/Works/CNN-Core-Wrapper/cnn_core_project/cnn_core_prj/solution1/sim/verilog/df_fifo_interface.svh;/home/work1/Works/CNN-Core-Wrapper/cnn_core_project/cnn_core_prj/solution1/sim/verilog/df_process_interface.svh;/home/work1/Works/CNN-Core-Wrapper/cnn_core_project/cnn_core_prj/solution1/sim/verilog/nodf_module_interface.svh;/home/work1/Works/CNN-Core-Wrapper/cnn_core_project/cnn_core_prj/solution1/sim/verilog/seq_loop_interface.svh;/home/work1/Works/CNN-Core-Wrapper/cnn_core_project/cnn_core_prj/solution1/sim/verilog/upc_loop_interface.svh,,/home/work1/Works/CNN-Core-Wrapper/cnn_core_project/cnn_core_prj/solution1/sim/verilog/dump_file_agent.svh;/home/work1/Works/CNN-Core-Wrapper/cnn_core_project/cnn_core_prj/solution1/sim/verilog/csv_file_dump.svh;/home/work1/Works/CNN-Core-Wrapper/cnn_core_project/cnn_core_prj/solution1/sim/verilog/sample_agent.svh;/home/work1/Works/CNN-Core-Wrapper/cnn_core_project/cnn_core_prj/solution1/sim/verilog/loop_sample_agent.svh;/home/work1/Works/CNN-Core-Wrapper/cnn_core_project/cnn_core_prj/solution1/sim/verilog/sample_manager.svh;/home/work1/Works/CNN-Core-Wrapper/cnn_core_project/cnn_core_prj/solution1/sim/verilog/nodf_module_interface.svh;/home/work1/Works/CNN-Core-Wrapper/cnn_core_project/cnn_core_prj/solution1/sim/verilog/nodf_module_monitor.svh;/home/work1/Works/CNN-Core-Wrapper/cnn_core_project/cnn_core_prj/solution1/sim/verilog/df_fifo_interface.svh;/home/work1/Works/CNN-Core-Wrapper/cnn_core_project/cnn_core_prj/solution1/sim/verilog/df_fifo_monitor.svh;/home/work1/Works/CNN-Core-Wrapper/cnn_core_project/cnn_core_prj/solution1/sim/verilog/df_process_interface.svh;/home/work1/Works/CNN-Core-Wrapper/cnn_core_project/cnn_core_prj/solution1/sim/verilog/df_process_monitor.svh;/home/work1/Works/CNN-Core-Wrapper/cnn_core_project/cnn_core_prj/solution1/sim/verilog/seq_loop_interface.svh;/home/work1/Works/CNN-Core-Wrapper/cnn_core_project/cnn_core_prj/solution1/sim/verilog/seq_loop_monitor.svh;/home/work1/Works/CNN-Core-Wrapper/cnn_core_project/cnn_core_prj/solution1/sim/verilog/upc_loop_interface.svh;/home/work1/Works/CNN-Core-Wrapper/cnn_core_project/cnn_core_prj/solution1/sim/verilog/upc_loop_monitor.svh,$unit_dataflow_monitor_sv;dataflow_monitor,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/work1/Works/CNN-Core-Wrapper/cnn_core_project/cnn_core_prj/solution1/sim/verilog/df_fifo_interface.svh,1770854293,verilog,,,,df_fifo_intf,,,,,,,,
/home/work1/Works/CNN-Core-Wrapper/cnn_core_project/cnn_core_prj/solution1/sim/verilog/df_fifo_monitor.svh,1770854293,verilog,,,,,,,,,,,,
/home/work1/Works/CNN-Core-Wrapper/cnn_core_project/cnn_core_prj/solution1/sim/verilog/df_process_interface.svh,1770854293,verilog,,,,df_process_intf,,,,,,,,
/home/work1/Works/CNN-Core-Wrapper/cnn_core_project/cnn_core_prj/solution1/sim/verilog/df_process_monitor.svh,1770854293,verilog,,,,,,,,,,,,
/home/work1/Works/CNN-Core-Wrapper/cnn_core_project/cnn_core_prj/solution1/sim/verilog/dump_file_agent.svh,1770854293,verilog,,,,,,,,,,,,
/home/work1/Works/CNN-Core-Wrapper/cnn_core_project/cnn_core_prj/solution1/sim/verilog/fifo_para.vh,1770854293,verilog,,,,,,,,,,,,
/home/work1/Works/CNN-Core-Wrapper/cnn_core_project/cnn_core_prj/solution1/sim/verilog/loop_sample_agent.svh,1770854293,verilog,,,,,,,,,,,,
/home/work1/Works/CNN-Core-Wrapper/cnn_core_project/cnn_core_prj/solution1/sim/verilog/nodf_module_interface.svh,1770854293,verilog,,,,nodf_module_intf,,,,,,,,
/home/work1/Works/CNN-Core-Wrapper/cnn_core_project/cnn_core_prj/solution1/sim/verilog/nodf_module_monitor.svh,1770854293,verilog,,,,,,,,,,,,
/home/work1/Works/CNN-Core-Wrapper/cnn_core_project/cnn_core_prj/solution1/sim/verilog/sample_agent.svh,1770854293,verilog,,,,,,,,,,,,
/home/work1/Works/CNN-Core-Wrapper/cnn_core_project/cnn_core_prj/solution1/sim/verilog/sample_manager.svh,1770854293,verilog,,,,,,,,,,,,
/home/work1/Works/CNN-Core-Wrapper/cnn_core_project/cnn_core_prj/solution1/sim/verilog/seq_loop_interface.svh,1770854293,verilog,,,,seq_loop_intf,,,,,,,,
/home/work1/Works/CNN-Core-Wrapper/cnn_core_project/cnn_core_prj/solution1/sim/verilog/seq_loop_monitor.svh,1770854293,verilog,,,,,,,,,,,,
/home/work1/Works/CNN-Core-Wrapper/cnn_core_project/cnn_core_prj/solution1/sim/verilog/upc_loop_interface.svh,1770854293,verilog,,,,upc_loop_intf,,,,,,,,
/home/work1/Works/CNN-Core-Wrapper/cnn_core_project/cnn_core_prj/solution1/sim/verilog/upc_loop_monitor.svh,1770854293,verilog,,,,,,,,,,,,
