diff --git a/rhea/build/boards/xilinx/_xula.py b/rhea/build/boards/xilinx/_xula.py
index 059599c..8288127 100644
--- a/rhea/build/boards/xilinx/_xula.py
+++ b/rhea/build/boards/xilinx/_xula.py
@@ -170,8 +170,8 @@ class Xula2StickItMB(Xula2):
 
         super(Xula2StickItMB, self).__init__()
 
-        self.add_port_name('pm1', 'chan', (0,  2,  4,  5,
-                                           32, 1,  3,  5))
+        self.add_port_name('pm1', 'chan', (6,  2,  4,  5,
+                                           12, 1,  3,  7))
 
         self.add_port_name('pm2', 'chan', (15, 17, 19, 21,
                                            16, 18, 20, 22))
@@ -195,4 +195,4 @@ class Xula2StickItMB(Xula2):
                     
 
 
-                           
\ No newline at end of file
+                           
