
STM32N6DK2_ExtMemLoader.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001fc  34180404  34180404  00000404  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  1 .init_array   00000004  34180600  34180600  00000600  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .fini_array   00000004  34180604  34180604  00000604  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .data         0000000c  34180608  34180608  00000608  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .gnu.sgstubs  00000020  34180620  34180620  00000620  2**5
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  5 .bss          00000334  34180640  34180640  00000640  2**2
                  ALLOC
  6 .text         0000f1c4  34180974  34180974  00000974  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  7 .stm32_device_info 000000c8  3418fb38  3418fb38  00010b38  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .rodata       00000048  3418fc00  3418fc00  0000fc00  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  9 ._user_heap_stack 00000a00  3418fc48  3418fc48  0000fc48  2**0
                  ALLOC
 10 .ARM.attributes 0000003a  00000000  00000000  00010c00  2**0
                  CONTENTS, READONLY
 11 .debug_info   0001ebbe  00000000  00000000  00010c3a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_abbrev 00002f7c  00000000  00000000  0002f7f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_aranges 000018f8  00000000  00000000  00032774  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_rnglists 000012d1  00000000  00000000  0003406c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_macro  00051e05  00000000  00000000  0003533d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_line   0001b0e9  00000000  00000000  00087142  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_str    0020b072  00000000  00000000  000a222b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .comment      00000043  00000000  00000000  002ad29d  2**0
                  CONTENTS, READONLY
 19 .debug_frame  0000667c  00000000  00000000  002ad2e0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .gnu.sgstubs:

34180620 <SECURE_SystemCoreClockUpdate>:
34180620:	e97f e97f 	sg
34180624:	f000 bff0 	b.w	34181608 <__acle_se_SECURE_SystemCoreClockUpdate>
	...

Disassembly of section .text:

34180974 <__do_global_dtors_aux>:
34180974:	b510      	push	{r4, lr}
34180976:	4c05      	ldr	r4, [pc, #20]	@ (3418098c <__do_global_dtors_aux+0x18>)
34180978:	7823      	ldrb	r3, [r4, #0]
3418097a:	b933      	cbnz	r3, 3418098a <__do_global_dtors_aux+0x16>
3418097c:	4b04      	ldr	r3, [pc, #16]	@ (34180990 <__do_global_dtors_aux+0x1c>)
3418097e:	b113      	cbz	r3, 34180986 <__do_global_dtors_aux+0x12>
34180980:	4804      	ldr	r0, [pc, #16]	@ (34180994 <__do_global_dtors_aux+0x20>)
34180982:	f3af 8000 	nop.w
34180986:	2301      	movs	r3, #1
34180988:	7023      	strb	r3, [r4, #0]
3418098a:	bd10      	pop	{r4, pc}
3418098c:	34180640 	.word	0x34180640
34180990:	00000000 	.word	0x00000000
34180994:	3418fb20 	.word	0x3418fb20

34180998 <frame_dummy>:
34180998:	b508      	push	{r3, lr}
3418099a:	4b03      	ldr	r3, [pc, #12]	@ (341809a8 <frame_dummy+0x10>)
3418099c:	b11b      	cbz	r3, 341809a6 <frame_dummy+0xe>
3418099e:	4903      	ldr	r1, [pc, #12]	@ (341809ac <frame_dummy+0x14>)
341809a0:	4803      	ldr	r0, [pc, #12]	@ (341809b0 <frame_dummy+0x18>)
341809a2:	f3af 8000 	nop.w
341809a6:	bd08      	pop	{r3, pc}
341809a8:	00000000 	.word	0x00000000
341809ac:	34180644 	.word	0x34180644
341809b0:	3418fb20 	.word	0x3418fb20

341809b4 <MX_EXTMEM_MANAGER_Init>:
/**
  * Init External memory manager
  * @retval None
  */
void MX_EXTMEM_MANAGER_Init(void)
{
341809b4:	b580      	push	{r7, lr}
341809b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_EXTMEM_Init_PreTreatment */

  /* USER CODE END MX_EXTMEM_Init_PreTreatment */

  /* Initialization of the memory parameters */
  memset(extmem_list_config, 0x0, sizeof(extmem_list_config));
341809b8:	22ac      	movs	r2, #172	@ 0xac
341809ba:	2100      	movs	r1, #0
341809bc:	480c      	ldr	r0, [pc, #48]	@ (341809f0 <MX_EXTMEM_MANAGER_Init+0x3c>)
341809be:	f00f f899 	bl	3418faf4 <memset>

  /* EXTMEMORY_1 */
  extmem_list_config[0].MemType = EXTMEM_NOR_SFDP;
341809c2:	4b0b      	ldr	r3, [pc, #44]	@ (341809f0 <MX_EXTMEM_MANAGER_Init+0x3c>)
341809c4:	2200      	movs	r2, #0
341809c6:	701a      	strb	r2, [r3, #0]
  extmem_list_config[0].Handle = (void*)&hxspi2;
341809c8:	4b09      	ldr	r3, [pc, #36]	@ (341809f0 <MX_EXTMEM_MANAGER_Init+0x3c>)
341809ca:	4a0a      	ldr	r2, [pc, #40]	@ (341809f4 <MX_EXTMEM_MANAGER_Init+0x40>)
341809cc:	605a      	str	r2, [r3, #4]
  extmem_list_config[0].ConfigType = EXTMEM_LINK_CONFIG_8LINES;
341809ce:	4b08      	ldr	r3, [pc, #32]	@ (341809f0 <MX_EXTMEM_MANAGER_Init+0x3c>)
341809d0:	2203      	movs	r2, #3
341809d2:	721a      	strb	r2, [r3, #8]

  EXTMEM_Init(EXTMEMORY_1, HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_XSPI2));
341809d4:	f04f 0000 	mov.w	r0, #0
341809d8:	f44f 0100 	mov.w	r1, #8388608	@ 0x800000
341809dc:	f006 fc5a 	bl	34187294 <HAL_RCCEx_GetPeriphCLKFreq>
341809e0:	4603      	mov	r3, r0
341809e2:	4619      	mov	r1, r3
341809e4:	2000      	movs	r0, #0
341809e6:	f00b ff8d 	bl	3418c904 <EXTMEM_Init>

  /* USER CODE BEGIN MX_EXTMEM_Init_PostTreatment */

  /* USER CODE END MX_EXTMEM_Init_PostTreatment */
}
341809ea:	bf00      	nop
341809ec:	bd80      	pop	{r7, pc}
341809ee:	bf00      	nop
341809f0:	34180740 	.word	0x34180740
341809f4:	341806c0 	.word	0x341806c0

341809f8 <extmemloader_Init>:
  * @param  None
  * @retval  0 : operation is ok else operation is failed

  */
uint32_t extmemloader_Init()
{
341809f8:	b580      	push	{r7, lr}
341809fa:	b084      	sub	sp, #16
341809fc:	af00      	add	r7, sp, #0
  uint32_t retr = 0;
341809fe:	2300      	movs	r3, #0
34180a00:	60fb      	str	r3, [r7, #12]
  /* USER CODE BEGIN 1 */

  /* USER CODE END 1 */

  /* Init system */
  SystemInit();
34180a02:	f000 fb73 	bl	341810ec <SystemInit>
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
34180a06:	b672      	cpsid	i
}
34180a08:	bf00      	nop
  \details Turns on I-Cache
  */
__STATIC_FORCEINLINE void SCB_EnableICache (void)
{
  #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
34180a0a:	4b3c      	ldr	r3, [pc, #240]	@ (34180afc <extmemloader_Init+0x104>)
34180a0c:	695b      	ldr	r3, [r3, #20]
34180a0e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
34180a12:	2b00      	cmp	r3, #0
34180a14:	d11b      	bne.n	34180a4e <extmemloader_Init+0x56>
  __ASM volatile ("dsb 0xF":::"memory");
34180a16:	f3bf 8f4f 	dsb	sy
}
34180a1a:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
34180a1c:	f3bf 8f6f 	isb	sy
}
34180a20:	bf00      	nop

    __DSB();
    __ISB();
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
34180a22:	4b36      	ldr	r3, [pc, #216]	@ (34180afc <extmemloader_Init+0x104>)
34180a24:	2200      	movs	r2, #0
34180a26:	f8c3 2250 	str.w	r2, [r3, #592]	@ 0x250
  __ASM volatile ("dsb 0xF":::"memory");
34180a2a:	f3bf 8f4f 	dsb	sy
}
34180a2e:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
34180a30:	f3bf 8f6f 	isb	sy
}
34180a34:	bf00      	nop
    __DSB();
    __ISB();
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
34180a36:	4b31      	ldr	r3, [pc, #196]	@ (34180afc <extmemloader_Init+0x104>)
34180a38:	695b      	ldr	r3, [r3, #20]
34180a3a:	4a30      	ldr	r2, [pc, #192]	@ (34180afc <extmemloader_Init+0x104>)
34180a3c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
34180a40:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
34180a42:	f3bf 8f4f 	dsb	sy
}
34180a46:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
34180a48:	f3bf 8f6f 	isb	sy
}
34180a4c:	e000      	b.n	34180a50 <extmemloader_Init+0x58>
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
34180a4e:	bf00      	nop
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    uint32_t ccsidr;
    uint32_t sets;
    uint32_t ways;

    if (SCB->CCR & SCB_CCR_DC_Msk) return;  /* return if DCache is already enabled */
34180a50:	4b2a      	ldr	r3, [pc, #168]	@ (34180afc <extmemloader_Init+0x104>)
34180a52:	695b      	ldr	r3, [r3, #20]
34180a54:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
34180a58:	2b00      	cmp	r3, #0
34180a5a:	d138      	bne.n	34180ace <extmemloader_Init+0xd6>

    SCB->CSSELR = 0U;                       /* select Level 1 data cache */
34180a5c:	4b27      	ldr	r3, [pc, #156]	@ (34180afc <extmemloader_Init+0x104>)
34180a5e:	2200      	movs	r2, #0
34180a60:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  __ASM volatile ("dsb 0xF":::"memory");
34180a64:	f3bf 8f4f 	dsb	sy
}
34180a68:	bf00      	nop
    __DSB();

    ccsidr = SCB->CCSIDR;
34180a6a:	4b24      	ldr	r3, [pc, #144]	@ (34180afc <extmemloader_Init+0x104>)
34180a6c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
34180a70:	60bb      	str	r3, [r7, #8]

                                            /* invalidate D-Cache */
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
34180a72:	68bb      	ldr	r3, [r7, #8]
34180a74:	0b5b      	lsrs	r3, r3, #13
34180a76:	f3c3 030e 	ubfx	r3, r3, #0, #15
34180a7a:	607b      	str	r3, [r7, #4]
    do {
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
34180a7c:	68bb      	ldr	r3, [r7, #8]
34180a7e:	08db      	lsrs	r3, r3, #3
34180a80:	f3c3 0309 	ubfx	r3, r3, #0, #10
34180a84:	603b      	str	r3, [r7, #0]
      do {
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
34180a86:	687b      	ldr	r3, [r7, #4]
34180a88:	015a      	lsls	r2, r3, #5
34180a8a:	f643 73e0 	movw	r3, #16352	@ 0x3fe0
34180a8e:	4013      	ands	r3, r2
                      ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
34180a90:	683a      	ldr	r2, [r7, #0]
34180a92:	0792      	lsls	r2, r2, #30
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
34180a94:	4919      	ldr	r1, [pc, #100]	@ (34180afc <extmemloader_Init+0x104>)
34180a96:	4313      	orrs	r3, r2
34180a98:	f8c1 3260 	str.w	r3, [r1, #608]	@ 0x260
        #if defined ( __CC_ARM )
          __schedule_barrier();
        #endif
      } while (ways-- != 0U);
34180a9c:	683b      	ldr	r3, [r7, #0]
34180a9e:	1e5a      	subs	r2, r3, #1
34180aa0:	603a      	str	r2, [r7, #0]
34180aa2:	2b00      	cmp	r3, #0
34180aa4:	d1ef      	bne.n	34180a86 <extmemloader_Init+0x8e>
    } while(sets-- != 0U);
34180aa6:	687b      	ldr	r3, [r7, #4]
34180aa8:	1e5a      	subs	r2, r3, #1
34180aaa:	607a      	str	r2, [r7, #4]
34180aac:	2b00      	cmp	r3, #0
34180aae:	d1e5      	bne.n	34180a7c <extmemloader_Init+0x84>
  __ASM volatile ("dsb 0xF":::"memory");
34180ab0:	f3bf 8f4f 	dsb	sy
}
34180ab4:	bf00      	nop
    __DSB();

    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
34180ab6:	4b11      	ldr	r3, [pc, #68]	@ (34180afc <extmemloader_Init+0x104>)
34180ab8:	695b      	ldr	r3, [r3, #20]
34180aba:	4a10      	ldr	r2, [pc, #64]	@ (34180afc <extmemloader_Init+0x104>)
34180abc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
34180ac0:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
34180ac2:	f3bf 8f4f 	dsb	sy
}
34180ac6:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
34180ac8:	f3bf 8f6f 	isb	sy
}
34180acc:	e000      	b.n	34180ad0 <extmemloader_Init+0xd8>
    if (SCB->CCR & SCB_CCR_DC_Msk) return;  /* return if DCache is already enabled */
34180ace:	bf00      	nop

  /* Enable D-Cache---------------------------------------------------------*/
  SCB_EnableDCache();

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
34180ad0:	f000 fdb0 	bl	34181634 <HAL_Init>

  /* MPU Configuration--------------------------------------------------------*/
  HAL_MPU_Disable();
34180ad4:	f000 fe16 	bl	34181704 <HAL_MPU_Disable>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock  */
  SystemClock_Config();
34180ad8:	f000 f812 	bl	34180b00 <SystemClock_Config>

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */

  MX_GPIO_Init();
34180adc:	f000 f906 	bl	34180cec <MX_GPIO_Init>

  MX_XSPI1_Init();
34180ae0:	f000 f95c 	bl	34180d9c <MX_XSPI1_Init>

  MX_XSPI2_Init();
34180ae4:	f000 f9b6 	bl	34180e54 <MX_XSPI2_Init>

  MX_XSPIM_Init();
34180ae8:	f000 faf8 	bl	341810dc <MX_XSPIM_Init>

  MX_EXTMEM_MANAGER_Init();
34180aec:	f7ff ff62 	bl	341809b4 <MX_EXTMEM_MANAGER_Init>

  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  return retr;
34180af0:	68fb      	ldr	r3, [r7, #12]
}
34180af2:	4618      	mov	r0, r3
34180af4:	3710      	adds	r7, #16
34180af6:	46bd      	mov	sp, r7
34180af8:	bd80      	pop	{r7, pc}
34180afa:	bf00      	nop
34180afc:	e000ed00 	.word	0xe000ed00

34180b00 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
34180b00:	b580      	push	{r7, lr}
34180b02:	b0b6      	sub	sp, #216	@ 0xd8
34180b04:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
34180b06:	f107 0340 	add.w	r3, r7, #64	@ 0x40
34180b0a:	2298      	movs	r2, #152	@ 0x98
34180b0c:	2100      	movs	r1, #0
34180b0e:	4618      	mov	r0, r3
34180b10:	f00e fff0 	bl	3418faf4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
34180b14:	463b      	mov	r3, r7
34180b16:	2240      	movs	r2, #64	@ 0x40
34180b18:	2100      	movs	r1, #0
34180b1a:	4618      	mov	r0, r3
34180b1c:	f00e ffea 	bl	3418faf4 <memset>

  /** Configure the System Power Supply
  */
  if (HAL_PWREx_ConfigSupply(PWR_EXTERNAL_SOURCE_SUPPLY) != HAL_OK)
34180b20:	2000      	movs	r0, #0
34180b22:	f001 f83d 	bl	34181ba0 <HAL_PWREx_ConfigSupply>
34180b26:	4603      	mov	r3, r0
34180b28:	2b00      	cmp	r3, #0
34180b2a:	d001      	beq.n	34180b30 <SystemClock_Config+0x30>
  {
    Error_Handler();
34180b2c:	f000 f8c4 	bl	34180cb8 <Error_Handler>
  }

  /* Enable HSI */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
34180b30:	2302      	movs	r3, #2
34180b32:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
34180b34:	2308      	movs	r3, #8
34180b36:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
34180b38:	2300      	movs	r3, #0
34180b3a:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
34180b3c:	2300      	movs	r3, #0
34180b3e:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL1.PLLState = RCC_PLL_NONE;
34180b40:	2300      	movs	r3, #0
34180b42:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL2.PLLState = RCC_PLL_NONE;
34180b44:	2300      	movs	r3, #0
34180b46:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  RCC_OscInitStruct.PLL3.PLLState = RCC_PLL_NONE;
34180b4a:	2300      	movs	r3, #0
34180b4c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  RCC_OscInitStruct.PLL4.PLLState = RCC_PLL_NONE;
34180b50:	2300      	movs	r3, #0
34180b52:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
34180b56:	f107 0340 	add.w	r3, r7, #64	@ 0x40
34180b5a:	4618      	mov	r0, r3
34180b5c:	f001 fb46 	bl	341821ec <HAL_RCC_OscConfig>
34180b60:	4603      	mov	r3, r0
34180b62:	2b00      	cmp	r3, #0
34180b64:	d001      	beq.n	34180b6a <SystemClock_Config+0x6a>
  {
    Error_Handler();
34180b66:	f000 f8a7 	bl	34180cb8 <Error_Handler>
  }

  /** Get current CPU/System buses clocks configuration and if necessary switch
 to intermediate HSI clock to ensure target clock can be set
  */
  HAL_RCC_GetClockConfig(&RCC_ClkInitStruct);
34180b6a:	463b      	mov	r3, r7
34180b6c:	4618      	mov	r0, r3
34180b6e:	f002 f9b1 	bl	34182ed4 <HAL_RCC_GetClockConfig>
  if ((RCC_ClkInitStruct.CPUCLKSource == RCC_CPUCLKSOURCE_IC1) ||
34180b72:	687b      	ldr	r3, [r7, #4]
34180b74:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
34180b78:	d003      	beq.n	34180b82 <SystemClock_Config+0x82>
     (RCC_ClkInitStruct.SYSCLKSource == RCC_SYSCLKSOURCE_IC2_IC6_IC11))
34180b7a:	68bb      	ldr	r3, [r7, #8]
  if ((RCC_ClkInitStruct.CPUCLKSource == RCC_CPUCLKSOURCE_IC1) ||
34180b7c:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
34180b80:	d10e      	bne.n	34180ba0 <SystemClock_Config+0xa0>
  {
    RCC_ClkInitStruct.ClockType = (RCC_CLOCKTYPE_CPUCLK | RCC_CLOCKTYPE_SYSCLK);
34180b82:	2303      	movs	r3, #3
34180b84:	603b      	str	r3, [r7, #0]
    RCC_ClkInitStruct.CPUCLKSource = RCC_CPUCLKSOURCE_HSI;
34180b86:	2300      	movs	r3, #0
34180b88:	607b      	str	r3, [r7, #4]
    RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
34180b8a:	2300      	movs	r3, #0
34180b8c:	60bb      	str	r3, [r7, #8]
    if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct) != HAL_OK)
34180b8e:	463b      	mov	r3, r7
34180b90:	4618      	mov	r0, r3
34180b92:	f001 ff0b 	bl	341829ac <HAL_RCC_ClockConfig>
34180b96:	4603      	mov	r3, r0
34180b98:	2b00      	cmp	r3, #0
34180b9a:	d001      	beq.n	34180ba0 <SystemClock_Config+0xa0>
    {
      /* Initialization Error */
      Error_Handler();
34180b9c:	f000 f88c 	bl	34180cb8 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_NONE;
34180ba0:	2300      	movs	r3, #0
34180ba2:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL1.PLLState = RCC_PLL_ON;
34180ba4:	2302      	movs	r3, #2
34180ba6:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL1.PLLSource = RCC_PLLSOURCE_HSI;
34180ba8:	2300      	movs	r3, #0
34180baa:	66fb      	str	r3, [r7, #108]	@ 0x6c
  RCC_OscInitStruct.PLL1.PLLM = 2;
34180bac:	2302      	movs	r3, #2
34180bae:	673b      	str	r3, [r7, #112]	@ 0x70
  RCC_OscInitStruct.PLL1.PLLN = 25;
34180bb0:	2319      	movs	r3, #25
34180bb2:	67bb      	str	r3, [r7, #120]	@ 0x78
  RCC_OscInitStruct.PLL1.PLLFractional = 0;
34180bb4:	2300      	movs	r3, #0
34180bb6:	677b      	str	r3, [r7, #116]	@ 0x74
  RCC_OscInitStruct.PLL1.PLLP1 = 1;
34180bb8:	2301      	movs	r3, #1
34180bba:	67fb      	str	r3, [r7, #124]	@ 0x7c
  RCC_OscInitStruct.PLL1.PLLP2 = 1;
34180bbc:	2301      	movs	r3, #1
34180bbe:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  RCC_OscInitStruct.PLL2.PLLState = RCC_PLL_ON;
34180bc2:	2302      	movs	r3, #2
34180bc4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  RCC_OscInitStruct.PLL2.PLLSource = RCC_PLLSOURCE_HSI;
34180bc8:	2300      	movs	r3, #0
34180bca:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  RCC_OscInitStruct.PLL2.PLLM = 8;
34180bce:	2308      	movs	r3, #8
34180bd0:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  RCC_OscInitStruct.PLL2.PLLN = 125;
34180bd4:	237d      	movs	r3, #125	@ 0x7d
34180bd6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  RCC_OscInitStruct.PLL2.PLLFractional = 0;
34180bda:	2300      	movs	r3, #0
34180bdc:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  RCC_OscInitStruct.PLL2.PLLP1 = 1;
34180be0:	2301      	movs	r3, #1
34180be2:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  RCC_OscInitStruct.PLL2.PLLP2 = 1;
34180be6:	2301      	movs	r3, #1
34180be8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  RCC_OscInitStruct.PLL3.PLLState = RCC_PLL_ON;
34180bec:	2302      	movs	r3, #2
34180bee:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  RCC_OscInitStruct.PLL3.PLLSource = RCC_PLLSOURCE_HSI;
34180bf2:	2300      	movs	r3, #0
34180bf4:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  RCC_OscInitStruct.PLL3.PLLM = 8;
34180bf8:	2308      	movs	r3, #8
34180bfa:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  RCC_OscInitStruct.PLL3.PLLN = 225;
34180bfe:	23e1      	movs	r3, #225	@ 0xe1
34180c00:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  RCC_OscInitStruct.PLL3.PLLFractional = 0;
34180c04:	2300      	movs	r3, #0
34180c06:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  RCC_OscInitStruct.PLL3.PLLP1 = 1;
34180c0a:	2301      	movs	r3, #1
34180c0c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  RCC_OscInitStruct.PLL3.PLLP2 = 2;
34180c10:	2302      	movs	r3, #2
34180c12:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
  RCC_OscInitStruct.PLL4.PLLState = RCC_PLL_ON;
34180c16:	2302      	movs	r3, #2
34180c18:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  RCC_OscInitStruct.PLL4.PLLSource = RCC_PLLSOURCE_HSI;
34180c1c:	2300      	movs	r3, #0
34180c1e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
  RCC_OscInitStruct.PLL4.PLLM = 8;
34180c22:	2308      	movs	r3, #8
34180c24:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
  RCC_OscInitStruct.PLL4.PLLN = 225;
34180c28:	23e1      	movs	r3, #225	@ 0xe1
34180c2a:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
  RCC_OscInitStruct.PLL4.PLLFractional = 0;
34180c2e:	2300      	movs	r3, #0
34180c30:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
  RCC_OscInitStruct.PLL4.PLLP1 = 6;
34180c34:	2306      	movs	r3, #6
34180c36:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
  RCC_OscInitStruct.PLL4.PLLP2 = 6;
34180c3a:	2306      	movs	r3, #6
34180c3c:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
34180c40:	f107 0340 	add.w	r3, r7, #64	@ 0x40
34180c44:	4618      	mov	r0, r3
34180c46:	f001 fad1 	bl	341821ec <HAL_RCC_OscConfig>
34180c4a:	4603      	mov	r3, r0
34180c4c:	2b00      	cmp	r3, #0
34180c4e:	d001      	beq.n	34180c54 <SystemClock_Config+0x154>
  {
    Error_Handler();
34180c50:	f000 f832 	bl	34180cb8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_CPUCLK|RCC_CLOCKTYPE_HCLK
34180c54:	237f      	movs	r3, #127	@ 0x7f
34180c56:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_SYSCLK|RCC_CLOCKTYPE_PCLK1
                              |RCC_CLOCKTYPE_PCLK2|RCC_CLOCKTYPE_PCLK5
                              |RCC_CLOCKTYPE_PCLK4;
  RCC_ClkInitStruct.CPUCLKSource = RCC_CPUCLKSOURCE_IC1;
34180c58:	f44f 3340 	mov.w	r3, #196608	@ 0x30000
34180c5c:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_IC2_IC6_IC11;
34180c5e:	f04f 7340 	mov.w	r3, #50331648	@ 0x3000000
34180c62:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
34180c64:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
34180c68:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
34180c6a:	2300      	movs	r3, #0
34180c6c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
34180c6e:	2300      	movs	r3, #0
34180c70:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
34180c72:	2300      	movs	r3, #0
34180c74:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB5CLKDivider = RCC_APB5_DIV1;
34180c76:	2300      	movs	r3, #0
34180c78:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.IC1Selection.ClockSelection = RCC_ICCLKSOURCE_PLL1;
34180c7a:	2300      	movs	r3, #0
34180c7c:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.IC1Selection.ClockDivider = 1;
34180c7e:	2301      	movs	r3, #1
34180c80:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_ClkInitStruct.IC2Selection.ClockSelection = RCC_ICCLKSOURCE_PLL1;
34180c82:	2300      	movs	r3, #0
34180c84:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_ClkInitStruct.IC2Selection.ClockDivider = 2;
34180c86:	2302      	movs	r3, #2
34180c88:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_ClkInitStruct.IC6Selection.ClockSelection = RCC_ICCLKSOURCE_PLL2;
34180c8a:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
34180c8e:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_ClkInitStruct.IC6Selection.ClockDivider = 1;
34180c90:	2301      	movs	r3, #1
34180c92:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_ClkInitStruct.IC11Selection.ClockSelection = RCC_ICCLKSOURCE_PLL3;
34180c94:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
34180c98:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_ClkInitStruct.IC11Selection.ClockDivider = 1;
34180c9a:	2301      	movs	r3, #1
34180c9c:	63fb      	str	r3, [r7, #60]	@ 0x3c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct) != HAL_OK)
34180c9e:	463b      	mov	r3, r7
34180ca0:	4618      	mov	r0, r3
34180ca2:	f001 fe83 	bl	341829ac <HAL_RCC_ClockConfig>
34180ca6:	4603      	mov	r3, r0
34180ca8:	2b00      	cmp	r3, #0
34180caa:	d001      	beq.n	34180cb0 <SystemClock_Config+0x1b0>
  {
    Error_Handler();
34180cac:	f000 f804 	bl	34180cb8 <Error_Handler>
  }
}
34180cb0:	bf00      	nop
34180cb2:	37d8      	adds	r7, #216	@ 0xd8
34180cb4:	46bd      	mov	sp, r7
34180cb6:	bd80      	pop	{r7, pc}

34180cb8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
34180cb8:	b480      	push	{r7}
34180cba:	af00      	add	r7, sp, #0
  /* User may add here some code to deal with this error */
  while(1)
34180cbc:	bf00      	nop
34180cbe:	e7fd      	b.n	34180cbc <Error_Handler+0x4>

34180cc0 <LL_AHB4_GRP1_EnableClock>:
  *         @arg @ref LL_AHB4_GRP1_PERIPH_PWR
  *         @arg @ref LL_AHB4_GRP1_PERIPH_CRC
  * @retval None
  */
__STATIC_INLINE void LL_AHB4_GRP1_EnableClock(uint32_t Periphs)
{
34180cc0:	b480      	push	{r7}
34180cc2:	b085      	sub	sp, #20
34180cc4:	af00      	add	r7, sp, #0
34180cc6:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  WRITE_REG(RCC->AHB4ENSR, Periphs);
34180cc8:	4a07      	ldr	r2, [pc, #28]	@ (34180ce8 <LL_AHB4_GRP1_EnableClock+0x28>)
34180cca:	687b      	ldr	r3, [r7, #4]
34180ccc:	f8c2 3a5c 	str.w	r3, [r2, #2652]	@ 0xa5c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_REG(RCC->AHB4ENR);
34180cd0:	4b05      	ldr	r3, [pc, #20]	@ (34180ce8 <LL_AHB4_GRP1_EnableClock+0x28>)
34180cd2:	f8d3 325c 	ldr.w	r3, [r3, #604]	@ 0x25c
34180cd6:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
34180cd8:	68fb      	ldr	r3, [r7, #12]
}
34180cda:	bf00      	nop
34180cdc:	3714      	adds	r7, #20
34180cde:	46bd      	mov	sp, r7
34180ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
34180ce4:	4770      	bx	lr
34180ce6:	bf00      	nop
34180ce8:	56028000 	.word	0x56028000

34180cec <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Pinout Configuration
*/
void MX_GPIO_Init(void)
{
34180cec:	b580      	push	{r7, lr}
34180cee:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOP_CLK_ENABLE();
34180cf0:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
34180cf4:	f7ff ffe4 	bl	34180cc0 <LL_AHB4_GRP1_EnableClock>
  __HAL_RCC_GPIOO_CLK_ENABLE();
34180cf8:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
34180cfc:	f7ff ffe0 	bl	34180cc0 <LL_AHB4_GRP1_EnableClock>
  __HAL_RCC_GPION_CLK_ENABLE();
34180d00:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
34180d04:	f7ff ffdc 	bl	34180cc0 <LL_AHB4_GRP1_EnableClock>

}
34180d08:	bf00      	nop
34180d0a:	bd80      	pop	{r7, pc}

34180d0c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
34180d0c:	b580      	push	{r7, lr}
34180d0e:	af00      	add	r7, sp, #0

  /* USER CODE END MspInit 0 */

  /* System interrupt init*/

  HAL_PWREx_EnableVddIO2();
34180d10:	f000 ffc0 	bl	34181c94 <HAL_PWREx_EnableVddIO2>
  HAL_PWREx_ConfigVddIORange(PWR_VDDIO2,PWR_VDDIO_RANGE_3V3);
34180d14:	2100      	movs	r1, #0
34180d16:	2001      	movs	r0, #1
34180d18:	f000 ff6a 	bl	34181bf0 <HAL_PWREx_ConfigVddIORange>

  HAL_PWREx_EnableVddIO3();
34180d1c:	f000 ffca 	bl	34181cb4 <HAL_PWREx_EnableVddIO3>
  HAL_PWREx_ConfigVddIORange(PWR_VDDIO3,PWR_VDDIO_RANGE_1V8);
34180d20:	2101      	movs	r1, #1
34180d22:	2002      	movs	r0, #2
34180d24:	f000 ff64 	bl	34181bf0 <HAL_PWREx_ConfigVddIORange>

  HAL_PWREx_EnableVddIO4();
34180d28:	f000 ffd4 	bl	34181cd4 <HAL_PWREx_EnableVddIO4>
  HAL_PWREx_ConfigVddIORange(PWR_VDDIO4,PWR_VDDIO_RANGE_3V3);
34180d2c:	2100      	movs	r1, #0
34180d2e:	2003      	movs	r0, #3
34180d30:	f000 ff5e 	bl	34181bf0 <HAL_PWREx_ConfigVddIORange>

  HAL_PWREx_EnableVddIO5();
34180d34:	f000 ffde 	bl	34181cf4 <HAL_PWREx_EnableVddIO5>
  HAL_PWREx_ConfigVddIORange(PWR_VDDIO5,PWR_VDDIO_RANGE_3V3);
34180d38:	2100      	movs	r1, #0
34180d3a:	2004      	movs	r0, #4
34180d3c:	f000 ff58 	bl	34181bf0 <HAL_PWREx_ConfigVddIORange>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
34180d40:	bf00      	nop
34180d42:	bd80      	pop	{r7, pc}

34180d44 <LL_AHB4_GRP1_EnableClock>:
{
34180d44:	b480      	push	{r7}
34180d46:	b085      	sub	sp, #20
34180d48:	af00      	add	r7, sp, #0
34180d4a:	6078      	str	r0, [r7, #4]
  WRITE_REG(RCC->AHB4ENSR, Periphs);
34180d4c:	4a07      	ldr	r2, [pc, #28]	@ (34180d6c <LL_AHB4_GRP1_EnableClock+0x28>)
34180d4e:	687b      	ldr	r3, [r7, #4]
34180d50:	f8c2 3a5c 	str.w	r3, [r2, #2652]	@ 0xa5c
  tmpreg = READ_REG(RCC->AHB4ENR);
34180d54:	4b05      	ldr	r3, [pc, #20]	@ (34180d6c <LL_AHB4_GRP1_EnableClock+0x28>)
34180d56:	f8d3 325c 	ldr.w	r3, [r3, #604]	@ 0x25c
34180d5a:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
34180d5c:	68fb      	ldr	r3, [r7, #12]
}
34180d5e:	bf00      	nop
34180d60:	3714      	adds	r7, #20
34180d62:	46bd      	mov	sp, r7
34180d64:	f85d 7b04 	ldr.w	r7, [sp], #4
34180d68:	4770      	bx	lr
34180d6a:	bf00      	nop
34180d6c:	56028000 	.word	0x56028000

34180d70 <LL_AHB5_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_AHB5_GRP1_EnableClock(uint32_t Periphs)
{
34180d70:	b480      	push	{r7}
34180d72:	b085      	sub	sp, #20
34180d74:	af00      	add	r7, sp, #0
34180d76:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  WRITE_REG(RCC->AHB5ENSR, Periphs);
34180d78:	4a07      	ldr	r2, [pc, #28]	@ (34180d98 <LL_AHB5_GRP1_EnableClock+0x28>)
34180d7a:	687b      	ldr	r3, [r7, #4]
34180d7c:	f8c2 3a60 	str.w	r3, [r2, #2656]	@ 0xa60
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_REG(RCC->AHB5ENR);
34180d80:	4b05      	ldr	r3, [pc, #20]	@ (34180d98 <LL_AHB5_GRP1_EnableClock+0x28>)
34180d82:	f8d3 3260 	ldr.w	r3, [r3, #608]	@ 0x260
34180d86:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
34180d88:	68fb      	ldr	r3, [r7, #12]
}
34180d8a:	bf00      	nop
34180d8c:	3714      	adds	r7, #20
34180d8e:	46bd      	mov	sp, r7
34180d90:	f85d 7b04 	ldr.w	r7, [sp], #4
34180d94:	4770      	bx	lr
34180d96:	bf00      	nop
34180d98:	56028000 	.word	0x56028000

34180d9c <MX_XSPI1_Init>:
XSPI_HandleTypeDef hxspi1;
XSPI_HandleTypeDef hxspi2;

/* XSPI1 init function */
void MX_XSPI1_Init(void)
{
34180d9c:	b580      	push	{r7, lr}
34180d9e:	b084      	sub	sp, #16
34180da0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN XSPI1_Init 0 */

  /* USER CODE END XSPI1_Init 0 */

  XSPIM_CfgTypeDef sXspiManagerCfg = {0};
34180da2:	1d3b      	adds	r3, r7, #4
34180da4:	2200      	movs	r2, #0
34180da6:	601a      	str	r2, [r3, #0]
34180da8:	605a      	str	r2, [r3, #4]
34180daa:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN XSPI1_Init 1 */

  /* USER CODE END XSPI1_Init 1 */
  hxspi1.Instance = XSPI1;
34180dac:	4b27      	ldr	r3, [pc, #156]	@ (34180e4c <MX_XSPI1_Init+0xb0>)
34180dae:	4a28      	ldr	r2, [pc, #160]	@ (34180e50 <MX_XSPI1_Init+0xb4>)
34180db0:	601a      	str	r2, [r3, #0]
  hxspi1.Init.FifoThresholdByte = 8;
34180db2:	4b26      	ldr	r3, [pc, #152]	@ (34180e4c <MX_XSPI1_Init+0xb0>)
34180db4:	2208      	movs	r2, #8
34180db6:	605a      	str	r2, [r3, #4]
  hxspi1.Init.MemoryMode = HAL_XSPI_SINGLE_MEM;
34180db8:	4b24      	ldr	r3, [pc, #144]	@ (34180e4c <MX_XSPI1_Init+0xb0>)
34180dba:	2200      	movs	r2, #0
34180dbc:	609a      	str	r2, [r3, #8]
  hxspi1.Init.MemoryType = HAL_XSPI_MEMTYPE_APMEM_16BITS;
34180dbe:	4b23      	ldr	r3, [pc, #140]	@ (34180e4c <MX_XSPI1_Init+0xb0>)
34180dc0:	f04f 62c0 	mov.w	r2, #100663296	@ 0x6000000
34180dc4:	60da      	str	r2, [r3, #12]
  hxspi1.Init.MemorySize = HAL_XSPI_SIZE_256MB;
34180dc6:	4b21      	ldr	r3, [pc, #132]	@ (34180e4c <MX_XSPI1_Init+0xb0>)
34180dc8:	2218      	movs	r2, #24
34180dca:	611a      	str	r2, [r3, #16]
  hxspi1.Init.ChipSelectHighTimeCycle = 5;
34180dcc:	4b1f      	ldr	r3, [pc, #124]	@ (34180e4c <MX_XSPI1_Init+0xb0>)
34180dce:	2205      	movs	r2, #5
34180dd0:	615a      	str	r2, [r3, #20]
  hxspi1.Init.FreeRunningClock = HAL_XSPI_FREERUNCLK_DISABLE;
34180dd2:	4b1e      	ldr	r3, [pc, #120]	@ (34180e4c <MX_XSPI1_Init+0xb0>)
34180dd4:	2200      	movs	r2, #0
34180dd6:	619a      	str	r2, [r3, #24]
  hxspi1.Init.ClockMode = HAL_XSPI_CLOCK_MODE_0;
34180dd8:	4b1c      	ldr	r3, [pc, #112]	@ (34180e4c <MX_XSPI1_Init+0xb0>)
34180dda:	2200      	movs	r2, #0
34180ddc:	61da      	str	r2, [r3, #28]
  hxspi1.Init.WrapSize = HAL_XSPI_WRAP_NOT_SUPPORTED;
34180dde:	4b1b      	ldr	r3, [pc, #108]	@ (34180e4c <MX_XSPI1_Init+0xb0>)
34180de0:	2200      	movs	r2, #0
34180de2:	621a      	str	r2, [r3, #32]
  hxspi1.Init.ClockPrescaler = 3;
34180de4:	4b19      	ldr	r3, [pc, #100]	@ (34180e4c <MX_XSPI1_Init+0xb0>)
34180de6:	2203      	movs	r2, #3
34180de8:	625a      	str	r2, [r3, #36]	@ 0x24
  hxspi1.Init.SampleShifting = HAL_XSPI_SAMPLE_SHIFT_NONE;
34180dea:	4b18      	ldr	r3, [pc, #96]	@ (34180e4c <MX_XSPI1_Init+0xb0>)
34180dec:	2200      	movs	r2, #0
34180dee:	629a      	str	r2, [r3, #40]	@ 0x28
  hxspi1.Init.DelayHoldQuarterCycle = HAL_XSPI_DHQC_ENABLE;
34180df0:	4b16      	ldr	r3, [pc, #88]	@ (34180e4c <MX_XSPI1_Init+0xb0>)
34180df2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
34180df6:	62da      	str	r2, [r3, #44]	@ 0x2c
  hxspi1.Init.ChipSelectBoundary = HAL_XSPI_BONDARYOF_NONE;
34180df8:	4b14      	ldr	r3, [pc, #80]	@ (34180e4c <MX_XSPI1_Init+0xb0>)
34180dfa:	2200      	movs	r2, #0
34180dfc:	631a      	str	r2, [r3, #48]	@ 0x30
  hxspi1.Init.MaxTran = 0;
34180dfe:	4b13      	ldr	r3, [pc, #76]	@ (34180e4c <MX_XSPI1_Init+0xb0>)
34180e00:	2200      	movs	r2, #0
34180e02:	635a      	str	r2, [r3, #52]	@ 0x34
  hxspi1.Init.Refresh = 0;
34180e04:	4b11      	ldr	r3, [pc, #68]	@ (34180e4c <MX_XSPI1_Init+0xb0>)
34180e06:	2200      	movs	r2, #0
34180e08:	639a      	str	r2, [r3, #56]	@ 0x38
  hxspi1.Init.MemorySelect = HAL_XSPI_CSSEL_NCS1;
34180e0a:	4b10      	ldr	r3, [pc, #64]	@ (34180e4c <MX_XSPI1_Init+0xb0>)
34180e0c:	2200      	movs	r2, #0
34180e0e:	63da      	str	r2, [r3, #60]	@ 0x3c
  if (HAL_XSPI_Init(&hxspi1) != HAL_OK)
34180e10:	480e      	ldr	r0, [pc, #56]	@ (34180e4c <MX_XSPI1_Init+0xb0>)
34180e12:	f00a fc1f 	bl	3418b654 <HAL_XSPI_Init>
34180e16:	4603      	mov	r3, r0
34180e18:	2b00      	cmp	r3, #0
34180e1a:	d001      	beq.n	34180e20 <MX_XSPI1_Init+0x84>
  {
    Error_Handler();
34180e1c:	f7ff ff4c 	bl	34180cb8 <Error_Handler>
  }
  sXspiManagerCfg.nCSOverride = HAL_XSPI_CSSEL_OVR_NCS1;
34180e20:	2310      	movs	r3, #16
34180e22:	607b      	str	r3, [r7, #4]
  sXspiManagerCfg.IOPort = HAL_XSPIM_IOPORT_1;
34180e24:	2300      	movs	r3, #0
34180e26:	60bb      	str	r3, [r7, #8]
  sXspiManagerCfg.Req2AckTime = 1;
34180e28:	2301      	movs	r3, #1
34180e2a:	60fb      	str	r3, [r7, #12]
  if (HAL_XSPIM_Config(&hxspi1, &sXspiManagerCfg, HAL_XSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
34180e2c:	1d3b      	adds	r3, r7, #4
34180e2e:	f241 3288 	movw	r2, #5000	@ 0x1388
34180e32:	4619      	mov	r1, r3
34180e34:	4805      	ldr	r0, [pc, #20]	@ (34180e4c <MX_XSPI1_Init+0xb0>)
34180e36:	f00b f84f 	bl	3418bed8 <HAL_XSPIM_Config>
34180e3a:	4603      	mov	r3, r0
34180e3c:	2b00      	cmp	r3, #0
34180e3e:	d001      	beq.n	34180e44 <MX_XSPI1_Init+0xa8>
  {
    Error_Handler();
34180e40:	f7ff ff3a 	bl	34180cb8 <Error_Handler>
  }
  /* USER CODE BEGIN XSPI1_Init 2 */

  /* USER CODE END XSPI1_Init 2 */

}
34180e44:	bf00      	nop
34180e46:	3710      	adds	r7, #16
34180e48:	46bd      	mov	sp, r7
34180e4a:	bd80      	pop	{r7, pc}
34180e4c:	3418065c 	.word	0x3418065c
34180e50:	58025000 	.word	0x58025000

34180e54 <MX_XSPI2_Init>:
/* XSPI2 init function */
void MX_XSPI2_Init(void)
{
34180e54:	b580      	push	{r7, lr}
34180e56:	b084      	sub	sp, #16
34180e58:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN XSPI2_Init 0 */

  /* USER CODE END XSPI2_Init 0 */

  XSPIM_CfgTypeDef sXspiManagerCfg = {0};
34180e5a:	1d3b      	adds	r3, r7, #4
34180e5c:	2200      	movs	r2, #0
34180e5e:	601a      	str	r2, [r3, #0]
34180e60:	605a      	str	r2, [r3, #4]
34180e62:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN XSPI2_Init 1 */

  /* USER CODE END XSPI2_Init 1 */
  hxspi2.Instance = XSPI2;
34180e64:	4b27      	ldr	r3, [pc, #156]	@ (34180f04 <MX_XSPI2_Init+0xb0>)
34180e66:	4a28      	ldr	r2, [pc, #160]	@ (34180f08 <MX_XSPI2_Init+0xb4>)
34180e68:	601a      	str	r2, [r3, #0]
  hxspi2.Init.FifoThresholdByte = 4;
34180e6a:	4b26      	ldr	r3, [pc, #152]	@ (34180f04 <MX_XSPI2_Init+0xb0>)
34180e6c:	2204      	movs	r2, #4
34180e6e:	605a      	str	r2, [r3, #4]
  hxspi2.Init.MemoryMode = HAL_XSPI_SINGLE_MEM;
34180e70:	4b24      	ldr	r3, [pc, #144]	@ (34180f04 <MX_XSPI2_Init+0xb0>)
34180e72:	2200      	movs	r2, #0
34180e74:	609a      	str	r2, [r3, #8]
  hxspi2.Init.MemoryType = HAL_XSPI_MEMTYPE_MACRONIX;
34180e76:	4b23      	ldr	r3, [pc, #140]	@ (34180f04 <MX_XSPI2_Init+0xb0>)
34180e78:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
34180e7c:	60da      	str	r2, [r3, #12]
  hxspi2.Init.MemorySize = HAL_XSPI_SIZE_1GB;
34180e7e:	4b21      	ldr	r3, [pc, #132]	@ (34180f04 <MX_XSPI2_Init+0xb0>)
34180e80:	221a      	movs	r2, #26
34180e82:	611a      	str	r2, [r3, #16]
  hxspi2.Init.ChipSelectHighTimeCycle = 2;
34180e84:	4b1f      	ldr	r3, [pc, #124]	@ (34180f04 <MX_XSPI2_Init+0xb0>)
34180e86:	2202      	movs	r2, #2
34180e88:	615a      	str	r2, [r3, #20]
  hxspi2.Init.FreeRunningClock = HAL_XSPI_FREERUNCLK_DISABLE;
34180e8a:	4b1e      	ldr	r3, [pc, #120]	@ (34180f04 <MX_XSPI2_Init+0xb0>)
34180e8c:	2200      	movs	r2, #0
34180e8e:	619a      	str	r2, [r3, #24]
  hxspi2.Init.ClockMode = HAL_XSPI_CLOCK_MODE_0;
34180e90:	4b1c      	ldr	r3, [pc, #112]	@ (34180f04 <MX_XSPI2_Init+0xb0>)
34180e92:	2200      	movs	r2, #0
34180e94:	61da      	str	r2, [r3, #28]
  hxspi2.Init.WrapSize = HAL_XSPI_WRAP_NOT_SUPPORTED;
34180e96:	4b1b      	ldr	r3, [pc, #108]	@ (34180f04 <MX_XSPI2_Init+0xb0>)
34180e98:	2200      	movs	r2, #0
34180e9a:	621a      	str	r2, [r3, #32]
  hxspi2.Init.ClockPrescaler = 0;
34180e9c:	4b19      	ldr	r3, [pc, #100]	@ (34180f04 <MX_XSPI2_Init+0xb0>)
34180e9e:	2200      	movs	r2, #0
34180ea0:	625a      	str	r2, [r3, #36]	@ 0x24
  hxspi2.Init.SampleShifting = HAL_XSPI_SAMPLE_SHIFT_NONE;
34180ea2:	4b18      	ldr	r3, [pc, #96]	@ (34180f04 <MX_XSPI2_Init+0xb0>)
34180ea4:	2200      	movs	r2, #0
34180ea6:	629a      	str	r2, [r3, #40]	@ 0x28
  hxspi2.Init.DelayHoldQuarterCycle = HAL_XSPI_DHQC_ENABLE;
34180ea8:	4b16      	ldr	r3, [pc, #88]	@ (34180f04 <MX_XSPI2_Init+0xb0>)
34180eaa:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
34180eae:	62da      	str	r2, [r3, #44]	@ 0x2c
  hxspi2.Init.ChipSelectBoundary = HAL_XSPI_BONDARYOF_NONE;
34180eb0:	4b14      	ldr	r3, [pc, #80]	@ (34180f04 <MX_XSPI2_Init+0xb0>)
34180eb2:	2200      	movs	r2, #0
34180eb4:	631a      	str	r2, [r3, #48]	@ 0x30
  hxspi2.Init.MaxTran = 0;
34180eb6:	4b13      	ldr	r3, [pc, #76]	@ (34180f04 <MX_XSPI2_Init+0xb0>)
34180eb8:	2200      	movs	r2, #0
34180eba:	635a      	str	r2, [r3, #52]	@ 0x34
  hxspi2.Init.Refresh = 0;
34180ebc:	4b11      	ldr	r3, [pc, #68]	@ (34180f04 <MX_XSPI2_Init+0xb0>)
34180ebe:	2200      	movs	r2, #0
34180ec0:	639a      	str	r2, [r3, #56]	@ 0x38
  hxspi2.Init.MemorySelect = HAL_XSPI_CSSEL_NCS1;
34180ec2:	4b10      	ldr	r3, [pc, #64]	@ (34180f04 <MX_XSPI2_Init+0xb0>)
34180ec4:	2200      	movs	r2, #0
34180ec6:	63da      	str	r2, [r3, #60]	@ 0x3c
  if (HAL_XSPI_Init(&hxspi2) != HAL_OK)
34180ec8:	480e      	ldr	r0, [pc, #56]	@ (34180f04 <MX_XSPI2_Init+0xb0>)
34180eca:	f00a fbc3 	bl	3418b654 <HAL_XSPI_Init>
34180ece:	4603      	mov	r3, r0
34180ed0:	2b00      	cmp	r3, #0
34180ed2:	d001      	beq.n	34180ed8 <MX_XSPI2_Init+0x84>
  {
    Error_Handler();
34180ed4:	f7ff fef0 	bl	34180cb8 <Error_Handler>
  }
  sXspiManagerCfg.nCSOverride = HAL_XSPI_CSSEL_OVR_NCS1;
34180ed8:	2310      	movs	r3, #16
34180eda:	607b      	str	r3, [r7, #4]
  sXspiManagerCfg.IOPort = HAL_XSPIM_IOPORT_2;
34180edc:	2301      	movs	r3, #1
34180ede:	60bb      	str	r3, [r7, #8]
  sXspiManagerCfg.Req2AckTime = 1;
34180ee0:	2301      	movs	r3, #1
34180ee2:	60fb      	str	r3, [r7, #12]
  if (HAL_XSPIM_Config(&hxspi2, &sXspiManagerCfg, HAL_XSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
34180ee4:	1d3b      	adds	r3, r7, #4
34180ee6:	f241 3288 	movw	r2, #5000	@ 0x1388
34180eea:	4619      	mov	r1, r3
34180eec:	4805      	ldr	r0, [pc, #20]	@ (34180f04 <MX_XSPI2_Init+0xb0>)
34180eee:	f00a fff3 	bl	3418bed8 <HAL_XSPIM_Config>
34180ef2:	4603      	mov	r3, r0
34180ef4:	2b00      	cmp	r3, #0
34180ef6:	d001      	beq.n	34180efc <MX_XSPI2_Init+0xa8>
  {
    Error_Handler();
34180ef8:	f7ff fede 	bl	34180cb8 <Error_Handler>
  }
  /* USER CODE BEGIN XSPI2_Init 2 */

  /* USER CODE END XSPI2_Init 2 */

}
34180efc:	bf00      	nop
34180efe:	3710      	adds	r7, #16
34180f00:	46bd      	mov	sp, r7
34180f02:	bd80      	pop	{r7, pc}
34180f04:	341806c0 	.word	0x341806c0
34180f08:	5802a000 	.word	0x5802a000

34180f0c <HAL_XSPI_MspInit>:

static uint32_t HAL_RCC_XSPIM_CLK_ENABLED=0;

void HAL_XSPI_MspInit(XSPI_HandleTypeDef* xspiHandle)
{
34180f0c:	b580      	push	{r7, lr}
34180f0e:	b0ec      	sub	sp, #432	@ 0x1b0
34180f10:	af00      	add	r7, sp, #0
34180f12:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
34180f16:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
34180f1a:	6018      	str	r0, [r3, #0]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
34180f1c:	f507 73ce 	add.w	r3, r7, #412	@ 0x19c
34180f20:	2200      	movs	r2, #0
34180f22:	601a      	str	r2, [r3, #0]
34180f24:	605a      	str	r2, [r3, #4]
34180f26:	609a      	str	r2, [r3, #8]
34180f28:	60da      	str	r2, [r3, #12]
34180f2a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
34180f2c:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
34180f30:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
34180f34:	4618      	mov	r0, r3
34180f36:	f44f 73c8 	mov.w	r3, #400	@ 0x190
34180f3a:	461a      	mov	r2, r3
34180f3c:	2100      	movs	r1, #0
34180f3e:	f00e fdd9 	bl	3418faf4 <memset>
  if(xspiHandle->Instance==XSPI1)
34180f42:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
34180f46:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
34180f4a:	681b      	ldr	r3, [r3, #0]
34180f4c:	681b      	ldr	r3, [r3, #0]
34180f4e:	4a5b      	ldr	r2, [pc, #364]	@ (341810bc <HAL_XSPI_MspInit+0x1b0>)
34180f50:	4293      	cmp	r3, r2
34180f52:	d15e      	bne.n	34181012 <HAL_XSPI_MspInit+0x106>

  /* USER CODE END XSPI1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_XSPI1;
34180f54:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
34180f58:	f5a3 71d4 	sub.w	r1, r3, #424	@ 0x1a8
34180f5c:	f04f 0200 	mov.w	r2, #0
34180f60:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
34180f64:	e9c1 2300 	strd	r2, r3, [r1]
    PeriphClkInitStruct.Xspi1ClockSelection = RCC_XSPI1CLKSOURCE_HCLK;
34180f68:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
34180f6c:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
34180f70:	4a53      	ldr	r2, [pc, #332]	@ (341810c0 <HAL_XSPI_MspInit+0x1b4>)
34180f72:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
34180f76:	f107 0308 	add.w	r3, r7, #8
34180f7a:	4618      	mov	r0, r3
34180f7c:	f003 fea6 	bl	34184ccc <HAL_RCCEx_PeriphCLKConfig>
34180f80:	4603      	mov	r3, r0
34180f82:	2b00      	cmp	r3, #0
34180f84:	d001      	beq.n	34180f8a <HAL_XSPI_MspInit+0x7e>
    {
      Error_Handler();
34180f86:	f7ff fe97 	bl	34180cb8 <Error_Handler>
    }

    /* XSPI1 clock enable */
    HAL_RCC_XSPIM_CLK_ENABLED++;
34180f8a:	4b4e      	ldr	r3, [pc, #312]	@ (341810c4 <HAL_XSPI_MspInit+0x1b8>)
34180f8c:	681b      	ldr	r3, [r3, #0]
34180f8e:	3301      	adds	r3, #1
34180f90:	4a4c      	ldr	r2, [pc, #304]	@ (341810c4 <HAL_XSPI_MspInit+0x1b8>)
34180f92:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_XSPIM_CLK_ENABLED==1){
34180f94:	4b4b      	ldr	r3, [pc, #300]	@ (341810c4 <HAL_XSPI_MspInit+0x1b8>)
34180f96:	681b      	ldr	r3, [r3, #0]
34180f98:	2b01      	cmp	r3, #1
34180f9a:	d103      	bne.n	34180fa4 <HAL_XSPI_MspInit+0x98>
      __HAL_RCC_XSPIM_CLK_ENABLE();
34180f9c:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
34180fa0:	f7ff fee6 	bl	34180d70 <LL_AHB5_GRP1_EnableClock>
    }
    __HAL_RCC_XSPI1_CLK_ENABLE();
34180fa4:	2020      	movs	r0, #32
34180fa6:	f7ff fee3 	bl	34180d70 <LL_AHB5_GRP1_EnableClock>

    __HAL_RCC_GPIOP_CLK_ENABLE();
34180faa:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
34180fae:	f7ff fec9 	bl	34180d44 <LL_AHB4_GRP1_EnableClock>
    __HAL_RCC_GPIOO_CLK_ENABLE();
34180fb2:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
34180fb6:	f7ff fec5 	bl	34180d44 <LL_AHB4_GRP1_EnableClock>
    PO0     ------> XSPIM_P1_NCS1
    PP9     ------> XSPIM_P1_IO9
    PP10     ------> XSPIM_P1_IO10
    PO4     ------> XSPIM_P1_CLK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_6|GPIO_PIN_0|GPIO_PIN_4
34180fba:	f64f 73ff 	movw	r3, #65535	@ 0xffff
34180fbe:	f8c7 319c 	str.w	r3, [r7, #412]	@ 0x19c
                          |GPIO_PIN_1|GPIO_PIN_15|GPIO_PIN_5|GPIO_PIN_12
                          |GPIO_PIN_3|GPIO_PIN_2|GPIO_PIN_13|GPIO_PIN_11
                          |GPIO_PIN_8|GPIO_PIN_14|GPIO_PIN_9|GPIO_PIN_10;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
34180fc2:	2302      	movs	r3, #2
34180fc4:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
34180fc8:	2300      	movs	r3, #0
34180fca:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
34180fce:	2303      	movs	r3, #3
34180fd0:	f8c7 31a8 	str.w	r3, [r7, #424]	@ 0x1a8
    GPIO_InitStruct.Alternate = GPIO_AF9_XSPIM_P1;
34180fd4:	2309      	movs	r3, #9
34180fd6:	f8c7 31ac 	str.w	r3, [r7, #428]	@ 0x1ac
    HAL_GPIO_Init(GPIOP, &GPIO_InitStruct);
34180fda:	f507 73ce 	add.w	r3, r7, #412	@ 0x19c
34180fde:	4619      	mov	r1, r3
34180fe0:	4839      	ldr	r0, [pc, #228]	@ (341810c8 <HAL_XSPI_MspInit+0x1bc>)
34180fe2:	f000 fc2b 	bl	3418183c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_0|GPIO_PIN_4;
34180fe6:	231d      	movs	r3, #29
34180fe8:	f8c7 319c 	str.w	r3, [r7, #412]	@ 0x19c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
34180fec:	2302      	movs	r3, #2
34180fee:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
34180ff2:	2300      	movs	r3, #0
34180ff4:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
34180ff8:	2303      	movs	r3, #3
34180ffa:	f8c7 31a8 	str.w	r3, [r7, #424]	@ 0x1a8
    GPIO_InitStruct.Alternate = GPIO_AF9_XSPIM_P1;
34180ffe:	2309      	movs	r3, #9
34181000:	f8c7 31ac 	str.w	r3, [r7, #428]	@ 0x1ac
    HAL_GPIO_Init(GPIOO, &GPIO_InitStruct);
34181004:	f507 73ce 	add.w	r3, r7, #412	@ 0x19c
34181008:	4619      	mov	r1, r3
3418100a:	4830      	ldr	r0, [pc, #192]	@ (341810cc <HAL_XSPI_MspInit+0x1c0>)
3418100c:	f000 fc16 	bl	3418183c <HAL_GPIO_Init>

  /* USER CODE BEGIN XSPI2_MspInit 1 */

  /* USER CODE END XSPI2_MspInit 1 */
  }
}
34181010:	e04e      	b.n	341810b0 <HAL_XSPI_MspInit+0x1a4>
  else if(xspiHandle->Instance==XSPI2)
34181012:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
34181016:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
3418101a:	681b      	ldr	r3, [r3, #0]
3418101c:	681b      	ldr	r3, [r3, #0]
3418101e:	4a2c      	ldr	r2, [pc, #176]	@ (341810d0 <HAL_XSPI_MspInit+0x1c4>)
34181020:	4293      	cmp	r3, r2
34181022:	d145      	bne.n	341810b0 <HAL_XSPI_MspInit+0x1a4>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_XSPI2;
34181024:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
34181028:	f5a3 71d4 	sub.w	r1, r3, #424	@ 0x1a8
3418102c:	f04f 0200 	mov.w	r2, #0
34181030:	f44f 0300 	mov.w	r3, #8388608	@ 0x800000
34181034:	e9c1 2300 	strd	r2, r3, [r1]
    PeriphClkInitStruct.Xspi2ClockSelection = RCC_XSPI2CLKSOURCE_HCLK;
34181038:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
3418103c:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
34181040:	4a24      	ldr	r2, [pc, #144]	@ (341810d4 <HAL_XSPI_MspInit+0x1c8>)
34181042:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
34181046:	f107 0308 	add.w	r3, r7, #8
3418104a:	4618      	mov	r0, r3
3418104c:	f003 fe3e 	bl	34184ccc <HAL_RCCEx_PeriphCLKConfig>
34181050:	4603      	mov	r3, r0
34181052:	2b00      	cmp	r3, #0
34181054:	d001      	beq.n	3418105a <HAL_XSPI_MspInit+0x14e>
      Error_Handler();
34181056:	f7ff fe2f 	bl	34180cb8 <Error_Handler>
    HAL_RCC_XSPIM_CLK_ENABLED++;
3418105a:	4b1a      	ldr	r3, [pc, #104]	@ (341810c4 <HAL_XSPI_MspInit+0x1b8>)
3418105c:	681b      	ldr	r3, [r3, #0]
3418105e:	3301      	adds	r3, #1
34181060:	4a18      	ldr	r2, [pc, #96]	@ (341810c4 <HAL_XSPI_MspInit+0x1b8>)
34181062:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_XSPIM_CLK_ENABLED==1){
34181064:	4b17      	ldr	r3, [pc, #92]	@ (341810c4 <HAL_XSPI_MspInit+0x1b8>)
34181066:	681b      	ldr	r3, [r3, #0]
34181068:	2b01      	cmp	r3, #1
3418106a:	d103      	bne.n	34181074 <HAL_XSPI_MspInit+0x168>
      __HAL_RCC_XSPIM_CLK_ENABLE();
3418106c:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
34181070:	f7ff fe7e 	bl	34180d70 <LL_AHB5_GRP1_EnableClock>
    __HAL_RCC_XSPI2_CLK_ENABLE();
34181074:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
34181078:	f7ff fe7a 	bl	34180d70 <LL_AHB5_GRP1_EnableClock>
    __HAL_RCC_GPION_CLK_ENABLE();
3418107c:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
34181080:	f7ff fe60 	bl	34180d44 <LL_AHB4_GRP1_EnableClock>
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_6|GPIO_PIN_8|GPIO_PIN_0
34181084:	f640 737f 	movw	r3, #3967	@ 0xf7f
34181088:	f8c7 319c 	str.w	r3, [r7, #412]	@ 0x19c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
3418108c:	2302      	movs	r3, #2
3418108e:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
34181092:	2300      	movs	r3, #0
34181094:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
34181098:	2303      	movs	r3, #3
3418109a:	f8c7 31a8 	str.w	r3, [r7, #424]	@ 0x1a8
    GPIO_InitStruct.Alternate = GPIO_AF9_XSPIM_P2;
3418109e:	2309      	movs	r3, #9
341810a0:	f8c7 31ac 	str.w	r3, [r7, #428]	@ 0x1ac
    HAL_GPIO_Init(GPION, &GPIO_InitStruct);
341810a4:	f507 73ce 	add.w	r3, r7, #412	@ 0x19c
341810a8:	4619      	mov	r1, r3
341810aa:	480b      	ldr	r0, [pc, #44]	@ (341810d8 <HAL_XSPI_MspInit+0x1cc>)
341810ac:	f000 fbc6 	bl	3418183c <HAL_GPIO_Init>
}
341810b0:	bf00      	nop
341810b2:	f507 77d8 	add.w	r7, r7, #432	@ 0x1b0
341810b6:	46bd      	mov	sp, r7
341810b8:	bd80      	pop	{r7, pc}
341810ba:	bf00      	nop
341810bc:	58025000 	.word	0x58025000
341810c0:	03000014 	.word	0x03000014
341810c4:	34180724 	.word	0x34180724
341810c8:	56023c00 	.word	0x56023c00
341810cc:	56023800 	.word	0x56023800
341810d0:	5802a000 	.word	0x5802a000
341810d4:	03000414 	.word	0x03000414
341810d8:	56023400 	.word	0x56023400

341810dc <MX_XSPIM_Init>:

/* USER CODE END 0 */

/* XSPIM init function */
void MX_XSPIM_Init(void)
{
341810dc:	b480      	push	{r7}
341810de:	af00      	add	r7, sp, #0
  /* USER CODE END XSPIM_Init 1 */
  /* USER CODE BEGIN XSPIM_Init 2 */

  /* USER CODE END XSPIM_Init 2 */

}
341810e0:	bf00      	nop
341810e2:	46bd      	mov	sp, r7
341810e4:	f85d 7b04 	ldr.w	r7, [sp], #4
341810e8:	4770      	bx	lr
	...

341810ec <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
341810ec:	b480      	push	{r7}
341810ee:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#else
  SCB->VTOR = INTVECT_START;
341810f0:	4b6a      	ldr	r3, [pc, #424]	@ (3418129c <SystemInit+0x1b0>)
341810f2:	4a6b      	ldr	r2, [pc, #428]	@ (341812a0 <SystemInit+0x1b4>)
341810f4:	609a      	str	r2, [r3, #8]
#endif  /* USER_VECT_TAB_ADDRESS */

  /* RNG reset */
  RCC->AHB3RSTSR = RCC_AHB3RSTSR_RNGRSTS;
341810f6:	4b6b      	ldr	r3, [pc, #428]	@ (341812a4 <SystemInit+0x1b8>)
341810f8:	2201      	movs	r2, #1
341810fa:	f8c3 2a18 	str.w	r2, [r3, #2584]	@ 0xa18
  RCC->AHB3RSTCR = RCC_AHB3RSTCR_RNGRSTC;
341810fe:	4b69      	ldr	r3, [pc, #420]	@ (341812a4 <SystemInit+0x1b8>)
34181100:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
34181104:	461a      	mov	r2, r3
34181106:	2301      	movs	r3, #1
34181108:	f8c2 3218 	str.w	r3, [r2, #536]	@ 0x218
  /* Deactivate RNG clock */
  RCC->AHB3ENCR = RCC_AHB3ENCR_RNGENC;
3418110c:	4b65      	ldr	r3, [pc, #404]	@ (341812a4 <SystemInit+0x1b8>)
3418110e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
34181112:	461a      	mov	r2, r3
34181114:	2301      	movs	r3, #1
34181116:	f8c2 3258 	str.w	r3, [r2, #600]	@ 0x258

  /* Clear SAU regions */
  SAU->RNR = 0;
3418111a:	4b63      	ldr	r3, [pc, #396]	@ (341812a8 <SystemInit+0x1bc>)
3418111c:	2200      	movs	r2, #0
3418111e:	609a      	str	r2, [r3, #8]
  SAU->RBAR = 0;
34181120:	4b61      	ldr	r3, [pc, #388]	@ (341812a8 <SystemInit+0x1bc>)
34181122:	2200      	movs	r2, #0
34181124:	60da      	str	r2, [r3, #12]
  SAU->RLAR = 0;
34181126:	4b60      	ldr	r3, [pc, #384]	@ (341812a8 <SystemInit+0x1bc>)
34181128:	2200      	movs	r2, #0
3418112a:	611a      	str	r2, [r3, #16]
  SAU->RNR = 1;
3418112c:	4b5e      	ldr	r3, [pc, #376]	@ (341812a8 <SystemInit+0x1bc>)
3418112e:	2201      	movs	r2, #1
34181130:	609a      	str	r2, [r3, #8]
  SAU->RBAR = 0;
34181132:	4b5d      	ldr	r3, [pc, #372]	@ (341812a8 <SystemInit+0x1bc>)
34181134:	2200      	movs	r2, #0
34181136:	60da      	str	r2, [r3, #12]
  SAU->RLAR = 0;
34181138:	4b5b      	ldr	r3, [pc, #364]	@ (341812a8 <SystemInit+0x1bc>)
3418113a:	2200      	movs	r2, #0
3418113c:	611a      	str	r2, [r3, #16]
  SAU->RNR = 2;
3418113e:	4b5a      	ldr	r3, [pc, #360]	@ (341812a8 <SystemInit+0x1bc>)
34181140:	2202      	movs	r2, #2
34181142:	609a      	str	r2, [r3, #8]
  SAU->RBAR = 0;
34181144:	4b58      	ldr	r3, [pc, #352]	@ (341812a8 <SystemInit+0x1bc>)
34181146:	2200      	movs	r2, #0
34181148:	60da      	str	r2, [r3, #12]
  SAU->RLAR = 0;
3418114a:	4b57      	ldr	r3, [pc, #348]	@ (341812a8 <SystemInit+0x1bc>)
3418114c:	2200      	movs	r2, #0
3418114e:	611a      	str	r2, [r3, #16]
  SAU->RNR = 3;
34181150:	4b55      	ldr	r3, [pc, #340]	@ (341812a8 <SystemInit+0x1bc>)
34181152:	2203      	movs	r2, #3
34181154:	609a      	str	r2, [r3, #8]
  SAU->RBAR = 0;
34181156:	4b54      	ldr	r3, [pc, #336]	@ (341812a8 <SystemInit+0x1bc>)
34181158:	2200      	movs	r2, #0
3418115a:	60da      	str	r2, [r3, #12]
  SAU->RLAR = 0;
3418115c:	4b52      	ldr	r3, [pc, #328]	@ (341812a8 <SystemInit+0x1bc>)
3418115e:	2200      	movs	r2, #0
34181160:	611a      	str	r2, [r3, #16]
  SAU->RNR = 4;
34181162:	4b51      	ldr	r3, [pc, #324]	@ (341812a8 <SystemInit+0x1bc>)
34181164:	2204      	movs	r2, #4
34181166:	609a      	str	r2, [r3, #8]
  SAU->RBAR = 0;
34181168:	4b4f      	ldr	r3, [pc, #316]	@ (341812a8 <SystemInit+0x1bc>)
3418116a:	2200      	movs	r2, #0
3418116c:	60da      	str	r2, [r3, #12]
  SAU->RLAR = 0;
3418116e:	4b4e      	ldr	r3, [pc, #312]	@ (341812a8 <SystemInit+0x1bc>)
34181170:	2200      	movs	r2, #0
34181172:	611a      	str	r2, [r3, #16]
  SAU->RNR = 5;
34181174:	4b4c      	ldr	r3, [pc, #304]	@ (341812a8 <SystemInit+0x1bc>)
34181176:	2205      	movs	r2, #5
34181178:	609a      	str	r2, [r3, #8]
  SAU->RBAR = 0;
3418117a:	4b4b      	ldr	r3, [pc, #300]	@ (341812a8 <SystemInit+0x1bc>)
3418117c:	2200      	movs	r2, #0
3418117e:	60da      	str	r2, [r3, #12]
  SAU->RLAR = 0;
34181180:	4b49      	ldr	r3, [pc, #292]	@ (341812a8 <SystemInit+0x1bc>)
34181182:	2200      	movs	r2, #0
34181184:	611a      	str	r2, [r3, #16]
  SAU->RNR = 6;
34181186:	4b48      	ldr	r3, [pc, #288]	@ (341812a8 <SystemInit+0x1bc>)
34181188:	2206      	movs	r2, #6
3418118a:	609a      	str	r2, [r3, #8]
  SAU->RBAR = 0;
3418118c:	4b46      	ldr	r3, [pc, #280]	@ (341812a8 <SystemInit+0x1bc>)
3418118e:	2200      	movs	r2, #0
34181190:	60da      	str	r2, [r3, #12]
  SAU->RLAR = 0;
34181192:	4b45      	ldr	r3, [pc, #276]	@ (341812a8 <SystemInit+0x1bc>)
34181194:	2200      	movs	r2, #0
34181196:	611a      	str	r2, [r3, #16]
  SAU->RNR = 7;
34181198:	4b43      	ldr	r3, [pc, #268]	@ (341812a8 <SystemInit+0x1bc>)
3418119a:	2207      	movs	r2, #7
3418119c:	609a      	str	r2, [r3, #8]
  SAU->RBAR = 0;
3418119e:	4b42      	ldr	r3, [pc, #264]	@ (341812a8 <SystemInit+0x1bc>)
341811a0:	2200      	movs	r2, #0
341811a2:	60da      	str	r2, [r3, #12]
  SAU->RLAR = 0;
341811a4:	4b40      	ldr	r3, [pc, #256]	@ (341812a8 <SystemInit+0x1bc>)
341811a6:	2200      	movs	r2, #0
341811a8:	611a      	str	r2, [r3, #16]

  /* System configuration setup */
  RCC->APB4ENSR2 = RCC_APB4ENSR2_SYSCFGENS;
341811aa:	4b3e      	ldr	r3, [pc, #248]	@ (341812a4 <SystemInit+0x1b8>)
341811ac:	2201      	movs	r2, #1
341811ae:	f8c3 2a78 	str.w	r2, [r3, #2680]	@ 0xa78
  /* Delay after an RCC peripheral clock enabling */
  (void)RCC->APB4ENR2;
341811b2:	4b3c      	ldr	r3, [pc, #240]	@ (341812a4 <SystemInit+0x1b8>)
341811b4:	f8d3 3278 	ldr.w	r3, [r3, #632]	@ 0x278

  /* Set default Vector Table location after system reset or return from Standby */
  SYSCFG->INITSVTORCR = SCB->VTOR;
341811b8:	4b38      	ldr	r3, [pc, #224]	@ (3418129c <SystemInit+0x1b0>)
341811ba:	4a3c      	ldr	r2, [pc, #240]	@ (341812ac <SystemInit+0x1c0>)
341811bc:	689b      	ldr	r3, [r3, #8]
341811be:	6113      	str	r3, [r2, #16]

  /* Enable VDDADC CLAMP */
  PWR->SVMCR3 |= PWR_SVMCR3_ASV;
341811c0:	4b3b      	ldr	r3, [pc, #236]	@ (341812b0 <SystemInit+0x1c4>)
341811c2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
341811c4:	4a3a      	ldr	r2, [pc, #232]	@ (341812b0 <SystemInit+0x1c4>)
341811c6:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
341811ca:	63d3      	str	r3, [r2, #60]	@ 0x3c
  PWR->SVMCR3 |= PWR_SVMCR3_AVMEN;
341811cc:	4b38      	ldr	r3, [pc, #224]	@ (341812b0 <SystemInit+0x1c4>)
341811ce:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
341811d0:	4a37      	ldr	r2, [pc, #220]	@ (341812b0 <SystemInit+0x1c4>)
341811d2:	f043 0310 	orr.w	r3, r3, #16
341811d6:	63d3      	str	r3, [r2, #60]	@ 0x3c
  /* read back the register to make sure that the transaction has taken place */
  (void) PWR->SVMCR3;
341811d8:	4b35      	ldr	r3, [pc, #212]	@ (341812b0 <SystemInit+0x1c4>)
341811da:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
  /* enable VREF */
  RCC->APB4ENR1 |= RCC_APB4ENR1_VREFBUFEN;
341811dc:	4b31      	ldr	r3, [pc, #196]	@ (341812a4 <SystemInit+0x1b8>)
341811de:	f8d3 3274 	ldr.w	r3, [r3, #628]	@ 0x274
341811e2:	4a30      	ldr	r2, [pc, #192]	@ (341812a4 <SystemInit+0x1b8>)
341811e4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
341811e8:	f8c2 3274 	str.w	r3, [r2, #628]	@ 0x274

  /* RCC Fix to lower power consumption */
  RCC->APB4ENR2 |= 0x00000010UL;
341811ec:	4b2d      	ldr	r3, [pc, #180]	@ (341812a4 <SystemInit+0x1b8>)
341811ee:	f8d3 3278 	ldr.w	r3, [r3, #632]	@ 0x278
341811f2:	4a2c      	ldr	r2, [pc, #176]	@ (341812a4 <SystemInit+0x1b8>)
341811f4:	f043 0310 	orr.w	r3, r3, #16
341811f8:	f8c2 3278 	str.w	r3, [r2, #632]	@ 0x278
  (void) RCC->APB4ENR2;
341811fc:	4b29      	ldr	r3, [pc, #164]	@ (341812a4 <SystemInit+0x1b8>)
341811fe:	f8d3 3278 	ldr.w	r3, [r3, #632]	@ 0x278
  RCC->APB4ENR2 &= ~(0x00000010UL);
34181202:	4b28      	ldr	r3, [pc, #160]	@ (341812a4 <SystemInit+0x1b8>)
34181204:	f8d3 3278 	ldr.w	r3, [r3, #632]	@ 0x278
34181208:	4a26      	ldr	r2, [pc, #152]	@ (341812a4 <SystemInit+0x1b8>)
3418120a:	f023 0310 	bic.w	r3, r3, #16
3418120e:	f8c2 3278 	str.w	r3, [r2, #632]	@ 0x278

  /* XSPI2 & XSPIM reset                                  */
  RCC->AHB5RSTSR = RCC_AHB5RSTSR_XSPIMRSTS | RCC_AHB5RSTSR_XSPI2RSTS;
34181212:	4b24      	ldr	r3, [pc, #144]	@ (341812a4 <SystemInit+0x1b8>)
34181214:	f44f 5240 	mov.w	r2, #12288	@ 0x3000
34181218:	f8c3 2a20 	str.w	r2, [r3, #2592]	@ 0xa20
  RCC->AHB5RSTCR = RCC_AHB5RSTCR_XSPIMRSTC | RCC_AHB5RSTCR_XSPI2RSTC;
3418121c:	4b21      	ldr	r3, [pc, #132]	@ (341812a4 <SystemInit+0x1b8>)
3418121e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
34181222:	461a      	mov	r2, r3
34181224:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
34181228:	f8c2 3220 	str.w	r3, [r2, #544]	@ 0x220

  /* TIM2 reset */
  RCC->APB1RSTSR1 = RCC_APB1RSTSR1_TIM2RSTS;
3418122c:	4b1d      	ldr	r3, [pc, #116]	@ (341812a4 <SystemInit+0x1b8>)
3418122e:	2201      	movs	r2, #1
34181230:	f8c3 2a24 	str.w	r2, [r3, #2596]	@ 0xa24
  RCC->APB1RSTCR1 = RCC_APB1RSTCR1_TIM2RSTC;
34181234:	4b1b      	ldr	r3, [pc, #108]	@ (341812a4 <SystemInit+0x1b8>)
34181236:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
3418123a:	461a      	mov	r2, r3
3418123c:	2301      	movs	r3, #1
3418123e:	f8c2 3224 	str.w	r3, [r2, #548]	@ 0x224
  /* Deactivate TIM2 clock */
  RCC->APB1ENCR1 = RCC_APB1ENCR1_TIM2ENC;
34181242:	4b18      	ldr	r3, [pc, #96]	@ (341812a4 <SystemInit+0x1b8>)
34181244:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
34181248:	461a      	mov	r2, r3
3418124a:	2301      	movs	r3, #1
3418124c:	f8c2 3264 	str.w	r3, [r2, #612]	@ 0x264

  /* Deactivate GPIOG clock */
  RCC->AHB4ENCR = RCC_AHB4ENCR_GPIOGENC;
34181250:	4b14      	ldr	r3, [pc, #80]	@ (341812a4 <SystemInit+0x1b8>)
34181252:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
34181256:	461a      	mov	r2, r3
34181258:	2340      	movs	r3, #64	@ 0x40
3418125a:	f8c2 325c 	str.w	r3, [r2, #604]	@ 0x25c

  /* Read back the value to make sure it is written before deactivating SYSCFG */
  (void) SYSCFG->INITSVTORCR;
3418125e:	4b13      	ldr	r3, [pc, #76]	@ (341812ac <SystemInit+0x1c0>)
34181260:	691b      	ldr	r3, [r3, #16]
  /* Deactivate SYSCFG clock */
  RCC->APB4ENCR2 = RCC_APB4ENCR2_SYSCFGENC;
34181262:	4b10      	ldr	r3, [pc, #64]	@ (341812a4 <SystemInit+0x1b8>)
34181264:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
34181268:	461a      	mov	r2, r3
3418126a:	2301      	movs	r3, #1
3418126c:	f8c2 3278 	str.w	r3, [r2, #632]	@ 0x278
  TZ_SAU_Setup();
#endif /* USER_TZ_SAU_SETUP */

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
34181270:	4b0a      	ldr	r3, [pc, #40]	@ (3418129c <SystemInit+0x1b0>)
34181272:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
34181276:	4a09      	ldr	r2, [pc, #36]	@ (3418129c <SystemInit+0x1b0>)
34181278:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
3418127c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  SCB_NS->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
34181280:	4b0c      	ldr	r3, [pc, #48]	@ (341812b4 <SystemInit+0x1c8>)
34181282:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
34181286:	4a0b      	ldr	r2, [pc, #44]	@ (341812b4 <SystemInit+0x1c8>)
34181288:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
3418128c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif /* __FPU_PRESENT && __FPU_USED */

}
34181290:	bf00      	nop
34181292:	46bd      	mov	sp, r7
34181294:	f85d 7b04 	ldr.w	r7, [sp], #4
34181298:	4770      	bx	lr
3418129a:	bf00      	nop
3418129c:	e000ed00 	.word	0xe000ed00
341812a0:	34180600 	.word	0x34180600
341812a4:	56028000 	.word	0x56028000
341812a8:	e000edd0 	.word	0xe000edd0
341812ac:	56008000 	.word	0x56008000
341812b0:	56024800 	.word	0x56024800
341812b4:	e002ed00 	.word	0xe002ed00

341812b8 <SystemCoreClockUpdate>:
  *           value for HSE crystal.
  *
  * @retval None
  */
void SystemCoreClockUpdate(void)
{
341812b8:	b480      	push	{r7}
341812ba:	b08d      	sub	sp, #52	@ 0x34
341812bc:	af00      	add	r7, sp, #0
  uint32_t sysclk = 0;
341812be:	2300      	movs	r3, #0
341812c0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint32_t pllm = 0;
341812c2:	2300      	movs	r3, #0
341812c4:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t plln = 0;
341812c6:	2300      	movs	r3, #0
341812c8:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pllfracn = 0;
341812ca:	2300      	movs	r3, #0
341812cc:	623b      	str	r3, [r7, #32]
  uint32_t pllp1 = 0;
341812ce:	2300      	movs	r3, #0
341812d0:	61fb      	str	r3, [r7, #28]
  uint32_t pllp2 = 0;
341812d2:	2300      	movs	r3, #0
341812d4:	61bb      	str	r3, [r7, #24]
  uint32_t pllcfgr, pllsource, pllbypass, ic_divider;
  float_t pllvco;

  /* Get CPUCLK source -------------------------------------------------------*/
  switch (RCC->CFGR1 & RCC_CFGR1_CPUSWS)
341812d6:	4b9b      	ldr	r3, [pc, #620]	@ (34181544 <SystemCoreClockUpdate+0x28c>)
341812d8:	6a1b      	ldr	r3, [r3, #32]
341812da:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
341812de:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
341812e2:	d029      	beq.n	34181338 <SystemCoreClockUpdate+0x80>
341812e4:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
341812e8:	f200 8180 	bhi.w	341815ec <SystemCoreClockUpdate+0x334>
341812ec:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
341812f0:	d01f      	beq.n	34181332 <SystemCoreClockUpdate+0x7a>
341812f2:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
341812f6:	f200 8179 	bhi.w	341815ec <SystemCoreClockUpdate+0x334>
341812fa:	2b00      	cmp	r3, #0
341812fc:	d003      	beq.n	34181306 <SystemCoreClockUpdate+0x4e>
341812fe:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
34181302:	d00a      	beq.n	3418131a <SystemCoreClockUpdate+0x62>
    ic_divider = (READ_BIT(RCC->IC1CFGR, RCC_IC1CFGR_IC1INT) >> RCC_IC1CFGR_IC1INT_Pos) + 1UL;
    sysclk = sysclk / ic_divider;
    break;
  default:
    /* Nothing to do, should not occur */
    break;
34181304:	e172      	b.n	341815ec <SystemCoreClockUpdate+0x334>
    sysclk = HSI_VALUE >> ((RCC->HSICFGR & RCC_HSICFGR_HSIDIV) >> RCC_HSICFGR_HSIDIV_Pos);
34181306:	4b8f      	ldr	r3, [pc, #572]	@ (34181544 <SystemCoreClockUpdate+0x28c>)
34181308:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
3418130a:	09db      	lsrs	r3, r3, #7
3418130c:	f003 0303 	and.w	r3, r3, #3
34181310:	4a8d      	ldr	r2, [pc, #564]	@ (34181548 <SystemCoreClockUpdate+0x290>)
34181312:	fa22 f303 	lsr.w	r3, r2, r3
34181316:	62fb      	str	r3, [r7, #44]	@ 0x2c
    break;
34181318:	e169      	b.n	341815ee <SystemCoreClockUpdate+0x336>
    if (READ_BIT(RCC->MSICFGR, RCC_MSICFGR_MSIFREQSEL) == 0UL)
3418131a:	4b8a      	ldr	r3, [pc, #552]	@ (34181544 <SystemCoreClockUpdate+0x28c>)
3418131c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
3418131e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
34181322:	2b00      	cmp	r3, #0
34181324:	d102      	bne.n	3418132c <SystemCoreClockUpdate+0x74>
      sysclk = MSI_VALUE;
34181326:	4b89      	ldr	r3, [pc, #548]	@ (3418154c <SystemCoreClockUpdate+0x294>)
34181328:	62fb      	str	r3, [r7, #44]	@ 0x2c
    break;
3418132a:	e160      	b.n	341815ee <SystemCoreClockUpdate+0x336>
      sysclk = 16000000UL;
3418132c:	4b88      	ldr	r3, [pc, #544]	@ (34181550 <SystemCoreClockUpdate+0x298>)
3418132e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    break;
34181330:	e15d      	b.n	341815ee <SystemCoreClockUpdate+0x336>
    sysclk = HSE_VALUE;
34181332:	4b88      	ldr	r3, [pc, #544]	@ (34181554 <SystemCoreClockUpdate+0x29c>)
34181334:	62fb      	str	r3, [r7, #44]	@ 0x2c
    break;
34181336:	e15a      	b.n	341815ee <SystemCoreClockUpdate+0x336>
    switch (READ_BIT(RCC->IC1CFGR, RCC_IC1CFGR_IC1SEL))
34181338:	4b82      	ldr	r3, [pc, #520]	@ (34181544 <SystemCoreClockUpdate+0x28c>)
3418133a:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
3418133e:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
34181342:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34181346:	d066      	beq.n	34181416 <SystemCoreClockUpdate+0x15e>
34181348:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418134c:	f200 8091 	bhi.w	34181472 <SystemCoreClockUpdate+0x1ba>
34181350:	2b00      	cmp	r3, #0
34181352:	d003      	beq.n	3418135c <SystemCoreClockUpdate+0xa4>
34181354:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
34181358:	d02f      	beq.n	341813ba <SystemCoreClockUpdate+0x102>
3418135a:	e08a      	b.n	34181472 <SystemCoreClockUpdate+0x1ba>
      pllcfgr = READ_REG(RCC->PLL1CFGR1);
3418135c:	4b79      	ldr	r3, [pc, #484]	@ (34181544 <SystemCoreClockUpdate+0x28c>)
3418135e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
34181362:	60fb      	str	r3, [r7, #12]
      pllsource = pllcfgr & RCC_PLL1CFGR1_PLL1SEL;
34181364:	68fb      	ldr	r3, [r7, #12]
34181366:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
3418136a:	617b      	str	r3, [r7, #20]
      pllbypass = pllcfgr & RCC_PLL1CFGR1_PLL1BYP;
3418136c:	68fb      	ldr	r3, [r7, #12]
3418136e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
34181372:	613b      	str	r3, [r7, #16]
      if (pllbypass == 0U)
34181374:	693b      	ldr	r3, [r7, #16]
34181376:	2b00      	cmp	r3, #0
34181378:	f040 80a9 	bne.w	341814ce <SystemCoreClockUpdate+0x216>
        pllm = (pllcfgr & RCC_PLL1CFGR1_PLL1DIVM) >>  RCC_PLL1CFGR1_PLL1DIVM_Pos;
3418137c:	68fb      	ldr	r3, [r7, #12]
3418137e:	0d1b      	lsrs	r3, r3, #20
34181380:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
34181384:	62bb      	str	r3, [r7, #40]	@ 0x28
        plln = (pllcfgr & RCC_PLL1CFGR1_PLL1DIVN) >>  RCC_PLL1CFGR1_PLL1DIVN_Pos;
34181386:	68fb      	ldr	r3, [r7, #12]
34181388:	0a1b      	lsrs	r3, r3, #8
3418138a:	f3c3 030b 	ubfx	r3, r3, #0, #12
3418138e:	627b      	str	r3, [r7, #36]	@ 0x24
        pllfracn = READ_BIT(RCC->PLL1CFGR2, RCC_PLL1CFGR2_PLL1DIVNFRAC) >>  RCC_PLL1CFGR2_PLL1DIVNFRAC_Pos;
34181390:	4b6c      	ldr	r3, [pc, #432]	@ (34181544 <SystemCoreClockUpdate+0x28c>)
34181392:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
34181396:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
3418139a:	623b      	str	r3, [r7, #32]
        pllcfgr = READ_REG(RCC->PLL1CFGR3);
3418139c:	4b69      	ldr	r3, [pc, #420]	@ (34181544 <SystemCoreClockUpdate+0x28c>)
3418139e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
341813a2:	60fb      	str	r3, [r7, #12]
        pllp1 = (pllcfgr & RCC_PLL1CFGR3_PLL1PDIV1) >>  RCC_PLL1CFGR3_PLL1PDIV1_Pos;
341813a4:	68fb      	ldr	r3, [r7, #12]
341813a6:	0edb      	lsrs	r3, r3, #27
341813a8:	f003 0307 	and.w	r3, r3, #7
341813ac:	61fb      	str	r3, [r7, #28]
        pllp2 = (pllcfgr & RCC_PLL1CFGR3_PLL1PDIV2) >>  RCC_PLL1CFGR3_PLL1PDIV2_Pos;
341813ae:	68fb      	ldr	r3, [r7, #12]
341813b0:	0e1b      	lsrs	r3, r3, #24
341813b2:	f003 0307 	and.w	r3, r3, #7
341813b6:	61bb      	str	r3, [r7, #24]
      break;
341813b8:	e089      	b.n	341814ce <SystemCoreClockUpdate+0x216>
      pllcfgr = READ_REG(RCC->PLL2CFGR1);
341813ba:	4b62      	ldr	r3, [pc, #392]	@ (34181544 <SystemCoreClockUpdate+0x28c>)
341813bc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
341813c0:	60fb      	str	r3, [r7, #12]
      pllsource = pllcfgr & RCC_PLL2CFGR1_PLL2SEL;
341813c2:	68fb      	ldr	r3, [r7, #12]
341813c4:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
341813c8:	617b      	str	r3, [r7, #20]
      pllbypass = pllcfgr & RCC_PLL2CFGR1_PLL2BYP;
341813ca:	68fb      	ldr	r3, [r7, #12]
341813cc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
341813d0:	613b      	str	r3, [r7, #16]
      if (pllbypass == 0U)
341813d2:	693b      	ldr	r3, [r7, #16]
341813d4:	2b00      	cmp	r3, #0
341813d6:	d17c      	bne.n	341814d2 <SystemCoreClockUpdate+0x21a>
        pllm = (pllcfgr & RCC_PLL2CFGR1_PLL2DIVM) >>  RCC_PLL2CFGR1_PLL2DIVM_Pos;
341813d8:	68fb      	ldr	r3, [r7, #12]
341813da:	0d1b      	lsrs	r3, r3, #20
341813dc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
341813e0:	62bb      	str	r3, [r7, #40]	@ 0x28
        plln = (pllcfgr & RCC_PLL2CFGR1_PLL2DIVN) >>  RCC_PLL2CFGR1_PLL2DIVN_Pos;
341813e2:	68fb      	ldr	r3, [r7, #12]
341813e4:	0a1b      	lsrs	r3, r3, #8
341813e6:	f3c3 030b 	ubfx	r3, r3, #0, #12
341813ea:	627b      	str	r3, [r7, #36]	@ 0x24
        pllfracn = READ_BIT(RCC->PLL2CFGR2, RCC_PLL2CFGR2_PLL2DIVNFRAC) >>  RCC_PLL2CFGR2_PLL2DIVNFRAC_Pos;
341813ec:	4b55      	ldr	r3, [pc, #340]	@ (34181544 <SystemCoreClockUpdate+0x28c>)
341813ee:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
341813f2:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
341813f6:	623b      	str	r3, [r7, #32]
        pllcfgr = READ_REG(RCC->PLL2CFGR3);
341813f8:	4b52      	ldr	r3, [pc, #328]	@ (34181544 <SystemCoreClockUpdate+0x28c>)
341813fa:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
341813fe:	60fb      	str	r3, [r7, #12]
        pllp1 = (pllcfgr & RCC_PLL2CFGR3_PLL2PDIV1) >>  RCC_PLL2CFGR3_PLL2PDIV1_Pos;
34181400:	68fb      	ldr	r3, [r7, #12]
34181402:	0edb      	lsrs	r3, r3, #27
34181404:	f003 0307 	and.w	r3, r3, #7
34181408:	61fb      	str	r3, [r7, #28]
        pllp2 = (pllcfgr & RCC_PLL2CFGR3_PLL2PDIV2) >>  RCC_PLL2CFGR3_PLL2PDIV2_Pos;
3418140a:	68fb      	ldr	r3, [r7, #12]
3418140c:	0e1b      	lsrs	r3, r3, #24
3418140e:	f003 0307 	and.w	r3, r3, #7
34181412:	61bb      	str	r3, [r7, #24]
      break;
34181414:	e05d      	b.n	341814d2 <SystemCoreClockUpdate+0x21a>
      pllcfgr = READ_REG(RCC->PLL3CFGR1);
34181416:	4b4b      	ldr	r3, [pc, #300]	@ (34181544 <SystemCoreClockUpdate+0x28c>)
34181418:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
3418141c:	60fb      	str	r3, [r7, #12]
      pllsource = pllcfgr & RCC_PLL3CFGR1_PLL3SEL;
3418141e:	68fb      	ldr	r3, [r7, #12]
34181420:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
34181424:	617b      	str	r3, [r7, #20]
      pllbypass = pllcfgr & RCC_PLL3CFGR1_PLL3BYP;
34181426:	68fb      	ldr	r3, [r7, #12]
34181428:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
3418142c:	613b      	str	r3, [r7, #16]
      if (pllbypass == 0U)
3418142e:	693b      	ldr	r3, [r7, #16]
34181430:	2b00      	cmp	r3, #0
34181432:	d150      	bne.n	341814d6 <SystemCoreClockUpdate+0x21e>
        pllm = (pllcfgr & RCC_PLL3CFGR1_PLL3DIVM) >>  RCC_PLL3CFGR1_PLL3DIVM_Pos;
34181434:	68fb      	ldr	r3, [r7, #12]
34181436:	0d1b      	lsrs	r3, r3, #20
34181438:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
3418143c:	62bb      	str	r3, [r7, #40]	@ 0x28
        plln = (pllcfgr & RCC_PLL3CFGR1_PLL3DIVN) >>  RCC_PLL3CFGR1_PLL3DIVN_Pos;
3418143e:	68fb      	ldr	r3, [r7, #12]
34181440:	0a1b      	lsrs	r3, r3, #8
34181442:	f3c3 030b 	ubfx	r3, r3, #0, #12
34181446:	627b      	str	r3, [r7, #36]	@ 0x24
        pllfracn = READ_BIT(RCC->PLL3CFGR2, RCC_PLL3CFGR2_PLL3DIVNFRAC) >>  RCC_PLL3CFGR2_PLL3DIVNFRAC_Pos;
34181448:	4b3e      	ldr	r3, [pc, #248]	@ (34181544 <SystemCoreClockUpdate+0x28c>)
3418144a:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
3418144e:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
34181452:	623b      	str	r3, [r7, #32]
        pllcfgr = READ_REG(RCC->PLL3CFGR3);
34181454:	4b3b      	ldr	r3, [pc, #236]	@ (34181544 <SystemCoreClockUpdate+0x28c>)
34181456:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
3418145a:	60fb      	str	r3, [r7, #12]
        pllp1 = (pllcfgr & RCC_PLL3CFGR3_PLL3PDIV1) >>  RCC_PLL3CFGR3_PLL3PDIV1_Pos;
3418145c:	68fb      	ldr	r3, [r7, #12]
3418145e:	0edb      	lsrs	r3, r3, #27
34181460:	f003 0307 	and.w	r3, r3, #7
34181464:	61fb      	str	r3, [r7, #28]
        pllp2 = (pllcfgr & RCC_PLL3CFGR3_PLL3PDIV2) >>  RCC_PLL3CFGR3_PLL3PDIV2_Pos;
34181466:	68fb      	ldr	r3, [r7, #12]
34181468:	0e1b      	lsrs	r3, r3, #24
3418146a:	f003 0307 	and.w	r3, r3, #7
3418146e:	61bb      	str	r3, [r7, #24]
      break;
34181470:	e031      	b.n	341814d6 <SystemCoreClockUpdate+0x21e>
      pllcfgr = READ_REG(RCC->PLL4CFGR1);
34181472:	4b34      	ldr	r3, [pc, #208]	@ (34181544 <SystemCoreClockUpdate+0x28c>)
34181474:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
34181478:	60fb      	str	r3, [r7, #12]
      pllsource = pllcfgr & RCC_PLL4CFGR1_PLL4SEL;
3418147a:	68fb      	ldr	r3, [r7, #12]
3418147c:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
34181480:	617b      	str	r3, [r7, #20]
      pllbypass = pllcfgr & RCC_PLL4CFGR1_PLL4BYP;
34181482:	68fb      	ldr	r3, [r7, #12]
34181484:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
34181488:	613b      	str	r3, [r7, #16]
      if (pllbypass == 0U)
3418148a:	693b      	ldr	r3, [r7, #16]
3418148c:	2b00      	cmp	r3, #0
3418148e:	d124      	bne.n	341814da <SystemCoreClockUpdate+0x222>
        pllm = (pllcfgr & RCC_PLL4CFGR1_PLL4DIVM) >>  RCC_PLL4CFGR1_PLL4DIVM_Pos;
34181490:	68fb      	ldr	r3, [r7, #12]
34181492:	0d1b      	lsrs	r3, r3, #20
34181494:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
34181498:	62bb      	str	r3, [r7, #40]	@ 0x28
        plln = (pllcfgr & RCC_PLL4CFGR1_PLL4DIVN) >>  RCC_PLL4CFGR1_PLL4DIVN_Pos;
3418149a:	68fb      	ldr	r3, [r7, #12]
3418149c:	0a1b      	lsrs	r3, r3, #8
3418149e:	f3c3 030b 	ubfx	r3, r3, #0, #12
341814a2:	627b      	str	r3, [r7, #36]	@ 0x24
        pllfracn = READ_BIT(RCC->PLL4CFGR2, RCC_PLL4CFGR2_PLL4DIVNFRAC) >>  RCC_PLL4CFGR2_PLL4DIVNFRAC_Pos;
341814a4:	4b27      	ldr	r3, [pc, #156]	@ (34181544 <SystemCoreClockUpdate+0x28c>)
341814a6:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
341814aa:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
341814ae:	623b      	str	r3, [r7, #32]
        pllcfgr = READ_REG(RCC->PLL4CFGR3);
341814b0:	4b24      	ldr	r3, [pc, #144]	@ (34181544 <SystemCoreClockUpdate+0x28c>)
341814b2:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
341814b6:	60fb      	str	r3, [r7, #12]
        pllp1 = (pllcfgr & RCC_PLL4CFGR3_PLL4PDIV1) >>  RCC_PLL4CFGR3_PLL4PDIV1_Pos;
341814b8:	68fb      	ldr	r3, [r7, #12]
341814ba:	0edb      	lsrs	r3, r3, #27
341814bc:	f003 0307 	and.w	r3, r3, #7
341814c0:	61fb      	str	r3, [r7, #28]
        pllp2 = (pllcfgr & RCC_PLL4CFGR3_PLL4PDIV2) >>  RCC_PLL4CFGR3_PLL4PDIV2_Pos;
341814c2:	68fb      	ldr	r3, [r7, #12]
341814c4:	0e1b      	lsrs	r3, r3, #24
341814c6:	f003 0307 	and.w	r3, r3, #7
341814ca:	61bb      	str	r3, [r7, #24]
      break;
341814cc:	e005      	b.n	341814da <SystemCoreClockUpdate+0x222>
      break;
341814ce:	bf00      	nop
341814d0:	e004      	b.n	341814dc <SystemCoreClockUpdate+0x224>
      break;
341814d2:	bf00      	nop
341814d4:	e002      	b.n	341814dc <SystemCoreClockUpdate+0x224>
      break;
341814d6:	bf00      	nop
341814d8:	e000      	b.n	341814dc <SystemCoreClockUpdate+0x224>
      break;
341814da:	bf00      	nop
    switch (pllsource)
341814dc:	697b      	ldr	r3, [r7, #20]
341814de:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
341814e2:	d02c      	beq.n	3418153e <SystemCoreClockUpdate+0x286>
341814e4:	697b      	ldr	r3, [r7, #20]
341814e6:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
341814ea:	d839      	bhi.n	34181560 <SystemCoreClockUpdate+0x2a8>
341814ec:	697b      	ldr	r3, [r7, #20]
341814ee:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
341814f2:	d021      	beq.n	34181538 <SystemCoreClockUpdate+0x280>
341814f4:	697b      	ldr	r3, [r7, #20]
341814f6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
341814fa:	d831      	bhi.n	34181560 <SystemCoreClockUpdate+0x2a8>
341814fc:	697b      	ldr	r3, [r7, #20]
341814fe:	2b00      	cmp	r3, #0
34181500:	d004      	beq.n	3418150c <SystemCoreClockUpdate+0x254>
34181502:	697b      	ldr	r3, [r7, #20]
34181504:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
34181508:	d00a      	beq.n	34181520 <SystemCoreClockUpdate+0x268>
      break;
3418150a:	e029      	b.n	34181560 <SystemCoreClockUpdate+0x2a8>
      sysclk = HSI_VALUE >> ((RCC->HSICFGR & RCC_HSICFGR_HSIDIV) >> RCC_HSICFGR_HSIDIV_Pos);
3418150c:	4b0d      	ldr	r3, [pc, #52]	@ (34181544 <SystemCoreClockUpdate+0x28c>)
3418150e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
34181510:	09db      	lsrs	r3, r3, #7
34181512:	f003 0303 	and.w	r3, r3, #3
34181516:	4a0c      	ldr	r2, [pc, #48]	@ (34181548 <SystemCoreClockUpdate+0x290>)
34181518:	fa22 f303 	lsr.w	r3, r2, r3
3418151c:	62fb      	str	r3, [r7, #44]	@ 0x2c
      break;
3418151e:	e020      	b.n	34181562 <SystemCoreClockUpdate+0x2aa>
      if (READ_BIT(RCC->MSICFGR, RCC_MSICFGR_MSIFREQSEL) == 0UL)
34181520:	4b08      	ldr	r3, [pc, #32]	@ (34181544 <SystemCoreClockUpdate+0x28c>)
34181522:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
34181524:	f403 7300 	and.w	r3, r3, #512	@ 0x200
34181528:	2b00      	cmp	r3, #0
3418152a:	d102      	bne.n	34181532 <SystemCoreClockUpdate+0x27a>
        sysclk = MSI_VALUE;
3418152c:	4b07      	ldr	r3, [pc, #28]	@ (3418154c <SystemCoreClockUpdate+0x294>)
3418152e:	62fb      	str	r3, [r7, #44]	@ 0x2c
      break;
34181530:	e017      	b.n	34181562 <SystemCoreClockUpdate+0x2aa>
        sysclk = 16000000UL;
34181532:	4b07      	ldr	r3, [pc, #28]	@ (34181550 <SystemCoreClockUpdate+0x298>)
34181534:	62fb      	str	r3, [r7, #44]	@ 0x2c
      break;
34181536:	e014      	b.n	34181562 <SystemCoreClockUpdate+0x2aa>
      sysclk = HSE_VALUE;
34181538:	4b06      	ldr	r3, [pc, #24]	@ (34181554 <SystemCoreClockUpdate+0x29c>)
3418153a:	62fb      	str	r3, [r7, #44]	@ 0x2c
      break;
3418153c:	e011      	b.n	34181562 <SystemCoreClockUpdate+0x2aa>
      sysclk = EXTERNAL_I2S_CLOCK_VALUE;
3418153e:	4b06      	ldr	r3, [pc, #24]	@ (34181558 <SystemCoreClockUpdate+0x2a0>)
34181540:	62fb      	str	r3, [r7, #44]	@ 0x2c
      break;
34181542:	e00e      	b.n	34181562 <SystemCoreClockUpdate+0x2aa>
34181544:	56028000 	.word	0x56028000
34181548:	03d09000 	.word	0x03d09000
3418154c:	003d0900 	.word	0x003d0900
34181550:	00f42400 	.word	0x00f42400
34181554:	02dc6c00 	.word	0x02dc6c00
34181558:	00bb8000 	.word	0x00bb8000
3418155c:	4b800000 	.word	0x4b800000
      break;
34181560:	bf00      	nop
    if (pllbypass == 0U)
34181562:	693b      	ldr	r3, [r7, #16]
34181564:	2b00      	cmp	r3, #0
34181566:	d134      	bne.n	341815d2 <SystemCoreClockUpdate+0x31a>
      pllvco = ((float_t)sysclk * ((float_t)plln + ((float_t)pllfracn/(float_t)0x1000000UL))) / (float_t)pllm;
34181568:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
3418156a:	ee07 3a90 	vmov	s15, r3
3418156e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
34181572:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
34181574:	ee07 3a90 	vmov	s15, r3
34181578:	eef8 6a67 	vcvt.f32.u32	s13, s15
3418157c:	6a3b      	ldr	r3, [r7, #32]
3418157e:	ee07 3a90 	vmov	s15, r3
34181582:	eeb8 6a67 	vcvt.f32.u32	s12, s15
34181586:	ed5f 5a0b 	vldr	s11, [pc, #-44]	@ 3418155c <SystemCoreClockUpdate+0x2a4>
3418158a:	eec6 7a25 	vdiv.f32	s15, s12, s11
3418158e:	ee76 7aa7 	vadd.f32	s15, s13, s15
34181592:	ee67 6a27 	vmul.f32	s13, s14, s15
34181596:	6abb      	ldr	r3, [r7, #40]	@ 0x28
34181598:	ee07 3a90 	vmov	s15, r3
3418159c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
341815a0:	eec6 7a87 	vdiv.f32	s15, s13, s14
341815a4:	edc7 7a02 	vstr	s15, [r7, #8]
      sysclk = (uint32_t)((float_t)(pllvco/(((float_t)pllp1) * ((float_t)pllp2))));
341815a8:	69fb      	ldr	r3, [r7, #28]
341815aa:	ee07 3a90 	vmov	s15, r3
341815ae:	eeb8 7a67 	vcvt.f32.u32	s14, s15
341815b2:	69bb      	ldr	r3, [r7, #24]
341815b4:	ee07 3a90 	vmov	s15, r3
341815b8:	eef8 7a67 	vcvt.f32.u32	s15, s15
341815bc:	ee27 7a27 	vmul.f32	s14, s14, s15
341815c0:	edd7 6a02 	vldr	s13, [r7, #8]
341815c4:	eec6 7a87 	vdiv.f32	s15, s13, s14
341815c8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
341815cc:	ee17 3a90 	vmov	r3, s15
341815d0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    ic_divider = (READ_BIT(RCC->IC1CFGR, RCC_IC1CFGR_IC1INT) >> RCC_IC1CFGR_IC1INT_Pos) + 1UL;
341815d2:	4b0b      	ldr	r3, [pc, #44]	@ (34181600 <SystemCoreClockUpdate+0x348>)
341815d4:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
341815d8:	0c1b      	lsrs	r3, r3, #16
341815da:	b2db      	uxtb	r3, r3
341815dc:	3301      	adds	r3, #1
341815de:	607b      	str	r3, [r7, #4]
    sysclk = sysclk / ic_divider;
341815e0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
341815e2:	687b      	ldr	r3, [r7, #4]
341815e4:	fbb2 f3f3 	udiv	r3, r2, r3
341815e8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    break;
341815ea:	e000      	b.n	341815ee <SystemCoreClockUpdate+0x336>
    break;
341815ec:	bf00      	nop
  }

  /* Return system clock frequency (CPU frequency) */
  SystemCoreClock = sysclk;
341815ee:	4a05      	ldr	r2, [pc, #20]	@ (34181604 <SystemCoreClockUpdate+0x34c>)
341815f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
341815f2:	6013      	str	r3, [r2, #0]
}
341815f4:	bf00      	nop
341815f6:	3734      	adds	r7, #52	@ 0x34
341815f8:	46bd      	mov	sp, r7
341815fa:	f85d 7b04 	ldr.w	r7, [sp], #4
341815fe:	4770      	bx	lr
34181600:	56028000 	.word	0x56028000
34181604:	34180608 	.word	0x34180608

34181608 <__acle_se_SECURE_SystemCoreClockUpdate>:
  *         be used by the user application to setup the SysTick timer or configure
  *         other parameters.
  * @retval SystemCoreClock value
  */
CMSE_NS_ENTRY uint32_t SECURE_SystemCoreClockUpdate(void)
{
34181608:	ed6d cf81 	vstr	FPCXTNS, [sp, #-4]!
3418160c:	b588      	push	{r3, r7, lr}
3418160e:	af00      	add	r7, sp, #0
  SystemCoreClockUpdate();
34181610:	f7ff fe52 	bl	341812b8 <SystemCoreClockUpdate>

  return SystemCoreClock;
34181614:	4b06      	ldr	r3, [pc, #24]	@ (34181630 <__acle_se_SECURE_SystemCoreClockUpdate+0x28>)
34181616:	681b      	ldr	r3, [r3, #0]
}
34181618:	4618      	mov	r0, r3
3418161a:	46bd      	mov	sp, r7
3418161c:	e8bd 4088 	ldmia.w	sp!, {r3, r7, lr}
34181620:	ec9f 0a10 	vscclrm	{s0-s15, VPR}
34181624:	e89f 900e 	clrm	{r1, r2, r3, ip, APSR}
34181628:	ecfd cf81 	vldr	FPCXTNS, [sp], #4
3418162c:	4774      	bxns	lr
3418162e:	bf00      	nop
34181630:	34180608 	.word	0x34180608

34181634 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
34181634:	b580      	push	{r7, lr}
34181636:	af00      	add	r7, sp, #0
  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
34181638:	2003      	movs	r0, #3
3418163a:	f000 f857 	bl	341816ec <HAL_NVIC_SetPriorityGrouping>

  /* Ensure time base clock coherency in SystemCoreClock global variable */
  SystemCoreClockUpdate();
3418163e:	f7ff fe3b 	bl	341812b8 <SystemCoreClockUpdate>

  /* Initialize 1ms tick time base (default SysTick based on HSI clock after Reset) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
34181642:	200f      	movs	r0, #15
34181644:	f00b f914 	bl	3418c870 <HAL_InitTick>
34181648:	4603      	mov	r3, r0
3418164a:	2b00      	cmp	r3, #0
3418164c:	d001      	beq.n	34181652 <HAL_Init+0x1e>
  {
    return HAL_ERROR;
3418164e:	2301      	movs	r3, #1
34181650:	e002      	b.n	34181658 <HAL_Init+0x24>
  }

  /* Init the low level hardware */
  HAL_MspInit();
34181652:	f7ff fb5b 	bl	34180d0c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
34181656:	2300      	movs	r3, #0
}
34181658:	4618      	mov	r0, r3
3418165a:	bd80      	pop	{r7, pc}

3418165c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay Specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
3418165c:	b580      	push	{r7, lr}
3418165e:	b084      	sub	sp, #16
34181660:	af00      	add	r7, sp, #0
34181662:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
34181664:	f00b f934 	bl	3418c8d0 <HAL_GetTick>
34181668:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
3418166a:	687b      	ldr	r3, [r7, #4]
3418166c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
3418166e:	68fb      	ldr	r3, [r7, #12]
34181670:	f1b3 3fff 	cmp.w	r3, #4294967295
34181674:	d005      	beq.n	34181682 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
34181676:	4b0a      	ldr	r3, [pc, #40]	@ (341816a0 <HAL_Delay+0x44>)
34181678:	781b      	ldrb	r3, [r3, #0]
3418167a:	461a      	mov	r2, r3
3418167c:	68fb      	ldr	r3, [r7, #12]
3418167e:	4413      	add	r3, r2
34181680:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
34181682:	bf00      	nop
34181684:	f00b f924 	bl	3418c8d0 <HAL_GetTick>
34181688:	4602      	mov	r2, r0
3418168a:	68bb      	ldr	r3, [r7, #8]
3418168c:	1ad3      	subs	r3, r2, r3
3418168e:	68fa      	ldr	r2, [r7, #12]
34181690:	429a      	cmp	r2, r3
34181692:	d8f7      	bhi.n	34181684 <HAL_Delay+0x28>
  {
  }
}
34181694:	bf00      	nop
34181696:	bf00      	nop
34181698:	3710      	adds	r7, #16
3418169a:	46bd      	mov	sp, r7
3418169c:	bd80      	pop	{r7, pc}
3418169e:	bf00      	nop
341816a0:	34180610 	.word	0x34180610

341816a4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
341816a4:	b480      	push	{r7}
341816a6:	b085      	sub	sp, #20
341816a8:	af00      	add	r7, sp, #0
341816aa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
341816ac:	687b      	ldr	r3, [r7, #4]
341816ae:	f003 0307 	and.w	r3, r3, #7
341816b2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
341816b4:	4b0c      	ldr	r3, [pc, #48]	@ (341816e8 <__NVIC_SetPriorityGrouping+0x44>)
341816b6:	68db      	ldr	r3, [r3, #12]
341816b8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
341816ba:	68ba      	ldr	r2, [r7, #8]
341816bc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
341816c0:	4013      	ands	r3, r2
341816c2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
341816c4:	68fb      	ldr	r3, [r7, #12]
341816c6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
341816c8:	68bb      	ldr	r3, [r7, #8]
341816ca:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
341816cc:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
341816d0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
341816d4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
341816d6:	4a04      	ldr	r2, [pc, #16]	@ (341816e8 <__NVIC_SetPriorityGrouping+0x44>)
341816d8:	68bb      	ldr	r3, [r7, #8]
341816da:	60d3      	str	r3, [r2, #12]
}
341816dc:	bf00      	nop
341816de:	3714      	adds	r7, #20
341816e0:	46bd      	mov	sp, r7
341816e2:	f85d 7b04 	ldr.w	r7, [sp], #4
341816e6:	4770      	bx	lr
341816e8:	e000ed00 	.word	0xe000ed00

341816ec <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
341816ec:	b580      	push	{r7, lr}
341816ee:	b082      	sub	sp, #8
341816f0:	af00      	add	r7, sp, #0
341816f2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
341816f4:	6878      	ldr	r0, [r7, #4]
341816f6:	f7ff ffd5 	bl	341816a4 <__NVIC_SetPriorityGrouping>
}
341816fa:	bf00      	nop
341816fc:	3708      	adds	r7, #8
341816fe:	46bd      	mov	sp, r7
34181700:	bd80      	pop	{r7, pc}
	...

34181704 <HAL_MPU_Disable>:
/**
  * @brief  Disable the MPU.
  * @retval None
  */
void HAL_MPU_Disable(void)
{
34181704:	b480      	push	{r7}
34181706:	af00      	add	r7, sp, #0
  __ASM volatile ("dmb 0xF":::"memory");
34181708:	f3bf 8f5f 	dmb	sy
}
3418170c:	bf00      	nop
  __DMB(); /* Force any outstanding transfers to complete before disabling MPU */

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
3418170e:	4b0b      	ldr	r3, [pc, #44]	@ (3418173c <HAL_MPU_Disable+0x38>)
34181710:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
34181712:	4a0a      	ldr	r2, [pc, #40]	@ (3418173c <HAL_MPU_Disable+0x38>)
34181714:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
34181718:	6253      	str	r3, [r2, #36]	@ 0x24

  /* Disable the MPU */
  MPU->CTRL &= ~MPU_CTRL_ENABLE_Msk;
3418171a:	4b09      	ldr	r3, [pc, #36]	@ (34181740 <HAL_MPU_Disable+0x3c>)
3418171c:	685b      	ldr	r3, [r3, #4]
3418171e:	4a08      	ldr	r2, [pc, #32]	@ (34181740 <HAL_MPU_Disable+0x3c>)
34181720:	f023 0301 	bic.w	r3, r3, #1
34181724:	6053      	str	r3, [r2, #4]
  __ASM volatile ("dsb 0xF":::"memory");
34181726:	f3bf 8f4f 	dsb	sy
}
3418172a:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
3418172c:	f3bf 8f6f 	isb	sy
}
34181730:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
34181732:	bf00      	nop
34181734:	46bd      	mov	sp, r7
34181736:	f85d 7b04 	ldr.w	r7, [sp], #4
3418173a:	4770      	bx	lr
3418173c:	e000ed00 	.word	0xe000ed00
34181740:	e000ed90 	.word	0xe000ed90

34181744 <HAL_DMA_Abort>:
  *         is suspended while a data transfer is on-going, the current data will be transferred and the channel will be
  *         effectively suspended only after the transfer of any on-going data is finished.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *const hdma)
{
34181744:	b580      	push	{r7, lr}
34181746:	b084      	sub	sp, #16
34181748:	af00      	add	r7, sp, #0
3418174a:	6078      	str	r0, [r7, #4]
  /* Get tick number */
  uint32_t tickstart =  HAL_GetTick();
3418174c:	f00b f8c0 	bl	3418c8d0 <HAL_GetTick>
34181750:	60f8      	str	r0, [r7, #12]

  /* Check the DMA peripheral handle parameter */
  if (hdma == NULL)
34181752:	687b      	ldr	r3, [r7, #4]
34181754:	2b00      	cmp	r3, #0
34181756:	d101      	bne.n	3418175c <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
34181758:	2301      	movs	r3, #1
3418175a:	e06b      	b.n	34181834 <HAL_DMA_Abort+0xf0>
  }

  /* Check DMA channel state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
3418175c:	687b      	ldr	r3, [r7, #4]
3418175e:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
34181762:	b2db      	uxtb	r3, r3
34181764:	2b02      	cmp	r3, #2
34181766:	d008      	beq.n	3418177a <HAL_DMA_Abort+0x36>
  {
    /* Update the DMA channel error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
34181768:	687b      	ldr	r3, [r7, #4]
3418176a:	2220      	movs	r2, #32
3418176c:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
3418176e:	687b      	ldr	r3, [r7, #4]
34181770:	2200      	movs	r2, #0
34181772:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

    return HAL_ERROR;
34181776:	2301      	movs	r3, #1
34181778:	e05c      	b.n	34181834 <HAL_DMA_Abort+0xf0>
  }
  else
  {
    /* Suspend the channel */
    hdma->Instance->CCR |= DMA_CCR_SUSP;
3418177a:	687b      	ldr	r3, [r7, #4]
3418177c:	681b      	ldr	r3, [r3, #0]
3418177e:	695a      	ldr	r2, [r3, #20]
34181780:	687b      	ldr	r3, [r7, #4]
34181782:	681b      	ldr	r3, [r3, #0]
34181784:	f042 0204 	orr.w	r2, r2, #4
34181788:	615a      	str	r2, [r3, #20]

    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_SUSPEND;
3418178a:	687b      	ldr	r3, [r7, #4]
3418178c:	2205      	movs	r2, #5
3418178e:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Check if the DMA Channel is suspended */
    while ((hdma->Instance->CSR & DMA_CSR_SUSPF) == 0U)
34181792:	e020      	b.n	341817d6 <HAL_DMA_Abort+0x92>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > HAL_TIMEOUT_DMA_ABORT)
34181794:	f00b f89c 	bl	3418c8d0 <HAL_GetTick>
34181798:	4602      	mov	r2, r0
3418179a:	68fb      	ldr	r3, [r7, #12]
3418179c:	1ad3      	subs	r3, r2, r3
3418179e:	2b05      	cmp	r3, #5
341817a0:	d919      	bls.n	341817d6 <HAL_DMA_Abort+0x92>
      {
        /* Update the DMA channel error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TIMEOUT;
341817a2:	687b      	ldr	r3, [r7, #4]
341817a4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
341817a6:	f043 0210 	orr.w	r2, r3, #16
341817aa:	687b      	ldr	r3, [r7, #4]
341817ac:	659a      	str	r2, [r3, #88]	@ 0x58

        /* Update the DMA channel state */
        hdma->State = HAL_DMA_STATE_ERROR;
341817ae:	687b      	ldr	r3, [r7, #4]
341817b0:	2203      	movs	r2, #3
341817b2:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

        /* Check DMA channel transfer mode */
        if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
341817b6:	687b      	ldr	r3, [r7, #4]
341817b8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
341817ba:	f003 0380 	and.w	r3, r3, #128	@ 0x80
341817be:	2b00      	cmp	r3, #0
341817c0:	d003      	beq.n	341817ca <HAL_DMA_Abort+0x86>
        {
          /* Update the linked-list queue state */
          hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
341817c2:	687b      	ldr	r3, [r7, #4]
341817c4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
341817c6:	2201      	movs	r2, #1
341817c8:	731a      	strb	r2, [r3, #12]
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
341817ca:	687b      	ldr	r3, [r7, #4]
341817cc:	2200      	movs	r2, #0
341817ce:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

        return HAL_ERROR;
341817d2:	2301      	movs	r3, #1
341817d4:	e02e      	b.n	34181834 <HAL_DMA_Abort+0xf0>
    while ((hdma->Instance->CSR & DMA_CSR_SUSPF) == 0U)
341817d6:	687b      	ldr	r3, [r7, #4]
341817d8:	681b      	ldr	r3, [r3, #0]
341817da:	691b      	ldr	r3, [r3, #16]
341817dc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
341817e0:	2b00      	cmp	r3, #0
341817e2:	d0d7      	beq.n	34181794 <HAL_DMA_Abort+0x50>
      }
    }

    /* Reset the channel */
    hdma->Instance->CCR |= DMA_CCR_RESET;
341817e4:	687b      	ldr	r3, [r7, #4]
341817e6:	681b      	ldr	r3, [r3, #0]
341817e8:	695a      	ldr	r2, [r3, #20]
341817ea:	687b      	ldr	r3, [r7, #4]
341817ec:	681b      	ldr	r3, [r3, #0]
341817ee:	f042 0202 	orr.w	r2, r2, #2
341817f2:	615a      	str	r2, [r3, #20]

    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_ABORT;
341817f4:	687b      	ldr	r3, [r7, #4]
341817f6:	2204      	movs	r2, #4
341817f8:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Clear all status flags */
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC | DMA_FLAG_HT | DMA_FLAG_DTE | DMA_FLAG_ULE | DMA_FLAG_USE | DMA_FLAG_SUSP |
341817fc:	687b      	ldr	r3, [r7, #4]
341817fe:	681b      	ldr	r3, [r3, #0]
34181800:	f44f 42fe 	mov.w	r2, #32512	@ 0x7f00
34181804:	60da      	str	r2, [r3, #12]
                                DMA_FLAG_TO));

    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_READY;
34181806:	687b      	ldr	r3, [r7, #4]
34181808:	2201      	movs	r2, #1
3418180a:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Check DMA channel transfer mode */
    if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
3418180e:	687b      	ldr	r3, [r7, #4]
34181810:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
34181812:	f003 0380 	and.w	r3, r3, #128	@ 0x80
34181816:	2b00      	cmp	r3, #0
34181818:	d007      	beq.n	3418182a <HAL_DMA_Abort+0xe6>
    {
      /* Update the linked-list queue state */
      hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
3418181a:	687b      	ldr	r3, [r7, #4]
3418181c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
3418181e:	2201      	movs	r2, #1
34181820:	731a      	strb	r2, [r3, #12]

      /* Clear remaining data size to ensure loading linked-list from memory next start */
      hdma->Instance->CBR1 = 0U;
34181822:	687b      	ldr	r3, [r7, #4]
34181824:	681b      	ldr	r3, [r3, #0]
34181826:	2200      	movs	r2, #0
34181828:	649a      	str	r2, [r3, #72]	@ 0x48
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
3418182a:	687b      	ldr	r3, [r7, #4]
3418182c:	2200      	movs	r2, #0
3418182e:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
34181832:	2300      	movs	r3, #0
}
34181834:	4618      	mov	r0, r3
34181836:	3710      	adds	r7, #16
34181838:	46bd      	mov	sp, r7
3418183a:	bd80      	pop	{r7, pc}

3418183c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
3418183c:	b480      	push	{r7}
3418183e:	b087      	sub	sp, #28
34181840:	af00      	add	r7, sp, #0
34181842:	6078      	str	r0, [r7, #4]
34181844:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
34181846:	2300      	movs	r3, #0
34181848:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
3418184a:	e180      	b.n	34181b4e <HAL_GPIO_Init+0x312>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
3418184c:	683b      	ldr	r3, [r7, #0]
3418184e:	681a      	ldr	r2, [r3, #0]
34181850:	2101      	movs	r1, #1
34181852:	697b      	ldr	r3, [r7, #20]
34181854:	fa01 f303 	lsl.w	r3, r1, r3
34181858:	4013      	ands	r3, r2
3418185a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
3418185c:	68fb      	ldr	r3, [r7, #12]
3418185e:	2b00      	cmp	r3, #0
34181860:	f000 8172 	beq.w	34181b48 <HAL_GPIO_Init+0x30c>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
34181864:	683b      	ldr	r3, [r7, #0]
34181866:	685b      	ldr	r3, [r3, #4]
34181868:	f003 0303 	and.w	r3, r3, #3
3418186c:	2b01      	cmp	r3, #1
3418186e:	d005      	beq.n	3418187c <HAL_GPIO_Init+0x40>
34181870:	683b      	ldr	r3, [r7, #0]
34181872:	685b      	ldr	r3, [r3, #4]
34181874:	f003 0303 	and.w	r3, r3, #3
34181878:	2b02      	cmp	r3, #2
3418187a:	d130      	bne.n	341818de <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
3418187c:	687b      	ldr	r3, [r7, #4]
3418187e:	689b      	ldr	r3, [r3, #8]
34181880:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * GPIO_OSPEEDR_OSPEED1_Pos));
34181882:	697b      	ldr	r3, [r7, #20]
34181884:	005b      	lsls	r3, r3, #1
34181886:	2203      	movs	r2, #3
34181888:	fa02 f303 	lsl.w	r3, r2, r3
3418188c:	43db      	mvns	r3, r3
3418188e:	693a      	ldr	r2, [r7, #16]
34181890:	4013      	ands	r3, r2
34181892:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * GPIO_OSPEEDR_OSPEED1_Pos));
34181894:	683b      	ldr	r3, [r7, #0]
34181896:	68da      	ldr	r2, [r3, #12]
34181898:	697b      	ldr	r3, [r7, #20]
3418189a:	005b      	lsls	r3, r3, #1
3418189c:	fa02 f303 	lsl.w	r3, r2, r3
341818a0:	693a      	ldr	r2, [r7, #16]
341818a2:	4313      	orrs	r3, r2
341818a4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
341818a6:	687b      	ldr	r3, [r7, #4]
341818a8:	693a      	ldr	r2, [r7, #16]
341818aa:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
341818ac:	687b      	ldr	r3, [r7, #4]
341818ae:	685b      	ldr	r3, [r3, #4]
341818b0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
341818b2:	2201      	movs	r2, #1
341818b4:	697b      	ldr	r3, [r7, #20]
341818b6:	fa02 f303 	lsl.w	r3, r2, r3
341818ba:	43db      	mvns	r3, r3
341818bc:	693a      	ldr	r2, [r7, #16]
341818be:	4013      	ands	r3, r2
341818c0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
341818c2:	683b      	ldr	r3, [r7, #0]
341818c4:	685b      	ldr	r3, [r3, #4]
341818c6:	091b      	lsrs	r3, r3, #4
341818c8:	f003 0201 	and.w	r2, r3, #1
341818cc:	697b      	ldr	r3, [r7, #20]
341818ce:	fa02 f303 	lsl.w	r3, r2, r3
341818d2:	693a      	ldr	r2, [r7, #16]
341818d4:	4313      	orrs	r3, r2
341818d6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
341818d8:	687b      	ldr	r3, [r7, #4]
341818da:	693a      	ldr	r2, [r7, #16]
341818dc:	605a      	str	r2, [r3, #4]
      }

      if (((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG) ||
341818de:	683b      	ldr	r3, [r7, #0]
341818e0:	685b      	ldr	r3, [r3, #4]
341818e2:	f003 0303 	and.w	r3, r3, #3
341818e6:	2b03      	cmp	r3, #3
341818e8:	d109      	bne.n	341818fe <HAL_GPIO_Init+0xc2>
          (((GPIO_Init->Mode & GPIO_MODE) == MODE_ANALOG) && (GPIO_Init->Pull != GPIO_PULLUP)))
341818ea:	683b      	ldr	r3, [r7, #0]
341818ec:	685b      	ldr	r3, [r3, #4]
341818ee:	f003 0303 	and.w	r3, r3, #3
      if (((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG) ||
341818f2:	2b03      	cmp	r3, #3
341818f4:	d11b      	bne.n	3418192e <HAL_GPIO_Init+0xf2>
          (((GPIO_Init->Mode & GPIO_MODE) == MODE_ANALOG) && (GPIO_Init->Pull != GPIO_PULLUP)))
341818f6:	683b      	ldr	r3, [r7, #0]
341818f8:	689b      	ldr	r3, [r3, #8]
341818fa:	2b01      	cmp	r3, #1
341818fc:	d017      	beq.n	3418192e <HAL_GPIO_Init+0xf2>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
341818fe:	687b      	ldr	r3, [r7, #4]
34181900:	68db      	ldr	r3, [r3, #12]
34181902:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * GPIO_PUPDR_PUPD1_Pos));
34181904:	697b      	ldr	r3, [r7, #20]
34181906:	005b      	lsls	r3, r3, #1
34181908:	2203      	movs	r2, #3
3418190a:	fa02 f303 	lsl.w	r3, r2, r3
3418190e:	43db      	mvns	r3, r3
34181910:	693a      	ldr	r2, [r7, #16]
34181912:	4013      	ands	r3, r2
34181914:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * GPIO_PUPDR_PUPD1_Pos));
34181916:	683b      	ldr	r3, [r7, #0]
34181918:	689a      	ldr	r2, [r3, #8]
3418191a:	697b      	ldr	r3, [r7, #20]
3418191c:	005b      	lsls	r3, r3, #1
3418191e:	fa02 f303 	lsl.w	r3, r2, r3
34181922:	693a      	ldr	r2, [r7, #16]
34181924:	4313      	orrs	r3, r2
34181926:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
34181928:	687b      	ldr	r3, [r7, #4]
3418192a:	693a      	ldr	r2, [r7, #16]
3418192c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
3418192e:	683b      	ldr	r3, [r7, #0]
34181930:	685b      	ldr	r3, [r3, #4]
34181932:	f003 0303 	and.w	r3, r3, #3
34181936:	2b02      	cmp	r3, #2
34181938:	d123      	bne.n	34181982 <HAL_GPIO_Init+0x146>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
3418193a:	697b      	ldr	r3, [r7, #20]
3418193c:	08da      	lsrs	r2, r3, #3
3418193e:	687b      	ldr	r3, [r7, #4]
34181940:	3208      	adds	r2, #8
34181942:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
34181946:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * GPIO_AFRL_AFSEL1_Pos));
34181948:	697b      	ldr	r3, [r7, #20]
3418194a:	f003 0307 	and.w	r3, r3, #7
3418194e:	009b      	lsls	r3, r3, #2
34181950:	220f      	movs	r2, #15
34181952:	fa02 f303 	lsl.w	r3, r2, r3
34181956:	43db      	mvns	r3, r3
34181958:	693a      	ldr	r2, [r7, #16]
3418195a:	4013      	ands	r3, r2
3418195c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * GPIO_AFRL_AFSEL1_Pos));
3418195e:	683b      	ldr	r3, [r7, #0]
34181960:	691a      	ldr	r2, [r3, #16]
34181962:	697b      	ldr	r3, [r7, #20]
34181964:	f003 0307 	and.w	r3, r3, #7
34181968:	009b      	lsls	r3, r3, #2
3418196a:	fa02 f303 	lsl.w	r3, r2, r3
3418196e:	693a      	ldr	r2, [r7, #16]
34181970:	4313      	orrs	r3, r2
34181972:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
34181974:	697b      	ldr	r3, [r7, #20]
34181976:	08da      	lsrs	r2, r3, #3
34181978:	687b      	ldr	r3, [r7, #4]
3418197a:	3208      	adds	r2, #8
3418197c:	6939      	ldr	r1, [r7, #16]
3418197e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
34181982:	687b      	ldr	r3, [r7, #4]
34181984:	681b      	ldr	r3, [r3, #0]
34181986:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
34181988:	697b      	ldr	r3, [r7, #20]
3418198a:	005b      	lsls	r3, r3, #1
3418198c:	2203      	movs	r2, #3
3418198e:	fa02 f303 	lsl.w	r3, r2, r3
34181992:	43db      	mvns	r3, r3
34181994:	693a      	ldr	r2, [r7, #16]
34181996:	4013      	ands	r3, r2
34181998:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * GPIO_MODER_MODE1_Pos));
3418199a:	683b      	ldr	r3, [r7, #0]
3418199c:	685b      	ldr	r3, [r3, #4]
3418199e:	f003 0203 	and.w	r2, r3, #3
341819a2:	697b      	ldr	r3, [r7, #20]
341819a4:	005b      	lsls	r3, r3, #1
341819a6:	fa02 f303 	lsl.w	r3, r2, r3
341819aa:	693a      	ldr	r2, [r7, #16]
341819ac:	4313      	orrs	r3, r2
341819ae:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
341819b0:	687b      	ldr	r3, [r7, #4]
341819b2:	693a      	ldr	r2, [r7, #16]
341819b4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
341819b6:	683b      	ldr	r3, [r7, #0]
341819b8:	685b      	ldr	r3, [r3, #4]
341819ba:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
341819be:	2b00      	cmp	r3, #0
341819c0:	f000 80c2 	beq.w	34181b48 <HAL_GPIO_Init+0x30c>
      {
        temp = EXTI->EXTICR[position >> 2u];
341819c4:	4a69      	ldr	r2, [pc, #420]	@ (34181b6c <HAL_GPIO_Init+0x330>)
341819c6:	697b      	ldr	r3, [r7, #20]
341819c8:	089b      	lsrs	r3, r3, #2
341819ca:	3318      	adds	r3, #24
341819cc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
341819d0:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << ((position & 0x03u) * EXTI_EXTICR1_EXTI1_Pos));
341819d2:	697b      	ldr	r3, [r7, #20]
341819d4:	f003 0303 	and.w	r3, r3, #3
341819d8:	00db      	lsls	r3, r3, #3
341819da:	220f      	movs	r2, #15
341819dc:	fa02 f303 	lsl.w	r3, r2, r3
341819e0:	43db      	mvns	r3, r3
341819e2:	693a      	ldr	r2, [r7, #16]
341819e4:	4013      	ands	r3, r2
341819e6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << ((position & 0x03u) * EXTI_EXTICR1_EXTI1_Pos));
341819e8:	687b      	ldr	r3, [r7, #4]
341819ea:	4a61      	ldr	r2, [pc, #388]	@ (34181b70 <HAL_GPIO_Init+0x334>)
341819ec:	4293      	cmp	r3, r2
341819ee:	d043      	beq.n	34181a78 <HAL_GPIO_Init+0x23c>
341819f0:	687b      	ldr	r3, [r7, #4]
341819f2:	4a60      	ldr	r2, [pc, #384]	@ (34181b74 <HAL_GPIO_Init+0x338>)
341819f4:	4293      	cmp	r3, r2
341819f6:	d03d      	beq.n	34181a74 <HAL_GPIO_Init+0x238>
341819f8:	687b      	ldr	r3, [r7, #4]
341819fa:	4a5f      	ldr	r2, [pc, #380]	@ (34181b78 <HAL_GPIO_Init+0x33c>)
341819fc:	4293      	cmp	r3, r2
341819fe:	d037      	beq.n	34181a70 <HAL_GPIO_Init+0x234>
34181a00:	687b      	ldr	r3, [r7, #4]
34181a02:	4a5e      	ldr	r2, [pc, #376]	@ (34181b7c <HAL_GPIO_Init+0x340>)
34181a04:	4293      	cmp	r3, r2
34181a06:	d031      	beq.n	34181a6c <HAL_GPIO_Init+0x230>
34181a08:	687b      	ldr	r3, [r7, #4]
34181a0a:	4a5d      	ldr	r2, [pc, #372]	@ (34181b80 <HAL_GPIO_Init+0x344>)
34181a0c:	4293      	cmp	r3, r2
34181a0e:	d02b      	beq.n	34181a68 <HAL_GPIO_Init+0x22c>
34181a10:	687b      	ldr	r3, [r7, #4]
34181a12:	4a5c      	ldr	r2, [pc, #368]	@ (34181b84 <HAL_GPIO_Init+0x348>)
34181a14:	4293      	cmp	r3, r2
34181a16:	d025      	beq.n	34181a64 <HAL_GPIO_Init+0x228>
34181a18:	687b      	ldr	r3, [r7, #4]
34181a1a:	4a5b      	ldr	r2, [pc, #364]	@ (34181b88 <HAL_GPIO_Init+0x34c>)
34181a1c:	4293      	cmp	r3, r2
34181a1e:	d01f      	beq.n	34181a60 <HAL_GPIO_Init+0x224>
34181a20:	687b      	ldr	r3, [r7, #4]
34181a22:	4a5a      	ldr	r2, [pc, #360]	@ (34181b8c <HAL_GPIO_Init+0x350>)
34181a24:	4293      	cmp	r3, r2
34181a26:	d019      	beq.n	34181a5c <HAL_GPIO_Init+0x220>
34181a28:	687b      	ldr	r3, [r7, #4]
34181a2a:	4a59      	ldr	r2, [pc, #356]	@ (34181b90 <HAL_GPIO_Init+0x354>)
34181a2c:	4293      	cmp	r3, r2
34181a2e:	d013      	beq.n	34181a58 <HAL_GPIO_Init+0x21c>
34181a30:	687b      	ldr	r3, [r7, #4]
34181a32:	4a58      	ldr	r2, [pc, #352]	@ (34181b94 <HAL_GPIO_Init+0x358>)
34181a34:	4293      	cmp	r3, r2
34181a36:	d00d      	beq.n	34181a54 <HAL_GPIO_Init+0x218>
34181a38:	687b      	ldr	r3, [r7, #4]
34181a3a:	4a57      	ldr	r2, [pc, #348]	@ (34181b98 <HAL_GPIO_Init+0x35c>)
34181a3c:	4293      	cmp	r3, r2
34181a3e:	d007      	beq.n	34181a50 <HAL_GPIO_Init+0x214>
34181a40:	687b      	ldr	r3, [r7, #4]
34181a42:	4a56      	ldr	r2, [pc, #344]	@ (34181b9c <HAL_GPIO_Init+0x360>)
34181a44:	4293      	cmp	r3, r2
34181a46:	d101      	bne.n	34181a4c <HAL_GPIO_Init+0x210>
34181a48:	230b      	movs	r3, #11
34181a4a:	e016      	b.n	34181a7a <HAL_GPIO_Init+0x23e>
34181a4c:	2310      	movs	r3, #16
34181a4e:	e014      	b.n	34181a7a <HAL_GPIO_Init+0x23e>
34181a50:	230a      	movs	r3, #10
34181a52:	e012      	b.n	34181a7a <HAL_GPIO_Init+0x23e>
34181a54:	2309      	movs	r3, #9
34181a56:	e010      	b.n	34181a7a <HAL_GPIO_Init+0x23e>
34181a58:	2308      	movs	r3, #8
34181a5a:	e00e      	b.n	34181a7a <HAL_GPIO_Init+0x23e>
34181a5c:	2307      	movs	r3, #7
34181a5e:	e00c      	b.n	34181a7a <HAL_GPIO_Init+0x23e>
34181a60:	2306      	movs	r3, #6
34181a62:	e00a      	b.n	34181a7a <HAL_GPIO_Init+0x23e>
34181a64:	2305      	movs	r3, #5
34181a66:	e008      	b.n	34181a7a <HAL_GPIO_Init+0x23e>
34181a68:	2304      	movs	r3, #4
34181a6a:	e006      	b.n	34181a7a <HAL_GPIO_Init+0x23e>
34181a6c:	2303      	movs	r3, #3
34181a6e:	e004      	b.n	34181a7a <HAL_GPIO_Init+0x23e>
34181a70:	2302      	movs	r3, #2
34181a72:	e002      	b.n	34181a7a <HAL_GPIO_Init+0x23e>
34181a74:	2301      	movs	r3, #1
34181a76:	e000      	b.n	34181a7a <HAL_GPIO_Init+0x23e>
34181a78:	2300      	movs	r3, #0
34181a7a:	697a      	ldr	r2, [r7, #20]
34181a7c:	f002 0203 	and.w	r2, r2, #3
34181a80:	00d2      	lsls	r2, r2, #3
34181a82:	4093      	lsls	r3, r2
34181a84:	693a      	ldr	r2, [r7, #16]
34181a86:	4313      	orrs	r3, r2
34181a88:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
34181a8a:	4938      	ldr	r1, [pc, #224]	@ (34181b6c <HAL_GPIO_Init+0x330>)
34181a8c:	697b      	ldr	r3, [r7, #20]
34181a8e:	089b      	lsrs	r3, r3, #2
34181a90:	3318      	adds	r3, #24
34181a92:	693a      	ldr	r2, [r7, #16]
34181a94:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
34181a98:	4b34      	ldr	r3, [pc, #208]	@ (34181b6c <HAL_GPIO_Init+0x330>)
34181a9a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
34181a9e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
34181aa0:	68fb      	ldr	r3, [r7, #12]
34181aa2:	43db      	mvns	r3, r3
34181aa4:	693a      	ldr	r2, [r7, #16]
34181aa6:	4013      	ands	r3, r2
34181aa8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
34181aaa:	683b      	ldr	r3, [r7, #0]
34181aac:	685b      	ldr	r3, [r3, #4]
34181aae:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
34181ab2:	2b00      	cmp	r3, #0
34181ab4:	d003      	beq.n	34181abe <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
34181ab6:	693a      	ldr	r2, [r7, #16]
34181ab8:	68fb      	ldr	r3, [r7, #12]
34181aba:	4313      	orrs	r3, r2
34181abc:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
34181abe:	4a2b      	ldr	r2, [pc, #172]	@ (34181b6c <HAL_GPIO_Init+0x330>)
34181ac0:	693b      	ldr	r3, [r7, #16]
34181ac2:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

        temp = EXTI->EMR1;
34181ac6:	4b29      	ldr	r3, [pc, #164]	@ (34181b6c <HAL_GPIO_Init+0x330>)
34181ac8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
34181acc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
34181ace:	68fb      	ldr	r3, [r7, #12]
34181ad0:	43db      	mvns	r3, r3
34181ad2:	693a      	ldr	r2, [r7, #16]
34181ad4:	4013      	ands	r3, r2
34181ad6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
34181ad8:	683b      	ldr	r3, [r7, #0]
34181ada:	685b      	ldr	r3, [r3, #4]
34181adc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
34181ae0:	2b00      	cmp	r3, #0
34181ae2:	d003      	beq.n	34181aec <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
34181ae4:	693a      	ldr	r2, [r7, #16]
34181ae6:	68fb      	ldr	r3, [r7, #12]
34181ae8:	4313      	orrs	r3, r2
34181aea:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
34181aec:	4a1f      	ldr	r2, [pc, #124]	@ (34181b6c <HAL_GPIO_Init+0x330>)
34181aee:	693b      	ldr	r3, [r7, #16]
34181af0:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
34181af4:	4b1d      	ldr	r3, [pc, #116]	@ (34181b6c <HAL_GPIO_Init+0x330>)
34181af6:	681b      	ldr	r3, [r3, #0]
34181af8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
34181afa:	68fb      	ldr	r3, [r7, #12]
34181afc:	43db      	mvns	r3, r3
34181afe:	693a      	ldr	r2, [r7, #16]
34181b00:	4013      	ands	r3, r2
34181b02:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
34181b04:	683b      	ldr	r3, [r7, #0]
34181b06:	685b      	ldr	r3, [r3, #4]
34181b08:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
34181b0c:	2b00      	cmp	r3, #0
34181b0e:	d003      	beq.n	34181b18 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
34181b10:	693a      	ldr	r2, [r7, #16]
34181b12:	68fb      	ldr	r3, [r7, #12]
34181b14:	4313      	orrs	r3, r2
34181b16:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
34181b18:	4a14      	ldr	r2, [pc, #80]	@ (34181b6c <HAL_GPIO_Init+0x330>)
34181b1a:	693b      	ldr	r3, [r7, #16]
34181b1c:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
34181b1e:	4b13      	ldr	r3, [pc, #76]	@ (34181b6c <HAL_GPIO_Init+0x330>)
34181b20:	685b      	ldr	r3, [r3, #4]
34181b22:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
34181b24:	68fb      	ldr	r3, [r7, #12]
34181b26:	43db      	mvns	r3, r3
34181b28:	693a      	ldr	r2, [r7, #16]
34181b2a:	4013      	ands	r3, r2
34181b2c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
34181b2e:	683b      	ldr	r3, [r7, #0]
34181b30:	685b      	ldr	r3, [r3, #4]
34181b32:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
34181b36:	2b00      	cmp	r3, #0
34181b38:	d003      	beq.n	34181b42 <HAL_GPIO_Init+0x306>
        {
          temp |= iocurrent;
34181b3a:	693a      	ldr	r2, [r7, #16]
34181b3c:	68fb      	ldr	r3, [r7, #12]
34181b3e:	4313      	orrs	r3, r2
34181b40:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
34181b42:	4a0a      	ldr	r2, [pc, #40]	@ (34181b6c <HAL_GPIO_Init+0x330>)
34181b44:	693b      	ldr	r3, [r7, #16]
34181b46:	6053      	str	r3, [r2, #4]
      }
    }

    position++;
34181b48:	697b      	ldr	r3, [r7, #20]
34181b4a:	3301      	adds	r3, #1
34181b4c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
34181b4e:	683b      	ldr	r3, [r7, #0]
34181b50:	681a      	ldr	r2, [r3, #0]
34181b52:	697b      	ldr	r3, [r7, #20]
34181b54:	fa22 f303 	lsr.w	r3, r2, r3
34181b58:	2b00      	cmp	r3, #0
34181b5a:	f47f ae77 	bne.w	3418184c <HAL_GPIO_Init+0x10>
  }
}
34181b5e:	bf00      	nop
34181b60:	bf00      	nop
34181b62:	371c      	adds	r7, #28
34181b64:	46bd      	mov	sp, r7
34181b66:	f85d 7b04 	ldr.w	r7, [sp], #4
34181b6a:	4770      	bx	lr
34181b6c:	56025000 	.word	0x56025000
34181b70:	56020000 	.word	0x56020000
34181b74:	56020400 	.word	0x56020400
34181b78:	56020800 	.word	0x56020800
34181b7c:	56020c00 	.word	0x56020c00
34181b80:	56021000 	.word	0x56021000
34181b84:	56021400 	.word	0x56021400
34181b88:	56021800 	.word	0x56021800
34181b8c:	56021c00 	.word	0x56021c00
34181b90:	56023400 	.word	0x56023400
34181b94:	56023800 	.word	0x56023800
34181b98:	56023c00 	.word	0x56023c00
34181b9c:	56024000 	.word	0x56024000

34181ba0 <HAL_PWREx_ConfigSupply>:
  * @note: The power supply configuration is not reset by wakeup from Standby mode and
  *        application reset, but only reset by VDD POR.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply(uint32_t SupplySource)
{
34181ba0:	b580      	push	{r7, lr}
34181ba2:	b084      	sub	sp, #16
34181ba4:	af00      	add	r7, sp, #0
34181ba6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_PWR_SUPPLY(SupplySource));

  /* Set the power supply configuration */
  MODIFY_REG(PWR->CR1, PWR_SUPPLY_CONFIG_MASK, SupplySource);
34181ba8:	4b10      	ldr	r3, [pc, #64]	@ (34181bec <HAL_PWREx_ConfigSupply+0x4c>)
34181baa:	681b      	ldr	r3, [r3, #0]
34181bac:	f023 0204 	bic.w	r2, r3, #4
34181bb0:	490e      	ldr	r1, [pc, #56]	@ (34181bec <HAL_PWREx_ConfigSupply+0x4c>)
34181bb2:	687b      	ldr	r3, [r7, #4]
34181bb4:	4313      	orrs	r3, r2
34181bb6:	600b      	str	r3, [r1, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
34181bb8:	f00a fe8a 	bl	3418c8d0 <HAL_GetTick>
34181bbc:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while ((PWR->VOSCR & PWR_VOSCR_ACTVOSRDY) == 0U)
34181bbe:	e009      	b.n	34181bd4 <HAL_PWREx_ConfigSupply+0x34>
  {
    if ((HAL_GetTick() - tickstart) > PWR_FLAG_SETTING_DELAY)
34181bc0:	f00a fe86 	bl	3418c8d0 <HAL_GetTick>
34181bc4:	4602      	mov	r2, r0
34181bc6:	68fb      	ldr	r3, [r7, #12]
34181bc8:	1ad3      	subs	r3, r2, r3
34181bca:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
34181bce:	d901      	bls.n	34181bd4 <HAL_PWREx_ConfigSupply+0x34>
    {
      return HAL_ERROR;
34181bd0:	2301      	movs	r3, #1
34181bd2:	e006      	b.n	34181be2 <HAL_PWREx_ConfigSupply+0x42>
  while ((PWR->VOSCR & PWR_VOSCR_ACTVOSRDY) == 0U)
34181bd4:	4b05      	ldr	r3, [pc, #20]	@ (34181bec <HAL_PWREx_ConfigSupply+0x4c>)
34181bd6:	6a1b      	ldr	r3, [r3, #32]
34181bd8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
34181bdc:	2b00      	cmp	r3, #0
34181bde:	d0ef      	beq.n	34181bc0 <HAL_PWREx_ConfigSupply+0x20>
    }
  }

  return HAL_OK;
34181be0:	2300      	movs	r3, #0
}
34181be2:	4618      	mov	r0, r3
34181be4:	3710      	adds	r7, #16
34181be6:	46bd      	mov	sp, r7
34181be8:	bd80      	pop	{r7, pc}
34181bea:	bf00      	nop
34181bec:	56024800 	.word	0x56024800

34181bf0 <HAL_PWREx_ConfigVddIORange>:
  * @note   Setting this configuration while VDDIOx is in 3v3 range
  *         damages the device.
  * @retval None.
  */
void HAL_PWREx_ConfigVddIORange(uint32_t VddIOPort, uint32_t VoltageRange)
{
34181bf0:	b480      	push	{r7}
34181bf2:	b083      	sub	sp, #12
34181bf4:	af00      	add	r7, sp, #0
34181bf6:	6078      	str	r0, [r7, #4]
34181bf8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_PWR_VDDIO(VddIOPort));
  assert_param(IS_PWR_VDDIO_RANGE(VoltageRange));

  switch (VddIOPort)
34181bfa:	687b      	ldr	r3, [r7, #4]
34181bfc:	2b04      	cmp	r3, #4
34181bfe:	d83f      	bhi.n	34181c80 <HAL_PWREx_ConfigVddIORange+0x90>
34181c00:	a201      	add	r2, pc, #4	@ (adr r2, 34181c08 <HAL_PWREx_ConfigVddIORange+0x18>)
34181c02:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
34181c06:	bf00      	nop
34181c08:	34181c1d 	.word	0x34181c1d
34181c0c:	34181c31 	.word	0x34181c31
34181c10:	34181c45 	.word	0x34181c45
34181c14:	34181c59 	.word	0x34181c59
34181c18:	34181c6d 	.word	0x34181c6d
  {
    case PWR_VDDIO:
      MODIFY_REG(PWR->SVMCR3, PWR_SVMCR3_VDDIOVRSEL, VoltageRange << PWR_SVMCR3_VDDIOVRSEL_Pos);
34181c1c:	4b1c      	ldr	r3, [pc, #112]	@ (34181c90 <HAL_PWREx_ConfigVddIORange+0xa0>)
34181c1e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
34181c20:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
34181c24:	683b      	ldr	r3, [r7, #0]
34181c26:	061b      	lsls	r3, r3, #24
34181c28:	4919      	ldr	r1, [pc, #100]	@ (34181c90 <HAL_PWREx_ConfigVddIORange+0xa0>)
34181c2a:	4313      	orrs	r3, r2
34181c2c:	63cb      	str	r3, [r1, #60]	@ 0x3c
      break;
34181c2e:	e028      	b.n	34181c82 <HAL_PWREx_ConfigVddIORange+0x92>

    case PWR_VDDIO2:
      MODIFY_REG(PWR->SVMCR3, PWR_SVMCR3_VDDIO2VRSEL, VoltageRange << PWR_SVMCR3_VDDIO2VRSEL_Pos);
34181c30:	4b17      	ldr	r3, [pc, #92]	@ (34181c90 <HAL_PWREx_ConfigVddIORange+0xa0>)
34181c32:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
34181c34:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
34181c38:	683b      	ldr	r3, [r7, #0]
34181c3a:	065b      	lsls	r3, r3, #25
34181c3c:	4914      	ldr	r1, [pc, #80]	@ (34181c90 <HAL_PWREx_ConfigVddIORange+0xa0>)
34181c3e:	4313      	orrs	r3, r2
34181c40:	63cb      	str	r3, [r1, #60]	@ 0x3c
      break;
34181c42:	e01e      	b.n	34181c82 <HAL_PWREx_ConfigVddIORange+0x92>

    case PWR_VDDIO3:
      MODIFY_REG(PWR->SVMCR3, PWR_SVMCR3_VDDIO3VRSEL, VoltageRange << PWR_SVMCR3_VDDIO3VRSEL_Pos);
34181c44:	4b12      	ldr	r3, [pc, #72]	@ (34181c90 <HAL_PWREx_ConfigVddIORange+0xa0>)
34181c46:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
34181c48:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
34181c4c:	683b      	ldr	r3, [r7, #0]
34181c4e:	069b      	lsls	r3, r3, #26
34181c50:	490f      	ldr	r1, [pc, #60]	@ (34181c90 <HAL_PWREx_ConfigVddIORange+0xa0>)
34181c52:	4313      	orrs	r3, r2
34181c54:	63cb      	str	r3, [r1, #60]	@ 0x3c
      break;
34181c56:	e014      	b.n	34181c82 <HAL_PWREx_ConfigVddIORange+0x92>

    case PWR_VDDIO4:
      MODIFY_REG(PWR->SVMCR1, PWR_SVMCR1_VDDIO4VRSEL, VoltageRange << PWR_SVMCR1_VDDIO4VRSEL_Pos);
34181c58:	4b0d      	ldr	r3, [pc, #52]	@ (34181c90 <HAL_PWREx_ConfigVddIORange+0xa0>)
34181c5a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
34181c5c:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
34181c60:	683b      	ldr	r3, [r7, #0]
34181c62:	061b      	lsls	r3, r3, #24
34181c64:	490a      	ldr	r1, [pc, #40]	@ (34181c90 <HAL_PWREx_ConfigVddIORange+0xa0>)
34181c66:	4313      	orrs	r3, r2
34181c68:	634b      	str	r3, [r1, #52]	@ 0x34
      break;
34181c6a:	e00a      	b.n	34181c82 <HAL_PWREx_ConfigVddIORange+0x92>

    case PWR_VDDIO5:
      MODIFY_REG(PWR->SVMCR2, PWR_SVMCR2_VDDIO5VRSEL, VoltageRange << PWR_SVMCR2_VDDIO5VRSEL_Pos);
34181c6c:	4b08      	ldr	r3, [pc, #32]	@ (34181c90 <HAL_PWREx_ConfigVddIORange+0xa0>)
34181c6e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
34181c70:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
34181c74:	683b      	ldr	r3, [r7, #0]
34181c76:	061b      	lsls	r3, r3, #24
34181c78:	4905      	ldr	r1, [pc, #20]	@ (34181c90 <HAL_PWREx_ConfigVddIORange+0xa0>)
34181c7a:	4313      	orrs	r3, r2
34181c7c:	638b      	str	r3, [r1, #56]	@ 0x38
      break;
34181c7e:	e000      	b.n	34181c82 <HAL_PWREx_ConfigVddIORange+0x92>

    default:
      break;
34181c80:	bf00      	nop
  }
}
34181c82:	bf00      	nop
34181c84:	370c      	adds	r7, #12
34181c86:	46bd      	mov	sp, r7
34181c88:	f85d 7b04 	ldr.w	r7, [sp], #4
34181c8c:	4770      	bx	lr
34181c8e:	bf00      	nop
34181c90:	56024800 	.word	0x56024800

34181c94 <HAL_PWREx_EnableVddIO2>:
  * @brief  Enable VDDIO2 supply valid.
  * @note   Setting this bit is mandatory to use PO[5:0] and PP[15:0] I/Os.
  * @retval None.
  */
void HAL_PWREx_EnableVddIO2(void)
{
34181c94:	b480      	push	{r7}
34181c96:	af00      	add	r7, sp, #0
  SET_BIT(PWR->SVMCR3, PWR_SVMCR3_VDDIO2SV);
34181c98:	4b05      	ldr	r3, [pc, #20]	@ (34181cb0 <HAL_PWREx_EnableVddIO2+0x1c>)
34181c9a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
34181c9c:	4a04      	ldr	r2, [pc, #16]	@ (34181cb0 <HAL_PWREx_EnableVddIO2+0x1c>)
34181c9e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
34181ca2:	63d3      	str	r3, [r2, #60]	@ 0x3c
}
34181ca4:	bf00      	nop
34181ca6:	46bd      	mov	sp, r7
34181ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
34181cac:	4770      	bx	lr
34181cae:	bf00      	nop
34181cb0:	56024800 	.word	0x56024800

34181cb4 <HAL_PWREx_EnableVddIO3>:
  * @brief  Enable VDDIO3 supply valid.
  * @note   Setting this bit is mandatory to use PN[12:0] I/Os.
  * @retval None.
  */
void HAL_PWREx_EnableVddIO3(void)
{
34181cb4:	b480      	push	{r7}
34181cb6:	af00      	add	r7, sp, #0
  SET_BIT(PWR->SVMCR3, PWR_SVMCR3_VDDIO3SV);
34181cb8:	4b05      	ldr	r3, [pc, #20]	@ (34181cd0 <HAL_PWREx_EnableVddIO3+0x1c>)
34181cba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
34181cbc:	4a04      	ldr	r2, [pc, #16]	@ (34181cd0 <HAL_PWREx_EnableVddIO3+0x1c>)
34181cbe:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
34181cc2:	63d3      	str	r3, [r2, #60]	@ 0x3c
}
34181cc4:	bf00      	nop
34181cc6:	46bd      	mov	sp, r7
34181cc8:	f85d 7b04 	ldr.w	r7, [sp], #4
34181ccc:	4770      	bx	lr
34181cce:	bf00      	nop
34181cd0:	56024800 	.word	0x56024800

34181cd4 <HAL_PWREx_EnableVddIO4>:
  * @brief  Enable VDDIO4 supply valid.
  * @note   Setting this bit is mandatory to use PB[9,8], PC[12:6], and PD[2] I/Os.
  * @retval None.
  */
void HAL_PWREx_EnableVddIO4(void)
{
34181cd4:	b480      	push	{r7}
34181cd6:	af00      	add	r7, sp, #0
  SET_BIT(PWR->SVMCR1, PWR_SVMCR1_VDDIO4SV);
34181cd8:	4b05      	ldr	r3, [pc, #20]	@ (34181cf0 <HAL_PWREx_EnableVddIO4+0x1c>)
34181cda:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
34181cdc:	4a04      	ldr	r2, [pc, #16]	@ (34181cf0 <HAL_PWREx_EnableVddIO4+0x1c>)
34181cde:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
34181ce2:	6353      	str	r3, [r2, #52]	@ 0x34
}
34181ce4:	bf00      	nop
34181ce6:	46bd      	mov	sp, r7
34181ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
34181cec:	4770      	bx	lr
34181cee:	bf00      	nop
34181cf0:	56024800 	.word	0x56024800

34181cf4 <HAL_PWREx_EnableVddIO5>:
  * @brief  Enable VDDIO5 supply valid.
  * @note   Setting this bit is mandatory to use PN[12:0] I/Os.
  * @retval None.
  */
void HAL_PWREx_EnableVddIO5(void)
{
34181cf4:	b480      	push	{r7}
34181cf6:	af00      	add	r7, sp, #0
  SET_BIT(PWR->SVMCR2, PWR_SVMCR2_VDDIO5SV);
34181cf8:	4b05      	ldr	r3, [pc, #20]	@ (34181d10 <HAL_PWREx_EnableVddIO5+0x1c>)
34181cfa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
34181cfc:	4a04      	ldr	r2, [pc, #16]	@ (34181d10 <HAL_PWREx_EnableVddIO5+0x1c>)
34181cfe:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
34181d02:	6393      	str	r3, [r2, #56]	@ 0x38
}
34181d04:	bf00      	nop
34181d06:	46bd      	mov	sp, r7
34181d08:	f85d 7b04 	ldr.w	r7, [sp], #4
34181d0c:	4770      	bx	lr
34181d0e:	bf00      	nop
34181d10:	56024800 	.word	0x56024800

34181d14 <LL_RCC_HSE_IsReady>:
  * @brief  Check if HSE oscillator Ready
  * @rmtoll SR           HSERDY        LL_RCC_HSE_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSE_IsReady(void)
{
34181d14:	b480      	push	{r7}
34181d16:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->SR, RCC_SR_HSERDY) != 0UL) ? 1UL : 0UL);
34181d18:	4b06      	ldr	r3, [pc, #24]	@ (34181d34 <LL_RCC_HSE_IsReady+0x20>)
34181d1a:	685b      	ldr	r3, [r3, #4]
34181d1c:	f003 0310 	and.w	r3, r3, #16
34181d20:	2b00      	cmp	r3, #0
34181d22:	d001      	beq.n	34181d28 <LL_RCC_HSE_IsReady+0x14>
34181d24:	2301      	movs	r3, #1
34181d26:	e000      	b.n	34181d2a <LL_RCC_HSE_IsReady+0x16>
34181d28:	2300      	movs	r3, #0
}
34181d2a:	4618      	mov	r0, r3
34181d2c:	46bd      	mov	sp, r7
34181d2e:	f85d 7b04 	ldr.w	r7, [sp], #4
34181d32:	4770      	bx	lr
34181d34:	56028000 	.word	0x56028000

34181d38 <LL_RCC_HSI_Enable>:
  * @brief  Enable HSI oscillator
  * @rmtoll CSR          HSIONS        LL_RCC_HSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_Enable(void)
{
34181d38:	b480      	push	{r7}
34181d3a:	af00      	add	r7, sp, #0
  WRITE_REG(RCC->CSR, RCC_CSR_HSIONS);
34181d3c:	4b04      	ldr	r3, [pc, #16]	@ (34181d50 <LL_RCC_HSI_Enable+0x18>)
34181d3e:	2208      	movs	r2, #8
34181d40:	f8c3 2800 	str.w	r2, [r3, #2048]	@ 0x800
}
34181d44:	bf00      	nop
34181d46:	46bd      	mov	sp, r7
34181d48:	f85d 7b04 	ldr.w	r7, [sp], #4
34181d4c:	4770      	bx	lr
34181d4e:	bf00      	nop
34181d50:	56028000 	.word	0x56028000

34181d54 <LL_RCC_HSI_Disable>:
  * @brief  Disable HSI oscillator
  * @rmtoll CCR          HSIONC        LL_RCC_HSI_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_Disable(void)
{
34181d54:	b480      	push	{r7}
34181d56:	af00      	add	r7, sp, #0
  WRITE_REG(RCC->CCR, RCC_CCR_HSIONC);
34181d58:	4b05      	ldr	r3, [pc, #20]	@ (34181d70 <LL_RCC_HSI_Disable+0x1c>)
34181d5a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
34181d5e:	461a      	mov	r2, r3
34181d60:	2308      	movs	r3, #8
34181d62:	6013      	str	r3, [r2, #0]
}
34181d64:	bf00      	nop
34181d66:	46bd      	mov	sp, r7
34181d68:	f85d 7b04 	ldr.w	r7, [sp], #4
34181d6c:	4770      	bx	lr
34181d6e:	bf00      	nop
34181d70:	56028000 	.word	0x56028000

34181d74 <LL_RCC_HSI_IsReady>:
  * @brief  Check if HSI clock is ready
  * @rmtoll SR           HSIRDY        LL_RCC_HSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(void)
{
34181d74:	b480      	push	{r7}
34181d76:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->SR, RCC_SR_HSIRDY) != 0UL) ? 1UL : 0UL);
34181d78:	4b06      	ldr	r3, [pc, #24]	@ (34181d94 <LL_RCC_HSI_IsReady+0x20>)
34181d7a:	685b      	ldr	r3, [r3, #4]
34181d7c:	f003 0308 	and.w	r3, r3, #8
34181d80:	2b00      	cmp	r3, #0
34181d82:	d001      	beq.n	34181d88 <LL_RCC_HSI_IsReady+0x14>
34181d84:	2301      	movs	r3, #1
34181d86:	e000      	b.n	34181d8a <LL_RCC_HSI_IsReady+0x16>
34181d88:	2300      	movs	r3, #0
}
34181d8a:	4618      	mov	r0, r3
34181d8c:	46bd      	mov	sp, r7
34181d8e:	f85d 7b04 	ldr.w	r7, [sp], #4
34181d92:	4770      	bx	lr
34181d94:	56028000 	.word	0x56028000

34181d98 <LL_RCC_HSI_SetDivider>:
  *         @arg @ref LL_RCC_HSI_DIV_4
  *         @arg @ref LL_RCC_HSI_DIV_8
  * @retval None.
  */
__STATIC_INLINE void LL_RCC_HSI_SetDivider(uint32_t Divider)
{
34181d98:	b480      	push	{r7}
34181d9a:	b083      	sub	sp, #12
34181d9c:	af00      	add	r7, sp, #0
34181d9e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->HSICFGR, RCC_HSICFGR_HSIDIV, Divider);
34181da0:	4b06      	ldr	r3, [pc, #24]	@ (34181dbc <LL_RCC_HSI_SetDivider+0x24>)
34181da2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
34181da4:	f423 72c0 	bic.w	r2, r3, #384	@ 0x180
34181da8:	4904      	ldr	r1, [pc, #16]	@ (34181dbc <LL_RCC_HSI_SetDivider+0x24>)
34181daa:	687b      	ldr	r3, [r7, #4]
34181dac:	4313      	orrs	r3, r2
34181dae:	648b      	str	r3, [r1, #72]	@ 0x48
}
34181db0:	bf00      	nop
34181db2:	370c      	adds	r7, #12
34181db4:	46bd      	mov	sp, r7
34181db6:	f85d 7b04 	ldr.w	r7, [sp], #4
34181dba:	4770      	bx	lr
34181dbc:	56028000 	.word	0x56028000

34181dc0 <LL_RCC_HSI_GetDivider>:
  *         @arg @ref LL_RCC_HSI_DIV_2
  *         @arg @ref LL_RCC_HSI_DIV_4
  *         @arg @ref LL_RCC_HSI_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_HSI_GetDivider(void)
{
34181dc0:	b480      	push	{r7}
34181dc2:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->HSICFGR, RCC_HSICFGR_HSIDIV));
34181dc4:	4b04      	ldr	r3, [pc, #16]	@ (34181dd8 <LL_RCC_HSI_GetDivider+0x18>)
34181dc6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
34181dc8:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
}
34181dcc:	4618      	mov	r0, r3
34181dce:	46bd      	mov	sp, r7
34181dd0:	f85d 7b04 	ldr.w	r7, [sp], #4
34181dd4:	4770      	bx	lr
34181dd6:	bf00      	nop
34181dd8:	56028000 	.word	0x56028000

34181ddc <LL_RCC_HSI_SetCalibTrimming>:
  * @rmtoll HSICFGR      HSITRIM       LL_RCC_HSI_SetCalibTrimming
  * @param  Value This parameter can be a value between 0 and 63
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_SetCalibTrimming(uint32_t Value)
{
34181ddc:	b480      	push	{r7}
34181dde:	b083      	sub	sp, #12
34181de0:	af00      	add	r7, sp, #0
34181de2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->HSICFGR, RCC_HSICFGR_HSITRIM, Value << RCC_HSICFGR_HSITRIM_Pos);
34181de4:	4b07      	ldr	r3, [pc, #28]	@ (34181e04 <LL_RCC_HSI_SetCalibTrimming+0x28>)
34181de6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
34181de8:	f423 02fe 	bic.w	r2, r3, #8323072	@ 0x7f0000
34181dec:	687b      	ldr	r3, [r7, #4]
34181dee:	041b      	lsls	r3, r3, #16
34181df0:	4904      	ldr	r1, [pc, #16]	@ (34181e04 <LL_RCC_HSI_SetCalibTrimming+0x28>)
34181df2:	4313      	orrs	r3, r2
34181df4:	648b      	str	r3, [r1, #72]	@ 0x48
}
34181df6:	bf00      	nop
34181df8:	370c      	adds	r7, #12
34181dfa:	46bd      	mov	sp, r7
34181dfc:	f85d 7b04 	ldr.w	r7, [sp], #4
34181e00:	4770      	bx	lr
34181e02:	bf00      	nop
34181e04:	56028000 	.word	0x56028000

34181e08 <LL_RCC_MSI_Enable>:
  * @brief  Enable MSI oscillator
  * @rmtoll CSR          MSIONS        LL_RCC_MSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_Enable(void)
{
34181e08:	b480      	push	{r7}
34181e0a:	af00      	add	r7, sp, #0
  WRITE_REG(RCC->CSR, RCC_CSR_MSIONS);
34181e0c:	4b04      	ldr	r3, [pc, #16]	@ (34181e20 <LL_RCC_MSI_Enable+0x18>)
34181e0e:	2204      	movs	r2, #4
34181e10:	f8c3 2800 	str.w	r2, [r3, #2048]	@ 0x800
}
34181e14:	bf00      	nop
34181e16:	46bd      	mov	sp, r7
34181e18:	f85d 7b04 	ldr.w	r7, [sp], #4
34181e1c:	4770      	bx	lr
34181e1e:	bf00      	nop
34181e20:	56028000 	.word	0x56028000

34181e24 <LL_RCC_MSI_Disable>:
  * @brief  Disable MSI oscillator
  * @rmtoll CCR          MSIONC        LL_RCC_MSI_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_Disable(void)
{
34181e24:	b480      	push	{r7}
34181e26:	af00      	add	r7, sp, #0
  WRITE_REG(RCC->CCR, RCC_CCR_MSIONC);
34181e28:	4b05      	ldr	r3, [pc, #20]	@ (34181e40 <LL_RCC_MSI_Disable+0x1c>)
34181e2a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
34181e2e:	461a      	mov	r2, r3
34181e30:	2304      	movs	r3, #4
34181e32:	6013      	str	r3, [r2, #0]
}
34181e34:	bf00      	nop
34181e36:	46bd      	mov	sp, r7
34181e38:	f85d 7b04 	ldr.w	r7, [sp], #4
34181e3c:	4770      	bx	lr
34181e3e:	bf00      	nop
34181e40:	56028000 	.word	0x56028000

34181e44 <LL_RCC_MSI_IsReady>:
  * @brief  Check if MSI clock is ready
  * @rmtoll SR           MSIRDY        LL_RCC_MSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_MSI_IsReady(void)
{
34181e44:	b480      	push	{r7}
34181e46:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->SR, RCC_SR_MSIRDY) != 0UL) ? 1UL : 0UL);
34181e48:	4b06      	ldr	r3, [pc, #24]	@ (34181e64 <LL_RCC_MSI_IsReady+0x20>)
34181e4a:	685b      	ldr	r3, [r3, #4]
34181e4c:	f003 0304 	and.w	r3, r3, #4
34181e50:	2b00      	cmp	r3, #0
34181e52:	d001      	beq.n	34181e58 <LL_RCC_MSI_IsReady+0x14>
34181e54:	2301      	movs	r3, #1
34181e56:	e000      	b.n	34181e5a <LL_RCC_MSI_IsReady+0x16>
34181e58:	2300      	movs	r3, #0
}
34181e5a:	4618      	mov	r0, r3
34181e5c:	46bd      	mov	sp, r7
34181e5e:	f85d 7b04 	ldr.w	r7, [sp], #4
34181e62:	4770      	bx	lr
34181e64:	56028000 	.word	0x56028000

34181e68 <LL_RCC_MSI_SetFrequency>:
  *         @arg @ref LL_RCC_MSI_FREQ_4MHZ
  *         @arg @ref LL_RCC_MSI_FREQ_16MHZ
  * @retval None.
  */
__STATIC_INLINE void LL_RCC_MSI_SetFrequency(uint32_t Value)
{
34181e68:	b480      	push	{r7}
34181e6a:	b083      	sub	sp, #12
34181e6c:	af00      	add	r7, sp, #0
34181e6e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->MSICFGR, RCC_MSICFGR_MSIFREQSEL, Value);
34181e70:	4b06      	ldr	r3, [pc, #24]	@ (34181e8c <LL_RCC_MSI_SetFrequency+0x24>)
34181e72:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
34181e74:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
34181e78:	4904      	ldr	r1, [pc, #16]	@ (34181e8c <LL_RCC_MSI_SetFrequency+0x24>)
34181e7a:	687b      	ldr	r3, [r7, #4]
34181e7c:	4313      	orrs	r3, r2
34181e7e:	644b      	str	r3, [r1, #68]	@ 0x44
}
34181e80:	bf00      	nop
34181e82:	370c      	adds	r7, #12
34181e84:	46bd      	mov	sp, r7
34181e86:	f85d 7b04 	ldr.w	r7, [sp], #4
34181e8a:	4770      	bx	lr
34181e8c:	56028000 	.word	0x56028000

34181e90 <LL_RCC_MSI_SetCalibTrimming>:
  * @rmtoll MSICFGR      MSITRIM       LL_RCC_MSI_SetCalibTrimming
  * @param  Value can be a value between 0 and 31
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_SetCalibTrimming(uint32_t Value)
{
34181e90:	b480      	push	{r7}
34181e92:	b083      	sub	sp, #12
34181e94:	af00      	add	r7, sp, #0
34181e96:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->MSICFGR, RCC_MSICFGR_MSITRIM, Value << RCC_MSICFGR_MSITRIM_Pos);
34181e98:	4b07      	ldr	r3, [pc, #28]	@ (34181eb8 <LL_RCC_MSI_SetCalibTrimming+0x28>)
34181e9a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
34181e9c:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
34181ea0:	687b      	ldr	r3, [r7, #4]
34181ea2:	041b      	lsls	r3, r3, #16
34181ea4:	4904      	ldr	r1, [pc, #16]	@ (34181eb8 <LL_RCC_MSI_SetCalibTrimming+0x28>)
34181ea6:	4313      	orrs	r3, r2
34181ea8:	644b      	str	r3, [r1, #68]	@ 0x44
}
34181eaa:	bf00      	nop
34181eac:	370c      	adds	r7, #12
34181eae:	46bd      	mov	sp, r7
34181eb0:	f85d 7b04 	ldr.w	r7, [sp], #4
34181eb4:	4770      	bx	lr
34181eb6:	bf00      	nop
34181eb8:	56028000 	.word	0x56028000

34181ebc <LL_RCC_LSE_IsReady>:
  * @brief  Check if LSE oscillator Ready
  * @rmtoll SR           LSERDY        LL_RCC_LSE_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_LSE_IsReady(void)
{
34181ebc:	b480      	push	{r7}
34181ebe:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->SR, RCC_SR_LSERDY) != 0UL) ? 1UL : 0UL);
34181ec0:	4b06      	ldr	r3, [pc, #24]	@ (34181edc <LL_RCC_LSE_IsReady+0x20>)
34181ec2:	685b      	ldr	r3, [r3, #4]
34181ec4:	f003 0302 	and.w	r3, r3, #2
34181ec8:	2b00      	cmp	r3, #0
34181eca:	d001      	beq.n	34181ed0 <LL_RCC_LSE_IsReady+0x14>
34181ecc:	2301      	movs	r3, #1
34181ece:	e000      	b.n	34181ed2 <LL_RCC_LSE_IsReady+0x16>
34181ed0:	2300      	movs	r3, #0
}
34181ed2:	4618      	mov	r0, r3
34181ed4:	46bd      	mov	sp, r7
34181ed6:	f85d 7b04 	ldr.w	r7, [sp], #4
34181eda:	4770      	bx	lr
34181edc:	56028000 	.word	0x56028000

34181ee0 <LL_RCC_LSI_Enable>:
  * @brief  Enable LSI Oscillator
  * @rmtoll CSR          LSIONS        LL_RCC_LSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI_Enable(void)
{
34181ee0:	b480      	push	{r7}
34181ee2:	af00      	add	r7, sp, #0
  WRITE_REG(RCC->CSR, RCC_CSR_LSIONS);
34181ee4:	4b04      	ldr	r3, [pc, #16]	@ (34181ef8 <LL_RCC_LSI_Enable+0x18>)
34181ee6:	2201      	movs	r2, #1
34181ee8:	f8c3 2800 	str.w	r2, [r3, #2048]	@ 0x800
}
34181eec:	bf00      	nop
34181eee:	46bd      	mov	sp, r7
34181ef0:	f85d 7b04 	ldr.w	r7, [sp], #4
34181ef4:	4770      	bx	lr
34181ef6:	bf00      	nop
34181ef8:	56028000 	.word	0x56028000

34181efc <LL_RCC_LSI_Disable>:
  * @brief  Disable LSI Oscillator
  * @rmtoll CCR          LSIONC        LL_RCC_LSI_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI_Disable(void)
{
34181efc:	b480      	push	{r7}
34181efe:	af00      	add	r7, sp, #0
  WRITE_REG(RCC->CCR, RCC_CCR_LSIONC);
34181f00:	4b05      	ldr	r3, [pc, #20]	@ (34181f18 <LL_RCC_LSI_Disable+0x1c>)
34181f02:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
34181f06:	461a      	mov	r2, r3
34181f08:	2301      	movs	r3, #1
34181f0a:	6013      	str	r3, [r2, #0]
}
34181f0c:	bf00      	nop
34181f0e:	46bd      	mov	sp, r7
34181f10:	f85d 7b04 	ldr.w	r7, [sp], #4
34181f14:	4770      	bx	lr
34181f16:	bf00      	nop
34181f18:	56028000 	.word	0x56028000

34181f1c <LL_RCC_LSI_IsReady>:
  * @brief  Check if LSI is Ready
  * @rmtoll SR           LSIRDY        LL_RCC_LSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_LSI_IsReady(void)
{
34181f1c:	b480      	push	{r7}
34181f1e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->SR, RCC_SR_LSIRDY) != 0UL) ? 1UL : 0UL);
34181f20:	4b04      	ldr	r3, [pc, #16]	@ (34181f34 <LL_RCC_LSI_IsReady+0x18>)
34181f22:	685b      	ldr	r3, [r3, #4]
34181f24:	f003 0301 	and.w	r3, r3, #1
}
34181f28:	4618      	mov	r0, r3
34181f2a:	46bd      	mov	sp, r7
34181f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
34181f30:	4770      	bx	lr
34181f32:	bf00      	nop
34181f34:	56028000 	.word	0x56028000

34181f38 <LL_RCC_GetCpuClkSource>:
  *         @arg @ref LL_RCC_CPU_CLKSOURCE_STATUS_MSI
  *         @arg @ref LL_RCC_CPU_CLKSOURCE_STATUS_HSE
  *         @arg @ref LL_RCC_CPU_CLKSOURCE_STATUS_IC1
  */
__STATIC_INLINE uint32_t LL_RCC_GetCpuClkSource(void)
{
34181f38:	b480      	push	{r7}
34181f3a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR1, RCC_CFGR1_CPUSWS));
34181f3c:	4b04      	ldr	r3, [pc, #16]	@ (34181f50 <LL_RCC_GetCpuClkSource+0x18>)
34181f3e:	6a1b      	ldr	r3, [r3, #32]
34181f40:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
}
34181f44:	4618      	mov	r0, r3
34181f46:	46bd      	mov	sp, r7
34181f48:	f85d 7b04 	ldr.w	r7, [sp], #4
34181f4c:	4770      	bx	lr
34181f4e:	bf00      	nop
34181f50:	56028000 	.word	0x56028000

34181f54 <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_MSI
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_IC2_IC6_IC11
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
34181f54:	b480      	push	{r7}
34181f56:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR1, RCC_CFGR1_SYSSWS));
34181f58:	4b04      	ldr	r3, [pc, #16]	@ (34181f6c <LL_RCC_GetSysClkSource+0x18>)
34181f5a:	6a1b      	ldr	r3, [r3, #32]
34181f5c:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
}
34181f60:	4618      	mov	r0, r3
34181f62:	46bd      	mov	sp, r7
34181f64:	f85d 7b04 	ldr.w	r7, [sp], #4
34181f68:	4770      	bx	lr
34181f6a:	bf00      	nop
34181f6c:	56028000 	.word	0x56028000

34181f70 <LL_RCC_PLL1_GetSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_MSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  *         @arg @ref LL_RCC_PLLSOURCE_I2S_CKIN
  */
__STATIC_INLINE uint32_t LL_RCC_PLL1_GetSource(void)
{
34181f70:	b480      	push	{r7}
34181f72:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLL1CFGR1, RCC_PLL1CFGR1_PLL1SEL));
34181f74:	4b04      	ldr	r3, [pc, #16]	@ (34181f88 <LL_RCC_PLL1_GetSource+0x18>)
34181f76:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
34181f7a:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
}
34181f7e:	4618      	mov	r0, r3
34181f80:	46bd      	mov	sp, r7
34181f82:	f85d 7b04 	ldr.w	r7, [sp], #4
34181f86:	4770      	bx	lr
34181f88:	56028000 	.word	0x56028000

34181f8c <LL_RCC_PLL1_IsReady>:
  * @brief  Check if PLL1 Ready
  * @rmtoll SR           PLL1RDY         LL_RCC_PLL1_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL1_IsReady(void)
{
34181f8c:	b480      	push	{r7}
34181f8e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->SR, RCC_SR_PLL1RDY) == (RCC_SR_PLL1RDY)) ? 1UL : 0UL);
34181f90:	4b07      	ldr	r3, [pc, #28]	@ (34181fb0 <LL_RCC_PLL1_IsReady+0x24>)
34181f92:	685b      	ldr	r3, [r3, #4]
34181f94:	f403 7380 	and.w	r3, r3, #256	@ 0x100
34181f98:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
34181f9c:	d101      	bne.n	34181fa2 <LL_RCC_PLL1_IsReady+0x16>
34181f9e:	2301      	movs	r3, #1
34181fa0:	e000      	b.n	34181fa4 <LL_RCC_PLL1_IsReady+0x18>
34181fa2:	2300      	movs	r3, #0
}
34181fa4:	4618      	mov	r0, r3
34181fa6:	46bd      	mov	sp, r7
34181fa8:	f85d 7b04 	ldr.w	r7, [sp], #4
34181fac:	4770      	bx	lr
34181fae:	bf00      	nop
34181fb0:	56028000 	.word	0x56028000

34181fb4 <LL_RCC_PLL1_IsEnabledBypass>:
  * @brief  Check if PLL1 bypass is enabled
  * @rmtoll PLL1CFGR1    PLL1BYP         LL_RCC_PLL1_IsEnabledBypass
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL1_IsEnabledBypass(void)
{
34181fb4:	b480      	push	{r7}
34181fb6:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->PLL1CFGR1, RCC_PLL1CFGR1_PLL1BYP) == RCC_PLL1CFGR1_PLL1BYP) ? 1UL : 0UL);
34181fb8:	4b07      	ldr	r3, [pc, #28]	@ (34181fd8 <LL_RCC_PLL1_IsEnabledBypass+0x24>)
34181fba:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
34181fbe:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
34181fc2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
34181fc6:	d101      	bne.n	34181fcc <LL_RCC_PLL1_IsEnabledBypass+0x18>
34181fc8:	2301      	movs	r3, #1
34181fca:	e000      	b.n	34181fce <LL_RCC_PLL1_IsEnabledBypass+0x1a>
34181fcc:	2300      	movs	r3, #0
}
34181fce:	4618      	mov	r0, r3
34181fd0:	46bd      	mov	sp, r7
34181fd2:	f85d 7b04 	ldr.w	r7, [sp], #4
34181fd6:	4770      	bx	lr
34181fd8:	56028000 	.word	0x56028000

34181fdc <LL_RCC_PLL2_GetSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_MSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  *         @arg @ref LL_RCC_PLLSOURCE_I2S_CKIN
  */
__STATIC_INLINE uint32_t LL_RCC_PLL2_GetSource(void)
{
34181fdc:	b480      	push	{r7}
34181fde:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLL2CFGR1, RCC_PLL2CFGR1_PLL2SEL));
34181fe0:	4b04      	ldr	r3, [pc, #16]	@ (34181ff4 <LL_RCC_PLL2_GetSource+0x18>)
34181fe2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
34181fe6:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
}
34181fea:	4618      	mov	r0, r3
34181fec:	46bd      	mov	sp, r7
34181fee:	f85d 7b04 	ldr.w	r7, [sp], #4
34181ff2:	4770      	bx	lr
34181ff4:	56028000 	.word	0x56028000

34181ff8 <LL_RCC_PLL2_IsReady>:
  * @brief  Check if PLL2 Ready
  * @rmtoll SR           PLL2RDY         LL_RCC_PLL2_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL2_IsReady(void)
{
34181ff8:	b480      	push	{r7}
34181ffa:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->SR, RCC_SR_PLL2RDY) == (RCC_SR_PLL2RDY)) ? 1UL : 0UL);
34181ffc:	4b07      	ldr	r3, [pc, #28]	@ (3418201c <LL_RCC_PLL2_IsReady+0x24>)
34181ffe:	685b      	ldr	r3, [r3, #4]
34182000:	f403 7300 	and.w	r3, r3, #512	@ 0x200
34182004:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
34182008:	d101      	bne.n	3418200e <LL_RCC_PLL2_IsReady+0x16>
3418200a:	2301      	movs	r3, #1
3418200c:	e000      	b.n	34182010 <LL_RCC_PLL2_IsReady+0x18>
3418200e:	2300      	movs	r3, #0
}
34182010:	4618      	mov	r0, r3
34182012:	46bd      	mov	sp, r7
34182014:	f85d 7b04 	ldr.w	r7, [sp], #4
34182018:	4770      	bx	lr
3418201a:	bf00      	nop
3418201c:	56028000 	.word	0x56028000

34182020 <LL_RCC_PLL2_IsEnabledBypass>:
  * @brief  Check if PLL2 bypass is enabled
  * @rmtoll PLL2CFGR1    PLL2BYP         LL_RCC_PLL2_IsEnabledBypass
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL2_IsEnabledBypass(void)
{
34182020:	b480      	push	{r7}
34182022:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->PLL2CFGR1, RCC_PLL2CFGR1_PLL2BYP) == RCC_PLL2CFGR1_PLL2BYP) ? 1UL : 0UL);
34182024:	4b07      	ldr	r3, [pc, #28]	@ (34182044 <LL_RCC_PLL2_IsEnabledBypass+0x24>)
34182026:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
3418202a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
3418202e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
34182032:	d101      	bne.n	34182038 <LL_RCC_PLL2_IsEnabledBypass+0x18>
34182034:	2301      	movs	r3, #1
34182036:	e000      	b.n	3418203a <LL_RCC_PLL2_IsEnabledBypass+0x1a>
34182038:	2300      	movs	r3, #0
}
3418203a:	4618      	mov	r0, r3
3418203c:	46bd      	mov	sp, r7
3418203e:	f85d 7b04 	ldr.w	r7, [sp], #4
34182042:	4770      	bx	lr
34182044:	56028000 	.word	0x56028000

34182048 <LL_RCC_PLL3_GetSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_MSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  *         @arg @ref LL_RCC_PLLSOURCE_I2S_CKIN
  */
__STATIC_INLINE uint32_t LL_RCC_PLL3_GetSource(void)
{
34182048:	b480      	push	{r7}
3418204a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLL3CFGR1, RCC_PLL3CFGR1_PLL3SEL));
3418204c:	4b04      	ldr	r3, [pc, #16]	@ (34182060 <LL_RCC_PLL3_GetSource+0x18>)
3418204e:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
34182052:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
}
34182056:	4618      	mov	r0, r3
34182058:	46bd      	mov	sp, r7
3418205a:	f85d 7b04 	ldr.w	r7, [sp], #4
3418205e:	4770      	bx	lr
34182060:	56028000 	.word	0x56028000

34182064 <LL_RCC_PLL3_IsReady>:
  * @brief  Check if PLL3 Ready
  * @rmtoll SR           PLL3RDY         LL_RCC_PLL3_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL3_IsReady(void)
{
34182064:	b480      	push	{r7}
34182066:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->SR, RCC_SR_PLL3RDY) == (RCC_SR_PLL3RDY)) ? 1UL : 0UL);
34182068:	4b07      	ldr	r3, [pc, #28]	@ (34182088 <LL_RCC_PLL3_IsReady+0x24>)
3418206a:	685b      	ldr	r3, [r3, #4]
3418206c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
34182070:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
34182074:	d101      	bne.n	3418207a <LL_RCC_PLL3_IsReady+0x16>
34182076:	2301      	movs	r3, #1
34182078:	e000      	b.n	3418207c <LL_RCC_PLL3_IsReady+0x18>
3418207a:	2300      	movs	r3, #0
}
3418207c:	4618      	mov	r0, r3
3418207e:	46bd      	mov	sp, r7
34182080:	f85d 7b04 	ldr.w	r7, [sp], #4
34182084:	4770      	bx	lr
34182086:	bf00      	nop
34182088:	56028000 	.word	0x56028000

3418208c <LL_RCC_PLL3_IsEnabledBypass>:
  * @brief  Check if PLL3 bypass is enabled
  * @rmtoll PLL3CFGR1    PLL3BYP         LL_RCC_PLL3_IsEnabledBypass
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL3_IsEnabledBypass(void)
{
3418208c:	b480      	push	{r7}
3418208e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->PLL3CFGR1, RCC_PLL3CFGR1_PLL3BYP) == RCC_PLL3CFGR1_PLL3BYP) ? 1UL : 0UL);
34182090:	4b07      	ldr	r3, [pc, #28]	@ (341820b0 <LL_RCC_PLL3_IsEnabledBypass+0x24>)
34182092:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
34182096:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
3418209a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
3418209e:	d101      	bne.n	341820a4 <LL_RCC_PLL3_IsEnabledBypass+0x18>
341820a0:	2301      	movs	r3, #1
341820a2:	e000      	b.n	341820a6 <LL_RCC_PLL3_IsEnabledBypass+0x1a>
341820a4:	2300      	movs	r3, #0
}
341820a6:	4618      	mov	r0, r3
341820a8:	46bd      	mov	sp, r7
341820aa:	f85d 7b04 	ldr.w	r7, [sp], #4
341820ae:	4770      	bx	lr
341820b0:	56028000 	.word	0x56028000

341820b4 <LL_RCC_PLL4_GetSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_MSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  *         @arg @ref LL_RCC_PLLSOURCE_I2S_CKIN
  */
__STATIC_INLINE uint32_t LL_RCC_PLL4_GetSource(void)
{
341820b4:	b480      	push	{r7}
341820b6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLL4CFGR1, RCC_PLL4CFGR1_PLL4SEL));
341820b8:	4b04      	ldr	r3, [pc, #16]	@ (341820cc <LL_RCC_PLL4_GetSource+0x18>)
341820ba:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
341820be:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
}
341820c2:	4618      	mov	r0, r3
341820c4:	46bd      	mov	sp, r7
341820c6:	f85d 7b04 	ldr.w	r7, [sp], #4
341820ca:	4770      	bx	lr
341820cc:	56028000 	.word	0x56028000

341820d0 <LL_RCC_PLL4_IsReady>:
  * @brief  Check if PLL4 Ready
  * @rmtoll SR           PLL4RDY         LL_RCC_PLL4_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL4_IsReady(void)
{
341820d0:	b480      	push	{r7}
341820d2:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->SR, RCC_SR_PLL4RDY) == (RCC_SR_PLL4RDY)) ? 1UL : 0UL);
341820d4:	4b07      	ldr	r3, [pc, #28]	@ (341820f4 <LL_RCC_PLL4_IsReady+0x24>)
341820d6:	685b      	ldr	r3, [r3, #4]
341820d8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
341820dc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
341820e0:	d101      	bne.n	341820e6 <LL_RCC_PLL4_IsReady+0x16>
341820e2:	2301      	movs	r3, #1
341820e4:	e000      	b.n	341820e8 <LL_RCC_PLL4_IsReady+0x18>
341820e6:	2300      	movs	r3, #0
}
341820e8:	4618      	mov	r0, r3
341820ea:	46bd      	mov	sp, r7
341820ec:	f85d 7b04 	ldr.w	r7, [sp], #4
341820f0:	4770      	bx	lr
341820f2:	bf00      	nop
341820f4:	56028000 	.word	0x56028000

341820f8 <LL_RCC_PLL4_IsEnabledBypass>:
  * @brief  Check if PLL4 bypass is enabled
  * @rmtoll PLL4CFGR1    PLL4BYP         LL_RCC_PLL4_IsEnabledBypass
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL4_IsEnabledBypass(void)
{
341820f8:	b480      	push	{r7}
341820fa:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->PLL4CFGR1, RCC_PLL4CFGR1_PLL4BYP) == RCC_PLL4CFGR1_PLL4BYP) ? 1UL : 0UL);
341820fc:	4b07      	ldr	r3, [pc, #28]	@ (3418211c <LL_RCC_PLL4_IsEnabledBypass+0x24>)
341820fe:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
34182102:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
34182106:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
3418210a:	d101      	bne.n	34182110 <LL_RCC_PLL4_IsEnabledBypass+0x18>
3418210c:	2301      	movs	r3, #1
3418210e:	e000      	b.n	34182112 <LL_RCC_PLL4_IsEnabledBypass+0x1a>
34182110:	2300      	movs	r3, #0
}
34182112:	4618      	mov	r0, r3
34182114:	46bd      	mov	sp, r7
34182116:	f85d 7b04 	ldr.w	r7, [sp], #4
3418211a:	4770      	bx	lr
3418211c:	56028000 	.word	0x56028000

34182120 <LL_RCC_IC1_Enable>:
  * @brief  Enable IC1
  * @rmtoll DIVENSR      IC1ENS        LL_RCC_IC1_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_IC1_Enable(void)
{
34182120:	b480      	push	{r7}
34182122:	af00      	add	r7, sp, #0
  WRITE_REG(RCC->DIVENSR, RCC_DIVENSR_IC1ENS);
34182124:	4b04      	ldr	r3, [pc, #16]	@ (34182138 <LL_RCC_IC1_Enable+0x18>)
34182126:	2201      	movs	r2, #1
34182128:	f8c3 2a40 	str.w	r2, [r3, #2624]	@ 0xa40
}
3418212c:	bf00      	nop
3418212e:	46bd      	mov	sp, r7
34182130:	f85d 7b04 	ldr.w	r7, [sp], #4
34182134:	4770      	bx	lr
34182136:	bf00      	nop
34182138:	56028000 	.word	0x56028000

3418213c <LL_RCC_IC1_GetSource>:
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL2
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL3
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL4
  */
__STATIC_INLINE uint32_t LL_RCC_IC1_GetSource(void)
{
3418213c:	b480      	push	{r7}
3418213e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->IC1CFGR, RCC_IC1CFGR_IC1SEL));
34182140:	4b04      	ldr	r3, [pc, #16]	@ (34182154 <LL_RCC_IC1_GetSource+0x18>)
34182142:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
34182146:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
}
3418214a:	4618      	mov	r0, r3
3418214c:	46bd      	mov	sp, r7
3418214e:	f85d 7b04 	ldr.w	r7, [sp], #4
34182152:	4770      	bx	lr
34182154:	56028000 	.word	0x56028000

34182158 <LL_RCC_IC1_GetDivider>:
  * @brief  Get IC1 divider
  * @rmtoll IC1CFGR      IC1INT        LL_RCC_IC1_GetDivider
  * @retval can be a value between 1 and 256.
  */
__STATIC_INLINE uint32_t LL_RCC_IC1_GetDivider(void)
{
34182158:	b480      	push	{r7}
3418215a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->IC1CFGR, RCC_IC1CFGR_IC1INT) >> RCC_IC1CFGR_IC1INT_Pos) + 1UL);
3418215c:	4b05      	ldr	r3, [pc, #20]	@ (34182174 <LL_RCC_IC1_GetDivider+0x1c>)
3418215e:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
34182162:	0c1b      	lsrs	r3, r3, #16
34182164:	b2db      	uxtb	r3, r3
34182166:	3301      	adds	r3, #1
}
34182168:	4618      	mov	r0, r3
3418216a:	46bd      	mov	sp, r7
3418216c:	f85d 7b04 	ldr.w	r7, [sp], #4
34182170:	4770      	bx	lr
34182172:	bf00      	nop
34182174:	56028000 	.word	0x56028000

34182178 <LL_RCC_IC2_GetSource>:
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL2
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL3
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL4
  */
__STATIC_INLINE uint32_t LL_RCC_IC2_GetSource(void)
{
34182178:	b480      	push	{r7}
3418217a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->IC2CFGR, RCC_IC2CFGR_IC2SEL));
3418217c:	4b04      	ldr	r3, [pc, #16]	@ (34182190 <LL_RCC_IC2_GetSource+0x18>)
3418217e:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
34182182:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
}
34182186:	4618      	mov	r0, r3
34182188:	46bd      	mov	sp, r7
3418218a:	f85d 7b04 	ldr.w	r7, [sp], #4
3418218e:	4770      	bx	lr
34182190:	56028000 	.word	0x56028000

34182194 <LL_RCC_IC2_GetDivider>:
  * @brief  Get IC2 divider
  * @rmtoll IC2CFGR      IC2INT        LL_RCC_IC2_GetDivider
  * @retval can be a value between 1 and 256.
  */
__STATIC_INLINE uint32_t LL_RCC_IC2_GetDivider(void)
{
34182194:	b480      	push	{r7}
34182196:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->IC2CFGR, RCC_IC2CFGR_IC2INT) >> RCC_IC2CFGR_IC2INT_Pos) + 1UL);
34182198:	4b05      	ldr	r3, [pc, #20]	@ (341821b0 <LL_RCC_IC2_GetDivider+0x1c>)
3418219a:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
3418219e:	0c1b      	lsrs	r3, r3, #16
341821a0:	b2db      	uxtb	r3, r3
341821a2:	3301      	adds	r3, #1
}
341821a4:	4618      	mov	r0, r3
341821a6:	46bd      	mov	sp, r7
341821a8:	f85d 7b04 	ldr.w	r7, [sp], #4
341821ac:	4770      	bx	lr
341821ae:	bf00      	nop
341821b0:	56028000 	.word	0x56028000

341821b4 <LL_RCC_IC6_GetSource>:
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL2
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL3
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL4
  */
__STATIC_INLINE uint32_t LL_RCC_IC6_GetSource(void)
{
341821b4:	b480      	push	{r7}
341821b6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->IC6CFGR, RCC_IC6CFGR_IC6SEL));
341821b8:	4b04      	ldr	r3, [pc, #16]	@ (341821cc <LL_RCC_IC6_GetSource+0x18>)
341821ba:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
341821be:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
}
341821c2:	4618      	mov	r0, r3
341821c4:	46bd      	mov	sp, r7
341821c6:	f85d 7b04 	ldr.w	r7, [sp], #4
341821ca:	4770      	bx	lr
341821cc:	56028000 	.word	0x56028000

341821d0 <LL_RCC_IC11_GetSource>:
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL2
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL3
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL4
  */
__STATIC_INLINE uint32_t LL_RCC_IC11_GetSource(void)
{
341821d0:	b480      	push	{r7}
341821d2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->IC11CFGR, RCC_IC11CFGR_IC11SEL));
341821d4:	4b04      	ldr	r3, [pc, #16]	@ (341821e8 <LL_RCC_IC11_GetSource+0x18>)
341821d6:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
341821da:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
}
341821de:	4618      	mov	r0, r3
341821e0:	46bd      	mov	sp, r7
341821e2:	f85d 7b04 	ldr.w	r7, [sp], #4
341821e6:	4770      	bx	lr
341821e8:	56028000 	.word	0x56028000

341821ec <HAL_RCC_OscConfig>:
  * @note   This function activates HSE but does not wait for the startup time defined in the datasheet.
  *         This must be ensured by the application when the HSE is selected as PLL source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *pRCC_OscInitStruct)
{
341821ec:	b580      	push	{r7, lr}
341821ee:	b0a2      	sub	sp, #136	@ 0x88
341821f0:	af00      	add	r7, sp, #0
341821f2:	6078      	str	r0, [r7, #4]
  uint32_t pll3src;
  uint32_t pll4src;
  uint32_t rccsr;

  /* Check Null pointer */
  if (pRCC_OscInitStruct == NULL)
341821f4:	687b      	ldr	r3, [r7, #4]
341821f6:	2b00      	cmp	r3, #0
341821f8:	d101      	bne.n	341821fe <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
341821fa:	2301      	movs	r3, #1
341821fc:	e3d1      	b.n	341829a2 <HAL_RCC_OscConfig+0x7b6>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(pRCC_OscInitStruct->OscillatorType));

  cpuclksrc = LL_RCC_GetCpuClkSource();
341821fe:	f7ff fe9b 	bl	34181f38 <LL_RCC_GetCpuClkSource>
34182202:	f8c7 0084 	str.w	r0, [r7, #132]	@ 0x84
  sysclksrc = LL_RCC_GetSysClkSource();
34182206:	f7ff fea5 	bl	34181f54 <LL_RCC_GetSysClkSource>
3418220a:	f8c7 0080 	str.w	r0, [r7, #128]	@ 0x80
  pll1src = LL_RCC_PLL1_GetSource();
3418220e:	f7ff feaf 	bl	34181f70 <LL_RCC_PLL1_GetSource>
34182212:	67f8      	str	r0, [r7, #124]	@ 0x7c
  pll2src = LL_RCC_PLL2_GetSource();
34182214:	f7ff fee2 	bl	34181fdc <LL_RCC_PLL2_GetSource>
34182218:	67b8      	str	r0, [r7, #120]	@ 0x78
  pll3src = LL_RCC_PLL3_GetSource();
3418221a:	f7ff ff15 	bl	34182048 <LL_RCC_PLL3_GetSource>
3418221e:	6778      	str	r0, [r7, #116]	@ 0x74
  pll4src = LL_RCC_PLL4_GetSource();
34182220:	f7ff ff48 	bl	341820b4 <LL_RCC_PLL4_GetSource>
34182224:	6738      	str	r0, [r7, #112]	@ 0x70
  rccsr = RCC->SR;
34182226:	4b91      	ldr	r3, [pc, #580]	@ (3418246c <HAL_RCC_OscConfig+0x280>)
34182228:	685b      	ldr	r3, [r3, #4]
3418222a:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /*------------------------------- HSE Configuration ------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
3418222c:	687b      	ldr	r3, [r7, #4]
3418222e:	681b      	ldr	r3, [r3, #0]
34182230:	f003 0301 	and.w	r3, r3, #1
34182234:	2b00      	cmp	r3, #0
34182236:	f000 80a8 	beq.w	3418238a <HAL_RCC_OscConfig+0x19e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(pRCC_OscInitStruct->HSEState));

    /* When the HSE is used as cpu/system bus clock or clock source for any PLL, it is not allowed to be disabled */
    if ((cpuclksrc == RCC_CPUCLKSOURCE_STATUS_HSE) || (sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE) ||
3418223a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
3418223e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
34182242:	d028      	beq.n	34182296 <HAL_RCC_OscConfig+0xaa>
34182244:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
34182248:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418224c:	d023      	beq.n	34182296 <HAL_RCC_OscConfig+0xaa>
3418224e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
34182250:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34182254:	d104      	bne.n	34182260 <HAL_RCC_OscConfig+0x74>
        ((pll1src == LL_RCC_PLLSOURCE_HSE) && (((rccsr & RCC_SR_PLL1RDY) == RCC_SR_PLL1RDY))) ||
34182256:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
34182258:	f403 7380 	and.w	r3, r3, #256	@ 0x100
3418225c:	2b00      	cmp	r3, #0
3418225e:	d11a      	bne.n	34182296 <HAL_RCC_OscConfig+0xaa>
34182260:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
34182262:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34182266:	d104      	bne.n	34182272 <HAL_RCC_OscConfig+0x86>
        ((pll2src == LL_RCC_PLLSOURCE_HSE) && (((rccsr & RCC_SR_PLL2RDY) == RCC_SR_PLL2RDY))) ||
34182268:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
3418226a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
3418226e:	2b00      	cmp	r3, #0
34182270:	d111      	bne.n	34182296 <HAL_RCC_OscConfig+0xaa>
34182272:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
34182274:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34182278:	d104      	bne.n	34182284 <HAL_RCC_OscConfig+0x98>
        ((pll3src == LL_RCC_PLLSOURCE_HSE) && (((rccsr & RCC_SR_PLL3RDY) == RCC_SR_PLL3RDY))) ||
3418227a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
3418227c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
34182280:	2b00      	cmp	r3, #0
34182282:	d108      	bne.n	34182296 <HAL_RCC_OscConfig+0xaa>
34182284:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
34182286:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418228a:	d10a      	bne.n	341822a2 <HAL_RCC_OscConfig+0xb6>
        ((pll4src == LL_RCC_PLLSOURCE_HSE) && (((rccsr & RCC_SR_PLL4RDY) == RCC_SR_PLL4RDY))))
3418228c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
3418228e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
34182292:	2b00      	cmp	r3, #0
34182294:	d005      	beq.n	341822a2 <HAL_RCC_OscConfig+0xb6>
    {
      if (pRCC_OscInitStruct->HSEState == RCC_HSE_OFF)
34182296:	687b      	ldr	r3, [r7, #4]
34182298:	685b      	ldr	r3, [r3, #4]
3418229a:	2b00      	cmp	r3, #0
3418229c:	d175      	bne.n	3418238a <HAL_RCC_OscConfig+0x19e>
      {
        return HAL_ERROR;
3418229e:	2301      	movs	r3, #1
341822a0:	e37f      	b.n	341829a2 <HAL_RCC_OscConfig+0x7b6>
      /* HSE ON , nothing to do */
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(pRCC_OscInitStruct->HSEState);
341822a2:	687b      	ldr	r3, [r7, #4]
341822a4:	685b      	ldr	r3, [r3, #4]
341822a6:	2b10      	cmp	r3, #16
341822a8:	d104      	bne.n	341822b4 <HAL_RCC_OscConfig+0xc8>
341822aa:	4b70      	ldr	r3, [pc, #448]	@ (3418246c <HAL_RCC_OscConfig+0x280>)
341822ac:	2210      	movs	r2, #16
341822ae:	f8c3 2800 	str.w	r2, [r3, #2048]	@ 0x800
341822b2:	e043      	b.n	3418233c <HAL_RCC_OscConfig+0x150>
341822b4:	687b      	ldr	r3, [r7, #4]
341822b6:	685b      	ldr	r3, [r3, #4]
341822b8:	2b00      	cmp	r3, #0
341822ba:	d10c      	bne.n	341822d6 <HAL_RCC_OscConfig+0xea>
341822bc:	4b6b      	ldr	r3, [pc, #428]	@ (3418246c <HAL_RCC_OscConfig+0x280>)
341822be:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
341822c2:	461a      	mov	r2, r3
341822c4:	2310      	movs	r3, #16
341822c6:	6013      	str	r3, [r2, #0]
341822c8:	4b68      	ldr	r3, [pc, #416]	@ (3418246c <HAL_RCC_OscConfig+0x280>)
341822ca:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
341822cc:	4a67      	ldr	r2, [pc, #412]	@ (3418246c <HAL_RCC_OscConfig+0x280>)
341822ce:	f423 33c0 	bic.w	r3, r3, #98304	@ 0x18000
341822d2:	6553      	str	r3, [r2, #84]	@ 0x54
341822d4:	e032      	b.n	3418233c <HAL_RCC_OscConfig+0x150>
341822d6:	687b      	ldr	r3, [r7, #4]
341822d8:	685b      	ldr	r3, [r3, #4]
341822da:	f248 0210 	movw	r2, #32784	@ 0x8010
341822de:	4293      	cmp	r3, r2
341822e0:	d110      	bne.n	34182304 <HAL_RCC_OscConfig+0x118>
341822e2:	4b62      	ldr	r3, [pc, #392]	@ (3418246c <HAL_RCC_OscConfig+0x280>)
341822e4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
341822e6:	4a61      	ldr	r2, [pc, #388]	@ (3418246c <HAL_RCC_OscConfig+0x280>)
341822e8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
341822ec:	6553      	str	r3, [r2, #84]	@ 0x54
341822ee:	4b5f      	ldr	r3, [pc, #380]	@ (3418246c <HAL_RCC_OscConfig+0x280>)
341822f0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
341822f2:	4a5e      	ldr	r2, [pc, #376]	@ (3418246c <HAL_RCC_OscConfig+0x280>)
341822f4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
341822f8:	6553      	str	r3, [r2, #84]	@ 0x54
341822fa:	4b5c      	ldr	r3, [pc, #368]	@ (3418246c <HAL_RCC_OscConfig+0x280>)
341822fc:	2210      	movs	r2, #16
341822fe:	f8c3 2800 	str.w	r2, [r3, #2048]	@ 0x800
34182302:	e01b      	b.n	3418233c <HAL_RCC_OscConfig+0x150>
34182304:	687b      	ldr	r3, [r7, #4]
34182306:	685b      	ldr	r3, [r3, #4]
34182308:	4a59      	ldr	r2, [pc, #356]	@ (34182470 <HAL_RCC_OscConfig+0x284>)
3418230a:	4293      	cmp	r3, r2
3418230c:	d10a      	bne.n	34182324 <HAL_RCC_OscConfig+0x138>
3418230e:	4b57      	ldr	r3, [pc, #348]	@ (3418246c <HAL_RCC_OscConfig+0x280>)
34182310:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
34182312:	4a56      	ldr	r2, [pc, #344]	@ (3418246c <HAL_RCC_OscConfig+0x280>)
34182314:	f443 33c0 	orr.w	r3, r3, #98304	@ 0x18000
34182318:	6553      	str	r3, [r2, #84]	@ 0x54
3418231a:	4b54      	ldr	r3, [pc, #336]	@ (3418246c <HAL_RCC_OscConfig+0x280>)
3418231c:	2210      	movs	r2, #16
3418231e:	f8c3 2800 	str.w	r2, [r3, #2048]	@ 0x800
34182322:	e00b      	b.n	3418233c <HAL_RCC_OscConfig+0x150>
34182324:	4b51      	ldr	r3, [pc, #324]	@ (3418246c <HAL_RCC_OscConfig+0x280>)
34182326:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
3418232a:	461a      	mov	r2, r3
3418232c:	2310      	movs	r3, #16
3418232e:	6013      	str	r3, [r2, #0]
34182330:	4b4e      	ldr	r3, [pc, #312]	@ (3418246c <HAL_RCC_OscConfig+0x280>)
34182332:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
34182334:	4a4d      	ldr	r2, [pc, #308]	@ (3418246c <HAL_RCC_OscConfig+0x280>)
34182336:	f423 33c0 	bic.w	r3, r3, #98304	@ 0x18000
3418233a:	6553      	str	r3, [r2, #84]	@ 0x54

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
3418233c:	f00a fac8 	bl	3418c8d0 <HAL_GetTick>
34182340:	66b8      	str	r0, [r7, #104]	@ 0x68

      /* Check the HSE State */
      if (pRCC_OscInitStruct->HSEState != RCC_HSE_OFF)
34182342:	687b      	ldr	r3, [r7, #4]
34182344:	685b      	ldr	r3, [r3, #4]
34182346:	2b00      	cmp	r3, #0
34182348:	d019      	beq.n	3418237e <HAL_RCC_OscConfig+0x192>
      {
        /* Wait till HSE is ready */
        while (READ_BIT(RCC->SR, RCC_SR_HSERDY) == 0U)
3418234a:	e008      	b.n	3418235e <HAL_RCC_OscConfig+0x172>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
3418234c:	f00a fac0 	bl	3418c8d0 <HAL_GetTick>
34182350:	4602      	mov	r2, r0
34182352:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
34182354:	1ad3      	subs	r3, r2, r3
34182356:	2b64      	cmp	r3, #100	@ 0x64
34182358:	d901      	bls.n	3418235e <HAL_RCC_OscConfig+0x172>
          {
            return HAL_TIMEOUT;
3418235a:	2303      	movs	r3, #3
3418235c:	e321      	b.n	341829a2 <HAL_RCC_OscConfig+0x7b6>
        while (READ_BIT(RCC->SR, RCC_SR_HSERDY) == 0U)
3418235e:	4b43      	ldr	r3, [pc, #268]	@ (3418246c <HAL_RCC_OscConfig+0x280>)
34182360:	685b      	ldr	r3, [r3, #4]
34182362:	f003 0310 	and.w	r3, r3, #16
34182366:	2b00      	cmp	r3, #0
34182368:	d0f0      	beq.n	3418234c <HAL_RCC_OscConfig+0x160>
3418236a:	e00e      	b.n	3418238a <HAL_RCC_OscConfig+0x19e>
      else
      {
        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->SR, RCC_SR_HSERDY) != 0U)
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
3418236c:	f00a fab0 	bl	3418c8d0 <HAL_GetTick>
34182370:	4602      	mov	r2, r0
34182372:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
34182374:	1ad3      	subs	r3, r2, r3
34182376:	2b64      	cmp	r3, #100	@ 0x64
34182378:	d901      	bls.n	3418237e <HAL_RCC_OscConfig+0x192>
          {
            return HAL_TIMEOUT;
3418237a:	2303      	movs	r3, #3
3418237c:	e311      	b.n	341829a2 <HAL_RCC_OscConfig+0x7b6>
        while (READ_BIT(RCC->SR, RCC_SR_HSERDY) != 0U)
3418237e:	4b3b      	ldr	r3, [pc, #236]	@ (3418246c <HAL_RCC_OscConfig+0x280>)
34182380:	685b      	ldr	r3, [r3, #4]
34182382:	f003 0310 	and.w	r3, r3, #16
34182386:	2b00      	cmp	r3, #0
34182388:	d1f0      	bne.n	3418236c <HAL_RCC_OscConfig+0x180>
      }
    }
  }

  /*----------------------------- HSI Configuration --------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
3418238a:	687b      	ldr	r3, [r7, #4]
3418238c:	681b      	ldr	r3, [r3, #0]
3418238e:	f003 0302 	and.w	r3, r3, #2
34182392:	2b00      	cmp	r3, #0
34182394:	d073      	beq.n	3418247e <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(pRCC_OscInitStruct->HSIState));

    /* When the HSI is used as cpu/system bus clock or clock source for any PLL, it is not allowed to be disabled */
    if ((cpuclksrc == RCC_CPUCLKSOURCE_STATUS_HSI) || (sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI) ||
34182396:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
3418239a:	2b00      	cmp	r3, #0
3418239c:	d023      	beq.n	341823e6 <HAL_RCC_OscConfig+0x1fa>
3418239e:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
341823a2:	2b00      	cmp	r3, #0
341823a4:	d01f      	beq.n	341823e6 <HAL_RCC_OscConfig+0x1fa>
341823a6:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
341823a8:	2b00      	cmp	r3, #0
341823aa:	d104      	bne.n	341823b6 <HAL_RCC_OscConfig+0x1ca>
        ((pll1src == LL_RCC_PLLSOURCE_HSI) && (((rccsr & RCC_SR_PLL1RDY) == RCC_SR_PLL1RDY))) ||
341823ac:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
341823ae:	f403 7380 	and.w	r3, r3, #256	@ 0x100
341823b2:	2b00      	cmp	r3, #0
341823b4:	d117      	bne.n	341823e6 <HAL_RCC_OscConfig+0x1fa>
341823b6:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
341823b8:	2b00      	cmp	r3, #0
341823ba:	d104      	bne.n	341823c6 <HAL_RCC_OscConfig+0x1da>
        ((pll2src == LL_RCC_PLLSOURCE_HSI) && (((rccsr & RCC_SR_PLL2RDY) == RCC_SR_PLL2RDY))) ||
341823bc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
341823be:	f403 7300 	and.w	r3, r3, #512	@ 0x200
341823c2:	2b00      	cmp	r3, #0
341823c4:	d10f      	bne.n	341823e6 <HAL_RCC_OscConfig+0x1fa>
341823c6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
341823c8:	2b00      	cmp	r3, #0
341823ca:	d104      	bne.n	341823d6 <HAL_RCC_OscConfig+0x1ea>
        ((pll3src == LL_RCC_PLLSOURCE_HSI) && (((rccsr & RCC_SR_PLL3RDY) == RCC_SR_PLL3RDY))) ||
341823cc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
341823ce:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
341823d2:	2b00      	cmp	r3, #0
341823d4:	d107      	bne.n	341823e6 <HAL_RCC_OscConfig+0x1fa>
341823d6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
341823d8:	2b00      	cmp	r3, #0
341823da:	d115      	bne.n	34182408 <HAL_RCC_OscConfig+0x21c>
        ((pll4src == LL_RCC_PLLSOURCE_HSI) && (((rccsr & RCC_SR_PLL4RDY) == RCC_SR_PLL4RDY))))
341823dc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
341823de:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
341823e2:	2b00      	cmp	r3, #0
341823e4:	d010      	beq.n	34182408 <HAL_RCC_OscConfig+0x21c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (pRCC_OscInitStruct->HSIState == RCC_HSI_OFF)
341823e6:	687b      	ldr	r3, [r7, #4]
341823e8:	68db      	ldr	r3, [r3, #12]
341823ea:	2b00      	cmp	r3, #0
341823ec:	d101      	bne.n	341823f2 <HAL_RCC_OscConfig+0x206>
      {
        return HAL_ERROR;
341823ee:	2301      	movs	r3, #1
341823f0:	e2d7      	b.n	341829a2 <HAL_RCC_OscConfig+0x7b6>
        /* Check the parameters */
        assert_param(IS_RCC_HSI_DIV(pRCC_OscInitStruct->HSIDiv));
        assert_param(IS_RCC_HSI_CALIBRATION_VALUE(pRCC_OscInitStruct->HSICalibrationValue));

        /* Set the HSI Divider */
        __HAL_RCC_HSI_DIVIDER_CONFIG(pRCC_OscInitStruct->HSIDiv);
341823f2:	687b      	ldr	r3, [r7, #4]
341823f4:	691b      	ldr	r3, [r3, #16]
341823f6:	4618      	mov	r0, r3
341823f8:	f7ff fcce 	bl	34181d98 <LL_RCC_HSI_SetDivider>
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pRCC_OscInitStruct->HSICalibrationValue);
341823fc:	687b      	ldr	r3, [r7, #4]
341823fe:	695b      	ldr	r3, [r3, #20]
34182400:	4618      	mov	r0, r3
34182402:	f7ff fceb 	bl	34181ddc <LL_RCC_HSI_SetCalibTrimming>
      if (pRCC_OscInitStruct->HSIState == RCC_HSI_OFF)
34182406:	e03a      	b.n	3418247e <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Check the HSI State */
      if (pRCC_OscInitStruct->HSIState != RCC_HSI_OFF)
34182408:	687b      	ldr	r3, [r7, #4]
3418240a:	68db      	ldr	r3, [r3, #12]
3418240c:	2b00      	cmp	r3, #0
3418240e:	d01e      	beq.n	3418244e <HAL_RCC_OscConfig+0x262>
        /* Check the parameters */
        assert_param(IS_RCC_HSI_DIV(pRCC_OscInitStruct->HSIDiv));
        assert_param(IS_RCC_HSI_CALIBRATION_VALUE(pRCC_OscInitStruct->HSICalibrationValue));

        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
34182410:	f7ff fc92 	bl	34181d38 <LL_RCC_HSI_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
34182414:	f00a fa5c 	bl	3418c8d0 <HAL_GetTick>
34182418:	66b8      	str	r0, [r7, #104]	@ 0x68

        /* Wait till HSI is ready */
        while (LL_RCC_HSI_IsReady() == 0U)
3418241a:	e008      	b.n	3418242e <HAL_RCC_OscConfig+0x242>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
3418241c:	f00a fa58 	bl	3418c8d0 <HAL_GetTick>
34182420:	4602      	mov	r2, r0
34182422:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
34182424:	1ad3      	subs	r3, r2, r3
34182426:	2b01      	cmp	r3, #1
34182428:	d901      	bls.n	3418242e <HAL_RCC_OscConfig+0x242>
          {
            return HAL_TIMEOUT;
3418242a:	2303      	movs	r3, #3
3418242c:	e2b9      	b.n	341829a2 <HAL_RCC_OscConfig+0x7b6>
        while (LL_RCC_HSI_IsReady() == 0U)
3418242e:	f7ff fca1 	bl	34181d74 <LL_RCC_HSI_IsReady>
34182432:	4603      	mov	r3, r0
34182434:	2b00      	cmp	r3, #0
34182436:	d0f1      	beq.n	3418241c <HAL_RCC_OscConfig+0x230>
          }
        }

        /* Set the HSI Divider */
        __HAL_RCC_HSI_DIVIDER_CONFIG(pRCC_OscInitStruct->HSIDiv);
34182438:	687b      	ldr	r3, [r7, #4]
3418243a:	691b      	ldr	r3, [r3, #16]
3418243c:	4618      	mov	r0, r3
3418243e:	f7ff fcab 	bl	34181d98 <LL_RCC_HSI_SetDivider>
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pRCC_OscInitStruct->HSICalibrationValue);
34182442:	687b      	ldr	r3, [r7, #4]
34182444:	695b      	ldr	r3, [r3, #20]
34182446:	4618      	mov	r0, r3
34182448:	f7ff fcc8 	bl	34181ddc <LL_RCC_HSI_SetCalibTrimming>
3418244c:	e017      	b.n	3418247e <HAL_RCC_OscConfig+0x292>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
3418244e:	f7ff fc81 	bl	34181d54 <LL_RCC_HSI_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
34182452:	f00a fa3d 	bl	3418c8d0 <HAL_GetTick>
34182456:	66b8      	str	r0, [r7, #104]	@ 0x68

        /* Wait till HSI is disabled */
        while (LL_RCC_HSI_IsReady() != 0U)
34182458:	e00c      	b.n	34182474 <HAL_RCC_OscConfig+0x288>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
3418245a:	f00a fa39 	bl	3418c8d0 <HAL_GetTick>
3418245e:	4602      	mov	r2, r0
34182460:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
34182462:	1ad3      	subs	r3, r2, r3
34182464:	2b01      	cmp	r3, #1
34182466:	d905      	bls.n	34182474 <HAL_RCC_OscConfig+0x288>
          {
            return HAL_TIMEOUT;
34182468:	2303      	movs	r3, #3
3418246a:	e29a      	b.n	341829a2 <HAL_RCC_OscConfig+0x7b6>
3418246c:	56028000 	.word	0x56028000
34182470:	00018010 	.word	0x00018010
        while (LL_RCC_HSI_IsReady() != 0U)
34182474:	f7ff fc7e 	bl	34181d74 <LL_RCC_HSI_IsReady>
34182478:	4603      	mov	r3, r0
3418247a:	2b00      	cmp	r3, #0
3418247c:	d1ed      	bne.n	3418245a <HAL_RCC_OscConfig+0x26e>
      }
    }
  }

  /*----------------------------- MSI Configuration --------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
3418247e:	687b      	ldr	r3, [r7, #4]
34182480:	681b      	ldr	r3, [r3, #0]
34182482:	f003 0310 	and.w	r3, r3, #16
34182486:	2b00      	cmp	r3, #0
34182488:	d070      	beq.n	3418256c <HAL_RCC_OscConfig+0x380>
    /* Check the parameters */
    assert_param(IS_RCC_MSI(pRCC_OscInitStruct->MSIState));

    /* When the MSI is used as cpu/system bus clock or clock source for any PLL, it is not allowed to be disabled */
    /* but just to update the MSI calibration value */
    if ((cpuclksrc == RCC_CPUCLKSOURCE_STATUS_MSI) || (sysclksrc == RCC_SYSCLKSOURCE_STATUS_MSI) ||
3418248a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
3418248e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
34182492:	d028      	beq.n	341824e6 <HAL_RCC_OscConfig+0x2fa>
34182494:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
34182498:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3418249c:	d023      	beq.n	341824e6 <HAL_RCC_OscConfig+0x2fa>
3418249e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
341824a0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
341824a4:	d104      	bne.n	341824b0 <HAL_RCC_OscConfig+0x2c4>
        ((pll1src == LL_RCC_PLLSOURCE_MSI) && (((rccsr & RCC_SR_PLL1RDY) == RCC_SR_PLL1RDY))) ||
341824a6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
341824a8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
341824ac:	2b00      	cmp	r3, #0
341824ae:	d11a      	bne.n	341824e6 <HAL_RCC_OscConfig+0x2fa>
341824b0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
341824b2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
341824b6:	d104      	bne.n	341824c2 <HAL_RCC_OscConfig+0x2d6>
        ((pll2src == LL_RCC_PLLSOURCE_MSI) && (((rccsr & RCC_SR_PLL2RDY) == RCC_SR_PLL2RDY))) ||
341824b8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
341824ba:	f403 7300 	and.w	r3, r3, #512	@ 0x200
341824be:	2b00      	cmp	r3, #0
341824c0:	d111      	bne.n	341824e6 <HAL_RCC_OscConfig+0x2fa>
341824c2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
341824c4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
341824c8:	d104      	bne.n	341824d4 <HAL_RCC_OscConfig+0x2e8>
        ((pll3src == LL_RCC_PLLSOURCE_MSI) && (((rccsr & RCC_SR_PLL3RDY) == RCC_SR_PLL3RDY))) ||
341824ca:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
341824cc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
341824d0:	2b00      	cmp	r3, #0
341824d2:	d108      	bne.n	341824e6 <HAL_RCC_OscConfig+0x2fa>
341824d4:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
341824d6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
341824da:	d110      	bne.n	341824fe <HAL_RCC_OscConfig+0x312>
        ((pll4src == LL_RCC_PLLSOURCE_MSI) && (((rccsr & RCC_SR_PLL4RDY) == RCC_SR_PLL4RDY))))
341824dc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
341824de:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
341824e2:	2b00      	cmp	r3, #0
341824e4:	d00b      	beq.n	341824fe <HAL_RCC_OscConfig+0x312>
    {
      /* When MSI is used as system clock it will not disabled */
      if (pRCC_OscInitStruct->MSIState == RCC_MSI_OFF)
341824e6:	687b      	ldr	r3, [r7, #4]
341824e8:	69db      	ldr	r3, [r3, #28]
341824ea:	2b00      	cmp	r3, #0
341824ec:	d101      	bne.n	341824f2 <HAL_RCC_OscConfig+0x306>
      {
        return HAL_ERROR;
341824ee:	2301      	movs	r3, #1
341824f0:	e257      	b.n	341829a2 <HAL_RCC_OscConfig+0x7b6>
      {
        /* Check the parameters */
        assert_param(IS_RCC_MSI_CALIBRATION_VALUE(pRCC_OscInitStruct->MSICalibrationValue));

        /* Adjusts the Internal High Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(pRCC_OscInitStruct->MSICalibrationValue);
341824f2:	687b      	ldr	r3, [r7, #4]
341824f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
341824f6:	4618      	mov	r0, r3
341824f8:	f7ff fcca 	bl	34181e90 <LL_RCC_MSI_SetCalibTrimming>
      if (pRCC_OscInitStruct->MSIState == RCC_MSI_OFF)
341824fc:	e036      	b.n	3418256c <HAL_RCC_OscConfig+0x380>
      }
    }
    else
    {
      /* Check the MSI State */
      if ((pRCC_OscInitStruct->MSIState) != RCC_MSI_OFF)
341824fe:	687b      	ldr	r3, [r7, #4]
34182500:	69db      	ldr	r3, [r3, #28]
34182502:	2b00      	cmp	r3, #0
34182504:	d01e      	beq.n	34182544 <HAL_RCC_OscConfig+0x358>
        /* Check the parameters */
        assert_param(IS_RCC_MSI_FREQUENCY(pRCC_OscInitStruct->MSIFrequency));
        assert_param(IS_RCC_MSI_CALIBRATION_VALUE(pRCC_OscInitStruct->MSICalibrationValue));

        /* Set the frequency */
        __HAL_RCC_MSI_FREQUENCY_CONFIG(pRCC_OscInitStruct->MSIFrequency);
34182506:	687b      	ldr	r3, [r7, #4]
34182508:	6a1b      	ldr	r3, [r3, #32]
3418250a:	4618      	mov	r0, r3
3418250c:	f7ff fcac 	bl	34181e68 <LL_RCC_MSI_SetFrequency>

        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
34182510:	f7ff fc7a 	bl	34181e08 <LL_RCC_MSI_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
34182514:	f00a f9dc 	bl	3418c8d0 <HAL_GetTick>
34182518:	66b8      	str	r0, [r7, #104]	@ 0x68

        /* Wait till MSI is ready */
        while (LL_RCC_MSI_IsReady() == 0U)
3418251a:	e008      	b.n	3418252e <HAL_RCC_OscConfig+0x342>
        {
          if ((HAL_GetTick() - tickstart) > RCC_MSI_TIMEOUT_VALUE)
3418251c:	f00a f9d8 	bl	3418c8d0 <HAL_GetTick>
34182520:	4602      	mov	r2, r0
34182522:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
34182524:	1ad3      	subs	r3, r2, r3
34182526:	2b01      	cmp	r3, #1
34182528:	d901      	bls.n	3418252e <HAL_RCC_OscConfig+0x342>
          {
            return HAL_TIMEOUT;
3418252a:	2303      	movs	r3, #3
3418252c:	e239      	b.n	341829a2 <HAL_RCC_OscConfig+0x7b6>
        while (LL_RCC_MSI_IsReady() == 0U)
3418252e:	f7ff fc89 	bl	34181e44 <LL_RCC_MSI_IsReady>
34182532:	4603      	mov	r3, r0
34182534:	2b00      	cmp	r3, #0
34182536:	d0f1      	beq.n	3418251c <HAL_RCC_OscConfig+0x330>
          }
        }

        /* Adjusts the Internal High Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(pRCC_OscInitStruct->MSICalibrationValue);
34182538:	687b      	ldr	r3, [r7, #4]
3418253a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
3418253c:	4618      	mov	r0, r3
3418253e:	f7ff fca7 	bl	34181e90 <LL_RCC_MSI_SetCalibTrimming>
34182542:	e013      	b.n	3418256c <HAL_RCC_OscConfig+0x380>
      }
      else
      {
        /* Ignore MSI frequency and calibration values in disable case */
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
34182544:	f7ff fc6e 	bl	34181e24 <LL_RCC_MSI_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
34182548:	f00a f9c2 	bl	3418c8d0 <HAL_GetTick>
3418254c:	66b8      	str	r0, [r7, #104]	@ 0x68

        /* Wait till MSI is disabled */
        while (LL_RCC_MSI_IsReady() != 0U)
3418254e:	e008      	b.n	34182562 <HAL_RCC_OscConfig+0x376>
        {
          if ((HAL_GetTick() - tickstart) > RCC_MSI_TIMEOUT_VALUE)
34182550:	f00a f9be 	bl	3418c8d0 <HAL_GetTick>
34182554:	4602      	mov	r2, r0
34182556:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
34182558:	1ad3      	subs	r3, r2, r3
3418255a:	2b01      	cmp	r3, #1
3418255c:	d901      	bls.n	34182562 <HAL_RCC_OscConfig+0x376>
          {
            return HAL_TIMEOUT;
3418255e:	2303      	movs	r3, #3
34182560:	e21f      	b.n	341829a2 <HAL_RCC_OscConfig+0x7b6>
        while (LL_RCC_MSI_IsReady() != 0U)
34182562:	f7ff fc6f 	bl	34181e44 <LL_RCC_MSI_IsReady>
34182566:	4603      	mov	r3, r0
34182568:	2b00      	cmp	r3, #0
3418256a:	d1f1      	bne.n	34182550 <HAL_RCC_OscConfig+0x364>
      }
    }
  }

  /*------------------------------ LSI Configuration -------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
3418256c:	687b      	ldr	r3, [r7, #4]
3418256e:	681b      	ldr	r3, [r3, #0]
34182570:	f003 0308 	and.w	r3, r3, #8
34182574:	2b00      	cmp	r3, #0
34182576:	d02c      	beq.n	341825d2 <HAL_RCC_OscConfig+0x3e6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(pRCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((pRCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
34182578:	687b      	ldr	r3, [r7, #4]
3418257a:	699b      	ldr	r3, [r3, #24]
3418257c:	2b00      	cmp	r3, #0
3418257e:	d014      	beq.n	341825aa <HAL_RCC_OscConfig+0x3be>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
34182580:	f7ff fcae 	bl	34181ee0 <LL_RCC_LSI_Enable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
34182584:	f00a f9a4 	bl	3418c8d0 <HAL_GetTick>
34182588:	66b8      	str	r0, [r7, #104]	@ 0x68

      /* Wait till LSI is ready */
      while (LL_RCC_LSI_IsReady() == 0U)
3418258a:	e008      	b.n	3418259e <HAL_RCC_OscConfig+0x3b2>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
3418258c:	f00a f9a0 	bl	3418c8d0 <HAL_GetTick>
34182590:	4602      	mov	r2, r0
34182592:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
34182594:	1ad3      	subs	r3, r2, r3
34182596:	2b01      	cmp	r3, #1
34182598:	d901      	bls.n	3418259e <HAL_RCC_OscConfig+0x3b2>
        {
          return HAL_TIMEOUT;
3418259a:	2303      	movs	r3, #3
3418259c:	e201      	b.n	341829a2 <HAL_RCC_OscConfig+0x7b6>
      while (LL_RCC_LSI_IsReady() == 0U)
3418259e:	f7ff fcbd 	bl	34181f1c <LL_RCC_LSI_IsReady>
341825a2:	4603      	mov	r3, r0
341825a4:	2b00      	cmp	r3, #0
341825a6:	d0f1      	beq.n	3418258c <HAL_RCC_OscConfig+0x3a0>
341825a8:	e013      	b.n	341825d2 <HAL_RCC_OscConfig+0x3e6>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
341825aa:	f7ff fca7 	bl	34181efc <LL_RCC_LSI_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
341825ae:	f00a f98f 	bl	3418c8d0 <HAL_GetTick>
341825b2:	66b8      	str	r0, [r7, #104]	@ 0x68

      /* Wait till LSI is ready */
      while (LL_RCC_LSI_IsReady() != 0U)
341825b4:	e008      	b.n	341825c8 <HAL_RCC_OscConfig+0x3dc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
341825b6:	f00a f98b 	bl	3418c8d0 <HAL_GetTick>
341825ba:	4602      	mov	r2, r0
341825bc:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
341825be:	1ad3      	subs	r3, r2, r3
341825c0:	2b01      	cmp	r3, #1
341825c2:	d901      	bls.n	341825c8 <HAL_RCC_OscConfig+0x3dc>
        {
          return HAL_TIMEOUT;
341825c4:	2303      	movs	r3, #3
341825c6:	e1ec      	b.n	341829a2 <HAL_RCC_OscConfig+0x7b6>
      while (LL_RCC_LSI_IsReady() != 0U)
341825c8:	f7ff fca8 	bl	34181f1c <LL_RCC_LSI_IsReady>
341825cc:	4603      	mov	r3, r0
341825ce:	2b00      	cmp	r3, #0
341825d0:	d1f1      	bne.n	341825b6 <HAL_RCC_OscConfig+0x3ca>
      }
    }
  }

  /*------------------------------ LSE Configuration -------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
341825d2:	687b      	ldr	r3, [r7, #4]
341825d4:	681b      	ldr	r3, [r3, #0]
341825d6:	f003 0304 	and.w	r3, r3, #4
341825da:	2b00      	cmp	r3, #0
341825dc:	f000 808c 	beq.w	341826f8 <HAL_RCC_OscConfig+0x50c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(pRCC_OscInitStruct->LSEState));

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(pRCC_OscInitStruct->LSEState);
341825e0:	687b      	ldr	r3, [r7, #4]
341825e2:	689b      	ldr	r3, [r3, #8]
341825e4:	2b02      	cmp	r3, #2
341825e6:	d104      	bne.n	341825f2 <HAL_RCC_OscConfig+0x406>
341825e8:	4b96      	ldr	r3, [pc, #600]	@ (34182844 <HAL_RCC_OscConfig+0x658>)
341825ea:	2202      	movs	r2, #2
341825ec:	f8c3 2800 	str.w	r2, [r3, #2048]	@ 0x800
341825f0:	e055      	b.n	3418269e <HAL_RCC_OscConfig+0x4b2>
341825f2:	687b      	ldr	r3, [r7, #4]
341825f4:	689b      	ldr	r3, [r3, #8]
341825f6:	2b00      	cmp	r3, #0
341825f8:	d112      	bne.n	34182620 <HAL_RCC_OscConfig+0x434>
341825fa:	4b92      	ldr	r3, [pc, #584]	@ (34182844 <HAL_RCC_OscConfig+0x658>)
341825fc:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
34182600:	461a      	mov	r2, r3
34182602:	2302      	movs	r3, #2
34182604:	6013      	str	r3, [r2, #0]
34182606:	4b8f      	ldr	r3, [pc, #572]	@ (34182844 <HAL_RCC_OscConfig+0x658>)
34182608:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
3418260a:	4a8e      	ldr	r2, [pc, #568]	@ (34182844 <HAL_RCC_OscConfig+0x658>)
3418260c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
34182610:	6413      	str	r3, [r2, #64]	@ 0x40
34182612:	4b8c      	ldr	r3, [pc, #560]	@ (34182844 <HAL_RCC_OscConfig+0x658>)
34182614:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
34182616:	4a8b      	ldr	r2, [pc, #556]	@ (34182844 <HAL_RCC_OscConfig+0x658>)
34182618:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
3418261c:	6413      	str	r3, [r2, #64]	@ 0x40
3418261e:	e03e      	b.n	3418269e <HAL_RCC_OscConfig+0x4b2>
34182620:	687b      	ldr	r3, [r7, #4]
34182622:	689b      	ldr	r3, [r3, #8]
34182624:	f248 0202 	movw	r2, #32770	@ 0x8002
34182628:	4293      	cmp	r3, r2
3418262a:	d110      	bne.n	3418264e <HAL_RCC_OscConfig+0x462>
3418262c:	4b85      	ldr	r3, [pc, #532]	@ (34182844 <HAL_RCC_OscConfig+0x658>)
3418262e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
34182630:	4a84      	ldr	r2, [pc, #528]	@ (34182844 <HAL_RCC_OscConfig+0x658>)
34182632:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
34182636:	6413      	str	r3, [r2, #64]	@ 0x40
34182638:	4b82      	ldr	r3, [pc, #520]	@ (34182844 <HAL_RCC_OscConfig+0x658>)
3418263a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
3418263c:	4a81      	ldr	r2, [pc, #516]	@ (34182844 <HAL_RCC_OscConfig+0x658>)
3418263e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
34182642:	6413      	str	r3, [r2, #64]	@ 0x40
34182644:	4b7f      	ldr	r3, [pc, #508]	@ (34182844 <HAL_RCC_OscConfig+0x658>)
34182646:	2202      	movs	r2, #2
34182648:	f8c3 2800 	str.w	r2, [r3, #2048]	@ 0x800
3418264c:	e027      	b.n	3418269e <HAL_RCC_OscConfig+0x4b2>
3418264e:	687b      	ldr	r3, [r7, #4]
34182650:	689b      	ldr	r3, [r3, #8]
34182652:	4a7d      	ldr	r2, [pc, #500]	@ (34182848 <HAL_RCC_OscConfig+0x65c>)
34182654:	4293      	cmp	r3, r2
34182656:	d110      	bne.n	3418267a <HAL_RCC_OscConfig+0x48e>
34182658:	4b7a      	ldr	r3, [pc, #488]	@ (34182844 <HAL_RCC_OscConfig+0x658>)
3418265a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
3418265c:	4a79      	ldr	r2, [pc, #484]	@ (34182844 <HAL_RCC_OscConfig+0x658>)
3418265e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
34182662:	6413      	str	r3, [r2, #64]	@ 0x40
34182664:	4b77      	ldr	r3, [pc, #476]	@ (34182844 <HAL_RCC_OscConfig+0x658>)
34182666:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
34182668:	4a76      	ldr	r2, [pc, #472]	@ (34182844 <HAL_RCC_OscConfig+0x658>)
3418266a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
3418266e:	6413      	str	r3, [r2, #64]	@ 0x40
34182670:	4b74      	ldr	r3, [pc, #464]	@ (34182844 <HAL_RCC_OscConfig+0x658>)
34182672:	2202      	movs	r2, #2
34182674:	f8c3 2800 	str.w	r2, [r3, #2048]	@ 0x800
34182678:	e011      	b.n	3418269e <HAL_RCC_OscConfig+0x4b2>
3418267a:	4b72      	ldr	r3, [pc, #456]	@ (34182844 <HAL_RCC_OscConfig+0x658>)
3418267c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
34182680:	461a      	mov	r2, r3
34182682:	2302      	movs	r3, #2
34182684:	6013      	str	r3, [r2, #0]
34182686:	4b6f      	ldr	r3, [pc, #444]	@ (34182844 <HAL_RCC_OscConfig+0x658>)
34182688:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
3418268a:	4a6e      	ldr	r2, [pc, #440]	@ (34182844 <HAL_RCC_OscConfig+0x658>)
3418268c:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
34182690:	6413      	str	r3, [r2, #64]	@ 0x40
34182692:	4b6c      	ldr	r3, [pc, #432]	@ (34182844 <HAL_RCC_OscConfig+0x658>)
34182694:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
34182696:	4a6b      	ldr	r2, [pc, #428]	@ (34182844 <HAL_RCC_OscConfig+0x658>)
34182698:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
3418269c:	6413      	str	r3, [r2, #64]	@ 0x40
    /* Check the LSE State */
    if ((pRCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
3418269e:	687b      	ldr	r3, [r7, #4]
341826a0:	689b      	ldr	r3, [r3, #8]
341826a2:	2b00      	cmp	r3, #0
341826a4:	d014      	beq.n	341826d0 <HAL_RCC_OscConfig+0x4e4>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
341826a6:	f00a f913 	bl	3418c8d0 <HAL_GetTick>
341826aa:	66b8      	str	r0, [r7, #104]	@ 0x68

      /* Wait till LSE is ready */
      while (LL_RCC_LSE_IsReady() == 0U)
341826ac:	e00a      	b.n	341826c4 <HAL_RCC_OscConfig+0x4d8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
341826ae:	f00a f90f 	bl	3418c8d0 <HAL_GetTick>
341826b2:	4602      	mov	r2, r0
341826b4:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
341826b6:	1ad3      	subs	r3, r2, r3
341826b8:	f241 3288 	movw	r2, #5000	@ 0x1388
341826bc:	4293      	cmp	r3, r2
341826be:	d901      	bls.n	341826c4 <HAL_RCC_OscConfig+0x4d8>
        {
          return HAL_TIMEOUT;
341826c0:	2303      	movs	r3, #3
341826c2:	e16e      	b.n	341829a2 <HAL_RCC_OscConfig+0x7b6>
      while (LL_RCC_LSE_IsReady() == 0U)
341826c4:	f7ff fbfa 	bl	34181ebc <LL_RCC_LSE_IsReady>
341826c8:	4603      	mov	r3, r0
341826ca:	2b00      	cmp	r3, #0
341826cc:	d0ef      	beq.n	341826ae <HAL_RCC_OscConfig+0x4c2>
341826ce:	e013      	b.n	341826f8 <HAL_RCC_OscConfig+0x50c>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
341826d0:	f00a f8fe 	bl	3418c8d0 <HAL_GetTick>
341826d4:	66b8      	str	r0, [r7, #104]	@ 0x68

      /* Wait till LSE is disabled */
      while (LL_RCC_LSE_IsReady() != 0U)
341826d6:	e00a      	b.n	341826ee <HAL_RCC_OscConfig+0x502>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
341826d8:	f00a f8fa 	bl	3418c8d0 <HAL_GetTick>
341826dc:	4602      	mov	r2, r0
341826de:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
341826e0:	1ad3      	subs	r3, r2, r3
341826e2:	f241 3288 	movw	r2, #5000	@ 0x1388
341826e6:	4293      	cmp	r3, r2
341826e8:	d901      	bls.n	341826ee <HAL_RCC_OscConfig+0x502>
        {
          return HAL_TIMEOUT;
341826ea:	2303      	movs	r3, #3
341826ec:	e159      	b.n	341829a2 <HAL_RCC_OscConfig+0x7b6>
      while (LL_RCC_LSE_IsReady() != 0U)
341826ee:	f7ff fbe5 	bl	34181ebc <LL_RCC_LSE_IsReady>
341826f2:	4603      	mov	r3, r0
341826f4:	2b00      	cmp	r3, #0
341826f6:	d1ef      	bne.n	341826d8 <HAL_RCC_OscConfig+0x4ec>

  /*-------------------------------- PLL1 Configuration ----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(pRCC_OscInitStruct->PLL1.PLLState));

  if (pRCC_OscInitStruct->PLL1.PLLState != RCC_PLL_NONE)
341826f8:	687b      	ldr	r3, [r7, #4]
341826fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
341826fc:	2b00      	cmp	r3, #0
341826fe:	d04c      	beq.n	3418279a <HAL_RCC_OscConfig+0x5ae>
  {
    uint32_t new_pll_config = RCC_PLL_IsNewConfig(RCC_PLL1_CONFIG, &(pRCC_OscInitStruct->PLL1));
34182700:	687b      	ldr	r3, [r7, #4]
34182702:	3328      	adds	r3, #40	@ 0x28
34182704:	4619      	mov	r1, r3
34182706:	2000      	movs	r0, #0
34182708:	f000 fe38 	bl	3418337c <RCC_PLL_IsNewConfig>
3418270c:	6678      	str	r0, [r7, #100]	@ 0x64
    uint32_t pll1_ready = LL_RCC_PLL1_IsReady();
3418270e:	f7ff fc3d 	bl	34181f8c <LL_RCC_PLL1_IsReady>
34182712:	6638      	str	r0, [r7, #96]	@ 0x60
    if (new_pll_config == 1U)
34182714:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
34182716:	2b01      	cmp	r3, #1
34182718:	d130      	bne.n	3418277c <HAL_RCC_OscConfig+0x590>
    {
      uint32_t ic1src = LL_RCC_IC1_GetSource();
3418271a:	f7ff fd0f 	bl	3418213c <LL_RCC_IC1_GetSource>
3418271e:	65f8      	str	r0, [r7, #92]	@ 0x5c
      uint32_t ic2src = LL_RCC_IC2_GetSource();
34182720:	f7ff fd2a 	bl	34182178 <LL_RCC_IC2_GetSource>
34182724:	65b8      	str	r0, [r7, #88]	@ 0x58
      uint32_t ic6src = LL_RCC_IC6_GetSource();
34182726:	f7ff fd45 	bl	341821b4 <LL_RCC_IC6_GetSource>
3418272a:	6578      	str	r0, [r7, #84]	@ 0x54
      uint32_t ic11src = LL_RCC_IC11_GetSource();
3418272c:	f7ff fd50 	bl	341821d0 <LL_RCC_IC11_GetSource>
34182730:	6538      	str	r0, [r7, #80]	@ 0x50
      /* PLL1 should not be disabled / reconfigured if used for IC1 (cpuclksrc) - return HAL_ERROR */
      if ((cpuclksrc == RCC_CPUCLKSOURCE_STATUS_IC1) && (ic1src == LL_RCC_ICCLKSOURCE_PLL1))
34182732:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
34182736:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
3418273a:	d104      	bne.n	34182746 <HAL_RCC_OscConfig+0x55a>
3418273c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
3418273e:	2b00      	cmp	r3, #0
34182740:	d101      	bne.n	34182746 <HAL_RCC_OscConfig+0x55a>
      {
        return HAL_ERROR;
34182742:	2301      	movs	r3, #1
34182744:	e12d      	b.n	341829a2 <HAL_RCC_OscConfig+0x7b6>
      }

      /* PLL1 should not be disabled / reconfigured if used for IC2, IC6 or IC11 (sysclksrc) - return HAL_ERROR  */
      if ((sysclksrc == RCC_SYSCLKSOURCE_STATUS_IC2_IC6_IC11) && ((ic2src == LL_RCC_ICCLKSOURCE_PLL1) ||
34182746:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
3418274a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418274e:	d10a      	bne.n	34182766 <HAL_RCC_OscConfig+0x57a>
34182750:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
34182752:	2b00      	cmp	r3, #0
34182754:	d005      	beq.n	34182762 <HAL_RCC_OscConfig+0x576>
34182756:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
34182758:	2b00      	cmp	r3, #0
3418275a:	d002      	beq.n	34182762 <HAL_RCC_OscConfig+0x576>
                                                                  (ic6src == LL_RCC_ICCLKSOURCE_PLL1) ||
3418275c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
3418275e:	2b00      	cmp	r3, #0
34182760:	d101      	bne.n	34182766 <HAL_RCC_OscConfig+0x57a>
                                                                  (ic11src == LL_RCC_ICCLKSOURCE_PLL1)))
      {
        return HAL_ERROR;
34182762:	2301      	movs	r3, #1
34182764:	e11d      	b.n	341829a2 <HAL_RCC_OscConfig+0x7b6>
      }
      /* PLL1 is not used, it can be configured */
      if (RCC_PLL_Config(RCC_PLL1_CONFIG, &(pRCC_OscInitStruct->PLL1)) != HAL_OK)
34182766:	687b      	ldr	r3, [r7, #4]
34182768:	3328      	adds	r3, #40	@ 0x28
3418276a:	4619      	mov	r1, r3
3418276c:	2000      	movs	r0, #0
3418276e:	f000 fca9 	bl	341830c4 <RCC_PLL_Config>
34182772:	4603      	mov	r3, r0
34182774:	2b00      	cmp	r3, #0
34182776:	d010      	beq.n	3418279a <HAL_RCC_OscConfig+0x5ae>
      {
        return HAL_ERROR;
34182778:	2301      	movs	r3, #1
3418277a:	e112      	b.n	341829a2 <HAL_RCC_OscConfig+0x7b6>
      }
    }
    else if ((pRCC_OscInitStruct->PLL1.PLLState == RCC_PLL_ON) && (pll1_ready == 0U))
3418277c:	687b      	ldr	r3, [r7, #4]
3418277e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
34182780:	2b02      	cmp	r3, #2
34182782:	d10a      	bne.n	3418279a <HAL_RCC_OscConfig+0x5ae>
34182784:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
34182786:	2b00      	cmp	r3, #0
34182788:	d107      	bne.n	3418279a <HAL_RCC_OscConfig+0x5ae>
    {
      if (RCC_PLL_Enable(RCC_PLL1_CONFIG) != HAL_OK)
3418278a:	2000      	movs	r0, #0
3418278c:	f000 fdca 	bl	34183324 <RCC_PLL_Enable>
34182790:	4603      	mov	r3, r0
34182792:	2b00      	cmp	r3, #0
34182794:	d001      	beq.n	3418279a <HAL_RCC_OscConfig+0x5ae>
      {
        return HAL_ERROR;
34182796:	2301      	movs	r3, #1
34182798:	e103      	b.n	341829a2 <HAL_RCC_OscConfig+0x7b6>

  /*-------------------------------- PLL2 Configuration ----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(pRCC_OscInitStruct->PLL2.PLLState));

  if (pRCC_OscInitStruct->PLL2.PLLState != RCC_PLL_NONE)
3418279a:	687b      	ldr	r3, [r7, #4]
3418279c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
3418279e:	2b00      	cmp	r3, #0
341827a0:	d054      	beq.n	3418284c <HAL_RCC_OscConfig+0x660>
  {
    uint32_t new_pll_config = RCC_PLL_IsNewConfig(RCC_PLL2_CONFIG, &(pRCC_OscInitStruct->PLL2));
341827a2:	687b      	ldr	r3, [r7, #4]
341827a4:	3344      	adds	r3, #68	@ 0x44
341827a6:	4619      	mov	r1, r3
341827a8:	2001      	movs	r0, #1
341827aa:	f000 fde7 	bl	3418337c <RCC_PLL_IsNewConfig>
341827ae:	64f8      	str	r0, [r7, #76]	@ 0x4c
    uint32_t pll2_ready = LL_RCC_PLL2_IsReady();
341827b0:	f7ff fc22 	bl	34181ff8 <LL_RCC_PLL2_IsReady>
341827b4:	64b8      	str	r0, [r7, #72]	@ 0x48
    if (new_pll_config == 1U)
341827b6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
341827b8:	2b01      	cmp	r3, #1
341827ba:	d134      	bne.n	34182826 <HAL_RCC_OscConfig+0x63a>
    {
      uint32_t ic1src = LL_RCC_IC1_GetSource();
341827bc:	f7ff fcbe 	bl	3418213c <LL_RCC_IC1_GetSource>
341827c0:	6478      	str	r0, [r7, #68]	@ 0x44
      uint32_t ic2src = LL_RCC_IC2_GetSource();
341827c2:	f7ff fcd9 	bl	34182178 <LL_RCC_IC2_GetSource>
341827c6:	6438      	str	r0, [r7, #64]	@ 0x40
      uint32_t ic6src = LL_RCC_IC6_GetSource();
341827c8:	f7ff fcf4 	bl	341821b4 <LL_RCC_IC6_GetSource>
341827cc:	63f8      	str	r0, [r7, #60]	@ 0x3c
      uint32_t ic11src = LL_RCC_IC11_GetSource();
341827ce:	f7ff fcff 	bl	341821d0 <LL_RCC_IC11_GetSource>
341827d2:	63b8      	str	r0, [r7, #56]	@ 0x38
      /* PLL2 should not be disabled / reconfigured if used for IC1 (cpuclksrc) - return HAL_ERROR */
      if ((cpuclksrc == RCC_CPUCLKSOURCE_STATUS_IC1) && (ic1src == LL_RCC_ICCLKSOURCE_PLL2))
341827d4:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
341827d8:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
341827dc:	d105      	bne.n	341827ea <HAL_RCC_OscConfig+0x5fe>
341827de:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
341827e0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
341827e4:	d101      	bne.n	341827ea <HAL_RCC_OscConfig+0x5fe>
      {
        return HAL_ERROR;
341827e6:	2301      	movs	r3, #1
341827e8:	e0db      	b.n	341829a2 <HAL_RCC_OscConfig+0x7b6>
      }

      /* PLL2 should not be disabled / reconfigured if used for IC2, IC6 or IC11 (sysclksrc) - return HAL_ERROR  */
      if ((sysclksrc == RCC_SYSCLKSOURCE_STATUS_IC2_IC6_IC11) && ((ic2src == LL_RCC_ICCLKSOURCE_PLL2) ||
341827ea:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
341827ee:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
341827f2:	d10d      	bne.n	34182810 <HAL_RCC_OscConfig+0x624>
341827f4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
341827f6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
341827fa:	d007      	beq.n	3418280c <HAL_RCC_OscConfig+0x620>
341827fc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
341827fe:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
34182802:	d003      	beq.n	3418280c <HAL_RCC_OscConfig+0x620>
                                                                  (ic6src == LL_RCC_ICCLKSOURCE_PLL2) ||
34182804:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
34182806:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3418280a:	d101      	bne.n	34182810 <HAL_RCC_OscConfig+0x624>
                                                                  (ic11src == LL_RCC_ICCLKSOURCE_PLL2)))
      {
        return HAL_ERROR;
3418280c:	2301      	movs	r3, #1
3418280e:	e0c8      	b.n	341829a2 <HAL_RCC_OscConfig+0x7b6>
      }
      /* PLL2 is not used, it can be configured */
      if (RCC_PLL_Config(RCC_PLL2_CONFIG, &(pRCC_OscInitStruct->PLL2)) != HAL_OK)
34182810:	687b      	ldr	r3, [r7, #4]
34182812:	3344      	adds	r3, #68	@ 0x44
34182814:	4619      	mov	r1, r3
34182816:	2001      	movs	r0, #1
34182818:	f000 fc54 	bl	341830c4 <RCC_PLL_Config>
3418281c:	4603      	mov	r3, r0
3418281e:	2b00      	cmp	r3, #0
34182820:	d014      	beq.n	3418284c <HAL_RCC_OscConfig+0x660>
      {
        return HAL_ERROR;
34182822:	2301      	movs	r3, #1
34182824:	e0bd      	b.n	341829a2 <HAL_RCC_OscConfig+0x7b6>
      }
    }
    else if ((pRCC_OscInitStruct->PLL2.PLLState == RCC_PLL_ON) && (pll2_ready == 0U))
34182826:	687b      	ldr	r3, [r7, #4]
34182828:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
3418282a:	2b02      	cmp	r3, #2
3418282c:	d10e      	bne.n	3418284c <HAL_RCC_OscConfig+0x660>
3418282e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
34182830:	2b00      	cmp	r3, #0
34182832:	d10b      	bne.n	3418284c <HAL_RCC_OscConfig+0x660>
    {
      if (RCC_PLL_Enable(RCC_PLL2_CONFIG) != HAL_OK)
34182834:	2001      	movs	r0, #1
34182836:	f000 fd75 	bl	34183324 <RCC_PLL_Enable>
3418283a:	4603      	mov	r3, r0
3418283c:	2b00      	cmp	r3, #0
3418283e:	d005      	beq.n	3418284c <HAL_RCC_OscConfig+0x660>
      {
        return HAL_ERROR;
34182840:	2301      	movs	r3, #1
34182842:	e0ae      	b.n	341829a2 <HAL_RCC_OscConfig+0x7b6>
34182844:	56028000 	.word	0x56028000
34182848:	00018002 	.word	0x00018002

  /*-------------------------------- PLL3 Configuration ----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(pRCC_OscInitStruct->PLL3.PLLState));

  if (pRCC_OscInitStruct->PLL3.PLLState != RCC_PLL_NONE)
3418284c:	687b      	ldr	r3, [r7, #4]
3418284e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
34182850:	2b00      	cmp	r3, #0
34182852:	d050      	beq.n	341828f6 <HAL_RCC_OscConfig+0x70a>
  {
    uint32_t new_pll_config = RCC_PLL_IsNewConfig(RCC_PLL3_CONFIG, &(pRCC_OscInitStruct->PLL3));
34182854:	687b      	ldr	r3, [r7, #4]
34182856:	3360      	adds	r3, #96	@ 0x60
34182858:	4619      	mov	r1, r3
3418285a:	2002      	movs	r0, #2
3418285c:	f000 fd8e 	bl	3418337c <RCC_PLL_IsNewConfig>
34182860:	6378      	str	r0, [r7, #52]	@ 0x34
    uint32_t pll3_ready = LL_RCC_PLL1_IsReady();
34182862:	f7ff fb93 	bl	34181f8c <LL_RCC_PLL1_IsReady>
34182866:	6338      	str	r0, [r7, #48]	@ 0x30
    if (new_pll_config == 1U)
34182868:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
3418286a:	2b01      	cmp	r3, #1
3418286c:	d134      	bne.n	341828d8 <HAL_RCC_OscConfig+0x6ec>
    {
      uint32_t ic1src = LL_RCC_IC1_GetSource();
3418286e:	f7ff fc65 	bl	3418213c <LL_RCC_IC1_GetSource>
34182872:	62f8      	str	r0, [r7, #44]	@ 0x2c
      uint32_t ic2src = LL_RCC_IC2_GetSource();
34182874:	f7ff fc80 	bl	34182178 <LL_RCC_IC2_GetSource>
34182878:	62b8      	str	r0, [r7, #40]	@ 0x28
      uint32_t ic6src = LL_RCC_IC6_GetSource();
3418287a:	f7ff fc9b 	bl	341821b4 <LL_RCC_IC6_GetSource>
3418287e:	6278      	str	r0, [r7, #36]	@ 0x24
      uint32_t ic11src = LL_RCC_IC11_GetSource();
34182880:	f7ff fca6 	bl	341821d0 <LL_RCC_IC11_GetSource>
34182884:	6238      	str	r0, [r7, #32]
      /* PLL3 should not be disabled / reconfigured if used for IC1 (cpuclksrc) - return HAL_ERROR */
      if ((cpuclksrc == RCC_CPUCLKSOURCE_STATUS_IC1) && (ic1src == LL_RCC_ICCLKSOURCE_PLL3))
34182886:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
3418288a:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
3418288e:	d105      	bne.n	3418289c <HAL_RCC_OscConfig+0x6b0>
34182890:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
34182892:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34182896:	d101      	bne.n	3418289c <HAL_RCC_OscConfig+0x6b0>
      {
        return HAL_ERROR;
34182898:	2301      	movs	r3, #1
3418289a:	e082      	b.n	341829a2 <HAL_RCC_OscConfig+0x7b6>
      }
      /* PLL3 should not be disabled / reconfigured if used for IC2, IC6 or IC11 (sysclksrc) - return HAL_ERROR  */
      if ((sysclksrc == RCC_SYSCLKSOURCE_STATUS_IC2_IC6_IC11) && ((ic2src == LL_RCC_ICCLKSOURCE_PLL3) ||
3418289c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
341828a0:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
341828a4:	d10d      	bne.n	341828c2 <HAL_RCC_OscConfig+0x6d6>
341828a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
341828a8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
341828ac:	d007      	beq.n	341828be <HAL_RCC_OscConfig+0x6d2>
341828ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
341828b0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
341828b4:	d003      	beq.n	341828be <HAL_RCC_OscConfig+0x6d2>
                                                                  (ic6src == LL_RCC_ICCLKSOURCE_PLL3) ||
341828b6:	6a3b      	ldr	r3, [r7, #32]
341828b8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
341828bc:	d101      	bne.n	341828c2 <HAL_RCC_OscConfig+0x6d6>
                                                                  (ic11src == LL_RCC_ICCLKSOURCE_PLL3)))
      {
        return HAL_ERROR;
341828be:	2301      	movs	r3, #1
341828c0:	e06f      	b.n	341829a2 <HAL_RCC_OscConfig+0x7b6>
      }
      /* PLL3 is not used, it can be configured */
      if (RCC_PLL_Config(RCC_PLL3_CONFIG, &(pRCC_OscInitStruct->PLL3)) != HAL_OK)
341828c2:	687b      	ldr	r3, [r7, #4]
341828c4:	3360      	adds	r3, #96	@ 0x60
341828c6:	4619      	mov	r1, r3
341828c8:	2002      	movs	r0, #2
341828ca:	f000 fbfb 	bl	341830c4 <RCC_PLL_Config>
341828ce:	4603      	mov	r3, r0
341828d0:	2b00      	cmp	r3, #0
341828d2:	d010      	beq.n	341828f6 <HAL_RCC_OscConfig+0x70a>
      {
        return HAL_ERROR;
341828d4:	2301      	movs	r3, #1
341828d6:	e064      	b.n	341829a2 <HAL_RCC_OscConfig+0x7b6>
      }
    }
    else if ((pRCC_OscInitStruct->PLL3.PLLState == RCC_PLL_ON) && (pll3_ready == 0U))
341828d8:	687b      	ldr	r3, [r7, #4]
341828da:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
341828dc:	2b02      	cmp	r3, #2
341828de:	d10a      	bne.n	341828f6 <HAL_RCC_OscConfig+0x70a>
341828e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
341828e2:	2b00      	cmp	r3, #0
341828e4:	d107      	bne.n	341828f6 <HAL_RCC_OscConfig+0x70a>
    {
      if (RCC_PLL_Enable(RCC_PLL3_CONFIG) != HAL_OK)
341828e6:	2002      	movs	r0, #2
341828e8:	f000 fd1c 	bl	34183324 <RCC_PLL_Enable>
341828ec:	4603      	mov	r3, r0
341828ee:	2b00      	cmp	r3, #0
341828f0:	d001      	beq.n	341828f6 <HAL_RCC_OscConfig+0x70a>
      {
        return HAL_ERROR;
341828f2:	2301      	movs	r3, #1
341828f4:	e055      	b.n	341829a2 <HAL_RCC_OscConfig+0x7b6>

  /*-------------------------------- PLL4 Configuration ----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(pRCC_OscInitStruct->PLL4.PLLState));

  if (pRCC_OscInitStruct->PLL4.PLLState != RCC_PLL_NONE)
341828f6:	687b      	ldr	r3, [r7, #4]
341828f8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
341828fa:	2b00      	cmp	r3, #0
341828fc:	d050      	beq.n	341829a0 <HAL_RCC_OscConfig+0x7b4>
  {
    uint32_t new_pll_config = RCC_PLL_IsNewConfig(RCC_PLL4_CONFIG, &(pRCC_OscInitStruct->PLL4));
341828fe:	687b      	ldr	r3, [r7, #4]
34182900:	337c      	adds	r3, #124	@ 0x7c
34182902:	4619      	mov	r1, r3
34182904:	2003      	movs	r0, #3
34182906:	f000 fd39 	bl	3418337c <RCC_PLL_IsNewConfig>
3418290a:	61f8      	str	r0, [r7, #28]
    uint32_t pll4_ready = LL_RCC_PLL4_IsReady();
3418290c:	f7ff fbe0 	bl	341820d0 <LL_RCC_PLL4_IsReady>
34182910:	61b8      	str	r0, [r7, #24]

    if (new_pll_config == 1U)
34182912:	69fb      	ldr	r3, [r7, #28]
34182914:	2b01      	cmp	r3, #1
34182916:	d134      	bne.n	34182982 <HAL_RCC_OscConfig+0x796>
    {
      uint32_t ic1src = LL_RCC_IC1_GetSource();
34182918:	f7ff fc10 	bl	3418213c <LL_RCC_IC1_GetSource>
3418291c:	6178      	str	r0, [r7, #20]
      uint32_t ic2src = LL_RCC_IC2_GetSource();
3418291e:	f7ff fc2b 	bl	34182178 <LL_RCC_IC2_GetSource>
34182922:	6138      	str	r0, [r7, #16]
      uint32_t ic6src = LL_RCC_IC6_GetSource();
34182924:	f7ff fc46 	bl	341821b4 <LL_RCC_IC6_GetSource>
34182928:	60f8      	str	r0, [r7, #12]
      uint32_t ic11src = LL_RCC_IC11_GetSource();
3418292a:	f7ff fc51 	bl	341821d0 <LL_RCC_IC11_GetSource>
3418292e:	60b8      	str	r0, [r7, #8]
      /* PLL4 should not be disabled / reconfigured if used for IC1 (cpuclksrc) - return HAL_ERROR */
      if ((cpuclksrc == RCC_CPUCLKSOURCE_STATUS_IC1) && (ic1src == LL_RCC_ICCLKSOURCE_PLL4))
34182930:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
34182934:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
34182938:	d105      	bne.n	34182946 <HAL_RCC_OscConfig+0x75a>
3418293a:	697b      	ldr	r3, [r7, #20]
3418293c:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34182940:	d101      	bne.n	34182946 <HAL_RCC_OscConfig+0x75a>
      {
        return HAL_ERROR;
34182942:	2301      	movs	r3, #1
34182944:	e02d      	b.n	341829a2 <HAL_RCC_OscConfig+0x7b6>
      }
      /* PLL4 should not be disabled / reconfigured if used for IC2, IC6 or IC11 (sysclksrc) - return HAL_ERROR  */
      if ((sysclksrc == RCC_SYSCLKSOURCE_STATUS_IC2_IC6_IC11) && ((ic2src == LL_RCC_ICCLKSOURCE_PLL4) ||
34182946:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
3418294a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418294e:	d10d      	bne.n	3418296c <HAL_RCC_OscConfig+0x780>
34182950:	693b      	ldr	r3, [r7, #16]
34182952:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34182956:	d007      	beq.n	34182968 <HAL_RCC_OscConfig+0x77c>
34182958:	68fb      	ldr	r3, [r7, #12]
3418295a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418295e:	d003      	beq.n	34182968 <HAL_RCC_OscConfig+0x77c>
                                                                  (ic6src == LL_RCC_ICCLKSOURCE_PLL4) ||
34182960:	68bb      	ldr	r3, [r7, #8]
34182962:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34182966:	d101      	bne.n	3418296c <HAL_RCC_OscConfig+0x780>
                                                                  (ic11src == LL_RCC_ICCLKSOURCE_PLL4)))
      {
        return HAL_ERROR;
34182968:	2301      	movs	r3, #1
3418296a:	e01a      	b.n	341829a2 <HAL_RCC_OscConfig+0x7b6>
      }
      /* PLL4 is not used, it can be configured */
      if (RCC_PLL_Config(RCC_PLL4_CONFIG, &(pRCC_OscInitStruct->PLL4)) != HAL_OK)
3418296c:	687b      	ldr	r3, [r7, #4]
3418296e:	337c      	adds	r3, #124	@ 0x7c
34182970:	4619      	mov	r1, r3
34182972:	2003      	movs	r0, #3
34182974:	f000 fba6 	bl	341830c4 <RCC_PLL_Config>
34182978:	4603      	mov	r3, r0
3418297a:	2b00      	cmp	r3, #0
3418297c:	d010      	beq.n	341829a0 <HAL_RCC_OscConfig+0x7b4>
      {
        return HAL_ERROR;
3418297e:	2301      	movs	r3, #1
34182980:	e00f      	b.n	341829a2 <HAL_RCC_OscConfig+0x7b6>
      }
    }
    else if ((pRCC_OscInitStruct->PLL4.PLLState == RCC_PLL_ON) && (pll4_ready == 0U))
34182982:	687b      	ldr	r3, [r7, #4]
34182984:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
34182986:	2b02      	cmp	r3, #2
34182988:	d10a      	bne.n	341829a0 <HAL_RCC_OscConfig+0x7b4>
3418298a:	69bb      	ldr	r3, [r7, #24]
3418298c:	2b00      	cmp	r3, #0
3418298e:	d107      	bne.n	341829a0 <HAL_RCC_OscConfig+0x7b4>
    {
      if (RCC_PLL_Enable(RCC_PLL4_CONFIG) != HAL_OK)
34182990:	2003      	movs	r0, #3
34182992:	f000 fcc7 	bl	34183324 <RCC_PLL_Enable>
34182996:	4603      	mov	r3, r0
34182998:	2b00      	cmp	r3, #0
3418299a:	d001      	beq.n	341829a0 <HAL_RCC_OscConfig+0x7b4>
      {
        return HAL_ERROR;
3418299c:	2301      	movs	r3, #1
3418299e:	e000      	b.n	341829a2 <HAL_RCC_OscConfig+0x7b6>
    {
      /* Nothing to do */
    }
  }

  return HAL_OK;
341829a0:	2300      	movs	r3, #0
}
341829a2:	4618      	mov	r0, r3
341829a4:	3788      	adds	r7, #136	@ 0x88
341829a6:	46bd      	mov	sp, r7
341829a8:	bd80      	pop	{r7, pc}
341829aa:	bf00      	nop

341829ac <HAL_RCC_ClockConfig>:
  *         You can use HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *pRCC_ClkInitStruct)
{
341829ac:	b580      	push	{r7, lr}
341829ae:	b084      	sub	sp, #16
341829b0:	af00      	add	r7, sp, #0
341829b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check Null pointer */
  if (pRCC_ClkInitStruct == NULL)
341829b4:	687b      	ldr	r3, [r7, #4]
341829b6:	2b00      	cmp	r3, #0
341829b8:	d101      	bne.n	341829be <HAL_RCC_ClockConfig+0x12>
  {
    return HAL_ERROR;
341829ba:	2301      	movs	r3, #1
341829bc:	e1f2      	b.n	34182da4 <HAL_RCC_ClockConfig+0x3f8>
  assert_param(IS_RCC_CLOCKTYPE(pRCC_ClkInitStruct->ClockType));

  /* Increasing the BUS frequency divider ? */

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
341829be:	687b      	ldr	r3, [r7, #4]
341829c0:	681b      	ldr	r3, [r3, #0]
341829c2:	f003 0308 	and.w	r3, r3, #8
341829c6:	2b00      	cmp	r3, #0
341829c8:	d010      	beq.n	341829ec <HAL_RCC_ClockConfig+0x40>
  {
    assert_param(IS_RCC_PCLK1(pRCC_ClkInitStruct->APB1CLKDivider));
    if ((pRCC_ClkInitStruct->APB1CLKDivider) > (RCC->CFGR2 & RCC_CFGR2_PPRE1))
341829ca:	687b      	ldr	r3, [r7, #4]
341829cc:	691a      	ldr	r2, [r3, #16]
341829ce:	4ba3      	ldr	r3, [pc, #652]	@ (34182c5c <HAL_RCC_ClockConfig+0x2b0>)
341829d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
341829d2:	f003 0307 	and.w	r3, r3, #7
341829d6:	429a      	cmp	r2, r3
341829d8:	d908      	bls.n	341829ec <HAL_RCC_ClockConfig+0x40>
    {
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, (pRCC_ClkInitStruct->APB1CLKDivider));
341829da:	4ba0      	ldr	r3, [pc, #640]	@ (34182c5c <HAL_RCC_ClockConfig+0x2b0>)
341829dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
341829de:	f023 0207 	bic.w	r2, r3, #7
341829e2:	687b      	ldr	r3, [r7, #4]
341829e4:	691b      	ldr	r3, [r3, #16]
341829e6:	499d      	ldr	r1, [pc, #628]	@ (34182c5c <HAL_RCC_ClockConfig+0x2b0>)
341829e8:	4313      	orrs	r3, r2
341829ea:	624b      	str	r3, [r1, #36]	@ 0x24
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
341829ec:	687b      	ldr	r3, [r7, #4]
341829ee:	681b      	ldr	r3, [r3, #0]
341829f0:	f003 0310 	and.w	r3, r3, #16
341829f4:	2b00      	cmp	r3, #0
341829f6:	d010      	beq.n	34182a1a <HAL_RCC_ClockConfig+0x6e>
  {
    assert_param(IS_RCC_PCLK2(pRCC_ClkInitStruct->APB2CLKDivider));
    if ((pRCC_ClkInitStruct->APB2CLKDivider) > (RCC->CFGR2 & RCC_CFGR2_PPRE2))
341829f8:	687b      	ldr	r3, [r7, #4]
341829fa:	695a      	ldr	r2, [r3, #20]
341829fc:	4b97      	ldr	r3, [pc, #604]	@ (34182c5c <HAL_RCC_ClockConfig+0x2b0>)
341829fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
34182a00:	f003 0370 	and.w	r3, r3, #112	@ 0x70
34182a04:	429a      	cmp	r2, r3
34182a06:	d908      	bls.n	34182a1a <HAL_RCC_ClockConfig+0x6e>
    {
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, (pRCC_ClkInitStruct->APB2CLKDivider));
34182a08:	4b94      	ldr	r3, [pc, #592]	@ (34182c5c <HAL_RCC_ClockConfig+0x2b0>)
34182a0a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
34182a0c:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
34182a10:	687b      	ldr	r3, [r7, #4]
34182a12:	695b      	ldr	r3, [r3, #20]
34182a14:	4991      	ldr	r1, [pc, #580]	@ (34182c5c <HAL_RCC_ClockConfig+0x2b0>)
34182a16:	4313      	orrs	r3, r2
34182a18:	624b      	str	r3, [r1, #36]	@ 0x24
    }
  }

  /*-------------------------- PCLK4 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK4) == RCC_CLOCKTYPE_PCLK4)
34182a1a:	687b      	ldr	r3, [r7, #4]
34182a1c:	681b      	ldr	r3, [r3, #0]
34182a1e:	f003 0320 	and.w	r3, r3, #32
34182a22:	2b00      	cmp	r3, #0
34182a24:	d010      	beq.n	34182a48 <HAL_RCC_ClockConfig+0x9c>
  {
    assert_param(IS_RCC_PCLK4(pRCC_ClkInitStruct->APB4CLKDivider));
    if ((pRCC_ClkInitStruct->APB4CLKDivider) > (RCC->CFGR2 & RCC_CFGR2_PPRE4))
34182a26:	687b      	ldr	r3, [r7, #4]
34182a28:	699a      	ldr	r2, [r3, #24]
34182a2a:	4b8c      	ldr	r3, [pc, #560]	@ (34182c5c <HAL_RCC_ClockConfig+0x2b0>)
34182a2c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
34182a2e:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
34182a32:	429a      	cmp	r2, r3
34182a34:	d908      	bls.n	34182a48 <HAL_RCC_ClockConfig+0x9c>
    {
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE4, (pRCC_ClkInitStruct->APB4CLKDivider));
34182a36:	4b89      	ldr	r3, [pc, #548]	@ (34182c5c <HAL_RCC_ClockConfig+0x2b0>)
34182a38:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
34182a3a:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
34182a3e:	687b      	ldr	r3, [r7, #4]
34182a40:	699b      	ldr	r3, [r3, #24]
34182a42:	4986      	ldr	r1, [pc, #536]	@ (34182c5c <HAL_RCC_ClockConfig+0x2b0>)
34182a44:	4313      	orrs	r3, r2
34182a46:	624b      	str	r3, [r1, #36]	@ 0x24
    }
  }

  /*-------------------------- PCLK5 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK5) == RCC_CLOCKTYPE_PCLK5)
34182a48:	687b      	ldr	r3, [r7, #4]
34182a4a:	681b      	ldr	r3, [r3, #0]
34182a4c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
34182a50:	2b00      	cmp	r3, #0
34182a52:	d010      	beq.n	34182a76 <HAL_RCC_ClockConfig+0xca>
  {
    assert_param(IS_RCC_PCLK5(pRCC_ClkInitStruct->APB5CLKDivider));
    if ((pRCC_ClkInitStruct->APB5CLKDivider) > (RCC->CFGR2 & RCC_CFGR2_PPRE5))
34182a54:	687b      	ldr	r3, [r7, #4]
34182a56:	69da      	ldr	r2, [r3, #28]
34182a58:	4b80      	ldr	r3, [pc, #512]	@ (34182c5c <HAL_RCC_ClockConfig+0x2b0>)
34182a5a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
34182a5c:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
34182a60:	429a      	cmp	r2, r3
34182a62:	d908      	bls.n	34182a76 <HAL_RCC_ClockConfig+0xca>
    {
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE5, (pRCC_ClkInitStruct->APB5CLKDivider));
34182a64:	4b7d      	ldr	r3, [pc, #500]	@ (34182c5c <HAL_RCC_ClockConfig+0x2b0>)
34182a66:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
34182a68:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
34182a6c:	687b      	ldr	r3, [r7, #4]
34182a6e:	69db      	ldr	r3, [r3, #28]
34182a70:	497a      	ldr	r1, [pc, #488]	@ (34182c5c <HAL_RCC_ClockConfig+0x2b0>)
34182a72:	4313      	orrs	r3, r2
34182a74:	624b      	str	r3, [r1, #36]	@ 0x24
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
34182a76:	687b      	ldr	r3, [r7, #4]
34182a78:	681b      	ldr	r3, [r3, #0]
34182a7a:	f003 0304 	and.w	r3, r3, #4
34182a7e:	2b00      	cmp	r3, #0
34182a80:	d010      	beq.n	34182aa4 <HAL_RCC_ClockConfig+0xf8>
  {
    assert_param(IS_RCC_HCLK(pRCC_ClkInitStruct->AHBCLKDivider));
    if ((pRCC_ClkInitStruct->AHBCLKDivider) > (RCC->CFGR2 & RCC_CFGR2_HPRE))
34182a82:	687b      	ldr	r3, [r7, #4]
34182a84:	68da      	ldr	r2, [r3, #12]
34182a86:	4b75      	ldr	r3, [pc, #468]	@ (34182c5c <HAL_RCC_ClockConfig+0x2b0>)
34182a88:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
34182a8a:	f403 03e0 	and.w	r3, r3, #7340032	@ 0x700000
34182a8e:	429a      	cmp	r2, r3
34182a90:	d908      	bls.n	34182aa4 <HAL_RCC_ClockConfig+0xf8>
    {
      /* Set the new HCLK clock divider */
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pRCC_ClkInitStruct->AHBCLKDivider);
34182a92:	4b72      	ldr	r3, [pc, #456]	@ (34182c5c <HAL_RCC_ClockConfig+0x2b0>)
34182a94:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
34182a96:	f423 02e0 	bic.w	r2, r3, #7340032	@ 0x700000
34182a9a:	687b      	ldr	r3, [r7, #4]
34182a9c:	68db      	ldr	r3, [r3, #12]
34182a9e:	496f      	ldr	r1, [pc, #444]	@ (34182c5c <HAL_RCC_ClockConfig+0x2b0>)
34182aa0:	4313      	orrs	r3, r2
34182aa2:	624b      	str	r3, [r1, #36]	@ 0x24
    }
  }

  /*------------------------- CPUCLK Configuration -------------------------*/
  if ((pRCC_ClkInitStruct->ClockType & RCC_CLOCKTYPE_CPUCLK) == RCC_CLOCKTYPE_CPUCLK)
34182aa4:	687b      	ldr	r3, [r7, #4]
34182aa6:	681b      	ldr	r3, [r3, #0]
34182aa8:	f003 0301 	and.w	r3, r3, #1
34182aac:	2b00      	cmp	r3, #0
34182aae:	d063      	beq.n	34182b78 <HAL_RCC_ClockConfig+0x1cc>
  {
    assert_param(IS_RCC_CPUCLKSOURCE(pRCC_ClkInitStruct->CPUCLKSource));

    /* HSE is selected as CPU Clock Source */
    if (pRCC_ClkInitStruct->CPUCLKSource == RCC_CPUCLKSOURCE_HSE)
34182ab0:	687b      	ldr	r3, [r7, #4]
34182ab2:	685b      	ldr	r3, [r3, #4]
34182ab4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
34182ab8:	d106      	bne.n	34182ac8 <HAL_RCC_ClockConfig+0x11c>
    {
      /* Check the HSE ready flag */
      if (LL_RCC_HSE_IsReady() == 0U)
34182aba:	f7ff f92b 	bl	34181d14 <LL_RCC_HSE_IsReady>
34182abe:	4603      	mov	r3, r0
34182ac0:	2b00      	cmp	r3, #0
34182ac2:	d134      	bne.n	34182b2e <HAL_RCC_ClockConfig+0x182>
      {
        return HAL_ERROR;
34182ac4:	2301      	movs	r3, #1
34182ac6:	e16d      	b.n	34182da4 <HAL_RCC_ClockConfig+0x3f8>
      }
    }
    /* PLL is selected as CPU Clock Source */
    else if (pRCC_ClkInitStruct->CPUCLKSource == RCC_CPUCLKSOURCE_IC1)
34182ac8:	687b      	ldr	r3, [r7, #4]
34182aca:	685b      	ldr	r3, [r3, #4]
34182acc:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
34182ad0:	d11a      	bne.n	34182b08 <HAL_RCC_ClockConfig+0x15c>
      assert_param(IS_RCC_ICCLKSOURCE(pRCC_ClkInitStruct->IC1Selection.ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(pRCC_ClkInitStruct->IC1Selection.ClockDivider));

      /* ICx clock switch requires both origin and destination clock source to be active */
      /* Check IC1 origin and target clock sources availability */
      if (RCC_IC_CheckPLLSources(LL_RCC_IC1_GetSource(), pRCC_ClkInitStruct->IC1Selection.ClockSelection) != 1U)
34182ad2:	f7ff fb33 	bl	3418213c <LL_RCC_IC1_GetSource>
34182ad6:	4602      	mov	r2, r0
34182ad8:	687b      	ldr	r3, [r7, #4]
34182ada:	6a1b      	ldr	r3, [r3, #32]
34182adc:	4619      	mov	r1, r3
34182ade:	4610      	mov	r0, r2
34182ae0:	f000 fd00 	bl	341834e4 <RCC_IC_CheckPLLSources>
34182ae4:	4603      	mov	r3, r0
34182ae6:	2b01      	cmp	r3, #1
34182ae8:	d001      	beq.n	34182aee <HAL_RCC_ClockConfig+0x142>
      {
        return HAL_ERROR;
34182aea:	2301      	movs	r3, #1
34182aec:	e15a      	b.n	34182da4 <HAL_RCC_ClockConfig+0x3f8>
      }

      /* Configure IC1 source and divider */
      WRITE_REG(RCC->IC1CFGR, pRCC_ClkInitStruct->IC1Selection.ClockSelection | \
34182aee:	687b      	ldr	r3, [r7, #4]
34182af0:	6a1a      	ldr	r2, [r3, #32]
34182af2:	687b      	ldr	r3, [r7, #4]
34182af4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
34182af6:	3b01      	subs	r3, #1
34182af8:	041b      	lsls	r3, r3, #16
34182afa:	4958      	ldr	r1, [pc, #352]	@ (34182c5c <HAL_RCC_ClockConfig+0x2b0>)
34182afc:	4313      	orrs	r3, r2
34182afe:	f8c1 30c4 	str.w	r3, [r1, #196]	@ 0xc4
                ((pRCC_ClkInitStruct->IC1Selection.ClockDivider - 1U) << RCC_IC1CFGR_IC1INT_Pos));

      /* Enable IC1 */
      LL_RCC_IC1_Enable();
34182b02:	f7ff fb0d 	bl	34182120 <LL_RCC_IC1_Enable>
34182b06:	e012      	b.n	34182b2e <HAL_RCC_ClockConfig+0x182>
    }
    /* MSI is selected as CPU Clock Source */
    else if (pRCC_ClkInitStruct->CPUCLKSource == RCC_CPUCLKSOURCE_MSI)
34182b08:	687b      	ldr	r3, [r7, #4]
34182b0a:	685b      	ldr	r3, [r3, #4]
34182b0c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
34182b10:	d106      	bne.n	34182b20 <HAL_RCC_ClockConfig+0x174>
    {
      /* Check the MSI ready flag */
      if (LL_RCC_MSI_IsReady() == 0U)
34182b12:	f7ff f997 	bl	34181e44 <LL_RCC_MSI_IsReady>
34182b16:	4603      	mov	r3, r0
34182b18:	2b00      	cmp	r3, #0
34182b1a:	d108      	bne.n	34182b2e <HAL_RCC_ClockConfig+0x182>
      {
        return HAL_ERROR;
34182b1c:	2301      	movs	r3, #1
34182b1e:	e141      	b.n	34182da4 <HAL_RCC_ClockConfig+0x3f8>
    }
    /* HSI is selected as CPU Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (LL_RCC_HSI_IsReady() == 0U)
34182b20:	f7ff f928 	bl	34181d74 <LL_RCC_HSI_IsReady>
34182b24:	4603      	mov	r3, r0
34182b26:	2b00      	cmp	r3, #0
34182b28:	d101      	bne.n	34182b2e <HAL_RCC_ClockConfig+0x182>
      {
        return HAL_ERROR;
34182b2a:	2301      	movs	r3, #1
34182b2c:	e13a      	b.n	34182da4 <HAL_RCC_ClockConfig+0x3f8>
      }
    }

    /* Switch the CPU clock */
    MODIFY_REG(RCC->CFGR1, RCC_CFGR1_CPUSW, pRCC_ClkInitStruct->CPUCLKSource);
34182b2e:	4b4b      	ldr	r3, [pc, #300]	@ (34182c5c <HAL_RCC_ClockConfig+0x2b0>)
34182b30:	6a1b      	ldr	r3, [r3, #32]
34182b32:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
34182b36:	687b      	ldr	r3, [r7, #4]
34182b38:	685b      	ldr	r3, [r3, #4]
34182b3a:	4948      	ldr	r1, [pc, #288]	@ (34182c5c <HAL_RCC_ClockConfig+0x2b0>)
34182b3c:	4313      	orrs	r3, r2
34182b3e:	620b      	str	r3, [r1, #32]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
34182b40:	f009 fec6 	bl	3418c8d0 <HAL_GetTick>
34182b44:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_CPUCLK_SOURCE() != (pRCC_ClkInitStruct->CPUCLKSource << 4U))
34182b46:	e00a      	b.n	34182b5e <HAL_RCC_ClockConfig+0x1b2>
    {
      if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
34182b48:	f009 fec2 	bl	3418c8d0 <HAL_GetTick>
34182b4c:	4602      	mov	r2, r0
34182b4e:	68fb      	ldr	r3, [r7, #12]
34182b50:	1ad3      	subs	r3, r2, r3
34182b52:	f241 3288 	movw	r2, #5000	@ 0x1388
34182b56:	4293      	cmp	r3, r2
34182b58:	d901      	bls.n	34182b5e <HAL_RCC_ClockConfig+0x1b2>
      {
        return HAL_TIMEOUT;
34182b5a:	2303      	movs	r3, #3
34182b5c:	e122      	b.n	34182da4 <HAL_RCC_ClockConfig+0x3f8>
    while (__HAL_RCC_GET_CPUCLK_SOURCE() != (pRCC_ClkInitStruct->CPUCLKSource << 4U))
34182b5e:	f7ff f9eb 	bl	34181f38 <LL_RCC_GetCpuClkSource>
34182b62:	4602      	mov	r2, r0
34182b64:	687b      	ldr	r3, [r7, #4]
34182b66:	685b      	ldr	r3, [r3, #4]
34182b68:	011b      	lsls	r3, r3, #4
34182b6a:	429a      	cmp	r2, r3
34182b6c:	d1ec      	bne.n	34182b48 <HAL_RCC_ClockConfig+0x19c>
      }
    }

    /* Update the SystemCoreClock global variable with CPU clock */
    SystemCoreClock = HAL_RCC_GetCpuClockFreq();
34182b6e:	f000 f921 	bl	34182db4 <HAL_RCC_GetCpuClockFreq>
34182b72:	4603      	mov	r3, r0
34182b74:	4a3a      	ldr	r2, [pc, #232]	@ (34182c60 <HAL_RCC_ClockConfig+0x2b4>)
34182b76:	6013      	str	r3, [r2, #0]

  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if ((pRCC_ClkInitStruct->ClockType & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
34182b78:	687b      	ldr	r3, [r7, #4]
34182b7a:	681b      	ldr	r3, [r3, #0]
34182b7c:	f003 0302 	and.w	r3, r3, #2
34182b80:	2b00      	cmp	r3, #0
34182b82:	f000 8096 	beq.w	34182cb2 <HAL_RCC_ClockConfig+0x306>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(pRCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System bus clock source */
    if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
34182b86:	687b      	ldr	r3, [r7, #4]
34182b88:	689b      	ldr	r3, [r3, #8]
34182b8a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
34182b8e:	d106      	bne.n	34182b9e <HAL_RCC_ClockConfig+0x1f2>
    {
      /* Check the HSE ready flag */
      if (LL_RCC_HSE_IsReady() == 0U)
34182b90:	f7ff f8c0 	bl	34181d14 <LL_RCC_HSE_IsReady>
34182b94:	4603      	mov	r3, r0
34182b96:	2b00      	cmp	r3, #0
34182b98:	d16b      	bne.n	34182c72 <HAL_RCC_ClockConfig+0x2c6>
      {
        return HAL_ERROR;
34182b9a:	2301      	movs	r3, #1
34182b9c:	e102      	b.n	34182da4 <HAL_RCC_ClockConfig+0x3f8>
      }
    }
    /* PLL output is selected as System bus clock source */
    else if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_IC2_IC6_IC11)
34182b9e:	687b      	ldr	r3, [r7, #4]
34182ba0:	689b      	ldr	r3, [r3, #8]
34182ba2:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
34182ba6:	d14d      	bne.n	34182c44 <HAL_RCC_ClockConfig+0x298>
      assert_param(IS_RCC_ICCLKSOURCE(pRCC_ClkInitStruct->IC11Selection.ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(pRCC_ClkInitStruct->IC11Selection.ClockDivider));

      /* ICx clock switch requires both origin and destination clock source to be active */
      /* Check IC2/IC6/IC11 origin and target clock sources availability */
      if (RCC_IC_CheckPLLSources(LL_RCC_IC2_GetSource(), pRCC_ClkInitStruct->IC2Selection.ClockSelection) != 1U)
34182ba8:	f7ff fae6 	bl	34182178 <LL_RCC_IC2_GetSource>
34182bac:	4602      	mov	r2, r0
34182bae:	687b      	ldr	r3, [r7, #4]
34182bb0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
34182bb2:	4619      	mov	r1, r3
34182bb4:	4610      	mov	r0, r2
34182bb6:	f000 fc95 	bl	341834e4 <RCC_IC_CheckPLLSources>
34182bba:	4603      	mov	r3, r0
34182bbc:	2b01      	cmp	r3, #1
34182bbe:	d001      	beq.n	34182bc4 <HAL_RCC_ClockConfig+0x218>
      {
        return HAL_ERROR;
34182bc0:	2301      	movs	r3, #1
34182bc2:	e0ef      	b.n	34182da4 <HAL_RCC_ClockConfig+0x3f8>
      }
      if (RCC_IC_CheckPLLSources(LL_RCC_IC6_GetSource(), pRCC_ClkInitStruct->IC6Selection.ClockSelection) != 1U)
34182bc4:	f7ff faf6 	bl	341821b4 <LL_RCC_IC6_GetSource>
34182bc8:	4602      	mov	r2, r0
34182bca:	687b      	ldr	r3, [r7, #4]
34182bcc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
34182bce:	4619      	mov	r1, r3
34182bd0:	4610      	mov	r0, r2
34182bd2:	f000 fc87 	bl	341834e4 <RCC_IC_CheckPLLSources>
34182bd6:	4603      	mov	r3, r0
34182bd8:	2b01      	cmp	r3, #1
34182bda:	d001      	beq.n	34182be0 <HAL_RCC_ClockConfig+0x234>
      {
        return HAL_ERROR;
34182bdc:	2301      	movs	r3, #1
34182bde:	e0e1      	b.n	34182da4 <HAL_RCC_ClockConfig+0x3f8>
      }
      if (RCC_IC_CheckPLLSources(LL_RCC_IC11_GetSource(), pRCC_ClkInitStruct->IC11Selection.ClockSelection) != 1U)
34182be0:	f7ff faf6 	bl	341821d0 <LL_RCC_IC11_GetSource>
34182be4:	4602      	mov	r2, r0
34182be6:	687b      	ldr	r3, [r7, #4]
34182be8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
34182bea:	4619      	mov	r1, r3
34182bec:	4610      	mov	r0, r2
34182bee:	f000 fc79 	bl	341834e4 <RCC_IC_CheckPLLSources>
34182bf2:	4603      	mov	r3, r0
34182bf4:	2b01      	cmp	r3, #1
34182bf6:	d001      	beq.n	34182bfc <HAL_RCC_ClockConfig+0x250>
      {
        return HAL_ERROR;
34182bf8:	2301      	movs	r3, #1
34182bfa:	e0d3      	b.n	34182da4 <HAL_RCC_ClockConfig+0x3f8>
      }

      /* Configure IC2, IC6 and IC11 sources and dividers */
      WRITE_REG(RCC->IC2CFGR, pRCC_ClkInitStruct->IC2Selection.ClockSelection | \
34182bfc:	687b      	ldr	r3, [r7, #4]
34182bfe:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
34182c00:	687b      	ldr	r3, [r7, #4]
34182c02:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
34182c04:	3b01      	subs	r3, #1
34182c06:	041b      	lsls	r3, r3, #16
34182c08:	4914      	ldr	r1, [pc, #80]	@ (34182c5c <HAL_RCC_ClockConfig+0x2b0>)
34182c0a:	4313      	orrs	r3, r2
34182c0c:	f8c1 30c8 	str.w	r3, [r1, #200]	@ 0xc8
                ((pRCC_ClkInitStruct->IC2Selection.ClockDivider - 1U) << RCC_IC2CFGR_IC2INT_Pos));
      WRITE_REG(RCC->IC6CFGR, pRCC_ClkInitStruct->IC6Selection.ClockSelection | \
34182c10:	687b      	ldr	r3, [r7, #4]
34182c12:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
34182c14:	687b      	ldr	r3, [r7, #4]
34182c16:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
34182c18:	3b01      	subs	r3, #1
34182c1a:	041b      	lsls	r3, r3, #16
34182c1c:	490f      	ldr	r1, [pc, #60]	@ (34182c5c <HAL_RCC_ClockConfig+0x2b0>)
34182c1e:	4313      	orrs	r3, r2
34182c20:	f8c1 30d8 	str.w	r3, [r1, #216]	@ 0xd8
                ((pRCC_ClkInitStruct->IC6Selection.ClockDivider - 1U) << RCC_IC6CFGR_IC6INT_Pos));
      WRITE_REG(RCC->IC11CFGR, pRCC_ClkInitStruct->IC11Selection.ClockSelection | \
34182c24:	687b      	ldr	r3, [r7, #4]
34182c26:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
34182c28:	687b      	ldr	r3, [r7, #4]
34182c2a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
34182c2c:	3b01      	subs	r3, #1
34182c2e:	041b      	lsls	r3, r3, #16
34182c30:	490a      	ldr	r1, [pc, #40]	@ (34182c5c <HAL_RCC_ClockConfig+0x2b0>)
34182c32:	4313      	orrs	r3, r2
34182c34:	f8c1 30ec 	str.w	r3, [r1, #236]	@ 0xec
                ((pRCC_ClkInitStruct->IC11Selection.ClockDivider - 1U) << RCC_IC11CFGR_IC11INT_Pos));

      /* Require to have IC2, IC6 and IC11 outputs enabled */
      WRITE_REG(RCC->DIVENSR, RCC_DIVENSR_IC2ENS | RCC_DIVENSR_IC6ENS | RCC_DIVENSR_IC11ENS);
34182c38:	4b08      	ldr	r3, [pc, #32]	@ (34182c5c <HAL_RCC_ClockConfig+0x2b0>)
34182c3a:	f240 4222 	movw	r2, #1058	@ 0x422
34182c3e:	f8c3 2a40 	str.w	r2, [r3, #2624]	@ 0xa40
34182c42:	e016      	b.n	34182c72 <HAL_RCC_ClockConfig+0x2c6>
    }
    /* HSI is selected as System bus clock source */
    else if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
34182c44:	687b      	ldr	r3, [r7, #4]
34182c46:	689b      	ldr	r3, [r3, #8]
34182c48:	2b00      	cmp	r3, #0
34182c4a:	d10b      	bne.n	34182c64 <HAL_RCC_ClockConfig+0x2b8>
    {
      /* Check the HSI ready flag */
      if (LL_RCC_HSI_IsReady() == 0U)
34182c4c:	f7ff f892 	bl	34181d74 <LL_RCC_HSI_IsReady>
34182c50:	4603      	mov	r3, r0
34182c52:	2b00      	cmp	r3, #0
34182c54:	d10d      	bne.n	34182c72 <HAL_RCC_ClockConfig+0x2c6>
      {
        return HAL_ERROR;
34182c56:	2301      	movs	r3, #1
34182c58:	e0a4      	b.n	34182da4 <HAL_RCC_ClockConfig+0x3f8>
34182c5a:	bf00      	nop
34182c5c:	56028000 	.word	0x56028000
34182c60:	34180608 	.word	0x34180608
    }
    /* MSI is selected as System bus clock source */
    else
    {
      /* Check the MSI ready flag */
      if (LL_RCC_MSI_IsReady() == 0U)
34182c64:	f7ff f8ee 	bl	34181e44 <LL_RCC_MSI_IsReady>
34182c68:	4603      	mov	r3, r0
34182c6a:	2b00      	cmp	r3, #0
34182c6c:	d101      	bne.n	34182c72 <HAL_RCC_ClockConfig+0x2c6>
      {
        return HAL_ERROR;
34182c6e:	2301      	movs	r3, #1
34182c70:	e098      	b.n	34182da4 <HAL_RCC_ClockConfig+0x3f8>
      }
    }

    /* Switch the system bus clocks */
    MODIFY_REG(RCC->CFGR1, RCC_CFGR1_SYSSW, pRCC_ClkInitStruct->SYSCLKSource);
34182c72:	4b4e      	ldr	r3, [pc, #312]	@ (34182dac <HAL_RCC_ClockConfig+0x400>)
34182c74:	6a1b      	ldr	r3, [r3, #32]
34182c76:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
34182c7a:	687b      	ldr	r3, [r7, #4]
34182c7c:	689b      	ldr	r3, [r3, #8]
34182c7e:	494b      	ldr	r1, [pc, #300]	@ (34182dac <HAL_RCC_ClockConfig+0x400>)
34182c80:	4313      	orrs	r3, r2
34182c82:	620b      	str	r3, [r1, #32]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
34182c84:	f009 fe24 	bl	3418c8d0 <HAL_GetTick>
34182c88:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (pRCC_ClkInitStruct->SYSCLKSource << 4U))
34182c8a:	e00a      	b.n	34182ca2 <HAL_RCC_ClockConfig+0x2f6>
    {
      if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
34182c8c:	f009 fe20 	bl	3418c8d0 <HAL_GetTick>
34182c90:	4602      	mov	r2, r0
34182c92:	68fb      	ldr	r3, [r7, #12]
34182c94:	1ad3      	subs	r3, r2, r3
34182c96:	f241 3288 	movw	r2, #5000	@ 0x1388
34182c9a:	4293      	cmp	r3, r2
34182c9c:	d901      	bls.n	34182ca2 <HAL_RCC_ClockConfig+0x2f6>
      {
        return HAL_TIMEOUT;
34182c9e:	2303      	movs	r3, #3
34182ca0:	e080      	b.n	34182da4 <HAL_RCC_ClockConfig+0x3f8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (pRCC_ClkInitStruct->SYSCLKSource << 4U))
34182ca2:	f7ff f957 	bl	34181f54 <LL_RCC_GetSysClkSource>
34182ca6:	4602      	mov	r2, r0
34182ca8:	687b      	ldr	r3, [r7, #4]
34182caa:	689b      	ldr	r3, [r3, #8]
34182cac:	011b      	lsls	r3, r3, #4
34182cae:	429a      	cmp	r2, r3
34182cb0:	d1ec      	bne.n	34182c8c <HAL_RCC_ClockConfig+0x2e0>
  }

  /* Decreasing the BUS frequency divider ? */

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
34182cb2:	687b      	ldr	r3, [r7, #4]
34182cb4:	681b      	ldr	r3, [r3, #0]
34182cb6:	f003 0304 	and.w	r3, r3, #4
34182cba:	2b00      	cmp	r3, #0
34182cbc:	d010      	beq.n	34182ce0 <HAL_RCC_ClockConfig+0x334>
  {
    assert_param(IS_RCC_HCLK(pRCC_ClkInitStruct->AHBCLKDivider));
    if ((pRCC_ClkInitStruct->AHBCLKDivider) < (RCC->CFGR2 & RCC_CFGR2_HPRE))
34182cbe:	687b      	ldr	r3, [r7, #4]
34182cc0:	68da      	ldr	r2, [r3, #12]
34182cc2:	4b3a      	ldr	r3, [pc, #232]	@ (34182dac <HAL_RCC_ClockConfig+0x400>)
34182cc4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
34182cc6:	f403 03e0 	and.w	r3, r3, #7340032	@ 0x700000
34182cca:	429a      	cmp	r2, r3
34182ccc:	d208      	bcs.n	34182ce0 <HAL_RCC_ClockConfig+0x334>
    {
      /* Set the new HCLK clock divider */
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pRCC_ClkInitStruct->AHBCLKDivider);
34182cce:	4b37      	ldr	r3, [pc, #220]	@ (34182dac <HAL_RCC_ClockConfig+0x400>)
34182cd0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
34182cd2:	f423 02e0 	bic.w	r2, r3, #7340032	@ 0x700000
34182cd6:	687b      	ldr	r3, [r7, #4]
34182cd8:	68db      	ldr	r3, [r3, #12]
34182cda:	4934      	ldr	r1, [pc, #208]	@ (34182dac <HAL_RCC_ClockConfig+0x400>)
34182cdc:	4313      	orrs	r3, r2
34182cde:	624b      	str	r3, [r1, #36]	@ 0x24
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
34182ce0:	687b      	ldr	r3, [r7, #4]
34182ce2:	681b      	ldr	r3, [r3, #0]
34182ce4:	f003 0308 	and.w	r3, r3, #8
34182ce8:	2b00      	cmp	r3, #0
34182cea:	d010      	beq.n	34182d0e <HAL_RCC_ClockConfig+0x362>
  {
    assert_param(IS_RCC_PCLK1(pRCC_ClkInitStruct->APB1CLKDivider));
    if ((pRCC_ClkInitStruct->APB1CLKDivider) < (RCC->CFGR2 & RCC_CFGR2_PPRE1))
34182cec:	687b      	ldr	r3, [r7, #4]
34182cee:	691a      	ldr	r2, [r3, #16]
34182cf0:	4b2e      	ldr	r3, [pc, #184]	@ (34182dac <HAL_RCC_ClockConfig+0x400>)
34182cf2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
34182cf4:	f003 0307 	and.w	r3, r3, #7
34182cf8:	429a      	cmp	r2, r3
34182cfa:	d208      	bcs.n	34182d0e <HAL_RCC_ClockConfig+0x362>
    {
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, (pRCC_ClkInitStruct->APB1CLKDivider));
34182cfc:	4b2b      	ldr	r3, [pc, #172]	@ (34182dac <HAL_RCC_ClockConfig+0x400>)
34182cfe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
34182d00:	f023 0207 	bic.w	r2, r3, #7
34182d04:	687b      	ldr	r3, [r7, #4]
34182d06:	691b      	ldr	r3, [r3, #16]
34182d08:	4928      	ldr	r1, [pc, #160]	@ (34182dac <HAL_RCC_ClockConfig+0x400>)
34182d0a:	4313      	orrs	r3, r2
34182d0c:	624b      	str	r3, [r1, #36]	@ 0x24
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
34182d0e:	687b      	ldr	r3, [r7, #4]
34182d10:	681b      	ldr	r3, [r3, #0]
34182d12:	f003 0310 	and.w	r3, r3, #16
34182d16:	2b00      	cmp	r3, #0
34182d18:	d010      	beq.n	34182d3c <HAL_RCC_ClockConfig+0x390>
  {
    assert_param(IS_RCC_PCLK2(pRCC_ClkInitStruct->APB2CLKDivider));
    if ((pRCC_ClkInitStruct->APB2CLKDivider) < (RCC->CFGR2 & RCC_CFGR2_PPRE2))
34182d1a:	687b      	ldr	r3, [r7, #4]
34182d1c:	695a      	ldr	r2, [r3, #20]
34182d1e:	4b23      	ldr	r3, [pc, #140]	@ (34182dac <HAL_RCC_ClockConfig+0x400>)
34182d20:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
34182d22:	f003 0370 	and.w	r3, r3, #112	@ 0x70
34182d26:	429a      	cmp	r2, r3
34182d28:	d208      	bcs.n	34182d3c <HAL_RCC_ClockConfig+0x390>
    {
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, (pRCC_ClkInitStruct->APB2CLKDivider));
34182d2a:	4b20      	ldr	r3, [pc, #128]	@ (34182dac <HAL_RCC_ClockConfig+0x400>)
34182d2c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
34182d2e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
34182d32:	687b      	ldr	r3, [r7, #4]
34182d34:	695b      	ldr	r3, [r3, #20]
34182d36:	491d      	ldr	r1, [pc, #116]	@ (34182dac <HAL_RCC_ClockConfig+0x400>)
34182d38:	4313      	orrs	r3, r2
34182d3a:	624b      	str	r3, [r1, #36]	@ 0x24
    }
  }

  /*-------------------------- PCLK4 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK4) == RCC_CLOCKTYPE_PCLK4)
34182d3c:	687b      	ldr	r3, [r7, #4]
34182d3e:	681b      	ldr	r3, [r3, #0]
34182d40:	f003 0320 	and.w	r3, r3, #32
34182d44:	2b00      	cmp	r3, #0
34182d46:	d010      	beq.n	34182d6a <HAL_RCC_ClockConfig+0x3be>
  {
    assert_param(IS_RCC_PCLK4(pRCC_ClkInitStruct->APB4CLKDivider));
    if ((pRCC_ClkInitStruct->APB4CLKDivider) < (RCC->CFGR2 & RCC_CFGR2_PPRE4))
34182d48:	687b      	ldr	r3, [r7, #4]
34182d4a:	699a      	ldr	r2, [r3, #24]
34182d4c:	4b17      	ldr	r3, [pc, #92]	@ (34182dac <HAL_RCC_ClockConfig+0x400>)
34182d4e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
34182d50:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
34182d54:	429a      	cmp	r2, r3
34182d56:	d208      	bcs.n	34182d6a <HAL_RCC_ClockConfig+0x3be>
    {
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE4, (pRCC_ClkInitStruct->APB4CLKDivider));
34182d58:	4b14      	ldr	r3, [pc, #80]	@ (34182dac <HAL_RCC_ClockConfig+0x400>)
34182d5a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
34182d5c:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
34182d60:	687b      	ldr	r3, [r7, #4]
34182d62:	699b      	ldr	r3, [r3, #24]
34182d64:	4911      	ldr	r1, [pc, #68]	@ (34182dac <HAL_RCC_ClockConfig+0x400>)
34182d66:	4313      	orrs	r3, r2
34182d68:	624b      	str	r3, [r1, #36]	@ 0x24
    }
  }

  /*-------------------------- PCLK5 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK5) == RCC_CLOCKTYPE_PCLK5)
34182d6a:	687b      	ldr	r3, [r7, #4]
34182d6c:	681b      	ldr	r3, [r3, #0]
34182d6e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
34182d72:	2b00      	cmp	r3, #0
34182d74:	d010      	beq.n	34182d98 <HAL_RCC_ClockConfig+0x3ec>
  {
    assert_param(IS_RCC_PCLK5(pRCC_ClkInitStruct->APB5CLKDivider));
    if ((pRCC_ClkInitStruct->APB5CLKDivider) < (RCC->CFGR2 & RCC_CFGR2_PPRE5))
34182d76:	687b      	ldr	r3, [r7, #4]
34182d78:	69da      	ldr	r2, [r3, #28]
34182d7a:	4b0c      	ldr	r3, [pc, #48]	@ (34182dac <HAL_RCC_ClockConfig+0x400>)
34182d7c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
34182d7e:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
34182d82:	429a      	cmp	r2, r3
34182d84:	d208      	bcs.n	34182d98 <HAL_RCC_ClockConfig+0x3ec>
    {
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE5, (pRCC_ClkInitStruct->APB5CLKDivider));
34182d86:	4b09      	ldr	r3, [pc, #36]	@ (34182dac <HAL_RCC_ClockConfig+0x400>)
34182d88:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
34182d8a:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
34182d8e:	687b      	ldr	r3, [r7, #4]
34182d90:	69db      	ldr	r3, [r3, #28]
34182d92:	4906      	ldr	r1, [pc, #24]	@ (34182dac <HAL_RCC_ClockConfig+0x400>)
34182d94:	4313      	orrs	r3, r2
34182d96:	624b      	str	r3, [r1, #36]	@ 0x24
    }
  }

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
34182d98:	4b05      	ldr	r3, [pc, #20]	@ (34182db0 <HAL_RCC_ClockConfig+0x404>)
34182d9a:	681b      	ldr	r3, [r3, #0]
34182d9c:	4618      	mov	r0, r3
34182d9e:	f009 fd67 	bl	3418c870 <HAL_InitTick>
34182da2:	4603      	mov	r3, r0
}
34182da4:	4618      	mov	r0, r3
34182da6:	3710      	adds	r7, #16
34182da8:	46bd      	mov	sp, r7
34182daa:	bd80      	pop	{r7, pc}
34182dac:	56028000 	.word	0x56028000
34182db0:	3418060c 	.word	0x3418060c

34182db4 <HAL_RCC_GetCpuClockFreq>:
  *         will be incorrect.
  *
  * @retval CPUCLK frequency
  */
uint32_t HAL_RCC_GetCpuClockFreq(void)
{
34182db4:	b580      	push	{r7, lr}
34182db6:	b082      	sub	sp, #8
34182db8:	af00      	add	r7, sp, #0
  uint32_t frequency = 0U;
34182dba:	2300      	movs	r3, #0
34182dbc:	607b      	str	r3, [r7, #4]
  uint32_t ic_divider;

  /* Get CPUCLK source -------------------------------------------------------*/
  switch (LL_RCC_GetCpuClkSource())
34182dbe:	f7ff f8bb 	bl	34181f38 <LL_RCC_GetCpuClkSource>
34182dc2:	4603      	mov	r3, r0
34182dc4:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
34182dc8:	d026      	beq.n	34182e18 <HAL_RCC_GetCpuClockFreq+0x64>
34182dca:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
34182dce:	d861      	bhi.n	34182e94 <HAL_RCC_GetCpuClockFreq+0xe0>
34182dd0:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
34182dd4:	d01d      	beq.n	34182e12 <HAL_RCC_GetCpuClockFreq+0x5e>
34182dd6:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
34182dda:	d85b      	bhi.n	34182e94 <HAL_RCC_GetCpuClockFreq+0xe0>
34182ddc:	2b00      	cmp	r3, #0
34182dde:	d003      	beq.n	34182de8 <HAL_RCC_GetCpuClockFreq+0x34>
34182de0:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
34182de4:	d009      	beq.n	34182dfa <HAL_RCC_GetCpuClockFreq+0x46>
      }
      break;

    default:
      /* Unexpected case */
      break;
34182de6:	e055      	b.n	34182e94 <HAL_RCC_GetCpuClockFreq+0xe0>
      frequency = HSI_VALUE >> (LL_RCC_HSI_GetDivider() >> RCC_HSICFGR_HSIDIV_Pos);
34182de8:	f7fe ffea 	bl	34181dc0 <LL_RCC_HSI_GetDivider>
34182dec:	4603      	mov	r3, r0
34182dee:	09db      	lsrs	r3, r3, #7
34182df0:	4a2b      	ldr	r2, [pc, #172]	@ (34182ea0 <HAL_RCC_GetCpuClockFreq+0xec>)
34182df2:	fa22 f303 	lsr.w	r3, r2, r3
34182df6:	607b      	str	r3, [r7, #4]
      break;
34182df8:	e04d      	b.n	34182e96 <HAL_RCC_GetCpuClockFreq+0xe2>
      frequency = RCC_GET_MSI_FREQUENCY();
34182dfa:	4b2a      	ldr	r3, [pc, #168]	@ (34182ea4 <HAL_RCC_GetCpuClockFreq+0xf0>)
34182dfc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
34182dfe:	f403 7300 	and.w	r3, r3, #512	@ 0x200
34182e02:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
34182e06:	d101      	bne.n	34182e0c <HAL_RCC_GetCpuClockFreq+0x58>
34182e08:	4b27      	ldr	r3, [pc, #156]	@ (34182ea8 <HAL_RCC_GetCpuClockFreq+0xf4>)
34182e0a:	e000      	b.n	34182e0e <HAL_RCC_GetCpuClockFreq+0x5a>
34182e0c:	4b27      	ldr	r3, [pc, #156]	@ (34182eac <HAL_RCC_GetCpuClockFreq+0xf8>)
34182e0e:	607b      	str	r3, [r7, #4]
      break;
34182e10:	e041      	b.n	34182e96 <HAL_RCC_GetCpuClockFreq+0xe2>
      frequency = HSE_VALUE;
34182e12:	4b27      	ldr	r3, [pc, #156]	@ (34182eb0 <HAL_RCC_GetCpuClockFreq+0xfc>)
34182e14:	607b      	str	r3, [r7, #4]
      break;
34182e16:	e03e      	b.n	34182e96 <HAL_RCC_GetCpuClockFreq+0xe2>
      ic_divider = LL_RCC_IC1_GetDivider();
34182e18:	f7ff f99e 	bl	34182158 <LL_RCC_IC1_GetDivider>
34182e1c:	6038      	str	r0, [r7, #0]
      switch (LL_RCC_IC1_GetSource())
34182e1e:	f7ff f98d 	bl	3418213c <LL_RCC_IC1_GetSource>
34182e22:	4603      	mov	r3, r0
34182e24:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34182e28:	d029      	beq.n	34182e7e <HAL_RCC_GetCpuClockFreq+0xca>
34182e2a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34182e2e:	d82f      	bhi.n	34182e90 <HAL_RCC_GetCpuClockFreq+0xdc>
34182e30:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34182e34:	d01a      	beq.n	34182e6c <HAL_RCC_GetCpuClockFreq+0xb8>
34182e36:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34182e3a:	d829      	bhi.n	34182e90 <HAL_RCC_GetCpuClockFreq+0xdc>
34182e3c:	2b00      	cmp	r3, #0
34182e3e:	d003      	beq.n	34182e48 <HAL_RCC_GetCpuClockFreq+0x94>
34182e40:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
34182e44:	d009      	beq.n	34182e5a <HAL_RCC_GetCpuClockFreq+0xa6>
          break;
34182e46:	e023      	b.n	34182e90 <HAL_RCC_GetCpuClockFreq+0xdc>
          frequency = HAL_RCCEx_GetPLL1CLKFreq();
34182e48:	f004 fec0 	bl	34187bcc <HAL_RCCEx_GetPLL1CLKFreq>
34182e4c:	6078      	str	r0, [r7, #4]
          frequency = frequency / ic_divider;
34182e4e:	687a      	ldr	r2, [r7, #4]
34182e50:	683b      	ldr	r3, [r7, #0]
34182e52:	fbb2 f3f3 	udiv	r3, r2, r3
34182e56:	607b      	str	r3, [r7, #4]
          break;
34182e58:	e01b      	b.n	34182e92 <HAL_RCC_GetCpuClockFreq+0xde>
          frequency = HAL_RCCEx_GetPLL2CLKFreq();
34182e5a:	f004 fefd 	bl	34187c58 <HAL_RCCEx_GetPLL2CLKFreq>
34182e5e:	6078      	str	r0, [r7, #4]
          frequency = frequency / ic_divider;
34182e60:	687a      	ldr	r2, [r7, #4]
34182e62:	683b      	ldr	r3, [r7, #0]
34182e64:	fbb2 f3f3 	udiv	r3, r2, r3
34182e68:	607b      	str	r3, [r7, #4]
          break;
34182e6a:	e012      	b.n	34182e92 <HAL_RCC_GetCpuClockFreq+0xde>
          frequency = HAL_RCCEx_GetPLL3CLKFreq();
34182e6c:	f004 ff3a 	bl	34187ce4 <HAL_RCCEx_GetPLL3CLKFreq>
34182e70:	6078      	str	r0, [r7, #4]
          frequency = frequency / ic_divider;
34182e72:	687a      	ldr	r2, [r7, #4]
34182e74:	683b      	ldr	r3, [r7, #0]
34182e76:	fbb2 f3f3 	udiv	r3, r2, r3
34182e7a:	607b      	str	r3, [r7, #4]
          break;
34182e7c:	e009      	b.n	34182e92 <HAL_RCC_GetCpuClockFreq+0xde>
          frequency = HAL_RCCEx_GetPLL4CLKFreq();
34182e7e:	f004 ff77 	bl	34187d70 <HAL_RCCEx_GetPLL4CLKFreq>
34182e82:	6078      	str	r0, [r7, #4]
          frequency = frequency / ic_divider;
34182e84:	687a      	ldr	r2, [r7, #4]
34182e86:	683b      	ldr	r3, [r7, #0]
34182e88:	fbb2 f3f3 	udiv	r3, r2, r3
34182e8c:	607b      	str	r3, [r7, #4]
          break;
34182e8e:	e000      	b.n	34182e92 <HAL_RCC_GetCpuClockFreq+0xde>
          break;
34182e90:	bf00      	nop
      break;
34182e92:	e000      	b.n	34182e96 <HAL_RCC_GetCpuClockFreq+0xe2>
      break;
34182e94:	bf00      	nop
  }

  return frequency;
34182e96:	687b      	ldr	r3, [r7, #4]
}
34182e98:	4618      	mov	r0, r3
34182e9a:	3708      	adds	r7, #8
34182e9c:	46bd      	mov	sp, r7
34182e9e:	bd80      	pop	{r7, pc}
34182ea0:	03d09000 	.word	0x03d09000
34182ea4:	56028000 	.word	0x56028000
34182ea8:	00f42400 	.word	0x00f42400
34182eac:	003d0900 	.word	0x003d0900
34182eb0:	02dc6c00 	.word	0x02dc6c00

34182eb4 <HAL_RCC_GetSysClockFreq>:
  *         will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
34182eb4:	b598      	push	{r3, r4, r7, lr}
34182eb6:	af00      	add	r7, sp, #0
  return RCC_GetSysClockFreq(LL_RCC_IC2_GetSource(), LL_RCC_IC2_GetDivider());
34182eb8:	f7ff f95e 	bl	34182178 <LL_RCC_IC2_GetSource>
34182ebc:	4604      	mov	r4, r0
34182ebe:	f7ff f969 	bl	34182194 <LL_RCC_IC2_GetDivider>
34182ec2:	4603      	mov	r3, r0
34182ec4:	4619      	mov	r1, r3
34182ec6:	4620      	mov	r0, r4
34182ec8:	f000 f87a 	bl	34182fc0 <RCC_GetSysClockFreq>
34182ecc:	4603      	mov	r3, r0
}
34182ece:	4618      	mov	r0, r3
34182ed0:	bd98      	pop	{r3, r4, r7, pc}
	...

34182ed4 <HAL_RCC_GetClockConfig>:
  * @param  pRCC_ClkInitStruct  Pointer to an RCC_ClkInitTypeDef structure that
  *         will return the configuration.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *pRCC_ClkInitStruct)
{
34182ed4:	b480      	push	{r7}
34182ed6:	b085      	sub	sp, #20
34182ed8:	af00      	add	r7, sp, #0
34182eda:	6078      	str	r0, [r7, #4]
  uint32_t cfgr_value;

  /* Set all possible values for the Clock type parameter --------------------*/
  pRCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_CPUCLK | RCC_CLOCKTYPE_SYSCLK | \
34182edc:	687b      	ldr	r3, [r7, #4]
34182ede:	227f      	movs	r2, #127	@ 0x7f
34182ee0:	601a      	str	r2, [r3, #0]
                                  RCC_CLOCKTYPE_HCLK   | \
                                  RCC_CLOCKTYPE_PCLK1  | RCC_CLOCKTYPE_PCLK2 | \
                                  RCC_CLOCKTYPE_PCLK4  | RCC_CLOCKTYPE_PCLK5;

  /* Get the configuration register 1 value */
  cfgr_value = RCC->CFGR1;
34182ee2:	4b36      	ldr	r3, [pc, #216]	@ (34182fbc <HAL_RCC_GetClockConfig+0xe8>)
34182ee4:	6a1b      	ldr	r3, [r3, #32]
34182ee6:	60fb      	str	r3, [r7, #12]

  /* Get the active CPU source -----------------------------------------------*/
  pRCC_ClkInitStruct->CPUCLKSource = (cfgr_value & RCC_CFGR1_CPUSWS) >> 4U;
34182ee8:	68fb      	ldr	r3, [r7, #12]
34182eea:	091b      	lsrs	r3, r3, #4
34182eec:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
34182ef0:	687b      	ldr	r3, [r7, #4]
34182ef2:	605a      	str	r2, [r3, #4]

  /* Get the active SYSCLK bus source ----------------------------------------*/
  pRCC_ClkInitStruct->SYSCLKSource = (cfgr_value & RCC_CFGR1_SYSSWS) >> 4U;
34182ef4:	68fb      	ldr	r3, [r7, #12]
34182ef6:	091b      	lsrs	r3, r3, #4
34182ef8:	f003 7240 	and.w	r2, r3, #50331648	@ 0x3000000
34182efc:	687b      	ldr	r3, [r7, #4]
34182efe:	609a      	str	r2, [r3, #8]

  /* Get the configuration register 2 value */
  cfgr_value = RCC->CFGR2;
34182f00:	4b2e      	ldr	r3, [pc, #184]	@ (34182fbc <HAL_RCC_GetClockConfig+0xe8>)
34182f02:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
34182f04:	60fb      	str	r3, [r7, #12]

  /* Get the HCLK configuration ----------------------------------------------*/
  pRCC_ClkInitStruct->AHBCLKDivider = (cfgr_value & RCC_CFGR2_HPRE);
34182f06:	68fb      	ldr	r3, [r7, #12]
34182f08:	f403 02e0 	and.w	r2, r3, #7340032	@ 0x700000
34182f0c:	687b      	ldr	r3, [r7, #4]
34182f0e:	60da      	str	r2, [r3, #12]

  /* Get the APB1 configuration ----------------------------------------------*/
  pRCC_ClkInitStruct->APB1CLKDivider = (cfgr_value & RCC_CFGR2_PPRE1);
34182f10:	68fb      	ldr	r3, [r7, #12]
34182f12:	f003 0207 	and.w	r2, r3, #7
34182f16:	687b      	ldr	r3, [r7, #4]
34182f18:	611a      	str	r2, [r3, #16]

  /* Get the APB2 configuration ----------------------------------------------*/
  pRCC_ClkInitStruct->APB2CLKDivider = (cfgr_value & RCC_CFGR2_PPRE2);
34182f1a:	68fb      	ldr	r3, [r7, #12]
34182f1c:	f003 0270 	and.w	r2, r3, #112	@ 0x70
34182f20:	687b      	ldr	r3, [r7, #4]
34182f22:	615a      	str	r2, [r3, #20]

  /* Get the APB4 configuration ----------------------------------------------*/
  pRCC_ClkInitStruct->APB4CLKDivider = (cfgr_value & RCC_CFGR2_PPRE4);
34182f24:	68fb      	ldr	r3, [r7, #12]
34182f26:	f403 42e0 	and.w	r2, r3, #28672	@ 0x7000
34182f2a:	687b      	ldr	r3, [r7, #4]
34182f2c:	619a      	str	r2, [r3, #24]

  /* Get the APB5 configuration ----------------------------------------------*/
  pRCC_ClkInitStruct->APB5CLKDivider = (cfgr_value & RCC_CFGR2_PPRE5);
34182f2e:	68fb      	ldr	r3, [r7, #12]
34182f30:	f403 22e0 	and.w	r2, r3, #458752	@ 0x70000
34182f34:	687b      	ldr	r3, [r7, #4]
34182f36:	61da      	str	r2, [r3, #28]

  /* Get the IC1 configuration -----------------------------------------------*/
  cfgr_value = RCC->IC1CFGR;
34182f38:	4b20      	ldr	r3, [pc, #128]	@ (34182fbc <HAL_RCC_GetClockConfig+0xe8>)
34182f3a:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
34182f3e:	60fb      	str	r3, [r7, #12]
  pRCC_ClkInitStruct->IC1Selection.ClockSelection = cfgr_value & RCC_IC1CFGR_IC1SEL;
34182f40:	68fb      	ldr	r3, [r7, #12]
34182f42:	f003 5240 	and.w	r2, r3, #805306368	@ 0x30000000
34182f46:	687b      	ldr	r3, [r7, #4]
34182f48:	621a      	str	r2, [r3, #32]
  pRCC_ClkInitStruct->IC1Selection.ClockDivider = ((cfgr_value & RCC_IC1CFGR_IC1INT) >> RCC_IC1CFGR_IC1INT_Pos) + 1U;
34182f4a:	68fb      	ldr	r3, [r7, #12]
34182f4c:	0c1b      	lsrs	r3, r3, #16
34182f4e:	b2db      	uxtb	r3, r3
34182f50:	1c5a      	adds	r2, r3, #1
34182f52:	687b      	ldr	r3, [r7, #4]
34182f54:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Get the IC2 configuration -----------------------------------------------*/
  cfgr_value = RCC->IC2CFGR;
34182f56:	4b19      	ldr	r3, [pc, #100]	@ (34182fbc <HAL_RCC_GetClockConfig+0xe8>)
34182f58:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
34182f5c:	60fb      	str	r3, [r7, #12]
  pRCC_ClkInitStruct->IC2Selection.ClockSelection = cfgr_value & RCC_IC2CFGR_IC2SEL;
34182f5e:	68fb      	ldr	r3, [r7, #12]
34182f60:	f003 5240 	and.w	r2, r3, #805306368	@ 0x30000000
34182f64:	687b      	ldr	r3, [r7, #4]
34182f66:	629a      	str	r2, [r3, #40]	@ 0x28
  pRCC_ClkInitStruct->IC2Selection.ClockDivider = ((cfgr_value & RCC_IC2CFGR_IC2INT) >> RCC_IC2CFGR_IC2INT_Pos) + 1U;
34182f68:	68fb      	ldr	r3, [r7, #12]
34182f6a:	0c1b      	lsrs	r3, r3, #16
34182f6c:	b2db      	uxtb	r3, r3
34182f6e:	1c5a      	adds	r2, r3, #1
34182f70:	687b      	ldr	r3, [r7, #4]
34182f72:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Get the IC6 configuration -----------------------------------------------*/
  cfgr_value = RCC->IC6CFGR;
34182f74:	4b11      	ldr	r3, [pc, #68]	@ (34182fbc <HAL_RCC_GetClockConfig+0xe8>)
34182f76:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
34182f7a:	60fb      	str	r3, [r7, #12]
  pRCC_ClkInitStruct->IC6Selection.ClockSelection = cfgr_value & RCC_IC6CFGR_IC6SEL;
34182f7c:	68fb      	ldr	r3, [r7, #12]
34182f7e:	f003 5240 	and.w	r2, r3, #805306368	@ 0x30000000
34182f82:	687b      	ldr	r3, [r7, #4]
34182f84:	631a      	str	r2, [r3, #48]	@ 0x30
  pRCC_ClkInitStruct->IC6Selection.ClockDivider = ((cfgr_value & RCC_IC6CFGR_IC6INT) >> RCC_IC6CFGR_IC6INT_Pos) + 1U;
34182f86:	68fb      	ldr	r3, [r7, #12]
34182f88:	0c1b      	lsrs	r3, r3, #16
34182f8a:	b2db      	uxtb	r3, r3
34182f8c:	1c5a      	adds	r2, r3, #1
34182f8e:	687b      	ldr	r3, [r7, #4]
34182f90:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Get the IC11 configuration ----------------------------------------------*/
  cfgr_value = RCC->IC11CFGR;
34182f92:	4b0a      	ldr	r3, [pc, #40]	@ (34182fbc <HAL_RCC_GetClockConfig+0xe8>)
34182f94:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
34182f98:	60fb      	str	r3, [r7, #12]
  pRCC_ClkInitStruct->IC11Selection.ClockSelection = cfgr_value & RCC_IC11CFGR_IC11SEL;
34182f9a:	68fb      	ldr	r3, [r7, #12]
34182f9c:	f003 5240 	and.w	r2, r3, #805306368	@ 0x30000000
34182fa0:	687b      	ldr	r3, [r7, #4]
34182fa2:	639a      	str	r2, [r3, #56]	@ 0x38
  pRCC_ClkInitStruct->IC11Selection.ClockDivider = ((cfgr_value & RCC_IC11CFGR_IC11INT) >> RCC_IC11CFGR_IC11INT_Pos) + 1U;
34182fa4:	68fb      	ldr	r3, [r7, #12]
34182fa6:	0c1b      	lsrs	r3, r3, #16
34182fa8:	b2db      	uxtb	r3, r3
34182faa:	1c5a      	adds	r2, r3, #1
34182fac:	687b      	ldr	r3, [r7, #4]
34182fae:	63da      	str	r2, [r3, #60]	@ 0x3c
}
34182fb0:	bf00      	nop
34182fb2:	3714      	adds	r7, #20
34182fb4:	46bd      	mov	sp, r7
34182fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
34182fba:	4770      	bx	lr
34182fbc:	56028000 	.word	0x56028000

34182fc0 <RCC_GetSysClockFreq>:
  * @param  icx_divider The intermediate clock divider
  *
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreq(uint32_t icx_source, uint32_t icx_divider)
{
34182fc0:	b580      	push	{r7, lr}
34182fc2:	b084      	sub	sp, #16
34182fc4:	af00      	add	r7, sp, #0
34182fc6:	6078      	str	r0, [r7, #4]
34182fc8:	6039      	str	r1, [r7, #0]
  uint32_t frequency = 0U;
34182fca:	2300      	movs	r3, #0
34182fcc:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (LL_RCC_GetSysClkSource())
34182fce:	f7fe ffc1 	bl	34181f54 <LL_RCC_GetSysClkSource>
34182fd2:	4603      	mov	r3, r0
34182fd4:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34182fd8:	d026      	beq.n	34183028 <RCC_GetSysClockFreq+0x68>
34182fda:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34182fde:	d861      	bhi.n	341830a4 <RCC_GetSysClockFreq+0xe4>
34182fe0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34182fe4:	d01d      	beq.n	34183022 <RCC_GetSysClockFreq+0x62>
34182fe6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34182fea:	d85b      	bhi.n	341830a4 <RCC_GetSysClockFreq+0xe4>
34182fec:	2b00      	cmp	r3, #0
34182fee:	d003      	beq.n	34182ff8 <RCC_GetSysClockFreq+0x38>
34182ff0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
34182ff4:	d009      	beq.n	3418300a <RCC_GetSysClockFreq+0x4a>
      }
      break;

    default:
      /* Unexpected case */
      break;
34182ff6:	e055      	b.n	341830a4 <RCC_GetSysClockFreq+0xe4>
      frequency = HSI_VALUE >> (LL_RCC_HSI_GetDivider() >> RCC_HSICFGR_HSIDIV_Pos);
34182ff8:	f7fe fee2 	bl	34181dc0 <LL_RCC_HSI_GetDivider>
34182ffc:	4603      	mov	r3, r0
34182ffe:	09db      	lsrs	r3, r3, #7
34183000:	4a2b      	ldr	r2, [pc, #172]	@ (341830b0 <RCC_GetSysClockFreq+0xf0>)
34183002:	fa22 f303 	lsr.w	r3, r2, r3
34183006:	60fb      	str	r3, [r7, #12]
      break;
34183008:	e04d      	b.n	341830a6 <RCC_GetSysClockFreq+0xe6>
      frequency = RCC_GET_MSI_FREQUENCY();
3418300a:	4b2a      	ldr	r3, [pc, #168]	@ (341830b4 <RCC_GetSysClockFreq+0xf4>)
3418300c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
3418300e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
34183012:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
34183016:	d101      	bne.n	3418301c <RCC_GetSysClockFreq+0x5c>
34183018:	4b27      	ldr	r3, [pc, #156]	@ (341830b8 <RCC_GetSysClockFreq+0xf8>)
3418301a:	e000      	b.n	3418301e <RCC_GetSysClockFreq+0x5e>
3418301c:	4b27      	ldr	r3, [pc, #156]	@ (341830bc <RCC_GetSysClockFreq+0xfc>)
3418301e:	60fb      	str	r3, [r7, #12]
      break;
34183020:	e041      	b.n	341830a6 <RCC_GetSysClockFreq+0xe6>
      frequency = HSE_VALUE;
34183022:	4b27      	ldr	r3, [pc, #156]	@ (341830c0 <RCC_GetSysClockFreq+0x100>)
34183024:	60fb      	str	r3, [r7, #12]
      break;
34183026:	e03e      	b.n	341830a6 <RCC_GetSysClockFreq+0xe6>
      switch (icx_source)
34183028:	687b      	ldr	r3, [r7, #4]
3418302a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418302e:	d02e      	beq.n	3418308e <RCC_GetSysClockFreq+0xce>
34183030:	687b      	ldr	r3, [r7, #4]
34183032:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34183036:	d833      	bhi.n	341830a0 <RCC_GetSysClockFreq+0xe0>
34183038:	687b      	ldr	r3, [r7, #4]
3418303a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418303e:	d01d      	beq.n	3418307c <RCC_GetSysClockFreq+0xbc>
34183040:	687b      	ldr	r3, [r7, #4]
34183042:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34183046:	d82b      	bhi.n	341830a0 <RCC_GetSysClockFreq+0xe0>
34183048:	687b      	ldr	r3, [r7, #4]
3418304a:	2b00      	cmp	r3, #0
3418304c:	d004      	beq.n	34183058 <RCC_GetSysClockFreq+0x98>
3418304e:	687b      	ldr	r3, [r7, #4]
34183050:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
34183054:	d009      	beq.n	3418306a <RCC_GetSysClockFreq+0xaa>
          break;
34183056:	e023      	b.n	341830a0 <RCC_GetSysClockFreq+0xe0>
          frequency = HAL_RCCEx_GetPLL1CLKFreq();
34183058:	f004 fdb8 	bl	34187bcc <HAL_RCCEx_GetPLL1CLKFreq>
3418305c:	60f8      	str	r0, [r7, #12]
          frequency = frequency / icx_divider;
3418305e:	68fa      	ldr	r2, [r7, #12]
34183060:	683b      	ldr	r3, [r7, #0]
34183062:	fbb2 f3f3 	udiv	r3, r2, r3
34183066:	60fb      	str	r3, [r7, #12]
          break;
34183068:	e01b      	b.n	341830a2 <RCC_GetSysClockFreq+0xe2>
          frequency = HAL_RCCEx_GetPLL2CLKFreq();
3418306a:	f004 fdf5 	bl	34187c58 <HAL_RCCEx_GetPLL2CLKFreq>
3418306e:	60f8      	str	r0, [r7, #12]
          frequency = frequency / icx_divider;
34183070:	68fa      	ldr	r2, [r7, #12]
34183072:	683b      	ldr	r3, [r7, #0]
34183074:	fbb2 f3f3 	udiv	r3, r2, r3
34183078:	60fb      	str	r3, [r7, #12]
          break;
3418307a:	e012      	b.n	341830a2 <RCC_GetSysClockFreq+0xe2>
          frequency = HAL_RCCEx_GetPLL3CLKFreq();
3418307c:	f004 fe32 	bl	34187ce4 <HAL_RCCEx_GetPLL3CLKFreq>
34183080:	60f8      	str	r0, [r7, #12]
          frequency = frequency / icx_divider;
34183082:	68fa      	ldr	r2, [r7, #12]
34183084:	683b      	ldr	r3, [r7, #0]
34183086:	fbb2 f3f3 	udiv	r3, r2, r3
3418308a:	60fb      	str	r3, [r7, #12]
          break;
3418308c:	e009      	b.n	341830a2 <RCC_GetSysClockFreq+0xe2>
          frequency = HAL_RCCEx_GetPLL4CLKFreq();
3418308e:	f004 fe6f 	bl	34187d70 <HAL_RCCEx_GetPLL4CLKFreq>
34183092:	60f8      	str	r0, [r7, #12]
          frequency = frequency / icx_divider;
34183094:	68fa      	ldr	r2, [r7, #12]
34183096:	683b      	ldr	r3, [r7, #0]
34183098:	fbb2 f3f3 	udiv	r3, r2, r3
3418309c:	60fb      	str	r3, [r7, #12]
          break;
3418309e:	e000      	b.n	341830a2 <RCC_GetSysClockFreq+0xe2>
          break;
341830a0:	bf00      	nop
      break;
341830a2:	e000      	b.n	341830a6 <RCC_GetSysClockFreq+0xe6>
      break;
341830a4:	bf00      	nop
  }

  return frequency;
341830a6:	68fb      	ldr	r3, [r7, #12]
}
341830a8:	4618      	mov	r0, r3
341830aa:	3710      	adds	r7, #16
341830ac:	46bd      	mov	sp, r7
341830ae:	bd80      	pop	{r7, pc}
341830b0:	03d09000 	.word	0x03d09000
341830b4:	56028000 	.word	0x56028000
341830b8:	00f42400 	.word	0x00f42400
341830bc:	003d0900 	.word	0x003d0900
341830c0:	02dc6c00 	.word	0x02dc6c00

341830c4 <RCC_PLL_Config>:
  * @note   PLL is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_PLL_Config(uint32_t PLLnumber, const RCC_PLLInitTypeDef *pPLLInit)
{
341830c4:	b580      	push	{r7, lr}
341830c6:	b088      	sub	sp, #32
341830c8:	af00      	add	r7, sp, #0
341830ca:	6078      	str	r0, [r7, #4]
341830cc:	6039      	str	r1, [r7, #0]
  __IO uint32_t *p_rcc_pll_cfgr1_reg;
  __IO uint32_t *p_rcc_pll_cfgr2_reg;
  __IO uint32_t *p_rcc_pll_cfgr3_reg;
  HAL_StatusTypeDef ret = HAL_OK;
341830ce:	2300      	movs	r3, #0
341830d0:	77fb      	strb	r3, [r7, #31]
  uint32_t tickstart;

  p_rcc_pll_cfgr1_reg = &(RCC->PLL1CFGR1) + (((uint32_t)0x4) * PLLnumber);
341830d2:	687b      	ldr	r3, [r7, #4]
341830d4:	011a      	lsls	r2, r3, #4
341830d6:	4b8e      	ldr	r3, [pc, #568]	@ (34183310 <RCC_PLL_Config+0x24c>)
341830d8:	4413      	add	r3, r2
341830da:	61bb      	str	r3, [r7, #24]
  p_rcc_pll_cfgr2_reg = &(RCC->PLL1CFGR2) + (((uint32_t)0x4) * PLLnumber);
341830dc:	687b      	ldr	r3, [r7, #4]
341830de:	011a      	lsls	r2, r3, #4
341830e0:	4b8c      	ldr	r3, [pc, #560]	@ (34183314 <RCC_PLL_Config+0x250>)
341830e2:	4413      	add	r3, r2
341830e4:	617b      	str	r3, [r7, #20]
  p_rcc_pll_cfgr3_reg = &(RCC->PLL1CFGR3) + (((uint32_t)0x4) * PLLnumber);
341830e6:	687b      	ldr	r3, [r7, #4]
341830e8:	011a      	lsls	r2, r3, #4
341830ea:	4b8b      	ldr	r3, [pc, #556]	@ (34183318 <RCC_PLL_Config+0x254>)
341830ec:	4413      	add	r3, r2
341830ee:	613b      	str	r3, [r7, #16]

  /* !!! WARNING: ONLY INTEGER AND FRACTIONAL MODES MANAGED TODAY !!! */
  if (pPLLInit->PLLState == RCC_PLL_ON)
341830f0:	683b      	ldr	r3, [r7, #0]
341830f2:	681b      	ldr	r3, [r3, #0]
341830f4:	2b02      	cmp	r3, #2
341830f6:	f040 8091 	bne.w	3418321c <RCC_PLL_Config+0x158>
    assert_param(IS_RCC_PLLN_VALUE(pPLLInit->PLLN));
    assert_param(IS_RCC_PLLP_VALUE(pPLLInit->PLLP1));
    assert_param(IS_RCC_PLLP_VALUE(pPLLInit->PLLP2));

    /* Ensure PLLx is disabled */
    WRITE_REG(RCC->CCR, RCC_CCR_PLL1ONC << PLLnumber);
341830fa:	4a88      	ldr	r2, [pc, #544]	@ (3418331c <RCC_PLL_Config+0x258>)
341830fc:	f44f 7180 	mov.w	r1, #256	@ 0x100
34183100:	687b      	ldr	r3, [r7, #4]
34183102:	fa01 f303 	lsl.w	r3, r1, r3
34183106:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
3418310a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
3418310c:	f009 fbe0 	bl	3418c8d0 <HAL_GetTick>
34183110:	60f8      	str	r0, [r7, #12]

    /* Wait till PLLx is disabled */
    while (READ_BIT(RCC->SR, (RCC_SR_PLL1RDY << PLLnumber)) == (RCC_SR_PLL1RDY << PLLnumber))
34183112:	e008      	b.n	34183126 <RCC_PLL_Config+0x62>
    {
      if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
34183114:	f009 fbdc 	bl	3418c8d0 <HAL_GetTick>
34183118:	4602      	mov	r2, r0
3418311a:	68fb      	ldr	r3, [r7, #12]
3418311c:	1ad3      	subs	r3, r2, r3
3418311e:	2b01      	cmp	r3, #1
34183120:	d901      	bls.n	34183126 <RCC_PLL_Config+0x62>
      {
        return HAL_TIMEOUT;
34183122:	2303      	movs	r3, #3
34183124:	e0f0      	b.n	34183308 <RCC_PLL_Config+0x244>
    while (READ_BIT(RCC->SR, (RCC_SR_PLL1RDY << PLLnumber)) == (RCC_SR_PLL1RDY << PLLnumber))
34183126:	4b7d      	ldr	r3, [pc, #500]	@ (3418331c <RCC_PLL_Config+0x258>)
34183128:	685a      	ldr	r2, [r3, #4]
3418312a:	f44f 7180 	mov.w	r1, #256	@ 0x100
3418312e:	687b      	ldr	r3, [r7, #4]
34183130:	fa01 f303 	lsl.w	r3, r1, r3
34183134:	401a      	ands	r2, r3
34183136:	f44f 7180 	mov.w	r1, #256	@ 0x100
3418313a:	687b      	ldr	r3, [r7, #4]
3418313c:	fa01 f303 	lsl.w	r3, r1, r3
34183140:	429a      	cmp	r2, r3
34183142:	d0e7      	beq.n	34183114 <RCC_PLL_Config+0x50>
      }
    }

    /* Ensure PLLxMODSSDIS='1' */
    SET_BIT(*p_rcc_pll_cfgr3_reg, RCC_PLL1CFGR3_PLL1MODSSDIS);
34183144:	693b      	ldr	r3, [r7, #16]
34183146:	681b      	ldr	r3, [r3, #0]
34183148:	f043 0204 	orr.w	r2, r3, #4
3418314c:	693b      	ldr	r3, [r7, #16]
3418314e:	601a      	str	r2, [r3, #0]

    /* Clear bypass mode */
    CLEAR_BIT(*p_rcc_pll_cfgr1_reg, RCC_PLL1CFGR1_PLL1BYP);
34183150:	69bb      	ldr	r3, [r7, #24]
34183152:	681b      	ldr	r3, [r3, #0]
34183154:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
34183158:	69bb      	ldr	r3, [r7, #24]
3418315a:	601a      	str	r2, [r3, #0]

    /* Configure the PLLx clock source, multiplication and division factors. */
    MODIFY_REG(*p_rcc_pll_cfgr1_reg, (RCC_PLL1CFGR1_PLL1SEL | RCC_PLL1CFGR1_PLL1DIVM | RCC_PLL1CFGR1_PLL1DIVN), \
3418315c:	69bb      	ldr	r3, [r7, #24]
3418315e:	681a      	ldr	r2, [r3, #0]
34183160:	4b6f      	ldr	r3, [pc, #444]	@ (34183320 <RCC_PLL_Config+0x25c>)
34183162:	4013      	ands	r3, r2
34183164:	683a      	ldr	r2, [r7, #0]
34183166:	6851      	ldr	r1, [r2, #4]
34183168:	683a      	ldr	r2, [r7, #0]
3418316a:	6892      	ldr	r2, [r2, #8]
3418316c:	0512      	lsls	r2, r2, #20
3418316e:	4311      	orrs	r1, r2
34183170:	683a      	ldr	r2, [r7, #0]
34183172:	6912      	ldr	r2, [r2, #16]
34183174:	0212      	lsls	r2, r2, #8
34183176:	430a      	orrs	r2, r1
34183178:	431a      	orrs	r2, r3
3418317a:	69bb      	ldr	r3, [r7, #24]
3418317c:	601a      	str	r2, [r3, #0]
               (pPLLInit->PLLSource | (pPLLInit->PLLM << RCC_PLL1CFGR1_PLL1DIVM_Pos) \
                | (pPLLInit->PLLN << RCC_PLL1CFGR1_PLL1DIVN_Pos)));
    MODIFY_REG(*p_rcc_pll_cfgr3_reg, (RCC_PLL1CFGR3_PLL1PDIV1 | RCC_PLL1CFGR3_PLL1PDIV2), \
3418317e:	693b      	ldr	r3, [r7, #16]
34183180:	681b      	ldr	r3, [r3, #0]
34183182:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
34183186:	683b      	ldr	r3, [r7, #0]
34183188:	695b      	ldr	r3, [r3, #20]
3418318a:	06d9      	lsls	r1, r3, #27
3418318c:	683b      	ldr	r3, [r7, #0]
3418318e:	699b      	ldr	r3, [r3, #24]
34183190:	061b      	lsls	r3, r3, #24
34183192:	430b      	orrs	r3, r1
34183194:	431a      	orrs	r2, r3
34183196:	693b      	ldr	r3, [r7, #16]
34183198:	601a      	str	r2, [r3, #0]
               ((pPLLInit->PLLP1 << RCC_PLL1CFGR3_PLL1PDIV1_Pos) | (pPLLInit->PLLP2 << RCC_PLL1CFGR3_PLL1PDIV2_Pos)));

    /* Configure PLLx DIVNFRAC */
    MODIFY_REG(*p_rcc_pll_cfgr2_reg, RCC_PLL1CFGR2_PLL1DIVNFRAC, \
3418319a:	697b      	ldr	r3, [r7, #20]
3418319c:	681b      	ldr	r3, [r3, #0]
3418319e:	f003 427f 	and.w	r2, r3, #4278190080	@ 0xff000000
341831a2:	683b      	ldr	r3, [r7, #0]
341831a4:	68db      	ldr	r3, [r3, #12]
341831a6:	431a      	orrs	r2, r3
341831a8:	697b      	ldr	r3, [r7, #20]
341831aa:	601a      	str	r2, [r3, #0]
               pPLLInit->PLLFractional << RCC_PLL1CFGR2_PLL1DIVNFRAC_Pos);

    /* Clear PLLxMODDSEN (Also clear in Fractional Mode to ensure the latch of updated FRAC value when set again) */
    CLEAR_BIT(*p_rcc_pll_cfgr3_reg, RCC_PLL1CFGR3_PLL1MODDSEN);
341831ac:	693b      	ldr	r3, [r7, #16]
341831ae:	681b      	ldr	r3, [r3, #0]
341831b0:	f023 0208 	bic.w	r2, r3, #8
341831b4:	693b      	ldr	r3, [r7, #16]
341831b6:	601a      	str	r2, [r3, #0]

    /* Fractional Mode specificities Management */
    if (pPLLInit->PLLFractional != 0U)
341831b8:	683b      	ldr	r3, [r7, #0]
341831ba:	68db      	ldr	r3, [r3, #12]
341831bc:	2b00      	cmp	r3, #0
341831be:	d005      	beq.n	341831cc <RCC_PLL_Config+0x108>
    {
      /* Set PLLxMODDSEN and DACEN */
      SET_BIT(*p_rcc_pll_cfgr3_reg, (RCC_PLL1CFGR3_PLL1MODDSEN | RCC_PLL1CFGR3_PLL1DACEN));
341831c0:	693b      	ldr	r3, [r7, #16]
341831c2:	681b      	ldr	r3, [r3, #0]
341831c4:	f043 020a 	orr.w	r2, r3, #10
341831c8:	693b      	ldr	r3, [r7, #16]
341831ca:	601a      	str	r2, [r3, #0]
    }

    /* Ensure PLLxMODSSRST='1' and Enable PLLx post divider output */
    SET_BIT(*p_rcc_pll_cfgr3_reg, (RCC_PLL1CFGR3_PLL1MODSSRST | RCC_PLL1CFGR3_PLL1PDIVEN));
341831cc:	693b      	ldr	r3, [r7, #16]
341831ce:	681b      	ldr	r3, [r3, #0]
341831d0:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
341831d4:	f043 0301 	orr.w	r3, r3, #1
341831d8:	693a      	ldr	r2, [r7, #16]
341831da:	6013      	str	r3, [r2, #0]

    /* Enable the PLLx */
    WRITE_REG(RCC->CSR, RCC_CSR_PLL1ONS << PLLnumber);
341831dc:	4a4f      	ldr	r2, [pc, #316]	@ (3418331c <RCC_PLL_Config+0x258>)
341831de:	f44f 7180 	mov.w	r1, #256	@ 0x100
341831e2:	687b      	ldr	r3, [r7, #4]
341831e4:	fa01 f303 	lsl.w	r3, r1, r3
341831e8:	f8c2 3800 	str.w	r3, [r2, #2048]	@ 0x800

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
341831ec:	f009 fb70 	bl	3418c8d0 <HAL_GetTick>
341831f0:	60f8      	str	r0, [r7, #12]

    /* Wait till PLLx is ready */
    while (READ_BIT(RCC->SR, (RCC_SR_PLL1RDY << PLLnumber)) == 0U)
341831f2:	e008      	b.n	34183206 <RCC_PLL_Config+0x142>
    {
      if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
341831f4:	f009 fb6c 	bl	3418c8d0 <HAL_GetTick>
341831f8:	4602      	mov	r2, r0
341831fa:	68fb      	ldr	r3, [r7, #12]
341831fc:	1ad3      	subs	r3, r2, r3
341831fe:	2b01      	cmp	r3, #1
34183200:	d901      	bls.n	34183206 <RCC_PLL_Config+0x142>
      {
        return HAL_TIMEOUT;
34183202:	2303      	movs	r3, #3
34183204:	e080      	b.n	34183308 <RCC_PLL_Config+0x244>
    while (READ_BIT(RCC->SR, (RCC_SR_PLL1RDY << PLLnumber)) == 0U)
34183206:	4b45      	ldr	r3, [pc, #276]	@ (3418331c <RCC_PLL_Config+0x258>)
34183208:	685a      	ldr	r2, [r3, #4]
3418320a:	f44f 7180 	mov.w	r1, #256	@ 0x100
3418320e:	687b      	ldr	r3, [r7, #4]
34183210:	fa01 f303 	lsl.w	r3, r1, r3
34183214:	4013      	ands	r3, r2
34183216:	2b00      	cmp	r3, #0
34183218:	d0ec      	beq.n	341831f4 <RCC_PLL_Config+0x130>
3418321a:	e074      	b.n	34183306 <RCC_PLL_Config+0x242>
      }
    }
  }
  else if (pPLLInit->PLLState == RCC_PLL_BYPASS)
3418321c:	683b      	ldr	r3, [r7, #0]
3418321e:	681b      	ldr	r3, [r3, #0]
34183220:	2b03      	cmp	r3, #3
34183222:	d13b      	bne.n	3418329c <RCC_PLL_Config+0x1d8>
  {
    assert_param(IS_RCC_PLLSOURCE(pPLLInit->PLLSource));

    /* Check selected source is ready */
    if (RCC_PLL_Source_IsReady(pPLLInit->PLLSource) == 1U)
34183224:	683b      	ldr	r3, [r7, #0]
34183226:	685b      	ldr	r3, [r3, #4]
34183228:	4618      	mov	r0, r3
3418322a:	f000 f921 	bl	34183470 <RCC_PLL_Source_IsReady>
3418322e:	4603      	mov	r3, r0
34183230:	2b01      	cmp	r3, #1
34183232:	d130      	bne.n	34183296 <RCC_PLL_Config+0x1d2>
    {
      /* Ensure PLLx is disabled */
      WRITE_REG(RCC->CCR, RCC_CCR_PLL1ONC << PLLnumber);
34183234:	4a39      	ldr	r2, [pc, #228]	@ (3418331c <RCC_PLL_Config+0x258>)
34183236:	f44f 7180 	mov.w	r1, #256	@ 0x100
3418323a:	687b      	ldr	r3, [r7, #4]
3418323c:	fa01 f303 	lsl.w	r3, r1, r3
34183240:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
34183244:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
34183246:	f009 fb43 	bl	3418c8d0 <HAL_GetTick>
3418324a:	60f8      	str	r0, [r7, #12]

      /* Wait till PLLx is disabled */
      while (READ_BIT(RCC->SR, (RCC_SR_PLL1RDY << PLLnumber)) == (RCC_SR_PLL1RDY << PLLnumber))
3418324c:	e008      	b.n	34183260 <RCC_PLL_Config+0x19c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
3418324e:	f009 fb3f 	bl	3418c8d0 <HAL_GetTick>
34183252:	4602      	mov	r2, r0
34183254:	68fb      	ldr	r3, [r7, #12]
34183256:	1ad3      	subs	r3, r2, r3
34183258:	2b01      	cmp	r3, #1
3418325a:	d901      	bls.n	34183260 <RCC_PLL_Config+0x19c>
        {
          return HAL_TIMEOUT;
3418325c:	2303      	movs	r3, #3
3418325e:	e053      	b.n	34183308 <RCC_PLL_Config+0x244>
      while (READ_BIT(RCC->SR, (RCC_SR_PLL1RDY << PLLnumber)) == (RCC_SR_PLL1RDY << PLLnumber))
34183260:	4b2e      	ldr	r3, [pc, #184]	@ (3418331c <RCC_PLL_Config+0x258>)
34183262:	685a      	ldr	r2, [r3, #4]
34183264:	f44f 7180 	mov.w	r1, #256	@ 0x100
34183268:	687b      	ldr	r3, [r7, #4]
3418326a:	fa01 f303 	lsl.w	r3, r1, r3
3418326e:	401a      	ands	r2, r3
34183270:	f44f 7180 	mov.w	r1, #256	@ 0x100
34183274:	687b      	ldr	r3, [r7, #4]
34183276:	fa01 f303 	lsl.w	r3, r1, r3
3418327a:	429a      	cmp	r2, r3
3418327c:	d0e7      	beq.n	3418324e <RCC_PLL_Config+0x18a>
        }
      }

      /* Set bypass mode with selected source */
      MODIFY_REG(*p_rcc_pll_cfgr1_reg, (RCC_PLL1CFGR1_PLL1BYP | RCC_PLL1CFGR1_PLL1SEL), \
3418327e:	69bb      	ldr	r3, [r7, #24]
34183280:	681b      	ldr	r3, [r3, #0]
34183282:	f023 42f0 	bic.w	r2, r3, #2013265920	@ 0x78000000
34183286:	683b      	ldr	r3, [r7, #0]
34183288:	685b      	ldr	r3, [r3, #4]
3418328a:	4313      	orrs	r3, r2
3418328c:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
34183290:	69bb      	ldr	r3, [r7, #24]
34183292:	601a      	str	r2, [r3, #0]
34183294:	e037      	b.n	34183306 <RCC_PLL_Config+0x242>
                 (RCC_PLL1CFGR1_PLL1BYP | pPLLInit->PLLSource));
    }
    else
    {
      ret = HAL_ERROR;
34183296:	2301      	movs	r3, #1
34183298:	77fb      	strb	r3, [r7, #31]
3418329a:	e034      	b.n	34183306 <RCC_PLL_Config+0x242>
    }
  }
  else if (pPLLInit->PLLState == RCC_PLL_OFF)
3418329c:	683b      	ldr	r3, [r7, #0]
3418329e:	681b      	ldr	r3, [r3, #0]
341832a0:	2b01      	cmp	r3, #1
341832a2:	d130      	bne.n	34183306 <RCC_PLL_Config+0x242>
  {
    /* Disable PLLx post divider output */
    CLEAR_BIT(*p_rcc_pll_cfgr3_reg, RCC_PLL1CFGR3_PLL1PDIVEN);
341832a4:	693b      	ldr	r3, [r7, #16]
341832a6:	681b      	ldr	r3, [r3, #0]
341832a8:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
341832ac:	693b      	ldr	r3, [r7, #16]
341832ae:	601a      	str	r2, [r3, #0]

    /* Ensure PLLx is disabled */
    WRITE_REG(RCC->CCR, RCC_CCR_PLL1ONC << PLLnumber);
341832b0:	4a1a      	ldr	r2, [pc, #104]	@ (3418331c <RCC_PLL_Config+0x258>)
341832b2:	f44f 7180 	mov.w	r1, #256	@ 0x100
341832b6:	687b      	ldr	r3, [r7, #4]
341832b8:	fa01 f303 	lsl.w	r3, r1, r3
341832bc:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
341832c0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
341832c2:	f009 fb05 	bl	3418c8d0 <HAL_GetTick>
341832c6:	60f8      	str	r0, [r7, #12]

    /* Wait till PLLx is disabled */
    while (READ_BIT(RCC->SR, (RCC_SR_PLL1RDY << PLLnumber)) == (RCC_SR_PLL1RDY << PLLnumber))
341832c8:	e008      	b.n	341832dc <RCC_PLL_Config+0x218>
    {
      if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
341832ca:	f009 fb01 	bl	3418c8d0 <HAL_GetTick>
341832ce:	4602      	mov	r2, r0
341832d0:	68fb      	ldr	r3, [r7, #12]
341832d2:	1ad3      	subs	r3, r2, r3
341832d4:	2b01      	cmp	r3, #1
341832d6:	d901      	bls.n	341832dc <RCC_PLL_Config+0x218>
      {
        return HAL_TIMEOUT;
341832d8:	2303      	movs	r3, #3
341832da:	e015      	b.n	34183308 <RCC_PLL_Config+0x244>
    while (READ_BIT(RCC->SR, (RCC_SR_PLL1RDY << PLLnumber)) == (RCC_SR_PLL1RDY << PLLnumber))
341832dc:	4b0f      	ldr	r3, [pc, #60]	@ (3418331c <RCC_PLL_Config+0x258>)
341832de:	685a      	ldr	r2, [r3, #4]
341832e0:	f44f 7180 	mov.w	r1, #256	@ 0x100
341832e4:	687b      	ldr	r3, [r7, #4]
341832e6:	fa01 f303 	lsl.w	r3, r1, r3
341832ea:	401a      	ands	r2, r3
341832ec:	f44f 7180 	mov.w	r1, #256	@ 0x100
341832f0:	687b      	ldr	r3, [r7, #4]
341832f2:	fa01 f303 	lsl.w	r3, r1, r3
341832f6:	429a      	cmp	r2, r3
341832f8:	d0e7      	beq.n	341832ca <RCC_PLL_Config+0x206>
      }
    }

    /* Clear bypass mode */
    CLEAR_BIT(*p_rcc_pll_cfgr1_reg, RCC_PLL1CFGR1_PLL1BYP);
341832fa:	69bb      	ldr	r3, [r7, #24]
341832fc:	681b      	ldr	r3, [r3, #0]
341832fe:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
34183302:	69bb      	ldr	r3, [r7, #24]
34183304:	601a      	str	r2, [r3, #0]
  else
  {
    /* Nothing to do */
  }

  return ret;
34183306:	7ffb      	ldrb	r3, [r7, #31]
}
34183308:	4618      	mov	r0, r3
3418330a:	3720      	adds	r7, #32
3418330c:	46bd      	mov	sp, r7
3418330e:	bd80      	pop	{r7, pc}
34183310:	56028080 	.word	0x56028080
34183314:	56028084 	.word	0x56028084
34183318:	56028088 	.word	0x56028088
3418331c:	56028000 	.word	0x56028000
34183320:	8c0000ff 	.word	0x8c0000ff

34183324 <RCC_PLL_Enable>:
  * @param  PLLnumber PLL number to enable
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_PLL_Enable(uint32_t PLLnumber)
{
34183324:	b580      	push	{r7, lr}
34183326:	b084      	sub	sp, #16
34183328:	af00      	add	r7, sp, #0
3418332a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
3418332c:	2300      	movs	r3, #0
3418332e:	73fb      	strb	r3, [r7, #15]
  uint32_t tickstart;

  /* Enable the PLLx */
  WRITE_REG(RCC->CSR, RCC_CSR_PLL1ONS << PLLnumber);
34183330:	4a11      	ldr	r2, [pc, #68]	@ (34183378 <RCC_PLL_Enable+0x54>)
34183332:	f44f 7180 	mov.w	r1, #256	@ 0x100
34183336:	687b      	ldr	r3, [r7, #4]
34183338:	fa01 f303 	lsl.w	r3, r1, r3
3418333c:	f8c2 3800 	str.w	r3, [r2, #2048]	@ 0x800

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
34183340:	f009 fac6 	bl	3418c8d0 <HAL_GetTick>
34183344:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLx is ready */
  while (READ_BIT(RCC->SR, (RCC_SR_PLL1RDY << PLLnumber)) == 0U)
34183346:	e008      	b.n	3418335a <RCC_PLL_Enable+0x36>
  {
    if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
34183348:	f009 fac2 	bl	3418c8d0 <HAL_GetTick>
3418334c:	4602      	mov	r2, r0
3418334e:	68bb      	ldr	r3, [r7, #8]
34183350:	1ad3      	subs	r3, r2, r3
34183352:	2b01      	cmp	r3, #1
34183354:	d901      	bls.n	3418335a <RCC_PLL_Enable+0x36>
    {
      return HAL_TIMEOUT;
34183356:	2303      	movs	r3, #3
34183358:	e00a      	b.n	34183370 <RCC_PLL_Enable+0x4c>
  while (READ_BIT(RCC->SR, (RCC_SR_PLL1RDY << PLLnumber)) == 0U)
3418335a:	4b07      	ldr	r3, [pc, #28]	@ (34183378 <RCC_PLL_Enable+0x54>)
3418335c:	685a      	ldr	r2, [r3, #4]
3418335e:	f44f 7180 	mov.w	r1, #256	@ 0x100
34183362:	687b      	ldr	r3, [r7, #4]
34183364:	fa01 f303 	lsl.w	r3, r1, r3
34183368:	4013      	ands	r3, r2
3418336a:	2b00      	cmp	r3, #0
3418336c:	d0ec      	beq.n	34183348 <RCC_PLL_Enable+0x24>
    }
  }

  return ret;
3418336e:	7bfb      	ldrb	r3, [r7, #15]
}
34183370:	4618      	mov	r0, r3
34183372:	3710      	adds	r7, #16
34183374:	46bd      	mov	sp, r7
34183376:	bd80      	pop	{r7, pc}
34183378:	56028000 	.word	0x56028000

3418337c <RCC_PLL_IsNewConfig>:
  * @param  pPLLInit Pointer to an RCC_PLLInitTypeDef structure that
  *                  contains the configuration parameters.  *
  * @retval 1 if success else 0
  */
static uint32_t RCC_PLL_IsNewConfig(uint32_t PLLnumber, const RCC_PLLInitTypeDef *pPLLInit)
{
3418337c:	b480      	push	{r7}
3418337e:	b089      	sub	sp, #36	@ 0x24
34183380:	af00      	add	r7, sp, #0
34183382:	6078      	str	r0, [r7, #4]
34183384:	6039      	str	r1, [r7, #0]
  __IO const uint32_t *p_rcc_pll_cfgr1_reg, *p_rcc_pll_cfgr2_reg, *p_rcc_pll_cfgr3_reg;
  uint32_t ret = 0U;
34183386:	2300      	movs	r3, #0
34183388:	61fb      	str	r3, [r7, #28]

  /* No assert since done in calling function */

  p_rcc_pll_cfgr1_reg = &(RCC->PLL1CFGR1) + (((uint32_t)0x4) * PLLnumber);
3418338a:	687b      	ldr	r3, [r7, #4]
3418338c:	011a      	lsls	r2, r3, #4
3418338e:	4b34      	ldr	r3, [pc, #208]	@ (34183460 <RCC_PLL_IsNewConfig+0xe4>)
34183390:	4413      	add	r3, r2
34183392:	617b      	str	r3, [r7, #20]
  p_rcc_pll_cfgr2_reg = &(RCC->PLL1CFGR2) + (((uint32_t)0x4) * PLLnumber);
34183394:	687b      	ldr	r3, [r7, #4]
34183396:	011a      	lsls	r2, r3, #4
34183398:	4b32      	ldr	r3, [pc, #200]	@ (34183464 <RCC_PLL_IsNewConfig+0xe8>)
3418339a:	4413      	add	r3, r2
3418339c:	613b      	str	r3, [r7, #16]
  p_rcc_pll_cfgr3_reg = &(RCC->PLL1CFGR3) + (((uint32_t)0x4) * PLLnumber);
3418339e:	687b      	ldr	r3, [r7, #4]
341833a0:	011a      	lsls	r2, r3, #4
341833a2:	4b31      	ldr	r3, [pc, #196]	@ (34183468 <RCC_PLL_IsNewConfig+0xec>)
341833a4:	4413      	add	r3, r2
341833a6:	60fb      	str	r3, [r7, #12]

  /* !!! WARNING: ONLY INTEGER AND FRACTIONAL MODES MANAGED TODAY !!! */

  /* Check for PLLCFGR1, PLLCFGR2 and PLLCFGR3 parameters updates */
  if ((*p_rcc_pll_cfgr1_reg & (RCC_PLL1CFGR1_PLL1SEL | RCC_PLL1CFGR1_PLL1DIVM | RCC_PLL1CFGR1_PLL1DIVN)) != \
341833a8:	697b      	ldr	r3, [r7, #20]
341833aa:	681b      	ldr	r3, [r3, #0]
341833ac:	f023 430c 	bic.w	r3, r3, #2348810240	@ 0x8c000000
341833b0:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
      (pPLLInit->PLLSource | (pPLLInit->PLLM << RCC_PLL1CFGR1_PLL1DIVM_Pos) \
341833b4:	683a      	ldr	r2, [r7, #0]
341833b6:	6851      	ldr	r1, [r2, #4]
341833b8:	683a      	ldr	r2, [r7, #0]
341833ba:	6892      	ldr	r2, [r2, #8]
341833bc:	0512      	lsls	r2, r2, #20
341833be:	4311      	orrs	r1, r2
       | (pPLLInit->PLLN << RCC_PLL1CFGR1_PLL1DIVN_Pos)))
341833c0:	683a      	ldr	r2, [r7, #0]
341833c2:	6912      	ldr	r2, [r2, #16]
341833c4:	0212      	lsls	r2, r2, #8
341833c6:	430a      	orrs	r2, r1
  if ((*p_rcc_pll_cfgr1_reg & (RCC_PLL1CFGR1_PLL1SEL | RCC_PLL1CFGR1_PLL1DIVM | RCC_PLL1CFGR1_PLL1DIVN)) != \
341833c8:	4293      	cmp	r3, r2
341833ca:	d002      	beq.n	341833d2 <RCC_PLL_IsNewConfig+0x56>
  {
    ret = 1U; /* New PLL configuration */
341833cc:	2301      	movs	r3, #1
341833ce:	61fb      	str	r3, [r7, #28]
341833d0:	e03e      	b.n	34183450 <RCC_PLL_IsNewConfig+0xd4>
  }
  else if ((*p_rcc_pll_cfgr2_reg & RCC_PLL1CFGR2_PLL1DIVNFRAC) != \
341833d2:	693b      	ldr	r3, [r7, #16]
341833d4:	681b      	ldr	r3, [r3, #0]
341833d6:	f023 427f 	bic.w	r2, r3, #4278190080	@ 0xff000000
           (pPLLInit->PLLFractional << RCC_PLL1CFGR2_PLL1DIVNFRAC_Pos))
341833da:	683b      	ldr	r3, [r7, #0]
341833dc:	68db      	ldr	r3, [r3, #12]
  else if ((*p_rcc_pll_cfgr2_reg & RCC_PLL1CFGR2_PLL1DIVNFRAC) != \
341833de:	429a      	cmp	r2, r3
341833e0:	d002      	beq.n	341833e8 <RCC_PLL_IsNewConfig+0x6c>
  {
    ret = 1U; /* New PLL configuration */
341833e2:	2301      	movs	r3, #1
341833e4:	61fb      	str	r3, [r7, #28]
341833e6:	e033      	b.n	34183450 <RCC_PLL_IsNewConfig+0xd4>
  }
  else if ((*p_rcc_pll_cfgr3_reg & (RCC_PLL1CFGR3_PLL1PDIV1 | RCC_PLL1CFGR3_PLL1PDIV2)) != \
341833e8:	68fb      	ldr	r3, [r7, #12]
341833ea:	681b      	ldr	r3, [r3, #0]
341833ec:	f003 527c 	and.w	r2, r3, #1056964608	@ 0x3f000000
           ((pPLLInit->PLLP1 << RCC_PLL1CFGR3_PLL1PDIV1_Pos) | (pPLLInit->PLLP2 << RCC_PLL1CFGR3_PLL1PDIV2_Pos)))
341833f0:	683b      	ldr	r3, [r7, #0]
341833f2:	695b      	ldr	r3, [r3, #20]
341833f4:	06d9      	lsls	r1, r3, #27
341833f6:	683b      	ldr	r3, [r7, #0]
341833f8:	699b      	ldr	r3, [r3, #24]
341833fa:	061b      	lsls	r3, r3, #24
341833fc:	430b      	orrs	r3, r1
  else if ((*p_rcc_pll_cfgr3_reg & (RCC_PLL1CFGR3_PLL1PDIV1 | RCC_PLL1CFGR3_PLL1PDIV2)) != \
341833fe:	429a      	cmp	r2, r3
34183400:	d002      	beq.n	34183408 <RCC_PLL_IsNewConfig+0x8c>
  {
    ret = 1U; /* New PLL configuration */
34183402:	2301      	movs	r3, #1
34183404:	61fb      	str	r3, [r7, #28]
34183406:	e023      	b.n	34183450 <RCC_PLL_IsNewConfig+0xd4>
  {
    /* Mode change detection*/
    uint32_t pllState;

    /* Get current Mode*/
    if (READ_BIT(RCC->SR, (RCC_SR_PLL1RDY << PLLnumber)) == (RCC_SR_PLL1RDY << PLLnumber))
34183408:	4b18      	ldr	r3, [pc, #96]	@ (3418346c <RCC_PLL_IsNewConfig+0xf0>)
3418340a:	685a      	ldr	r2, [r3, #4]
3418340c:	f44f 7180 	mov.w	r1, #256	@ 0x100
34183410:	687b      	ldr	r3, [r7, #4]
34183412:	fa01 f303 	lsl.w	r3, r1, r3
34183416:	401a      	ands	r2, r3
34183418:	f44f 7180 	mov.w	r1, #256	@ 0x100
3418341c:	687b      	ldr	r3, [r7, #4]
3418341e:	fa01 f303 	lsl.w	r3, r1, r3
34183422:	429a      	cmp	r2, r3
34183424:	d102      	bne.n	3418342c <RCC_PLL_IsNewConfig+0xb0>
    {
      pllState = RCC_PLL_ON;
34183426:	2302      	movs	r3, #2
34183428:	61bb      	str	r3, [r7, #24]
3418342a:	e00a      	b.n	34183442 <RCC_PLL_IsNewConfig+0xc6>
    }
    else
    {
      if ((*p_rcc_pll_cfgr1_reg & RCC_PLL1CFGR1_PLL1BYP) != 0UL)
3418342c:	697b      	ldr	r3, [r7, #20]
3418342e:	681b      	ldr	r3, [r3, #0]
34183430:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
34183434:	2b00      	cmp	r3, #0
34183436:	d002      	beq.n	3418343e <RCC_PLL_IsNewConfig+0xc2>
      {
        pllState = RCC_PLL_BYPASS;
34183438:	2303      	movs	r3, #3
3418343a:	61bb      	str	r3, [r7, #24]
3418343c:	e001      	b.n	34183442 <RCC_PLL_IsNewConfig+0xc6>
      }
      else
      {
        pllState = RCC_PLL_OFF;
3418343e:	2301      	movs	r3, #1
34183440:	61bb      	str	r3, [r7, #24]
      }
    }

    /* Compare with new mode */
    if (pllState != pPLLInit->PLLState)
34183442:	683b      	ldr	r3, [r7, #0]
34183444:	681b      	ldr	r3, [r3, #0]
34183446:	69ba      	ldr	r2, [r7, #24]
34183448:	429a      	cmp	r2, r3
3418344a:	d001      	beq.n	34183450 <RCC_PLL_IsNewConfig+0xd4>
    {
      ret = 1U; /* New PLL configuration */
3418344c:	2301      	movs	r3, #1
3418344e:	61fb      	str	r3, [r7, #28]
    }
  }

  return ret;
34183450:	69fb      	ldr	r3, [r7, #28]
}
34183452:	4618      	mov	r0, r3
34183454:	3724      	adds	r7, #36	@ 0x24
34183456:	46bd      	mov	sp, r7
34183458:	f85d 7b04 	ldr.w	r7, [sp], #4
3418345c:	4770      	bx	lr
3418345e:	bf00      	nop
34183460:	56028080 	.word	0x56028080
34183464:	56028084 	.word	0x56028084
34183468:	56028088 	.word	0x56028088
3418346c:	56028000 	.word	0x56028000

34183470 <RCC_PLL_Source_IsReady>:
  * @brief  Check whether the PLL source is ready
  * @param  PLLSource PLL source
  * @retval 1 if success else 0
  */
static uint32_t RCC_PLL_Source_IsReady(uint32_t PLLSource)
{
34183470:	b580      	push	{r7, lr}
34183472:	b084      	sub	sp, #16
34183474:	af00      	add	r7, sp, #0
34183476:	6078      	str	r0, [r7, #4]
  uint32_t ret = 1U;
34183478:	2301      	movs	r3, #1
3418347a:	60fb      	str	r3, [r7, #12]

  /* No assert since done in calling function */

  switch (PLLSource)
3418347c:	687b      	ldr	r3, [r7, #4]
3418347e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34183482:	d01b      	beq.n	341834bc <RCC_PLL_Source_IsReady+0x4c>
34183484:	687b      	ldr	r3, [r7, #4]
34183486:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418348a:	d81f      	bhi.n	341834cc <RCC_PLL_Source_IsReady+0x5c>
3418348c:	687b      	ldr	r3, [r7, #4]
3418348e:	2b00      	cmp	r3, #0
34183490:	d004      	beq.n	3418349c <RCC_PLL_Source_IsReady+0x2c>
34183492:	687b      	ldr	r3, [r7, #4]
34183494:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
34183498:	d008      	beq.n	341834ac <RCC_PLL_Source_IsReady+0x3c>
        ret = 0U;
      }
      break;
    case RCC_PLLSOURCE_PIN:
    default:
      break;
3418349a:	e017      	b.n	341834cc <RCC_PLL_Source_IsReady+0x5c>
      if (LL_RCC_HSI_IsReady() == 0U)
3418349c:	f7fe fc6a 	bl	34181d74 <LL_RCC_HSI_IsReady>
341834a0:	4603      	mov	r3, r0
341834a2:	2b00      	cmp	r3, #0
341834a4:	d114      	bne.n	341834d0 <RCC_PLL_Source_IsReady+0x60>
        ret = 0U;
341834a6:	2300      	movs	r3, #0
341834a8:	60fb      	str	r3, [r7, #12]
      break;
341834aa:	e011      	b.n	341834d0 <RCC_PLL_Source_IsReady+0x60>
      if (LL_RCC_MSI_IsReady() == 0U)
341834ac:	f7fe fcca 	bl	34181e44 <LL_RCC_MSI_IsReady>
341834b0:	4603      	mov	r3, r0
341834b2:	2b00      	cmp	r3, #0
341834b4:	d10e      	bne.n	341834d4 <RCC_PLL_Source_IsReady+0x64>
        ret = 0U;
341834b6:	2300      	movs	r3, #0
341834b8:	60fb      	str	r3, [r7, #12]
      break;
341834ba:	e00b      	b.n	341834d4 <RCC_PLL_Source_IsReady+0x64>
      if (LL_RCC_HSE_IsReady() == 0U)
341834bc:	f7fe fc2a 	bl	34181d14 <LL_RCC_HSE_IsReady>
341834c0:	4603      	mov	r3, r0
341834c2:	2b00      	cmp	r3, #0
341834c4:	d108      	bne.n	341834d8 <RCC_PLL_Source_IsReady+0x68>
        ret = 0U;
341834c6:	2300      	movs	r3, #0
341834c8:	60fb      	str	r3, [r7, #12]
      break;
341834ca:	e005      	b.n	341834d8 <RCC_PLL_Source_IsReady+0x68>
      break;
341834cc:	bf00      	nop
341834ce:	e004      	b.n	341834da <RCC_PLL_Source_IsReady+0x6a>
      break;
341834d0:	bf00      	nop
341834d2:	e002      	b.n	341834da <RCC_PLL_Source_IsReady+0x6a>
      break;
341834d4:	bf00      	nop
341834d6:	e000      	b.n	341834da <RCC_PLL_Source_IsReady+0x6a>
      break;
341834d8:	bf00      	nop
  }

  return ret;
341834da:	68fb      	ldr	r3, [r7, #12]
}
341834dc:	4618      	mov	r0, r3
341834de:	3710      	adds	r7, #16
341834e0:	46bd      	mov	sp, r7
341834e2:	bd80      	pop	{r7, pc}

341834e4 <RCC_IC_CheckPLLSources>:
  * @param  PLLSource1 First PLL source
  * @param  PLLSource2 Second PLL source
  * @retval 1 if success else 0
  */
static uint32_t RCC_IC_CheckPLLSources(uint32_t PLLSource1, uint32_t PLLSource2)
{
341834e4:	b580      	push	{r7, lr}
341834e6:	b084      	sub	sp, #16
341834e8:	af00      	add	r7, sp, #0
341834ea:	6078      	str	r0, [r7, #4]
341834ec:	6039      	str	r1, [r7, #0]
  uint32_t ret = 1U;
341834ee:	2301      	movs	r3, #1
341834f0:	60fb      	str	r3, [r7, #12]

  /* No assert since done in calling function */

  /* Check PLLSource1 clock source */
  switch (PLLSource1)
341834f2:	687b      	ldr	r3, [r7, #4]
341834f4:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
341834f8:	d03a      	beq.n	34183570 <RCC_IC_CheckPLLSources+0x8c>
341834fa:	687b      	ldr	r3, [r7, #4]
341834fc:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34183500:	d843      	bhi.n	3418358a <RCC_IC_CheckPLLSources+0xa6>
34183502:	687b      	ldr	r3, [r7, #4]
34183504:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34183508:	d025      	beq.n	34183556 <RCC_IC_CheckPLLSources+0x72>
3418350a:	687b      	ldr	r3, [r7, #4]
3418350c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34183510:	d83b      	bhi.n	3418358a <RCC_IC_CheckPLLSources+0xa6>
34183512:	687b      	ldr	r3, [r7, #4]
34183514:	2b00      	cmp	r3, #0
34183516:	d004      	beq.n	34183522 <RCC_IC_CheckPLLSources+0x3e>
34183518:	687b      	ldr	r3, [r7, #4]
3418351a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3418351e:	d00d      	beq.n	3418353c <RCC_IC_CheckPLLSources+0x58>
34183520:	e033      	b.n	3418358a <RCC_IC_CheckPLLSources+0xa6>
  {
    case LL_RCC_ICCLKSOURCE_PLL1:
      if (LL_RCC_PLL1_IsReady() == 0U)
34183522:	f7fe fd33 	bl	34181f8c <LL_RCC_PLL1_IsReady>
34183526:	4603      	mov	r3, r0
34183528:	2b00      	cmp	r3, #0
3418352a:	d131      	bne.n	34183590 <RCC_IC_CheckPLLSources+0xac>
      {
        if (LL_RCC_PLL1_IsEnabledBypass() == 0U)
3418352c:	f7fe fd42 	bl	34181fb4 <LL_RCC_PLL1_IsEnabledBypass>
34183530:	4603      	mov	r3, r0
34183532:	2b00      	cmp	r3, #0
34183534:	d12c      	bne.n	34183590 <RCC_IC_CheckPLLSources+0xac>
        {
          ret = 0U;
34183536:	2300      	movs	r3, #0
34183538:	60fb      	str	r3, [r7, #12]
        }
      }
      break;
3418353a:	e029      	b.n	34183590 <RCC_IC_CheckPLLSources+0xac>
    case LL_RCC_ICCLKSOURCE_PLL2:
      if (LL_RCC_PLL2_IsReady() == 0U)
3418353c:	f7fe fd5c 	bl	34181ff8 <LL_RCC_PLL2_IsReady>
34183540:	4603      	mov	r3, r0
34183542:	2b00      	cmp	r3, #0
34183544:	d126      	bne.n	34183594 <RCC_IC_CheckPLLSources+0xb0>
      {
        if (LL_RCC_PLL2_IsEnabledBypass() == 0U)
34183546:	f7fe fd6b 	bl	34182020 <LL_RCC_PLL2_IsEnabledBypass>
3418354a:	4603      	mov	r3, r0
3418354c:	2b00      	cmp	r3, #0
3418354e:	d121      	bne.n	34183594 <RCC_IC_CheckPLLSources+0xb0>
        {
          ret = 0U;
34183550:	2300      	movs	r3, #0
34183552:	60fb      	str	r3, [r7, #12]
        }
      }
      break;
34183554:	e01e      	b.n	34183594 <RCC_IC_CheckPLLSources+0xb0>
    case LL_RCC_ICCLKSOURCE_PLL3:
      if (LL_RCC_PLL3_IsReady() == 0U)
34183556:	f7fe fd85 	bl	34182064 <LL_RCC_PLL3_IsReady>
3418355a:	4603      	mov	r3, r0
3418355c:	2b00      	cmp	r3, #0
3418355e:	d11b      	bne.n	34183598 <RCC_IC_CheckPLLSources+0xb4>
      {
        if (LL_RCC_PLL3_IsEnabledBypass() == 0U)
34183560:	f7fe fd94 	bl	3418208c <LL_RCC_PLL3_IsEnabledBypass>
34183564:	4603      	mov	r3, r0
34183566:	2b00      	cmp	r3, #0
34183568:	d116      	bne.n	34183598 <RCC_IC_CheckPLLSources+0xb4>
        {
          ret = 0U;
3418356a:	2300      	movs	r3, #0
3418356c:	60fb      	str	r3, [r7, #12]
        }
      }
      break;
3418356e:	e013      	b.n	34183598 <RCC_IC_CheckPLLSources+0xb4>
    case LL_RCC_ICCLKSOURCE_PLL4:
      if (LL_RCC_PLL4_IsReady() == 0U)
34183570:	f7fe fdae 	bl	341820d0 <LL_RCC_PLL4_IsReady>
34183574:	4603      	mov	r3, r0
34183576:	2b00      	cmp	r3, #0
34183578:	d110      	bne.n	3418359c <RCC_IC_CheckPLLSources+0xb8>
      {
        if (LL_RCC_PLL4_IsEnabledBypass() == 0U)
3418357a:	f7fe fdbd 	bl	341820f8 <LL_RCC_PLL4_IsEnabledBypass>
3418357e:	4603      	mov	r3, r0
34183580:	2b00      	cmp	r3, #0
34183582:	d10b      	bne.n	3418359c <RCC_IC_CheckPLLSources+0xb8>
        {
          ret = 0U;
34183584:	2300      	movs	r3, #0
34183586:	60fb      	str	r3, [r7, #12]
        }
      }
      break;
34183588:	e008      	b.n	3418359c <RCC_IC_CheckPLLSources+0xb8>
    default:
      /* Unexpected */
      ret = 0U;
3418358a:	2300      	movs	r3, #0
3418358c:	60fb      	str	r3, [r7, #12]
      break;
3418358e:	e006      	b.n	3418359e <RCC_IC_CheckPLLSources+0xba>
      break;
34183590:	bf00      	nop
34183592:	e004      	b.n	3418359e <RCC_IC_CheckPLLSources+0xba>
      break;
34183594:	bf00      	nop
34183596:	e002      	b.n	3418359e <RCC_IC_CheckPLLSources+0xba>
      break;
34183598:	bf00      	nop
3418359a:	e000      	b.n	3418359e <RCC_IC_CheckPLLSources+0xba>
      break;
3418359c:	bf00      	nop
  }

  /* Check PLLSource2 clock source */
  switch (PLLSource2)
3418359e:	683b      	ldr	r3, [r7, #0]
341835a0:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
341835a4:	d03a      	beq.n	3418361c <RCC_IC_CheckPLLSources+0x138>
341835a6:	683b      	ldr	r3, [r7, #0]
341835a8:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
341835ac:	d843      	bhi.n	34183636 <RCC_IC_CheckPLLSources+0x152>
341835ae:	683b      	ldr	r3, [r7, #0]
341835b0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
341835b4:	d025      	beq.n	34183602 <RCC_IC_CheckPLLSources+0x11e>
341835b6:	683b      	ldr	r3, [r7, #0]
341835b8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
341835bc:	d83b      	bhi.n	34183636 <RCC_IC_CheckPLLSources+0x152>
341835be:	683b      	ldr	r3, [r7, #0]
341835c0:	2b00      	cmp	r3, #0
341835c2:	d004      	beq.n	341835ce <RCC_IC_CheckPLLSources+0xea>
341835c4:	683b      	ldr	r3, [r7, #0]
341835c6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
341835ca:	d00d      	beq.n	341835e8 <RCC_IC_CheckPLLSources+0x104>
341835cc:	e033      	b.n	34183636 <RCC_IC_CheckPLLSources+0x152>
  {
    case LL_RCC_ICCLKSOURCE_PLL1:
      if (LL_RCC_PLL1_IsReady() == 0U)
341835ce:	f7fe fcdd 	bl	34181f8c <LL_RCC_PLL1_IsReady>
341835d2:	4603      	mov	r3, r0
341835d4:	2b00      	cmp	r3, #0
341835d6:	d131      	bne.n	3418363c <RCC_IC_CheckPLLSources+0x158>
      {
        if (LL_RCC_PLL1_IsEnabledBypass() == 0U)
341835d8:	f7fe fcec 	bl	34181fb4 <LL_RCC_PLL1_IsEnabledBypass>
341835dc:	4603      	mov	r3, r0
341835de:	2b00      	cmp	r3, #0
341835e0:	d12c      	bne.n	3418363c <RCC_IC_CheckPLLSources+0x158>
        {
          ret = 0U;
341835e2:	2300      	movs	r3, #0
341835e4:	60fb      	str	r3, [r7, #12]
        }
      }
      break;
341835e6:	e029      	b.n	3418363c <RCC_IC_CheckPLLSources+0x158>
    case LL_RCC_ICCLKSOURCE_PLL2:
      if (LL_RCC_PLL2_IsReady() == 0U)
341835e8:	f7fe fd06 	bl	34181ff8 <LL_RCC_PLL2_IsReady>
341835ec:	4603      	mov	r3, r0
341835ee:	2b00      	cmp	r3, #0
341835f0:	d126      	bne.n	34183640 <RCC_IC_CheckPLLSources+0x15c>
      {
        if (LL_RCC_PLL2_IsEnabledBypass() == 0U)
341835f2:	f7fe fd15 	bl	34182020 <LL_RCC_PLL2_IsEnabledBypass>
341835f6:	4603      	mov	r3, r0
341835f8:	2b00      	cmp	r3, #0
341835fa:	d121      	bne.n	34183640 <RCC_IC_CheckPLLSources+0x15c>
        {
          ret = 0U;
341835fc:	2300      	movs	r3, #0
341835fe:	60fb      	str	r3, [r7, #12]
        }
      }
      break;
34183600:	e01e      	b.n	34183640 <RCC_IC_CheckPLLSources+0x15c>
    case LL_RCC_ICCLKSOURCE_PLL3:
      if (LL_RCC_PLL3_IsReady() == 0U)
34183602:	f7fe fd2f 	bl	34182064 <LL_RCC_PLL3_IsReady>
34183606:	4603      	mov	r3, r0
34183608:	2b00      	cmp	r3, #0
3418360a:	d11b      	bne.n	34183644 <RCC_IC_CheckPLLSources+0x160>
      {
        if (LL_RCC_PLL3_IsEnabledBypass() == 0U)
3418360c:	f7fe fd3e 	bl	3418208c <LL_RCC_PLL3_IsEnabledBypass>
34183610:	4603      	mov	r3, r0
34183612:	2b00      	cmp	r3, #0
34183614:	d116      	bne.n	34183644 <RCC_IC_CheckPLLSources+0x160>
        {
          ret = 0U;
34183616:	2300      	movs	r3, #0
34183618:	60fb      	str	r3, [r7, #12]
        }
      }
      break;
3418361a:	e013      	b.n	34183644 <RCC_IC_CheckPLLSources+0x160>
    case LL_RCC_ICCLKSOURCE_PLL4:
      if (LL_RCC_PLL4_IsReady() == 0U)
3418361c:	f7fe fd58 	bl	341820d0 <LL_RCC_PLL4_IsReady>
34183620:	4603      	mov	r3, r0
34183622:	2b00      	cmp	r3, #0
34183624:	d110      	bne.n	34183648 <RCC_IC_CheckPLLSources+0x164>
      {
        if (LL_RCC_PLL4_IsEnabledBypass() == 0U)
34183626:	f7fe fd67 	bl	341820f8 <LL_RCC_PLL4_IsEnabledBypass>
3418362a:	4603      	mov	r3, r0
3418362c:	2b00      	cmp	r3, #0
3418362e:	d10b      	bne.n	34183648 <RCC_IC_CheckPLLSources+0x164>
        {
          ret = 0U;
34183630:	2300      	movs	r3, #0
34183632:	60fb      	str	r3, [r7, #12]
        }
      }
      break;
34183634:	e008      	b.n	34183648 <RCC_IC_CheckPLLSources+0x164>
    default:
      /* Unexpected */
      ret = 0U;
34183636:	2300      	movs	r3, #0
34183638:	60fb      	str	r3, [r7, #12]
      break;
3418363a:	e006      	b.n	3418364a <RCC_IC_CheckPLLSources+0x166>
      break;
3418363c:	bf00      	nop
3418363e:	e004      	b.n	3418364a <RCC_IC_CheckPLLSources+0x166>
      break;
34183640:	bf00      	nop
34183642:	e002      	b.n	3418364a <RCC_IC_CheckPLLSources+0x166>
      break;
34183644:	bf00      	nop
34183646:	e000      	b.n	3418364a <RCC_IC_CheckPLLSources+0x166>
      break;
34183648:	bf00      	nop
  }

  return ret;
3418364a:	68fb      	ldr	r3, [r7, #12]
}
3418364c:	4618      	mov	r0, r3
3418364e:	3710      	adds	r7, #16
34183650:	46bd      	mov	sp, r7
34183652:	bd80      	pop	{r7, pc}

34183654 <LL_RCC_HSE_SelectHSEAsDiv2Clock>:
{
34183654:	b480      	push	{r7}
34183656:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->HSECFGR, RCC_HSECFGR_HSEDIV2SEL);
34183658:	4b05      	ldr	r3, [pc, #20]	@ (34183670 <LL_RCC_HSE_SelectHSEAsDiv2Clock+0x1c>)
3418365a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
3418365c:	4a04      	ldr	r2, [pc, #16]	@ (34183670 <LL_RCC_HSE_SelectHSEAsDiv2Clock+0x1c>)
3418365e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
34183662:	6553      	str	r3, [r2, #84]	@ 0x54
}
34183664:	bf00      	nop
34183666:	46bd      	mov	sp, r7
34183668:	f85d 7b04 	ldr.w	r7, [sp], #4
3418366c:	4770      	bx	lr
3418366e:	bf00      	nop
34183670:	56028000 	.word	0x56028000

34183674 <LL_RCC_HSE_SelectHSEDiv2AsDiv2Clock>:
{
34183674:	b480      	push	{r7}
34183676:	af00      	add	r7, sp, #0
  SET_BIT(RCC->HSECFGR, RCC_HSECFGR_HSEDIV2SEL);
34183678:	4b05      	ldr	r3, [pc, #20]	@ (34183690 <LL_RCC_HSE_SelectHSEDiv2AsDiv2Clock+0x1c>)
3418367a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
3418367c:	4a04      	ldr	r2, [pc, #16]	@ (34183690 <LL_RCC_HSE_SelectHSEDiv2AsDiv2Clock+0x1c>)
3418367e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
34183682:	6553      	str	r3, [r2, #84]	@ 0x54
}
34183684:	bf00      	nop
34183686:	46bd      	mov	sp, r7
34183688:	f85d 7b04 	ldr.w	r7, [sp], #4
3418368c:	4770      	bx	lr
3418368e:	bf00      	nop
34183690:	56028000 	.word	0x56028000

34183694 <LL_RCC_HSE_IsSelectedHSEDiv2AsDiv2Clock>:
{
34183694:	b480      	push	{r7}
34183696:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->HSECFGR, RCC_HSECFGR_HSEDIV2SEL) == RCC_HSECFGR_HSEDIV2SEL) ? 1UL : 0UL);
34183698:	4b06      	ldr	r3, [pc, #24]	@ (341836b4 <LL_RCC_HSE_IsSelectedHSEDiv2AsDiv2Clock+0x20>)
3418369a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
3418369c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
341836a0:	2b40      	cmp	r3, #64	@ 0x40
341836a2:	d101      	bne.n	341836a8 <LL_RCC_HSE_IsSelectedHSEDiv2AsDiv2Clock+0x14>
341836a4:	2301      	movs	r3, #1
341836a6:	e000      	b.n	341836aa <LL_RCC_HSE_IsSelectedHSEDiv2AsDiv2Clock+0x16>
341836a8:	2300      	movs	r3, #0
}
341836aa:	4618      	mov	r0, r3
341836ac:	46bd      	mov	sp, r7
341836ae:	f85d 7b04 	ldr.w	r7, [sp], #4
341836b2:	4770      	bx	lr
341836b4:	56028000 	.word	0x56028000

341836b8 <LL_RCC_HSE_IsReady>:
{
341836b8:	b480      	push	{r7}
341836ba:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->SR, RCC_SR_HSERDY) != 0UL) ? 1UL : 0UL);
341836bc:	4b06      	ldr	r3, [pc, #24]	@ (341836d8 <LL_RCC_HSE_IsReady+0x20>)
341836be:	685b      	ldr	r3, [r3, #4]
341836c0:	f003 0310 	and.w	r3, r3, #16
341836c4:	2b00      	cmp	r3, #0
341836c6:	d001      	beq.n	341836cc <LL_RCC_HSE_IsReady+0x14>
341836c8:	2301      	movs	r3, #1
341836ca:	e000      	b.n	341836ce <LL_RCC_HSE_IsReady+0x16>
341836cc:	2300      	movs	r3, #0
}
341836ce:	4618      	mov	r0, r3
341836d0:	46bd      	mov	sp, r7
341836d2:	f85d 7b04 	ldr.w	r7, [sp], #4
341836d6:	4770      	bx	lr
341836d8:	56028000 	.word	0x56028000

341836dc <LL_RCC_HSI_IsReady>:
{
341836dc:	b480      	push	{r7}
341836de:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->SR, RCC_SR_HSIRDY) != 0UL) ? 1UL : 0UL);
341836e0:	4b06      	ldr	r3, [pc, #24]	@ (341836fc <LL_RCC_HSI_IsReady+0x20>)
341836e2:	685b      	ldr	r3, [r3, #4]
341836e4:	f003 0308 	and.w	r3, r3, #8
341836e8:	2b00      	cmp	r3, #0
341836ea:	d001      	beq.n	341836f0 <LL_RCC_HSI_IsReady+0x14>
341836ec:	2301      	movs	r3, #1
341836ee:	e000      	b.n	341836f2 <LL_RCC_HSI_IsReady+0x16>
341836f0:	2300      	movs	r3, #0
}
341836f2:	4618      	mov	r0, r3
341836f4:	46bd      	mov	sp, r7
341836f6:	f85d 7b04 	ldr.w	r7, [sp], #4
341836fa:	4770      	bx	lr
341836fc:	56028000 	.word	0x56028000

34183700 <LL_RCC_HSI_GetDivider>:
{
34183700:	b480      	push	{r7}
34183702:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->HSICFGR, RCC_HSICFGR_HSIDIV));
34183704:	4b04      	ldr	r3, [pc, #16]	@ (34183718 <LL_RCC_HSI_GetDivider+0x18>)
34183706:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
34183708:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
}
3418370c:	4618      	mov	r0, r3
3418370e:	46bd      	mov	sp, r7
34183710:	f85d 7b04 	ldr.w	r7, [sp], #4
34183714:	4770      	bx	lr
34183716:	bf00      	nop
34183718:	56028000 	.word	0x56028000

3418371c <LL_RCC_MSI_IsReady>:
{
3418371c:	b480      	push	{r7}
3418371e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->SR, RCC_SR_MSIRDY) != 0UL) ? 1UL : 0UL);
34183720:	4b06      	ldr	r3, [pc, #24]	@ (3418373c <LL_RCC_MSI_IsReady+0x20>)
34183722:	685b      	ldr	r3, [r3, #4]
34183724:	f003 0304 	and.w	r3, r3, #4
34183728:	2b00      	cmp	r3, #0
3418372a:	d001      	beq.n	34183730 <LL_RCC_MSI_IsReady+0x14>
3418372c:	2301      	movs	r3, #1
3418372e:	e000      	b.n	34183732 <LL_RCC_MSI_IsReady+0x16>
34183730:	2300      	movs	r3, #0
}
34183732:	4618      	mov	r0, r3
34183734:	46bd      	mov	sp, r7
34183736:	f85d 7b04 	ldr.w	r7, [sp], #4
3418373a:	4770      	bx	lr
3418373c:	56028000 	.word	0x56028000

34183740 <LL_RCC_MSI_GetFrequency>:
{
34183740:	b480      	push	{r7}
34183742:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->MSICFGR, RCC_MSICFGR_MSIFREQSEL));
34183744:	4b04      	ldr	r3, [pc, #16]	@ (34183758 <LL_RCC_MSI_GetFrequency+0x18>)
34183746:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
34183748:	f403 7300 	and.w	r3, r3, #512	@ 0x200
}
3418374c:	4618      	mov	r0, r3
3418374e:	46bd      	mov	sp, r7
34183750:	f85d 7b04 	ldr.w	r7, [sp], #4
34183754:	4770      	bx	lr
34183756:	bf00      	nop
34183758:	56028000 	.word	0x56028000

3418375c <LL_RCC_LSE_IsReady>:
{
3418375c:	b480      	push	{r7}
3418375e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->SR, RCC_SR_LSERDY) != 0UL) ? 1UL : 0UL);
34183760:	4b06      	ldr	r3, [pc, #24]	@ (3418377c <LL_RCC_LSE_IsReady+0x20>)
34183762:	685b      	ldr	r3, [r3, #4]
34183764:	f003 0302 	and.w	r3, r3, #2
34183768:	2b00      	cmp	r3, #0
3418376a:	d001      	beq.n	34183770 <LL_RCC_LSE_IsReady+0x14>
3418376c:	2301      	movs	r3, #1
3418376e:	e000      	b.n	34183772 <LL_RCC_LSE_IsReady+0x16>
34183770:	2300      	movs	r3, #0
}
34183772:	4618      	mov	r0, r3
34183774:	46bd      	mov	sp, r7
34183776:	f85d 7b04 	ldr.w	r7, [sp], #4
3418377a:	4770      	bx	lr
3418377c:	56028000 	.word	0x56028000

34183780 <LL_RCC_LSI_IsReady>:
{
34183780:	b480      	push	{r7}
34183782:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->SR, RCC_SR_LSIRDY) != 0UL) ? 1UL : 0UL);
34183784:	4b04      	ldr	r3, [pc, #16]	@ (34183798 <LL_RCC_LSI_IsReady+0x18>)
34183786:	685b      	ldr	r3, [r3, #4]
34183788:	f003 0301 	and.w	r3, r3, #1
}
3418378c:	4618      	mov	r0, r3
3418378e:	46bd      	mov	sp, r7
34183790:	f85d 7b04 	ldr.w	r7, [sp], #4
34183794:	4770      	bx	lr
34183796:	bf00      	nop
34183798:	56028000 	.word	0x56028000

3418379c <LL_RCC_GetAHBPrescaler>:
{
3418379c:	b480      	push	{r7}
3418379e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR2, RCC_CFGR2_HPRE));
341837a0:	4b04      	ldr	r3, [pc, #16]	@ (341837b4 <LL_RCC_GetAHBPrescaler+0x18>)
341837a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
341837a4:	f403 03e0 	and.w	r3, r3, #7340032	@ 0x700000
}
341837a8:	4618      	mov	r0, r3
341837aa:	46bd      	mov	sp, r7
341837ac:	f85d 7b04 	ldr.w	r7, [sp], #4
341837b0:	4770      	bx	lr
341837b2:	bf00      	nop
341837b4:	56028000 	.word	0x56028000

341837b8 <LL_RCC_GetAPB1Prescaler>:
{
341837b8:	b480      	push	{r7}
341837ba:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR2, RCC_CFGR2_PPRE1));
341837bc:	4b04      	ldr	r3, [pc, #16]	@ (341837d0 <LL_RCC_GetAPB1Prescaler+0x18>)
341837be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
341837c0:	f003 0307 	and.w	r3, r3, #7
}
341837c4:	4618      	mov	r0, r3
341837c6:	46bd      	mov	sp, r7
341837c8:	f85d 7b04 	ldr.w	r7, [sp], #4
341837cc:	4770      	bx	lr
341837ce:	bf00      	nop
341837d0:	56028000 	.word	0x56028000

341837d4 <LL_RCC_GetAPB2Prescaler>:
{
341837d4:	b480      	push	{r7}
341837d6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR2, RCC_CFGR2_PPRE2));
341837d8:	4b04      	ldr	r3, [pc, #16]	@ (341837ec <LL_RCC_GetAPB2Prescaler+0x18>)
341837da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
341837dc:	f003 0370 	and.w	r3, r3, #112	@ 0x70
}
341837e0:	4618      	mov	r0, r3
341837e2:	46bd      	mov	sp, r7
341837e4:	f85d 7b04 	ldr.w	r7, [sp], #4
341837e8:	4770      	bx	lr
341837ea:	bf00      	nop
341837ec:	56028000 	.word	0x56028000

341837f0 <LL_RCC_GetAPB4Prescaler>:
{
341837f0:	b480      	push	{r7}
341837f2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR2, RCC_CFGR2_PPRE4));
341837f4:	4b04      	ldr	r3, [pc, #16]	@ (34183808 <LL_RCC_GetAPB4Prescaler+0x18>)
341837f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
341837f8:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
}
341837fc:	4618      	mov	r0, r3
341837fe:	46bd      	mov	sp, r7
34183800:	f85d 7b04 	ldr.w	r7, [sp], #4
34183804:	4770      	bx	lr
34183806:	bf00      	nop
34183808:	56028000 	.word	0x56028000

3418380c <LL_RCC_GetAPB5Prescaler>:
{
3418380c:	b480      	push	{r7}
3418380e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR2, RCC_CFGR2_PPRE5));
34183810:	4b04      	ldr	r3, [pc, #16]	@ (34183824 <LL_RCC_GetAPB5Prescaler+0x18>)
34183812:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
34183814:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
}
34183818:	4618      	mov	r0, r3
3418381a:	46bd      	mov	sp, r7
3418381c:	f85d 7b04 	ldr.w	r7, [sp], #4
34183820:	4770      	bx	lr
34183822:	bf00      	nop
34183824:	56028000 	.word	0x56028000

34183828 <LL_RCC_SetClockSource>:
{
34183828:	b480      	push	{r7}
3418382a:	b085      	sub	sp, #20
3418382c:	af00      	add	r7, sp, #0
3418382e:	6078      	str	r0, [r7, #4]
  volatile uint32_t *pReg = (uint32_t *)((uint32_t)&RCC->CCIPR1 + LL_CLKSOURCE_REG(ClkSource));
34183830:	687b      	ldr	r3, [r7, #4]
34183832:	b2da      	uxtb	r2, r3
34183834:	4b10      	ldr	r3, [pc, #64]	@ (34183878 <LL_RCC_SetClockSource+0x50>)
34183836:	4413      	add	r3, r2
34183838:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(*pReg, LL_CLKSOURCE_MASK(ClkSource), LL_CLKSOURCE_CONFIG(ClkSource));
3418383a:	68fb      	ldr	r3, [r7, #12]
3418383c:	681a      	ldr	r2, [r3, #0]
3418383e:	687b      	ldr	r3, [r7, #4]
34183840:	0e19      	lsrs	r1, r3, #24
34183842:	687b      	ldr	r3, [r7, #4]
34183844:	0a1b      	lsrs	r3, r3, #8
34183846:	f003 031f 	and.w	r3, r3, #31
3418384a:	fa01 f303 	lsl.w	r3, r1, r3
3418384e:	43db      	mvns	r3, r3
34183850:	401a      	ands	r2, r3
34183852:	687b      	ldr	r3, [r7, #4]
34183854:	0c1b      	lsrs	r3, r3, #16
34183856:	b2d9      	uxtb	r1, r3
34183858:	687b      	ldr	r3, [r7, #4]
3418385a:	0a1b      	lsrs	r3, r3, #8
3418385c:	f003 031f 	and.w	r3, r3, #31
34183860:	fa01 f303 	lsl.w	r3, r1, r3
34183864:	431a      	orrs	r2, r3
34183866:	68fb      	ldr	r3, [r7, #12]
34183868:	601a      	str	r2, [r3, #0]
}
3418386a:	bf00      	nop
3418386c:	3714      	adds	r7, #20
3418386e:	46bd      	mov	sp, r7
34183870:	f85d 7b04 	ldr.w	r7, [sp], #4
34183874:	4770      	bx	lr
34183876:	bf00      	nop
34183878:	56028144 	.word	0x56028144

3418387c <LL_RCC_GetADCPrescaler>:
{
3418387c:	b480      	push	{r7}
3418387e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CCIPR1, RCC_CCIPR1_ADCPRE) >> RCC_CCIPR1_ADCPRE_Pos);
34183880:	4b04      	ldr	r3, [pc, #16]	@ (34183894 <LL_RCC_GetADCPrescaler+0x18>)
34183882:	f8d3 3144 	ldr.w	r3, [r3, #324]	@ 0x144
34183886:	0a1b      	lsrs	r3, r3, #8
34183888:	b2db      	uxtb	r3, r3
}
3418388a:	4618      	mov	r0, r3
3418388c:	46bd      	mov	sp, r7
3418388e:	f85d 7b04 	ldr.w	r7, [sp], #4
34183892:	4770      	bx	lr
34183894:	56028000 	.word	0x56028000

34183898 <LL_RCC_SetADFClockSource>:
{
34183898:	b480      	push	{r7}
3418389a:	b083      	sub	sp, #12
3418389c:	af00      	add	r7, sp, #0
3418389e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR1, RCC_CCIPR1_ADF1SEL, ClkSource);
341838a0:	4b07      	ldr	r3, [pc, #28]	@ (341838c0 <LL_RCC_SetADFClockSource+0x28>)
341838a2:	f8d3 3144 	ldr.w	r3, [r3, #324]	@ 0x144
341838a6:	f023 0207 	bic.w	r2, r3, #7
341838aa:	4905      	ldr	r1, [pc, #20]	@ (341838c0 <LL_RCC_SetADFClockSource+0x28>)
341838ac:	687b      	ldr	r3, [r7, #4]
341838ae:	4313      	orrs	r3, r2
341838b0:	f8c1 3144 	str.w	r3, [r1, #324]	@ 0x144
}
341838b4:	bf00      	nop
341838b6:	370c      	adds	r7, #12
341838b8:	46bd      	mov	sp, r7
341838ba:	f85d 7b04 	ldr.w	r7, [sp], #4
341838be:	4770      	bx	lr
341838c0:	56028000 	.word	0x56028000

341838c4 <LL_RCC_SetCLKPClockSource>:
{
341838c4:	b480      	push	{r7}
341838c6:	b083      	sub	sp, #12
341838c8:	af00      	add	r7, sp, #0
341838ca:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR7, RCC_CCIPR7_PERSEL, ClkSource);
341838cc:	4b07      	ldr	r3, [pc, #28]	@ (341838ec <LL_RCC_SetCLKPClockSource+0x28>)
341838ce:	f8d3 315c 	ldr.w	r3, [r3, #348]	@ 0x15c
341838d2:	f023 0207 	bic.w	r2, r3, #7
341838d6:	4905      	ldr	r1, [pc, #20]	@ (341838ec <LL_RCC_SetCLKPClockSource+0x28>)
341838d8:	687b      	ldr	r3, [r7, #4]
341838da:	4313      	orrs	r3, r2
341838dc:	f8c1 315c 	str.w	r3, [r1, #348]	@ 0x15c
}
341838e0:	bf00      	nop
341838e2:	370c      	adds	r7, #12
341838e4:	46bd      	mov	sp, r7
341838e6:	f85d 7b04 	ldr.w	r7, [sp], #4
341838ea:	4770      	bx	lr
341838ec:	56028000 	.word	0x56028000

341838f0 <LL_RCC_SetDCMIPPClockSource>:
{
341838f0:	b480      	push	{r7}
341838f2:	b083      	sub	sp, #12
341838f4:	af00      	add	r7, sp, #0
341838f6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR1, RCC_CCIPR1_DCMIPPSEL, ClkSource);
341838f8:	4b07      	ldr	r3, [pc, #28]	@ (34183918 <LL_RCC_SetDCMIPPClockSource+0x28>)
341838fa:	f8d3 3144 	ldr.w	r3, [r3, #324]	@ 0x144
341838fe:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
34183902:	4905      	ldr	r1, [pc, #20]	@ (34183918 <LL_RCC_SetDCMIPPClockSource+0x28>)
34183904:	687b      	ldr	r3, [r7, #4]
34183906:	4313      	orrs	r3, r2
34183908:	f8c1 3144 	str.w	r3, [r1, #324]	@ 0x144
}
3418390c:	bf00      	nop
3418390e:	370c      	adds	r7, #12
34183910:	46bd      	mov	sp, r7
34183912:	f85d 7b04 	ldr.w	r7, [sp], #4
34183916:	4770      	bx	lr
34183918:	56028000 	.word	0x56028000

3418391c <LL_RCC_SetETHClockSource>:
{
3418391c:	b480      	push	{r7}
3418391e:	b083      	sub	sp, #12
34183920:	af00      	add	r7, sp, #0
34183922:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR2, RCC_CCIPR2_ETH1CLKSEL, ClkSource);
34183924:	4b07      	ldr	r3, [pc, #28]	@ (34183944 <LL_RCC_SetETHClockSource+0x28>)
34183926:	f8d3 3148 	ldr.w	r3, [r3, #328]	@ 0x148
3418392a:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
3418392e:	4905      	ldr	r1, [pc, #20]	@ (34183944 <LL_RCC_SetETHClockSource+0x28>)
34183930:	687b      	ldr	r3, [r7, #4]
34183932:	4313      	orrs	r3, r2
34183934:	f8c1 3148 	str.w	r3, [r1, #328]	@ 0x148
}
34183938:	bf00      	nop
3418393a:	370c      	adds	r7, #12
3418393c:	46bd      	mov	sp, r7
3418393e:	f85d 7b04 	ldr.w	r7, [sp], #4
34183942:	4770      	bx	lr
34183944:	56028000 	.word	0x56028000

34183948 <LL_RCC_SetETHPHYInterface>:
{
34183948:	b480      	push	{r7}
3418394a:	b083      	sub	sp, #12
3418394c:	af00      	add	r7, sp, #0
3418394e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR2, RCC_CCIPR2_ETH1SEL, Interface);
34183950:	4b07      	ldr	r3, [pc, #28]	@ (34183970 <LL_RCC_SetETHPHYInterface+0x28>)
34183952:	f8d3 3148 	ldr.w	r3, [r3, #328]	@ 0x148
34183956:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
3418395a:	4905      	ldr	r1, [pc, #20]	@ (34183970 <LL_RCC_SetETHPHYInterface+0x28>)
3418395c:	687b      	ldr	r3, [r7, #4]
3418395e:	4313      	orrs	r3, r2
34183960:	f8c1 3148 	str.w	r3, [r1, #328]	@ 0x148
}
34183964:	bf00      	nop
34183966:	370c      	adds	r7, #12
34183968:	46bd      	mov	sp, r7
3418396a:	f85d 7b04 	ldr.w	r7, [sp], #4
3418396e:	4770      	bx	lr
34183970:	56028000 	.word	0x56028000

34183974 <LL_RCC_GetETH1PTPDivider>:
{
34183974:	b480      	push	{r7}
34183976:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CCIPR2, RCC_CCIPR2_ETH1PTPDIV));
34183978:	4b04      	ldr	r3, [pc, #16]	@ (3418398c <LL_RCC_GetETH1PTPDivider+0x18>)
3418397a:	f8d3 3148 	ldr.w	r3, [r3, #328]	@ 0x148
3418397e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
34183982:	4618      	mov	r0, r3
34183984:	46bd      	mov	sp, r7
34183986:	f85d 7b04 	ldr.w	r7, [sp], #4
3418398a:	4770      	bx	lr
3418398c:	56028000 	.word	0x56028000

34183990 <LL_RCC_SetETHREFRXClockSource>:
{
34183990:	b480      	push	{r7}
34183992:	b083      	sub	sp, #12
34183994:	af00      	add	r7, sp, #0
34183996:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR2, RCC_CCIPR2_ETH1REFCLKSEL, ClkSource);
34183998:	4b07      	ldr	r3, [pc, #28]	@ (341839b8 <LL_RCC_SetETHREFRXClockSource+0x28>)
3418399a:	f8d3 3148 	ldr.w	r3, [r3, #328]	@ 0x148
3418399e:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
341839a2:	4905      	ldr	r1, [pc, #20]	@ (341839b8 <LL_RCC_SetETHREFRXClockSource+0x28>)
341839a4:	687b      	ldr	r3, [r7, #4]
341839a6:	4313      	orrs	r3, r2
341839a8:	f8c1 3148 	str.w	r3, [r1, #328]	@ 0x148
}
341839ac:	bf00      	nop
341839ae:	370c      	adds	r7, #12
341839b0:	46bd      	mov	sp, r7
341839b2:	f85d 7b04 	ldr.w	r7, [sp], #4
341839b6:	4770      	bx	lr
341839b8:	56028000 	.word	0x56028000

341839bc <LL_RCC_SetETHREFTXClockSource>:
{
341839bc:	b480      	push	{r7}
341839be:	b083      	sub	sp, #12
341839c0:	af00      	add	r7, sp, #0
341839c2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR2, RCC_CCIPR2_ETH1GTXCLKSEL, ClkSource);
341839c4:	4b07      	ldr	r3, [pc, #28]	@ (341839e4 <LL_RCC_SetETHREFTXClockSource+0x28>)
341839c6:	f8d3 3148 	ldr.w	r3, [r3, #328]	@ 0x148
341839ca:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
341839ce:	4905      	ldr	r1, [pc, #20]	@ (341839e4 <LL_RCC_SetETHREFTXClockSource+0x28>)
341839d0:	687b      	ldr	r3, [r7, #4]
341839d2:	4313      	orrs	r3, r2
341839d4:	f8c1 3148 	str.w	r3, [r1, #328]	@ 0x148
}
341839d8:	bf00      	nop
341839da:	370c      	adds	r7, #12
341839dc:	46bd      	mov	sp, r7
341839de:	f85d 7b04 	ldr.w	r7, [sp], #4
341839e2:	4770      	bx	lr
341839e4:	56028000 	.word	0x56028000

341839e8 <LL_RCC_SetFDCANClockSource>:
{
341839e8:	b480      	push	{r7}
341839ea:	b083      	sub	sp, #12
341839ec:	af00      	add	r7, sp, #0
341839ee:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR3, RCC_CCIPR3_FDCANSEL, ClkSource);
341839f0:	4b07      	ldr	r3, [pc, #28]	@ (34183a10 <LL_RCC_SetFDCANClockSource+0x28>)
341839f2:	f8d3 314c 	ldr.w	r3, [r3, #332]	@ 0x14c
341839f6:	f023 0203 	bic.w	r2, r3, #3
341839fa:	4905      	ldr	r1, [pc, #20]	@ (34183a10 <LL_RCC_SetFDCANClockSource+0x28>)
341839fc:	687b      	ldr	r3, [r7, #4]
341839fe:	4313      	orrs	r3, r2
34183a00:	f8c1 314c 	str.w	r3, [r1, #332]	@ 0x14c
}
34183a04:	bf00      	nop
34183a06:	370c      	adds	r7, #12
34183a08:	46bd      	mov	sp, r7
34183a0a:	f85d 7b04 	ldr.w	r7, [sp], #4
34183a0e:	4770      	bx	lr
34183a10:	56028000 	.word	0x56028000

34183a14 <LL_RCC_SetFMCClockSource>:
{
34183a14:	b480      	push	{r7}
34183a16:	b083      	sub	sp, #12
34183a18:	af00      	add	r7, sp, #0
34183a1a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR3, RCC_CCIPR3_FMCSEL, ClkSource);
34183a1c:	4b07      	ldr	r3, [pc, #28]	@ (34183a3c <LL_RCC_SetFMCClockSource+0x28>)
34183a1e:	f8d3 314c 	ldr.w	r3, [r3, #332]	@ 0x14c
34183a22:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
34183a26:	4905      	ldr	r1, [pc, #20]	@ (34183a3c <LL_RCC_SetFMCClockSource+0x28>)
34183a28:	687b      	ldr	r3, [r7, #4]
34183a2a:	4313      	orrs	r3, r2
34183a2c:	f8c1 314c 	str.w	r3, [r1, #332]	@ 0x14c
}
34183a30:	bf00      	nop
34183a32:	370c      	adds	r7, #12
34183a34:	46bd      	mov	sp, r7
34183a36:	f85d 7b04 	ldr.w	r7, [sp], #4
34183a3a:	4770      	bx	lr
34183a3c:	56028000 	.word	0x56028000

34183a40 <LL_RCC_SetI2CClockSource>:
{
34183a40:	b580      	push	{r7, lr}
34183a42:	b082      	sub	sp, #8
34183a44:	af00      	add	r7, sp, #0
34183a46:	6078      	str	r0, [r7, #4]
  LL_RCC_SetClockSource(ClkSource);
34183a48:	6878      	ldr	r0, [r7, #4]
34183a4a:	f7ff feed 	bl	34183828 <LL_RCC_SetClockSource>
}
34183a4e:	bf00      	nop
34183a50:	3708      	adds	r7, #8
34183a52:	46bd      	mov	sp, r7
34183a54:	bd80      	pop	{r7, pc}

34183a56 <LL_RCC_SetI3CClockSource>:
{
34183a56:	b580      	push	{r7, lr}
34183a58:	b082      	sub	sp, #8
34183a5a:	af00      	add	r7, sp, #0
34183a5c:	6078      	str	r0, [r7, #4]
  LL_RCC_SetClockSource(ClkSource);
34183a5e:	6878      	ldr	r0, [r7, #4]
34183a60:	f7ff fee2 	bl	34183828 <LL_RCC_SetClockSource>
}
34183a64:	bf00      	nop
34183a66:	3708      	adds	r7, #8
34183a68:	46bd      	mov	sp, r7
34183a6a:	bd80      	pop	{r7, pc}

34183a6c <LL_RCC_SetLPTIMClockSource>:
{
34183a6c:	b580      	push	{r7, lr}
34183a6e:	b082      	sub	sp, #8
34183a70:	af00      	add	r7, sp, #0
34183a72:	6078      	str	r0, [r7, #4]
  LL_RCC_SetClockSource(ClkSource);
34183a74:	6878      	ldr	r0, [r7, #4]
34183a76:	f7ff fed7 	bl	34183828 <LL_RCC_SetClockSource>
}
34183a7a:	bf00      	nop
34183a7c:	3708      	adds	r7, #8
34183a7e:	46bd      	mov	sp, r7
34183a80:	bd80      	pop	{r7, pc}
	...

34183a84 <LL_RCC_SetLPUARTClockSource>:
{
34183a84:	b480      	push	{r7}
34183a86:	b083      	sub	sp, #12
34183a88:	af00      	add	r7, sp, #0
34183a8a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR14, RCC_CCIPR14_LPUART1SEL, ClkSource);
34183a8c:	4b07      	ldr	r3, [pc, #28]	@ (34183aac <LL_RCC_SetLPUARTClockSource+0x28>)
34183a8e:	f8d3 3178 	ldr.w	r3, [r3, #376]	@ 0x178
34183a92:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
34183a96:	4905      	ldr	r1, [pc, #20]	@ (34183aac <LL_RCC_SetLPUARTClockSource+0x28>)
34183a98:	687b      	ldr	r3, [r7, #4]
34183a9a:	4313      	orrs	r3, r2
34183a9c:	f8c1 3178 	str.w	r3, [r1, #376]	@ 0x178
}
34183aa0:	bf00      	nop
34183aa2:	370c      	adds	r7, #12
34183aa4:	46bd      	mov	sp, r7
34183aa6:	f85d 7b04 	ldr.w	r7, [sp], #4
34183aaa:	4770      	bx	lr
34183aac:	56028000 	.word	0x56028000

34183ab0 <LL_RCC_SetLTDCClockSource>:
{
34183ab0:	b480      	push	{r7}
34183ab2:	b083      	sub	sp, #12
34183ab4:	af00      	add	r7, sp, #0
34183ab6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_LTDCSEL, ClkSource);
34183ab8:	4b07      	ldr	r3, [pc, #28]	@ (34183ad8 <LL_RCC_SetLTDCClockSource+0x28>)
34183aba:	f8d3 3150 	ldr.w	r3, [r3, #336]	@ 0x150
34183abe:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
34183ac2:	4905      	ldr	r1, [pc, #20]	@ (34183ad8 <LL_RCC_SetLTDCClockSource+0x28>)
34183ac4:	687b      	ldr	r3, [r7, #4]
34183ac6:	4313      	orrs	r3, r2
34183ac8:	f8c1 3150 	str.w	r3, [r1, #336]	@ 0x150
}
34183acc:	bf00      	nop
34183ace:	370c      	adds	r7, #12
34183ad0:	46bd      	mov	sp, r7
34183ad2:	f85d 7b04 	ldr.w	r7, [sp], #4
34183ad6:	4770      	bx	lr
34183ad8:	56028000 	.word	0x56028000

34183adc <LL_RCC_SetMDFClockSource>:
{
34183adc:	b480      	push	{r7}
34183ade:	b083      	sub	sp, #12
34183ae0:	af00      	add	r7, sp, #0
34183ae2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR5, RCC_CCIPR5_MDF1SEL, ClkSource);
34183ae4:	4b07      	ldr	r3, [pc, #28]	@ (34183b04 <LL_RCC_SetMDFClockSource+0x28>)
34183ae6:	f8d3 3154 	ldr.w	r3, [r3, #340]	@ 0x154
34183aea:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
34183aee:	4905      	ldr	r1, [pc, #20]	@ (34183b04 <LL_RCC_SetMDFClockSource+0x28>)
34183af0:	687b      	ldr	r3, [r7, #4]
34183af2:	4313      	orrs	r3, r2
34183af4:	f8c1 3154 	str.w	r3, [r1, #340]	@ 0x154
}
34183af8:	bf00      	nop
34183afa:	370c      	adds	r7, #12
34183afc:	46bd      	mov	sp, r7
34183afe:	f85d 7b04 	ldr.w	r7, [sp], #4
34183b02:	4770      	bx	lr
34183b04:	56028000 	.word	0x56028000

34183b08 <LL_RCC_SetOTGPHYClockSource>:
{
34183b08:	b580      	push	{r7, lr}
34183b0a:	b082      	sub	sp, #8
34183b0c:	af00      	add	r7, sp, #0
34183b0e:	6078      	str	r0, [r7, #4]
  LL_RCC_SetClockSource(ClkSource);
34183b10:	6878      	ldr	r0, [r7, #4]
34183b12:	f7ff fe89 	bl	34183828 <LL_RCC_SetClockSource>
}
34183b16:	bf00      	nop
34183b18:	3708      	adds	r7, #8
34183b1a:	46bd      	mov	sp, r7
34183b1c:	bd80      	pop	{r7, pc}

34183b1e <LL_RCC_SetOTGPHYCKREFClockSource>:
{
34183b1e:	b580      	push	{r7, lr}
34183b20:	b082      	sub	sp, #8
34183b22:	af00      	add	r7, sp, #0
34183b24:	6078      	str	r0, [r7, #4]
  LL_RCC_SetClockSource(ClkSource);
34183b26:	6878      	ldr	r0, [r7, #4]
34183b28:	f7ff fe7e 	bl	34183828 <LL_RCC_SetClockSource>
}
34183b2c:	bf00      	nop
34183b2e:	3708      	adds	r7, #8
34183b30:	46bd      	mov	sp, r7
34183b32:	bd80      	pop	{r7, pc}

34183b34 <LL_RCC_SetPSSIClockSource>:
{
34183b34:	b480      	push	{r7}
34183b36:	b083      	sub	sp, #12
34183b38:	af00      	add	r7, sp, #0
34183b3a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR7, RCC_CCIPR7_PSSISEL, ClkSource);
34183b3c:	4b07      	ldr	r3, [pc, #28]	@ (34183b5c <LL_RCC_SetPSSIClockSource+0x28>)
34183b3e:	f8d3 315c 	ldr.w	r3, [r3, #348]	@ 0x15c
34183b42:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
34183b46:	4905      	ldr	r1, [pc, #20]	@ (34183b5c <LL_RCC_SetPSSIClockSource+0x28>)
34183b48:	687b      	ldr	r3, [r7, #4]
34183b4a:	4313      	orrs	r3, r2
34183b4c:	f8c1 315c 	str.w	r3, [r1, #348]	@ 0x15c
}
34183b50:	bf00      	nop
34183b52:	370c      	adds	r7, #12
34183b54:	46bd      	mov	sp, r7
34183b56:	f85d 7b04 	ldr.w	r7, [sp], #4
34183b5a:	4770      	bx	lr
34183b5c:	56028000 	.word	0x56028000

34183b60 <LL_RCC_SetSAIClockSource>:
{
34183b60:	b580      	push	{r7, lr}
34183b62:	b082      	sub	sp, #8
34183b64:	af00      	add	r7, sp, #0
34183b66:	6078      	str	r0, [r7, #4]
  LL_RCC_SetClockSource(ClkSource);
34183b68:	6878      	ldr	r0, [r7, #4]
34183b6a:	f7ff fe5d 	bl	34183828 <LL_RCC_SetClockSource>
}
34183b6e:	bf00      	nop
34183b70:	3708      	adds	r7, #8
34183b72:	46bd      	mov	sp, r7
34183b74:	bd80      	pop	{r7, pc}

34183b76 <LL_RCC_SetSDMMCClockSource>:
{
34183b76:	b580      	push	{r7, lr}
34183b78:	b082      	sub	sp, #8
34183b7a:	af00      	add	r7, sp, #0
34183b7c:	6078      	str	r0, [r7, #4]
  LL_RCC_SetClockSource(ClkSource);
34183b7e:	6878      	ldr	r0, [r7, #4]
34183b80:	f7ff fe52 	bl	34183828 <LL_RCC_SetClockSource>
}
34183b84:	bf00      	nop
34183b86:	3708      	adds	r7, #8
34183b88:	46bd      	mov	sp, r7
34183b8a:	bd80      	pop	{r7, pc}

34183b8c <LL_RCC_SetSPDIFRXClockSource>:
{
34183b8c:	b480      	push	{r7}
34183b8e:	b083      	sub	sp, #12
34183b90:	af00      	add	r7, sp, #0
34183b92:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR9, RCC_CCIPR9_SPDIFRX1SEL, ClkSource);
34183b94:	4b07      	ldr	r3, [pc, #28]	@ (34183bb4 <LL_RCC_SetSPDIFRXClockSource+0x28>)
34183b96:	f8d3 3164 	ldr.w	r3, [r3, #356]	@ 0x164
34183b9a:	f023 0207 	bic.w	r2, r3, #7
34183b9e:	4905      	ldr	r1, [pc, #20]	@ (34183bb4 <LL_RCC_SetSPDIFRXClockSource+0x28>)
34183ba0:	687b      	ldr	r3, [r7, #4]
34183ba2:	4313      	orrs	r3, r2
34183ba4:	f8c1 3164 	str.w	r3, [r1, #356]	@ 0x164
}
34183ba8:	bf00      	nop
34183baa:	370c      	adds	r7, #12
34183bac:	46bd      	mov	sp, r7
34183bae:	f85d 7b04 	ldr.w	r7, [sp], #4
34183bb2:	4770      	bx	lr
34183bb4:	56028000 	.word	0x56028000

34183bb8 <LL_RCC_SetSPIClockSource>:
{
34183bb8:	b580      	push	{r7, lr}
34183bba:	b082      	sub	sp, #8
34183bbc:	af00      	add	r7, sp, #0
34183bbe:	6078      	str	r0, [r7, #4]
  LL_RCC_SetClockSource(ClkSource);
34183bc0:	6878      	ldr	r0, [r7, #4]
34183bc2:	f7ff fe31 	bl	34183828 <LL_RCC_SetClockSource>
}
34183bc6:	bf00      	nop
34183bc8:	3708      	adds	r7, #8
34183bca:	46bd      	mov	sp, r7
34183bcc:	bd80      	pop	{r7, pc}

34183bce <LL_RCC_SetUSARTClockSource>:
{
34183bce:	b580      	push	{r7, lr}
34183bd0:	b082      	sub	sp, #8
34183bd2:	af00      	add	r7, sp, #0
34183bd4:	6078      	str	r0, [r7, #4]
  LL_RCC_SetClockSource(ClkSource);
34183bd6:	6878      	ldr	r0, [r7, #4]
34183bd8:	f7ff fe26 	bl	34183828 <LL_RCC_SetClockSource>
}
34183bdc:	bf00      	nop
34183bde:	3708      	adds	r7, #8
34183be0:	46bd      	mov	sp, r7
34183be2:	bd80      	pop	{r7, pc}

34183be4 <LL_RCC_SetXSPIClockSource>:
{
34183be4:	b580      	push	{r7, lr}
34183be6:	b082      	sub	sp, #8
34183be8:	af00      	add	r7, sp, #0
34183bea:	6078      	str	r0, [r7, #4]
  LL_RCC_SetClockSource(ClkSource);
34183bec:	6878      	ldr	r0, [r7, #4]
34183bee:	f7ff fe1b 	bl	34183828 <LL_RCC_SetClockSource>
}
34183bf2:	bf00      	nop
34183bf4:	3708      	adds	r7, #8
34183bf6:	46bd      	mov	sp, r7
34183bf8:	bd80      	pop	{r7, pc}
	...

34183bfc <LL_RCC_GetClockSource>:
{
34183bfc:	b480      	push	{r7}
34183bfe:	b085      	sub	sp, #20
34183c00:	af00      	add	r7, sp, #0
34183c02:	6078      	str	r0, [r7, #4]
  const volatile uint32_t *pReg = (uint32_t *)((uint32_t)((uint32_t)(&RCC->CCIPR1) + LL_CLKSOURCE_REG(Periph)));
34183c04:	687b      	ldr	r3, [r7, #4]
34183c06:	b2da      	uxtb	r2, r3
34183c08:	4b0e      	ldr	r3, [pc, #56]	@ (34183c44 <LL_RCC_GetClockSource+0x48>)
34183c0a:	4413      	add	r3, r2
34183c0c:	60fb      	str	r3, [r7, #12]
  return (uint32_t)(Periph | (((READ_BIT(*pReg, LL_CLKSOURCE_MASK(Periph))) >> LL_CLKSOURCE_SHIFT(Periph)) << LL_RCC_CONFIG_SHIFT));
34183c0e:	68fb      	ldr	r3, [r7, #12]
34183c10:	681a      	ldr	r2, [r3, #0]
34183c12:	687b      	ldr	r3, [r7, #4]
34183c14:	0e19      	lsrs	r1, r3, #24
34183c16:	687b      	ldr	r3, [r7, #4]
34183c18:	0a1b      	lsrs	r3, r3, #8
34183c1a:	f003 031f 	and.w	r3, r3, #31
34183c1e:	fa01 f303 	lsl.w	r3, r1, r3
34183c22:	401a      	ands	r2, r3
34183c24:	687b      	ldr	r3, [r7, #4]
34183c26:	0a1b      	lsrs	r3, r3, #8
34183c28:	f003 031f 	and.w	r3, r3, #31
34183c2c:	fa22 f303 	lsr.w	r3, r2, r3
34183c30:	041a      	lsls	r2, r3, #16
34183c32:	687b      	ldr	r3, [r7, #4]
34183c34:	4313      	orrs	r3, r2
}
34183c36:	4618      	mov	r0, r3
34183c38:	3714      	adds	r7, #20
34183c3a:	46bd      	mov	sp, r7
34183c3c:	f85d 7b04 	ldr.w	r7, [sp], #4
34183c40:	4770      	bx	lr
34183c42:	bf00      	nop
34183c44:	56028144 	.word	0x56028144

34183c48 <LL_RCC_GetADCClockSource>:
{
34183c48:	b480      	push	{r7}
34183c4a:	b083      	sub	sp, #12
34183c4c:	af00      	add	r7, sp, #0
34183c4e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR1, RCC_CCIPR1_ADC12SEL));
34183c50:	4b05      	ldr	r3, [pc, #20]	@ (34183c68 <LL_RCC_GetADCClockSource+0x20>)
34183c52:	f8d3 3144 	ldr.w	r3, [r3, #324]	@ 0x144
34183c56:	f003 0370 	and.w	r3, r3, #112	@ 0x70
}
34183c5a:	4618      	mov	r0, r3
34183c5c:	370c      	adds	r7, #12
34183c5e:	46bd      	mov	sp, r7
34183c60:	f85d 7b04 	ldr.w	r7, [sp], #4
34183c64:	4770      	bx	lr
34183c66:	bf00      	nop
34183c68:	56028000 	.word	0x56028000

34183c6c <LL_RCC_GetADFClockSource>:
{
34183c6c:	b480      	push	{r7}
34183c6e:	b083      	sub	sp, #12
34183c70:	af00      	add	r7, sp, #0
34183c72:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR1, RCC_CCIPR1_ADF1SEL));
34183c74:	4b05      	ldr	r3, [pc, #20]	@ (34183c8c <LL_RCC_GetADFClockSource+0x20>)
34183c76:	f8d3 3144 	ldr.w	r3, [r3, #324]	@ 0x144
34183c7a:	f003 0307 	and.w	r3, r3, #7
}
34183c7e:	4618      	mov	r0, r3
34183c80:	370c      	adds	r7, #12
34183c82:	46bd      	mov	sp, r7
34183c84:	f85d 7b04 	ldr.w	r7, [sp], #4
34183c88:	4770      	bx	lr
34183c8a:	bf00      	nop
34183c8c:	56028000 	.word	0x56028000

34183c90 <LL_RCC_GetCLKPClockSource>:
{
34183c90:	b480      	push	{r7}
34183c92:	b083      	sub	sp, #12
34183c94:	af00      	add	r7, sp, #0
34183c96:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR7, RCC_CCIPR7_PERSEL));
34183c98:	4b05      	ldr	r3, [pc, #20]	@ (34183cb0 <LL_RCC_GetCLKPClockSource+0x20>)
34183c9a:	f8d3 315c 	ldr.w	r3, [r3, #348]	@ 0x15c
34183c9e:	f003 0307 	and.w	r3, r3, #7
}
34183ca2:	4618      	mov	r0, r3
34183ca4:	370c      	adds	r7, #12
34183ca6:	46bd      	mov	sp, r7
34183ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
34183cac:	4770      	bx	lr
34183cae:	bf00      	nop
34183cb0:	56028000 	.word	0x56028000

34183cb4 <LL_RCC_GetDCMIPPClockSource>:
{
34183cb4:	b480      	push	{r7}
34183cb6:	b083      	sub	sp, #12
34183cb8:	af00      	add	r7, sp, #0
34183cba:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR1, RCC_CCIPR1_DCMIPPSEL));
34183cbc:	4b05      	ldr	r3, [pc, #20]	@ (34183cd4 <LL_RCC_GetDCMIPPClockSource+0x20>)
34183cbe:	f8d3 3144 	ldr.w	r3, [r3, #324]	@ 0x144
34183cc2:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
}
34183cc6:	4618      	mov	r0, r3
34183cc8:	370c      	adds	r7, #12
34183cca:	46bd      	mov	sp, r7
34183ccc:	f85d 7b04 	ldr.w	r7, [sp], #4
34183cd0:	4770      	bx	lr
34183cd2:	bf00      	nop
34183cd4:	56028000 	.word	0x56028000

34183cd8 <LL_RCC_GetETHClockSource>:
{
34183cd8:	b480      	push	{r7}
34183cda:	b083      	sub	sp, #12
34183cdc:	af00      	add	r7, sp, #0
34183cde:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR2, RCC_CCIPR2_ETH1CLKSEL));
34183ce0:	4b05      	ldr	r3, [pc, #20]	@ (34183cf8 <LL_RCC_GetETHClockSource+0x20>)
34183ce2:	f8d3 3148 	ldr.w	r3, [r3, #328]	@ 0x148
34183ce6:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
}
34183cea:	4618      	mov	r0, r3
34183cec:	370c      	adds	r7, #12
34183cee:	46bd      	mov	sp, r7
34183cf0:	f85d 7b04 	ldr.w	r7, [sp], #4
34183cf4:	4770      	bx	lr
34183cf6:	bf00      	nop
34183cf8:	56028000 	.word	0x56028000

34183cfc <LL_RCC_GetETHPTPClockSource>:
{
34183cfc:	b480      	push	{r7}
34183cfe:	b083      	sub	sp, #12
34183d00:	af00      	add	r7, sp, #0
34183d02:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR2, RCC_CCIPR2_ETH1PTPSEL));
34183d04:	4b05      	ldr	r3, [pc, #20]	@ (34183d1c <LL_RCC_GetETHPTPClockSource+0x20>)
34183d06:	f8d3 3148 	ldr.w	r3, [r3, #328]	@ 0x148
34183d0a:	f003 0303 	and.w	r3, r3, #3
}
34183d0e:	4618      	mov	r0, r3
34183d10:	370c      	adds	r7, #12
34183d12:	46bd      	mov	sp, r7
34183d14:	f85d 7b04 	ldr.w	r7, [sp], #4
34183d18:	4770      	bx	lr
34183d1a:	bf00      	nop
34183d1c:	56028000 	.word	0x56028000

34183d20 <LL_RCC_GetFDCANClockSource>:
{
34183d20:	b480      	push	{r7}
34183d22:	b083      	sub	sp, #12
34183d24:	af00      	add	r7, sp, #0
34183d26:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR3, RCC_CCIPR3_FDCANSEL));
34183d28:	4b05      	ldr	r3, [pc, #20]	@ (34183d40 <LL_RCC_GetFDCANClockSource+0x20>)
34183d2a:	f8d3 314c 	ldr.w	r3, [r3, #332]	@ 0x14c
34183d2e:	f003 0303 	and.w	r3, r3, #3
}
34183d32:	4618      	mov	r0, r3
34183d34:	370c      	adds	r7, #12
34183d36:	46bd      	mov	sp, r7
34183d38:	f85d 7b04 	ldr.w	r7, [sp], #4
34183d3c:	4770      	bx	lr
34183d3e:	bf00      	nop
34183d40:	56028000 	.word	0x56028000

34183d44 <LL_RCC_GetFMCClockSource>:
{
34183d44:	b480      	push	{r7}
34183d46:	b083      	sub	sp, #12
34183d48:	af00      	add	r7, sp, #0
34183d4a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR3, RCC_CCIPR3_FMCSEL));
34183d4c:	4b05      	ldr	r3, [pc, #20]	@ (34183d64 <LL_RCC_GetFMCClockSource+0x20>)
34183d4e:	f8d3 314c 	ldr.w	r3, [r3, #332]	@ 0x14c
34183d52:	f003 0330 	and.w	r3, r3, #48	@ 0x30
}
34183d56:	4618      	mov	r0, r3
34183d58:	370c      	adds	r7, #12
34183d5a:	46bd      	mov	sp, r7
34183d5c:	f85d 7b04 	ldr.w	r7, [sp], #4
34183d60:	4770      	bx	lr
34183d62:	bf00      	nop
34183d64:	56028000 	.word	0x56028000

34183d68 <LL_RCC_GetI2CClockSource>:
{
34183d68:	b580      	push	{r7, lr}
34183d6a:	b082      	sub	sp, #8
34183d6c:	af00      	add	r7, sp, #0
34183d6e:	6078      	str	r0, [r7, #4]
  return LL_RCC_GetClockSource(Periph);
34183d70:	6878      	ldr	r0, [r7, #4]
34183d72:	f7ff ff43 	bl	34183bfc <LL_RCC_GetClockSource>
34183d76:	4603      	mov	r3, r0
}
34183d78:	4618      	mov	r0, r3
34183d7a:	3708      	adds	r7, #8
34183d7c:	46bd      	mov	sp, r7
34183d7e:	bd80      	pop	{r7, pc}

34183d80 <LL_RCC_GetI3CClockSource>:
{
34183d80:	b580      	push	{r7, lr}
34183d82:	b082      	sub	sp, #8
34183d84:	af00      	add	r7, sp, #0
34183d86:	6078      	str	r0, [r7, #4]
  return LL_RCC_GetClockSource(Periph);
34183d88:	6878      	ldr	r0, [r7, #4]
34183d8a:	f7ff ff37 	bl	34183bfc <LL_RCC_GetClockSource>
34183d8e:	4603      	mov	r3, r0
}
34183d90:	4618      	mov	r0, r3
34183d92:	3708      	adds	r7, #8
34183d94:	46bd      	mov	sp, r7
34183d96:	bd80      	pop	{r7, pc}

34183d98 <LL_RCC_GetLPTIMClockSource>:
{
34183d98:	b580      	push	{r7, lr}
34183d9a:	b082      	sub	sp, #8
34183d9c:	af00      	add	r7, sp, #0
34183d9e:	6078      	str	r0, [r7, #4]
  return LL_RCC_GetClockSource(Periph);
34183da0:	6878      	ldr	r0, [r7, #4]
34183da2:	f7ff ff2b 	bl	34183bfc <LL_RCC_GetClockSource>
34183da6:	4603      	mov	r3, r0
}
34183da8:	4618      	mov	r0, r3
34183daa:	3708      	adds	r7, #8
34183dac:	46bd      	mov	sp, r7
34183dae:	bd80      	pop	{r7, pc}

34183db0 <LL_RCC_GetLPUARTClockSource>:
{
34183db0:	b480      	push	{r7}
34183db2:	b083      	sub	sp, #12
34183db4:	af00      	add	r7, sp, #0
34183db6:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR14, RCC_CCIPR14_LPUART1SEL));
34183db8:	4b05      	ldr	r3, [pc, #20]	@ (34183dd0 <LL_RCC_GetLPUARTClockSource+0x20>)
34183dba:	f8d3 3178 	ldr.w	r3, [r3, #376]	@ 0x178
34183dbe:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
}
34183dc2:	4618      	mov	r0, r3
34183dc4:	370c      	adds	r7, #12
34183dc6:	46bd      	mov	sp, r7
34183dc8:	f85d 7b04 	ldr.w	r7, [sp], #4
34183dcc:	4770      	bx	lr
34183dce:	bf00      	nop
34183dd0:	56028000 	.word	0x56028000

34183dd4 <LL_RCC_GetLTDCClockSource>:
{
34183dd4:	b480      	push	{r7}
34183dd6:	b083      	sub	sp, #12
34183dd8:	af00      	add	r7, sp, #0
34183dda:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR4, RCC_CCIPR4_LTDCSEL));
34183ddc:	4b05      	ldr	r3, [pc, #20]	@ (34183df4 <LL_RCC_GetLTDCClockSource+0x20>)
34183dde:	f8d3 3150 	ldr.w	r3, [r3, #336]	@ 0x150
34183de2:	f003 7340 	and.w	r3, r3, #50331648	@ 0x3000000
}
34183de6:	4618      	mov	r0, r3
34183de8:	370c      	adds	r7, #12
34183dea:	46bd      	mov	sp, r7
34183dec:	f85d 7b04 	ldr.w	r7, [sp], #4
34183df0:	4770      	bx	lr
34183df2:	bf00      	nop
34183df4:	56028000 	.word	0x56028000

34183df8 <LL_RCC_GetMDFClockSource>:
{
34183df8:	b480      	push	{r7}
34183dfa:	b083      	sub	sp, #12
34183dfc:	af00      	add	r7, sp, #0
34183dfe:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR5, RCC_CCIPR5_MDF1SEL));
34183e00:	4b05      	ldr	r3, [pc, #20]	@ (34183e18 <LL_RCC_GetMDFClockSource+0x20>)
34183e02:	f8d3 3154 	ldr.w	r3, [r3, #340]	@ 0x154
34183e06:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
}
34183e0a:	4618      	mov	r0, r3
34183e0c:	370c      	adds	r7, #12
34183e0e:	46bd      	mov	sp, r7
34183e10:	f85d 7b04 	ldr.w	r7, [sp], #4
34183e14:	4770      	bx	lr
34183e16:	bf00      	nop
34183e18:	56028000 	.word	0x56028000

34183e1c <LL_RCC_GetPSSIClockSource>:
{
34183e1c:	b480      	push	{r7}
34183e1e:	b083      	sub	sp, #12
34183e20:	af00      	add	r7, sp, #0
34183e22:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR7, RCC_CCIPR7_PSSISEL));
34183e24:	4b05      	ldr	r3, [pc, #20]	@ (34183e3c <LL_RCC_GetPSSIClockSource+0x20>)
34183e26:	f8d3 315c 	ldr.w	r3, [r3, #348]	@ 0x15c
34183e2a:	f003 0330 	and.w	r3, r3, #48	@ 0x30
}
34183e2e:	4618      	mov	r0, r3
34183e30:	370c      	adds	r7, #12
34183e32:	46bd      	mov	sp, r7
34183e34:	f85d 7b04 	ldr.w	r7, [sp], #4
34183e38:	4770      	bx	lr
34183e3a:	bf00      	nop
34183e3c:	56028000 	.word	0x56028000

34183e40 <LL_RCC_GetSAIClockSource>:
{
34183e40:	b580      	push	{r7, lr}
34183e42:	b082      	sub	sp, #8
34183e44:	af00      	add	r7, sp, #0
34183e46:	6078      	str	r0, [r7, #4]
  return LL_RCC_GetClockSource(Periph);
34183e48:	6878      	ldr	r0, [r7, #4]
34183e4a:	f7ff fed7 	bl	34183bfc <LL_RCC_GetClockSource>
34183e4e:	4603      	mov	r3, r0
}
34183e50:	4618      	mov	r0, r3
34183e52:	3708      	adds	r7, #8
34183e54:	46bd      	mov	sp, r7
34183e56:	bd80      	pop	{r7, pc}

34183e58 <LL_RCC_GetSDMMCClockSource>:
{
34183e58:	b580      	push	{r7, lr}
34183e5a:	b082      	sub	sp, #8
34183e5c:	af00      	add	r7, sp, #0
34183e5e:	6078      	str	r0, [r7, #4]
  return LL_RCC_GetClockSource(Periph);
34183e60:	6878      	ldr	r0, [r7, #4]
34183e62:	f7ff fecb 	bl	34183bfc <LL_RCC_GetClockSource>
34183e66:	4603      	mov	r3, r0
}
34183e68:	4618      	mov	r0, r3
34183e6a:	3708      	adds	r7, #8
34183e6c:	46bd      	mov	sp, r7
34183e6e:	bd80      	pop	{r7, pc}

34183e70 <LL_RCC_GetSPDIFRXClockSource>:
{
34183e70:	b480      	push	{r7}
34183e72:	b083      	sub	sp, #12
34183e74:	af00      	add	r7, sp, #0
34183e76:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR9, RCC_CCIPR9_SPDIFRX1SEL));
34183e78:	4b05      	ldr	r3, [pc, #20]	@ (34183e90 <LL_RCC_GetSPDIFRXClockSource+0x20>)
34183e7a:	f8d3 3164 	ldr.w	r3, [r3, #356]	@ 0x164
34183e7e:	f003 0307 	and.w	r3, r3, #7
}
34183e82:	4618      	mov	r0, r3
34183e84:	370c      	adds	r7, #12
34183e86:	46bd      	mov	sp, r7
34183e88:	f85d 7b04 	ldr.w	r7, [sp], #4
34183e8c:	4770      	bx	lr
34183e8e:	bf00      	nop
34183e90:	56028000 	.word	0x56028000

34183e94 <LL_RCC_GetSPIClockSource>:
{
34183e94:	b580      	push	{r7, lr}
34183e96:	b082      	sub	sp, #8
34183e98:	af00      	add	r7, sp, #0
34183e9a:	6078      	str	r0, [r7, #4]
  return LL_RCC_GetClockSource(Periph);
34183e9c:	6878      	ldr	r0, [r7, #4]
34183e9e:	f7ff fead 	bl	34183bfc <LL_RCC_GetClockSource>
34183ea2:	4603      	mov	r3, r0
}
34183ea4:	4618      	mov	r0, r3
34183ea6:	3708      	adds	r7, #8
34183ea8:	46bd      	mov	sp, r7
34183eaa:	bd80      	pop	{r7, pc}

34183eac <LL_RCC_GetUSARTClockSource>:
{
34183eac:	b580      	push	{r7, lr}
34183eae:	b082      	sub	sp, #8
34183eb0:	af00      	add	r7, sp, #0
34183eb2:	6078      	str	r0, [r7, #4]
  return LL_RCC_GetClockSource(Periph);
34183eb4:	6878      	ldr	r0, [r7, #4]
34183eb6:	f7ff fea1 	bl	34183bfc <LL_RCC_GetClockSource>
34183eba:	4603      	mov	r3, r0
}
34183ebc:	4618      	mov	r0, r3
34183ebe:	3708      	adds	r7, #8
34183ec0:	46bd      	mov	sp, r7
34183ec2:	bd80      	pop	{r7, pc}

34183ec4 <LL_RCC_GetUARTClockSource>:
{
34183ec4:	b580      	push	{r7, lr}
34183ec6:	b082      	sub	sp, #8
34183ec8:	af00      	add	r7, sp, #0
34183eca:	6078      	str	r0, [r7, #4]
  return LL_RCC_GetClockSource(Periph);
34183ecc:	6878      	ldr	r0, [r7, #4]
34183ece:	f7ff fe95 	bl	34183bfc <LL_RCC_GetClockSource>
34183ed2:	4603      	mov	r3, r0
}
34183ed4:	4618      	mov	r0, r3
34183ed6:	3708      	adds	r7, #8
34183ed8:	46bd      	mov	sp, r7
34183eda:	bd80      	pop	{r7, pc}

34183edc <LL_RCC_GetUSBClockSource>:
{
34183edc:	b580      	push	{r7, lr}
34183ede:	b082      	sub	sp, #8
34183ee0:	af00      	add	r7, sp, #0
34183ee2:	6078      	str	r0, [r7, #4]
  return LL_RCC_GetClockSource(Periph);
34183ee4:	6878      	ldr	r0, [r7, #4]
34183ee6:	f7ff fe89 	bl	34183bfc <LL_RCC_GetClockSource>
34183eea:	4603      	mov	r3, r0
}
34183eec:	4618      	mov	r0, r3
34183eee:	3708      	adds	r7, #8
34183ef0:	46bd      	mov	sp, r7
34183ef2:	bd80      	pop	{r7, pc}

34183ef4 <LL_RCC_GetXSPIClockSource>:
{
34183ef4:	b580      	push	{r7, lr}
34183ef6:	b082      	sub	sp, #8
34183ef8:	af00      	add	r7, sp, #0
34183efa:	6078      	str	r0, [r7, #4]
  return LL_RCC_GetClockSource(Periph);
34183efc:	6878      	ldr	r0, [r7, #4]
34183efe:	f7ff fe7d 	bl	34183bfc <LL_RCC_GetClockSource>
34183f02:	4603      	mov	r3, r0
}
34183f04:	4618      	mov	r0, r3
34183f06:	3708      	adds	r7, #8
34183f08:	46bd      	mov	sp, r7
34183f0a:	bd80      	pop	{r7, pc}

34183f0c <LL_RCC_SetRTCClockSource>:
{
34183f0c:	b480      	push	{r7}
34183f0e:	b083      	sub	sp, #12
34183f10:	af00      	add	r7, sp, #0
34183f12:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR7, RCC_CCIPR7_RTCSEL, Source);
34183f14:	4b07      	ldr	r3, [pc, #28]	@ (34183f34 <LL_RCC_SetRTCClockSource+0x28>)
34183f16:	f8d3 315c 	ldr.w	r3, [r3, #348]	@ 0x15c
34183f1a:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
34183f1e:	4905      	ldr	r1, [pc, #20]	@ (34183f34 <LL_RCC_SetRTCClockSource+0x28>)
34183f20:	687b      	ldr	r3, [r7, #4]
34183f22:	4313      	orrs	r3, r2
34183f24:	f8c1 315c 	str.w	r3, [r1, #348]	@ 0x15c
}
34183f28:	bf00      	nop
34183f2a:	370c      	adds	r7, #12
34183f2c:	46bd      	mov	sp, r7
34183f2e:	f85d 7b04 	ldr.w	r7, [sp], #4
34183f32:	4770      	bx	lr
34183f34:	56028000 	.word	0x56028000

34183f38 <LL_RCC_GetRTCClockSource>:
{
34183f38:	b480      	push	{r7}
34183f3a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CCIPR7, RCC_CCIPR7_RTCSEL));
34183f3c:	4b04      	ldr	r3, [pc, #16]	@ (34183f50 <LL_RCC_GetRTCClockSource+0x18>)
34183f3e:	f8d3 315c 	ldr.w	r3, [r3, #348]	@ 0x15c
34183f42:	f403 7340 	and.w	r3, r3, #768	@ 0x300
}
34183f46:	4618      	mov	r0, r3
34183f48:	46bd      	mov	sp, r7
34183f4a:	f85d 7b04 	ldr.w	r7, [sp], #4
34183f4e:	4770      	bx	lr
34183f50:	56028000 	.word	0x56028000

34183f54 <LL_RCC_SetRTC_HSEPrescaler>:
{
34183f54:	b480      	push	{r7}
34183f56:	b083      	sub	sp, #12
34183f58:	af00      	add	r7, sp, #0
34183f5a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR7, RCC_CCIPR7_RTCPRE, Prescaler);
34183f5c:	4b07      	ldr	r3, [pc, #28]	@ (34183f7c <LL_RCC_SetRTC_HSEPrescaler+0x28>)
34183f5e:	f8d3 315c 	ldr.w	r3, [r3, #348]	@ 0x15c
34183f62:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
34183f66:	4905      	ldr	r1, [pc, #20]	@ (34183f7c <LL_RCC_SetRTC_HSEPrescaler+0x28>)
34183f68:	687b      	ldr	r3, [r7, #4]
34183f6a:	4313      	orrs	r3, r2
34183f6c:	f8c1 315c 	str.w	r3, [r1, #348]	@ 0x15c
}
34183f70:	bf00      	nop
34183f72:	370c      	adds	r7, #12
34183f74:	46bd      	mov	sp, r7
34183f76:	f85d 7b04 	ldr.w	r7, [sp], #4
34183f7a:	4770      	bx	lr
34183f7c:	56028000 	.word	0x56028000

34183f80 <LL_RCC_SetTIMPrescaler>:
{
34183f80:	b480      	push	{r7}
34183f82:	b083      	sub	sp, #12
34183f84:	af00      	add	r7, sp, #0
34183f86:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR2, RCC_CFGR2_TIMPRE, Prescaler << RCC_CFGR2_TIMPRE_Pos);
34183f88:	4b07      	ldr	r3, [pc, #28]	@ (34183fa8 <LL_RCC_SetTIMPrescaler+0x28>)
34183f8a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
34183f8c:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
34183f90:	687b      	ldr	r3, [r7, #4]
34183f92:	061b      	lsls	r3, r3, #24
34183f94:	4904      	ldr	r1, [pc, #16]	@ (34183fa8 <LL_RCC_SetTIMPrescaler+0x28>)
34183f96:	4313      	orrs	r3, r2
34183f98:	624b      	str	r3, [r1, #36]	@ 0x24
}
34183f9a:	bf00      	nop
34183f9c:	370c      	adds	r7, #12
34183f9e:	46bd      	mov	sp, r7
34183fa0:	f85d 7b04 	ldr.w	r7, [sp], #4
34183fa4:	4770      	bx	lr
34183fa6:	bf00      	nop
34183fa8:	56028000 	.word	0x56028000

34183fac <LL_RCC_GetTIMPrescaler>:
{
34183fac:	b480      	push	{r7}
34183fae:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR2, RCC_CFGR2_TIMPRE) >> RCC_CFGR2_TIMPRE_Pos);
34183fb0:	4b04      	ldr	r3, [pc, #16]	@ (34183fc4 <LL_RCC_GetTIMPrescaler+0x18>)
34183fb2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
34183fb4:	0e1b      	lsrs	r3, r3, #24
34183fb6:	f003 0303 	and.w	r3, r3, #3
}
34183fba:	4618      	mov	r0, r3
34183fbc:	46bd      	mov	sp, r7
34183fbe:	f85d 7b04 	ldr.w	r7, [sp], #4
34183fc2:	4770      	bx	lr
34183fc4:	56028000 	.word	0x56028000

34183fc8 <LL_RCC_PLL1_GetSource>:
{
34183fc8:	b480      	push	{r7}
34183fca:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLL1CFGR1, RCC_PLL1CFGR1_PLL1SEL));
34183fcc:	4b04      	ldr	r3, [pc, #16]	@ (34183fe0 <LL_RCC_PLL1_GetSource+0x18>)
34183fce:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
34183fd2:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
}
34183fd6:	4618      	mov	r0, r3
34183fd8:	46bd      	mov	sp, r7
34183fda:	f85d 7b04 	ldr.w	r7, [sp], #4
34183fde:	4770      	bx	lr
34183fe0:	56028000 	.word	0x56028000

34183fe4 <LL_RCC_PLL1_IsReady>:
{
34183fe4:	b480      	push	{r7}
34183fe6:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->SR, RCC_SR_PLL1RDY) == (RCC_SR_PLL1RDY)) ? 1UL : 0UL);
34183fe8:	4b07      	ldr	r3, [pc, #28]	@ (34184008 <LL_RCC_PLL1_IsReady+0x24>)
34183fea:	685b      	ldr	r3, [r3, #4]
34183fec:	f403 7380 	and.w	r3, r3, #256	@ 0x100
34183ff0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
34183ff4:	d101      	bne.n	34183ffa <LL_RCC_PLL1_IsReady+0x16>
34183ff6:	2301      	movs	r3, #1
34183ff8:	e000      	b.n	34183ffc <LL_RCC_PLL1_IsReady+0x18>
34183ffa:	2300      	movs	r3, #0
}
34183ffc:	4618      	mov	r0, r3
34183ffe:	46bd      	mov	sp, r7
34184000:	f85d 7b04 	ldr.w	r7, [sp], #4
34184004:	4770      	bx	lr
34184006:	bf00      	nop
34184008:	56028000 	.word	0x56028000

3418400c <LL_RCC_PLL1_IsEnabledBypass>:
{
3418400c:	b480      	push	{r7}
3418400e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->PLL1CFGR1, RCC_PLL1CFGR1_PLL1BYP) == RCC_PLL1CFGR1_PLL1BYP) ? 1UL : 0UL);
34184010:	4b07      	ldr	r3, [pc, #28]	@ (34184030 <LL_RCC_PLL1_IsEnabledBypass+0x24>)
34184012:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
34184016:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
3418401a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
3418401e:	d101      	bne.n	34184024 <LL_RCC_PLL1_IsEnabledBypass+0x18>
34184020:	2301      	movs	r3, #1
34184022:	e000      	b.n	34184026 <LL_RCC_PLL1_IsEnabledBypass+0x1a>
34184024:	2300      	movs	r3, #0
}
34184026:	4618      	mov	r0, r3
34184028:	46bd      	mov	sp, r7
3418402a:	f85d 7b04 	ldr.w	r7, [sp], #4
3418402e:	4770      	bx	lr
34184030:	56028000 	.word	0x56028000

34184034 <LL_RCC_PLL1_GetN>:
{
34184034:	b480      	push	{r7}
34184036:	af00      	add	r7, sp, #0
  return (uint32_t)((READ_BIT(RCC->PLL1CFGR1, RCC_PLL1CFGR1_PLL1DIVN) >> RCC_PLL1CFGR1_PLL1DIVN_Pos));
34184038:	4b05      	ldr	r3, [pc, #20]	@ (34184050 <LL_RCC_PLL1_GetN+0x1c>)
3418403a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
3418403e:	0a1b      	lsrs	r3, r3, #8
34184040:	f3c3 030b 	ubfx	r3, r3, #0, #12
}
34184044:	4618      	mov	r0, r3
34184046:	46bd      	mov	sp, r7
34184048:	f85d 7b04 	ldr.w	r7, [sp], #4
3418404c:	4770      	bx	lr
3418404e:	bf00      	nop
34184050:	56028000 	.word	0x56028000

34184054 <LL_RCC_PLL1_GetM>:
{
34184054:	b480      	push	{r7}
34184056:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLL1CFGR1, RCC_PLL1CFGR1_PLL1DIVM) >> RCC_PLL1CFGR1_PLL1DIVM_Pos);
34184058:	4b05      	ldr	r3, [pc, #20]	@ (34184070 <LL_RCC_PLL1_GetM+0x1c>)
3418405a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
3418405e:	0d1b      	lsrs	r3, r3, #20
34184060:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
}
34184064:	4618      	mov	r0, r3
34184066:	46bd      	mov	sp, r7
34184068:	f85d 7b04 	ldr.w	r7, [sp], #4
3418406c:	4770      	bx	lr
3418406e:	bf00      	nop
34184070:	56028000 	.word	0x56028000

34184074 <LL_RCC_PLL1_GetP1>:
{
34184074:	b480      	push	{r7}
34184076:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLL1CFGR3, RCC_PLL1CFGR3_PLL1PDIV1) >> RCC_PLL1CFGR3_PLL1PDIV1_Pos);
34184078:	4b05      	ldr	r3, [pc, #20]	@ (34184090 <LL_RCC_PLL1_GetP1+0x1c>)
3418407a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
3418407e:	0edb      	lsrs	r3, r3, #27
34184080:	f003 0307 	and.w	r3, r3, #7
}
34184084:	4618      	mov	r0, r3
34184086:	46bd      	mov	sp, r7
34184088:	f85d 7b04 	ldr.w	r7, [sp], #4
3418408c:	4770      	bx	lr
3418408e:	bf00      	nop
34184090:	56028000 	.word	0x56028000

34184094 <LL_RCC_PLL1_GetP2>:
{
34184094:	b480      	push	{r7}
34184096:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLL1CFGR3, RCC_PLL1CFGR3_PLL1PDIV2) >> RCC_PLL1CFGR3_PLL1PDIV2_Pos);
34184098:	4b05      	ldr	r3, [pc, #20]	@ (341840b0 <LL_RCC_PLL1_GetP2+0x1c>)
3418409a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
3418409e:	0e1b      	lsrs	r3, r3, #24
341840a0:	f003 0307 	and.w	r3, r3, #7
}
341840a4:	4618      	mov	r0, r3
341840a6:	46bd      	mov	sp, r7
341840a8:	f85d 7b04 	ldr.w	r7, [sp], #4
341840ac:	4770      	bx	lr
341840ae:	bf00      	nop
341840b0:	56028000 	.word	0x56028000

341840b4 <LL_RCC_PLL1P_IsEnabled>:
{
341840b4:	b480      	push	{r7}
341840b6:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->PLL1CFGR3, RCC_PLL1CFGR3_PLL1PDIVEN) == RCC_PLL1CFGR3_PLL1PDIVEN) ? 1UL : 0UL);
341840b8:	4b07      	ldr	r3, [pc, #28]	@ (341840d8 <LL_RCC_PLL1P_IsEnabled+0x24>)
341840ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
341840be:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
341840c2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
341840c6:	d101      	bne.n	341840cc <LL_RCC_PLL1P_IsEnabled+0x18>
341840c8:	2301      	movs	r3, #1
341840ca:	e000      	b.n	341840ce <LL_RCC_PLL1P_IsEnabled+0x1a>
341840cc:	2300      	movs	r3, #0
}
341840ce:	4618      	mov	r0, r3
341840d0:	46bd      	mov	sp, r7
341840d2:	f85d 7b04 	ldr.w	r7, [sp], #4
341840d6:	4770      	bx	lr
341840d8:	56028000 	.word	0x56028000

341840dc <LL_RCC_PLL1_GetFRACN>:
{
341840dc:	b480      	push	{r7}
341840de:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLL1CFGR2, RCC_PLL1CFGR2_PLL1DIVNFRAC) >> RCC_PLL1CFGR2_PLL1DIVNFRAC_Pos);
341840e0:	4b04      	ldr	r3, [pc, #16]	@ (341840f4 <LL_RCC_PLL1_GetFRACN+0x18>)
341840e2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
341840e6:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
}
341840ea:	4618      	mov	r0, r3
341840ec:	46bd      	mov	sp, r7
341840ee:	f85d 7b04 	ldr.w	r7, [sp], #4
341840f2:	4770      	bx	lr
341840f4:	56028000 	.word	0x56028000

341840f8 <LL_RCC_PLL2_GetSource>:
{
341840f8:	b480      	push	{r7}
341840fa:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLL2CFGR1, RCC_PLL2CFGR1_PLL2SEL));
341840fc:	4b04      	ldr	r3, [pc, #16]	@ (34184110 <LL_RCC_PLL2_GetSource+0x18>)
341840fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
34184102:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
}
34184106:	4618      	mov	r0, r3
34184108:	46bd      	mov	sp, r7
3418410a:	f85d 7b04 	ldr.w	r7, [sp], #4
3418410e:	4770      	bx	lr
34184110:	56028000 	.word	0x56028000

34184114 <LL_RCC_PLL2_IsReady>:
{
34184114:	b480      	push	{r7}
34184116:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->SR, RCC_SR_PLL2RDY) == (RCC_SR_PLL2RDY)) ? 1UL : 0UL);
34184118:	4b07      	ldr	r3, [pc, #28]	@ (34184138 <LL_RCC_PLL2_IsReady+0x24>)
3418411a:	685b      	ldr	r3, [r3, #4]
3418411c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
34184120:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
34184124:	d101      	bne.n	3418412a <LL_RCC_PLL2_IsReady+0x16>
34184126:	2301      	movs	r3, #1
34184128:	e000      	b.n	3418412c <LL_RCC_PLL2_IsReady+0x18>
3418412a:	2300      	movs	r3, #0
}
3418412c:	4618      	mov	r0, r3
3418412e:	46bd      	mov	sp, r7
34184130:	f85d 7b04 	ldr.w	r7, [sp], #4
34184134:	4770      	bx	lr
34184136:	bf00      	nop
34184138:	56028000 	.word	0x56028000

3418413c <LL_RCC_PLL2_IsEnabledBypass>:
{
3418413c:	b480      	push	{r7}
3418413e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->PLL2CFGR1, RCC_PLL2CFGR1_PLL2BYP) == RCC_PLL2CFGR1_PLL2BYP) ? 1UL : 0UL);
34184140:	4b07      	ldr	r3, [pc, #28]	@ (34184160 <LL_RCC_PLL2_IsEnabledBypass+0x24>)
34184142:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
34184146:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
3418414a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
3418414e:	d101      	bne.n	34184154 <LL_RCC_PLL2_IsEnabledBypass+0x18>
34184150:	2301      	movs	r3, #1
34184152:	e000      	b.n	34184156 <LL_RCC_PLL2_IsEnabledBypass+0x1a>
34184154:	2300      	movs	r3, #0
}
34184156:	4618      	mov	r0, r3
34184158:	46bd      	mov	sp, r7
3418415a:	f85d 7b04 	ldr.w	r7, [sp], #4
3418415e:	4770      	bx	lr
34184160:	56028000 	.word	0x56028000

34184164 <LL_RCC_PLL2_GetN>:
{
34184164:	b480      	push	{r7}
34184166:	af00      	add	r7, sp, #0
  return (uint32_t)((READ_BIT(RCC->PLL2CFGR1, RCC_PLL2CFGR1_PLL2DIVN) >> RCC_PLL2CFGR1_PLL2DIVN_Pos));
34184168:	4b05      	ldr	r3, [pc, #20]	@ (34184180 <LL_RCC_PLL2_GetN+0x1c>)
3418416a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
3418416e:	0a1b      	lsrs	r3, r3, #8
34184170:	f3c3 030b 	ubfx	r3, r3, #0, #12
}
34184174:	4618      	mov	r0, r3
34184176:	46bd      	mov	sp, r7
34184178:	f85d 7b04 	ldr.w	r7, [sp], #4
3418417c:	4770      	bx	lr
3418417e:	bf00      	nop
34184180:	56028000 	.word	0x56028000

34184184 <LL_RCC_PLL2_GetM>:
{
34184184:	b480      	push	{r7}
34184186:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLL2CFGR1, RCC_PLL2CFGR1_PLL2DIVM) >> RCC_PLL2CFGR1_PLL2DIVM_Pos);
34184188:	4b05      	ldr	r3, [pc, #20]	@ (341841a0 <LL_RCC_PLL2_GetM+0x1c>)
3418418a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
3418418e:	0d1b      	lsrs	r3, r3, #20
34184190:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
}
34184194:	4618      	mov	r0, r3
34184196:	46bd      	mov	sp, r7
34184198:	f85d 7b04 	ldr.w	r7, [sp], #4
3418419c:	4770      	bx	lr
3418419e:	bf00      	nop
341841a0:	56028000 	.word	0x56028000

341841a4 <LL_RCC_PLL2_GetP1>:
{
341841a4:	b480      	push	{r7}
341841a6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLL2CFGR3, RCC_PLL2CFGR3_PLL2PDIV1) >> RCC_PLL2CFGR3_PLL2PDIV1_Pos);
341841a8:	4b05      	ldr	r3, [pc, #20]	@ (341841c0 <LL_RCC_PLL2_GetP1+0x1c>)
341841aa:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
341841ae:	0edb      	lsrs	r3, r3, #27
341841b0:	f003 0307 	and.w	r3, r3, #7
}
341841b4:	4618      	mov	r0, r3
341841b6:	46bd      	mov	sp, r7
341841b8:	f85d 7b04 	ldr.w	r7, [sp], #4
341841bc:	4770      	bx	lr
341841be:	bf00      	nop
341841c0:	56028000 	.word	0x56028000

341841c4 <LL_RCC_PLL2_GetP2>:
{
341841c4:	b480      	push	{r7}
341841c6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLL2CFGR3, RCC_PLL2CFGR3_PLL2PDIV2) >> RCC_PLL2CFGR3_PLL2PDIV2_Pos);
341841c8:	4b05      	ldr	r3, [pc, #20]	@ (341841e0 <LL_RCC_PLL2_GetP2+0x1c>)
341841ca:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
341841ce:	0e1b      	lsrs	r3, r3, #24
341841d0:	f003 0307 	and.w	r3, r3, #7
}
341841d4:	4618      	mov	r0, r3
341841d6:	46bd      	mov	sp, r7
341841d8:	f85d 7b04 	ldr.w	r7, [sp], #4
341841dc:	4770      	bx	lr
341841de:	bf00      	nop
341841e0:	56028000 	.word	0x56028000

341841e4 <LL_RCC_PLL2P_IsEnabled>:
{
341841e4:	b480      	push	{r7}
341841e6:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->PLL2CFGR3, RCC_PLL2CFGR3_PLL2PDIVEN) == RCC_PLL2CFGR3_PLL2PDIVEN) ? 1UL : 0UL);
341841e8:	4b07      	ldr	r3, [pc, #28]	@ (34184208 <LL_RCC_PLL2P_IsEnabled+0x24>)
341841ea:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
341841ee:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
341841f2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
341841f6:	d101      	bne.n	341841fc <LL_RCC_PLL2P_IsEnabled+0x18>
341841f8:	2301      	movs	r3, #1
341841fa:	e000      	b.n	341841fe <LL_RCC_PLL2P_IsEnabled+0x1a>
341841fc:	2300      	movs	r3, #0
}
341841fe:	4618      	mov	r0, r3
34184200:	46bd      	mov	sp, r7
34184202:	f85d 7b04 	ldr.w	r7, [sp], #4
34184206:	4770      	bx	lr
34184208:	56028000 	.word	0x56028000

3418420c <LL_RCC_PLL2_GetFRACN>:
{
3418420c:	b480      	push	{r7}
3418420e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLL2CFGR2, RCC_PLL2CFGR2_PLL2DIVNFRAC) >> RCC_PLL2CFGR2_PLL2DIVNFRAC_Pos);
34184210:	4b04      	ldr	r3, [pc, #16]	@ (34184224 <LL_RCC_PLL2_GetFRACN+0x18>)
34184212:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
34184216:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
}
3418421a:	4618      	mov	r0, r3
3418421c:	46bd      	mov	sp, r7
3418421e:	f85d 7b04 	ldr.w	r7, [sp], #4
34184222:	4770      	bx	lr
34184224:	56028000 	.word	0x56028000

34184228 <LL_RCC_PLL3_GetSource>:
{
34184228:	b480      	push	{r7}
3418422a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLL3CFGR1, RCC_PLL3CFGR1_PLL3SEL));
3418422c:	4b04      	ldr	r3, [pc, #16]	@ (34184240 <LL_RCC_PLL3_GetSource+0x18>)
3418422e:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
34184232:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
}
34184236:	4618      	mov	r0, r3
34184238:	46bd      	mov	sp, r7
3418423a:	f85d 7b04 	ldr.w	r7, [sp], #4
3418423e:	4770      	bx	lr
34184240:	56028000 	.word	0x56028000

34184244 <LL_RCC_PLL3_IsReady>:
{
34184244:	b480      	push	{r7}
34184246:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->SR, RCC_SR_PLL3RDY) == (RCC_SR_PLL3RDY)) ? 1UL : 0UL);
34184248:	4b07      	ldr	r3, [pc, #28]	@ (34184268 <LL_RCC_PLL3_IsReady+0x24>)
3418424a:	685b      	ldr	r3, [r3, #4]
3418424c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
34184250:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
34184254:	d101      	bne.n	3418425a <LL_RCC_PLL3_IsReady+0x16>
34184256:	2301      	movs	r3, #1
34184258:	e000      	b.n	3418425c <LL_RCC_PLL3_IsReady+0x18>
3418425a:	2300      	movs	r3, #0
}
3418425c:	4618      	mov	r0, r3
3418425e:	46bd      	mov	sp, r7
34184260:	f85d 7b04 	ldr.w	r7, [sp], #4
34184264:	4770      	bx	lr
34184266:	bf00      	nop
34184268:	56028000 	.word	0x56028000

3418426c <LL_RCC_PLL3_IsEnabledBypass>:
{
3418426c:	b480      	push	{r7}
3418426e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->PLL3CFGR1, RCC_PLL3CFGR1_PLL3BYP) == RCC_PLL3CFGR1_PLL3BYP) ? 1UL : 0UL);
34184270:	4b07      	ldr	r3, [pc, #28]	@ (34184290 <LL_RCC_PLL3_IsEnabledBypass+0x24>)
34184272:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
34184276:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
3418427a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
3418427e:	d101      	bne.n	34184284 <LL_RCC_PLL3_IsEnabledBypass+0x18>
34184280:	2301      	movs	r3, #1
34184282:	e000      	b.n	34184286 <LL_RCC_PLL3_IsEnabledBypass+0x1a>
34184284:	2300      	movs	r3, #0
}
34184286:	4618      	mov	r0, r3
34184288:	46bd      	mov	sp, r7
3418428a:	f85d 7b04 	ldr.w	r7, [sp], #4
3418428e:	4770      	bx	lr
34184290:	56028000 	.word	0x56028000

34184294 <LL_RCC_PLL3_GetN>:
{
34184294:	b480      	push	{r7}
34184296:	af00      	add	r7, sp, #0
  return (uint32_t)((READ_BIT(RCC->PLL3CFGR1, RCC_PLL3CFGR1_PLL3DIVN) >> RCC_PLL3CFGR1_PLL3DIVN_Pos));
34184298:	4b05      	ldr	r3, [pc, #20]	@ (341842b0 <LL_RCC_PLL3_GetN+0x1c>)
3418429a:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
3418429e:	0a1b      	lsrs	r3, r3, #8
341842a0:	f3c3 030b 	ubfx	r3, r3, #0, #12
}
341842a4:	4618      	mov	r0, r3
341842a6:	46bd      	mov	sp, r7
341842a8:	f85d 7b04 	ldr.w	r7, [sp], #4
341842ac:	4770      	bx	lr
341842ae:	bf00      	nop
341842b0:	56028000 	.word	0x56028000

341842b4 <LL_RCC_PLL3_GetM>:
{
341842b4:	b480      	push	{r7}
341842b6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLL3CFGR1, RCC_PLL3CFGR1_PLL3DIVM) >> RCC_PLL3CFGR1_PLL3DIVM_Pos);
341842b8:	4b05      	ldr	r3, [pc, #20]	@ (341842d0 <LL_RCC_PLL3_GetM+0x1c>)
341842ba:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
341842be:	0d1b      	lsrs	r3, r3, #20
341842c0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
}
341842c4:	4618      	mov	r0, r3
341842c6:	46bd      	mov	sp, r7
341842c8:	f85d 7b04 	ldr.w	r7, [sp], #4
341842cc:	4770      	bx	lr
341842ce:	bf00      	nop
341842d0:	56028000 	.word	0x56028000

341842d4 <LL_RCC_PLL3_GetP1>:
{
341842d4:	b480      	push	{r7}
341842d6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLL3CFGR3, RCC_PLL3CFGR3_PLL3PDIV1) >> RCC_PLL3CFGR3_PLL3PDIV1_Pos);
341842d8:	4b05      	ldr	r3, [pc, #20]	@ (341842f0 <LL_RCC_PLL3_GetP1+0x1c>)
341842da:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
341842de:	0edb      	lsrs	r3, r3, #27
341842e0:	f003 0307 	and.w	r3, r3, #7
}
341842e4:	4618      	mov	r0, r3
341842e6:	46bd      	mov	sp, r7
341842e8:	f85d 7b04 	ldr.w	r7, [sp], #4
341842ec:	4770      	bx	lr
341842ee:	bf00      	nop
341842f0:	56028000 	.word	0x56028000

341842f4 <LL_RCC_PLL3_GetP2>:
{
341842f4:	b480      	push	{r7}
341842f6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLL3CFGR3, RCC_PLL3CFGR3_PLL3PDIV2) >> RCC_PLL3CFGR3_PLL3PDIV2_Pos);
341842f8:	4b05      	ldr	r3, [pc, #20]	@ (34184310 <LL_RCC_PLL3_GetP2+0x1c>)
341842fa:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
341842fe:	0e1b      	lsrs	r3, r3, #24
34184300:	f003 0307 	and.w	r3, r3, #7
}
34184304:	4618      	mov	r0, r3
34184306:	46bd      	mov	sp, r7
34184308:	f85d 7b04 	ldr.w	r7, [sp], #4
3418430c:	4770      	bx	lr
3418430e:	bf00      	nop
34184310:	56028000 	.word	0x56028000

34184314 <LL_RCC_PLL3P_IsEnabled>:
{
34184314:	b480      	push	{r7}
34184316:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->PLL3CFGR3, RCC_PLL3CFGR3_PLL3PDIVEN) == RCC_PLL3CFGR3_PLL3PDIVEN) ? 1UL : 0UL);
34184318:	4b07      	ldr	r3, [pc, #28]	@ (34184338 <LL_RCC_PLL3P_IsEnabled+0x24>)
3418431a:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
3418431e:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
34184322:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
34184326:	d101      	bne.n	3418432c <LL_RCC_PLL3P_IsEnabled+0x18>
34184328:	2301      	movs	r3, #1
3418432a:	e000      	b.n	3418432e <LL_RCC_PLL3P_IsEnabled+0x1a>
3418432c:	2300      	movs	r3, #0
}
3418432e:	4618      	mov	r0, r3
34184330:	46bd      	mov	sp, r7
34184332:	f85d 7b04 	ldr.w	r7, [sp], #4
34184336:	4770      	bx	lr
34184338:	56028000 	.word	0x56028000

3418433c <LL_RCC_PLL3_GetFRACN>:
{
3418433c:	b480      	push	{r7}
3418433e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLL3CFGR2, RCC_PLL3CFGR2_PLL3DIVNFRAC) >> RCC_PLL3CFGR2_PLL3DIVNFRAC_Pos);
34184340:	4b04      	ldr	r3, [pc, #16]	@ (34184354 <LL_RCC_PLL3_GetFRACN+0x18>)
34184342:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
34184346:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
}
3418434a:	4618      	mov	r0, r3
3418434c:	46bd      	mov	sp, r7
3418434e:	f85d 7b04 	ldr.w	r7, [sp], #4
34184352:	4770      	bx	lr
34184354:	56028000 	.word	0x56028000

34184358 <LL_RCC_PLL4_GetSource>:
{
34184358:	b480      	push	{r7}
3418435a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLL4CFGR1, RCC_PLL4CFGR1_PLL4SEL));
3418435c:	4b04      	ldr	r3, [pc, #16]	@ (34184370 <LL_RCC_PLL4_GetSource+0x18>)
3418435e:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
34184362:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
}
34184366:	4618      	mov	r0, r3
34184368:	46bd      	mov	sp, r7
3418436a:	f85d 7b04 	ldr.w	r7, [sp], #4
3418436e:	4770      	bx	lr
34184370:	56028000 	.word	0x56028000

34184374 <LL_RCC_PLL4_IsReady>:
{
34184374:	b480      	push	{r7}
34184376:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->SR, RCC_SR_PLL4RDY) == (RCC_SR_PLL4RDY)) ? 1UL : 0UL);
34184378:	4b07      	ldr	r3, [pc, #28]	@ (34184398 <LL_RCC_PLL4_IsReady+0x24>)
3418437a:	685b      	ldr	r3, [r3, #4]
3418437c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
34184380:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
34184384:	d101      	bne.n	3418438a <LL_RCC_PLL4_IsReady+0x16>
34184386:	2301      	movs	r3, #1
34184388:	e000      	b.n	3418438c <LL_RCC_PLL4_IsReady+0x18>
3418438a:	2300      	movs	r3, #0
}
3418438c:	4618      	mov	r0, r3
3418438e:	46bd      	mov	sp, r7
34184390:	f85d 7b04 	ldr.w	r7, [sp], #4
34184394:	4770      	bx	lr
34184396:	bf00      	nop
34184398:	56028000 	.word	0x56028000

3418439c <LL_RCC_PLL4_IsEnabledBypass>:
{
3418439c:	b480      	push	{r7}
3418439e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->PLL4CFGR1, RCC_PLL4CFGR1_PLL4BYP) == RCC_PLL4CFGR1_PLL4BYP) ? 1UL : 0UL);
341843a0:	4b07      	ldr	r3, [pc, #28]	@ (341843c0 <LL_RCC_PLL4_IsEnabledBypass+0x24>)
341843a2:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
341843a6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
341843aa:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
341843ae:	d101      	bne.n	341843b4 <LL_RCC_PLL4_IsEnabledBypass+0x18>
341843b0:	2301      	movs	r3, #1
341843b2:	e000      	b.n	341843b6 <LL_RCC_PLL4_IsEnabledBypass+0x1a>
341843b4:	2300      	movs	r3, #0
}
341843b6:	4618      	mov	r0, r3
341843b8:	46bd      	mov	sp, r7
341843ba:	f85d 7b04 	ldr.w	r7, [sp], #4
341843be:	4770      	bx	lr
341843c0:	56028000 	.word	0x56028000

341843c4 <LL_RCC_PLL4_GetN>:
{
341843c4:	b480      	push	{r7}
341843c6:	af00      	add	r7, sp, #0
  return (uint32_t)((READ_BIT(RCC->PLL4CFGR1, RCC_PLL4CFGR1_PLL4DIVN) >> RCC_PLL4CFGR1_PLL4DIVN_Pos));
341843c8:	4b05      	ldr	r3, [pc, #20]	@ (341843e0 <LL_RCC_PLL4_GetN+0x1c>)
341843ca:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
341843ce:	0a1b      	lsrs	r3, r3, #8
341843d0:	f3c3 030b 	ubfx	r3, r3, #0, #12
}
341843d4:	4618      	mov	r0, r3
341843d6:	46bd      	mov	sp, r7
341843d8:	f85d 7b04 	ldr.w	r7, [sp], #4
341843dc:	4770      	bx	lr
341843de:	bf00      	nop
341843e0:	56028000 	.word	0x56028000

341843e4 <LL_RCC_PLL4_GetM>:
{
341843e4:	b480      	push	{r7}
341843e6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLL4CFGR1, RCC_PLL4CFGR1_PLL4DIVM) >> RCC_PLL4CFGR1_PLL4DIVM_Pos);
341843e8:	4b05      	ldr	r3, [pc, #20]	@ (34184400 <LL_RCC_PLL4_GetM+0x1c>)
341843ea:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
341843ee:	0d1b      	lsrs	r3, r3, #20
341843f0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
}
341843f4:	4618      	mov	r0, r3
341843f6:	46bd      	mov	sp, r7
341843f8:	f85d 7b04 	ldr.w	r7, [sp], #4
341843fc:	4770      	bx	lr
341843fe:	bf00      	nop
34184400:	56028000 	.word	0x56028000

34184404 <LL_RCC_PLL4_GetP1>:
{
34184404:	b480      	push	{r7}
34184406:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLL4CFGR3, RCC_PLL4CFGR3_PLL4PDIV1) >> RCC_PLL4CFGR3_PLL4PDIV1_Pos);
34184408:	4b05      	ldr	r3, [pc, #20]	@ (34184420 <LL_RCC_PLL4_GetP1+0x1c>)
3418440a:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
3418440e:	0edb      	lsrs	r3, r3, #27
34184410:	f003 0307 	and.w	r3, r3, #7
}
34184414:	4618      	mov	r0, r3
34184416:	46bd      	mov	sp, r7
34184418:	f85d 7b04 	ldr.w	r7, [sp], #4
3418441c:	4770      	bx	lr
3418441e:	bf00      	nop
34184420:	56028000 	.word	0x56028000

34184424 <LL_RCC_PLL4_GetP2>:
{
34184424:	b480      	push	{r7}
34184426:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLL4CFGR3, RCC_PLL4CFGR3_PLL4PDIV2) >> RCC_PLL4CFGR3_PLL4PDIV2_Pos);
34184428:	4b05      	ldr	r3, [pc, #20]	@ (34184440 <LL_RCC_PLL4_GetP2+0x1c>)
3418442a:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
3418442e:	0e1b      	lsrs	r3, r3, #24
34184430:	f003 0307 	and.w	r3, r3, #7
}
34184434:	4618      	mov	r0, r3
34184436:	46bd      	mov	sp, r7
34184438:	f85d 7b04 	ldr.w	r7, [sp], #4
3418443c:	4770      	bx	lr
3418443e:	bf00      	nop
34184440:	56028000 	.word	0x56028000

34184444 <LL_RCC_PLL4P_IsEnabled>:
{
34184444:	b480      	push	{r7}
34184446:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->PLL4CFGR3, RCC_PLL4CFGR3_PLL4PDIVEN) == RCC_PLL4CFGR3_PLL4PDIVEN) ? 1UL : 0UL);
34184448:	4b07      	ldr	r3, [pc, #28]	@ (34184468 <LL_RCC_PLL4P_IsEnabled+0x24>)
3418444a:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
3418444e:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
34184452:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
34184456:	d101      	bne.n	3418445c <LL_RCC_PLL4P_IsEnabled+0x18>
34184458:	2301      	movs	r3, #1
3418445a:	e000      	b.n	3418445e <LL_RCC_PLL4P_IsEnabled+0x1a>
3418445c:	2300      	movs	r3, #0
}
3418445e:	4618      	mov	r0, r3
34184460:	46bd      	mov	sp, r7
34184462:	f85d 7b04 	ldr.w	r7, [sp], #4
34184466:	4770      	bx	lr
34184468:	56028000 	.word	0x56028000

3418446c <LL_RCC_PLL4_GetFRACN>:
{
3418446c:	b480      	push	{r7}
3418446e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLL4CFGR2, RCC_PLL4CFGR2_PLL4DIVNFRAC) >> RCC_PLL4CFGR2_PLL4DIVNFRAC_Pos);
34184470:	4b04      	ldr	r3, [pc, #16]	@ (34184484 <LL_RCC_PLL4_GetFRACN+0x18>)
34184472:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
34184476:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
}
3418447a:	4618      	mov	r0, r3
3418447c:	46bd      	mov	sp, r7
3418447e:	f85d 7b04 	ldr.w	r7, [sp], #4
34184482:	4770      	bx	lr
34184484:	56028000 	.word	0x56028000

34184488 <LL_RCC_IC3_Enable>:
{
34184488:	b480      	push	{r7}
3418448a:	af00      	add	r7, sp, #0
  WRITE_REG(RCC->DIVENSR, RCC_DIVENSR_IC3ENS);
3418448c:	4b04      	ldr	r3, [pc, #16]	@ (341844a0 <LL_RCC_IC3_Enable+0x18>)
3418448e:	2204      	movs	r2, #4
34184490:	f8c3 2a40 	str.w	r2, [r3, #2624]	@ 0xa40
}
34184494:	bf00      	nop
34184496:	46bd      	mov	sp, r7
34184498:	f85d 7b04 	ldr.w	r7, [sp], #4
3418449c:	4770      	bx	lr
3418449e:	bf00      	nop
341844a0:	56028000 	.word	0x56028000

341844a4 <LL_RCC_IC3_IsEnabled>:
{
341844a4:	b480      	push	{r7}
341844a6:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->DIVENR, RCC_DIVENR_IC3EN) == RCC_DIVENR_IC3EN) ? 1UL : 0UL);
341844a8:	4b07      	ldr	r3, [pc, #28]	@ (341844c8 <LL_RCC_IC3_IsEnabled+0x24>)
341844aa:	f8d3 3240 	ldr.w	r3, [r3, #576]	@ 0x240
341844ae:	f003 0304 	and.w	r3, r3, #4
341844b2:	2b04      	cmp	r3, #4
341844b4:	d101      	bne.n	341844ba <LL_RCC_IC3_IsEnabled+0x16>
341844b6:	2301      	movs	r3, #1
341844b8:	e000      	b.n	341844bc <LL_RCC_IC3_IsEnabled+0x18>
341844ba:	2300      	movs	r3, #0
}
341844bc:	4618      	mov	r0, r3
341844be:	46bd      	mov	sp, r7
341844c0:	f85d 7b04 	ldr.w	r7, [sp], #4
341844c4:	4770      	bx	lr
341844c6:	bf00      	nop
341844c8:	56028000 	.word	0x56028000

341844cc <LL_RCC_IC3_GetSource>:
{
341844cc:	b480      	push	{r7}
341844ce:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->IC3CFGR, RCC_IC3CFGR_IC3SEL));
341844d0:	4b04      	ldr	r3, [pc, #16]	@ (341844e4 <LL_RCC_IC3_GetSource+0x18>)
341844d2:	f8d3 30cc 	ldr.w	r3, [r3, #204]	@ 0xcc
341844d6:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
}
341844da:	4618      	mov	r0, r3
341844dc:	46bd      	mov	sp, r7
341844de:	f85d 7b04 	ldr.w	r7, [sp], #4
341844e2:	4770      	bx	lr
341844e4:	56028000 	.word	0x56028000

341844e8 <LL_RCC_IC3_GetDivider>:
{
341844e8:	b480      	push	{r7}
341844ea:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->IC3CFGR, RCC_IC3CFGR_IC3INT) >> RCC_IC3CFGR_IC3INT_Pos) + 1UL);
341844ec:	4b05      	ldr	r3, [pc, #20]	@ (34184504 <LL_RCC_IC3_GetDivider+0x1c>)
341844ee:	f8d3 30cc 	ldr.w	r3, [r3, #204]	@ 0xcc
341844f2:	0c1b      	lsrs	r3, r3, #16
341844f4:	b2db      	uxtb	r3, r3
341844f6:	3301      	adds	r3, #1
}
341844f8:	4618      	mov	r0, r3
341844fa:	46bd      	mov	sp, r7
341844fc:	f85d 7b04 	ldr.w	r7, [sp], #4
34184500:	4770      	bx	lr
34184502:	bf00      	nop
34184504:	56028000 	.word	0x56028000

34184508 <LL_RCC_IC4_Enable>:
{
34184508:	b480      	push	{r7}
3418450a:	af00      	add	r7, sp, #0
  WRITE_REG(RCC->DIVENSR, RCC_DIVENSR_IC4ENS);
3418450c:	4b04      	ldr	r3, [pc, #16]	@ (34184520 <LL_RCC_IC4_Enable+0x18>)
3418450e:	2208      	movs	r2, #8
34184510:	f8c3 2a40 	str.w	r2, [r3, #2624]	@ 0xa40
}
34184514:	bf00      	nop
34184516:	46bd      	mov	sp, r7
34184518:	f85d 7b04 	ldr.w	r7, [sp], #4
3418451c:	4770      	bx	lr
3418451e:	bf00      	nop
34184520:	56028000 	.word	0x56028000

34184524 <LL_RCC_IC4_IsEnabled>:
{
34184524:	b480      	push	{r7}
34184526:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->DIVENR, RCC_DIVENR_IC4EN) == RCC_DIVENR_IC4EN) ? 1UL : 0UL);
34184528:	4b07      	ldr	r3, [pc, #28]	@ (34184548 <LL_RCC_IC4_IsEnabled+0x24>)
3418452a:	f8d3 3240 	ldr.w	r3, [r3, #576]	@ 0x240
3418452e:	f003 0308 	and.w	r3, r3, #8
34184532:	2b08      	cmp	r3, #8
34184534:	d101      	bne.n	3418453a <LL_RCC_IC4_IsEnabled+0x16>
34184536:	2301      	movs	r3, #1
34184538:	e000      	b.n	3418453c <LL_RCC_IC4_IsEnabled+0x18>
3418453a:	2300      	movs	r3, #0
}
3418453c:	4618      	mov	r0, r3
3418453e:	46bd      	mov	sp, r7
34184540:	f85d 7b04 	ldr.w	r7, [sp], #4
34184544:	4770      	bx	lr
34184546:	bf00      	nop
34184548:	56028000 	.word	0x56028000

3418454c <LL_RCC_IC4_GetSource>:
{
3418454c:	b480      	push	{r7}
3418454e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->IC4CFGR, RCC_IC4CFGR_IC4SEL));
34184550:	4b04      	ldr	r3, [pc, #16]	@ (34184564 <LL_RCC_IC4_GetSource+0x18>)
34184552:	f8d3 30d0 	ldr.w	r3, [r3, #208]	@ 0xd0
34184556:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
}
3418455a:	4618      	mov	r0, r3
3418455c:	46bd      	mov	sp, r7
3418455e:	f85d 7b04 	ldr.w	r7, [sp], #4
34184562:	4770      	bx	lr
34184564:	56028000 	.word	0x56028000

34184568 <LL_RCC_IC4_GetDivider>:
{
34184568:	b480      	push	{r7}
3418456a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->IC4CFGR, RCC_IC4CFGR_IC4INT) >> RCC_IC4CFGR_IC4INT_Pos) + 1UL);
3418456c:	4b05      	ldr	r3, [pc, #20]	@ (34184584 <LL_RCC_IC4_GetDivider+0x1c>)
3418456e:	f8d3 30d0 	ldr.w	r3, [r3, #208]	@ 0xd0
34184572:	0c1b      	lsrs	r3, r3, #16
34184574:	b2db      	uxtb	r3, r3
34184576:	3301      	adds	r3, #1
}
34184578:	4618      	mov	r0, r3
3418457a:	46bd      	mov	sp, r7
3418457c:	f85d 7b04 	ldr.w	r7, [sp], #4
34184580:	4770      	bx	lr
34184582:	bf00      	nop
34184584:	56028000 	.word	0x56028000

34184588 <LL_RCC_IC5_Enable>:
{
34184588:	b480      	push	{r7}
3418458a:	af00      	add	r7, sp, #0
  WRITE_REG(RCC->DIVENSR, RCC_DIVENSR_IC5ENS);
3418458c:	4b04      	ldr	r3, [pc, #16]	@ (341845a0 <LL_RCC_IC5_Enable+0x18>)
3418458e:	2210      	movs	r2, #16
34184590:	f8c3 2a40 	str.w	r2, [r3, #2624]	@ 0xa40
}
34184594:	bf00      	nop
34184596:	46bd      	mov	sp, r7
34184598:	f85d 7b04 	ldr.w	r7, [sp], #4
3418459c:	4770      	bx	lr
3418459e:	bf00      	nop
341845a0:	56028000 	.word	0x56028000

341845a4 <LL_RCC_IC5_IsEnabled>:
{
341845a4:	b480      	push	{r7}
341845a6:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->DIVENR, RCC_DIVENR_IC5EN) == RCC_DIVENR_IC5EN) ? 1UL : 0UL);
341845a8:	4b07      	ldr	r3, [pc, #28]	@ (341845c8 <LL_RCC_IC5_IsEnabled+0x24>)
341845aa:	f8d3 3240 	ldr.w	r3, [r3, #576]	@ 0x240
341845ae:	f003 0310 	and.w	r3, r3, #16
341845b2:	2b10      	cmp	r3, #16
341845b4:	d101      	bne.n	341845ba <LL_RCC_IC5_IsEnabled+0x16>
341845b6:	2301      	movs	r3, #1
341845b8:	e000      	b.n	341845bc <LL_RCC_IC5_IsEnabled+0x18>
341845ba:	2300      	movs	r3, #0
}
341845bc:	4618      	mov	r0, r3
341845be:	46bd      	mov	sp, r7
341845c0:	f85d 7b04 	ldr.w	r7, [sp], #4
341845c4:	4770      	bx	lr
341845c6:	bf00      	nop
341845c8:	56028000 	.word	0x56028000

341845cc <LL_RCC_IC5_GetSource>:
{
341845cc:	b480      	push	{r7}
341845ce:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->IC5CFGR, RCC_IC5CFGR_IC5SEL));
341845d0:	4b04      	ldr	r3, [pc, #16]	@ (341845e4 <LL_RCC_IC5_GetSource+0x18>)
341845d2:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
341845d6:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
}
341845da:	4618      	mov	r0, r3
341845dc:	46bd      	mov	sp, r7
341845de:	f85d 7b04 	ldr.w	r7, [sp], #4
341845e2:	4770      	bx	lr
341845e4:	56028000 	.word	0x56028000

341845e8 <LL_RCC_IC5_GetDivider>:
{
341845e8:	b480      	push	{r7}
341845ea:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->IC5CFGR, RCC_IC5CFGR_IC5INT) >> RCC_IC5CFGR_IC5INT_Pos) + 1UL);
341845ec:	4b05      	ldr	r3, [pc, #20]	@ (34184604 <LL_RCC_IC5_GetDivider+0x1c>)
341845ee:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
341845f2:	0c1b      	lsrs	r3, r3, #16
341845f4:	b2db      	uxtb	r3, r3
341845f6:	3301      	adds	r3, #1
}
341845f8:	4618      	mov	r0, r3
341845fa:	46bd      	mov	sp, r7
341845fc:	f85d 7b04 	ldr.w	r7, [sp], #4
34184600:	4770      	bx	lr
34184602:	bf00      	nop
34184604:	56028000 	.word	0x56028000

34184608 <LL_RCC_IC7_Enable>:
{
34184608:	b480      	push	{r7}
3418460a:	af00      	add	r7, sp, #0
  WRITE_REG(RCC->DIVENSR, RCC_DIVENSR_IC7ENS);
3418460c:	4b04      	ldr	r3, [pc, #16]	@ (34184620 <LL_RCC_IC7_Enable+0x18>)
3418460e:	2240      	movs	r2, #64	@ 0x40
34184610:	f8c3 2a40 	str.w	r2, [r3, #2624]	@ 0xa40
}
34184614:	bf00      	nop
34184616:	46bd      	mov	sp, r7
34184618:	f85d 7b04 	ldr.w	r7, [sp], #4
3418461c:	4770      	bx	lr
3418461e:	bf00      	nop
34184620:	56028000 	.word	0x56028000

34184624 <LL_RCC_IC7_IsEnabled>:
{
34184624:	b480      	push	{r7}
34184626:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->DIVENR, RCC_DIVENR_IC7EN) == RCC_DIVENR_IC7EN) ? 1UL : 0UL);
34184628:	4b07      	ldr	r3, [pc, #28]	@ (34184648 <LL_RCC_IC7_IsEnabled+0x24>)
3418462a:	f8d3 3240 	ldr.w	r3, [r3, #576]	@ 0x240
3418462e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
34184632:	2b40      	cmp	r3, #64	@ 0x40
34184634:	d101      	bne.n	3418463a <LL_RCC_IC7_IsEnabled+0x16>
34184636:	2301      	movs	r3, #1
34184638:	e000      	b.n	3418463c <LL_RCC_IC7_IsEnabled+0x18>
3418463a:	2300      	movs	r3, #0
}
3418463c:	4618      	mov	r0, r3
3418463e:	46bd      	mov	sp, r7
34184640:	f85d 7b04 	ldr.w	r7, [sp], #4
34184644:	4770      	bx	lr
34184646:	bf00      	nop
34184648:	56028000 	.word	0x56028000

3418464c <LL_RCC_IC7_GetSource>:
{
3418464c:	b480      	push	{r7}
3418464e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->IC7CFGR, RCC_IC7CFGR_IC7SEL));
34184650:	4b04      	ldr	r3, [pc, #16]	@ (34184664 <LL_RCC_IC7_GetSource+0x18>)
34184652:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
34184656:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
}
3418465a:	4618      	mov	r0, r3
3418465c:	46bd      	mov	sp, r7
3418465e:	f85d 7b04 	ldr.w	r7, [sp], #4
34184662:	4770      	bx	lr
34184664:	56028000 	.word	0x56028000

34184668 <LL_RCC_IC7_GetDivider>:
{
34184668:	b480      	push	{r7}
3418466a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->IC7CFGR, RCC_IC7CFGR_IC7INT) >> RCC_IC7CFGR_IC7INT_Pos) + 1UL);
3418466c:	4b05      	ldr	r3, [pc, #20]	@ (34184684 <LL_RCC_IC7_GetDivider+0x1c>)
3418466e:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
34184672:	0c1b      	lsrs	r3, r3, #16
34184674:	b2db      	uxtb	r3, r3
34184676:	3301      	adds	r3, #1
}
34184678:	4618      	mov	r0, r3
3418467a:	46bd      	mov	sp, r7
3418467c:	f85d 7b04 	ldr.w	r7, [sp], #4
34184680:	4770      	bx	lr
34184682:	bf00      	nop
34184684:	56028000 	.word	0x56028000

34184688 <LL_RCC_IC8_Enable>:
{
34184688:	b480      	push	{r7}
3418468a:	af00      	add	r7, sp, #0
  WRITE_REG(RCC->DIVENSR, RCC_DIVENSR_IC8ENS);
3418468c:	4b04      	ldr	r3, [pc, #16]	@ (341846a0 <LL_RCC_IC8_Enable+0x18>)
3418468e:	2280      	movs	r2, #128	@ 0x80
34184690:	f8c3 2a40 	str.w	r2, [r3, #2624]	@ 0xa40
}
34184694:	bf00      	nop
34184696:	46bd      	mov	sp, r7
34184698:	f85d 7b04 	ldr.w	r7, [sp], #4
3418469c:	4770      	bx	lr
3418469e:	bf00      	nop
341846a0:	56028000 	.word	0x56028000

341846a4 <LL_RCC_IC8_IsEnabled>:
{
341846a4:	b480      	push	{r7}
341846a6:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->DIVENR, RCC_DIVENR_IC8EN) == RCC_DIVENR_IC8EN) ? 1UL : 0UL);
341846a8:	4b07      	ldr	r3, [pc, #28]	@ (341846c8 <LL_RCC_IC8_IsEnabled+0x24>)
341846aa:	f8d3 3240 	ldr.w	r3, [r3, #576]	@ 0x240
341846ae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
341846b2:	2b80      	cmp	r3, #128	@ 0x80
341846b4:	d101      	bne.n	341846ba <LL_RCC_IC8_IsEnabled+0x16>
341846b6:	2301      	movs	r3, #1
341846b8:	e000      	b.n	341846bc <LL_RCC_IC8_IsEnabled+0x18>
341846ba:	2300      	movs	r3, #0
}
341846bc:	4618      	mov	r0, r3
341846be:	46bd      	mov	sp, r7
341846c0:	f85d 7b04 	ldr.w	r7, [sp], #4
341846c4:	4770      	bx	lr
341846c6:	bf00      	nop
341846c8:	56028000 	.word	0x56028000

341846cc <LL_RCC_IC8_GetSource>:
{
341846cc:	b480      	push	{r7}
341846ce:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->IC8CFGR, RCC_IC8CFGR_IC8SEL));
341846d0:	4b04      	ldr	r3, [pc, #16]	@ (341846e4 <LL_RCC_IC8_GetSource+0x18>)
341846d2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
341846d6:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
}
341846da:	4618      	mov	r0, r3
341846dc:	46bd      	mov	sp, r7
341846de:	f85d 7b04 	ldr.w	r7, [sp], #4
341846e2:	4770      	bx	lr
341846e4:	56028000 	.word	0x56028000

341846e8 <LL_RCC_IC8_GetDivider>:
{
341846e8:	b480      	push	{r7}
341846ea:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->IC8CFGR, RCC_IC8CFGR_IC8INT) >> RCC_IC8CFGR_IC8INT_Pos) + 1UL);
341846ec:	4b05      	ldr	r3, [pc, #20]	@ (34184704 <LL_RCC_IC8_GetDivider+0x1c>)
341846ee:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
341846f2:	0c1b      	lsrs	r3, r3, #16
341846f4:	b2db      	uxtb	r3, r3
341846f6:	3301      	adds	r3, #1
}
341846f8:	4618      	mov	r0, r3
341846fa:	46bd      	mov	sp, r7
341846fc:	f85d 7b04 	ldr.w	r7, [sp], #4
34184700:	4770      	bx	lr
34184702:	bf00      	nop
34184704:	56028000 	.word	0x56028000

34184708 <LL_RCC_IC9_Enable>:
{
34184708:	b480      	push	{r7}
3418470a:	af00      	add	r7, sp, #0
  WRITE_REG(RCC->DIVENSR, RCC_DIVENSR_IC9ENS);
3418470c:	4b04      	ldr	r3, [pc, #16]	@ (34184720 <LL_RCC_IC9_Enable+0x18>)
3418470e:	f44f 7280 	mov.w	r2, #256	@ 0x100
34184712:	f8c3 2a40 	str.w	r2, [r3, #2624]	@ 0xa40
}
34184716:	bf00      	nop
34184718:	46bd      	mov	sp, r7
3418471a:	f85d 7b04 	ldr.w	r7, [sp], #4
3418471e:	4770      	bx	lr
34184720:	56028000 	.word	0x56028000

34184724 <LL_RCC_IC9_IsEnabled>:
{
34184724:	b480      	push	{r7}
34184726:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->DIVENR, RCC_DIVENR_IC9EN) == RCC_DIVENR_IC9EN) ? 1UL : 0UL);
34184728:	4b07      	ldr	r3, [pc, #28]	@ (34184748 <LL_RCC_IC9_IsEnabled+0x24>)
3418472a:	f8d3 3240 	ldr.w	r3, [r3, #576]	@ 0x240
3418472e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
34184732:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
34184736:	d101      	bne.n	3418473c <LL_RCC_IC9_IsEnabled+0x18>
34184738:	2301      	movs	r3, #1
3418473a:	e000      	b.n	3418473e <LL_RCC_IC9_IsEnabled+0x1a>
3418473c:	2300      	movs	r3, #0
}
3418473e:	4618      	mov	r0, r3
34184740:	46bd      	mov	sp, r7
34184742:	f85d 7b04 	ldr.w	r7, [sp], #4
34184746:	4770      	bx	lr
34184748:	56028000 	.word	0x56028000

3418474c <LL_RCC_IC9_GetSource>:
{
3418474c:	b480      	push	{r7}
3418474e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->IC9CFGR, RCC_IC9CFGR_IC9SEL));
34184750:	4b04      	ldr	r3, [pc, #16]	@ (34184764 <LL_RCC_IC9_GetSource+0x18>)
34184752:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
34184756:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
}
3418475a:	4618      	mov	r0, r3
3418475c:	46bd      	mov	sp, r7
3418475e:	f85d 7b04 	ldr.w	r7, [sp], #4
34184762:	4770      	bx	lr
34184764:	56028000 	.word	0x56028000

34184768 <LL_RCC_IC9_GetDivider>:
{
34184768:	b480      	push	{r7}
3418476a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->IC9CFGR, RCC_IC9CFGR_IC9INT) >> RCC_IC9CFGR_IC9INT_Pos) + 1UL);
3418476c:	4b05      	ldr	r3, [pc, #20]	@ (34184784 <LL_RCC_IC9_GetDivider+0x1c>)
3418476e:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
34184772:	0c1b      	lsrs	r3, r3, #16
34184774:	b2db      	uxtb	r3, r3
34184776:	3301      	adds	r3, #1
}
34184778:	4618      	mov	r0, r3
3418477a:	46bd      	mov	sp, r7
3418477c:	f85d 7b04 	ldr.w	r7, [sp], #4
34184780:	4770      	bx	lr
34184782:	bf00      	nop
34184784:	56028000 	.word	0x56028000

34184788 <LL_RCC_IC10_Enable>:
{
34184788:	b480      	push	{r7}
3418478a:	af00      	add	r7, sp, #0
  WRITE_REG(RCC->DIVENSR, RCC_DIVENSR_IC10ENS);
3418478c:	4b04      	ldr	r3, [pc, #16]	@ (341847a0 <LL_RCC_IC10_Enable+0x18>)
3418478e:	f44f 7200 	mov.w	r2, #512	@ 0x200
34184792:	f8c3 2a40 	str.w	r2, [r3, #2624]	@ 0xa40
}
34184796:	bf00      	nop
34184798:	46bd      	mov	sp, r7
3418479a:	f85d 7b04 	ldr.w	r7, [sp], #4
3418479e:	4770      	bx	lr
341847a0:	56028000 	.word	0x56028000

341847a4 <LL_RCC_IC10_IsEnabled>:
{
341847a4:	b480      	push	{r7}
341847a6:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->DIVENR, RCC_DIVENR_IC10EN) == RCC_DIVENR_IC10EN) ? 1UL : 0UL);
341847a8:	4b07      	ldr	r3, [pc, #28]	@ (341847c8 <LL_RCC_IC10_IsEnabled+0x24>)
341847aa:	f8d3 3240 	ldr.w	r3, [r3, #576]	@ 0x240
341847ae:	f403 7300 	and.w	r3, r3, #512	@ 0x200
341847b2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
341847b6:	d101      	bne.n	341847bc <LL_RCC_IC10_IsEnabled+0x18>
341847b8:	2301      	movs	r3, #1
341847ba:	e000      	b.n	341847be <LL_RCC_IC10_IsEnabled+0x1a>
341847bc:	2300      	movs	r3, #0
}
341847be:	4618      	mov	r0, r3
341847c0:	46bd      	mov	sp, r7
341847c2:	f85d 7b04 	ldr.w	r7, [sp], #4
341847c6:	4770      	bx	lr
341847c8:	56028000 	.word	0x56028000

341847cc <LL_RCC_IC10_GetSource>:
{
341847cc:	b480      	push	{r7}
341847ce:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->IC10CFGR, RCC_IC10CFGR_IC10SEL));
341847d0:	4b04      	ldr	r3, [pc, #16]	@ (341847e4 <LL_RCC_IC10_GetSource+0x18>)
341847d2:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
341847d6:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
}
341847da:	4618      	mov	r0, r3
341847dc:	46bd      	mov	sp, r7
341847de:	f85d 7b04 	ldr.w	r7, [sp], #4
341847e2:	4770      	bx	lr
341847e4:	56028000 	.word	0x56028000

341847e8 <LL_RCC_IC10_GetDivider>:
{
341847e8:	b480      	push	{r7}
341847ea:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->IC10CFGR, RCC_IC10CFGR_IC10INT) >> RCC_IC10CFGR_IC10INT_Pos) + 1UL);
341847ec:	4b05      	ldr	r3, [pc, #20]	@ (34184804 <LL_RCC_IC10_GetDivider+0x1c>)
341847ee:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
341847f2:	0c1b      	lsrs	r3, r3, #16
341847f4:	b2db      	uxtb	r3, r3
341847f6:	3301      	adds	r3, #1
}
341847f8:	4618      	mov	r0, r3
341847fa:	46bd      	mov	sp, r7
341847fc:	f85d 7b04 	ldr.w	r7, [sp], #4
34184800:	4770      	bx	lr
34184802:	bf00      	nop
34184804:	56028000 	.word	0x56028000

34184808 <LL_RCC_IC12_Enable>:
  * @brief  Enable IC12
  * @rmtoll DIVENSR       IC12ENS        LL_RCC_IC12_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_IC12_Enable(void)
{
34184808:	b480      	push	{r7}
3418480a:	af00      	add	r7, sp, #0
  WRITE_REG(RCC->DIVENSR, RCC_DIVENSR_IC12ENS);
3418480c:	4b04      	ldr	r3, [pc, #16]	@ (34184820 <LL_RCC_IC12_Enable+0x18>)
3418480e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
34184812:	f8c3 2a40 	str.w	r2, [r3, #2624]	@ 0xa40
}
34184816:	bf00      	nop
34184818:	46bd      	mov	sp, r7
3418481a:	f85d 7b04 	ldr.w	r7, [sp], #4
3418481e:	4770      	bx	lr
34184820:	56028000 	.word	0x56028000

34184824 <LL_RCC_IC12_IsEnabled>:
  * @brief  Check if IC12 is enabled
  * @rmtoll DIVENR       IC12EN         LL_RCC_IC12_IsEnabled
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IC12_IsEnabled(void)
{
34184824:	b480      	push	{r7}
34184826:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->DIVENR, RCC_DIVENR_IC12EN) == RCC_DIVENR_IC12EN) ? 1UL : 0UL);
34184828:	4b07      	ldr	r3, [pc, #28]	@ (34184848 <LL_RCC_IC12_IsEnabled+0x24>)
3418482a:	f8d3 3240 	ldr.w	r3, [r3, #576]	@ 0x240
3418482e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
34184832:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
34184836:	d101      	bne.n	3418483c <LL_RCC_IC12_IsEnabled+0x18>
34184838:	2301      	movs	r3, #1
3418483a:	e000      	b.n	3418483e <LL_RCC_IC12_IsEnabled+0x1a>
3418483c:	2300      	movs	r3, #0
}
3418483e:	4618      	mov	r0, r3
34184840:	46bd      	mov	sp, r7
34184842:	f85d 7b04 	ldr.w	r7, [sp], #4
34184846:	4770      	bx	lr
34184848:	56028000 	.word	0x56028000

3418484c <LL_RCC_IC12_GetSource>:
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL2
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL3
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL4
  */
__STATIC_INLINE uint32_t LL_RCC_IC12_GetSource(void)
{
3418484c:	b480      	push	{r7}
3418484e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->IC12CFGR, RCC_IC12CFGR_IC12SEL));
34184850:	4b04      	ldr	r3, [pc, #16]	@ (34184864 <LL_RCC_IC12_GetSource+0x18>)
34184852:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
34184856:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
}
3418485a:	4618      	mov	r0, r3
3418485c:	46bd      	mov	sp, r7
3418485e:	f85d 7b04 	ldr.w	r7, [sp], #4
34184862:	4770      	bx	lr
34184864:	56028000 	.word	0x56028000

34184868 <LL_RCC_IC12_GetDivider>:
  * @brief  Get IC12 divider
  * @rmtoll IC12CFGR      IC12INT        LL_RCC_IC12_GetDivider
  * @retval can be a value between 1 and 256.
  */
__STATIC_INLINE uint32_t LL_RCC_IC12_GetDivider(void)
{
34184868:	b480      	push	{r7}
3418486a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->IC12CFGR, RCC_IC12CFGR_IC12INT) >> RCC_IC12CFGR_IC12INT_Pos) + 1UL);
3418486c:	4b05      	ldr	r3, [pc, #20]	@ (34184884 <LL_RCC_IC12_GetDivider+0x1c>)
3418486e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
34184872:	0c1b      	lsrs	r3, r3, #16
34184874:	b2db      	uxtb	r3, r3
34184876:	3301      	adds	r3, #1
}
34184878:	4618      	mov	r0, r3
3418487a:	46bd      	mov	sp, r7
3418487c:	f85d 7b04 	ldr.w	r7, [sp], #4
34184880:	4770      	bx	lr
34184882:	bf00      	nop
34184884:	56028000 	.word	0x56028000

34184888 <LL_RCC_IC13_Enable>:
  * @brief  Enable IC13
  * @rmtoll DIVENSR       IC13ENS        LL_RCC_IC13_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_IC13_Enable(void)
{
34184888:	b480      	push	{r7}
3418488a:	af00      	add	r7, sp, #0
  WRITE_REG(RCC->DIVENSR, RCC_DIVENSR_IC13ENS);
3418488c:	4b04      	ldr	r3, [pc, #16]	@ (341848a0 <LL_RCC_IC13_Enable+0x18>)
3418488e:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
34184892:	f8c3 2a40 	str.w	r2, [r3, #2624]	@ 0xa40
}
34184896:	bf00      	nop
34184898:	46bd      	mov	sp, r7
3418489a:	f85d 7b04 	ldr.w	r7, [sp], #4
3418489e:	4770      	bx	lr
341848a0:	56028000 	.word	0x56028000

341848a4 <LL_RCC_IC13_IsEnabled>:
  * @brief  Check if IC13 is enabled
  * @rmtoll DIVENR       IC13EN         LL_RCC_IC13_IsEnabled
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IC13_IsEnabled(void)
{
341848a4:	b480      	push	{r7}
341848a6:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->DIVENR, RCC_DIVENR_IC13EN) == RCC_DIVENR_IC13EN) ? 1UL : 0UL);
341848a8:	4b07      	ldr	r3, [pc, #28]	@ (341848c8 <LL_RCC_IC13_IsEnabled+0x24>)
341848aa:	f8d3 3240 	ldr.w	r3, [r3, #576]	@ 0x240
341848ae:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
341848b2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
341848b6:	d101      	bne.n	341848bc <LL_RCC_IC13_IsEnabled+0x18>
341848b8:	2301      	movs	r3, #1
341848ba:	e000      	b.n	341848be <LL_RCC_IC13_IsEnabled+0x1a>
341848bc:	2300      	movs	r3, #0
}
341848be:	4618      	mov	r0, r3
341848c0:	46bd      	mov	sp, r7
341848c2:	f85d 7b04 	ldr.w	r7, [sp], #4
341848c6:	4770      	bx	lr
341848c8:	56028000 	.word	0x56028000

341848cc <LL_RCC_IC13_GetSource>:
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL2
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL3
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL4
  */
__STATIC_INLINE uint32_t LL_RCC_IC13_GetSource(void)
{
341848cc:	b480      	push	{r7}
341848ce:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->IC13CFGR, RCC_IC13CFGR_IC13SEL));
341848d0:	4b04      	ldr	r3, [pc, #16]	@ (341848e4 <LL_RCC_IC13_GetSource+0x18>)
341848d2:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
341848d6:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
}
341848da:	4618      	mov	r0, r3
341848dc:	46bd      	mov	sp, r7
341848de:	f85d 7b04 	ldr.w	r7, [sp], #4
341848e2:	4770      	bx	lr
341848e4:	56028000 	.word	0x56028000

341848e8 <LL_RCC_IC13_GetDivider>:
  * @brief  Get IC13 divider
  * @rmtoll IC13CFGR      IC13INT        LL_RCC_IC13_GetDivider
  * @retval can be a value between 1 and 256.
  */
__STATIC_INLINE uint32_t LL_RCC_IC13_GetDivider(void)
{
341848e8:	b480      	push	{r7}
341848ea:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->IC13CFGR, RCC_IC13CFGR_IC13INT) >> RCC_IC13CFGR_IC13INT_Pos) + 1UL);
341848ec:	4b05      	ldr	r3, [pc, #20]	@ (34184904 <LL_RCC_IC13_GetDivider+0x1c>)
341848ee:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
341848f2:	0c1b      	lsrs	r3, r3, #16
341848f4:	b2db      	uxtb	r3, r3
341848f6:	3301      	adds	r3, #1
}
341848f8:	4618      	mov	r0, r3
341848fa:	46bd      	mov	sp, r7
341848fc:	f85d 7b04 	ldr.w	r7, [sp], #4
34184900:	4770      	bx	lr
34184902:	bf00      	nop
34184904:	56028000 	.word	0x56028000

34184908 <LL_RCC_IC14_Enable>:
  * @brief  Enable IC14
  * @rmtoll DIVENSR       IC14ENS        LL_RCC_IC14_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_IC14_Enable(void)
{
34184908:	b480      	push	{r7}
3418490a:	af00      	add	r7, sp, #0
  WRITE_REG(RCC->DIVENSR, RCC_DIVENSR_IC14ENS);
3418490c:	4b04      	ldr	r3, [pc, #16]	@ (34184920 <LL_RCC_IC14_Enable+0x18>)
3418490e:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
34184912:	f8c3 2a40 	str.w	r2, [r3, #2624]	@ 0xa40
}
34184916:	bf00      	nop
34184918:	46bd      	mov	sp, r7
3418491a:	f85d 7b04 	ldr.w	r7, [sp], #4
3418491e:	4770      	bx	lr
34184920:	56028000 	.word	0x56028000

34184924 <LL_RCC_IC14_IsEnabled>:
  * @brief  Check if IC14 is enabled
  * @rmtoll DIVENR       IC14EN         LL_RCC_IC14_IsEnabled
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IC14_IsEnabled(void)
{
34184924:	b480      	push	{r7}
34184926:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->DIVENR, RCC_DIVENR_IC14EN) == RCC_DIVENR_IC14EN) ? 1UL : 0UL);
34184928:	4b07      	ldr	r3, [pc, #28]	@ (34184948 <LL_RCC_IC14_IsEnabled+0x24>)
3418492a:	f8d3 3240 	ldr.w	r3, [r3, #576]	@ 0x240
3418492e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
34184932:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
34184936:	d101      	bne.n	3418493c <LL_RCC_IC14_IsEnabled+0x18>
34184938:	2301      	movs	r3, #1
3418493a:	e000      	b.n	3418493e <LL_RCC_IC14_IsEnabled+0x1a>
3418493c:	2300      	movs	r3, #0
}
3418493e:	4618      	mov	r0, r3
34184940:	46bd      	mov	sp, r7
34184942:	f85d 7b04 	ldr.w	r7, [sp], #4
34184946:	4770      	bx	lr
34184948:	56028000 	.word	0x56028000

3418494c <LL_RCC_IC14_GetSource>:
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL2
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL3
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL4
  */
__STATIC_INLINE uint32_t LL_RCC_IC14_GetSource(void)
{
3418494c:	b480      	push	{r7}
3418494e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->IC14CFGR, RCC_IC14CFGR_IC14SEL));
34184950:	4b04      	ldr	r3, [pc, #16]	@ (34184964 <LL_RCC_IC14_GetSource+0x18>)
34184952:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
34184956:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
}
3418495a:	4618      	mov	r0, r3
3418495c:	46bd      	mov	sp, r7
3418495e:	f85d 7b04 	ldr.w	r7, [sp], #4
34184962:	4770      	bx	lr
34184964:	56028000 	.word	0x56028000

34184968 <LL_RCC_IC14_GetDivider>:
  * @brief  Get IC14 divider
  * @rmtoll IC14CFGR      IC14INT        LL_RCC_IC14_GetDivider
  * @retval can be a value between 1 and 256.
  */
__STATIC_INLINE uint32_t LL_RCC_IC14_GetDivider(void)
{
34184968:	b480      	push	{r7}
3418496a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->IC14CFGR, RCC_IC14CFGR_IC14INT) >> RCC_IC14CFGR_IC14INT_Pos) + 1UL);
3418496c:	4b05      	ldr	r3, [pc, #20]	@ (34184984 <LL_RCC_IC14_GetDivider+0x1c>)
3418496e:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
34184972:	0c1b      	lsrs	r3, r3, #16
34184974:	b2db      	uxtb	r3, r3
34184976:	3301      	adds	r3, #1
}
34184978:	4618      	mov	r0, r3
3418497a:	46bd      	mov	sp, r7
3418497c:	f85d 7b04 	ldr.w	r7, [sp], #4
34184980:	4770      	bx	lr
34184982:	bf00      	nop
34184984:	56028000 	.word	0x56028000

34184988 <LL_RCC_IC15_Enable>:
  * @brief  Enable IC15
  * @rmtoll DIVENSR       IC15ENS        LL_RCC_IC15_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_IC15_Enable(void)
{
34184988:	b480      	push	{r7}
3418498a:	af00      	add	r7, sp, #0
  WRITE_REG(RCC->DIVENSR, RCC_DIVENSR_IC15ENS);
3418498c:	4b04      	ldr	r3, [pc, #16]	@ (341849a0 <LL_RCC_IC15_Enable+0x18>)
3418498e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
34184992:	f8c3 2a40 	str.w	r2, [r3, #2624]	@ 0xa40
}
34184996:	bf00      	nop
34184998:	46bd      	mov	sp, r7
3418499a:	f85d 7b04 	ldr.w	r7, [sp], #4
3418499e:	4770      	bx	lr
341849a0:	56028000 	.word	0x56028000

341849a4 <LL_RCC_IC15_IsEnabled>:
  * @brief  Check if IC15 is enabled
  * @rmtoll DIVENR       IC15EN         LL_RCC_IC15_IsEnabled
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IC15_IsEnabled(void)
{
341849a4:	b480      	push	{r7}
341849a6:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->DIVENR, RCC_DIVENR_IC15EN) == RCC_DIVENR_IC15EN) ? 1UL : 0UL);
341849a8:	4b07      	ldr	r3, [pc, #28]	@ (341849c8 <LL_RCC_IC15_IsEnabled+0x24>)
341849aa:	f8d3 3240 	ldr.w	r3, [r3, #576]	@ 0x240
341849ae:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
341849b2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
341849b6:	d101      	bne.n	341849bc <LL_RCC_IC15_IsEnabled+0x18>
341849b8:	2301      	movs	r3, #1
341849ba:	e000      	b.n	341849be <LL_RCC_IC15_IsEnabled+0x1a>
341849bc:	2300      	movs	r3, #0
}
341849be:	4618      	mov	r0, r3
341849c0:	46bd      	mov	sp, r7
341849c2:	f85d 7b04 	ldr.w	r7, [sp], #4
341849c6:	4770      	bx	lr
341849c8:	56028000 	.word	0x56028000

341849cc <LL_RCC_IC15_GetSource>:
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL2
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL3
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL4
  */
__STATIC_INLINE uint32_t LL_RCC_IC15_GetSource(void)
{
341849cc:	b480      	push	{r7}
341849ce:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->IC15CFGR, RCC_IC15CFGR_IC15SEL));
341849d0:	4b04      	ldr	r3, [pc, #16]	@ (341849e4 <LL_RCC_IC15_GetSource+0x18>)
341849d2:	f8d3 30fc 	ldr.w	r3, [r3, #252]	@ 0xfc
341849d6:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
}
341849da:	4618      	mov	r0, r3
341849dc:	46bd      	mov	sp, r7
341849de:	f85d 7b04 	ldr.w	r7, [sp], #4
341849e2:	4770      	bx	lr
341849e4:	56028000 	.word	0x56028000

341849e8 <LL_RCC_IC15_GetDivider>:
  * @brief  Get IC15 divider
  * @rmtoll IC15CFGR      IC15INT        LL_RCC_IC15_GetDivider
  * @retval can be a value between 1 and 256.
  */
__STATIC_INLINE uint32_t LL_RCC_IC15_GetDivider(void)
{
341849e8:	b480      	push	{r7}
341849ea:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->IC15CFGR, RCC_IC15CFGR_IC15INT) >> RCC_IC15CFGR_IC15INT_Pos) + 1UL);
341849ec:	4b05      	ldr	r3, [pc, #20]	@ (34184a04 <LL_RCC_IC15_GetDivider+0x1c>)
341849ee:	f8d3 30fc 	ldr.w	r3, [r3, #252]	@ 0xfc
341849f2:	0c1b      	lsrs	r3, r3, #16
341849f4:	b2db      	uxtb	r3, r3
341849f6:	3301      	adds	r3, #1
}
341849f8:	4618      	mov	r0, r3
341849fa:	46bd      	mov	sp, r7
341849fc:	f85d 7b04 	ldr.w	r7, [sp], #4
34184a00:	4770      	bx	lr
34184a02:	bf00      	nop
34184a04:	56028000 	.word	0x56028000

34184a08 <LL_RCC_IC16_Enable>:
  * @brief  Enable IC16
  * @rmtoll DIVENSR       IC16ENS        LL_RCC_IC16_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_IC16_Enable(void)
{
34184a08:	b480      	push	{r7}
34184a0a:	af00      	add	r7, sp, #0
  WRITE_REG(RCC->DIVENSR, RCC_DIVENSR_IC16ENS);
34184a0c:	4b04      	ldr	r3, [pc, #16]	@ (34184a20 <LL_RCC_IC16_Enable+0x18>)
34184a0e:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
34184a12:	f8c3 2a40 	str.w	r2, [r3, #2624]	@ 0xa40
}
34184a16:	bf00      	nop
34184a18:	46bd      	mov	sp, r7
34184a1a:	f85d 7b04 	ldr.w	r7, [sp], #4
34184a1e:	4770      	bx	lr
34184a20:	56028000 	.word	0x56028000

34184a24 <LL_RCC_IC16_IsEnabled>:
  * @brief  Check if IC16 is enabled
  * @rmtoll DIVENR       IC16EN         LL_RCC_IC16_IsEnabled
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IC16_IsEnabled(void)
{
34184a24:	b480      	push	{r7}
34184a26:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->DIVENR, RCC_DIVENR_IC16EN) == RCC_DIVENR_IC16EN) ? 1UL : 0UL);
34184a28:	4b07      	ldr	r3, [pc, #28]	@ (34184a48 <LL_RCC_IC16_IsEnabled+0x24>)
34184a2a:	f8d3 3240 	ldr.w	r3, [r3, #576]	@ 0x240
34184a2e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
34184a32:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
34184a36:	d101      	bne.n	34184a3c <LL_RCC_IC16_IsEnabled+0x18>
34184a38:	2301      	movs	r3, #1
34184a3a:	e000      	b.n	34184a3e <LL_RCC_IC16_IsEnabled+0x1a>
34184a3c:	2300      	movs	r3, #0
}
34184a3e:	4618      	mov	r0, r3
34184a40:	46bd      	mov	sp, r7
34184a42:	f85d 7b04 	ldr.w	r7, [sp], #4
34184a46:	4770      	bx	lr
34184a48:	56028000 	.word	0x56028000

34184a4c <LL_RCC_IC16_GetSource>:
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL2
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL3
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL4
  */
__STATIC_INLINE uint32_t LL_RCC_IC16_GetSource(void)
{
34184a4c:	b480      	push	{r7}
34184a4e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->IC16CFGR, RCC_IC16CFGR_IC16SEL));
34184a50:	4b04      	ldr	r3, [pc, #16]	@ (34184a64 <LL_RCC_IC16_GetSource+0x18>)
34184a52:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
34184a56:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
}
34184a5a:	4618      	mov	r0, r3
34184a5c:	46bd      	mov	sp, r7
34184a5e:	f85d 7b04 	ldr.w	r7, [sp], #4
34184a62:	4770      	bx	lr
34184a64:	56028000 	.word	0x56028000

34184a68 <LL_RCC_IC16_GetDivider>:
  * @brief  Get IC16 divider
  * @rmtoll IC16CFGR      IC16INT        LL_RCC_IC16_GetDivider
  * @retval can be a value between 1 and 256.
  */
__STATIC_INLINE uint32_t LL_RCC_IC16_GetDivider(void)
{
34184a68:	b480      	push	{r7}
34184a6a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->IC16CFGR, RCC_IC16CFGR_IC16INT) >> RCC_IC16CFGR_IC16INT_Pos) + 1UL);
34184a6c:	4b05      	ldr	r3, [pc, #20]	@ (34184a84 <LL_RCC_IC16_GetDivider+0x1c>)
34184a6e:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
34184a72:	0c1b      	lsrs	r3, r3, #16
34184a74:	b2db      	uxtb	r3, r3
34184a76:	3301      	adds	r3, #1
}
34184a78:	4618      	mov	r0, r3
34184a7a:	46bd      	mov	sp, r7
34184a7c:	f85d 7b04 	ldr.w	r7, [sp], #4
34184a80:	4770      	bx	lr
34184a82:	bf00      	nop
34184a84:	56028000 	.word	0x56028000

34184a88 <LL_RCC_IC17_Enable>:
  * @brief  Enable IC17
  * @rmtoll DIVENSR       IC17ENS        LL_RCC_IC17_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_IC17_Enable(void)
{
34184a88:	b480      	push	{r7}
34184a8a:	af00      	add	r7, sp, #0
  WRITE_REG(RCC->DIVENSR, RCC_DIVENSR_IC17ENS);
34184a8c:	4b04      	ldr	r3, [pc, #16]	@ (34184aa0 <LL_RCC_IC17_Enable+0x18>)
34184a8e:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
34184a92:	f8c3 2a40 	str.w	r2, [r3, #2624]	@ 0xa40
}
34184a96:	bf00      	nop
34184a98:	46bd      	mov	sp, r7
34184a9a:	f85d 7b04 	ldr.w	r7, [sp], #4
34184a9e:	4770      	bx	lr
34184aa0:	56028000 	.word	0x56028000

34184aa4 <LL_RCC_IC17_IsEnabled>:
  * @brief  Check if IC17 is enabled
  * @rmtoll DIVENR       IC17EN         LL_RCC_IC17_IsEnabled
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IC17_IsEnabled(void)
{
34184aa4:	b480      	push	{r7}
34184aa6:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->DIVENR, RCC_DIVENR_IC17EN) == RCC_DIVENR_IC17EN) ? 1UL : 0UL);
34184aa8:	4b07      	ldr	r3, [pc, #28]	@ (34184ac8 <LL_RCC_IC17_IsEnabled+0x24>)
34184aaa:	f8d3 3240 	ldr.w	r3, [r3, #576]	@ 0x240
34184aae:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
34184ab2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
34184ab6:	d101      	bne.n	34184abc <LL_RCC_IC17_IsEnabled+0x18>
34184ab8:	2301      	movs	r3, #1
34184aba:	e000      	b.n	34184abe <LL_RCC_IC17_IsEnabled+0x1a>
34184abc:	2300      	movs	r3, #0
}
34184abe:	4618      	mov	r0, r3
34184ac0:	46bd      	mov	sp, r7
34184ac2:	f85d 7b04 	ldr.w	r7, [sp], #4
34184ac6:	4770      	bx	lr
34184ac8:	56028000 	.word	0x56028000

34184acc <LL_RCC_IC17_GetSource>:
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL2
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL3
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL4
  */
__STATIC_INLINE uint32_t LL_RCC_IC17_GetSource(void)
{
34184acc:	b480      	push	{r7}
34184ace:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->IC17CFGR, RCC_IC17CFGR_IC17SEL));
34184ad0:	4b04      	ldr	r3, [pc, #16]	@ (34184ae4 <LL_RCC_IC17_GetSource+0x18>)
34184ad2:	f8d3 3104 	ldr.w	r3, [r3, #260]	@ 0x104
34184ad6:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
}
34184ada:	4618      	mov	r0, r3
34184adc:	46bd      	mov	sp, r7
34184ade:	f85d 7b04 	ldr.w	r7, [sp], #4
34184ae2:	4770      	bx	lr
34184ae4:	56028000 	.word	0x56028000

34184ae8 <LL_RCC_IC17_GetDivider>:
  * @brief  Get IC17 divider
  * @rmtoll IC17CFGR      IC17INT        LL_RCC_IC17_GetDivider
  * @retval can be a value between 1 and 256.
  */
__STATIC_INLINE uint32_t LL_RCC_IC17_GetDivider(void)
{
34184ae8:	b480      	push	{r7}
34184aea:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->IC17CFGR, RCC_IC17CFGR_IC17INT) >> RCC_IC17CFGR_IC17INT_Pos) + 1UL);
34184aec:	4b05      	ldr	r3, [pc, #20]	@ (34184b04 <LL_RCC_IC17_GetDivider+0x1c>)
34184aee:	f8d3 3104 	ldr.w	r3, [r3, #260]	@ 0x104
34184af2:	0c1b      	lsrs	r3, r3, #16
34184af4:	b2db      	uxtb	r3, r3
34184af6:	3301      	adds	r3, #1
}
34184af8:	4618      	mov	r0, r3
34184afa:	46bd      	mov	sp, r7
34184afc:	f85d 7b04 	ldr.w	r7, [sp], #4
34184b00:	4770      	bx	lr
34184b02:	bf00      	nop
34184b04:	56028000 	.word	0x56028000

34184b08 <LL_RCC_IC18_Enable>:
  * @brief  Enable IC18
  * @rmtoll DIVENSR       IC18ENS        LL_RCC_IC18_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_IC18_Enable(void)
{
34184b08:	b480      	push	{r7}
34184b0a:	af00      	add	r7, sp, #0
  WRITE_REG(RCC->DIVENSR, RCC_DIVENSR_IC18ENS);
34184b0c:	4b04      	ldr	r3, [pc, #16]	@ (34184b20 <LL_RCC_IC18_Enable+0x18>)
34184b0e:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
34184b12:	f8c3 2a40 	str.w	r2, [r3, #2624]	@ 0xa40
}
34184b16:	bf00      	nop
34184b18:	46bd      	mov	sp, r7
34184b1a:	f85d 7b04 	ldr.w	r7, [sp], #4
34184b1e:	4770      	bx	lr
34184b20:	56028000 	.word	0x56028000

34184b24 <LL_RCC_IC18_IsEnabled>:
  * @brief  Check if IC18 is enabled
  * @rmtoll DIVENR       IC18EN         LL_RCC_IC18_IsEnabled
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IC18_IsEnabled(void)
{
34184b24:	b480      	push	{r7}
34184b26:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->DIVENR, RCC_DIVENR_IC18EN) == RCC_DIVENR_IC18EN) ? 1UL : 0UL);
34184b28:	4b07      	ldr	r3, [pc, #28]	@ (34184b48 <LL_RCC_IC18_IsEnabled+0x24>)
34184b2a:	f8d3 3240 	ldr.w	r3, [r3, #576]	@ 0x240
34184b2e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
34184b32:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
34184b36:	d101      	bne.n	34184b3c <LL_RCC_IC18_IsEnabled+0x18>
34184b38:	2301      	movs	r3, #1
34184b3a:	e000      	b.n	34184b3e <LL_RCC_IC18_IsEnabled+0x1a>
34184b3c:	2300      	movs	r3, #0
}
34184b3e:	4618      	mov	r0, r3
34184b40:	46bd      	mov	sp, r7
34184b42:	f85d 7b04 	ldr.w	r7, [sp], #4
34184b46:	4770      	bx	lr
34184b48:	56028000 	.word	0x56028000

34184b4c <LL_RCC_IC18_GetSource>:
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL2
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL3
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL4
  */
__STATIC_INLINE uint32_t LL_RCC_IC18_GetSource(void)
{
34184b4c:	b480      	push	{r7}
34184b4e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->IC18CFGR, RCC_IC18CFGR_IC18SEL));
34184b50:	4b04      	ldr	r3, [pc, #16]	@ (34184b64 <LL_RCC_IC18_GetSource+0x18>)
34184b52:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
34184b56:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
}
34184b5a:	4618      	mov	r0, r3
34184b5c:	46bd      	mov	sp, r7
34184b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
34184b62:	4770      	bx	lr
34184b64:	56028000 	.word	0x56028000

34184b68 <LL_RCC_IC18_GetDivider>:
  * @brief  Get IC18 divider
  * @rmtoll IC18CFGR      IC18INT        LL_RCC_IC18_GetDivider
  * @retval can be a value between 1 and 256.
  */
__STATIC_INLINE uint32_t LL_RCC_IC18_GetDivider(void)
{
34184b68:	b480      	push	{r7}
34184b6a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->IC18CFGR, RCC_IC18CFGR_IC18INT) >> RCC_IC18CFGR_IC18INT_Pos) + 1UL);
34184b6c:	4b05      	ldr	r3, [pc, #20]	@ (34184b84 <LL_RCC_IC18_GetDivider+0x1c>)
34184b6e:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
34184b72:	0c1b      	lsrs	r3, r3, #16
34184b74:	b2db      	uxtb	r3, r3
34184b76:	3301      	adds	r3, #1
}
34184b78:	4618      	mov	r0, r3
34184b7a:	46bd      	mov	sp, r7
34184b7c:	f85d 7b04 	ldr.w	r7, [sp], #4
34184b80:	4770      	bx	lr
34184b82:	bf00      	nop
34184b84:	56028000 	.word	0x56028000

34184b88 <LL_RCC_IC19_Enable>:
  * @brief  Enable IC19
  * @rmtoll DIVENSR       IC19ENS        LL_RCC_IC19_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_IC19_Enable(void)
{
34184b88:	b480      	push	{r7}
34184b8a:	af00      	add	r7, sp, #0
  WRITE_REG(RCC->DIVENSR, RCC_DIVENSR_IC19ENS);
34184b8c:	4b04      	ldr	r3, [pc, #16]	@ (34184ba0 <LL_RCC_IC19_Enable+0x18>)
34184b8e:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
34184b92:	f8c3 2a40 	str.w	r2, [r3, #2624]	@ 0xa40
}
34184b96:	bf00      	nop
34184b98:	46bd      	mov	sp, r7
34184b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
34184b9e:	4770      	bx	lr
34184ba0:	56028000 	.word	0x56028000

34184ba4 <LL_RCC_IC19_IsEnabled>:
  * @brief  Check if IC19 is enabled
  * @rmtoll DIVENR       IC19EN         LL_RCC_IC19_IsEnabled
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IC19_IsEnabled(void)
{
34184ba4:	b480      	push	{r7}
34184ba6:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->DIVENR, RCC_DIVENR_IC19EN) == RCC_DIVENR_IC19EN) ? 1UL : 0UL);
34184ba8:	4b07      	ldr	r3, [pc, #28]	@ (34184bc8 <LL_RCC_IC19_IsEnabled+0x24>)
34184baa:	f8d3 3240 	ldr.w	r3, [r3, #576]	@ 0x240
34184bae:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
34184bb2:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
34184bb6:	d101      	bne.n	34184bbc <LL_RCC_IC19_IsEnabled+0x18>
34184bb8:	2301      	movs	r3, #1
34184bba:	e000      	b.n	34184bbe <LL_RCC_IC19_IsEnabled+0x1a>
34184bbc:	2300      	movs	r3, #0
}
34184bbe:	4618      	mov	r0, r3
34184bc0:	46bd      	mov	sp, r7
34184bc2:	f85d 7b04 	ldr.w	r7, [sp], #4
34184bc6:	4770      	bx	lr
34184bc8:	56028000 	.word	0x56028000

34184bcc <LL_RCC_IC19_GetSource>:
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL2
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL3
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL4
  */
__STATIC_INLINE uint32_t LL_RCC_IC19_GetSource(void)
{
34184bcc:	b480      	push	{r7}
34184bce:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->IC19CFGR, RCC_IC19CFGR_IC19SEL));
34184bd0:	4b04      	ldr	r3, [pc, #16]	@ (34184be4 <LL_RCC_IC19_GetSource+0x18>)
34184bd2:	f8d3 310c 	ldr.w	r3, [r3, #268]	@ 0x10c
34184bd6:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
}
34184bda:	4618      	mov	r0, r3
34184bdc:	46bd      	mov	sp, r7
34184bde:	f85d 7b04 	ldr.w	r7, [sp], #4
34184be2:	4770      	bx	lr
34184be4:	56028000 	.word	0x56028000

34184be8 <LL_RCC_IC19_GetDivider>:
  * @brief  Get IC19 divider
  * @rmtoll IC19CFGR      IC19INT        LL_RCC_IC19_GetDivider
  * @retval can be a value between 1 and 256.
  */
__STATIC_INLINE uint32_t LL_RCC_IC19_GetDivider(void)
{
34184be8:	b480      	push	{r7}
34184bea:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->IC19CFGR, RCC_IC19CFGR_IC19INT) >> RCC_IC19CFGR_IC19INT_Pos) + 1UL);
34184bec:	4b05      	ldr	r3, [pc, #20]	@ (34184c04 <LL_RCC_IC19_GetDivider+0x1c>)
34184bee:	f8d3 310c 	ldr.w	r3, [r3, #268]	@ 0x10c
34184bf2:	0c1b      	lsrs	r3, r3, #16
34184bf4:	b2db      	uxtb	r3, r3
34184bf6:	3301      	adds	r3, #1
}
34184bf8:	4618      	mov	r0, r3
34184bfa:	46bd      	mov	sp, r7
34184bfc:	f85d 7b04 	ldr.w	r7, [sp], #4
34184c00:	4770      	bx	lr
34184c02:	bf00      	nop
34184c04:	56028000 	.word	0x56028000

34184c08 <LL_RCC_IC20_Enable>:
  * @brief  Enable IC20
  * @rmtoll DIVENSR       IC20ENS        LL_RCC_IC20_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_IC20_Enable(void)
{
34184c08:	b480      	push	{r7}
34184c0a:	af00      	add	r7, sp, #0
  WRITE_REG(RCC->DIVENSR, RCC_DIVENSR_IC20ENS);
34184c0c:	4b04      	ldr	r3, [pc, #16]	@ (34184c20 <LL_RCC_IC20_Enable+0x18>)
34184c0e:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
34184c12:	f8c3 2a40 	str.w	r2, [r3, #2624]	@ 0xa40
}
34184c16:	bf00      	nop
34184c18:	46bd      	mov	sp, r7
34184c1a:	f85d 7b04 	ldr.w	r7, [sp], #4
34184c1e:	4770      	bx	lr
34184c20:	56028000 	.word	0x56028000

34184c24 <LL_RCC_IC20_IsEnabled>:
  * @brief  Check if IC20 is enabled
  * @rmtoll DIVENR       IC20EN         LL_RCC_IC20_IsEnabled
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IC20_IsEnabled(void)
{
34184c24:	b480      	push	{r7}
34184c26:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->DIVENR, RCC_DIVENR_IC20EN) == RCC_DIVENR_IC20EN) ? 1UL : 0UL);
34184c28:	4b07      	ldr	r3, [pc, #28]	@ (34184c48 <LL_RCC_IC20_IsEnabled+0x24>)
34184c2a:	f8d3 3240 	ldr.w	r3, [r3, #576]	@ 0x240
34184c2e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
34184c32:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
34184c36:	d101      	bne.n	34184c3c <LL_RCC_IC20_IsEnabled+0x18>
34184c38:	2301      	movs	r3, #1
34184c3a:	e000      	b.n	34184c3e <LL_RCC_IC20_IsEnabled+0x1a>
34184c3c:	2300      	movs	r3, #0
}
34184c3e:	4618      	mov	r0, r3
34184c40:	46bd      	mov	sp, r7
34184c42:	f85d 7b04 	ldr.w	r7, [sp], #4
34184c46:	4770      	bx	lr
34184c48:	56028000 	.word	0x56028000

34184c4c <LL_RCC_IC20_GetSource>:
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL2
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL3
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL4
  */
__STATIC_INLINE uint32_t LL_RCC_IC20_GetSource(void)
{
34184c4c:	b480      	push	{r7}
34184c4e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->IC20CFGR, RCC_IC20CFGR_IC20SEL));
34184c50:	4b04      	ldr	r3, [pc, #16]	@ (34184c64 <LL_RCC_IC20_GetSource+0x18>)
34184c52:	f8d3 3110 	ldr.w	r3, [r3, #272]	@ 0x110
34184c56:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
}
34184c5a:	4618      	mov	r0, r3
34184c5c:	46bd      	mov	sp, r7
34184c5e:	f85d 7b04 	ldr.w	r7, [sp], #4
34184c62:	4770      	bx	lr
34184c64:	56028000 	.word	0x56028000

34184c68 <LL_RCC_IC20_GetDivider>:
  * @brief  Get IC20 divider
  * @rmtoll IC20CFGR      IC20INT        LL_RCC_IC20_GetDivider
  * @retval can be a value between 1 and 256.
  */
__STATIC_INLINE uint32_t LL_RCC_IC20_GetDivider(void)
{
34184c68:	b480      	push	{r7}
34184c6a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->IC20CFGR, RCC_IC20CFGR_IC20INT) >> RCC_IC20CFGR_IC20INT_Pos) + 1UL);
34184c6c:	4b05      	ldr	r3, [pc, #20]	@ (34184c84 <LL_RCC_IC20_GetDivider+0x1c>)
34184c6e:	f8d3 3110 	ldr.w	r3, [r3, #272]	@ 0x110
34184c72:	0c1b      	lsrs	r3, r3, #16
34184c74:	b2db      	uxtb	r3, r3
34184c76:	3301      	adds	r3, #1
}
34184c78:	4618      	mov	r0, r3
34184c7a:	46bd      	mov	sp, r7
34184c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
34184c80:	4770      	bx	lr
34184c82:	bf00      	nop
34184c84:	56028000 	.word	0x56028000

34184c88 <LL_RCC_CLKP_Enable>:
  * @brief  Enable CLKP
  * @rmtoll MISCENSR      PERENS        LL_RCC_CLKP_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_CLKP_Enable(void)
{
34184c88:	b480      	push	{r7}
34184c8a:	af00      	add	r7, sp, #0
  WRITE_REG(RCC->MISCENSR, RCC_MISCENSR_PERENS);
34184c8c:	4b04      	ldr	r3, [pc, #16]	@ (34184ca0 <LL_RCC_CLKP_Enable+0x18>)
34184c8e:	2240      	movs	r2, #64	@ 0x40
34184c90:	f8c3 2a48 	str.w	r2, [r3, #2632]	@ 0xa48
}
34184c94:	bf00      	nop
34184c96:	46bd      	mov	sp, r7
34184c98:	f85d 7b04 	ldr.w	r7, [sp], #4
34184c9c:	4770      	bx	lr
34184c9e:	bf00      	nop
34184ca0:	56028000 	.word	0x56028000

34184ca4 <LL_RCC_CLKP_IsEnabled>:
  * @brief  Check if CLKP is enabled
  * @rmtoll MISCENR       PEREN         LL_RCC_CLKP_IsEnabled
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_CLKP_IsEnabled(void)
{
34184ca4:	b480      	push	{r7}
34184ca6:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->MISCENR, RCC_MISCENR_PEREN) == RCC_MISCENR_PEREN) ? 1UL : 0UL);
34184ca8:	4b07      	ldr	r3, [pc, #28]	@ (34184cc8 <LL_RCC_CLKP_IsEnabled+0x24>)
34184caa:	f8d3 3248 	ldr.w	r3, [r3, #584]	@ 0x248
34184cae:	f003 0340 	and.w	r3, r3, #64	@ 0x40
34184cb2:	2b40      	cmp	r3, #64	@ 0x40
34184cb4:	d101      	bne.n	34184cba <LL_RCC_CLKP_IsEnabled+0x16>
34184cb6:	2301      	movs	r3, #1
34184cb8:	e000      	b.n	34184cbc <LL_RCC_CLKP_IsEnabled+0x18>
34184cba:	2300      	movs	r3, #0
}
34184cbc:	4618      	mov	r0, r3
34184cbe:	46bd      	mov	sp, r7
34184cc0:	f85d 7b04 	ldr.w	r7, [sp], #4
34184cc4:	4770      	bx	lr
34184cc6:	bf00      	nop
34184cc8:	56028000 	.word	0x56028000

34184ccc <HAL_RCCEx_PeriphCLKConfig>:
  *         modification indeed impacts all peripherals using this ICx as clock source.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(const RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
34184ccc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
34184cd0:	b0f2      	sub	sp, #456	@ 0x1c8
34184cd2:	af00      	add	r7, sp, #0
34184cd4:	f8c7 01b4 	str.w	r0, [r7, #436]	@ 0x1b4
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
34184cd8:	2300      	movs	r3, #0
34184cda:	f887 31c7 	strb.w	r3, [r7, #455]	@ 0x1c7
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
34184cde:	2300      	movs	r3, #0
34184ce0:	f887 31c6 	strb.w	r3, [r7, #454]	@ 0x1c6

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- RTC configuration -------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
34184ce4:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34184ce8:	e9d3 2300 	ldrd	r2, r3, [r3]
34184cec:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
34184cf0:	2500      	movs	r5, #0
34184cf2:	ea54 0305 	orrs.w	r3, r4, r5
34184cf6:	d06c      	beq.n	34184dd2 <HAL_RCCEx_PeriphCLKConfig+0x106>
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As the RTC clock source selection can be changed only if the Backup Domain is reset */
    /* reset the Backup domain only if the RTC Clock source selection is modified from default reset value */
    tmpreg = LL_RCC_GetRTCClockSource();
34184cf8:	f7ff f91e 	bl	34183f38 <LL_RCC_GetRTCClockSource>
34184cfc:	f8c7 01c0 	str.w	r0, [r7, #448]	@ 0x1c0

    if ((tmpreg != RCC_RTCCLKSOURCE_DISABLE) && (tmpreg != (PeriphClkInit->RTCClockSelection & RCC_CCIPR7_RTCSEL)))
34184d00:	f8d7 31c0 	ldr.w	r3, [r7, #448]	@ 0x1c0
34184d04:	2b00      	cmp	r3, #0
34184d06:	d018      	beq.n	34184d3a <HAL_RCCEx_PeriphCLKConfig+0x6e>
34184d08:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34184d0c:	f8d3 3188 	ldr.w	r3, [r3, #392]	@ 0x188
34184d10:	f403 7240 	and.w	r2, r3, #768	@ 0x300
34184d14:	f8d7 31c0 	ldr.w	r3, [r7, #448]	@ 0x1c0
34184d18:	4293      	cmp	r3, r2
34184d1a:	d00e      	beq.n	34184d3a <HAL_RCCEx_PeriphCLKConfig+0x6e>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->DBPCR, PWR_DBPCR_DBP);
34184d1c:	4bc3      	ldr	r3, [pc, #780]	@ (3418502c <HAL_RCCEx_PeriphCLKConfig+0x360>)
34184d1e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
34184d20:	4ac2      	ldr	r2, [pc, #776]	@ (3418502c <HAL_RCCEx_PeriphCLKConfig+0x360>)
34184d22:	f043 0301 	orr.w	r3, r3, #1
34184d26:	62d3      	str	r3, [r2, #44]	@ 0x2c

      /* Read back to check Backup domain enabled */
      if (READ_BIT(PWR->DBPCR, PWR_DBPCR_DBP) == 0U)
34184d28:	4bc0      	ldr	r3, [pc, #768]	@ (3418502c <HAL_RCCEx_PeriphCLKConfig+0x360>)
34184d2a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
34184d2c:	f003 0301 	and.w	r3, r3, #1
34184d30:	2b00      	cmp	r3, #0
34184d32:	d102      	bne.n	34184d3a <HAL_RCCEx_PeriphCLKConfig+0x6e>
      {
        ret = HAL_ERROR;
34184d34:	2301      	movs	r3, #1
34184d36:	f887 31c7 	strb.w	r3, [r7, #455]	@ 0x1c7
        WRITE_REG(RCC->BDCR, tmpreg);
#endif /* #if 0  TO DO */
      }
    }

    if (ret == HAL_OK)
34184d3a:	f897 31c7 	ldrb.w	r3, [r7, #455]	@ 0x1c7
34184d3e:	2b00      	cmp	r3, #0
34184d40:	d143      	bne.n	34184dca <HAL_RCCEx_PeriphCLKConfig+0xfe>
    {
      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
34184d42:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34184d46:	f8d3 3188 	ldr.w	r3, [r3, #392]	@ 0x188
34184d4a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
34184d4e:	d117      	bne.n	34184d80 <HAL_RCCEx_PeriphCLKConfig+0xb4>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
34184d50:	f007 fdbe 	bl	3418c8d0 <HAL_GetTick>
34184d54:	f8c7 01bc 	str.w	r0, [r7, #444]	@ 0x1bc

        /* Wait till LSE is ready */
        while (LL_RCC_LSE_IsReady() == 0U)
34184d58:	e00d      	b.n	34184d76 <HAL_RCCEx_PeriphCLKConfig+0xaa>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
34184d5a:	f007 fdb9 	bl	3418c8d0 <HAL_GetTick>
34184d5e:	4602      	mov	r2, r0
34184d60:	f8d7 31bc 	ldr.w	r3, [r7, #444]	@ 0x1bc
34184d64:	1ad2      	subs	r2, r2, r3
34184d66:	f241 3388 	movw	r3, #5000	@ 0x1388
34184d6a:	429a      	cmp	r2, r3
34184d6c:	d903      	bls.n	34184d76 <HAL_RCCEx_PeriphCLKConfig+0xaa>
          {
            ret = HAL_TIMEOUT;
34184d6e:	2303      	movs	r3, #3
34184d70:	f887 31c7 	strb.w	r3, [r7, #455]	@ 0x1c7
            break;
34184d74:	e004      	b.n	34184d80 <HAL_RCCEx_PeriphCLKConfig+0xb4>
        while (LL_RCC_LSE_IsReady() == 0U)
34184d76:	f7fe fcf1 	bl	3418375c <LL_RCC_LSE_IsReady>
34184d7a:	4603      	mov	r3, r0
34184d7c:	2b00      	cmp	r3, #0
34184d7e:	d0ec      	beq.n	34184d5a <HAL_RCCEx_PeriphCLKConfig+0x8e>
          }
        }
      }

      if (ret == HAL_OK)
34184d80:	f897 31c7 	ldrb.w	r3, [r7, #455]	@ 0x1c7
34184d84:	2b00      	cmp	r3, #0
34184d86:	d11b      	bne.n	34184dc0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
34184d88:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34184d8c:	f8d3 3188 	ldr.w	r3, [r3, #392]	@ 0x188
34184d90:	f403 7340 	and.w	r3, r3, #768	@ 0x300
34184d94:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
34184d98:	d108      	bne.n	34184dac <HAL_RCCEx_PeriphCLKConfig+0xe0>
34184d9a:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34184d9e:	f8d3 3188 	ldr.w	r3, [r3, #392]	@ 0x188
34184da2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
34184da6:	4618      	mov	r0, r3
34184da8:	f7ff f8d4 	bl	34183f54 <LL_RCC_SetRTC_HSEPrescaler>
34184dac:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34184db0:	f8d3 3188 	ldr.w	r3, [r3, #392]	@ 0x188
34184db4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
34184db8:	4618      	mov	r0, r3
34184dba:	f7ff f8a7 	bl	34183f0c <LL_RCC_SetRTCClockSource>
34184dbe:	e008      	b.n	34184dd2 <HAL_RCCEx_PeriphCLKConfig+0x106>
      }
      else
      {
        /* set overall return value */
        status = ret;
34184dc0:	f897 31c7 	ldrb.w	r3, [r7, #455]	@ 0x1c7
34184dc4:	f887 31c6 	strb.w	r3, [r7, #454]	@ 0x1c6
34184dc8:	e003      	b.n	34184dd2 <HAL_RCCEx_PeriphCLKConfig+0x106>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
34184dca:	f897 31c7 	ldrb.w	r3, [r7, #455]	@ 0x1c7
34184dce:	f887 31c6 	strb.w	r3, [r7, #454]	@ 0x1c6
    }
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
34184dd2:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34184dd6:	e9d3 2300 	ldrd	r2, r3, [r3]
34184dda:	f002 0804 	and.w	r8, r2, #4
34184dde:	f04f 0900 	mov.w	r9, #0
34184de2:	ea58 0309 	orrs.w	r3, r8, r9
34184de6:	f000 809b 	beq.w	34184f20 <HAL_RCCEx_PeriphCLKConfig+0x254>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CKPERCLKSOURCE(PeriphClkInit->CkperClockSelection));

    if (PeriphClkInit->CkperClockSelection == RCC_CLKPCLKSOURCE_IC5)
34184dea:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34184dee:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
34184df2:	2b04      	cmp	r3, #4
34184df4:	d116      	bne.n	34184e24 <HAL_RCCEx_PeriphCLKConfig+0x158>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC5].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC5].ClockDivider));

      /* Set IC5 configuration */
      MODIFY_REG(RCC->IC5CFGR, RCC_IC5CFGR_IC5SEL | RCC_IC5CFGR_IC5INT,
34184df6:	4b8e      	ldr	r3, [pc, #568]	@ (34185030 <HAL_RCCEx_PeriphCLKConfig+0x364>)
34184df8:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
34184dfc:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
34184e00:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
34184e04:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34184e08:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
34184e0a:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34184e0e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
34184e10:	3b01      	subs	r3, #1
34184e12:	041b      	lsls	r3, r3, #16
34184e14:	4313      	orrs	r3, r2
34184e16:	4a86      	ldr	r2, [pc, #536]	@ (34185030 <HAL_RCCEx_PeriphCLKConfig+0x364>)
34184e18:	430b      	orrs	r3, r1
34184e1a:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
                 PeriphClkInit->ICSelection[RCC_IC5].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC5].ClockDivider - 1U) << RCC_IC5CFGR_IC5INT_Pos));

      LL_RCC_IC5_Enable();
34184e1e:	f7ff fbb3 	bl	34184588 <LL_RCC_IC5_Enable>
34184e22:	e076      	b.n	34184f12 <HAL_RCCEx_PeriphCLKConfig+0x246>
    }
    else if (PeriphClkInit->CkperClockSelection == RCC_CLKPCLKSOURCE_IC10)
34184e24:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34184e28:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
34184e2c:	2b05      	cmp	r3, #5
34184e2e:	d116      	bne.n	34184e5e <HAL_RCCEx_PeriphCLKConfig+0x192>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC10].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC10].ClockDivider));

      /* Set IC10 configuration */
      MODIFY_REG(RCC->IC10CFGR, RCC_IC10CFGR_IC10SEL | RCC_IC10CFGR_IC10INT,
34184e30:	4b7f      	ldr	r3, [pc, #508]	@ (34185030 <HAL_RCCEx_PeriphCLKConfig+0x364>)
34184e32:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
34184e36:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
34184e3a:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
34184e3e:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34184e42:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
34184e44:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34184e48:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
34184e4a:	3b01      	subs	r3, #1
34184e4c:	041b      	lsls	r3, r3, #16
34184e4e:	4313      	orrs	r3, r2
34184e50:	4a77      	ldr	r2, [pc, #476]	@ (34185030 <HAL_RCCEx_PeriphCLKConfig+0x364>)
34184e52:	430b      	orrs	r3, r1
34184e54:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
                 PeriphClkInit->ICSelection[RCC_IC10].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC10].ClockDivider - 1U) << RCC_IC10CFGR_IC10INT_Pos));

      LL_RCC_IC10_Enable();
34184e58:	f7ff fc96 	bl	34184788 <LL_RCC_IC10_Enable>
34184e5c:	e059      	b.n	34184f12 <HAL_RCCEx_PeriphCLKConfig+0x246>
    }
    else if (PeriphClkInit->CkperClockSelection == RCC_CLKPCLKSOURCE_IC15)
34184e5e:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34184e62:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
34184e66:	2b06      	cmp	r3, #6
34184e68:	d116      	bne.n	34184e98 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC15].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC15].ClockDivider));

      /* Set IC15 configuration */
      MODIFY_REG(RCC->IC15CFGR, RCC_IC15CFGR_IC15SEL | RCC_IC15CFGR_IC15INT,
34184e6a:	4b71      	ldr	r3, [pc, #452]	@ (34185030 <HAL_RCCEx_PeriphCLKConfig+0x364>)
34184e6c:	f8d3 30fc 	ldr.w	r3, [r3, #252]	@ 0xfc
34184e70:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
34184e74:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
34184e78:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34184e7c:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
34184e7e:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34184e82:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
34184e84:	3b01      	subs	r3, #1
34184e86:	041b      	lsls	r3, r3, #16
34184e88:	4313      	orrs	r3, r2
34184e8a:	4a69      	ldr	r2, [pc, #420]	@ (34185030 <HAL_RCCEx_PeriphCLKConfig+0x364>)
34184e8c:	430b      	orrs	r3, r1
34184e8e:	f8c2 30fc 	str.w	r3, [r2, #252]	@ 0xfc
                 PeriphClkInit->ICSelection[RCC_IC15].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC15].ClockDivider - 1U) << RCC_IC15CFGR_IC15INT_Pos));

      LL_RCC_IC15_Enable();
34184e92:	f7ff fd79 	bl	34184988 <LL_RCC_IC15_Enable>
34184e96:	e03c      	b.n	34184f12 <HAL_RCCEx_PeriphCLKConfig+0x246>
    }
    else if (PeriphClkInit->CkperClockSelection == RCC_CLKPCLKSOURCE_IC19)
34184e98:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34184e9c:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
34184ea0:	2b03      	cmp	r3, #3
34184ea2:	d118      	bne.n	34184ed6 <HAL_RCCEx_PeriphCLKConfig+0x20a>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC19].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC19].ClockDivider));

      /* Set IC19 configuration */
      MODIFY_REG(RCC->IC19CFGR, RCC_IC19CFGR_IC19SEL | RCC_IC19CFGR_IC19INT,
34184ea4:	4b62      	ldr	r3, [pc, #392]	@ (34185030 <HAL_RCCEx_PeriphCLKConfig+0x364>)
34184ea6:	f8d3 310c 	ldr.w	r3, [r3, #268]	@ 0x10c
34184eaa:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
34184eae:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
34184eb2:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34184eb6:	f8d3 2098 	ldr.w	r2, [r3, #152]	@ 0x98
34184eba:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34184ebe:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
34184ec2:	3b01      	subs	r3, #1
34184ec4:	041b      	lsls	r3, r3, #16
34184ec6:	4313      	orrs	r3, r2
34184ec8:	4a59      	ldr	r2, [pc, #356]	@ (34185030 <HAL_RCCEx_PeriphCLKConfig+0x364>)
34184eca:	430b      	orrs	r3, r1
34184ecc:	f8c2 310c 	str.w	r3, [r2, #268]	@ 0x10c
                 PeriphClkInit->ICSelection[RCC_IC19].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC19].ClockDivider - 1U) << RCC_IC19CFGR_IC19INT_Pos));

      LL_RCC_IC19_Enable();
34184ed0:	f7ff fe5a 	bl	34184b88 <LL_RCC_IC19_Enable>
34184ed4:	e01d      	b.n	34184f12 <HAL_RCCEx_PeriphCLKConfig+0x246>
    }
    else if (PeriphClkInit->CkperClockSelection == RCC_CLKPCLKSOURCE_IC20)
34184ed6:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34184eda:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
34184ede:	2b07      	cmp	r3, #7
34184ee0:	d117      	bne.n	34184f12 <HAL_RCCEx_PeriphCLKConfig+0x246>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC20].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC20].ClockDivider));

      /* Set IC20 configuration */
      MODIFY_REG(RCC->IC20CFGR, RCC_IC20CFGR_IC20SEL | RCC_IC20CFGR_IC20INT,
34184ee2:	4b53      	ldr	r3, [pc, #332]	@ (34185030 <HAL_RCCEx_PeriphCLKConfig+0x364>)
34184ee4:	f8d3 3110 	ldr.w	r3, [r3, #272]	@ 0x110
34184ee8:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
34184eec:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
34184ef0:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34184ef4:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
34184ef8:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34184efc:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
34184f00:	3b01      	subs	r3, #1
34184f02:	041b      	lsls	r3, r3, #16
34184f04:	4313      	orrs	r3, r2
34184f06:	4a4a      	ldr	r2, [pc, #296]	@ (34185030 <HAL_RCCEx_PeriphCLKConfig+0x364>)
34184f08:	430b      	orrs	r3, r1
34184f0a:	f8c2 3110 	str.w	r3, [r2, #272]	@ 0x110
                 PeriphClkInit->ICSelection[RCC_IC20].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC20].ClockDivider - 1U) << RCC_IC20CFGR_IC20INT_Pos));

      LL_RCC_IC20_Enable();
34184f0e:	f7ff fe7b 	bl	34184c08 <LL_RCC_IC20_Enable>
    {
      /* No ICx selected as source */
    }

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
34184f12:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34184f16:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
34184f1a:	4618      	mov	r0, r3
34184f1c:	f7fe fcd2 	bl	341838c4 <LL_RCC_SetCLKPClockSource>
  }

  /*-------------------------- XSPI1 clock source configuration ----------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_XSPI1) == RCC_PERIPHCLK_XSPI1)
34184f20:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34184f24:	e9d3 2300 	ldrd	r2, r3, [r3]
34184f28:	f04f 0a00 	mov.w	sl, #0
34184f2c:	f403 0b80 	and.w	fp, r3, #4194304	@ 0x400000
34184f30:	ea5a 030b 	orrs.w	r3, sl, fp
34184f34:	d04b      	beq.n	34184fce <HAL_RCCEx_PeriphCLKConfig+0x302>
  {
    /* Check the parameters */
    assert_param(IS_RCC_XSPI1CLKSOURCE(PeriphClkInit->Xspi1ClockSelection));

    if (PeriphClkInit->Xspi1ClockSelection == RCC_XSPI1CLKSOURCE_IC3)
34184f36:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34184f3a:	f8d3 20ac 	ldr.w	r2, [r3, #172]	@ 0xac
34184f3e:	4b3d      	ldr	r3, [pc, #244]	@ (34185034 <HAL_RCCEx_PeriphCLKConfig+0x368>)
34184f40:	429a      	cmp	r2, r3
34184f42:	d116      	bne.n	34184f72 <HAL_RCCEx_PeriphCLKConfig+0x2a6>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC3].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC3].ClockDivider));

      /* Set IC3 configuration */
      MODIFY_REG(RCC->IC3CFGR, RCC_IC3CFGR_IC3SEL | RCC_IC3CFGR_IC3INT,
34184f44:	4b3a      	ldr	r3, [pc, #232]	@ (34185030 <HAL_RCCEx_PeriphCLKConfig+0x364>)
34184f46:	f8d3 30cc 	ldr.w	r3, [r3, #204]	@ 0xcc
34184f4a:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
34184f4e:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
34184f52:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34184f56:	699a      	ldr	r2, [r3, #24]
34184f58:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34184f5c:	69db      	ldr	r3, [r3, #28]
34184f5e:	3b01      	subs	r3, #1
34184f60:	041b      	lsls	r3, r3, #16
34184f62:	4313      	orrs	r3, r2
34184f64:	4a32      	ldr	r2, [pc, #200]	@ (34185030 <HAL_RCCEx_PeriphCLKConfig+0x364>)
34184f66:	430b      	orrs	r3, r1
34184f68:	f8c2 30cc 	str.w	r3, [r2, #204]	@ 0xcc
                 PeriphClkInit->ICSelection[RCC_IC3].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC3].ClockDivider - 1U) << RCC_IC3CFGR_IC3INT_Pos));

      LL_RCC_IC3_Enable();
34184f6c:	f7ff fa8c 	bl	34184488 <LL_RCC_IC3_Enable>
34184f70:	e026      	b.n	34184fc0 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
    }
    else if (PeriphClkInit->Xspi1ClockSelection == RCC_XSPI1CLKSOURCE_IC4)
34184f72:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34184f76:	f8d3 20ac 	ldr.w	r2, [r3, #172]	@ 0xac
34184f7a:	4b2f      	ldr	r3, [pc, #188]	@ (34185038 <HAL_RCCEx_PeriphCLKConfig+0x36c>)
34184f7c:	429a      	cmp	r2, r3
34184f7e:	d116      	bne.n	34184fae <HAL_RCCEx_PeriphCLKConfig+0x2e2>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC4].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC4].ClockDivider));

      /* Set IC4 configuration */
      MODIFY_REG(RCC->IC4CFGR, RCC_IC4CFGR_IC4SEL | RCC_IC4CFGR_IC4INT,
34184f80:	4b2b      	ldr	r3, [pc, #172]	@ (34185030 <HAL_RCCEx_PeriphCLKConfig+0x364>)
34184f82:	f8d3 30d0 	ldr.w	r3, [r3, #208]	@ 0xd0
34184f86:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
34184f8a:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
34184f8e:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34184f92:	6a1a      	ldr	r2, [r3, #32]
34184f94:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34184f98:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
34184f9a:	3b01      	subs	r3, #1
34184f9c:	041b      	lsls	r3, r3, #16
34184f9e:	4313      	orrs	r3, r2
34184fa0:	4a23      	ldr	r2, [pc, #140]	@ (34185030 <HAL_RCCEx_PeriphCLKConfig+0x364>)
34184fa2:	430b      	orrs	r3, r1
34184fa4:	f8c2 30d0 	str.w	r3, [r2, #208]	@ 0xd0
                 PeriphClkInit->ICSelection[RCC_IC4].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC4].ClockDivider - 1U) << RCC_IC4CFGR_IC4INT_Pos));

      LL_RCC_IC4_Enable();
34184fa8:	f7ff faae 	bl	34184508 <LL_RCC_IC4_Enable>
34184fac:	e008      	b.n	34184fc0 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
    }
    else if (PeriphClkInit->Xspi1ClockSelection == RCC_XSPI1CLKSOURCE_CLKP)
34184fae:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34184fb2:	f8d3 20ac 	ldr.w	r2, [r3, #172]	@ 0xac
34184fb6:	4b21      	ldr	r3, [pc, #132]	@ (3418503c <HAL_RCCEx_PeriphCLKConfig+0x370>)
34184fb8:	429a      	cmp	r2, r3
34184fba:	d101      	bne.n	34184fc0 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
    {
      LL_RCC_CLKP_Enable();
34184fbc:	f7ff fe64 	bl	34184c88 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Configure the XSPI1 clock source */
    __HAL_RCC_XSPI1_CONFIG(PeriphClkInit->Xspi1ClockSelection);
34184fc0:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34184fc4:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
34184fc8:	4618      	mov	r0, r3
34184fca:	f7fe fe0b 	bl	34183be4 <LL_RCC_SetXSPIClockSource>
  }

  /*-------------------------- XSPI2 clock source configuration ----------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_XSPI2) == RCC_PERIPHCLK_XSPI2)
34184fce:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34184fd2:	e9d3 2300 	ldrd	r2, r3, [r3]
34184fd6:	2100      	movs	r1, #0
34184fd8:	f8c7 11a8 	str.w	r1, [r7, #424]	@ 0x1a8
34184fdc:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
34184fe0:	f8c7 31ac 	str.w	r3, [r7, #428]	@ 0x1ac
34184fe4:	e9d7 016a 	ldrd	r0, r1, [r7, #424]	@ 0x1a8
34184fe8:	4603      	mov	r3, r0
34184fea:	460a      	mov	r2, r1
34184fec:	4313      	orrs	r3, r2
34184fee:	d057      	beq.n	341850a0 <HAL_RCCEx_PeriphCLKConfig+0x3d4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_XSPI2CLKSOURCE(PeriphClkInit->Xspi2ClockSelection));

    if (PeriphClkInit->Xspi2ClockSelection == RCC_XSPI2CLKSOURCE_IC3)
34184ff0:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34184ff4:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
34184ff8:	4b11      	ldr	r3, [pc, #68]	@ (34185040 <HAL_RCCEx_PeriphCLKConfig+0x374>)
34184ffa:	429a      	cmp	r2, r3
34184ffc:	d122      	bne.n	34185044 <HAL_RCCEx_PeriphCLKConfig+0x378>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC3].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC3].ClockDivider));

      /* Set IC3 configuration */
      MODIFY_REG(RCC->IC3CFGR, RCC_IC3CFGR_IC3SEL | RCC_IC3CFGR_IC3INT,
34184ffe:	4b0c      	ldr	r3, [pc, #48]	@ (34185030 <HAL_RCCEx_PeriphCLKConfig+0x364>)
34185000:	f8d3 30cc 	ldr.w	r3, [r3, #204]	@ 0xcc
34185004:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
34185008:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
3418500c:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34185010:	699a      	ldr	r2, [r3, #24]
34185012:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34185016:	69db      	ldr	r3, [r3, #28]
34185018:	3b01      	subs	r3, #1
3418501a:	041b      	lsls	r3, r3, #16
3418501c:	4313      	orrs	r3, r2
3418501e:	4a04      	ldr	r2, [pc, #16]	@ (34185030 <HAL_RCCEx_PeriphCLKConfig+0x364>)
34185020:	430b      	orrs	r3, r1
34185022:	f8c2 30cc 	str.w	r3, [r2, #204]	@ 0xcc
                 PeriphClkInit->ICSelection[RCC_IC3].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC3].ClockDivider - 1U) << RCC_IC3CFGR_IC3INT_Pos));

      LL_RCC_IC3_Enable();
34185026:	f7ff fa2f 	bl	34184488 <LL_RCC_IC3_Enable>
3418502a:	e032      	b.n	34185092 <HAL_RCCEx_PeriphCLKConfig+0x3c6>
3418502c:	56024800 	.word	0x56024800
34185030:	56028000 	.word	0x56028000
34185034:	03020014 	.word	0x03020014
34185038:	03030014 	.word	0x03030014
3418503c:	03010014 	.word	0x03010014
34185040:	03020414 	.word	0x03020414
    }
    else if (PeriphClkInit->Xspi2ClockSelection == RCC_XSPI2CLKSOURCE_IC4)
34185044:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34185048:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
3418504c:	4bc5      	ldr	r3, [pc, #788]	@ (34185364 <HAL_RCCEx_PeriphCLKConfig+0x698>)
3418504e:	429a      	cmp	r2, r3
34185050:	d116      	bne.n	34185080 <HAL_RCCEx_PeriphCLKConfig+0x3b4>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC4].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC4].ClockDivider));

      /* Set IC4 configuration */
      MODIFY_REG(RCC->IC4CFGR, RCC_IC4CFGR_IC4SEL | RCC_IC4CFGR_IC4INT,
34185052:	4bc5      	ldr	r3, [pc, #788]	@ (34185368 <HAL_RCCEx_PeriphCLKConfig+0x69c>)
34185054:	f8d3 30d0 	ldr.w	r3, [r3, #208]	@ 0xd0
34185058:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
3418505c:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
34185060:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34185064:	6a1a      	ldr	r2, [r3, #32]
34185066:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418506a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
3418506c:	3b01      	subs	r3, #1
3418506e:	041b      	lsls	r3, r3, #16
34185070:	4313      	orrs	r3, r2
34185072:	4abd      	ldr	r2, [pc, #756]	@ (34185368 <HAL_RCCEx_PeriphCLKConfig+0x69c>)
34185074:	430b      	orrs	r3, r1
34185076:	f8c2 30d0 	str.w	r3, [r2, #208]	@ 0xd0
                 PeriphClkInit->ICSelection[RCC_IC4].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC4].ClockDivider - 1U) << RCC_IC4CFGR_IC4INT_Pos));

      LL_RCC_IC4_Enable();
3418507a:	f7ff fa45 	bl	34184508 <LL_RCC_IC4_Enable>
3418507e:	e008      	b.n	34185092 <HAL_RCCEx_PeriphCLKConfig+0x3c6>
    }
    else if (PeriphClkInit->Xspi2ClockSelection == RCC_XSPI2CLKSOURCE_CLKP)
34185080:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34185084:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
34185088:	4bb8      	ldr	r3, [pc, #736]	@ (3418536c <HAL_RCCEx_PeriphCLKConfig+0x6a0>)
3418508a:	429a      	cmp	r2, r3
3418508c:	d101      	bne.n	34185092 <HAL_RCCEx_PeriphCLKConfig+0x3c6>
    {
      LL_RCC_CLKP_Enable();
3418508e:	f7ff fdfb 	bl	34184c88 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Configure the XSPI2 clock source */
    __HAL_RCC_XSPI2_CONFIG(PeriphClkInit->Xspi2ClockSelection);
34185092:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34185096:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
3418509a:	4618      	mov	r0, r3
3418509c:	f7fe fda2 	bl	34183be4 <LL_RCC_SetXSPIClockSource>
  }

  /*-------------------------- XSPI3 clock source configuration ----------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_XSPI3) == RCC_PERIPHCLK_XSPI3)
341850a0:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341850a4:	e9d3 2300 	ldrd	r2, r3, [r3]
341850a8:	2100      	movs	r1, #0
341850aa:	f8c7 11a0 	str.w	r1, [r7, #416]	@ 0x1a0
341850ae:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
341850b2:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
341850b6:	e9d7 0168 	ldrd	r0, r1, [r7, #416]	@ 0x1a0
341850ba:	4603      	mov	r3, r0
341850bc:	460a      	mov	r2, r1
341850be:	4313      	orrs	r3, r2
341850c0:	d04b      	beq.n	3418515a <HAL_RCCEx_PeriphCLKConfig+0x48e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_XSPI3CLKSOURCE(PeriphClkInit->Xspi3ClockSelection));

    if (PeriphClkInit->Xspi3ClockSelection == RCC_XSPI3CLKSOURCE_IC3)
341850c2:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341850c6:	f8d3 20b4 	ldr.w	r2, [r3, #180]	@ 0xb4
341850ca:	4ba9      	ldr	r3, [pc, #676]	@ (34185370 <HAL_RCCEx_PeriphCLKConfig+0x6a4>)
341850cc:	429a      	cmp	r2, r3
341850ce:	d116      	bne.n	341850fe <HAL_RCCEx_PeriphCLKConfig+0x432>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC3].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC3].ClockDivider));

      /* Set IC3 configuration */
      MODIFY_REG(RCC->IC3CFGR, RCC_IC3CFGR_IC3SEL | RCC_IC3CFGR_IC3INT,
341850d0:	4ba5      	ldr	r3, [pc, #660]	@ (34185368 <HAL_RCCEx_PeriphCLKConfig+0x69c>)
341850d2:	f8d3 30cc 	ldr.w	r3, [r3, #204]	@ 0xcc
341850d6:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
341850da:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
341850de:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341850e2:	699a      	ldr	r2, [r3, #24]
341850e4:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341850e8:	69db      	ldr	r3, [r3, #28]
341850ea:	3b01      	subs	r3, #1
341850ec:	041b      	lsls	r3, r3, #16
341850ee:	4313      	orrs	r3, r2
341850f0:	4a9d      	ldr	r2, [pc, #628]	@ (34185368 <HAL_RCCEx_PeriphCLKConfig+0x69c>)
341850f2:	430b      	orrs	r3, r1
341850f4:	f8c2 30cc 	str.w	r3, [r2, #204]	@ 0xcc
                 PeriphClkInit->ICSelection[RCC_IC3].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC3].ClockDivider - 1U) << RCC_IC3CFGR_IC3INT_Pos));

      LL_RCC_IC3_Enable();
341850f8:	f7ff f9c6 	bl	34184488 <LL_RCC_IC3_Enable>
341850fc:	e026      	b.n	3418514c <HAL_RCCEx_PeriphCLKConfig+0x480>
    }
    else if (PeriphClkInit->Xspi3ClockSelection == RCC_XSPI3CLKSOURCE_IC4)
341850fe:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34185102:	f8d3 20b4 	ldr.w	r2, [r3, #180]	@ 0xb4
34185106:	4b9b      	ldr	r3, [pc, #620]	@ (34185374 <HAL_RCCEx_PeriphCLKConfig+0x6a8>)
34185108:	429a      	cmp	r2, r3
3418510a:	d116      	bne.n	3418513a <HAL_RCCEx_PeriphCLKConfig+0x46e>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC4].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC4].ClockDivider));

      /* Set IC4 configuration */
      MODIFY_REG(RCC->IC4CFGR, RCC_IC4CFGR_IC4SEL | RCC_IC4CFGR_IC4INT,
3418510c:	4b96      	ldr	r3, [pc, #600]	@ (34185368 <HAL_RCCEx_PeriphCLKConfig+0x69c>)
3418510e:	f8d3 30d0 	ldr.w	r3, [r3, #208]	@ 0xd0
34185112:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
34185116:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
3418511a:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418511e:	6a1a      	ldr	r2, [r3, #32]
34185120:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34185124:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
34185126:	3b01      	subs	r3, #1
34185128:	041b      	lsls	r3, r3, #16
3418512a:	4313      	orrs	r3, r2
3418512c:	4a8e      	ldr	r2, [pc, #568]	@ (34185368 <HAL_RCCEx_PeriphCLKConfig+0x69c>)
3418512e:	430b      	orrs	r3, r1
34185130:	f8c2 30d0 	str.w	r3, [r2, #208]	@ 0xd0
                 PeriphClkInit->ICSelection[RCC_IC4].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC4].ClockDivider - 1U) << RCC_IC4CFGR_IC4INT_Pos));

      LL_RCC_IC4_Enable();
34185134:	f7ff f9e8 	bl	34184508 <LL_RCC_IC4_Enable>
34185138:	e008      	b.n	3418514c <HAL_RCCEx_PeriphCLKConfig+0x480>
    }
    else if (PeriphClkInit->Xspi3ClockSelection == RCC_XSPI3CLKSOURCE_CLKP)
3418513a:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418513e:	f8d3 20b4 	ldr.w	r2, [r3, #180]	@ 0xb4
34185142:	4b8d      	ldr	r3, [pc, #564]	@ (34185378 <HAL_RCCEx_PeriphCLKConfig+0x6ac>)
34185144:	429a      	cmp	r2, r3
34185146:	d101      	bne.n	3418514c <HAL_RCCEx_PeriphCLKConfig+0x480>
    {
      LL_RCC_CLKP_Enable();
34185148:	f7ff fd9e 	bl	34184c88 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Configure the XSPI3 clock source */
    __HAL_RCC_XSPI3_CONFIG(PeriphClkInit->Xspi3ClockSelection);
3418514c:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34185150:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
34185154:	4618      	mov	r0, r3
34185156:	f7fe fd45 	bl	34183be4 <LL_RCC_SetXSPIClockSource>
  }

  /*---------------------------- FMC configuration -------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
3418515a:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418515e:	e9d3 2300 	ldrd	r2, r3, [r3]
34185162:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
34185166:	f8c7 3198 	str.w	r3, [r7, #408]	@ 0x198
3418516a:	2300      	movs	r3, #0
3418516c:	f8c7 319c 	str.w	r3, [r7, #412]	@ 0x19c
34185170:	e9d7 0166 	ldrd	r0, r1, [r7, #408]	@ 0x198
34185174:	4603      	mov	r3, r0
34185176:	460a      	mov	r2, r1
34185178:	4313      	orrs	r3, r2
3418517a:	d048      	beq.n	3418520e <HAL_RCCEx_PeriphCLKConfig+0x542>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FMCCLKSOURCE(PeriphClkInit->FmcClockSelection));

    if (PeriphClkInit->FmcClockSelection == RCC_FMCCLKSOURCE_IC3)
3418517c:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34185180:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
34185184:	2b20      	cmp	r3, #32
34185186:	d116      	bne.n	341851b6 <HAL_RCCEx_PeriphCLKConfig+0x4ea>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC3].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC3].ClockDivider));

      /* Set IC3 configuration */
      MODIFY_REG(RCC->IC3CFGR, RCC_IC3CFGR_IC3SEL | RCC_IC3CFGR_IC3INT,
34185188:	4b77      	ldr	r3, [pc, #476]	@ (34185368 <HAL_RCCEx_PeriphCLKConfig+0x69c>)
3418518a:	f8d3 30cc 	ldr.w	r3, [r3, #204]	@ 0xcc
3418518e:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
34185192:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
34185196:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418519a:	699a      	ldr	r2, [r3, #24]
3418519c:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341851a0:	69db      	ldr	r3, [r3, #28]
341851a2:	3b01      	subs	r3, #1
341851a4:	041b      	lsls	r3, r3, #16
341851a6:	4313      	orrs	r3, r2
341851a8:	4a6f      	ldr	r2, [pc, #444]	@ (34185368 <HAL_RCCEx_PeriphCLKConfig+0x69c>)
341851aa:	430b      	orrs	r3, r1
341851ac:	f8c2 30cc 	str.w	r3, [r2, #204]	@ 0xcc
                 PeriphClkInit->ICSelection[RCC_IC3].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC3].ClockDivider - 1U) << RCC_IC3CFGR_IC3INT_Pos));

      LL_RCC_IC3_Enable();
341851b0:	f7ff f96a 	bl	34184488 <LL_RCC_IC3_Enable>
341851b4:	e024      	b.n	34185200 <HAL_RCCEx_PeriphCLKConfig+0x534>
    }
    else if (PeriphClkInit->FmcClockSelection == RCC_FMCCLKSOURCE_IC4)
341851b6:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341851ba:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
341851be:	2b30      	cmp	r3, #48	@ 0x30
341851c0:	d116      	bne.n	341851f0 <HAL_RCCEx_PeriphCLKConfig+0x524>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC4].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC4].ClockDivider));

      /* Set IC4 configuration */
      MODIFY_REG(RCC->IC4CFGR, RCC_IC4CFGR_IC4SEL | RCC_IC4CFGR_IC4INT,
341851c2:	4b69      	ldr	r3, [pc, #420]	@ (34185368 <HAL_RCCEx_PeriphCLKConfig+0x69c>)
341851c4:	f8d3 30d0 	ldr.w	r3, [r3, #208]	@ 0xd0
341851c8:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
341851cc:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
341851d0:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341851d4:	6a1a      	ldr	r2, [r3, #32]
341851d6:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341851da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
341851dc:	3b01      	subs	r3, #1
341851de:	041b      	lsls	r3, r3, #16
341851e0:	4313      	orrs	r3, r2
341851e2:	4a61      	ldr	r2, [pc, #388]	@ (34185368 <HAL_RCCEx_PeriphCLKConfig+0x69c>)
341851e4:	430b      	orrs	r3, r1
341851e6:	f8c2 30d0 	str.w	r3, [r2, #208]	@ 0xd0
                 PeriphClkInit->ICSelection[RCC_IC4].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC4].ClockDivider - 1U) << RCC_IC4CFGR_IC4INT_Pos));

      LL_RCC_IC4_Enable();
341851ea:	f7ff f98d 	bl	34184508 <LL_RCC_IC4_Enable>
341851ee:	e007      	b.n	34185200 <HAL_RCCEx_PeriphCLKConfig+0x534>
    }
    else if (PeriphClkInit->FmcClockSelection == RCC_FMCCLKSOURCE_CLKP)
341851f0:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341851f4:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
341851f8:	2b10      	cmp	r3, #16
341851fa:	d101      	bne.n	34185200 <HAL_RCCEx_PeriphCLKConfig+0x534>
    {
      LL_RCC_CLKP_Enable();
341851fc:	f7ff fd44 	bl	34184c88 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of FMC kernel clock*/
    __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
34185200:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34185204:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
34185208:	4618      	mov	r0, r3
3418520a:	f7fe fc03 	bl	34183a14 <LL_RCC_SetFMCClockSource>
  }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
3418520e:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34185212:	e9d3 2300 	ldrd	r2, r3, [r3]
34185216:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
3418521a:	f8c7 3190 	str.w	r3, [r7, #400]	@ 0x190
3418521e:	2300      	movs	r3, #0
34185220:	f8c7 3194 	str.w	r3, [r7, #404]	@ 0x194
34185224:	e9d7 0164 	ldrd	r0, r1, [r7, #400]	@ 0x190
34185228:	4603      	mov	r3, r0
3418522a:	460a      	mov	r2, r1
3418522c:	4313      	orrs	r3, r2
3418522e:	d04b      	beq.n	341852c8 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    if (PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_IC4)
34185230:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34185234:	f8d3 212c 	ldr.w	r2, [r3, #300]	@ 0x12c
34185238:	4b50      	ldr	r3, [pc, #320]	@ (3418537c <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
3418523a:	429a      	cmp	r2, r3
3418523c:	d116      	bne.n	3418526c <HAL_RCCEx_PeriphCLKConfig+0x5a0>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC4].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC4].ClockDivider));

      /* Set IC4 configuration */
      MODIFY_REG(RCC->IC4CFGR, RCC_IC4CFGR_IC4SEL | RCC_IC4CFGR_IC4INT,
3418523e:	4b4a      	ldr	r3, [pc, #296]	@ (34185368 <HAL_RCCEx_PeriphCLKConfig+0x69c>)
34185240:	f8d3 30d0 	ldr.w	r3, [r3, #208]	@ 0xd0
34185244:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
34185248:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
3418524c:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34185250:	6a1a      	ldr	r2, [r3, #32]
34185252:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34185256:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
34185258:	3b01      	subs	r3, #1
3418525a:	041b      	lsls	r3, r3, #16
3418525c:	4313      	orrs	r3, r2
3418525e:	4a42      	ldr	r2, [pc, #264]	@ (34185368 <HAL_RCCEx_PeriphCLKConfig+0x69c>)
34185260:	430b      	orrs	r3, r1
34185262:	f8c2 30d0 	str.w	r3, [r2, #208]	@ 0xd0
                 PeriphClkInit->ICSelection[RCC_IC4].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC4].ClockDivider - 1U) << RCC_IC4CFGR_IC4INT_Pos));

      LL_RCC_IC4_Enable();
34185266:	f7ff f94f 	bl	34184508 <LL_RCC_IC4_Enable>
3418526a:	e026      	b.n	341852ba <HAL_RCCEx_PeriphCLKConfig+0x5ee>
    }
    else if (PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_IC5)
3418526c:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34185270:	f8d3 212c 	ldr.w	r2, [r3, #300]	@ 0x12c
34185274:	4b42      	ldr	r3, [pc, #264]	@ (34185380 <HAL_RCCEx_PeriphCLKConfig+0x6b4>)
34185276:	429a      	cmp	r2, r3
34185278:	d116      	bne.n	341852a8 <HAL_RCCEx_PeriphCLKConfig+0x5dc>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC5].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC5].ClockDivider));

      /* Set IC5 configuration */
      MODIFY_REG(RCC->IC5CFGR, RCC_IC5CFGR_IC5SEL | RCC_IC5CFGR_IC5INT,
3418527a:	4b3b      	ldr	r3, [pc, #236]	@ (34185368 <HAL_RCCEx_PeriphCLKConfig+0x69c>)
3418527c:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
34185280:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
34185284:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
34185288:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418528c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
3418528e:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34185292:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
34185294:	3b01      	subs	r3, #1
34185296:	041b      	lsls	r3, r3, #16
34185298:	4313      	orrs	r3, r2
3418529a:	4a33      	ldr	r2, [pc, #204]	@ (34185368 <HAL_RCCEx_PeriphCLKConfig+0x69c>)
3418529c:	430b      	orrs	r3, r1
3418529e:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
                 PeriphClkInit->ICSelection[RCC_IC5].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC5].ClockDivider - 1U) << RCC_IC5CFGR_IC5INT_Pos));

      LL_RCC_IC5_Enable();
341852a2:	f7ff f971 	bl	34184588 <LL_RCC_IC5_Enable>
341852a6:	e008      	b.n	341852ba <HAL_RCCEx_PeriphCLKConfig+0x5ee>
    }
    else if (PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_CLKP)
341852a8:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341852ac:	f8d3 212c 	ldr.w	r2, [r3, #300]	@ 0x12c
341852b0:	4b34      	ldr	r3, [pc, #208]	@ (34185384 <HAL_RCCEx_PeriphCLKConfig+0x6b8>)
341852b2:	429a      	cmp	r2, r3
341852b4:	d101      	bne.n	341852ba <HAL_RCCEx_PeriphCLKConfig+0x5ee>
    {
      LL_RCC_CLKP_Enable();
341852b6:	f7ff fce7 	bl	34184c88 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of SDMMC1 clock*/
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
341852ba:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341852be:	f8d3 312c 	ldr.w	r3, [r3, #300]	@ 0x12c
341852c2:	4618      	mov	r0, r3
341852c4:	f7fe fc57 	bl	34183b76 <LL_RCC_SetSDMMCClockSource>
  }

  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
341852c8:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341852cc:	e9d3 2300 	ldrd	r2, r3, [r3]
341852d0:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
341852d4:	f8c7 3188 	str.w	r3, [r7, #392]	@ 0x188
341852d8:	2300      	movs	r3, #0
341852da:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c
341852de:	e9d7 0162 	ldrd	r0, r1, [r7, #392]	@ 0x188
341852e2:	4603      	mov	r3, r0
341852e4:	460a      	mov	r2, r1
341852e6:	4313      	orrs	r3, r2
341852e8:	d062      	beq.n	341853b0 <HAL_RCCEx_PeriphCLKConfig+0x6e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    if (PeriphClkInit->Sdmmc2ClockSelection == RCC_SDMMC2CLKSOURCE_IC4)
341852ea:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341852ee:	f8d3 2130 	ldr.w	r2, [r3, #304]	@ 0x130
341852f2:	4b25      	ldr	r3, [pc, #148]	@ (34185388 <HAL_RCCEx_PeriphCLKConfig+0x6bc>)
341852f4:	429a      	cmp	r2, r3
341852f6:	d116      	bne.n	34185326 <HAL_RCCEx_PeriphCLKConfig+0x65a>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC4].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC4].ClockDivider));

      /* Set IC4 configuration */
      MODIFY_REG(RCC->IC4CFGR, RCC_IC4CFGR_IC4SEL | RCC_IC4CFGR_IC4INT,
341852f8:	4b1b      	ldr	r3, [pc, #108]	@ (34185368 <HAL_RCCEx_PeriphCLKConfig+0x69c>)
341852fa:	f8d3 30d0 	ldr.w	r3, [r3, #208]	@ 0xd0
341852fe:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
34185302:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
34185306:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418530a:	6a1a      	ldr	r2, [r3, #32]
3418530c:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34185310:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
34185312:	3b01      	subs	r3, #1
34185314:	041b      	lsls	r3, r3, #16
34185316:	4313      	orrs	r3, r2
34185318:	4a13      	ldr	r2, [pc, #76]	@ (34185368 <HAL_RCCEx_PeriphCLKConfig+0x69c>)
3418531a:	430b      	orrs	r3, r1
3418531c:	f8c2 30d0 	str.w	r3, [r2, #208]	@ 0xd0
                 PeriphClkInit->ICSelection[RCC_IC4].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC4].ClockDivider - 1U) << RCC_IC4CFGR_IC4INT_Pos));

      LL_RCC_IC4_Enable();
34185320:	f7ff f8f2 	bl	34184508 <LL_RCC_IC4_Enable>
34185324:	e03d      	b.n	341853a2 <HAL_RCCEx_PeriphCLKConfig+0x6d6>
    }
    else if (PeriphClkInit->Sdmmc2ClockSelection == RCC_SDMMC2CLKSOURCE_IC5)
34185326:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418532a:	f8d3 2130 	ldr.w	r2, [r3, #304]	@ 0x130
3418532e:	4b17      	ldr	r3, [pc, #92]	@ (3418538c <HAL_RCCEx_PeriphCLKConfig+0x6c0>)
34185330:	429a      	cmp	r2, r3
34185332:	d12d      	bne.n	34185390 <HAL_RCCEx_PeriphCLKConfig+0x6c4>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC5].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC5].ClockDivider));

      /* Set IC5 configuration */
      MODIFY_REG(RCC->IC5CFGR, RCC_IC5CFGR_IC5SEL | RCC_IC5CFGR_IC5INT,
34185334:	4b0c      	ldr	r3, [pc, #48]	@ (34185368 <HAL_RCCEx_PeriphCLKConfig+0x69c>)
34185336:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
3418533a:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
3418533e:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
34185342:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34185346:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
34185348:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418534c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
3418534e:	3b01      	subs	r3, #1
34185350:	041b      	lsls	r3, r3, #16
34185352:	4313      	orrs	r3, r2
34185354:	4a04      	ldr	r2, [pc, #16]	@ (34185368 <HAL_RCCEx_PeriphCLKConfig+0x69c>)
34185356:	430b      	orrs	r3, r1
34185358:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
                 PeriphClkInit->ICSelection[RCC_IC5].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC5].ClockDivider - 1U) << RCC_IC5CFGR_IC5INT_Pos));

      LL_RCC_IC5_Enable();
3418535c:	f7ff f914 	bl	34184588 <LL_RCC_IC5_Enable>
34185360:	e01f      	b.n	341853a2 <HAL_RCCEx_PeriphCLKConfig+0x6d6>
34185362:	bf00      	nop
34185364:	03030414 	.word	0x03030414
34185368:	56028000 	.word	0x56028000
3418536c:	03010414 	.word	0x03010414
34185370:	03020814 	.word	0x03020814
34185374:	03030814 	.word	0x03030814
34185378:	03010814 	.word	0x03010814
3418537c:	0302001c 	.word	0x0302001c
34185380:	0303001c 	.word	0x0303001c
34185384:	0301001c 	.word	0x0301001c
34185388:	0302041c 	.word	0x0302041c
3418538c:	0303041c 	.word	0x0303041c
    }
    else if (PeriphClkInit->Sdmmc2ClockSelection == RCC_SDMMC2CLKSOURCE_CLKP)
34185390:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34185394:	f8d3 2130 	ldr.w	r2, [r3, #304]	@ 0x130
34185398:	4bb3      	ldr	r3, [pc, #716]	@ (34185668 <HAL_RCCEx_PeriphCLKConfig+0x99c>)
3418539a:	429a      	cmp	r2, r3
3418539c:	d101      	bne.n	341853a2 <HAL_RCCEx_PeriphCLKConfig+0x6d6>
    {
      LL_RCC_CLKP_Enable();
3418539e:	f7ff fc73 	bl	34184c88 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of SDMMC2 clock*/
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
341853a2:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341853a6:	f8d3 3130 	ldr.w	r3, [r3, #304]	@ 0x130
341853aa:	4618      	mov	r0, r3
341853ac:	f7fe fbe3 	bl	34183b76 <LL_RCC_SetSDMMCClockSource>
  }

  /*---------------------------- ADC configuration -------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
341853b0:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341853b4:	e9d3 2300 	ldrd	r2, r3, [r3]
341853b8:	f002 0301 	and.w	r3, r2, #1
341853bc:	f8c7 3180 	str.w	r3, [r7, #384]	@ 0x180
341853c0:	2300      	movs	r3, #0
341853c2:	f8c7 3184 	str.w	r3, [r7, #388]	@ 0x184
341853c6:	e9d7 0160 	ldrd	r0, r1, [r7, #384]	@ 0x180
341853ca:	4603      	mov	r3, r0
341853cc:	460a      	mov	r2, r1
341853ce:	4313      	orrs	r3, r2
341853d0:	d057      	beq.n	34185482 <HAL_RCCEx_PeriphCLKConfig+0x7b6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));
    assert_param(IS_RCC_ADCDIVIDER(PeriphClkInit->AdcDivider));

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_IC7)
341853d2:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341853d6:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
341853da:	2b20      	cmp	r3, #32
341853dc:	d116      	bne.n	3418540c <HAL_RCCEx_PeriphCLKConfig+0x740>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC7].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC7].ClockDivider));

      /* Set IC7 configuration */
      MODIFY_REG(RCC->IC7CFGR, RCC_IC7CFGR_IC7SEL | RCC_IC7CFGR_IC7INT,
341853de:	4ba3      	ldr	r3, [pc, #652]	@ (3418566c <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
341853e0:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
341853e4:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
341853e8:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
341853ec:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341853f0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
341853f2:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341853f6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
341853f8:	3b01      	subs	r3, #1
341853fa:	041b      	lsls	r3, r3, #16
341853fc:	4313      	orrs	r3, r2
341853fe:	4a9b      	ldr	r2, [pc, #620]	@ (3418566c <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
34185400:	430b      	orrs	r3, r1
34185402:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
                 PeriphClkInit->ICSelection[RCC_IC7].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC7].ClockDivider - 1U) << RCC_IC7CFGR_IC7INT_Pos));

      LL_RCC_IC7_Enable();
34185406:	f7ff f8ff 	bl	34184608 <LL_RCC_IC7_Enable>
3418540a:	e024      	b.n	34185456 <HAL_RCCEx_PeriphCLKConfig+0x78a>
    }
    else if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_IC8)
3418540c:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34185410:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
34185414:	2b30      	cmp	r3, #48	@ 0x30
34185416:	d116      	bne.n	34185446 <HAL_RCCEx_PeriphCLKConfig+0x77a>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC8].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC8].ClockDivider));

      /* Set IC8 configuration */
      MODIFY_REG(RCC->IC8CFGR, RCC_IC8CFGR_IC8SEL | RCC_IC8CFGR_IC8INT,
34185418:	4b94      	ldr	r3, [pc, #592]	@ (3418566c <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
3418541a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
3418541e:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
34185422:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
34185426:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418542a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
3418542c:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34185430:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
34185432:	3b01      	subs	r3, #1
34185434:	041b      	lsls	r3, r3, #16
34185436:	4313      	orrs	r3, r2
34185438:	4a8c      	ldr	r2, [pc, #560]	@ (3418566c <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
3418543a:	430b      	orrs	r3, r1
3418543c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
                 PeriphClkInit->ICSelection[RCC_IC8].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC8].ClockDivider - 1U) << RCC_IC8CFGR_IC8INT_Pos));

      LL_RCC_IC8_Enable();
34185440:	f7ff f922 	bl	34184688 <LL_RCC_IC8_Enable>
34185444:	e007      	b.n	34185456 <HAL_RCCEx_PeriphCLKConfig+0x78a>
    }
    else if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_CLKP)
34185446:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418544a:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
3418544e:	2b10      	cmp	r3, #16
34185450:	d101      	bne.n	34185456 <HAL_RCCEx_PeriphCLKConfig+0x78a>
    {
      LL_RCC_CLKP_Enable();
34185452:	f7ff fc19 	bl	34184c88 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Configure the ADC clock source and divider */
    MODIFY_REG(RCC->CCIPR1, (RCC_CCIPR1_ADCPRE | RCC_CCIPR1_ADC12SEL), \
34185456:	4b85      	ldr	r3, [pc, #532]	@ (3418566c <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
34185458:	f8d3 3144 	ldr.w	r3, [r3, #324]	@ 0x144
3418545c:	f423 417f 	bic.w	r1, r3, #65280	@ 0xff00
34185460:	f021 0170 	bic.w	r1, r1, #112	@ 0x70
34185464:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34185468:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
3418546c:	3b01      	subs	r3, #1
3418546e:	021a      	lsls	r2, r3, #8
34185470:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34185474:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
34185478:	4313      	orrs	r3, r2
3418547a:	4a7c      	ldr	r2, [pc, #496]	@ (3418566c <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
3418547c:	430b      	orrs	r3, r1
3418547e:	f8c2 3144 	str.w	r3, [r2, #324]	@ 0x144
               (((PeriphClkInit->AdcDivider - 1U) << RCC_CCIPR1_ADCPRE_Pos) | (PeriphClkInit->AdcClockSelection)));
  }

  /*---------------------------- ADF1 configuration --------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_ADF1) == RCC_PERIPHCLK_ADF1)
34185482:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34185486:	e9d3 2300 	ldrd	r2, r3, [r3]
3418548a:	f002 0302 	and.w	r3, r2, #2
3418548e:	f8c7 3178 	str.w	r3, [r7, #376]	@ 0x178
34185492:	2300      	movs	r3, #0
34185494:	f8c7 317c 	str.w	r3, [r7, #380]	@ 0x17c
34185498:	e9d7 015e 	ldrd	r0, r1, [r7, #376]	@ 0x178
3418549c:	4603      	mov	r3, r0
3418549e:	460a      	mov	r2, r1
341854a0:	4313      	orrs	r3, r2
341854a2:	d048      	beq.n	34185536 <HAL_RCCEx_PeriphCLKConfig+0x86a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADF1CLKSOURCE(PeriphClkInit->Adf1ClockSelection));

    if (PeriphClkInit->Adf1ClockSelection == RCC_ADF1CLKSOURCE_IC7)
341854a4:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341854a8:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
341854ac:	2b02      	cmp	r3, #2
341854ae:	d116      	bne.n	341854de <HAL_RCCEx_PeriphCLKConfig+0x812>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC7].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC7].ClockDivider));

      /* Set IC7 configuration */
      MODIFY_REG(RCC->IC7CFGR, RCC_IC7CFGR_IC7SEL | RCC_IC7CFGR_IC7INT,
341854b0:	4b6e      	ldr	r3, [pc, #440]	@ (3418566c <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
341854b2:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
341854b6:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
341854ba:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
341854be:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341854c2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
341854c4:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341854c8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
341854ca:	3b01      	subs	r3, #1
341854cc:	041b      	lsls	r3, r3, #16
341854ce:	4313      	orrs	r3, r2
341854d0:	4a66      	ldr	r2, [pc, #408]	@ (3418566c <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
341854d2:	430b      	orrs	r3, r1
341854d4:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
                 PeriphClkInit->ICSelection[RCC_IC7].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC7].ClockDivider - 1U) << RCC_IC7CFGR_IC7INT_Pos));

      LL_RCC_IC7_Enable();
341854d8:	f7ff f896 	bl	34184608 <LL_RCC_IC7_Enable>
341854dc:	e024      	b.n	34185528 <HAL_RCCEx_PeriphCLKConfig+0x85c>
    }
    else if (PeriphClkInit->Adf1ClockSelection == RCC_ADF1CLKSOURCE_IC8)
341854de:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341854e2:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
341854e6:	2b03      	cmp	r3, #3
341854e8:	d116      	bne.n	34185518 <HAL_RCCEx_PeriphCLKConfig+0x84c>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC8].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC8].ClockDivider));

      /* Set IC8 configuration */
      MODIFY_REG(RCC->IC8CFGR, RCC_IC8CFGR_IC8SEL | RCC_IC8CFGR_IC8INT,
341854ea:	4b60      	ldr	r3, [pc, #384]	@ (3418566c <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
341854ec:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
341854f0:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
341854f4:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
341854f8:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341854fc:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
341854fe:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34185502:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
34185504:	3b01      	subs	r3, #1
34185506:	041b      	lsls	r3, r3, #16
34185508:	4313      	orrs	r3, r2
3418550a:	4a58      	ldr	r2, [pc, #352]	@ (3418566c <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
3418550c:	430b      	orrs	r3, r1
3418550e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
                 PeriphClkInit->ICSelection[RCC_IC8].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC8].ClockDivider - 1U) << RCC_IC8CFGR_IC8INT_Pos));

      LL_RCC_IC8_Enable();
34185512:	f7ff f8b9 	bl	34184688 <LL_RCC_IC8_Enable>
34185516:	e007      	b.n	34185528 <HAL_RCCEx_PeriphCLKConfig+0x85c>
    }
    else if (PeriphClkInit->Adf1ClockSelection == RCC_ADF1CLKSOURCE_CLKP)
34185518:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418551c:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
34185520:	2b01      	cmp	r3, #1
34185522:	d101      	bne.n	34185528 <HAL_RCCEx_PeriphCLKConfig+0x85c>
    {
      LL_RCC_CLKP_Enable();
34185524:	f7ff fbb0 	bl	34184c88 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of ADF1 clock*/
    __HAL_RCC_ADF1_CONFIG(PeriphClkInit->Adf1ClockSelection);
34185528:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418552c:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
34185530:	4618      	mov	r0, r3
34185532:	f7fe f9b1 	bl	34183898 <LL_RCC_SetADFClockSource>
  }

  /*------------------------------------ CSI configuration --------------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_CSI) == RCC_PERIPHCLK_CSI)
34185536:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418553a:	e9d3 2300 	ldrd	r2, r3, [r3]
3418553e:	f002 0308 	and.w	r3, r2, #8
34185542:	f8c7 3170 	str.w	r3, [r7, #368]	@ 0x170
34185546:	2300      	movs	r3, #0
34185548:	f8c7 3174 	str.w	r3, [r7, #372]	@ 0x174
3418554c:	e9d7 015c 	ldrd	r0, r1, [r7, #368]	@ 0x170
34185550:	4603      	mov	r3, r0
34185552:	460a      	mov	r2, r1
34185554:	4313      	orrs	r3, r2
34185556:	d017      	beq.n	34185588 <HAL_RCCEx_PeriphCLKConfig+0x8bc>
    /* Check the parameters */
    assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC18].ClockSelection));
    assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC18].ClockDivider));

    /* Set IC18 configuration */
    MODIFY_REG(RCC->IC18CFGR, RCC_IC18CFGR_IC18SEL | RCC_IC18CFGR_IC18INT,
34185558:	4b44      	ldr	r3, [pc, #272]	@ (3418566c <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
3418555a:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
3418555e:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
34185562:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
34185566:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418556a:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
3418556e:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34185572:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
34185576:	3b01      	subs	r3, #1
34185578:	041b      	lsls	r3, r3, #16
3418557a:	4313      	orrs	r3, r2
3418557c:	4a3b      	ldr	r2, [pc, #236]	@ (3418566c <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
3418557e:	430b      	orrs	r3, r1
34185580:	f8c2 3108 	str.w	r3, [r2, #264]	@ 0x108
               PeriphClkInit->ICSelection[RCC_IC18].ClockSelection | \
               ((PeriphClkInit->ICSelection[RCC_IC18].ClockDivider - 1U) << RCC_IC18CFGR_IC18INT_Pos));

    LL_RCC_IC18_Enable();
34185584:	f7ff fac0 	bl	34184b08 <LL_RCC_IC18_Enable>
  }

  /*---------------------- DCMIPP configuration ------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_DCMIPP) == RCC_PERIPHCLK_DCMIPP)
34185588:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418558c:	e9d3 2300 	ldrd	r2, r3, [r3]
34185590:	f002 0310 	and.w	r3, r2, #16
34185594:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
34185598:	2300      	movs	r3, #0
3418559a:	f8c7 316c 	str.w	r3, [r7, #364]	@ 0x16c
3418559e:	e9d7 015a 	ldrd	r0, r1, [r7, #360]	@ 0x168
341855a2:	4603      	mov	r3, r0
341855a4:	460a      	mov	r2, r1
341855a6:	4313      	orrs	r3, r2
341855a8:	d02f      	beq.n	3418560a <HAL_RCCEx_PeriphCLKConfig+0x93e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DCMIPPCLKSOURCE(PeriphClkInit->DcmippClockSelection));

    if (PeriphClkInit->DcmippClockSelection == RCC_DCMIPPCLKSOURCE_IC17)
341855aa:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341855ae:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
341855b2:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
341855b6:	d118      	bne.n	341855ea <HAL_RCCEx_PeriphCLKConfig+0x91e>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC17].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC17].ClockDivider));

      /* Set IC17 configuration */
      MODIFY_REG(RCC->IC17CFGR, RCC_IC17CFGR_IC17SEL | RCC_IC17CFGR_IC17INT,
341855b8:	4b2c      	ldr	r3, [pc, #176]	@ (3418566c <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
341855ba:	f8d3 3104 	ldr.w	r3, [r3, #260]	@ 0x104
341855be:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
341855c2:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
341855c6:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341855ca:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
341855ce:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341855d2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
341855d6:	3b01      	subs	r3, #1
341855d8:	041b      	lsls	r3, r3, #16
341855da:	4313      	orrs	r3, r2
341855dc:	4a23      	ldr	r2, [pc, #140]	@ (3418566c <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
341855de:	430b      	orrs	r3, r1
341855e0:	f8c2 3104 	str.w	r3, [r2, #260]	@ 0x104
                 PeriphClkInit->ICSelection[RCC_IC17].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC17].ClockDivider - 1U) << RCC_IC17CFGR_IC17INT_Pos));

      LL_RCC_IC17_Enable();
341855e4:	f7ff fa50 	bl	34184a88 <LL_RCC_IC17_Enable>
341855e8:	e008      	b.n	341855fc <HAL_RCCEx_PeriphCLKConfig+0x930>
    }
    else if (PeriphClkInit->DcmippClockSelection == RCC_DCMIPPCLKSOURCE_CLKP)
341855ea:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341855ee:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
341855f2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
341855f6:	d101      	bne.n	341855fc <HAL_RCCEx_PeriphCLKConfig+0x930>
    {
      LL_RCC_CLKP_Enable();
341855f8:	f7ff fb46 	bl	34184c88 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Configure the CEC clock source */
    __HAL_RCC_DCMIPP_CONFIG(PeriphClkInit->DcmippClockSelection);
341855fc:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34185600:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
34185604:	4618      	mov	r0, r3
34185606:	f7fe f973 	bl	341838f0 <LL_RCC_SetDCMIPPClockSource>
  }

  /*---------------------- ETH1 configuration --------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_ETH1) == RCC_PERIPHCLK_ETH1)
3418560a:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418560e:	e9d3 2300 	ldrd	r2, r3, [r3]
34185612:	f002 0320 	and.w	r3, r2, #32
34185616:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
3418561a:	2300      	movs	r3, #0
3418561c:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
34185620:	e9d7 0158 	ldrd	r0, r1, [r7, #352]	@ 0x160
34185624:	4603      	mov	r3, r0
34185626:	460a      	mov	r2, r1
34185628:	4313      	orrs	r3, r2
3418562a:	d031      	beq.n	34185690 <HAL_RCCEx_PeriphCLKConfig+0x9c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ETH1CLKSOURCE(PeriphClkInit->Eth1ClockSelection));

    if (PeriphClkInit->Eth1ClockSelection == RCC_ETH1CLKSOURCE_IC12)
3418562c:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34185630:	f8d3 30cc 	ldr.w	r3, [r3, #204]	@ 0xcc
34185634:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
34185638:	d11a      	bne.n	34185670 <HAL_RCCEx_PeriphCLKConfig+0x9a4>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC12].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC12].ClockDivider));

      /* Set IC12 configuration */
      MODIFY_REG(RCC->IC12CFGR, RCC_IC12CFGR_IC12SEL | RCC_IC12CFGR_IC12INT,
3418563a:	4b0c      	ldr	r3, [pc, #48]	@ (3418566c <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
3418563c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
34185640:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
34185644:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
34185648:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418564c:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
3418564e:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34185652:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
34185654:	3b01      	subs	r3, #1
34185656:	041b      	lsls	r3, r3, #16
34185658:	4313      	orrs	r3, r2
3418565a:	4a04      	ldr	r2, [pc, #16]	@ (3418566c <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
3418565c:	430b      	orrs	r3, r1
3418565e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
                 PeriphClkInit->ICSelection[RCC_IC12].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC12].ClockDivider - 1U) << RCC_IC12CFGR_IC12INT_Pos));

      LL_RCC_IC12_Enable();
34185662:	f7ff f8d1 	bl	34184808 <LL_RCC_IC12_Enable>
34185666:	e00c      	b.n	34185682 <HAL_RCCEx_PeriphCLKConfig+0x9b6>
34185668:	0301041c 	.word	0x0301041c
3418566c:	56028000 	.word	0x56028000
    }
    else if (PeriphClkInit->Eth1ClockSelection == RCC_ETH1CLKSOURCE_CLKP)
34185670:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34185674:	f8d3 30cc 	ldr.w	r3, [r3, #204]	@ 0xcc
34185678:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
3418567c:	d101      	bne.n	34185682 <HAL_RCCEx_PeriphCLKConfig+0x9b6>
    {
      LL_RCC_CLKP_Enable();
3418567e:	f7ff fb03 	bl	34184c88 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Configure the ETH1 clock source */
    __HAL_RCC_ETH1_CONFIG(PeriphClkInit->Eth1ClockSelection);
34185682:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34185686:	f8d3 30cc 	ldr.w	r3, [r3, #204]	@ 0xcc
3418568a:	4618      	mov	r0, r3
3418568c:	f7fe f946 	bl	3418391c <LL_RCC_SetETHClockSource>
  }

  /*---------------------- ETH1PHY configuration -----------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_ETH1PHY) == RCC_PERIPHCLK_ETH1PHY)
34185690:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34185694:	e9d3 2300 	ldrd	r2, r3, [r3]
34185698:	f002 0340 	and.w	r3, r2, #64	@ 0x40
3418569c:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
341856a0:	2300      	movs	r3, #0
341856a2:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
341856a6:	e9d7 0156 	ldrd	r0, r1, [r7, #344]	@ 0x158
341856aa:	4603      	mov	r3, r0
341856ac:	460a      	mov	r2, r1
341856ae:	4313      	orrs	r3, r2
341856b0:	d006      	beq.n	341856c0 <HAL_RCCEx_PeriphCLKConfig+0x9f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ETH1PHYIF(PeriphClkInit->Eth1PhyInterfaceSelection));

    /* Configure the source of ETH1 PHY interface */
    __HAL_RCC_ETH1PHY_CONFIG(PeriphClkInit->Eth1PhyInterfaceSelection);
341856b2:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341856b6:	f8d3 30d0 	ldr.w	r3, [r3, #208]	@ 0xd0
341856ba:	4618      	mov	r0, r3
341856bc:	f7fe f944 	bl	34183948 <LL_RCC_SetETHPHYInterface>
  }

  /*---------------------- ETH1 RX configuration -----------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_ETH1RX) == RCC_PERIPHCLK_ETH1RX)
341856c0:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341856c4:	e9d3 2300 	ldrd	r2, r3, [r3]
341856c8:	f002 0380 	and.w	r3, r2, #128	@ 0x80
341856cc:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
341856d0:	2300      	movs	r3, #0
341856d2:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154
341856d6:	e9d7 0154 	ldrd	r0, r1, [r7, #336]	@ 0x150
341856da:	4603      	mov	r3, r0
341856dc:	460a      	mov	r2, r1
341856de:	4313      	orrs	r3, r2
341856e0:	d006      	beq.n	341856f0 <HAL_RCCEx_PeriphCLKConfig+0xa24>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ETH1RXCLKSOURCE(PeriphClkInit->Eth1RxClockSelection));

    /* Configure the ETH1 RX clock source */
    __HAL_RCC_ETH1RX_CONFIG(PeriphClkInit->Eth1RxClockSelection);
341856e2:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341856e6:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
341856ea:	4618      	mov	r0, r3
341856ec:	f7fe f950 	bl	34183990 <LL_RCC_SetETHREFRXClockSource>
  }

  /*---------------------- ETH1 TX configuration -----------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_ETH1TX) == RCC_PERIPHCLK_ETH1TX)
341856f0:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341856f4:	e9d3 2300 	ldrd	r2, r3, [r3]
341856f8:	f402 7380 	and.w	r3, r2, #256	@ 0x100
341856fc:	f8c7 3148 	str.w	r3, [r7, #328]	@ 0x148
34185700:	2300      	movs	r3, #0
34185702:	f8c7 314c 	str.w	r3, [r7, #332]	@ 0x14c
34185706:	e9d7 0152 	ldrd	r0, r1, [r7, #328]	@ 0x148
3418570a:	4603      	mov	r3, r0
3418570c:	460a      	mov	r2, r1
3418570e:	4313      	orrs	r3, r2
34185710:	d006      	beq.n	34185720 <HAL_RCCEx_PeriphCLKConfig+0xa54>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ETH1TXCLKSOURCE(PeriphClkInit->Eth1TxClockSelection));

    /* Configure the ETH1 TX clock source */
    __HAL_RCC_ETH1TX_CONFIG(PeriphClkInit->Eth1TxClockSelection);
34185712:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34185716:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
3418571a:	4618      	mov	r0, r3
3418571c:	f7fe f94e 	bl	341839bc <LL_RCC_SetETHREFTXClockSource>
  }

  /*---------------------- ETH1 PTP configuration ----------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_ETH1PTP) == RCC_PERIPHCLK_ETH1PTP)
34185720:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34185724:	e9d3 2300 	ldrd	r2, r3, [r3]
34185728:	f402 7300 	and.w	r3, r2, #512	@ 0x200
3418572c:	f8c7 3140 	str.w	r3, [r7, #320]	@ 0x140
34185730:	2300      	movs	r3, #0
34185732:	f8c7 3144 	str.w	r3, [r7, #324]	@ 0x144
34185736:	e9d7 0150 	ldrd	r0, r1, [r7, #320]	@ 0x140
3418573a:	4603      	mov	r3, r0
3418573c:	460a      	mov	r2, r1
3418573e:	4313      	orrs	r3, r2
34185740:	d038      	beq.n	341857b4 <HAL_RCCEx_PeriphCLKConfig+0xae8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ETH1PTPCLKSOURCE(PeriphClkInit->Eth1PtpClockSelection));
    assert_param(IS_RCC_ETH1PTPDIVIDER(PeriphClkInit->Eth1PtpDivider));

    if (PeriphClkInit->Eth1PtpClockSelection == RCC_ETH1PTPCLKSOURCE_IC13)
34185742:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34185746:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
3418574a:	2b02      	cmp	r3, #2
3418574c:	d116      	bne.n	3418577c <HAL_RCCEx_PeriphCLKConfig+0xab0>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC13].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC13].ClockDivider));

      /* Set IC13 configuration */
      MODIFY_REG(RCC->IC13CFGR, RCC_IC13CFGR_IC13SEL | RCC_IC13CFGR_IC13INT,
3418574e:	4bbc      	ldr	r3, [pc, #752]	@ (34185a40 <HAL_RCCEx_PeriphCLKConfig+0xd74>)
34185750:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
34185754:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
34185758:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
3418575c:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34185760:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
34185762:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34185766:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
34185768:	3b01      	subs	r3, #1
3418576a:	041b      	lsls	r3, r3, #16
3418576c:	4313      	orrs	r3, r2
3418576e:	4ab4      	ldr	r2, [pc, #720]	@ (34185a40 <HAL_RCCEx_PeriphCLKConfig+0xd74>)
34185770:	430b      	orrs	r3, r1
34185772:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
                 PeriphClkInit->ICSelection[RCC_IC13].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC13].ClockDivider - 1U) << RCC_IC13CFGR_IC13INT_Pos));

      LL_RCC_IC13_Enable();
34185776:	f7ff f887 	bl	34184888 <LL_RCC_IC13_Enable>
3418577a:	e007      	b.n	3418578c <HAL_RCCEx_PeriphCLKConfig+0xac0>
    }
    else if (PeriphClkInit->Eth1PtpClockSelection == RCC_ETH1PTPCLKSOURCE_CLKP)
3418577c:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34185780:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
34185784:	2b01      	cmp	r3, #1
34185786:	d101      	bne.n	3418578c <HAL_RCCEx_PeriphCLKConfig+0xac0>
    {
      LL_RCC_CLKP_Enable();
34185788:	f7ff fa7e 	bl	34184c88 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Configure the ETH1 PTP clock source and divider */
    MODIFY_REG(RCC->CCIPR2, (RCC_CCIPR2_ETH1PTPDIV | RCC_CCIPR2_ETH1PTPSEL), \
3418578c:	4bac      	ldr	r3, [pc, #688]	@ (34185a40 <HAL_RCCEx_PeriphCLKConfig+0xd74>)
3418578e:	f8d3 3148 	ldr.w	r3, [r3, #328]	@ 0x148
34185792:	f023 01f3 	bic.w	r1, r3, #243	@ 0xf3
34185796:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418579a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
3418579e:	3b01      	subs	r3, #1
341857a0:	011a      	lsls	r2, r3, #4
341857a2:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341857a6:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
341857aa:	4313      	orrs	r3, r2
341857ac:	4aa4      	ldr	r2, [pc, #656]	@ (34185a40 <HAL_RCCEx_PeriphCLKConfig+0xd74>)
341857ae:	430b      	orrs	r3, r1
341857b0:	f8c2 3148 	str.w	r3, [r2, #328]	@ 0x148
               (((PeriphClkInit->Eth1PtpDivider - 1U) << RCC_CCIPR2_ETH1PTPDIV_Pos) | PeriphClkInit->Eth1PtpClockSelection));
  }

  /*---------------------- FDCAN configuration -------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
341857b4:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341857b8:	e9d3 2300 	ldrd	r2, r3, [r3]
341857bc:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
341857c0:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
341857c4:	2300      	movs	r3, #0
341857c6:	f8c7 313c 	str.w	r3, [r7, #316]	@ 0x13c
341857ca:	e9d7 014e 	ldrd	r0, r1, [r7, #312]	@ 0x138
341857ce:	4603      	mov	r3, r0
341857d0:	460a      	mov	r2, r1
341857d2:	4313      	orrs	r3, r2
341857d4:	d02d      	beq.n	34185832 <HAL_RCCEx_PeriphCLKConfig+0xb66>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    if (PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_IC19)
341857d6:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341857da:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
341857de:	2b02      	cmp	r3, #2
341857e0:	d118      	bne.n	34185814 <HAL_RCCEx_PeriphCLKConfig+0xb48>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC19].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC19].ClockDivider));

      /* Set IC19 configuration */
      MODIFY_REG(RCC->IC19CFGR, RCC_IC19CFGR_IC19SEL | RCC_IC19CFGR_IC19INT,
341857e2:	4b97      	ldr	r3, [pc, #604]	@ (34185a40 <HAL_RCCEx_PeriphCLKConfig+0xd74>)
341857e4:	f8d3 310c 	ldr.w	r3, [r3, #268]	@ 0x10c
341857e8:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
341857ec:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
341857f0:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341857f4:	f8d3 2098 	ldr.w	r2, [r3, #152]	@ 0x98
341857f8:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341857fc:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
34185800:	3b01      	subs	r3, #1
34185802:	041b      	lsls	r3, r3, #16
34185804:	4313      	orrs	r3, r2
34185806:	4a8e      	ldr	r2, [pc, #568]	@ (34185a40 <HAL_RCCEx_PeriphCLKConfig+0xd74>)
34185808:	430b      	orrs	r3, r1
3418580a:	f8c2 310c 	str.w	r3, [r2, #268]	@ 0x10c
                 PeriphClkInit->ICSelection[RCC_IC19].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC19].ClockDivider - 1U) << RCC_IC19CFGR_IC19INT_Pos));

      LL_RCC_IC19_Enable();
3418580e:	f7ff f9bb 	bl	34184b88 <LL_RCC_IC19_Enable>
34185812:	e007      	b.n	34185824 <HAL_RCCEx_PeriphCLKConfig+0xb58>
    }
    else if (PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_CLKP)
34185814:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34185818:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
3418581c:	2b01      	cmp	r3, #1
3418581e:	d101      	bne.n	34185824 <HAL_RCCEx_PeriphCLKConfig+0xb58>
    {
      LL_RCC_CLKP_Enable();
34185820:	f7ff fa32 	bl	34184c88 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of FDCAN clock*/
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
34185824:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34185828:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
3418582c:	4618      	mov	r0, r3
3418582e:	f7fe f8db 	bl	341839e8 <LL_RCC_SetFDCANClockSource>
  }

  /*------------------------------ I2C1 Configuration ------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
34185832:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34185836:	e9d3 2300 	ldrd	r2, r3, [r3]
3418583a:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
3418583e:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
34185842:	2300      	movs	r3, #0
34185844:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
34185848:	e9d7 014c 	ldrd	r0, r1, [r7, #304]	@ 0x130
3418584c:	4603      	mov	r3, r0
3418584e:	460a      	mov	r2, r1
34185850:	4313      	orrs	r3, r2
34185852:	d04b      	beq.n	341858ec <HAL_RCCEx_PeriphCLKConfig+0xc20>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    if (PeriphClkInit->I2c1ClockSelection == RCC_I2C1CLKSOURCE_IC10)
34185854:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34185858:	f8d3 20e8 	ldr.w	r2, [r3, #232]	@ 0xe8
3418585c:	4b79      	ldr	r3, [pc, #484]	@ (34185a44 <HAL_RCCEx_PeriphCLKConfig+0xd78>)
3418585e:	429a      	cmp	r2, r3
34185860:	d116      	bne.n	34185890 <HAL_RCCEx_PeriphCLKConfig+0xbc4>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC10].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC10].ClockDivider));

      /* Set IC10 configuration */
      MODIFY_REG(RCC->IC10CFGR, RCC_IC10CFGR_IC10SEL | RCC_IC10CFGR_IC10INT,
34185862:	4b77      	ldr	r3, [pc, #476]	@ (34185a40 <HAL_RCCEx_PeriphCLKConfig+0xd74>)
34185864:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
34185868:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
3418586c:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
34185870:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34185874:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
34185876:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418587a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
3418587c:	3b01      	subs	r3, #1
3418587e:	041b      	lsls	r3, r3, #16
34185880:	4313      	orrs	r3, r2
34185882:	4a6f      	ldr	r2, [pc, #444]	@ (34185a40 <HAL_RCCEx_PeriphCLKConfig+0xd74>)
34185884:	430b      	orrs	r3, r1
34185886:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
                 PeriphClkInit->ICSelection[RCC_IC10].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC10].ClockDivider - 1U) << RCC_IC10CFGR_IC10INT_Pos));

      LL_RCC_IC10_Enable();
3418588a:	f7fe ff7d 	bl	34184788 <LL_RCC_IC10_Enable>
3418588e:	e026      	b.n	341858de <HAL_RCCEx_PeriphCLKConfig+0xc12>
    }
    else if (PeriphClkInit->I2c1ClockSelection == RCC_I2C1CLKSOURCE_IC15)
34185890:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34185894:	f8d3 20e8 	ldr.w	r2, [r3, #232]	@ 0xe8
34185898:	4b6b      	ldr	r3, [pc, #428]	@ (34185a48 <HAL_RCCEx_PeriphCLKConfig+0xd7c>)
3418589a:	429a      	cmp	r2, r3
3418589c:	d116      	bne.n	341858cc <HAL_RCCEx_PeriphCLKConfig+0xc00>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC15].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC15].ClockDivider));

      /* Set IC15 configuration */
      MODIFY_REG(RCC->IC15CFGR, RCC_IC15CFGR_IC15SEL | RCC_IC15CFGR_IC15INT,
3418589e:	4b68      	ldr	r3, [pc, #416]	@ (34185a40 <HAL_RCCEx_PeriphCLKConfig+0xd74>)
341858a0:	f8d3 30fc 	ldr.w	r3, [r3, #252]	@ 0xfc
341858a4:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
341858a8:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
341858ac:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341858b0:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
341858b2:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341858b6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
341858b8:	3b01      	subs	r3, #1
341858ba:	041b      	lsls	r3, r3, #16
341858bc:	4313      	orrs	r3, r2
341858be:	4a60      	ldr	r2, [pc, #384]	@ (34185a40 <HAL_RCCEx_PeriphCLKConfig+0xd74>)
341858c0:	430b      	orrs	r3, r1
341858c2:	f8c2 30fc 	str.w	r3, [r2, #252]	@ 0xfc
                 PeriphClkInit->ICSelection[RCC_IC15].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC15].ClockDivider - 1U) << RCC_IC15CFGR_IC15INT_Pos));

      LL_RCC_IC15_Enable();
341858c6:	f7ff f85f 	bl	34184988 <LL_RCC_IC15_Enable>
341858ca:	e008      	b.n	341858de <HAL_RCCEx_PeriphCLKConfig+0xc12>
    }
    else if (PeriphClkInit->I2c1ClockSelection == RCC_I2C1CLKSOURCE_CLKP)
341858cc:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341858d0:	f8d3 20e8 	ldr.w	r2, [r3, #232]	@ 0xe8
341858d4:	4b5d      	ldr	r3, [pc, #372]	@ (34185a4c <HAL_RCCEx_PeriphCLKConfig+0xd80>)
341858d6:	429a      	cmp	r2, r3
341858d8:	d101      	bne.n	341858de <HAL_RCCEx_PeriphCLKConfig+0xc12>
    {
      LL_RCC_CLKP_Enable();
341858da:	f7ff f9d5 	bl	34184c88 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of I2C1 clock*/
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
341858de:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341858e2:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
341858e6:	4618      	mov	r0, r3
341858e8:	f7fe f8aa 	bl	34183a40 <LL_RCC_SetI2CClockSource>
  }

  /*------------------------------ I2C2 Configuration ------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
341858ec:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341858f0:	e9d3 2300 	ldrd	r2, r3, [r3]
341858f4:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
341858f8:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
341858fc:	2300      	movs	r3, #0
341858fe:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
34185902:	e9d7 014a 	ldrd	r0, r1, [r7, #296]	@ 0x128
34185906:	4603      	mov	r3, r0
34185908:	460a      	mov	r2, r1
3418590a:	4313      	orrs	r3, r2
3418590c:	d04b      	beq.n	341859a6 <HAL_RCCEx_PeriphCLKConfig+0xcda>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    if (PeriphClkInit->I2c2ClockSelection == RCC_I2C2CLKSOURCE_IC10)
3418590e:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34185912:	f8d3 20ec 	ldr.w	r2, [r3, #236]	@ 0xec
34185916:	4b4e      	ldr	r3, [pc, #312]	@ (34185a50 <HAL_RCCEx_PeriphCLKConfig+0xd84>)
34185918:	429a      	cmp	r2, r3
3418591a:	d116      	bne.n	3418594a <HAL_RCCEx_PeriphCLKConfig+0xc7e>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC10].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC10].ClockDivider));

      /* Set IC10 configuration */
      MODIFY_REG(RCC->IC10CFGR, RCC_IC10CFGR_IC10SEL | RCC_IC10CFGR_IC10INT,
3418591c:	4b48      	ldr	r3, [pc, #288]	@ (34185a40 <HAL_RCCEx_PeriphCLKConfig+0xd74>)
3418591e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
34185922:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
34185926:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
3418592a:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418592e:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
34185930:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34185934:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
34185936:	3b01      	subs	r3, #1
34185938:	041b      	lsls	r3, r3, #16
3418593a:	4313      	orrs	r3, r2
3418593c:	4a40      	ldr	r2, [pc, #256]	@ (34185a40 <HAL_RCCEx_PeriphCLKConfig+0xd74>)
3418593e:	430b      	orrs	r3, r1
34185940:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
                 PeriphClkInit->ICSelection[RCC_IC10].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC10].ClockDivider - 1U) << RCC_IC10CFGR_IC10INT_Pos));

      LL_RCC_IC10_Enable();
34185944:	f7fe ff20 	bl	34184788 <LL_RCC_IC10_Enable>
34185948:	e026      	b.n	34185998 <HAL_RCCEx_PeriphCLKConfig+0xccc>
    }
    else if (PeriphClkInit->I2c2ClockSelection == RCC_I2C2CLKSOURCE_IC15)
3418594a:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418594e:	f8d3 20ec 	ldr.w	r2, [r3, #236]	@ 0xec
34185952:	4b40      	ldr	r3, [pc, #256]	@ (34185a54 <HAL_RCCEx_PeriphCLKConfig+0xd88>)
34185954:	429a      	cmp	r2, r3
34185956:	d116      	bne.n	34185986 <HAL_RCCEx_PeriphCLKConfig+0xcba>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC15].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC15].ClockDivider));

      /* Set IC15 configuration */
      MODIFY_REG(RCC->IC15CFGR, RCC_IC15CFGR_IC15SEL | RCC_IC15CFGR_IC15INT,
34185958:	4b39      	ldr	r3, [pc, #228]	@ (34185a40 <HAL_RCCEx_PeriphCLKConfig+0xd74>)
3418595a:	f8d3 30fc 	ldr.w	r3, [r3, #252]	@ 0xfc
3418595e:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
34185962:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
34185966:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418596a:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
3418596c:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34185970:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
34185972:	3b01      	subs	r3, #1
34185974:	041b      	lsls	r3, r3, #16
34185976:	4313      	orrs	r3, r2
34185978:	4a31      	ldr	r2, [pc, #196]	@ (34185a40 <HAL_RCCEx_PeriphCLKConfig+0xd74>)
3418597a:	430b      	orrs	r3, r1
3418597c:	f8c2 30fc 	str.w	r3, [r2, #252]	@ 0xfc
                 PeriphClkInit->ICSelection[RCC_IC15].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC15].ClockDivider - 1U) << RCC_IC15CFGR_IC15INT_Pos));

      LL_RCC_IC15_Enable();
34185980:	f7ff f802 	bl	34184988 <LL_RCC_IC15_Enable>
34185984:	e008      	b.n	34185998 <HAL_RCCEx_PeriphCLKConfig+0xccc>
    }
    else if (PeriphClkInit->I2c2ClockSelection == RCC_I2C2CLKSOURCE_CLKP)
34185986:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418598a:	f8d3 20ec 	ldr.w	r2, [r3, #236]	@ 0xec
3418598e:	4b32      	ldr	r3, [pc, #200]	@ (34185a58 <HAL_RCCEx_PeriphCLKConfig+0xd8c>)
34185990:	429a      	cmp	r2, r3
34185992:	d101      	bne.n	34185998 <HAL_RCCEx_PeriphCLKConfig+0xccc>
    {
      LL_RCC_CLKP_Enable();
34185994:	f7ff f978 	bl	34184c88 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of I2C2 clock*/
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
34185998:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418599c:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
341859a0:	4618      	mov	r0, r3
341859a2:	f7fe f84d 	bl	34183a40 <LL_RCC_SetI2CClockSource>
  }

  /*------------------------------ I2C3 Configuration ------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
341859a6:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341859aa:	e9d3 2300 	ldrd	r2, r3, [r3]
341859ae:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
341859b2:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
341859b6:	2300      	movs	r3, #0
341859b8:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
341859bc:	e9d7 0148 	ldrd	r0, r1, [r7, #288]	@ 0x120
341859c0:	4603      	mov	r3, r0
341859c2:	460a      	mov	r2, r1
341859c4:	4313      	orrs	r3, r2
341859c6:	d05d      	beq.n	34185a84 <HAL_RCCEx_PeriphCLKConfig+0xdb8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    if (PeriphClkInit->I2c3ClockSelection == RCC_I2C3CLKSOURCE_IC10)
341859c8:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341859cc:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
341859d0:	4b22      	ldr	r3, [pc, #136]	@ (34185a5c <HAL_RCCEx_PeriphCLKConfig+0xd90>)
341859d2:	429a      	cmp	r2, r3
341859d4:	d116      	bne.n	34185a04 <HAL_RCCEx_PeriphCLKConfig+0xd38>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC10].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC10].ClockDivider));

      /* Set IC10 configuration */
      MODIFY_REG(RCC->IC10CFGR, RCC_IC10CFGR_IC10SEL | RCC_IC10CFGR_IC10INT,
341859d6:	4b1a      	ldr	r3, [pc, #104]	@ (34185a40 <HAL_RCCEx_PeriphCLKConfig+0xd74>)
341859d8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
341859dc:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
341859e0:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
341859e4:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341859e8:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
341859ea:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341859ee:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
341859f0:	3b01      	subs	r3, #1
341859f2:	041b      	lsls	r3, r3, #16
341859f4:	4313      	orrs	r3, r2
341859f6:	4a12      	ldr	r2, [pc, #72]	@ (34185a40 <HAL_RCCEx_PeriphCLKConfig+0xd74>)
341859f8:	430b      	orrs	r3, r1
341859fa:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
                 PeriphClkInit->ICSelection[RCC_IC10].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC10].ClockDivider - 1U) << RCC_IC10CFGR_IC10INT_Pos));

      LL_RCC_IC10_Enable();
341859fe:	f7fe fec3 	bl	34184788 <LL_RCC_IC10_Enable>
34185a02:	e038      	b.n	34185a76 <HAL_RCCEx_PeriphCLKConfig+0xdaa>
    }
    else if (PeriphClkInit->I2c3ClockSelection == RCC_I2C3CLKSOURCE_IC15)
34185a04:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34185a08:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
34185a0c:	4b14      	ldr	r3, [pc, #80]	@ (34185a60 <HAL_RCCEx_PeriphCLKConfig+0xd94>)
34185a0e:	429a      	cmp	r2, r3
34185a10:	d128      	bne.n	34185a64 <HAL_RCCEx_PeriphCLKConfig+0xd98>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC15].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC15].ClockDivider));

      /* Set IC15 configuration */
      MODIFY_REG(RCC->IC15CFGR, RCC_IC15CFGR_IC15SEL | RCC_IC15CFGR_IC15INT,
34185a12:	4b0b      	ldr	r3, [pc, #44]	@ (34185a40 <HAL_RCCEx_PeriphCLKConfig+0xd74>)
34185a14:	f8d3 30fc 	ldr.w	r3, [r3, #252]	@ 0xfc
34185a18:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
34185a1c:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
34185a20:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34185a24:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
34185a26:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34185a2a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
34185a2c:	3b01      	subs	r3, #1
34185a2e:	041b      	lsls	r3, r3, #16
34185a30:	4313      	orrs	r3, r2
34185a32:	4a03      	ldr	r2, [pc, #12]	@ (34185a40 <HAL_RCCEx_PeriphCLKConfig+0xd74>)
34185a34:	430b      	orrs	r3, r1
34185a36:	f8c2 30fc 	str.w	r3, [r2, #252]	@ 0xfc
                 PeriphClkInit->ICSelection[RCC_IC15].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC15].ClockDivider - 1U) << RCC_IC15CFGR_IC15INT_Pos));

      LL_RCC_IC15_Enable();
34185a3a:	f7fe ffa5 	bl	34184988 <LL_RCC_IC15_Enable>
34185a3e:	e01a      	b.n	34185a76 <HAL_RCCEx_PeriphCLKConfig+0xdaa>
34185a40:	56028000 	.word	0x56028000
34185a44:	0702000c 	.word	0x0702000c
34185a48:	0703000c 	.word	0x0703000c
34185a4c:	0701000c 	.word	0x0701000c
34185a50:	0702040c 	.word	0x0702040c
34185a54:	0703040c 	.word	0x0703040c
34185a58:	0701040c 	.word	0x0701040c
34185a5c:	0702080c 	.word	0x0702080c
34185a60:	0703080c 	.word	0x0703080c
    }
    else if (PeriphClkInit->I2c3ClockSelection == RCC_I2C3CLKSOURCE_CLKP)
34185a64:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34185a68:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
34185a6c:	4bc8      	ldr	r3, [pc, #800]	@ (34185d90 <HAL_RCCEx_PeriphCLKConfig+0x10c4>)
34185a6e:	429a      	cmp	r2, r3
34185a70:	d101      	bne.n	34185a76 <HAL_RCCEx_PeriphCLKConfig+0xdaa>
    {
      LL_RCC_CLKP_Enable();
34185a72:	f7ff f909 	bl	34184c88 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of I2C3 clock*/
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
34185a76:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34185a7a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
34185a7e:	4618      	mov	r0, r3
34185a80:	f7fd ffde 	bl	34183a40 <LL_RCC_SetI2CClockSource>
  }

  /*------------------------------ I2C4 Configuration ------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
34185a84:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34185a88:	e9d3 2300 	ldrd	r2, r3, [r3]
34185a8c:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
34185a90:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
34185a94:	2300      	movs	r3, #0
34185a96:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
34185a9a:	e9d7 0146 	ldrd	r0, r1, [r7, #280]	@ 0x118
34185a9e:	4603      	mov	r3, r0
34185aa0:	460a      	mov	r2, r1
34185aa2:	4313      	orrs	r3, r2
34185aa4:	d04b      	beq.n	34185b3e <HAL_RCCEx_PeriphCLKConfig+0xe72>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if (PeriphClkInit->I2c4ClockSelection == RCC_I2C4CLKSOURCE_IC10)
34185aa6:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34185aaa:	f8d3 20f4 	ldr.w	r2, [r3, #244]	@ 0xf4
34185aae:	4bb9      	ldr	r3, [pc, #740]	@ (34185d94 <HAL_RCCEx_PeriphCLKConfig+0x10c8>)
34185ab0:	429a      	cmp	r2, r3
34185ab2:	d116      	bne.n	34185ae2 <HAL_RCCEx_PeriphCLKConfig+0xe16>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC10].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC10].ClockDivider));

      /* Set IC10 configuration */
      MODIFY_REG(RCC->IC10CFGR, RCC_IC10CFGR_IC10SEL | RCC_IC10CFGR_IC10INT,
34185ab4:	4bb8      	ldr	r3, [pc, #736]	@ (34185d98 <HAL_RCCEx_PeriphCLKConfig+0x10cc>)
34185ab6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
34185aba:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
34185abe:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
34185ac2:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34185ac6:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
34185ac8:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34185acc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
34185ace:	3b01      	subs	r3, #1
34185ad0:	041b      	lsls	r3, r3, #16
34185ad2:	4313      	orrs	r3, r2
34185ad4:	4ab0      	ldr	r2, [pc, #704]	@ (34185d98 <HAL_RCCEx_PeriphCLKConfig+0x10cc>)
34185ad6:	430b      	orrs	r3, r1
34185ad8:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
                 PeriphClkInit->ICSelection[RCC_IC10].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC10].ClockDivider - 1U) << RCC_IC10CFGR_IC10INT_Pos));

      LL_RCC_IC10_Enable();
34185adc:	f7fe fe54 	bl	34184788 <LL_RCC_IC10_Enable>
34185ae0:	e026      	b.n	34185b30 <HAL_RCCEx_PeriphCLKConfig+0xe64>
    }
    else if (PeriphClkInit->I2c4ClockSelection == RCC_I2C4CLKSOURCE_IC15)
34185ae2:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34185ae6:	f8d3 20f4 	ldr.w	r2, [r3, #244]	@ 0xf4
34185aea:	4bac      	ldr	r3, [pc, #688]	@ (34185d9c <HAL_RCCEx_PeriphCLKConfig+0x10d0>)
34185aec:	429a      	cmp	r2, r3
34185aee:	d116      	bne.n	34185b1e <HAL_RCCEx_PeriphCLKConfig+0xe52>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC15].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC15].ClockDivider));

      /* Set IC15 configuration */
      MODIFY_REG(RCC->IC15CFGR, RCC_IC15CFGR_IC15SEL | RCC_IC15CFGR_IC15INT,
34185af0:	4ba9      	ldr	r3, [pc, #676]	@ (34185d98 <HAL_RCCEx_PeriphCLKConfig+0x10cc>)
34185af2:	f8d3 30fc 	ldr.w	r3, [r3, #252]	@ 0xfc
34185af6:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
34185afa:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
34185afe:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34185b02:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
34185b04:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34185b08:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
34185b0a:	3b01      	subs	r3, #1
34185b0c:	041b      	lsls	r3, r3, #16
34185b0e:	4313      	orrs	r3, r2
34185b10:	4aa1      	ldr	r2, [pc, #644]	@ (34185d98 <HAL_RCCEx_PeriphCLKConfig+0x10cc>)
34185b12:	430b      	orrs	r3, r1
34185b14:	f8c2 30fc 	str.w	r3, [r2, #252]	@ 0xfc
                 PeriphClkInit->ICSelection[RCC_IC15].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC15].ClockDivider - 1U) << RCC_IC15CFGR_IC15INT_Pos));

      LL_RCC_IC15_Enable();
34185b18:	f7fe ff36 	bl	34184988 <LL_RCC_IC15_Enable>
34185b1c:	e008      	b.n	34185b30 <HAL_RCCEx_PeriphCLKConfig+0xe64>
    }
    else if (PeriphClkInit->I2c4ClockSelection == RCC_I2C4CLKSOURCE_CLKP)
34185b1e:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34185b22:	f8d3 20f4 	ldr.w	r2, [r3, #244]	@ 0xf4
34185b26:	4b9e      	ldr	r3, [pc, #632]	@ (34185da0 <HAL_RCCEx_PeriphCLKConfig+0x10d4>)
34185b28:	429a      	cmp	r2, r3
34185b2a:	d101      	bne.n	34185b30 <HAL_RCCEx_PeriphCLKConfig+0xe64>
    {
      LL_RCC_CLKP_Enable();
34185b2c:	f7ff f8ac 	bl	34184c88 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of I2C4 clock*/
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
34185b30:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34185b34:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
34185b38:	4618      	mov	r0, r3
34185b3a:	f7fd ff81 	bl	34183a40 <LL_RCC_SetI2CClockSource>
  }

  /*------------------------------ I3C1 Configuration ------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_I3C1) == RCC_PERIPHCLK_I3C1)
34185b3e:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34185b42:	e9d3 2300 	ldrd	r2, r3, [r3]
34185b46:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
34185b4a:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
34185b4e:	2300      	movs	r3, #0
34185b50:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
34185b54:	e9d7 0144 	ldrd	r0, r1, [r7, #272]	@ 0x110
34185b58:	4603      	mov	r3, r0
34185b5a:	460a      	mov	r2, r1
34185b5c:	4313      	orrs	r3, r2
34185b5e:	d04b      	beq.n	34185bf8 <HAL_RCCEx_PeriphCLKConfig+0xf2c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I3C1CLKSOURCE(PeriphClkInit->I3c1ClockSelection));

    if (PeriphClkInit->I3c1ClockSelection == RCC_I3C1CLKSOURCE_IC10)
34185b60:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34185b64:	f8d3 20f8 	ldr.w	r2, [r3, #248]	@ 0xf8
34185b68:	4b8e      	ldr	r3, [pc, #568]	@ (34185da4 <HAL_RCCEx_PeriphCLKConfig+0x10d8>)
34185b6a:	429a      	cmp	r2, r3
34185b6c:	d116      	bne.n	34185b9c <HAL_RCCEx_PeriphCLKConfig+0xed0>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC10].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC10].ClockDivider));

      /* Set IC10 configuration */
      MODIFY_REG(RCC->IC10CFGR, RCC_IC10CFGR_IC10SEL | RCC_IC10CFGR_IC10INT,
34185b6e:	4b8a      	ldr	r3, [pc, #552]	@ (34185d98 <HAL_RCCEx_PeriphCLKConfig+0x10cc>)
34185b70:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
34185b74:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
34185b78:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
34185b7c:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34185b80:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
34185b82:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34185b86:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
34185b88:	3b01      	subs	r3, #1
34185b8a:	041b      	lsls	r3, r3, #16
34185b8c:	4313      	orrs	r3, r2
34185b8e:	4a82      	ldr	r2, [pc, #520]	@ (34185d98 <HAL_RCCEx_PeriphCLKConfig+0x10cc>)
34185b90:	430b      	orrs	r3, r1
34185b92:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
                 PeriphClkInit->ICSelection[RCC_IC10].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC10].ClockDivider - 1U) << RCC_IC10CFGR_IC10INT_Pos));

      LL_RCC_IC10_Enable();
34185b96:	f7fe fdf7 	bl	34184788 <LL_RCC_IC10_Enable>
34185b9a:	e026      	b.n	34185bea <HAL_RCCEx_PeriphCLKConfig+0xf1e>
    }
    else if (PeriphClkInit->I3c1ClockSelection == RCC_I3C1CLKSOURCE_IC15)
34185b9c:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34185ba0:	f8d3 20f8 	ldr.w	r2, [r3, #248]	@ 0xf8
34185ba4:	4b80      	ldr	r3, [pc, #512]	@ (34185da8 <HAL_RCCEx_PeriphCLKConfig+0x10dc>)
34185ba6:	429a      	cmp	r2, r3
34185ba8:	d116      	bne.n	34185bd8 <HAL_RCCEx_PeriphCLKConfig+0xf0c>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC15].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC15].ClockDivider));

      /* Set IC15 configuration */
      MODIFY_REG(RCC->IC15CFGR, RCC_IC15CFGR_IC15SEL | RCC_IC15CFGR_IC15INT,
34185baa:	4b7b      	ldr	r3, [pc, #492]	@ (34185d98 <HAL_RCCEx_PeriphCLKConfig+0x10cc>)
34185bac:	f8d3 30fc 	ldr.w	r3, [r3, #252]	@ 0xfc
34185bb0:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
34185bb4:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
34185bb8:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34185bbc:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
34185bbe:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34185bc2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
34185bc4:	3b01      	subs	r3, #1
34185bc6:	041b      	lsls	r3, r3, #16
34185bc8:	4313      	orrs	r3, r2
34185bca:	4a73      	ldr	r2, [pc, #460]	@ (34185d98 <HAL_RCCEx_PeriphCLKConfig+0x10cc>)
34185bcc:	430b      	orrs	r3, r1
34185bce:	f8c2 30fc 	str.w	r3, [r2, #252]	@ 0xfc
                 PeriphClkInit->ICSelection[RCC_IC15].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC15].ClockDivider - 1U) << RCC_IC15CFGR_IC15INT_Pos));

      LL_RCC_IC15_Enable();
34185bd2:	f7fe fed9 	bl	34184988 <LL_RCC_IC15_Enable>
34185bd6:	e008      	b.n	34185bea <HAL_RCCEx_PeriphCLKConfig+0xf1e>
    }
    else if (PeriphClkInit->I3c1ClockSelection == RCC_I3C1CLKSOURCE_CLKP)
34185bd8:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34185bdc:	f8d3 20f8 	ldr.w	r2, [r3, #248]	@ 0xf8
34185be0:	4b72      	ldr	r3, [pc, #456]	@ (34185dac <HAL_RCCEx_PeriphCLKConfig+0x10e0>)
34185be2:	429a      	cmp	r2, r3
34185be4:	d101      	bne.n	34185bea <HAL_RCCEx_PeriphCLKConfig+0xf1e>
    {
      LL_RCC_CLKP_Enable();
34185be6:	f7ff f84f 	bl	34184c88 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of I3C1 clock*/
    __HAL_RCC_I3C1_CONFIG(PeriphClkInit->I3c1ClockSelection);
34185bea:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34185bee:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
34185bf2:	4618      	mov	r0, r3
34185bf4:	f7fd ff2f 	bl	34183a56 <LL_RCC_SetI3CClockSource>
  }

  /*------------------------------ I3C2 Configuration ------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_I3C2) == RCC_PERIPHCLK_I3C2)
34185bf8:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34185bfc:	e9d3 2300 	ldrd	r2, r3, [r3]
34185c00:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
34185c04:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
34185c08:	2300      	movs	r3, #0
34185c0a:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
34185c0e:	e9d7 0142 	ldrd	r0, r1, [r7, #264]	@ 0x108
34185c12:	4603      	mov	r3, r0
34185c14:	460a      	mov	r2, r1
34185c16:	4313      	orrs	r3, r2
34185c18:	d04b      	beq.n	34185cb2 <HAL_RCCEx_PeriphCLKConfig+0xfe6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I3C2CLKSOURCE(PeriphClkInit->I3c2ClockSelection));

    if (PeriphClkInit->I3c2ClockSelection == RCC_I3C2CLKSOURCE_IC10)
34185c1a:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34185c1e:	f8d3 20fc 	ldr.w	r2, [r3, #252]	@ 0xfc
34185c22:	4b63      	ldr	r3, [pc, #396]	@ (34185db0 <HAL_RCCEx_PeriphCLKConfig+0x10e4>)
34185c24:	429a      	cmp	r2, r3
34185c26:	d116      	bne.n	34185c56 <HAL_RCCEx_PeriphCLKConfig+0xf8a>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC10].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC10].ClockDivider));

      /* Set IC10 configuration */
      MODIFY_REG(RCC->IC10CFGR, RCC_IC10CFGR_IC10SEL | RCC_IC10CFGR_IC10INT,
34185c28:	4b5b      	ldr	r3, [pc, #364]	@ (34185d98 <HAL_RCCEx_PeriphCLKConfig+0x10cc>)
34185c2a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
34185c2e:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
34185c32:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
34185c36:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34185c3a:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
34185c3c:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34185c40:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
34185c42:	3b01      	subs	r3, #1
34185c44:	041b      	lsls	r3, r3, #16
34185c46:	4313      	orrs	r3, r2
34185c48:	4a53      	ldr	r2, [pc, #332]	@ (34185d98 <HAL_RCCEx_PeriphCLKConfig+0x10cc>)
34185c4a:	430b      	orrs	r3, r1
34185c4c:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
                 PeriphClkInit->ICSelection[RCC_IC10].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC10].ClockDivider - 1U) << RCC_IC10CFGR_IC10INT_Pos));

      LL_RCC_IC10_Enable();
34185c50:	f7fe fd9a 	bl	34184788 <LL_RCC_IC10_Enable>
34185c54:	e026      	b.n	34185ca4 <HAL_RCCEx_PeriphCLKConfig+0xfd8>
    }
    else if (PeriphClkInit->I3c2ClockSelection == RCC_I3C2CLKSOURCE_IC15)
34185c56:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34185c5a:	f8d3 20fc 	ldr.w	r2, [r3, #252]	@ 0xfc
34185c5e:	4b55      	ldr	r3, [pc, #340]	@ (34185db4 <HAL_RCCEx_PeriphCLKConfig+0x10e8>)
34185c60:	429a      	cmp	r2, r3
34185c62:	d116      	bne.n	34185c92 <HAL_RCCEx_PeriphCLKConfig+0xfc6>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC15].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC15].ClockDivider));

      /* Set IC15 configuration */
      MODIFY_REG(RCC->IC15CFGR, RCC_IC15CFGR_IC15SEL | RCC_IC15CFGR_IC15INT,
34185c64:	4b4c      	ldr	r3, [pc, #304]	@ (34185d98 <HAL_RCCEx_PeriphCLKConfig+0x10cc>)
34185c66:	f8d3 30fc 	ldr.w	r3, [r3, #252]	@ 0xfc
34185c6a:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
34185c6e:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
34185c72:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34185c76:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
34185c78:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34185c7c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
34185c7e:	3b01      	subs	r3, #1
34185c80:	041b      	lsls	r3, r3, #16
34185c82:	4313      	orrs	r3, r2
34185c84:	4a44      	ldr	r2, [pc, #272]	@ (34185d98 <HAL_RCCEx_PeriphCLKConfig+0x10cc>)
34185c86:	430b      	orrs	r3, r1
34185c88:	f8c2 30fc 	str.w	r3, [r2, #252]	@ 0xfc
                 PeriphClkInit->ICSelection[RCC_IC15].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC15].ClockDivider - 1U) << RCC_IC15CFGR_IC15INT_Pos));

      LL_RCC_IC15_Enable();
34185c8c:	f7fe fe7c 	bl	34184988 <LL_RCC_IC15_Enable>
34185c90:	e008      	b.n	34185ca4 <HAL_RCCEx_PeriphCLKConfig+0xfd8>
    }
    else if (PeriphClkInit->I3c2ClockSelection == RCC_I3C2CLKSOURCE_CLKP)
34185c92:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34185c96:	f8d3 20fc 	ldr.w	r2, [r3, #252]	@ 0xfc
34185c9a:	4b47      	ldr	r3, [pc, #284]	@ (34185db8 <HAL_RCCEx_PeriphCLKConfig+0x10ec>)
34185c9c:	429a      	cmp	r2, r3
34185c9e:	d101      	bne.n	34185ca4 <HAL_RCCEx_PeriphCLKConfig+0xfd8>
    {
      LL_RCC_CLKP_Enable();
34185ca0:	f7fe fff2 	bl	34184c88 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of I3C2 clock*/
    __HAL_RCC_I3C2_CONFIG(PeriphClkInit->I3c2ClockSelection);
34185ca4:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34185ca8:	f8d3 30fc 	ldr.w	r3, [r3, #252]	@ 0xfc
34185cac:	4618      	mov	r0, r3
34185cae:	f7fd fed2 	bl	34183a56 <LL_RCC_SetI3CClockSource>
  }

  /*---------------------------- LPTIM1 configuration ------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
34185cb2:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34185cb6:	e9d3 2300 	ldrd	r2, r3, [r3]
34185cba:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
34185cbe:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
34185cc2:	2300      	movs	r3, #0
34185cc4:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
34185cc8:	e9d7 0140 	ldrd	r0, r1, [r7, #256]	@ 0x100
34185ccc:	4603      	mov	r3, r0
34185cce:	460a      	mov	r2, r1
34185cd0:	4313      	orrs	r3, r2
34185cd2:	d02d      	beq.n	34185d30 <HAL_RCCEx_PeriphCLKConfig+0x1064>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    if (PeriphClkInit->Lptim1ClockSelection == RCC_LPTIM1CLKSOURCE_IC15)
34185cd4:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34185cd8:	f8d3 2100 	ldr.w	r2, [r3, #256]	@ 0x100
34185cdc:	4b37      	ldr	r3, [pc, #220]	@ (34185dbc <HAL_RCCEx_PeriphCLKConfig+0x10f0>)
34185cde:	429a      	cmp	r2, r3
34185ce0:	d116      	bne.n	34185d10 <HAL_RCCEx_PeriphCLKConfig+0x1044>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC15].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC15].ClockDivider));

      /* Set IC15 configuration */
      MODIFY_REG(RCC->IC15CFGR, RCC_IC15CFGR_IC15SEL | RCC_IC15CFGR_IC15INT,
34185ce2:	4b2d      	ldr	r3, [pc, #180]	@ (34185d98 <HAL_RCCEx_PeriphCLKConfig+0x10cc>)
34185ce4:	f8d3 30fc 	ldr.w	r3, [r3, #252]	@ 0xfc
34185ce8:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
34185cec:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
34185cf0:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34185cf4:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
34185cf6:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34185cfa:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
34185cfc:	3b01      	subs	r3, #1
34185cfe:	041b      	lsls	r3, r3, #16
34185d00:	4313      	orrs	r3, r2
34185d02:	4a25      	ldr	r2, [pc, #148]	@ (34185d98 <HAL_RCCEx_PeriphCLKConfig+0x10cc>)
34185d04:	430b      	orrs	r3, r1
34185d06:	f8c2 30fc 	str.w	r3, [r2, #252]	@ 0xfc
                 PeriphClkInit->ICSelection[RCC_IC15].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC15].ClockDivider - 1U) << RCC_IC15CFGR_IC15INT_Pos));

      LL_RCC_IC15_Enable();
34185d0a:	f7fe fe3d 	bl	34184988 <LL_RCC_IC15_Enable>
34185d0e:	e008      	b.n	34185d22 <HAL_RCCEx_PeriphCLKConfig+0x1056>
    }
    else if (PeriphClkInit->Lptim1ClockSelection == RCC_LPTIM1CLKSOURCE_CLKP)
34185d10:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34185d14:	f8d3 2100 	ldr.w	r2, [r3, #256]	@ 0x100
34185d18:	4b29      	ldr	r3, [pc, #164]	@ (34185dc0 <HAL_RCCEx_PeriphCLKConfig+0x10f4>)
34185d1a:	429a      	cmp	r2, r3
34185d1c:	d101      	bne.n	34185d22 <HAL_RCCEx_PeriphCLKConfig+0x1056>
    {
      LL_RCC_CLKP_Enable();
34185d1e:	f7fe ffb3 	bl	34184c88 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of LPTIM1 clock*/
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
34185d22:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34185d26:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
34185d2a:	4618      	mov	r0, r3
34185d2c:	f7fd fe9e 	bl	34183a6c <LL_RCC_SetLPTIMClockSource>
  }

  /*---------------------------- LPTIM2 configuration ------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
34185d30:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34185d34:	e9d3 2300 	ldrd	r2, r3, [r3]
34185d38:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
34185d3c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
34185d40:	2300      	movs	r3, #0
34185d42:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
34185d46:	e9d7 013e 	ldrd	r0, r1, [r7, #248]	@ 0xf8
34185d4a:	4603      	mov	r3, r0
34185d4c:	460a      	mov	r2, r1
34185d4e:	4313      	orrs	r3, r2
34185d50:	d04a      	beq.n	34185de8 <HAL_RCCEx_PeriphCLKConfig+0x111c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));

    if (PeriphClkInit->Lptim2ClockSelection == RCC_LPTIM2CLKSOURCE_IC15)
34185d52:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34185d56:	f8d3 2104 	ldr.w	r2, [r3, #260]	@ 0x104
34185d5a:	4b1a      	ldr	r3, [pc, #104]	@ (34185dc4 <HAL_RCCEx_PeriphCLKConfig+0x10f8>)
34185d5c:	429a      	cmp	r2, r3
34185d5e:	d133      	bne.n	34185dc8 <HAL_RCCEx_PeriphCLKConfig+0x10fc>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC15].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC15].ClockDivider));

      /* Set IC15 configuration */
      MODIFY_REG(RCC->IC15CFGR, RCC_IC15CFGR_IC15SEL | RCC_IC15CFGR_IC15INT,
34185d60:	4b0d      	ldr	r3, [pc, #52]	@ (34185d98 <HAL_RCCEx_PeriphCLKConfig+0x10cc>)
34185d62:	f8d3 30fc 	ldr.w	r3, [r3, #252]	@ 0xfc
34185d66:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
34185d6a:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
34185d6e:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34185d72:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
34185d74:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34185d78:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
34185d7a:	3b01      	subs	r3, #1
34185d7c:	041b      	lsls	r3, r3, #16
34185d7e:	4313      	orrs	r3, r2
34185d80:	4a05      	ldr	r2, [pc, #20]	@ (34185d98 <HAL_RCCEx_PeriphCLKConfig+0x10cc>)
34185d82:	430b      	orrs	r3, r1
34185d84:	f8c2 30fc 	str.w	r3, [r2, #252]	@ 0xfc
                 PeriphClkInit->ICSelection[RCC_IC15].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC15].ClockDivider - 1U) << RCC_IC15CFGR_IC15INT_Pos));

      LL_RCC_IC15_Enable();
34185d88:	f7fe fdfe 	bl	34184988 <LL_RCC_IC15_Enable>
34185d8c:	e025      	b.n	34185dda <HAL_RCCEx_PeriphCLKConfig+0x110e>
34185d8e:	bf00      	nop
34185d90:	0701080c 	.word	0x0701080c
34185d94:	07020c0c 	.word	0x07020c0c
34185d98:	56028000 	.word	0x56028000
34185d9c:	07030c0c 	.word	0x07030c0c
34185da0:	07010c0c 	.word	0x07010c0c
34185da4:	0702100c 	.word	0x0702100c
34185da8:	0703100c 	.word	0x0703100c
34185dac:	0701100c 	.word	0x0701100c
34185db0:	0702140c 	.word	0x0702140c
34185db4:	0703140c 	.word	0x0703140c
34185db8:	0701140c 	.word	0x0701140c
34185dbc:	0702082c 	.word	0x0702082c
34185dc0:	0701082c 	.word	0x0701082c
34185dc4:	07020c2c 	.word	0x07020c2c
    }
    else if (PeriphClkInit->Lptim2ClockSelection == RCC_LPTIM2CLKSOURCE_CLKP)
34185dc8:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34185dcc:	f8d3 2104 	ldr.w	r2, [r3, #260]	@ 0x104
34185dd0:	4bca      	ldr	r3, [pc, #808]	@ (341860fc <HAL_RCCEx_PeriphCLKConfig+0x1430>)
34185dd2:	429a      	cmp	r2, r3
34185dd4:	d101      	bne.n	34185dda <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      LL_RCC_CLKP_Enable();
34185dd6:	f7fe ff57 	bl	34184c88 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of LPTIM2 clock*/
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
34185dda:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34185dde:	f8d3 3104 	ldr.w	r3, [r3, #260]	@ 0x104
34185de2:	4618      	mov	r0, r3
34185de4:	f7fd fe42 	bl	34183a6c <LL_RCC_SetLPTIMClockSource>
  }

  /*---------------------------- LPTIM3 configuration -----------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_LPTIM3) == RCC_PERIPHCLK_LPTIM3)
34185de8:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34185dec:	e9d3 2300 	ldrd	r2, r3, [r3]
34185df0:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
34185df4:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
34185df8:	2300      	movs	r3, #0
34185dfa:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
34185dfe:	e9d7 013c 	ldrd	r0, r1, [r7, #240]	@ 0xf0
34185e02:	4603      	mov	r3, r0
34185e04:	460a      	mov	r2, r1
34185e06:	4313      	orrs	r3, r2
34185e08:	d02d      	beq.n	34185e66 <HAL_RCCEx_PeriphCLKConfig+0x119a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM3CLKSOURCE(PeriphClkInit->Lptim3ClockSelection));

    if (PeriphClkInit->Lptim3ClockSelection == RCC_LPTIM3CLKSOURCE_IC15)
34185e0a:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34185e0e:	f8d3 2108 	ldr.w	r2, [r3, #264]	@ 0x108
34185e12:	4bbb      	ldr	r3, [pc, #748]	@ (34186100 <HAL_RCCEx_PeriphCLKConfig+0x1434>)
34185e14:	429a      	cmp	r2, r3
34185e16:	d116      	bne.n	34185e46 <HAL_RCCEx_PeriphCLKConfig+0x117a>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC15].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC15].ClockDivider));

      /* Set IC15 configuration */
      MODIFY_REG(RCC->IC15CFGR, RCC_IC15CFGR_IC15SEL | RCC_IC15CFGR_IC15INT,
34185e18:	4bba      	ldr	r3, [pc, #744]	@ (34186104 <HAL_RCCEx_PeriphCLKConfig+0x1438>)
34185e1a:	f8d3 30fc 	ldr.w	r3, [r3, #252]	@ 0xfc
34185e1e:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
34185e22:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
34185e26:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34185e2a:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
34185e2c:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34185e30:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
34185e32:	3b01      	subs	r3, #1
34185e34:	041b      	lsls	r3, r3, #16
34185e36:	4313      	orrs	r3, r2
34185e38:	4ab2      	ldr	r2, [pc, #712]	@ (34186104 <HAL_RCCEx_PeriphCLKConfig+0x1438>)
34185e3a:	430b      	orrs	r3, r1
34185e3c:	f8c2 30fc 	str.w	r3, [r2, #252]	@ 0xfc
                 PeriphClkInit->ICSelection[RCC_IC15].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC15].ClockDivider - 1U) << RCC_IC15CFGR_IC15INT_Pos));

      LL_RCC_IC15_Enable();
34185e40:	f7fe fda2 	bl	34184988 <LL_RCC_IC15_Enable>
34185e44:	e008      	b.n	34185e58 <HAL_RCCEx_PeriphCLKConfig+0x118c>
    }
    else if (PeriphClkInit->Lptim3ClockSelection == RCC_LPTIM3CLKSOURCE_CLKP)
34185e46:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34185e4a:	f8d3 2108 	ldr.w	r2, [r3, #264]	@ 0x108
34185e4e:	4bae      	ldr	r3, [pc, #696]	@ (34186108 <HAL_RCCEx_PeriphCLKConfig+0x143c>)
34185e50:	429a      	cmp	r2, r3
34185e52:	d101      	bne.n	34185e58 <HAL_RCCEx_PeriphCLKConfig+0x118c>
    {
      LL_RCC_CLKP_Enable();
34185e54:	f7fe ff18 	bl	34184c88 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of LPTIM3 clock */
    __HAL_RCC_LPTIM3_CONFIG(PeriphClkInit->Lptim3ClockSelection);
34185e58:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34185e5c:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
34185e60:	4618      	mov	r0, r3
34185e62:	f7fd fe03 	bl	34183a6c <LL_RCC_SetLPTIMClockSource>
  }

  /*---------------------------- LPTIM4 configuration -----------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_LPTIM4) == RCC_PERIPHCLK_LPTIM4)
34185e66:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34185e6a:	e9d3 2300 	ldrd	r2, r3, [r3]
34185e6e:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
34185e72:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
34185e76:	2300      	movs	r3, #0
34185e78:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
34185e7c:	e9d7 013a 	ldrd	r0, r1, [r7, #232]	@ 0xe8
34185e80:	4603      	mov	r3, r0
34185e82:	460a      	mov	r2, r1
34185e84:	4313      	orrs	r3, r2
34185e86:	d02d      	beq.n	34185ee4 <HAL_RCCEx_PeriphCLKConfig+0x1218>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM4CLKSOURCE(PeriphClkInit->Lptim4ClockSelection));

    if (PeriphClkInit->Lptim4ClockSelection == RCC_LPTIM4CLKSOURCE_IC15)
34185e88:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34185e8c:	f8d3 210c 	ldr.w	r2, [r3, #268]	@ 0x10c
34185e90:	4b9e      	ldr	r3, [pc, #632]	@ (3418610c <HAL_RCCEx_PeriphCLKConfig+0x1440>)
34185e92:	429a      	cmp	r2, r3
34185e94:	d116      	bne.n	34185ec4 <HAL_RCCEx_PeriphCLKConfig+0x11f8>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC15].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC15].ClockDivider));

      /* Set IC15 configuration */
      MODIFY_REG(RCC->IC15CFGR, RCC_IC15CFGR_IC15SEL | RCC_IC15CFGR_IC15INT,
34185e96:	4b9b      	ldr	r3, [pc, #620]	@ (34186104 <HAL_RCCEx_PeriphCLKConfig+0x1438>)
34185e98:	f8d3 30fc 	ldr.w	r3, [r3, #252]	@ 0xfc
34185e9c:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
34185ea0:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
34185ea4:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34185ea8:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
34185eaa:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34185eae:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
34185eb0:	3b01      	subs	r3, #1
34185eb2:	041b      	lsls	r3, r3, #16
34185eb4:	4313      	orrs	r3, r2
34185eb6:	4a93      	ldr	r2, [pc, #588]	@ (34186104 <HAL_RCCEx_PeriphCLKConfig+0x1438>)
34185eb8:	430b      	orrs	r3, r1
34185eba:	f8c2 30fc 	str.w	r3, [r2, #252]	@ 0xfc
                 PeriphClkInit->ICSelection[RCC_IC15].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC15].ClockDivider - 1U) << RCC_IC15CFGR_IC15INT_Pos));

      LL_RCC_IC15_Enable();
34185ebe:	f7fe fd63 	bl	34184988 <LL_RCC_IC15_Enable>
34185ec2:	e008      	b.n	34185ed6 <HAL_RCCEx_PeriphCLKConfig+0x120a>
    }
    else if (PeriphClkInit->Lptim4ClockSelection == RCC_LPTIM4CLKSOURCE_CLKP)
34185ec4:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34185ec8:	f8d3 210c 	ldr.w	r2, [r3, #268]	@ 0x10c
34185ecc:	4b90      	ldr	r3, [pc, #576]	@ (34186110 <HAL_RCCEx_PeriphCLKConfig+0x1444>)
34185ece:	429a      	cmp	r2, r3
34185ed0:	d101      	bne.n	34185ed6 <HAL_RCCEx_PeriphCLKConfig+0x120a>
    {
      LL_RCC_CLKP_Enable();
34185ed2:	f7fe fed9 	bl	34184c88 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of LPTIM4 clock */
    __HAL_RCC_LPTIM4_CONFIG(PeriphClkInit->Lptim4ClockSelection);
34185ed6:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34185eda:	f8d3 310c 	ldr.w	r3, [r3, #268]	@ 0x10c
34185ede:	4618      	mov	r0, r3
34185ee0:	f7fd fdc4 	bl	34183a6c <LL_RCC_SetLPTIMClockSource>
  }

  /*---------------------------- LPTIM5 configuration -----------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_LPTIM5) == RCC_PERIPHCLK_LPTIM5)
34185ee4:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34185ee8:	e9d3 2300 	ldrd	r2, r3, [r3]
34185eec:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
34185ef0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
34185ef4:	2300      	movs	r3, #0
34185ef6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
34185efa:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
34185efe:	4603      	mov	r3, r0
34185f00:	460a      	mov	r2, r1
34185f02:	4313      	orrs	r3, r2
34185f04:	d02d      	beq.n	34185f62 <HAL_RCCEx_PeriphCLKConfig+0x1296>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM5CLKSOURCE(PeriphClkInit->Lptim5ClockSelection));

    if (PeriphClkInit->Lptim5ClockSelection == RCC_LPTIM5CLKSOURCE_IC15)
34185f06:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34185f0a:	f8d3 2110 	ldr.w	r2, [r3, #272]	@ 0x110
34185f0e:	4b81      	ldr	r3, [pc, #516]	@ (34186114 <HAL_RCCEx_PeriphCLKConfig+0x1448>)
34185f10:	429a      	cmp	r2, r3
34185f12:	d116      	bne.n	34185f42 <HAL_RCCEx_PeriphCLKConfig+0x1276>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC15].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC15].ClockDivider));

      /* Set IC15 configuration */
      MODIFY_REG(RCC->IC15CFGR, RCC_IC15CFGR_IC15SEL | RCC_IC15CFGR_IC15INT,
34185f14:	4b7b      	ldr	r3, [pc, #492]	@ (34186104 <HAL_RCCEx_PeriphCLKConfig+0x1438>)
34185f16:	f8d3 30fc 	ldr.w	r3, [r3, #252]	@ 0xfc
34185f1a:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
34185f1e:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
34185f22:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34185f26:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
34185f28:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34185f2c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
34185f2e:	3b01      	subs	r3, #1
34185f30:	041b      	lsls	r3, r3, #16
34185f32:	4313      	orrs	r3, r2
34185f34:	4a73      	ldr	r2, [pc, #460]	@ (34186104 <HAL_RCCEx_PeriphCLKConfig+0x1438>)
34185f36:	430b      	orrs	r3, r1
34185f38:	f8c2 30fc 	str.w	r3, [r2, #252]	@ 0xfc
                 PeriphClkInit->ICSelection[RCC_IC15].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC15].ClockDivider - 1U) << RCC_IC15CFGR_IC15INT_Pos));

      LL_RCC_IC15_Enable();
34185f3c:	f7fe fd24 	bl	34184988 <LL_RCC_IC15_Enable>
34185f40:	e008      	b.n	34185f54 <HAL_RCCEx_PeriphCLKConfig+0x1288>
    }
    else if (PeriphClkInit->Lptim5ClockSelection == RCC_LPTIM5CLKSOURCE_CLKP)
34185f42:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34185f46:	f8d3 2110 	ldr.w	r2, [r3, #272]	@ 0x110
34185f4a:	4b73      	ldr	r3, [pc, #460]	@ (34186118 <HAL_RCCEx_PeriphCLKConfig+0x144c>)
34185f4c:	429a      	cmp	r2, r3
34185f4e:	d101      	bne.n	34185f54 <HAL_RCCEx_PeriphCLKConfig+0x1288>
    {
      LL_RCC_CLKP_Enable();
34185f50:	f7fe fe9a 	bl	34184c88 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of LPTIM5 clock */
    __HAL_RCC_LPTIM5_CONFIG(PeriphClkInit->Lptim5ClockSelection);
34185f54:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34185f58:	f8d3 3110 	ldr.w	r3, [r3, #272]	@ 0x110
34185f5c:	4618      	mov	r0, r3
34185f5e:	f7fd fd85 	bl	34183a6c <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
34185f62:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34185f66:	e9d3 2300 	ldrd	r2, r3, [r3]
34185f6a:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
34185f6e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
34185f72:	2300      	movs	r3, #0
34185f74:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
34185f78:	e9d7 0136 	ldrd	r0, r1, [r7, #216]	@ 0xd8
34185f7c:	4603      	mov	r3, r0
34185f7e:	460a      	mov	r2, r1
34185f80:	4313      	orrs	r3, r2
34185f82:	d04b      	beq.n	3418601c <HAL_RCCEx_PeriphCLKConfig+0x1350>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    if (PeriphClkInit->Lpuart1ClockSelection == RCC_LPUART1CLKSOURCE_IC9)
34185f84:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34185f88:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
34185f8c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
34185f90:	d116      	bne.n	34185fc0 <HAL_RCCEx_PeriphCLKConfig+0x12f4>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC9].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC9].ClockDivider));

      /* Set IC9 configuration */
      MODIFY_REG(RCC->IC9CFGR, RCC_IC9CFGR_IC9SEL | RCC_IC9CFGR_IC9INT,
34185f92:	4b5c      	ldr	r3, [pc, #368]	@ (34186104 <HAL_RCCEx_PeriphCLKConfig+0x1438>)
34185f94:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
34185f98:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
34185f9c:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
34185fa0:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34185fa4:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
34185fa6:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34185faa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
34185fac:	3b01      	subs	r3, #1
34185fae:	041b      	lsls	r3, r3, #16
34185fb0:	4313      	orrs	r3, r2
34185fb2:	4a54      	ldr	r2, [pc, #336]	@ (34186104 <HAL_RCCEx_PeriphCLKConfig+0x1438>)
34185fb4:	430b      	orrs	r3, r1
34185fb6:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
                 PeriphClkInit->ICSelection[RCC_IC9].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC9].ClockDivider - 1U) << RCC_IC9CFGR_IC9INT_Pos));

      LL_RCC_IC9_Enable();
34185fba:	f7fe fba5 	bl	34184708 <LL_RCC_IC9_Enable>
34185fbe:	e026      	b.n	3418600e <HAL_RCCEx_PeriphCLKConfig+0x1342>
    }
    else if (PeriphClkInit->Lpuart1ClockSelection == RCC_LPUART1CLKSOURCE_IC14)
34185fc0:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34185fc4:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
34185fc8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
34185fcc:	d116      	bne.n	34185ffc <HAL_RCCEx_PeriphCLKConfig+0x1330>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC14].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC14].ClockDivider));

      /* Set IC14 configuration */
      MODIFY_REG(RCC->IC14CFGR, RCC_IC14CFGR_IC14SEL | RCC_IC14CFGR_IC14INT,
34185fce:	4b4d      	ldr	r3, [pc, #308]	@ (34186104 <HAL_RCCEx_PeriphCLKConfig+0x1438>)
34185fd0:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
34185fd4:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
34185fd8:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
34185fdc:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34185fe0:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
34185fe2:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34185fe6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
34185fe8:	3b01      	subs	r3, #1
34185fea:	041b      	lsls	r3, r3, #16
34185fec:	4313      	orrs	r3, r2
34185fee:	4a45      	ldr	r2, [pc, #276]	@ (34186104 <HAL_RCCEx_PeriphCLKConfig+0x1438>)
34185ff0:	430b      	orrs	r3, r1
34185ff2:	f8c2 30f8 	str.w	r3, [r2, #248]	@ 0xf8
                 PeriphClkInit->ICSelection[RCC_IC14].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC14].ClockDivider - 1U) << RCC_IC14CFGR_IC14INT_Pos));

      LL_RCC_IC14_Enable();
34185ff6:	f7fe fc87 	bl	34184908 <LL_RCC_IC14_Enable>
34185ffa:	e008      	b.n	3418600e <HAL_RCCEx_PeriphCLKConfig+0x1342>
    }
    else if (PeriphClkInit->Lpuart1ClockSelection == RCC_LPUART1CLKSOURCE_CLKP)
34185ffc:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186000:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
34186004:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
34186008:	d101      	bne.n	3418600e <HAL_RCCEx_PeriphCLKConfig+0x1342>
    {
      LL_RCC_CLKP_Enable();
3418600a:	f7fe fe3d 	bl	34184c88 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of LPUART1 clock */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
3418600e:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186012:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
34186016:	4618      	mov	r0, r3
34186018:	f7fd fd34 	bl	34183a84 <LL_RCC_SetLPUARTClockSource>
  }

  /*-------------------------- LTDC Configuration ----------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
3418601c:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186020:	e9d3 2300 	ldrd	r2, r3, [r3]
34186024:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
34186028:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
3418602c:	2300      	movs	r3, #0
3418602e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
34186032:	e9d7 0134 	ldrd	r0, r1, [r7, #208]	@ 0xd0
34186036:	4603      	mov	r3, r0
34186038:	460a      	mov	r2, r1
3418603a:	4313      	orrs	r3, r2
3418603c:	d02f      	beq.n	3418609e <HAL_RCCEx_PeriphCLKConfig+0x13d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LTDCCLKSOURCE(PeriphClkInit->LtdcClockSelection));

    if (PeriphClkInit->LtdcClockSelection == RCC_LTDCCLKSOURCE_IC16)
3418603e:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186042:	f8d3 3118 	ldr.w	r3, [r3, #280]	@ 0x118
34186046:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
3418604a:	d118      	bne.n	3418607e <HAL_RCCEx_PeriphCLKConfig+0x13b2>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC16].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC16].ClockDivider));

      /* Set IC16 configuration */
      MODIFY_REG(RCC->IC16CFGR, RCC_IC16CFGR_IC16SEL | RCC_IC16CFGR_IC16INT,
3418604c:	4b2d      	ldr	r3, [pc, #180]	@ (34186104 <HAL_RCCEx_PeriphCLKConfig+0x1438>)
3418604e:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
34186052:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
34186056:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
3418605a:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418605e:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
34186062:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186066:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
3418606a:	3b01      	subs	r3, #1
3418606c:	041b      	lsls	r3, r3, #16
3418606e:	4313      	orrs	r3, r2
34186070:	4a24      	ldr	r2, [pc, #144]	@ (34186104 <HAL_RCCEx_PeriphCLKConfig+0x1438>)
34186072:	430b      	orrs	r3, r1
34186074:	f8c2 3100 	str.w	r3, [r2, #256]	@ 0x100
                 PeriphClkInit->ICSelection[RCC_IC16].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC16].ClockDivider - 1U) << RCC_IC16CFGR_IC16INT_Pos));

      LL_RCC_IC16_Enable();
34186078:	f7fe fcc6 	bl	34184a08 <LL_RCC_IC16_Enable>
3418607c:	e008      	b.n	34186090 <HAL_RCCEx_PeriphCLKConfig+0x13c4>
    }
    else if (PeriphClkInit->LtdcClockSelection == RCC_LTDCCLKSOURCE_CLKP)
3418607e:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186082:	f8d3 3118 	ldr.w	r3, [r3, #280]	@ 0x118
34186086:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
3418608a:	d101      	bne.n	34186090 <HAL_RCCEx_PeriphCLKConfig+0x13c4>
    {
      LL_RCC_CLKP_Enable();
3418608c:	f7fe fdfc 	bl	34184c88 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of LTDC clock */
    __HAL_RCC_LTDC_CONFIG(PeriphClkInit->LtdcClockSelection);
34186090:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186094:	f8d3 3118 	ldr.w	r3, [r3, #280]	@ 0x118
34186098:	4618      	mov	r0, r3
3418609a:	f7fd fd09 	bl	34183ab0 <LL_RCC_SetLTDCClockSource>
  }

  /*---------------------------- MDF1 configuration --------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_MDF1) == RCC_PERIPHCLK_MDF1)
3418609e:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341860a2:	e9d3 2300 	ldrd	r2, r3, [r3]
341860a6:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
341860aa:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
341860ae:	2300      	movs	r3, #0
341860b0:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
341860b4:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
341860b8:	4603      	mov	r3, r0
341860ba:	460a      	mov	r2, r1
341860bc:	4313      	orrs	r3, r2
341860be:	d05b      	beq.n	34186178 <HAL_RCCEx_PeriphCLKConfig+0x14ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_MDF1CLKSOURCE(PeriphClkInit->Mdf1ClockSelection));

    if (PeriphClkInit->Mdf1ClockSelection == RCC_MDF1CLKSOURCE_IC7)
341860c0:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341860c4:	f8d3 311c 	ldr.w	r3, [r3, #284]	@ 0x11c
341860c8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
341860cc:	d126      	bne.n	3418611c <HAL_RCCEx_PeriphCLKConfig+0x1450>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC7].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC7].ClockDivider));

      /* Set IC7 configuration */
      MODIFY_REG(RCC->IC7CFGR, RCC_IC7CFGR_IC7SEL | RCC_IC7CFGR_IC7INT,
341860ce:	4b0d      	ldr	r3, [pc, #52]	@ (34186104 <HAL_RCCEx_PeriphCLKConfig+0x1438>)
341860d0:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
341860d4:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
341860d8:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
341860dc:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341860e0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
341860e2:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341860e6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
341860e8:	3b01      	subs	r3, #1
341860ea:	041b      	lsls	r3, r3, #16
341860ec:	4313      	orrs	r3, r2
341860ee:	4a05      	ldr	r2, [pc, #20]	@ (34186104 <HAL_RCCEx_PeriphCLKConfig+0x1438>)
341860f0:	430b      	orrs	r3, r1
341860f2:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
                 PeriphClkInit->ICSelection[RCC_IC7].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC7].ClockDivider - 1U) << RCC_IC7CFGR_IC7INT_Pos));

      LL_RCC_IC7_Enable();
341860f6:	f7fe fa87 	bl	34184608 <LL_RCC_IC7_Enable>
341860fa:	e036      	b.n	3418616a <HAL_RCCEx_PeriphCLKConfig+0x149e>
341860fc:	07010c2c 	.word	0x07010c2c
34186100:	0702102c 	.word	0x0702102c
34186104:	56028000 	.word	0x56028000
34186108:	0701102c 	.word	0x0701102c
3418610c:	0702142c 	.word	0x0702142c
34186110:	0701142c 	.word	0x0701142c
34186114:	0702182c 	.word	0x0702182c
34186118:	0701182c 	.word	0x0701182c
    }
    else if (PeriphClkInit->Mdf1ClockSelection == RCC_MDF1CLKSOURCE_IC8)
3418611c:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186120:	f8d3 311c 	ldr.w	r3, [r3, #284]	@ 0x11c
34186124:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
34186128:	d116      	bne.n	34186158 <HAL_RCCEx_PeriphCLKConfig+0x148c>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC8].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC8].ClockDivider));

      /* Set IC8 configuration */
      MODIFY_REG(RCC->IC8CFGR, RCC_IC8CFGR_IC8SEL | RCC_IC8CFGR_IC8INT,
3418612a:	4bb5      	ldr	r3, [pc, #724]	@ (34186400 <HAL_RCCEx_PeriphCLKConfig+0x1734>)
3418612c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
34186130:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
34186134:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
34186138:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418613c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
3418613e:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186142:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
34186144:	3b01      	subs	r3, #1
34186146:	041b      	lsls	r3, r3, #16
34186148:	4313      	orrs	r3, r2
3418614a:	4aad      	ldr	r2, [pc, #692]	@ (34186400 <HAL_RCCEx_PeriphCLKConfig+0x1734>)
3418614c:	430b      	orrs	r3, r1
3418614e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
                 PeriphClkInit->ICSelection[RCC_IC8].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC8].ClockDivider - 1U) << RCC_IC8CFGR_IC8INT_Pos));

      LL_RCC_IC8_Enable();
34186152:	f7fe fa99 	bl	34184688 <LL_RCC_IC8_Enable>
34186156:	e008      	b.n	3418616a <HAL_RCCEx_PeriphCLKConfig+0x149e>
    }
    else if (PeriphClkInit->Mdf1ClockSelection == RCC_MDF1CLKSOURCE_CLKP)
34186158:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418615c:	f8d3 311c 	ldr.w	r3, [r3, #284]	@ 0x11c
34186160:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
34186164:	d101      	bne.n	3418616a <HAL_RCCEx_PeriphCLKConfig+0x149e>
    {
      LL_RCC_CLKP_Enable();
34186166:	f7fe fd8f 	bl	34184c88 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of MDF1 clock*/
    __HAL_RCC_MDF1_CONFIG(PeriphClkInit->Mdf1ClockSelection);
3418616a:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418616e:	f8d3 311c 	ldr.w	r3, [r3, #284]	@ 0x11c
34186172:	4618      	mov	r0, r3
34186174:	f7fd fcb2 	bl	34183adc <LL_RCC_SetMDFClockSource>
  }

  /*---------------------------- PSSI configuration --------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PSSI) == RCC_PERIPHCLK_PSSI)
34186178:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418617c:	e9d3 2300 	ldrd	r2, r3, [r3]
34186180:	f002 6380 	and.w	r3, r2, #67108864	@ 0x4000000
34186184:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
34186188:	2300      	movs	r3, #0
3418618a:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
3418618e:	e9d7 0130 	ldrd	r0, r1, [r7, #192]	@ 0xc0
34186192:	4603      	mov	r3, r0
34186194:	460a      	mov	r2, r1
34186196:	4313      	orrs	r3, r2
34186198:	d02d      	beq.n	341861f6 <HAL_RCCEx_PeriphCLKConfig+0x152a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_PSSICLKSOURCE(PeriphClkInit->PssiClockSelection));

    if (PeriphClkInit->PssiClockSelection == RCC_PSSICLKSOURCE_IC20)
3418619a:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418619e:	f8d3 3120 	ldr.w	r3, [r3, #288]	@ 0x120
341861a2:	2b20      	cmp	r3, #32
341861a4:	d118      	bne.n	341861d8 <HAL_RCCEx_PeriphCLKConfig+0x150c>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC20].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC20].ClockDivider));

      /* Set IC20 configuration */
      MODIFY_REG(RCC->IC20CFGR, RCC_IC20CFGR_IC20SEL | RCC_IC20CFGR_IC20INT,
341861a6:	4b96      	ldr	r3, [pc, #600]	@ (34186400 <HAL_RCCEx_PeriphCLKConfig+0x1734>)
341861a8:	f8d3 3110 	ldr.w	r3, [r3, #272]	@ 0x110
341861ac:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
341861b0:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
341861b4:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341861b8:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
341861bc:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341861c0:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
341861c4:	3b01      	subs	r3, #1
341861c6:	041b      	lsls	r3, r3, #16
341861c8:	4313      	orrs	r3, r2
341861ca:	4a8d      	ldr	r2, [pc, #564]	@ (34186400 <HAL_RCCEx_PeriphCLKConfig+0x1734>)
341861cc:	430b      	orrs	r3, r1
341861ce:	f8c2 3110 	str.w	r3, [r2, #272]	@ 0x110
                 PeriphClkInit->ICSelection[RCC_IC20].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC20].ClockDivider - 1U) << RCC_IC20CFGR_IC20INT_Pos));

      LL_RCC_IC20_Enable();
341861d2:	f7fe fd19 	bl	34184c08 <LL_RCC_IC20_Enable>
341861d6:	e007      	b.n	341861e8 <HAL_RCCEx_PeriphCLKConfig+0x151c>
    }
    else if (PeriphClkInit->PssiClockSelection == RCC_PSSICLKSOURCE_CLKP)
341861d8:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341861dc:	f8d3 3120 	ldr.w	r3, [r3, #288]	@ 0x120
341861e0:	2b10      	cmp	r3, #16
341861e2:	d101      	bne.n	341861e8 <HAL_RCCEx_PeriphCLKConfig+0x151c>
    {
      LL_RCC_CLKP_Enable();
341861e4:	f7fe fd50 	bl	34184c88 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of PSSI clock*/
    __HAL_RCC_PSSI_CONFIG(PeriphClkInit->PssiClockSelection);
341861e8:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341861ec:	f8d3 3120 	ldr.w	r3, [r3, #288]	@ 0x120
341861f0:	4618      	mov	r0, r3
341861f2:	f7fd fc9f 	bl	34183b34 <LL_RCC_SetPSSIClockSource>
  }

  /*---------------------------- SAI1 configuration --------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
341861f6:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341861fa:	e9d3 2300 	ldrd	r2, r3, [r3]
341861fe:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
34186202:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
34186206:	2300      	movs	r3, #0
34186208:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
3418620c:	e9d7 012e 	ldrd	r0, r1, [r7, #184]	@ 0xb8
34186210:	4603      	mov	r3, r0
34186212:	460a      	mov	r2, r1
34186214:	4313      	orrs	r3, r2
34186216:	d04b      	beq.n	341862b0 <HAL_RCCEx_PeriphCLKConfig+0x15e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    if (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_IC7)
34186218:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418621c:	f8d3 2124 	ldr.w	r2, [r3, #292]	@ 0x124
34186220:	4b78      	ldr	r3, [pc, #480]	@ (34186404 <HAL_RCCEx_PeriphCLKConfig+0x1738>)
34186222:	429a      	cmp	r2, r3
34186224:	d116      	bne.n	34186254 <HAL_RCCEx_PeriphCLKConfig+0x1588>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC7].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC7].ClockDivider));

      /* Set IC7 configuration */
      MODIFY_REG(RCC->IC7CFGR, RCC_IC7CFGR_IC7SEL | RCC_IC7CFGR_IC7INT,
34186226:	4b76      	ldr	r3, [pc, #472]	@ (34186400 <HAL_RCCEx_PeriphCLKConfig+0x1734>)
34186228:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
3418622c:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
34186230:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
34186234:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186238:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
3418623a:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418623e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
34186240:	3b01      	subs	r3, #1
34186242:	041b      	lsls	r3, r3, #16
34186244:	4313      	orrs	r3, r2
34186246:	4a6e      	ldr	r2, [pc, #440]	@ (34186400 <HAL_RCCEx_PeriphCLKConfig+0x1734>)
34186248:	430b      	orrs	r3, r1
3418624a:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
                 PeriphClkInit->ICSelection[RCC_IC7].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC7].ClockDivider - 1U) << RCC_IC7CFGR_IC7INT_Pos));

      LL_RCC_IC7_Enable();
3418624e:	f7fe f9db 	bl	34184608 <LL_RCC_IC7_Enable>
34186252:	e026      	b.n	341862a2 <HAL_RCCEx_PeriphCLKConfig+0x15d6>
    }
    else if (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_IC8)
34186254:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186258:	f8d3 2124 	ldr.w	r2, [r3, #292]	@ 0x124
3418625c:	4b6a      	ldr	r3, [pc, #424]	@ (34186408 <HAL_RCCEx_PeriphCLKConfig+0x173c>)
3418625e:	429a      	cmp	r2, r3
34186260:	d116      	bne.n	34186290 <HAL_RCCEx_PeriphCLKConfig+0x15c4>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC8].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC8].ClockDivider));

      /* Set IC8 configuration */
      MODIFY_REG(RCC->IC8CFGR, RCC_IC8CFGR_IC8SEL | RCC_IC8CFGR_IC8INT,
34186262:	4b67      	ldr	r3, [pc, #412]	@ (34186400 <HAL_RCCEx_PeriphCLKConfig+0x1734>)
34186264:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
34186268:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
3418626c:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
34186270:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186274:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
34186276:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418627a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
3418627c:	3b01      	subs	r3, #1
3418627e:	041b      	lsls	r3, r3, #16
34186280:	4313      	orrs	r3, r2
34186282:	4a5f      	ldr	r2, [pc, #380]	@ (34186400 <HAL_RCCEx_PeriphCLKConfig+0x1734>)
34186284:	430b      	orrs	r3, r1
34186286:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
                 PeriphClkInit->ICSelection[RCC_IC8].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC8].ClockDivider - 1U) << RCC_IC8CFGR_IC8INT_Pos));

      LL_RCC_IC8_Enable();
3418628a:	f7fe f9fd 	bl	34184688 <LL_RCC_IC8_Enable>
3418628e:	e008      	b.n	341862a2 <HAL_RCCEx_PeriphCLKConfig+0x15d6>
    }
    else if (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_CLKP)
34186290:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186294:	f8d3 2124 	ldr.w	r2, [r3, #292]	@ 0x124
34186298:	4b5c      	ldr	r3, [pc, #368]	@ (3418640c <HAL_RCCEx_PeriphCLKConfig+0x1740>)
3418629a:	429a      	cmp	r2, r3
3418629c:	d101      	bne.n	341862a2 <HAL_RCCEx_PeriphCLKConfig+0x15d6>
    {
      LL_RCC_CLKP_Enable();
3418629e:	f7fe fcf3 	bl	34184c88 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of SAI1 clock*/
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
341862a2:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341862a6:	f8d3 3124 	ldr.w	r3, [r3, #292]	@ 0x124
341862aa:	4618      	mov	r0, r3
341862ac:	f7fd fc58 	bl	34183b60 <LL_RCC_SetSAIClockSource>
  }

  /*---------------------------- SAI2 configuration --------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2)
341862b0:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341862b4:	e9d3 2300 	ldrd	r2, r3, [r3]
341862b8:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
341862bc:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
341862c0:	2300      	movs	r3, #0
341862c2:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
341862c6:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
341862ca:	4603      	mov	r3, r0
341862cc:	460a      	mov	r2, r1
341862ce:	4313      	orrs	r3, r2
341862d0:	d04b      	beq.n	3418636a <HAL_RCCEx_PeriphCLKConfig+0x169e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    if (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_IC7)
341862d2:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341862d6:	f8d3 2128 	ldr.w	r2, [r3, #296]	@ 0x128
341862da:	4b4d      	ldr	r3, [pc, #308]	@ (34186410 <HAL_RCCEx_PeriphCLKConfig+0x1744>)
341862dc:	429a      	cmp	r2, r3
341862de:	d116      	bne.n	3418630e <HAL_RCCEx_PeriphCLKConfig+0x1642>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC7].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC7].ClockDivider));

      /* Set IC7 configuration */
      MODIFY_REG(RCC->IC7CFGR, RCC_IC7CFGR_IC7SEL | RCC_IC7CFGR_IC7INT,
341862e0:	4b47      	ldr	r3, [pc, #284]	@ (34186400 <HAL_RCCEx_PeriphCLKConfig+0x1734>)
341862e2:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
341862e6:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
341862ea:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
341862ee:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341862f2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
341862f4:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341862f8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
341862fa:	3b01      	subs	r3, #1
341862fc:	041b      	lsls	r3, r3, #16
341862fe:	4313      	orrs	r3, r2
34186300:	4a3f      	ldr	r2, [pc, #252]	@ (34186400 <HAL_RCCEx_PeriphCLKConfig+0x1734>)
34186302:	430b      	orrs	r3, r1
34186304:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
                 PeriphClkInit->ICSelection[RCC_IC7].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC7].ClockDivider - 1U) << RCC_IC7CFGR_IC7INT_Pos));

      LL_RCC_IC7_Enable();
34186308:	f7fe f97e 	bl	34184608 <LL_RCC_IC7_Enable>
3418630c:	e026      	b.n	3418635c <HAL_RCCEx_PeriphCLKConfig+0x1690>
    }
    else if (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_IC8)
3418630e:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186312:	f8d3 2128 	ldr.w	r2, [r3, #296]	@ 0x128
34186316:	4b3f      	ldr	r3, [pc, #252]	@ (34186414 <HAL_RCCEx_PeriphCLKConfig+0x1748>)
34186318:	429a      	cmp	r2, r3
3418631a:	d116      	bne.n	3418634a <HAL_RCCEx_PeriphCLKConfig+0x167e>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC8].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC8].ClockDivider));

      /* Set IC8 configuration */
      MODIFY_REG(RCC->IC8CFGR, RCC_IC8CFGR_IC8SEL | RCC_IC8CFGR_IC8INT,
3418631c:	4b38      	ldr	r3, [pc, #224]	@ (34186400 <HAL_RCCEx_PeriphCLKConfig+0x1734>)
3418631e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
34186322:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
34186326:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
3418632a:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418632e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
34186330:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186334:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
34186336:	3b01      	subs	r3, #1
34186338:	041b      	lsls	r3, r3, #16
3418633a:	4313      	orrs	r3, r2
3418633c:	4a30      	ldr	r2, [pc, #192]	@ (34186400 <HAL_RCCEx_PeriphCLKConfig+0x1734>)
3418633e:	430b      	orrs	r3, r1
34186340:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
                 PeriphClkInit->ICSelection[RCC_IC8].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC8].ClockDivider - 1U) << RCC_IC8CFGR_IC8INT_Pos));

      LL_RCC_IC8_Enable();
34186344:	f7fe f9a0 	bl	34184688 <LL_RCC_IC8_Enable>
34186348:	e008      	b.n	3418635c <HAL_RCCEx_PeriphCLKConfig+0x1690>
    }
    else if (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_CLKP)
3418634a:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418634e:	f8d3 2128 	ldr.w	r2, [r3, #296]	@ 0x128
34186352:	4b31      	ldr	r3, [pc, #196]	@ (34186418 <HAL_RCCEx_PeriphCLKConfig+0x174c>)
34186354:	429a      	cmp	r2, r3
34186356:	d101      	bne.n	3418635c <HAL_RCCEx_PeriphCLKConfig+0x1690>
    {
      LL_RCC_CLKP_Enable();
34186358:	f7fe fc96 	bl	34184c88 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of SAI2 clock*/
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
3418635c:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186360:	f8d3 3128 	ldr.w	r3, [r3, #296]	@ 0x128
34186364:	4618      	mov	r0, r3
34186366:	f7fd fbfb 	bl	34183b60 <LL_RCC_SetSAIClockSource>
  }

  /*---------------------------- SPDIFRX1 configuration -------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_SPDIFRX1) == RCC_PERIPHCLK_SPDIFRX1)
3418636a:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418636e:	e9d3 2300 	ldrd	r2, r3, [r3]
34186372:	2100      	movs	r1, #0
34186374:	f8c7 10a8 	str.w	r1, [r7, #168]	@ 0xa8
34186378:	f003 0301 	and.w	r3, r3, #1
3418637c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
34186380:	e9d7 012a 	ldrd	r0, r1, [r7, #168]	@ 0xa8
34186384:	4603      	mov	r3, r0
34186386:	460a      	mov	r2, r1
34186388:	4313      	orrs	r3, r2
3418638a:	d056      	beq.n	3418643a <HAL_RCCEx_PeriphCLKConfig+0x176e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPDIFRX1CLKSOURCE(PeriphClkInit->Spdifrx1ClockSelection));

    if (PeriphClkInit->Spdifrx1ClockSelection == RCC_SPDIFRX1CLKSOURCE_IC7)
3418638c:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186390:	f8d3 314c 	ldr.w	r3, [r3, #332]	@ 0x14c
34186394:	2b02      	cmp	r3, #2
34186396:	d116      	bne.n	341863c6 <HAL_RCCEx_PeriphCLKConfig+0x16fa>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC7].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC7].ClockDivider));

      /* Set IC7 configuration */
      MODIFY_REG(RCC->IC7CFGR, RCC_IC7CFGR_IC7SEL | RCC_IC7CFGR_IC7INT,
34186398:	4b19      	ldr	r3, [pc, #100]	@ (34186400 <HAL_RCCEx_PeriphCLKConfig+0x1734>)
3418639a:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
3418639e:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
341863a2:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
341863a6:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341863aa:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
341863ac:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341863b0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
341863b2:	3b01      	subs	r3, #1
341863b4:	041b      	lsls	r3, r3, #16
341863b6:	4313      	orrs	r3, r2
341863b8:	4a11      	ldr	r2, [pc, #68]	@ (34186400 <HAL_RCCEx_PeriphCLKConfig+0x1734>)
341863ba:	430b      	orrs	r3, r1
341863bc:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
                 PeriphClkInit->ICSelection[RCC_IC7].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC7].ClockDivider - 1U) << RCC_IC7CFGR_IC7INT_Pos));

      LL_RCC_IC7_Enable();
341863c0:	f7fe f922 	bl	34184608 <LL_RCC_IC7_Enable>
341863c4:	e032      	b.n	3418642c <HAL_RCCEx_PeriphCLKConfig+0x1760>
    }
    else if (PeriphClkInit->Spdifrx1ClockSelection == RCC_SPDIFRX1CLKSOURCE_IC8)
341863c6:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341863ca:	f8d3 314c 	ldr.w	r3, [r3, #332]	@ 0x14c
341863ce:	2b03      	cmp	r3, #3
341863d0:	d124      	bne.n	3418641c <HAL_RCCEx_PeriphCLKConfig+0x1750>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC8].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC8].ClockDivider));

      /* Set IC8 configuration */
      MODIFY_REG(RCC->IC8CFGR, RCC_IC8CFGR_IC8SEL | RCC_IC8CFGR_IC8INT,
341863d2:	4b0b      	ldr	r3, [pc, #44]	@ (34186400 <HAL_RCCEx_PeriphCLKConfig+0x1734>)
341863d4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
341863d8:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
341863dc:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
341863e0:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341863e4:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
341863e6:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341863ea:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
341863ec:	3b01      	subs	r3, #1
341863ee:	041b      	lsls	r3, r3, #16
341863f0:	4313      	orrs	r3, r2
341863f2:	4a03      	ldr	r2, [pc, #12]	@ (34186400 <HAL_RCCEx_PeriphCLKConfig+0x1734>)
341863f4:	430b      	orrs	r3, r1
341863f6:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
                 PeriphClkInit->ICSelection[RCC_IC8].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC8].ClockDivider - 1U) << RCC_IC8CFGR_IC8INT_Pos));

      LL_RCC_IC8_Enable();
341863fa:	f7fe f945 	bl	34184688 <LL_RCC_IC8_Enable>
341863fe:	e015      	b.n	3418642c <HAL_RCCEx_PeriphCLKConfig+0x1760>
34186400:	56028000 	.word	0x56028000
34186404:	07021418 	.word	0x07021418
34186408:	07031418 	.word	0x07031418
3418640c:	07011418 	.word	0x07011418
34186410:	07021818 	.word	0x07021818
34186414:	07031818 	.word	0x07031818
34186418:	07011818 	.word	0x07011818
    }
    else if (PeriphClkInit->Spdifrx1ClockSelection == RCC_SPDIFRX1CLKSOURCE_CLKP)
3418641c:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186420:	f8d3 314c 	ldr.w	r3, [r3, #332]	@ 0x14c
34186424:	2b01      	cmp	r3, #1
34186426:	d101      	bne.n	3418642c <HAL_RCCEx_PeriphCLKConfig+0x1760>
    {
      LL_RCC_CLKP_Enable();
34186428:	f7fe fc2e 	bl	34184c88 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of SPDIFRX1 clock */
    __HAL_RCC_SPDIFRX1_CONFIG(PeriphClkInit->Spdifrx1ClockSelection);
3418642c:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186430:	f8d3 314c 	ldr.w	r3, [r3, #332]	@ 0x14c
34186434:	4618      	mov	r0, r3
34186436:	f7fd fba9 	bl	34183b8c <LL_RCC_SetSPDIFRXClockSource>
  }

  /*---------------------------- SPI1 configuration --------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_SPI1) == RCC_PERIPHCLK_SPI1)
3418643a:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418643e:	e9d3 2300 	ldrd	r2, r3, [r3]
34186442:	2100      	movs	r1, #0
34186444:	f8c7 10a0 	str.w	r1, [r7, #160]	@ 0xa0
34186448:	f003 0302 	and.w	r3, r3, #2
3418644c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
34186450:	e9d7 0128 	ldrd	r0, r1, [r7, #160]	@ 0xa0
34186454:	4603      	mov	r3, r0
34186456:	460a      	mov	r2, r1
34186458:	4313      	orrs	r3, r2
3418645a:	d04b      	beq.n	341864f4 <HAL_RCCEx_PeriphCLKConfig+0x1828>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI1CLKSOURCE(PeriphClkInit->Spi1ClockSelection));

    if (PeriphClkInit->Spi1ClockSelection == RCC_SPI1CLKSOURCE_IC8)
3418645c:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186460:	f8d3 2134 	ldr.w	r2, [r3, #308]	@ 0x134
34186464:	4bc6      	ldr	r3, [pc, #792]	@ (34186780 <HAL_RCCEx_PeriphCLKConfig+0x1ab4>)
34186466:	429a      	cmp	r2, r3
34186468:	d116      	bne.n	34186498 <HAL_RCCEx_PeriphCLKConfig+0x17cc>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC8].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC8].ClockDivider));

      /* Set IC8 configuration */
      MODIFY_REG(RCC->IC8CFGR, RCC_IC8CFGR_IC8SEL | RCC_IC8CFGR_IC8INT,
3418646a:	4bc6      	ldr	r3, [pc, #792]	@ (34186784 <HAL_RCCEx_PeriphCLKConfig+0x1ab8>)
3418646c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
34186470:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
34186474:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
34186478:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418647c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
3418647e:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186482:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
34186484:	3b01      	subs	r3, #1
34186486:	041b      	lsls	r3, r3, #16
34186488:	4313      	orrs	r3, r2
3418648a:	4abe      	ldr	r2, [pc, #760]	@ (34186784 <HAL_RCCEx_PeriphCLKConfig+0x1ab8>)
3418648c:	430b      	orrs	r3, r1
3418648e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
                 PeriphClkInit->ICSelection[RCC_IC8].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC8].ClockDivider - 1U) << RCC_IC8CFGR_IC8INT_Pos));

      LL_RCC_IC8_Enable();
34186492:	f7fe f8f9 	bl	34184688 <LL_RCC_IC8_Enable>
34186496:	e026      	b.n	341864e6 <HAL_RCCEx_PeriphCLKConfig+0x181a>
    }
    else if (PeriphClkInit->Spi1ClockSelection == RCC_SPI1CLKSOURCE_IC9)
34186498:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418649c:	f8d3 2134 	ldr.w	r2, [r3, #308]	@ 0x134
341864a0:	4bb9      	ldr	r3, [pc, #740]	@ (34186788 <HAL_RCCEx_PeriphCLKConfig+0x1abc>)
341864a2:	429a      	cmp	r2, r3
341864a4:	d116      	bne.n	341864d4 <HAL_RCCEx_PeriphCLKConfig+0x1808>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC9].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC9].ClockDivider));

      /* Set IC9 configuration */
      MODIFY_REG(RCC->IC9CFGR, RCC_IC9CFGR_IC9SEL | RCC_IC9CFGR_IC9INT,
341864a6:	4bb7      	ldr	r3, [pc, #732]	@ (34186784 <HAL_RCCEx_PeriphCLKConfig+0x1ab8>)
341864a8:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
341864ac:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
341864b0:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
341864b4:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341864b8:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
341864ba:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341864be:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
341864c0:	3b01      	subs	r3, #1
341864c2:	041b      	lsls	r3, r3, #16
341864c4:	4313      	orrs	r3, r2
341864c6:	4aaf      	ldr	r2, [pc, #700]	@ (34186784 <HAL_RCCEx_PeriphCLKConfig+0x1ab8>)
341864c8:	430b      	orrs	r3, r1
341864ca:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
                 PeriphClkInit->ICSelection[RCC_IC9].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC9].ClockDivider - 1U) << RCC_IC9CFGR_IC9INT_Pos));

      LL_RCC_IC9_Enable();
341864ce:	f7fe f91b 	bl	34184708 <LL_RCC_IC9_Enable>
341864d2:	e008      	b.n	341864e6 <HAL_RCCEx_PeriphCLKConfig+0x181a>
    }
    else if (PeriphClkInit->Spi1ClockSelection == RCC_SPI1CLKSOURCE_CLKP)
341864d4:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341864d8:	f8d3 2134 	ldr.w	r2, [r3, #308]	@ 0x134
341864dc:	4bab      	ldr	r3, [pc, #684]	@ (3418678c <HAL_RCCEx_PeriphCLKConfig+0x1ac0>)
341864de:	429a      	cmp	r2, r3
341864e0:	d101      	bne.n	341864e6 <HAL_RCCEx_PeriphCLKConfig+0x181a>
    {
      LL_RCC_CLKP_Enable();
341864e2:	f7fe fbd1 	bl	34184c88 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of SPI1 clock*/
    __HAL_RCC_SPI1_CONFIG(PeriphClkInit->Spi1ClockSelection);
341864e6:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341864ea:	f8d3 3134 	ldr.w	r3, [r3, #308]	@ 0x134
341864ee:	4618      	mov	r0, r3
341864f0:	f7fd fb62 	bl	34183bb8 <LL_RCC_SetSPIClockSource>
  }

  /*---------------------------- SPI2 configuration ---------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_SPI2) == RCC_PERIPHCLK_SPI2)
341864f4:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341864f8:	e9d3 2300 	ldrd	r2, r3, [r3]
341864fc:	2100      	movs	r1, #0
341864fe:	f8c7 1098 	str.w	r1, [r7, #152]	@ 0x98
34186502:	f003 0304 	and.w	r3, r3, #4
34186506:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
3418650a:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
3418650e:	4603      	mov	r3, r0
34186510:	460a      	mov	r2, r1
34186512:	4313      	orrs	r3, r2
34186514:	d04b      	beq.n	341865ae <HAL_RCCEx_PeriphCLKConfig+0x18e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI2CLKSOURCE(PeriphClkInit->Spi2ClockSelection));

    if (PeriphClkInit->Spi2ClockSelection == RCC_SPI2CLKSOURCE_IC8)
34186516:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418651a:	f8d3 2138 	ldr.w	r2, [r3, #312]	@ 0x138
3418651e:	4b9c      	ldr	r3, [pc, #624]	@ (34186790 <HAL_RCCEx_PeriphCLKConfig+0x1ac4>)
34186520:	429a      	cmp	r2, r3
34186522:	d116      	bne.n	34186552 <HAL_RCCEx_PeriphCLKConfig+0x1886>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC8].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC8].ClockDivider));

      /* Set IC8 configuration */
      MODIFY_REG(RCC->IC8CFGR, RCC_IC8CFGR_IC8SEL | RCC_IC8CFGR_IC8INT,
34186524:	4b97      	ldr	r3, [pc, #604]	@ (34186784 <HAL_RCCEx_PeriphCLKConfig+0x1ab8>)
34186526:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
3418652a:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
3418652e:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
34186532:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186536:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
34186538:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418653c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
3418653e:	3b01      	subs	r3, #1
34186540:	041b      	lsls	r3, r3, #16
34186542:	4313      	orrs	r3, r2
34186544:	4a8f      	ldr	r2, [pc, #572]	@ (34186784 <HAL_RCCEx_PeriphCLKConfig+0x1ab8>)
34186546:	430b      	orrs	r3, r1
34186548:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
                 PeriphClkInit->ICSelection[RCC_IC8].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC8].ClockDivider - 1U) << RCC_IC8CFGR_IC8INT_Pos));

      LL_RCC_IC8_Enable();
3418654c:	f7fe f89c 	bl	34184688 <LL_RCC_IC8_Enable>
34186550:	e026      	b.n	341865a0 <HAL_RCCEx_PeriphCLKConfig+0x18d4>
    }
    else if (PeriphClkInit->Spi2ClockSelection == RCC_SPI2CLKSOURCE_IC9)
34186552:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186556:	f8d3 2138 	ldr.w	r2, [r3, #312]	@ 0x138
3418655a:	4b8e      	ldr	r3, [pc, #568]	@ (34186794 <HAL_RCCEx_PeriphCLKConfig+0x1ac8>)
3418655c:	429a      	cmp	r2, r3
3418655e:	d116      	bne.n	3418658e <HAL_RCCEx_PeriphCLKConfig+0x18c2>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC9].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC9].ClockDivider));

      /* Set IC9 configuration */
      MODIFY_REG(RCC->IC9CFGR, RCC_IC9CFGR_IC9SEL | RCC_IC9CFGR_IC9INT,
34186560:	4b88      	ldr	r3, [pc, #544]	@ (34186784 <HAL_RCCEx_PeriphCLKConfig+0x1ab8>)
34186562:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
34186566:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
3418656a:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
3418656e:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186572:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
34186574:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186578:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
3418657a:	3b01      	subs	r3, #1
3418657c:	041b      	lsls	r3, r3, #16
3418657e:	4313      	orrs	r3, r2
34186580:	4a80      	ldr	r2, [pc, #512]	@ (34186784 <HAL_RCCEx_PeriphCLKConfig+0x1ab8>)
34186582:	430b      	orrs	r3, r1
34186584:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
                 PeriphClkInit->ICSelection[RCC_IC9].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC9].ClockDivider - 1U) << RCC_IC9CFGR_IC9INT_Pos));

      LL_RCC_IC9_Enable();
34186588:	f7fe f8be 	bl	34184708 <LL_RCC_IC9_Enable>
3418658c:	e008      	b.n	341865a0 <HAL_RCCEx_PeriphCLKConfig+0x18d4>
    }
    else if (PeriphClkInit->Spi2ClockSelection == RCC_SPI2CLKSOURCE_CLKP)
3418658e:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186592:	f8d3 2138 	ldr.w	r2, [r3, #312]	@ 0x138
34186596:	4b80      	ldr	r3, [pc, #512]	@ (34186798 <HAL_RCCEx_PeriphCLKConfig+0x1acc>)
34186598:	429a      	cmp	r2, r3
3418659a:	d101      	bne.n	341865a0 <HAL_RCCEx_PeriphCLKConfig+0x18d4>
    {
      LL_RCC_CLKP_Enable();
3418659c:	f7fe fb74 	bl	34184c88 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of SPI2 clock*/
    __HAL_RCC_SPI2_CONFIG(PeriphClkInit->Spi2ClockSelection);
341865a0:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341865a4:	f8d3 3138 	ldr.w	r3, [r3, #312]	@ 0x138
341865a8:	4618      	mov	r0, r3
341865aa:	f7fd fb05 	bl	34183bb8 <LL_RCC_SetSPIClockSource>
  }

  /*---------------------------- SPI3 configuration ---------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_SPI3) == RCC_PERIPHCLK_SPI3)
341865ae:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341865b2:	e9d3 2300 	ldrd	r2, r3, [r3]
341865b6:	2100      	movs	r1, #0
341865b8:	f8c7 1090 	str.w	r1, [r7, #144]	@ 0x90
341865bc:	f003 0308 	and.w	r3, r3, #8
341865c0:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
341865c4:	e9d7 0124 	ldrd	r0, r1, [r7, #144]	@ 0x90
341865c8:	4603      	mov	r3, r0
341865ca:	460a      	mov	r2, r1
341865cc:	4313      	orrs	r3, r2
341865ce:	d04b      	beq.n	34186668 <HAL_RCCEx_PeriphCLKConfig+0x199c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI3CLKSOURCE(PeriphClkInit->Spi3ClockSelection));

    if (PeriphClkInit->Spi3ClockSelection == RCC_SPI3CLKSOURCE_IC8)
341865d0:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341865d4:	f8d3 213c 	ldr.w	r2, [r3, #316]	@ 0x13c
341865d8:	4b70      	ldr	r3, [pc, #448]	@ (3418679c <HAL_RCCEx_PeriphCLKConfig+0x1ad0>)
341865da:	429a      	cmp	r2, r3
341865dc:	d116      	bne.n	3418660c <HAL_RCCEx_PeriphCLKConfig+0x1940>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC8].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC8].ClockDivider));

      /* Set IC8 configuration */
      MODIFY_REG(RCC->IC8CFGR, RCC_IC8CFGR_IC8SEL | RCC_IC8CFGR_IC8INT,
341865de:	4b69      	ldr	r3, [pc, #420]	@ (34186784 <HAL_RCCEx_PeriphCLKConfig+0x1ab8>)
341865e0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
341865e4:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
341865e8:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
341865ec:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341865f0:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
341865f2:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341865f6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
341865f8:	3b01      	subs	r3, #1
341865fa:	041b      	lsls	r3, r3, #16
341865fc:	4313      	orrs	r3, r2
341865fe:	4a61      	ldr	r2, [pc, #388]	@ (34186784 <HAL_RCCEx_PeriphCLKConfig+0x1ab8>)
34186600:	430b      	orrs	r3, r1
34186602:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
                 PeriphClkInit->ICSelection[RCC_IC8].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC8].ClockDivider - 1U) << RCC_IC8CFGR_IC8INT_Pos));

      LL_RCC_IC8_Enable();
34186606:	f7fe f83f 	bl	34184688 <LL_RCC_IC8_Enable>
3418660a:	e026      	b.n	3418665a <HAL_RCCEx_PeriphCLKConfig+0x198e>
    }
    else if (PeriphClkInit->Spi3ClockSelection == RCC_SPI3CLKSOURCE_IC9)
3418660c:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186610:	f8d3 213c 	ldr.w	r2, [r3, #316]	@ 0x13c
34186614:	4b62      	ldr	r3, [pc, #392]	@ (341867a0 <HAL_RCCEx_PeriphCLKConfig+0x1ad4>)
34186616:	429a      	cmp	r2, r3
34186618:	d116      	bne.n	34186648 <HAL_RCCEx_PeriphCLKConfig+0x197c>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC9].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC9].ClockDivider));

      /* Set IC9 configuration */
      MODIFY_REG(RCC->IC9CFGR, RCC_IC9CFGR_IC9SEL | RCC_IC9CFGR_IC9INT,
3418661a:	4b5a      	ldr	r3, [pc, #360]	@ (34186784 <HAL_RCCEx_PeriphCLKConfig+0x1ab8>)
3418661c:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
34186620:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
34186624:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
34186628:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418662c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
3418662e:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186632:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
34186634:	3b01      	subs	r3, #1
34186636:	041b      	lsls	r3, r3, #16
34186638:	4313      	orrs	r3, r2
3418663a:	4a52      	ldr	r2, [pc, #328]	@ (34186784 <HAL_RCCEx_PeriphCLKConfig+0x1ab8>)
3418663c:	430b      	orrs	r3, r1
3418663e:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
                 PeriphClkInit->ICSelection[RCC_IC9].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC9].ClockDivider - 1U) << RCC_IC9CFGR_IC9INT_Pos));

      LL_RCC_IC9_Enable();
34186642:	f7fe f861 	bl	34184708 <LL_RCC_IC9_Enable>
34186646:	e008      	b.n	3418665a <HAL_RCCEx_PeriphCLKConfig+0x198e>
    }
    else if (PeriphClkInit->Spi3ClockSelection == RCC_SPI3CLKSOURCE_CLKP)
34186648:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418664c:	f8d3 213c 	ldr.w	r2, [r3, #316]	@ 0x13c
34186650:	4b54      	ldr	r3, [pc, #336]	@ (341867a4 <HAL_RCCEx_PeriphCLKConfig+0x1ad8>)
34186652:	429a      	cmp	r2, r3
34186654:	d101      	bne.n	3418665a <HAL_RCCEx_PeriphCLKConfig+0x198e>
    {
      LL_RCC_CLKP_Enable();
34186656:	f7fe fb17 	bl	34184c88 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of SPI3 clock*/
    __HAL_RCC_SPI3_CONFIG(PeriphClkInit->Spi3ClockSelection);
3418665a:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418665e:	f8d3 313c 	ldr.w	r3, [r3, #316]	@ 0x13c
34186662:	4618      	mov	r0, r3
34186664:	f7fd faa8 	bl	34183bb8 <LL_RCC_SetSPIClockSource>
  }

  /*---------------------------- SPI4 configuration -------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_SPI4) == RCC_PERIPHCLK_SPI4)
34186668:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418666c:	e9d3 2300 	ldrd	r2, r3, [r3]
34186670:	2100      	movs	r1, #0
34186672:	f8c7 1088 	str.w	r1, [r7, #136]	@ 0x88
34186676:	f003 0310 	and.w	r3, r3, #16
3418667a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
3418667e:	e9d7 0122 	ldrd	r0, r1, [r7, #136]	@ 0x88
34186682:	4603      	mov	r3, r0
34186684:	460a      	mov	r2, r1
34186686:	4313      	orrs	r3, r2
34186688:	d04b      	beq.n	34186722 <HAL_RCCEx_PeriphCLKConfig+0x1a56>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI4CLKSOURCE(PeriphClkInit->Spi4ClockSelection));

    if (PeriphClkInit->Spi4ClockSelection == RCC_SPI4CLKSOURCE_IC9)
3418668a:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418668e:	f8d3 2140 	ldr.w	r2, [r3, #320]	@ 0x140
34186692:	4b45      	ldr	r3, [pc, #276]	@ (341867a8 <HAL_RCCEx_PeriphCLKConfig+0x1adc>)
34186694:	429a      	cmp	r2, r3
34186696:	d116      	bne.n	341866c6 <HAL_RCCEx_PeriphCLKConfig+0x19fa>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC9].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC9].ClockDivider));

      /* Set IC9 configuration */
      MODIFY_REG(RCC->IC9CFGR, RCC_IC9CFGR_IC9SEL | RCC_IC9CFGR_IC9INT,
34186698:	4b3a      	ldr	r3, [pc, #232]	@ (34186784 <HAL_RCCEx_PeriphCLKConfig+0x1ab8>)
3418669a:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
3418669e:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
341866a2:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
341866a6:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341866aa:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
341866ac:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341866b0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
341866b2:	3b01      	subs	r3, #1
341866b4:	041b      	lsls	r3, r3, #16
341866b6:	4313      	orrs	r3, r2
341866b8:	4a32      	ldr	r2, [pc, #200]	@ (34186784 <HAL_RCCEx_PeriphCLKConfig+0x1ab8>)
341866ba:	430b      	orrs	r3, r1
341866bc:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
                 PeriphClkInit->ICSelection[RCC_IC9].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC9].ClockDivider - 1U) << RCC_IC9CFGR_IC9INT_Pos));

      LL_RCC_IC9_Enable();
341866c0:	f7fe f822 	bl	34184708 <LL_RCC_IC9_Enable>
341866c4:	e026      	b.n	34186714 <HAL_RCCEx_PeriphCLKConfig+0x1a48>
    }
    else if (PeriphClkInit->Spi4ClockSelection == RCC_SPI4CLKSOURCE_IC14)
341866c6:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341866ca:	f8d3 2140 	ldr.w	r2, [r3, #320]	@ 0x140
341866ce:	4b37      	ldr	r3, [pc, #220]	@ (341867ac <HAL_RCCEx_PeriphCLKConfig+0x1ae0>)
341866d0:	429a      	cmp	r2, r3
341866d2:	d116      	bne.n	34186702 <HAL_RCCEx_PeriphCLKConfig+0x1a36>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC14].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC14].ClockDivider));

      /* Set IC14 configuration */
      MODIFY_REG(RCC->IC14CFGR, RCC_IC14CFGR_IC14SEL | RCC_IC14CFGR_IC14INT,
341866d4:	4b2b      	ldr	r3, [pc, #172]	@ (34186784 <HAL_RCCEx_PeriphCLKConfig+0x1ab8>)
341866d6:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
341866da:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
341866de:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
341866e2:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341866e6:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
341866e8:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341866ec:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
341866ee:	3b01      	subs	r3, #1
341866f0:	041b      	lsls	r3, r3, #16
341866f2:	4313      	orrs	r3, r2
341866f4:	4a23      	ldr	r2, [pc, #140]	@ (34186784 <HAL_RCCEx_PeriphCLKConfig+0x1ab8>)
341866f6:	430b      	orrs	r3, r1
341866f8:	f8c2 30f8 	str.w	r3, [r2, #248]	@ 0xf8
                 PeriphClkInit->ICSelection[RCC_IC14].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC14].ClockDivider - 1U) << RCC_IC14CFGR_IC14INT_Pos));

      LL_RCC_IC14_Enable();
341866fc:	f7fe f904 	bl	34184908 <LL_RCC_IC14_Enable>
34186700:	e008      	b.n	34186714 <HAL_RCCEx_PeriphCLKConfig+0x1a48>
    }
    else if (PeriphClkInit->Spi4ClockSelection == RCC_SPI4CLKSOURCE_CLKP)
34186702:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186706:	f8d3 2140 	ldr.w	r2, [r3, #320]	@ 0x140
3418670a:	4b29      	ldr	r3, [pc, #164]	@ (341867b0 <HAL_RCCEx_PeriphCLKConfig+0x1ae4>)
3418670c:	429a      	cmp	r2, r3
3418670e:	d101      	bne.n	34186714 <HAL_RCCEx_PeriphCLKConfig+0x1a48>
    {
      LL_RCC_CLKP_Enable();
34186710:	f7fe faba 	bl	34184c88 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of SPI4 clock */
    __HAL_RCC_SPI4_CONFIG(PeriphClkInit->Spi4ClockSelection);
34186714:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186718:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
3418671c:	4618      	mov	r0, r3
3418671e:	f7fd fa4b 	bl	34183bb8 <LL_RCC_SetSPIClockSource>
  }

  /*---------------------------- SPI5 configuration -------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_SPI5) == RCC_PERIPHCLK_SPI5)
34186722:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186726:	e9d3 2300 	ldrd	r2, r3, [r3]
3418672a:	2100      	movs	r1, #0
3418672c:	f8c7 1080 	str.w	r1, [r7, #128]	@ 0x80
34186730:	f003 0320 	and.w	r3, r3, #32
34186734:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
34186738:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
3418673c:	4603      	mov	r3, r0
3418673e:	460a      	mov	r2, r1
34186740:	4313      	orrs	r3, r2
34186742:	d067      	beq.n	34186814 <HAL_RCCEx_PeriphCLKConfig+0x1b48>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI5CLKSOURCE(PeriphClkInit->Spi5ClockSelection));

    if (PeriphClkInit->Spi5ClockSelection == RCC_SPI5CLKSOURCE_IC9)
34186744:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186748:	f8d3 2144 	ldr.w	r2, [r3, #324]	@ 0x144
3418674c:	4b19      	ldr	r3, [pc, #100]	@ (341867b4 <HAL_RCCEx_PeriphCLKConfig+0x1ae8>)
3418674e:	429a      	cmp	r2, r3
34186750:	d132      	bne.n	341867b8 <HAL_RCCEx_PeriphCLKConfig+0x1aec>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC9].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC9].ClockDivider));

      /* Set IC9 configuration */
      MODIFY_REG(RCC->IC9CFGR, RCC_IC9CFGR_IC9SEL | RCC_IC9CFGR_IC9INT,
34186752:	4b0c      	ldr	r3, [pc, #48]	@ (34186784 <HAL_RCCEx_PeriphCLKConfig+0x1ab8>)
34186754:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
34186758:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
3418675c:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
34186760:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186764:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
34186766:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418676a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
3418676c:	3b01      	subs	r3, #1
3418676e:	041b      	lsls	r3, r3, #16
34186770:	4313      	orrs	r3, r2
34186772:	4a04      	ldr	r2, [pc, #16]	@ (34186784 <HAL_RCCEx_PeriphCLKConfig+0x1ab8>)
34186774:	430b      	orrs	r3, r1
34186776:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
                 PeriphClkInit->ICSelection[RCC_IC9].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC9].ClockDivider - 1U) << RCC_IC9CFGR_IC9INT_Pos));

      LL_RCC_IC9_Enable();
3418677a:	f7fd ffc5 	bl	34184708 <LL_RCC_IC9_Enable>
3418677e:	e042      	b.n	34186806 <HAL_RCCEx_PeriphCLKConfig+0x1b3a>
34186780:	07020420 	.word	0x07020420
34186784:	56028000 	.word	0x56028000
34186788:	07030420 	.word	0x07030420
3418678c:	07010420 	.word	0x07010420
34186790:	07020820 	.word	0x07020820
34186794:	07030820 	.word	0x07030820
34186798:	07010820 	.word	0x07010820
3418679c:	07020c20 	.word	0x07020c20
341867a0:	07030c20 	.word	0x07030c20
341867a4:	07010c20 	.word	0x07010c20
341867a8:	07021020 	.word	0x07021020
341867ac:	07031020 	.word	0x07031020
341867b0:	07011020 	.word	0x07011020
341867b4:	07021420 	.word	0x07021420
    }
    else if (PeriphClkInit->Spi5ClockSelection == RCC_SPI5CLKSOURCE_IC14)
341867b8:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341867bc:	f8d3 2144 	ldr.w	r2, [r3, #324]	@ 0x144
341867c0:	4bc2      	ldr	r3, [pc, #776]	@ (34186acc <HAL_RCCEx_PeriphCLKConfig+0x1e00>)
341867c2:	429a      	cmp	r2, r3
341867c4:	d116      	bne.n	341867f4 <HAL_RCCEx_PeriphCLKConfig+0x1b28>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC14].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC14].ClockDivider));

      /* Set IC14 configuration */
      MODIFY_REG(RCC->IC14CFGR, RCC_IC14CFGR_IC14SEL | RCC_IC14CFGR_IC14INT,
341867c6:	4bc2      	ldr	r3, [pc, #776]	@ (34186ad0 <HAL_RCCEx_PeriphCLKConfig+0x1e04>)
341867c8:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
341867cc:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
341867d0:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
341867d4:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341867d8:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
341867da:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341867de:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
341867e0:	3b01      	subs	r3, #1
341867e2:	041b      	lsls	r3, r3, #16
341867e4:	4313      	orrs	r3, r2
341867e6:	4aba      	ldr	r2, [pc, #744]	@ (34186ad0 <HAL_RCCEx_PeriphCLKConfig+0x1e04>)
341867e8:	430b      	orrs	r3, r1
341867ea:	f8c2 30f8 	str.w	r3, [r2, #248]	@ 0xf8
                 PeriphClkInit->ICSelection[RCC_IC14].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC14].ClockDivider - 1U) << RCC_IC14CFGR_IC14INT_Pos));

      LL_RCC_IC14_Enable();
341867ee:	f7fe f88b 	bl	34184908 <LL_RCC_IC14_Enable>
341867f2:	e008      	b.n	34186806 <HAL_RCCEx_PeriphCLKConfig+0x1b3a>
    }
    else if (PeriphClkInit->Spi5ClockSelection == RCC_SPI5CLKSOURCE_CLKP)
341867f4:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341867f8:	f8d3 2144 	ldr.w	r2, [r3, #324]	@ 0x144
341867fc:	4bb5      	ldr	r3, [pc, #724]	@ (34186ad4 <HAL_RCCEx_PeriphCLKConfig+0x1e08>)
341867fe:	429a      	cmp	r2, r3
34186800:	d101      	bne.n	34186806 <HAL_RCCEx_PeriphCLKConfig+0x1b3a>
    {
      LL_RCC_CLKP_Enable();
34186802:	f7fe fa41 	bl	34184c88 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of SPI5 clock */
    __HAL_RCC_SPI5_CONFIG(PeriphClkInit->Spi5ClockSelection);
34186806:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418680a:	f8d3 3144 	ldr.w	r3, [r3, #324]	@ 0x144
3418680e:	4618      	mov	r0, r3
34186810:	f7fd f9d2 	bl	34183bb8 <LL_RCC_SetSPIClockSource>
  }

  /*---------------------------- SPI6 configuration --------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
34186814:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186818:	e9d3 2300 	ldrd	r2, r3, [r3]
3418681c:	2100      	movs	r1, #0
3418681e:	67b9      	str	r1, [r7, #120]	@ 0x78
34186820:	f003 0340 	and.w	r3, r3, #64	@ 0x40
34186824:	67fb      	str	r3, [r7, #124]	@ 0x7c
34186826:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	@ 0x78
3418682a:	4603      	mov	r3, r0
3418682c:	460a      	mov	r2, r1
3418682e:	4313      	orrs	r3, r2
34186830:	d04b      	beq.n	341868ca <HAL_RCCEx_PeriphCLKConfig+0x1bfe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI6CLKSOURCE(PeriphClkInit->Spi6ClockSelection));

    if (PeriphClkInit->Spi6ClockSelection == RCC_SPI6CLKSOURCE_IC8)
34186832:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186836:	f8d3 2148 	ldr.w	r2, [r3, #328]	@ 0x148
3418683a:	4ba7      	ldr	r3, [pc, #668]	@ (34186ad8 <HAL_RCCEx_PeriphCLKConfig+0x1e0c>)
3418683c:	429a      	cmp	r2, r3
3418683e:	d116      	bne.n	3418686e <HAL_RCCEx_PeriphCLKConfig+0x1ba2>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC8].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC8].ClockDivider));

      /* Set IC8 configuration */
      MODIFY_REG(RCC->IC8CFGR, RCC_IC8CFGR_IC8SEL | RCC_IC8CFGR_IC8INT,
34186840:	4ba3      	ldr	r3, [pc, #652]	@ (34186ad0 <HAL_RCCEx_PeriphCLKConfig+0x1e04>)
34186842:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
34186846:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
3418684a:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
3418684e:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186852:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
34186854:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186858:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
3418685a:	3b01      	subs	r3, #1
3418685c:	041b      	lsls	r3, r3, #16
3418685e:	4313      	orrs	r3, r2
34186860:	4a9b      	ldr	r2, [pc, #620]	@ (34186ad0 <HAL_RCCEx_PeriphCLKConfig+0x1e04>)
34186862:	430b      	orrs	r3, r1
34186864:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
                 PeriphClkInit->ICSelection[RCC_IC8].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC8].ClockDivider - 1U) << RCC_IC8CFGR_IC8INT_Pos));

      LL_RCC_IC8_Enable();
34186868:	f7fd ff0e 	bl	34184688 <LL_RCC_IC8_Enable>
3418686c:	e026      	b.n	341868bc <HAL_RCCEx_PeriphCLKConfig+0x1bf0>
    }
    else if (PeriphClkInit->Spi6ClockSelection == RCC_SPI6CLKSOURCE_IC9)
3418686e:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186872:	f8d3 2148 	ldr.w	r2, [r3, #328]	@ 0x148
34186876:	4b99      	ldr	r3, [pc, #612]	@ (34186adc <HAL_RCCEx_PeriphCLKConfig+0x1e10>)
34186878:	429a      	cmp	r2, r3
3418687a:	d116      	bne.n	341868aa <HAL_RCCEx_PeriphCLKConfig+0x1bde>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC9].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC9].ClockDivider));

      /* Set IC9 configuration */
      MODIFY_REG(RCC->IC9CFGR, RCC_IC9CFGR_IC9SEL | RCC_IC9CFGR_IC9INT,
3418687c:	4b94      	ldr	r3, [pc, #592]	@ (34186ad0 <HAL_RCCEx_PeriphCLKConfig+0x1e04>)
3418687e:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
34186882:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
34186886:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
3418688a:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418688e:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
34186890:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186894:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
34186896:	3b01      	subs	r3, #1
34186898:	041b      	lsls	r3, r3, #16
3418689a:	4313      	orrs	r3, r2
3418689c:	4a8c      	ldr	r2, [pc, #560]	@ (34186ad0 <HAL_RCCEx_PeriphCLKConfig+0x1e04>)
3418689e:	430b      	orrs	r3, r1
341868a0:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
                 PeriphClkInit->ICSelection[RCC_IC9].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC9].ClockDivider - 1U) << RCC_IC9CFGR_IC9INT_Pos));

      LL_RCC_IC9_Enable();
341868a4:	f7fd ff30 	bl	34184708 <LL_RCC_IC9_Enable>
341868a8:	e008      	b.n	341868bc <HAL_RCCEx_PeriphCLKConfig+0x1bf0>
    }
    else if (PeriphClkInit->Spi6ClockSelection == RCC_SPI6CLKSOURCE_CLKP)
341868aa:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341868ae:	f8d3 2148 	ldr.w	r2, [r3, #328]	@ 0x148
341868b2:	4b8b      	ldr	r3, [pc, #556]	@ (34186ae0 <HAL_RCCEx_PeriphCLKConfig+0x1e14>)
341868b4:	429a      	cmp	r2, r3
341868b6:	d101      	bne.n	341868bc <HAL_RCCEx_PeriphCLKConfig+0x1bf0>
    {
      LL_RCC_CLKP_Enable();
341868b8:	f7fe f9e6 	bl	34184c88 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of SPI6 clock*/
    __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
341868bc:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341868c0:	f8d3 3148 	ldr.w	r3, [r3, #328]	@ 0x148
341868c4:	4618      	mov	r0, r3
341868c6:	f7fd f977 	bl	34183bb8 <LL_RCC_SetSPIClockSource>
  }

  /*-------------------------- USART1 configuration --------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
341868ca:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341868ce:	e9d3 2300 	ldrd	r2, r3, [r3]
341868d2:	2100      	movs	r1, #0
341868d4:	6739      	str	r1, [r7, #112]	@ 0x70
341868d6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
341868da:	677b      	str	r3, [r7, #116]	@ 0x74
341868dc:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	@ 0x70
341868e0:	4603      	mov	r3, r0
341868e2:	460a      	mov	r2, r1
341868e4:	4313      	orrs	r3, r2
341868e6:	d04b      	beq.n	34186980 <HAL_RCCEx_PeriphCLKConfig+0x1cb4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    if (PeriphClkInit->Usart1ClockSelection == RCC_USART1CLKSOURCE_IC9)
341868e8:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341868ec:	f8d3 2150 	ldr.w	r2, [r3, #336]	@ 0x150
341868f0:	4b7c      	ldr	r3, [pc, #496]	@ (34186ae4 <HAL_RCCEx_PeriphCLKConfig+0x1e18>)
341868f2:	429a      	cmp	r2, r3
341868f4:	d116      	bne.n	34186924 <HAL_RCCEx_PeriphCLKConfig+0x1c58>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC9].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC9].ClockDivider));

      /* Set IC9 configuration */
      MODIFY_REG(RCC->IC9CFGR, RCC_IC9CFGR_IC9SEL | RCC_IC9CFGR_IC9INT,
341868f6:	4b76      	ldr	r3, [pc, #472]	@ (34186ad0 <HAL_RCCEx_PeriphCLKConfig+0x1e04>)
341868f8:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
341868fc:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
34186900:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
34186904:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186908:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
3418690a:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418690e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
34186910:	3b01      	subs	r3, #1
34186912:	041b      	lsls	r3, r3, #16
34186914:	4313      	orrs	r3, r2
34186916:	4a6e      	ldr	r2, [pc, #440]	@ (34186ad0 <HAL_RCCEx_PeriphCLKConfig+0x1e04>)
34186918:	430b      	orrs	r3, r1
3418691a:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
                 PeriphClkInit->ICSelection[RCC_IC9].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC9].ClockDivider - 1U) << RCC_IC9CFGR_IC9INT_Pos));

      LL_RCC_IC9_Enable();
3418691e:	f7fd fef3 	bl	34184708 <LL_RCC_IC9_Enable>
34186922:	e026      	b.n	34186972 <HAL_RCCEx_PeriphCLKConfig+0x1ca6>
    }
    else if (PeriphClkInit->Usart1ClockSelection == RCC_USART1CLKSOURCE_IC14)
34186924:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186928:	f8d3 2150 	ldr.w	r2, [r3, #336]	@ 0x150
3418692c:	4b6e      	ldr	r3, [pc, #440]	@ (34186ae8 <HAL_RCCEx_PeriphCLKConfig+0x1e1c>)
3418692e:	429a      	cmp	r2, r3
34186930:	d116      	bne.n	34186960 <HAL_RCCEx_PeriphCLKConfig+0x1c94>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC14].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC14].ClockDivider));

      /* Set IC14 configuration */
      MODIFY_REG(RCC->IC14CFGR, RCC_IC14CFGR_IC14SEL | RCC_IC14CFGR_IC14INT,
34186932:	4b67      	ldr	r3, [pc, #412]	@ (34186ad0 <HAL_RCCEx_PeriphCLKConfig+0x1e04>)
34186934:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
34186938:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
3418693c:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
34186940:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186944:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
34186946:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418694a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
3418694c:	3b01      	subs	r3, #1
3418694e:	041b      	lsls	r3, r3, #16
34186950:	4313      	orrs	r3, r2
34186952:	4a5f      	ldr	r2, [pc, #380]	@ (34186ad0 <HAL_RCCEx_PeriphCLKConfig+0x1e04>)
34186954:	430b      	orrs	r3, r1
34186956:	f8c2 30f8 	str.w	r3, [r2, #248]	@ 0xf8
                 PeriphClkInit->ICSelection[RCC_IC14].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC14].ClockDivider - 1U) << RCC_IC14CFGR_IC14INT_Pos));

      LL_RCC_IC14_Enable();
3418695a:	f7fd ffd5 	bl	34184908 <LL_RCC_IC14_Enable>
3418695e:	e008      	b.n	34186972 <HAL_RCCEx_PeriphCLKConfig+0x1ca6>
    }
    else if (PeriphClkInit->Usart1ClockSelection == RCC_USART1CLKSOURCE_CLKP)
34186960:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186964:	f8d3 2150 	ldr.w	r2, [r3, #336]	@ 0x150
34186968:	4b60      	ldr	r3, [pc, #384]	@ (34186aec <HAL_RCCEx_PeriphCLKConfig+0x1e20>)
3418696a:	429a      	cmp	r2, r3
3418696c:	d101      	bne.n	34186972 <HAL_RCCEx_PeriphCLKConfig+0x1ca6>
    {
      LL_RCC_CLKP_Enable();
3418696e:	f7fe f98b 	bl	34184c88 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of USART1 clock */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
34186972:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186976:	f8d3 3150 	ldr.w	r3, [r3, #336]	@ 0x150
3418697a:	4618      	mov	r0, r3
3418697c:	f7fd f927 	bl	34183bce <LL_RCC_SetUSARTClockSource>
  }

  /*-------------------------- USART2 configuration --------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
34186980:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186984:	e9d3 2300 	ldrd	r2, r3, [r3]
34186988:	2100      	movs	r1, #0
3418698a:	66b9      	str	r1, [r7, #104]	@ 0x68
3418698c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
34186990:	66fb      	str	r3, [r7, #108]	@ 0x6c
34186992:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
34186996:	4603      	mov	r3, r0
34186998:	460a      	mov	r2, r1
3418699a:	4313      	orrs	r3, r2
3418699c:	d04b      	beq.n	34186a36 <HAL_RCCEx_PeriphCLKConfig+0x1d6a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    if (PeriphClkInit->Usart2ClockSelection == RCC_USART2CLKSOURCE_IC9)
3418699e:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341869a2:	f8d3 2154 	ldr.w	r2, [r3, #340]	@ 0x154
341869a6:	4b52      	ldr	r3, [pc, #328]	@ (34186af0 <HAL_RCCEx_PeriphCLKConfig+0x1e24>)
341869a8:	429a      	cmp	r2, r3
341869aa:	d116      	bne.n	341869da <HAL_RCCEx_PeriphCLKConfig+0x1d0e>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC9].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC9].ClockDivider));

      /* Set IC9 configuration */
      MODIFY_REG(RCC->IC9CFGR, RCC_IC9CFGR_IC9SEL | RCC_IC9CFGR_IC9INT,
341869ac:	4b48      	ldr	r3, [pc, #288]	@ (34186ad0 <HAL_RCCEx_PeriphCLKConfig+0x1e04>)
341869ae:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
341869b2:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
341869b6:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
341869ba:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341869be:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
341869c0:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341869c4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
341869c6:	3b01      	subs	r3, #1
341869c8:	041b      	lsls	r3, r3, #16
341869ca:	4313      	orrs	r3, r2
341869cc:	4a40      	ldr	r2, [pc, #256]	@ (34186ad0 <HAL_RCCEx_PeriphCLKConfig+0x1e04>)
341869ce:	430b      	orrs	r3, r1
341869d0:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
                 PeriphClkInit->ICSelection[RCC_IC9].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC9].ClockDivider - 1U) << RCC_IC9CFGR_IC9INT_Pos));

      LL_RCC_IC9_Enable();
341869d4:	f7fd fe98 	bl	34184708 <LL_RCC_IC9_Enable>
341869d8:	e026      	b.n	34186a28 <HAL_RCCEx_PeriphCLKConfig+0x1d5c>
    }
    else if (PeriphClkInit->Usart2ClockSelection == RCC_USART2CLKSOURCE_IC14)
341869da:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341869de:	f8d3 2154 	ldr.w	r2, [r3, #340]	@ 0x154
341869e2:	4b44      	ldr	r3, [pc, #272]	@ (34186af4 <HAL_RCCEx_PeriphCLKConfig+0x1e28>)
341869e4:	429a      	cmp	r2, r3
341869e6:	d116      	bne.n	34186a16 <HAL_RCCEx_PeriphCLKConfig+0x1d4a>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC14].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC14].ClockDivider));

      /* Set IC14 configuration */
      MODIFY_REG(RCC->IC14CFGR, RCC_IC14CFGR_IC14SEL | RCC_IC14CFGR_IC14INT,
341869e8:	4b39      	ldr	r3, [pc, #228]	@ (34186ad0 <HAL_RCCEx_PeriphCLKConfig+0x1e04>)
341869ea:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
341869ee:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
341869f2:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
341869f6:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341869fa:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
341869fc:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186a00:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
34186a02:	3b01      	subs	r3, #1
34186a04:	041b      	lsls	r3, r3, #16
34186a06:	4313      	orrs	r3, r2
34186a08:	4a31      	ldr	r2, [pc, #196]	@ (34186ad0 <HAL_RCCEx_PeriphCLKConfig+0x1e04>)
34186a0a:	430b      	orrs	r3, r1
34186a0c:	f8c2 30f8 	str.w	r3, [r2, #248]	@ 0xf8
                 PeriphClkInit->ICSelection[RCC_IC14].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC14].ClockDivider - 1U) << RCC_IC14CFGR_IC14INT_Pos));

      LL_RCC_IC14_Enable();
34186a10:	f7fd ff7a 	bl	34184908 <LL_RCC_IC14_Enable>
34186a14:	e008      	b.n	34186a28 <HAL_RCCEx_PeriphCLKConfig+0x1d5c>
    }
    else if (PeriphClkInit->Usart2ClockSelection == RCC_USART2CLKSOURCE_CLKP)
34186a16:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186a1a:	f8d3 2154 	ldr.w	r2, [r3, #340]	@ 0x154
34186a1e:	4b36      	ldr	r3, [pc, #216]	@ (34186af8 <HAL_RCCEx_PeriphCLKConfig+0x1e2c>)
34186a20:	429a      	cmp	r2, r3
34186a22:	d101      	bne.n	34186a28 <HAL_RCCEx_PeriphCLKConfig+0x1d5c>
    {
      LL_RCC_CLKP_Enable();
34186a24:	f7fe f930 	bl	34184c88 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of USART2 clock */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
34186a28:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186a2c:	f8d3 3154 	ldr.w	r3, [r3, #340]	@ 0x154
34186a30:	4618      	mov	r0, r3
34186a32:	f7fd f8cc 	bl	34183bce <LL_RCC_SetUSARTClockSource>
  }

  /*-------------------------- USART3 configuration --------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
34186a36:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186a3a:	e9d3 2300 	ldrd	r2, r3, [r3]
34186a3e:	2100      	movs	r1, #0
34186a40:	6639      	str	r1, [r7, #96]	@ 0x60
34186a42:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
34186a46:	667b      	str	r3, [r7, #100]	@ 0x64
34186a48:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	@ 0x60
34186a4c:	4603      	mov	r3, r0
34186a4e:	460a      	mov	r2, r1
34186a50:	4313      	orrs	r3, r2
34186a52:	d067      	beq.n	34186b24 <HAL_RCCEx_PeriphCLKConfig+0x1e58>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    if (PeriphClkInit->Usart3ClockSelection == RCC_USART3CLKSOURCE_IC9)
34186a54:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186a58:	f8d3 2158 	ldr.w	r2, [r3, #344]	@ 0x158
34186a5c:	4b27      	ldr	r3, [pc, #156]	@ (34186afc <HAL_RCCEx_PeriphCLKConfig+0x1e30>)
34186a5e:	429a      	cmp	r2, r3
34186a60:	d116      	bne.n	34186a90 <HAL_RCCEx_PeriphCLKConfig+0x1dc4>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC9].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC9].ClockDivider));

      /* Set IC9 configuration */
      MODIFY_REG(RCC->IC9CFGR, RCC_IC9CFGR_IC9SEL | RCC_IC9CFGR_IC9INT,
34186a62:	4b1b      	ldr	r3, [pc, #108]	@ (34186ad0 <HAL_RCCEx_PeriphCLKConfig+0x1e04>)
34186a64:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
34186a68:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
34186a6c:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
34186a70:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186a74:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
34186a76:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186a7a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
34186a7c:	3b01      	subs	r3, #1
34186a7e:	041b      	lsls	r3, r3, #16
34186a80:	4313      	orrs	r3, r2
34186a82:	4a13      	ldr	r2, [pc, #76]	@ (34186ad0 <HAL_RCCEx_PeriphCLKConfig+0x1e04>)
34186a84:	430b      	orrs	r3, r1
34186a86:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
                 PeriphClkInit->ICSelection[RCC_IC9].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC9].ClockDivider - 1U) << RCC_IC9CFGR_IC9INT_Pos));

      LL_RCC_IC9_Enable();
34186a8a:	f7fd fe3d 	bl	34184708 <LL_RCC_IC9_Enable>
34186a8e:	e042      	b.n	34186b16 <HAL_RCCEx_PeriphCLKConfig+0x1e4a>
    }
    else if (PeriphClkInit->Usart3ClockSelection == RCC_USART3CLKSOURCE_IC14)
34186a90:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186a94:	f8d3 2158 	ldr.w	r2, [r3, #344]	@ 0x158
34186a98:	4b19      	ldr	r3, [pc, #100]	@ (34186b00 <HAL_RCCEx_PeriphCLKConfig+0x1e34>)
34186a9a:	429a      	cmp	r2, r3
34186a9c:	d132      	bne.n	34186b04 <HAL_RCCEx_PeriphCLKConfig+0x1e38>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC14].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC14].ClockDivider));

      /* Set IC14 configuration */
      MODIFY_REG(RCC->IC14CFGR, RCC_IC14CFGR_IC14SEL | RCC_IC14CFGR_IC14INT,
34186a9e:	4b0c      	ldr	r3, [pc, #48]	@ (34186ad0 <HAL_RCCEx_PeriphCLKConfig+0x1e04>)
34186aa0:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
34186aa4:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
34186aa8:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
34186aac:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186ab0:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
34186ab2:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186ab6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
34186ab8:	3b01      	subs	r3, #1
34186aba:	041b      	lsls	r3, r3, #16
34186abc:	4313      	orrs	r3, r2
34186abe:	4a04      	ldr	r2, [pc, #16]	@ (34186ad0 <HAL_RCCEx_PeriphCLKConfig+0x1e04>)
34186ac0:	430b      	orrs	r3, r1
34186ac2:	f8c2 30f8 	str.w	r3, [r2, #248]	@ 0xf8
                 PeriphClkInit->ICSelection[RCC_IC14].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC14].ClockDivider - 1U) << RCC_IC14CFGR_IC14INT_Pos));

      LL_RCC_IC14_Enable();
34186ac6:	f7fd ff1f 	bl	34184908 <LL_RCC_IC14_Enable>
34186aca:	e024      	b.n	34186b16 <HAL_RCCEx_PeriphCLKConfig+0x1e4a>
34186acc:	07031420 	.word	0x07031420
34186ad0:	56028000 	.word	0x56028000
34186ad4:	07011420 	.word	0x07011420
34186ad8:	07021820 	.word	0x07021820
34186adc:	07031820 	.word	0x07031820
34186ae0:	07011820 	.word	0x07011820
34186ae4:	07020030 	.word	0x07020030
34186ae8:	07030030 	.word	0x07030030
34186aec:	07010030 	.word	0x07010030
34186af0:	07020430 	.word	0x07020430
34186af4:	07030430 	.word	0x07030430
34186af8:	07010430 	.word	0x07010430
34186afc:	07020830 	.word	0x07020830
34186b00:	07030830 	.word	0x07030830
    }
    else if (PeriphClkInit->Usart3ClockSelection == RCC_USART3CLKSOURCE_CLKP)
34186b04:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186b08:	f8d3 2158 	ldr.w	r2, [r3, #344]	@ 0x158
34186b0c:	4bb3      	ldr	r3, [pc, #716]	@ (34186ddc <HAL_RCCEx_PeriphCLKConfig+0x2110>)
34186b0e:	429a      	cmp	r2, r3
34186b10:	d101      	bne.n	34186b16 <HAL_RCCEx_PeriphCLKConfig+0x1e4a>
    {
      LL_RCC_CLKP_Enable();
34186b12:	f7fe f8b9 	bl	34184c88 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of USART3 clock */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
34186b16:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186b1a:	f8d3 3158 	ldr.w	r3, [r3, #344]	@ 0x158
34186b1e:	4618      	mov	r0, r3
34186b20:	f7fd f855 	bl	34183bce <LL_RCC_SetUSARTClockSource>
  }

  /*-------------------------- UART4 configuration --------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
34186b24:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186b28:	e9d3 2300 	ldrd	r2, r3, [r3]
34186b2c:	2100      	movs	r1, #0
34186b2e:	65b9      	str	r1, [r7, #88]	@ 0x58
34186b30:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
34186b34:	65fb      	str	r3, [r7, #92]	@ 0x5c
34186b36:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	@ 0x58
34186b3a:	4603      	mov	r3, r0
34186b3c:	460a      	mov	r2, r1
34186b3e:	4313      	orrs	r3, r2
34186b40:	d04b      	beq.n	34186bda <HAL_RCCEx_PeriphCLKConfig+0x1f0e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    if (PeriphClkInit->Uart4ClockSelection == RCC_UART4CLKSOURCE_IC9)
34186b42:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186b46:	f8d3 215c 	ldr.w	r2, [r3, #348]	@ 0x15c
34186b4a:	4ba5      	ldr	r3, [pc, #660]	@ (34186de0 <HAL_RCCEx_PeriphCLKConfig+0x2114>)
34186b4c:	429a      	cmp	r2, r3
34186b4e:	d116      	bne.n	34186b7e <HAL_RCCEx_PeriphCLKConfig+0x1eb2>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC9].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC9].ClockDivider));

      /* Set IC9 configuration */
      MODIFY_REG(RCC->IC9CFGR, RCC_IC9CFGR_IC9SEL | RCC_IC9CFGR_IC9INT,
34186b50:	4ba4      	ldr	r3, [pc, #656]	@ (34186de4 <HAL_RCCEx_PeriphCLKConfig+0x2118>)
34186b52:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
34186b56:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
34186b5a:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
34186b5e:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186b62:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
34186b64:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186b68:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
34186b6a:	3b01      	subs	r3, #1
34186b6c:	041b      	lsls	r3, r3, #16
34186b6e:	4313      	orrs	r3, r2
34186b70:	4a9c      	ldr	r2, [pc, #624]	@ (34186de4 <HAL_RCCEx_PeriphCLKConfig+0x2118>)
34186b72:	430b      	orrs	r3, r1
34186b74:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
                 PeriphClkInit->ICSelection[RCC_IC9].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC9].ClockDivider - 1U) << RCC_IC9CFGR_IC9INT_Pos));

      LL_RCC_IC9_Enable();
34186b78:	f7fd fdc6 	bl	34184708 <LL_RCC_IC9_Enable>
34186b7c:	e026      	b.n	34186bcc <HAL_RCCEx_PeriphCLKConfig+0x1f00>
    }
    else if (PeriphClkInit->Uart4ClockSelection == RCC_UART4CLKSOURCE_IC14)
34186b7e:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186b82:	f8d3 215c 	ldr.w	r2, [r3, #348]	@ 0x15c
34186b86:	4b98      	ldr	r3, [pc, #608]	@ (34186de8 <HAL_RCCEx_PeriphCLKConfig+0x211c>)
34186b88:	429a      	cmp	r2, r3
34186b8a:	d116      	bne.n	34186bba <HAL_RCCEx_PeriphCLKConfig+0x1eee>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC14].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC14].ClockDivider));

      /* Set IC14 configuration */
      MODIFY_REG(RCC->IC14CFGR, RCC_IC14CFGR_IC14SEL | RCC_IC14CFGR_IC14INT,
34186b8c:	4b95      	ldr	r3, [pc, #596]	@ (34186de4 <HAL_RCCEx_PeriphCLKConfig+0x2118>)
34186b8e:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
34186b92:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
34186b96:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
34186b9a:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186b9e:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
34186ba0:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186ba4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
34186ba6:	3b01      	subs	r3, #1
34186ba8:	041b      	lsls	r3, r3, #16
34186baa:	4313      	orrs	r3, r2
34186bac:	4a8d      	ldr	r2, [pc, #564]	@ (34186de4 <HAL_RCCEx_PeriphCLKConfig+0x2118>)
34186bae:	430b      	orrs	r3, r1
34186bb0:	f8c2 30f8 	str.w	r3, [r2, #248]	@ 0xf8
                 PeriphClkInit->ICSelection[RCC_IC14].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC14].ClockDivider - 1U) << RCC_IC14CFGR_IC14INT_Pos));

      LL_RCC_IC14_Enable();
34186bb4:	f7fd fea8 	bl	34184908 <LL_RCC_IC14_Enable>
34186bb8:	e008      	b.n	34186bcc <HAL_RCCEx_PeriphCLKConfig+0x1f00>
    }
    else if (PeriphClkInit->Uart4ClockSelection == RCC_UART4CLKSOURCE_CLKP)
34186bba:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186bbe:	f8d3 215c 	ldr.w	r2, [r3, #348]	@ 0x15c
34186bc2:	4b8a      	ldr	r3, [pc, #552]	@ (34186dec <HAL_RCCEx_PeriphCLKConfig+0x2120>)
34186bc4:	429a      	cmp	r2, r3
34186bc6:	d101      	bne.n	34186bcc <HAL_RCCEx_PeriphCLKConfig+0x1f00>
    {
      LL_RCC_CLKP_Enable();
34186bc8:	f7fe f85e 	bl	34184c88 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of UART4 clock */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
34186bcc:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186bd0:	f8d3 315c 	ldr.w	r3, [r3, #348]	@ 0x15c
34186bd4:	4618      	mov	r0, r3
34186bd6:	f7fc fffa 	bl	34183bce <LL_RCC_SetUSARTClockSource>
  }

  /*-------------------------- UART5 configuration --------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
34186bda:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186bde:	e9d3 2300 	ldrd	r2, r3, [r3]
34186be2:	2100      	movs	r1, #0
34186be4:	6539      	str	r1, [r7, #80]	@ 0x50
34186be6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
34186bea:	657b      	str	r3, [r7, #84]	@ 0x54
34186bec:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	@ 0x50
34186bf0:	4603      	mov	r3, r0
34186bf2:	460a      	mov	r2, r1
34186bf4:	4313      	orrs	r3, r2
34186bf6:	d04b      	beq.n	34186c90 <HAL_RCCEx_PeriphCLKConfig+0x1fc4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    if (PeriphClkInit->Uart5ClockSelection == RCC_UART5CLKSOURCE_IC9)
34186bf8:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186bfc:	f8d3 2160 	ldr.w	r2, [r3, #352]	@ 0x160
34186c00:	4b7b      	ldr	r3, [pc, #492]	@ (34186df0 <HAL_RCCEx_PeriphCLKConfig+0x2124>)
34186c02:	429a      	cmp	r2, r3
34186c04:	d116      	bne.n	34186c34 <HAL_RCCEx_PeriphCLKConfig+0x1f68>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC9].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC9].ClockDivider));

      /* Set IC9 configuration */
      MODIFY_REG(RCC->IC9CFGR, RCC_IC9CFGR_IC9SEL | RCC_IC9CFGR_IC9INT,
34186c06:	4b77      	ldr	r3, [pc, #476]	@ (34186de4 <HAL_RCCEx_PeriphCLKConfig+0x2118>)
34186c08:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
34186c0c:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
34186c10:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
34186c14:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186c18:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
34186c1a:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186c1e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
34186c20:	3b01      	subs	r3, #1
34186c22:	041b      	lsls	r3, r3, #16
34186c24:	4313      	orrs	r3, r2
34186c26:	4a6f      	ldr	r2, [pc, #444]	@ (34186de4 <HAL_RCCEx_PeriphCLKConfig+0x2118>)
34186c28:	430b      	orrs	r3, r1
34186c2a:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
                 PeriphClkInit->ICSelection[RCC_IC9].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC9].ClockDivider - 1U) << RCC_IC9CFGR_IC9INT_Pos));

      LL_RCC_IC9_Enable();
34186c2e:	f7fd fd6b 	bl	34184708 <LL_RCC_IC9_Enable>
34186c32:	e026      	b.n	34186c82 <HAL_RCCEx_PeriphCLKConfig+0x1fb6>
    }
    else if (PeriphClkInit->Uart5ClockSelection == RCC_UART5CLKSOURCE_IC14)
34186c34:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186c38:	f8d3 2160 	ldr.w	r2, [r3, #352]	@ 0x160
34186c3c:	4b6d      	ldr	r3, [pc, #436]	@ (34186df4 <HAL_RCCEx_PeriphCLKConfig+0x2128>)
34186c3e:	429a      	cmp	r2, r3
34186c40:	d116      	bne.n	34186c70 <HAL_RCCEx_PeriphCLKConfig+0x1fa4>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC14].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC14].ClockDivider));

      /* Set IC14 configuration */
      MODIFY_REG(RCC->IC14CFGR, RCC_IC14CFGR_IC14SEL | RCC_IC14CFGR_IC14INT,
34186c42:	4b68      	ldr	r3, [pc, #416]	@ (34186de4 <HAL_RCCEx_PeriphCLKConfig+0x2118>)
34186c44:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
34186c48:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
34186c4c:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
34186c50:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186c54:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
34186c56:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186c5a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
34186c5c:	3b01      	subs	r3, #1
34186c5e:	041b      	lsls	r3, r3, #16
34186c60:	4313      	orrs	r3, r2
34186c62:	4a60      	ldr	r2, [pc, #384]	@ (34186de4 <HAL_RCCEx_PeriphCLKConfig+0x2118>)
34186c64:	430b      	orrs	r3, r1
34186c66:	f8c2 30f8 	str.w	r3, [r2, #248]	@ 0xf8
                 PeriphClkInit->ICSelection[RCC_IC14].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC14].ClockDivider - 1U) << RCC_IC14CFGR_IC14INT_Pos));

      LL_RCC_IC14_Enable();
34186c6a:	f7fd fe4d 	bl	34184908 <LL_RCC_IC14_Enable>
34186c6e:	e008      	b.n	34186c82 <HAL_RCCEx_PeriphCLKConfig+0x1fb6>
    }
    else if (PeriphClkInit->Uart5ClockSelection == RCC_UART5CLKSOURCE_CLKP)
34186c70:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186c74:	f8d3 2160 	ldr.w	r2, [r3, #352]	@ 0x160
34186c78:	4b5f      	ldr	r3, [pc, #380]	@ (34186df8 <HAL_RCCEx_PeriphCLKConfig+0x212c>)
34186c7a:	429a      	cmp	r2, r3
34186c7c:	d101      	bne.n	34186c82 <HAL_RCCEx_PeriphCLKConfig+0x1fb6>
    {
      LL_RCC_CLKP_Enable();
34186c7e:	f7fe f803 	bl	34184c88 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of UART5 clock */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
34186c82:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186c86:	f8d3 3160 	ldr.w	r3, [r3, #352]	@ 0x160
34186c8a:	4618      	mov	r0, r3
34186c8c:	f7fc ff9f 	bl	34183bce <LL_RCC_SetUSARTClockSource>
  }

  /*-------------------------- USART6 configuration --------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
34186c90:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186c94:	e9d3 2300 	ldrd	r2, r3, [r3]
34186c98:	2100      	movs	r1, #0
34186c9a:	64b9      	str	r1, [r7, #72]	@ 0x48
34186c9c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
34186ca0:	64fb      	str	r3, [r7, #76]	@ 0x4c
34186ca2:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	@ 0x48
34186ca6:	4603      	mov	r3, r0
34186ca8:	460a      	mov	r2, r1
34186caa:	4313      	orrs	r3, r2
34186cac:	d04b      	beq.n	34186d46 <HAL_RCCEx_PeriphCLKConfig+0x207a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    if (PeriphClkInit->Usart6ClockSelection == RCC_USART6CLKSOURCE_IC9)
34186cae:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186cb2:	f8d3 2164 	ldr.w	r2, [r3, #356]	@ 0x164
34186cb6:	4b51      	ldr	r3, [pc, #324]	@ (34186dfc <HAL_RCCEx_PeriphCLKConfig+0x2130>)
34186cb8:	429a      	cmp	r2, r3
34186cba:	d116      	bne.n	34186cea <HAL_RCCEx_PeriphCLKConfig+0x201e>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC9].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC9].ClockDivider));

      /* Set IC9 configuration */
      MODIFY_REG(RCC->IC9CFGR, RCC_IC9CFGR_IC9SEL | RCC_IC9CFGR_IC9INT,
34186cbc:	4b49      	ldr	r3, [pc, #292]	@ (34186de4 <HAL_RCCEx_PeriphCLKConfig+0x2118>)
34186cbe:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
34186cc2:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
34186cc6:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
34186cca:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186cce:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
34186cd0:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186cd4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
34186cd6:	3b01      	subs	r3, #1
34186cd8:	041b      	lsls	r3, r3, #16
34186cda:	4313      	orrs	r3, r2
34186cdc:	4a41      	ldr	r2, [pc, #260]	@ (34186de4 <HAL_RCCEx_PeriphCLKConfig+0x2118>)
34186cde:	430b      	orrs	r3, r1
34186ce0:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
                 PeriphClkInit->ICSelection[RCC_IC9].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC9].ClockDivider - 1U) << RCC_IC9CFGR_IC9INT_Pos));

      LL_RCC_IC9_Enable();
34186ce4:	f7fd fd10 	bl	34184708 <LL_RCC_IC9_Enable>
34186ce8:	e026      	b.n	34186d38 <HAL_RCCEx_PeriphCLKConfig+0x206c>
    }
    else if (PeriphClkInit->Usart6ClockSelection == RCC_USART6CLKSOURCE_IC14)
34186cea:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186cee:	f8d3 2164 	ldr.w	r2, [r3, #356]	@ 0x164
34186cf2:	4b43      	ldr	r3, [pc, #268]	@ (34186e00 <HAL_RCCEx_PeriphCLKConfig+0x2134>)
34186cf4:	429a      	cmp	r2, r3
34186cf6:	d116      	bne.n	34186d26 <HAL_RCCEx_PeriphCLKConfig+0x205a>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC14].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC14].ClockDivider));

      /* Set IC14 configuration */
      MODIFY_REG(RCC->IC14CFGR, RCC_IC14CFGR_IC14SEL | RCC_IC14CFGR_IC14INT,
34186cf8:	4b3a      	ldr	r3, [pc, #232]	@ (34186de4 <HAL_RCCEx_PeriphCLKConfig+0x2118>)
34186cfa:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
34186cfe:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
34186d02:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
34186d06:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186d0a:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
34186d0c:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186d10:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
34186d12:	3b01      	subs	r3, #1
34186d14:	041b      	lsls	r3, r3, #16
34186d16:	4313      	orrs	r3, r2
34186d18:	4a32      	ldr	r2, [pc, #200]	@ (34186de4 <HAL_RCCEx_PeriphCLKConfig+0x2118>)
34186d1a:	430b      	orrs	r3, r1
34186d1c:	f8c2 30f8 	str.w	r3, [r2, #248]	@ 0xf8
                 PeriphClkInit->ICSelection[RCC_IC14].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC14].ClockDivider - 1U) << RCC_IC14CFGR_IC14INT_Pos));

      LL_RCC_IC14_Enable();
34186d20:	f7fd fdf2 	bl	34184908 <LL_RCC_IC14_Enable>
34186d24:	e008      	b.n	34186d38 <HAL_RCCEx_PeriphCLKConfig+0x206c>
    }
    else if (PeriphClkInit->Usart6ClockSelection == RCC_USART6CLKSOURCE_CLKP)
34186d26:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186d2a:	f8d3 2164 	ldr.w	r2, [r3, #356]	@ 0x164
34186d2e:	4b35      	ldr	r3, [pc, #212]	@ (34186e04 <HAL_RCCEx_PeriphCLKConfig+0x2138>)
34186d30:	429a      	cmp	r2, r3
34186d32:	d101      	bne.n	34186d38 <HAL_RCCEx_PeriphCLKConfig+0x206c>
    {
      LL_RCC_CLKP_Enable();
34186d34:	f7fd ffa8 	bl	34184c88 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of USART6 clock */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
34186d38:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186d3c:	f8d3 3164 	ldr.w	r3, [r3, #356]	@ 0x164
34186d40:	4618      	mov	r0, r3
34186d42:	f7fc ff44 	bl	34183bce <LL_RCC_SetUSARTClockSource>
  }

  /*-------------------------- UART7 configuration --------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
34186d46:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186d4a:	e9d3 2300 	ldrd	r2, r3, [r3]
34186d4e:	2100      	movs	r1, #0
34186d50:	6439      	str	r1, [r7, #64]	@ 0x40
34186d52:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
34186d56:	647b      	str	r3, [r7, #68]	@ 0x44
34186d58:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	@ 0x40
34186d5c:	4603      	mov	r3, r0
34186d5e:	460a      	mov	r2, r1
34186d60:	4313      	orrs	r3, r2
34186d62:	d065      	beq.n	34186e30 <HAL_RCCEx_PeriphCLKConfig+0x2164>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    if (PeriphClkInit->Uart7ClockSelection == RCC_UART7CLKSOURCE_IC9)
34186d64:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186d68:	f8d3 2168 	ldr.w	r2, [r3, #360]	@ 0x168
34186d6c:	4b26      	ldr	r3, [pc, #152]	@ (34186e08 <HAL_RCCEx_PeriphCLKConfig+0x213c>)
34186d6e:	429a      	cmp	r2, r3
34186d70:	d116      	bne.n	34186da0 <HAL_RCCEx_PeriphCLKConfig+0x20d4>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC9].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC9].ClockDivider));

      /* Set IC9 configuration */
      MODIFY_REG(RCC->IC9CFGR, RCC_IC9CFGR_IC9SEL | RCC_IC9CFGR_IC9INT,
34186d72:	4b1c      	ldr	r3, [pc, #112]	@ (34186de4 <HAL_RCCEx_PeriphCLKConfig+0x2118>)
34186d74:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
34186d78:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
34186d7c:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
34186d80:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186d84:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
34186d86:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186d8a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
34186d8c:	3b01      	subs	r3, #1
34186d8e:	041b      	lsls	r3, r3, #16
34186d90:	4313      	orrs	r3, r2
34186d92:	4a14      	ldr	r2, [pc, #80]	@ (34186de4 <HAL_RCCEx_PeriphCLKConfig+0x2118>)
34186d94:	430b      	orrs	r3, r1
34186d96:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
                 PeriphClkInit->ICSelection[RCC_IC9].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC9].ClockDivider - 1U) << RCC_IC9CFGR_IC9INT_Pos));

      LL_RCC_IC9_Enable();
34186d9a:	f7fd fcb5 	bl	34184708 <LL_RCC_IC9_Enable>
34186d9e:	e040      	b.n	34186e22 <HAL_RCCEx_PeriphCLKConfig+0x2156>
    }
    else if (PeriphClkInit->Uart7ClockSelection == RCC_UART7CLKSOURCE_IC14)
34186da0:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186da4:	f8d3 2168 	ldr.w	r2, [r3, #360]	@ 0x168
34186da8:	4b18      	ldr	r3, [pc, #96]	@ (34186e0c <HAL_RCCEx_PeriphCLKConfig+0x2140>)
34186daa:	429a      	cmp	r2, r3
34186dac:	d130      	bne.n	34186e10 <HAL_RCCEx_PeriphCLKConfig+0x2144>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC14].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC14].ClockDivider));

      /* Set IC14 configuration */
      MODIFY_REG(RCC->IC14CFGR, RCC_IC14CFGR_IC14SEL | RCC_IC14CFGR_IC14INT,
34186dae:	4b0d      	ldr	r3, [pc, #52]	@ (34186de4 <HAL_RCCEx_PeriphCLKConfig+0x2118>)
34186db0:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
34186db4:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
34186db8:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
34186dbc:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186dc0:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
34186dc2:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186dc6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
34186dc8:	3b01      	subs	r3, #1
34186dca:	041b      	lsls	r3, r3, #16
34186dcc:	4313      	orrs	r3, r2
34186dce:	4a05      	ldr	r2, [pc, #20]	@ (34186de4 <HAL_RCCEx_PeriphCLKConfig+0x2118>)
34186dd0:	430b      	orrs	r3, r1
34186dd2:	f8c2 30f8 	str.w	r3, [r2, #248]	@ 0xf8
                 PeriphClkInit->ICSelection[RCC_IC14].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC14].ClockDivider - 1U) << RCC_IC14CFGR_IC14INT_Pos));

      LL_RCC_IC14_Enable();
34186dd6:	f7fd fd97 	bl	34184908 <LL_RCC_IC14_Enable>
34186dda:	e022      	b.n	34186e22 <HAL_RCCEx_PeriphCLKConfig+0x2156>
34186ddc:	07010830 	.word	0x07010830
34186de0:	07020c30 	.word	0x07020c30
34186de4:	56028000 	.word	0x56028000
34186de8:	07030c30 	.word	0x07030c30
34186dec:	07010c30 	.word	0x07010c30
34186df0:	07021030 	.word	0x07021030
34186df4:	07031030 	.word	0x07031030
34186df8:	07011030 	.word	0x07011030
34186dfc:	07021430 	.word	0x07021430
34186e00:	07031430 	.word	0x07031430
34186e04:	07011430 	.word	0x07011430
34186e08:	07021830 	.word	0x07021830
34186e0c:	07031830 	.word	0x07031830
    }
    else if (PeriphClkInit->Uart7ClockSelection == RCC_UART7CLKSOURCE_CLKP)
34186e10:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186e14:	f8d3 2168 	ldr.w	r2, [r3, #360]	@ 0x168
34186e18:	4bc8      	ldr	r3, [pc, #800]	@ (3418713c <HAL_RCCEx_PeriphCLKConfig+0x2470>)
34186e1a:	429a      	cmp	r2, r3
34186e1c:	d101      	bne.n	34186e22 <HAL_RCCEx_PeriphCLKConfig+0x2156>
    {
      LL_RCC_CLKP_Enable();
34186e1e:	f7fd ff33 	bl	34184c88 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of UART7 clock */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
34186e22:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186e26:	f8d3 3168 	ldr.w	r3, [r3, #360]	@ 0x168
34186e2a:	4618      	mov	r0, r3
34186e2c:	f7fc fecf 	bl	34183bce <LL_RCC_SetUSARTClockSource>
  }

  /*-------------------------- UART8 configuration --------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
34186e30:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186e34:	e9d3 2300 	ldrd	r2, r3, [r3]
34186e38:	2100      	movs	r1, #0
34186e3a:	63b9      	str	r1, [r7, #56]	@ 0x38
34186e3c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
34186e40:	63fb      	str	r3, [r7, #60]	@ 0x3c
34186e42:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	@ 0x38
34186e46:	4603      	mov	r3, r0
34186e48:	460a      	mov	r2, r1
34186e4a:	4313      	orrs	r3, r2
34186e4c:	d04b      	beq.n	34186ee6 <HAL_RCCEx_PeriphCLKConfig+0x221a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    if (PeriphClkInit->Uart8ClockSelection == RCC_UART8CLKSOURCE_IC9)
34186e4e:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186e52:	f8d3 216c 	ldr.w	r2, [r3, #364]	@ 0x16c
34186e56:	4bba      	ldr	r3, [pc, #744]	@ (34187140 <HAL_RCCEx_PeriphCLKConfig+0x2474>)
34186e58:	429a      	cmp	r2, r3
34186e5a:	d116      	bne.n	34186e8a <HAL_RCCEx_PeriphCLKConfig+0x21be>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC9].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC9].ClockDivider));

      /* Set IC9 configuration */
      MODIFY_REG(RCC->IC9CFGR, RCC_IC9CFGR_IC9SEL | RCC_IC9CFGR_IC9INT,
34186e5c:	4bb9      	ldr	r3, [pc, #740]	@ (34187144 <HAL_RCCEx_PeriphCLKConfig+0x2478>)
34186e5e:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
34186e62:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
34186e66:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
34186e6a:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186e6e:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
34186e70:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186e74:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
34186e76:	3b01      	subs	r3, #1
34186e78:	041b      	lsls	r3, r3, #16
34186e7a:	4313      	orrs	r3, r2
34186e7c:	4ab1      	ldr	r2, [pc, #708]	@ (34187144 <HAL_RCCEx_PeriphCLKConfig+0x2478>)
34186e7e:	430b      	orrs	r3, r1
34186e80:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
                 PeriphClkInit->ICSelection[RCC_IC9].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC9].ClockDivider - 1U) << RCC_IC9CFGR_IC9INT_Pos));

      LL_RCC_IC9_Enable();
34186e84:	f7fd fc40 	bl	34184708 <LL_RCC_IC9_Enable>
34186e88:	e026      	b.n	34186ed8 <HAL_RCCEx_PeriphCLKConfig+0x220c>
    }
    else if (PeriphClkInit->Uart8ClockSelection == RCC_UART8CLKSOURCE_IC14)
34186e8a:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186e8e:	f8d3 216c 	ldr.w	r2, [r3, #364]	@ 0x16c
34186e92:	4bad      	ldr	r3, [pc, #692]	@ (34187148 <HAL_RCCEx_PeriphCLKConfig+0x247c>)
34186e94:	429a      	cmp	r2, r3
34186e96:	d116      	bne.n	34186ec6 <HAL_RCCEx_PeriphCLKConfig+0x21fa>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC14].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC14].ClockDivider));

      /* Set IC14 configuration */
      MODIFY_REG(RCC->IC14CFGR, RCC_IC14CFGR_IC14SEL | RCC_IC14CFGR_IC14INT,
34186e98:	4baa      	ldr	r3, [pc, #680]	@ (34187144 <HAL_RCCEx_PeriphCLKConfig+0x2478>)
34186e9a:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
34186e9e:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
34186ea2:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
34186ea6:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186eaa:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
34186eac:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186eb0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
34186eb2:	3b01      	subs	r3, #1
34186eb4:	041b      	lsls	r3, r3, #16
34186eb6:	4313      	orrs	r3, r2
34186eb8:	4aa2      	ldr	r2, [pc, #648]	@ (34187144 <HAL_RCCEx_PeriphCLKConfig+0x2478>)
34186eba:	430b      	orrs	r3, r1
34186ebc:	f8c2 30f8 	str.w	r3, [r2, #248]	@ 0xf8
                 PeriphClkInit->ICSelection[RCC_IC14].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC14].ClockDivider - 1U) << RCC_IC14CFGR_IC14INT_Pos));

      LL_RCC_IC14_Enable();
34186ec0:	f7fd fd22 	bl	34184908 <LL_RCC_IC14_Enable>
34186ec4:	e008      	b.n	34186ed8 <HAL_RCCEx_PeriphCLKConfig+0x220c>
    }
    else if (PeriphClkInit->Uart8ClockSelection == RCC_UART8CLKSOURCE_CLKP)
34186ec6:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186eca:	f8d3 216c 	ldr.w	r2, [r3, #364]	@ 0x16c
34186ece:	4b9f      	ldr	r3, [pc, #636]	@ (3418714c <HAL_RCCEx_PeriphCLKConfig+0x2480>)
34186ed0:	429a      	cmp	r2, r3
34186ed2:	d101      	bne.n	34186ed8 <HAL_RCCEx_PeriphCLKConfig+0x220c>
    {
      LL_RCC_CLKP_Enable();
34186ed4:	f7fd fed8 	bl	34184c88 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of UART8 clock */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
34186ed8:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186edc:	f8d3 316c 	ldr.w	r3, [r3, #364]	@ 0x16c
34186ee0:	4618      	mov	r0, r3
34186ee2:	f7fc fe74 	bl	34183bce <LL_RCC_SetUSARTClockSource>
  }

  /*-------------------------- UART9 configuration --------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_UART9) == RCC_PERIPHCLK_UART9)
34186ee6:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186eea:	e9d3 2300 	ldrd	r2, r3, [r3]
34186eee:	2100      	movs	r1, #0
34186ef0:	6339      	str	r1, [r7, #48]	@ 0x30
34186ef2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
34186ef6:	637b      	str	r3, [r7, #52]	@ 0x34
34186ef8:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
34186efc:	4603      	mov	r3, r0
34186efe:	460a      	mov	r2, r1
34186f00:	4313      	orrs	r3, r2
34186f02:	d04b      	beq.n	34186f9c <HAL_RCCEx_PeriphCLKConfig+0x22d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART9CLKSOURCE(PeriphClkInit->Uart9ClockSelection));

    if (PeriphClkInit->Uart9ClockSelection == RCC_UART9CLKSOURCE_IC9)
34186f04:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186f08:	f8d3 3170 	ldr.w	r3, [r3, #368]	@ 0x170
34186f0c:	4a90      	ldr	r2, [pc, #576]	@ (34187150 <HAL_RCCEx_PeriphCLKConfig+0x2484>)
34186f0e:	4293      	cmp	r3, r2
34186f10:	d116      	bne.n	34186f40 <HAL_RCCEx_PeriphCLKConfig+0x2274>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC9].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC9].ClockDivider));

      /* Set IC9 configuration */
      MODIFY_REG(RCC->IC9CFGR, RCC_IC9CFGR_IC9SEL | RCC_IC9CFGR_IC9INT,
34186f12:	4b8c      	ldr	r3, [pc, #560]	@ (34187144 <HAL_RCCEx_PeriphCLKConfig+0x2478>)
34186f14:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
34186f18:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
34186f1c:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
34186f20:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186f24:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
34186f26:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186f2a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
34186f2c:	3b01      	subs	r3, #1
34186f2e:	041b      	lsls	r3, r3, #16
34186f30:	4313      	orrs	r3, r2
34186f32:	4a84      	ldr	r2, [pc, #528]	@ (34187144 <HAL_RCCEx_PeriphCLKConfig+0x2478>)
34186f34:	430b      	orrs	r3, r1
34186f36:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
                 PeriphClkInit->ICSelection[RCC_IC9].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC9].ClockDivider - 1U) << RCC_IC9CFGR_IC9INT_Pos));

      LL_RCC_IC9_Enable();
34186f3a:	f7fd fbe5 	bl	34184708 <LL_RCC_IC9_Enable>
34186f3e:	e026      	b.n	34186f8e <HAL_RCCEx_PeriphCLKConfig+0x22c2>
    }
    else if (PeriphClkInit->Uart9ClockSelection == RCC_UART9CLKSOURCE_IC14)
34186f40:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186f44:	f8d3 3170 	ldr.w	r3, [r3, #368]	@ 0x170
34186f48:	4a82      	ldr	r2, [pc, #520]	@ (34187154 <HAL_RCCEx_PeriphCLKConfig+0x2488>)
34186f4a:	4293      	cmp	r3, r2
34186f4c:	d116      	bne.n	34186f7c <HAL_RCCEx_PeriphCLKConfig+0x22b0>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC14].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC14].ClockDivider));

      /* Set IC14 configuration */
      MODIFY_REG(RCC->IC14CFGR, RCC_IC14CFGR_IC14SEL | RCC_IC14CFGR_IC14INT,
34186f4e:	4b7d      	ldr	r3, [pc, #500]	@ (34187144 <HAL_RCCEx_PeriphCLKConfig+0x2478>)
34186f50:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
34186f54:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
34186f58:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
34186f5c:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186f60:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
34186f62:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186f66:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
34186f68:	3b01      	subs	r3, #1
34186f6a:	041b      	lsls	r3, r3, #16
34186f6c:	4313      	orrs	r3, r2
34186f6e:	4a75      	ldr	r2, [pc, #468]	@ (34187144 <HAL_RCCEx_PeriphCLKConfig+0x2478>)
34186f70:	430b      	orrs	r3, r1
34186f72:	f8c2 30f8 	str.w	r3, [r2, #248]	@ 0xf8
                 PeriphClkInit->ICSelection[RCC_IC14].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC14].ClockDivider - 1U) << RCC_IC14CFGR_IC14INT_Pos));

      LL_RCC_IC14_Enable();
34186f76:	f7fd fcc7 	bl	34184908 <LL_RCC_IC14_Enable>
34186f7a:	e008      	b.n	34186f8e <HAL_RCCEx_PeriphCLKConfig+0x22c2>
    }
    else if (PeriphClkInit->Uart9ClockSelection == RCC_UART9CLKSOURCE_CLKP)
34186f7c:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186f80:	f8d3 3170 	ldr.w	r3, [r3, #368]	@ 0x170
34186f84:	4a74      	ldr	r2, [pc, #464]	@ (34187158 <HAL_RCCEx_PeriphCLKConfig+0x248c>)
34186f86:	4293      	cmp	r3, r2
34186f88:	d101      	bne.n	34186f8e <HAL_RCCEx_PeriphCLKConfig+0x22c2>
    {
      LL_RCC_CLKP_Enable();
34186f8a:	f7fd fe7d 	bl	34184c88 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of UART9 clock */
    __HAL_RCC_UART9_CONFIG(PeriphClkInit->Uart9ClockSelection);
34186f8e:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186f92:	f8d3 3170 	ldr.w	r3, [r3, #368]	@ 0x170
34186f96:	4618      	mov	r0, r3
34186f98:	f7fc fe19 	bl	34183bce <LL_RCC_SetUSARTClockSource>
  }

  /*-------------------------- USART10 configuration --------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_USART10) == RCC_PERIPHCLK_USART10)
34186f9c:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186fa0:	e9d3 2300 	ldrd	r2, r3, [r3]
34186fa4:	2100      	movs	r1, #0
34186fa6:	62b9      	str	r1, [r7, #40]	@ 0x28
34186fa8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
34186fac:	62fb      	str	r3, [r7, #44]	@ 0x2c
34186fae:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
34186fb2:	4603      	mov	r3, r0
34186fb4:	460a      	mov	r2, r1
34186fb6:	4313      	orrs	r3, r2
34186fb8:	d04b      	beq.n	34187052 <HAL_RCCEx_PeriphCLKConfig+0x2386>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART10CLKSOURCE(PeriphClkInit->Usart10ClockSelection));

    if (PeriphClkInit->Usart10ClockSelection == RCC_USART10CLKSOURCE_IC9)
34186fba:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186fbe:	f8d3 3174 	ldr.w	r3, [r3, #372]	@ 0x174
34186fc2:	4a66      	ldr	r2, [pc, #408]	@ (3418715c <HAL_RCCEx_PeriphCLKConfig+0x2490>)
34186fc4:	4293      	cmp	r3, r2
34186fc6:	d116      	bne.n	34186ff6 <HAL_RCCEx_PeriphCLKConfig+0x232a>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC9].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC9].ClockDivider));

      /* Set IC9 configuration */
      MODIFY_REG(RCC->IC9CFGR, RCC_IC9CFGR_IC9SEL | RCC_IC9CFGR_IC9INT,
34186fc8:	4b5e      	ldr	r3, [pc, #376]	@ (34187144 <HAL_RCCEx_PeriphCLKConfig+0x2478>)
34186fca:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
34186fce:	f023 5343 	bic.w	r3, r3, #817889280	@ 0x30c00000
34186fd2:	f423 137c 	bic.w	r3, r3, #4128768	@ 0x3f0000
34186fd6:	f8d7 21b4 	ldr.w	r2, [r7, #436]	@ 0x1b4
34186fda:	6c91      	ldr	r1, [r2, #72]	@ 0x48
34186fdc:	f8d7 21b4 	ldr.w	r2, [r7, #436]	@ 0x1b4
34186fe0:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
34186fe2:	3a01      	subs	r2, #1
34186fe4:	0412      	lsls	r2, r2, #16
34186fe6:	430a      	orrs	r2, r1
34186fe8:	4956      	ldr	r1, [pc, #344]	@ (34187144 <HAL_RCCEx_PeriphCLKConfig+0x2478>)
34186fea:	4313      	orrs	r3, r2
34186fec:	f8c1 30e4 	str.w	r3, [r1, #228]	@ 0xe4
                 PeriphClkInit->ICSelection[RCC_IC9].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC9].ClockDivider - 1U) << RCC_IC9CFGR_IC9INT_Pos));

      LL_RCC_IC9_Enable();
34186ff0:	f7fd fb8a 	bl	34184708 <LL_RCC_IC9_Enable>
34186ff4:	e026      	b.n	34187044 <HAL_RCCEx_PeriphCLKConfig+0x2378>
    }
    else if (PeriphClkInit->Usart10ClockSelection == RCC_USART10CLKSOURCE_IC14)
34186ff6:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186ffa:	f8d3 3174 	ldr.w	r3, [r3, #372]	@ 0x174
34186ffe:	4a58      	ldr	r2, [pc, #352]	@ (34187160 <HAL_RCCEx_PeriphCLKConfig+0x2494>)
34187000:	4293      	cmp	r3, r2
34187002:	d116      	bne.n	34187032 <HAL_RCCEx_PeriphCLKConfig+0x2366>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC14].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC14].ClockDivider));

      /* Set IC14 configuration */
      MODIFY_REG(RCC->IC14CFGR, RCC_IC14CFGR_IC14SEL | RCC_IC14CFGR_IC14INT,
34187004:	4b4f      	ldr	r3, [pc, #316]	@ (34187144 <HAL_RCCEx_PeriphCLKConfig+0x2478>)
34187006:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
3418700a:	f023 5343 	bic.w	r3, r3, #817889280	@ 0x30c00000
3418700e:	f423 137c 	bic.w	r3, r3, #4128768	@ 0x3f0000
34187012:	f8d7 21b4 	ldr.w	r2, [r7, #436]	@ 0x1b4
34187016:	6f11      	ldr	r1, [r2, #112]	@ 0x70
34187018:	f8d7 21b4 	ldr.w	r2, [r7, #436]	@ 0x1b4
3418701c:	6f52      	ldr	r2, [r2, #116]	@ 0x74
3418701e:	3a01      	subs	r2, #1
34187020:	0412      	lsls	r2, r2, #16
34187022:	430a      	orrs	r2, r1
34187024:	4947      	ldr	r1, [pc, #284]	@ (34187144 <HAL_RCCEx_PeriphCLKConfig+0x2478>)
34187026:	4313      	orrs	r3, r2
34187028:	f8c1 30f8 	str.w	r3, [r1, #248]	@ 0xf8
                 PeriphClkInit->ICSelection[RCC_IC14].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC14].ClockDivider - 1U) << RCC_IC14CFGR_IC14INT_Pos));

      LL_RCC_IC14_Enable();
3418702c:	f7fd fc6c 	bl	34184908 <LL_RCC_IC14_Enable>
34187030:	e008      	b.n	34187044 <HAL_RCCEx_PeriphCLKConfig+0x2378>
    }
    else if (PeriphClkInit->Usart10ClockSelection == RCC_USART10CLKSOURCE_CLKP)
34187032:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34187036:	f8d3 3174 	ldr.w	r3, [r3, #372]	@ 0x174
3418703a:	4a4a      	ldr	r2, [pc, #296]	@ (34187164 <HAL_RCCEx_PeriphCLKConfig+0x2498>)
3418703c:	4293      	cmp	r3, r2
3418703e:	d101      	bne.n	34187044 <HAL_RCCEx_PeriphCLKConfig+0x2378>
    {
      LL_RCC_CLKP_Enable();
34187040:	f7fd fe22 	bl	34184c88 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of USART10 clock */
    __HAL_RCC_USART10_CONFIG(PeriphClkInit->Usart10ClockSelection);
34187044:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34187048:	f8d3 3174 	ldr.w	r3, [r3, #372]	@ 0x174
3418704c:	4618      	mov	r0, r3
3418704e:	f7fc fdbe 	bl	34183bce <LL_RCC_SetUSARTClockSource>
  }

  /*------------------------------ USBPHY1 Configuration ---------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_USBPHY1) == RCC_PERIPHCLK_USBPHY1)
34187052:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34187056:	e9d3 2300 	ldrd	r2, r3, [r3]
3418705a:	2100      	movs	r1, #0
3418705c:	6239      	str	r1, [r7, #32]
3418705e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
34187062:	627b      	str	r3, [r7, #36]	@ 0x24
34187064:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
34187068:	4603      	mov	r3, r0
3418706a:	460a      	mov	r2, r1
3418706c:	4313      	orrs	r3, r2
3418706e:	d014      	beq.n	3418709a <HAL_RCCEx_PeriphCLKConfig+0x23ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPHY1CLKSOURCE(PeriphClkInit->UsbPhy1ClockSelection));

    /* Set the source of USBPHY1 clock*/
    __HAL_RCC_USBPHY1_CONFIG(PeriphClkInit->UsbPhy1ClockSelection);
34187070:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34187074:	f8d3 3178 	ldr.w	r3, [r3, #376]	@ 0x178
34187078:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
3418707c:	4618      	mov	r0, r3
3418707e:	f7fc fd4e 	bl	34183b1e <LL_RCC_SetOTGPHYCKREFClockSource>
34187082:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34187086:	f8d3 3178 	ldr.w	r3, [r3, #376]	@ 0x178
3418708a:	0fdb      	lsrs	r3, r3, #31
3418708c:	2b01      	cmp	r3, #1
3418708e:	d102      	bne.n	34187096 <HAL_RCCEx_PeriphCLKConfig+0x23ca>
34187090:	f7fc faf0 	bl	34183674 <LL_RCC_HSE_SelectHSEDiv2AsDiv2Clock>
34187094:	e001      	b.n	3418709a <HAL_RCCEx_PeriphCLKConfig+0x23ce>
34187096:	f7fc fadd 	bl	34183654 <LL_RCC_HSE_SelectHSEAsDiv2Clock>
  }

  /*------------------------------ USBPHY2 Configuration ---------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_USBPHY2) == RCC_PERIPHCLK_USBPHY2)
3418709a:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418709e:	e9d3 2300 	ldrd	r2, r3, [r3]
341870a2:	2100      	movs	r1, #0
341870a4:	61b9      	str	r1, [r7, #24]
341870a6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
341870aa:	61fb      	str	r3, [r7, #28]
341870ac:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
341870b0:	4603      	mov	r3, r0
341870b2:	460a      	mov	r2, r1
341870b4:	4313      	orrs	r3, r2
341870b6:	d014      	beq.n	341870e2 <HAL_RCCEx_PeriphCLKConfig+0x2416>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPHY2CLKSOURCE(PeriphClkInit->UsbPhy2ClockSelection));

    /* Set the source of USBPHY2 clock*/
    __HAL_RCC_USBPHY2_CONFIG(PeriphClkInit->UsbPhy2ClockSelection);
341870b8:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341870bc:	f8d3 3180 	ldr.w	r3, [r3, #384]	@ 0x180
341870c0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
341870c4:	4618      	mov	r0, r3
341870c6:	f7fc fd2a 	bl	34183b1e <LL_RCC_SetOTGPHYCKREFClockSource>
341870ca:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341870ce:	f8d3 3180 	ldr.w	r3, [r3, #384]	@ 0x180
341870d2:	0fdb      	lsrs	r3, r3, #31
341870d4:	2b01      	cmp	r3, #1
341870d6:	d102      	bne.n	341870de <HAL_RCCEx_PeriphCLKConfig+0x2412>
341870d8:	f7fc facc 	bl	34183674 <LL_RCC_HSE_SelectHSEDiv2AsDiv2Clock>
341870dc:	e001      	b.n	341870e2 <HAL_RCCEx_PeriphCLKConfig+0x2416>
341870de:	f7fc fab9 	bl	34183654 <LL_RCC_HSE_SelectHSEAsDiv2Clock>
  }

  /*------------------------------ USBOTGHS1 Configuration -------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_USBOTGHS1) == RCC_PERIPHCLK_USBOTGHS1)
341870e2:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341870e6:	e9d3 2300 	ldrd	r2, r3, [r3]
341870ea:	2100      	movs	r1, #0
341870ec:	6139      	str	r1, [r7, #16]
341870ee:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
341870f2:	617b      	str	r3, [r7, #20]
341870f4:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
341870f8:	4603      	mov	r3, r0
341870fa:	460a      	mov	r2, r1
341870fc:	4313      	orrs	r3, r2
341870fe:	d053      	beq.n	341871a8 <HAL_RCCEx_PeriphCLKConfig+0x24dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBOTGHS1CLKSOURCE(PeriphClkInit->UsbOtgHs1ClockSelection));

    if (PeriphClkInit->UsbOtgHs1ClockSelection == RCC_USBOTGHS1CLKSOURCE_IC15)
34187100:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34187104:	f8d3 317c 	ldr.w	r3, [r3, #380]	@ 0x17c
34187108:	4a17      	ldr	r2, [pc, #92]	@ (34187168 <HAL_RCCEx_PeriphCLKConfig+0x249c>)
3418710a:	4293      	cmp	r3, r2
3418710c:	d12e      	bne.n	3418716c <HAL_RCCEx_PeriphCLKConfig+0x24a0>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC15].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC15].ClockDivider));

      /* Set IC15 configuration */
      MODIFY_REG(RCC->IC15CFGR, RCC_IC15CFGR_IC15SEL | RCC_IC15CFGR_IC15INT,
3418710e:	4b0d      	ldr	r3, [pc, #52]	@ (34187144 <HAL_RCCEx_PeriphCLKConfig+0x2478>)
34187110:	f8d3 30fc 	ldr.w	r3, [r3, #252]	@ 0xfc
34187114:	f023 5343 	bic.w	r3, r3, #817889280	@ 0x30c00000
34187118:	f423 137c 	bic.w	r3, r3, #4128768	@ 0x3f0000
3418711c:	f8d7 21b4 	ldr.w	r2, [r7, #436]	@ 0x1b4
34187120:	6f91      	ldr	r1, [r2, #120]	@ 0x78
34187122:	f8d7 21b4 	ldr.w	r2, [r7, #436]	@ 0x1b4
34187126:	6fd2      	ldr	r2, [r2, #124]	@ 0x7c
34187128:	3a01      	subs	r2, #1
3418712a:	0412      	lsls	r2, r2, #16
3418712c:	430a      	orrs	r2, r1
3418712e:	4905      	ldr	r1, [pc, #20]	@ (34187144 <HAL_RCCEx_PeriphCLKConfig+0x2478>)
34187130:	4313      	orrs	r3, r2
34187132:	f8c1 30fc 	str.w	r3, [r1, #252]	@ 0xfc
                 PeriphClkInit->ICSelection[RCC_IC15].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC15].ClockDivider - 1U) << RCC_IC15CFGR_IC15INT_Pos));

      LL_RCC_IC15_Enable();
34187136:	f7fd fc27 	bl	34184988 <LL_RCC_IC15_Enable>
3418713a:	e020      	b.n	3418717e <HAL_RCCEx_PeriphCLKConfig+0x24b2>
3418713c:	07011830 	.word	0x07011830
34187140:	07021c30 	.word	0x07021c30
34187144:	56028000 	.word	0x56028000
34187148:	07031c30 	.word	0x07031c30
3418714c:	07011c30 	.word	0x07011c30
34187150:	07020034 	.word	0x07020034
34187154:	07030034 	.word	0x07030034
34187158:	07010034 	.word	0x07010034
3418715c:	07020434 	.word	0x07020434
34187160:	07030434 	.word	0x07030434
34187164:	07010434 	.word	0x07010434
34187168:	03020c14 	.word	0x03020c14
    }
    else if (PeriphClkInit->UsbOtgHs1ClockSelection == RCC_USBOTGHS1CLKSOURCE_CLKP)
3418716c:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34187170:	f8d3 317c 	ldr.w	r3, [r3, #380]	@ 0x17c
34187174:	4a43      	ldr	r2, [pc, #268]	@ (34187284 <HAL_RCCEx_PeriphCLKConfig+0x25b8>)
34187176:	4293      	cmp	r3, r2
34187178:	d101      	bne.n	3418717e <HAL_RCCEx_PeriphCLKConfig+0x24b2>
    {
      LL_RCC_CLKP_Enable();
3418717a:	f7fd fd85 	bl	34184c88 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of USBOTGHS1 clock */
    __HAL_RCC_USBOTGHS1_CONFIG(PeriphClkInit->UsbOtgHs1ClockSelection);
3418717e:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34187182:	f8d3 317c 	ldr.w	r3, [r3, #380]	@ 0x17c
34187186:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
3418718a:	4618      	mov	r0, r3
3418718c:	f7fc fcbc 	bl	34183b08 <LL_RCC_SetOTGPHYClockSource>
34187190:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34187194:	f8d3 317c 	ldr.w	r3, [r3, #380]	@ 0x17c
34187198:	0fdb      	lsrs	r3, r3, #31
3418719a:	2b01      	cmp	r3, #1
3418719c:	d102      	bne.n	341871a4 <HAL_RCCEx_PeriphCLKConfig+0x24d8>
3418719e:	f7fc fa69 	bl	34183674 <LL_RCC_HSE_SelectHSEDiv2AsDiv2Clock>
341871a2:	e001      	b.n	341871a8 <HAL_RCCEx_PeriphCLKConfig+0x24dc>
341871a4:	f7fc fa56 	bl	34183654 <LL_RCC_HSE_SelectHSEAsDiv2Clock>
  }

  /*------------------------------ USBOTGHS2 Configuration -------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_USBOTGHS2) == RCC_PERIPHCLK_USBOTGHS2)
341871a8:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341871ac:	e9d3 2300 	ldrd	r2, r3, [r3]
341871b0:	2100      	movs	r1, #0
341871b2:	60b9      	str	r1, [r7, #8]
341871b4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
341871b8:	60fb      	str	r3, [r7, #12]
341871ba:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
341871be:	4603      	mov	r3, r0
341871c0:	460a      	mov	r2, r1
341871c2:	4313      	orrs	r3, r2
341871c4:	d03b      	beq.n	3418723e <HAL_RCCEx_PeriphCLKConfig+0x2572>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBOTGHS2CLKSOURCE(PeriphClkInit->UsbOtgHs2ClockSelection));

    if (PeriphClkInit->UsbOtgHs2ClockSelection == RCC_USBOTGHS2CLKSOURCE_IC15)
341871c6:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341871ca:	f8d3 3184 	ldr.w	r3, [r3, #388]	@ 0x184
341871ce:	4a2e      	ldr	r2, [pc, #184]	@ (34187288 <HAL_RCCEx_PeriphCLKConfig+0x25bc>)
341871d0:	4293      	cmp	r3, r2
341871d2:	d116      	bne.n	34187202 <HAL_RCCEx_PeriphCLKConfig+0x2536>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC15].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC15].ClockDivider));

      /* Set IC15 configuration */
      MODIFY_REG(RCC->IC15CFGR, RCC_IC15CFGR_IC15SEL | RCC_IC15CFGR_IC15INT,
341871d4:	4b2d      	ldr	r3, [pc, #180]	@ (3418728c <HAL_RCCEx_PeriphCLKConfig+0x25c0>)
341871d6:	f8d3 30fc 	ldr.w	r3, [r3, #252]	@ 0xfc
341871da:	f023 5343 	bic.w	r3, r3, #817889280	@ 0x30c00000
341871de:	f423 137c 	bic.w	r3, r3, #4128768	@ 0x3f0000
341871e2:	f8d7 21b4 	ldr.w	r2, [r7, #436]	@ 0x1b4
341871e6:	6f91      	ldr	r1, [r2, #120]	@ 0x78
341871e8:	f8d7 21b4 	ldr.w	r2, [r7, #436]	@ 0x1b4
341871ec:	6fd2      	ldr	r2, [r2, #124]	@ 0x7c
341871ee:	3a01      	subs	r2, #1
341871f0:	0412      	lsls	r2, r2, #16
341871f2:	430a      	orrs	r2, r1
341871f4:	4925      	ldr	r1, [pc, #148]	@ (3418728c <HAL_RCCEx_PeriphCLKConfig+0x25c0>)
341871f6:	4313      	orrs	r3, r2
341871f8:	f8c1 30fc 	str.w	r3, [r1, #252]	@ 0xfc
                 PeriphClkInit->ICSelection[RCC_IC15].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC15].ClockDivider - 1U) << RCC_IC15CFGR_IC15INT_Pos));

      LL_RCC_IC15_Enable();
341871fc:	f7fd fbc4 	bl	34184988 <LL_RCC_IC15_Enable>
34187200:	e008      	b.n	34187214 <HAL_RCCEx_PeriphCLKConfig+0x2548>
    }
    else if (PeriphClkInit->UsbOtgHs2ClockSelection == RCC_USBOTGHS2CLKSOURCE_CLKP)
34187202:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34187206:	f8d3 3184 	ldr.w	r3, [r3, #388]	@ 0x184
3418720a:	4a21      	ldr	r2, [pc, #132]	@ (34187290 <HAL_RCCEx_PeriphCLKConfig+0x25c4>)
3418720c:	4293      	cmp	r3, r2
3418720e:	d101      	bne.n	34187214 <HAL_RCCEx_PeriphCLKConfig+0x2548>
    {
      LL_RCC_CLKP_Enable();
34187210:	f7fd fd3a 	bl	34184c88 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of USBOTGHS2 clock */
    __HAL_RCC_USBOTGHS2_CONFIG(PeriphClkInit->UsbOtgHs2ClockSelection);
34187214:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34187218:	f8d3 3184 	ldr.w	r3, [r3, #388]	@ 0x184
3418721c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
34187220:	4618      	mov	r0, r3
34187222:	f7fc fc71 	bl	34183b08 <LL_RCC_SetOTGPHYClockSource>
34187226:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418722a:	f8d3 3184 	ldr.w	r3, [r3, #388]	@ 0x184
3418722e:	0fdb      	lsrs	r3, r3, #31
34187230:	2b01      	cmp	r3, #1
34187232:	d102      	bne.n	3418723a <HAL_RCCEx_PeriphCLKConfig+0x256e>
34187234:	f7fc fa1e 	bl	34183674 <LL_RCC_HSE_SelectHSEDiv2AsDiv2Clock>
34187238:	e001      	b.n	3418723e <HAL_RCCEx_PeriphCLKConfig+0x2572>
3418723a:	f7fc fa0b 	bl	34183654 <LL_RCC_HSE_SelectHSEAsDiv2Clock>
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
3418723e:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34187242:	e9d3 2300 	ldrd	r2, r3, [r3]
34187246:	2100      	movs	r1, #0
34187248:	6039      	str	r1, [r7, #0]
3418724a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
3418724e:	607b      	str	r3, [r7, #4]
34187250:	e9d7 0100 	ldrd	r0, r1, [r7]
34187254:	4603      	mov	r3, r0
34187256:	460a      	mov	r2, r1
34187258:	4313      	orrs	r3, r2
3418725a:	d006      	beq.n	3418726a <HAL_RCCEx_PeriphCLKConfig+0x259e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER_CONFIG(PeriphClkInit->TIMPresSelection);
3418725c:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34187260:	f8d3 318c 	ldr.w	r3, [r3, #396]	@ 0x18c
34187264:	4618      	mov	r0, r3
34187266:	f7fc fe8b 	bl	34183f80 <LL_RCC_SetTIMPrescaler>
  }

  if (status == HAL_OK)
3418726a:	f897 31c6 	ldrb.w	r3, [r7, #454]	@ 0x1c6
3418726e:	2b00      	cmp	r3, #0
34187270:	d101      	bne.n	34187276 <HAL_RCCEx_PeriphCLKConfig+0x25aa>
  {
    return HAL_OK;
34187272:	2300      	movs	r3, #0
34187274:	e000      	b.n	34187278 <HAL_RCCEx_PeriphCLKConfig+0x25ac>
  }
  return HAL_ERROR;
34187276:	2301      	movs	r3, #1
}
34187278:	4618      	mov	r0, r3
3418727a:	f507 77e4 	add.w	r7, r7, #456	@ 0x1c8
3418727e:	46bd      	mov	sp, r7
34187280:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
34187284:	03010c14 	.word	0x03010c14
34187288:	03021414 	.word	0x03021414
3418728c:	56028000 	.word	0x56028000
34187290:	03011414 	.word	0x03011414

34187294 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg RCC_PERIPHCLK_XSPI2    : XSPI2 peripheral clock
  *            @arg RCC_PERIPHCLK_XSPI3    : XSPI3 peripheral clock
  * @retval Frequency in Hz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
34187294:	b590      	push	{r4, r7, lr}
34187296:	b085      	sub	sp, #20
34187298:	af00      	add	r7, sp, #0
3418729a:	e9c7 0100 	strd	r0, r1, [r7]
  uint32_t frequency = 0;   /* Set to 0 for returned value if no source clock */
3418729e:	2100      	movs	r1, #0
341872a0:	60f9      	str	r1, [r7, #12]

  switch (PeriphClk)
341872a2:	e9d7 0100 	ldrd	r0, r1, [r7]
341872a6:	f101 447f 	add.w	r4, r1, #4278190080	@ 0xff000000
341872aa:	ea50 0104 	orrs.w	r1, r0, r4
341872ae:	f000 8436 	beq.w	34187b1e <HAL_RCCEx_GetPeriphCLKFreq+0x88a>
341872b2:	e9d7 0100 	ldrd	r0, r1, [r7]
341872b6:	2801      	cmp	r0, #1
341872b8:	f171 7180 	sbcs.w	r1, r1, #16777216	@ 0x1000000
341872bc:	f080 8434 	bcs.w	34187b28 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
341872c0:	e9d7 0100 	ldrd	r0, r1, [r7]
341872c4:	f5a1 0400 	sub.w	r4, r1, #8388608	@ 0x800000
341872c8:	ea50 0104 	orrs.w	r1, r0, r4
341872cc:	f000 8422 	beq.w	34187b14 <HAL_RCCEx_GetPeriphCLKFreq+0x880>
341872d0:	e9d7 0100 	ldrd	r0, r1, [r7]
341872d4:	2801      	cmp	r0, #1
341872d6:	f571 0100 	sbcs.w	r1, r1, #8388608	@ 0x800000
341872da:	f080 8425 	bcs.w	34187b28 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
341872de:	e9d7 0100 	ldrd	r0, r1, [r7]
341872e2:	f5a1 0480 	sub.w	r4, r1, #4194304	@ 0x400000
341872e6:	ea50 0104 	orrs.w	r1, r0, r4
341872ea:	f000 840e 	beq.w	34187b0a <HAL_RCCEx_GetPeriphCLKFreq+0x876>
341872ee:	e9d7 0100 	ldrd	r0, r1, [r7]
341872f2:	2801      	cmp	r0, #1
341872f4:	f571 0180 	sbcs.w	r1, r1, #4194304	@ 0x400000
341872f8:	f080 8416 	bcs.w	34187b28 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
341872fc:	e9d7 0100 	ldrd	r0, r1, [r7]
34187300:	f5a1 1400 	sub.w	r4, r1, #2097152	@ 0x200000
34187304:	ea50 0104 	orrs.w	r1, r0, r4
34187308:	f000 83fa 	beq.w	34187b00 <HAL_RCCEx_GetPeriphCLKFreq+0x86c>
3418730c:	e9d7 0100 	ldrd	r0, r1, [r7]
34187310:	2801      	cmp	r0, #1
34187312:	f571 1100 	sbcs.w	r1, r1, #2097152	@ 0x200000
34187316:	f080 8407 	bcs.w	34187b28 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
3418731a:	e9d7 0100 	ldrd	r0, r1, [r7]
3418731e:	f5a1 1480 	sub.w	r4, r1, #1048576	@ 0x100000
34187322:	ea50 0104 	orrs.w	r1, r0, r4
34187326:	f000 83e6 	beq.w	34187af6 <HAL_RCCEx_GetPeriphCLKFreq+0x862>
3418732a:	e9d7 0100 	ldrd	r0, r1, [r7]
3418732e:	2801      	cmp	r0, #1
34187330:	f571 1180 	sbcs.w	r1, r1, #1048576	@ 0x100000
34187334:	f080 83f8 	bcs.w	34187b28 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
34187338:	e9d7 0100 	ldrd	r0, r1, [r7]
3418733c:	f5a1 2400 	sub.w	r4, r1, #524288	@ 0x80000
34187340:	ea50 0104 	orrs.w	r1, r0, r4
34187344:	f000 83d2 	beq.w	34187aec <HAL_RCCEx_GetPeriphCLKFreq+0x858>
34187348:	e9d7 0100 	ldrd	r0, r1, [r7]
3418734c:	2801      	cmp	r0, #1
3418734e:	f571 2100 	sbcs.w	r1, r1, #524288	@ 0x80000
34187352:	f080 83e9 	bcs.w	34187b28 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
34187356:	e9d7 0100 	ldrd	r0, r1, [r7]
3418735a:	f5a1 2480 	sub.w	r4, r1, #262144	@ 0x40000
3418735e:	ea50 0104 	orrs.w	r1, r0, r4
34187362:	f000 83be 	beq.w	34187ae2 <HAL_RCCEx_GetPeriphCLKFreq+0x84e>
34187366:	e9d7 0100 	ldrd	r0, r1, [r7]
3418736a:	2801      	cmp	r0, #1
3418736c:	f571 2180 	sbcs.w	r1, r1, #262144	@ 0x40000
34187370:	f080 83da 	bcs.w	34187b28 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
34187374:	e9d7 0100 	ldrd	r0, r1, [r7]
34187378:	f5a1 3400 	sub.w	r4, r1, #131072	@ 0x20000
3418737c:	ea50 0104 	orrs.w	r1, r0, r4
34187380:	f000 83aa 	beq.w	34187ad8 <HAL_RCCEx_GetPeriphCLKFreq+0x844>
34187384:	e9d7 0100 	ldrd	r0, r1, [r7]
34187388:	2801      	cmp	r0, #1
3418738a:	f571 3100 	sbcs.w	r1, r1, #131072	@ 0x20000
3418738e:	f080 83cb 	bcs.w	34187b28 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
34187392:	e9d7 0100 	ldrd	r0, r1, [r7]
34187396:	f5a1 3480 	sub.w	r4, r1, #65536	@ 0x10000
3418739a:	ea50 0104 	orrs.w	r1, r0, r4
3418739e:	f000 8396 	beq.w	34187ace <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
341873a2:	e9d7 0100 	ldrd	r0, r1, [r7]
341873a6:	2801      	cmp	r0, #1
341873a8:	f571 3180 	sbcs.w	r1, r1, #65536	@ 0x10000
341873ac:	f080 83bc 	bcs.w	34187b28 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
341873b0:	e9d7 0100 	ldrd	r0, r1, [r7]
341873b4:	f5a1 4400 	sub.w	r4, r1, #32768	@ 0x8000
341873b8:	ea50 0104 	orrs.w	r1, r0, r4
341873bc:	f000 8382 	beq.w	34187ac4 <HAL_RCCEx_GetPeriphCLKFreq+0x830>
341873c0:	e9d7 0100 	ldrd	r0, r1, [r7]
341873c4:	2801      	cmp	r0, #1
341873c6:	f571 4100 	sbcs.w	r1, r1, #32768	@ 0x8000
341873ca:	f080 83ad 	bcs.w	34187b28 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
341873ce:	e9d7 0100 	ldrd	r0, r1, [r7]
341873d2:	f5a1 4480 	sub.w	r4, r1, #16384	@ 0x4000
341873d6:	ea50 0104 	orrs.w	r1, r0, r4
341873da:	f000 836e 	beq.w	34187aba <HAL_RCCEx_GetPeriphCLKFreq+0x826>
341873de:	e9d7 0100 	ldrd	r0, r1, [r7]
341873e2:	2801      	cmp	r0, #1
341873e4:	f571 4180 	sbcs.w	r1, r1, #16384	@ 0x4000
341873e8:	f080 839e 	bcs.w	34187b28 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
341873ec:	e9d7 0100 	ldrd	r0, r1, [r7]
341873f0:	f5a1 5400 	sub.w	r4, r1, #8192	@ 0x2000
341873f4:	ea50 0104 	orrs.w	r1, r0, r4
341873f8:	f000 835a 	beq.w	34187ab0 <HAL_RCCEx_GetPeriphCLKFreq+0x81c>
341873fc:	e9d7 0100 	ldrd	r0, r1, [r7]
34187400:	2801      	cmp	r0, #1
34187402:	f571 5100 	sbcs.w	r1, r1, #8192	@ 0x2000
34187406:	f080 838f 	bcs.w	34187b28 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
3418740a:	e9d7 0100 	ldrd	r0, r1, [r7]
3418740e:	f5a1 5480 	sub.w	r4, r1, #4096	@ 0x1000
34187412:	ea50 0104 	orrs.w	r1, r0, r4
34187416:	f000 8346 	beq.w	34187aa6 <HAL_RCCEx_GetPeriphCLKFreq+0x812>
3418741a:	e9d7 0100 	ldrd	r0, r1, [r7]
3418741e:	2801      	cmp	r0, #1
34187420:	f571 5180 	sbcs.w	r1, r1, #4096	@ 0x1000
34187424:	f080 8380 	bcs.w	34187b28 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
34187428:	e9d7 0100 	ldrd	r0, r1, [r7]
3418742c:	f5a1 6400 	sub.w	r4, r1, #2048	@ 0x800
34187430:	ea50 0104 	orrs.w	r1, r0, r4
34187434:	f000 8332 	beq.w	34187a9c <HAL_RCCEx_GetPeriphCLKFreq+0x808>
34187438:	e9d7 0100 	ldrd	r0, r1, [r7]
3418743c:	2801      	cmp	r0, #1
3418743e:	f571 6100 	sbcs.w	r1, r1, #2048	@ 0x800
34187442:	f080 8371 	bcs.w	34187b28 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
34187446:	e9d7 0100 	ldrd	r0, r1, [r7]
3418744a:	f5a1 6480 	sub.w	r4, r1, #1024	@ 0x400
3418744e:	ea50 0104 	orrs.w	r1, r0, r4
34187452:	f000 831e 	beq.w	34187a92 <HAL_RCCEx_GetPeriphCLKFreq+0x7fe>
34187456:	e9d7 0100 	ldrd	r0, r1, [r7]
3418745a:	2801      	cmp	r0, #1
3418745c:	f571 6180 	sbcs.w	r1, r1, #1024	@ 0x400
34187460:	f080 8362 	bcs.w	34187b28 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
34187464:	e9d7 0100 	ldrd	r0, r1, [r7]
34187468:	f5a1 7400 	sub.w	r4, r1, #512	@ 0x200
3418746c:	ea50 0104 	orrs.w	r1, r0, r4
34187470:	f000 830a 	beq.w	34187a88 <HAL_RCCEx_GetPeriphCLKFreq+0x7f4>
34187474:	e9d7 0100 	ldrd	r0, r1, [r7]
34187478:	2801      	cmp	r0, #1
3418747a:	f571 7100 	sbcs.w	r1, r1, #512	@ 0x200
3418747e:	f080 8353 	bcs.w	34187b28 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
34187482:	e9d7 0100 	ldrd	r0, r1, [r7]
34187486:	f5a1 7480 	sub.w	r4, r1, #256	@ 0x100
3418748a:	ea50 0104 	orrs.w	r1, r0, r4
3418748e:	f000 82f6 	beq.w	34187a7e <HAL_RCCEx_GetPeriphCLKFreq+0x7ea>
34187492:	e9d7 0100 	ldrd	r0, r1, [r7]
34187496:	2801      	cmp	r0, #1
34187498:	f571 7180 	sbcs.w	r1, r1, #256	@ 0x100
3418749c:	f080 8344 	bcs.w	34187b28 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
341874a0:	e9d7 0100 	ldrd	r0, r1, [r7]
341874a4:	f1a1 0440 	sub.w	r4, r1, #64	@ 0x40
341874a8:	ea50 0104 	orrs.w	r1, r0, r4
341874ac:	f000 82e2 	beq.w	34187a74 <HAL_RCCEx_GetPeriphCLKFreq+0x7e0>
341874b0:	e9d7 0100 	ldrd	r0, r1, [r7]
341874b4:	2801      	cmp	r0, #1
341874b6:	f171 0140 	sbcs.w	r1, r1, #64	@ 0x40
341874ba:	f080 8335 	bcs.w	34187b28 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
341874be:	e9d7 0100 	ldrd	r0, r1, [r7]
341874c2:	f1a1 0420 	sub.w	r4, r1, #32
341874c6:	ea50 0104 	orrs.w	r1, r0, r4
341874ca:	f000 82ce 	beq.w	34187a6a <HAL_RCCEx_GetPeriphCLKFreq+0x7d6>
341874ce:	e9d7 0100 	ldrd	r0, r1, [r7]
341874d2:	2801      	cmp	r0, #1
341874d4:	f171 0120 	sbcs.w	r1, r1, #32
341874d8:	f080 8326 	bcs.w	34187b28 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
341874dc:	e9d7 0100 	ldrd	r0, r1, [r7]
341874e0:	f1a1 0410 	sub.w	r4, r1, #16
341874e4:	ea50 0104 	orrs.w	r1, r0, r4
341874e8:	f000 82ba 	beq.w	34187a60 <HAL_RCCEx_GetPeriphCLKFreq+0x7cc>
341874ec:	e9d7 0100 	ldrd	r0, r1, [r7]
341874f0:	2801      	cmp	r0, #1
341874f2:	f171 0110 	sbcs.w	r1, r1, #16
341874f6:	f080 8317 	bcs.w	34187b28 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
341874fa:	e9d7 0100 	ldrd	r0, r1, [r7]
341874fe:	f1a1 0408 	sub.w	r4, r1, #8
34187502:	ea50 0104 	orrs.w	r1, r0, r4
34187506:	f000 82a6 	beq.w	34187a56 <HAL_RCCEx_GetPeriphCLKFreq+0x7c2>
3418750a:	e9d7 0100 	ldrd	r0, r1, [r7]
3418750e:	2801      	cmp	r0, #1
34187510:	f171 0108 	sbcs.w	r1, r1, #8
34187514:	f080 8308 	bcs.w	34187b28 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
34187518:	e9d7 0100 	ldrd	r0, r1, [r7]
3418751c:	1f0c      	subs	r4, r1, #4
3418751e:	ea50 0104 	orrs.w	r1, r0, r4
34187522:	f000 8293 	beq.w	34187a4c <HAL_RCCEx_GetPeriphCLKFreq+0x7b8>
34187526:	e9d7 0100 	ldrd	r0, r1, [r7]
3418752a:	2801      	cmp	r0, #1
3418752c:	f171 0104 	sbcs.w	r1, r1, #4
34187530:	f080 82fa 	bcs.w	34187b28 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
34187534:	e9d7 0100 	ldrd	r0, r1, [r7]
34187538:	1e8c      	subs	r4, r1, #2
3418753a:	ea50 0104 	orrs.w	r1, r0, r4
3418753e:	f000 8280 	beq.w	34187a42 <HAL_RCCEx_GetPeriphCLKFreq+0x7ae>
34187542:	e9d7 0100 	ldrd	r0, r1, [r7]
34187546:	2801      	cmp	r0, #1
34187548:	f171 0102 	sbcs.w	r1, r1, #2
3418754c:	f080 82ec 	bcs.w	34187b28 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
34187550:	e9d7 0100 	ldrd	r0, r1, [r7]
34187554:	1e4c      	subs	r4, r1, #1
34187556:	ea50 0104 	orrs.w	r1, r0, r4
3418755a:	f000 826d 	beq.w	34187a38 <HAL_RCCEx_GetPeriphCLKFreq+0x7a4>
3418755e:	e9d7 0100 	ldrd	r0, r1, [r7]
34187562:	2801      	cmp	r0, #1
34187564:	f171 0101 	sbcs.w	r1, r1, #1
34187568:	f080 82de 	bcs.w	34187b28 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
3418756c:	e9d7 0100 	ldrd	r0, r1, [r7]
34187570:	f100 4400 	add.w	r4, r0, #2147483648	@ 0x80000000
34187574:	4321      	orrs	r1, r4
34187576:	f000 825a 	beq.w	34187a2e <HAL_RCCEx_GetPeriphCLKFreq+0x79a>
3418757a:	e9d7 0100 	ldrd	r0, r1, [r7]
3418757e:	4cda      	ldr	r4, [pc, #872]	@ (341878e8 <HAL_RCCEx_GetPeriphCLKFreq+0x654>)
34187580:	42a0      	cmp	r0, r4
34187582:	f171 0100 	sbcs.w	r1, r1, #0
34187586:	f080 82cf 	bcs.w	34187b28 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
3418758a:	e9d7 0100 	ldrd	r0, r1, [r7]
3418758e:	f100 4440 	add.w	r4, r0, #3221225472	@ 0xc0000000
34187592:	4321      	orrs	r1, r4
34187594:	f000 8246 	beq.w	34187a24 <HAL_RCCEx_GetPeriphCLKFreq+0x790>
34187598:	e9d7 0100 	ldrd	r0, r1, [r7]
3418759c:	4cd3      	ldr	r4, [pc, #844]	@ (341878ec <HAL_RCCEx_GetPeriphCLKFreq+0x658>)
3418759e:	42a0      	cmp	r0, r4
341875a0:	f171 0100 	sbcs.w	r1, r1, #0
341875a4:	f080 82c0 	bcs.w	34187b28 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
341875a8:	e9d7 0100 	ldrd	r0, r1, [r7]
341875ac:	f100 4460 	add.w	r4, r0, #3758096384	@ 0xe0000000
341875b0:	4321      	orrs	r1, r4
341875b2:	f000 8232 	beq.w	34187a1a <HAL_RCCEx_GetPeriphCLKFreq+0x786>
341875b6:	e9d7 0100 	ldrd	r0, r1, [r7]
341875ba:	4ccd      	ldr	r4, [pc, #820]	@ (341878f0 <HAL_RCCEx_GetPeriphCLKFreq+0x65c>)
341875bc:	42a0      	cmp	r0, r4
341875be:	f171 0100 	sbcs.w	r1, r1, #0
341875c2:	f080 82b1 	bcs.w	34187b28 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
341875c6:	e9d7 0100 	ldrd	r0, r1, [r7]
341875ca:	f100 4470 	add.w	r4, r0, #4026531840	@ 0xf0000000
341875ce:	4321      	orrs	r1, r4
341875d0:	f000 821e 	beq.w	34187a10 <HAL_RCCEx_GetPeriphCLKFreq+0x77c>
341875d4:	e9d7 0100 	ldrd	r0, r1, [r7]
341875d8:	4cc6      	ldr	r4, [pc, #792]	@ (341878f4 <HAL_RCCEx_GetPeriphCLKFreq+0x660>)
341875da:	42a0      	cmp	r0, r4
341875dc:	f171 0100 	sbcs.w	r1, r1, #0
341875e0:	f080 82a2 	bcs.w	34187b28 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
341875e4:	e9d7 0100 	ldrd	r0, r1, [r7]
341875e8:	f100 4478 	add.w	r4, r0, #4160749568	@ 0xf8000000
341875ec:	4321      	orrs	r1, r4
341875ee:	f000 820b 	beq.w	34187a08 <HAL_RCCEx_GetPeriphCLKFreq+0x774>
341875f2:	e9d7 0100 	ldrd	r0, r1, [r7]
341875f6:	4cc0      	ldr	r4, [pc, #768]	@ (341878f8 <HAL_RCCEx_GetPeriphCLKFreq+0x664>)
341875f8:	42a0      	cmp	r0, r4
341875fa:	f171 0100 	sbcs.w	r1, r1, #0
341875fe:	f080 8293 	bcs.w	34187b28 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
34187602:	e9d7 0100 	ldrd	r0, r1, [r7]
34187606:	f100 447c 	add.w	r4, r0, #4227858432	@ 0xfc000000
3418760a:	4321      	orrs	r1, r4
3418760c:	f000 81f7 	beq.w	341879fe <HAL_RCCEx_GetPeriphCLKFreq+0x76a>
34187610:	e9d7 0100 	ldrd	r0, r1, [r7]
34187614:	4cb9      	ldr	r4, [pc, #740]	@ (341878fc <HAL_RCCEx_GetPeriphCLKFreq+0x668>)
34187616:	42a0      	cmp	r0, r4
34187618:	f171 0100 	sbcs.w	r1, r1, #0
3418761c:	f080 8284 	bcs.w	34187b28 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
34187620:	e9d7 0100 	ldrd	r0, r1, [r7]
34187624:	f100 447e 	add.w	r4, r0, #4261412864	@ 0xfe000000
34187628:	4321      	orrs	r1, r4
3418762a:	f000 81e2 	beq.w	341879f2 <HAL_RCCEx_GetPeriphCLKFreq+0x75e>
3418762e:	e9d7 0100 	ldrd	r0, r1, [r7]
34187632:	4cb3      	ldr	r4, [pc, #716]	@ (34187900 <HAL_RCCEx_GetPeriphCLKFreq+0x66c>)
34187634:	42a0      	cmp	r0, r4
34187636:	f171 0100 	sbcs.w	r1, r1, #0
3418763a:	f080 8275 	bcs.w	34187b28 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
3418763e:	e9d7 0100 	ldrd	r0, r1, [r7]
34187642:	f100 447f 	add.w	r4, r0, #4278190080	@ 0xff000000
34187646:	4321      	orrs	r1, r4
34187648:	f000 81cd 	beq.w	341879e6 <HAL_RCCEx_GetPeriphCLKFreq+0x752>
3418764c:	e9d7 0100 	ldrd	r0, r1, [r7]
34187650:	4cac      	ldr	r4, [pc, #688]	@ (34187904 <HAL_RCCEx_GetPeriphCLKFreq+0x670>)
34187652:	42a0      	cmp	r0, r4
34187654:	f171 0100 	sbcs.w	r1, r1, #0
34187658:	f080 8266 	bcs.w	34187b28 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
3418765c:	e9d7 0100 	ldrd	r0, r1, [r7]
34187660:	f5a0 0400 	sub.w	r4, r0, #8388608	@ 0x800000
34187664:	4321      	orrs	r1, r4
34187666:	f000 81b8 	beq.w	341879da <HAL_RCCEx_GetPeriphCLKFreq+0x746>
3418766a:	e9d7 0100 	ldrd	r0, r1, [r7]
3418766e:	4ca6      	ldr	r4, [pc, #664]	@ (34187908 <HAL_RCCEx_GetPeriphCLKFreq+0x674>)
34187670:	42a0      	cmp	r0, r4
34187672:	f171 0100 	sbcs.w	r1, r1, #0
34187676:	f080 8257 	bcs.w	34187b28 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
3418767a:	e9d7 0100 	ldrd	r0, r1, [r7]
3418767e:	f5a0 0480 	sub.w	r4, r0, #4194304	@ 0x400000
34187682:	4321      	orrs	r1, r4
34187684:	f000 81a4 	beq.w	341879d0 <HAL_RCCEx_GetPeriphCLKFreq+0x73c>
34187688:	e9d7 0100 	ldrd	r0, r1, [r7]
3418768c:	4c9f      	ldr	r4, [pc, #636]	@ (3418790c <HAL_RCCEx_GetPeriphCLKFreq+0x678>)
3418768e:	42a0      	cmp	r0, r4
34187690:	f171 0100 	sbcs.w	r1, r1, #0
34187694:	f080 8248 	bcs.w	34187b28 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
34187698:	e9d7 0100 	ldrd	r0, r1, [r7]
3418769c:	f5a0 1400 	sub.w	r4, r0, #2097152	@ 0x200000
341876a0:	4321      	orrs	r1, r4
341876a2:	f000 8190 	beq.w	341879c6 <HAL_RCCEx_GetPeriphCLKFreq+0x732>
341876a6:	e9d7 0100 	ldrd	r0, r1, [r7]
341876aa:	4c99      	ldr	r4, [pc, #612]	@ (34187910 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>)
341876ac:	42a0      	cmp	r0, r4
341876ae:	f171 0100 	sbcs.w	r1, r1, #0
341876b2:	f080 8239 	bcs.w	34187b28 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
341876b6:	e9d7 0100 	ldrd	r0, r1, [r7]
341876ba:	f5a0 1480 	sub.w	r4, r0, #1048576	@ 0x100000
341876be:	4321      	orrs	r1, r4
341876c0:	f000 817c 	beq.w	341879bc <HAL_RCCEx_GetPeriphCLKFreq+0x728>
341876c4:	e9d7 0100 	ldrd	r0, r1, [r7]
341876c8:	4c92      	ldr	r4, [pc, #584]	@ (34187914 <HAL_RCCEx_GetPeriphCLKFreq+0x680>)
341876ca:	42a0      	cmp	r0, r4
341876cc:	f171 0100 	sbcs.w	r1, r1, #0
341876d0:	f080 822a 	bcs.w	34187b28 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
341876d4:	e9d7 0100 	ldrd	r0, r1, [r7]
341876d8:	f5a0 2400 	sub.w	r4, r0, #524288	@ 0x80000
341876dc:	4321      	orrs	r1, r4
341876de:	f000 8168 	beq.w	341879b2 <HAL_RCCEx_GetPeriphCLKFreq+0x71e>
341876e2:	e9d7 0100 	ldrd	r0, r1, [r7]
341876e6:	4c8c      	ldr	r4, [pc, #560]	@ (34187918 <HAL_RCCEx_GetPeriphCLKFreq+0x684>)
341876e8:	42a0      	cmp	r0, r4
341876ea:	f171 0100 	sbcs.w	r1, r1, #0
341876ee:	f080 821b 	bcs.w	34187b28 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
341876f2:	e9d7 0100 	ldrd	r0, r1, [r7]
341876f6:	f5a0 2480 	sub.w	r4, r0, #262144	@ 0x40000
341876fa:	4321      	orrs	r1, r4
341876fc:	f000 8154 	beq.w	341879a8 <HAL_RCCEx_GetPeriphCLKFreq+0x714>
34187700:	e9d7 0100 	ldrd	r0, r1, [r7]
34187704:	4c85      	ldr	r4, [pc, #532]	@ (3418791c <HAL_RCCEx_GetPeriphCLKFreq+0x688>)
34187706:	42a0      	cmp	r0, r4
34187708:	f171 0100 	sbcs.w	r1, r1, #0
3418770c:	f080 820c 	bcs.w	34187b28 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
34187710:	e9d7 0100 	ldrd	r0, r1, [r7]
34187714:	f5a0 3400 	sub.w	r4, r0, #131072	@ 0x20000
34187718:	4321      	orrs	r1, r4
3418771a:	f000 8140 	beq.w	3418799e <HAL_RCCEx_GetPeriphCLKFreq+0x70a>
3418771e:	e9d7 0100 	ldrd	r0, r1, [r7]
34187722:	4c7f      	ldr	r4, [pc, #508]	@ (34187920 <HAL_RCCEx_GetPeriphCLKFreq+0x68c>)
34187724:	42a0      	cmp	r0, r4
34187726:	f171 0100 	sbcs.w	r1, r1, #0
3418772a:	f080 81fd 	bcs.w	34187b28 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
3418772e:	e9d7 0100 	ldrd	r0, r1, [r7]
34187732:	f5a0 3480 	sub.w	r4, r0, #65536	@ 0x10000
34187736:	4321      	orrs	r1, r4
34187738:	f000 812c 	beq.w	34187994 <HAL_RCCEx_GetPeriphCLKFreq+0x700>
3418773c:	e9d7 0100 	ldrd	r0, r1, [r7]
34187740:	f1b0 1f01 	cmp.w	r0, #65537	@ 0x10001
34187744:	f171 0100 	sbcs.w	r1, r1, #0
34187748:	f080 81ee 	bcs.w	34187b28 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
3418774c:	e9d7 0100 	ldrd	r0, r1, [r7]
34187750:	f5a0 4400 	sub.w	r4, r0, #32768	@ 0x8000
34187754:	4321      	orrs	r1, r4
34187756:	f000 8118 	beq.w	3418798a <HAL_RCCEx_GetPeriphCLKFreq+0x6f6>
3418775a:	e9d7 0100 	ldrd	r0, r1, [r7]
3418775e:	f248 0401 	movw	r4, #32769	@ 0x8001
34187762:	42a0      	cmp	r0, r4
34187764:	f171 0100 	sbcs.w	r1, r1, #0
34187768:	f080 81de 	bcs.w	34187b28 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
3418776c:	e9d7 0100 	ldrd	r0, r1, [r7]
34187770:	f5a0 4480 	sub.w	r4, r0, #16384	@ 0x4000
34187774:	4321      	orrs	r1, r4
34187776:	f000 8103 	beq.w	34187980 <HAL_RCCEx_GetPeriphCLKFreq+0x6ec>
3418777a:	e9d7 0100 	ldrd	r0, r1, [r7]
3418777e:	f244 0401 	movw	r4, #16385	@ 0x4001
34187782:	42a0      	cmp	r0, r4
34187784:	f171 0100 	sbcs.w	r1, r1, #0
34187788:	f080 81ce 	bcs.w	34187b28 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
3418778c:	e9d7 0100 	ldrd	r0, r1, [r7]
34187790:	f5a0 5400 	sub.w	r4, r0, #8192	@ 0x2000
34187794:	4321      	orrs	r1, r4
34187796:	f000 80ee 	beq.w	34187976 <HAL_RCCEx_GetPeriphCLKFreq+0x6e2>
3418779a:	e9d7 0100 	ldrd	r0, r1, [r7]
3418779e:	f242 0401 	movw	r4, #8193	@ 0x2001
341877a2:	42a0      	cmp	r0, r4
341877a4:	f171 0100 	sbcs.w	r1, r1, #0
341877a8:	f080 81be 	bcs.w	34187b28 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
341877ac:	e9d7 0100 	ldrd	r0, r1, [r7]
341877b0:	f5a0 5480 	sub.w	r4, r0, #4096	@ 0x1000
341877b4:	4321      	orrs	r1, r4
341877b6:	f000 80d9 	beq.w	3418796c <HAL_RCCEx_GetPeriphCLKFreq+0x6d8>
341877ba:	e9d7 0100 	ldrd	r0, r1, [r7]
341877be:	f241 0401 	movw	r4, #4097	@ 0x1001
341877c2:	42a0      	cmp	r0, r4
341877c4:	f171 0100 	sbcs.w	r1, r1, #0
341877c8:	f080 81ae 	bcs.w	34187b28 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
341877cc:	e9d7 0100 	ldrd	r0, r1, [r7]
341877d0:	f5a0 6400 	sub.w	r4, r0, #2048	@ 0x800
341877d4:	4321      	orrs	r1, r4
341877d6:	f000 80c4 	beq.w	34187962 <HAL_RCCEx_GetPeriphCLKFreq+0x6ce>
341877da:	e9d7 0100 	ldrd	r0, r1, [r7]
341877de:	f640 0401 	movw	r4, #2049	@ 0x801
341877e2:	42a0      	cmp	r0, r4
341877e4:	f171 0100 	sbcs.w	r1, r1, #0
341877e8:	f080 819e 	bcs.w	34187b28 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
341877ec:	e9d7 0100 	ldrd	r0, r1, [r7]
341877f0:	f5a0 6480 	sub.w	r4, r0, #1024	@ 0x400
341877f4:	4321      	orrs	r1, r4
341877f6:	f000 80af 	beq.w	34187958 <HAL_RCCEx_GetPeriphCLKFreq+0x6c4>
341877fa:	e9d7 0100 	ldrd	r0, r1, [r7]
341877fe:	f240 4401 	movw	r4, #1025	@ 0x401
34187802:	42a0      	cmp	r0, r4
34187804:	f171 0100 	sbcs.w	r1, r1, #0
34187808:	f080 818e 	bcs.w	34187b28 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
3418780c:	e9d7 0100 	ldrd	r0, r1, [r7]
34187810:	2821      	cmp	r0, #33	@ 0x21
34187812:	f171 0100 	sbcs.w	r1, r1, #0
34187816:	d255      	bcs.n	341878c4 <HAL_RCCEx_GetPeriphCLKFreq+0x630>
34187818:	e9d7 0100 	ldrd	r0, r1, [r7]
3418781c:	4301      	orrs	r1, r0
3418781e:	f000 8183 	beq.w	34187b28 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
34187822:	e9d7 0100 	ldrd	r0, r1, [r7]
34187826:	1e42      	subs	r2, r0, #1
34187828:	f141 33ff 	adc.w	r3, r1, #4294967295
3418782c:	2a20      	cmp	r2, #32
3418782e:	f173 0100 	sbcs.w	r1, r3, #0
34187832:	f080 8179 	bcs.w	34187b28 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
34187836:	2a1f      	cmp	r2, #31
34187838:	f200 8176 	bhi.w	34187b28 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
3418783c:	a101      	add	r1, pc, #4	@ (adr r1, 34187844 <HAL_RCCEx_GetPeriphCLKFreq+0x5b0>)
3418783e:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
34187842:	bf00      	nop
34187844:	341878d3 	.word	0x341878d3
34187848:	341878dd 	.word	0x341878dd
3418784c:	34187b29 	.word	0x34187b29
34187850:	3418792d 	.word	0x3418792d
34187854:	34187b29 	.word	0x34187b29
34187858:	34187b29 	.word	0x34187b29
3418785c:	34187b29 	.word	0x34187b29
34187860:	34187925 	.word	0x34187925
34187864:	34187b29 	.word	0x34187b29
34187868:	34187b29 	.word	0x34187b29
3418786c:	34187b29 	.word	0x34187b29
34187870:	34187b29 	.word	0x34187b29
34187874:	34187b29 	.word	0x34187b29
34187878:	34187b29 	.word	0x34187b29
3418787c:	34187b29 	.word	0x34187b29
34187880:	34187937 	.word	0x34187937
34187884:	34187b29 	.word	0x34187b29
34187888:	34187b29 	.word	0x34187b29
3418788c:	34187b29 	.word	0x34187b29
34187890:	34187b29 	.word	0x34187b29
34187894:	34187b29 	.word	0x34187b29
34187898:	34187b29 	.word	0x34187b29
3418789c:	34187b29 	.word	0x34187b29
341878a0:	34187b29 	.word	0x34187b29
341878a4:	34187b29 	.word	0x34187b29
341878a8:	34187b29 	.word	0x34187b29
341878ac:	34187b29 	.word	0x34187b29
341878b0:	34187b29 	.word	0x34187b29
341878b4:	34187b29 	.word	0x34187b29
341878b8:	34187b29 	.word	0x34187b29
341878bc:	34187b29 	.word	0x34187b29
341878c0:	34187943 	.word	0x34187943
341878c4:	e9d7 2300 	ldrd	r2, r3, [r7]
341878c8:	f5a2 7100 	sub.w	r1, r2, #512	@ 0x200
341878cc:	430b      	orrs	r3, r1
341878ce:	d03e      	beq.n	3418794e <HAL_RCCEx_GetPeriphCLKFreq+0x6ba>
      frequency = RCCEx_GetXSPICLKFreq(LL_RCC_XSPI3_CLKSOURCE);
      break;

    default:
      /* Unexpected case, frequency is by default set to 0 */
      break;
341878d0:	e12a      	b.n	34187b28 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
      frequency = RCCEx_GetADCCLKFreq(LL_RCC_ADC_CLKSOURCE);
341878d2:	2070      	movs	r0, #112	@ 0x70
341878d4:	f000 fb90 	bl	34187ff8 <RCCEx_GetADCCLKFreq>
341878d8:	60f8      	str	r0, [r7, #12]
      break;
341878da:	e126      	b.n	34187b2a <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetADFCLKFreq(LL_RCC_ADF1_CLKSOURCE);
341878dc:	2007      	movs	r0, #7
341878de:	f000 fc8d 	bl	341881fc <RCCEx_GetADFCLKFreq>
341878e2:	60f8      	str	r0, [r7, #12]
      break;
341878e4:	e121      	b.n	34187b2a <HAL_RCCEx_GetPeriphCLKFreq+0x896>
341878e6:	bf00      	nop
341878e8:	80000001 	.word	0x80000001
341878ec:	40000001 	.word	0x40000001
341878f0:	20000001 	.word	0x20000001
341878f4:	10000001 	.word	0x10000001
341878f8:	08000001 	.word	0x08000001
341878fc:	04000001 	.word	0x04000001
34187900:	02000001 	.word	0x02000001
34187904:	01000001 	.word	0x01000001
34187908:	00800001 	.word	0x00800001
3418790c:	00400001 	.word	0x00400001
34187910:	00200001 	.word	0x00200001
34187914:	00100001 	.word	0x00100001
34187918:	00080001 	.word	0x00080001
3418791c:	00040001 	.word	0x00040001
34187920:	00020001 	.word	0x00020001
      frequency = RCCEx_GetCSICLKFreq();
34187924:	f000 ff0c 	bl	34188740 <RCCEx_GetCSICLKFreq>
34187928:	60f8      	str	r0, [r7, #12]
      break;
3418792a:	e0fe      	b.n	34187b2a <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetCLKPCLKFreq(LL_RCC_CLKP_CLKSOURCE);
3418792c:	2007      	movs	r0, #7
3418792e:	f000 fd51 	bl	341883d4 <RCCEx_GetCLKPCLKFreq>
34187932:	60f8      	str	r0, [r7, #12]
      break;
34187934:	e0f9      	b.n	34187b2a <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetDCMIPPCLKFreq(LL_RCC_DCMIPP_CLKSOURCE);
34187936:	f44f 1040 	mov.w	r0, #3145728	@ 0x300000
3418793a:	f000 ff4d 	bl	341887d8 <RCCEx_GetDCMIPPCLKFreq>
3418793e:	60f8      	str	r0, [r7, #12]
      break;
34187940:	e0f3      	b.n	34187b2a <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetETH1CLKFreq(LL_RCC_ETH1_CLKSOURCE);
34187942:	f44f 5040 	mov.w	r0, #12288	@ 0x3000
34187946:	f000 ffd1 	bl	341888ec <RCCEx_GetETH1CLKFreq>
3418794a:	60f8      	str	r0, [r7, #12]
      break;
3418794c:	e0ed      	b.n	34187b2a <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetETH1PTPCLKFreq(LL_RCC_ETH1PTP_CLKSOURCE);
3418794e:	2003      	movs	r0, #3
34187950:	f001 f84c 	bl	341889ec <RCCEx_GetETH1PTPCLKFreq>
34187954:	60f8      	str	r0, [r7, #12]
      break;
34187956:	e0e8      	b.n	34187b2a <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetFDCANCLKFreq(LL_RCC_FDCAN_CLKSOURCE);
34187958:	2003      	movs	r0, #3
3418795a:	f001 f8cb 	bl	34188af4 <RCCEx_GetFDCANCLKFreq>
3418795e:	60f8      	str	r0, [r7, #12]
      break;
34187960:	e0e3      	b.n	34187b2a <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetFMCCLKFreq(LL_RCC_FMC_CLKSOURCE);
34187962:	2030      	movs	r0, #48	@ 0x30
34187964:	f001 f946 	bl	34188bf4 <RCCEx_GetFMCCLKFreq>
34187968:	60f8      	str	r0, [r7, #12]
      break;
3418796a:	e0de      	b.n	34187b2a <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetI2CCLKFreq(LL_RCC_I2C1_CLKSOURCE);
3418796c:	4871      	ldr	r0, [pc, #452]	@ (34187b34 <HAL_RCCEx_GetPeriphCLKFreq+0x8a0>)
3418796e:	f001 f9f9 	bl	34188d64 <RCCEx_GetI2CCLKFreq>
34187972:	60f8      	str	r0, [r7, #12]
      break;
34187974:	e0d9      	b.n	34187b2a <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetI2CCLKFreq(LL_RCC_I2C2_CLKSOURCE);
34187976:	4870      	ldr	r0, [pc, #448]	@ (34187b38 <HAL_RCCEx_GetPeriphCLKFreq+0x8a4>)
34187978:	f001 f9f4 	bl	34188d64 <RCCEx_GetI2CCLKFreq>
3418797c:	60f8      	str	r0, [r7, #12]
      break;
3418797e:	e0d4      	b.n	34187b2a <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetI2CCLKFreq(LL_RCC_I2C3_CLKSOURCE);
34187980:	486e      	ldr	r0, [pc, #440]	@ (34187b3c <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>)
34187982:	f001 f9ef 	bl	34188d64 <RCCEx_GetI2CCLKFreq>
34187986:	60f8      	str	r0, [r7, #12]
      break;
34187988:	e0cf      	b.n	34187b2a <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetI2CCLKFreq(LL_RCC_I2C4_CLKSOURCE);
3418798a:	486d      	ldr	r0, [pc, #436]	@ (34187b40 <HAL_RCCEx_GetPeriphCLKFreq+0x8ac>)
3418798c:	f001 f9ea 	bl	34188d64 <RCCEx_GetI2CCLKFreq>
34187990:	60f8      	str	r0, [r7, #12]
      break;
34187992:	e0ca      	b.n	34187b2a <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetI3CCLKFreq(LL_RCC_I3C1_CLKSOURCE);
34187994:	486b      	ldr	r0, [pc, #428]	@ (34187b44 <HAL_RCCEx_GetPeriphCLKFreq+0x8b0>)
34187996:	f001 fb8d 	bl	341890b4 <RCCEx_GetI3CCLKFreq>
3418799a:	60f8      	str	r0, [r7, #12]
      break;
3418799c:	e0c5      	b.n	34187b2a <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetI3CCLKFreq(LL_RCC_I3C2_CLKSOURCE);
3418799e:	486a      	ldr	r0, [pc, #424]	@ (34187b48 <HAL_RCCEx_GetPeriphCLKFreq+0x8b4>)
341879a0:	f001 fb88 	bl	341890b4 <RCCEx_GetI3CCLKFreq>
341879a4:	60f8      	str	r0, [r7, #12]
      break;
341879a6:	e0c0      	b.n	34187b2a <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetLPTIMCLKFreq(LL_RCC_LPTIM1_CLKSOURCE);
341879a8:	4868      	ldr	r0, [pc, #416]	@ (34187b4c <HAL_RCCEx_GetPeriphCLKFreq+0x8b8>)
341879aa:	f001 fcb7 	bl	3418931c <RCCEx_GetLPTIMCLKFreq>
341879ae:	60f8      	str	r0, [r7, #12]
      break;
341879b0:	e0bb      	b.n	34187b2a <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetLPTIMCLKFreq(LL_RCC_LPTIM2_CLKSOURCE);
341879b2:	4867      	ldr	r0, [pc, #412]	@ (34187b50 <HAL_RCCEx_GetPeriphCLKFreq+0x8bc>)
341879b4:	f001 fcb2 	bl	3418931c <RCCEx_GetLPTIMCLKFreq>
341879b8:	60f8      	str	r0, [r7, #12]
      break;
341879ba:	e0b6      	b.n	34187b2a <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetLPTIMCLKFreq(LL_RCC_LPTIM3_CLKSOURCE);
341879bc:	4865      	ldr	r0, [pc, #404]	@ (34187b54 <HAL_RCCEx_GetPeriphCLKFreq+0x8c0>)
341879be:	f001 fcad 	bl	3418931c <RCCEx_GetLPTIMCLKFreq>
341879c2:	60f8      	str	r0, [r7, #12]
      break;
341879c4:	e0b1      	b.n	34187b2a <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetLPTIMCLKFreq(LL_RCC_LPTIM4_CLKSOURCE);
341879c6:	4864      	ldr	r0, [pc, #400]	@ (34187b58 <HAL_RCCEx_GetPeriphCLKFreq+0x8c4>)
341879c8:	f001 fca8 	bl	3418931c <RCCEx_GetLPTIMCLKFreq>
341879cc:	60f8      	str	r0, [r7, #12]
      break;
341879ce:	e0ac      	b.n	34187b2a <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetLPTIMCLKFreq(LL_RCC_LPTIM5_CLKSOURCE);
341879d0:	4862      	ldr	r0, [pc, #392]	@ (34187b5c <HAL_RCCEx_GetPeriphCLKFreq+0x8c8>)
341879d2:	f001 fca3 	bl	3418931c <RCCEx_GetLPTIMCLKFreq>
341879d6:	60f8      	str	r0, [r7, #12]
      break;
341879d8:	e0a7      	b.n	34187b2a <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetLPUARTCLKFreq(LL_RCC_LPUART1_CLKSOURCE);
341879da:	f44f 60e0 	mov.w	r0, #1792	@ 0x700
341879de:	f001 fe47 	bl	34189670 <RCCEx_GetLPUARTCLKFreq>
341879e2:	60f8      	str	r0, [r7, #12]
      break;
341879e4:	e0a1      	b.n	34187b2a <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetLTDCCLKFreq(LL_RCC_LTDC_CLKSOURCE);
341879e6:	f04f 7040 	mov.w	r0, #50331648	@ 0x3000000
341879ea:	f001 ff43 	bl	34189874 <RCCEx_GetLTDCCLKFreq>
341879ee:	60f8      	str	r0, [r7, #12]
      break;
341879f0:	e09b      	b.n	34187b2a <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetMDFCLKFreq(LL_RCC_MDF1_CLKSOURCE);
341879f2:	f44f 20e0 	mov.w	r0, #458752	@ 0x70000
341879f6:	f001 ffc7 	bl	34189988 <RCCEx_GetMDFCLKFreq>
341879fa:	60f8      	str	r0, [r7, #12]
      break;
341879fc:	e095      	b.n	34187b2a <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetPSSICLKFreq(LL_RCC_PSSI_CLKSOURCE);
341879fe:	2030      	movs	r0, #48	@ 0x30
34187a00:	f002 f8cc 	bl	34189b9c <RCCEx_GetPSSICLKFreq>
34187a04:	60f8      	str	r0, [r7, #12]
      break;
34187a06:	e090      	b.n	34187b2a <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetRTCCLKFreq();
34187a08:	f002 f94a 	bl	34189ca0 <RCCEx_GetRTCCLKFreq>
34187a0c:	60f8      	str	r0, [r7, #12]
      break;
34187a0e:	e08c      	b.n	34187b2a <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetSAICLKFreq(LL_RCC_SAI1_CLKSOURCE);
34187a10:	4853      	ldr	r0, [pc, #332]	@ (34187b60 <HAL_RCCEx_GetPeriphCLKFreq+0x8cc>)
34187a12:	f002 f997 	bl	34189d44 <RCCEx_GetSAICLKFreq>
34187a16:	60f8      	str	r0, [r7, #12]
      break;
34187a18:	e087      	b.n	34187b2a <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetSAICLKFreq(LL_RCC_SAI2_CLKSOURCE);
34187a1a:	4852      	ldr	r0, [pc, #328]	@ (34187b64 <HAL_RCCEx_GetPeriphCLKFreq+0x8d0>)
34187a1c:	f002 f992 	bl	34189d44 <RCCEx_GetSAICLKFreq>
34187a20:	60f8      	str	r0, [r7, #12]
      break;
34187a22:	e082      	b.n	34187b2a <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetSDMMCCLKFreq(LL_RCC_SDMMC1_CLKSOURCE);
34187a24:	4850      	ldr	r0, [pc, #320]	@ (34187b68 <HAL_RCCEx_GetPeriphCLKFreq+0x8d4>)
34187a26:	f002 faf3 	bl	3418a010 <RCCEx_GetSDMMCCLKFreq>
34187a2a:	60f8      	str	r0, [r7, #12]
      break;
34187a2c:	e07d      	b.n	34187b2a <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetSDMMCCLKFreq(LL_RCC_SDMMC2_CLKSOURCE);
34187a2e:	484f      	ldr	r0, [pc, #316]	@ (34187b6c <HAL_RCCEx_GetPeriphCLKFreq+0x8d8>)
34187a30:	f002 faee 	bl	3418a010 <RCCEx_GetSDMMCCLKFreq>
34187a34:	60f8      	str	r0, [r7, #12]
      break;
34187a36:	e078      	b.n	34187b2a <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetSPDIFRXCLKFreq(LL_RCC_SPDIFRX1_CLKSOURCE);
34187a38:	2007      	movs	r0, #7
34187a3a:	f002 fbd3 	bl	3418a1e4 <RCCEx_GetSPDIFRXCLKFreq>
34187a3e:	60f8      	str	r0, [r7, #12]
      break;
34187a40:	e073      	b.n	34187b2a <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetSPICLKFreq(LL_RCC_SPI1_CLKSOURCE);
34187a42:	484b      	ldr	r0, [pc, #300]	@ (34187b70 <HAL_RCCEx_GetPeriphCLKFreq+0x8dc>)
34187a44:	f002 fcb2 	bl	3418a3ac <RCCEx_GetSPICLKFreq>
34187a48:	60f8      	str	r0, [r7, #12]
      break;
34187a4a:	e06e      	b.n	34187b2a <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetSPICLKFreq(LL_RCC_SPI2_CLKSOURCE);
34187a4c:	4849      	ldr	r0, [pc, #292]	@ (34187b74 <HAL_RCCEx_GetPeriphCLKFreq+0x8e0>)
34187a4e:	f002 fcad 	bl	3418a3ac <RCCEx_GetSPICLKFreq>
34187a52:	60f8      	str	r0, [r7, #12]
      break;
34187a54:	e069      	b.n	34187b2a <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetSPICLKFreq(LL_RCC_SPI3_CLKSOURCE);
34187a56:	4848      	ldr	r0, [pc, #288]	@ (34187b78 <HAL_RCCEx_GetPeriphCLKFreq+0x8e4>)
34187a58:	f002 fca8 	bl	3418a3ac <RCCEx_GetSPICLKFreq>
34187a5c:	60f8      	str	r0, [r7, #12]
      break;
34187a5e:	e064      	b.n	34187b2a <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetSPICLKFreq(LL_RCC_SPI4_CLKSOURCE);
34187a60:	4846      	ldr	r0, [pc, #280]	@ (34187b7c <HAL_RCCEx_GetPeriphCLKFreq+0x8e8>)
34187a62:	f002 fca3 	bl	3418a3ac <RCCEx_GetSPICLKFreq>
34187a66:	60f8      	str	r0, [r7, #12]
      break;
34187a68:	e05f      	b.n	34187b2a <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetSPICLKFreq(LL_RCC_SPI5_CLKSOURCE);
34187a6a:	4845      	ldr	r0, [pc, #276]	@ (34187b80 <HAL_RCCEx_GetPeriphCLKFreq+0x8ec>)
34187a6c:	f002 fc9e 	bl	3418a3ac <RCCEx_GetSPICLKFreq>
34187a70:	60f8      	str	r0, [r7, #12]
      break;
34187a72:	e05a      	b.n	34187b2a <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetSPICLKFreq(LL_RCC_SPI6_CLKSOURCE);
34187a74:	4843      	ldr	r0, [pc, #268]	@ (34187b84 <HAL_RCCEx_GetPeriphCLKFreq+0x8f0>)
34187a76:	f002 fc99 	bl	3418a3ac <RCCEx_GetSPICLKFreq>
34187a7a:	60f8      	str	r0, [r7, #12]
      break;
34187a7c:	e055      	b.n	34187b2a <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetUSARTCLKFreq(LL_RCC_USART1_CLKSOURCE);
34187a7e:	4842      	ldr	r0, [pc, #264]	@ (34187b88 <HAL_RCCEx_GetPeriphCLKFreq+0x8f4>)
34187a80:	f003 f990 	bl	3418ada4 <RCCEx_GetUSARTCLKFreq>
34187a84:	60f8      	str	r0, [r7, #12]
      break;
34187a86:	e050      	b.n	34187b2a <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetUSARTCLKFreq(LL_RCC_USART2_CLKSOURCE);
34187a88:	4840      	ldr	r0, [pc, #256]	@ (34187b8c <HAL_RCCEx_GetPeriphCLKFreq+0x8f8>)
34187a8a:	f003 f98b 	bl	3418ada4 <RCCEx_GetUSARTCLKFreq>
34187a8e:	60f8      	str	r0, [r7, #12]
      break;
34187a90:	e04b      	b.n	34187b2a <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetUSARTCLKFreq(LL_RCC_USART3_CLKSOURCE);
34187a92:	483f      	ldr	r0, [pc, #252]	@ (34187b90 <HAL_RCCEx_GetPeriphCLKFreq+0x8fc>)
34187a94:	f003 f986 	bl	3418ada4 <RCCEx_GetUSARTCLKFreq>
34187a98:	60f8      	str	r0, [r7, #12]
      break;
34187a9a:	e046      	b.n	34187b2a <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetUARTCLKFreq(LL_RCC_UART4_CLKSOURCE);
34187a9c:	483d      	ldr	r0, [pc, #244]	@ (34187b94 <HAL_RCCEx_GetPeriphCLKFreq+0x900>)
34187a9e:	f002 ff57 	bl	3418a950 <RCCEx_GetUARTCLKFreq>
34187aa2:	60f8      	str	r0, [r7, #12]
      break;
34187aa4:	e041      	b.n	34187b2a <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetUARTCLKFreq(LL_RCC_UART5_CLKSOURCE);
34187aa6:	483c      	ldr	r0, [pc, #240]	@ (34187b98 <HAL_RCCEx_GetPeriphCLKFreq+0x904>)
34187aa8:	f002 ff52 	bl	3418a950 <RCCEx_GetUARTCLKFreq>
34187aac:	60f8      	str	r0, [r7, #12]
      break;
34187aae:	e03c      	b.n	34187b2a <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetUSARTCLKFreq(LL_RCC_USART6_CLKSOURCE);
34187ab0:	483a      	ldr	r0, [pc, #232]	@ (34187b9c <HAL_RCCEx_GetPeriphCLKFreq+0x908>)
34187ab2:	f003 f977 	bl	3418ada4 <RCCEx_GetUSARTCLKFreq>
34187ab6:	60f8      	str	r0, [r7, #12]
      break;
34187ab8:	e037      	b.n	34187b2a <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetUARTCLKFreq(LL_RCC_UART7_CLKSOURCE);
34187aba:	4839      	ldr	r0, [pc, #228]	@ (34187ba0 <HAL_RCCEx_GetPeriphCLKFreq+0x90c>)
34187abc:	f002 ff48 	bl	3418a950 <RCCEx_GetUARTCLKFreq>
34187ac0:	60f8      	str	r0, [r7, #12]
      break;
34187ac2:	e032      	b.n	34187b2a <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetUARTCLKFreq(LL_RCC_UART8_CLKSOURCE);
34187ac4:	4837      	ldr	r0, [pc, #220]	@ (34187ba4 <HAL_RCCEx_GetPeriphCLKFreq+0x910>)
34187ac6:	f002 ff43 	bl	3418a950 <RCCEx_GetUARTCLKFreq>
34187aca:	60f8      	str	r0, [r7, #12]
      break;
34187acc:	e02d      	b.n	34187b2a <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetUARTCLKFreq(LL_RCC_UART9_CLKSOURCE);
34187ace:	4836      	ldr	r0, [pc, #216]	@ (34187ba8 <HAL_RCCEx_GetPeriphCLKFreq+0x914>)
34187ad0:	f002 ff3e 	bl	3418a950 <RCCEx_GetUARTCLKFreq>
34187ad4:	60f8      	str	r0, [r7, #12]
      break;
34187ad6:	e028      	b.n	34187b2a <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetUSARTCLKFreq(LL_RCC_USART10_CLKSOURCE);
34187ad8:	4834      	ldr	r0, [pc, #208]	@ (34187bac <HAL_RCCEx_GetPeriphCLKFreq+0x918>)
34187ada:	f003 f963 	bl	3418ada4 <RCCEx_GetUSARTCLKFreq>
34187ade:	60f8      	str	r0, [r7, #12]
      break;
34187ae0:	e023      	b.n	34187b2a <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetOTGPHYCKREFCLKFreq(LL_RCC_OTGPHY1CKREF_CLKSOURCE);
34187ae2:	4833      	ldr	r0, [pc, #204]	@ (34187bb0 <HAL_RCCEx_GetPeriphCLKFreq+0x91c>)
34187ae4:	f003 fc3e 	bl	3418b364 <RCCEx_GetOTGPHYCKREFCLKFreq>
34187ae8:	60f8      	str	r0, [r7, #12]
      break;
34187aea:	e01e      	b.n	34187b2a <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetOTGPHYCLKFreq(LL_RCC_OTGPHY1_CLKSOURCE);
34187aec:	4831      	ldr	r0, [pc, #196]	@ (34187bb4 <HAL_RCCEx_GetPeriphCLKFreq+0x920>)
34187aee:	f003 fb83 	bl	3418b1f8 <RCCEx_GetOTGPHYCLKFreq>
34187af2:	60f8      	str	r0, [r7, #12]
      break;
34187af4:	e019      	b.n	34187b2a <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetOTGPHYCKREFCLKFreq(LL_RCC_OTGPHY2CKREF_CLKSOURCE);
34187af6:	4830      	ldr	r0, [pc, #192]	@ (34187bb8 <HAL_RCCEx_GetPeriphCLKFreq+0x924>)
34187af8:	f003 fc34 	bl	3418b364 <RCCEx_GetOTGPHYCKREFCLKFreq>
34187afc:	60f8      	str	r0, [r7, #12]
      break;
34187afe:	e014      	b.n	34187b2a <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetOTGPHYCLKFreq(LL_RCC_OTGPHY2_CLKSOURCE);
34187b00:	482e      	ldr	r0, [pc, #184]	@ (34187bbc <HAL_RCCEx_GetPeriphCLKFreq+0x928>)
34187b02:	f003 fb79 	bl	3418b1f8 <RCCEx_GetOTGPHYCLKFreq>
34187b06:	60f8      	str	r0, [r7, #12]
      break;
34187b08:	e00f      	b.n	34187b2a <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetXSPICLKFreq(LL_RCC_XSPI1_CLKSOURCE);
34187b0a:	482d      	ldr	r0, [pc, #180]	@ (34187bc0 <HAL_RCCEx_GetPeriphCLKFreq+0x92c>)
34187b0c:	f003 fc7a 	bl	3418b404 <RCCEx_GetXSPICLKFreq>
34187b10:	60f8      	str	r0, [r7, #12]
      break;
34187b12:	e00a      	b.n	34187b2a <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetXSPICLKFreq(LL_RCC_XSPI2_CLKSOURCE);
34187b14:	482b      	ldr	r0, [pc, #172]	@ (34187bc4 <HAL_RCCEx_GetPeriphCLKFreq+0x930>)
34187b16:	f003 fc75 	bl	3418b404 <RCCEx_GetXSPICLKFreq>
34187b1a:	60f8      	str	r0, [r7, #12]
      break;
34187b1c:	e005      	b.n	34187b2a <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetXSPICLKFreq(LL_RCC_XSPI3_CLKSOURCE);
34187b1e:	482a      	ldr	r0, [pc, #168]	@ (34187bc8 <HAL_RCCEx_GetPeriphCLKFreq+0x934>)
34187b20:	f003 fc70 	bl	3418b404 <RCCEx_GetXSPICLKFreq>
34187b24:	60f8      	str	r0, [r7, #12]
      break;
34187b26:	e000      	b.n	34187b2a <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      break;
34187b28:	bf00      	nop
  }

  return frequency;
34187b2a:	68fb      	ldr	r3, [r7, #12]
}
34187b2c:	4618      	mov	r0, r3
34187b2e:	3714      	adds	r7, #20
34187b30:	46bd      	mov	sp, r7
34187b32:	bd90      	pop	{r4, r7, pc}
34187b34:	0700000c 	.word	0x0700000c
34187b38:	0700040c 	.word	0x0700040c
34187b3c:	0700080c 	.word	0x0700080c
34187b40:	07000c0c 	.word	0x07000c0c
34187b44:	0700100c 	.word	0x0700100c
34187b48:	0700140c 	.word	0x0700140c
34187b4c:	0700082c 	.word	0x0700082c
34187b50:	07000c2c 	.word	0x07000c2c
34187b54:	0700102c 	.word	0x0700102c
34187b58:	0700142c 	.word	0x0700142c
34187b5c:	0700182c 	.word	0x0700182c
34187b60:	07001418 	.word	0x07001418
34187b64:	07001818 	.word	0x07001818
34187b68:	0300001c 	.word	0x0300001c
34187b6c:	0300041c 	.word	0x0300041c
34187b70:	07000420 	.word	0x07000420
34187b74:	07000820 	.word	0x07000820
34187b78:	07000c20 	.word	0x07000c20
34187b7c:	07001020 	.word	0x07001020
34187b80:	07001420 	.word	0x07001420
34187b84:	07001820 	.word	0x07001820
34187b88:	07000030 	.word	0x07000030
34187b8c:	07000430 	.word	0x07000430
34187b90:	07000830 	.word	0x07000830
34187b94:	07000c30 	.word	0x07000c30
34187b98:	07001030 	.word	0x07001030
34187b9c:	07001430 	.word	0x07001430
34187ba0:	07001830 	.word	0x07001830
34187ba4:	07001c30 	.word	0x07001c30
34187ba8:	07000034 	.word	0x07000034
34187bac:	07000434 	.word	0x07000434
34187bb0:	01001014 	.word	0x01001014
34187bb4:	03000c14 	.word	0x03000c14
34187bb8:	01001814 	.word	0x01001814
34187bbc:	03001414 	.word	0x03001414
34187bc0:	03000014 	.word	0x03000014
34187bc4:	03000414 	.word	0x03000414
34187bc8:	03000814 	.word	0x03000814

34187bcc <HAL_RCCEx_GetPLL1CLKFreq>:
  * @brief  Return PLL1 clock frequency
  * @note   RCC_PERIPH_FREQUENCY_NO returned for non activated output or oscillator not ready
  * @retval PLL1 output clock frequency
  */
uint32_t HAL_RCCEx_GetPLL1CLKFreq(void)
{
34187bcc:	b5f0      	push	{r4, r5, r6, r7, lr}
34187bce:	b087      	sub	sp, #28
34187bd0:	af02      	add	r7, sp, #8
  uint32_t plloutputfreq = RCC_PERIPH_FREQUENCY_NO;
34187bd2:	2300      	movs	r3, #0
34187bd4:	60fb      	str	r3, [r7, #12]
  uint32_t divm;

  /* PLL_VCO = (HSE_VALUE, MSI_VALUE or HSI_VALUE/HSIDIV) / PLLM * (PLLN + FRACN)
     SYSCLK = PLL_VCO / PLLP1 / PLLP2
  */
  if (LL_RCC_PLL1_IsReady() != 0U)
34187bd6:	f7fc fa05 	bl	34183fe4 <LL_RCC_PLL1_IsReady>
34187bda:	4603      	mov	r3, r0
34187bdc:	2b00      	cmp	r3, #0
34187bde:	d02a      	beq.n	34187c36 <HAL_RCCEx_GetPLL1CLKFreq+0x6a>
  {
    if (LL_RCC_PLL1P_IsEnabled() != 0U)
34187be0:	f7fc fa68 	bl	341840b4 <LL_RCC_PLL1P_IsEnabled>
34187be4:	4603      	mov	r3, r0
34187be6:	2b00      	cmp	r3, #0
34187be8:	d031      	beq.n	34187c4e <HAL_RCCEx_GetPLL1CLKFreq+0x82>
    {
      uint32_t pllinputfreq = RCCEx_GetPLLSourceFreq(LL_RCC_PLL1_GetSource());
34187bea:	f7fc f9ed 	bl	34183fc8 <LL_RCC_PLL1_GetSource>
34187bee:	4603      	mov	r3, r0
34187bf0:	4618      	mov	r0, r3
34187bf2:	f000 f957 	bl	34187ea4 <RCCEx_GetPLLSourceFreq>
34187bf6:	60b8      	str	r0, [r7, #8]

      if (pllinputfreq != RCC_PERIPH_FREQUENCY_NO)
34187bf8:	68bb      	ldr	r3, [r7, #8]
34187bfa:	2b00      	cmp	r3, #0
34187bfc:	d027      	beq.n	34187c4e <HAL_RCCEx_GetPLL1CLKFreq+0x82>
      {
        divm = LL_RCC_PLL1_GetM();
34187bfe:	f7fc fa29 	bl	34184054 <LL_RCC_PLL1_GetM>
34187c02:	6078      	str	r0, [r7, #4]

        if (divm != 0U)
34187c04:	687b      	ldr	r3, [r7, #4]
34187c06:	2b00      	cmp	r3, #0
34187c08:	d021      	beq.n	34187c4e <HAL_RCCEx_GetPLL1CLKFreq+0x82>
        {
          plloutputfreq = RCCEx_CalcPLLFreq(pllinputfreq, divm, LL_RCC_PLL1_GetN(), LL_RCC_PLL1_GetFRACN(), \
34187c0a:	f7fc fa13 	bl	34184034 <LL_RCC_PLL1_GetN>
34187c0e:	4605      	mov	r5, r0
34187c10:	f7fc fa64 	bl	341840dc <LL_RCC_PLL1_GetFRACN>
34187c14:	4606      	mov	r6, r0
34187c16:	f7fc fa2d 	bl	34184074 <LL_RCC_PLL1_GetP1>
34187c1a:	4604      	mov	r4, r0
34187c1c:	f7fc fa3a 	bl	34184094 <LL_RCC_PLL1_GetP2>
34187c20:	4603      	mov	r3, r0
34187c22:	9301      	str	r3, [sp, #4]
34187c24:	9400      	str	r4, [sp, #0]
34187c26:	4633      	mov	r3, r6
34187c28:	462a      	mov	r2, r5
34187c2a:	6879      	ldr	r1, [r7, #4]
34187c2c:	68b8      	ldr	r0, [r7, #8]
34187c2e:	f000 f997 	bl	34187f60 <RCCEx_CalcPLLFreq>
34187c32:	60f8      	str	r0, [r7, #12]
34187c34:	e00b      	b.n	34187c4e <HAL_RCCEx_GetPLL1CLKFreq+0x82>
                                            LL_RCC_PLL1_GetP1(), LL_RCC_PLL1_GetP2());
        }
      }
    }
  }
  else if (LL_RCC_PLL1_IsEnabledBypass() != 0U)
34187c36:	f7fc f9e9 	bl	3418400c <LL_RCC_PLL1_IsEnabledBypass>
34187c3a:	4603      	mov	r3, r0
34187c3c:	2b00      	cmp	r3, #0
34187c3e:	d006      	beq.n	34187c4e <HAL_RCCEx_GetPLL1CLKFreq+0x82>
  {
    plloutputfreq = RCCEx_GetPLLSourceFreq(LL_RCC_PLL1_GetSource());
34187c40:	f7fc f9c2 	bl	34183fc8 <LL_RCC_PLL1_GetSource>
34187c44:	4603      	mov	r3, r0
34187c46:	4618      	mov	r0, r3
34187c48:	f000 f92c 	bl	34187ea4 <RCCEx_GetPLLSourceFreq>
34187c4c:	60f8      	str	r0, [r7, #12]
  else
  {
    /* Nothing to do */
  }

  return plloutputfreq;
34187c4e:	68fb      	ldr	r3, [r7, #12]
}
34187c50:	4618      	mov	r0, r3
34187c52:	3714      	adds	r7, #20
34187c54:	46bd      	mov	sp, r7
34187c56:	bdf0      	pop	{r4, r5, r6, r7, pc}

34187c58 <HAL_RCCEx_GetPLL2CLKFreq>:
  * @brief  Return PLL2 clock frequency
  * @note   RCC_PERIPH_FREQUENCY_NO returned for non activated output or oscillator not ready
  * @retval PLL2 output clock frequency
  */
uint32_t HAL_RCCEx_GetPLL2CLKFreq(void)
{
34187c58:	b5f0      	push	{r4, r5, r6, r7, lr}
34187c5a:	b087      	sub	sp, #28
34187c5c:	af02      	add	r7, sp, #8
  uint32_t plloutputfreq = RCC_PERIPH_FREQUENCY_NO;
34187c5e:	2300      	movs	r3, #0
34187c60:	60fb      	str	r3, [r7, #12]
  uint32_t divm;

  /* PLL_VCO = (HSE_VALUE, MSI_VALUE or HSI_VALUE/HSIDIV) / PLLM * (PLLN + FRACN)
     SYSCLK = PLL_VCO / PLLP1 / PLLP2
  */
  if (LL_RCC_PLL2_IsReady() != 0U)
34187c62:	f7fc fa57 	bl	34184114 <LL_RCC_PLL2_IsReady>
34187c66:	4603      	mov	r3, r0
34187c68:	2b00      	cmp	r3, #0
34187c6a:	d02a      	beq.n	34187cc2 <HAL_RCCEx_GetPLL2CLKFreq+0x6a>
  {
    if (LL_RCC_PLL2P_IsEnabled() != 0U)
34187c6c:	f7fc faba 	bl	341841e4 <LL_RCC_PLL2P_IsEnabled>
34187c70:	4603      	mov	r3, r0
34187c72:	2b00      	cmp	r3, #0
34187c74:	d031      	beq.n	34187cda <HAL_RCCEx_GetPLL2CLKFreq+0x82>
    {
      uint32_t pllinputfreq = RCCEx_GetPLLSourceFreq(LL_RCC_PLL2_GetSource());
34187c76:	f7fc fa3f 	bl	341840f8 <LL_RCC_PLL2_GetSource>
34187c7a:	4603      	mov	r3, r0
34187c7c:	4618      	mov	r0, r3
34187c7e:	f000 f911 	bl	34187ea4 <RCCEx_GetPLLSourceFreq>
34187c82:	60b8      	str	r0, [r7, #8]

      if (pllinputfreq != RCC_PERIPH_FREQUENCY_NO)
34187c84:	68bb      	ldr	r3, [r7, #8]
34187c86:	2b00      	cmp	r3, #0
34187c88:	d027      	beq.n	34187cda <HAL_RCCEx_GetPLL2CLKFreq+0x82>
      {

        divm = LL_RCC_PLL2_GetM();
34187c8a:	f7fc fa7b 	bl	34184184 <LL_RCC_PLL2_GetM>
34187c8e:	6078      	str	r0, [r7, #4]

        if (divm != 0U)
34187c90:	687b      	ldr	r3, [r7, #4]
34187c92:	2b00      	cmp	r3, #0
34187c94:	d021      	beq.n	34187cda <HAL_RCCEx_GetPLL2CLKFreq+0x82>
        {
          plloutputfreq = RCCEx_CalcPLLFreq(pllinputfreq, divm, LL_RCC_PLL2_GetN(), LL_RCC_PLL2_GetFRACN(), \
34187c96:	f7fc fa65 	bl	34184164 <LL_RCC_PLL2_GetN>
34187c9a:	4605      	mov	r5, r0
34187c9c:	f7fc fab6 	bl	3418420c <LL_RCC_PLL2_GetFRACN>
34187ca0:	4606      	mov	r6, r0
34187ca2:	f7fc fa7f 	bl	341841a4 <LL_RCC_PLL2_GetP1>
34187ca6:	4604      	mov	r4, r0
34187ca8:	f7fc fa8c 	bl	341841c4 <LL_RCC_PLL2_GetP2>
34187cac:	4603      	mov	r3, r0
34187cae:	9301      	str	r3, [sp, #4]
34187cb0:	9400      	str	r4, [sp, #0]
34187cb2:	4633      	mov	r3, r6
34187cb4:	462a      	mov	r2, r5
34187cb6:	6879      	ldr	r1, [r7, #4]
34187cb8:	68b8      	ldr	r0, [r7, #8]
34187cba:	f000 f951 	bl	34187f60 <RCCEx_CalcPLLFreq>
34187cbe:	60f8      	str	r0, [r7, #12]
34187cc0:	e00b      	b.n	34187cda <HAL_RCCEx_GetPLL2CLKFreq+0x82>
                                            LL_RCC_PLL2_GetP1(), LL_RCC_PLL2_GetP2());
        }
      }
    }
  }
  else if (LL_RCC_PLL2_IsEnabledBypass() != 0U)
34187cc2:	f7fc fa3b 	bl	3418413c <LL_RCC_PLL2_IsEnabledBypass>
34187cc6:	4603      	mov	r3, r0
34187cc8:	2b00      	cmp	r3, #0
34187cca:	d006      	beq.n	34187cda <HAL_RCCEx_GetPLL2CLKFreq+0x82>
  {
    plloutputfreq = RCCEx_GetPLLSourceFreq(LL_RCC_PLL2_GetSource());
34187ccc:	f7fc fa14 	bl	341840f8 <LL_RCC_PLL2_GetSource>
34187cd0:	4603      	mov	r3, r0
34187cd2:	4618      	mov	r0, r3
34187cd4:	f000 f8e6 	bl	34187ea4 <RCCEx_GetPLLSourceFreq>
34187cd8:	60f8      	str	r0, [r7, #12]
  else
  {
    /* Nothing to do */
  }

  return plloutputfreq;
34187cda:	68fb      	ldr	r3, [r7, #12]
}
34187cdc:	4618      	mov	r0, r3
34187cde:	3714      	adds	r7, #20
34187ce0:	46bd      	mov	sp, r7
34187ce2:	bdf0      	pop	{r4, r5, r6, r7, pc}

34187ce4 <HAL_RCCEx_GetPLL3CLKFreq>:
  * @brief  Return PLL3 clock frequency
  * @note   RCC_PERIPH_FREQUENCY_NO returned for non activated output or oscillator not ready
  * @retval PLL3 output clock frequency
  */
uint32_t HAL_RCCEx_GetPLL3CLKFreq(void)
{
34187ce4:	b5f0      	push	{r4, r5, r6, r7, lr}
34187ce6:	b087      	sub	sp, #28
34187ce8:	af02      	add	r7, sp, #8
  uint32_t plloutputfreq = RCC_PERIPH_FREQUENCY_NO;
34187cea:	2300      	movs	r3, #0
34187cec:	60fb      	str	r3, [r7, #12]
  uint32_t divm;

  /* PLL_VCO = (HSE_VALUE, MSI_VALUE or HSI_VALUE/HSIDIV) / PLLM * (PLLN + FRACN)
     SYSCLK = PLL_VCO / PLLP1 / PLLP2
  */
  if (LL_RCC_PLL3_IsReady() != 0U)
34187cee:	f7fc faa9 	bl	34184244 <LL_RCC_PLL3_IsReady>
34187cf2:	4603      	mov	r3, r0
34187cf4:	2b00      	cmp	r3, #0
34187cf6:	d02a      	beq.n	34187d4e <HAL_RCCEx_GetPLL3CLKFreq+0x6a>
  {
    if (LL_RCC_PLL3P_IsEnabled() != 0U)
34187cf8:	f7fc fb0c 	bl	34184314 <LL_RCC_PLL3P_IsEnabled>
34187cfc:	4603      	mov	r3, r0
34187cfe:	2b00      	cmp	r3, #0
34187d00:	d031      	beq.n	34187d66 <HAL_RCCEx_GetPLL3CLKFreq+0x82>
    {
      uint32_t pllinputfreq = RCCEx_GetPLLSourceFreq(LL_RCC_PLL3_GetSource());
34187d02:	f7fc fa91 	bl	34184228 <LL_RCC_PLL3_GetSource>
34187d06:	4603      	mov	r3, r0
34187d08:	4618      	mov	r0, r3
34187d0a:	f000 f8cb 	bl	34187ea4 <RCCEx_GetPLLSourceFreq>
34187d0e:	60b8      	str	r0, [r7, #8]

      if (pllinputfreq != RCC_PERIPH_FREQUENCY_NO)
34187d10:	68bb      	ldr	r3, [r7, #8]
34187d12:	2b00      	cmp	r3, #0
34187d14:	d027      	beq.n	34187d66 <HAL_RCCEx_GetPLL3CLKFreq+0x82>
      {
        divm = LL_RCC_PLL3_GetM();
34187d16:	f7fc facd 	bl	341842b4 <LL_RCC_PLL3_GetM>
34187d1a:	6078      	str	r0, [r7, #4]

        if (divm != 0U)
34187d1c:	687b      	ldr	r3, [r7, #4]
34187d1e:	2b00      	cmp	r3, #0
34187d20:	d021      	beq.n	34187d66 <HAL_RCCEx_GetPLL3CLKFreq+0x82>
        {
          plloutputfreq = RCCEx_CalcPLLFreq(pllinputfreq, divm, LL_RCC_PLL3_GetN(), LL_RCC_PLL3_GetFRACN(), \
34187d22:	f7fc fab7 	bl	34184294 <LL_RCC_PLL3_GetN>
34187d26:	4605      	mov	r5, r0
34187d28:	f7fc fb08 	bl	3418433c <LL_RCC_PLL3_GetFRACN>
34187d2c:	4606      	mov	r6, r0
34187d2e:	f7fc fad1 	bl	341842d4 <LL_RCC_PLL3_GetP1>
34187d32:	4604      	mov	r4, r0
34187d34:	f7fc fade 	bl	341842f4 <LL_RCC_PLL3_GetP2>
34187d38:	4603      	mov	r3, r0
34187d3a:	9301      	str	r3, [sp, #4]
34187d3c:	9400      	str	r4, [sp, #0]
34187d3e:	4633      	mov	r3, r6
34187d40:	462a      	mov	r2, r5
34187d42:	6879      	ldr	r1, [r7, #4]
34187d44:	68b8      	ldr	r0, [r7, #8]
34187d46:	f000 f90b 	bl	34187f60 <RCCEx_CalcPLLFreq>
34187d4a:	60f8      	str	r0, [r7, #12]
34187d4c:	e00b      	b.n	34187d66 <HAL_RCCEx_GetPLL3CLKFreq+0x82>
                                            LL_RCC_PLL3_GetP1(), LL_RCC_PLL3_GetP2());
        }
      }
    }
  }
  else if (LL_RCC_PLL3_IsEnabledBypass() != 0U)
34187d4e:	f7fc fa8d 	bl	3418426c <LL_RCC_PLL3_IsEnabledBypass>
34187d52:	4603      	mov	r3, r0
34187d54:	2b00      	cmp	r3, #0
34187d56:	d006      	beq.n	34187d66 <HAL_RCCEx_GetPLL3CLKFreq+0x82>
  {
    plloutputfreq = RCCEx_GetPLLSourceFreq(LL_RCC_PLL3_GetSource());
34187d58:	f7fc fa66 	bl	34184228 <LL_RCC_PLL3_GetSource>
34187d5c:	4603      	mov	r3, r0
34187d5e:	4618      	mov	r0, r3
34187d60:	f000 f8a0 	bl	34187ea4 <RCCEx_GetPLLSourceFreq>
34187d64:	60f8      	str	r0, [r7, #12]
  else
  {
    /* Nothing to do */
  }

  return plloutputfreq;
34187d66:	68fb      	ldr	r3, [r7, #12]
}
34187d68:	4618      	mov	r0, r3
34187d6a:	3714      	adds	r7, #20
34187d6c:	46bd      	mov	sp, r7
34187d6e:	bdf0      	pop	{r4, r5, r6, r7, pc}

34187d70 <HAL_RCCEx_GetPLL4CLKFreq>:
  * @brief  Return PLL4 clock frequency
  * @note   RCC_PERIPH_FREQUENCY_NO returned for non activated output or oscillator not ready
  * @retval PLL4 output clock frequency
  */
uint32_t HAL_RCCEx_GetPLL4CLKFreq(void)
{
34187d70:	b5f0      	push	{r4, r5, r6, r7, lr}
34187d72:	b087      	sub	sp, #28
34187d74:	af02      	add	r7, sp, #8
  uint32_t plloutputfreq = RCC_PERIPH_FREQUENCY_NO;
34187d76:	2300      	movs	r3, #0
34187d78:	60fb      	str	r3, [r7, #12]
  uint32_t divm;

  /* PLL_VCO = (HSE_VALUE, MSI_VALUE or HSI_VALUE/HSIDIV) / PLLM * (PLLN + FRACN)
     SYSCLK = PLL_VCO / PLLP1 / PLLP2
  */
  if (LL_RCC_PLL4_IsReady() != 0U)
34187d7a:	f7fc fafb 	bl	34184374 <LL_RCC_PLL4_IsReady>
34187d7e:	4603      	mov	r3, r0
34187d80:	2b00      	cmp	r3, #0
34187d82:	d02a      	beq.n	34187dda <HAL_RCCEx_GetPLL4CLKFreq+0x6a>
  {
    if (LL_RCC_PLL4P_IsEnabled() != 0U)
34187d84:	f7fc fb5e 	bl	34184444 <LL_RCC_PLL4P_IsEnabled>
34187d88:	4603      	mov	r3, r0
34187d8a:	2b00      	cmp	r3, #0
34187d8c:	d031      	beq.n	34187df2 <HAL_RCCEx_GetPLL4CLKFreq+0x82>
    {
      uint32_t pllinputfreq = RCCEx_GetPLLSourceFreq(LL_RCC_PLL4_GetSource());
34187d8e:	f7fc fae3 	bl	34184358 <LL_RCC_PLL4_GetSource>
34187d92:	4603      	mov	r3, r0
34187d94:	4618      	mov	r0, r3
34187d96:	f000 f885 	bl	34187ea4 <RCCEx_GetPLLSourceFreq>
34187d9a:	60b8      	str	r0, [r7, #8]

      if (pllinputfreq != RCC_PERIPH_FREQUENCY_NO)
34187d9c:	68bb      	ldr	r3, [r7, #8]
34187d9e:	2b00      	cmp	r3, #0
34187da0:	d027      	beq.n	34187df2 <HAL_RCCEx_GetPLL4CLKFreq+0x82>
      {

        divm = LL_RCC_PLL4_GetM();
34187da2:	f7fc fb1f 	bl	341843e4 <LL_RCC_PLL4_GetM>
34187da6:	6078      	str	r0, [r7, #4]

        if (divm != 0U)
34187da8:	687b      	ldr	r3, [r7, #4]
34187daa:	2b00      	cmp	r3, #0
34187dac:	d021      	beq.n	34187df2 <HAL_RCCEx_GetPLL4CLKFreq+0x82>
        {
          plloutputfreq = RCCEx_CalcPLLFreq(pllinputfreq, divm, LL_RCC_PLL4_GetN(), LL_RCC_PLL4_GetFRACN(), \
34187dae:	f7fc fb09 	bl	341843c4 <LL_RCC_PLL4_GetN>
34187db2:	4605      	mov	r5, r0
34187db4:	f7fc fb5a 	bl	3418446c <LL_RCC_PLL4_GetFRACN>
34187db8:	4606      	mov	r6, r0
34187dba:	f7fc fb23 	bl	34184404 <LL_RCC_PLL4_GetP1>
34187dbe:	4604      	mov	r4, r0
34187dc0:	f7fc fb30 	bl	34184424 <LL_RCC_PLL4_GetP2>
34187dc4:	4603      	mov	r3, r0
34187dc6:	9301      	str	r3, [sp, #4]
34187dc8:	9400      	str	r4, [sp, #0]
34187dca:	4633      	mov	r3, r6
34187dcc:	462a      	mov	r2, r5
34187dce:	6879      	ldr	r1, [r7, #4]
34187dd0:	68b8      	ldr	r0, [r7, #8]
34187dd2:	f000 f8c5 	bl	34187f60 <RCCEx_CalcPLLFreq>
34187dd6:	60f8      	str	r0, [r7, #12]
34187dd8:	e00b      	b.n	34187df2 <HAL_RCCEx_GetPLL4CLKFreq+0x82>
                                            LL_RCC_PLL4_GetP1(), LL_RCC_PLL4_GetP2());
        }
      }
    }
  }
  else if (LL_RCC_PLL4_IsEnabledBypass() != 0U)
34187dda:	f7fc fadf 	bl	3418439c <LL_RCC_PLL4_IsEnabledBypass>
34187dde:	4603      	mov	r3, r0
34187de0:	2b00      	cmp	r3, #0
34187de2:	d006      	beq.n	34187df2 <HAL_RCCEx_GetPLL4CLKFreq+0x82>
  {
    plloutputfreq = RCCEx_GetPLLSourceFreq(LL_RCC_PLL4_GetSource());
34187de4:	f7fc fab8 	bl	34184358 <LL_RCC_PLL4_GetSource>
34187de8:	4603      	mov	r3, r0
34187dea:	4618      	mov	r0, r3
34187dec:	f000 f85a 	bl	34187ea4 <RCCEx_GetPLLSourceFreq>
34187df0:	60f8      	str	r0, [r7, #12]
  else
  {
    /* Nothing to do */
  }

  return plloutputfreq;
34187df2:	68fb      	ldr	r3, [r7, #12]
}
34187df4:	4618      	mov	r0, r3
34187df6:	3714      	adds	r7, #20
34187df8:	46bd      	mov	sp, r7
34187dfa:	bdf0      	pop	{r4, r5, r6, r7, pc}

34187dfc <RCCEx_GetHCLKFreq>:
  * @brief  Return HCLK clock frequency
  * @param  SYSCLK_Frequency SYSCLK clock frequency
  * @retval HCLK clock frequency (in Hz)
  */
static uint32_t RCCEx_GetHCLKFreq(uint32_t SYSCLK_Frequency)
{
34187dfc:	b580      	push	{r7, lr}
34187dfe:	b082      	sub	sp, #8
34187e00:	af00      	add	r7, sp, #0
34187e02:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  return LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
34187e04:	f7fb fcca 	bl	3418379c <LL_RCC_GetAHBPrescaler>
34187e08:	4603      	mov	r3, r0
34187e0a:	0d1b      	lsrs	r3, r3, #20
34187e0c:	f003 0307 	and.w	r3, r3, #7
34187e10:	687a      	ldr	r2, [r7, #4]
34187e12:	fa22 f303 	lsr.w	r3, r2, r3
}
34187e16:	4618      	mov	r0, r3
34187e18:	3708      	adds	r7, #8
34187e1a:	46bd      	mov	sp, r7
34187e1c:	bd80      	pop	{r7, pc}

34187e1e <RCCEx_GetPCLK1Freq>:
  * @brief  Return PCLK1 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK1 clock frequency (in Hz)
  */
static uint32_t RCCEx_GetPCLK1Freq(uint32_t HCLK_Frequency)
{
34187e1e:	b580      	push	{r7, lr}
34187e20:	b082      	sub	sp, #8
34187e22:	af00      	add	r7, sp, #0
34187e24:	6078      	str	r0, [r7, #4]
  /* PCLK1 clock frequency */
  return LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
34187e26:	f7fb fcc7 	bl	341837b8 <LL_RCC_GetAPB1Prescaler>
34187e2a:	4603      	mov	r3, r0
34187e2c:	f003 0307 	and.w	r3, r3, #7
34187e30:	687a      	ldr	r2, [r7, #4]
34187e32:	fa22 f303 	lsr.w	r3, r2, r3
}
34187e36:	4618      	mov	r0, r3
34187e38:	3708      	adds	r7, #8
34187e3a:	46bd      	mov	sp, r7
34187e3c:	bd80      	pop	{r7, pc}

34187e3e <RCCEx_GetPCLK2Freq>:
  * @brief  Return PCLK2 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK2 clock frequency (in Hz)
  */
static uint32_t RCCEx_GetPCLK2Freq(uint32_t HCLK_Frequency)
{
34187e3e:	b580      	push	{r7, lr}
34187e40:	b082      	sub	sp, #8
34187e42:	af00      	add	r7, sp, #0
34187e44:	6078      	str	r0, [r7, #4]
  /* PCLK2 clock frequency */
  return LL_RCC_CALC_PCLK2_FREQ(HCLK_Frequency, LL_RCC_GetAPB2Prescaler());
34187e46:	f7fb fcc5 	bl	341837d4 <LL_RCC_GetAPB2Prescaler>
34187e4a:	4603      	mov	r3, r0
34187e4c:	091b      	lsrs	r3, r3, #4
34187e4e:	f003 0307 	and.w	r3, r3, #7
34187e52:	687a      	ldr	r2, [r7, #4]
34187e54:	fa22 f303 	lsr.w	r3, r2, r3
}
34187e58:	4618      	mov	r0, r3
34187e5a:	3708      	adds	r7, #8
34187e5c:	46bd      	mov	sp, r7
34187e5e:	bd80      	pop	{r7, pc}

34187e60 <RCCEx_GetPCLK4Freq>:
  * @brief  Return PCLK4 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK4 clock frequency (in Hz)
  */
static uint32_t RCCEx_GetPCLK4Freq(uint32_t HCLK_Frequency)
{
34187e60:	b580      	push	{r7, lr}
34187e62:	b082      	sub	sp, #8
34187e64:	af00      	add	r7, sp, #0
34187e66:	6078      	str	r0, [r7, #4]
  /* PCLK4 clock frequency */
  return LL_RCC_CALC_PCLK4_FREQ(HCLK_Frequency, LL_RCC_GetAPB4Prescaler());
34187e68:	f7fb fcc2 	bl	341837f0 <LL_RCC_GetAPB4Prescaler>
34187e6c:	4603      	mov	r3, r0
34187e6e:	0b1b      	lsrs	r3, r3, #12
34187e70:	f003 0307 	and.w	r3, r3, #7
34187e74:	687a      	ldr	r2, [r7, #4]
34187e76:	fa22 f303 	lsr.w	r3, r2, r3
}
34187e7a:	4618      	mov	r0, r3
34187e7c:	3708      	adds	r7, #8
34187e7e:	46bd      	mov	sp, r7
34187e80:	bd80      	pop	{r7, pc}

34187e82 <RCCEx_GetPCLK5Freq>:
  * @brief  Return PCLK5 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK5 clock frequency (in Hz)
  */
static uint32_t RCCEx_GetPCLK5Freq(uint32_t HCLK_Frequency)
{
34187e82:	b580      	push	{r7, lr}
34187e84:	b082      	sub	sp, #8
34187e86:	af00      	add	r7, sp, #0
34187e88:	6078      	str	r0, [r7, #4]
  /* PCLK5 clock frequency */
  return LL_RCC_CALC_PCLK5_FREQ(HCLK_Frequency, LL_RCC_GetAPB5Prescaler());
34187e8a:	f7fb fcbf 	bl	3418380c <LL_RCC_GetAPB5Prescaler>
34187e8e:	4603      	mov	r3, r0
34187e90:	0c1b      	lsrs	r3, r3, #16
34187e92:	f003 0307 	and.w	r3, r3, #7
34187e96:	687a      	ldr	r2, [r7, #4]
34187e98:	fa22 f303 	lsr.w	r3, r2, r3
}
34187e9c:	4618      	mov	r0, r3
34187e9e:	3708      	adds	r7, #8
34187ea0:	46bd      	mov	sp, r7
34187ea2:	bd80      	pop	{r7, pc}

34187ea4 <RCCEx_GetPLLSourceFreq>:
  * @brief  Return PLL source clock frequency
  * @param  PLLsource PLL source clock
  * @retval PLL source clock frequency (in Hz)
  */
static uint32_t RCCEx_GetPLLSourceFreq(uint32_t PLLsource)
{
34187ea4:	b580      	push	{r7, lr}
34187ea6:	b084      	sub	sp, #16
34187ea8:	af00      	add	r7, sp, #0
34187eaa:	6078      	str	r0, [r7, #4]
  uint32_t pllinputfreq = RCC_PERIPH_FREQUENCY_NO;
34187eac:	2300      	movs	r3, #0
34187eae:	60fb      	str	r3, [r7, #12]

  switch (PLLsource)
34187eb0:	687b      	ldr	r3, [r7, #4]
34187eb2:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34187eb6:	d039      	beq.n	34187f2c <RCCEx_GetPLLSourceFreq+0x88>
34187eb8:	687b      	ldr	r3, [r7, #4]
34187eba:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34187ebe:	d838      	bhi.n	34187f32 <RCCEx_GetPLLSourceFreq+0x8e>
34187ec0:	687b      	ldr	r3, [r7, #4]
34187ec2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34187ec6:	d029      	beq.n	34187f1c <RCCEx_GetPLLSourceFreq+0x78>
34187ec8:	687b      	ldr	r3, [r7, #4]
34187eca:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34187ece:	d830      	bhi.n	34187f32 <RCCEx_GetPLLSourceFreq+0x8e>
34187ed0:	687b      	ldr	r3, [r7, #4]
34187ed2:	2b00      	cmp	r3, #0
34187ed4:	d004      	beq.n	34187ee0 <RCCEx_GetPLLSourceFreq+0x3c>
34187ed6:	687b      	ldr	r3, [r7, #4]
34187ed8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
34187edc:	d00e      	beq.n	34187efc <RCCEx_GetPLLSourceFreq+0x58>
      pllinputfreq = EXTERNAL_CLOCK_VALUE;
      break;

    default:
      /* unexpected case */
      break;
34187ede:	e028      	b.n	34187f32 <RCCEx_GetPLLSourceFreq+0x8e>
      if (LL_RCC_HSI_IsReady() != 0U)
34187ee0:	f7fb fbfc 	bl	341836dc <LL_RCC_HSI_IsReady>
34187ee4:	4603      	mov	r3, r0
34187ee6:	2b00      	cmp	r3, #0
34187ee8:	d025      	beq.n	34187f36 <RCCEx_GetPLLSourceFreq+0x92>
        pllinputfreq = HSI_VALUE >> (LL_RCC_HSI_GetDivider() >> RCC_HSICFGR_HSIDIV_Pos);
34187eea:	f7fb fc09 	bl	34183700 <LL_RCC_HSI_GetDivider>
34187eee:	4603      	mov	r3, r0
34187ef0:	09db      	lsrs	r3, r3, #7
34187ef2:	4a16      	ldr	r2, [pc, #88]	@ (34187f4c <RCCEx_GetPLLSourceFreq+0xa8>)
34187ef4:	fa22 f303 	lsr.w	r3, r2, r3
34187ef8:	60fb      	str	r3, [r7, #12]
      break;
34187efa:	e01c      	b.n	34187f36 <RCCEx_GetPLLSourceFreq+0x92>
      if (LL_RCC_MSI_IsReady() != 0U)
34187efc:	f7fb fc0e 	bl	3418371c <LL_RCC_MSI_IsReady>
34187f00:	4603      	mov	r3, r0
34187f02:	2b00      	cmp	r3, #0
34187f04:	d019      	beq.n	34187f3a <RCCEx_GetPLLSourceFreq+0x96>
        if (LL_RCC_MSI_GetFrequency() == LL_RCC_MSI_FREQ_4MHZ)
34187f06:	f7fb fc1b 	bl	34183740 <LL_RCC_MSI_GetFrequency>
34187f0a:	4603      	mov	r3, r0
34187f0c:	2b00      	cmp	r3, #0
34187f0e:	d102      	bne.n	34187f16 <RCCEx_GetPLLSourceFreq+0x72>
          pllinputfreq = MSI_VALUE;
34187f10:	4b0f      	ldr	r3, [pc, #60]	@ (34187f50 <RCCEx_GetPLLSourceFreq+0xac>)
34187f12:	60fb      	str	r3, [r7, #12]
      break;
34187f14:	e011      	b.n	34187f3a <RCCEx_GetPLLSourceFreq+0x96>
          pllinputfreq = 16000000UL;
34187f16:	4b0f      	ldr	r3, [pc, #60]	@ (34187f54 <RCCEx_GetPLLSourceFreq+0xb0>)
34187f18:	60fb      	str	r3, [r7, #12]
      break;
34187f1a:	e00e      	b.n	34187f3a <RCCEx_GetPLLSourceFreq+0x96>
      if (LL_RCC_HSE_IsReady() != 0U)
34187f1c:	f7fb fbcc 	bl	341836b8 <LL_RCC_HSE_IsReady>
34187f20:	4603      	mov	r3, r0
34187f22:	2b00      	cmp	r3, #0
34187f24:	d00b      	beq.n	34187f3e <RCCEx_GetPLLSourceFreq+0x9a>
        pllinputfreq = HSE_VALUE;
34187f26:	4b0c      	ldr	r3, [pc, #48]	@ (34187f58 <RCCEx_GetPLLSourceFreq+0xb4>)
34187f28:	60fb      	str	r3, [r7, #12]
      break;
34187f2a:	e008      	b.n	34187f3e <RCCEx_GetPLLSourceFreq+0x9a>
      pllinputfreq = EXTERNAL_CLOCK_VALUE;
34187f2c:	4b0b      	ldr	r3, [pc, #44]	@ (34187f5c <RCCEx_GetPLLSourceFreq+0xb8>)
34187f2e:	60fb      	str	r3, [r7, #12]
      break;
34187f30:	e006      	b.n	34187f40 <RCCEx_GetPLLSourceFreq+0x9c>
      break;
34187f32:	bf00      	nop
34187f34:	e004      	b.n	34187f40 <RCCEx_GetPLLSourceFreq+0x9c>
      break;
34187f36:	bf00      	nop
34187f38:	e002      	b.n	34187f40 <RCCEx_GetPLLSourceFreq+0x9c>
      break;
34187f3a:	bf00      	nop
34187f3c:	e000      	b.n	34187f40 <RCCEx_GetPLLSourceFreq+0x9c>
      break;
34187f3e:	bf00      	nop
  }

  return pllinputfreq;
34187f40:	68fb      	ldr	r3, [r7, #12]
}
34187f42:	4618      	mov	r0, r3
34187f44:	3710      	adds	r7, #16
34187f46:	46bd      	mov	sp, r7
34187f48:	bd80      	pop	{r7, pc}
34187f4a:	bf00      	nop
34187f4c:	03d09000 	.word	0x03d09000
34187f50:	003d0900 	.word	0x003d0900
34187f54:	00f42400 	.word	0x00f42400
34187f58:	02dc6c00 	.word	0x02dc6c00
34187f5c:	00bb8000 	.word	0x00bb8000

34187f60 <RCCEx_CalcPLLFreq>:
  * @param  P2     VCO output divider P2 between 1 and 7
  * @retval PLL clock frequency (in Hz)
  */
static uint32_t RCCEx_CalcPLLFreq(uint32_t PLLInputFreq, uint32_t M, uint32_t N, uint32_t FRACN, uint32_t P1,
                                  uint32_t P2)
{
34187f60:	b480      	push	{r7}
34187f62:	b087      	sub	sp, #28
34187f64:	af00      	add	r7, sp, #0
34187f66:	60f8      	str	r0, [r7, #12]
34187f68:	60b9      	str	r1, [r7, #8]
34187f6a:	607a      	str	r2, [r7, #4]
34187f6c:	603b      	str	r3, [r7, #0]
  float_t freq;

  freq = ((float_t)PLLInputFreq * ((float_t)N + ((float_t)FRACN / (float_t)0x1000000))) / (float_t)M;
34187f6e:	68fb      	ldr	r3, [r7, #12]
34187f70:	ee07 3a90 	vmov	s15, r3
34187f74:	eeb8 7a67 	vcvt.f32.u32	s14, s15
34187f78:	687b      	ldr	r3, [r7, #4]
34187f7a:	ee07 3a90 	vmov	s15, r3
34187f7e:	eef8 6a67 	vcvt.f32.u32	s13, s15
34187f82:	683b      	ldr	r3, [r7, #0]
34187f84:	ee07 3a90 	vmov	s15, r3
34187f88:	eeb8 6a67 	vcvt.f32.u32	s12, s15
34187f8c:	eddf 5a19 	vldr	s11, [pc, #100]	@ 34187ff4 <RCCEx_CalcPLLFreq+0x94>
34187f90:	eec6 7a25 	vdiv.f32	s15, s12, s11
34187f94:	ee76 7aa7 	vadd.f32	s15, s13, s15
34187f98:	ee67 6a27 	vmul.f32	s13, s14, s15
34187f9c:	68bb      	ldr	r3, [r7, #8]
34187f9e:	ee07 3a90 	vmov	s15, r3
34187fa2:	eeb8 7a67 	vcvt.f32.u32	s14, s15
34187fa6:	eec6 7a87 	vdiv.f32	s15, s13, s14
34187faa:	edc7 7a05 	vstr	s15, [r7, #20]

  freq = freq / (float_t)P1;
34187fae:	6a3b      	ldr	r3, [r7, #32]
34187fb0:	ee07 3a90 	vmov	s15, r3
34187fb4:	eeb8 7a67 	vcvt.f32.u32	s14, s15
34187fb8:	edd7 6a05 	vldr	s13, [r7, #20]
34187fbc:	eec6 7a87 	vdiv.f32	s15, s13, s14
34187fc0:	edc7 7a05 	vstr	s15, [r7, #20]
  freq = freq / (float_t)P2;
34187fc4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
34187fc6:	ee07 3a90 	vmov	s15, r3
34187fca:	eeb8 7a67 	vcvt.f32.u32	s14, s15
34187fce:	edd7 6a05 	vldr	s13, [r7, #20]
34187fd2:	eec6 7a87 	vdiv.f32	s15, s13, s14
34187fd6:	edc7 7a05 	vstr	s15, [r7, #20]

  return (uint32_t)freq;
34187fda:	edd7 7a05 	vldr	s15, [r7, #20]
34187fde:	eefc 7ae7 	vcvt.u32.f32	s15, s15
34187fe2:	ee17 3a90 	vmov	r3, s15
}
34187fe6:	4618      	mov	r0, r3
34187fe8:	371c      	adds	r7, #28
34187fea:	46bd      	mov	sp, r7
34187fec:	f85d 7b04 	ldr.w	r7, [sp], #4
34187ff0:	4770      	bx	lr
34187ff2:	bf00      	nop
34187ff4:	4b800000 	.word	0x4b800000

34187ff8 <RCCEx_GetADCCLKFreq>:
  *         @arg @ref RCCEx_ADC_Clock_Source
  * @retval ADC clock frequency (in Hz)
  *         - @ref  RCC_PERIPH_FREQUENCY_NO indicates that oscillator is not ready
  */
static uint32_t RCCEx_GetADCCLKFreq(uint32_t ADCxSource)
{
34187ff8:	b590      	push	{r4, r7, lr}
34187ffa:	b085      	sub	sp, #20
34187ffc:	af00      	add	r7, sp, #0
34187ffe:	6078      	str	r0, [r7, #4]
  uint32_t adc_frequency = RCC_PERIPH_FREQUENCY_NO;
34188000:	2300      	movs	r3, #0
34188002:	60fb      	str	r3, [r7, #12]
  uint32_t ic_divider;

  switch (LL_RCC_GetADCClockSource(ADCxSource))
34188004:	6878      	ldr	r0, [r7, #4]
34188006:	f7fb fe1f 	bl	34183c48 <LL_RCC_GetADCClockSource>
3418800a:	4603      	mov	r3, r0
3418800c:	2b70      	cmp	r3, #112	@ 0x70
3418800e:	f000 80d1 	beq.w	341881b4 <RCCEx_GetADCCLKFreq+0x1bc>
34188012:	2b70      	cmp	r3, #112	@ 0x70
34188014:	f200 80d8 	bhi.w	341881c8 <RCCEx_GetADCCLKFreq+0x1d0>
34188018:	2b60      	cmp	r3, #96	@ 0x60
3418801a:	f000 80c8 	beq.w	341881ae <RCCEx_GetADCCLKFreq+0x1b6>
3418801e:	2b60      	cmp	r3, #96	@ 0x60
34188020:	f200 80d2 	bhi.w	341881c8 <RCCEx_GetADCCLKFreq+0x1d0>
34188024:	2b50      	cmp	r3, #80	@ 0x50
34188026:	f000 80ac 	beq.w	34188182 <RCCEx_GetADCCLKFreq+0x18a>
3418802a:	2b50      	cmp	r3, #80	@ 0x50
3418802c:	f200 80cc 	bhi.w	341881c8 <RCCEx_GetADCCLKFreq+0x1d0>
34188030:	2b40      	cmp	r3, #64	@ 0x40
34188032:	f000 80b4 	beq.w	3418819e <RCCEx_GetADCCLKFreq+0x1a6>
34188036:	2b40      	cmp	r3, #64	@ 0x40
34188038:	f200 80c6 	bhi.w	341881c8 <RCCEx_GetADCCLKFreq+0x1d0>
3418803c:	2b30      	cmp	r3, #48	@ 0x30
3418803e:	d05d      	beq.n	341880fc <RCCEx_GetADCCLKFreq+0x104>
34188040:	2b30      	cmp	r3, #48	@ 0x30
34188042:	f200 80c1 	bhi.w	341881c8 <RCCEx_GetADCCLKFreq+0x1d0>
34188046:	2b20      	cmp	r3, #32
34188048:	d014      	beq.n	34188074 <RCCEx_GetADCCLKFreq+0x7c>
3418804a:	2b20      	cmp	r3, #32
3418804c:	f200 80bc 	bhi.w	341881c8 <RCCEx_GetADCCLKFreq+0x1d0>
34188050:	2b00      	cmp	r3, #0
34188052:	d002      	beq.n	3418805a <RCCEx_GetADCCLKFreq+0x62>
34188054:	2b10      	cmp	r3, #16
34188056:	d008      	beq.n	3418806a <RCCEx_GetADCCLKFreq+0x72>
      adc_frequency = LL_RCC_CALC_TIMG_FREQ(HAL_RCC_GetSysClockFreq(), LL_RCC_GetTIMPrescaler());
      break;

    default:
      /* Unexpected case */
      break;
34188058:	e0b6      	b.n	341881c8 <RCCEx_GetADCCLKFreq+0x1d0>
      adc_frequency = RCCEx_GetHCLKFreq(HAL_RCC_GetSysClockFreq());
3418805a:	f7fa ff2b 	bl	34182eb4 <HAL_RCC_GetSysClockFreq>
3418805e:	4603      	mov	r3, r0
34188060:	4618      	mov	r0, r3
34188062:	f7ff fecb 	bl	34187dfc <RCCEx_GetHCLKFreq>
34188066:	60f8      	str	r0, [r7, #12]
      break;
34188068:	e0b7      	b.n	341881da <RCCEx_GetADCCLKFreq+0x1e2>
      adc_frequency = RCCEx_GetCLKPCLKFreq(LL_RCC_CLKP_CLKSOURCE);
3418806a:	2007      	movs	r0, #7
3418806c:	f000 f9b2 	bl	341883d4 <RCCEx_GetCLKPCLKFreq>
34188070:	60f8      	str	r0, [r7, #12]
      break;
34188072:	e0b2      	b.n	341881da <RCCEx_GetADCCLKFreq+0x1e2>
      if (LL_RCC_IC7_IsEnabled() != 0U)
34188074:	f7fc fad6 	bl	34184624 <LL_RCC_IC7_IsEnabled>
34188078:	4603      	mov	r3, r0
3418807a:	2b00      	cmp	r3, #0
3418807c:	f000 80a6 	beq.w	341881cc <RCCEx_GetADCCLKFreq+0x1d4>
        ic_divider = LL_RCC_IC7_GetDivider();
34188080:	f7fc faf2 	bl	34184668 <LL_RCC_IC7_GetDivider>
34188084:	60b8      	str	r0, [r7, #8]
        switch (LL_RCC_IC7_GetSource())
34188086:	f7fc fae1 	bl	3418464c <LL_RCC_IC7_GetSource>
3418808a:	4603      	mov	r3, r0
3418808c:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34188090:	d029      	beq.n	341880e6 <RCCEx_GetADCCLKFreq+0xee>
34188092:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34188096:	d82f      	bhi.n	341880f8 <RCCEx_GetADCCLKFreq+0x100>
34188098:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418809c:	d01a      	beq.n	341880d4 <RCCEx_GetADCCLKFreq+0xdc>
3418809e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
341880a2:	d829      	bhi.n	341880f8 <RCCEx_GetADCCLKFreq+0x100>
341880a4:	2b00      	cmp	r3, #0
341880a6:	d003      	beq.n	341880b0 <RCCEx_GetADCCLKFreq+0xb8>
341880a8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
341880ac:	d009      	beq.n	341880c2 <RCCEx_GetADCCLKFreq+0xca>
            break;
341880ae:	e023      	b.n	341880f8 <RCCEx_GetADCCLKFreq+0x100>
            adc_frequency = HAL_RCCEx_GetPLL1CLKFreq();
341880b0:	f7ff fd8c 	bl	34187bcc <HAL_RCCEx_GetPLL1CLKFreq>
341880b4:	60f8      	str	r0, [r7, #12]
            adc_frequency = adc_frequency / ic_divider;
341880b6:	68fa      	ldr	r2, [r7, #12]
341880b8:	68bb      	ldr	r3, [r7, #8]
341880ba:	fbb2 f3f3 	udiv	r3, r2, r3
341880be:	60fb      	str	r3, [r7, #12]
            break;
341880c0:	e01b      	b.n	341880fa <RCCEx_GetADCCLKFreq+0x102>
            adc_frequency = HAL_RCCEx_GetPLL2CLKFreq();
341880c2:	f7ff fdc9 	bl	34187c58 <HAL_RCCEx_GetPLL2CLKFreq>
341880c6:	60f8      	str	r0, [r7, #12]
            adc_frequency = adc_frequency / ic_divider;
341880c8:	68fa      	ldr	r2, [r7, #12]
341880ca:	68bb      	ldr	r3, [r7, #8]
341880cc:	fbb2 f3f3 	udiv	r3, r2, r3
341880d0:	60fb      	str	r3, [r7, #12]
            break;
341880d2:	e012      	b.n	341880fa <RCCEx_GetADCCLKFreq+0x102>
            adc_frequency = HAL_RCCEx_GetPLL3CLKFreq();
341880d4:	f7ff fe06 	bl	34187ce4 <HAL_RCCEx_GetPLL3CLKFreq>
341880d8:	60f8      	str	r0, [r7, #12]
            adc_frequency = adc_frequency / ic_divider;
341880da:	68fa      	ldr	r2, [r7, #12]
341880dc:	68bb      	ldr	r3, [r7, #8]
341880de:	fbb2 f3f3 	udiv	r3, r2, r3
341880e2:	60fb      	str	r3, [r7, #12]
            break;
341880e4:	e009      	b.n	341880fa <RCCEx_GetADCCLKFreq+0x102>
            adc_frequency = HAL_RCCEx_GetPLL4CLKFreq();
341880e6:	f7ff fe43 	bl	34187d70 <HAL_RCCEx_GetPLL4CLKFreq>
341880ea:	60f8      	str	r0, [r7, #12]
            adc_frequency = adc_frequency / ic_divider;
341880ec:	68fa      	ldr	r2, [r7, #12]
341880ee:	68bb      	ldr	r3, [r7, #8]
341880f0:	fbb2 f3f3 	udiv	r3, r2, r3
341880f4:	60fb      	str	r3, [r7, #12]
            break;
341880f6:	e000      	b.n	341880fa <RCCEx_GetADCCLKFreq+0x102>
            break;
341880f8:	bf00      	nop
      break;
341880fa:	e067      	b.n	341881cc <RCCEx_GetADCCLKFreq+0x1d4>
      if (LL_RCC_IC8_IsEnabled() != 0U)
341880fc:	f7fc fad2 	bl	341846a4 <LL_RCC_IC8_IsEnabled>
34188100:	4603      	mov	r3, r0
34188102:	2b00      	cmp	r3, #0
34188104:	d064      	beq.n	341881d0 <RCCEx_GetADCCLKFreq+0x1d8>
        ic_divider = LL_RCC_IC8_GetDivider();
34188106:	f7fc faef 	bl	341846e8 <LL_RCC_IC8_GetDivider>
3418810a:	60b8      	str	r0, [r7, #8]
        switch (LL_RCC_IC8_GetSource())
3418810c:	f7fc fade 	bl	341846cc <LL_RCC_IC8_GetSource>
34188110:	4603      	mov	r3, r0
34188112:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34188116:	d029      	beq.n	3418816c <RCCEx_GetADCCLKFreq+0x174>
34188118:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418811c:	d82f      	bhi.n	3418817e <RCCEx_GetADCCLKFreq+0x186>
3418811e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34188122:	d01a      	beq.n	3418815a <RCCEx_GetADCCLKFreq+0x162>
34188124:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34188128:	d829      	bhi.n	3418817e <RCCEx_GetADCCLKFreq+0x186>
3418812a:	2b00      	cmp	r3, #0
3418812c:	d003      	beq.n	34188136 <RCCEx_GetADCCLKFreq+0x13e>
3418812e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
34188132:	d009      	beq.n	34188148 <RCCEx_GetADCCLKFreq+0x150>
            break;
34188134:	e023      	b.n	3418817e <RCCEx_GetADCCLKFreq+0x186>
            adc_frequency = HAL_RCCEx_GetPLL1CLKFreq();
34188136:	f7ff fd49 	bl	34187bcc <HAL_RCCEx_GetPLL1CLKFreq>
3418813a:	60f8      	str	r0, [r7, #12]
            adc_frequency = adc_frequency / ic_divider;
3418813c:	68fa      	ldr	r2, [r7, #12]
3418813e:	68bb      	ldr	r3, [r7, #8]
34188140:	fbb2 f3f3 	udiv	r3, r2, r3
34188144:	60fb      	str	r3, [r7, #12]
            break;
34188146:	e01b      	b.n	34188180 <RCCEx_GetADCCLKFreq+0x188>
            adc_frequency = HAL_RCCEx_GetPLL2CLKFreq();
34188148:	f7ff fd86 	bl	34187c58 <HAL_RCCEx_GetPLL2CLKFreq>
3418814c:	60f8      	str	r0, [r7, #12]
            adc_frequency = adc_frequency / ic_divider;
3418814e:	68fa      	ldr	r2, [r7, #12]
34188150:	68bb      	ldr	r3, [r7, #8]
34188152:	fbb2 f3f3 	udiv	r3, r2, r3
34188156:	60fb      	str	r3, [r7, #12]
            break;
34188158:	e012      	b.n	34188180 <RCCEx_GetADCCLKFreq+0x188>
            adc_frequency = HAL_RCCEx_GetPLL3CLKFreq();
3418815a:	f7ff fdc3 	bl	34187ce4 <HAL_RCCEx_GetPLL3CLKFreq>
3418815e:	60f8      	str	r0, [r7, #12]
            adc_frequency = adc_frequency / ic_divider;
34188160:	68fa      	ldr	r2, [r7, #12]
34188162:	68bb      	ldr	r3, [r7, #8]
34188164:	fbb2 f3f3 	udiv	r3, r2, r3
34188168:	60fb      	str	r3, [r7, #12]
            break;
3418816a:	e009      	b.n	34188180 <RCCEx_GetADCCLKFreq+0x188>
            adc_frequency = HAL_RCCEx_GetPLL4CLKFreq();
3418816c:	f7ff fe00 	bl	34187d70 <HAL_RCCEx_GetPLL4CLKFreq>
34188170:	60f8      	str	r0, [r7, #12]
            adc_frequency = adc_frequency / ic_divider;
34188172:	68fa      	ldr	r2, [r7, #12]
34188174:	68bb      	ldr	r3, [r7, #8]
34188176:	fbb2 f3f3 	udiv	r3, r2, r3
3418817a:	60fb      	str	r3, [r7, #12]
            break;
3418817c:	e000      	b.n	34188180 <RCCEx_GetADCCLKFreq+0x188>
            break;
3418817e:	bf00      	nop
      break;
34188180:	e026      	b.n	341881d0 <RCCEx_GetADCCLKFreq+0x1d8>
      if (LL_RCC_HSI_IsReady() != 0U)
34188182:	f7fb faab 	bl	341836dc <LL_RCC_HSI_IsReady>
34188186:	4603      	mov	r3, r0
34188188:	2b00      	cmp	r3, #0
3418818a:	d023      	beq.n	341881d4 <RCCEx_GetADCCLKFreq+0x1dc>
        adc_frequency = HSI_VALUE >> (LL_RCC_HSI_GetDivider() >> RCC_HSICFGR_HSIDIV_Pos);
3418818c:	f7fb fab8 	bl	34183700 <LL_RCC_HSI_GetDivider>
34188190:	4603      	mov	r3, r0
34188192:	09db      	lsrs	r3, r3, #7
34188194:	4a16      	ldr	r2, [pc, #88]	@ (341881f0 <RCCEx_GetADCCLKFreq+0x1f8>)
34188196:	fa22 f303 	lsr.w	r3, r2, r3
3418819a:	60fb      	str	r3, [r7, #12]
      break;
3418819c:	e01a      	b.n	341881d4 <RCCEx_GetADCCLKFreq+0x1dc>
      if (LL_RCC_MSI_IsReady() != 0U)
3418819e:	f7fb fabd 	bl	3418371c <LL_RCC_MSI_IsReady>
341881a2:	4603      	mov	r3, r0
341881a4:	2b00      	cmp	r3, #0
341881a6:	d017      	beq.n	341881d8 <RCCEx_GetADCCLKFreq+0x1e0>
        adc_frequency = MSI_VALUE;
341881a8:	4b12      	ldr	r3, [pc, #72]	@ (341881f4 <RCCEx_GetADCCLKFreq+0x1fc>)
341881aa:	60fb      	str	r3, [r7, #12]
      break;
341881ac:	e014      	b.n	341881d8 <RCCEx_GetADCCLKFreq+0x1e0>
      adc_frequency = EXTERNAL_CLOCK_VALUE;
341881ae:	4b12      	ldr	r3, [pc, #72]	@ (341881f8 <RCCEx_GetADCCLKFreq+0x200>)
341881b0:	60fb      	str	r3, [r7, #12]
      break;
341881b2:	e012      	b.n	341881da <RCCEx_GetADCCLKFreq+0x1e2>
      adc_frequency = LL_RCC_CALC_TIMG_FREQ(HAL_RCC_GetSysClockFreq(), LL_RCC_GetTIMPrescaler());
341881b4:	f7fa fe7e 	bl	34182eb4 <HAL_RCC_GetSysClockFreq>
341881b8:	4604      	mov	r4, r0
341881ba:	f7fb fef7 	bl	34183fac <LL_RCC_GetTIMPrescaler>
341881be:	4603      	mov	r3, r0
341881c0:	fa24 f303 	lsr.w	r3, r4, r3
341881c4:	60fb      	str	r3, [r7, #12]
      break;
341881c6:	e008      	b.n	341881da <RCCEx_GetADCCLKFreq+0x1e2>
      break;
341881c8:	bf00      	nop
341881ca:	e006      	b.n	341881da <RCCEx_GetADCCLKFreq+0x1e2>
      break;
341881cc:	bf00      	nop
341881ce:	e004      	b.n	341881da <RCCEx_GetADCCLKFreq+0x1e2>
      break;
341881d0:	bf00      	nop
341881d2:	e002      	b.n	341881da <RCCEx_GetADCCLKFreq+0x1e2>
      break;
341881d4:	bf00      	nop
341881d6:	e000      	b.n	341881da <RCCEx_GetADCCLKFreq+0x1e2>
      break;
341881d8:	bf00      	nop
  }

  return (adc_frequency / __HAL_RCC_GET_ADC_DIVIDER());
341881da:	f7fb fb4f 	bl	3418387c <LL_RCC_GetADCPrescaler>
341881de:	4603      	mov	r3, r0
341881e0:	3301      	adds	r3, #1
341881e2:	68fa      	ldr	r2, [r7, #12]
341881e4:	fbb2 f3f3 	udiv	r3, r2, r3
}
341881e8:	4618      	mov	r0, r3
341881ea:	3714      	adds	r7, #20
341881ec:	46bd      	mov	sp, r7
341881ee:	bd90      	pop	{r4, r7, pc}
341881f0:	03d09000 	.word	0x03d09000
341881f4:	003d0900 	.word	0x003d0900
341881f8:	00bb8000 	.word	0x00bb8000

341881fc <RCCEx_GetADFCLKFreq>:
  *         @arg @ref RCCEx_ADF1_Clock_Source
  * @retval ADF clock frequency (in Hz)
  *         - @ref  RCC_PERIPH_FREQUENCY_NO indicates that oscillator is not ready
  */
static uint32_t RCCEx_GetADFCLKFreq(uint32_t ADFxSource)
{
341881fc:	b590      	push	{r4, r7, lr}
341881fe:	b085      	sub	sp, #20
34188200:	af00      	add	r7, sp, #0
34188202:	6078      	str	r0, [r7, #4]
  uint32_t adf_frequency = RCC_PERIPH_FREQUENCY_NO;
34188204:	2300      	movs	r3, #0
34188206:	60fb      	str	r3, [r7, #12]
  uint32_t ic_divider;

  switch (LL_RCC_GetADFClockSource(ADFxSource))
34188208:	6878      	ldr	r0, [r7, #4]
3418820a:	f7fb fd2f 	bl	34183c6c <LL_RCC_GetADFClockSource>
3418820e:	4603      	mov	r3, r0
34188210:	2b07      	cmp	r3, #7
34188212:	f200 80ca 	bhi.w	341883aa <RCCEx_GetADFCLKFreq+0x1ae>
34188216:	a201      	add	r2, pc, #4	@ (adr r2, 3418821c <RCCEx_GetADFCLKFreq+0x20>)
34188218:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
3418821c:	3418823d 	.word	0x3418823d
34188220:	3418824d 	.word	0x3418824d
34188224:	34188257 	.word	0x34188257
34188228:	341882df 	.word	0x341882df
3418822c:	34188381 	.word	0x34188381
34188230:	34188365 	.word	0x34188365
34188234:	34188391 	.word	0x34188391
34188238:	34188397 	.word	0x34188397
  {
    case LL_RCC_ADF1_CLKSOURCE_HCLK:
      adf_frequency = RCCEx_GetHCLKFreq(HAL_RCC_GetSysClockFreq());
3418823c:	f7fa fe3a 	bl	34182eb4 <HAL_RCC_GetSysClockFreq>
34188240:	4603      	mov	r3, r0
34188242:	4618      	mov	r0, r3
34188244:	f7ff fdda 	bl	34187dfc <RCCEx_GetHCLKFreq>
34188248:	60f8      	str	r0, [r7, #12]
      break;
3418824a:	e0b7      	b.n	341883bc <RCCEx_GetADFCLKFreq+0x1c0>

    case LL_RCC_ADF1_CLKSOURCE_CLKP:
      adf_frequency = RCCEx_GetCLKPCLKFreq(LL_RCC_CLKP_CLKSOURCE);
3418824c:	2007      	movs	r0, #7
3418824e:	f000 f8c1 	bl	341883d4 <RCCEx_GetCLKPCLKFreq>
34188252:	60f8      	str	r0, [r7, #12]
      break;
34188254:	e0b2      	b.n	341883bc <RCCEx_GetADFCLKFreq+0x1c0>

    case LL_RCC_ADF1_CLKSOURCE_IC7:
      if (LL_RCC_IC7_IsEnabled() != 0U)
34188256:	f7fc f9e5 	bl	34184624 <LL_RCC_IC7_IsEnabled>
3418825a:	4603      	mov	r3, r0
3418825c:	2b00      	cmp	r3, #0
3418825e:	f000 80a6 	beq.w	341883ae <RCCEx_GetADFCLKFreq+0x1b2>
      {
        ic_divider = LL_RCC_IC7_GetDivider();
34188262:	f7fc fa01 	bl	34184668 <LL_RCC_IC7_GetDivider>
34188266:	60b8      	str	r0, [r7, #8]
        switch (LL_RCC_IC7_GetSource())
34188268:	f7fc f9f0 	bl	3418464c <LL_RCC_IC7_GetSource>
3418826c:	4603      	mov	r3, r0
3418826e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34188272:	d029      	beq.n	341882c8 <RCCEx_GetADFCLKFreq+0xcc>
34188274:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34188278:	d82f      	bhi.n	341882da <RCCEx_GetADFCLKFreq+0xde>
3418827a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418827e:	d01a      	beq.n	341882b6 <RCCEx_GetADFCLKFreq+0xba>
34188280:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34188284:	d829      	bhi.n	341882da <RCCEx_GetADFCLKFreq+0xde>
34188286:	2b00      	cmp	r3, #0
34188288:	d003      	beq.n	34188292 <RCCEx_GetADFCLKFreq+0x96>
3418828a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3418828e:	d009      	beq.n	341882a4 <RCCEx_GetADFCLKFreq+0xa8>
            adf_frequency = HAL_RCCEx_GetPLL4CLKFreq();
            adf_frequency = adf_frequency / ic_divider;
            break;
          default:
            /* Unexpected case */
            break;
34188290:	e023      	b.n	341882da <RCCEx_GetADFCLKFreq+0xde>
            adf_frequency = HAL_RCCEx_GetPLL1CLKFreq();
34188292:	f7ff fc9b 	bl	34187bcc <HAL_RCCEx_GetPLL1CLKFreq>
34188296:	60f8      	str	r0, [r7, #12]
            adf_frequency = adf_frequency / ic_divider;
34188298:	68fa      	ldr	r2, [r7, #12]
3418829a:	68bb      	ldr	r3, [r7, #8]
3418829c:	fbb2 f3f3 	udiv	r3, r2, r3
341882a0:	60fb      	str	r3, [r7, #12]
            break;
341882a2:	e01b      	b.n	341882dc <RCCEx_GetADFCLKFreq+0xe0>
            adf_frequency = HAL_RCCEx_GetPLL2CLKFreq();
341882a4:	f7ff fcd8 	bl	34187c58 <HAL_RCCEx_GetPLL2CLKFreq>
341882a8:	60f8      	str	r0, [r7, #12]
            adf_frequency = adf_frequency / ic_divider;
341882aa:	68fa      	ldr	r2, [r7, #12]
341882ac:	68bb      	ldr	r3, [r7, #8]
341882ae:	fbb2 f3f3 	udiv	r3, r2, r3
341882b2:	60fb      	str	r3, [r7, #12]
            break;
341882b4:	e012      	b.n	341882dc <RCCEx_GetADFCLKFreq+0xe0>
            adf_frequency = HAL_RCCEx_GetPLL3CLKFreq();
341882b6:	f7ff fd15 	bl	34187ce4 <HAL_RCCEx_GetPLL3CLKFreq>
341882ba:	60f8      	str	r0, [r7, #12]
            adf_frequency = adf_frequency / ic_divider;
341882bc:	68fa      	ldr	r2, [r7, #12]
341882be:	68bb      	ldr	r3, [r7, #8]
341882c0:	fbb2 f3f3 	udiv	r3, r2, r3
341882c4:	60fb      	str	r3, [r7, #12]
            break;
341882c6:	e009      	b.n	341882dc <RCCEx_GetADFCLKFreq+0xe0>
            adf_frequency = HAL_RCCEx_GetPLL4CLKFreq();
341882c8:	f7ff fd52 	bl	34187d70 <HAL_RCCEx_GetPLL4CLKFreq>
341882cc:	60f8      	str	r0, [r7, #12]
            adf_frequency = adf_frequency / ic_divider;
341882ce:	68fa      	ldr	r2, [r7, #12]
341882d0:	68bb      	ldr	r3, [r7, #8]
341882d2:	fbb2 f3f3 	udiv	r3, r2, r3
341882d6:	60fb      	str	r3, [r7, #12]
            break;
341882d8:	e000      	b.n	341882dc <RCCEx_GetADFCLKFreq+0xe0>
            break;
341882da:	bf00      	nop
        }
      }
      break;
341882dc:	e067      	b.n	341883ae <RCCEx_GetADFCLKFreq+0x1b2>

    case LL_RCC_ADF1_CLKSOURCE_IC8:
      if (LL_RCC_IC8_IsEnabled() != 0U)
341882de:	f7fc f9e1 	bl	341846a4 <LL_RCC_IC8_IsEnabled>
341882e2:	4603      	mov	r3, r0
341882e4:	2b00      	cmp	r3, #0
341882e6:	d064      	beq.n	341883b2 <RCCEx_GetADFCLKFreq+0x1b6>
      {
        ic_divider = LL_RCC_IC8_GetDivider();
341882e8:	f7fc f9fe 	bl	341846e8 <LL_RCC_IC8_GetDivider>
341882ec:	60b8      	str	r0, [r7, #8]
        switch (LL_RCC_IC8_GetSource())
341882ee:	f7fc f9ed 	bl	341846cc <LL_RCC_IC8_GetSource>
341882f2:	4603      	mov	r3, r0
341882f4:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
341882f8:	d029      	beq.n	3418834e <RCCEx_GetADFCLKFreq+0x152>
341882fa:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
341882fe:	d82f      	bhi.n	34188360 <RCCEx_GetADFCLKFreq+0x164>
34188300:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34188304:	d01a      	beq.n	3418833c <RCCEx_GetADFCLKFreq+0x140>
34188306:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418830a:	d829      	bhi.n	34188360 <RCCEx_GetADFCLKFreq+0x164>
3418830c:	2b00      	cmp	r3, #0
3418830e:	d003      	beq.n	34188318 <RCCEx_GetADFCLKFreq+0x11c>
34188310:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
34188314:	d009      	beq.n	3418832a <RCCEx_GetADFCLKFreq+0x12e>
            adf_frequency = HAL_RCCEx_GetPLL4CLKFreq();
            adf_frequency = adf_frequency / ic_divider;
            break;
          default:
            /* Unexpected case */
            break;
34188316:	e023      	b.n	34188360 <RCCEx_GetADFCLKFreq+0x164>
            adf_frequency = HAL_RCCEx_GetPLL1CLKFreq();
34188318:	f7ff fc58 	bl	34187bcc <HAL_RCCEx_GetPLL1CLKFreq>
3418831c:	60f8      	str	r0, [r7, #12]
            adf_frequency = adf_frequency / ic_divider;
3418831e:	68fa      	ldr	r2, [r7, #12]
34188320:	68bb      	ldr	r3, [r7, #8]
34188322:	fbb2 f3f3 	udiv	r3, r2, r3
34188326:	60fb      	str	r3, [r7, #12]
            break;
34188328:	e01b      	b.n	34188362 <RCCEx_GetADFCLKFreq+0x166>
            adf_frequency = HAL_RCCEx_GetPLL2CLKFreq();
3418832a:	f7ff fc95 	bl	34187c58 <HAL_RCCEx_GetPLL2CLKFreq>
3418832e:	60f8      	str	r0, [r7, #12]
            adf_frequency = adf_frequency / ic_divider;
34188330:	68fa      	ldr	r2, [r7, #12]
34188332:	68bb      	ldr	r3, [r7, #8]
34188334:	fbb2 f3f3 	udiv	r3, r2, r3
34188338:	60fb      	str	r3, [r7, #12]
            break;
3418833a:	e012      	b.n	34188362 <RCCEx_GetADFCLKFreq+0x166>
            adf_frequency = HAL_RCCEx_GetPLL3CLKFreq();
3418833c:	f7ff fcd2 	bl	34187ce4 <HAL_RCCEx_GetPLL3CLKFreq>
34188340:	60f8      	str	r0, [r7, #12]
            adf_frequency = adf_frequency / ic_divider;
34188342:	68fa      	ldr	r2, [r7, #12]
34188344:	68bb      	ldr	r3, [r7, #8]
34188346:	fbb2 f3f3 	udiv	r3, r2, r3
3418834a:	60fb      	str	r3, [r7, #12]
            break;
3418834c:	e009      	b.n	34188362 <RCCEx_GetADFCLKFreq+0x166>
            adf_frequency = HAL_RCCEx_GetPLL4CLKFreq();
3418834e:	f7ff fd0f 	bl	34187d70 <HAL_RCCEx_GetPLL4CLKFreq>
34188352:	60f8      	str	r0, [r7, #12]
            adf_frequency = adf_frequency / ic_divider;
34188354:	68fa      	ldr	r2, [r7, #12]
34188356:	68bb      	ldr	r3, [r7, #8]
34188358:	fbb2 f3f3 	udiv	r3, r2, r3
3418835c:	60fb      	str	r3, [r7, #12]
            break;
3418835e:	e000      	b.n	34188362 <RCCEx_GetADFCLKFreq+0x166>
            break;
34188360:	bf00      	nop
        }
      }
      break;
34188362:	e026      	b.n	341883b2 <RCCEx_GetADFCLKFreq+0x1b6>

    case LL_RCC_ADF1_CLKSOURCE_HSI:
      if (LL_RCC_HSI_IsReady() != 0U)
34188364:	f7fb f9ba 	bl	341836dc <LL_RCC_HSI_IsReady>
34188368:	4603      	mov	r3, r0
3418836a:	2b00      	cmp	r3, #0
3418836c:	d023      	beq.n	341883b6 <RCCEx_GetADFCLKFreq+0x1ba>
      {
        adf_frequency = HSI_VALUE >> (LL_RCC_HSI_GetDivider() >> RCC_HSICFGR_HSIDIV_Pos);
3418836e:	f7fb f9c7 	bl	34183700 <LL_RCC_HSI_GetDivider>
34188372:	4603      	mov	r3, r0
34188374:	09db      	lsrs	r3, r3, #7
34188376:	4a14      	ldr	r2, [pc, #80]	@ (341883c8 <RCCEx_GetADFCLKFreq+0x1cc>)
34188378:	fa22 f303 	lsr.w	r3, r2, r3
3418837c:	60fb      	str	r3, [r7, #12]
      }
      break;
3418837e:	e01a      	b.n	341883b6 <RCCEx_GetADFCLKFreq+0x1ba>

    case LL_RCC_ADF1_CLKSOURCE_MSI:
      if (LL_RCC_MSI_IsReady() != 0U)
34188380:	f7fb f9cc 	bl	3418371c <LL_RCC_MSI_IsReady>
34188384:	4603      	mov	r3, r0
34188386:	2b00      	cmp	r3, #0
34188388:	d017      	beq.n	341883ba <RCCEx_GetADFCLKFreq+0x1be>
      {
        adf_frequency = MSI_VALUE;
3418838a:	4b10      	ldr	r3, [pc, #64]	@ (341883cc <RCCEx_GetADFCLKFreq+0x1d0>)
3418838c:	60fb      	str	r3, [r7, #12]
      }
      break;
3418838e:	e014      	b.n	341883ba <RCCEx_GetADFCLKFreq+0x1be>

    case LL_RCC_ADF1_CLKSOURCE_I2S_CKIN:
      adf_frequency = EXTERNAL_CLOCK_VALUE;
34188390:	4b0f      	ldr	r3, [pc, #60]	@ (341883d0 <RCCEx_GetADFCLKFreq+0x1d4>)
34188392:	60fb      	str	r3, [r7, #12]
      break;
34188394:	e012      	b.n	341883bc <RCCEx_GetADFCLKFreq+0x1c0>

    case LL_RCC_ADF1_CLKSOURCE_TIMG:
      adf_frequency = LL_RCC_CALC_TIMG_FREQ(HAL_RCC_GetSysClockFreq(), LL_RCC_GetTIMPrescaler());
34188396:	f7fa fd8d 	bl	34182eb4 <HAL_RCC_GetSysClockFreq>
3418839a:	4604      	mov	r4, r0
3418839c:	f7fb fe06 	bl	34183fac <LL_RCC_GetTIMPrescaler>
341883a0:	4603      	mov	r3, r0
341883a2:	fa24 f303 	lsr.w	r3, r4, r3
341883a6:	60fb      	str	r3, [r7, #12]
      break;
341883a8:	e008      	b.n	341883bc <RCCEx_GetADFCLKFreq+0x1c0>

    default:
      /* Unexpected case */
      break;
341883aa:	bf00      	nop
341883ac:	e006      	b.n	341883bc <RCCEx_GetADFCLKFreq+0x1c0>
      break;
341883ae:	bf00      	nop
341883b0:	e004      	b.n	341883bc <RCCEx_GetADFCLKFreq+0x1c0>
      break;
341883b2:	bf00      	nop
341883b4:	e002      	b.n	341883bc <RCCEx_GetADFCLKFreq+0x1c0>
      break;
341883b6:	bf00      	nop
341883b8:	e000      	b.n	341883bc <RCCEx_GetADFCLKFreq+0x1c0>
      break;
341883ba:	bf00      	nop
  }

  return adf_frequency;
341883bc:	68fb      	ldr	r3, [r7, #12]
}
341883be:	4618      	mov	r0, r3
341883c0:	3714      	adds	r7, #20
341883c2:	46bd      	mov	sp, r7
341883c4:	bd90      	pop	{r4, r7, pc}
341883c6:	bf00      	nop
341883c8:	03d09000 	.word	0x03d09000
341883cc:	003d0900 	.word	0x003d0900
341883d0:	00bb8000 	.word	0x00bb8000

341883d4 <RCCEx_GetCLKPCLKFreq>:
  *         @arg @ref RCCEx_CLKP_Clock_Source
  * @retval CLKP clock frequency (in Hz)
  *         - @ref  RCC_PERIPH_FREQUENCY_NO indicates that oscillator is not ready
  */
static uint32_t RCCEx_GetCLKPCLKFreq(uint32_t CLKPxSource)
{
341883d4:	b580      	push	{r7, lr}
341883d6:	b084      	sub	sp, #16
341883d8:	af00      	add	r7, sp, #0
341883da:	6078      	str	r0, [r7, #4]
  uint32_t clkp_frequency = RCC_PERIPH_FREQUENCY_NO;
341883dc:	2300      	movs	r3, #0
341883de:	60fb      	str	r3, [r7, #12]
  uint32_t ic_divider;

  if (LL_RCC_CLKP_IsEnabled() == 1U)
341883e0:	f7fc fc60 	bl	34184ca4 <LL_RCC_CLKP_IsEnabled>
341883e4:	4603      	mov	r3, r0
341883e6:	2b01      	cmp	r3, #1
341883e8:	f040 81a5 	bne.w	34188736 <RCCEx_GetCLKPCLKFreq+0x362>
  {
    switch (LL_RCC_GetCLKPClockSource(CLKPxSource))
341883ec:	6878      	ldr	r0, [r7, #4]
341883ee:	f7fb fc4f 	bl	34183c90 <LL_RCC_GetCLKPClockSource>
341883f2:	4603      	mov	r3, r0
341883f4:	2b07      	cmp	r3, #7
341883f6:	f200 818d 	bhi.w	34188714 <RCCEx_GetCLKPCLKFreq+0x340>
341883fa:	a201      	add	r2, pc, #4	@ (adr r2, 34188400 <RCCEx_GetCLKPCLKFreq+0x2c>)
341883fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
34188400:	34188421 	.word	0x34188421
34188404:	3418843f 	.word	0x3418843f
34188408:	34188451 	.word	0x34188451
3418840c:	341885fb 	.word	0x341885fb
34188410:	34188463 	.word	0x34188463
34188414:	341884eb 	.word	0x341884eb
34188418:	34188573 	.word	0x34188573
3418841c:	34188683 	.word	0x34188683
    {
      case LL_RCC_CLKP_CLKSOURCE_HSI:
        if (LL_RCC_HSI_IsReady() != 0U)
34188420:	f7fb f95c 	bl	341836dc <LL_RCC_HSI_IsReady>
34188424:	4603      	mov	r3, r0
34188426:	2b00      	cmp	r3, #0
34188428:	f000 8176 	beq.w	34188718 <RCCEx_GetCLKPCLKFreq+0x344>
        {
          clkp_frequency = HSI_VALUE >> (LL_RCC_HSI_GetDivider() >> RCC_HSICFGR_HSIDIV_Pos);
3418842c:	f7fb f968 	bl	34183700 <LL_RCC_HSI_GetDivider>
34188430:	4603      	mov	r3, r0
34188432:	09db      	lsrs	r3, r3, #7
34188434:	4aa1      	ldr	r2, [pc, #644]	@ (341886bc <RCCEx_GetCLKPCLKFreq+0x2e8>)
34188436:	fa22 f303 	lsr.w	r3, r2, r3
3418843a:	60fb      	str	r3, [r7, #12]
        }
        break;
3418843c:	e16c      	b.n	34188718 <RCCEx_GetCLKPCLKFreq+0x344>

      case LL_RCC_CLKP_CLKSOURCE_MSI:
        if (LL_RCC_MSI_IsReady() != 0U)
3418843e:	f7fb f96d 	bl	3418371c <LL_RCC_MSI_IsReady>
34188442:	4603      	mov	r3, r0
34188444:	2b00      	cmp	r3, #0
34188446:	f000 8169 	beq.w	3418871c <RCCEx_GetCLKPCLKFreq+0x348>
        {
          clkp_frequency = MSI_VALUE;
3418844a:	4b9d      	ldr	r3, [pc, #628]	@ (341886c0 <RCCEx_GetCLKPCLKFreq+0x2ec>)
3418844c:	60fb      	str	r3, [r7, #12]
        }
        break;
3418844e:	e165      	b.n	3418871c <RCCEx_GetCLKPCLKFreq+0x348>

      case LL_RCC_CLKP_CLKSOURCE_HSE:
        if (LL_RCC_HSE_IsReady() != 0U)
34188450:	f7fb f932 	bl	341836b8 <LL_RCC_HSE_IsReady>
34188454:	4603      	mov	r3, r0
34188456:	2b00      	cmp	r3, #0
34188458:	f000 8162 	beq.w	34188720 <RCCEx_GetCLKPCLKFreq+0x34c>
        {
          clkp_frequency = HSE_VALUE;
3418845c:	4b99      	ldr	r3, [pc, #612]	@ (341886c4 <RCCEx_GetCLKPCLKFreq+0x2f0>)
3418845e:	60fb      	str	r3, [r7, #12]
        }
        break;
34188460:	e15e      	b.n	34188720 <RCCEx_GetCLKPCLKFreq+0x34c>

      case LL_RCC_CLKP_CLKSOURCE_IC5:
        if (LL_RCC_IC5_IsEnabled() != 0U)
34188462:	f7fc f89f 	bl	341845a4 <LL_RCC_IC5_IsEnabled>
34188466:	4603      	mov	r3, r0
34188468:	2b00      	cmp	r3, #0
3418846a:	f000 815b 	beq.w	34188724 <RCCEx_GetCLKPCLKFreq+0x350>
        {
          ic_divider = LL_RCC_IC5_GetDivider();
3418846e:	f7fc f8bb 	bl	341845e8 <LL_RCC_IC5_GetDivider>
34188472:	60b8      	str	r0, [r7, #8]
          switch (LL_RCC_IC5_GetSource())
34188474:	f7fc f8aa 	bl	341845cc <LL_RCC_IC5_GetSource>
34188478:	4603      	mov	r3, r0
3418847a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418847e:	d029      	beq.n	341884d4 <RCCEx_GetCLKPCLKFreq+0x100>
34188480:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34188484:	d82f      	bhi.n	341884e6 <RCCEx_GetCLKPCLKFreq+0x112>
34188486:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418848a:	d01a      	beq.n	341884c2 <RCCEx_GetCLKPCLKFreq+0xee>
3418848c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34188490:	d829      	bhi.n	341884e6 <RCCEx_GetCLKPCLKFreq+0x112>
34188492:	2b00      	cmp	r3, #0
34188494:	d003      	beq.n	3418849e <RCCEx_GetCLKPCLKFreq+0xca>
34188496:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3418849a:	d009      	beq.n	341884b0 <RCCEx_GetCLKPCLKFreq+0xdc>
              clkp_frequency = HAL_RCCEx_GetPLL4CLKFreq();
              clkp_frequency = clkp_frequency / ic_divider;
              break;
            default:
              /* Unexpected case */
              break;
3418849c:	e023      	b.n	341884e6 <RCCEx_GetCLKPCLKFreq+0x112>
              clkp_frequency = HAL_RCCEx_GetPLL1CLKFreq();
3418849e:	f7ff fb95 	bl	34187bcc <HAL_RCCEx_GetPLL1CLKFreq>
341884a2:	60f8      	str	r0, [r7, #12]
              clkp_frequency = clkp_frequency / ic_divider;
341884a4:	68fa      	ldr	r2, [r7, #12]
341884a6:	68bb      	ldr	r3, [r7, #8]
341884a8:	fbb2 f3f3 	udiv	r3, r2, r3
341884ac:	60fb      	str	r3, [r7, #12]
              break;
341884ae:	e01b      	b.n	341884e8 <RCCEx_GetCLKPCLKFreq+0x114>
              clkp_frequency = HAL_RCCEx_GetPLL2CLKFreq();
341884b0:	f7ff fbd2 	bl	34187c58 <HAL_RCCEx_GetPLL2CLKFreq>
341884b4:	60f8      	str	r0, [r7, #12]
              clkp_frequency = clkp_frequency / ic_divider;
341884b6:	68fa      	ldr	r2, [r7, #12]
341884b8:	68bb      	ldr	r3, [r7, #8]
341884ba:	fbb2 f3f3 	udiv	r3, r2, r3
341884be:	60fb      	str	r3, [r7, #12]
              break;
341884c0:	e012      	b.n	341884e8 <RCCEx_GetCLKPCLKFreq+0x114>
              clkp_frequency = HAL_RCCEx_GetPLL3CLKFreq();
341884c2:	f7ff fc0f 	bl	34187ce4 <HAL_RCCEx_GetPLL3CLKFreq>
341884c6:	60f8      	str	r0, [r7, #12]
              clkp_frequency = clkp_frequency / ic_divider;
341884c8:	68fa      	ldr	r2, [r7, #12]
341884ca:	68bb      	ldr	r3, [r7, #8]
341884cc:	fbb2 f3f3 	udiv	r3, r2, r3
341884d0:	60fb      	str	r3, [r7, #12]
              break;
341884d2:	e009      	b.n	341884e8 <RCCEx_GetCLKPCLKFreq+0x114>
              clkp_frequency = HAL_RCCEx_GetPLL4CLKFreq();
341884d4:	f7ff fc4c 	bl	34187d70 <HAL_RCCEx_GetPLL4CLKFreq>
341884d8:	60f8      	str	r0, [r7, #12]
              clkp_frequency = clkp_frequency / ic_divider;
341884da:	68fa      	ldr	r2, [r7, #12]
341884dc:	68bb      	ldr	r3, [r7, #8]
341884de:	fbb2 f3f3 	udiv	r3, r2, r3
341884e2:	60fb      	str	r3, [r7, #12]
              break;
341884e4:	e000      	b.n	341884e8 <RCCEx_GetCLKPCLKFreq+0x114>
              break;
341884e6:	bf00      	nop
          }
        }
        break;
341884e8:	e11c      	b.n	34188724 <RCCEx_GetCLKPCLKFreq+0x350>

      case LL_RCC_CLKP_CLKSOURCE_IC10:
        if (LL_RCC_IC10_IsEnabled() != 0U)
341884ea:	f7fc f95b 	bl	341847a4 <LL_RCC_IC10_IsEnabled>
341884ee:	4603      	mov	r3, r0
341884f0:	2b00      	cmp	r3, #0
341884f2:	f000 8119 	beq.w	34188728 <RCCEx_GetCLKPCLKFreq+0x354>
        {
          ic_divider = LL_RCC_IC10_GetDivider();
341884f6:	f7fc f977 	bl	341847e8 <LL_RCC_IC10_GetDivider>
341884fa:	60b8      	str	r0, [r7, #8]
          switch (LL_RCC_IC10_GetSource())
341884fc:	f7fc f966 	bl	341847cc <LL_RCC_IC10_GetSource>
34188500:	4603      	mov	r3, r0
34188502:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34188506:	d029      	beq.n	3418855c <RCCEx_GetCLKPCLKFreq+0x188>
34188508:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418850c:	d82f      	bhi.n	3418856e <RCCEx_GetCLKPCLKFreq+0x19a>
3418850e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34188512:	d01a      	beq.n	3418854a <RCCEx_GetCLKPCLKFreq+0x176>
34188514:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34188518:	d829      	bhi.n	3418856e <RCCEx_GetCLKPCLKFreq+0x19a>
3418851a:	2b00      	cmp	r3, #0
3418851c:	d003      	beq.n	34188526 <RCCEx_GetCLKPCLKFreq+0x152>
3418851e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
34188522:	d009      	beq.n	34188538 <RCCEx_GetCLKPCLKFreq+0x164>
              clkp_frequency = HAL_RCCEx_GetPLL4CLKFreq();
              clkp_frequency = clkp_frequency / ic_divider;
              break;
            default:
              /* Unexpected case */
              break;
34188524:	e023      	b.n	3418856e <RCCEx_GetCLKPCLKFreq+0x19a>
              clkp_frequency = HAL_RCCEx_GetPLL1CLKFreq();
34188526:	f7ff fb51 	bl	34187bcc <HAL_RCCEx_GetPLL1CLKFreq>
3418852a:	60f8      	str	r0, [r7, #12]
              clkp_frequency = clkp_frequency / ic_divider;
3418852c:	68fa      	ldr	r2, [r7, #12]
3418852e:	68bb      	ldr	r3, [r7, #8]
34188530:	fbb2 f3f3 	udiv	r3, r2, r3
34188534:	60fb      	str	r3, [r7, #12]
              break;
34188536:	e01b      	b.n	34188570 <RCCEx_GetCLKPCLKFreq+0x19c>
              clkp_frequency = HAL_RCCEx_GetPLL2CLKFreq();
34188538:	f7ff fb8e 	bl	34187c58 <HAL_RCCEx_GetPLL2CLKFreq>
3418853c:	60f8      	str	r0, [r7, #12]
              clkp_frequency = clkp_frequency / ic_divider;
3418853e:	68fa      	ldr	r2, [r7, #12]
34188540:	68bb      	ldr	r3, [r7, #8]
34188542:	fbb2 f3f3 	udiv	r3, r2, r3
34188546:	60fb      	str	r3, [r7, #12]
              break;
34188548:	e012      	b.n	34188570 <RCCEx_GetCLKPCLKFreq+0x19c>
              clkp_frequency = HAL_RCCEx_GetPLL3CLKFreq();
3418854a:	f7ff fbcb 	bl	34187ce4 <HAL_RCCEx_GetPLL3CLKFreq>
3418854e:	60f8      	str	r0, [r7, #12]
              clkp_frequency = clkp_frequency / ic_divider;
34188550:	68fa      	ldr	r2, [r7, #12]
34188552:	68bb      	ldr	r3, [r7, #8]
34188554:	fbb2 f3f3 	udiv	r3, r2, r3
34188558:	60fb      	str	r3, [r7, #12]
              break;
3418855a:	e009      	b.n	34188570 <RCCEx_GetCLKPCLKFreq+0x19c>
              clkp_frequency = HAL_RCCEx_GetPLL4CLKFreq();
3418855c:	f7ff fc08 	bl	34187d70 <HAL_RCCEx_GetPLL4CLKFreq>
34188560:	60f8      	str	r0, [r7, #12]
              clkp_frequency = clkp_frequency / ic_divider;
34188562:	68fa      	ldr	r2, [r7, #12]
34188564:	68bb      	ldr	r3, [r7, #8]
34188566:	fbb2 f3f3 	udiv	r3, r2, r3
3418856a:	60fb      	str	r3, [r7, #12]
              break;
3418856c:	e000      	b.n	34188570 <RCCEx_GetCLKPCLKFreq+0x19c>
              break;
3418856e:	bf00      	nop
          }
        }
        break;
34188570:	e0da      	b.n	34188728 <RCCEx_GetCLKPCLKFreq+0x354>

      case LL_RCC_CLKP_CLKSOURCE_IC15:
        if (LL_RCC_IC15_IsEnabled() != 0U)
34188572:	f7fc fa17 	bl	341849a4 <LL_RCC_IC15_IsEnabled>
34188576:	4603      	mov	r3, r0
34188578:	2b00      	cmp	r3, #0
3418857a:	f000 80d7 	beq.w	3418872c <RCCEx_GetCLKPCLKFreq+0x358>
        {
          ic_divider = LL_RCC_IC15_GetDivider();
3418857e:	f7fc fa33 	bl	341849e8 <LL_RCC_IC15_GetDivider>
34188582:	60b8      	str	r0, [r7, #8]
          switch (LL_RCC_IC15_GetSource())
34188584:	f7fc fa22 	bl	341849cc <LL_RCC_IC15_GetSource>
34188588:	4603      	mov	r3, r0
3418858a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418858e:	d029      	beq.n	341885e4 <RCCEx_GetCLKPCLKFreq+0x210>
34188590:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34188594:	d82f      	bhi.n	341885f6 <RCCEx_GetCLKPCLKFreq+0x222>
34188596:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418859a:	d01a      	beq.n	341885d2 <RCCEx_GetCLKPCLKFreq+0x1fe>
3418859c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
341885a0:	d829      	bhi.n	341885f6 <RCCEx_GetCLKPCLKFreq+0x222>
341885a2:	2b00      	cmp	r3, #0
341885a4:	d003      	beq.n	341885ae <RCCEx_GetCLKPCLKFreq+0x1da>
341885a6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
341885aa:	d009      	beq.n	341885c0 <RCCEx_GetCLKPCLKFreq+0x1ec>
              clkp_frequency = HAL_RCCEx_GetPLL4CLKFreq();
              clkp_frequency = clkp_frequency / ic_divider;
              break;
            default:
              /* Unexpected case */
              break;
341885ac:	e023      	b.n	341885f6 <RCCEx_GetCLKPCLKFreq+0x222>
              clkp_frequency = HAL_RCCEx_GetPLL1CLKFreq();
341885ae:	f7ff fb0d 	bl	34187bcc <HAL_RCCEx_GetPLL1CLKFreq>
341885b2:	60f8      	str	r0, [r7, #12]
              clkp_frequency = clkp_frequency / ic_divider;
341885b4:	68fa      	ldr	r2, [r7, #12]
341885b6:	68bb      	ldr	r3, [r7, #8]
341885b8:	fbb2 f3f3 	udiv	r3, r2, r3
341885bc:	60fb      	str	r3, [r7, #12]
              break;
341885be:	e01b      	b.n	341885f8 <RCCEx_GetCLKPCLKFreq+0x224>
              clkp_frequency = HAL_RCCEx_GetPLL2CLKFreq();
341885c0:	f7ff fb4a 	bl	34187c58 <HAL_RCCEx_GetPLL2CLKFreq>
341885c4:	60f8      	str	r0, [r7, #12]
              clkp_frequency = clkp_frequency / ic_divider;
341885c6:	68fa      	ldr	r2, [r7, #12]
341885c8:	68bb      	ldr	r3, [r7, #8]
341885ca:	fbb2 f3f3 	udiv	r3, r2, r3
341885ce:	60fb      	str	r3, [r7, #12]
              break;
341885d0:	e012      	b.n	341885f8 <RCCEx_GetCLKPCLKFreq+0x224>
              clkp_frequency = HAL_RCCEx_GetPLL3CLKFreq();
341885d2:	f7ff fb87 	bl	34187ce4 <HAL_RCCEx_GetPLL3CLKFreq>
341885d6:	60f8      	str	r0, [r7, #12]
              clkp_frequency = clkp_frequency / ic_divider;
341885d8:	68fa      	ldr	r2, [r7, #12]
341885da:	68bb      	ldr	r3, [r7, #8]
341885dc:	fbb2 f3f3 	udiv	r3, r2, r3
341885e0:	60fb      	str	r3, [r7, #12]
              break;
341885e2:	e009      	b.n	341885f8 <RCCEx_GetCLKPCLKFreq+0x224>
              clkp_frequency = HAL_RCCEx_GetPLL4CLKFreq();
341885e4:	f7ff fbc4 	bl	34187d70 <HAL_RCCEx_GetPLL4CLKFreq>
341885e8:	60f8      	str	r0, [r7, #12]
              clkp_frequency = clkp_frequency / ic_divider;
341885ea:	68fa      	ldr	r2, [r7, #12]
341885ec:	68bb      	ldr	r3, [r7, #8]
341885ee:	fbb2 f3f3 	udiv	r3, r2, r3
341885f2:	60fb      	str	r3, [r7, #12]
              break;
341885f4:	e000      	b.n	341885f8 <RCCEx_GetCLKPCLKFreq+0x224>
              break;
341885f6:	bf00      	nop
          }
        }
        break;
341885f8:	e098      	b.n	3418872c <RCCEx_GetCLKPCLKFreq+0x358>

      case LL_RCC_CLKP_CLKSOURCE_IC19:
        if (LL_RCC_IC19_IsEnabled() != 0U)
341885fa:	f7fc fad3 	bl	34184ba4 <LL_RCC_IC19_IsEnabled>
341885fe:	4603      	mov	r3, r0
34188600:	2b00      	cmp	r3, #0
34188602:	f000 8095 	beq.w	34188730 <RCCEx_GetCLKPCLKFreq+0x35c>
        {
          ic_divider = LL_RCC_IC19_GetDivider();
34188606:	f7fc faef 	bl	34184be8 <LL_RCC_IC19_GetDivider>
3418860a:	60b8      	str	r0, [r7, #8]
          switch (LL_RCC_IC19_GetSource())
3418860c:	f7fc fade 	bl	34184bcc <LL_RCC_IC19_GetSource>
34188610:	4603      	mov	r3, r0
34188612:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34188616:	d029      	beq.n	3418866c <RCCEx_GetCLKPCLKFreq+0x298>
34188618:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418861c:	d82f      	bhi.n	3418867e <RCCEx_GetCLKPCLKFreq+0x2aa>
3418861e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34188622:	d01a      	beq.n	3418865a <RCCEx_GetCLKPCLKFreq+0x286>
34188624:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34188628:	d829      	bhi.n	3418867e <RCCEx_GetCLKPCLKFreq+0x2aa>
3418862a:	2b00      	cmp	r3, #0
3418862c:	d003      	beq.n	34188636 <RCCEx_GetCLKPCLKFreq+0x262>
3418862e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
34188632:	d009      	beq.n	34188648 <RCCEx_GetCLKPCLKFreq+0x274>
              clkp_frequency = HAL_RCCEx_GetPLL4CLKFreq();
              clkp_frequency = clkp_frequency / ic_divider;
              break;
            default:
              /* Unexpected case */
              break;
34188634:	e023      	b.n	3418867e <RCCEx_GetCLKPCLKFreq+0x2aa>
              clkp_frequency = HAL_RCCEx_GetPLL1CLKFreq();
34188636:	f7ff fac9 	bl	34187bcc <HAL_RCCEx_GetPLL1CLKFreq>
3418863a:	60f8      	str	r0, [r7, #12]
              clkp_frequency = clkp_frequency / ic_divider;
3418863c:	68fa      	ldr	r2, [r7, #12]
3418863e:	68bb      	ldr	r3, [r7, #8]
34188640:	fbb2 f3f3 	udiv	r3, r2, r3
34188644:	60fb      	str	r3, [r7, #12]
              break;
34188646:	e01b      	b.n	34188680 <RCCEx_GetCLKPCLKFreq+0x2ac>
              clkp_frequency = HAL_RCCEx_GetPLL2CLKFreq();
34188648:	f7ff fb06 	bl	34187c58 <HAL_RCCEx_GetPLL2CLKFreq>
3418864c:	60f8      	str	r0, [r7, #12]
              clkp_frequency = clkp_frequency / ic_divider;
3418864e:	68fa      	ldr	r2, [r7, #12]
34188650:	68bb      	ldr	r3, [r7, #8]
34188652:	fbb2 f3f3 	udiv	r3, r2, r3
34188656:	60fb      	str	r3, [r7, #12]
              break;
34188658:	e012      	b.n	34188680 <RCCEx_GetCLKPCLKFreq+0x2ac>
              clkp_frequency = HAL_RCCEx_GetPLL3CLKFreq();
3418865a:	f7ff fb43 	bl	34187ce4 <HAL_RCCEx_GetPLL3CLKFreq>
3418865e:	60f8      	str	r0, [r7, #12]
              clkp_frequency = clkp_frequency / ic_divider;
34188660:	68fa      	ldr	r2, [r7, #12]
34188662:	68bb      	ldr	r3, [r7, #8]
34188664:	fbb2 f3f3 	udiv	r3, r2, r3
34188668:	60fb      	str	r3, [r7, #12]
              break;
3418866a:	e009      	b.n	34188680 <RCCEx_GetCLKPCLKFreq+0x2ac>
              clkp_frequency = HAL_RCCEx_GetPLL4CLKFreq();
3418866c:	f7ff fb80 	bl	34187d70 <HAL_RCCEx_GetPLL4CLKFreq>
34188670:	60f8      	str	r0, [r7, #12]
              clkp_frequency = clkp_frequency / ic_divider;
34188672:	68fa      	ldr	r2, [r7, #12]
34188674:	68bb      	ldr	r3, [r7, #8]
34188676:	fbb2 f3f3 	udiv	r3, r2, r3
3418867a:	60fb      	str	r3, [r7, #12]
              break;
3418867c:	e000      	b.n	34188680 <RCCEx_GetCLKPCLKFreq+0x2ac>
              break;
3418867e:	bf00      	nop
          }
        }
        break;
34188680:	e056      	b.n	34188730 <RCCEx_GetCLKPCLKFreq+0x35c>

      case LL_RCC_CLKP_CLKSOURCE_IC20:
        if (LL_RCC_IC20_IsEnabled() != 0U)
34188682:	f7fc facf 	bl	34184c24 <LL_RCC_IC20_IsEnabled>
34188686:	4603      	mov	r3, r0
34188688:	2b00      	cmp	r3, #0
3418868a:	d053      	beq.n	34188734 <RCCEx_GetCLKPCLKFreq+0x360>
        {
          ic_divider = LL_RCC_IC20_GetDivider();
3418868c:	f7fc faec 	bl	34184c68 <LL_RCC_IC20_GetDivider>
34188690:	60b8      	str	r0, [r7, #8]
          switch (LL_RCC_IC20_GetSource())
34188692:	f7fc fadb 	bl	34184c4c <LL_RCC_IC20_GetSource>
34188696:	4603      	mov	r3, r0
34188698:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418869c:	d02f      	beq.n	341886fe <RCCEx_GetCLKPCLKFreq+0x32a>
3418869e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
341886a2:	d835      	bhi.n	34188710 <RCCEx_GetCLKPCLKFreq+0x33c>
341886a4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
341886a8:	d020      	beq.n	341886ec <RCCEx_GetCLKPCLKFreq+0x318>
341886aa:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
341886ae:	d82f      	bhi.n	34188710 <RCCEx_GetCLKPCLKFreq+0x33c>
341886b0:	2b00      	cmp	r3, #0
341886b2:	d009      	beq.n	341886c8 <RCCEx_GetCLKPCLKFreq+0x2f4>
341886b4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
341886b8:	d00f      	beq.n	341886da <RCCEx_GetCLKPCLKFreq+0x306>
              clkp_frequency = HAL_RCCEx_GetPLL4CLKFreq();
              clkp_frequency = clkp_frequency / ic_divider;
              break;
            default:
              /* Unexpected case */
              break;
341886ba:	e029      	b.n	34188710 <RCCEx_GetCLKPCLKFreq+0x33c>
341886bc:	03d09000 	.word	0x03d09000
341886c0:	003d0900 	.word	0x003d0900
341886c4:	02dc6c00 	.word	0x02dc6c00
              clkp_frequency = HAL_RCCEx_GetPLL1CLKFreq();
341886c8:	f7ff fa80 	bl	34187bcc <HAL_RCCEx_GetPLL1CLKFreq>
341886cc:	60f8      	str	r0, [r7, #12]
              clkp_frequency = clkp_frequency / ic_divider;
341886ce:	68fa      	ldr	r2, [r7, #12]
341886d0:	68bb      	ldr	r3, [r7, #8]
341886d2:	fbb2 f3f3 	udiv	r3, r2, r3
341886d6:	60fb      	str	r3, [r7, #12]
              break;
341886d8:	e01b      	b.n	34188712 <RCCEx_GetCLKPCLKFreq+0x33e>
              clkp_frequency = HAL_RCCEx_GetPLL2CLKFreq();
341886da:	f7ff fabd 	bl	34187c58 <HAL_RCCEx_GetPLL2CLKFreq>
341886de:	60f8      	str	r0, [r7, #12]
              clkp_frequency = clkp_frequency / ic_divider;
341886e0:	68fa      	ldr	r2, [r7, #12]
341886e2:	68bb      	ldr	r3, [r7, #8]
341886e4:	fbb2 f3f3 	udiv	r3, r2, r3
341886e8:	60fb      	str	r3, [r7, #12]
              break;
341886ea:	e012      	b.n	34188712 <RCCEx_GetCLKPCLKFreq+0x33e>
              clkp_frequency = HAL_RCCEx_GetPLL3CLKFreq();
341886ec:	f7ff fafa 	bl	34187ce4 <HAL_RCCEx_GetPLL3CLKFreq>
341886f0:	60f8      	str	r0, [r7, #12]
              clkp_frequency = clkp_frequency / ic_divider;
341886f2:	68fa      	ldr	r2, [r7, #12]
341886f4:	68bb      	ldr	r3, [r7, #8]
341886f6:	fbb2 f3f3 	udiv	r3, r2, r3
341886fa:	60fb      	str	r3, [r7, #12]
              break;
341886fc:	e009      	b.n	34188712 <RCCEx_GetCLKPCLKFreq+0x33e>
              clkp_frequency = HAL_RCCEx_GetPLL4CLKFreq();
341886fe:	f7ff fb37 	bl	34187d70 <HAL_RCCEx_GetPLL4CLKFreq>
34188702:	60f8      	str	r0, [r7, #12]
              clkp_frequency = clkp_frequency / ic_divider;
34188704:	68fa      	ldr	r2, [r7, #12]
34188706:	68bb      	ldr	r3, [r7, #8]
34188708:	fbb2 f3f3 	udiv	r3, r2, r3
3418870c:	60fb      	str	r3, [r7, #12]
              break;
3418870e:	e000      	b.n	34188712 <RCCEx_GetCLKPCLKFreq+0x33e>
              break;
34188710:	bf00      	nop
          }
        }
        break;
34188712:	e00f      	b.n	34188734 <RCCEx_GetCLKPCLKFreq+0x360>

      default:
        /* Unexpected case */
        break;
34188714:	bf00      	nop
34188716:	e00e      	b.n	34188736 <RCCEx_GetCLKPCLKFreq+0x362>
        break;
34188718:	bf00      	nop
3418871a:	e00c      	b.n	34188736 <RCCEx_GetCLKPCLKFreq+0x362>
        break;
3418871c:	bf00      	nop
3418871e:	e00a      	b.n	34188736 <RCCEx_GetCLKPCLKFreq+0x362>
        break;
34188720:	bf00      	nop
34188722:	e008      	b.n	34188736 <RCCEx_GetCLKPCLKFreq+0x362>
        break;
34188724:	bf00      	nop
34188726:	e006      	b.n	34188736 <RCCEx_GetCLKPCLKFreq+0x362>
        break;
34188728:	bf00      	nop
3418872a:	e004      	b.n	34188736 <RCCEx_GetCLKPCLKFreq+0x362>
        break;
3418872c:	bf00      	nop
3418872e:	e002      	b.n	34188736 <RCCEx_GetCLKPCLKFreq+0x362>
        break;
34188730:	bf00      	nop
34188732:	e000      	b.n	34188736 <RCCEx_GetCLKPCLKFreq+0x362>
        break;
34188734:	bf00      	nop
    }
  }

  return clkp_frequency;
34188736:	68fb      	ldr	r3, [r7, #12]
}
34188738:	4618      	mov	r0, r3
3418873a:	3710      	adds	r7, #16
3418873c:	46bd      	mov	sp, r7
3418873e:	bd80      	pop	{r7, pc}

34188740 <RCCEx_GetCSICLKFreq>:
  * @brief  Return CSI clock frequency
  * @retval CLKP clock frequency (in Hz)
  *         - @ref  RCC_PERIPH_FREQUENCY_NO indicates that oscillator is not ready
  */
static uint32_t RCCEx_GetCSICLKFreq(void)
{
34188740:	b580      	push	{r7, lr}
34188742:	b082      	sub	sp, #8
34188744:	af00      	add	r7, sp, #0
  uint32_t clkp_frequency = RCC_PERIPH_FREQUENCY_NO;
34188746:	2300      	movs	r3, #0
34188748:	607b      	str	r3, [r7, #4]

  if (LL_RCC_IC18_IsEnabled() != 0U)
3418874a:	f7fc f9eb 	bl	34184b24 <LL_RCC_IC18_IsEnabled>
3418874e:	4603      	mov	r3, r0
34188750:	2b00      	cmp	r3, #0
34188752:	d03c      	beq.n	341887ce <RCCEx_GetCSICLKFreq+0x8e>
  {
    uint32_t ic_divider = LL_RCC_IC18_GetDivider();
34188754:	f7fc fa08 	bl	34184b68 <LL_RCC_IC18_GetDivider>
34188758:	6038      	str	r0, [r7, #0]
    switch (LL_RCC_IC18_GetSource())
3418875a:	f7fc f9f7 	bl	34184b4c <LL_RCC_IC18_GetSource>
3418875e:	4603      	mov	r3, r0
34188760:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34188764:	d029      	beq.n	341887ba <RCCEx_GetCSICLKFreq+0x7a>
34188766:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418876a:	d82f      	bhi.n	341887cc <RCCEx_GetCSICLKFreq+0x8c>
3418876c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34188770:	d01a      	beq.n	341887a8 <RCCEx_GetCSICLKFreq+0x68>
34188772:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34188776:	d829      	bhi.n	341887cc <RCCEx_GetCSICLKFreq+0x8c>
34188778:	2b00      	cmp	r3, #0
3418877a:	d003      	beq.n	34188784 <RCCEx_GetCSICLKFreq+0x44>
3418877c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
34188780:	d009      	beq.n	34188796 <RCCEx_GetCSICLKFreq+0x56>
        clkp_frequency = HAL_RCCEx_GetPLL4CLKFreq();
        clkp_frequency = clkp_frequency / ic_divider;
        break;
      default:
        /* Unexpected case */
        break;
34188782:	e023      	b.n	341887cc <RCCEx_GetCSICLKFreq+0x8c>
        clkp_frequency = HAL_RCCEx_GetPLL1CLKFreq();
34188784:	f7ff fa22 	bl	34187bcc <HAL_RCCEx_GetPLL1CLKFreq>
34188788:	6078      	str	r0, [r7, #4]
        clkp_frequency = clkp_frequency / ic_divider;
3418878a:	687a      	ldr	r2, [r7, #4]
3418878c:	683b      	ldr	r3, [r7, #0]
3418878e:	fbb2 f3f3 	udiv	r3, r2, r3
34188792:	607b      	str	r3, [r7, #4]
        break;
34188794:	e01b      	b.n	341887ce <RCCEx_GetCSICLKFreq+0x8e>
        clkp_frequency = HAL_RCCEx_GetPLL2CLKFreq();
34188796:	f7ff fa5f 	bl	34187c58 <HAL_RCCEx_GetPLL2CLKFreq>
3418879a:	6078      	str	r0, [r7, #4]
        clkp_frequency = clkp_frequency / ic_divider;
3418879c:	687a      	ldr	r2, [r7, #4]
3418879e:	683b      	ldr	r3, [r7, #0]
341887a0:	fbb2 f3f3 	udiv	r3, r2, r3
341887a4:	607b      	str	r3, [r7, #4]
        break;
341887a6:	e012      	b.n	341887ce <RCCEx_GetCSICLKFreq+0x8e>
        clkp_frequency = HAL_RCCEx_GetPLL3CLKFreq();
341887a8:	f7ff fa9c 	bl	34187ce4 <HAL_RCCEx_GetPLL3CLKFreq>
341887ac:	6078      	str	r0, [r7, #4]
        clkp_frequency = clkp_frequency / ic_divider;
341887ae:	687a      	ldr	r2, [r7, #4]
341887b0:	683b      	ldr	r3, [r7, #0]
341887b2:	fbb2 f3f3 	udiv	r3, r2, r3
341887b6:	607b      	str	r3, [r7, #4]
        break;
341887b8:	e009      	b.n	341887ce <RCCEx_GetCSICLKFreq+0x8e>
        clkp_frequency = HAL_RCCEx_GetPLL4CLKFreq();
341887ba:	f7ff fad9 	bl	34187d70 <HAL_RCCEx_GetPLL4CLKFreq>
341887be:	6078      	str	r0, [r7, #4]
        clkp_frequency = clkp_frequency / ic_divider;
341887c0:	687a      	ldr	r2, [r7, #4]
341887c2:	683b      	ldr	r3, [r7, #0]
341887c4:	fbb2 f3f3 	udiv	r3, r2, r3
341887c8:	607b      	str	r3, [r7, #4]
        break;
341887ca:	e000      	b.n	341887ce <RCCEx_GetCSICLKFreq+0x8e>
        break;
341887cc:	bf00      	nop
    }
  }

  return clkp_frequency;
341887ce:	687b      	ldr	r3, [r7, #4]
}
341887d0:	4618      	mov	r0, r3
341887d2:	3708      	adds	r7, #8
341887d4:	46bd      	mov	sp, r7
341887d6:	bd80      	pop	{r7, pc}

341887d8 <RCCEx_GetDCMIPPCLKFreq>:
  *         @arg @ref RCCEx_DCMIPP_Clock_Source
  * @retval DCMIPP clock frequency (in Hz)
  *         - @ref  RCC_PERIPH_FREQUENCY_NO indicates that oscillator is not ready
  */
static uint32_t RCCEx_GetDCMIPPCLKFreq(uint32_t DCMIPPxSource)
{
341887d8:	b580      	push	{r7, lr}
341887da:	b084      	sub	sp, #16
341887dc:	af00      	add	r7, sp, #0
341887de:	6078      	str	r0, [r7, #4]
  uint32_t dcmipp_frequency = RCC_PERIPH_FREQUENCY_NO;
341887e0:	2300      	movs	r3, #0
341887e2:	60fb      	str	r3, [r7, #12]
  uint32_t ic_divider;

  switch (LL_RCC_GetDCMIPPClockSource(DCMIPPxSource))
341887e4:	6878      	ldr	r0, [r7, #4]
341887e6:	f7fb fa65 	bl	34183cb4 <LL_RCC_GetDCMIPPClockSource>
341887ea:	4603      	mov	r3, r0
341887ec:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
341887f0:	d062      	beq.n	341888b8 <RCCEx_GetDCMIPPCLKFreq+0xe0>
341887f2:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
341887f6:	d86d      	bhi.n	341888d4 <RCCEx_GetDCMIPPCLKFreq+0xfc>
341887f8:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
341887fc:	d019      	beq.n	34188832 <RCCEx_GetDCMIPPCLKFreq+0x5a>
341887fe:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
34188802:	d867      	bhi.n	341888d4 <RCCEx_GetDCMIPPCLKFreq+0xfc>
34188804:	2b00      	cmp	r3, #0
34188806:	d003      	beq.n	34188810 <RCCEx_GetDCMIPPCLKFreq+0x38>
34188808:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
3418880c:	d00c      	beq.n	34188828 <RCCEx_GetDCMIPPCLKFreq+0x50>
      }
      break;

    default:
      /* Unexpected case */
      break;
3418880e:	e061      	b.n	341888d4 <RCCEx_GetDCMIPPCLKFreq+0xfc>
      dcmipp_frequency = RCCEx_GetPCLK5Freq(RCCEx_GetHCLKFreq(HAL_RCC_GetSysClockFreq()));
34188810:	f7fa fb50 	bl	34182eb4 <HAL_RCC_GetSysClockFreq>
34188814:	4603      	mov	r3, r0
34188816:	4618      	mov	r0, r3
34188818:	f7ff faf0 	bl	34187dfc <RCCEx_GetHCLKFreq>
3418881c:	4603      	mov	r3, r0
3418881e:	4618      	mov	r0, r3
34188820:	f7ff fb2f 	bl	34187e82 <RCCEx_GetPCLK5Freq>
34188824:	60f8      	str	r0, [r7, #12]
      break;
34188826:	e05a      	b.n	341888de <RCCEx_GetDCMIPPCLKFreq+0x106>
      dcmipp_frequency = RCCEx_GetCLKPCLKFreq(LL_RCC_CLKP_CLKSOURCE);
34188828:	2007      	movs	r0, #7
3418882a:	f7ff fdd3 	bl	341883d4 <RCCEx_GetCLKPCLKFreq>
3418882e:	60f8      	str	r0, [r7, #12]
      break;
34188830:	e055      	b.n	341888de <RCCEx_GetDCMIPPCLKFreq+0x106>
      if (LL_RCC_IC17_IsEnabled() != 0U)
34188832:	f7fc f937 	bl	34184aa4 <LL_RCC_IC17_IsEnabled>
34188836:	4603      	mov	r3, r0
34188838:	2b00      	cmp	r3, #0
3418883a:	d04d      	beq.n	341888d8 <RCCEx_GetDCMIPPCLKFreq+0x100>
        ic_divider = LL_RCC_IC17_GetDivider();
3418883c:	f7fc f954 	bl	34184ae8 <LL_RCC_IC17_GetDivider>
34188840:	60b8      	str	r0, [r7, #8]
        switch (LL_RCC_IC17_GetSource())
34188842:	f7fc f943 	bl	34184acc <LL_RCC_IC17_GetSource>
34188846:	4603      	mov	r3, r0
34188848:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418884c:	d029      	beq.n	341888a2 <RCCEx_GetDCMIPPCLKFreq+0xca>
3418884e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34188852:	d82f      	bhi.n	341888b4 <RCCEx_GetDCMIPPCLKFreq+0xdc>
34188854:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34188858:	d01a      	beq.n	34188890 <RCCEx_GetDCMIPPCLKFreq+0xb8>
3418885a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418885e:	d829      	bhi.n	341888b4 <RCCEx_GetDCMIPPCLKFreq+0xdc>
34188860:	2b00      	cmp	r3, #0
34188862:	d003      	beq.n	3418886c <RCCEx_GetDCMIPPCLKFreq+0x94>
34188864:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
34188868:	d009      	beq.n	3418887e <RCCEx_GetDCMIPPCLKFreq+0xa6>
            break;
3418886a:	e023      	b.n	341888b4 <RCCEx_GetDCMIPPCLKFreq+0xdc>
            dcmipp_frequency = HAL_RCCEx_GetPLL1CLKFreq();
3418886c:	f7ff f9ae 	bl	34187bcc <HAL_RCCEx_GetPLL1CLKFreq>
34188870:	60f8      	str	r0, [r7, #12]
            dcmipp_frequency = dcmipp_frequency / ic_divider;
34188872:	68fa      	ldr	r2, [r7, #12]
34188874:	68bb      	ldr	r3, [r7, #8]
34188876:	fbb2 f3f3 	udiv	r3, r2, r3
3418887a:	60fb      	str	r3, [r7, #12]
            break;
3418887c:	e01b      	b.n	341888b6 <RCCEx_GetDCMIPPCLKFreq+0xde>
            dcmipp_frequency = HAL_RCCEx_GetPLL2CLKFreq();
3418887e:	f7ff f9eb 	bl	34187c58 <HAL_RCCEx_GetPLL2CLKFreq>
34188882:	60f8      	str	r0, [r7, #12]
            dcmipp_frequency = dcmipp_frequency / ic_divider;
34188884:	68fa      	ldr	r2, [r7, #12]
34188886:	68bb      	ldr	r3, [r7, #8]
34188888:	fbb2 f3f3 	udiv	r3, r2, r3
3418888c:	60fb      	str	r3, [r7, #12]
            break;
3418888e:	e012      	b.n	341888b6 <RCCEx_GetDCMIPPCLKFreq+0xde>
            dcmipp_frequency = HAL_RCCEx_GetPLL3CLKFreq();
34188890:	f7ff fa28 	bl	34187ce4 <HAL_RCCEx_GetPLL3CLKFreq>
34188894:	60f8      	str	r0, [r7, #12]
            dcmipp_frequency = dcmipp_frequency / ic_divider;
34188896:	68fa      	ldr	r2, [r7, #12]
34188898:	68bb      	ldr	r3, [r7, #8]
3418889a:	fbb2 f3f3 	udiv	r3, r2, r3
3418889e:	60fb      	str	r3, [r7, #12]
            break;
341888a0:	e009      	b.n	341888b6 <RCCEx_GetDCMIPPCLKFreq+0xde>
            dcmipp_frequency = HAL_RCCEx_GetPLL4CLKFreq();
341888a2:	f7ff fa65 	bl	34187d70 <HAL_RCCEx_GetPLL4CLKFreq>
341888a6:	60f8      	str	r0, [r7, #12]
            dcmipp_frequency = dcmipp_frequency / ic_divider;
341888a8:	68fa      	ldr	r2, [r7, #12]
341888aa:	68bb      	ldr	r3, [r7, #8]
341888ac:	fbb2 f3f3 	udiv	r3, r2, r3
341888b0:	60fb      	str	r3, [r7, #12]
            break;
341888b2:	e000      	b.n	341888b6 <RCCEx_GetDCMIPPCLKFreq+0xde>
            break;
341888b4:	bf00      	nop
      break;
341888b6:	e00f      	b.n	341888d8 <RCCEx_GetDCMIPPCLKFreq+0x100>
      if (LL_RCC_HSI_IsReady() != 0U)
341888b8:	f7fa ff10 	bl	341836dc <LL_RCC_HSI_IsReady>
341888bc:	4603      	mov	r3, r0
341888be:	2b00      	cmp	r3, #0
341888c0:	d00c      	beq.n	341888dc <RCCEx_GetDCMIPPCLKFreq+0x104>
        dcmipp_frequency = HSI_VALUE >> (LL_RCC_HSI_GetDivider() >> RCC_HSICFGR_HSIDIV_Pos);
341888c2:	f7fa ff1d 	bl	34183700 <LL_RCC_HSI_GetDivider>
341888c6:	4603      	mov	r3, r0
341888c8:	09db      	lsrs	r3, r3, #7
341888ca:	4a07      	ldr	r2, [pc, #28]	@ (341888e8 <RCCEx_GetDCMIPPCLKFreq+0x110>)
341888cc:	fa22 f303 	lsr.w	r3, r2, r3
341888d0:	60fb      	str	r3, [r7, #12]
      break;
341888d2:	e003      	b.n	341888dc <RCCEx_GetDCMIPPCLKFreq+0x104>
      break;
341888d4:	bf00      	nop
341888d6:	e002      	b.n	341888de <RCCEx_GetDCMIPPCLKFreq+0x106>
      break;
341888d8:	bf00      	nop
341888da:	e000      	b.n	341888de <RCCEx_GetDCMIPPCLKFreq+0x106>
      break;
341888dc:	bf00      	nop
  }

  return dcmipp_frequency;
341888de:	68fb      	ldr	r3, [r7, #12]
}
341888e0:	4618      	mov	r0, r3
341888e2:	3710      	adds	r7, #16
341888e4:	46bd      	mov	sp, r7
341888e6:	bd80      	pop	{r7, pc}
341888e8:	03d09000 	.word	0x03d09000

341888ec <RCCEx_GetETH1CLKFreq>:
  *         @arg @ref RCCEx_ETH1_Clock_Source
  * @retval ETH1 clock frequency (in Hz)
  *         - @ref  RCC_PERIPH_FREQUENCY_NO indicates that oscillator is not ready
  */
static uint32_t RCCEx_GetETH1CLKFreq(uint32_t ETH1xSource)
{
341888ec:	b580      	push	{r7, lr}
341888ee:	b084      	sub	sp, #16
341888f0:	af00      	add	r7, sp, #0
341888f2:	6078      	str	r0, [r7, #4]
  uint32_t eth1_frequency = RCC_PERIPH_FREQUENCY_NO;
341888f4:	2300      	movs	r3, #0
341888f6:	60fb      	str	r3, [r7, #12]
  uint32_t ic_divider;

  switch (LL_RCC_GetETHClockSource(ETH1xSource))
341888f8:	6878      	ldr	r0, [r7, #4]
341888fa:	f7fb f9ed 	bl	34183cd8 <LL_RCC_GetETHClockSource>
341888fe:	4603      	mov	r3, r0
34188900:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
34188904:	d05e      	beq.n	341889c4 <RCCEx_GetETH1CLKFreq+0xd8>
34188906:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
3418890a:	d863      	bhi.n	341889d4 <RCCEx_GetETH1CLKFreq+0xe8>
3418890c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
34188910:	d015      	beq.n	3418893e <RCCEx_GetETH1CLKFreq+0x52>
34188912:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
34188916:	d85d      	bhi.n	341889d4 <RCCEx_GetETH1CLKFreq+0xe8>
34188918:	2b00      	cmp	r3, #0
3418891a:	d003      	beq.n	34188924 <RCCEx_GetETH1CLKFreq+0x38>
3418891c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
34188920:	d008      	beq.n	34188934 <RCCEx_GetETH1CLKFreq+0x48>
      }
      break;

    default:
      /* Unexpected case */
      break;
34188922:	e057      	b.n	341889d4 <RCCEx_GetETH1CLKFreq+0xe8>
      eth1_frequency = RCCEx_GetHCLKFreq(HAL_RCC_GetSysClockFreq());
34188924:	f7fa fac6 	bl	34182eb4 <HAL_RCC_GetSysClockFreq>
34188928:	4603      	mov	r3, r0
3418892a:	4618      	mov	r0, r3
3418892c:	f7ff fa66 	bl	34187dfc <RCCEx_GetHCLKFreq>
34188930:	60f8      	str	r0, [r7, #12]
      break;
34188932:	e054      	b.n	341889de <RCCEx_GetETH1CLKFreq+0xf2>
      eth1_frequency = RCCEx_GetCLKPCLKFreq(LL_RCC_CLKP_CLKSOURCE);
34188934:	2007      	movs	r0, #7
34188936:	f7ff fd4d 	bl	341883d4 <RCCEx_GetCLKPCLKFreq>
3418893a:	60f8      	str	r0, [r7, #12]
      break;
3418893c:	e04f      	b.n	341889de <RCCEx_GetETH1CLKFreq+0xf2>
      if (LL_RCC_IC12_IsEnabled() != 0U)
3418893e:	f7fb ff71 	bl	34184824 <LL_RCC_IC12_IsEnabled>
34188942:	4603      	mov	r3, r0
34188944:	2b00      	cmp	r3, #0
34188946:	d047      	beq.n	341889d8 <RCCEx_GetETH1CLKFreq+0xec>
        ic_divider = LL_RCC_IC12_GetDivider();
34188948:	f7fb ff8e 	bl	34184868 <LL_RCC_IC12_GetDivider>
3418894c:	60b8      	str	r0, [r7, #8]
        switch (LL_RCC_IC12_GetSource())
3418894e:	f7fb ff7d 	bl	3418484c <LL_RCC_IC12_GetSource>
34188952:	4603      	mov	r3, r0
34188954:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34188958:	d029      	beq.n	341889ae <RCCEx_GetETH1CLKFreq+0xc2>
3418895a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418895e:	d82f      	bhi.n	341889c0 <RCCEx_GetETH1CLKFreq+0xd4>
34188960:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34188964:	d01a      	beq.n	3418899c <RCCEx_GetETH1CLKFreq+0xb0>
34188966:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418896a:	d829      	bhi.n	341889c0 <RCCEx_GetETH1CLKFreq+0xd4>
3418896c:	2b00      	cmp	r3, #0
3418896e:	d003      	beq.n	34188978 <RCCEx_GetETH1CLKFreq+0x8c>
34188970:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
34188974:	d009      	beq.n	3418898a <RCCEx_GetETH1CLKFreq+0x9e>
            break;
34188976:	e023      	b.n	341889c0 <RCCEx_GetETH1CLKFreq+0xd4>
            eth1_frequency = HAL_RCCEx_GetPLL1CLKFreq();
34188978:	f7ff f928 	bl	34187bcc <HAL_RCCEx_GetPLL1CLKFreq>
3418897c:	60f8      	str	r0, [r7, #12]
            eth1_frequency = eth1_frequency / ic_divider;
3418897e:	68fa      	ldr	r2, [r7, #12]
34188980:	68bb      	ldr	r3, [r7, #8]
34188982:	fbb2 f3f3 	udiv	r3, r2, r3
34188986:	60fb      	str	r3, [r7, #12]
            break;
34188988:	e01b      	b.n	341889c2 <RCCEx_GetETH1CLKFreq+0xd6>
            eth1_frequency = HAL_RCCEx_GetPLL2CLKFreq();
3418898a:	f7ff f965 	bl	34187c58 <HAL_RCCEx_GetPLL2CLKFreq>
3418898e:	60f8      	str	r0, [r7, #12]
            eth1_frequency = eth1_frequency / ic_divider;
34188990:	68fa      	ldr	r2, [r7, #12]
34188992:	68bb      	ldr	r3, [r7, #8]
34188994:	fbb2 f3f3 	udiv	r3, r2, r3
34188998:	60fb      	str	r3, [r7, #12]
            break;
3418899a:	e012      	b.n	341889c2 <RCCEx_GetETH1CLKFreq+0xd6>
            eth1_frequency = HAL_RCCEx_GetPLL3CLKFreq();
3418899c:	f7ff f9a2 	bl	34187ce4 <HAL_RCCEx_GetPLL3CLKFreq>
341889a0:	60f8      	str	r0, [r7, #12]
            eth1_frequency = eth1_frequency / ic_divider;
341889a2:	68fa      	ldr	r2, [r7, #12]
341889a4:	68bb      	ldr	r3, [r7, #8]
341889a6:	fbb2 f3f3 	udiv	r3, r2, r3
341889aa:	60fb      	str	r3, [r7, #12]
            break;
341889ac:	e009      	b.n	341889c2 <RCCEx_GetETH1CLKFreq+0xd6>
            eth1_frequency = HAL_RCCEx_GetPLL4CLKFreq();
341889ae:	f7ff f9df 	bl	34187d70 <HAL_RCCEx_GetPLL4CLKFreq>
341889b2:	60f8      	str	r0, [r7, #12]
            eth1_frequency = eth1_frequency / ic_divider;
341889b4:	68fa      	ldr	r2, [r7, #12]
341889b6:	68bb      	ldr	r3, [r7, #8]
341889b8:	fbb2 f3f3 	udiv	r3, r2, r3
341889bc:	60fb      	str	r3, [r7, #12]
            break;
341889be:	e000      	b.n	341889c2 <RCCEx_GetETH1CLKFreq+0xd6>
            break;
341889c0:	bf00      	nop
      break;
341889c2:	e009      	b.n	341889d8 <RCCEx_GetETH1CLKFreq+0xec>
      if (LL_RCC_HSE_IsReady() != 0U)
341889c4:	f7fa fe78 	bl	341836b8 <LL_RCC_HSE_IsReady>
341889c8:	4603      	mov	r3, r0
341889ca:	2b00      	cmp	r3, #0
341889cc:	d006      	beq.n	341889dc <RCCEx_GetETH1CLKFreq+0xf0>
        eth1_frequency = HSE_VALUE;
341889ce:	4b06      	ldr	r3, [pc, #24]	@ (341889e8 <RCCEx_GetETH1CLKFreq+0xfc>)
341889d0:	60fb      	str	r3, [r7, #12]
      break;
341889d2:	e003      	b.n	341889dc <RCCEx_GetETH1CLKFreq+0xf0>
      break;
341889d4:	bf00      	nop
341889d6:	e002      	b.n	341889de <RCCEx_GetETH1CLKFreq+0xf2>
      break;
341889d8:	bf00      	nop
341889da:	e000      	b.n	341889de <RCCEx_GetETH1CLKFreq+0xf2>
      break;
341889dc:	bf00      	nop
  }

  return eth1_frequency;
341889de:	68fb      	ldr	r3, [r7, #12]
}
341889e0:	4618      	mov	r0, r3
341889e2:	3710      	adds	r7, #16
341889e4:	46bd      	mov	sp, r7
341889e6:	bd80      	pop	{r7, pc}
341889e8:	02dc6c00 	.word	0x02dc6c00

341889ec <RCCEx_GetETH1PTPCLKFreq>:
  *         @arg @ref RCCEx_ETH1_PTP_Clock_Source
  * @retval ETH1PTP clock frequency (in Hz)
  *         - @ref  RCC_PERIPH_FREQUENCY_NO indicates that oscillator is not ready
  */
static uint32_t RCCEx_GetETH1PTPCLKFreq(uint32_t ETH1PTPxSource)
{
341889ec:	b580      	push	{r7, lr}
341889ee:	b084      	sub	sp, #16
341889f0:	af00      	add	r7, sp, #0
341889f2:	6078      	str	r0, [r7, #4]
  uint32_t eth1ptp_frequency = RCC_PERIPH_FREQUENCY_NO;
341889f4:	2300      	movs	r3, #0
341889f6:	60fb      	str	r3, [r7, #12]
  uint32_t ic_divider;

  switch (LL_RCC_GetETHPTPClockSource(ETH1PTPxSource))
341889f8:	6878      	ldr	r0, [r7, #4]
341889fa:	f7fb f97f 	bl	34183cfc <LL_RCC_GetETHPTPClockSource>
341889fe:	4603      	mov	r3, r0
34188a00:	2b03      	cmp	r3, #3
34188a02:	d863      	bhi.n	34188acc <RCCEx_GetETH1PTPCLKFreq+0xe0>
34188a04:	a201      	add	r2, pc, #4	@ (adr r2, 34188a0c <RCCEx_GetETH1PTPCLKFreq+0x20>)
34188a06:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
34188a0a:	bf00      	nop
34188a0c:	34188a1d 	.word	0x34188a1d
34188a10:	34188a2d 	.word	0x34188a2d
34188a14:	34188a37 	.word	0x34188a37
34188a18:	34188abd 	.word	0x34188abd
  {
    case LL_RCC_ETH1PTP_CLKSOURCE_HCLK:
      eth1ptp_frequency = RCCEx_GetHCLKFreq(HAL_RCC_GetSysClockFreq());
34188a1c:	f7fa fa4a 	bl	34182eb4 <HAL_RCC_GetSysClockFreq>
34188a20:	4603      	mov	r3, r0
34188a22:	4618      	mov	r0, r3
34188a24:	f7ff f9ea 	bl	34187dfc <RCCEx_GetHCLKFreq>
34188a28:	60f8      	str	r0, [r7, #12]
      break;
34188a2a:	e054      	b.n	34188ad6 <RCCEx_GetETH1PTPCLKFreq+0xea>

    case LL_RCC_ETH1PTP_CLKSOURCE_CLKP:
      eth1ptp_frequency = RCCEx_GetCLKPCLKFreq(LL_RCC_CLKP_CLKSOURCE);
34188a2c:	2007      	movs	r0, #7
34188a2e:	f7ff fcd1 	bl	341883d4 <RCCEx_GetCLKPCLKFreq>
34188a32:	60f8      	str	r0, [r7, #12]
      break;
34188a34:	e04f      	b.n	34188ad6 <RCCEx_GetETH1PTPCLKFreq+0xea>

    case LL_RCC_ETH1PTP_CLKSOURCE_IC13:
      if (LL_RCC_IC13_IsEnabled() != 0U)
34188a36:	f7fb ff35 	bl	341848a4 <LL_RCC_IC13_IsEnabled>
34188a3a:	4603      	mov	r3, r0
34188a3c:	2b00      	cmp	r3, #0
34188a3e:	d047      	beq.n	34188ad0 <RCCEx_GetETH1PTPCLKFreq+0xe4>
      {
        ic_divider = LL_RCC_IC13_GetDivider();
34188a40:	f7fb ff52 	bl	341848e8 <LL_RCC_IC13_GetDivider>
34188a44:	60b8      	str	r0, [r7, #8]
        switch (LL_RCC_IC13_GetSource())
34188a46:	f7fb ff41 	bl	341848cc <LL_RCC_IC13_GetSource>
34188a4a:	4603      	mov	r3, r0
34188a4c:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34188a50:	d029      	beq.n	34188aa6 <RCCEx_GetETH1PTPCLKFreq+0xba>
34188a52:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34188a56:	d82f      	bhi.n	34188ab8 <RCCEx_GetETH1PTPCLKFreq+0xcc>
34188a58:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34188a5c:	d01a      	beq.n	34188a94 <RCCEx_GetETH1PTPCLKFreq+0xa8>
34188a5e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34188a62:	d829      	bhi.n	34188ab8 <RCCEx_GetETH1PTPCLKFreq+0xcc>
34188a64:	2b00      	cmp	r3, #0
34188a66:	d003      	beq.n	34188a70 <RCCEx_GetETH1PTPCLKFreq+0x84>
34188a68:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
34188a6c:	d009      	beq.n	34188a82 <RCCEx_GetETH1PTPCLKFreq+0x96>
            eth1ptp_frequency = HAL_RCCEx_GetPLL4CLKFreq();
            eth1ptp_frequency = eth1ptp_frequency / ic_divider;
            break;
          default:
            /* Unexpected case */
            break;
34188a6e:	e023      	b.n	34188ab8 <RCCEx_GetETH1PTPCLKFreq+0xcc>
            eth1ptp_frequency = HAL_RCCEx_GetPLL1CLKFreq();
34188a70:	f7ff f8ac 	bl	34187bcc <HAL_RCCEx_GetPLL1CLKFreq>
34188a74:	60f8      	str	r0, [r7, #12]
            eth1ptp_frequency = eth1ptp_frequency / ic_divider;
34188a76:	68fa      	ldr	r2, [r7, #12]
34188a78:	68bb      	ldr	r3, [r7, #8]
34188a7a:	fbb2 f3f3 	udiv	r3, r2, r3
34188a7e:	60fb      	str	r3, [r7, #12]
            break;
34188a80:	e01b      	b.n	34188aba <RCCEx_GetETH1PTPCLKFreq+0xce>
            eth1ptp_frequency = HAL_RCCEx_GetPLL2CLKFreq();
34188a82:	f7ff f8e9 	bl	34187c58 <HAL_RCCEx_GetPLL2CLKFreq>
34188a86:	60f8      	str	r0, [r7, #12]
            eth1ptp_frequency = eth1ptp_frequency / ic_divider;
34188a88:	68fa      	ldr	r2, [r7, #12]
34188a8a:	68bb      	ldr	r3, [r7, #8]
34188a8c:	fbb2 f3f3 	udiv	r3, r2, r3
34188a90:	60fb      	str	r3, [r7, #12]
            break;
34188a92:	e012      	b.n	34188aba <RCCEx_GetETH1PTPCLKFreq+0xce>
            eth1ptp_frequency = HAL_RCCEx_GetPLL3CLKFreq();
34188a94:	f7ff f926 	bl	34187ce4 <HAL_RCCEx_GetPLL3CLKFreq>
34188a98:	60f8      	str	r0, [r7, #12]
            eth1ptp_frequency = eth1ptp_frequency / ic_divider;
34188a9a:	68fa      	ldr	r2, [r7, #12]
34188a9c:	68bb      	ldr	r3, [r7, #8]
34188a9e:	fbb2 f3f3 	udiv	r3, r2, r3
34188aa2:	60fb      	str	r3, [r7, #12]
            break;
34188aa4:	e009      	b.n	34188aba <RCCEx_GetETH1PTPCLKFreq+0xce>
            eth1ptp_frequency = HAL_RCCEx_GetPLL4CLKFreq();
34188aa6:	f7ff f963 	bl	34187d70 <HAL_RCCEx_GetPLL4CLKFreq>
34188aaa:	60f8      	str	r0, [r7, #12]
            eth1ptp_frequency = eth1ptp_frequency / ic_divider;
34188aac:	68fa      	ldr	r2, [r7, #12]
34188aae:	68bb      	ldr	r3, [r7, #8]
34188ab0:	fbb2 f3f3 	udiv	r3, r2, r3
34188ab4:	60fb      	str	r3, [r7, #12]
            break;
34188ab6:	e000      	b.n	34188aba <RCCEx_GetETH1PTPCLKFreq+0xce>
            break;
34188ab8:	bf00      	nop
        }
      }
      break;
34188aba:	e009      	b.n	34188ad0 <RCCEx_GetETH1PTPCLKFreq+0xe4>

    case LL_RCC_ETH1PTP_CLKSOURCE_HSE:
      if (LL_RCC_HSE_IsReady() != 0U)
34188abc:	f7fa fdfc 	bl	341836b8 <LL_RCC_HSE_IsReady>
34188ac0:	4603      	mov	r3, r0
34188ac2:	2b00      	cmp	r3, #0
34188ac4:	d006      	beq.n	34188ad4 <RCCEx_GetETH1PTPCLKFreq+0xe8>
      {
        eth1ptp_frequency = HSE_VALUE;
34188ac6:	4b0a      	ldr	r3, [pc, #40]	@ (34188af0 <RCCEx_GetETH1PTPCLKFreq+0x104>)
34188ac8:	60fb      	str	r3, [r7, #12]
      }
      break;
34188aca:	e003      	b.n	34188ad4 <RCCEx_GetETH1PTPCLKFreq+0xe8>

    default:
      /* Unexpected case */
      break;
34188acc:	bf00      	nop
34188ace:	e002      	b.n	34188ad6 <RCCEx_GetETH1PTPCLKFreq+0xea>
      break;
34188ad0:	bf00      	nop
34188ad2:	e000      	b.n	34188ad6 <RCCEx_GetETH1PTPCLKFreq+0xea>
      break;
34188ad4:	bf00      	nop
  }

  return (eth1ptp_frequency / __HAL_RCC_GET_ETH1PTP_DIVIDER());
34188ad6:	f7fa ff4d 	bl	34183974 <LL_RCC_GetETH1PTPDivider>
34188ada:	4603      	mov	r3, r0
34188adc:	091b      	lsrs	r3, r3, #4
34188ade:	3301      	adds	r3, #1
34188ae0:	68fa      	ldr	r2, [r7, #12]
34188ae2:	fbb2 f3f3 	udiv	r3, r2, r3
}
34188ae6:	4618      	mov	r0, r3
34188ae8:	3710      	adds	r7, #16
34188aea:	46bd      	mov	sp, r7
34188aec:	bd80      	pop	{r7, pc}
34188aee:	bf00      	nop
34188af0:	02dc6c00 	.word	0x02dc6c00

34188af4 <RCCEx_GetFDCANCLKFreq>:
  *         @arg @ref RCCEx_FDCAN_Clock_Source
  * @retval FDCAN clock frequency (in Hz)
  *         - @ref  RCC_PERIPH_FREQUENCY_NO indicates that oscillator is not ready
  */
static uint32_t RCCEx_GetFDCANCLKFreq(uint32_t FDCANxSource)
{
34188af4:	b580      	push	{r7, lr}
34188af6:	b084      	sub	sp, #16
34188af8:	af00      	add	r7, sp, #0
34188afa:	6078      	str	r0, [r7, #4]
  uint32_t fdcan_frequency = RCC_PERIPH_FREQUENCY_NO;
34188afc:	2300      	movs	r3, #0
34188afe:	60fb      	str	r3, [r7, #12]
  uint32_t ic_divider;

  switch (LL_RCC_GetFDCANClockSource(FDCANxSource))
34188b00:	6878      	ldr	r0, [r7, #4]
34188b02:	f7fb f90d 	bl	34183d20 <LL_RCC_GetFDCANClockSource>
34188b06:	4603      	mov	r3, r0
34188b08:	2b03      	cmp	r3, #3
34188b0a:	d867      	bhi.n	34188bdc <RCCEx_GetFDCANCLKFreq+0xe8>
34188b0c:	a201      	add	r2, pc, #4	@ (adr r2, 34188b14 <RCCEx_GetFDCANCLKFreq+0x20>)
34188b0e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
34188b12:	bf00      	nop
34188b14:	34188b25 	.word	0x34188b25
34188b18:	34188b3d 	.word	0x34188b3d
34188b1c:	34188b47 	.word	0x34188b47
34188b20:	34188bcd 	.word	0x34188bcd
  {
    case LL_RCC_FDCAN_CLKSOURCE_PCLK1:
      fdcan_frequency = RCCEx_GetPCLK1Freq(RCCEx_GetHCLKFreq(HAL_RCC_GetSysClockFreq()));
34188b24:	f7fa f9c6 	bl	34182eb4 <HAL_RCC_GetSysClockFreq>
34188b28:	4603      	mov	r3, r0
34188b2a:	4618      	mov	r0, r3
34188b2c:	f7ff f966 	bl	34187dfc <RCCEx_GetHCLKFreq>
34188b30:	4603      	mov	r3, r0
34188b32:	4618      	mov	r0, r3
34188b34:	f7ff f973 	bl	34187e1e <RCCEx_GetPCLK1Freq>
34188b38:	60f8      	str	r0, [r7, #12]
      break;
34188b3a:	e054      	b.n	34188be6 <RCCEx_GetFDCANCLKFreq+0xf2>

    case LL_RCC_FDCAN_CLKSOURCE_CLKP:
      fdcan_frequency = RCCEx_GetCLKPCLKFreq(LL_RCC_CLKP_CLKSOURCE);
34188b3c:	2007      	movs	r0, #7
34188b3e:	f7ff fc49 	bl	341883d4 <RCCEx_GetCLKPCLKFreq>
34188b42:	60f8      	str	r0, [r7, #12]
      break;
34188b44:	e04f      	b.n	34188be6 <RCCEx_GetFDCANCLKFreq+0xf2>

    case LL_RCC_FDCAN_CLKSOURCE_IC19:
      if (LL_RCC_IC19_IsEnabled() != 0U)
34188b46:	f7fc f82d 	bl	34184ba4 <LL_RCC_IC19_IsEnabled>
34188b4a:	4603      	mov	r3, r0
34188b4c:	2b00      	cmp	r3, #0
34188b4e:	d047      	beq.n	34188be0 <RCCEx_GetFDCANCLKFreq+0xec>
      {
        ic_divider = LL_RCC_IC19_GetDivider();
34188b50:	f7fc f84a 	bl	34184be8 <LL_RCC_IC19_GetDivider>
34188b54:	60b8      	str	r0, [r7, #8]
        switch (LL_RCC_IC19_GetSource())
34188b56:	f7fc f839 	bl	34184bcc <LL_RCC_IC19_GetSource>
34188b5a:	4603      	mov	r3, r0
34188b5c:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34188b60:	d029      	beq.n	34188bb6 <RCCEx_GetFDCANCLKFreq+0xc2>
34188b62:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34188b66:	d82f      	bhi.n	34188bc8 <RCCEx_GetFDCANCLKFreq+0xd4>
34188b68:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34188b6c:	d01a      	beq.n	34188ba4 <RCCEx_GetFDCANCLKFreq+0xb0>
34188b6e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34188b72:	d829      	bhi.n	34188bc8 <RCCEx_GetFDCANCLKFreq+0xd4>
34188b74:	2b00      	cmp	r3, #0
34188b76:	d003      	beq.n	34188b80 <RCCEx_GetFDCANCLKFreq+0x8c>
34188b78:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
34188b7c:	d009      	beq.n	34188b92 <RCCEx_GetFDCANCLKFreq+0x9e>
            fdcan_frequency = HAL_RCCEx_GetPLL4CLKFreq();
            fdcan_frequency = fdcan_frequency / ic_divider;
            break;
          default:
            /* Unexpected case */
            break;
34188b7e:	e023      	b.n	34188bc8 <RCCEx_GetFDCANCLKFreq+0xd4>
            fdcan_frequency = HAL_RCCEx_GetPLL1CLKFreq();
34188b80:	f7ff f824 	bl	34187bcc <HAL_RCCEx_GetPLL1CLKFreq>
34188b84:	60f8      	str	r0, [r7, #12]
            fdcan_frequency = fdcan_frequency / ic_divider;
34188b86:	68fa      	ldr	r2, [r7, #12]
34188b88:	68bb      	ldr	r3, [r7, #8]
34188b8a:	fbb2 f3f3 	udiv	r3, r2, r3
34188b8e:	60fb      	str	r3, [r7, #12]
            break;
34188b90:	e01b      	b.n	34188bca <RCCEx_GetFDCANCLKFreq+0xd6>
            fdcan_frequency = HAL_RCCEx_GetPLL2CLKFreq();
34188b92:	f7ff f861 	bl	34187c58 <HAL_RCCEx_GetPLL2CLKFreq>
34188b96:	60f8      	str	r0, [r7, #12]
            fdcan_frequency = fdcan_frequency / ic_divider;
34188b98:	68fa      	ldr	r2, [r7, #12]
34188b9a:	68bb      	ldr	r3, [r7, #8]
34188b9c:	fbb2 f3f3 	udiv	r3, r2, r3
34188ba0:	60fb      	str	r3, [r7, #12]
            break;
34188ba2:	e012      	b.n	34188bca <RCCEx_GetFDCANCLKFreq+0xd6>
            fdcan_frequency = HAL_RCCEx_GetPLL3CLKFreq();
34188ba4:	f7ff f89e 	bl	34187ce4 <HAL_RCCEx_GetPLL3CLKFreq>
34188ba8:	60f8      	str	r0, [r7, #12]
            fdcan_frequency = fdcan_frequency / ic_divider;
34188baa:	68fa      	ldr	r2, [r7, #12]
34188bac:	68bb      	ldr	r3, [r7, #8]
34188bae:	fbb2 f3f3 	udiv	r3, r2, r3
34188bb2:	60fb      	str	r3, [r7, #12]
            break;
34188bb4:	e009      	b.n	34188bca <RCCEx_GetFDCANCLKFreq+0xd6>
            fdcan_frequency = HAL_RCCEx_GetPLL4CLKFreq();
34188bb6:	f7ff f8db 	bl	34187d70 <HAL_RCCEx_GetPLL4CLKFreq>
34188bba:	60f8      	str	r0, [r7, #12]
            fdcan_frequency = fdcan_frequency / ic_divider;
34188bbc:	68fa      	ldr	r2, [r7, #12]
34188bbe:	68bb      	ldr	r3, [r7, #8]
34188bc0:	fbb2 f3f3 	udiv	r3, r2, r3
34188bc4:	60fb      	str	r3, [r7, #12]
            break;
34188bc6:	e000      	b.n	34188bca <RCCEx_GetFDCANCLKFreq+0xd6>
            break;
34188bc8:	bf00      	nop
        }
      }
      break;
34188bca:	e009      	b.n	34188be0 <RCCEx_GetFDCANCLKFreq+0xec>

    case LL_RCC_FDCAN_CLKSOURCE_HSE:
      if (LL_RCC_HSE_IsReady() != 0U)
34188bcc:	f7fa fd74 	bl	341836b8 <LL_RCC_HSE_IsReady>
34188bd0:	4603      	mov	r3, r0
34188bd2:	2b00      	cmp	r3, #0
34188bd4:	d006      	beq.n	34188be4 <RCCEx_GetFDCANCLKFreq+0xf0>
      {
        fdcan_frequency = HSE_VALUE;
34188bd6:	4b06      	ldr	r3, [pc, #24]	@ (34188bf0 <RCCEx_GetFDCANCLKFreq+0xfc>)
34188bd8:	60fb      	str	r3, [r7, #12]
      }
      break;
34188bda:	e003      	b.n	34188be4 <RCCEx_GetFDCANCLKFreq+0xf0>

    default:
      /* Unexpected case */
      break;
34188bdc:	bf00      	nop
34188bde:	e002      	b.n	34188be6 <RCCEx_GetFDCANCLKFreq+0xf2>
      break;
34188be0:	bf00      	nop
34188be2:	e000      	b.n	34188be6 <RCCEx_GetFDCANCLKFreq+0xf2>
      break;
34188be4:	bf00      	nop
  }

  return fdcan_frequency;
34188be6:	68fb      	ldr	r3, [r7, #12]
}
34188be8:	4618      	mov	r0, r3
34188bea:	3710      	adds	r7, #16
34188bec:	46bd      	mov	sp, r7
34188bee:	bd80      	pop	{r7, pc}
34188bf0:	02dc6c00 	.word	0x02dc6c00

34188bf4 <RCCEx_GetFMCCLKFreq>:
  *         @arg @ref RCCEx_FMC_Clock_Source
  * @retval FMC clock frequency (in Hz)
  *         - @ref  RCC_PERIPH_FREQUENCY_NO indicates that oscillator is not ready
  */
static uint32_t RCCEx_GetFMCCLKFreq(uint32_t FMCxSource)
{
34188bf4:	b580      	push	{r7, lr}
34188bf6:	b084      	sub	sp, #16
34188bf8:	af00      	add	r7, sp, #0
34188bfa:	6078      	str	r0, [r7, #4]
  uint32_t fmc_frequency = RCC_PERIPH_FREQUENCY_NO;
34188bfc:	2300      	movs	r3, #0
34188bfe:	60fb      	str	r3, [r7, #12]
  uint32_t ic_divider;

  switch (LL_RCC_GetFMCClockSource(FMCxSource))
34188c00:	6878      	ldr	r0, [r7, #4]
34188c02:	f7fb f89f 	bl	34183d44 <LL_RCC_GetFMCClockSource>
34188c06:	4603      	mov	r3, r0
34188c08:	2b30      	cmp	r3, #48	@ 0x30
34188c0a:	d05d      	beq.n	34188cc8 <RCCEx_GetFMCCLKFreq+0xd4>
34188c0c:	2b30      	cmp	r3, #48	@ 0x30
34188c0e:	f200 809e 	bhi.w	34188d4e <RCCEx_GetFMCCLKFreq+0x15a>
34188c12:	2b20      	cmp	r3, #32
34188c14:	d014      	beq.n	34188c40 <RCCEx_GetFMCCLKFreq+0x4c>
34188c16:	2b20      	cmp	r3, #32
34188c18:	f200 8099 	bhi.w	34188d4e <RCCEx_GetFMCCLKFreq+0x15a>
34188c1c:	2b00      	cmp	r3, #0
34188c1e:	d002      	beq.n	34188c26 <RCCEx_GetFMCCLKFreq+0x32>
34188c20:	2b10      	cmp	r3, #16
34188c22:	d008      	beq.n	34188c36 <RCCEx_GetFMCCLKFreq+0x42>
      }
      break;

    default:
      /* Unexpected case */
      break;
34188c24:	e093      	b.n	34188d4e <RCCEx_GetFMCCLKFreq+0x15a>
      fmc_frequency = RCCEx_GetHCLKFreq(HAL_RCC_GetSysClockFreq());
34188c26:	f7fa f945 	bl	34182eb4 <HAL_RCC_GetSysClockFreq>
34188c2a:	4603      	mov	r3, r0
34188c2c:	4618      	mov	r0, r3
34188c2e:	f7ff f8e5 	bl	34187dfc <RCCEx_GetHCLKFreq>
34188c32:	60f8      	str	r0, [r7, #12]
      break;
34188c34:	e090      	b.n	34188d58 <RCCEx_GetFMCCLKFreq+0x164>
      fmc_frequency = RCCEx_GetCLKPCLKFreq(LL_RCC_CLKP_CLKSOURCE);
34188c36:	2007      	movs	r0, #7
34188c38:	f7ff fbcc 	bl	341883d4 <RCCEx_GetCLKPCLKFreq>
34188c3c:	60f8      	str	r0, [r7, #12]
      break;
34188c3e:	e08b      	b.n	34188d58 <RCCEx_GetFMCCLKFreq+0x164>
      if (LL_RCC_IC3_IsEnabled() != 0U)
34188c40:	f7fb fc30 	bl	341844a4 <LL_RCC_IC3_IsEnabled>
34188c44:	4603      	mov	r3, r0
34188c46:	2b00      	cmp	r3, #0
34188c48:	f000 8083 	beq.w	34188d52 <RCCEx_GetFMCCLKFreq+0x15e>
        ic_divider = LL_RCC_IC3_GetDivider();
34188c4c:	f7fb fc4c 	bl	341844e8 <LL_RCC_IC3_GetDivider>
34188c50:	60b8      	str	r0, [r7, #8]
        switch (LL_RCC_IC3_GetSource())
34188c52:	f7fb fc3b 	bl	341844cc <LL_RCC_IC3_GetSource>
34188c56:	4603      	mov	r3, r0
34188c58:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34188c5c:	d029      	beq.n	34188cb2 <RCCEx_GetFMCCLKFreq+0xbe>
34188c5e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34188c62:	d82f      	bhi.n	34188cc4 <RCCEx_GetFMCCLKFreq+0xd0>
34188c64:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34188c68:	d01a      	beq.n	34188ca0 <RCCEx_GetFMCCLKFreq+0xac>
34188c6a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34188c6e:	d829      	bhi.n	34188cc4 <RCCEx_GetFMCCLKFreq+0xd0>
34188c70:	2b00      	cmp	r3, #0
34188c72:	d003      	beq.n	34188c7c <RCCEx_GetFMCCLKFreq+0x88>
34188c74:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
34188c78:	d009      	beq.n	34188c8e <RCCEx_GetFMCCLKFreq+0x9a>
            break;
34188c7a:	e023      	b.n	34188cc4 <RCCEx_GetFMCCLKFreq+0xd0>
            fmc_frequency = HAL_RCCEx_GetPLL1CLKFreq();
34188c7c:	f7fe ffa6 	bl	34187bcc <HAL_RCCEx_GetPLL1CLKFreq>
34188c80:	60f8      	str	r0, [r7, #12]
            fmc_frequency = fmc_frequency / ic_divider;
34188c82:	68fa      	ldr	r2, [r7, #12]
34188c84:	68bb      	ldr	r3, [r7, #8]
34188c86:	fbb2 f3f3 	udiv	r3, r2, r3
34188c8a:	60fb      	str	r3, [r7, #12]
            break;
34188c8c:	e01b      	b.n	34188cc6 <RCCEx_GetFMCCLKFreq+0xd2>
            fmc_frequency = HAL_RCCEx_GetPLL2CLKFreq();
34188c8e:	f7fe ffe3 	bl	34187c58 <HAL_RCCEx_GetPLL2CLKFreq>
34188c92:	60f8      	str	r0, [r7, #12]
            fmc_frequency = fmc_frequency / ic_divider;
34188c94:	68fa      	ldr	r2, [r7, #12]
34188c96:	68bb      	ldr	r3, [r7, #8]
34188c98:	fbb2 f3f3 	udiv	r3, r2, r3
34188c9c:	60fb      	str	r3, [r7, #12]
            break;
34188c9e:	e012      	b.n	34188cc6 <RCCEx_GetFMCCLKFreq+0xd2>
            fmc_frequency = HAL_RCCEx_GetPLL3CLKFreq();
34188ca0:	f7ff f820 	bl	34187ce4 <HAL_RCCEx_GetPLL3CLKFreq>
34188ca4:	60f8      	str	r0, [r7, #12]
            fmc_frequency = fmc_frequency / ic_divider;
34188ca6:	68fa      	ldr	r2, [r7, #12]
34188ca8:	68bb      	ldr	r3, [r7, #8]
34188caa:	fbb2 f3f3 	udiv	r3, r2, r3
34188cae:	60fb      	str	r3, [r7, #12]
            break;
34188cb0:	e009      	b.n	34188cc6 <RCCEx_GetFMCCLKFreq+0xd2>
            fmc_frequency = HAL_RCCEx_GetPLL4CLKFreq();
34188cb2:	f7ff f85d 	bl	34187d70 <HAL_RCCEx_GetPLL4CLKFreq>
34188cb6:	60f8      	str	r0, [r7, #12]
            fmc_frequency = fmc_frequency / ic_divider;
34188cb8:	68fa      	ldr	r2, [r7, #12]
34188cba:	68bb      	ldr	r3, [r7, #8]
34188cbc:	fbb2 f3f3 	udiv	r3, r2, r3
34188cc0:	60fb      	str	r3, [r7, #12]
            break;
34188cc2:	e000      	b.n	34188cc6 <RCCEx_GetFMCCLKFreq+0xd2>
            break;
34188cc4:	bf00      	nop
      break;
34188cc6:	e044      	b.n	34188d52 <RCCEx_GetFMCCLKFreq+0x15e>
      if (LL_RCC_IC4_IsEnabled() != 0U)
34188cc8:	f7fb fc2c 	bl	34184524 <LL_RCC_IC4_IsEnabled>
34188ccc:	4603      	mov	r3, r0
34188cce:	2b00      	cmp	r3, #0
34188cd0:	d041      	beq.n	34188d56 <RCCEx_GetFMCCLKFreq+0x162>
        ic_divider = LL_RCC_IC4_GetDivider();
34188cd2:	f7fb fc49 	bl	34184568 <LL_RCC_IC4_GetDivider>
34188cd6:	60b8      	str	r0, [r7, #8]
        switch (LL_RCC_IC4_GetSource())
34188cd8:	f7fb fc38 	bl	3418454c <LL_RCC_IC4_GetSource>
34188cdc:	4603      	mov	r3, r0
34188cde:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34188ce2:	d029      	beq.n	34188d38 <RCCEx_GetFMCCLKFreq+0x144>
34188ce4:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34188ce8:	d82f      	bhi.n	34188d4a <RCCEx_GetFMCCLKFreq+0x156>
34188cea:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34188cee:	d01a      	beq.n	34188d26 <RCCEx_GetFMCCLKFreq+0x132>
34188cf0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34188cf4:	d829      	bhi.n	34188d4a <RCCEx_GetFMCCLKFreq+0x156>
34188cf6:	2b00      	cmp	r3, #0
34188cf8:	d003      	beq.n	34188d02 <RCCEx_GetFMCCLKFreq+0x10e>
34188cfa:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
34188cfe:	d009      	beq.n	34188d14 <RCCEx_GetFMCCLKFreq+0x120>
            break;
34188d00:	e023      	b.n	34188d4a <RCCEx_GetFMCCLKFreq+0x156>
            fmc_frequency = HAL_RCCEx_GetPLL1CLKFreq();
34188d02:	f7fe ff63 	bl	34187bcc <HAL_RCCEx_GetPLL1CLKFreq>
34188d06:	60f8      	str	r0, [r7, #12]
            fmc_frequency = fmc_frequency / ic_divider;
34188d08:	68fa      	ldr	r2, [r7, #12]
34188d0a:	68bb      	ldr	r3, [r7, #8]
34188d0c:	fbb2 f3f3 	udiv	r3, r2, r3
34188d10:	60fb      	str	r3, [r7, #12]
            break;
34188d12:	e01b      	b.n	34188d4c <RCCEx_GetFMCCLKFreq+0x158>
            fmc_frequency = HAL_RCCEx_GetPLL2CLKFreq();
34188d14:	f7fe ffa0 	bl	34187c58 <HAL_RCCEx_GetPLL2CLKFreq>
34188d18:	60f8      	str	r0, [r7, #12]
            fmc_frequency = fmc_frequency / ic_divider;
34188d1a:	68fa      	ldr	r2, [r7, #12]
34188d1c:	68bb      	ldr	r3, [r7, #8]
34188d1e:	fbb2 f3f3 	udiv	r3, r2, r3
34188d22:	60fb      	str	r3, [r7, #12]
            break;
34188d24:	e012      	b.n	34188d4c <RCCEx_GetFMCCLKFreq+0x158>
            fmc_frequency = HAL_RCCEx_GetPLL3CLKFreq();
34188d26:	f7fe ffdd 	bl	34187ce4 <HAL_RCCEx_GetPLL3CLKFreq>
34188d2a:	60f8      	str	r0, [r7, #12]
            fmc_frequency = fmc_frequency / ic_divider;
34188d2c:	68fa      	ldr	r2, [r7, #12]
34188d2e:	68bb      	ldr	r3, [r7, #8]
34188d30:	fbb2 f3f3 	udiv	r3, r2, r3
34188d34:	60fb      	str	r3, [r7, #12]
            break;
34188d36:	e009      	b.n	34188d4c <RCCEx_GetFMCCLKFreq+0x158>
            fmc_frequency = HAL_RCCEx_GetPLL4CLKFreq();
34188d38:	f7ff f81a 	bl	34187d70 <HAL_RCCEx_GetPLL4CLKFreq>
34188d3c:	60f8      	str	r0, [r7, #12]
            fmc_frequency = fmc_frequency / ic_divider;
34188d3e:	68fa      	ldr	r2, [r7, #12]
34188d40:	68bb      	ldr	r3, [r7, #8]
34188d42:	fbb2 f3f3 	udiv	r3, r2, r3
34188d46:	60fb      	str	r3, [r7, #12]
            break;
34188d48:	e000      	b.n	34188d4c <RCCEx_GetFMCCLKFreq+0x158>
            break;
34188d4a:	bf00      	nop
      break;
34188d4c:	e003      	b.n	34188d56 <RCCEx_GetFMCCLKFreq+0x162>
      break;
34188d4e:	bf00      	nop
34188d50:	e002      	b.n	34188d58 <RCCEx_GetFMCCLKFreq+0x164>
      break;
34188d52:	bf00      	nop
34188d54:	e000      	b.n	34188d58 <RCCEx_GetFMCCLKFreq+0x164>
      break;
34188d56:	bf00      	nop
  }

  return fmc_frequency;
34188d58:	68fb      	ldr	r3, [r7, #12]
}
34188d5a:	4618      	mov	r0, r3
34188d5c:	3710      	adds	r7, #16
34188d5e:	46bd      	mov	sp, r7
34188d60:	bd80      	pop	{r7, pc}
	...

34188d64 <RCCEx_GetI2CCLKFreq>:
  *         @arg @ref RCCEx_I2C4_Clock_Source
  * @retval I2C clock frequency (in Hz)
  *         - @ref  RCC_PERIPH_FREQUENCY_NO indicates that oscillator is not ready
  */
static uint32_t RCCEx_GetI2CCLKFreq(uint32_t I2CxSource)
{
34188d64:	b580      	push	{r7, lr}
34188d66:	b084      	sub	sp, #16
34188d68:	af00      	add	r7, sp, #0
34188d6a:	6078      	str	r0, [r7, #4]
  uint32_t i2c_frequency = RCC_PERIPH_FREQUENCY_NO;
34188d6c:	2300      	movs	r3, #0
34188d6e:	60fb      	str	r3, [r7, #12]
  uint32_t ic_divider;

  switch (LL_RCC_GetI2CClockSource(I2CxSource))
34188d70:	6878      	ldr	r0, [r7, #4]
34188d72:	f7fa fff9 	bl	34183d68 <LL_RCC_GetI2CClockSource>
34188d76:	4603      	mov	r3, r0
34188d78:	4aa2      	ldr	r2, [pc, #648]	@ (34189004 <RCCEx_GetI2CCLKFreq+0x2a0>)
34188d7a:	4293      	cmp	r3, r2
34188d7c:	f000 8172 	beq.w	34189064 <RCCEx_GetI2CCLKFreq+0x300>
34188d80:	4aa0      	ldr	r2, [pc, #640]	@ (34189004 <RCCEx_GetI2CCLKFreq+0x2a0>)
34188d82:	4293      	cmp	r3, r2
34188d84:	f200 8184 	bhi.w	34189090 <RCCEx_GetI2CCLKFreq+0x32c>
34188d88:	4a9f      	ldr	r2, [pc, #636]	@ (34189008 <RCCEx_GetI2CCLKFreq+0x2a4>)
34188d8a:	4293      	cmp	r3, r2
34188d8c:	f000 816a 	beq.w	34189064 <RCCEx_GetI2CCLKFreq+0x300>
34188d90:	4a9d      	ldr	r2, [pc, #628]	@ (34189008 <RCCEx_GetI2CCLKFreq+0x2a4>)
34188d92:	4293      	cmp	r3, r2
34188d94:	f200 817c 	bhi.w	34189090 <RCCEx_GetI2CCLKFreq+0x32c>
34188d98:	4a9c      	ldr	r2, [pc, #624]	@ (3418900c <RCCEx_GetI2CCLKFreq+0x2a8>)
34188d9a:	4293      	cmp	r3, r2
34188d9c:	f000 8162 	beq.w	34189064 <RCCEx_GetI2CCLKFreq+0x300>
34188da0:	4a9a      	ldr	r2, [pc, #616]	@ (3418900c <RCCEx_GetI2CCLKFreq+0x2a8>)
34188da2:	4293      	cmp	r3, r2
34188da4:	f200 8174 	bhi.w	34189090 <RCCEx_GetI2CCLKFreq+0x32c>
34188da8:	4a99      	ldr	r2, [pc, #612]	@ (34189010 <RCCEx_GetI2CCLKFreq+0x2ac>)
34188daa:	4293      	cmp	r3, r2
34188dac:	f000 815a 	beq.w	34189064 <RCCEx_GetI2CCLKFreq+0x300>
34188db0:	4a97      	ldr	r2, [pc, #604]	@ (34189010 <RCCEx_GetI2CCLKFreq+0x2ac>)
34188db2:	4293      	cmp	r3, r2
34188db4:	f200 816c 	bhi.w	34189090 <RCCEx_GetI2CCLKFreq+0x32c>
34188db8:	4a96      	ldr	r2, [pc, #600]	@ (34189014 <RCCEx_GetI2CCLKFreq+0x2b0>)
34188dba:	4293      	cmp	r3, r2
34188dbc:	f000 8160 	beq.w	34189080 <RCCEx_GetI2CCLKFreq+0x31c>
34188dc0:	4a94      	ldr	r2, [pc, #592]	@ (34189014 <RCCEx_GetI2CCLKFreq+0x2b0>)
34188dc2:	4293      	cmp	r3, r2
34188dc4:	f200 8164 	bhi.w	34189090 <RCCEx_GetI2CCLKFreq+0x32c>
34188dc8:	4a93      	ldr	r2, [pc, #588]	@ (34189018 <RCCEx_GetI2CCLKFreq+0x2b4>)
34188dca:	4293      	cmp	r3, r2
34188dcc:	f000 8158 	beq.w	34189080 <RCCEx_GetI2CCLKFreq+0x31c>
34188dd0:	4a91      	ldr	r2, [pc, #580]	@ (34189018 <RCCEx_GetI2CCLKFreq+0x2b4>)
34188dd2:	4293      	cmp	r3, r2
34188dd4:	f200 815c 	bhi.w	34189090 <RCCEx_GetI2CCLKFreq+0x32c>
34188dd8:	4a90      	ldr	r2, [pc, #576]	@ (3418901c <RCCEx_GetI2CCLKFreq+0x2b8>)
34188dda:	4293      	cmp	r3, r2
34188ddc:	f000 8150 	beq.w	34189080 <RCCEx_GetI2CCLKFreq+0x31c>
34188de0:	4a8e      	ldr	r2, [pc, #568]	@ (3418901c <RCCEx_GetI2CCLKFreq+0x2b8>)
34188de2:	4293      	cmp	r3, r2
34188de4:	f200 8154 	bhi.w	34189090 <RCCEx_GetI2CCLKFreq+0x32c>
34188de8:	4a8d      	ldr	r2, [pc, #564]	@ (34189020 <RCCEx_GetI2CCLKFreq+0x2bc>)
34188dea:	4293      	cmp	r3, r2
34188dec:	f000 8148 	beq.w	34189080 <RCCEx_GetI2CCLKFreq+0x31c>
34188df0:	4a8b      	ldr	r2, [pc, #556]	@ (34189020 <RCCEx_GetI2CCLKFreq+0x2bc>)
34188df2:	4293      	cmp	r3, r2
34188df4:	f200 814c 	bhi.w	34189090 <RCCEx_GetI2CCLKFreq+0x32c>
34188df8:	4a8a      	ldr	r2, [pc, #552]	@ (34189024 <RCCEx_GetI2CCLKFreq+0x2c0>)
34188dfa:	4293      	cmp	r3, r2
34188dfc:	f000 80be 	beq.w	34188f7c <RCCEx_GetI2CCLKFreq+0x218>
34188e00:	4a88      	ldr	r2, [pc, #544]	@ (34189024 <RCCEx_GetI2CCLKFreq+0x2c0>)
34188e02:	4293      	cmp	r3, r2
34188e04:	f200 8144 	bhi.w	34189090 <RCCEx_GetI2CCLKFreq+0x32c>
34188e08:	4a87      	ldr	r2, [pc, #540]	@ (34189028 <RCCEx_GetI2CCLKFreq+0x2c4>)
34188e0a:	4293      	cmp	r3, r2
34188e0c:	f000 80b6 	beq.w	34188f7c <RCCEx_GetI2CCLKFreq+0x218>
34188e10:	4a85      	ldr	r2, [pc, #532]	@ (34189028 <RCCEx_GetI2CCLKFreq+0x2c4>)
34188e12:	4293      	cmp	r3, r2
34188e14:	f200 813c 	bhi.w	34189090 <RCCEx_GetI2CCLKFreq+0x32c>
34188e18:	4a84      	ldr	r2, [pc, #528]	@ (3418902c <RCCEx_GetI2CCLKFreq+0x2c8>)
34188e1a:	4293      	cmp	r3, r2
34188e1c:	f000 80ae 	beq.w	34188f7c <RCCEx_GetI2CCLKFreq+0x218>
34188e20:	4a82      	ldr	r2, [pc, #520]	@ (3418902c <RCCEx_GetI2CCLKFreq+0x2c8>)
34188e22:	4293      	cmp	r3, r2
34188e24:	f200 8134 	bhi.w	34189090 <RCCEx_GetI2CCLKFreq+0x32c>
34188e28:	4a81      	ldr	r2, [pc, #516]	@ (34189030 <RCCEx_GetI2CCLKFreq+0x2cc>)
34188e2a:	4293      	cmp	r3, r2
34188e2c:	f000 80a6 	beq.w	34188f7c <RCCEx_GetI2CCLKFreq+0x218>
34188e30:	4a7f      	ldr	r2, [pc, #508]	@ (34189030 <RCCEx_GetI2CCLKFreq+0x2cc>)
34188e32:	4293      	cmp	r3, r2
34188e34:	f200 812c 	bhi.w	34189090 <RCCEx_GetI2CCLKFreq+0x32c>
34188e38:	4a7e      	ldr	r2, [pc, #504]	@ (34189034 <RCCEx_GetI2CCLKFreq+0x2d0>)
34188e3a:	4293      	cmp	r3, r2
34188e3c:	d05a      	beq.n	34188ef4 <RCCEx_GetI2CCLKFreq+0x190>
34188e3e:	4a7d      	ldr	r2, [pc, #500]	@ (34189034 <RCCEx_GetI2CCLKFreq+0x2d0>)
34188e40:	4293      	cmp	r3, r2
34188e42:	f200 8125 	bhi.w	34189090 <RCCEx_GetI2CCLKFreq+0x32c>
34188e46:	4a7c      	ldr	r2, [pc, #496]	@ (34189038 <RCCEx_GetI2CCLKFreq+0x2d4>)
34188e48:	4293      	cmp	r3, r2
34188e4a:	d053      	beq.n	34188ef4 <RCCEx_GetI2CCLKFreq+0x190>
34188e4c:	4a7a      	ldr	r2, [pc, #488]	@ (34189038 <RCCEx_GetI2CCLKFreq+0x2d4>)
34188e4e:	4293      	cmp	r3, r2
34188e50:	f200 811e 	bhi.w	34189090 <RCCEx_GetI2CCLKFreq+0x32c>
34188e54:	4a79      	ldr	r2, [pc, #484]	@ (3418903c <RCCEx_GetI2CCLKFreq+0x2d8>)
34188e56:	4293      	cmp	r3, r2
34188e58:	d04c      	beq.n	34188ef4 <RCCEx_GetI2CCLKFreq+0x190>
34188e5a:	4a78      	ldr	r2, [pc, #480]	@ (3418903c <RCCEx_GetI2CCLKFreq+0x2d8>)
34188e5c:	4293      	cmp	r3, r2
34188e5e:	f200 8117 	bhi.w	34189090 <RCCEx_GetI2CCLKFreq+0x32c>
34188e62:	4a77      	ldr	r2, [pc, #476]	@ (34189040 <RCCEx_GetI2CCLKFreq+0x2dc>)
34188e64:	4293      	cmp	r3, r2
34188e66:	d045      	beq.n	34188ef4 <RCCEx_GetI2CCLKFreq+0x190>
34188e68:	4a75      	ldr	r2, [pc, #468]	@ (34189040 <RCCEx_GetI2CCLKFreq+0x2dc>)
34188e6a:	4293      	cmp	r3, r2
34188e6c:	f200 8110 	bhi.w	34189090 <RCCEx_GetI2CCLKFreq+0x32c>
34188e70:	4a74      	ldr	r2, [pc, #464]	@ (34189044 <RCCEx_GetI2CCLKFreq+0x2e0>)
34188e72:	4293      	cmp	r3, r2
34188e74:	d039      	beq.n	34188eea <RCCEx_GetI2CCLKFreq+0x186>
34188e76:	4a73      	ldr	r2, [pc, #460]	@ (34189044 <RCCEx_GetI2CCLKFreq+0x2e0>)
34188e78:	4293      	cmp	r3, r2
34188e7a:	f200 8109 	bhi.w	34189090 <RCCEx_GetI2CCLKFreq+0x32c>
34188e7e:	4a72      	ldr	r2, [pc, #456]	@ (34189048 <RCCEx_GetI2CCLKFreq+0x2e4>)
34188e80:	4293      	cmp	r3, r2
34188e82:	d032      	beq.n	34188eea <RCCEx_GetI2CCLKFreq+0x186>
34188e84:	4a70      	ldr	r2, [pc, #448]	@ (34189048 <RCCEx_GetI2CCLKFreq+0x2e4>)
34188e86:	4293      	cmp	r3, r2
34188e88:	f200 8102 	bhi.w	34189090 <RCCEx_GetI2CCLKFreq+0x32c>
34188e8c:	4a6f      	ldr	r2, [pc, #444]	@ (3418904c <RCCEx_GetI2CCLKFreq+0x2e8>)
34188e8e:	4293      	cmp	r3, r2
34188e90:	d02b      	beq.n	34188eea <RCCEx_GetI2CCLKFreq+0x186>
34188e92:	4a6e      	ldr	r2, [pc, #440]	@ (3418904c <RCCEx_GetI2CCLKFreq+0x2e8>)
34188e94:	4293      	cmp	r3, r2
34188e96:	f200 80fb 	bhi.w	34189090 <RCCEx_GetI2CCLKFreq+0x32c>
34188e9a:	4a6d      	ldr	r2, [pc, #436]	@ (34189050 <RCCEx_GetI2CCLKFreq+0x2ec>)
34188e9c:	4293      	cmp	r3, r2
34188e9e:	d024      	beq.n	34188eea <RCCEx_GetI2CCLKFreq+0x186>
34188ea0:	4a6b      	ldr	r2, [pc, #428]	@ (34189050 <RCCEx_GetI2CCLKFreq+0x2ec>)
34188ea2:	4293      	cmp	r3, r2
34188ea4:	f200 80f4 	bhi.w	34189090 <RCCEx_GetI2CCLKFreq+0x32c>
34188ea8:	4a6a      	ldr	r2, [pc, #424]	@ (34189054 <RCCEx_GetI2CCLKFreq+0x2f0>)
34188eaa:	4293      	cmp	r3, r2
34188eac:	d011      	beq.n	34188ed2 <RCCEx_GetI2CCLKFreq+0x16e>
34188eae:	4a69      	ldr	r2, [pc, #420]	@ (34189054 <RCCEx_GetI2CCLKFreq+0x2f0>)
34188eb0:	4293      	cmp	r3, r2
34188eb2:	f200 80ed 	bhi.w	34189090 <RCCEx_GetI2CCLKFreq+0x32c>
34188eb6:	4a68      	ldr	r2, [pc, #416]	@ (34189058 <RCCEx_GetI2CCLKFreq+0x2f4>)
34188eb8:	4293      	cmp	r3, r2
34188eba:	d00a      	beq.n	34188ed2 <RCCEx_GetI2CCLKFreq+0x16e>
34188ebc:	4a66      	ldr	r2, [pc, #408]	@ (34189058 <RCCEx_GetI2CCLKFreq+0x2f4>)
34188ebe:	4293      	cmp	r3, r2
34188ec0:	f200 80e6 	bhi.w	34189090 <RCCEx_GetI2CCLKFreq+0x32c>
34188ec4:	4a65      	ldr	r2, [pc, #404]	@ (3418905c <RCCEx_GetI2CCLKFreq+0x2f8>)
34188ec6:	4293      	cmp	r3, r2
34188ec8:	d003      	beq.n	34188ed2 <RCCEx_GetI2CCLKFreq+0x16e>
34188eca:	4a65      	ldr	r2, [pc, #404]	@ (34189060 <RCCEx_GetI2CCLKFreq+0x2fc>)
34188ecc:	4293      	cmp	r3, r2
34188ece:	f040 80df 	bne.w	34189090 <RCCEx_GetI2CCLKFreq+0x32c>
  {
    case LL_RCC_I2C1_CLKSOURCE_PCLK1:
    case LL_RCC_I2C2_CLKSOURCE_PCLK1:
    case LL_RCC_I2C3_CLKSOURCE_PCLK1:
    case LL_RCC_I2C4_CLKSOURCE_PCLK1:
      i2c_frequency = RCCEx_GetPCLK1Freq(RCCEx_GetHCLKFreq(HAL_RCC_GetSysClockFreq()));
34188ed2:	f7f9 ffef 	bl	34182eb4 <HAL_RCC_GetSysClockFreq>
34188ed6:	4603      	mov	r3, r0
34188ed8:	4618      	mov	r0, r3
34188eda:	f7fe ff8f 	bl	34187dfc <RCCEx_GetHCLKFreq>
34188ede:	4603      	mov	r3, r0
34188ee0:	4618      	mov	r0, r3
34188ee2:	f7fe ff9c 	bl	34187e1e <RCCEx_GetPCLK1Freq>
34188ee6:	60f8      	str	r0, [r7, #12]
      break;
34188ee8:	e0db      	b.n	341890a2 <RCCEx_GetI2CCLKFreq+0x33e>

    case LL_RCC_I2C1_CLKSOURCE_CLKP:
    case LL_RCC_I2C2_CLKSOURCE_CLKP:
    case LL_RCC_I2C3_CLKSOURCE_CLKP:
    case LL_RCC_I2C4_CLKSOURCE_CLKP:
      i2c_frequency = RCCEx_GetCLKPCLKFreq(LL_RCC_CLKP_CLKSOURCE);
34188eea:	2007      	movs	r0, #7
34188eec:	f7ff fa72 	bl	341883d4 <RCCEx_GetCLKPCLKFreq>
34188ef0:	60f8      	str	r0, [r7, #12]
      break;
34188ef2:	e0d6      	b.n	341890a2 <RCCEx_GetI2CCLKFreq+0x33e>

    case LL_RCC_I2C1_CLKSOURCE_IC10:
    case LL_RCC_I2C2_CLKSOURCE_IC10:
    case LL_RCC_I2C3_CLKSOURCE_IC10:
    case LL_RCC_I2C4_CLKSOURCE_IC10:
      if (LL_RCC_IC10_IsEnabled() != 0U)
34188ef4:	f7fb fc56 	bl	341847a4 <LL_RCC_IC10_IsEnabled>
34188ef8:	4603      	mov	r3, r0
34188efa:	2b00      	cmp	r3, #0
34188efc:	f000 80ca 	beq.w	34189094 <RCCEx_GetI2CCLKFreq+0x330>
      {
        ic_divider = LL_RCC_IC10_GetDivider();
34188f00:	f7fb fc72 	bl	341847e8 <LL_RCC_IC10_GetDivider>
34188f04:	60b8      	str	r0, [r7, #8]
        switch (LL_RCC_IC10_GetSource())
34188f06:	f7fb fc61 	bl	341847cc <LL_RCC_IC10_GetSource>
34188f0a:	4603      	mov	r3, r0
34188f0c:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34188f10:	d029      	beq.n	34188f66 <RCCEx_GetI2CCLKFreq+0x202>
34188f12:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34188f16:	d82f      	bhi.n	34188f78 <RCCEx_GetI2CCLKFreq+0x214>
34188f18:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34188f1c:	d01a      	beq.n	34188f54 <RCCEx_GetI2CCLKFreq+0x1f0>
34188f1e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34188f22:	d829      	bhi.n	34188f78 <RCCEx_GetI2CCLKFreq+0x214>
34188f24:	2b00      	cmp	r3, #0
34188f26:	d003      	beq.n	34188f30 <RCCEx_GetI2CCLKFreq+0x1cc>
34188f28:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
34188f2c:	d009      	beq.n	34188f42 <RCCEx_GetI2CCLKFreq+0x1de>
            i2c_frequency = HAL_RCCEx_GetPLL4CLKFreq();
            i2c_frequency = i2c_frequency / ic_divider;
            break;
          default:
            /* Unexpected case */
            break;
34188f2e:	e023      	b.n	34188f78 <RCCEx_GetI2CCLKFreq+0x214>
            i2c_frequency = HAL_RCCEx_GetPLL1CLKFreq();
34188f30:	f7fe fe4c 	bl	34187bcc <HAL_RCCEx_GetPLL1CLKFreq>
34188f34:	60f8      	str	r0, [r7, #12]
            i2c_frequency = i2c_frequency / ic_divider;
34188f36:	68fa      	ldr	r2, [r7, #12]
34188f38:	68bb      	ldr	r3, [r7, #8]
34188f3a:	fbb2 f3f3 	udiv	r3, r2, r3
34188f3e:	60fb      	str	r3, [r7, #12]
            break;
34188f40:	e01b      	b.n	34188f7a <RCCEx_GetI2CCLKFreq+0x216>
            i2c_frequency = HAL_RCCEx_GetPLL2CLKFreq();
34188f42:	f7fe fe89 	bl	34187c58 <HAL_RCCEx_GetPLL2CLKFreq>
34188f46:	60f8      	str	r0, [r7, #12]
            i2c_frequency = i2c_frequency / ic_divider;
34188f48:	68fa      	ldr	r2, [r7, #12]
34188f4a:	68bb      	ldr	r3, [r7, #8]
34188f4c:	fbb2 f3f3 	udiv	r3, r2, r3
34188f50:	60fb      	str	r3, [r7, #12]
            break;
34188f52:	e012      	b.n	34188f7a <RCCEx_GetI2CCLKFreq+0x216>
            i2c_frequency = HAL_RCCEx_GetPLL3CLKFreq();
34188f54:	f7fe fec6 	bl	34187ce4 <HAL_RCCEx_GetPLL3CLKFreq>
34188f58:	60f8      	str	r0, [r7, #12]
            i2c_frequency = i2c_frequency / ic_divider;
34188f5a:	68fa      	ldr	r2, [r7, #12]
34188f5c:	68bb      	ldr	r3, [r7, #8]
34188f5e:	fbb2 f3f3 	udiv	r3, r2, r3
34188f62:	60fb      	str	r3, [r7, #12]
            break;
34188f64:	e009      	b.n	34188f7a <RCCEx_GetI2CCLKFreq+0x216>
            i2c_frequency = HAL_RCCEx_GetPLL4CLKFreq();
34188f66:	f7fe ff03 	bl	34187d70 <HAL_RCCEx_GetPLL4CLKFreq>
34188f6a:	60f8      	str	r0, [r7, #12]
            i2c_frequency = i2c_frequency / ic_divider;
34188f6c:	68fa      	ldr	r2, [r7, #12]
34188f6e:	68bb      	ldr	r3, [r7, #8]
34188f70:	fbb2 f3f3 	udiv	r3, r2, r3
34188f74:	60fb      	str	r3, [r7, #12]
            break;
34188f76:	e000      	b.n	34188f7a <RCCEx_GetI2CCLKFreq+0x216>
            break;
34188f78:	bf00      	nop
        }
      }
      break;
34188f7a:	e08b      	b.n	34189094 <RCCEx_GetI2CCLKFreq+0x330>

    case LL_RCC_I2C1_CLKSOURCE_IC15:
    case LL_RCC_I2C2_CLKSOURCE_IC15:
    case LL_RCC_I2C3_CLKSOURCE_IC15:
    case LL_RCC_I2C4_CLKSOURCE_IC15:
      if (LL_RCC_IC15_IsEnabled() != 0U)
34188f7c:	f7fb fd12 	bl	341849a4 <LL_RCC_IC15_IsEnabled>
34188f80:	4603      	mov	r3, r0
34188f82:	2b00      	cmp	r3, #0
34188f84:	f000 8088 	beq.w	34189098 <RCCEx_GetI2CCLKFreq+0x334>
      {
        ic_divider = LL_RCC_IC15_GetDivider();
34188f88:	f7fb fd2e 	bl	341849e8 <LL_RCC_IC15_GetDivider>
34188f8c:	60b8      	str	r0, [r7, #8]
        switch (LL_RCC_IC15_GetSource())
34188f8e:	f7fb fd1d 	bl	341849cc <LL_RCC_IC15_GetSource>
34188f92:	4603      	mov	r3, r0
34188f94:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34188f98:	d029      	beq.n	34188fee <RCCEx_GetI2CCLKFreq+0x28a>
34188f9a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34188f9e:	d82f      	bhi.n	34189000 <RCCEx_GetI2CCLKFreq+0x29c>
34188fa0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34188fa4:	d01a      	beq.n	34188fdc <RCCEx_GetI2CCLKFreq+0x278>
34188fa6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34188faa:	d829      	bhi.n	34189000 <RCCEx_GetI2CCLKFreq+0x29c>
34188fac:	2b00      	cmp	r3, #0
34188fae:	d003      	beq.n	34188fb8 <RCCEx_GetI2CCLKFreq+0x254>
34188fb0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
34188fb4:	d009      	beq.n	34188fca <RCCEx_GetI2CCLKFreq+0x266>
            i2c_frequency = HAL_RCCEx_GetPLL4CLKFreq();
            i2c_frequency = i2c_frequency / ic_divider;
            break;
          default:
            /* Unexpected case */
            break;
34188fb6:	e023      	b.n	34189000 <RCCEx_GetI2CCLKFreq+0x29c>
            i2c_frequency = HAL_RCCEx_GetPLL1CLKFreq();
34188fb8:	f7fe fe08 	bl	34187bcc <HAL_RCCEx_GetPLL1CLKFreq>
34188fbc:	60f8      	str	r0, [r7, #12]
            i2c_frequency = i2c_frequency / ic_divider;
34188fbe:	68fa      	ldr	r2, [r7, #12]
34188fc0:	68bb      	ldr	r3, [r7, #8]
34188fc2:	fbb2 f3f3 	udiv	r3, r2, r3
34188fc6:	60fb      	str	r3, [r7, #12]
            break;
34188fc8:	e01b      	b.n	34189002 <RCCEx_GetI2CCLKFreq+0x29e>
            i2c_frequency = HAL_RCCEx_GetPLL2CLKFreq();
34188fca:	f7fe fe45 	bl	34187c58 <HAL_RCCEx_GetPLL2CLKFreq>
34188fce:	60f8      	str	r0, [r7, #12]
            i2c_frequency = i2c_frequency / ic_divider;
34188fd0:	68fa      	ldr	r2, [r7, #12]
34188fd2:	68bb      	ldr	r3, [r7, #8]
34188fd4:	fbb2 f3f3 	udiv	r3, r2, r3
34188fd8:	60fb      	str	r3, [r7, #12]
            break;
34188fda:	e012      	b.n	34189002 <RCCEx_GetI2CCLKFreq+0x29e>
            i2c_frequency = HAL_RCCEx_GetPLL3CLKFreq();
34188fdc:	f7fe fe82 	bl	34187ce4 <HAL_RCCEx_GetPLL3CLKFreq>
34188fe0:	60f8      	str	r0, [r7, #12]
            i2c_frequency = i2c_frequency / ic_divider;
34188fe2:	68fa      	ldr	r2, [r7, #12]
34188fe4:	68bb      	ldr	r3, [r7, #8]
34188fe6:	fbb2 f3f3 	udiv	r3, r2, r3
34188fea:	60fb      	str	r3, [r7, #12]
            break;
34188fec:	e009      	b.n	34189002 <RCCEx_GetI2CCLKFreq+0x29e>
            i2c_frequency = HAL_RCCEx_GetPLL4CLKFreq();
34188fee:	f7fe febf 	bl	34187d70 <HAL_RCCEx_GetPLL4CLKFreq>
34188ff2:	60f8      	str	r0, [r7, #12]
            i2c_frequency = i2c_frequency / ic_divider;
34188ff4:	68fa      	ldr	r2, [r7, #12]
34188ff6:	68bb      	ldr	r3, [r7, #8]
34188ff8:	fbb2 f3f3 	udiv	r3, r2, r3
34188ffc:	60fb      	str	r3, [r7, #12]
            break;
34188ffe:	e000      	b.n	34189002 <RCCEx_GetI2CCLKFreq+0x29e>
            break;
34189000:	bf00      	nop
        }
      }
      break;
34189002:	e049      	b.n	34189098 <RCCEx_GetI2CCLKFreq+0x334>
34189004:	07050c0c 	.word	0x07050c0c
34189008:	0705080c 	.word	0x0705080c
3418900c:	0705040c 	.word	0x0705040c
34189010:	0705000c 	.word	0x0705000c
34189014:	07040c0c 	.word	0x07040c0c
34189018:	0704080c 	.word	0x0704080c
3418901c:	0704040c 	.word	0x0704040c
34189020:	0704000c 	.word	0x0704000c
34189024:	07030c0c 	.word	0x07030c0c
34189028:	0703080c 	.word	0x0703080c
3418902c:	0703040c 	.word	0x0703040c
34189030:	0703000c 	.word	0x0703000c
34189034:	07020c0c 	.word	0x07020c0c
34189038:	0702080c 	.word	0x0702080c
3418903c:	0702040c 	.word	0x0702040c
34189040:	0702000c 	.word	0x0702000c
34189044:	07010c0c 	.word	0x07010c0c
34189048:	0701080c 	.word	0x0701080c
3418904c:	0701040c 	.word	0x0701040c
34189050:	0701000c 	.word	0x0701000c
34189054:	07000c0c 	.word	0x07000c0c
34189058:	0700080c 	.word	0x0700080c
3418905c:	0700000c 	.word	0x0700000c
34189060:	0700040c 	.word	0x0700040c

    case LL_RCC_I2C1_CLKSOURCE_HSI:
    case LL_RCC_I2C2_CLKSOURCE_HSI:
    case LL_RCC_I2C3_CLKSOURCE_HSI:
    case LL_RCC_I2C4_CLKSOURCE_HSI:
      if (LL_RCC_HSI_IsReady() != 0U)
34189064:	f7fa fb3a 	bl	341836dc <LL_RCC_HSI_IsReady>
34189068:	4603      	mov	r3, r0
3418906a:	2b00      	cmp	r3, #0
3418906c:	d016      	beq.n	3418909c <RCCEx_GetI2CCLKFreq+0x338>
      {
        i2c_frequency = HSI_VALUE >> (LL_RCC_HSI_GetDivider() >> RCC_HSICFGR_HSIDIV_Pos);
3418906e:	f7fa fb47 	bl	34183700 <LL_RCC_HSI_GetDivider>
34189072:	4603      	mov	r3, r0
34189074:	09db      	lsrs	r3, r3, #7
34189076:	4a0d      	ldr	r2, [pc, #52]	@ (341890ac <RCCEx_GetI2CCLKFreq+0x348>)
34189078:	fa22 f303 	lsr.w	r3, r2, r3
3418907c:	60fb      	str	r3, [r7, #12]
      }
      break;
3418907e:	e00d      	b.n	3418909c <RCCEx_GetI2CCLKFreq+0x338>

    case LL_RCC_I2C1_CLKSOURCE_MSI:
    case LL_RCC_I2C2_CLKSOURCE_MSI:
    case LL_RCC_I2C3_CLKSOURCE_MSI:
    case LL_RCC_I2C4_CLKSOURCE_MSI:
      if (LL_RCC_MSI_IsReady() != 0U)
34189080:	f7fa fb4c 	bl	3418371c <LL_RCC_MSI_IsReady>
34189084:	4603      	mov	r3, r0
34189086:	2b00      	cmp	r3, #0
34189088:	d00a      	beq.n	341890a0 <RCCEx_GetI2CCLKFreq+0x33c>
      {
        i2c_frequency = MSI_VALUE;
3418908a:	4b09      	ldr	r3, [pc, #36]	@ (341890b0 <RCCEx_GetI2CCLKFreq+0x34c>)
3418908c:	60fb      	str	r3, [r7, #12]
      }
      break;
3418908e:	e007      	b.n	341890a0 <RCCEx_GetI2CCLKFreq+0x33c>

    default:
      /* Unexpected case */
      break;
34189090:	bf00      	nop
34189092:	e006      	b.n	341890a2 <RCCEx_GetI2CCLKFreq+0x33e>
      break;
34189094:	bf00      	nop
34189096:	e004      	b.n	341890a2 <RCCEx_GetI2CCLKFreq+0x33e>
      break;
34189098:	bf00      	nop
3418909a:	e002      	b.n	341890a2 <RCCEx_GetI2CCLKFreq+0x33e>
      break;
3418909c:	bf00      	nop
3418909e:	e000      	b.n	341890a2 <RCCEx_GetI2CCLKFreq+0x33e>
      break;
341890a0:	bf00      	nop
  }

  return i2c_frequency;
341890a2:	68fb      	ldr	r3, [r7, #12]
}
341890a4:	4618      	mov	r0, r3
341890a6:	3710      	adds	r7, #16
341890a8:	46bd      	mov	sp, r7
341890aa:	bd80      	pop	{r7, pc}
341890ac:	03d09000 	.word	0x03d09000
341890b0:	003d0900 	.word	0x003d0900

341890b4 <RCCEx_GetI3CCLKFreq>:
  *         @arg @ref RCCEx_I3C2_Clock_Source
  * @retval I3C clock frequency (in Hz)
  *         - @ref  RCC_PERIPH_FREQUENCY_NO indicates that oscillator is not ready
  */
static uint32_t RCCEx_GetI3CCLKFreq(uint32_t I3CxSource)
{
341890b4:	b580      	push	{r7, lr}
341890b6:	b084      	sub	sp, #16
341890b8:	af00      	add	r7, sp, #0
341890ba:	6078      	str	r0, [r7, #4]
  uint32_t i3c_frequency = RCC_PERIPH_FREQUENCY_NO;
341890bc:	2300      	movs	r3, #0
341890be:	60fb      	str	r3, [r7, #12]
  uint32_t ic_divider;

  switch (LL_RCC_GetI3CClockSource(I3CxSource))
341890c0:	6878      	ldr	r0, [r7, #4]
341890c2:	f7fa fe5d 	bl	34183d80 <LL_RCC_GetI3CClockSource>
341890c6:	4603      	mov	r3, r0
341890c8:	4a86      	ldr	r2, [pc, #536]	@ (341892e4 <RCCEx_GetI3CCLKFreq+0x230>)
341890ca:	4293      	cmp	r3, r2
341890cc:	f000 80e6 	beq.w	3418929c <RCCEx_GetI3CCLKFreq+0x1e8>
341890d0:	4a84      	ldr	r2, [pc, #528]	@ (341892e4 <RCCEx_GetI3CCLKFreq+0x230>)
341890d2:	4293      	cmp	r3, r2
341890d4:	f200 80f8 	bhi.w	341892c8 <RCCEx_GetI3CCLKFreq+0x214>
341890d8:	4a83      	ldr	r2, [pc, #524]	@ (341892e8 <RCCEx_GetI3CCLKFreq+0x234>)
341890da:	4293      	cmp	r3, r2
341890dc:	f000 80de 	beq.w	3418929c <RCCEx_GetI3CCLKFreq+0x1e8>
341890e0:	4a81      	ldr	r2, [pc, #516]	@ (341892e8 <RCCEx_GetI3CCLKFreq+0x234>)
341890e2:	4293      	cmp	r3, r2
341890e4:	f200 80f0 	bhi.w	341892c8 <RCCEx_GetI3CCLKFreq+0x214>
341890e8:	4a80      	ldr	r2, [pc, #512]	@ (341892ec <RCCEx_GetI3CCLKFreq+0x238>)
341890ea:	4293      	cmp	r3, r2
341890ec:	f000 80e4 	beq.w	341892b8 <RCCEx_GetI3CCLKFreq+0x204>
341890f0:	4a7e      	ldr	r2, [pc, #504]	@ (341892ec <RCCEx_GetI3CCLKFreq+0x238>)
341890f2:	4293      	cmp	r3, r2
341890f4:	f200 80e8 	bhi.w	341892c8 <RCCEx_GetI3CCLKFreq+0x214>
341890f8:	4a7d      	ldr	r2, [pc, #500]	@ (341892f0 <RCCEx_GetI3CCLKFreq+0x23c>)
341890fa:	4293      	cmp	r3, r2
341890fc:	f000 80dc 	beq.w	341892b8 <RCCEx_GetI3CCLKFreq+0x204>
34189100:	4a7b      	ldr	r2, [pc, #492]	@ (341892f0 <RCCEx_GetI3CCLKFreq+0x23c>)
34189102:	4293      	cmp	r3, r2
34189104:	f200 80e0 	bhi.w	341892c8 <RCCEx_GetI3CCLKFreq+0x214>
34189108:	4a7a      	ldr	r2, [pc, #488]	@ (341892f4 <RCCEx_GetI3CCLKFreq+0x240>)
3418910a:	4293      	cmp	r3, r2
3418910c:	f000 8083 	beq.w	34189216 <RCCEx_GetI3CCLKFreq+0x162>
34189110:	4a78      	ldr	r2, [pc, #480]	@ (341892f4 <RCCEx_GetI3CCLKFreq+0x240>)
34189112:	4293      	cmp	r3, r2
34189114:	f200 80d8 	bhi.w	341892c8 <RCCEx_GetI3CCLKFreq+0x214>
34189118:	4a77      	ldr	r2, [pc, #476]	@ (341892f8 <RCCEx_GetI3CCLKFreq+0x244>)
3418911a:	4293      	cmp	r3, r2
3418911c:	d07b      	beq.n	34189216 <RCCEx_GetI3CCLKFreq+0x162>
3418911e:	4a76      	ldr	r2, [pc, #472]	@ (341892f8 <RCCEx_GetI3CCLKFreq+0x244>)
34189120:	4293      	cmp	r3, r2
34189122:	f200 80d1 	bhi.w	341892c8 <RCCEx_GetI3CCLKFreq+0x214>
34189126:	4a75      	ldr	r2, [pc, #468]	@ (341892fc <RCCEx_GetI3CCLKFreq+0x248>)
34189128:	4293      	cmp	r3, r2
3418912a:	d030      	beq.n	3418918e <RCCEx_GetI3CCLKFreq+0xda>
3418912c:	4a73      	ldr	r2, [pc, #460]	@ (341892fc <RCCEx_GetI3CCLKFreq+0x248>)
3418912e:	4293      	cmp	r3, r2
34189130:	f200 80ca 	bhi.w	341892c8 <RCCEx_GetI3CCLKFreq+0x214>
34189134:	4a72      	ldr	r2, [pc, #456]	@ (34189300 <RCCEx_GetI3CCLKFreq+0x24c>)
34189136:	4293      	cmp	r3, r2
34189138:	d029      	beq.n	3418918e <RCCEx_GetI3CCLKFreq+0xda>
3418913a:	4a71      	ldr	r2, [pc, #452]	@ (34189300 <RCCEx_GetI3CCLKFreq+0x24c>)
3418913c:	4293      	cmp	r3, r2
3418913e:	f200 80c3 	bhi.w	341892c8 <RCCEx_GetI3CCLKFreq+0x214>
34189142:	4a70      	ldr	r2, [pc, #448]	@ (34189304 <RCCEx_GetI3CCLKFreq+0x250>)
34189144:	4293      	cmp	r3, r2
34189146:	d01d      	beq.n	34189184 <RCCEx_GetI3CCLKFreq+0xd0>
34189148:	4a6e      	ldr	r2, [pc, #440]	@ (34189304 <RCCEx_GetI3CCLKFreq+0x250>)
3418914a:	4293      	cmp	r3, r2
3418914c:	f200 80bc 	bhi.w	341892c8 <RCCEx_GetI3CCLKFreq+0x214>
34189150:	4a6d      	ldr	r2, [pc, #436]	@ (34189308 <RCCEx_GetI3CCLKFreq+0x254>)
34189152:	4293      	cmp	r3, r2
34189154:	d016      	beq.n	34189184 <RCCEx_GetI3CCLKFreq+0xd0>
34189156:	4a6c      	ldr	r2, [pc, #432]	@ (34189308 <RCCEx_GetI3CCLKFreq+0x254>)
34189158:	4293      	cmp	r3, r2
3418915a:	f200 80b5 	bhi.w	341892c8 <RCCEx_GetI3CCLKFreq+0x214>
3418915e:	4a6b      	ldr	r2, [pc, #428]	@ (3418930c <RCCEx_GetI3CCLKFreq+0x258>)
34189160:	4293      	cmp	r3, r2
34189162:	d003      	beq.n	3418916c <RCCEx_GetI3CCLKFreq+0xb8>
34189164:	4a6a      	ldr	r2, [pc, #424]	@ (34189310 <RCCEx_GetI3CCLKFreq+0x25c>)
34189166:	4293      	cmp	r3, r2
34189168:	f040 80ae 	bne.w	341892c8 <RCCEx_GetI3CCLKFreq+0x214>
  {
    case LL_RCC_I3C1_CLKSOURCE_PCLK1:
    case LL_RCC_I3C2_CLKSOURCE_PCLK1:
      i3c_frequency = RCCEx_GetPCLK1Freq(RCCEx_GetHCLKFreq(HAL_RCC_GetSysClockFreq()));
3418916c:	f7f9 fea2 	bl	34182eb4 <HAL_RCC_GetSysClockFreq>
34189170:	4603      	mov	r3, r0
34189172:	4618      	mov	r0, r3
34189174:	f7fe fe42 	bl	34187dfc <RCCEx_GetHCLKFreq>
34189178:	4603      	mov	r3, r0
3418917a:	4618      	mov	r0, r3
3418917c:	f7fe fe4f 	bl	34187e1e <RCCEx_GetPCLK1Freq>
34189180:	60f8      	str	r0, [r7, #12]
      break;
34189182:	e0aa      	b.n	341892da <RCCEx_GetI3CCLKFreq+0x226>

    case LL_RCC_I3C1_CLKSOURCE_CLKP:
    case LL_RCC_I3C2_CLKSOURCE_CLKP:
      i3c_frequency = RCCEx_GetCLKPCLKFreq(LL_RCC_CLKP_CLKSOURCE);
34189184:	2007      	movs	r0, #7
34189186:	f7ff f925 	bl	341883d4 <RCCEx_GetCLKPCLKFreq>
3418918a:	60f8      	str	r0, [r7, #12]
      break;
3418918c:	e0a5      	b.n	341892da <RCCEx_GetI3CCLKFreq+0x226>

    case LL_RCC_I3C1_CLKSOURCE_IC10:
    case LL_RCC_I3C2_CLKSOURCE_IC10:
      if (LL_RCC_IC10_IsEnabled() != 0U)
3418918e:	f7fb fb09 	bl	341847a4 <LL_RCC_IC10_IsEnabled>
34189192:	4603      	mov	r3, r0
34189194:	2b00      	cmp	r3, #0
34189196:	f000 8099 	beq.w	341892cc <RCCEx_GetI3CCLKFreq+0x218>
      {
        ic_divider = LL_RCC_IC10_GetDivider();
3418919a:	f7fb fb25 	bl	341847e8 <LL_RCC_IC10_GetDivider>
3418919e:	60b8      	str	r0, [r7, #8]
        switch (LL_RCC_IC10_GetSource())
341891a0:	f7fb fb14 	bl	341847cc <LL_RCC_IC10_GetSource>
341891a4:	4603      	mov	r3, r0
341891a6:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
341891aa:	d029      	beq.n	34189200 <RCCEx_GetI3CCLKFreq+0x14c>
341891ac:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
341891b0:	d82f      	bhi.n	34189212 <RCCEx_GetI3CCLKFreq+0x15e>
341891b2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
341891b6:	d01a      	beq.n	341891ee <RCCEx_GetI3CCLKFreq+0x13a>
341891b8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
341891bc:	d829      	bhi.n	34189212 <RCCEx_GetI3CCLKFreq+0x15e>
341891be:	2b00      	cmp	r3, #0
341891c0:	d003      	beq.n	341891ca <RCCEx_GetI3CCLKFreq+0x116>
341891c2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
341891c6:	d009      	beq.n	341891dc <RCCEx_GetI3CCLKFreq+0x128>
            i3c_frequency = HAL_RCCEx_GetPLL4CLKFreq();
            i3c_frequency = i3c_frequency / ic_divider;
            break;
          default:
            /* Unexpected case */
            break;
341891c8:	e023      	b.n	34189212 <RCCEx_GetI3CCLKFreq+0x15e>
            i3c_frequency = HAL_RCCEx_GetPLL1CLKFreq();
341891ca:	f7fe fcff 	bl	34187bcc <HAL_RCCEx_GetPLL1CLKFreq>
341891ce:	60f8      	str	r0, [r7, #12]
            i3c_frequency = i3c_frequency / ic_divider;
341891d0:	68fa      	ldr	r2, [r7, #12]
341891d2:	68bb      	ldr	r3, [r7, #8]
341891d4:	fbb2 f3f3 	udiv	r3, r2, r3
341891d8:	60fb      	str	r3, [r7, #12]
            break;
341891da:	e01b      	b.n	34189214 <RCCEx_GetI3CCLKFreq+0x160>
            i3c_frequency = HAL_RCCEx_GetPLL2CLKFreq();
341891dc:	f7fe fd3c 	bl	34187c58 <HAL_RCCEx_GetPLL2CLKFreq>
341891e0:	60f8      	str	r0, [r7, #12]
            i3c_frequency = i3c_frequency / ic_divider;
341891e2:	68fa      	ldr	r2, [r7, #12]
341891e4:	68bb      	ldr	r3, [r7, #8]
341891e6:	fbb2 f3f3 	udiv	r3, r2, r3
341891ea:	60fb      	str	r3, [r7, #12]
            break;
341891ec:	e012      	b.n	34189214 <RCCEx_GetI3CCLKFreq+0x160>
            i3c_frequency = HAL_RCCEx_GetPLL3CLKFreq();
341891ee:	f7fe fd79 	bl	34187ce4 <HAL_RCCEx_GetPLL3CLKFreq>
341891f2:	60f8      	str	r0, [r7, #12]
            i3c_frequency = i3c_frequency / ic_divider;
341891f4:	68fa      	ldr	r2, [r7, #12]
341891f6:	68bb      	ldr	r3, [r7, #8]
341891f8:	fbb2 f3f3 	udiv	r3, r2, r3
341891fc:	60fb      	str	r3, [r7, #12]
            break;
341891fe:	e009      	b.n	34189214 <RCCEx_GetI3CCLKFreq+0x160>
            i3c_frequency = HAL_RCCEx_GetPLL4CLKFreq();
34189200:	f7fe fdb6 	bl	34187d70 <HAL_RCCEx_GetPLL4CLKFreq>
34189204:	60f8      	str	r0, [r7, #12]
            i3c_frequency = i3c_frequency / ic_divider;
34189206:	68fa      	ldr	r2, [r7, #12]
34189208:	68bb      	ldr	r3, [r7, #8]
3418920a:	fbb2 f3f3 	udiv	r3, r2, r3
3418920e:	60fb      	str	r3, [r7, #12]
            break;
34189210:	e000      	b.n	34189214 <RCCEx_GetI3CCLKFreq+0x160>
            break;
34189212:	bf00      	nop
        }
      }
      break;
34189214:	e05a      	b.n	341892cc <RCCEx_GetI3CCLKFreq+0x218>

    case LL_RCC_I3C1_CLKSOURCE_IC15:
    case LL_RCC_I3C2_CLKSOURCE_IC15:
      if (LL_RCC_IC15_IsEnabled() != 0U)
34189216:	f7fb fbc5 	bl	341849a4 <LL_RCC_IC15_IsEnabled>
3418921a:	4603      	mov	r3, r0
3418921c:	2b00      	cmp	r3, #0
3418921e:	d057      	beq.n	341892d0 <RCCEx_GetI3CCLKFreq+0x21c>
      {
        ic_divider = LL_RCC_IC15_GetDivider();
34189220:	f7fb fbe2 	bl	341849e8 <LL_RCC_IC15_GetDivider>
34189224:	60b8      	str	r0, [r7, #8]
        switch (LL_RCC_IC15_GetSource())
34189226:	f7fb fbd1 	bl	341849cc <LL_RCC_IC15_GetSource>
3418922a:	4603      	mov	r3, r0
3418922c:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34189230:	d029      	beq.n	34189286 <RCCEx_GetI3CCLKFreq+0x1d2>
34189232:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34189236:	d82f      	bhi.n	34189298 <RCCEx_GetI3CCLKFreq+0x1e4>
34189238:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418923c:	d01a      	beq.n	34189274 <RCCEx_GetI3CCLKFreq+0x1c0>
3418923e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34189242:	d829      	bhi.n	34189298 <RCCEx_GetI3CCLKFreq+0x1e4>
34189244:	2b00      	cmp	r3, #0
34189246:	d003      	beq.n	34189250 <RCCEx_GetI3CCLKFreq+0x19c>
34189248:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3418924c:	d009      	beq.n	34189262 <RCCEx_GetI3CCLKFreq+0x1ae>
            i3c_frequency = HAL_RCCEx_GetPLL4CLKFreq();
            i3c_frequency = i3c_frequency / ic_divider;
            break;
          default:
            /* Unexpected case */
            break;
3418924e:	e023      	b.n	34189298 <RCCEx_GetI3CCLKFreq+0x1e4>
            i3c_frequency = HAL_RCCEx_GetPLL1CLKFreq();
34189250:	f7fe fcbc 	bl	34187bcc <HAL_RCCEx_GetPLL1CLKFreq>
34189254:	60f8      	str	r0, [r7, #12]
            i3c_frequency = i3c_frequency / ic_divider;
34189256:	68fa      	ldr	r2, [r7, #12]
34189258:	68bb      	ldr	r3, [r7, #8]
3418925a:	fbb2 f3f3 	udiv	r3, r2, r3
3418925e:	60fb      	str	r3, [r7, #12]
            break;
34189260:	e01b      	b.n	3418929a <RCCEx_GetI3CCLKFreq+0x1e6>
            i3c_frequency = HAL_RCCEx_GetPLL2CLKFreq();
34189262:	f7fe fcf9 	bl	34187c58 <HAL_RCCEx_GetPLL2CLKFreq>
34189266:	60f8      	str	r0, [r7, #12]
            i3c_frequency = i3c_frequency / ic_divider;
34189268:	68fa      	ldr	r2, [r7, #12]
3418926a:	68bb      	ldr	r3, [r7, #8]
3418926c:	fbb2 f3f3 	udiv	r3, r2, r3
34189270:	60fb      	str	r3, [r7, #12]
            break;
34189272:	e012      	b.n	3418929a <RCCEx_GetI3CCLKFreq+0x1e6>
            i3c_frequency = HAL_RCCEx_GetPLL3CLKFreq();
34189274:	f7fe fd36 	bl	34187ce4 <HAL_RCCEx_GetPLL3CLKFreq>
34189278:	60f8      	str	r0, [r7, #12]
            i3c_frequency = i3c_frequency / ic_divider;
3418927a:	68fa      	ldr	r2, [r7, #12]
3418927c:	68bb      	ldr	r3, [r7, #8]
3418927e:	fbb2 f3f3 	udiv	r3, r2, r3
34189282:	60fb      	str	r3, [r7, #12]
            break;
34189284:	e009      	b.n	3418929a <RCCEx_GetI3CCLKFreq+0x1e6>
            i3c_frequency = HAL_RCCEx_GetPLL4CLKFreq();
34189286:	f7fe fd73 	bl	34187d70 <HAL_RCCEx_GetPLL4CLKFreq>
3418928a:	60f8      	str	r0, [r7, #12]
            i3c_frequency = i3c_frequency / ic_divider;
3418928c:	68fa      	ldr	r2, [r7, #12]
3418928e:	68bb      	ldr	r3, [r7, #8]
34189290:	fbb2 f3f3 	udiv	r3, r2, r3
34189294:	60fb      	str	r3, [r7, #12]
            break;
34189296:	e000      	b.n	3418929a <RCCEx_GetI3CCLKFreq+0x1e6>
            break;
34189298:	bf00      	nop
        }
      }
      break;
3418929a:	e019      	b.n	341892d0 <RCCEx_GetI3CCLKFreq+0x21c>

    case LL_RCC_I3C1_CLKSOURCE_HSI:
    case LL_RCC_I3C2_CLKSOURCE_HSI:
      if (LL_RCC_HSI_IsReady() != 0U)
3418929c:	f7fa fa1e 	bl	341836dc <LL_RCC_HSI_IsReady>
341892a0:	4603      	mov	r3, r0
341892a2:	2b00      	cmp	r3, #0
341892a4:	d016      	beq.n	341892d4 <RCCEx_GetI3CCLKFreq+0x220>
      {
        i3c_frequency = HSI_VALUE >> (LL_RCC_HSI_GetDivider() >> RCC_HSICFGR_HSIDIV_Pos);
341892a6:	f7fa fa2b 	bl	34183700 <LL_RCC_HSI_GetDivider>
341892aa:	4603      	mov	r3, r0
341892ac:	09db      	lsrs	r3, r3, #7
341892ae:	4a19      	ldr	r2, [pc, #100]	@ (34189314 <RCCEx_GetI3CCLKFreq+0x260>)
341892b0:	fa22 f303 	lsr.w	r3, r2, r3
341892b4:	60fb      	str	r3, [r7, #12]
      }
      break;
341892b6:	e00d      	b.n	341892d4 <RCCEx_GetI3CCLKFreq+0x220>

    case LL_RCC_I3C1_CLKSOURCE_MSI:
    case LL_RCC_I3C2_CLKSOURCE_MSI:
      if (LL_RCC_MSI_IsReady() != 0U)
341892b8:	f7fa fa30 	bl	3418371c <LL_RCC_MSI_IsReady>
341892bc:	4603      	mov	r3, r0
341892be:	2b00      	cmp	r3, #0
341892c0:	d00a      	beq.n	341892d8 <RCCEx_GetI3CCLKFreq+0x224>
      {
        i3c_frequency = MSI_VALUE;
341892c2:	4b15      	ldr	r3, [pc, #84]	@ (34189318 <RCCEx_GetI3CCLKFreq+0x264>)
341892c4:	60fb      	str	r3, [r7, #12]
      }
      break;
341892c6:	e007      	b.n	341892d8 <RCCEx_GetI3CCLKFreq+0x224>

    default:
      /* Unexpected case */
      break;
341892c8:	bf00      	nop
341892ca:	e006      	b.n	341892da <RCCEx_GetI3CCLKFreq+0x226>
      break;
341892cc:	bf00      	nop
341892ce:	e004      	b.n	341892da <RCCEx_GetI3CCLKFreq+0x226>
      break;
341892d0:	bf00      	nop
341892d2:	e002      	b.n	341892da <RCCEx_GetI3CCLKFreq+0x226>
      break;
341892d4:	bf00      	nop
341892d6:	e000      	b.n	341892da <RCCEx_GetI3CCLKFreq+0x226>
      break;
341892d8:	bf00      	nop
  }

  return i3c_frequency;
341892da:	68fb      	ldr	r3, [r7, #12]
}
341892dc:	4618      	mov	r0, r3
341892de:	3710      	adds	r7, #16
341892e0:	46bd      	mov	sp, r7
341892e2:	bd80      	pop	{r7, pc}
341892e4:	0705140c 	.word	0x0705140c
341892e8:	0705100c 	.word	0x0705100c
341892ec:	0704140c 	.word	0x0704140c
341892f0:	0704100c 	.word	0x0704100c
341892f4:	0703140c 	.word	0x0703140c
341892f8:	0703100c 	.word	0x0703100c
341892fc:	0702140c 	.word	0x0702140c
34189300:	0702100c 	.word	0x0702100c
34189304:	0701140c 	.word	0x0701140c
34189308:	0701100c 	.word	0x0701100c
3418930c:	0700100c 	.word	0x0700100c
34189310:	0700140c 	.word	0x0700140c
34189314:	03d09000 	.word	0x03d09000
34189318:	003d0900 	.word	0x003d0900

3418931c <RCCEx_GetLPTIMCLKFreq>:
  *         @arg @ref RCCEx_LPTIM5_Clock_Source
  * @retval LPTIM clock frequency (in Hz)
  *         - @ref  RCC_PERIPH_FREQUENCY_NO indicates that oscillator is not ready
  */
static uint32_t RCCEx_GetLPTIMCLKFreq(uint32_t LPTIMxSource)
{
3418931c:	b590      	push	{r4, r7, lr}
3418931e:	b085      	sub	sp, #20
34189320:	af00      	add	r7, sp, #0
34189322:	6078      	str	r0, [r7, #4]
  uint32_t lptim_frequency = RCC_PERIPH_FREQUENCY_NO;
34189324:	2300      	movs	r3, #0
34189326:	60fb      	str	r3, [r7, #12]
  uint32_t ic_divider;

  switch (LL_RCC_GetLPTIMClockSource(LPTIMxSource))
34189328:	6878      	ldr	r0, [r7, #4]
3418932a:	f7fa fd35 	bl	34183d98 <LL_RCC_GetLPTIMClockSource>
3418932e:	4603      	mov	r3, r0
34189330:	4aa1      	ldr	r2, [pc, #644]	@ (341895b8 <RCCEx_GetLPTIMCLKFreq+0x29c>)
34189332:	4293      	cmp	r3, r2
34189334:	f000 8185 	beq.w	34189642 <RCCEx_GetLPTIMCLKFreq+0x326>
34189338:	4a9f      	ldr	r2, [pc, #636]	@ (341895b8 <RCCEx_GetLPTIMCLKFreq+0x29c>)
3418933a:	4293      	cmp	r3, r2
3418933c:	f200 818b 	bhi.w	34189656 <RCCEx_GetLPTIMCLKFreq+0x33a>
34189340:	4a9e      	ldr	r2, [pc, #632]	@ (341895bc <RCCEx_GetLPTIMCLKFreq+0x2a0>)
34189342:	4293      	cmp	r3, r2
34189344:	f000 817d 	beq.w	34189642 <RCCEx_GetLPTIMCLKFreq+0x326>
34189348:	4a9c      	ldr	r2, [pc, #624]	@ (341895bc <RCCEx_GetLPTIMCLKFreq+0x2a0>)
3418934a:	4293      	cmp	r3, r2
3418934c:	f200 8183 	bhi.w	34189656 <RCCEx_GetLPTIMCLKFreq+0x33a>
34189350:	4a9b      	ldr	r2, [pc, #620]	@ (341895c0 <RCCEx_GetLPTIMCLKFreq+0x2a4>)
34189352:	4293      	cmp	r3, r2
34189354:	f000 8175 	beq.w	34189642 <RCCEx_GetLPTIMCLKFreq+0x326>
34189358:	4a99      	ldr	r2, [pc, #612]	@ (341895c0 <RCCEx_GetLPTIMCLKFreq+0x2a4>)
3418935a:	4293      	cmp	r3, r2
3418935c:	f200 817b 	bhi.w	34189656 <RCCEx_GetLPTIMCLKFreq+0x33a>
34189360:	4a98      	ldr	r2, [pc, #608]	@ (341895c4 <RCCEx_GetLPTIMCLKFreq+0x2a8>)
34189362:	4293      	cmp	r3, r2
34189364:	f000 816d 	beq.w	34189642 <RCCEx_GetLPTIMCLKFreq+0x326>
34189368:	4a96      	ldr	r2, [pc, #600]	@ (341895c4 <RCCEx_GetLPTIMCLKFreq+0x2a8>)
3418936a:	4293      	cmp	r3, r2
3418936c:	f200 8173 	bhi.w	34189656 <RCCEx_GetLPTIMCLKFreq+0x33a>
34189370:	4a95      	ldr	r2, [pc, #596]	@ (341895c8 <RCCEx_GetLPTIMCLKFreq+0x2ac>)
34189372:	4293      	cmp	r3, r2
34189374:	f000 8165 	beq.w	34189642 <RCCEx_GetLPTIMCLKFreq+0x326>
34189378:	4a93      	ldr	r2, [pc, #588]	@ (341895c8 <RCCEx_GetLPTIMCLKFreq+0x2ac>)
3418937a:	4293      	cmp	r3, r2
3418937c:	f200 816b 	bhi.w	34189656 <RCCEx_GetLPTIMCLKFreq+0x33a>
34189380:	4a92      	ldr	r2, [pc, #584]	@ (341895cc <RCCEx_GetLPTIMCLKFreq+0x2b0>)
34189382:	4293      	cmp	r3, r2
34189384:	f000 8154 	beq.w	34189630 <RCCEx_GetLPTIMCLKFreq+0x314>
34189388:	4a90      	ldr	r2, [pc, #576]	@ (341895cc <RCCEx_GetLPTIMCLKFreq+0x2b0>)
3418938a:	4293      	cmp	r3, r2
3418938c:	f200 8163 	bhi.w	34189656 <RCCEx_GetLPTIMCLKFreq+0x33a>
34189390:	4a8f      	ldr	r2, [pc, #572]	@ (341895d0 <RCCEx_GetLPTIMCLKFreq+0x2b4>)
34189392:	4293      	cmp	r3, r2
34189394:	f000 814c 	beq.w	34189630 <RCCEx_GetLPTIMCLKFreq+0x314>
34189398:	4a8d      	ldr	r2, [pc, #564]	@ (341895d0 <RCCEx_GetLPTIMCLKFreq+0x2b4>)
3418939a:	4293      	cmp	r3, r2
3418939c:	f200 815b 	bhi.w	34189656 <RCCEx_GetLPTIMCLKFreq+0x33a>
341893a0:	4a8c      	ldr	r2, [pc, #560]	@ (341895d4 <RCCEx_GetLPTIMCLKFreq+0x2b8>)
341893a2:	4293      	cmp	r3, r2
341893a4:	f000 8144 	beq.w	34189630 <RCCEx_GetLPTIMCLKFreq+0x314>
341893a8:	4a8a      	ldr	r2, [pc, #552]	@ (341895d4 <RCCEx_GetLPTIMCLKFreq+0x2b8>)
341893aa:	4293      	cmp	r3, r2
341893ac:	f200 8153 	bhi.w	34189656 <RCCEx_GetLPTIMCLKFreq+0x33a>
341893b0:	4a89      	ldr	r2, [pc, #548]	@ (341895d8 <RCCEx_GetLPTIMCLKFreq+0x2bc>)
341893b2:	4293      	cmp	r3, r2
341893b4:	f000 813c 	beq.w	34189630 <RCCEx_GetLPTIMCLKFreq+0x314>
341893b8:	4a87      	ldr	r2, [pc, #540]	@ (341895d8 <RCCEx_GetLPTIMCLKFreq+0x2bc>)
341893ba:	4293      	cmp	r3, r2
341893bc:	f200 814b 	bhi.w	34189656 <RCCEx_GetLPTIMCLKFreq+0x33a>
341893c0:	4a86      	ldr	r2, [pc, #536]	@ (341895dc <RCCEx_GetLPTIMCLKFreq+0x2c0>)
341893c2:	4293      	cmp	r3, r2
341893c4:	f000 8134 	beq.w	34189630 <RCCEx_GetLPTIMCLKFreq+0x314>
341893c8:	4a84      	ldr	r2, [pc, #528]	@ (341895dc <RCCEx_GetLPTIMCLKFreq+0x2c0>)
341893ca:	4293      	cmp	r3, r2
341893cc:	f200 8143 	bhi.w	34189656 <RCCEx_GetLPTIMCLKFreq+0x33a>
341893d0:	4a83      	ldr	r2, [pc, #524]	@ (341895e0 <RCCEx_GetLPTIMCLKFreq+0x2c4>)
341893d2:	4293      	cmp	r3, r2
341893d4:	f000 80e7 	beq.w	341895a6 <RCCEx_GetLPTIMCLKFreq+0x28a>
341893d8:	4a81      	ldr	r2, [pc, #516]	@ (341895e0 <RCCEx_GetLPTIMCLKFreq+0x2c4>)
341893da:	4293      	cmp	r3, r2
341893dc:	f200 813b 	bhi.w	34189656 <RCCEx_GetLPTIMCLKFreq+0x33a>
341893e0:	4a80      	ldr	r2, [pc, #512]	@ (341895e4 <RCCEx_GetLPTIMCLKFreq+0x2c8>)
341893e2:	4293      	cmp	r3, r2
341893e4:	f000 80df 	beq.w	341895a6 <RCCEx_GetLPTIMCLKFreq+0x28a>
341893e8:	4a7e      	ldr	r2, [pc, #504]	@ (341895e4 <RCCEx_GetLPTIMCLKFreq+0x2c8>)
341893ea:	4293      	cmp	r3, r2
341893ec:	f200 8133 	bhi.w	34189656 <RCCEx_GetLPTIMCLKFreq+0x33a>
341893f0:	4a7d      	ldr	r2, [pc, #500]	@ (341895e8 <RCCEx_GetLPTIMCLKFreq+0x2cc>)
341893f2:	4293      	cmp	r3, r2
341893f4:	f000 80d7 	beq.w	341895a6 <RCCEx_GetLPTIMCLKFreq+0x28a>
341893f8:	4a7b      	ldr	r2, [pc, #492]	@ (341895e8 <RCCEx_GetLPTIMCLKFreq+0x2cc>)
341893fa:	4293      	cmp	r3, r2
341893fc:	f200 812b 	bhi.w	34189656 <RCCEx_GetLPTIMCLKFreq+0x33a>
34189400:	4a7a      	ldr	r2, [pc, #488]	@ (341895ec <RCCEx_GetLPTIMCLKFreq+0x2d0>)
34189402:	4293      	cmp	r3, r2
34189404:	f000 80cf 	beq.w	341895a6 <RCCEx_GetLPTIMCLKFreq+0x28a>
34189408:	4a78      	ldr	r2, [pc, #480]	@ (341895ec <RCCEx_GetLPTIMCLKFreq+0x2d0>)
3418940a:	4293      	cmp	r3, r2
3418940c:	f200 8123 	bhi.w	34189656 <RCCEx_GetLPTIMCLKFreq+0x33a>
34189410:	4a77      	ldr	r2, [pc, #476]	@ (341895f0 <RCCEx_GetLPTIMCLKFreq+0x2d4>)
34189412:	4293      	cmp	r3, r2
34189414:	f000 80c7 	beq.w	341895a6 <RCCEx_GetLPTIMCLKFreq+0x28a>
34189418:	4a75      	ldr	r2, [pc, #468]	@ (341895f0 <RCCEx_GetLPTIMCLKFreq+0x2d4>)
3418941a:	4293      	cmp	r3, r2
3418941c:	f200 811b 	bhi.w	34189656 <RCCEx_GetLPTIMCLKFreq+0x33a>
34189420:	4a74      	ldr	r2, [pc, #464]	@ (341895f4 <RCCEx_GetLPTIMCLKFreq+0x2d8>)
34189422:	4293      	cmp	r3, r2
34189424:	d07b      	beq.n	3418951e <RCCEx_GetLPTIMCLKFreq+0x202>
34189426:	4a73      	ldr	r2, [pc, #460]	@ (341895f4 <RCCEx_GetLPTIMCLKFreq+0x2d8>)
34189428:	4293      	cmp	r3, r2
3418942a:	f200 8114 	bhi.w	34189656 <RCCEx_GetLPTIMCLKFreq+0x33a>
3418942e:	4a72      	ldr	r2, [pc, #456]	@ (341895f8 <RCCEx_GetLPTIMCLKFreq+0x2dc>)
34189430:	4293      	cmp	r3, r2
34189432:	d074      	beq.n	3418951e <RCCEx_GetLPTIMCLKFreq+0x202>
34189434:	4a70      	ldr	r2, [pc, #448]	@ (341895f8 <RCCEx_GetLPTIMCLKFreq+0x2dc>)
34189436:	4293      	cmp	r3, r2
34189438:	f200 810d 	bhi.w	34189656 <RCCEx_GetLPTIMCLKFreq+0x33a>
3418943c:	4a6f      	ldr	r2, [pc, #444]	@ (341895fc <RCCEx_GetLPTIMCLKFreq+0x2e0>)
3418943e:	4293      	cmp	r3, r2
34189440:	d06d      	beq.n	3418951e <RCCEx_GetLPTIMCLKFreq+0x202>
34189442:	4a6e      	ldr	r2, [pc, #440]	@ (341895fc <RCCEx_GetLPTIMCLKFreq+0x2e0>)
34189444:	4293      	cmp	r3, r2
34189446:	f200 8106 	bhi.w	34189656 <RCCEx_GetLPTIMCLKFreq+0x33a>
3418944a:	4a6d      	ldr	r2, [pc, #436]	@ (34189600 <RCCEx_GetLPTIMCLKFreq+0x2e4>)
3418944c:	4293      	cmp	r3, r2
3418944e:	d066      	beq.n	3418951e <RCCEx_GetLPTIMCLKFreq+0x202>
34189450:	4a6b      	ldr	r2, [pc, #428]	@ (34189600 <RCCEx_GetLPTIMCLKFreq+0x2e4>)
34189452:	4293      	cmp	r3, r2
34189454:	f200 80ff 	bhi.w	34189656 <RCCEx_GetLPTIMCLKFreq+0x33a>
34189458:	4a6a      	ldr	r2, [pc, #424]	@ (34189604 <RCCEx_GetLPTIMCLKFreq+0x2e8>)
3418945a:	4293      	cmp	r3, r2
3418945c:	d05f      	beq.n	3418951e <RCCEx_GetLPTIMCLKFreq+0x202>
3418945e:	4a69      	ldr	r2, [pc, #420]	@ (34189604 <RCCEx_GetLPTIMCLKFreq+0x2e8>)
34189460:	4293      	cmp	r3, r2
34189462:	f200 80f8 	bhi.w	34189656 <RCCEx_GetLPTIMCLKFreq+0x33a>
34189466:	4a68      	ldr	r2, [pc, #416]	@ (34189608 <RCCEx_GetLPTIMCLKFreq+0x2ec>)
34189468:	4293      	cmp	r3, r2
3418946a:	d053      	beq.n	34189514 <RCCEx_GetLPTIMCLKFreq+0x1f8>
3418946c:	4a66      	ldr	r2, [pc, #408]	@ (34189608 <RCCEx_GetLPTIMCLKFreq+0x2ec>)
3418946e:	4293      	cmp	r3, r2
34189470:	f200 80f1 	bhi.w	34189656 <RCCEx_GetLPTIMCLKFreq+0x33a>
34189474:	4a65      	ldr	r2, [pc, #404]	@ (3418960c <RCCEx_GetLPTIMCLKFreq+0x2f0>)
34189476:	4293      	cmp	r3, r2
34189478:	d04c      	beq.n	34189514 <RCCEx_GetLPTIMCLKFreq+0x1f8>
3418947a:	4a64      	ldr	r2, [pc, #400]	@ (3418960c <RCCEx_GetLPTIMCLKFreq+0x2f0>)
3418947c:	4293      	cmp	r3, r2
3418947e:	f200 80ea 	bhi.w	34189656 <RCCEx_GetLPTIMCLKFreq+0x33a>
34189482:	4a63      	ldr	r2, [pc, #396]	@ (34189610 <RCCEx_GetLPTIMCLKFreq+0x2f4>)
34189484:	4293      	cmp	r3, r2
34189486:	d045      	beq.n	34189514 <RCCEx_GetLPTIMCLKFreq+0x1f8>
34189488:	4a61      	ldr	r2, [pc, #388]	@ (34189610 <RCCEx_GetLPTIMCLKFreq+0x2f4>)
3418948a:	4293      	cmp	r3, r2
3418948c:	f200 80e3 	bhi.w	34189656 <RCCEx_GetLPTIMCLKFreq+0x33a>
34189490:	4a60      	ldr	r2, [pc, #384]	@ (34189614 <RCCEx_GetLPTIMCLKFreq+0x2f8>)
34189492:	4293      	cmp	r3, r2
34189494:	d03e      	beq.n	34189514 <RCCEx_GetLPTIMCLKFreq+0x1f8>
34189496:	4a5f      	ldr	r2, [pc, #380]	@ (34189614 <RCCEx_GetLPTIMCLKFreq+0x2f8>)
34189498:	4293      	cmp	r3, r2
3418949a:	f200 80dc 	bhi.w	34189656 <RCCEx_GetLPTIMCLKFreq+0x33a>
3418949e:	4a5e      	ldr	r2, [pc, #376]	@ (34189618 <RCCEx_GetLPTIMCLKFreq+0x2fc>)
341894a0:	4293      	cmp	r3, r2
341894a2:	d037      	beq.n	34189514 <RCCEx_GetLPTIMCLKFreq+0x1f8>
341894a4:	4a5c      	ldr	r2, [pc, #368]	@ (34189618 <RCCEx_GetLPTIMCLKFreq+0x2fc>)
341894a6:	4293      	cmp	r3, r2
341894a8:	f200 80d5 	bhi.w	34189656 <RCCEx_GetLPTIMCLKFreq+0x33a>
341894ac:	4a5b      	ldr	r2, [pc, #364]	@ (3418961c <RCCEx_GetLPTIMCLKFreq+0x300>)
341894ae:	4293      	cmp	r3, r2
341894b0:	d024      	beq.n	341894fc <RCCEx_GetLPTIMCLKFreq+0x1e0>
341894b2:	4a5a      	ldr	r2, [pc, #360]	@ (3418961c <RCCEx_GetLPTIMCLKFreq+0x300>)
341894b4:	4293      	cmp	r3, r2
341894b6:	f200 80ce 	bhi.w	34189656 <RCCEx_GetLPTIMCLKFreq+0x33a>
341894ba:	4a59      	ldr	r2, [pc, #356]	@ (34189620 <RCCEx_GetLPTIMCLKFreq+0x304>)
341894bc:	4293      	cmp	r3, r2
341894be:	d01d      	beq.n	341894fc <RCCEx_GetLPTIMCLKFreq+0x1e0>
341894c0:	4a57      	ldr	r2, [pc, #348]	@ (34189620 <RCCEx_GetLPTIMCLKFreq+0x304>)
341894c2:	4293      	cmp	r3, r2
341894c4:	f200 80c7 	bhi.w	34189656 <RCCEx_GetLPTIMCLKFreq+0x33a>
341894c8:	4a56      	ldr	r2, [pc, #344]	@ (34189624 <RCCEx_GetLPTIMCLKFreq+0x308>)
341894ca:	4293      	cmp	r3, r2
341894cc:	d016      	beq.n	341894fc <RCCEx_GetLPTIMCLKFreq+0x1e0>
341894ce:	4a55      	ldr	r2, [pc, #340]	@ (34189624 <RCCEx_GetLPTIMCLKFreq+0x308>)
341894d0:	4293      	cmp	r3, r2
341894d2:	f200 80c0 	bhi.w	34189656 <RCCEx_GetLPTIMCLKFreq+0x33a>
341894d6:	4a54      	ldr	r2, [pc, #336]	@ (34189628 <RCCEx_GetLPTIMCLKFreq+0x30c>)
341894d8:	4293      	cmp	r3, r2
341894da:	d003      	beq.n	341894e4 <RCCEx_GetLPTIMCLKFreq+0x1c8>
341894dc:	4a53      	ldr	r2, [pc, #332]	@ (3418962c <RCCEx_GetLPTIMCLKFreq+0x310>)
341894de:	4293      	cmp	r3, r2
341894e0:	d00c      	beq.n	341894fc <RCCEx_GetLPTIMCLKFreq+0x1e0>
      lptim_frequency = LL_RCC_CALC_TIMG_FREQ(HAL_RCC_GetSysClockFreq(), LL_RCC_GetTIMPrescaler());
      break;

    default:
      /* Unexpected case */
      break;
341894e2:	e0b8      	b.n	34189656 <RCCEx_GetLPTIMCLKFreq+0x33a>
      lptim_frequency = RCCEx_GetPCLK1Freq(RCCEx_GetHCLKFreq(HAL_RCC_GetSysClockFreq()));
341894e4:	f7f9 fce6 	bl	34182eb4 <HAL_RCC_GetSysClockFreq>
341894e8:	4603      	mov	r3, r0
341894ea:	4618      	mov	r0, r3
341894ec:	f7fe fc86 	bl	34187dfc <RCCEx_GetHCLKFreq>
341894f0:	4603      	mov	r3, r0
341894f2:	4618      	mov	r0, r3
341894f4:	f7fe fc93 	bl	34187e1e <RCCEx_GetPCLK1Freq>
341894f8:	60f8      	str	r0, [r7, #12]
      break;
341894fa:	e0b3      	b.n	34189664 <RCCEx_GetLPTIMCLKFreq+0x348>
      lptim_frequency = RCCEx_GetPCLK4Freq(RCCEx_GetHCLKFreq(HAL_RCC_GetSysClockFreq()));
341894fc:	f7f9 fcda 	bl	34182eb4 <HAL_RCC_GetSysClockFreq>
34189500:	4603      	mov	r3, r0
34189502:	4618      	mov	r0, r3
34189504:	f7fe fc7a 	bl	34187dfc <RCCEx_GetHCLKFreq>
34189508:	4603      	mov	r3, r0
3418950a:	4618      	mov	r0, r3
3418950c:	f7fe fca8 	bl	34187e60 <RCCEx_GetPCLK4Freq>
34189510:	60f8      	str	r0, [r7, #12]
      break;
34189512:	e0a7      	b.n	34189664 <RCCEx_GetLPTIMCLKFreq+0x348>
      lptim_frequency = RCCEx_GetCLKPCLKFreq(LL_RCC_CLKP_CLKSOURCE);
34189514:	2007      	movs	r0, #7
34189516:	f7fe ff5d 	bl	341883d4 <RCCEx_GetCLKPCLKFreq>
3418951a:	60f8      	str	r0, [r7, #12]
      break;
3418951c:	e0a2      	b.n	34189664 <RCCEx_GetLPTIMCLKFreq+0x348>
      if (LL_RCC_IC15_IsEnabled() != 0U)
3418951e:	f7fb fa41 	bl	341849a4 <LL_RCC_IC15_IsEnabled>
34189522:	4603      	mov	r3, r0
34189524:	2b00      	cmp	r3, #0
34189526:	f000 8098 	beq.w	3418965a <RCCEx_GetLPTIMCLKFreq+0x33e>
        ic_divider = LL_RCC_IC15_GetDivider();
3418952a:	f7fb fa5d 	bl	341849e8 <LL_RCC_IC15_GetDivider>
3418952e:	60b8      	str	r0, [r7, #8]
        switch (LL_RCC_IC15_GetSource())
34189530:	f7fb fa4c 	bl	341849cc <LL_RCC_IC15_GetSource>
34189534:	4603      	mov	r3, r0
34189536:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418953a:	d029      	beq.n	34189590 <RCCEx_GetLPTIMCLKFreq+0x274>
3418953c:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34189540:	d82f      	bhi.n	341895a2 <RCCEx_GetLPTIMCLKFreq+0x286>
34189542:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34189546:	d01a      	beq.n	3418957e <RCCEx_GetLPTIMCLKFreq+0x262>
34189548:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418954c:	d829      	bhi.n	341895a2 <RCCEx_GetLPTIMCLKFreq+0x286>
3418954e:	2b00      	cmp	r3, #0
34189550:	d003      	beq.n	3418955a <RCCEx_GetLPTIMCLKFreq+0x23e>
34189552:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
34189556:	d009      	beq.n	3418956c <RCCEx_GetLPTIMCLKFreq+0x250>
            break;
34189558:	e023      	b.n	341895a2 <RCCEx_GetLPTIMCLKFreq+0x286>
            lptim_frequency = HAL_RCCEx_GetPLL1CLKFreq();
3418955a:	f7fe fb37 	bl	34187bcc <HAL_RCCEx_GetPLL1CLKFreq>
3418955e:	60f8      	str	r0, [r7, #12]
            lptim_frequency = lptim_frequency / ic_divider;
34189560:	68fa      	ldr	r2, [r7, #12]
34189562:	68bb      	ldr	r3, [r7, #8]
34189564:	fbb2 f3f3 	udiv	r3, r2, r3
34189568:	60fb      	str	r3, [r7, #12]
            break;
3418956a:	e01b      	b.n	341895a4 <RCCEx_GetLPTIMCLKFreq+0x288>
            lptim_frequency = HAL_RCCEx_GetPLL2CLKFreq();
3418956c:	f7fe fb74 	bl	34187c58 <HAL_RCCEx_GetPLL2CLKFreq>
34189570:	60f8      	str	r0, [r7, #12]
            lptim_frequency = lptim_frequency / ic_divider;
34189572:	68fa      	ldr	r2, [r7, #12]
34189574:	68bb      	ldr	r3, [r7, #8]
34189576:	fbb2 f3f3 	udiv	r3, r2, r3
3418957a:	60fb      	str	r3, [r7, #12]
            break;
3418957c:	e012      	b.n	341895a4 <RCCEx_GetLPTIMCLKFreq+0x288>
            lptim_frequency = HAL_RCCEx_GetPLL3CLKFreq();
3418957e:	f7fe fbb1 	bl	34187ce4 <HAL_RCCEx_GetPLL3CLKFreq>
34189582:	60f8      	str	r0, [r7, #12]
            lptim_frequency = lptim_frequency / ic_divider;
34189584:	68fa      	ldr	r2, [r7, #12]
34189586:	68bb      	ldr	r3, [r7, #8]
34189588:	fbb2 f3f3 	udiv	r3, r2, r3
3418958c:	60fb      	str	r3, [r7, #12]
            break;
3418958e:	e009      	b.n	341895a4 <RCCEx_GetLPTIMCLKFreq+0x288>
            lptim_frequency = HAL_RCCEx_GetPLL4CLKFreq();
34189590:	f7fe fbee 	bl	34187d70 <HAL_RCCEx_GetPLL4CLKFreq>
34189594:	60f8      	str	r0, [r7, #12]
            lptim_frequency = lptim_frequency / ic_divider;
34189596:	68fa      	ldr	r2, [r7, #12]
34189598:	68bb      	ldr	r3, [r7, #8]
3418959a:	fbb2 f3f3 	udiv	r3, r2, r3
3418959e:	60fb      	str	r3, [r7, #12]
            break;
341895a0:	e000      	b.n	341895a4 <RCCEx_GetLPTIMCLKFreq+0x288>
            break;
341895a2:	bf00      	nop
      break;
341895a4:	e059      	b.n	3418965a <RCCEx_GetLPTIMCLKFreq+0x33e>
      if (LL_RCC_LSE_IsReady() != 0U)
341895a6:	f7fa f8d9 	bl	3418375c <LL_RCC_LSE_IsReady>
341895aa:	4603      	mov	r3, r0
341895ac:	2b00      	cmp	r3, #0
341895ae:	d056      	beq.n	3418965e <RCCEx_GetLPTIMCLKFreq+0x342>
        lptim_frequency = LSE_VALUE;
341895b0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
341895b4:	60fb      	str	r3, [r7, #12]
      break;
341895b6:	e052      	b.n	3418965e <RCCEx_GetLPTIMCLKFreq+0x342>
341895b8:	0705182c 	.word	0x0705182c
341895bc:	0705142c 	.word	0x0705142c
341895c0:	0705102c 	.word	0x0705102c
341895c4:	07050c2c 	.word	0x07050c2c
341895c8:	0705082c 	.word	0x0705082c
341895cc:	0704182c 	.word	0x0704182c
341895d0:	0704142c 	.word	0x0704142c
341895d4:	0704102c 	.word	0x0704102c
341895d8:	07040c2c 	.word	0x07040c2c
341895dc:	0704082c 	.word	0x0704082c
341895e0:	0703182c 	.word	0x0703182c
341895e4:	0703142c 	.word	0x0703142c
341895e8:	0703102c 	.word	0x0703102c
341895ec:	07030c2c 	.word	0x07030c2c
341895f0:	0703082c 	.word	0x0703082c
341895f4:	0702182c 	.word	0x0702182c
341895f8:	0702142c 	.word	0x0702142c
341895fc:	0702102c 	.word	0x0702102c
34189600:	07020c2c 	.word	0x07020c2c
34189604:	0702082c 	.word	0x0702082c
34189608:	0701182c 	.word	0x0701182c
3418960c:	0701142c 	.word	0x0701142c
34189610:	0701102c 	.word	0x0701102c
34189614:	07010c2c 	.word	0x07010c2c
34189618:	0701082c 	.word	0x0701082c
3418961c:	0700182c 	.word	0x0700182c
34189620:	0700142c 	.word	0x0700142c
34189624:	0700102c 	.word	0x0700102c
34189628:	0700082c 	.word	0x0700082c
3418962c:	07000c2c 	.word	0x07000c2c
      if (LL_RCC_LSI_IsReady() != 0U)
34189630:	f7fa f8a6 	bl	34183780 <LL_RCC_LSI_IsReady>
34189634:	4603      	mov	r3, r0
34189636:	2b00      	cmp	r3, #0
34189638:	d013      	beq.n	34189662 <RCCEx_GetLPTIMCLKFreq+0x346>
        lptim_frequency = LSI_VALUE;
3418963a:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
3418963e:	60fb      	str	r3, [r7, #12]
      break;
34189640:	e00f      	b.n	34189662 <RCCEx_GetLPTIMCLKFreq+0x346>
      lptim_frequency = LL_RCC_CALC_TIMG_FREQ(HAL_RCC_GetSysClockFreq(), LL_RCC_GetTIMPrescaler());
34189642:	f7f9 fc37 	bl	34182eb4 <HAL_RCC_GetSysClockFreq>
34189646:	4604      	mov	r4, r0
34189648:	f7fa fcb0 	bl	34183fac <LL_RCC_GetTIMPrescaler>
3418964c:	4603      	mov	r3, r0
3418964e:	fa24 f303 	lsr.w	r3, r4, r3
34189652:	60fb      	str	r3, [r7, #12]
      break;
34189654:	e006      	b.n	34189664 <RCCEx_GetLPTIMCLKFreq+0x348>
      break;
34189656:	bf00      	nop
34189658:	e004      	b.n	34189664 <RCCEx_GetLPTIMCLKFreq+0x348>
      break;
3418965a:	bf00      	nop
3418965c:	e002      	b.n	34189664 <RCCEx_GetLPTIMCLKFreq+0x348>
      break;
3418965e:	bf00      	nop
34189660:	e000      	b.n	34189664 <RCCEx_GetLPTIMCLKFreq+0x348>
      break;
34189662:	bf00      	nop
  }

  return lptim_frequency;
34189664:	68fb      	ldr	r3, [r7, #12]
}
34189666:	4618      	mov	r0, r3
34189668:	3714      	adds	r7, #20
3418966a:	46bd      	mov	sp, r7
3418966c:	bd90      	pop	{r4, r7, pc}
3418966e:	bf00      	nop

34189670 <RCCEx_GetLPUARTCLKFreq>:
  *         @arg @ref RCCEx_LPUART1_Clock_Source
  * @retval LPUART clock frequency (in Hz)
  *         - @ref  RCC_PERIPH_FREQUENCY_NO indicates that oscillator is not ready
  */
static uint32_t RCCEx_GetLPUARTCLKFreq(uint32_t LPUARTxSource)
{
34189670:	b580      	push	{r7, lr}
34189672:	b084      	sub	sp, #16
34189674:	af00      	add	r7, sp, #0
34189676:	6078      	str	r0, [r7, #4]
  uint32_t lpuart_frequency = RCC_PERIPH_FREQUENCY_NO;
34189678:	2300      	movs	r3, #0
3418967a:	60fb      	str	r3, [r7, #12]
  uint32_t ic_divider;

  switch (LL_RCC_GetLPUARTClockSource(LPUARTxSource))
3418967c:	6878      	ldr	r0, [r7, #4]
3418967e:	f7fa fb97 	bl	34183db0 <LL_RCC_GetLPUARTClockSource>
34189682:	4603      	mov	r3, r0
34189684:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
34189688:	f000 80c0 	beq.w	3418980c <RCCEx_GetLPUARTCLKFreq+0x19c>
3418968c:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
34189690:	f200 80db 	bhi.w	3418984a <RCCEx_GetLPUARTCLKFreq+0x1da>
34189694:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
34189698:	f000 80c6 	beq.w	34189828 <RCCEx_GetLPUARTCLKFreq+0x1b8>
3418969c:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
341896a0:	f200 80d3 	bhi.w	3418984a <RCCEx_GetLPUARTCLKFreq+0x1da>
341896a4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
341896a8:	f000 80c6 	beq.w	34189838 <RCCEx_GetLPUARTCLKFreq+0x1c8>
341896ac:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
341896b0:	f200 80cb 	bhi.w	3418984a <RCCEx_GetLPUARTCLKFreq+0x1da>
341896b4:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
341896b8:	d065      	beq.n	34189786 <RCCEx_GetLPUARTCLKFreq+0x116>
341896ba:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
341896be:	f200 80c4 	bhi.w	3418984a <RCCEx_GetLPUARTCLKFreq+0x1da>
341896c2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
341896c6:	d01a      	beq.n	341896fe <RCCEx_GetLPUARTCLKFreq+0x8e>
341896c8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
341896cc:	f200 80bd 	bhi.w	3418984a <RCCEx_GetLPUARTCLKFreq+0x1da>
341896d0:	2b00      	cmp	r3, #0
341896d2:	d003      	beq.n	341896dc <RCCEx_GetLPUARTCLKFreq+0x6c>
341896d4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
341896d8:	d00c      	beq.n	341896f4 <RCCEx_GetLPUARTCLKFreq+0x84>
      }
      break;

    default:
      /* Unexpected case */
      break;
341896da:	e0b6      	b.n	3418984a <RCCEx_GetLPUARTCLKFreq+0x1da>
      lpuart_frequency = RCCEx_GetPCLK4Freq(RCCEx_GetHCLKFreq(HAL_RCC_GetSysClockFreq()));
341896dc:	f7f9 fbea 	bl	34182eb4 <HAL_RCC_GetSysClockFreq>
341896e0:	4603      	mov	r3, r0
341896e2:	4618      	mov	r0, r3
341896e4:	f7fe fb8a 	bl	34187dfc <RCCEx_GetHCLKFreq>
341896e8:	4603      	mov	r3, r0
341896ea:	4618      	mov	r0, r3
341896ec:	f7fe fbb8 	bl	34187e60 <RCCEx_GetPCLK4Freq>
341896f0:	60f8      	str	r0, [r7, #12]
      break;
341896f2:	e0b5      	b.n	34189860 <RCCEx_GetLPUARTCLKFreq+0x1f0>
      lpuart_frequency = RCCEx_GetCLKPCLKFreq(LL_RCC_CLKP_CLKSOURCE);
341896f4:	2007      	movs	r0, #7
341896f6:	f7fe fe6d 	bl	341883d4 <RCCEx_GetCLKPCLKFreq>
341896fa:	60f8      	str	r0, [r7, #12]
      break;
341896fc:	e0b0      	b.n	34189860 <RCCEx_GetLPUARTCLKFreq+0x1f0>
      if (LL_RCC_IC9_IsEnabled() != 0U)
341896fe:	f7fb f811 	bl	34184724 <LL_RCC_IC9_IsEnabled>
34189702:	4603      	mov	r3, r0
34189704:	2b00      	cmp	r3, #0
34189706:	f000 80a2 	beq.w	3418984e <RCCEx_GetLPUARTCLKFreq+0x1de>
        ic_divider = LL_RCC_IC9_GetDivider();
3418970a:	f7fb f82d 	bl	34184768 <LL_RCC_IC9_GetDivider>
3418970e:	60b8      	str	r0, [r7, #8]
        switch (LL_RCC_IC9_GetSource())
34189710:	f7fb f81c 	bl	3418474c <LL_RCC_IC9_GetSource>
34189714:	4603      	mov	r3, r0
34189716:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418971a:	d029      	beq.n	34189770 <RCCEx_GetLPUARTCLKFreq+0x100>
3418971c:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34189720:	d82f      	bhi.n	34189782 <RCCEx_GetLPUARTCLKFreq+0x112>
34189722:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34189726:	d01a      	beq.n	3418975e <RCCEx_GetLPUARTCLKFreq+0xee>
34189728:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418972c:	d829      	bhi.n	34189782 <RCCEx_GetLPUARTCLKFreq+0x112>
3418972e:	2b00      	cmp	r3, #0
34189730:	d003      	beq.n	3418973a <RCCEx_GetLPUARTCLKFreq+0xca>
34189732:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
34189736:	d009      	beq.n	3418974c <RCCEx_GetLPUARTCLKFreq+0xdc>
            break;
34189738:	e023      	b.n	34189782 <RCCEx_GetLPUARTCLKFreq+0x112>
            lpuart_frequency = HAL_RCCEx_GetPLL1CLKFreq();
3418973a:	f7fe fa47 	bl	34187bcc <HAL_RCCEx_GetPLL1CLKFreq>
3418973e:	60f8      	str	r0, [r7, #12]
            lpuart_frequency = lpuart_frequency / ic_divider;
34189740:	68fa      	ldr	r2, [r7, #12]
34189742:	68bb      	ldr	r3, [r7, #8]
34189744:	fbb2 f3f3 	udiv	r3, r2, r3
34189748:	60fb      	str	r3, [r7, #12]
            break;
3418974a:	e01b      	b.n	34189784 <RCCEx_GetLPUARTCLKFreq+0x114>
            lpuart_frequency = HAL_RCCEx_GetPLL2CLKFreq();
3418974c:	f7fe fa84 	bl	34187c58 <HAL_RCCEx_GetPLL2CLKFreq>
34189750:	60f8      	str	r0, [r7, #12]
            lpuart_frequency = lpuart_frequency / ic_divider;
34189752:	68fa      	ldr	r2, [r7, #12]
34189754:	68bb      	ldr	r3, [r7, #8]
34189756:	fbb2 f3f3 	udiv	r3, r2, r3
3418975a:	60fb      	str	r3, [r7, #12]
            break;
3418975c:	e012      	b.n	34189784 <RCCEx_GetLPUARTCLKFreq+0x114>
            lpuart_frequency = HAL_RCCEx_GetPLL3CLKFreq();
3418975e:	f7fe fac1 	bl	34187ce4 <HAL_RCCEx_GetPLL3CLKFreq>
34189762:	60f8      	str	r0, [r7, #12]
            lpuart_frequency = lpuart_frequency / ic_divider;
34189764:	68fa      	ldr	r2, [r7, #12]
34189766:	68bb      	ldr	r3, [r7, #8]
34189768:	fbb2 f3f3 	udiv	r3, r2, r3
3418976c:	60fb      	str	r3, [r7, #12]
            break;
3418976e:	e009      	b.n	34189784 <RCCEx_GetLPUARTCLKFreq+0x114>
            lpuart_frequency = HAL_RCCEx_GetPLL4CLKFreq();
34189770:	f7fe fafe 	bl	34187d70 <HAL_RCCEx_GetPLL4CLKFreq>
34189774:	60f8      	str	r0, [r7, #12]
            lpuart_frequency = lpuart_frequency / ic_divider;
34189776:	68fa      	ldr	r2, [r7, #12]
34189778:	68bb      	ldr	r3, [r7, #8]
3418977a:	fbb2 f3f3 	udiv	r3, r2, r3
3418977e:	60fb      	str	r3, [r7, #12]
            break;
34189780:	e000      	b.n	34189784 <RCCEx_GetLPUARTCLKFreq+0x114>
            break;
34189782:	bf00      	nop
      break;
34189784:	e063      	b.n	3418984e <RCCEx_GetLPUARTCLKFreq+0x1de>
      if (LL_RCC_IC14_IsEnabled() != 0U)
34189786:	f7fb f8cd 	bl	34184924 <LL_RCC_IC14_IsEnabled>
3418978a:	4603      	mov	r3, r0
3418978c:	2b00      	cmp	r3, #0
3418978e:	d060      	beq.n	34189852 <RCCEx_GetLPUARTCLKFreq+0x1e2>
        ic_divider = LL_RCC_IC14_GetDivider();
34189790:	f7fb f8ea 	bl	34184968 <LL_RCC_IC14_GetDivider>
34189794:	60b8      	str	r0, [r7, #8]
        switch (LL_RCC_IC14_GetSource())
34189796:	f7fb f8d9 	bl	3418494c <LL_RCC_IC14_GetSource>
3418979a:	4603      	mov	r3, r0
3418979c:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
341897a0:	d029      	beq.n	341897f6 <RCCEx_GetLPUARTCLKFreq+0x186>
341897a2:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
341897a6:	d82f      	bhi.n	34189808 <RCCEx_GetLPUARTCLKFreq+0x198>
341897a8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
341897ac:	d01a      	beq.n	341897e4 <RCCEx_GetLPUARTCLKFreq+0x174>
341897ae:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
341897b2:	d829      	bhi.n	34189808 <RCCEx_GetLPUARTCLKFreq+0x198>
341897b4:	2b00      	cmp	r3, #0
341897b6:	d003      	beq.n	341897c0 <RCCEx_GetLPUARTCLKFreq+0x150>
341897b8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
341897bc:	d009      	beq.n	341897d2 <RCCEx_GetLPUARTCLKFreq+0x162>
            break;
341897be:	e023      	b.n	34189808 <RCCEx_GetLPUARTCLKFreq+0x198>
            lpuart_frequency = HAL_RCCEx_GetPLL1CLKFreq();
341897c0:	f7fe fa04 	bl	34187bcc <HAL_RCCEx_GetPLL1CLKFreq>
341897c4:	60f8      	str	r0, [r7, #12]
            lpuart_frequency = lpuart_frequency / ic_divider;
341897c6:	68fa      	ldr	r2, [r7, #12]
341897c8:	68bb      	ldr	r3, [r7, #8]
341897ca:	fbb2 f3f3 	udiv	r3, r2, r3
341897ce:	60fb      	str	r3, [r7, #12]
            break;
341897d0:	e01b      	b.n	3418980a <RCCEx_GetLPUARTCLKFreq+0x19a>
            lpuart_frequency = HAL_RCCEx_GetPLL2CLKFreq();
341897d2:	f7fe fa41 	bl	34187c58 <HAL_RCCEx_GetPLL2CLKFreq>
341897d6:	60f8      	str	r0, [r7, #12]
            lpuart_frequency = lpuart_frequency / ic_divider;
341897d8:	68fa      	ldr	r2, [r7, #12]
341897da:	68bb      	ldr	r3, [r7, #8]
341897dc:	fbb2 f3f3 	udiv	r3, r2, r3
341897e0:	60fb      	str	r3, [r7, #12]
            break;
341897e2:	e012      	b.n	3418980a <RCCEx_GetLPUARTCLKFreq+0x19a>
            lpuart_frequency = HAL_RCCEx_GetPLL3CLKFreq();
341897e4:	f7fe fa7e 	bl	34187ce4 <HAL_RCCEx_GetPLL3CLKFreq>
341897e8:	60f8      	str	r0, [r7, #12]
            lpuart_frequency = lpuart_frequency / ic_divider;
341897ea:	68fa      	ldr	r2, [r7, #12]
341897ec:	68bb      	ldr	r3, [r7, #8]
341897ee:	fbb2 f3f3 	udiv	r3, r2, r3
341897f2:	60fb      	str	r3, [r7, #12]
            break;
341897f4:	e009      	b.n	3418980a <RCCEx_GetLPUARTCLKFreq+0x19a>
            lpuart_frequency = HAL_RCCEx_GetPLL4CLKFreq();
341897f6:	f7fe fabb 	bl	34187d70 <HAL_RCCEx_GetPLL4CLKFreq>
341897fa:	60f8      	str	r0, [r7, #12]
            lpuart_frequency = lpuart_frequency / ic_divider;
341897fc:	68fa      	ldr	r2, [r7, #12]
341897fe:	68bb      	ldr	r3, [r7, #8]
34189800:	fbb2 f3f3 	udiv	r3, r2, r3
34189804:	60fb      	str	r3, [r7, #12]
            break;
34189806:	e000      	b.n	3418980a <RCCEx_GetLPUARTCLKFreq+0x19a>
            break;
34189808:	bf00      	nop
      break;
3418980a:	e022      	b.n	34189852 <RCCEx_GetLPUARTCLKFreq+0x1e2>
      if (LL_RCC_HSI_IsReady() != 0U)
3418980c:	f7f9 ff66 	bl	341836dc <LL_RCC_HSI_IsReady>
34189810:	4603      	mov	r3, r0
34189812:	2b00      	cmp	r3, #0
34189814:	d01f      	beq.n	34189856 <RCCEx_GetLPUARTCLKFreq+0x1e6>
        lpuart_frequency = HSI_VALUE >> (LL_RCC_HSI_GetDivider() >> RCC_HSICFGR_HSIDIV_Pos);
34189816:	f7f9 ff73 	bl	34183700 <LL_RCC_HSI_GetDivider>
3418981a:	4603      	mov	r3, r0
3418981c:	09db      	lsrs	r3, r3, #7
3418981e:	4a13      	ldr	r2, [pc, #76]	@ (3418986c <RCCEx_GetLPUARTCLKFreq+0x1fc>)
34189820:	fa22 f303 	lsr.w	r3, r2, r3
34189824:	60fb      	str	r3, [r7, #12]
      break;
34189826:	e016      	b.n	34189856 <RCCEx_GetLPUARTCLKFreq+0x1e6>
      if (LL_RCC_MSI_IsReady() != 0U)
34189828:	f7f9 ff78 	bl	3418371c <LL_RCC_MSI_IsReady>
3418982c:	4603      	mov	r3, r0
3418982e:	2b00      	cmp	r3, #0
34189830:	d013      	beq.n	3418985a <RCCEx_GetLPUARTCLKFreq+0x1ea>
        lpuart_frequency = MSI_VALUE;
34189832:	4b0f      	ldr	r3, [pc, #60]	@ (34189870 <RCCEx_GetLPUARTCLKFreq+0x200>)
34189834:	60fb      	str	r3, [r7, #12]
      break;
34189836:	e010      	b.n	3418985a <RCCEx_GetLPUARTCLKFreq+0x1ea>
      if (LL_RCC_LSE_IsReady() != 0U)
34189838:	f7f9 ff90 	bl	3418375c <LL_RCC_LSE_IsReady>
3418983c:	4603      	mov	r3, r0
3418983e:	2b00      	cmp	r3, #0
34189840:	d00d      	beq.n	3418985e <RCCEx_GetLPUARTCLKFreq+0x1ee>
        lpuart_frequency = LSE_VALUE;
34189842:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
34189846:	60fb      	str	r3, [r7, #12]
      break;
34189848:	e009      	b.n	3418985e <RCCEx_GetLPUARTCLKFreq+0x1ee>
      break;
3418984a:	bf00      	nop
3418984c:	e008      	b.n	34189860 <RCCEx_GetLPUARTCLKFreq+0x1f0>
      break;
3418984e:	bf00      	nop
34189850:	e006      	b.n	34189860 <RCCEx_GetLPUARTCLKFreq+0x1f0>
      break;
34189852:	bf00      	nop
34189854:	e004      	b.n	34189860 <RCCEx_GetLPUARTCLKFreq+0x1f0>
      break;
34189856:	bf00      	nop
34189858:	e002      	b.n	34189860 <RCCEx_GetLPUARTCLKFreq+0x1f0>
      break;
3418985a:	bf00      	nop
3418985c:	e000      	b.n	34189860 <RCCEx_GetLPUARTCLKFreq+0x1f0>
      break;
3418985e:	bf00      	nop
  }

  return lpuart_frequency;
34189860:	68fb      	ldr	r3, [r7, #12]
}
34189862:	4618      	mov	r0, r3
34189864:	3710      	adds	r7, #16
34189866:	46bd      	mov	sp, r7
34189868:	bd80      	pop	{r7, pc}
3418986a:	bf00      	nop
3418986c:	03d09000 	.word	0x03d09000
34189870:	003d0900 	.word	0x003d0900

34189874 <RCCEx_GetLTDCCLKFreq>:
  *         @arg @ref RCCEx_LTDC_Clock_Source
  * @retval LTDC clock frequency (in Hz)
  *         - @ref  RCC_PERIPH_FREQUENCY_NO indicates that oscillator is not ready
  */
static uint32_t RCCEx_GetLTDCCLKFreq(uint32_t LTDCxSource)
{
34189874:	b580      	push	{r7, lr}
34189876:	b084      	sub	sp, #16
34189878:	af00      	add	r7, sp, #0
3418987a:	6078      	str	r0, [r7, #4]
  uint32_t ltdc_frequency = RCC_PERIPH_FREQUENCY_NO;
3418987c:	2300      	movs	r3, #0
3418987e:	60fb      	str	r3, [r7, #12]
  uint32_t ic_divider;

  switch (LL_RCC_GetLTDCClockSource(LTDCxSource))
34189880:	6878      	ldr	r0, [r7, #4]
34189882:	f7fa faa7 	bl	34183dd4 <LL_RCC_GetLTDCClockSource>
34189886:	4603      	mov	r3, r0
34189888:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
3418988c:	d062      	beq.n	34189954 <RCCEx_GetLTDCCLKFreq+0xe0>
3418988e:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
34189892:	d86d      	bhi.n	34189970 <RCCEx_GetLTDCCLKFreq+0xfc>
34189894:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
34189898:	d019      	beq.n	341898ce <RCCEx_GetLTDCCLKFreq+0x5a>
3418989a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
3418989e:	d867      	bhi.n	34189970 <RCCEx_GetLTDCCLKFreq+0xfc>
341898a0:	2b00      	cmp	r3, #0
341898a2:	d003      	beq.n	341898ac <RCCEx_GetLTDCCLKFreq+0x38>
341898a4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
341898a8:	d00c      	beq.n	341898c4 <RCCEx_GetLTDCCLKFreq+0x50>
      }
      break;

    default:
      /* Unexpected case */
      break;
341898aa:	e061      	b.n	34189970 <RCCEx_GetLTDCCLKFreq+0xfc>
      ltdc_frequency = RCCEx_GetPCLK5Freq(RCCEx_GetHCLKFreq(HAL_RCC_GetSysClockFreq()));
341898ac:	f7f9 fb02 	bl	34182eb4 <HAL_RCC_GetSysClockFreq>
341898b0:	4603      	mov	r3, r0
341898b2:	4618      	mov	r0, r3
341898b4:	f7fe faa2 	bl	34187dfc <RCCEx_GetHCLKFreq>
341898b8:	4603      	mov	r3, r0
341898ba:	4618      	mov	r0, r3
341898bc:	f7fe fae1 	bl	34187e82 <RCCEx_GetPCLK5Freq>
341898c0:	60f8      	str	r0, [r7, #12]
      break;
341898c2:	e05a      	b.n	3418997a <RCCEx_GetLTDCCLKFreq+0x106>
      ltdc_frequency = RCCEx_GetCLKPCLKFreq(LL_RCC_CLKP_CLKSOURCE);
341898c4:	2007      	movs	r0, #7
341898c6:	f7fe fd85 	bl	341883d4 <RCCEx_GetCLKPCLKFreq>
341898ca:	60f8      	str	r0, [r7, #12]
      break;
341898cc:	e055      	b.n	3418997a <RCCEx_GetLTDCCLKFreq+0x106>
      if (LL_RCC_IC16_IsEnabled() != 0U)
341898ce:	f7fb f8a9 	bl	34184a24 <LL_RCC_IC16_IsEnabled>
341898d2:	4603      	mov	r3, r0
341898d4:	2b00      	cmp	r3, #0
341898d6:	d04d      	beq.n	34189974 <RCCEx_GetLTDCCLKFreq+0x100>
        ic_divider = LL_RCC_IC16_GetDivider();
341898d8:	f7fb f8c6 	bl	34184a68 <LL_RCC_IC16_GetDivider>
341898dc:	60b8      	str	r0, [r7, #8]
        switch (LL_RCC_IC16_GetSource())
341898de:	f7fb f8b5 	bl	34184a4c <LL_RCC_IC16_GetSource>
341898e2:	4603      	mov	r3, r0
341898e4:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
341898e8:	d029      	beq.n	3418993e <RCCEx_GetLTDCCLKFreq+0xca>
341898ea:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
341898ee:	d82f      	bhi.n	34189950 <RCCEx_GetLTDCCLKFreq+0xdc>
341898f0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
341898f4:	d01a      	beq.n	3418992c <RCCEx_GetLTDCCLKFreq+0xb8>
341898f6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
341898fa:	d829      	bhi.n	34189950 <RCCEx_GetLTDCCLKFreq+0xdc>
341898fc:	2b00      	cmp	r3, #0
341898fe:	d003      	beq.n	34189908 <RCCEx_GetLTDCCLKFreq+0x94>
34189900:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
34189904:	d009      	beq.n	3418991a <RCCEx_GetLTDCCLKFreq+0xa6>
            break;
34189906:	e023      	b.n	34189950 <RCCEx_GetLTDCCLKFreq+0xdc>
            ltdc_frequency = HAL_RCCEx_GetPLL1CLKFreq();
34189908:	f7fe f960 	bl	34187bcc <HAL_RCCEx_GetPLL1CLKFreq>
3418990c:	60f8      	str	r0, [r7, #12]
            ltdc_frequency = ltdc_frequency / ic_divider;
3418990e:	68fa      	ldr	r2, [r7, #12]
34189910:	68bb      	ldr	r3, [r7, #8]
34189912:	fbb2 f3f3 	udiv	r3, r2, r3
34189916:	60fb      	str	r3, [r7, #12]
            break;
34189918:	e01b      	b.n	34189952 <RCCEx_GetLTDCCLKFreq+0xde>
            ltdc_frequency = HAL_RCCEx_GetPLL2CLKFreq();
3418991a:	f7fe f99d 	bl	34187c58 <HAL_RCCEx_GetPLL2CLKFreq>
3418991e:	60f8      	str	r0, [r7, #12]
            ltdc_frequency = ltdc_frequency / ic_divider;
34189920:	68fa      	ldr	r2, [r7, #12]
34189922:	68bb      	ldr	r3, [r7, #8]
34189924:	fbb2 f3f3 	udiv	r3, r2, r3
34189928:	60fb      	str	r3, [r7, #12]
            break;
3418992a:	e012      	b.n	34189952 <RCCEx_GetLTDCCLKFreq+0xde>
            ltdc_frequency = HAL_RCCEx_GetPLL3CLKFreq();
3418992c:	f7fe f9da 	bl	34187ce4 <HAL_RCCEx_GetPLL3CLKFreq>
34189930:	60f8      	str	r0, [r7, #12]
            ltdc_frequency = ltdc_frequency / ic_divider;
34189932:	68fa      	ldr	r2, [r7, #12]
34189934:	68bb      	ldr	r3, [r7, #8]
34189936:	fbb2 f3f3 	udiv	r3, r2, r3
3418993a:	60fb      	str	r3, [r7, #12]
            break;
3418993c:	e009      	b.n	34189952 <RCCEx_GetLTDCCLKFreq+0xde>
            ltdc_frequency = HAL_RCCEx_GetPLL4CLKFreq();
3418993e:	f7fe fa17 	bl	34187d70 <HAL_RCCEx_GetPLL4CLKFreq>
34189942:	60f8      	str	r0, [r7, #12]
            ltdc_frequency = ltdc_frequency / ic_divider;
34189944:	68fa      	ldr	r2, [r7, #12]
34189946:	68bb      	ldr	r3, [r7, #8]
34189948:	fbb2 f3f3 	udiv	r3, r2, r3
3418994c:	60fb      	str	r3, [r7, #12]
            break;
3418994e:	e000      	b.n	34189952 <RCCEx_GetLTDCCLKFreq+0xde>
            break;
34189950:	bf00      	nop
      break;
34189952:	e00f      	b.n	34189974 <RCCEx_GetLTDCCLKFreq+0x100>
      if (LL_RCC_HSI_IsReady() != 0U)
34189954:	f7f9 fec2 	bl	341836dc <LL_RCC_HSI_IsReady>
34189958:	4603      	mov	r3, r0
3418995a:	2b00      	cmp	r3, #0
3418995c:	d00c      	beq.n	34189978 <RCCEx_GetLTDCCLKFreq+0x104>
        ltdc_frequency = HSI_VALUE >> (LL_RCC_HSI_GetDivider() >> RCC_HSICFGR_HSIDIV_Pos);
3418995e:	f7f9 fecf 	bl	34183700 <LL_RCC_HSI_GetDivider>
34189962:	4603      	mov	r3, r0
34189964:	09db      	lsrs	r3, r3, #7
34189966:	4a07      	ldr	r2, [pc, #28]	@ (34189984 <RCCEx_GetLTDCCLKFreq+0x110>)
34189968:	fa22 f303 	lsr.w	r3, r2, r3
3418996c:	60fb      	str	r3, [r7, #12]
      break;
3418996e:	e003      	b.n	34189978 <RCCEx_GetLTDCCLKFreq+0x104>
      break;
34189970:	bf00      	nop
34189972:	e002      	b.n	3418997a <RCCEx_GetLTDCCLKFreq+0x106>
      break;
34189974:	bf00      	nop
34189976:	e000      	b.n	3418997a <RCCEx_GetLTDCCLKFreq+0x106>
      break;
34189978:	bf00      	nop
  }

  return ltdc_frequency;
3418997a:	68fb      	ldr	r3, [r7, #12]
}
3418997c:	4618      	mov	r0, r3
3418997e:	3710      	adds	r7, #16
34189980:	46bd      	mov	sp, r7
34189982:	bd80      	pop	{r7, pc}
34189984:	03d09000 	.word	0x03d09000

34189988 <RCCEx_GetMDFCLKFreq>:
  *         @arg @ref RCCEx_MDF1_Clock_Source
  * @retval MDF clock frequency (in Hz)
  *         - @ref  RCC_PERIPH_FREQUENCY_NO indicates that oscillator is not ready
  */
static uint32_t RCCEx_GetMDFCLKFreq(uint32_t MDFxSource)
{
34189988:	b590      	push	{r4, r7, lr}
3418998a:	b085      	sub	sp, #20
3418998c:	af00      	add	r7, sp, #0
3418998e:	6078      	str	r0, [r7, #4]
  uint32_t adf_frequency = RCC_PERIPH_FREQUENCY_NO;
34189990:	2300      	movs	r3, #0
34189992:	60fb      	str	r3, [r7, #12]
  uint32_t ic_divider;

  switch (LL_RCC_GetMDFClockSource(MDFxSource))
34189994:	6878      	ldr	r0, [r7, #4]
34189996:	f7fa fa2f 	bl	34183df8 <LL_RCC_GetMDFClockSource>
3418999a:	4603      	mov	r3, r0
3418999c:	f5b3 2fe0 	cmp.w	r3, #458752	@ 0x70000
341899a0:	f000 80dd 	beq.w	34189b5e <RCCEx_GetMDFCLKFreq+0x1d6>
341899a4:	f5b3 2fe0 	cmp.w	r3, #458752	@ 0x70000
341899a8:	f200 80e3 	bhi.w	34189b72 <RCCEx_GetMDFCLKFreq+0x1ea>
341899ac:	f5b3 2fc0 	cmp.w	r3, #393216	@ 0x60000
341899b0:	f000 80d2 	beq.w	34189b58 <RCCEx_GetMDFCLKFreq+0x1d0>
341899b4:	f5b3 2fc0 	cmp.w	r3, #393216	@ 0x60000
341899b8:	f200 80db 	bhi.w	34189b72 <RCCEx_GetMDFCLKFreq+0x1ea>
341899bc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
341899c0:	f000 80b4 	beq.w	34189b2c <RCCEx_GetMDFCLKFreq+0x1a4>
341899c4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
341899c8:	f200 80d3 	bhi.w	34189b72 <RCCEx_GetMDFCLKFreq+0x1ea>
341899cc:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
341899d0:	f000 80ba 	beq.w	34189b48 <RCCEx_GetMDFCLKFreq+0x1c0>
341899d4:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
341899d8:	f200 80cb 	bhi.w	34189b72 <RCCEx_GetMDFCLKFreq+0x1ea>
341899dc:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
341899e0:	d061      	beq.n	34189aa6 <RCCEx_GetMDFCLKFreq+0x11e>
341899e2:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
341899e6:	f200 80c4 	bhi.w	34189b72 <RCCEx_GetMDFCLKFreq+0x1ea>
341899ea:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
341899ee:	d016      	beq.n	34189a1e <RCCEx_GetMDFCLKFreq+0x96>
341899f0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
341899f4:	f200 80bd 	bhi.w	34189b72 <RCCEx_GetMDFCLKFreq+0x1ea>
341899f8:	2b00      	cmp	r3, #0
341899fa:	d003      	beq.n	34189a04 <RCCEx_GetMDFCLKFreq+0x7c>
341899fc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
34189a00:	d008      	beq.n	34189a14 <RCCEx_GetMDFCLKFreq+0x8c>
      adf_frequency = LL_RCC_CALC_TIMG_FREQ(HAL_RCC_GetSysClockFreq(), LL_RCC_GetTIMPrescaler());
      break;

    default:
      /* Unexpected case */
      break;
34189a02:	e0b6      	b.n	34189b72 <RCCEx_GetMDFCLKFreq+0x1ea>
      adf_frequency = RCCEx_GetHCLKFreq(HAL_RCC_GetSysClockFreq());
34189a04:	f7f9 fa56 	bl	34182eb4 <HAL_RCC_GetSysClockFreq>
34189a08:	4603      	mov	r3, r0
34189a0a:	4618      	mov	r0, r3
34189a0c:	f7fe f9f6 	bl	34187dfc <RCCEx_GetHCLKFreq>
34189a10:	60f8      	str	r0, [r7, #12]
      break;
34189a12:	e0b7      	b.n	34189b84 <RCCEx_GetMDFCLKFreq+0x1fc>
      adf_frequency = RCCEx_GetCLKPCLKFreq(LL_RCC_CLKP_CLKSOURCE);
34189a14:	2007      	movs	r0, #7
34189a16:	f7fe fcdd 	bl	341883d4 <RCCEx_GetCLKPCLKFreq>
34189a1a:	60f8      	str	r0, [r7, #12]
      break;
34189a1c:	e0b2      	b.n	34189b84 <RCCEx_GetMDFCLKFreq+0x1fc>
      if (LL_RCC_IC7_IsEnabled() != 0U)
34189a1e:	f7fa fe01 	bl	34184624 <LL_RCC_IC7_IsEnabled>
34189a22:	4603      	mov	r3, r0
34189a24:	2b00      	cmp	r3, #0
34189a26:	f000 80a6 	beq.w	34189b76 <RCCEx_GetMDFCLKFreq+0x1ee>
        ic_divider = LL_RCC_IC7_GetDivider();
34189a2a:	f7fa fe1d 	bl	34184668 <LL_RCC_IC7_GetDivider>
34189a2e:	60b8      	str	r0, [r7, #8]
        switch (LL_RCC_IC7_GetSource())
34189a30:	f7fa fe0c 	bl	3418464c <LL_RCC_IC7_GetSource>
34189a34:	4603      	mov	r3, r0
34189a36:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34189a3a:	d029      	beq.n	34189a90 <RCCEx_GetMDFCLKFreq+0x108>
34189a3c:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34189a40:	d82f      	bhi.n	34189aa2 <RCCEx_GetMDFCLKFreq+0x11a>
34189a42:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34189a46:	d01a      	beq.n	34189a7e <RCCEx_GetMDFCLKFreq+0xf6>
34189a48:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34189a4c:	d829      	bhi.n	34189aa2 <RCCEx_GetMDFCLKFreq+0x11a>
34189a4e:	2b00      	cmp	r3, #0
34189a50:	d003      	beq.n	34189a5a <RCCEx_GetMDFCLKFreq+0xd2>
34189a52:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
34189a56:	d009      	beq.n	34189a6c <RCCEx_GetMDFCLKFreq+0xe4>
            break;
34189a58:	e023      	b.n	34189aa2 <RCCEx_GetMDFCLKFreq+0x11a>
            adf_frequency = HAL_RCCEx_GetPLL1CLKFreq();
34189a5a:	f7fe f8b7 	bl	34187bcc <HAL_RCCEx_GetPLL1CLKFreq>
34189a5e:	60f8      	str	r0, [r7, #12]
            adf_frequency = adf_frequency / ic_divider;
34189a60:	68fa      	ldr	r2, [r7, #12]
34189a62:	68bb      	ldr	r3, [r7, #8]
34189a64:	fbb2 f3f3 	udiv	r3, r2, r3
34189a68:	60fb      	str	r3, [r7, #12]
            break;
34189a6a:	e01b      	b.n	34189aa4 <RCCEx_GetMDFCLKFreq+0x11c>
            adf_frequency = HAL_RCCEx_GetPLL2CLKFreq();
34189a6c:	f7fe f8f4 	bl	34187c58 <HAL_RCCEx_GetPLL2CLKFreq>
34189a70:	60f8      	str	r0, [r7, #12]
            adf_frequency = adf_frequency / ic_divider;
34189a72:	68fa      	ldr	r2, [r7, #12]
34189a74:	68bb      	ldr	r3, [r7, #8]
34189a76:	fbb2 f3f3 	udiv	r3, r2, r3
34189a7a:	60fb      	str	r3, [r7, #12]
            break;
34189a7c:	e012      	b.n	34189aa4 <RCCEx_GetMDFCLKFreq+0x11c>
            adf_frequency = HAL_RCCEx_GetPLL3CLKFreq();
34189a7e:	f7fe f931 	bl	34187ce4 <HAL_RCCEx_GetPLL3CLKFreq>
34189a82:	60f8      	str	r0, [r7, #12]
            adf_frequency = adf_frequency / ic_divider;
34189a84:	68fa      	ldr	r2, [r7, #12]
34189a86:	68bb      	ldr	r3, [r7, #8]
34189a88:	fbb2 f3f3 	udiv	r3, r2, r3
34189a8c:	60fb      	str	r3, [r7, #12]
            break;
34189a8e:	e009      	b.n	34189aa4 <RCCEx_GetMDFCLKFreq+0x11c>
            adf_frequency = HAL_RCCEx_GetPLL4CLKFreq();
34189a90:	f7fe f96e 	bl	34187d70 <HAL_RCCEx_GetPLL4CLKFreq>
34189a94:	60f8      	str	r0, [r7, #12]
            adf_frequency = adf_frequency / ic_divider;
34189a96:	68fa      	ldr	r2, [r7, #12]
34189a98:	68bb      	ldr	r3, [r7, #8]
34189a9a:	fbb2 f3f3 	udiv	r3, r2, r3
34189a9e:	60fb      	str	r3, [r7, #12]
            break;
34189aa0:	e000      	b.n	34189aa4 <RCCEx_GetMDFCLKFreq+0x11c>
            break;
34189aa2:	bf00      	nop
      break;
34189aa4:	e067      	b.n	34189b76 <RCCEx_GetMDFCLKFreq+0x1ee>
      if (LL_RCC_IC8_IsEnabled() != 0U)
34189aa6:	f7fa fdfd 	bl	341846a4 <LL_RCC_IC8_IsEnabled>
34189aaa:	4603      	mov	r3, r0
34189aac:	2b00      	cmp	r3, #0
34189aae:	d064      	beq.n	34189b7a <RCCEx_GetMDFCLKFreq+0x1f2>
        ic_divider = LL_RCC_IC8_GetDivider();
34189ab0:	f7fa fe1a 	bl	341846e8 <LL_RCC_IC8_GetDivider>
34189ab4:	60b8      	str	r0, [r7, #8]
        switch (LL_RCC_IC8_GetSource())
34189ab6:	f7fa fe09 	bl	341846cc <LL_RCC_IC8_GetSource>
34189aba:	4603      	mov	r3, r0
34189abc:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34189ac0:	d029      	beq.n	34189b16 <RCCEx_GetMDFCLKFreq+0x18e>
34189ac2:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34189ac6:	d82f      	bhi.n	34189b28 <RCCEx_GetMDFCLKFreq+0x1a0>
34189ac8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34189acc:	d01a      	beq.n	34189b04 <RCCEx_GetMDFCLKFreq+0x17c>
34189ace:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34189ad2:	d829      	bhi.n	34189b28 <RCCEx_GetMDFCLKFreq+0x1a0>
34189ad4:	2b00      	cmp	r3, #0
34189ad6:	d003      	beq.n	34189ae0 <RCCEx_GetMDFCLKFreq+0x158>
34189ad8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
34189adc:	d009      	beq.n	34189af2 <RCCEx_GetMDFCLKFreq+0x16a>
            break;
34189ade:	e023      	b.n	34189b28 <RCCEx_GetMDFCLKFreq+0x1a0>
            adf_frequency = HAL_RCCEx_GetPLL1CLKFreq();
34189ae0:	f7fe f874 	bl	34187bcc <HAL_RCCEx_GetPLL1CLKFreq>
34189ae4:	60f8      	str	r0, [r7, #12]
            adf_frequency = adf_frequency / ic_divider;
34189ae6:	68fa      	ldr	r2, [r7, #12]
34189ae8:	68bb      	ldr	r3, [r7, #8]
34189aea:	fbb2 f3f3 	udiv	r3, r2, r3
34189aee:	60fb      	str	r3, [r7, #12]
            break;
34189af0:	e01b      	b.n	34189b2a <RCCEx_GetMDFCLKFreq+0x1a2>
            adf_frequency = HAL_RCCEx_GetPLL2CLKFreq();
34189af2:	f7fe f8b1 	bl	34187c58 <HAL_RCCEx_GetPLL2CLKFreq>
34189af6:	60f8      	str	r0, [r7, #12]
            adf_frequency = adf_frequency / ic_divider;
34189af8:	68fa      	ldr	r2, [r7, #12]
34189afa:	68bb      	ldr	r3, [r7, #8]
34189afc:	fbb2 f3f3 	udiv	r3, r2, r3
34189b00:	60fb      	str	r3, [r7, #12]
            break;
34189b02:	e012      	b.n	34189b2a <RCCEx_GetMDFCLKFreq+0x1a2>
            adf_frequency = HAL_RCCEx_GetPLL3CLKFreq();
34189b04:	f7fe f8ee 	bl	34187ce4 <HAL_RCCEx_GetPLL3CLKFreq>
34189b08:	60f8      	str	r0, [r7, #12]
            adf_frequency = adf_frequency / ic_divider;
34189b0a:	68fa      	ldr	r2, [r7, #12]
34189b0c:	68bb      	ldr	r3, [r7, #8]
34189b0e:	fbb2 f3f3 	udiv	r3, r2, r3
34189b12:	60fb      	str	r3, [r7, #12]
            break;
34189b14:	e009      	b.n	34189b2a <RCCEx_GetMDFCLKFreq+0x1a2>
            adf_frequency = HAL_RCCEx_GetPLL4CLKFreq();
34189b16:	f7fe f92b 	bl	34187d70 <HAL_RCCEx_GetPLL4CLKFreq>
34189b1a:	60f8      	str	r0, [r7, #12]
            adf_frequency = adf_frequency / ic_divider;
34189b1c:	68fa      	ldr	r2, [r7, #12]
34189b1e:	68bb      	ldr	r3, [r7, #8]
34189b20:	fbb2 f3f3 	udiv	r3, r2, r3
34189b24:	60fb      	str	r3, [r7, #12]
            break;
34189b26:	e000      	b.n	34189b2a <RCCEx_GetMDFCLKFreq+0x1a2>
            break;
34189b28:	bf00      	nop
      break;
34189b2a:	e026      	b.n	34189b7a <RCCEx_GetMDFCLKFreq+0x1f2>
      if (LL_RCC_HSI_IsReady() != 0U)
34189b2c:	f7f9 fdd6 	bl	341836dc <LL_RCC_HSI_IsReady>
34189b30:	4603      	mov	r3, r0
34189b32:	2b00      	cmp	r3, #0
34189b34:	d023      	beq.n	34189b7e <RCCEx_GetMDFCLKFreq+0x1f6>
        adf_frequency = HSI_VALUE >> (LL_RCC_HSI_GetDivider() >> RCC_HSICFGR_HSIDIV_Pos);
34189b36:	f7f9 fde3 	bl	34183700 <LL_RCC_HSI_GetDivider>
34189b3a:	4603      	mov	r3, r0
34189b3c:	09db      	lsrs	r3, r3, #7
34189b3e:	4a14      	ldr	r2, [pc, #80]	@ (34189b90 <RCCEx_GetMDFCLKFreq+0x208>)
34189b40:	fa22 f303 	lsr.w	r3, r2, r3
34189b44:	60fb      	str	r3, [r7, #12]
      break;
34189b46:	e01a      	b.n	34189b7e <RCCEx_GetMDFCLKFreq+0x1f6>
      if (LL_RCC_MSI_IsReady() != 0U)
34189b48:	f7f9 fde8 	bl	3418371c <LL_RCC_MSI_IsReady>
34189b4c:	4603      	mov	r3, r0
34189b4e:	2b00      	cmp	r3, #0
34189b50:	d017      	beq.n	34189b82 <RCCEx_GetMDFCLKFreq+0x1fa>
        adf_frequency = MSI_VALUE;
34189b52:	4b10      	ldr	r3, [pc, #64]	@ (34189b94 <RCCEx_GetMDFCLKFreq+0x20c>)
34189b54:	60fb      	str	r3, [r7, #12]
      break;
34189b56:	e014      	b.n	34189b82 <RCCEx_GetMDFCLKFreq+0x1fa>
      adf_frequency = EXTERNAL_CLOCK_VALUE;
34189b58:	4b0f      	ldr	r3, [pc, #60]	@ (34189b98 <RCCEx_GetMDFCLKFreq+0x210>)
34189b5a:	60fb      	str	r3, [r7, #12]
      break;
34189b5c:	e012      	b.n	34189b84 <RCCEx_GetMDFCLKFreq+0x1fc>
      adf_frequency = LL_RCC_CALC_TIMG_FREQ(HAL_RCC_GetSysClockFreq(), LL_RCC_GetTIMPrescaler());
34189b5e:	f7f9 f9a9 	bl	34182eb4 <HAL_RCC_GetSysClockFreq>
34189b62:	4604      	mov	r4, r0
34189b64:	f7fa fa22 	bl	34183fac <LL_RCC_GetTIMPrescaler>
34189b68:	4603      	mov	r3, r0
34189b6a:	fa24 f303 	lsr.w	r3, r4, r3
34189b6e:	60fb      	str	r3, [r7, #12]
      break;
34189b70:	e008      	b.n	34189b84 <RCCEx_GetMDFCLKFreq+0x1fc>
      break;
34189b72:	bf00      	nop
34189b74:	e006      	b.n	34189b84 <RCCEx_GetMDFCLKFreq+0x1fc>
      break;
34189b76:	bf00      	nop
34189b78:	e004      	b.n	34189b84 <RCCEx_GetMDFCLKFreq+0x1fc>
      break;
34189b7a:	bf00      	nop
34189b7c:	e002      	b.n	34189b84 <RCCEx_GetMDFCLKFreq+0x1fc>
      break;
34189b7e:	bf00      	nop
34189b80:	e000      	b.n	34189b84 <RCCEx_GetMDFCLKFreq+0x1fc>
      break;
34189b82:	bf00      	nop
  }

  return adf_frequency;
34189b84:	68fb      	ldr	r3, [r7, #12]
}
34189b86:	4618      	mov	r0, r3
34189b88:	3714      	adds	r7, #20
34189b8a:	46bd      	mov	sp, r7
34189b8c:	bd90      	pop	{r4, r7, pc}
34189b8e:	bf00      	nop
34189b90:	03d09000 	.word	0x03d09000
34189b94:	003d0900 	.word	0x003d0900
34189b98:	00bb8000 	.word	0x00bb8000

34189b9c <RCCEx_GetPSSICLKFreq>:
  *         @arg @ref RCCEx_PSSI_Clock_Source
  * @retval PSSI clock frequency (in Hz)
  *         - @ref  RCC_PERIPH_FREQUENCY_NO indicates that oscillator is not ready
  */
static uint32_t RCCEx_GetPSSICLKFreq(uint32_t PSSIxSource)
{
34189b9c:	b580      	push	{r7, lr}
34189b9e:	b084      	sub	sp, #16
34189ba0:	af00      	add	r7, sp, #0
34189ba2:	6078      	str	r0, [r7, #4]
  uint32_t pssi_frequency = RCC_PERIPH_FREQUENCY_NO;
34189ba4:	2300      	movs	r3, #0
34189ba6:	60fb      	str	r3, [r7, #12]
  uint32_t ic_divider;

  switch (LL_RCC_GetPSSIClockSource(PSSIxSource))
34189ba8:	6878      	ldr	r0, [r7, #4]
34189baa:	f7fa f937 	bl	34183e1c <LL_RCC_GetPSSIClockSource>
34189bae:	4603      	mov	r3, r0
34189bb0:	2b30      	cmp	r3, #48	@ 0x30
34189bb2:	d05a      	beq.n	34189c6a <RCCEx_GetPSSICLKFreq+0xce>
34189bb4:	2b30      	cmp	r3, #48	@ 0x30
34189bb6:	d866      	bhi.n	34189c86 <RCCEx_GetPSSICLKFreq+0xea>
34189bb8:	2b20      	cmp	r3, #32
34189bba:	d013      	beq.n	34189be4 <RCCEx_GetPSSICLKFreq+0x48>
34189bbc:	2b20      	cmp	r3, #32
34189bbe:	d862      	bhi.n	34189c86 <RCCEx_GetPSSICLKFreq+0xea>
34189bc0:	2b00      	cmp	r3, #0
34189bc2:	d002      	beq.n	34189bca <RCCEx_GetPSSICLKFreq+0x2e>
34189bc4:	2b10      	cmp	r3, #16
34189bc6:	d008      	beq.n	34189bda <RCCEx_GetPSSICLKFreq+0x3e>
      }
      break;

    default:
      /* Unexpected case */
      break;
34189bc8:	e05d      	b.n	34189c86 <RCCEx_GetPSSICLKFreq+0xea>
      pssi_frequency = RCCEx_GetHCLKFreq(HAL_RCC_GetSysClockFreq());
34189bca:	f7f9 f973 	bl	34182eb4 <HAL_RCC_GetSysClockFreq>
34189bce:	4603      	mov	r3, r0
34189bd0:	4618      	mov	r0, r3
34189bd2:	f7fe f913 	bl	34187dfc <RCCEx_GetHCLKFreq>
34189bd6:	60f8      	str	r0, [r7, #12]
      break;
34189bd8:	e05a      	b.n	34189c90 <RCCEx_GetPSSICLKFreq+0xf4>
      pssi_frequency = RCCEx_GetCLKPCLKFreq(LL_RCC_CLKP_CLKSOURCE);
34189bda:	2007      	movs	r0, #7
34189bdc:	f7fe fbfa 	bl	341883d4 <RCCEx_GetCLKPCLKFreq>
34189be0:	60f8      	str	r0, [r7, #12]
      break;
34189be2:	e055      	b.n	34189c90 <RCCEx_GetPSSICLKFreq+0xf4>
      if (LL_RCC_IC20_IsEnabled() != 0U)
34189be4:	f7fb f81e 	bl	34184c24 <LL_RCC_IC20_IsEnabled>
34189be8:	4603      	mov	r3, r0
34189bea:	2b00      	cmp	r3, #0
34189bec:	d04d      	beq.n	34189c8a <RCCEx_GetPSSICLKFreq+0xee>
        ic_divider = LL_RCC_IC20_GetDivider();
34189bee:	f7fb f83b 	bl	34184c68 <LL_RCC_IC20_GetDivider>
34189bf2:	60b8      	str	r0, [r7, #8]
        switch (LL_RCC_IC20_GetSource())
34189bf4:	f7fb f82a 	bl	34184c4c <LL_RCC_IC20_GetSource>
34189bf8:	4603      	mov	r3, r0
34189bfa:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34189bfe:	d029      	beq.n	34189c54 <RCCEx_GetPSSICLKFreq+0xb8>
34189c00:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34189c04:	d82f      	bhi.n	34189c66 <RCCEx_GetPSSICLKFreq+0xca>
34189c06:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34189c0a:	d01a      	beq.n	34189c42 <RCCEx_GetPSSICLKFreq+0xa6>
34189c0c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34189c10:	d829      	bhi.n	34189c66 <RCCEx_GetPSSICLKFreq+0xca>
34189c12:	2b00      	cmp	r3, #0
34189c14:	d003      	beq.n	34189c1e <RCCEx_GetPSSICLKFreq+0x82>
34189c16:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
34189c1a:	d009      	beq.n	34189c30 <RCCEx_GetPSSICLKFreq+0x94>
            break;
34189c1c:	e023      	b.n	34189c66 <RCCEx_GetPSSICLKFreq+0xca>
            pssi_frequency = HAL_RCCEx_GetPLL1CLKFreq();
34189c1e:	f7fd ffd5 	bl	34187bcc <HAL_RCCEx_GetPLL1CLKFreq>
34189c22:	60f8      	str	r0, [r7, #12]
            pssi_frequency = pssi_frequency / ic_divider;
34189c24:	68fa      	ldr	r2, [r7, #12]
34189c26:	68bb      	ldr	r3, [r7, #8]
34189c28:	fbb2 f3f3 	udiv	r3, r2, r3
34189c2c:	60fb      	str	r3, [r7, #12]
            break;
34189c2e:	e01b      	b.n	34189c68 <RCCEx_GetPSSICLKFreq+0xcc>
            pssi_frequency = HAL_RCCEx_GetPLL2CLKFreq();
34189c30:	f7fe f812 	bl	34187c58 <HAL_RCCEx_GetPLL2CLKFreq>
34189c34:	60f8      	str	r0, [r7, #12]
            pssi_frequency = pssi_frequency / ic_divider;
34189c36:	68fa      	ldr	r2, [r7, #12]
34189c38:	68bb      	ldr	r3, [r7, #8]
34189c3a:	fbb2 f3f3 	udiv	r3, r2, r3
34189c3e:	60fb      	str	r3, [r7, #12]
            break;
34189c40:	e012      	b.n	34189c68 <RCCEx_GetPSSICLKFreq+0xcc>
            pssi_frequency = HAL_RCCEx_GetPLL3CLKFreq();
34189c42:	f7fe f84f 	bl	34187ce4 <HAL_RCCEx_GetPLL3CLKFreq>
34189c46:	60f8      	str	r0, [r7, #12]
            pssi_frequency = pssi_frequency / ic_divider;
34189c48:	68fa      	ldr	r2, [r7, #12]
34189c4a:	68bb      	ldr	r3, [r7, #8]
34189c4c:	fbb2 f3f3 	udiv	r3, r2, r3
34189c50:	60fb      	str	r3, [r7, #12]
            break;
34189c52:	e009      	b.n	34189c68 <RCCEx_GetPSSICLKFreq+0xcc>
            pssi_frequency = HAL_RCCEx_GetPLL4CLKFreq();
34189c54:	f7fe f88c 	bl	34187d70 <HAL_RCCEx_GetPLL4CLKFreq>
34189c58:	60f8      	str	r0, [r7, #12]
            pssi_frequency = pssi_frequency / ic_divider;
34189c5a:	68fa      	ldr	r2, [r7, #12]
34189c5c:	68bb      	ldr	r3, [r7, #8]
34189c5e:	fbb2 f3f3 	udiv	r3, r2, r3
34189c62:	60fb      	str	r3, [r7, #12]
            break;
34189c64:	e000      	b.n	34189c68 <RCCEx_GetPSSICLKFreq+0xcc>
            break;
34189c66:	bf00      	nop
      break;
34189c68:	e00f      	b.n	34189c8a <RCCEx_GetPSSICLKFreq+0xee>
      if (LL_RCC_HSI_IsReady() != 0U)
34189c6a:	f7f9 fd37 	bl	341836dc <LL_RCC_HSI_IsReady>
34189c6e:	4603      	mov	r3, r0
34189c70:	2b00      	cmp	r3, #0
34189c72:	d00c      	beq.n	34189c8e <RCCEx_GetPSSICLKFreq+0xf2>
        pssi_frequency = HSI_VALUE >> (LL_RCC_HSI_GetDivider() >> RCC_HSICFGR_HSIDIV_Pos);
34189c74:	f7f9 fd44 	bl	34183700 <LL_RCC_HSI_GetDivider>
34189c78:	4603      	mov	r3, r0
34189c7a:	09db      	lsrs	r3, r3, #7
34189c7c:	4a07      	ldr	r2, [pc, #28]	@ (34189c9c <RCCEx_GetPSSICLKFreq+0x100>)
34189c7e:	fa22 f303 	lsr.w	r3, r2, r3
34189c82:	60fb      	str	r3, [r7, #12]
      break;
34189c84:	e003      	b.n	34189c8e <RCCEx_GetPSSICLKFreq+0xf2>
      break;
34189c86:	bf00      	nop
34189c88:	e002      	b.n	34189c90 <RCCEx_GetPSSICLKFreq+0xf4>
      break;
34189c8a:	bf00      	nop
34189c8c:	e000      	b.n	34189c90 <RCCEx_GetPSSICLKFreq+0xf4>
      break;
34189c8e:	bf00      	nop
  }

  return pssi_frequency;
34189c90:	68fb      	ldr	r3, [r7, #12]
}
34189c92:	4618      	mov	r0, r3
34189c94:	3710      	adds	r7, #16
34189c96:	46bd      	mov	sp, r7
34189c98:	bd80      	pop	{r7, pc}
34189c9a:	bf00      	nop
34189c9c:	03d09000 	.word	0x03d09000

34189ca0 <RCCEx_GetRTCCLKFreq>:
  * @brief  Return RTC clock frequency
  * @retval RTC clock frequency (in Hz)
  *         - @ref  RCC_PERIPH_FREQUENCY_NO indicates that oscillator is not ready
  */
static uint32_t RCCEx_GetRTCCLKFreq()
{
34189ca0:	b580      	push	{r7, lr}
34189ca2:	b082      	sub	sp, #8
34189ca4:	af00      	add	r7, sp, #0
  uint32_t rtc_frequency = RCC_PERIPH_FREQUENCY_NO;
34189ca6:	2300      	movs	r3, #0
34189ca8:	607b      	str	r3, [r7, #4]

  switch (LL_RCC_GetRTCClockSource())
34189caa:	f7fa f945 	bl	34183f38 <LL_RCC_GetRTCClockSource>
34189cae:	4603      	mov	r3, r0
34189cb0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
34189cb4:	d020      	beq.n	34189cf8 <RCCEx_GetRTCCLKFreq+0x58>
34189cb6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
34189cba:	d830      	bhi.n	34189d1e <RCCEx_GetRTCCLKFreq+0x7e>
34189cbc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
34189cc0:	d011      	beq.n	34189ce6 <RCCEx_GetRTCCLKFreq+0x46>
34189cc2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
34189cc6:	d82a      	bhi.n	34189d1e <RCCEx_GetRTCCLKFreq+0x7e>
34189cc8:	2b00      	cmp	r3, #0
34189cca:	d02a      	beq.n	34189d22 <RCCEx_GetRTCCLKFreq+0x82>
34189ccc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
34189cd0:	d000      	beq.n	34189cd4 <RCCEx_GetRTCCLKFreq+0x34>
      }
      break;

    default:
      /* Unexpected case */
      break;
34189cd2:	e024      	b.n	34189d1e <RCCEx_GetRTCCLKFreq+0x7e>
      if (LL_RCC_LSE_IsReady() != 0U)
34189cd4:	f7f9 fd42 	bl	3418375c <LL_RCC_LSE_IsReady>
34189cd8:	4603      	mov	r3, r0
34189cda:	2b00      	cmp	r3, #0
34189cdc:	d023      	beq.n	34189d26 <RCCEx_GetRTCCLKFreq+0x86>
        rtc_frequency = LSE_VALUE;
34189cde:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
34189ce2:	607b      	str	r3, [r7, #4]
      break;
34189ce4:	e01f      	b.n	34189d26 <RCCEx_GetRTCCLKFreq+0x86>
      if (LL_RCC_LSI_IsReady() != 0U)
34189ce6:	f7f9 fd4b 	bl	34183780 <LL_RCC_LSI_IsReady>
34189cea:	4603      	mov	r3, r0
34189cec:	2b00      	cmp	r3, #0
34189cee:	d01c      	beq.n	34189d2a <RCCEx_GetRTCCLKFreq+0x8a>
        rtc_frequency = LSI_VALUE;
34189cf0:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
34189cf4:	607b      	str	r3, [r7, #4]
      break;
34189cf6:	e018      	b.n	34189d2a <RCCEx_GetRTCCLKFreq+0x8a>
      if (LL_RCC_HSE_IsReady() != 0U)
34189cf8:	f7f9 fcde 	bl	341836b8 <LL_RCC_HSE_IsReady>
34189cfc:	4603      	mov	r3, r0
34189cfe:	2b00      	cmp	r3, #0
34189d00:	d015      	beq.n	34189d2e <RCCEx_GetRTCCLKFreq+0x8e>
        uint32_t prescaler = (READ_BIT(RCC->CCIPR7, RCC_CCIPR7_RTCPRE) >> RCC_CCIPR7_RTCPRE_Pos) + 1U;
34189d02:	4b0e      	ldr	r3, [pc, #56]	@ (34189d3c <RCCEx_GetRTCCLKFreq+0x9c>)
34189d04:	f8d3 315c 	ldr.w	r3, [r3, #348]	@ 0x15c
34189d08:	0b1b      	lsrs	r3, r3, #12
34189d0a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
34189d0e:	3301      	adds	r3, #1
34189d10:	603b      	str	r3, [r7, #0]
        rtc_frequency = HSE_VALUE / prescaler;
34189d12:	4a0b      	ldr	r2, [pc, #44]	@ (34189d40 <RCCEx_GetRTCCLKFreq+0xa0>)
34189d14:	683b      	ldr	r3, [r7, #0]
34189d16:	fbb2 f3f3 	udiv	r3, r2, r3
34189d1a:	607b      	str	r3, [r7, #4]
      break;
34189d1c:	e007      	b.n	34189d2e <RCCEx_GetRTCCLKFreq+0x8e>
      break;
34189d1e:	bf00      	nop
34189d20:	e006      	b.n	34189d30 <RCCEx_GetRTCCLKFreq+0x90>
      break;
34189d22:	bf00      	nop
34189d24:	e004      	b.n	34189d30 <RCCEx_GetRTCCLKFreq+0x90>
      break;
34189d26:	bf00      	nop
34189d28:	e002      	b.n	34189d30 <RCCEx_GetRTCCLKFreq+0x90>
      break;
34189d2a:	bf00      	nop
34189d2c:	e000      	b.n	34189d30 <RCCEx_GetRTCCLKFreq+0x90>
      break;
34189d2e:	bf00      	nop
  }

  return rtc_frequency;
34189d30:	687b      	ldr	r3, [r7, #4]
}
34189d32:	4618      	mov	r0, r3
34189d34:	3708      	adds	r7, #8
34189d36:	46bd      	mov	sp, r7
34189d38:	bd80      	pop	{r7, pc}
34189d3a:	bf00      	nop
34189d3c:	56028000 	.word	0x56028000
34189d40:	02dc6c00 	.word	0x02dc6c00

34189d44 <RCCEx_GetSAICLKFreq>:
  *         @arg @ref RCCEx_SAI2_Clock_Source
  * @retval SAI clock frequency (in Hz)
  *         - @ref  RCC_PERIPH_FREQUENCY_NO indicates that oscillator is not ready
  */
static uint32_t RCCEx_GetSAICLKFreq(uint32_t SAIxSource)
{
34189d44:	b580      	push	{r7, lr}
34189d46:	b084      	sub	sp, #16
34189d48:	af00      	add	r7, sp, #0
34189d4a:	6078      	str	r0, [r7, #4]
  uint32_t sai_frequency = RCC_PERIPH_FREQUENCY_NO;
34189d4c:	2300      	movs	r3, #0
34189d4e:	60fb      	str	r3, [r7, #12]
  uint32_t ic_divider;

  switch (LL_RCC_GetSAIClockSource(SAIxSource))
34189d50:	6878      	ldr	r0, [r7, #4]
34189d52:	f7fa f875 	bl	34183e40 <LL_RCC_GetSAIClockSource>
34189d56:	4603      	mov	r3, r0
34189d58:	4a9a      	ldr	r2, [pc, #616]	@ (34189fc4 <RCCEx_GetSAICLKFreq+0x280>)
34189d5a:	4293      	cmp	r3, r2
34189d5c:	f000 811f 	beq.w	34189f9e <RCCEx_GetSAICLKFreq+0x25a>
34189d60:	4a98      	ldr	r2, [pc, #608]	@ (34189fc4 <RCCEx_GetSAICLKFreq+0x280>)
34189d62:	4293      	cmp	r3, r2
34189d64:	f200 8120 	bhi.w	34189fa8 <RCCEx_GetSAICLKFreq+0x264>
34189d68:	4a97      	ldr	r2, [pc, #604]	@ (34189fc8 <RCCEx_GetSAICLKFreq+0x284>)
34189d6a:	4293      	cmp	r3, r2
34189d6c:	f000 8117 	beq.w	34189f9e <RCCEx_GetSAICLKFreq+0x25a>
34189d70:	4a95      	ldr	r2, [pc, #596]	@ (34189fc8 <RCCEx_GetSAICLKFreq+0x284>)
34189d72:	4293      	cmp	r3, r2
34189d74:	f200 8118 	bhi.w	34189fa8 <RCCEx_GetSAICLKFreq+0x264>
34189d78:	4a94      	ldr	r2, [pc, #592]	@ (34189fcc <RCCEx_GetSAICLKFreq+0x288>)
34189d7a:	4293      	cmp	r3, r2
34189d7c:	f000 810c 	beq.w	34189f98 <RCCEx_GetSAICLKFreq+0x254>
34189d80:	4a92      	ldr	r2, [pc, #584]	@ (34189fcc <RCCEx_GetSAICLKFreq+0x288>)
34189d82:	4293      	cmp	r3, r2
34189d84:	f200 8110 	bhi.w	34189fa8 <RCCEx_GetSAICLKFreq+0x264>
34189d88:	4a91      	ldr	r2, [pc, #580]	@ (34189fd0 <RCCEx_GetSAICLKFreq+0x28c>)
34189d8a:	4293      	cmp	r3, r2
34189d8c:	f000 8104 	beq.w	34189f98 <RCCEx_GetSAICLKFreq+0x254>
34189d90:	4a8f      	ldr	r2, [pc, #572]	@ (34189fd0 <RCCEx_GetSAICLKFreq+0x28c>)
34189d92:	4293      	cmp	r3, r2
34189d94:	f200 8108 	bhi.w	34189fa8 <RCCEx_GetSAICLKFreq+0x264>
34189d98:	4a8e      	ldr	r2, [pc, #568]	@ (34189fd4 <RCCEx_GetSAICLKFreq+0x290>)
34189d9a:	4293      	cmp	r3, r2
34189d9c:	f000 80e6 	beq.w	34189f6c <RCCEx_GetSAICLKFreq+0x228>
34189da0:	4a8c      	ldr	r2, [pc, #560]	@ (34189fd4 <RCCEx_GetSAICLKFreq+0x290>)
34189da2:	4293      	cmp	r3, r2
34189da4:	f200 8100 	bhi.w	34189fa8 <RCCEx_GetSAICLKFreq+0x264>
34189da8:	4a8b      	ldr	r2, [pc, #556]	@ (34189fd8 <RCCEx_GetSAICLKFreq+0x294>)
34189daa:	4293      	cmp	r3, r2
34189dac:	f000 80de 	beq.w	34189f6c <RCCEx_GetSAICLKFreq+0x228>
34189db0:	4a89      	ldr	r2, [pc, #548]	@ (34189fd8 <RCCEx_GetSAICLKFreq+0x294>)
34189db2:	4293      	cmp	r3, r2
34189db4:	f200 80f8 	bhi.w	34189fa8 <RCCEx_GetSAICLKFreq+0x264>
34189db8:	4a88      	ldr	r2, [pc, #544]	@ (34189fdc <RCCEx_GetSAICLKFreq+0x298>)
34189dba:	4293      	cmp	r3, r2
34189dbc:	f000 80e4 	beq.w	34189f88 <RCCEx_GetSAICLKFreq+0x244>
34189dc0:	4a86      	ldr	r2, [pc, #536]	@ (34189fdc <RCCEx_GetSAICLKFreq+0x298>)
34189dc2:	4293      	cmp	r3, r2
34189dc4:	f200 80f0 	bhi.w	34189fa8 <RCCEx_GetSAICLKFreq+0x264>
34189dc8:	4a85      	ldr	r2, [pc, #532]	@ (34189fe0 <RCCEx_GetSAICLKFreq+0x29c>)
34189dca:	4293      	cmp	r3, r2
34189dcc:	f000 80dc 	beq.w	34189f88 <RCCEx_GetSAICLKFreq+0x244>
34189dd0:	4a83      	ldr	r2, [pc, #524]	@ (34189fe0 <RCCEx_GetSAICLKFreq+0x29c>)
34189dd2:	4293      	cmp	r3, r2
34189dd4:	f200 80e8 	bhi.w	34189fa8 <RCCEx_GetSAICLKFreq+0x264>
34189dd8:	4a82      	ldr	r2, [pc, #520]	@ (34189fe4 <RCCEx_GetSAICLKFreq+0x2a0>)
34189dda:	4293      	cmp	r3, r2
34189ddc:	f000 8083 	beq.w	34189ee6 <RCCEx_GetSAICLKFreq+0x1a2>
34189de0:	4a80      	ldr	r2, [pc, #512]	@ (34189fe4 <RCCEx_GetSAICLKFreq+0x2a0>)
34189de2:	4293      	cmp	r3, r2
34189de4:	f200 80e0 	bhi.w	34189fa8 <RCCEx_GetSAICLKFreq+0x264>
34189de8:	4a7f      	ldr	r2, [pc, #508]	@ (34189fe8 <RCCEx_GetSAICLKFreq+0x2a4>)
34189dea:	4293      	cmp	r3, r2
34189dec:	d07b      	beq.n	34189ee6 <RCCEx_GetSAICLKFreq+0x1a2>
34189dee:	4a7e      	ldr	r2, [pc, #504]	@ (34189fe8 <RCCEx_GetSAICLKFreq+0x2a4>)
34189df0:	4293      	cmp	r3, r2
34189df2:	f200 80d9 	bhi.w	34189fa8 <RCCEx_GetSAICLKFreq+0x264>
34189df6:	4a7d      	ldr	r2, [pc, #500]	@ (34189fec <RCCEx_GetSAICLKFreq+0x2a8>)
34189df8:	4293      	cmp	r3, r2
34189dfa:	d030      	beq.n	34189e5e <RCCEx_GetSAICLKFreq+0x11a>
34189dfc:	4a7b      	ldr	r2, [pc, #492]	@ (34189fec <RCCEx_GetSAICLKFreq+0x2a8>)
34189dfe:	4293      	cmp	r3, r2
34189e00:	f200 80d2 	bhi.w	34189fa8 <RCCEx_GetSAICLKFreq+0x264>
34189e04:	4a7a      	ldr	r2, [pc, #488]	@ (34189ff0 <RCCEx_GetSAICLKFreq+0x2ac>)
34189e06:	4293      	cmp	r3, r2
34189e08:	d029      	beq.n	34189e5e <RCCEx_GetSAICLKFreq+0x11a>
34189e0a:	4a79      	ldr	r2, [pc, #484]	@ (34189ff0 <RCCEx_GetSAICLKFreq+0x2ac>)
34189e0c:	4293      	cmp	r3, r2
34189e0e:	f200 80cb 	bhi.w	34189fa8 <RCCEx_GetSAICLKFreq+0x264>
34189e12:	4a78      	ldr	r2, [pc, #480]	@ (34189ff4 <RCCEx_GetSAICLKFreq+0x2b0>)
34189e14:	4293      	cmp	r3, r2
34189e16:	d01d      	beq.n	34189e54 <RCCEx_GetSAICLKFreq+0x110>
34189e18:	4a76      	ldr	r2, [pc, #472]	@ (34189ff4 <RCCEx_GetSAICLKFreq+0x2b0>)
34189e1a:	4293      	cmp	r3, r2
34189e1c:	f200 80c4 	bhi.w	34189fa8 <RCCEx_GetSAICLKFreq+0x264>
34189e20:	4a75      	ldr	r2, [pc, #468]	@ (34189ff8 <RCCEx_GetSAICLKFreq+0x2b4>)
34189e22:	4293      	cmp	r3, r2
34189e24:	d016      	beq.n	34189e54 <RCCEx_GetSAICLKFreq+0x110>
34189e26:	4a74      	ldr	r2, [pc, #464]	@ (34189ff8 <RCCEx_GetSAICLKFreq+0x2b4>)
34189e28:	4293      	cmp	r3, r2
34189e2a:	f200 80bd 	bhi.w	34189fa8 <RCCEx_GetSAICLKFreq+0x264>
34189e2e:	4a73      	ldr	r2, [pc, #460]	@ (34189ffc <RCCEx_GetSAICLKFreq+0x2b8>)
34189e30:	4293      	cmp	r3, r2
34189e32:	d003      	beq.n	34189e3c <RCCEx_GetSAICLKFreq+0xf8>
34189e34:	4a72      	ldr	r2, [pc, #456]	@ (3418a000 <RCCEx_GetSAICLKFreq+0x2bc>)
34189e36:	4293      	cmp	r3, r2
34189e38:	f040 80b6 	bne.w	34189fa8 <RCCEx_GetSAICLKFreq+0x264>
  {
    case LL_RCC_SAI1_CLKSOURCE_PCLK2:
    case LL_RCC_SAI2_CLKSOURCE_PCLK2:
      sai_frequency = RCCEx_GetPCLK2Freq(RCCEx_GetHCLKFreq(HAL_RCC_GetSysClockFreq()));
34189e3c:	f7f9 f83a 	bl	34182eb4 <HAL_RCC_GetSysClockFreq>
34189e40:	4603      	mov	r3, r0
34189e42:	4618      	mov	r0, r3
34189e44:	f7fd ffda 	bl	34187dfc <RCCEx_GetHCLKFreq>
34189e48:	4603      	mov	r3, r0
34189e4a:	4618      	mov	r0, r3
34189e4c:	f7fd fff7 	bl	34187e3e <RCCEx_GetPCLK2Freq>
34189e50:	60f8      	str	r0, [r7, #12]
      break;
34189e52:	e0b2      	b.n	34189fba <RCCEx_GetSAICLKFreq+0x276>

    case LL_RCC_SAI1_CLKSOURCE_CLKP:
    case LL_RCC_SAI2_CLKSOURCE_CLKP:
      sai_frequency = RCCEx_GetCLKPCLKFreq(LL_RCC_CLKP_CLKSOURCE);
34189e54:	2007      	movs	r0, #7
34189e56:	f7fe fabd 	bl	341883d4 <RCCEx_GetCLKPCLKFreq>
34189e5a:	60f8      	str	r0, [r7, #12]
      break;
34189e5c:	e0ad      	b.n	34189fba <RCCEx_GetSAICLKFreq+0x276>

    case LL_RCC_SAI1_CLKSOURCE_IC7:
    case LL_RCC_SAI2_CLKSOURCE_IC7:
      if (LL_RCC_IC7_IsEnabled() != 0U)
34189e5e:	f7fa fbe1 	bl	34184624 <LL_RCC_IC7_IsEnabled>
34189e62:	4603      	mov	r3, r0
34189e64:	2b00      	cmp	r3, #0
34189e66:	f000 80a1 	beq.w	34189fac <RCCEx_GetSAICLKFreq+0x268>
      {
        ic_divider = LL_RCC_IC7_GetDivider();
34189e6a:	f7fa fbfd 	bl	34184668 <LL_RCC_IC7_GetDivider>
34189e6e:	60b8      	str	r0, [r7, #8]
        switch (LL_RCC_IC7_GetSource())
34189e70:	f7fa fbec 	bl	3418464c <LL_RCC_IC7_GetSource>
34189e74:	4603      	mov	r3, r0
34189e76:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34189e7a:	d029      	beq.n	34189ed0 <RCCEx_GetSAICLKFreq+0x18c>
34189e7c:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34189e80:	d82f      	bhi.n	34189ee2 <RCCEx_GetSAICLKFreq+0x19e>
34189e82:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34189e86:	d01a      	beq.n	34189ebe <RCCEx_GetSAICLKFreq+0x17a>
34189e88:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34189e8c:	d829      	bhi.n	34189ee2 <RCCEx_GetSAICLKFreq+0x19e>
34189e8e:	2b00      	cmp	r3, #0
34189e90:	d003      	beq.n	34189e9a <RCCEx_GetSAICLKFreq+0x156>
34189e92:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
34189e96:	d009      	beq.n	34189eac <RCCEx_GetSAICLKFreq+0x168>
            sai_frequency = HAL_RCCEx_GetPLL4CLKFreq();
            sai_frequency = sai_frequency / ic_divider;
            break;
          default:
            /* Unexpected case */
            break;
34189e98:	e023      	b.n	34189ee2 <RCCEx_GetSAICLKFreq+0x19e>
            sai_frequency = HAL_RCCEx_GetPLL1CLKFreq();
34189e9a:	f7fd fe97 	bl	34187bcc <HAL_RCCEx_GetPLL1CLKFreq>
34189e9e:	60f8      	str	r0, [r7, #12]
            sai_frequency = sai_frequency / ic_divider;
34189ea0:	68fa      	ldr	r2, [r7, #12]
34189ea2:	68bb      	ldr	r3, [r7, #8]
34189ea4:	fbb2 f3f3 	udiv	r3, r2, r3
34189ea8:	60fb      	str	r3, [r7, #12]
            break;
34189eaa:	e01b      	b.n	34189ee4 <RCCEx_GetSAICLKFreq+0x1a0>
            sai_frequency = HAL_RCCEx_GetPLL2CLKFreq();
34189eac:	f7fd fed4 	bl	34187c58 <HAL_RCCEx_GetPLL2CLKFreq>
34189eb0:	60f8      	str	r0, [r7, #12]
            sai_frequency = sai_frequency / ic_divider;
34189eb2:	68fa      	ldr	r2, [r7, #12]
34189eb4:	68bb      	ldr	r3, [r7, #8]
34189eb6:	fbb2 f3f3 	udiv	r3, r2, r3
34189eba:	60fb      	str	r3, [r7, #12]
            break;
34189ebc:	e012      	b.n	34189ee4 <RCCEx_GetSAICLKFreq+0x1a0>
            sai_frequency = HAL_RCCEx_GetPLL3CLKFreq();
34189ebe:	f7fd ff11 	bl	34187ce4 <HAL_RCCEx_GetPLL3CLKFreq>
34189ec2:	60f8      	str	r0, [r7, #12]
            sai_frequency = sai_frequency / ic_divider;
34189ec4:	68fa      	ldr	r2, [r7, #12]
34189ec6:	68bb      	ldr	r3, [r7, #8]
34189ec8:	fbb2 f3f3 	udiv	r3, r2, r3
34189ecc:	60fb      	str	r3, [r7, #12]
            break;
34189ece:	e009      	b.n	34189ee4 <RCCEx_GetSAICLKFreq+0x1a0>
            sai_frequency = HAL_RCCEx_GetPLL4CLKFreq();
34189ed0:	f7fd ff4e 	bl	34187d70 <HAL_RCCEx_GetPLL4CLKFreq>
34189ed4:	60f8      	str	r0, [r7, #12]
            sai_frequency = sai_frequency / ic_divider;
34189ed6:	68fa      	ldr	r2, [r7, #12]
34189ed8:	68bb      	ldr	r3, [r7, #8]
34189eda:	fbb2 f3f3 	udiv	r3, r2, r3
34189ede:	60fb      	str	r3, [r7, #12]
            break;
34189ee0:	e000      	b.n	34189ee4 <RCCEx_GetSAICLKFreq+0x1a0>
            break;
34189ee2:	bf00      	nop
        }
      }
      break;
34189ee4:	e062      	b.n	34189fac <RCCEx_GetSAICLKFreq+0x268>

    case LL_RCC_SAI1_CLKSOURCE_IC8:
    case LL_RCC_SAI2_CLKSOURCE_IC8:
      if (LL_RCC_IC8_IsEnabled() != 0U)
34189ee6:	f7fa fbdd 	bl	341846a4 <LL_RCC_IC8_IsEnabled>
34189eea:	4603      	mov	r3, r0
34189eec:	2b00      	cmp	r3, #0
34189eee:	d05f      	beq.n	34189fb0 <RCCEx_GetSAICLKFreq+0x26c>
      {
        ic_divider = LL_RCC_IC8_GetDivider();
34189ef0:	f7fa fbfa 	bl	341846e8 <LL_RCC_IC8_GetDivider>
34189ef4:	60b8      	str	r0, [r7, #8]
        switch (LL_RCC_IC8_GetSource())
34189ef6:	f7fa fbe9 	bl	341846cc <LL_RCC_IC8_GetSource>
34189efa:	4603      	mov	r3, r0
34189efc:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34189f00:	d029      	beq.n	34189f56 <RCCEx_GetSAICLKFreq+0x212>
34189f02:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34189f06:	d82f      	bhi.n	34189f68 <RCCEx_GetSAICLKFreq+0x224>
34189f08:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34189f0c:	d01a      	beq.n	34189f44 <RCCEx_GetSAICLKFreq+0x200>
34189f0e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34189f12:	d829      	bhi.n	34189f68 <RCCEx_GetSAICLKFreq+0x224>
34189f14:	2b00      	cmp	r3, #0
34189f16:	d003      	beq.n	34189f20 <RCCEx_GetSAICLKFreq+0x1dc>
34189f18:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
34189f1c:	d009      	beq.n	34189f32 <RCCEx_GetSAICLKFreq+0x1ee>
            sai_frequency = HAL_RCCEx_GetPLL4CLKFreq();
            sai_frequency = sai_frequency / ic_divider;
            break;
          default:
            /* Unexpected case */
            break;
34189f1e:	e023      	b.n	34189f68 <RCCEx_GetSAICLKFreq+0x224>
            sai_frequency = HAL_RCCEx_GetPLL1CLKFreq();
34189f20:	f7fd fe54 	bl	34187bcc <HAL_RCCEx_GetPLL1CLKFreq>
34189f24:	60f8      	str	r0, [r7, #12]
            sai_frequency = sai_frequency / ic_divider;
34189f26:	68fa      	ldr	r2, [r7, #12]
34189f28:	68bb      	ldr	r3, [r7, #8]
34189f2a:	fbb2 f3f3 	udiv	r3, r2, r3
34189f2e:	60fb      	str	r3, [r7, #12]
            break;
34189f30:	e01b      	b.n	34189f6a <RCCEx_GetSAICLKFreq+0x226>
            sai_frequency = HAL_RCCEx_GetPLL2CLKFreq();
34189f32:	f7fd fe91 	bl	34187c58 <HAL_RCCEx_GetPLL2CLKFreq>
34189f36:	60f8      	str	r0, [r7, #12]
            sai_frequency = sai_frequency / ic_divider;
34189f38:	68fa      	ldr	r2, [r7, #12]
34189f3a:	68bb      	ldr	r3, [r7, #8]
34189f3c:	fbb2 f3f3 	udiv	r3, r2, r3
34189f40:	60fb      	str	r3, [r7, #12]
            break;
34189f42:	e012      	b.n	34189f6a <RCCEx_GetSAICLKFreq+0x226>
            sai_frequency = HAL_RCCEx_GetPLL3CLKFreq();
34189f44:	f7fd fece 	bl	34187ce4 <HAL_RCCEx_GetPLL3CLKFreq>
34189f48:	60f8      	str	r0, [r7, #12]
            sai_frequency = sai_frequency / ic_divider;
34189f4a:	68fa      	ldr	r2, [r7, #12]
34189f4c:	68bb      	ldr	r3, [r7, #8]
34189f4e:	fbb2 f3f3 	udiv	r3, r2, r3
34189f52:	60fb      	str	r3, [r7, #12]
            break;
34189f54:	e009      	b.n	34189f6a <RCCEx_GetSAICLKFreq+0x226>
            sai_frequency = HAL_RCCEx_GetPLL4CLKFreq();
34189f56:	f7fd ff0b 	bl	34187d70 <HAL_RCCEx_GetPLL4CLKFreq>
34189f5a:	60f8      	str	r0, [r7, #12]
            sai_frequency = sai_frequency / ic_divider;
34189f5c:	68fa      	ldr	r2, [r7, #12]
34189f5e:	68bb      	ldr	r3, [r7, #8]
34189f60:	fbb2 f3f3 	udiv	r3, r2, r3
34189f64:	60fb      	str	r3, [r7, #12]
            break;
34189f66:	e000      	b.n	34189f6a <RCCEx_GetSAICLKFreq+0x226>
            break;
34189f68:	bf00      	nop
        }
      }
      break;
34189f6a:	e021      	b.n	34189fb0 <RCCEx_GetSAICLKFreq+0x26c>

    case LL_RCC_SAI1_CLKSOURCE_HSI:
    case LL_RCC_SAI2_CLKSOURCE_HSI:
      if (LL_RCC_HSI_IsReady() != 0U)
34189f6c:	f7f9 fbb6 	bl	341836dc <LL_RCC_HSI_IsReady>
34189f70:	4603      	mov	r3, r0
34189f72:	2b00      	cmp	r3, #0
34189f74:	d01e      	beq.n	34189fb4 <RCCEx_GetSAICLKFreq+0x270>
      {
        sai_frequency = HSI_VALUE >> (LL_RCC_HSI_GetDivider() >> RCC_HSICFGR_HSIDIV_Pos);
34189f76:	f7f9 fbc3 	bl	34183700 <LL_RCC_HSI_GetDivider>
34189f7a:	4603      	mov	r3, r0
34189f7c:	09db      	lsrs	r3, r3, #7
34189f7e:	4a21      	ldr	r2, [pc, #132]	@ (3418a004 <RCCEx_GetSAICLKFreq+0x2c0>)
34189f80:	fa22 f303 	lsr.w	r3, r2, r3
34189f84:	60fb      	str	r3, [r7, #12]
      }
      break;
34189f86:	e015      	b.n	34189fb4 <RCCEx_GetSAICLKFreq+0x270>

    case LL_RCC_SAI1_CLKSOURCE_MSI:
    case LL_RCC_SAI2_CLKSOURCE_MSI:
      if (LL_RCC_MSI_IsReady() != 0U)
34189f88:	f7f9 fbc8 	bl	3418371c <LL_RCC_MSI_IsReady>
34189f8c:	4603      	mov	r3, r0
34189f8e:	2b00      	cmp	r3, #0
34189f90:	d012      	beq.n	34189fb8 <RCCEx_GetSAICLKFreq+0x274>
      {
        sai_frequency = MSI_VALUE;
34189f92:	4b1d      	ldr	r3, [pc, #116]	@ (3418a008 <RCCEx_GetSAICLKFreq+0x2c4>)
34189f94:	60fb      	str	r3, [r7, #12]
      }
      break;
34189f96:	e00f      	b.n	34189fb8 <RCCEx_GetSAICLKFreq+0x274>

    case LL_RCC_SAI1_CLKSOURCE_I2S_CKIN:
    case LL_RCC_SAI2_CLKSOURCE_I2S_CKIN:
      sai_frequency = EXTERNAL_CLOCK_VALUE;
34189f98:	4b1c      	ldr	r3, [pc, #112]	@ (3418a00c <RCCEx_GetSAICLKFreq+0x2c8>)
34189f9a:	60fb      	str	r3, [r7, #12]
      break;
34189f9c:	e00d      	b.n	34189fba <RCCEx_GetSAICLKFreq+0x276>

    case LL_RCC_SAI1_CLKSOURCE_SPDIFRX1:
    case LL_RCC_SAI2_CLKSOURCE_SPDIFRX1:
      sai_frequency = RCCEx_GetSPDIFRXCLKFreq(LL_RCC_SPDIFRX1_CLKSOURCE);
34189f9e:	2007      	movs	r0, #7
34189fa0:	f000 f920 	bl	3418a1e4 <RCCEx_GetSPDIFRXCLKFreq>
34189fa4:	60f8      	str	r0, [r7, #12]
      break;
34189fa6:	e008      	b.n	34189fba <RCCEx_GetSAICLKFreq+0x276>

    default:
      /* Unexpected case */
      break;
34189fa8:	bf00      	nop
34189faa:	e006      	b.n	34189fba <RCCEx_GetSAICLKFreq+0x276>
      break;
34189fac:	bf00      	nop
34189fae:	e004      	b.n	34189fba <RCCEx_GetSAICLKFreq+0x276>
      break;
34189fb0:	bf00      	nop
34189fb2:	e002      	b.n	34189fba <RCCEx_GetSAICLKFreq+0x276>
      break;
34189fb4:	bf00      	nop
34189fb6:	e000      	b.n	34189fba <RCCEx_GetSAICLKFreq+0x276>
      break;
34189fb8:	bf00      	nop
  }

  return sai_frequency;
34189fba:	68fb      	ldr	r3, [r7, #12]
}
34189fbc:	4618      	mov	r0, r3
34189fbe:	3710      	adds	r7, #16
34189fc0:	46bd      	mov	sp, r7
34189fc2:	bd80      	pop	{r7, pc}
34189fc4:	07071818 	.word	0x07071818
34189fc8:	07071418 	.word	0x07071418
34189fcc:	07061818 	.word	0x07061818
34189fd0:	07061418 	.word	0x07061418
34189fd4:	07051818 	.word	0x07051818
34189fd8:	07051418 	.word	0x07051418
34189fdc:	07041818 	.word	0x07041818
34189fe0:	07041418 	.word	0x07041418
34189fe4:	07031818 	.word	0x07031818
34189fe8:	07031418 	.word	0x07031418
34189fec:	07021818 	.word	0x07021818
34189ff0:	07021418 	.word	0x07021418
34189ff4:	07011818 	.word	0x07011818
34189ff8:	07011418 	.word	0x07011418
34189ffc:	07001418 	.word	0x07001418
3418a000:	07001818 	.word	0x07001818
3418a004:	03d09000 	.word	0x03d09000
3418a008:	003d0900 	.word	0x003d0900
3418a00c:	00bb8000 	.word	0x00bb8000

3418a010 <RCCEx_GetSDMMCCLKFreq>:
  *         @arg @ref RCCEx_SDMMC2_Clock_Source
  * @retval SDMMC clock frequency (in Hz)
  *         - @ref  RCC_PERIPH_FREQUENCY_NO indicates that oscillator is not ready
  */
static uint32_t RCCEx_GetSDMMCCLKFreq(uint32_t SDMMCxSource)
{
3418a010:	b580      	push	{r7, lr}
3418a012:	b084      	sub	sp, #16
3418a014:	af00      	add	r7, sp, #0
3418a016:	6078      	str	r0, [r7, #4]
  uint32_t sdmmc_frequency = RCC_PERIPH_FREQUENCY_NO;
3418a018:	2300      	movs	r3, #0
3418a01a:	60fb      	str	r3, [r7, #12]
  uint32_t ic_divider;

  switch (LL_RCC_GetSDMMCClockSource(SDMMCxSource))
3418a01c:	6878      	ldr	r0, [r7, #4]
3418a01e:	f7f9 ff1b 	bl	34183e58 <LL_RCC_GetSDMMCClockSource>
3418a022:	4603      	mov	r3, r0
3418a024:	4a67      	ldr	r2, [pc, #412]	@ (3418a1c4 <RCCEx_GetSDMMCCLKFreq+0x1b4>)
3418a026:	4293      	cmp	r3, r2
3418a028:	d07e      	beq.n	3418a128 <RCCEx_GetSDMMCCLKFreq+0x118>
3418a02a:	4a66      	ldr	r2, [pc, #408]	@ (3418a1c4 <RCCEx_GetSDMMCCLKFreq+0x1b4>)
3418a02c:	4293      	cmp	r3, r2
3418a02e:	f200 80be 	bhi.w	3418a1ae <RCCEx_GetSDMMCCLKFreq+0x19e>
3418a032:	4a65      	ldr	r2, [pc, #404]	@ (3418a1c8 <RCCEx_GetSDMMCCLKFreq+0x1b8>)
3418a034:	4293      	cmp	r3, r2
3418a036:	d077      	beq.n	3418a128 <RCCEx_GetSDMMCCLKFreq+0x118>
3418a038:	4a63      	ldr	r2, [pc, #396]	@ (3418a1c8 <RCCEx_GetSDMMCCLKFreq+0x1b8>)
3418a03a:	4293      	cmp	r3, r2
3418a03c:	f200 80b7 	bhi.w	3418a1ae <RCCEx_GetSDMMCCLKFreq+0x19e>
3418a040:	4a62      	ldr	r2, [pc, #392]	@ (3418a1cc <RCCEx_GetSDMMCCLKFreq+0x1bc>)
3418a042:	4293      	cmp	r3, r2
3418a044:	d02c      	beq.n	3418a0a0 <RCCEx_GetSDMMCCLKFreq+0x90>
3418a046:	4a61      	ldr	r2, [pc, #388]	@ (3418a1cc <RCCEx_GetSDMMCCLKFreq+0x1bc>)
3418a048:	4293      	cmp	r3, r2
3418a04a:	f200 80b0 	bhi.w	3418a1ae <RCCEx_GetSDMMCCLKFreq+0x19e>
3418a04e:	4a60      	ldr	r2, [pc, #384]	@ (3418a1d0 <RCCEx_GetSDMMCCLKFreq+0x1c0>)
3418a050:	4293      	cmp	r3, r2
3418a052:	d025      	beq.n	3418a0a0 <RCCEx_GetSDMMCCLKFreq+0x90>
3418a054:	4a5e      	ldr	r2, [pc, #376]	@ (3418a1d0 <RCCEx_GetSDMMCCLKFreq+0x1c0>)
3418a056:	4293      	cmp	r3, r2
3418a058:	f200 80a9 	bhi.w	3418a1ae <RCCEx_GetSDMMCCLKFreq+0x19e>
3418a05c:	4a5d      	ldr	r2, [pc, #372]	@ (3418a1d4 <RCCEx_GetSDMMCCLKFreq+0x1c4>)
3418a05e:	4293      	cmp	r3, r2
3418a060:	d019      	beq.n	3418a096 <RCCEx_GetSDMMCCLKFreq+0x86>
3418a062:	4a5c      	ldr	r2, [pc, #368]	@ (3418a1d4 <RCCEx_GetSDMMCCLKFreq+0x1c4>)
3418a064:	4293      	cmp	r3, r2
3418a066:	f200 80a2 	bhi.w	3418a1ae <RCCEx_GetSDMMCCLKFreq+0x19e>
3418a06a:	4a5b      	ldr	r2, [pc, #364]	@ (3418a1d8 <RCCEx_GetSDMMCCLKFreq+0x1c8>)
3418a06c:	4293      	cmp	r3, r2
3418a06e:	d012      	beq.n	3418a096 <RCCEx_GetSDMMCCLKFreq+0x86>
3418a070:	4a59      	ldr	r2, [pc, #356]	@ (3418a1d8 <RCCEx_GetSDMMCCLKFreq+0x1c8>)
3418a072:	4293      	cmp	r3, r2
3418a074:	f200 809b 	bhi.w	3418a1ae <RCCEx_GetSDMMCCLKFreq+0x19e>
3418a078:	4a58      	ldr	r2, [pc, #352]	@ (3418a1dc <RCCEx_GetSDMMCCLKFreq+0x1cc>)
3418a07a:	4293      	cmp	r3, r2
3418a07c:	d003      	beq.n	3418a086 <RCCEx_GetSDMMCCLKFreq+0x76>
3418a07e:	4a58      	ldr	r2, [pc, #352]	@ (3418a1e0 <RCCEx_GetSDMMCCLKFreq+0x1d0>)
3418a080:	4293      	cmp	r3, r2
3418a082:	f040 8094 	bne.w	3418a1ae <RCCEx_GetSDMMCCLKFreq+0x19e>
  {
    case LL_RCC_SDMMC1_CLKSOURCE_HCLK:
    case LL_RCC_SDMMC2_CLKSOURCE_HCLK:
      sdmmc_frequency = RCCEx_GetHCLKFreq(HAL_RCC_GetSysClockFreq());
3418a086:	f7f8 ff15 	bl	34182eb4 <HAL_RCC_GetSysClockFreq>
3418a08a:	4603      	mov	r3, r0
3418a08c:	4618      	mov	r0, r3
3418a08e:	f7fd feb5 	bl	34187dfc <RCCEx_GetHCLKFreq>
3418a092:	60f8      	str	r0, [r7, #12]
      break;
3418a094:	e090      	b.n	3418a1b8 <RCCEx_GetSDMMCCLKFreq+0x1a8>

    case LL_RCC_SDMMC1_CLKSOURCE_CLKP:
    case LL_RCC_SDMMC2_CLKSOURCE_CLKP:
      sdmmc_frequency = RCCEx_GetCLKPCLKFreq(LL_RCC_CLKP_CLKSOURCE);
3418a096:	2007      	movs	r0, #7
3418a098:	f7fe f99c 	bl	341883d4 <RCCEx_GetCLKPCLKFreq>
3418a09c:	60f8      	str	r0, [r7, #12]
      break;
3418a09e:	e08b      	b.n	3418a1b8 <RCCEx_GetSDMMCCLKFreq+0x1a8>

    case LL_RCC_SDMMC1_CLKSOURCE_IC4:
    case LL_RCC_SDMMC2_CLKSOURCE_IC4:
      if (LL_RCC_IC4_IsEnabled() != 0U)
3418a0a0:	f7fa fa40 	bl	34184524 <LL_RCC_IC4_IsEnabled>
3418a0a4:	4603      	mov	r3, r0
3418a0a6:	2b00      	cmp	r3, #0
3418a0a8:	f000 8083 	beq.w	3418a1b2 <RCCEx_GetSDMMCCLKFreq+0x1a2>
      {
        ic_divider = LL_RCC_IC4_GetDivider();
3418a0ac:	f7fa fa5c 	bl	34184568 <LL_RCC_IC4_GetDivider>
3418a0b0:	60b8      	str	r0, [r7, #8]
        switch (LL_RCC_IC4_GetSource())
3418a0b2:	f7fa fa4b 	bl	3418454c <LL_RCC_IC4_GetSource>
3418a0b6:	4603      	mov	r3, r0
3418a0b8:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418a0bc:	d029      	beq.n	3418a112 <RCCEx_GetSDMMCCLKFreq+0x102>
3418a0be:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418a0c2:	d82f      	bhi.n	3418a124 <RCCEx_GetSDMMCCLKFreq+0x114>
3418a0c4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418a0c8:	d01a      	beq.n	3418a100 <RCCEx_GetSDMMCCLKFreq+0xf0>
3418a0ca:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418a0ce:	d829      	bhi.n	3418a124 <RCCEx_GetSDMMCCLKFreq+0x114>
3418a0d0:	2b00      	cmp	r3, #0
3418a0d2:	d003      	beq.n	3418a0dc <RCCEx_GetSDMMCCLKFreq+0xcc>
3418a0d4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3418a0d8:	d009      	beq.n	3418a0ee <RCCEx_GetSDMMCCLKFreq+0xde>
            sdmmc_frequency = HAL_RCCEx_GetPLL4CLKFreq();
            sdmmc_frequency = sdmmc_frequency / ic_divider;
            break;
          default:
            /* Unexpected case */
            break;
3418a0da:	e023      	b.n	3418a124 <RCCEx_GetSDMMCCLKFreq+0x114>
            sdmmc_frequency = HAL_RCCEx_GetPLL1CLKFreq();
3418a0dc:	f7fd fd76 	bl	34187bcc <HAL_RCCEx_GetPLL1CLKFreq>
3418a0e0:	60f8      	str	r0, [r7, #12]
            sdmmc_frequency = sdmmc_frequency / ic_divider;
3418a0e2:	68fa      	ldr	r2, [r7, #12]
3418a0e4:	68bb      	ldr	r3, [r7, #8]
3418a0e6:	fbb2 f3f3 	udiv	r3, r2, r3
3418a0ea:	60fb      	str	r3, [r7, #12]
            break;
3418a0ec:	e01b      	b.n	3418a126 <RCCEx_GetSDMMCCLKFreq+0x116>
            sdmmc_frequency = HAL_RCCEx_GetPLL2CLKFreq();
3418a0ee:	f7fd fdb3 	bl	34187c58 <HAL_RCCEx_GetPLL2CLKFreq>
3418a0f2:	60f8      	str	r0, [r7, #12]
            sdmmc_frequency = sdmmc_frequency / ic_divider;
3418a0f4:	68fa      	ldr	r2, [r7, #12]
3418a0f6:	68bb      	ldr	r3, [r7, #8]
3418a0f8:	fbb2 f3f3 	udiv	r3, r2, r3
3418a0fc:	60fb      	str	r3, [r7, #12]
            break;
3418a0fe:	e012      	b.n	3418a126 <RCCEx_GetSDMMCCLKFreq+0x116>
            sdmmc_frequency = HAL_RCCEx_GetPLL3CLKFreq();
3418a100:	f7fd fdf0 	bl	34187ce4 <HAL_RCCEx_GetPLL3CLKFreq>
3418a104:	60f8      	str	r0, [r7, #12]
            sdmmc_frequency = sdmmc_frequency / ic_divider;
3418a106:	68fa      	ldr	r2, [r7, #12]
3418a108:	68bb      	ldr	r3, [r7, #8]
3418a10a:	fbb2 f3f3 	udiv	r3, r2, r3
3418a10e:	60fb      	str	r3, [r7, #12]
            break;
3418a110:	e009      	b.n	3418a126 <RCCEx_GetSDMMCCLKFreq+0x116>
            sdmmc_frequency = HAL_RCCEx_GetPLL4CLKFreq();
3418a112:	f7fd fe2d 	bl	34187d70 <HAL_RCCEx_GetPLL4CLKFreq>
3418a116:	60f8      	str	r0, [r7, #12]
            sdmmc_frequency = sdmmc_frequency / ic_divider;
3418a118:	68fa      	ldr	r2, [r7, #12]
3418a11a:	68bb      	ldr	r3, [r7, #8]
3418a11c:	fbb2 f3f3 	udiv	r3, r2, r3
3418a120:	60fb      	str	r3, [r7, #12]
            break;
3418a122:	e000      	b.n	3418a126 <RCCEx_GetSDMMCCLKFreq+0x116>
            break;
3418a124:	bf00      	nop
        }
      }
      break;
3418a126:	e044      	b.n	3418a1b2 <RCCEx_GetSDMMCCLKFreq+0x1a2>

    case LL_RCC_SDMMC1_CLKSOURCE_IC5:
    case LL_RCC_SDMMC2_CLKSOURCE_IC5:
      if (LL_RCC_IC5_IsEnabled() != 0U)
3418a128:	f7fa fa3c 	bl	341845a4 <LL_RCC_IC5_IsEnabled>
3418a12c:	4603      	mov	r3, r0
3418a12e:	2b00      	cmp	r3, #0
3418a130:	d041      	beq.n	3418a1b6 <RCCEx_GetSDMMCCLKFreq+0x1a6>
      {
        ic_divider = LL_RCC_IC5_GetDivider();
3418a132:	f7fa fa59 	bl	341845e8 <LL_RCC_IC5_GetDivider>
3418a136:	60b8      	str	r0, [r7, #8]
        switch (LL_RCC_IC5_GetSource())
3418a138:	f7fa fa48 	bl	341845cc <LL_RCC_IC5_GetSource>
3418a13c:	4603      	mov	r3, r0
3418a13e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418a142:	d029      	beq.n	3418a198 <RCCEx_GetSDMMCCLKFreq+0x188>
3418a144:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418a148:	d82f      	bhi.n	3418a1aa <RCCEx_GetSDMMCCLKFreq+0x19a>
3418a14a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418a14e:	d01a      	beq.n	3418a186 <RCCEx_GetSDMMCCLKFreq+0x176>
3418a150:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418a154:	d829      	bhi.n	3418a1aa <RCCEx_GetSDMMCCLKFreq+0x19a>
3418a156:	2b00      	cmp	r3, #0
3418a158:	d003      	beq.n	3418a162 <RCCEx_GetSDMMCCLKFreq+0x152>
3418a15a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3418a15e:	d009      	beq.n	3418a174 <RCCEx_GetSDMMCCLKFreq+0x164>
            sdmmc_frequency = HAL_RCCEx_GetPLL4CLKFreq();
            sdmmc_frequency = sdmmc_frequency / ic_divider;
            break;
          default:
            /* Unexpected case */
            break;
3418a160:	e023      	b.n	3418a1aa <RCCEx_GetSDMMCCLKFreq+0x19a>
            sdmmc_frequency = HAL_RCCEx_GetPLL1CLKFreq();
3418a162:	f7fd fd33 	bl	34187bcc <HAL_RCCEx_GetPLL1CLKFreq>
3418a166:	60f8      	str	r0, [r7, #12]
            sdmmc_frequency = sdmmc_frequency / ic_divider;
3418a168:	68fa      	ldr	r2, [r7, #12]
3418a16a:	68bb      	ldr	r3, [r7, #8]
3418a16c:	fbb2 f3f3 	udiv	r3, r2, r3
3418a170:	60fb      	str	r3, [r7, #12]
            break;
3418a172:	e01b      	b.n	3418a1ac <RCCEx_GetSDMMCCLKFreq+0x19c>
            sdmmc_frequency = HAL_RCCEx_GetPLL2CLKFreq();
3418a174:	f7fd fd70 	bl	34187c58 <HAL_RCCEx_GetPLL2CLKFreq>
3418a178:	60f8      	str	r0, [r7, #12]
            sdmmc_frequency = sdmmc_frequency / ic_divider;
3418a17a:	68fa      	ldr	r2, [r7, #12]
3418a17c:	68bb      	ldr	r3, [r7, #8]
3418a17e:	fbb2 f3f3 	udiv	r3, r2, r3
3418a182:	60fb      	str	r3, [r7, #12]
            break;
3418a184:	e012      	b.n	3418a1ac <RCCEx_GetSDMMCCLKFreq+0x19c>
            sdmmc_frequency = HAL_RCCEx_GetPLL3CLKFreq();
3418a186:	f7fd fdad 	bl	34187ce4 <HAL_RCCEx_GetPLL3CLKFreq>
3418a18a:	60f8      	str	r0, [r7, #12]
            sdmmc_frequency = sdmmc_frequency / ic_divider;
3418a18c:	68fa      	ldr	r2, [r7, #12]
3418a18e:	68bb      	ldr	r3, [r7, #8]
3418a190:	fbb2 f3f3 	udiv	r3, r2, r3
3418a194:	60fb      	str	r3, [r7, #12]
            break;
3418a196:	e009      	b.n	3418a1ac <RCCEx_GetSDMMCCLKFreq+0x19c>
            sdmmc_frequency = HAL_RCCEx_GetPLL4CLKFreq();
3418a198:	f7fd fdea 	bl	34187d70 <HAL_RCCEx_GetPLL4CLKFreq>
3418a19c:	60f8      	str	r0, [r7, #12]
            sdmmc_frequency = sdmmc_frequency / ic_divider;
3418a19e:	68fa      	ldr	r2, [r7, #12]
3418a1a0:	68bb      	ldr	r3, [r7, #8]
3418a1a2:	fbb2 f3f3 	udiv	r3, r2, r3
3418a1a6:	60fb      	str	r3, [r7, #12]
            break;
3418a1a8:	e000      	b.n	3418a1ac <RCCEx_GetSDMMCCLKFreq+0x19c>
            break;
3418a1aa:	bf00      	nop
        }
      }
      break;
3418a1ac:	e003      	b.n	3418a1b6 <RCCEx_GetSDMMCCLKFreq+0x1a6>

    default:
      /* Unexpected case */
      break;
3418a1ae:	bf00      	nop
3418a1b0:	e002      	b.n	3418a1b8 <RCCEx_GetSDMMCCLKFreq+0x1a8>
      break;
3418a1b2:	bf00      	nop
3418a1b4:	e000      	b.n	3418a1b8 <RCCEx_GetSDMMCCLKFreq+0x1a8>
      break;
3418a1b6:	bf00      	nop
  }

  return sdmmc_frequency;
3418a1b8:	68fb      	ldr	r3, [r7, #12]
}
3418a1ba:	4618      	mov	r0, r3
3418a1bc:	3710      	adds	r7, #16
3418a1be:	46bd      	mov	sp, r7
3418a1c0:	bd80      	pop	{r7, pc}
3418a1c2:	bf00      	nop
3418a1c4:	0303041c 	.word	0x0303041c
3418a1c8:	0303001c 	.word	0x0303001c
3418a1cc:	0302041c 	.word	0x0302041c
3418a1d0:	0302001c 	.word	0x0302001c
3418a1d4:	0301041c 	.word	0x0301041c
3418a1d8:	0301001c 	.word	0x0301001c
3418a1dc:	0300001c 	.word	0x0300001c
3418a1e0:	0300041c 	.word	0x0300041c

3418a1e4 <RCCEx_GetSPDIFRXCLKFreq>:
  *         @arg @ref RCCEx_SPDIFRX1_Clock_Source
  * @retval SPDIF clock frequency (in Hz)
  *         - @ref  RCC_PERIPH_FREQUENCY_NO indicates that oscillator is not ready
  */
static uint32_t RCCEx_GetSPDIFRXCLKFreq(uint32_t SPDIFRXxSource)
{
3418a1e4:	b580      	push	{r7, lr}
3418a1e6:	b084      	sub	sp, #16
3418a1e8:	af00      	add	r7, sp, #0
3418a1ea:	6078      	str	r0, [r7, #4]
  uint32_t spdifrx_frequency = RCC_PERIPH_FREQUENCY_NO;
3418a1ec:	2300      	movs	r3, #0
3418a1ee:	60fb      	str	r3, [r7, #12]
  uint32_t ic_divider;

  switch (LL_RCC_GetSPDIFRXClockSource(SPDIFRXxSource))
3418a1f0:	6878      	ldr	r0, [r7, #4]
3418a1f2:	f7f9 fe3d 	bl	34183e70 <LL_RCC_GetSPDIFRXClockSource>
3418a1f6:	4603      	mov	r3, r0
3418a1f8:	2b06      	cmp	r3, #6
3418a1fa:	f200 80c2 	bhi.w	3418a382 <RCCEx_GetSPDIFRXCLKFreq+0x19e>
3418a1fe:	a201      	add	r2, pc, #4	@ (adr r2, 3418a204 <RCCEx_GetSPDIFRXCLKFreq+0x20>)
3418a200:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
3418a204:	3418a221 	.word	0x3418a221
3418a208:	3418a239 	.word	0x3418a239
3418a20c:	3418a243 	.word	0x3418a243
3418a210:	3418a2cb 	.word	0x3418a2cb
3418a214:	3418a36d 	.word	0x3418a36d
3418a218:	3418a351 	.word	0x3418a351
3418a21c:	3418a37d 	.word	0x3418a37d
  {
    case LL_RCC_SPDIFRX1_CLKSOURCE_PCLK1:
      spdifrx_frequency = RCCEx_GetPCLK1Freq(RCCEx_GetHCLKFreq(HAL_RCC_GetSysClockFreq()));
3418a220:	f7f8 fe48 	bl	34182eb4 <HAL_RCC_GetSysClockFreq>
3418a224:	4603      	mov	r3, r0
3418a226:	4618      	mov	r0, r3
3418a228:	f7fd fde8 	bl	34187dfc <RCCEx_GetHCLKFreq>
3418a22c:	4603      	mov	r3, r0
3418a22e:	4618      	mov	r0, r3
3418a230:	f7fd fdf5 	bl	34187e1e <RCCEx_GetPCLK1Freq>
3418a234:	60f8      	str	r0, [r7, #12]
      break;
3418a236:	e0ad      	b.n	3418a394 <RCCEx_GetSPDIFRXCLKFreq+0x1b0>

    case LL_RCC_SPDIFRX1_CLKSOURCE_CLKP:
      spdifrx_frequency = RCCEx_GetCLKPCLKFreq(LL_RCC_CLKP_CLKSOURCE);
3418a238:	2007      	movs	r0, #7
3418a23a:	f7fe f8cb 	bl	341883d4 <RCCEx_GetCLKPCLKFreq>
3418a23e:	60f8      	str	r0, [r7, #12]
      break;
3418a240:	e0a8      	b.n	3418a394 <RCCEx_GetSPDIFRXCLKFreq+0x1b0>

    case LL_RCC_SPDIFRX1_CLKSOURCE_IC7:
      if (LL_RCC_IC7_IsEnabled() != 0U)
3418a242:	f7fa f9ef 	bl	34184624 <LL_RCC_IC7_IsEnabled>
3418a246:	4603      	mov	r3, r0
3418a248:	2b00      	cmp	r3, #0
3418a24a:	f000 809c 	beq.w	3418a386 <RCCEx_GetSPDIFRXCLKFreq+0x1a2>
      {
        ic_divider = LL_RCC_IC7_GetDivider();
3418a24e:	f7fa fa0b 	bl	34184668 <LL_RCC_IC7_GetDivider>
3418a252:	60b8      	str	r0, [r7, #8]
        switch (LL_RCC_IC7_GetSource())
3418a254:	f7fa f9fa 	bl	3418464c <LL_RCC_IC7_GetSource>
3418a258:	4603      	mov	r3, r0
3418a25a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418a25e:	d029      	beq.n	3418a2b4 <RCCEx_GetSPDIFRXCLKFreq+0xd0>
3418a260:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418a264:	d82f      	bhi.n	3418a2c6 <RCCEx_GetSPDIFRXCLKFreq+0xe2>
3418a266:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418a26a:	d01a      	beq.n	3418a2a2 <RCCEx_GetSPDIFRXCLKFreq+0xbe>
3418a26c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418a270:	d829      	bhi.n	3418a2c6 <RCCEx_GetSPDIFRXCLKFreq+0xe2>
3418a272:	2b00      	cmp	r3, #0
3418a274:	d003      	beq.n	3418a27e <RCCEx_GetSPDIFRXCLKFreq+0x9a>
3418a276:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3418a27a:	d009      	beq.n	3418a290 <RCCEx_GetSPDIFRXCLKFreq+0xac>
            spdifrx_frequency = HAL_RCCEx_GetPLL4CLKFreq();
            spdifrx_frequency = spdifrx_frequency / ic_divider;
            break;
          default:
            /* Unexpected case */
            break;
3418a27c:	e023      	b.n	3418a2c6 <RCCEx_GetSPDIFRXCLKFreq+0xe2>
            spdifrx_frequency = HAL_RCCEx_GetPLL1CLKFreq();
3418a27e:	f7fd fca5 	bl	34187bcc <HAL_RCCEx_GetPLL1CLKFreq>
3418a282:	60f8      	str	r0, [r7, #12]
            spdifrx_frequency = spdifrx_frequency / ic_divider;
3418a284:	68fa      	ldr	r2, [r7, #12]
3418a286:	68bb      	ldr	r3, [r7, #8]
3418a288:	fbb2 f3f3 	udiv	r3, r2, r3
3418a28c:	60fb      	str	r3, [r7, #12]
            break;
3418a28e:	e01b      	b.n	3418a2c8 <RCCEx_GetSPDIFRXCLKFreq+0xe4>
            spdifrx_frequency = HAL_RCCEx_GetPLL2CLKFreq();
3418a290:	f7fd fce2 	bl	34187c58 <HAL_RCCEx_GetPLL2CLKFreq>
3418a294:	60f8      	str	r0, [r7, #12]
            spdifrx_frequency = spdifrx_frequency / ic_divider;
3418a296:	68fa      	ldr	r2, [r7, #12]
3418a298:	68bb      	ldr	r3, [r7, #8]
3418a29a:	fbb2 f3f3 	udiv	r3, r2, r3
3418a29e:	60fb      	str	r3, [r7, #12]
            break;
3418a2a0:	e012      	b.n	3418a2c8 <RCCEx_GetSPDIFRXCLKFreq+0xe4>
            spdifrx_frequency = HAL_RCCEx_GetPLL3CLKFreq();
3418a2a2:	f7fd fd1f 	bl	34187ce4 <HAL_RCCEx_GetPLL3CLKFreq>
3418a2a6:	60f8      	str	r0, [r7, #12]
            spdifrx_frequency = spdifrx_frequency / ic_divider;
3418a2a8:	68fa      	ldr	r2, [r7, #12]
3418a2aa:	68bb      	ldr	r3, [r7, #8]
3418a2ac:	fbb2 f3f3 	udiv	r3, r2, r3
3418a2b0:	60fb      	str	r3, [r7, #12]
            break;
3418a2b2:	e009      	b.n	3418a2c8 <RCCEx_GetSPDIFRXCLKFreq+0xe4>
            spdifrx_frequency = HAL_RCCEx_GetPLL4CLKFreq();
3418a2b4:	f7fd fd5c 	bl	34187d70 <HAL_RCCEx_GetPLL4CLKFreq>
3418a2b8:	60f8      	str	r0, [r7, #12]
            spdifrx_frequency = spdifrx_frequency / ic_divider;
3418a2ba:	68fa      	ldr	r2, [r7, #12]
3418a2bc:	68bb      	ldr	r3, [r7, #8]
3418a2be:	fbb2 f3f3 	udiv	r3, r2, r3
3418a2c2:	60fb      	str	r3, [r7, #12]
            break;
3418a2c4:	e000      	b.n	3418a2c8 <RCCEx_GetSPDIFRXCLKFreq+0xe4>
            break;
3418a2c6:	bf00      	nop
        }
      }
      break;
3418a2c8:	e05d      	b.n	3418a386 <RCCEx_GetSPDIFRXCLKFreq+0x1a2>

    case LL_RCC_SPDIFRX1_CLKSOURCE_IC8:
      if (LL_RCC_IC8_IsEnabled() != 0U)
3418a2ca:	f7fa f9eb 	bl	341846a4 <LL_RCC_IC8_IsEnabled>
3418a2ce:	4603      	mov	r3, r0
3418a2d0:	2b00      	cmp	r3, #0
3418a2d2:	d05a      	beq.n	3418a38a <RCCEx_GetSPDIFRXCLKFreq+0x1a6>
      {
        ic_divider = LL_RCC_IC8_GetDivider();
3418a2d4:	f7fa fa08 	bl	341846e8 <LL_RCC_IC8_GetDivider>
3418a2d8:	60b8      	str	r0, [r7, #8]
        switch (LL_RCC_IC8_GetSource())
3418a2da:	f7fa f9f7 	bl	341846cc <LL_RCC_IC8_GetSource>
3418a2de:	4603      	mov	r3, r0
3418a2e0:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418a2e4:	d029      	beq.n	3418a33a <RCCEx_GetSPDIFRXCLKFreq+0x156>
3418a2e6:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418a2ea:	d82f      	bhi.n	3418a34c <RCCEx_GetSPDIFRXCLKFreq+0x168>
3418a2ec:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418a2f0:	d01a      	beq.n	3418a328 <RCCEx_GetSPDIFRXCLKFreq+0x144>
3418a2f2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418a2f6:	d829      	bhi.n	3418a34c <RCCEx_GetSPDIFRXCLKFreq+0x168>
3418a2f8:	2b00      	cmp	r3, #0
3418a2fa:	d003      	beq.n	3418a304 <RCCEx_GetSPDIFRXCLKFreq+0x120>
3418a2fc:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3418a300:	d009      	beq.n	3418a316 <RCCEx_GetSPDIFRXCLKFreq+0x132>
            spdifrx_frequency = HAL_RCCEx_GetPLL4CLKFreq();
            spdifrx_frequency = spdifrx_frequency / ic_divider;
            break;
          default:
            /* Unexpected case */
            break;
3418a302:	e023      	b.n	3418a34c <RCCEx_GetSPDIFRXCLKFreq+0x168>
            spdifrx_frequency = HAL_RCCEx_GetPLL1CLKFreq();
3418a304:	f7fd fc62 	bl	34187bcc <HAL_RCCEx_GetPLL1CLKFreq>
3418a308:	60f8      	str	r0, [r7, #12]
            spdifrx_frequency = spdifrx_frequency / ic_divider;
3418a30a:	68fa      	ldr	r2, [r7, #12]
3418a30c:	68bb      	ldr	r3, [r7, #8]
3418a30e:	fbb2 f3f3 	udiv	r3, r2, r3
3418a312:	60fb      	str	r3, [r7, #12]
            break;
3418a314:	e01b      	b.n	3418a34e <RCCEx_GetSPDIFRXCLKFreq+0x16a>
            spdifrx_frequency = HAL_RCCEx_GetPLL2CLKFreq();
3418a316:	f7fd fc9f 	bl	34187c58 <HAL_RCCEx_GetPLL2CLKFreq>
3418a31a:	60f8      	str	r0, [r7, #12]
            spdifrx_frequency = spdifrx_frequency / ic_divider;
3418a31c:	68fa      	ldr	r2, [r7, #12]
3418a31e:	68bb      	ldr	r3, [r7, #8]
3418a320:	fbb2 f3f3 	udiv	r3, r2, r3
3418a324:	60fb      	str	r3, [r7, #12]
            break;
3418a326:	e012      	b.n	3418a34e <RCCEx_GetSPDIFRXCLKFreq+0x16a>
            spdifrx_frequency = HAL_RCCEx_GetPLL3CLKFreq();
3418a328:	f7fd fcdc 	bl	34187ce4 <HAL_RCCEx_GetPLL3CLKFreq>
3418a32c:	60f8      	str	r0, [r7, #12]
            spdifrx_frequency = spdifrx_frequency / ic_divider;
3418a32e:	68fa      	ldr	r2, [r7, #12]
3418a330:	68bb      	ldr	r3, [r7, #8]
3418a332:	fbb2 f3f3 	udiv	r3, r2, r3
3418a336:	60fb      	str	r3, [r7, #12]
            break;
3418a338:	e009      	b.n	3418a34e <RCCEx_GetSPDIFRXCLKFreq+0x16a>
            spdifrx_frequency = HAL_RCCEx_GetPLL4CLKFreq();
3418a33a:	f7fd fd19 	bl	34187d70 <HAL_RCCEx_GetPLL4CLKFreq>
3418a33e:	60f8      	str	r0, [r7, #12]
            spdifrx_frequency = spdifrx_frequency / ic_divider;
3418a340:	68fa      	ldr	r2, [r7, #12]
3418a342:	68bb      	ldr	r3, [r7, #8]
3418a344:	fbb2 f3f3 	udiv	r3, r2, r3
3418a348:	60fb      	str	r3, [r7, #12]
            break;
3418a34a:	e000      	b.n	3418a34e <RCCEx_GetSPDIFRXCLKFreq+0x16a>
            break;
3418a34c:	bf00      	nop
        }
      }
      break;
3418a34e:	e01c      	b.n	3418a38a <RCCEx_GetSPDIFRXCLKFreq+0x1a6>

    case LL_RCC_SPDIFRX1_CLKSOURCE_HSI:
      if (LL_RCC_HSI_IsReady() != 0U)
3418a350:	f7f9 f9c4 	bl	341836dc <LL_RCC_HSI_IsReady>
3418a354:	4603      	mov	r3, r0
3418a356:	2b00      	cmp	r3, #0
3418a358:	d019      	beq.n	3418a38e <RCCEx_GetSPDIFRXCLKFreq+0x1aa>
      {
        spdifrx_frequency = HSI_VALUE >> (LL_RCC_HSI_GetDivider() >> RCC_HSICFGR_HSIDIV_Pos);
3418a35a:	f7f9 f9d1 	bl	34183700 <LL_RCC_HSI_GetDivider>
3418a35e:	4603      	mov	r3, r0
3418a360:	09db      	lsrs	r3, r3, #7
3418a362:	4a0f      	ldr	r2, [pc, #60]	@ (3418a3a0 <RCCEx_GetSPDIFRXCLKFreq+0x1bc>)
3418a364:	fa22 f303 	lsr.w	r3, r2, r3
3418a368:	60fb      	str	r3, [r7, #12]
      }
      break;
3418a36a:	e010      	b.n	3418a38e <RCCEx_GetSPDIFRXCLKFreq+0x1aa>

    case LL_RCC_SPDIFRX1_CLKSOURCE_MSI:
      if (LL_RCC_MSI_IsReady() != 0U)
3418a36c:	f7f9 f9d6 	bl	3418371c <LL_RCC_MSI_IsReady>
3418a370:	4603      	mov	r3, r0
3418a372:	2b00      	cmp	r3, #0
3418a374:	d00d      	beq.n	3418a392 <RCCEx_GetSPDIFRXCLKFreq+0x1ae>
      {
        spdifrx_frequency = MSI_VALUE;
3418a376:	4b0b      	ldr	r3, [pc, #44]	@ (3418a3a4 <RCCEx_GetSPDIFRXCLKFreq+0x1c0>)
3418a378:	60fb      	str	r3, [r7, #12]
      }
      break;
3418a37a:	e00a      	b.n	3418a392 <RCCEx_GetSPDIFRXCLKFreq+0x1ae>

    case LL_RCC_SPDIFRX1_CLKSOURCE_I2S_CKIN:
      spdifrx_frequency = EXTERNAL_CLOCK_VALUE;
3418a37c:	4b0a      	ldr	r3, [pc, #40]	@ (3418a3a8 <RCCEx_GetSPDIFRXCLKFreq+0x1c4>)
3418a37e:	60fb      	str	r3, [r7, #12]
      break;
3418a380:	e008      	b.n	3418a394 <RCCEx_GetSPDIFRXCLKFreq+0x1b0>

    default:
      /* Unexpected case */
      break;
3418a382:	bf00      	nop
3418a384:	e006      	b.n	3418a394 <RCCEx_GetSPDIFRXCLKFreq+0x1b0>
      break;
3418a386:	bf00      	nop
3418a388:	e004      	b.n	3418a394 <RCCEx_GetSPDIFRXCLKFreq+0x1b0>
      break;
3418a38a:	bf00      	nop
3418a38c:	e002      	b.n	3418a394 <RCCEx_GetSPDIFRXCLKFreq+0x1b0>
      break;
3418a38e:	bf00      	nop
3418a390:	e000      	b.n	3418a394 <RCCEx_GetSPDIFRXCLKFreq+0x1b0>
      break;
3418a392:	bf00      	nop
  }

  return spdifrx_frequency;
3418a394:	68fb      	ldr	r3, [r7, #12]
}
3418a396:	4618      	mov	r0, r3
3418a398:	3710      	adds	r7, #16
3418a39a:	46bd      	mov	sp, r7
3418a39c:	bd80      	pop	{r7, pc}
3418a39e:	bf00      	nop
3418a3a0:	03d09000 	.word	0x03d09000
3418a3a4:	003d0900 	.word	0x003d0900
3418a3a8:	00bb8000 	.word	0x00bb8000

3418a3ac <RCCEx_GetSPICLKFreq>:
  *         @arg @ref RCCEx_SPI6_Clock_Source
  * @retval SPI clock frequency (in Hz)
  *         - @ref  RCC_PERIPH_FREQUENCY_NO indicates that oscillator is not ready
  */
static uint32_t RCCEx_GetSPICLKFreq(uint32_t SPIxSource)
{
3418a3ac:	b580      	push	{r7, lr}
3418a3ae:	b084      	sub	sp, #16
3418a3b0:	af00      	add	r7, sp, #0
3418a3b2:	6078      	str	r0, [r7, #4]
  uint32_t spi_frequency = RCC_PERIPH_FREQUENCY_NO;
3418a3b4:	2300      	movs	r3, #0
3418a3b6:	60fb      	str	r3, [r7, #12]
  uint32_t ic_divider;

  switch (LL_RCC_GetSPIClockSource(SPIxSource))
3418a3b8:	6878      	ldr	r0, [r7, #4]
3418a3ba:	f7f9 fd6b 	bl	34183e94 <LL_RCC_GetSPIClockSource>
3418a3be:	4603      	mov	r3, r0
3418a3c0:	4aa7      	ldr	r2, [pc, #668]	@ (3418a660 <RCCEx_GetSPICLKFreq+0x2b4>)
3418a3c2:	4293      	cmp	r3, r2
3418a3c4:	f000 829e 	beq.w	3418a904 <RCCEx_GetSPICLKFreq+0x558>
3418a3c8:	4aa5      	ldr	r2, [pc, #660]	@ (3418a660 <RCCEx_GetSPICLKFreq+0x2b4>)
3418a3ca:	4293      	cmp	r3, r2
3418a3cc:	f200 82a5 	bhi.w	3418a91a <RCCEx_GetSPICLKFreq+0x56e>
3418a3d0:	4aa4      	ldr	r2, [pc, #656]	@ (3418a664 <RCCEx_GetSPICLKFreq+0x2b8>)
3418a3d2:	4293      	cmp	r3, r2
3418a3d4:	f000 8299 	beq.w	3418a90a <RCCEx_GetSPICLKFreq+0x55e>
3418a3d8:	4aa2      	ldr	r2, [pc, #648]	@ (3418a664 <RCCEx_GetSPICLKFreq+0x2b8>)
3418a3da:	4293      	cmp	r3, r2
3418a3dc:	f200 829d 	bhi.w	3418a91a <RCCEx_GetSPICLKFreq+0x56e>
3418a3e0:	4aa1      	ldr	r2, [pc, #644]	@ (3418a668 <RCCEx_GetSPICLKFreq+0x2bc>)
3418a3e2:	4293      	cmp	r3, r2
3418a3e4:	f000 8291 	beq.w	3418a90a <RCCEx_GetSPICLKFreq+0x55e>
3418a3e8:	4a9f      	ldr	r2, [pc, #636]	@ (3418a668 <RCCEx_GetSPICLKFreq+0x2bc>)
3418a3ea:	4293      	cmp	r3, r2
3418a3ec:	f200 8295 	bhi.w	3418a91a <RCCEx_GetSPICLKFreq+0x56e>
3418a3f0:	4a9e      	ldr	r2, [pc, #632]	@ (3418a66c <RCCEx_GetSPICLKFreq+0x2c0>)
3418a3f2:	4293      	cmp	r3, r2
3418a3f4:	f000 8286 	beq.w	3418a904 <RCCEx_GetSPICLKFreq+0x558>
3418a3f8:	4a9c      	ldr	r2, [pc, #624]	@ (3418a66c <RCCEx_GetSPICLKFreq+0x2c0>)
3418a3fa:	4293      	cmp	r3, r2
3418a3fc:	f200 828d 	bhi.w	3418a91a <RCCEx_GetSPICLKFreq+0x56e>
3418a400:	4a9b      	ldr	r2, [pc, #620]	@ (3418a670 <RCCEx_GetSPICLKFreq+0x2c4>)
3418a402:	4293      	cmp	r3, r2
3418a404:	f000 827e 	beq.w	3418a904 <RCCEx_GetSPICLKFreq+0x558>
3418a408:	4a99      	ldr	r2, [pc, #612]	@ (3418a670 <RCCEx_GetSPICLKFreq+0x2c4>)
3418a40a:	4293      	cmp	r3, r2
3418a40c:	f200 8285 	bhi.w	3418a91a <RCCEx_GetSPICLKFreq+0x56e>
3418a410:	4a98      	ldr	r2, [pc, #608]	@ (3418a674 <RCCEx_GetSPICLKFreq+0x2c8>)
3418a412:	4293      	cmp	r3, r2
3418a414:	f000 8276 	beq.w	3418a904 <RCCEx_GetSPICLKFreq+0x558>
3418a418:	4a96      	ldr	r2, [pc, #600]	@ (3418a674 <RCCEx_GetSPICLKFreq+0x2c8>)
3418a41a:	4293      	cmp	r3, r2
3418a41c:	f200 827d 	bhi.w	3418a91a <RCCEx_GetSPICLKFreq+0x56e>
3418a420:	4a95      	ldr	r2, [pc, #596]	@ (3418a678 <RCCEx_GetSPICLKFreq+0x2cc>)
3418a422:	4293      	cmp	r3, r2
3418a424:	f000 8258 	beq.w	3418a8d8 <RCCEx_GetSPICLKFreq+0x52c>
3418a428:	4a93      	ldr	r2, [pc, #588]	@ (3418a678 <RCCEx_GetSPICLKFreq+0x2cc>)
3418a42a:	4293      	cmp	r3, r2
3418a42c:	f200 8275 	bhi.w	3418a91a <RCCEx_GetSPICLKFreq+0x56e>
3418a430:	4a92      	ldr	r2, [pc, #584]	@ (3418a67c <RCCEx_GetSPICLKFreq+0x2d0>)
3418a432:	4293      	cmp	r3, r2
3418a434:	f000 8250 	beq.w	3418a8d8 <RCCEx_GetSPICLKFreq+0x52c>
3418a438:	4a90      	ldr	r2, [pc, #576]	@ (3418a67c <RCCEx_GetSPICLKFreq+0x2d0>)
3418a43a:	4293      	cmp	r3, r2
3418a43c:	f200 826d 	bhi.w	3418a91a <RCCEx_GetSPICLKFreq+0x56e>
3418a440:	4a8f      	ldr	r2, [pc, #572]	@ (3418a680 <RCCEx_GetSPICLKFreq+0x2d4>)
3418a442:	4293      	cmp	r3, r2
3418a444:	f000 8248 	beq.w	3418a8d8 <RCCEx_GetSPICLKFreq+0x52c>
3418a448:	4a8d      	ldr	r2, [pc, #564]	@ (3418a680 <RCCEx_GetSPICLKFreq+0x2d4>)
3418a44a:	4293      	cmp	r3, r2
3418a44c:	f200 8265 	bhi.w	3418a91a <RCCEx_GetSPICLKFreq+0x56e>
3418a450:	4a8c      	ldr	r2, [pc, #560]	@ (3418a684 <RCCEx_GetSPICLKFreq+0x2d8>)
3418a452:	4293      	cmp	r3, r2
3418a454:	f000 8240 	beq.w	3418a8d8 <RCCEx_GetSPICLKFreq+0x52c>
3418a458:	4a8a      	ldr	r2, [pc, #552]	@ (3418a684 <RCCEx_GetSPICLKFreq+0x2d8>)
3418a45a:	4293      	cmp	r3, r2
3418a45c:	f200 825d 	bhi.w	3418a91a <RCCEx_GetSPICLKFreq+0x56e>
3418a460:	4a89      	ldr	r2, [pc, #548]	@ (3418a688 <RCCEx_GetSPICLKFreq+0x2dc>)
3418a462:	4293      	cmp	r3, r2
3418a464:	f000 8238 	beq.w	3418a8d8 <RCCEx_GetSPICLKFreq+0x52c>
3418a468:	4a87      	ldr	r2, [pc, #540]	@ (3418a688 <RCCEx_GetSPICLKFreq+0x2dc>)
3418a46a:	4293      	cmp	r3, r2
3418a46c:	f200 8255 	bhi.w	3418a91a <RCCEx_GetSPICLKFreq+0x56e>
3418a470:	4a86      	ldr	r2, [pc, #536]	@ (3418a68c <RCCEx_GetSPICLKFreq+0x2e0>)
3418a472:	4293      	cmp	r3, r2
3418a474:	f000 8230 	beq.w	3418a8d8 <RCCEx_GetSPICLKFreq+0x52c>
3418a478:	4a84      	ldr	r2, [pc, #528]	@ (3418a68c <RCCEx_GetSPICLKFreq+0x2e0>)
3418a47a:	4293      	cmp	r3, r2
3418a47c:	f200 824d 	bhi.w	3418a91a <RCCEx_GetSPICLKFreq+0x56e>
3418a480:	4a83      	ldr	r2, [pc, #524]	@ (3418a690 <RCCEx_GetSPICLKFreq+0x2e4>)
3418a482:	4293      	cmp	r3, r2
3418a484:	f000 8236 	beq.w	3418a8f4 <RCCEx_GetSPICLKFreq+0x548>
3418a488:	4a81      	ldr	r2, [pc, #516]	@ (3418a690 <RCCEx_GetSPICLKFreq+0x2e4>)
3418a48a:	4293      	cmp	r3, r2
3418a48c:	f200 8245 	bhi.w	3418a91a <RCCEx_GetSPICLKFreq+0x56e>
3418a490:	4a80      	ldr	r2, [pc, #512]	@ (3418a694 <RCCEx_GetSPICLKFreq+0x2e8>)
3418a492:	4293      	cmp	r3, r2
3418a494:	f000 822e 	beq.w	3418a8f4 <RCCEx_GetSPICLKFreq+0x548>
3418a498:	4a7e      	ldr	r2, [pc, #504]	@ (3418a694 <RCCEx_GetSPICLKFreq+0x2e8>)
3418a49a:	4293      	cmp	r3, r2
3418a49c:	f200 823d 	bhi.w	3418a91a <RCCEx_GetSPICLKFreq+0x56e>
3418a4a0:	4a7d      	ldr	r2, [pc, #500]	@ (3418a698 <RCCEx_GetSPICLKFreq+0x2ec>)
3418a4a2:	4293      	cmp	r3, r2
3418a4a4:	f000 8226 	beq.w	3418a8f4 <RCCEx_GetSPICLKFreq+0x548>
3418a4a8:	4a7b      	ldr	r2, [pc, #492]	@ (3418a698 <RCCEx_GetSPICLKFreq+0x2ec>)
3418a4aa:	4293      	cmp	r3, r2
3418a4ac:	f200 8235 	bhi.w	3418a91a <RCCEx_GetSPICLKFreq+0x56e>
3418a4b0:	4a7a      	ldr	r2, [pc, #488]	@ (3418a69c <RCCEx_GetSPICLKFreq+0x2f0>)
3418a4b2:	4293      	cmp	r3, r2
3418a4b4:	f000 821e 	beq.w	3418a8f4 <RCCEx_GetSPICLKFreq+0x548>
3418a4b8:	4a78      	ldr	r2, [pc, #480]	@ (3418a69c <RCCEx_GetSPICLKFreq+0x2f0>)
3418a4ba:	4293      	cmp	r3, r2
3418a4bc:	f200 822d 	bhi.w	3418a91a <RCCEx_GetSPICLKFreq+0x56e>
3418a4c0:	4a77      	ldr	r2, [pc, #476]	@ (3418a6a0 <RCCEx_GetSPICLKFreq+0x2f4>)
3418a4c2:	4293      	cmp	r3, r2
3418a4c4:	f000 8216 	beq.w	3418a8f4 <RCCEx_GetSPICLKFreq+0x548>
3418a4c8:	4a75      	ldr	r2, [pc, #468]	@ (3418a6a0 <RCCEx_GetSPICLKFreq+0x2f4>)
3418a4ca:	4293      	cmp	r3, r2
3418a4cc:	f200 8225 	bhi.w	3418a91a <RCCEx_GetSPICLKFreq+0x56e>
3418a4d0:	4a74      	ldr	r2, [pc, #464]	@ (3418a6a4 <RCCEx_GetSPICLKFreq+0x2f8>)
3418a4d2:	4293      	cmp	r3, r2
3418a4d4:	f000 820e 	beq.w	3418a8f4 <RCCEx_GetSPICLKFreq+0x548>
3418a4d8:	4a72      	ldr	r2, [pc, #456]	@ (3418a6a4 <RCCEx_GetSPICLKFreq+0x2f8>)
3418a4da:	4293      	cmp	r3, r2
3418a4dc:	f200 821d 	bhi.w	3418a91a <RCCEx_GetSPICLKFreq+0x56e>
3418a4e0:	4a71      	ldr	r2, [pc, #452]	@ (3418a6a8 <RCCEx_GetSPICLKFreq+0x2fc>)
3418a4e2:	4293      	cmp	r3, r2
3418a4e4:	f000 8171 	beq.w	3418a7ca <RCCEx_GetSPICLKFreq+0x41e>
3418a4e8:	4a6f      	ldr	r2, [pc, #444]	@ (3418a6a8 <RCCEx_GetSPICLKFreq+0x2fc>)
3418a4ea:	4293      	cmp	r3, r2
3418a4ec:	f200 8215 	bhi.w	3418a91a <RCCEx_GetSPICLKFreq+0x56e>
3418a4f0:	4a6e      	ldr	r2, [pc, #440]	@ (3418a6ac <RCCEx_GetSPICLKFreq+0x300>)
3418a4f2:	4293      	cmp	r3, r2
3418a4f4:	f000 81ad 	beq.w	3418a852 <RCCEx_GetSPICLKFreq+0x4a6>
3418a4f8:	4a6c      	ldr	r2, [pc, #432]	@ (3418a6ac <RCCEx_GetSPICLKFreq+0x300>)
3418a4fa:	4293      	cmp	r3, r2
3418a4fc:	f200 820d 	bhi.w	3418a91a <RCCEx_GetSPICLKFreq+0x56e>
3418a500:	4a6b      	ldr	r2, [pc, #428]	@ (3418a6b0 <RCCEx_GetSPICLKFreq+0x304>)
3418a502:	4293      	cmp	r3, r2
3418a504:	f000 81a5 	beq.w	3418a852 <RCCEx_GetSPICLKFreq+0x4a6>
3418a508:	4a69      	ldr	r2, [pc, #420]	@ (3418a6b0 <RCCEx_GetSPICLKFreq+0x304>)
3418a50a:	4293      	cmp	r3, r2
3418a50c:	f200 8205 	bhi.w	3418a91a <RCCEx_GetSPICLKFreq+0x56e>
3418a510:	4a68      	ldr	r2, [pc, #416]	@ (3418a6b4 <RCCEx_GetSPICLKFreq+0x308>)
3418a512:	4293      	cmp	r3, r2
3418a514:	f000 8159 	beq.w	3418a7ca <RCCEx_GetSPICLKFreq+0x41e>
3418a518:	4a66      	ldr	r2, [pc, #408]	@ (3418a6b4 <RCCEx_GetSPICLKFreq+0x308>)
3418a51a:	4293      	cmp	r3, r2
3418a51c:	f200 81fd 	bhi.w	3418a91a <RCCEx_GetSPICLKFreq+0x56e>
3418a520:	4a65      	ldr	r2, [pc, #404]	@ (3418a6b8 <RCCEx_GetSPICLKFreq+0x30c>)
3418a522:	4293      	cmp	r3, r2
3418a524:	f000 8151 	beq.w	3418a7ca <RCCEx_GetSPICLKFreq+0x41e>
3418a528:	4a63      	ldr	r2, [pc, #396]	@ (3418a6b8 <RCCEx_GetSPICLKFreq+0x30c>)
3418a52a:	4293      	cmp	r3, r2
3418a52c:	f200 81f5 	bhi.w	3418a91a <RCCEx_GetSPICLKFreq+0x56e>
3418a530:	4a62      	ldr	r2, [pc, #392]	@ (3418a6bc <RCCEx_GetSPICLKFreq+0x310>)
3418a532:	4293      	cmp	r3, r2
3418a534:	f000 8149 	beq.w	3418a7ca <RCCEx_GetSPICLKFreq+0x41e>
3418a538:	4a60      	ldr	r2, [pc, #384]	@ (3418a6bc <RCCEx_GetSPICLKFreq+0x310>)
3418a53a:	4293      	cmp	r3, r2
3418a53c:	f200 81ed 	bhi.w	3418a91a <RCCEx_GetSPICLKFreq+0x56e>
3418a540:	4a5f      	ldr	r2, [pc, #380]	@ (3418a6c0 <RCCEx_GetSPICLKFreq+0x314>)
3418a542:	4293      	cmp	r3, r2
3418a544:	f000 80fd 	beq.w	3418a742 <RCCEx_GetSPICLKFreq+0x396>
3418a548:	4a5d      	ldr	r2, [pc, #372]	@ (3418a6c0 <RCCEx_GetSPICLKFreq+0x314>)
3418a54a:	4293      	cmp	r3, r2
3418a54c:	f200 81e5 	bhi.w	3418a91a <RCCEx_GetSPICLKFreq+0x56e>
3418a550:	4a5c      	ldr	r2, [pc, #368]	@ (3418a6c4 <RCCEx_GetSPICLKFreq+0x318>)
3418a552:	4293      	cmp	r3, r2
3418a554:	f000 8139 	beq.w	3418a7ca <RCCEx_GetSPICLKFreq+0x41e>
3418a558:	4a5a      	ldr	r2, [pc, #360]	@ (3418a6c4 <RCCEx_GetSPICLKFreq+0x318>)
3418a55a:	4293      	cmp	r3, r2
3418a55c:	f200 81dd 	bhi.w	3418a91a <RCCEx_GetSPICLKFreq+0x56e>
3418a560:	4a59      	ldr	r2, [pc, #356]	@ (3418a6c8 <RCCEx_GetSPICLKFreq+0x31c>)
3418a562:	4293      	cmp	r3, r2
3418a564:	f000 8131 	beq.w	3418a7ca <RCCEx_GetSPICLKFreq+0x41e>
3418a568:	4a57      	ldr	r2, [pc, #348]	@ (3418a6c8 <RCCEx_GetSPICLKFreq+0x31c>)
3418a56a:	4293      	cmp	r3, r2
3418a56c:	f200 81d5 	bhi.w	3418a91a <RCCEx_GetSPICLKFreq+0x56e>
3418a570:	4a56      	ldr	r2, [pc, #344]	@ (3418a6cc <RCCEx_GetSPICLKFreq+0x320>)
3418a572:	4293      	cmp	r3, r2
3418a574:	f000 80e5 	beq.w	3418a742 <RCCEx_GetSPICLKFreq+0x396>
3418a578:	4a54      	ldr	r2, [pc, #336]	@ (3418a6cc <RCCEx_GetSPICLKFreq+0x320>)
3418a57a:	4293      	cmp	r3, r2
3418a57c:	f200 81cd 	bhi.w	3418a91a <RCCEx_GetSPICLKFreq+0x56e>
3418a580:	4a53      	ldr	r2, [pc, #332]	@ (3418a6d0 <RCCEx_GetSPICLKFreq+0x324>)
3418a582:	4293      	cmp	r3, r2
3418a584:	f000 80dd 	beq.w	3418a742 <RCCEx_GetSPICLKFreq+0x396>
3418a588:	4a51      	ldr	r2, [pc, #324]	@ (3418a6d0 <RCCEx_GetSPICLKFreq+0x324>)
3418a58a:	4293      	cmp	r3, r2
3418a58c:	f200 81c5 	bhi.w	3418a91a <RCCEx_GetSPICLKFreq+0x56e>
3418a590:	4a50      	ldr	r2, [pc, #320]	@ (3418a6d4 <RCCEx_GetSPICLKFreq+0x328>)
3418a592:	4293      	cmp	r3, r2
3418a594:	f000 80d5 	beq.w	3418a742 <RCCEx_GetSPICLKFreq+0x396>
3418a598:	4a4e      	ldr	r2, [pc, #312]	@ (3418a6d4 <RCCEx_GetSPICLKFreq+0x328>)
3418a59a:	4293      	cmp	r3, r2
3418a59c:	f200 81bd 	bhi.w	3418a91a <RCCEx_GetSPICLKFreq+0x56e>
3418a5a0:	4a4d      	ldr	r2, [pc, #308]	@ (3418a6d8 <RCCEx_GetSPICLKFreq+0x32c>)
3418a5a2:	4293      	cmp	r3, r2
3418a5a4:	f000 80c8 	beq.w	3418a738 <RCCEx_GetSPICLKFreq+0x38c>
3418a5a8:	4a4b      	ldr	r2, [pc, #300]	@ (3418a6d8 <RCCEx_GetSPICLKFreq+0x32c>)
3418a5aa:	4293      	cmp	r3, r2
3418a5ac:	f200 81b5 	bhi.w	3418a91a <RCCEx_GetSPICLKFreq+0x56e>
3418a5b0:	4a4a      	ldr	r2, [pc, #296]	@ (3418a6dc <RCCEx_GetSPICLKFreq+0x330>)
3418a5b2:	4293      	cmp	r3, r2
3418a5b4:	f000 80c0 	beq.w	3418a738 <RCCEx_GetSPICLKFreq+0x38c>
3418a5b8:	4a48      	ldr	r2, [pc, #288]	@ (3418a6dc <RCCEx_GetSPICLKFreq+0x330>)
3418a5ba:	4293      	cmp	r3, r2
3418a5bc:	f200 81ad 	bhi.w	3418a91a <RCCEx_GetSPICLKFreq+0x56e>
3418a5c0:	4a47      	ldr	r2, [pc, #284]	@ (3418a6e0 <RCCEx_GetSPICLKFreq+0x334>)
3418a5c2:	4293      	cmp	r3, r2
3418a5c4:	f000 80b8 	beq.w	3418a738 <RCCEx_GetSPICLKFreq+0x38c>
3418a5c8:	4a45      	ldr	r2, [pc, #276]	@ (3418a6e0 <RCCEx_GetSPICLKFreq+0x334>)
3418a5ca:	4293      	cmp	r3, r2
3418a5cc:	f200 81a5 	bhi.w	3418a91a <RCCEx_GetSPICLKFreq+0x56e>
3418a5d0:	4a44      	ldr	r2, [pc, #272]	@ (3418a6e4 <RCCEx_GetSPICLKFreq+0x338>)
3418a5d2:	4293      	cmp	r3, r2
3418a5d4:	f000 80b0 	beq.w	3418a738 <RCCEx_GetSPICLKFreq+0x38c>
3418a5d8:	4a42      	ldr	r2, [pc, #264]	@ (3418a6e4 <RCCEx_GetSPICLKFreq+0x338>)
3418a5da:	4293      	cmp	r3, r2
3418a5dc:	f200 819d 	bhi.w	3418a91a <RCCEx_GetSPICLKFreq+0x56e>
3418a5e0:	4a41      	ldr	r2, [pc, #260]	@ (3418a6e8 <RCCEx_GetSPICLKFreq+0x33c>)
3418a5e2:	4293      	cmp	r3, r2
3418a5e4:	f000 80a8 	beq.w	3418a738 <RCCEx_GetSPICLKFreq+0x38c>
3418a5e8:	4a3f      	ldr	r2, [pc, #252]	@ (3418a6e8 <RCCEx_GetSPICLKFreq+0x33c>)
3418a5ea:	4293      	cmp	r3, r2
3418a5ec:	f200 8195 	bhi.w	3418a91a <RCCEx_GetSPICLKFreq+0x56e>
3418a5f0:	4a3e      	ldr	r2, [pc, #248]	@ (3418a6ec <RCCEx_GetSPICLKFreq+0x340>)
3418a5f2:	4293      	cmp	r3, r2
3418a5f4:	f000 80a0 	beq.w	3418a738 <RCCEx_GetSPICLKFreq+0x38c>
3418a5f8:	4a3c      	ldr	r2, [pc, #240]	@ (3418a6ec <RCCEx_GetSPICLKFreq+0x340>)
3418a5fa:	4293      	cmp	r3, r2
3418a5fc:	f200 818d 	bhi.w	3418a91a <RCCEx_GetSPICLKFreq+0x56e>
3418a600:	4a3b      	ldr	r2, [pc, #236]	@ (3418a6f0 <RCCEx_GetSPICLKFreq+0x344>)
3418a602:	4293      	cmp	r3, r2
3418a604:	f000 808c 	beq.w	3418a720 <RCCEx_GetSPICLKFreq+0x374>
3418a608:	4a39      	ldr	r2, [pc, #228]	@ (3418a6f0 <RCCEx_GetSPICLKFreq+0x344>)
3418a60a:	4293      	cmp	r3, r2
3418a60c:	f200 8185 	bhi.w	3418a91a <RCCEx_GetSPICLKFreq+0x56e>
3418a610:	4a38      	ldr	r2, [pc, #224]	@ (3418a6f4 <RCCEx_GetSPICLKFreq+0x348>)
3418a612:	4293      	cmp	r3, r2
3418a614:	d078      	beq.n	3418a708 <RCCEx_GetSPICLKFreq+0x35c>
3418a616:	4a37      	ldr	r2, [pc, #220]	@ (3418a6f4 <RCCEx_GetSPICLKFreq+0x348>)
3418a618:	4293      	cmp	r3, r2
3418a61a:	f200 817e 	bhi.w	3418a91a <RCCEx_GetSPICLKFreq+0x56e>
3418a61e:	4a36      	ldr	r2, [pc, #216]	@ (3418a6f8 <RCCEx_GetSPICLKFreq+0x34c>)
3418a620:	4293      	cmp	r3, r2
3418a622:	d071      	beq.n	3418a708 <RCCEx_GetSPICLKFreq+0x35c>
3418a624:	4a34      	ldr	r2, [pc, #208]	@ (3418a6f8 <RCCEx_GetSPICLKFreq+0x34c>)
3418a626:	4293      	cmp	r3, r2
3418a628:	f200 8177 	bhi.w	3418a91a <RCCEx_GetSPICLKFreq+0x56e>
3418a62c:	4a33      	ldr	r2, [pc, #204]	@ (3418a6fc <RCCEx_GetSPICLKFreq+0x350>)
3418a62e:	4293      	cmp	r3, r2
3418a630:	d00a      	beq.n	3418a648 <RCCEx_GetSPICLKFreq+0x29c>
3418a632:	4a32      	ldr	r2, [pc, #200]	@ (3418a6fc <RCCEx_GetSPICLKFreq+0x350>)
3418a634:	4293      	cmp	r3, r2
3418a636:	f200 8170 	bhi.w	3418a91a <RCCEx_GetSPICLKFreq+0x56e>
3418a63a:	4a31      	ldr	r2, [pc, #196]	@ (3418a700 <RCCEx_GetSPICLKFreq+0x354>)
3418a63c:	4293      	cmp	r3, r2
3418a63e:	d063      	beq.n	3418a708 <RCCEx_GetSPICLKFreq+0x35c>
3418a640:	4a30      	ldr	r2, [pc, #192]	@ (3418a704 <RCCEx_GetSPICLKFreq+0x358>)
3418a642:	4293      	cmp	r3, r2
3418a644:	f040 8169 	bne.w	3418a91a <RCCEx_GetSPICLKFreq+0x56e>
  {
    case LL_RCC_SPI2_CLKSOURCE_PCLK1:
    case LL_RCC_SPI3_CLKSOURCE_PCLK1:
      spi_frequency = RCCEx_GetPCLK1Freq(RCCEx_GetHCLKFreq(HAL_RCC_GetSysClockFreq()));
3418a648:	f7f8 fc34 	bl	34182eb4 <HAL_RCC_GetSysClockFreq>
3418a64c:	4603      	mov	r3, r0
3418a64e:	4618      	mov	r0, r3
3418a650:	f7fd fbd4 	bl	34187dfc <RCCEx_GetHCLKFreq>
3418a654:	4603      	mov	r3, r0
3418a656:	4618      	mov	r0, r3
3418a658:	f7fd fbe1 	bl	34187e1e <RCCEx_GetPCLK1Freq>
3418a65c:	60f8      	str	r0, [r7, #12]
      break;
3418a65e:	e169      	b.n	3418a934 <RCCEx_GetSPICLKFreq+0x588>
3418a660:	07061820 	.word	0x07061820
3418a664:	07061420 	.word	0x07061420
3418a668:	07061020 	.word	0x07061020
3418a66c:	07060c20 	.word	0x07060c20
3418a670:	07060820 	.word	0x07060820
3418a674:	07060420 	.word	0x07060420
3418a678:	07051820 	.word	0x07051820
3418a67c:	07051420 	.word	0x07051420
3418a680:	07051020 	.word	0x07051020
3418a684:	07050c20 	.word	0x07050c20
3418a688:	07050820 	.word	0x07050820
3418a68c:	07050420 	.word	0x07050420
3418a690:	07041820 	.word	0x07041820
3418a694:	07041420 	.word	0x07041420
3418a698:	07041020 	.word	0x07041020
3418a69c:	07040c20 	.word	0x07040c20
3418a6a0:	07040820 	.word	0x07040820
3418a6a4:	07040420 	.word	0x07040420
3418a6a8:	07031820 	.word	0x07031820
3418a6ac:	07031420 	.word	0x07031420
3418a6b0:	07031020 	.word	0x07031020
3418a6b4:	07030c20 	.word	0x07030c20
3418a6b8:	07030820 	.word	0x07030820
3418a6bc:	07030420 	.word	0x07030420
3418a6c0:	07021820 	.word	0x07021820
3418a6c4:	07021420 	.word	0x07021420
3418a6c8:	07021020 	.word	0x07021020
3418a6cc:	07020c20 	.word	0x07020c20
3418a6d0:	07020820 	.word	0x07020820
3418a6d4:	07020420 	.word	0x07020420
3418a6d8:	07011820 	.word	0x07011820
3418a6dc:	07011420 	.word	0x07011420
3418a6e0:	07011020 	.word	0x07011020
3418a6e4:	07010c20 	.word	0x07010c20
3418a6e8:	07010820 	.word	0x07010820
3418a6ec:	07010420 	.word	0x07010420
3418a6f0:	07001820 	.word	0x07001820
3418a6f4:	07001420 	.word	0x07001420
3418a6f8:	07001020 	.word	0x07001020
3418a6fc:	07000c20 	.word	0x07000c20
3418a700:	07000420 	.word	0x07000420
3418a704:	07000820 	.word	0x07000820

    case LL_RCC_SPI1_CLKSOURCE_PCLK2:
    case LL_RCC_SPI4_CLKSOURCE_PCLK2:
    case LL_RCC_SPI5_CLKSOURCE_PCLK2:
      spi_frequency = RCCEx_GetPCLK2Freq(RCCEx_GetHCLKFreq(HAL_RCC_GetSysClockFreq()));
3418a708:	f7f8 fbd4 	bl	34182eb4 <HAL_RCC_GetSysClockFreq>
3418a70c:	4603      	mov	r3, r0
3418a70e:	4618      	mov	r0, r3
3418a710:	f7fd fb74 	bl	34187dfc <RCCEx_GetHCLKFreq>
3418a714:	4603      	mov	r3, r0
3418a716:	4618      	mov	r0, r3
3418a718:	f7fd fb91 	bl	34187e3e <RCCEx_GetPCLK2Freq>
3418a71c:	60f8      	str	r0, [r7, #12]
      break;
3418a71e:	e109      	b.n	3418a934 <RCCEx_GetSPICLKFreq+0x588>

    case LL_RCC_SPI6_CLKSOURCE_PCLK4:
      spi_frequency = RCCEx_GetPCLK4Freq(RCCEx_GetHCLKFreq(HAL_RCC_GetSysClockFreq()));
3418a720:	f7f8 fbc8 	bl	34182eb4 <HAL_RCC_GetSysClockFreq>
3418a724:	4603      	mov	r3, r0
3418a726:	4618      	mov	r0, r3
3418a728:	f7fd fb68 	bl	34187dfc <RCCEx_GetHCLKFreq>
3418a72c:	4603      	mov	r3, r0
3418a72e:	4618      	mov	r0, r3
3418a730:	f7fd fb96 	bl	34187e60 <RCCEx_GetPCLK4Freq>
3418a734:	60f8      	str	r0, [r7, #12]
      break;
3418a736:	e0fd      	b.n	3418a934 <RCCEx_GetSPICLKFreq+0x588>
    case LL_RCC_SPI2_CLKSOURCE_CLKP:
    case LL_RCC_SPI3_CLKSOURCE_CLKP:
    case LL_RCC_SPI4_CLKSOURCE_CLKP:
    case LL_RCC_SPI5_CLKSOURCE_CLKP:
    case LL_RCC_SPI6_CLKSOURCE_CLKP:
      spi_frequency = RCCEx_GetCLKPCLKFreq(LL_RCC_CLKP_CLKSOURCE);
3418a738:	2007      	movs	r0, #7
3418a73a:	f7fd fe4b 	bl	341883d4 <RCCEx_GetCLKPCLKFreq>
3418a73e:	60f8      	str	r0, [r7, #12]
      break;
3418a740:	e0f8      	b.n	3418a934 <RCCEx_GetSPICLKFreq+0x588>

    case LL_RCC_SPI1_CLKSOURCE_IC8:
    case LL_RCC_SPI2_CLKSOURCE_IC8:
    case LL_RCC_SPI3_CLKSOURCE_IC8:
    case LL_RCC_SPI6_CLKSOURCE_IC8:
      if (LL_RCC_IC8_IsEnabled() != 0U)
3418a742:	f7f9 ffaf 	bl	341846a4 <LL_RCC_IC8_IsEnabled>
3418a746:	4603      	mov	r3, r0
3418a748:	2b00      	cmp	r3, #0
3418a74a:	f000 80e8 	beq.w	3418a91e <RCCEx_GetSPICLKFreq+0x572>
      {
        ic_divider = LL_RCC_IC8_GetDivider();
3418a74e:	f7f9 ffcb 	bl	341846e8 <LL_RCC_IC8_GetDivider>
3418a752:	60b8      	str	r0, [r7, #8]
        switch (LL_RCC_IC8_GetSource())
3418a754:	f7f9 ffba 	bl	341846cc <LL_RCC_IC8_GetSource>
3418a758:	4603      	mov	r3, r0
3418a75a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418a75e:	d029      	beq.n	3418a7b4 <RCCEx_GetSPICLKFreq+0x408>
3418a760:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418a764:	d82f      	bhi.n	3418a7c6 <RCCEx_GetSPICLKFreq+0x41a>
3418a766:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418a76a:	d01a      	beq.n	3418a7a2 <RCCEx_GetSPICLKFreq+0x3f6>
3418a76c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418a770:	d829      	bhi.n	3418a7c6 <RCCEx_GetSPICLKFreq+0x41a>
3418a772:	2b00      	cmp	r3, #0
3418a774:	d003      	beq.n	3418a77e <RCCEx_GetSPICLKFreq+0x3d2>
3418a776:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3418a77a:	d009      	beq.n	3418a790 <RCCEx_GetSPICLKFreq+0x3e4>
            spi_frequency = HAL_RCCEx_GetPLL4CLKFreq();
            spi_frequency = spi_frequency / ic_divider;
            break;
          default:
            /* Unexpected case */
            break;
3418a77c:	e023      	b.n	3418a7c6 <RCCEx_GetSPICLKFreq+0x41a>
            spi_frequency = HAL_RCCEx_GetPLL1CLKFreq();
3418a77e:	f7fd fa25 	bl	34187bcc <HAL_RCCEx_GetPLL1CLKFreq>
3418a782:	60f8      	str	r0, [r7, #12]
            spi_frequency = spi_frequency / ic_divider;
3418a784:	68fa      	ldr	r2, [r7, #12]
3418a786:	68bb      	ldr	r3, [r7, #8]
3418a788:	fbb2 f3f3 	udiv	r3, r2, r3
3418a78c:	60fb      	str	r3, [r7, #12]
            break;
3418a78e:	e01b      	b.n	3418a7c8 <RCCEx_GetSPICLKFreq+0x41c>
            spi_frequency = HAL_RCCEx_GetPLL2CLKFreq();
3418a790:	f7fd fa62 	bl	34187c58 <HAL_RCCEx_GetPLL2CLKFreq>
3418a794:	60f8      	str	r0, [r7, #12]
            spi_frequency = spi_frequency / ic_divider;
3418a796:	68fa      	ldr	r2, [r7, #12]
3418a798:	68bb      	ldr	r3, [r7, #8]
3418a79a:	fbb2 f3f3 	udiv	r3, r2, r3
3418a79e:	60fb      	str	r3, [r7, #12]
            break;
3418a7a0:	e012      	b.n	3418a7c8 <RCCEx_GetSPICLKFreq+0x41c>
            spi_frequency = HAL_RCCEx_GetPLL3CLKFreq();
3418a7a2:	f7fd fa9f 	bl	34187ce4 <HAL_RCCEx_GetPLL3CLKFreq>
3418a7a6:	60f8      	str	r0, [r7, #12]
            spi_frequency = spi_frequency / ic_divider;
3418a7a8:	68fa      	ldr	r2, [r7, #12]
3418a7aa:	68bb      	ldr	r3, [r7, #8]
3418a7ac:	fbb2 f3f3 	udiv	r3, r2, r3
3418a7b0:	60fb      	str	r3, [r7, #12]
            break;
3418a7b2:	e009      	b.n	3418a7c8 <RCCEx_GetSPICLKFreq+0x41c>
            spi_frequency = HAL_RCCEx_GetPLL4CLKFreq();
3418a7b4:	f7fd fadc 	bl	34187d70 <HAL_RCCEx_GetPLL4CLKFreq>
3418a7b8:	60f8      	str	r0, [r7, #12]
            spi_frequency = spi_frequency / ic_divider;
3418a7ba:	68fa      	ldr	r2, [r7, #12]
3418a7bc:	68bb      	ldr	r3, [r7, #8]
3418a7be:	fbb2 f3f3 	udiv	r3, r2, r3
3418a7c2:	60fb      	str	r3, [r7, #12]
            break;
3418a7c4:	e000      	b.n	3418a7c8 <RCCEx_GetSPICLKFreq+0x41c>
            break;
3418a7c6:	bf00      	nop
        }
      }
      break;
3418a7c8:	e0a9      	b.n	3418a91e <RCCEx_GetSPICLKFreq+0x572>
    case LL_RCC_SPI2_CLKSOURCE_IC9:
    case LL_RCC_SPI3_CLKSOURCE_IC9:
    case LL_RCC_SPI4_CLKSOURCE_IC9:
    case LL_RCC_SPI5_CLKSOURCE_IC9:
    case LL_RCC_SPI6_CLKSOURCE_IC9:
      if (LL_RCC_IC9_IsEnabled() != 0U)
3418a7ca:	f7f9 ffab 	bl	34184724 <LL_RCC_IC9_IsEnabled>
3418a7ce:	4603      	mov	r3, r0
3418a7d0:	2b00      	cmp	r3, #0
3418a7d2:	f000 80a6 	beq.w	3418a922 <RCCEx_GetSPICLKFreq+0x576>
      {
        ic_divider = LL_RCC_IC9_GetDivider();
3418a7d6:	f7f9 ffc7 	bl	34184768 <LL_RCC_IC9_GetDivider>
3418a7da:	60b8      	str	r0, [r7, #8]
        switch (LL_RCC_IC9_GetSource())
3418a7dc:	f7f9 ffb6 	bl	3418474c <LL_RCC_IC9_GetSource>
3418a7e0:	4603      	mov	r3, r0
3418a7e2:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418a7e6:	d029      	beq.n	3418a83c <RCCEx_GetSPICLKFreq+0x490>
3418a7e8:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418a7ec:	d82f      	bhi.n	3418a84e <RCCEx_GetSPICLKFreq+0x4a2>
3418a7ee:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418a7f2:	d01a      	beq.n	3418a82a <RCCEx_GetSPICLKFreq+0x47e>
3418a7f4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418a7f8:	d829      	bhi.n	3418a84e <RCCEx_GetSPICLKFreq+0x4a2>
3418a7fa:	2b00      	cmp	r3, #0
3418a7fc:	d003      	beq.n	3418a806 <RCCEx_GetSPICLKFreq+0x45a>
3418a7fe:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3418a802:	d009      	beq.n	3418a818 <RCCEx_GetSPICLKFreq+0x46c>
            spi_frequency = HAL_RCCEx_GetPLL4CLKFreq();
            spi_frequency = spi_frequency / ic_divider;
            break;
          default:
            /* Unexpected case */
            break;
3418a804:	e023      	b.n	3418a84e <RCCEx_GetSPICLKFreq+0x4a2>
            spi_frequency = HAL_RCCEx_GetPLL1CLKFreq();
3418a806:	f7fd f9e1 	bl	34187bcc <HAL_RCCEx_GetPLL1CLKFreq>
3418a80a:	60f8      	str	r0, [r7, #12]
            spi_frequency = spi_frequency / ic_divider;
3418a80c:	68fa      	ldr	r2, [r7, #12]
3418a80e:	68bb      	ldr	r3, [r7, #8]
3418a810:	fbb2 f3f3 	udiv	r3, r2, r3
3418a814:	60fb      	str	r3, [r7, #12]
            break;
3418a816:	e01b      	b.n	3418a850 <RCCEx_GetSPICLKFreq+0x4a4>
            spi_frequency = HAL_RCCEx_GetPLL2CLKFreq();
3418a818:	f7fd fa1e 	bl	34187c58 <HAL_RCCEx_GetPLL2CLKFreq>
3418a81c:	60f8      	str	r0, [r7, #12]
            spi_frequency = spi_frequency / ic_divider;
3418a81e:	68fa      	ldr	r2, [r7, #12]
3418a820:	68bb      	ldr	r3, [r7, #8]
3418a822:	fbb2 f3f3 	udiv	r3, r2, r3
3418a826:	60fb      	str	r3, [r7, #12]
            break;
3418a828:	e012      	b.n	3418a850 <RCCEx_GetSPICLKFreq+0x4a4>
            spi_frequency = HAL_RCCEx_GetPLL3CLKFreq();
3418a82a:	f7fd fa5b 	bl	34187ce4 <HAL_RCCEx_GetPLL3CLKFreq>
3418a82e:	60f8      	str	r0, [r7, #12]
            spi_frequency = spi_frequency / ic_divider;
3418a830:	68fa      	ldr	r2, [r7, #12]
3418a832:	68bb      	ldr	r3, [r7, #8]
3418a834:	fbb2 f3f3 	udiv	r3, r2, r3
3418a838:	60fb      	str	r3, [r7, #12]
            break;
3418a83a:	e009      	b.n	3418a850 <RCCEx_GetSPICLKFreq+0x4a4>
            spi_frequency = HAL_RCCEx_GetPLL4CLKFreq();
3418a83c:	f7fd fa98 	bl	34187d70 <HAL_RCCEx_GetPLL4CLKFreq>
3418a840:	60f8      	str	r0, [r7, #12]
            spi_frequency = spi_frequency / ic_divider;
3418a842:	68fa      	ldr	r2, [r7, #12]
3418a844:	68bb      	ldr	r3, [r7, #8]
3418a846:	fbb2 f3f3 	udiv	r3, r2, r3
3418a84a:	60fb      	str	r3, [r7, #12]
            break;
3418a84c:	e000      	b.n	3418a850 <RCCEx_GetSPICLKFreq+0x4a4>
            break;
3418a84e:	bf00      	nop
        }
      }
      break;
3418a850:	e067      	b.n	3418a922 <RCCEx_GetSPICLKFreq+0x576>

    case LL_RCC_SPI4_CLKSOURCE_IC14:
    case LL_RCC_SPI5_CLKSOURCE_IC14:
      if (LL_RCC_IC14_IsEnabled() != 0U)
3418a852:	f7fa f867 	bl	34184924 <LL_RCC_IC14_IsEnabled>
3418a856:	4603      	mov	r3, r0
3418a858:	2b00      	cmp	r3, #0
3418a85a:	d064      	beq.n	3418a926 <RCCEx_GetSPICLKFreq+0x57a>
      {
        ic_divider = LL_RCC_IC14_GetDivider();
3418a85c:	f7fa f884 	bl	34184968 <LL_RCC_IC14_GetDivider>
3418a860:	60b8      	str	r0, [r7, #8]
        switch (LL_RCC_IC14_GetSource())
3418a862:	f7fa f873 	bl	3418494c <LL_RCC_IC14_GetSource>
3418a866:	4603      	mov	r3, r0
3418a868:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418a86c:	d029      	beq.n	3418a8c2 <RCCEx_GetSPICLKFreq+0x516>
3418a86e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418a872:	d82f      	bhi.n	3418a8d4 <RCCEx_GetSPICLKFreq+0x528>
3418a874:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418a878:	d01a      	beq.n	3418a8b0 <RCCEx_GetSPICLKFreq+0x504>
3418a87a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418a87e:	d829      	bhi.n	3418a8d4 <RCCEx_GetSPICLKFreq+0x528>
3418a880:	2b00      	cmp	r3, #0
3418a882:	d003      	beq.n	3418a88c <RCCEx_GetSPICLKFreq+0x4e0>
3418a884:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3418a888:	d009      	beq.n	3418a89e <RCCEx_GetSPICLKFreq+0x4f2>
            spi_frequency = HAL_RCCEx_GetPLL4CLKFreq();
            spi_frequency = spi_frequency / ic_divider;
            break;
          default:
            /* Unexpected case */
            break;
3418a88a:	e023      	b.n	3418a8d4 <RCCEx_GetSPICLKFreq+0x528>
            spi_frequency = HAL_RCCEx_GetPLL1CLKFreq();
3418a88c:	f7fd f99e 	bl	34187bcc <HAL_RCCEx_GetPLL1CLKFreq>
3418a890:	60f8      	str	r0, [r7, #12]
            spi_frequency = spi_frequency / ic_divider;
3418a892:	68fa      	ldr	r2, [r7, #12]
3418a894:	68bb      	ldr	r3, [r7, #8]
3418a896:	fbb2 f3f3 	udiv	r3, r2, r3
3418a89a:	60fb      	str	r3, [r7, #12]
            break;
3418a89c:	e01b      	b.n	3418a8d6 <RCCEx_GetSPICLKFreq+0x52a>
            spi_frequency = HAL_RCCEx_GetPLL2CLKFreq();
3418a89e:	f7fd f9db 	bl	34187c58 <HAL_RCCEx_GetPLL2CLKFreq>
3418a8a2:	60f8      	str	r0, [r7, #12]
            spi_frequency = spi_frequency / ic_divider;
3418a8a4:	68fa      	ldr	r2, [r7, #12]
3418a8a6:	68bb      	ldr	r3, [r7, #8]
3418a8a8:	fbb2 f3f3 	udiv	r3, r2, r3
3418a8ac:	60fb      	str	r3, [r7, #12]
            break;
3418a8ae:	e012      	b.n	3418a8d6 <RCCEx_GetSPICLKFreq+0x52a>
            spi_frequency = HAL_RCCEx_GetPLL3CLKFreq();
3418a8b0:	f7fd fa18 	bl	34187ce4 <HAL_RCCEx_GetPLL3CLKFreq>
3418a8b4:	60f8      	str	r0, [r7, #12]
            spi_frequency = spi_frequency / ic_divider;
3418a8b6:	68fa      	ldr	r2, [r7, #12]
3418a8b8:	68bb      	ldr	r3, [r7, #8]
3418a8ba:	fbb2 f3f3 	udiv	r3, r2, r3
3418a8be:	60fb      	str	r3, [r7, #12]
            break;
3418a8c0:	e009      	b.n	3418a8d6 <RCCEx_GetSPICLKFreq+0x52a>
            spi_frequency = HAL_RCCEx_GetPLL4CLKFreq();
3418a8c2:	f7fd fa55 	bl	34187d70 <HAL_RCCEx_GetPLL4CLKFreq>
3418a8c6:	60f8      	str	r0, [r7, #12]
            spi_frequency = spi_frequency / ic_divider;
3418a8c8:	68fa      	ldr	r2, [r7, #12]
3418a8ca:	68bb      	ldr	r3, [r7, #8]
3418a8cc:	fbb2 f3f3 	udiv	r3, r2, r3
3418a8d0:	60fb      	str	r3, [r7, #12]
            break;
3418a8d2:	e000      	b.n	3418a8d6 <RCCEx_GetSPICLKFreq+0x52a>
            break;
3418a8d4:	bf00      	nop
        }
      }
      break;
3418a8d6:	e026      	b.n	3418a926 <RCCEx_GetSPICLKFreq+0x57a>
    case LL_RCC_SPI2_CLKSOURCE_HSI:
    case LL_RCC_SPI3_CLKSOURCE_HSI:
    case LL_RCC_SPI4_CLKSOURCE_HSI:
    case LL_RCC_SPI5_CLKSOURCE_HSI:
    case LL_RCC_SPI6_CLKSOURCE_HSI:
      if (LL_RCC_HSI_IsReady() != 0U)
3418a8d8:	f7f8 ff00 	bl	341836dc <LL_RCC_HSI_IsReady>
3418a8dc:	4603      	mov	r3, r0
3418a8de:	2b00      	cmp	r3, #0
3418a8e0:	d023      	beq.n	3418a92a <RCCEx_GetSPICLKFreq+0x57e>
      {
        spi_frequency = HSI_VALUE >> (LL_RCC_HSI_GetDivider() >> RCC_HSICFGR_HSIDIV_Pos);
3418a8e2:	f7f8 ff0d 	bl	34183700 <LL_RCC_HSI_GetDivider>
3418a8e6:	4603      	mov	r3, r0
3418a8e8:	09db      	lsrs	r3, r3, #7
3418a8ea:	4a15      	ldr	r2, [pc, #84]	@ (3418a940 <RCCEx_GetSPICLKFreq+0x594>)
3418a8ec:	fa22 f303 	lsr.w	r3, r2, r3
3418a8f0:	60fb      	str	r3, [r7, #12]
      }
      break;
3418a8f2:	e01a      	b.n	3418a92a <RCCEx_GetSPICLKFreq+0x57e>
    case LL_RCC_SPI2_CLKSOURCE_MSI:
    case LL_RCC_SPI3_CLKSOURCE_MSI:
    case LL_RCC_SPI4_CLKSOURCE_MSI:
    case LL_RCC_SPI5_CLKSOURCE_MSI:
    case LL_RCC_SPI6_CLKSOURCE_MSI:
      if (LL_RCC_MSI_IsReady() != 0U)
3418a8f4:	f7f8 ff12 	bl	3418371c <LL_RCC_MSI_IsReady>
3418a8f8:	4603      	mov	r3, r0
3418a8fa:	2b00      	cmp	r3, #0
3418a8fc:	d017      	beq.n	3418a92e <RCCEx_GetSPICLKFreq+0x582>
      {
        spi_frequency = MSI_VALUE;
3418a8fe:	4b11      	ldr	r3, [pc, #68]	@ (3418a944 <RCCEx_GetSPICLKFreq+0x598>)
3418a900:	60fb      	str	r3, [r7, #12]
      }
      break;
3418a902:	e014      	b.n	3418a92e <RCCEx_GetSPICLKFreq+0x582>

    case LL_RCC_SPI1_CLKSOURCE_I2S_CKIN:
    case LL_RCC_SPI2_CLKSOURCE_I2S_CKIN:
    case LL_RCC_SPI3_CLKSOURCE_I2S_CKIN:
    case LL_RCC_SPI6_CLKSOURCE_I2S_CKIN:
      spi_frequency = EXTERNAL_CLOCK_VALUE;
3418a904:	4b10      	ldr	r3, [pc, #64]	@ (3418a948 <RCCEx_GetSPICLKFreq+0x59c>)
3418a906:	60fb      	str	r3, [r7, #12]
      break;
3418a908:	e014      	b.n	3418a934 <RCCEx_GetSPICLKFreq+0x588>

    case LL_RCC_SPI4_CLKSOURCE_HSE:
    case LL_RCC_SPI5_CLKSOURCE_HSE:
      if (LL_RCC_HSE_IsReady() != 0U)
3418a90a:	f7f8 fed5 	bl	341836b8 <LL_RCC_HSE_IsReady>
3418a90e:	4603      	mov	r3, r0
3418a910:	2b00      	cmp	r3, #0
3418a912:	d00e      	beq.n	3418a932 <RCCEx_GetSPICLKFreq+0x586>
      {
        spi_frequency = HSE_VALUE;
3418a914:	4b0d      	ldr	r3, [pc, #52]	@ (3418a94c <RCCEx_GetSPICLKFreq+0x5a0>)
3418a916:	60fb      	str	r3, [r7, #12]
      }
      break;
3418a918:	e00b      	b.n	3418a932 <RCCEx_GetSPICLKFreq+0x586>

    default:
      /* Unexpected case */
      break;
3418a91a:	bf00      	nop
3418a91c:	e00a      	b.n	3418a934 <RCCEx_GetSPICLKFreq+0x588>
      break;
3418a91e:	bf00      	nop
3418a920:	e008      	b.n	3418a934 <RCCEx_GetSPICLKFreq+0x588>
      break;
3418a922:	bf00      	nop
3418a924:	e006      	b.n	3418a934 <RCCEx_GetSPICLKFreq+0x588>
      break;
3418a926:	bf00      	nop
3418a928:	e004      	b.n	3418a934 <RCCEx_GetSPICLKFreq+0x588>
      break;
3418a92a:	bf00      	nop
3418a92c:	e002      	b.n	3418a934 <RCCEx_GetSPICLKFreq+0x588>
      break;
3418a92e:	bf00      	nop
3418a930:	e000      	b.n	3418a934 <RCCEx_GetSPICLKFreq+0x588>
      break;
3418a932:	bf00      	nop
  }

  return spi_frequency;
3418a934:	68fb      	ldr	r3, [r7, #12]
}
3418a936:	4618      	mov	r0, r3
3418a938:	3710      	adds	r7, #16
3418a93a:	46bd      	mov	sp, r7
3418a93c:	bd80      	pop	{r7, pc}
3418a93e:	bf00      	nop
3418a940:	03d09000 	.word	0x03d09000
3418a944:	003d0900 	.word	0x003d0900
3418a948:	00bb8000 	.word	0x00bb8000
3418a94c:	02dc6c00 	.word	0x02dc6c00

3418a950 <RCCEx_GetUARTCLKFreq>:
  *         @arg @ref RCCEx_UART9_Clock_Source
  * @retval USART clock frequency (in Hz)
  *         - @ref  RCC_PERIPH_FREQUENCY_NO indicates that oscillator is not ready
  */
static uint32_t RCCEx_GetUARTCLKFreq(uint32_t UARTxSource)
{
3418a950:	b580      	push	{r7, lr}
3418a952:	b084      	sub	sp, #16
3418a954:	af00      	add	r7, sp, #0
3418a956:	6078      	str	r0, [r7, #4]
  uint32_t uart_frequency = RCC_PERIPH_FREQUENCY_NO;
3418a958:	2300      	movs	r3, #0
3418a95a:	60fb      	str	r3, [r7, #12]
  uint32_t ic_divider;

  switch (LL_RCC_GetUARTClockSource(UARTxSource))
3418a95c:	6878      	ldr	r0, [r7, #4]
3418a95e:	f7f9 fab1 	bl	34183ec4 <LL_RCC_GetUARTClockSource>
3418a962:	4603      	mov	r3, r0
3418a964:	4aa2      	ldr	r2, [pc, #648]	@ (3418abf0 <RCCEx_GetUARTCLKFreq+0x2a0>)
3418a966:	4293      	cmp	r3, r2
3418a968:	f000 81e8 	beq.w	3418ad3c <RCCEx_GetUARTCLKFreq+0x3ec>
3418a96c:	4aa0      	ldr	r2, [pc, #640]	@ (3418abf0 <RCCEx_GetUARTCLKFreq+0x2a0>)
3418a96e:	4293      	cmp	r3, r2
3418a970:	f200 8203 	bhi.w	3418ad7a <RCCEx_GetUARTCLKFreq+0x42a>
3418a974:	4a9f      	ldr	r2, [pc, #636]	@ (3418abf4 <RCCEx_GetUARTCLKFreq+0x2a4>)
3418a976:	4293      	cmp	r3, r2
3418a978:	f000 81e0 	beq.w	3418ad3c <RCCEx_GetUARTCLKFreq+0x3ec>
3418a97c:	4a9d      	ldr	r2, [pc, #628]	@ (3418abf4 <RCCEx_GetUARTCLKFreq+0x2a4>)
3418a97e:	4293      	cmp	r3, r2
3418a980:	f200 81fb 	bhi.w	3418ad7a <RCCEx_GetUARTCLKFreq+0x42a>
3418a984:	4a9c      	ldr	r2, [pc, #624]	@ (3418abf8 <RCCEx_GetUARTCLKFreq+0x2a8>)
3418a986:	4293      	cmp	r3, r2
3418a988:	f000 81d8 	beq.w	3418ad3c <RCCEx_GetUARTCLKFreq+0x3ec>
3418a98c:	4a9a      	ldr	r2, [pc, #616]	@ (3418abf8 <RCCEx_GetUARTCLKFreq+0x2a8>)
3418a98e:	4293      	cmp	r3, r2
3418a990:	f200 81f3 	bhi.w	3418ad7a <RCCEx_GetUARTCLKFreq+0x42a>
3418a994:	4a99      	ldr	r2, [pc, #612]	@ (3418abfc <RCCEx_GetUARTCLKFreq+0x2ac>)
3418a996:	4293      	cmp	r3, r2
3418a998:	f000 81d0 	beq.w	3418ad3c <RCCEx_GetUARTCLKFreq+0x3ec>
3418a99c:	4a97      	ldr	r2, [pc, #604]	@ (3418abfc <RCCEx_GetUARTCLKFreq+0x2ac>)
3418a99e:	4293      	cmp	r3, r2
3418a9a0:	f200 81eb 	bhi.w	3418ad7a <RCCEx_GetUARTCLKFreq+0x42a>
3418a9a4:	4a96      	ldr	r2, [pc, #600]	@ (3418ac00 <RCCEx_GetUARTCLKFreq+0x2b0>)
3418a9a6:	4293      	cmp	r3, r2
3418a9a8:	f000 81c8 	beq.w	3418ad3c <RCCEx_GetUARTCLKFreq+0x3ec>
3418a9ac:	4a94      	ldr	r2, [pc, #592]	@ (3418ac00 <RCCEx_GetUARTCLKFreq+0x2b0>)
3418a9ae:	4293      	cmp	r3, r2
3418a9b0:	f200 81e3 	bhi.w	3418ad7a <RCCEx_GetUARTCLKFreq+0x42a>
3418a9b4:	4a93      	ldr	r2, [pc, #588]	@ (3418ac04 <RCCEx_GetUARTCLKFreq+0x2b4>)
3418a9b6:	4293      	cmp	r3, r2
3418a9b8:	f000 81ce 	beq.w	3418ad58 <RCCEx_GetUARTCLKFreq+0x408>
3418a9bc:	4a91      	ldr	r2, [pc, #580]	@ (3418ac04 <RCCEx_GetUARTCLKFreq+0x2b4>)
3418a9be:	4293      	cmp	r3, r2
3418a9c0:	f200 81db 	bhi.w	3418ad7a <RCCEx_GetUARTCLKFreq+0x42a>
3418a9c4:	4a90      	ldr	r2, [pc, #576]	@ (3418ac08 <RCCEx_GetUARTCLKFreq+0x2b8>)
3418a9c6:	4293      	cmp	r3, r2
3418a9c8:	f000 81c6 	beq.w	3418ad58 <RCCEx_GetUARTCLKFreq+0x408>
3418a9cc:	4a8e      	ldr	r2, [pc, #568]	@ (3418ac08 <RCCEx_GetUARTCLKFreq+0x2b8>)
3418a9ce:	4293      	cmp	r3, r2
3418a9d0:	f200 81d3 	bhi.w	3418ad7a <RCCEx_GetUARTCLKFreq+0x42a>
3418a9d4:	4a8d      	ldr	r2, [pc, #564]	@ (3418ac0c <RCCEx_GetUARTCLKFreq+0x2bc>)
3418a9d6:	4293      	cmp	r3, r2
3418a9d8:	f000 81be 	beq.w	3418ad58 <RCCEx_GetUARTCLKFreq+0x408>
3418a9dc:	4a8b      	ldr	r2, [pc, #556]	@ (3418ac0c <RCCEx_GetUARTCLKFreq+0x2bc>)
3418a9de:	4293      	cmp	r3, r2
3418a9e0:	f200 81cb 	bhi.w	3418ad7a <RCCEx_GetUARTCLKFreq+0x42a>
3418a9e4:	4a8a      	ldr	r2, [pc, #552]	@ (3418ac10 <RCCEx_GetUARTCLKFreq+0x2c0>)
3418a9e6:	4293      	cmp	r3, r2
3418a9e8:	f000 81b6 	beq.w	3418ad58 <RCCEx_GetUARTCLKFreq+0x408>
3418a9ec:	4a88      	ldr	r2, [pc, #544]	@ (3418ac10 <RCCEx_GetUARTCLKFreq+0x2c0>)
3418a9ee:	4293      	cmp	r3, r2
3418a9f0:	f200 81c3 	bhi.w	3418ad7a <RCCEx_GetUARTCLKFreq+0x42a>
3418a9f4:	4a87      	ldr	r2, [pc, #540]	@ (3418ac14 <RCCEx_GetUARTCLKFreq+0x2c4>)
3418a9f6:	4293      	cmp	r3, r2
3418a9f8:	f000 81ae 	beq.w	3418ad58 <RCCEx_GetUARTCLKFreq+0x408>
3418a9fc:	4a85      	ldr	r2, [pc, #532]	@ (3418ac14 <RCCEx_GetUARTCLKFreq+0x2c4>)
3418a9fe:	4293      	cmp	r3, r2
3418aa00:	f200 81bb 	bhi.w	3418ad7a <RCCEx_GetUARTCLKFreq+0x42a>
3418aa04:	4a84      	ldr	r2, [pc, #528]	@ (3418ac18 <RCCEx_GetUARTCLKFreq+0x2c8>)
3418aa06:	4293      	cmp	r3, r2
3418aa08:	f000 81ae 	beq.w	3418ad68 <RCCEx_GetUARTCLKFreq+0x418>
3418aa0c:	4a82      	ldr	r2, [pc, #520]	@ (3418ac18 <RCCEx_GetUARTCLKFreq+0x2c8>)
3418aa0e:	4293      	cmp	r3, r2
3418aa10:	f200 81b3 	bhi.w	3418ad7a <RCCEx_GetUARTCLKFreq+0x42a>
3418aa14:	4a81      	ldr	r2, [pc, #516]	@ (3418ac1c <RCCEx_GetUARTCLKFreq+0x2cc>)
3418aa16:	4293      	cmp	r3, r2
3418aa18:	f000 81a6 	beq.w	3418ad68 <RCCEx_GetUARTCLKFreq+0x418>
3418aa1c:	4a7f      	ldr	r2, [pc, #508]	@ (3418ac1c <RCCEx_GetUARTCLKFreq+0x2cc>)
3418aa1e:	4293      	cmp	r3, r2
3418aa20:	f200 81ab 	bhi.w	3418ad7a <RCCEx_GetUARTCLKFreq+0x42a>
3418aa24:	4a7e      	ldr	r2, [pc, #504]	@ (3418ac20 <RCCEx_GetUARTCLKFreq+0x2d0>)
3418aa26:	4293      	cmp	r3, r2
3418aa28:	f000 819e 	beq.w	3418ad68 <RCCEx_GetUARTCLKFreq+0x418>
3418aa2c:	4a7c      	ldr	r2, [pc, #496]	@ (3418ac20 <RCCEx_GetUARTCLKFreq+0x2d0>)
3418aa2e:	4293      	cmp	r3, r2
3418aa30:	f200 81a3 	bhi.w	3418ad7a <RCCEx_GetUARTCLKFreq+0x42a>
3418aa34:	4a7b      	ldr	r2, [pc, #492]	@ (3418ac24 <RCCEx_GetUARTCLKFreq+0x2d4>)
3418aa36:	4293      	cmp	r3, r2
3418aa38:	f000 8196 	beq.w	3418ad68 <RCCEx_GetUARTCLKFreq+0x418>
3418aa3c:	4a79      	ldr	r2, [pc, #484]	@ (3418ac24 <RCCEx_GetUARTCLKFreq+0x2d4>)
3418aa3e:	4293      	cmp	r3, r2
3418aa40:	f200 819b 	bhi.w	3418ad7a <RCCEx_GetUARTCLKFreq+0x42a>
3418aa44:	4a78      	ldr	r2, [pc, #480]	@ (3418ac28 <RCCEx_GetUARTCLKFreq+0x2d8>)
3418aa46:	4293      	cmp	r3, r2
3418aa48:	f000 818e 	beq.w	3418ad68 <RCCEx_GetUARTCLKFreq+0x418>
3418aa4c:	4a76      	ldr	r2, [pc, #472]	@ (3418ac28 <RCCEx_GetUARTCLKFreq+0x2d8>)
3418aa4e:	4293      	cmp	r3, r2
3418aa50:	f200 8193 	bhi.w	3418ad7a <RCCEx_GetUARTCLKFreq+0x42a>
3418aa54:	4a75      	ldr	r2, [pc, #468]	@ (3418ac2c <RCCEx_GetUARTCLKFreq+0x2dc>)
3418aa56:	4293      	cmp	r3, r2
3418aa58:	f000 812d 	beq.w	3418acb6 <RCCEx_GetUARTCLKFreq+0x366>
3418aa5c:	4a73      	ldr	r2, [pc, #460]	@ (3418ac2c <RCCEx_GetUARTCLKFreq+0x2dc>)
3418aa5e:	4293      	cmp	r3, r2
3418aa60:	f200 818b 	bhi.w	3418ad7a <RCCEx_GetUARTCLKFreq+0x42a>
3418aa64:	4a72      	ldr	r2, [pc, #456]	@ (3418ac30 <RCCEx_GetUARTCLKFreq+0x2e0>)
3418aa66:	4293      	cmp	r3, r2
3418aa68:	f000 8125 	beq.w	3418acb6 <RCCEx_GetUARTCLKFreq+0x366>
3418aa6c:	4a70      	ldr	r2, [pc, #448]	@ (3418ac30 <RCCEx_GetUARTCLKFreq+0x2e0>)
3418aa6e:	4293      	cmp	r3, r2
3418aa70:	f200 8183 	bhi.w	3418ad7a <RCCEx_GetUARTCLKFreq+0x42a>
3418aa74:	4a6f      	ldr	r2, [pc, #444]	@ (3418ac34 <RCCEx_GetUARTCLKFreq+0x2e4>)
3418aa76:	4293      	cmp	r3, r2
3418aa78:	f000 811d 	beq.w	3418acb6 <RCCEx_GetUARTCLKFreq+0x366>
3418aa7c:	4a6d      	ldr	r2, [pc, #436]	@ (3418ac34 <RCCEx_GetUARTCLKFreq+0x2e4>)
3418aa7e:	4293      	cmp	r3, r2
3418aa80:	f200 817b 	bhi.w	3418ad7a <RCCEx_GetUARTCLKFreq+0x42a>
3418aa84:	4a6c      	ldr	r2, [pc, #432]	@ (3418ac38 <RCCEx_GetUARTCLKFreq+0x2e8>)
3418aa86:	4293      	cmp	r3, r2
3418aa88:	f000 8115 	beq.w	3418acb6 <RCCEx_GetUARTCLKFreq+0x366>
3418aa8c:	4a6a      	ldr	r2, [pc, #424]	@ (3418ac38 <RCCEx_GetUARTCLKFreq+0x2e8>)
3418aa8e:	4293      	cmp	r3, r2
3418aa90:	f200 8173 	bhi.w	3418ad7a <RCCEx_GetUARTCLKFreq+0x42a>
3418aa94:	4a69      	ldr	r2, [pc, #420]	@ (3418ac3c <RCCEx_GetUARTCLKFreq+0x2ec>)
3418aa96:	4293      	cmp	r3, r2
3418aa98:	f000 810d 	beq.w	3418acb6 <RCCEx_GetUARTCLKFreq+0x366>
3418aa9c:	4a67      	ldr	r2, [pc, #412]	@ (3418ac3c <RCCEx_GetUARTCLKFreq+0x2ec>)
3418aa9e:	4293      	cmp	r3, r2
3418aaa0:	f200 816b 	bhi.w	3418ad7a <RCCEx_GetUARTCLKFreq+0x42a>
3418aaa4:	4a66      	ldr	r2, [pc, #408]	@ (3418ac40 <RCCEx_GetUARTCLKFreq+0x2f0>)
3418aaa6:	4293      	cmp	r3, r2
3418aaa8:	d07b      	beq.n	3418aba2 <RCCEx_GetUARTCLKFreq+0x252>
3418aaaa:	4a65      	ldr	r2, [pc, #404]	@ (3418ac40 <RCCEx_GetUARTCLKFreq+0x2f0>)
3418aaac:	4293      	cmp	r3, r2
3418aaae:	f200 8164 	bhi.w	3418ad7a <RCCEx_GetUARTCLKFreq+0x42a>
3418aab2:	4a64      	ldr	r2, [pc, #400]	@ (3418ac44 <RCCEx_GetUARTCLKFreq+0x2f4>)
3418aab4:	4293      	cmp	r3, r2
3418aab6:	d074      	beq.n	3418aba2 <RCCEx_GetUARTCLKFreq+0x252>
3418aab8:	4a62      	ldr	r2, [pc, #392]	@ (3418ac44 <RCCEx_GetUARTCLKFreq+0x2f4>)
3418aaba:	4293      	cmp	r3, r2
3418aabc:	f200 815d 	bhi.w	3418ad7a <RCCEx_GetUARTCLKFreq+0x42a>
3418aac0:	4a61      	ldr	r2, [pc, #388]	@ (3418ac48 <RCCEx_GetUARTCLKFreq+0x2f8>)
3418aac2:	4293      	cmp	r3, r2
3418aac4:	d06d      	beq.n	3418aba2 <RCCEx_GetUARTCLKFreq+0x252>
3418aac6:	4a60      	ldr	r2, [pc, #384]	@ (3418ac48 <RCCEx_GetUARTCLKFreq+0x2f8>)
3418aac8:	4293      	cmp	r3, r2
3418aaca:	f200 8156 	bhi.w	3418ad7a <RCCEx_GetUARTCLKFreq+0x42a>
3418aace:	4a5f      	ldr	r2, [pc, #380]	@ (3418ac4c <RCCEx_GetUARTCLKFreq+0x2fc>)
3418aad0:	4293      	cmp	r3, r2
3418aad2:	d066      	beq.n	3418aba2 <RCCEx_GetUARTCLKFreq+0x252>
3418aad4:	4a5d      	ldr	r2, [pc, #372]	@ (3418ac4c <RCCEx_GetUARTCLKFreq+0x2fc>)
3418aad6:	4293      	cmp	r3, r2
3418aad8:	f200 814f 	bhi.w	3418ad7a <RCCEx_GetUARTCLKFreq+0x42a>
3418aadc:	4a5c      	ldr	r2, [pc, #368]	@ (3418ac50 <RCCEx_GetUARTCLKFreq+0x300>)
3418aade:	4293      	cmp	r3, r2
3418aae0:	d05f      	beq.n	3418aba2 <RCCEx_GetUARTCLKFreq+0x252>
3418aae2:	4a5b      	ldr	r2, [pc, #364]	@ (3418ac50 <RCCEx_GetUARTCLKFreq+0x300>)
3418aae4:	4293      	cmp	r3, r2
3418aae6:	f200 8148 	bhi.w	3418ad7a <RCCEx_GetUARTCLKFreq+0x42a>
3418aaea:	4a5a      	ldr	r2, [pc, #360]	@ (3418ac54 <RCCEx_GetUARTCLKFreq+0x304>)
3418aaec:	4293      	cmp	r3, r2
3418aaee:	d053      	beq.n	3418ab98 <RCCEx_GetUARTCLKFreq+0x248>
3418aaf0:	4a58      	ldr	r2, [pc, #352]	@ (3418ac54 <RCCEx_GetUARTCLKFreq+0x304>)
3418aaf2:	4293      	cmp	r3, r2
3418aaf4:	f200 8141 	bhi.w	3418ad7a <RCCEx_GetUARTCLKFreq+0x42a>
3418aaf8:	4a57      	ldr	r2, [pc, #348]	@ (3418ac58 <RCCEx_GetUARTCLKFreq+0x308>)
3418aafa:	4293      	cmp	r3, r2
3418aafc:	d04c      	beq.n	3418ab98 <RCCEx_GetUARTCLKFreq+0x248>
3418aafe:	4a56      	ldr	r2, [pc, #344]	@ (3418ac58 <RCCEx_GetUARTCLKFreq+0x308>)
3418ab00:	4293      	cmp	r3, r2
3418ab02:	f200 813a 	bhi.w	3418ad7a <RCCEx_GetUARTCLKFreq+0x42a>
3418ab06:	4a55      	ldr	r2, [pc, #340]	@ (3418ac5c <RCCEx_GetUARTCLKFreq+0x30c>)
3418ab08:	4293      	cmp	r3, r2
3418ab0a:	d045      	beq.n	3418ab98 <RCCEx_GetUARTCLKFreq+0x248>
3418ab0c:	4a53      	ldr	r2, [pc, #332]	@ (3418ac5c <RCCEx_GetUARTCLKFreq+0x30c>)
3418ab0e:	4293      	cmp	r3, r2
3418ab10:	f200 8133 	bhi.w	3418ad7a <RCCEx_GetUARTCLKFreq+0x42a>
3418ab14:	4a52      	ldr	r2, [pc, #328]	@ (3418ac60 <RCCEx_GetUARTCLKFreq+0x310>)
3418ab16:	4293      	cmp	r3, r2
3418ab18:	d03e      	beq.n	3418ab98 <RCCEx_GetUARTCLKFreq+0x248>
3418ab1a:	4a51      	ldr	r2, [pc, #324]	@ (3418ac60 <RCCEx_GetUARTCLKFreq+0x310>)
3418ab1c:	4293      	cmp	r3, r2
3418ab1e:	f200 812c 	bhi.w	3418ad7a <RCCEx_GetUARTCLKFreq+0x42a>
3418ab22:	4a50      	ldr	r2, [pc, #320]	@ (3418ac64 <RCCEx_GetUARTCLKFreq+0x314>)
3418ab24:	4293      	cmp	r3, r2
3418ab26:	d037      	beq.n	3418ab98 <RCCEx_GetUARTCLKFreq+0x248>
3418ab28:	4a4e      	ldr	r2, [pc, #312]	@ (3418ac64 <RCCEx_GetUARTCLKFreq+0x314>)
3418ab2a:	4293      	cmp	r3, r2
3418ab2c:	f200 8125 	bhi.w	3418ad7a <RCCEx_GetUARTCLKFreq+0x42a>
3418ab30:	4a4d      	ldr	r2, [pc, #308]	@ (3418ac68 <RCCEx_GetUARTCLKFreq+0x318>)
3418ab32:	4293      	cmp	r3, r2
3418ab34:	d018      	beq.n	3418ab68 <RCCEx_GetUARTCLKFreq+0x218>
3418ab36:	4a4c      	ldr	r2, [pc, #304]	@ (3418ac68 <RCCEx_GetUARTCLKFreq+0x318>)
3418ab38:	4293      	cmp	r3, r2
3418ab3a:	f200 811e 	bhi.w	3418ad7a <RCCEx_GetUARTCLKFreq+0x42a>
3418ab3e:	4a4b      	ldr	r2, [pc, #300]	@ (3418ac6c <RCCEx_GetUARTCLKFreq+0x31c>)
3418ab40:	4293      	cmp	r3, r2
3418ab42:	d011      	beq.n	3418ab68 <RCCEx_GetUARTCLKFreq+0x218>
3418ab44:	4a49      	ldr	r2, [pc, #292]	@ (3418ac6c <RCCEx_GetUARTCLKFreq+0x31c>)
3418ab46:	4293      	cmp	r3, r2
3418ab48:	f200 8117 	bhi.w	3418ad7a <RCCEx_GetUARTCLKFreq+0x42a>
3418ab4c:	4a48      	ldr	r2, [pc, #288]	@ (3418ac70 <RCCEx_GetUARTCLKFreq+0x320>)
3418ab4e:	4293      	cmp	r3, r2
3418ab50:	d00a      	beq.n	3418ab68 <RCCEx_GetUARTCLKFreq+0x218>
3418ab52:	4a47      	ldr	r2, [pc, #284]	@ (3418ac70 <RCCEx_GetUARTCLKFreq+0x320>)
3418ab54:	4293      	cmp	r3, r2
3418ab56:	f200 8110 	bhi.w	3418ad7a <RCCEx_GetUARTCLKFreq+0x42a>
3418ab5a:	4a46      	ldr	r2, [pc, #280]	@ (3418ac74 <RCCEx_GetUARTCLKFreq+0x324>)
3418ab5c:	4293      	cmp	r3, r2
3418ab5e:	d00f      	beq.n	3418ab80 <RCCEx_GetUARTCLKFreq+0x230>
3418ab60:	4a45      	ldr	r2, [pc, #276]	@ (3418ac78 <RCCEx_GetUARTCLKFreq+0x328>)
3418ab62:	4293      	cmp	r3, r2
3418ab64:	f040 8109 	bne.w	3418ad7a <RCCEx_GetUARTCLKFreq+0x42a>
  {
    case LL_RCC_UART4_CLKSOURCE_PCLK1:
    case LL_RCC_UART5_CLKSOURCE_PCLK1:
    case LL_RCC_UART7_CLKSOURCE_PCLK1:
    case LL_RCC_UART8_CLKSOURCE_PCLK1:
      uart_frequency = RCCEx_GetPCLK1Freq(RCCEx_GetHCLKFreq(HAL_RCC_GetSysClockFreq()));
3418ab68:	f7f8 f9a4 	bl	34182eb4 <HAL_RCC_GetSysClockFreq>
3418ab6c:	4603      	mov	r3, r0
3418ab6e:	4618      	mov	r0, r3
3418ab70:	f7fd f944 	bl	34187dfc <RCCEx_GetHCLKFreq>
3418ab74:	4603      	mov	r3, r0
3418ab76:	4618      	mov	r0, r3
3418ab78:	f7fd f951 	bl	34187e1e <RCCEx_GetPCLK1Freq>
3418ab7c:	60f8      	str	r0, [r7, #12]
      break;
3418ab7e:	e107      	b.n	3418ad90 <RCCEx_GetUARTCLKFreq+0x440>

    case LL_RCC_UART9_CLKSOURCE_PCLK2:
      uart_frequency = RCCEx_GetPCLK2Freq(RCCEx_GetHCLKFreq(HAL_RCC_GetSysClockFreq()));
3418ab80:	f7f8 f998 	bl	34182eb4 <HAL_RCC_GetSysClockFreq>
3418ab84:	4603      	mov	r3, r0
3418ab86:	4618      	mov	r0, r3
3418ab88:	f7fd f938 	bl	34187dfc <RCCEx_GetHCLKFreq>
3418ab8c:	4603      	mov	r3, r0
3418ab8e:	4618      	mov	r0, r3
3418ab90:	f7fd f955 	bl	34187e3e <RCCEx_GetPCLK2Freq>
3418ab94:	60f8      	str	r0, [r7, #12]
      break;
3418ab96:	e0fb      	b.n	3418ad90 <RCCEx_GetUARTCLKFreq+0x440>
    case LL_RCC_UART4_CLKSOURCE_CLKP:
    case LL_RCC_UART5_CLKSOURCE_CLKP:
    case LL_RCC_UART7_CLKSOURCE_CLKP:
    case LL_RCC_UART8_CLKSOURCE_CLKP:
    case LL_RCC_UART9_CLKSOURCE_CLKP:
      uart_frequency = RCCEx_GetCLKPCLKFreq(LL_RCC_CLKP_CLKSOURCE);
3418ab98:	2007      	movs	r0, #7
3418ab9a:	f7fd fc1b 	bl	341883d4 <RCCEx_GetCLKPCLKFreq>
3418ab9e:	60f8      	str	r0, [r7, #12]
      break;
3418aba0:	e0f6      	b.n	3418ad90 <RCCEx_GetUARTCLKFreq+0x440>
    case LL_RCC_UART4_CLKSOURCE_IC9:
    case LL_RCC_UART5_CLKSOURCE_IC9:
    case LL_RCC_UART7_CLKSOURCE_IC9:
    case LL_RCC_UART8_CLKSOURCE_IC9:
    case LL_RCC_UART9_CLKSOURCE_IC9:
      if (LL_RCC_IC9_IsEnabled() != 0U)
3418aba2:	f7f9 fdbf 	bl	34184724 <LL_RCC_IC9_IsEnabled>
3418aba6:	4603      	mov	r3, r0
3418aba8:	2b00      	cmp	r3, #0
3418abaa:	f000 80e8 	beq.w	3418ad7e <RCCEx_GetUARTCLKFreq+0x42e>
      {
        ic_divider = LL_RCC_IC9_GetDivider();
3418abae:	f7f9 fddb 	bl	34184768 <LL_RCC_IC9_GetDivider>
3418abb2:	60b8      	str	r0, [r7, #8]
        switch (LL_RCC_IC9_GetSource())
3418abb4:	f7f9 fdca 	bl	3418474c <LL_RCC_IC9_GetSource>
3418abb8:	4603      	mov	r3, r0
3418abba:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418abbe:	d06f      	beq.n	3418aca0 <RCCEx_GetUARTCLKFreq+0x350>
3418abc0:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418abc4:	d875      	bhi.n	3418acb2 <RCCEx_GetUARTCLKFreq+0x362>
3418abc6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418abca:	d060      	beq.n	3418ac8e <RCCEx_GetUARTCLKFreq+0x33e>
3418abcc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418abd0:	d86f      	bhi.n	3418acb2 <RCCEx_GetUARTCLKFreq+0x362>
3418abd2:	2b00      	cmp	r3, #0
3418abd4:	d003      	beq.n	3418abde <RCCEx_GetUARTCLKFreq+0x28e>
3418abd6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3418abda:	d04f      	beq.n	3418ac7c <RCCEx_GetUARTCLKFreq+0x32c>
            uart_frequency = HAL_RCCEx_GetPLL4CLKFreq();
            uart_frequency = uart_frequency / ic_divider;
            break;
          default:
            /* Unexpected case */
            break;
3418abdc:	e069      	b.n	3418acb2 <RCCEx_GetUARTCLKFreq+0x362>
            uart_frequency = HAL_RCCEx_GetPLL1CLKFreq();
3418abde:	f7fc fff5 	bl	34187bcc <HAL_RCCEx_GetPLL1CLKFreq>
3418abe2:	60f8      	str	r0, [r7, #12]
            uart_frequency = uart_frequency / ic_divider;
3418abe4:	68fa      	ldr	r2, [r7, #12]
3418abe6:	68bb      	ldr	r3, [r7, #8]
3418abe8:	fbb2 f3f3 	udiv	r3, r2, r3
3418abec:	60fb      	str	r3, [r7, #12]
            break;
3418abee:	e061      	b.n	3418acb4 <RCCEx_GetUARTCLKFreq+0x364>
3418abf0:	07061c30 	.word	0x07061c30
3418abf4:	07061830 	.word	0x07061830
3418abf8:	07061030 	.word	0x07061030
3418abfc:	07060c30 	.word	0x07060c30
3418ac00:	07060034 	.word	0x07060034
3418ac04:	07051c30 	.word	0x07051c30
3418ac08:	07051830 	.word	0x07051830
3418ac0c:	07051030 	.word	0x07051030
3418ac10:	07050c30 	.word	0x07050c30
3418ac14:	07050034 	.word	0x07050034
3418ac18:	07041c30 	.word	0x07041c30
3418ac1c:	07041830 	.word	0x07041830
3418ac20:	07041030 	.word	0x07041030
3418ac24:	07040c30 	.word	0x07040c30
3418ac28:	07040034 	.word	0x07040034
3418ac2c:	07031c30 	.word	0x07031c30
3418ac30:	07031830 	.word	0x07031830
3418ac34:	07031030 	.word	0x07031030
3418ac38:	07030c30 	.word	0x07030c30
3418ac3c:	07030034 	.word	0x07030034
3418ac40:	07021c30 	.word	0x07021c30
3418ac44:	07021830 	.word	0x07021830
3418ac48:	07021030 	.word	0x07021030
3418ac4c:	07020c30 	.word	0x07020c30
3418ac50:	07020034 	.word	0x07020034
3418ac54:	07011c30 	.word	0x07011c30
3418ac58:	07011830 	.word	0x07011830
3418ac5c:	07011030 	.word	0x07011030
3418ac60:	07010c30 	.word	0x07010c30
3418ac64:	07010034 	.word	0x07010034
3418ac68:	07001c30 	.word	0x07001c30
3418ac6c:	07001830 	.word	0x07001830
3418ac70:	07001030 	.word	0x07001030
3418ac74:	07000034 	.word	0x07000034
3418ac78:	07000c30 	.word	0x07000c30
            uart_frequency = HAL_RCCEx_GetPLL2CLKFreq();
3418ac7c:	f7fc ffec 	bl	34187c58 <HAL_RCCEx_GetPLL2CLKFreq>
3418ac80:	60f8      	str	r0, [r7, #12]
            uart_frequency = uart_frequency / ic_divider;
3418ac82:	68fa      	ldr	r2, [r7, #12]
3418ac84:	68bb      	ldr	r3, [r7, #8]
3418ac86:	fbb2 f3f3 	udiv	r3, r2, r3
3418ac8a:	60fb      	str	r3, [r7, #12]
            break;
3418ac8c:	e012      	b.n	3418acb4 <RCCEx_GetUARTCLKFreq+0x364>
            uart_frequency = HAL_RCCEx_GetPLL3CLKFreq();
3418ac8e:	f7fd f829 	bl	34187ce4 <HAL_RCCEx_GetPLL3CLKFreq>
3418ac92:	60f8      	str	r0, [r7, #12]
            uart_frequency = uart_frequency / ic_divider;
3418ac94:	68fa      	ldr	r2, [r7, #12]
3418ac96:	68bb      	ldr	r3, [r7, #8]
3418ac98:	fbb2 f3f3 	udiv	r3, r2, r3
3418ac9c:	60fb      	str	r3, [r7, #12]
            break;
3418ac9e:	e009      	b.n	3418acb4 <RCCEx_GetUARTCLKFreq+0x364>
            uart_frequency = HAL_RCCEx_GetPLL4CLKFreq();
3418aca0:	f7fd f866 	bl	34187d70 <HAL_RCCEx_GetPLL4CLKFreq>
3418aca4:	60f8      	str	r0, [r7, #12]
            uart_frequency = uart_frequency / ic_divider;
3418aca6:	68fa      	ldr	r2, [r7, #12]
3418aca8:	68bb      	ldr	r3, [r7, #8]
3418acaa:	fbb2 f3f3 	udiv	r3, r2, r3
3418acae:	60fb      	str	r3, [r7, #12]
            break;
3418acb0:	e000      	b.n	3418acb4 <RCCEx_GetUARTCLKFreq+0x364>
            break;
3418acb2:	bf00      	nop
        }
      }
      break;
3418acb4:	e063      	b.n	3418ad7e <RCCEx_GetUARTCLKFreq+0x42e>
    case LL_RCC_UART4_CLKSOURCE_IC14:
    case LL_RCC_UART5_CLKSOURCE_IC14:
    case LL_RCC_UART7_CLKSOURCE_IC14:
    case LL_RCC_UART8_CLKSOURCE_IC14:
    case LL_RCC_UART9_CLKSOURCE_IC14:
      if (LL_RCC_IC14_IsEnabled() != 0U)
3418acb6:	f7f9 fe35 	bl	34184924 <LL_RCC_IC14_IsEnabled>
3418acba:	4603      	mov	r3, r0
3418acbc:	2b00      	cmp	r3, #0
3418acbe:	d060      	beq.n	3418ad82 <RCCEx_GetUARTCLKFreq+0x432>
      {
        ic_divider = LL_RCC_IC14_GetDivider();
3418acc0:	f7f9 fe52 	bl	34184968 <LL_RCC_IC14_GetDivider>
3418acc4:	60b8      	str	r0, [r7, #8]
        switch (LL_RCC_IC14_GetSource())
3418acc6:	f7f9 fe41 	bl	3418494c <LL_RCC_IC14_GetSource>
3418acca:	4603      	mov	r3, r0
3418accc:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418acd0:	d029      	beq.n	3418ad26 <RCCEx_GetUARTCLKFreq+0x3d6>
3418acd2:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418acd6:	d82f      	bhi.n	3418ad38 <RCCEx_GetUARTCLKFreq+0x3e8>
3418acd8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418acdc:	d01a      	beq.n	3418ad14 <RCCEx_GetUARTCLKFreq+0x3c4>
3418acde:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418ace2:	d829      	bhi.n	3418ad38 <RCCEx_GetUARTCLKFreq+0x3e8>
3418ace4:	2b00      	cmp	r3, #0
3418ace6:	d003      	beq.n	3418acf0 <RCCEx_GetUARTCLKFreq+0x3a0>
3418ace8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3418acec:	d009      	beq.n	3418ad02 <RCCEx_GetUARTCLKFreq+0x3b2>
            uart_frequency = HAL_RCCEx_GetPLL4CLKFreq();
            uart_frequency = uart_frequency / ic_divider;
            break;
          default:
            /* Unexpected case */
            break;
3418acee:	e023      	b.n	3418ad38 <RCCEx_GetUARTCLKFreq+0x3e8>
            uart_frequency = HAL_RCCEx_GetPLL1CLKFreq();
3418acf0:	f7fc ff6c 	bl	34187bcc <HAL_RCCEx_GetPLL1CLKFreq>
3418acf4:	60f8      	str	r0, [r7, #12]
            uart_frequency = uart_frequency / ic_divider;
3418acf6:	68fa      	ldr	r2, [r7, #12]
3418acf8:	68bb      	ldr	r3, [r7, #8]
3418acfa:	fbb2 f3f3 	udiv	r3, r2, r3
3418acfe:	60fb      	str	r3, [r7, #12]
            break;
3418ad00:	e01b      	b.n	3418ad3a <RCCEx_GetUARTCLKFreq+0x3ea>
            uart_frequency = HAL_RCCEx_GetPLL2CLKFreq();
3418ad02:	f7fc ffa9 	bl	34187c58 <HAL_RCCEx_GetPLL2CLKFreq>
3418ad06:	60f8      	str	r0, [r7, #12]
            uart_frequency = uart_frequency / ic_divider;
3418ad08:	68fa      	ldr	r2, [r7, #12]
3418ad0a:	68bb      	ldr	r3, [r7, #8]
3418ad0c:	fbb2 f3f3 	udiv	r3, r2, r3
3418ad10:	60fb      	str	r3, [r7, #12]
            break;
3418ad12:	e012      	b.n	3418ad3a <RCCEx_GetUARTCLKFreq+0x3ea>
            uart_frequency = HAL_RCCEx_GetPLL3CLKFreq();
3418ad14:	f7fc ffe6 	bl	34187ce4 <HAL_RCCEx_GetPLL3CLKFreq>
3418ad18:	60f8      	str	r0, [r7, #12]
            uart_frequency = uart_frequency / ic_divider;
3418ad1a:	68fa      	ldr	r2, [r7, #12]
3418ad1c:	68bb      	ldr	r3, [r7, #8]
3418ad1e:	fbb2 f3f3 	udiv	r3, r2, r3
3418ad22:	60fb      	str	r3, [r7, #12]
            break;
3418ad24:	e009      	b.n	3418ad3a <RCCEx_GetUARTCLKFreq+0x3ea>
            uart_frequency = HAL_RCCEx_GetPLL4CLKFreq();
3418ad26:	f7fd f823 	bl	34187d70 <HAL_RCCEx_GetPLL4CLKFreq>
3418ad2a:	60f8      	str	r0, [r7, #12]
            uart_frequency = uart_frequency / ic_divider;
3418ad2c:	68fa      	ldr	r2, [r7, #12]
3418ad2e:	68bb      	ldr	r3, [r7, #8]
3418ad30:	fbb2 f3f3 	udiv	r3, r2, r3
3418ad34:	60fb      	str	r3, [r7, #12]
            break;
3418ad36:	e000      	b.n	3418ad3a <RCCEx_GetUARTCLKFreq+0x3ea>
            break;
3418ad38:	bf00      	nop
        }
      }
      break;
3418ad3a:	e022      	b.n	3418ad82 <RCCEx_GetUARTCLKFreq+0x432>
    case LL_RCC_UART4_CLKSOURCE_HSI:
    case LL_RCC_UART5_CLKSOURCE_HSI:
    case LL_RCC_UART7_CLKSOURCE_HSI:
    case LL_RCC_UART8_CLKSOURCE_HSI:
    case LL_RCC_UART9_CLKSOURCE_HSI:
      if (LL_RCC_HSI_IsReady() != 0U)
3418ad3c:	f7f8 fcce 	bl	341836dc <LL_RCC_HSI_IsReady>
3418ad40:	4603      	mov	r3, r0
3418ad42:	2b00      	cmp	r3, #0
3418ad44:	d01f      	beq.n	3418ad86 <RCCEx_GetUARTCLKFreq+0x436>
      {
        uart_frequency = HSI_VALUE >> (LL_RCC_HSI_GetDivider() >> RCC_HSICFGR_HSIDIV_Pos);
3418ad46:	f7f8 fcdb 	bl	34183700 <LL_RCC_HSI_GetDivider>
3418ad4a:	4603      	mov	r3, r0
3418ad4c:	09db      	lsrs	r3, r3, #7
3418ad4e:	4a13      	ldr	r2, [pc, #76]	@ (3418ad9c <RCCEx_GetUARTCLKFreq+0x44c>)
3418ad50:	fa22 f303 	lsr.w	r3, r2, r3
3418ad54:	60fb      	str	r3, [r7, #12]
      }
      break;
3418ad56:	e016      	b.n	3418ad86 <RCCEx_GetUARTCLKFreq+0x436>
    case LL_RCC_UART4_CLKSOURCE_MSI:
    case LL_RCC_UART5_CLKSOURCE_MSI:
    case LL_RCC_UART7_CLKSOURCE_MSI:
    case LL_RCC_UART8_CLKSOURCE_MSI:
    case LL_RCC_UART9_CLKSOURCE_MSI:
      if (LL_RCC_MSI_IsReady() != 0U)
3418ad58:	f7f8 fce0 	bl	3418371c <LL_RCC_MSI_IsReady>
3418ad5c:	4603      	mov	r3, r0
3418ad5e:	2b00      	cmp	r3, #0
3418ad60:	d013      	beq.n	3418ad8a <RCCEx_GetUARTCLKFreq+0x43a>
      {
        uart_frequency = MSI_VALUE;
3418ad62:	4b0f      	ldr	r3, [pc, #60]	@ (3418ada0 <RCCEx_GetUARTCLKFreq+0x450>)
3418ad64:	60fb      	str	r3, [r7, #12]
      }
      break;
3418ad66:	e010      	b.n	3418ad8a <RCCEx_GetUARTCLKFreq+0x43a>
    case LL_RCC_UART4_CLKSOURCE_LSE:
    case LL_RCC_UART5_CLKSOURCE_LSE:
    case LL_RCC_UART7_CLKSOURCE_LSE:
    case LL_RCC_UART8_CLKSOURCE_LSE:
    case LL_RCC_UART9_CLKSOURCE_LSE:
      if (LL_RCC_LSE_IsReady() != 0U)
3418ad68:	f7f8 fcf8 	bl	3418375c <LL_RCC_LSE_IsReady>
3418ad6c:	4603      	mov	r3, r0
3418ad6e:	2b00      	cmp	r3, #0
3418ad70:	d00d      	beq.n	3418ad8e <RCCEx_GetUARTCLKFreq+0x43e>
      {
        uart_frequency = LSE_VALUE;
3418ad72:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
3418ad76:	60fb      	str	r3, [r7, #12]
      }
      break;
3418ad78:	e009      	b.n	3418ad8e <RCCEx_GetUARTCLKFreq+0x43e>

    default:
      /* Unexpected case */
      break;
3418ad7a:	bf00      	nop
3418ad7c:	e008      	b.n	3418ad90 <RCCEx_GetUARTCLKFreq+0x440>
      break;
3418ad7e:	bf00      	nop
3418ad80:	e006      	b.n	3418ad90 <RCCEx_GetUARTCLKFreq+0x440>
      break;
3418ad82:	bf00      	nop
3418ad84:	e004      	b.n	3418ad90 <RCCEx_GetUARTCLKFreq+0x440>
      break;
3418ad86:	bf00      	nop
3418ad88:	e002      	b.n	3418ad90 <RCCEx_GetUARTCLKFreq+0x440>
      break;
3418ad8a:	bf00      	nop
3418ad8c:	e000      	b.n	3418ad90 <RCCEx_GetUARTCLKFreq+0x440>
      break;
3418ad8e:	bf00      	nop
  }

  return uart_frequency;
3418ad90:	68fb      	ldr	r3, [r7, #12]
}
3418ad92:	4618      	mov	r0, r3
3418ad94:	3710      	adds	r7, #16
3418ad96:	46bd      	mov	sp, r7
3418ad98:	bd80      	pop	{r7, pc}
3418ad9a:	bf00      	nop
3418ad9c:	03d09000 	.word	0x03d09000
3418ada0:	003d0900 	.word	0x003d0900

3418ada4 <RCCEx_GetUSARTCLKFreq>:
  *         @arg @ref RCCEx_USART10_Clock_Source
  * @retval USART clock frequency (in Hz)
  *         - @ref  RCC_PERIPH_FREQUENCY_NO indicates that oscillator is not ready
  */
static uint32_t RCCEx_GetUSARTCLKFreq(uint32_t USARTxSource)
{
3418ada4:	b580      	push	{r7, lr}
3418ada6:	b084      	sub	sp, #16
3418ada8:	af00      	add	r7, sp, #0
3418adaa:	6078      	str	r0, [r7, #4]
  uint32_t usart_frequency = RCC_PERIPH_FREQUENCY_NO;
3418adac:	2300      	movs	r3, #0
3418adae:	60fb      	str	r3, [r7, #12]
  uint32_t ic_divider;

  switch (LL_RCC_GetUSARTClockSource(USARTxSource))
3418adb0:	6878      	ldr	r0, [r7, #4]
3418adb2:	f7f9 f87b 	bl	34183eac <LL_RCC_GetUSARTClockSource>
3418adb6:	4603      	mov	r3, r0
3418adb8:	4aa2      	ldr	r2, [pc, #648]	@ (3418b044 <RCCEx_GetUSARTCLKFreq+0x2a0>)
3418adba:	4293      	cmp	r3, r2
3418adbc:	f000 81e8 	beq.w	3418b190 <RCCEx_GetUSARTCLKFreq+0x3ec>
3418adc0:	4aa0      	ldr	r2, [pc, #640]	@ (3418b044 <RCCEx_GetUSARTCLKFreq+0x2a0>)
3418adc2:	4293      	cmp	r3, r2
3418adc4:	f200 8203 	bhi.w	3418b1ce <RCCEx_GetUSARTCLKFreq+0x42a>
3418adc8:	4a9f      	ldr	r2, [pc, #636]	@ (3418b048 <RCCEx_GetUSARTCLKFreq+0x2a4>)
3418adca:	4293      	cmp	r3, r2
3418adcc:	f000 81e0 	beq.w	3418b190 <RCCEx_GetUSARTCLKFreq+0x3ec>
3418add0:	4a9d      	ldr	r2, [pc, #628]	@ (3418b048 <RCCEx_GetUSARTCLKFreq+0x2a4>)
3418add2:	4293      	cmp	r3, r2
3418add4:	f200 81fb 	bhi.w	3418b1ce <RCCEx_GetUSARTCLKFreq+0x42a>
3418add8:	4a9c      	ldr	r2, [pc, #624]	@ (3418b04c <RCCEx_GetUSARTCLKFreq+0x2a8>)
3418adda:	4293      	cmp	r3, r2
3418addc:	f000 81d8 	beq.w	3418b190 <RCCEx_GetUSARTCLKFreq+0x3ec>
3418ade0:	4a9a      	ldr	r2, [pc, #616]	@ (3418b04c <RCCEx_GetUSARTCLKFreq+0x2a8>)
3418ade2:	4293      	cmp	r3, r2
3418ade4:	f200 81f3 	bhi.w	3418b1ce <RCCEx_GetUSARTCLKFreq+0x42a>
3418ade8:	4a99      	ldr	r2, [pc, #612]	@ (3418b050 <RCCEx_GetUSARTCLKFreq+0x2ac>)
3418adea:	4293      	cmp	r3, r2
3418adec:	f000 81d0 	beq.w	3418b190 <RCCEx_GetUSARTCLKFreq+0x3ec>
3418adf0:	4a97      	ldr	r2, [pc, #604]	@ (3418b050 <RCCEx_GetUSARTCLKFreq+0x2ac>)
3418adf2:	4293      	cmp	r3, r2
3418adf4:	f200 81eb 	bhi.w	3418b1ce <RCCEx_GetUSARTCLKFreq+0x42a>
3418adf8:	4a96      	ldr	r2, [pc, #600]	@ (3418b054 <RCCEx_GetUSARTCLKFreq+0x2b0>)
3418adfa:	4293      	cmp	r3, r2
3418adfc:	f000 81c8 	beq.w	3418b190 <RCCEx_GetUSARTCLKFreq+0x3ec>
3418ae00:	4a94      	ldr	r2, [pc, #592]	@ (3418b054 <RCCEx_GetUSARTCLKFreq+0x2b0>)
3418ae02:	4293      	cmp	r3, r2
3418ae04:	f200 81e3 	bhi.w	3418b1ce <RCCEx_GetUSARTCLKFreq+0x42a>
3418ae08:	4a93      	ldr	r2, [pc, #588]	@ (3418b058 <RCCEx_GetUSARTCLKFreq+0x2b4>)
3418ae0a:	4293      	cmp	r3, r2
3418ae0c:	f000 81ce 	beq.w	3418b1ac <RCCEx_GetUSARTCLKFreq+0x408>
3418ae10:	4a91      	ldr	r2, [pc, #580]	@ (3418b058 <RCCEx_GetUSARTCLKFreq+0x2b4>)
3418ae12:	4293      	cmp	r3, r2
3418ae14:	f200 81db 	bhi.w	3418b1ce <RCCEx_GetUSARTCLKFreq+0x42a>
3418ae18:	4a90      	ldr	r2, [pc, #576]	@ (3418b05c <RCCEx_GetUSARTCLKFreq+0x2b8>)
3418ae1a:	4293      	cmp	r3, r2
3418ae1c:	f000 81c6 	beq.w	3418b1ac <RCCEx_GetUSARTCLKFreq+0x408>
3418ae20:	4a8e      	ldr	r2, [pc, #568]	@ (3418b05c <RCCEx_GetUSARTCLKFreq+0x2b8>)
3418ae22:	4293      	cmp	r3, r2
3418ae24:	f200 81d3 	bhi.w	3418b1ce <RCCEx_GetUSARTCLKFreq+0x42a>
3418ae28:	4a8d      	ldr	r2, [pc, #564]	@ (3418b060 <RCCEx_GetUSARTCLKFreq+0x2bc>)
3418ae2a:	4293      	cmp	r3, r2
3418ae2c:	f000 81be 	beq.w	3418b1ac <RCCEx_GetUSARTCLKFreq+0x408>
3418ae30:	4a8b      	ldr	r2, [pc, #556]	@ (3418b060 <RCCEx_GetUSARTCLKFreq+0x2bc>)
3418ae32:	4293      	cmp	r3, r2
3418ae34:	f200 81cb 	bhi.w	3418b1ce <RCCEx_GetUSARTCLKFreq+0x42a>
3418ae38:	4a8a      	ldr	r2, [pc, #552]	@ (3418b064 <RCCEx_GetUSARTCLKFreq+0x2c0>)
3418ae3a:	4293      	cmp	r3, r2
3418ae3c:	f000 81b6 	beq.w	3418b1ac <RCCEx_GetUSARTCLKFreq+0x408>
3418ae40:	4a88      	ldr	r2, [pc, #544]	@ (3418b064 <RCCEx_GetUSARTCLKFreq+0x2c0>)
3418ae42:	4293      	cmp	r3, r2
3418ae44:	f200 81c3 	bhi.w	3418b1ce <RCCEx_GetUSARTCLKFreq+0x42a>
3418ae48:	4a87      	ldr	r2, [pc, #540]	@ (3418b068 <RCCEx_GetUSARTCLKFreq+0x2c4>)
3418ae4a:	4293      	cmp	r3, r2
3418ae4c:	f000 81ae 	beq.w	3418b1ac <RCCEx_GetUSARTCLKFreq+0x408>
3418ae50:	4a85      	ldr	r2, [pc, #532]	@ (3418b068 <RCCEx_GetUSARTCLKFreq+0x2c4>)
3418ae52:	4293      	cmp	r3, r2
3418ae54:	f200 81bb 	bhi.w	3418b1ce <RCCEx_GetUSARTCLKFreq+0x42a>
3418ae58:	4a84      	ldr	r2, [pc, #528]	@ (3418b06c <RCCEx_GetUSARTCLKFreq+0x2c8>)
3418ae5a:	4293      	cmp	r3, r2
3418ae5c:	f000 81ae 	beq.w	3418b1bc <RCCEx_GetUSARTCLKFreq+0x418>
3418ae60:	4a82      	ldr	r2, [pc, #520]	@ (3418b06c <RCCEx_GetUSARTCLKFreq+0x2c8>)
3418ae62:	4293      	cmp	r3, r2
3418ae64:	f200 81b3 	bhi.w	3418b1ce <RCCEx_GetUSARTCLKFreq+0x42a>
3418ae68:	4a81      	ldr	r2, [pc, #516]	@ (3418b070 <RCCEx_GetUSARTCLKFreq+0x2cc>)
3418ae6a:	4293      	cmp	r3, r2
3418ae6c:	f000 81a6 	beq.w	3418b1bc <RCCEx_GetUSARTCLKFreq+0x418>
3418ae70:	4a7f      	ldr	r2, [pc, #508]	@ (3418b070 <RCCEx_GetUSARTCLKFreq+0x2cc>)
3418ae72:	4293      	cmp	r3, r2
3418ae74:	f200 81ab 	bhi.w	3418b1ce <RCCEx_GetUSARTCLKFreq+0x42a>
3418ae78:	4a7e      	ldr	r2, [pc, #504]	@ (3418b074 <RCCEx_GetUSARTCLKFreq+0x2d0>)
3418ae7a:	4293      	cmp	r3, r2
3418ae7c:	f000 819e 	beq.w	3418b1bc <RCCEx_GetUSARTCLKFreq+0x418>
3418ae80:	4a7c      	ldr	r2, [pc, #496]	@ (3418b074 <RCCEx_GetUSARTCLKFreq+0x2d0>)
3418ae82:	4293      	cmp	r3, r2
3418ae84:	f200 81a3 	bhi.w	3418b1ce <RCCEx_GetUSARTCLKFreq+0x42a>
3418ae88:	4a7b      	ldr	r2, [pc, #492]	@ (3418b078 <RCCEx_GetUSARTCLKFreq+0x2d4>)
3418ae8a:	4293      	cmp	r3, r2
3418ae8c:	f000 8196 	beq.w	3418b1bc <RCCEx_GetUSARTCLKFreq+0x418>
3418ae90:	4a79      	ldr	r2, [pc, #484]	@ (3418b078 <RCCEx_GetUSARTCLKFreq+0x2d4>)
3418ae92:	4293      	cmp	r3, r2
3418ae94:	f200 819b 	bhi.w	3418b1ce <RCCEx_GetUSARTCLKFreq+0x42a>
3418ae98:	4a78      	ldr	r2, [pc, #480]	@ (3418b07c <RCCEx_GetUSARTCLKFreq+0x2d8>)
3418ae9a:	4293      	cmp	r3, r2
3418ae9c:	f000 818e 	beq.w	3418b1bc <RCCEx_GetUSARTCLKFreq+0x418>
3418aea0:	4a76      	ldr	r2, [pc, #472]	@ (3418b07c <RCCEx_GetUSARTCLKFreq+0x2d8>)
3418aea2:	4293      	cmp	r3, r2
3418aea4:	f200 8193 	bhi.w	3418b1ce <RCCEx_GetUSARTCLKFreq+0x42a>
3418aea8:	4a75      	ldr	r2, [pc, #468]	@ (3418b080 <RCCEx_GetUSARTCLKFreq+0x2dc>)
3418aeaa:	4293      	cmp	r3, r2
3418aeac:	f000 812d 	beq.w	3418b10a <RCCEx_GetUSARTCLKFreq+0x366>
3418aeb0:	4a73      	ldr	r2, [pc, #460]	@ (3418b080 <RCCEx_GetUSARTCLKFreq+0x2dc>)
3418aeb2:	4293      	cmp	r3, r2
3418aeb4:	f200 818b 	bhi.w	3418b1ce <RCCEx_GetUSARTCLKFreq+0x42a>
3418aeb8:	4a72      	ldr	r2, [pc, #456]	@ (3418b084 <RCCEx_GetUSARTCLKFreq+0x2e0>)
3418aeba:	4293      	cmp	r3, r2
3418aebc:	f000 8125 	beq.w	3418b10a <RCCEx_GetUSARTCLKFreq+0x366>
3418aec0:	4a70      	ldr	r2, [pc, #448]	@ (3418b084 <RCCEx_GetUSARTCLKFreq+0x2e0>)
3418aec2:	4293      	cmp	r3, r2
3418aec4:	f200 8183 	bhi.w	3418b1ce <RCCEx_GetUSARTCLKFreq+0x42a>
3418aec8:	4a6f      	ldr	r2, [pc, #444]	@ (3418b088 <RCCEx_GetUSARTCLKFreq+0x2e4>)
3418aeca:	4293      	cmp	r3, r2
3418aecc:	f000 811d 	beq.w	3418b10a <RCCEx_GetUSARTCLKFreq+0x366>
3418aed0:	4a6d      	ldr	r2, [pc, #436]	@ (3418b088 <RCCEx_GetUSARTCLKFreq+0x2e4>)
3418aed2:	4293      	cmp	r3, r2
3418aed4:	f200 817b 	bhi.w	3418b1ce <RCCEx_GetUSARTCLKFreq+0x42a>
3418aed8:	4a6c      	ldr	r2, [pc, #432]	@ (3418b08c <RCCEx_GetUSARTCLKFreq+0x2e8>)
3418aeda:	4293      	cmp	r3, r2
3418aedc:	f000 8115 	beq.w	3418b10a <RCCEx_GetUSARTCLKFreq+0x366>
3418aee0:	4a6a      	ldr	r2, [pc, #424]	@ (3418b08c <RCCEx_GetUSARTCLKFreq+0x2e8>)
3418aee2:	4293      	cmp	r3, r2
3418aee4:	f200 8173 	bhi.w	3418b1ce <RCCEx_GetUSARTCLKFreq+0x42a>
3418aee8:	4a69      	ldr	r2, [pc, #420]	@ (3418b090 <RCCEx_GetUSARTCLKFreq+0x2ec>)
3418aeea:	4293      	cmp	r3, r2
3418aeec:	f000 810d 	beq.w	3418b10a <RCCEx_GetUSARTCLKFreq+0x366>
3418aef0:	4a67      	ldr	r2, [pc, #412]	@ (3418b090 <RCCEx_GetUSARTCLKFreq+0x2ec>)
3418aef2:	4293      	cmp	r3, r2
3418aef4:	f200 816b 	bhi.w	3418b1ce <RCCEx_GetUSARTCLKFreq+0x42a>
3418aef8:	4a66      	ldr	r2, [pc, #408]	@ (3418b094 <RCCEx_GetUSARTCLKFreq+0x2f0>)
3418aefa:	4293      	cmp	r3, r2
3418aefc:	d07b      	beq.n	3418aff6 <RCCEx_GetUSARTCLKFreq+0x252>
3418aefe:	4a65      	ldr	r2, [pc, #404]	@ (3418b094 <RCCEx_GetUSARTCLKFreq+0x2f0>)
3418af00:	4293      	cmp	r3, r2
3418af02:	f200 8164 	bhi.w	3418b1ce <RCCEx_GetUSARTCLKFreq+0x42a>
3418af06:	4a64      	ldr	r2, [pc, #400]	@ (3418b098 <RCCEx_GetUSARTCLKFreq+0x2f4>)
3418af08:	4293      	cmp	r3, r2
3418af0a:	d074      	beq.n	3418aff6 <RCCEx_GetUSARTCLKFreq+0x252>
3418af0c:	4a62      	ldr	r2, [pc, #392]	@ (3418b098 <RCCEx_GetUSARTCLKFreq+0x2f4>)
3418af0e:	4293      	cmp	r3, r2
3418af10:	f200 815d 	bhi.w	3418b1ce <RCCEx_GetUSARTCLKFreq+0x42a>
3418af14:	4a61      	ldr	r2, [pc, #388]	@ (3418b09c <RCCEx_GetUSARTCLKFreq+0x2f8>)
3418af16:	4293      	cmp	r3, r2
3418af18:	d06d      	beq.n	3418aff6 <RCCEx_GetUSARTCLKFreq+0x252>
3418af1a:	4a60      	ldr	r2, [pc, #384]	@ (3418b09c <RCCEx_GetUSARTCLKFreq+0x2f8>)
3418af1c:	4293      	cmp	r3, r2
3418af1e:	f200 8156 	bhi.w	3418b1ce <RCCEx_GetUSARTCLKFreq+0x42a>
3418af22:	4a5f      	ldr	r2, [pc, #380]	@ (3418b0a0 <RCCEx_GetUSARTCLKFreq+0x2fc>)
3418af24:	4293      	cmp	r3, r2
3418af26:	d066      	beq.n	3418aff6 <RCCEx_GetUSARTCLKFreq+0x252>
3418af28:	4a5d      	ldr	r2, [pc, #372]	@ (3418b0a0 <RCCEx_GetUSARTCLKFreq+0x2fc>)
3418af2a:	4293      	cmp	r3, r2
3418af2c:	f200 814f 	bhi.w	3418b1ce <RCCEx_GetUSARTCLKFreq+0x42a>
3418af30:	4a5c      	ldr	r2, [pc, #368]	@ (3418b0a4 <RCCEx_GetUSARTCLKFreq+0x300>)
3418af32:	4293      	cmp	r3, r2
3418af34:	d05f      	beq.n	3418aff6 <RCCEx_GetUSARTCLKFreq+0x252>
3418af36:	4a5b      	ldr	r2, [pc, #364]	@ (3418b0a4 <RCCEx_GetUSARTCLKFreq+0x300>)
3418af38:	4293      	cmp	r3, r2
3418af3a:	f200 8148 	bhi.w	3418b1ce <RCCEx_GetUSARTCLKFreq+0x42a>
3418af3e:	4a5a      	ldr	r2, [pc, #360]	@ (3418b0a8 <RCCEx_GetUSARTCLKFreq+0x304>)
3418af40:	4293      	cmp	r3, r2
3418af42:	d053      	beq.n	3418afec <RCCEx_GetUSARTCLKFreq+0x248>
3418af44:	4a58      	ldr	r2, [pc, #352]	@ (3418b0a8 <RCCEx_GetUSARTCLKFreq+0x304>)
3418af46:	4293      	cmp	r3, r2
3418af48:	f200 8141 	bhi.w	3418b1ce <RCCEx_GetUSARTCLKFreq+0x42a>
3418af4c:	4a57      	ldr	r2, [pc, #348]	@ (3418b0ac <RCCEx_GetUSARTCLKFreq+0x308>)
3418af4e:	4293      	cmp	r3, r2
3418af50:	d04c      	beq.n	3418afec <RCCEx_GetUSARTCLKFreq+0x248>
3418af52:	4a56      	ldr	r2, [pc, #344]	@ (3418b0ac <RCCEx_GetUSARTCLKFreq+0x308>)
3418af54:	4293      	cmp	r3, r2
3418af56:	f200 813a 	bhi.w	3418b1ce <RCCEx_GetUSARTCLKFreq+0x42a>
3418af5a:	4a55      	ldr	r2, [pc, #340]	@ (3418b0b0 <RCCEx_GetUSARTCLKFreq+0x30c>)
3418af5c:	4293      	cmp	r3, r2
3418af5e:	d045      	beq.n	3418afec <RCCEx_GetUSARTCLKFreq+0x248>
3418af60:	4a53      	ldr	r2, [pc, #332]	@ (3418b0b0 <RCCEx_GetUSARTCLKFreq+0x30c>)
3418af62:	4293      	cmp	r3, r2
3418af64:	f200 8133 	bhi.w	3418b1ce <RCCEx_GetUSARTCLKFreq+0x42a>
3418af68:	4a52      	ldr	r2, [pc, #328]	@ (3418b0b4 <RCCEx_GetUSARTCLKFreq+0x310>)
3418af6a:	4293      	cmp	r3, r2
3418af6c:	d03e      	beq.n	3418afec <RCCEx_GetUSARTCLKFreq+0x248>
3418af6e:	4a51      	ldr	r2, [pc, #324]	@ (3418b0b4 <RCCEx_GetUSARTCLKFreq+0x310>)
3418af70:	4293      	cmp	r3, r2
3418af72:	f200 812c 	bhi.w	3418b1ce <RCCEx_GetUSARTCLKFreq+0x42a>
3418af76:	4a50      	ldr	r2, [pc, #320]	@ (3418b0b8 <RCCEx_GetUSARTCLKFreq+0x314>)
3418af78:	4293      	cmp	r3, r2
3418af7a:	d037      	beq.n	3418afec <RCCEx_GetUSARTCLKFreq+0x248>
3418af7c:	4a4e      	ldr	r2, [pc, #312]	@ (3418b0b8 <RCCEx_GetUSARTCLKFreq+0x314>)
3418af7e:	4293      	cmp	r3, r2
3418af80:	f200 8125 	bhi.w	3418b1ce <RCCEx_GetUSARTCLKFreq+0x42a>
3418af84:	4a4d      	ldr	r2, [pc, #308]	@ (3418b0bc <RCCEx_GetUSARTCLKFreq+0x318>)
3418af86:	4293      	cmp	r3, r2
3418af88:	d018      	beq.n	3418afbc <RCCEx_GetUSARTCLKFreq+0x218>
3418af8a:	4a4c      	ldr	r2, [pc, #304]	@ (3418b0bc <RCCEx_GetUSARTCLKFreq+0x318>)
3418af8c:	4293      	cmp	r3, r2
3418af8e:	f200 811e 	bhi.w	3418b1ce <RCCEx_GetUSARTCLKFreq+0x42a>
3418af92:	4a4b      	ldr	r2, [pc, #300]	@ (3418b0c0 <RCCEx_GetUSARTCLKFreq+0x31c>)
3418af94:	4293      	cmp	r3, r2
3418af96:	d01d      	beq.n	3418afd4 <RCCEx_GetUSARTCLKFreq+0x230>
3418af98:	4a49      	ldr	r2, [pc, #292]	@ (3418b0c0 <RCCEx_GetUSARTCLKFreq+0x31c>)
3418af9a:	4293      	cmp	r3, r2
3418af9c:	f200 8117 	bhi.w	3418b1ce <RCCEx_GetUSARTCLKFreq+0x42a>
3418afa0:	4a48      	ldr	r2, [pc, #288]	@ (3418b0c4 <RCCEx_GetUSARTCLKFreq+0x320>)
3418afa2:	4293      	cmp	r3, r2
3418afa4:	d00a      	beq.n	3418afbc <RCCEx_GetUSARTCLKFreq+0x218>
3418afa6:	4a47      	ldr	r2, [pc, #284]	@ (3418b0c4 <RCCEx_GetUSARTCLKFreq+0x320>)
3418afa8:	4293      	cmp	r3, r2
3418afaa:	f200 8110 	bhi.w	3418b1ce <RCCEx_GetUSARTCLKFreq+0x42a>
3418afae:	4a46      	ldr	r2, [pc, #280]	@ (3418b0c8 <RCCEx_GetUSARTCLKFreq+0x324>)
3418afb0:	4293      	cmp	r3, r2
3418afb2:	d003      	beq.n	3418afbc <RCCEx_GetUSARTCLKFreq+0x218>
3418afb4:	4a45      	ldr	r2, [pc, #276]	@ (3418b0cc <RCCEx_GetUSARTCLKFreq+0x328>)
3418afb6:	4293      	cmp	r3, r2
3418afb8:	d00c      	beq.n	3418afd4 <RCCEx_GetUSARTCLKFreq+0x230>
      }
      break;

    default:
      /* Unexpected case */
      break;
3418afba:	e108      	b.n	3418b1ce <RCCEx_GetUSARTCLKFreq+0x42a>
      usart_frequency = RCCEx_GetPCLK2Freq(RCCEx_GetHCLKFreq(HAL_RCC_GetSysClockFreq()));
3418afbc:	f7f7 ff7a 	bl	34182eb4 <HAL_RCC_GetSysClockFreq>
3418afc0:	4603      	mov	r3, r0
3418afc2:	4618      	mov	r0, r3
3418afc4:	f7fc ff1a 	bl	34187dfc <RCCEx_GetHCLKFreq>
3418afc8:	4603      	mov	r3, r0
3418afca:	4618      	mov	r0, r3
3418afcc:	f7fc ff37 	bl	34187e3e <RCCEx_GetPCLK2Freq>
3418afd0:	60f8      	str	r0, [r7, #12]
      break;
3418afd2:	e107      	b.n	3418b1e4 <RCCEx_GetUSARTCLKFreq+0x440>
      usart_frequency = RCCEx_GetPCLK1Freq(RCCEx_GetHCLKFreq(HAL_RCC_GetSysClockFreq()));
3418afd4:	f7f7 ff6e 	bl	34182eb4 <HAL_RCC_GetSysClockFreq>
3418afd8:	4603      	mov	r3, r0
3418afda:	4618      	mov	r0, r3
3418afdc:	f7fc ff0e 	bl	34187dfc <RCCEx_GetHCLKFreq>
3418afe0:	4603      	mov	r3, r0
3418afe2:	4618      	mov	r0, r3
3418afe4:	f7fc ff1b 	bl	34187e1e <RCCEx_GetPCLK1Freq>
3418afe8:	60f8      	str	r0, [r7, #12]
      break;
3418afea:	e0fb      	b.n	3418b1e4 <RCCEx_GetUSARTCLKFreq+0x440>
      usart_frequency = RCCEx_GetCLKPCLKFreq(LL_RCC_CLKP_CLKSOURCE);
3418afec:	2007      	movs	r0, #7
3418afee:	f7fd f9f1 	bl	341883d4 <RCCEx_GetCLKPCLKFreq>
3418aff2:	60f8      	str	r0, [r7, #12]
      break;
3418aff4:	e0f6      	b.n	3418b1e4 <RCCEx_GetUSARTCLKFreq+0x440>
      if (LL_RCC_IC9_IsEnabled() != 0U)
3418aff6:	f7f9 fb95 	bl	34184724 <LL_RCC_IC9_IsEnabled>
3418affa:	4603      	mov	r3, r0
3418affc:	2b00      	cmp	r3, #0
3418affe:	f000 80e8 	beq.w	3418b1d2 <RCCEx_GetUSARTCLKFreq+0x42e>
        ic_divider = LL_RCC_IC9_GetDivider();
3418b002:	f7f9 fbb1 	bl	34184768 <LL_RCC_IC9_GetDivider>
3418b006:	60b8      	str	r0, [r7, #8]
        switch (LL_RCC_IC9_GetSource())
3418b008:	f7f9 fba0 	bl	3418474c <LL_RCC_IC9_GetSource>
3418b00c:	4603      	mov	r3, r0
3418b00e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418b012:	d06f      	beq.n	3418b0f4 <RCCEx_GetUSARTCLKFreq+0x350>
3418b014:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418b018:	d875      	bhi.n	3418b106 <RCCEx_GetUSARTCLKFreq+0x362>
3418b01a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418b01e:	d060      	beq.n	3418b0e2 <RCCEx_GetUSARTCLKFreq+0x33e>
3418b020:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418b024:	d86f      	bhi.n	3418b106 <RCCEx_GetUSARTCLKFreq+0x362>
3418b026:	2b00      	cmp	r3, #0
3418b028:	d003      	beq.n	3418b032 <RCCEx_GetUSARTCLKFreq+0x28e>
3418b02a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3418b02e:	d04f      	beq.n	3418b0d0 <RCCEx_GetUSARTCLKFreq+0x32c>
            break;
3418b030:	e069      	b.n	3418b106 <RCCEx_GetUSARTCLKFreq+0x362>
            usart_frequency = HAL_RCCEx_GetPLL1CLKFreq();
3418b032:	f7fc fdcb 	bl	34187bcc <HAL_RCCEx_GetPLL1CLKFreq>
3418b036:	60f8      	str	r0, [r7, #12]
            usart_frequency = usart_frequency / ic_divider;
3418b038:	68fa      	ldr	r2, [r7, #12]
3418b03a:	68bb      	ldr	r3, [r7, #8]
3418b03c:	fbb2 f3f3 	udiv	r3, r2, r3
3418b040:	60fb      	str	r3, [r7, #12]
            break;
3418b042:	e061      	b.n	3418b108 <RCCEx_GetUSARTCLKFreq+0x364>
3418b044:	07061430 	.word	0x07061430
3418b048:	07060830 	.word	0x07060830
3418b04c:	07060434 	.word	0x07060434
3418b050:	07060430 	.word	0x07060430
3418b054:	07060030 	.word	0x07060030
3418b058:	07051430 	.word	0x07051430
3418b05c:	07050830 	.word	0x07050830
3418b060:	07050434 	.word	0x07050434
3418b064:	07050430 	.word	0x07050430
3418b068:	07050030 	.word	0x07050030
3418b06c:	07041430 	.word	0x07041430
3418b070:	07040830 	.word	0x07040830
3418b074:	07040434 	.word	0x07040434
3418b078:	07040430 	.word	0x07040430
3418b07c:	07040030 	.word	0x07040030
3418b080:	07031430 	.word	0x07031430
3418b084:	07030830 	.word	0x07030830
3418b088:	07030434 	.word	0x07030434
3418b08c:	07030430 	.word	0x07030430
3418b090:	07030030 	.word	0x07030030
3418b094:	07021430 	.word	0x07021430
3418b098:	07020830 	.word	0x07020830
3418b09c:	07020434 	.word	0x07020434
3418b0a0:	07020430 	.word	0x07020430
3418b0a4:	07020030 	.word	0x07020030
3418b0a8:	07011430 	.word	0x07011430
3418b0ac:	07010830 	.word	0x07010830
3418b0b0:	07010434 	.word	0x07010434
3418b0b4:	07010430 	.word	0x07010430
3418b0b8:	07010030 	.word	0x07010030
3418b0bc:	07001430 	.word	0x07001430
3418b0c0:	07000830 	.word	0x07000830
3418b0c4:	07000434 	.word	0x07000434
3418b0c8:	07000030 	.word	0x07000030
3418b0cc:	07000430 	.word	0x07000430
            usart_frequency = HAL_RCCEx_GetPLL2CLKFreq();
3418b0d0:	f7fc fdc2 	bl	34187c58 <HAL_RCCEx_GetPLL2CLKFreq>
3418b0d4:	60f8      	str	r0, [r7, #12]
            usart_frequency = usart_frequency / ic_divider;
3418b0d6:	68fa      	ldr	r2, [r7, #12]
3418b0d8:	68bb      	ldr	r3, [r7, #8]
3418b0da:	fbb2 f3f3 	udiv	r3, r2, r3
3418b0de:	60fb      	str	r3, [r7, #12]
            break;
3418b0e0:	e012      	b.n	3418b108 <RCCEx_GetUSARTCLKFreq+0x364>
            usart_frequency = HAL_RCCEx_GetPLL3CLKFreq();
3418b0e2:	f7fc fdff 	bl	34187ce4 <HAL_RCCEx_GetPLL3CLKFreq>
3418b0e6:	60f8      	str	r0, [r7, #12]
            usart_frequency = usart_frequency / ic_divider;
3418b0e8:	68fa      	ldr	r2, [r7, #12]
3418b0ea:	68bb      	ldr	r3, [r7, #8]
3418b0ec:	fbb2 f3f3 	udiv	r3, r2, r3
3418b0f0:	60fb      	str	r3, [r7, #12]
            break;
3418b0f2:	e009      	b.n	3418b108 <RCCEx_GetUSARTCLKFreq+0x364>
            usart_frequency = HAL_RCCEx_GetPLL4CLKFreq();
3418b0f4:	f7fc fe3c 	bl	34187d70 <HAL_RCCEx_GetPLL4CLKFreq>
3418b0f8:	60f8      	str	r0, [r7, #12]
            usart_frequency = usart_frequency / ic_divider;
3418b0fa:	68fa      	ldr	r2, [r7, #12]
3418b0fc:	68bb      	ldr	r3, [r7, #8]
3418b0fe:	fbb2 f3f3 	udiv	r3, r2, r3
3418b102:	60fb      	str	r3, [r7, #12]
            break;
3418b104:	e000      	b.n	3418b108 <RCCEx_GetUSARTCLKFreq+0x364>
            break;
3418b106:	bf00      	nop
      break;
3418b108:	e063      	b.n	3418b1d2 <RCCEx_GetUSARTCLKFreq+0x42e>
      if (LL_RCC_IC14_IsEnabled() != 0U)
3418b10a:	f7f9 fc0b 	bl	34184924 <LL_RCC_IC14_IsEnabled>
3418b10e:	4603      	mov	r3, r0
3418b110:	2b00      	cmp	r3, #0
3418b112:	d060      	beq.n	3418b1d6 <RCCEx_GetUSARTCLKFreq+0x432>
        ic_divider = LL_RCC_IC14_GetDivider();
3418b114:	f7f9 fc28 	bl	34184968 <LL_RCC_IC14_GetDivider>
3418b118:	60b8      	str	r0, [r7, #8]
        switch (LL_RCC_IC14_GetSource())
3418b11a:	f7f9 fc17 	bl	3418494c <LL_RCC_IC14_GetSource>
3418b11e:	4603      	mov	r3, r0
3418b120:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418b124:	d029      	beq.n	3418b17a <RCCEx_GetUSARTCLKFreq+0x3d6>
3418b126:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418b12a:	d82f      	bhi.n	3418b18c <RCCEx_GetUSARTCLKFreq+0x3e8>
3418b12c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418b130:	d01a      	beq.n	3418b168 <RCCEx_GetUSARTCLKFreq+0x3c4>
3418b132:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418b136:	d829      	bhi.n	3418b18c <RCCEx_GetUSARTCLKFreq+0x3e8>
3418b138:	2b00      	cmp	r3, #0
3418b13a:	d003      	beq.n	3418b144 <RCCEx_GetUSARTCLKFreq+0x3a0>
3418b13c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3418b140:	d009      	beq.n	3418b156 <RCCEx_GetUSARTCLKFreq+0x3b2>
            break;
3418b142:	e023      	b.n	3418b18c <RCCEx_GetUSARTCLKFreq+0x3e8>
            usart_frequency = HAL_RCCEx_GetPLL1CLKFreq();
3418b144:	f7fc fd42 	bl	34187bcc <HAL_RCCEx_GetPLL1CLKFreq>
3418b148:	60f8      	str	r0, [r7, #12]
            usart_frequency = usart_frequency / ic_divider;
3418b14a:	68fa      	ldr	r2, [r7, #12]
3418b14c:	68bb      	ldr	r3, [r7, #8]
3418b14e:	fbb2 f3f3 	udiv	r3, r2, r3
3418b152:	60fb      	str	r3, [r7, #12]
            break;
3418b154:	e01b      	b.n	3418b18e <RCCEx_GetUSARTCLKFreq+0x3ea>
            usart_frequency = HAL_RCCEx_GetPLL2CLKFreq();
3418b156:	f7fc fd7f 	bl	34187c58 <HAL_RCCEx_GetPLL2CLKFreq>
3418b15a:	60f8      	str	r0, [r7, #12]
            usart_frequency = usart_frequency / ic_divider;
3418b15c:	68fa      	ldr	r2, [r7, #12]
3418b15e:	68bb      	ldr	r3, [r7, #8]
3418b160:	fbb2 f3f3 	udiv	r3, r2, r3
3418b164:	60fb      	str	r3, [r7, #12]
            break;
3418b166:	e012      	b.n	3418b18e <RCCEx_GetUSARTCLKFreq+0x3ea>
            usart_frequency = HAL_RCCEx_GetPLL3CLKFreq();
3418b168:	f7fc fdbc 	bl	34187ce4 <HAL_RCCEx_GetPLL3CLKFreq>
3418b16c:	60f8      	str	r0, [r7, #12]
            usart_frequency = usart_frequency / ic_divider;
3418b16e:	68fa      	ldr	r2, [r7, #12]
3418b170:	68bb      	ldr	r3, [r7, #8]
3418b172:	fbb2 f3f3 	udiv	r3, r2, r3
3418b176:	60fb      	str	r3, [r7, #12]
            break;
3418b178:	e009      	b.n	3418b18e <RCCEx_GetUSARTCLKFreq+0x3ea>
            usart_frequency = HAL_RCCEx_GetPLL4CLKFreq();
3418b17a:	f7fc fdf9 	bl	34187d70 <HAL_RCCEx_GetPLL4CLKFreq>
3418b17e:	60f8      	str	r0, [r7, #12]
            usart_frequency = usart_frequency / ic_divider;
3418b180:	68fa      	ldr	r2, [r7, #12]
3418b182:	68bb      	ldr	r3, [r7, #8]
3418b184:	fbb2 f3f3 	udiv	r3, r2, r3
3418b188:	60fb      	str	r3, [r7, #12]
            break;
3418b18a:	e000      	b.n	3418b18e <RCCEx_GetUSARTCLKFreq+0x3ea>
            break;
3418b18c:	bf00      	nop
      break;
3418b18e:	e022      	b.n	3418b1d6 <RCCEx_GetUSARTCLKFreq+0x432>
      if (LL_RCC_HSI_IsReady() != 0U)
3418b190:	f7f8 faa4 	bl	341836dc <LL_RCC_HSI_IsReady>
3418b194:	4603      	mov	r3, r0
3418b196:	2b00      	cmp	r3, #0
3418b198:	d01f      	beq.n	3418b1da <RCCEx_GetUSARTCLKFreq+0x436>
        usart_frequency = HSI_VALUE >> (LL_RCC_HSI_GetDivider() >> RCC_HSICFGR_HSIDIV_Pos);
3418b19a:	f7f8 fab1 	bl	34183700 <LL_RCC_HSI_GetDivider>
3418b19e:	4603      	mov	r3, r0
3418b1a0:	09db      	lsrs	r3, r3, #7
3418b1a2:	4a13      	ldr	r2, [pc, #76]	@ (3418b1f0 <RCCEx_GetUSARTCLKFreq+0x44c>)
3418b1a4:	fa22 f303 	lsr.w	r3, r2, r3
3418b1a8:	60fb      	str	r3, [r7, #12]
      break;
3418b1aa:	e016      	b.n	3418b1da <RCCEx_GetUSARTCLKFreq+0x436>
      if (LL_RCC_MSI_IsReady() != 0U)
3418b1ac:	f7f8 fab6 	bl	3418371c <LL_RCC_MSI_IsReady>
3418b1b0:	4603      	mov	r3, r0
3418b1b2:	2b00      	cmp	r3, #0
3418b1b4:	d013      	beq.n	3418b1de <RCCEx_GetUSARTCLKFreq+0x43a>
        usart_frequency = MSI_VALUE;
3418b1b6:	4b0f      	ldr	r3, [pc, #60]	@ (3418b1f4 <RCCEx_GetUSARTCLKFreq+0x450>)
3418b1b8:	60fb      	str	r3, [r7, #12]
      break;
3418b1ba:	e010      	b.n	3418b1de <RCCEx_GetUSARTCLKFreq+0x43a>
      if (LL_RCC_LSE_IsReady() != 0U)
3418b1bc:	f7f8 face 	bl	3418375c <LL_RCC_LSE_IsReady>
3418b1c0:	4603      	mov	r3, r0
3418b1c2:	2b00      	cmp	r3, #0
3418b1c4:	d00d      	beq.n	3418b1e2 <RCCEx_GetUSARTCLKFreq+0x43e>
        usart_frequency = LSE_VALUE;
3418b1c6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
3418b1ca:	60fb      	str	r3, [r7, #12]
      break;
3418b1cc:	e009      	b.n	3418b1e2 <RCCEx_GetUSARTCLKFreq+0x43e>
      break;
3418b1ce:	bf00      	nop
3418b1d0:	e008      	b.n	3418b1e4 <RCCEx_GetUSARTCLKFreq+0x440>
      break;
3418b1d2:	bf00      	nop
3418b1d4:	e006      	b.n	3418b1e4 <RCCEx_GetUSARTCLKFreq+0x440>
      break;
3418b1d6:	bf00      	nop
3418b1d8:	e004      	b.n	3418b1e4 <RCCEx_GetUSARTCLKFreq+0x440>
      break;
3418b1da:	bf00      	nop
3418b1dc:	e002      	b.n	3418b1e4 <RCCEx_GetUSARTCLKFreq+0x440>
      break;
3418b1de:	bf00      	nop
3418b1e0:	e000      	b.n	3418b1e4 <RCCEx_GetUSARTCLKFreq+0x440>
      break;
3418b1e2:	bf00      	nop
  }

  return usart_frequency;
3418b1e4:	68fb      	ldr	r3, [r7, #12]
}
3418b1e6:	4618      	mov	r0, r3
3418b1e8:	3710      	adds	r7, #16
3418b1ea:	46bd      	mov	sp, r7
3418b1ec:	bd80      	pop	{r7, pc}
3418b1ee:	bf00      	nop
3418b1f0:	03d09000 	.word	0x03d09000
3418b1f4:	003d0900 	.word	0x003d0900

3418b1f8 <RCCEx_GetOTGPHYCLKFreq>:
  *         @arg @ref RCCEx_USB_OTGHS2_Clock_Source
  * @retval OTGPHY clock frequency (in Hz)
  *         - @ref  RCC_PERIPH_FREQUENCY_NO indicates that oscillator is not ready or Disabled
  */
static uint32_t RCCEx_GetOTGPHYCLKFreq(uint32_t OTGPHYxSource)
{
3418b1f8:	b580      	push	{r7, lr}
3418b1fa:	b084      	sub	sp, #16
3418b1fc:	af00      	add	r7, sp, #0
3418b1fe:	6078      	str	r0, [r7, #4]
  uint32_t usb_frequency = RCC_PERIPH_FREQUENCY_NO;
3418b200:	2300      	movs	r3, #0
3418b202:	60fb      	str	r3, [r7, #12]

  switch (LL_RCC_GetUSBClockSource(OTGPHYxSource))
3418b204:	6878      	ldr	r0, [r7, #4]
3418b206:	f7f8 fe69 	bl	34183edc <LL_RCC_GetUSBClockSource>
3418b20a:	4603      	mov	r3, r0
3418b20c:	4a4b      	ldr	r2, [pc, #300]	@ (3418b33c <RCCEx_GetOTGPHYCLKFreq+0x144>)
3418b20e:	4293      	cmp	r3, r2
3418b210:	d035      	beq.n	3418b27e <RCCEx_GetOTGPHYCLKFreq+0x86>
3418b212:	4a4a      	ldr	r2, [pc, #296]	@ (3418b33c <RCCEx_GetOTGPHYCLKFreq+0x144>)
3418b214:	4293      	cmp	r3, r2
3418b216:	f200 8085 	bhi.w	3418b324 <RCCEx_GetOTGPHYCLKFreq+0x12c>
3418b21a:	4a49      	ldr	r2, [pc, #292]	@ (3418b340 <RCCEx_GetOTGPHYCLKFreq+0x148>)
3418b21c:	4293      	cmp	r3, r2
3418b21e:	d02e      	beq.n	3418b27e <RCCEx_GetOTGPHYCLKFreq+0x86>
3418b220:	4a47      	ldr	r2, [pc, #284]	@ (3418b340 <RCCEx_GetOTGPHYCLKFreq+0x148>)
3418b222:	4293      	cmp	r3, r2
3418b224:	d87e      	bhi.n	3418b324 <RCCEx_GetOTGPHYCLKFreq+0x12c>
3418b226:	4a47      	ldr	r2, [pc, #284]	@ (3418b344 <RCCEx_GetOTGPHYCLKFreq+0x14c>)
3418b228:	4293      	cmp	r3, r2
3418b22a:	d038      	beq.n	3418b29e <RCCEx_GetOTGPHYCLKFreq+0xa6>
3418b22c:	4a45      	ldr	r2, [pc, #276]	@ (3418b344 <RCCEx_GetOTGPHYCLKFreq+0x14c>)
3418b22e:	4293      	cmp	r3, r2
3418b230:	d878      	bhi.n	3418b324 <RCCEx_GetOTGPHYCLKFreq+0x12c>
3418b232:	4a45      	ldr	r2, [pc, #276]	@ (3418b348 <RCCEx_GetOTGPHYCLKFreq+0x150>)
3418b234:	4293      	cmp	r3, r2
3418b236:	d032      	beq.n	3418b29e <RCCEx_GetOTGPHYCLKFreq+0xa6>
3418b238:	4a43      	ldr	r2, [pc, #268]	@ (3418b348 <RCCEx_GetOTGPHYCLKFreq+0x150>)
3418b23a:	4293      	cmp	r3, r2
3418b23c:	d872      	bhi.n	3418b324 <RCCEx_GetOTGPHYCLKFreq+0x12c>
3418b23e:	4a43      	ldr	r2, [pc, #268]	@ (3418b34c <RCCEx_GetOTGPHYCLKFreq+0x154>)
3418b240:	4293      	cmp	r3, r2
3418b242:	d00f      	beq.n	3418b264 <RCCEx_GetOTGPHYCLKFreq+0x6c>
3418b244:	4a41      	ldr	r2, [pc, #260]	@ (3418b34c <RCCEx_GetOTGPHYCLKFreq+0x154>)
3418b246:	4293      	cmp	r3, r2
3418b248:	d86c      	bhi.n	3418b324 <RCCEx_GetOTGPHYCLKFreq+0x12c>
3418b24a:	4a41      	ldr	r2, [pc, #260]	@ (3418b350 <RCCEx_GetOTGPHYCLKFreq+0x158>)
3418b24c:	4293      	cmp	r3, r2
3418b24e:	d009      	beq.n	3418b264 <RCCEx_GetOTGPHYCLKFreq+0x6c>
3418b250:	4a3f      	ldr	r2, [pc, #252]	@ (3418b350 <RCCEx_GetOTGPHYCLKFreq+0x158>)
3418b252:	4293      	cmp	r3, r2
3418b254:	d866      	bhi.n	3418b324 <RCCEx_GetOTGPHYCLKFreq+0x12c>
3418b256:	4a3f      	ldr	r2, [pc, #252]	@ (3418b354 <RCCEx_GetOTGPHYCLKFreq+0x15c>)
3418b258:	4293      	cmp	r3, r2
3418b25a:	d008      	beq.n	3418b26e <RCCEx_GetOTGPHYCLKFreq+0x76>
3418b25c:	4a3e      	ldr	r2, [pc, #248]	@ (3418b358 <RCCEx_GetOTGPHYCLKFreq+0x160>)
3418b25e:	4293      	cmp	r3, r2
3418b260:	d005      	beq.n	3418b26e <RCCEx_GetOTGPHYCLKFreq+0x76>
      }
      break;

    default:
      /* Unexpected case */
      break;
3418b262:	e05f      	b.n	3418b324 <RCCEx_GetOTGPHYCLKFreq+0x12c>
      usb_frequency = RCCEx_GetCLKPCLKFreq(LL_RCC_CLKP_CLKSOURCE);
3418b264:	2007      	movs	r0, #7
3418b266:	f7fd f8b5 	bl	341883d4 <RCCEx_GetCLKPCLKFreq>
3418b26a:	60f8      	str	r0, [r7, #12]
      break;
3418b26c:	e061      	b.n	3418b332 <RCCEx_GetOTGPHYCLKFreq+0x13a>
      if (LL_RCC_HSE_IsReady() != 0U)
3418b26e:	f7f8 fa23 	bl	341836b8 <LL_RCC_HSE_IsReady>
3418b272:	4603      	mov	r3, r0
3418b274:	2b00      	cmp	r3, #0
3418b276:	d057      	beq.n	3418b328 <RCCEx_GetOTGPHYCLKFreq+0x130>
        usb_frequency = HSE_VALUE / 2U;
3418b278:	4b38      	ldr	r3, [pc, #224]	@ (3418b35c <RCCEx_GetOTGPHYCLKFreq+0x164>)
3418b27a:	60fb      	str	r3, [r7, #12]
      break;
3418b27c:	e054      	b.n	3418b328 <RCCEx_GetOTGPHYCLKFreq+0x130>
      if (LL_RCC_HSE_IsReady() != 0U)
3418b27e:	f7f8 fa1b 	bl	341836b8 <LL_RCC_HSE_IsReady>
3418b282:	4603      	mov	r3, r0
3418b284:	2b00      	cmp	r3, #0
3418b286:	d051      	beq.n	3418b32c <RCCEx_GetOTGPHYCLKFreq+0x134>
        if (LL_RCC_HSE_IsSelectedHSEDiv2AsDiv2Clock() == 0UL)
3418b288:	f7f8 fa04 	bl	34183694 <LL_RCC_HSE_IsSelectedHSEDiv2AsDiv2Clock>
3418b28c:	4603      	mov	r3, r0
3418b28e:	2b00      	cmp	r3, #0
3418b290:	d102      	bne.n	3418b298 <RCCEx_GetOTGPHYCLKFreq+0xa0>
          usb_frequency = HSE_VALUE;
3418b292:	4b33      	ldr	r3, [pc, #204]	@ (3418b360 <RCCEx_GetOTGPHYCLKFreq+0x168>)
3418b294:	60fb      	str	r3, [r7, #12]
      break;
3418b296:	e049      	b.n	3418b32c <RCCEx_GetOTGPHYCLKFreq+0x134>
          usb_frequency = HSE_VALUE / 2U;
3418b298:	4b30      	ldr	r3, [pc, #192]	@ (3418b35c <RCCEx_GetOTGPHYCLKFreq+0x164>)
3418b29a:	60fb      	str	r3, [r7, #12]
      break;
3418b29c:	e046      	b.n	3418b32c <RCCEx_GetOTGPHYCLKFreq+0x134>
      if (LL_RCC_IC15_IsEnabled() != 0U)
3418b29e:	f7f9 fb81 	bl	341849a4 <LL_RCC_IC15_IsEnabled>
3418b2a2:	4603      	mov	r3, r0
3418b2a4:	2b00      	cmp	r3, #0
3418b2a6:	d043      	beq.n	3418b330 <RCCEx_GetOTGPHYCLKFreq+0x138>
        uint32_t ic_divider = LL_RCC_IC15_GetDivider();
3418b2a8:	f7f9 fb9e 	bl	341849e8 <LL_RCC_IC15_GetDivider>
3418b2ac:	60b8      	str	r0, [r7, #8]
        switch (LL_RCC_IC15_GetSource())
3418b2ae:	f7f9 fb8d 	bl	341849cc <LL_RCC_IC15_GetSource>
3418b2b2:	4603      	mov	r3, r0
3418b2b4:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418b2b8:	d029      	beq.n	3418b30e <RCCEx_GetOTGPHYCLKFreq+0x116>
3418b2ba:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418b2be:	d82f      	bhi.n	3418b320 <RCCEx_GetOTGPHYCLKFreq+0x128>
3418b2c0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418b2c4:	d01a      	beq.n	3418b2fc <RCCEx_GetOTGPHYCLKFreq+0x104>
3418b2c6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418b2ca:	d829      	bhi.n	3418b320 <RCCEx_GetOTGPHYCLKFreq+0x128>
3418b2cc:	2b00      	cmp	r3, #0
3418b2ce:	d003      	beq.n	3418b2d8 <RCCEx_GetOTGPHYCLKFreq+0xe0>
3418b2d0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3418b2d4:	d009      	beq.n	3418b2ea <RCCEx_GetOTGPHYCLKFreq+0xf2>
            break;
3418b2d6:	e023      	b.n	3418b320 <RCCEx_GetOTGPHYCLKFreq+0x128>
            usb_frequency = HAL_RCCEx_GetPLL1CLKFreq();
3418b2d8:	f7fc fc78 	bl	34187bcc <HAL_RCCEx_GetPLL1CLKFreq>
3418b2dc:	60f8      	str	r0, [r7, #12]
            usb_frequency = usb_frequency / ic_divider;
3418b2de:	68fa      	ldr	r2, [r7, #12]
3418b2e0:	68bb      	ldr	r3, [r7, #8]
3418b2e2:	fbb2 f3f3 	udiv	r3, r2, r3
3418b2e6:	60fb      	str	r3, [r7, #12]
            break;
3418b2e8:	e01b      	b.n	3418b322 <RCCEx_GetOTGPHYCLKFreq+0x12a>
            usb_frequency = HAL_RCCEx_GetPLL2CLKFreq();
3418b2ea:	f7fc fcb5 	bl	34187c58 <HAL_RCCEx_GetPLL2CLKFreq>
3418b2ee:	60f8      	str	r0, [r7, #12]
            usb_frequency = usb_frequency / ic_divider;
3418b2f0:	68fa      	ldr	r2, [r7, #12]
3418b2f2:	68bb      	ldr	r3, [r7, #8]
3418b2f4:	fbb2 f3f3 	udiv	r3, r2, r3
3418b2f8:	60fb      	str	r3, [r7, #12]
            break;
3418b2fa:	e012      	b.n	3418b322 <RCCEx_GetOTGPHYCLKFreq+0x12a>
            usb_frequency = HAL_RCCEx_GetPLL3CLKFreq();
3418b2fc:	f7fc fcf2 	bl	34187ce4 <HAL_RCCEx_GetPLL3CLKFreq>
3418b300:	60f8      	str	r0, [r7, #12]
            usb_frequency = usb_frequency / ic_divider;
3418b302:	68fa      	ldr	r2, [r7, #12]
3418b304:	68bb      	ldr	r3, [r7, #8]
3418b306:	fbb2 f3f3 	udiv	r3, r2, r3
3418b30a:	60fb      	str	r3, [r7, #12]
            break;
3418b30c:	e009      	b.n	3418b322 <RCCEx_GetOTGPHYCLKFreq+0x12a>
            usb_frequency = HAL_RCCEx_GetPLL4CLKFreq();
3418b30e:	f7fc fd2f 	bl	34187d70 <HAL_RCCEx_GetPLL4CLKFreq>
3418b312:	60f8      	str	r0, [r7, #12]
            usb_frequency = usb_frequency / ic_divider;
3418b314:	68fa      	ldr	r2, [r7, #12]
3418b316:	68bb      	ldr	r3, [r7, #8]
3418b318:	fbb2 f3f3 	udiv	r3, r2, r3
3418b31c:	60fb      	str	r3, [r7, #12]
            break;
3418b31e:	e000      	b.n	3418b322 <RCCEx_GetOTGPHYCLKFreq+0x12a>
            break;
3418b320:	bf00      	nop
      break;
3418b322:	e005      	b.n	3418b330 <RCCEx_GetOTGPHYCLKFreq+0x138>
      break;
3418b324:	bf00      	nop
3418b326:	e004      	b.n	3418b332 <RCCEx_GetOTGPHYCLKFreq+0x13a>
      break;
3418b328:	bf00      	nop
3418b32a:	e002      	b.n	3418b332 <RCCEx_GetOTGPHYCLKFreq+0x13a>
      break;
3418b32c:	bf00      	nop
3418b32e:	e000      	b.n	3418b332 <RCCEx_GetOTGPHYCLKFreq+0x13a>
      break;
3418b330:	bf00      	nop
  }

  return usb_frequency;
3418b332:	68fb      	ldr	r3, [r7, #12]
}
3418b334:	4618      	mov	r0, r3
3418b336:	3710      	adds	r7, #16
3418b338:	46bd      	mov	sp, r7
3418b33a:	bd80      	pop	{r7, pc}
3418b33c:	03031414 	.word	0x03031414
3418b340:	03030c14 	.word	0x03030c14
3418b344:	03021414 	.word	0x03021414
3418b348:	03020c14 	.word	0x03020c14
3418b34c:	03011414 	.word	0x03011414
3418b350:	03010c14 	.word	0x03010c14
3418b354:	03000c14 	.word	0x03000c14
3418b358:	03001414 	.word	0x03001414
3418b35c:	016e3600 	.word	0x016e3600
3418b360:	02dc6c00 	.word	0x02dc6c00

3418b364 <RCCEx_GetOTGPHYCKREFCLKFreq>:
  *         @arg @ref RCCEx_USBPHY2_Clock_Source
  * @retval OTGPHYCKREF clock frequency (in Hz)
  *         - @ref  RCC_PERIPH_FREQUENCY_NO indicates that oscillator is not ready or Disabled
  */
static uint32_t RCCEx_GetOTGPHYCKREFCLKFreq(uint32_t OTGPHYxCKREFSource)
{
3418b364:	b580      	push	{r7, lr}
3418b366:	b084      	sub	sp, #16
3418b368:	af00      	add	r7, sp, #0
3418b36a:	6078      	str	r0, [r7, #4]
  uint32_t usb_frequency = RCC_PERIPH_FREQUENCY_NO;
3418b36c:	2300      	movs	r3, #0
3418b36e:	60fb      	str	r3, [r7, #12]

  switch (LL_RCC_GetUSBClockSource(OTGPHYxCKREFSource))
3418b370:	6878      	ldr	r0, [r7, #4]
3418b372:	f7f8 fdb3 	bl	34183edc <LL_RCC_GetUSBClockSource>
3418b376:	4603      	mov	r3, r0
3418b378:	4a1a      	ldr	r2, [pc, #104]	@ (3418b3e4 <RCCEx_GetOTGPHYCKREFCLKFreq+0x80>)
3418b37a:	4293      	cmp	r3, r2
3418b37c:	d00f      	beq.n	3418b39e <RCCEx_GetOTGPHYCKREFCLKFreq+0x3a>
3418b37e:	4a19      	ldr	r2, [pc, #100]	@ (3418b3e4 <RCCEx_GetOTGPHYCKREFCLKFreq+0x80>)
3418b380:	4293      	cmp	r3, r2
3418b382:	d826      	bhi.n	3418b3d2 <RCCEx_GetOTGPHYCKREFCLKFreq+0x6e>
3418b384:	4a18      	ldr	r2, [pc, #96]	@ (3418b3e8 <RCCEx_GetOTGPHYCKREFCLKFreq+0x84>)
3418b386:	4293      	cmp	r3, r2
3418b388:	d009      	beq.n	3418b39e <RCCEx_GetOTGPHYCKREFCLKFreq+0x3a>
3418b38a:	4a17      	ldr	r2, [pc, #92]	@ (3418b3e8 <RCCEx_GetOTGPHYCKREFCLKFreq+0x84>)
3418b38c:	4293      	cmp	r3, r2
3418b38e:	d820      	bhi.n	3418b3d2 <RCCEx_GetOTGPHYCKREFCLKFreq+0x6e>
3418b390:	4a16      	ldr	r2, [pc, #88]	@ (3418b3ec <RCCEx_GetOTGPHYCKREFCLKFreq+0x88>)
3418b392:	4293      	cmp	r3, r2
3418b394:	d013      	beq.n	3418b3be <RCCEx_GetOTGPHYCKREFCLKFreq+0x5a>
3418b396:	4a16      	ldr	r2, [pc, #88]	@ (3418b3f0 <RCCEx_GetOTGPHYCKREFCLKFreq+0x8c>)
3418b398:	4293      	cmp	r3, r2
3418b39a:	d015      	beq.n	3418b3c8 <RCCEx_GetOTGPHYCKREFCLKFreq+0x64>
      usb_frequency = RCCEx_GetOTGPHYCLKFreq(LL_RCC_OTGPHY2_CLKSOURCE);
      break;

    default:
      /* Unexpected case */
      break;
3418b39c:	e019      	b.n	3418b3d2 <RCCEx_GetOTGPHYCKREFCLKFreq+0x6e>
      if (LL_RCC_HSE_IsReady() != 0U)
3418b39e:	f7f8 f98b 	bl	341836b8 <LL_RCC_HSE_IsReady>
3418b3a2:	4603      	mov	r3, r0
3418b3a4:	2b00      	cmp	r3, #0
3418b3a6:	d016      	beq.n	3418b3d6 <RCCEx_GetOTGPHYCKREFCLKFreq+0x72>
        if (LL_RCC_HSE_IsSelectedHSEDiv2AsDiv2Clock() == 0UL)
3418b3a8:	f7f8 f974 	bl	34183694 <LL_RCC_HSE_IsSelectedHSEDiv2AsDiv2Clock>
3418b3ac:	4603      	mov	r3, r0
3418b3ae:	2b00      	cmp	r3, #0
3418b3b0:	d102      	bne.n	3418b3b8 <RCCEx_GetOTGPHYCKREFCLKFreq+0x54>
          usb_frequency = HSE_VALUE;
3418b3b2:	4b10      	ldr	r3, [pc, #64]	@ (3418b3f4 <RCCEx_GetOTGPHYCKREFCLKFreq+0x90>)
3418b3b4:	60fb      	str	r3, [r7, #12]
      break;
3418b3b6:	e00e      	b.n	3418b3d6 <RCCEx_GetOTGPHYCKREFCLKFreq+0x72>
          usb_frequency = HSE_VALUE / 2U;
3418b3b8:	4b0f      	ldr	r3, [pc, #60]	@ (3418b3f8 <RCCEx_GetOTGPHYCKREFCLKFreq+0x94>)
3418b3ba:	60fb      	str	r3, [r7, #12]
      break;
3418b3bc:	e00b      	b.n	3418b3d6 <RCCEx_GetOTGPHYCKREFCLKFreq+0x72>
      usb_frequency = RCCEx_GetOTGPHYCLKFreq(LL_RCC_OTGPHY1_CLKSOURCE);
3418b3be:	480f      	ldr	r0, [pc, #60]	@ (3418b3fc <RCCEx_GetOTGPHYCKREFCLKFreq+0x98>)
3418b3c0:	f7ff ff1a 	bl	3418b1f8 <RCCEx_GetOTGPHYCLKFreq>
3418b3c4:	60f8      	str	r0, [r7, #12]
      break;
3418b3c6:	e007      	b.n	3418b3d8 <RCCEx_GetOTGPHYCKREFCLKFreq+0x74>
      usb_frequency = RCCEx_GetOTGPHYCLKFreq(LL_RCC_OTGPHY2_CLKSOURCE);
3418b3c8:	480d      	ldr	r0, [pc, #52]	@ (3418b400 <RCCEx_GetOTGPHYCKREFCLKFreq+0x9c>)
3418b3ca:	f7ff ff15 	bl	3418b1f8 <RCCEx_GetOTGPHYCLKFreq>
3418b3ce:	60f8      	str	r0, [r7, #12]
      break;
3418b3d0:	e002      	b.n	3418b3d8 <RCCEx_GetOTGPHYCKREFCLKFreq+0x74>
      break;
3418b3d2:	bf00      	nop
3418b3d4:	e000      	b.n	3418b3d8 <RCCEx_GetOTGPHYCKREFCLKFreq+0x74>
      break;
3418b3d6:	bf00      	nop
  }

  return usb_frequency;
3418b3d8:	68fb      	ldr	r3, [r7, #12]
}
3418b3da:	4618      	mov	r0, r3
3418b3dc:	3710      	adds	r7, #16
3418b3de:	46bd      	mov	sp, r7
3418b3e0:	bd80      	pop	{r7, pc}
3418b3e2:	bf00      	nop
3418b3e4:	01011814 	.word	0x01011814
3418b3e8:	01011014 	.word	0x01011014
3418b3ec:	01001014 	.word	0x01001014
3418b3f0:	01001814 	.word	0x01001814
3418b3f4:	02dc6c00 	.word	0x02dc6c00
3418b3f8:	016e3600 	.word	0x016e3600
3418b3fc:	03000c14 	.word	0x03000c14
3418b400:	03001414 	.word	0x03001414

3418b404 <RCCEx_GetXSPICLKFreq>:
  * @retval XSPI clock frequency (in Hz)
  *         - @ref  RCC_PERIPH_FREQUENCY_NO indicates that oscillator is not ready
  */

static uint32_t RCCEx_GetXSPICLKFreq(uint32_t XSPIxSource)
{
3418b404:	b580      	push	{r7, lr}
3418b406:	b084      	sub	sp, #16
3418b408:	af00      	add	r7, sp, #0
3418b40a:	6078      	str	r0, [r7, #4]
  uint32_t xspi_frequency = RCC_PERIPH_FREQUENCY_NO;
3418b40c:	2300      	movs	r3, #0
3418b40e:	60fb      	str	r3, [r7, #12]
  uint32_t ic_divider;

  switch (LL_RCC_GetXSPIClockSource(XSPIxSource))
3418b410:	6878      	ldr	r0, [r7, #4]
3418b412:	f7f8 fd6f 	bl	34183ef4 <LL_RCC_GetXSPIClockSource>
3418b416:	4603      	mov	r3, r0
3418b418:	4a76      	ldr	r2, [pc, #472]	@ (3418b5f4 <RCCEx_GetXSPICLKFreq+0x1f0>)
3418b41a:	4293      	cmp	r3, r2
3418b41c:	f000 809d 	beq.w	3418b55a <RCCEx_GetXSPICLKFreq+0x156>
3418b420:	4a74      	ldr	r2, [pc, #464]	@ (3418b5f4 <RCCEx_GetXSPICLKFreq+0x1f0>)
3418b422:	4293      	cmp	r3, r2
3418b424:	f200 80dc 	bhi.w	3418b5e0 <RCCEx_GetXSPICLKFreq+0x1dc>
3418b428:	4a73      	ldr	r2, [pc, #460]	@ (3418b5f8 <RCCEx_GetXSPICLKFreq+0x1f4>)
3418b42a:	4293      	cmp	r3, r2
3418b42c:	f000 8095 	beq.w	3418b55a <RCCEx_GetXSPICLKFreq+0x156>
3418b430:	4a71      	ldr	r2, [pc, #452]	@ (3418b5f8 <RCCEx_GetXSPICLKFreq+0x1f4>)
3418b432:	4293      	cmp	r3, r2
3418b434:	f200 80d4 	bhi.w	3418b5e0 <RCCEx_GetXSPICLKFreq+0x1dc>
3418b438:	4a70      	ldr	r2, [pc, #448]	@ (3418b5fc <RCCEx_GetXSPICLKFreq+0x1f8>)
3418b43a:	4293      	cmp	r3, r2
3418b43c:	f000 808d 	beq.w	3418b55a <RCCEx_GetXSPICLKFreq+0x156>
3418b440:	4a6e      	ldr	r2, [pc, #440]	@ (3418b5fc <RCCEx_GetXSPICLKFreq+0x1f8>)
3418b442:	4293      	cmp	r3, r2
3418b444:	f200 80cc 	bhi.w	3418b5e0 <RCCEx_GetXSPICLKFreq+0x1dc>
3418b448:	4a6d      	ldr	r2, [pc, #436]	@ (3418b600 <RCCEx_GetXSPICLKFreq+0x1fc>)
3418b44a:	4293      	cmp	r3, r2
3418b44c:	d041      	beq.n	3418b4d2 <RCCEx_GetXSPICLKFreq+0xce>
3418b44e:	4a6c      	ldr	r2, [pc, #432]	@ (3418b600 <RCCEx_GetXSPICLKFreq+0x1fc>)
3418b450:	4293      	cmp	r3, r2
3418b452:	f200 80c5 	bhi.w	3418b5e0 <RCCEx_GetXSPICLKFreq+0x1dc>
3418b456:	4a6b      	ldr	r2, [pc, #428]	@ (3418b604 <RCCEx_GetXSPICLKFreq+0x200>)
3418b458:	4293      	cmp	r3, r2
3418b45a:	d03a      	beq.n	3418b4d2 <RCCEx_GetXSPICLKFreq+0xce>
3418b45c:	4a69      	ldr	r2, [pc, #420]	@ (3418b604 <RCCEx_GetXSPICLKFreq+0x200>)
3418b45e:	4293      	cmp	r3, r2
3418b460:	f200 80be 	bhi.w	3418b5e0 <RCCEx_GetXSPICLKFreq+0x1dc>
3418b464:	4a68      	ldr	r2, [pc, #416]	@ (3418b608 <RCCEx_GetXSPICLKFreq+0x204>)
3418b466:	4293      	cmp	r3, r2
3418b468:	d033      	beq.n	3418b4d2 <RCCEx_GetXSPICLKFreq+0xce>
3418b46a:	4a67      	ldr	r2, [pc, #412]	@ (3418b608 <RCCEx_GetXSPICLKFreq+0x204>)
3418b46c:	4293      	cmp	r3, r2
3418b46e:	f200 80b7 	bhi.w	3418b5e0 <RCCEx_GetXSPICLKFreq+0x1dc>
3418b472:	4a66      	ldr	r2, [pc, #408]	@ (3418b60c <RCCEx_GetXSPICLKFreq+0x208>)
3418b474:	4293      	cmp	r3, r2
3418b476:	d027      	beq.n	3418b4c8 <RCCEx_GetXSPICLKFreq+0xc4>
3418b478:	4a64      	ldr	r2, [pc, #400]	@ (3418b60c <RCCEx_GetXSPICLKFreq+0x208>)
3418b47a:	4293      	cmp	r3, r2
3418b47c:	f200 80b0 	bhi.w	3418b5e0 <RCCEx_GetXSPICLKFreq+0x1dc>
3418b480:	4a63      	ldr	r2, [pc, #396]	@ (3418b610 <RCCEx_GetXSPICLKFreq+0x20c>)
3418b482:	4293      	cmp	r3, r2
3418b484:	d020      	beq.n	3418b4c8 <RCCEx_GetXSPICLKFreq+0xc4>
3418b486:	4a62      	ldr	r2, [pc, #392]	@ (3418b610 <RCCEx_GetXSPICLKFreq+0x20c>)
3418b488:	4293      	cmp	r3, r2
3418b48a:	f200 80a9 	bhi.w	3418b5e0 <RCCEx_GetXSPICLKFreq+0x1dc>
3418b48e:	4a61      	ldr	r2, [pc, #388]	@ (3418b614 <RCCEx_GetXSPICLKFreq+0x210>)
3418b490:	4293      	cmp	r3, r2
3418b492:	d019      	beq.n	3418b4c8 <RCCEx_GetXSPICLKFreq+0xc4>
3418b494:	4a5f      	ldr	r2, [pc, #380]	@ (3418b614 <RCCEx_GetXSPICLKFreq+0x210>)
3418b496:	4293      	cmp	r3, r2
3418b498:	f200 80a2 	bhi.w	3418b5e0 <RCCEx_GetXSPICLKFreq+0x1dc>
3418b49c:	4a5e      	ldr	r2, [pc, #376]	@ (3418b618 <RCCEx_GetXSPICLKFreq+0x214>)
3418b49e:	4293      	cmp	r3, r2
3418b4a0:	d00a      	beq.n	3418b4b8 <RCCEx_GetXSPICLKFreq+0xb4>
3418b4a2:	4a5d      	ldr	r2, [pc, #372]	@ (3418b618 <RCCEx_GetXSPICLKFreq+0x214>)
3418b4a4:	4293      	cmp	r3, r2
3418b4a6:	f200 809b 	bhi.w	3418b5e0 <RCCEx_GetXSPICLKFreq+0x1dc>
3418b4aa:	4a5c      	ldr	r2, [pc, #368]	@ (3418b61c <RCCEx_GetXSPICLKFreq+0x218>)
3418b4ac:	4293      	cmp	r3, r2
3418b4ae:	d003      	beq.n	3418b4b8 <RCCEx_GetXSPICLKFreq+0xb4>
3418b4b0:	4a5b      	ldr	r2, [pc, #364]	@ (3418b620 <RCCEx_GetXSPICLKFreq+0x21c>)
3418b4b2:	4293      	cmp	r3, r2
3418b4b4:	f040 8094 	bne.w	3418b5e0 <RCCEx_GetXSPICLKFreq+0x1dc>
  {
    case LL_RCC_XSPI1_CLKSOURCE_HCLK:
    case LL_RCC_XSPI2_CLKSOURCE_HCLK:
    case LL_RCC_XSPI3_CLKSOURCE_HCLK:
      xspi_frequency = RCCEx_GetHCLKFreq(HAL_RCC_GetSysClockFreq());
3418b4b8:	f7f7 fcfc 	bl	34182eb4 <HAL_RCC_GetSysClockFreq>
3418b4bc:	4603      	mov	r3, r0
3418b4be:	4618      	mov	r0, r3
3418b4c0:	f7fc fc9c 	bl	34187dfc <RCCEx_GetHCLKFreq>
3418b4c4:	60f8      	str	r0, [r7, #12]
      break;
3418b4c6:	e090      	b.n	3418b5ea <RCCEx_GetXSPICLKFreq+0x1e6>

    case LL_RCC_XSPI1_CLKSOURCE_CLKP:
    case LL_RCC_XSPI2_CLKSOURCE_CLKP:
    case LL_RCC_XSPI3_CLKSOURCE_CLKP:
      xspi_frequency = RCCEx_GetCLKPCLKFreq(LL_RCC_CLKP_CLKSOURCE);
3418b4c8:	2007      	movs	r0, #7
3418b4ca:	f7fc ff83 	bl	341883d4 <RCCEx_GetCLKPCLKFreq>
3418b4ce:	60f8      	str	r0, [r7, #12]
      break;
3418b4d0:	e08b      	b.n	3418b5ea <RCCEx_GetXSPICLKFreq+0x1e6>

    case LL_RCC_XSPI1_CLKSOURCE_IC3:
    case LL_RCC_XSPI2_CLKSOURCE_IC3:
    case LL_RCC_XSPI3_CLKSOURCE_IC3:
      if (LL_RCC_IC3_IsEnabled() != 0U)
3418b4d2:	f7f8 ffe7 	bl	341844a4 <LL_RCC_IC3_IsEnabled>
3418b4d6:	4603      	mov	r3, r0
3418b4d8:	2b00      	cmp	r3, #0
3418b4da:	f000 8083 	beq.w	3418b5e4 <RCCEx_GetXSPICLKFreq+0x1e0>
      {
        ic_divider = LL_RCC_IC3_GetDivider();
3418b4de:	f7f9 f803 	bl	341844e8 <LL_RCC_IC3_GetDivider>
3418b4e2:	60b8      	str	r0, [r7, #8]
        switch (LL_RCC_IC3_GetSource())
3418b4e4:	f7f8 fff2 	bl	341844cc <LL_RCC_IC3_GetSource>
3418b4e8:	4603      	mov	r3, r0
3418b4ea:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418b4ee:	d029      	beq.n	3418b544 <RCCEx_GetXSPICLKFreq+0x140>
3418b4f0:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418b4f4:	d82f      	bhi.n	3418b556 <RCCEx_GetXSPICLKFreq+0x152>
3418b4f6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418b4fa:	d01a      	beq.n	3418b532 <RCCEx_GetXSPICLKFreq+0x12e>
3418b4fc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418b500:	d829      	bhi.n	3418b556 <RCCEx_GetXSPICLKFreq+0x152>
3418b502:	2b00      	cmp	r3, #0
3418b504:	d003      	beq.n	3418b50e <RCCEx_GetXSPICLKFreq+0x10a>
3418b506:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3418b50a:	d009      	beq.n	3418b520 <RCCEx_GetXSPICLKFreq+0x11c>
            xspi_frequency = HAL_RCCEx_GetPLL4CLKFreq();
            xspi_frequency = xspi_frequency / ic_divider;
            break;
          default:
            /* Unexpected case */
            break;
3418b50c:	e023      	b.n	3418b556 <RCCEx_GetXSPICLKFreq+0x152>
            xspi_frequency = HAL_RCCEx_GetPLL1CLKFreq();
3418b50e:	f7fc fb5d 	bl	34187bcc <HAL_RCCEx_GetPLL1CLKFreq>
3418b512:	60f8      	str	r0, [r7, #12]
            xspi_frequency = xspi_frequency / ic_divider;
3418b514:	68fa      	ldr	r2, [r7, #12]
3418b516:	68bb      	ldr	r3, [r7, #8]
3418b518:	fbb2 f3f3 	udiv	r3, r2, r3
3418b51c:	60fb      	str	r3, [r7, #12]
            break;
3418b51e:	e01b      	b.n	3418b558 <RCCEx_GetXSPICLKFreq+0x154>
            xspi_frequency = HAL_RCCEx_GetPLL2CLKFreq();
3418b520:	f7fc fb9a 	bl	34187c58 <HAL_RCCEx_GetPLL2CLKFreq>
3418b524:	60f8      	str	r0, [r7, #12]
            xspi_frequency = xspi_frequency / ic_divider;
3418b526:	68fa      	ldr	r2, [r7, #12]
3418b528:	68bb      	ldr	r3, [r7, #8]
3418b52a:	fbb2 f3f3 	udiv	r3, r2, r3
3418b52e:	60fb      	str	r3, [r7, #12]
            break;
3418b530:	e012      	b.n	3418b558 <RCCEx_GetXSPICLKFreq+0x154>
            xspi_frequency = HAL_RCCEx_GetPLL3CLKFreq();
3418b532:	f7fc fbd7 	bl	34187ce4 <HAL_RCCEx_GetPLL3CLKFreq>
3418b536:	60f8      	str	r0, [r7, #12]
            xspi_frequency = xspi_frequency / ic_divider;
3418b538:	68fa      	ldr	r2, [r7, #12]
3418b53a:	68bb      	ldr	r3, [r7, #8]
3418b53c:	fbb2 f3f3 	udiv	r3, r2, r3
3418b540:	60fb      	str	r3, [r7, #12]
            break;
3418b542:	e009      	b.n	3418b558 <RCCEx_GetXSPICLKFreq+0x154>
            xspi_frequency = HAL_RCCEx_GetPLL4CLKFreq();
3418b544:	f7fc fc14 	bl	34187d70 <HAL_RCCEx_GetPLL4CLKFreq>
3418b548:	60f8      	str	r0, [r7, #12]
            xspi_frequency = xspi_frequency / ic_divider;
3418b54a:	68fa      	ldr	r2, [r7, #12]
3418b54c:	68bb      	ldr	r3, [r7, #8]
3418b54e:	fbb2 f3f3 	udiv	r3, r2, r3
3418b552:	60fb      	str	r3, [r7, #12]
            break;
3418b554:	e000      	b.n	3418b558 <RCCEx_GetXSPICLKFreq+0x154>
            break;
3418b556:	bf00      	nop
        }
      }
      break;
3418b558:	e044      	b.n	3418b5e4 <RCCEx_GetXSPICLKFreq+0x1e0>

    case LL_RCC_XSPI1_CLKSOURCE_IC4:
    case LL_RCC_XSPI2_CLKSOURCE_IC4:
    case LL_RCC_XSPI3_CLKSOURCE_IC4:
      if (LL_RCC_IC4_IsEnabled() != 0U)
3418b55a:	f7f8 ffe3 	bl	34184524 <LL_RCC_IC4_IsEnabled>
3418b55e:	4603      	mov	r3, r0
3418b560:	2b00      	cmp	r3, #0
3418b562:	d041      	beq.n	3418b5e8 <RCCEx_GetXSPICLKFreq+0x1e4>
      {
        ic_divider = LL_RCC_IC4_GetDivider();
3418b564:	f7f9 f800 	bl	34184568 <LL_RCC_IC4_GetDivider>
3418b568:	60b8      	str	r0, [r7, #8]
        switch (LL_RCC_IC4_GetSource())
3418b56a:	f7f8 ffef 	bl	3418454c <LL_RCC_IC4_GetSource>
3418b56e:	4603      	mov	r3, r0
3418b570:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418b574:	d029      	beq.n	3418b5ca <RCCEx_GetXSPICLKFreq+0x1c6>
3418b576:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418b57a:	d82f      	bhi.n	3418b5dc <RCCEx_GetXSPICLKFreq+0x1d8>
3418b57c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418b580:	d01a      	beq.n	3418b5b8 <RCCEx_GetXSPICLKFreq+0x1b4>
3418b582:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418b586:	d829      	bhi.n	3418b5dc <RCCEx_GetXSPICLKFreq+0x1d8>
3418b588:	2b00      	cmp	r3, #0
3418b58a:	d003      	beq.n	3418b594 <RCCEx_GetXSPICLKFreq+0x190>
3418b58c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3418b590:	d009      	beq.n	3418b5a6 <RCCEx_GetXSPICLKFreq+0x1a2>
            xspi_frequency = HAL_RCCEx_GetPLL4CLKFreq();
            xspi_frequency = xspi_frequency / ic_divider;
            break;
          default:
            /* Unexpected case */
            break;
3418b592:	e023      	b.n	3418b5dc <RCCEx_GetXSPICLKFreq+0x1d8>
            xspi_frequency = HAL_RCCEx_GetPLL1CLKFreq();
3418b594:	f7fc fb1a 	bl	34187bcc <HAL_RCCEx_GetPLL1CLKFreq>
3418b598:	60f8      	str	r0, [r7, #12]
            xspi_frequency = xspi_frequency / ic_divider;
3418b59a:	68fa      	ldr	r2, [r7, #12]
3418b59c:	68bb      	ldr	r3, [r7, #8]
3418b59e:	fbb2 f3f3 	udiv	r3, r2, r3
3418b5a2:	60fb      	str	r3, [r7, #12]
            break;
3418b5a4:	e01b      	b.n	3418b5de <RCCEx_GetXSPICLKFreq+0x1da>
            xspi_frequency = HAL_RCCEx_GetPLL2CLKFreq();
3418b5a6:	f7fc fb57 	bl	34187c58 <HAL_RCCEx_GetPLL2CLKFreq>
3418b5aa:	60f8      	str	r0, [r7, #12]
            xspi_frequency = xspi_frequency / ic_divider;
3418b5ac:	68fa      	ldr	r2, [r7, #12]
3418b5ae:	68bb      	ldr	r3, [r7, #8]
3418b5b0:	fbb2 f3f3 	udiv	r3, r2, r3
3418b5b4:	60fb      	str	r3, [r7, #12]
            break;
3418b5b6:	e012      	b.n	3418b5de <RCCEx_GetXSPICLKFreq+0x1da>
            xspi_frequency = HAL_RCCEx_GetPLL3CLKFreq();
3418b5b8:	f7fc fb94 	bl	34187ce4 <HAL_RCCEx_GetPLL3CLKFreq>
3418b5bc:	60f8      	str	r0, [r7, #12]
            xspi_frequency = xspi_frequency / ic_divider;
3418b5be:	68fa      	ldr	r2, [r7, #12]
3418b5c0:	68bb      	ldr	r3, [r7, #8]
3418b5c2:	fbb2 f3f3 	udiv	r3, r2, r3
3418b5c6:	60fb      	str	r3, [r7, #12]
            break;
3418b5c8:	e009      	b.n	3418b5de <RCCEx_GetXSPICLKFreq+0x1da>
            xspi_frequency = HAL_RCCEx_GetPLL4CLKFreq();
3418b5ca:	f7fc fbd1 	bl	34187d70 <HAL_RCCEx_GetPLL4CLKFreq>
3418b5ce:	60f8      	str	r0, [r7, #12]
            xspi_frequency = xspi_frequency / ic_divider;
3418b5d0:	68fa      	ldr	r2, [r7, #12]
3418b5d2:	68bb      	ldr	r3, [r7, #8]
3418b5d4:	fbb2 f3f3 	udiv	r3, r2, r3
3418b5d8:	60fb      	str	r3, [r7, #12]
            break;
3418b5da:	e000      	b.n	3418b5de <RCCEx_GetXSPICLKFreq+0x1da>
            break;
3418b5dc:	bf00      	nop
        }
      }
      break;
3418b5de:	e003      	b.n	3418b5e8 <RCCEx_GetXSPICLKFreq+0x1e4>

    default:
      /* Nothing to do */
      break;
3418b5e0:	bf00      	nop
3418b5e2:	e002      	b.n	3418b5ea <RCCEx_GetXSPICLKFreq+0x1e6>
      break;
3418b5e4:	bf00      	nop
3418b5e6:	e000      	b.n	3418b5ea <RCCEx_GetXSPICLKFreq+0x1e6>
      break;
3418b5e8:	bf00      	nop
  }

  return xspi_frequency;
3418b5ea:	68fb      	ldr	r3, [r7, #12]
}
3418b5ec:	4618      	mov	r0, r3
3418b5ee:	3710      	adds	r7, #16
3418b5f0:	46bd      	mov	sp, r7
3418b5f2:	bd80      	pop	{r7, pc}
3418b5f4:	03030814 	.word	0x03030814
3418b5f8:	03030414 	.word	0x03030414
3418b5fc:	03030014 	.word	0x03030014
3418b600:	03020814 	.word	0x03020814
3418b604:	03020414 	.word	0x03020414
3418b608:	03020014 	.word	0x03020014
3418b60c:	03010814 	.word	0x03010814
3418b610:	03010414 	.word	0x03010414
3418b614:	03010014 	.word	0x03010014
3418b618:	03000814 	.word	0x03000814
3418b61c:	03000014 	.word	0x03000014
3418b620:	03000414 	.word	0x03000414

3418b624 <LL_AHB5_GRP1_IsEnabledClock>:
  *
  *         (*) value not defined in all devices.
  * @retval uint32_t
  */
__STATIC_INLINE uint32_t LL_AHB5_GRP1_IsEnabledClock(uint32_t Periphs)
{
3418b624:	b480      	push	{r7}
3418b626:	b083      	sub	sp, #12
3418b628:	af00      	add	r7, sp, #0
3418b62a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(RCC->AHB5ENR, Periphs) == Periphs) ? 1UL : 0UL);
3418b62c:	4b08      	ldr	r3, [pc, #32]	@ (3418b650 <LL_AHB5_GRP1_IsEnabledClock+0x2c>)
3418b62e:	f8d3 2260 	ldr.w	r2, [r3, #608]	@ 0x260
3418b632:	687b      	ldr	r3, [r7, #4]
3418b634:	4013      	ands	r3, r2
3418b636:	687a      	ldr	r2, [r7, #4]
3418b638:	429a      	cmp	r2, r3
3418b63a:	d101      	bne.n	3418b640 <LL_AHB5_GRP1_IsEnabledClock+0x1c>
3418b63c:	2301      	movs	r3, #1
3418b63e:	e000      	b.n	3418b642 <LL_AHB5_GRP1_IsEnabledClock+0x1e>
3418b640:	2300      	movs	r3, #0
}
3418b642:	4618      	mov	r0, r3
3418b644:	370c      	adds	r7, #12
3418b646:	46bd      	mov	sp, r7
3418b648:	f85d 7b04 	ldr.w	r7, [sp], #4
3418b64c:	4770      	bx	lr
3418b64e:	bf00      	nop
3418b650:	56028000 	.word	0x56028000

3418b654 <HAL_XSPI_Init>:
  *         in the XSPI_InitTypeDef and initialize the associated handle.
  * @param  hxspi : XSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_XSPI_Init(XSPI_HandleTypeDef *hxspi)
{
3418b654:	b580      	push	{r7, lr}
3418b656:	b086      	sub	sp, #24
3418b658:	af02      	add	r7, sp, #8
3418b65a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
3418b65c:	2300      	movs	r3, #0
3418b65e:	73fb      	strb	r3, [r7, #15]
  uint32_t tickstart = HAL_GetTick();
3418b660:	f001 f936 	bl	3418c8d0 <HAL_GetTick>
3418b664:	60b8      	str	r0, [r7, #8]

  /* Check the XSPI handle allocation */
  if (hxspi == NULL)
3418b666:	687b      	ldr	r3, [r7, #4]
3418b668:	2b00      	cmp	r3, #0
3418b66a:	d102      	bne.n	3418b672 <HAL_XSPI_Init+0x1e>
  {
    status = HAL_ERROR;
3418b66c:	2301      	movs	r3, #1
3418b66e:	73fb      	strb	r3, [r7, #15]
3418b670:	e0ec      	b.n	3418b84c <HAL_XSPI_Init+0x1f8>
    assert_param(IS_XSPI_FIFO_THRESHOLD_BYTE(hxspi->Init.FifoThresholdByte));
    assert_param(IS_XSPI_MAXTRAN(hxspi->Init.MaxTran));
    assert_param(IS_XSPI_CSSEL(hxspi->Init.MemorySelect));
    assert_param(IS_XSPI_EXTENDMEM(hxspi->Init.MemoryExtended));
    /* Initialize error code */
    hxspi->ErrorCode = HAL_XSPI_ERROR_NONE;
3418b672:	687b      	ldr	r3, [r7, #4]
3418b674:	2200      	movs	r2, #0
3418b676:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Check if the state is the reset state */
    if (hxspi->State == HAL_XSPI_STATE_RESET)
3418b678:	687b      	ldr	r3, [r7, #4]
3418b67a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
3418b67c:	2b00      	cmp	r3, #0
3418b67e:	f040 80e5 	bne.w	3418b84c <HAL_XSPI_Init+0x1f8>

      /* Init the low level hardware */
      hxspi->MspInitCallback(hxspi);
#else
      /* Initialization of the low level hardware */
      HAL_XSPI_MspInit(hxspi);
3418b682:	6878      	ldr	r0, [r7, #4]
3418b684:	f7f5 fc42 	bl	34180f0c <HAL_XSPI_MspInit>
#endif /* defined (USE_HAL_XSPI_REGISTER_CALLBACKS) && (USE_HAL_XSPI_REGISTER_CALLBACKS == 1U) */

      /* Configure the default timeout for the XSPI memory access */
      (void)HAL_XSPI_SetTimeout(hxspi, HAL_XSPI_TIMEOUT_DEFAULT_VALUE);
3418b688:	f241 3188 	movw	r1, #5000	@ 0x1388
3418b68c:	6878      	ldr	r0, [r7, #4]
3418b68e:	f000 fc14 	bl	3418beba <HAL_XSPI_SetTimeout>

      /* Configure memory type, device size, chip select high time, free running clock, clock mode */
      MODIFY_REG(hxspi->Instance->DCR1,
3418b692:	687b      	ldr	r3, [r7, #4]
3418b694:	681b      	ldr	r3, [r3, #0]
3418b696:	689a      	ldr	r2, [r3, #8]
3418b698:	4b6f      	ldr	r3, [pc, #444]	@ (3418b858 <HAL_XSPI_Init+0x204>)
3418b69a:	4013      	ands	r3, r2
3418b69c:	687a      	ldr	r2, [r7, #4]
3418b69e:	68d1      	ldr	r1, [r2, #12]
3418b6a0:	687a      	ldr	r2, [r7, #4]
3418b6a2:	6912      	ldr	r2, [r2, #16]
3418b6a4:	0412      	lsls	r2, r2, #16
3418b6a6:	4311      	orrs	r1, r2
3418b6a8:	687a      	ldr	r2, [r7, #4]
3418b6aa:	6952      	ldr	r2, [r2, #20]
3418b6ac:	3a01      	subs	r2, #1
3418b6ae:	0212      	lsls	r2, r2, #8
3418b6b0:	4311      	orrs	r1, r2
3418b6b2:	687a      	ldr	r2, [r7, #4]
3418b6b4:	69d2      	ldr	r2, [r2, #28]
3418b6b6:	4311      	orrs	r1, r2
3418b6b8:	687a      	ldr	r2, [r7, #4]
3418b6ba:	6812      	ldr	r2, [r2, #0]
3418b6bc:	430b      	orrs	r3, r1
3418b6be:	6093      	str	r3, [r2, #8]
                 (XSPI_DCR1_MTYP | XSPI_DCR1_DEVSIZE | XSPI_DCR1_CSHT | XSPI_DCR1_FRCK | XSPI_DCR1_CKMODE),
                 (hxspi->Init.MemoryType | ((hxspi->Init.MemorySize) << XSPI_DCR1_DEVSIZE_Pos) |
                  ((hxspi->Init.ChipSelectHighTimeCycle - 1U) << XSPI_DCR1_CSHT_Pos) | hxspi->Init.ClockMode));

      /* Configure wrap size */
      MODIFY_REG(hxspi->Instance->DCR2, XSPI_DCR2_WRAPSIZE, hxspi->Init.WrapSize);
3418b6c0:	687b      	ldr	r3, [r7, #4]
3418b6c2:	681b      	ldr	r3, [r3, #0]
3418b6c4:	68db      	ldr	r3, [r3, #12]
3418b6c6:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
3418b6ca:	687b      	ldr	r3, [r7, #4]
3418b6cc:	6a1a      	ldr	r2, [r3, #32]
3418b6ce:	687b      	ldr	r3, [r7, #4]
3418b6d0:	681b      	ldr	r3, [r3, #0]
3418b6d2:	430a      	orrs	r2, r1
3418b6d4:	60da      	str	r2, [r3, #12]

      /* Configure chip select boundary */
      MODIFY_REG(hxspi->Instance->DCR3, XSPI_DCR3_CSBOUND, (hxspi->Init.ChipSelectBoundary << XSPI_DCR3_CSBOUND_Pos));
3418b6d6:	687b      	ldr	r3, [r7, #4]
3418b6d8:	681b      	ldr	r3, [r3, #0]
3418b6da:	691b      	ldr	r3, [r3, #16]
3418b6dc:	f423 11f8 	bic.w	r1, r3, #2031616	@ 0x1f0000
3418b6e0:	687b      	ldr	r3, [r7, #4]
3418b6e2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
3418b6e4:	041a      	lsls	r2, r3, #16
3418b6e6:	687b      	ldr	r3, [r7, #4]
3418b6e8:	681b      	ldr	r3, [r3, #0]
3418b6ea:	430a      	orrs	r2, r1
3418b6ec:	611a      	str	r2, [r3, #16]

      /* Configure maximum transfer */
      MODIFY_REG(hxspi->Instance->DCR3, XSPI_DCR3_MAXTRAN, \
3418b6ee:	687b      	ldr	r3, [r7, #4]
3418b6f0:	681b      	ldr	r3, [r3, #0]
3418b6f2:	691b      	ldr	r3, [r3, #16]
3418b6f4:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
3418b6f8:	687b      	ldr	r3, [r7, #4]
3418b6fa:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
3418b6fc:	687b      	ldr	r3, [r7, #4]
3418b6fe:	681b      	ldr	r3, [r3, #0]
3418b700:	430a      	orrs	r2, r1
3418b702:	611a      	str	r2, [r3, #16]
                 (hxspi->Init.MaxTran << XSPI_DCR3_MAXTRAN_Pos));

      /* Configure refresh */
      hxspi->Instance->DCR4 = hxspi->Init.Refresh;
3418b704:	687b      	ldr	r3, [r7, #4]
3418b706:	681b      	ldr	r3, [r3, #0]
3418b708:	687a      	ldr	r2, [r7, #4]
3418b70a:	6b92      	ldr	r2, [r2, #56]	@ 0x38
3418b70c:	615a      	str	r2, [r3, #20]

      /* Configure FIFO threshold */
      MODIFY_REG(hxspi->Instance->CR, XSPI_CR_FTHRES, ((hxspi->Init.FifoThresholdByte - 1U) << XSPI_CR_FTHRES_Pos));
3418b70e:	687b      	ldr	r3, [r7, #4]
3418b710:	681b      	ldr	r3, [r3, #0]
3418b712:	681b      	ldr	r3, [r3, #0]
3418b714:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
3418b718:	687b      	ldr	r3, [r7, #4]
3418b71a:	685b      	ldr	r3, [r3, #4]
3418b71c:	3b01      	subs	r3, #1
3418b71e:	021a      	lsls	r2, r3, #8
3418b720:	687b      	ldr	r3, [r7, #4]
3418b722:	681b      	ldr	r3, [r3, #0]
3418b724:	430a      	orrs	r2, r1
3418b726:	601a      	str	r2, [r3, #0]

      /* Wait till busy flag is reset */
      status = XSPI_WaitFlagStateUntilTimeout(hxspi, HAL_XSPI_FLAG_BUSY, RESET, tickstart, hxspi->Timeout);
3418b728:	687b      	ldr	r3, [r7, #4]
3418b72a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
3418b72c:	9300      	str	r3, [sp, #0]
3418b72e:	68bb      	ldr	r3, [r7, #8]
3418b730:	2200      	movs	r2, #0
3418b732:	2120      	movs	r1, #32
3418b734:	6878      	ldr	r0, [r7, #4]
3418b736:	f000 fcfb 	bl	3418c130 <XSPI_WaitFlagStateUntilTimeout>
3418b73a:	4603      	mov	r3, r0
3418b73c:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
3418b73e:	7bfb      	ldrb	r3, [r7, #15]
3418b740:	2b00      	cmp	r3, #0
3418b742:	f040 8083 	bne.w	3418b84c <HAL_XSPI_Init+0x1f8>
      {
        /* Configure clock prescaler */
        MODIFY_REG(hxspi->Instance->DCR2, XSPI_DCR2_PRESCALER,
3418b746:	687b      	ldr	r3, [r7, #4]
3418b748:	681b      	ldr	r3, [r3, #0]
3418b74a:	68db      	ldr	r3, [r3, #12]
3418b74c:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
3418b750:	687b      	ldr	r3, [r7, #4]
3418b752:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
3418b754:	687b      	ldr	r3, [r7, #4]
3418b756:	681b      	ldr	r3, [r3, #0]
3418b758:	430a      	orrs	r2, r1
3418b75a:	60da      	str	r2, [r3, #12]
                   ((hxspi->Init.ClockPrescaler) << XSPI_DCR2_PRESCALER_Pos));

        if (IS_XSPI_ALL_INSTANCE(hxspi->Instance))
3418b75c:	687b      	ldr	r3, [r7, #4]
3418b75e:	681b      	ldr	r3, [r3, #0]
3418b760:	4a3e      	ldr	r2, [pc, #248]	@ (3418b85c <HAL_XSPI_Init+0x208>)
3418b762:	4293      	cmp	r3, r2
3418b764:	d018      	beq.n	3418b798 <HAL_XSPI_Init+0x144>
3418b766:	687b      	ldr	r3, [r7, #4]
3418b768:	681b      	ldr	r3, [r3, #0]
3418b76a:	4a3d      	ldr	r2, [pc, #244]	@ (3418b860 <HAL_XSPI_Init+0x20c>)
3418b76c:	4293      	cmp	r3, r2
3418b76e:	d013      	beq.n	3418b798 <HAL_XSPI_Init+0x144>
3418b770:	687b      	ldr	r3, [r7, #4]
3418b772:	681b      	ldr	r3, [r3, #0]
3418b774:	4a3b      	ldr	r2, [pc, #236]	@ (3418b864 <HAL_XSPI_Init+0x210>)
3418b776:	4293      	cmp	r3, r2
3418b778:	d00e      	beq.n	3418b798 <HAL_XSPI_Init+0x144>
3418b77a:	687b      	ldr	r3, [r7, #4]
3418b77c:	681b      	ldr	r3, [r3, #0]
3418b77e:	4a3a      	ldr	r2, [pc, #232]	@ (3418b868 <HAL_XSPI_Init+0x214>)
3418b780:	4293      	cmp	r3, r2
3418b782:	d009      	beq.n	3418b798 <HAL_XSPI_Init+0x144>
3418b784:	687b      	ldr	r3, [r7, #4]
3418b786:	681b      	ldr	r3, [r3, #0]
3418b788:	4a38      	ldr	r2, [pc, #224]	@ (3418b86c <HAL_XSPI_Init+0x218>)
3418b78a:	4293      	cmp	r3, r2
3418b78c:	d004      	beq.n	3418b798 <HAL_XSPI_Init+0x144>
3418b78e:	687b      	ldr	r3, [r7, #4]
3418b790:	681b      	ldr	r3, [r3, #0]
3418b792:	4a37      	ldr	r2, [pc, #220]	@ (3418b870 <HAL_XSPI_Init+0x21c>)
3418b794:	4293      	cmp	r3, r2
3418b796:	d10f      	bne.n	3418b7b8 <HAL_XSPI_Init+0x164>
        {
          /* The configuration of clock prescaler trigger automatically a calibration process.
          So it is necessary to wait the calibration is complete */
          status = XSPI_WaitFlagStateUntilTimeout(hxspi, HAL_XSPI_FLAG_BUSY, RESET, tickstart, hxspi->Timeout);
3418b798:	687b      	ldr	r3, [r7, #4]
3418b79a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
3418b79c:	9300      	str	r3, [sp, #0]
3418b79e:	68bb      	ldr	r3, [r7, #8]
3418b7a0:	2200      	movs	r2, #0
3418b7a2:	2120      	movs	r1, #32
3418b7a4:	6878      	ldr	r0, [r7, #4]
3418b7a6:	f000 fcc3 	bl	3418c130 <XSPI_WaitFlagStateUntilTimeout>
3418b7aa:	4603      	mov	r3, r0
3418b7ac:	73fb      	strb	r3, [r7, #15]
          if (status != HAL_OK)
3418b7ae:	7bfb      	ldrb	r3, [r7, #15]
3418b7b0:	2b00      	cmp	r3, #0
3418b7b2:	d001      	beq.n	3418b7b8 <HAL_XSPI_Init+0x164>
          {
            return status;
3418b7b4:	7bfb      	ldrb	r3, [r7, #15]
3418b7b6:	e04a      	b.n	3418b84e <HAL_XSPI_Init+0x1fa>
          }
        }
        /* Configure Dual Memory mode and CS Selection */
        MODIFY_REG(hxspi->Instance->CR, (XSPI_CR_DMM | XSPI_CR_CSSEL),
3418b7b8:	687b      	ldr	r3, [r7, #4]
3418b7ba:	681b      	ldr	r3, [r3, #0]
3418b7bc:	681b      	ldr	r3, [r3, #0]
3418b7be:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
3418b7c2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
3418b7c6:	687a      	ldr	r2, [r7, #4]
3418b7c8:	6891      	ldr	r1, [r2, #8]
3418b7ca:	687a      	ldr	r2, [r7, #4]
3418b7cc:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
3418b7ce:	4311      	orrs	r1, r2
3418b7d0:	687a      	ldr	r2, [r7, #4]
3418b7d2:	6812      	ldr	r2, [r2, #0]
3418b7d4:	430b      	orrs	r3, r1
3418b7d6:	6013      	str	r3, [r2, #0]
                   (hxspi->Init.MemoryMode | hxspi->Init.MemorySelect));

        /* Configure sample shifting */
        MODIFY_REG(hxspi->Instance->TCR, (XSPI_TCR_SSHIFT), hxspi->Init.SampleShifting);
3418b7d8:	687b      	ldr	r3, [r7, #4]
3418b7da:	681b      	ldr	r3, [r3, #0]
3418b7dc:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
3418b7e0:	f023 4180 	bic.w	r1, r3, #1073741824	@ 0x40000000
3418b7e4:	687b      	ldr	r3, [r7, #4]
3418b7e6:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
3418b7e8:	687b      	ldr	r3, [r7, #4]
3418b7ea:	681b      	ldr	r3, [r3, #0]
3418b7ec:	430a      	orrs	r2, r1
3418b7ee:	f8c3 2108 	str.w	r2, [r3, #264]	@ 0x108

        /* Enable XSPI */
        HAL_XSPI_ENABLE(hxspi);
3418b7f2:	687b      	ldr	r3, [r7, #4]
3418b7f4:	681b      	ldr	r3, [r3, #0]
3418b7f6:	681a      	ldr	r2, [r3, #0]
3418b7f8:	687b      	ldr	r3, [r7, #4]
3418b7fa:	681b      	ldr	r3, [r3, #0]
3418b7fc:	f042 0201 	orr.w	r2, r2, #1
3418b800:	601a      	str	r2, [r3, #0]

        /* Enable free running clock if needed : must be done after XSPI enable */
        if (hxspi->Init.FreeRunningClock == HAL_XSPI_FREERUNCLK_ENABLE)
3418b802:	687b      	ldr	r3, [r7, #4]
3418b804:	699b      	ldr	r3, [r3, #24]
3418b806:	2b02      	cmp	r3, #2
3418b808:	d107      	bne.n	3418b81a <HAL_XSPI_Init+0x1c6>
        {
          SET_BIT(hxspi->Instance->DCR1, XSPI_DCR1_FRCK);
3418b80a:	687b      	ldr	r3, [r7, #4]
3418b80c:	681b      	ldr	r3, [r3, #0]
3418b80e:	689a      	ldr	r2, [r3, #8]
3418b810:	687b      	ldr	r3, [r7, #4]
3418b812:	681b      	ldr	r3, [r3, #0]
3418b814:	f042 0202 	orr.w	r2, r2, #2
3418b818:	609a      	str	r2, [r3, #8]
        }

        if (hxspi->Init.MemoryExtended == HAL_XSPI_CSSEL_HW)
3418b81a:	687b      	ldr	r3, [r7, #4]
3418b81c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
3418b81e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
3418b822:	d107      	bne.n	3418b834 <HAL_XSPI_Init+0x1e0>
        {
          SET_BIT(hxspi->Instance->DCR1, XSPI_DCR1_EXTENDMEM);
3418b824:	687b      	ldr	r3, [r7, #4]
3418b826:	681b      	ldr	r3, [r3, #0]
3418b828:	689a      	ldr	r2, [r3, #8]
3418b82a:	687b      	ldr	r3, [r7, #4]
3418b82c:	681b      	ldr	r3, [r3, #0]
3418b82e:	f442 1200 	orr.w	r2, r2, #2097152	@ 0x200000
3418b832:	609a      	str	r2, [r3, #8]
        }

        /* Initialize the XSPI state */
        if (hxspi->Init.MemoryType == HAL_XSPI_MEMTYPE_HYPERBUS)
3418b834:	687b      	ldr	r3, [r7, #4]
3418b836:	68db      	ldr	r3, [r3, #12]
3418b838:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
3418b83c:	d103      	bne.n	3418b846 <HAL_XSPI_Init+0x1f2>
        {
          hxspi->State = HAL_XSPI_STATE_HYPERBUS_INIT;
3418b83e:	687b      	ldr	r3, [r7, #4]
3418b840:	2201      	movs	r2, #1
3418b842:	659a      	str	r2, [r3, #88]	@ 0x58
3418b844:	e002      	b.n	3418b84c <HAL_XSPI_Init+0x1f8>
        }
        else
        {
          hxspi->State = HAL_XSPI_STATE_READY;
3418b846:	687b      	ldr	r3, [r7, #4]
3418b848:	2202      	movs	r2, #2
3418b84a:	659a      	str	r2, [r3, #88]	@ 0x58
        }
      }
    }
  }
  return status;
3418b84c:	7bfb      	ldrb	r3, [r7, #15]
}
3418b84e:	4618      	mov	r0, r3
3418b850:	3710      	adds	r7, #16
3418b852:	46bd      	mov	sp, r7
3418b854:	bd80      	pop	{r7, pc}
3418b856:	bf00      	nop
3418b858:	f8e0c0fc 	.word	0xf8e0c0fc
3418b85c:	58025000 	.word	0x58025000
3418b860:	48025000 	.word	0x48025000
3418b864:	5802a000 	.word	0x5802a000
3418b868:	4802a000 	.word	0x4802a000
3418b86c:	5802d000 	.word	0x5802d000
3418b870:	4802d000 	.word	0x4802d000

3418b874 <HAL_XSPI_Command>:
  * @param  pCmd     : structure that contains the command configuration information
  * @param  Timeout : Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_XSPI_Command(XSPI_HandleTypeDef *hxspi, const XSPI_RegularCmdTypeDef *pCmd, uint32_t Timeout)
{
3418b874:	b580      	push	{r7, lr}
3418b876:	b08a      	sub	sp, #40	@ 0x28
3418b878:	af02      	add	r7, sp, #8
3418b87a:	60f8      	str	r0, [r7, #12]
3418b87c:	60b9      	str	r1, [r7, #8]
3418b87e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t state;
  uint32_t tickstart = HAL_GetTick();
3418b880:	f001 f826 	bl	3418c8d0 <HAL_GetTick>
3418b884:	61b8      	str	r0, [r7, #24]
    assert_param(IS_XSPI_ALT_BYTES_DTR_MODE(pCmd->AlternateBytesDTRMode));
  }

  assert_param(IS_XSPI_DATA_MODE(hxspi->Init.MemoryType, pCmd->DataMode));

  if (pCmd->DataMode != HAL_XSPI_DATA_NONE)
3418b886:	68bb      	ldr	r3, [r7, #8]
3418b888:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
3418b88a:	2b00      	cmp	r3, #0
  }

  assert_param(IS_XSPI_DQS_MODE(pCmd->DQSMode));

  /* Check the state of the driver */
  state = hxspi->State;
3418b88c:	68fb      	ldr	r3, [r7, #12]
3418b88e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
3418b890:	617b      	str	r3, [r7, #20]
  if (((state == HAL_XSPI_STATE_READY)         && (hxspi->Init.MemoryType != HAL_XSPI_MEMTYPE_HYPERBUS)) ||
3418b892:	697b      	ldr	r3, [r7, #20]
3418b894:	2b02      	cmp	r3, #2
3418b896:	d104      	bne.n	3418b8a2 <HAL_XSPI_Command+0x2e>
3418b898:	68fb      	ldr	r3, [r7, #12]
3418b89a:	68db      	ldr	r3, [r3, #12]
3418b89c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
3418b8a0:	d115      	bne.n	3418b8ce <HAL_XSPI_Command+0x5a>
3418b8a2:	697b      	ldr	r3, [r7, #20]
3418b8a4:	2b14      	cmp	r3, #20
3418b8a6:	d107      	bne.n	3418b8b8 <HAL_XSPI_Command+0x44>
      ((state == HAL_XSPI_STATE_READ_CMD_CFG)  && ((pCmd->OperationType == HAL_XSPI_OPTYPE_WRITE_CFG) ||
3418b8a8:	68bb      	ldr	r3, [r7, #8]
3418b8aa:	681b      	ldr	r3, [r3, #0]
3418b8ac:	2b02      	cmp	r3, #2
3418b8ae:	d00e      	beq.n	3418b8ce <HAL_XSPI_Command+0x5a>
                                                   (pCmd->OperationType == HAL_XSPI_OPTYPE_WRAP_CFG))) ||
3418b8b0:	68bb      	ldr	r3, [r7, #8]
3418b8b2:	681b      	ldr	r3, [r3, #0]
      ((state == HAL_XSPI_STATE_READ_CMD_CFG)  && ((pCmd->OperationType == HAL_XSPI_OPTYPE_WRITE_CFG) ||
3418b8b4:	2b03      	cmp	r3, #3
3418b8b6:	d00a      	beq.n	3418b8ce <HAL_XSPI_Command+0x5a>
                                                   (pCmd->OperationType == HAL_XSPI_OPTYPE_WRAP_CFG))) ||
3418b8b8:	697b      	ldr	r3, [r7, #20]
3418b8ba:	2b24      	cmp	r3, #36	@ 0x24
3418b8bc:	d15e      	bne.n	3418b97c <HAL_XSPI_Command+0x108>
      ((state == HAL_XSPI_STATE_WRITE_CMD_CFG) &&
       ((pCmd->OperationType == HAL_XSPI_OPTYPE_READ_CFG)  ||
3418b8be:	68bb      	ldr	r3, [r7, #8]
3418b8c0:	681b      	ldr	r3, [r3, #0]
      ((state == HAL_XSPI_STATE_WRITE_CMD_CFG) &&
3418b8c2:	2b01      	cmp	r3, #1
3418b8c4:	d003      	beq.n	3418b8ce <HAL_XSPI_Command+0x5a>
        (pCmd->OperationType == HAL_XSPI_OPTYPE_WRAP_CFG))))
3418b8c6:	68bb      	ldr	r3, [r7, #8]
3418b8c8:	681b      	ldr	r3, [r3, #0]
       ((pCmd->OperationType == HAL_XSPI_OPTYPE_READ_CFG)  ||
3418b8ca:	2b03      	cmp	r3, #3
3418b8cc:	d156      	bne.n	3418b97c <HAL_XSPI_Command+0x108>
  {
    /* Wait till busy flag is reset */
    status = XSPI_WaitFlagStateUntilTimeout(hxspi, HAL_XSPI_FLAG_BUSY, RESET, tickstart, Timeout);
3418b8ce:	687b      	ldr	r3, [r7, #4]
3418b8d0:	9300      	str	r3, [sp, #0]
3418b8d2:	69bb      	ldr	r3, [r7, #24]
3418b8d4:	2200      	movs	r2, #0
3418b8d6:	2120      	movs	r1, #32
3418b8d8:	68f8      	ldr	r0, [r7, #12]
3418b8da:	f000 fc29 	bl	3418c130 <XSPI_WaitFlagStateUntilTimeout>
3418b8de:	4603      	mov	r3, r0
3418b8e0:	77fb      	strb	r3, [r7, #31]

    if (status == HAL_OK)
3418b8e2:	7ffb      	ldrb	r3, [r7, #31]
3418b8e4:	2b00      	cmp	r3, #0
3418b8e6:	d146      	bne.n	3418b976 <HAL_XSPI_Command+0x102>
    {
      /* Initialize error code */
      hxspi->ErrorCode = HAL_XSPI_ERROR_NONE;
3418b8e8:	68fb      	ldr	r3, [r7, #12]
3418b8ea:	2200      	movs	r2, #0
3418b8ec:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Configure the registers */
      status = XSPI_ConfigCmd(hxspi, pCmd);
3418b8ee:	68b9      	ldr	r1, [r7, #8]
3418b8f0:	68f8      	ldr	r0, [r7, #12]
3418b8f2:	f000 fc53 	bl	3418c19c <XSPI_ConfigCmd>
3418b8f6:	4603      	mov	r3, r0
3418b8f8:	77fb      	strb	r3, [r7, #31]

      if (status == HAL_OK)
3418b8fa:	7ffb      	ldrb	r3, [r7, #31]
3418b8fc:	2b00      	cmp	r3, #0
3418b8fe:	d143      	bne.n	3418b988 <HAL_XSPI_Command+0x114>
      {
        if (pCmd->DataMode == HAL_XSPI_DATA_NONE)
3418b900:	68bb      	ldr	r3, [r7, #8]
3418b902:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
3418b904:	2b00      	cmp	r3, #0
3418b906:	d10e      	bne.n	3418b926 <HAL_XSPI_Command+0xb2>
        {
          /* When there is no data phase, the transfer start as soon as the configuration is done
             so wait until BUSY flag is reset to go back in idle state. */
          status = XSPI_WaitFlagStateUntilTimeout(hxspi, HAL_XSPI_FLAG_BUSY, RESET, tickstart, Timeout);
3418b908:	687b      	ldr	r3, [r7, #4]
3418b90a:	9300      	str	r3, [sp, #0]
3418b90c:	69bb      	ldr	r3, [r7, #24]
3418b90e:	2200      	movs	r2, #0
3418b910:	2120      	movs	r1, #32
3418b912:	68f8      	ldr	r0, [r7, #12]
3418b914:	f000 fc0c 	bl	3418c130 <XSPI_WaitFlagStateUntilTimeout>
3418b918:	4603      	mov	r3, r0
3418b91a:	77fb      	strb	r3, [r7, #31]

          /* Clear TC flag */
          HAL_XSPI_CLEAR_FLAG(hxspi, HAL_XSPI_FLAG_TC);
3418b91c:	68fb      	ldr	r3, [r7, #12]
3418b91e:	681b      	ldr	r3, [r3, #0]
3418b920:	2202      	movs	r2, #2
3418b922:	625a      	str	r2, [r3, #36]	@ 0x24
    if (status == HAL_OK)
3418b924:	e030      	b.n	3418b988 <HAL_XSPI_Command+0x114>
        }
        else
        {
          /* Update the state */
          if (pCmd->OperationType == HAL_XSPI_OPTYPE_COMMON_CFG)
3418b926:	68bb      	ldr	r3, [r7, #8]
3418b928:	681b      	ldr	r3, [r3, #0]
3418b92a:	2b00      	cmp	r3, #0
3418b92c:	d103      	bne.n	3418b936 <HAL_XSPI_Command+0xc2>
          {
            hxspi->State = HAL_XSPI_STATE_CMD_CFG;
3418b92e:	68fb      	ldr	r3, [r7, #12]
3418b930:	2204      	movs	r2, #4
3418b932:	659a      	str	r2, [r3, #88]	@ 0x58
    if (status == HAL_OK)
3418b934:	e028      	b.n	3418b988 <HAL_XSPI_Command+0x114>
          }
          else if (pCmd->OperationType == HAL_XSPI_OPTYPE_READ_CFG)
3418b936:	68bb      	ldr	r3, [r7, #8]
3418b938:	681b      	ldr	r3, [r3, #0]
3418b93a:	2b01      	cmp	r3, #1
3418b93c:	d10b      	bne.n	3418b956 <HAL_XSPI_Command+0xe2>
          {
            if (hxspi->State == HAL_XSPI_STATE_WRITE_CMD_CFG)
3418b93e:	68fb      	ldr	r3, [r7, #12]
3418b940:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
3418b942:	2b24      	cmp	r3, #36	@ 0x24
3418b944:	d103      	bne.n	3418b94e <HAL_XSPI_Command+0xda>
            {
              hxspi->State = HAL_XSPI_STATE_CMD_CFG;
3418b946:	68fb      	ldr	r3, [r7, #12]
3418b948:	2204      	movs	r2, #4
3418b94a:	659a      	str	r2, [r3, #88]	@ 0x58
    if (status == HAL_OK)
3418b94c:	e01c      	b.n	3418b988 <HAL_XSPI_Command+0x114>
            }
            else
            {
              hxspi->State = HAL_XSPI_STATE_READ_CMD_CFG;
3418b94e:	68fb      	ldr	r3, [r7, #12]
3418b950:	2214      	movs	r2, #20
3418b952:	659a      	str	r2, [r3, #88]	@ 0x58
    if (status == HAL_OK)
3418b954:	e018      	b.n	3418b988 <HAL_XSPI_Command+0x114>
            }
          }
          else if (pCmd->OperationType == HAL_XSPI_OPTYPE_WRITE_CFG)
3418b956:	68bb      	ldr	r3, [r7, #8]
3418b958:	681b      	ldr	r3, [r3, #0]
3418b95a:	2b02      	cmp	r3, #2
3418b95c:	d114      	bne.n	3418b988 <HAL_XSPI_Command+0x114>
          {
            if (hxspi->State == HAL_XSPI_STATE_READ_CMD_CFG)
3418b95e:	68fb      	ldr	r3, [r7, #12]
3418b960:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
3418b962:	2b14      	cmp	r3, #20
3418b964:	d103      	bne.n	3418b96e <HAL_XSPI_Command+0xfa>
            {
              hxspi->State = HAL_XSPI_STATE_CMD_CFG;
3418b966:	68fb      	ldr	r3, [r7, #12]
3418b968:	2204      	movs	r2, #4
3418b96a:	659a      	str	r2, [r3, #88]	@ 0x58
    if (status == HAL_OK)
3418b96c:	e00c      	b.n	3418b988 <HAL_XSPI_Command+0x114>
            }
            else
            {
              hxspi->State = HAL_XSPI_STATE_WRITE_CMD_CFG;
3418b96e:	68fb      	ldr	r3, [r7, #12]
3418b970:	2224      	movs	r2, #36	@ 0x24
3418b972:	659a      	str	r2, [r3, #88]	@ 0x58
    if (status == HAL_OK)
3418b974:	e008      	b.n	3418b988 <HAL_XSPI_Command+0x114>
        }
      }
    }
    else
    {
      status = HAL_BUSY;
3418b976:	2302      	movs	r3, #2
3418b978:	77fb      	strb	r3, [r7, #31]
    if (status == HAL_OK)
3418b97a:	e005      	b.n	3418b988 <HAL_XSPI_Command+0x114>
    }
  }
  else
  {
    status = HAL_ERROR;
3418b97c:	2301      	movs	r3, #1
3418b97e:	77fb      	strb	r3, [r7, #31]
    hxspi->ErrorCode = HAL_XSPI_ERROR_INVALID_SEQUENCE;
3418b980:	68fb      	ldr	r3, [r7, #12]
3418b982:	2210      	movs	r2, #16
3418b984:	65da      	str	r2, [r3, #92]	@ 0x5c
3418b986:	e000      	b.n	3418b98a <HAL_XSPI_Command+0x116>
    if (status == HAL_OK)
3418b988:	bf00      	nop
  }

  return status;
3418b98a:	7ffb      	ldrb	r3, [r7, #31]
}
3418b98c:	4618      	mov	r0, r3
3418b98e:	3720      	adds	r7, #32
3418b990:	46bd      	mov	sp, r7
3418b992:	bd80      	pop	{r7, pc}

3418b994 <HAL_XSPI_Transmit>:
  * @param  Timeout : Timeout duration
  * @note   This function is used only in Indirect Write Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_XSPI_Transmit(XSPI_HandleTypeDef *hxspi, const uint8_t *pData, uint32_t Timeout)
{
3418b994:	b580      	push	{r7, lr}
3418b996:	b08a      	sub	sp, #40	@ 0x28
3418b998:	af02      	add	r7, sp, #8
3418b99a:	60f8      	str	r0, [r7, #12]
3418b99c:	60b9      	str	r1, [r7, #8]
3418b99e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
3418b9a0:	f000 ff96 	bl	3418c8d0 <HAL_GetTick>
3418b9a4:	61b8      	str	r0, [r7, #24]
  __IO uint32_t *data_reg = &hxspi->Instance->DR;
3418b9a6:	68fb      	ldr	r3, [r7, #12]
3418b9a8:	681b      	ldr	r3, [r3, #0]
3418b9aa:	3350      	adds	r3, #80	@ 0x50
3418b9ac:	617b      	str	r3, [r7, #20]

  /* Check the data pointer allocation */
  if (pData == NULL)
3418b9ae:	68bb      	ldr	r3, [r7, #8]
3418b9b0:	2b00      	cmp	r3, #0
3418b9b2:	d105      	bne.n	3418b9c0 <HAL_XSPI_Transmit+0x2c>
  {
    status = HAL_ERROR;
3418b9b4:	2301      	movs	r3, #1
3418b9b6:	77fb      	strb	r3, [r7, #31]
    hxspi->ErrorCode = HAL_XSPI_ERROR_INVALID_PARAM;
3418b9b8:	68fb      	ldr	r3, [r7, #12]
3418b9ba:	2208      	movs	r2, #8
3418b9bc:	65da      	str	r2, [r3, #92]	@ 0x5c
3418b9be:	e057      	b.n	3418ba70 <HAL_XSPI_Transmit+0xdc>
  }
  else
  {
    /* Check the state */
    if (hxspi->State == HAL_XSPI_STATE_CMD_CFG)
3418b9c0:	68fb      	ldr	r3, [r7, #12]
3418b9c2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
3418b9c4:	2b04      	cmp	r3, #4
3418b9c6:	d14e      	bne.n	3418ba66 <HAL_XSPI_Transmit+0xd2>
    {
      /* Configure counters and size */
      hxspi->XferCount = READ_REG(hxspi->Instance->DLR) + 1U;
3418b9c8:	68fb      	ldr	r3, [r7, #12]
3418b9ca:	681b      	ldr	r3, [r3, #0]
3418b9cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
3418b9ce:	1c5a      	adds	r2, r3, #1
3418b9d0:	68fb      	ldr	r3, [r7, #12]
3418b9d2:	64da      	str	r2, [r3, #76]	@ 0x4c
      hxspi->XferSize  = hxspi->XferCount;
3418b9d4:	68fb      	ldr	r3, [r7, #12]
3418b9d6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
3418b9d8:	68fb      	ldr	r3, [r7, #12]
3418b9da:	649a      	str	r2, [r3, #72]	@ 0x48
      hxspi->pBuffPtr  = (uint8_t *)pData;
3418b9dc:	68fb      	ldr	r3, [r7, #12]
3418b9de:	68ba      	ldr	r2, [r7, #8]
3418b9e0:	645a      	str	r2, [r3, #68]	@ 0x44

      /* Configure CR register with functional mode as indirect write */
      MODIFY_REG(hxspi->Instance->CR, XSPI_CR_FMODE, XSPI_FUNCTIONAL_MODE_INDIRECT_WRITE);
3418b9e2:	68fb      	ldr	r3, [r7, #12]
3418b9e4:	681b      	ldr	r3, [r3, #0]
3418b9e6:	681a      	ldr	r2, [r3, #0]
3418b9e8:	68fb      	ldr	r3, [r7, #12]
3418b9ea:	681b      	ldr	r3, [r3, #0]
3418b9ec:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
3418b9f0:	601a      	str	r2, [r3, #0]

      do
      {
        /* Wait till fifo threshold flag is set to send data */
        status = XSPI_WaitFlagStateUntilTimeout(hxspi, HAL_XSPI_FLAG_FT, SET, tickstart, Timeout);
3418b9f2:	687b      	ldr	r3, [r7, #4]
3418b9f4:	9300      	str	r3, [sp, #0]
3418b9f6:	69bb      	ldr	r3, [r7, #24]
3418b9f8:	2201      	movs	r2, #1
3418b9fa:	2104      	movs	r1, #4
3418b9fc:	68f8      	ldr	r0, [r7, #12]
3418b9fe:	f000 fb97 	bl	3418c130 <XSPI_WaitFlagStateUntilTimeout>
3418ba02:	4603      	mov	r3, r0
3418ba04:	77fb      	strb	r3, [r7, #31]

        if (status != HAL_OK)
3418ba06:	7ffb      	ldrb	r3, [r7, #31]
3418ba08:	2b00      	cmp	r3, #0
3418ba0a:	d113      	bne.n	3418ba34 <HAL_XSPI_Transmit+0xa0>
        {
          break;
        }

        *((__IO uint8_t *)data_reg) = *hxspi->pBuffPtr;
3418ba0c:	68fb      	ldr	r3, [r7, #12]
3418ba0e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
3418ba10:	781a      	ldrb	r2, [r3, #0]
3418ba12:	697b      	ldr	r3, [r7, #20]
3418ba14:	701a      	strb	r2, [r3, #0]
        hxspi->pBuffPtr++;
3418ba16:	68fb      	ldr	r3, [r7, #12]
3418ba18:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
3418ba1a:	1c5a      	adds	r2, r3, #1
3418ba1c:	68fb      	ldr	r3, [r7, #12]
3418ba1e:	645a      	str	r2, [r3, #68]	@ 0x44
        hxspi->XferCount--;
3418ba20:	68fb      	ldr	r3, [r7, #12]
3418ba22:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
3418ba24:	1e5a      	subs	r2, r3, #1
3418ba26:	68fb      	ldr	r3, [r7, #12]
3418ba28:	64da      	str	r2, [r3, #76]	@ 0x4c
      } while (hxspi->XferCount > 0U);
3418ba2a:	68fb      	ldr	r3, [r7, #12]
3418ba2c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
3418ba2e:	2b00      	cmp	r3, #0
3418ba30:	d1df      	bne.n	3418b9f2 <HAL_XSPI_Transmit+0x5e>
3418ba32:	e000      	b.n	3418ba36 <HAL_XSPI_Transmit+0xa2>
          break;
3418ba34:	bf00      	nop

      if (status == HAL_OK)
3418ba36:	7ffb      	ldrb	r3, [r7, #31]
3418ba38:	2b00      	cmp	r3, #0
3418ba3a:	d119      	bne.n	3418ba70 <HAL_XSPI_Transmit+0xdc>
      {
        /* Wait till transfer complete flag is set to go back in idle state */
        status = XSPI_WaitFlagStateUntilTimeout(hxspi, HAL_XSPI_FLAG_TC, SET, tickstart, Timeout);
3418ba3c:	687b      	ldr	r3, [r7, #4]
3418ba3e:	9300      	str	r3, [sp, #0]
3418ba40:	69bb      	ldr	r3, [r7, #24]
3418ba42:	2201      	movs	r2, #1
3418ba44:	2102      	movs	r1, #2
3418ba46:	68f8      	ldr	r0, [r7, #12]
3418ba48:	f000 fb72 	bl	3418c130 <XSPI_WaitFlagStateUntilTimeout>
3418ba4c:	4603      	mov	r3, r0
3418ba4e:	77fb      	strb	r3, [r7, #31]

        if (status == HAL_OK)
3418ba50:	7ffb      	ldrb	r3, [r7, #31]
3418ba52:	2b00      	cmp	r3, #0
3418ba54:	d10c      	bne.n	3418ba70 <HAL_XSPI_Transmit+0xdc>
        {
          /* Clear transfer complete flag */
          HAL_XSPI_CLEAR_FLAG(hxspi, HAL_XSPI_FLAG_TC);
3418ba56:	68fb      	ldr	r3, [r7, #12]
3418ba58:	681b      	ldr	r3, [r3, #0]
3418ba5a:	2202      	movs	r2, #2
3418ba5c:	625a      	str	r2, [r3, #36]	@ 0x24

          hxspi->State = HAL_XSPI_STATE_READY;
3418ba5e:	68fb      	ldr	r3, [r7, #12]
3418ba60:	2202      	movs	r2, #2
3418ba62:	659a      	str	r2, [r3, #88]	@ 0x58
3418ba64:	e004      	b.n	3418ba70 <HAL_XSPI_Transmit+0xdc>
        }
      }
    }
    else
    {
      status = HAL_ERROR;
3418ba66:	2301      	movs	r3, #1
3418ba68:	77fb      	strb	r3, [r7, #31]
      hxspi->ErrorCode = HAL_XSPI_ERROR_INVALID_SEQUENCE;
3418ba6a:	68fb      	ldr	r3, [r7, #12]
3418ba6c:	2210      	movs	r2, #16
3418ba6e:	65da      	str	r2, [r3, #92]	@ 0x5c
    }
  }

  return status;
3418ba70:	7ffb      	ldrb	r3, [r7, #31]
}
3418ba72:	4618      	mov	r0, r3
3418ba74:	3720      	adds	r7, #32
3418ba76:	46bd      	mov	sp, r7
3418ba78:	bd80      	pop	{r7, pc}

3418ba7a <HAL_XSPI_Receive>:
  * @param  Timeout : Timeout duration
  * @note   This function is used only in Indirect Read Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_XSPI_Receive(XSPI_HandleTypeDef *hxspi, uint8_t *pData, uint32_t Timeout)
{
3418ba7a:	b580      	push	{r7, lr}
3418ba7c:	b08c      	sub	sp, #48	@ 0x30
3418ba7e:	af02      	add	r7, sp, #8
3418ba80:	60f8      	str	r0, [r7, #12]
3418ba82:	60b9      	str	r1, [r7, #8]
3418ba84:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
3418ba86:	f000 ff23 	bl	3418c8d0 <HAL_GetTick>
3418ba8a:	6238      	str	r0, [r7, #32]
  __IO uint32_t *data_reg = &hxspi->Instance->DR;
3418ba8c:	68fb      	ldr	r3, [r7, #12]
3418ba8e:	681b      	ldr	r3, [r3, #0]
3418ba90:	3350      	adds	r3, #80	@ 0x50
3418ba92:	61fb      	str	r3, [r7, #28]
  uint32_t addr_reg = hxspi->Instance->AR;
3418ba94:	68fb      	ldr	r3, [r7, #12]
3418ba96:	681b      	ldr	r3, [r3, #0]
3418ba98:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
3418ba9a:	61bb      	str	r3, [r7, #24]
  uint32_t ir_reg = hxspi->Instance->IR;
3418ba9c:	68fb      	ldr	r3, [r7, #12]
3418ba9e:	681b      	ldr	r3, [r3, #0]
3418baa0:	f8d3 3110 	ldr.w	r3, [r3, #272]	@ 0x110
3418baa4:	617b      	str	r3, [r7, #20]

  /* Check the data pointer allocation */
  if (pData == NULL)
3418baa6:	68bb      	ldr	r3, [r7, #8]
3418baa8:	2b00      	cmp	r3, #0
3418baaa:	d106      	bne.n	3418baba <HAL_XSPI_Receive+0x40>
  {
    status = HAL_ERROR;
3418baac:	2301      	movs	r3, #1
3418baae:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    hxspi->ErrorCode = HAL_XSPI_ERROR_INVALID_PARAM;
3418bab2:	68fb      	ldr	r3, [r7, #12]
3418bab4:	2208      	movs	r2, #8
3418bab6:	65da      	str	r2, [r3, #92]	@ 0x5c
3418bab8:	e07c      	b.n	3418bbb4 <HAL_XSPI_Receive+0x13a>
  }
  else
  {
    /* Check the state */
    if (hxspi->State == HAL_XSPI_STATE_CMD_CFG)
3418baba:	68fb      	ldr	r3, [r7, #12]
3418babc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
3418babe:	2b04      	cmp	r3, #4
3418bac0:	d172      	bne.n	3418bba8 <HAL_XSPI_Receive+0x12e>
    {
      /* Configure counters and size */
      hxspi->XferCount = READ_REG(hxspi->Instance->DLR) + 1U;
3418bac2:	68fb      	ldr	r3, [r7, #12]
3418bac4:	681b      	ldr	r3, [r3, #0]
3418bac6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
3418bac8:	1c5a      	adds	r2, r3, #1
3418baca:	68fb      	ldr	r3, [r7, #12]
3418bacc:	64da      	str	r2, [r3, #76]	@ 0x4c
      hxspi->XferSize  = hxspi->XferCount;
3418bace:	68fb      	ldr	r3, [r7, #12]
3418bad0:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
3418bad2:	68fb      	ldr	r3, [r7, #12]
3418bad4:	649a      	str	r2, [r3, #72]	@ 0x48
      hxspi->pBuffPtr  = pData;
3418bad6:	68fb      	ldr	r3, [r7, #12]
3418bad8:	68ba      	ldr	r2, [r7, #8]
3418bada:	645a      	str	r2, [r3, #68]	@ 0x44

      /* Configure CR register with functional mode as indirect read */
      MODIFY_REG(hxspi->Instance->CR, XSPI_CR_FMODE, XSPI_FUNCTIONAL_MODE_INDIRECT_READ);
3418badc:	68fb      	ldr	r3, [r7, #12]
3418bade:	681b      	ldr	r3, [r3, #0]
3418bae0:	681b      	ldr	r3, [r3, #0]
3418bae2:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
3418bae6:	68fb      	ldr	r3, [r7, #12]
3418bae8:	681b      	ldr	r3, [r3, #0]
3418baea:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
3418baee:	601a      	str	r2, [r3, #0]

      /* Trig the transfer by re-writing address or instruction register */
      if (hxspi->Init.MemoryType == HAL_XSPI_MEMTYPE_HYPERBUS)
3418baf0:	68fb      	ldr	r3, [r7, #12]
3418baf2:	68db      	ldr	r3, [r3, #12]
3418baf4:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
3418baf8:	d104      	bne.n	3418bb04 <HAL_XSPI_Receive+0x8a>
      {
        WRITE_REG(hxspi->Instance->AR, addr_reg);
3418bafa:	68fb      	ldr	r3, [r7, #12]
3418bafc:	681b      	ldr	r3, [r3, #0]
3418bafe:	69ba      	ldr	r2, [r7, #24]
3418bb00:	649a      	str	r2, [r3, #72]	@ 0x48
3418bb02:	e011      	b.n	3418bb28 <HAL_XSPI_Receive+0xae>
      }
      else
      {
        if (READ_BIT(hxspi->Instance->CCR, XSPI_CCR_ADMODE) != HAL_XSPI_ADDRESS_NONE)
3418bb04:	68fb      	ldr	r3, [r7, #12]
3418bb06:	681b      	ldr	r3, [r3, #0]
3418bb08:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
3418bb0c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
3418bb10:	2b00      	cmp	r3, #0
3418bb12:	d004      	beq.n	3418bb1e <HAL_XSPI_Receive+0xa4>
        {
          WRITE_REG(hxspi->Instance->AR, addr_reg);
3418bb14:	68fb      	ldr	r3, [r7, #12]
3418bb16:	681b      	ldr	r3, [r3, #0]
3418bb18:	69ba      	ldr	r2, [r7, #24]
3418bb1a:	649a      	str	r2, [r3, #72]	@ 0x48
3418bb1c:	e004      	b.n	3418bb28 <HAL_XSPI_Receive+0xae>
        }
        else
        {
          WRITE_REG(hxspi->Instance->IR, ir_reg);
3418bb1e:	68fb      	ldr	r3, [r7, #12]
3418bb20:	681b      	ldr	r3, [r3, #0]
3418bb22:	697a      	ldr	r2, [r7, #20]
3418bb24:	f8c3 2110 	str.w	r2, [r3, #272]	@ 0x110
      }

      do
      {
        /* Wait till fifo threshold or transfer complete flags are set to read received data */
        status = XSPI_WaitFlagStateUntilTimeout(hxspi, (HAL_XSPI_FLAG_FT | HAL_XSPI_FLAG_TC), SET, tickstart, Timeout);
3418bb28:	687b      	ldr	r3, [r7, #4]
3418bb2a:	9300      	str	r3, [sp, #0]
3418bb2c:	6a3b      	ldr	r3, [r7, #32]
3418bb2e:	2201      	movs	r2, #1
3418bb30:	2106      	movs	r1, #6
3418bb32:	68f8      	ldr	r0, [r7, #12]
3418bb34:	f000 fafc 	bl	3418c130 <XSPI_WaitFlagStateUntilTimeout>
3418bb38:	4603      	mov	r3, r0
3418bb3a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

        if (status != HAL_OK)
3418bb3e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
3418bb42:	2b00      	cmp	r3, #0
3418bb44:	d114      	bne.n	3418bb70 <HAL_XSPI_Receive+0xf6>
        {
          break;
        }

        *hxspi->pBuffPtr = *((__IO uint8_t *)data_reg);
3418bb46:	68fb      	ldr	r3, [r7, #12]
3418bb48:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
3418bb4a:	69fa      	ldr	r2, [r7, #28]
3418bb4c:	7812      	ldrb	r2, [r2, #0]
3418bb4e:	b2d2      	uxtb	r2, r2
3418bb50:	701a      	strb	r2, [r3, #0]
        hxspi->pBuffPtr++;
3418bb52:	68fb      	ldr	r3, [r7, #12]
3418bb54:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
3418bb56:	1c5a      	adds	r2, r3, #1
3418bb58:	68fb      	ldr	r3, [r7, #12]
3418bb5a:	645a      	str	r2, [r3, #68]	@ 0x44
        hxspi->XferCount--;
3418bb5c:	68fb      	ldr	r3, [r7, #12]
3418bb5e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
3418bb60:	1e5a      	subs	r2, r3, #1
3418bb62:	68fb      	ldr	r3, [r7, #12]
3418bb64:	64da      	str	r2, [r3, #76]	@ 0x4c
      } while (hxspi->XferCount > 0U);
3418bb66:	68fb      	ldr	r3, [r7, #12]
3418bb68:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
3418bb6a:	2b00      	cmp	r3, #0
3418bb6c:	d1dc      	bne.n	3418bb28 <HAL_XSPI_Receive+0xae>
3418bb6e:	e000      	b.n	3418bb72 <HAL_XSPI_Receive+0xf8>
          break;
3418bb70:	bf00      	nop

      if (status == HAL_OK)
3418bb72:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
3418bb76:	2b00      	cmp	r3, #0
3418bb78:	d11c      	bne.n	3418bbb4 <HAL_XSPI_Receive+0x13a>
      {
        /* Wait till transfer complete flag is set to go back in idle state */
        status = XSPI_WaitFlagStateUntilTimeout(hxspi, HAL_XSPI_FLAG_TC, SET, tickstart, Timeout);
3418bb7a:	687b      	ldr	r3, [r7, #4]
3418bb7c:	9300      	str	r3, [sp, #0]
3418bb7e:	6a3b      	ldr	r3, [r7, #32]
3418bb80:	2201      	movs	r2, #1
3418bb82:	2102      	movs	r1, #2
3418bb84:	68f8      	ldr	r0, [r7, #12]
3418bb86:	f000 fad3 	bl	3418c130 <XSPI_WaitFlagStateUntilTimeout>
3418bb8a:	4603      	mov	r3, r0
3418bb8c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

        if (status == HAL_OK)
3418bb90:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
3418bb94:	2b00      	cmp	r3, #0
3418bb96:	d10d      	bne.n	3418bbb4 <HAL_XSPI_Receive+0x13a>
        {
          /* Clear transfer complete flag */
          HAL_XSPI_CLEAR_FLAG(hxspi, HAL_XSPI_FLAG_TC);
3418bb98:	68fb      	ldr	r3, [r7, #12]
3418bb9a:	681b      	ldr	r3, [r3, #0]
3418bb9c:	2202      	movs	r2, #2
3418bb9e:	625a      	str	r2, [r3, #36]	@ 0x24

          hxspi->State = HAL_XSPI_STATE_READY;
3418bba0:	68fb      	ldr	r3, [r7, #12]
3418bba2:	2202      	movs	r2, #2
3418bba4:	659a      	str	r2, [r3, #88]	@ 0x58
3418bba6:	e005      	b.n	3418bbb4 <HAL_XSPI_Receive+0x13a>
        }
      }
    }
    else
    {
      status = HAL_ERROR;
3418bba8:	2301      	movs	r3, #1
3418bbaa:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      hxspi->ErrorCode = HAL_XSPI_ERROR_INVALID_SEQUENCE;
3418bbae:	68fb      	ldr	r3, [r7, #12]
3418bbb0:	2210      	movs	r2, #16
3418bbb2:	65da      	str	r2, [r3, #92]	@ 0x5c
    }
  }

  return status;
3418bbb4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
3418bbb8:	4618      	mov	r0, r3
3418bbba:	3728      	adds	r7, #40	@ 0x28
3418bbbc:	46bd      	mov	sp, r7
3418bbbe:	bd80      	pop	{r7, pc}

3418bbc0 <HAL_XSPI_AutoPolling>:
  * @note   This function is used only in Automatic Polling Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_XSPI_AutoPolling(XSPI_HandleTypeDef *hxspi, const XSPI_AutoPollingTypeDef *pCfg,
                                       uint32_t Timeout)
{
3418bbc0:	b580      	push	{r7, lr}
3418bbc2:	b08a      	sub	sp, #40	@ 0x28
3418bbc4:	af02      	add	r7, sp, #8
3418bbc6:	60f8      	str	r0, [r7, #12]
3418bbc8:	60b9      	str	r1, [r7, #8]
3418bbca:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
3418bbcc:	f000 fe80 	bl	3418c8d0 <HAL_GetTick>
3418bbd0:	61b8      	str	r0, [r7, #24]
  uint32_t addr_reg = hxspi->Instance->AR;
3418bbd2:	68fb      	ldr	r3, [r7, #12]
3418bbd4:	681b      	ldr	r3, [r3, #0]
3418bbd6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
3418bbd8:	617b      	str	r3, [r7, #20]
  uint32_t ir_reg = hxspi->Instance->IR;
3418bbda:	68fb      	ldr	r3, [r7, #12]
3418bbdc:	681b      	ldr	r3, [r3, #0]
3418bbde:	f8d3 3110 	ldr.w	r3, [r3, #272]	@ 0x110
3418bbe2:	613b      	str	r3, [r7, #16]
  assert_param(IS_XSPI_AUTOMATIC_STOP(pCfg->AutomaticStop));
  assert_param(IS_XSPI_INTERVAL(pCfg->IntervalTime));
  assert_param(IS_XSPI_STATUS_BYTES_SIZE(dlr_reg + 1U));

  /* Check the state */
  if ((hxspi->State == HAL_XSPI_STATE_CMD_CFG) && (pCfg->AutomaticStop == HAL_XSPI_AUTOMATIC_STOP_ENABLE))
3418bbe4:	68fb      	ldr	r3, [r7, #12]
3418bbe6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
3418bbe8:	2b04      	cmp	r3, #4
3418bbea:	d167      	bne.n	3418bcbc <HAL_XSPI_AutoPolling+0xfc>
3418bbec:	68bb      	ldr	r3, [r7, #8]
3418bbee:	68db      	ldr	r3, [r3, #12]
3418bbf0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
3418bbf4:	d162      	bne.n	3418bcbc <HAL_XSPI_AutoPolling+0xfc>
  {
    /* Wait till busy flag is reset */
    status = XSPI_WaitFlagStateUntilTimeout(hxspi, HAL_XSPI_FLAG_BUSY, RESET, tickstart, Timeout);
3418bbf6:	687b      	ldr	r3, [r7, #4]
3418bbf8:	9300      	str	r3, [sp, #0]
3418bbfa:	69bb      	ldr	r3, [r7, #24]
3418bbfc:	2200      	movs	r2, #0
3418bbfe:	2120      	movs	r1, #32
3418bc00:	68f8      	ldr	r0, [r7, #12]
3418bc02:	f000 fa95 	bl	3418c130 <XSPI_WaitFlagStateUntilTimeout>
3418bc06:	4603      	mov	r3, r0
3418bc08:	77fb      	strb	r3, [r7, #31]

    if (status == HAL_OK)
3418bc0a:	7ffb      	ldrb	r3, [r7, #31]
3418bc0c:	2b00      	cmp	r3, #0
3418bc0e:	d152      	bne.n	3418bcb6 <HAL_XSPI_AutoPolling+0xf6>
    {
      /* Configure registers */
      WRITE_REG(hxspi->Instance->PSMAR, pCfg->MatchValue);
3418bc10:	68fb      	ldr	r3, [r7, #12]
3418bc12:	681b      	ldr	r3, [r3, #0]
3418bc14:	68ba      	ldr	r2, [r7, #8]
3418bc16:	6812      	ldr	r2, [r2, #0]
3418bc18:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
      WRITE_REG(hxspi->Instance->PSMKR, pCfg->MatchMask);
3418bc1c:	68fb      	ldr	r3, [r7, #12]
3418bc1e:	681b      	ldr	r3, [r3, #0]
3418bc20:	68ba      	ldr	r2, [r7, #8]
3418bc22:	6852      	ldr	r2, [r2, #4]
3418bc24:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
      WRITE_REG(hxspi->Instance->PIR,   pCfg->IntervalTime);
3418bc28:	68fb      	ldr	r3, [r7, #12]
3418bc2a:	681b      	ldr	r3, [r3, #0]
3418bc2c:	68ba      	ldr	r2, [r7, #8]
3418bc2e:	6912      	ldr	r2, [r2, #16]
3418bc30:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      MODIFY_REG(hxspi->Instance->CR, (XSPI_CR_PMM | XSPI_CR_APMS | XSPI_CR_FMODE),
3418bc34:	68fb      	ldr	r3, [r7, #12]
3418bc36:	681b      	ldr	r3, [r3, #0]
3418bc38:	681b      	ldr	r3, [r3, #0]
3418bc3a:	f023 5243 	bic.w	r2, r3, #817889280	@ 0x30c00000
3418bc3e:	68bb      	ldr	r3, [r7, #8]
3418bc40:	6899      	ldr	r1, [r3, #8]
3418bc42:	68bb      	ldr	r3, [r7, #8]
3418bc44:	68db      	ldr	r3, [r3, #12]
3418bc46:	430b      	orrs	r3, r1
3418bc48:	431a      	orrs	r2, r3
3418bc4a:	68fb      	ldr	r3, [r7, #12]
3418bc4c:	681b      	ldr	r3, [r3, #0]
3418bc4e:	f042 5200 	orr.w	r2, r2, #536870912	@ 0x20000000
3418bc52:	601a      	str	r2, [r3, #0]
                 (pCfg->MatchMode | pCfg->AutomaticStop | XSPI_FUNCTIONAL_MODE_AUTO_POLLING));

      /* Trig the transfer by re-writing address or instruction register */
      if (hxspi->Init.MemoryType == HAL_XSPI_MEMTYPE_HYPERBUS)
3418bc54:	68fb      	ldr	r3, [r7, #12]
3418bc56:	68db      	ldr	r3, [r3, #12]
3418bc58:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
3418bc5c:	d104      	bne.n	3418bc68 <HAL_XSPI_AutoPolling+0xa8>
      {
        WRITE_REG(hxspi->Instance->AR, addr_reg);
3418bc5e:	68fb      	ldr	r3, [r7, #12]
3418bc60:	681b      	ldr	r3, [r3, #0]
3418bc62:	697a      	ldr	r2, [r7, #20]
3418bc64:	649a      	str	r2, [r3, #72]	@ 0x48
3418bc66:	e011      	b.n	3418bc8c <HAL_XSPI_AutoPolling+0xcc>
      }
      else
      {
        if (READ_BIT(hxspi->Instance->CCR, XSPI_CCR_ADMODE) != HAL_XSPI_ADDRESS_NONE)
3418bc68:	68fb      	ldr	r3, [r7, #12]
3418bc6a:	681b      	ldr	r3, [r3, #0]
3418bc6c:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
3418bc70:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
3418bc74:	2b00      	cmp	r3, #0
3418bc76:	d004      	beq.n	3418bc82 <HAL_XSPI_AutoPolling+0xc2>
        {
          WRITE_REG(hxspi->Instance->AR, addr_reg);
3418bc78:	68fb      	ldr	r3, [r7, #12]
3418bc7a:	681b      	ldr	r3, [r3, #0]
3418bc7c:	697a      	ldr	r2, [r7, #20]
3418bc7e:	649a      	str	r2, [r3, #72]	@ 0x48
3418bc80:	e004      	b.n	3418bc8c <HAL_XSPI_AutoPolling+0xcc>
        }
        else
        {
          WRITE_REG(hxspi->Instance->IR, ir_reg);
3418bc82:	68fb      	ldr	r3, [r7, #12]
3418bc84:	681b      	ldr	r3, [r3, #0]
3418bc86:	693a      	ldr	r2, [r7, #16]
3418bc88:	f8c3 2110 	str.w	r2, [r3, #272]	@ 0x110
        }
      }

      /* Wait till status match flag is set to go back in idle state */
      status = XSPI_WaitFlagStateUntilTimeout(hxspi, HAL_XSPI_FLAG_SM, SET, tickstart, Timeout);
3418bc8c:	687b      	ldr	r3, [r7, #4]
3418bc8e:	9300      	str	r3, [sp, #0]
3418bc90:	69bb      	ldr	r3, [r7, #24]
3418bc92:	2201      	movs	r2, #1
3418bc94:	2108      	movs	r1, #8
3418bc96:	68f8      	ldr	r0, [r7, #12]
3418bc98:	f000 fa4a 	bl	3418c130 <XSPI_WaitFlagStateUntilTimeout>
3418bc9c:	4603      	mov	r3, r0
3418bc9e:	77fb      	strb	r3, [r7, #31]

      if (status == HAL_OK)
3418bca0:	7ffb      	ldrb	r3, [r7, #31]
3418bca2:	2b00      	cmp	r3, #0
3418bca4:	d110      	bne.n	3418bcc8 <HAL_XSPI_AutoPolling+0x108>
      {
        /* Clear status match flag */
        HAL_XSPI_CLEAR_FLAG(hxspi, HAL_XSPI_FLAG_SM);
3418bca6:	68fb      	ldr	r3, [r7, #12]
3418bca8:	681b      	ldr	r3, [r3, #0]
3418bcaa:	2208      	movs	r2, #8
3418bcac:	625a      	str	r2, [r3, #36]	@ 0x24

        hxspi->State = HAL_XSPI_STATE_READY;
3418bcae:	68fb      	ldr	r3, [r7, #12]
3418bcb0:	2202      	movs	r2, #2
3418bcb2:	659a      	str	r2, [r3, #88]	@ 0x58
    if (status == HAL_OK)
3418bcb4:	e008      	b.n	3418bcc8 <HAL_XSPI_AutoPolling+0x108>
      }
    }
    else
    {
      status = HAL_BUSY;
3418bcb6:	2302      	movs	r3, #2
3418bcb8:	77fb      	strb	r3, [r7, #31]
    if (status == HAL_OK)
3418bcba:	e005      	b.n	3418bcc8 <HAL_XSPI_AutoPolling+0x108>
    }
  }
  else
  {
    status = HAL_ERROR;
3418bcbc:	2301      	movs	r3, #1
3418bcbe:	77fb      	strb	r3, [r7, #31]
    hxspi->ErrorCode = HAL_XSPI_ERROR_INVALID_SEQUENCE;
3418bcc0:	68fb      	ldr	r3, [r7, #12]
3418bcc2:	2210      	movs	r2, #16
3418bcc4:	65da      	str	r2, [r3, #92]	@ 0x5c
3418bcc6:	e000      	b.n	3418bcca <HAL_XSPI_AutoPolling+0x10a>
    if (status == HAL_OK)
3418bcc8:	bf00      	nop
  }

  return status;
3418bcca:	7ffb      	ldrb	r3, [r7, #31]
}
3418bccc:	4618      	mov	r0, r3
3418bcce:	3720      	adds	r7, #32
3418bcd0:	46bd      	mov	sp, r7
3418bcd2:	bd80      	pop	{r7, pc}

3418bcd4 <HAL_XSPI_MemoryMapped>:
  * @param  pCfg   : Pointer to structure that contains the memory mapped configuration information.
  * @note   This function is used only in Memory mapped Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_XSPI_MemoryMapped(XSPI_HandleTypeDef *hxspi, const XSPI_MemoryMappedTypeDef *pCfg)
{
3418bcd4:	b580      	push	{r7, lr}
3418bcd6:	b086      	sub	sp, #24
3418bcd8:	af02      	add	r7, sp, #8
3418bcda:	6078      	str	r0, [r7, #4]
3418bcdc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
3418bcde:	f000 fdf7 	bl	3418c8d0 <HAL_GetTick>
3418bce2:	60b8      	str	r0, [r7, #8]
  /* Check the parameters of the memory-mapped configuration structure */
  assert_param(IS_XSPI_TIMEOUT_ACTIVATION(pCfg->TimeOutActivation));
  assert_param(IS_XSPI_NO_PREFETCH_DATA(pCfg->NoPrefetchData));

  /* Check the state */
  if (hxspi->State == HAL_XSPI_STATE_CMD_CFG)
3418bce4:	687b      	ldr	r3, [r7, #4]
3418bce6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
3418bce8:	2b04      	cmp	r3, #4
3418bcea:	d155      	bne.n	3418bd98 <HAL_XSPI_MemoryMapped+0xc4>
  {
    /* Wait till busy flag is reset */
    status = XSPI_WaitFlagStateUntilTimeout(hxspi, HAL_XSPI_FLAG_BUSY, RESET, tickstart, hxspi->Timeout);
3418bcec:	687b      	ldr	r3, [r7, #4]
3418bcee:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
3418bcf0:	9300      	str	r3, [sp, #0]
3418bcf2:	68bb      	ldr	r3, [r7, #8]
3418bcf4:	2200      	movs	r2, #0
3418bcf6:	2120      	movs	r1, #32
3418bcf8:	6878      	ldr	r0, [r7, #4]
3418bcfa:	f000 fa19 	bl	3418c130 <XSPI_WaitFlagStateUntilTimeout>
3418bcfe:	4603      	mov	r3, r0
3418bd00:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
3418bd02:	7bfb      	ldrb	r3, [r7, #15]
3418bd04:	2b00      	cmp	r3, #0
3418bd06:	d14c      	bne.n	3418bda2 <HAL_XSPI_MemoryMapped+0xce>
    {
      hxspi->State = HAL_XSPI_STATE_BUSY_MEM_MAPPED;
3418bd08:	687b      	ldr	r3, [r7, #4]
3418bd0a:	2288      	movs	r2, #136	@ 0x88
3418bd0c:	659a      	str	r2, [r3, #88]	@ 0x58

      if (pCfg->NoPrefetchData == HAL_XSPI_AUTOMATIC_PREFETCH_DISABLE)
3418bd0e:	683b      	ldr	r3, [r7, #0]
3418bd10:	689b      	ldr	r3, [r3, #8]
3418bd12:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
3418bd16:	d10b      	bne.n	3418bd30 <HAL_XSPI_MemoryMapped+0x5c>
      {
        /* Configure register */
        MODIFY_REG(hxspi->Instance->CR, XSPI_CR_NOPREF, pCfg->NoPrefetchData);
3418bd18:	687b      	ldr	r3, [r7, #4]
3418bd1a:	681b      	ldr	r3, [r3, #0]
3418bd1c:	681b      	ldr	r3, [r3, #0]
3418bd1e:	f023 7100 	bic.w	r1, r3, #33554432	@ 0x2000000
3418bd22:	683b      	ldr	r3, [r7, #0]
3418bd24:	689a      	ldr	r2, [r3, #8]
3418bd26:	687b      	ldr	r3, [r7, #4]
3418bd28:	681b      	ldr	r3, [r3, #0]
3418bd2a:	430a      	orrs	r2, r1
3418bd2c:	601a      	str	r2, [r3, #0]
3418bd2e:	e00d      	b.n	3418bd4c <HAL_XSPI_MemoryMapped+0x78>
      else
      {
        assert_param(IS_XSPI_NO_PREFETCH_AXI(pCfg->NoPrefetchAXI));

        /* Configure register */
        MODIFY_REG(hxspi->Instance->CR, (XSPI_CR_NOPREF | XSPI_CR_NOPREF_AXI),
3418bd30:	687b      	ldr	r3, [r7, #4]
3418bd32:	681b      	ldr	r3, [r3, #0]
3418bd34:	681b      	ldr	r3, [r3, #0]
3418bd36:	f023 61c0 	bic.w	r1, r3, #100663296	@ 0x6000000
3418bd3a:	683b      	ldr	r3, [r7, #0]
3418bd3c:	689a      	ldr	r2, [r3, #8]
3418bd3e:	683b      	ldr	r3, [r7, #0]
3418bd40:	68db      	ldr	r3, [r3, #12]
3418bd42:	431a      	orrs	r2, r3
3418bd44:	687b      	ldr	r3, [r7, #4]
3418bd46:	681b      	ldr	r3, [r3, #0]
3418bd48:	430a      	orrs	r2, r1
3418bd4a:	601a      	str	r2, [r3, #0]
                   (pCfg->NoPrefetchData | pCfg->NoPrefetchAXI));
      }
      if (pCfg->TimeOutActivation == HAL_XSPI_TIMEOUT_COUNTER_ENABLE)
3418bd4c:	683b      	ldr	r3, [r7, #0]
3418bd4e:	681b      	ldr	r3, [r3, #0]
3418bd50:	2b08      	cmp	r3, #8
3418bd52:	d111      	bne.n	3418bd78 <HAL_XSPI_MemoryMapped+0xa4>
      {
        assert_param(IS_XSPI_TIMEOUT_PERIOD(pCfg->TimeoutPeriodClock));

        /* Configure register */
        WRITE_REG(hxspi->Instance->LPTR, pCfg->TimeoutPeriodClock);
3418bd54:	687b      	ldr	r3, [r7, #4]
3418bd56:	681b      	ldr	r3, [r3, #0]
3418bd58:	683a      	ldr	r2, [r7, #0]
3418bd5a:	6852      	ldr	r2, [r2, #4]
3418bd5c:	f8c3 2130 	str.w	r2, [r3, #304]	@ 0x130

        /* Clear flags related to interrupt */
        HAL_XSPI_CLEAR_FLAG(hxspi, HAL_XSPI_FLAG_TO);
3418bd60:	687b      	ldr	r3, [r7, #4]
3418bd62:	681b      	ldr	r3, [r3, #0]
3418bd64:	2210      	movs	r2, #16
3418bd66:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Enable the timeout interrupt */
        HAL_XSPI_ENABLE_IT(hxspi, HAL_XSPI_IT_TO);
3418bd68:	687b      	ldr	r3, [r7, #4]
3418bd6a:	681b      	ldr	r3, [r3, #0]
3418bd6c:	681a      	ldr	r2, [r3, #0]
3418bd6e:	687b      	ldr	r3, [r7, #4]
3418bd70:	681b      	ldr	r3, [r3, #0]
3418bd72:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
3418bd76:	601a      	str	r2, [r3, #0]
      }

      /* Configure CR register with functional mode as memory-mapped */
      MODIFY_REG(hxspi->Instance->CR, (XSPI_CR_TCEN | XSPI_CR_FMODE),
3418bd78:	687b      	ldr	r3, [r7, #4]
3418bd7a:	681b      	ldr	r3, [r3, #0]
3418bd7c:	681b      	ldr	r3, [r3, #0]
3418bd7e:	f023 5340 	bic.w	r3, r3, #805306368	@ 0x30000000
3418bd82:	f023 0308 	bic.w	r3, r3, #8
3418bd86:	683a      	ldr	r2, [r7, #0]
3418bd88:	6812      	ldr	r2, [r2, #0]
3418bd8a:	431a      	orrs	r2, r3
3418bd8c:	687b      	ldr	r3, [r7, #4]
3418bd8e:	681b      	ldr	r3, [r3, #0]
3418bd90:	f042 5240 	orr.w	r2, r2, #805306368	@ 0x30000000
3418bd94:	601a      	str	r2, [r3, #0]
3418bd96:	e004      	b.n	3418bda2 <HAL_XSPI_MemoryMapped+0xce>
                 (pCfg->TimeOutActivation | XSPI_FUNCTIONAL_MODE_MEMORY_MAPPED));
    }
  }
  else
  {
    status = HAL_ERROR;
3418bd98:	2301      	movs	r3, #1
3418bd9a:	73fb      	strb	r3, [r7, #15]
    hxspi->ErrorCode = HAL_XSPI_ERROR_INVALID_SEQUENCE;
3418bd9c:	687b      	ldr	r3, [r7, #4]
3418bd9e:	2210      	movs	r2, #16
3418bda0:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  return status;
3418bda2:	7bfb      	ldrb	r3, [r7, #15]
}
3418bda4:	4618      	mov	r0, r3
3418bda6:	3710      	adds	r7, #16
3418bda8:	46bd      	mov	sp, r7
3418bdaa:	bd80      	pop	{r7, pc}

3418bdac <HAL_XSPI_Abort>:
  * @brief  Abort the current operation, return to the indirect mode.
  * @param  hxspi : XSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_XSPI_Abort(XSPI_HandleTypeDef *hxspi)
{
3418bdac:	b580      	push	{r7, lr}
3418bdae:	b086      	sub	sp, #24
3418bdb0:	af02      	add	r7, sp, #8
3418bdb2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
3418bdb4:	2300      	movs	r3, #0
3418bdb6:	73fb      	strb	r3, [r7, #15]
  uint32_t tickstart = HAL_GetTick();
3418bdb8:	f000 fd8a 	bl	3418c8d0 <HAL_GetTick>
3418bdbc:	60b8      	str	r0, [r7, #8]

  /* Check if the state is not in reset state */
  if (hxspi->State != HAL_XSPI_STATE_RESET)
3418bdbe:	687b      	ldr	r3, [r7, #4]
3418bdc0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
3418bdc2:	2b00      	cmp	r3, #0
3418bdc4:	d06f      	beq.n	3418bea6 <HAL_XSPI_Abort+0xfa>
  {
    /* Check if the DMA is enabled */
    if ((hxspi->Instance->CR & XSPI_CR_DMAEN) != 0U)
3418bdc6:	687b      	ldr	r3, [r7, #4]
3418bdc8:	681b      	ldr	r3, [r3, #0]
3418bdca:	681b      	ldr	r3, [r3, #0]
3418bdcc:	f003 0304 	and.w	r3, r3, #4
3418bdd0:	2b00      	cmp	r3, #0
3418bdd2:	d021      	beq.n	3418be18 <HAL_XSPI_Abort+0x6c>
    {
      /* Disable the DMA transfer on the XSPI side */
      CLEAR_BIT(hxspi->Instance->CR, XSPI_CR_DMAEN);
3418bdd4:	687b      	ldr	r3, [r7, #4]
3418bdd6:	681b      	ldr	r3, [r3, #0]
3418bdd8:	681a      	ldr	r2, [r3, #0]
3418bdda:	687b      	ldr	r3, [r7, #4]
3418bddc:	681b      	ldr	r3, [r3, #0]
3418bdde:	f022 0204 	bic.w	r2, r2, #4
3418bde2:	601a      	str	r2, [r3, #0]

      /* Disable the DMA transmit on the DMA side */
      status = HAL_DMA_Abort(hxspi->hdmatx);
3418bde4:	687b      	ldr	r3, [r7, #4]
3418bde6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
3418bde8:	4618      	mov	r0, r3
3418bdea:	f7f5 fcab 	bl	34181744 <HAL_DMA_Abort>
3418bdee:	4603      	mov	r3, r0
3418bdf0:	73fb      	strb	r3, [r7, #15]
      if (status != HAL_OK)
3418bdf2:	7bfb      	ldrb	r3, [r7, #15]
3418bdf4:	2b00      	cmp	r3, #0
3418bdf6:	d002      	beq.n	3418bdfe <HAL_XSPI_Abort+0x52>
      {
        hxspi->ErrorCode = HAL_XSPI_ERROR_DMA;
3418bdf8:	687b      	ldr	r3, [r7, #4]
3418bdfa:	2204      	movs	r2, #4
3418bdfc:	65da      	str	r2, [r3, #92]	@ 0x5c
      }

      /* Disable the DMA receive on the DMA side */
      status = HAL_DMA_Abort(hxspi->hdmarx);
3418bdfe:	687b      	ldr	r3, [r7, #4]
3418be00:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
3418be02:	4618      	mov	r0, r3
3418be04:	f7f5 fc9e 	bl	34181744 <HAL_DMA_Abort>
3418be08:	4603      	mov	r3, r0
3418be0a:	73fb      	strb	r3, [r7, #15]
      if (status != HAL_OK)
3418be0c:	7bfb      	ldrb	r3, [r7, #15]
3418be0e:	2b00      	cmp	r3, #0
3418be10:	d002      	beq.n	3418be18 <HAL_XSPI_Abort+0x6c>
      {
        hxspi->ErrorCode = HAL_XSPI_ERROR_DMA;
3418be12:	687b      	ldr	r3, [r7, #4]
3418be14:	2204      	movs	r2, #4
3418be16:	65da      	str	r2, [r3, #92]	@ 0x5c
      }
    }

    if (HAL_XSPI_GET_FLAG(hxspi, HAL_XSPI_FLAG_BUSY) != RESET)
3418be18:	687b      	ldr	r3, [r7, #4]
3418be1a:	681b      	ldr	r3, [r3, #0]
3418be1c:	6a1b      	ldr	r3, [r3, #32]
3418be1e:	f003 0320 	and.w	r3, r3, #32
3418be22:	2b00      	cmp	r3, #0
3418be24:	d033      	beq.n	3418be8e <HAL_XSPI_Abort+0xe2>
    {
      /* Perform an abort of the XSPI */
      SET_BIT(hxspi->Instance->CR, XSPI_CR_ABORT);
3418be26:	687b      	ldr	r3, [r7, #4]
3418be28:	681b      	ldr	r3, [r3, #0]
3418be2a:	681a      	ldr	r2, [r3, #0]
3418be2c:	687b      	ldr	r3, [r7, #4]
3418be2e:	681b      	ldr	r3, [r3, #0]
3418be30:	f042 0202 	orr.w	r2, r2, #2
3418be34:	601a      	str	r2, [r3, #0]

      /* Wait until the transfer complete flag is set to go back in idle state */
      status = XSPI_WaitFlagStateUntilTimeout(hxspi, HAL_XSPI_FLAG_TC, SET, tickstart, hxspi->Timeout);
3418be36:	687b      	ldr	r3, [r7, #4]
3418be38:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
3418be3a:	9300      	str	r3, [sp, #0]
3418be3c:	68bb      	ldr	r3, [r7, #8]
3418be3e:	2201      	movs	r2, #1
3418be40:	2102      	movs	r1, #2
3418be42:	6878      	ldr	r0, [r7, #4]
3418be44:	f000 f974 	bl	3418c130 <XSPI_WaitFlagStateUntilTimeout>
3418be48:	4603      	mov	r3, r0
3418be4a:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
3418be4c:	7bfb      	ldrb	r3, [r7, #15]
3418be4e:	2b00      	cmp	r3, #0
3418be50:	d12e      	bne.n	3418beb0 <HAL_XSPI_Abort+0x104>
      {
        /* Clear transfer complete flag */
        HAL_XSPI_CLEAR_FLAG(hxspi, HAL_XSPI_FLAG_TC);
3418be52:	687b      	ldr	r3, [r7, #4]
3418be54:	681b      	ldr	r3, [r3, #0]
3418be56:	2202      	movs	r2, #2
3418be58:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Wait until the busy flag is reset to go back in idle state */
        status = XSPI_WaitFlagStateUntilTimeout(hxspi, HAL_XSPI_FLAG_BUSY, RESET, tickstart, hxspi->Timeout);
3418be5a:	687b      	ldr	r3, [r7, #4]
3418be5c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
3418be5e:	9300      	str	r3, [sp, #0]
3418be60:	68bb      	ldr	r3, [r7, #8]
3418be62:	2200      	movs	r2, #0
3418be64:	2120      	movs	r1, #32
3418be66:	6878      	ldr	r0, [r7, #4]
3418be68:	f000 f962 	bl	3418c130 <XSPI_WaitFlagStateUntilTimeout>
3418be6c:	4603      	mov	r3, r0
3418be6e:	73fb      	strb	r3, [r7, #15]

        if (status == HAL_OK)
3418be70:	7bfb      	ldrb	r3, [r7, #15]
3418be72:	2b00      	cmp	r3, #0
3418be74:	d11c      	bne.n	3418beb0 <HAL_XSPI_Abort+0x104>
        {
          /* Return to indirect mode */
          CLEAR_BIT(hxspi->Instance->CR, XSPI_CR_FMODE);
3418be76:	687b      	ldr	r3, [r7, #4]
3418be78:	681b      	ldr	r3, [r3, #0]
3418be7a:	681a      	ldr	r2, [r3, #0]
3418be7c:	687b      	ldr	r3, [r7, #4]
3418be7e:	681b      	ldr	r3, [r3, #0]
3418be80:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
3418be84:	601a      	str	r2, [r3, #0]

          hxspi->State = HAL_XSPI_STATE_READY;
3418be86:	687b      	ldr	r3, [r7, #4]
3418be88:	2202      	movs	r2, #2
3418be8a:	659a      	str	r2, [r3, #88]	@ 0x58
3418be8c:	e010      	b.n	3418beb0 <HAL_XSPI_Abort+0x104>
      }
    }
    else
    {
      /* Return to indirect mode */
      CLEAR_BIT(hxspi->Instance->CR, XSPI_CR_FMODE);
3418be8e:	687b      	ldr	r3, [r7, #4]
3418be90:	681b      	ldr	r3, [r3, #0]
3418be92:	681a      	ldr	r2, [r3, #0]
3418be94:	687b      	ldr	r3, [r7, #4]
3418be96:	681b      	ldr	r3, [r3, #0]
3418be98:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
3418be9c:	601a      	str	r2, [r3, #0]

      hxspi->State = HAL_XSPI_STATE_READY;
3418be9e:	687b      	ldr	r3, [r7, #4]
3418bea0:	2202      	movs	r2, #2
3418bea2:	659a      	str	r2, [r3, #88]	@ 0x58
3418bea4:	e004      	b.n	3418beb0 <HAL_XSPI_Abort+0x104>
    }
  }
  else
  {
    status = HAL_ERROR;
3418bea6:	2301      	movs	r3, #1
3418bea8:	73fb      	strb	r3, [r7, #15]
    hxspi->ErrorCode = HAL_XSPI_ERROR_INVALID_SEQUENCE;
3418beaa:	687b      	ldr	r3, [r7, #4]
3418beac:	2210      	movs	r2, #16
3418beae:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  return status;
3418beb0:	7bfb      	ldrb	r3, [r7, #15]
}
3418beb2:	4618      	mov	r0, r3
3418beb4:	3710      	adds	r7, #16
3418beb6:	46bd      	mov	sp, r7
3418beb8:	bd80      	pop	{r7, pc}

3418beba <HAL_XSPI_SetTimeout>:
  * @param  hxspi   : XSPI handle.
  * @param  Timeout : Timeout for the memory access.
  * @retval HAL state
  */
HAL_StatusTypeDef HAL_XSPI_SetTimeout(XSPI_HandleTypeDef *hxspi, uint32_t Timeout)
{
3418beba:	b480      	push	{r7}
3418bebc:	b083      	sub	sp, #12
3418bebe:	af00      	add	r7, sp, #0
3418bec0:	6078      	str	r0, [r7, #4]
3418bec2:	6039      	str	r1, [r7, #0]
  hxspi->Timeout = Timeout;
3418bec4:	687b      	ldr	r3, [r7, #4]
3418bec6:	683a      	ldr	r2, [r7, #0]
3418bec8:	661a      	str	r2, [r3, #96]	@ 0x60
  return HAL_OK;
3418beca:	2300      	movs	r3, #0
}
3418becc:	4618      	mov	r0, r3
3418bece:	370c      	adds	r7, #12
3418bed0:	46bd      	mov	sp, r7
3418bed2:	f85d 7b04 	ldr.w	r7, [sp], #4
3418bed6:	4770      	bx	lr

3418bed8 <HAL_XSPIM_Config>:
  * @param  pCfg     : Pointer to Configuration of the IO Manager for the instance
  * @param  Timeout : Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_XSPIM_Config(XSPI_HandleTypeDef *hxspi, const XSPIM_CfgTypeDef *pCfg, uint32_t Timeout)
{
3418bed8:	b580      	push	{r7, lr}
3418beda:	b08e      	sub	sp, #56	@ 0x38
3418bedc:	af00      	add	r7, sp, #0
3418bede:	60f8      	str	r0, [r7, #12]
3418bee0:	60b9      	str	r1, [r7, #8]
3418bee2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
3418bee4:	2300      	movs	r3, #0
3418bee6:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
  uint8_t index;
  uint8_t xspi_enabled = 0U;
3418beea:	2300      	movs	r3, #0
3418beec:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36

  XSPIM_CfgTypeDef IOM_cfg[XSPI_NB_INSTANCE] = {0};
3418bef0:	f107 0310 	add.w	r3, r7, #16
3418bef4:	2224      	movs	r2, #36	@ 0x24
3418bef6:	2100      	movs	r1, #0
3418bef8:	4618      	mov	r0, r3
3418befa:	f003 fdfb 	bl	3418faf4 <memset>
  assert_param(IS_XSPIM_NCS_OVR(pCfg->nCSOverride));
  assert_param(IS_XSPIM_IO_PORT(pCfg->IOPort));
  assert_param(IS_XSPIM_REQ2ACKTIME(pCfg->Req2AckTime));

  /**************** Get current configuration of the instances ****************/
  for (index = 0U; index < XSPI_NB_INSTANCE; index++)
3418befe:	2300      	movs	r3, #0
3418bf00:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
3418bf04:	e014      	b.n	3418bf30 <HAL_XSPIM_Config+0x58>
  {
    XSPIM_GetConfig(index + 1U, &(IOM_cfg[index]));
3418bf06:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
3418bf0a:	3301      	adds	r3, #1
3418bf0c:	b2d8      	uxtb	r0, r3
3418bf0e:	f897 2037 	ldrb.w	r2, [r7, #55]	@ 0x37
3418bf12:	f107 0110 	add.w	r1, r7, #16
3418bf16:	4613      	mov	r3, r2
3418bf18:	005b      	lsls	r3, r3, #1
3418bf1a:	4413      	add	r3, r2
3418bf1c:	009b      	lsls	r3, r3, #2
3418bf1e:	440b      	add	r3, r1
3418bf20:	4619      	mov	r1, r3
3418bf22:	f000 fad9 	bl	3418c4d8 <XSPIM_GetConfig>
  for (index = 0U; index < XSPI_NB_INSTANCE; index++)
3418bf26:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
3418bf2a:	3301      	adds	r3, #1
3418bf2c:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
3418bf30:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
3418bf34:	2b02      	cmp	r3, #2
3418bf36:	d9e6      	bls.n	3418bf06 <HAL_XSPIM_Config+0x2e>
  }

  /********** Disable all XSPI to configure XSPI IO Manager **********/
  if (__HAL_RCC_XSPI1_IS_CLK_ENABLED() != 0U)
3418bf38:	2020      	movs	r0, #32
3418bf3a:	f7ff fb73 	bl	3418b624 <LL_AHB5_GRP1_IsEnabledClock>
3418bf3e:	4603      	mov	r3, r0
3418bf40:	2b00      	cmp	r3, #0
3418bf42:	d011      	beq.n	3418bf68 <HAL_XSPIM_Config+0x90>
  {
    if ((XSPI1->CR & XSPI_CR_EN) != 0U)
3418bf44:	4b76      	ldr	r3, [pc, #472]	@ (3418c120 <HAL_XSPIM_Config+0x248>)
3418bf46:	681b      	ldr	r3, [r3, #0]
3418bf48:	f003 0301 	and.w	r3, r3, #1
3418bf4c:	2b00      	cmp	r3, #0
3418bf4e:	d00b      	beq.n	3418bf68 <HAL_XSPIM_Config+0x90>
    {
      CLEAR_BIT(XSPI1->CR, XSPI_CR_EN);
3418bf50:	4b73      	ldr	r3, [pc, #460]	@ (3418c120 <HAL_XSPIM_Config+0x248>)
3418bf52:	681b      	ldr	r3, [r3, #0]
3418bf54:	4a72      	ldr	r2, [pc, #456]	@ (3418c120 <HAL_XSPIM_Config+0x248>)
3418bf56:	f023 0301 	bic.w	r3, r3, #1
3418bf5a:	6013      	str	r3, [r2, #0]
      xspi_enabled |= 0x1U;
3418bf5c:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
3418bf60:	f043 0301 	orr.w	r3, r3, #1
3418bf64:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
    }
  }
  if (__HAL_RCC_XSPI2_IS_CLK_ENABLED() != 0U)
3418bf68:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
3418bf6c:	f7ff fb5a 	bl	3418b624 <LL_AHB5_GRP1_IsEnabledClock>
3418bf70:	4603      	mov	r3, r0
3418bf72:	2b00      	cmp	r3, #0
3418bf74:	d011      	beq.n	3418bf9a <HAL_XSPIM_Config+0xc2>
  {
    if ((XSPI2->CR & XSPI_CR_EN) != 0U)
3418bf76:	4b6b      	ldr	r3, [pc, #428]	@ (3418c124 <HAL_XSPIM_Config+0x24c>)
3418bf78:	681b      	ldr	r3, [r3, #0]
3418bf7a:	f003 0301 	and.w	r3, r3, #1
3418bf7e:	2b00      	cmp	r3, #0
3418bf80:	d00b      	beq.n	3418bf9a <HAL_XSPIM_Config+0xc2>
    {
      CLEAR_BIT(XSPI2->CR, XSPI_CR_EN);
3418bf82:	4b68      	ldr	r3, [pc, #416]	@ (3418c124 <HAL_XSPIM_Config+0x24c>)
3418bf84:	681b      	ldr	r3, [r3, #0]
3418bf86:	4a67      	ldr	r2, [pc, #412]	@ (3418c124 <HAL_XSPIM_Config+0x24c>)
3418bf88:	f023 0301 	bic.w	r3, r3, #1
3418bf8c:	6013      	str	r3, [r2, #0]
      xspi_enabled |= 0x2U;
3418bf8e:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
3418bf92:	f043 0302 	orr.w	r3, r3, #2
3418bf96:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
    }
  }
  if (__HAL_RCC_XSPI3_IS_CLK_ENABLED() != 0U)
3418bf9a:	f44f 3000 	mov.w	r0, #131072	@ 0x20000
3418bf9e:	f7ff fb41 	bl	3418b624 <LL_AHB5_GRP1_IsEnabledClock>
3418bfa2:	4603      	mov	r3, r0
3418bfa4:	2b00      	cmp	r3, #0
3418bfa6:	d011      	beq.n	3418bfcc <HAL_XSPIM_Config+0xf4>
  {
    if ((XSPI3->CR & XSPI_CR_EN) != 0U)
3418bfa8:	4b5f      	ldr	r3, [pc, #380]	@ (3418c128 <HAL_XSPIM_Config+0x250>)
3418bfaa:	681b      	ldr	r3, [r3, #0]
3418bfac:	f003 0301 	and.w	r3, r3, #1
3418bfb0:	2b00      	cmp	r3, #0
3418bfb2:	d00b      	beq.n	3418bfcc <HAL_XSPIM_Config+0xf4>
    {
      CLEAR_BIT(XSPI2->CR, XSPI_CR_EN);
3418bfb4:	4b5b      	ldr	r3, [pc, #364]	@ (3418c124 <HAL_XSPIM_Config+0x24c>)
3418bfb6:	681b      	ldr	r3, [r3, #0]
3418bfb8:	4a5a      	ldr	r2, [pc, #360]	@ (3418c124 <HAL_XSPIM_Config+0x24c>)
3418bfba:	f023 0301 	bic.w	r3, r3, #1
3418bfbe:	6013      	str	r3, [r2, #0]
      xspi_enabled |= 0x4U;
3418bfc0:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
3418bfc4:	f043 0304 	orr.w	r3, r3, #4
3418bfc8:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
    }
  }

  /***************** Deactivation of previous configuration *****************/
  CLEAR_REG(XSPIM->CR);
3418bfcc:	4b57      	ldr	r3, [pc, #348]	@ (3418c12c <HAL_XSPIM_Config+0x254>)
3418bfce:	2200      	movs	r2, #0
3418bfd0:	601a      	str	r2, [r3, #0]

  /******************** Activation of new configuration *********************/
  MODIFY_REG(XSPIM->CR, XSPIM_CR_REQ2ACK_TIME, ((pCfg->Req2AckTime - 1U) << XSPIM_CR_REQ2ACK_TIME_Pos));
3418bfd2:	4b56      	ldr	r3, [pc, #344]	@ (3418c12c <HAL_XSPIM_Config+0x254>)
3418bfd4:	681b      	ldr	r3, [r3, #0]
3418bfd6:	f423 027f 	bic.w	r2, r3, #16711680	@ 0xff0000
3418bfda:	68bb      	ldr	r3, [r7, #8]
3418bfdc:	689b      	ldr	r3, [r3, #8]
3418bfde:	3b01      	subs	r3, #1
3418bfe0:	041b      	lsls	r3, r3, #16
3418bfe2:	4952      	ldr	r1, [pc, #328]	@ (3418c12c <HAL_XSPIM_Config+0x254>)
3418bfe4:	4313      	orrs	r3, r2
3418bfe6:	600b      	str	r3, [r1, #0]

  if (hxspi->Instance == XSPI1)
3418bfe8:	68fb      	ldr	r3, [r7, #12]
3418bfea:	681b      	ldr	r3, [r3, #0]
3418bfec:	4a4c      	ldr	r2, [pc, #304]	@ (3418c120 <HAL_XSPIM_Config+0x248>)
3418bfee:	4293      	cmp	r3, r2
3418bff0:	d110      	bne.n	3418c014 <HAL_XSPIM_Config+0x13c>
  {
    IOM_cfg[0].IOPort = pCfg->IOPort ;
3418bff2:	68bb      	ldr	r3, [r7, #8]
3418bff4:	685b      	ldr	r3, [r3, #4]
3418bff6:	617b      	str	r3, [r7, #20]
    if (pCfg->nCSOverride != HAL_XSPI_CSSEL_OVR_DISABLED)
3418bff8:	68bb      	ldr	r3, [r7, #8]
3418bffa:	681b      	ldr	r3, [r3, #0]
3418bffc:	2b00      	cmp	r3, #0
3418bffe:	d03e      	beq.n	3418c07e <HAL_XSPIM_Config+0x1a6>
    {
      MODIFY_REG(XSPIM->CR, (XSPIM_CR_CSSEL_OVR_O1 | XSPIM_CR_CSSEL_OVR_EN), (pCfg->nCSOverride));
3418c000:	4b4a      	ldr	r3, [pc, #296]	@ (3418c12c <HAL_XSPIM_Config+0x254>)
3418c002:	681b      	ldr	r3, [r3, #0]
3418c004:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
3418c008:	68bb      	ldr	r3, [r7, #8]
3418c00a:	681b      	ldr	r3, [r3, #0]
3418c00c:	4947      	ldr	r1, [pc, #284]	@ (3418c12c <HAL_XSPIM_Config+0x254>)
3418c00e:	4313      	orrs	r3, r2
3418c010:	600b      	str	r3, [r1, #0]
3418c012:	e034      	b.n	3418c07e <HAL_XSPIM_Config+0x1a6>
    else
    {
      /* Nothing to do */
    }
  }
  else if (hxspi->Instance == XSPI2)
3418c014:	68fb      	ldr	r3, [r7, #12]
3418c016:	681b      	ldr	r3, [r3, #0]
3418c018:	4a42      	ldr	r2, [pc, #264]	@ (3418c124 <HAL_XSPIM_Config+0x24c>)
3418c01a:	4293      	cmp	r3, r2
3418c01c:	d110      	bne.n	3418c040 <HAL_XSPIM_Config+0x168>
  {
    IOM_cfg[1].IOPort = pCfg->IOPort ;
3418c01e:	68bb      	ldr	r3, [r7, #8]
3418c020:	685b      	ldr	r3, [r3, #4]
3418c022:	623b      	str	r3, [r7, #32]
    if (pCfg->nCSOverride != HAL_XSPI_CSSEL_OVR_DISABLED)
3418c024:	68bb      	ldr	r3, [r7, #8]
3418c026:	681b      	ldr	r3, [r3, #0]
3418c028:	2b00      	cmp	r3, #0
3418c02a:	d028      	beq.n	3418c07e <HAL_XSPIM_Config+0x1a6>
    {
      MODIFY_REG(XSPIM->CR, (XSPIM_CR_CSSEL_OVR_O2 | XSPIM_CR_CSSEL_OVR_EN), (pCfg->nCSOverride));
3418c02c:	4b3f      	ldr	r3, [pc, #252]	@ (3418c12c <HAL_XSPIM_Config+0x254>)
3418c02e:	681b      	ldr	r3, [r3, #0]
3418c030:	f023 0250 	bic.w	r2, r3, #80	@ 0x50
3418c034:	68bb      	ldr	r3, [r7, #8]
3418c036:	681b      	ldr	r3, [r3, #0]
3418c038:	493c      	ldr	r1, [pc, #240]	@ (3418c12c <HAL_XSPIM_Config+0x254>)
3418c03a:	4313      	orrs	r3, r2
3418c03c:	600b      	str	r3, [r1, #0]
3418c03e:	e01e      	b.n	3418c07e <HAL_XSPIM_Config+0x1a6>
    else
    {
      /* Nothing to do */
    }
  }
  else if (hxspi->Instance == XSPI3)
3418c040:	68fb      	ldr	r3, [r7, #12]
3418c042:	681b      	ldr	r3, [r3, #0]
3418c044:	4a38      	ldr	r2, [pc, #224]	@ (3418c128 <HAL_XSPIM_Config+0x250>)
3418c046:	4293      	cmp	r3, r2
3418c048:	d111      	bne.n	3418c06e <HAL_XSPIM_Config+0x196>
  {
    if (pCfg->IOPort == HAL_XSPIM_IOPORT_1)
3418c04a:	68bb      	ldr	r3, [r7, #8]
3418c04c:	685b      	ldr	r3, [r3, #4]
3418c04e:	2b00      	cmp	r3, #0
3418c050:	d104      	bne.n	3418c05c <HAL_XSPIM_Config+0x184>
    {
      IOM_cfg[0].IOPort = HAL_XSPIM_IOPORT_2 ;
3418c052:	2301      	movs	r3, #1
3418c054:	617b      	str	r3, [r7, #20]
      IOM_cfg[1].IOPort = HAL_XSPIM_IOPORT_2 ;
3418c056:	2301      	movs	r3, #1
3418c058:	623b      	str	r3, [r7, #32]
3418c05a:	e010      	b.n	3418c07e <HAL_XSPIM_Config+0x1a6>
    }
    else if (pCfg->IOPort == HAL_XSPIM_IOPORT_2)
3418c05c:	68bb      	ldr	r3, [r7, #8]
3418c05e:	685b      	ldr	r3, [r3, #4]
3418c060:	2b01      	cmp	r3, #1
3418c062:	d10c      	bne.n	3418c07e <HAL_XSPIM_Config+0x1a6>
    {
      IOM_cfg[0].IOPort = HAL_XSPIM_IOPORT_1 ;
3418c064:	2300      	movs	r3, #0
3418c066:	617b      	str	r3, [r7, #20]
      IOM_cfg[1].IOPort = HAL_XSPIM_IOPORT_1 ;
3418c068:	2300      	movs	r3, #0
3418c06a:	623b      	str	r3, [r7, #32]
3418c06c:	e007      	b.n	3418c07e <HAL_XSPIM_Config+0x1a6>
      /* Nothing to do */
    }
  }
  else
  {
    hxspi->ErrorCode |= HAL_XSPI_ERROR_INVALID_PARAM;
3418c06e:	68fb      	ldr	r3, [r7, #12]
3418c070:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
3418c072:	f043 0208 	orr.w	r2, r3, #8
3418c076:	68fb      	ldr	r3, [r7, #12]
3418c078:	65da      	str	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
3418c07a:	2301      	movs	r3, #1
3418c07c:	e04c      	b.n	3418c118 <HAL_XSPIM_Config+0x240>
  }

  for (index = 0U; index < (XSPI_NB_INSTANCE - 2U); index++)
3418c07e:	2300      	movs	r3, #0
3418c080:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
3418c084:	e02a      	b.n	3418c0dc <HAL_XSPIM_Config+0x204>
  {
    if (IOM_cfg[index].IOPort == IOM_cfg[index + 1U].IOPort)
3418c086:	f897 2037 	ldrb.w	r2, [r7, #55]	@ 0x37
3418c08a:	4613      	mov	r3, r2
3418c08c:	005b      	lsls	r3, r3, #1
3418c08e:	4413      	add	r3, r2
3418c090:	009b      	lsls	r3, r3, #2
3418c092:	3338      	adds	r3, #56	@ 0x38
3418c094:	443b      	add	r3, r7
3418c096:	3b24      	subs	r3, #36	@ 0x24
3418c098:	6819      	ldr	r1, [r3, #0]
3418c09a:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
3418c09e:	1c5a      	adds	r2, r3, #1
3418c0a0:	4613      	mov	r3, r2
3418c0a2:	005b      	lsls	r3, r3, #1
3418c0a4:	4413      	add	r3, r2
3418c0a6:	009b      	lsls	r3, r3, #2
3418c0a8:	3338      	adds	r3, #56	@ 0x38
3418c0aa:	443b      	add	r3, r7
3418c0ac:	3b24      	subs	r3, #36	@ 0x24
3418c0ae:	681b      	ldr	r3, [r3, #0]
3418c0b0:	4299      	cmp	r1, r3
3418c0b2:	d105      	bne.n	3418c0c0 <HAL_XSPIM_Config+0x1e8>
    {
      /*Mux*/
      SET_BIT(XSPIM->CR, XSPIM_CR_MUXEN);
3418c0b4:	4b1d      	ldr	r3, [pc, #116]	@ (3418c12c <HAL_XSPIM_Config+0x254>)
3418c0b6:	681b      	ldr	r3, [r3, #0]
3418c0b8:	4a1c      	ldr	r2, [pc, #112]	@ (3418c12c <HAL_XSPIM_Config+0x254>)
3418c0ba:	f043 0301 	orr.w	r3, r3, #1
3418c0be:	6013      	str	r3, [r2, #0]
    }
    else
    {
      /* Nothing to do */
    }
    if (IOM_cfg[0].IOPort == HAL_XSPIM_IOPORT_2)
3418c0c0:	697b      	ldr	r3, [r7, #20]
3418c0c2:	2b01      	cmp	r3, #1
3418c0c4:	d105      	bne.n	3418c0d2 <HAL_XSPIM_Config+0x1fa>
    {
      /*Mode*/
      SET_BIT(XSPIM->CR, XSPIM_CR_MODE);
3418c0c6:	4b19      	ldr	r3, [pc, #100]	@ (3418c12c <HAL_XSPIM_Config+0x254>)
3418c0c8:	681b      	ldr	r3, [r3, #0]
3418c0ca:	4a18      	ldr	r2, [pc, #96]	@ (3418c12c <HAL_XSPIM_Config+0x254>)
3418c0cc:	f043 0302 	orr.w	r3, r3, #2
3418c0d0:	6013      	str	r3, [r2, #0]
  for (index = 0U; index < (XSPI_NB_INSTANCE - 2U); index++)
3418c0d2:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
3418c0d6:	3301      	adds	r3, #1
3418c0d8:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
3418c0dc:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
3418c0e0:	2b00      	cmp	r3, #0
3418c0e2:	d0d0      	beq.n	3418c086 <HAL_XSPIM_Config+0x1ae>
      /* Nothing to do */
    }
  }

  /******* Re-enable both XSPI after configure XSPI IO Manager ********/
  if ((xspi_enabled & 0x1U) != 0U)
3418c0e4:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
3418c0e8:	f003 0301 	and.w	r3, r3, #1
3418c0ec:	2b00      	cmp	r3, #0
3418c0ee:	d005      	beq.n	3418c0fc <HAL_XSPIM_Config+0x224>
  {
    SET_BIT(XSPI1->CR, XSPI_CR_EN);
3418c0f0:	4b0b      	ldr	r3, [pc, #44]	@ (3418c120 <HAL_XSPIM_Config+0x248>)
3418c0f2:	681b      	ldr	r3, [r3, #0]
3418c0f4:	4a0a      	ldr	r2, [pc, #40]	@ (3418c120 <HAL_XSPIM_Config+0x248>)
3418c0f6:	f043 0301 	orr.w	r3, r3, #1
3418c0fa:	6013      	str	r3, [r2, #0]
  }
  if ((xspi_enabled & 0x2U) != 0U)
3418c0fc:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
3418c100:	f003 0302 	and.w	r3, r3, #2
3418c104:	2b00      	cmp	r3, #0
3418c106:	d005      	beq.n	3418c114 <HAL_XSPIM_Config+0x23c>
  {
    SET_BIT(XSPI2->CR, XSPI_CR_EN);
3418c108:	4b06      	ldr	r3, [pc, #24]	@ (3418c124 <HAL_XSPIM_Config+0x24c>)
3418c10a:	681b      	ldr	r3, [r3, #0]
3418c10c:	4a05      	ldr	r2, [pc, #20]	@ (3418c124 <HAL_XSPIM_Config+0x24c>)
3418c10e:	f043 0301 	orr.w	r3, r3, #1
3418c112:	6013      	str	r3, [r2, #0]
  }

  return status;
3418c114:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
}
3418c118:	4618      	mov	r0, r3
3418c11a:	3738      	adds	r7, #56	@ 0x38
3418c11c:	46bd      	mov	sp, r7
3418c11e:	bd80      	pop	{r7, pc}
3418c120:	58025000 	.word	0x58025000
3418c124:	5802a000 	.word	0x5802a000
3418c128:	5802d000 	.word	0x5802d000
3418c12c:	5802b400 	.word	0x5802b400

3418c130 <XSPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart : Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef XSPI_WaitFlagStateUntilTimeout(XSPI_HandleTypeDef *hxspi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
3418c130:	b580      	push	{r7, lr}
3418c132:	b084      	sub	sp, #16
3418c134:	af00      	add	r7, sp, #0
3418c136:	60f8      	str	r0, [r7, #12]
3418c138:	60b9      	str	r1, [r7, #8]
3418c13a:	603b      	str	r3, [r7, #0]
3418c13c:	4613      	mov	r3, r2
3418c13e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is in expected state */
  while ((HAL_XSPI_GET_FLAG(hxspi, Flag)) != State)
3418c140:	e019      	b.n	3418c176 <XSPI_WaitFlagStateUntilTimeout+0x46>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
3418c142:	69bb      	ldr	r3, [r7, #24]
3418c144:	f1b3 3fff 	cmp.w	r3, #4294967295
3418c148:	d015      	beq.n	3418c176 <XSPI_WaitFlagStateUntilTimeout+0x46>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
3418c14a:	f000 fbc1 	bl	3418c8d0 <HAL_GetTick>
3418c14e:	4602      	mov	r2, r0
3418c150:	683b      	ldr	r3, [r7, #0]
3418c152:	1ad3      	subs	r3, r2, r3
3418c154:	69ba      	ldr	r2, [r7, #24]
3418c156:	429a      	cmp	r2, r3
3418c158:	d302      	bcc.n	3418c160 <XSPI_WaitFlagStateUntilTimeout+0x30>
3418c15a:	69bb      	ldr	r3, [r7, #24]
3418c15c:	2b00      	cmp	r3, #0
3418c15e:	d10a      	bne.n	3418c176 <XSPI_WaitFlagStateUntilTimeout+0x46>
      {
        hxspi->State     = HAL_XSPI_STATE_READY;
3418c160:	68fb      	ldr	r3, [r7, #12]
3418c162:	2202      	movs	r2, #2
3418c164:	659a      	str	r2, [r3, #88]	@ 0x58
        hxspi->ErrorCode |= HAL_XSPI_ERROR_TIMEOUT;
3418c166:	68fb      	ldr	r3, [r7, #12]
3418c168:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
3418c16a:	f043 0201 	orr.w	r2, r3, #1
3418c16e:	68fb      	ldr	r3, [r7, #12]
3418c170:	65da      	str	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
3418c172:	2303      	movs	r3, #3
3418c174:	e00e      	b.n	3418c194 <XSPI_WaitFlagStateUntilTimeout+0x64>
  while ((HAL_XSPI_GET_FLAG(hxspi, Flag)) != State)
3418c176:	68fb      	ldr	r3, [r7, #12]
3418c178:	681b      	ldr	r3, [r3, #0]
3418c17a:	6a1a      	ldr	r2, [r3, #32]
3418c17c:	68bb      	ldr	r3, [r7, #8]
3418c17e:	4013      	ands	r3, r2
3418c180:	2b00      	cmp	r3, #0
3418c182:	bf14      	ite	ne
3418c184:	2301      	movne	r3, #1
3418c186:	2300      	moveq	r3, #0
3418c188:	b2db      	uxtb	r3, r3
3418c18a:	461a      	mov	r2, r3
3418c18c:	79fb      	ldrb	r3, [r7, #7]
3418c18e:	429a      	cmp	r2, r3
3418c190:	d1d7      	bne.n	3418c142 <XSPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
3418c192:	2300      	movs	r3, #0
}
3418c194:	4618      	mov	r0, r3
3418c196:	3710      	adds	r7, #16
3418c198:	46bd      	mov	sp, r7
3418c19a:	bd80      	pop	{r7, pc}

3418c19c <XSPI_ConfigCmd>:
  * @param  hxspi : XSPI handle
  * @param  pCmd   : structure that contains the command configuration information
  * @retval HAL status
  */
static HAL_StatusTypeDef XSPI_ConfigCmd(XSPI_HandleTypeDef *hxspi, const XSPI_RegularCmdTypeDef *pCmd)
{
3418c19c:	b480      	push	{r7}
3418c19e:	b089      	sub	sp, #36	@ 0x24
3418c1a0:	af00      	add	r7, sp, #0
3418c1a2:	6078      	str	r0, [r7, #4]
3418c1a4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
3418c1a6:	2300      	movs	r3, #0
3418c1a8:	77fb      	strb	r3, [r7, #31]
  __IO uint32_t *tcr_reg;
  __IO uint32_t *ir_reg;
  __IO uint32_t *abr_reg;

  /* Re-initialize the value of the functional mode */
  MODIFY_REG(hxspi->Instance->CR, XSPI_CR_FMODE, 0U);
3418c1aa:	687b      	ldr	r3, [r7, #4]
3418c1ac:	681b      	ldr	r3, [r3, #0]
3418c1ae:	681a      	ldr	r2, [r3, #0]
3418c1b0:	687b      	ldr	r3, [r7, #4]
3418c1b2:	681b      	ldr	r3, [r3, #0]
3418c1b4:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
3418c1b8:	601a      	str	r2, [r3, #0]

  if (hxspi->Init.MemoryMode == HAL_XSPI_SINGLE_MEM)
3418c1ba:	687b      	ldr	r3, [r7, #4]
3418c1bc:	689b      	ldr	r3, [r3, #8]
3418c1be:	2b00      	cmp	r3, #0
3418c1c0:	d10a      	bne.n	3418c1d8 <XSPI_ConfigCmd+0x3c>
  {
    assert_param(IS_XSPI_IO_SELECT(pCmd->IOSelect));
    MODIFY_REG(hxspi->Instance->CR, XSPI_CR_MSEL, pCmd->IOSelect);
3418c1c2:	687b      	ldr	r3, [r7, #4]
3418c1c4:	681b      	ldr	r3, [r3, #0]
3418c1c6:	681b      	ldr	r3, [r3, #0]
3418c1c8:	f023 4140 	bic.w	r1, r3, #3221225472	@ 0xc0000000
3418c1cc:	683b      	ldr	r3, [r7, #0]
3418c1ce:	685a      	ldr	r2, [r3, #4]
3418c1d0:	687b      	ldr	r3, [r7, #4]
3418c1d2:	681b      	ldr	r3, [r3, #0]
3418c1d4:	430a      	orrs	r2, r1
3418c1d6:	601a      	str	r2, [r3, #0]
  }

  if (pCmd->OperationType == HAL_XSPI_OPTYPE_WRITE_CFG)
3418c1d8:	683b      	ldr	r3, [r7, #0]
3418c1da:	681b      	ldr	r3, [r3, #0]
3418c1dc:	2b02      	cmp	r3, #2
3418c1de:	d114      	bne.n	3418c20a <XSPI_ConfigCmd+0x6e>
  {
    ccr_reg = &(hxspi->Instance->WCCR);
3418c1e0:	687b      	ldr	r3, [r7, #4]
3418c1e2:	681b      	ldr	r3, [r3, #0]
3418c1e4:	f503 73c0 	add.w	r3, r3, #384	@ 0x180
3418c1e8:	61bb      	str	r3, [r7, #24]
    tcr_reg = &(hxspi->Instance->WTCR);
3418c1ea:	687b      	ldr	r3, [r7, #4]
3418c1ec:	681b      	ldr	r3, [r3, #0]
3418c1ee:	f503 73c4 	add.w	r3, r3, #392	@ 0x188
3418c1f2:	617b      	str	r3, [r7, #20]
    ir_reg  = &(hxspi->Instance->WIR);
3418c1f4:	687b      	ldr	r3, [r7, #4]
3418c1f6:	681b      	ldr	r3, [r3, #0]
3418c1f8:	f503 73c8 	add.w	r3, r3, #400	@ 0x190
3418c1fc:	613b      	str	r3, [r7, #16]
    abr_reg = &(hxspi->Instance->WABR);
3418c1fe:	687b      	ldr	r3, [r7, #4]
3418c200:	681b      	ldr	r3, [r3, #0]
3418c202:	f503 73d0 	add.w	r3, r3, #416	@ 0x1a0
3418c206:	60fb      	str	r3, [r7, #12]
3418c208:	e02c      	b.n	3418c264 <XSPI_ConfigCmd+0xc8>
  }
  else if (pCmd->OperationType == HAL_XSPI_OPTYPE_WRAP_CFG)
3418c20a:	683b      	ldr	r3, [r7, #0]
3418c20c:	681b      	ldr	r3, [r3, #0]
3418c20e:	2b03      	cmp	r3, #3
3418c210:	d114      	bne.n	3418c23c <XSPI_ConfigCmd+0xa0>
  {
    ccr_reg = &(hxspi->Instance->WPCCR);
3418c212:	687b      	ldr	r3, [r7, #4]
3418c214:	681b      	ldr	r3, [r3, #0]
3418c216:	f503 73a0 	add.w	r3, r3, #320	@ 0x140
3418c21a:	61bb      	str	r3, [r7, #24]
    tcr_reg = &(hxspi->Instance->WPTCR);
3418c21c:	687b      	ldr	r3, [r7, #4]
3418c21e:	681b      	ldr	r3, [r3, #0]
3418c220:	f503 73a4 	add.w	r3, r3, #328	@ 0x148
3418c224:	617b      	str	r3, [r7, #20]
    ir_reg  = &(hxspi->Instance->WPIR);
3418c226:	687b      	ldr	r3, [r7, #4]
3418c228:	681b      	ldr	r3, [r3, #0]
3418c22a:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
3418c22e:	613b      	str	r3, [r7, #16]
    abr_reg = &(hxspi->Instance->WPABR);
3418c230:	687b      	ldr	r3, [r7, #4]
3418c232:	681b      	ldr	r3, [r3, #0]
3418c234:	f503 73b0 	add.w	r3, r3, #352	@ 0x160
3418c238:	60fb      	str	r3, [r7, #12]
3418c23a:	e013      	b.n	3418c264 <XSPI_ConfigCmd+0xc8>
  }
  else
  {
    ccr_reg = &(hxspi->Instance->CCR);
3418c23c:	687b      	ldr	r3, [r7, #4]
3418c23e:	681b      	ldr	r3, [r3, #0]
3418c240:	f503 7380 	add.w	r3, r3, #256	@ 0x100
3418c244:	61bb      	str	r3, [r7, #24]
    tcr_reg = &(hxspi->Instance->TCR);
3418c246:	687b      	ldr	r3, [r7, #4]
3418c248:	681b      	ldr	r3, [r3, #0]
3418c24a:	f503 7384 	add.w	r3, r3, #264	@ 0x108
3418c24e:	617b      	str	r3, [r7, #20]
    ir_reg  = &(hxspi->Instance->IR);
3418c250:	687b      	ldr	r3, [r7, #4]
3418c252:	681b      	ldr	r3, [r3, #0]
3418c254:	f503 7388 	add.w	r3, r3, #272	@ 0x110
3418c258:	613b      	str	r3, [r7, #16]
    abr_reg = &(hxspi->Instance->ABR);
3418c25a:	687b      	ldr	r3, [r7, #4]
3418c25c:	681b      	ldr	r3, [r3, #0]
3418c25e:	f503 7390 	add.w	r3, r3, #288	@ 0x120
3418c262:	60fb      	str	r3, [r7, #12]
  }

  /* Configure the CCR register with DQS and SIOO modes */
  *ccr_reg = pCmd->DQSMode;
3418c264:	683b      	ldr	r3, [r7, #0]
3418c266:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
3418c268:	69bb      	ldr	r3, [r7, #24]
3418c26a:	601a      	str	r2, [r3, #0]

  if (pCmd->AlternateBytesMode != HAL_XSPI_ALT_BYTES_NONE)
3418c26c:	683b      	ldr	r3, [r7, #0]
3418c26e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
3418c270:	2b00      	cmp	r3, #0
3418c272:	d012      	beq.n	3418c29a <XSPI_ConfigCmd+0xfe>
  {
    /* Configure the ABR register with alternate bytes value */
    *abr_reg = pCmd->AlternateBytes;
3418c274:	683b      	ldr	r3, [r7, #0]
3418c276:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
3418c278:	68fb      	ldr	r3, [r7, #12]
3418c27a:	601a      	str	r2, [r3, #0]

    /* Configure the CCR register with alternate bytes communication parameters */
    MODIFY_REG((*ccr_reg), (XSPI_CCR_ABMODE | XSPI_CCR_ABDTR | XSPI_CCR_ABSIZE),
3418c27c:	69bb      	ldr	r3, [r7, #24]
3418c27e:	681b      	ldr	r3, [r3, #0]
3418c280:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
3418c284:	683b      	ldr	r3, [r7, #0]
3418c286:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
3418c288:	683b      	ldr	r3, [r7, #0]
3418c28a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
3418c28c:	4319      	orrs	r1, r3
3418c28e:	683b      	ldr	r3, [r7, #0]
3418c290:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
3418c292:	430b      	orrs	r3, r1
3418c294:	431a      	orrs	r2, r3
3418c296:	69bb      	ldr	r3, [r7, #24]
3418c298:	601a      	str	r2, [r3, #0]
               (pCmd->AlternateBytesMode | pCmd->AlternateBytesDTRMode | pCmd->AlternateBytesWidth));
  }

  /* Configure the TCR register with the number of dummy cycles */
  MODIFY_REG((*tcr_reg), XSPI_TCR_DCYC, pCmd->DummyCycles);
3418c29a:	697b      	ldr	r3, [r7, #20]
3418c29c:	681b      	ldr	r3, [r3, #0]
3418c29e:	f023 021f 	bic.w	r2, r3, #31
3418c2a2:	683b      	ldr	r3, [r7, #0]
3418c2a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
3418c2a6:	431a      	orrs	r2, r3
3418c2a8:	697b      	ldr	r3, [r7, #20]
3418c2aa:	601a      	str	r2, [r3, #0]

  if (pCmd->DataMode != HAL_XSPI_DATA_NONE)
3418c2ac:	683b      	ldr	r3, [r7, #0]
3418c2ae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
3418c2b0:	2b00      	cmp	r3, #0
3418c2b2:	d009      	beq.n	3418c2c8 <XSPI_ConfigCmd+0x12c>
  {
    if (pCmd->OperationType == HAL_XSPI_OPTYPE_COMMON_CFG)
3418c2b4:	683b      	ldr	r3, [r7, #0]
3418c2b6:	681b      	ldr	r3, [r3, #0]
3418c2b8:	2b00      	cmp	r3, #0
3418c2ba:	d105      	bne.n	3418c2c8 <XSPI_ConfigCmd+0x12c>
    {
      /* Configure the DLR register with the number of data */
      hxspi->Instance->DLR = (pCmd->DataLength - 1U);
3418c2bc:	683b      	ldr	r3, [r7, #0]
3418c2be:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
3418c2c0:	687b      	ldr	r3, [r7, #4]
3418c2c2:	681b      	ldr	r3, [r3, #0]
3418c2c4:	3a01      	subs	r2, #1
3418c2c6:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  /* Configure SSHIFT register to handle SDR/DTR data transfer */
  if (pCmd->DataMode != HAL_XSPI_DATA_NONE)
3418c2c8:	683b      	ldr	r3, [r7, #0]
3418c2ca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
3418c2cc:	2b00      	cmp	r3, #0
3418c2ce:	d01e      	beq.n	3418c30e <XSPI_ConfigCmd+0x172>
  {
    if (pCmd->DataDTRMode == HAL_XSPI_DATA_DTR_ENABLE)
3418c2d0:	683b      	ldr	r3, [r7, #0]
3418c2d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
3418c2d4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
3418c2d8:	d10a      	bne.n	3418c2f0 <XSPI_ConfigCmd+0x154>
    {
      /* Deactivate sample shifting when receiving data in DTR mode (DDTR=1) */
      CLEAR_BIT(hxspi->Instance->TCR, XSPI_TCR_SSHIFT);
3418c2da:	687b      	ldr	r3, [r7, #4]
3418c2dc:	681b      	ldr	r3, [r3, #0]
3418c2de:	f8d3 2108 	ldr.w	r2, [r3, #264]	@ 0x108
3418c2e2:	687b      	ldr	r3, [r7, #4]
3418c2e4:	681b      	ldr	r3, [r3, #0]
3418c2e6:	f022 4280 	bic.w	r2, r2, #1073741824	@ 0x40000000
3418c2ea:	f8c3 2108 	str.w	r2, [r3, #264]	@ 0x108
3418c2ee:	e00e      	b.n	3418c30e <XSPI_ConfigCmd+0x172>
    }
    else if (hxspi->Init.SampleShifting == HAL_XSPI_SAMPLE_SHIFT_HALFCYCLE)
3418c2f0:	687b      	ldr	r3, [r7, #4]
3418c2f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
3418c2f4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
3418c2f8:	d109      	bne.n	3418c30e <XSPI_ConfigCmd+0x172>
    {
      /* Configure sample shifting */
      SET_BIT(hxspi->Instance->TCR, XSPI_TCR_SSHIFT);
3418c2fa:	687b      	ldr	r3, [r7, #4]
3418c2fc:	681b      	ldr	r3, [r3, #0]
3418c2fe:	f8d3 2108 	ldr.w	r2, [r3, #264]	@ 0x108
3418c302:	687b      	ldr	r3, [r7, #4]
3418c304:	681b      	ldr	r3, [r3, #0]
3418c306:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
3418c30a:	f8c3 2108 	str.w	r2, [r3, #264]	@ 0x108
    {
      /* Do nothing */
    }
  }

  if (pCmd->InstructionMode != HAL_XSPI_INSTRUCTION_NONE)
3418c30e:	683b      	ldr	r3, [r7, #0]
3418c310:	68db      	ldr	r3, [r3, #12]
3418c312:	2b00      	cmp	r3, #0
3418c314:	f000 808f 	beq.w	3418c436 <XSPI_ConfigCmd+0x29a>
  {
    if (pCmd->AddressMode != HAL_XSPI_ADDRESS_NONE)
3418c318:	683b      	ldr	r3, [r7, #0]
3418c31a:	69db      	ldr	r3, [r3, #28]
3418c31c:	2b00      	cmp	r3, #0
3418c31e:	d050      	beq.n	3418c3c2 <XSPI_ConfigCmd+0x226>
    {
      if (pCmd->DataMode != HAL_XSPI_DATA_NONE)
3418c320:	683b      	ldr	r3, [r7, #0]
3418c322:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
3418c324:	2b00      	cmp	r3, #0
3418c326:	d01e      	beq.n	3418c366 <XSPI_ConfigCmd+0x1ca>
      {
        /* ---- Command with instruction, address and data ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (XSPI_CCR_IMODE  | XSPI_CCR_IDTR  | XSPI_CCR_ISIZE  |
3418c328:	69bb      	ldr	r3, [r7, #24]
3418c32a:	681a      	ldr	r2, [r3, #0]
3418c32c:	4b69      	ldr	r3, [pc, #420]	@ (3418c4d4 <XSPI_ConfigCmd+0x338>)
3418c32e:	4013      	ands	r3, r2
3418c330:	683a      	ldr	r2, [r7, #0]
3418c332:	68d1      	ldr	r1, [r2, #12]
3418c334:	683a      	ldr	r2, [r7, #0]
3418c336:	6952      	ldr	r2, [r2, #20]
3418c338:	4311      	orrs	r1, r2
3418c33a:	683a      	ldr	r2, [r7, #0]
3418c33c:	6912      	ldr	r2, [r2, #16]
3418c33e:	4311      	orrs	r1, r2
3418c340:	683a      	ldr	r2, [r7, #0]
3418c342:	69d2      	ldr	r2, [r2, #28]
3418c344:	4311      	orrs	r1, r2
3418c346:	683a      	ldr	r2, [r7, #0]
3418c348:	6a52      	ldr	r2, [r2, #36]	@ 0x24
3418c34a:	4311      	orrs	r1, r2
3418c34c:	683a      	ldr	r2, [r7, #0]
3418c34e:	6a12      	ldr	r2, [r2, #32]
3418c350:	4311      	orrs	r1, r2
3418c352:	683a      	ldr	r2, [r7, #0]
3418c354:	6b92      	ldr	r2, [r2, #56]	@ 0x38
3418c356:	4311      	orrs	r1, r2
3418c358:	683a      	ldr	r2, [r7, #0]
3418c35a:	6c12      	ldr	r2, [r2, #64]	@ 0x40
3418c35c:	430a      	orrs	r2, r1
3418c35e:	431a      	orrs	r2, r3
3418c360:	69bb      	ldr	r3, [r7, #24]
3418c362:	601a      	str	r2, [r3, #0]
3418c364:	e023      	b.n	3418c3ae <XSPI_ConfigCmd+0x212>
      else
      {
        /* ---- Command with instruction and address ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (XSPI_CCR_IMODE  | XSPI_CCR_IDTR  | XSPI_CCR_ISIZE  |
3418c366:	69bb      	ldr	r3, [r7, #24]
3418c368:	681b      	ldr	r3, [r3, #0]
3418c36a:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
3418c36e:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
3418c372:	683a      	ldr	r2, [r7, #0]
3418c374:	68d1      	ldr	r1, [r2, #12]
3418c376:	683a      	ldr	r2, [r7, #0]
3418c378:	6952      	ldr	r2, [r2, #20]
3418c37a:	4311      	orrs	r1, r2
3418c37c:	683a      	ldr	r2, [r7, #0]
3418c37e:	6912      	ldr	r2, [r2, #16]
3418c380:	4311      	orrs	r1, r2
3418c382:	683a      	ldr	r2, [r7, #0]
3418c384:	69d2      	ldr	r2, [r2, #28]
3418c386:	4311      	orrs	r1, r2
3418c388:	683a      	ldr	r2, [r7, #0]
3418c38a:	6a52      	ldr	r2, [r2, #36]	@ 0x24
3418c38c:	4311      	orrs	r1, r2
3418c38e:	683a      	ldr	r2, [r7, #0]
3418c390:	6a12      	ldr	r2, [r2, #32]
3418c392:	430a      	orrs	r2, r1
3418c394:	431a      	orrs	r2, r3
3418c396:	69bb      	ldr	r3, [r7, #24]
3418c398:	601a      	str	r2, [r3, #0]
                                XSPI_CCR_ADMODE | XSPI_CCR_ADDTR | XSPI_CCR_ADSIZE),
                   (pCmd->InstructionMode | pCmd->InstructionDTRMode | pCmd->InstructionWidth |
                    pCmd->AddressMode     | pCmd->AddressDTRMode     | pCmd->AddressWidth));

        /* DDTR bit should be activated */
        if (pCmd->InstructionDTRMode == HAL_XSPI_INSTRUCTION_DTR_ENABLE)
3418c39a:	683b      	ldr	r3, [r7, #0]
3418c39c:	695b      	ldr	r3, [r3, #20]
3418c39e:	2b08      	cmp	r3, #8
3418c3a0:	d105      	bne.n	3418c3ae <XSPI_ConfigCmd+0x212>
        {
          MODIFY_REG((*ccr_reg), XSPI_CCR_DDTR, HAL_XSPI_DATA_DTR_ENABLE);
3418c3a2:	69bb      	ldr	r3, [r7, #24]
3418c3a4:	681b      	ldr	r3, [r3, #0]
3418c3a6:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
3418c3aa:	69bb      	ldr	r3, [r7, #24]
3418c3ac:	601a      	str	r2, [r3, #0]
        }
      }
      /* Configure the IR register with the instruction value */
      *ir_reg = pCmd->Instruction;
3418c3ae:	683b      	ldr	r3, [r7, #0]
3418c3b0:	689a      	ldr	r2, [r3, #8]
3418c3b2:	693b      	ldr	r3, [r7, #16]
3418c3b4:	601a      	str	r2, [r3, #0]

      /* Configure the AR register with the address value */
      hxspi->Instance->AR = pCmd->Address;
3418c3b6:	687b      	ldr	r3, [r7, #4]
3418c3b8:	681b      	ldr	r3, [r3, #0]
3418c3ba:	683a      	ldr	r2, [r7, #0]
3418c3bc:	6992      	ldr	r2, [r2, #24]
3418c3be:	649a      	str	r2, [r3, #72]	@ 0x48
3418c3c0:	e073      	b.n	3418c4aa <XSPI_ConfigCmd+0x30e>
        assert_param(IS_XSPI_PROG_ADDR(hxspi->Instance->AR, pCmd->Address));
      }
    }
    else
    {
      if (pCmd->DataMode != HAL_XSPI_DATA_NONE)
3418c3c2:	683b      	ldr	r3, [r7, #0]
3418c3c4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
3418c3c6:	2b00      	cmp	r3, #0
3418c3c8:	d017      	beq.n	3418c3fa <XSPI_ConfigCmd+0x25e>
      {
        /* ---- Command with instruction and data ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (XSPI_CCR_IMODE | XSPI_CCR_IDTR | XSPI_CCR_ISIZE |
3418c3ca:	69bb      	ldr	r3, [r7, #24]
3418c3cc:	681b      	ldr	r3, [r3, #0]
3418c3ce:	f023 6370 	bic.w	r3, r3, #251658240	@ 0xf000000
3418c3d2:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
3418c3d6:	683a      	ldr	r2, [r7, #0]
3418c3d8:	68d1      	ldr	r1, [r2, #12]
3418c3da:	683a      	ldr	r2, [r7, #0]
3418c3dc:	6952      	ldr	r2, [r2, #20]
3418c3de:	4311      	orrs	r1, r2
3418c3e0:	683a      	ldr	r2, [r7, #0]
3418c3e2:	6912      	ldr	r2, [r2, #16]
3418c3e4:	4311      	orrs	r1, r2
3418c3e6:	683a      	ldr	r2, [r7, #0]
3418c3e8:	6b92      	ldr	r2, [r2, #56]	@ 0x38
3418c3ea:	4311      	orrs	r1, r2
3418c3ec:	683a      	ldr	r2, [r7, #0]
3418c3ee:	6c12      	ldr	r2, [r2, #64]	@ 0x40
3418c3f0:	430a      	orrs	r2, r1
3418c3f2:	431a      	orrs	r2, r3
3418c3f4:	69bb      	ldr	r3, [r7, #24]
3418c3f6:	601a      	str	r2, [r3, #0]
3418c3f8:	e018      	b.n	3418c42c <XSPI_ConfigCmd+0x290>
      else
      {
        /* ---- Command with only instruction ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (XSPI_CCR_IMODE | XSPI_CCR_IDTR | XSPI_CCR_ISIZE),
3418c3fa:	69bb      	ldr	r3, [r7, #24]
3418c3fc:	681b      	ldr	r3, [r3, #0]
3418c3fe:	f023 023f 	bic.w	r2, r3, #63	@ 0x3f
3418c402:	683b      	ldr	r3, [r7, #0]
3418c404:	68d9      	ldr	r1, [r3, #12]
3418c406:	683b      	ldr	r3, [r7, #0]
3418c408:	695b      	ldr	r3, [r3, #20]
3418c40a:	4319      	orrs	r1, r3
3418c40c:	683b      	ldr	r3, [r7, #0]
3418c40e:	691b      	ldr	r3, [r3, #16]
3418c410:	430b      	orrs	r3, r1
3418c412:	431a      	orrs	r2, r3
3418c414:	69bb      	ldr	r3, [r7, #24]
3418c416:	601a      	str	r2, [r3, #0]
                   (pCmd->InstructionMode | pCmd->InstructionDTRMode | pCmd->InstructionWidth));

        /* DDTR bit should be activated */
        if (pCmd->InstructionDTRMode == HAL_XSPI_INSTRUCTION_DTR_ENABLE)
3418c418:	683b      	ldr	r3, [r7, #0]
3418c41a:	695b      	ldr	r3, [r3, #20]
3418c41c:	2b08      	cmp	r3, #8
3418c41e:	d105      	bne.n	3418c42c <XSPI_ConfigCmd+0x290>
        {
          MODIFY_REG((*ccr_reg), XSPI_CCR_DDTR, HAL_XSPI_DATA_DTR_ENABLE);
3418c420:	69bb      	ldr	r3, [r7, #24]
3418c422:	681b      	ldr	r3, [r3, #0]
3418c424:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
3418c428:	69bb      	ldr	r3, [r7, #24]
3418c42a:	601a      	str	r2, [r3, #0]
        }
      }

      /* Configure the IR register with the instruction value */
      *ir_reg = pCmd->Instruction;
3418c42c:	683b      	ldr	r3, [r7, #0]
3418c42e:	689a      	ldr	r2, [r3, #8]
3418c430:	693b      	ldr	r3, [r7, #16]
3418c432:	601a      	str	r2, [r3, #0]
3418c434:	e039      	b.n	3418c4aa <XSPI_ConfigCmd+0x30e>

    }
  }
  else
  {
    if (pCmd->AddressMode != HAL_XSPI_ADDRESS_NONE)
3418c436:	683b      	ldr	r3, [r7, #0]
3418c438:	69db      	ldr	r3, [r3, #28]
3418c43a:	2b00      	cmp	r3, #0
3418c43c:	d030      	beq.n	3418c4a0 <XSPI_ConfigCmd+0x304>
    {
      if (pCmd->DataMode != HAL_XSPI_DATA_NONE)
3418c43e:	683b      	ldr	r3, [r7, #0]
3418c440:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
3418c442:	2b00      	cmp	r3, #0
3418c444:	d017      	beq.n	3418c476 <XSPI_ConfigCmd+0x2da>
      {
        /* ---- Command with address and data ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (XSPI_CCR_ADMODE | XSPI_CCR_ADDTR | XSPI_CCR_ADSIZE |
3418c446:	69bb      	ldr	r3, [r7, #24]
3418c448:	681b      	ldr	r3, [r3, #0]
3418c44a:	f023 6370 	bic.w	r3, r3, #251658240	@ 0xf000000
3418c44e:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
3418c452:	683a      	ldr	r2, [r7, #0]
3418c454:	69d1      	ldr	r1, [r2, #28]
3418c456:	683a      	ldr	r2, [r7, #0]
3418c458:	6a52      	ldr	r2, [r2, #36]	@ 0x24
3418c45a:	4311      	orrs	r1, r2
3418c45c:	683a      	ldr	r2, [r7, #0]
3418c45e:	6a12      	ldr	r2, [r2, #32]
3418c460:	4311      	orrs	r1, r2
3418c462:	683a      	ldr	r2, [r7, #0]
3418c464:	6b92      	ldr	r2, [r2, #56]	@ 0x38
3418c466:	4311      	orrs	r1, r2
3418c468:	683a      	ldr	r2, [r7, #0]
3418c46a:	6c12      	ldr	r2, [r2, #64]	@ 0x40
3418c46c:	430a      	orrs	r2, r1
3418c46e:	431a      	orrs	r2, r3
3418c470:	69bb      	ldr	r3, [r7, #24]
3418c472:	601a      	str	r2, [r3, #0]
3418c474:	e00e      	b.n	3418c494 <XSPI_ConfigCmd+0x2f8>
      else
      {
        /* ---- Command with only address ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (XSPI_CCR_ADMODE | XSPI_CCR_ADDTR | XSPI_CCR_ADSIZE),
3418c476:	69bb      	ldr	r3, [r7, #24]
3418c478:	681b      	ldr	r3, [r3, #0]
3418c47a:	f423 527c 	bic.w	r2, r3, #16128	@ 0x3f00
3418c47e:	683b      	ldr	r3, [r7, #0]
3418c480:	69d9      	ldr	r1, [r3, #28]
3418c482:	683b      	ldr	r3, [r7, #0]
3418c484:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
3418c486:	4319      	orrs	r1, r3
3418c488:	683b      	ldr	r3, [r7, #0]
3418c48a:	6a1b      	ldr	r3, [r3, #32]
3418c48c:	430b      	orrs	r3, r1
3418c48e:	431a      	orrs	r2, r3
3418c490:	69bb      	ldr	r3, [r7, #24]
3418c492:	601a      	str	r2, [r3, #0]
                   (pCmd->AddressMode | pCmd->AddressDTRMode | pCmd->AddressWidth));
      }

      /* Configure the AR register with the instruction value */
      hxspi->Instance->AR = pCmd->Address;
3418c494:	687b      	ldr	r3, [r7, #4]
3418c496:	681b      	ldr	r3, [r3, #0]
3418c498:	683a      	ldr	r2, [r7, #0]
3418c49a:	6992      	ldr	r2, [r2, #24]
3418c49c:	649a      	str	r2, [r3, #72]	@ 0x48
3418c49e:	e004      	b.n	3418c4aa <XSPI_ConfigCmd+0x30e>
      }
    }
    else
    {
      /* ---- Invalid command configuration (no instruction, no address) ---- */
      status = HAL_ERROR;
3418c4a0:	2301      	movs	r3, #1
3418c4a2:	77fb      	strb	r3, [r7, #31]
      hxspi->ErrorCode = HAL_XSPI_ERROR_INVALID_PARAM;
3418c4a4:	687b      	ldr	r3, [r7, #4]
3418c4a6:	2208      	movs	r2, #8
3418c4a8:	65da      	str	r2, [r3, #92]	@ 0x5c
    }
  }

  if (pCmd->DataMode != HAL_XSPI_DATA_NONE)
3418c4aa:	683b      	ldr	r3, [r7, #0]
3418c4ac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
3418c4ae:	2b00      	cmp	r3, #0
3418c4b0:	d009      	beq.n	3418c4c6 <XSPI_ConfigCmd+0x32a>
  {
    if (pCmd->OperationType == HAL_XSPI_OPTYPE_COMMON_CFG)
3418c4b2:	683b      	ldr	r3, [r7, #0]
3418c4b4:	681b      	ldr	r3, [r3, #0]
3418c4b6:	2b00      	cmp	r3, #0
3418c4b8:	d105      	bne.n	3418c4c6 <XSPI_ConfigCmd+0x32a>
    {
      /* Configure the DLR register with the number of data */
      hxspi->Instance->DLR = (pCmd->DataLength - 1U);
3418c4ba:	683b      	ldr	r3, [r7, #0]
3418c4bc:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
3418c4be:	687b      	ldr	r3, [r7, #4]
3418c4c0:	681b      	ldr	r3, [r3, #0]
3418c4c2:	3a01      	subs	r2, #1
3418c4c4:	641a      	str	r2, [r3, #64]	@ 0x40
      /* Verify if programmed data fit with requirement of Reference Manual 28.5 chapter */
      assert_param(IS_XSPI_PROG_DATA(hxspi->Instance->DLR, (pCmd->DataLength - 1U)));
    }
  }

  return status;
3418c4c6:	7ffb      	ldrb	r3, [r7, #31]
}
3418c4c8:	4618      	mov	r0, r3
3418c4ca:	3724      	adds	r7, #36	@ 0x24
3418c4cc:	46bd      	mov	sp, r7
3418c4ce:	f85d 7b04 	ldr.w	r7, [sp], #4
3418c4d2:	4770      	bx	lr
3418c4d4:	f0ffc0c0 	.word	0xf0ffc0c0

3418c4d8 <XSPIM_GetConfig>:
  * @param  instance_nb : number of the instance
  * @param  pCfg         : configuration of the IO Manager for the instance
  * @retval HAL status
  */
static void XSPIM_GetConfig(uint8_t instance_nb, XSPIM_CfgTypeDef *pCfg)
{
3418c4d8:	b480      	push	{r7}
3418c4da:	b085      	sub	sp, #20
3418c4dc:	af00      	add	r7, sp, #0
3418c4de:	4603      	mov	r3, r0
3418c4e0:	6039      	str	r1, [r7, #0]
3418c4e2:	71fb      	strb	r3, [r7, #7]
  uint32_t mux;
  uint32_t mode;

  if (instance_nb == 1U)
3418c4e4:	79fb      	ldrb	r3, [r7, #7]
3418c4e6:	2b01      	cmp	r3, #1
3418c4e8:	d124      	bne.n	3418c534 <XSPIM_GetConfig+0x5c>
  {
    if ((XSPIM->CR & XSPIM_CR_MODE) == 0U)
3418c4ea:	4b2c      	ldr	r3, [pc, #176]	@ (3418c59c <XSPIM_GetConfig+0xc4>)
3418c4ec:	681b      	ldr	r3, [r3, #0]
3418c4ee:	f003 0302 	and.w	r3, r3, #2
3418c4f2:	2b00      	cmp	r3, #0
3418c4f4:	d103      	bne.n	3418c4fe <XSPIM_GetConfig+0x26>
    {
      pCfg->IOPort = HAL_XSPIM_IOPORT_1;
3418c4f6:	683b      	ldr	r3, [r7, #0]
3418c4f8:	2200      	movs	r2, #0
3418c4fa:	605a      	str	r2, [r3, #4]
3418c4fc:	e002      	b.n	3418c504 <XSPIM_GetConfig+0x2c>
    }
    else
    {
      pCfg->IOPort = HAL_XSPIM_IOPORT_2;
3418c4fe:	683b      	ldr	r3, [r7, #0]
3418c500:	2201      	movs	r2, #1
3418c502:	605a      	str	r2, [r3, #4]
    }

    if ((XSPIM->CR & XSPIM_CR_CSSEL_OVR_EN) != XSPIM_CR_CSSEL_OVR_EN)
3418c504:	4b25      	ldr	r3, [pc, #148]	@ (3418c59c <XSPIM_GetConfig+0xc4>)
3418c506:	681b      	ldr	r3, [r3, #0]
3418c508:	f003 0310 	and.w	r3, r3, #16
3418c50c:	2b10      	cmp	r3, #16
3418c50e:	d003      	beq.n	3418c518 <XSPIM_GetConfig+0x40>
    {
      pCfg->nCSOverride = HAL_XSPI_CSSEL_OVR_DISABLED;
3418c510:	683b      	ldr	r3, [r7, #0]
3418c512:	2200      	movs	r2, #0
3418c514:	601a      	str	r2, [r3, #0]
    else
    {
      pCfg->nCSOverride = HAL_XSPI_CSSEL_OVR_NCS1;
    }
  }
}
3418c516:	e03a      	b.n	3418c58e <XSPIM_GetConfig+0xb6>
    else if ((XSPIM->CR & XSPIM_CR_CSSEL_OVR_O1) == XSPIM_CR_CSSEL_OVR_O1)
3418c518:	4b20      	ldr	r3, [pc, #128]	@ (3418c59c <XSPIM_GetConfig+0xc4>)
3418c51a:	681b      	ldr	r3, [r3, #0]
3418c51c:	f003 0320 	and.w	r3, r3, #32
3418c520:	2b20      	cmp	r3, #32
3418c522:	d103      	bne.n	3418c52c <XSPIM_GetConfig+0x54>
      pCfg->nCSOverride = HAL_XSPI_CSSEL_OVR_NCS2;
3418c524:	683b      	ldr	r3, [r7, #0]
3418c526:	2270      	movs	r2, #112	@ 0x70
3418c528:	601a      	str	r2, [r3, #0]
}
3418c52a:	e030      	b.n	3418c58e <XSPIM_GetConfig+0xb6>
      pCfg->nCSOverride = HAL_XSPI_CSSEL_OVR_NCS1;
3418c52c:	683b      	ldr	r3, [r7, #0]
3418c52e:	2210      	movs	r2, #16
3418c530:	601a      	str	r2, [r3, #0]
}
3418c532:	e02c      	b.n	3418c58e <XSPIM_GetConfig+0xb6>
    mux = (XSPIM->CR & XSPIM_CR_MUXEN);
3418c534:	4b19      	ldr	r3, [pc, #100]	@ (3418c59c <XSPIM_GetConfig+0xc4>)
3418c536:	681b      	ldr	r3, [r3, #0]
3418c538:	f003 0301 	and.w	r3, r3, #1
3418c53c:	60fb      	str	r3, [r7, #12]
    mode = ((XSPIM->CR & XSPIM_CR_MODE) >> XSPIM_CR_MODE_Pos);
3418c53e:	4b17      	ldr	r3, [pc, #92]	@ (3418c59c <XSPIM_GetConfig+0xc4>)
3418c540:	681b      	ldr	r3, [r3, #0]
3418c542:	085b      	lsrs	r3, r3, #1
3418c544:	f003 0301 	and.w	r3, r3, #1
3418c548:	60bb      	str	r3, [r7, #8]
    if (mux != mode)
3418c54a:	68fa      	ldr	r2, [r7, #12]
3418c54c:	68bb      	ldr	r3, [r7, #8]
3418c54e:	429a      	cmp	r2, r3
3418c550:	d003      	beq.n	3418c55a <XSPIM_GetConfig+0x82>
      pCfg->IOPort = HAL_XSPIM_IOPORT_1;
3418c552:	683b      	ldr	r3, [r7, #0]
3418c554:	2200      	movs	r2, #0
3418c556:	605a      	str	r2, [r3, #4]
3418c558:	e002      	b.n	3418c560 <XSPIM_GetConfig+0x88>
      pCfg->IOPort = HAL_XSPIM_IOPORT_2;
3418c55a:	683b      	ldr	r3, [r7, #0]
3418c55c:	2201      	movs	r2, #1
3418c55e:	605a      	str	r2, [r3, #4]
    if ((XSPIM->CR & XSPIM_CR_CSSEL_OVR_EN) != XSPIM_CR_CSSEL_OVR_EN)
3418c560:	4b0e      	ldr	r3, [pc, #56]	@ (3418c59c <XSPIM_GetConfig+0xc4>)
3418c562:	681b      	ldr	r3, [r3, #0]
3418c564:	f003 0310 	and.w	r3, r3, #16
3418c568:	2b10      	cmp	r3, #16
3418c56a:	d003      	beq.n	3418c574 <XSPIM_GetConfig+0x9c>
      pCfg->nCSOverride = HAL_XSPI_CSSEL_OVR_DISABLED;
3418c56c:	683b      	ldr	r3, [r7, #0]
3418c56e:	2200      	movs	r2, #0
3418c570:	601a      	str	r2, [r3, #0]
}
3418c572:	e00c      	b.n	3418c58e <XSPIM_GetConfig+0xb6>
    else if ((XSPIM->CR & XSPIM_CR_CSSEL_OVR_O2) == XSPIM_CR_CSSEL_OVR_O2)
3418c574:	4b09      	ldr	r3, [pc, #36]	@ (3418c59c <XSPIM_GetConfig+0xc4>)
3418c576:	681b      	ldr	r3, [r3, #0]
3418c578:	f003 0340 	and.w	r3, r3, #64	@ 0x40
3418c57c:	2b40      	cmp	r3, #64	@ 0x40
3418c57e:	d103      	bne.n	3418c588 <XSPIM_GetConfig+0xb0>
      pCfg->nCSOverride = HAL_XSPI_CSSEL_OVR_NCS2;
3418c580:	683b      	ldr	r3, [r7, #0]
3418c582:	2270      	movs	r2, #112	@ 0x70
3418c584:	601a      	str	r2, [r3, #0]
}
3418c586:	e002      	b.n	3418c58e <XSPIM_GetConfig+0xb6>
      pCfg->nCSOverride = HAL_XSPI_CSSEL_OVR_NCS1;
3418c588:	683b      	ldr	r3, [r7, #0]
3418c58a:	2210      	movs	r2, #16
3418c58c:	601a      	str	r2, [r3, #0]
}
3418c58e:	bf00      	nop
3418c590:	3714      	adds	r7, #20
3418c592:	46bd      	mov	sp, r7
3418c594:	f85d 7b04 	ldr.w	r7, [sp], #4
3418c598:	4770      	bx	lr
3418c59a:	bf00      	nop
3418c59c:	5802b400 	.word	0x5802b400

3418c5a0 <memory_write>:
  * @param   Size   : size of data
  * @param   buffer : pointer to data buffer
  * @retval  Operation status @ref MEM_MAPSTAT
  */
__weak MEM_STATUS memory_write(uint32_t Address, uint32_t Size, uint8_t* buffer)
{
3418c5a0:	b580      	push	{r7, lr}
3418c5a2:	b086      	sub	sp, #24
3418c5a4:	af00      	add	r7, sp, #0
3418c5a6:	60f8      	str	r0, [r7, #12]
3418c5a8:	60b9      	str	r1, [r7, #8]
3418c5aa:	607a      	str	r2, [r7, #4]
  MEM_STATUS retr = MEM_OK; /* No error returned */
3418c5ac:	2300      	movs	r3, #0
3418c5ae:	75fb      	strb	r3, [r7, #23]
  uint32_t addr = Address & 0x0FFFFFFFUL;
3418c5b0:	68fb      	ldr	r3, [r7, #12]
3418c5b2:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
3418c5b6:	613b      	str	r3, [r7, #16]

  if (EXTMEM_Write(STM32EXTLOADER_DEVICE_MEMORY_ID, addr, buffer, Size) != EXTMEM_OK)
3418c5b8:	68bb      	ldr	r3, [r7, #8]
3418c5ba:	687a      	ldr	r2, [r7, #4]
3418c5bc:	6939      	ldr	r1, [r7, #16]
3418c5be:	2000      	movs	r0, #0
3418c5c0:	f000 fa08 	bl	3418c9d4 <EXTMEM_Write>
3418c5c4:	4603      	mov	r3, r0
3418c5c6:	2b00      	cmp	r3, #0
3418c5c8:	d001      	beq.n	3418c5ce <memory_write+0x2e>
  {
    retr = MEM_FAIL;
3418c5ca:	2301      	movs	r3, #1
3418c5cc:	75fb      	strb	r3, [r7, #23]
  }

  return retr;
3418c5ce:	7dfb      	ldrb	r3, [r7, #23]
}
3418c5d0:	4618      	mov	r0, r3
3418c5d2:	3718      	adds	r7, #24
3418c5d4:	46bd      	mov	sp, r7
3418c5d6:	bd80      	pop	{r7, pc}

3418c5d8 <memory_masserase>:
/**
  * @brief    Full erase of the device
  * @retval  Operation status @ref MEM_MAPSTAT
  */
__weak MEM_STATUS memory_masserase(void)
{
3418c5d8:	b580      	push	{r7, lr}
3418c5da:	b082      	sub	sp, #8
3418c5dc:	af00      	add	r7, sp, #0
  MEM_STATUS retr = MEM_OK;
3418c5de:	2300      	movs	r3, #0
3418c5e0:	71fb      	strb	r3, [r7, #7]
  if (EXTMEM_EraseAll(STM32EXTLOADER_DEVICE_MEMORY_ID) != EXTMEM_OK)
3418c5e2:	2000      	movs	r0, #0
3418c5e4:	f000 fb1a 	bl	3418cc1c <EXTMEM_EraseAll>
3418c5e8:	4603      	mov	r3, r0
3418c5ea:	2b00      	cmp	r3, #0
3418c5ec:	d001      	beq.n	3418c5f2 <memory_masserase+0x1a>
  {
    retr = MEM_FAIL;
3418c5ee:	2301      	movs	r3, #1
3418c5f0:	71fb      	strb	r3, [r7, #7]
  }

  return retr;
3418c5f2:	79fb      	ldrb	r3, [r7, #7]
}
3418c5f4:	4618      	mov	r0, r3
3418c5f6:	3708      	adds	r7, #8
3418c5f8:	46bd      	mov	sp, r7
3418c5fa:	bd80      	pop	{r7, pc}

3418c5fc <memory_sectorerase>:
  * @param   EraseEndAddress   :  erase end address
  * @param   SectorSize        :  sector size
  * @retval  Operation status @ref MEM_MAPSTAT
  */
__weak MEM_STATUS memory_sectorerase(uint32_t EraseStartAddress, uint32_t EraseEndAddress, uint32_t SectorSize)
{
3418c5fc:	b580      	push	{r7, lr}
3418c5fe:	b088      	sub	sp, #32
3418c600:	af00      	add	r7, sp, #0
3418c602:	60f8      	str	r0, [r7, #12]
3418c604:	60b9      	str	r1, [r7, #8]
3418c606:	607a      	str	r2, [r7, #4]
  uint32_t start_addr = EraseStartAddress & 0x0FFFFFFFUL;
3418c608:	68fb      	ldr	r3, [r7, #12]
3418c60a:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
3418c60e:	61fb      	str	r3, [r7, #28]
  uint32_t end_addr = (EraseEndAddress & 0x0FFFFFFFUL)+SectorSize;
3418c610:	68bb      	ldr	r3, [r7, #8]
3418c612:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
3418c616:	687a      	ldr	r2, [r7, #4]
3418c618:	4413      	add	r3, r2
3418c61a:	617b      	str	r3, [r7, #20]
  MEM_STATUS retr = MEM_OK;
3418c61c:	2300      	movs	r3, #0
3418c61e:	76fb      	strb	r3, [r7, #27]

  do
  {
    if (EXTMEM_EraseSector(STM32EXTLOADER_DEVICE_MEMORY_ID, start_addr, SectorSize) != EXTMEM_OK)
3418c620:	687a      	ldr	r2, [r7, #4]
3418c622:	69f9      	ldr	r1, [r7, #28]
3418c624:	2000      	movs	r0, #0
3418c626:	f000 fa11 	bl	3418ca4c <EXTMEM_EraseSector>
3418c62a:	4603      	mov	r3, r0
3418c62c:	2b00      	cmp	r3, #0
3418c62e:	d001      	beq.n	3418c634 <memory_sectorerase+0x38>
    {
      retr = MEM_FAIL;
3418c630:	2301      	movs	r3, #1
3418c632:	76fb      	strb	r3, [r7, #27]
    }
    start_addr = start_addr + SectorSize;
3418c634:	69fa      	ldr	r2, [r7, #28]
3418c636:	687b      	ldr	r3, [r7, #4]
3418c638:	4413      	add	r3, r2
3418c63a:	61fb      	str	r3, [r7, #28]
  }while ((end_addr > start_addr) && (retr == MEM_OK));
3418c63c:	697a      	ldr	r2, [r7, #20]
3418c63e:	69fb      	ldr	r3, [r7, #28]
3418c640:	429a      	cmp	r2, r3
3418c642:	d902      	bls.n	3418c64a <memory_sectorerase+0x4e>
3418c644:	7efb      	ldrb	r3, [r7, #27]
3418c646:	2b00      	cmp	r3, #0
3418c648:	d0ea      	beq.n	3418c620 <memory_sectorerase+0x24>

  return retr;
3418c64a:	7efb      	ldrb	r3, [r7, #27]
}
3418c64c:	4618      	mov	r0, r3
3418c64e:	3720      	adds	r7, #32
3418c650:	46bd      	mov	sp, r7
3418c652:	bd80      	pop	{r7, pc}

3418c654 <memory_mapmode>:
  * @brief   enable/disable memory mapped mode.
  * @param   State @ref MEM_MAPSTAT
  * @retval  Operation status @ref MEM_MAPSTAT
  */
__weak MEM_STATUS memory_mapmode(MEM_MAPSTAT State)
{
3418c654:	b580      	push	{r7, lr}
3418c656:	b084      	sub	sp, #16
3418c658:	af00      	add	r7, sp, #0
3418c65a:	4603      	mov	r3, r0
3418c65c:	71fb      	strb	r3, [r7, #7]
  MEM_STATUS retr = MEM_OK;
3418c65e:	2300      	movs	r3, #0
3418c660:	73fb      	strb	r3, [r7, #15]
  if (EXTMEM_MemoryMappedMode(STM32EXTLOADER_DEVICE_MEMORY_ID, State == MEM_MAPENABLE ? EXTMEM_ENABLE: EXTMEM_DISABLE) != EXTMEM_OK)
3418c662:	79fb      	ldrb	r3, [r7, #7]
3418c664:	2b01      	cmp	r3, #1
3418c666:	bf14      	ite	ne
3418c668:	2301      	movne	r3, #1
3418c66a:	2300      	moveq	r3, #0
3418c66c:	b2db      	uxtb	r3, r3
3418c66e:	4619      	mov	r1, r3
3418c670:	2000      	movs	r0, #0
3418c672:	f000 fb0b 	bl	3418cc8c <EXTMEM_MemoryMappedMode>
3418c676:	4603      	mov	r3, r0
3418c678:	2b00      	cmp	r3, #0
3418c67a:	d001      	beq.n	3418c680 <memory_mapmode+0x2c>
  {
    retr = MEM_FAIL;
3418c67c:	2301      	movs	r3, #1
3418c67e:	73fb      	strb	r3, [r7, #15]
  }
  return retr;
3418c680:	7bfb      	ldrb	r3, [r7, #15]
}
3418c682:	4618      	mov	r0, r3
3418c684:	3710      	adds	r7, #16
3418c686:	46bd      	mov	sp, r7
3418c688:	bd80      	pop	{r7, pc}
	...

3418c68c <Reset_Handler>:
uint32_t g_pfnVectors[] __attribute__((section(".isr_vector"))) = {
};
void __attribute__((used,optimize("Os"))) Reset_Handler(void)
{

  asm(
3418c68c:	4803      	ldr	r0, [pc, #12]	@ (3418c69c <Reset_Handler+0x10>)
3418c68e:	bf00      	nop
3418c690:	4685      	mov	sp, r0
      "ldr r0, =_estack\n"
      "nop\n"
      "mov     sp, r0\n");

  asm(
3418c692:	4803      	ldr	r0, [pc, #12]	@ (3418c6a0 <Reset_Handler+0x14>)
3418c694:	bf00      	nop
3418c696:	4687      	mov	pc, r0
      "ldr r0, =main\n"
      "nop\n"
      "mov     pc, r0\n");
}
3418c698:	4770      	bx	lr
3418c69a:	0000      	.short	0x0000
3418c69c:	341a0400 	.word	0x341a0400
3418c6a0:	3418c6a5 	.word	0x3418c6a5

3418c6a4 <main>:
/**
 * @brief  main function used for debug purpose
  * @retval the function always returns 0
 */
int main(void)
{
3418c6a4:	b580      	push	{r7, lr}
3418c6a6:	af00      	add	r7, sp, #0
  exec = DEBUG_STATE_INIT;
3418c6a8:	4b21      	ldr	r3, [pc, #132]	@ (3418c730 <main+0x8c>)
3418c6aa:	2201      	movs	r2, #1
3418c6ac:	701a      	strb	r2, [r3, #0]
  do
  {
    switch (exec)
3418c6ae:	4b20      	ldr	r3, [pc, #128]	@ (3418c730 <main+0x8c>)
3418c6b0:	781b      	ldrb	r3, [r3, #0]
3418c6b2:	b2db      	uxtb	r3, r3
3418c6b4:	2b04      	cmp	r3, #4
3418c6b6:	d833      	bhi.n	3418c720 <main+0x7c>
3418c6b8:	a201      	add	r2, pc, #4	@ (adr r2, 3418c6c0 <main+0x1c>)
3418c6ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
3418c6be:	bf00      	nop
3418c6c0:	3418c721 	.word	0x3418c721
3418c6c4:	3418c6d5 	.word	0x3418c6d5
3418c6c8:	3418c6e1 	.word	0x3418c6e1
3418c6cc:	3418c709 	.word	0x3418c709
3418c6d0:	3418c6fb 	.word	0x3418c6fb
    case DEBUG_STATE_WAIT:{
      /* nothing to do just loop to wait an exec update */
      break;
    }
    case DEBUG_STATE_INIT :{
      Init();
3418c6d4:	f000 f836 	bl	3418c744 <Init>
      exec = DEBUG_STATE_WAIT;
3418c6d8:	4b15      	ldr	r3, [pc, #84]	@ (3418c730 <main+0x8c>)
3418c6da:	2200      	movs	r2, #0
3418c6dc:	701a      	strb	r2, [r3, #0]
      break;
3418c6de:	e01f      	b.n	3418c720 <main+0x7c>
    }
    case DEBUG_STATE_WRITE : {
      Write (Address, Size, (uint8_t *)Buff_address);
3418c6e0:	4b14      	ldr	r3, [pc, #80]	@ (3418c734 <main+0x90>)
3418c6e2:	681b      	ldr	r3, [r3, #0]
3418c6e4:	4a14      	ldr	r2, [pc, #80]	@ (3418c738 <main+0x94>)
3418c6e6:	6811      	ldr	r1, [r2, #0]
3418c6e8:	4a14      	ldr	r2, [pc, #80]	@ (3418c73c <main+0x98>)
3418c6ea:	6812      	ldr	r2, [r2, #0]
3418c6ec:	4618      	mov	r0, r3
3418c6ee:	f000 f851 	bl	3418c794 <Write>
      exec = DEBUG_STATE_INIT;
3418c6f2:	4b0f      	ldr	r3, [pc, #60]	@ (3418c730 <main+0x8c>)
3418c6f4:	2201      	movs	r2, #1
3418c6f6:	701a      	strb	r2, [r3, #0]
      break;
3418c6f8:	e012      	b.n	3418c720 <main+0x7c>
    }
    case DEBUG_STATE_MASSERASE :{
      MassErase(0);
3418c6fa:	2000      	movs	r0, #0
3418c6fc:	f000 f870 	bl	3418c7e0 <MassErase>
      exec = DEBUG_STATE_INIT;
3418c700:	4b0b      	ldr	r3, [pc, #44]	@ (3418c730 <main+0x8c>)
3418c702:	2201      	movs	r2, #1
3418c704:	701a      	strb	r2, [r3, #0]
      break;
3418c706:	e00b      	b.n	3418c720 <main+0x7c>
    }

    case DEBUG_STATE_SECTORERASE :{
      SectorErase(Address,Size);
3418c708:	4b0a      	ldr	r3, [pc, #40]	@ (3418c734 <main+0x90>)
3418c70a:	681b      	ldr	r3, [r3, #0]
3418c70c:	4a0a      	ldr	r2, [pc, #40]	@ (3418c738 <main+0x94>)
3418c70e:	6812      	ldr	r2, [r2, #0]
3418c710:	4611      	mov	r1, r2
3418c712:	4618      	mov	r0, r3
3418c714:	f000 f886 	bl	3418c824 <SectorErase>
      exec = DEBUG_STATE_INIT;
3418c718:	4b05      	ldr	r3, [pc, #20]	@ (3418c730 <main+0x8c>)
3418c71a:	2201      	movs	r2, #1
3418c71c:	701a      	strb	r2, [r3, #0]
      break;
3418c71e:	bf00      	nop
    }
    }

  } while (condition);
3418c720:	4b07      	ldr	r3, [pc, #28]	@ (3418c740 <main+0x9c>)
3418c722:	681b      	ldr	r3, [r3, #0]
3418c724:	2b00      	cmp	r3, #0
3418c726:	d1c2      	bne.n	3418c6ae <main+0xa>

  return 0;
3418c728:	2300      	movs	r3, #0
}
3418c72a:	4618      	mov	r0, r3
3418c72c:	bd80      	pop	{r7, pc}
3418c72e:	bf00      	nop
3418c730:	3418072c 	.word	0x3418072c
3418c734:	34180734 	.word	0x34180734
3418c738:	34180738 	.word	0x34180738
3418c73c:	34180730 	.word	0x34180730
3418c740:	3418fc2c 	.word	0x3418fc2c

3418c744 <Init>:
/**
 * @brief  System initialization.
  * @retval  1: Operation succeeded or 0: Operation failed
 */
uint32_t Init(void)
{
3418c744:	b580      	push	{r7, lr}
3418c746:	b084      	sub	sp, #16
3418c748:	af00      	add	r7, sp, #0
  uint32_t retr = 1;
3418c74a:	2301      	movs	r3, #1
3418c74c:	60fb      	str	r3, [r7, #12]
  extern uint32_t Image$$PrgData$$ZI$$Limit;

  startadd = (uint8_t *)&Image$$PrgData$$ZI$$Base;
  size     = (uint32_t)&Image$$PrgData$$ZI$$Limit - (uint32_t)startadd;
#elif defined ( __GNUC__ )
  startadd = (uint8_t*)& __bss_start__;
3418c74e:	4b0e      	ldr	r3, [pc, #56]	@ (3418c788 <Init+0x44>)
3418c750:	60bb      	str	r3, [r7, #8]
  size     = (uint8_t*)& __bss_end__ - (uint8_t*)& __bss_start__;
3418c752:	4a0e      	ldr	r2, [pc, #56]	@ (3418c78c <Init+0x48>)
3418c754:	4b0c      	ldr	r3, [pc, #48]	@ (3418c788 <Init+0x44>)
3418c756:	1ad3      	subs	r3, r2, r3
3418c758:	607b      	str	r3, [r7, #4]
#else
#error "the compiler is not yet supported"
#endif /* __ICCARM__ */

  /*  Init variables to zero */
  memset(startadd, 0, size * sizeof(uint8_t));
3418c75a:	687a      	ldr	r2, [r7, #4]
3418c75c:	2100      	movs	r1, #0
3418c75e:	68b8      	ldr	r0, [r7, #8]
3418c760:	f003 f9c8 	bl	3418faf4 <memset>

  extmemloader_Init();
3418c764:	f7f4 f948 	bl	341809f8 <extmemloader_Init>

  /* Enable default memory mapped mode */
  if (memory_mapmode(MEM_MAPENABLE)  != MEM_OK)
3418c768:	2001      	movs	r0, #1
3418c76a:	f7ff ff73 	bl	3418c654 <memory_mapmode>
3418c76e:	4603      	mov	r3, r0
3418c770:	2b00      	cmp	r3, #0
3418c772:	d001      	beq.n	3418c778 <Init+0x34>
  {
    retr = 0;
3418c774:	2300      	movs	r3, #0
3418c776:	60fb      	str	r3, [r7, #12]
  }

  MemoryMappedMode = MEM_MAPENABLE;
3418c778:	4b05      	ldr	r3, [pc, #20]	@ (3418c790 <Init+0x4c>)
3418c77a:	2201      	movs	r2, #1
3418c77c:	701a      	strb	r2, [r3, #0]

  return retr;
3418c77e:	68fb      	ldr	r3, [r7, #12]
}
3418c780:	4618      	mov	r0, r3
3418c782:	3710      	adds	r7, #16
3418c784:	46bd      	mov	sp, r7
3418c786:	bd80      	pop	{r7, pc}
3418c788:	34180640 	.word	0x34180640
3418c78c:	34180974 	.word	0x34180974
3418c790:	3418073c 	.word	0x3418073c

3418c794 <Write>:
 * @param   buffer : pointer to data buffer
 * @retval  1      : Operation succeeded
 * @retval  0      : Operation failed
 */
KeepInCompilation uint32_t Write(uint32_t Address, uint32_t Size, uint8_t *buffer)
{
3418c794:	b580      	push	{r7, lr}
3418c796:	b084      	sub	sp, #16
3418c798:	af00      	add	r7, sp, #0
3418c79a:	60f8      	str	r0, [r7, #12]
3418c79c:	60b9      	str	r1, [r7, #8]
3418c79e:	607a      	str	r2, [r7, #4]
  STM32_EXTMEMLOADER_TRACE("\n\nCall Function Write\n");

  /* Disable memory mapped mode if enabled */
  if (MemoryMappedMode == MEM_MAPENABLE)
3418c7a0:	4b0e      	ldr	r3, [pc, #56]	@ (3418c7dc <Write+0x48>)
3418c7a2:	781b      	ldrb	r3, [r3, #0]
3418c7a4:	2b01      	cmp	r3, #1
3418c7a6:	d10a      	bne.n	3418c7be <Write+0x2a>
  {
    if (memory_mapmode(MEM_MAPDISABLE)  != MEM_OK)
3418c7a8:	2000      	movs	r0, #0
3418c7aa:	f7ff ff53 	bl	3418c654 <memory_mapmode>
3418c7ae:	4603      	mov	r3, r0
3418c7b0:	2b00      	cmp	r3, #0
3418c7b2:	d001      	beq.n	3418c7b8 <Write+0x24>
    {
      return 0;
3418c7b4:	2300      	movs	r3, #0
3418c7b6:	e00d      	b.n	3418c7d4 <Write+0x40>
    }
    MemoryMappedMode = MEM_MAPDISABLE;
3418c7b8:	4b08      	ldr	r3, [pc, #32]	@ (3418c7dc <Write+0x48>)
3418c7ba:	2200      	movs	r2, #0
3418c7bc:	701a      	strb	r2, [r3, #0]
  }

  if (memory_write(Address, Size, buffer) != MEM_OK)
3418c7be:	687a      	ldr	r2, [r7, #4]
3418c7c0:	68b9      	ldr	r1, [r7, #8]
3418c7c2:	68f8      	ldr	r0, [r7, #12]
3418c7c4:	f7ff feec 	bl	3418c5a0 <memory_write>
3418c7c8:	4603      	mov	r3, r0
3418c7ca:	2b00      	cmp	r3, #0
3418c7cc:	d001      	beq.n	3418c7d2 <Write+0x3e>
  {
    return 0;
3418c7ce:	2300      	movs	r3, #0
3418c7d0:	e000      	b.n	3418c7d4 <Write+0x40>
  }

  return 1;
3418c7d2:	2301      	movs	r3, #1
}
3418c7d4:	4618      	mov	r0, r3
3418c7d6:	3710      	adds	r7, #16
3418c7d8:	46bd      	mov	sp, r7
3418c7da:	bd80      	pop	{r7, pc}
3418c7dc:	3418073c 	.word	0x3418073c

3418c7e0 <MassErase>:
 * @param 	 Parallelism : 0
 * @retval  1           : Operation succeeded
 * @retval  0           : Operation failed
 */
KeepInCompilation uint32_t MassErase(uint32_t Parallelism)
{
3418c7e0:	b580      	push	{r7, lr}
3418c7e2:	b082      	sub	sp, #8
3418c7e4:	af00      	add	r7, sp, #0
3418c7e6:	6078      	str	r0, [r7, #4]
  STM32_EXTMEMLOADER_TRACE("\n\nCall Function MassErase\n");
  /* Disable memory mapped mode if enabled */
  if (MemoryMappedMode == MEM_MAPENABLE)
3418c7e8:	4b0d      	ldr	r3, [pc, #52]	@ (3418c820 <MassErase+0x40>)
3418c7ea:	781b      	ldrb	r3, [r3, #0]
3418c7ec:	2b01      	cmp	r3, #1
3418c7ee:	d10a      	bne.n	3418c806 <MassErase+0x26>
  {
    if (memory_mapmode(MEM_MAPDISABLE)  != MEM_OK)
3418c7f0:	2000      	movs	r0, #0
3418c7f2:	f7ff ff2f 	bl	3418c654 <memory_mapmode>
3418c7f6:	4603      	mov	r3, r0
3418c7f8:	2b00      	cmp	r3, #0
3418c7fa:	d001      	beq.n	3418c800 <MassErase+0x20>
    {
      return 0;
3418c7fc:	2300      	movs	r3, #0
3418c7fe:	e00a      	b.n	3418c816 <MassErase+0x36>
    }
    MemoryMappedMode = MEM_MAPDISABLE;
3418c800:	4b07      	ldr	r3, [pc, #28]	@ (3418c820 <MassErase+0x40>)
3418c802:	2200      	movs	r2, #0
3418c804:	701a      	strb	r2, [r3, #0]
  }

  if (memory_masserase() != MEM_OK)
3418c806:	f7ff fee7 	bl	3418c5d8 <memory_masserase>
3418c80a:	4603      	mov	r3, r0
3418c80c:	2b00      	cmp	r3, #0
3418c80e:	d001      	beq.n	3418c814 <MassErase+0x34>
  {
    return 0;
3418c810:	2300      	movs	r3, #0
3418c812:	e000      	b.n	3418c816 <MassErase+0x36>
  }

  return 1;
3418c814:	2301      	movs	r3, #1
}
3418c816:	4618      	mov	r0, r3
3418c818:	3708      	adds	r7, #8
3418c81a:	46bd      	mov	sp, r7
3418c81c:	bd80      	pop	{r7, pc}
3418c81e:	bf00      	nop
3418c820:	3418073c 	.word	0x3418073c

3418c824 <SectorErase>:
 * @param   EraseStartAddress :  erase start address
 * @param   EraseEndAddress   :  erase end address
 * @retval  None
 */
KeepInCompilation uint32_t SectorErase(uint32_t EraseStartAddress, uint32_t EraseEndAddress)
{
3418c824:	b580      	push	{r7, lr}
3418c826:	b082      	sub	sp, #8
3418c828:	af00      	add	r7, sp, #0
3418c82a:	6078      	str	r0, [r7, #4]
3418c82c:	6039      	str	r1, [r7, #0]
  STM32_EXTMEMLOADER_TRACE("\n\nCall Function SectorErase\n");
  /* Disable memory mapped mode if enabled */
  if (MemoryMappedMode == MEM_MAPENABLE)
3418c82e:	4b0f      	ldr	r3, [pc, #60]	@ (3418c86c <SectorErase+0x48>)
3418c830:	781b      	ldrb	r3, [r3, #0]
3418c832:	2b01      	cmp	r3, #1
3418c834:	d10a      	bne.n	3418c84c <SectorErase+0x28>
  {
    if (memory_mapmode(MEM_MAPDISABLE)  != MEM_OK)
3418c836:	2000      	movs	r0, #0
3418c838:	f7ff ff0c 	bl	3418c654 <memory_mapmode>
3418c83c:	4603      	mov	r3, r0
3418c83e:	2b00      	cmp	r3, #0
3418c840:	d001      	beq.n	3418c846 <SectorErase+0x22>
    {
      return 0;
3418c842:	2300      	movs	r3, #0
3418c844:	e00e      	b.n	3418c864 <SectorErase+0x40>
    }
    MemoryMappedMode = MEM_MAPDISABLE;
3418c846:	4b09      	ldr	r3, [pc, #36]	@ (3418c86c <SectorErase+0x48>)
3418c848:	2200      	movs	r2, #0
3418c84a:	701a      	strb	r2, [r3, #0]
  }

  if (memory_sectorerase(EraseStartAddress, EraseEndAddress, STM32EXTLOADER_DEVICE_SECTOR_SIZE) != MEM_OK)
3418c84c:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
3418c850:	6839      	ldr	r1, [r7, #0]
3418c852:	6878      	ldr	r0, [r7, #4]
3418c854:	f7ff fed2 	bl	3418c5fc <memory_sectorerase>
3418c858:	4603      	mov	r3, r0
3418c85a:	2b00      	cmp	r3, #0
3418c85c:	d001      	beq.n	3418c862 <SectorErase+0x3e>
  {
    return 0;
3418c85e:	2300      	movs	r3, #0
3418c860:	e000      	b.n	3418c864 <SectorErase+0x40>
  }

  return 1;
3418c862:	2301      	movs	r3, #1
}
3418c864:	4618      	mov	r0, r3
3418c866:	3708      	adds	r7, #8
3418c868:	46bd      	mov	sp, r7
3418c86a:	bd80      	pop	{r7, pc}
3418c86c:	3418073c 	.word	0x3418073c

3418c870 <HAL_InitTick>:
  *       management functional without interrupt
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
3418c870:	b480      	push	{r7}
3418c872:	b085      	sub	sp, #20
3418c874:	af00      	add	r7, sp, #0
3418c876:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef retr = HAL_ERROR;
3418c878:	2301      	movs	r3, #1
3418c87a:	73fb      	strb	r3, [r7, #15]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
3418c87c:	4b11      	ldr	r3, [pc, #68]	@ (3418c8c4 <HAL_InitTick+0x54>)
3418c87e:	781b      	ldrb	r3, [r3, #0]
3418c880:	2b00      	cmp	r3, #0
3418c882:	d017      	beq.n	3418c8b4 <HAL_InitTick+0x44>
  {
    uint32_t ticks = SystemCoreClock / (1000U / (uint32_t)uwTickFreq);
3418c884:	4b10      	ldr	r3, [pc, #64]	@ (3418c8c8 <HAL_InitTick+0x58>)
3418c886:	681a      	ldr	r2, [r3, #0]
3418c888:	4b0e      	ldr	r3, [pc, #56]	@ (3418c8c4 <HAL_InitTick+0x54>)
3418c88a:	781b      	ldrb	r3, [r3, #0]
3418c88c:	4619      	mov	r1, r3
3418c88e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
3418c892:	fbb3 f3f1 	udiv	r3, r3, r1
3418c896:	fbb2 f3f3 	udiv	r3, r2, r3
3418c89a:	60bb      	str	r3, [r7, #8]
    SysTick->LOAD  = (uint32_t)(ticks - 1UL);      /* Set reload register */
3418c89c:	4a0b      	ldr	r2, [pc, #44]	@ (3418c8cc <HAL_InitTick+0x5c>)
3418c89e:	68bb      	ldr	r3, [r7, #8]
3418c8a0:	3b01      	subs	r3, #1
3418c8a2:	6053      	str	r3, [r2, #4]
    SysTick->VAL   = 0UL;                          /* Load the SysTick Counter Value */
3418c8a4:	4b09      	ldr	r3, [pc, #36]	@ (3418c8cc <HAL_InitTick+0x5c>)
3418c8a6:	2200      	movs	r2, #0
3418c8a8:	609a      	str	r2, [r3, #8]
    SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |  /* Set processor clock */
3418c8aa:	4b08      	ldr	r3, [pc, #32]	@ (3418c8cc <HAL_InitTick+0x5c>)
3418c8ac:	2205      	movs	r2, #5
3418c8ae:	601a      	str	r2, [r3, #0]
                     SysTick_CTRL_ENABLE_Msk;      /* Enable SysTick Timer */
    retr = HAL_OK;
3418c8b0:	2300      	movs	r3, #0
3418c8b2:	73fb      	strb	r3, [r7, #15]
  }
  return retr;
3418c8b4:	7bfb      	ldrb	r3, [r7, #15]
}
3418c8b6:	4618      	mov	r0, r3
3418c8b8:	3714      	adds	r7, #20
3418c8ba:	46bd      	mov	sp, r7
3418c8bc:	f85d 7b04 	ldr.w	r7, [sp], #4
3418c8c0:	4770      	bx	lr
3418c8c2:	bf00      	nop
3418c8c4:	34180610 	.word	0x34180610
3418c8c8:	34180608 	.word	0x34180608
3418c8cc:	e000e010 	.word	0xe000e010

3418c8d0 <HAL_GetTick>:
  * @note The function is an override of the HAL function to increment the
  *       tick on a count flag event.
  * @retval tick value
  */
uint32_t HAL_GetTick(void)
{
3418c8d0:	b480      	push	{r7}
3418c8d2:	af00      	add	r7, sp, #0
  if ((SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk) == SysTick_CTRL_COUNTFLAG_Msk)
3418c8d4:	4b09      	ldr	r3, [pc, #36]	@ (3418c8fc <HAL_GetTick+0x2c>)
3418c8d6:	681b      	ldr	r3, [r3, #0]
3418c8d8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
3418c8dc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
3418c8e0:	d104      	bne.n	3418c8ec <HAL_GetTick+0x1c>
  {
    uwTick++;
3418c8e2:	4b07      	ldr	r3, [pc, #28]	@ (3418c900 <HAL_GetTick+0x30>)
3418c8e4:	681b      	ldr	r3, [r3, #0]
3418c8e6:	3301      	adds	r3, #1
3418c8e8:	4a05      	ldr	r2, [pc, #20]	@ (3418c900 <HAL_GetTick+0x30>)
3418c8ea:	6013      	str	r3, [r2, #0]
  }
  return uwTick;
3418c8ec:	4b04      	ldr	r3, [pc, #16]	@ (3418c900 <HAL_GetTick+0x30>)
3418c8ee:	681b      	ldr	r3, [r3, #0]
}
3418c8f0:	4618      	mov	r0, r3
3418c8f2:	46bd      	mov	sp, r7
3418c8f4:	f85d 7b04 	ldr.w	r7, [sp], #4
3418c8f8:	4770      	bx	lr
3418c8fa:	bf00      	nop
3418c8fc:	e000e010 	.word	0xe000e010
3418c900:	34180728 	.word	0x34180728

3418c904 <EXTMEM_Init>:
/** @defgroup EXTMEM_Exported_Functions External Memory Exported Functions
  * @{
  */

EXTMEM_StatusTypeDef EXTMEM_Init(uint32_t MemId, uint32_t ClockInput)
{
3418c904:	b580      	push	{r7, lr}
3418c906:	b084      	sub	sp, #16
3418c908:	af00      	add	r7, sp, #0
3418c90a:	6078      	str	r0, [r7, #4]
3418c90c:	6039      	str	r1, [r7, #0]
  EXTMEM_StatusTypeDef retr = EXTMEM_ERROR_INVALID_ID;
3418c90e:	23fb      	movs	r3, #251	@ 0xfb
3418c910:	73fb      	strb	r3, [r7, #15]
  EXTMEM_FUNC_CALL();

  /* control the memory ID */
  if (MemId < (sizeof(extmem_list_config) / sizeof(EXTMEM_DefinitionTypeDef)))
3418c912:	687b      	ldr	r3, [r7, #4]
3418c914:	2b00      	cmp	r3, #0
3418c916:	d155      	bne.n	3418c9c4 <EXTMEM_Init+0xc0>
  {
    retr = EXTMEM_OK;
3418c918:	2300      	movs	r3, #0
3418c91a:	73fb      	strb	r3, [r7, #15]
    switch (extmem_list_config[MemId].MemType)
3418c91c:	4a2c      	ldr	r2, [pc, #176]	@ (3418c9d0 <EXTMEM_Init+0xcc>)
3418c91e:	687b      	ldr	r3, [r7, #4]
3418c920:	21ac      	movs	r1, #172	@ 0xac
3418c922:	fb01 f303 	mul.w	r3, r1, r3
3418c926:	4413      	add	r3, r2
3418c928:	781b      	ldrb	r3, [r3, #0]
3418c92a:	2b00      	cmp	r3, #0
3418c92c:	d002      	beq.n	3418c934 <EXTMEM_Init+0x30>
3418c92e:	2b02      	cmp	r3, #2
3418c930:	d021      	beq.n	3418c976 <EXTMEM_Init+0x72>
3418c932:	e041      	b.n	3418c9b8 <EXTMEM_Init+0xb4>
    {
#if EXTMEM_DRIVER_NOR_SFDP == 1
      case EXTMEM_NOR_SFDP:{
        /* Initialize the SFDP memory */
        if (EXTMEM_DRIVER_NOR_SFDP_OK != EXTMEM_DRIVER_NOR_SFDP_Init(extmem_list_config[MemId].Handle,
3418c934:	4a26      	ldr	r2, [pc, #152]	@ (3418c9d0 <EXTMEM_Init+0xcc>)
3418c936:	687b      	ldr	r3, [r7, #4]
3418c938:	21ac      	movs	r1, #172	@ 0xac
3418c93a:	fb01 f303 	mul.w	r3, r1, r3
3418c93e:	4413      	add	r3, r2
3418c940:	3304      	adds	r3, #4
3418c942:	6818      	ldr	r0, [r3, #0]
3418c944:	4a22      	ldr	r2, [pc, #136]	@ (3418c9d0 <EXTMEM_Init+0xcc>)
3418c946:	687b      	ldr	r3, [r7, #4]
3418c948:	21ac      	movs	r1, #172	@ 0xac
3418c94a:	fb01 f303 	mul.w	r3, r1, r3
3418c94e:	4413      	add	r3, r2
3418c950:	3308      	adds	r3, #8
3418c952:	7819      	ldrb	r1, [r3, #0]
3418c954:	687b      	ldr	r3, [r7, #4]
3418c956:	22ac      	movs	r2, #172	@ 0xac
3418c958:	fb02 f303 	mul.w	r3, r2, r3
3418c95c:	3308      	adds	r3, #8
3418c95e:	4a1c      	ldr	r2, [pc, #112]	@ (3418c9d0 <EXTMEM_Init+0xcc>)
3418c960:	4413      	add	r3, r2
3418c962:	3304      	adds	r3, #4
3418c964:	683a      	ldr	r2, [r7, #0]
3418c966:	f002 fe31 	bl	3418f5cc <EXTMEM_DRIVER_NOR_SFDP_Init>
3418c96a:	4603      	mov	r3, r0
3418c96c:	2b00      	cmp	r3, #0
3418c96e:	d026      	beq.n	3418c9be <EXTMEM_Init+0xba>
                                                                     extmem_list_config[MemId].ConfigType,
                                                                     ClockInput,
                                                                     &extmem_list_config[MemId].NorSfdpObject))
        {
          retr = EXTMEM_ERROR_DRIVER;
3418c970:	23fd      	movs	r3, #253	@ 0xfd
3418c972:	73fb      	strb	r3, [r7, #15]
        }
        break;
3418c974:	e023      	b.n	3418c9be <EXTMEM_Init+0xba>
    }
#endif /* EXTMEM_DRIVER_SDCARD == 1 */
#if EXTMEM_DRIVER_PSRAM == 1
    case EXTMEM_PSRAM : {
        /* Initialize the SFDP memory */
        if (EXTMEM_DRIVER_PSRAM_OK != EXTMEM_DRIVER_PSRAM_Init(extmem_list_config[MemId].Handle,
3418c976:	4a16      	ldr	r2, [pc, #88]	@ (3418c9d0 <EXTMEM_Init+0xcc>)
3418c978:	687b      	ldr	r3, [r7, #4]
3418c97a:	21ac      	movs	r1, #172	@ 0xac
3418c97c:	fb01 f303 	mul.w	r3, r1, r3
3418c980:	4413      	add	r3, r2
3418c982:	3304      	adds	r3, #4
3418c984:	6818      	ldr	r0, [r3, #0]
3418c986:	4a12      	ldr	r2, [pc, #72]	@ (3418c9d0 <EXTMEM_Init+0xcc>)
3418c988:	687b      	ldr	r3, [r7, #4]
3418c98a:	21ac      	movs	r1, #172	@ 0xac
3418c98c:	fb01 f303 	mul.w	r3, r1, r3
3418c990:	4413      	add	r3, r2
3418c992:	3308      	adds	r3, #8
3418c994:	7819      	ldrb	r1, [r3, #0]
3418c996:	687b      	ldr	r3, [r7, #4]
3418c998:	22ac      	movs	r2, #172	@ 0xac
3418c99a:	fb02 f303 	mul.w	r3, r2, r3
3418c99e:	3308      	adds	r3, #8
3418c9a0:	4a0b      	ldr	r2, [pc, #44]	@ (3418c9d0 <EXTMEM_Init+0xcc>)
3418c9a2:	4413      	add	r3, r2
3418c9a4:	3304      	adds	r3, #4
3418c9a6:	683a      	ldr	r2, [r7, #0]
3418c9a8:	f000 f9e8 	bl	3418cd7c <EXTMEM_DRIVER_PSRAM_Init>
3418c9ac:	4603      	mov	r3, r0
3418c9ae:	2b00      	cmp	r3, #0
3418c9b0:	d007      	beq.n	3418c9c2 <EXTMEM_Init+0xbe>
                                                               extmem_list_config[MemId].ConfigType,
                                                               ClockInput,
                                                               &extmem_list_config[MemId].PsramObject))
        {
          retr = EXTMEM_ERROR_DRIVER;
3418c9b2:	23fd      	movs	r3, #253	@ 0xfd
3418c9b4:	73fb      	strb	r3, [r7, #15]
        }
        break;
3418c9b6:	e004      	b.n	3418c9c2 <EXTMEM_Init+0xbe>
      break;
    }
#endif /* EXTMEM_DRIVER_USER == 1 */
    default:{
        EXTMEM_DEBUG("\terror unknown type\n");
        retr = EXTMEM_ERROR_UNKNOWNMEMORY;
3418c9b8:	23fe      	movs	r3, #254	@ 0xfe
3418c9ba:	73fb      	strb	r3, [r7, #15]
        break;
3418c9bc:	e002      	b.n	3418c9c4 <EXTMEM_Init+0xc0>
        break;
3418c9be:	bf00      	nop
3418c9c0:	e000      	b.n	3418c9c4 <EXTMEM_Init+0xc0>
        break;
3418c9c2:	bf00      	nop
      }
    }
  }
  return retr;
3418c9c4:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
3418c9c8:	4618      	mov	r0, r3
3418c9ca:	3710      	adds	r7, #16
3418c9cc:	46bd      	mov	sp, r7
3418c9ce:	bd80      	pop	{r7, pc}
3418c9d0:	34180740 	.word	0x34180740

3418c9d4 <EXTMEM_Write>:
  }
  return retr;
}

EXTMEM_StatusTypeDef EXTMEM_Write(uint32_t MemId, uint32_t Address, const uint8_t* Data, uint32_t Size)
{
3418c9d4:	b580      	push	{r7, lr}
3418c9d6:	b086      	sub	sp, #24
3418c9d8:	af00      	add	r7, sp, #0
3418c9da:	60f8      	str	r0, [r7, #12]
3418c9dc:	60b9      	str	r1, [r7, #8]
3418c9de:	607a      	str	r2, [r7, #4]
3418c9e0:	603b      	str	r3, [r7, #0]
  EXTMEM_StatusTypeDef retr = EXTMEM_ERROR_INVALID_ID;
3418c9e2:	23fb      	movs	r3, #251	@ 0xfb
3418c9e4:	75fb      	strb	r3, [r7, #23]
  EXTMEM_FUNC_CALL()

  /* control the memory ID */
  if (MemId < (sizeof(extmem_list_config) / sizeof(EXTMEM_DefinitionTypeDef)))
3418c9e6:	68fb      	ldr	r3, [r7, #12]
3418c9e8:	2b00      	cmp	r3, #0
3418c9ea:	d127      	bne.n	3418ca3c <EXTMEM_Write+0x68>
  {
    retr = EXTMEM_OK;
3418c9ec:	2300      	movs	r3, #0
3418c9ee:	75fb      	strb	r3, [r7, #23]
    switch (extmem_list_config[MemId].MemType)
3418c9f0:	4a15      	ldr	r2, [pc, #84]	@ (3418ca48 <EXTMEM_Write+0x74>)
3418c9f2:	68fb      	ldr	r3, [r7, #12]
3418c9f4:	21ac      	movs	r1, #172	@ 0xac
3418c9f6:	fb01 f303 	mul.w	r3, r1, r3
3418c9fa:	4413      	add	r3, r2
3418c9fc:	781b      	ldrb	r3, [r3, #0]
3418c9fe:	2b00      	cmp	r3, #0
3418ca00:	d002      	beq.n	3418ca08 <EXTMEM_Write+0x34>
3418ca02:	2b02      	cmp	r3, #2
3418ca04:	d013      	beq.n	3418ca2e <EXTMEM_Write+0x5a>
3418ca06:	e015      	b.n	3418ca34 <EXTMEM_Write+0x60>
    {
#if EXTMEM_DRIVER_NOR_SFDP == 1
      case EXTMEM_NOR_SFDP:{
        if (EXTMEM_DRIVER_NOR_SFDP_OK != EXTMEM_DRIVER_NOR_SFDP_Write(&extmem_list_config[MemId].NorSfdpObject,
3418ca08:	68fb      	ldr	r3, [r7, #12]
3418ca0a:	22ac      	movs	r2, #172	@ 0xac
3418ca0c:	fb02 f303 	mul.w	r3, r2, r3
3418ca10:	3308      	adds	r3, #8
3418ca12:	4a0d      	ldr	r2, [pc, #52]	@ (3418ca48 <EXTMEM_Write+0x74>)
3418ca14:	4413      	add	r3, r2
3418ca16:	1d18      	adds	r0, r3, #4
3418ca18:	683b      	ldr	r3, [r7, #0]
3418ca1a:	687a      	ldr	r2, [r7, #4]
3418ca1c:	68b9      	ldr	r1, [r7, #8]
3418ca1e:	f002 fe91 	bl	3418f744 <EXTMEM_DRIVER_NOR_SFDP_Write>
3418ca22:	4603      	mov	r3, r0
3418ca24:	2b00      	cmp	r3, #0
3418ca26:	d008      	beq.n	3418ca3a <EXTMEM_Write+0x66>
                                                                      Address, Data, Size))
        {
          retr = EXTMEM_ERROR_DRIVER;
3418ca28:	23fd      	movs	r3, #253	@ 0xfd
3418ca2a:	75fb      	strb	r3, [r7, #23]
        }
        break;
3418ca2c:	e005      	b.n	3418ca3a <EXTMEM_Write+0x66>
      break;
    }
#endif /* EXTMEM_DRIVER_SDCARD == 1 */
#if EXTMEM_DRIVER_PSRAM == 1
      case EXTMEM_PSRAM : {
          retr = EXTMEM_ERROR_NOTSUPPORTED;
3418ca2e:	23ff      	movs	r3, #255	@ 0xff
3418ca30:	75fb      	strb	r3, [r7, #23]
        break;
3418ca32:	e003      	b.n	3418ca3c <EXTMEM_Write+0x68>
      break;
    }
#endif /* EXTMEM_DRIVER_USER == 1 */
      default:{
        EXTMEM_DEBUG("\terror unknown type\n");
        retr = EXTMEM_ERROR_UNKNOWNMEMORY;
3418ca34:	23fe      	movs	r3, #254	@ 0xfe
3418ca36:	75fb      	strb	r3, [r7, #23]
        break;
3418ca38:	e000      	b.n	3418ca3c <EXTMEM_Write+0x68>
        break;
3418ca3a:	bf00      	nop
      }
    }
  }
  return retr;
3418ca3c:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
3418ca40:	4618      	mov	r0, r3
3418ca42:	3718      	adds	r7, #24
3418ca44:	46bd      	mov	sp, r7
3418ca46:	bd80      	pop	{r7, pc}
3418ca48:	34180740 	.word	0x34180740

3418ca4c <EXTMEM_EraseSector>:
  }
  return retr;
  }

EXTMEM_StatusTypeDef EXTMEM_EraseSector(uint32_t MemId, uint32_t Address, uint32_t Size)
{
3418ca4c:	b580      	push	{r7, lr}
3418ca4e:	b08a      	sub	sp, #40	@ 0x28
3418ca50:	af00      	add	r7, sp, #0
3418ca52:	60f8      	str	r0, [r7, #12]
3418ca54:	60b9      	str	r1, [r7, #8]
3418ca56:	607a      	str	r2, [r7, #4]
  EXTMEM_StatusTypeDef retr = EXTMEM_ERROR_INVALID_ID;
3418ca58:	23fb      	movs	r3, #251	@ 0xfb
3418ca5a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  EXTMEM_FUNC_CALL()

  /* control the memory ID */
  if (MemId < (sizeof(extmem_list_config) / sizeof(EXTMEM_DefinitionTypeDef)))
3418ca5e:	68fb      	ldr	r3, [r7, #12]
3418ca60:	2b00      	cmp	r3, #0
3418ca62:	f040 80d3 	bne.w	3418cc0c <EXTMEM_EraseSector+0x1c0>
  {
    retr = EXTMEM_OK;
3418ca66:	2300      	movs	r3, #0
3418ca68:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    switch (extmem_list_config[MemId].MemType)
3418ca6c:	4a6a      	ldr	r2, [pc, #424]	@ (3418cc18 <EXTMEM_EraseSector+0x1cc>)
3418ca6e:	68fb      	ldr	r3, [r7, #12]
3418ca70:	21ac      	movs	r1, #172	@ 0xac
3418ca72:	fb01 f303 	mul.w	r3, r1, r3
3418ca76:	4413      	add	r3, r2
3418ca78:	781b      	ldrb	r3, [r3, #0]
3418ca7a:	2b00      	cmp	r3, #0
3418ca7c:	d003      	beq.n	3418ca86 <EXTMEM_EraseSector+0x3a>
3418ca7e:	2b02      	cmp	r3, #2
3418ca80:	f000 80bc 	beq.w	3418cbfc <EXTMEM_EraseSector+0x1b0>
3418ca84:	e0be      	b.n	3418cc04 <EXTMEM_EraseSector+0x1b8>
    {
#if EXTMEM_DRIVER_NOR_SFDP == 1
    case EXTMEM_NOR_SFDP:{
      const EXTMEM_DRIVER_NOR_SFDP_ObjectTypeDef* const object = &extmem_list_config[MemId].NorSfdpObject;
3418ca86:	68fb      	ldr	r3, [r7, #12]
3418ca88:	22ac      	movs	r2, #172	@ 0xac
3418ca8a:	fb02 f303 	mul.w	r3, r2, r3
3418ca8e:	3308      	adds	r3, #8
3418ca90:	4a61      	ldr	r2, [pc, #388]	@ (3418cc18 <EXTMEM_EraseSector+0x1cc>)
3418ca92:	4413      	add	r3, r2
3418ca94:	3304      	adds	r3, #4
3418ca96:	617b      	str	r3, [r7, #20]
      EXTMEM_DRIVER_NOR_SFDP_SectorTypeTypeDef sector_type = EXTMEM_DRIVER_NOR_SFDP_SECTOR_TYPE1;
3418ca98:	2300      	movs	r3, #0
3418ca9a:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
      uint32_t local_address = Address;
3418ca9e:	68bb      	ldr	r3, [r7, #8]
3418caa0:	623b      	str	r3, [r7, #32]
      uint32_t local_size = Size;
3418caa2:	687b      	ldr	r3, [r7, #4]
3418caa4:	61fb      	str	r3, [r7, #28]
      uint32_t sector_size = (uint32_t)1u << object->sfdp_private.DriverInfo.EraseType4Size;
3418caa6:	697b      	ldr	r3, [r7, #20]
3418caa8:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
3418caac:	461a      	mov	r2, r3
3418caae:	2301      	movs	r3, #1
3418cab0:	4093      	lsls	r3, r2
3418cab2:	61bb      	str	r3, [r7, #24]

      while (local_size != 0u)
3418cab4:	e09d      	b.n	3418cbf2 <EXTMEM_EraseSector+0x1a6>
      {
        /* if address is a modulo a sector size if sector  */
        if ((object->sfdp_private.DriverInfo.EraseType4Size != 0u)
3418cab6:	697b      	ldr	r3, [r7, #20]
3418cab8:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
3418cabc:	2b00      	cmp	r3, #0
3418cabe:	d011      	beq.n	3418cae4 <EXTMEM_EraseSector+0x98>
            && (local_size >= sector_size)
3418cac0:	69fa      	ldr	r2, [r7, #28]
3418cac2:	69bb      	ldr	r3, [r7, #24]
3418cac4:	429a      	cmp	r2, r3
3418cac6:	d30d      	bcc.n	3418cae4 <EXTMEM_EraseSector+0x98>
              && ((local_address % sector_size) == 0u))
3418cac8:	6a3b      	ldr	r3, [r7, #32]
3418caca:	69ba      	ldr	r2, [r7, #24]
3418cacc:	fbb3 f2f2 	udiv	r2, r3, r2
3418cad0:	69b9      	ldr	r1, [r7, #24]
3418cad2:	fb01 f202 	mul.w	r2, r1, r2
3418cad6:	1a9b      	subs	r3, r3, r2
3418cad8:	2b00      	cmp	r3, #0
3418cada:	d103      	bne.n	3418cae4 <EXTMEM_EraseSector+0x98>
        {
          sector_type = EXTMEM_DRIVER_NOR_SFDP_SECTOR_TYPE4;
3418cadc:	2303      	movs	r3, #3
3418cade:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
3418cae2:	e058      	b.n	3418cb96 <EXTMEM_EraseSector+0x14a>
        }
        else
        {
          sector_size = (uint32_t)1u << object->sfdp_private.DriverInfo.EraseType3Size;
3418cae4:	697b      	ldr	r3, [r7, #20]
3418cae6:	f893 307b 	ldrb.w	r3, [r3, #123]	@ 0x7b
3418caea:	461a      	mov	r2, r3
3418caec:	2301      	movs	r3, #1
3418caee:	4093      	lsls	r3, r2
3418caf0:	61bb      	str	r3, [r7, #24]
          if ((object->sfdp_private.DriverInfo.EraseType3Size != 0u)
3418caf2:	697b      	ldr	r3, [r7, #20]
3418caf4:	f893 307b 	ldrb.w	r3, [r3, #123]	@ 0x7b
3418caf8:	2b00      	cmp	r3, #0
3418cafa:	d011      	beq.n	3418cb20 <EXTMEM_EraseSector+0xd4>
              && (local_size >= sector_size)
3418cafc:	69fa      	ldr	r2, [r7, #28]
3418cafe:	69bb      	ldr	r3, [r7, #24]
3418cb00:	429a      	cmp	r2, r3
3418cb02:	d30d      	bcc.n	3418cb20 <EXTMEM_EraseSector+0xd4>
                && ((local_address % sector_size) == 0u))
3418cb04:	6a3b      	ldr	r3, [r7, #32]
3418cb06:	69ba      	ldr	r2, [r7, #24]
3418cb08:	fbb3 f2f2 	udiv	r2, r3, r2
3418cb0c:	69b9      	ldr	r1, [r7, #24]
3418cb0e:	fb01 f202 	mul.w	r2, r1, r2
3418cb12:	1a9b      	subs	r3, r3, r2
3418cb14:	2b00      	cmp	r3, #0
3418cb16:	d103      	bne.n	3418cb20 <EXTMEM_EraseSector+0xd4>
          {
            sector_type = EXTMEM_DRIVER_NOR_SFDP_SECTOR_TYPE3;
3418cb18:	2302      	movs	r3, #2
3418cb1a:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
3418cb1e:	e03a      	b.n	3418cb96 <EXTMEM_EraseSector+0x14a>
          }
          else
          {
            sector_size = (uint32_t)1u << object->sfdp_private.DriverInfo.EraseType2Size;
3418cb20:	697b      	ldr	r3, [r7, #20]
3418cb22:	f893 3079 	ldrb.w	r3, [r3, #121]	@ 0x79
3418cb26:	461a      	mov	r2, r3
3418cb28:	2301      	movs	r3, #1
3418cb2a:	4093      	lsls	r3, r2
3418cb2c:	61bb      	str	r3, [r7, #24]
            if ((object->sfdp_private.DriverInfo.EraseType2Size != 0u)
3418cb2e:	697b      	ldr	r3, [r7, #20]
3418cb30:	f893 3079 	ldrb.w	r3, [r3, #121]	@ 0x79
3418cb34:	2b00      	cmp	r3, #0
3418cb36:	d011      	beq.n	3418cb5c <EXTMEM_EraseSector+0x110>
                && (local_size >= sector_size)
3418cb38:	69fa      	ldr	r2, [r7, #28]
3418cb3a:	69bb      	ldr	r3, [r7, #24]
3418cb3c:	429a      	cmp	r2, r3
3418cb3e:	d30d      	bcc.n	3418cb5c <EXTMEM_EraseSector+0x110>
                  && ((local_address % sector_size) == 0u))
3418cb40:	6a3b      	ldr	r3, [r7, #32]
3418cb42:	69ba      	ldr	r2, [r7, #24]
3418cb44:	fbb3 f2f2 	udiv	r2, r3, r2
3418cb48:	69b9      	ldr	r1, [r7, #24]
3418cb4a:	fb01 f202 	mul.w	r2, r1, r2
3418cb4e:	1a9b      	subs	r3, r3, r2
3418cb50:	2b00      	cmp	r3, #0
3418cb52:	d103      	bne.n	3418cb5c <EXTMEM_EraseSector+0x110>
            {
              sector_type = EXTMEM_DRIVER_NOR_SFDP_SECTOR_TYPE2;
3418cb54:	2301      	movs	r3, #1
3418cb56:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
3418cb5a:	e01c      	b.n	3418cb96 <EXTMEM_EraseSector+0x14a>
            }
            else
            {
              sector_size = (uint32_t)1u << object->sfdp_private.DriverInfo.EraseType1Size;
3418cb5c:	697b      	ldr	r3, [r7, #20]
3418cb5e:	f893 3077 	ldrb.w	r3, [r3, #119]	@ 0x77
3418cb62:	461a      	mov	r2, r3
3418cb64:	2301      	movs	r3, #1
3418cb66:	4093      	lsls	r3, r2
3418cb68:	61bb      	str	r3, [r7, #24]
              if ((object->sfdp_private.DriverInfo.EraseType1Size != 0u)
3418cb6a:	697b      	ldr	r3, [r7, #20]
3418cb6c:	f893 3077 	ldrb.w	r3, [r3, #119]	@ 0x77
3418cb70:	2b00      	cmp	r3, #0
3418cb72:	d00d      	beq.n	3418cb90 <EXTMEM_EraseSector+0x144>
                  && ((local_address % sector_size) == 0u))
3418cb74:	6a3b      	ldr	r3, [r7, #32]
3418cb76:	69ba      	ldr	r2, [r7, #24]
3418cb78:	fbb3 f2f2 	udiv	r2, r3, r2
3418cb7c:	69b9      	ldr	r1, [r7, #24]
3418cb7e:	fb01 f202 	mul.w	r2, r1, r2
3418cb82:	1a9b      	subs	r3, r3, r2
3418cb84:	2b00      	cmp	r3, #0
3418cb86:	d103      	bne.n	3418cb90 <EXTMEM_EraseSector+0x144>
              {
                sector_type = EXTMEM_DRIVER_NOR_SFDP_SECTOR_TYPE1;
3418cb88:	2300      	movs	r3, #0
3418cb8a:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
3418cb8e:	e002      	b.n	3418cb96 <EXTMEM_EraseSector+0x14a>
              }
              else
              {
                retr = EXTMEM_ERROR_SECTOR_SIZE;
3418cb90:	23fc      	movs	r3, #252	@ 0xfc
3418cb92:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
              }
            }
          }
        }

        if (retr == EXTMEM_OK)
3418cb96:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
3418cb9a:	2b00      	cmp	r3, #0
3418cb9c:	d113      	bne.n	3418cbc6 <EXTMEM_EraseSector+0x17a>
        {
          if (EXTMEM_DRIVER_NOR_SFDP_OK != EXTMEM_DRIVER_NOR_SFDP_SectorErase(&extmem_list_config[MemId].NorSfdpObject,
3418cb9e:	68fb      	ldr	r3, [r7, #12]
3418cba0:	22ac      	movs	r2, #172	@ 0xac
3418cba2:	fb02 f303 	mul.w	r3, r2, r3
3418cba6:	3308      	adds	r3, #8
3418cba8:	4a1b      	ldr	r2, [pc, #108]	@ (3418cc18 <EXTMEM_EraseSector+0x1cc>)
3418cbaa:	4413      	add	r3, r2
3418cbac:	3304      	adds	r3, #4
3418cbae:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
3418cbb2:	6a39      	ldr	r1, [r7, #32]
3418cbb4:	4618      	mov	r0, r3
3418cbb6:	f002 fe4d 	bl	3418f854 <EXTMEM_DRIVER_NOR_SFDP_SectorErase>
3418cbba:	4603      	mov	r3, r0
3418cbbc:	2b00      	cmp	r3, #0
3418cbbe:	d002      	beq.n	3418cbc6 <EXTMEM_EraseSector+0x17a>
                                                                              local_address, sector_type))
          {
            retr = EXTMEM_ERROR_DRIVER;
3418cbc0:	23fd      	movs	r3, #253	@ 0xfd
3418cbc2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
          }
        }

        if (retr != EXTMEM_OK)
3418cbc6:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
3418cbca:	2b00      	cmp	r3, #0
3418cbcc:	d002      	beq.n	3418cbd4 <EXTMEM_EraseSector+0x188>
        {
          local_size = 0u;
3418cbce:	2300      	movs	r3, #0
3418cbd0:	61fb      	str	r3, [r7, #28]
3418cbd2:	e00e      	b.n	3418cbf2 <EXTMEM_EraseSector+0x1a6>
        }
        else
        {
          local_address = local_address + sector_size;
3418cbd4:	6a3a      	ldr	r2, [r7, #32]
3418cbd6:	69bb      	ldr	r3, [r7, #24]
3418cbd8:	4413      	add	r3, r2
3418cbda:	623b      	str	r3, [r7, #32]
          if (sector_size > local_size)
3418cbdc:	69ba      	ldr	r2, [r7, #24]
3418cbde:	69fb      	ldr	r3, [r7, #28]
3418cbe0:	429a      	cmp	r2, r3
3418cbe2:	d902      	bls.n	3418cbea <EXTMEM_EraseSector+0x19e>
          {
            local_size = 0u;
3418cbe4:	2300      	movs	r3, #0
3418cbe6:	61fb      	str	r3, [r7, #28]
3418cbe8:	e003      	b.n	3418cbf2 <EXTMEM_EraseSector+0x1a6>
          }
          else
          {
            local_size = local_size - sector_size;
3418cbea:	69fa      	ldr	r2, [r7, #28]
3418cbec:	69bb      	ldr	r3, [r7, #24]
3418cbee:	1ad3      	subs	r3, r2, r3
3418cbf0:	61fb      	str	r3, [r7, #28]
      while (local_size != 0u)
3418cbf2:	69fb      	ldr	r3, [r7, #28]
3418cbf4:	2b00      	cmp	r3, #0
3418cbf6:	f47f af5e 	bne.w	3418cab6 <EXTMEM_EraseSector+0x6a>
          }
        }
      }
      break;
3418cbfa:	e007      	b.n	3418cc0c <EXTMEM_EraseSector+0x1c0>
      }
      break;
    }
#endif /* EXTMEM_DRIVER_SDCARD == 1 */
    case EXTMEM_PSRAM : {
      retr = EXTMEM_ERROR_NOTSUPPORTED;
3418cbfc:	23ff      	movs	r3, #255	@ 0xff
3418cbfe:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      break;
3418cc02:	e003      	b.n	3418cc0c <EXTMEM_EraseSector+0x1c0>
      break;
    }
#endif /* EXTMEM_DRIVER_USER == 1 */
    default:{
      EXTMEM_DEBUG("\terror unknown type\n");
      retr = EXTMEM_ERROR_UNKNOWNMEMORY;
3418cc04:	23fe      	movs	r3, #254	@ 0xfe
3418cc06:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      break;
3418cc0a:	bf00      	nop
     }
    }
  }
  return retr;
3418cc0c:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
}
3418cc10:	4618      	mov	r0, r3
3418cc12:	3728      	adds	r7, #40	@ 0x28
3418cc14:	46bd      	mov	sp, r7
3418cc16:	bd80      	pop	{r7, pc}
3418cc18:	34180740 	.word	0x34180740

3418cc1c <EXTMEM_EraseAll>:

EXTMEM_StatusTypeDef EXTMEM_EraseAll(uint32_t MemId)
{
3418cc1c:	b580      	push	{r7, lr}
3418cc1e:	b084      	sub	sp, #16
3418cc20:	af00      	add	r7, sp, #0
3418cc22:	6078      	str	r0, [r7, #4]
  EXTMEM_StatusTypeDef retr = EXTMEM_ERROR_INVALID_ID;
3418cc24:	23fb      	movs	r3, #251	@ 0xfb
3418cc26:	73fb      	strb	r3, [r7, #15]
  EXTMEM_FUNC_CALL()

  /* control the memory ID */
  if (MemId < (sizeof(extmem_list_config) / sizeof(EXTMEM_DefinitionTypeDef)))
3418cc28:	687b      	ldr	r3, [r7, #4]
3418cc2a:	2b00      	cmp	r3, #0
3418cc2c:	d125      	bne.n	3418cc7a <EXTMEM_EraseAll+0x5e>
  {
    retr = EXTMEM_OK;
3418cc2e:	2300      	movs	r3, #0
3418cc30:	73fb      	strb	r3, [r7, #15]
    switch (extmem_list_config[MemId].MemType)
3418cc32:	4a15      	ldr	r2, [pc, #84]	@ (3418cc88 <EXTMEM_EraseAll+0x6c>)
3418cc34:	687b      	ldr	r3, [r7, #4]
3418cc36:	21ac      	movs	r1, #172	@ 0xac
3418cc38:	fb01 f303 	mul.w	r3, r1, r3
3418cc3c:	4413      	add	r3, r2
3418cc3e:	781b      	ldrb	r3, [r3, #0]
3418cc40:	2b00      	cmp	r3, #0
3418cc42:	d002      	beq.n	3418cc4a <EXTMEM_EraseAll+0x2e>
3418cc44:	2b02      	cmp	r3, #2
3418cc46:	d011      	beq.n	3418cc6c <EXTMEM_EraseAll+0x50>
3418cc48:	e013      	b.n	3418cc72 <EXTMEM_EraseAll+0x56>
    {
#if EXTMEM_DRIVER_NOR_SFDP == 1
      case EXTMEM_NOR_SFDP:{
        if (EXTMEM_DRIVER_NOR_SFDP_OK != EXTMEM_DRIVER_NOR_SFDP_MassErase(&extmem_list_config[MemId].NorSfdpObject))
3418cc4a:	687b      	ldr	r3, [r7, #4]
3418cc4c:	22ac      	movs	r2, #172	@ 0xac
3418cc4e:	fb02 f303 	mul.w	r3, r2, r3
3418cc52:	3308      	adds	r3, #8
3418cc54:	4a0c      	ldr	r2, [pc, #48]	@ (3418cc88 <EXTMEM_EraseAll+0x6c>)
3418cc56:	4413      	add	r3, r2
3418cc58:	3304      	adds	r3, #4
3418cc5a:	4618      	mov	r0, r3
3418cc5c:	f002 fe8a 	bl	3418f974 <EXTMEM_DRIVER_NOR_SFDP_MassErase>
3418cc60:	4603      	mov	r3, r0
3418cc62:	2b00      	cmp	r3, #0
3418cc64:	d008      	beq.n	3418cc78 <EXTMEM_EraseAll+0x5c>
        {
          retr = EXTMEM_ERROR_DRIVER;
3418cc66:	23fd      	movs	r3, #253	@ 0xfd
3418cc68:	73fb      	strb	r3, [r7, #15]
        }
        break;
3418cc6a:	e005      	b.n	3418cc78 <EXTMEM_EraseAll+0x5c>
      }
      break;
    }
#endif /* EXTMEM_DRIVER_SDCARD == 1 */
      case EXTMEM_PSRAM:{
        retr = EXTMEM_ERROR_NOTSUPPORTED;
3418cc6c:	23ff      	movs	r3, #255	@ 0xff
3418cc6e:	73fb      	strb	r3, [r7, #15]
        break;
3418cc70:	e003      	b.n	3418cc7a <EXTMEM_EraseAll+0x5e>
      break;
    }
#endif /* EXTMEM_DRIVER_USER == 1 */
      default:{
        EXTMEM_DEBUG("\terror unknown type\n");
        retr = EXTMEM_ERROR_UNKNOWNMEMORY;
3418cc72:	23fe      	movs	r3, #254	@ 0xfe
3418cc74:	73fb      	strb	r3, [r7, #15]
        break;
3418cc76:	e000      	b.n	3418cc7a <EXTMEM_EraseAll+0x5e>
        break;
3418cc78:	bf00      	nop
      }
    }
  }
  return retr;
3418cc7a:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
3418cc7e:	4618      	mov	r0, r3
3418cc80:	3710      	adds	r7, #16
3418cc82:	46bd      	mov	sp, r7
3418cc84:	bd80      	pop	{r7, pc}
3418cc86:	bf00      	nop
3418cc88:	34180740 	.word	0x34180740

3418cc8c <EXTMEM_MemoryMappedMode>:
  }
  return retr;
}

EXTMEM_StatusTypeDef EXTMEM_MemoryMappedMode(uint32_t MemId, EXTMEM_StateTypeDef State)
{
3418cc8c:	b580      	push	{r7, lr}
3418cc8e:	b084      	sub	sp, #16
3418cc90:	af00      	add	r7, sp, #0
3418cc92:	6078      	str	r0, [r7, #4]
3418cc94:	460b      	mov	r3, r1
3418cc96:	70fb      	strb	r3, [r7, #3]
  EXTMEM_StatusTypeDef retr = EXTMEM_ERROR_INVALID_ID;
3418cc98:	23fb      	movs	r3, #251	@ 0xfb
3418cc9a:	73fb      	strb	r3, [r7, #15]
  EXTMEM_FUNC_CALL();
  /* control the memory ID */
  if (MemId < (sizeof(extmem_list_config) / sizeof(EXTMEM_DefinitionTypeDef)))
3418cc9c:	687b      	ldr	r3, [r7, #4]
3418cc9e:	2b00      	cmp	r3, #0
3418cca0:	d164      	bne.n	3418cd6c <EXTMEM_MemoryMappedMode+0xe0>
  {
    retr = EXTMEM_OK;
3418cca2:	2300      	movs	r3, #0
3418cca4:	73fb      	strb	r3, [r7, #15]
    switch (extmem_list_config[MemId].MemType)
3418cca6:	4a34      	ldr	r2, [pc, #208]	@ (3418cd78 <EXTMEM_MemoryMappedMode+0xec>)
3418cca8:	687b      	ldr	r3, [r7, #4]
3418ccaa:	21ac      	movs	r1, #172	@ 0xac
3418ccac:	fb01 f303 	mul.w	r3, r1, r3
3418ccb0:	4413      	add	r3, r2
3418ccb2:	781b      	ldrb	r3, [r3, #0]
3418ccb4:	2b03      	cmp	r3, #3
3418ccb6:	d050      	beq.n	3418cd5a <EXTMEM_MemoryMappedMode+0xce>
3418ccb8:	2b03      	cmp	r3, #3
3418ccba:	dc51      	bgt.n	3418cd60 <EXTMEM_MemoryMappedMode+0xd4>
3418ccbc:	2b00      	cmp	r3, #0
3418ccbe:	d002      	beq.n	3418ccc6 <EXTMEM_MemoryMappedMode+0x3a>
3418ccc0:	2b02      	cmp	r3, #2
3418ccc2:	d025      	beq.n	3418cd10 <EXTMEM_MemoryMappedMode+0x84>
3418ccc4:	e04c      	b.n	3418cd60 <EXTMEM_MemoryMappedMode+0xd4>
    {
#if EXTMEM_DRIVER_NOR_SFDP == 1
      case EXTMEM_NOR_SFDP:{
        if (EXTMEM_ENABLE == State)
3418ccc6:	78fb      	ldrb	r3, [r7, #3]
3418ccc8:	2b00      	cmp	r3, #0
3418ccca:	d110      	bne.n	3418ccee <EXTMEM_MemoryMappedMode+0x62>
        {
          /* start the memory mapped mode */
          if (EXTMEM_DRIVER_NOR_SFDP_OK !=
              EXTMEM_DRIVER_NOR_SFDP_Enable_MemoryMappedMode(&extmem_list_config[MemId].NorSfdpObject))
3418cccc:	687b      	ldr	r3, [r7, #4]
3418ccce:	22ac      	movs	r2, #172	@ 0xac
3418ccd0:	fb02 f303 	mul.w	r3, r2, r3
3418ccd4:	3308      	adds	r3, #8
3418ccd6:	4a28      	ldr	r2, [pc, #160]	@ (3418cd78 <EXTMEM_MemoryMappedMode+0xec>)
3418ccd8:	4413      	add	r3, r2
3418ccda:	3304      	adds	r3, #4
3418ccdc:	4618      	mov	r0, r3
3418ccde:	f002 fe87 	bl	3418f9f0 <EXTMEM_DRIVER_NOR_SFDP_Enable_MemoryMappedMode>
3418cce2:	4603      	mov	r3, r0
          if (EXTMEM_DRIVER_NOR_SFDP_OK !=
3418cce4:	2b00      	cmp	r3, #0
3418cce6:	d03e      	beq.n	3418cd66 <EXTMEM_MemoryMappedMode+0xda>
          {
            return EXTMEM_ERROR_DRIVER;
3418cce8:	f06f 0302 	mvn.w	r3, #2
3418ccec:	e040      	b.n	3418cd70 <EXTMEM_MemoryMappedMode+0xe4>
        }
        else
        {
          /* stop the memory mapped mode */
          if (EXTMEM_DRIVER_NOR_SFDP_OK !=
              EXTMEM_DRIVER_NOR_SFDP_Disable_MemoryMappedMode(&extmem_list_config[MemId].NorSfdpObject))
3418ccee:	687b      	ldr	r3, [r7, #4]
3418ccf0:	22ac      	movs	r2, #172	@ 0xac
3418ccf2:	fb02 f303 	mul.w	r3, r2, r3
3418ccf6:	3308      	adds	r3, #8
3418ccf8:	4a1f      	ldr	r2, [pc, #124]	@ (3418cd78 <EXTMEM_MemoryMappedMode+0xec>)
3418ccfa:	4413      	add	r3, r2
3418ccfc:	3304      	adds	r3, #4
3418ccfe:	4618      	mov	r0, r3
3418cd00:	f002 fe97 	bl	3418fa32 <EXTMEM_DRIVER_NOR_SFDP_Disable_MemoryMappedMode>
3418cd04:	4603      	mov	r3, r0
          if (EXTMEM_DRIVER_NOR_SFDP_OK !=
3418cd06:	2b00      	cmp	r3, #0
3418cd08:	d02d      	beq.n	3418cd66 <EXTMEM_MemoryMappedMode+0xda>
          {
            return EXTMEM_ERROR_DRIVER;
3418cd0a:	f06f 0302 	mvn.w	r3, #2
3418cd0e:	e02f      	b.n	3418cd70 <EXTMEM_MemoryMappedMode+0xe4>
        break;
      }
#endif /* EXTMEM_DRIVER_NOR_SFDP == 1 */
#if EXTMEM_DRIVER_PSRAM == 1
      case EXTMEM_PSRAM : {
        if (EXTMEM_ENABLE == State)
3418cd10:	78fb      	ldrb	r3, [r7, #3]
3418cd12:	2b00      	cmp	r3, #0
3418cd14:	d110      	bne.n	3418cd38 <EXTMEM_MemoryMappedMode+0xac>
        {
          /* start the memory mapped mode */
          if (EXTMEM_DRIVER_PSRAM_OK !=
              EXTMEM_DRIVER_PSRAM_Enable_MemoryMappedMode(&extmem_list_config[MemId].PsramObject))
3418cd16:	687b      	ldr	r3, [r7, #4]
3418cd18:	22ac      	movs	r2, #172	@ 0xac
3418cd1a:	fb02 f303 	mul.w	r3, r2, r3
3418cd1e:	3308      	adds	r3, #8
3418cd20:	4a15      	ldr	r2, [pc, #84]	@ (3418cd78 <EXTMEM_MemoryMappedMode+0xec>)
3418cd22:	4413      	add	r3, r2
3418cd24:	3304      	adds	r3, #4
3418cd26:	4618      	mov	r0, r3
3418cd28:	f000 f88e 	bl	3418ce48 <EXTMEM_DRIVER_PSRAM_Enable_MemoryMappedMode>
3418cd2c:	4603      	mov	r3, r0
          if (EXTMEM_DRIVER_PSRAM_OK !=
3418cd2e:	2b00      	cmp	r3, #0
3418cd30:	d01b      	beq.n	3418cd6a <EXTMEM_MemoryMappedMode+0xde>
          {
            return EXTMEM_ERROR_DRIVER;
3418cd32:	f06f 0302 	mvn.w	r3, #2
3418cd36:	e01b      	b.n	3418cd70 <EXTMEM_MemoryMappedMode+0xe4>
        }
        else
        {
          /* stop the memory mapped mode */
          if (EXTMEM_DRIVER_PSRAM_OK !=
              EXTMEM_DRIVER_PSRAM_Disable_MemoryMappedMode(&extmem_list_config[MemId].PsramObject))
3418cd38:	687b      	ldr	r3, [r7, #4]
3418cd3a:	22ac      	movs	r2, #172	@ 0xac
3418cd3c:	fb02 f303 	mul.w	r3, r2, r3
3418cd40:	3308      	adds	r3, #8
3418cd42:	4a0d      	ldr	r2, [pc, #52]	@ (3418cd78 <EXTMEM_MemoryMappedMode+0xec>)
3418cd44:	4413      	add	r3, r2
3418cd46:	3304      	adds	r3, #4
3418cd48:	4618      	mov	r0, r3
3418cd4a:	f000 f8ae 	bl	3418ceaa <EXTMEM_DRIVER_PSRAM_Disable_MemoryMappedMode>
3418cd4e:	4603      	mov	r3, r0
          if (EXTMEM_DRIVER_PSRAM_OK !=
3418cd50:	2b00      	cmp	r3, #0
3418cd52:	d00a      	beq.n	3418cd6a <EXTMEM_MemoryMappedMode+0xde>
          {
            return EXTMEM_ERROR_DRIVER;
3418cd54:	f06f 0302 	mvn.w	r3, #2
3418cd58:	e00a      	b.n	3418cd70 <EXTMEM_MemoryMappedMode+0xe4>
       }
       break;
    }
#endif /* EXTMEM_DRIVER_USER == 1 */
    case EXTMEM_SDCARD :
      retr = EXTMEM_ERROR_NOTSUPPORTED;
3418cd5a:	23ff      	movs	r3, #255	@ 0xff
3418cd5c:	73fb      	strb	r3, [r7, #15]
    break;
3418cd5e:	e005      	b.n	3418cd6c <EXTMEM_MemoryMappedMode+0xe0>
    default:{
        EXTMEM_DEBUG("\terror unknown type\n");
        retr = EXTMEM_ERROR_UNKNOWNMEMORY;
3418cd60:	23fe      	movs	r3, #254	@ 0xfe
3418cd62:	73fb      	strb	r3, [r7, #15]
        break;
3418cd64:	e002      	b.n	3418cd6c <EXTMEM_MemoryMappedMode+0xe0>
        break;
3418cd66:	bf00      	nop
3418cd68:	e000      	b.n	3418cd6c <EXTMEM_MemoryMappedMode+0xe0>
        break;
3418cd6a:	bf00      	nop
      }
    }
  }
  return retr;
3418cd6c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
3418cd70:	4618      	mov	r0, r3
3418cd72:	3710      	adds	r7, #16
3418cd74:	46bd      	mov	sp, r7
3418cd76:	bd80      	pop	{r7, pc}
3418cd78:	34180740 	.word	0x34180740

3418cd7c <EXTMEM_DRIVER_PSRAM_Init>:
  */

EXTMEM_DRIVER_PSRAM_StatusTypeDef EXTMEM_DRIVER_PSRAM_Init(void *Peripheral, EXTMEM_LinkConfig_TypeDef Config,
                                                           uint32_t ClockInput,
                                                           EXTMEM_DRIVER_PSRAM_ObjectTypeDef *PsramObject)
{
3418cd7c:	b580      	push	{r7, lr}
3418cd7e:	b088      	sub	sp, #32
3418cd80:	af00      	add	r7, sp, #0
3418cd82:	60f8      	str	r0, [r7, #12]
3418cd84:	607a      	str	r2, [r7, #4]
3418cd86:	603b      	str	r3, [r7, #0]
3418cd88:	460b      	mov	r3, r1
3418cd8a:	72fb      	strb	r3, [r7, #11]
  EXTMEM_DRIVER_PSRAM_StatusTypeDef retr = EXTMEM_DRIVER_PSRAM_OK;
3418cd8c:	2300      	movs	r3, #0
3418cd8e:	77fb      	strb	r3, [r7, #31]

  /* initialize the instance */
  DEBUG_STR("initialize the instance")
  
  /* Initialize XSPI low layer */
  (void)SAL_XSPI_Init(&PsramObject->psram_private.SALObject, Peripheral);
3418cd90:	683b      	ldr	r3, [r7, #0]
3418cd92:	68f9      	ldr	r1, [r7, #12]
3418cd94:	4618      	mov	r0, r3
3418cd96:	f000 f94b 	bl	3418d030 <SAL_XSPI_Init>

  /* Abort any ongoing XSPI action */
  (void)SAL_XSPI_DisableMapMode(&PsramObject->psram_private.SALObject);
3418cd9a:	683b      	ldr	r3, [r7, #0]
3418cd9c:	4618      	mov	r0, r3
3418cd9e:	f000 fed4 	bl	3418db4a <SAL_XSPI_DisableMapMode>

  /* Set the frequency prescaler */
  DEBUG_STR("set memory speed according freqIn and freqMax supported by the memory")
  if (HAL_OK != SAL_XSPI_SetClock(&PsramObject->psram_private.SALObject, ClockInput, PsramObject->psram_public.FreqMax, &ClockOut))
3418cda2:	6838      	ldr	r0, [r7, #0]
3418cda4:	683b      	ldr	r3, [r7, #0]
3418cda6:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
3418cda8:	f107 0318 	add.w	r3, r7, #24
3418cdac:	6879      	ldr	r1, [r7, #4]
3418cdae:	f000 f900 	bl	3418cfb2 <SAL_XSPI_SetClock>
3418cdb2:	4603      	mov	r3, r0
3418cdb4:	2b00      	cmp	r3, #0
3418cdb6:	d002      	beq.n	3418cdbe <EXTMEM_DRIVER_PSRAM_Init+0x42>
  {
    retr = EXTMEM_DRIVER_PSRAM_ERROR;
3418cdb8:	2380      	movs	r3, #128	@ 0x80
3418cdba:	77fb      	strb	r3, [r7, #31]
    goto error;
3418cdbc:	e03e      	b.n	3418ce3c <EXTMEM_DRIVER_PSRAM_Init+0xc0>
  }

  /* Set the memory size */
  DEBUG_STR("set memory size according")
  (void)SAL_XSPI_MemoryConfig(&PsramObject->psram_private.SALObject, PARAM_FLASHSIZE, &PsramObject->psram_public.MemorySize);
3418cdbe:	6838      	ldr	r0, [r7, #0]
3418cdc0:	683b      	ldr	r3, [r7, #0]
3418cdc2:	3354      	adds	r3, #84	@ 0x54
3418cdc4:	461a      	mov	r2, r3
3418cdc6:	2104      	movs	r1, #4
3418cdc8:	f000 f966 	bl	3418d098 <SAL_XSPI_MemoryConfig>

  /* Set the memory size */
  DEBUG_STR("set xspi link config")
  linkvalue = PHY_LINK_RAM8;
3418cdcc:	230a      	movs	r3, #10
3418cdce:	75fb      	strb	r3, [r7, #23]
  (void)SAL_XSPI_MemoryConfig(&PsramObject->psram_private.SALObject, PARAM_PHY_LINK, &linkvalue);
3418cdd0:	683b      	ldr	r3, [r7, #0]
3418cdd2:	f107 0217 	add.w	r2, r7, #23
3418cdd6:	2100      	movs	r1, #0
3418cdd8:	4618      	mov	r0, r3
3418cdda:	f000 f95d 	bl	3418d098 <SAL_XSPI_MemoryConfig>

  /* Set the configuration to perform register operation */
  (void)SAL_XSPI_MemoryConfig(&PsramObject->psram_private.SALObject, PARAM_DUMMY_CYCLES, &PsramObject->psram_public.REG_DummyCycle);
3418cdde:	6838      	ldr	r0, [r7, #0]
3418cde0:	683b      	ldr	r3, [r7, #0]
3418cde2:	3369      	adds	r3, #105	@ 0x69
3418cde4:	461a      	mov	r2, r3
3418cde6:	2101      	movs	r1, #1
3418cde8:	f000 f956 	bl	3418d098 <SAL_XSPI_MemoryConfig>

  /* Execute the command sequence */
  for (uint8_t command_index = 0u; command_index < PsramObject->psram_public.NumberOfConfig; command_index++)
3418cdec:	2300      	movs	r3, #0
3418cdee:	77bb      	strb	r3, [r7, #30]
3418cdf0:	e00d      	b.n	3418ce0e <EXTMEM_DRIVER_PSRAM_Init+0x92>
  {
    retr = PSRAM_ExecuteCommand(PsramObject, command_index);
3418cdf2:	7fbb      	ldrb	r3, [r7, #30]
3418cdf4:	4619      	mov	r1, r3
3418cdf6:	6838      	ldr	r0, [r7, #0]
3418cdf8:	f000 f86c 	bl	3418ced4 <PSRAM_ExecuteCommand>
3418cdfc:	4603      	mov	r3, r0
3418cdfe:	77fb      	strb	r3, [r7, #31]
    if (retr != EXTMEM_DRIVER_PSRAM_OK)
3418ce00:	f997 301f 	ldrsb.w	r3, [r7, #31]
3418ce04:	2b00      	cmp	r3, #0
3418ce06:	d118      	bne.n	3418ce3a <EXTMEM_DRIVER_PSRAM_Init+0xbe>
  for (uint8_t command_index = 0u; command_index < PsramObject->psram_public.NumberOfConfig; command_index++)
3418ce08:	7fbb      	ldrb	r3, [r7, #30]
3418ce0a:	3301      	adds	r3, #1
3418ce0c:	77bb      	strb	r3, [r7, #30]
3418ce0e:	683b      	ldr	r3, [r7, #0]
3418ce10:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
3418ce14:	7fba      	ldrb	r2, [r7, #30]
3418ce16:	429a      	cmp	r2, r3
3418ce18:	d3eb      	bcc.n	3418cdf2 <EXTMEM_DRIVER_PSRAM_Init+0x76>
    {
      goto error;
    }
  }

  switch(Config)
3418ce1a:	7afb      	ldrb	r3, [r7, #11]
3418ce1c:	2b04      	cmp	r3, #4
3418ce1e:	d109      	bne.n	3418ce34 <EXTMEM_DRIVER_PSRAM_Init+0xb8>
  {
  case EXTMEM_LINK_CONFIG_16LINES:
    linkvalue = PHY_LINK_RAM16;
3418ce20:	230b      	movs	r3, #11
3418ce22:	75fb      	strb	r3, [r7, #23]
    (void)SAL_XSPI_MemoryConfig(&PsramObject->psram_private.SALObject, PARAM_PHY_LINK, &linkvalue);
3418ce24:	683b      	ldr	r3, [r7, #0]
3418ce26:	f107 0217 	add.w	r2, r7, #23
3418ce2a:	2100      	movs	r1, #0
3418ce2c:	4618      	mov	r0, r3
3418ce2e:	f000 f933 	bl	3418d098 <SAL_XSPI_MemoryConfig>
    break;
3418ce32:	e003      	b.n	3418ce3c <EXTMEM_DRIVER_PSRAM_Init+0xc0>

  case EXTMEM_LINK_CONFIG_8LINES:
  default:
    retr = EXTMEM_DRIVER_PSRAM_ERROR;
3418ce34:	2380      	movs	r3, #128	@ 0x80
3418ce36:	77fb      	strb	r3, [r7, #31]
    goto error;
3418ce38:	e000      	b.n	3418ce3c <EXTMEM_DRIVER_PSRAM_Init+0xc0>
      goto error;
3418ce3a:	bf00      	nop
    break;
  }

error:
  return retr;
3418ce3c:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
3418ce40:	4618      	mov	r0, r3
3418ce42:	3720      	adds	r7, #32
3418ce44:	46bd      	mov	sp, r7
3418ce46:	bd80      	pop	{r7, pc}

3418ce48 <EXTMEM_DRIVER_PSRAM_Enable_MemoryMappedMode>:
  (void)SAL_XSPI_DisableMapMode(&PsramObject->psram_private.SALObject);
  return EXTMEM_DRIVER_PSRAM_OK;
}

EXTMEM_DRIVER_PSRAM_StatusTypeDef EXTMEM_DRIVER_PSRAM_Enable_MemoryMappedMode(EXTMEM_DRIVER_PSRAM_ObjectTypeDef *PsramObject)
{
3418ce48:	b590      	push	{r4, r7, lr}
3418ce4a:	b087      	sub	sp, #28
3418ce4c:	af02      	add	r7, sp, #8
3418ce4e:	6078      	str	r0, [r7, #4]
  EXTMEM_DRIVER_PSRAM_StatusTypeDef retr = EXTMEM_DRIVER_PSRAM_OK;
3418ce50:	2300      	movs	r3, #0
3418ce52:	73fb      	strb	r3, [r7, #15]

  /* configure the read wrap mode */
  if (HAL_OK != SAL_XSPI_ConfigureWrappMode(&PsramObject->psram_private.SALObject, 
3418ce54:	6878      	ldr	r0, [r7, #4]
3418ce56:	687b      	ldr	r3, [r7, #4]
3418ce58:	f893 106d 	ldrb.w	r1, [r3, #109]	@ 0x6d
3418ce5c:	687b      	ldr	r3, [r7, #4]
3418ce5e:	f893 306b 	ldrb.w	r3, [r3, #107]	@ 0x6b
3418ce62:	461a      	mov	r2, r3
3418ce64:	f000 fdbc 	bl	3418d9e0 <SAL_XSPI_ConfigureWrappMode>
3418ce68:	4603      	mov	r3, r0
3418ce6a:	2b00      	cmp	r3, #0
3418ce6c:	d001      	beq.n	3418ce72 <EXTMEM_DRIVER_PSRAM_Enable_MemoryMappedMode+0x2a>
                                            PsramObject->psram_public.WrapRead_command, 
                                            PsramObject->psram_public.Write_DummyCycle))
  {
    retr = EXTMEM_DRIVER_PSRAM_ERROR_MAP_ENABLE;
3418ce6e:	23fb      	movs	r3, #251	@ 0xfb
3418ce70:	73fb      	strb	r3, [r7, #15]
  }
   
  /* launch the memory mapped mode */
  if (HAL_OK != SAL_XSPI_EnableMapMode(&PsramObject->psram_private.SALObject, 
3418ce72:	6878      	ldr	r0, [r7, #4]
3418ce74:	687b      	ldr	r3, [r7, #4]
3418ce76:	f893 106c 	ldrb.w	r1, [r3, #108]	@ 0x6c
3418ce7a:	687b      	ldr	r3, [r7, #4]
3418ce7c:	f893 206e 	ldrb.w	r2, [r3, #110]	@ 0x6e
3418ce80:	687b      	ldr	r3, [r7, #4]
3418ce82:	f893 406a 	ldrb.w	r4, [r3, #106]	@ 0x6a
3418ce86:	687b      	ldr	r3, [r7, #4]
3418ce88:	f893 306b 	ldrb.w	r3, [r3, #107]	@ 0x6b
3418ce8c:	9300      	str	r3, [sp, #0]
3418ce8e:	4623      	mov	r3, r4
3418ce90:	f000 fde2 	bl	3418da58 <SAL_XSPI_EnableMapMode>
3418ce94:	4603      	mov	r3, r0
3418ce96:	2b00      	cmp	r3, #0
3418ce98:	d001      	beq.n	3418ce9e <EXTMEM_DRIVER_PSRAM_Enable_MemoryMappedMode+0x56>
                                       PsramObject->psram_public.Read_command, 
                                       PsramObject->psram_public.Read_DummyCycle,
                                       PsramObject->psram_public.Write_command, 
                                       PsramObject->psram_public.Write_DummyCycle))
  {
    retr = EXTMEM_DRIVER_PSRAM_ERROR_MAP_ENABLE;
3418ce9a:	23fb      	movs	r3, #251	@ 0xfb
3418ce9c:	73fb      	strb	r3, [r7, #15]
  }
  return retr;
3418ce9e:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
3418cea2:	4618      	mov	r0, r3
3418cea4:	3714      	adds	r7, #20
3418cea6:	46bd      	mov	sp, r7
3418cea8:	bd90      	pop	{r4, r7, pc}

3418ceaa <EXTMEM_DRIVER_PSRAM_Disable_MemoryMappedMode>:

EXTMEM_DRIVER_PSRAM_StatusTypeDef EXTMEM_DRIVER_PSRAM_Disable_MemoryMappedMode(EXTMEM_DRIVER_PSRAM_ObjectTypeDef *PsramObject)
{
3418ceaa:	b580      	push	{r7, lr}
3418ceac:	b084      	sub	sp, #16
3418ceae:	af00      	add	r7, sp, #0
3418ceb0:	6078      	str	r0, [r7, #4]
  EXTMEM_DRIVER_PSRAM_StatusTypeDef retr = EXTMEM_DRIVER_PSRAM_OK;
3418ceb2:	2300      	movs	r3, #0
3418ceb4:	73fb      	strb	r3, [r7, #15]

  /* launch mass erase command */
  if (HAL_OK != SAL_XSPI_DisableMapMode(&PsramObject->psram_private.SALObject))
3418ceb6:	687b      	ldr	r3, [r7, #4]
3418ceb8:	4618      	mov	r0, r3
3418ceba:	f000 fe46 	bl	3418db4a <SAL_XSPI_DisableMapMode>
3418cebe:	4603      	mov	r3, r0
3418cec0:	2b00      	cmp	r3, #0
3418cec2:	d001      	beq.n	3418cec8 <EXTMEM_DRIVER_PSRAM_Disable_MemoryMappedMode+0x1e>
  {
    retr = EXTMEM_DRIVER_PSRAM_ERROR_MAP_DISABLE;
3418cec4:	23fa      	movs	r3, #250	@ 0xfa
3418cec6:	73fb      	strb	r3, [r7, #15]
  }
  return retr;
3418cec8:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
3418cecc:	4618      	mov	r0, r3
3418cece:	3710      	adds	r7, #16
3418ced0:	46bd      	mov	sp, r7
3418ced2:	bd80      	pop	{r7, pc}

3418ced4 <PSRAM_ExecuteCommand>:
 * @param PsramObject psram memory object
 * @param Index command index
 * @return @ref EXTMEM_DRIVER_PSRAM_StatusTypeDef
 **/
EXTMEM_DRIVER_PSRAM_StatusTypeDef PSRAM_ExecuteCommand(EXTMEM_DRIVER_PSRAM_ObjectTypeDef *PsramObject, uint8_t Index)
{
3418ced4:	b590      	push	{r4, r7, lr}
3418ced6:	b087      	sub	sp, #28
3418ced8:	af02      	add	r7, sp, #8
3418ceda:	6078      	str	r0, [r7, #4]
3418cedc:	460b      	mov	r3, r1
3418cede:	70fb      	strb	r3, [r7, #3]
  EXTMEM_DRIVER_PSRAM_StatusTypeDef retr = EXTMEM_DRIVER_PSRAM_OK;
3418cee0:	2300      	movs	r3, #0
3418cee2:	73fb      	strb	r3, [r7, #15]
  uint8_t regval[2];

  if (PsramObject->psram_public.ReadREGSize > 2u)
3418cee4:	687b      	ldr	r3, [r7, #4]
3418cee6:	f893 3068 	ldrb.w	r3, [r3, #104]	@ 0x68
3418ceea:	2b02      	cmp	r3, #2
3418ceec:	d902      	bls.n	3418cef4 <PSRAM_ExecuteCommand+0x20>
  {
    retr = EXTMEM_DRIVER_PSRAM_ERROR_REGSIZE;
3418ceee:	23f9      	movs	r3, #249	@ 0xf9
3418cef0:	73fb      	strb	r3, [r7, #15]
    goto error;
3418cef2:	e058      	b.n	3418cfa6 <PSRAM_ExecuteCommand+0xd2>
  }

  if (HAL_OK != SAL_XSPI_Read(&PsramObject->psram_private.SALObject, 
3418cef4:	6878      	ldr	r0, [r7, #4]
3418cef6:	687b      	ldr	r3, [r7, #4]
3418cef8:	f893 4066 	ldrb.w	r4, [r3, #102]	@ 0x66
                              PsramObject->psram_public.ReadREG,
                              PsramObject->psram_public.config[Index].REGAddress, 
3418cefc:	78fa      	ldrb	r2, [r7, #3]
3418cefe:	6879      	ldr	r1, [r7, #4]
3418cf00:	4613      	mov	r3, r2
3418cf02:	005b      	lsls	r3, r3, #1
3418cf04:	4413      	add	r3, r2
3418cf06:	440b      	add	r3, r1
3418cf08:	335f      	adds	r3, #95	@ 0x5f
3418cf0a:	781b      	ldrb	r3, [r3, #0]
  if (HAL_OK != SAL_XSPI_Read(&PsramObject->psram_private.SALObject, 
3418cf0c:	4619      	mov	r1, r3
                              regval, PsramObject->psram_public.ReadREGSize))
3418cf0e:	687b      	ldr	r3, [r7, #4]
3418cf10:	f893 3068 	ldrb.w	r3, [r3, #104]	@ 0x68
  if (HAL_OK != SAL_XSPI_Read(&PsramObject->psram_private.SALObject, 
3418cf14:	461a      	mov	r2, r3
3418cf16:	f107 030c 	add.w	r3, r7, #12
3418cf1a:	9200      	str	r2, [sp, #0]
3418cf1c:	460a      	mov	r2, r1
3418cf1e:	4621      	mov	r1, r4
3418cf20:	f000 fae6 	bl	3418d4f0 <SAL_XSPI_Read>
3418cf24:	4603      	mov	r3, r0
3418cf26:	2b00      	cmp	r3, #0
3418cf28:	d002      	beq.n	3418cf30 <PSRAM_ExecuteCommand+0x5c>
  {
    retr = EXTMEM_DRIVER_PSRAM_ERROR_READREG;
3418cf2a:	23ff      	movs	r3, #255	@ 0xff
3418cf2c:	73fb      	strb	r3, [r7, #15]
    goto error;
3418cf2e:	e03a      	b.n	3418cfa6 <PSRAM_ExecuteCommand+0xd2>
  }

  MODIFY_REG(regval[0], 
3418cf30:	7b3b      	ldrb	r3, [r7, #12]
3418cf32:	b259      	sxtb	r1, r3
3418cf34:	78fa      	ldrb	r2, [r7, #3]
3418cf36:	6878      	ldr	r0, [r7, #4]
3418cf38:	4613      	mov	r3, r2
3418cf3a:	005b      	lsls	r3, r3, #1
3418cf3c:	4413      	add	r3, r2
3418cf3e:	4403      	add	r3, r0
3418cf40:	335d      	adds	r3, #93	@ 0x5d
3418cf42:	781b      	ldrb	r3, [r3, #0]
3418cf44:	b25b      	sxtb	r3, r3
3418cf46:	43db      	mvns	r3, r3
3418cf48:	b25b      	sxtb	r3, r3
3418cf4a:	400b      	ands	r3, r1
3418cf4c:	b259      	sxtb	r1, r3
3418cf4e:	78fa      	ldrb	r2, [r7, #3]
3418cf50:	6878      	ldr	r0, [r7, #4]
3418cf52:	4613      	mov	r3, r2
3418cf54:	005b      	lsls	r3, r3, #1
3418cf56:	4413      	add	r3, r2
3418cf58:	4403      	add	r3, r0
3418cf5a:	335e      	adds	r3, #94	@ 0x5e
3418cf5c:	781b      	ldrb	r3, [r3, #0]
3418cf5e:	b25b      	sxtb	r3, r3
3418cf60:	430b      	orrs	r3, r1
3418cf62:	b25b      	sxtb	r3, r3
3418cf64:	b2db      	uxtb	r3, r3
3418cf66:	733b      	strb	r3, [r7, #12]
             PsramObject->psram_public.config[Index].WriteMask, 
             PsramObject->psram_public.config[Index].WriteValue);

  if (HAL_OK != SAL_XSPI_Write(&PsramObject->psram_private.SALObject, 
3418cf68:	6878      	ldr	r0, [r7, #4]
3418cf6a:	687b      	ldr	r3, [r7, #4]
3418cf6c:	f893 4067 	ldrb.w	r4, [r3, #103]	@ 0x67
                               PsramObject->psram_public.WriteREG,
                               PsramObject->psram_public.config[Index].REGAddress, 
3418cf70:	78fa      	ldrb	r2, [r7, #3]
3418cf72:	6879      	ldr	r1, [r7, #4]
3418cf74:	4613      	mov	r3, r2
3418cf76:	005b      	lsls	r3, r3, #1
3418cf78:	4413      	add	r3, r2
3418cf7a:	440b      	add	r3, r1
3418cf7c:	335f      	adds	r3, #95	@ 0x5f
3418cf7e:	781b      	ldrb	r3, [r3, #0]
  if (HAL_OK != SAL_XSPI_Write(&PsramObject->psram_private.SALObject, 
3418cf80:	4619      	mov	r1, r3
                               regval, PsramObject->psram_public.ReadREGSize))
3418cf82:	687b      	ldr	r3, [r7, #4]
3418cf84:	f893 3068 	ldrb.w	r3, [r3, #104]	@ 0x68
  if (HAL_OK != SAL_XSPI_Write(&PsramObject->psram_private.SALObject, 
3418cf88:	461a      	mov	r2, r3
3418cf8a:	f107 030c 	add.w	r3, r7, #12
3418cf8e:	9200      	str	r2, [sp, #0]
3418cf90:	460a      	mov	r2, r1
3418cf92:	4621      	mov	r1, r4
3418cf94:	f000 fb14 	bl	3418d5c0 <SAL_XSPI_Write>
3418cf98:	4603      	mov	r3, r0
3418cf9a:	2b00      	cmp	r3, #0
3418cf9c:	d002      	beq.n	3418cfa4 <PSRAM_ExecuteCommand+0xd0>
  {
    retr = EXTMEM_DRIVER_PSRAM_ERROR_WRITEREG;
3418cf9e:	23fe      	movs	r3, #254	@ 0xfe
3418cfa0:	73fb      	strb	r3, [r7, #15]
    goto error;
3418cfa2:	e000      	b.n	3418cfa6 <PSRAM_ExecuteCommand+0xd2>
  }

error:
3418cfa4:	bf00      	nop
  return retr;
3418cfa6:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
3418cfaa:	4618      	mov	r0, r3
3418cfac:	3714      	adds	r7, #20
3418cfae:	46bd      	mov	sp, r7
3418cfb0:	bd90      	pop	{r4, r7, pc}

3418cfb2 <SAL_XSPI_SetClock>:
/* Private variables ---------------------------------------------------------*/
/** @defgroup SAL_XSPI_Exported_Functions SAL XSP Exported Functions
  * @{
  */
HAL_StatusTypeDef SAL_XSPI_SetClock(SAL_XSPI_ObjectTypeDef *SalXspi, uint32_t ClockIn, uint32_t ClockRequested, uint32_t *ClockReal)
{
3418cfb2:	b480      	push	{r7}
3418cfb4:	b087      	sub	sp, #28
3418cfb6:	af00      	add	r7, sp, #0
3418cfb8:	60f8      	str	r0, [r7, #12]
3418cfba:	60b9      	str	r1, [r7, #8]
3418cfbc:	607a      	str	r2, [r7, #4]
3418cfbe:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef retr = HAL_OK;
3418cfc0:	2300      	movs	r3, #0
3418cfc2:	75fb      	strb	r3, [r7, #23]
  uint32_t divider;

  if (ClockRequested == 0u)
3418cfc4:	687b      	ldr	r3, [r7, #4]
3418cfc6:	2b00      	cmp	r3, #0
3418cfc8:	d102      	bne.n	3418cfd0 <SAL_XSPI_SetClock+0x1e>
  {
    retr = HAL_ERROR;
3418cfca:	2301      	movs	r3, #1
3418cfcc:	75fb      	strb	r3, [r7, #23]
3418cfce:	e028      	b.n	3418d022 <SAL_XSPI_SetClock+0x70>
  }
  else
  {
    divider = (ClockIn / ClockRequested);
3418cfd0:	68ba      	ldr	r2, [r7, #8]
3418cfd2:	687b      	ldr	r3, [r7, #4]
3418cfd4:	fbb2 f3f3 	udiv	r3, r2, r3
3418cfd8:	613b      	str	r3, [r7, #16]
    if (divider >= 1u)
3418cfda:	693b      	ldr	r3, [r7, #16]
3418cfdc:	2b00      	cmp	r3, #0
3418cfde:	d00d      	beq.n	3418cffc <SAL_XSPI_SetClock+0x4a>
    {
      *ClockReal = ClockIn / divider;
3418cfe0:	68ba      	ldr	r2, [r7, #8]
3418cfe2:	693b      	ldr	r3, [r7, #16]
3418cfe4:	fbb2 f2f3 	udiv	r2, r2, r3
3418cfe8:	683b      	ldr	r3, [r7, #0]
3418cfea:	601a      	str	r2, [r3, #0]
      if (*ClockReal <= ClockRequested)
3418cfec:	683b      	ldr	r3, [r7, #0]
3418cfee:	681b      	ldr	r3, [r3, #0]
3418cff0:	687a      	ldr	r2, [r7, #4]
3418cff2:	429a      	cmp	r2, r3
3418cff4:	d302      	bcc.n	3418cffc <SAL_XSPI_SetClock+0x4a>
      {
        divider--;
3418cff6:	693b      	ldr	r3, [r7, #16]
3418cff8:	3b01      	subs	r3, #1
3418cffa:	613b      	str	r3, [r7, #16]
      }
    }

    /* real clock calculation */
    *ClockReal = ClockIn / (divider + 1u);
3418cffc:	693b      	ldr	r3, [r7, #16]
3418cffe:	3301      	adds	r3, #1
3418d000:	68ba      	ldr	r2, [r7, #8]
3418d002:	fbb2 f2f3 	udiv	r2, r2, r3
3418d006:	683b      	ldr	r3, [r7, #0]
3418d008:	601a      	str	r2, [r3, #0]

    DEBUG_PARAM_BEGIN(); DEBUG_PARAM_DATA("::CLOCKDIV::"); DEBUG_PARAM_INT(divider+1); DEBUG_PARAM_END();
    DEBUG_PARAM_BEGIN(); DEBUG_PARAM_DATA("::CLKFREQ::"); DEBUG_PARAM_INTD(*ClockReal); DEBUG_PARAM_END();
    MODIFY_REG(SalXspi->hxspi->Instance->DCR2, XSPI_DCR2_PRESCALER, (uint32_t)divider << XSPI_DCR2_PRESCALER_Pos);
3418d00a:	68fb      	ldr	r3, [r7, #12]
3418d00c:	681b      	ldr	r3, [r3, #0]
3418d00e:	681b      	ldr	r3, [r3, #0]
3418d010:	68db      	ldr	r3, [r3, #12]
3418d012:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
3418d016:	68fb      	ldr	r3, [r7, #12]
3418d018:	681b      	ldr	r3, [r3, #0]
3418d01a:	681b      	ldr	r3, [r3, #0]
3418d01c:	693a      	ldr	r2, [r7, #16]
3418d01e:	430a      	orrs	r2, r1
3418d020:	60da      	str	r2, [r3, #12]
  }

  return retr;
3418d022:	7dfb      	ldrb	r3, [r7, #23]
}
3418d024:	4618      	mov	r0, r3
3418d026:	371c      	adds	r7, #28
3418d028:	46bd      	mov	sp, r7
3418d02a:	f85d 7b04 	ldr.w	r7, [sp], #4
3418d02e:	4770      	bx	lr

3418d030 <SAL_XSPI_Init>:
/*
* This function is used to configure the way to discuss with the memory
*
*/
HAL_StatusTypeDef SAL_XSPI_Init(SAL_XSPI_ObjectTypeDef *SalXspi, void *HALHandle)
{
3418d030:	b580      	push	{r7, lr}
3418d032:	b096      	sub	sp, #88	@ 0x58
3418d034:	af00      	add	r7, sp, #0
3418d036:	6078      	str	r0, [r7, #4]
3418d038:	6039      	str	r1, [r7, #0]
  XSPI_RegularCmdTypeDef s_commandbase = {
3418d03a:	f107 030c 	add.w	r3, r7, #12
3418d03e:	224c      	movs	r2, #76	@ 0x4c
3418d040:	2100      	movs	r1, #0
3418d042:	4618      	mov	r0, r3
3418d044:	f002 fd56 	bl	3418faf4 <memset>
3418d048:	235a      	movs	r3, #90	@ 0x5a
3418d04a:	617b      	str	r3, [r7, #20]
3418d04c:	2301      	movs	r3, #1
3418d04e:	61bb      	str	r3, [r7, #24]
3418d050:	f44f 7380 	mov.w	r3, #256	@ 0x100
3418d054:	62bb      	str	r3, [r7, #40]	@ 0x28
3418d056:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
3418d05a:	62fb      	str	r3, [r7, #44]	@ 0x2c
3418d05c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
3418d060:	647b      	str	r3, [r7, #68]	@ 0x44
3418d062:	2308      	movs	r3, #8
3418d064:	653b      	str	r3, [r7, #80]	@ 0x50
#if defined(XSPI_CCR_SIOO)
      .SIOOMode = HAL_XSPI_SIOO_INST_EVERY_CMD,
#endif /* HAL_XSPI_SIOO_INST_EVERY_CMD */
  };

  SalXspi->hxspi = (XSPI_HandleTypeDef *)HALHandle;
3418d066:	687b      	ldr	r3, [r7, #4]
3418d068:	683a      	ldr	r2, [r7, #0]
3418d06a:	601a      	str	r2, [r3, #0]
  SalXspi->Commandbase = s_commandbase;
3418d06c:	687b      	ldr	r3, [r7, #4]
3418d06e:	3304      	adds	r3, #4
3418d070:	f107 010c 	add.w	r1, r7, #12
3418d074:	224c      	movs	r2, #76	@ 0x4c
3418d076:	4618      	mov	r0, r3
3418d078:	f002 fd44 	bl	3418fb04 <memcpy>
  SalXspi->CommandExtension = 0;
3418d07c:	687b      	ldr	r3, [r7, #4]
3418d07e:	2200      	movs	r2, #0
3418d080:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  SalXspi->PhyLink = PHY_LINK_1S1S1S;
3418d084:	687b      	ldr	r3, [r7, #4]
3418d086:	2200      	movs	r2, #0
3418d088:	f883 2052 	strb.w	r2, [r3, #82]	@ 0x52
  HAL_XSPI_RegisterCallback(SalXspi->hxspi,HAL_XSPI_TX_CPLT_CB_ID, SAL_XSPI_CompleteCallback);
  /* set the error callback */
  HAL_XSPI_RegisterCallback(SalXspi->hxspi,HAL_XSPI_ERROR_CB_ID, SAL_XSPI_ErrorCallback);
#endif /* (USE_HAL_XSPI_REGISTER_CALLBACKS) && (USE_HAL_XSPI_REGISTER_CALLBACKS == 1U) */

  return HAL_OK;
3418d08c:	2300      	movs	r3, #0
}
3418d08e:	4618      	mov	r0, r3
3418d090:	3758      	adds	r7, #88	@ 0x58
3418d092:	46bd      	mov	sp, r7
3418d094:	bd80      	pop	{r7, pc}
	...

3418d098 <SAL_XSPI_MemoryConfig>:

HAL_StatusTypeDef SAL_XSPI_MemoryConfig(SAL_XSPI_ObjectTypeDef *SalXspi, SAL_XSPI_MemParamTypeTypeDef ParametersType, void *ParamVal)
{
3418d098:	b580      	push	{r7, lr}
3418d09a:	b098      	sub	sp, #96	@ 0x60
3418d09c:	af00      	add	r7, sp, #0
3418d09e:	60f8      	str	r0, [r7, #12]
3418d0a0:	460b      	mov	r3, r1
3418d0a2:	607a      	str	r2, [r7, #4]
3418d0a4:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef retr = HAL_OK;
3418d0a6:	2300      	movs	r3, #0
3418d0a8:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
  XSPI_RegularCmdTypeDef s_commandbase = SalXspi->Commandbase;
3418d0ac:	68fb      	ldr	r3, [r7, #12]
3418d0ae:	f107 0010 	add.w	r0, r7, #16
3418d0b2:	3304      	adds	r3, #4
3418d0b4:	224c      	movs	r2, #76	@ 0x4c
3418d0b6:	4619      	mov	r1, r3
3418d0b8:	f002 fd24 	bl	3418fb04 <memcpy>

  switch (ParametersType) {
3418d0bc:	7afb      	ldrb	r3, [r7, #11]
3418d0be:	2b04      	cmp	r3, #4
3418d0c0:	f200 812a 	bhi.w	3418d318 <SAL_XSPI_MemoryConfig+0x280>
3418d0c4:	a201      	add	r2, pc, #4	@ (adr r2, 3418d0cc <SAL_XSPI_MemoryConfig+0x34>)
3418d0c6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
3418d0ca:	bf00      	nop
3418d0cc:	3418d0e1 	.word	0x3418d0e1
3418d0d0:	3418d309 	.word	0x3418d309
3418d0d4:	3418d2db 	.word	0x3418d2db
3418d0d8:	3418d319 	.word	0x3418d319
3418d0dc:	3418d2e3 	.word	0x3418d2e3
  case PARAM_PHY_LINK:{
    SalXspi->PhyLink = *((SAL_XSPI_PhysicalLinkTypeDef *)ParamVal);
3418d0e0:	687b      	ldr	r3, [r7, #4]
3418d0e2:	781a      	ldrb	r2, [r3, #0]
3418d0e4:	68fb      	ldr	r3, [r7, #12]
3418d0e6:	f883 2052 	strb.w	r2, [r3, #82]	@ 0x52
    DEBUG_PARAM_BEGIN(); DEBUG_PARAM_DATA("::PARAM_PHY_LINK::");DEBUG_PARAM_DATA(STR_PHY_LINK(SalXspi->PhyLink));
    switch (SalXspi->PhyLink)
3418d0ea:	68fb      	ldr	r3, [r7, #12]
3418d0ec:	f893 3052 	ldrb.w	r3, [r3, #82]	@ 0x52
3418d0f0:	2b0b      	cmp	r3, #11
3418d0f2:	f200 80ed 	bhi.w	3418d2d0 <SAL_XSPI_MemoryConfig+0x238>
3418d0f6:	a201      	add	r2, pc, #4	@ (adr r2, 3418d0fc <SAL_XSPI_MemoryConfig+0x64>)
3418d0f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
3418d0fc:	3418d12d 	.word	0x3418d12d
3418d100:	3418d12d 	.word	0x3418d12d
3418d104:	3418d12d 	.word	0x3418d12d
3418d108:	3418d12d 	.word	0x3418d12d
3418d10c:	3418d15d 	.word	0x3418d15d
3418d110:	3418d15d 	.word	0x3418d15d
3418d114:	3418d18d 	.word	0x3418d18d
3418d118:	3418d1c1 	.word	0x3418d1c1
3418d11c:	3418d1f1 	.word	0x3418d1f1
3418d120:	3418d227 	.word	0x3418d227
3418d124:	3418d25d 	.word	0x3418d25d
3418d128:	3418d297 	.word	0x3418d297
    {
    case PHY_LINK_1S1D1D:
    case PHY_LINK_1S2S2S:
    case PHY_LINK_1S1S2S:
    case PHY_LINK_1S1S1S: {
      s_commandbase.InstructionMode = HAL_XSPI_INSTRUCTION_1_LINE;
3418d12c:	2301      	movs	r3, #1
3418d12e:	61fb      	str	r3, [r7, #28]
      s_commandbase.InstructionWidth = HAL_XSPI_INSTRUCTION_8_BITS;
3418d130:	2300      	movs	r3, #0
3418d132:	623b      	str	r3, [r7, #32]
      s_commandbase.InstructionDTRMode = HAL_XSPI_INSTRUCTION_DTR_DISABLE;
3418d134:	2300      	movs	r3, #0
3418d136:	627b      	str	r3, [r7, #36]	@ 0x24
      s_commandbase.AddressMode = HAL_XSPI_ADDRESS_1_LINE;
3418d138:	f44f 7380 	mov.w	r3, #256	@ 0x100
3418d13c:	62fb      	str	r3, [r7, #44]	@ 0x2c
      s_commandbase.AddressWidth = HAL_XSPI_ADDRESS_24_BITS;
3418d13e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
3418d142:	633b      	str	r3, [r7, #48]	@ 0x30
      s_commandbase.AddressDTRMode = HAL_XSPI_ADDRESS_DTR_DISABLE;
3418d144:	2300      	movs	r3, #0
3418d146:	637b      	str	r3, [r7, #52]	@ 0x34
      s_commandbase.DataMode = HAL_XSPI_DATA_1_LINE;
3418d148:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
3418d14c:	64bb      	str	r3, [r7, #72]	@ 0x48
      s_commandbase.DataDTRMode = HAL_XSPI_DATA_DTR_DISABLE;
3418d14e:	2300      	movs	r3, #0
3418d150:	653b      	str	r3, [r7, #80]	@ 0x50
      s_commandbase.DummyCycles = 8;
3418d152:	2308      	movs	r3, #8
3418d154:	657b      	str	r3, [r7, #84]	@ 0x54
      s_commandbase.DQSMode = HAL_XSPI_DQS_DISABLE;
3418d156:	2300      	movs	r3, #0
3418d158:	65bb      	str	r3, [r7, #88]	@ 0x58
      break;
3418d15a:	e0bd      	b.n	3418d2d8 <SAL_XSPI_MemoryConfig+0x240>
    }

    case PHY_LINK_4S4D4D:
    case PHY_LINK_4S4S4S: {
      s_commandbase.InstructionMode = HAL_XSPI_INSTRUCTION_4_LINES;
3418d15c:	2303      	movs	r3, #3
3418d15e:	61fb      	str	r3, [r7, #28]
      s_commandbase.InstructionWidth = HAL_XSPI_INSTRUCTION_8_BITS;
3418d160:	2300      	movs	r3, #0
3418d162:	623b      	str	r3, [r7, #32]
      s_commandbase.InstructionDTRMode = HAL_XSPI_INSTRUCTION_DTR_DISABLE;
3418d164:	2300      	movs	r3, #0
3418d166:	627b      	str	r3, [r7, #36]	@ 0x24
      s_commandbase.AddressMode = HAL_XSPI_ADDRESS_4_LINES;
3418d168:	f44f 7340 	mov.w	r3, #768	@ 0x300
3418d16c:	62fb      	str	r3, [r7, #44]	@ 0x2c
      s_commandbase.AddressDTRMode = HAL_XSPI_ADDRESS_DTR_DISABLE;
3418d16e:	2300      	movs	r3, #0
3418d170:	637b      	str	r3, [r7, #52]	@ 0x34
      s_commandbase.AddressWidth = HAL_XSPI_ADDRESS_24_BITS;
3418d172:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
3418d176:	633b      	str	r3, [r7, #48]	@ 0x30
      s_commandbase.DataMode = HAL_XSPI_DATA_4_LINES;
3418d178:	f04f 7340 	mov.w	r3, #50331648	@ 0x3000000
3418d17c:	64bb      	str	r3, [r7, #72]	@ 0x48
      s_commandbase.DataDTRMode = HAL_XSPI_DATA_DTR_DISABLE;
3418d17e:	2300      	movs	r3, #0
3418d180:	653b      	str	r3, [r7, #80]	@ 0x50
      s_commandbase.DummyCycles = 6;
3418d182:	2306      	movs	r3, #6
3418d184:	657b      	str	r3, [r7, #84]	@ 0x54
      s_commandbase.DQSMode = HAL_XSPI_DQS_DISABLE;
3418d186:	2300      	movs	r3, #0
3418d188:	65bb      	str	r3, [r7, #88]	@ 0x58
      break;
3418d18a:	e0a5      	b.n	3418d2d8 <SAL_XSPI_MemoryConfig+0x240>
      }
    case PHY_LINK_4D4D4D: {
      s_commandbase.InstructionMode = HAL_XSPI_INSTRUCTION_4_LINES;
3418d18c:	2303      	movs	r3, #3
3418d18e:	61fb      	str	r3, [r7, #28]
      s_commandbase.InstructionWidth = HAL_XSPI_INSTRUCTION_8_BITS;
3418d190:	2300      	movs	r3, #0
3418d192:	623b      	str	r3, [r7, #32]
      s_commandbase.InstructionDTRMode = HAL_XSPI_INSTRUCTION_DTR_ENABLE;
3418d194:	2308      	movs	r3, #8
3418d196:	627b      	str	r3, [r7, #36]	@ 0x24
      s_commandbase.AddressMode = HAL_XSPI_ADDRESS_4_LINES;
3418d198:	f44f 7340 	mov.w	r3, #768	@ 0x300
3418d19c:	62fb      	str	r3, [r7, #44]	@ 0x2c
      s_commandbase.AddressWidth = HAL_XSPI_ADDRESS_24_BITS;
3418d19e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
3418d1a2:	633b      	str	r3, [r7, #48]	@ 0x30
      s_commandbase.AddressDTRMode = HAL_XSPI_ADDRESS_DTR_ENABLE;
3418d1a4:	f44f 6300 	mov.w	r3, #2048	@ 0x800
3418d1a8:	637b      	str	r3, [r7, #52]	@ 0x34
      s_commandbase.DataMode = HAL_XSPI_DATA_4_LINES;
3418d1aa:	f04f 7340 	mov.w	r3, #50331648	@ 0x3000000
3418d1ae:	64bb      	str	r3, [r7, #72]	@ 0x48
      s_commandbase.DataDTRMode = HAL_XSPI_DATA_DTR_ENABLE;
3418d1b0:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
3418d1b4:	653b      	str	r3, [r7, #80]	@ 0x50
      s_commandbase.DummyCycles = 6;
3418d1b6:	2306      	movs	r3, #6
3418d1b8:	657b      	str	r3, [r7, #84]	@ 0x54
      s_commandbase.DQSMode = HAL_XSPI_DQS_DISABLE;
3418d1ba:	2300      	movs	r3, #0
3418d1bc:	65bb      	str	r3, [r7, #88]	@ 0x58
      break;
3418d1be:	e08b      	b.n	3418d2d8 <SAL_XSPI_MemoryConfig+0x240>
    }
    case PHY_LINK_1S8S8S: {
      s_commandbase.InstructionMode = HAL_XSPI_INSTRUCTION_1_LINE;
3418d1c0:	2301      	movs	r3, #1
3418d1c2:	61fb      	str	r3, [r7, #28]
      s_commandbase.InstructionWidth = HAL_XSPI_INSTRUCTION_8_BITS;
3418d1c4:	2300      	movs	r3, #0
3418d1c6:	623b      	str	r3, [r7, #32]
      s_commandbase.InstructionDTRMode = HAL_XSPI_INSTRUCTION_DTR_DISABLE;
3418d1c8:	2300      	movs	r3, #0
3418d1ca:	627b      	str	r3, [r7, #36]	@ 0x24
      s_commandbase.AddressMode = HAL_XSPI_ADDRESS_8_LINES;
3418d1cc:	f44f 6380 	mov.w	r3, #1024	@ 0x400
3418d1d0:	62fb      	str	r3, [r7, #44]	@ 0x2c
      s_commandbase.AddressWidth = HAL_XSPI_ADDRESS_32_BITS;
3418d1d2:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
3418d1d6:	633b      	str	r3, [r7, #48]	@ 0x30
      s_commandbase.AddressDTRMode = HAL_XSPI_ADDRESS_DTR_DISABLE;
3418d1d8:	2300      	movs	r3, #0
3418d1da:	637b      	str	r3, [r7, #52]	@ 0x34
      s_commandbase.DataMode = HAL_XSPI_DATA_8_LINES;
3418d1dc:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
3418d1e0:	64bb      	str	r3, [r7, #72]	@ 0x48
      s_commandbase.DataDTRMode = HAL_XSPI_DATA_DTR_DISABLE;
3418d1e2:	2300      	movs	r3, #0
3418d1e4:	653b      	str	r3, [r7, #80]	@ 0x50
      s_commandbase.DummyCycles = 8;
3418d1e6:	2308      	movs	r3, #8
3418d1e8:	657b      	str	r3, [r7, #84]	@ 0x54
      s_commandbase.DQSMode = HAL_XSPI_DQS_DISABLE;
3418d1ea:	2300      	movs	r3, #0
3418d1ec:	65bb      	str	r3, [r7, #88]	@ 0x58
      break;
3418d1ee:	e073      	b.n	3418d2d8 <SAL_XSPI_MemoryConfig+0x240>
    }
    case PHY_LINK_8S8D8D: {
      s_commandbase.InstructionMode = HAL_XSPI_INSTRUCTION_8_LINES;
3418d1f0:	2304      	movs	r3, #4
3418d1f2:	61fb      	str	r3, [r7, #28]
      s_commandbase.InstructionWidth = HAL_XSPI_INSTRUCTION_8_BITS;
3418d1f4:	2300      	movs	r3, #0
3418d1f6:	623b      	str	r3, [r7, #32]
      s_commandbase.InstructionDTRMode = HAL_XSPI_INSTRUCTION_DTR_DISABLE;
3418d1f8:	2300      	movs	r3, #0
3418d1fa:	627b      	str	r3, [r7, #36]	@ 0x24
      s_commandbase.AddressMode = HAL_XSPI_ADDRESS_8_LINES;
3418d1fc:	f44f 6380 	mov.w	r3, #1024	@ 0x400
3418d200:	62fb      	str	r3, [r7, #44]	@ 0x2c
      s_commandbase.AddressWidth = HAL_XSPI_ADDRESS_32_BITS;
3418d202:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
3418d206:	633b      	str	r3, [r7, #48]	@ 0x30
      s_commandbase.AddressDTRMode = HAL_XSPI_ADDRESS_DTR_ENABLE;
3418d208:	f44f 6300 	mov.w	r3, #2048	@ 0x800
3418d20c:	637b      	str	r3, [r7, #52]	@ 0x34
      s_commandbase.DataMode = HAL_XSPI_DATA_8_LINES;
3418d20e:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
3418d212:	64bb      	str	r3, [r7, #72]	@ 0x48
      s_commandbase.DataDTRMode = HAL_XSPI_DATA_DTR_ENABLE;
3418d214:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
3418d218:	653b      	str	r3, [r7, #80]	@ 0x50
      s_commandbase.DummyCycles = 8;
3418d21a:	2308      	movs	r3, #8
3418d21c:	657b      	str	r3, [r7, #84]	@ 0x54
      s_commandbase.DQSMode = HAL_XSPI_DQS_ENABLE;
3418d21e:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
3418d222:	65bb      	str	r3, [r7, #88]	@ 0x58
      break;
3418d224:	e058      	b.n	3418d2d8 <SAL_XSPI_MemoryConfig+0x240>
    }

    case PHY_LINK_8D8D8D: {
      s_commandbase.InstructionMode = HAL_XSPI_INSTRUCTION_8_LINES;
3418d226:	2304      	movs	r3, #4
3418d228:	61fb      	str	r3, [r7, #28]
      s_commandbase.InstructionWidth = HAL_XSPI_INSTRUCTION_16_BITS;
3418d22a:	2310      	movs	r3, #16
3418d22c:	623b      	str	r3, [r7, #32]
      s_commandbase.InstructionDTRMode = HAL_XSPI_INSTRUCTION_DTR_ENABLE;
3418d22e:	2308      	movs	r3, #8
3418d230:	627b      	str	r3, [r7, #36]	@ 0x24
      s_commandbase.AddressMode = HAL_XSPI_ADDRESS_8_LINES;
3418d232:	f44f 6380 	mov.w	r3, #1024	@ 0x400
3418d236:	62fb      	str	r3, [r7, #44]	@ 0x2c
      s_commandbase.AddressWidth = HAL_XSPI_ADDRESS_32_BITS;
3418d238:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
3418d23c:	633b      	str	r3, [r7, #48]	@ 0x30
      s_commandbase.AddressDTRMode = HAL_XSPI_ADDRESS_DTR_ENABLE;
3418d23e:	f44f 6300 	mov.w	r3, #2048	@ 0x800
3418d242:	637b      	str	r3, [r7, #52]	@ 0x34
      s_commandbase.DataMode = HAL_XSPI_DATA_8_LINES;
3418d244:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
3418d248:	64bb      	str	r3, [r7, #72]	@ 0x48
      s_commandbase.DataDTRMode = HAL_XSPI_DATA_DTR_ENABLE;
3418d24a:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
3418d24e:	653b      	str	r3, [r7, #80]	@ 0x50
      s_commandbase.DummyCycles = 20;
3418d250:	2314      	movs	r3, #20
3418d252:	657b      	str	r3, [r7, #84]	@ 0x54
      s_commandbase.DQSMode = HAL_XSPI_DQS_ENABLE;
3418d254:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
3418d258:	65bb      	str	r3, [r7, #88]	@ 0x58
      break;
3418d25a:	e03d      	b.n	3418d2d8 <SAL_XSPI_MemoryConfig+0x240>
    }
    case PHY_LINK_RAM8:{
      s_commandbase.InstructionMode    = HAL_XSPI_INSTRUCTION_8_LINES;
3418d25c:	2304      	movs	r3, #4
3418d25e:	61fb      	str	r3, [r7, #28]
      s_commandbase.InstructionWidth   = HAL_XSPI_INSTRUCTION_8_BITS;
3418d260:	2300      	movs	r3, #0
3418d262:	623b      	str	r3, [r7, #32]
      s_commandbase.InstructionDTRMode = HAL_XSPI_INSTRUCTION_DTR_DISABLE;
3418d264:	2300      	movs	r3, #0
3418d266:	627b      	str	r3, [r7, #36]	@ 0x24
      s_commandbase.AddressMode        = HAL_XSPI_ADDRESS_8_LINES;
3418d268:	f44f 6380 	mov.w	r3, #1024	@ 0x400
3418d26c:	62fb      	str	r3, [r7, #44]	@ 0x2c
      s_commandbase.AddressWidth       = HAL_XSPI_ADDRESS_32_BITS;
3418d26e:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
3418d272:	633b      	str	r3, [r7, #48]	@ 0x30
      s_commandbase.AddressDTRMode     = HAL_XSPI_ADDRESS_DTR_ENABLE;
3418d274:	f44f 6300 	mov.w	r3, #2048	@ 0x800
3418d278:	637b      	str	r3, [r7, #52]	@ 0x34
      s_commandbase.AlternateBytesMode = HAL_XSPI_ALT_BYTES_NONE;
3418d27a:	2300      	movs	r3, #0
3418d27c:	63fb      	str	r3, [r7, #60]	@ 0x3c
      s_commandbase.DataMode           = HAL_XSPI_DATA_8_LINES;
3418d27e:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
3418d282:	64bb      	str	r3, [r7, #72]	@ 0x48
      s_commandbase.DataDTRMode        = HAL_XSPI_DATA_DTR_ENABLE;
3418d284:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
3418d288:	653b      	str	r3, [r7, #80]	@ 0x50
      s_commandbase.DummyCycles        = 10;
3418d28a:	230a      	movs	r3, #10
3418d28c:	657b      	str	r3, [r7, #84]	@ 0x54
      s_commandbase.DQSMode            = HAL_XSPI_DQS_ENABLE;
3418d28e:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
3418d292:	65bb      	str	r3, [r7, #88]	@ 0x58
      break;
3418d294:	e020      	b.n	3418d2d8 <SAL_XSPI_MemoryConfig+0x240>
    }
#if defined(HAL_XSPI_DATA_16_LINES)
    case PHY_LINK_RAM16 :{
      s_commandbase.InstructionMode    = HAL_XSPI_INSTRUCTION_8_LINES;
3418d296:	2304      	movs	r3, #4
3418d298:	61fb      	str	r3, [r7, #28]
      s_commandbase.InstructionWidth   = HAL_XSPI_INSTRUCTION_8_BITS;
3418d29a:	2300      	movs	r3, #0
3418d29c:	623b      	str	r3, [r7, #32]
      s_commandbase.InstructionDTRMode = HAL_XSPI_INSTRUCTION_DTR_DISABLE;
3418d29e:	2300      	movs	r3, #0
3418d2a0:	627b      	str	r3, [r7, #36]	@ 0x24
      s_commandbase.AddressMode        = HAL_XSPI_ADDRESS_8_LINES;
3418d2a2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
3418d2a6:	62fb      	str	r3, [r7, #44]	@ 0x2c
      s_commandbase.AddressWidth       = HAL_XSPI_ADDRESS_32_BITS;
3418d2a8:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
3418d2ac:	633b      	str	r3, [r7, #48]	@ 0x30
      s_commandbase.AddressDTRMode     = HAL_XSPI_ADDRESS_DTR_ENABLE;
3418d2ae:	f44f 6300 	mov.w	r3, #2048	@ 0x800
3418d2b2:	637b      	str	r3, [r7, #52]	@ 0x34
      s_commandbase.AlternateBytesMode = HAL_XSPI_ALT_BYTES_NONE;
3418d2b4:	2300      	movs	r3, #0
3418d2b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
      s_commandbase.DataMode           = HAL_XSPI_DATA_16_LINES;
3418d2b8:	f04f 63a0 	mov.w	r3, #83886080	@ 0x5000000
3418d2bc:	64bb      	str	r3, [r7, #72]	@ 0x48
      s_commandbase.DataDTRMode        = HAL_XSPI_DATA_DTR_ENABLE;
3418d2be:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
3418d2c2:	653b      	str	r3, [r7, #80]	@ 0x50
      s_commandbase.DummyCycles        = 10;
3418d2c4:	230a      	movs	r3, #10
3418d2c6:	657b      	str	r3, [r7, #84]	@ 0x54
      s_commandbase.DQSMode            = HAL_XSPI_DQS_ENABLE;
3418d2c8:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
3418d2cc:	65bb      	str	r3, [r7, #88]	@ 0x58
      break;
3418d2ce:	e003      	b.n	3418d2d8 <SAL_XSPI_MemoryConfig+0x240>
    }
#endif /* defined(HAL_XSPI_DATA_16_LINES) */
    default:
      retr = HAL_ERROR;
3418d2d0:	2301      	movs	r3, #1
3418d2d2:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
      break;
3418d2d6:	bf00      	nop
    }
    DEBUG_PARAM_END();
    break;
3418d2d8:	e022      	b.n	3418d320 <SAL_XSPI_MemoryConfig+0x288>
  }
  case PARAM_ADDRESS_4BYTES: {
    DEBUG_PARAM_BEGIN(); DEBUG_PARAM_DATA("::PARAM_ADDRESS_4BYTES"); DEBUG_PARAM_END();
    s_commandbase.AddressWidth = HAL_XSPI_ADDRESS_32_BITS;
3418d2da:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
3418d2de:	633b      	str	r3, [r7, #48]	@ 0x30
    break;
3418d2e0:	e01e      	b.n	3418d320 <SAL_XSPI_MemoryConfig+0x288>
  }
  case PARAM_FLASHSIZE:{
    uint8_t valParam = *((uint8_t *)ParamVal);
3418d2e2:	687b      	ldr	r3, [r7, #4]
3418d2e4:	781b      	ldrb	r3, [r3, #0]
3418d2e6:	f887 305e 	strb.w	r3, [r7, #94]	@ 0x5e
    DEBUG_PARAM_BEGIN(); DEBUG_PARAM_DATA("::PARAM_FLASHSIZE::"); DEBUG_PARAM_INT(valParam); DEBUG_PARAM_END();
    MODIFY_REG(SalXspi->hxspi->Instance->DCR1, XSPI_DCR1_DEVSIZE, ((uint32_t)valParam) << XSPI_DCR1_DEVSIZE_Pos);
3418d2ea:	68fb      	ldr	r3, [r7, #12]
3418d2ec:	681b      	ldr	r3, [r3, #0]
3418d2ee:	681b      	ldr	r3, [r3, #0]
3418d2f0:	689b      	ldr	r3, [r3, #8]
3418d2f2:	f423 11f8 	bic.w	r1, r3, #2031616	@ 0x1f0000
3418d2f6:	f897 305e 	ldrb.w	r3, [r7, #94]	@ 0x5e
3418d2fa:	041a      	lsls	r2, r3, #16
3418d2fc:	68fb      	ldr	r3, [r7, #12]
3418d2fe:	681b      	ldr	r3, [r3, #0]
3418d300:	681b      	ldr	r3, [r3, #0]
3418d302:	430a      	orrs	r2, r1
3418d304:	609a      	str	r2, [r3, #8]
    break;
3418d306:	e00b      	b.n	3418d320 <SAL_XSPI_MemoryConfig+0x288>
  }
  case PARAM_DUMMY_CYCLES:{
    uint8_t valParam = *((uint8_t *)ParamVal);
3418d308:	687b      	ldr	r3, [r7, #4]
3418d30a:	781b      	ldrb	r3, [r3, #0]
3418d30c:	f887 305d 	strb.w	r3, [r7, #93]	@ 0x5d
    DEBUG_PARAM_BEGIN(); DEBUG_PARAM_DATA("::PARAM_DUMMY_CYCLES::"); DEBUG_PARAM_INT(valParam); DEBUG_PARAM_END();
    s_commandbase.DummyCycles = valParam;
3418d310:	f897 305d 	ldrb.w	r3, [r7, #93]	@ 0x5d
3418d314:	657b      	str	r3, [r7, #84]	@ 0x54
    break;
3418d316:	e003      	b.n	3418d320 <SAL_XSPI_MemoryConfig+0x288>
  }
  default:
    DEBUG_PARAM_BEGIN(); DEBUG_PARAM_DATA("::SAL_XSPI_MemoryConfig::ERROR"); DEBUG_PARAM_END();
    retr = HAL_ERROR;
3418d318:	2301      	movs	r3, #1
3418d31a:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
    break;
3418d31e:	bf00      	nop
  }
  SalXspi->Commandbase = s_commandbase;
3418d320:	68fb      	ldr	r3, [r7, #12]
3418d322:	3304      	adds	r3, #4
3418d324:	f107 0110 	add.w	r1, r7, #16
3418d328:	224c      	movs	r2, #76	@ 0x4c
3418d32a:	4618      	mov	r0, r3
3418d32c:	f002 fbea 	bl	3418fb04 <memcpy>
  return retr;
3418d330:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
}
3418d334:	4618      	mov	r0, r3
3418d336:	3760      	adds	r7, #96	@ 0x60
3418d338:	46bd      	mov	sp, r7
3418d33a:	bd80      	pop	{r7, pc}

3418d33c <SAL_XSPI_GetSFDP>:

HAL_StatusTypeDef SAL_XSPI_GetSFDP(SAL_XSPI_ObjectTypeDef *SalXspi, uint32_t Address, uint8_t *Data, uint32_t DataSize)
{
3418d33c:	b580      	push	{r7, lr}
3418d33e:	b098      	sub	sp, #96	@ 0x60
3418d340:	af00      	add	r7, sp, #0
3418d342:	60f8      	str	r0, [r7, #12]
3418d344:	60b9      	str	r1, [r7, #8]
3418d346:	607a      	str	r2, [r7, #4]
3418d348:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef retr;
  XSPI_RegularCmdTypeDef s_command = SalXspi->Commandbase;
3418d34a:	68fb      	ldr	r3, [r7, #12]
3418d34c:	f107 0010 	add.w	r0, r7, #16
3418d350:	3304      	adds	r3, #4
3418d352:	224c      	movs	r2, #76	@ 0x4c
3418d354:	4619      	mov	r1, r3
3418d356:	f002 fbd5 	bl	3418fb04 <memcpy>

  /* Initialize the read ID command */
  s_command.Instruction = XSPI_FormatCommand(SalXspi->CommandExtension, s_command.InstructionWidth,
3418d35a:	68fb      	ldr	r3, [r7, #12]
3418d35c:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
3418d360:	6a39      	ldr	r1, [r7, #32]
3418d362:	225a      	movs	r2, #90	@ 0x5a
3418d364:	4618      	mov	r0, r3
3418d366:	f000 fc47 	bl	3418dbf8 <XSPI_FormatCommand>
3418d36a:	4603      	mov	r3, r0
3418d36c:	61bb      	str	r3, [r7, #24]
                                             EXTMEM_READ_SFDP_COMMAND);

  s_command.Address     = Address;
3418d36e:	68bb      	ldr	r3, [r7, #8]
3418d370:	62bb      	str	r3, [r7, #40]	@ 0x28
  s_command.DataLength  = DataSize;
3418d372:	683b      	ldr	r3, [r7, #0]
3418d374:	64fb      	str	r3, [r7, #76]	@ 0x4c
  /* Nb of Dummy cycles for READ SFDP command does not correspond to SFDPDummyCycle field of SAL structure,
     as initialised after SFDP Header analysis */
  s_command.DummyCycles = EXTMEM_READ_SFDP_NB_DUMMY_CYCLES_DEFAULT;
3418d376:	2308      	movs	r3, #8
3418d378:	657b      	str	r3, [r7, #84]	@ 0x54

  if (s_command.AddressMode == HAL_XSPI_ADDRESS_1_LINE)
3418d37a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
3418d37c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
3418d380:	d102      	bne.n	3418d388 <SAL_XSPI_GetSFDP+0x4c>
  {
    s_command.AddressWidth = HAL_XSPI_ADDRESS_24_BITS;
3418d382:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
3418d386:	633b      	str	r3, [r7, #48]	@ 0x30
  }

  if (s_command.DataDTRMode == HAL_XSPI_DATA_DTR_ENABLE)
3418d388:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
3418d38a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
3418d38e:	d103      	bne.n	3418d398 <SAL_XSPI_GetSFDP+0x5c>
  {
    s_command.DQSMode = HAL_XSPI_DQS_ENABLE;
3418d390:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
3418d394:	65bb      	str	r3, [r7, #88]	@ 0x58
3418d396:	e001      	b.n	3418d39c <SAL_XSPI_GetSFDP+0x60>
  }
  else
  {
    s_command.DQSMode = HAL_XSPI_DQS_DISABLE;
3418d398:	2300      	movs	r3, #0
3418d39a:	65bb      	str	r3, [r7, #88]	@ 0x58
  }

  /* Configure the command */
  retr = HAL_XSPI_Command(SalXspi->hxspi, &s_command, SAL_XSPI_TIMEOUT_DEFAULT_VALUE);
3418d39c:	68fb      	ldr	r3, [r7, #12]
3418d39e:	681b      	ldr	r3, [r3, #0]
3418d3a0:	f107 0110 	add.w	r1, r7, #16
3418d3a4:	2264      	movs	r2, #100	@ 0x64
3418d3a6:	4618      	mov	r0, r3
3418d3a8:	f7fe fa64 	bl	3418b874 <HAL_XSPI_Command>
3418d3ac:	4603      	mov	r3, r0
3418d3ae:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
  if ( retr  != HAL_OK)
3418d3b2:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
3418d3b6:	2b00      	cmp	r3, #0
3418d3b8:	d10a      	bne.n	3418d3d0 <SAL_XSPI_GetSFDP+0x94>
  {
    goto error;
  }

  /* Reception of the data */
  retr = HAL_XSPI_Receive(SalXspi->hxspi, Data, SAL_XSPI_TIMEOUT_DEFAULT_VALUE);
3418d3ba:	68fb      	ldr	r3, [r7, #12]
3418d3bc:	681b      	ldr	r3, [r3, #0]
3418d3be:	2264      	movs	r2, #100	@ 0x64
3418d3c0:	6879      	ldr	r1, [r7, #4]
3418d3c2:	4618      	mov	r0, r3
3418d3c4:	f7fe fb59 	bl	3418ba7a <HAL_XSPI_Receive>
3418d3c8:	4603      	mov	r3, r0
3418d3ca:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
3418d3ce:	e000      	b.n	3418d3d2 <SAL_XSPI_GetSFDP+0x96>
    goto error;
3418d3d0:	bf00      	nop

error:
  if (retr != HAL_OK )
3418d3d2:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
3418d3d6:	2b00      	cmp	r3, #0
3418d3d8:	d004      	beq.n	3418d3e4 <SAL_XSPI_GetSFDP+0xa8>
  {
    /* abort any ongoing transaction for the next action */
    (void)HAL_XSPI_Abort(SalXspi->hxspi);
3418d3da:	68fb      	ldr	r3, [r7, #12]
3418d3dc:	681b      	ldr	r3, [r3, #0]
3418d3de:	4618      	mov	r0, r3
3418d3e0:	f7fe fce4 	bl	3418bdac <HAL_XSPI_Abort>
  }
  return retr;
3418d3e4:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
}
3418d3e8:	4618      	mov	r0, r3
3418d3ea:	3760      	adds	r7, #96	@ 0x60
3418d3ec:	46bd      	mov	sp, r7
3418d3ee:	bd80      	pop	{r7, pc}

3418d3f0 <SAL_XSPI_GetId>:

HAL_StatusTypeDef SAL_XSPI_GetId(SAL_XSPI_ObjectTypeDef *SalXspi, uint8_t *Data, uint32_t DataSize)
{
3418d3f0:	b580      	push	{r7, lr}
3418d3f2:	b098      	sub	sp, #96	@ 0x60
3418d3f4:	af00      	add	r7, sp, #0
3418d3f6:	60f8      	str	r0, [r7, #12]
3418d3f8:	60b9      	str	r1, [r7, #8]
3418d3fa:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef retr;
  XSPI_RegularCmdTypeDef s_command = SalXspi->Commandbase;
3418d3fc:	68fb      	ldr	r3, [r7, #12]
3418d3fe:	f107 0010 	add.w	r0, r7, #16
3418d402:	3304      	adds	r3, #4
3418d404:	224c      	movs	r2, #76	@ 0x4c
3418d406:	4619      	mov	r1, r3
3418d408:	f002 fb7c 	bl	3418fb04 <memcpy>

  /* Initialize the Read ID command */
  s_command.Instruction = XSPI_FormatCommand(SalXspi->CommandExtension, s_command.InstructionWidth,
3418d40c:	68fb      	ldr	r3, [r7, #12]
3418d40e:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
3418d412:	6a39      	ldr	r1, [r7, #32]
3418d414:	229f      	movs	r2, #159	@ 0x9f
3418d416:	4618      	mov	r0, r3
3418d418:	f000 fbee 	bl	3418dbf8 <XSPI_FormatCommand>
3418d41c:	4603      	mov	r3, r0
3418d41e:	61bb      	str	r3, [r7, #24]
                                             EXTMEM_READ_JEDEC_ID_SPI_COMMAND);

  s_command.DataLength  = DataSize;
3418d420:	687b      	ldr	r3, [r7, #4]
3418d422:	64fb      	str	r3, [r7, #76]	@ 0x4c

  if  (s_command.InstructionMode == HAL_XSPI_INSTRUCTION_1_LINE)
3418d424:	69fb      	ldr	r3, [r7, #28]
3418d426:	2b01      	cmp	r3, #1
3418d428:	d107      	bne.n	3418d43a <SAL_XSPI_GetId+0x4a>
  {
    s_command.AddressMode       = HAL_XSPI_ADDRESS_NONE;
3418d42a:	2300      	movs	r3, #0
3418d42c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    s_command.DummyCycles       = 0;
3418d42e:	2300      	movs	r3, #0
3418d430:	657b      	str	r3, [r7, #84]	@ 0x54
    /* this behavior is linked with micron memory to read ID in 1S8S8S */
    s_command.DataMode = HAL_XSPI_DATA_1_LINE;
3418d432:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
3418d436:	64bb      	str	r3, [r7, #72]	@ 0x48
3418d438:	e030      	b.n	3418d49c <SAL_XSPI_GetId+0xac>
  }
  else if  (s_command.InstructionMode == HAL_XSPI_INSTRUCTION_4_LINES)
3418d43a:	69fb      	ldr	r3, [r7, #28]
3418d43c:	2b03      	cmp	r3, #3
3418d43e:	d107      	bne.n	3418d450 <SAL_XSPI_GetId+0x60>
  {
    s_command.AddressMode       = HAL_XSPI_ADDRESS_NONE;
3418d440:	2300      	movs	r3, #0
3418d442:	62fb      	str	r3, [r7, #44]	@ 0x2c
    s_command.DummyCycles       = 0;
3418d444:	2300      	movs	r3, #0
3418d446:	657b      	str	r3, [r7, #84]	@ 0x54
    /* this behavior is linked with ISSI memory to read ID in 4S4S4S */
    s_command.DataMode          = HAL_XSPI_DATA_4_LINES;
3418d448:	f04f 7340 	mov.w	r3, #50331648	@ 0x3000000
3418d44c:	64bb      	str	r3, [r7, #72]	@ 0x48
3418d44e:	e025      	b.n	3418d49c <SAL_XSPI_GetId+0xac>
  }
  else if  (s_command.InstructionMode == HAL_XSPI_INSTRUCTION_8_LINES)
3418d450:	69fb      	ldr	r3, [r7, #28]
3418d452:	2b04      	cmp	r3, #4
3418d454:	d11e      	bne.n	3418d494 <SAL_XSPI_GetId+0xa4>
  {
    s_command.Address = 0;
3418d456:	2300      	movs	r3, #0
3418d458:	62bb      	str	r3, [r7, #40]	@ 0x28

    /* Specific case for Macronix memories : RDID is not Data DTR  */
    if ((Data[0] == 0xC2) && (s_command.DataDTRMode == HAL_XSPI_DATA_DTR_ENABLE))
3418d45a:	68bb      	ldr	r3, [r7, #8]
3418d45c:	781b      	ldrb	r3, [r3, #0]
3418d45e:	2bc2      	cmp	r3, #194	@ 0xc2
3418d460:	d108      	bne.n	3418d474 <SAL_XSPI_GetId+0x84>
3418d462:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
3418d464:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
3418d468:	d104      	bne.n	3418d474 <SAL_XSPI_GetId+0x84>
    {
      s_command.DummyCycles       = 4;
3418d46a:	2304      	movs	r3, #4
3418d46c:	657b      	str	r3, [r7, #84]	@ 0x54
      s_command.DataDTRMode       = HAL_XSPI_DATA_DTR_DISABLE;
3418d46e:	2300      	movs	r3, #0
3418d470:	653b      	str	r3, [r7, #80]	@ 0x50
3418d472:	e013      	b.n	3418d49c <SAL_XSPI_GetId+0xac>
    }
    /* Specific case for GigaDevice memories : RDID has no address even in Octal mode  */
    else if ((Data[0] == 0xC8) && (s_command.DataDTRMode == HAL_XSPI_DATA_DTR_ENABLE))
3418d474:	68bb      	ldr	r3, [r7, #8]
3418d476:	781b      	ldrb	r3, [r3, #0]
3418d478:	2bc8      	cmp	r3, #200	@ 0xc8
3418d47a:	d108      	bne.n	3418d48e <SAL_XSPI_GetId+0x9e>
3418d47c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
3418d47e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
3418d482:	d104      	bne.n	3418d48e <SAL_XSPI_GetId+0x9e>
    {
      s_command.DummyCycles       = 8;
3418d484:	2308      	movs	r3, #8
3418d486:	657b      	str	r3, [r7, #84]	@ 0x54
      s_command.AddressMode       = HAL_XSPI_ADDRESS_NONE;
3418d488:	2300      	movs	r3, #0
3418d48a:	62fb      	str	r3, [r7, #44]	@ 0x2c
3418d48c:	e006      	b.n	3418d49c <SAL_XSPI_GetId+0xac>
    }
    else
    {
      s_command.DummyCycles = 8;
3418d48e:	2308      	movs	r3, #8
3418d490:	657b      	str	r3, [r7, #84]	@ 0x54
3418d492:	e003      	b.n	3418d49c <SAL_XSPI_GetId+0xac>
    }
    /* Required behavior to be confirmed on the other memories */
  }
  else
  {
    s_command.Address = 0;
3418d494:	2300      	movs	r3, #0
3418d496:	62bb      	str	r3, [r7, #40]	@ 0x28
    s_command.DummyCycles = 8;
3418d498:	2308      	movs	r3, #8
3418d49a:	657b      	str	r3, [r7, #84]	@ 0x54
  }

  /* Configure the command */
  retr = HAL_XSPI_Command(SalXspi->hxspi, &s_command, SAL_XSPI_TIMEOUT_DEFAULT_VALUE);
3418d49c:	68fb      	ldr	r3, [r7, #12]
3418d49e:	681b      	ldr	r3, [r3, #0]
3418d4a0:	f107 0110 	add.w	r1, r7, #16
3418d4a4:	2264      	movs	r2, #100	@ 0x64
3418d4a6:	4618      	mov	r0, r3
3418d4a8:	f7fe f9e4 	bl	3418b874 <HAL_XSPI_Command>
3418d4ac:	4603      	mov	r3, r0
3418d4ae:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
  if ( retr  != HAL_OK)
3418d4b2:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
3418d4b6:	2b00      	cmp	r3, #0
3418d4b8:	d10a      	bne.n	3418d4d0 <SAL_XSPI_GetId+0xe0>
  {
    goto error;
  }

  /* Reception of the data */
  retr = HAL_XSPI_Receive(SalXspi->hxspi, Data, SAL_XSPI_TIMEOUT_DEFAULT_VALUE);
3418d4ba:	68fb      	ldr	r3, [r7, #12]
3418d4bc:	681b      	ldr	r3, [r3, #0]
3418d4be:	2264      	movs	r2, #100	@ 0x64
3418d4c0:	68b9      	ldr	r1, [r7, #8]
3418d4c2:	4618      	mov	r0, r3
3418d4c4:	f7fe fad9 	bl	3418ba7a <HAL_XSPI_Receive>
3418d4c8:	4603      	mov	r3, r0
3418d4ca:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
3418d4ce:	e000      	b.n	3418d4d2 <SAL_XSPI_GetId+0xe2>
    goto error;
3418d4d0:	bf00      	nop

error:
  if (retr != HAL_OK )
3418d4d2:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
3418d4d6:	2b00      	cmp	r3, #0
3418d4d8:	d004      	beq.n	3418d4e4 <SAL_XSPI_GetId+0xf4>
  {
    /* abort any ongoing transaction for the next action */
    (void)HAL_XSPI_Abort(SalXspi->hxspi);
3418d4da:	68fb      	ldr	r3, [r7, #12]
3418d4dc:	681b      	ldr	r3, [r3, #0]
3418d4de:	4618      	mov	r0, r3
3418d4e0:	f7fe fc64 	bl	3418bdac <HAL_XSPI_Abort>
  }
  return retr;
3418d4e4:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
}
3418d4e8:	4618      	mov	r0, r3
3418d4ea:	3760      	adds	r7, #96	@ 0x60
3418d4ec:	46bd      	mov	sp, r7
3418d4ee:	bd80      	pop	{r7, pc}

3418d4f0 <SAL_XSPI_Read>:

HAL_StatusTypeDef SAL_XSPI_Read(SAL_XSPI_ObjectTypeDef *SalXspi, uint8_t Command, uint32_t Address, uint8_t *Data, uint32_t DataSize)
{
3418d4f0:	b580      	push	{r7, lr}
3418d4f2:	b098      	sub	sp, #96	@ 0x60
3418d4f4:	af00      	add	r7, sp, #0
3418d4f6:	60f8      	str	r0, [r7, #12]
3418d4f8:	607a      	str	r2, [r7, #4]
3418d4fa:	603b      	str	r3, [r7, #0]
3418d4fc:	460b      	mov	r3, r1
3418d4fe:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef retr;
  XSPI_RegularCmdTypeDef s_command = SalXspi->Commandbase;
3418d500:	68fb      	ldr	r3, [r7, #12]
3418d502:	f107 0010 	add.w	r0, r7, #16
3418d506:	3304      	adds	r3, #4
3418d508:	224c      	movs	r2, #76	@ 0x4c
3418d50a:	4619      	mov	r1, r3
3418d50c:	f002 fafa 	bl	3418fb04 <memcpy>

  /* Initialize the read ID command */
  s_command.Instruction = XSPI_FormatCommand(SalXspi->CommandExtension, s_command.InstructionWidth, Command);
3418d510:	68fb      	ldr	r3, [r7, #12]
3418d512:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
3418d516:	6a39      	ldr	r1, [r7, #32]
3418d518:	7afa      	ldrb	r2, [r7, #11]
3418d51a:	4618      	mov	r0, r3
3418d51c:	f000 fb6c 	bl	3418dbf8 <XSPI_FormatCommand>
3418d520:	4603      	mov	r3, r0
3418d522:	61bb      	str	r3, [r7, #24]

  s_command.Address           = Address;
3418d524:	687b      	ldr	r3, [r7, #4]
3418d526:	62bb      	str	r3, [r7, #40]	@ 0x28
  s_command.DataLength        = DataSize;
3418d528:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
3418d52a:	64fb      	str	r3, [r7, #76]	@ 0x4c

  /* DTR management for single/dual/quad */
  switch(SalXspi->PhyLink)
3418d52c:	68fb      	ldr	r3, [r7, #12]
3418d52e:	f893 3052 	ldrb.w	r3, [r3, #82]	@ 0x52
3418d532:	2b05      	cmp	r3, #5
3418d534:	d006      	beq.n	3418d544 <SAL_XSPI_Read+0x54>
3418d536:	2b05      	cmp	r3, #5
3418d538:	dc1a      	bgt.n	3418d570 <SAL_XSPI_Read+0x80>
3418d53a:	2b01      	cmp	r3, #1
3418d53c:	d014      	beq.n	3418d568 <SAL_XSPI_Read+0x78>
3418d53e:	2b02      	cmp	r3, #2
3418d540:	d00b      	beq.n	3418d55a <SAL_XSPI_Read+0x6a>
     s_command.DataMode       = HAL_XSPI_DATA_2_LINES;
   break;
   }
   default :{
     /* keep default parameters */
   break;
3418d542:	e015      	b.n	3418d570 <SAL_XSPI_Read+0x80>
     s_command.AddressDTRMode = HAL_XSPI_ADDRESS_DTR_ENABLE;
3418d544:	f44f 6300 	mov.w	r3, #2048	@ 0x800
3418d548:	637b      	str	r3, [r7, #52]	@ 0x34
     s_command.DataDTRMode    = HAL_XSPI_DATA_DTR_ENABLE;
3418d54a:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
3418d54e:	653b      	str	r3, [r7, #80]	@ 0x50
     s_command.DummyCycles    = SalXspi->DTRDummyCycle;
3418d550:	68fb      	ldr	r3, [r7, #12]
3418d552:	f893 3053 	ldrb.w	r3, [r3, #83]	@ 0x53
3418d556:	657b      	str	r3, [r7, #84]	@ 0x54
   break;
3418d558:	e00b      	b.n	3418d572 <SAL_XSPI_Read+0x82>
     s_command.AddressMode    = HAL_XSPI_ADDRESS_2_LINES;
3418d55a:	f44f 7300 	mov.w	r3, #512	@ 0x200
3418d55e:	62fb      	str	r3, [r7, #44]	@ 0x2c
     s_command.DataMode       = HAL_XSPI_DATA_2_LINES;
3418d560:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
3418d564:	64bb      	str	r3, [r7, #72]	@ 0x48
   break;
3418d566:	e004      	b.n	3418d572 <SAL_XSPI_Read+0x82>
     s_command.DataMode       = HAL_XSPI_DATA_2_LINES;
3418d568:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
3418d56c:	64bb      	str	r3, [r7, #72]	@ 0x48
   break;
3418d56e:	e000      	b.n	3418d572 <SAL_XSPI_Read+0x82>
   break;
3418d570:	bf00      	nop
   }
  }

  /* Configure the command */
  retr = HAL_XSPI_Command(SalXspi->hxspi, &s_command, SAL_XSPI_TIMEOUT_DEFAULT_VALUE);
3418d572:	68fb      	ldr	r3, [r7, #12]
3418d574:	681b      	ldr	r3, [r3, #0]
3418d576:	f107 0110 	add.w	r1, r7, #16
3418d57a:	2264      	movs	r2, #100	@ 0x64
3418d57c:	4618      	mov	r0, r3
3418d57e:	f7fe f979 	bl	3418b874 <HAL_XSPI_Command>
3418d582:	4603      	mov	r3, r0
3418d584:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
  if (retr  != HAL_OK)
3418d588:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
3418d58c:	2b00      	cmp	r3, #0
3418d58e:	d107      	bne.n	3418d5a0 <SAL_XSPI_Read+0xb0>
  {
    goto error;
  }

  /* read the data */
  retr = XSPI_Receive(SalXspi, Data);
3418d590:	6839      	ldr	r1, [r7, #0]
3418d592:	68f8      	ldr	r0, [r7, #12]
3418d594:	f000 fb6c 	bl	3418dc70 <XSPI_Receive>
3418d598:	4603      	mov	r3, r0
3418d59a:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
3418d59e:	e000      	b.n	3418d5a2 <SAL_XSPI_Read+0xb2>
    goto error;
3418d5a0:	bf00      	nop

error:
  if (retr != HAL_OK )
3418d5a2:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
3418d5a6:	2b00      	cmp	r3, #0
3418d5a8:	d004      	beq.n	3418d5b4 <SAL_XSPI_Read+0xc4>
  {
    /* abort any ongoing transaction for the next action */
    (void)HAL_XSPI_Abort(SalXspi->hxspi);
3418d5aa:	68fb      	ldr	r3, [r7, #12]
3418d5ac:	681b      	ldr	r3, [r3, #0]
3418d5ae:	4618      	mov	r0, r3
3418d5b0:	f7fe fbfc 	bl	3418bdac <HAL_XSPI_Abort>
  }
  return retr;
3418d5b4:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
}
3418d5b8:	4618      	mov	r0, r3
3418d5ba:	3760      	adds	r7, #96	@ 0x60
3418d5bc:	46bd      	mov	sp, r7
3418d5be:	bd80      	pop	{r7, pc}

3418d5c0 <SAL_XSPI_Write>:

HAL_StatusTypeDef SAL_XSPI_Write(SAL_XSPI_ObjectTypeDef *SalXspi, uint8_t Command, uint32_t Address, const uint8_t *Data, uint32_t DataSize)
{
3418d5c0:	b580      	push	{r7, lr}
3418d5c2:	b098      	sub	sp, #96	@ 0x60
3418d5c4:	af00      	add	r7, sp, #0
3418d5c6:	60f8      	str	r0, [r7, #12]
3418d5c8:	607a      	str	r2, [r7, #4]
3418d5ca:	603b      	str	r3, [r7, #0]
3418d5cc:	460b      	mov	r3, r1
3418d5ce:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef retr;
  XSPI_RegularCmdTypeDef s_command = SalXspi->Commandbase;
3418d5d0:	68fb      	ldr	r3, [r7, #12]
3418d5d2:	f107 0010 	add.w	r0, r7, #16
3418d5d6:	3304      	adds	r3, #4
3418d5d8:	224c      	movs	r2, #76	@ 0x4c
3418d5da:	4619      	mov	r1, r3
3418d5dc:	f002 fa92 	bl	3418fb04 <memcpy>

  /* Initialize the read ID command */
  s_command.Instruction = XSPI_FormatCommand(SalXspi->CommandExtension, s_command.InstructionWidth, Command);
3418d5e0:	68fb      	ldr	r3, [r7, #12]
3418d5e2:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
3418d5e6:	6a39      	ldr	r1, [r7, #32]
3418d5e8:	7afa      	ldrb	r2, [r7, #11]
3418d5ea:	4618      	mov	r0, r3
3418d5ec:	f000 fb04 	bl	3418dbf8 <XSPI_FormatCommand>
3418d5f0:	4603      	mov	r3, r0
3418d5f2:	61bb      	str	r3, [r7, #24]

  s_command.Address           = Address;
3418d5f4:	687b      	ldr	r3, [r7, #4]
3418d5f6:	62bb      	str	r3, [r7, #40]	@ 0x28
  s_command.DataLength        = DataSize;
3418d5f8:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
3418d5fa:	64fb      	str	r3, [r7, #76]	@ 0x4c
  s_command.DummyCycles       = 0u;
3418d5fc:	2300      	movs	r3, #0
3418d5fe:	657b      	str	r3, [r7, #84]	@ 0x54
  s_command.DQSMode           = HAL_XSPI_DQS_DISABLE;
3418d600:	2300      	movs	r3, #0
3418d602:	65bb      	str	r3, [r7, #88]	@ 0x58

  /* Configure the command */
  retr = HAL_XSPI_Command(SalXspi->hxspi, &s_command, SAL_XSPI_TIMEOUT_DEFAULT_VALUE);
3418d604:	68fb      	ldr	r3, [r7, #12]
3418d606:	681b      	ldr	r3, [r3, #0]
3418d608:	f107 0110 	add.w	r1, r7, #16
3418d60c:	2264      	movs	r2, #100	@ 0x64
3418d60e:	4618      	mov	r0, r3
3418d610:	f7fe f930 	bl	3418b874 <HAL_XSPI_Command>
3418d614:	4603      	mov	r3, r0
3418d616:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
  if (HAL_OK != retr)
3418d61a:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
3418d61e:	2b00      	cmp	r3, #0
3418d620:	d107      	bne.n	3418d632 <SAL_XSPI_Write+0x72>
  {
    goto error;
  }

  /* transmit data */
  retr = XSPI_Transmit(SalXspi, Data);
3418d622:	6839      	ldr	r1, [r7, #0]
3418d624:	68f8      	ldr	r0, [r7, #12]
3418d626:	f000 fb10 	bl	3418dc4a <XSPI_Transmit>
3418d62a:	4603      	mov	r3, r0
3418d62c:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
3418d630:	e000      	b.n	3418d634 <SAL_XSPI_Write+0x74>
    goto error;
3418d632:	bf00      	nop

error:
  if (retr != HAL_OK )
3418d634:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
3418d638:	2b00      	cmp	r3, #0
3418d63a:	d004      	beq.n	3418d646 <SAL_XSPI_Write+0x86>
  {
    /* abort any ongoing transaction for the next action */
    (void)HAL_XSPI_Abort(SalXspi->hxspi);
3418d63c:	68fb      	ldr	r3, [r7, #12]
3418d63e:	681b      	ldr	r3, [r3, #0]
3418d640:	4618      	mov	r0, r3
3418d642:	f7fe fbb3 	bl	3418bdac <HAL_XSPI_Abort>
  }
  return retr;
3418d646:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
}
3418d64a:	4618      	mov	r0, r3
3418d64c:	3760      	adds	r7, #96	@ 0x60
3418d64e:	46bd      	mov	sp, r7
3418d650:	bd80      	pop	{r7, pc}

3418d652 <SAL_XSPI_CommandSendAddress>:

HAL_StatusTypeDef SAL_XSPI_CommandSendAddress(SAL_XSPI_ObjectTypeDef *SalXspi, uint8_t Command,
                                       uint32_t Address)
{
3418d652:	b580      	push	{r7, lr}
3418d654:	b098      	sub	sp, #96	@ 0x60
3418d656:	af00      	add	r7, sp, #0
3418d658:	60f8      	str	r0, [r7, #12]
3418d65a:	460b      	mov	r3, r1
3418d65c:	607a      	str	r2, [r7, #4]
3418d65e:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef retr;
  XSPI_RegularCmdTypeDef s_command = SalXspi->Commandbase;
3418d660:	68fb      	ldr	r3, [r7, #12]
3418d662:	f107 0010 	add.w	r0, r7, #16
3418d666:	3304      	adds	r3, #4
3418d668:	224c      	movs	r2, #76	@ 0x4c
3418d66a:	4619      	mov	r1, r3
3418d66c:	f002 fa4a 	bl	3418fb04 <memcpy>

  /* Initialize the writing of status register */
  s_command.Instruction = XSPI_FormatCommand(SalXspi->CommandExtension, s_command.InstructionWidth, Command);
3418d670:	68fb      	ldr	r3, [r7, #12]
3418d672:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
3418d676:	6a39      	ldr	r1, [r7, #32]
3418d678:	7afa      	ldrb	r2, [r7, #11]
3418d67a:	4618      	mov	r0, r3
3418d67c:	f000 fabc 	bl	3418dbf8 <XSPI_FormatCommand>
3418d680:	4603      	mov	r3, r0
3418d682:	61bb      	str	r3, [r7, #24]

  if (s_command.InstructionMode == HAL_XSPI_INSTRUCTION_1_LINE)
3418d684:	69fb      	ldr	r3, [r7, #28]
3418d686:	2b01      	cmp	r3, #1
3418d688:	d102      	bne.n	3418d690 <SAL_XSPI_CommandSendAddress+0x3e>
  {
    s_command.AddressMode = HAL_XSPI_ADDRESS_1_LINE;
3418d68a:	f44f 7380 	mov.w	r3, #256	@ 0x100
3418d68e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }

  s_command.Address           = Address;
3418d690:	687b      	ldr	r3, [r7, #4]
3418d692:	62bb      	str	r3, [r7, #40]	@ 0x28
  s_command.DummyCycles       = 0U;
3418d694:	2300      	movs	r3, #0
3418d696:	657b      	str	r3, [r7, #84]	@ 0x54
  s_command.DataMode          = HAL_XSPI_DATA_NONE;
3418d698:	2300      	movs	r3, #0
3418d69a:	64bb      	str	r3, [r7, #72]	@ 0x48
  s_command.DQSMode           = HAL_XSPI_DQS_DISABLE;
3418d69c:	2300      	movs	r3, #0
3418d69e:	65bb      	str	r3, [r7, #88]	@ 0x58

  /* Send the command */
  retr = HAL_XSPI_Command(SalXspi->hxspi, &s_command, SAL_XSPI_TIMEOUT_DEFAULT_VALUE);
3418d6a0:	68fb      	ldr	r3, [r7, #12]
3418d6a2:	681b      	ldr	r3, [r3, #0]
3418d6a4:	f107 0110 	add.w	r1, r7, #16
3418d6a8:	2264      	movs	r2, #100	@ 0x64
3418d6aa:	4618      	mov	r0, r3
3418d6ac:	f7fe f8e2 	bl	3418b874 <HAL_XSPI_Command>
3418d6b0:	4603      	mov	r3, r0
3418d6b2:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
  if (retr != HAL_OK )
3418d6b6:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
3418d6ba:	2b00      	cmp	r3, #0
3418d6bc:	d004      	beq.n	3418d6c8 <SAL_XSPI_CommandSendAddress+0x76>
  {
    /* abort any ongoing transaction for the next action */
    (void)HAL_XSPI_Abort(SalXspi->hxspi);
3418d6be:	68fb      	ldr	r3, [r7, #12]
3418d6c0:	681b      	ldr	r3, [r3, #0]
3418d6c2:	4618      	mov	r0, r3
3418d6c4:	f7fe fb72 	bl	3418bdac <HAL_XSPI_Abort>
  }
  return retr;
3418d6c8:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
}
3418d6cc:	4618      	mov	r0, r3
3418d6ce:	3760      	adds	r7, #96	@ 0x60
3418d6d0:	46bd      	mov	sp, r7
3418d6d2:	bd80      	pop	{r7, pc}

3418d6d4 <SAL_XSPI_CommandSendData>:

HAL_StatusTypeDef SAL_XSPI_CommandSendData(SAL_XSPI_ObjectTypeDef *SalXspi, uint8_t Command,
                                           uint8_t *Data, uint16_t DataSize)
{
3418d6d4:	b580      	push	{r7, lr}
3418d6d6:	b098      	sub	sp, #96	@ 0x60
3418d6d8:	af00      	add	r7, sp, #0
3418d6da:	60f8      	str	r0, [r7, #12]
3418d6dc:	607a      	str	r2, [r7, #4]
3418d6de:	461a      	mov	r2, r3
3418d6e0:	460b      	mov	r3, r1
3418d6e2:	72fb      	strb	r3, [r7, #11]
3418d6e4:	4613      	mov	r3, r2
3418d6e6:	813b      	strh	r3, [r7, #8]
  XSPI_RegularCmdTypeDef   s_command = SalXspi->Commandbase;
3418d6e8:	68fb      	ldr	r3, [r7, #12]
3418d6ea:	f107 0010 	add.w	r0, r7, #16
3418d6ee:	3304      	adds	r3, #4
3418d6f0:	224c      	movs	r2, #76	@ 0x4c
3418d6f2:	4619      	mov	r1, r3
3418d6f4:	f002 fa06 	bl	3418fb04 <memcpy>
  HAL_StatusTypeDef retr;

  /* Initialize the writing of status register */
  s_command.Instruction = XSPI_FormatCommand(SalXspi->CommandExtension, s_command.InstructionWidth, Command);
3418d6f8:	68fb      	ldr	r3, [r7, #12]
3418d6fa:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
3418d6fe:	6a39      	ldr	r1, [r7, #32]
3418d700:	7afa      	ldrb	r2, [r7, #11]
3418d702:	4618      	mov	r0, r3
3418d704:	f000 fa78 	bl	3418dbf8 <XSPI_FormatCommand>
3418d708:	4603      	mov	r3, r0
3418d70a:	61bb      	str	r3, [r7, #24]

  s_command.AddressMode        = HAL_XSPI_ADDRESS_NONE;
3418d70c:	2300      	movs	r3, #0
3418d70e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  s_command.DummyCycles        = 0U;
3418d710:	2300      	movs	r3, #0
3418d712:	657b      	str	r3, [r7, #84]	@ 0x54
  s_command.DataLength         = DataSize;
3418d714:	893b      	ldrh	r3, [r7, #8]
3418d716:	64fb      	str	r3, [r7, #76]	@ 0x4c
  s_command.DQSMode            = HAL_XSPI_DQS_DISABLE;
3418d718:	2300      	movs	r3, #0
3418d71a:	65bb      	str	r3, [r7, #88]	@ 0x58

  if (DataSize == 0u)
3418d71c:	893b      	ldrh	r3, [r7, #8]
3418d71e:	2b00      	cmp	r3, #0
3418d720:	d101      	bne.n	3418d726 <SAL_XSPI_CommandSendData+0x52>
  {
    s_command.DataMode         = HAL_XSPI_DATA_NONE;
3418d722:	2300      	movs	r3, #0
3418d724:	64bb      	str	r3, [r7, #72]	@ 0x48
  }

  /* Send the command */
  retr = HAL_XSPI_Command(SalXspi->hxspi, &s_command, SAL_XSPI_TIMEOUT_DEFAULT_VALUE);
3418d726:	68fb      	ldr	r3, [r7, #12]
3418d728:	681b      	ldr	r3, [r3, #0]
3418d72a:	f107 0110 	add.w	r1, r7, #16
3418d72e:	2264      	movs	r2, #100	@ 0x64
3418d730:	4618      	mov	r0, r3
3418d732:	f7fe f89f 	bl	3418b874 <HAL_XSPI_Command>
3418d736:	4603      	mov	r3, r0
3418d738:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

  if (( retr == HAL_OK) && (DataSize != 0u))
3418d73c:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
3418d740:	2b00      	cmp	r3, #0
3418d742:	d10c      	bne.n	3418d75e <SAL_XSPI_CommandSendData+0x8a>
3418d744:	893b      	ldrh	r3, [r7, #8]
3418d746:	2b00      	cmp	r3, #0
3418d748:	d009      	beq.n	3418d75e <SAL_XSPI_CommandSendData+0x8a>
  {
    retr = HAL_XSPI_Transmit(SalXspi->hxspi, Data, SAL_XSPI_TIMEOUT_DEFAULT_VALUE);
3418d74a:	68fb      	ldr	r3, [r7, #12]
3418d74c:	681b      	ldr	r3, [r3, #0]
3418d74e:	2264      	movs	r2, #100	@ 0x64
3418d750:	6879      	ldr	r1, [r7, #4]
3418d752:	4618      	mov	r0, r3
3418d754:	f7fe f91e 	bl	3418b994 <HAL_XSPI_Transmit>
3418d758:	4603      	mov	r3, r0
3418d75a:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
  }

  if (retr != HAL_OK )
3418d75e:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
3418d762:	2b00      	cmp	r3, #0
3418d764:	d004      	beq.n	3418d770 <SAL_XSPI_CommandSendData+0x9c>
  {
    /* abort any ongoing transaction for the next action */
    (void)HAL_XSPI_Abort(SalXspi->hxspi);
3418d766:	68fb      	ldr	r3, [r7, #12]
3418d768:	681b      	ldr	r3, [r3, #0]
3418d76a:	4618      	mov	r0, r3
3418d76c:	f7fe fb1e 	bl	3418bdac <HAL_XSPI_Abort>
  }
  return retr;
3418d770:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
}
3418d774:	4618      	mov	r0, r3
3418d776:	3760      	adds	r7, #96	@ 0x60
3418d778:	46bd      	mov	sp, r7
3418d77a:	bd80      	pop	{r7, pc}

3418d77c <SAL_XSPI_SendReadCommand>:

HAL_StatusTypeDef SAL_XSPI_SendReadCommand(SAL_XSPI_ObjectTypeDef *SalXspi, uint8_t Command,
                                           uint8_t *Data, uint16_t DataSize)
{
3418d77c:	b580      	push	{r7, lr}
3418d77e:	b098      	sub	sp, #96	@ 0x60
3418d780:	af00      	add	r7, sp, #0
3418d782:	60f8      	str	r0, [r7, #12]
3418d784:	607a      	str	r2, [r7, #4]
3418d786:	461a      	mov	r2, r3
3418d788:	460b      	mov	r3, r1
3418d78a:	72fb      	strb	r3, [r7, #11]
3418d78c:	4613      	mov	r3, r2
3418d78e:	813b      	strh	r3, [r7, #8]
  XSPI_RegularCmdTypeDef   s_command = SalXspi->Commandbase;
3418d790:	68fb      	ldr	r3, [r7, #12]
3418d792:	f107 0010 	add.w	r0, r7, #16
3418d796:	3304      	adds	r3, #4
3418d798:	224c      	movs	r2, #76	@ 0x4c
3418d79a:	4619      	mov	r1, r3
3418d79c:	f002 f9b2 	bl	3418fb04 <memcpy>
  HAL_StatusTypeDef retr;

  /* Initialize the reading of status register */
  s_command.Instruction = XSPI_FormatCommand(SalXspi->CommandExtension, s_command.InstructionWidth, Command);
3418d7a0:	68fb      	ldr	r3, [r7, #12]
3418d7a2:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
3418d7a6:	6a39      	ldr	r1, [r7, #32]
3418d7a8:	7afa      	ldrb	r2, [r7, #11]
3418d7aa:	4618      	mov	r0, r3
3418d7ac:	f000 fa24 	bl	3418dbf8 <XSPI_FormatCommand>
3418d7b0:	4603      	mov	r3, r0
3418d7b2:	61bb      	str	r3, [r7, #24]

  s_command.AddressMode        = HAL_XSPI_ADDRESS_NONE;
3418d7b4:	2300      	movs	r3, #0
3418d7b6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  s_command.DummyCycles        = 0u;
3418d7b8:	2300      	movs	r3, #0
3418d7ba:	657b      	str	r3, [r7, #84]	@ 0x54
  s_command.DataLength         = DataSize;
3418d7bc:	893b      	ldrh	r3, [r7, #8]
3418d7be:	64fb      	str	r3, [r7, #76]	@ 0x4c
  s_command.DQSMode            = HAL_XSPI_DQS_DISABLE;
3418d7c0:	2300      	movs	r3, #0
3418d7c2:	65bb      	str	r3, [r7, #88]	@ 0x58

  if (DataSize == 0u)
3418d7c4:	893b      	ldrh	r3, [r7, #8]
3418d7c6:	2b00      	cmp	r3, #0
3418d7c8:	d101      	bne.n	3418d7ce <SAL_XSPI_SendReadCommand+0x52>
  {
    s_command.DataMode         = HAL_XSPI_DATA_NONE;
3418d7ca:	2300      	movs	r3, #0
3418d7cc:	64bb      	str	r3, [r7, #72]	@ 0x48
  }

  /* Send the command */
  retr = HAL_XSPI_Command(SalXspi->hxspi, &s_command, SAL_XSPI_TIMEOUT_DEFAULT_VALUE);
3418d7ce:	68fb      	ldr	r3, [r7, #12]
3418d7d0:	681b      	ldr	r3, [r3, #0]
3418d7d2:	f107 0110 	add.w	r1, r7, #16
3418d7d6:	2264      	movs	r2, #100	@ 0x64
3418d7d8:	4618      	mov	r0, r3
3418d7da:	f7fe f84b 	bl	3418b874 <HAL_XSPI_Command>
3418d7de:	4603      	mov	r3, r0
3418d7e0:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

  if (( retr == HAL_OK) && (DataSize != 0u))
3418d7e4:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
3418d7e8:	2b00      	cmp	r3, #0
3418d7ea:	d10c      	bne.n	3418d806 <SAL_XSPI_SendReadCommand+0x8a>
3418d7ec:	893b      	ldrh	r3, [r7, #8]
3418d7ee:	2b00      	cmp	r3, #0
3418d7f0:	d009      	beq.n	3418d806 <SAL_XSPI_SendReadCommand+0x8a>
  {
    /* Get the data */
    retr = HAL_XSPI_Receive(SalXspi->hxspi, Data, SAL_XSPI_TIMEOUT_DEFAULT_VALUE);
3418d7f2:	68fb      	ldr	r3, [r7, #12]
3418d7f4:	681b      	ldr	r3, [r3, #0]
3418d7f6:	2264      	movs	r2, #100	@ 0x64
3418d7f8:	6879      	ldr	r1, [r7, #4]
3418d7fa:	4618      	mov	r0, r3
3418d7fc:	f7fe f93d 	bl	3418ba7a <HAL_XSPI_Receive>
3418d800:	4603      	mov	r3, r0
3418d802:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
  }

  if (retr != HAL_OK )
3418d806:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
3418d80a:	2b00      	cmp	r3, #0
3418d80c:	d004      	beq.n	3418d818 <SAL_XSPI_SendReadCommand+0x9c>
  {
    /* abort any ongoing transaction for the next action */
    (void)HAL_XSPI_Abort(SalXspi->hxspi);
3418d80e:	68fb      	ldr	r3, [r7, #12]
3418d810:	681b      	ldr	r3, [r3, #0]
3418d812:	4618      	mov	r0, r3
3418d814:	f7fe faca 	bl	3418bdac <HAL_XSPI_Abort>
  }
  return retr;
3418d818:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
}
3418d81c:	4618      	mov	r0, r3
3418d81e:	3760      	adds	r7, #96	@ 0x60
3418d820:	46bd      	mov	sp, r7
3418d822:	bd80      	pop	{r7, pc}

3418d824 <SAL_XSPI_CommandSendReadAddress>:

HAL_StatusTypeDef SAL_XSPI_CommandSendReadAddress(SAL_XSPI_ObjectTypeDef *SalXspi, uint8_t Command,
                                                  uint32_t Address, uint8_t *Data, uint16_t DataSize,
                                                  uint8_t ManuId)
{
3418d824:	b580      	push	{r7, lr}
3418d826:	b098      	sub	sp, #96	@ 0x60
3418d828:	af00      	add	r7, sp, #0
3418d82a:	60f8      	str	r0, [r7, #12]
3418d82c:	607a      	str	r2, [r7, #4]
3418d82e:	603b      	str	r3, [r7, #0]
3418d830:	460b      	mov	r3, r1
3418d832:	72fb      	strb	r3, [r7, #11]
  XSPI_RegularCmdTypeDef   s_command = SalXspi->Commandbase;
3418d834:	68fb      	ldr	r3, [r7, #12]
3418d836:	f107 0010 	add.w	r0, r7, #16
3418d83a:	3304      	adds	r3, #4
3418d83c:	224c      	movs	r2, #76	@ 0x4c
3418d83e:	4619      	mov	r1, r3
3418d840:	f002 f960 	bl	3418fb04 <memcpy>
  HAL_StatusTypeDef retr;

  /* Initialize the reading of status register */
  s_command.Instruction = XSPI_FormatCommand(SalXspi->CommandExtension, s_command.InstructionWidth, Command);
3418d844:	68fb      	ldr	r3, [r7, #12]
3418d846:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
3418d84a:	6a39      	ldr	r1, [r7, #32]
3418d84c:	7afa      	ldrb	r2, [r7, #11]
3418d84e:	4618      	mov	r0, r3
3418d850:	f000 f9d2 	bl	3418dbf8 <XSPI_FormatCommand>
3418d854:	4603      	mov	r3, r0
3418d856:	61bb      	str	r3, [r7, #24]

  s_command.Address            = Address;
3418d858:	687b      	ldr	r3, [r7, #4]
3418d85a:	62bb      	str	r3, [r7, #40]	@ 0x28
  s_command.DummyCycles        = SalXspi->SFDPDummyCycle;
3418d85c:	68fb      	ldr	r3, [r7, #12]
3418d85e:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
3418d862:	657b      	str	r3, [r7, #84]	@ 0x54
  s_command.DataLength         = DataSize;
3418d864:	f8b7 3068 	ldrh.w	r3, [r7, #104]	@ 0x68
3418d868:	64fb      	str	r3, [r7, #76]	@ 0x4c
  /* Specific case for Macronix memories : RDID and RDCR are not Data DTR  */
  if ((ManuId == EXTMEM_MANFACTURER_MACRONIX) && (s_command.DataDTRMode == HAL_XSPI_DATA_DTR_ENABLE))
3418d86a:	f897 306c 	ldrb.w	r3, [r7, #108]	@ 0x6c
3418d86e:	2bc2      	cmp	r3, #194	@ 0xc2
3418d870:	d106      	bne.n	3418d880 <SAL_XSPI_CommandSendReadAddress+0x5c>
3418d872:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
3418d874:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
3418d878:	d102      	bne.n	3418d880 <SAL_XSPI_CommandSendReadAddress+0x5c>
  {
    s_command.DataDTRMode      = HAL_XSPI_DATA_DTR_DISABLE;
3418d87a:	2300      	movs	r3, #0
3418d87c:	653b      	str	r3, [r7, #80]	@ 0x50
3418d87e:	e00e      	b.n	3418d89e <SAL_XSPI_CommandSendReadAddress+0x7a>
  }
  /* Specific case for GigaDevice memories : Read Configuration Register are not Data DTR  */
  else if ((ManuId == 0xC8) && (s_command.DataDTRMode == HAL_XSPI_DATA_DTR_ENABLE))
3418d880:	f897 306c 	ldrb.w	r3, [r7, #108]	@ 0x6c
3418d884:	2bc8      	cmp	r3, #200	@ 0xc8
3418d886:	d108      	bne.n	3418d89a <SAL_XSPI_CommandSendReadAddress+0x76>
3418d888:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
3418d88a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
3418d88e:	d104      	bne.n	3418d89a <SAL_XSPI_CommandSendReadAddress+0x76>
  {
    s_command.DataDTRMode      = HAL_XSPI_DATA_DTR_DISABLE;
3418d890:	2300      	movs	r3, #0
3418d892:	653b      	str	r3, [r7, #80]	@ 0x50
    s_command.DQSMode          = HAL_XSPI_DQS_DISABLE;
3418d894:	2300      	movs	r3, #0
3418d896:	65bb      	str	r3, [r7, #88]	@ 0x58
3418d898:	e001      	b.n	3418d89e <SAL_XSPI_CommandSendReadAddress+0x7a>
  }
  else
  {
    s_command.DQSMode          = HAL_XSPI_DQS_DISABLE;
3418d89a:	2300      	movs	r3, #0
3418d89c:	65bb      	str	r3, [r7, #88]	@ 0x58
  }

  /* Send the command */
  retr = HAL_XSPI_Command(SalXspi->hxspi, &s_command, SAL_XSPI_TIMEOUT_DEFAULT_VALUE);
3418d89e:	68fb      	ldr	r3, [r7, #12]
3418d8a0:	681b      	ldr	r3, [r3, #0]
3418d8a2:	f107 0110 	add.w	r1, r7, #16
3418d8a6:	2264      	movs	r2, #100	@ 0x64
3418d8a8:	4618      	mov	r0, r3
3418d8aa:	f7fd ffe3 	bl	3418b874 <HAL_XSPI_Command>
3418d8ae:	4603      	mov	r3, r0
3418d8b0:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

  if ( retr == HAL_OK)
3418d8b4:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
3418d8b8:	2b00      	cmp	r3, #0
3418d8ba:	d109      	bne.n	3418d8d0 <SAL_XSPI_CommandSendReadAddress+0xac>
  {
    /* Get the data */
    retr = HAL_XSPI_Receive(SalXspi->hxspi, Data, SAL_XSPI_TIMEOUT_DEFAULT_VALUE);
3418d8bc:	68fb      	ldr	r3, [r7, #12]
3418d8be:	681b      	ldr	r3, [r3, #0]
3418d8c0:	2264      	movs	r2, #100	@ 0x64
3418d8c2:	6839      	ldr	r1, [r7, #0]
3418d8c4:	4618      	mov	r0, r3
3418d8c6:	f7fe f8d8 	bl	3418ba7a <HAL_XSPI_Receive>
3418d8ca:	4603      	mov	r3, r0
3418d8cc:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
  }

  if (retr != HAL_OK )
3418d8d0:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
3418d8d4:	2b00      	cmp	r3, #0
3418d8d6:	d004      	beq.n	3418d8e2 <SAL_XSPI_CommandSendReadAddress+0xbe>
  {
    /* abort any ongoing transaction for the next action */
    (void)HAL_XSPI_Abort(SalXspi->hxspi);
3418d8d8:	68fb      	ldr	r3, [r7, #12]
3418d8da:	681b      	ldr	r3, [r3, #0]
3418d8dc:	4618      	mov	r0, r3
3418d8de:	f7fe fa65 	bl	3418bdac <HAL_XSPI_Abort>
  }
  return retr;
3418d8e2:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
}
3418d8e6:	4618      	mov	r0, r3
3418d8e8:	3760      	adds	r7, #96	@ 0x60
3418d8ea:	46bd      	mov	sp, r7
3418d8ec:	bd80      	pop	{r7, pc}

3418d8ee <SAL_XSPI_CheckStatusRegister>:

HAL_StatusTypeDef SAL_XSPI_CheckStatusRegister(SAL_XSPI_ObjectTypeDef *SalXspi, uint8_t Command, uint32_t Address,
                                               uint8_t MatchValue, uint8_t MatchMask, uint8_t ManuId,
                                               uint32_t Timeout)
{
3418d8ee:	b580      	push	{r7, lr}
3418d8f0:	b09e      	sub	sp, #120	@ 0x78
3418d8f2:	af00      	add	r7, sp, #0
3418d8f4:	60f8      	str	r0, [r7, #12]
3418d8f6:	607a      	str	r2, [r7, #4]
3418d8f8:	461a      	mov	r2, r3
3418d8fa:	460b      	mov	r3, r1
3418d8fc:	72fb      	strb	r3, [r7, #11]
3418d8fe:	4613      	mov	r3, r2
3418d900:	72bb      	strb	r3, [r7, #10]
  XSPI_RegularCmdTypeDef s_command = SalXspi->Commandbase;
3418d902:	68fb      	ldr	r3, [r7, #12]
3418d904:	f107 0028 	add.w	r0, r7, #40	@ 0x28
3418d908:	3304      	adds	r3, #4
3418d90a:	224c      	movs	r2, #76	@ 0x4c
3418d90c:	4619      	mov	r1, r3
3418d90e:	f002 f8f9 	bl	3418fb04 <memcpy>
  XSPI_AutoPollingTypeDef  s_config = {
3418d912:	7abb      	ldrb	r3, [r7, #10]
3418d914:	617b      	str	r3, [r7, #20]
3418d916:	f897 3080 	ldrb.w	r3, [r7, #128]	@ 0x80
3418d91a:	61bb      	str	r3, [r7, #24]
3418d91c:	2300      	movs	r3, #0
3418d91e:	61fb      	str	r3, [r7, #28]
3418d920:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
3418d924:	623b      	str	r3, [r7, #32]
3418d926:	2310      	movs	r3, #16
3418d928:	627b      	str	r3, [r7, #36]	@ 0x24
                                       .IntervalTime  = 0x10
                                      };
  HAL_StatusTypeDef retr;

  /* Initialize the reading of status register */
  s_command.Instruction = XSPI_FormatCommand(SalXspi->CommandExtension, s_command.InstructionWidth, Command);
3418d92a:	68fb      	ldr	r3, [r7, #12]
3418d92c:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
3418d930:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
3418d932:	7afa      	ldrb	r2, [r7, #11]
3418d934:	4618      	mov	r0, r3
3418d936:	f000 f95f 	bl	3418dbf8 <XSPI_FormatCommand>
3418d93a:	4603      	mov	r3, r0
3418d93c:	633b      	str	r3, [r7, #48]	@ 0x30

  s_command.DataLength     = 1u;
3418d93e:	2301      	movs	r3, #1
3418d940:	667b      	str	r3, [r7, #100]	@ 0x64
  s_command.DQSMode        = HAL_XSPI_DQS_DISABLE;
3418d942:	2300      	movs	r3, #0
3418d944:	673b      	str	r3, [r7, #112]	@ 0x70

  if (s_command.InstructionMode == HAL_XSPI_INSTRUCTION_1_LINE)
3418d946:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
3418d948:	2b01      	cmp	r3, #1
3418d94a:	d106      	bne.n	3418d95a <SAL_XSPI_CheckStatusRegister+0x6c>
  {
    /* patch cypress to force 1 line on status read */
    s_command.DataMode    = HAL_XSPI_DATA_1_LINE;
3418d94c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
3418d950:	663b      	str	r3, [r7, #96]	@ 0x60
    s_command.AddressMode = HAL_XSPI_DATA_NONE;
3418d952:	2300      	movs	r3, #0
3418d954:	647b      	str	r3, [r7, #68]	@ 0x44
    s_command.DummyCycles = 0u;
3418d956:	2300      	movs	r3, #0
3418d958:	66fb      	str	r3, [r7, #108]	@ 0x6c
  }

  /* @ is used only in 8 LINES format */
  if (s_command.DataMode == HAL_XSPI_DATA_8_LINES)
3418d95a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
3418d95c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
3418d960:	d114      	bne.n	3418d98c <SAL_XSPI_CheckStatusRegister+0x9e>
  {
    /* Specific case for Macronix memories : RDID and RDCR are not Data DTR  */
    if ((ManuId == EXTMEM_MANFACTURER_MACRONIX) && (s_command.DataDTRMode == HAL_XSPI_DATA_DTR_ENABLE))
3418d962:	f897 3084 	ldrb.w	r3, [r7, #132]	@ 0x84
3418d966:	2bc2      	cmp	r3, #194	@ 0xc2
3418d968:	d108      	bne.n	3418d97c <SAL_XSPI_CheckStatusRegister+0x8e>
3418d96a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
3418d96c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
3418d970:	d104      	bne.n	3418d97c <SAL_XSPI_CheckStatusRegister+0x8e>
    {
      s_command.DQSMode        = HAL_XSPI_DQS_ENABLE;
3418d972:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
3418d976:	673b      	str	r3, [r7, #112]	@ 0x70
      s_command.DataDTRMode    = HAL_XSPI_DATA_DTR_DISABLE;
3418d978:	2300      	movs	r3, #0
3418d97a:	66bb      	str	r3, [r7, #104]	@ 0x68
    }
    s_command.AddressMode    = HAL_XSPI_ADDRESS_8_LINES;
3418d97c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
3418d980:	647b      	str	r3, [r7, #68]	@ 0x44
    s_command.AddressWidth   = HAL_XSPI_ADDRESS_32_BITS;
3418d982:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
3418d986:	64bb      	str	r3, [r7, #72]	@ 0x48
    s_command.Address        = Address;
3418d988:	687b      	ldr	r3, [r7, #4]
3418d98a:	643b      	str	r3, [r7, #64]	@ 0x40
  }

  /* Send the command */
  retr = HAL_XSPI_Command(SalXspi->hxspi, &s_command, SAL_XSPI_TIMEOUT_DEFAULT_VALUE);
3418d98c:	68fb      	ldr	r3, [r7, #12]
3418d98e:	681b      	ldr	r3, [r3, #0]
3418d990:	f107 0128 	add.w	r1, r7, #40	@ 0x28
3418d994:	2264      	movs	r2, #100	@ 0x64
3418d996:	4618      	mov	r0, r3
3418d998:	f7fd ff6c 	bl	3418b874 <HAL_XSPI_Command>
3418d99c:	4603      	mov	r3, r0
3418d99e:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
  if ( retr == HAL_OK)
3418d9a2:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
3418d9a6:	2b00      	cmp	r3, #0
3418d9a8:	d10b      	bne.n	3418d9c2 <SAL_XSPI_CheckStatusRegister+0xd4>
  {
    retr = HAL_XSPI_AutoPolling(SalXspi->hxspi, &s_config, Timeout);
3418d9aa:	68fb      	ldr	r3, [r7, #12]
3418d9ac:	681b      	ldr	r3, [r3, #0]
3418d9ae:	f107 0114 	add.w	r1, r7, #20
3418d9b2:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
3418d9b6:	4618      	mov	r0, r3
3418d9b8:	f7fe f902 	bl	3418bbc0 <HAL_XSPI_AutoPolling>
3418d9bc:	4603      	mov	r3, r0
3418d9be:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
    DEBUG_AUTOPOLLING(SalXspi->hxspi->Instance->DR, s_config.MatchValue, s_config.MatchMask)
  }

  if (retr != HAL_OK )
3418d9c2:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
3418d9c6:	2b00      	cmp	r3, #0
3418d9c8:	d004      	beq.n	3418d9d4 <SAL_XSPI_CheckStatusRegister+0xe6>
  {
    /* abort any ongoing transaction for the next action */
    (void)HAL_XSPI_Abort(SalXspi->hxspi);
3418d9ca:	68fb      	ldr	r3, [r7, #12]
3418d9cc:	681b      	ldr	r3, [r3, #0]
3418d9ce:	4618      	mov	r0, r3
3418d9d0:	f7fe f9ec 	bl	3418bdac <HAL_XSPI_Abort>
  }
  /* return status */
  return retr;
3418d9d4:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
}
3418d9d8:	4618      	mov	r0, r3
3418d9da:	3778      	adds	r7, #120	@ 0x78
3418d9dc:	46bd      	mov	sp, r7
3418d9de:	bd80      	pop	{r7, pc}

3418d9e0 <SAL_XSPI_ConfigureWrappMode>:

HAL_StatusTypeDef SAL_XSPI_ConfigureWrappMode(SAL_XSPI_ObjectTypeDef *SalXspi, uint8_t WrapCommand, uint8_t WrapDummy)
{
3418d9e0:	b580      	push	{r7, lr}
3418d9e2:	b096      	sub	sp, #88	@ 0x58
3418d9e4:	af00      	add	r7, sp, #0
3418d9e6:	6078      	str	r0, [r7, #4]
3418d9e8:	460b      	mov	r3, r1
3418d9ea:	70fb      	strb	r3, [r7, #3]
3418d9ec:	4613      	mov	r3, r2
3418d9ee:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef retr;
  XSPI_RegularCmdTypeDef s_command = SalXspi->Commandbase;
3418d9f0:	687b      	ldr	r3, [r7, #4]
3418d9f2:	f107 0008 	add.w	r0, r7, #8
3418d9f6:	3304      	adds	r3, #4
3418d9f8:	224c      	movs	r2, #76	@ 0x4c
3418d9fa:	4619      	mov	r1, r3
3418d9fc:	f002 f882 	bl	3418fb04 <memcpy>

  /* Initialize the read ID command */
  s_command.OperationType = HAL_XSPI_OPTYPE_WRAP_CFG;
3418da00:	2303      	movs	r3, #3
3418da02:	60bb      	str	r3, [r7, #8]
  s_command.Instruction = XSPI_FormatCommand(SalXspi->CommandExtension, s_command.InstructionWidth, WrapCommand);
3418da04:	687b      	ldr	r3, [r7, #4]
3418da06:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
3418da0a:	69b9      	ldr	r1, [r7, #24]
3418da0c:	78fa      	ldrb	r2, [r7, #3]
3418da0e:	4618      	mov	r0, r3
3418da10:	f000 f8f2 	bl	3418dbf8 <XSPI_FormatCommand>
3418da14:	4603      	mov	r3, r0
3418da16:	613b      	str	r3, [r7, #16]
  s_command.DummyCycles = WrapDummy;
3418da18:	78bb      	ldrb	r3, [r7, #2]
3418da1a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  /* Configure the read command */
  retr = HAL_XSPI_Command(SalXspi->hxspi, &s_command, SAL_XSPI_TIMEOUT_DEFAULT_VALUE);
3418da1c:	687b      	ldr	r3, [r7, #4]
3418da1e:	681b      	ldr	r3, [r3, #0]
3418da20:	f107 0108 	add.w	r1, r7, #8
3418da24:	2264      	movs	r2, #100	@ 0x64
3418da26:	4618      	mov	r0, r3
3418da28:	f7fd ff24 	bl	3418b874 <HAL_XSPI_Command>
3418da2c:	4603      	mov	r3, r0
3418da2e:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
  if ( retr  != HAL_OK)
3418da32:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
3418da36:	2b00      	cmp	r3, #0
  {
    goto error;
  }

error:
3418da38:	bf00      	nop
  if (retr != HAL_OK )
3418da3a:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
3418da3e:	2b00      	cmp	r3, #0
3418da40:	d004      	beq.n	3418da4c <SAL_XSPI_ConfigureWrappMode+0x6c>
  {
    /* abort any ongoing transaction for the next action */
    (void)HAL_XSPI_Abort(SalXspi->hxspi);
3418da42:	687b      	ldr	r3, [r7, #4]
3418da44:	681b      	ldr	r3, [r3, #0]
3418da46:	4618      	mov	r0, r3
3418da48:	f7fe f9b0 	bl	3418bdac <HAL_XSPI_Abort>
  }
  /* return status */
  return retr;
3418da4c:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
}
3418da50:	4618      	mov	r0, r3
3418da52:	3758      	adds	r7, #88	@ 0x58
3418da54:	46bd      	mov	sp, r7
3418da56:	bd80      	pop	{r7, pc}

3418da58 <SAL_XSPI_EnableMapMode>:

HAL_StatusTypeDef SAL_XSPI_EnableMapMode(SAL_XSPI_ObjectTypeDef *SalXspi, uint8_t CommandRead, uint8_t DummyRead,
                                         uint8_t CommandWrite, uint8_t DummyWrite)
{
3418da58:	b580      	push	{r7, lr}
3418da5a:	b09a      	sub	sp, #104	@ 0x68
3418da5c:	af00      	add	r7, sp, #0
3418da5e:	6078      	str	r0, [r7, #4]
3418da60:	4608      	mov	r0, r1
3418da62:	4611      	mov	r1, r2
3418da64:	461a      	mov	r2, r3
3418da66:	4603      	mov	r3, r0
3418da68:	70fb      	strb	r3, [r7, #3]
3418da6a:	460b      	mov	r3, r1
3418da6c:	70bb      	strb	r3, [r7, #2]
3418da6e:	4613      	mov	r3, r2
3418da70:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef retr;
  XSPI_RegularCmdTypeDef s_command = SalXspi->Commandbase;
3418da72:	687b      	ldr	r3, [r7, #4]
3418da74:	f107 0018 	add.w	r0, r7, #24
3418da78:	3304      	adds	r3, #4
3418da7a:	224c      	movs	r2, #76	@ 0x4c
3418da7c:	4619      	mov	r1, r3
3418da7e:	f002 f841 	bl	3418fb04 <memcpy>
  XSPI_MemoryMappedTypeDef sMemMappedCfg = {0};
3418da82:	f107 0308 	add.w	r3, r7, #8
3418da86:	2200      	movs	r2, #0
3418da88:	601a      	str	r2, [r3, #0]
3418da8a:	605a      	str	r2, [r3, #4]
3418da8c:	609a      	str	r2, [r3, #8]
3418da8e:	60da      	str	r2, [r3, #12]

  /* Initialize the read ID command */
  s_command.OperationType = HAL_XSPI_OPTYPE_READ_CFG;
3418da90:	2301      	movs	r3, #1
3418da92:	61bb      	str	r3, [r7, #24]
  s_command.Instruction = XSPI_FormatCommand(SalXspi->CommandExtension, s_command.InstructionWidth, CommandRead);
3418da94:	687b      	ldr	r3, [r7, #4]
3418da96:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
3418da9a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
3418da9c:	78fa      	ldrb	r2, [r7, #3]
3418da9e:	4618      	mov	r0, r3
3418daa0:	f000 f8aa 	bl	3418dbf8 <XSPI_FormatCommand>
3418daa4:	4603      	mov	r3, r0
3418daa6:	623b      	str	r3, [r7, #32]
  s_command.DummyCycles = DummyRead;
3418daa8:	78bb      	ldrb	r3, [r7, #2]
3418daaa:	65fb      	str	r3, [r7, #92]	@ 0x5c
  /* Configure the read command */
  retr = HAL_XSPI_Command(SalXspi->hxspi, &s_command, SAL_XSPI_TIMEOUT_DEFAULT_VALUE);
3418daac:	687b      	ldr	r3, [r7, #4]
3418daae:	681b      	ldr	r3, [r3, #0]
3418dab0:	f107 0118 	add.w	r1, r7, #24
3418dab4:	2264      	movs	r2, #100	@ 0x64
3418dab6:	4618      	mov	r0, r3
3418dab8:	f7fd fedc 	bl	3418b874 <HAL_XSPI_Command>
3418dabc:	4603      	mov	r3, r0
3418dabe:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
  if ( retr  != HAL_OK)
3418dac2:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
3418dac6:	2b00      	cmp	r3, #0
3418dac8:	d12d      	bne.n	3418db26 <SAL_XSPI_EnableMapMode+0xce>
  {
    goto error;
  }

  /* Initialize the read ID command */
  s_command.OperationType     = HAL_XSPI_OPTYPE_WRITE_CFG;
3418daca:	2302      	movs	r3, #2
3418dacc:	61bb      	str	r3, [r7, #24]
  s_command.Instruction = XSPI_FormatCommand(SalXspi->CommandExtension, s_command.InstructionWidth, CommandWrite);
3418dace:	687b      	ldr	r3, [r7, #4]
3418dad0:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
3418dad4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
3418dad6:	787a      	ldrb	r2, [r7, #1]
3418dad8:	4618      	mov	r0, r3
3418dada:	f000 f88d 	bl	3418dbf8 <XSPI_FormatCommand>
3418dade:	4603      	mov	r3, r0
3418dae0:	623b      	str	r3, [r7, #32]
  s_command.DummyCycles = DummyWrite;
3418dae2:	f897 3070 	ldrb.w	r3, [r7, #112]	@ 0x70
3418dae6:	65fb      	str	r3, [r7, #92]	@ 0x5c
  /* Configure the read command */
  retr = HAL_XSPI_Command(SalXspi->hxspi, &s_command, SAL_XSPI_TIMEOUT_DEFAULT_VALUE);
3418dae8:	687b      	ldr	r3, [r7, #4]
3418daea:	681b      	ldr	r3, [r3, #0]
3418daec:	f107 0118 	add.w	r1, r7, #24
3418daf0:	2264      	movs	r2, #100	@ 0x64
3418daf2:	4618      	mov	r0, r3
3418daf4:	f7fd febe 	bl	3418b874 <HAL_XSPI_Command>
3418daf8:	4603      	mov	r3, r0
3418dafa:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
  if ( retr  != HAL_OK)
3418dafe:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
3418db02:	2b00      	cmp	r3, #0
3418db04:	d111      	bne.n	3418db2a <SAL_XSPI_EnableMapMode+0xd2>
  {
    goto error;
  }

  /* Activation of memory-mapped mode */
  sMemMappedCfg.TimeOutActivation  = HAL_XSPI_TIMEOUT_COUNTER_DISABLE;
3418db06:	2300      	movs	r3, #0
3418db08:	60bb      	str	r3, [r7, #8]
  sMemMappedCfg.TimeoutPeriodClock = 0x50;
3418db0a:	2350      	movs	r3, #80	@ 0x50
3418db0c:	60fb      	str	r3, [r7, #12]
  retr = HAL_XSPI_MemoryMapped(SalXspi->hxspi, &sMemMappedCfg);
3418db0e:	687b      	ldr	r3, [r7, #4]
3418db10:	681b      	ldr	r3, [r3, #0]
3418db12:	f107 0208 	add.w	r2, r7, #8
3418db16:	4611      	mov	r1, r2
3418db18:	4618      	mov	r0, r3
3418db1a:	f7fe f8db 	bl	3418bcd4 <HAL_XSPI_MemoryMapped>
3418db1e:	4603      	mov	r3, r0
3418db20:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
3418db24:	e002      	b.n	3418db2c <SAL_XSPI_EnableMapMode+0xd4>
    goto error;
3418db26:	bf00      	nop
3418db28:	e000      	b.n	3418db2c <SAL_XSPI_EnableMapMode+0xd4>
    goto error;
3418db2a:	bf00      	nop

error:
  if (retr != HAL_OK )
3418db2c:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
3418db30:	2b00      	cmp	r3, #0
3418db32:	d004      	beq.n	3418db3e <SAL_XSPI_EnableMapMode+0xe6>
  {
    /* abort any ongoing transaction for the next action */
    (void)HAL_XSPI_Abort(SalXspi->hxspi);
3418db34:	687b      	ldr	r3, [r7, #4]
3418db36:	681b      	ldr	r3, [r3, #0]
3418db38:	4618      	mov	r0, r3
3418db3a:	f7fe f937 	bl	3418bdac <HAL_XSPI_Abort>
  }
  /* return status */
  return retr;
3418db3e:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
}
3418db42:	4618      	mov	r0, r3
3418db44:	3768      	adds	r7, #104	@ 0x68
3418db46:	46bd      	mov	sp, r7
3418db48:	bd80      	pop	{r7, pc}

3418db4a <SAL_XSPI_DisableMapMode>:

HAL_StatusTypeDef SAL_XSPI_DisableMapMode(SAL_XSPI_ObjectTypeDef *SalXspi)
{
3418db4a:	b580      	push	{r7, lr}
3418db4c:	b082      	sub	sp, #8
3418db4e:	af00      	add	r7, sp, #0
3418db50:	6078      	str	r0, [r7, #4]
  __ASM volatile ("dsb 0xF":::"memory");
3418db52:	f3bf 8f4f 	dsb	sy
}
3418db56:	bf00      	nop
  __DSB();
  return HAL_XSPI_Abort(SalXspi->hxspi);
3418db58:	687b      	ldr	r3, [r7, #4]
3418db5a:	681b      	ldr	r3, [r3, #0]
3418db5c:	4618      	mov	r0, r3
3418db5e:	f7fe f925 	bl	3418bdac <HAL_XSPI_Abort>
3418db62:	4603      	mov	r3, r0
}
3418db64:	4618      	mov	r0, r3
3418db66:	3708      	adds	r7, #8
3418db68:	46bd      	mov	sp, r7
3418db6a:	bd80      	pop	{r7, pc}

3418db6c <SAL_XSPI_UpdateMemoryType>:


HAL_StatusTypeDef SAL_XSPI_UpdateMemoryType(SAL_XSPI_ObjectTypeDef *SalXspi, SAL_XSPI_DataOrderTypeDef DataOrder)
{
3418db6c:	b480      	push	{r7}
3418db6e:	b085      	sub	sp, #20
3418db70:	af00      	add	r7, sp, #0
3418db72:	6078      	str	r0, [r7, #4]
3418db74:	460b      	mov	r3, r1
3418db76:	70fb      	strb	r3, [r7, #3]
HAL_StatusTypeDef retr = HAL_OK;
3418db78:	2300      	movs	r3, #0
3418db7a:	73fb      	strb	r3, [r7, #15]

  /* read the memory type value */
  uint32_t memorytype = READ_REG(SalXspi->hxspi->Instance->DCR1) & XSPI_DCR1_MTYP;
3418db7c:	687b      	ldr	r3, [r7, #4]
3418db7e:	681b      	ldr	r3, [r3, #0]
3418db80:	681b      	ldr	r3, [r3, #0]
3418db82:	689b      	ldr	r3, [r3, #8]
3418db84:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
3418db88:	60bb      	str	r3, [r7, #8]

  switch(DataOrder)
3418db8a:	78fb      	ldrb	r3, [r7, #3]
3418db8c:	2b00      	cmp	r3, #0
3418db8e:	d11e      	bne.n	3418dbce <SAL_XSPI_UpdateMemoryType+0x62>
  {
  case SAL_XSPI_ORDERINVERTED :
    if (memorytype == HAL_XSPI_MEMTYPE_MICRON) {
3418db90:	68bb      	ldr	r3, [r7, #8]
3418db92:	2b00      	cmp	r3, #0
3418db94:	d103      	bne.n	3418db9e <SAL_XSPI_UpdateMemoryType+0x32>
      memorytype = HAL_XSPI_MEMTYPE_MACRONIX;
3418db96:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
3418db9a:	60bb      	str	r3, [r7, #8]
3418db9c:	e008      	b.n	3418dbb0 <SAL_XSPI_UpdateMemoryType+0x44>
    } else if (memorytype == HAL_XSPI_MEMTYPE_MACRONIX) {
3418db9e:	68bb      	ldr	r3, [r7, #8]
3418dba0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
3418dba4:	d102      	bne.n	3418dbac <SAL_XSPI_UpdateMemoryType+0x40>
      memorytype = HAL_XSPI_MEMTYPE_MICRON;
3418dba6:	2300      	movs	r3, #0
3418dba8:	60bb      	str	r3, [r7, #8]
3418dbaa:	e001      	b.n	3418dbb0 <SAL_XSPI_UpdateMemoryType+0x44>
    } else {
      retr = HAL_ERROR;
3418dbac:	2301      	movs	r3, #1
3418dbae:	73fb      	strb	r3, [r7, #15]
    }
    MODIFY_REG(SalXspi->hxspi->Instance->DCR1, XSPI_DCR1_MTYP, memorytype);
3418dbb0:	687b      	ldr	r3, [r7, #4]
3418dbb2:	681b      	ldr	r3, [r3, #0]
3418dbb4:	681b      	ldr	r3, [r3, #0]
3418dbb6:	689b      	ldr	r3, [r3, #8]
3418dbb8:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
3418dbbc:	687b      	ldr	r3, [r7, #4]
3418dbbe:	681b      	ldr	r3, [r3, #0]
3418dbc0:	681b      	ldr	r3, [r3, #0]
3418dbc2:	68ba      	ldr	r2, [r7, #8]
3418dbc4:	430a      	orrs	r2, r1
3418dbc6:	609a      	str	r2, [r3, #8]
    break;
3418dbc8:	bf00      	nop
    return HAL_ERROR;
    break;
  }

  DEBUG_PARAM_BEGIN(); DEBUG_PARAM_DATA("::SAL_XSPI_UpdateMemoryType::"); DEBUG_PARAM_INT(memorytype); DEBUG_PARAM_END();
  return retr;
3418dbca:	7bfb      	ldrb	r3, [r7, #15]
3418dbcc:	e000      	b.n	3418dbd0 <SAL_XSPI_UpdateMemoryType+0x64>
    return HAL_ERROR;
3418dbce:	2301      	movs	r3, #1
}
3418dbd0:	4618      	mov	r0, r3
3418dbd2:	3714      	adds	r7, #20
3418dbd4:	46bd      	mov	sp, r7
3418dbd6:	f85d 7b04 	ldr.w	r7, [sp], #4
3418dbda:	4770      	bx	lr

3418dbdc <SAL_XSPI_Abort>:

HAL_StatusTypeDef SAL_XSPI_Abort(SAL_XSPI_ObjectTypeDef *SalXspi)
{
3418dbdc:	b580      	push	{r7, lr}
3418dbde:	b082      	sub	sp, #8
3418dbe0:	af00      	add	r7, sp, #0
3418dbe2:	6078      	str	r0, [r7, #4]
  return HAL_XSPI_Abort(SalXspi->hxspi);
3418dbe4:	687b      	ldr	r3, [r7, #4]
3418dbe6:	681b      	ldr	r3, [r3, #0]
3418dbe8:	4618      	mov	r0, r3
3418dbea:	f7fe f8df 	bl	3418bdac <HAL_XSPI_Abort>
3418dbee:	4603      	mov	r3, r0
}
3418dbf0:	4618      	mov	r0, r3
3418dbf2:	3708      	adds	r7, #8
3418dbf4:	46bd      	mov	sp, r7
3418dbf6:	bd80      	pop	{r7, pc}

3418dbf8 <XSPI_FormatCommand>:
  * @param InstructionWidth instruction width
  * @param Command command
  * @return the formatted command
  */
uint16_t XSPI_FormatCommand(uint8_t CommandExtension, uint32_t InstructionWidth, uint8_t Command)
{
3418dbf8:	b480      	push	{r7}
3418dbfa:	b085      	sub	sp, #20
3418dbfc:	af00      	add	r7, sp, #0
3418dbfe:	4603      	mov	r3, r0
3418dc00:	6039      	str	r1, [r7, #0]
3418dc02:	71fb      	strb	r3, [r7, #7]
3418dc04:	4613      	mov	r3, r2
3418dc06:	71bb      	strb	r3, [r7, #6]
  uint16_t retr;
  if  (InstructionWidth == HAL_XSPI_INSTRUCTION_16_BITS)
3418dc08:	683b      	ldr	r3, [r7, #0]
3418dc0a:	2b10      	cmp	r3, #16
3418dc0c:	d114      	bne.n	3418dc38 <XSPI_FormatCommand+0x40>
  {
    /* 0b00 The Command Extension is the same as the Command. (The Command / Command Extension has the same value for the whole clock period.)*/
    /* 0b01 The Command Extension is the inverse of the Command. The Command Extension acts as a confirmation of the Command */
    /* 0b11 Command and Command Extension forms a 16 bit command word :: Not yet handled */
    retr = ((uint16_t)Command << 8u);
3418dc0e:	79bb      	ldrb	r3, [r7, #6]
3418dc10:	b29b      	uxth	r3, r3
3418dc12:	021b      	lsls	r3, r3, #8
3418dc14:	81fb      	strh	r3, [r7, #14]
    if (CommandExtension == 1u)
3418dc16:	79fb      	ldrb	r3, [r7, #7]
3418dc18:	2b01      	cmp	r3, #1
3418dc1a:	d107      	bne.n	3418dc2c <XSPI_FormatCommand+0x34>
    {
       retr|=  (uint8_t)(~Command & 0xFFu);
3418dc1c:	79bb      	ldrb	r3, [r7, #6]
3418dc1e:	43db      	mvns	r3, r3
3418dc20:	b2db      	uxtb	r3, r3
3418dc22:	461a      	mov	r2, r3
3418dc24:	89fb      	ldrh	r3, [r7, #14]
3418dc26:	4313      	orrs	r3, r2
3418dc28:	81fb      	strh	r3, [r7, #14]
3418dc2a:	e007      	b.n	3418dc3c <XSPI_FormatCommand+0x44>
    }
    else
    {
       retr|=  (uint8_t)(Command & 0xFFu);
3418dc2c:	79bb      	ldrb	r3, [r7, #6]
3418dc2e:	b29a      	uxth	r2, r3
3418dc30:	89fb      	ldrh	r3, [r7, #14]
3418dc32:	4313      	orrs	r3, r2
3418dc34:	81fb      	strh	r3, [r7, #14]
3418dc36:	e001      	b.n	3418dc3c <XSPI_FormatCommand+0x44>
    }
  }
  else
  {
    retr = Command;
3418dc38:	79bb      	ldrb	r3, [r7, #6]
3418dc3a:	81fb      	strh	r3, [r7, #14]
  }

  return retr;
3418dc3c:	89fb      	ldrh	r3, [r7, #14]
}
3418dc3e:	4618      	mov	r0, r3
3418dc40:	3714      	adds	r7, #20
3418dc42:	46bd      	mov	sp, r7
3418dc44:	f85d 7b04 	ldr.w	r7, [sp], #4
3418dc48:	4770      	bx	lr

3418dc4a <XSPI_Transmit>:
  * @param SalXspi handle on the XSPI IP
  * @param Data data pointer
  * @return none
  */
HAL_StatusTypeDef XSPI_Transmit(SAL_XSPI_ObjectTypeDef *SalXspi, const uint8_t *Data)
{
3418dc4a:	b580      	push	{r7, lr}
3418dc4c:	b084      	sub	sp, #16
3418dc4e:	af00      	add	r7, sp, #0
3418dc50:	6078      	str	r0, [r7, #4]
3418dc52:	6039      	str	r1, [r7, #0]
#if defined (USE_HAL_XSPI_REGISTER_CALLBACKS) && (USE_HAL_XSPI_REGISTER_CALLBACKS == 1U)
  if (SalXspi->hxspi->hdmatx == NULL)
#endif /* (USE_HAL_XSPI_REGISTER_CALLBACKS) && (USE_HAL_XSPI_REGISTER_CALLBACKS == 1U) */
  {
    /* transmit data */
    retr = HAL_XSPI_Transmit(SalXspi->hxspi, Data, SAL_XSPI_TIMEOUT_DEFAULT_VALUE);
3418dc54:	687b      	ldr	r3, [r7, #4]
3418dc56:	681b      	ldr	r3, [r3, #0]
3418dc58:	2264      	movs	r2, #100	@ 0x64
3418dc5a:	6839      	ldr	r1, [r7, #0]
3418dc5c:	4618      	mov	r0, r3
3418dc5e:	f7fd fe99 	bl	3418b994 <HAL_XSPI_Transmit>
3418dc62:	4603      	mov	r3, r0
3418dc64:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#endif /* (USE_HAL_XSPI_REGISTER_CALLBACKS) && (USE_HAL_XSPI_REGISTER_CALLBACKS == 1U) */

  return retr;
3418dc66:	7bfb      	ldrb	r3, [r7, #15]
}
3418dc68:	4618      	mov	r0, r3
3418dc6a:	3710      	adds	r7, #16
3418dc6c:	46bd      	mov	sp, r7
3418dc6e:	bd80      	pop	{r7, pc}

3418dc70 <XSPI_Receive>:
  * @param SalXspi handle on the XSPI IP
  * @param Data data pointer
  * @return none
  */
HAL_StatusTypeDef XSPI_Receive(SAL_XSPI_ObjectTypeDef *SalXspi,  uint8_t *Data)
{
3418dc70:	b580      	push	{r7, lr}
3418dc72:	b084      	sub	sp, #16
3418dc74:	af00      	add	r7, sp, #0
3418dc76:	6078      	str	r0, [r7, #4]
3418dc78:	6039      	str	r1, [r7, #0]
#if defined (USE_HAL_XSPI_REGISTER_CALLBACKS) && (USE_HAL_XSPI_REGISTER_CALLBACKS == 1U)
  if (SalXspi->hxspi->hdmarx == NULL)
#endif /* (USE_HAL_XSPI_REGISTER_CALLBACKS) && (USE_HAL_XSPI_REGISTER_CALLBACKS == 1U) */
  {
    /* Reception of the data */
    retr = HAL_XSPI_Receive(SalXspi->hxspi, Data, SAL_XSPI_TIMEOUT_DEFAULT_VALUE);
3418dc7a:	687b      	ldr	r3, [r7, #4]
3418dc7c:	681b      	ldr	r3, [r3, #0]
3418dc7e:	2264      	movs	r2, #100	@ 0x64
3418dc80:	6839      	ldr	r1, [r7, #0]
3418dc82:	4618      	mov	r0, r3
3418dc84:	f7fd fef9 	bl	3418ba7a <HAL_XSPI_Receive>
3418dc88:	4603      	mov	r3, r0
3418dc8a:	73fb      	strb	r3, [r7, #15]
        retr = HAL_ERROR;
      }
    }
  }
#endif /* (USE_HAL_XSPI_REGISTER_CALLBACKS) && (USE_HAL_XSPI_REGISTER_CALLBACKS == 1U) */
  return retr;
3418dc8c:	7bfb      	ldrb	r3, [r7, #15]
}
3418dc8e:	4618      	mov	r0, r3
3418dc90:	3710      	adds	r7, #16
3418dc92:	46bd      	mov	sp, r7
3418dc94:	bd80      	pop	{r7, pc}

3418dc96 <SFDP_ReadHeader>:
 * @param Object memory Object
 * @param sfdp_header data of the SFDP header
 * @return @ref SFDP_StatusTypeDef
 */
SFDP_StatusTypeDef SFDP_ReadHeader(EXTMEM_DRIVER_NOR_SFDP_ObjectTypeDef *Object, SFDP_HeaderTypeDef *sfdp_header)
{
3418dc96:	b580      	push	{r7, lr}
3418dc98:	b084      	sub	sp, #16
3418dc9a:	af00      	add	r7, sp, #0
3418dc9c:	6078      	str	r0, [r7, #4]
3418dc9e:	6039      	str	r1, [r7, #0]
  SFDP_StatusTypeDef retr;
  uint8_t retry_counter = 0;
3418dca0:	2300      	movs	r3, #0
3418dca2:	73bb      	strb	r3, [r7, #14]
  SFDP_DEBUG_STR(__func__);

  do {
    /* Reset the signature value */
    sfdp_header->Signature = 0;
3418dca4:	683b      	ldr	r3, [r7, #0]
3418dca6:	2200      	movs	r2, #0
3418dca8:	601a      	str	r2, [r3, #0]

    /* send the SFDP command to read the header */
    if(HAL_OK != SAL_XSPI_GetSFDP(&Object->sfdp_private.SALObject, 0, (uint8_t*)sfdp_header, SFDP_HEADER_SIZE))
3418dcaa:	687b      	ldr	r3, [r7, #4]
3418dcac:	f103 0008 	add.w	r0, r3, #8
3418dcb0:	2308      	movs	r3, #8
3418dcb2:	683a      	ldr	r2, [r7, #0]
3418dcb4:	2100      	movs	r1, #0
3418dcb6:	f7ff fb41 	bl	3418d33c <SAL_XSPI_GetSFDP>
3418dcba:	4603      	mov	r3, r0
3418dcbc:	2b00      	cmp	r3, #0
3418dcbe:	d002      	beq.n	3418dcc6 <SFDP_ReadHeader+0x30>
    {
      retr = EXTMEM_SFDP_ERROR_SFDPREAD;
3418dcc0:	2303      	movs	r3, #3
3418dcc2:	73fb      	strb	r3, [r7, #15]
      goto error;
3418dcc4:	e01f      	b.n	3418dd06 <SFDP_ReadHeader+0x70>
    }

    /* view the header signature value  */
    SFDP_DEBUG_INT("SFDP signature::", sfdp_header->Signature);

    switch(CheckSFDP_Signature(Object, sfdp_header->Signature))
3418dcc6:	683b      	ldr	r3, [r7, #0]
3418dcc8:	681b      	ldr	r3, [r3, #0]
3418dcca:	4619      	mov	r1, r3
3418dccc:	6878      	ldr	r0, [r7, #4]
3418dcce:	f001 fc53 	bl	3418f578 <CheckSFDP_Signature>
3418dcd2:	4603      	mov	r3, r0
3418dcd4:	2b00      	cmp	r3, #0
3418dcd6:	d002      	beq.n	3418dcde <SFDP_ReadHeader+0x48>
3418dcd8:	2b05      	cmp	r3, #5
3418dcda:	d005      	beq.n	3418dce8 <SFDP_ReadHeader+0x52>
3418dcdc:	e00a      	b.n	3418dcf4 <SFDP_ReadHeader+0x5e>
    {
    case EXTMEM_SFDP_OK:
      SFDP_DEBUG_INT("param_number=", sfdp_header->param_number);
      SFDP_DEBUG_INT("AccessProtocol=", sfdp_header->AccessProtocol);
      retr = EXTMEM_SFDP_OK;
3418dcde:	2300      	movs	r3, #0
3418dce0:	73fb      	strb	r3, [r7, #15]
      retry_counter = 2u;
3418dce2:	2302      	movs	r3, #2
3418dce4:	73bb      	strb	r3, [r7, #14]
    break;
3418dce6:	e00a      	b.n	3418dcfe <SFDP_ReadHeader+0x68>
    case EXTMEM_SFDP_ERROR_SIGNATUREMTYPE:
      retr = EXTMEM_SFDP_ERROR_SIGNATURE;
3418dce8:	2304      	movs	r3, #4
3418dcea:	73fb      	strb	r3, [r7, #15]
      retry_counter++;
3418dcec:	7bbb      	ldrb	r3, [r7, #14]
3418dcee:	3301      	adds	r3, #1
3418dcf0:	73bb      	strb	r3, [r7, #14]
      break;
3418dcf2:	e004      	b.n	3418dcfe <SFDP_ReadHeader+0x68>
    /* case EXTMEM_SFDP_ERROR_SIGNATURE :*/
    default :
      retr = EXTMEM_SFDP_ERROR_SIGNATURE;
3418dcf4:	2304      	movs	r3, #4
3418dcf6:	73fb      	strb	r3, [r7, #15]
      retry_counter = 2u;
3418dcf8:	2302      	movs	r3, #2
3418dcfa:	73bb      	strb	r3, [r7, #14]
      break;
3418dcfc:	bf00      	nop
    }
  } while(retry_counter < 2u);
3418dcfe:	7bbb      	ldrb	r3, [r7, #14]
3418dd00:	2b01      	cmp	r3, #1
3418dd02:	d9cf      	bls.n	3418dca4 <SFDP_ReadHeader+0xe>

error:
3418dd04:	bf00      	nop
  return retr;
3418dd06:	7bfb      	ldrb	r3, [r7, #15]
}
3418dd08:	4618      	mov	r0, r3
3418dd0a:	3710      	adds	r7, #16
3418dd0c:	46bd      	mov	sp, r7
3418dd0e:	bd80      	pop	{r7, pc}

3418dd10 <SFDP_GetHeader>:


SFDP_StatusTypeDef SFDP_GetHeader(EXTMEM_DRIVER_NOR_SFDP_ObjectTypeDef *Object, SFDP_HeaderTypeDef *sfdp_header)
{
3418dd10:	b590      	push	{r4, r7, lr}
3418dd12:	b089      	sub	sp, #36	@ 0x24
3418dd14:	af00      	add	r7, sp, #0
3418dd16:	6078      	str	r0, [r7, #4]
3418dd18:	6039      	str	r1, [r7, #0]
  SFDP_StatusTypeDef retr = EXTMEM_SFDP_ERROR_SIGNATURE;
3418dd1a:	2304      	movs	r3, #4
3418dd1c:	77fb      	strb	r3, [r7, #31]
  SFDP_DEBUG_STR(__func__);
  const TableConfig_Typedef table_config[] =
3418dd1e:	4b2a      	ldr	r3, [pc, #168]	@ (3418ddc8 <SFDP_GetHeader+0xb8>)
3418dd20:	f107 040c 	add.w	r4, r7, #12
3418dd24:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
3418dd26:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    {PHY_LINK_8D8D8D, 10u},
    {PHY_LINK_8D8D8D, 16u}
  };

  /* loop to find the link configuration of the memory */
  for (uint8_t index = 0u;
3418dd2a:	2300      	movs	r3, #0
3418dd2c:	77bb      	strb	r3, [r7, #30]
3418dd2e:	e040      	b.n	3418ddb2 <SFDP_GetHeader+0xa2>
  {
    /* Set the command mode */
    SFDP_DEBUG_STR("try a command configuration");

    /* Configure the link */
    Object->sfdp_private.DriverInfo.SpiPhyLink  = table_config[index].PhyLink;
3418dd30:	7fbb      	ldrb	r3, [r7, #30]
3418dd32:	005b      	lsls	r3, r3, #1
3418dd34:	3320      	adds	r3, #32
3418dd36:	443b      	add	r3, r7
3418dd38:	f813 2c14 	ldrb.w	r2, [r3, #-20]
3418dd3c:	687b      	ldr	r3, [r7, #4]
3418dd3e:	f883 2064 	strb.w	r2, [r3, #100]	@ 0x64
    (void)SAL_XSPI_MemoryConfig(&Object->sfdp_private.SALObject, PARAM_PHY_LINK, &Object->sfdp_private.DriverInfo.SpiPhyLink);
3418dd42:	687b      	ldr	r3, [r7, #4]
3418dd44:	f103 0008 	add.w	r0, r3, #8
3418dd48:	687b      	ldr	r3, [r7, #4]
3418dd4a:	3364      	adds	r3, #100	@ 0x64
3418dd4c:	461a      	mov	r2, r3
3418dd4e:	2100      	movs	r1, #0
3418dd50:	f7ff f9a2 	bl	3418d098 <SAL_XSPI_MemoryConfig>
    SAL_XSPI_SET_SFDPDUMMYCYLE(Object->sfdp_private.SALObject, table_config[index].DummyCycle);
3418dd54:	7fbb      	ldrb	r3, [r7, #30]
3418dd56:	005b      	lsls	r3, r3, #1
3418dd58:	3320      	adds	r3, #32
3418dd5a:	443b      	add	r3, r7
3418dd5c:	f813 2c13 	ldrb.w	r2, [r3, #-19]
3418dd60:	687b      	ldr	r3, [r7, #4]
3418dd62:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59

    /* Loop on the instruction extension */
    for (uint8_t IExt = 0u;
3418dd66:	2300      	movs	r3, #0
3418dd68:	777b      	strb	r3, [r7, #29]
3418dd6a:	e017      	b.n	3418dd9c <SFDP_GetHeader+0x8c>
         (IExt < 2u) && (retr == EXTMEM_SFDP_ERROR_SIGNATURE); IExt++)
    {
      SAL_XSPI_SET_COMMANDEXTENSION(Object->sfdp_private.SALObject, IExt);
3418dd6c:	687b      	ldr	r3, [r7, #4]
3418dd6e:	7f7a      	ldrb	r2, [r7, #29]
3418dd70:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
      /* Read the sfdp header */
      if (EXTMEM_SFDP_OK == SFDP_ReadHeader(Object, sfdp_header))
3418dd74:	6839      	ldr	r1, [r7, #0]
3418dd76:	6878      	ldr	r0, [r7, #4]
3418dd78:	f7ff ff8d 	bl	3418dc96 <SFDP_ReadHeader>
3418dd7c:	4603      	mov	r3, r0
3418dd7e:	2b00      	cmp	r3, #0
3418dd80:	d101      	bne.n	3418dd86 <SFDP_GetHeader+0x76>
      {
        retr = EXTMEM_SFDP_OK;
3418dd82:	2300      	movs	r3, #0
3418dd84:	77fb      	strb	r3, [r7, #31]
      }

      if (table_config[index].PhyLink < PHY_LINK_4S4S4S)
3418dd86:	7fbb      	ldrb	r3, [r7, #30]
3418dd88:	005b      	lsls	r3, r3, #1
3418dd8a:	3320      	adds	r3, #32
3418dd8c:	443b      	add	r3, r7
3418dd8e:	f813 3c14 	ldrb.w	r3, [r3, #-20]
3418dd92:	2b03      	cmp	r3, #3
3418dd94:	d909      	bls.n	3418ddaa <SFDP_GetHeader+0x9a>
         (IExt < 2u) && (retr == EXTMEM_SFDP_ERROR_SIGNATURE); IExt++)
3418dd96:	7f7b      	ldrb	r3, [r7, #29]
3418dd98:	3301      	adds	r3, #1
3418dd9a:	777b      	strb	r3, [r7, #29]
3418dd9c:	7f7b      	ldrb	r3, [r7, #29]
3418dd9e:	2b01      	cmp	r3, #1
3418dda0:	d804      	bhi.n	3418ddac <SFDP_GetHeader+0x9c>
3418dda2:	7ffb      	ldrb	r3, [r7, #31]
3418dda4:	2b04      	cmp	r3, #4
3418dda6:	d0e1      	beq.n	3418dd6c <SFDP_GetHeader+0x5c>
3418dda8:	e000      	b.n	3418ddac <SFDP_GetHeader+0x9c>
      {
        /* Config 1 is invalid so exit the loop */
        break;
3418ddaa:	bf00      	nop
           ; index++)
3418ddac:	7fbb      	ldrb	r3, [r7, #30]
3418ddae:	3301      	adds	r3, #1
3418ddb0:	77bb      	strb	r3, [r7, #30]
       (index < (sizeof(table_config)/sizeof(TableConfig_Typedef))) &&
3418ddb2:	7fbb      	ldrb	r3, [r7, #30]
3418ddb4:	2b07      	cmp	r3, #7
3418ddb6:	d802      	bhi.n	3418ddbe <SFDP_GetHeader+0xae>
3418ddb8:	7ffb      	ldrb	r3, [r7, #31]
3418ddba:	2b04      	cmp	r3, #4
3418ddbc:	d0b8      	beq.n	3418dd30 <SFDP_GetHeader+0x20>
      }
    }
  }
  return retr;
3418ddbe:	7ffb      	ldrb	r3, [r7, #31]
}
3418ddc0:	4618      	mov	r0, r3
3418ddc2:	3724      	adds	r7, #36	@ 0x24
3418ddc4:	46bd      	mov	sp, r7
3418ddc6:	bd90      	pop	{r4, r7, pc}
3418ddc8:	3418fc00 	.word	0x3418fc00

3418ddcc <SFDP_CollectData>:

SFDP_StatusTypeDef SFDP_CollectData(EXTMEM_DRIVER_NOR_SFDP_ObjectTypeDef *Object)
{
3418ddcc:	b580      	push	{r7, lr}
3418ddce:	b088      	sub	sp, #32
3418ddd0:	af00      	add	r7, sp, #0
3418ddd2:	6078      	str	r0, [r7, #4]
  SFDP_StatusTypeDef retr = EXTMEM_SFDP_OK;
3418ddd4:	2300      	movs	r3, #0
3418ddd6:	77fb      	strb	r3, [r7, #31]
  uint32_t sfdp_address = SFDP_HEADER_SIZE;
3418ddd8:	2308      	movs	r3, #8
3418ddda:	61bb      	str	r3, [r7, #24]
  SFDP_DEBUG_STR(__func__);

  /* reset the table mask */
  Object->sfdp_private.Sfdp_table_mask = 0;
3418dddc:	687b      	ldr	r3, [r7, #4]
3418ddde:	2200      	movs	r2, #0
3418dde0:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

  /* reset the param info */
  (void)memset(sfdp_param_info, 0x0, sizeof(sfdp_param_info));
3418dde4:	2278      	movs	r2, #120	@ 0x78
3418dde6:	2100      	movs	r1, #0
3418dde8:	485f      	ldr	r0, [pc, #380]	@ (3418df68 <SFDP_CollectData+0x19c>)
3418ddea:	f001 fe83 	bl	3418faf4 <memset>

  /* get the table param info */
  for(uint8_t index = 0u; index <  (Object->sfdp_private.Sfdp_param_number + 1u); index++)
3418ddee:	2300      	movs	r3, #0
3418ddf0:	75fb      	strb	r3, [r7, #23]
3418ddf2:	e027      	b.n	3418de44 <SFDP_CollectData+0x78>
  {
    CHECK_FUNCTION_CALL(sfdp_get_paraminfo(Object, sfdp_address, &sfdp_param_info[index]))
3418ddf4:	7dfa      	ldrb	r2, [r7, #23]
3418ddf6:	4613      	mov	r3, r2
3418ddf8:	005b      	lsls	r3, r3, #1
3418ddfa:	4413      	add	r3, r2
3418ddfc:	009b      	lsls	r3, r3, #2
3418ddfe:	4a5a      	ldr	r2, [pc, #360]	@ (3418df68 <SFDP_CollectData+0x19c>)
3418de00:	4413      	add	r3, r2
3418de02:	461a      	mov	r2, r3
3418de04:	69b9      	ldr	r1, [r7, #24]
3418de06:	6878      	ldr	r0, [r7, #4]
3418de08:	f000 ffe4 	bl	3418edd4 <sfdp_get_paraminfo>
3418de0c:	4603      	mov	r3, r0
3418de0e:	77fb      	strb	r3, [r7, #31]
3418de10:	7ffb      	ldrb	r3, [r7, #31]
3418de12:	2b00      	cmp	r3, #0
3418de14:	f040 80a2 	bne.w	3418df5c <SFDP_CollectData+0x190>
    Object->sfdp_private.Sfdp_table_mask |= (uint32_t)sfdp_param_info[index].type;
3418de18:	687b      	ldr	r3, [r7, #4]
3418de1a:	f8d3 1094 	ldr.w	r1, [r3, #148]	@ 0x94
3418de1e:	7dfa      	ldrb	r2, [r7, #23]
3418de20:	4851      	ldr	r0, [pc, #324]	@ (3418df68 <SFDP_CollectData+0x19c>)
3418de22:	4613      	mov	r3, r2
3418de24:	005b      	lsls	r3, r3, #1
3418de26:	4413      	add	r3, r2
3418de28:	009b      	lsls	r3, r3, #2
3418de2a:	4403      	add	r3, r0
3418de2c:	681b      	ldr	r3, [r3, #0]
3418de2e:	ea41 0203 	orr.w	r2, r1, r3
3418de32:	687b      	ldr	r3, [r7, #4]
3418de34:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
    sfdp_address+= SFDP_PARAM_HEADER_SIZE;
3418de38:	69bb      	ldr	r3, [r7, #24]
3418de3a:	3308      	adds	r3, #8
3418de3c:	61bb      	str	r3, [r7, #24]
  for(uint8_t index = 0u; index <  (Object->sfdp_private.Sfdp_param_number + 1u); index++)
3418de3e:	7dfb      	ldrb	r3, [r7, #23]
3418de40:	3301      	adds	r3, #1
3418de42:	75fb      	strb	r3, [r7, #23]
3418de44:	7dfa      	ldrb	r2, [r7, #23]
3418de46:	687b      	ldr	r3, [r7, #4]
3418de48:	f893 309c 	ldrb.w	r3, [r3, #156]	@ 0x9c
3418de4c:	3301      	adds	r3, #1
3418de4e:	429a      	cmp	r2, r3
3418de50:	d3d0      	bcc.n	3418ddf4 <SFDP_CollectData+0x28>
  }

  /* Read each table param to extract the information to build the driver */
  for (uint8_t index = 0u;  sfdp_param_info[index].type != SFDP_PARAMID_UNKNOWN; index++)
3418de52:	2300      	movs	r3, #0
3418de54:	75bb      	strb	r3, [r7, #22]
3418de56:	e075      	b.n	3418df44 <SFDP_CollectData+0x178>
  {
    uint8_t *ptr = NULL;
3418de58:	2300      	movs	r3, #0
3418de5a:	613b      	str	r3, [r7, #16]
    uint32_t size = sfdp_param_info[index].size;
3418de5c:	7dba      	ldrb	r2, [r7, #22]
3418de5e:	4942      	ldr	r1, [pc, #264]	@ (3418df68 <SFDP_CollectData+0x19c>)
3418de60:	4613      	mov	r3, r2
3418de62:	005b      	lsls	r3, r3, #1
3418de64:	4413      	add	r3, r2
3418de66:	009b      	lsls	r3, r3, #2
3418de68:	440b      	add	r3, r1
3418de6a:	3308      	adds	r3, #8
3418de6c:	781b      	ldrb	r3, [r3, #0]
3418de6e:	60fb      	str	r3, [r7, #12]
    switch(sfdp_param_info[index].type)
3418de70:	7dba      	ldrb	r2, [r7, #22]
3418de72:	493d      	ldr	r1, [pc, #244]	@ (3418df68 <SFDP_CollectData+0x19c>)
3418de74:	4613      	mov	r3, r2
3418de76:	005b      	lsls	r3, r3, #1
3418de78:	4413      	add	r3, r2
3418de7a:	009b      	lsls	r3, r3, #2
3418de7c:	440b      	add	r3, r1
3418de7e:	681b      	ldr	r3, [r3, #0]
3418de80:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
3418de84:	d029      	beq.n	3418deda <SFDP_CollectData+0x10e>
3418de86:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
3418de8a:	d829      	bhi.n	3418dee0 <SFDP_CollectData+0x114>
3418de8c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
3418de90:	d01d      	beq.n	3418dece <SFDP_CollectData+0x102>
3418de92:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
3418de96:	d823      	bhi.n	3418dee0 <SFDP_CollectData+0x114>
3418de98:	2b80      	cmp	r3, #128	@ 0x80
3418de9a:	d01b      	beq.n	3418ded4 <SFDP_CollectData+0x108>
3418de9c:	2b80      	cmp	r3, #128	@ 0x80
3418de9e:	d81f      	bhi.n	3418dee0 <SFDP_CollectData+0x114>
3418dea0:	2b08      	cmp	r3, #8
3418dea2:	d002      	beq.n	3418deaa <SFDP_CollectData+0xde>
3418dea4:	2b40      	cmp	r3, #64	@ 0x40
3418dea6:	d00f      	beq.n	3418dec8 <SFDP_CollectData+0xfc>
    case SFDP_PARAMID_OCTAL_DDR:
      ptr = JEDEC_OctalDdr.data_BYTE;
      break;
    default :
      SFDP_DEBUG_STR("the table is not yet handled by the SW");
      break;
3418dea8:	e01a      	b.n	3418dee0 <SFDP_CollectData+0x114>
      JEDEC_Basic.size = sfdp_param_info[index].size;
3418deaa:	7dba      	ldrb	r2, [r7, #22]
3418deac:	492e      	ldr	r1, [pc, #184]	@ (3418df68 <SFDP_CollectData+0x19c>)
3418deae:	4613      	mov	r3, r2
3418deb0:	005b      	lsls	r3, r3, #1
3418deb2:	4413      	add	r3, r2
3418deb4:	009b      	lsls	r3, r3, #2
3418deb6:	440b      	add	r3, r1
3418deb8:	3308      	adds	r3, #8
3418deba:	781b      	ldrb	r3, [r3, #0]
3418debc:	461a      	mov	r2, r3
3418debe:	4b2b      	ldr	r3, [pc, #172]	@ (3418df6c <SFDP_CollectData+0x1a0>)
3418dec0:	601a      	str	r2, [r3, #0]
      ptr = JEDEC_Basic.Params.data_BYTE;
3418dec2:	4b2b      	ldr	r3, [pc, #172]	@ (3418df70 <SFDP_CollectData+0x1a4>)
3418dec4:	613b      	str	r3, [r7, #16]
      break;
3418dec6:	e00c      	b.n	3418dee2 <SFDP_CollectData+0x116>
      ptr = JEDEC_Address4Bytes.data_BYTE;
3418dec8:	4b2a      	ldr	r3, [pc, #168]	@ (3418df74 <SFDP_CollectData+0x1a8>)
3418deca:	613b      	str	r3, [r7, #16]
      break;
3418decc:	e009      	b.n	3418dee2 <SFDP_CollectData+0x116>
      ptr = JEDEC_SCCR_Map.data_b;
3418dece:	4b2a      	ldr	r3, [pc, #168]	@ (3418df78 <SFDP_CollectData+0x1ac>)
3418ded0:	613b      	str	r3, [r7, #16]
      break;
3418ded2:	e006      	b.n	3418dee2 <SFDP_CollectData+0x116>
      ptr = JEDEC_XSPI10.data_BYTE;
3418ded4:	4b29      	ldr	r3, [pc, #164]	@ (3418df7c <SFDP_CollectData+0x1b0>)
3418ded6:	613b      	str	r3, [r7, #16]
      break;
3418ded8:	e003      	b.n	3418dee2 <SFDP_CollectData+0x116>
      ptr = JEDEC_OctalDdr.data_BYTE;
3418deda:	4b29      	ldr	r3, [pc, #164]	@ (3418df80 <SFDP_CollectData+0x1b4>)
3418dedc:	613b      	str	r3, [r7, #16]
      break;
3418dede:	e000      	b.n	3418dee2 <SFDP_CollectData+0x116>
      break;
3418dee0:	bf00      	nop
    }
    if (ptr != NULL)
3418dee2:	693b      	ldr	r3, [r7, #16]
3418dee4:	2b00      	cmp	r3, #0
3418dee6:	d016      	beq.n	3418df16 <SFDP_CollectData+0x14a>
    {
      if (HAL_OK != SAL_XSPI_GetSFDP(&Object->sfdp_private.SALObject,
3418dee8:	687b      	ldr	r3, [r7, #4]
3418deea:	f103 0008 	add.w	r0, r3, #8
3418deee:	7dba      	ldrb	r2, [r7, #22]
3418def0:	491d      	ldr	r1, [pc, #116]	@ (3418df68 <SFDP_CollectData+0x19c>)
3418def2:	4613      	mov	r3, r2
3418def4:	005b      	lsls	r3, r3, #1
3418def6:	4413      	add	r3, r2
3418def8:	009b      	lsls	r3, r3, #2
3418defa:	440b      	add	r3, r1
3418defc:	3304      	adds	r3, #4
3418defe:	6819      	ldr	r1, [r3, #0]
3418df00:	68fb      	ldr	r3, [r7, #12]
3418df02:	009b      	lsls	r3, r3, #2
3418df04:	693a      	ldr	r2, [r7, #16]
3418df06:	f7ff fa19 	bl	3418d33c <SAL_XSPI_GetSFDP>
3418df0a:	4603      	mov	r3, r0
3418df0c:	2b00      	cmp	r3, #0
3418df0e:	d002      	beq.n	3418df16 <SFDP_CollectData+0x14a>
                                     sfdp_param_info[index].address,
                                     ptr, size * 4u))
      {
        retr = EXTMEM_SFDP_ERROR_DRIVER;
3418df10:	230c      	movs	r3, #12
3418df12:	77fb      	strb	r3, [r7, #31]
        goto error;
3418df14:	e022      	b.n	3418df5c <SFDP_CollectData+0x190>
      }
    }

    if (SFDP_PARAMID_BASIC_SPIPROTOCOL == sfdp_param_info[index].type)
3418df16:	7dba      	ldrb	r2, [r7, #22]
3418df18:	4913      	ldr	r1, [pc, #76]	@ (3418df68 <SFDP_CollectData+0x19c>)
3418df1a:	4613      	mov	r3, r2
3418df1c:	005b      	lsls	r3, r3, #1
3418df1e:	4413      	add	r3, r2
3418df20:	009b      	lsls	r3, r3, #2
3418df22:	440b      	add	r3, r1
3418df24:	681b      	ldr	r3, [r3, #0]
3418df26:	2b08      	cmp	r3, #8
3418df28:	d109      	bne.n	3418df3e <SFDP_CollectData+0x172>
    {
      /* save data about the reset procedure */
      Object->sfdp_private.Reset_info = JEDEC_Basic.Params.Param_DWORD.D16.SoftResetRescueSequence_Support;
3418df2a:	4b10      	ldr	r3, [pc, #64]	@ (3418df6c <SFDP_CollectData+0x1a0>)
3418df2c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
3418df30:	f3c3 0305 	ubfx	r3, r3, #0, #6
3418df34:	b2db      	uxtb	r3, r3
3418df36:	461a      	mov	r2, r3
3418df38:	687b      	ldr	r3, [r7, #4]
3418df3a:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
  for (uint8_t index = 0u;  sfdp_param_info[index].type != SFDP_PARAMID_UNKNOWN; index++)
3418df3e:	7dbb      	ldrb	r3, [r7, #22]
3418df40:	3301      	adds	r3, #1
3418df42:	75bb      	strb	r3, [r7, #22]
3418df44:	7dba      	ldrb	r2, [r7, #22]
3418df46:	4908      	ldr	r1, [pc, #32]	@ (3418df68 <SFDP_CollectData+0x19c>)
3418df48:	4613      	mov	r3, r2
3418df4a:	005b      	lsls	r3, r3, #1
3418df4c:	4413      	add	r3, r2
3418df4e:	009b      	lsls	r3, r3, #2
3418df50:	440b      	add	r3, r1
3418df52:	681b      	ldr	r3, [r3, #0]
3418df54:	2b00      	cmp	r3, #0
3418df56:	f47f af7f 	bne.w	3418de58 <SFDP_CollectData+0x8c>
    }
  }

error:
3418df5a:	bf00      	nop
  return retr;
3418df5c:	7ffb      	ldrb	r3, [r7, #31]
}
3418df5e:	4618      	mov	r0, r3
3418df60:	3720      	adds	r7, #32
3418df62:	46bd      	mov	sp, r7
3418df64:	bd80      	pop	{r7, pc}
3418df66:	bf00      	nop
3418df68:	341807ec 	.word	0x341807ec
3418df6c:	34180864 	.word	0x34180864
3418df70:	34180868 	.word	0x34180868
3418df74:	341808c4 	.word	0x341808c4
3418df78:	341808e4 	.word	0x341808e4
3418df7c:	341808cc 	.word	0x341808cc
3418df80:	34180954 	.word	0x34180954

3418df84 <SFDP_MemoryReset>:

SFDP_StatusTypeDef SFDP_MemoryReset(EXTMEM_DRIVER_NOR_SFDP_ObjectTypeDef *Object)
{
3418df84:	b580      	push	{r7, lr}
3418df86:	b086      	sub	sp, #24
3418df88:	af00      	add	r7, sp, #0
3418df8a:	6078      	str	r0, [r7, #4]
  RESET_METHOD reset_method;
  SFDP_StatusTypeDef retr = EXTMEM_SFDP_ERROR_NO_PARAMTABLE_BASIC;
3418df8c:	2307      	movs	r3, #7
3418df8e:	75bb      	strb	r3, [r7, #22]
  uint32_t sfdp_address = SFDP_HEADER_SIZE;
3418df90:	2308      	movs	r3, #8
3418df92:	613b      	str	r3, [r7, #16]
  uint8_t find = 0u;
3418df94:	2300      	movs	r3, #0
3418df96:	73fb      	strb	r3, [r7, #15]
  SFDP_DEBUG_STR(__func__);

  /* get the table param info */
  for(uint8_t index = 0u; index <  (Object->sfdp_private.Sfdp_param_number + 1u); index++)
3418df98:	2300      	movs	r3, #0
3418df9a:	73bb      	strb	r3, [r7, #14]
3418df9c:	e02e      	b.n	3418dffc <SFDP_MemoryReset+0x78>
  {
    retr = sfdp_get_paraminfo(Object, sfdp_address, &sfdp_param_info[0]);
3418df9e:	4a64      	ldr	r2, [pc, #400]	@ (3418e130 <SFDP_MemoryReset+0x1ac>)
3418dfa0:	6939      	ldr	r1, [r7, #16]
3418dfa2:	6878      	ldr	r0, [r7, #4]
3418dfa4:	f000 ff16 	bl	3418edd4 <sfdp_get_paraminfo>
3418dfa8:	4603      	mov	r3, r0
3418dfaa:	75bb      	strb	r3, [r7, #22]
    if (EXTMEM_SFDP_OK == retr)
3418dfac:	7dbb      	ldrb	r3, [r7, #22]
3418dfae:	2b00      	cmp	r3, #0
3418dfb0:	d118      	bne.n	3418dfe4 <SFDP_MemoryReset+0x60>
    {
      /* check if the table is basic table */
      if (SFDP_PARAMID_BASIC_SPIPROTOCOL == sfdp_param_info[0].type)
3418dfb2:	4b5f      	ldr	r3, [pc, #380]	@ (3418e130 <SFDP_MemoryReset+0x1ac>)
3418dfb4:	681b      	ldr	r3, [r3, #0]
3418dfb6:	2b08      	cmp	r3, #8
3418dfb8:	d114      	bne.n	3418dfe4 <SFDP_MemoryReset+0x60>
      {
        /* read the JEDEC basic param */
        if (HAL_OK != SAL_XSPI_GetSFDP(&Object->sfdp_private.SALObject,
3418dfba:	687b      	ldr	r3, [r7, #4]
3418dfbc:	f103 0008 	add.w	r0, r3, #8
3418dfc0:	4b5b      	ldr	r3, [pc, #364]	@ (3418e130 <SFDP_MemoryReset+0x1ac>)
3418dfc2:	6859      	ldr	r1, [r3, #4]
                                       sfdp_param_info[0].address,
                                       JEDEC_Basic.Params.data_BYTE,
                                       ((uint32_t)sfdp_param_info[0].size) * 4u))
3418dfc4:	4b5a      	ldr	r3, [pc, #360]	@ (3418e130 <SFDP_MemoryReset+0x1ac>)
3418dfc6:	7a1b      	ldrb	r3, [r3, #8]
        if (HAL_OK != SAL_XSPI_GetSFDP(&Object->sfdp_private.SALObject,
3418dfc8:	009b      	lsls	r3, r3, #2
3418dfca:	4a5a      	ldr	r2, [pc, #360]	@ (3418e134 <SFDP_MemoryReset+0x1b0>)
3418dfcc:	f7ff f9b6 	bl	3418d33c <SAL_XSPI_GetSFDP>
3418dfd0:	4603      	mov	r3, r0
3418dfd2:	2b00      	cmp	r3, #0
3418dfd4:	d002      	beq.n	3418dfdc <SFDP_MemoryReset+0x58>
        {
          retr = EXTMEM_SFDP_ERROR_DRIVER;
3418dfd6:	230c      	movs	r3, #12
3418dfd8:	75bb      	strb	r3, [r7, #22]
3418dfda:	e003      	b.n	3418dfe4 <SFDP_MemoryReset+0x60>
        }
        else
        {
          retr = EXTMEM_SFDP_OK;
3418dfdc:	2300      	movs	r3, #0
3418dfde:	75bb      	strb	r3, [r7, #22]
          find = 1u;
3418dfe0:	2301      	movs	r3, #1
3418dfe2:	73fb      	strb	r3, [r7, #15]
        }
      }
    }

    if ((EXTMEM_SFDP_OK != retr) || (1u == find))
3418dfe4:	7dbb      	ldrb	r3, [r7, #22]
3418dfe6:	2b00      	cmp	r3, #0
3418dfe8:	d10f      	bne.n	3418e00a <SFDP_MemoryReset+0x86>
3418dfea:	7bfb      	ldrb	r3, [r7, #15]
3418dfec:	2b01      	cmp	r3, #1
3418dfee:	d00c      	beq.n	3418e00a <SFDP_MemoryReset+0x86>
    {
        /* stop the read, if there is an error or if the table has been found */
        break;
    }
    /* look for the next table */
    sfdp_address+= SFDP_PARAM_HEADER_SIZE;
3418dff0:	693b      	ldr	r3, [r7, #16]
3418dff2:	3308      	adds	r3, #8
3418dff4:	613b      	str	r3, [r7, #16]
  for(uint8_t index = 0u; index <  (Object->sfdp_private.Sfdp_param_number + 1u); index++)
3418dff6:	7bbb      	ldrb	r3, [r7, #14]
3418dff8:	3301      	adds	r3, #1
3418dffa:	73bb      	strb	r3, [r7, #14]
3418dffc:	7bba      	ldrb	r2, [r7, #14]
3418dffe:	687b      	ldr	r3, [r7, #4]
3418e000:	f893 309c 	ldrb.w	r3, [r3, #156]	@ 0x9c
3418e004:	3301      	adds	r3, #1
3418e006:	429a      	cmp	r2, r3
3418e008:	d3c9      	bcc.n	3418df9e <SFDP_MemoryReset+0x1a>
  }

  /* if an error has been returned or if the table has not been found */
  if ((EXTMEM_SFDP_OK != retr) || (0u == find))
3418e00a:	7dbb      	ldrb	r3, [r7, #22]
3418e00c:	2b00      	cmp	r3, #0
3418e00e:	d102      	bne.n	3418e016 <SFDP_MemoryReset+0x92>
3418e010:	7bfb      	ldrb	r3, [r7, #15]
3418e012:	2b00      	cmp	r3, #0
3418e014:	d102      	bne.n	3418e01c <SFDP_MemoryReset+0x98>
  {
    retr = EXTMEM_SFDP_ERROR_DRIVER;
3418e016:	230c      	movs	r3, #12
3418e018:	75bb      	strb	r3, [r7, #22]
    goto error;
3418e01a:	e083      	b.n	3418e124 <SFDP_MemoryReset+0x1a0>
  }

  /* determine how to proceed memory reset */
  if( 0x0u == JEDEC_Basic.Params.Param_DWORD.D16.SoftResetRescueSequence_Support)
3418e01c:	4b46      	ldr	r3, [pc, #280]	@ (3418e138 <SFDP_MemoryReset+0x1b4>)
3418e01e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
3418e022:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
3418e026:	b2db      	uxtb	r3, r3
3418e028:	2b00      	cmp	r3, #0
3418e02a:	d102      	bne.n	3418e032 <SFDP_MemoryReset+0xae>
  {
    /* 00_0000b: no software reset instruction is supported */
    reset_method = RESET_NONE;
3418e02c:	2300      	movs	r3, #0
3418e02e:	75fb      	strb	r3, [r7, #23]
3418e030:	e053      	b.n	3418e0da <SFDP_MemoryReset+0x156>
  }
  else if (0x1u == (0x1u & JEDEC_Basic.Params.Param_DWORD.D16.SoftResetRescueSequence_Support))
3418e032:	4b41      	ldr	r3, [pc, #260]	@ (3418e138 <SFDP_MemoryReset+0x1b4>)
3418e034:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
3418e038:	f3c3 0305 	ubfx	r3, r3, #0, #6
3418e03c:	b2db      	uxtb	r3, r3
3418e03e:	f003 0301 	and.w	r3, r3, #1
3418e042:	b2db      	uxtb	r3, r3
3418e044:	2b00      	cmp	r3, #0
3418e046:	d002      	beq.n	3418e04e <SFDP_MemoryReset+0xca>
  {
    /* xx_xxx1b: drive Fh on all 4 data wires for 8 clocks */
    reset_method = RESET_Fh_4DATA_8CLOCK;
3418e048:	2301      	movs	r3, #1
3418e04a:	75fb      	strb	r3, [r7, #23]
3418e04c:	e045      	b.n	3418e0da <SFDP_MemoryReset+0x156>
  }
  else if (0x2u == (0x2u & JEDEC_Basic.Params.Param_DWORD.D16.SoftResetRescueSequence_Support))
3418e04e:	4b3a      	ldr	r3, [pc, #232]	@ (3418e138 <SFDP_MemoryReset+0x1b4>)
3418e050:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
3418e054:	f3c3 0305 	ubfx	r3, r3, #0, #6
3418e058:	b2db      	uxtb	r3, r3
3418e05a:	f003 0302 	and.w	r3, r3, #2
3418e05e:	b2db      	uxtb	r3, r3
3418e060:	2b00      	cmp	r3, #0
3418e062:	d002      	beq.n	3418e06a <SFDP_MemoryReset+0xe6>
  {
    /* xx_xx1xb: drive Fh on all 4 data wires for 10 clocks if device is operating in 4-byte address mode */
    reset_method = RESET_Fh_4DATA_10CLOCK;
3418e064:	2302      	movs	r3, #2
3418e066:	75fb      	strb	r3, [r7, #23]
3418e068:	e037      	b.n	3418e0da <SFDP_MemoryReset+0x156>
  }
  else if (0x4u == (0x4u & JEDEC_Basic.Params.Param_DWORD.D16.SoftResetRescueSequence_Support))
3418e06a:	4b33      	ldr	r3, [pc, #204]	@ (3418e138 <SFDP_MemoryReset+0x1b4>)
3418e06c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
3418e070:	f3c3 0305 	ubfx	r3, r3, #0, #6
3418e074:	b2db      	uxtb	r3, r3
3418e076:	f003 0304 	and.w	r3, r3, #4
3418e07a:	b2db      	uxtb	r3, r3
3418e07c:	2b00      	cmp	r3, #0
3418e07e:	d002      	beq.n	3418e086 <SFDP_MemoryReset+0x102>
  {
    /* xx_x1xxb: drive Fh on all 4 data wires for 16 clocks */
    reset_method = RESET_Fh_4DATA_16CLOCK;
3418e080:	2303      	movs	r3, #3
3418e082:	75fb      	strb	r3, [r7, #23]
3418e084:	e029      	b.n	3418e0da <SFDP_MemoryReset+0x156>
  }
  else if (0x8u == (0x8u & JEDEC_Basic.Params.Param_DWORD.D16.SoftResetRescueSequence_Support))
3418e086:	4b2c      	ldr	r3, [pc, #176]	@ (3418e138 <SFDP_MemoryReset+0x1b4>)
3418e088:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
3418e08c:	f3c3 0305 	ubfx	r3, r3, #0, #6
3418e090:	b2db      	uxtb	r3, r3
3418e092:	f003 0308 	and.w	r3, r3, #8
3418e096:	b2db      	uxtb	r3, r3
3418e098:	2b00      	cmp	r3, #0
3418e09a:	d002      	beq.n	3418e0a2 <SFDP_MemoryReset+0x11e>
  {
    /* xx_1xxxb: issue instruction F0h */
    reset_method = RESET_INSTRUCTION_F0;
3418e09c:	2304      	movs	r3, #4
3418e09e:	75fb      	strb	r3, [r7, #23]
3418e0a0:	e01b      	b.n	3418e0da <SFDP_MemoryReset+0x156>
  }
  else if (0x10u == (0x10u & JEDEC_Basic.Params.Param_DWORD.D16.SoftResetRescueSequence_Support))
3418e0a2:	4b25      	ldr	r3, [pc, #148]	@ (3418e138 <SFDP_MemoryReset+0x1b4>)
3418e0a4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
3418e0a8:	f3c3 0305 	ubfx	r3, r3, #0, #6
3418e0ac:	b2db      	uxtb	r3, r3
3418e0ae:	f003 0310 	and.w	r3, r3, #16
3418e0b2:	b2db      	uxtb	r3, r3
3418e0b4:	2b00      	cmp	r3, #0
3418e0b6:	d002      	beq.n	3418e0be <SFDP_MemoryReset+0x13a>
  {
    /* x1_xxxxb: issue reset enable instruction 66h, then issue reset instruction 99h. The reset enable,
    reset sequence may be issued on 1, 2, or 4 wires depending on the device operating mode.
    */
    reset_method = RESET_INSTRUCTION_66_99;
3418e0b8:	2305      	movs	r3, #5
3418e0ba:	75fb      	strb	r3, [r7, #23]
3418e0bc:	e00d      	b.n	3418e0da <SFDP_MemoryReset+0x156>
  }
  else if (0x20u == (0x20u & JEDEC_Basic.Params.Param_DWORD.D16.SoftResetRescueSequence_Support))
3418e0be:	4b1e      	ldr	r3, [pc, #120]	@ (3418e138 <SFDP_MemoryReset+0x1b4>)
3418e0c0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
3418e0c4:	f3c3 0305 	ubfx	r3, r3, #0, #6
3418e0c8:	b2db      	uxtb	r3, r3
3418e0ca:	2b1f      	cmp	r3, #31
3418e0cc:	d902      	bls.n	3418e0d4 <SFDP_MemoryReset+0x150>
    xx_xx1x_xxxxb: Hardware reset
    xx_x1xx_xxxxb: Software reset (see bits 13:8 in this DWORD)
    xx_1xxx_xxxxb: Power cycle
    x1_xxxx_xxxxb: Reserved
    */
    retr = EXTMEM_SFDP_ERROR_NOTYETHANDLED;
3418e0ce:	230f      	movs	r3, #15
3418e0d0:	75bb      	strb	r3, [r7, #22]
    goto error;
3418e0d2:	e027      	b.n	3418e124 <SFDP_MemoryReset+0x1a0>
  }
  else
  {
    /* no coherence, should be managed as error */
    retr = EXTMEM_SFDP_ERROR_DRIVER;
3418e0d4:	230c      	movs	r3, #12
3418e0d6:	75bb      	strb	r3, [r7, #22]
    goto error;
3418e0d8:	e024      	b.n	3418e124 <SFDP_MemoryReset+0x1a0>
  }

  switch(reset_method)
3418e0da:	7dfb      	ldrb	r3, [r7, #23]
3418e0dc:	2b05      	cmp	r3, #5
3418e0de:	d009      	beq.n	3418e0f4 <SFDP_MemoryReset+0x170>
3418e0e0:	2b05      	cmp	r3, #5
3418e0e2:	dc1b      	bgt.n	3418e11c <SFDP_MemoryReset+0x198>
3418e0e4:	2b00      	cmp	r3, #0
3418e0e6:	d01c      	beq.n	3418e122 <SFDP_MemoryReset+0x19e>
3418e0e8:	2b00      	cmp	r3, #0
3418e0ea:	db17      	blt.n	3418e11c <SFDP_MemoryReset+0x198>
3418e0ec:	3b01      	subs	r3, #1
3418e0ee:	2b03      	cmp	r3, #3
3418e0f0:	d814      	bhi.n	3418e11c <SFDP_MemoryReset+0x198>
3418e0f2:	e010      	b.n	3418e116 <SFDP_MemoryReset+0x192>
  case RESET_NONE:
    break;
  case RESET_INSTRUCTION_66_99:
    /* perform the reset in 1, 2 and 4 lines */
    SFDP_DEBUG_STR("::reset 0x66 0x99");
    (void)SAL_XSPI_CommandSendData(&Object->sfdp_private.SALObject, 0x66, NULL, 0);
3418e0f4:	687b      	ldr	r3, [r7, #4]
3418e0f6:	f103 0008 	add.w	r0, r3, #8
3418e0fa:	2300      	movs	r3, #0
3418e0fc:	2200      	movs	r2, #0
3418e0fe:	2166      	movs	r1, #102	@ 0x66
3418e100:	f7ff fae8 	bl	3418d6d4 <SAL_XSPI_CommandSendData>
    (void)SAL_XSPI_CommandSendData(&Object->sfdp_private.SALObject, 0x99, NULL, 0);
3418e104:	687b      	ldr	r3, [r7, #4]
3418e106:	f103 0008 	add.w	r0, r3, #8
3418e10a:	2300      	movs	r3, #0
3418e10c:	2200      	movs	r2, #0
3418e10e:	2199      	movs	r1, #153	@ 0x99
3418e110:	f7ff fae0 	bl	3418d6d4 <SAL_XSPI_CommandSendData>
    break;
3418e114:	e006      	b.n	3418e124 <SFDP_MemoryReset+0x1a0>
  case RESET_INSTRUCTION_F0:
  case RESET_Fh_4DATA_8CLOCK:
  case RESET_Fh_4DATA_10CLOCK:
  case RESET_Fh_4DATA_16CLOCK:
    retr = EXTMEM_SFDP_ERROR_NOTYETHANDLED;
3418e116:	230f      	movs	r3, #15
3418e118:	75bb      	strb	r3, [r7, #22]
    break;
3418e11a:	e003      	b.n	3418e124 <SFDP_MemoryReset+0x1a0>
  /* case RESET_ERROR:*/
  default :
    retr = EXTMEM_SFDP_ERROR_PARAM;
3418e11c:	2301      	movs	r3, #1
3418e11e:	75bb      	strb	r3, [r7, #22]
    break;
3418e120:	e000      	b.n	3418e124 <SFDP_MemoryReset+0x1a0>
    break;
3418e122:	bf00      	nop
  }
error :
  return retr;
3418e124:	7dbb      	ldrb	r3, [r7, #22]
}
3418e126:	4618      	mov	r0, r3
3418e128:	3718      	adds	r7, #24
3418e12a:	46bd      	mov	sp, r7
3418e12c:	bd80      	pop	{r7, pc}
3418e12e:	bf00      	nop
3418e130:	341807ec 	.word	0x341807ec
3418e134:	34180868 	.word	0x34180868
3418e138:	34180864 	.word	0x34180864

3418e13c <SFDP_BuildGenericDriver>:

SFDP_StatusTypeDef SFDP_BuildGenericDriver(EXTMEM_DRIVER_NOR_SFDP_ObjectTypeDef *Object, uint8_t *FreqUpdated)
{
3418e13c:	b5f0      	push	{r4, r5, r6, r7, lr}
3418e13e:	b08f      	sub	sp, #60	@ 0x3c
3418e140:	af04      	add	r7, sp, #16
3418e142:	6078      	str	r0, [r7, #4]
3418e144:	6039      	str	r1, [r7, #0]
  SFDP_StatusTypeDef retr = EXTMEM_SFDP_OK;
3418e146:	2300      	movs	r3, #0
3418e148:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  static const uint16_t block_erase_unit[] = { 16u, 256u, 4000u, 64000u};
  static const uint32_t chip_erase_unit[]  = { 16u, 256u, 4000u, 64000u};
  SFDP_DEBUG_STR(__func__);
  uint8_t flag4byteAddress = 0u;
3418e14c:	2300      	movs	r3, #0
3418e14e:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  uint32_t dummyCycles, dummyCyclesValue;
  uint8_t FlashSize;

  if ((Object->sfdp_private.Sfdp_table_mask & (uint32_t)SFDP_PARAMID_BASIC_SPIPROTOCOL) != (uint32_t)SFDP_PARAMID_BASIC_SPIPROTOCOL)
3418e152:	687b      	ldr	r3, [r7, #4]
3418e154:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
3418e158:	f003 0308 	and.w	r3, r3, #8
3418e15c:	2b00      	cmp	r3, #0
3418e15e:	d104      	bne.n	3418e16a <SFDP_BuildGenericDriver+0x2e>
  {
    /* This table is mandatory to build the driver data */
    retr = EXTMEM_SFDP_ERROR_NO_PARAMTABLE_BASIC;
3418e160:	2307      	movs	r3, #7
3418e162:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    goto error;
3418e166:	f000 bdbd 	b.w	3418ece4 <SFDP_BuildGenericDriver+0xba8>
  /* ---------------------------------------------------
   *  Flash sizing
   * ---------------------------------------------------
   */
  /* Calculation of the flash density in puissance of 2 */
  if ((JEDEC_Basic.Params.Param_DWORD.D2.FlashSize & 0x80000000u) == 0x0u)
3418e16a:	4bba      	ldr	r3, [pc, #744]	@ (3418e454 <SFDP_BuildGenericDriver+0x318>)
3418e16c:	689b      	ldr	r3, [r3, #8]
3418e16e:	2b00      	cmp	r3, #0
3418e170:	db13      	blt.n	3418e19a <SFDP_BuildGenericDriver+0x5e>
  {
#if( __CORTEX_M == 0)
#error "the assembly instruction is not available"
#else
    Object->sfdp_private.FlashSize = 31u - (uint8_t)__CLZ((JEDEC_Basic.Params.Param_DWORD.D2.FlashSize + 1u));
3418e172:	4bb8      	ldr	r3, [pc, #736]	@ (3418e454 <SFDP_BuildGenericDriver+0x318>)
3418e174:	689b      	ldr	r3, [r3, #8]
3418e176:	3301      	adds	r3, #1
3418e178:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
3418e17a:	69bb      	ldr	r3, [r7, #24]
3418e17c:	2b00      	cmp	r3, #0
3418e17e:	d101      	bne.n	3418e184 <SFDP_BuildGenericDriver+0x48>
    return 32U;
3418e180:	2320      	movs	r3, #32
3418e182:	e003      	b.n	3418e18c <SFDP_BuildGenericDriver+0x50>
  return __builtin_clz(value);
3418e184:	69bb      	ldr	r3, [r7, #24]
3418e186:	fab3 f383 	clz	r3, r3
3418e18a:	b2db      	uxtb	r3, r3
3418e18c:	f1c3 031f 	rsb	r3, r3, #31
3418e190:	b2da      	uxtb	r2, r3
3418e192:	687b      	ldr	r3, [r7, #4]
3418e194:	f883 205e 	strb.w	r2, [r3, #94]	@ 0x5e
3418e198:	e005      	b.n	3418e1a6 <SFDP_BuildGenericDriver+0x6a>
#endif /* __CORTEX_M */
  }
  else
  {
    Object->sfdp_private.FlashSize = (uint8_t)(JEDEC_Basic.Params.Param_DWORD.D2.FlashSize & 0x7FFFFFFFu);
3418e19a:	4bae      	ldr	r3, [pc, #696]	@ (3418e454 <SFDP_BuildGenericDriver+0x318>)
3418e19c:	689b      	ldr	r3, [r3, #8]
3418e19e:	b2da      	uxtb	r2, r3
3418e1a0:	687b      	ldr	r3, [r7, #4]
3418e1a2:	f883 205e 	strb.w	r2, [r3, #94]	@ 0x5e
  }

  /* Conversion bit to byte */
  Object->sfdp_private.FlashSize = Object->sfdp_private.FlashSize - 3u; /* divide by eight the value */
3418e1a6:	687b      	ldr	r3, [r7, #4]
3418e1a8:	f893 305e 	ldrb.w	r3, [r3, #94]	@ 0x5e
3418e1ac:	3b03      	subs	r3, #3
3418e1ae:	b2da      	uxtb	r2, r3
3418e1b0:	687b      	ldr	r3, [r7, #4]
3418e1b2:	f883 205e 	strb.w	r2, [r3, #94]	@ 0x5e

  SFDP_DEBUG_INT("-> flash size: 2^", Object->sfdp_private.FlashSize);
  FlashSize = Object->sfdp_private.FlashSize - 1u;
3418e1b6:	687b      	ldr	r3, [r7, #4]
3418e1b8:	f893 305e 	ldrb.w	r3, [r3, #94]	@ 0x5e
3418e1bc:	3b01      	subs	r3, #1
3418e1be:	b2db      	uxtb	r3, r3
3418e1c0:	74fb      	strb	r3, [r7, #19]
  (void) SAL_XSPI_MemoryConfig(&Object->sfdp_private.SALObject, PARAM_FLASHSIZE, &FlashSize);
3418e1c2:	687b      	ldr	r3, [r7, #4]
3418e1c4:	3308      	adds	r3, #8
3418e1c6:	f107 0213 	add.w	r2, r7, #19
3418e1ca:	2104      	movs	r1, #4
3418e1cc:	4618      	mov	r0, r3
3418e1ce:	f7fe ff63 	bl	3418d098 <SAL_XSPI_MemoryConfig>

  /* get the page size info */
  Object->sfdp_private.PageSize = ((uint32_t)1u <<  JEDEC_Basic.Params.Param_DWORD.D11.PageSize);
3418e1d2:	4ba0      	ldr	r3, [pc, #640]	@ (3418e454 <SFDP_BuildGenericDriver+0x318>)
3418e1d4:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
3418e1d8:	f3c3 1303 	ubfx	r3, r3, #4, #4
3418e1dc:	b2db      	uxtb	r3, r3
3418e1de:	461a      	mov	r2, r3
3418e1e0:	2301      	movs	r3, #1
3418e1e2:	fa03 f202 	lsl.w	r2, r3, r2
3418e1e6:	687b      	ldr	r3, [r7, #4]
3418e1e8:	661a      	str	r2, [r3, #96]	@ 0x60

  /* ---------------------------------------------------
   *  Set default command
   * ---------------------------------------------------
   */
  Object->sfdp_private.DriverInfo.PageProgramInstruction = SFDP_DRIVER_PAGE_PROGRAM_COMMAND;
3418e1ea:	687b      	ldr	r3, [r7, #4]
3418e1ec:	2202      	movs	r2, #2
3418e1ee:	f883 2075 	strb.w	r2, [r3, #117]	@ 0x75
  /* ---------------------------------------------------
   *  Erase management
   * ---------------------------------------------------
   */
  /* Manage erase data */
  Object->sfdp_private.DriverInfo.EraseType1Size      = (uint8_t)JEDEC_Basic.Params.Param_DWORD.D8.EraseType1_Size;
3418e1f2:	4b98      	ldr	r3, [pc, #608]	@ (3418e454 <SFDP_BuildGenericDriver+0x318>)
3418e1f4:	f893 2020 	ldrb.w	r2, [r3, #32]
3418e1f8:	687b      	ldr	r3, [r7, #4]
3418e1fa:	f883 2077 	strb.w	r2, [r3, #119]	@ 0x77
  Object->sfdp_private.DriverInfo.EraseType1Command   = (uint8_t)JEDEC_Basic.Params.Param_DWORD.D8.EraseType1_Instruction;
3418e1fe:	4b95      	ldr	r3, [pc, #596]	@ (3418e454 <SFDP_BuildGenericDriver+0x318>)
3418e200:	f893 2021 	ldrb.w	r2, [r3, #33]	@ 0x21
3418e204:	687b      	ldr	r3, [r7, #4]
3418e206:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78
  Object->sfdp_private.DriverInfo.EraseType2Size      = (uint8_t)JEDEC_Basic.Params.Param_DWORD.D8.EraseType2_Size;
3418e20a:	4b92      	ldr	r3, [pc, #584]	@ (3418e454 <SFDP_BuildGenericDriver+0x318>)
3418e20c:	f893 2022 	ldrb.w	r2, [r3, #34]	@ 0x22
3418e210:	687b      	ldr	r3, [r7, #4]
3418e212:	f883 2079 	strb.w	r2, [r3, #121]	@ 0x79
  Object->sfdp_private.DriverInfo.EraseType2Command   = (uint8_t)JEDEC_Basic.Params.Param_DWORD.D8.EraseType2_Instruction;
3418e216:	4b8f      	ldr	r3, [pc, #572]	@ (3418e454 <SFDP_BuildGenericDriver+0x318>)
3418e218:	f893 2023 	ldrb.w	r2, [r3, #35]	@ 0x23
3418e21c:	687b      	ldr	r3, [r7, #4]
3418e21e:	f883 207a 	strb.w	r2, [r3, #122]	@ 0x7a
  Object->sfdp_private.DriverInfo.EraseType3Size      = (uint8_t)JEDEC_Basic.Params.Param_DWORD.D9.EraseType3_Size;
3418e222:	4b8c      	ldr	r3, [pc, #560]	@ (3418e454 <SFDP_BuildGenericDriver+0x318>)
3418e224:	f893 2024 	ldrb.w	r2, [r3, #36]	@ 0x24
3418e228:	687b      	ldr	r3, [r7, #4]
3418e22a:	f883 207b 	strb.w	r2, [r3, #123]	@ 0x7b
  Object->sfdp_private.DriverInfo.EraseType3Command   = (uint8_t)JEDEC_Basic.Params.Param_DWORD.D9.EraseType3_Instruction;
3418e22e:	4b89      	ldr	r3, [pc, #548]	@ (3418e454 <SFDP_BuildGenericDriver+0x318>)
3418e230:	f893 2025 	ldrb.w	r2, [r3, #37]	@ 0x25
3418e234:	687b      	ldr	r3, [r7, #4]
3418e236:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
  Object->sfdp_private.DriverInfo.EraseType4Size      = (uint8_t)JEDEC_Basic.Params.Param_DWORD.D9.EraseType4_Size;
3418e23a:	4b86      	ldr	r3, [pc, #536]	@ (3418e454 <SFDP_BuildGenericDriver+0x318>)
3418e23c:	f893 2026 	ldrb.w	r2, [r3, #38]	@ 0x26
3418e240:	687b      	ldr	r3, [r7, #4]
3418e242:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d
  Object->sfdp_private.DriverInfo.EraseType4Command   = (uint8_t)JEDEC_Basic.Params.Param_DWORD.D9.EraseType4_Instruction;
3418e246:	4b83      	ldr	r3, [pc, #524]	@ (3418e454 <SFDP_BuildGenericDriver+0x318>)
3418e248:	f893 2027 	ldrb.w	r2, [r3, #39]	@ 0x27
3418e24c:	687b      	ldr	r3, [r7, #4]
3418e24e:	f883 207e 	strb.w	r2, [r3, #126]	@ 0x7e

  if (Object->sfdp_private.DriverInfo.EraseType1Command != 0x0u)
3418e252:	687b      	ldr	r3, [r7, #4]
3418e254:	f893 3078 	ldrb.w	r3, [r3, #120]	@ 0x78
3418e258:	2b00      	cmp	r3, #0
3418e25a:	d01d      	beq.n	3418e298 <SFDP_BuildGenericDriver+0x15c>
  {
    Object->sfdp_private.DriverInfo.EraseType1Timing   = (uint32_t)JEDEC_Basic.Params.Param_DWORD.D10.MutliplierEraseTime * (JEDEC_Basic.Params.Param_DWORD.D10.EraseType1_TypicalTime_count + 1u)* block_erase_unit[JEDEC_Basic.Params.Param_DWORD.D10.EraseType1_TypicalTime_units];
3418e25c:	4b7d      	ldr	r3, [pc, #500]	@ (3418e454 <SFDP_BuildGenericDriver+0x318>)
3418e25e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
3418e262:	f3c3 0303 	ubfx	r3, r3, #0, #4
3418e266:	b2db      	uxtb	r3, r3
3418e268:	461a      	mov	r2, r3
3418e26a:	4b7a      	ldr	r3, [pc, #488]	@ (3418e454 <SFDP_BuildGenericDriver+0x318>)
3418e26c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
3418e26e:	f3c3 1304 	ubfx	r3, r3, #4, #5
3418e272:	b2db      	uxtb	r3, r3
3418e274:	3301      	adds	r3, #1
3418e276:	fb02 f303 	mul.w	r3, r2, r3
3418e27a:	4a76      	ldr	r2, [pc, #472]	@ (3418e454 <SFDP_BuildGenericDriver+0x318>)
3418e27c:	f892 2029 	ldrb.w	r2, [r2, #41]	@ 0x29
3418e280:	f3c2 0241 	ubfx	r2, r2, #1, #2
3418e284:	b2d2      	uxtb	r2, r2
3418e286:	4611      	mov	r1, r2
3418e288:	4a73      	ldr	r2, [pc, #460]	@ (3418e458 <SFDP_BuildGenericDriver+0x31c>)
3418e28a:	f832 2011 	ldrh.w	r2, [r2, r1, lsl #1]
3418e28e:	fb03 f202 	mul.w	r2, r3, r2
3418e292:	687b      	ldr	r3, [r7, #4]
3418e294:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  }

  if (Object->sfdp_private.DriverInfo.EraseType2Command != 0x0u)
3418e298:	687b      	ldr	r3, [r7, #4]
3418e29a:	f893 307a 	ldrb.w	r3, [r3, #122]	@ 0x7a
3418e29e:	2b00      	cmp	r3, #0
3418e2a0:	d01e      	beq.n	3418e2e0 <SFDP_BuildGenericDriver+0x1a4>
  {
    Object->sfdp_private.DriverInfo.EraseType2Timing   = (uint32_t)JEDEC_Basic.Params.Param_DWORD.D10.MutliplierEraseTime * (JEDEC_Basic.Params.Param_DWORD.D10.EraseType2_TypicalTime_count + 1u)* block_erase_unit[JEDEC_Basic.Params.Param_DWORD.D10.EraseType2_TypicalTime_units];
3418e2a2:	4b6c      	ldr	r3, [pc, #432]	@ (3418e454 <SFDP_BuildGenericDriver+0x318>)
3418e2a4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
3418e2a8:	f3c3 0303 	ubfx	r3, r3, #0, #4
3418e2ac:	b2db      	uxtb	r3, r3
3418e2ae:	461a      	mov	r2, r3
3418e2b0:	4b68      	ldr	r3, [pc, #416]	@ (3418e454 <SFDP_BuildGenericDriver+0x318>)
3418e2b2:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
3418e2b6:	f3c3 03c4 	ubfx	r3, r3, #3, #5
3418e2ba:	b2db      	uxtb	r3, r3
3418e2bc:	3301      	adds	r3, #1
3418e2be:	fb02 f303 	mul.w	r3, r2, r3
3418e2c2:	4a64      	ldr	r2, [pc, #400]	@ (3418e454 <SFDP_BuildGenericDriver+0x318>)
3418e2c4:	f892 202a 	ldrb.w	r2, [r2, #42]	@ 0x2a
3418e2c8:	f3c2 0201 	ubfx	r2, r2, #0, #2
3418e2cc:	b2d2      	uxtb	r2, r2
3418e2ce:	4611      	mov	r1, r2
3418e2d0:	4a61      	ldr	r2, [pc, #388]	@ (3418e458 <SFDP_BuildGenericDriver+0x31c>)
3418e2d2:	f832 2011 	ldrh.w	r2, [r2, r1, lsl #1]
3418e2d6:	fb03 f202 	mul.w	r2, r3, r2
3418e2da:	687b      	ldr	r3, [r7, #4]
3418e2dc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  }

  if (Object->sfdp_private.DriverInfo.EraseType3Command != 0x0u)
3418e2e0:	687b      	ldr	r3, [r7, #4]
3418e2e2:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
3418e2e6:	2b00      	cmp	r3, #0
3418e2e8:	d01d      	beq.n	3418e326 <SFDP_BuildGenericDriver+0x1ea>
  {
    Object->sfdp_private.DriverInfo.EraseType3Timing   = (uint32_t)JEDEC_Basic.Params.Param_DWORD.D10.MutliplierEraseTime * (JEDEC_Basic.Params.Param_DWORD.D10.EraseType3_TypicalTime_count + 1u)* block_erase_unit[JEDEC_Basic.Params.Param_DWORD.D10.EraseType3_TypicalTime_units];
3418e2ea:	4b5a      	ldr	r3, [pc, #360]	@ (3418e454 <SFDP_BuildGenericDriver+0x318>)
3418e2ec:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
3418e2f0:	f3c3 0303 	ubfx	r3, r3, #0, #4
3418e2f4:	b2db      	uxtb	r3, r3
3418e2f6:	461a      	mov	r2, r3
3418e2f8:	4b56      	ldr	r3, [pc, #344]	@ (3418e454 <SFDP_BuildGenericDriver+0x318>)
3418e2fa:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
3418e2fe:	f3c3 0384 	ubfx	r3, r3, #2, #5
3418e302:	b2db      	uxtb	r3, r3
3418e304:	3301      	adds	r3, #1
3418e306:	fb02 f303 	mul.w	r3, r2, r3
3418e30a:	4a52      	ldr	r2, [pc, #328]	@ (3418e454 <SFDP_BuildGenericDriver+0x318>)
3418e30c:	8d52      	ldrh	r2, [r2, #42]	@ 0x2a
3418e30e:	f3c2 12c1 	ubfx	r2, r2, #7, #2
3418e312:	b2d2      	uxtb	r2, r2
3418e314:	4611      	mov	r1, r2
3418e316:	4a50      	ldr	r2, [pc, #320]	@ (3418e458 <SFDP_BuildGenericDriver+0x31c>)
3418e318:	f832 2011 	ldrh.w	r2, [r2, r1, lsl #1]
3418e31c:	fb03 f202 	mul.w	r2, r3, r2
3418e320:	687b      	ldr	r3, [r7, #4]
3418e322:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  }

  if (Object->sfdp_private.DriverInfo.EraseType4Command != 0x0u)
3418e326:	687b      	ldr	r3, [r7, #4]
3418e328:	f893 307e 	ldrb.w	r3, [r3, #126]	@ 0x7e
3418e32c:	2b00      	cmp	r3, #0
3418e32e:	d01e      	beq.n	3418e36e <SFDP_BuildGenericDriver+0x232>
  {
    Object->sfdp_private.DriverInfo.EraseType4Timing   = (uint32_t)JEDEC_Basic.Params.Param_DWORD.D10.MutliplierEraseTime * (JEDEC_Basic.Params.Param_DWORD.D10.EraseType4_TypicalTime_count + 1u)* block_erase_unit[JEDEC_Basic.Params.Param_DWORD.D10.EraseType4_TypicalTime_units];
3418e330:	4b48      	ldr	r3, [pc, #288]	@ (3418e454 <SFDP_BuildGenericDriver+0x318>)
3418e332:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
3418e336:	f3c3 0303 	ubfx	r3, r3, #0, #4
3418e33a:	b2db      	uxtb	r3, r3
3418e33c:	461a      	mov	r2, r3
3418e33e:	4b45      	ldr	r3, [pc, #276]	@ (3418e454 <SFDP_BuildGenericDriver+0x318>)
3418e340:	f893 302b 	ldrb.w	r3, [r3, #43]	@ 0x2b
3418e344:	f3c3 0344 	ubfx	r3, r3, #1, #5
3418e348:	b2db      	uxtb	r3, r3
3418e34a:	3301      	adds	r3, #1
3418e34c:	fb02 f303 	mul.w	r3, r2, r3
3418e350:	4a40      	ldr	r2, [pc, #256]	@ (3418e454 <SFDP_BuildGenericDriver+0x318>)
3418e352:	f892 202b 	ldrb.w	r2, [r2, #43]	@ 0x2b
3418e356:	f3c2 1281 	ubfx	r2, r2, #6, #2
3418e35a:	b2d2      	uxtb	r2, r2
3418e35c:	4611      	mov	r1, r2
3418e35e:	4a3e      	ldr	r2, [pc, #248]	@ (3418e458 <SFDP_BuildGenericDriver+0x31c>)
3418e360:	f832 2011 	ldrh.w	r2, [r2, r1, lsl #1]
3418e364:	fb03 f202 	mul.w	r2, r3, r2
3418e368:	687b      	ldr	r3, [r7, #4]
3418e36a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  }

  Object->sfdp_private.DriverInfo.EraseChipTiming   = JEDEC_Basic.Params.Param_DWORD.D10.MutliplierEraseTime * (JEDEC_Basic.Params.Param_DWORD.D11.ChipErase_TypicalTime_count + 1u)* chip_erase_unit[JEDEC_Basic.Params.Param_DWORD.D11.ChipErase_TypicalTime_units];
3418e36e:	4b39      	ldr	r3, [pc, #228]	@ (3418e454 <SFDP_BuildGenericDriver+0x318>)
3418e370:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
3418e374:	f3c3 0303 	ubfx	r3, r3, #0, #4
3418e378:	b2db      	uxtb	r3, r3
3418e37a:	461a      	mov	r2, r3
3418e37c:	4b35      	ldr	r3, [pc, #212]	@ (3418e454 <SFDP_BuildGenericDriver+0x318>)
3418e37e:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
3418e382:	f3c3 0304 	ubfx	r3, r3, #0, #5
3418e386:	b2db      	uxtb	r3, r3
3418e388:	3301      	adds	r3, #1
3418e38a:	fb02 f303 	mul.w	r3, r2, r3
3418e38e:	4a31      	ldr	r2, [pc, #196]	@ (3418e454 <SFDP_BuildGenericDriver+0x318>)
3418e390:	f892 202f 	ldrb.w	r2, [r2, #47]	@ 0x2f
3418e394:	f3c2 1241 	ubfx	r2, r2, #5, #2
3418e398:	b2d2      	uxtb	r2, r2
3418e39a:	4611      	mov	r1, r2
3418e39c:	4a2f      	ldr	r2, [pc, #188]	@ (3418e45c <SFDP_BuildGenericDriver+0x320>)
3418e39e:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
3418e3a2:	fb03 f202 	mul.w	r2, r3, r2
3418e3a6:	687b      	ldr	r3, [r7, #4]
3418e3a8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
   *   WIP/WEL : write in progress/ write enable management
   * ------------------------------------------------------
   */
  /* This bit definition is maintained for legacy compatibility only. New system implementations
  should refer to 6.4.19 for a full definition of volatile and non-volatile behavior. */
  Object->sfdp_private.DriverInfo.ReadWELCommand = SFDP_DRIVER_READ_STATUS_REGISTER_COMMAND;
3418e3ac:	687b      	ldr	r3, [r7, #4]
3418e3ae:	2205      	movs	r2, #5
3418e3b0:	f883 2071 	strb.w	r2, [r3, #113]	@ 0x71
  Object->sfdp_private.DriverInfo.ReadWIPCommand = SFDP_DRIVER_READ_STATUS_REGISTER_COMMAND;
3418e3b4:	687b      	ldr	r3, [r7, #4]
3418e3b6:	2205      	movs	r2, #5
3418e3b8:	f883 206c 	strb.w	r2, [r3, #108]	@ 0x6c
  if (JEDEC_Basic.Params.Param_DWORD.D1.WriteEnableInstructionVolatileRegister == 0u)
3418e3bc:	4b25      	ldr	r3, [pc, #148]	@ (3418e454 <SFDP_BuildGenericDriver+0x318>)
3418e3be:	791b      	ldrb	r3, [r3, #4]
3418e3c0:	f003 0310 	and.w	r3, r3, #16
3418e3c4:	b2db      	uxtb	r3, r3
3418e3c6:	2b00      	cmp	r3, #0
3418e3c8:	d104      	bne.n	3418e3d4 <SFDP_BuildGenericDriver+0x298>
  {
    Object->sfdp_private.DriverInfo.WriteWELCommand = SFDP_DRIVER_WRITE_ENABLE_50H_COMMAND;
3418e3ca:	687b      	ldr	r3, [r7, #4]
3418e3cc:	2250      	movs	r2, #80	@ 0x50
3418e3ce:	f883 2070 	strb.w	r2, [r3, #112]	@ 0x70
3418e3d2:	e003      	b.n	3418e3dc <SFDP_BuildGenericDriver+0x2a0>
  }
  else
  {
    Object->sfdp_private.DriverInfo.WriteWELCommand = SFDP_DRIVER_WRITE_ENABLE_06H_COMMAND;
3418e3d4:	687b      	ldr	r3, [r7, #4]
3418e3d6:	2206      	movs	r2, #6
3418e3d8:	f883 2070 	strb.w	r2, [r3, #112]	@ 0x70
  /* Volatile or Non-Volatile Register and Write Enable Instruction for Status Register 1
     The instruction 01h is typically used to write status register 1 which contains Block Protection (BP) and other bits. Status register 1 is written by the first data byte following the instruction 01h. The protection bits must be written to zero to enable writes/erases to the device.
     This field describes how to modify the writable bits in status register 1 in either a volatile or non-volatile manner. Bits 1:0 in status register 1 are de-facto standard write enable and busy status and are excluded from the definitions below.
  */
  /* xxx_xxx1b: Non-Volatile Status Register 1, powers-up to last written value, use instruction 06h to enable write */
  if ((JEDEC_Basic.Params.Param_DWORD.D16.VolatileNonVolatileRegister_WriteEnable & 0x1u) != 0u)
3418e3dc:	4b1d      	ldr	r3, [pc, #116]	@ (3418e454 <SFDP_BuildGenericDriver+0x318>)
3418e3de:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
3418e3e2:	f3c3 0306 	ubfx	r3, r3, #0, #7
3418e3e6:	b2db      	uxtb	r3, r3
3418e3e8:	f003 0301 	and.w	r3, r3, #1
3418e3ec:	2b00      	cmp	r3, #0
3418e3ee:	d004      	beq.n	3418e3fa <SFDP_BuildGenericDriver+0x2be>
  {
    Object->sfdp_private.DriverInfo.WriteWELCommand = SFDP_DRIVER_WRITE_ENABLE_06H_COMMAND;
3418e3f0:	687b      	ldr	r3, [r7, #4]
3418e3f2:	2206      	movs	r2, #6
3418e3f4:	f883 2070 	strb.w	r2, [r3, #112]	@ 0x70
3418e3f8:	e046      	b.n	3418e488 <SFDP_BuildGenericDriver+0x34c>
  }
  /* xxx_xx1xb: Volatile Status Register 1, status register powers-up with bits set to "1"s, use instruction 06h to enable write */
  else if ((JEDEC_Basic.Params.Param_DWORD.D16.VolatileNonVolatileRegister_WriteEnable & 0x02u) != 0u)
3418e3fa:	4b16      	ldr	r3, [pc, #88]	@ (3418e454 <SFDP_BuildGenericDriver+0x318>)
3418e3fc:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
3418e400:	f3c3 0306 	ubfx	r3, r3, #0, #7
3418e404:	b2db      	uxtb	r3, r3
3418e406:	f003 0302 	and.w	r3, r3, #2
3418e40a:	2b00      	cmp	r3, #0
3418e40c:	d004      	beq.n	3418e418 <SFDP_BuildGenericDriver+0x2dc>
  {
    Object->sfdp_private.DriverInfo.WriteWELCommand = SFDP_DRIVER_WRITE_ENABLE_06H_COMMAND;
3418e40e:	687b      	ldr	r3, [r7, #4]
3418e410:	2206      	movs	r2, #6
3418e412:	f883 2070 	strb.w	r2, [r3, #112]	@ 0x70
3418e416:	e037      	b.n	3418e488 <SFDP_BuildGenericDriver+0x34c>
  }
  /* xxx_x1xxb: Volatile Status Register 1, status register powers-up with bits set to "1"s, use instruction 50h to enable write */
  else if ((JEDEC_Basic.Params.Param_DWORD.D16.VolatileNonVolatileRegister_WriteEnable & 0x04u) != 0u)
3418e418:	4b0e      	ldr	r3, [pc, #56]	@ (3418e454 <SFDP_BuildGenericDriver+0x318>)
3418e41a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
3418e41e:	f3c3 0306 	ubfx	r3, r3, #0, #7
3418e422:	b2db      	uxtb	r3, r3
3418e424:	f003 0304 	and.w	r3, r3, #4
3418e428:	2b00      	cmp	r3, #0
3418e42a:	d004      	beq.n	3418e436 <SFDP_BuildGenericDriver+0x2fa>
  {
    Object->sfdp_private.DriverInfo.WriteWELCommand = SFDP_DRIVER_WRITE_ENABLE_50H_COMMAND;
3418e42c:	687b      	ldr	r3, [r7, #4]
3418e42e:	2250      	movs	r2, #80	@ 0x50
3418e430:	f883 2070 	strb.w	r2, [r3, #112]	@ 0x70
3418e434:	e028      	b.n	3418e488 <SFDP_BuildGenericDriver+0x34c>
  }
  /* xxx_1xxxb: Non-Volatile/Volatile status register 1 powers-up to last written value in the non-volatile status register,
     use instruction 06h to enable write to non-volatile status register. Volatile status register may be activated after
     power-up to override the non-volatile status register, use instruction 50h to enable write and activate the volatile
     status register.*/
  else if ((JEDEC_Basic.Params.Param_DWORD.D16.VolatileNonVolatileRegister_WriteEnable & 0x08u) != 0u)
3418e436:	4b07      	ldr	r3, [pc, #28]	@ (3418e454 <SFDP_BuildGenericDriver+0x318>)
3418e438:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
3418e43c:	f3c3 0306 	ubfx	r3, r3, #0, #7
3418e440:	b2db      	uxtb	r3, r3
3418e442:	f003 0308 	and.w	r3, r3, #8
3418e446:	2b00      	cmp	r3, #0
3418e448:	d00a      	beq.n	3418e460 <SFDP_BuildGenericDriver+0x324>
  {
    Object->sfdp_private.DriverInfo.WriteWELCommand = SFDP_DRIVER_WRITE_ENABLE_06H_COMMAND;
3418e44a:	687b      	ldr	r3, [r7, #4]
3418e44c:	2206      	movs	r2, #6
3418e44e:	f883 2070 	strb.w	r2, [r3, #112]	@ 0x70
3418e452:	e019      	b.n	3418e488 <SFDP_BuildGenericDriver+0x34c>
3418e454:	34180864 	.word	0x34180864
3418e458:	3418fc30 	.word	0x3418fc30
3418e45c:	3418fc38 	.word	0x3418fc38
  }
  /* xx1_xxxxb: Status Register 1 contains a mix of volatile and non-volatile bits. The 06h instruction is used to
     enable writing of the register.*/
  else if ((JEDEC_Basic.Params.Param_DWORD.D16.VolatileNonVolatileRegister_WriteEnable & 0x10u) != 0u)
3418e460:	4b66      	ldr	r3, [pc, #408]	@ (3418e5fc <SFDP_BuildGenericDriver+0x4c0>)
3418e462:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
3418e466:	f3c3 0306 	ubfx	r3, r3, #0, #7
3418e46a:	b2db      	uxtb	r3, r3
3418e46c:	f003 0310 	and.w	r3, r3, #16
3418e470:	2b00      	cmp	r3, #0
3418e472:	d004      	beq.n	3418e47e <SFDP_BuildGenericDriver+0x342>
  {
    Object->sfdp_private.DriverInfo.WriteWELCommand = SFDP_DRIVER_WRITE_ENABLE_06H_COMMAND;
3418e474:	687b      	ldr	r3, [r7, #4]
3418e476:	2206      	movs	r2, #6
3418e478:	f883 2070 	strb.w	r2, [r3, #112]	@ 0x70
3418e47c:	e004      	b.n	3418e488 <SFDP_BuildGenericDriver+0x34c>
     1xx_xxxxb: Reserved
     NOTE If the status register is read-only then this field will contain all zeros in bits 4:0.
  */
  else
  {
    retr = EXTMEM_SFDP_ERROR_JEDECBASIC_D16;
3418e47e:	230a      	movs	r3, #10
3418e480:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    goto error;
3418e484:	f000 bc2e 	b.w	3418ece4 <SFDP_BuildGenericDriver+0xba8>
  }

  if(0u != (Object->sfdp_private.Sfdp_table_mask & (uint32_t)SFDP_PARAMID_STATUS_CONTROL_CONFIG_REGISTER_MAP))
3418e488:	687b      	ldr	r3, [r7, #4]
3418e48a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
3418e48e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
3418e492:	2b00      	cmp	r3, #0
3418e494:	d078      	beq.n	3418e588 <SFDP_BuildGenericDriver+0x44c>
  {
    /* WIP */
    if (0u != JEDEC_SCCR_Map.Param_DWORD.D5.WIPBitAvailable)
3418e496:	4b5a      	ldr	r3, [pc, #360]	@ (3418e600 <SFDP_BuildGenericDriver+0x4c4>)
3418e498:	7cdb      	ldrb	r3, [r3, #19]
3418e49a:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
3418e49e:	b2db      	uxtb	r3, r3
3418e4a0:	2b00      	cmp	r3, #0
3418e4a2:	d034      	beq.n	3418e50e <SFDP_BuildGenericDriver+0x3d2>
    {
      Object->sfdp_private.DriverInfo.ReadWIPCommand  = (uint8_t)JEDEC_SCCR_Map.Param_DWORD.D5.CommandReadAccess;
3418e4a4:	4b56      	ldr	r3, [pc, #344]	@ (3418e600 <SFDP_BuildGenericDriver+0x4c4>)
3418e4a6:	7c5a      	ldrb	r2, [r3, #17]
3418e4a8:	687b      	ldr	r3, [r7, #4]
3418e4aa:	f883 206c 	strb.w	r2, [r3, #108]	@ 0x6c
      Object->sfdp_private.DriverInfo.WIPPosition     = JEDEC_SCCR_Map.Param_DWORD.D5.WIPBitLocationRegister;
3418e4ae:	4b54      	ldr	r3, [pc, #336]	@ (3418e600 <SFDP_BuildGenericDriver+0x4c4>)
3418e4b0:	7cdb      	ldrb	r3, [r3, #19]
3418e4b2:	f3c3 0302 	ubfx	r3, r3, #0, #3
3418e4b6:	b2db      	uxtb	r3, r3
3418e4b8:	461a      	mov	r2, r3
3418e4ba:	687b      	ldr	r3, [r7, #4]
3418e4bc:	f883 206d 	strb.w	r2, [r3, #109]	@ 0x6d
      Object->sfdp_private.DriverInfo.WIPBusyPolarity = (uint8_t)JEDEC_SCCR_Map.Param_DWORD.D5.WIPpolarity;
3418e4c0:	4b4f      	ldr	r3, [pc, #316]	@ (3418e600 <SFDP_BuildGenericDriver+0x4c4>)
3418e4c2:	7cdb      	ldrb	r3, [r3, #19]
3418e4c4:	f3c3 1380 	ubfx	r3, r3, #6, #1
3418e4c8:	b2db      	uxtb	r3, r3
3418e4ca:	461a      	mov	r2, r3
3418e4cc:	687b      	ldr	r3, [r7, #4]
3418e4ce:	f883 206e 	strb.w	r2, [r3, #110]	@ 0x6e
      Object->sfdp_private.DriverInfo.WIPPosition     = JEDEC_SCCR_Map.Param_DWORD.D5.WIPBitLocationRegister;
3418e4d2:	4b4b      	ldr	r3, [pc, #300]	@ (3418e600 <SFDP_BuildGenericDriver+0x4c4>)
3418e4d4:	7cdb      	ldrb	r3, [r3, #19]
3418e4d6:	f3c3 0302 	ubfx	r3, r3, #0, #3
3418e4da:	b2db      	uxtb	r3, r3
3418e4dc:	461a      	mov	r2, r3
3418e4de:	687b      	ldr	r3, [r7, #4]
3418e4e0:	f883 206d 	strb.w	r2, [r3, #109]	@ 0x6d

      if (0u != JEDEC_SCCR_Map.Param_DWORD.D5.BitAccessedByCommandsUsingAddress)
3418e4e4:	4b46      	ldr	r3, [pc, #280]	@ (3418e600 <SFDP_BuildGenericDriver+0x4c4>)
3418e4e6:	7cdb      	ldrb	r3, [r3, #19]
3418e4e8:	f003 0310 	and.w	r3, r3, #16
3418e4ec:	b2db      	uxtb	r3, r3
3418e4ee:	2b00      	cmp	r3, #0
3418e4f0:	d009      	beq.n	3418e506 <SFDP_BuildGenericDriver+0x3ca>
      {
        /* Address management */
        Object->sfdp_private.DriverInfo.WIPAddress  = (uint8_t)JEDEC_SCCR_Map.Param_DWORD.D5.LocalAddressForWIP;
3418e4f2:	4b43      	ldr	r3, [pc, #268]	@ (3418e600 <SFDP_BuildGenericDriver+0x4c4>)
3418e4f4:	7cdb      	ldrb	r3, [r3, #19]
3418e4f6:	f3c3 03c0 	ubfx	r3, r3, #3, #1
3418e4fa:	b2db      	uxtb	r3, r3
3418e4fc:	461a      	mov	r2, r3
3418e4fe:	687b      	ldr	r3, [r7, #4]
3418e500:	f883 206f 	strb.w	r2, [r3, #111]	@ 0x6f
3418e504:	e003      	b.n	3418e50e <SFDP_BuildGenericDriver+0x3d2>
      }
      else
      {
        /* in that case there is no address to manage, the value EXTMEM_ADDRESS_NONE is used to detect the difference */
        Object->sfdp_private.DriverInfo.WIPAddress = EXTMEM_ADDRESS_NONE;
3418e506:	687b      	ldr	r3, [r7, #4]
3418e508:	22ff      	movs	r2, #255	@ 0xff
3418e50a:	f883 206f 	strb.w	r2, [r3, #111]	@ 0x6f
      }
    }

    /* WEL */
    if (0u != JEDEC_SCCR_Map.Param_DWORD.D6.WELBitAvailable)
3418e50e:	4b3c      	ldr	r3, [pc, #240]	@ (3418e600 <SFDP_BuildGenericDriver+0x4c4>)
3418e510:	7ddb      	ldrb	r3, [r3, #23]
3418e512:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
3418e516:	b2db      	uxtb	r3, r3
3418e518:	2b00      	cmp	r3, #0
3418e51a:	d073      	beq.n	3418e604 <SFDP_BuildGenericDriver+0x4c8>
    {
      Object->sfdp_private.DriverInfo.ReadWELCommand  = (uint8_t)JEDEC_SCCR_Map.Param_DWORD.D6.CommandReadAccess;
3418e51c:	4b38      	ldr	r3, [pc, #224]	@ (3418e600 <SFDP_BuildGenericDriver+0x4c4>)
3418e51e:	7d5a      	ldrb	r2, [r3, #21]
3418e520:	687b      	ldr	r3, [r7, #4]
3418e522:	f883 2071 	strb.w	r2, [r3, #113]	@ 0x71
      Object->sfdp_private.DriverInfo.WELPosition     = JEDEC_SCCR_Map.Param_DWORD.D6.WELBitLocationRegister;
3418e526:	4b36      	ldr	r3, [pc, #216]	@ (3418e600 <SFDP_BuildGenericDriver+0x4c4>)
3418e528:	7ddb      	ldrb	r3, [r3, #23]
3418e52a:	f3c3 0302 	ubfx	r3, r3, #0, #3
3418e52e:	b2db      	uxtb	r3, r3
3418e530:	461a      	mov	r2, r3
3418e532:	687b      	ldr	r3, [r7, #4]
3418e534:	f883 2072 	strb.w	r2, [r3, #114]	@ 0x72
      Object->sfdp_private.DriverInfo.WELBusyPolarity = (uint8_t)JEDEC_SCCR_Map.Param_DWORD.D6.WELpolarity;
3418e538:	4b31      	ldr	r3, [pc, #196]	@ (3418e600 <SFDP_BuildGenericDriver+0x4c4>)
3418e53a:	7ddb      	ldrb	r3, [r3, #23]
3418e53c:	f3c3 1380 	ubfx	r3, r3, #6, #1
3418e540:	b2db      	uxtb	r3, r3
3418e542:	461a      	mov	r2, r3
3418e544:	687b      	ldr	r3, [r7, #4]
3418e546:	f883 2073 	strb.w	r2, [r3, #115]	@ 0x73
      Object->sfdp_private.DriverInfo.WELPosition     = JEDEC_SCCR_Map.Param_DWORD.D6.WELBitLocationRegister;
3418e54a:	4b2d      	ldr	r3, [pc, #180]	@ (3418e600 <SFDP_BuildGenericDriver+0x4c4>)
3418e54c:	7ddb      	ldrb	r3, [r3, #23]
3418e54e:	f3c3 0302 	ubfx	r3, r3, #0, #3
3418e552:	b2db      	uxtb	r3, r3
3418e554:	461a      	mov	r2, r3
3418e556:	687b      	ldr	r3, [r7, #4]
3418e558:	f883 2072 	strb.w	r2, [r3, #114]	@ 0x72

      if (0u != JEDEC_SCCR_Map.Param_DWORD.D5.BitAccessedByCommandsUsingAddress)
3418e55c:	4b28      	ldr	r3, [pc, #160]	@ (3418e600 <SFDP_BuildGenericDriver+0x4c4>)
3418e55e:	7cdb      	ldrb	r3, [r3, #19]
3418e560:	f003 0310 	and.w	r3, r3, #16
3418e564:	b2db      	uxtb	r3, r3
3418e566:	2b00      	cmp	r3, #0
3418e568:	d009      	beq.n	3418e57e <SFDP_BuildGenericDriver+0x442>
      {
        /* Address management */
        Object->sfdp_private.DriverInfo.WELAddress  = (uint8_t)JEDEC_SCCR_Map.Param_DWORD.D6.WELLocalAddress;
3418e56a:	4b25      	ldr	r3, [pc, #148]	@ (3418e600 <SFDP_BuildGenericDriver+0x4c4>)
3418e56c:	7ddb      	ldrb	r3, [r3, #23]
3418e56e:	f3c3 03c0 	ubfx	r3, r3, #3, #1
3418e572:	b2db      	uxtb	r3, r3
3418e574:	461a      	mov	r2, r3
3418e576:	687b      	ldr	r3, [r7, #4]
3418e578:	f883 2074 	strb.w	r2, [r3, #116]	@ 0x74
3418e57c:	e042      	b.n	3418e604 <SFDP_BuildGenericDriver+0x4c8>
      }
      else
      {
        /* in that case there is no address to manage, the value EXTMEM_ADDRESS_NONE is used to detect the difference */
        Object->sfdp_private.DriverInfo.WELAddress = EXTMEM_ADDRESS_NONE;
3418e57e:	687b      	ldr	r3, [r7, #4]
3418e580:	22ff      	movs	r2, #255	@ 0xff
3418e582:	f883 2074 	strb.w	r2, [r3, #116]	@ 0x74
3418e586:	e03d      	b.n	3418e604 <SFDP_BuildGenericDriver+0x4c8>
      }
    }
  }
  else
  {
      Object->sfdp_private.DriverInfo.WELPosition     = 1;
3418e588:	687b      	ldr	r3, [r7, #4]
3418e58a:	2201      	movs	r2, #1
3418e58c:	f883 2072 	strb.w	r2, [r3, #114]	@ 0x72
      Object->sfdp_private.DriverInfo.WELBusyPolarity = 0;
3418e590:	687b      	ldr	r3, [r7, #4]
3418e592:	2200      	movs	r2, #0
3418e594:	f883 2073 	strb.w	r2, [r3, #115]	@ 0x73

      /*
       *   WIP : Status register read management
       *         Basic D14 Status register Polling device Busy
       */
      if (0x01u == (JEDEC_Basic.Params.Param_DWORD.D14.StatusRegister &  0x01u))
3418e598:	4b18      	ldr	r3, [pc, #96]	@ (3418e5fc <SFDP_BuildGenericDriver+0x4c0>)
3418e59a:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
3418e59e:	f3c3 0385 	ubfx	r3, r3, #2, #6
3418e5a2:	b2db      	uxtb	r3, r3
3418e5a4:	f003 0301 	and.w	r3, r3, #1
3418e5a8:	2b00      	cmp	r3, #0
3418e5aa:	d00c      	beq.n	3418e5c6 <SFDP_BuildGenericDriver+0x48a>
      {
        /* xx_xxx1b: Use of legacy polling is supported by reading the Status Register with 05h instruction
           and checking WIP bit[0] (0=ready; 1=busy). */
        Object->sfdp_private.DriverInfo.ReadWIPCommand = SFDP_DRIVER_READ_STATUS_REGISTER_COMMAND;
3418e5ac:	687b      	ldr	r3, [r7, #4]
3418e5ae:	2205      	movs	r2, #5
3418e5b0:	f883 206c 	strb.w	r2, [r3, #108]	@ 0x6c
        Object->sfdp_private.DriverInfo.WIPPosition = 0u;
3418e5b4:	687b      	ldr	r3, [r7, #4]
3418e5b6:	2200      	movs	r2, #0
3418e5b8:	f883 206d 	strb.w	r2, [r3, #109]	@ 0x6d
        Object->sfdp_private.DriverInfo.WIPBusyPolarity = 0u;
3418e5bc:	687b      	ldr	r3, [r7, #4]
3418e5be:	2200      	movs	r2, #0
3418e5c0:	f883 206e 	strb.w	r2, [r3, #110]	@ 0x6e
3418e5c4:	e01e      	b.n	3418e604 <SFDP_BuildGenericDriver+0x4c8>
      }
      else if (0x02u == (JEDEC_Basic.Params.Param_DWORD.D14.StatusRegister &  0x02u))
3418e5c6:	4b0d      	ldr	r3, [pc, #52]	@ (3418e5fc <SFDP_BuildGenericDriver+0x4c0>)
3418e5c8:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
3418e5cc:	f3c3 0385 	ubfx	r3, r3, #2, #6
3418e5d0:	b2db      	uxtb	r3, r3
3418e5d2:	f003 0302 	and.w	r3, r3, #2
3418e5d6:	2b00      	cmp	r3, #0
3418e5d8:	d00c      	beq.n	3418e5f4 <SFDP_BuildGenericDriver+0x4b8>
      {
        /* xx_xx1xb: Bit 7 of the Flag Status Register may be polled any time a Program, Erase, Suspend/Resume
           command is issued, or after a Reset command while the device is busy. The read instruction is 70h.
           Flag Status Register bit definitions: bit[7]: Program or erase controller status (0=busy; 1=ready)*/
        Object->sfdp_private.DriverInfo.ReadWIPCommand = 0x70;
3418e5da:	687b      	ldr	r3, [r7, #4]
3418e5dc:	2270      	movs	r2, #112	@ 0x70
3418e5de:	f883 206c 	strb.w	r2, [r3, #108]	@ 0x6c
        Object->sfdp_private.DriverInfo.WIPPosition = 7u;
3418e5e2:	687b      	ldr	r3, [r7, #4]
3418e5e4:	2207      	movs	r2, #7
3418e5e6:	f883 206d 	strb.w	r2, [r3, #109]	@ 0x6d
        Object->sfdp_private.DriverInfo.WIPBusyPolarity = 0u;
3418e5ea:	687b      	ldr	r3, [r7, #4]
3418e5ec:	2200      	movs	r2, #0
3418e5ee:	f883 206e 	strb.w	r2, [r3, #110]	@ 0x6e
3418e5f2:	e007      	b.n	3418e604 <SFDP_BuildGenericDriver+0x4c8>
      }
      else
      {
          retr = EXTMEM_SFDP_ERROR_JEDECBASIC_D14;
3418e5f4:	2309      	movs	r3, #9
3418e5f6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
          goto error;
3418e5fa:	e373      	b.n	3418ece4 <SFDP_BuildGenericDriver+0xba8>
3418e5fc:	34180864 	.word	0x34180864
3418e600:	341808e4 	.word	0x341808e4
      }
  }

  /* Set default value for Read instruction */
  Object->sfdp_private.DriverInfo.ReadInstruction     = SFDP_DRIVER_READ_COMMAND;
3418e604:	687b      	ldr	r3, [r7, #4]
3418e606:	2203      	movs	r2, #3
3418e608:	f883 2076 	strb.w	r2, [r3, #118]	@ 0x76

  /* ---------------------------------------------------
   *  command based on SFDP_PARAMID_BASIC_SPIPROTOCOL
   * ---------------------------------------------------
   */
  if (((Object->sfdp_private.Sfdp_table_mask & (uint32_t)SFDP_PARAMID_BASIC_SPIPROTOCOL)
3418e60c:	687b      	ldr	r3, [r7, #4]
3418e60e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
3418e612:	f003 0308 	and.w	r3, r3, #8
3418e616:	2b00      	cmp	r3, #0
3418e618:	f000 80af 	beq.w	3418e77a <SFDP_BuildGenericDriver+0x63e>
       == (uint32_t)SFDP_PARAMID_BASIC_SPIPROTOCOL)
      && (Object->sfdp_private.Config < EXTMEM_LINK_CONFIG_8LINES))
3418e61c:	687b      	ldr	r3, [r7, #4]
3418e61e:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
3418e622:	2b02      	cmp	r3, #2
3418e624:	f200 80a9 	bhi.w	3418e77a <SFDP_BuildGenericDriver+0x63e>
  {
    dummyCycles = 0;
3418e628:	2300      	movs	r3, #0
3418e62a:	617b      	str	r3, [r7, #20]
    Object->sfdp_private.DriverInfo.SpiPhyLink = PHY_LINK_1S1S1S;
3418e62c:	687b      	ldr	r3, [r7, #4]
3418e62e:	2200      	movs	r2, #0
3418e630:	f883 2064 	strb.w	r2, [r3, #100]	@ 0x64

    if (Object->sfdp_private.Config > EXTMEM_LINK_CONFIG_1LINE)
3418e634:	687b      	ldr	r3, [r7, #4]
3418e636:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
3418e63a:	2b00      	cmp	r3, #0
3418e63c:	d04c      	beq.n	3418e6d8 <SFDP_BuildGenericDriver+0x59c>
    {
      /* control if read 1s1s2s is available */
      if (JEDEC_Basic.Params.Param_DWORD.D4._1S1S2S_FastReadInstruction != 0u)
3418e63e:	4baa      	ldr	r3, [pc, #680]	@ (3418e8e8 <SFDP_BuildGenericDriver+0x7ac>)
3418e640:	7c5b      	ldrb	r3, [r3, #17]
3418e642:	2b00      	cmp	r3, #0
3418e644:	d015      	beq.n	3418e672 <SFDP_BuildGenericDriver+0x536>
      {
        dummyCycles = JEDEC_Basic.Params.Param_DWORD.D4._1S1S2S_DummyClock + JEDEC_Basic.Params.Param_DWORD.D4._1S1S2S_ModeClock;
3418e646:	4ba8      	ldr	r3, [pc, #672]	@ (3418e8e8 <SFDP_BuildGenericDriver+0x7ac>)
3418e648:	7c1b      	ldrb	r3, [r3, #16]
3418e64a:	f3c3 0304 	ubfx	r3, r3, #0, #5
3418e64e:	b2db      	uxtb	r3, r3
3418e650:	461a      	mov	r2, r3
3418e652:	4ba5      	ldr	r3, [pc, #660]	@ (3418e8e8 <SFDP_BuildGenericDriver+0x7ac>)
3418e654:	7c1b      	ldrb	r3, [r3, #16]
3418e656:	f3c3 1342 	ubfx	r3, r3, #5, #3
3418e65a:	b2db      	uxtb	r3, r3
3418e65c:	4413      	add	r3, r2
3418e65e:	617b      	str	r3, [r7, #20]
        Object->sfdp_private.DriverInfo.ReadInstruction = (uint8_t)JEDEC_Basic.Params.Param_DWORD.D4._1S1S2S_FastReadInstruction;
3418e660:	4ba1      	ldr	r3, [pc, #644]	@ (3418e8e8 <SFDP_BuildGenericDriver+0x7ac>)
3418e662:	7c5a      	ldrb	r2, [r3, #17]
3418e664:	687b      	ldr	r3, [r7, #4]
3418e666:	f883 2076 	strb.w	r2, [r3, #118]	@ 0x76
        Object->sfdp_private.DriverInfo.SpiPhyLink = PHY_LINK_1S1S2S;
3418e66a:	687b      	ldr	r3, [r7, #4]
3418e66c:	2201      	movs	r2, #1
3418e66e:	f883 2064 	strb.w	r2, [r3, #100]	@ 0x64
      }

      /* control if read 1S2S2S is available */
      if (JEDEC_Basic.Params.Param_DWORD.D4._1S2S2S_FastReadInstruction != 0u)
3418e672:	4b9d      	ldr	r3, [pc, #628]	@ (3418e8e8 <SFDP_BuildGenericDriver+0x7ac>)
3418e674:	7cdb      	ldrb	r3, [r3, #19]
3418e676:	2b00      	cmp	r3, #0
3418e678:	d015      	beq.n	3418e6a6 <SFDP_BuildGenericDriver+0x56a>
      {
        dummyCycles = JEDEC_Basic.Params.Param_DWORD.D4._1S2S2S_DummyClock + JEDEC_Basic.Params.Param_DWORD.D4._1S2S2S_ModeClock;
3418e67a:	4b9b      	ldr	r3, [pc, #620]	@ (3418e8e8 <SFDP_BuildGenericDriver+0x7ac>)
3418e67c:	7c9b      	ldrb	r3, [r3, #18]
3418e67e:	f3c3 0304 	ubfx	r3, r3, #0, #5
3418e682:	b2db      	uxtb	r3, r3
3418e684:	461a      	mov	r2, r3
3418e686:	4b98      	ldr	r3, [pc, #608]	@ (3418e8e8 <SFDP_BuildGenericDriver+0x7ac>)
3418e688:	7c9b      	ldrb	r3, [r3, #18]
3418e68a:	f3c3 1342 	ubfx	r3, r3, #5, #3
3418e68e:	b2db      	uxtb	r3, r3
3418e690:	4413      	add	r3, r2
3418e692:	617b      	str	r3, [r7, #20]
        Object->sfdp_private.DriverInfo.ReadInstruction = (uint8_t)JEDEC_Basic.Params.Param_DWORD.D4._1S2S2S_FastReadInstruction;
3418e694:	4b94      	ldr	r3, [pc, #592]	@ (3418e8e8 <SFDP_BuildGenericDriver+0x7ac>)
3418e696:	7cda      	ldrb	r2, [r3, #19]
3418e698:	687b      	ldr	r3, [r7, #4]
3418e69a:	f883 2076 	strb.w	r2, [r3, #118]	@ 0x76
        Object->sfdp_private.DriverInfo.SpiPhyLink = PHY_LINK_1S2S2S;
3418e69e:	687b      	ldr	r3, [r7, #4]
3418e6a0:	2202      	movs	r2, #2
3418e6a2:	f883 2064 	strb.w	r2, [r3, #100]	@ 0x64
      }

      /* The memory work only in 2S2S2S */
      if (JEDEC_Basic.Params.Param_DWORD.D5._2S2S2S_FastReadSupport != 0u)
3418e6a6:	4b90      	ldr	r3, [pc, #576]	@ (3418e8e8 <SFDP_BuildGenericDriver+0x7ac>)
3418e6a8:	7d1b      	ldrb	r3, [r3, #20]
3418e6aa:	f003 0301 	and.w	r3, r3, #1
3418e6ae:	b2db      	uxtb	r3, r3
3418e6b0:	2b00      	cmp	r3, #0
3418e6b2:	d011      	beq.n	3418e6d8 <SFDP_BuildGenericDriver+0x59c>
      {
        dummyCycles = JEDEC_Basic.Params.Param_DWORD.D6._2S2S2S_DummyClock + JEDEC_Basic.Params.Param_DWORD.D6._2S2S2S_ModeClock;
3418e6b4:	4b8c      	ldr	r3, [pc, #560]	@ (3418e8e8 <SFDP_BuildGenericDriver+0x7ac>)
3418e6b6:	7e9b      	ldrb	r3, [r3, #26]
3418e6b8:	f3c3 0304 	ubfx	r3, r3, #0, #5
3418e6bc:	b2db      	uxtb	r3, r3
3418e6be:	461a      	mov	r2, r3
3418e6c0:	4b89      	ldr	r3, [pc, #548]	@ (3418e8e8 <SFDP_BuildGenericDriver+0x7ac>)
3418e6c2:	7e9b      	ldrb	r3, [r3, #26]
3418e6c4:	f3c3 1342 	ubfx	r3, r3, #5, #3
3418e6c8:	b2db      	uxtb	r3, r3
3418e6ca:	4413      	add	r3, r2
3418e6cc:	617b      	str	r3, [r7, #20]
        Object->sfdp_private.DriverInfo.ReadInstruction = (uint8_t)JEDEC_Basic.Params.Param_DWORD.D6._2S2S2S_FastReadInstruction;
3418e6ce:	4b86      	ldr	r3, [pc, #536]	@ (3418e8e8 <SFDP_BuildGenericDriver+0x7ac>)
3418e6d0:	7eda      	ldrb	r2, [r3, #27]
3418e6d2:	687b      	ldr	r3, [r7, #4]
3418e6d4:	f883 2076 	strb.w	r2, [r3, #118]	@ 0x76
      }
    }

    /* the command set is only based on this table */
    /* determine the best line configuration */
    if (Object->sfdp_private.Config > EXTMEM_LINK_CONFIG_2LINES)
3418e6d8:	687b      	ldr	r3, [r7, #4]
3418e6da:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
3418e6de:	2b01      	cmp	r3, #1
3418e6e0:	d92c      	bls.n	3418e73c <SFDP_BuildGenericDriver+0x600>
    {
      if (JEDEC_Basic.Params.Param_DWORD.D5._4S4S4S_FastReadSupport != 0u)
3418e6e2:	4b81      	ldr	r3, [pc, #516]	@ (3418e8e8 <SFDP_BuildGenericDriver+0x7ac>)
3418e6e4:	7d1b      	ldrb	r3, [r3, #20]
3418e6e6:	f003 0310 	and.w	r3, r3, #16
3418e6ea:	b2db      	uxtb	r3, r3
3418e6ec:	2b00      	cmp	r3, #0
3418e6ee:	d020      	beq.n	3418e732 <SFDP_BuildGenericDriver+0x5f6>
      {
        dummyCycles = JEDEC_Basic.Params.Param_DWORD.D7._4S4S4S_DummyClock + JEDEC_Basic.Params.Param_DWORD.D7._4S4S4S_ModeClock;
3418e6f0:	4b7d      	ldr	r3, [pc, #500]	@ (3418e8e8 <SFDP_BuildGenericDriver+0x7ac>)
3418e6f2:	7f9b      	ldrb	r3, [r3, #30]
3418e6f4:	f3c3 0304 	ubfx	r3, r3, #0, #5
3418e6f8:	b2db      	uxtb	r3, r3
3418e6fa:	461a      	mov	r2, r3
3418e6fc:	4b7a      	ldr	r3, [pc, #488]	@ (3418e8e8 <SFDP_BuildGenericDriver+0x7ac>)
3418e6fe:	7f9b      	ldrb	r3, [r3, #30]
3418e700:	f3c3 1342 	ubfx	r3, r3, #5, #3
3418e704:	b2db      	uxtb	r3, r3
3418e706:	4413      	add	r3, r2
3418e708:	617b      	str	r3, [r7, #20]
        Object->sfdp_private.DriverInfo.ReadInstruction = (uint8_t)JEDEC_Basic.Params.Param_DWORD.D7._4S4S4S_FastReadInstruction;
3418e70a:	4b77      	ldr	r3, [pc, #476]	@ (3418e8e8 <SFDP_BuildGenericDriver+0x7ac>)
3418e70c:	7fda      	ldrb	r2, [r3, #31]
3418e70e:	687b      	ldr	r3, [r7, #4]
3418e710:	f883 2076 	strb.w	r2, [r3, #118]	@ 0x76
        Object->sfdp_private.DriverInfo.SpiPhyLink = PHY_LINK_4S4S4S;
3418e714:	687b      	ldr	r3, [r7, #4]
3418e716:	2204      	movs	r2, #4
3418e718:	f883 2064 	strb.w	r2, [r3, #100]	@ 0x64

        retr = JEDEC_Basic_Manage4S4S4SEnableSequence(Object);
3418e71c:	6878      	ldr	r0, [r7, #4]
3418e71e:	f000 feeb 	bl	3418f4f8 <JEDEC_Basic_Manage4S4S4SEnableSequence>
3418e722:	4603      	mov	r3, r0
3418e724:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        if ( retr != EXTMEM_SFDP_OK)
3418e728:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
3418e72c:	2b00      	cmp	r3, #0
3418e72e:	f040 82d6 	bne.w	3418ecde <SFDP_BuildGenericDriver+0xba2>
      }
      else /* other configuration with more 4 lines */
      {
        /* not yet handled */
      }
      SAL_XSPI_SET_SFDPDUMMYCYLE(Object->sfdp_private.SALObject, (uint8_t)dummyCycles);
3418e732:	697b      	ldr	r3, [r7, #20]
3418e734:	b2da      	uxtb	r2, r3
3418e736:	687b      	ldr	r3, [r7, #4]
3418e738:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
#endif /* IS25WP032D_ENABLE_DTR */

    }

    /* Configure the link */
    if (HAL_OK != SAL_XSPI_MemoryConfig(&Object->sfdp_private.SALObject, PARAM_PHY_LINK, &Object->sfdp_private.DriverInfo.SpiPhyLink))
3418e73c:	687b      	ldr	r3, [r7, #4]
3418e73e:	f103 0008 	add.w	r0, r3, #8
3418e742:	687b      	ldr	r3, [r7, #4]
3418e744:	3364      	adds	r3, #100	@ 0x64
3418e746:	461a      	mov	r2, r3
3418e748:	2100      	movs	r1, #0
3418e74a:	f7fe fca5 	bl	3418d098 <SAL_XSPI_MemoryConfig>
3418e74e:	4603      	mov	r3, r0
3418e750:	2b00      	cmp	r3, #0
3418e752:	d003      	beq.n	3418e75c <SFDP_BuildGenericDriver+0x620>
    {
      retr = EXTMEM_SFDP_ERROR_DRIVER;
3418e754:	230c      	movs	r3, #12
3418e756:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      goto error;
3418e75a:	e2c3      	b.n	3418ece4 <SFDP_BuildGenericDriver+0xba8>
    }

    if (HAL_OK != SAL_XSPI_MemoryConfig(&Object->sfdp_private.SALObject, PARAM_DUMMY_CYCLES, &dummyCycles))
3418e75c:	687b      	ldr	r3, [r7, #4]
3418e75e:	3308      	adds	r3, #8
3418e760:	f107 0214 	add.w	r2, r7, #20
3418e764:	2101      	movs	r1, #1
3418e766:	4618      	mov	r0, r3
3418e768:	f7fe fc96 	bl	3418d098 <SAL_XSPI_MemoryConfig>
3418e76c:	4603      	mov	r3, r0
3418e76e:	2b00      	cmp	r3, #0
3418e770:	d003      	beq.n	3418e77a <SFDP_BuildGenericDriver+0x63e>
    {
      retr = EXTMEM_SFDP_ERROR_DRIVER;
3418e772:	230c      	movs	r3, #12
3418e774:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      goto error;
3418e778:	e2b4      	b.n	3418ece4 <SFDP_BuildGenericDriver+0xba8>
  /* -------------------------------------------------------------------------------------------------------------------
     If an octal DDR table is present and the target is 8D8D8D,
     when switch in octal DDR mode
     -------------------------------------------------------------------------------------------------------------------
  */
  if (((uint32_t)SFDP_PARAMID_OCTAL_DDR == (Object->sfdp_private.Sfdp_table_mask & (uint32_t)SFDP_PARAMID_OCTAL_DDR))
3418e77a:	687b      	ldr	r3, [r7, #4]
3418e77c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
3418e780:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
3418e784:	2b00      	cmp	r3, #0
3418e786:	d073      	beq.n	3418e870 <SFDP_BuildGenericDriver+0x734>
      && (EXTMEM_LINK_CONFIG_8LINES == Object->sfdp_private.Config))
3418e788:	687b      	ldr	r3, [r7, #4]
3418e78a:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
3418e78e:	2b03      	cmp	r3, #3
3418e790:	d16e      	bne.n	3418e870 <SFDP_BuildGenericDriver+0x734>
  {
    /* check if we are not already in octal mode */
    if (PHY_LINK_8D8D8D == Object->sfdp_private.DriverInfo.SpiPhyLink)
3418e792:	687b      	ldr	r3, [r7, #4]
3418e794:	f893 3064 	ldrb.w	r3, [r3, #100]	@ 0x64
3418e798:	2b09      	cmp	r3, #9
3418e79a:	d103      	bne.n	3418e7a4 <SFDP_BuildGenericDriver+0x668>
    {
      flag4byteAddress = 1u;
3418e79c:	2301      	movs	r3, #1
3418e79e:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
3418e7a2:	e044      	b.n	3418e82e <SFDP_BuildGenericDriver+0x6f2>
    }
    else
    {
      /* Execute the flash command sequence to switch in octal DDR */
      if (EXTMEM_SFDP_OK == sfdp_enter_octal_mode(Object))
3418e7a4:	6878      	ldr	r0, [r7, #4]
3418e7a6:	f000 fc11 	bl	3418efcc <sfdp_enter_octal_mode>
3418e7aa:	4603      	mov	r3, r0
3418e7ac:	2b00      	cmp	r3, #0
3418e7ae:	d13e      	bne.n	3418e82e <SFDP_BuildGenericDriver+0x6f2>
      {
        /* switch the memory interface configuration according to the Access protocol field */
        flag4byteAddress = 1u;
3418e7b0:	2301      	movs	r3, #1
3418e7b2:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        /* Specific case of GigaDevice memory GD25LX512ME whose Instruction mode remains on 8S (8bit commands) */
        if (Object->sfdp_private.ManuID == EXTMEM_MANFACTURER_GIGADEVICE)
3418e7b6:	687b      	ldr	r3, [r7, #4]
3418e7b8:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
3418e7bc:	2bc8      	cmp	r3, #200	@ 0xc8
3418e7be:	d104      	bne.n	3418e7ca <SFDP_BuildGenericDriver+0x68e>
        {
          Object->sfdp_private.DriverInfo.SpiPhyLink = PHY_LINK_8S8D8D;
3418e7c0:	687b      	ldr	r3, [r7, #4]
3418e7c2:	2208      	movs	r2, #8
3418e7c4:	f883 2064 	strb.w	r2, [r3, #100]	@ 0x64
3418e7c8:	e003      	b.n	3418e7d2 <SFDP_BuildGenericDriver+0x696>
        }
        else
        {
          Object->sfdp_private.DriverInfo.SpiPhyLink = PHY_LINK_8D8D8D;
3418e7ca:	687b      	ldr	r3, [r7, #4]
3418e7cc:	2209      	movs	r2, #9
3418e7ce:	f883 2064 	strb.w	r2, [r3, #100]	@ 0x64
        }

        /* update the physical link */
        if (HAL_OK != SAL_XSPI_MemoryConfig(&Object->sfdp_private.SALObject, PARAM_PHY_LINK, &Object->sfdp_private.DriverInfo.SpiPhyLink))
3418e7d2:	687b      	ldr	r3, [r7, #4]
3418e7d4:	f103 0008 	add.w	r0, r3, #8
3418e7d8:	687b      	ldr	r3, [r7, #4]
3418e7da:	3364      	adds	r3, #100	@ 0x64
3418e7dc:	461a      	mov	r2, r3
3418e7de:	2100      	movs	r1, #0
3418e7e0:	f7fe fc5a 	bl	3418d098 <SAL_XSPI_MemoryConfig>
3418e7e4:	4603      	mov	r3, r0
3418e7e6:	2b00      	cmp	r3, #0
3418e7e8:	d003      	beq.n	3418e7f2 <SFDP_BuildGenericDriver+0x6b6>
        {
          retr = EXTMEM_SFDP_ERROR_DRIVER;
3418e7ea:	230c      	movs	r3, #12
3418e7ec:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
          goto error;
3418e7f0:	e278      	b.n	3418ece4 <SFDP_BuildGenericDriver+0xba8>
        }

        if (Object->sfdp_private.Sfdp_AccessProtocol == 0xFDu)
3418e7f2:	687b      	ldr	r3, [r7, #4]
3418e7f4:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
3418e7f8:	2bfd      	cmp	r3, #253	@ 0xfd
3418e7fa:	d109      	bne.n	3418e810 <SFDP_BuildGenericDriver+0x6d4>
        {
          /* set 20 wait state */
          dummyCycles = 20;
3418e7fc:	2314      	movs	r3, #20
3418e7fe:	617b      	str	r3, [r7, #20]
          (void)SAL_XSPI_MemoryConfig(&Object->sfdp_private.SALObject, PARAM_DUMMY_CYCLES, (void*)&dummyCycles);
3418e800:	687b      	ldr	r3, [r7, #4]
3418e802:	3308      	adds	r3, #8
3418e804:	f107 0214 	add.w	r2, r7, #20
3418e808:	2101      	movs	r1, #1
3418e80a:	4618      	mov	r0, r3
3418e80c:	f7fe fc44 	bl	3418d098 <SAL_XSPI_MemoryConfig>
        }
        if (Object->sfdp_private.Sfdp_AccessProtocol == 0xFEu)
3418e810:	687b      	ldr	r3, [r7, #4]
3418e812:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
3418e816:	2bfe      	cmp	r3, #254	@ 0xfe
3418e818:	d109      	bne.n	3418e82e <SFDP_BuildGenericDriver+0x6f2>
        {
          /* set 8 wait state */
          dummyCycles = 8;
3418e81a:	2308      	movs	r3, #8
3418e81c:	617b      	str	r3, [r7, #20]
          (void)SAL_XSPI_MemoryConfig(&Object->sfdp_private.SALObject, PARAM_DUMMY_CYCLES, (void*)&dummyCycles);
3418e81e:	687b      	ldr	r3, [r7, #4]
3418e820:	3308      	adds	r3, #8
3418e822:	f107 0214 	add.w	r2, r7, #20
3418e826:	2101      	movs	r1, #1
3418e828:	4618      	mov	r0, r3
3418e82a:	f7fe fc35 	bl	3418d098 <SAL_XSPI_MemoryConfig>
        /* an error occurs when trying to switch the mode                        */
        /* when continue the process and check if another mode could be targeted */
      }
    }

    if ((0u != (Object->sfdp_private.Sfdp_table_mask & (uint32_t)SFDP_PARAMID_BASIC_SPIPROTOCOL)) &&
3418e82e:	687b      	ldr	r3, [r7, #4]
3418e830:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
3418e834:	f003 0308 	and.w	r3, r3, #8
3418e838:	2b00      	cmp	r3, #0
3418e83a:	d019      	beq.n	3418e870 <SFDP_BuildGenericDriver+0x734>
        (JEDEC_Basic.size > 16u))
3418e83c:	4b2a      	ldr	r3, [pc, #168]	@ (3418e8e8 <SFDP_BuildGenericDriver+0x7ac>)
3418e83e:	681b      	ldr	r3, [r3, #0]
    if ((0u != (Object->sfdp_private.Sfdp_table_mask & (uint32_t)SFDP_PARAMID_BASIC_SPIPROTOCOL)) &&
3418e840:	2b10      	cmp	r3, #16
3418e842:	d915      	bls.n	3418e870 <SFDP_BuildGenericDriver+0x734>
    {
      /* check octal information to determine */
      /* 0b00 The Command Extension is the same as the Command. (The Command / Command Extension has the same value for the whole clock period.)*/
      /* 0b01 The Command Extension is the inverse of the Command. The Command Extension acts as a confirmation of the Command */
      /* 0b11 Command and Command Extension forms a 16-bit command word */
      if (JEDEC_Basic.Params.Param_DWORD.D18.OctalDTRCommandExtension > 1u)
3418e844:	4b28      	ldr	r3, [pc, #160]	@ (3418e8e8 <SFDP_BuildGenericDriver+0x7ac>)
3418e846:	f893 304b 	ldrb.w	r3, [r3, #75]	@ 0x4b
3418e84a:	f3c3 1341 	ubfx	r3, r3, #5, #2
3418e84e:	b2db      	uxtb	r3, r3
3418e850:	2b01      	cmp	r3, #1
3418e852:	d903      	bls.n	3418e85c <SFDP_BuildGenericDriver+0x720>
      {
        retr = EXTMEM_SFDP_ERROR_NOTYETHANDLED;
3418e854:	230f      	movs	r3, #15
3418e856:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        goto error;
3418e85a:	e243      	b.n	3418ece4 <SFDP_BuildGenericDriver+0xba8>
      }
      SAL_XSPI_SET_COMMANDEXTENSION(Object->sfdp_private.SALObject, (uint8_t)JEDEC_Basic.Params.Param_DWORD.D18.OctalDTRCommandExtension);
3418e85c:	4b22      	ldr	r3, [pc, #136]	@ (3418e8e8 <SFDP_BuildGenericDriver+0x7ac>)
3418e85e:	f893 304b 	ldrb.w	r3, [r3, #75]	@ 0x4b
3418e862:	f3c3 1341 	ubfx	r3, r3, #5, #2
3418e866:	b2db      	uxtb	r3, r3
3418e868:	461a      	mov	r2, r3
3418e86a:	687b      	ldr	r3, [r7, #4]
3418e86c:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
    }
  }

  /* Check WIP flag with new access mode */
  if (EXTMEM_DRIVER_NOR_SFDP_OK != driver_check_FlagBUSY(Object, 100u))
3418e870:	2164      	movs	r1, #100	@ 0x64
3418e872:	6878      	ldr	r0, [r7, #4]
3418e874:	f000 fa4a 	bl	3418ed0c <driver_check_FlagBUSY>
3418e878:	4603      	mov	r3, r0
3418e87a:	2b00      	cmp	r3, #0
3418e87c:	d003      	beq.n	3418e886 <SFDP_BuildGenericDriver+0x74a>
  {
    retr = EXTMEM_SFDP_ERROR_DRIVER;
3418e87e:	230c      	movs	r3, #12
3418e880:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    goto error;
3418e884:	e22e      	b.n	3418ece4 <SFDP_BuildGenericDriver+0xba8>
  }

  if ((Object->sfdp_private.Sfdp_table_mask & (uint32_t)SFDP_PARAMID_4BYTE_ADDRESS_INSTRUCTION) == (uint32_t)SFDP_PARAMID_4BYTE_ADDRESS_INSTRUCTION)
3418e886:	687b      	ldr	r3, [r7, #4]
3418e888:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
3418e88c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
3418e890:	2b00      	cmp	r3, #0
3418e892:	f000 8144 	beq.w	3418eb1e <SFDP_BuildGenericDriver+0x9e2>
  {
    if (0u == flag4byteAddress)
3418e896:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
3418e89a:	2b00      	cmp	r3, #0
3418e89c:	f040 80a2 	bne.w	3418e9e4 <SFDP_BuildGenericDriver+0x8a8>
    {
      /* xxxx_xxx1b: issue instruction B7h (preceding write enable not required) */
      if (0x01u == (JEDEC_Basic.Params.Param_DWORD.D16.Enter4ByteAddressing & 0x01u))
3418e8a0:	4b11      	ldr	r3, [pc, #68]	@ (3418e8e8 <SFDP_BuildGenericDriver+0x7ac>)
3418e8a2:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
3418e8a6:	f003 0301 	and.w	r3, r3, #1
3418e8aa:	2b00      	cmp	r3, #0
3418e8ac:	d01e      	beq.n	3418e8ec <SFDP_BuildGenericDriver+0x7b0>
      {
        /* send command to enter 4-bytes Address mode */
        if (HAL_OK != SAL_XSPI_CommandSendData(&Object->sfdp_private.SALObject,0xB7, NULL, 0))
3418e8ae:	687b      	ldr	r3, [r7, #4]
3418e8b0:	f103 0008 	add.w	r0, r3, #8
3418e8b4:	2300      	movs	r3, #0
3418e8b6:	2200      	movs	r2, #0
3418e8b8:	21b7      	movs	r1, #183	@ 0xb7
3418e8ba:	f7fe ff0b 	bl	3418d6d4 <SAL_XSPI_CommandSendData>
3418e8be:	4603      	mov	r3, r0
3418e8c0:	2b00      	cmp	r3, #0
3418e8c2:	d003      	beq.n	3418e8cc <SFDP_BuildGenericDriver+0x790>
        {
            retr = EXTMEM_SFDP_ERROR_DRIVER;
3418e8c4:	230c      	movs	r3, #12
3418e8c6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            goto error;
3418e8ca:	e20b      	b.n	3418ece4 <SFDP_BuildGenericDriver+0xba8>
        }

        /* Set 4-Byte addressing on PHY side */
        if (HAL_OK != SAL_XSPI_MemoryConfig(&Object->sfdp_private.SALObject, PARAM_ADDRESS_4BYTES, NULL))
3418e8cc:	687b      	ldr	r3, [r7, #4]
3418e8ce:	3308      	adds	r3, #8
3418e8d0:	2200      	movs	r2, #0
3418e8d2:	2102      	movs	r1, #2
3418e8d4:	4618      	mov	r0, r3
3418e8d6:	f7fe fbdf 	bl	3418d098 <SAL_XSPI_MemoryConfig>
3418e8da:	4603      	mov	r3, r0
3418e8dc:	2b00      	cmp	r3, #0
3418e8de:	d06f      	beq.n	3418e9c0 <SFDP_BuildGenericDriver+0x884>
        {
            retr = EXTMEM_SFDP_ERROR_DRIVER;
3418e8e0:	230c      	movs	r3, #12
3418e8e2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            goto error;
3418e8e6:	e1fd      	b.n	3418ece4 <SFDP_BuildGenericDriver+0xba8>
3418e8e8:	34180864 	.word	0x34180864
        }

        /* flag4byteAddress = 1u; this setting is not needed because variable is no more used */
      }
      /* xxxx_xx1xb: issue write enable instruction 06h, then issue instruction B7h */
      else if (0x2u == (JEDEC_Basic.Params.Param_DWORD.D16.Enter4ByteAddressing & 0x2u))
3418e8ec:	4b53      	ldr	r3, [pc, #332]	@ (3418ea3c <SFDP_BuildGenericDriver+0x900>)
3418e8ee:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
3418e8f2:	f003 0302 	and.w	r3, r3, #2
3418e8f6:	2b00      	cmp	r3, #0
3418e8f8:	d050      	beq.n	3418e99c <SFDP_BuildGenericDriver+0x860>
      {
        /* send command to write enable */
        if (HAL_OK != SAL_XSPI_CommandSendData(&Object->sfdp_private.SALObject,
3418e8fa:	687b      	ldr	r3, [r7, #4]
3418e8fc:	f103 0008 	add.w	r0, r3, #8
3418e900:	687b      	ldr	r3, [r7, #4]
3418e902:	f893 1070 	ldrb.w	r1, [r3, #112]	@ 0x70
3418e906:	2300      	movs	r3, #0
3418e908:	2200      	movs	r2, #0
3418e90a:	f7fe fee3 	bl	3418d6d4 <SAL_XSPI_CommandSendData>
3418e90e:	4603      	mov	r3, r0
3418e910:	2b00      	cmp	r3, #0
3418e912:	d003      	beq.n	3418e91c <SFDP_BuildGenericDriver+0x7e0>
                                           Object->sfdp_private.DriverInfo.WriteWELCommand, NULL, 0u))
        {
            retr = EXTMEM_SFDP_ERROR_DRIVER;
3418e914:	230c      	movs	r3, #12
3418e916:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            goto error;
3418e91a:	e1e3      	b.n	3418ece4 <SFDP_BuildGenericDriver+0xba8>
        }

        /* control the write enable */
        if (HAL_OK != SAL_XSPI_CheckStatusRegister(&Object->sfdp_private.SALObject,
3418e91c:	687b      	ldr	r3, [r7, #4]
3418e91e:	f103 0008 	add.w	r0, r3, #8
3418e922:	687b      	ldr	r3, [r7, #4]
3418e924:	f893 1071 	ldrb.w	r1, [r3, #113]	@ 0x71
                                                   Object->sfdp_private.DriverInfo.ReadWELCommand,
                                                   Object->sfdp_private.DriverInfo.WELAddress,
3418e928:	687b      	ldr	r3, [r7, #4]
3418e92a:	f893 3074 	ldrb.w	r3, [r3, #116]	@ 0x74
        if (HAL_OK != SAL_XSPI_CheckStatusRegister(&Object->sfdp_private.SALObject,
3418e92e:	461e      	mov	r6, r3
                                                   ((Object->sfdp_private.DriverInfo.WELBusyPolarity == 0u) ? 1u: 0u) << Object->sfdp_private.DriverInfo.WELPosition,
3418e930:	687b      	ldr	r3, [r7, #4]
3418e932:	f893 3073 	ldrb.w	r3, [r3, #115]	@ 0x73
3418e936:	2b00      	cmp	r3, #0
3418e938:	d101      	bne.n	3418e93e <SFDP_BuildGenericDriver+0x802>
3418e93a:	2301      	movs	r3, #1
3418e93c:	e000      	b.n	3418e940 <SFDP_BuildGenericDriver+0x804>
3418e93e:	2300      	movs	r3, #0
3418e940:	687a      	ldr	r2, [r7, #4]
3418e942:	f892 2072 	ldrb.w	r2, [r2, #114]	@ 0x72
3418e946:	4093      	lsls	r3, r2
        if (HAL_OK != SAL_XSPI_CheckStatusRegister(&Object->sfdp_private.SALObject,
3418e948:	b2dc      	uxtb	r4, r3
                                                   1u << Object->sfdp_private.DriverInfo.WELPosition,
3418e94a:	687b      	ldr	r3, [r7, #4]
3418e94c:	f893 3072 	ldrb.w	r3, [r3, #114]	@ 0x72
3418e950:	461a      	mov	r2, r3
3418e952:	2301      	movs	r3, #1
3418e954:	4093      	lsls	r3, r2
        if (HAL_OK != SAL_XSPI_CheckStatusRegister(&Object->sfdp_private.SALObject,
3418e956:	b2db      	uxtb	r3, r3
3418e958:	687a      	ldr	r2, [r7, #4]
3418e95a:	f892 205d 	ldrb.w	r2, [r2, #93]	@ 0x5d
3418e95e:	f44f 757a 	mov.w	r5, #1000	@ 0x3e8
3418e962:	9502      	str	r5, [sp, #8]
3418e964:	9201      	str	r2, [sp, #4]
3418e966:	9300      	str	r3, [sp, #0]
3418e968:	4623      	mov	r3, r4
3418e96a:	4632      	mov	r2, r6
3418e96c:	f7fe ffbf 	bl	3418d8ee <SAL_XSPI_CheckStatusRegister>
3418e970:	4603      	mov	r3, r0
3418e972:	2b00      	cmp	r3, #0
3418e974:	d003      	beq.n	3418e97e <SFDP_BuildGenericDriver+0x842>
                                                   Object->sfdp_private.ManuID, 1000))
        {
            retr = EXTMEM_SFDP_ERROR_DRIVER;
3418e976:	230c      	movs	r3, #12
3418e978:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            goto error;
3418e97c:	e1b2      	b.n	3418ece4 <SFDP_BuildGenericDriver+0xba8>
        }

        /* send command to enter 4-bytes Address mode */
        if (HAL_OK != SAL_XSPI_CommandSendData(&Object->sfdp_private.SALObject, 0xB7, NULL, 0u))
3418e97e:	687b      	ldr	r3, [r7, #4]
3418e980:	f103 0008 	add.w	r0, r3, #8
3418e984:	2300      	movs	r3, #0
3418e986:	2200      	movs	r2, #0
3418e988:	21b7      	movs	r1, #183	@ 0xb7
3418e98a:	f7fe fea3 	bl	3418d6d4 <SAL_XSPI_CommandSendData>
3418e98e:	4603      	mov	r3, r0
3418e990:	2b00      	cmp	r3, #0
3418e992:	d015      	beq.n	3418e9c0 <SFDP_BuildGenericDriver+0x884>
        {
          retr = EXTMEM_SFDP_ERROR_DRIVER;
3418e994:	230c      	movs	r3, #12
3418e996:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
          goto error;
3418e99a:	e1a3      	b.n	3418ece4 <SFDP_BuildGenericDriver+0xba8>
        }
      }
      /* x1xx_xxxxb: Always operates in 4-Byte address mode */
      else if (0x40u == (JEDEC_Basic.Params.Param_DWORD.D16.Enter4ByteAddressing & 0x40u))
3418e99c:	4b27      	ldr	r3, [pc, #156]	@ (3418ea3c <SFDP_BuildGenericDriver+0x900>)
3418e99e:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
3418e9a2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
3418e9a6:	2b00      	cmp	r3, #0
3418e9a8:	d10a      	bne.n	3418e9c0 <SFDP_BuildGenericDriver+0x884>
      {
        /* nothing to do */
        /* flag4byteAddress = 1u; this setting is not needed because variable is no more used */
      }
      /* xx1x_xxxxb: Supports dedicated 4-Byte address instruction set. Consult vendor data sheet for the instruction set definition.*/
      else if (0x20u == (JEDEC_Basic.Params.Param_DWORD.D16.Enter4ByteAddressing & 0x20u))
3418e9aa:	4b24      	ldr	r3, [pc, #144]	@ (3418ea3c <SFDP_BuildGenericDriver+0x900>)
3418e9ac:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
3418e9b0:	f003 0320 	and.w	r3, r3, #32
3418e9b4:	2b00      	cmp	r3, #0
3418e9b6:	d103      	bne.n	3418e9c0 <SFDP_BuildGenericDriver+0x884>
        /* xxxx_x1xxb: 8-bit volatile extended address register used to define A[31:24] bits. Read with instruction C8h. Write instruction is C5h with 1 byte of data. Select the active 128 Mbit memory segment by setting the appropriate A[31:24] bits and use 3-Byte addressing.
           xxxx_1xxxb: 8-bit volatile bank register used to define A[30:A24] bits. MSB (bit[7]) is used to enable/disable 4-byte address mode. When MSB is set to 1, 4-byte address mode is active and A[30:24] bits are do not care. Read with instruction 16h. Write instruction is 17h with 1 byte of data. When MSB is cleared to 0, select the active 128 Mbit segment by setting the appropriate A[30:24] bits and use 3-Byte addressing.
           xxx1_xxxxb: A 16-bit nonvolatile configuration register controls 3-Byte/4-Byte address mode. Read instruction is B5h. Bit[0] controls address mode [0=3-Byte;1=4-Byte]. Write configuration register instruction is B1h, data length is 2 bytes.
        */
      else {
        retr = EXTMEM_SFDP_ERROR_NOTYETHANDLED;
3418e9b8:	230f      	movs	r3, #15
3418e9ba:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        goto error;
3418e9be:	e191      	b.n	3418ece4 <SFDP_BuildGenericDriver+0xba8>

      }

      /* Set 4 bytes addressing on PHY side */
      if (HAL_OK != SAL_XSPI_MemoryConfig(&Object->sfdp_private.SALObject, PARAM_ADDRESS_4BYTES, NULL))
3418e9c0:	687b      	ldr	r3, [r7, #4]
3418e9c2:	3308      	adds	r3, #8
3418e9c4:	2200      	movs	r2, #0
3418e9c6:	2102      	movs	r1, #2
3418e9c8:	4618      	mov	r0, r3
3418e9ca:	f7fe fb65 	bl	3418d098 <SAL_XSPI_MemoryConfig>
3418e9ce:	4603      	mov	r3, r0
3418e9d0:	2b00      	cmp	r3, #0
3418e9d2:	d003      	beq.n	3418e9dc <SFDP_BuildGenericDriver+0x8a0>
      {
        retr = EXTMEM_SFDP_ERROR_DRIVER;
3418e9d4:	230c      	movs	r3, #12
3418e9d6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        goto error;
3418e9da:	e183      	b.n	3418ece4 <SFDP_BuildGenericDriver+0xba8>
      }

      /* Set the read function for 4 bytes Address */
      Object->sfdp_private.DriverInfo.ReadInstruction = 0x13U;
3418e9dc:	687b      	ldr	r3, [r7, #4]
3418e9de:	2213      	movs	r2, #19
3418e9e0:	f883 2076 	strb.w	r2, [r3, #118]	@ 0x76
    }

    if ((EXTMEM_LINK_CONFIG_8LINES == Object->sfdp_private.Config) && (PHY_LINK_1S1S1S == Object->sfdp_private.DriverInfo.SpiPhyLink))
3418e9e4:	687b      	ldr	r3, [r7, #4]
3418e9e6:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
3418e9ea:	2b03      	cmp	r3, #3
3418e9ec:	d132      	bne.n	3418ea54 <SFDP_BuildGenericDriver+0x918>
3418e9ee:	687b      	ldr	r3, [r7, #4]
3418e9f0:	f893 3064 	ldrb.w	r3, [r3, #100]	@ 0x64
3418e9f4:	2b00      	cmp	r3, #0
3418e9f6:	d12d      	bne.n	3418ea54 <SFDP_BuildGenericDriver+0x918>
    {
      /* check if we can switch to if the config is still 1S8S8S */
      if ((0u != JEDEC_Address4Bytes.Param_DWORD.D1.Support_1S8S8S_FastReadCommand)  && (0u != JEDEC_Address4Bytes.Param_DWORD.D1.Support_1S8S8S_PageProgramCommand))
3418e9f8:	4b11      	ldr	r3, [pc, #68]	@ (3418ea40 <SFDP_BuildGenericDriver+0x904>)
3418e9fa:	789b      	ldrb	r3, [r3, #2]
3418e9fc:	f003 0320 	and.w	r3, r3, #32
3418ea00:	b2db      	uxtb	r3, r3
3418ea02:	2b00      	cmp	r3, #0
3418ea04:	d026      	beq.n	3418ea54 <SFDP_BuildGenericDriver+0x918>
3418ea06:	4b0e      	ldr	r3, [pc, #56]	@ (3418ea40 <SFDP_BuildGenericDriver+0x904>)
3418ea08:	78db      	ldrb	r3, [r3, #3]
3418ea0a:	f003 0301 	and.w	r3, r3, #1
3418ea0e:	b2db      	uxtb	r3, r3
3418ea10:	2b00      	cmp	r3, #0
3418ea12:	d01f      	beq.n	3418ea54 <SFDP_BuildGenericDriver+0x918>
      {
        /* Patch Micron write command 0x81 @0x0 0xE7 */
        Object->sfdp_private.DriverInfo.SpiPhyLink = PHY_LINK_1S8S8S;
3418ea14:	687b      	ldr	r3, [r7, #4]
3418ea16:	2207      	movs	r2, #7
3418ea18:	f883 2064 	strb.w	r2, [r3, #100]	@ 0x64
        if (HAL_OK != SAL_XSPI_MemoryConfig(&Object->sfdp_private.SALObject, PARAM_PHY_LINK, &Object->sfdp_private.DriverInfo.SpiPhyLink))
3418ea1c:	687b      	ldr	r3, [r7, #4]
3418ea1e:	f103 0008 	add.w	r0, r3, #8
3418ea22:	687b      	ldr	r3, [r7, #4]
3418ea24:	3364      	adds	r3, #100	@ 0x64
3418ea26:	461a      	mov	r2, r3
3418ea28:	2100      	movs	r1, #0
3418ea2a:	f7fe fb35 	bl	3418d098 <SAL_XSPI_MemoryConfig>
3418ea2e:	4603      	mov	r3, r0
3418ea30:	2b00      	cmp	r3, #0
3418ea32:	d007      	beq.n	3418ea44 <SFDP_BuildGenericDriver+0x908>
        {
          retr = EXTMEM_SFDP_ERROR_DRIVER;
3418ea34:	230c      	movs	r3, #12
3418ea36:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
          goto error;
3418ea3a:	e153      	b.n	3418ece4 <SFDP_BuildGenericDriver+0xba8>
3418ea3c:	34180864 	.word	0x34180864
3418ea40:	341808c4 	.word	0x341808c4
        }
        Object->sfdp_private.DriverInfo.ReadInstruction = 0xCC;
3418ea44:	687b      	ldr	r3, [r7, #4]
3418ea46:	22cc      	movs	r2, #204	@ 0xcc
3418ea48:	f883 2076 	strb.w	r2, [r3, #118]	@ 0x76
        Object->sfdp_private.DriverInfo.PageProgramInstruction = 0x8E;
3418ea4c:	687b      	ldr	r3, [r7, #4]
3418ea4e:	228e      	movs	r2, #142	@ 0x8e
3418ea50:	f883 2075 	strb.w	r2, [r3, #117]	@ 0x75

    /*
      need to be study more; it seems that Macronix used it to define the command maybe because only one mode is
      supported in their case
    */
    if ((Object->sfdp_private.DriverInfo.SpiPhyLink == PHY_LINK_8D8D8D) ||
3418ea54:	687b      	ldr	r3, [r7, #4]
3418ea56:	f893 3064 	ldrb.w	r3, [r3, #100]	@ 0x64
3418ea5a:	2b09      	cmp	r3, #9
3418ea5c:	d004      	beq.n	3418ea68 <SFDP_BuildGenericDriver+0x92c>
        (Object->sfdp_private.DriverInfo.SpiPhyLink == PHY_LINK_1S1S1S))
3418ea5e:	687b      	ldr	r3, [r7, #4]
3418ea60:	f893 3064 	ldrb.w	r3, [r3, #100]	@ 0x64
    if ((Object->sfdp_private.DriverInfo.SpiPhyLink == PHY_LINK_8D8D8D) ||
3418ea64:	2b00      	cmp	r3, #0
3418ea66:	d120      	bne.n	3418eaaa <SFDP_BuildGenericDriver+0x96e>
    {
      if (0u != JEDEC_Address4Bytes.Param_DWORD.D1.Support_1S1S1S_PageProgramCommand) {Object->sfdp_private.DriverInfo.PageProgramInstruction = 0x12u;}
3418ea68:	4ba1      	ldr	r3, [pc, #644]	@ (3418ecf0 <SFDP_BuildGenericDriver+0xbb4>)
3418ea6a:	781b      	ldrb	r3, [r3, #0]
3418ea6c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
3418ea70:	b2db      	uxtb	r3, r3
3418ea72:	2b00      	cmp	r3, #0
3418ea74:	d003      	beq.n	3418ea7e <SFDP_BuildGenericDriver+0x942>
3418ea76:	687b      	ldr	r3, [r7, #4]
3418ea78:	2212      	movs	r2, #18
3418ea7a:	f883 2075 	strb.w	r2, [r3, #117]	@ 0x75
      if (0u != JEDEC_Address4Bytes.Param_DWORD.D1.Support_1S1S1S_ReadCommand)        {Object->sfdp_private.DriverInfo.ReadInstruction        = 0x13u;}
3418ea7e:	4b9c      	ldr	r3, [pc, #624]	@ (3418ecf0 <SFDP_BuildGenericDriver+0xbb4>)
3418ea80:	781b      	ldrb	r3, [r3, #0]
3418ea82:	f003 0301 	and.w	r3, r3, #1
3418ea86:	b2db      	uxtb	r3, r3
3418ea88:	2b00      	cmp	r3, #0
3418ea8a:	d003      	beq.n	3418ea94 <SFDP_BuildGenericDriver+0x958>
3418ea8c:	687b      	ldr	r3, [r7, #4]
3418ea8e:	2213      	movs	r2, #19
3418ea90:	f883 2076 	strb.w	r2, [r3, #118]	@ 0x76
      if (0u != JEDEC_Address4Bytes.Param_DWORD.D1.Support_1S1S1S_FastReadCommand)    {Object->sfdp_private.DriverInfo.ReadInstruction        = 0x0Cu;}
3418ea94:	4b96      	ldr	r3, [pc, #600]	@ (3418ecf0 <SFDP_BuildGenericDriver+0xbb4>)
3418ea96:	781b      	ldrb	r3, [r3, #0]
3418ea98:	f003 0302 	and.w	r3, r3, #2
3418ea9c:	b2db      	uxtb	r3, r3
3418ea9e:	2b00      	cmp	r3, #0
3418eaa0:	d003      	beq.n	3418eaaa <SFDP_BuildGenericDriver+0x96e>
3418eaa2:	687b      	ldr	r3, [r7, #4]
3418eaa4:	220c      	movs	r2, #12
3418eaa6:	f883 2076 	strb.w	r2, [r3, #118]	@ 0x76
    }

    if (Object->sfdp_private.DriverInfo.SpiPhyLink == PHY_LINK_8S8D8D)
3418eaaa:	687b      	ldr	r3, [r7, #4]
3418eaac:	f893 3064 	ldrb.w	r3, [r3, #100]	@ 0x64
3418eab0:	2b08      	cmp	r3, #8
3418eab2:	d120      	bne.n	3418eaf6 <SFDP_BuildGenericDriver+0x9ba>
    {
      if (0u != JEDEC_Address4Bytes.Param_DWORD.D1.Support_1S8S8S_PageProgramCommand) {Object->sfdp_private.DriverInfo.PageProgramInstruction  = 0x02u;}
3418eab4:	4b8e      	ldr	r3, [pc, #568]	@ (3418ecf0 <SFDP_BuildGenericDriver+0xbb4>)
3418eab6:	78db      	ldrb	r3, [r3, #3]
3418eab8:	f003 0301 	and.w	r3, r3, #1
3418eabc:	b2db      	uxtb	r3, r3
3418eabe:	2b00      	cmp	r3, #0
3418eac0:	d003      	beq.n	3418eaca <SFDP_BuildGenericDriver+0x98e>
3418eac2:	687b      	ldr	r3, [r7, #4]
3418eac4:	2202      	movs	r2, #2
3418eac6:	f883 2075 	strb.w	r2, [r3, #117]	@ 0x75
      if (0u != JEDEC_Address4Bytes.Param_DWORD.D1.Support_1S8S8S_FastReadCommand)    {Object->sfdp_private.DriverInfo.ReadInstruction         = 0xCCu;}
3418eaca:	4b89      	ldr	r3, [pc, #548]	@ (3418ecf0 <SFDP_BuildGenericDriver+0xbb4>)
3418eacc:	789b      	ldrb	r3, [r3, #2]
3418eace:	f003 0320 	and.w	r3, r3, #32
3418ead2:	b2db      	uxtb	r3, r3
3418ead4:	2b00      	cmp	r3, #0
3418ead6:	d003      	beq.n	3418eae0 <SFDP_BuildGenericDriver+0x9a4>
3418ead8:	687b      	ldr	r3, [r7, #4]
3418eada:	22cc      	movs	r2, #204	@ 0xcc
3418eadc:	f883 2076 	strb.w	r2, [r3, #118]	@ 0x76
      if (0u != JEDEC_Address4Bytes.Param_DWORD.D1.Support_1S8D8D_DTRReadCommand)     {Object->sfdp_private.DriverInfo.ReadInstruction         = 0xFDu;}
3418eae0:	4b83      	ldr	r3, [pc, #524]	@ (3418ecf0 <SFDP_BuildGenericDriver+0xbb4>)
3418eae2:	789b      	ldrb	r3, [r3, #2]
3418eae4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
3418eae8:	b2db      	uxtb	r3, r3
3418eaea:	2b00      	cmp	r3, #0
3418eaec:	d003      	beq.n	3418eaf6 <SFDP_BuildGenericDriver+0x9ba>
3418eaee:	687b      	ldr	r3, [r7, #4]
3418eaf0:	22fd      	movs	r2, #253	@ 0xfd
3418eaf2:	f883 2076 	strb.w	r2, [r3, #118]	@ 0x76
    }

    Object->sfdp_private.DriverInfo.EraseType1Command   = (uint8_t)JEDEC_Address4Bytes.Param_DWORD.D2.InstructionEraseType1;
3418eaf6:	4b7e      	ldr	r3, [pc, #504]	@ (3418ecf0 <SFDP_BuildGenericDriver+0xbb4>)
3418eaf8:	791a      	ldrb	r2, [r3, #4]
3418eafa:	687b      	ldr	r3, [r7, #4]
3418eafc:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78
    Object->sfdp_private.DriverInfo.EraseType2Command   = (uint8_t)JEDEC_Address4Bytes.Param_DWORD.D2.InstructionEraseType2;
3418eb00:	4b7b      	ldr	r3, [pc, #492]	@ (3418ecf0 <SFDP_BuildGenericDriver+0xbb4>)
3418eb02:	795a      	ldrb	r2, [r3, #5]
3418eb04:	687b      	ldr	r3, [r7, #4]
3418eb06:	f883 207a 	strb.w	r2, [r3, #122]	@ 0x7a
    Object->sfdp_private.DriverInfo.EraseType3Command   = (uint8_t)JEDEC_Address4Bytes.Param_DWORD.D2.InstructionEraseType3;
3418eb0a:	4b79      	ldr	r3, [pc, #484]	@ (3418ecf0 <SFDP_BuildGenericDriver+0xbb4>)
3418eb0c:	799a      	ldrb	r2, [r3, #6]
3418eb0e:	687b      	ldr	r3, [r7, #4]
3418eb10:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
    Object->sfdp_private.DriverInfo.EraseType4Command   = (uint8_t)JEDEC_Address4Bytes.Param_DWORD.D2.InstructionEraseType4;
3418eb14:	4b76      	ldr	r3, [pc, #472]	@ (3418ecf0 <SFDP_BuildGenericDriver+0xbb4>)
3418eb16:	79da      	ldrb	r2, [r3, #7]
3418eb18:	687b      	ldr	r3, [r7, #4]
3418eb1a:	f883 207e 	strb.w	r2, [r3, #126]	@ 0x7e
  }

  if(((uint32_t)SFDP_PARAMID_XSPI_V1_0 == (Object->sfdp_private.Sfdp_table_mask & (uint32_t)SFDP_PARAMID_XSPI_V1_0))
3418eb1e:	687b      	ldr	r3, [r7, #4]
3418eb20:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
3418eb24:	f003 0380 	and.w	r3, r3, #128	@ 0x80
3418eb28:	2b00      	cmp	r3, #0
3418eb2a:	f000 80da 	beq.w	3418ece2 <SFDP_BuildGenericDriver+0xba6>
      &&
      ((PHY_LINK_8D8D8D == Object->sfdp_private.DriverInfo.SpiPhyLink) || (PHY_LINK_8S8D8D == Object->sfdp_private.DriverInfo.SpiPhyLink)))
3418eb2e:	687b      	ldr	r3, [r7, #4]
3418eb30:	f893 3064 	ldrb.w	r3, [r3, #100]	@ 0x64
      &&
3418eb34:	2b09      	cmp	r3, #9
3418eb36:	d005      	beq.n	3418eb44 <SFDP_BuildGenericDriver+0xa08>
      ((PHY_LINK_8D8D8D == Object->sfdp_private.DriverInfo.SpiPhyLink) || (PHY_LINK_8S8D8D == Object->sfdp_private.DriverInfo.SpiPhyLink)))
3418eb38:	687b      	ldr	r3, [r7, #4]
3418eb3a:	f893 3064 	ldrb.w	r3, [r3, #100]	@ 0x64
3418eb3e:	2b08      	cmp	r3, #8
3418eb40:	f040 80cf 	bne.w	3418ece2 <SFDP_BuildGenericDriver+0xba6>
  {
    uint32_t ClockOut = 0u;
3418eb44:	2300      	movs	r3, #0
3418eb46:	60fb      	str	r3, [r7, #12]
    uint32_t MaxFreqMhz;
    /* Read command */
    if (0u != JEDEC_XSPI10.Param_DWORD.D1.ReadFastCommand)
3418eb48:	4b6a      	ldr	r3, [pc, #424]	@ (3418ecf4 <SFDP_BuildGenericDriver+0xbb8>)
3418eb4a:	785b      	ldrb	r3, [r3, #1]
3418eb4c:	2b00      	cmp	r3, #0
3418eb4e:	d004      	beq.n	3418eb5a <SFDP_BuildGenericDriver+0xa1e>
    {
      Object->sfdp_private.DriverInfo.ReadInstruction = (uint8_t)JEDEC_XSPI10.Param_DWORD.D1.ReadFastCommand;
3418eb50:	4b68      	ldr	r3, [pc, #416]	@ (3418ecf4 <SFDP_BuildGenericDriver+0xbb8>)
3418eb52:	785a      	ldrb	r2, [r3, #1]
3418eb54:	687b      	ldr	r3, [r7, #4]
3418eb56:	f883 2076 	strb.w	r2, [r3, #118]	@ 0x76
    }

    if (JEDEC_XSPI10.Param_DWORD.D6._8D8D8DDefaultPOR_DummyCycle != 0u)
3418eb5a:	4b66      	ldr	r3, [pc, #408]	@ (3418ecf4 <SFDP_BuildGenericDriver+0xbb8>)
3418eb5c:	7d1b      	ldrb	r3, [r3, #20]
3418eb5e:	f003 031f 	and.w	r3, r3, #31
3418eb62:	b2db      	uxtb	r3, r3
3418eb64:	2b00      	cmp	r3, #0
3418eb66:	d00d      	beq.n	3418eb84 <SFDP_BuildGenericDriver+0xa48>
    {
      /* Set the default dummy cycle of this mode */
      dummyCycles = JEDEC_XSPI10.Param_DWORD.D6._8D8D8DDefaultPOR_DummyCycle;
3418eb68:	4b62      	ldr	r3, [pc, #392]	@ (3418ecf4 <SFDP_BuildGenericDriver+0xbb8>)
3418eb6a:	7d1b      	ldrb	r3, [r3, #20]
3418eb6c:	f3c3 0304 	ubfx	r3, r3, #0, #5
3418eb70:	b2db      	uxtb	r3, r3
3418eb72:	617b      	str	r3, [r7, #20]
      (void)SAL_XSPI_MemoryConfig(&Object->sfdp_private.SALObject, PARAM_DUMMY_CYCLES, (void*)&dummyCycles);
3418eb74:	687b      	ldr	r3, [r7, #4]
3418eb76:	3308      	adds	r3, #8
3418eb78:	f107 0214 	add.w	r2, r7, #20
3418eb7c:	2101      	movs	r1, #1
3418eb7e:	4618      	mov	r0, r3
3418eb80:	f7fe fa8a 	bl	3418d098 <SAL_XSPI_MemoryConfig>
    }

    /* adapt the memory interface frequency according to its capabilities */
    MaxFreqMhz = sfdp_getfrequencevalue(JEDEC_Basic.Params.Param_DWORD.D20._8D8D8D_MaximunSpeedWithStrobe);
3418eb84:	4b5c      	ldr	r3, [pc, #368]	@ (3418ecf8 <SFDP_BuildGenericDriver+0xbbc>)
3418eb86:	f893 3053 	ldrb.w	r3, [r3, #83]	@ 0x53
3418eb8a:	f3c3 1303 	ubfx	r3, r3, #4, #4
3418eb8e:	b2db      	uxtb	r3, r3
3418eb90:	4618      	mov	r0, r3
3418eb92:	f000 f8f9 	bl	3418ed88 <sfdp_getfrequencevalue>
3418eb96:	61f8      	str	r0, [r7, #28]
    if (MaxFreqMhz > Object->sfdp_private.DriverInfo.ClockIn)
3418eb98:	687b      	ldr	r3, [r7, #4]
3418eb9a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
3418eb9c:	69fa      	ldr	r2, [r7, #28]
3418eb9e:	429a      	cmp	r2, r3
3418eba0:	d902      	bls.n	3418eba8 <SFDP_BuildGenericDriver+0xa6c>
    {
      /* Adjust the frequence with the ClockIn */
      MaxFreqMhz = Object->sfdp_private.DriverInfo.ClockIn;
3418eba2:	687b      	ldr	r3, [r7, #4]
3418eba4:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
3418eba6:	61fb      	str	r3, [r7, #28]
    }

    /* Update the clock to be aligned with selected configuration */
    if(HAL_OK != SAL_XSPI_SetClock(&Object->sfdp_private.SALObject, Object->sfdp_private.DriverInfo.ClockIn, MaxFreqMhz, &ClockOut))
3418eba8:	687b      	ldr	r3, [r7, #4]
3418ebaa:	f103 0008 	add.w	r0, r3, #8
3418ebae:	687b      	ldr	r3, [r7, #4]
3418ebb0:	6e99      	ldr	r1, [r3, #104]	@ 0x68
3418ebb2:	f107 030c 	add.w	r3, r7, #12
3418ebb6:	69fa      	ldr	r2, [r7, #28]
3418ebb8:	f7fe f9fb 	bl	3418cfb2 <SAL_XSPI_SetClock>
3418ebbc:	4603      	mov	r3, r0
3418ebbe:	2b00      	cmp	r3, #0
3418ebc0:	d003      	beq.n	3418ebca <SFDP_BuildGenericDriver+0xa8e>
    {
      retr = EXTMEM_SFDP_ERROR_SETCLOCK;
3418ebc2:	230d      	movs	r3, #13
3418ebc4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      goto error;
3418ebc8:	e08c      	b.n	3418ece4 <SFDP_BuildGenericDriver+0xba8>
    }
    *FreqUpdated = 1u; /* Used to indicate that the clock configuration has been updated */
3418ebca:	683b      	ldr	r3, [r7, #0]
3418ebcc:	2201      	movs	r2, #1
3418ebce:	701a      	strb	r2, [r3, #0]

    /* get the dummy cycle value according to the real output clock */
    if ((ClockOut >= CLOCK_200MHZ) && (JEDEC_XSPI10.Param_DWORD.D4.Operation200Mhz_DummyCycle != 0u))
3418ebd0:	68fb      	ldr	r3, [r7, #12]
3418ebd2:	4a4a      	ldr	r2, [pc, #296]	@ (3418ecfc <SFDP_BuildGenericDriver+0xbc0>)
3418ebd4:	4293      	cmp	r3, r2
3418ebd6:	d913      	bls.n	3418ec00 <SFDP_BuildGenericDriver+0xac4>
3418ebd8:	4b46      	ldr	r3, [pc, #280]	@ (3418ecf4 <SFDP_BuildGenericDriver+0xbb8>)
3418ebda:	899b      	ldrh	r3, [r3, #12]
3418ebdc:	f403 6378 	and.w	r3, r3, #3968	@ 0xf80
3418ebe0:	b29b      	uxth	r3, r3
3418ebe2:	2b00      	cmp	r3, #0
3418ebe4:	d00c      	beq.n	3418ec00 <SFDP_BuildGenericDriver+0xac4>
    {
      dummyCycles = JEDEC_XSPI10.Param_DWORD.D4.Operation200Mhz_DummyCycle;
3418ebe6:	4b43      	ldr	r3, [pc, #268]	@ (3418ecf4 <SFDP_BuildGenericDriver+0xbb8>)
3418ebe8:	899b      	ldrh	r3, [r3, #12]
3418ebea:	f3c3 13c4 	ubfx	r3, r3, #7, #5
3418ebee:	b2db      	uxtb	r3, r3
3418ebf0:	617b      	str	r3, [r7, #20]
      dummyCyclesValue = JEDEC_XSPI10.Param_DWORD.D4.Operation200Mhz_ConfigPattern;
3418ebf2:	4b40      	ldr	r3, [pc, #256]	@ (3418ecf4 <SFDP_BuildGenericDriver+0xbb8>)
3418ebf4:	7b1b      	ldrb	r3, [r3, #12]
3418ebf6:	f3c3 0384 	ubfx	r3, r3, #2, #5
3418ebfa:	b2db      	uxtb	r3, r3
3418ebfc:	623b      	str	r3, [r7, #32]
3418ebfe:	e03b      	b.n	3418ec78 <SFDP_BuildGenericDriver+0xb3c>
    }
    else if ((ClockOut >= CLOCK_166MHZ) && (JEDEC_XSPI10.Param_DWORD.D5.Operation166Mhz_DummyCycle != 0u))
3418ec00:	68fb      	ldr	r3, [r7, #12]
3418ec02:	4a3f      	ldr	r2, [pc, #252]	@ (3418ed00 <SFDP_BuildGenericDriver+0xbc4>)
3418ec04:	4293      	cmp	r3, r2
3418ec06:	d913      	bls.n	3418ec30 <SFDP_BuildGenericDriver+0xaf4>
3418ec08:	4b3a      	ldr	r3, [pc, #232]	@ (3418ecf4 <SFDP_BuildGenericDriver+0xbb8>)
3418ec0a:	7cdb      	ldrb	r3, [r3, #19]
3418ec0c:	f023 0307 	bic.w	r3, r3, #7
3418ec10:	b2db      	uxtb	r3, r3
3418ec12:	2b00      	cmp	r3, #0
3418ec14:	d00c      	beq.n	3418ec30 <SFDP_BuildGenericDriver+0xaf4>
    {
      dummyCycles = JEDEC_XSPI10.Param_DWORD.D5.Operation166Mhz_DummyCycle;
3418ec16:	4b37      	ldr	r3, [pc, #220]	@ (3418ecf4 <SFDP_BuildGenericDriver+0xbb8>)
3418ec18:	7cdb      	ldrb	r3, [r3, #19]
3418ec1a:	f3c3 03c4 	ubfx	r3, r3, #3, #5
3418ec1e:	b2db      	uxtb	r3, r3
3418ec20:	617b      	str	r3, [r7, #20]
      dummyCyclesValue = JEDEC_XSPI10.Param_DWORD.D5.Operation166Mhz_ConfigPattern;
3418ec22:	4b34      	ldr	r3, [pc, #208]	@ (3418ecf4 <SFDP_BuildGenericDriver+0xbb8>)
3418ec24:	8a5b      	ldrh	r3, [r3, #18]
3418ec26:	f3c3 1384 	ubfx	r3, r3, #6, #5
3418ec2a:	b2db      	uxtb	r3, r3
3418ec2c:	623b      	str	r3, [r7, #32]
3418ec2e:	e023      	b.n	3418ec78 <SFDP_BuildGenericDriver+0xb3c>
    }
    else if ((ClockOut >= CLOCK_133MHZ) && (JEDEC_XSPI10.Param_DWORD.D5.Operation133Mhz_DummyCycle != 0u))
3418ec30:	68fb      	ldr	r3, [r7, #12]
3418ec32:	4a34      	ldr	r2, [pc, #208]	@ (3418ed04 <SFDP_BuildGenericDriver+0xbc8>)
3418ec34:	4293      	cmp	r3, r2
3418ec36:	d913      	bls.n	3418ec60 <SFDP_BuildGenericDriver+0xb24>
3418ec38:	4b2e      	ldr	r3, [pc, #184]	@ (3418ecf4 <SFDP_BuildGenericDriver+0xbb8>)
3418ec3a:	7c9b      	ldrb	r3, [r3, #18]
3418ec3c:	f003 033e 	and.w	r3, r3, #62	@ 0x3e
3418ec40:	b2db      	uxtb	r3, r3
3418ec42:	2b00      	cmp	r3, #0
3418ec44:	d00c      	beq.n	3418ec60 <SFDP_BuildGenericDriver+0xb24>
    {
      dummyCycles = JEDEC_XSPI10.Param_DWORD.D5.Operation133Mhz_DummyCycle;
3418ec46:	4b2b      	ldr	r3, [pc, #172]	@ (3418ecf4 <SFDP_BuildGenericDriver+0xbb8>)
3418ec48:	7c9b      	ldrb	r3, [r3, #18]
3418ec4a:	f3c3 0344 	ubfx	r3, r3, #1, #5
3418ec4e:	b2db      	uxtb	r3, r3
3418ec50:	617b      	str	r3, [r7, #20]
      dummyCyclesValue = JEDEC_XSPI10.Param_DWORD.D5.Operation133Mhz_ConfigPattern;
3418ec52:	4b28      	ldr	r3, [pc, #160]	@ (3418ecf4 <SFDP_BuildGenericDriver+0xbb8>)
3418ec54:	691b      	ldr	r3, [r3, #16]
3418ec56:	f3c3 3304 	ubfx	r3, r3, #12, #5
3418ec5a:	b2db      	uxtb	r3, r3
3418ec5c:	623b      	str	r3, [r7, #32]
3418ec5e:	e00b      	b.n	3418ec78 <SFDP_BuildGenericDriver+0xb3c>
    }
    else /* if (ClockOut =< 100Mhz) */
    {
      dummyCycles = JEDEC_XSPI10.Param_DWORD.D5.Operation100Mhz_DummyCycle;
3418ec60:	4b24      	ldr	r3, [pc, #144]	@ (3418ecf4 <SFDP_BuildGenericDriver+0xbb8>)
3418ec62:	8a1b      	ldrh	r3, [r3, #16]
3418ec64:	f3c3 13c4 	ubfx	r3, r3, #7, #5
3418ec68:	b2db      	uxtb	r3, r3
3418ec6a:	617b      	str	r3, [r7, #20]
      dummyCyclesValue = JEDEC_XSPI10.Param_DWORD.D5.Operation100Mhz_ConfigPattern;
3418ec6c:	4b21      	ldr	r3, [pc, #132]	@ (3418ecf4 <SFDP_BuildGenericDriver+0xbb8>)
3418ec6e:	7c1b      	ldrb	r3, [r3, #16]
3418ec70:	f3c3 0384 	ubfx	r3, r3, #2, #5
3418ec74:	b2db      	uxtb	r3, r3
3418ec76:	623b      	str	r3, [r7, #32]
    }

    /* Specific case of GigaDevice memory with wrongly coded SFDP table in JEDEC_SCCR_Map.Param_DWORD.D9 */
    if (Object->sfdp_private.ManuID == EXTMEM_MANFACTURER_GIGADEVICE)
3418ec78:	687b      	ldr	r3, [r7, #4]
3418ec7a:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
3418ec7e:	2bc8      	cmp	r3, #200	@ 0xc8
3418ec80:	d10a      	bne.n	3418ec98 <SFDP_BuildGenericDriver+0xb5c>
    {
      dummyCycles = 16;
3418ec82:	2310      	movs	r3, #16
3418ec84:	617b      	str	r3, [r7, #20]
      (void)SAL_XSPI_MemoryConfig(&Object->sfdp_private.SALObject, PARAM_DUMMY_CYCLES, (void*)&dummyCycles);
3418ec86:	687b      	ldr	r3, [r7, #4]
3418ec88:	3308      	adds	r3, #8
3418ec8a:	f107 0214 	add.w	r2, r7, #20
3418ec8e:	2101      	movs	r1, #1
3418ec90:	4618      	mov	r0, r3
3418ec92:	f7fe fa01 	bl	3418d098 <SAL_XSPI_MemoryConfig>
3418ec96:	e025      	b.n	3418ece4 <SFDP_BuildGenericDriver+0xba8>
    }
    else
    {
      /* Write the dummy cycle value in the configuration register using information coming from SCCR Map */
      if((0u != (Object->sfdp_private.Sfdp_table_mask & (uint32_t)SFDP_PARAMID_STATUS_CONTROL_CONFIG_REGISTER_MAP))
3418ec98:	687b      	ldr	r3, [r7, #4]
3418ec9a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
3418ec9e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
3418eca2:	2b00      	cmp	r3, #0
3418eca4:	d017      	beq.n	3418ecd6 <SFDP_BuildGenericDriver+0xb9a>
         && (0u != JEDEC_SCCR_Map.Param_DWORD.D9.BitAvailable))
3418eca6:	4b18      	ldr	r3, [pc, #96]	@ (3418ed08 <SFDP_BuildGenericDriver+0xbcc>)
3418eca8:	f893 3023 	ldrb.w	r3, [r3, #35]	@ 0x23
3418ecac:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
3418ecb0:	b2db      	uxtb	r3, r3
3418ecb2:	2b00      	cmp	r3, #0
3418ecb4:	d00f      	beq.n	3418ecd6 <SFDP_BuildGenericDriver+0xb9a>
      {
        /* Update the frequence with MaxFreqMhz information */
        if( sfdp_set_dummycycle(Object, dummyCyclesValue) == EXTMEM_SFDP_OK)
3418ecb6:	6a39      	ldr	r1, [r7, #32]
3418ecb8:	6878      	ldr	r0, [r7, #4]
3418ecba:	f000 fa6b 	bl	3418f194 <sfdp_set_dummycycle>
3418ecbe:	4603      	mov	r3, r0
3418ecc0:	2b00      	cmp	r3, #0
3418ecc2:	d10f      	bne.n	3418ece4 <SFDP_BuildGenericDriver+0xba8>
        {
          /* Set the dummy cycle corresponding */
          (void)SAL_XSPI_MemoryConfig(&Object->sfdp_private.SALObject, PARAM_DUMMY_CYCLES, (void*)&dummyCycles);
3418ecc4:	687b      	ldr	r3, [r7, #4]
3418ecc6:	3308      	adds	r3, #8
3418ecc8:	f107 0214 	add.w	r2, r7, #20
3418eccc:	2101      	movs	r1, #1
3418ecce:	4618      	mov	r0, r3
3418ecd0:	f7fe f9e2 	bl	3418d098 <SAL_XSPI_MemoryConfig>
        if( sfdp_set_dummycycle(Object, dummyCyclesValue) == EXTMEM_SFDP_OK)
3418ecd4:	e006      	b.n	3418ece4 <SFDP_BuildGenericDriver+0xba8>
        }
      }
      else
      {
        retr = EXTMEM_SFDP_ERROR_CONFIGDUMMY;
3418ecd6:	230e      	movs	r3, #14
3418ecd8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        goto error;
3418ecdc:	e002      	b.n	3418ece4 <SFDP_BuildGenericDriver+0xba8>
          goto error;
3418ecde:	bf00      	nop
3418ece0:	e000      	b.n	3418ece4 <SFDP_BuildGenericDriver+0xba8>
      }
    }
  }

error :
3418ece2:	bf00      	nop
  return retr;
3418ece4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
3418ece8:	4618      	mov	r0, r3
3418ecea:	372c      	adds	r7, #44	@ 0x2c
3418ecec:	46bd      	mov	sp, r7
3418ecee:	bdf0      	pop	{r4, r5, r6, r7, pc}
3418ecf0:	341808c4 	.word	0x341808c4
3418ecf4:	341808cc 	.word	0x341808cc
3418ecf8:	34180864 	.word	0x34180864
3418ecfc:	0bebc1ff 	.word	0x0bebc1ff
3418ed00:	09e4f57f 	.word	0x09e4f57f
3418ed04:	07ed6b3f 	.word	0x07ed6b3f
3418ed08:	341808e4 	.word	0x341808e4

3418ed0c <driver_check_FlagBUSY>:


EXTMEM_DRIVER_NOR_SFDP_StatusTypeDef driver_check_FlagBUSY(EXTMEM_DRIVER_NOR_SFDP_ObjectTypeDef *SFDPObject, uint32_t Timeout)
{
3418ed0c:	b5f0      	push	{r4, r5, r6, r7, lr}
3418ed0e:	b089      	sub	sp, #36	@ 0x24
3418ed10:	af04      	add	r7, sp, #16
3418ed12:	6078      	str	r0, [r7, #4]
3418ed14:	6039      	str	r1, [r7, #0]
  EXTMEM_DRIVER_NOR_SFDP_StatusTypeDef retr = EXTMEM_DRIVER_NOR_SFDP_ERROR_BUSY;
3418ed16:	23fb      	movs	r3, #251	@ 0xfb
3418ed18:	73fb      	strb	r3, [r7, #15]
  SFDP_DEBUG_STR((uint8_t *)__func__)
  if (0u != SFDPObject->sfdp_private.DriverInfo.ReadWIPCommand)
3418ed1a:	687b      	ldr	r3, [r7, #4]
3418ed1c:	f893 306c 	ldrb.w	r3, [r3, #108]	@ 0x6c
3418ed20:	2b00      	cmp	r3, #0
3418ed22:	d02b      	beq.n	3418ed7c <driver_check_FlagBUSY+0x70>
  {
    /* check that the WIP flag is not set */
    if (HAL_OK == SAL_XSPI_CheckStatusRegister(&SFDPObject->sfdp_private.SALObject,
3418ed24:	687b      	ldr	r3, [r7, #4]
3418ed26:	f103 0008 	add.w	r0, r3, #8
3418ed2a:	687b      	ldr	r3, [r7, #4]
3418ed2c:	f893 406c 	ldrb.w	r4, [r3, #108]	@ 0x6c
                                               SFDPObject->sfdp_private.DriverInfo.ReadWIPCommand,
                                               SFDPObject->sfdp_private.DriverInfo.WIPAddress,
3418ed30:	687b      	ldr	r3, [r7, #4]
3418ed32:	f893 306f 	ldrb.w	r3, [r3, #111]	@ 0x6f
    if (HAL_OK == SAL_XSPI_CheckStatusRegister(&SFDPObject->sfdp_private.SALObject,
3418ed36:	461e      	mov	r6, r3
                                               SFDPObject->sfdp_private.DriverInfo.WIPBusyPolarity << SFDPObject->sfdp_private.DriverInfo.WIPPosition,
3418ed38:	687b      	ldr	r3, [r7, #4]
3418ed3a:	f893 306e 	ldrb.w	r3, [r3, #110]	@ 0x6e
3418ed3e:	461a      	mov	r2, r3
3418ed40:	687b      	ldr	r3, [r7, #4]
3418ed42:	f893 306d 	ldrb.w	r3, [r3, #109]	@ 0x6d
3418ed46:	fa02 f303 	lsl.w	r3, r2, r3
    if (HAL_OK == SAL_XSPI_CheckStatusRegister(&SFDPObject->sfdp_private.SALObject,
3418ed4a:	b2dd      	uxtb	r5, r3
                                               1u << SFDPObject->sfdp_private.DriverInfo.WIPPosition,
3418ed4c:	687b      	ldr	r3, [r7, #4]
3418ed4e:	f893 306d 	ldrb.w	r3, [r3, #109]	@ 0x6d
3418ed52:	461a      	mov	r2, r3
3418ed54:	2301      	movs	r3, #1
3418ed56:	4093      	lsls	r3, r2
    if (HAL_OK == SAL_XSPI_CheckStatusRegister(&SFDPObject->sfdp_private.SALObject,
3418ed58:	b2db      	uxtb	r3, r3
3418ed5a:	687a      	ldr	r2, [r7, #4]
3418ed5c:	f892 205d 	ldrb.w	r2, [r2, #93]	@ 0x5d
3418ed60:	6839      	ldr	r1, [r7, #0]
3418ed62:	9102      	str	r1, [sp, #8]
3418ed64:	9201      	str	r2, [sp, #4]
3418ed66:	9300      	str	r3, [sp, #0]
3418ed68:	462b      	mov	r3, r5
3418ed6a:	4632      	mov	r2, r6
3418ed6c:	4621      	mov	r1, r4
3418ed6e:	f7fe fdbe 	bl	3418d8ee <SAL_XSPI_CheckStatusRegister>
3418ed72:	4603      	mov	r3, r0
3418ed74:	2b00      	cmp	r3, #0
3418ed76:	d101      	bne.n	3418ed7c <driver_check_FlagBUSY+0x70>
                                               SFDPObject->sfdp_private.ManuID, Timeout))
    {
      retr = EXTMEM_DRIVER_NOR_SFDP_OK;
3418ed78:	2300      	movs	r3, #0
3418ed7a:	73fb      	strb	r3, [r7, #15]
    }
  }
  return retr;
3418ed7c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
3418ed80:	4618      	mov	r0, r3
3418ed82:	3714      	adds	r7, #20
3418ed84:	46bd      	mov	sp, r7
3418ed86:	bdf0      	pop	{r4, r5, r6, r7, pc}

3418ed88 <sfdp_getfrequencevalue>:
 * @brief This function returns the frequency value corresponding to a frequency
 * @param BitField bit field value
 * @return frequency value
 */
uint32_t sfdp_getfrequencevalue(uint32_t BitField)
{
3418ed88:	b4b0      	push	{r4, r5, r7}
3418ed8a:	b08b      	sub	sp, #44	@ 0x2c
3418ed8c:	af00      	add	r7, sp, #0
3418ed8e:	6078      	str	r0, [r7, #4]
  const uint16_t freqMhz_table[] = { 0x0, 33, 50, 66, 80, 100, 133, 166, 200, 250, 266, 333, 400 };
3418ed90:	4b0e      	ldr	r3, [pc, #56]	@ (3418edcc <sfdp_getfrequencevalue+0x44>)
3418ed92:	f107 040c 	add.w	r4, r7, #12
3418ed96:	461d      	mov	r5, r3
3418ed98:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
3418ed9a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
3418ed9c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
3418eda0:	c403      	stmia	r4!, {r0, r1}
3418eda2:	8022      	strh	r2, [r4, #0]
  SFDP_DEBUG_STR(__func__);

  if (BitField < 0b1010u)
3418eda4:	687b      	ldr	r3, [r7, #4]
3418eda6:	2b09      	cmp	r3, #9
3418eda8:	d80a      	bhi.n	3418edc0 <sfdp_getfrequencevalue+0x38>
  {
    return (uint32_t)freqMhz_table[BitField]* 1000000u;
3418edaa:	687b      	ldr	r3, [r7, #4]
3418edac:	005b      	lsls	r3, r3, #1
3418edae:	3328      	adds	r3, #40	@ 0x28
3418edb0:	443b      	add	r3, r7
3418edb2:	f833 3c1c 	ldrh.w	r3, [r3, #-28]
3418edb6:	461a      	mov	r2, r3
3418edb8:	4b05      	ldr	r3, [pc, #20]	@ (3418edd0 <sfdp_getfrequencevalue+0x48>)
3418edba:	fb02 f303 	mul.w	r3, r2, r3
3418edbe:	e000      	b.n	3418edc2 <sfdp_getfrequencevalue+0x3a>
  }
  return 0; /* the max frequency is unknown */
3418edc0:	2300      	movs	r3, #0
}
3418edc2:	4618      	mov	r0, r3
3418edc4:	372c      	adds	r7, #44	@ 0x2c
3418edc6:	46bd      	mov	sp, r7
3418edc8:	bcb0      	pop	{r4, r5, r7}
3418edca:	4770      	bx	lr
3418edcc:	3418fc10 	.word	0x3418fc10
3418edd0:	000f4240 	.word	0x000f4240

3418edd4 <sfdp_get_paraminfo>:
 * @param sfdp_param_info pointer on parameter info
 * @return @ref SFDP_StatusTypeDef
 */
SFDP_StatusTypeDef sfdp_get_paraminfo(EXTMEM_DRIVER_NOR_SFDP_ObjectTypeDef *Object, uint32_t sfdp_address,
                                      SFDP_ParameterTableTypeDef *Param_info)
{
3418edd4:	b580      	push	{r7, lr}
3418edd6:	b088      	sub	sp, #32
3418edd8:	af00      	add	r7, sp, #0
3418edda:	60f8      	str	r0, [r7, #12]
3418eddc:	60b9      	str	r1, [r7, #8]
3418edde:	607a      	str	r2, [r7, #4]
  SFDP_StatusTypeDef retr = EXTMEM_SFDP_OK;
3418ede0:	2300      	movs	r3, #0
3418ede2:	77fb      	strb	r3, [r7, #31]
  SFDP_ParameterHeaderTypeDef sfdp_param_header = {0};
3418ede4:	f107 0314 	add.w	r3, r7, #20
3418ede8:	2200      	movs	r2, #0
3418edea:	601a      	str	r2, [r3, #0]
3418edec:	605a      	str	r2, [r3, #4]
  SFDP_DEBUG_STR(__func__);

  /* send the SFDP command to read the header */
  if(HAL_OK != SAL_XSPI_GetSFDP(&Object->sfdp_private.SALObject, sfdp_address,
3418edee:	68fb      	ldr	r3, [r7, #12]
3418edf0:	f103 0008 	add.w	r0, r3, #8
3418edf4:	f107 0214 	add.w	r2, r7, #20
3418edf8:	2308      	movs	r3, #8
3418edfa:	68b9      	ldr	r1, [r7, #8]
3418edfc:	f7fe fa9e 	bl	3418d33c <SAL_XSPI_GetSFDP>
3418ee00:	4603      	mov	r3, r0
3418ee02:	2b00      	cmp	r3, #0
3418ee04:	d002      	beq.n	3418ee0c <sfdp_get_paraminfo+0x38>
                                (uint8_t*)&sfdp_param_header, SFDP_PARAM_HEADER_SIZE))
  {
    retr = EXTMEM_SFDP_ERROR_SFDPREAD;
3418ee06:	2303      	movs	r3, #3
3418ee08:	77fb      	strb	r3, [r7, #31]
    goto error;
3418ee0a:	e0d9      	b.n	3418efc0 <sfdp_get_paraminfo+0x1ec>
  }

  Param_info->type = SFDP_PARAMID_UNKNOWN;
3418ee0c:	687b      	ldr	r3, [r7, #4]
3418ee0e:	2200      	movs	r2, #0
3418ee10:	601a      	str	r2, [r3, #0]
  Param_info->size = sfdp_param_header.Length ;
3418ee12:	7dfa      	ldrb	r2, [r7, #23]
3418ee14:	687b      	ldr	r3, [r7, #4]
3418ee16:	721a      	strb	r2, [r3, #8]
  Param_info->address = (((uint32_t)sfdp_param_header.TableAddressPointer[2u] << 16u)
3418ee18:	7ebb      	ldrb	r3, [r7, #26]
3418ee1a:	041a      	lsls	r2, r3, #16
                        |((uint32_t)sfdp_param_header.TableAddressPointer[1u] << 8u)
3418ee1c:	7e7b      	ldrb	r3, [r7, #25]
3418ee1e:	021b      	lsls	r3, r3, #8
3418ee20:	4313      	orrs	r3, r2
                        |((uint32_t)sfdp_param_header.TableAddressPointer[0u]));
3418ee22:	7e3a      	ldrb	r2, [r7, #24]
3418ee24:	431a      	orrs	r2, r3
  Param_info->address = (((uint32_t)sfdp_param_header.TableAddressPointer[2u] << 16u)
3418ee26:	687b      	ldr	r3, [r7, #4]
3418ee28:	605a      	str	r2, [r3, #4]

  if ((sfdp_param_header.ID_msb > 0x00u) && (sfdp_param_header.ID_msb < 0x80u))
3418ee2a:	7efb      	ldrb	r3, [r7, #27]
3418ee2c:	2b00      	cmp	r3, #0
3418ee2e:	d010      	beq.n	3418ee52 <sfdp_get_paraminfo+0x7e>
3418ee30:	7efb      	ldrb	r3, [r7, #27]
3418ee32:	b25b      	sxtb	r3, r3
3418ee34:	2b00      	cmp	r3, #0
3418ee36:	db0c      	blt.n	3418ee52 <sfdp_get_paraminfo+0x7e>
  {
    if ((sfdp_param_header.ID_lsb & 0x01u) == 0x01u)
3418ee38:	7d3b      	ldrb	r3, [r7, #20]
3418ee3a:	f003 0301 	and.w	r3, r3, #1
3418ee3e:	2b00      	cmp	r3, #0
3418ee40:	d003      	beq.n	3418ee4a <sfdp_get_paraminfo+0x76>
    {
      Param_info->type = SFDP_PARAMID_VENDOR;
3418ee42:	687b      	ldr	r3, [r7, #4]
3418ee44:	2201      	movs	r2, #1
3418ee46:	601a      	str	r2, [r3, #0]
    if ((sfdp_param_header.ID_lsb & 0x01u) == 0x01u)
3418ee48:	e0ba      	b.n	3418efc0 <sfdp_get_paraminfo+0x1ec>
      SFDP_DEBUG_STR("-> type SFDP_PARAMID_VENDOR");
    }
    else
    {
      Param_info->type = SFDP_PARAMID_FUNCTION_VENDOR;
3418ee4a:	687b      	ldr	r3, [r7, #4]
3418ee4c:	2202      	movs	r2, #2
3418ee4e:	601a      	str	r2, [r3, #0]
    if ((sfdp_param_header.ID_lsb & 0x01u) == 0x01u)
3418ee50:	e0b6      	b.n	3418efc0 <sfdp_get_paraminfo+0x1ec>
      SFDP_DEBUG_STR("-> type SFDP_PARAMID_FUNCTION_VENDOR");
    }
  }
  else if (sfdp_param_header.ID_msb >= 0x80u)
3418ee52:	7efb      	ldrb	r3, [r7, #27]
3418ee54:	b25b      	sxtb	r3, r3
3418ee56:	2b00      	cmp	r3, #0
3418ee58:	f280 80ae 	bge.w	3418efb8 <sfdp_get_paraminfo+0x1e4>
  {
    if((sfdp_param_header.ID_lsb & 0x01u) == 0x00u)
3418ee5c:	7d3b      	ldrb	r3, [r7, #20]
3418ee5e:	f003 0301 	and.w	r3, r3, #1
3418ee62:	2b00      	cmp	r3, #0
3418ee64:	d102      	bne.n	3418ee6c <sfdp_get_paraminfo+0x98>
    {
      Param_info->type = SFDP_PARAMID_FUNCTION_JEDEC;
3418ee66:	687b      	ldr	r3, [r7, #4]
3418ee68:	2204      	movs	r2, #4
3418ee6a:	601a      	str	r2, [r3, #0]
      SFDP_DEBUG_STR("-> type SFDP_PARAMID_FUNCTION_JEDEC");
    }

    if (sfdp_param_header.ID_msb == SFDP_BASIC_PARAMETER_TABLE_MSB)
3418ee6c:	7efb      	ldrb	r3, [r7, #27]
3418ee6e:	2bff      	cmp	r3, #255	@ 0xff
3418ee70:	f040 80a6 	bne.w	3418efc0 <sfdp_get_paraminfo+0x1ec>
    {
      switch(sfdp_param_header.ID_lsb)
3418ee74:	7d3b      	ldrb	r3, [r7, #20]
3418ee76:	2b0f      	cmp	r3, #15
3418ee78:	dc4c      	bgt.n	3418ef14 <sfdp_get_paraminfo+0x140>
3418ee7a:	2b00      	cmp	r3, #0
3418ee7c:	da24      	bge.n	3418eec8 <sfdp_get_paraminfo+0xf4>
        Param_info->type = SFDP_PARAMID_RESERVED;
        SFDP_DEBUG_STR("-> info SFDP_PARAMID_RESERVED");
        break;
      default :
        SFDP_DEBUG_STR("-> info SFDP_PARAMID_????");
        break;
3418ee7e:	e09e      	b.n	3418efbe <sfdp_get_paraminfo+0x1ea>
      switch(sfdp_param_header.ID_lsb)
3418ee80:	3b81      	subs	r3, #129	@ 0x81
3418ee82:	2b0d      	cmp	r3, #13
3418ee84:	f200 809b 	bhi.w	3418efbe <sfdp_get_paraminfo+0x1ea>
3418ee88:	a201      	add	r2, pc, #4	@ (adr r2, 3418ee90 <sfdp_get_paraminfo+0xbc>)
3418ee8a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
3418ee8e:	bf00      	nop
3418ee90:	3418ef35 	.word	0x3418ef35
3418ee94:	3418efbf 	.word	0x3418efbf
3418ee98:	3418efbf 	.word	0x3418efbf
3418ee9c:	3418ef45 	.word	0x3418ef45
3418eea0:	3418efbf 	.word	0x3418efbf
3418eea4:	3418efbf 	.word	0x3418efbf
3418eea8:	3418ef5f 	.word	0x3418ef5f
3418eeac:	3418ef69 	.word	0x3418ef69
3418eeb0:	3418efbf 	.word	0x3418efbf
3418eeb4:	3418efbf 	.word	0x3418efbf
3418eeb8:	3418ef87 	.word	0x3418ef87
3418eebc:	3418efbf 	.word	0x3418efbf
3418eec0:	3418ef9b 	.word	0x3418ef9b
3418eec4:	3418efa5 	.word	0x3418efa5
3418eec8:	2b0f      	cmp	r3, #15
3418eeca:	d878      	bhi.n	3418efbe <sfdp_get_paraminfo+0x1ea>
3418eecc:	a201      	add	r2, pc, #4	@ (adr r2, 3418eed4 <sfdp_get_paraminfo+0x100>)
3418eece:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
3418eed2:	bf00      	nop
3418eed4:	3418ef1f 	.word	0x3418ef1f
3418eed8:	3418efbf 	.word	0x3418efbf
3418eedc:	3418efbf 	.word	0x3418efbf
3418eee0:	3418ef3d 	.word	0x3418ef3d
3418eee4:	3418efbf 	.word	0x3418efbf
3418eee8:	3418ef4d 	.word	0x3418ef4d
3418eeec:	3418ef55 	.word	0x3418ef55
3418eef0:	3418efbf 	.word	0x3418efbf
3418eef4:	3418efbf 	.word	0x3418efbf
3418eef8:	3418ef73 	.word	0x3418ef73
3418eefc:	3418ef7d 	.word	0x3418ef7d
3418ef00:	3418efbf 	.word	0x3418efbf
3418ef04:	3418ef91 	.word	0x3418ef91
3418ef08:	3418efbf 	.word	0x3418efbf
3418ef0c:	3418efbf 	.word	0x3418efbf
3418ef10:	3418efaf 	.word	0x3418efaf
3418ef14:	2b8e      	cmp	r3, #142	@ 0x8e
3418ef16:	dc52      	bgt.n	3418efbe <sfdp_get_paraminfo+0x1ea>
3418ef18:	2b81      	cmp	r3, #129	@ 0x81
3418ef1a:	dab1      	bge.n	3418ee80 <sfdp_get_paraminfo+0xac>
        break;
3418ef1c:	e04f      	b.n	3418efbe <sfdp_get_paraminfo+0x1ea>
        Param_info->type = SFDP_PARAMID_BASIC_SPIPROTOCOL;
3418ef1e:	687b      	ldr	r3, [r7, #4]
3418ef20:	2208      	movs	r2, #8
3418ef22:	601a      	str	r2, [r3, #0]
        Param_info->size = ((sfdp_param_header.Length ) < SFDP_PARAMS_BASIC_TABLE_DEFAULTSIZE)
3418ef24:	7dfb      	ldrb	r3, [r7, #23]
                             ? sfdp_param_header.Length : SFDP_PARAMS_BASIC_TABLE_DEFAULTSIZE;
3418ef26:	2b17      	cmp	r3, #23
3418ef28:	bf28      	it	cs
3418ef2a:	2317      	movcs	r3, #23
3418ef2c:	b2da      	uxtb	r2, r3
        Param_info->size = ((sfdp_param_header.Length ) < SFDP_PARAMS_BASIC_TABLE_DEFAULTSIZE)
3418ef2e:	687b      	ldr	r3, [r7, #4]
3418ef30:	721a      	strb	r2, [r3, #8]
        break;
3418ef32:	e045      	b.n	3418efc0 <sfdp_get_paraminfo+0x1ec>
        Param_info->type = SFDP_PARAMID_SECTORMAP;
3418ef34:	687b      	ldr	r3, [r7, #4]
3418ef36:	2210      	movs	r2, #16
3418ef38:	601a      	str	r2, [r3, #0]
        break;
3418ef3a:	e041      	b.n	3418efc0 <sfdp_get_paraminfo+0x1ec>
        Param_info->type = SFDP_PARAMID_RPMC;
3418ef3c:	687b      	ldr	r3, [r7, #4]
3418ef3e:	2220      	movs	r2, #32
3418ef40:	601a      	str	r2, [r3, #0]
        break;
3418ef42:	e03d      	b.n	3418efc0 <sfdp_get_paraminfo+0x1ec>
        Param_info->type = SFDP_PARAMID_4BYTE_ADDRESS_INSTRUCTION;
3418ef44:	687b      	ldr	r3, [r7, #4]
3418ef46:	2240      	movs	r2, #64	@ 0x40
3418ef48:	601a      	str	r2, [r3, #0]
        break;
3418ef4a:	e039      	b.n	3418efc0 <sfdp_get_paraminfo+0x1ec>
        Param_info->type = SFDP_PARAMID_XSPI_V1_0;
3418ef4c:	687b      	ldr	r3, [r7, #4]
3418ef4e:	2280      	movs	r2, #128	@ 0x80
3418ef50:	601a      	str	r2, [r3, #0]
        break;
3418ef52:	e035      	b.n	3418efc0 <sfdp_get_paraminfo+0x1ec>
        Param_info->type = SFDP_PARAMID_XSPI_V2_0;
3418ef54:	687b      	ldr	r3, [r7, #4]
3418ef56:	f44f 7280 	mov.w	r2, #256	@ 0x100
3418ef5a:	601a      	str	r2, [r3, #0]
        break;
3418ef5c:	e030      	b.n	3418efc0 <sfdp_get_paraminfo+0x1ec>
        Param_info->type = SFDP_PARAMID_STATUS_CONTROL_CONFIG_REGISTER_MAP;
3418ef5e:	687b      	ldr	r3, [r7, #4]
3418ef60:	f44f 7200 	mov.w	r2, #512	@ 0x200
3418ef64:	601a      	str	r2, [r3, #0]
        break;
3418ef66:	e02b      	b.n	3418efc0 <sfdp_get_paraminfo+0x1ec>
        Param_info->type = SFDP_PARAMID_STATUS_CONTROL_CONFIG_REGISTER_MAP_MULTICHIP;
3418ef68:	687b      	ldr	r3, [r7, #4]
3418ef6a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
3418ef6e:	601a      	str	r2, [r3, #0]
        break;
3418ef70:	e026      	b.n	3418efc0 <sfdp_get_paraminfo+0x1ec>
        Param_info->type = SFDP_PARAMID_STATUS_CONTROL_CONFIG_XSPI_V2_0;
3418ef72:	687b      	ldr	r3, [r7, #4]
3418ef74:	f44f 6200 	mov.w	r2, #2048	@ 0x800
3418ef78:	601a      	str	r2, [r3, #0]
        break;
3418ef7a:	e021      	b.n	3418efc0 <sfdp_get_paraminfo+0x1ec>
        Param_info->type = SFDP_PARAMID_OCTAL_DDR;
3418ef7c:	687b      	ldr	r3, [r7, #4]
3418ef7e:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
3418ef82:	601a      	str	r2, [r3, #0]
        break;
3418ef84:	e01c      	b.n	3418efc0 <sfdp_get_paraminfo+0x1ec>
        Param_info->type = SFDP_PARAMID_MSPT;
3418ef86:	687b      	ldr	r3, [r7, #4]
3418ef88:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
3418ef8c:	601a      	str	r2, [r3, #0]
        break;
3418ef8e:	e017      	b.n	3418efc0 <sfdp_get_paraminfo+0x1ec>
        Param_info->type = SFDP_PARAMID_X4QUAD_DS;
3418ef90:	687b      	ldr	r3, [r7, #4]
3418ef92:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
3418ef96:	601a      	str	r2, [r3, #0]
        break;
3418ef98:	e012      	b.n	3418efc0 <sfdp_get_paraminfo+0x1ec>
        Param_info->type = SFDP_PARAMID_QUAD_DDR;
3418ef9a:	687b      	ldr	r3, [r7, #4]
3418ef9c:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
3418efa0:	601a      	str	r2, [r3, #0]
        break;
3418efa2:	e00d      	b.n	3418efc0 <sfdp_get_paraminfo+0x1ec>
        Param_info->type = SFDP_PARAMID_SECURE_PACKET_READ_WRITE;
3418efa4:	687b      	ldr	r3, [r7, #4]
3418efa6:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
3418efaa:	601a      	str	r2, [r3, #0]
        break;
3418efac:	e008      	b.n	3418efc0 <sfdp_get_paraminfo+0x1ec>
        Param_info->type = SFDP_PARAMID_RESERVED;
3418efae:	687b      	ldr	r3, [r7, #4]
3418efb0:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
3418efb4:	601a      	str	r2, [r3, #0]
        break;
3418efb6:	e003      	b.n	3418efc0 <sfdp_get_paraminfo+0x1ec>
  }
  else
  {
    /* Unexpected value for MSB field of SFDP Parameter ID */
    SFDP_DEBUG_STR("-> Unexpected value for MSB field of SFDP Parameter ID");
    retr = EXTMEM_SFDP_ERROR_SFDPREAD;
3418efb8:	2303      	movs	r3, #3
3418efba:	77fb      	strb	r3, [r7, #31]
    goto error;
3418efbc:	e000      	b.n	3418efc0 <sfdp_get_paraminfo+0x1ec>
        break;
3418efbe:	bf00      	nop
  }

error:
  return retr;
3418efc0:	7ffb      	ldrb	r3, [r7, #31]
}
3418efc2:	4618      	mov	r0, r3
3418efc4:	3720      	adds	r7, #32
3418efc6:	46bd      	mov	sp, r7
3418efc8:	bd80      	pop	{r7, pc}
3418efca:	bf00      	nop

3418efcc <sfdp_enter_octal_mode>:
 * @brief This function executes the octal DDR table to enter octal DDR mode
 * @param Object memory Object
 * @return @ref SFDP_StatusTypeDef
 */
SFDP_StatusTypeDef sfdp_enter_octal_mode(EXTMEM_DRIVER_NOR_SFDP_ObjectTypeDef *Object)
{
3418efcc:	b590      	push	{r4, r7, lr}
3418efce:	b085      	sub	sp, #20
3418efd0:	af00      	add	r7, sp, #0
3418efd2:	6078      	str	r0, [r7, #4]
  SFDP_StatusTypeDef retr = EXTMEM_SFDP_OK;
3418efd4:	2300      	movs	r3, #0
3418efd6:	73fb      	strb	r3, [r7, #15]
  uint8_t data[7];
  SFDP_DEBUG_STR(__func__);
  /* D1-D2 command */
  if (0u != JEDEC_OctalDdr.Param_DWORD.D1.LengthCommand)
3418efd8:	4b6d      	ldr	r3, [pc, #436]	@ (3418f190 <sfdp_enter_octal_mode+0x1c4>)
3418efda:	78db      	ldrb	r3, [r3, #3]
3418efdc:	2b00      	cmp	r3, #0
3418efde:	d028      	beq.n	3418f032 <sfdp_enter_octal_mode+0x66>
  {
    data[0] = (uint8_t)JEDEC_OctalDdr.Param_DWORD.D1.Byte1CommandSequence;
3418efe0:	4b6b      	ldr	r3, [pc, #428]	@ (3418f190 <sfdp_enter_octal_mode+0x1c4>)
3418efe2:	789b      	ldrb	r3, [r3, #2]
3418efe4:	723b      	strb	r3, [r7, #8]
    data[1] = (uint8_t)JEDEC_OctalDdr.Param_DWORD.D1.Byte2CommandSequence;
3418efe6:	4b6a      	ldr	r3, [pc, #424]	@ (3418f190 <sfdp_enter_octal_mode+0x1c4>)
3418efe8:	785b      	ldrb	r3, [r3, #1]
3418efea:	727b      	strb	r3, [r7, #9]
    data[2] = (uint8_t)JEDEC_OctalDdr.Param_DWORD.D1.Byte3CommandSequence;
3418efec:	4b68      	ldr	r3, [pc, #416]	@ (3418f190 <sfdp_enter_octal_mode+0x1c4>)
3418efee:	781b      	ldrb	r3, [r3, #0]
3418eff0:	72bb      	strb	r3, [r7, #10]
    data[3] = (uint8_t)JEDEC_OctalDdr.Param_DWORD.D2.Byte4CommandSequence;
3418eff2:	4b67      	ldr	r3, [pc, #412]	@ (3418f190 <sfdp_enter_octal_mode+0x1c4>)
3418eff4:	79db      	ldrb	r3, [r3, #7]
3418eff6:	72fb      	strb	r3, [r7, #11]
    data[4] = (uint8_t)JEDEC_OctalDdr.Param_DWORD.D2.Byte5CommandSequence;
3418eff8:	4b65      	ldr	r3, [pc, #404]	@ (3418f190 <sfdp_enter_octal_mode+0x1c4>)
3418effa:	799b      	ldrb	r3, [r3, #6]
3418effc:	733b      	strb	r3, [r7, #12]
    data[5] = (uint8_t)JEDEC_OctalDdr.Param_DWORD.D2.Byte6CommandSequence;
3418effe:	4b64      	ldr	r3, [pc, #400]	@ (3418f190 <sfdp_enter_octal_mode+0x1c4>)
3418f000:	795b      	ldrb	r3, [r3, #5]
3418f002:	737b      	strb	r3, [r7, #13]
    data[6] = (uint8_t)JEDEC_OctalDdr.Param_DWORD.D2.Byte7CommandSequence;
3418f004:	4b62      	ldr	r3, [pc, #392]	@ (3418f190 <sfdp_enter_octal_mode+0x1c4>)
3418f006:	791b      	ldrb	r3, [r3, #4]
3418f008:	73bb      	strb	r3, [r7, #14]

    if (HAL_OK != SAL_XSPI_CommandSendData(&Object->sfdp_private.SALObject, data[0], &data[1],
3418f00a:	687b      	ldr	r3, [r7, #4]
3418f00c:	f103 0008 	add.w	r0, r3, #8
3418f010:	7a39      	ldrb	r1, [r7, #8]
                                           (uint16_t)(JEDEC_OctalDdr.Param_DWORD.D1.LengthCommand - 1u)))
3418f012:	4b5f      	ldr	r3, [pc, #380]	@ (3418f190 <sfdp_enter_octal_mode+0x1c4>)
3418f014:	78db      	ldrb	r3, [r3, #3]
    if (HAL_OK != SAL_XSPI_CommandSendData(&Object->sfdp_private.SALObject, data[0], &data[1],
3418f016:	3b01      	subs	r3, #1
3418f018:	b29c      	uxth	r4, r3
3418f01a:	f107 0308 	add.w	r3, r7, #8
3418f01e:	1c5a      	adds	r2, r3, #1
3418f020:	4623      	mov	r3, r4
3418f022:	f7fe fb57 	bl	3418d6d4 <SAL_XSPI_CommandSendData>
3418f026:	4603      	mov	r3, r0
3418f028:	2b00      	cmp	r3, #0
3418f02a:	d002      	beq.n	3418f032 <sfdp_enter_octal_mode+0x66>
    {
      retr = EXTMEM_SFDP_ERROR_OCTALMODE;
3418f02c:	230b      	movs	r3, #11
3418f02e:	73fb      	strb	r3, [r7, #15]
      goto error;
3418f030:	e0a9      	b.n	3418f186 <sfdp_enter_octal_mode+0x1ba>
    }
  }

  /* D3-D4 command */
  if (0u != JEDEC_OctalDdr.Param_DWORD.D3.LengthCommand)
3418f032:	4b57      	ldr	r3, [pc, #348]	@ (3418f190 <sfdp_enter_octal_mode+0x1c4>)
3418f034:	7adb      	ldrb	r3, [r3, #11]
3418f036:	2b00      	cmp	r3, #0
3418f038:	d032      	beq.n	3418f0a0 <sfdp_enter_octal_mode+0xd4>
  {
    /* wait for busy flag clear */
    if (EXTMEM_DRIVER_NOR_SFDP_OK != driver_check_FlagBUSY(Object, 100u))
3418f03a:	2164      	movs	r1, #100	@ 0x64
3418f03c:	6878      	ldr	r0, [r7, #4]
3418f03e:	f7ff fe65 	bl	3418ed0c <driver_check_FlagBUSY>
3418f042:	4603      	mov	r3, r0
3418f044:	2b00      	cmp	r3, #0
3418f046:	d002      	beq.n	3418f04e <sfdp_enter_octal_mode+0x82>
    {
      retr = EXTMEM_SFDP_ERROR_DRIVER;
3418f048:	230c      	movs	r3, #12
3418f04a:	73fb      	strb	r3, [r7, #15]
      goto error;
3418f04c:	e09b      	b.n	3418f186 <sfdp_enter_octal_mode+0x1ba>
    }

    data[0] = (uint8_t)JEDEC_OctalDdr.Param_DWORD.D3.Byte1CommandSequence;
3418f04e:	4b50      	ldr	r3, [pc, #320]	@ (3418f190 <sfdp_enter_octal_mode+0x1c4>)
3418f050:	7a9b      	ldrb	r3, [r3, #10]
3418f052:	723b      	strb	r3, [r7, #8]
    data[1] = (uint8_t)JEDEC_OctalDdr.Param_DWORD.D3.Byte2CommandSequence;
3418f054:	4b4e      	ldr	r3, [pc, #312]	@ (3418f190 <sfdp_enter_octal_mode+0x1c4>)
3418f056:	7a5b      	ldrb	r3, [r3, #9]
3418f058:	727b      	strb	r3, [r7, #9]
    data[2] = (uint8_t)JEDEC_OctalDdr.Param_DWORD.D3.Byte3CommandSequence;
3418f05a:	4b4d      	ldr	r3, [pc, #308]	@ (3418f190 <sfdp_enter_octal_mode+0x1c4>)
3418f05c:	7a1b      	ldrb	r3, [r3, #8]
3418f05e:	72bb      	strb	r3, [r7, #10]
    data[3] = (uint8_t)JEDEC_OctalDdr.Param_DWORD.D4.Byte4CommandSequence;
3418f060:	4b4b      	ldr	r3, [pc, #300]	@ (3418f190 <sfdp_enter_octal_mode+0x1c4>)
3418f062:	7bdb      	ldrb	r3, [r3, #15]
3418f064:	72fb      	strb	r3, [r7, #11]
    data[4] = (uint8_t)JEDEC_OctalDdr.Param_DWORD.D4.Byte5CommandSequence;
3418f066:	4b4a      	ldr	r3, [pc, #296]	@ (3418f190 <sfdp_enter_octal_mode+0x1c4>)
3418f068:	7b9b      	ldrb	r3, [r3, #14]
3418f06a:	733b      	strb	r3, [r7, #12]
    data[5] = (uint8_t)JEDEC_OctalDdr.Param_DWORD.D4.Byte6CommandSequence;
3418f06c:	4b48      	ldr	r3, [pc, #288]	@ (3418f190 <sfdp_enter_octal_mode+0x1c4>)
3418f06e:	7b5b      	ldrb	r3, [r3, #13]
3418f070:	737b      	strb	r3, [r7, #13]
    data[6] = (uint8_t)JEDEC_OctalDdr.Param_DWORD.D4.Byte7CommandSequence;
3418f072:	4b47      	ldr	r3, [pc, #284]	@ (3418f190 <sfdp_enter_octal_mode+0x1c4>)
3418f074:	7b1b      	ldrb	r3, [r3, #12]
3418f076:	73bb      	strb	r3, [r7, #14]

    if (HAL_OK != SAL_XSPI_CommandSendData(&Object->sfdp_private.SALObject, data[0], &data[1],
3418f078:	687b      	ldr	r3, [r7, #4]
3418f07a:	f103 0008 	add.w	r0, r3, #8
3418f07e:	7a39      	ldrb	r1, [r7, #8]
                                           (uint16_t)(JEDEC_OctalDdr.Param_DWORD.D3.LengthCommand - 1u)))
3418f080:	4b43      	ldr	r3, [pc, #268]	@ (3418f190 <sfdp_enter_octal_mode+0x1c4>)
3418f082:	7adb      	ldrb	r3, [r3, #11]
    if (HAL_OK != SAL_XSPI_CommandSendData(&Object->sfdp_private.SALObject, data[0], &data[1],
3418f084:	3b01      	subs	r3, #1
3418f086:	b29c      	uxth	r4, r3
3418f088:	f107 0308 	add.w	r3, r7, #8
3418f08c:	1c5a      	adds	r2, r3, #1
3418f08e:	4623      	mov	r3, r4
3418f090:	f7fe fb20 	bl	3418d6d4 <SAL_XSPI_CommandSendData>
3418f094:	4603      	mov	r3, r0
3418f096:	2b00      	cmp	r3, #0
3418f098:	d002      	beq.n	3418f0a0 <sfdp_enter_octal_mode+0xd4>
    {
      retr = EXTMEM_SFDP_ERROR_OCTALMODE;
3418f09a:	230b      	movs	r3, #11
3418f09c:	73fb      	strb	r3, [r7, #15]
      goto error;
3418f09e:	e072      	b.n	3418f186 <sfdp_enter_octal_mode+0x1ba>
    }
  }

  /* D5-D6 command */
  if (0u != JEDEC_OctalDdr.Param_DWORD.D5.LengthCommand)
3418f0a0:	4b3b      	ldr	r3, [pc, #236]	@ (3418f190 <sfdp_enter_octal_mode+0x1c4>)
3418f0a2:	7cdb      	ldrb	r3, [r3, #19]
3418f0a4:	2b00      	cmp	r3, #0
3418f0a6:	d032      	beq.n	3418f10e <sfdp_enter_octal_mode+0x142>
  {
    /* wait for busy flag clear */
    if (EXTMEM_DRIVER_NOR_SFDP_OK != driver_check_FlagBUSY(Object, 100u))
3418f0a8:	2164      	movs	r1, #100	@ 0x64
3418f0aa:	6878      	ldr	r0, [r7, #4]
3418f0ac:	f7ff fe2e 	bl	3418ed0c <driver_check_FlagBUSY>
3418f0b0:	4603      	mov	r3, r0
3418f0b2:	2b00      	cmp	r3, #0
3418f0b4:	d002      	beq.n	3418f0bc <sfdp_enter_octal_mode+0xf0>
    {
      retr = EXTMEM_SFDP_ERROR_DRIVER;
3418f0b6:	230c      	movs	r3, #12
3418f0b8:	73fb      	strb	r3, [r7, #15]
      goto error;
3418f0ba:	e064      	b.n	3418f186 <sfdp_enter_octal_mode+0x1ba>
    }

    data[0] = (uint8_t)JEDEC_OctalDdr.Param_DWORD.D5.Byte1CommandSequence;
3418f0bc:	4b34      	ldr	r3, [pc, #208]	@ (3418f190 <sfdp_enter_octal_mode+0x1c4>)
3418f0be:	7c9b      	ldrb	r3, [r3, #18]
3418f0c0:	723b      	strb	r3, [r7, #8]
    data[1] = (uint8_t)JEDEC_OctalDdr.Param_DWORD.D5.Byte2CommandSequence;
3418f0c2:	4b33      	ldr	r3, [pc, #204]	@ (3418f190 <sfdp_enter_octal_mode+0x1c4>)
3418f0c4:	7c5b      	ldrb	r3, [r3, #17]
3418f0c6:	727b      	strb	r3, [r7, #9]
    data[2] = (uint8_t)JEDEC_OctalDdr.Param_DWORD.D5.Byte3CommandSequence;
3418f0c8:	4b31      	ldr	r3, [pc, #196]	@ (3418f190 <sfdp_enter_octal_mode+0x1c4>)
3418f0ca:	7c1b      	ldrb	r3, [r3, #16]
3418f0cc:	72bb      	strb	r3, [r7, #10]
    data[3] = (uint8_t)JEDEC_OctalDdr.Param_DWORD.D6.Byte4CommandSequence;
3418f0ce:	4b30      	ldr	r3, [pc, #192]	@ (3418f190 <sfdp_enter_octal_mode+0x1c4>)
3418f0d0:	7ddb      	ldrb	r3, [r3, #23]
3418f0d2:	72fb      	strb	r3, [r7, #11]
    data[4] = (uint8_t)JEDEC_OctalDdr.Param_DWORD.D6.Byte5CommandSequence;
3418f0d4:	4b2e      	ldr	r3, [pc, #184]	@ (3418f190 <sfdp_enter_octal_mode+0x1c4>)
3418f0d6:	7d9b      	ldrb	r3, [r3, #22]
3418f0d8:	733b      	strb	r3, [r7, #12]
    data[5] = (uint8_t)JEDEC_OctalDdr.Param_DWORD.D6.Byte6CommandSequence;
3418f0da:	4b2d      	ldr	r3, [pc, #180]	@ (3418f190 <sfdp_enter_octal_mode+0x1c4>)
3418f0dc:	7d5b      	ldrb	r3, [r3, #21]
3418f0de:	737b      	strb	r3, [r7, #13]
    data[6] = (uint8_t)JEDEC_OctalDdr.Param_DWORD.D6.Byte7CommandSequence;
3418f0e0:	4b2b      	ldr	r3, [pc, #172]	@ (3418f190 <sfdp_enter_octal_mode+0x1c4>)
3418f0e2:	7d1b      	ldrb	r3, [r3, #20]
3418f0e4:	73bb      	strb	r3, [r7, #14]

    if (HAL_OK != SAL_XSPI_CommandSendData(&Object->sfdp_private.SALObject, data[0], &data[1],
3418f0e6:	687b      	ldr	r3, [r7, #4]
3418f0e8:	f103 0008 	add.w	r0, r3, #8
3418f0ec:	7a39      	ldrb	r1, [r7, #8]
                                           (uint16_t)(JEDEC_OctalDdr.Param_DWORD.D5.LengthCommand - 1u)))
3418f0ee:	4b28      	ldr	r3, [pc, #160]	@ (3418f190 <sfdp_enter_octal_mode+0x1c4>)
3418f0f0:	7cdb      	ldrb	r3, [r3, #19]
    if (HAL_OK != SAL_XSPI_CommandSendData(&Object->sfdp_private.SALObject, data[0], &data[1],
3418f0f2:	3b01      	subs	r3, #1
3418f0f4:	b29c      	uxth	r4, r3
3418f0f6:	f107 0308 	add.w	r3, r7, #8
3418f0fa:	1c5a      	adds	r2, r3, #1
3418f0fc:	4623      	mov	r3, r4
3418f0fe:	f7fe fae9 	bl	3418d6d4 <SAL_XSPI_CommandSendData>
3418f102:	4603      	mov	r3, r0
3418f104:	2b00      	cmp	r3, #0
3418f106:	d002      	beq.n	3418f10e <sfdp_enter_octal_mode+0x142>
    {
      retr = EXTMEM_SFDP_ERROR_OCTALMODE;
3418f108:	230b      	movs	r3, #11
3418f10a:	73fb      	strb	r3, [r7, #15]
      goto error;
3418f10c:	e03b      	b.n	3418f186 <sfdp_enter_octal_mode+0x1ba>
    }
  }

  /* D7-D8 command */
  if (0u != JEDEC_OctalDdr.Param_DWORD.D7.LengthCommand)
3418f10e:	4b20      	ldr	r3, [pc, #128]	@ (3418f190 <sfdp_enter_octal_mode+0x1c4>)
3418f110:	7edb      	ldrb	r3, [r3, #27]
3418f112:	2b00      	cmp	r3, #0
3418f114:	d032      	beq.n	3418f17c <sfdp_enter_octal_mode+0x1b0>
  {
    /* wait for busy flag clear */
    if (EXTMEM_DRIVER_NOR_SFDP_OK != driver_check_FlagBUSY(Object, 100u))
3418f116:	2164      	movs	r1, #100	@ 0x64
3418f118:	6878      	ldr	r0, [r7, #4]
3418f11a:	f7ff fdf7 	bl	3418ed0c <driver_check_FlagBUSY>
3418f11e:	4603      	mov	r3, r0
3418f120:	2b00      	cmp	r3, #0
3418f122:	d002      	beq.n	3418f12a <sfdp_enter_octal_mode+0x15e>
    {
      retr = EXTMEM_SFDP_ERROR_DRIVER;
3418f124:	230c      	movs	r3, #12
3418f126:	73fb      	strb	r3, [r7, #15]
      goto error;
3418f128:	e02d      	b.n	3418f186 <sfdp_enter_octal_mode+0x1ba>
    }

    data[0] = (uint8_t)JEDEC_OctalDdr.Param_DWORD.D7.Byte1CommandSequence;
3418f12a:	4b19      	ldr	r3, [pc, #100]	@ (3418f190 <sfdp_enter_octal_mode+0x1c4>)
3418f12c:	7e9b      	ldrb	r3, [r3, #26]
3418f12e:	723b      	strb	r3, [r7, #8]
    data[1] = (uint8_t)JEDEC_OctalDdr.Param_DWORD.D7.Byte2CommandSequence;
3418f130:	4b17      	ldr	r3, [pc, #92]	@ (3418f190 <sfdp_enter_octal_mode+0x1c4>)
3418f132:	7e5b      	ldrb	r3, [r3, #25]
3418f134:	727b      	strb	r3, [r7, #9]
    data[2] = (uint8_t)JEDEC_OctalDdr.Param_DWORD.D7.Byte3CommandSequence;
3418f136:	4b16      	ldr	r3, [pc, #88]	@ (3418f190 <sfdp_enter_octal_mode+0x1c4>)
3418f138:	7e1b      	ldrb	r3, [r3, #24]
3418f13a:	72bb      	strb	r3, [r7, #10]
    data[3] = (uint8_t)JEDEC_OctalDdr.Param_DWORD.D8.Byte4CommandSequence;
3418f13c:	4b14      	ldr	r3, [pc, #80]	@ (3418f190 <sfdp_enter_octal_mode+0x1c4>)
3418f13e:	7fdb      	ldrb	r3, [r3, #31]
3418f140:	72fb      	strb	r3, [r7, #11]
    data[4] = (uint8_t)JEDEC_OctalDdr.Param_DWORD.D8.Byte5CommandSequence;
3418f142:	4b13      	ldr	r3, [pc, #76]	@ (3418f190 <sfdp_enter_octal_mode+0x1c4>)
3418f144:	7f9b      	ldrb	r3, [r3, #30]
3418f146:	733b      	strb	r3, [r7, #12]
    data[5] = (uint8_t)JEDEC_OctalDdr.Param_DWORD.D8.Byte6CommandSequence;
3418f148:	4b11      	ldr	r3, [pc, #68]	@ (3418f190 <sfdp_enter_octal_mode+0x1c4>)
3418f14a:	7f5b      	ldrb	r3, [r3, #29]
3418f14c:	737b      	strb	r3, [r7, #13]
    data[6] = (uint8_t)JEDEC_OctalDdr.Param_DWORD.D8.Byte7CommandSequence;
3418f14e:	4b10      	ldr	r3, [pc, #64]	@ (3418f190 <sfdp_enter_octal_mode+0x1c4>)
3418f150:	7f1b      	ldrb	r3, [r3, #28]
3418f152:	73bb      	strb	r3, [r7, #14]

    if (HAL_OK != SAL_XSPI_CommandSendData(&Object->sfdp_private.SALObject, data[0], &data[1],
3418f154:	687b      	ldr	r3, [r7, #4]
3418f156:	f103 0008 	add.w	r0, r3, #8
3418f15a:	7a39      	ldrb	r1, [r7, #8]
                                           (uint16_t)(JEDEC_OctalDdr.Param_DWORD.D7.LengthCommand - 1u)))
3418f15c:	4b0c      	ldr	r3, [pc, #48]	@ (3418f190 <sfdp_enter_octal_mode+0x1c4>)
3418f15e:	7edb      	ldrb	r3, [r3, #27]
    if (HAL_OK != SAL_XSPI_CommandSendData(&Object->sfdp_private.SALObject, data[0], &data[1],
3418f160:	3b01      	subs	r3, #1
3418f162:	b29c      	uxth	r4, r3
3418f164:	f107 0308 	add.w	r3, r7, #8
3418f168:	1c5a      	adds	r2, r3, #1
3418f16a:	4623      	mov	r3, r4
3418f16c:	f7fe fab2 	bl	3418d6d4 <SAL_XSPI_CommandSendData>
3418f170:	4603      	mov	r3, r0
3418f172:	2b00      	cmp	r3, #0
3418f174:	d002      	beq.n	3418f17c <sfdp_enter_octal_mode+0x1b0>
    {
      retr = EXTMEM_SFDP_ERROR_OCTALMODE;
3418f176:	230b      	movs	r3, #11
3418f178:	73fb      	strb	r3, [r7, #15]
      goto error;
3418f17a:	e004      	b.n	3418f186 <sfdp_enter_octal_mode+0x1ba>

    /* no more wait for busy flag clear here, as command format might have changed to Octal */
  }

  /* Abort any ongoing transfer to avoid performance issue */
  SAL_XSPI_Abort(&Object->sfdp_private.SALObject);
3418f17c:	687b      	ldr	r3, [r7, #4]
3418f17e:	3308      	adds	r3, #8
3418f180:	4618      	mov	r0, r3
3418f182:	f7fe fd2b 	bl	3418dbdc <SAL_XSPI_Abort>

error:
  return retr;
3418f186:	7bfb      	ldrb	r3, [r7, #15]
}
3418f188:	4618      	mov	r0, r3
3418f18a:	3714      	adds	r7, #20
3418f18c:	46bd      	mov	sp, r7
3418f18e:	bd90      	pop	{r4, r7, pc}
3418f190:	34180954 	.word	0x34180954

3418f194 <sfdp_set_dummycycle>:
 * @brief This function writes the config register to set dummy cycle
 * @param Object memory Object
 * @return @ref SFDP_StatusTypeDef
 */
SFDP_StatusTypeDef sfdp_set_dummycycle(EXTMEM_DRIVER_NOR_SFDP_ObjectTypeDef *Object, uint32_t DummyValue)
{
3418f194:	b5f0      	push	{r4, r5, r6, r7, lr}
3418f196:	b08b      	sub	sp, #44	@ 0x2c
3418f198:	af04      	add	r7, sp, #16
3418f19a:	6078      	str	r0, [r7, #4]
3418f19c:	6039      	str	r1, [r7, #0]
const uint8_t MaskWaitStateValue[4] = { 0x3u, 0x7u, 0xFu, 0x1Fu };
3418f19e:	4b76      	ldr	r3, [pc, #472]	@ (3418f378 <sfdp_set_dummycycle+0x1e4>)
3418f1a0:	60fb      	str	r3, [r7, #12]
SFDP_StatusTypeDef retr = EXTMEM_SFDP_OK;
3418f1a2:	2300      	movs	r3, #0
3418f1a4:	75fb      	strb	r3, [r7, #23]
uint8_t localValue[2] = { 0 };
3418f1a6:	2300      	movs	r3, #0
3418f1a8:	813b      	strh	r3, [r7, #8]
uint32_t Address;

  if((JEDEC_SCCR_Map.Param_DWORD.D9.BitAccessedByCommandsUsingAddress == 0u) &&
3418f1aa:	4b74      	ldr	r3, [pc, #464]	@ (3418f37c <sfdp_set_dummycycle+0x1e8>)
3418f1ac:	f893 3023 	ldrb.w	r3, [r3, #35]	@ 0x23
3418f1b0:	f003 0310 	and.w	r3, r3, #16
3418f1b4:	b2db      	uxtb	r3, r3
3418f1b6:	2b00      	cmp	r3, #0
3418f1b8:	d10a      	bne.n	3418f1d0 <sfdp_set_dummycycle+0x3c>
    (JEDEC_SCCR_Map.Param_DWORD.D9.BitAvailable == 1u))
3418f1ba:	4b70      	ldr	r3, [pc, #448]	@ (3418f37c <sfdp_set_dummycycle+0x1e8>)
3418f1bc:	f893 3023 	ldrb.w	r3, [r3, #35]	@ 0x23
3418f1c0:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
3418f1c4:	b2db      	uxtb	r3, r3
  if((JEDEC_SCCR_Map.Param_DWORD.D9.BitAccessedByCommandsUsingAddress == 0u) &&
3418f1c6:	2b00      	cmp	r3, #0
3418f1c8:	d002      	beq.n	3418f1d0 <sfdp_set_dummycycle+0x3c>
  {
    /* Not yet supported */
    retr = EXTMEM_SFDP_ERROR_DRIVER;
3418f1ca:	230c      	movs	r3, #12
3418f1cc:	75fb      	strb	r3, [r7, #23]
    goto error;
3418f1ce:	e0ce      	b.n	3418f36e <sfdp_set_dummycycle+0x1da>
  }

  /* Compute the Address */
  if (JEDEC_SCCR_Map.Param_DWORD.D9.LocalAddress == 1u)
3418f1d0:	4b6a      	ldr	r3, [pc, #424]	@ (3418f37c <sfdp_set_dummycycle+0x1e8>)
3418f1d2:	f893 3023 	ldrb.w	r3, [r3, #35]	@ 0x23
3418f1d6:	f003 0308 	and.w	r3, r3, #8
3418f1da:	b2db      	uxtb	r3, r3
3418f1dc:	2b00      	cmp	r3, #0
3418f1de:	d005      	beq.n	3418f1ec <sfdp_set_dummycycle+0x58>
  {
    /* Local Address is found in Byte 1 of 32-bit address */
    Address = JEDEC_SCCR_Map.Param_DWORD.D9.AddressRegisterOrModesSupported << 8;
3418f1e0:	4b66      	ldr	r3, [pc, #408]	@ (3418f37c <sfdp_set_dummycycle+0x1e8>)
3418f1e2:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
3418f1e6:	021b      	lsls	r3, r3, #8
3418f1e8:	613b      	str	r3, [r7, #16]
3418f1ea:	e00b      	b.n	3418f204 <sfdp_set_dummycycle+0x70>
  }
  else
  {
    /* Specific case of GigaDevice GD25LX512ME where register address is wrongly coded in SFDP table */
    if (Object->sfdp_private.ManuID == 0xC8)
3418f1ec:	687b      	ldr	r3, [r7, #4]
3418f1ee:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
3418f1f2:	2bc8      	cmp	r3, #200	@ 0xc8
3418f1f4:	d102      	bne.n	3418f1fc <sfdp_set_dummycycle+0x68>
    {
      /* Address value in datasheet : 1, address value coded in SFDP table 200 */
      Address = 1U;
3418f1f6:	2301      	movs	r3, #1
3418f1f8:	613b      	str	r3, [r7, #16]
3418f1fa:	e003      	b.n	3418f204 <sfdp_set_dummycycle+0x70>
    }
    else
    {
      /* Local address for Variable Dummy Cycle Settings bits is found in last byte of the address */
      Address = JEDEC_SCCR_Map.Param_DWORD.D9.AddressRegisterOrModesSupported;
3418f1fc:	4b5f      	ldr	r3, [pc, #380]	@ (3418f37c <sfdp_set_dummycycle+0x1e8>)
3418f1fe:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
3418f202:	613b      	str	r3, [r7, #16]
    }
  }

  /* Read the configuration */
  if (HAL_OK != SAL_XSPI_CommandSendReadAddress(&Object->sfdp_private.SALObject,
3418f204:	687b      	ldr	r3, [r7, #4]
3418f206:	f103 0008 	add.w	r0, r3, #8
3418f20a:	4b5c      	ldr	r3, [pc, #368]	@ (3418f37c <sfdp_set_dummycycle+0x1e8>)
3418f20c:	f893 1021 	ldrb.w	r1, [r3, #33]	@ 0x21
3418f210:	687b      	ldr	r3, [r7, #4]
3418f212:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
3418f216:	f107 0208 	add.w	r2, r7, #8
3418f21a:	9301      	str	r3, [sp, #4]
3418f21c:	2302      	movs	r3, #2
3418f21e:	9300      	str	r3, [sp, #0]
3418f220:	4613      	mov	r3, r2
3418f222:	693a      	ldr	r2, [r7, #16]
3418f224:	f7fe fafe 	bl	3418d824 <SAL_XSPI_CommandSendReadAddress>
3418f228:	4603      	mov	r3, r0
3418f22a:	2b00      	cmp	r3, #0
3418f22c:	d002      	beq.n	3418f234 <sfdp_set_dummycycle+0xa0>
                                                Address,
                                                (uint8_t *)localValue,
                                                2u,
                                                Object->sfdp_private.ManuID))
  {
    retr = EXTMEM_SFDP_ERROR_DRIVER;
3418f22e:	230c      	movs	r3, #12
3418f230:	75fb      	strb	r3, [r7, #23]
    goto error;
3418f232:	e09c      	b.n	3418f36e <sfdp_set_dummycycle+0x1da>
  }

  /* send command to write enable */
  if (HAL_OK != SAL_XSPI_CommandSendData(&Object->sfdp_private.SALObject,
3418f234:	687b      	ldr	r3, [r7, #4]
3418f236:	f103 0008 	add.w	r0, r3, #8
3418f23a:	687b      	ldr	r3, [r7, #4]
3418f23c:	f893 1070 	ldrb.w	r1, [r3, #112]	@ 0x70
3418f240:	2300      	movs	r3, #0
3418f242:	2200      	movs	r2, #0
3418f244:	f7fe fa46 	bl	3418d6d4 <SAL_XSPI_CommandSendData>
3418f248:	4603      	mov	r3, r0
3418f24a:	2b00      	cmp	r3, #0
3418f24c:	d002      	beq.n	3418f254 <sfdp_set_dummycycle+0xc0>
                                         Object->sfdp_private.DriverInfo.WriteWELCommand, NULL, 0u))
  {
    retr = EXTMEM_SFDP_ERROR_DRIVER;
3418f24e:	230c      	movs	r3, #12
3418f250:	75fb      	strb	r3, [r7, #23]
    goto error;
3418f252:	e08c      	b.n	3418f36e <sfdp_set_dummycycle+0x1da>
  }

  /* control the write enable */
  if (HAL_OK != SAL_XSPI_CheckStatusRegister(&Object->sfdp_private.SALObject,
3418f254:	687b      	ldr	r3, [r7, #4]
3418f256:	f103 0008 	add.w	r0, r3, #8
3418f25a:	687b      	ldr	r3, [r7, #4]
3418f25c:	f893 1071 	ldrb.w	r1, [r3, #113]	@ 0x71
                                             Object->sfdp_private.DriverInfo.ReadWELCommand,
                                             Object->sfdp_private.DriverInfo.WELAddress,
3418f260:	687b      	ldr	r3, [r7, #4]
3418f262:	f893 3074 	ldrb.w	r3, [r3, #116]	@ 0x74
  if (HAL_OK != SAL_XSPI_CheckStatusRegister(&Object->sfdp_private.SALObject,
3418f266:	461e      	mov	r6, r3
                                             ((Object->sfdp_private.DriverInfo.WELBusyPolarity == 0u) ? 1u: 0u) << Object->sfdp_private.DriverInfo.WELPosition,
3418f268:	687b      	ldr	r3, [r7, #4]
3418f26a:	f893 3073 	ldrb.w	r3, [r3, #115]	@ 0x73
3418f26e:	2b00      	cmp	r3, #0
3418f270:	d101      	bne.n	3418f276 <sfdp_set_dummycycle+0xe2>
3418f272:	2301      	movs	r3, #1
3418f274:	e000      	b.n	3418f278 <sfdp_set_dummycycle+0xe4>
3418f276:	2300      	movs	r3, #0
3418f278:	687a      	ldr	r2, [r7, #4]
3418f27a:	f892 2072 	ldrb.w	r2, [r2, #114]	@ 0x72
3418f27e:	4093      	lsls	r3, r2
  if (HAL_OK != SAL_XSPI_CheckStatusRegister(&Object->sfdp_private.SALObject,
3418f280:	b2dc      	uxtb	r4, r3
                                             1u << Object->sfdp_private.DriverInfo.WELPosition,
3418f282:	687b      	ldr	r3, [r7, #4]
3418f284:	f893 3072 	ldrb.w	r3, [r3, #114]	@ 0x72
3418f288:	461a      	mov	r2, r3
3418f28a:	2301      	movs	r3, #1
3418f28c:	4093      	lsls	r3, r2
  if (HAL_OK != SAL_XSPI_CheckStatusRegister(&Object->sfdp_private.SALObject,
3418f28e:	b2db      	uxtb	r3, r3
3418f290:	687a      	ldr	r2, [r7, #4]
3418f292:	f892 205d 	ldrb.w	r2, [r2, #93]	@ 0x5d
3418f296:	f44f 757a 	mov.w	r5, #1000	@ 0x3e8
3418f29a:	9502      	str	r5, [sp, #8]
3418f29c:	9201      	str	r2, [sp, #4]
3418f29e:	9300      	str	r3, [sp, #0]
3418f2a0:	4623      	mov	r3, r4
3418f2a2:	4632      	mov	r2, r6
3418f2a4:	f7fe fb23 	bl	3418d8ee <SAL_XSPI_CheckStatusRegister>
3418f2a8:	4603      	mov	r3, r0
3418f2aa:	2b00      	cmp	r3, #0
3418f2ac:	d002      	beq.n	3418f2b4 <sfdp_set_dummycycle+0x120>
                                             Object->sfdp_private.ManuID, 1000))
  {
    retr = EXTMEM_SFDP_ERROR_DRIVER;
3418f2ae:	230c      	movs	r3, #12
3418f2b0:	75fb      	strb	r3, [r7, #23]
    goto error;
3418f2b2:	e05c      	b.n	3418f36e <sfdp_set_dummycycle+0x1da>
  }

  /* clear the value */
  localValue[0] = localValue[0] & ~(MaskWaitStateValue[JEDEC_SCCR_Map.Param_DWORD.D9.NumberBitsUsedToSetWaitStates] << JEDEC_SCCR_Map.Param_DWORD.D9.BitLocationLSBPhysicalBitsRegister);
3418f2b4:	7a3b      	ldrb	r3, [r7, #8]
3418f2b6:	b25a      	sxtb	r2, r3
3418f2b8:	4b30      	ldr	r3, [pc, #192]	@ (3418f37c <sfdp_set_dummycycle+0x1e8>)
3418f2ba:	f893 3023 	ldrb.w	r3, [r3, #35]	@ 0x23
3418f2be:	f3c3 1341 	ubfx	r3, r3, #5, #2
3418f2c2:	b2db      	uxtb	r3, r3
3418f2c4:	3318      	adds	r3, #24
3418f2c6:	443b      	add	r3, r7
3418f2c8:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
3418f2cc:	4619      	mov	r1, r3
3418f2ce:	4b2b      	ldr	r3, [pc, #172]	@ (3418f37c <sfdp_set_dummycycle+0x1e8>)
3418f2d0:	f893 3023 	ldrb.w	r3, [r3, #35]	@ 0x23
3418f2d4:	f3c3 0302 	ubfx	r3, r3, #0, #3
3418f2d8:	b2db      	uxtb	r3, r3
3418f2da:	fa01 f303 	lsl.w	r3, r1, r3
3418f2de:	b25b      	sxtb	r3, r3
3418f2e0:	43db      	mvns	r3, r3
3418f2e2:	b25b      	sxtb	r3, r3
3418f2e4:	4013      	ands	r3, r2
3418f2e6:	b25b      	sxtb	r3, r3
3418f2e8:	b2db      	uxtb	r3, r3
3418f2ea:	723b      	strb	r3, [r7, #8]

  /* Apply the value with the mask */
  localValue[0] =  localValue[0] | (uint8_t)(DummyValue << JEDEC_SCCR_Map.Param_DWORD.D9.BitLocationLSBPhysicalBitsRegister);
3418f2ec:	7a3a      	ldrb	r2, [r7, #8]
3418f2ee:	4b23      	ldr	r3, [pc, #140]	@ (3418f37c <sfdp_set_dummycycle+0x1e8>)
3418f2f0:	f893 3023 	ldrb.w	r3, [r3, #35]	@ 0x23
3418f2f4:	f3c3 0302 	ubfx	r3, r3, #0, #3
3418f2f8:	b2db      	uxtb	r3, r3
3418f2fa:	4619      	mov	r1, r3
3418f2fc:	683b      	ldr	r3, [r7, #0]
3418f2fe:	408b      	lsls	r3, r1
3418f300:	b2db      	uxtb	r3, r3
3418f302:	4313      	orrs	r3, r2
3418f304:	b2db      	uxtb	r3, r3
3418f306:	723b      	strb	r3, [r7, #8]
  localValue[1] = localValue[0];
3418f308:	7a3b      	ldrb	r3, [r7, #8]
3418f30a:	727b      	strb	r3, [r7, #9]

  /* Write de configuration */
  if (HAL_OK != SAL_XSPI_Write(&Object->sfdp_private.SALObject, (uint8_t)JEDEC_SCCR_Map.Param_DWORD.D9.CommandWriteAccess, Address, (uint8_t *)localValue, 2u))
3418f30c:	687b      	ldr	r3, [r7, #4]
3418f30e:	f103 0008 	add.w	r0, r3, #8
3418f312:	4b1a      	ldr	r3, [pc, #104]	@ (3418f37c <sfdp_set_dummycycle+0x1e8>)
3418f314:	f893 1020 	ldrb.w	r1, [r3, #32]
3418f318:	f107 0308 	add.w	r3, r7, #8
3418f31c:	2202      	movs	r2, #2
3418f31e:	9200      	str	r2, [sp, #0]
3418f320:	693a      	ldr	r2, [r7, #16]
3418f322:	f7fe f94d 	bl	3418d5c0 <SAL_XSPI_Write>
3418f326:	4603      	mov	r3, r0
3418f328:	2b00      	cmp	r3, #0
3418f32a:	d002      	beq.n	3418f332 <sfdp_set_dummycycle+0x19e>
  {
    retr = EXTMEM_SFDP_ERROR_DRIVER;
3418f32c:	230c      	movs	r3, #12
3418f32e:	75fb      	strb	r3, [r7, #23]
    goto error;
3418f330:	e01d      	b.n	3418f36e <sfdp_set_dummycycle+0x1da>
  }

  /* wait for busy flag clear */
  if (EXTMEM_DRIVER_NOR_SFDP_OK != driver_check_FlagBUSY(Object, 100u))
3418f332:	2164      	movs	r1, #100	@ 0x64
3418f334:	6878      	ldr	r0, [r7, #4]
3418f336:	f7ff fce9 	bl	3418ed0c <driver_check_FlagBUSY>
3418f33a:	4603      	mov	r3, r0
3418f33c:	2b00      	cmp	r3, #0
3418f33e:	d002      	beq.n	3418f346 <sfdp_set_dummycycle+0x1b2>
  {
    retr = EXTMEM_SFDP_ERROR_DRIVER;
3418f340:	230c      	movs	r3, #12
3418f342:	75fb      	strb	r3, [r7, #23]
    goto error;
3418f344:	e013      	b.n	3418f36e <sfdp_set_dummycycle+0x1da>
  }

  /* Read the configuration, line can be removed it is only used for debug purpose */
  if (HAL_OK != SAL_XSPI_Read(&Object->sfdp_private.SALObject, (uint8_t)JEDEC_SCCR_Map.Param_DWORD.D9.CommandReadAccess,
3418f346:	687b      	ldr	r3, [r7, #4]
3418f348:	f103 0008 	add.w	r0, r3, #8
3418f34c:	4b0b      	ldr	r3, [pc, #44]	@ (3418f37c <sfdp_set_dummycycle+0x1e8>)
3418f34e:	f893 1021 	ldrb.w	r1, [r3, #33]	@ 0x21
3418f352:	f107 0308 	add.w	r3, r7, #8
3418f356:	2202      	movs	r2, #2
3418f358:	9200      	str	r2, [sp, #0]
3418f35a:	693a      	ldr	r2, [r7, #16]
3418f35c:	f7fe f8c8 	bl	3418d4f0 <SAL_XSPI_Read>
3418f360:	4603      	mov	r3, r0
3418f362:	2b00      	cmp	r3, #0
3418f364:	d002      	beq.n	3418f36c <sfdp_set_dummycycle+0x1d8>
                              Address, (uint8_t *)localValue, 2u))
  {
    retr = EXTMEM_SFDP_ERROR_DRIVER;
3418f366:	230c      	movs	r3, #12
3418f368:	75fb      	strb	r3, [r7, #23]
    goto error;
3418f36a:	e000      	b.n	3418f36e <sfdp_set_dummycycle+0x1da>
  }

error :
3418f36c:	bf00      	nop
  return retr;
3418f36e:	7dfb      	ldrb	r3, [r7, #23]
}
3418f370:	4618      	mov	r0, r3
3418f372:	371c      	adds	r7, #28
3418f374:	46bd      	mov	sp, r7
3418f376:	bdf0      	pop	{r4, r5, r6, r7, pc}
3418f378:	1f0f0703 	.word	0x1f0f0703
3418f37c:	341808e4 	.word	0x341808e4

3418f380 <JEDEC_Basic_ManageQuadEnableRequirement>:
          JEDEC_Basic.Params.Param_DWORD.D15.QuadEnableRequirement parameter
 * @param Object memory Object
 * @return @ref SFDP_StatusTypeDef
 */
SFDP_StatusTypeDef JEDEC_Basic_ManageQuadEnableRequirement(EXTMEM_DRIVER_NOR_SFDP_ObjectTypeDef *Object)
{
3418f380:	b580      	push	{r7, lr}
3418f382:	b084      	sub	sp, #16
3418f384:	af00      	add	r7, sp, #0
3418f386:	6078      	str	r0, [r7, #4]
  SFDP_StatusTypeDef retr = EXTMEM_SFDP_ERROR_NOTYETHANDLED;
3418f388:	230f      	movs	r3, #15
3418f38a:	73fb      	strb	r3, [r7, #15]
  uint8_t localValue[2];

  /* switch the mode in QSPI if available */
  switch (JEDEC_Basic.Params.Param_DWORD.D15.QuadEnableRequirement & 0x7u)
3418f38c:	4b59      	ldr	r3, [pc, #356]	@ (3418f4f4 <JEDEC_Basic_ManageQuadEnableRequirement+0x174>)
3418f38e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
3418f392:	f3c3 1302 	ubfx	r3, r3, #4, #3
3418f396:	b2db      	uxtb	r3, r3
3418f398:	2b07      	cmp	r3, #7
3418f39a:	f200 80a4 	bhi.w	3418f4e6 <JEDEC_Basic_ManageQuadEnableRequirement+0x166>
3418f39e:	a201      	add	r2, pc, #4	@ (adr r2, 3418f3a4 <JEDEC_Basic_ManageQuadEnableRequirement+0x24>)
3418f3a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
3418f3a4:	3418f4e7 	.word	0x3418f4e7
3418f3a8:	3418f4e7 	.word	0x3418f4e7
3418f3ac:	3418f3c5 	.word	0x3418f3c5
3418f3b0:	3418f4e7 	.word	0x3418f4e7
3418f3b4:	3418f445 	.word	0x3418f445
3418f3b8:	3418f4e7 	.word	0x3418f4e7
3418f3bc:	3418f4e7 	.word	0x3418f4e7
3418f3c0:	3418f4e7 	.word	0x3418f4e7
              */
    break;
  case 0x2u: {/* 010b: QE is bit 6 of status register 1. It is set via Write Status with one data byte where bit 6 is one.
                 It is cleared via Write Status with one data byte where bit 6 is zero. */
    /* 1 - set the write enable */
    if (HAL_OK != SAL_XSPI_SendReadCommand(&Object->sfdp_private.SALObject,
3418f3c4:	687b      	ldr	r3, [r7, #4]
3418f3c6:	f103 0008 	add.w	r0, r3, #8
3418f3ca:	687b      	ldr	r3, [r7, #4]
3418f3cc:	f893 1070 	ldrb.w	r1, [r3, #112]	@ 0x70
3418f3d0:	2300      	movs	r3, #0
3418f3d2:	2200      	movs	r2, #0
3418f3d4:	f7fe f9d2 	bl	3418d77c <SAL_XSPI_SendReadCommand>
3418f3d8:	4603      	mov	r3, r0
3418f3da:	2b00      	cmp	r3, #0
3418f3dc:	d002      	beq.n	3418f3e4 <JEDEC_Basic_ManageQuadEnableRequirement+0x64>
                                           Object->sfdp_private.DriverInfo.WriteWELCommand, NULL, 0u))
    {
      retr = EXTMEM_SFDP_ERROR_DRIVER;
3418f3de:	230c      	movs	r3, #12
3418f3e0:	73fb      	strb	r3, [r7, #15]
      goto error;
3418f3e2:	e081      	b.n	3418f4e8 <JEDEC_Basic_ManageQuadEnableRequirement+0x168>
    }

    /* 2 - read the status register */
    if (HAL_OK != SAL_XSPI_SendReadCommand(&Object->sfdp_private.SALObject, SFDP_DRIVER_READ_STATUS_REGISTER_COMMAND,
3418f3e4:	687b      	ldr	r3, [r7, #4]
3418f3e6:	f103 0008 	add.w	r0, r3, #8
3418f3ea:	f107 020c 	add.w	r2, r7, #12
3418f3ee:	2301      	movs	r3, #1
3418f3f0:	2105      	movs	r1, #5
3418f3f2:	f7fe f9c3 	bl	3418d77c <SAL_XSPI_SendReadCommand>
3418f3f6:	4603      	mov	r3, r0
3418f3f8:	2b00      	cmp	r3, #0
3418f3fa:	d002      	beq.n	3418f402 <JEDEC_Basic_ManageQuadEnableRequirement+0x82>
                                           (uint8_t *)&localValue[0], 1u))
    {
      retr = EXTMEM_SFDP_ERROR_DRIVER;
3418f3fc:	230c      	movs	r3, #12
3418f3fe:	73fb      	strb	r3, [r7, #15]
      goto error;
3418f400:	e072      	b.n	3418f4e8 <JEDEC_Basic_ManageQuadEnableRequirement+0x168>
    }

    /* 3 - update the status register to enable QPI mode*/
    localValue[0] = localValue[0] | 0x40u;
3418f402:	7b3b      	ldrb	r3, [r7, #12]
3418f404:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
3418f408:	b2db      	uxtb	r3, r3
3418f40a:	733b      	strb	r3, [r7, #12]

    /* 4 - write the status register with QPI mode to 1 */
    if (HAL_OK != SAL_XSPI_CommandSendData(&Object->sfdp_private.SALObject, 0x1u, (uint8_t *)&localValue[0], 1u))
3418f40c:	687b      	ldr	r3, [r7, #4]
3418f40e:	f103 0008 	add.w	r0, r3, #8
3418f412:	f107 020c 	add.w	r2, r7, #12
3418f416:	2301      	movs	r3, #1
3418f418:	2101      	movs	r1, #1
3418f41a:	f7fe f95b 	bl	3418d6d4 <SAL_XSPI_CommandSendData>
3418f41e:	4603      	mov	r3, r0
3418f420:	2b00      	cmp	r3, #0
3418f422:	d002      	beq.n	3418f42a <JEDEC_Basic_ManageQuadEnableRequirement+0xaa>
    {
      retr = EXTMEM_SFDP_ERROR_DRIVER;
3418f424:	230c      	movs	r3, #12
3418f426:	73fb      	strb	r3, [r7, #15]
      goto error;
3418f428:	e05e      	b.n	3418f4e8 <JEDEC_Basic_ManageQuadEnableRequirement+0x168>
    }

    /* wait busy flag  */
    if (EXTMEM_DRIVER_NOR_SFDP_OK != driver_check_FlagBUSY(Object, 100))
3418f42a:	2164      	movs	r1, #100	@ 0x64
3418f42c:	6878      	ldr	r0, [r7, #4]
3418f42e:	f7ff fc6d 	bl	3418ed0c <driver_check_FlagBUSY>
3418f432:	4603      	mov	r3, r0
3418f434:	2b00      	cmp	r3, #0
3418f436:	d002      	beq.n	3418f43e <JEDEC_Basic_ManageQuadEnableRequirement+0xbe>
    {
      retr = EXTMEM_SFDP_ERROR_DRIVER;
3418f438:	230c      	movs	r3, #12
3418f43a:	73fb      	strb	r3, [r7, #15]
      goto error;
3418f43c:	e054      	b.n	3418f4e8 <JEDEC_Basic_ManageQuadEnableRequirement+0x168>
    }

    retr = EXTMEM_SFDP_OK;
3418f43e:	2300      	movs	r3, #0
3418f440:	73fb      	strb	r3, [r7, #15]
    break;
3418f442:	e051      	b.n	3418f4e8 <JEDEC_Basic_ManageQuadEnableRequirement+0x168>
  case 0x4u:{ /* 100b: QE is bit 1 of status register 2. It is set via Write Status with two data bytes where bit 1 of the second byte is one.
                It is cleared via Write Status with two data bytes where bit 1 of the second byte is zero.
                In contrast to the 001b code, writing one byte to the status register does not modify status register 2.*/

    /* read the status register */
    if (HAL_OK != SAL_XSPI_SendReadCommand(&Object->sfdp_private.SALObject, 0x5, (uint8_t *)&localValue[0], 2u))
3418f444:	687b      	ldr	r3, [r7, #4]
3418f446:	f103 0008 	add.w	r0, r3, #8
3418f44a:	f107 020c 	add.w	r2, r7, #12
3418f44e:	2302      	movs	r3, #2
3418f450:	2105      	movs	r1, #5
3418f452:	f7fe f993 	bl	3418d77c <SAL_XSPI_SendReadCommand>
3418f456:	4603      	mov	r3, r0
3418f458:	2b00      	cmp	r3, #0
3418f45a:	d002      	beq.n	3418f462 <JEDEC_Basic_ManageQuadEnableRequirement+0xe2>
    {
      retr = EXTMEM_SFDP_ERROR_DRIVER;
3418f45c:	230c      	movs	r3, #12
3418f45e:	73fb      	strb	r3, [r7, #15]
      goto error;
3418f460:	e042      	b.n	3418f4e8 <JEDEC_Basic_ManageQuadEnableRequirement+0x168>
    }

    /* update the status register */
    localValue[1] |= 2u;
3418f462:	7b7b      	ldrb	r3, [r7, #13]
3418f464:	f043 0302 	orr.w	r3, r3, #2
3418f468:	b2db      	uxtb	r3, r3
3418f46a:	737b      	strb	r3, [r7, #13]

    /* WEL */
    if (HAL_OK != SAL_XSPI_SendReadCommand(&Object->sfdp_private.SALObject, Object->sfdp_private.DriverInfo.WriteWELCommand, NULL, 0u))
3418f46c:	687b      	ldr	r3, [r7, #4]
3418f46e:	f103 0008 	add.w	r0, r3, #8
3418f472:	687b      	ldr	r3, [r7, #4]
3418f474:	f893 1070 	ldrb.w	r1, [r3, #112]	@ 0x70
3418f478:	2300      	movs	r3, #0
3418f47a:	2200      	movs	r2, #0
3418f47c:	f7fe f97e 	bl	3418d77c <SAL_XSPI_SendReadCommand>
3418f480:	4603      	mov	r3, r0
3418f482:	2b00      	cmp	r3, #0
3418f484:	d002      	beq.n	3418f48c <JEDEC_Basic_ManageQuadEnableRequirement+0x10c>
    {
      retr = EXTMEM_SFDP_ERROR_DRIVER;
3418f486:	230c      	movs	r3, #12
3418f488:	73fb      	strb	r3, [r7, #15]
      goto error;
3418f48a:	e02d      	b.n	3418f4e8 <JEDEC_Basic_ManageQuadEnableRequirement+0x168>
    }

    /* write the status register */
    if (HAL_OK != SAL_XSPI_CommandSendData(&Object->sfdp_private.SALObject, 0x1u, (uint8_t *)&localValue[0], 2u))
3418f48c:	687b      	ldr	r3, [r7, #4]
3418f48e:	f103 0008 	add.w	r0, r3, #8
3418f492:	f107 020c 	add.w	r2, r7, #12
3418f496:	2302      	movs	r3, #2
3418f498:	2101      	movs	r1, #1
3418f49a:	f7fe f91b 	bl	3418d6d4 <SAL_XSPI_CommandSendData>
3418f49e:	4603      	mov	r3, r0
3418f4a0:	2b00      	cmp	r3, #0
3418f4a2:	d002      	beq.n	3418f4aa <JEDEC_Basic_ManageQuadEnableRequirement+0x12a>
    {
      retr = EXTMEM_SFDP_ERROR_DRIVER;
3418f4a4:	230c      	movs	r3, #12
3418f4a6:	73fb      	strb	r3, [r7, #15]
      goto error;
3418f4a8:	e01e      	b.n	3418f4e8 <JEDEC_Basic_ManageQuadEnableRequirement+0x168>
    }

    /* wait busy flag  */
    if (EXTMEM_DRIVER_NOR_SFDP_OK != driver_check_FlagBUSY(Object, 100))
3418f4aa:	2164      	movs	r1, #100	@ 0x64
3418f4ac:	6878      	ldr	r0, [r7, #4]
3418f4ae:	f7ff fc2d 	bl	3418ed0c <driver_check_FlagBUSY>
3418f4b2:	4603      	mov	r3, r0
3418f4b4:	2b00      	cmp	r3, #0
3418f4b6:	d002      	beq.n	3418f4be <JEDEC_Basic_ManageQuadEnableRequirement+0x13e>
    {
      retr = EXTMEM_SFDP_ERROR_DRIVER;
3418f4b8:	230c      	movs	r3, #12
3418f4ba:	73fb      	strb	r3, [r7, #15]
      goto error;
3418f4bc:	e014      	b.n	3418f4e8 <JEDEC_Basic_ManageQuadEnableRequirement+0x168>
    }

    /* Optional : only for control read the status register and check write operation is OK */
    localValue[1] = 0xFF;
3418f4be:	23ff      	movs	r3, #255	@ 0xff
3418f4c0:	737b      	strb	r3, [r7, #13]
    if (HAL_OK != SAL_XSPI_SendReadCommand(&Object->sfdp_private.SALObject, 0x5, (uint8_t *)&localValue[0], 2u))
3418f4c2:	687b      	ldr	r3, [r7, #4]
3418f4c4:	f103 0008 	add.w	r0, r3, #8
3418f4c8:	f107 020c 	add.w	r2, r7, #12
3418f4cc:	2302      	movs	r3, #2
3418f4ce:	2105      	movs	r1, #5
3418f4d0:	f7fe f954 	bl	3418d77c <SAL_XSPI_SendReadCommand>
3418f4d4:	4603      	mov	r3, r0
3418f4d6:	2b00      	cmp	r3, #0
3418f4d8:	d002      	beq.n	3418f4e0 <JEDEC_Basic_ManageQuadEnableRequirement+0x160>
    {
      retr = EXTMEM_SFDP_ERROR_DRIVER;
3418f4da:	230c      	movs	r3, #12
3418f4dc:	73fb      	strb	r3, [r7, #15]
      goto error;
3418f4de:	e003      	b.n	3418f4e8 <JEDEC_Basic_ManageQuadEnableRequirement+0x168>
    }

    retr = EXTMEM_SFDP_OK;
3418f4e0:	2300      	movs	r3, #0
3418f4e2:	73fb      	strb	r3, [r7, #15]
    break;
3418f4e4:	e000      	b.n	3418f4e8 <JEDEC_Basic_ManageQuadEnableRequirement+0x168>
  case 0x6u: /* 110b: QE is bit 1 of the status register 2. Status register 1 is read using Read Status instruction 05h. Status register 2 is read using instruction 35h, and status register 3 is read using instruction 15h. QE is set via Write Status Register instruction 31h with one data byte where bit 1 is one. It is cleared via Write Status Register instruction 31h with one data byte where bit 1 is zero.*/
    break;
  case 0x7u: /*111b: Reserved */
    break;
  default :/* Added for Misra */
    break;
3418f4e6:	bf00      	nop
  }
error :
  return retr;
3418f4e8:	7bfb      	ldrb	r3, [r7, #15]
}
3418f4ea:	4618      	mov	r0, r3
3418f4ec:	3710      	adds	r7, #16
3418f4ee:	46bd      	mov	sp, r7
3418f4f0:	bd80      	pop	{r7, pc}
3418f4f2:	bf00      	nop
3418f4f4:	34180864 	.word	0x34180864

3418f4f8 <JEDEC_Basic_Manage4S4S4SEnableSequence>:
          JEDEC_Basic.Params.Param_DWORD.D15._4S4S4S_EnableSequence parameter
 * @param Object memory Object
 * @return @ref SFDP_StatusTypeDef
 */
SFDP_StatusTypeDef JEDEC_Basic_Manage4S4S4SEnableSequence(EXTMEM_DRIVER_NOR_SFDP_ObjectTypeDef *Object)
{
3418f4f8:	b580      	push	{r7, lr}
3418f4fa:	b084      	sub	sp, #16
3418f4fc:	af00      	add	r7, sp, #0
3418f4fe:	6078      	str	r0, [r7, #4]
  SFDP_StatusTypeDef retr = EXTMEM_SFDP_ERROR_NOTYETHANDLED;
3418f500:	230f      	movs	r3, #15
3418f502:	73fb      	strb	r3, [r7, #15]
  uint8_t instruction = 0x00u;
3418f504:	2300      	movs	r3, #0
3418f506:	73bb      	strb	r3, [r7, #14]

  /* 4-4-4 mode enable sequences; This field describes the supported methods to enter 4-4-4 mode from 1-1-1 mode */
  /* x_xxx1b: set QE per QER description above, then issue instruction 38h */
  if ((JEDEC_Basic.Params.Param_DWORD.D15._4S4S4S_EnableSequence & 0x1u) == 0x1u)
3418f508:	4b1a      	ldr	r3, [pc, #104]	@ (3418f574 <JEDEC_Basic_Manage4S4S4SEnableSequence+0x7c>)
3418f50a:	8f9b      	ldrh	r3, [r3, #60]	@ 0x3c
3418f50c:	f3c3 1304 	ubfx	r3, r3, #4, #5
3418f510:	b2db      	uxtb	r3, r3
3418f512:	f003 0301 	and.w	r3, r3, #1
3418f516:	2b00      	cmp	r3, #0
3418f518:	d007      	beq.n	3418f52a <JEDEC_Basic_Manage4S4S4SEnableSequence+0x32>
  {
    retr = JEDEC_Basic_ManageQuadEnableRequirement(Object);
3418f51a:	6878      	ldr	r0, [r7, #4]
3418f51c:	f7ff ff30 	bl	3418f380 <JEDEC_Basic_ManageQuadEnableRequirement>
3418f520:	4603      	mov	r3, r0
3418f522:	73fb      	strb	r3, [r7, #15]
    instruction = 0x38u;
3418f524:	2338      	movs	r3, #56	@ 0x38
3418f526:	73bb      	strb	r3, [r7, #14]
3418f528:	e00f      	b.n	3418f54a <JEDEC_Basic_Manage4S4S4SEnableSequence+0x52>
  }
  /* x_x1xxb: issue instruction 35h */
  else if ((JEDEC_Basic.Params.Param_DWORD.D15._4S4S4S_EnableSequence & 0x4u) == 0x4u)
3418f52a:	4b12      	ldr	r3, [pc, #72]	@ (3418f574 <JEDEC_Basic_Manage4S4S4SEnableSequence+0x7c>)
3418f52c:	8f9b      	ldrh	r3, [r3, #60]	@ 0x3c
3418f52e:	f3c3 1304 	ubfx	r3, r3, #4, #5
3418f532:	b2db      	uxtb	r3, r3
3418f534:	f003 0304 	and.w	r3, r3, #4
3418f538:	2b00      	cmp	r3, #0
3418f53a:	d006      	beq.n	3418f54a <JEDEC_Basic_Manage4S4S4SEnableSequence+0x52>
  {
    /* If QE bit exists, Quad Enable Requirement describes method to enable Quad operations */
    retr = JEDEC_Basic_ManageQuadEnableRequirement(Object);
3418f53c:	6878      	ldr	r0, [r7, #4]
3418f53e:	f7ff ff1f 	bl	3418f380 <JEDEC_Basic_ManageQuadEnableRequirement>
3418f542:	4603      	mov	r3, r0
3418f544:	73fb      	strb	r3, [r7, #15]
    instruction = 0x35u;
3418f546:	2335      	movs	r3, #53	@ 0x35
3418f548:	73bb      	strb	r3, [r7, #14]
       Device uses a read-modify-write sequence of operations:
       Read Volatile Enhanced Configuration Register using instruction 65h, no address is required, set bit 7 to 1.
       Write Volatile Enhanced Configuration Register using instruction 61h, no address is required. This configuration is volatile.
  NOTE If device is in 0-4-4 mode, then this mode must be exited before the 4-4-4 enable sequence is issued.
  */
  if ((retr == EXTMEM_SFDP_OK) && (instruction != 0u))
3418f54a:	7bfb      	ldrb	r3, [r7, #15]
3418f54c:	2b00      	cmp	r3, #0
3418f54e:	d10c      	bne.n	3418f56a <JEDEC_Basic_Manage4S4S4SEnableSequence+0x72>
3418f550:	7bbb      	ldrb	r3, [r7, #14]
3418f552:	2b00      	cmp	r3, #0
3418f554:	d009      	beq.n	3418f56a <JEDEC_Basic_Manage4S4S4SEnableSequence+0x72>
  {
    (void)SAL_XSPI_SendReadCommand(&Object->sfdp_private.SALObject, instruction, NULL, 0u);
3418f556:	687b      	ldr	r3, [r7, #4]
3418f558:	f103 0008 	add.w	r0, r3, #8
3418f55c:	7bb9      	ldrb	r1, [r7, #14]
3418f55e:	2300      	movs	r3, #0
3418f560:	2200      	movs	r2, #0
3418f562:	f7fe f90b 	bl	3418d77c <SAL_XSPI_SendReadCommand>
    /* @note on memory W25Q64JV the command 38h does not exist so the control on command execution has been removed */
    retr = EXTMEM_SFDP_OK;
3418f566:	2300      	movs	r3, #0
3418f568:	73fb      	strb	r3, [r7, #15]
  }

  return retr;
3418f56a:	7bfb      	ldrb	r3, [r7, #15]
}
3418f56c:	4618      	mov	r0, r3
3418f56e:	3710      	adds	r7, #16
3418f570:	46bd      	mov	sp, r7
3418f572:	bd80      	pop	{r7, pc}
3418f574:	34180864 	.word	0x34180864

3418f578 <CheckSFDP_Signature>:
 * @param Object memory Object
 * @param Signature value of the SFDP signature
 * @return @ref SFDP_StatusTypeDef
 */
SFDP_StatusTypeDef CheckSFDP_Signature(EXTMEM_DRIVER_NOR_SFDP_ObjectTypeDef *Object, uint32_t Signature )
{
3418f578:	b580      	push	{r7, lr}
3418f57a:	b084      	sub	sp, #16
3418f57c:	af00      	add	r7, sp, #0
3418f57e:	6078      	str	r0, [r7, #4]
3418f580:	6039      	str	r1, [r7, #0]
  SFDP_StatusTypeDef retr = EXTMEM_SFDP_ERROR_SIGNATURE;
3418f582:	2304      	movs	r3, #4
3418f584:	73fb      	strb	r3, [r7, #15]

  /* check the magic number */
  switch(Signature)
3418f586:	683b      	ldr	r3, [r7, #0]
3418f588:	4a0e      	ldr	r2, [pc, #56]	@ (3418f5c4 <CheckSFDP_Signature+0x4c>)
3418f58a:	4293      	cmp	r3, r2
3418f58c:	d006      	beq.n	3418f59c <CheckSFDP_Signature+0x24>
3418f58e:	683b      	ldr	r3, [r7, #0]
3418f590:	4a0d      	ldr	r2, [pc, #52]	@ (3418f5c8 <CheckSFDP_Signature+0x50>)
3418f592:	4293      	cmp	r3, r2
3418f594:	d10e      	bne.n	3418f5b4 <CheckSFDP_Signature+0x3c>
  {
  case SFDP_SIGNATURE :
    SFDP_DEBUG_STR("signature of the header: OK");
    retr = EXTMEM_SFDP_OK;
3418f596:	2300      	movs	r3, #0
3418f598:	73fb      	strb	r3, [r7, #15]
    break;
3418f59a:	e00e      	b.n	3418f5ba <CheckSFDP_Signature+0x42>
  case SFDP_SIGNATURE_INVERTED :
    SFDP_DEBUG_STR("signature of the header: KO inverted data order");
    /* Change the memory type settings */
    if (HAL_OK == SAL_XSPI_UpdateMemoryType(&Object->sfdp_private.SALObject, SAL_XSPI_ORDERINVERTED))
3418f59c:	687b      	ldr	r3, [r7, #4]
3418f59e:	3308      	adds	r3, #8
3418f5a0:	2100      	movs	r1, #0
3418f5a2:	4618      	mov	r0, r3
3418f5a4:	f7fe fae2 	bl	3418db6c <SAL_XSPI_UpdateMemoryType>
3418f5a8:	4603      	mov	r3, r0
3418f5aa:	2b00      	cmp	r3, #0
3418f5ac:	d104      	bne.n	3418f5b8 <CheckSFDP_Signature+0x40>
    {
      retr = EXTMEM_SFDP_ERROR_SIGNATUREMTYPE;
3418f5ae:	2305      	movs	r3, #5
3418f5b0:	73fb      	strb	r3, [r7, #15]
    }
    break;
3418f5b2:	e001      	b.n	3418f5b8 <CheckSFDP_Signature+0x40>
  default :
    SFDP_DEBUG_STR("signature of the header: KO");
    break;
3418f5b4:	bf00      	nop
3418f5b6:	e000      	b.n	3418f5ba <CheckSFDP_Signature+0x42>
    break;
3418f5b8:	bf00      	nop
  }
  return retr;
3418f5ba:	7bfb      	ldrb	r3, [r7, #15]
}
3418f5bc:	4618      	mov	r0, r3
3418f5be:	3710      	adds	r7, #16
3418f5c0:	46bd      	mov	sp, r7
3418f5c2:	bd80      	pop	{r7, pc}
3418f5c4:	44505346 	.word	0x44505346
3418f5c8:	50444653 	.word	0x50444653

3418f5cc <EXTMEM_DRIVER_NOR_SFDP_Init>:
/** @defgroup DRIVER_SFDP_Exported_Functions DRIVER SFDP Exported Functions
  * @{
  */

EXTMEM_DRIVER_NOR_SFDP_StatusTypeDef EXTMEM_DRIVER_NOR_SFDP_Init(void *Peripheral, EXTMEM_LinkConfig_TypeDef Config, uint32_t ClockInput, EXTMEM_DRIVER_NOR_SFDP_ObjectTypeDef *SFDPObject)
{
3418f5cc:	b580      	push	{r7, lr}
3418f5ce:	b08a      	sub	sp, #40	@ 0x28
3418f5d0:	af00      	add	r7, sp, #0
3418f5d2:	60f8      	str	r0, [r7, #12]
3418f5d4:	607a      	str	r2, [r7, #4]
3418f5d6:	603b      	str	r3, [r7, #0]
3418f5d8:	460b      	mov	r3, r1
3418f5da:	72fb      	strb	r3, [r7, #11]
  EXTMEM_DRIVER_NOR_SFDP_StatusTypeDef retr = EXTMEM_DRIVER_NOR_SFDP_OK;
3418f5dc:	2300      	movs	r3, #0
3418f5de:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  SFDP_HeaderTypeDef JEDEC_SFDP_Header;
  uint8_t FreqUpdate = 0u;
3418f5e2:	2300      	movs	r3, #0
3418f5e4:	76fb      	strb	r3, [r7, #27]
  uint8_t DataID[6];
  uint32_t ClockOut;

  /* reset data of SFDPObject to zero */
  SFDP_DEBUG_STR("1 - reset data SFDPObject to zero")
  (void)memset((void *)&SFDPObject->sfdp_private, 0x0, sizeof(SFDPObject->sfdp_private));
3418f5e6:	683b      	ldr	r3, [r7, #0]
3418f5e8:	3308      	adds	r3, #8
3418f5ea:	2298      	movs	r2, #152	@ 0x98
3418f5ec:	2100      	movs	r1, #0
3418f5ee:	4618      	mov	r0, r3
3418f5f0:	f000 fa80 	bl	3418faf4 <memset>

  /* initialize the SFDPObject */
  SFDP_DEBUG_STR("2 - initialize the SFDPObject")
  SFDPObject->sfdp_private.Config = Config;
3418f5f4:	683b      	ldr	r3, [r7, #0]
3418f5f6:	7afa      	ldrb	r2, [r7, #11]
3418f5f8:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  SFDPObject->sfdp_private.DriverInfo.SpiPhyLink = PHY_LINK_1S1S1S;
3418f5fc:	683b      	ldr	r3, [r7, #0]
3418f5fe:	2200      	movs	r2, #0
3418f600:	f883 2064 	strb.w	r2, [r3, #100]	@ 0x64
  SFDPObject->sfdp_private.DriverInfo.ClockIn = ClockInput;
3418f604:	683b      	ldr	r3, [r7, #0]
3418f606:	687a      	ldr	r2, [r7, #4]
3418f608:	669a      	str	r2, [r3, #104]	@ 0x68
  SAL_XSPI_SET_SFDPDUMMYCYLE(SFDPObject->sfdp_private.SALObject, EXTMEM_READ_SFDP_NB_DUMMY_CYCLES_DEFAULT);
3418f60a:	683b      	ldr	r3, [r7, #0]
3418f60c:	2208      	movs	r2, #8
3418f60e:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59

  /* set memory speed to 50Mhz maximum */
  SFDP_DEBUG_STR("3 - set memory link and speed to 50Mhz maximum")
  (void)SAL_XSPI_Init(&SFDPObject->sfdp_private.SALObject, Peripheral);
3418f612:	683b      	ldr	r3, [r7, #0]
3418f614:	3308      	adds	r3, #8
3418f616:	68f9      	ldr	r1, [r7, #12]
3418f618:	4618      	mov	r0, r3
3418f61a:	f7fd fd09 	bl	3418d030 <SAL_XSPI_Init>
  (void)SAL_XSPI_SetClock(&SFDPObject->sfdp_private.SALObject, ClockInput, DRIVER_SFDP_DEFAULT_CLOCK, &ClockOut);
3418f61e:	683b      	ldr	r3, [r7, #0]
3418f620:	f103 0008 	add.w	r0, r3, #8
3418f624:	f107 0310 	add.w	r3, r7, #16
3418f628:	4a45      	ldr	r2, [pc, #276]	@ (3418f740 <EXTMEM_DRIVER_NOR_SFDP_Init+0x174>)
3418f62a:	6879      	ldr	r1, [r7, #4]
3418f62c:	f7fd fcc1 	bl	3418cfb2 <SAL_XSPI_SetClock>

  /* Abort any ongoing XSPI action */
  (void)SAL_XSPI_DisableMapMode(&SFDPObject->sfdp_private.SALObject);
3418f630:	683b      	ldr	r3, [r7, #0]
3418f632:	3308      	adds	r3, #8
3418f634:	4618      	mov	r0, r3
3418f636:	f7fe fa88 	bl	3418db4a <SAL_XSPI_DisableMapMode>

  /* analyze the SFDP structure to get driver information */
  SFDP_DEBUG_STR("4 - analyze the SFDP structure to get driver information")
  if(EXTMEM_SFDP_OK != SFDP_GetHeader(SFDPObject, &JEDEC_SFDP_Header))
3418f63a:	f107 031c 	add.w	r3, r7, #28
3418f63e:	4619      	mov	r1, r3
3418f640:	6838      	ldr	r0, [r7, #0]
3418f642:	f7fe fb65 	bl	3418dd10 <SFDP_GetHeader>
3418f646:	4603      	mov	r3, r0
3418f648:	2b00      	cmp	r3, #0
3418f64a:	d003      	beq.n	3418f654 <EXTMEM_DRIVER_NOR_SFDP_Init+0x88>
    /*
     *  for the future, we can try to get SFDP by using different mode
     *  the SFDP read is only performed in 1S1S1S mode
     */
    SFDP_DEBUG_STR("ERROR::EXTMEM_DRIVER_NOR_SFDP_ERROR_SFDP")
    retr = EXTMEM_DRIVER_NOR_SFDP_ERROR_SFDP;
3418f64c:	23ff      	movs	r3, #255	@ 0xff
3418f64e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    goto error;
3418f652:	e06e      	b.n	3418f732 <EXTMEM_DRIVER_NOR_SFDP_Init+0x166>
  }

  /* Reset the memory */
  SFDP_DEBUG_STR("5 - reset the memory")
  if(EXTMEM_SFDP_OK != SFDP_MemoryReset(SFDPObject))
3418f654:	6838      	ldr	r0, [r7, #0]
3418f656:	f7fe fc95 	bl	3418df84 <SFDP_MemoryReset>
     */
    SFDP_DEBUG_STR("ERROR::on the call of SFDP_MemoryReset but no error returned")
  }

  /* wait few ms after the reset operation, this is done to avoid issue on SFDP read */
  HAL_Delay(10);
3418f65a:	200a      	movs	r0, #10
3418f65c:	f7f1 fffe 	bl	3418165c <HAL_Delay>

  /* analyze the SFDP structure to get driver information after the reset */
  SFDP_DEBUG_STR("6 - analyze the SFDP structure to get driver information")
  if(EXTMEM_SFDP_OK != SFDP_GetHeader(SFDPObject, &JEDEC_SFDP_Header))
3418f660:	f107 031c 	add.w	r3, r7, #28
3418f664:	4619      	mov	r1, r3
3418f666:	6838      	ldr	r0, [r7, #0]
3418f668:	f7fe fb52 	bl	3418dd10 <SFDP_GetHeader>
3418f66c:	4603      	mov	r3, r0
3418f66e:	2b00      	cmp	r3, #0
3418f670:	d003      	beq.n	3418f67a <EXTMEM_DRIVER_NOR_SFDP_Init+0xae>
    /*
     *  for the future, we can try to get SFDP by using different mode
     *  the SFDP read is only perform in 1S1S1S mode
     */
    SFDP_DEBUG_STR("ERROR::EXTMEM_DRIVER_NOR_SFDP_ERROR_SFDP")
    retr = EXTMEM_DRIVER_NOR_SFDP_ERROR_SFDP;
3418f672:	23ff      	movs	r3, #255	@ 0xff
3418f674:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    goto error;
3418f678:	e05b      	b.n	3418f732 <EXTMEM_DRIVER_NOR_SFDP_Init+0x166>
  }

  /* Save information from the SFDP table
     Nb of parameters starts at 0 (0 means 1 parameter) */
  if (JEDEC_SFDP_Header.param_number >= SFDP_MAX_NB_OF_PARAM)
3418f67a:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
3418f67e:	2b09      	cmp	r3, #9
3418f680:	d904      	bls.n	3418f68c <EXTMEM_DRIVER_NOR_SFDP_Init+0xc0>
  {
    SFDPObject->sfdp_private.Sfdp_param_number = SFDP_MAX_NB_OF_PARAM - 1;
3418f682:	683b      	ldr	r3, [r7, #0]
3418f684:	2209      	movs	r2, #9
3418f686:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
3418f68a:	e004      	b.n	3418f696 <EXTMEM_DRIVER_NOR_SFDP_Init+0xca>
  }
  else
  {
    SFDPObject->sfdp_private.Sfdp_param_number = JEDEC_SFDP_Header.param_number;
3418f68c:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
3418f690:	683b      	ldr	r3, [r7, #0]
3418f692:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
  }
  SFDPObject->sfdp_private.Sfdp_AccessProtocol = JEDEC_SFDP_Header.AccessProtocol;
3418f696:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
3418f69a:	683b      	ldr	r3, [r7, #0]
3418f69c:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d

  /* read the flash ID */
  SFDP_DEBUG_STR("7 - read the flash ID")
  (void)SAL_XSPI_GetId(&SFDPObject->sfdp_private.SALObject, DataID, EXTMEM_READ_JEDEC_ID_SIZE);
3418f6a0:	683b      	ldr	r3, [r7, #0]
3418f6a2:	3308      	adds	r3, #8
3418f6a4:	f107 0114 	add.w	r1, r7, #20
3418f6a8:	2204      	movs	r2, #4
3418f6aa:	4618      	mov	r0, r3
3418f6ac:	f7fd fea0 	bl	3418d3f0 <SAL_XSPI_GetId>
  DEBUG_ID(DataID);

  /* Keep manufacturer information, it could be used to help in
     building of consistent driver */
  SFDPObject->sfdp_private.ManuID = DataID[0];
3418f6b0:	7d3a      	ldrb	r2, [r7, #20]
3418f6b2:	683b      	ldr	r3, [r7, #0]
3418f6b4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* get the SFDP data */
  SFDP_DEBUG_STR("8 - collect the SFDP data")
  if(EXTMEM_SFDP_OK != SFDP_CollectData(SFDPObject))
3418f6b8:	6838      	ldr	r0, [r7, #0]
3418f6ba:	f7fe fb87 	bl	3418ddcc <SFDP_CollectData>
3418f6be:	4603      	mov	r3, r0
3418f6c0:	2b00      	cmp	r3, #0
3418f6c2:	d003      	beq.n	3418f6cc <EXTMEM_DRIVER_NOR_SFDP_Init+0x100>
  {
    SFDP_DEBUG_STR("ERROR::EXTMEM_DRIVER_NOR_SFDP_ERROR_SFDP")
    retr = EXTMEM_DRIVER_NOR_SFDP_ERROR_SFDP;
3418f6c4:	23ff      	movs	r3, #255	@ 0xff
3418f6c6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    goto error;
3418f6ca:	e032      	b.n	3418f732 <EXTMEM_DRIVER_NOR_SFDP_Init+0x166>
  }

  /* setup the generic driver information and prepare the physical layer */
  SFDP_DEBUG_STR("9 - build the generic driver information and prepare the physical layer")
  if(EXTMEM_SFDP_OK != SFDP_BuildGenericDriver(SFDPObject, &FreqUpdate))
3418f6cc:	f107 031b 	add.w	r3, r7, #27
3418f6d0:	4619      	mov	r1, r3
3418f6d2:	6838      	ldr	r0, [r7, #0]
3418f6d4:	f7fe fd32 	bl	3418e13c <SFDP_BuildGenericDriver>
3418f6d8:	4603      	mov	r3, r0
3418f6da:	2b00      	cmp	r3, #0
3418f6dc:	d003      	beq.n	3418f6e6 <EXTMEM_DRIVER_NOR_SFDP_Init+0x11a>
  {
    SFDP_DEBUG_STR("ERROR::EXTMEM_DRIVER_NOR_SFDP_ERROR_BUILD")
    retr = EXTMEM_DRIVER_NOR_SFDP_ERROR_BUILD;
3418f6de:	23fd      	movs	r3, #253	@ 0xfd
3418f6e0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    goto error;
3418f6e4:	e025      	b.n	3418f732 <EXTMEM_DRIVER_NOR_SFDP_Init+0x166>
  }

  SFDP_DEBUG_STR("10 - adjust the frequency if required")
  if ((FreqUpdate == 0u) && (SFDPObject->sfdp_public.MaxFreq != 0u))
3418f6e6:	7efb      	ldrb	r3, [r7, #27]
3418f6e8:	2b00      	cmp	r3, #0
3418f6ea:	d10d      	bne.n	3418f708 <EXTMEM_DRIVER_NOR_SFDP_Init+0x13c>
3418f6ec:	683b      	ldr	r3, [r7, #0]
3418f6ee:	681b      	ldr	r3, [r3, #0]
3418f6f0:	2b00      	cmp	r3, #0
3418f6f2:	d009      	beq.n	3418f708 <EXTMEM_DRIVER_NOR_SFDP_Init+0x13c>
  {
    (void)SAL_XSPI_SetClock(&SFDPObject->sfdp_private.SALObject, ClockInput, SFDPObject->sfdp_public.MaxFreq, &ClockOut);
3418f6f4:	683b      	ldr	r3, [r7, #0]
3418f6f6:	f103 0008 	add.w	r0, r3, #8
3418f6fa:	683b      	ldr	r3, [r7, #0]
3418f6fc:	681a      	ldr	r2, [r3, #0]
3418f6fe:	f107 0310 	add.w	r3, r7, #16
3418f702:	6879      	ldr	r1, [r7, #4]
3418f704:	f7fd fc55 	bl	3418cfb2 <SAL_XSPI_SetClock>
    SFDP_DEBUG_STR("--> new freq configured");
  }

  SFDP_DEBUG_STR("11 - read again the SFDP header to adjust memory type if necessary")
  if(EXTMEM_SFDP_OK != SFDP_ReadHeader(SFDPObject, &JEDEC_SFDP_Header))
3418f708:	f107 031c 	add.w	r3, r7, #28
3418f70c:	4619      	mov	r1, r3
3418f70e:	6838      	ldr	r0, [r7, #0]
3418f710:	f7fe fac1 	bl	3418dc96 <SFDP_ReadHeader>
3418f714:	4603      	mov	r3, r0
3418f716:	2b00      	cmp	r3, #0
3418f718:	d003      	beq.n	3418f722 <EXTMEM_DRIVER_NOR_SFDP_Init+0x156>
  {
    SFDP_DEBUG_STR("ERROR::EXTMEM_DRIVER_NOR_SFDP_MEMTYPE_CHECK")
    retr = EXTMEM_DRIVER_NOR_SFDP_ERROR_MEMTYPE_CHECK;
3418f71a:	23f2      	movs	r3, #242	@ 0xf2
3418f71c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    goto error;
3418f720:	e007      	b.n	3418f732 <EXTMEM_DRIVER_NOR_SFDP_Init+0x166>
  }

  (void)SAL_XSPI_GetId(&SFDPObject->sfdp_private.SALObject, DataID, EXTMEM_READ_JEDEC_ID_SIZE);
3418f722:	683b      	ldr	r3, [r7, #0]
3418f724:	3308      	adds	r3, #8
3418f726:	f107 0114 	add.w	r1, r7, #20
3418f72a:	2204      	movs	r2, #4
3418f72c:	4618      	mov	r0, r3
3418f72e:	f7fd fe5f 	bl	3418d3f0 <SAL_XSPI_GetId>
  DEBUG_ID(DataID);

error:
  return retr;
3418f732:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
}
3418f736:	4618      	mov	r0, r3
3418f738:	3728      	adds	r7, #40	@ 0x28
3418f73a:	46bd      	mov	sp, r7
3418f73c:	bd80      	pop	{r7, pc}
3418f73e:	bf00      	nop
3418f740:	02faf080 	.word	0x02faf080

3418f744 <EXTMEM_DRIVER_NOR_SFDP_Write>:
  FlashInfo->EraseType4Size = (SFDPObject->sfdp_private.DriverInfo.EraseType4Size == 0u) ? 0u:
                              ((uint32_t)1u << SFDPObject->sfdp_private.DriverInfo.EraseType4Size);
}

EXTMEM_DRIVER_NOR_SFDP_StatusTypeDef EXTMEM_DRIVER_NOR_SFDP_Write(EXTMEM_DRIVER_NOR_SFDP_ObjectTypeDef *SFDPObject, uint32_t Address, const uint8_t* Data, uint32_t Size)
{
3418f744:	b580      	push	{r7, lr}
3418f746:	b08c      	sub	sp, #48	@ 0x30
3418f748:	af02      	add	r7, sp, #8
3418f74a:	60f8      	str	r0, [r7, #12]
3418f74c:	60b9      	str	r1, [r7, #8]
3418f74e:	607a      	str	r2, [r7, #4]
3418f750:	603b      	str	r3, [r7, #0]
  EXTMEM_DRIVER_NOR_SFDP_StatusTypeDef retr;
  uint32_t size_write;
  uint32_t local_size = Size;
3418f752:	683b      	ldr	r3, [r7, #0]
3418f754:	61fb      	str	r3, [r7, #28]
  uint32_t local_Address = Address;
3418f756:	68bb      	ldr	r3, [r7, #8]
3418f758:	61bb      	str	r3, [r7, #24]
  uint32_t local_Data = (uint32_t)Data;
3418f75a:	687b      	ldr	r3, [r7, #4]
3418f75c:	617b      	str	r3, [r7, #20]
  uint32_t misalignment = 0u;
3418f75e:	2300      	movs	r3, #0
3418f760:	613b      	str	r3, [r7, #16]

  if (0u != (local_Address % SFDPObject->sfdp_private.PageSize))
3418f762:	68fb      	ldr	r3, [r7, #12]
3418f764:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
3418f766:	69bb      	ldr	r3, [r7, #24]
3418f768:	fbb3 f1f2 	udiv	r1, r3, r2
3418f76c:	fb01 f202 	mul.w	r2, r1, r2
3418f770:	1a9b      	subs	r3, r3, r2
3418f772:	2b00      	cmp	r3, #0
3418f774:	d059      	beq.n	3418f82a <EXTMEM_DRIVER_NOR_SFDP_Write+0xe6>
  {
    misalignment = 1u;
3418f776:	2301      	movs	r3, #1
3418f778:	613b      	str	r3, [r7, #16]
  }

  DEBUG_DRIVER((uint8_t *)__func__)
  while(local_size != 0u)
3418f77a:	e056      	b.n	3418f82a <EXTMEM_DRIVER_NOR_SFDP_Write+0xe6>
  {
    if (misalignment == 1u)
3418f77c:	693b      	ldr	r3, [r7, #16]
3418f77e:	2b01      	cmp	r3, #1
3418f780:	d114      	bne.n	3418f7ac <EXTMEM_DRIVER_NOR_SFDP_Write+0x68>
    {
      size_write = SFDPObject->sfdp_private.PageSize - (local_Address % SFDPObject->sfdp_private.PageSize);
3418f782:	68fb      	ldr	r3, [r7, #12]
3418f784:	6e19      	ldr	r1, [r3, #96]	@ 0x60
3418f786:	68fb      	ldr	r3, [r7, #12]
3418f788:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
3418f78a:	69bb      	ldr	r3, [r7, #24]
3418f78c:	fbb3 f0f2 	udiv	r0, r3, r2
3418f790:	fb00 f202 	mul.w	r2, r0, r2
3418f794:	1a9b      	subs	r3, r3, r2
3418f796:	1acb      	subs	r3, r1, r3
3418f798:	623b      	str	r3, [r7, #32]
      size_write = MIN(local_size, size_write);
3418f79a:	6a3a      	ldr	r2, [r7, #32]
3418f79c:	69fb      	ldr	r3, [r7, #28]
3418f79e:	4293      	cmp	r3, r2
3418f7a0:	bf28      	it	cs
3418f7a2:	4613      	movcs	r3, r2
3418f7a4:	623b      	str	r3, [r7, #32]
      misalignment = 0u;
3418f7a6:	2300      	movs	r3, #0
3418f7a8:	613b      	str	r3, [r7, #16]
3418f7aa:	e006      	b.n	3418f7ba <EXTMEM_DRIVER_NOR_SFDP_Write+0x76>
    }
    else
    {
      size_write = MIN(local_size, SFDPObject->sfdp_private.PageSize);
3418f7ac:	68fb      	ldr	r3, [r7, #12]
3418f7ae:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
3418f7b0:	69fa      	ldr	r2, [r7, #28]
3418f7b2:	4293      	cmp	r3, r2
3418f7b4:	bf28      	it	cs
3418f7b6:	4613      	movcs	r3, r2
3418f7b8:	623b      	str	r3, [r7, #32]
    }

    /* check WIP flag */
    retr = driver_check_FlagBUSY(SFDPObject, 5000u);
3418f7ba:	f241 3188 	movw	r1, #5000	@ 0x1388
3418f7be:	68f8      	ldr	r0, [r7, #12]
3418f7c0:	f7ff faa4 	bl	3418ed0c <driver_check_FlagBUSY>
3418f7c4:	4603      	mov	r3, r0
3418f7c6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if ( EXTMEM_DRIVER_NOR_SFDP_OK != retr)
3418f7ca:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
3418f7ce:	2b00      	cmp	r3, #0
3418f7d0:	d137      	bne.n	3418f842 <EXTMEM_DRIVER_NOR_SFDP_Write+0xfe>
      DEBUG_DRIVER_ERROR("EXTMEM_DRIVER_NOR_SFDP_Write::ERROR_CHECK_BUSY")
      goto error;
    }

    /* wait for WEL flag */
    retr = driver_set_FlagWEL(SFDPObject, DRIVER_DEFAULT_TIMEOUT);
3418f7d2:	f44f 7196 	mov.w	r1, #300	@ 0x12c
3418f7d6:	68f8      	ldr	r0, [r7, #12]
3418f7d8:	f000 f941 	bl	3418fa5e <driver_set_FlagWEL>
3418f7dc:	4603      	mov	r3, r0
3418f7de:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if ( EXTMEM_DRIVER_NOR_SFDP_OK != retr)
3418f7e2:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
3418f7e6:	2b00      	cmp	r3, #0
3418f7e8:	d12d      	bne.n	3418f846 <EXTMEM_DRIVER_NOR_SFDP_Write+0x102>
      DEBUG_DRIVER_ERROR("EXTMEM_DRIVER_NOR_SFDP_Write::ERROR_CHECK_WEL")
      goto error;
    }

    /* Write the data */
    if (HAL_OK != SAL_XSPI_Write(&SFDPObject->sfdp_private.SALObject, SFDPObject->sfdp_private.DriverInfo.PageProgramInstruction, local_Address, (uint8_t *)local_Data, size_write))
3418f7ea:	68fb      	ldr	r3, [r7, #12]
3418f7ec:	f103 0008 	add.w	r0, r3, #8
3418f7f0:	68fb      	ldr	r3, [r7, #12]
3418f7f2:	f893 1075 	ldrb.w	r1, [r3, #117]	@ 0x75
3418f7f6:	697a      	ldr	r2, [r7, #20]
3418f7f8:	6a3b      	ldr	r3, [r7, #32]
3418f7fa:	9300      	str	r3, [sp, #0]
3418f7fc:	4613      	mov	r3, r2
3418f7fe:	69ba      	ldr	r2, [r7, #24]
3418f800:	f7fd fede 	bl	3418d5c0 <SAL_XSPI_Write>
3418f804:	4603      	mov	r3, r0
3418f806:	2b00      	cmp	r3, #0
3418f808:	d003      	beq.n	3418f812 <EXTMEM_DRIVER_NOR_SFDP_Write+0xce>
    {
      DEBUG_DRIVER_ERROR("EXTMEM_DRIVER_NOR_SFDP_Write::ERROR_WRITE")
      retr = EXTMEM_DRIVER_NOR_SFDP_ERROR_WRITE;
3418f80a:	23f9      	movs	r3, #249	@ 0xf9
3418f80c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      goto error;
3418f810:	e01a      	b.n	3418f848 <EXTMEM_DRIVER_NOR_SFDP_Write+0x104>
    }

    local_size = local_size - size_write;
3418f812:	69fa      	ldr	r2, [r7, #28]
3418f814:	6a3b      	ldr	r3, [r7, #32]
3418f816:	1ad3      	subs	r3, r2, r3
3418f818:	61fb      	str	r3, [r7, #28]
    local_Address = local_Address + size_write;
3418f81a:	69ba      	ldr	r2, [r7, #24]
3418f81c:	6a3b      	ldr	r3, [r7, #32]
3418f81e:	4413      	add	r3, r2
3418f820:	61bb      	str	r3, [r7, #24]
    local_Data = local_Data + size_write;
3418f822:	697a      	ldr	r2, [r7, #20]
3418f824:	6a3b      	ldr	r3, [r7, #32]
3418f826:	4413      	add	r3, r2
3418f828:	617b      	str	r3, [r7, #20]
  while(local_size != 0u)
3418f82a:	69fb      	ldr	r3, [r7, #28]
3418f82c:	2b00      	cmp	r3, #0
3418f82e:	d1a5      	bne.n	3418f77c <EXTMEM_DRIVER_NOR_SFDP_Write+0x38>
  }

  /* check busy flag */
  retr = driver_check_FlagBUSY(SFDPObject, 5000);
3418f830:	f241 3188 	movw	r1, #5000	@ 0x1388
3418f834:	68f8      	ldr	r0, [r7, #12]
3418f836:	f7ff fa69 	bl	3418ed0c <driver_check_FlagBUSY>
3418f83a:	4603      	mov	r3, r0
3418f83c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
3418f840:	e002      	b.n	3418f848 <EXTMEM_DRIVER_NOR_SFDP_Write+0x104>
      goto error;
3418f842:	bf00      	nop
3418f844:	e000      	b.n	3418f848 <EXTMEM_DRIVER_NOR_SFDP_Write+0x104>
      goto error;
3418f846:	bf00      	nop
    DEBUG_DRIVER_ERROR("EXTMEM_DRIVER_NOR_SFDP_Write::ERROR_CHECK_BUSY_ON_EXIT")
  }
#endif /* EXTMEM_MACRO_DEBUG */

error:
  return retr;
3418f848:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
}
3418f84c:	4618      	mov	r0, r3
3418f84e:	3728      	adds	r7, #40	@ 0x28
3418f850:	46bd      	mov	sp, r7
3418f852:	bd80      	pop	{r7, pc}

3418f854 <EXTMEM_DRIVER_NOR_SFDP_SectorErase>:
error :
  return retr;
}

EXTMEM_DRIVER_NOR_SFDP_StatusTypeDef EXTMEM_DRIVER_NOR_SFDP_SectorErase(EXTMEM_DRIVER_NOR_SFDP_ObjectTypeDef *SFDPObject, uint32_t Address, EXTMEM_DRIVER_NOR_SFDP_SectorTypeTypeDef SectorType)
{
3418f854:	b580      	push	{r7, lr}
3418f856:	b086      	sub	sp, #24
3418f858:	af00      	add	r7, sp, #0
3418f85a:	60f8      	str	r0, [r7, #12]
3418f85c:	60b9      	str	r1, [r7, #8]
3418f85e:	4613      	mov	r3, r2
3418f860:	71fb      	strb	r3, [r7, #7]
  uint8_t command, size;
  uint32_t timeout;
  DEBUG_DRIVER((uint8_t *)__func__)

  /* check if the selected sector type is available */
  switch(SectorType)
3418f862:	79fb      	ldrb	r3, [r7, #7]
3418f864:	2b03      	cmp	r3, #3
3418f866:	d83f      	bhi.n	3418f8e8 <EXTMEM_DRIVER_NOR_SFDP_SectorErase+0x94>
3418f868:	a201      	add	r2, pc, #4	@ (adr r2, 3418f870 <EXTMEM_DRIVER_NOR_SFDP_SectorErase+0x1c>)
3418f86a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
3418f86e:	bf00      	nop
3418f870:	3418f881 	.word	0x3418f881
3418f874:	3418f89b 	.word	0x3418f89b
3418f878:	3418f8b5 	.word	0x3418f8b5
3418f87c:	3418f8cf 	.word	0x3418f8cf
  {
    case EXTMEM_DRIVER_NOR_SFDP_SECTOR_TYPE1:
        command = SFDPObject->sfdp_private.DriverInfo.EraseType1Command;
3418f880:	68fb      	ldr	r3, [r7, #12]
3418f882:	f893 3078 	ldrb.w	r3, [r3, #120]	@ 0x78
3418f886:	75bb      	strb	r3, [r7, #22]
        size = SFDPObject->sfdp_private.DriverInfo.EraseType1Size;
3418f888:	68fb      	ldr	r3, [r7, #12]
3418f88a:	f893 3077 	ldrb.w	r3, [r3, #119]	@ 0x77
3418f88e:	757b      	strb	r3, [r7, #21]
        timeout = SFDPObject->sfdp_private.DriverInfo.EraseType1Timing;
3418f890:	68fb      	ldr	r3, [r7, #12]
3418f892:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
3418f896:	613b      	str	r3, [r7, #16]
      break;
3418f898:	e029      	b.n	3418f8ee <EXTMEM_DRIVER_NOR_SFDP_SectorErase+0x9a>
    case EXTMEM_DRIVER_NOR_SFDP_SECTOR_TYPE2:
        command = SFDPObject->sfdp_private.DriverInfo.EraseType2Command;
3418f89a:	68fb      	ldr	r3, [r7, #12]
3418f89c:	f893 307a 	ldrb.w	r3, [r3, #122]	@ 0x7a
3418f8a0:	75bb      	strb	r3, [r7, #22]
        size = SFDPObject->sfdp_private.DriverInfo.EraseType2Size;
3418f8a2:	68fb      	ldr	r3, [r7, #12]
3418f8a4:	f893 3079 	ldrb.w	r3, [r3, #121]	@ 0x79
3418f8a8:	757b      	strb	r3, [r7, #21]
        timeout = SFDPObject->sfdp_private.DriverInfo.EraseType2Timing;
3418f8aa:	68fb      	ldr	r3, [r7, #12]
3418f8ac:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
3418f8b0:	613b      	str	r3, [r7, #16]
      break;
3418f8b2:	e01c      	b.n	3418f8ee <EXTMEM_DRIVER_NOR_SFDP_SectorErase+0x9a>
    case EXTMEM_DRIVER_NOR_SFDP_SECTOR_TYPE3:
        command = SFDPObject->sfdp_private.DriverInfo.EraseType3Command;
3418f8b4:	68fb      	ldr	r3, [r7, #12]
3418f8b6:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
3418f8ba:	75bb      	strb	r3, [r7, #22]
        size = SFDPObject->sfdp_private.DriverInfo.EraseType3Size;
3418f8bc:	68fb      	ldr	r3, [r7, #12]
3418f8be:	f893 307b 	ldrb.w	r3, [r3, #123]	@ 0x7b
3418f8c2:	757b      	strb	r3, [r7, #21]
        timeout = SFDPObject->sfdp_private.DriverInfo.EraseType3Timing;
3418f8c4:	68fb      	ldr	r3, [r7, #12]
3418f8c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
3418f8ca:	613b      	str	r3, [r7, #16]
      break;
3418f8cc:	e00f      	b.n	3418f8ee <EXTMEM_DRIVER_NOR_SFDP_SectorErase+0x9a>
    case EXTMEM_DRIVER_NOR_SFDP_SECTOR_TYPE4:
        command = SFDPObject->sfdp_private.DriverInfo.EraseType4Command;
3418f8ce:	68fb      	ldr	r3, [r7, #12]
3418f8d0:	f893 307e 	ldrb.w	r3, [r3, #126]	@ 0x7e
3418f8d4:	75bb      	strb	r3, [r7, #22]
        size = SFDPObject->sfdp_private.DriverInfo.EraseType4Size;
3418f8d6:	68fb      	ldr	r3, [r7, #12]
3418f8d8:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
3418f8dc:	757b      	strb	r3, [r7, #21]
        timeout = SFDPObject->sfdp_private.DriverInfo.EraseType4Timing;
3418f8de:	68fb      	ldr	r3, [r7, #12]
3418f8e0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
3418f8e4:	613b      	str	r3, [r7, #16]
      break;
3418f8e6:	e002      	b.n	3418f8ee <EXTMEM_DRIVER_NOR_SFDP_SectorErase+0x9a>
    default :
      retr = EXTMEM_DRIVER_NOR_SFDP_ERROR_SECTORTYPE;
3418f8e8:	23f8      	movs	r3, #248	@ 0xf8
3418f8ea:	75fb      	strb	r3, [r7, #23]
      goto error;
3418f8ec:	e03c      	b.n	3418f968 <EXTMEM_DRIVER_NOR_SFDP_SectorErase+0x114>
      break;
  }

  /* check if the command for this sector size is available */
  if (0x0u == command)
3418f8ee:	7dbb      	ldrb	r3, [r7, #22]
3418f8f0:	2b00      	cmp	r3, #0
3418f8f2:	d102      	bne.n	3418f8fa <EXTMEM_DRIVER_NOR_SFDP_SectorErase+0xa6>
  {
    retr = EXTMEM_DRIVER_NOR_SFDP_ERROR_SECTORTYPE_UNAVAILABLE;
3418f8f4:	23f7      	movs	r3, #247	@ 0xf7
3418f8f6:	75fb      	strb	r3, [r7, #23]
    goto error;
3418f8f8:	e036      	b.n	3418f968 <EXTMEM_DRIVER_NOR_SFDP_SectorErase+0x114>
  }

  /* check @ alignment */
  if (0x0u != (Address % ((uint32_t)1u << size)))
3418f8fa:	7d7b      	ldrb	r3, [r7, #21]
3418f8fc:	f04f 32ff 	mov.w	r2, #4294967295
3418f900:	fa02 f303 	lsl.w	r3, r2, r3
3418f904:	43da      	mvns	r2, r3
3418f906:	68bb      	ldr	r3, [r7, #8]
3418f908:	4013      	ands	r3, r2
3418f90a:	2b00      	cmp	r3, #0
3418f90c:	d002      	beq.n	3418f914 <EXTMEM_DRIVER_NOR_SFDP_SectorErase+0xc0>
  {
    retr = EXTMEM_DRIVER_NOR_SFDP_ERROR_ADDRESS_ALIGNMENT;
3418f90e:	23f6      	movs	r3, #246	@ 0xf6
3418f910:	75fb      	strb	r3, [r7, #23]
    goto error;
3418f912:	e029      	b.n	3418f968 <EXTMEM_DRIVER_NOR_SFDP_SectorErase+0x114>
  }

  /* check busy flag */
  retr = driver_check_FlagBUSY(SFDPObject, 5000u);
3418f914:	f241 3188 	movw	r1, #5000	@ 0x1388
3418f918:	68f8      	ldr	r0, [r7, #12]
3418f91a:	f7ff f9f7 	bl	3418ed0c <driver_check_FlagBUSY>
3418f91e:	4603      	mov	r3, r0
3418f920:	75fb      	strb	r3, [r7, #23]
  if ( EXTMEM_DRIVER_NOR_SFDP_OK != retr)
3418f922:	f997 3017 	ldrsb.w	r3, [r7, #23]
3418f926:	2b00      	cmp	r3, #0
3418f928:	d11b      	bne.n	3418f962 <EXTMEM_DRIVER_NOR_SFDP_SectorErase+0x10e>
  {
    goto error;
  }

  /* wait for write enable flag */
  retr = driver_set_FlagWEL(SFDPObject, DRIVER_DEFAULT_TIMEOUT);
3418f92a:	f44f 7196 	mov.w	r1, #300	@ 0x12c
3418f92e:	68f8      	ldr	r0, [r7, #12]
3418f930:	f000 f895 	bl	3418fa5e <driver_set_FlagWEL>
3418f934:	4603      	mov	r3, r0
3418f936:	75fb      	strb	r3, [r7, #23]
  if (EXTMEM_DRIVER_NOR_SFDP_OK != retr )
3418f938:	f997 3017 	ldrsb.w	r3, [r7, #23]
3418f93c:	2b00      	cmp	r3, #0
3418f93e:	d112      	bne.n	3418f966 <EXTMEM_DRIVER_NOR_SFDP_SectorErase+0x112>
  {
    goto error;
  }

  /* launch erase command */
  (void)SAL_XSPI_CommandSendAddress(&SFDPObject->sfdp_private.SALObject, command, Address);
3418f940:	68fb      	ldr	r3, [r7, #12]
3418f942:	3308      	adds	r3, #8
3418f944:	7db9      	ldrb	r1, [r7, #22]
3418f946:	68ba      	ldr	r2, [r7, #8]
3418f948:	4618      	mov	r0, r3
3418f94a:	f7fd fe82 	bl	3418d652 <SAL_XSPI_CommandSendAddress>

  /* check busy flag */
  retr = driver_check_FlagBUSY(SFDPObject, timeout); /* the timeout is set according the memory characteristic */
3418f94e:	6939      	ldr	r1, [r7, #16]
3418f950:	68f8      	ldr	r0, [r7, #12]
3418f952:	f7ff f9db 	bl	3418ed0c <driver_check_FlagBUSY>
3418f956:	4603      	mov	r3, r0
3418f958:	75fb      	strb	r3, [r7, #23]
  if (EXTMEM_DRIVER_NOR_SFDP_OK != retr)
3418f95a:	f997 3017 	ldrsb.w	r3, [r7, #23]
3418f95e:	2b00      	cmp	r3, #0
  {
    goto error;
  }


error:
3418f960:	e002      	b.n	3418f968 <EXTMEM_DRIVER_NOR_SFDP_SectorErase+0x114>
    goto error;
3418f962:	bf00      	nop
3418f964:	e000      	b.n	3418f968 <EXTMEM_DRIVER_NOR_SFDP_SectorErase+0x114>
    goto error;
3418f966:	bf00      	nop
  return retr;
3418f968:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
3418f96c:	4618      	mov	r0, r3
3418f96e:	3718      	adds	r7, #24
3418f970:	46bd      	mov	sp, r7
3418f972:	bd80      	pop	{r7, pc}

3418f974 <EXTMEM_DRIVER_NOR_SFDP_MassErase>:

EXTMEM_DRIVER_NOR_SFDP_StatusTypeDef EXTMEM_DRIVER_NOR_SFDP_MassErase(EXTMEM_DRIVER_NOR_SFDP_ObjectTypeDef *SFDPObject)
{
3418f974:	b580      	push	{r7, lr}
3418f976:	b084      	sub	sp, #16
3418f978:	af00      	add	r7, sp, #0
3418f97a:	6078      	str	r0, [r7, #4]
  EXTMEM_DRIVER_NOR_SFDP_StatusTypeDef retr;
  DEBUG_DRIVER((uint8_t *)__func__)

  /* check busy flag */
  retr = driver_check_FlagBUSY(SFDPObject, 1000);
3418f97c:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
3418f980:	6878      	ldr	r0, [r7, #4]
3418f982:	f7ff f9c3 	bl	3418ed0c <driver_check_FlagBUSY>
3418f986:	4603      	mov	r3, r0
3418f988:	73fb      	strb	r3, [r7, #15]
  if ( EXTMEM_DRIVER_NOR_SFDP_OK != retr)
3418f98a:	f997 300f 	ldrsb.w	r3, [r7, #15]
3418f98e:	2b00      	cmp	r3, #0
3418f990:	d002      	beq.n	3418f998 <EXTMEM_DRIVER_NOR_SFDP_MassErase+0x24>
  {
    DEBUG_DRIVER_ERROR("EXTMEM_DRIVER_NOR_SFDP_read::ERROR_CHECK_BUSY")
    retr = EXTMEM_DRIVER_NOR_SFDP_ERROR_FLASHBUSY;
3418f992:	23f4      	movs	r3, #244	@ 0xf4
3418f994:	73fb      	strb	r3, [r7, #15]
    goto error;
3418f996:	e025      	b.n	3418f9e4 <EXTMEM_DRIVER_NOR_SFDP_MassErase+0x70>
  }

  /* wait for write enable flag */
  retr = driver_set_FlagWEL(SFDPObject, DRIVER_DEFAULT_TIMEOUT);
3418f998:	f44f 7196 	mov.w	r1, #300	@ 0x12c
3418f99c:	6878      	ldr	r0, [r7, #4]
3418f99e:	f000 f85e 	bl	3418fa5e <driver_set_FlagWEL>
3418f9a2:	4603      	mov	r3, r0
3418f9a4:	73fb      	strb	r3, [r7, #15]
  if (EXTMEM_DRIVER_NOR_SFDP_OK != retr)
3418f9a6:	f997 300f 	ldrsb.w	r3, [r7, #15]
3418f9aa:	2b00      	cmp	r3, #0
3418f9ac:	d117      	bne.n	3418f9de <EXTMEM_DRIVER_NOR_SFDP_MassErase+0x6a>
    DEBUG_DRIVER_ERROR("EXTMEM_DRIVER_NOR_SFDP_read::ERROR_CHECK_WEL")
    goto error;
  }

  /* launch mass erase command */
  (void)SAL_XSPI_CommandSendData(&SFDPObject->sfdp_private.SALObject, SFDP_DRIVER_ERASE_CHIP_COMMAND, NULL, 0);
3418f9ae:	687b      	ldr	r3, [r7, #4]
3418f9b0:	f103 0008 	add.w	r0, r3, #8
3418f9b4:	2300      	movs	r3, #0
3418f9b6:	2200      	movs	r2, #0
3418f9b8:	2160      	movs	r1, #96	@ 0x60
3418f9ba:	f7fd fe8b 	bl	3418d6d4 <SAL_XSPI_CommandSendData>


  /* check busy flag */
  retr = driver_check_FlagBUSY(SFDPObject, SFDPObject->sfdp_private.DriverInfo.EraseChipTiming); /* time to used should be set according the memory characteristic */
3418f9be:	687b      	ldr	r3, [r7, #4]
3418f9c0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
3418f9c4:	4619      	mov	r1, r3
3418f9c6:	6878      	ldr	r0, [r7, #4]
3418f9c8:	f7ff f9a0 	bl	3418ed0c <driver_check_FlagBUSY>
3418f9cc:	4603      	mov	r3, r0
3418f9ce:	73fb      	strb	r3, [r7, #15]
  if ( EXTMEM_DRIVER_NOR_SFDP_OK != retr)
3418f9d0:	f997 300f 	ldrsb.w	r3, [r7, #15]
3418f9d4:	2b00      	cmp	r3, #0
3418f9d6:	d004      	beq.n	3418f9e2 <EXTMEM_DRIVER_NOR_SFDP_MassErase+0x6e>
  {
    DEBUG_DRIVER_ERROR("EXTMEM_DRIVER_NOR_SFDP_MassErase::ERROR_CHECK_BUSY_ON_EXIT")
    retr = EXTMEM_DRIVER_NOR_SFDP_ERROR_ERASE_TIMEOUT;
3418f9d8:	23f5      	movs	r3, #245	@ 0xf5
3418f9da:	73fb      	strb	r3, [r7, #15]
    goto error;
3418f9dc:	e002      	b.n	3418f9e4 <EXTMEM_DRIVER_NOR_SFDP_MassErase+0x70>
    goto error;
3418f9de:	bf00      	nop
3418f9e0:	e000      	b.n	3418f9e4 <EXTMEM_DRIVER_NOR_SFDP_MassErase+0x70>
  }

error:
3418f9e2:	bf00      	nop
  return retr;
3418f9e4:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
3418f9e8:	4618      	mov	r0, r3
3418f9ea:	3710      	adds	r7, #16
3418f9ec:	46bd      	mov	sp, r7
3418f9ee:	bd80      	pop	{r7, pc}

3418f9f0 <EXTMEM_DRIVER_NOR_SFDP_Enable_MemoryMappedMode>:

EXTMEM_DRIVER_NOR_SFDP_StatusTypeDef EXTMEM_DRIVER_NOR_SFDP_Enable_MemoryMappedMode(EXTMEM_DRIVER_NOR_SFDP_ObjectTypeDef *SFDPObject)
{
3418f9f0:	b590      	push	{r4, r7, lr}
3418f9f2:	b087      	sub	sp, #28
3418f9f4:	af02      	add	r7, sp, #8
3418f9f6:	6078      	str	r0, [r7, #4]
  EXTMEM_DRIVER_NOR_SFDP_StatusTypeDef retr = EXTMEM_DRIVER_NOR_SFDP_OK;
3418f9f8:	2300      	movs	r3, #0
3418f9fa:	73fb      	strb	r3, [r7, #15]

  /* enter the mapped mode */
  if (HAL_OK != SAL_XSPI_EnableMapMode(&SFDPObject->sfdp_private.SALObject, SFDPObject->sfdp_private.DriverInfo.ReadInstruction,
3418f9fc:	687b      	ldr	r3, [r7, #4]
3418f9fe:	f103 0008 	add.w	r0, r3, #8
3418fa02:	687b      	ldr	r3, [r7, #4]
3418fa04:	f893 1076 	ldrb.w	r1, [r3, #118]	@ 0x76
                                        (uint8_t)SFDPObject->sfdp_private.SALObject.Commandbase.DummyCycles,
3418fa08:	687b      	ldr	r3, [r7, #4]
3418fa0a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
  if (HAL_OK != SAL_XSPI_EnableMapMode(&SFDPObject->sfdp_private.SALObject, SFDPObject->sfdp_private.DriverInfo.ReadInstruction,
3418fa0c:	b2da      	uxtb	r2, r3
3418fa0e:	687b      	ldr	r3, [r7, #4]
3418fa10:	f893 3075 	ldrb.w	r3, [r3, #117]	@ 0x75
3418fa14:	2400      	movs	r4, #0
3418fa16:	9400      	str	r4, [sp, #0]
3418fa18:	f7fe f81e 	bl	3418da58 <SAL_XSPI_EnableMapMode>
3418fa1c:	4603      	mov	r3, r0
3418fa1e:	2b00      	cmp	r3, #0
3418fa20:	d001      	beq.n	3418fa26 <EXTMEM_DRIVER_NOR_SFDP_Enable_MemoryMappedMode+0x36>
                                        SFDPObject->sfdp_private.DriverInfo.PageProgramInstruction, 0))
  {
    retr = EXTMEM_DRIVER_NOR_SFDP_ERROR_MAP_ENABLE;
3418fa22:	23f3      	movs	r3, #243	@ 0xf3
3418fa24:	73fb      	strb	r3, [r7, #15]
  }

  return retr;
3418fa26:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
3418fa2a:	4618      	mov	r0, r3
3418fa2c:	3714      	adds	r7, #20
3418fa2e:	46bd      	mov	sp, r7
3418fa30:	bd90      	pop	{r4, r7, pc}

3418fa32 <EXTMEM_DRIVER_NOR_SFDP_Disable_MemoryMappedMode>:

EXTMEM_DRIVER_NOR_SFDP_StatusTypeDef EXTMEM_DRIVER_NOR_SFDP_Disable_MemoryMappedMode(EXTMEM_DRIVER_NOR_SFDP_ObjectTypeDef *SFDPObject)
{
3418fa32:	b580      	push	{r7, lr}
3418fa34:	b084      	sub	sp, #16
3418fa36:	af00      	add	r7, sp, #0
3418fa38:	6078      	str	r0, [r7, #4]
  EXTMEM_DRIVER_NOR_SFDP_StatusTypeDef retr = EXTMEM_DRIVER_NOR_SFDP_OK;
3418fa3a:	2300      	movs	r3, #0
3418fa3c:	73fb      	strb	r3, [r7, #15]

  /* exit the mapped mode */
  if (HAL_OK != SAL_XSPI_DisableMapMode(&SFDPObject->sfdp_private.SALObject))
3418fa3e:	687b      	ldr	r3, [r7, #4]
3418fa40:	3308      	adds	r3, #8
3418fa42:	4618      	mov	r0, r3
3418fa44:	f7fe f881 	bl	3418db4a <SAL_XSPI_DisableMapMode>
3418fa48:	4603      	mov	r3, r0
3418fa4a:	2b00      	cmp	r3, #0
3418fa4c:	d001      	beq.n	3418fa52 <EXTMEM_DRIVER_NOR_SFDP_Disable_MemoryMappedMode+0x20>
  {
    retr = EXTMEM_DRIVER_NOR_SFDP_ERROR_MAP_ENABLE;
3418fa4e:	23f3      	movs	r3, #243	@ 0xf3
3418fa50:	73fb      	strb	r3, [r7, #15]
  }

  return retr;
3418fa52:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
3418fa56:	4618      	mov	r0, r3
3418fa58:	3710      	adds	r7, #16
3418fa5a:	46bd      	mov	sp, r7
3418fa5c:	bd80      	pop	{r7, pc}

3418fa5e <driver_set_FlagWEL>:
 * @param SFDPObject memory object
 * @param timeout timeout value
 * @return @ref EXTMEM_DRIVER_NOR_SFDP_StatusTypeDef
 **/
EXTMEM_DRIVER_NOR_SFDP_StatusTypeDef driver_set_FlagWEL(EXTMEM_DRIVER_NOR_SFDP_ObjectTypeDef *SFDPObject, uint32_t Timeout)
{
3418fa5e:	b5f0      	push	{r4, r5, r6, r7, lr}
3418fa60:	b089      	sub	sp, #36	@ 0x24
3418fa62:	af04      	add	r7, sp, #16
3418fa64:	6078      	str	r0, [r7, #4]
3418fa66:	6039      	str	r1, [r7, #0]
  EXTMEM_DRIVER_NOR_SFDP_StatusTypeDef retr = EXTMEM_DRIVER_NOR_SFDP_ERROR_WRITEENABLE;
3418fa68:	23fa      	movs	r3, #250	@ 0xfa
3418fa6a:	73fb      	strb	r3, [r7, #15]
  DEBUG_DRIVER((uint8_t *)__func__)
  /* send the command write enable */
  (void)SAL_XSPI_CommandSendData(&SFDPObject->sfdp_private.SALObject, SFDPObject->sfdp_private.DriverInfo.WriteWELCommand, NULL, 0);
3418fa6c:	687b      	ldr	r3, [r7, #4]
3418fa6e:	f103 0008 	add.w	r0, r3, #8
3418fa72:	687b      	ldr	r3, [r7, #4]
3418fa74:	f893 1070 	ldrb.w	r1, [r3, #112]	@ 0x70
3418fa78:	2300      	movs	r3, #0
3418fa7a:	2200      	movs	r2, #0
3418fa7c:	f7fd fe2a 	bl	3418d6d4 <SAL_XSPI_CommandSendData>

  /* wait for write enable status */
  if (0u != SFDPObject->sfdp_private.DriverInfo.ReadWELCommand)
3418fa80:	687b      	ldr	r3, [r7, #4]
3418fa82:	f893 3071 	ldrb.w	r3, [r3, #113]	@ 0x71
3418fa86:	2b00      	cmp	r3, #0
3418fa88:	d02e      	beq.n	3418fae8 <driver_set_FlagWEL+0x8a>
  {
    /* check if flag write enable is enabled */
    if (HAL_OK == SAL_XSPI_CheckStatusRegister(&SFDPObject->sfdp_private.SALObject,
3418fa8a:	687b      	ldr	r3, [r7, #4]
3418fa8c:	f103 0008 	add.w	r0, r3, #8
3418fa90:	687b      	ldr	r3, [r7, #4]
3418fa92:	f893 4071 	ldrb.w	r4, [r3, #113]	@ 0x71
                                               SFDPObject->sfdp_private.DriverInfo.ReadWELCommand,
                                               SFDPObject->sfdp_private.DriverInfo.WELAddress,
3418fa96:	687b      	ldr	r3, [r7, #4]
3418fa98:	f893 3074 	ldrb.w	r3, [r3, #116]	@ 0x74
    if (HAL_OK == SAL_XSPI_CheckStatusRegister(&SFDPObject->sfdp_private.SALObject,
3418fa9c:	461e      	mov	r6, r3
                                               ((SFDPObject->sfdp_private.DriverInfo.WELBusyPolarity == 0u) ? 1u: 0u) << SFDPObject->sfdp_private.DriverInfo.WELPosition,
3418fa9e:	687b      	ldr	r3, [r7, #4]
3418faa0:	f893 3073 	ldrb.w	r3, [r3, #115]	@ 0x73
3418faa4:	2b00      	cmp	r3, #0
3418faa6:	d101      	bne.n	3418faac <driver_set_FlagWEL+0x4e>
3418faa8:	2301      	movs	r3, #1
3418faaa:	e000      	b.n	3418faae <driver_set_FlagWEL+0x50>
3418faac:	2300      	movs	r3, #0
3418faae:	687a      	ldr	r2, [r7, #4]
3418fab0:	f892 2072 	ldrb.w	r2, [r2, #114]	@ 0x72
3418fab4:	4093      	lsls	r3, r2
    if (HAL_OK == SAL_XSPI_CheckStatusRegister(&SFDPObject->sfdp_private.SALObject,
3418fab6:	b2dd      	uxtb	r5, r3
                                               1u << SFDPObject->sfdp_private.DriverInfo.WELPosition,
3418fab8:	687b      	ldr	r3, [r7, #4]
3418faba:	f893 3072 	ldrb.w	r3, [r3, #114]	@ 0x72
3418fabe:	461a      	mov	r2, r3
3418fac0:	2301      	movs	r3, #1
3418fac2:	4093      	lsls	r3, r2
    if (HAL_OK == SAL_XSPI_CheckStatusRegister(&SFDPObject->sfdp_private.SALObject,
3418fac4:	b2db      	uxtb	r3, r3
3418fac6:	687a      	ldr	r2, [r7, #4]
3418fac8:	f892 205d 	ldrb.w	r2, [r2, #93]	@ 0x5d
3418facc:	6839      	ldr	r1, [r7, #0]
3418face:	9102      	str	r1, [sp, #8]
3418fad0:	9201      	str	r2, [sp, #4]
3418fad2:	9300      	str	r3, [sp, #0]
3418fad4:	462b      	mov	r3, r5
3418fad6:	4632      	mov	r2, r6
3418fad8:	4621      	mov	r1, r4
3418fada:	f7fd ff08 	bl	3418d8ee <SAL_XSPI_CheckStatusRegister>
3418fade:	4603      	mov	r3, r0
3418fae0:	2b00      	cmp	r3, #0
3418fae2:	d101      	bne.n	3418fae8 <driver_set_FlagWEL+0x8a>
                                               SFDPObject->sfdp_private.ManuID, Timeout))
    {
      retr = EXTMEM_DRIVER_NOR_SFDP_OK;
3418fae4:	2300      	movs	r3, #0
3418fae6:	73fb      	strb	r3, [r7, #15]
    }
  }
  return retr;
3418fae8:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
3418faec:	4618      	mov	r0, r3
3418faee:	3714      	adds	r7, #20
3418faf0:	46bd      	mov	sp, r7
3418faf2:	bdf0      	pop	{r4, r5, r6, r7, pc}

3418faf4 <memset>:
3418faf4:	4402      	add	r2, r0
3418faf6:	4603      	mov	r3, r0
3418faf8:	4293      	cmp	r3, r2
3418fafa:	d100      	bne.n	3418fafe <memset+0xa>
3418fafc:	4770      	bx	lr
3418fafe:	f803 1b01 	strb.w	r1, [r3], #1
3418fb02:	e7f9      	b.n	3418faf8 <memset+0x4>

3418fb04 <memcpy>:
3418fb04:	440a      	add	r2, r1
3418fb06:	1e43      	subs	r3, r0, #1
3418fb08:	4291      	cmp	r1, r2
3418fb0a:	d100      	bne.n	3418fb0e <memcpy+0xa>
3418fb0c:	4770      	bx	lr
3418fb0e:	b510      	push	{r4, lr}
3418fb10:	f811 4b01 	ldrb.w	r4, [r1], #1
3418fb14:	4291      	cmp	r1, r2
3418fb16:	f803 4f01 	strb.w	r4, [r3, #1]!
3418fb1a:	d1f9      	bne.n	3418fb10 <memcpy+0xc>
3418fb1c:	bd10      	pop	{r4, pc}
	...

3418fb20 <_init>:
3418fb20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
3418fb22:	bf00      	nop
3418fb24:	bcf8      	pop	{r3, r4, r5, r6, r7}
3418fb26:	bc08      	pop	{r3}
3418fb28:	469e      	mov	lr, r3
3418fb2a:	4770      	bx	lr

3418fb2c <_fini>:
3418fb2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
3418fb2e:	bf00      	nop
3418fb30:	bcf8      	pop	{r3, r4, r5, r6, r7}
3418fb32:	bc08      	pop	{r3}
3418fb34:	469e      	mov	lr, r3
3418fb36:	4770      	bx	lr
