#!/bin/sh -e
# This file is automatically generated by VCS.  Any changes you make
# to it will be overwritten the next time VCS is run.
vcs '-l' 'vcs.log' '-timescale=1ns/1ps' '-sverilog' '-ntb_opts' 'uvm' '-debug_access+all' '-full64' '-kdb' '-lca' '-P' '/home/cad/eda/SYNOPSYS/VERDI_2022/verdi/T-2022.06-SP1/share/PLI/VCS/LINUX64/novas.tab' '/home/cad/eda/SYNOPSYS/VERDI_2022/verdi/T-2022.06-SP1/share/PLI/VCS/LINUX64/pli.a' '../rtl/dual_mem.v' '../rtl/mem_dec.v' '../rtl/ram_4096.v' '../rtl/ram_chip.sv' '../rtl/ram_if.sv' '../rtl/ram_soc.sv' '+incdir+../tb' '+incdir+../test' '+incdir+../wr_agt_top' '+incdir+../rd_agt_top' '../test/ram_test_pkg.sv' '../tb/top.sv'  -static_dbgen_only -daidir=$1 2>&1
