

================================================================
== Vivado HLS Report for 'conv'
================================================================
* Date:           Fri Jun 23 14:06:00 2017

* Version:        2017.1 (Build 1846317 on Fri Apr 14 19:19:38 MDT 2017)
* Project:        convolution
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx485tffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.11|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  507|  507|  508|  508|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |  506|  506|        46|          -|          -|    11|    no    |
        | + Loop 1.1  |   44|   44|         4|          -|          -|    11|    no    |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      3|       0|     120|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|      74|
|Register         |        -|      -|     164|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      3|     164|     194|
+-----------------+---------+-------+--------+--------+
|Available        |     2060|   2800|  607200|  303600|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |tmp_fu_156_p2        |     *    |      3|  0|  21|          32|          32|
    |i_1_fu_122_p2        |     +    |      0|  0|  13|           4|           1|
    |j_1_fu_150_p2        |     +    |      0|  0|  13|           4|           1|
    |next_mul_fu_110_p2   |     +    |      0|  0|  15|           7|           4|
    |sum_1_fu_160_p2      |     +    |      0|  0|  39|          32|          32|
    |tmp_2_fu_132_p2      |     +    |      0|  0|  15|           7|           7|
    |exitcond1_fu_116_p2  |   icmp   |      0|  0|   2|           4|           4|
    |exitcond_fu_144_p2   |   icmp   |      0|  0|   2|           4|           4|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      3|  0| 120|          94|          85|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------+----+-----------+-----+-----------+
    |      Name      | LUT| Input Size| Bits| Total Bits|
    +----------------+----+-----------+-----+-----------+
    |ap_NS_fsm       |  38|          7|    1|          7|
    |i_reg_67        |   9|          2|    4|          8|
    |j_reg_90        |   9|          2|    4|          8|
    |phi_mul_reg_78  |   9|          2|    7|         14|
    |sum_fu_32       |   9|          2|   32|         64|
    +----------------+----+-----------+-----+-----------+
    |Total           |  74|         15|   48|        101|
    +----------------+----+-----------+-----+-----------+

    * Register: 
    +------------------+----+----+-----+-----------+
    |       Name       | FF | LUT| Bits| Const Bits|
    +------------------+----+----+-----+-----------+
    |a_load_reg_208    |  32|   0|   32|          0|
    |ap_CS_fsm         |   6|   0|    6|          0|
    |b_load_reg_213    |  32|   0|   32|          0|
    |i_1_reg_185       |   4|   0|    4|          0|
    |i_reg_67          |   4|   0|    4|          0|
    |j_1_reg_203       |   4|   0|    4|          0|
    |j_reg_90          |   4|   0|    4|          0|
    |next_mul_reg_177  |   7|   0|    7|          0|
    |phi_mul_reg_78    |   7|   0|    7|          0|
    |sum_fu_32         |  32|   0|   32|          0|
    |tmp_reg_218       |  32|   0|   32|          0|
    +------------------+----+----+-----+-----------+
    |Total             | 164|   0|  164|          0|
    +------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_hs |     conv     | return value |
|ap_rst      |  in |    1| ap_ctrl_hs |     conv     | return value |
|ap_start    |  in |    1| ap_ctrl_hs |     conv     | return value |
|ap_done     | out |    1| ap_ctrl_hs |     conv     | return value |
|ap_idle     | out |    1| ap_ctrl_hs |     conv     | return value |
|ap_ready    | out |    1| ap_ctrl_hs |     conv     | return value |
|a_address0  | out |    7|  ap_memory |       a      |     array    |
|a_ce0       | out |    1|  ap_memory |       a      |     array    |
|a_q0        |  in |   32|  ap_memory |       a      |     array    |
|b_address0  | out |    7|  ap_memory |       b      |     array    |
|b_ce0       | out |    1|  ap_memory |       b      |     array    |
|b_q0        |  in |   32|  ap_memory |       b      |     array    |
|c           | out |   32|   ap_vld   |       c      |    pointer   |
|c_ap_vld    | out |    1|   ap_vld   |       c      |    pointer   |
+------------+-----+-----+------------+--------------+--------------+

