<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file path="clk_and_rst_pll_sim/clk_and_rst_pll.vo" type="VERILOG" />
 <topLevel name="clk_and_rst_pll" />
 <deviceFamily name="cyclonev" />
</simPackage>
