<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="" xml:lang="">
<head>
<title>Page 1446</title>

<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
<style type="text/css">
<!--
	p {margin: 0; padding: 0;}	.ft00{font-size:9px;font-family:Times;color:#000000;}
	.ft01{font-size:11px;font-family:Times;color:#0860a8;}
	.ft02{font-size:16px;font-family:Times;color:#0860a8;}
	.ft03{font-size:11px;font-family:Times;color:#000000;}
	.ft04{font-size:8px;font-family:Times;color:#000000;}
	.ft05{font-size:12px;font-family:Times;color:#0860a8;}
	.ft06{font-size:11px;line-height:20px;font-family:Times;color:#000000;}
-->
</style>
</head>
<body bgcolor="#A0A0A0" vlink="blue" link="blue">
<div id="page1446-div" style="position:relative;width:918px;height:1188px;">
<img width="918" height="1188" src="o_fe12b1e2a880e0ce1446.png" alt="background image"/>
<p style="position:absolute;top:1103px;left:68px;white-space:nowrap" class="ft00">35-166&#160;Vol. 3C</p>
<p style="position:absolute;top:47px;left:68px;white-space:nowrap" class="ft01">MODEL-SPECIFIC&#160;REGISTERS (MSRS)</p>
<p style="position:absolute;top:392px;left:68px;white-space:nowrap" class="ft02">35.9.2 &#160;&#160;MSRs In Intel</p>
<p style="position:absolute;top:391px;left:253px;white-space:nowrap" class="ft01">®</p>
<p style="position:absolute;top:392px;left:266px;white-space:nowrap" class="ft02">&#160;Xeon</p>
<p style="position:absolute;top:391px;left:312px;white-space:nowrap" class="ft01">®</p>
<p style="position:absolute;top:392px;left:325px;white-space:nowrap" class="ft02">&#160;Processor E5 Family (Based on Intel</p>
<p style="position:absolute;top:391px;left:618px;white-space:nowrap" class="ft01">®</p>
<p style="position:absolute;top:392px;left:631px;white-space:nowrap" class="ft02">&#160;Microarchitecture&#160;Code&#160;</p>
<p style="position:absolute;top:413px;left:148px;white-space:nowrap" class="ft02">Name&#160;Sandy Bridge)</p>
<p style="position:absolute;top:444px;left:68px;white-space:nowrap" class="ft03"><a href="o_fe12b1e2a880e0ce-1446.html">Table&#160;35-21</a>&#160;lists&#160;additional&#160;model-specific registers&#160;(MSRs) that are&#160;specific to&#160;the&#160;Intel</p>
<p style="position:absolute;top:441px;left:658px;white-space:nowrap" class="ft04">®</p>
<p style="position:absolute;top:444px;left:669px;white-space:nowrap" class="ft03">&#160;Xeon</p>
<p style="position:absolute;top:441px;left:707px;white-space:nowrap" class="ft04">®</p>
<p style="position:absolute;top:444px;left:717px;white-space:nowrap" class="ft03">&#160;Processor E5&#160;</p>
<p style="position:absolute;top:460px;left:68px;white-space:nowrap" class="ft03">Family&#160;(based&#160;on&#160;Intel</p>
<p style="position:absolute;top:458px;left:218px;white-space:nowrap" class="ft04">®</p>
<p style="position:absolute;top:460px;left:229px;white-space:nowrap" class="ft03">&#160;microarchitecture code name&#160;Sandy Bridge). These processors have&#160;a CPUID signature&#160;</p>
<p style="position:absolute;top:477px;left:68px;white-space:nowrap" class="ft03">with DisplayFamily_DisplayModel of 06_2DH, and&#160;also&#160;supports MSRs&#160;listed&#160;<a href="o_fe12b1e2a880e0ce-1423.html">in Table 35-18&#160;</a><a href="o_fe12b1e2a880e0ce-1449.html">and Table 35-22.&#160;</a></p>
<p style="position:absolute;top:189px;left:79px;white-space:nowrap" class="ft03">743H</p>
<p style="position:absolute;top:189px;left:135px;white-space:nowrap" class="ft03">1859</p>
<p style="position:absolute;top:189px;left:185px;white-space:nowrap" class="ft03">MSR_UNC_CBO_4_</p>
<p style="position:absolute;top:205px;left:185px;white-space:nowrap" class="ft03">PERFEVTSEL3</p>
<p style="position:absolute;top:189px;left:378px;white-space:nowrap" class="ft03">Package</p>
<p style="position:absolute;top:189px;left:470px;white-space:nowrap" class="ft03">Uncore C-Box 4, counter 3 event select MSR.</p>
<p style="position:absolute;top:229px;left:79px;white-space:nowrap" class="ft03">745H</p>
<p style="position:absolute;top:229px;left:135px;white-space:nowrap" class="ft03">1861</p>
<p style="position:absolute;top:229px;left:185px;white-space:nowrap" class="ft03">MSR_UNC_CBO_4_UNIT_</p>
<p style="position:absolute;top:245px;left:185px;white-space:nowrap" class="ft03">STATUS</p>
<p style="position:absolute;top:229px;left:378px;white-space:nowrap" class="ft03">Package</p>
<p style="position:absolute;top:229px;left:470px;white-space:nowrap" class="ft03">Uncore C-Box 4, unit status&#160;for counter 0-3&#160;</p>
<p style="position:absolute;top:270px;left:79px;white-space:nowrap" class="ft03">746H</p>
<p style="position:absolute;top:270px;left:135px;white-space:nowrap" class="ft03">1862</p>
<p style="position:absolute;top:270px;left:185px;white-space:nowrap" class="ft03">MSR_UNC_CBO_4_PERFCTR0</p>
<p style="position:absolute;top:270px;left:379px;white-space:nowrap" class="ft03">Package</p>
<p style="position:absolute;top:270px;left:470px;white-space:nowrap" class="ft03">Uncore&#160;C-Box 4, performance counter 0.</p>
<p style="position:absolute;top:294px;left:79px;white-space:nowrap" class="ft03">747H</p>
<p style="position:absolute;top:294px;left:135px;white-space:nowrap" class="ft03">1863</p>
<p style="position:absolute;top:294px;left:185px;white-space:nowrap" class="ft03">MSR_UNC_CBO_4_PERFCTR1</p>
<p style="position:absolute;top:294px;left:379px;white-space:nowrap" class="ft03">Package</p>
<p style="position:absolute;top:294px;left:470px;white-space:nowrap" class="ft03">Uncore&#160;C-Box 4, performance counter 1.</p>
<p style="position:absolute;top:317px;left:79px;white-space:nowrap" class="ft03">748H</p>
<p style="position:absolute;top:317px;left:135px;white-space:nowrap" class="ft03">1864</p>
<p style="position:absolute;top:317px;left:185px;white-space:nowrap" class="ft03">MSR_UNC_CBO_4_PERFCTR2</p>
<p style="position:absolute;top:317px;left:378px;white-space:nowrap" class="ft03">Package</p>
<p style="position:absolute;top:317px;left:470px;white-space:nowrap" class="ft03">Uncore&#160;C-Box 4, performance counter 2.</p>
<p style="position:absolute;top:342px;left:79px;white-space:nowrap" class="ft03">749H</p>
<p style="position:absolute;top:342px;left:135px;white-space:nowrap" class="ft03">1865</p>
<p style="position:absolute;top:342px;left:185px;white-space:nowrap" class="ft03">MSR_UNC_CBO_4_PERFCTR3</p>
<p style="position:absolute;top:342px;left:378px;white-space:nowrap" class="ft03">Package</p>
<p style="position:absolute;top:342px;left:470px;white-space:nowrap" class="ft03">Uncore&#160;C-Box 4, performance counter 3.</p>
<p style="position:absolute;top:518px;left:112px;white-space:nowrap" class="ft05">Table&#160;35-21. &#160;Selected MSRs&#160;Supported by&#160;Intel® Xeon® Processors&#160;E5&#160;Family (based on&#160;Sandy&#160;Bridge&#160;</p>
<p style="position:absolute;top:536px;left:388px;white-space:nowrap" class="ft05">microarchitecture)</p>
<p style="position:absolute;top:561px;left:98px;white-space:nowrap" class="ft03">Register&#160;</p>
<p style="position:absolute;top:577px;left:99px;white-space:nowrap" class="ft03">Address</p>
<p style="position:absolute;top:577px;left:220px;white-space:nowrap" class="ft03">Register Name</p>
<p style="position:absolute;top:561px;left:378px;white-space:nowrap" class="ft03">Scope</p>
<p style="position:absolute;top:577px;left:594px;white-space:nowrap" class="ft03">Bit&#160;Description</p>
<p style="position:absolute;top:601px;left:82px;white-space:nowrap" class="ft03">&#160;Hex</p>
<p style="position:absolute;top:601px;left:140px;white-space:nowrap" class="ft03">Dec</p>
<p style="position:absolute;top:625px;left:80px;white-space:nowrap" class="ft03">17FH</p>
<p style="position:absolute;top:625px;left:139px;white-space:nowrap" class="ft03">383</p>
<p style="position:absolute;top:625px;left:185px;white-space:nowrap" class="ft03">MSR_ERROR_CONTROL</p>
<p style="position:absolute;top:625px;left:357px;white-space:nowrap" class="ft03">Package</p>
<p style="position:absolute;top:625px;left:448px;white-space:nowrap" class="ft03">MC&#160;Bank&#160;Error&#160;Configuration (R/W)</p>
<p style="position:absolute;top:649px;left:185px;white-space:nowrap" class="ft03">0</p>
<p style="position:absolute;top:649px;left:448px;white-space:nowrap" class="ft03">Reserved</p>
<p style="position:absolute;top:673px;left:185px;white-space:nowrap" class="ft03">1</p>
<p style="position:absolute;top:673px;left:448px;white-space:nowrap" class="ft06">MemError&#160;Log&#160;Enable (R/W)&#160;<br/>When&#160;set,&#160;enables IMC status&#160;bank&#160;to&#160;log&#160;additional info&#160;in&#160;bits&#160;</p>
<p style="position:absolute;top:710px;left:448px;white-space:nowrap" class="ft03">36:32.</p>
<p style="position:absolute;top:735px;left:185px;white-space:nowrap" class="ft03">63:2</p>
<p style="position:absolute;top:735px;left:448px;white-space:nowrap" class="ft03">Reserved.</p>
<p style="position:absolute;top:759px;left:79px;white-space:nowrap" class="ft03">1ADH</p>
<p style="position:absolute;top:759px;left:139px;white-space:nowrap" class="ft03">429</p>
<p style="position:absolute;top:759px;left:185px;white-space:nowrap" class="ft03">MSR_TURBO_RATIO_LIMIT</p>
<p style="position:absolute;top:759px;left:357px;white-space:nowrap" class="ft03">Package</p>
<p style="position:absolute;top:759px;left:448px;white-space:nowrap" class="ft06">Maximum Ratio Limit&#160;of&#160;Turbo Mode<br/>RO&#160;if&#160;MSR_PLATFORM_INFO.[28]&#160;= 0,<br/>RW&#160;if&#160;MSR_PLATFORM_INFO.[28] = 1</p>
<p style="position:absolute;top:825px;left:185px;white-space:nowrap" class="ft03">7:0</p>
<p style="position:absolute;top:825px;left:357px;white-space:nowrap" class="ft03">Package</p>
<p style="position:absolute;top:825px;left:448px;white-space:nowrap" class="ft06">Maximum Ratio Limit&#160;for&#160;1C<br/>Maximum turbo&#160;ratio limit of&#160;1 core&#160;active.&#160;</p>
<p style="position:absolute;top:870px;left:185px;white-space:nowrap" class="ft03">15:8</p>
<p style="position:absolute;top:870px;left:357px;white-space:nowrap" class="ft03">Package</p>
<p style="position:absolute;top:870px;left:448px;white-space:nowrap" class="ft06">Maximum Ratio Limit&#160;for&#160;2C<br/>Maximum turbo&#160;ratio limit of&#160;2 core&#160;active.&#160;</p>
<p style="position:absolute;top:915px;left:185px;white-space:nowrap" class="ft03">23:16</p>
<p style="position:absolute;top:915px;left:357px;white-space:nowrap" class="ft03">Package</p>
<p style="position:absolute;top:915px;left:448px;white-space:nowrap" class="ft06">Maximum Ratio Limit&#160;for&#160;3C<br/>Maximum turbo&#160;ratio limit of&#160;3 core&#160;active.</p>
<p style="position:absolute;top:960px;left:185px;white-space:nowrap" class="ft03">31:24</p>
<p style="position:absolute;top:960px;left:357px;white-space:nowrap" class="ft03">Package</p>
<p style="position:absolute;top:960px;left:448px;white-space:nowrap" class="ft06">Maximum Ratio Limit&#160;for&#160;4C<br/>Maximum turbo&#160;ratio limit of&#160;4 core&#160;active.</p>
<p style="position:absolute;top:1005px;left:185px;white-space:nowrap" class="ft03">39:32</p>
<p style="position:absolute;top:1005px;left:357px;white-space:nowrap" class="ft03">Package</p>
<p style="position:absolute;top:1005px;left:448px;white-space:nowrap" class="ft06">Maximum Ratio Limit&#160;for&#160;5C<br/>Maximum turbo&#160;ratio limit of&#160;5 core&#160;active.</p>
<p style="position:absolute;top:100px;left:168px;white-space:nowrap" class="ft05">Table&#160;35-20.&#160; Uncore&#160;PMU&#160;MSRs&#160;Supported&#160;by&#160;2nd&#160;Generation&#160;Intel®&#160;Core™&#160;Processors&#160;</p>
<p style="position:absolute;top:124px;left:98px;white-space:nowrap" class="ft03">Register&#160;</p>
<p style="position:absolute;top:141px;left:99px;white-space:nowrap" class="ft03">Address</p>
<p style="position:absolute;top:141px;left:231px;white-space:nowrap" class="ft03">Register Name</p>
<p style="position:absolute;top:124px;left:400px;white-space:nowrap" class="ft03">Scope</p>
<p style="position:absolute;top:141px;left:609px;white-space:nowrap" class="ft03">Bit Description</p>
<p style="position:absolute;top:164px;left:82px;white-space:nowrap" class="ft03">&#160;Hex</p>
<p style="position:absolute;top:164px;left:140px;white-space:nowrap" class="ft03">Dec</p>
</div>
</body>
</html>
