cocci_test_suite() {
	struct hsf_load_header *cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/secboot/gp102.c 56 */;
	struct hsf_fw_header *cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/secboot/gp102.c 55 */;
	struct fw_bin_header *cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/secboot/gp102.c 54 */;
	void *cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/secboot/gp102.c 53 */;
	struct nvkm_falcon *cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/secboot/gp102.c 52 */;
	struct nvkm_engine *cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/secboot/gp102.c 51 */;
	struct nvkm_device *cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/secboot/gp102.c 50 */;
	struct nvkm_subdev *cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/secboot/gp102.c 49 */;
	struct nvkm_secboot *cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/secboot/gp102.c 47 */;
	int cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/secboot/gp102.c 46 */;
	u32 cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/secboot/gp102.c 38 */;
	bool cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/secboot/gp102.c 33 */;
	struct nvkm_acr *cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/secboot/gp102.c 150 */;
	struct gm200_secboot *cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/secboot/gp102.c 149 */;
	struct nvkm_secboot **cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/secboot/gp102.c 146 */;
	const struct nvkm_secboot_func cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/secboot/gp102.c 136 */;
	struct nvkm_gpuobj *cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/secboot/gp102.c 121 */;
}
