{
    "operators/binary_and/k6_frac_N10_frac_chain_mem32K_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/binary_and/k6_frac_N10_frac_chain_mem32K_40nm",
            "Synthesis": "operators/binary_and/k6_frac_N10_frac_chain_mem32K_40nm"
        },
        "architecture": {
            "Techmap": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
            "Synthesis": "k6_frac_N10_frac_chain_mem32K_40nm.xml"
        },
        "input_blif": {
            "Techmap": "binary_and.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "-52.0%",
            "Diff": "-13",
            "Techmap": "12",
            "Synthesis": "25"
        },
        "exec_time(ms)": {
            "Percent%": "-68.9%",
            "Diff": "-31",
            "Techmap": "14",
            "Synthesis": "45"
        },
        "techmap_time(ms)": {
            "Techmap": 2.4
        },
        "Latch Drivers": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "3",
            "Synthesis": "3"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "2",
            "Synthesis": "2"
        },
        "logic element": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "5",
            "Synthesis": "5"
        },
        "latch": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "4",
            "Synthesis": "4"
        },
        "Longest Path": {
            "Percent%": "-14.3%",
            "Diff": "-1",
            "Techmap": "6",
            "Synthesis": "7"
        },
        "Average Path": {
            "Percent%": "33.3%",
            "Diff": "1",
            "Techmap": "4",
            "Synthesis": "3"
        },
        "Estimated LUTs": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "5",
            "Synthesis": "5"
        },
        "Total Node": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "7",
            "Synthesis": "7"
        }
    },
    "operators/binary_and/no_arch": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/binary_and/no_arch",
            "Synthesis": "operators/binary_and/no_arch"
        },
        "input_blif": {
            "Techmap": "binary_and.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "12",
            "Synthesis": "12"
        },
        "exec_time(ms)": {
            "Percent%": "-33.3%",
            "Diff": "-1",
            "Techmap": "2",
            "Synthesis": "3"
        },
        "techmap_time(ms)": {
            "Techmap": 2.5
        },
        "Latch Drivers": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "3",
            "Synthesis": "3"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "2",
            "Synthesis": "2"
        },
        "logic element": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "5",
            "Synthesis": "5"
        },
        "latch": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "Longest Path": {
            "Percent%": "-14.3%",
            "Diff": "-1",
            "Techmap": "6",
            "Synthesis": "7"
        },
        "Average Path": {
            "Percent%": "33.3%",
            "Diff": "1",
            "Techmap": "4",
            "Synthesis": "3"
        },
        "Estimated LUTs": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "5",
            "Synthesis": "5"
        },
        "Total Node": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "7",
            "Synthesis": "7"
        }
    },
    "operators/binary_equal/k6_frac_N10_frac_chain_mem32K_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/binary_equal/k6_frac_N10_frac_chain_mem32K_40nm",
            "Synthesis": "operators/binary_equal/k6_frac_N10_frac_chain_mem32K_40nm"
        },
        "architecture": {
            "Techmap": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
            "Synthesis": "k6_frac_N10_frac_chain_mem32K_40nm.xml"
        },
        "input_blif": {
            "Techmap": "binary_equal.blif"
        },
        "Latch Drivers": {
            "Techmap": 1
        },
        "Pi": {
            "Techmap": 3
        },
        "Po": {
            "Techmap": 2
        },
        "logic element": {
            "Techmap": 10
        },
        "latch": {
            "Techmap": 1
        },
        "generic logic size": {
            "Techmap": 4
        },
        "Longest Path": {
            "Techmap": 9
        },
        "Average Path": {
            "Techmap": 4
        },
        "Estimated LUTs": {
            "Techmap": 10
        },
        "Total Node": {
            "Techmap": 12
        }
    },
    "operators/binary_equal/no_arch": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/binary_equal/no_arch",
            "Synthesis": "operators/binary_equal/no_arch"
        },
        "input_blif": {
            "Techmap": "binary_equal.blif"
        },
        "Latch Drivers": {
            "Techmap": 1
        },
        "Pi": {
            "Techmap": 3
        },
        "Po": {
            "Techmap": 2
        },
        "logic element": {
            "Techmap": 10
        },
        "latch": {
            "Techmap": 1
        },
        "Longest Path": {
            "Techmap": 9
        },
        "Average Path": {
            "Techmap": 4
        },
        "Estimated LUTs": {
            "Techmap": 10
        },
        "Total Node": {
            "Techmap": 12
        }
    },
    "operators/binary_logical_and/k6_frac_N10_frac_chain_mem32K_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/binary_logical_and/k6_frac_N10_frac_chain_mem32K_40nm",
            "Synthesis": "operators/binary_logical_and/k6_frac_N10_frac_chain_mem32K_40nm"
        },
        "architecture": {
            "Techmap": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
            "Synthesis": "k6_frac_N10_frac_chain_mem32K_40nm.xml"
        },
        "input_blif": {
            "Techmap": "binary_logical_and.blif"
        },
        "Latch Drivers": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "3",
            "Synthesis": "3"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "2",
            "Synthesis": "2"
        },
        "logic element": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "7",
            "Synthesis": "7"
        },
        "latch": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "4",
            "Synthesis": "4"
        },
        "Longest Path": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "7",
            "Synthesis": "7"
        },
        "Average Path": {
            "Percent%": "33.3%",
            "Diff": "1",
            "Techmap": "4",
            "Synthesis": "3"
        },
        "Estimated LUTs": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "7",
            "Synthesis": "7"
        },
        "Total Node": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "9",
            "Synthesis": "9"
        }
    },
    "operators/binary_logical_and/no_arch": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/binary_logical_and/no_arch",
            "Synthesis": "operators/binary_logical_and/no_arch"
        },
        "input_blif": {
            "Techmap": "binary_logical_and.blif"
        },
        "Latch Drivers": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "3",
            "Synthesis": "3"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "2",
            "Synthesis": "2"
        },
        "logic element": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "7",
            "Synthesis": "7"
        },
        "latch": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "Longest Path": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "7",
            "Synthesis": "7"
        },
        "Average Path": {
            "Percent%": "33.3%",
            "Diff": "1",
            "Techmap": "4",
            "Synthesis": "3"
        },
        "Estimated LUTs": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "7",
            "Synthesis": "7"
        },
        "Total Node": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "9",
            "Synthesis": "9"
        }
    },
    "operators/binary_logical_equal/k6_frac_N10_frac_chain_mem32K_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/binary_logical_equal/k6_frac_N10_frac_chain_mem32K_40nm",
            "Synthesis": "operators/binary_logical_equal/k6_frac_N10_frac_chain_mem32K_40nm"
        },
        "architecture": {
            "Techmap": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
            "Synthesis": "k6_frac_N10_frac_chain_mem32K_40nm.xml"
        },
        "input_blif": {
            "Techmap": "binary_logical_equal.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "-52.0%",
            "Diff": "-13",
            "Techmap": "12",
            "Synthesis": "25"
        },
        "exec_time(ms)": {
            "Percent%": "-70.5%",
            "Diff": "-31",
            "Techmap": "13",
            "Synthesis": "44"
        },
        "techmap_time(ms)": {
            "Techmap": 2.3
        },
        "Latch Drivers": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "3",
            "Synthesis": "3"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "2",
            "Synthesis": "2"
        },
        "logic element": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "latch": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "4",
            "Synthesis": "4"
        },
        "Longest Path": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "7",
            "Synthesis": "7"
        },
        "Average Path": {
            "Percent%": "33.3%",
            "Diff": "1",
            "Techmap": "4",
            "Synthesis": "3"
        },
        "Estimated LUTs": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Total Node": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "8",
            "Synthesis": "8"
        }
    },
    "operators/binary_logical_equal/no_arch": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/binary_logical_equal/no_arch",
            "Synthesis": "operators/binary_logical_equal/no_arch"
        },
        "input_blif": {
            "Techmap": "binary_logical_equal.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "11",
            "Synthesis": "11"
        },
        "exec_time(ms)": {
            "Percent%": "-33.3%",
            "Diff": "-1",
            "Techmap": "2",
            "Synthesis": "3"
        },
        "techmap_time(ms)": {
            "Techmap": 2.5
        },
        "Latch Drivers": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "3",
            "Synthesis": "3"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "2",
            "Synthesis": "2"
        },
        "logic element": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "latch": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "Longest Path": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "7",
            "Synthesis": "7"
        },
        "Average Path": {
            "Percent%": "33.3%",
            "Diff": "1",
            "Techmap": "4",
            "Synthesis": "3"
        },
        "Estimated LUTs": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Total Node": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "8",
            "Synthesis": "8"
        }
    },
    "operators/binary_logical_greater_equal_than/k6_frac_N10_frac_chain_mem32K_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/binary_logical_greater_equal_than/k6_frac_N10_frac_chain_mem32K_40nm",
            "Synthesis": "operators/binary_logical_greater_equal_than/k6_frac_N10_frac_chain_mem32K_40nm"
        },
        "architecture": {
            "Techmap": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
            "Synthesis": "k6_frac_N10_frac_chain_mem32K_40nm.xml"
        },
        "input_blif": {
            "Techmap": "binary_logical_greater_equal_than.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "-52.0%",
            "Diff": "-13",
            "Techmap": "12",
            "Synthesis": "25"
        },
        "exec_time(ms)": {
            "Percent%": "-70.2%",
            "Diff": "-33",
            "Techmap": "14",
            "Synthesis": "47"
        },
        "techmap_time(ms)": {
            "Techmap": 2.3
        },
        "Latch Drivers": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "3",
            "Synthesis": "3"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "2",
            "Synthesis": "2"
        },
        "logic element": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "9",
            "Synthesis": "9"
        },
        "latch": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "4",
            "Synthesis": "4"
        },
        "Longest Path": {
            "Percent%": "14.3%",
            "Diff": "1",
            "Techmap": "8",
            "Synthesis": "7"
        },
        "Average Path": {
            "Percent%": "33.3%",
            "Diff": "1",
            "Techmap": "4",
            "Synthesis": "3"
        },
        "Estimated LUTs": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "9",
            "Synthesis": "9"
        },
        "Total Node": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "11",
            "Synthesis": "11"
        }
    },
    "operators/binary_logical_greater_equal_than/no_arch": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/binary_logical_greater_equal_than/no_arch",
            "Synthesis": "operators/binary_logical_greater_equal_than/no_arch"
        },
        "input_blif": {
            "Techmap": "binary_logical_greater_equal_than.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "9.1%",
            "Diff": "1",
            "Techmap": "12",
            "Synthesis": "11"
        },
        "exec_time(ms)": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "3",
            "Synthesis": "3"
        },
        "techmap_time(ms)": {
            "Techmap": 2.9
        },
        "Latch Drivers": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "3",
            "Synthesis": "3"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "2",
            "Synthesis": "2"
        },
        "logic element": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "9",
            "Synthesis": "9"
        },
        "latch": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "Longest Path": {
            "Percent%": "14.3%",
            "Diff": "1",
            "Techmap": "8",
            "Synthesis": "7"
        },
        "Average Path": {
            "Percent%": "33.3%",
            "Diff": "1",
            "Techmap": "4",
            "Synthesis": "3"
        },
        "Estimated LUTs": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "9",
            "Synthesis": "9"
        },
        "Total Node": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "11",
            "Synthesis": "11"
        }
    },
    "operators/binary_logical_greater_than/k6_frac_N10_frac_chain_mem32K_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/binary_logical_greater_than/k6_frac_N10_frac_chain_mem32K_40nm",
            "Synthesis": "operators/binary_logical_greater_than/k6_frac_N10_frac_chain_mem32K_40nm"
        },
        "architecture": {
            "Techmap": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
            "Synthesis": "k6_frac_N10_frac_chain_mem32K_40nm.xml"
        },
        "input_blif": {
            "Techmap": "binary_logical_greater_than.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "-52.0%",
            "Diff": "-13",
            "Techmap": "12",
            "Synthesis": "25"
        },
        "exec_time(ms)": {
            "Percent%": "-68.9%",
            "Diff": "-31",
            "Techmap": "14",
            "Synthesis": "45"
        },
        "techmap_time(ms)": {
            "Techmap": 2.3
        },
        "Latch Drivers": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "3",
            "Synthesis": "3"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "2",
            "Synthesis": "2"
        },
        "logic element": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "latch": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "4",
            "Synthesis": "4"
        },
        "Longest Path": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "7",
            "Synthesis": "7"
        },
        "Average Path": {
            "Percent%": "33.3%",
            "Diff": "1",
            "Techmap": "4",
            "Synthesis": "3"
        },
        "Estimated LUTs": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Total Node": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "8",
            "Synthesis": "8"
        }
    },
    "operators/binary_logical_greater_than/no_arch": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/binary_logical_greater_than/no_arch",
            "Synthesis": "operators/binary_logical_greater_than/no_arch"
        },
        "input_blif": {
            "Techmap": "binary_logical_greater_than.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "9.1%",
            "Diff": "1",
            "Techmap": "12",
            "Synthesis": "11"
        },
        "exec_time(ms)": {
            "Percent%": "-33.3%",
            "Diff": "-1",
            "Techmap": "2",
            "Synthesis": "3"
        },
        "techmap_time(ms)": {
            "Techmap": 2.5
        },
        "Latch Drivers": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "3",
            "Synthesis": "3"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "2",
            "Synthesis": "2"
        },
        "logic element": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "latch": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "Longest Path": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "7",
            "Synthesis": "7"
        },
        "Average Path": {
            "Percent%": "33.3%",
            "Diff": "1",
            "Techmap": "4",
            "Synthesis": "3"
        },
        "Estimated LUTs": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Total Node": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "8",
            "Synthesis": "8"
        }
    },
    "operators/binary_logical_less_than/k6_frac_N10_frac_chain_mem32K_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/binary_logical_less_than/k6_frac_N10_frac_chain_mem32K_40nm",
            "Synthesis": "operators/binary_logical_less_than/k6_frac_N10_frac_chain_mem32K_40nm"
        },
        "architecture": {
            "Techmap": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
            "Synthesis": "k6_frac_N10_frac_chain_mem32K_40nm.xml"
        },
        "input_blif": {
            "Techmap": "binary_logical_less_than.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "-52.0%",
            "Diff": "-13",
            "Techmap": "12",
            "Synthesis": "25"
        },
        "exec_time(ms)": {
            "Percent%": "-71.7%",
            "Diff": "-33",
            "Techmap": "13",
            "Synthesis": "46"
        },
        "techmap_time(ms)": {
            "Techmap": 2.3
        },
        "Latch Drivers": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "3",
            "Synthesis": "3"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "2",
            "Synthesis": "2"
        },
        "logic element": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "latch": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "4",
            "Synthesis": "4"
        },
        "Longest Path": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "7",
            "Synthesis": "7"
        },
        "Average Path": {
            "Percent%": "33.3%",
            "Diff": "1",
            "Techmap": "4",
            "Synthesis": "3"
        },
        "Estimated LUTs": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Total Node": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "8",
            "Synthesis": "8"
        }
    },
    "operators/binary_logical_less_than/no_arch": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/binary_logical_less_than/no_arch",
            "Synthesis": "operators/binary_logical_less_than/no_arch"
        },
        "input_blif": {
            "Techmap": "binary_logical_less_than.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "12",
            "Synthesis": "12"
        },
        "exec_time(ms)": {
            "Percent%": "-33.3%",
            "Diff": "-1",
            "Techmap": "2",
            "Synthesis": "3"
        },
        "techmap_time(ms)": {
            "Techmap": 2.5
        },
        "Latch Drivers": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "3",
            "Synthesis": "3"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "2",
            "Synthesis": "2"
        },
        "logic element": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "latch": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "Longest Path": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "7",
            "Synthesis": "7"
        },
        "Average Path": {
            "Percent%": "33.3%",
            "Diff": "1",
            "Techmap": "4",
            "Synthesis": "3"
        },
        "Estimated LUTs": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Total Node": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "8",
            "Synthesis": "8"
        }
    },
    "operators/binary_logical_not_equal/k6_frac_N10_frac_chain_mem32K_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/binary_logical_not_equal/k6_frac_N10_frac_chain_mem32K_40nm",
            "Synthesis": "operators/binary_logical_not_equal/k6_frac_N10_frac_chain_mem32K_40nm"
        },
        "architecture": {
            "Techmap": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
            "Synthesis": "k6_frac_N10_frac_chain_mem32K_40nm.xml"
        },
        "input_blif": {
            "Techmap": "binary_logical_not_equal.blif"
        },
        "Latch Drivers": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "3",
            "Synthesis": "3"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "2",
            "Synthesis": "2"
        },
        "logic element": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "latch": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "4",
            "Synthesis": "4"
        },
        "Longest Path": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "7",
            "Synthesis": "7"
        },
        "Average Path": {
            "Percent%": "33.3%",
            "Diff": "1",
            "Techmap": "4",
            "Synthesis": "3"
        },
        "Estimated LUTs": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Total Node": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "8",
            "Synthesis": "8"
        }
    },
    "operators/binary_logical_not_equal/no_arch": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/binary_logical_not_equal/no_arch",
            "Synthesis": "operators/binary_logical_not_equal/no_arch"
        },
        "input_blif": {
            "Techmap": "binary_logical_not_equal.blif"
        },
        "Latch Drivers": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "3",
            "Synthesis": "3"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "2",
            "Synthesis": "2"
        },
        "logic element": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "latch": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "Longest Path": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "7",
            "Synthesis": "7"
        },
        "Average Path": {
            "Percent%": "33.3%",
            "Diff": "1",
            "Techmap": "4",
            "Synthesis": "3"
        },
        "Estimated LUTs": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Total Node": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "8",
            "Synthesis": "8"
        }
    },
    "operators/binary_logical_or/k6_frac_N10_frac_chain_mem32K_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/binary_logical_or/k6_frac_N10_frac_chain_mem32K_40nm",
            "Synthesis": "operators/binary_logical_or/k6_frac_N10_frac_chain_mem32K_40nm"
        },
        "architecture": {
            "Techmap": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
            "Synthesis": "k6_frac_N10_frac_chain_mem32K_40nm.xml"
        },
        "input_blif": {
            "Techmap": "binary_logical_or.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "-52.0%",
            "Diff": "-13",
            "Techmap": "12",
            "Synthesis": "25"
        },
        "exec_time(ms)": {
            "Percent%": "-67.5%",
            "Diff": "-27",
            "Techmap": "13",
            "Synthesis": "40"
        },
        "techmap_time(ms)": {
            "Techmap": 2.3
        },
        "Latch Drivers": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "3",
            "Synthesis": "3"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "2",
            "Synthesis": "2"
        },
        "logic element": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "7",
            "Synthesis": "7"
        },
        "latch": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "4",
            "Synthesis": "4"
        },
        "Longest Path": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "7",
            "Synthesis": "7"
        },
        "Average Path": {
            "Percent%": "33.3%",
            "Diff": "1",
            "Techmap": "4",
            "Synthesis": "3"
        },
        "Estimated LUTs": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "7",
            "Synthesis": "7"
        },
        "Total Node": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "9",
            "Synthesis": "9"
        }
    },
    "operators/binary_logical_or/no_arch": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/binary_logical_or/no_arch",
            "Synthesis": "operators/binary_logical_or/no_arch"
        },
        "input_blif": {
            "Techmap": "binary_logical_or.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "11",
            "Synthesis": "11"
        },
        "exec_time(ms)": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "3",
            "Synthesis": "3"
        },
        "techmap_time(ms)": {
            "Techmap": 2.6
        },
        "Latch Drivers": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "3",
            "Synthesis": "3"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "2",
            "Synthesis": "2"
        },
        "logic element": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "7",
            "Synthesis": "7"
        },
        "latch": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "Longest Path": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "7",
            "Synthesis": "7"
        },
        "Average Path": {
            "Percent%": "33.3%",
            "Diff": "1",
            "Techmap": "4",
            "Synthesis": "3"
        },
        "Estimated LUTs": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "7",
            "Synthesis": "7"
        },
        "Total Node": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "9",
            "Synthesis": "9"
        }
    },
    "operators/binary_nand/k6_frac_N10_frac_chain_mem32K_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/binary_nand/k6_frac_N10_frac_chain_mem32K_40nm",
            "Synthesis": "operators/binary_nand/k6_frac_N10_frac_chain_mem32K_40nm"
        },
        "architecture": {
            "Techmap": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
            "Synthesis": "k6_frac_N10_frac_chain_mem32K_40nm.xml"
        },
        "input_blif": {
            "Techmap": "binary_nand.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "-52.0%",
            "Diff": "-13",
            "Techmap": "12",
            "Synthesis": "25"
        },
        "exec_time(ms)": {
            "Percent%": "-68.2%",
            "Diff": "-30",
            "Techmap": "14",
            "Synthesis": "44"
        },
        "techmap_time(ms)": {
            "Techmap": 2.5
        },
        "Latch Drivers": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "3",
            "Synthesis": "3"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "2",
            "Synthesis": "2"
        },
        "logic element": {
            "Percent%": "20.0%",
            "Diff": "1",
            "Techmap": "6",
            "Synthesis": "5"
        },
        "latch": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "4",
            "Synthesis": "4"
        },
        "Longest Path": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "7",
            "Synthesis": "7"
        },
        "Average Path": {
            "Percent%": "33.3%",
            "Diff": "1",
            "Techmap": "4",
            "Synthesis": "3"
        },
        "Estimated LUTs": {
            "Percent%": "20.0%",
            "Diff": "1",
            "Techmap": "6",
            "Synthesis": "5"
        },
        "Total Node": {
            "Percent%": "14.3%",
            "Diff": "1",
            "Techmap": "8",
            "Synthesis": "7"
        }
    },
    "operators/binary_nand/no_arch": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/binary_nand/no_arch",
            "Synthesis": "operators/binary_nand/no_arch"
        },
        "input_blif": {
            "Techmap": "binary_nand.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "-8.3%",
            "Diff": "-1",
            "Techmap": "11",
            "Synthesis": "12"
        },
        "exec_time(ms)": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "techmap_time(ms)": {
            "Techmap": 2.7
        },
        "Latch Drivers": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "3",
            "Synthesis": "3"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "2",
            "Synthesis": "2"
        },
        "logic element": {
            "Percent%": "20.0%",
            "Diff": "1",
            "Techmap": "6",
            "Synthesis": "5"
        },
        "latch": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "Longest Path": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "7",
            "Synthesis": "7"
        },
        "Average Path": {
            "Percent%": "33.3%",
            "Diff": "1",
            "Techmap": "4",
            "Synthesis": "3"
        },
        "Estimated LUTs": {
            "Percent%": "20.0%",
            "Diff": "1",
            "Techmap": "6",
            "Synthesis": "5"
        },
        "Total Node": {
            "Percent%": "14.3%",
            "Diff": "1",
            "Techmap": "8",
            "Synthesis": "7"
        }
    },
    "operators/binary_nor/k6_frac_N10_frac_chain_mem32K_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/binary_nor/k6_frac_N10_frac_chain_mem32K_40nm",
            "Synthesis": "operators/binary_nor/k6_frac_N10_frac_chain_mem32K_40nm"
        },
        "architecture": {
            "Techmap": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
            "Synthesis": "k6_frac_N10_frac_chain_mem32K_40nm.xml"
        },
        "input_blif": {
            "Techmap": "binary_nor.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "-52.0%",
            "Diff": "-13",
            "Techmap": "12",
            "Synthesis": "25"
        },
        "exec_time(ms)": {
            "Percent%": "-67.4%",
            "Diff": "-29",
            "Techmap": "14",
            "Synthesis": "43"
        },
        "techmap_time(ms)": {
            "Techmap": 2.4
        },
        "Latch Drivers": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "3",
            "Synthesis": "3"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "2",
            "Synthesis": "2"
        },
        "logic element": {
            "Percent%": "20.0%",
            "Diff": "1",
            "Techmap": "6",
            "Synthesis": "5"
        },
        "latch": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "4",
            "Synthesis": "4"
        },
        "Longest Path": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "7",
            "Synthesis": "7"
        },
        "Average Path": {
            "Percent%": "33.3%",
            "Diff": "1",
            "Techmap": "4",
            "Synthesis": "3"
        },
        "Estimated LUTs": {
            "Percent%": "20.0%",
            "Diff": "1",
            "Techmap": "6",
            "Synthesis": "5"
        },
        "Total Node": {
            "Percent%": "14.3%",
            "Diff": "1",
            "Techmap": "8",
            "Synthesis": "7"
        }
    },
    "operators/binary_nor/no_arch": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/binary_nor/no_arch",
            "Synthesis": "operators/binary_nor/no_arch"
        },
        "input_blif": {
            "Techmap": "binary_nor.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "9.1%",
            "Diff": "1",
            "Techmap": "12",
            "Synthesis": "11"
        },
        "exec_time(ms)": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "3",
            "Synthesis": "3"
        },
        "techmap_time(ms)": {
            "Techmap": 2.6
        },
        "Latch Drivers": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "3",
            "Synthesis": "3"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "2",
            "Synthesis": "2"
        },
        "logic element": {
            "Percent%": "20.0%",
            "Diff": "1",
            "Techmap": "6",
            "Synthesis": "5"
        },
        "latch": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "Longest Path": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "7",
            "Synthesis": "7"
        },
        "Average Path": {
            "Percent%": "33.3%",
            "Diff": "1",
            "Techmap": "4",
            "Synthesis": "3"
        },
        "Estimated LUTs": {
            "Percent%": "20.0%",
            "Diff": "1",
            "Techmap": "6",
            "Synthesis": "5"
        },
        "Total Node": {
            "Percent%": "14.3%",
            "Diff": "1",
            "Techmap": "8",
            "Synthesis": "7"
        }
    },
    "operators/binary_not_equal/k6_frac_N10_frac_chain_mem32K_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/binary_not_equal/k6_frac_N10_frac_chain_mem32K_40nm",
            "Synthesis": "operators/binary_not_equal/k6_frac_N10_frac_chain_mem32K_40nm"
        },
        "architecture": {
            "Techmap": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
            "Synthesis": "k6_frac_N10_frac_chain_mem32K_40nm.xml"
        },
        "input_blif": {
            "Techmap": "binary_not_equal.blif"
        },
        "Latch Drivers": {
            "Techmap": 1
        },
        "Pi": {
            "Techmap": 3
        },
        "Po": {
            "Techmap": 2
        },
        "logic element": {
            "Techmap": 10
        },
        "latch": {
            "Techmap": 1
        },
        "generic logic size": {
            "Techmap": 4
        },
        "Longest Path": {
            "Techmap": 9
        },
        "Average Path": {
            "Techmap": 4
        },
        "Estimated LUTs": {
            "Techmap": 10
        },
        "Total Node": {
            "Techmap": 12
        }
    },
    "operators/binary_not_equal/no_arch": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/binary_not_equal/no_arch",
            "Synthesis": "operators/binary_not_equal/no_arch"
        },
        "input_blif": {
            "Techmap": "binary_not_equal.blif"
        },
        "Latch Drivers": {
            "Techmap": 1
        },
        "Pi": {
            "Techmap": 3
        },
        "Po": {
            "Techmap": 2
        },
        "logic element": {
            "Techmap": 10
        },
        "latch": {
            "Techmap": 1
        },
        "Longest Path": {
            "Techmap": 9
        },
        "Average Path": {
            "Techmap": 4
        },
        "Estimated LUTs": {
            "Techmap": 10
        },
        "Total Node": {
            "Techmap": 12
        }
    },
    "operators/binary_or/k6_frac_N10_frac_chain_mem32K_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/binary_or/k6_frac_N10_frac_chain_mem32K_40nm",
            "Synthesis": "operators/binary_or/k6_frac_N10_frac_chain_mem32K_40nm"
        },
        "architecture": {
            "Techmap": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
            "Synthesis": "k6_frac_N10_frac_chain_mem32K_40nm.xml"
        },
        "input_blif": {
            "Techmap": "binary_or.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "-52.0%",
            "Diff": "-13",
            "Techmap": "12",
            "Synthesis": "25"
        },
        "exec_time(ms)": {
            "Percent%": "-71.1%",
            "Diff": "-32",
            "Techmap": "13",
            "Synthesis": "45"
        },
        "techmap_time(ms)": {
            "Techmap": 2.3
        },
        "Latch Drivers": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "3",
            "Synthesis": "3"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "2",
            "Synthesis": "2"
        },
        "logic element": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "5",
            "Synthesis": "5"
        },
        "latch": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "4",
            "Synthesis": "4"
        },
        "Longest Path": {
            "Percent%": "-14.3%",
            "Diff": "-1",
            "Techmap": "6",
            "Synthesis": "7"
        },
        "Average Path": {
            "Percent%": "33.3%",
            "Diff": "1",
            "Techmap": "4",
            "Synthesis": "3"
        },
        "Estimated LUTs": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "5",
            "Synthesis": "5"
        },
        "Total Node": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "7",
            "Synthesis": "7"
        }
    },
    "operators/binary_or/no_arch": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/binary_or/no_arch",
            "Synthesis": "operators/binary_or/no_arch"
        },
        "input_blif": {
            "Techmap": "binary_or.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "12",
            "Synthesis": "12"
        },
        "exec_time(ms)": {
            "Percent%": "-33.3%",
            "Diff": "-1",
            "Techmap": "2",
            "Synthesis": "3"
        },
        "techmap_time(ms)": {
            "Techmap": 2.5
        },
        "Latch Drivers": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "3",
            "Synthesis": "3"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "2",
            "Synthesis": "2"
        },
        "logic element": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "5",
            "Synthesis": "5"
        },
        "latch": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "Longest Path": {
            "Percent%": "-14.3%",
            "Diff": "-1",
            "Techmap": "6",
            "Synthesis": "7"
        },
        "Average Path": {
            "Percent%": "33.3%",
            "Diff": "1",
            "Techmap": "4",
            "Synthesis": "3"
        },
        "Estimated LUTs": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "5",
            "Synthesis": "5"
        },
        "Total Node": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "7",
            "Synthesis": "7"
        }
    },
    "operators/binary_xnor/k6_frac_N10_frac_chain_mem32K_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/binary_xnor/k6_frac_N10_frac_chain_mem32K_40nm",
            "Synthesis": "operators/binary_xnor/k6_frac_N10_frac_chain_mem32K_40nm"
        },
        "architecture": {
            "Techmap": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
            "Synthesis": "k6_frac_N10_frac_chain_mem32K_40nm.xml"
        },
        "input_blif": {
            "Techmap": "binary_xnor.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "-52.0%",
            "Diff": "-13",
            "Techmap": "12",
            "Synthesis": "25"
        },
        "exec_time(ms)": {
            "Percent%": "-66.7%",
            "Diff": "-30",
            "Techmap": "15",
            "Synthesis": "45"
        },
        "techmap_time(ms)": {
            "Techmap": 2.4
        },
        "Latch Drivers": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "3",
            "Synthesis": "3"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "2",
            "Synthesis": "2"
        },
        "logic element": {
            "Percent%": "40.0%",
            "Diff": "2",
            "Techmap": "7",
            "Synthesis": "5"
        },
        "latch": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "4",
            "Synthesis": "4"
        },
        "Longest Path": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "7",
            "Synthesis": "7"
        },
        "Average Path": {
            "Percent%": "33.3%",
            "Diff": "1",
            "Techmap": "4",
            "Synthesis": "3"
        },
        "Estimated LUTs": {
            "Percent%": "40.0%",
            "Diff": "2",
            "Techmap": "7",
            "Synthesis": "5"
        },
        "Total Node": {
            "Percent%": "28.6%",
            "Diff": "2",
            "Techmap": "9",
            "Synthesis": "7"
        }
    },
    "operators/binary_xnor/no_arch": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/binary_xnor/no_arch",
            "Synthesis": "operators/binary_xnor/no_arch"
        },
        "input_blif": {
            "Techmap": "binary_xnor.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "11",
            "Synthesis": "11"
        },
        "exec_time(ms)": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "3",
            "Synthesis": "3"
        },
        "techmap_time(ms)": {
            "Techmap": 2.6
        },
        "Latch Drivers": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "3",
            "Synthesis": "3"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "2",
            "Synthesis": "2"
        },
        "logic element": {
            "Percent%": "40.0%",
            "Diff": "2",
            "Techmap": "7",
            "Synthesis": "5"
        },
        "latch": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "Longest Path": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "7",
            "Synthesis": "7"
        },
        "Average Path": {
            "Percent%": "33.3%",
            "Diff": "1",
            "Techmap": "4",
            "Synthesis": "3"
        },
        "Estimated LUTs": {
            "Percent%": "40.0%",
            "Diff": "2",
            "Techmap": "7",
            "Synthesis": "5"
        },
        "Total Node": {
            "Percent%": "28.6%",
            "Diff": "2",
            "Techmap": "9",
            "Synthesis": "7"
        }
    },
    "operators/binary_xor/k6_frac_N10_frac_chain_mem32K_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/binary_xor/k6_frac_N10_frac_chain_mem32K_40nm",
            "Synthesis": "operators/binary_xor/k6_frac_N10_frac_chain_mem32K_40nm"
        },
        "architecture": {
            "Techmap": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
            "Synthesis": "k6_frac_N10_frac_chain_mem32K_40nm.xml"
        },
        "input_blif": {
            "Techmap": "binary_xor.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "-52.0%",
            "Diff": "-13",
            "Techmap": "12",
            "Synthesis": "25"
        },
        "exec_time(ms)": {
            "Percent%": "-72.3%",
            "Diff": "-34",
            "Techmap": "13",
            "Synthesis": "47"
        },
        "techmap_time(ms)": {
            "Techmap": 2.3
        },
        "Latch Drivers": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "3",
            "Synthesis": "3"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "2",
            "Synthesis": "2"
        },
        "logic element": {
            "Percent%": "40.0%",
            "Diff": "2",
            "Techmap": "7",
            "Synthesis": "5"
        },
        "latch": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "4",
            "Synthesis": "4"
        },
        "Longest Path": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "7",
            "Synthesis": "7"
        },
        "Average Path": {
            "Percent%": "33.3%",
            "Diff": "1",
            "Techmap": "4",
            "Synthesis": "3"
        },
        "Estimated LUTs": {
            "Percent%": "40.0%",
            "Diff": "2",
            "Techmap": "7",
            "Synthesis": "5"
        },
        "Total Node": {
            "Percent%": "28.6%",
            "Diff": "2",
            "Techmap": "9",
            "Synthesis": "7"
        }
    },
    "operators/binary_xor/no_arch": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/binary_xor/no_arch",
            "Synthesis": "operators/binary_xor/no_arch"
        },
        "input_blif": {
            "Techmap": "binary_xor.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "12",
            "Synthesis": "12"
        },
        "exec_time(ms)": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "techmap_time(ms)": {
            "Techmap": 2.6
        },
        "Latch Drivers": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "3",
            "Synthesis": "3"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "2",
            "Synthesis": "2"
        },
        "logic element": {
            "Percent%": "40.0%",
            "Diff": "2",
            "Techmap": "7",
            "Synthesis": "5"
        },
        "latch": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "Longest Path": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "7",
            "Synthesis": "7"
        },
        "Average Path": {
            "Percent%": "33.3%",
            "Diff": "1",
            "Techmap": "4",
            "Synthesis": "3"
        },
        "Estimated LUTs": {
            "Percent%": "40.0%",
            "Diff": "2",
            "Techmap": "7",
            "Synthesis": "5"
        },
        "Total Node": {
            "Percent%": "28.6%",
            "Diff": "2",
            "Techmap": "9",
            "Synthesis": "7"
        }
    },
    "operators/clog2/k6_frac_N10_frac_chain_mem32K_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/clog2/k6_frac_N10_frac_chain_mem32K_40nm",
            "Synthesis": "operators/clog2/k6_frac_N10_frac_chain_mem32K_40nm"
        },
        "architecture": {
            "Techmap": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
            "Synthesis": "k6_frac_N10_frac_chain_mem32K_40nm.xml"
        },
        "input_blif": {
            "Techmap": "clog2.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "-52.0%",
            "Diff": "-13",
            "Techmap": "12",
            "Synthesis": "25"
        },
        "exec_time(ms)": {
            "Percent%": "-65.9%",
            "Diff": "-29",
            "Techmap": "15",
            "Synthesis": "44"
        },
        "techmap_time(ms)": {
            "Techmap": 3.8
        },
        "Latch Drivers": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "2",
            "Synthesis": "2"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "2",
            "Synthesis": "2"
        },
        "logic element": {
            "Percent%": "-20.0%",
            "Diff": "-1",
            "Techmap": "4",
            "Synthesis": "5"
        },
        "latch": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "4",
            "Synthesis": "4"
        },
        "Longest Path": {
            "Percent%": "-14.3%",
            "Diff": "-1",
            "Techmap": "6",
            "Synthesis": "7"
        },
        "Average Path": {
            "Percent%": "33.3%",
            "Diff": "1",
            "Techmap": "4",
            "Synthesis": "3"
        },
        "Estimated LUTs": {
            "Percent%": "-20.0%",
            "Diff": "-1",
            "Techmap": "4",
            "Synthesis": "5"
        },
        "Total Node": {
            "Percent%": "-14.3%",
            "Diff": "-1",
            "Techmap": "6",
            "Synthesis": "7"
        }
    },
    "operators/clog2/no_arch": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/clog2/no_arch",
            "Synthesis": "operators/clog2/no_arch"
        },
        "input_blif": {
            "Techmap": "clog2.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "12",
            "Synthesis": "12"
        },
        "exec_time(ms)": {
            "Percent%": "33.3%",
            "Diff": "1",
            "Techmap": "4",
            "Synthesis": "3"
        },
        "techmap_time(ms)": {
            "Techmap": 4
        },
        "Latch Drivers": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "2",
            "Synthesis": "2"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "2",
            "Synthesis": "2"
        },
        "logic element": {
            "Percent%": "-20.0%",
            "Diff": "-1",
            "Techmap": "4",
            "Synthesis": "5"
        },
        "latch": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "Longest Path": {
            "Percent%": "-14.3%",
            "Diff": "-1",
            "Techmap": "6",
            "Synthesis": "7"
        },
        "Average Path": {
            "Percent%": "33.3%",
            "Diff": "1",
            "Techmap": "4",
            "Synthesis": "3"
        },
        "Estimated LUTs": {
            "Percent%": "-20.0%",
            "Diff": "-1",
            "Techmap": "4",
            "Synthesis": "5"
        },
        "Total Node": {
            "Percent%": "-14.3%",
            "Diff": "-1",
            "Techmap": "6",
            "Synthesis": "7"
        }
    },
    "operators/concat/k6_frac_N10_frac_chain_mem32K_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/concat/k6_frac_N10_frac_chain_mem32K_40nm",
            "Synthesis": "operators/concat/k6_frac_N10_frac_chain_mem32K_40nm"
        },
        "architecture": {
            "Techmap": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
            "Synthesis": "k6_frac_N10_frac_chain_mem32K_40nm.xml"
        },
        "input_blif": {
            "Techmap": "concat.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "-55.6%",
            "Diff": "-15",
            "Techmap": "12",
            "Synthesis": "27"
        },
        "exec_time(ms)": {
            "Percent%": "-62.3%",
            "Diff": "-33",
            "Techmap": "20",
            "Synthesis": "53"
        },
        "techmap_time(ms)": {
            "Techmap": 6.8
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "24",
            "Synthesis": "24"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "72",
            "Synthesis": "72"
        },
        "logic element": {
            "Percent%": "60.5%",
            "Diff": "78",
            "Techmap": "207",
            "Synthesis": "129"
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "4",
            "Synthesis": "4"
        },
        "Longest Path": {
            "Percent%": "-11.1%",
            "Diff": "-1",
            "Techmap": "8",
            "Synthesis": "9"
        },
        "Average Path": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "4",
            "Synthesis": "4"
        },
        "Estimated LUTs": {
            "Percent%": "43.0%",
            "Diff": "64",
            "Techmap": "213",
            "Synthesis": "149"
        },
        "Total Node": {
            "Percent%": "34.4%",
            "Diff": "53",
            "Techmap": "207",
            "Synthesis": "154"
        }
    },
    "operators/concat/no_arch": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/concat/no_arch",
            "Synthesis": "operators/concat/no_arch"
        },
        "input_blif": {
            "Techmap": "concat.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "-14.3%",
            "Diff": "-2",
            "Techmap": "12",
            "Synthesis": "14"
        },
        "exec_time(ms)": {
            "Percent%": "-20.0%",
            "Diff": "-2",
            "Techmap": "8",
            "Synthesis": "10"
        },
        "techmap_time(ms)": {
            "Techmap": 7
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "24",
            "Synthesis": "24"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "72",
            "Synthesis": "72"
        },
        "logic element": {
            "Percent%": "60.5%",
            "Diff": "78",
            "Techmap": "207",
            "Synthesis": "129"
        },
        "Longest Path": {
            "Percent%": "-11.1%",
            "Diff": "-1",
            "Techmap": "8",
            "Synthesis": "9"
        },
        "Average Path": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "4",
            "Synthesis": "4"
        },
        "Estimated LUTs": {
            "Percent%": "60.5%",
            "Diff": "78",
            "Techmap": "207",
            "Synthesis": "129"
        },
        "Total Node": {
            "Percent%": "34.4%",
            "Diff": "53",
            "Techmap": "207",
            "Synthesis": "154"
        }
    },
    "operators/eightbit_arithmetic_power/k6_frac_N10_frac_chain_mem32K_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/eightbit_arithmetic_power/k6_frac_N10_frac_chain_mem32K_40nm",
            "Synthesis": "operators/eightbit_arithmetic_power/k6_frac_N10_frac_chain_mem32K_40nm"
        },
        "architecture": {
            "Techmap": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
            "Synthesis": "k6_frac_N10_frac_chain_mem32K_40nm.xml"
        },
        "input_blif": {
            "Techmap": "eightbit_arithmetic_power.blif"
        },
        "Latch Drivers": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "9",
            "Synthesis": "9"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "8",
            "Synthesis": "8"
        },
        "logic element": {
            "Percent%": "54.5%",
            "Diff": "6",
            "Techmap": "17",
            "Synthesis": "11"
        },
        "latch": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "8",
            "Synthesis": "8"
        },
        "Multiplier": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "4",
            "Synthesis": "4"
        },
        "Longest Path": {
            "Percent%": "-14.3%",
            "Diff": "-1",
            "Techmap": "6",
            "Synthesis": "7"
        },
        "Average Path": {
            "Percent%": "25.0%",
            "Diff": "1",
            "Techmap": "5",
            "Synthesis": "4"
        },
        "Estimated LUTs": {
            "Percent%": "54.5%",
            "Diff": "6",
            "Techmap": "17",
            "Synthesis": "11"
        },
        "Total Node": {
            "Percent%": "28.6%",
            "Diff": "6",
            "Techmap": "27",
            "Synthesis": "21"
        }
    },
    "operators/eightbit_arithmetic_power/no_arch": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/eightbit_arithmetic_power/no_arch",
            "Synthesis": "operators/eightbit_arithmetic_power/no_arch"
        },
        "input_blif": {
            "Techmap": "eightbit_arithmetic_power.blif"
        },
        "Latch Drivers": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "9",
            "Synthesis": "9"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "8",
            "Synthesis": "8"
        },
        "logic element": {
            "Percent%": "6.2%",
            "Diff": "6",
            "Techmap": "102",
            "Synthesis": "96"
        },
        "latch": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "8",
            "Synthesis": "8"
        },
        "Longest Path": {
            "Percent%": "5.6%",
            "Diff": "1",
            "Techmap": "19",
            "Synthesis": "18"
        },
        "Average Path": {
            "Percent%": "25.0%",
            "Diff": "1",
            "Techmap": "5",
            "Synthesis": "4"
        },
        "Estimated LUTs": {
            "Percent%": "6.2%",
            "Diff": "6",
            "Techmap": "102",
            "Synthesis": "96"
        },
        "Total Node": {
            "Percent%": "5.7%",
            "Diff": "6",
            "Techmap": "111",
            "Synthesis": "105"
        }
    },
    "operators/minuscolon_6_bit/k6_frac_N10_frac_chain_mem32K_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/minuscolon_6_bit/k6_frac_N10_frac_chain_mem32K_40nm",
            "Synthesis": "operators/minuscolon_6_bit/k6_frac_N10_frac_chain_mem32K_40nm"
        },
        "architecture": {
            "Techmap": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
            "Synthesis": "k6_frac_N10_frac_chain_mem32K_40nm.xml"
        },
        "input_blif": {
            "Techmap": "minuscolon_6_bit.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "-53.8%",
            "Diff": "-14",
            "Techmap": "12",
            "Synthesis": "26"
        },
        "exec_time(ms)": {
            "Percent%": "-69.6%",
            "Diff": "-32",
            "Techmap": "14",
            "Synthesis": "46"
        },
        "techmap_time(ms)": {
            "Techmap": 2.5
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "12",
            "Synthesis": "12"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "logic element": {
            "Percent%": "100.0%",
            "Diff": "6",
            "Techmap": "12",
            "Synthesis": "6"
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "4",
            "Synthesis": "4"
        },
        "Longest Path": {
            "Percent%": "33.3%",
            "Diff": "1",
            "Techmap": "4",
            "Synthesis": "3"
        },
        "Average Path": {
            "Percent%": "33.3%",
            "Diff": "1",
            "Techmap": "4",
            "Synthesis": "3"
        },
        "Estimated LUTs": {
            "Percent%": "100.0%",
            "Diff": "6",
            "Techmap": "12",
            "Synthesis": "6"
        },
        "Total Node": {
            "Percent%": "100.0%",
            "Diff": "6",
            "Techmap": "12",
            "Synthesis": "6"
        }
    },
    "operators/minuscolon_6_bit/no_arch": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/minuscolon_6_bit/no_arch",
            "Synthesis": "operators/minuscolon_6_bit/no_arch"
        },
        "input_blif": {
            "Techmap": "minuscolon_6_bit.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "-23.1%",
            "Diff": "-3",
            "Techmap": "10",
            "Synthesis": "13"
        },
        "exec_time(ms)": {
            "Percent%": "-60.0%",
            "Diff": "-3",
            "Techmap": "2",
            "Synthesis": "5"
        },
        "techmap_time(ms)": {
            "Techmap": 2.3
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "12",
            "Synthesis": "12"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "logic element": {
            "Percent%": "100.0%",
            "Diff": "6",
            "Techmap": "12",
            "Synthesis": "6"
        },
        "Longest Path": {
            "Percent%": "33.3%",
            "Diff": "1",
            "Techmap": "4",
            "Synthesis": "3"
        },
        "Average Path": {
            "Percent%": "33.3%",
            "Diff": "1",
            "Techmap": "4",
            "Synthesis": "3"
        },
        "Estimated LUTs": {
            "Percent%": "100.0%",
            "Diff": "6",
            "Techmap": "12",
            "Synthesis": "6"
        },
        "Total Node": {
            "Percent%": "100.0%",
            "Diff": "6",
            "Techmap": "12",
            "Synthesis": "6"
        }
    },
    "operators/pluscolon_6_bit/k6_frac_N10_frac_chain_mem32K_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/pluscolon_6_bit/k6_frac_N10_frac_chain_mem32K_40nm",
            "Synthesis": "operators/pluscolon_6_bit/k6_frac_N10_frac_chain_mem32K_40nm"
        },
        "architecture": {
            "Techmap": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
            "Synthesis": "k6_frac_N10_frac_chain_mem32K_40nm.xml"
        },
        "input_blif": {
            "Techmap": "pluscolon_6_bit.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "-53.8%",
            "Diff": "-14",
            "Techmap": "12",
            "Synthesis": "26"
        },
        "exec_time(ms)": {
            "Percent%": "-68.9%",
            "Diff": "-31",
            "Techmap": "14",
            "Synthesis": "45"
        },
        "techmap_time(ms)": {
            "Techmap": 2.5
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "12",
            "Synthesis": "12"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "logic element": {
            "Percent%": "100.0%",
            "Diff": "6",
            "Techmap": "12",
            "Synthesis": "6"
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "4",
            "Synthesis": "4"
        },
        "Longest Path": {
            "Percent%": "33.3%",
            "Diff": "1",
            "Techmap": "4",
            "Synthesis": "3"
        },
        "Average Path": {
            "Percent%": "33.3%",
            "Diff": "1",
            "Techmap": "4",
            "Synthesis": "3"
        },
        "Estimated LUTs": {
            "Percent%": "100.0%",
            "Diff": "6",
            "Techmap": "12",
            "Synthesis": "6"
        },
        "Total Node": {
            "Percent%": "100.0%",
            "Diff": "6",
            "Techmap": "12",
            "Synthesis": "6"
        }
    },
    "operators/pluscolon_6_bit/no_arch": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/pluscolon_6_bit/no_arch",
            "Synthesis": "operators/pluscolon_6_bit/no_arch"
        },
        "input_blif": {
            "Techmap": "pluscolon_6_bit.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "-23.1%",
            "Diff": "-3",
            "Techmap": "10",
            "Synthesis": "13"
        },
        "exec_time(ms)": {
            "Percent%": "-60.0%",
            "Diff": "-3",
            "Techmap": "2",
            "Synthesis": "5"
        },
        "techmap_time(ms)": {
            "Techmap": 2.3
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "12",
            "Synthesis": "12"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "logic element": {
            "Percent%": "100.0%",
            "Diff": "6",
            "Techmap": "12",
            "Synthesis": "6"
        },
        "Longest Path": {
            "Percent%": "33.3%",
            "Diff": "1",
            "Techmap": "4",
            "Synthesis": "3"
        },
        "Average Path": {
            "Percent%": "33.3%",
            "Diff": "1",
            "Techmap": "4",
            "Synthesis": "3"
        },
        "Estimated LUTs": {
            "Percent%": "100.0%",
            "Diff": "6",
            "Techmap": "12",
            "Synthesis": "6"
        },
        "Total Node": {
            "Percent%": "100.0%",
            "Diff": "6",
            "Techmap": "12",
            "Synthesis": "6"
        }
    },
    "operators/pluscolon_8_bit/k6_frac_N10_frac_chain_mem32K_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/pluscolon_8_bit/k6_frac_N10_frac_chain_mem32K_40nm",
            "Synthesis": "operators/pluscolon_8_bit/k6_frac_N10_frac_chain_mem32K_40nm"
        },
        "architecture": {
            "Techmap": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
            "Synthesis": "k6_frac_N10_frac_chain_mem32K_40nm.xml"
        },
        "input_blif": {
            "Techmap": "pluscolon_8_bit.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "-53.8%",
            "Diff": "-14",
            "Techmap": "12",
            "Synthesis": "26"
        },
        "exec_time(ms)": {
            "Percent%": "-71.4%",
            "Diff": "-35",
            "Techmap": "14",
            "Synthesis": "49"
        },
        "techmap_time(ms)": {
            "Techmap": 2.8
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "14",
            "Synthesis": "14"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "8",
            "Synthesis": "8"
        },
        "logic element": {
            "Percent%": "100.0%",
            "Diff": "8",
            "Techmap": "16",
            "Synthesis": "8"
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "4",
            "Synthesis": "4"
        },
        "Longest Path": {
            "Percent%": "33.3%",
            "Diff": "1",
            "Techmap": "4",
            "Synthesis": "3"
        },
        "Average Path": {
            "Percent%": "33.3%",
            "Diff": "1",
            "Techmap": "4",
            "Synthesis": "3"
        },
        "Estimated LUTs": {
            "Percent%": "100.0%",
            "Diff": "8",
            "Techmap": "16",
            "Synthesis": "8"
        },
        "Total Node": {
            "Percent%": "100.0%",
            "Diff": "8",
            "Techmap": "16",
            "Synthesis": "8"
        }
    },
    "operators/pluscolon_8_bit/no_arch": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/pluscolon_8_bit/no_arch",
            "Synthesis": "operators/pluscolon_8_bit/no_arch"
        },
        "input_blif": {
            "Techmap": "pluscolon_8_bit.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "-23.1%",
            "Diff": "-3",
            "Techmap": "10",
            "Synthesis": "13"
        },
        "exec_time(ms)": {
            "Percent%": "-25.0%",
            "Diff": "-1",
            "Techmap": "3",
            "Synthesis": "4"
        },
        "techmap_time(ms)": {
            "Techmap": 2.8
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "14",
            "Synthesis": "14"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "8",
            "Synthesis": "8"
        },
        "logic element": {
            "Percent%": "100.0%",
            "Diff": "8",
            "Techmap": "16",
            "Synthesis": "8"
        },
        "Longest Path": {
            "Percent%": "33.3%",
            "Diff": "1",
            "Techmap": "4",
            "Synthesis": "3"
        },
        "Average Path": {
            "Percent%": "33.3%",
            "Diff": "1",
            "Techmap": "4",
            "Synthesis": "3"
        },
        "Estimated LUTs": {
            "Percent%": "100.0%",
            "Diff": "8",
            "Techmap": "16",
            "Synthesis": "8"
        },
        "Total Node": {
            "Percent%": "100.0%",
            "Diff": "8",
            "Techmap": "16",
            "Synthesis": "8"
        }
    },
    "operators/signed_16bits_asl_int_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/signed_16bits_asl_int_wide/k6_frac_N10_frac_chain_mem32K_40nm",
            "Synthesis": "operators/signed_16bits_asl_int_wide/k6_frac_N10_frac_chain_mem32K_40nm"
        },
        "architecture": {
            "Techmap": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
            "Synthesis": "k6_frac_N10_frac_chain_mem32K_40nm.xml"
        },
        "input_blif": {
            "Techmap": "signed_16bits_asl_int_wide.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "-83.3%",
            "Diff": "-45",
            "Techmap": "9",
            "Synthesis": "54"
        },
        "exec_time(ms)": {
            "Percent%": "-85.1%",
            "Diff": "-80",
            "Techmap": "14",
            "Synthesis": "94"
        },
        "techmap_time(ms)": {
            "Techmap": 1.7
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "16",
            "Synthesis": "16"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "32",
            "Synthesis": "32"
        },
        "logic element": {
            "Techmap": 56
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "4",
            "Synthesis": "4"
        },
        "Longest Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Average Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Estimated LUTs": {
            "Techmap": 56
        },
        "Total Node": {
            "Techmap": 56
        }
    },
    "operators/signed_16bits_asl_int_wide/no_arch": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/signed_16bits_asl_int_wide/no_arch",
            "Synthesis": "operators/signed_16bits_asl_int_wide/no_arch"
        },
        "input_blif": {
            "Techmap": "signed_16bits_asl_int_wide.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "-76.5%",
            "Diff": "-26",
            "Techmap": "8",
            "Synthesis": "34"
        },
        "exec_time(ms)": {
            "Percent%": "-66.7%",
            "Diff": "-4",
            "Techmap": "2",
            "Synthesis": "6"
        },
        "techmap_time(ms)": {
            "Techmap": 1.7
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "16",
            "Synthesis": "16"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "32",
            "Synthesis": "32"
        },
        "logic element": {
            "Techmap": 56
        },
        "Longest Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Average Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Estimated LUTs": {
            "Techmap": 56
        },
        "Total Node": {
            "Techmap": 56
        }
    },
    "operators/signed_16bits_asr_int_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/signed_16bits_asr_int_wide/k6_frac_N10_frac_chain_mem32K_40nm",
            "Synthesis": "operators/signed_16bits_asr_int_wide/k6_frac_N10_frac_chain_mem32K_40nm"
        },
        "architecture": {
            "Techmap": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
            "Synthesis": "k6_frac_N10_frac_chain_mem32K_40nm.xml"
        },
        "input_blif": {
            "Techmap": "signed_16bits_asr_int_wide.blif"
        },
        "max_rss(MiB)": {
            "Techmap": 9.2
        },
        "exec_time(ms)": {
            "Techmap": 13.7
        },
        "techmap_time(ms)": {
            "Techmap": 1.8
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "16",
            "Synthesis": "16"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "32",
            "Synthesis": "32"
        },
        "logic element": {
            "Techmap": 56
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "4",
            "Synthesis": "4"
        },
        "Longest Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Average Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Estimated LUTs": {
            "Techmap": 56
        },
        "Total Node": {
            "Techmap": 56
        }
    },
    "operators/signed_16bits_asr_int_wide/no_arch": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/signed_16bits_asr_int_wide/no_arch",
            "Synthesis": "operators/signed_16bits_asr_int_wide/no_arch"
        },
        "input_blif": {
            "Techmap": "signed_16bits_asr_int_wide.blif"
        },
        "max_rss(MiB)": {
            "Techmap": 8
        },
        "exec_time(ms)": {
            "Techmap": 2.5
        },
        "techmap_time(ms)": {
            "Techmap": 1.7
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "16",
            "Synthesis": "16"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "32",
            "Synthesis": "32"
        },
        "logic element": {
            "Techmap": 56
        },
        "Longest Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Average Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Estimated LUTs": {
            "Techmap": 56
        },
        "Total Node": {
            "Techmap": 56
        }
    },
    "operators/signed_16bits_sl_int_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/signed_16bits_sl_int_wide/k6_frac_N10_frac_chain_mem32K_40nm",
            "Synthesis": "operators/signed_16bits_sl_int_wide/k6_frac_N10_frac_chain_mem32K_40nm"
        },
        "architecture": {
            "Techmap": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
            "Synthesis": "k6_frac_N10_frac_chain_mem32K_40nm.xml"
        },
        "input_blif": {
            "Techmap": "signed_16bits_sl_int_wide.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "-83.3%",
            "Diff": "-45",
            "Techmap": "9",
            "Synthesis": "54"
        },
        "exec_time(ms)": {
            "Percent%": "-86.5%",
            "Diff": "-83",
            "Techmap": "13",
            "Synthesis": "96"
        },
        "techmap_time(ms)": {
            "Techmap": 1.8
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "16",
            "Synthesis": "16"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "32",
            "Synthesis": "32"
        },
        "logic element": {
            "Techmap": 56
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "4",
            "Synthesis": "4"
        },
        "Longest Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Average Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Estimated LUTs": {
            "Techmap": 56
        },
        "Total Node": {
            "Techmap": 56
        }
    },
    "operators/signed_16bits_sl_int_wide/no_arch": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/signed_16bits_sl_int_wide/no_arch",
            "Synthesis": "operators/signed_16bits_sl_int_wide/no_arch"
        },
        "input_blif": {
            "Techmap": "signed_16bits_sl_int_wide.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "-76.5%",
            "Diff": "-26",
            "Techmap": "8",
            "Synthesis": "34"
        },
        "exec_time(ms)": {
            "Percent%": "-71.4%",
            "Diff": "-5",
            "Techmap": "2",
            "Synthesis": "7"
        },
        "techmap_time(ms)": {
            "Techmap": 1.8
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "16",
            "Synthesis": "16"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "32",
            "Synthesis": "32"
        },
        "logic element": {
            "Techmap": 56
        },
        "Longest Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Average Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Estimated LUTs": {
            "Techmap": 56
        },
        "Total Node": {
            "Techmap": 56
        }
    },
    "operators/signed_16bits_sr_int_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/signed_16bits_sr_int_wide/k6_frac_N10_frac_chain_mem32K_40nm",
            "Synthesis": "operators/signed_16bits_sr_int_wide/k6_frac_N10_frac_chain_mem32K_40nm"
        },
        "architecture": {
            "Techmap": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
            "Synthesis": "k6_frac_N10_frac_chain_mem32K_40nm.xml"
        },
        "input_blif": {
            "Techmap": "signed_16bits_sr_int_wide.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "-83.6%",
            "Diff": "-46",
            "Techmap": "9",
            "Synthesis": "55"
        },
        "exec_time(ms)": {
            "Percent%": "-82.7%",
            "Diff": "-62",
            "Techmap": "13",
            "Synthesis": "75"
        },
        "techmap_time(ms)": {
            "Techmap": 1.8
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "16",
            "Synthesis": "16"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "32",
            "Synthesis": "32"
        },
        "logic element": {
            "Techmap": 56
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "4",
            "Synthesis": "4"
        },
        "Longest Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Average Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Estimated LUTs": {
            "Techmap": 56
        },
        "Total Node": {
            "Techmap": 56
        }
    },
    "operators/signed_16bits_sr_int_wide/no_arch": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/signed_16bits_sr_int_wide/no_arch",
            "Synthesis": "operators/signed_16bits_sr_int_wide/no_arch"
        },
        "input_blif": {
            "Techmap": "signed_16bits_sr_int_wide.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "-76.5%",
            "Diff": "-26",
            "Techmap": "8",
            "Synthesis": "34"
        },
        "exec_time(ms)": {
            "Percent%": "-66.7%",
            "Diff": "-4",
            "Techmap": "2",
            "Synthesis": "6"
        },
        "techmap_time(ms)": {
            "Techmap": 1.8
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "16",
            "Synthesis": "16"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "32",
            "Synthesis": "32"
        },
        "logic element": {
            "Techmap": 56
        },
        "Longest Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Average Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Estimated LUTs": {
            "Techmap": 56
        },
        "Total Node": {
            "Techmap": 56
        }
    },
    "operators/signed_1bit_asl_indexed/k6_frac_N10_frac_chain_mem32K_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/signed_1bit_asl_indexed/k6_frac_N10_frac_chain_mem32K_40nm",
            "Synthesis": "operators/signed_1bit_asl_indexed/k6_frac_N10_frac_chain_mem32K_40nm"
        },
        "architecture": {
            "Techmap": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
            "Synthesis": "k6_frac_N10_frac_chain_mem32K_40nm.xml"
        },
        "input_blif": {
            "Techmap": "signed_1bit_asl_indexed.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "-83.3%",
            "Diff": "-45",
            "Techmap": "9",
            "Synthesis": "54"
        },
        "exec_time(ms)": {
            "Percent%": "-82.1%",
            "Diff": "-55",
            "Techmap": "12",
            "Synthesis": "67"
        },
        "techmap_time(ms)": {
            "Techmap": 1.2
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "2",
            "Synthesis": "2"
        },
        "logic element": {
            "Techmap": 3
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "4",
            "Synthesis": "4"
        },
        "Longest Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Average Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Estimated LUTs": {
            "Techmap": 3
        },
        "Total Node": {
            "Techmap": 3
        }
    },
    "operators/signed_1bit_asl_indexed/no_arch": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/signed_1bit_asl_indexed/no_arch",
            "Synthesis": "operators/signed_1bit_asl_indexed/no_arch"
        },
        "input_blif": {
            "Techmap": "signed_1bit_asl_indexed.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "-76.5%",
            "Diff": "-26",
            "Techmap": "8",
            "Synthesis": "34"
        },
        "exec_time(ms)": {
            "Percent%": "-80.0%",
            "Diff": "-4",
            "Techmap": "1",
            "Synthesis": "5"
        },
        "techmap_time(ms)": {
            "Techmap": 1.1
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "2",
            "Synthesis": "2"
        },
        "logic element": {
            "Techmap": 3
        },
        "Longest Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Average Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Estimated LUTs": {
            "Techmap": 3
        },
        "Total Node": {
            "Techmap": 3
        }
    },
    "operators/signed_1bit_asl_wire/k6_frac_N10_frac_chain_mem32K_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/signed_1bit_asl_wire/k6_frac_N10_frac_chain_mem32K_40nm",
            "Synthesis": "operators/signed_1bit_asl_wire/k6_frac_N10_frac_chain_mem32K_40nm"
        },
        "architecture": {
            "Techmap": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
            "Synthesis": "k6_frac_N10_frac_chain_mem32K_40nm.xml"
        },
        "input_blif": {
            "Techmap": "signed_1bit_asl_wire.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "-83.3%",
            "Diff": "-45",
            "Techmap": "9",
            "Synthesis": "54"
        },
        "exec_time(ms)": {
            "Percent%": "-85.5%",
            "Diff": "-71",
            "Techmap": "12",
            "Synthesis": "83"
        },
        "techmap_time(ms)": {
            "Techmap": 1
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "logic element": {
            "Techmap": 2
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "4",
            "Synthesis": "4"
        },
        "Longest Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Average Path": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "2",
            "Synthesis": "2"
        },
        "Estimated LUTs": {
            "Techmap": 2
        },
        "Total Node": {
            "Techmap": 2
        }
    },
    "operators/signed_1bit_asl_wire/no_arch": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/signed_1bit_asl_wire/no_arch",
            "Synthesis": "operators/signed_1bit_asl_wire/no_arch"
        },
        "input_blif": {
            "Techmap": "signed_1bit_asl_wire.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "-75.8%",
            "Diff": "-25",
            "Techmap": "8",
            "Synthesis": "33"
        },
        "exec_time(ms)": {
            "Percent%": "-66.7%",
            "Diff": "-2",
            "Techmap": "1",
            "Synthesis": "3"
        },
        "techmap_time(ms)": {
            "Techmap": 1
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "logic element": {
            "Techmap": 2
        },
        "Longest Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Average Path": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "2",
            "Synthesis": "2"
        },
        "Estimated LUTs": {
            "Techmap": 2
        },
        "Total Node": {
            "Techmap": 2
        }
    },
    "operators/signed_1bit_asr_indexed/k6_frac_N10_frac_chain_mem32K_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/signed_1bit_asr_indexed/k6_frac_N10_frac_chain_mem32K_40nm",
            "Synthesis": "operators/signed_1bit_asr_indexed/k6_frac_N10_frac_chain_mem32K_40nm"
        },
        "architecture": {
            "Techmap": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
            "Synthesis": "k6_frac_N10_frac_chain_mem32K_40nm.xml"
        },
        "input_blif": {
            "Techmap": "signed_1bit_asr_indexed.blif"
        },
        "max_rss(MiB)": {
            "Techmap": 9.1
        },
        "exec_time(ms)": {
            "Techmap": 12.6
        },
        "techmap_time(ms)": {
            "Techmap": 1.1
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "2",
            "Synthesis": "2"
        },
        "logic element": {
            "Techmap": 3
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "4",
            "Synthesis": "4"
        },
        "Longest Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Average Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Estimated LUTs": {
            "Techmap": 3
        },
        "Total Node": {
            "Techmap": 3
        }
    },
    "operators/signed_1bit_asr_indexed/no_arch": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/signed_1bit_asr_indexed/no_arch",
            "Synthesis": "operators/signed_1bit_asr_indexed/no_arch"
        },
        "input_blif": {
            "Techmap": "signed_1bit_asr_indexed.blif"
        },
        "max_rss(MiB)": {
            "Techmap": 8.1
        },
        "exec_time(ms)": {
            "Techmap": 1.6
        },
        "techmap_time(ms)": {
            "Techmap": 1.2
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "2",
            "Synthesis": "2"
        },
        "logic element": {
            "Techmap": 3
        },
        "Longest Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Average Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Estimated LUTs": {
            "Techmap": 3
        },
        "Total Node": {
            "Techmap": 3
        }
    },
    "operators/signed_1bit_asr_wire/k6_frac_N10_frac_chain_mem32K_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/signed_1bit_asr_wire/k6_frac_N10_frac_chain_mem32K_40nm",
            "Synthesis": "operators/signed_1bit_asr_wire/k6_frac_N10_frac_chain_mem32K_40nm"
        },
        "architecture": {
            "Techmap": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
            "Synthesis": "k6_frac_N10_frac_chain_mem32K_40nm.xml"
        },
        "input_blif": {
            "Techmap": "signed_1bit_asr_wire.blif"
        },
        "max_rss(MiB)": {
            "Techmap": 9.1
        },
        "exec_time(ms)": {
            "Techmap": 12.4
        },
        "techmap_time(ms)": {
            "Techmap": 1
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "logic element": {
            "Techmap": 2
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "4",
            "Synthesis": "4"
        },
        "Longest Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Average Path": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "2",
            "Synthesis": "2"
        },
        "Estimated LUTs": {
            "Techmap": 2
        },
        "Total Node": {
            "Techmap": 2
        }
    },
    "operators/signed_1bit_asr_wire/no_arch": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/signed_1bit_asr_wire/no_arch",
            "Synthesis": "operators/signed_1bit_asr_wire/no_arch"
        },
        "input_blif": {
            "Techmap": "signed_1bit_asr_wire.blif"
        },
        "max_rss(MiB)": {
            "Techmap": 8.2
        },
        "exec_time(ms)": {
            "Techmap": 1.3
        },
        "techmap_time(ms)": {
            "Techmap": 1
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "logic element": {
            "Techmap": 2
        },
        "Longest Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Average Path": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "2",
            "Synthesis": "2"
        },
        "Estimated LUTs": {
            "Techmap": 2
        },
        "Total Node": {
            "Techmap": 2
        }
    },
    "operators/signed_1bit_sl_indexed/k6_frac_N10_frac_chain_mem32K_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/signed_1bit_sl_indexed/k6_frac_N10_frac_chain_mem32K_40nm",
            "Synthesis": "operators/signed_1bit_sl_indexed/k6_frac_N10_frac_chain_mem32K_40nm"
        },
        "architecture": {
            "Techmap": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
            "Synthesis": "k6_frac_N10_frac_chain_mem32K_40nm.xml"
        },
        "input_blif": {
            "Techmap": "signed_1bit_sl_indexed.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "-83.3%",
            "Diff": "-45",
            "Techmap": "9",
            "Synthesis": "54"
        },
        "exec_time(ms)": {
            "Percent%": "-86.4%",
            "Diff": "-76",
            "Techmap": "12",
            "Synthesis": "88"
        },
        "techmap_time(ms)": {
            "Techmap": 1.1
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "2",
            "Synthesis": "2"
        },
        "logic element": {
            "Techmap": 3
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "4",
            "Synthesis": "4"
        },
        "Longest Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Average Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Estimated LUTs": {
            "Techmap": 3
        },
        "Total Node": {
            "Techmap": 3
        }
    },
    "operators/signed_1bit_sl_indexed/no_arch": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/signed_1bit_sl_indexed/no_arch",
            "Synthesis": "operators/signed_1bit_sl_indexed/no_arch"
        },
        "input_blif": {
            "Techmap": "signed_1bit_sl_indexed.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "-76.5%",
            "Diff": "-26",
            "Techmap": "8",
            "Synthesis": "34"
        },
        "exec_time(ms)": {
            "Percent%": "-83.3%",
            "Diff": "-5",
            "Techmap": "1",
            "Synthesis": "6"
        },
        "techmap_time(ms)": {
            "Techmap": 1
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "2",
            "Synthesis": "2"
        },
        "logic element": {
            "Techmap": 3
        },
        "Longest Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Average Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Estimated LUTs": {
            "Techmap": 3
        },
        "Total Node": {
            "Techmap": 3
        }
    },
    "operators/signed_1bit_sl_wire/k6_frac_N10_frac_chain_mem32K_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/signed_1bit_sl_wire/k6_frac_N10_frac_chain_mem32K_40nm",
            "Synthesis": "operators/signed_1bit_sl_wire/k6_frac_N10_frac_chain_mem32K_40nm"
        },
        "architecture": {
            "Techmap": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
            "Synthesis": "k6_frac_N10_frac_chain_mem32K_40nm.xml"
        },
        "input_blif": {
            "Techmap": "signed_1bit_sl_wire.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "-83.3%",
            "Diff": "-45",
            "Techmap": "9",
            "Synthesis": "54"
        },
        "exec_time(ms)": {
            "Percent%": "-84.6%",
            "Diff": "-66",
            "Techmap": "12",
            "Synthesis": "78"
        },
        "techmap_time(ms)": {
            "Techmap": 1.1
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "logic element": {
            "Techmap": 2
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "4",
            "Synthesis": "4"
        },
        "Longest Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Average Path": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "2",
            "Synthesis": "2"
        },
        "Estimated LUTs": {
            "Techmap": 2
        },
        "Total Node": {
            "Techmap": 2
        }
    },
    "operators/signed_1bit_sl_wire/no_arch": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/signed_1bit_sl_wire/no_arch",
            "Synthesis": "operators/signed_1bit_sl_wire/no_arch"
        },
        "input_blif": {
            "Techmap": "signed_1bit_sl_wire.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "-75.8%",
            "Diff": "-25",
            "Techmap": "8",
            "Synthesis": "33"
        },
        "exec_time(ms)": {
            "Percent%": "-91.7%",
            "Diff": "-11",
            "Techmap": "1",
            "Synthesis": "12"
        },
        "techmap_time(ms)": {
            "Techmap": 1
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "logic element": {
            "Techmap": 2
        },
        "Longest Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Average Path": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "2",
            "Synthesis": "2"
        },
        "Estimated LUTs": {
            "Techmap": 2
        },
        "Total Node": {
            "Techmap": 2
        }
    },
    "operators/signed_1bit_sr_indexed/k6_frac_N10_frac_chain_mem32K_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/signed_1bit_sr_indexed/k6_frac_N10_frac_chain_mem32K_40nm",
            "Synthesis": "operators/signed_1bit_sr_indexed/k6_frac_N10_frac_chain_mem32K_40nm"
        },
        "architecture": {
            "Techmap": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
            "Synthesis": "k6_frac_N10_frac_chain_mem32K_40nm.xml"
        },
        "input_blif": {
            "Techmap": "signed_1bit_sr_indexed.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "-83.3%",
            "Diff": "-45",
            "Techmap": "9",
            "Synthesis": "54"
        },
        "exec_time(ms)": {
            "Percent%": "-87.1%",
            "Diff": "-81",
            "Techmap": "12",
            "Synthesis": "93"
        },
        "techmap_time(ms)": {
            "Techmap": 1.1
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "2",
            "Synthesis": "2"
        },
        "logic element": {
            "Techmap": 3
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "4",
            "Synthesis": "4"
        },
        "Longest Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Average Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Estimated LUTs": {
            "Techmap": 3
        },
        "Total Node": {
            "Techmap": 3
        }
    },
    "operators/signed_1bit_sr_indexed/no_arch": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/signed_1bit_sr_indexed/no_arch",
            "Synthesis": "operators/signed_1bit_sr_indexed/no_arch"
        },
        "input_blif": {
            "Techmap": "signed_1bit_sr_indexed.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "-76.5%",
            "Diff": "-26",
            "Techmap": "8",
            "Synthesis": "34"
        },
        "exec_time(ms)": {
            "Percent%": "-75.0%",
            "Diff": "-3",
            "Techmap": "1",
            "Synthesis": "4"
        },
        "techmap_time(ms)": {
            "Techmap": 1
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "2",
            "Synthesis": "2"
        },
        "logic element": {
            "Techmap": 3
        },
        "Longest Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Average Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Estimated LUTs": {
            "Techmap": 3
        },
        "Total Node": {
            "Techmap": 3
        }
    },
    "operators/signed_1bit_sr_wire/k6_frac_N10_frac_chain_mem32K_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/signed_1bit_sr_wire/k6_frac_N10_frac_chain_mem32K_40nm",
            "Synthesis": "operators/signed_1bit_sr_wire/k6_frac_N10_frac_chain_mem32K_40nm"
        },
        "architecture": {
            "Techmap": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
            "Synthesis": "k6_frac_N10_frac_chain_mem32K_40nm.xml"
        },
        "input_blif": {
            "Techmap": "signed_1bit_sr_wire.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "-83.3%",
            "Diff": "-45",
            "Techmap": "9",
            "Synthesis": "54"
        },
        "exec_time(ms)": {
            "Percent%": "-82.4%",
            "Diff": "-56",
            "Techmap": "12",
            "Synthesis": "68"
        },
        "techmap_time(ms)": {
            "Techmap": 1
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "logic element": {
            "Techmap": 2
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "4",
            "Synthesis": "4"
        },
        "Longest Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Average Path": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "2",
            "Synthesis": "2"
        },
        "Estimated LUTs": {
            "Techmap": 2
        },
        "Total Node": {
            "Techmap": 2
        }
    },
    "operators/signed_1bit_sr_wire/no_arch": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/signed_1bit_sr_wire/no_arch",
            "Synthesis": "operators/signed_1bit_sr_wire/no_arch"
        },
        "input_blif": {
            "Techmap": "signed_1bit_sr_wire.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "-76.5%",
            "Diff": "-26",
            "Techmap": "8",
            "Synthesis": "34"
        },
        "exec_time(ms)": {
            "Percent%": "-66.7%",
            "Diff": "-2",
            "Techmap": "1",
            "Synthesis": "3"
        },
        "techmap_time(ms)": {
            "Techmap": 1
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "logic element": {
            "Techmap": 2
        },
        "Longest Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Average Path": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "2",
            "Synthesis": "2"
        },
        "Estimated LUTs": {
            "Techmap": 2
        },
        "Total Node": {
            "Techmap": 2
        }
    },
    "operators/signed_2bits_asl_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/signed_2bits_asl_wide/k6_frac_N10_frac_chain_mem32K_40nm",
            "Synthesis": "operators/signed_2bits_asl_wide/k6_frac_N10_frac_chain_mem32K_40nm"
        },
        "architecture": {
            "Techmap": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
            "Synthesis": "k6_frac_N10_frac_chain_mem32K_40nm.xml"
        },
        "input_blif": {
            "Techmap": "signed_2bits_asl_wide.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "-83.3%",
            "Diff": "-45",
            "Techmap": "9",
            "Synthesis": "54"
        },
        "exec_time(ms)": {
            "Percent%": "-86.4%",
            "Diff": "-76",
            "Techmap": "12",
            "Synthesis": "88"
        },
        "techmap_time(ms)": {
            "Techmap": 1.1
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "3",
            "Synthesis": "3"
        },
        "logic element": {
            "Techmap": 5
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "4",
            "Synthesis": "4"
        },
        "Longest Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Average Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Estimated LUTs": {
            "Techmap": 5
        },
        "Total Node": {
            "Techmap": 5
        }
    },
    "operators/signed_2bits_asl_wide/no_arch": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/signed_2bits_asl_wide/no_arch",
            "Synthesis": "operators/signed_2bits_asl_wide/no_arch"
        },
        "input_blif": {
            "Techmap": "signed_2bits_asl_wide.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "-76.5%",
            "Diff": "-26",
            "Techmap": "8",
            "Synthesis": "34"
        },
        "exec_time(ms)": {
            "Percent%": "-75.0%",
            "Diff": "-3",
            "Techmap": "1",
            "Synthesis": "4"
        },
        "techmap_time(ms)": {
            "Techmap": 1.2
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "3",
            "Synthesis": "3"
        },
        "logic element": {
            "Techmap": 5
        },
        "Longest Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Average Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Estimated LUTs": {
            "Techmap": 5
        },
        "Total Node": {
            "Techmap": 5
        }
    },
    "operators/signed_2bits_asr_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/signed_2bits_asr_wide/k6_frac_N10_frac_chain_mem32K_40nm",
            "Synthesis": "operators/signed_2bits_asr_wide/k6_frac_N10_frac_chain_mem32K_40nm"
        },
        "architecture": {
            "Techmap": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
            "Synthesis": "k6_frac_N10_frac_chain_mem32K_40nm.xml"
        },
        "input_blif": {
            "Techmap": "signed_2bits_asr_wide.blif"
        },
        "max_rss(MiB)": {
            "Techmap": 9.1
        },
        "exec_time(ms)": {
            "Techmap": 12.9
        },
        "techmap_time(ms)": {
            "Techmap": 1.2
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "3",
            "Synthesis": "3"
        },
        "logic element": {
            "Techmap": 5
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "4",
            "Synthesis": "4"
        },
        "Longest Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Average Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Estimated LUTs": {
            "Techmap": 5
        },
        "Total Node": {
            "Techmap": 5
        }
    },
    "operators/signed_2bits_asr_wide/no_arch": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/signed_2bits_asr_wide/no_arch",
            "Synthesis": "operators/signed_2bits_asr_wide/no_arch"
        },
        "input_blif": {
            "Techmap": "signed_2bits_asr_wide.blif"
        },
        "max_rss(MiB)": {
            "Techmap": 8.2
        },
        "exec_time(ms)": {
            "Techmap": 1.3
        },
        "techmap_time(ms)": {
            "Techmap": 1
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "3",
            "Synthesis": "3"
        },
        "logic element": {
            "Techmap": 5
        },
        "Longest Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Average Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Estimated LUTs": {
            "Techmap": 5
        },
        "Total Node": {
            "Techmap": 5
        }
    },
    "operators/signed_2bits_sl_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/signed_2bits_sl_wide/k6_frac_N10_frac_chain_mem32K_40nm",
            "Synthesis": "operators/signed_2bits_sl_wide/k6_frac_N10_frac_chain_mem32K_40nm"
        },
        "architecture": {
            "Techmap": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
            "Synthesis": "k6_frac_N10_frac_chain_mem32K_40nm.xml"
        },
        "input_blif": {
            "Techmap": "signed_2bits_sl_wide.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "-83.3%",
            "Diff": "-45",
            "Techmap": "9",
            "Synthesis": "54"
        },
        "exec_time(ms)": {
            "Percent%": "-85.7%",
            "Diff": "-72",
            "Techmap": "12",
            "Synthesis": "84"
        },
        "techmap_time(ms)": {
            "Techmap": 1.1
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "3",
            "Synthesis": "3"
        },
        "logic element": {
            "Techmap": 5
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "4",
            "Synthesis": "4"
        },
        "Longest Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Average Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Estimated LUTs": {
            "Techmap": 5
        },
        "Total Node": {
            "Techmap": 5
        }
    },
    "operators/signed_2bits_sl_wide/no_arch": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/signed_2bits_sl_wide/no_arch",
            "Synthesis": "operators/signed_2bits_sl_wide/no_arch"
        },
        "input_blif": {
            "Techmap": "signed_2bits_sl_wide.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "-76.5%",
            "Diff": "-26",
            "Techmap": "8",
            "Synthesis": "34"
        },
        "exec_time(ms)": {
            "Percent%": "-75.0%",
            "Diff": "-3",
            "Techmap": "1",
            "Synthesis": "4"
        },
        "techmap_time(ms)": {
            "Techmap": 1
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "3",
            "Synthesis": "3"
        },
        "logic element": {
            "Techmap": 5
        },
        "Longest Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Average Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Estimated LUTs": {
            "Techmap": 5
        },
        "Total Node": {
            "Techmap": 5
        }
    },
    "operators/signed_2bits_sr_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/signed_2bits_sr_wide/k6_frac_N10_frac_chain_mem32K_40nm",
            "Synthesis": "operators/signed_2bits_sr_wide/k6_frac_N10_frac_chain_mem32K_40nm"
        },
        "architecture": {
            "Techmap": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
            "Synthesis": "k6_frac_N10_frac_chain_mem32K_40nm.xml"
        },
        "input_blif": {
            "Techmap": "signed_2bits_sr_wide.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "-83.3%",
            "Diff": "-45",
            "Techmap": "9",
            "Synthesis": "54"
        },
        "exec_time(ms)": {
            "Percent%": "-86.4%",
            "Diff": "-76",
            "Techmap": "12",
            "Synthesis": "88"
        },
        "techmap_time(ms)": {
            "Techmap": 1.1
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "3",
            "Synthesis": "3"
        },
        "logic element": {
            "Techmap": 5
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "4",
            "Synthesis": "4"
        },
        "Longest Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Average Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Estimated LUTs": {
            "Techmap": 5
        },
        "Total Node": {
            "Techmap": 5
        }
    },
    "operators/signed_2bits_sr_wide/no_arch": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/signed_2bits_sr_wide/no_arch",
            "Synthesis": "operators/signed_2bits_sr_wide/no_arch"
        },
        "input_blif": {
            "Techmap": "signed_2bits_sr_wide.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "-76.5%",
            "Diff": "-26",
            "Techmap": "8",
            "Synthesis": "34"
        },
        "exec_time(ms)": {
            "Percent%": "-75.0%",
            "Diff": "-3",
            "Techmap": "1",
            "Synthesis": "4"
        },
        "techmap_time(ms)": {
            "Techmap": 1
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "3",
            "Synthesis": "3"
        },
        "logic element": {
            "Techmap": 5
        },
        "Longest Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Average Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Estimated LUTs": {
            "Techmap": 5
        },
        "Total Node": {
            "Techmap": 5
        }
    },
    "operators/signed_64bits_asl_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/signed_64bits_asl_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm",
            "Synthesis": "operators/signed_64bits_asl_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm"
        },
        "architecture": {
            "Techmap": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
            "Synthesis": "k6_frac_N10_frac_chain_mem32K_40nm.xml"
        },
        "input_blif": {
            "Techmap": "signed_64bits_asl_ultra_wide.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "-83.6%",
            "Diff": "-46",
            "Techmap": "9",
            "Synthesis": "55"
        },
        "exec_time(ms)": {
            "Percent%": "-85.3%",
            "Diff": "-81",
            "Techmap": "14",
            "Synthesis": "95"
        },
        "techmap_time(ms)": {
            "Techmap": 2.4
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "65",
            "Synthesis": "65"
        },
        "logic element": {
            "Techmap": 98
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "4",
            "Synthesis": "4"
        },
        "Longest Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Average Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Estimated LUTs": {
            "Techmap": 98
        },
        "Total Node": {
            "Techmap": 98
        }
    },
    "operators/signed_64bits_asl_ultra_wide/no_arch": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/signed_64bits_asl_ultra_wide/no_arch",
            "Synthesis": "operators/signed_64bits_asl_ultra_wide/no_arch"
        },
        "input_blif": {
            "Techmap": "signed_64bits_asl_ultra_wide.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "-77.1%",
            "Diff": "-27",
            "Techmap": "8",
            "Synthesis": "35"
        },
        "exec_time(ms)": {
            "Percent%": "-62.5%",
            "Diff": "-5",
            "Techmap": "3",
            "Synthesis": "8"
        },
        "techmap_time(ms)": {
            "Techmap": 2.3
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "65",
            "Synthesis": "65"
        },
        "logic element": {
            "Techmap": 98
        },
        "Longest Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Average Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Estimated LUTs": {
            "Techmap": 98
        },
        "Total Node": {
            "Techmap": 98
        }
    },
    "operators/signed_64bits_asr_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/signed_64bits_asr_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm",
            "Synthesis": "operators/signed_64bits_asr_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm"
        },
        "architecture": {
            "Techmap": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
            "Synthesis": "k6_frac_N10_frac_chain_mem32K_40nm.xml"
        },
        "input_blif": {
            "Techmap": "signed_64bits_asr_ultra_wide.blif"
        },
        "max_rss(MiB)": {
            "Techmap": 9.6
        },
        "exec_time(ms)": {
            "Techmap": 15.9
        },
        "techmap_time(ms)": {
            "Techmap": 3.4
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "65",
            "Synthesis": "65"
        },
        "logic element": {
            "Techmap": 98
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "4",
            "Synthesis": "4"
        },
        "Longest Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Average Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Estimated LUTs": {
            "Techmap": 98
        },
        "Total Node": {
            "Techmap": 98
        }
    },
    "operators/signed_64bits_asr_ultra_wide/no_arch": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/signed_64bits_asr_ultra_wide/no_arch",
            "Synthesis": "operators/signed_64bits_asr_ultra_wide/no_arch"
        },
        "input_blif": {
            "Techmap": "signed_64bits_asr_ultra_wide.blif"
        },
        "max_rss(MiB)": {
            "Techmap": 8.3
        },
        "exec_time(ms)": {
            "Techmap": 3.6
        },
        "techmap_time(ms)": {
            "Techmap": 2.5
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "65",
            "Synthesis": "65"
        },
        "logic element": {
            "Techmap": 98
        },
        "Longest Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Average Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Estimated LUTs": {
            "Techmap": 98
        },
        "Total Node": {
            "Techmap": 98
        }
    },
    "operators/signed_64bits_sl_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/signed_64bits_sl_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm",
            "Synthesis": "operators/signed_64bits_sl_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm"
        },
        "architecture": {
            "Techmap": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
            "Synthesis": "k6_frac_N10_frac_chain_mem32K_40nm.xml"
        },
        "input_blif": {
            "Techmap": "signed_64bits_sl_ultra_wide.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "-83.6%",
            "Diff": "-46",
            "Techmap": "9",
            "Synthesis": "55"
        },
        "exec_time(ms)": {
            "Percent%": "-85.4%",
            "Diff": "-82",
            "Techmap": "14",
            "Synthesis": "96"
        },
        "techmap_time(ms)": {
            "Techmap": 2.4
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "65",
            "Synthesis": "65"
        },
        "logic element": {
            "Techmap": 98
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "4",
            "Synthesis": "4"
        },
        "Longest Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Average Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Estimated LUTs": {
            "Techmap": 98
        },
        "Total Node": {
            "Techmap": 98
        }
    },
    "operators/signed_64bits_sl_ultra_wide/no_arch": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/signed_64bits_sl_ultra_wide/no_arch",
            "Synthesis": "operators/signed_64bits_sl_ultra_wide/no_arch"
        },
        "input_blif": {
            "Techmap": "signed_64bits_sl_ultra_wide.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "-77.1%",
            "Diff": "-27",
            "Techmap": "8",
            "Synthesis": "35"
        },
        "exec_time(ms)": {
            "Percent%": "-70.0%",
            "Diff": "-7",
            "Techmap": "3",
            "Synthesis": "10"
        },
        "techmap_time(ms)": {
            "Techmap": 2.4
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "65",
            "Synthesis": "65"
        },
        "logic element": {
            "Techmap": 98
        },
        "Longest Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Average Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Estimated LUTs": {
            "Techmap": 98
        },
        "Total Node": {
            "Techmap": 98
        }
    },
    "operators/signed_64bits_sr_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/signed_64bits_sr_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm",
            "Synthesis": "operators/signed_64bits_sr_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm"
        },
        "architecture": {
            "Techmap": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
            "Synthesis": "k6_frac_N10_frac_chain_mem32K_40nm.xml"
        },
        "input_blif": {
            "Techmap": "signed_64bits_sr_ultra_wide.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "-83.6%",
            "Diff": "-46",
            "Techmap": "9",
            "Synthesis": "55"
        },
        "exec_time(ms)": {
            "Percent%": "-85.4%",
            "Diff": "-82",
            "Techmap": "14",
            "Synthesis": "96"
        },
        "techmap_time(ms)": {
            "Techmap": 2.3
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "65",
            "Synthesis": "65"
        },
        "logic element": {
            "Techmap": 98
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "4",
            "Synthesis": "4"
        },
        "Longest Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Average Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Estimated LUTs": {
            "Techmap": 98
        },
        "Total Node": {
            "Techmap": 98
        }
    },
    "operators/signed_64bits_sr_ultra_wide/no_arch": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/signed_64bits_sr_ultra_wide/no_arch",
            "Synthesis": "operators/signed_64bits_sr_ultra_wide/no_arch"
        },
        "input_blif": {
            "Techmap": "signed_64bits_sr_ultra_wide.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "-77.1%",
            "Diff": "-27",
            "Techmap": "8",
            "Synthesis": "35"
        },
        "exec_time(ms)": {
            "Percent%": "-62.5%",
            "Diff": "-5",
            "Techmap": "3",
            "Synthesis": "8"
        },
        "techmap_time(ms)": {
            "Techmap": 2.3
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "65",
            "Synthesis": "65"
        },
        "logic element": {
            "Techmap": 98
        },
        "Longest Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Average Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Estimated LUTs": {
            "Techmap": 98
        },
        "Total Node": {
            "Techmap": 98
        }
    },
    "operators/signed_to_unsigned/k6_frac_N10_frac_chain_mem32K_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/signed_to_unsigned/k6_frac_N10_frac_chain_mem32K_40nm",
            "Synthesis": "operators/signed_to_unsigned/k6_frac_N10_frac_chain_mem32K_40nm"
        },
        "architecture": {
            "Techmap": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
            "Synthesis": "k6_frac_N10_frac_chain_mem32K_40nm.xml"
        },
        "input_blif": {
            "Techmap": "signed_to_unsigned.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "-66.7%",
            "Diff": "-18",
            "Techmap": "9",
            "Synthesis": "27"
        },
        "exec_time(ms)": {
            "Percent%": "-71.2%",
            "Diff": "-37",
            "Techmap": "15",
            "Synthesis": "52"
        },
        "techmap_time(ms)": {
            "Techmap": 2.8
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "128",
            "Synthesis": "128"
        },
        "logic element": {
            "Techmap": 192
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "4",
            "Synthesis": "4"
        },
        "Longest Path": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "3",
            "Synthesis": "3"
        },
        "Average Path": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "3",
            "Synthesis": "3"
        },
        "Estimated LUTs": {
            "Techmap": 192
        },
        "Total Node": {
            "Percent%": "48.8%",
            "Diff": "63",
            "Techmap": "192",
            "Synthesis": "129"
        }
    },
    "operators/signed_to_unsigned/no_arch": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/signed_to_unsigned/no_arch",
            "Synthesis": "operators/signed_to_unsigned/no_arch"
        },
        "input_blif": {
            "Techmap": "signed_to_unsigned.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "-46.7%",
            "Diff": "-7",
            "Techmap": "8",
            "Synthesis": "15"
        },
        "exec_time(ms)": {
            "Percent%": "-60.0%",
            "Diff": "-6",
            "Techmap": "4",
            "Synthesis": "10"
        },
        "techmap_time(ms)": {
            "Techmap": 2.8
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "128",
            "Synthesis": "128"
        },
        "logic element": {
            "Techmap": 192
        },
        "Longest Path": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "3",
            "Synthesis": "3"
        },
        "Average Path": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "3",
            "Synthesis": "3"
        },
        "Estimated LUTs": {
            "Techmap": 192
        },
        "Total Node": {
            "Percent%": "48.8%",
            "Diff": "63",
            "Techmap": "192",
            "Synthesis": "129"
        }
    },
    "operators/signed_variable_asl_indexed/k6_frac_N10_frac_chain_mem32K_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/signed_variable_asl_indexed/k6_frac_N10_frac_chain_mem32K_40nm",
            "Synthesis": "operators/signed_variable_asl_indexed/k6_frac_N10_frac_chain_mem32K_40nm"
        },
        "architecture": {
            "Techmap": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
            "Synthesis": "k6_frac_N10_frac_chain_mem32K_40nm.xml"
        },
        "input_blif": {
            "Techmap": "signed_variable_asl_indexed.blif"
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "3",
            "Synthesis": "3"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "2",
            "Synthesis": "2"
        },
        "logic element": {
            "Percent%": "-33.3%",
            "Diff": "-4",
            "Techmap": "8",
            "Synthesis": "12"
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "4",
            "Synthesis": "4"
        },
        "Longest Path": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Average Path": {
            "Percent%": "25.0%",
            "Diff": "1",
            "Techmap": "5",
            "Synthesis": "4"
        },
        "Estimated LUTs": {
            "Percent%": "-33.3%",
            "Diff": "-4",
            "Techmap": "8",
            "Synthesis": "12"
        },
        "Total Node": {
            "Percent%": "-33.3%",
            "Diff": "-4",
            "Techmap": "8",
            "Synthesis": "12"
        }
    },
    "operators/signed_variable_asl_indexed/no_arch": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/signed_variable_asl_indexed/no_arch",
            "Synthesis": "operators/signed_variable_asl_indexed/no_arch"
        },
        "input_blif": {
            "Techmap": "signed_variable_asl_indexed.blif"
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "3",
            "Synthesis": "3"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "2",
            "Synthesis": "2"
        },
        "logic element": {
            "Percent%": "-33.3%",
            "Diff": "-4",
            "Techmap": "8",
            "Synthesis": "12"
        },
        "Longest Path": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Average Path": {
            "Percent%": "25.0%",
            "Diff": "1",
            "Techmap": "5",
            "Synthesis": "4"
        },
        "Estimated LUTs": {
            "Percent%": "-33.3%",
            "Diff": "-4",
            "Techmap": "8",
            "Synthesis": "12"
        },
        "Total Node": {
            "Percent%": "-33.3%",
            "Diff": "-4",
            "Techmap": "8",
            "Synthesis": "12"
        }
    },
    "operators/signed_variable_asl_int_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/signed_variable_asl_int_wide/k6_frac_N10_frac_chain_mem32K_40nm",
            "Synthesis": "operators/signed_variable_asl_int_wide/k6_frac_N10_frac_chain_mem32K_40nm"
        },
        "architecture": {
            "Techmap": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
            "Synthesis": "k6_frac_N10_frac_chain_mem32K_40nm.xml"
        },
        "input_blif": {
            "Techmap": "signed_variable_asl_int_wide.blif"
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "37",
            "Synthesis": "37"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "32",
            "Synthesis": "32"
        },
        "logic element": {
            "Percent%": "1.0%",
            "Diff": "32",
            "Techmap": "3104",
            "Synthesis": "3072"
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "4",
            "Synthesis": "4"
        },
        "Longest Path": {
            "Percent%": "2.8%",
            "Diff": "1",
            "Techmap": "37",
            "Synthesis": "36"
        },
        "Average Path": {
            "Percent%": "25.0%",
            "Diff": "1",
            "Techmap": "5",
            "Synthesis": "4"
        },
        "Estimated LUTs": {
            "Percent%": "1.0%",
            "Diff": "32",
            "Techmap": "3104",
            "Synthesis": "3072"
        },
        "Total Node": {
            "Percent%": "1.0%",
            "Diff": "32",
            "Techmap": "3104",
            "Synthesis": "3072"
        }
    },
    "operators/signed_variable_asl_int_wide/no_arch": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/signed_variable_asl_int_wide/no_arch",
            "Synthesis": "operators/signed_variable_asl_int_wide/no_arch"
        },
        "input_blif": {
            "Techmap": "signed_variable_asl_int_wide.blif"
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "37",
            "Synthesis": "37"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "32",
            "Synthesis": "32"
        },
        "logic element": {
            "Percent%": "1.0%",
            "Diff": "32",
            "Techmap": "3104",
            "Synthesis": "3072"
        },
        "Longest Path": {
            "Percent%": "2.8%",
            "Diff": "1",
            "Techmap": "37",
            "Synthesis": "36"
        },
        "Average Path": {
            "Percent%": "25.0%",
            "Diff": "1",
            "Techmap": "5",
            "Synthesis": "4"
        },
        "Estimated LUTs": {
            "Percent%": "1.0%",
            "Diff": "32",
            "Techmap": "3104",
            "Synthesis": "3072"
        },
        "Total Node": {
            "Percent%": "1.0%",
            "Diff": "32",
            "Techmap": "3104",
            "Synthesis": "3072"
        }
    },
    "operators/signed_variable_asl_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/signed_variable_asl_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm",
            "Synthesis": "operators/signed_variable_asl_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm"
        },
        "architecture": {
            "Techmap": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
            "Synthesis": "k6_frac_N10_frac_chain_mem32K_40nm.xml"
        },
        "input_blif": {
            "Techmap": "signed_variable_asl_ultra_wide.blif"
        },
        "warnings": {
            "Techmap": [
                "[NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
                "[NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
            ],
            "Synthesis": [
                "signed_variable_asl_ultra_wide.v:2:2 [AST] Odin does not handle signed ports (in)",
                "signed_variable_asl_ultra_wide.v:5:1 [NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
                "signed_variable_asl_ultra_wide.v:5:1 [NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
            ]
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "72",
            "Synthesis": "72"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "65",
            "Synthesis": "65"
        },
        "logic element": {
            "Percent%": "0.5%",
            "Diff": "65",
            "Techmap": "12740",
            "Synthesis": "12675"
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "4",
            "Synthesis": "4"
        },
        "Longest Path": {
            "Percent%": "1.4%",
            "Diff": "1",
            "Techmap": "70",
            "Synthesis": "69"
        },
        "Average Path": {
            "Percent%": "20.0%",
            "Diff": "1",
            "Techmap": "6",
            "Synthesis": "5"
        },
        "Estimated LUTs": {
            "Percent%": "0.5%",
            "Diff": "65",
            "Techmap": "12740",
            "Synthesis": "12675"
        },
        "Total Node": {
            "Percent%": "0.5%",
            "Diff": "65",
            "Techmap": "12740",
            "Synthesis": "12675"
        }
    },
    "operators/signed_variable_asl_ultra_wide/no_arch": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/signed_variable_asl_ultra_wide/no_arch",
            "Synthesis": "operators/signed_variable_asl_ultra_wide/no_arch"
        },
        "input_blif": {
            "Techmap": "signed_variable_asl_ultra_wide.blif"
        },
        "warnings": {
            "Techmap": [
                "[NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
                "[NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
            ],
            "Synthesis": [
                "signed_variable_asl_ultra_wide.v:2:2 [AST] Odin does not handle signed ports (in)",
                "signed_variable_asl_ultra_wide.v:5:1 [NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
                "signed_variable_asl_ultra_wide.v:5:1 [NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
            ]
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "72",
            "Synthesis": "72"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "65",
            "Synthesis": "65"
        },
        "logic element": {
            "Percent%": "0.5%",
            "Diff": "65",
            "Techmap": "12740",
            "Synthesis": "12675"
        },
        "Longest Path": {
            "Percent%": "1.4%",
            "Diff": "1",
            "Techmap": "70",
            "Synthesis": "69"
        },
        "Average Path": {
            "Percent%": "20.0%",
            "Diff": "1",
            "Techmap": "6",
            "Synthesis": "5"
        },
        "Estimated LUTs": {
            "Percent%": "0.5%",
            "Diff": "65",
            "Techmap": "12740",
            "Synthesis": "12675"
        },
        "Total Node": {
            "Percent%": "0.5%",
            "Diff": "65",
            "Techmap": "12740",
            "Synthesis": "12675"
        }
    },
    "operators/signed_variable_asl_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/signed_variable_asl_wide/k6_frac_N10_frac_chain_mem32K_40nm",
            "Synthesis": "operators/signed_variable_asl_wide/k6_frac_N10_frac_chain_mem32K_40nm"
        },
        "architecture": {
            "Techmap": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
            "Synthesis": "k6_frac_N10_frac_chain_mem32K_40nm.xml"
        },
        "input_blif": {
            "Techmap": "signed_variable_asl_wide.blif"
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "5",
            "Synthesis": "5"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "3",
            "Synthesis": "3"
        },
        "logic element": {
            "Percent%": "11.1%",
            "Diff": "3",
            "Techmap": "30",
            "Synthesis": "27"
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "4",
            "Synthesis": "4"
        },
        "Longest Path": {
            "Percent%": "14.3%",
            "Diff": "1",
            "Techmap": "8",
            "Synthesis": "7"
        },
        "Average Path": {
            "Percent%": "25.0%",
            "Diff": "1",
            "Techmap": "5",
            "Synthesis": "4"
        },
        "Estimated LUTs": {
            "Percent%": "11.1%",
            "Diff": "3",
            "Techmap": "30",
            "Synthesis": "27"
        },
        "Total Node": {
            "Percent%": "11.1%",
            "Diff": "3",
            "Techmap": "30",
            "Synthesis": "27"
        }
    },
    "operators/signed_variable_asl_wide/no_arch": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/signed_variable_asl_wide/no_arch",
            "Synthesis": "operators/signed_variable_asl_wide/no_arch"
        },
        "input_blif": {
            "Techmap": "signed_variable_asl_wide.blif"
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "5",
            "Synthesis": "5"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "3",
            "Synthesis": "3"
        },
        "logic element": {
            "Percent%": "11.1%",
            "Diff": "3",
            "Techmap": "30",
            "Synthesis": "27"
        },
        "Longest Path": {
            "Percent%": "14.3%",
            "Diff": "1",
            "Techmap": "8",
            "Synthesis": "7"
        },
        "Average Path": {
            "Percent%": "25.0%",
            "Diff": "1",
            "Techmap": "5",
            "Synthesis": "4"
        },
        "Estimated LUTs": {
            "Percent%": "11.1%",
            "Diff": "3",
            "Techmap": "30",
            "Synthesis": "27"
        },
        "Total Node": {
            "Percent%": "11.1%",
            "Diff": "3",
            "Techmap": "30",
            "Synthesis": "27"
        }
    },
    "operators/signed_variable_asl_wire/k6_frac_N10_frac_chain_mem32K_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/signed_variable_asl_wire/k6_frac_N10_frac_chain_mem32K_40nm",
            "Synthesis": "operators/signed_variable_asl_wire/k6_frac_N10_frac_chain_mem32K_40nm"
        },
        "architecture": {
            "Techmap": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
            "Synthesis": "k6_frac_N10_frac_chain_mem32K_40nm.xml"
        },
        "input_blif": {
            "Techmap": "signed_variable_asl_wire.blif"
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "2",
            "Synthesis": "2"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "logic element": {
            "Percent%": "33.3%",
            "Diff": "1",
            "Techmap": "4",
            "Synthesis": "3"
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "4",
            "Synthesis": "4"
        },
        "Longest Path": {
            "Percent%": "20.0%",
            "Diff": "1",
            "Techmap": "6",
            "Synthesis": "5"
        },
        "Average Path": {
            "Percent%": "25.0%",
            "Diff": "1",
            "Techmap": "5",
            "Synthesis": "4"
        },
        "Estimated LUTs": {
            "Percent%": "33.3%",
            "Diff": "1",
            "Techmap": "4",
            "Synthesis": "3"
        },
        "Total Node": {
            "Percent%": "33.3%",
            "Diff": "1",
            "Techmap": "4",
            "Synthesis": "3"
        }
    },
    "operators/signed_variable_asl_wire/no_arch": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/signed_variable_asl_wire/no_arch",
            "Synthesis": "operators/signed_variable_asl_wire/no_arch"
        },
        "input_blif": {
            "Techmap": "signed_variable_asl_wire.blif"
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "2",
            "Synthesis": "2"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "logic element": {
            "Percent%": "33.3%",
            "Diff": "1",
            "Techmap": "4",
            "Synthesis": "3"
        },
        "Longest Path": {
            "Percent%": "20.0%",
            "Diff": "1",
            "Techmap": "6",
            "Synthesis": "5"
        },
        "Average Path": {
            "Percent%": "25.0%",
            "Diff": "1",
            "Techmap": "5",
            "Synthesis": "4"
        },
        "Estimated LUTs": {
            "Percent%": "33.3%",
            "Diff": "1",
            "Techmap": "4",
            "Synthesis": "3"
        },
        "Total Node": {
            "Percent%": "33.3%",
            "Diff": "1",
            "Techmap": "4",
            "Synthesis": "3"
        }
    },
    "operators/signed_variable_asr_indexed/k6_frac_N10_frac_chain_mem32K_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/signed_variable_asr_indexed/k6_frac_N10_frac_chain_mem32K_40nm",
            "Synthesis": "operators/signed_variable_asr_indexed/k6_frac_N10_frac_chain_mem32K_40nm"
        },
        "architecture": {
            "Techmap": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
            "Synthesis": "k6_frac_N10_frac_chain_mem32K_40nm.xml"
        },
        "input_blif": {
            "Techmap": "signed_variable_asr_indexed.blif"
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "3",
            "Synthesis": "3"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "2",
            "Synthesis": "2"
        },
        "logic element": {
            "Percent%": "33.3%",
            "Diff": "2",
            "Techmap": "8",
            "Synthesis": "6"
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "4",
            "Synthesis": "4"
        },
        "Longest Path": {
            "Percent%": "20.0%",
            "Diff": "1",
            "Techmap": "6",
            "Synthesis": "5"
        },
        "Average Path": {
            "Percent%": "25.0%",
            "Diff": "1",
            "Techmap": "5",
            "Synthesis": "4"
        },
        "Estimated LUTs": {
            "Percent%": "33.3%",
            "Diff": "2",
            "Techmap": "8",
            "Synthesis": "6"
        },
        "Total Node": {
            "Percent%": "33.3%",
            "Diff": "2",
            "Techmap": "8",
            "Synthesis": "6"
        }
    },
    "operators/signed_variable_asr_indexed/no_arch": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/signed_variable_asr_indexed/no_arch",
            "Synthesis": "operators/signed_variable_asr_indexed/no_arch"
        },
        "input_blif": {
            "Techmap": "signed_variable_asr_indexed.blif"
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "3",
            "Synthesis": "3"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "2",
            "Synthesis": "2"
        },
        "logic element": {
            "Percent%": "33.3%",
            "Diff": "2",
            "Techmap": "8",
            "Synthesis": "6"
        },
        "Longest Path": {
            "Percent%": "20.0%",
            "Diff": "1",
            "Techmap": "6",
            "Synthesis": "5"
        },
        "Average Path": {
            "Percent%": "25.0%",
            "Diff": "1",
            "Techmap": "5",
            "Synthesis": "4"
        },
        "Estimated LUTs": {
            "Percent%": "33.3%",
            "Diff": "2",
            "Techmap": "8",
            "Synthesis": "6"
        },
        "Total Node": {
            "Percent%": "33.3%",
            "Diff": "2",
            "Techmap": "8",
            "Synthesis": "6"
        }
    },
    "operators/signed_variable_asr_int_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/signed_variable_asr_int_wide/k6_frac_N10_frac_chain_mem32K_40nm",
            "Synthesis": "operators/signed_variable_asr_int_wide/k6_frac_N10_frac_chain_mem32K_40nm"
        },
        "architecture": {
            "Techmap": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
            "Synthesis": "k6_frac_N10_frac_chain_mem32K_40nm.xml"
        },
        "input_blif": {
            "Techmap": "signed_variable_asr_int_wide.blif"
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "37",
            "Synthesis": "37"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "32",
            "Synthesis": "32"
        },
        "logic element": {
            "Percent%": "1.0%",
            "Diff": "32",
            "Techmap": "3104",
            "Synthesis": "3072"
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "4",
            "Synthesis": "4"
        },
        "Longest Path": {
            "Percent%": "2.8%",
            "Diff": "1",
            "Techmap": "37",
            "Synthesis": "36"
        },
        "Average Path": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "5",
            "Synthesis": "5"
        },
        "Estimated LUTs": {
            "Percent%": "1.0%",
            "Diff": "32",
            "Techmap": "3104",
            "Synthesis": "3072"
        },
        "Total Node": {
            "Percent%": "1.0%",
            "Diff": "32",
            "Techmap": "3104",
            "Synthesis": "3072"
        }
    },
    "operators/signed_variable_asr_int_wide/no_arch": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/signed_variable_asr_int_wide/no_arch",
            "Synthesis": "operators/signed_variable_asr_int_wide/no_arch"
        },
        "input_blif": {
            "Techmap": "signed_variable_asr_int_wide.blif"
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "37",
            "Synthesis": "37"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "32",
            "Synthesis": "32"
        },
        "logic element": {
            "Percent%": "1.0%",
            "Diff": "32",
            "Techmap": "3104",
            "Synthesis": "3072"
        },
        "Longest Path": {
            "Percent%": "2.8%",
            "Diff": "1",
            "Techmap": "37",
            "Synthesis": "36"
        },
        "Average Path": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "5",
            "Synthesis": "5"
        },
        "Estimated LUTs": {
            "Percent%": "1.0%",
            "Diff": "32",
            "Techmap": "3104",
            "Synthesis": "3072"
        },
        "Total Node": {
            "Percent%": "1.0%",
            "Diff": "32",
            "Techmap": "3104",
            "Synthesis": "3072"
        }
    },
    "operators/signed_variable_asr_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/signed_variable_asr_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm",
            "Synthesis": "operators/signed_variable_asr_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm"
        },
        "architecture": {
            "Techmap": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
            "Synthesis": "k6_frac_N10_frac_chain_mem32K_40nm.xml"
        },
        "input_blif": {
            "Techmap": "signed_variable_asr_ultra_wide.blif"
        },
        "warnings": {
            "Techmap": [
                "[NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
                "[NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
            ],
            "Synthesis": [
                "signed_variable_asr_ultra_wide.v:2:2 [AST] Odin does not handle signed ports (in)",
                "signed_variable_asr_ultra_wide.v:5:1 [NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
                "signed_variable_asr_ultra_wide.v:5:1 [NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
            ]
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "72",
            "Synthesis": "72"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "65",
            "Synthesis": "65"
        },
        "logic element": {
            "Percent%": "0.5%",
            "Diff": "65",
            "Techmap": "12740",
            "Synthesis": "12675"
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "4",
            "Synthesis": "4"
        },
        "Longest Path": {
            "Percent%": "1.4%",
            "Diff": "1",
            "Techmap": "70",
            "Synthesis": "69"
        },
        "Average Path": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Estimated LUTs": {
            "Percent%": "0.5%",
            "Diff": "65",
            "Techmap": "12740",
            "Synthesis": "12675"
        },
        "Total Node": {
            "Percent%": "0.5%",
            "Diff": "65",
            "Techmap": "12740",
            "Synthesis": "12675"
        }
    },
    "operators/signed_variable_asr_ultra_wide/no_arch": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/signed_variable_asr_ultra_wide/no_arch",
            "Synthesis": "operators/signed_variable_asr_ultra_wide/no_arch"
        },
        "input_blif": {
            "Techmap": "signed_variable_asr_ultra_wide.blif"
        },
        "warnings": {
            "Techmap": [
                "[NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
                "[NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
            ],
            "Synthesis": [
                "signed_variable_asr_ultra_wide.v:2:2 [AST] Odin does not handle signed ports (in)",
                "signed_variable_asr_ultra_wide.v:5:1 [NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
                "signed_variable_asr_ultra_wide.v:5:1 [NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
            ]
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "72",
            "Synthesis": "72"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "65",
            "Synthesis": "65"
        },
        "logic element": {
            "Percent%": "0.5%",
            "Diff": "65",
            "Techmap": "12740",
            "Synthesis": "12675"
        },
        "Longest Path": {
            "Percent%": "1.4%",
            "Diff": "1",
            "Techmap": "70",
            "Synthesis": "69"
        },
        "Average Path": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Estimated LUTs": {
            "Percent%": "0.5%",
            "Diff": "65",
            "Techmap": "12740",
            "Synthesis": "12675"
        },
        "Total Node": {
            "Percent%": "0.5%",
            "Diff": "65",
            "Techmap": "12740",
            "Synthesis": "12675"
        }
    },
    "operators/signed_variable_asr_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/signed_variable_asr_wide/k6_frac_N10_frac_chain_mem32K_40nm",
            "Synthesis": "operators/signed_variable_asr_wide/k6_frac_N10_frac_chain_mem32K_40nm"
        },
        "architecture": {
            "Techmap": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
            "Synthesis": "k6_frac_N10_frac_chain_mem32K_40nm.xml"
        },
        "input_blif": {
            "Techmap": "signed_variable_asr_wide.blif"
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "5",
            "Synthesis": "5"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "3",
            "Synthesis": "3"
        },
        "logic element": {
            "Percent%": "11.1%",
            "Diff": "3",
            "Techmap": "30",
            "Synthesis": "27"
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "4",
            "Synthesis": "4"
        },
        "Longest Path": {
            "Percent%": "14.3%",
            "Diff": "1",
            "Techmap": "8",
            "Synthesis": "7"
        },
        "Average Path": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "5",
            "Synthesis": "5"
        },
        "Estimated LUTs": {
            "Percent%": "11.1%",
            "Diff": "3",
            "Techmap": "30",
            "Synthesis": "27"
        },
        "Total Node": {
            "Percent%": "11.1%",
            "Diff": "3",
            "Techmap": "30",
            "Synthesis": "27"
        }
    },
    "operators/signed_variable_asr_wide/no_arch": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/signed_variable_asr_wide/no_arch",
            "Synthesis": "operators/signed_variable_asr_wide/no_arch"
        },
        "input_blif": {
            "Techmap": "signed_variable_asr_wide.blif"
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "5",
            "Synthesis": "5"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "3",
            "Synthesis": "3"
        },
        "logic element": {
            "Percent%": "11.1%",
            "Diff": "3",
            "Techmap": "30",
            "Synthesis": "27"
        },
        "Longest Path": {
            "Percent%": "14.3%",
            "Diff": "1",
            "Techmap": "8",
            "Synthesis": "7"
        },
        "Average Path": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "5",
            "Synthesis": "5"
        },
        "Estimated LUTs": {
            "Percent%": "11.1%",
            "Diff": "3",
            "Techmap": "30",
            "Synthesis": "27"
        },
        "Total Node": {
            "Percent%": "11.1%",
            "Diff": "3",
            "Techmap": "30",
            "Synthesis": "27"
        }
    },
    "operators/signed_variable_asr_wire/k6_frac_N10_frac_chain_mem32K_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/signed_variable_asr_wire/k6_frac_N10_frac_chain_mem32K_40nm",
            "Synthesis": "operators/signed_variable_asr_wire/k6_frac_N10_frac_chain_mem32K_40nm"
        },
        "architecture": {
            "Techmap": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
            "Synthesis": "k6_frac_N10_frac_chain_mem32K_40nm.xml"
        },
        "input_blif": {
            "Techmap": "signed_variable_asr_wire.blif"
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "2",
            "Synthesis": "2"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "logic element": {
            "Percent%": "33.3%",
            "Diff": "1",
            "Techmap": "4",
            "Synthesis": "3"
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "4",
            "Synthesis": "4"
        },
        "Longest Path": {
            "Percent%": "20.0%",
            "Diff": "1",
            "Techmap": "6",
            "Synthesis": "5"
        },
        "Average Path": {
            "Percent%": "25.0%",
            "Diff": "1",
            "Techmap": "5",
            "Synthesis": "4"
        },
        "Estimated LUTs": {
            "Percent%": "33.3%",
            "Diff": "1",
            "Techmap": "4",
            "Synthesis": "3"
        },
        "Total Node": {
            "Percent%": "33.3%",
            "Diff": "1",
            "Techmap": "4",
            "Synthesis": "3"
        }
    },
    "operators/signed_variable_asr_wire/no_arch": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/signed_variable_asr_wire/no_arch",
            "Synthesis": "operators/signed_variable_asr_wire/no_arch"
        },
        "input_blif": {
            "Techmap": "signed_variable_asr_wire.blif"
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "2",
            "Synthesis": "2"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "logic element": {
            "Percent%": "33.3%",
            "Diff": "1",
            "Techmap": "4",
            "Synthesis": "3"
        },
        "Longest Path": {
            "Percent%": "20.0%",
            "Diff": "1",
            "Techmap": "6",
            "Synthesis": "5"
        },
        "Average Path": {
            "Percent%": "25.0%",
            "Diff": "1",
            "Techmap": "5",
            "Synthesis": "4"
        },
        "Estimated LUTs": {
            "Percent%": "33.3%",
            "Diff": "1",
            "Techmap": "4",
            "Synthesis": "3"
        },
        "Total Node": {
            "Percent%": "33.3%",
            "Diff": "1",
            "Techmap": "4",
            "Synthesis": "3"
        }
    },
    "operators/signed_variable_sl_indexed/k6_frac_N10_frac_chain_mem32K_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/signed_variable_sl_indexed/k6_frac_N10_frac_chain_mem32K_40nm",
            "Synthesis": "operators/signed_variable_sl_indexed/k6_frac_N10_frac_chain_mem32K_40nm"
        },
        "architecture": {
            "Techmap": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
            "Synthesis": "k6_frac_N10_frac_chain_mem32K_40nm.xml"
        },
        "input_blif": {
            "Techmap": "signed_variable_sl_indexed.blif"
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "3",
            "Synthesis": "3"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "2",
            "Synthesis": "2"
        },
        "logic element": {
            "Percent%": "-33.3%",
            "Diff": "-4",
            "Techmap": "8",
            "Synthesis": "12"
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "4",
            "Synthesis": "4"
        },
        "Longest Path": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Average Path": {
            "Percent%": "25.0%",
            "Diff": "1",
            "Techmap": "5",
            "Synthesis": "4"
        },
        "Estimated LUTs": {
            "Percent%": "-33.3%",
            "Diff": "-4",
            "Techmap": "8",
            "Synthesis": "12"
        },
        "Total Node": {
            "Percent%": "-33.3%",
            "Diff": "-4",
            "Techmap": "8",
            "Synthesis": "12"
        }
    },
    "operators/signed_variable_sl_indexed/no_arch": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/signed_variable_sl_indexed/no_arch",
            "Synthesis": "operators/signed_variable_sl_indexed/no_arch"
        },
        "input_blif": {
            "Techmap": "signed_variable_sl_indexed.blif"
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "3",
            "Synthesis": "3"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "2",
            "Synthesis": "2"
        },
        "logic element": {
            "Percent%": "-33.3%",
            "Diff": "-4",
            "Techmap": "8",
            "Synthesis": "12"
        },
        "Longest Path": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Average Path": {
            "Percent%": "25.0%",
            "Diff": "1",
            "Techmap": "5",
            "Synthesis": "4"
        },
        "Estimated LUTs": {
            "Percent%": "-33.3%",
            "Diff": "-4",
            "Techmap": "8",
            "Synthesis": "12"
        },
        "Total Node": {
            "Percent%": "-33.3%",
            "Diff": "-4",
            "Techmap": "8",
            "Synthesis": "12"
        }
    },
    "operators/signed_variable_sl_int_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/signed_variable_sl_int_wide/k6_frac_N10_frac_chain_mem32K_40nm",
            "Synthesis": "operators/signed_variable_sl_int_wide/k6_frac_N10_frac_chain_mem32K_40nm"
        },
        "architecture": {
            "Techmap": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
            "Synthesis": "k6_frac_N10_frac_chain_mem32K_40nm.xml"
        },
        "input_blif": {
            "Techmap": "signed_variable_sl_int_wide.blif"
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "37",
            "Synthesis": "37"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "32",
            "Synthesis": "32"
        },
        "logic element": {
            "Percent%": "1.0%",
            "Diff": "32",
            "Techmap": "3104",
            "Synthesis": "3072"
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "4",
            "Synthesis": "4"
        },
        "Longest Path": {
            "Percent%": "2.8%",
            "Diff": "1",
            "Techmap": "37",
            "Synthesis": "36"
        },
        "Average Path": {
            "Percent%": "25.0%",
            "Diff": "1",
            "Techmap": "5",
            "Synthesis": "4"
        },
        "Estimated LUTs": {
            "Percent%": "1.0%",
            "Diff": "32",
            "Techmap": "3104",
            "Synthesis": "3072"
        },
        "Total Node": {
            "Percent%": "1.0%",
            "Diff": "32",
            "Techmap": "3104",
            "Synthesis": "3072"
        }
    },
    "operators/signed_variable_sl_int_wide/no_arch": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/signed_variable_sl_int_wide/no_arch",
            "Synthesis": "operators/signed_variable_sl_int_wide/no_arch"
        },
        "input_blif": {
            "Techmap": "signed_variable_sl_int_wide.blif"
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "37",
            "Synthesis": "37"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "32",
            "Synthesis": "32"
        },
        "logic element": {
            "Percent%": "1.0%",
            "Diff": "32",
            "Techmap": "3104",
            "Synthesis": "3072"
        },
        "Longest Path": {
            "Percent%": "2.8%",
            "Diff": "1",
            "Techmap": "37",
            "Synthesis": "36"
        },
        "Average Path": {
            "Percent%": "25.0%",
            "Diff": "1",
            "Techmap": "5",
            "Synthesis": "4"
        },
        "Estimated LUTs": {
            "Percent%": "1.0%",
            "Diff": "32",
            "Techmap": "3104",
            "Synthesis": "3072"
        },
        "Total Node": {
            "Percent%": "1.0%",
            "Diff": "32",
            "Techmap": "3104",
            "Synthesis": "3072"
        }
    },
    "operators/signed_variable_sl_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/signed_variable_sl_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm",
            "Synthesis": "operators/signed_variable_sl_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm"
        },
        "architecture": {
            "Techmap": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
            "Synthesis": "k6_frac_N10_frac_chain_mem32K_40nm.xml"
        },
        "input_blif": {
            "Techmap": "signed_variable_sl_ultra_wide.blif"
        },
        "warnings": {
            "Techmap": [
                "[NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
                "[NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
            ],
            "Synthesis": [
                "signed_variable_sl_ultra_wide.v:2:2 [AST] Odin does not handle signed ports (in)",
                "signed_variable_sl_ultra_wide.v:5:1 [NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
                "signed_variable_sl_ultra_wide.v:5:1 [NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
            ]
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "72",
            "Synthesis": "72"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "65",
            "Synthesis": "65"
        },
        "logic element": {
            "Percent%": "0.5%",
            "Diff": "65",
            "Techmap": "12740",
            "Synthesis": "12675"
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "4",
            "Synthesis": "4"
        },
        "Longest Path": {
            "Percent%": "1.4%",
            "Diff": "1",
            "Techmap": "70",
            "Synthesis": "69"
        },
        "Average Path": {
            "Percent%": "20.0%",
            "Diff": "1",
            "Techmap": "6",
            "Synthesis": "5"
        },
        "Estimated LUTs": {
            "Percent%": "0.5%",
            "Diff": "65",
            "Techmap": "12740",
            "Synthesis": "12675"
        },
        "Total Node": {
            "Percent%": "0.5%",
            "Diff": "65",
            "Techmap": "12740",
            "Synthesis": "12675"
        }
    },
    "operators/signed_variable_sl_ultra_wide/no_arch": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/signed_variable_sl_ultra_wide/no_arch",
            "Synthesis": "operators/signed_variable_sl_ultra_wide/no_arch"
        },
        "input_blif": {
            "Techmap": "signed_variable_sl_ultra_wide.blif"
        },
        "warnings": {
            "Techmap": [
                "[NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
                "[NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
            ],
            "Synthesis": [
                "signed_variable_sl_ultra_wide.v:2:2 [AST] Odin does not handle signed ports (in)",
                "signed_variable_sl_ultra_wide.v:5:1 [NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
                "signed_variable_sl_ultra_wide.v:5:1 [NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
            ]
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "72",
            "Synthesis": "72"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "65",
            "Synthesis": "65"
        },
        "logic element": {
            "Percent%": "0.5%",
            "Diff": "65",
            "Techmap": "12740",
            "Synthesis": "12675"
        },
        "Longest Path": {
            "Percent%": "1.4%",
            "Diff": "1",
            "Techmap": "70",
            "Synthesis": "69"
        },
        "Average Path": {
            "Percent%": "20.0%",
            "Diff": "1",
            "Techmap": "6",
            "Synthesis": "5"
        },
        "Estimated LUTs": {
            "Percent%": "0.5%",
            "Diff": "65",
            "Techmap": "12740",
            "Synthesis": "12675"
        },
        "Total Node": {
            "Percent%": "0.5%",
            "Diff": "65",
            "Techmap": "12740",
            "Synthesis": "12675"
        }
    },
    "operators/signed_variable_sl_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/signed_variable_sl_wide/k6_frac_N10_frac_chain_mem32K_40nm",
            "Synthesis": "operators/signed_variable_sl_wide/k6_frac_N10_frac_chain_mem32K_40nm"
        },
        "architecture": {
            "Techmap": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
            "Synthesis": "k6_frac_N10_frac_chain_mem32K_40nm.xml"
        },
        "input_blif": {
            "Techmap": "signed_variable_sl_wide.blif"
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "5",
            "Synthesis": "5"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "3",
            "Synthesis": "3"
        },
        "logic element": {
            "Percent%": "11.1%",
            "Diff": "3",
            "Techmap": "30",
            "Synthesis": "27"
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "4",
            "Synthesis": "4"
        },
        "Longest Path": {
            "Percent%": "14.3%",
            "Diff": "1",
            "Techmap": "8",
            "Synthesis": "7"
        },
        "Average Path": {
            "Percent%": "25.0%",
            "Diff": "1",
            "Techmap": "5",
            "Synthesis": "4"
        },
        "Estimated LUTs": {
            "Percent%": "11.1%",
            "Diff": "3",
            "Techmap": "30",
            "Synthesis": "27"
        },
        "Total Node": {
            "Percent%": "11.1%",
            "Diff": "3",
            "Techmap": "30",
            "Synthesis": "27"
        }
    },
    "operators/signed_variable_sl_wide/no_arch": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/signed_variable_sl_wide/no_arch",
            "Synthesis": "operators/signed_variable_sl_wide/no_arch"
        },
        "input_blif": {
            "Techmap": "signed_variable_sl_wide.blif"
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "5",
            "Synthesis": "5"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "3",
            "Synthesis": "3"
        },
        "logic element": {
            "Percent%": "11.1%",
            "Diff": "3",
            "Techmap": "30",
            "Synthesis": "27"
        },
        "Longest Path": {
            "Percent%": "14.3%",
            "Diff": "1",
            "Techmap": "8",
            "Synthesis": "7"
        },
        "Average Path": {
            "Percent%": "25.0%",
            "Diff": "1",
            "Techmap": "5",
            "Synthesis": "4"
        },
        "Estimated LUTs": {
            "Percent%": "11.1%",
            "Diff": "3",
            "Techmap": "30",
            "Synthesis": "27"
        },
        "Total Node": {
            "Percent%": "11.1%",
            "Diff": "3",
            "Techmap": "30",
            "Synthesis": "27"
        }
    },
    "operators/signed_variable_sl_wire/k6_frac_N10_frac_chain_mem32K_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/signed_variable_sl_wire/k6_frac_N10_frac_chain_mem32K_40nm",
            "Synthesis": "operators/signed_variable_sl_wire/k6_frac_N10_frac_chain_mem32K_40nm"
        },
        "architecture": {
            "Techmap": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
            "Synthesis": "k6_frac_N10_frac_chain_mem32K_40nm.xml"
        },
        "input_blif": {
            "Techmap": "signed_variable_sl_wire.blif"
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "2",
            "Synthesis": "2"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "logic element": {
            "Percent%": "33.3%",
            "Diff": "1",
            "Techmap": "4",
            "Synthesis": "3"
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "4",
            "Synthesis": "4"
        },
        "Longest Path": {
            "Percent%": "20.0%",
            "Diff": "1",
            "Techmap": "6",
            "Synthesis": "5"
        },
        "Average Path": {
            "Percent%": "25.0%",
            "Diff": "1",
            "Techmap": "5",
            "Synthesis": "4"
        },
        "Estimated LUTs": {
            "Percent%": "33.3%",
            "Diff": "1",
            "Techmap": "4",
            "Synthesis": "3"
        },
        "Total Node": {
            "Percent%": "33.3%",
            "Diff": "1",
            "Techmap": "4",
            "Synthesis": "3"
        }
    },
    "operators/signed_variable_sl_wire/no_arch": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/signed_variable_sl_wire/no_arch",
            "Synthesis": "operators/signed_variable_sl_wire/no_arch"
        },
        "input_blif": {
            "Techmap": "signed_variable_sl_wire.blif"
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "2",
            "Synthesis": "2"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "logic element": {
            "Percent%": "33.3%",
            "Diff": "1",
            "Techmap": "4",
            "Synthesis": "3"
        },
        "Longest Path": {
            "Percent%": "20.0%",
            "Diff": "1",
            "Techmap": "6",
            "Synthesis": "5"
        },
        "Average Path": {
            "Percent%": "25.0%",
            "Diff": "1",
            "Techmap": "5",
            "Synthesis": "4"
        },
        "Estimated LUTs": {
            "Percent%": "33.3%",
            "Diff": "1",
            "Techmap": "4",
            "Synthesis": "3"
        },
        "Total Node": {
            "Percent%": "33.3%",
            "Diff": "1",
            "Techmap": "4",
            "Synthesis": "3"
        }
    },
    "operators/signed_variable_sr_indexed/k6_frac_N10_frac_chain_mem32K_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/signed_variable_sr_indexed/k6_frac_N10_frac_chain_mem32K_40nm",
            "Synthesis": "operators/signed_variable_sr_indexed/k6_frac_N10_frac_chain_mem32K_40nm"
        },
        "architecture": {
            "Techmap": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
            "Synthesis": "k6_frac_N10_frac_chain_mem32K_40nm.xml"
        },
        "input_blif": {
            "Techmap": "signed_variable_sr_indexed.blif"
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "3",
            "Synthesis": "3"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "2",
            "Synthesis": "2"
        },
        "logic element": {
            "Percent%": "33.3%",
            "Diff": "2",
            "Techmap": "8",
            "Synthesis": "6"
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "4",
            "Synthesis": "4"
        },
        "Longest Path": {
            "Percent%": "20.0%",
            "Diff": "1",
            "Techmap": "6",
            "Synthesis": "5"
        },
        "Average Path": {
            "Percent%": "25.0%",
            "Diff": "1",
            "Techmap": "5",
            "Synthesis": "4"
        },
        "Estimated LUTs": {
            "Percent%": "33.3%",
            "Diff": "2",
            "Techmap": "8",
            "Synthesis": "6"
        },
        "Total Node": {
            "Percent%": "33.3%",
            "Diff": "2",
            "Techmap": "8",
            "Synthesis": "6"
        }
    },
    "operators/signed_variable_sr_indexed/no_arch": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/signed_variable_sr_indexed/no_arch",
            "Synthesis": "operators/signed_variable_sr_indexed/no_arch"
        },
        "input_blif": {
            "Techmap": "signed_variable_sr_indexed.blif"
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "3",
            "Synthesis": "3"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "2",
            "Synthesis": "2"
        },
        "logic element": {
            "Percent%": "33.3%",
            "Diff": "2",
            "Techmap": "8",
            "Synthesis": "6"
        },
        "Longest Path": {
            "Percent%": "20.0%",
            "Diff": "1",
            "Techmap": "6",
            "Synthesis": "5"
        },
        "Average Path": {
            "Percent%": "25.0%",
            "Diff": "1",
            "Techmap": "5",
            "Synthesis": "4"
        },
        "Estimated LUTs": {
            "Percent%": "33.3%",
            "Diff": "2",
            "Techmap": "8",
            "Synthesis": "6"
        },
        "Total Node": {
            "Percent%": "33.3%",
            "Diff": "2",
            "Techmap": "8",
            "Synthesis": "6"
        }
    },
    "operators/signed_variable_sr_int_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/signed_variable_sr_int_wide/k6_frac_N10_frac_chain_mem32K_40nm",
            "Synthesis": "operators/signed_variable_sr_int_wide/k6_frac_N10_frac_chain_mem32K_40nm"
        },
        "architecture": {
            "Techmap": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
            "Synthesis": "k6_frac_N10_frac_chain_mem32K_40nm.xml"
        },
        "input_blif": {
            "Techmap": "signed_variable_sr_int_wide.blif"
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "37",
            "Synthesis": "37"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "32",
            "Synthesis": "32"
        },
        "logic element": {
            "Percent%": "1.0%",
            "Diff": "32",
            "Techmap": "3104",
            "Synthesis": "3072"
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "4",
            "Synthesis": "4"
        },
        "Longest Path": {
            "Percent%": "2.8%",
            "Diff": "1",
            "Techmap": "37",
            "Synthesis": "36"
        },
        "Average Path": {
            "Percent%": "25.0%",
            "Diff": "1",
            "Techmap": "5",
            "Synthesis": "4"
        },
        "Estimated LUTs": {
            "Percent%": "1.0%",
            "Diff": "32",
            "Techmap": "3104",
            "Synthesis": "3072"
        },
        "Total Node": {
            "Percent%": "1.0%",
            "Diff": "32",
            "Techmap": "3104",
            "Synthesis": "3072"
        }
    },
    "operators/signed_variable_sr_int_wide/no_arch": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/signed_variable_sr_int_wide/no_arch",
            "Synthesis": "operators/signed_variable_sr_int_wide/no_arch"
        },
        "input_blif": {
            "Techmap": "signed_variable_sr_int_wide.blif"
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "37",
            "Synthesis": "37"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "32",
            "Synthesis": "32"
        },
        "logic element": {
            "Percent%": "1.0%",
            "Diff": "32",
            "Techmap": "3104",
            "Synthesis": "3072"
        },
        "Longest Path": {
            "Percent%": "2.8%",
            "Diff": "1",
            "Techmap": "37",
            "Synthesis": "36"
        },
        "Average Path": {
            "Percent%": "25.0%",
            "Diff": "1",
            "Techmap": "5",
            "Synthesis": "4"
        },
        "Estimated LUTs": {
            "Percent%": "1.0%",
            "Diff": "32",
            "Techmap": "3104",
            "Synthesis": "3072"
        },
        "Total Node": {
            "Percent%": "1.0%",
            "Diff": "32",
            "Techmap": "3104",
            "Synthesis": "3072"
        }
    },
    "operators/signed_variable_sr_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/signed_variable_sr_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm",
            "Synthesis": "operators/signed_variable_sr_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm"
        },
        "architecture": {
            "Techmap": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
            "Synthesis": "k6_frac_N10_frac_chain_mem32K_40nm.xml"
        },
        "input_blif": {
            "Techmap": "signed_variable_sr_ultra_wide.blif"
        },
        "warnings": {
            "Techmap": [
                "[NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
                "[NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
            ],
            "Synthesis": [
                "signed_variable_sr_ultra_wide.v:2:2 [AST] Odin does not handle signed ports (in)",
                "signed_variable_sr_ultra_wide.v:5:1 [NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
                "signed_variable_sr_ultra_wide.v:5:1 [NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
            ]
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "72",
            "Synthesis": "72"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "65",
            "Synthesis": "65"
        },
        "logic element": {
            "Percent%": "0.5%",
            "Diff": "65",
            "Techmap": "12740",
            "Synthesis": "12675"
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "4",
            "Synthesis": "4"
        },
        "Longest Path": {
            "Percent%": "1.4%",
            "Diff": "1",
            "Techmap": "70",
            "Synthesis": "69"
        },
        "Average Path": {
            "Percent%": "20.0%",
            "Diff": "1",
            "Techmap": "6",
            "Synthesis": "5"
        },
        "Estimated LUTs": {
            "Percent%": "0.5%",
            "Diff": "65",
            "Techmap": "12740",
            "Synthesis": "12675"
        },
        "Total Node": {
            "Percent%": "0.5%",
            "Diff": "65",
            "Techmap": "12740",
            "Synthesis": "12675"
        }
    },
    "operators/signed_variable_sr_ultra_wide/no_arch": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/signed_variable_sr_ultra_wide/no_arch",
            "Synthesis": "operators/signed_variable_sr_ultra_wide/no_arch"
        },
        "input_blif": {
            "Techmap": "signed_variable_sr_ultra_wide.blif"
        },
        "warnings": {
            "Techmap": [
                "[NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
                "[NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
            ],
            "Synthesis": [
                "signed_variable_sr_ultra_wide.v:2:2 [AST] Odin does not handle signed ports (in)",
                "signed_variable_sr_ultra_wide.v:5:1 [NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
                "signed_variable_sr_ultra_wide.v:5:1 [NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
            ]
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "72",
            "Synthesis": "72"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "65",
            "Synthesis": "65"
        },
        "logic element": {
            "Percent%": "0.5%",
            "Diff": "65",
            "Techmap": "12740",
            "Synthesis": "12675"
        },
        "Longest Path": {
            "Percent%": "1.4%",
            "Diff": "1",
            "Techmap": "70",
            "Synthesis": "69"
        },
        "Average Path": {
            "Percent%": "20.0%",
            "Diff": "1",
            "Techmap": "6",
            "Synthesis": "5"
        },
        "Estimated LUTs": {
            "Percent%": "0.5%",
            "Diff": "65",
            "Techmap": "12740",
            "Synthesis": "12675"
        },
        "Total Node": {
            "Percent%": "0.5%",
            "Diff": "65",
            "Techmap": "12740",
            "Synthesis": "12675"
        }
    },
    "operators/signed_variable_sr_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/signed_variable_sr_wide/k6_frac_N10_frac_chain_mem32K_40nm",
            "Synthesis": "operators/signed_variable_sr_wide/k6_frac_N10_frac_chain_mem32K_40nm"
        },
        "architecture": {
            "Techmap": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
            "Synthesis": "k6_frac_N10_frac_chain_mem32K_40nm.xml"
        },
        "input_blif": {
            "Techmap": "signed_variable_sr_wide.blif"
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "5",
            "Synthesis": "5"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "3",
            "Synthesis": "3"
        },
        "logic element": {
            "Percent%": "11.1%",
            "Diff": "3",
            "Techmap": "30",
            "Synthesis": "27"
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "4",
            "Synthesis": "4"
        },
        "Longest Path": {
            "Percent%": "14.3%",
            "Diff": "1",
            "Techmap": "8",
            "Synthesis": "7"
        },
        "Average Path": {
            "Percent%": "25.0%",
            "Diff": "1",
            "Techmap": "5",
            "Synthesis": "4"
        },
        "Estimated LUTs": {
            "Percent%": "11.1%",
            "Diff": "3",
            "Techmap": "30",
            "Synthesis": "27"
        },
        "Total Node": {
            "Percent%": "11.1%",
            "Diff": "3",
            "Techmap": "30",
            "Synthesis": "27"
        }
    },
    "operators/signed_variable_sr_wide/no_arch": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/signed_variable_sr_wide/no_arch",
            "Synthesis": "operators/signed_variable_sr_wide/no_arch"
        },
        "input_blif": {
            "Techmap": "signed_variable_sr_wide.blif"
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "5",
            "Synthesis": "5"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "3",
            "Synthesis": "3"
        },
        "logic element": {
            "Percent%": "11.1%",
            "Diff": "3",
            "Techmap": "30",
            "Synthesis": "27"
        },
        "Longest Path": {
            "Percent%": "14.3%",
            "Diff": "1",
            "Techmap": "8",
            "Synthesis": "7"
        },
        "Average Path": {
            "Percent%": "25.0%",
            "Diff": "1",
            "Techmap": "5",
            "Synthesis": "4"
        },
        "Estimated LUTs": {
            "Percent%": "11.1%",
            "Diff": "3",
            "Techmap": "30",
            "Synthesis": "27"
        },
        "Total Node": {
            "Percent%": "11.1%",
            "Diff": "3",
            "Techmap": "30",
            "Synthesis": "27"
        }
    },
    "operators/signed_variable_sr_wire/k6_frac_N10_frac_chain_mem32K_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/signed_variable_sr_wire/k6_frac_N10_frac_chain_mem32K_40nm",
            "Synthesis": "operators/signed_variable_sr_wire/k6_frac_N10_frac_chain_mem32K_40nm"
        },
        "architecture": {
            "Techmap": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
            "Synthesis": "k6_frac_N10_frac_chain_mem32K_40nm.xml"
        },
        "input_blif": {
            "Techmap": "signed_variable_sr_wire.blif"
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "2",
            "Synthesis": "2"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "logic element": {
            "Percent%": "33.3%",
            "Diff": "1",
            "Techmap": "4",
            "Synthesis": "3"
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "4",
            "Synthesis": "4"
        },
        "Longest Path": {
            "Percent%": "20.0%",
            "Diff": "1",
            "Techmap": "6",
            "Synthesis": "5"
        },
        "Average Path": {
            "Percent%": "25.0%",
            "Diff": "1",
            "Techmap": "5",
            "Synthesis": "4"
        },
        "Estimated LUTs": {
            "Percent%": "33.3%",
            "Diff": "1",
            "Techmap": "4",
            "Synthesis": "3"
        },
        "Total Node": {
            "Percent%": "33.3%",
            "Diff": "1",
            "Techmap": "4",
            "Synthesis": "3"
        }
    },
    "operators/signed_variable_sr_wire/no_arch": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/signed_variable_sr_wire/no_arch",
            "Synthesis": "operators/signed_variable_sr_wire/no_arch"
        },
        "input_blif": {
            "Techmap": "signed_variable_sr_wire.blif"
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "2",
            "Synthesis": "2"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "logic element": {
            "Percent%": "33.3%",
            "Diff": "1",
            "Techmap": "4",
            "Synthesis": "3"
        },
        "Longest Path": {
            "Percent%": "20.0%",
            "Diff": "1",
            "Techmap": "6",
            "Synthesis": "5"
        },
        "Average Path": {
            "Percent%": "25.0%",
            "Diff": "1",
            "Techmap": "5",
            "Synthesis": "4"
        },
        "Estimated LUTs": {
            "Percent%": "33.3%",
            "Diff": "1",
            "Techmap": "4",
            "Synthesis": "3"
        },
        "Total Node": {
            "Percent%": "33.3%",
            "Diff": "1",
            "Techmap": "4",
            "Synthesis": "3"
        }
    },
    "operators/specifyBlock/k6_frac_N10_frac_chain_mem32K_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/specifyBlock/k6_frac_N10_frac_chain_mem32K_40nm",
            "Synthesis": "operators/specifyBlock/k6_frac_N10_frac_chain_mem32K_40nm"
        },
        "architecture": {
            "Techmap": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
            "Synthesis": "k6_frac_N10_frac_chain_mem32K_40nm.xml"
        },
        "input_blif": {
            "Techmap": "specifyBlock.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "-52.0%",
            "Diff": "-13",
            "Techmap": "12",
            "Synthesis": "25"
        },
        "exec_time(ms)": {
            "Percent%": "-69.8%",
            "Diff": "-30",
            "Techmap": "13",
            "Synthesis": "43"
        },
        "techmap_time(ms)": {
            "Techmap": 2.1
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "2",
            "Synthesis": "2"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "2",
            "Synthesis": "2"
        },
        "logic element": {
            "Percent%": "100.0%",
            "Diff": "2",
            "Techmap": "4",
            "Synthesis": "2"
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "4",
            "Synthesis": "4"
        },
        "Longest Path": {
            "Percent%": "33.3%",
            "Diff": "1",
            "Techmap": "4",
            "Synthesis": "3"
        },
        "Average Path": {
            "Percent%": "33.3%",
            "Diff": "1",
            "Techmap": "4",
            "Synthesis": "3"
        },
        "Estimated LUTs": {
            "Percent%": "100.0%",
            "Diff": "2",
            "Techmap": "4",
            "Synthesis": "2"
        },
        "Total Node": {
            "Percent%": "100.0%",
            "Diff": "2",
            "Techmap": "4",
            "Synthesis": "2"
        }
    },
    "operators/specifyBlock/no_arch": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/specifyBlock/no_arch",
            "Synthesis": "operators/specifyBlock/no_arch"
        },
        "input_blif": {
            "Techmap": "specifyBlock.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "9.1%",
            "Diff": "1",
            "Techmap": "12",
            "Synthesis": "11"
        },
        "exec_time(ms)": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "2",
            "Synthesis": "2"
        },
        "techmap_time(ms)": {
            "Techmap": 2.5
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "2",
            "Synthesis": "2"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "2",
            "Synthesis": "2"
        },
        "logic element": {
            "Percent%": "100.0%",
            "Diff": "2",
            "Techmap": "4",
            "Synthesis": "2"
        },
        "Longest Path": {
            "Percent%": "33.3%",
            "Diff": "1",
            "Techmap": "4",
            "Synthesis": "3"
        },
        "Average Path": {
            "Percent%": "33.3%",
            "Diff": "1",
            "Techmap": "4",
            "Synthesis": "3"
        },
        "Estimated LUTs": {
            "Percent%": "100.0%",
            "Diff": "2",
            "Techmap": "4",
            "Synthesis": "2"
        },
        "Total Node": {
            "Percent%": "100.0%",
            "Diff": "2",
            "Techmap": "4",
            "Synthesis": "2"
        }
    },
    "operators/specparam/k6_frac_N10_frac_chain_mem32K_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/specparam/k6_frac_N10_frac_chain_mem32K_40nm",
            "Synthesis": "operators/specparam/k6_frac_N10_frac_chain_mem32K_40nm"
        },
        "architecture": {
            "Techmap": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
            "Synthesis": "k6_frac_N10_frac_chain_mem32K_40nm.xml"
        },
        "input_blif": {
            "Techmap": "specparam.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "-50.0%",
            "Diff": "-12",
            "Techmap": "12",
            "Synthesis": "24"
        },
        "exec_time(ms)": {
            "Percent%": "-82.9%",
            "Diff": "-63",
            "Techmap": "13",
            "Synthesis": "76"
        },
        "techmap_time(ms)": {
            "Techmap": 2.1
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "2",
            "Synthesis": "2"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "logic element": {
            "Percent%": "100.0%",
            "Diff": "1",
            "Techmap": "2",
            "Synthesis": "1"
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "4",
            "Synthesis": "4"
        },
        "Longest Path": {
            "Percent%": "33.3%",
            "Diff": "1",
            "Techmap": "4",
            "Synthesis": "3"
        },
        "Average Path": {
            "Percent%": "33.3%",
            "Diff": "1",
            "Techmap": "4",
            "Synthesis": "3"
        },
        "Estimated LUTs": {
            "Percent%": "100.0%",
            "Diff": "1",
            "Techmap": "2",
            "Synthesis": "1"
        },
        "Total Node": {
            "Percent%": "100.0%",
            "Diff": "1",
            "Techmap": "2",
            "Synthesis": "1"
        }
    },
    "operators/specparam/no_arch": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/specparam/no_arch",
            "Synthesis": "operators/specparam/no_arch"
        },
        "input_blif": {
            "Techmap": "specparam.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "11",
            "Synthesis": "11"
        },
        "exec_time(ms)": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "2",
            "Synthesis": "2"
        },
        "techmap_time(ms)": {
            "Techmap": 1.9
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "2",
            "Synthesis": "2"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "logic element": {
            "Percent%": "100.0%",
            "Diff": "1",
            "Techmap": "2",
            "Synthesis": "1"
        },
        "Longest Path": {
            "Percent%": "33.3%",
            "Diff": "1",
            "Techmap": "4",
            "Synthesis": "3"
        },
        "Average Path": {
            "Percent%": "33.3%",
            "Diff": "1",
            "Techmap": "4",
            "Synthesis": "3"
        },
        "Estimated LUTs": {
            "Percent%": "100.0%",
            "Diff": "1",
            "Techmap": "2",
            "Synthesis": "1"
        },
        "Total Node": {
            "Percent%": "100.0%",
            "Diff": "1",
            "Techmap": "2",
            "Synthesis": "1"
        }
    },
    "operators/string_test_concat/k6_frac_N10_frac_chain_mem32K_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/string_test_concat/k6_frac_N10_frac_chain_mem32K_40nm",
            "Synthesis": "operators/string_test_concat/k6_frac_N10_frac_chain_mem32K_40nm"
        },
        "architecture": {
            "Techmap": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
            "Synthesis": "k6_frac_N10_frac_chain_mem32K_40nm.xml"
        },
        "input_blif": {
            "Techmap": "string_test_concat.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "-65.5%",
            "Diff": "-19",
            "Techmap": "10",
            "Synthesis": "29"
        },
        "exec_time(ms)": {
            "Percent%": "-71.4%",
            "Diff": "-40",
            "Techmap": "16",
            "Synthesis": "56"
        },
        "techmap_time(ms)": {
            "Techmap": 3.3
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "241",
            "Synthesis": "241"
        },
        "logic element": {
            "Techmap": 361
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "4",
            "Synthesis": "4"
        },
        "Longest Path": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "3",
            "Synthesis": "3"
        },
        "Average Path": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "3",
            "Synthesis": "3"
        },
        "Estimated LUTs": {
            "Techmap": 361
        },
        "Total Node": {
            "Percent%": "49.2%",
            "Diff": "119",
            "Techmap": "361",
            "Synthesis": "242"
        }
    },
    "operators/string_test_concat/no_arch": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/string_test_concat/no_arch",
            "Synthesis": "operators/string_test_concat/no_arch"
        },
        "input_blif": {
            "Techmap": "string_test_concat.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "-43.8%",
            "Diff": "-7",
            "Techmap": "9",
            "Synthesis": "16"
        },
        "exec_time(ms)": {
            "Percent%": "-53.8%",
            "Diff": "-7",
            "Techmap": "6",
            "Synthesis": "13"
        },
        "techmap_time(ms)": {
            "Techmap": 3.2
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "241",
            "Synthesis": "241"
        },
        "logic element": {
            "Techmap": 361
        },
        "Longest Path": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "3",
            "Synthesis": "3"
        },
        "Average Path": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "3",
            "Synthesis": "3"
        },
        "Estimated LUTs": {
            "Techmap": 361
        },
        "Total Node": {
            "Percent%": "49.2%",
            "Diff": "119",
            "Techmap": "361",
            "Synthesis": "242"
        }
    },
    "operators/string_test_concat_replicate/k6_frac_N10_frac_chain_mem32K_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/string_test_concat_replicate/k6_frac_N10_frac_chain_mem32K_40nm",
            "Synthesis": "operators/string_test_concat_replicate/k6_frac_N10_frac_chain_mem32K_40nm"
        },
        "architecture": {
            "Techmap": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
            "Synthesis": "k6_frac_N10_frac_chain_mem32K_40nm.xml"
        },
        "input_blif": {
            "Techmap": "string_test_concat_replicate.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "-65.5%",
            "Diff": "-19",
            "Techmap": "10",
            "Synthesis": "29"
        },
        "exec_time(ms)": {
            "Percent%": "-69.8%",
            "Diff": "-37",
            "Techmap": "16",
            "Synthesis": "53"
        },
        "techmap_time(ms)": {
            "Techmap": 3.2
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "241",
            "Synthesis": "241"
        },
        "logic element": {
            "Techmap": 361
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "4",
            "Synthesis": "4"
        },
        "Longest Path": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "3",
            "Synthesis": "3"
        },
        "Average Path": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "3",
            "Synthesis": "3"
        },
        "Estimated LUTs": {
            "Techmap": 361
        },
        "Total Node": {
            "Percent%": "49.2%",
            "Diff": "119",
            "Techmap": "361",
            "Synthesis": "242"
        }
    },
    "operators/string_test_concat_replicate/no_arch": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/string_test_concat_replicate/no_arch",
            "Synthesis": "operators/string_test_concat_replicate/no_arch"
        },
        "input_blif": {
            "Techmap": "string_test_concat_replicate.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "-47.1%",
            "Diff": "-8",
            "Techmap": "9",
            "Synthesis": "17"
        },
        "exec_time(ms)": {
            "Percent%": "-61.5%",
            "Diff": "-8",
            "Techmap": "5",
            "Synthesis": "13"
        },
        "techmap_time(ms)": {
            "Techmap": 3.2
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "241",
            "Synthesis": "241"
        },
        "logic element": {
            "Techmap": 361
        },
        "Longest Path": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "3",
            "Synthesis": "3"
        },
        "Average Path": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "3",
            "Synthesis": "3"
        },
        "Estimated LUTs": {
            "Techmap": 361
        },
        "Total Node": {
            "Percent%": "49.2%",
            "Diff": "119",
            "Techmap": "361",
            "Synthesis": "242"
        }
    },
    "operators/string_test/k6_frac_N10_frac_chain_mem32K_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/string_test/k6_frac_N10_frac_chain_mem32K_40nm",
            "Synthesis": "operators/string_test/k6_frac_N10_frac_chain_mem32K_40nm"
        },
        "architecture": {
            "Techmap": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
            "Synthesis": "k6_frac_N10_frac_chain_mem32K_40nm.xml"
        },
        "input_blif": {
            "Techmap": "string_test.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "-65.5%",
            "Diff": "-19",
            "Techmap": "10",
            "Synthesis": "29"
        },
        "exec_time(ms)": {
            "Percent%": "-64.4%",
            "Diff": "-29",
            "Techmap": "16",
            "Synthesis": "45"
        },
        "techmap_time(ms)": {
            "Techmap": 3.4
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "241",
            "Synthesis": "241"
        },
        "logic element": {
            "Techmap": 361
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "4",
            "Synthesis": "4"
        },
        "Longest Path": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "3",
            "Synthesis": "3"
        },
        "Average Path": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "3",
            "Synthesis": "3"
        },
        "Estimated LUTs": {
            "Techmap": 361
        },
        "Total Node": {
            "Percent%": "49.2%",
            "Diff": "119",
            "Techmap": "361",
            "Synthesis": "242"
        }
    },
    "operators/string_test/no_arch": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/string_test/no_arch",
            "Synthesis": "operators/string_test/no_arch"
        },
        "input_blif": {
            "Techmap": "string_test.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "-43.8%",
            "Diff": "-7",
            "Techmap": "9",
            "Synthesis": "16"
        },
        "exec_time(ms)": {
            "Percent%": "-61.5%",
            "Diff": "-8",
            "Techmap": "5",
            "Synthesis": "13"
        },
        "techmap_time(ms)": {
            "Techmap": 3.6
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "241",
            "Synthesis": "241"
        },
        "logic element": {
            "Techmap": 361
        },
        "Longest Path": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "3",
            "Synthesis": "3"
        },
        "Average Path": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "3",
            "Synthesis": "3"
        },
        "Estimated LUTs": {
            "Techmap": 361
        },
        "Total Node": {
            "Percent%": "49.2%",
            "Diff": "119",
            "Techmap": "361",
            "Synthesis": "242"
        }
    },
    "operators/twobits_arithmetic_div/k6_frac_N10_frac_chain_mem32K_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/twobits_arithmetic_div/k6_frac_N10_frac_chain_mem32K_40nm",
            "Synthesis": "operators/twobits_arithmetic_div/k6_frac_N10_frac_chain_mem32K_40nm"
        },
        "architecture": {
            "Techmap": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
            "Synthesis": "k6_frac_N10_frac_chain_mem32K_40nm.xml"
        },
        "input_blif": {
            "Techmap": "twobits_arithmetic_div.blif"
        },
        "Latch Drivers": {
            "Techmap": 1
        },
        "Pi": {
            "Techmap": 9
        },
        "Po": {
            "Techmap": 9
        },
        "logic element": {
            "Techmap": 60
        },
        "latch": {
            "Techmap": 8
        },
        "Adder": {
            "Techmap": 19
        },
        "generic logic size": {
            "Techmap": 4
        },
        "Longest Path": {
            "Techmap": 34
        },
        "Average Path": {
            "Techmap": 5
        },
        "Estimated LUTs": {
            "Techmap": 60
        },
        "Total Node": {
            "Techmap": 88
        }
    },
    "operators/twobits_arithmetic_div/no_arch": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/twobits_arithmetic_div/no_arch",
            "Synthesis": "operators/twobits_arithmetic_div/no_arch"
        },
        "input_blif": {
            "Techmap": "twobits_arithmetic_div.blif"
        },
        "Latch Drivers": {
            "Techmap": 1
        },
        "Pi": {
            "Techmap": 9
        },
        "Po": {
            "Techmap": 9
        },
        "logic element": {
            "Techmap": 186
        },
        "latch": {
            "Techmap": 8
        },
        "Longest Path": {
            "Techmap": 64
        },
        "Average Path": {
            "Techmap": 5
        },
        "Estimated LUTs": {
            "Techmap": 186
        },
        "Total Node": {
            "Techmap": 195
        }
    },
    "operators/twobits_arithmetic_minus/k6_frac_N10_frac_chain_mem32K_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/twobits_arithmetic_minus/k6_frac_N10_frac_chain_mem32K_40nm",
            "Synthesis": "operators/twobits_arithmetic_minus/k6_frac_N10_frac_chain_mem32K_40nm"
        },
        "architecture": {
            "Techmap": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
            "Synthesis": "k6_frac_N10_frac_chain_mem32K_40nm.xml"
        },
        "input_blif": {
            "Techmap": "twobits_arithmetic_minus.blif"
        },
        "Latch Drivers": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "Pi": {
            "Percent%": "-40.0%",
            "Diff": "-2",
            "Techmap": "3",
            "Synthesis": "5"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "4",
            "Synthesis": "4"
        },
        "logic element": {
            "Percent%": "25.0%",
            "Diff": "2",
            "Techmap": "10",
            "Synthesis": "8"
        },
        "latch": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "3",
            "Synthesis": "3"
        },
        "Adder": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "3",
            "Synthesis": "3"
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "4",
            "Synthesis": "4"
        },
        "Longest Path": {
            "Percent%": "14.3%",
            "Diff": "1",
            "Techmap": "8",
            "Synthesis": "7"
        },
        "Average Path": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "4",
            "Synthesis": "4"
        },
        "Estimated LUTs": {
            "Percent%": "25.0%",
            "Diff": "2",
            "Techmap": "10",
            "Synthesis": "8"
        },
        "Total Node": {
            "Percent%": "13.3%",
            "Diff": "2",
            "Techmap": "17",
            "Synthesis": "15"
        }
    },
    "operators/twobits_arithmetic_minus/no_arch": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/twobits_arithmetic_minus/no_arch",
            "Synthesis": "operators/twobits_arithmetic_minus/no_arch"
        },
        "input_blif": {
            "Techmap": "twobits_arithmetic_minus.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "9.1%",
            "Diff": "1",
            "Techmap": "12",
            "Synthesis": "11"
        },
        "exec_time(ms)": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "3",
            "Synthesis": "3"
        },
        "techmap_time(ms)": {
            "Techmap": 2.9
        },
        "Latch Drivers": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "5",
            "Synthesis": "5"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "4",
            "Synthesis": "4"
        },
        "logic element": {
            "Percent%": "36.4%",
            "Diff": "4",
            "Techmap": "15",
            "Synthesis": "11"
        },
        "latch": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "3",
            "Synthesis": "3"
        },
        "Longest Path": {
            "Percent%": "28.6%",
            "Diff": "2",
            "Techmap": "9",
            "Synthesis": "7"
        },
        "Average Path": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "4",
            "Synthesis": "4"
        },
        "Estimated LUTs": {
            "Percent%": "36.4%",
            "Diff": "4",
            "Techmap": "15",
            "Synthesis": "11"
        },
        "Total Node": {
            "Percent%": "26.7%",
            "Diff": "4",
            "Techmap": "19",
            "Synthesis": "15"
        }
    },
    "operators/twobits_arithmetic_mod/k6_frac_N10_frac_chain_mem32K_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/twobits_arithmetic_mod/k6_frac_N10_frac_chain_mem32K_40nm",
            "Synthesis": "operators/twobits_arithmetic_mod/k6_frac_N10_frac_chain_mem32K_40nm"
        },
        "architecture": {
            "Techmap": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
            "Synthesis": "k6_frac_N10_frac_chain_mem32K_40nm.xml"
        },
        "input_blif": {
            "Techmap": "twobits_arithmetic_mod.blif"
        },
        "Latch Drivers": {
            "Techmap": 1
        },
        "Pi": {
            "Techmap": 5
        },
        "Po": {
            "Techmap": 4
        },
        "logic element": {
            "Techmap": 22
        },
        "latch": {
            "Techmap": 3
        },
        "Adder": {
            "Techmap": 5
        },
        "generic logic size": {
            "Techmap": 4
        },
        "Longest Path": {
            "Techmap": 17
        },
        "Average Path": {
            "Techmap": 5
        },
        "Estimated LUTs": {
            "Techmap": 22
        },
        "Total Node": {
            "Techmap": 31
        }
    },
    "operators/twobits_arithmetic_mod/no_arch": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/twobits_arithmetic_mod/no_arch",
            "Synthesis": "operators/twobits_arithmetic_mod/no_arch"
        },
        "input_blif": {
            "Techmap": "twobits_arithmetic_mod.blif"
        },
        "Latch Drivers": {
            "Techmap": 1
        },
        "Pi": {
            "Techmap": 5
        },
        "Po": {
            "Techmap": 4
        },
        "logic element": {
            "Techmap": 56
        },
        "latch": {
            "Techmap": 3
        },
        "Longest Path": {
            "Techmap": 27
        },
        "Average Path": {
            "Techmap": 5
        },
        "Estimated LUTs": {
            "Techmap": 56
        },
        "Total Node": {
            "Techmap": 60
        }
    },
    "operators/twobits_arithmetic_multiply/k6_frac_N10_frac_chain_mem32K_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/twobits_arithmetic_multiply/k6_frac_N10_frac_chain_mem32K_40nm",
            "Synthesis": "operators/twobits_arithmetic_multiply/k6_frac_N10_frac_chain_mem32K_40nm"
        },
        "architecture": {
            "Techmap": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
            "Synthesis": "k6_frac_N10_frac_chain_mem32K_40nm.xml"
        },
        "input_blif": {
            "Techmap": "twobits_arithmetic_multiply.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "-52.0%",
            "Diff": "-13",
            "Techmap": "12",
            "Synthesis": "25"
        },
        "exec_time(ms)": {
            "Percent%": "-68.2%",
            "Diff": "-30",
            "Techmap": "14",
            "Synthesis": "44"
        },
        "techmap_time(ms)": {
            "Techmap": 2.6
        },
        "Latch Drivers": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "5",
            "Synthesis": "5"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "5",
            "Synthesis": "5"
        },
        "logic element": {
            "Percent%": "42.9%",
            "Diff": "3",
            "Techmap": "10",
            "Synthesis": "7"
        },
        "latch": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "4",
            "Synthesis": "4"
        },
        "Multiplier": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "4",
            "Synthesis": "4"
        },
        "Longest Path": {
            "Percent%": "-14.3%",
            "Diff": "-1",
            "Techmap": "6",
            "Synthesis": "7"
        },
        "Average Path": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "4",
            "Synthesis": "4"
        },
        "Estimated LUTs": {
            "Percent%": "42.9%",
            "Diff": "3",
            "Techmap": "10",
            "Synthesis": "7"
        },
        "Total Node": {
            "Percent%": "23.1%",
            "Diff": "3",
            "Techmap": "16",
            "Synthesis": "13"
        }
    },
    "operators/twobits_arithmetic_multiply/no_arch": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/twobits_arithmetic_multiply/no_arch",
            "Synthesis": "operators/twobits_arithmetic_multiply/no_arch"
        },
        "input_blif": {
            "Techmap": "twobits_arithmetic_multiply.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "12",
            "Synthesis": "12"
        },
        "exec_time(ms)": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "3",
            "Synthesis": "3"
        },
        "techmap_time(ms)": {
            "Techmap": 2.7
        },
        "Latch Drivers": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "5",
            "Synthesis": "5"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "5",
            "Synthesis": "5"
        },
        "logic element": {
            "Percent%": "18.8%",
            "Diff": "3",
            "Techmap": "19",
            "Synthesis": "16"
        },
        "latch": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "4",
            "Synthesis": "4"
        },
        "Longest Path": {
            "Percent%": "12.5%",
            "Diff": "1",
            "Techmap": "9",
            "Synthesis": "8"
        },
        "Average Path": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "4",
            "Synthesis": "4"
        },
        "Estimated LUTs": {
            "Percent%": "18.8%",
            "Diff": "3",
            "Techmap": "19",
            "Synthesis": "16"
        },
        "Total Node": {
            "Percent%": "14.3%",
            "Diff": "3",
            "Techmap": "24",
            "Synthesis": "21"
        }
    },
    "operators/twobits_arithmetic_plus/k6_frac_N10_frac_chain_mem32K_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/twobits_arithmetic_plus/k6_frac_N10_frac_chain_mem32K_40nm",
            "Synthesis": "operators/twobits_arithmetic_plus/k6_frac_N10_frac_chain_mem32K_40nm"
        },
        "architecture": {
            "Techmap": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
            "Synthesis": "k6_frac_N10_frac_chain_mem32K_40nm.xml"
        },
        "input_blif": {
            "Techmap": "twobits_arithmetic_plus.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "-52.0%",
            "Diff": "-13",
            "Techmap": "12",
            "Synthesis": "25"
        },
        "exec_time(ms)": {
            "Percent%": "-66.7%",
            "Diff": "-28",
            "Techmap": "14",
            "Synthesis": "42"
        },
        "techmap_time(ms)": {
            "Techmap": 2.5
        },
        "Latch Drivers": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "5",
            "Synthesis": "5"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "4",
            "Synthesis": "4"
        },
        "logic element": {
            "Percent%": "33.3%",
            "Diff": "2",
            "Techmap": "8",
            "Synthesis": "6"
        },
        "latch": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "3",
            "Synthesis": "3"
        },
        "Adder": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "4",
            "Synthesis": "4"
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "4",
            "Synthesis": "4"
        },
        "Longest Path": {
            "Percent%": "12.5%",
            "Diff": "1",
            "Techmap": "9",
            "Synthesis": "8"
        },
        "Average Path": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "4",
            "Synthesis": "4"
        },
        "Estimated LUTs": {
            "Percent%": "33.3%",
            "Diff": "2",
            "Techmap": "8",
            "Synthesis": "6"
        },
        "Total Node": {
            "Percent%": "14.3%",
            "Diff": "2",
            "Techmap": "16",
            "Synthesis": "14"
        }
    },
    "operators/twobits_arithmetic_plus/no_arch": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/twobits_arithmetic_plus/no_arch",
            "Synthesis": "operators/twobits_arithmetic_plus/no_arch"
        },
        "input_blif": {
            "Techmap": "twobits_arithmetic_plus.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "9.1%",
            "Diff": "1",
            "Techmap": "12",
            "Synthesis": "11"
        },
        "exec_time(ms)": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "3",
            "Synthesis": "3"
        },
        "techmap_time(ms)": {
            "Techmap": 2.7
        },
        "Latch Drivers": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "5",
            "Synthesis": "5"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "4",
            "Synthesis": "4"
        },
        "logic element": {
            "Percent%": "18.2%",
            "Diff": "2",
            "Techmap": "13",
            "Synthesis": "11"
        },
        "latch": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "3",
            "Synthesis": "3"
        },
        "Longest Path": {
            "Percent%": "14.3%",
            "Diff": "1",
            "Techmap": "8",
            "Synthesis": "7"
        },
        "Average Path": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "4",
            "Synthesis": "4"
        },
        "Estimated LUTs": {
            "Percent%": "18.2%",
            "Diff": "2",
            "Techmap": "13",
            "Synthesis": "11"
        },
        "Total Node": {
            "Percent%": "13.3%",
            "Diff": "2",
            "Techmap": "17",
            "Synthesis": "15"
        }
    },
    "operators/twobits_arithmetic_power/k6_frac_N10_frac_chain_mem32K_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/twobits_arithmetic_power/k6_frac_N10_frac_chain_mem32K_40nm",
            "Synthesis": "operators/twobits_arithmetic_power/k6_frac_N10_frac_chain_mem32K_40nm"
        },
        "architecture": {
            "Techmap": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
            "Synthesis": "k6_frac_N10_frac_chain_mem32K_40nm.xml"
        },
        "input_blif": {
            "Techmap": "twobits_arithmetic_power.blif"
        },
        "Latch Drivers": {
            "Techmap": 1
        },
        "Pi": {
            "Techmap": 5
        },
        "Po": {
            "Techmap": 5
        },
        "logic element": {
            "Techmap": 38
        },
        "latch": {
            "Techmap": 4
        },
        "Multiplier": {
            "Techmap": 2
        },
        "generic logic size": {
            "Techmap": 4
        },
        "Longest Path": {
            "Techmap": 9
        },
        "Average Path": {
            "Techmap": 5
        },
        "Estimated LUTs": {
            "Techmap": 38
        },
        "Total Node": {
            "Techmap": 45
        }
    },
    "operators/twobits_arithmetic_power/no_arch": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/twobits_arithmetic_power/no_arch",
            "Synthesis": "operators/twobits_arithmetic_power/no_arch"
        },
        "input_blif": {
            "Techmap": "twobits_arithmetic_power.blif"
        },
        "Latch Drivers": {
            "Techmap": 1
        },
        "Pi": {
            "Techmap": 5
        },
        "Po": {
            "Techmap": 5
        },
        "logic element": {
            "Techmap": 76
        },
        "latch": {
            "Techmap": 4
        },
        "Longest Path": {
            "Techmap": 17
        },
        "Average Path": {
            "Techmap": 5
        },
        "Estimated LUTs": {
            "Techmap": 76
        },
        "Total Node": {
            "Techmap": 81
        }
    },
    "operators/twobits_arithmetic_uminus/k6_frac_N10_frac_chain_mem32K_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/twobits_arithmetic_uminus/k6_frac_N10_frac_chain_mem32K_40nm",
            "Synthesis": "operators/twobits_arithmetic_uminus/k6_frac_N10_frac_chain_mem32K_40nm"
        },
        "architecture": {
            "Techmap": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
            "Synthesis": "k6_frac_N10_frac_chain_mem32K_40nm.xml"
        },
        "input_blif": {
            "Techmap": "twobits_arithmetic_uminus.blif"
        },
        "Latch Drivers": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "3",
            "Synthesis": "3"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "4",
            "Synthesis": "4"
        },
        "logic element": {
            "Percent%": "25.0%",
            "Diff": "2",
            "Techmap": "10",
            "Synthesis": "8"
        },
        "latch": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "3",
            "Synthesis": "3"
        },
        "Adder": {
            "Percent%": "33.3%",
            "Diff": "1",
            "Techmap": "4",
            "Synthesis": "3"
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "4",
            "Synthesis": "4"
        },
        "Longest Path": {
            "Percent%": "28.6%",
            "Diff": "2",
            "Techmap": "9",
            "Synthesis": "7"
        },
        "Average Path": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "4",
            "Synthesis": "4"
        },
        "Estimated LUTs": {
            "Percent%": "25.0%",
            "Diff": "2",
            "Techmap": "10",
            "Synthesis": "8"
        },
        "Total Node": {
            "Percent%": "20.0%",
            "Diff": "3",
            "Techmap": "18",
            "Synthesis": "15"
        }
    },
    "operators/twobits_arithmetic_uminus/no_arch": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/twobits_arithmetic_uminus/no_arch",
            "Synthesis": "operators/twobits_arithmetic_uminus/no_arch"
        },
        "input_blif": {
            "Techmap": "twobits_arithmetic_uminus.blif"
        },
        "Latch Drivers": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "3",
            "Synthesis": "3"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "4",
            "Synthesis": "4"
        },
        "logic element": {
            "Percent%": "36.4%",
            "Diff": "4",
            "Techmap": "15",
            "Synthesis": "11"
        },
        "latch": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "3",
            "Synthesis": "3"
        },
        "Longest Path": {
            "Percent%": "28.6%",
            "Diff": "2",
            "Techmap": "9",
            "Synthesis": "7"
        },
        "Average Path": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "4",
            "Synthesis": "4"
        },
        "Estimated LUTs": {
            "Percent%": "36.4%",
            "Diff": "4",
            "Techmap": "15",
            "Synthesis": "11"
        },
        "Total Node": {
            "Percent%": "26.7%",
            "Diff": "4",
            "Techmap": "19",
            "Synthesis": "15"
        }
    },
    "operators/twobits_logical_greater_equal_than/k6_frac_N10_frac_chain_mem32K_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/twobits_logical_greater_equal_than/k6_frac_N10_frac_chain_mem32K_40nm",
            "Synthesis": "operators/twobits_logical_greater_equal_than/k6_frac_N10_frac_chain_mem32K_40nm"
        },
        "architecture": {
            "Techmap": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
            "Synthesis": "k6_frac_N10_frac_chain_mem32K_40nm.xml"
        },
        "input_blif": {
            "Techmap": "twobits_logical_greater_equal_than.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "-52.0%",
            "Diff": "-13",
            "Techmap": "12",
            "Synthesis": "25"
        },
        "exec_time(ms)": {
            "Percent%": "-70.5%",
            "Diff": "-31",
            "Techmap": "13",
            "Synthesis": "44"
        },
        "techmap_time(ms)": {
            "Techmap": 2.3
        },
        "Latch Drivers": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "5",
            "Synthesis": "5"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "2",
            "Synthesis": "2"
        },
        "logic element": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "13",
            "Synthesis": "13"
        },
        "latch": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "4",
            "Synthesis": "4"
        },
        "Longest Path": {
            "Percent%": "11.1%",
            "Diff": "1",
            "Techmap": "10",
            "Synthesis": "9"
        },
        "Average Path": {
            "Percent%": "33.3%",
            "Diff": "1",
            "Techmap": "4",
            "Synthesis": "3"
        },
        "Estimated LUTs": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "13",
            "Synthesis": "13"
        },
        "Total Node": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "15",
            "Synthesis": "15"
        }
    },
    "operators/twobits_logical_greater_equal_than/no_arch": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/twobits_logical_greater_equal_than/no_arch",
            "Synthesis": "operators/twobits_logical_greater_equal_than/no_arch"
        },
        "input_blif": {
            "Techmap": "twobits_logical_greater_equal_than.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "9.1%",
            "Diff": "1",
            "Techmap": "12",
            "Synthesis": "11"
        },
        "exec_time(ms)": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "3",
            "Synthesis": "3"
        },
        "techmap_time(ms)": {
            "Techmap": 2.5
        },
        "Latch Drivers": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "5",
            "Synthesis": "5"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "2",
            "Synthesis": "2"
        },
        "logic element": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "13",
            "Synthesis": "13"
        },
        "latch": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "Longest Path": {
            "Percent%": "11.1%",
            "Diff": "1",
            "Techmap": "10",
            "Synthesis": "9"
        },
        "Average Path": {
            "Percent%": "33.3%",
            "Diff": "1",
            "Techmap": "4",
            "Synthesis": "3"
        },
        "Estimated LUTs": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "13",
            "Synthesis": "13"
        },
        "Total Node": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "15",
            "Synthesis": "15"
        }
    },
    "operators/twobits_logical_greater_than/k6_frac_N10_frac_chain_mem32K_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/twobits_logical_greater_than/k6_frac_N10_frac_chain_mem32K_40nm",
            "Synthesis": "operators/twobits_logical_greater_than/k6_frac_N10_frac_chain_mem32K_40nm"
        },
        "architecture": {
            "Techmap": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
            "Synthesis": "k6_frac_N10_frac_chain_mem32K_40nm.xml"
        },
        "input_blif": {
            "Techmap": "twobits_logical_greater_than.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "-52.0%",
            "Diff": "-13",
            "Techmap": "12",
            "Synthesis": "25"
        },
        "exec_time(ms)": {
            "Percent%": "-65.0%",
            "Diff": "-26",
            "Techmap": "14",
            "Synthesis": "40"
        },
        "techmap_time(ms)": {
            "Techmap": 2.4
        },
        "Latch Drivers": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "5",
            "Synthesis": "5"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "2",
            "Synthesis": "2"
        },
        "logic element": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "9",
            "Synthesis": "9"
        },
        "latch": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "4",
            "Synthesis": "4"
        },
        "Longest Path": {
            "Percent%": "12.5%",
            "Diff": "1",
            "Techmap": "9",
            "Synthesis": "8"
        },
        "Average Path": {
            "Percent%": "33.3%",
            "Diff": "1",
            "Techmap": "4",
            "Synthesis": "3"
        },
        "Estimated LUTs": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "9",
            "Synthesis": "9"
        },
        "Total Node": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "11",
            "Synthesis": "11"
        }
    },
    "operators/twobits_logical_greater_than/no_arch": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/twobits_logical_greater_than/no_arch",
            "Synthesis": "operators/twobits_logical_greater_than/no_arch"
        },
        "input_blif": {
            "Techmap": "twobits_logical_greater_than.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "9.1%",
            "Diff": "1",
            "Techmap": "12",
            "Synthesis": "11"
        },
        "exec_time(ms)": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "3",
            "Synthesis": "3"
        },
        "techmap_time(ms)": {
            "Techmap": 2.5
        },
        "Latch Drivers": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "5",
            "Synthesis": "5"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "2",
            "Synthesis": "2"
        },
        "logic element": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "9",
            "Synthesis": "9"
        },
        "latch": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "Longest Path": {
            "Percent%": "12.5%",
            "Diff": "1",
            "Techmap": "9",
            "Synthesis": "8"
        },
        "Average Path": {
            "Percent%": "33.3%",
            "Diff": "1",
            "Techmap": "4",
            "Synthesis": "3"
        },
        "Estimated LUTs": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "9",
            "Synthesis": "9"
        },
        "Total Node": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "11",
            "Synthesis": "11"
        }
    },
    "operators/twobits_logical_less_equal_than/k6_frac_N10_frac_chain_mem32K_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/twobits_logical_less_equal_than/k6_frac_N10_frac_chain_mem32K_40nm",
            "Synthesis": "operators/twobits_logical_less_equal_than/k6_frac_N10_frac_chain_mem32K_40nm"
        },
        "architecture": {
            "Techmap": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
            "Synthesis": "k6_frac_N10_frac_chain_mem32K_40nm.xml"
        },
        "input_blif": {
            "Techmap": "twobits_logical_less_equal_than.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "-52.0%",
            "Diff": "-13",
            "Techmap": "12",
            "Synthesis": "25"
        },
        "exec_time(ms)": {
            "Percent%": "-68.9%",
            "Diff": "-31",
            "Techmap": "14",
            "Synthesis": "45"
        },
        "techmap_time(ms)": {
            "Techmap": 2.5
        },
        "Latch Drivers": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "5",
            "Synthesis": "5"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "2",
            "Synthesis": "2"
        },
        "logic element": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "13",
            "Synthesis": "13"
        },
        "latch": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "4",
            "Synthesis": "4"
        },
        "Longest Path": {
            "Percent%": "11.1%",
            "Diff": "1",
            "Techmap": "10",
            "Synthesis": "9"
        },
        "Average Path": {
            "Percent%": "33.3%",
            "Diff": "1",
            "Techmap": "4",
            "Synthesis": "3"
        },
        "Estimated LUTs": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "13",
            "Synthesis": "13"
        },
        "Total Node": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "15",
            "Synthesis": "15"
        }
    },
    "operators/twobits_logical_less_equal_than/no_arch": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/twobits_logical_less_equal_than/no_arch",
            "Synthesis": "operators/twobits_logical_less_equal_than/no_arch"
        },
        "input_blif": {
            "Techmap": "twobits_logical_less_equal_than.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "9.1%",
            "Diff": "1",
            "Techmap": "12",
            "Synthesis": "11"
        },
        "exec_time(ms)": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "techmap_time(ms)": {
            "Techmap": 2.5
        },
        "Latch Drivers": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "5",
            "Synthesis": "5"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "2",
            "Synthesis": "2"
        },
        "logic element": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "13",
            "Synthesis": "13"
        },
        "latch": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "Longest Path": {
            "Percent%": "11.1%",
            "Diff": "1",
            "Techmap": "10",
            "Synthesis": "9"
        },
        "Average Path": {
            "Percent%": "33.3%",
            "Diff": "1",
            "Techmap": "4",
            "Synthesis": "3"
        },
        "Estimated LUTs": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "13",
            "Synthesis": "13"
        },
        "Total Node": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "15",
            "Synthesis": "15"
        }
    },
    "operators/twobits_logical_less_than/k6_frac_N10_frac_chain_mem32K_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/twobits_logical_less_than/k6_frac_N10_frac_chain_mem32K_40nm",
            "Synthesis": "operators/twobits_logical_less_than/k6_frac_N10_frac_chain_mem32K_40nm"
        },
        "architecture": {
            "Techmap": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
            "Synthesis": "k6_frac_N10_frac_chain_mem32K_40nm.xml"
        },
        "input_blif": {
            "Techmap": "twobits_logical_less_than.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "-52.0%",
            "Diff": "-13",
            "Techmap": "12",
            "Synthesis": "25"
        },
        "exec_time(ms)": {
            "Percent%": "-71.7%",
            "Diff": "-33",
            "Techmap": "13",
            "Synthesis": "46"
        },
        "techmap_time(ms)": {
            "Techmap": 2.3
        },
        "Latch Drivers": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "5",
            "Synthesis": "5"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "2",
            "Synthesis": "2"
        },
        "logic element": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "9",
            "Synthesis": "9"
        },
        "latch": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "4",
            "Synthesis": "4"
        },
        "Longest Path": {
            "Percent%": "12.5%",
            "Diff": "1",
            "Techmap": "9",
            "Synthesis": "8"
        },
        "Average Path": {
            "Percent%": "33.3%",
            "Diff": "1",
            "Techmap": "4",
            "Synthesis": "3"
        },
        "Estimated LUTs": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "9",
            "Synthesis": "9"
        },
        "Total Node": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "11",
            "Synthesis": "11"
        }
    },
    "operators/twobits_logical_less_than/no_arch": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/twobits_logical_less_than/no_arch",
            "Synthesis": "operators/twobits_logical_less_than/no_arch"
        },
        "input_blif": {
            "Techmap": "twobits_logical_less_than.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "9.1%",
            "Diff": "1",
            "Techmap": "12",
            "Synthesis": "11"
        },
        "exec_time(ms)": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "3",
            "Synthesis": "3"
        },
        "techmap_time(ms)": {
            "Techmap": 2.5
        },
        "Latch Drivers": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "5",
            "Synthesis": "5"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "2",
            "Synthesis": "2"
        },
        "logic element": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "9",
            "Synthesis": "9"
        },
        "latch": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "Longest Path": {
            "Percent%": "12.5%",
            "Diff": "1",
            "Techmap": "9",
            "Synthesis": "8"
        },
        "Average Path": {
            "Percent%": "33.3%",
            "Diff": "1",
            "Techmap": "4",
            "Synthesis": "3"
        },
        "Estimated LUTs": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "9",
            "Synthesis": "9"
        },
        "Total Node": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "11",
            "Synthesis": "11"
        }
    },
    "operators/unary_bitwise_bufnode/k6_frac_N10_frac_chain_mem32K_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/unary_bitwise_bufnode/k6_frac_N10_frac_chain_mem32K_40nm",
            "Synthesis": "operators/unary_bitwise_bufnode/k6_frac_N10_frac_chain_mem32K_40nm"
        },
        "architecture": {
            "Techmap": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
            "Synthesis": "k6_frac_N10_frac_chain_mem32K_40nm.xml"
        },
        "input_blif": {
            "Techmap": "unary_bitwise_bufnode.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "-62.5%",
            "Diff": "-15",
            "Techmap": "9",
            "Synthesis": "24"
        },
        "exec_time(ms)": {
            "Percent%": "-68.4%",
            "Diff": "-26",
            "Techmap": "12",
            "Synthesis": "38"
        },
        "techmap_time(ms)": {
            "Techmap": 1
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "logic element": {
            "Techmap": 1
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "4",
            "Synthesis": "4"
        },
        "Longest Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Average Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Estimated LUTs": {
            "Techmap": 1
        },
        "Total Node": {
            "Techmap": 1
        }
    },
    "operators/unary_bitwise_bufnode/no_arch": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/unary_bitwise_bufnode/no_arch",
            "Synthesis": "operators/unary_bitwise_bufnode/no_arch"
        },
        "input_blif": {
            "Techmap": "unary_bitwise_bufnode.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "-27.3%",
            "Diff": "-3",
            "Techmap": "8",
            "Synthesis": "11"
        },
        "exec_time(ms)": {
            "Percent%": "-50.0%",
            "Diff": "-1",
            "Techmap": "1",
            "Synthesis": "2"
        },
        "techmap_time(ms)": {
            "Techmap": 1
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "logic element": {
            "Techmap": 1
        },
        "Longest Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Average Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Estimated LUTs": {
            "Techmap": 1
        },
        "Total Node": {
            "Techmap": 1
        }
    },
    "operators/unary_bitwise_not/k6_frac_N10_frac_chain_mem32K_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/unary_bitwise_not/k6_frac_N10_frac_chain_mem32K_40nm",
            "Synthesis": "operators/unary_bitwise_not/k6_frac_N10_frac_chain_mem32K_40nm"
        },
        "architecture": {
            "Techmap": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
            "Synthesis": "k6_frac_N10_frac_chain_mem32K_40nm.xml"
        },
        "input_blif": {
            "Techmap": "unary_bitwise_not.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "-52.0%",
            "Diff": "-13",
            "Techmap": "12",
            "Synthesis": "25"
        },
        "exec_time(ms)": {
            "Percent%": "-71.1%",
            "Diff": "-32",
            "Techmap": "13",
            "Synthesis": "45"
        },
        "techmap_time(ms)": {
            "Techmap": 2.2
        },
        "Latch Drivers": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "2",
            "Synthesis": "2"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "2",
            "Synthesis": "2"
        },
        "logic element": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "5",
            "Synthesis": "5"
        },
        "latch": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "4",
            "Synthesis": "4"
        },
        "Longest Path": {
            "Percent%": "-14.3%",
            "Diff": "-1",
            "Techmap": "6",
            "Synthesis": "7"
        },
        "Average Path": {
            "Percent%": "33.3%",
            "Diff": "1",
            "Techmap": "4",
            "Synthesis": "3"
        },
        "Estimated LUTs": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "5",
            "Synthesis": "5"
        },
        "Total Node": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "7",
            "Synthesis": "7"
        }
    },
    "operators/unary_bitwise_not/no_arch": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/unary_bitwise_not/no_arch",
            "Synthesis": "operators/unary_bitwise_not/no_arch"
        },
        "input_blif": {
            "Techmap": "unary_bitwise_not.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "11",
            "Synthesis": "11"
        },
        "exec_time(ms)": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "2",
            "Synthesis": "2"
        },
        "techmap_time(ms)": {
            "Techmap": 2.3
        },
        "Latch Drivers": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "2",
            "Synthesis": "2"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "2",
            "Synthesis": "2"
        },
        "logic element": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "5",
            "Synthesis": "5"
        },
        "latch": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "Longest Path": {
            "Percent%": "-14.3%",
            "Diff": "-1",
            "Techmap": "6",
            "Synthesis": "7"
        },
        "Average Path": {
            "Percent%": "33.3%",
            "Diff": "1",
            "Techmap": "4",
            "Synthesis": "3"
        },
        "Estimated LUTs": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "5",
            "Synthesis": "5"
        },
        "Total Node": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "7",
            "Synthesis": "7"
        }
    },
    "operators/unsigned_16bits_asl_int_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/unsigned_16bits_asl_int_wide/k6_frac_N10_frac_chain_mem32K_40nm",
            "Synthesis": "operators/unsigned_16bits_asl_int_wide/k6_frac_N10_frac_chain_mem32K_40nm"
        },
        "architecture": {
            "Techmap": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
            "Synthesis": "k6_frac_N10_frac_chain_mem32K_40nm.xml"
        },
        "input_blif": {
            "Techmap": "unsigned_16bits_asl_int_wide.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "-83.3%",
            "Diff": "-45",
            "Techmap": "9",
            "Synthesis": "54"
        },
        "exec_time(ms)": {
            "Percent%": "-83.1%",
            "Diff": "-69",
            "Techmap": "14",
            "Synthesis": "83"
        },
        "techmap_time(ms)": {
            "Techmap": 1.9
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "16",
            "Synthesis": "16"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "32",
            "Synthesis": "32"
        },
        "logic element": {
            "Techmap": 56
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "4",
            "Synthesis": "4"
        },
        "Longest Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Average Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Estimated LUTs": {
            "Techmap": 56
        },
        "Total Node": {
            "Techmap": 56
        }
    },
    "operators/unsigned_16bits_asl_int_wide/no_arch": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/unsigned_16bits_asl_int_wide/no_arch",
            "Synthesis": "operators/unsigned_16bits_asl_int_wide/no_arch"
        },
        "input_blif": {
            "Techmap": "unsigned_16bits_asl_int_wide.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "-76.5%",
            "Diff": "-26",
            "Techmap": "8",
            "Synthesis": "34"
        },
        "exec_time(ms)": {
            "Percent%": "-66.7%",
            "Diff": "-4",
            "Techmap": "2",
            "Synthesis": "6"
        },
        "techmap_time(ms)": {
            "Techmap": 2
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "16",
            "Synthesis": "16"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "32",
            "Synthesis": "32"
        },
        "logic element": {
            "Techmap": 56
        },
        "Longest Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Average Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Estimated LUTs": {
            "Techmap": 56
        },
        "Total Node": {
            "Techmap": 56
        }
    },
    "operators/unsigned_16bits_asr_int_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/unsigned_16bits_asr_int_wide/k6_frac_N10_frac_chain_mem32K_40nm",
            "Synthesis": "operators/unsigned_16bits_asr_int_wide/k6_frac_N10_frac_chain_mem32K_40nm"
        },
        "architecture": {
            "Techmap": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
            "Synthesis": "k6_frac_N10_frac_chain_mem32K_40nm.xml"
        },
        "input_blif": {
            "Techmap": "unsigned_16bits_asr_int_wide.blif"
        },
        "max_rss(MiB)": {
            "Techmap": 9.2
        },
        "exec_time(ms)": {
            "Techmap": 14
        },
        "techmap_time(ms)": {
            "Techmap": 2
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "16",
            "Synthesis": "16"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "32",
            "Synthesis": "32"
        },
        "logic element": {
            "Techmap": 56
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "4",
            "Synthesis": "4"
        },
        "Longest Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Average Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Estimated LUTs": {
            "Techmap": 56
        },
        "Total Node": {
            "Techmap": 56
        }
    },
    "operators/unsigned_16bits_asr_int_wide/no_arch": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/unsigned_16bits_asr_int_wide/no_arch",
            "Synthesis": "operators/unsigned_16bits_asr_int_wide/no_arch"
        },
        "input_blif": {
            "Techmap": "unsigned_16bits_asr_int_wide.blif"
        },
        "max_rss(MiB)": {
            "Techmap": 8.1
        },
        "exec_time(ms)": {
            "Techmap": 2.5
        },
        "techmap_time(ms)": {
            "Techmap": 1.8
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "16",
            "Synthesis": "16"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "32",
            "Synthesis": "32"
        },
        "logic element": {
            "Techmap": 56
        },
        "Longest Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Average Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Estimated LUTs": {
            "Techmap": 56
        },
        "Total Node": {
            "Techmap": 56
        }
    },
    "operators/unsigned_16bits_sl_int_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/unsigned_16bits_sl_int_wide/k6_frac_N10_frac_chain_mem32K_40nm",
            "Synthesis": "operators/unsigned_16bits_sl_int_wide/k6_frac_N10_frac_chain_mem32K_40nm"
        },
        "architecture": {
            "Techmap": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
            "Synthesis": "k6_frac_N10_frac_chain_mem32K_40nm.xml"
        },
        "input_blif": {
            "Techmap": "unsigned_16bits_sl_int_wide.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "-83.3%",
            "Diff": "-45",
            "Techmap": "9",
            "Synthesis": "54"
        },
        "exec_time(ms)": {
            "Percent%": "-82.5%",
            "Diff": "-66",
            "Techmap": "14",
            "Synthesis": "80"
        },
        "techmap_time(ms)": {
            "Techmap": 2.1
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "16",
            "Synthesis": "16"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "32",
            "Synthesis": "32"
        },
        "logic element": {
            "Techmap": 56
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "4",
            "Synthesis": "4"
        },
        "Longest Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Average Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Estimated LUTs": {
            "Techmap": 56
        },
        "Total Node": {
            "Techmap": 56
        }
    },
    "operators/unsigned_16bits_sl_int_wide/no_arch": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/unsigned_16bits_sl_int_wide/no_arch",
            "Synthesis": "operators/unsigned_16bits_sl_int_wide/no_arch"
        },
        "input_blif": {
            "Techmap": "unsigned_16bits_sl_int_wide.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "-76.5%",
            "Diff": "-26",
            "Techmap": "8",
            "Synthesis": "34"
        },
        "exec_time(ms)": {
            "Percent%": "-66.7%",
            "Diff": "-4",
            "Techmap": "2",
            "Synthesis": "6"
        },
        "techmap_time(ms)": {
            "Techmap": 1.9
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "16",
            "Synthesis": "16"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "32",
            "Synthesis": "32"
        },
        "logic element": {
            "Techmap": 56
        },
        "Longest Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Average Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Estimated LUTs": {
            "Techmap": 56
        },
        "Total Node": {
            "Techmap": 56
        }
    },
    "operators/unsigned_16bits_sr_int_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/unsigned_16bits_sr_int_wide/k6_frac_N10_frac_chain_mem32K_40nm",
            "Synthesis": "operators/unsigned_16bits_sr_int_wide/k6_frac_N10_frac_chain_mem32K_40nm"
        },
        "architecture": {
            "Techmap": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
            "Synthesis": "k6_frac_N10_frac_chain_mem32K_40nm.xml"
        },
        "input_blif": {
            "Techmap": "unsigned_16bits_sr_int_wide.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "-83.3%",
            "Diff": "-45",
            "Techmap": "9",
            "Synthesis": "54"
        },
        "exec_time(ms)": {
            "Percent%": "-84.3%",
            "Diff": "-75",
            "Techmap": "14",
            "Synthesis": "89"
        },
        "techmap_time(ms)": {
            "Techmap": 2.1
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "16",
            "Synthesis": "16"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "32",
            "Synthesis": "32"
        },
        "logic element": {
            "Techmap": 56
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "4",
            "Synthesis": "4"
        },
        "Longest Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Average Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Estimated LUTs": {
            "Techmap": 56
        },
        "Total Node": {
            "Techmap": 56
        }
    },
    "operators/unsigned_16bits_sr_int_wide/no_arch": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/unsigned_16bits_sr_int_wide/no_arch",
            "Synthesis": "operators/unsigned_16bits_sr_int_wide/no_arch"
        },
        "input_blif": {
            "Techmap": "unsigned_16bits_sr_int_wide.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "-76.5%",
            "Diff": "-26",
            "Techmap": "8",
            "Synthesis": "34"
        },
        "exec_time(ms)": {
            "Percent%": "-66.7%",
            "Diff": "-4",
            "Techmap": "2",
            "Synthesis": "6"
        },
        "techmap_time(ms)": {
            "Techmap": 1.7
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "16",
            "Synthesis": "16"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "32",
            "Synthesis": "32"
        },
        "logic element": {
            "Techmap": 56
        },
        "Longest Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Average Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Estimated LUTs": {
            "Techmap": 56
        },
        "Total Node": {
            "Techmap": 56
        }
    },
    "operators/unsigned_1bit_asl_indexed/k6_frac_N10_frac_chain_mem32K_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/unsigned_1bit_asl_indexed/k6_frac_N10_frac_chain_mem32K_40nm",
            "Synthesis": "operators/unsigned_1bit_asl_indexed/k6_frac_N10_frac_chain_mem32K_40nm"
        },
        "architecture": {
            "Techmap": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
            "Synthesis": "k6_frac_N10_frac_chain_mem32K_40nm.xml"
        },
        "input_blif": {
            "Techmap": "unsigned_1bit_asl_indexed.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "-83.3%",
            "Diff": "-45",
            "Techmap": "9",
            "Synthesis": "54"
        },
        "exec_time(ms)": {
            "Percent%": "-86.5%",
            "Diff": "-77",
            "Techmap": "12",
            "Synthesis": "89"
        },
        "techmap_time(ms)": {
            "Techmap": 1.1
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "2",
            "Synthesis": "2"
        },
        "logic element": {
            "Techmap": 3
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "4",
            "Synthesis": "4"
        },
        "Longest Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Average Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Estimated LUTs": {
            "Techmap": 3
        },
        "Total Node": {
            "Techmap": 3
        }
    },
    "operators/unsigned_1bit_asl_indexed/no_arch": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/unsigned_1bit_asl_indexed/no_arch",
            "Synthesis": "operators/unsigned_1bit_asl_indexed/no_arch"
        },
        "input_blif": {
            "Techmap": "unsigned_1bit_asl_indexed.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "-76.5%",
            "Diff": "-26",
            "Techmap": "8",
            "Synthesis": "34"
        },
        "exec_time(ms)": {
            "Percent%": "-75.0%",
            "Diff": "-3",
            "Techmap": "1",
            "Synthesis": "4"
        },
        "techmap_time(ms)": {
            "Techmap": 1.1
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "2",
            "Synthesis": "2"
        },
        "logic element": {
            "Techmap": 3
        },
        "Longest Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Average Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Estimated LUTs": {
            "Techmap": 3
        },
        "Total Node": {
            "Techmap": 3
        }
    },
    "operators/unsigned_1bit_asl_wire/k6_frac_N10_frac_chain_mem32K_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/unsigned_1bit_asl_wire/k6_frac_N10_frac_chain_mem32K_40nm",
            "Synthesis": "operators/unsigned_1bit_asl_wire/k6_frac_N10_frac_chain_mem32K_40nm"
        },
        "architecture": {
            "Techmap": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
            "Synthesis": "k6_frac_N10_frac_chain_mem32K_40nm.xml"
        },
        "input_blif": {
            "Techmap": "unsigned_1bit_asl_wire.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "-83.3%",
            "Diff": "-45",
            "Techmap": "9",
            "Synthesis": "54"
        },
        "exec_time(ms)": {
            "Percent%": "-85.0%",
            "Diff": "-68",
            "Techmap": "12",
            "Synthesis": "80"
        },
        "techmap_time(ms)": {
            "Techmap": 1
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "logic element": {
            "Techmap": 2
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "4",
            "Synthesis": "4"
        },
        "Longest Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Average Path": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "2",
            "Synthesis": "2"
        },
        "Estimated LUTs": {
            "Techmap": 2
        },
        "Total Node": {
            "Techmap": 2
        }
    },
    "operators/unsigned_1bit_asl_wire/no_arch": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/unsigned_1bit_asl_wire/no_arch",
            "Synthesis": "operators/unsigned_1bit_asl_wire/no_arch"
        },
        "input_blif": {
            "Techmap": "unsigned_1bit_asl_wire.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "-76.5%",
            "Diff": "-26",
            "Techmap": "8",
            "Synthesis": "34"
        },
        "exec_time(ms)": {
            "Percent%": "-75.0%",
            "Diff": "-3",
            "Techmap": "1",
            "Synthesis": "4"
        },
        "techmap_time(ms)": {
            "Techmap": 1
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "logic element": {
            "Techmap": 2
        },
        "Longest Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Average Path": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "2",
            "Synthesis": "2"
        },
        "Estimated LUTs": {
            "Techmap": 2
        },
        "Total Node": {
            "Techmap": 2
        }
    },
    "operators/unsigned_1bit_asr_indexed/k6_frac_N10_frac_chain_mem32K_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/unsigned_1bit_asr_indexed/k6_frac_N10_frac_chain_mem32K_40nm",
            "Synthesis": "operators/unsigned_1bit_asr_indexed/k6_frac_N10_frac_chain_mem32K_40nm"
        },
        "architecture": {
            "Techmap": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
            "Synthesis": "k6_frac_N10_frac_chain_mem32K_40nm.xml"
        },
        "input_blif": {
            "Techmap": "unsigned_1bit_asr_indexed.blif"
        },
        "max_rss(MiB)": {
            "Techmap": 9.1
        },
        "exec_time(ms)": {
            "Techmap": 12.9
        },
        "techmap_time(ms)": {
            "Techmap": 1.1
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "2",
            "Synthesis": "2"
        },
        "logic element": {
            "Techmap": 3
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "4",
            "Synthesis": "4"
        },
        "Longest Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Average Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Estimated LUTs": {
            "Techmap": 3
        },
        "Total Node": {
            "Techmap": 3
        }
    },
    "operators/unsigned_1bit_asr_indexed/no_arch": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/unsigned_1bit_asr_indexed/no_arch",
            "Synthesis": "operators/unsigned_1bit_asr_indexed/no_arch"
        },
        "input_blif": {
            "Techmap": "unsigned_1bit_asr_indexed.blif"
        },
        "max_rss(MiB)": {
            "Techmap": 8.1
        },
        "exec_time(ms)": {
            "Techmap": 1.5
        },
        "techmap_time(ms)": {
            "Techmap": 1.1
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "2",
            "Synthesis": "2"
        },
        "logic element": {
            "Techmap": 3
        },
        "Longest Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Average Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Estimated LUTs": {
            "Techmap": 3
        },
        "Total Node": {
            "Techmap": 3
        }
    },
    "operators/unsigned_1bit_asr_wire/k6_frac_N10_frac_chain_mem32K_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/unsigned_1bit_asr_wire/k6_frac_N10_frac_chain_mem32K_40nm",
            "Synthesis": "operators/unsigned_1bit_asr_wire/k6_frac_N10_frac_chain_mem32K_40nm"
        },
        "architecture": {
            "Techmap": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
            "Synthesis": "k6_frac_N10_frac_chain_mem32K_40nm.xml"
        },
        "input_blif": {
            "Techmap": "unsigned_1bit_asr_wire.blif"
        },
        "max_rss(MiB)": {
            "Techmap": 9.2
        },
        "exec_time(ms)": {
            "Techmap": 12.4
        },
        "techmap_time(ms)": {
            "Techmap": 1
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "logic element": {
            "Techmap": 2
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "4",
            "Synthesis": "4"
        },
        "Longest Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Average Path": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "2",
            "Synthesis": "2"
        },
        "Estimated LUTs": {
            "Techmap": 2
        },
        "Total Node": {
            "Techmap": 2
        }
    },
    "operators/unsigned_1bit_asr_wire/no_arch": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/unsigned_1bit_asr_wire/no_arch",
            "Synthesis": "operators/unsigned_1bit_asr_wire/no_arch"
        },
        "input_blif": {
            "Techmap": "unsigned_1bit_asr_wire.blif"
        },
        "max_rss(MiB)": {
            "Techmap": 8.1
        },
        "exec_time(ms)": {
            "Techmap": 1.3
        },
        "techmap_time(ms)": {
            "Techmap": 1
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "logic element": {
            "Techmap": 2
        },
        "Longest Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Average Path": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "2",
            "Synthesis": "2"
        },
        "Estimated LUTs": {
            "Techmap": 2
        },
        "Total Node": {
            "Techmap": 2
        }
    },
    "operators/unsigned_1bit_sl_indexed/k6_frac_N10_frac_chain_mem32K_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/unsigned_1bit_sl_indexed/k6_frac_N10_frac_chain_mem32K_40nm",
            "Synthesis": "operators/unsigned_1bit_sl_indexed/k6_frac_N10_frac_chain_mem32K_40nm"
        },
        "architecture": {
            "Techmap": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
            "Synthesis": "k6_frac_N10_frac_chain_mem32K_40nm.xml"
        },
        "input_blif": {
            "Techmap": "unsigned_1bit_sl_indexed.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "-83.3%",
            "Diff": "-45",
            "Techmap": "9",
            "Synthesis": "54"
        },
        "exec_time(ms)": {
            "Percent%": "-86.7%",
            "Diff": "-78",
            "Techmap": "12",
            "Synthesis": "90"
        },
        "techmap_time(ms)": {
            "Techmap": 1
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "2",
            "Synthesis": "2"
        },
        "logic element": {
            "Techmap": 3
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "4",
            "Synthesis": "4"
        },
        "Longest Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Average Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Estimated LUTs": {
            "Techmap": 3
        },
        "Total Node": {
            "Techmap": 3
        }
    },
    "operators/unsigned_1bit_sl_indexed/no_arch": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/unsigned_1bit_sl_indexed/no_arch",
            "Synthesis": "operators/unsigned_1bit_sl_indexed/no_arch"
        },
        "input_blif": {
            "Techmap": "unsigned_1bit_sl_indexed.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "-76.5%",
            "Diff": "-26",
            "Techmap": "8",
            "Synthesis": "34"
        },
        "exec_time(ms)": {
            "Percent%": "-75.0%",
            "Diff": "-3",
            "Techmap": "1",
            "Synthesis": "4"
        },
        "techmap_time(ms)": {
            "Techmap": 1
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "2",
            "Synthesis": "2"
        },
        "logic element": {
            "Techmap": 3
        },
        "Longest Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Average Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Estimated LUTs": {
            "Techmap": 3
        },
        "Total Node": {
            "Techmap": 3
        }
    },
    "operators/unsigned_1bit_sl_wire/k6_frac_N10_frac_chain_mem32K_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/unsigned_1bit_sl_wire/k6_frac_N10_frac_chain_mem32K_40nm",
            "Synthesis": "operators/unsigned_1bit_sl_wire/k6_frac_N10_frac_chain_mem32K_40nm"
        },
        "architecture": {
            "Techmap": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
            "Synthesis": "k6_frac_N10_frac_chain_mem32K_40nm.xml"
        },
        "input_blif": {
            "Techmap": "unsigned_1bit_sl_wire.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "-83.3%",
            "Diff": "-45",
            "Techmap": "9",
            "Synthesis": "54"
        },
        "exec_time(ms)": {
            "Percent%": "-85.1%",
            "Diff": "-74",
            "Techmap": "13",
            "Synthesis": "87"
        },
        "techmap_time(ms)": {
            "Techmap": 1
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "logic element": {
            "Techmap": 2
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "4",
            "Synthesis": "4"
        },
        "Longest Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Average Path": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "2",
            "Synthesis": "2"
        },
        "Estimated LUTs": {
            "Techmap": 2
        },
        "Total Node": {
            "Techmap": 2
        }
    },
    "operators/unsigned_1bit_sl_wire/no_arch": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/unsigned_1bit_sl_wire/no_arch",
            "Synthesis": "operators/unsigned_1bit_sl_wire/no_arch"
        },
        "input_blif": {
            "Techmap": "unsigned_1bit_sl_wire.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "-76.5%",
            "Diff": "-26",
            "Techmap": "8",
            "Synthesis": "34"
        },
        "exec_time(ms)": {
            "Percent%": "-75.0%",
            "Diff": "-3",
            "Techmap": "1",
            "Synthesis": "4"
        },
        "techmap_time(ms)": {
            "Techmap": 1
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "logic element": {
            "Techmap": 2
        },
        "Longest Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Average Path": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "2",
            "Synthesis": "2"
        },
        "Estimated LUTs": {
            "Techmap": 2
        },
        "Total Node": {
            "Techmap": 2
        }
    },
    "operators/unsigned_1bit_sr_indexed/k6_frac_N10_frac_chain_mem32K_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/unsigned_1bit_sr_indexed/k6_frac_N10_frac_chain_mem32K_40nm",
            "Synthesis": "operators/unsigned_1bit_sr_indexed/k6_frac_N10_frac_chain_mem32K_40nm"
        },
        "architecture": {
            "Techmap": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
            "Synthesis": "k6_frac_N10_frac_chain_mem32K_40nm.xml"
        },
        "input_blif": {
            "Techmap": "unsigned_1bit_sr_indexed.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "-83.3%",
            "Diff": "-45",
            "Techmap": "9",
            "Synthesis": "54"
        },
        "exec_time(ms)": {
            "Percent%": "-87.0%",
            "Diff": "-80",
            "Techmap": "12",
            "Synthesis": "92"
        },
        "techmap_time(ms)": {
            "Techmap": 1.1
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "2",
            "Synthesis": "2"
        },
        "logic element": {
            "Techmap": 3
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "4",
            "Synthesis": "4"
        },
        "Longest Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Average Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Estimated LUTs": {
            "Techmap": 3
        },
        "Total Node": {
            "Techmap": 3
        }
    },
    "operators/unsigned_1bit_sr_indexed/no_arch": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/unsigned_1bit_sr_indexed/no_arch",
            "Synthesis": "operators/unsigned_1bit_sr_indexed/no_arch"
        },
        "input_blif": {
            "Techmap": "unsigned_1bit_sr_indexed.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "-76.5%",
            "Diff": "-26",
            "Techmap": "8",
            "Synthesis": "34"
        },
        "exec_time(ms)": {
            "Percent%": "-80.0%",
            "Diff": "-4",
            "Techmap": "1",
            "Synthesis": "5"
        },
        "techmap_time(ms)": {
            "Techmap": 1.1
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "2",
            "Synthesis": "2"
        },
        "logic element": {
            "Techmap": 3
        },
        "Longest Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Average Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Estimated LUTs": {
            "Techmap": 3
        },
        "Total Node": {
            "Techmap": 3
        }
    },
    "operators/unsigned_1bit_sr_wire/k6_frac_N10_frac_chain_mem32K_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/unsigned_1bit_sr_wire/k6_frac_N10_frac_chain_mem32K_40nm",
            "Synthesis": "operators/unsigned_1bit_sr_wire/k6_frac_N10_frac_chain_mem32K_40nm"
        },
        "architecture": {
            "Techmap": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
            "Synthesis": "k6_frac_N10_frac_chain_mem32K_40nm.xml"
        },
        "input_blif": {
            "Techmap": "unsigned_1bit_sr_wire.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "-83.3%",
            "Diff": "-45",
            "Techmap": "9",
            "Synthesis": "54"
        },
        "exec_time(ms)": {
            "Percent%": "-85.5%",
            "Diff": "-71",
            "Techmap": "12",
            "Synthesis": "83"
        },
        "techmap_time(ms)": {
            "Techmap": 1
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "logic element": {
            "Techmap": 2
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "4",
            "Synthesis": "4"
        },
        "Longest Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Average Path": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "2",
            "Synthesis": "2"
        },
        "Estimated LUTs": {
            "Techmap": 2
        },
        "Total Node": {
            "Techmap": 2
        }
    },
    "operators/unsigned_1bit_sr_wire/no_arch": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/unsigned_1bit_sr_wire/no_arch",
            "Synthesis": "operators/unsigned_1bit_sr_wire/no_arch"
        },
        "input_blif": {
            "Techmap": "unsigned_1bit_sr_wire.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "-76.5%",
            "Diff": "-26",
            "Techmap": "8",
            "Synthesis": "34"
        },
        "exec_time(ms)": {
            "Percent%": "-80.0%",
            "Diff": "-4",
            "Techmap": "1",
            "Synthesis": "5"
        },
        "techmap_time(ms)": {
            "Techmap": 1
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "logic element": {
            "Techmap": 2
        },
        "Longest Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Average Path": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "2",
            "Synthesis": "2"
        },
        "Estimated LUTs": {
            "Techmap": 2
        },
        "Total Node": {
            "Techmap": 2
        }
    },
    "operators/unsigned_2bits_asl_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/unsigned_2bits_asl_wide/k6_frac_N10_frac_chain_mem32K_40nm",
            "Synthesis": "operators/unsigned_2bits_asl_wide/k6_frac_N10_frac_chain_mem32K_40nm"
        },
        "architecture": {
            "Techmap": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
            "Synthesis": "k6_frac_N10_frac_chain_mem32K_40nm.xml"
        },
        "input_blif": {
            "Techmap": "unsigned_2bits_asl_wide.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "-83.3%",
            "Diff": "-45",
            "Techmap": "9",
            "Synthesis": "54"
        },
        "exec_time(ms)": {
            "Percent%": "-86.8%",
            "Diff": "-79",
            "Techmap": "12",
            "Synthesis": "91"
        },
        "techmap_time(ms)": {
            "Techmap": 1.1
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "3",
            "Synthesis": "3"
        },
        "logic element": {
            "Techmap": 5
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "4",
            "Synthesis": "4"
        },
        "Longest Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Average Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Estimated LUTs": {
            "Techmap": 5
        },
        "Total Node": {
            "Techmap": 5
        }
    },
    "operators/unsigned_2bits_asl_wide/no_arch": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/unsigned_2bits_asl_wide/no_arch",
            "Synthesis": "operators/unsigned_2bits_asl_wide/no_arch"
        },
        "input_blif": {
            "Techmap": "unsigned_2bits_asl_wide.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "-76.5%",
            "Diff": "-26",
            "Techmap": "8",
            "Synthesis": "34"
        },
        "exec_time(ms)": {
            "Percent%": "-75.0%",
            "Diff": "-3",
            "Techmap": "1",
            "Synthesis": "4"
        },
        "techmap_time(ms)": {
            "Techmap": 1.1
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "3",
            "Synthesis": "3"
        },
        "logic element": {
            "Techmap": 5
        },
        "Longest Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Average Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Estimated LUTs": {
            "Techmap": 5
        },
        "Total Node": {
            "Techmap": 5
        }
    },
    "operators/unsigned_2bits_asr_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/unsigned_2bits_asr_wide/k6_frac_N10_frac_chain_mem32K_40nm",
            "Synthesis": "operators/unsigned_2bits_asr_wide/k6_frac_N10_frac_chain_mem32K_40nm"
        },
        "architecture": {
            "Techmap": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
            "Synthesis": "k6_frac_N10_frac_chain_mem32K_40nm.xml"
        },
        "input_blif": {
            "Techmap": "unsigned_2bits_asr_wide.blif"
        },
        "max_rss(MiB)": {
            "Techmap": 9.2
        },
        "exec_time(ms)": {
            "Techmap": 12.6
        },
        "techmap_time(ms)": {
            "Techmap": 1.1
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "3",
            "Synthesis": "3"
        },
        "logic element": {
            "Techmap": 5
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "4",
            "Synthesis": "4"
        },
        "Longest Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Average Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Estimated LUTs": {
            "Techmap": 5
        },
        "Total Node": {
            "Techmap": 5
        }
    },
    "operators/unsigned_2bits_asr_wide/no_arch": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/unsigned_2bits_asr_wide/no_arch",
            "Synthesis": "operators/unsigned_2bits_asr_wide/no_arch"
        },
        "input_blif": {
            "Techmap": "unsigned_2bits_asr_wide.blif"
        },
        "max_rss(MiB)": {
            "Techmap": 8.2
        },
        "exec_time(ms)": {
            "Techmap": 1.3
        },
        "techmap_time(ms)": {
            "Techmap": 1
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "3",
            "Synthesis": "3"
        },
        "logic element": {
            "Techmap": 5
        },
        "Longest Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Average Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Estimated LUTs": {
            "Techmap": 5
        },
        "Total Node": {
            "Techmap": 5
        }
    },
    "operators/unsigned_2bits_sl_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/unsigned_2bits_sl_wide/k6_frac_N10_frac_chain_mem32K_40nm",
            "Synthesis": "operators/unsigned_2bits_sl_wide/k6_frac_N10_frac_chain_mem32K_40nm"
        },
        "architecture": {
            "Techmap": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
            "Synthesis": "k6_frac_N10_frac_chain_mem32K_40nm.xml"
        },
        "input_blif": {
            "Techmap": "unsigned_2bits_sl_wide.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "-83.3%",
            "Diff": "-45",
            "Techmap": "9",
            "Synthesis": "54"
        },
        "exec_time(ms)": {
            "Percent%": "-86.2%",
            "Diff": "-75",
            "Techmap": "12",
            "Synthesis": "87"
        },
        "techmap_time(ms)": {
            "Techmap": 1.1
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "3",
            "Synthesis": "3"
        },
        "logic element": {
            "Techmap": 5
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "4",
            "Synthesis": "4"
        },
        "Longest Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Average Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Estimated LUTs": {
            "Techmap": 5
        },
        "Total Node": {
            "Techmap": 5
        }
    },
    "operators/unsigned_2bits_sl_wide/no_arch": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/unsigned_2bits_sl_wide/no_arch",
            "Synthesis": "operators/unsigned_2bits_sl_wide/no_arch"
        },
        "input_blif": {
            "Techmap": "unsigned_2bits_sl_wide.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "-76.5%",
            "Diff": "-26",
            "Techmap": "8",
            "Synthesis": "34"
        },
        "exec_time(ms)": {
            "Percent%": "-75.0%",
            "Diff": "-3",
            "Techmap": "1",
            "Synthesis": "4"
        },
        "techmap_time(ms)": {
            "Techmap": 1.1
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "3",
            "Synthesis": "3"
        },
        "logic element": {
            "Techmap": 5
        },
        "Longest Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Average Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Estimated LUTs": {
            "Techmap": 5
        },
        "Total Node": {
            "Techmap": 5
        }
    },
    "operators/unsigned_2bits_sr_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/unsigned_2bits_sr_wide/k6_frac_N10_frac_chain_mem32K_40nm",
            "Synthesis": "operators/unsigned_2bits_sr_wide/k6_frac_N10_frac_chain_mem32K_40nm"
        },
        "architecture": {
            "Techmap": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
            "Synthesis": "k6_frac_N10_frac_chain_mem32K_40nm.xml"
        },
        "input_blif": {
            "Techmap": "unsigned_2bits_sr_wide.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "-83.3%",
            "Diff": "-45",
            "Techmap": "9",
            "Synthesis": "54"
        },
        "exec_time(ms)": {
            "Percent%": "-84.4%",
            "Diff": "-65",
            "Techmap": "12",
            "Synthesis": "77"
        },
        "techmap_time(ms)": {
            "Techmap": 1.1
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "3",
            "Synthesis": "3"
        },
        "logic element": {
            "Techmap": 5
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "4",
            "Synthesis": "4"
        },
        "Longest Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Average Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Estimated LUTs": {
            "Techmap": 5
        },
        "Total Node": {
            "Techmap": 5
        }
    },
    "operators/unsigned_2bits_sr_wide/no_arch": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/unsigned_2bits_sr_wide/no_arch",
            "Synthesis": "operators/unsigned_2bits_sr_wide/no_arch"
        },
        "input_blif": {
            "Techmap": "unsigned_2bits_sr_wide.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "-76.5%",
            "Diff": "-26",
            "Techmap": "8",
            "Synthesis": "34"
        },
        "exec_time(ms)": {
            "Percent%": "-75.0%",
            "Diff": "-3",
            "Techmap": "1",
            "Synthesis": "4"
        },
        "techmap_time(ms)": {
            "Techmap": 1.1
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "3",
            "Synthesis": "3"
        },
        "logic element": {
            "Techmap": 5
        },
        "Longest Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Average Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Estimated LUTs": {
            "Techmap": 5
        },
        "Total Node": {
            "Techmap": 5
        }
    },
    "operators/unsigned_64bits_asl_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/unsigned_64bits_asl_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm",
            "Synthesis": "operators/unsigned_64bits_asl_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm"
        },
        "architecture": {
            "Techmap": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
            "Synthesis": "k6_frac_N10_frac_chain_mem32K_40nm.xml"
        },
        "input_blif": {
            "Techmap": "unsigned_64bits_asl_ultra_wide.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "-83.6%",
            "Diff": "-46",
            "Techmap": "9",
            "Synthesis": "55"
        },
        "exec_time(ms)": {
            "Percent%": "-85.1%",
            "Diff": "-80",
            "Techmap": "14",
            "Synthesis": "94"
        },
        "techmap_time(ms)": {
            "Techmap": 2.4
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "65",
            "Synthesis": "65"
        },
        "logic element": {
            "Techmap": 98
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "4",
            "Synthesis": "4"
        },
        "Longest Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Average Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Estimated LUTs": {
            "Techmap": 98
        },
        "Total Node": {
            "Techmap": 98
        }
    },
    "operators/unsigned_64bits_asl_ultra_wide/no_arch": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/unsigned_64bits_asl_ultra_wide/no_arch",
            "Synthesis": "operators/unsigned_64bits_asl_ultra_wide/no_arch"
        },
        "input_blif": {
            "Techmap": "unsigned_64bits_asl_ultra_wide.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "-77.1%",
            "Diff": "-27",
            "Techmap": "8",
            "Synthesis": "35"
        },
        "exec_time(ms)": {
            "Percent%": "-62.5%",
            "Diff": "-5",
            "Techmap": "3",
            "Synthesis": "8"
        },
        "techmap_time(ms)": {
            "Techmap": 2.4
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "65",
            "Synthesis": "65"
        },
        "logic element": {
            "Techmap": 98
        },
        "Longest Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Average Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Estimated LUTs": {
            "Techmap": 98
        },
        "Total Node": {
            "Techmap": 98
        }
    },
    "operators/unsigned_64bits_asr_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/unsigned_64bits_asr_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm",
            "Synthesis": "operators/unsigned_64bits_asr_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm"
        },
        "architecture": {
            "Techmap": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
            "Synthesis": "k6_frac_N10_frac_chain_mem32K_40nm.xml"
        },
        "input_blif": {
            "Techmap": "unsigned_64bits_asr_ultra_wide.blif"
        },
        "max_rss(MiB)": {
            "Techmap": 9.6
        },
        "exec_time(ms)": {
            "Techmap": 14.6
        },
        "techmap_time(ms)": {
            "Techmap": 2.4
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "65",
            "Synthesis": "65"
        },
        "logic element": {
            "Techmap": 98
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "4",
            "Synthesis": "4"
        },
        "Longest Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Average Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Estimated LUTs": {
            "Techmap": 98
        },
        "Total Node": {
            "Techmap": 98
        }
    },
    "operators/unsigned_64bits_asr_ultra_wide/no_arch": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/unsigned_64bits_asr_ultra_wide/no_arch",
            "Synthesis": "operators/unsigned_64bits_asr_ultra_wide/no_arch"
        },
        "input_blif": {
            "Techmap": "unsigned_64bits_asr_ultra_wide.blif"
        },
        "max_rss(MiB)": {
            "Techmap": 8.4
        },
        "exec_time(ms)": {
            "Techmap": 3.3
        },
        "techmap_time(ms)": {
            "Techmap": 2.3
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "65",
            "Synthesis": "65"
        },
        "logic element": {
            "Techmap": 98
        },
        "Longest Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Average Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Estimated LUTs": {
            "Techmap": 98
        },
        "Total Node": {
            "Techmap": 98
        }
    },
    "operators/unsigned_64bits_sl_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/unsigned_64bits_sl_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm",
            "Synthesis": "operators/unsigned_64bits_sl_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm"
        },
        "architecture": {
            "Techmap": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
            "Synthesis": "k6_frac_N10_frac_chain_mem32K_40nm.xml"
        },
        "input_blif": {
            "Techmap": "unsigned_64bits_sl_ultra_wide.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "-83.6%",
            "Diff": "-46",
            "Techmap": "9",
            "Synthesis": "55"
        },
        "exec_time(ms)": {
            "Percent%": "-85.1%",
            "Diff": "-80",
            "Techmap": "14",
            "Synthesis": "94"
        },
        "techmap_time(ms)": {
            "Techmap": 2.4
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "65",
            "Synthesis": "65"
        },
        "logic element": {
            "Techmap": 98
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "4",
            "Synthesis": "4"
        },
        "Longest Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Average Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Estimated LUTs": {
            "Techmap": 98
        },
        "Total Node": {
            "Techmap": 98
        }
    },
    "operators/unsigned_64bits_sl_ultra_wide/no_arch": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/unsigned_64bits_sl_ultra_wide/no_arch",
            "Synthesis": "operators/unsigned_64bits_sl_ultra_wide/no_arch"
        },
        "input_blif": {
            "Techmap": "unsigned_64bits_sl_ultra_wide.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "-77.1%",
            "Diff": "-27",
            "Techmap": "8",
            "Synthesis": "35"
        },
        "exec_time(ms)": {
            "Percent%": "-62.5%",
            "Diff": "-5",
            "Techmap": "3",
            "Synthesis": "8"
        },
        "techmap_time(ms)": {
            "Techmap": 2.4
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "65",
            "Synthesis": "65"
        },
        "logic element": {
            "Techmap": 98
        },
        "Longest Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Average Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Estimated LUTs": {
            "Techmap": 98
        },
        "Total Node": {
            "Techmap": 98
        }
    },
    "operators/unsigned_64bits_sr_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/unsigned_64bits_sr_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm",
            "Synthesis": "operators/unsigned_64bits_sr_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm"
        },
        "architecture": {
            "Techmap": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
            "Synthesis": "k6_frac_N10_frac_chain_mem32K_40nm.xml"
        },
        "input_blif": {
            "Techmap": "unsigned_64bits_sr_ultra_wide.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "-83.6%",
            "Diff": "-46",
            "Techmap": "9",
            "Synthesis": "55"
        },
        "exec_time(ms)": {
            "Percent%": "-84.8%",
            "Diff": "-84",
            "Techmap": "15",
            "Synthesis": "99"
        },
        "techmap_time(ms)": {
            "Techmap": 2.4
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "65",
            "Synthesis": "65"
        },
        "logic element": {
            "Techmap": 98
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "4",
            "Synthesis": "4"
        },
        "Longest Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Average Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Estimated LUTs": {
            "Techmap": 98
        },
        "Total Node": {
            "Techmap": 98
        }
    },
    "operators/unsigned_64bits_sr_ultra_wide/no_arch": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/unsigned_64bits_sr_ultra_wide/no_arch",
            "Synthesis": "operators/unsigned_64bits_sr_ultra_wide/no_arch"
        },
        "input_blif": {
            "Techmap": "unsigned_64bits_sr_ultra_wide.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "-77.1%",
            "Diff": "-27",
            "Techmap": "8",
            "Synthesis": "35"
        },
        "exec_time(ms)": {
            "Percent%": "-62.5%",
            "Diff": "-5",
            "Techmap": "3",
            "Synthesis": "8"
        },
        "techmap_time(ms)": {
            "Techmap": 2.3
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "65",
            "Synthesis": "65"
        },
        "logic element": {
            "Techmap": 98
        },
        "Longest Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Average Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Estimated LUTs": {
            "Techmap": 98
        },
        "Total Node": {
            "Techmap": 98
        }
    },
    "operators/unsigned_variable_asl_indexed/k6_frac_N10_frac_chain_mem32K_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/unsigned_variable_asl_indexed/k6_frac_N10_frac_chain_mem32K_40nm",
            "Synthesis": "operators/unsigned_variable_asl_indexed/k6_frac_N10_frac_chain_mem32K_40nm"
        },
        "architecture": {
            "Techmap": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
            "Synthesis": "k6_frac_N10_frac_chain_mem32K_40nm.xml"
        },
        "input_blif": {
            "Techmap": "unsigned_variable_asl_indexed.blif"
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "3",
            "Synthesis": "3"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "2",
            "Synthesis": "2"
        },
        "logic element": {
            "Percent%": "-33.3%",
            "Diff": "-4",
            "Techmap": "8",
            "Synthesis": "12"
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "4",
            "Synthesis": "4"
        },
        "Longest Path": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Average Path": {
            "Percent%": "25.0%",
            "Diff": "1",
            "Techmap": "5",
            "Synthesis": "4"
        },
        "Estimated LUTs": {
            "Percent%": "-33.3%",
            "Diff": "-4",
            "Techmap": "8",
            "Synthesis": "12"
        },
        "Total Node": {
            "Percent%": "-33.3%",
            "Diff": "-4",
            "Techmap": "8",
            "Synthesis": "12"
        }
    },
    "operators/unsigned_variable_asl_indexed/no_arch": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/unsigned_variable_asl_indexed/no_arch",
            "Synthesis": "operators/unsigned_variable_asl_indexed/no_arch"
        },
        "input_blif": {
            "Techmap": "unsigned_variable_asl_indexed.blif"
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "3",
            "Synthesis": "3"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "2",
            "Synthesis": "2"
        },
        "logic element": {
            "Percent%": "-33.3%",
            "Diff": "-4",
            "Techmap": "8",
            "Synthesis": "12"
        },
        "Longest Path": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Average Path": {
            "Percent%": "25.0%",
            "Diff": "1",
            "Techmap": "5",
            "Synthesis": "4"
        },
        "Estimated LUTs": {
            "Percent%": "-33.3%",
            "Diff": "-4",
            "Techmap": "8",
            "Synthesis": "12"
        },
        "Total Node": {
            "Percent%": "-33.3%",
            "Diff": "-4",
            "Techmap": "8",
            "Synthesis": "12"
        }
    },
    "operators/unsigned_variable_asl_int_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/unsigned_variable_asl_int_wide/k6_frac_N10_frac_chain_mem32K_40nm",
            "Synthesis": "operators/unsigned_variable_asl_int_wide/k6_frac_N10_frac_chain_mem32K_40nm"
        },
        "architecture": {
            "Techmap": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
            "Synthesis": "k6_frac_N10_frac_chain_mem32K_40nm.xml"
        },
        "input_blif": {
            "Techmap": "unsigned_variable_asl_int_wide.blif"
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "37",
            "Synthesis": "37"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "32",
            "Synthesis": "32"
        },
        "logic element": {
            "Percent%": "1.0%",
            "Diff": "32",
            "Techmap": "3104",
            "Synthesis": "3072"
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "4",
            "Synthesis": "4"
        },
        "Longest Path": {
            "Percent%": "2.8%",
            "Diff": "1",
            "Techmap": "37",
            "Synthesis": "36"
        },
        "Average Path": {
            "Percent%": "25.0%",
            "Diff": "1",
            "Techmap": "5",
            "Synthesis": "4"
        },
        "Estimated LUTs": {
            "Percent%": "1.0%",
            "Diff": "32",
            "Techmap": "3104",
            "Synthesis": "3072"
        },
        "Total Node": {
            "Percent%": "1.0%",
            "Diff": "32",
            "Techmap": "3104",
            "Synthesis": "3072"
        }
    },
    "operators/unsigned_variable_asl_int_wide/no_arch": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/unsigned_variable_asl_int_wide/no_arch",
            "Synthesis": "operators/unsigned_variable_asl_int_wide/no_arch"
        },
        "input_blif": {
            "Techmap": "unsigned_variable_asl_int_wide.blif"
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "37",
            "Synthesis": "37"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "32",
            "Synthesis": "32"
        },
        "logic element": {
            "Percent%": "1.0%",
            "Diff": "32",
            "Techmap": "3104",
            "Synthesis": "3072"
        },
        "Longest Path": {
            "Percent%": "2.8%",
            "Diff": "1",
            "Techmap": "37",
            "Synthesis": "36"
        },
        "Average Path": {
            "Percent%": "25.0%",
            "Diff": "1",
            "Techmap": "5",
            "Synthesis": "4"
        },
        "Estimated LUTs": {
            "Percent%": "1.0%",
            "Diff": "32",
            "Techmap": "3104",
            "Synthesis": "3072"
        },
        "Total Node": {
            "Percent%": "1.0%",
            "Diff": "32",
            "Techmap": "3104",
            "Synthesis": "3072"
        }
    },
    "operators/unsigned_variable_asl_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/unsigned_variable_asl_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm",
            "Synthesis": "operators/unsigned_variable_asl_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm"
        },
        "architecture": {
            "Techmap": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
            "Synthesis": "k6_frac_N10_frac_chain_mem32K_40nm.xml"
        },
        "input_blif": {
            "Techmap": "unsigned_variable_asl_ultra_wide.blif"
        },
        "warnings": {
            "Techmap": [
                "[NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
                "[NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
            ],
            "Synthesis": [
                "unsigned_variable_asl_ultra_wide.v:5:1 [NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
                "unsigned_variable_asl_ultra_wide.v:5:1 [NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
            ]
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "72",
            "Synthesis": "72"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "65",
            "Synthesis": "65"
        },
        "logic element": {
            "Percent%": "0.5%",
            "Diff": "65",
            "Techmap": "12740",
            "Synthesis": "12675"
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "4",
            "Synthesis": "4"
        },
        "Longest Path": {
            "Percent%": "1.4%",
            "Diff": "1",
            "Techmap": "70",
            "Synthesis": "69"
        },
        "Average Path": {
            "Percent%": "20.0%",
            "Diff": "1",
            "Techmap": "6",
            "Synthesis": "5"
        },
        "Estimated LUTs": {
            "Percent%": "0.5%",
            "Diff": "65",
            "Techmap": "12740",
            "Synthesis": "12675"
        },
        "Total Node": {
            "Percent%": "0.5%",
            "Diff": "65",
            "Techmap": "12740",
            "Synthesis": "12675"
        }
    },
    "operators/unsigned_variable_asl_ultra_wide/no_arch": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/unsigned_variable_asl_ultra_wide/no_arch",
            "Synthesis": "operators/unsigned_variable_asl_ultra_wide/no_arch"
        },
        "input_blif": {
            "Techmap": "unsigned_variable_asl_ultra_wide.blif"
        },
        "warnings": {
            "Techmap": [
                "[NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
                "[NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
            ],
            "Synthesis": [
                "unsigned_variable_asl_ultra_wide.v:5:1 [NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
                "unsigned_variable_asl_ultra_wide.v:5:1 [NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
            ]
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "72",
            "Synthesis": "72"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "65",
            "Synthesis": "65"
        },
        "logic element": {
            "Percent%": "0.5%",
            "Diff": "65",
            "Techmap": "12740",
            "Synthesis": "12675"
        },
        "Longest Path": {
            "Percent%": "1.4%",
            "Diff": "1",
            "Techmap": "70",
            "Synthesis": "69"
        },
        "Average Path": {
            "Percent%": "20.0%",
            "Diff": "1",
            "Techmap": "6",
            "Synthesis": "5"
        },
        "Estimated LUTs": {
            "Percent%": "0.5%",
            "Diff": "65",
            "Techmap": "12740",
            "Synthesis": "12675"
        },
        "Total Node": {
            "Percent%": "0.5%",
            "Diff": "65",
            "Techmap": "12740",
            "Synthesis": "12675"
        }
    },
    "operators/unsigned_variable_asl_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/unsigned_variable_asl_wide/k6_frac_N10_frac_chain_mem32K_40nm",
            "Synthesis": "operators/unsigned_variable_asl_wide/k6_frac_N10_frac_chain_mem32K_40nm"
        },
        "architecture": {
            "Techmap": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
            "Synthesis": "k6_frac_N10_frac_chain_mem32K_40nm.xml"
        },
        "input_blif": {
            "Techmap": "unsigned_variable_asl_wide.blif"
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "5",
            "Synthesis": "5"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "3",
            "Synthesis": "3"
        },
        "logic element": {
            "Percent%": "11.1%",
            "Diff": "3",
            "Techmap": "30",
            "Synthesis": "27"
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "4",
            "Synthesis": "4"
        },
        "Longest Path": {
            "Percent%": "14.3%",
            "Diff": "1",
            "Techmap": "8",
            "Synthesis": "7"
        },
        "Average Path": {
            "Percent%": "25.0%",
            "Diff": "1",
            "Techmap": "5",
            "Synthesis": "4"
        },
        "Estimated LUTs": {
            "Percent%": "11.1%",
            "Diff": "3",
            "Techmap": "30",
            "Synthesis": "27"
        },
        "Total Node": {
            "Percent%": "11.1%",
            "Diff": "3",
            "Techmap": "30",
            "Synthesis": "27"
        }
    },
    "operators/unsigned_variable_asl_wide/no_arch": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/unsigned_variable_asl_wide/no_arch",
            "Synthesis": "operators/unsigned_variable_asl_wide/no_arch"
        },
        "input_blif": {
            "Techmap": "unsigned_variable_asl_wide.blif"
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "5",
            "Synthesis": "5"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "3",
            "Synthesis": "3"
        },
        "logic element": {
            "Percent%": "11.1%",
            "Diff": "3",
            "Techmap": "30",
            "Synthesis": "27"
        },
        "Longest Path": {
            "Percent%": "14.3%",
            "Diff": "1",
            "Techmap": "8",
            "Synthesis": "7"
        },
        "Average Path": {
            "Percent%": "25.0%",
            "Diff": "1",
            "Techmap": "5",
            "Synthesis": "4"
        },
        "Estimated LUTs": {
            "Percent%": "11.1%",
            "Diff": "3",
            "Techmap": "30",
            "Synthesis": "27"
        },
        "Total Node": {
            "Percent%": "11.1%",
            "Diff": "3",
            "Techmap": "30",
            "Synthesis": "27"
        }
    },
    "operators/unsigned_variable_asl_wire/k6_frac_N10_frac_chain_mem32K_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/unsigned_variable_asl_wire/k6_frac_N10_frac_chain_mem32K_40nm",
            "Synthesis": "operators/unsigned_variable_asl_wire/k6_frac_N10_frac_chain_mem32K_40nm"
        },
        "architecture": {
            "Techmap": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
            "Synthesis": "k6_frac_N10_frac_chain_mem32K_40nm.xml"
        },
        "input_blif": {
            "Techmap": "unsigned_variable_asl_wire.blif"
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "2",
            "Synthesis": "2"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "logic element": {
            "Percent%": "33.3%",
            "Diff": "1",
            "Techmap": "4",
            "Synthesis": "3"
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "4",
            "Synthesis": "4"
        },
        "Longest Path": {
            "Percent%": "20.0%",
            "Diff": "1",
            "Techmap": "6",
            "Synthesis": "5"
        },
        "Average Path": {
            "Percent%": "25.0%",
            "Diff": "1",
            "Techmap": "5",
            "Synthesis": "4"
        },
        "Estimated LUTs": {
            "Percent%": "33.3%",
            "Diff": "1",
            "Techmap": "4",
            "Synthesis": "3"
        },
        "Total Node": {
            "Percent%": "33.3%",
            "Diff": "1",
            "Techmap": "4",
            "Synthesis": "3"
        }
    },
    "operators/unsigned_variable_asl_wire/no_arch": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/unsigned_variable_asl_wire/no_arch",
            "Synthesis": "operators/unsigned_variable_asl_wire/no_arch"
        },
        "input_blif": {
            "Techmap": "unsigned_variable_asl_wire.blif"
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "2",
            "Synthesis": "2"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "logic element": {
            "Percent%": "33.3%",
            "Diff": "1",
            "Techmap": "4",
            "Synthesis": "3"
        },
        "Longest Path": {
            "Percent%": "20.0%",
            "Diff": "1",
            "Techmap": "6",
            "Synthesis": "5"
        },
        "Average Path": {
            "Percent%": "25.0%",
            "Diff": "1",
            "Techmap": "5",
            "Synthesis": "4"
        },
        "Estimated LUTs": {
            "Percent%": "33.3%",
            "Diff": "1",
            "Techmap": "4",
            "Synthesis": "3"
        },
        "Total Node": {
            "Percent%": "33.3%",
            "Diff": "1",
            "Techmap": "4",
            "Synthesis": "3"
        }
    },
    "operators/unsigned_variable_asr_indexed/k6_frac_N10_frac_chain_mem32K_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/unsigned_variable_asr_indexed/k6_frac_N10_frac_chain_mem32K_40nm",
            "Synthesis": "operators/unsigned_variable_asr_indexed/k6_frac_N10_frac_chain_mem32K_40nm"
        },
        "architecture": {
            "Techmap": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
            "Synthesis": "k6_frac_N10_frac_chain_mem32K_40nm.xml"
        },
        "input_blif": {
            "Techmap": "unsigned_variable_asr_indexed.blif"
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "3",
            "Synthesis": "3"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "2",
            "Synthesis": "2"
        },
        "logic element": {
            "Percent%": "33.3%",
            "Diff": "2",
            "Techmap": "8",
            "Synthesis": "6"
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "4",
            "Synthesis": "4"
        },
        "Longest Path": {
            "Percent%": "20.0%",
            "Diff": "1",
            "Techmap": "6",
            "Synthesis": "5"
        },
        "Average Path": {
            "Percent%": "25.0%",
            "Diff": "1",
            "Techmap": "5",
            "Synthesis": "4"
        },
        "Estimated LUTs": {
            "Percent%": "33.3%",
            "Diff": "2",
            "Techmap": "8",
            "Synthesis": "6"
        },
        "Total Node": {
            "Percent%": "33.3%",
            "Diff": "2",
            "Techmap": "8",
            "Synthesis": "6"
        }
    },
    "operators/unsigned_variable_asr_indexed/no_arch": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/unsigned_variable_asr_indexed/no_arch",
            "Synthesis": "operators/unsigned_variable_asr_indexed/no_arch"
        },
        "input_blif": {
            "Techmap": "unsigned_variable_asr_indexed.blif"
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "3",
            "Synthesis": "3"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "2",
            "Synthesis": "2"
        },
        "logic element": {
            "Percent%": "33.3%",
            "Diff": "2",
            "Techmap": "8",
            "Synthesis": "6"
        },
        "Longest Path": {
            "Percent%": "20.0%",
            "Diff": "1",
            "Techmap": "6",
            "Synthesis": "5"
        },
        "Average Path": {
            "Percent%": "25.0%",
            "Diff": "1",
            "Techmap": "5",
            "Synthesis": "4"
        },
        "Estimated LUTs": {
            "Percent%": "33.3%",
            "Diff": "2",
            "Techmap": "8",
            "Synthesis": "6"
        },
        "Total Node": {
            "Percent%": "33.3%",
            "Diff": "2",
            "Techmap": "8",
            "Synthesis": "6"
        }
    },
    "operators/unsigned_variable_asr_int_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/unsigned_variable_asr_int_wide/k6_frac_N10_frac_chain_mem32K_40nm",
            "Synthesis": "operators/unsigned_variable_asr_int_wide/k6_frac_N10_frac_chain_mem32K_40nm"
        },
        "architecture": {
            "Techmap": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
            "Synthesis": "k6_frac_N10_frac_chain_mem32K_40nm.xml"
        },
        "input_blif": {
            "Techmap": "unsigned_variable_asr_int_wide.blif"
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "37",
            "Synthesis": "37"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "32",
            "Synthesis": "32"
        },
        "logic element": {
            "Percent%": "1.0%",
            "Diff": "32",
            "Techmap": "3104",
            "Synthesis": "3072"
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "4",
            "Synthesis": "4"
        },
        "Longest Path": {
            "Percent%": "2.8%",
            "Diff": "1",
            "Techmap": "37",
            "Synthesis": "36"
        },
        "Average Path": {
            "Percent%": "25.0%",
            "Diff": "1",
            "Techmap": "5",
            "Synthesis": "4"
        },
        "Estimated LUTs": {
            "Percent%": "1.0%",
            "Diff": "32",
            "Techmap": "3104",
            "Synthesis": "3072"
        },
        "Total Node": {
            "Percent%": "1.0%",
            "Diff": "32",
            "Techmap": "3104",
            "Synthesis": "3072"
        }
    },
    "operators/unsigned_variable_asr_int_wide/no_arch": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/unsigned_variable_asr_int_wide/no_arch",
            "Synthesis": "operators/unsigned_variable_asr_int_wide/no_arch"
        },
        "input_blif": {
            "Techmap": "unsigned_variable_asr_int_wide.blif"
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "37",
            "Synthesis": "37"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "32",
            "Synthesis": "32"
        },
        "logic element": {
            "Percent%": "1.0%",
            "Diff": "32",
            "Techmap": "3104",
            "Synthesis": "3072"
        },
        "Longest Path": {
            "Percent%": "2.8%",
            "Diff": "1",
            "Techmap": "37",
            "Synthesis": "36"
        },
        "Average Path": {
            "Percent%": "25.0%",
            "Diff": "1",
            "Techmap": "5",
            "Synthesis": "4"
        },
        "Estimated LUTs": {
            "Percent%": "1.0%",
            "Diff": "32",
            "Techmap": "3104",
            "Synthesis": "3072"
        },
        "Total Node": {
            "Percent%": "1.0%",
            "Diff": "32",
            "Techmap": "3104",
            "Synthesis": "3072"
        }
    },
    "operators/unsigned_variable_asr_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/unsigned_variable_asr_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm",
            "Synthesis": "operators/unsigned_variable_asr_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm"
        },
        "architecture": {
            "Techmap": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
            "Synthesis": "k6_frac_N10_frac_chain_mem32K_40nm.xml"
        },
        "input_blif": {
            "Techmap": "unsigned_variable_asr_ultra_wide.blif"
        },
        "warnings": {
            "Techmap": [
                "[NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
                "[NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
            ],
            "Synthesis": [
                "unsigned_variable_asr_ultra_wide.v:5:1 [NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
                "unsigned_variable_asr_ultra_wide.v:5:1 [NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
            ]
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "72",
            "Synthesis": "72"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "65",
            "Synthesis": "65"
        },
        "logic element": {
            "Percent%": "0.5%",
            "Diff": "65",
            "Techmap": "12740",
            "Synthesis": "12675"
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "4",
            "Synthesis": "4"
        },
        "Longest Path": {
            "Percent%": "1.4%",
            "Diff": "1",
            "Techmap": "70",
            "Synthesis": "69"
        },
        "Average Path": {
            "Percent%": "20.0%",
            "Diff": "1",
            "Techmap": "6",
            "Synthesis": "5"
        },
        "Estimated LUTs": {
            "Percent%": "0.5%",
            "Diff": "65",
            "Techmap": "12740",
            "Synthesis": "12675"
        },
        "Total Node": {
            "Percent%": "0.5%",
            "Diff": "65",
            "Techmap": "12740",
            "Synthesis": "12675"
        }
    },
    "operators/unsigned_variable_asr_ultra_wide/no_arch": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/unsigned_variable_asr_ultra_wide/no_arch",
            "Synthesis": "operators/unsigned_variable_asr_ultra_wide/no_arch"
        },
        "input_blif": {
            "Techmap": "unsigned_variable_asr_ultra_wide.blif"
        },
        "warnings": {
            "Techmap": [
                "[NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
                "[NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
            ],
            "Synthesis": [
                "unsigned_variable_asr_ultra_wide.v:5:1 [NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
                "unsigned_variable_asr_ultra_wide.v:5:1 [NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
            ]
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "72",
            "Synthesis": "72"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "65",
            "Synthesis": "65"
        },
        "logic element": {
            "Percent%": "0.5%",
            "Diff": "65",
            "Techmap": "12740",
            "Synthesis": "12675"
        },
        "Longest Path": {
            "Percent%": "1.4%",
            "Diff": "1",
            "Techmap": "70",
            "Synthesis": "69"
        },
        "Average Path": {
            "Percent%": "20.0%",
            "Diff": "1",
            "Techmap": "6",
            "Synthesis": "5"
        },
        "Estimated LUTs": {
            "Percent%": "0.5%",
            "Diff": "65",
            "Techmap": "12740",
            "Synthesis": "12675"
        },
        "Total Node": {
            "Percent%": "0.5%",
            "Diff": "65",
            "Techmap": "12740",
            "Synthesis": "12675"
        }
    },
    "operators/unsigned_variable_asr_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/unsigned_variable_asr_wide/k6_frac_N10_frac_chain_mem32K_40nm",
            "Synthesis": "operators/unsigned_variable_asr_wide/k6_frac_N10_frac_chain_mem32K_40nm"
        },
        "architecture": {
            "Techmap": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
            "Synthesis": "k6_frac_N10_frac_chain_mem32K_40nm.xml"
        },
        "input_blif": {
            "Techmap": "unsigned_variable_asr_wide.blif"
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "5",
            "Synthesis": "5"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "3",
            "Synthesis": "3"
        },
        "logic element": {
            "Percent%": "11.1%",
            "Diff": "3",
            "Techmap": "30",
            "Synthesis": "27"
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "4",
            "Synthesis": "4"
        },
        "Longest Path": {
            "Percent%": "14.3%",
            "Diff": "1",
            "Techmap": "8",
            "Synthesis": "7"
        },
        "Average Path": {
            "Percent%": "25.0%",
            "Diff": "1",
            "Techmap": "5",
            "Synthesis": "4"
        },
        "Estimated LUTs": {
            "Percent%": "11.1%",
            "Diff": "3",
            "Techmap": "30",
            "Synthesis": "27"
        },
        "Total Node": {
            "Percent%": "11.1%",
            "Diff": "3",
            "Techmap": "30",
            "Synthesis": "27"
        }
    },
    "operators/unsigned_variable_asr_wide/no_arch": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/unsigned_variable_asr_wide/no_arch",
            "Synthesis": "operators/unsigned_variable_asr_wide/no_arch"
        },
        "input_blif": {
            "Techmap": "unsigned_variable_asr_wide.blif"
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "5",
            "Synthesis": "5"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "3",
            "Synthesis": "3"
        },
        "logic element": {
            "Percent%": "11.1%",
            "Diff": "3",
            "Techmap": "30",
            "Synthesis": "27"
        },
        "Longest Path": {
            "Percent%": "14.3%",
            "Diff": "1",
            "Techmap": "8",
            "Synthesis": "7"
        },
        "Average Path": {
            "Percent%": "25.0%",
            "Diff": "1",
            "Techmap": "5",
            "Synthesis": "4"
        },
        "Estimated LUTs": {
            "Percent%": "11.1%",
            "Diff": "3",
            "Techmap": "30",
            "Synthesis": "27"
        },
        "Total Node": {
            "Percent%": "11.1%",
            "Diff": "3",
            "Techmap": "30",
            "Synthesis": "27"
        }
    },
    "operators/unsigned_variable_asr_wire/k6_frac_N10_frac_chain_mem32K_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/unsigned_variable_asr_wire/k6_frac_N10_frac_chain_mem32K_40nm",
            "Synthesis": "operators/unsigned_variable_asr_wire/k6_frac_N10_frac_chain_mem32K_40nm"
        },
        "architecture": {
            "Techmap": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
            "Synthesis": "k6_frac_N10_frac_chain_mem32K_40nm.xml"
        },
        "input_blif": {
            "Techmap": "unsigned_variable_asr_wire.blif"
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "2",
            "Synthesis": "2"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "logic element": {
            "Percent%": "33.3%",
            "Diff": "1",
            "Techmap": "4",
            "Synthesis": "3"
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "4",
            "Synthesis": "4"
        },
        "Longest Path": {
            "Percent%": "20.0%",
            "Diff": "1",
            "Techmap": "6",
            "Synthesis": "5"
        },
        "Average Path": {
            "Percent%": "25.0%",
            "Diff": "1",
            "Techmap": "5",
            "Synthesis": "4"
        },
        "Estimated LUTs": {
            "Percent%": "33.3%",
            "Diff": "1",
            "Techmap": "4",
            "Synthesis": "3"
        },
        "Total Node": {
            "Percent%": "33.3%",
            "Diff": "1",
            "Techmap": "4",
            "Synthesis": "3"
        }
    },
    "operators/unsigned_variable_asr_wire/no_arch": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/unsigned_variable_asr_wire/no_arch",
            "Synthesis": "operators/unsigned_variable_asr_wire/no_arch"
        },
        "input_blif": {
            "Techmap": "unsigned_variable_asr_wire.blif"
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "2",
            "Synthesis": "2"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "logic element": {
            "Percent%": "33.3%",
            "Diff": "1",
            "Techmap": "4",
            "Synthesis": "3"
        },
        "Longest Path": {
            "Percent%": "20.0%",
            "Diff": "1",
            "Techmap": "6",
            "Synthesis": "5"
        },
        "Average Path": {
            "Percent%": "25.0%",
            "Diff": "1",
            "Techmap": "5",
            "Synthesis": "4"
        },
        "Estimated LUTs": {
            "Percent%": "33.3%",
            "Diff": "1",
            "Techmap": "4",
            "Synthesis": "3"
        },
        "Total Node": {
            "Percent%": "33.3%",
            "Diff": "1",
            "Techmap": "4",
            "Synthesis": "3"
        }
    },
    "operators/unsigned_variable_sl_indexed/k6_frac_N10_frac_chain_mem32K_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/unsigned_variable_sl_indexed/k6_frac_N10_frac_chain_mem32K_40nm",
            "Synthesis": "operators/unsigned_variable_sl_indexed/k6_frac_N10_frac_chain_mem32K_40nm"
        },
        "architecture": {
            "Techmap": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
            "Synthesis": "k6_frac_N10_frac_chain_mem32K_40nm.xml"
        },
        "input_blif": {
            "Techmap": "unsigned_variable_sl_indexed.blif"
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "3",
            "Synthesis": "3"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "2",
            "Synthesis": "2"
        },
        "logic element": {
            "Percent%": "-33.3%",
            "Diff": "-4",
            "Techmap": "8",
            "Synthesis": "12"
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "4",
            "Synthesis": "4"
        },
        "Longest Path": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Average Path": {
            "Percent%": "25.0%",
            "Diff": "1",
            "Techmap": "5",
            "Synthesis": "4"
        },
        "Estimated LUTs": {
            "Percent%": "-33.3%",
            "Diff": "-4",
            "Techmap": "8",
            "Synthesis": "12"
        },
        "Total Node": {
            "Percent%": "-33.3%",
            "Diff": "-4",
            "Techmap": "8",
            "Synthesis": "12"
        }
    },
    "operators/unsigned_variable_sl_indexed/no_arch": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/unsigned_variable_sl_indexed/no_arch",
            "Synthesis": "operators/unsigned_variable_sl_indexed/no_arch"
        },
        "input_blif": {
            "Techmap": "unsigned_variable_sl_indexed.blif"
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "3",
            "Synthesis": "3"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "2",
            "Synthesis": "2"
        },
        "logic element": {
            "Percent%": "-33.3%",
            "Diff": "-4",
            "Techmap": "8",
            "Synthesis": "12"
        },
        "Longest Path": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Average Path": {
            "Percent%": "25.0%",
            "Diff": "1",
            "Techmap": "5",
            "Synthesis": "4"
        },
        "Estimated LUTs": {
            "Percent%": "-33.3%",
            "Diff": "-4",
            "Techmap": "8",
            "Synthesis": "12"
        },
        "Total Node": {
            "Percent%": "-33.3%",
            "Diff": "-4",
            "Techmap": "8",
            "Synthesis": "12"
        }
    },
    "operators/unsigned_variable_sl_int_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/unsigned_variable_sl_int_wide/k6_frac_N10_frac_chain_mem32K_40nm",
            "Synthesis": "operators/unsigned_variable_sl_int_wide/k6_frac_N10_frac_chain_mem32K_40nm"
        },
        "architecture": {
            "Techmap": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
            "Synthesis": "k6_frac_N10_frac_chain_mem32K_40nm.xml"
        },
        "input_blif": {
            "Techmap": "unsigned_variable_sl_int_wide.blif"
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "37",
            "Synthesis": "37"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "32",
            "Synthesis": "32"
        },
        "logic element": {
            "Percent%": "1.0%",
            "Diff": "32",
            "Techmap": "3104",
            "Synthesis": "3072"
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "4",
            "Synthesis": "4"
        },
        "Longest Path": {
            "Percent%": "2.8%",
            "Diff": "1",
            "Techmap": "37",
            "Synthesis": "36"
        },
        "Average Path": {
            "Percent%": "25.0%",
            "Diff": "1",
            "Techmap": "5",
            "Synthesis": "4"
        },
        "Estimated LUTs": {
            "Percent%": "1.0%",
            "Diff": "32",
            "Techmap": "3104",
            "Synthesis": "3072"
        },
        "Total Node": {
            "Percent%": "1.0%",
            "Diff": "32",
            "Techmap": "3104",
            "Synthesis": "3072"
        }
    },
    "operators/unsigned_variable_sl_int_wide/no_arch": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/unsigned_variable_sl_int_wide/no_arch",
            "Synthesis": "operators/unsigned_variable_sl_int_wide/no_arch"
        },
        "input_blif": {
            "Techmap": "unsigned_variable_sl_int_wide.blif"
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "37",
            "Synthesis": "37"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "32",
            "Synthesis": "32"
        },
        "logic element": {
            "Percent%": "1.0%",
            "Diff": "32",
            "Techmap": "3104",
            "Synthesis": "3072"
        },
        "Longest Path": {
            "Percent%": "2.8%",
            "Diff": "1",
            "Techmap": "37",
            "Synthesis": "36"
        },
        "Average Path": {
            "Percent%": "25.0%",
            "Diff": "1",
            "Techmap": "5",
            "Synthesis": "4"
        },
        "Estimated LUTs": {
            "Percent%": "1.0%",
            "Diff": "32",
            "Techmap": "3104",
            "Synthesis": "3072"
        },
        "Total Node": {
            "Percent%": "1.0%",
            "Diff": "32",
            "Techmap": "3104",
            "Synthesis": "3072"
        }
    },
    "operators/unsigned_variable_sl_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/unsigned_variable_sl_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm",
            "Synthesis": "operators/unsigned_variable_sl_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm"
        },
        "architecture": {
            "Techmap": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
            "Synthesis": "k6_frac_N10_frac_chain_mem32K_40nm.xml"
        },
        "input_blif": {
            "Techmap": "unsigned_variable_sl_ultra_wide.blif"
        },
        "warnings": {
            "Techmap": [
                "[NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
                "[NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
            ],
            "Synthesis": [
                "unsigned_variable_sl_ultra_wide.v:5:1 [NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
                "unsigned_variable_sl_ultra_wide.v:5:1 [NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
            ]
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "72",
            "Synthesis": "72"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "65",
            "Synthesis": "65"
        },
        "logic element": {
            "Percent%": "0.5%",
            "Diff": "65",
            "Techmap": "12740",
            "Synthesis": "12675"
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "4",
            "Synthesis": "4"
        },
        "Longest Path": {
            "Percent%": "1.4%",
            "Diff": "1",
            "Techmap": "70",
            "Synthesis": "69"
        },
        "Average Path": {
            "Percent%": "20.0%",
            "Diff": "1",
            "Techmap": "6",
            "Synthesis": "5"
        },
        "Estimated LUTs": {
            "Percent%": "0.5%",
            "Diff": "65",
            "Techmap": "12740",
            "Synthesis": "12675"
        },
        "Total Node": {
            "Percent%": "0.5%",
            "Diff": "65",
            "Techmap": "12740",
            "Synthesis": "12675"
        }
    },
    "operators/unsigned_variable_sl_ultra_wide/no_arch": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/unsigned_variable_sl_ultra_wide/no_arch",
            "Synthesis": "operators/unsigned_variable_sl_ultra_wide/no_arch"
        },
        "input_blif": {
            "Techmap": "unsigned_variable_sl_ultra_wide.blif"
        },
        "warnings": {
            "Techmap": [
                "[NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
                "[NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
            ],
            "Synthesis": [
                "unsigned_variable_sl_ultra_wide.v:5:1 [NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
                "unsigned_variable_sl_ultra_wide.v:5:1 [NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
            ]
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "72",
            "Synthesis": "72"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "65",
            "Synthesis": "65"
        },
        "logic element": {
            "Percent%": "0.5%",
            "Diff": "65",
            "Techmap": "12740",
            "Synthesis": "12675"
        },
        "Longest Path": {
            "Percent%": "1.4%",
            "Diff": "1",
            "Techmap": "70",
            "Synthesis": "69"
        },
        "Average Path": {
            "Percent%": "20.0%",
            "Diff": "1",
            "Techmap": "6",
            "Synthesis": "5"
        },
        "Estimated LUTs": {
            "Percent%": "0.5%",
            "Diff": "65",
            "Techmap": "12740",
            "Synthesis": "12675"
        },
        "Total Node": {
            "Percent%": "0.5%",
            "Diff": "65",
            "Techmap": "12740",
            "Synthesis": "12675"
        }
    },
    "operators/unsigned_variable_sl_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/unsigned_variable_sl_wide/k6_frac_N10_frac_chain_mem32K_40nm",
            "Synthesis": "operators/unsigned_variable_sl_wide/k6_frac_N10_frac_chain_mem32K_40nm"
        },
        "architecture": {
            "Techmap": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
            "Synthesis": "k6_frac_N10_frac_chain_mem32K_40nm.xml"
        },
        "input_blif": {
            "Techmap": "unsigned_variable_sl_wide.blif"
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "5",
            "Synthesis": "5"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "3",
            "Synthesis": "3"
        },
        "logic element": {
            "Percent%": "11.1%",
            "Diff": "3",
            "Techmap": "30",
            "Synthesis": "27"
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "4",
            "Synthesis": "4"
        },
        "Longest Path": {
            "Percent%": "14.3%",
            "Diff": "1",
            "Techmap": "8",
            "Synthesis": "7"
        },
        "Average Path": {
            "Percent%": "25.0%",
            "Diff": "1",
            "Techmap": "5",
            "Synthesis": "4"
        },
        "Estimated LUTs": {
            "Percent%": "11.1%",
            "Diff": "3",
            "Techmap": "30",
            "Synthesis": "27"
        },
        "Total Node": {
            "Percent%": "11.1%",
            "Diff": "3",
            "Techmap": "30",
            "Synthesis": "27"
        }
    },
    "operators/unsigned_variable_sl_wide/no_arch": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/unsigned_variable_sl_wide/no_arch",
            "Synthesis": "operators/unsigned_variable_sl_wide/no_arch"
        },
        "input_blif": {
            "Techmap": "unsigned_variable_sl_wide.blif"
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "5",
            "Synthesis": "5"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "3",
            "Synthesis": "3"
        },
        "logic element": {
            "Percent%": "11.1%",
            "Diff": "3",
            "Techmap": "30",
            "Synthesis": "27"
        },
        "Longest Path": {
            "Percent%": "14.3%",
            "Diff": "1",
            "Techmap": "8",
            "Synthesis": "7"
        },
        "Average Path": {
            "Percent%": "25.0%",
            "Diff": "1",
            "Techmap": "5",
            "Synthesis": "4"
        },
        "Estimated LUTs": {
            "Percent%": "11.1%",
            "Diff": "3",
            "Techmap": "30",
            "Synthesis": "27"
        },
        "Total Node": {
            "Percent%": "11.1%",
            "Diff": "3",
            "Techmap": "30",
            "Synthesis": "27"
        }
    },
    "operators/unsigned_variable_sl_wire/k6_frac_N10_frac_chain_mem32K_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/unsigned_variable_sl_wire/k6_frac_N10_frac_chain_mem32K_40nm",
            "Synthesis": "operators/unsigned_variable_sl_wire/k6_frac_N10_frac_chain_mem32K_40nm"
        },
        "architecture": {
            "Techmap": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
            "Synthesis": "k6_frac_N10_frac_chain_mem32K_40nm.xml"
        },
        "input_blif": {
            "Techmap": "unsigned_variable_sl_wire.blif"
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "2",
            "Synthesis": "2"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "logic element": {
            "Percent%": "33.3%",
            "Diff": "1",
            "Techmap": "4",
            "Synthesis": "3"
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "4",
            "Synthesis": "4"
        },
        "Longest Path": {
            "Percent%": "20.0%",
            "Diff": "1",
            "Techmap": "6",
            "Synthesis": "5"
        },
        "Average Path": {
            "Percent%": "25.0%",
            "Diff": "1",
            "Techmap": "5",
            "Synthesis": "4"
        },
        "Estimated LUTs": {
            "Percent%": "33.3%",
            "Diff": "1",
            "Techmap": "4",
            "Synthesis": "3"
        },
        "Total Node": {
            "Percent%": "33.3%",
            "Diff": "1",
            "Techmap": "4",
            "Synthesis": "3"
        }
    },
    "operators/unsigned_variable_sl_wire/no_arch": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/unsigned_variable_sl_wire/no_arch",
            "Synthesis": "operators/unsigned_variable_sl_wire/no_arch"
        },
        "input_blif": {
            "Techmap": "unsigned_variable_sl_wire.blif"
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "2",
            "Synthesis": "2"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "logic element": {
            "Percent%": "33.3%",
            "Diff": "1",
            "Techmap": "4",
            "Synthesis": "3"
        },
        "Longest Path": {
            "Percent%": "20.0%",
            "Diff": "1",
            "Techmap": "6",
            "Synthesis": "5"
        },
        "Average Path": {
            "Percent%": "25.0%",
            "Diff": "1",
            "Techmap": "5",
            "Synthesis": "4"
        },
        "Estimated LUTs": {
            "Percent%": "33.3%",
            "Diff": "1",
            "Techmap": "4",
            "Synthesis": "3"
        },
        "Total Node": {
            "Percent%": "33.3%",
            "Diff": "1",
            "Techmap": "4",
            "Synthesis": "3"
        }
    },
    "operators/unsigned_variable_sr_indexed/k6_frac_N10_frac_chain_mem32K_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/unsigned_variable_sr_indexed/k6_frac_N10_frac_chain_mem32K_40nm",
            "Synthesis": "operators/unsigned_variable_sr_indexed/k6_frac_N10_frac_chain_mem32K_40nm"
        },
        "architecture": {
            "Techmap": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
            "Synthesis": "k6_frac_N10_frac_chain_mem32K_40nm.xml"
        },
        "input_blif": {
            "Techmap": "unsigned_variable_sr_indexed.blif"
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "3",
            "Synthesis": "3"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "2",
            "Synthesis": "2"
        },
        "logic element": {
            "Percent%": "33.3%",
            "Diff": "2",
            "Techmap": "8",
            "Synthesis": "6"
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "4",
            "Synthesis": "4"
        },
        "Longest Path": {
            "Percent%": "20.0%",
            "Diff": "1",
            "Techmap": "6",
            "Synthesis": "5"
        },
        "Average Path": {
            "Percent%": "25.0%",
            "Diff": "1",
            "Techmap": "5",
            "Synthesis": "4"
        },
        "Estimated LUTs": {
            "Percent%": "33.3%",
            "Diff": "2",
            "Techmap": "8",
            "Synthesis": "6"
        },
        "Total Node": {
            "Percent%": "33.3%",
            "Diff": "2",
            "Techmap": "8",
            "Synthesis": "6"
        }
    },
    "operators/unsigned_variable_sr_indexed/no_arch": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/unsigned_variable_sr_indexed/no_arch",
            "Synthesis": "operators/unsigned_variable_sr_indexed/no_arch"
        },
        "input_blif": {
            "Techmap": "unsigned_variable_sr_indexed.blif"
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "3",
            "Synthesis": "3"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "2",
            "Synthesis": "2"
        },
        "logic element": {
            "Percent%": "33.3%",
            "Diff": "2",
            "Techmap": "8",
            "Synthesis": "6"
        },
        "Longest Path": {
            "Percent%": "20.0%",
            "Diff": "1",
            "Techmap": "6",
            "Synthesis": "5"
        },
        "Average Path": {
            "Percent%": "25.0%",
            "Diff": "1",
            "Techmap": "5",
            "Synthesis": "4"
        },
        "Estimated LUTs": {
            "Percent%": "33.3%",
            "Diff": "2",
            "Techmap": "8",
            "Synthesis": "6"
        },
        "Total Node": {
            "Percent%": "33.3%",
            "Diff": "2",
            "Techmap": "8",
            "Synthesis": "6"
        }
    },
    "operators/unsigned_variable_sr_int_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/unsigned_variable_sr_int_wide/k6_frac_N10_frac_chain_mem32K_40nm",
            "Synthesis": "operators/unsigned_variable_sr_int_wide/k6_frac_N10_frac_chain_mem32K_40nm"
        },
        "architecture": {
            "Techmap": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
            "Synthesis": "k6_frac_N10_frac_chain_mem32K_40nm.xml"
        },
        "input_blif": {
            "Techmap": "unsigned_variable_sr_int_wide.blif"
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "37",
            "Synthesis": "37"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "32",
            "Synthesis": "32"
        },
        "logic element": {
            "Percent%": "1.0%",
            "Diff": "32",
            "Techmap": "3104",
            "Synthesis": "3072"
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "4",
            "Synthesis": "4"
        },
        "Longest Path": {
            "Percent%": "2.8%",
            "Diff": "1",
            "Techmap": "37",
            "Synthesis": "36"
        },
        "Average Path": {
            "Percent%": "25.0%",
            "Diff": "1",
            "Techmap": "5",
            "Synthesis": "4"
        },
        "Estimated LUTs": {
            "Percent%": "1.0%",
            "Diff": "32",
            "Techmap": "3104",
            "Synthesis": "3072"
        },
        "Total Node": {
            "Percent%": "1.0%",
            "Diff": "32",
            "Techmap": "3104",
            "Synthesis": "3072"
        }
    },
    "operators/unsigned_variable_sr_int_wide/no_arch": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/unsigned_variable_sr_int_wide/no_arch",
            "Synthesis": "operators/unsigned_variable_sr_int_wide/no_arch"
        },
        "input_blif": {
            "Techmap": "unsigned_variable_sr_int_wide.blif"
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "37",
            "Synthesis": "37"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "32",
            "Synthesis": "32"
        },
        "logic element": {
            "Percent%": "1.0%",
            "Diff": "32",
            "Techmap": "3104",
            "Synthesis": "3072"
        },
        "Longest Path": {
            "Percent%": "2.8%",
            "Diff": "1",
            "Techmap": "37",
            "Synthesis": "36"
        },
        "Average Path": {
            "Percent%": "25.0%",
            "Diff": "1",
            "Techmap": "5",
            "Synthesis": "4"
        },
        "Estimated LUTs": {
            "Percent%": "1.0%",
            "Diff": "32",
            "Techmap": "3104",
            "Synthesis": "3072"
        },
        "Total Node": {
            "Percent%": "1.0%",
            "Diff": "32",
            "Techmap": "3104",
            "Synthesis": "3072"
        }
    },
    "operators/unsigned_variable_sr_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/unsigned_variable_sr_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm",
            "Synthesis": "operators/unsigned_variable_sr_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm"
        },
        "architecture": {
            "Techmap": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
            "Synthesis": "k6_frac_N10_frac_chain_mem32K_40nm.xml"
        },
        "input_blif": {
            "Techmap": "unsigned_variable_sr_ultra_wide.blif"
        },
        "warnings": {
            "Techmap": [
                "[NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
                "[NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
            ],
            "Synthesis": [
                "unsigned_variable_sr_ultra_wide.v:5:1 [NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
                "unsigned_variable_sr_ultra_wide.v:5:1 [NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
            ]
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "72",
            "Synthesis": "72"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "65",
            "Synthesis": "65"
        },
        "logic element": {
            "Percent%": "0.5%",
            "Diff": "65",
            "Techmap": "12740",
            "Synthesis": "12675"
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "4",
            "Synthesis": "4"
        },
        "Longest Path": {
            "Percent%": "1.4%",
            "Diff": "1",
            "Techmap": "70",
            "Synthesis": "69"
        },
        "Average Path": {
            "Percent%": "20.0%",
            "Diff": "1",
            "Techmap": "6",
            "Synthesis": "5"
        },
        "Estimated LUTs": {
            "Percent%": "0.5%",
            "Diff": "65",
            "Techmap": "12740",
            "Synthesis": "12675"
        },
        "Total Node": {
            "Percent%": "0.5%",
            "Diff": "65",
            "Techmap": "12740",
            "Synthesis": "12675"
        }
    },
    "operators/unsigned_variable_sr_ultra_wide/no_arch": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/unsigned_variable_sr_ultra_wide/no_arch",
            "Synthesis": "operators/unsigned_variable_sr_ultra_wide/no_arch"
        },
        "input_blif": {
            "Techmap": "unsigned_variable_sr_ultra_wide.blif"
        },
        "warnings": {
            "Techmap": [
                "[NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
                "[NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
            ],
            "Synthesis": [
                "unsigned_variable_sr_ultra_wide.v:5:1 [NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
                "unsigned_variable_sr_ultra_wide.v:5:1 [NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
            ]
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "72",
            "Synthesis": "72"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "65",
            "Synthesis": "65"
        },
        "logic element": {
            "Percent%": "0.5%",
            "Diff": "65",
            "Techmap": "12740",
            "Synthesis": "12675"
        },
        "Longest Path": {
            "Percent%": "1.4%",
            "Diff": "1",
            "Techmap": "70",
            "Synthesis": "69"
        },
        "Average Path": {
            "Percent%": "20.0%",
            "Diff": "1",
            "Techmap": "6",
            "Synthesis": "5"
        },
        "Estimated LUTs": {
            "Percent%": "0.5%",
            "Diff": "65",
            "Techmap": "12740",
            "Synthesis": "12675"
        },
        "Total Node": {
            "Percent%": "0.5%",
            "Diff": "65",
            "Techmap": "12740",
            "Synthesis": "12675"
        }
    },
    "operators/unsigned_variable_sr_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/unsigned_variable_sr_wide/k6_frac_N10_frac_chain_mem32K_40nm",
            "Synthesis": "operators/unsigned_variable_sr_wide/k6_frac_N10_frac_chain_mem32K_40nm"
        },
        "architecture": {
            "Techmap": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
            "Synthesis": "k6_frac_N10_frac_chain_mem32K_40nm.xml"
        },
        "input_blif": {
            "Techmap": "unsigned_variable_sr_wide.blif"
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "5",
            "Synthesis": "5"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "3",
            "Synthesis": "3"
        },
        "logic element": {
            "Percent%": "11.1%",
            "Diff": "3",
            "Techmap": "30",
            "Synthesis": "27"
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "4",
            "Synthesis": "4"
        },
        "Longest Path": {
            "Percent%": "14.3%",
            "Diff": "1",
            "Techmap": "8",
            "Synthesis": "7"
        },
        "Average Path": {
            "Percent%": "25.0%",
            "Diff": "1",
            "Techmap": "5",
            "Synthesis": "4"
        },
        "Estimated LUTs": {
            "Percent%": "11.1%",
            "Diff": "3",
            "Techmap": "30",
            "Synthesis": "27"
        },
        "Total Node": {
            "Percent%": "11.1%",
            "Diff": "3",
            "Techmap": "30",
            "Synthesis": "27"
        }
    },
    "operators/unsigned_variable_sr_wide/no_arch": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/unsigned_variable_sr_wide/no_arch",
            "Synthesis": "operators/unsigned_variable_sr_wide/no_arch"
        },
        "input_blif": {
            "Techmap": "unsigned_variable_sr_wide.blif"
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "5",
            "Synthesis": "5"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "3",
            "Synthesis": "3"
        },
        "logic element": {
            "Percent%": "11.1%",
            "Diff": "3",
            "Techmap": "30",
            "Synthesis": "27"
        },
        "Longest Path": {
            "Percent%": "14.3%",
            "Diff": "1",
            "Techmap": "8",
            "Synthesis": "7"
        },
        "Average Path": {
            "Percent%": "25.0%",
            "Diff": "1",
            "Techmap": "5",
            "Synthesis": "4"
        },
        "Estimated LUTs": {
            "Percent%": "11.1%",
            "Diff": "3",
            "Techmap": "30",
            "Synthesis": "27"
        },
        "Total Node": {
            "Percent%": "11.1%",
            "Diff": "3",
            "Techmap": "30",
            "Synthesis": "27"
        }
    },
    "operators/unsigned_variable_sr_wire/k6_frac_N10_frac_chain_mem32K_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/unsigned_variable_sr_wire/k6_frac_N10_frac_chain_mem32K_40nm",
            "Synthesis": "operators/unsigned_variable_sr_wire/k6_frac_N10_frac_chain_mem32K_40nm"
        },
        "architecture": {
            "Techmap": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
            "Synthesis": "k6_frac_N10_frac_chain_mem32K_40nm.xml"
        },
        "input_blif": {
            "Techmap": "unsigned_variable_sr_wire.blif"
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "2",
            "Synthesis": "2"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "logic element": {
            "Percent%": "33.3%",
            "Diff": "1",
            "Techmap": "4",
            "Synthesis": "3"
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "4",
            "Synthesis": "4"
        },
        "Longest Path": {
            "Percent%": "20.0%",
            "Diff": "1",
            "Techmap": "6",
            "Synthesis": "5"
        },
        "Average Path": {
            "Percent%": "25.0%",
            "Diff": "1",
            "Techmap": "5",
            "Synthesis": "4"
        },
        "Estimated LUTs": {
            "Percent%": "33.3%",
            "Diff": "1",
            "Techmap": "4",
            "Synthesis": "3"
        },
        "Total Node": {
            "Percent%": "33.3%",
            "Diff": "1",
            "Techmap": "4",
            "Synthesis": "3"
        }
    },
    "operators/unsigned_variable_sr_wire/no_arch": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/unsigned_variable_sr_wire/no_arch",
            "Synthesis": "operators/unsigned_variable_sr_wire/no_arch"
        },
        "input_blif": {
            "Techmap": "unsigned_variable_sr_wire.blif"
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "2",
            "Synthesis": "2"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "logic element": {
            "Percent%": "33.3%",
            "Diff": "1",
            "Techmap": "4",
            "Synthesis": "3"
        },
        "Longest Path": {
            "Percent%": "20.0%",
            "Diff": "1",
            "Techmap": "6",
            "Synthesis": "5"
        },
        "Average Path": {
            "Percent%": "25.0%",
            "Diff": "1",
            "Techmap": "5",
            "Synthesis": "4"
        },
        "Estimated LUTs": {
            "Percent%": "33.3%",
            "Diff": "1",
            "Techmap": "4",
            "Synthesis": "3"
        },
        "Total Node": {
            "Percent%": "33.3%",
            "Diff": "1",
            "Techmap": "4",
            "Synthesis": "3"
        }
    },
    "operators/binary_and/k6_N10_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/binary_and/k6_N10_40nm",
            "Synthesis": "operators/binary_and/k6_N10_40nm"
        },
        "architecture": {
            "Techmap": "k6_N10_40nm.xml",
            "Synthesis": "k6_N10_40nm.xml"
        },
        "input_blif": {
            "Techmap": "binary_and.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "206.7%",
            "Diff": "31",
            "Techmap": "46",
            "Synthesis": "15"
        },
        "exec_time(ms)": {
            "Percent%": "66.7%",
            "Diff": "4",
            "Techmap": "10",
            "Synthesis": "6"
        },
        "techmap_time(ms)": {
            "Techmap": 4.1
        },
        "Latch Drivers": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "3",
            "Synthesis": "3"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "2",
            "Synthesis": "2"
        },
        "logic element": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "5",
            "Synthesis": "5"
        },
        "latch": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Longest Path": {
            "Percent%": "-14.3%",
            "Diff": "-1",
            "Techmap": "6",
            "Synthesis": "7"
        },
        "Average Path": {
            "Percent%": "33.3%",
            "Diff": "1",
            "Techmap": "4",
            "Synthesis": "3"
        },
        "Estimated LUTs": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "5",
            "Synthesis": "5"
        },
        "Total Node": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "7",
            "Synthesis": "7"
        }
    },
    "operators/binary_and/k6_N10_mem32K_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/binary_and/k6_N10_mem32K_40nm",
            "Synthesis": "operators/binary_and/k6_N10_mem32K_40nm"
        },
        "architecture": {
            "Techmap": "k6_N10_mem32K_40nm.xml",
            "Synthesis": "k6_N10_mem32K_40nm.xml"
        },
        "input_blif": {
            "Techmap": "binary_and.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "162.5%",
            "Diff": "39",
            "Techmap": "63",
            "Synthesis": "24"
        },
        "exec_time(ms)": {
            "Percent%": "21.4%",
            "Diff": "9",
            "Techmap": "51",
            "Synthesis": "42"
        },
        "techmap_time(ms)": {
            "Techmap": 4.3
        },
        "Latch Drivers": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "3",
            "Synthesis": "3"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "2",
            "Synthesis": "2"
        },
        "logic element": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "5",
            "Synthesis": "5"
        },
        "latch": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Longest Path": {
            "Percent%": "-14.3%",
            "Diff": "-1",
            "Techmap": "6",
            "Synthesis": "7"
        },
        "Average Path": {
            "Percent%": "33.3%",
            "Diff": "1",
            "Techmap": "4",
            "Synthesis": "3"
        },
        "Estimated LUTs": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "5",
            "Synthesis": "5"
        },
        "Total Node": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "7",
            "Synthesis": "7"
        }
    },
    "operators/binary_equal/k6_N10_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/binary_equal/k6_N10_40nm",
            "Synthesis": "operators/binary_equal/k6_N10_40nm"
        },
        "architecture": {
            "Techmap": "k6_N10_40nm.xml",
            "Synthesis": "k6_N10_40nm.xml"
        },
        "input_blif": {
            "Techmap": "binary_equal.blif"
        },
        "max_rss(MiB)": {
            "Techmap": 46.8
        },
        "exec_time(ms)": {
            "Techmap": 11.6
        },
        "techmap_time(ms)": {
            "Techmap": 5.2
        },
        "Latch Drivers": {
            "Techmap": 1
        },
        "Pi": {
            "Techmap": 3
        },
        "Po": {
            "Techmap": 2
        },
        "logic element": {
            "Techmap": 10
        },
        "latch": {
            "Techmap": 1
        },
        "generic logic size": {
            "Techmap": 6
        },
        "Longest Path": {
            "Techmap": 9
        },
        "Average Path": {
            "Techmap": 4
        },
        "Estimated LUTs": {
            "Techmap": 10
        },
        "Total Node": {
            "Techmap": 12
        }
    },
    "operators/binary_equal/k6_N10_mem32K_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/binary_equal/k6_N10_mem32K_40nm",
            "Synthesis": "operators/binary_equal/k6_N10_mem32K_40nm"
        },
        "architecture": {
            "Techmap": "k6_N10_mem32K_40nm.xml",
            "Synthesis": "k6_N10_mem32K_40nm.xml"
        },
        "input_blif": {
            "Techmap": "binary_equal.blif"
        },
        "max_rss(MiB)": {
            "Techmap": 63.4
        },
        "exec_time(ms)": {
            "Techmap": 52.9
        },
        "techmap_time(ms)": {
            "Techmap": 4.3
        },
        "Latch Drivers": {
            "Techmap": 1
        },
        "Pi": {
            "Techmap": 3
        },
        "Po": {
            "Techmap": 2
        },
        "logic element": {
            "Techmap": 10
        },
        "latch": {
            "Techmap": 1
        },
        "generic logic size": {
            "Techmap": 6
        },
        "Longest Path": {
            "Techmap": 9
        },
        "Average Path": {
            "Techmap": 4
        },
        "Estimated LUTs": {
            "Techmap": 10
        },
        "Total Node": {
            "Techmap": 12
        }
    },
    "operators/binary_logical_and/k6_N10_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/binary_logical_and/k6_N10_40nm",
            "Synthesis": "operators/binary_logical_and/k6_N10_40nm"
        },
        "architecture": {
            "Techmap": "k6_N10_40nm.xml",
            "Synthesis": "k6_N10_40nm.xml"
        },
        "input_blif": {
            "Techmap": "binary_logical_and.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "228.6%",
            "Diff": "32",
            "Techmap": "46",
            "Synthesis": "14"
        },
        "exec_time(ms)": {
            "Percent%": "42.9%",
            "Diff": "3",
            "Techmap": "10",
            "Synthesis": "7"
        },
        "techmap_time(ms)": {
            "Techmap": 4.4
        },
        "Latch Drivers": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "3",
            "Synthesis": "3"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "2",
            "Synthesis": "2"
        },
        "logic element": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "7",
            "Synthesis": "7"
        },
        "latch": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Longest Path": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "7",
            "Synthesis": "7"
        },
        "Average Path": {
            "Percent%": "33.3%",
            "Diff": "1",
            "Techmap": "4",
            "Synthesis": "3"
        },
        "Estimated LUTs": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "7",
            "Synthesis": "7"
        },
        "Total Node": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "9",
            "Synthesis": "9"
        }
    },
    "operators/binary_logical_and/k6_N10_mem32K_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/binary_logical_and/k6_N10_mem32K_40nm",
            "Synthesis": "operators/binary_logical_and/k6_N10_mem32K_40nm"
        },
        "architecture": {
            "Techmap": "k6_N10_mem32K_40nm.xml",
            "Synthesis": "k6_N10_mem32K_40nm.xml"
        },
        "input_blif": {
            "Techmap": "binary_logical_and.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "162.5%",
            "Diff": "39",
            "Techmap": "63",
            "Synthesis": "24"
        },
        "exec_time(ms)": {
            "Percent%": "25.0%",
            "Diff": "11",
            "Techmap": "55",
            "Synthesis": "44"
        },
        "techmap_time(ms)": {
            "Techmap": 4.2
        },
        "Latch Drivers": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "3",
            "Synthesis": "3"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "2",
            "Synthesis": "2"
        },
        "logic element": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "7",
            "Synthesis": "7"
        },
        "latch": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Longest Path": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "7",
            "Synthesis": "7"
        },
        "Average Path": {
            "Percent%": "33.3%",
            "Diff": "1",
            "Techmap": "4",
            "Synthesis": "3"
        },
        "Estimated LUTs": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "7",
            "Synthesis": "7"
        },
        "Total Node": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "9",
            "Synthesis": "9"
        }
    },
    "operators/binary_logical_equal/k6_N10_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/binary_logical_equal/k6_N10_40nm",
            "Synthesis": "operators/binary_logical_equal/k6_N10_40nm"
        },
        "architecture": {
            "Techmap": "k6_N10_40nm.xml",
            "Synthesis": "k6_N10_40nm.xml"
        },
        "input_blif": {
            "Techmap": "binary_logical_equal.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "206.7%",
            "Diff": "31",
            "Techmap": "46",
            "Synthesis": "15"
        },
        "exec_time(ms)": {
            "Percent%": "42.9%",
            "Diff": "3",
            "Techmap": "10",
            "Synthesis": "7"
        },
        "techmap_time(ms)": {
            "Techmap": 4.3
        },
        "Latch Drivers": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "3",
            "Synthesis": "3"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "2",
            "Synthesis": "2"
        },
        "logic element": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "latch": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Longest Path": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "7",
            "Synthesis": "7"
        },
        "Average Path": {
            "Percent%": "33.3%",
            "Diff": "1",
            "Techmap": "4",
            "Synthesis": "3"
        },
        "Estimated LUTs": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Total Node": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "8",
            "Synthesis": "8"
        }
    },
    "operators/binary_logical_equal/k6_N10_mem32K_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/binary_logical_equal/k6_N10_mem32K_40nm",
            "Synthesis": "operators/binary_logical_equal/k6_N10_mem32K_40nm"
        },
        "architecture": {
            "Techmap": "k6_N10_mem32K_40nm.xml",
            "Synthesis": "k6_N10_mem32K_40nm.xml"
        },
        "input_blif": {
            "Techmap": "binary_logical_equal.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "162.5%",
            "Diff": "39",
            "Techmap": "63",
            "Synthesis": "24"
        },
        "exec_time(ms)": {
            "Percent%": "32.5%",
            "Diff": "13",
            "Techmap": "53",
            "Synthesis": "40"
        },
        "techmap_time(ms)": {
            "Techmap": 4.3
        },
        "Latch Drivers": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "3",
            "Synthesis": "3"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "2",
            "Synthesis": "2"
        },
        "logic element": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "latch": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Longest Path": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "7",
            "Synthesis": "7"
        },
        "Average Path": {
            "Percent%": "33.3%",
            "Diff": "1",
            "Techmap": "4",
            "Synthesis": "3"
        },
        "Estimated LUTs": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Total Node": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "8",
            "Synthesis": "8"
        }
    },
    "operators/binary_logical_greater_equal_than/k6_N10_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/binary_logical_greater_equal_than/k6_N10_40nm",
            "Synthesis": "operators/binary_logical_greater_equal_than/k6_N10_40nm"
        },
        "architecture": {
            "Techmap": "k6_N10_40nm.xml",
            "Synthesis": "k6_N10_40nm.xml"
        },
        "input_blif": {
            "Techmap": "binary_logical_greater_equal_than.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "206.7%",
            "Diff": "31",
            "Techmap": "46",
            "Synthesis": "15"
        },
        "exec_time(ms)": {
            "Percent%": "42.9%",
            "Diff": "3",
            "Techmap": "10",
            "Synthesis": "7"
        },
        "techmap_time(ms)": {
            "Techmap": 4.3
        },
        "Latch Drivers": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "3",
            "Synthesis": "3"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "2",
            "Synthesis": "2"
        },
        "logic element": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "9",
            "Synthesis": "9"
        },
        "latch": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Longest Path": {
            "Percent%": "14.3%",
            "Diff": "1",
            "Techmap": "8",
            "Synthesis": "7"
        },
        "Average Path": {
            "Percent%": "33.3%",
            "Diff": "1",
            "Techmap": "4",
            "Synthesis": "3"
        },
        "Estimated LUTs": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "9",
            "Synthesis": "9"
        },
        "Total Node": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "11",
            "Synthesis": "11"
        }
    },
    "operators/binary_logical_greater_equal_than/k6_N10_mem32K_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/binary_logical_greater_equal_than/k6_N10_mem32K_40nm",
            "Synthesis": "operators/binary_logical_greater_equal_than/k6_N10_mem32K_40nm"
        },
        "architecture": {
            "Techmap": "k6_N10_mem32K_40nm.xml",
            "Synthesis": "k6_N10_mem32K_40nm.xml"
        },
        "input_blif": {
            "Techmap": "binary_logical_greater_equal_than.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "162.5%",
            "Diff": "39",
            "Techmap": "63",
            "Synthesis": "24"
        },
        "exec_time(ms)": {
            "Percent%": "84.2%",
            "Diff": "32",
            "Techmap": "70",
            "Synthesis": "38"
        },
        "techmap_time(ms)": {
            "Techmap": 4.2
        },
        "Latch Drivers": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "3",
            "Synthesis": "3"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "2",
            "Synthesis": "2"
        },
        "logic element": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "9",
            "Synthesis": "9"
        },
        "latch": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Longest Path": {
            "Percent%": "14.3%",
            "Diff": "1",
            "Techmap": "8",
            "Synthesis": "7"
        },
        "Average Path": {
            "Percent%": "33.3%",
            "Diff": "1",
            "Techmap": "4",
            "Synthesis": "3"
        },
        "Estimated LUTs": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "9",
            "Synthesis": "9"
        },
        "Total Node": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "11",
            "Synthesis": "11"
        }
    },
    "operators/binary_logical_greater_than/k6_N10_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/binary_logical_greater_than/k6_N10_40nm",
            "Synthesis": "operators/binary_logical_greater_than/k6_N10_40nm"
        },
        "architecture": {
            "Techmap": "k6_N10_40nm.xml",
            "Synthesis": "k6_N10_40nm.xml"
        },
        "input_blif": {
            "Techmap": "binary_logical_greater_than.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "206.7%",
            "Diff": "31",
            "Techmap": "46",
            "Synthesis": "15"
        },
        "exec_time(ms)": {
            "Percent%": "42.9%",
            "Diff": "3",
            "Techmap": "10",
            "Synthesis": "7"
        },
        "techmap_time(ms)": {
            "Techmap": 4.2
        },
        "Latch Drivers": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "3",
            "Synthesis": "3"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "2",
            "Synthesis": "2"
        },
        "logic element": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "latch": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Longest Path": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "7",
            "Synthesis": "7"
        },
        "Average Path": {
            "Percent%": "33.3%",
            "Diff": "1",
            "Techmap": "4",
            "Synthesis": "3"
        },
        "Estimated LUTs": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Total Node": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "8",
            "Synthesis": "8"
        }
    },
    "operators/binary_logical_greater_than/k6_N10_mem32K_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/binary_logical_greater_than/k6_N10_mem32K_40nm",
            "Synthesis": "operators/binary_logical_greater_than/k6_N10_mem32K_40nm"
        },
        "architecture": {
            "Techmap": "k6_N10_mem32K_40nm.xml",
            "Synthesis": "k6_N10_mem32K_40nm.xml"
        },
        "input_blif": {
            "Techmap": "binary_logical_greater_than.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "162.5%",
            "Diff": "39",
            "Techmap": "63",
            "Synthesis": "24"
        },
        "exec_time(ms)": {
            "Percent%": "18.6%",
            "Diff": "8",
            "Techmap": "51",
            "Synthesis": "43"
        },
        "techmap_time(ms)": {
            "Techmap": 4.2
        },
        "Latch Drivers": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "3",
            "Synthesis": "3"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "2",
            "Synthesis": "2"
        },
        "logic element": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "latch": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Longest Path": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "7",
            "Synthesis": "7"
        },
        "Average Path": {
            "Percent%": "33.3%",
            "Diff": "1",
            "Techmap": "4",
            "Synthesis": "3"
        },
        "Estimated LUTs": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Total Node": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "8",
            "Synthesis": "8"
        }
    },
    "operators/binary_logical_less_than/k6_N10_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/binary_logical_less_than/k6_N10_40nm",
            "Synthesis": "operators/binary_logical_less_than/k6_N10_40nm"
        },
        "architecture": {
            "Techmap": "k6_N10_40nm.xml",
            "Synthesis": "k6_N10_40nm.xml"
        },
        "input_blif": {
            "Techmap": "binary_logical_less_than.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "206.7%",
            "Diff": "31",
            "Techmap": "46",
            "Synthesis": "15"
        },
        "exec_time(ms)": {
            "Percent%": "42.9%",
            "Diff": "3",
            "Techmap": "10",
            "Synthesis": "7"
        },
        "techmap_time(ms)": {
            "Techmap": 4.3
        },
        "Latch Drivers": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "3",
            "Synthesis": "3"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "2",
            "Synthesis": "2"
        },
        "logic element": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "latch": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Longest Path": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "7",
            "Synthesis": "7"
        },
        "Average Path": {
            "Percent%": "33.3%",
            "Diff": "1",
            "Techmap": "4",
            "Synthesis": "3"
        },
        "Estimated LUTs": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Total Node": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "8",
            "Synthesis": "8"
        }
    },
    "operators/binary_logical_less_than/k6_N10_mem32K_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/binary_logical_less_than/k6_N10_mem32K_40nm",
            "Synthesis": "operators/binary_logical_less_than/k6_N10_mem32K_40nm"
        },
        "architecture": {
            "Techmap": "k6_N10_mem32K_40nm.xml",
            "Synthesis": "k6_N10_mem32K_40nm.xml"
        },
        "input_blif": {
            "Techmap": "binary_logical_less_than.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "162.5%",
            "Diff": "39",
            "Techmap": "63",
            "Synthesis": "24"
        },
        "exec_time(ms)": {
            "Percent%": "21.4%",
            "Diff": "9",
            "Techmap": "51",
            "Synthesis": "42"
        },
        "techmap_time(ms)": {
            "Techmap": 4.1
        },
        "Latch Drivers": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "3",
            "Synthesis": "3"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "2",
            "Synthesis": "2"
        },
        "logic element": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "latch": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Longest Path": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "7",
            "Synthesis": "7"
        },
        "Average Path": {
            "Percent%": "33.3%",
            "Diff": "1",
            "Techmap": "4",
            "Synthesis": "3"
        },
        "Estimated LUTs": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Total Node": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "8",
            "Synthesis": "8"
        }
    },
    "operators/binary_logical_not_equal/k6_N10_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/binary_logical_not_equal/k6_N10_40nm",
            "Synthesis": "operators/binary_logical_not_equal/k6_N10_40nm"
        },
        "architecture": {
            "Techmap": "k6_N10_40nm.xml",
            "Synthesis": "k6_N10_40nm.xml"
        },
        "input_blif": {
            "Techmap": "binary_logical_not_equal.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "228.6%",
            "Diff": "32",
            "Techmap": "46",
            "Synthesis": "14"
        },
        "exec_time(ms)": {
            "Percent%": "57.1%",
            "Diff": "4",
            "Techmap": "11",
            "Synthesis": "7"
        },
        "techmap_time(ms)": {
            "Techmap": 4.8
        },
        "Latch Drivers": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "3",
            "Synthesis": "3"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "2",
            "Synthesis": "2"
        },
        "logic element": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "latch": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Longest Path": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "7",
            "Synthesis": "7"
        },
        "Average Path": {
            "Percent%": "33.3%",
            "Diff": "1",
            "Techmap": "4",
            "Synthesis": "3"
        },
        "Estimated LUTs": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Total Node": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "8",
            "Synthesis": "8"
        }
    },
    "operators/binary_logical_not_equal/k6_N10_mem32K_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/binary_logical_not_equal/k6_N10_mem32K_40nm",
            "Synthesis": "operators/binary_logical_not_equal/k6_N10_mem32K_40nm"
        },
        "architecture": {
            "Techmap": "k6_N10_mem32K_40nm.xml",
            "Synthesis": "k6_N10_mem32K_40nm.xml"
        },
        "input_blif": {
            "Techmap": "binary_logical_not_equal.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "162.5%",
            "Diff": "39",
            "Techmap": "63",
            "Synthesis": "24"
        },
        "exec_time(ms)": {
            "Percent%": "20.9%",
            "Diff": "9",
            "Techmap": "52",
            "Synthesis": "43"
        },
        "techmap_time(ms)": {
            "Techmap": 4.2
        },
        "Latch Drivers": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "3",
            "Synthesis": "3"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "2",
            "Synthesis": "2"
        },
        "logic element": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "latch": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Longest Path": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "7",
            "Synthesis": "7"
        },
        "Average Path": {
            "Percent%": "33.3%",
            "Diff": "1",
            "Techmap": "4",
            "Synthesis": "3"
        },
        "Estimated LUTs": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Total Node": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "8",
            "Synthesis": "8"
        }
    },
    "operators/binary_logical_or/k6_N10_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/binary_logical_or/k6_N10_40nm",
            "Synthesis": "operators/binary_logical_or/k6_N10_40nm"
        },
        "architecture": {
            "Techmap": "k6_N10_40nm.xml",
            "Synthesis": "k6_N10_40nm.xml"
        },
        "input_blif": {
            "Techmap": "binary_logical_or.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "206.7%",
            "Diff": "31",
            "Techmap": "46",
            "Synthesis": "15"
        },
        "exec_time(ms)": {
            "Percent%": "57.1%",
            "Diff": "4",
            "Techmap": "11",
            "Synthesis": "7"
        },
        "techmap_time(ms)": {
            "Techmap": 4.8
        },
        "Latch Drivers": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "3",
            "Synthesis": "3"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "2",
            "Synthesis": "2"
        },
        "logic element": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "7",
            "Synthesis": "7"
        },
        "latch": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Longest Path": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "7",
            "Synthesis": "7"
        },
        "Average Path": {
            "Percent%": "33.3%",
            "Diff": "1",
            "Techmap": "4",
            "Synthesis": "3"
        },
        "Estimated LUTs": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "7",
            "Synthesis": "7"
        },
        "Total Node": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "9",
            "Synthesis": "9"
        }
    },
    "operators/binary_logical_or/k6_N10_mem32K_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/binary_logical_or/k6_N10_mem32K_40nm",
            "Synthesis": "operators/binary_logical_or/k6_N10_mem32K_40nm"
        },
        "architecture": {
            "Techmap": "k6_N10_mem32K_40nm.xml",
            "Synthesis": "k6_N10_mem32K_40nm.xml"
        },
        "input_blif": {
            "Techmap": "binary_logical_or.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "162.5%",
            "Diff": "39",
            "Techmap": "63",
            "Synthesis": "24"
        },
        "exec_time(ms)": {
            "Percent%": "26.2%",
            "Diff": "11",
            "Techmap": "53",
            "Synthesis": "42"
        },
        "techmap_time(ms)": {
            "Techmap": 4.2
        },
        "Latch Drivers": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "3",
            "Synthesis": "3"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "2",
            "Synthesis": "2"
        },
        "logic element": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "7",
            "Synthesis": "7"
        },
        "latch": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Longest Path": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "7",
            "Synthesis": "7"
        },
        "Average Path": {
            "Percent%": "33.3%",
            "Diff": "1",
            "Techmap": "4",
            "Synthesis": "3"
        },
        "Estimated LUTs": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "7",
            "Synthesis": "7"
        },
        "Total Node": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "9",
            "Synthesis": "9"
        }
    },
    "operators/binary_nand/k6_N10_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/binary_nand/k6_N10_40nm",
            "Synthesis": "operators/binary_nand/k6_N10_40nm"
        },
        "architecture": {
            "Techmap": "k6_N10_40nm.xml",
            "Synthesis": "k6_N10_40nm.xml"
        },
        "input_blif": {
            "Techmap": "binary_nand.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "206.7%",
            "Diff": "31",
            "Techmap": "46",
            "Synthesis": "15"
        },
        "exec_time(ms)": {
            "Percent%": "114.3%",
            "Diff": "8",
            "Techmap": "15",
            "Synthesis": "7"
        },
        "techmap_time(ms)": {
            "Techmap": 6.4
        },
        "Latch Drivers": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "3",
            "Synthesis": "3"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "2",
            "Synthesis": "2"
        },
        "logic element": {
            "Percent%": "20.0%",
            "Diff": "1",
            "Techmap": "6",
            "Synthesis": "5"
        },
        "latch": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Longest Path": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "7",
            "Synthesis": "7"
        },
        "Average Path": {
            "Percent%": "33.3%",
            "Diff": "1",
            "Techmap": "4",
            "Synthesis": "3"
        },
        "Estimated LUTs": {
            "Percent%": "20.0%",
            "Diff": "1",
            "Techmap": "6",
            "Synthesis": "5"
        },
        "Total Node": {
            "Percent%": "14.3%",
            "Diff": "1",
            "Techmap": "8",
            "Synthesis": "7"
        }
    },
    "operators/binary_nand/k6_N10_mem32K_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/binary_nand/k6_N10_mem32K_40nm",
            "Synthesis": "operators/binary_nand/k6_N10_mem32K_40nm"
        },
        "architecture": {
            "Techmap": "k6_N10_mem32K_40nm.xml",
            "Synthesis": "k6_N10_mem32K_40nm.xml"
        },
        "input_blif": {
            "Techmap": "binary_nand.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "162.5%",
            "Diff": "39",
            "Techmap": "63",
            "Synthesis": "24"
        },
        "exec_time(ms)": {
            "Percent%": "64.5%",
            "Diff": "20",
            "Techmap": "51",
            "Synthesis": "31"
        },
        "techmap_time(ms)": {
            "Techmap": 4.7
        },
        "Latch Drivers": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "3",
            "Synthesis": "3"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "2",
            "Synthesis": "2"
        },
        "logic element": {
            "Percent%": "20.0%",
            "Diff": "1",
            "Techmap": "6",
            "Synthesis": "5"
        },
        "latch": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Longest Path": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "7",
            "Synthesis": "7"
        },
        "Average Path": {
            "Percent%": "33.3%",
            "Diff": "1",
            "Techmap": "4",
            "Synthesis": "3"
        },
        "Estimated LUTs": {
            "Percent%": "20.0%",
            "Diff": "1",
            "Techmap": "6",
            "Synthesis": "5"
        },
        "Total Node": {
            "Percent%": "14.3%",
            "Diff": "1",
            "Techmap": "8",
            "Synthesis": "7"
        }
    },
    "operators/binary_nor/k6_N10_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/binary_nor/k6_N10_40nm",
            "Synthesis": "operators/binary_nor/k6_N10_40nm"
        },
        "architecture": {
            "Techmap": "k6_N10_40nm.xml",
            "Synthesis": "k6_N10_40nm.xml"
        },
        "input_blif": {
            "Techmap": "binary_nor.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "235.7%",
            "Diff": "33",
            "Techmap": "47",
            "Synthesis": "14"
        },
        "exec_time(ms)": {
            "Percent%": "57.1%",
            "Diff": "4",
            "Techmap": "11",
            "Synthesis": "7"
        },
        "techmap_time(ms)": {
            "Techmap": 5.4
        },
        "Latch Drivers": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "3",
            "Synthesis": "3"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "2",
            "Synthesis": "2"
        },
        "logic element": {
            "Percent%": "20.0%",
            "Diff": "1",
            "Techmap": "6",
            "Synthesis": "5"
        },
        "latch": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Longest Path": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "7",
            "Synthesis": "7"
        },
        "Average Path": {
            "Percent%": "33.3%",
            "Diff": "1",
            "Techmap": "4",
            "Synthesis": "3"
        },
        "Estimated LUTs": {
            "Percent%": "20.0%",
            "Diff": "1",
            "Techmap": "6",
            "Synthesis": "5"
        },
        "Total Node": {
            "Percent%": "14.3%",
            "Diff": "1",
            "Techmap": "8",
            "Synthesis": "7"
        }
    },
    "operators/binary_nor/k6_N10_mem32K_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/binary_nor/k6_N10_mem32K_40nm",
            "Synthesis": "operators/binary_nor/k6_N10_mem32K_40nm"
        },
        "architecture": {
            "Techmap": "k6_N10_mem32K_40nm.xml",
            "Synthesis": "k6_N10_mem32K_40nm.xml"
        },
        "input_blif": {
            "Techmap": "binary_nor.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "162.5%",
            "Diff": "39",
            "Techmap": "63",
            "Synthesis": "24"
        },
        "exec_time(ms)": {
            "Percent%": "36.8%",
            "Diff": "14",
            "Techmap": "52",
            "Synthesis": "38"
        },
        "techmap_time(ms)": {
            "Techmap": 4.7
        },
        "Latch Drivers": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "3",
            "Synthesis": "3"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "2",
            "Synthesis": "2"
        },
        "logic element": {
            "Percent%": "20.0%",
            "Diff": "1",
            "Techmap": "6",
            "Synthesis": "5"
        },
        "latch": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Longest Path": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "7",
            "Synthesis": "7"
        },
        "Average Path": {
            "Percent%": "33.3%",
            "Diff": "1",
            "Techmap": "4",
            "Synthesis": "3"
        },
        "Estimated LUTs": {
            "Percent%": "20.0%",
            "Diff": "1",
            "Techmap": "6",
            "Synthesis": "5"
        },
        "Total Node": {
            "Percent%": "14.3%",
            "Diff": "1",
            "Techmap": "8",
            "Synthesis": "7"
        }
    },
    "operators/binary_not_equal/k6_N10_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/binary_not_equal/k6_N10_40nm",
            "Synthesis": "operators/binary_not_equal/k6_N10_40nm"
        },
        "architecture": {
            "Techmap": "k6_N10_40nm.xml",
            "Synthesis": "k6_N10_40nm.xml"
        },
        "input_blif": {
            "Techmap": "binary_not_equal.blif"
        },
        "max_rss(MiB)": {
            "Techmap": 46.9
        },
        "exec_time(ms)": {
            "Techmap": 11.6
        },
        "techmap_time(ms)": {
            "Techmap": 4.9
        },
        "Latch Drivers": {
            "Techmap": 1
        },
        "Pi": {
            "Techmap": 3
        },
        "Po": {
            "Techmap": 2
        },
        "logic element": {
            "Techmap": 10
        },
        "latch": {
            "Techmap": 1
        },
        "generic logic size": {
            "Techmap": 6
        },
        "Longest Path": {
            "Techmap": 9
        },
        "Average Path": {
            "Techmap": 4
        },
        "Estimated LUTs": {
            "Techmap": 10
        },
        "Total Node": {
            "Techmap": 12
        }
    },
    "operators/binary_not_equal/k6_N10_mem32K_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/binary_not_equal/k6_N10_mem32K_40nm",
            "Synthesis": "operators/binary_not_equal/k6_N10_mem32K_40nm"
        },
        "architecture": {
            "Techmap": "k6_N10_mem32K_40nm.xml",
            "Synthesis": "k6_N10_mem32K_40nm.xml"
        },
        "input_blif": {
            "Techmap": "binary_not_equal.blif"
        },
        "max_rss(MiB)": {
            "Techmap": 63.4
        },
        "exec_time(ms)": {
            "Techmap": 52.3
        },
        "techmap_time(ms)": {
            "Techmap": 4.4
        },
        "Latch Drivers": {
            "Techmap": 1
        },
        "Pi": {
            "Techmap": 3
        },
        "Po": {
            "Techmap": 2
        },
        "logic element": {
            "Techmap": 10
        },
        "latch": {
            "Techmap": 1
        },
        "generic logic size": {
            "Techmap": 6
        },
        "Longest Path": {
            "Techmap": 9
        },
        "Average Path": {
            "Techmap": 4
        },
        "Estimated LUTs": {
            "Techmap": 10
        },
        "Total Node": {
            "Techmap": 12
        }
    },
    "operators/binary_or/k6_N10_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/binary_or/k6_N10_40nm",
            "Synthesis": "operators/binary_or/k6_N10_40nm"
        },
        "architecture": {
            "Techmap": "k6_N10_40nm.xml",
            "Synthesis": "k6_N10_40nm.xml"
        },
        "input_blif": {
            "Techmap": "binary_or.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "206.7%",
            "Diff": "31",
            "Techmap": "46",
            "Synthesis": "15"
        },
        "exec_time(ms)": {
            "Percent%": "42.9%",
            "Diff": "3",
            "Techmap": "10",
            "Synthesis": "7"
        },
        "techmap_time(ms)": {
            "Techmap": 4.2
        },
        "Latch Drivers": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "3",
            "Synthesis": "3"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "2",
            "Synthesis": "2"
        },
        "logic element": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "5",
            "Synthesis": "5"
        },
        "latch": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Longest Path": {
            "Percent%": "-14.3%",
            "Diff": "-1",
            "Techmap": "6",
            "Synthesis": "7"
        },
        "Average Path": {
            "Percent%": "33.3%",
            "Diff": "1",
            "Techmap": "4",
            "Synthesis": "3"
        },
        "Estimated LUTs": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "5",
            "Synthesis": "5"
        },
        "Total Node": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "7",
            "Synthesis": "7"
        }
    },
    "operators/binary_or/k6_N10_mem32K_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/binary_or/k6_N10_mem32K_40nm",
            "Synthesis": "operators/binary_or/k6_N10_mem32K_40nm"
        },
        "architecture": {
            "Techmap": "k6_N10_mem32K_40nm.xml",
            "Synthesis": "k6_N10_mem32K_40nm.xml"
        },
        "input_blif": {
            "Techmap": "binary_or.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "162.5%",
            "Diff": "39",
            "Techmap": "63",
            "Synthesis": "24"
        },
        "exec_time(ms)": {
            "Percent%": "41.9%",
            "Diff": "18",
            "Techmap": "61",
            "Synthesis": "43"
        },
        "techmap_time(ms)": {
            "Techmap": 4.1
        },
        "Latch Drivers": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "3",
            "Synthesis": "3"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "2",
            "Synthesis": "2"
        },
        "logic element": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "5",
            "Synthesis": "5"
        },
        "latch": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Longest Path": {
            "Percent%": "-14.3%",
            "Diff": "-1",
            "Techmap": "6",
            "Synthesis": "7"
        },
        "Average Path": {
            "Percent%": "33.3%",
            "Diff": "1",
            "Techmap": "4",
            "Synthesis": "3"
        },
        "Estimated LUTs": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "5",
            "Synthesis": "5"
        },
        "Total Node": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "7",
            "Synthesis": "7"
        }
    },
    "operators/binary_xnor/k6_N10_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/binary_xnor/k6_N10_40nm",
            "Synthesis": "operators/binary_xnor/k6_N10_40nm"
        },
        "architecture": {
            "Techmap": "k6_N10_40nm.xml",
            "Synthesis": "k6_N10_40nm.xml"
        },
        "input_blif": {
            "Techmap": "binary_xnor.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "228.6%",
            "Diff": "32",
            "Techmap": "46",
            "Synthesis": "14"
        },
        "exec_time(ms)": {
            "Percent%": "42.9%",
            "Diff": "3",
            "Techmap": "10",
            "Synthesis": "7"
        },
        "techmap_time(ms)": {
            "Techmap": 4.2
        },
        "Latch Drivers": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "3",
            "Synthesis": "3"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "2",
            "Synthesis": "2"
        },
        "logic element": {
            "Percent%": "40.0%",
            "Diff": "2",
            "Techmap": "7",
            "Synthesis": "5"
        },
        "latch": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Longest Path": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "7",
            "Synthesis": "7"
        },
        "Average Path": {
            "Percent%": "33.3%",
            "Diff": "1",
            "Techmap": "4",
            "Synthesis": "3"
        },
        "Estimated LUTs": {
            "Percent%": "40.0%",
            "Diff": "2",
            "Techmap": "7",
            "Synthesis": "5"
        },
        "Total Node": {
            "Percent%": "28.6%",
            "Diff": "2",
            "Techmap": "9",
            "Synthesis": "7"
        }
    },
    "operators/binary_xnor/k6_N10_mem32K_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/binary_xnor/k6_N10_mem32K_40nm",
            "Synthesis": "operators/binary_xnor/k6_N10_mem32K_40nm"
        },
        "architecture": {
            "Techmap": "k6_N10_mem32K_40nm.xml",
            "Synthesis": "k6_N10_mem32K_40nm.xml"
        },
        "input_blif": {
            "Techmap": "binary_xnor.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "162.5%",
            "Diff": "39",
            "Techmap": "63",
            "Synthesis": "24"
        },
        "exec_time(ms)": {
            "Percent%": "30.8%",
            "Diff": "12",
            "Techmap": "51",
            "Synthesis": "39"
        },
        "techmap_time(ms)": {
            "Techmap": 4.2
        },
        "Latch Drivers": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "3",
            "Synthesis": "3"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "2",
            "Synthesis": "2"
        },
        "logic element": {
            "Percent%": "40.0%",
            "Diff": "2",
            "Techmap": "7",
            "Synthesis": "5"
        },
        "latch": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Longest Path": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "7",
            "Synthesis": "7"
        },
        "Average Path": {
            "Percent%": "33.3%",
            "Diff": "1",
            "Techmap": "4",
            "Synthesis": "3"
        },
        "Estimated LUTs": {
            "Percent%": "40.0%",
            "Diff": "2",
            "Techmap": "7",
            "Synthesis": "5"
        },
        "Total Node": {
            "Percent%": "28.6%",
            "Diff": "2",
            "Techmap": "9",
            "Synthesis": "7"
        }
    },
    "operators/binary_xor/k6_N10_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/binary_xor/k6_N10_40nm",
            "Synthesis": "operators/binary_xor/k6_N10_40nm"
        },
        "architecture": {
            "Techmap": "k6_N10_40nm.xml",
            "Synthesis": "k6_N10_40nm.xml"
        },
        "input_blif": {
            "Techmap": "binary_xor.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "206.7%",
            "Diff": "31",
            "Techmap": "46",
            "Synthesis": "15"
        },
        "exec_time(ms)": {
            "Percent%": "66.7%",
            "Diff": "4",
            "Techmap": "10",
            "Synthesis": "6"
        },
        "techmap_time(ms)": {
            "Techmap": 4.3
        },
        "Latch Drivers": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "3",
            "Synthesis": "3"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "2",
            "Synthesis": "2"
        },
        "logic element": {
            "Percent%": "40.0%",
            "Diff": "2",
            "Techmap": "7",
            "Synthesis": "5"
        },
        "latch": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Longest Path": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "7",
            "Synthesis": "7"
        },
        "Average Path": {
            "Percent%": "33.3%",
            "Diff": "1",
            "Techmap": "4",
            "Synthesis": "3"
        },
        "Estimated LUTs": {
            "Percent%": "40.0%",
            "Diff": "2",
            "Techmap": "7",
            "Synthesis": "5"
        },
        "Total Node": {
            "Percent%": "28.6%",
            "Diff": "2",
            "Techmap": "9",
            "Synthesis": "7"
        }
    },
    "operators/binary_xor/k6_N10_mem32K_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/binary_xor/k6_N10_mem32K_40nm",
            "Synthesis": "operators/binary_xor/k6_N10_mem32K_40nm"
        },
        "architecture": {
            "Techmap": "k6_N10_mem32K_40nm.xml",
            "Synthesis": "k6_N10_mem32K_40nm.xml"
        },
        "input_blif": {
            "Techmap": "binary_xor.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "162.5%",
            "Diff": "39",
            "Techmap": "63",
            "Synthesis": "24"
        },
        "exec_time(ms)": {
            "Percent%": "20.5%",
            "Diff": "9",
            "Techmap": "53",
            "Synthesis": "44"
        },
        "techmap_time(ms)": {
            "Techmap": 4.2
        },
        "Latch Drivers": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "3",
            "Synthesis": "3"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "2",
            "Synthesis": "2"
        },
        "logic element": {
            "Percent%": "40.0%",
            "Diff": "2",
            "Techmap": "7",
            "Synthesis": "5"
        },
        "latch": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Longest Path": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "7",
            "Synthesis": "7"
        },
        "Average Path": {
            "Percent%": "33.3%",
            "Diff": "1",
            "Techmap": "4",
            "Synthesis": "3"
        },
        "Estimated LUTs": {
            "Percent%": "40.0%",
            "Diff": "2",
            "Techmap": "7",
            "Synthesis": "5"
        },
        "Total Node": {
            "Percent%": "28.6%",
            "Diff": "2",
            "Techmap": "9",
            "Synthesis": "7"
        }
    },
    "operators/clog2/k6_N10_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/clog2/k6_N10_40nm",
            "Synthesis": "operators/clog2/k6_N10_40nm"
        },
        "architecture": {
            "Techmap": "k6_N10_40nm.xml",
            "Synthesis": "k6_N10_40nm.xml"
        },
        "input_blif": {
            "Techmap": "clog2.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "266.7%",
            "Diff": "40",
            "Techmap": "55",
            "Synthesis": "15"
        },
        "exec_time(ms)": {
            "Percent%": "183.3%",
            "Diff": "11",
            "Techmap": "17",
            "Synthesis": "6"
        },
        "techmap_time(ms)": {
            "Techmap": 10.9
        },
        "Latch Drivers": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "2",
            "Synthesis": "2"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "2",
            "Synthesis": "2"
        },
        "logic element": {
            "Percent%": "-20.0%",
            "Diff": "-1",
            "Techmap": "4",
            "Synthesis": "5"
        },
        "latch": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Longest Path": {
            "Percent%": "-14.3%",
            "Diff": "-1",
            "Techmap": "6",
            "Synthesis": "7"
        },
        "Average Path": {
            "Percent%": "33.3%",
            "Diff": "1",
            "Techmap": "4",
            "Synthesis": "3"
        },
        "Estimated LUTs": {
            "Percent%": "-20.0%",
            "Diff": "-1",
            "Techmap": "4",
            "Synthesis": "5"
        },
        "Total Node": {
            "Percent%": "-14.3%",
            "Diff": "-1",
            "Techmap": "6",
            "Synthesis": "7"
        }
    },
    "operators/clog2/k6_N10_mem32K_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/clog2/k6_N10_mem32K_40nm",
            "Synthesis": "operators/clog2/k6_N10_mem32K_40nm"
        },
        "architecture": {
            "Techmap": "k6_N10_mem32K_40nm.xml",
            "Synthesis": "k6_N10_mem32K_40nm.xml"
        },
        "input_blif": {
            "Techmap": "clog2.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "200.0%",
            "Diff": "48",
            "Techmap": "72",
            "Synthesis": "24"
        },
        "exec_time(ms)": {
            "Percent%": "46.2%",
            "Diff": "18",
            "Techmap": "57",
            "Synthesis": "39"
        },
        "techmap_time(ms)": {
            "Techmap": 10.6
        },
        "Latch Drivers": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "2",
            "Synthesis": "2"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "2",
            "Synthesis": "2"
        },
        "logic element": {
            "Percent%": "-20.0%",
            "Diff": "-1",
            "Techmap": "4",
            "Synthesis": "5"
        },
        "latch": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Longest Path": {
            "Percent%": "-14.3%",
            "Diff": "-1",
            "Techmap": "6",
            "Synthesis": "7"
        },
        "Average Path": {
            "Percent%": "33.3%",
            "Diff": "1",
            "Techmap": "4",
            "Synthesis": "3"
        },
        "Estimated LUTs": {
            "Percent%": "-20.0%",
            "Diff": "-1",
            "Techmap": "4",
            "Synthesis": "5"
        },
        "Total Node": {
            "Percent%": "-14.3%",
            "Diff": "-1",
            "Techmap": "6",
            "Synthesis": "7"
        }
    },
    "operators/concat/k6_N10_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/concat/k6_N10_40nm",
            "Synthesis": "operators/concat/k6_N10_40nm"
        },
        "architecture": {
            "Techmap": "k6_N10_40nm.xml",
            "Synthesis": "k6_N10_40nm.xml"
        },
        "input_blif": {
            "Techmap": "concat.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "312.5%",
            "Diff": "50",
            "Techmap": "66",
            "Synthesis": "16"
        },
        "exec_time(ms)": {
            "Percent%": "121.4%",
            "Diff": "17",
            "Techmap": "31",
            "Synthesis": "14"
        },
        "techmap_time(ms)": {
            "Techmap": 21.9
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "24",
            "Synthesis": "24"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "72",
            "Synthesis": "72"
        },
        "logic element": {
            "Percent%": "60.5%",
            "Diff": "78",
            "Techmap": "207",
            "Synthesis": "129"
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Longest Path": {
            "Percent%": "-11.1%",
            "Diff": "-1",
            "Techmap": "8",
            "Synthesis": "9"
        },
        "Average Path": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "4",
            "Synthesis": "4"
        },
        "Estimated LUTs": {
            "Percent%": "48.3%",
            "Diff": "69",
            "Techmap": "212",
            "Synthesis": "143"
        },
        "Total Node": {
            "Percent%": "34.4%",
            "Diff": "53",
            "Techmap": "207",
            "Synthesis": "154"
        }
    },
    "operators/concat/k6_N10_mem32K_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/concat/k6_N10_mem32K_40nm",
            "Synthesis": "operators/concat/k6_N10_mem32K_40nm"
        },
        "architecture": {
            "Techmap": "k6_N10_mem32K_40nm.xml",
            "Synthesis": "k6_N10_mem32K_40nm.xml"
        },
        "input_blif": {
            "Techmap": "concat.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "215.4%",
            "Diff": "56",
            "Techmap": "82",
            "Synthesis": "26"
        },
        "exec_time(ms)": {
            "Percent%": "79.2%",
            "Diff": "38",
            "Techmap": "86",
            "Synthesis": "48"
        },
        "techmap_time(ms)": {
            "Techmap": 25
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "24",
            "Synthesis": "24"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "72",
            "Synthesis": "72"
        },
        "logic element": {
            "Percent%": "60.5%",
            "Diff": "78",
            "Techmap": "207",
            "Synthesis": "129"
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Longest Path": {
            "Percent%": "-11.1%",
            "Diff": "-1",
            "Techmap": "8",
            "Synthesis": "9"
        },
        "Average Path": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "4",
            "Synthesis": "4"
        },
        "Estimated LUTs": {
            "Percent%": "48.3%",
            "Diff": "69",
            "Techmap": "212",
            "Synthesis": "143"
        },
        "Total Node": {
            "Percent%": "34.4%",
            "Diff": "53",
            "Techmap": "207",
            "Synthesis": "154"
        }
    },
    "operators/eightbit_arithmetic_power/k6_N10_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/eightbit_arithmetic_power/k6_N10_40nm",
            "Synthesis": "operators/eightbit_arithmetic_power/k6_N10_40nm"
        },
        "architecture": {
            "Techmap": "k6_N10_40nm.xml",
            "Synthesis": "k6_N10_40nm.xml"
        },
        "input_blif": {
            "Techmap": "eightbit_arithmetic_power.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "280.0%",
            "Diff": "42",
            "Techmap": "57",
            "Synthesis": "15"
        },
        "exec_time(ms)": {
            "Percent%": "185.7%",
            "Diff": "13",
            "Techmap": "20",
            "Synthesis": "7"
        },
        "techmap_time(ms)": {
            "Techmap": 12.2
        },
        "Latch Drivers": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "9",
            "Synthesis": "9"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "8",
            "Synthesis": "8"
        },
        "logic element": {
            "Percent%": "6.2%",
            "Diff": "6",
            "Techmap": "102",
            "Synthesis": "96"
        },
        "latch": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "8",
            "Synthesis": "8"
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Longest Path": {
            "Percent%": "5.6%",
            "Diff": "1",
            "Techmap": "19",
            "Synthesis": "18"
        },
        "Average Path": {
            "Percent%": "25.0%",
            "Diff": "1",
            "Techmap": "5",
            "Synthesis": "4"
        },
        "Estimated LUTs": {
            "Percent%": "6.2%",
            "Diff": "6",
            "Techmap": "102",
            "Synthesis": "96"
        },
        "Total Node": {
            "Percent%": "5.7%",
            "Diff": "6",
            "Techmap": "111",
            "Synthesis": "105"
        }
    },
    "operators/eightbit_arithmetic_power/k6_N10_mem32K_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/eightbit_arithmetic_power/k6_N10_mem32K_40nm",
            "Synthesis": "operators/eightbit_arithmetic_power/k6_N10_mem32K_40nm"
        },
        "architecture": {
            "Techmap": "k6_N10_mem32K_40nm.xml",
            "Synthesis": "k6_N10_mem32K_40nm.xml"
        },
        "input_blif": {
            "Techmap": "eightbit_arithmetic_power.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "200.0%",
            "Diff": "48",
            "Techmap": "72",
            "Synthesis": "24"
        },
        "exec_time(ms)": {
            "Percent%": "57.9%",
            "Diff": "22",
            "Techmap": "60",
            "Synthesis": "38"
        },
        "techmap_time(ms)": {
            "Techmap": 10.3
        },
        "Latch Drivers": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "9",
            "Synthesis": "9"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "8",
            "Synthesis": "8"
        },
        "logic element": {
            "Percent%": "54.5%",
            "Diff": "6",
            "Techmap": "17",
            "Synthesis": "11"
        },
        "latch": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "8",
            "Synthesis": "8"
        },
        "Multiplier": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Longest Path": {
            "Percent%": "-14.3%",
            "Diff": "-1",
            "Techmap": "6",
            "Synthesis": "7"
        },
        "Average Path": {
            "Percent%": "25.0%",
            "Diff": "1",
            "Techmap": "5",
            "Synthesis": "4"
        },
        "Estimated LUTs": {
            "Percent%": "54.5%",
            "Diff": "6",
            "Techmap": "17",
            "Synthesis": "11"
        },
        "Total Node": {
            "Percent%": "28.6%",
            "Diff": "6",
            "Techmap": "27",
            "Synthesis": "21"
        }
    },
    "operators/minuscolon_6_bit/k6_N10_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/minuscolon_6_bit/k6_N10_40nm",
            "Synthesis": "operators/minuscolon_6_bit/k6_N10_40nm"
        },
        "architecture": {
            "Techmap": "k6_N10_40nm.xml",
            "Synthesis": "k6_N10_40nm.xml"
        },
        "input_blif": {
            "Techmap": "minuscolon_6_bit.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "187.5%",
            "Diff": "30",
            "Techmap": "46",
            "Synthesis": "16"
        },
        "exec_time(ms)": {
            "Percent%": "11.1%",
            "Diff": "1",
            "Techmap": "10",
            "Synthesis": "9"
        },
        "techmap_time(ms)": {
            "Techmap": 4.2
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "12",
            "Synthesis": "12"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "logic element": {
            "Percent%": "100.0%",
            "Diff": "6",
            "Techmap": "12",
            "Synthesis": "6"
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Longest Path": {
            "Percent%": "33.3%",
            "Diff": "1",
            "Techmap": "4",
            "Synthesis": "3"
        },
        "Average Path": {
            "Percent%": "33.3%",
            "Diff": "1",
            "Techmap": "4",
            "Synthesis": "3"
        },
        "Estimated LUTs": {
            "Percent%": "100.0%",
            "Diff": "6",
            "Techmap": "12",
            "Synthesis": "6"
        },
        "Total Node": {
            "Percent%": "100.0%",
            "Diff": "6",
            "Techmap": "12",
            "Synthesis": "6"
        }
    },
    "operators/minuscolon_6_bit/k6_N10_mem32K_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/minuscolon_6_bit/k6_N10_mem32K_40nm",
            "Synthesis": "operators/minuscolon_6_bit/k6_N10_mem32K_40nm"
        },
        "architecture": {
            "Techmap": "k6_N10_mem32K_40nm.xml",
            "Synthesis": "k6_N10_mem32K_40nm.xml"
        },
        "input_blif": {
            "Techmap": "minuscolon_6_bit.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "152.0%",
            "Diff": "38",
            "Techmap": "63",
            "Synthesis": "25"
        },
        "exec_time(ms)": {
            "Percent%": "29.8%",
            "Diff": "14",
            "Techmap": "61",
            "Synthesis": "47"
        },
        "techmap_time(ms)": {
            "Techmap": 4.2
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "12",
            "Synthesis": "12"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "logic element": {
            "Percent%": "100.0%",
            "Diff": "6",
            "Techmap": "12",
            "Synthesis": "6"
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Longest Path": {
            "Percent%": "33.3%",
            "Diff": "1",
            "Techmap": "4",
            "Synthesis": "3"
        },
        "Average Path": {
            "Percent%": "33.3%",
            "Diff": "1",
            "Techmap": "4",
            "Synthesis": "3"
        },
        "Estimated LUTs": {
            "Percent%": "100.0%",
            "Diff": "6",
            "Techmap": "12",
            "Synthesis": "6"
        },
        "Total Node": {
            "Percent%": "100.0%",
            "Diff": "6",
            "Techmap": "12",
            "Synthesis": "6"
        }
    },
    "operators/pluscolon_6_bit/k6_N10_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/pluscolon_6_bit/k6_N10_40nm",
            "Synthesis": "operators/pluscolon_6_bit/k6_N10_40nm"
        },
        "architecture": {
            "Techmap": "k6_N10_40nm.xml",
            "Synthesis": "k6_N10_40nm.xml"
        },
        "input_blif": {
            "Techmap": "pluscolon_6_bit.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "187.5%",
            "Diff": "30",
            "Techmap": "46",
            "Synthesis": "16"
        },
        "exec_time(ms)": {
            "Percent%": "33.3%",
            "Diff": "3",
            "Techmap": "12",
            "Synthesis": "9"
        },
        "techmap_time(ms)": {
            "Techmap": 4.5
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "12",
            "Synthesis": "12"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "logic element": {
            "Percent%": "100.0%",
            "Diff": "6",
            "Techmap": "12",
            "Synthesis": "6"
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Longest Path": {
            "Percent%": "33.3%",
            "Diff": "1",
            "Techmap": "4",
            "Synthesis": "3"
        },
        "Average Path": {
            "Percent%": "33.3%",
            "Diff": "1",
            "Techmap": "4",
            "Synthesis": "3"
        },
        "Estimated LUTs": {
            "Percent%": "100.0%",
            "Diff": "6",
            "Techmap": "12",
            "Synthesis": "6"
        },
        "Total Node": {
            "Percent%": "100.0%",
            "Diff": "6",
            "Techmap": "12",
            "Synthesis": "6"
        }
    },
    "operators/pluscolon_6_bit/k6_N10_mem32K_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/pluscolon_6_bit/k6_N10_mem32K_40nm",
            "Synthesis": "operators/pluscolon_6_bit/k6_N10_mem32K_40nm"
        },
        "architecture": {
            "Techmap": "k6_N10_mem32K_40nm.xml",
            "Synthesis": "k6_N10_mem32K_40nm.xml"
        },
        "input_blif": {
            "Techmap": "pluscolon_6_bit.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "152.0%",
            "Diff": "38",
            "Techmap": "63",
            "Synthesis": "25"
        },
        "exec_time(ms)": {
            "Percent%": "15.6%",
            "Diff": "7",
            "Techmap": "52",
            "Synthesis": "45"
        },
        "techmap_time(ms)": {
            "Techmap": 4.4
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "12",
            "Synthesis": "12"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "logic element": {
            "Percent%": "100.0%",
            "Diff": "6",
            "Techmap": "12",
            "Synthesis": "6"
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Longest Path": {
            "Percent%": "33.3%",
            "Diff": "1",
            "Techmap": "4",
            "Synthesis": "3"
        },
        "Average Path": {
            "Percent%": "33.3%",
            "Diff": "1",
            "Techmap": "4",
            "Synthesis": "3"
        },
        "Estimated LUTs": {
            "Percent%": "100.0%",
            "Diff": "6",
            "Techmap": "12",
            "Synthesis": "6"
        },
        "Total Node": {
            "Percent%": "100.0%",
            "Diff": "6",
            "Techmap": "12",
            "Synthesis": "6"
        }
    },
    "operators/pluscolon_8_bit/k6_N10_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/pluscolon_8_bit/k6_N10_40nm",
            "Synthesis": "operators/pluscolon_8_bit/k6_N10_40nm"
        },
        "architecture": {
            "Techmap": "k6_N10_40nm.xml",
            "Synthesis": "k6_N10_40nm.xml"
        },
        "input_blif": {
            "Techmap": "pluscolon_8_bit.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "206.2%",
            "Diff": "33",
            "Techmap": "49",
            "Synthesis": "16"
        },
        "exec_time(ms)": {
            "Percent%": "71.4%",
            "Diff": "5",
            "Techmap": "12",
            "Synthesis": "7"
        },
        "techmap_time(ms)": {
            "Techmap": 6.3
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "14",
            "Synthesis": "14"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "8",
            "Synthesis": "8"
        },
        "logic element": {
            "Percent%": "100.0%",
            "Diff": "8",
            "Techmap": "16",
            "Synthesis": "8"
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Longest Path": {
            "Percent%": "33.3%",
            "Diff": "1",
            "Techmap": "4",
            "Synthesis": "3"
        },
        "Average Path": {
            "Percent%": "33.3%",
            "Diff": "1",
            "Techmap": "4",
            "Synthesis": "3"
        },
        "Estimated LUTs": {
            "Percent%": "100.0%",
            "Diff": "8",
            "Techmap": "16",
            "Synthesis": "8"
        },
        "Total Node": {
            "Percent%": "100.0%",
            "Diff": "8",
            "Techmap": "16",
            "Synthesis": "8"
        }
    },
    "operators/pluscolon_8_bit/k6_N10_mem32K_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/pluscolon_8_bit/k6_N10_mem32K_40nm",
            "Synthesis": "operators/pluscolon_8_bit/k6_N10_mem32K_40nm"
        },
        "architecture": {
            "Techmap": "k6_N10_mem32K_40nm.xml",
            "Synthesis": "k6_N10_mem32K_40nm.xml"
        },
        "input_blif": {
            "Techmap": "pluscolon_8_bit.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "160.0%",
            "Diff": "40",
            "Techmap": "65",
            "Synthesis": "25"
        },
        "exec_time(ms)": {
            "Percent%": "55.6%",
            "Diff": "25",
            "Techmap": "70",
            "Synthesis": "45"
        },
        "techmap_time(ms)": {
            "Techmap": 6.3
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "14",
            "Synthesis": "14"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "8",
            "Synthesis": "8"
        },
        "logic element": {
            "Percent%": "100.0%",
            "Diff": "8",
            "Techmap": "16",
            "Synthesis": "8"
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Longest Path": {
            "Percent%": "33.3%",
            "Diff": "1",
            "Techmap": "4",
            "Synthesis": "3"
        },
        "Average Path": {
            "Percent%": "33.3%",
            "Diff": "1",
            "Techmap": "4",
            "Synthesis": "3"
        },
        "Estimated LUTs": {
            "Percent%": "100.0%",
            "Diff": "8",
            "Techmap": "16",
            "Synthesis": "8"
        },
        "Total Node": {
            "Percent%": "100.0%",
            "Diff": "8",
            "Techmap": "16",
            "Synthesis": "8"
        }
    },
    "operators/signed_16bits_asl_int_wide/k6_N10_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/signed_16bits_asl_int_wide/k6_N10_40nm",
            "Synthesis": "operators/signed_16bits_asl_int_wide/k6_N10_40nm"
        },
        "architecture": {
            "Techmap": "k6_N10_40nm.xml",
            "Synthesis": "k6_N10_40nm.xml"
        },
        "input_blif": {
            "Techmap": "signed_16bits_asl_int_wide.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "13.2%",
            "Diff": "5",
            "Techmap": "43",
            "Synthesis": "38"
        },
        "exec_time(ms)": {
            "Percent%": "-50.0%",
            "Diff": "-11",
            "Techmap": "11",
            "Synthesis": "22"
        },
        "techmap_time(ms)": {
            "Techmap": 3.3
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "16",
            "Synthesis": "16"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "32",
            "Synthesis": "32"
        },
        "logic element": {
            "Techmap": 56
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Longest Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Average Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Estimated LUTs": {
            "Techmap": 56
        },
        "Total Node": {
            "Techmap": 56
        }
    },
    "operators/signed_16bits_asl_int_wide/k6_N10_mem32K_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/signed_16bits_asl_int_wide/k6_N10_mem32K_40nm",
            "Synthesis": "operators/signed_16bits_asl_int_wide/k6_N10_mem32K_40nm"
        },
        "architecture": {
            "Techmap": "k6_N10_mem32K_40nm.xml",
            "Synthesis": "k6_N10_mem32K_40nm.xml"
        },
        "input_blif": {
            "Techmap": "signed_16bits_asl_int_wide.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "11.1%",
            "Diff": "6",
            "Techmap": "60",
            "Synthesis": "54"
        },
        "exec_time(ms)": {
            "Percent%": "-40.2%",
            "Diff": "-35",
            "Techmap": "52",
            "Synthesis": "87"
        },
        "techmap_time(ms)": {
            "Techmap": 3.3
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "16",
            "Synthesis": "16"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "32",
            "Synthesis": "32"
        },
        "logic element": {
            "Techmap": 56
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Longest Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Average Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Estimated LUTs": {
            "Techmap": 56
        },
        "Total Node": {
            "Techmap": 56
        }
    },
    "operators/signed_16bits_asr_int_wide/k6_N10_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/signed_16bits_asr_int_wide/k6_N10_40nm",
            "Synthesis": "operators/signed_16bits_asr_int_wide/k6_N10_40nm"
        },
        "architecture": {
            "Techmap": "k6_N10_40nm.xml",
            "Synthesis": "k6_N10_40nm.xml"
        },
        "input_blif": {
            "Techmap": "signed_16bits_asr_int_wide.blif"
        },
        "max_rss(MiB)": {
            "Techmap": 43.8
        },
        "exec_time(ms)": {
            "Techmap": 10.4
        },
        "techmap_time(ms)": {
            "Techmap": 3.3
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "16",
            "Synthesis": "16"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "32",
            "Synthesis": "32"
        },
        "logic element": {
            "Techmap": 56
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Longest Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Average Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Estimated LUTs": {
            "Techmap": 56
        },
        "Total Node": {
            "Techmap": 56
        }
    },
    "operators/signed_16bits_asr_int_wide/k6_N10_mem32K_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/signed_16bits_asr_int_wide/k6_N10_mem32K_40nm",
            "Synthesis": "operators/signed_16bits_asr_int_wide/k6_N10_mem32K_40nm"
        },
        "architecture": {
            "Techmap": "k6_N10_mem32K_40nm.xml",
            "Synthesis": "k6_N10_mem32K_40nm.xml"
        },
        "input_blif": {
            "Techmap": "signed_16bits_asr_int_wide.blif"
        },
        "max_rss(MiB)": {
            "Techmap": 60.1
        },
        "exec_time(ms)": {
            "Techmap": 52.8
        },
        "techmap_time(ms)": {
            "Techmap": 3.3
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "16",
            "Synthesis": "16"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "32",
            "Synthesis": "32"
        },
        "logic element": {
            "Techmap": 56
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Longest Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Average Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Estimated LUTs": {
            "Techmap": 56
        },
        "Total Node": {
            "Techmap": 56
        }
    },
    "operators/signed_16bits_sl_int_wide/k6_N10_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/signed_16bits_sl_int_wide/k6_N10_40nm",
            "Synthesis": "operators/signed_16bits_sl_int_wide/k6_N10_40nm"
        },
        "architecture": {
            "Techmap": "k6_N10_40nm.xml",
            "Synthesis": "k6_N10_40nm.xml"
        },
        "input_blif": {
            "Techmap": "signed_16bits_sl_int_wide.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "16.2%",
            "Diff": "6",
            "Techmap": "43",
            "Synthesis": "37"
        },
        "exec_time(ms)": {
            "Percent%": "-28.6%",
            "Diff": "-4",
            "Techmap": "10",
            "Synthesis": "14"
        },
        "techmap_time(ms)": {
            "Techmap": 3.4
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "16",
            "Synthesis": "16"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "32",
            "Synthesis": "32"
        },
        "logic element": {
            "Techmap": 56
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Longest Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Average Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Estimated LUTs": {
            "Techmap": 56
        },
        "Total Node": {
            "Techmap": 56
        }
    },
    "operators/signed_16bits_sl_int_wide/k6_N10_mem32K_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/signed_16bits_sl_int_wide/k6_N10_mem32K_40nm",
            "Synthesis": "operators/signed_16bits_sl_int_wide/k6_N10_mem32K_40nm"
        },
        "architecture": {
            "Techmap": "k6_N10_mem32K_40nm.xml",
            "Synthesis": "k6_N10_mem32K_40nm.xml"
        },
        "input_blif": {
            "Techmap": "signed_16bits_sl_int_wide.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "11.1%",
            "Diff": "6",
            "Techmap": "60",
            "Synthesis": "54"
        },
        "exec_time(ms)": {
            "Percent%": "-35.8%",
            "Diff": "-29",
            "Techmap": "52",
            "Synthesis": "81"
        },
        "techmap_time(ms)": {
            "Techmap": 3.2
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "16",
            "Synthesis": "16"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "32",
            "Synthesis": "32"
        },
        "logic element": {
            "Techmap": 56
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Longest Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Average Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Estimated LUTs": {
            "Techmap": 56
        },
        "Total Node": {
            "Techmap": 56
        }
    },
    "operators/signed_16bits_sr_int_wide/k6_N10_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/signed_16bits_sr_int_wide/k6_N10_40nm",
            "Synthesis": "operators/signed_16bits_sr_int_wide/k6_N10_40nm"
        },
        "architecture": {
            "Techmap": "k6_N10_40nm.xml",
            "Synthesis": "k6_N10_40nm.xml"
        },
        "input_blif": {
            "Techmap": "signed_16bits_sr_int_wide.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "16.2%",
            "Diff": "6",
            "Techmap": "43",
            "Synthesis": "37"
        },
        "exec_time(ms)": {
            "Percent%": "-8.3%",
            "Diff": "-1",
            "Techmap": "11",
            "Synthesis": "12"
        },
        "techmap_time(ms)": {
            "Techmap": 3.9
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "16",
            "Synthesis": "16"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "32",
            "Synthesis": "32"
        },
        "logic element": {
            "Techmap": 56
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Longest Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Average Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Estimated LUTs": {
            "Techmap": 56
        },
        "Total Node": {
            "Techmap": 56
        }
    },
    "operators/signed_16bits_sr_int_wide/k6_N10_mem32K_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/signed_16bits_sr_int_wide/k6_N10_mem32K_40nm",
            "Synthesis": "operators/signed_16bits_sr_int_wide/k6_N10_mem32K_40nm"
        },
        "architecture": {
            "Techmap": "k6_N10_mem32K_40nm.xml",
            "Synthesis": "k6_N10_mem32K_40nm.xml"
        },
        "input_blif": {
            "Techmap": "signed_16bits_sr_int_wide.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "11.1%",
            "Diff": "6",
            "Techmap": "60",
            "Synthesis": "54"
        },
        "exec_time(ms)": {
            "Percent%": "-39.5%",
            "Diff": "-34",
            "Techmap": "52",
            "Synthesis": "86"
        },
        "techmap_time(ms)": {
            "Techmap": 3.2
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "16",
            "Synthesis": "16"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "32",
            "Synthesis": "32"
        },
        "logic element": {
            "Techmap": 56
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Longest Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Average Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Estimated LUTs": {
            "Techmap": 56
        },
        "Total Node": {
            "Techmap": 56
        }
    },
    "operators/signed_1bit_asl_indexed/k6_N10_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/signed_1bit_asl_indexed/k6_N10_40nm",
            "Synthesis": "operators/signed_1bit_asl_indexed/k6_N10_40nm"
        },
        "architecture": {
            "Techmap": "k6_N10_40nm.xml",
            "Synthesis": "k6_N10_40nm.xml"
        },
        "input_blif": {
            "Techmap": "signed_1bit_asl_indexed.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "16.2%",
            "Diff": "6",
            "Techmap": "43",
            "Synthesis": "37"
        },
        "exec_time(ms)": {
            "Percent%": "-70.8%",
            "Diff": "-17",
            "Techmap": "7",
            "Synthesis": "24"
        },
        "techmap_time(ms)": {
            "Techmap": 1.6
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "2",
            "Synthesis": "2"
        },
        "logic element": {
            "Techmap": 3
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Longest Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Average Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Estimated LUTs": {
            "Techmap": 3
        },
        "Total Node": {
            "Techmap": 3
        }
    },
    "operators/signed_1bit_asl_indexed/k6_N10_mem32K_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/signed_1bit_asl_indexed/k6_N10_mem32K_40nm",
            "Synthesis": "operators/signed_1bit_asl_indexed/k6_N10_mem32K_40nm"
        },
        "architecture": {
            "Techmap": "k6_N10_mem32K_40nm.xml",
            "Synthesis": "k6_N10_mem32K_40nm.xml"
        },
        "input_blif": {
            "Techmap": "signed_1bit_asl_indexed.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "9.3%",
            "Diff": "5",
            "Techmap": "59",
            "Synthesis": "54"
        },
        "exec_time(ms)": {
            "Percent%": "-41.7%",
            "Diff": "-35",
            "Techmap": "49",
            "Synthesis": "84"
        },
        "techmap_time(ms)": {
            "Techmap": 1.7
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "2",
            "Synthesis": "2"
        },
        "logic element": {
            "Techmap": 3
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Longest Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Average Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Estimated LUTs": {
            "Techmap": 3
        },
        "Total Node": {
            "Techmap": 3
        }
    },
    "operators/signed_1bit_asl_wire/k6_N10_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/signed_1bit_asl_wire/k6_N10_40nm",
            "Synthesis": "operators/signed_1bit_asl_wire/k6_N10_40nm"
        },
        "architecture": {
            "Techmap": "k6_N10_40nm.xml",
            "Synthesis": "k6_N10_40nm.xml"
        },
        "input_blif": {
            "Techmap": "signed_1bit_asl_wire.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "16.2%",
            "Diff": "6",
            "Techmap": "43",
            "Synthesis": "37"
        },
        "exec_time(ms)": {
            "Percent%": "-46.7%",
            "Diff": "-7",
            "Techmap": "8",
            "Synthesis": "15"
        },
        "techmap_time(ms)": {
            "Techmap": 1.6
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "logic element": {
            "Techmap": 2
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Longest Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Average Path": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "2",
            "Synthesis": "2"
        },
        "Estimated LUTs": {
            "Techmap": 2
        },
        "Total Node": {
            "Techmap": 2
        }
    },
    "operators/signed_1bit_asl_wire/k6_N10_mem32K_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/signed_1bit_asl_wire/k6_N10_mem32K_40nm",
            "Synthesis": "operators/signed_1bit_asl_wire/k6_N10_mem32K_40nm"
        },
        "architecture": {
            "Techmap": "k6_N10_mem32K_40nm.xml",
            "Synthesis": "k6_N10_mem32K_40nm.xml"
        },
        "input_blif": {
            "Techmap": "signed_1bit_asl_wire.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "11.3%",
            "Diff": "6",
            "Techmap": "59",
            "Synthesis": "53"
        },
        "exec_time(ms)": {
            "Percent%": "-44.8%",
            "Diff": "-39",
            "Techmap": "48",
            "Synthesis": "87"
        },
        "techmap_time(ms)": {
            "Techmap": 1.4
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "logic element": {
            "Techmap": 2
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Longest Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Average Path": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "2",
            "Synthesis": "2"
        },
        "Estimated LUTs": {
            "Techmap": 2
        },
        "Total Node": {
            "Techmap": 2
        }
    },
    "operators/signed_1bit_asr_indexed/k6_N10_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/signed_1bit_asr_indexed/k6_N10_40nm",
            "Synthesis": "operators/signed_1bit_asr_indexed/k6_N10_40nm"
        },
        "architecture": {
            "Techmap": "k6_N10_40nm.xml",
            "Synthesis": "k6_N10_40nm.xml"
        },
        "input_blif": {
            "Techmap": "signed_1bit_asr_indexed.blif"
        },
        "max_rss(MiB)": {
            "Techmap": 42.8
        },
        "exec_time(ms)": {
            "Techmap": 9.1
        },
        "techmap_time(ms)": {
            "Techmap": 1.7
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "2",
            "Synthesis": "2"
        },
        "logic element": {
            "Techmap": 3
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Longest Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Average Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Estimated LUTs": {
            "Techmap": 3
        },
        "Total Node": {
            "Techmap": 3
        }
    },
    "operators/signed_1bit_asr_indexed/k6_N10_mem32K_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/signed_1bit_asr_indexed/k6_N10_mem32K_40nm",
            "Synthesis": "operators/signed_1bit_asr_indexed/k6_N10_mem32K_40nm"
        },
        "architecture": {
            "Techmap": "k6_N10_mem32K_40nm.xml",
            "Synthesis": "k6_N10_mem32K_40nm.xml"
        },
        "input_blif": {
            "Techmap": "signed_1bit_asr_indexed.blif"
        },
        "max_rss(MiB)": {
            "Techmap": 59.3
        },
        "exec_time(ms)": {
            "Techmap": 48.8
        },
        "techmap_time(ms)": {
            "Techmap": 1.6
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "2",
            "Synthesis": "2"
        },
        "logic element": {
            "Techmap": 3
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Longest Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Average Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Estimated LUTs": {
            "Techmap": 3
        },
        "Total Node": {
            "Techmap": 3
        }
    },
    "operators/signed_1bit_asr_wire/k6_N10_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/signed_1bit_asr_wire/k6_N10_40nm",
            "Synthesis": "operators/signed_1bit_asr_wire/k6_N10_40nm"
        },
        "architecture": {
            "Techmap": "k6_N10_40nm.xml",
            "Synthesis": "k6_N10_40nm.xml"
        },
        "input_blif": {
            "Techmap": "signed_1bit_asr_wire.blif"
        },
        "max_rss(MiB)": {
            "Techmap": 42.8
        },
        "exec_time(ms)": {
            "Techmap": 7.5
        },
        "techmap_time(ms)": {
            "Techmap": 1.5
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "logic element": {
            "Techmap": 2
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Longest Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Average Path": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "2",
            "Synthesis": "2"
        },
        "Estimated LUTs": {
            "Techmap": 2
        },
        "Total Node": {
            "Techmap": 2
        }
    },
    "operators/signed_1bit_asr_wire/k6_N10_mem32K_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/signed_1bit_asr_wire/k6_N10_mem32K_40nm",
            "Synthesis": "operators/signed_1bit_asr_wire/k6_N10_mem32K_40nm"
        },
        "architecture": {
            "Techmap": "k6_N10_mem32K_40nm.xml",
            "Synthesis": "k6_N10_mem32K_40nm.xml"
        },
        "input_blif": {
            "Techmap": "signed_1bit_asr_wire.blif"
        },
        "max_rss(MiB)": {
            "Techmap": 59.2
        },
        "exec_time(ms)": {
            "Techmap": 48.3
        },
        "techmap_time(ms)": {
            "Techmap": 1.5
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "logic element": {
            "Techmap": 2
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Longest Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Average Path": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "2",
            "Synthesis": "2"
        },
        "Estimated LUTs": {
            "Techmap": 2
        },
        "Total Node": {
            "Techmap": 2
        }
    },
    "operators/signed_1bit_sl_indexed/k6_N10_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/signed_1bit_sl_indexed/k6_N10_40nm",
            "Synthesis": "operators/signed_1bit_sl_indexed/k6_N10_40nm"
        },
        "architecture": {
            "Techmap": "k6_N10_40nm.xml",
            "Synthesis": "k6_N10_40nm.xml"
        },
        "input_blif": {
            "Techmap": "signed_1bit_sl_indexed.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "16.2%",
            "Diff": "6",
            "Techmap": "43",
            "Synthesis": "37"
        },
        "exec_time(ms)": {
            "Percent%": "-65.2%",
            "Diff": "-15",
            "Techmap": "8",
            "Synthesis": "23"
        },
        "techmap_time(ms)": {
            "Techmap": 2
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "2",
            "Synthesis": "2"
        },
        "logic element": {
            "Techmap": 3
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Longest Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Average Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Estimated LUTs": {
            "Techmap": 3
        },
        "Total Node": {
            "Techmap": 3
        }
    },
    "operators/signed_1bit_sl_indexed/k6_N10_mem32K_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/signed_1bit_sl_indexed/k6_N10_mem32K_40nm",
            "Synthesis": "operators/signed_1bit_sl_indexed/k6_N10_mem32K_40nm"
        },
        "architecture": {
            "Techmap": "k6_N10_mem32K_40nm.xml",
            "Synthesis": "k6_N10_mem32K_40nm.xml"
        },
        "input_blif": {
            "Techmap": "signed_1bit_sl_indexed.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "9.3%",
            "Diff": "5",
            "Techmap": "59",
            "Synthesis": "54"
        },
        "exec_time(ms)": {
            "Percent%": "-42.9%",
            "Diff": "-36",
            "Techmap": "48",
            "Synthesis": "84"
        },
        "techmap_time(ms)": {
            "Techmap": 1.6
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "2",
            "Synthesis": "2"
        },
        "logic element": {
            "Techmap": 3
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Longest Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Average Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Estimated LUTs": {
            "Techmap": 3
        },
        "Total Node": {
            "Techmap": 3
        }
    },
    "operators/signed_1bit_sl_wire/k6_N10_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/signed_1bit_sl_wire/k6_N10_40nm",
            "Synthesis": "operators/signed_1bit_sl_wire/k6_N10_40nm"
        },
        "architecture": {
            "Techmap": "k6_N10_40nm.xml",
            "Synthesis": "k6_N10_40nm.xml"
        },
        "input_blif": {
            "Techmap": "signed_1bit_sl_wire.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "16.2%",
            "Diff": "6",
            "Techmap": "43",
            "Synthesis": "37"
        },
        "exec_time(ms)": {
            "Percent%": "-71.4%",
            "Diff": "-20",
            "Techmap": "8",
            "Synthesis": "28"
        },
        "techmap_time(ms)": {
            "Techmap": 1.9
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "logic element": {
            "Techmap": 2
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Longest Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Average Path": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "2",
            "Synthesis": "2"
        },
        "Estimated LUTs": {
            "Techmap": 2
        },
        "Total Node": {
            "Techmap": 2
        }
    },
    "operators/signed_1bit_sl_wire/k6_N10_mem32K_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/signed_1bit_sl_wire/k6_N10_mem32K_40nm",
            "Synthesis": "operators/signed_1bit_sl_wire/k6_N10_mem32K_40nm"
        },
        "architecture": {
            "Techmap": "k6_N10_mem32K_40nm.xml",
            "Synthesis": "k6_N10_mem32K_40nm.xml"
        },
        "input_blif": {
            "Techmap": "signed_1bit_sl_wire.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "11.3%",
            "Diff": "6",
            "Techmap": "59",
            "Synthesis": "53"
        },
        "exec_time(ms)": {
            "Percent%": "-41.4%",
            "Diff": "-36",
            "Techmap": "51",
            "Synthesis": "87"
        },
        "techmap_time(ms)": {
            "Techmap": 1.5
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "logic element": {
            "Techmap": 2
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Longest Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Average Path": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "2",
            "Synthesis": "2"
        },
        "Estimated LUTs": {
            "Techmap": 2
        },
        "Total Node": {
            "Techmap": 2
        }
    },
    "operators/signed_1bit_sr_indexed/k6_N10_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/signed_1bit_sr_indexed/k6_N10_40nm",
            "Synthesis": "operators/signed_1bit_sr_indexed/k6_N10_40nm"
        },
        "architecture": {
            "Techmap": "k6_N10_40nm.xml",
            "Synthesis": "k6_N10_40nm.xml"
        },
        "input_blif": {
            "Techmap": "signed_1bit_sr_indexed.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "13.5%",
            "Diff": "5",
            "Techmap": "42",
            "Synthesis": "37"
        },
        "exec_time(ms)": {
            "Percent%": "-41.7%",
            "Diff": "-5",
            "Techmap": "7",
            "Synthesis": "12"
        },
        "techmap_time(ms)": {
            "Techmap": 1.7
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "2",
            "Synthesis": "2"
        },
        "logic element": {
            "Techmap": 3
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Longest Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Average Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Estimated LUTs": {
            "Techmap": 3
        },
        "Total Node": {
            "Techmap": 3
        }
    },
    "operators/signed_1bit_sr_indexed/k6_N10_mem32K_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/signed_1bit_sr_indexed/k6_N10_mem32K_40nm",
            "Synthesis": "operators/signed_1bit_sr_indexed/k6_N10_mem32K_40nm"
        },
        "architecture": {
            "Techmap": "k6_N10_mem32K_40nm.xml",
            "Synthesis": "k6_N10_mem32K_40nm.xml"
        },
        "input_blif": {
            "Techmap": "signed_1bit_sr_indexed.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "11.3%",
            "Diff": "6",
            "Techmap": "59",
            "Synthesis": "53"
        },
        "exec_time(ms)": {
            "Percent%": "-39.3%",
            "Diff": "-35",
            "Techmap": "54",
            "Synthesis": "89"
        },
        "techmap_time(ms)": {
            "Techmap": 1.7
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "2",
            "Synthesis": "2"
        },
        "logic element": {
            "Techmap": 3
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Longest Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Average Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Estimated LUTs": {
            "Techmap": 3
        },
        "Total Node": {
            "Techmap": 3
        }
    },
    "operators/signed_1bit_sr_wire/k6_N10_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/signed_1bit_sr_wire/k6_N10_40nm",
            "Synthesis": "operators/signed_1bit_sr_wire/k6_N10_40nm"
        },
        "architecture": {
            "Techmap": "k6_N10_40nm.xml",
            "Synthesis": "k6_N10_40nm.xml"
        },
        "input_blif": {
            "Techmap": "signed_1bit_sr_wire.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "16.2%",
            "Diff": "6",
            "Techmap": "43",
            "Synthesis": "37"
        },
        "exec_time(ms)": {
            "Percent%": "-20.0%",
            "Diff": "-2",
            "Techmap": "8",
            "Synthesis": "10"
        },
        "techmap_time(ms)": {
            "Techmap": 1.9
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "logic element": {
            "Techmap": 2
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Longest Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Average Path": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "2",
            "Synthesis": "2"
        },
        "Estimated LUTs": {
            "Techmap": 2
        },
        "Total Node": {
            "Techmap": 2
        }
    },
    "operators/signed_1bit_sr_wire/k6_N10_mem32K_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/signed_1bit_sr_wire/k6_N10_mem32K_40nm",
            "Synthesis": "operators/signed_1bit_sr_wire/k6_N10_mem32K_40nm"
        },
        "architecture": {
            "Techmap": "k6_N10_mem32K_40nm.xml",
            "Synthesis": "k6_N10_mem32K_40nm.xml"
        },
        "input_blif": {
            "Techmap": "signed_1bit_sr_wire.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "11.3%",
            "Diff": "6",
            "Techmap": "59",
            "Synthesis": "53"
        },
        "exec_time(ms)": {
            "Percent%": "-41.5%",
            "Diff": "-34",
            "Techmap": "48",
            "Synthesis": "82"
        },
        "techmap_time(ms)": {
            "Techmap": 1.5
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "logic element": {
            "Techmap": 2
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Longest Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Average Path": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "2",
            "Synthesis": "2"
        },
        "Estimated LUTs": {
            "Techmap": 2
        },
        "Total Node": {
            "Techmap": 2
        }
    },
    "operators/signed_2bits_asl_wide/k6_N10_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/signed_2bits_asl_wide/k6_N10_40nm",
            "Synthesis": "operators/signed_2bits_asl_wide/k6_N10_40nm"
        },
        "architecture": {
            "Techmap": "k6_N10_40nm.xml",
            "Synthesis": "k6_N10_40nm.xml"
        },
        "input_blif": {
            "Techmap": "signed_2bits_asl_wide.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "16.2%",
            "Diff": "6",
            "Techmap": "43",
            "Synthesis": "37"
        },
        "exec_time(ms)": {
            "Percent%": "-36.4%",
            "Diff": "-4",
            "Techmap": "7",
            "Synthesis": "11"
        },
        "techmap_time(ms)": {
            "Techmap": 1.7
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "3",
            "Synthesis": "3"
        },
        "logic element": {
            "Techmap": 5
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Longest Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Average Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Estimated LUTs": {
            "Techmap": 5
        },
        "Total Node": {
            "Techmap": 5
        }
    },
    "operators/signed_2bits_asl_wide/k6_N10_mem32K_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/signed_2bits_asl_wide/k6_N10_mem32K_40nm",
            "Synthesis": "operators/signed_2bits_asl_wide/k6_N10_mem32K_40nm"
        },
        "architecture": {
            "Techmap": "k6_N10_mem32K_40nm.xml",
            "Synthesis": "k6_N10_mem32K_40nm.xml"
        },
        "input_blif": {
            "Techmap": "signed_2bits_asl_wide.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "9.3%",
            "Diff": "5",
            "Techmap": "59",
            "Synthesis": "54"
        },
        "exec_time(ms)": {
            "Percent%": "-44.2%",
            "Diff": "-38",
            "Techmap": "48",
            "Synthesis": "86"
        },
        "techmap_time(ms)": {
            "Techmap": 1.6
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "3",
            "Synthesis": "3"
        },
        "logic element": {
            "Techmap": 5
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Longest Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Average Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Estimated LUTs": {
            "Techmap": 5
        },
        "Total Node": {
            "Techmap": 5
        }
    },
    "operators/signed_2bits_asr_wide/k6_N10_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/signed_2bits_asr_wide/k6_N10_40nm",
            "Synthesis": "operators/signed_2bits_asr_wide/k6_N10_40nm"
        },
        "architecture": {
            "Techmap": "k6_N10_40nm.xml",
            "Synthesis": "k6_N10_40nm.xml"
        },
        "input_blif": {
            "Techmap": "signed_2bits_asr_wide.blif"
        },
        "max_rss(MiB)": {
            "Techmap": 43.2
        },
        "exec_time(ms)": {
            "Techmap": 7.8
        },
        "techmap_time(ms)": {
            "Techmap": 1.7
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "3",
            "Synthesis": "3"
        },
        "logic element": {
            "Techmap": 5
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Longest Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Average Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Estimated LUTs": {
            "Techmap": 5
        },
        "Total Node": {
            "Techmap": 5
        }
    },
    "operators/signed_2bits_asr_wide/k6_N10_mem32K_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/signed_2bits_asr_wide/k6_N10_mem32K_40nm",
            "Synthesis": "operators/signed_2bits_asr_wide/k6_N10_mem32K_40nm"
        },
        "architecture": {
            "Techmap": "k6_N10_mem32K_40nm.xml",
            "Synthesis": "k6_N10_mem32K_40nm.xml"
        },
        "input_blif": {
            "Techmap": "signed_2bits_asr_wide.blif"
        },
        "max_rss(MiB)": {
            "Techmap": 59.4
        },
        "exec_time(ms)": {
            "Techmap": 49.3
        },
        "techmap_time(ms)": {
            "Techmap": 1.7
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "3",
            "Synthesis": "3"
        },
        "logic element": {
            "Techmap": 5
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Longest Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Average Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Estimated LUTs": {
            "Techmap": 5
        },
        "Total Node": {
            "Techmap": 5
        }
    },
    "operators/signed_2bits_sl_wide/k6_N10_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/signed_2bits_sl_wide/k6_N10_40nm",
            "Synthesis": "operators/signed_2bits_sl_wide/k6_N10_40nm"
        },
        "architecture": {
            "Techmap": "k6_N10_40nm.xml",
            "Synthesis": "k6_N10_40nm.xml"
        },
        "input_blif": {
            "Techmap": "signed_2bits_sl_wide.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "13.5%",
            "Diff": "5",
            "Techmap": "42",
            "Synthesis": "37"
        },
        "exec_time(ms)": {
            "Percent%": "-36.4%",
            "Diff": "-4",
            "Techmap": "7",
            "Synthesis": "11"
        },
        "techmap_time(ms)": {
            "Techmap": 1.8
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "3",
            "Synthesis": "3"
        },
        "logic element": {
            "Techmap": 5
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Longest Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Average Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Estimated LUTs": {
            "Techmap": 5
        },
        "Total Node": {
            "Techmap": 5
        }
    },
    "operators/signed_2bits_sl_wide/k6_N10_mem32K_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/signed_2bits_sl_wide/k6_N10_mem32K_40nm",
            "Synthesis": "operators/signed_2bits_sl_wide/k6_N10_mem32K_40nm"
        },
        "architecture": {
            "Techmap": "k6_N10_mem32K_40nm.xml",
            "Synthesis": "k6_N10_mem32K_40nm.xml"
        },
        "input_blif": {
            "Techmap": "signed_2bits_sl_wide.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "11.3%",
            "Diff": "6",
            "Techmap": "59",
            "Synthesis": "53"
        },
        "exec_time(ms)": {
            "Percent%": "-40.5%",
            "Diff": "-34",
            "Techmap": "50",
            "Synthesis": "84"
        },
        "techmap_time(ms)": {
            "Techmap": 1.6
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "3",
            "Synthesis": "3"
        },
        "logic element": {
            "Techmap": 5
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Longest Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Average Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Estimated LUTs": {
            "Techmap": 5
        },
        "Total Node": {
            "Techmap": 5
        }
    },
    "operators/signed_2bits_sr_wide/k6_N10_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/signed_2bits_sr_wide/k6_N10_40nm",
            "Synthesis": "operators/signed_2bits_sr_wide/k6_N10_40nm"
        },
        "architecture": {
            "Techmap": "k6_N10_40nm.xml",
            "Synthesis": "k6_N10_40nm.xml"
        },
        "input_blif": {
            "Techmap": "signed_2bits_sr_wide.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "16.2%",
            "Diff": "6",
            "Techmap": "43",
            "Synthesis": "37"
        },
        "exec_time(ms)": {
            "Percent%": "-30.0%",
            "Diff": "-3",
            "Techmap": "7",
            "Synthesis": "10"
        },
        "techmap_time(ms)": {
            "Techmap": 1.7
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "3",
            "Synthesis": "3"
        },
        "logic element": {
            "Techmap": 5
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Longest Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Average Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Estimated LUTs": {
            "Techmap": 5
        },
        "Total Node": {
            "Techmap": 5
        }
    },
    "operators/signed_2bits_sr_wide/k6_N10_mem32K_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/signed_2bits_sr_wide/k6_N10_mem32K_40nm",
            "Synthesis": "operators/signed_2bits_sr_wide/k6_N10_mem32K_40nm"
        },
        "architecture": {
            "Techmap": "k6_N10_mem32K_40nm.xml",
            "Synthesis": "k6_N10_mem32K_40nm.xml"
        },
        "input_blif": {
            "Techmap": "signed_2bits_sr_wide.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "9.3%",
            "Diff": "5",
            "Techmap": "59",
            "Synthesis": "54"
        },
        "exec_time(ms)": {
            "Percent%": "-41.7%",
            "Diff": "-35",
            "Techmap": "49",
            "Synthesis": "84"
        },
        "techmap_time(ms)": {
            "Techmap": 1.6
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "3",
            "Synthesis": "3"
        },
        "logic element": {
            "Techmap": 5
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Longest Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Average Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Estimated LUTs": {
            "Techmap": 5
        },
        "Total Node": {
            "Techmap": 5
        }
    },
    "operators/signed_64bits_asl_ultra_wide/k6_N10_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/signed_64bits_asl_ultra_wide/k6_N10_40nm",
            "Synthesis": "operators/signed_64bits_asl_ultra_wide/k6_N10_40nm"
        },
        "architecture": {
            "Techmap": "k6_N10_40nm.xml",
            "Synthesis": "k6_N10_40nm.xml"
        },
        "input_blif": {
            "Techmap": "signed_64bits_asl_ultra_wide.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "15.8%",
            "Diff": "6",
            "Techmap": "44",
            "Synthesis": "38"
        },
        "exec_time(ms)": {
            "Percent%": "-45.8%",
            "Diff": "-11",
            "Techmap": "13",
            "Synthesis": "24"
        },
        "techmap_time(ms)": {
            "Techmap": 5.1
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "65",
            "Synthesis": "65"
        },
        "logic element": {
            "Techmap": 98
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Longest Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Average Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Estimated LUTs": {
            "Techmap": 98
        },
        "Total Node": {
            "Techmap": 98
        }
    },
    "operators/signed_64bits_asl_ultra_wide/k6_N10_mem32K_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/signed_64bits_asl_ultra_wide/k6_N10_mem32K_40nm",
            "Synthesis": "operators/signed_64bits_asl_ultra_wide/k6_N10_mem32K_40nm"
        },
        "architecture": {
            "Techmap": "k6_N10_mem32K_40nm.xml",
            "Synthesis": "k6_N10_mem32K_40nm.xml"
        },
        "input_blif": {
            "Techmap": "signed_64bits_asl_ultra_wide.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "13.0%",
            "Diff": "7",
            "Techmap": "61",
            "Synthesis": "54"
        },
        "exec_time(ms)": {
            "Percent%": "-43.6%",
            "Diff": "-41",
            "Techmap": "53",
            "Synthesis": "94"
        },
        "techmap_time(ms)": {
            "Techmap": 4.9
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "65",
            "Synthesis": "65"
        },
        "logic element": {
            "Techmap": 98
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Longest Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Average Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Estimated LUTs": {
            "Techmap": 98
        },
        "Total Node": {
            "Techmap": 98
        }
    },
    "operators/signed_64bits_asr_ultra_wide/k6_N10_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/signed_64bits_asr_ultra_wide/k6_N10_40nm",
            "Synthesis": "operators/signed_64bits_asr_ultra_wide/k6_N10_40nm"
        },
        "architecture": {
            "Techmap": "k6_N10_40nm.xml",
            "Synthesis": "k6_N10_40nm.xml"
        },
        "input_blif": {
            "Techmap": "signed_64bits_asr_ultra_wide.blif"
        },
        "max_rss(MiB)": {
            "Techmap": 44.5
        },
        "exec_time(ms)": {
            "Techmap": 12.9
        },
        "techmap_time(ms)": {
            "Techmap": 5.2
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "65",
            "Synthesis": "65"
        },
        "logic element": {
            "Techmap": 98
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Longest Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Average Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Estimated LUTs": {
            "Techmap": 98
        },
        "Total Node": {
            "Techmap": 98
        }
    },
    "operators/signed_64bits_asr_ultra_wide/k6_N10_mem32K_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/signed_64bits_asr_ultra_wide/k6_N10_mem32K_40nm",
            "Synthesis": "operators/signed_64bits_asr_ultra_wide/k6_N10_mem32K_40nm"
        },
        "architecture": {
            "Techmap": "k6_N10_mem32K_40nm.xml",
            "Synthesis": "k6_N10_mem32K_40nm.xml"
        },
        "input_blif": {
            "Techmap": "signed_64bits_asr_ultra_wide.blif"
        },
        "max_rss(MiB)": {
            "Techmap": 61.4
        },
        "exec_time(ms)": {
            "Techmap": 54.1
        },
        "techmap_time(ms)": {
            "Techmap": 5.1
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "65",
            "Synthesis": "65"
        },
        "logic element": {
            "Techmap": 98
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Longest Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Average Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Estimated LUTs": {
            "Techmap": 98
        },
        "Total Node": {
            "Techmap": 98
        }
    },
    "operators/signed_64bits_sl_ultra_wide/k6_N10_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/signed_64bits_sl_ultra_wide/k6_N10_40nm",
            "Synthesis": "operators/signed_64bits_sl_ultra_wide/k6_N10_40nm"
        },
        "architecture": {
            "Techmap": "k6_N10_40nm.xml",
            "Synthesis": "k6_N10_40nm.xml"
        },
        "input_blif": {
            "Techmap": "signed_64bits_sl_ultra_wide.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "15.8%",
            "Diff": "6",
            "Techmap": "44",
            "Synthesis": "38"
        },
        "exec_time(ms)": {
            "Percent%": "-7.1%",
            "Diff": "-1",
            "Techmap": "13",
            "Synthesis": "14"
        },
        "techmap_time(ms)": {
            "Techmap": 5
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "65",
            "Synthesis": "65"
        },
        "logic element": {
            "Techmap": 98
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Longest Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Average Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Estimated LUTs": {
            "Techmap": 98
        },
        "Total Node": {
            "Techmap": 98
        }
    },
    "operators/signed_64bits_sl_ultra_wide/k6_N10_mem32K_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/signed_64bits_sl_ultra_wide/k6_N10_mem32K_40nm",
            "Synthesis": "operators/signed_64bits_sl_ultra_wide/k6_N10_mem32K_40nm"
        },
        "architecture": {
            "Techmap": "k6_N10_mem32K_40nm.xml",
            "Synthesis": "k6_N10_mem32K_40nm.xml"
        },
        "input_blif": {
            "Techmap": "signed_64bits_sl_ultra_wide.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "13.0%",
            "Diff": "7",
            "Techmap": "61",
            "Synthesis": "54"
        },
        "exec_time(ms)": {
            "Percent%": "-44.2%",
            "Diff": "-42",
            "Techmap": "53",
            "Synthesis": "95"
        },
        "techmap_time(ms)": {
            "Techmap": 5
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "65",
            "Synthesis": "65"
        },
        "logic element": {
            "Techmap": 98
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Longest Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Average Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Estimated LUTs": {
            "Techmap": 98
        },
        "Total Node": {
            "Techmap": 98
        }
    },
    "operators/signed_64bits_sr_ultra_wide/k6_N10_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/signed_64bits_sr_ultra_wide/k6_N10_40nm",
            "Synthesis": "operators/signed_64bits_sr_ultra_wide/k6_N10_40nm"
        },
        "architecture": {
            "Techmap": "k6_N10_40nm.xml",
            "Synthesis": "k6_N10_40nm.xml"
        },
        "input_blif": {
            "Techmap": "signed_64bits_sr_ultra_wide.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "15.8%",
            "Diff": "6",
            "Techmap": "44",
            "Synthesis": "38"
        },
        "exec_time(ms)": {
            "Percent%": "-20.0%",
            "Diff": "-3",
            "Techmap": "12",
            "Synthesis": "15"
        },
        "techmap_time(ms)": {
            "Techmap": 5
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "65",
            "Synthesis": "65"
        },
        "logic element": {
            "Techmap": 98
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Longest Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Average Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Estimated LUTs": {
            "Techmap": 98
        },
        "Total Node": {
            "Techmap": 98
        }
    },
    "operators/signed_64bits_sr_ultra_wide/k6_N10_mem32K_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/signed_64bits_sr_ultra_wide/k6_N10_mem32K_40nm",
            "Synthesis": "operators/signed_64bits_sr_ultra_wide/k6_N10_mem32K_40nm"
        },
        "architecture": {
            "Techmap": "k6_N10_mem32K_40nm.xml",
            "Synthesis": "k6_N10_mem32K_40nm.xml"
        },
        "input_blif": {
            "Techmap": "signed_64bits_sr_ultra_wide.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "13.0%",
            "Diff": "7",
            "Techmap": "61",
            "Synthesis": "54"
        },
        "exec_time(ms)": {
            "Percent%": "-38.6%",
            "Diff": "-34",
            "Techmap": "54",
            "Synthesis": "88"
        },
        "techmap_time(ms)": {
            "Techmap": 5
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "65",
            "Synthesis": "65"
        },
        "logic element": {
            "Techmap": 98
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Longest Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Average Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Estimated LUTs": {
            "Techmap": 98
        },
        "Total Node": {
            "Techmap": 98
        }
    },
    "operators/signed_to_unsigned/k6_N10_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/signed_to_unsigned/k6_N10_40nm",
            "Synthesis": "operators/signed_to_unsigned/k6_N10_40nm"
        },
        "architecture": {
            "Techmap": "k6_N10_40nm.xml",
            "Synthesis": "k6_N10_40nm.xml"
        },
        "input_blif": {
            "Techmap": "signed_to_unsigned.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "164.7%",
            "Diff": "28",
            "Techmap": "45",
            "Synthesis": "17"
        },
        "exec_time(ms)": {
            "Percent%": "-6.7%",
            "Diff": "-1",
            "Techmap": "14",
            "Synthesis": "15"
        },
        "techmap_time(ms)": {
            "Techmap": 6
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "128",
            "Synthesis": "128"
        },
        "logic element": {
            "Techmap": 192
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Longest Path": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "3",
            "Synthesis": "3"
        },
        "Average Path": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "3",
            "Synthesis": "3"
        },
        "Estimated LUTs": {
            "Techmap": 192
        },
        "Total Node": {
            "Percent%": "48.8%",
            "Diff": "63",
            "Techmap": "192",
            "Synthesis": "129"
        }
    },
    "operators/signed_to_unsigned/k6_N10_mem32K_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/signed_to_unsigned/k6_N10_mem32K_40nm",
            "Synthesis": "operators/signed_to_unsigned/k6_N10_mem32K_40nm"
        },
        "architecture": {
            "Techmap": "k6_N10_mem32K_40nm.xml",
            "Synthesis": "k6_N10_mem32K_40nm.xml"
        },
        "input_blif": {
            "Techmap": "signed_to_unsigned.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "134.6%",
            "Diff": "35",
            "Techmap": "61",
            "Synthesis": "26"
        },
        "exec_time(ms)": {
            "Percent%": "21.7%",
            "Diff": "10",
            "Techmap": "56",
            "Synthesis": "46"
        },
        "techmap_time(ms)": {
            "Techmap": 6.1
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "128",
            "Synthesis": "128"
        },
        "logic element": {
            "Techmap": 192
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Longest Path": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "3",
            "Synthesis": "3"
        },
        "Average Path": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "3",
            "Synthesis": "3"
        },
        "Estimated LUTs": {
            "Techmap": 192
        },
        "Total Node": {
            "Percent%": "48.8%",
            "Diff": "63",
            "Techmap": "192",
            "Synthesis": "129"
        }
    },
    "operators/signed_variable_asl_indexed/k6_N10_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/signed_variable_asl_indexed/k6_N10_40nm",
            "Synthesis": "operators/signed_variable_asl_indexed/k6_N10_40nm"
        },
        "architecture": {
            "Techmap": "k6_N10_40nm.xml",
            "Synthesis": "k6_N10_40nm.xml"
        },
        "input_blif": {
            "Techmap": "signed_variable_asl_indexed.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "24.3%",
            "Diff": "9",
            "Techmap": "46",
            "Synthesis": "37"
        },
        "exec_time(ms)": {
            "Percent%": "-9.1%",
            "Diff": "-1",
            "Techmap": "10",
            "Synthesis": "11"
        },
        "techmap_time(ms)": {
            "Techmap": 3.8
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "3",
            "Synthesis": "3"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "2",
            "Synthesis": "2"
        },
        "logic element": {
            "Percent%": "-33.3%",
            "Diff": "-4",
            "Techmap": "8",
            "Synthesis": "12"
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Longest Path": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Average Path": {
            "Percent%": "25.0%",
            "Diff": "1",
            "Techmap": "5",
            "Synthesis": "4"
        },
        "Estimated LUTs": {
            "Percent%": "-33.3%",
            "Diff": "-4",
            "Techmap": "8",
            "Synthesis": "12"
        },
        "Total Node": {
            "Percent%": "-33.3%",
            "Diff": "-4",
            "Techmap": "8",
            "Synthesis": "12"
        }
    },
    "operators/signed_variable_asl_indexed/k6_N10_mem32K_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/signed_variable_asl_indexed/k6_N10_mem32K_40nm",
            "Synthesis": "operators/signed_variable_asl_indexed/k6_N10_mem32K_40nm"
        },
        "architecture": {
            "Techmap": "k6_N10_mem32K_40nm.xml",
            "Synthesis": "k6_N10_mem32K_40nm.xml"
        },
        "input_blif": {
            "Techmap": "signed_variable_asl_indexed.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "14.8%",
            "Diff": "8",
            "Techmap": "62",
            "Synthesis": "54"
        },
        "exec_time(ms)": {
            "Percent%": "-43.3%",
            "Diff": "-39",
            "Techmap": "51",
            "Synthesis": "90"
        },
        "techmap_time(ms)": {
            "Techmap": 3.3
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "3",
            "Synthesis": "3"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "2",
            "Synthesis": "2"
        },
        "logic element": {
            "Percent%": "-33.3%",
            "Diff": "-4",
            "Techmap": "8",
            "Synthesis": "12"
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Longest Path": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Average Path": {
            "Percent%": "25.0%",
            "Diff": "1",
            "Techmap": "5",
            "Synthesis": "4"
        },
        "Estimated LUTs": {
            "Percent%": "-33.3%",
            "Diff": "-4",
            "Techmap": "8",
            "Synthesis": "12"
        },
        "Total Node": {
            "Percent%": "-33.3%",
            "Diff": "-4",
            "Techmap": "8",
            "Synthesis": "12"
        }
    },
    "operators/signed_variable_asl_int_wide/k6_N10_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/signed_variable_asl_int_wide/k6_N10_40nm",
            "Synthesis": "operators/signed_variable_asl_int_wide/k6_N10_40nm"
        },
        "architecture": {
            "Techmap": "k6_N10_40nm.xml",
            "Synthesis": "k6_N10_40nm.xml"
        },
        "input_blif": {
            "Techmap": "signed_variable_asl_int_wide.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "155.6%",
            "Diff": "98",
            "Techmap": "161",
            "Synthesis": "63"
        },
        "exec_time(ms)": {
            "Percent%": "84.1%",
            "Diff": "58",
            "Techmap": "127",
            "Synthesis": "69"
        },
        "techmap_time(ms)": {
            "Techmap": 43.1
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "37",
            "Synthesis": "37"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "32",
            "Synthesis": "32"
        },
        "logic element": {
            "Percent%": "1.0%",
            "Diff": "32",
            "Techmap": "3104",
            "Synthesis": "3072"
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Longest Path": {
            "Percent%": "2.8%",
            "Diff": "1",
            "Techmap": "37",
            "Synthesis": "36"
        },
        "Average Path": {
            "Percent%": "25.0%",
            "Diff": "1",
            "Techmap": "5",
            "Synthesis": "4"
        },
        "Estimated LUTs": {
            "Percent%": "1.0%",
            "Diff": "32",
            "Techmap": "3104",
            "Synthesis": "3072"
        },
        "Total Node": {
            "Percent%": "1.0%",
            "Diff": "32",
            "Techmap": "3104",
            "Synthesis": "3072"
        }
    },
    "operators/signed_variable_asl_int_wide/k6_N10_mem32K_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/signed_variable_asl_int_wide/k6_N10_mem32K_40nm",
            "Synthesis": "operators/signed_variable_asl_int_wide/k6_N10_mem32K_40nm"
        },
        "architecture": {
            "Techmap": "k6_N10_mem32K_40nm.xml",
            "Synthesis": "k6_N10_mem32K_40nm.xml"
        },
        "input_blif": {
            "Techmap": "signed_variable_asl_int_wide.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "125.3%",
            "Diff": "99",
            "Techmap": "178",
            "Synthesis": "79"
        },
        "exec_time(ms)": {
            "Percent%": "34.1%",
            "Diff": "42",
            "Techmap": "165",
            "Synthesis": "123"
        },
        "techmap_time(ms)": {
            "Techmap": 42
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "37",
            "Synthesis": "37"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "32",
            "Synthesis": "32"
        },
        "logic element": {
            "Percent%": "1.0%",
            "Diff": "32",
            "Techmap": "3104",
            "Synthesis": "3072"
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Longest Path": {
            "Percent%": "2.8%",
            "Diff": "1",
            "Techmap": "37",
            "Synthesis": "36"
        },
        "Average Path": {
            "Percent%": "25.0%",
            "Diff": "1",
            "Techmap": "5",
            "Synthesis": "4"
        },
        "Estimated LUTs": {
            "Percent%": "1.0%",
            "Diff": "32",
            "Techmap": "3104",
            "Synthesis": "3072"
        },
        "Total Node": {
            "Percent%": "1.0%",
            "Diff": "32",
            "Techmap": "3104",
            "Synthesis": "3072"
        }
    },
    "operators/signed_variable_asl_ultra_wide/k6_N10_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/signed_variable_asl_ultra_wide/k6_N10_40nm",
            "Synthesis": "operators/signed_variable_asl_ultra_wide/k6_N10_40nm"
        },
        "architecture": {
            "Techmap": "k6_N10_40nm.xml",
            "Synthesis": "k6_N10_40nm.xml"
        },
        "input_blif": {
            "Techmap": "signed_variable_asl_ultra_wide.blif"
        },
        "warnings": {
            "Techmap": [
                "[NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
                "[NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
            ],
            "Synthesis": [
                "signed_variable_asl_ultra_wide.v:2:2 [AST] Odin does not handle signed ports (in)",
                "signed_variable_asl_ultra_wide.v:5:1 [NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
                "signed_variable_asl_ultra_wide.v:5:1 [NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
            ]
        },
        "max_rss(MiB)": {
            "Percent%": "360.7%",
            "Diff": "808",
            "Techmap": "1032",
            "Synthesis": "224"
        },
        "exec_time(ms)": {
            "Percent%": "134.3%",
            "Diff": "388",
            "Techmap": "677",
            "Synthesis": "289"
        },
        "techmap_time(ms)": {
            "Techmap": 180.3
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "72",
            "Synthesis": "72"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "65",
            "Synthesis": "65"
        },
        "logic element": {
            "Percent%": "0.5%",
            "Diff": "65",
            "Techmap": "12740",
            "Synthesis": "12675"
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Longest Path": {
            "Percent%": "1.4%",
            "Diff": "1",
            "Techmap": "70",
            "Synthesis": "69"
        },
        "Average Path": {
            "Percent%": "20.0%",
            "Diff": "1",
            "Techmap": "6",
            "Synthesis": "5"
        },
        "Estimated LUTs": {
            "Percent%": "0.5%",
            "Diff": "65",
            "Techmap": "12740",
            "Synthesis": "12675"
        },
        "Total Node": {
            "Percent%": "0.5%",
            "Diff": "65",
            "Techmap": "12740",
            "Synthesis": "12675"
        }
    },
    "operators/signed_variable_asl_ultra_wide/k6_N10_mem32K_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/signed_variable_asl_ultra_wide/k6_N10_mem32K_40nm",
            "Synthesis": "operators/signed_variable_asl_ultra_wide/k6_N10_mem32K_40nm"
        },
        "architecture": {
            "Techmap": "k6_N10_mem32K_40nm.xml",
            "Synthesis": "k6_N10_mem32K_40nm.xml"
        },
        "input_blif": {
            "Techmap": "signed_variable_asl_ultra_wide.blif"
        },
        "warnings": {
            "Techmap": [
                "[NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
                "[NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
            ],
            "Synthesis": [
                "signed_variable_asl_ultra_wide.v:2:2 [AST] Odin does not handle signed ports (in)",
                "signed_variable_asl_ultra_wide.v:5:1 [NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
                "signed_variable_asl_ultra_wide.v:5:1 [NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
            ]
        },
        "max_rss(MiB)": {
            "Percent%": "335.4%",
            "Diff": "805",
            "Techmap": "1045",
            "Synthesis": "240"
        },
        "exec_time(ms)": {
            "Percent%": "100.8%",
            "Diff": "361",
            "Techmap": "719",
            "Synthesis": "358"
        },
        "techmap_time(ms)": {
            "Techmap": 184.1
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "72",
            "Synthesis": "72"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "65",
            "Synthesis": "65"
        },
        "logic element": {
            "Percent%": "0.5%",
            "Diff": "65",
            "Techmap": "12740",
            "Synthesis": "12675"
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Longest Path": {
            "Percent%": "1.4%",
            "Diff": "1",
            "Techmap": "70",
            "Synthesis": "69"
        },
        "Average Path": {
            "Percent%": "20.0%",
            "Diff": "1",
            "Techmap": "6",
            "Synthesis": "5"
        },
        "Estimated LUTs": {
            "Percent%": "0.5%",
            "Diff": "65",
            "Techmap": "12740",
            "Synthesis": "12675"
        },
        "Total Node": {
            "Percent%": "0.5%",
            "Diff": "65",
            "Techmap": "12740",
            "Synthesis": "12675"
        }
    },
    "operators/signed_variable_asl_wide/k6_N10_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/signed_variable_asl_wide/k6_N10_40nm",
            "Synthesis": "operators/signed_variable_asl_wide/k6_N10_40nm"
        },
        "architecture": {
            "Techmap": "k6_N10_40nm.xml",
            "Synthesis": "k6_N10_40nm.xml"
        },
        "input_blif": {
            "Techmap": "signed_variable_asl_wide.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "27.0%",
            "Diff": "10",
            "Techmap": "47",
            "Synthesis": "37"
        },
        "exec_time(ms)": {
            "Percent%": "-8.3%",
            "Diff": "-1",
            "Techmap": "11",
            "Synthesis": "12"
        },
        "techmap_time(ms)": {
            "Techmap": 4.1
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "5",
            "Synthesis": "5"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "3",
            "Synthesis": "3"
        },
        "logic element": {
            "Percent%": "11.1%",
            "Diff": "3",
            "Techmap": "30",
            "Synthesis": "27"
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Longest Path": {
            "Percent%": "14.3%",
            "Diff": "1",
            "Techmap": "8",
            "Synthesis": "7"
        },
        "Average Path": {
            "Percent%": "25.0%",
            "Diff": "1",
            "Techmap": "5",
            "Synthesis": "4"
        },
        "Estimated LUTs": {
            "Percent%": "11.1%",
            "Diff": "3",
            "Techmap": "30",
            "Synthesis": "27"
        },
        "Total Node": {
            "Percent%": "11.1%",
            "Diff": "3",
            "Techmap": "30",
            "Synthesis": "27"
        }
    },
    "operators/signed_variable_asl_wide/k6_N10_mem32K_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/signed_variable_asl_wide/k6_N10_mem32K_40nm",
            "Synthesis": "operators/signed_variable_asl_wide/k6_N10_mem32K_40nm"
        },
        "architecture": {
            "Techmap": "k6_N10_mem32K_40nm.xml",
            "Synthesis": "k6_N10_mem32K_40nm.xml"
        },
        "input_blif": {
            "Techmap": "signed_variable_asl_wide.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "16.7%",
            "Diff": "9",
            "Techmap": "63",
            "Synthesis": "54"
        },
        "exec_time(ms)": {
            "Percent%": "-41.1%",
            "Diff": "-37",
            "Techmap": "53",
            "Synthesis": "90"
        },
        "techmap_time(ms)": {
            "Techmap": 4
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "5",
            "Synthesis": "5"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "3",
            "Synthesis": "3"
        },
        "logic element": {
            "Percent%": "11.1%",
            "Diff": "3",
            "Techmap": "30",
            "Synthesis": "27"
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Longest Path": {
            "Percent%": "14.3%",
            "Diff": "1",
            "Techmap": "8",
            "Synthesis": "7"
        },
        "Average Path": {
            "Percent%": "25.0%",
            "Diff": "1",
            "Techmap": "5",
            "Synthesis": "4"
        },
        "Estimated LUTs": {
            "Percent%": "11.1%",
            "Diff": "3",
            "Techmap": "30",
            "Synthesis": "27"
        },
        "Total Node": {
            "Percent%": "11.1%",
            "Diff": "3",
            "Techmap": "30",
            "Synthesis": "27"
        }
    },
    "operators/signed_variable_asl_wire/k6_N10_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/signed_variable_asl_wire/k6_N10_40nm",
            "Synthesis": "operators/signed_variable_asl_wire/k6_N10_40nm"
        },
        "architecture": {
            "Techmap": "k6_N10_40nm.xml",
            "Synthesis": "k6_N10_40nm.xml"
        },
        "input_blif": {
            "Techmap": "signed_variable_asl_wire.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "24.3%",
            "Diff": "9",
            "Techmap": "46",
            "Synthesis": "37"
        },
        "exec_time(ms)": {
            "Percent%": "-18.2%",
            "Diff": "-2",
            "Techmap": "9",
            "Synthesis": "11"
        },
        "techmap_time(ms)": {
            "Techmap": 3.2
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "2",
            "Synthesis": "2"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "logic element": {
            "Percent%": "33.3%",
            "Diff": "1",
            "Techmap": "4",
            "Synthesis": "3"
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Longest Path": {
            "Percent%": "20.0%",
            "Diff": "1",
            "Techmap": "6",
            "Synthesis": "5"
        },
        "Average Path": {
            "Percent%": "25.0%",
            "Diff": "1",
            "Techmap": "5",
            "Synthesis": "4"
        },
        "Estimated LUTs": {
            "Percent%": "33.3%",
            "Diff": "1",
            "Techmap": "4",
            "Synthesis": "3"
        },
        "Total Node": {
            "Percent%": "33.3%",
            "Diff": "1",
            "Techmap": "4",
            "Synthesis": "3"
        }
    },
    "operators/signed_variable_asl_wire/k6_N10_mem32K_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/signed_variable_asl_wire/k6_N10_mem32K_40nm",
            "Synthesis": "operators/signed_variable_asl_wire/k6_N10_mem32K_40nm"
        },
        "architecture": {
            "Techmap": "k6_N10_mem32K_40nm.xml",
            "Synthesis": "k6_N10_mem32K_40nm.xml"
        },
        "input_blif": {
            "Techmap": "signed_variable_asl_wire.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "17.0%",
            "Diff": "9",
            "Techmap": "62",
            "Synthesis": "53"
        },
        "exec_time(ms)": {
            "Percent%": "-40.5%",
            "Diff": "-34",
            "Techmap": "50",
            "Synthesis": "84"
        },
        "techmap_time(ms)": {
            "Techmap": 3
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "2",
            "Synthesis": "2"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "logic element": {
            "Percent%": "33.3%",
            "Diff": "1",
            "Techmap": "4",
            "Synthesis": "3"
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Longest Path": {
            "Percent%": "20.0%",
            "Diff": "1",
            "Techmap": "6",
            "Synthesis": "5"
        },
        "Average Path": {
            "Percent%": "25.0%",
            "Diff": "1",
            "Techmap": "5",
            "Synthesis": "4"
        },
        "Estimated LUTs": {
            "Percent%": "33.3%",
            "Diff": "1",
            "Techmap": "4",
            "Synthesis": "3"
        },
        "Total Node": {
            "Percent%": "33.3%",
            "Diff": "1",
            "Techmap": "4",
            "Synthesis": "3"
        }
    },
    "operators/signed_variable_asr_indexed/k6_N10_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/signed_variable_asr_indexed/k6_N10_40nm",
            "Synthesis": "operators/signed_variable_asr_indexed/k6_N10_40nm"
        },
        "architecture": {
            "Techmap": "k6_N10_40nm.xml",
            "Synthesis": "k6_N10_40nm.xml"
        },
        "input_blif": {
            "Techmap": "signed_variable_asr_indexed.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "24.3%",
            "Diff": "9",
            "Techmap": "46",
            "Synthesis": "37"
        },
        "exec_time(ms)": {
            "Percent%": "-25.0%",
            "Diff": "-3",
            "Techmap": "9",
            "Synthesis": "12"
        },
        "techmap_time(ms)": {
            "Techmap": 3.5
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "3",
            "Synthesis": "3"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "2",
            "Synthesis": "2"
        },
        "logic element": {
            "Percent%": "33.3%",
            "Diff": "2",
            "Techmap": "8",
            "Synthesis": "6"
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Longest Path": {
            "Percent%": "20.0%",
            "Diff": "1",
            "Techmap": "6",
            "Synthesis": "5"
        },
        "Average Path": {
            "Percent%": "25.0%",
            "Diff": "1",
            "Techmap": "5",
            "Synthesis": "4"
        },
        "Estimated LUTs": {
            "Percent%": "33.3%",
            "Diff": "2",
            "Techmap": "8",
            "Synthesis": "6"
        },
        "Total Node": {
            "Percent%": "33.3%",
            "Diff": "2",
            "Techmap": "8",
            "Synthesis": "6"
        }
    },
    "operators/signed_variable_asr_indexed/k6_N10_mem32K_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/signed_variable_asr_indexed/k6_N10_mem32K_40nm",
            "Synthesis": "operators/signed_variable_asr_indexed/k6_N10_mem32K_40nm"
        },
        "architecture": {
            "Techmap": "k6_N10_mem32K_40nm.xml",
            "Synthesis": "k6_N10_mem32K_40nm.xml"
        },
        "input_blif": {
            "Techmap": "signed_variable_asr_indexed.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "17.0%",
            "Diff": "9",
            "Techmap": "62",
            "Synthesis": "53"
        },
        "exec_time(ms)": {
            "Percent%": "-21.5%",
            "Diff": "-14",
            "Techmap": "51",
            "Synthesis": "65"
        },
        "techmap_time(ms)": {
            "Techmap": 3.4
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "3",
            "Synthesis": "3"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "2",
            "Synthesis": "2"
        },
        "logic element": {
            "Percent%": "33.3%",
            "Diff": "2",
            "Techmap": "8",
            "Synthesis": "6"
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Longest Path": {
            "Percent%": "20.0%",
            "Diff": "1",
            "Techmap": "6",
            "Synthesis": "5"
        },
        "Average Path": {
            "Percent%": "25.0%",
            "Diff": "1",
            "Techmap": "5",
            "Synthesis": "4"
        },
        "Estimated LUTs": {
            "Percent%": "33.3%",
            "Diff": "2",
            "Techmap": "8",
            "Synthesis": "6"
        },
        "Total Node": {
            "Percent%": "33.3%",
            "Diff": "2",
            "Techmap": "8",
            "Synthesis": "6"
        }
    },
    "operators/signed_variable_asr_int_wide/k6_N10_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/signed_variable_asr_int_wide/k6_N10_40nm",
            "Synthesis": "operators/signed_variable_asr_int_wide/k6_N10_40nm"
        },
        "architecture": {
            "Techmap": "k6_N10_40nm.xml",
            "Synthesis": "k6_N10_40nm.xml"
        },
        "input_blif": {
            "Techmap": "signed_variable_asr_int_wide.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "157.1%",
            "Diff": "99",
            "Techmap": "162",
            "Synthesis": "63"
        },
        "exec_time(ms)": {
            "Percent%": "91.0%",
            "Diff": "61",
            "Techmap": "128",
            "Synthesis": "67"
        },
        "techmap_time(ms)": {
            "Techmap": 43.5
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "37",
            "Synthesis": "37"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "32",
            "Synthesis": "32"
        },
        "logic element": {
            "Percent%": "1.0%",
            "Diff": "32",
            "Techmap": "3104",
            "Synthesis": "3072"
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Longest Path": {
            "Percent%": "2.8%",
            "Diff": "1",
            "Techmap": "37",
            "Synthesis": "36"
        },
        "Average Path": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "5",
            "Synthesis": "5"
        },
        "Estimated LUTs": {
            "Percent%": "1.0%",
            "Diff": "32",
            "Techmap": "3104",
            "Synthesis": "3072"
        },
        "Total Node": {
            "Percent%": "1.0%",
            "Diff": "32",
            "Techmap": "3104",
            "Synthesis": "3072"
        }
    },
    "operators/signed_variable_asr_int_wide/k6_N10_mem32K_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/signed_variable_asr_int_wide/k6_N10_mem32K_40nm",
            "Synthesis": "operators/signed_variable_asr_int_wide/k6_N10_mem32K_40nm"
        },
        "architecture": {
            "Techmap": "k6_N10_mem32K_40nm.xml",
            "Synthesis": "k6_N10_mem32K_40nm.xml"
        },
        "input_blif": {
            "Techmap": "signed_variable_asr_int_wide.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "125.3%",
            "Diff": "99",
            "Techmap": "178",
            "Synthesis": "79"
        },
        "exec_time(ms)": {
            "Percent%": "18.9%",
            "Diff": "27",
            "Techmap": "170",
            "Synthesis": "143"
        },
        "techmap_time(ms)": {
            "Techmap": 43.8
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "37",
            "Synthesis": "37"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "32",
            "Synthesis": "32"
        },
        "logic element": {
            "Percent%": "1.0%",
            "Diff": "32",
            "Techmap": "3104",
            "Synthesis": "3072"
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Longest Path": {
            "Percent%": "2.8%",
            "Diff": "1",
            "Techmap": "37",
            "Synthesis": "36"
        },
        "Average Path": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "5",
            "Synthesis": "5"
        },
        "Estimated LUTs": {
            "Percent%": "1.0%",
            "Diff": "32",
            "Techmap": "3104",
            "Synthesis": "3072"
        },
        "Total Node": {
            "Percent%": "1.0%",
            "Diff": "32",
            "Techmap": "3104",
            "Synthesis": "3072"
        }
    },
    "operators/signed_variable_asr_ultra_wide/k6_N10_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/signed_variable_asr_ultra_wide/k6_N10_40nm",
            "Synthesis": "operators/signed_variable_asr_ultra_wide/k6_N10_40nm"
        },
        "architecture": {
            "Techmap": "k6_N10_40nm.xml",
            "Synthesis": "k6_N10_40nm.xml"
        },
        "input_blif": {
            "Techmap": "signed_variable_asr_ultra_wide.blif"
        },
        "warnings": {
            "Techmap": [
                "[NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
                "[NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
            ],
            "Synthesis": [
                "signed_variable_asr_ultra_wide.v:2:2 [AST] Odin does not handle signed ports (in)",
                "signed_variable_asr_ultra_wide.v:5:1 [NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
                "signed_variable_asr_ultra_wide.v:5:1 [NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
            ]
        },
        "max_rss(MiB)": {
            "Percent%": "360.7%",
            "Diff": "808",
            "Techmap": "1032",
            "Synthesis": "224"
        },
        "exec_time(ms)": {
            "Percent%": "135.4%",
            "Diff": "390",
            "Techmap": "678",
            "Synthesis": "288"
        },
        "techmap_time(ms)": {
            "Techmap": 183.7
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "72",
            "Synthesis": "72"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "65",
            "Synthesis": "65"
        },
        "logic element": {
            "Percent%": "0.5%",
            "Diff": "65",
            "Techmap": "12740",
            "Synthesis": "12675"
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Longest Path": {
            "Percent%": "1.4%",
            "Diff": "1",
            "Techmap": "70",
            "Synthesis": "69"
        },
        "Average Path": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Estimated LUTs": {
            "Percent%": "0.5%",
            "Diff": "65",
            "Techmap": "12740",
            "Synthesis": "12675"
        },
        "Total Node": {
            "Percent%": "0.5%",
            "Diff": "65",
            "Techmap": "12740",
            "Synthesis": "12675"
        }
    },
    "operators/signed_variable_asr_ultra_wide/k6_N10_mem32K_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/signed_variable_asr_ultra_wide/k6_N10_mem32K_40nm",
            "Synthesis": "operators/signed_variable_asr_ultra_wide/k6_N10_mem32K_40nm"
        },
        "architecture": {
            "Techmap": "k6_N10_mem32K_40nm.xml",
            "Synthesis": "k6_N10_mem32K_40nm.xml"
        },
        "input_blif": {
            "Techmap": "signed_variable_asr_ultra_wide.blif"
        },
        "warnings": {
            "Techmap": [
                "[NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
                "[NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
            ],
            "Synthesis": [
                "signed_variable_asr_ultra_wide.v:2:2 [AST] Odin does not handle signed ports (in)",
                "signed_variable_asr_ultra_wide.v:5:1 [NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
                "signed_variable_asr_ultra_wide.v:5:1 [NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
            ]
        },
        "max_rss(MiB)": {
            "Percent%": "335.4%",
            "Diff": "805",
            "Techmap": "1045",
            "Synthesis": "240"
        },
        "exec_time(ms)": {
            "Percent%": "100.8%",
            "Diff": "363",
            "Techmap": "723",
            "Synthesis": "360"
        },
        "techmap_time(ms)": {
            "Techmap": 187.7
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "72",
            "Synthesis": "72"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "65",
            "Synthesis": "65"
        },
        "logic element": {
            "Percent%": "0.5%",
            "Diff": "65",
            "Techmap": "12740",
            "Synthesis": "12675"
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Longest Path": {
            "Percent%": "1.4%",
            "Diff": "1",
            "Techmap": "70",
            "Synthesis": "69"
        },
        "Average Path": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Estimated LUTs": {
            "Percent%": "0.5%",
            "Diff": "65",
            "Techmap": "12740",
            "Synthesis": "12675"
        },
        "Total Node": {
            "Percent%": "0.5%",
            "Diff": "65",
            "Techmap": "12740",
            "Synthesis": "12675"
        }
    },
    "operators/signed_variable_asr_wide/k6_N10_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/signed_variable_asr_wide/k6_N10_40nm",
            "Synthesis": "operators/signed_variable_asr_wide/k6_N10_40nm"
        },
        "architecture": {
            "Techmap": "k6_N10_40nm.xml",
            "Synthesis": "k6_N10_40nm.xml"
        },
        "input_blif": {
            "Techmap": "signed_variable_asr_wide.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "27.0%",
            "Diff": "10",
            "Techmap": "47",
            "Synthesis": "37"
        },
        "exec_time(ms)": {
            "Percent%": "-9.1%",
            "Diff": "-1",
            "Techmap": "10",
            "Synthesis": "11"
        },
        "techmap_time(ms)": {
            "Techmap": 4.2
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "5",
            "Synthesis": "5"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "3",
            "Synthesis": "3"
        },
        "logic element": {
            "Percent%": "11.1%",
            "Diff": "3",
            "Techmap": "30",
            "Synthesis": "27"
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Longest Path": {
            "Percent%": "14.3%",
            "Diff": "1",
            "Techmap": "8",
            "Synthesis": "7"
        },
        "Average Path": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "5",
            "Synthesis": "5"
        },
        "Estimated LUTs": {
            "Percent%": "11.1%",
            "Diff": "3",
            "Techmap": "30",
            "Synthesis": "27"
        },
        "Total Node": {
            "Percent%": "11.1%",
            "Diff": "3",
            "Techmap": "30",
            "Synthesis": "27"
        }
    },
    "operators/signed_variable_asr_wide/k6_N10_mem32K_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/signed_variable_asr_wide/k6_N10_mem32K_40nm",
            "Synthesis": "operators/signed_variable_asr_wide/k6_N10_mem32K_40nm"
        },
        "architecture": {
            "Techmap": "k6_N10_mem32K_40nm.xml",
            "Synthesis": "k6_N10_mem32K_40nm.xml"
        },
        "input_blif": {
            "Techmap": "signed_variable_asr_wide.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "16.7%",
            "Diff": "9",
            "Techmap": "63",
            "Synthesis": "54"
        },
        "exec_time(ms)": {
            "Percent%": "-37.3%",
            "Diff": "-31",
            "Techmap": "52",
            "Synthesis": "83"
        },
        "techmap_time(ms)": {
            "Techmap": 4
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "5",
            "Synthesis": "5"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "3",
            "Synthesis": "3"
        },
        "logic element": {
            "Percent%": "11.1%",
            "Diff": "3",
            "Techmap": "30",
            "Synthesis": "27"
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Longest Path": {
            "Percent%": "14.3%",
            "Diff": "1",
            "Techmap": "8",
            "Synthesis": "7"
        },
        "Average Path": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "5",
            "Synthesis": "5"
        },
        "Estimated LUTs": {
            "Percent%": "11.1%",
            "Diff": "3",
            "Techmap": "30",
            "Synthesis": "27"
        },
        "Total Node": {
            "Percent%": "11.1%",
            "Diff": "3",
            "Techmap": "30",
            "Synthesis": "27"
        }
    },
    "operators/signed_variable_asr_wire/k6_N10_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/signed_variable_asr_wire/k6_N10_40nm",
            "Synthesis": "operators/signed_variable_asr_wire/k6_N10_40nm"
        },
        "architecture": {
            "Techmap": "k6_N10_40nm.xml",
            "Synthesis": "k6_N10_40nm.xml"
        },
        "input_blif": {
            "Techmap": "signed_variable_asr_wire.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "21.6%",
            "Diff": "8",
            "Techmap": "45",
            "Synthesis": "37"
        },
        "exec_time(ms)": {
            "Percent%": "-25.0%",
            "Diff": "-3",
            "Techmap": "9",
            "Synthesis": "12"
        },
        "techmap_time(ms)": {
            "Techmap": 3.2
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "2",
            "Synthesis": "2"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "logic element": {
            "Percent%": "33.3%",
            "Diff": "1",
            "Techmap": "4",
            "Synthesis": "3"
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Longest Path": {
            "Percent%": "20.0%",
            "Diff": "1",
            "Techmap": "6",
            "Synthesis": "5"
        },
        "Average Path": {
            "Percent%": "25.0%",
            "Diff": "1",
            "Techmap": "5",
            "Synthesis": "4"
        },
        "Estimated LUTs": {
            "Percent%": "33.3%",
            "Diff": "1",
            "Techmap": "4",
            "Synthesis": "3"
        },
        "Total Node": {
            "Percent%": "33.3%",
            "Diff": "1",
            "Techmap": "4",
            "Synthesis": "3"
        }
    },
    "operators/signed_variable_asr_wire/k6_N10_mem32K_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/signed_variable_asr_wire/k6_N10_mem32K_40nm",
            "Synthesis": "operators/signed_variable_asr_wire/k6_N10_mem32K_40nm"
        },
        "architecture": {
            "Techmap": "k6_N10_mem32K_40nm.xml",
            "Synthesis": "k6_N10_mem32K_40nm.xml"
        },
        "input_blif": {
            "Techmap": "signed_variable_asr_wire.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "17.0%",
            "Diff": "9",
            "Techmap": "62",
            "Synthesis": "53"
        },
        "exec_time(ms)": {
            "Percent%": "-39.8%",
            "Diff": "-33",
            "Techmap": "50",
            "Synthesis": "83"
        },
        "techmap_time(ms)": {
            "Techmap": 3.1
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "2",
            "Synthesis": "2"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "logic element": {
            "Percent%": "33.3%",
            "Diff": "1",
            "Techmap": "4",
            "Synthesis": "3"
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Longest Path": {
            "Percent%": "20.0%",
            "Diff": "1",
            "Techmap": "6",
            "Synthesis": "5"
        },
        "Average Path": {
            "Percent%": "25.0%",
            "Diff": "1",
            "Techmap": "5",
            "Synthesis": "4"
        },
        "Estimated LUTs": {
            "Percent%": "33.3%",
            "Diff": "1",
            "Techmap": "4",
            "Synthesis": "3"
        },
        "Total Node": {
            "Percent%": "33.3%",
            "Diff": "1",
            "Techmap": "4",
            "Synthesis": "3"
        }
    },
    "operators/signed_variable_sl_indexed/k6_N10_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/signed_variable_sl_indexed/k6_N10_40nm",
            "Synthesis": "operators/signed_variable_sl_indexed/k6_N10_40nm"
        },
        "architecture": {
            "Techmap": "k6_N10_40nm.xml",
            "Synthesis": "k6_N10_40nm.xml"
        },
        "input_blif": {
            "Techmap": "signed_variable_sl_indexed.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "24.3%",
            "Diff": "9",
            "Techmap": "46",
            "Synthesis": "37"
        },
        "exec_time(ms)": {
            "Percent%": "-16.7%",
            "Diff": "-2",
            "Techmap": "10",
            "Synthesis": "12"
        },
        "techmap_time(ms)": {
            "Techmap": 3.7
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "3",
            "Synthesis": "3"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "2",
            "Synthesis": "2"
        },
        "logic element": {
            "Percent%": "-33.3%",
            "Diff": "-4",
            "Techmap": "8",
            "Synthesis": "12"
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Longest Path": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Average Path": {
            "Percent%": "25.0%",
            "Diff": "1",
            "Techmap": "5",
            "Synthesis": "4"
        },
        "Estimated LUTs": {
            "Percent%": "-33.3%",
            "Diff": "-4",
            "Techmap": "8",
            "Synthesis": "12"
        },
        "Total Node": {
            "Percent%": "-33.3%",
            "Diff": "-4",
            "Techmap": "8",
            "Synthesis": "12"
        }
    },
    "operators/signed_variable_sl_indexed/k6_N10_mem32K_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/signed_variable_sl_indexed/k6_N10_mem32K_40nm",
            "Synthesis": "operators/signed_variable_sl_indexed/k6_N10_mem32K_40nm"
        },
        "architecture": {
            "Techmap": "k6_N10_mem32K_40nm.xml",
            "Synthesis": "k6_N10_mem32K_40nm.xml"
        },
        "input_blif": {
            "Techmap": "signed_variable_sl_indexed.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "14.8%",
            "Diff": "8",
            "Techmap": "62",
            "Synthesis": "54"
        },
        "exec_time(ms)": {
            "Percent%": "-35.8%",
            "Diff": "-29",
            "Techmap": "52",
            "Synthesis": "81"
        },
        "techmap_time(ms)": {
            "Techmap": 3.5
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "3",
            "Synthesis": "3"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "2",
            "Synthesis": "2"
        },
        "logic element": {
            "Percent%": "-33.3%",
            "Diff": "-4",
            "Techmap": "8",
            "Synthesis": "12"
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Longest Path": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Average Path": {
            "Percent%": "25.0%",
            "Diff": "1",
            "Techmap": "5",
            "Synthesis": "4"
        },
        "Estimated LUTs": {
            "Percent%": "-33.3%",
            "Diff": "-4",
            "Techmap": "8",
            "Synthesis": "12"
        },
        "Total Node": {
            "Percent%": "-33.3%",
            "Diff": "-4",
            "Techmap": "8",
            "Synthesis": "12"
        }
    },
    "operators/signed_variable_sl_int_wide/k6_N10_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/signed_variable_sl_int_wide/k6_N10_40nm",
            "Synthesis": "operators/signed_variable_sl_int_wide/k6_N10_40nm"
        },
        "architecture": {
            "Techmap": "k6_N10_40nm.xml",
            "Synthesis": "k6_N10_40nm.xml"
        },
        "input_blif": {
            "Techmap": "signed_variable_sl_int_wide.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "155.6%",
            "Diff": "98",
            "Techmap": "161",
            "Synthesis": "63"
        },
        "exec_time(ms)": {
            "Percent%": "110.3%",
            "Diff": "64",
            "Techmap": "122",
            "Synthesis": "58"
        },
        "techmap_time(ms)": {
            "Techmap": 41.4
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "37",
            "Synthesis": "37"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "32",
            "Synthesis": "32"
        },
        "logic element": {
            "Percent%": "1.0%",
            "Diff": "32",
            "Techmap": "3104",
            "Synthesis": "3072"
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Longest Path": {
            "Percent%": "2.8%",
            "Diff": "1",
            "Techmap": "37",
            "Synthesis": "36"
        },
        "Average Path": {
            "Percent%": "25.0%",
            "Diff": "1",
            "Techmap": "5",
            "Synthesis": "4"
        },
        "Estimated LUTs": {
            "Percent%": "1.0%",
            "Diff": "32",
            "Techmap": "3104",
            "Synthesis": "3072"
        },
        "Total Node": {
            "Percent%": "1.0%",
            "Diff": "32",
            "Techmap": "3104",
            "Synthesis": "3072"
        }
    },
    "operators/signed_variable_sl_int_wide/k6_N10_mem32K_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/signed_variable_sl_int_wide/k6_N10_mem32K_40nm",
            "Synthesis": "operators/signed_variable_sl_int_wide/k6_N10_mem32K_40nm"
        },
        "architecture": {
            "Techmap": "k6_N10_mem32K_40nm.xml",
            "Synthesis": "k6_N10_mem32K_40nm.xml"
        },
        "input_blif": {
            "Techmap": "signed_variable_sl_int_wide.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "125.3%",
            "Diff": "99",
            "Techmap": "178",
            "Synthesis": "79"
        },
        "exec_time(ms)": {
            "Percent%": "23.9%",
            "Diff": "33",
            "Techmap": "171",
            "Synthesis": "138"
        },
        "techmap_time(ms)": {
            "Techmap": 45.6
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "37",
            "Synthesis": "37"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "32",
            "Synthesis": "32"
        },
        "logic element": {
            "Percent%": "1.0%",
            "Diff": "32",
            "Techmap": "3104",
            "Synthesis": "3072"
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Longest Path": {
            "Percent%": "2.8%",
            "Diff": "1",
            "Techmap": "37",
            "Synthesis": "36"
        },
        "Average Path": {
            "Percent%": "25.0%",
            "Diff": "1",
            "Techmap": "5",
            "Synthesis": "4"
        },
        "Estimated LUTs": {
            "Percent%": "1.0%",
            "Diff": "32",
            "Techmap": "3104",
            "Synthesis": "3072"
        },
        "Total Node": {
            "Percent%": "1.0%",
            "Diff": "32",
            "Techmap": "3104",
            "Synthesis": "3072"
        }
    },
    "operators/signed_variable_sl_ultra_wide/k6_N10_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/signed_variable_sl_ultra_wide/k6_N10_40nm",
            "Synthesis": "operators/signed_variable_sl_ultra_wide/k6_N10_40nm"
        },
        "architecture": {
            "Techmap": "k6_N10_40nm.xml",
            "Synthesis": "k6_N10_40nm.xml"
        },
        "input_blif": {
            "Techmap": "signed_variable_sl_ultra_wide.blif"
        },
        "warnings": {
            "Techmap": [
                "[NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
                "[NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
            ],
            "Synthesis": [
                "signed_variable_sl_ultra_wide.v:2:2 [AST] Odin does not handle signed ports (in)",
                "signed_variable_sl_ultra_wide.v:5:1 [NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
                "signed_variable_sl_ultra_wide.v:5:1 [NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
            ]
        },
        "max_rss(MiB)": {
            "Percent%": "360.7%",
            "Diff": "808",
            "Techmap": "1032",
            "Synthesis": "224"
        },
        "exec_time(ms)": {
            "Percent%": "137.8%",
            "Diff": "394",
            "Techmap": "680",
            "Synthesis": "286"
        },
        "techmap_time(ms)": {
            "Techmap": 188.4
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "72",
            "Synthesis": "72"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "65",
            "Synthesis": "65"
        },
        "logic element": {
            "Percent%": "0.5%",
            "Diff": "65",
            "Techmap": "12740",
            "Synthesis": "12675"
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Longest Path": {
            "Percent%": "1.4%",
            "Diff": "1",
            "Techmap": "70",
            "Synthesis": "69"
        },
        "Average Path": {
            "Percent%": "20.0%",
            "Diff": "1",
            "Techmap": "6",
            "Synthesis": "5"
        },
        "Estimated LUTs": {
            "Percent%": "0.5%",
            "Diff": "65",
            "Techmap": "12740",
            "Synthesis": "12675"
        },
        "Total Node": {
            "Percent%": "0.5%",
            "Diff": "65",
            "Techmap": "12740",
            "Synthesis": "12675"
        }
    },
    "operators/signed_variable_sl_ultra_wide/k6_N10_mem32K_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/signed_variable_sl_ultra_wide/k6_N10_mem32K_40nm",
            "Synthesis": "operators/signed_variable_sl_ultra_wide/k6_N10_mem32K_40nm"
        },
        "architecture": {
            "Techmap": "k6_N10_mem32K_40nm.xml",
            "Synthesis": "k6_N10_mem32K_40nm.xml"
        },
        "input_blif": {
            "Techmap": "signed_variable_sl_ultra_wide.blif"
        },
        "warnings": {
            "Techmap": [
                "[NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
                "[NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
            ],
            "Synthesis": [
                "signed_variable_sl_ultra_wide.v:2:2 [AST] Odin does not handle signed ports (in)",
                "signed_variable_sl_ultra_wide.v:5:1 [NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
                "signed_variable_sl_ultra_wide.v:5:1 [NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
            ]
        },
        "max_rss(MiB)": {
            "Percent%": "334.4%",
            "Diff": "806",
            "Techmap": "1047",
            "Synthesis": "241"
        },
        "exec_time(ms)": {
            "Percent%": "109.6%",
            "Diff": "378",
            "Techmap": "723",
            "Synthesis": "345"
        },
        "techmap_time(ms)": {
            "Techmap": 185
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "72",
            "Synthesis": "72"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "65",
            "Synthesis": "65"
        },
        "logic element": {
            "Percent%": "0.5%",
            "Diff": "65",
            "Techmap": "12740",
            "Synthesis": "12675"
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Longest Path": {
            "Percent%": "1.4%",
            "Diff": "1",
            "Techmap": "70",
            "Synthesis": "69"
        },
        "Average Path": {
            "Percent%": "20.0%",
            "Diff": "1",
            "Techmap": "6",
            "Synthesis": "5"
        },
        "Estimated LUTs": {
            "Percent%": "0.5%",
            "Diff": "65",
            "Techmap": "12740",
            "Synthesis": "12675"
        },
        "Total Node": {
            "Percent%": "0.5%",
            "Diff": "65",
            "Techmap": "12740",
            "Synthesis": "12675"
        }
    },
    "operators/signed_variable_sl_wide/k6_N10_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/signed_variable_sl_wide/k6_N10_40nm",
            "Synthesis": "operators/signed_variable_sl_wide/k6_N10_40nm"
        },
        "architecture": {
            "Techmap": "k6_N10_40nm.xml",
            "Synthesis": "k6_N10_40nm.xml"
        },
        "input_blif": {
            "Techmap": "signed_variable_sl_wide.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "27.0%",
            "Diff": "10",
            "Techmap": "47",
            "Synthesis": "37"
        },
        "exec_time(ms)": {
            "Percent%": "-16.7%",
            "Diff": "-2",
            "Techmap": "10",
            "Synthesis": "12"
        },
        "techmap_time(ms)": {
            "Techmap": 4
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "5",
            "Synthesis": "5"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "3",
            "Synthesis": "3"
        },
        "logic element": {
            "Percent%": "11.1%",
            "Diff": "3",
            "Techmap": "30",
            "Synthesis": "27"
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Longest Path": {
            "Percent%": "14.3%",
            "Diff": "1",
            "Techmap": "8",
            "Synthesis": "7"
        },
        "Average Path": {
            "Percent%": "25.0%",
            "Diff": "1",
            "Techmap": "5",
            "Synthesis": "4"
        },
        "Estimated LUTs": {
            "Percent%": "11.1%",
            "Diff": "3",
            "Techmap": "30",
            "Synthesis": "27"
        },
        "Total Node": {
            "Percent%": "11.1%",
            "Diff": "3",
            "Techmap": "30",
            "Synthesis": "27"
        }
    },
    "operators/signed_variable_sl_wide/k6_N10_mem32K_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/signed_variable_sl_wide/k6_N10_mem32K_40nm",
            "Synthesis": "operators/signed_variable_sl_wide/k6_N10_mem32K_40nm"
        },
        "architecture": {
            "Techmap": "k6_N10_mem32K_40nm.xml",
            "Synthesis": "k6_N10_mem32K_40nm.xml"
        },
        "input_blif": {
            "Techmap": "signed_variable_sl_wide.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "16.7%",
            "Diff": "9",
            "Techmap": "63",
            "Synthesis": "54"
        },
        "exec_time(ms)": {
            "Percent%": "-43.3%",
            "Diff": "-39",
            "Techmap": "51",
            "Synthesis": "90"
        },
        "techmap_time(ms)": {
            "Techmap": 3.9
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "5",
            "Synthesis": "5"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "3",
            "Synthesis": "3"
        },
        "logic element": {
            "Percent%": "11.1%",
            "Diff": "3",
            "Techmap": "30",
            "Synthesis": "27"
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Longest Path": {
            "Percent%": "14.3%",
            "Diff": "1",
            "Techmap": "8",
            "Synthesis": "7"
        },
        "Average Path": {
            "Percent%": "25.0%",
            "Diff": "1",
            "Techmap": "5",
            "Synthesis": "4"
        },
        "Estimated LUTs": {
            "Percent%": "11.1%",
            "Diff": "3",
            "Techmap": "30",
            "Synthesis": "27"
        },
        "Total Node": {
            "Percent%": "11.1%",
            "Diff": "3",
            "Techmap": "30",
            "Synthesis": "27"
        }
    },
    "operators/signed_variable_sl_wire/k6_N10_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/signed_variable_sl_wire/k6_N10_40nm",
            "Synthesis": "operators/signed_variable_sl_wire/k6_N10_40nm"
        },
        "architecture": {
            "Techmap": "k6_N10_40nm.xml",
            "Synthesis": "k6_N10_40nm.xml"
        },
        "input_blif": {
            "Techmap": "signed_variable_sl_wire.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "21.6%",
            "Diff": "8",
            "Techmap": "45",
            "Synthesis": "37"
        },
        "exec_time(ms)": {
            "Percent%": "-16.7%",
            "Diff": "-2",
            "Techmap": "10",
            "Synthesis": "12"
        },
        "techmap_time(ms)": {
            "Techmap": 3.2
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "2",
            "Synthesis": "2"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "logic element": {
            "Percent%": "33.3%",
            "Diff": "1",
            "Techmap": "4",
            "Synthesis": "3"
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Longest Path": {
            "Percent%": "20.0%",
            "Diff": "1",
            "Techmap": "6",
            "Synthesis": "5"
        },
        "Average Path": {
            "Percent%": "25.0%",
            "Diff": "1",
            "Techmap": "5",
            "Synthesis": "4"
        },
        "Estimated LUTs": {
            "Percent%": "33.3%",
            "Diff": "1",
            "Techmap": "4",
            "Synthesis": "3"
        },
        "Total Node": {
            "Percent%": "33.3%",
            "Diff": "1",
            "Techmap": "4",
            "Synthesis": "3"
        }
    },
    "operators/signed_variable_sl_wire/k6_N10_mem32K_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/signed_variable_sl_wire/k6_N10_mem32K_40nm",
            "Synthesis": "operators/signed_variable_sl_wire/k6_N10_mem32K_40nm"
        },
        "architecture": {
            "Techmap": "k6_N10_mem32K_40nm.xml",
            "Synthesis": "k6_N10_mem32K_40nm.xml"
        },
        "input_blif": {
            "Techmap": "signed_variable_sl_wire.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "17.0%",
            "Diff": "9",
            "Techmap": "62",
            "Synthesis": "53"
        },
        "exec_time(ms)": {
            "Percent%": "-33.8%",
            "Diff": "-26",
            "Techmap": "51",
            "Synthesis": "77"
        },
        "techmap_time(ms)": {
            "Techmap": 3.1
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "2",
            "Synthesis": "2"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "logic element": {
            "Percent%": "33.3%",
            "Diff": "1",
            "Techmap": "4",
            "Synthesis": "3"
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Longest Path": {
            "Percent%": "20.0%",
            "Diff": "1",
            "Techmap": "6",
            "Synthesis": "5"
        },
        "Average Path": {
            "Percent%": "25.0%",
            "Diff": "1",
            "Techmap": "5",
            "Synthesis": "4"
        },
        "Estimated LUTs": {
            "Percent%": "33.3%",
            "Diff": "1",
            "Techmap": "4",
            "Synthesis": "3"
        },
        "Total Node": {
            "Percent%": "33.3%",
            "Diff": "1",
            "Techmap": "4",
            "Synthesis": "3"
        }
    },
    "operators/signed_variable_sr_indexed/k6_N10_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/signed_variable_sr_indexed/k6_N10_40nm",
            "Synthesis": "operators/signed_variable_sr_indexed/k6_N10_40nm"
        },
        "architecture": {
            "Techmap": "k6_N10_40nm.xml",
            "Synthesis": "k6_N10_40nm.xml"
        },
        "input_blif": {
            "Techmap": "signed_variable_sr_indexed.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "24.3%",
            "Diff": "9",
            "Techmap": "46",
            "Synthesis": "37"
        },
        "exec_time(ms)": {
            "Percent%": "-25.0%",
            "Diff": "-3",
            "Techmap": "9",
            "Synthesis": "12"
        },
        "techmap_time(ms)": {
            "Techmap": 3.4
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "3",
            "Synthesis": "3"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "2",
            "Synthesis": "2"
        },
        "logic element": {
            "Percent%": "33.3%",
            "Diff": "2",
            "Techmap": "8",
            "Synthesis": "6"
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Longest Path": {
            "Percent%": "20.0%",
            "Diff": "1",
            "Techmap": "6",
            "Synthesis": "5"
        },
        "Average Path": {
            "Percent%": "25.0%",
            "Diff": "1",
            "Techmap": "5",
            "Synthesis": "4"
        },
        "Estimated LUTs": {
            "Percent%": "33.3%",
            "Diff": "2",
            "Techmap": "8",
            "Synthesis": "6"
        },
        "Total Node": {
            "Percent%": "33.3%",
            "Diff": "2",
            "Techmap": "8",
            "Synthesis": "6"
        }
    },
    "operators/signed_variable_sr_indexed/k6_N10_mem32K_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/signed_variable_sr_indexed/k6_N10_mem32K_40nm",
            "Synthesis": "operators/signed_variable_sr_indexed/k6_N10_mem32K_40nm"
        },
        "architecture": {
            "Techmap": "k6_N10_mem32K_40nm.xml",
            "Synthesis": "k6_N10_mem32K_40nm.xml"
        },
        "input_blif": {
            "Techmap": "signed_variable_sr_indexed.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "14.8%",
            "Diff": "8",
            "Techmap": "62",
            "Synthesis": "54"
        },
        "exec_time(ms)": {
            "Percent%": "-36.6%",
            "Diff": "-30",
            "Techmap": "52",
            "Synthesis": "82"
        },
        "techmap_time(ms)": {
            "Techmap": 3.7
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "3",
            "Synthesis": "3"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "2",
            "Synthesis": "2"
        },
        "logic element": {
            "Percent%": "33.3%",
            "Diff": "2",
            "Techmap": "8",
            "Synthesis": "6"
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Longest Path": {
            "Percent%": "20.0%",
            "Diff": "1",
            "Techmap": "6",
            "Synthesis": "5"
        },
        "Average Path": {
            "Percent%": "25.0%",
            "Diff": "1",
            "Techmap": "5",
            "Synthesis": "4"
        },
        "Estimated LUTs": {
            "Percent%": "33.3%",
            "Diff": "2",
            "Techmap": "8",
            "Synthesis": "6"
        },
        "Total Node": {
            "Percent%": "33.3%",
            "Diff": "2",
            "Techmap": "8",
            "Synthesis": "6"
        }
    },
    "operators/signed_variable_sr_int_wide/k6_N10_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/signed_variable_sr_int_wide/k6_N10_40nm",
            "Synthesis": "operators/signed_variable_sr_int_wide/k6_N10_40nm"
        },
        "architecture": {
            "Techmap": "k6_N10_40nm.xml",
            "Synthesis": "k6_N10_40nm.xml"
        },
        "input_blif": {
            "Techmap": "signed_variable_sr_int_wide.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "155.6%",
            "Diff": "98",
            "Techmap": "161",
            "Synthesis": "63"
        },
        "exec_time(ms)": {
            "Percent%": "92.3%",
            "Diff": "60",
            "Techmap": "125",
            "Synthesis": "65"
        },
        "techmap_time(ms)": {
            "Techmap": 42.3
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "37",
            "Synthesis": "37"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "32",
            "Synthesis": "32"
        },
        "logic element": {
            "Percent%": "1.0%",
            "Diff": "32",
            "Techmap": "3104",
            "Synthesis": "3072"
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Longest Path": {
            "Percent%": "2.8%",
            "Diff": "1",
            "Techmap": "37",
            "Synthesis": "36"
        },
        "Average Path": {
            "Percent%": "25.0%",
            "Diff": "1",
            "Techmap": "5",
            "Synthesis": "4"
        },
        "Estimated LUTs": {
            "Percent%": "1.0%",
            "Diff": "32",
            "Techmap": "3104",
            "Synthesis": "3072"
        },
        "Total Node": {
            "Percent%": "1.0%",
            "Diff": "32",
            "Techmap": "3104",
            "Synthesis": "3072"
        }
    },
    "operators/signed_variable_sr_int_wide/k6_N10_mem32K_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/signed_variable_sr_int_wide/k6_N10_mem32K_40nm",
            "Synthesis": "operators/signed_variable_sr_int_wide/k6_N10_mem32K_40nm"
        },
        "architecture": {
            "Techmap": "k6_N10_mem32K_40nm.xml",
            "Synthesis": "k6_N10_mem32K_40nm.xml"
        },
        "input_blif": {
            "Techmap": "signed_variable_sr_int_wide.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "125.3%",
            "Diff": "99",
            "Techmap": "178",
            "Synthesis": "79"
        },
        "exec_time(ms)": {
            "Percent%": "29.1%",
            "Diff": "37",
            "Techmap": "164",
            "Synthesis": "127"
        },
        "techmap_time(ms)": {
            "Techmap": 41
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "37",
            "Synthesis": "37"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "32",
            "Synthesis": "32"
        },
        "logic element": {
            "Percent%": "1.0%",
            "Diff": "32",
            "Techmap": "3104",
            "Synthesis": "3072"
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Longest Path": {
            "Percent%": "2.8%",
            "Diff": "1",
            "Techmap": "37",
            "Synthesis": "36"
        },
        "Average Path": {
            "Percent%": "25.0%",
            "Diff": "1",
            "Techmap": "5",
            "Synthesis": "4"
        },
        "Estimated LUTs": {
            "Percent%": "1.0%",
            "Diff": "32",
            "Techmap": "3104",
            "Synthesis": "3072"
        },
        "Total Node": {
            "Percent%": "1.0%",
            "Diff": "32",
            "Techmap": "3104",
            "Synthesis": "3072"
        }
    },
    "operators/signed_variable_sr_ultra_wide/k6_N10_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/signed_variable_sr_ultra_wide/k6_N10_40nm",
            "Synthesis": "operators/signed_variable_sr_ultra_wide/k6_N10_40nm"
        },
        "architecture": {
            "Techmap": "k6_N10_40nm.xml",
            "Synthesis": "k6_N10_40nm.xml"
        },
        "input_blif": {
            "Techmap": "signed_variable_sr_ultra_wide.blif"
        },
        "warnings": {
            "Techmap": [
                "[NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
                "[NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
            ],
            "Synthesis": [
                "signed_variable_sr_ultra_wide.v:2:2 [AST] Odin does not handle signed ports (in)",
                "signed_variable_sr_ultra_wide.v:5:1 [NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
                "signed_variable_sr_ultra_wide.v:5:1 [NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
            ]
        },
        "max_rss(MiB)": {
            "Percent%": "360.7%",
            "Diff": "808",
            "Techmap": "1032",
            "Synthesis": "224"
        },
        "exec_time(ms)": {
            "Percent%": "126.9%",
            "Diff": "368",
            "Techmap": "658",
            "Synthesis": "290"
        },
        "techmap_time(ms)": {
            "Techmap": 178.3
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "72",
            "Synthesis": "72"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "65",
            "Synthesis": "65"
        },
        "logic element": {
            "Percent%": "0.5%",
            "Diff": "65",
            "Techmap": "12740",
            "Synthesis": "12675"
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Longest Path": {
            "Percent%": "1.4%",
            "Diff": "1",
            "Techmap": "70",
            "Synthesis": "69"
        },
        "Average Path": {
            "Percent%": "20.0%",
            "Diff": "1",
            "Techmap": "6",
            "Synthesis": "5"
        },
        "Estimated LUTs": {
            "Percent%": "0.5%",
            "Diff": "65",
            "Techmap": "12740",
            "Synthesis": "12675"
        },
        "Total Node": {
            "Percent%": "0.5%",
            "Diff": "65",
            "Techmap": "12740",
            "Synthesis": "12675"
        }
    },
    "operators/signed_variable_sr_ultra_wide/k6_N10_mem32K_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/signed_variable_sr_ultra_wide/k6_N10_mem32K_40nm",
            "Synthesis": "operators/signed_variable_sr_ultra_wide/k6_N10_mem32K_40nm"
        },
        "architecture": {
            "Techmap": "k6_N10_mem32K_40nm.xml",
            "Synthesis": "k6_N10_mem32K_40nm.xml"
        },
        "input_blif": {
            "Techmap": "signed_variable_sr_ultra_wide.blif"
        },
        "warnings": {
            "Techmap": [
                "[NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
                "[NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
            ],
            "Synthesis": [
                "signed_variable_sr_ultra_wide.v:2:2 [AST] Odin does not handle signed ports (in)",
                "signed_variable_sr_ultra_wide.v:5:1 [NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
                "signed_variable_sr_ultra_wide.v:5:1 [NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
            ]
        },
        "max_rss(MiB)": {
            "Percent%": "335.8%",
            "Diff": "806",
            "Techmap": "1046",
            "Synthesis": "240"
        },
        "exec_time(ms)": {
            "Percent%": "97.3%",
            "Diff": "354",
            "Techmap": "718",
            "Synthesis": "364"
        },
        "techmap_time(ms)": {
            "Techmap": 184.1
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "72",
            "Synthesis": "72"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "65",
            "Synthesis": "65"
        },
        "logic element": {
            "Percent%": "0.5%",
            "Diff": "65",
            "Techmap": "12740",
            "Synthesis": "12675"
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Longest Path": {
            "Percent%": "1.4%",
            "Diff": "1",
            "Techmap": "70",
            "Synthesis": "69"
        },
        "Average Path": {
            "Percent%": "20.0%",
            "Diff": "1",
            "Techmap": "6",
            "Synthesis": "5"
        },
        "Estimated LUTs": {
            "Percent%": "0.5%",
            "Diff": "65",
            "Techmap": "12740",
            "Synthesis": "12675"
        },
        "Total Node": {
            "Percent%": "0.5%",
            "Diff": "65",
            "Techmap": "12740",
            "Synthesis": "12675"
        }
    },
    "operators/signed_variable_sr_wide/k6_N10_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/signed_variable_sr_wide/k6_N10_40nm",
            "Synthesis": "operators/signed_variable_sr_wide/k6_N10_40nm"
        },
        "architecture": {
            "Techmap": "k6_N10_40nm.xml",
            "Synthesis": "k6_N10_40nm.xml"
        },
        "input_blif": {
            "Techmap": "signed_variable_sr_wide.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "27.0%",
            "Diff": "10",
            "Techmap": "47",
            "Synthesis": "37"
        },
        "exec_time(ms)": {
            "Percent%": "-9.1%",
            "Diff": "-1",
            "Techmap": "10",
            "Synthesis": "11"
        },
        "techmap_time(ms)": {
            "Techmap": 4
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "5",
            "Synthesis": "5"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "3",
            "Synthesis": "3"
        },
        "logic element": {
            "Percent%": "11.1%",
            "Diff": "3",
            "Techmap": "30",
            "Synthesis": "27"
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Longest Path": {
            "Percent%": "14.3%",
            "Diff": "1",
            "Techmap": "8",
            "Synthesis": "7"
        },
        "Average Path": {
            "Percent%": "25.0%",
            "Diff": "1",
            "Techmap": "5",
            "Synthesis": "4"
        },
        "Estimated LUTs": {
            "Percent%": "11.1%",
            "Diff": "3",
            "Techmap": "30",
            "Synthesis": "27"
        },
        "Total Node": {
            "Percent%": "11.1%",
            "Diff": "3",
            "Techmap": "30",
            "Synthesis": "27"
        }
    },
    "operators/signed_variable_sr_wide/k6_N10_mem32K_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/signed_variable_sr_wide/k6_N10_mem32K_40nm",
            "Synthesis": "operators/signed_variable_sr_wide/k6_N10_mem32K_40nm"
        },
        "architecture": {
            "Techmap": "k6_N10_mem32K_40nm.xml",
            "Synthesis": "k6_N10_mem32K_40nm.xml"
        },
        "input_blif": {
            "Techmap": "signed_variable_sr_wide.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "18.9%",
            "Diff": "10",
            "Techmap": "63",
            "Synthesis": "53"
        },
        "exec_time(ms)": {
            "Percent%": "-41.6%",
            "Diff": "-37",
            "Techmap": "52",
            "Synthesis": "89"
        },
        "techmap_time(ms)": {
            "Techmap": 3.9
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "5",
            "Synthesis": "5"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "3",
            "Synthesis": "3"
        },
        "logic element": {
            "Percent%": "11.1%",
            "Diff": "3",
            "Techmap": "30",
            "Synthesis": "27"
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Longest Path": {
            "Percent%": "14.3%",
            "Diff": "1",
            "Techmap": "8",
            "Synthesis": "7"
        },
        "Average Path": {
            "Percent%": "25.0%",
            "Diff": "1",
            "Techmap": "5",
            "Synthesis": "4"
        },
        "Estimated LUTs": {
            "Percent%": "11.1%",
            "Diff": "3",
            "Techmap": "30",
            "Synthesis": "27"
        },
        "Total Node": {
            "Percent%": "11.1%",
            "Diff": "3",
            "Techmap": "30",
            "Synthesis": "27"
        }
    },
    "operators/signed_variable_sr_wire/k6_N10_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/signed_variable_sr_wire/k6_N10_40nm",
            "Synthesis": "operators/signed_variable_sr_wire/k6_N10_40nm"
        },
        "architecture": {
            "Techmap": "k6_N10_40nm.xml",
            "Synthesis": "k6_N10_40nm.xml"
        },
        "input_blif": {
            "Techmap": "signed_variable_sr_wire.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "24.3%",
            "Diff": "9",
            "Techmap": "46",
            "Synthesis": "37"
        },
        "exec_time(ms)": {
            "Percent%": "-10.0%",
            "Diff": "-1",
            "Techmap": "9",
            "Synthesis": "10"
        },
        "techmap_time(ms)": {
            "Techmap": 3.1
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "2",
            "Synthesis": "2"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "logic element": {
            "Percent%": "33.3%",
            "Diff": "1",
            "Techmap": "4",
            "Synthesis": "3"
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Longest Path": {
            "Percent%": "20.0%",
            "Diff": "1",
            "Techmap": "6",
            "Synthesis": "5"
        },
        "Average Path": {
            "Percent%": "25.0%",
            "Diff": "1",
            "Techmap": "5",
            "Synthesis": "4"
        },
        "Estimated LUTs": {
            "Percent%": "33.3%",
            "Diff": "1",
            "Techmap": "4",
            "Synthesis": "3"
        },
        "Total Node": {
            "Percent%": "33.3%",
            "Diff": "1",
            "Techmap": "4",
            "Synthesis": "3"
        }
    },
    "operators/signed_variable_sr_wire/k6_N10_mem32K_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/signed_variable_sr_wire/k6_N10_mem32K_40nm",
            "Synthesis": "operators/signed_variable_sr_wire/k6_N10_mem32K_40nm"
        },
        "architecture": {
            "Techmap": "k6_N10_mem32K_40nm.xml",
            "Synthesis": "k6_N10_mem32K_40nm.xml"
        },
        "input_blif": {
            "Techmap": "signed_variable_sr_wire.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "17.0%",
            "Diff": "9",
            "Techmap": "62",
            "Synthesis": "53"
        },
        "exec_time(ms)": {
            "Percent%": "-34.2%",
            "Diff": "-26",
            "Techmap": "50",
            "Synthesis": "76"
        },
        "techmap_time(ms)": {
            "Techmap": 3.1
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "2",
            "Synthesis": "2"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "logic element": {
            "Percent%": "33.3%",
            "Diff": "1",
            "Techmap": "4",
            "Synthesis": "3"
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Longest Path": {
            "Percent%": "20.0%",
            "Diff": "1",
            "Techmap": "6",
            "Synthesis": "5"
        },
        "Average Path": {
            "Percent%": "25.0%",
            "Diff": "1",
            "Techmap": "5",
            "Synthesis": "4"
        },
        "Estimated LUTs": {
            "Percent%": "33.3%",
            "Diff": "1",
            "Techmap": "4",
            "Synthesis": "3"
        },
        "Total Node": {
            "Percent%": "33.3%",
            "Diff": "1",
            "Techmap": "4",
            "Synthesis": "3"
        }
    },
    "operators/specifyBlock/k6_N10_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/specifyBlock/k6_N10_40nm",
            "Synthesis": "operators/specifyBlock/k6_N10_40nm"
        },
        "architecture": {
            "Techmap": "k6_N10_40nm.xml",
            "Synthesis": "k6_N10_40nm.xml"
        },
        "input_blif": {
            "Techmap": "specifyBlock.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "228.6%",
            "Diff": "32",
            "Techmap": "46",
            "Synthesis": "14"
        },
        "exec_time(ms)": {
            "Percent%": "66.7%",
            "Diff": "4",
            "Techmap": "10",
            "Synthesis": "6"
        },
        "techmap_time(ms)": {
            "Techmap": 4
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "2",
            "Synthesis": "2"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "2",
            "Synthesis": "2"
        },
        "logic element": {
            "Percent%": "100.0%",
            "Diff": "2",
            "Techmap": "4",
            "Synthesis": "2"
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Longest Path": {
            "Percent%": "33.3%",
            "Diff": "1",
            "Techmap": "4",
            "Synthesis": "3"
        },
        "Average Path": {
            "Percent%": "33.3%",
            "Diff": "1",
            "Techmap": "4",
            "Synthesis": "3"
        },
        "Estimated LUTs": {
            "Percent%": "100.0%",
            "Diff": "2",
            "Techmap": "4",
            "Synthesis": "2"
        },
        "Total Node": {
            "Percent%": "100.0%",
            "Diff": "2",
            "Techmap": "4",
            "Synthesis": "2"
        }
    },
    "operators/specifyBlock/k6_N10_mem32K_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/specifyBlock/k6_N10_mem32K_40nm",
            "Synthesis": "operators/specifyBlock/k6_N10_mem32K_40nm"
        },
        "architecture": {
            "Techmap": "k6_N10_mem32K_40nm.xml",
            "Synthesis": "k6_N10_mem32K_40nm.xml"
        },
        "input_blif": {
            "Techmap": "specifyBlock.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "158.3%",
            "Diff": "38",
            "Techmap": "62",
            "Synthesis": "24"
        },
        "exec_time(ms)": {
            "Percent%": "-35.4%",
            "Diff": "-28",
            "Techmap": "51",
            "Synthesis": "79"
        },
        "techmap_time(ms)": {
            "Techmap": 3.9
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "2",
            "Synthesis": "2"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "2",
            "Synthesis": "2"
        },
        "logic element": {
            "Percent%": "100.0%",
            "Diff": "2",
            "Techmap": "4",
            "Synthesis": "2"
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Longest Path": {
            "Percent%": "33.3%",
            "Diff": "1",
            "Techmap": "4",
            "Synthesis": "3"
        },
        "Average Path": {
            "Percent%": "33.3%",
            "Diff": "1",
            "Techmap": "4",
            "Synthesis": "3"
        },
        "Estimated LUTs": {
            "Percent%": "100.0%",
            "Diff": "2",
            "Techmap": "4",
            "Synthesis": "2"
        },
        "Total Node": {
            "Percent%": "100.0%",
            "Diff": "2",
            "Techmap": "4",
            "Synthesis": "2"
        }
    },
    "operators/specparam/k6_N10_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/specparam/k6_N10_40nm",
            "Synthesis": "operators/specparam/k6_N10_40nm"
        },
        "architecture": {
            "Techmap": "k6_N10_40nm.xml",
            "Synthesis": "k6_N10_40nm.xml"
        },
        "input_blif": {
            "Techmap": "specparam.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "221.4%",
            "Diff": "31",
            "Techmap": "45",
            "Synthesis": "14"
        },
        "exec_time(ms)": {
            "Percent%": "116.7%",
            "Diff": "7",
            "Techmap": "13",
            "Synthesis": "6"
        },
        "techmap_time(ms)": {
            "Techmap": 4
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "2",
            "Synthesis": "2"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "logic element": {
            "Percent%": "100.0%",
            "Diff": "1",
            "Techmap": "2",
            "Synthesis": "1"
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Longest Path": {
            "Percent%": "33.3%",
            "Diff": "1",
            "Techmap": "4",
            "Synthesis": "3"
        },
        "Average Path": {
            "Percent%": "33.3%",
            "Diff": "1",
            "Techmap": "4",
            "Synthesis": "3"
        },
        "Estimated LUTs": {
            "Percent%": "100.0%",
            "Diff": "1",
            "Techmap": "2",
            "Synthesis": "1"
        },
        "Total Node": {
            "Percent%": "100.0%",
            "Diff": "1",
            "Techmap": "2",
            "Synthesis": "1"
        }
    },
    "operators/specparam/k6_N10_mem32K_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/specparam/k6_N10_mem32K_40nm",
            "Synthesis": "operators/specparam/k6_N10_mem32K_40nm"
        },
        "architecture": {
            "Techmap": "k6_N10_mem32K_40nm.xml",
            "Synthesis": "k6_N10_mem32K_40nm.xml"
        },
        "input_blif": {
            "Techmap": "specparam.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "158.3%",
            "Diff": "38",
            "Techmap": "62",
            "Synthesis": "24"
        },
        "exec_time(ms)": {
            "Percent%": "-3.8%",
            "Diff": "-2",
            "Techmap": "50",
            "Synthesis": "52"
        },
        "techmap_time(ms)": {
            "Techmap": 3
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "2",
            "Synthesis": "2"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "logic element": {
            "Percent%": "100.0%",
            "Diff": "1",
            "Techmap": "2",
            "Synthesis": "1"
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Longest Path": {
            "Percent%": "33.3%",
            "Diff": "1",
            "Techmap": "4",
            "Synthesis": "3"
        },
        "Average Path": {
            "Percent%": "33.3%",
            "Diff": "1",
            "Techmap": "4",
            "Synthesis": "3"
        },
        "Estimated LUTs": {
            "Percent%": "100.0%",
            "Diff": "1",
            "Techmap": "2",
            "Synthesis": "1"
        },
        "Total Node": {
            "Percent%": "100.0%",
            "Diff": "1",
            "Techmap": "2",
            "Synthesis": "1"
        }
    },
    "operators/string_test_concat/k6_N10_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/string_test_concat/k6_N10_40nm",
            "Synthesis": "operators/string_test_concat/k6_N10_40nm"
        },
        "architecture": {
            "Techmap": "k6_N10_40nm.xml",
            "Synthesis": "k6_N10_40nm.xml"
        },
        "input_blif": {
            "Techmap": "string_test_concat.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "147.4%",
            "Diff": "28",
            "Techmap": "47",
            "Synthesis": "19"
        },
        "exec_time(ms)": {
            "Percent%": "66.7%",
            "Diff": "8",
            "Techmap": "20",
            "Synthesis": "12"
        },
        "techmap_time(ms)": {
            "Techmap": 8
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "241",
            "Synthesis": "241"
        },
        "logic element": {
            "Techmap": 361
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Longest Path": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "3",
            "Synthesis": "3"
        },
        "Average Path": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "3",
            "Synthesis": "3"
        },
        "Estimated LUTs": {
            "Techmap": 361
        },
        "Total Node": {
            "Percent%": "49.2%",
            "Diff": "119",
            "Techmap": "361",
            "Synthesis": "242"
        }
    },
    "operators/string_test_concat/k6_N10_mem32K_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/string_test_concat/k6_N10_mem32K_40nm",
            "Synthesis": "operators/string_test_concat/k6_N10_mem32K_40nm"
        },
        "architecture": {
            "Techmap": "k6_N10_mem32K_40nm.xml",
            "Synthesis": "k6_N10_mem32K_40nm.xml"
        },
        "input_blif": {
            "Techmap": "string_test_concat.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "128.6%",
            "Diff": "36",
            "Techmap": "64",
            "Synthesis": "28"
        },
        "exec_time(ms)": {
            "Percent%": "11.1%",
            "Diff": "6",
            "Techmap": "60",
            "Synthesis": "54"
        },
        "techmap_time(ms)": {
            "Techmap": 7.6
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "241",
            "Synthesis": "241"
        },
        "logic element": {
            "Techmap": 361
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Longest Path": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "3",
            "Synthesis": "3"
        },
        "Average Path": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "3",
            "Synthesis": "3"
        },
        "Estimated LUTs": {
            "Techmap": 361
        },
        "Total Node": {
            "Percent%": "49.2%",
            "Diff": "119",
            "Techmap": "361",
            "Synthesis": "242"
        }
    },
    "operators/string_test_concat_replicate/k6_N10_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/string_test_concat_replicate/k6_N10_40nm",
            "Synthesis": "operators/string_test_concat_replicate/k6_N10_40nm"
        },
        "architecture": {
            "Techmap": "k6_N10_40nm.xml",
            "Synthesis": "k6_N10_40nm.xml"
        },
        "input_blif": {
            "Techmap": "string_test_concat_replicate.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "147.4%",
            "Diff": "28",
            "Techmap": "47",
            "Synthesis": "19"
        },
        "exec_time(ms)": {
            "Percent%": "28.6%",
            "Diff": "4",
            "Techmap": "18",
            "Synthesis": "14"
        },
        "techmap_time(ms)": {
            "Techmap": 7.7
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "241",
            "Synthesis": "241"
        },
        "logic element": {
            "Techmap": 361
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Longest Path": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "3",
            "Synthesis": "3"
        },
        "Average Path": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "3",
            "Synthesis": "3"
        },
        "Estimated LUTs": {
            "Techmap": 361
        },
        "Total Node": {
            "Percent%": "49.2%",
            "Diff": "119",
            "Techmap": "361",
            "Synthesis": "242"
        }
    },
    "operators/string_test_concat_replicate/k6_N10_mem32K_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/string_test_concat_replicate/k6_N10_mem32K_40nm",
            "Synthesis": "operators/string_test_concat_replicate/k6_N10_mem32K_40nm"
        },
        "architecture": {
            "Techmap": "k6_N10_mem32K_40nm.xml",
            "Synthesis": "k6_N10_mem32K_40nm.xml"
        },
        "input_blif": {
            "Techmap": "string_test_concat_replicate.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "128.6%",
            "Diff": "36",
            "Techmap": "64",
            "Synthesis": "28"
        },
        "exec_time(ms)": {
            "Percent%": "18.0%",
            "Diff": "9",
            "Techmap": "59",
            "Synthesis": "50"
        },
        "techmap_time(ms)": {
            "Techmap": 7.8
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "241",
            "Synthesis": "241"
        },
        "logic element": {
            "Techmap": 361
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Longest Path": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "3",
            "Synthesis": "3"
        },
        "Average Path": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "3",
            "Synthesis": "3"
        },
        "Estimated LUTs": {
            "Techmap": 361
        },
        "Total Node": {
            "Percent%": "49.2%",
            "Diff": "119",
            "Techmap": "361",
            "Synthesis": "242"
        }
    },
    "operators/string_test/k6_N10_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/string_test/k6_N10_40nm",
            "Synthesis": "operators/string_test/k6_N10_40nm"
        },
        "architecture": {
            "Techmap": "k6_N10_40nm.xml",
            "Synthesis": "k6_N10_40nm.xml"
        },
        "input_blif": {
            "Techmap": "string_test.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "147.4%",
            "Diff": "28",
            "Techmap": "47",
            "Synthesis": "19"
        },
        "exec_time(ms)": {
            "Percent%": "12.5%",
            "Diff": "2",
            "Techmap": "18",
            "Synthesis": "16"
        },
        "techmap_time(ms)": {
            "Techmap": 7.6
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "241",
            "Synthesis": "241"
        },
        "logic element": {
            "Techmap": 361
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Longest Path": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "3",
            "Synthesis": "3"
        },
        "Average Path": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "3",
            "Synthesis": "3"
        },
        "Estimated LUTs": {
            "Techmap": 361
        },
        "Total Node": {
            "Percent%": "49.2%",
            "Diff": "119",
            "Techmap": "361",
            "Synthesis": "242"
        }
    },
    "operators/string_test/k6_N10_mem32K_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/string_test/k6_N10_mem32K_40nm",
            "Synthesis": "operators/string_test/k6_N10_mem32K_40nm"
        },
        "architecture": {
            "Techmap": "k6_N10_mem32K_40nm.xml",
            "Synthesis": "k6_N10_mem32K_40nm.xml"
        },
        "input_blif": {
            "Techmap": "string_test.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "128.6%",
            "Diff": "36",
            "Techmap": "64",
            "Synthesis": "28"
        },
        "exec_time(ms)": {
            "Percent%": "33.3%",
            "Diff": "15",
            "Techmap": "60",
            "Synthesis": "45"
        },
        "techmap_time(ms)": {
            "Techmap": 8.1
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "241",
            "Synthesis": "241"
        },
        "logic element": {
            "Techmap": 361
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Longest Path": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "3",
            "Synthesis": "3"
        },
        "Average Path": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "3",
            "Synthesis": "3"
        },
        "Estimated LUTs": {
            "Techmap": 361
        },
        "Total Node": {
            "Percent%": "49.2%",
            "Diff": "119",
            "Techmap": "361",
            "Synthesis": "242"
        }
    },
    "operators/twobits_arithmetic_div/k6_N10_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/twobits_arithmetic_div/k6_N10_40nm",
            "Synthesis": "operators/twobits_arithmetic_div/k6_N10_40nm"
        },
        "architecture": {
            "Techmap": "k6_N10_40nm.xml",
            "Synthesis": "k6_N10_40nm.xml"
        },
        "input_blif": {
            "Techmap": "twobits_arithmetic_div.blif"
        },
        "Latch Drivers": {
            "Techmap": 1
        },
        "Pi": {
            "Techmap": 9
        },
        "Po": {
            "Techmap": 9
        },
        "logic element": {
            "Techmap": 186
        },
        "latch": {
            "Techmap": 8
        },
        "generic logic size": {
            "Techmap": 6
        },
        "Longest Path": {
            "Techmap": 64
        },
        "Average Path": {
            "Techmap": 5
        },
        "Estimated LUTs": {
            "Techmap": 186
        },
        "Total Node": {
            "Techmap": 195
        }
    },
    "operators/twobits_arithmetic_div/k6_N10_mem32K_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/twobits_arithmetic_div/k6_N10_mem32K_40nm",
            "Synthesis": "operators/twobits_arithmetic_div/k6_N10_mem32K_40nm"
        },
        "architecture": {
            "Techmap": "k6_N10_mem32K_40nm.xml",
            "Synthesis": "k6_N10_mem32K_40nm.xml"
        },
        "input_blif": {
            "Techmap": "twobits_arithmetic_div.blif"
        },
        "Latch Drivers": {
            "Techmap": 1
        },
        "Pi": {
            "Techmap": 9
        },
        "Po": {
            "Techmap": 9
        },
        "logic element": {
            "Techmap": 186
        },
        "latch": {
            "Techmap": 8
        },
        "generic logic size": {
            "Techmap": 6
        },
        "Longest Path": {
            "Techmap": 64
        },
        "Average Path": {
            "Techmap": 5
        },
        "Estimated LUTs": {
            "Techmap": 186
        },
        "Total Node": {
            "Techmap": 195
        }
    },
    "operators/twobits_arithmetic_minus/k6_N10_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/twobits_arithmetic_minus/k6_N10_40nm",
            "Synthesis": "operators/twobits_arithmetic_minus/k6_N10_40nm"
        },
        "architecture": {
            "Techmap": "k6_N10_40nm.xml",
            "Synthesis": "k6_N10_40nm.xml"
        },
        "input_blif": {
            "Techmap": "twobits_arithmetic_minus.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "242.9%",
            "Diff": "34",
            "Techmap": "48",
            "Synthesis": "14"
        },
        "exec_time(ms)": {
            "Percent%": "83.3%",
            "Diff": "5",
            "Techmap": "11",
            "Synthesis": "6"
        },
        "techmap_time(ms)": {
            "Techmap": 5.2
        },
        "Latch Drivers": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "5",
            "Synthesis": "5"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "4",
            "Synthesis": "4"
        },
        "logic element": {
            "Percent%": "36.4%",
            "Diff": "4",
            "Techmap": "15",
            "Synthesis": "11"
        },
        "latch": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "3",
            "Synthesis": "3"
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Longest Path": {
            "Percent%": "28.6%",
            "Diff": "2",
            "Techmap": "9",
            "Synthesis": "7"
        },
        "Average Path": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "4",
            "Synthesis": "4"
        },
        "Estimated LUTs": {
            "Percent%": "36.4%",
            "Diff": "4",
            "Techmap": "15",
            "Synthesis": "11"
        },
        "Total Node": {
            "Percent%": "26.7%",
            "Diff": "4",
            "Techmap": "19",
            "Synthesis": "15"
        }
    },
    "operators/twobits_arithmetic_minus/k6_N10_mem32K_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/twobits_arithmetic_minus/k6_N10_mem32K_40nm",
            "Synthesis": "operators/twobits_arithmetic_minus/k6_N10_mem32K_40nm"
        },
        "architecture": {
            "Techmap": "k6_N10_mem32K_40nm.xml",
            "Synthesis": "k6_N10_mem32K_40nm.xml"
        },
        "input_blif": {
            "Techmap": "twobits_arithmetic_minus.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "166.7%",
            "Diff": "40",
            "Techmap": "64",
            "Synthesis": "24"
        },
        "exec_time(ms)": {
            "Percent%": "71.4%",
            "Diff": "30",
            "Techmap": "72",
            "Synthesis": "42"
        },
        "techmap_time(ms)": {
            "Techmap": 5.4
        },
        "Latch Drivers": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "5",
            "Synthesis": "5"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "4",
            "Synthesis": "4"
        },
        "logic element": {
            "Percent%": "36.4%",
            "Diff": "4",
            "Techmap": "15",
            "Synthesis": "11"
        },
        "latch": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "3",
            "Synthesis": "3"
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Longest Path": {
            "Percent%": "28.6%",
            "Diff": "2",
            "Techmap": "9",
            "Synthesis": "7"
        },
        "Average Path": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "4",
            "Synthesis": "4"
        },
        "Estimated LUTs": {
            "Percent%": "36.4%",
            "Diff": "4",
            "Techmap": "15",
            "Synthesis": "11"
        },
        "Total Node": {
            "Percent%": "26.7%",
            "Diff": "4",
            "Techmap": "19",
            "Synthesis": "15"
        }
    },
    "operators/twobits_arithmetic_mod/k6_N10_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/twobits_arithmetic_mod/k6_N10_40nm",
            "Synthesis": "operators/twobits_arithmetic_mod/k6_N10_40nm"
        },
        "architecture": {
            "Techmap": "k6_N10_40nm.xml",
            "Synthesis": "k6_N10_40nm.xml"
        },
        "input_blif": {
            "Techmap": "twobits_arithmetic_mod.blif"
        },
        "Latch Drivers": {
            "Techmap": 1
        },
        "Pi": {
            "Techmap": 5
        },
        "Po": {
            "Techmap": 4
        },
        "logic element": {
            "Techmap": 56
        },
        "latch": {
            "Techmap": 3
        },
        "generic logic size": {
            "Techmap": 6
        },
        "Longest Path": {
            "Techmap": 27
        },
        "Average Path": {
            "Techmap": 5
        },
        "Estimated LUTs": {
            "Techmap": 56
        },
        "Total Node": {
            "Techmap": 60
        }
    },
    "operators/twobits_arithmetic_mod/k6_N10_mem32K_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/twobits_arithmetic_mod/k6_N10_mem32K_40nm",
            "Synthesis": "operators/twobits_arithmetic_mod/k6_N10_mem32K_40nm"
        },
        "architecture": {
            "Techmap": "k6_N10_mem32K_40nm.xml",
            "Synthesis": "k6_N10_mem32K_40nm.xml"
        },
        "input_blif": {
            "Techmap": "twobits_arithmetic_mod.blif"
        },
        "Latch Drivers": {
            "Techmap": 1
        },
        "Pi": {
            "Techmap": 5
        },
        "Po": {
            "Techmap": 4
        },
        "logic element": {
            "Techmap": 56
        },
        "latch": {
            "Techmap": 3
        },
        "generic logic size": {
            "Techmap": 6
        },
        "Longest Path": {
            "Techmap": 27
        },
        "Average Path": {
            "Techmap": 5
        },
        "Estimated LUTs": {
            "Techmap": 56
        },
        "Total Node": {
            "Techmap": 60
        }
    },
    "operators/twobits_arithmetic_multiply/k6_N10_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/twobits_arithmetic_multiply/k6_N10_40nm",
            "Synthesis": "operators/twobits_arithmetic_multiply/k6_N10_40nm"
        },
        "architecture": {
            "Techmap": "k6_N10_40nm.xml",
            "Synthesis": "k6_N10_40nm.xml"
        },
        "input_blif": {
            "Techmap": "twobits_arithmetic_multiply.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "220.0%",
            "Diff": "33",
            "Techmap": "48",
            "Synthesis": "15"
        },
        "exec_time(ms)": {
            "Percent%": "71.4%",
            "Diff": "5",
            "Techmap": "12",
            "Synthesis": "7"
        },
        "techmap_time(ms)": {
            "Techmap": 5.6
        },
        "Latch Drivers": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "5",
            "Synthesis": "5"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "5",
            "Synthesis": "5"
        },
        "logic element": {
            "Percent%": "18.8%",
            "Diff": "3",
            "Techmap": "19",
            "Synthesis": "16"
        },
        "latch": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "4",
            "Synthesis": "4"
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Longest Path": {
            "Percent%": "12.5%",
            "Diff": "1",
            "Techmap": "9",
            "Synthesis": "8"
        },
        "Average Path": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "4",
            "Synthesis": "4"
        },
        "Estimated LUTs": {
            "Percent%": "18.8%",
            "Diff": "3",
            "Techmap": "19",
            "Synthesis": "16"
        },
        "Total Node": {
            "Percent%": "14.3%",
            "Diff": "3",
            "Techmap": "24",
            "Synthesis": "21"
        }
    },
    "operators/twobits_arithmetic_multiply/k6_N10_mem32K_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/twobits_arithmetic_multiply/k6_N10_mem32K_40nm",
            "Synthesis": "operators/twobits_arithmetic_multiply/k6_N10_mem32K_40nm"
        },
        "architecture": {
            "Techmap": "k6_N10_mem32K_40nm.xml",
            "Synthesis": "k6_N10_mem32K_40nm.xml"
        },
        "input_blif": {
            "Techmap": "twobits_arithmetic_multiply.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "170.8%",
            "Diff": "41",
            "Techmap": "65",
            "Synthesis": "24"
        },
        "exec_time(ms)": {
            "Percent%": "35.9%",
            "Diff": "14",
            "Techmap": "53",
            "Synthesis": "39"
        },
        "techmap_time(ms)": {
            "Techmap": 5.3
        },
        "Latch Drivers": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "5",
            "Synthesis": "5"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "5",
            "Synthesis": "5"
        },
        "logic element": {
            "Percent%": "42.9%",
            "Diff": "3",
            "Techmap": "10",
            "Synthesis": "7"
        },
        "latch": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "4",
            "Synthesis": "4"
        },
        "Multiplier": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Longest Path": {
            "Percent%": "-14.3%",
            "Diff": "-1",
            "Techmap": "6",
            "Synthesis": "7"
        },
        "Average Path": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "4",
            "Synthesis": "4"
        },
        "Estimated LUTs": {
            "Percent%": "42.9%",
            "Diff": "3",
            "Techmap": "10",
            "Synthesis": "7"
        },
        "Total Node": {
            "Percent%": "23.1%",
            "Diff": "3",
            "Techmap": "16",
            "Synthesis": "13"
        }
    },
    "operators/twobits_arithmetic_plus/k6_N10_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/twobits_arithmetic_plus/k6_N10_40nm",
            "Synthesis": "operators/twobits_arithmetic_plus/k6_N10_40nm"
        },
        "architecture": {
            "Techmap": "k6_N10_40nm.xml",
            "Synthesis": "k6_N10_40nm.xml"
        },
        "input_blif": {
            "Techmap": "twobits_arithmetic_plus.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "235.7%",
            "Diff": "33",
            "Techmap": "47",
            "Synthesis": "14"
        },
        "exec_time(ms)": {
            "Percent%": "57.1%",
            "Diff": "4",
            "Techmap": "11",
            "Synthesis": "7"
        },
        "techmap_time(ms)": {
            "Techmap": 5.3
        },
        "Latch Drivers": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "5",
            "Synthesis": "5"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "4",
            "Synthesis": "4"
        },
        "logic element": {
            "Percent%": "18.2%",
            "Diff": "2",
            "Techmap": "13",
            "Synthesis": "11"
        },
        "latch": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "3",
            "Synthesis": "3"
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Longest Path": {
            "Percent%": "14.3%",
            "Diff": "1",
            "Techmap": "8",
            "Synthesis": "7"
        },
        "Average Path": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "4",
            "Synthesis": "4"
        },
        "Estimated LUTs": {
            "Percent%": "18.2%",
            "Diff": "2",
            "Techmap": "13",
            "Synthesis": "11"
        },
        "Total Node": {
            "Percent%": "13.3%",
            "Diff": "2",
            "Techmap": "17",
            "Synthesis": "15"
        }
    },
    "operators/twobits_arithmetic_plus/k6_N10_mem32K_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/twobits_arithmetic_plus/k6_N10_mem32K_40nm",
            "Synthesis": "operators/twobits_arithmetic_plus/k6_N10_mem32K_40nm"
        },
        "architecture": {
            "Techmap": "k6_N10_mem32K_40nm.xml",
            "Synthesis": "k6_N10_mem32K_40nm.xml"
        },
        "input_blif": {
            "Techmap": "twobits_arithmetic_plus.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "166.7%",
            "Diff": "40",
            "Techmap": "64",
            "Synthesis": "24"
        },
        "exec_time(ms)": {
            "Percent%": "23.8%",
            "Diff": "10",
            "Techmap": "52",
            "Synthesis": "42"
        },
        "techmap_time(ms)": {
            "Techmap": 5.2
        },
        "Latch Drivers": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "5",
            "Synthesis": "5"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "4",
            "Synthesis": "4"
        },
        "logic element": {
            "Percent%": "18.2%",
            "Diff": "2",
            "Techmap": "13",
            "Synthesis": "11"
        },
        "latch": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "3",
            "Synthesis": "3"
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Longest Path": {
            "Percent%": "14.3%",
            "Diff": "1",
            "Techmap": "8",
            "Synthesis": "7"
        },
        "Average Path": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "4",
            "Synthesis": "4"
        },
        "Estimated LUTs": {
            "Percent%": "18.2%",
            "Diff": "2",
            "Techmap": "13",
            "Synthesis": "11"
        },
        "Total Node": {
            "Percent%": "13.3%",
            "Diff": "2",
            "Techmap": "17",
            "Synthesis": "15"
        }
    },
    "operators/twobits_arithmetic_power/k6_N10_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/twobits_arithmetic_power/k6_N10_40nm",
            "Synthesis": "operators/twobits_arithmetic_power/k6_N10_40nm"
        },
        "architecture": {
            "Techmap": "k6_N10_40nm.xml",
            "Synthesis": "k6_N10_40nm.xml"
        },
        "input_blif": {
            "Techmap": "twobits_arithmetic_power.blif"
        },
        "max_rss(MiB)": {
            "Techmap": 49.8
        },
        "exec_time(ms)": {
            "Techmap": 15.1
        },
        "techmap_time(ms)": {
            "Techmap": 7.1
        },
        "Latch Drivers": {
            "Techmap": 1
        },
        "Pi": {
            "Techmap": 5
        },
        "Po": {
            "Techmap": 5
        },
        "logic element": {
            "Techmap": 76
        },
        "latch": {
            "Techmap": 4
        },
        "generic logic size": {
            "Techmap": 6
        },
        "Longest Path": {
            "Techmap": 17
        },
        "Average Path": {
            "Techmap": 5
        },
        "Estimated LUTs": {
            "Techmap": 76
        },
        "Total Node": {
            "Techmap": 81
        }
    },
    "operators/twobits_arithmetic_power/k6_N10_mem32K_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/twobits_arithmetic_power/k6_N10_mem32K_40nm",
            "Synthesis": "operators/twobits_arithmetic_power/k6_N10_mem32K_40nm"
        },
        "architecture": {
            "Techmap": "k6_N10_mem32K_40nm.xml",
            "Synthesis": "k6_N10_mem32K_40nm.xml"
        },
        "input_blif": {
            "Techmap": "twobits_arithmetic_power.blif"
        },
        "max_rss(MiB)": {
            "Techmap": 65.5
        },
        "exec_time(ms)": {
            "Techmap": 55.1
        },
        "techmap_time(ms)": {
            "Techmap": 5.9
        },
        "Latch Drivers": {
            "Techmap": 1
        },
        "Pi": {
            "Techmap": 5
        },
        "Po": {
            "Techmap": 5
        },
        "logic element": {
            "Techmap": 38
        },
        "latch": {
            "Techmap": 4
        },
        "Multiplier": {
            "Techmap": 2
        },
        "generic logic size": {
            "Techmap": 6
        },
        "Longest Path": {
            "Techmap": 9
        },
        "Average Path": {
            "Techmap": 5
        },
        "Estimated LUTs": {
            "Techmap": 38
        },
        "Total Node": {
            "Techmap": 45
        }
    },
    "operators/twobits_arithmetic_uminus/k6_N10_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/twobits_arithmetic_uminus/k6_N10_40nm",
            "Synthesis": "operators/twobits_arithmetic_uminus/k6_N10_40nm"
        },
        "architecture": {
            "Techmap": "k6_N10_40nm.xml",
            "Synthesis": "k6_N10_40nm.xml"
        },
        "input_blif": {
            "Techmap": "twobits_arithmetic_uminus.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "37.1%",
            "Diff": "13",
            "Techmap": "48",
            "Synthesis": "35"
        },
        "exec_time(ms)": {
            "Percent%": "-15.4%",
            "Diff": "-2",
            "Techmap": "11",
            "Synthesis": "13"
        },
        "techmap_time(ms)": {
            "Techmap": 5.2
        },
        "Latch Drivers": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "3",
            "Synthesis": "3"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "4",
            "Synthesis": "4"
        },
        "logic element": {
            "Percent%": "36.4%",
            "Diff": "4",
            "Techmap": "15",
            "Synthesis": "11"
        },
        "latch": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "3",
            "Synthesis": "3"
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Longest Path": {
            "Percent%": "28.6%",
            "Diff": "2",
            "Techmap": "9",
            "Synthesis": "7"
        },
        "Average Path": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "4",
            "Synthesis": "4"
        },
        "Estimated LUTs": {
            "Percent%": "36.4%",
            "Diff": "4",
            "Techmap": "15",
            "Synthesis": "11"
        },
        "Total Node": {
            "Percent%": "26.7%",
            "Diff": "4",
            "Techmap": "19",
            "Synthesis": "15"
        }
    },
    "operators/twobits_arithmetic_uminus/k6_N10_mem32K_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/twobits_arithmetic_uminus/k6_N10_mem32K_40nm",
            "Synthesis": "operators/twobits_arithmetic_uminus/k6_N10_mem32K_40nm"
        },
        "architecture": {
            "Techmap": "k6_N10_mem32K_40nm.xml",
            "Synthesis": "k6_N10_mem32K_40nm.xml"
        },
        "input_blif": {
            "Techmap": "twobits_arithmetic_uminus.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "25.5%",
            "Diff": "13",
            "Techmap": "64",
            "Synthesis": "51"
        },
        "exec_time(ms)": {
            "Percent%": "-43.8%",
            "Diff": "-42",
            "Techmap": "54",
            "Synthesis": "96"
        },
        "techmap_time(ms)": {
            "Techmap": 5.4
        },
        "Latch Drivers": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "3",
            "Synthesis": "3"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "4",
            "Synthesis": "4"
        },
        "logic element": {
            "Percent%": "36.4%",
            "Diff": "4",
            "Techmap": "15",
            "Synthesis": "11"
        },
        "latch": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "3",
            "Synthesis": "3"
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Longest Path": {
            "Percent%": "28.6%",
            "Diff": "2",
            "Techmap": "9",
            "Synthesis": "7"
        },
        "Average Path": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "4",
            "Synthesis": "4"
        },
        "Estimated LUTs": {
            "Percent%": "36.4%",
            "Diff": "4",
            "Techmap": "15",
            "Synthesis": "11"
        },
        "Total Node": {
            "Percent%": "26.7%",
            "Diff": "4",
            "Techmap": "19",
            "Synthesis": "15"
        }
    },
    "operators/twobits_logical_greater_equal_than/k6_N10_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/twobits_logical_greater_equal_than/k6_N10_40nm",
            "Synthesis": "operators/twobits_logical_greater_equal_than/k6_N10_40nm"
        },
        "architecture": {
            "Techmap": "k6_N10_40nm.xml",
            "Synthesis": "k6_N10_40nm.xml"
        },
        "input_blif": {
            "Techmap": "twobits_logical_greater_equal_than.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "213.3%",
            "Diff": "32",
            "Techmap": "47",
            "Synthesis": "15"
        },
        "exec_time(ms)": {
            "Percent%": "57.1%",
            "Diff": "4",
            "Techmap": "11",
            "Synthesis": "7"
        },
        "techmap_time(ms)": {
            "Techmap": 5.1
        },
        "Latch Drivers": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "5",
            "Synthesis": "5"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "2",
            "Synthesis": "2"
        },
        "logic element": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "13",
            "Synthesis": "13"
        },
        "latch": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Longest Path": {
            "Percent%": "11.1%",
            "Diff": "1",
            "Techmap": "10",
            "Synthesis": "9"
        },
        "Average Path": {
            "Percent%": "33.3%",
            "Diff": "1",
            "Techmap": "4",
            "Synthesis": "3"
        },
        "Estimated LUTs": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "13",
            "Synthesis": "13"
        },
        "Total Node": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "15",
            "Synthesis": "15"
        }
    },
    "operators/twobits_logical_greater_equal_than/k6_N10_mem32K_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/twobits_logical_greater_equal_than/k6_N10_mem32K_40nm",
            "Synthesis": "operators/twobits_logical_greater_equal_than/k6_N10_mem32K_40nm"
        },
        "architecture": {
            "Techmap": "k6_N10_mem32K_40nm.xml",
            "Synthesis": "k6_N10_mem32K_40nm.xml"
        },
        "input_blif": {
            "Techmap": "twobits_logical_greater_equal_than.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "162.5%",
            "Diff": "39",
            "Techmap": "63",
            "Synthesis": "24"
        },
        "exec_time(ms)": {
            "Percent%": "20.9%",
            "Diff": "9",
            "Techmap": "52",
            "Synthesis": "43"
        },
        "techmap_time(ms)": {
            "Techmap": 4.7
        },
        "Latch Drivers": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "5",
            "Synthesis": "5"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "2",
            "Synthesis": "2"
        },
        "logic element": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "13",
            "Synthesis": "13"
        },
        "latch": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Longest Path": {
            "Percent%": "11.1%",
            "Diff": "1",
            "Techmap": "10",
            "Synthesis": "9"
        },
        "Average Path": {
            "Percent%": "33.3%",
            "Diff": "1",
            "Techmap": "4",
            "Synthesis": "3"
        },
        "Estimated LUTs": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "13",
            "Synthesis": "13"
        },
        "Total Node": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "15",
            "Synthesis": "15"
        }
    },
    "operators/twobits_logical_greater_than/k6_N10_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/twobits_logical_greater_than/k6_N10_40nm",
            "Synthesis": "operators/twobits_logical_greater_than/k6_N10_40nm"
        },
        "architecture": {
            "Techmap": "k6_N10_40nm.xml",
            "Synthesis": "k6_N10_40nm.xml"
        },
        "input_blif": {
            "Techmap": "twobits_logical_greater_than.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "228.6%",
            "Diff": "32",
            "Techmap": "46",
            "Synthesis": "14"
        },
        "exec_time(ms)": {
            "Percent%": "42.9%",
            "Diff": "3",
            "Techmap": "10",
            "Synthesis": "7"
        },
        "techmap_time(ms)": {
            "Techmap": 4.6
        },
        "Latch Drivers": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "5",
            "Synthesis": "5"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "2",
            "Synthesis": "2"
        },
        "logic element": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "9",
            "Synthesis": "9"
        },
        "latch": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Longest Path": {
            "Percent%": "12.5%",
            "Diff": "1",
            "Techmap": "9",
            "Synthesis": "8"
        },
        "Average Path": {
            "Percent%": "33.3%",
            "Diff": "1",
            "Techmap": "4",
            "Synthesis": "3"
        },
        "Estimated LUTs": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "9",
            "Synthesis": "9"
        },
        "Total Node": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "11",
            "Synthesis": "11"
        }
    },
    "operators/twobits_logical_greater_than/k6_N10_mem32K_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/twobits_logical_greater_than/k6_N10_mem32K_40nm",
            "Synthesis": "operators/twobits_logical_greater_than/k6_N10_mem32K_40nm"
        },
        "architecture": {
            "Techmap": "k6_N10_mem32K_40nm.xml",
            "Synthesis": "k6_N10_mem32K_40nm.xml"
        },
        "input_blif": {
            "Techmap": "twobits_logical_greater_than.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "162.5%",
            "Diff": "39",
            "Techmap": "63",
            "Synthesis": "24"
        },
        "exec_time(ms)": {
            "Percent%": "26.2%",
            "Diff": "11",
            "Techmap": "53",
            "Synthesis": "42"
        },
        "techmap_time(ms)": {
            "Techmap": 4.5
        },
        "Latch Drivers": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "5",
            "Synthesis": "5"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "2",
            "Synthesis": "2"
        },
        "logic element": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "9",
            "Synthesis": "9"
        },
        "latch": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Longest Path": {
            "Percent%": "12.5%",
            "Diff": "1",
            "Techmap": "9",
            "Synthesis": "8"
        },
        "Average Path": {
            "Percent%": "33.3%",
            "Diff": "1",
            "Techmap": "4",
            "Synthesis": "3"
        },
        "Estimated LUTs": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "9",
            "Synthesis": "9"
        },
        "Total Node": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "11",
            "Synthesis": "11"
        }
    },
    "operators/twobits_logical_less_equal_than/k6_N10_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/twobits_logical_less_equal_than/k6_N10_40nm",
            "Synthesis": "operators/twobits_logical_less_equal_than/k6_N10_40nm"
        },
        "architecture": {
            "Techmap": "k6_N10_40nm.xml",
            "Synthesis": "k6_N10_40nm.xml"
        },
        "input_blif": {
            "Techmap": "twobits_logical_less_equal_than.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "235.7%",
            "Diff": "33",
            "Techmap": "47",
            "Synthesis": "14"
        },
        "exec_time(ms)": {
            "Percent%": "83.3%",
            "Diff": "5",
            "Techmap": "11",
            "Synthesis": "6"
        },
        "techmap_time(ms)": {
            "Techmap": 4.7
        },
        "Latch Drivers": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "5",
            "Synthesis": "5"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "2",
            "Synthesis": "2"
        },
        "logic element": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "13",
            "Synthesis": "13"
        },
        "latch": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Longest Path": {
            "Percent%": "11.1%",
            "Diff": "1",
            "Techmap": "10",
            "Synthesis": "9"
        },
        "Average Path": {
            "Percent%": "33.3%",
            "Diff": "1",
            "Techmap": "4",
            "Synthesis": "3"
        },
        "Estimated LUTs": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "13",
            "Synthesis": "13"
        },
        "Total Node": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "15",
            "Synthesis": "15"
        }
    },
    "operators/twobits_logical_less_equal_than/k6_N10_mem32K_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/twobits_logical_less_equal_than/k6_N10_mem32K_40nm",
            "Synthesis": "operators/twobits_logical_less_equal_than/k6_N10_mem32K_40nm"
        },
        "architecture": {
            "Techmap": "k6_N10_mem32K_40nm.xml",
            "Synthesis": "k6_N10_mem32K_40nm.xml"
        },
        "input_blif": {
            "Techmap": "twobits_logical_less_equal_than.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "162.5%",
            "Diff": "39",
            "Techmap": "63",
            "Synthesis": "24"
        },
        "exec_time(ms)": {
            "Percent%": "23.8%",
            "Diff": "10",
            "Techmap": "52",
            "Synthesis": "42"
        },
        "techmap_time(ms)": {
            "Techmap": 4.7
        },
        "Latch Drivers": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "5",
            "Synthesis": "5"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "2",
            "Synthesis": "2"
        },
        "logic element": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "13",
            "Synthesis": "13"
        },
        "latch": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Longest Path": {
            "Percent%": "11.1%",
            "Diff": "1",
            "Techmap": "10",
            "Synthesis": "9"
        },
        "Average Path": {
            "Percent%": "33.3%",
            "Diff": "1",
            "Techmap": "4",
            "Synthesis": "3"
        },
        "Estimated LUTs": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "13",
            "Synthesis": "13"
        },
        "Total Node": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "15",
            "Synthesis": "15"
        }
    },
    "operators/twobits_logical_less_than/k6_N10_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/twobits_logical_less_than/k6_N10_40nm",
            "Synthesis": "operators/twobits_logical_less_than/k6_N10_40nm"
        },
        "architecture": {
            "Techmap": "k6_N10_40nm.xml",
            "Synthesis": "k6_N10_40nm.xml"
        },
        "input_blif": {
            "Techmap": "twobits_logical_less_than.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "235.7%",
            "Diff": "33",
            "Techmap": "47",
            "Synthesis": "14"
        },
        "exec_time(ms)": {
            "Percent%": "42.9%",
            "Diff": "3",
            "Techmap": "10",
            "Synthesis": "7"
        },
        "techmap_time(ms)": {
            "Techmap": 4.5
        },
        "Latch Drivers": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "5",
            "Synthesis": "5"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "2",
            "Synthesis": "2"
        },
        "logic element": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "9",
            "Synthesis": "9"
        },
        "latch": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Longest Path": {
            "Percent%": "12.5%",
            "Diff": "1",
            "Techmap": "9",
            "Synthesis": "8"
        },
        "Average Path": {
            "Percent%": "33.3%",
            "Diff": "1",
            "Techmap": "4",
            "Synthesis": "3"
        },
        "Estimated LUTs": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "9",
            "Synthesis": "9"
        },
        "Total Node": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "11",
            "Synthesis": "11"
        }
    },
    "operators/twobits_logical_less_than/k6_N10_mem32K_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/twobits_logical_less_than/k6_N10_mem32K_40nm",
            "Synthesis": "operators/twobits_logical_less_than/k6_N10_mem32K_40nm"
        },
        "architecture": {
            "Techmap": "k6_N10_mem32K_40nm.xml",
            "Synthesis": "k6_N10_mem32K_40nm.xml"
        },
        "input_blif": {
            "Techmap": "twobits_logical_less_than.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "162.5%",
            "Diff": "39",
            "Techmap": "63",
            "Synthesis": "24"
        },
        "exec_time(ms)": {
            "Percent%": "15.9%",
            "Diff": "7",
            "Techmap": "51",
            "Synthesis": "44"
        },
        "techmap_time(ms)": {
            "Techmap": 4.5
        },
        "Latch Drivers": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "5",
            "Synthesis": "5"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "2",
            "Synthesis": "2"
        },
        "logic element": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "9",
            "Synthesis": "9"
        },
        "latch": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Longest Path": {
            "Percent%": "12.5%",
            "Diff": "1",
            "Techmap": "9",
            "Synthesis": "8"
        },
        "Average Path": {
            "Percent%": "33.3%",
            "Diff": "1",
            "Techmap": "4",
            "Synthesis": "3"
        },
        "Estimated LUTs": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "9",
            "Synthesis": "9"
        },
        "Total Node": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "11",
            "Synthesis": "11"
        }
    },
    "operators/unary_bitwise_bufnode/k6_N10_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/unary_bitwise_bufnode/k6_N10_40nm",
            "Synthesis": "operators/unary_bitwise_bufnode/k6_N10_40nm"
        },
        "architecture": {
            "Techmap": "k6_N10_40nm.xml",
            "Synthesis": "k6_N10_40nm.xml"
        },
        "input_blif": {
            "Techmap": "unary_bitwise_bufnode.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "200.0%",
            "Diff": "28",
            "Techmap": "42",
            "Synthesis": "14"
        },
        "exec_time(ms)": {
            "Percent%": "16.7%",
            "Diff": "1",
            "Techmap": "7",
            "Synthesis": "6"
        },
        "techmap_time(ms)": {
            "Techmap": 1.6
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "logic element": {
            "Techmap": 1
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Longest Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Average Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Estimated LUTs": {
            "Techmap": 1
        },
        "Total Node": {
            "Techmap": 1
        }
    },
    "operators/unary_bitwise_bufnode/k6_N10_mem32K_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/unary_bitwise_bufnode/k6_N10_mem32K_40nm",
            "Synthesis": "operators/unary_bitwise_bufnode/k6_N10_mem32K_40nm"
        },
        "architecture": {
            "Techmap": "k6_N10_mem32K_40nm.xml",
            "Synthesis": "k6_N10_mem32K_40nm.xml"
        },
        "input_blif": {
            "Techmap": "unary_bitwise_bufnode.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "145.8%",
            "Diff": "35",
            "Techmap": "59",
            "Synthesis": "24"
        },
        "exec_time(ms)": {
            "Percent%": "17.1%",
            "Diff": "7",
            "Techmap": "48",
            "Synthesis": "41"
        },
        "techmap_time(ms)": {
            "Techmap": 1.5
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "logic element": {
            "Techmap": 1
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Longest Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Average Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Estimated LUTs": {
            "Techmap": 1
        },
        "Total Node": {
            "Techmap": 1
        }
    },
    "operators/unary_bitwise_not/k6_N10_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/unary_bitwise_not/k6_N10_40nm",
            "Synthesis": "operators/unary_bitwise_not/k6_N10_40nm"
        },
        "architecture": {
            "Techmap": "k6_N10_40nm.xml",
            "Synthesis": "k6_N10_40nm.xml"
        },
        "input_blif": {
            "Techmap": "unary_bitwise_not.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "228.6%",
            "Diff": "32",
            "Techmap": "46",
            "Synthesis": "14"
        },
        "exec_time(ms)": {
            "Percent%": "66.7%",
            "Diff": "4",
            "Techmap": "10",
            "Synthesis": "6"
        },
        "techmap_time(ms)": {
            "Techmap": 4.1
        },
        "Latch Drivers": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "2",
            "Synthesis": "2"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "2",
            "Synthesis": "2"
        },
        "logic element": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "5",
            "Synthesis": "5"
        },
        "latch": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Longest Path": {
            "Percent%": "-14.3%",
            "Diff": "-1",
            "Techmap": "6",
            "Synthesis": "7"
        },
        "Average Path": {
            "Percent%": "33.3%",
            "Diff": "1",
            "Techmap": "4",
            "Synthesis": "3"
        },
        "Estimated LUTs": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "5",
            "Synthesis": "5"
        },
        "Total Node": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "7",
            "Synthesis": "7"
        }
    },
    "operators/unary_bitwise_not/k6_N10_mem32K_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/unary_bitwise_not/k6_N10_mem32K_40nm",
            "Synthesis": "operators/unary_bitwise_not/k6_N10_mem32K_40nm"
        },
        "architecture": {
            "Techmap": "k6_N10_mem32K_40nm.xml",
            "Synthesis": "k6_N10_mem32K_40nm.xml"
        },
        "input_blif": {
            "Techmap": "unary_bitwise_not.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "158.3%",
            "Diff": "38",
            "Techmap": "62",
            "Synthesis": "24"
        },
        "exec_time(ms)": {
            "Percent%": "37.8%",
            "Diff": "14",
            "Techmap": "51",
            "Synthesis": "37"
        },
        "techmap_time(ms)": {
            "Techmap": 3.9
        },
        "Latch Drivers": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "2",
            "Synthesis": "2"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "2",
            "Synthesis": "2"
        },
        "logic element": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "5",
            "Synthesis": "5"
        },
        "latch": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Longest Path": {
            "Percent%": "-14.3%",
            "Diff": "-1",
            "Techmap": "6",
            "Synthesis": "7"
        },
        "Average Path": {
            "Percent%": "33.3%",
            "Diff": "1",
            "Techmap": "4",
            "Synthesis": "3"
        },
        "Estimated LUTs": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "5",
            "Synthesis": "5"
        },
        "Total Node": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "7",
            "Synthesis": "7"
        }
    },
    "operators/unsigned_16bits_asl_int_wide/k6_N10_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/unsigned_16bits_asl_int_wide/k6_N10_40nm",
            "Synthesis": "operators/unsigned_16bits_asl_int_wide/k6_N10_40nm"
        },
        "architecture": {
            "Techmap": "k6_N10_40nm.xml",
            "Synthesis": "k6_N10_40nm.xml"
        },
        "input_blif": {
            "Techmap": "unsigned_16bits_asl_int_wide.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "16.2%",
            "Diff": "6",
            "Techmap": "43",
            "Synthesis": "37"
        },
        "exec_time(ms)": {
            "Percent%": "-23.1%",
            "Diff": "-3",
            "Techmap": "10",
            "Synthesis": "13"
        },
        "techmap_time(ms)": {
            "Techmap": 3.3
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "16",
            "Synthesis": "16"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "32",
            "Synthesis": "32"
        },
        "logic element": {
            "Techmap": 56
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Longest Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Average Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Estimated LUTs": {
            "Techmap": 56
        },
        "Total Node": {
            "Techmap": 56
        }
    },
    "operators/unsigned_16bits_asl_int_wide/k6_N10_mem32K_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/unsigned_16bits_asl_int_wide/k6_N10_mem32K_40nm",
            "Synthesis": "operators/unsigned_16bits_asl_int_wide/k6_N10_mem32K_40nm"
        },
        "architecture": {
            "Techmap": "k6_N10_mem32K_40nm.xml",
            "Synthesis": "k6_N10_mem32K_40nm.xml"
        },
        "input_blif": {
            "Techmap": "unsigned_16bits_asl_int_wide.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "13.2%",
            "Diff": "7",
            "Techmap": "60",
            "Synthesis": "53"
        },
        "exec_time(ms)": {
            "Percent%": "-34.1%",
            "Diff": "-28",
            "Techmap": "54",
            "Synthesis": "82"
        },
        "techmap_time(ms)": {
            "Techmap": 3.5
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "16",
            "Synthesis": "16"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "32",
            "Synthesis": "32"
        },
        "logic element": {
            "Techmap": 56
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Longest Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Average Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Estimated LUTs": {
            "Techmap": 56
        },
        "Total Node": {
            "Techmap": 56
        }
    },
    "operators/unsigned_16bits_asr_int_wide/k6_N10_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/unsigned_16bits_asr_int_wide/k6_N10_40nm",
            "Synthesis": "operators/unsigned_16bits_asr_int_wide/k6_N10_40nm"
        },
        "architecture": {
            "Techmap": "k6_N10_40nm.xml",
            "Synthesis": "k6_N10_40nm.xml"
        },
        "input_blif": {
            "Techmap": "unsigned_16bits_asr_int_wide.blif"
        },
        "max_rss(MiB)": {
            "Techmap": 43.6
        },
        "exec_time(ms)": {
            "Techmap": 10.2
        },
        "techmap_time(ms)": {
            "Techmap": 3.3
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "16",
            "Synthesis": "16"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "32",
            "Synthesis": "32"
        },
        "logic element": {
            "Techmap": 56
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Longest Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Average Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Estimated LUTs": {
            "Techmap": 56
        },
        "Total Node": {
            "Techmap": 56
        }
    },
    "operators/unsigned_16bits_asr_int_wide/k6_N10_mem32K_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/unsigned_16bits_asr_int_wide/k6_N10_mem32K_40nm",
            "Synthesis": "operators/unsigned_16bits_asr_int_wide/k6_N10_mem32K_40nm"
        },
        "architecture": {
            "Techmap": "k6_N10_mem32K_40nm.xml",
            "Synthesis": "k6_N10_mem32K_40nm.xml"
        },
        "input_blif": {
            "Techmap": "unsigned_16bits_asr_int_wide.blif"
        },
        "max_rss(MiB)": {
            "Techmap": 60.3
        },
        "exec_time(ms)": {
            "Techmap": 53.1
        },
        "techmap_time(ms)": {
            "Techmap": 3.4
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "16",
            "Synthesis": "16"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "32",
            "Synthesis": "32"
        },
        "logic element": {
            "Techmap": 56
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Longest Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Average Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Estimated LUTs": {
            "Techmap": 56
        },
        "Total Node": {
            "Techmap": 56
        }
    },
    "operators/unsigned_16bits_sl_int_wide/k6_N10_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/unsigned_16bits_sl_int_wide/k6_N10_40nm",
            "Synthesis": "operators/unsigned_16bits_sl_int_wide/k6_N10_40nm"
        },
        "architecture": {
            "Techmap": "k6_N10_40nm.xml",
            "Synthesis": "k6_N10_40nm.xml"
        },
        "input_blif": {
            "Techmap": "unsigned_16bits_sl_int_wide.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "16.2%",
            "Diff": "6",
            "Techmap": "43",
            "Synthesis": "37"
        },
        "exec_time(ms)": {
            "Percent%": "-16.7%",
            "Diff": "-2",
            "Techmap": "10",
            "Synthesis": "12"
        },
        "techmap_time(ms)": {
            "Techmap": 3.2
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "16",
            "Synthesis": "16"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "32",
            "Synthesis": "32"
        },
        "logic element": {
            "Techmap": 56
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Longest Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Average Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Estimated LUTs": {
            "Techmap": 56
        },
        "Total Node": {
            "Techmap": 56
        }
    },
    "operators/unsigned_16bits_sl_int_wide/k6_N10_mem32K_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/unsigned_16bits_sl_int_wide/k6_N10_mem32K_40nm",
            "Synthesis": "operators/unsigned_16bits_sl_int_wide/k6_N10_mem32K_40nm"
        },
        "architecture": {
            "Techmap": "k6_N10_mem32K_40nm.xml",
            "Synthesis": "k6_N10_mem32K_40nm.xml"
        },
        "input_blif": {
            "Techmap": "unsigned_16bits_sl_int_wide.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "11.1%",
            "Diff": "6",
            "Techmap": "60",
            "Synthesis": "54"
        },
        "exec_time(ms)": {
            "Percent%": "-40.7%",
            "Diff": "-35",
            "Techmap": "51",
            "Synthesis": "86"
        },
        "techmap_time(ms)": {
            "Techmap": 3.3
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "16",
            "Synthesis": "16"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "32",
            "Synthesis": "32"
        },
        "logic element": {
            "Techmap": 56
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Longest Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Average Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Estimated LUTs": {
            "Techmap": 56
        },
        "Total Node": {
            "Techmap": 56
        }
    },
    "operators/unsigned_16bits_sr_int_wide/k6_N10_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/unsigned_16bits_sr_int_wide/k6_N10_40nm",
            "Synthesis": "operators/unsigned_16bits_sr_int_wide/k6_N10_40nm"
        },
        "architecture": {
            "Techmap": "k6_N10_40nm.xml",
            "Synthesis": "k6_N10_40nm.xml"
        },
        "input_blif": {
            "Techmap": "unsigned_16bits_sr_int_wide.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "16.2%",
            "Diff": "6",
            "Techmap": "43",
            "Synthesis": "37"
        },
        "exec_time(ms)": {
            "Percent%": "-21.4%",
            "Diff": "-3",
            "Techmap": "11",
            "Synthesis": "14"
        },
        "techmap_time(ms)": {
            "Techmap": 4.1
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "16",
            "Synthesis": "16"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "32",
            "Synthesis": "32"
        },
        "logic element": {
            "Techmap": 56
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Longest Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Average Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Estimated LUTs": {
            "Techmap": 56
        },
        "Total Node": {
            "Techmap": 56
        }
    },
    "operators/unsigned_16bits_sr_int_wide/k6_N10_mem32K_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/unsigned_16bits_sr_int_wide/k6_N10_mem32K_40nm",
            "Synthesis": "operators/unsigned_16bits_sr_int_wide/k6_N10_mem32K_40nm"
        },
        "architecture": {
            "Techmap": "k6_N10_mem32K_40nm.xml",
            "Synthesis": "k6_N10_mem32K_40nm.xml"
        },
        "input_blif": {
            "Techmap": "unsigned_16bits_sr_int_wide.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "11.1%",
            "Diff": "6",
            "Techmap": "60",
            "Synthesis": "54"
        },
        "exec_time(ms)": {
            "Percent%": "-40.0%",
            "Diff": "-34",
            "Techmap": "51",
            "Synthesis": "85"
        },
        "techmap_time(ms)": {
            "Techmap": 3.3
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "16",
            "Synthesis": "16"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "32",
            "Synthesis": "32"
        },
        "logic element": {
            "Techmap": 56
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Longest Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Average Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Estimated LUTs": {
            "Techmap": 56
        },
        "Total Node": {
            "Techmap": 56
        }
    },
    "operators/unsigned_1bit_asl_indexed/k6_N10_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/unsigned_1bit_asl_indexed/k6_N10_40nm",
            "Synthesis": "operators/unsigned_1bit_asl_indexed/k6_N10_40nm"
        },
        "architecture": {
            "Techmap": "k6_N10_40nm.xml",
            "Synthesis": "k6_N10_40nm.xml"
        },
        "input_blif": {
            "Techmap": "unsigned_1bit_asl_indexed.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "16.2%",
            "Diff": "6",
            "Techmap": "43",
            "Synthesis": "37"
        },
        "exec_time(ms)": {
            "Percent%": "-41.7%",
            "Diff": "-5",
            "Techmap": "7",
            "Synthesis": "12"
        },
        "techmap_time(ms)": {
            "Techmap": 1.6
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "2",
            "Synthesis": "2"
        },
        "logic element": {
            "Techmap": 3
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Longest Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Average Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Estimated LUTs": {
            "Techmap": 3
        },
        "Total Node": {
            "Techmap": 3
        }
    },
    "operators/unsigned_1bit_asl_indexed/k6_N10_mem32K_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/unsigned_1bit_asl_indexed/k6_N10_mem32K_40nm",
            "Synthesis": "operators/unsigned_1bit_asl_indexed/k6_N10_mem32K_40nm"
        },
        "architecture": {
            "Techmap": "k6_N10_mem32K_40nm.xml",
            "Synthesis": "k6_N10_mem32K_40nm.xml"
        },
        "input_blif": {
            "Techmap": "unsigned_1bit_asl_indexed.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "11.3%",
            "Diff": "6",
            "Techmap": "59",
            "Synthesis": "53"
        },
        "exec_time(ms)": {
            "Percent%": "-43.0%",
            "Diff": "-37",
            "Techmap": "49",
            "Synthesis": "86"
        },
        "techmap_time(ms)": {
            "Techmap": 1.6
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "2",
            "Synthesis": "2"
        },
        "logic element": {
            "Techmap": 3
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Longest Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Average Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Estimated LUTs": {
            "Techmap": 3
        },
        "Total Node": {
            "Techmap": 3
        }
    },
    "operators/unsigned_1bit_asl_wire/k6_N10_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/unsigned_1bit_asl_wire/k6_N10_40nm",
            "Synthesis": "operators/unsigned_1bit_asl_wire/k6_N10_40nm"
        },
        "architecture": {
            "Techmap": "k6_N10_40nm.xml",
            "Synthesis": "k6_N10_40nm.xml"
        },
        "input_blif": {
            "Techmap": "unsigned_1bit_asl_wire.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "13.5%",
            "Diff": "5",
            "Techmap": "42",
            "Synthesis": "37"
        },
        "exec_time(ms)": {
            "Percent%": "-12.5%",
            "Diff": "-1",
            "Techmap": "7",
            "Synthesis": "8"
        },
        "techmap_time(ms)": {
            "Techmap": 1.5
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "logic element": {
            "Techmap": 2
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Longest Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Average Path": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "2",
            "Synthesis": "2"
        },
        "Estimated LUTs": {
            "Techmap": 2
        },
        "Total Node": {
            "Techmap": 2
        }
    },
    "operators/unsigned_1bit_asl_wire/k6_N10_mem32K_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/unsigned_1bit_asl_wire/k6_N10_mem32K_40nm",
            "Synthesis": "operators/unsigned_1bit_asl_wire/k6_N10_mem32K_40nm"
        },
        "architecture": {
            "Techmap": "k6_N10_mem32K_40nm.xml",
            "Synthesis": "k6_N10_mem32K_40nm.xml"
        },
        "input_blif": {
            "Techmap": "unsigned_1bit_asl_wire.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "11.3%",
            "Diff": "6",
            "Techmap": "59",
            "Synthesis": "53"
        },
        "exec_time(ms)": {
            "Percent%": "-41.5%",
            "Diff": "-34",
            "Techmap": "48",
            "Synthesis": "82"
        },
        "techmap_time(ms)": {
            "Techmap": 1.5
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "logic element": {
            "Techmap": 2
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Longest Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Average Path": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "2",
            "Synthesis": "2"
        },
        "Estimated LUTs": {
            "Techmap": 2
        },
        "Total Node": {
            "Techmap": 2
        }
    },
    "operators/unsigned_1bit_asr_indexed/k6_N10_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/unsigned_1bit_asr_indexed/k6_N10_40nm",
            "Synthesis": "operators/unsigned_1bit_asr_indexed/k6_N10_40nm"
        },
        "architecture": {
            "Techmap": "k6_N10_40nm.xml",
            "Synthesis": "k6_N10_40nm.xml"
        },
        "input_blif": {
            "Techmap": "unsigned_1bit_asr_indexed.blif"
        },
        "max_rss(MiB)": {
            "Techmap": 42.9
        },
        "exec_time(ms)": {
            "Techmap": 7.8
        },
        "techmap_time(ms)": {
            "Techmap": 1.6
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "2",
            "Synthesis": "2"
        },
        "logic element": {
            "Techmap": 3
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Longest Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Average Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Estimated LUTs": {
            "Techmap": 3
        },
        "Total Node": {
            "Techmap": 3
        }
    },
    "operators/unsigned_1bit_asr_indexed/k6_N10_mem32K_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/unsigned_1bit_asr_indexed/k6_N10_mem32K_40nm",
            "Synthesis": "operators/unsigned_1bit_asr_indexed/k6_N10_mem32K_40nm"
        },
        "architecture": {
            "Techmap": "k6_N10_mem32K_40nm.xml",
            "Synthesis": "k6_N10_mem32K_40nm.xml"
        },
        "input_blif": {
            "Techmap": "unsigned_1bit_asr_indexed.blif"
        },
        "max_rss(MiB)": {
            "Techmap": 59.5
        },
        "exec_time(ms)": {
            "Techmap": 49.4
        },
        "techmap_time(ms)": {
            "Techmap": 1.6
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "2",
            "Synthesis": "2"
        },
        "logic element": {
            "Techmap": 3
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Longest Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Average Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Estimated LUTs": {
            "Techmap": 3
        },
        "Total Node": {
            "Techmap": 3
        }
    },
    "operators/unsigned_1bit_asr_wire/k6_N10_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/unsigned_1bit_asr_wire/k6_N10_40nm",
            "Synthesis": "operators/unsigned_1bit_asr_wire/k6_N10_40nm"
        },
        "architecture": {
            "Techmap": "k6_N10_40nm.xml",
            "Synthesis": "k6_N10_40nm.xml"
        },
        "input_blif": {
            "Techmap": "unsigned_1bit_asr_wire.blif"
        },
        "max_rss(MiB)": {
            "Techmap": 42.7
        },
        "exec_time(ms)": {
            "Techmap": 7.5
        },
        "techmap_time(ms)": {
            "Techmap": 1.5
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "logic element": {
            "Techmap": 2
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Longest Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Average Path": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "2",
            "Synthesis": "2"
        },
        "Estimated LUTs": {
            "Techmap": 2
        },
        "Total Node": {
            "Techmap": 2
        }
    },
    "operators/unsigned_1bit_asr_wire/k6_N10_mem32K_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/unsigned_1bit_asr_wire/k6_N10_mem32K_40nm",
            "Synthesis": "operators/unsigned_1bit_asr_wire/k6_N10_mem32K_40nm"
        },
        "architecture": {
            "Techmap": "k6_N10_mem32K_40nm.xml",
            "Synthesis": "k6_N10_mem32K_40nm.xml"
        },
        "input_blif": {
            "Techmap": "unsigned_1bit_asr_wire.blif"
        },
        "max_rss(MiB)": {
            "Techmap": 59.5
        },
        "exec_time(ms)": {
            "Techmap": 48.7
        },
        "techmap_time(ms)": {
            "Techmap": 1.5
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "logic element": {
            "Techmap": 2
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Longest Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Average Path": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "2",
            "Synthesis": "2"
        },
        "Estimated LUTs": {
            "Techmap": 2
        },
        "Total Node": {
            "Techmap": 2
        }
    },
    "operators/unsigned_1bit_sl_indexed/k6_N10_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/unsigned_1bit_sl_indexed/k6_N10_40nm",
            "Synthesis": "operators/unsigned_1bit_sl_indexed/k6_N10_40nm"
        },
        "architecture": {
            "Techmap": "k6_N10_40nm.xml",
            "Synthesis": "k6_N10_40nm.xml"
        },
        "input_blif": {
            "Techmap": "unsigned_1bit_sl_indexed.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "16.2%",
            "Diff": "6",
            "Techmap": "43",
            "Synthesis": "37"
        },
        "exec_time(ms)": {
            "Percent%": "-41.7%",
            "Diff": "-5",
            "Techmap": "7",
            "Synthesis": "12"
        },
        "techmap_time(ms)": {
            "Techmap": 1.6
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "2",
            "Synthesis": "2"
        },
        "logic element": {
            "Techmap": 3
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Longest Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Average Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Estimated LUTs": {
            "Techmap": 3
        },
        "Total Node": {
            "Techmap": 3
        }
    },
    "operators/unsigned_1bit_sl_indexed/k6_N10_mem32K_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/unsigned_1bit_sl_indexed/k6_N10_mem32K_40nm",
            "Synthesis": "operators/unsigned_1bit_sl_indexed/k6_N10_mem32K_40nm"
        },
        "architecture": {
            "Techmap": "k6_N10_mem32K_40nm.xml",
            "Synthesis": "k6_N10_mem32K_40nm.xml"
        },
        "input_blif": {
            "Techmap": "unsigned_1bit_sl_indexed.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "11.3%",
            "Diff": "6",
            "Techmap": "59",
            "Synthesis": "53"
        },
        "exec_time(ms)": {
            "Percent%": "-44.8%",
            "Diff": "-39",
            "Techmap": "48",
            "Synthesis": "87"
        },
        "techmap_time(ms)": {
            "Techmap": 1.6
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "2",
            "Synthesis": "2"
        },
        "logic element": {
            "Techmap": 3
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Longest Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Average Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Estimated LUTs": {
            "Techmap": 3
        },
        "Total Node": {
            "Techmap": 3
        }
    },
    "operators/unsigned_1bit_sl_wire/k6_N10_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/unsigned_1bit_sl_wire/k6_N10_40nm",
            "Synthesis": "operators/unsigned_1bit_sl_wire/k6_N10_40nm"
        },
        "architecture": {
            "Techmap": "k6_N10_40nm.xml",
            "Synthesis": "k6_N10_40nm.xml"
        },
        "input_blif": {
            "Techmap": "unsigned_1bit_sl_wire.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "13.5%",
            "Diff": "5",
            "Techmap": "42",
            "Synthesis": "37"
        },
        "exec_time(ms)": {
            "Percent%": "-30.0%",
            "Diff": "-3",
            "Techmap": "7",
            "Synthesis": "10"
        },
        "techmap_time(ms)": {
            "Techmap": 1.5
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "logic element": {
            "Techmap": 2
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Longest Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Average Path": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "2",
            "Synthesis": "2"
        },
        "Estimated LUTs": {
            "Techmap": 2
        },
        "Total Node": {
            "Techmap": 2
        }
    },
    "operators/unsigned_1bit_sl_wire/k6_N10_mem32K_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/unsigned_1bit_sl_wire/k6_N10_mem32K_40nm",
            "Synthesis": "operators/unsigned_1bit_sl_wire/k6_N10_mem32K_40nm"
        },
        "architecture": {
            "Techmap": "k6_N10_mem32K_40nm.xml",
            "Synthesis": "k6_N10_mem32K_40nm.xml"
        },
        "input_blif": {
            "Techmap": "unsigned_1bit_sl_wire.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "11.3%",
            "Diff": "6",
            "Techmap": "59",
            "Synthesis": "53"
        },
        "exec_time(ms)": {
            "Percent%": "-41.5%",
            "Diff": "-34",
            "Techmap": "48",
            "Synthesis": "82"
        },
        "techmap_time(ms)": {
            "Techmap": 1.5
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "logic element": {
            "Techmap": 2
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Longest Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Average Path": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "2",
            "Synthesis": "2"
        },
        "Estimated LUTs": {
            "Techmap": 2
        },
        "Total Node": {
            "Techmap": 2
        }
    },
    "operators/unsigned_1bit_sr_indexed/k6_N10_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/unsigned_1bit_sr_indexed/k6_N10_40nm",
            "Synthesis": "operators/unsigned_1bit_sr_indexed/k6_N10_40nm"
        },
        "architecture": {
            "Techmap": "k6_N10_40nm.xml",
            "Synthesis": "k6_N10_40nm.xml"
        },
        "input_blif": {
            "Techmap": "unsigned_1bit_sr_indexed.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "13.5%",
            "Diff": "5",
            "Techmap": "42",
            "Synthesis": "37"
        },
        "exec_time(ms)": {
            "Percent%": "-27.3%",
            "Diff": "-3",
            "Techmap": "8",
            "Synthesis": "11"
        },
        "techmap_time(ms)": {
            "Techmap": 1.8
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "2",
            "Synthesis": "2"
        },
        "logic element": {
            "Techmap": 3
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Longest Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Average Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Estimated LUTs": {
            "Techmap": 3
        },
        "Total Node": {
            "Techmap": 3
        }
    },
    "operators/unsigned_1bit_sr_indexed/k6_N10_mem32K_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/unsigned_1bit_sr_indexed/k6_N10_mem32K_40nm",
            "Synthesis": "operators/unsigned_1bit_sr_indexed/k6_N10_mem32K_40nm"
        },
        "architecture": {
            "Techmap": "k6_N10_mem32K_40nm.xml",
            "Synthesis": "k6_N10_mem32K_40nm.xml"
        },
        "input_blif": {
            "Techmap": "unsigned_1bit_sr_indexed.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "11.3%",
            "Diff": "6",
            "Techmap": "59",
            "Synthesis": "53"
        },
        "exec_time(ms)": {
            "Percent%": "-34.2%",
            "Diff": "-25",
            "Techmap": "48",
            "Synthesis": "73"
        },
        "techmap_time(ms)": {
            "Techmap": 1.7
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "2",
            "Synthesis": "2"
        },
        "logic element": {
            "Techmap": 3
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Longest Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Average Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Estimated LUTs": {
            "Techmap": 3
        },
        "Total Node": {
            "Techmap": 3
        }
    },
    "operators/unsigned_1bit_sr_wire/k6_N10_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/unsigned_1bit_sr_wire/k6_N10_40nm",
            "Synthesis": "operators/unsigned_1bit_sr_wire/k6_N10_40nm"
        },
        "architecture": {
            "Techmap": "k6_N10_40nm.xml",
            "Synthesis": "k6_N10_40nm.xml"
        },
        "input_blif": {
            "Techmap": "unsigned_1bit_sr_wire.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "13.5%",
            "Diff": "5",
            "Techmap": "42",
            "Synthesis": "37"
        },
        "exec_time(ms)": {
            "Percent%": "-36.4%",
            "Diff": "-4",
            "Techmap": "7",
            "Synthesis": "11"
        },
        "techmap_time(ms)": {
            "Techmap": 1.6
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "logic element": {
            "Techmap": 2
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Longest Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Average Path": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "2",
            "Synthesis": "2"
        },
        "Estimated LUTs": {
            "Techmap": 2
        },
        "Total Node": {
            "Techmap": 2
        }
    },
    "operators/unsigned_1bit_sr_wire/k6_N10_mem32K_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/unsigned_1bit_sr_wire/k6_N10_mem32K_40nm",
            "Synthesis": "operators/unsigned_1bit_sr_wire/k6_N10_mem32K_40nm"
        },
        "architecture": {
            "Techmap": "k6_N10_mem32K_40nm.xml",
            "Synthesis": "k6_N10_mem32K_40nm.xml"
        },
        "input_blif": {
            "Techmap": "unsigned_1bit_sr_wire.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "11.3%",
            "Diff": "6",
            "Techmap": "59",
            "Synthesis": "53"
        },
        "exec_time(ms)": {
            "Percent%": "-43.7%",
            "Diff": "-38",
            "Techmap": "49",
            "Synthesis": "87"
        },
        "techmap_time(ms)": {
            "Techmap": 1.6
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "logic element": {
            "Techmap": 2
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Longest Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Average Path": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "2",
            "Synthesis": "2"
        },
        "Estimated LUTs": {
            "Techmap": 2
        },
        "Total Node": {
            "Techmap": 2
        }
    },
    "operators/unsigned_2bits_asl_wide/k6_N10_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/unsigned_2bits_asl_wide/k6_N10_40nm",
            "Synthesis": "operators/unsigned_2bits_asl_wide/k6_N10_40nm"
        },
        "architecture": {
            "Techmap": "k6_N10_40nm.xml",
            "Synthesis": "k6_N10_40nm.xml"
        },
        "input_blif": {
            "Techmap": "unsigned_2bits_asl_wide.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "13.5%",
            "Diff": "5",
            "Techmap": "42",
            "Synthesis": "37"
        },
        "exec_time(ms)": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "11",
            "Synthesis": "11"
        },
        "techmap_time(ms)": {
            "Techmap": 2.3
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "3",
            "Synthesis": "3"
        },
        "logic element": {
            "Techmap": 5
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Longest Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Average Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Estimated LUTs": {
            "Techmap": 5
        },
        "Total Node": {
            "Techmap": 5
        }
    },
    "operators/unsigned_2bits_asl_wide/k6_N10_mem32K_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/unsigned_2bits_asl_wide/k6_N10_mem32K_40nm",
            "Synthesis": "operators/unsigned_2bits_asl_wide/k6_N10_mem32K_40nm"
        },
        "architecture": {
            "Techmap": "k6_N10_mem32K_40nm.xml",
            "Synthesis": "k6_N10_mem32K_40nm.xml"
        },
        "input_blif": {
            "Techmap": "unsigned_2bits_asl_wide.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "11.3%",
            "Diff": "6",
            "Techmap": "59",
            "Synthesis": "53"
        },
        "exec_time(ms)": {
            "Percent%": "-39.5%",
            "Diff": "-32",
            "Techmap": "49",
            "Synthesis": "81"
        },
        "techmap_time(ms)": {
            "Techmap": 1.7
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "3",
            "Synthesis": "3"
        },
        "logic element": {
            "Techmap": 5
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Longest Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Average Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Estimated LUTs": {
            "Techmap": 5
        },
        "Total Node": {
            "Techmap": 5
        }
    },
    "operators/unsigned_2bits_asr_wide/k6_N10_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/unsigned_2bits_asr_wide/k6_N10_40nm",
            "Synthesis": "operators/unsigned_2bits_asr_wide/k6_N10_40nm"
        },
        "architecture": {
            "Techmap": "k6_N10_40nm.xml",
            "Synthesis": "k6_N10_40nm.xml"
        },
        "input_blif": {
            "Techmap": "unsigned_2bits_asr_wide.blif"
        },
        "max_rss(MiB)": {
            "Techmap": 42.9
        },
        "exec_time(ms)": {
            "Techmap": 7.7
        },
        "techmap_time(ms)": {
            "Techmap": 1.6
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "3",
            "Synthesis": "3"
        },
        "logic element": {
            "Techmap": 5
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Longest Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Average Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Estimated LUTs": {
            "Techmap": 5
        },
        "Total Node": {
            "Techmap": 5
        }
    },
    "operators/unsigned_2bits_asr_wide/k6_N10_mem32K_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/unsigned_2bits_asr_wide/k6_N10_mem32K_40nm",
            "Synthesis": "operators/unsigned_2bits_asr_wide/k6_N10_mem32K_40nm"
        },
        "architecture": {
            "Techmap": "k6_N10_mem32K_40nm.xml",
            "Synthesis": "k6_N10_mem32K_40nm.xml"
        },
        "input_blif": {
            "Techmap": "unsigned_2bits_asr_wide.blif"
        },
        "max_rss(MiB)": {
            "Techmap": 59.4
        },
        "exec_time(ms)": {
            "Techmap": 48.9
        },
        "techmap_time(ms)": {
            "Techmap": 1.7
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "3",
            "Synthesis": "3"
        },
        "logic element": {
            "Techmap": 5
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Longest Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Average Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Estimated LUTs": {
            "Techmap": 5
        },
        "Total Node": {
            "Techmap": 5
        }
    },
    "operators/unsigned_2bits_sl_wide/k6_N10_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/unsigned_2bits_sl_wide/k6_N10_40nm",
            "Synthesis": "operators/unsigned_2bits_sl_wide/k6_N10_40nm"
        },
        "architecture": {
            "Techmap": "k6_N10_40nm.xml",
            "Synthesis": "k6_N10_40nm.xml"
        },
        "input_blif": {
            "Techmap": "unsigned_2bits_sl_wide.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "16.2%",
            "Diff": "6",
            "Techmap": "43",
            "Synthesis": "37"
        },
        "exec_time(ms)": {
            "Percent%": "-36.4%",
            "Diff": "-4",
            "Techmap": "7",
            "Synthesis": "11"
        },
        "techmap_time(ms)": {
            "Techmap": 1.7
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "3",
            "Synthesis": "3"
        },
        "logic element": {
            "Techmap": 5
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Longest Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Average Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Estimated LUTs": {
            "Techmap": 5
        },
        "Total Node": {
            "Techmap": 5
        }
    },
    "operators/unsigned_2bits_sl_wide/k6_N10_mem32K_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/unsigned_2bits_sl_wide/k6_N10_mem32K_40nm",
            "Synthesis": "operators/unsigned_2bits_sl_wide/k6_N10_mem32K_40nm"
        },
        "architecture": {
            "Techmap": "k6_N10_mem32K_40nm.xml",
            "Synthesis": "k6_N10_mem32K_40nm.xml"
        },
        "input_blif": {
            "Techmap": "unsigned_2bits_sl_wide.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "11.3%",
            "Diff": "6",
            "Techmap": "59",
            "Synthesis": "53"
        },
        "exec_time(ms)": {
            "Percent%": "-44.2%",
            "Diff": "-38",
            "Techmap": "48",
            "Synthesis": "86"
        },
        "techmap_time(ms)": {
            "Techmap": 1.7
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "3",
            "Synthesis": "3"
        },
        "logic element": {
            "Techmap": 5
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Longest Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Average Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Estimated LUTs": {
            "Techmap": 5
        },
        "Total Node": {
            "Techmap": 5
        }
    },
    "operators/unsigned_2bits_sr_wide/k6_N10_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/unsigned_2bits_sr_wide/k6_N10_40nm",
            "Synthesis": "operators/unsigned_2bits_sr_wide/k6_N10_40nm"
        },
        "architecture": {
            "Techmap": "k6_N10_40nm.xml",
            "Synthesis": "k6_N10_40nm.xml"
        },
        "input_blif": {
            "Techmap": "unsigned_2bits_sr_wide.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "16.2%",
            "Diff": "6",
            "Techmap": "43",
            "Synthesis": "37"
        },
        "exec_time(ms)": {
            "Percent%": "-30.0%",
            "Diff": "-3",
            "Techmap": "7",
            "Synthesis": "10"
        },
        "techmap_time(ms)": {
            "Techmap": 1.7
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "3",
            "Synthesis": "3"
        },
        "logic element": {
            "Techmap": 5
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Longest Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Average Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Estimated LUTs": {
            "Techmap": 5
        },
        "Total Node": {
            "Techmap": 5
        }
    },
    "operators/unsigned_2bits_sr_wide/k6_N10_mem32K_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/unsigned_2bits_sr_wide/k6_N10_mem32K_40nm",
            "Synthesis": "operators/unsigned_2bits_sr_wide/k6_N10_mem32K_40nm"
        },
        "architecture": {
            "Techmap": "k6_N10_mem32K_40nm.xml",
            "Synthesis": "k6_N10_mem32K_40nm.xml"
        },
        "input_blif": {
            "Techmap": "unsigned_2bits_sr_wide.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "11.3%",
            "Diff": "6",
            "Techmap": "59",
            "Synthesis": "53"
        },
        "exec_time(ms)": {
            "Percent%": "-42.2%",
            "Diff": "-35",
            "Techmap": "48",
            "Synthesis": "83"
        },
        "techmap_time(ms)": {
            "Techmap": 1.7
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "3",
            "Synthesis": "3"
        },
        "logic element": {
            "Techmap": 5
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Longest Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Average Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Estimated LUTs": {
            "Techmap": 5
        },
        "Total Node": {
            "Techmap": 5
        }
    },
    "operators/unsigned_64bits_asl_ultra_wide/k6_N10_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/unsigned_64bits_asl_ultra_wide/k6_N10_40nm",
            "Synthesis": "operators/unsigned_64bits_asl_ultra_wide/k6_N10_40nm"
        },
        "architecture": {
            "Techmap": "k6_N10_40nm.xml",
            "Synthesis": "k6_N10_40nm.xml"
        },
        "input_blif": {
            "Techmap": "unsigned_64bits_asl_ultra_wide.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "15.8%",
            "Diff": "6",
            "Techmap": "44",
            "Synthesis": "38"
        },
        "exec_time(ms)": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "13",
            "Synthesis": "13"
        },
        "techmap_time(ms)": {
            "Techmap": 5.2
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "65",
            "Synthesis": "65"
        },
        "logic element": {
            "Techmap": 98
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Longest Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Average Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Estimated LUTs": {
            "Techmap": 98
        },
        "Total Node": {
            "Techmap": 98
        }
    },
    "operators/unsigned_64bits_asl_ultra_wide/k6_N10_mem32K_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/unsigned_64bits_asl_ultra_wide/k6_N10_mem32K_40nm",
            "Synthesis": "operators/unsigned_64bits_asl_ultra_wide/k6_N10_mem32K_40nm"
        },
        "architecture": {
            "Techmap": "k6_N10_mem32K_40nm.xml",
            "Synthesis": "k6_N10_mem32K_40nm.xml"
        },
        "input_blif": {
            "Techmap": "unsigned_64bits_asl_ultra_wide.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "13.0%",
            "Diff": "7",
            "Techmap": "61",
            "Synthesis": "54"
        },
        "exec_time(ms)": {
            "Percent%": "-16.9%",
            "Diff": "-11",
            "Techmap": "54",
            "Synthesis": "65"
        },
        "techmap_time(ms)": {
            "Techmap": 5
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "65",
            "Synthesis": "65"
        },
        "logic element": {
            "Techmap": 98
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Longest Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Average Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Estimated LUTs": {
            "Techmap": 98
        },
        "Total Node": {
            "Techmap": 98
        }
    },
    "operators/unsigned_64bits_asr_ultra_wide/k6_N10_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/unsigned_64bits_asr_ultra_wide/k6_N10_40nm",
            "Synthesis": "operators/unsigned_64bits_asr_ultra_wide/k6_N10_40nm"
        },
        "architecture": {
            "Techmap": "k6_N10_40nm.xml",
            "Synthesis": "k6_N10_40nm.xml"
        },
        "input_blif": {
            "Techmap": "unsigned_64bits_asr_ultra_wide.blif"
        },
        "max_rss(MiB)": {
            "Techmap": 44.9
        },
        "exec_time(ms)": {
            "Techmap": 13.1
        },
        "techmap_time(ms)": {
            "Techmap": 5.2
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "65",
            "Synthesis": "65"
        },
        "logic element": {
            "Techmap": 98
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Longest Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Average Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Estimated LUTs": {
            "Techmap": 98
        },
        "Total Node": {
            "Techmap": 98
        }
    },
    "operators/unsigned_64bits_asr_ultra_wide/k6_N10_mem32K_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/unsigned_64bits_asr_ultra_wide/k6_N10_mem32K_40nm",
            "Synthesis": "operators/unsigned_64bits_asr_ultra_wide/k6_N10_mem32K_40nm"
        },
        "architecture": {
            "Techmap": "k6_N10_mem32K_40nm.xml",
            "Synthesis": "k6_N10_mem32K_40nm.xml"
        },
        "input_blif": {
            "Techmap": "unsigned_64bits_asr_ultra_wide.blif"
        },
        "max_rss(MiB)": {
            "Techmap": 61.5
        },
        "exec_time(ms)": {
            "Techmap": 55.8
        },
        "techmap_time(ms)": {
            "Techmap": 5
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "65",
            "Synthesis": "65"
        },
        "logic element": {
            "Techmap": 98
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Longest Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Average Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Estimated LUTs": {
            "Techmap": 98
        },
        "Total Node": {
            "Techmap": 98
        }
    },
    "operators/unsigned_64bits_sl_ultra_wide/k6_N10_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/unsigned_64bits_sl_ultra_wide/k6_N10_40nm",
            "Synthesis": "operators/unsigned_64bits_sl_ultra_wide/k6_N10_40nm"
        },
        "architecture": {
            "Techmap": "k6_N10_40nm.xml",
            "Synthesis": "k6_N10_40nm.xml"
        },
        "input_blif": {
            "Techmap": "unsigned_64bits_sl_ultra_wide.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "15.8%",
            "Diff": "6",
            "Techmap": "44",
            "Synthesis": "38"
        },
        "exec_time(ms)": {
            "Percent%": "-18.8%",
            "Diff": "-3",
            "Techmap": "13",
            "Synthesis": "16"
        },
        "techmap_time(ms)": {
            "Techmap": 5.8
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "65",
            "Synthesis": "65"
        },
        "logic element": {
            "Techmap": 98
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Longest Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Average Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Estimated LUTs": {
            "Techmap": 98
        },
        "Total Node": {
            "Techmap": 98
        }
    },
    "operators/unsigned_64bits_sl_ultra_wide/k6_N10_mem32K_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/unsigned_64bits_sl_ultra_wide/k6_N10_mem32K_40nm",
            "Synthesis": "operators/unsigned_64bits_sl_ultra_wide/k6_N10_mem32K_40nm"
        },
        "architecture": {
            "Techmap": "k6_N10_mem32K_40nm.xml",
            "Synthesis": "k6_N10_mem32K_40nm.xml"
        },
        "input_blif": {
            "Techmap": "unsigned_64bits_sl_ultra_wide.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "13.0%",
            "Diff": "7",
            "Techmap": "61",
            "Synthesis": "54"
        },
        "exec_time(ms)": {
            "Percent%": "-39.3%",
            "Diff": "-35",
            "Techmap": "54",
            "Synthesis": "89"
        },
        "techmap_time(ms)": {
            "Techmap": 4.9
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "65",
            "Synthesis": "65"
        },
        "logic element": {
            "Techmap": 98
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Longest Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Average Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Estimated LUTs": {
            "Techmap": 98
        },
        "Total Node": {
            "Techmap": 98
        }
    },
    "operators/unsigned_64bits_sr_ultra_wide/k6_N10_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/unsigned_64bits_sr_ultra_wide/k6_N10_40nm",
            "Synthesis": "operators/unsigned_64bits_sr_ultra_wide/k6_N10_40nm"
        },
        "architecture": {
            "Techmap": "k6_N10_40nm.xml",
            "Synthesis": "k6_N10_40nm.xml"
        },
        "input_blif": {
            "Techmap": "unsigned_64bits_sr_ultra_wide.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "15.8%",
            "Diff": "6",
            "Techmap": "44",
            "Synthesis": "38"
        },
        "exec_time(ms)": {
            "Percent%": "-27.8%",
            "Diff": "-5",
            "Techmap": "13",
            "Synthesis": "18"
        },
        "techmap_time(ms)": {
            "Techmap": 5.2
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "65",
            "Synthesis": "65"
        },
        "logic element": {
            "Techmap": 98
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Longest Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Average Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Estimated LUTs": {
            "Techmap": 98
        },
        "Total Node": {
            "Techmap": 98
        }
    },
    "operators/unsigned_64bits_sr_ultra_wide/k6_N10_mem32K_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/unsigned_64bits_sr_ultra_wide/k6_N10_mem32K_40nm",
            "Synthesis": "operators/unsigned_64bits_sr_ultra_wide/k6_N10_mem32K_40nm"
        },
        "architecture": {
            "Techmap": "k6_N10_mem32K_40nm.xml",
            "Synthesis": "k6_N10_mem32K_40nm.xml"
        },
        "input_blif": {
            "Techmap": "unsigned_64bits_sr_ultra_wide.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "13.0%",
            "Diff": "7",
            "Techmap": "61",
            "Synthesis": "54"
        },
        "exec_time(ms)": {
            "Percent%": "-41.8%",
            "Diff": "-38",
            "Techmap": "53",
            "Synthesis": "91"
        },
        "techmap_time(ms)": {
            "Techmap": 4.9
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "65",
            "Synthesis": "65"
        },
        "logic element": {
            "Techmap": 98
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Longest Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Average Path": {
            "Percent%": "50.0%",
            "Diff": "1",
            "Techmap": "3",
            "Synthesis": "2"
        },
        "Estimated LUTs": {
            "Techmap": 98
        },
        "Total Node": {
            "Techmap": 98
        }
    },
    "operators/unsigned_variable_asl_indexed/k6_N10_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/unsigned_variable_asl_indexed/k6_N10_40nm",
            "Synthesis": "operators/unsigned_variable_asl_indexed/k6_N10_40nm"
        },
        "architecture": {
            "Techmap": "k6_N10_40nm.xml",
            "Synthesis": "k6_N10_40nm.xml"
        },
        "input_blif": {
            "Techmap": "unsigned_variable_asl_indexed.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "24.3%",
            "Diff": "9",
            "Techmap": "46",
            "Synthesis": "37"
        },
        "exec_time(ms)": {
            "Percent%": "-25.0%",
            "Diff": "-3",
            "Techmap": "9",
            "Synthesis": "12"
        },
        "techmap_time(ms)": {
            "Techmap": 3.4
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "3",
            "Synthesis": "3"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "2",
            "Synthesis": "2"
        },
        "logic element": {
            "Percent%": "-33.3%",
            "Diff": "-4",
            "Techmap": "8",
            "Synthesis": "12"
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Longest Path": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Average Path": {
            "Percent%": "25.0%",
            "Diff": "1",
            "Techmap": "5",
            "Synthesis": "4"
        },
        "Estimated LUTs": {
            "Percent%": "-33.3%",
            "Diff": "-4",
            "Techmap": "8",
            "Synthesis": "12"
        },
        "Total Node": {
            "Percent%": "-33.3%",
            "Diff": "-4",
            "Techmap": "8",
            "Synthesis": "12"
        }
    },
    "operators/unsigned_variable_asl_indexed/k6_N10_mem32K_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/unsigned_variable_asl_indexed/k6_N10_mem32K_40nm",
            "Synthesis": "operators/unsigned_variable_asl_indexed/k6_N10_mem32K_40nm"
        },
        "architecture": {
            "Techmap": "k6_N10_mem32K_40nm.xml",
            "Synthesis": "k6_N10_mem32K_40nm.xml"
        },
        "input_blif": {
            "Techmap": "unsigned_variable_asl_indexed.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "17.0%",
            "Diff": "9",
            "Techmap": "62",
            "Synthesis": "53"
        },
        "exec_time(ms)": {
            "Percent%": "-39.8%",
            "Diff": "-33",
            "Techmap": "50",
            "Synthesis": "83"
        },
        "techmap_time(ms)": {
            "Techmap": 3.4
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "3",
            "Synthesis": "3"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "2",
            "Synthesis": "2"
        },
        "logic element": {
            "Percent%": "-33.3%",
            "Diff": "-4",
            "Techmap": "8",
            "Synthesis": "12"
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Longest Path": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Average Path": {
            "Percent%": "25.0%",
            "Diff": "1",
            "Techmap": "5",
            "Synthesis": "4"
        },
        "Estimated LUTs": {
            "Percent%": "-33.3%",
            "Diff": "-4",
            "Techmap": "8",
            "Synthesis": "12"
        },
        "Total Node": {
            "Percent%": "-33.3%",
            "Diff": "-4",
            "Techmap": "8",
            "Synthesis": "12"
        }
    },
    "operators/unsigned_variable_asl_int_wide/k6_N10_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/unsigned_variable_asl_int_wide/k6_N10_40nm",
            "Synthesis": "operators/unsigned_variable_asl_int_wide/k6_N10_40nm"
        },
        "architecture": {
            "Techmap": "k6_N10_40nm.xml",
            "Synthesis": "k6_N10_40nm.xml"
        },
        "input_blif": {
            "Techmap": "unsigned_variable_asl_int_wide.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "157.1%",
            "Diff": "99",
            "Techmap": "162",
            "Synthesis": "63"
        },
        "exec_time(ms)": {
            "Percent%": "108.8%",
            "Diff": "74",
            "Techmap": "142",
            "Synthesis": "68"
        },
        "techmap_time(ms)": {
            "Techmap": 41.3
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "37",
            "Synthesis": "37"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "32",
            "Synthesis": "32"
        },
        "logic element": {
            "Percent%": "1.0%",
            "Diff": "32",
            "Techmap": "3104",
            "Synthesis": "3072"
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Longest Path": {
            "Percent%": "2.8%",
            "Diff": "1",
            "Techmap": "37",
            "Synthesis": "36"
        },
        "Average Path": {
            "Percent%": "25.0%",
            "Diff": "1",
            "Techmap": "5",
            "Synthesis": "4"
        },
        "Estimated LUTs": {
            "Percent%": "1.0%",
            "Diff": "32",
            "Techmap": "3104",
            "Synthesis": "3072"
        },
        "Total Node": {
            "Percent%": "1.0%",
            "Diff": "32",
            "Techmap": "3104",
            "Synthesis": "3072"
        }
    },
    "operators/unsigned_variable_asl_int_wide/k6_N10_mem32K_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/unsigned_variable_asl_int_wide/k6_N10_mem32K_40nm",
            "Synthesis": "operators/unsigned_variable_asl_int_wide/k6_N10_mem32K_40nm"
        },
        "architecture": {
            "Techmap": "k6_N10_mem32K_40nm.xml",
            "Synthesis": "k6_N10_mem32K_40nm.xml"
        },
        "input_blif": {
            "Techmap": "unsigned_variable_asl_int_wide.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "125.3%",
            "Diff": "99",
            "Techmap": "178",
            "Synthesis": "79"
        },
        "exec_time(ms)": {
            "Percent%": "17.1%",
            "Diff": "24",
            "Techmap": "164",
            "Synthesis": "140"
        },
        "techmap_time(ms)": {
            "Techmap": 41
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "37",
            "Synthesis": "37"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "32",
            "Synthesis": "32"
        },
        "logic element": {
            "Percent%": "1.0%",
            "Diff": "32",
            "Techmap": "3104",
            "Synthesis": "3072"
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Longest Path": {
            "Percent%": "2.8%",
            "Diff": "1",
            "Techmap": "37",
            "Synthesis": "36"
        },
        "Average Path": {
            "Percent%": "25.0%",
            "Diff": "1",
            "Techmap": "5",
            "Synthesis": "4"
        },
        "Estimated LUTs": {
            "Percent%": "1.0%",
            "Diff": "32",
            "Techmap": "3104",
            "Synthesis": "3072"
        },
        "Total Node": {
            "Percent%": "1.0%",
            "Diff": "32",
            "Techmap": "3104",
            "Synthesis": "3072"
        }
    },
    "operators/unsigned_variable_asl_ultra_wide/k6_N10_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/unsigned_variable_asl_ultra_wide/k6_N10_40nm",
            "Synthesis": "operators/unsigned_variable_asl_ultra_wide/k6_N10_40nm"
        },
        "architecture": {
            "Techmap": "k6_N10_40nm.xml",
            "Synthesis": "k6_N10_40nm.xml"
        },
        "input_blif": {
            "Techmap": "unsigned_variable_asl_ultra_wide.blif"
        },
        "warnings": {
            "Techmap": [
                "[NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
                "[NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
            ],
            "Synthesis": [
                "unsigned_variable_asl_ultra_wide.v:5:1 [NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
                "unsigned_variable_asl_ultra_wide.v:5:1 [NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
            ]
        },
        "max_rss(MiB)": {
            "Percent%": "360.7%",
            "Diff": "808",
            "Techmap": "1032",
            "Synthesis": "224"
        },
        "exec_time(ms)": {
            "Percent%": "137.0%",
            "Diff": "385",
            "Techmap": "666",
            "Synthesis": "281"
        },
        "techmap_time(ms)": {
            "Techmap": 180.4
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "72",
            "Synthesis": "72"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "65",
            "Synthesis": "65"
        },
        "logic element": {
            "Percent%": "0.5%",
            "Diff": "65",
            "Techmap": "12740",
            "Synthesis": "12675"
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Longest Path": {
            "Percent%": "1.4%",
            "Diff": "1",
            "Techmap": "70",
            "Synthesis": "69"
        },
        "Average Path": {
            "Percent%": "20.0%",
            "Diff": "1",
            "Techmap": "6",
            "Synthesis": "5"
        },
        "Estimated LUTs": {
            "Percent%": "0.5%",
            "Diff": "65",
            "Techmap": "12740",
            "Synthesis": "12675"
        },
        "Total Node": {
            "Percent%": "0.5%",
            "Diff": "65",
            "Techmap": "12740",
            "Synthesis": "12675"
        }
    },
    "operators/unsigned_variable_asl_ultra_wide/k6_N10_mem32K_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/unsigned_variable_asl_ultra_wide/k6_N10_mem32K_40nm",
            "Synthesis": "operators/unsigned_variable_asl_ultra_wide/k6_N10_mem32K_40nm"
        },
        "architecture": {
            "Techmap": "k6_N10_mem32K_40nm.xml",
            "Synthesis": "k6_N10_mem32K_40nm.xml"
        },
        "input_blif": {
            "Techmap": "unsigned_variable_asl_ultra_wide.blif"
        },
        "warnings": {
            "Techmap": [
                "[NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
                "[NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
            ],
            "Synthesis": [
                "unsigned_variable_asl_ultra_wide.v:5:1 [NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
                "unsigned_variable_asl_ultra_wide.v:5:1 [NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
            ]
        },
        "max_rss(MiB)": {
            "Percent%": "333.6%",
            "Diff": "804",
            "Techmap": "1045",
            "Synthesis": "241"
        },
        "exec_time(ms)": {
            "Percent%": "94.0%",
            "Diff": "344",
            "Techmap": "710",
            "Synthesis": "366"
        },
        "techmap_time(ms)": {
            "Techmap": 184
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "72",
            "Synthesis": "72"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "65",
            "Synthesis": "65"
        },
        "logic element": {
            "Percent%": "0.5%",
            "Diff": "65",
            "Techmap": "12740",
            "Synthesis": "12675"
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Longest Path": {
            "Percent%": "1.4%",
            "Diff": "1",
            "Techmap": "70",
            "Synthesis": "69"
        },
        "Average Path": {
            "Percent%": "20.0%",
            "Diff": "1",
            "Techmap": "6",
            "Synthesis": "5"
        },
        "Estimated LUTs": {
            "Percent%": "0.5%",
            "Diff": "65",
            "Techmap": "12740",
            "Synthesis": "12675"
        },
        "Total Node": {
            "Percent%": "0.5%",
            "Diff": "65",
            "Techmap": "12740",
            "Synthesis": "12675"
        }
    },
    "operators/unsigned_variable_asl_wide/k6_N10_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/unsigned_variable_asl_wide/k6_N10_40nm",
            "Synthesis": "operators/unsigned_variable_asl_wide/k6_N10_40nm"
        },
        "architecture": {
            "Techmap": "k6_N10_40nm.xml",
            "Synthesis": "k6_N10_40nm.xml"
        },
        "input_blif": {
            "Techmap": "unsigned_variable_asl_wide.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "27.0%",
            "Diff": "10",
            "Techmap": "47",
            "Synthesis": "37"
        },
        "exec_time(ms)": {
            "Percent%": "-9.1%",
            "Diff": "-1",
            "Techmap": "10",
            "Synthesis": "11"
        },
        "techmap_time(ms)": {
            "Techmap": 4
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "5",
            "Synthesis": "5"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "3",
            "Synthesis": "3"
        },
        "logic element": {
            "Percent%": "11.1%",
            "Diff": "3",
            "Techmap": "30",
            "Synthesis": "27"
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Longest Path": {
            "Percent%": "14.3%",
            "Diff": "1",
            "Techmap": "8",
            "Synthesis": "7"
        },
        "Average Path": {
            "Percent%": "25.0%",
            "Diff": "1",
            "Techmap": "5",
            "Synthesis": "4"
        },
        "Estimated LUTs": {
            "Percent%": "11.1%",
            "Diff": "3",
            "Techmap": "30",
            "Synthesis": "27"
        },
        "Total Node": {
            "Percent%": "11.1%",
            "Diff": "3",
            "Techmap": "30",
            "Synthesis": "27"
        }
    },
    "operators/unsigned_variable_asl_wide/k6_N10_mem32K_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/unsigned_variable_asl_wide/k6_N10_mem32K_40nm",
            "Synthesis": "operators/unsigned_variable_asl_wide/k6_N10_mem32K_40nm"
        },
        "architecture": {
            "Techmap": "k6_N10_mem32K_40nm.xml",
            "Synthesis": "k6_N10_mem32K_40nm.xml"
        },
        "input_blif": {
            "Techmap": "unsigned_variable_asl_wide.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "18.9%",
            "Diff": "10",
            "Techmap": "63",
            "Synthesis": "53"
        },
        "exec_time(ms)": {
            "Percent%": "-38.1%",
            "Diff": "-32",
            "Techmap": "52",
            "Synthesis": "84"
        },
        "techmap_time(ms)": {
            "Techmap": 4.1
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "5",
            "Synthesis": "5"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "3",
            "Synthesis": "3"
        },
        "logic element": {
            "Percent%": "11.1%",
            "Diff": "3",
            "Techmap": "30",
            "Synthesis": "27"
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Longest Path": {
            "Percent%": "14.3%",
            "Diff": "1",
            "Techmap": "8",
            "Synthesis": "7"
        },
        "Average Path": {
            "Percent%": "25.0%",
            "Diff": "1",
            "Techmap": "5",
            "Synthesis": "4"
        },
        "Estimated LUTs": {
            "Percent%": "11.1%",
            "Diff": "3",
            "Techmap": "30",
            "Synthesis": "27"
        },
        "Total Node": {
            "Percent%": "11.1%",
            "Diff": "3",
            "Techmap": "30",
            "Synthesis": "27"
        }
    },
    "operators/unsigned_variable_asl_wire/k6_N10_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/unsigned_variable_asl_wire/k6_N10_40nm",
            "Synthesis": "operators/unsigned_variable_asl_wire/k6_N10_40nm"
        },
        "architecture": {
            "Techmap": "k6_N10_40nm.xml",
            "Synthesis": "k6_N10_40nm.xml"
        },
        "input_blif": {
            "Techmap": "unsigned_variable_asl_wire.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "24.3%",
            "Diff": "9",
            "Techmap": "46",
            "Synthesis": "37"
        },
        "exec_time(ms)": {
            "Percent%": "-18.2%",
            "Diff": "-2",
            "Techmap": "9",
            "Synthesis": "11"
        },
        "techmap_time(ms)": {
            "Techmap": 3.1
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "2",
            "Synthesis": "2"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "logic element": {
            "Percent%": "33.3%",
            "Diff": "1",
            "Techmap": "4",
            "Synthesis": "3"
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Longest Path": {
            "Percent%": "20.0%",
            "Diff": "1",
            "Techmap": "6",
            "Synthesis": "5"
        },
        "Average Path": {
            "Percent%": "25.0%",
            "Diff": "1",
            "Techmap": "5",
            "Synthesis": "4"
        },
        "Estimated LUTs": {
            "Percent%": "33.3%",
            "Diff": "1",
            "Techmap": "4",
            "Synthesis": "3"
        },
        "Total Node": {
            "Percent%": "33.3%",
            "Diff": "1",
            "Techmap": "4",
            "Synthesis": "3"
        }
    },
    "operators/unsigned_variable_asl_wire/k6_N10_mem32K_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/unsigned_variable_asl_wire/k6_N10_mem32K_40nm",
            "Synthesis": "operators/unsigned_variable_asl_wire/k6_N10_mem32K_40nm"
        },
        "architecture": {
            "Techmap": "k6_N10_mem32K_40nm.xml",
            "Synthesis": "k6_N10_mem32K_40nm.xml"
        },
        "input_blif": {
            "Techmap": "unsigned_variable_asl_wire.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "17.0%",
            "Diff": "9",
            "Techmap": "62",
            "Synthesis": "53"
        },
        "exec_time(ms)": {
            "Percent%": "-37.5%",
            "Diff": "-30",
            "Techmap": "50",
            "Synthesis": "80"
        },
        "techmap_time(ms)": {
            "Techmap": 3.1
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "2",
            "Synthesis": "2"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "logic element": {
            "Percent%": "33.3%",
            "Diff": "1",
            "Techmap": "4",
            "Synthesis": "3"
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Longest Path": {
            "Percent%": "20.0%",
            "Diff": "1",
            "Techmap": "6",
            "Synthesis": "5"
        },
        "Average Path": {
            "Percent%": "25.0%",
            "Diff": "1",
            "Techmap": "5",
            "Synthesis": "4"
        },
        "Estimated LUTs": {
            "Percent%": "33.3%",
            "Diff": "1",
            "Techmap": "4",
            "Synthesis": "3"
        },
        "Total Node": {
            "Percent%": "33.3%",
            "Diff": "1",
            "Techmap": "4",
            "Synthesis": "3"
        }
    },
    "operators/unsigned_variable_asr_indexed/k6_N10_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/unsigned_variable_asr_indexed/k6_N10_40nm",
            "Synthesis": "operators/unsigned_variable_asr_indexed/k6_N10_40nm"
        },
        "architecture": {
            "Techmap": "k6_N10_40nm.xml",
            "Synthesis": "k6_N10_40nm.xml"
        },
        "input_blif": {
            "Techmap": "unsigned_variable_asr_indexed.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "21.6%",
            "Diff": "8",
            "Techmap": "45",
            "Synthesis": "37"
        },
        "exec_time(ms)": {
            "Percent%": "-30.8%",
            "Diff": "-4",
            "Techmap": "9",
            "Synthesis": "13"
        },
        "techmap_time(ms)": {
            "Techmap": 3.4
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "3",
            "Synthesis": "3"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "2",
            "Synthesis": "2"
        },
        "logic element": {
            "Percent%": "33.3%",
            "Diff": "2",
            "Techmap": "8",
            "Synthesis": "6"
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Longest Path": {
            "Percent%": "20.0%",
            "Diff": "1",
            "Techmap": "6",
            "Synthesis": "5"
        },
        "Average Path": {
            "Percent%": "25.0%",
            "Diff": "1",
            "Techmap": "5",
            "Synthesis": "4"
        },
        "Estimated LUTs": {
            "Percent%": "33.3%",
            "Diff": "2",
            "Techmap": "8",
            "Synthesis": "6"
        },
        "Total Node": {
            "Percent%": "33.3%",
            "Diff": "2",
            "Techmap": "8",
            "Synthesis": "6"
        }
    },
    "operators/unsigned_variable_asr_indexed/k6_N10_mem32K_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/unsigned_variable_asr_indexed/k6_N10_mem32K_40nm",
            "Synthesis": "operators/unsigned_variable_asr_indexed/k6_N10_mem32K_40nm"
        },
        "architecture": {
            "Techmap": "k6_N10_mem32K_40nm.xml",
            "Synthesis": "k6_N10_mem32K_40nm.xml"
        },
        "input_blif": {
            "Techmap": "unsigned_variable_asr_indexed.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "17.0%",
            "Diff": "9",
            "Techmap": "62",
            "Synthesis": "53"
        },
        "exec_time(ms)": {
            "Percent%": "-39.8%",
            "Diff": "-33",
            "Techmap": "50",
            "Synthesis": "83"
        },
        "techmap_time(ms)": {
            "Techmap": 3.5
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "3",
            "Synthesis": "3"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "2",
            "Synthesis": "2"
        },
        "logic element": {
            "Percent%": "33.3%",
            "Diff": "2",
            "Techmap": "8",
            "Synthesis": "6"
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Longest Path": {
            "Percent%": "20.0%",
            "Diff": "1",
            "Techmap": "6",
            "Synthesis": "5"
        },
        "Average Path": {
            "Percent%": "25.0%",
            "Diff": "1",
            "Techmap": "5",
            "Synthesis": "4"
        },
        "Estimated LUTs": {
            "Percent%": "33.3%",
            "Diff": "2",
            "Techmap": "8",
            "Synthesis": "6"
        },
        "Total Node": {
            "Percent%": "33.3%",
            "Diff": "2",
            "Techmap": "8",
            "Synthesis": "6"
        }
    },
    "operators/unsigned_variable_asr_int_wide/k6_N10_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/unsigned_variable_asr_int_wide/k6_N10_40nm",
            "Synthesis": "operators/unsigned_variable_asr_int_wide/k6_N10_40nm"
        },
        "architecture": {
            "Techmap": "k6_N10_40nm.xml",
            "Synthesis": "k6_N10_40nm.xml"
        },
        "input_blif": {
            "Techmap": "unsigned_variable_asr_int_wide.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "155.6%",
            "Diff": "98",
            "Techmap": "161",
            "Synthesis": "63"
        },
        "exec_time(ms)": {
            "Percent%": "88.2%",
            "Diff": "60",
            "Techmap": "128",
            "Synthesis": "68"
        },
        "techmap_time(ms)": {
            "Techmap": 43.4
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "37",
            "Synthesis": "37"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "32",
            "Synthesis": "32"
        },
        "logic element": {
            "Percent%": "1.0%",
            "Diff": "32",
            "Techmap": "3104",
            "Synthesis": "3072"
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Longest Path": {
            "Percent%": "2.8%",
            "Diff": "1",
            "Techmap": "37",
            "Synthesis": "36"
        },
        "Average Path": {
            "Percent%": "25.0%",
            "Diff": "1",
            "Techmap": "5",
            "Synthesis": "4"
        },
        "Estimated LUTs": {
            "Percent%": "1.0%",
            "Diff": "32",
            "Techmap": "3104",
            "Synthesis": "3072"
        },
        "Total Node": {
            "Percent%": "1.0%",
            "Diff": "32",
            "Techmap": "3104",
            "Synthesis": "3072"
        }
    },
    "operators/unsigned_variable_asr_int_wide/k6_N10_mem32K_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/unsigned_variable_asr_int_wide/k6_N10_mem32K_40nm",
            "Synthesis": "operators/unsigned_variable_asr_int_wide/k6_N10_mem32K_40nm"
        },
        "architecture": {
            "Techmap": "k6_N10_mem32K_40nm.xml",
            "Synthesis": "k6_N10_mem32K_40nm.xml"
        },
        "input_blif": {
            "Techmap": "unsigned_variable_asr_int_wide.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "125.3%",
            "Diff": "99",
            "Techmap": "178",
            "Synthesis": "79"
        },
        "exec_time(ms)": {
            "Percent%": "15.9%",
            "Diff": "23",
            "Techmap": "168",
            "Synthesis": "145"
        },
        "techmap_time(ms)": {
            "Techmap": 42.4
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "37",
            "Synthesis": "37"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "32",
            "Synthesis": "32"
        },
        "logic element": {
            "Percent%": "1.0%",
            "Diff": "32",
            "Techmap": "3104",
            "Synthesis": "3072"
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Longest Path": {
            "Percent%": "2.8%",
            "Diff": "1",
            "Techmap": "37",
            "Synthesis": "36"
        },
        "Average Path": {
            "Percent%": "25.0%",
            "Diff": "1",
            "Techmap": "5",
            "Synthesis": "4"
        },
        "Estimated LUTs": {
            "Percent%": "1.0%",
            "Diff": "32",
            "Techmap": "3104",
            "Synthesis": "3072"
        },
        "Total Node": {
            "Percent%": "1.0%",
            "Diff": "32",
            "Techmap": "3104",
            "Synthesis": "3072"
        }
    },
    "operators/unsigned_variable_asr_ultra_wide/k6_N10_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/unsigned_variable_asr_ultra_wide/k6_N10_40nm",
            "Synthesis": "operators/unsigned_variable_asr_ultra_wide/k6_N10_40nm"
        },
        "architecture": {
            "Techmap": "k6_N10_40nm.xml",
            "Synthesis": "k6_N10_40nm.xml"
        },
        "input_blif": {
            "Techmap": "unsigned_variable_asr_ultra_wide.blif"
        },
        "warnings": {
            "Techmap": [
                "[NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
                "[NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
            ],
            "Synthesis": [
                "unsigned_variable_asr_ultra_wide.v:5:1 [NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
                "unsigned_variable_asr_ultra_wide.v:5:1 [NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
            ]
        },
        "max_rss(MiB)": {
            "Percent%": "360.7%",
            "Diff": "808",
            "Techmap": "1032",
            "Synthesis": "224"
        },
        "exec_time(ms)": {
            "Percent%": "130.3%",
            "Diff": "387",
            "Techmap": "684",
            "Synthesis": "297"
        },
        "techmap_time(ms)": {
            "Techmap": 184.7
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "72",
            "Synthesis": "72"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "65",
            "Synthesis": "65"
        },
        "logic element": {
            "Percent%": "0.5%",
            "Diff": "65",
            "Techmap": "12740",
            "Synthesis": "12675"
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Longest Path": {
            "Percent%": "1.4%",
            "Diff": "1",
            "Techmap": "70",
            "Synthesis": "69"
        },
        "Average Path": {
            "Percent%": "20.0%",
            "Diff": "1",
            "Techmap": "6",
            "Synthesis": "5"
        },
        "Estimated LUTs": {
            "Percent%": "0.5%",
            "Diff": "65",
            "Techmap": "12740",
            "Synthesis": "12675"
        },
        "Total Node": {
            "Percent%": "0.5%",
            "Diff": "65",
            "Techmap": "12740",
            "Synthesis": "12675"
        }
    },
    "operators/unsigned_variable_asr_ultra_wide/k6_N10_mem32K_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/unsigned_variable_asr_ultra_wide/k6_N10_mem32K_40nm",
            "Synthesis": "operators/unsigned_variable_asr_ultra_wide/k6_N10_mem32K_40nm"
        },
        "architecture": {
            "Techmap": "k6_N10_mem32K_40nm.xml",
            "Synthesis": "k6_N10_mem32K_40nm.xml"
        },
        "input_blif": {
            "Techmap": "unsigned_variable_asr_ultra_wide.blif"
        },
        "warnings": {
            "Techmap": [
                "[NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
                "[NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
            ],
            "Synthesis": [
                "unsigned_variable_asr_ultra_wide.v:5:1 [NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
                "unsigned_variable_asr_ultra_wide.v:5:1 [NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
            ]
        },
        "max_rss(MiB)": {
            "Percent%": "333.6%",
            "Diff": "804",
            "Techmap": "1045",
            "Synthesis": "241"
        },
        "exec_time(ms)": {
            "Percent%": "117.7%",
            "Diff": "405",
            "Techmap": "749",
            "Synthesis": "344"
        },
        "techmap_time(ms)": {
            "Techmap": 210.7
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "72",
            "Synthesis": "72"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "65",
            "Synthesis": "65"
        },
        "logic element": {
            "Percent%": "0.5%",
            "Diff": "65",
            "Techmap": "12740",
            "Synthesis": "12675"
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Longest Path": {
            "Percent%": "1.4%",
            "Diff": "1",
            "Techmap": "70",
            "Synthesis": "69"
        },
        "Average Path": {
            "Percent%": "20.0%",
            "Diff": "1",
            "Techmap": "6",
            "Synthesis": "5"
        },
        "Estimated LUTs": {
            "Percent%": "0.5%",
            "Diff": "65",
            "Techmap": "12740",
            "Synthesis": "12675"
        },
        "Total Node": {
            "Percent%": "0.5%",
            "Diff": "65",
            "Techmap": "12740",
            "Synthesis": "12675"
        }
    },
    "operators/unsigned_variable_asr_wide/k6_N10_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/unsigned_variable_asr_wide/k6_N10_40nm",
            "Synthesis": "operators/unsigned_variable_asr_wide/k6_N10_40nm"
        },
        "architecture": {
            "Techmap": "k6_N10_40nm.xml",
            "Synthesis": "k6_N10_40nm.xml"
        },
        "input_blif": {
            "Techmap": "unsigned_variable_asr_wide.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "27.0%",
            "Diff": "10",
            "Techmap": "47",
            "Synthesis": "37"
        },
        "exec_time(ms)": {
            "Percent%": "-54.5%",
            "Diff": "-12",
            "Techmap": "10",
            "Synthesis": "22"
        },
        "techmap_time(ms)": {
            "Techmap": 4.2
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "5",
            "Synthesis": "5"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "3",
            "Synthesis": "3"
        },
        "logic element": {
            "Percent%": "11.1%",
            "Diff": "3",
            "Techmap": "30",
            "Synthesis": "27"
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Longest Path": {
            "Percent%": "14.3%",
            "Diff": "1",
            "Techmap": "8",
            "Synthesis": "7"
        },
        "Average Path": {
            "Percent%": "25.0%",
            "Diff": "1",
            "Techmap": "5",
            "Synthesis": "4"
        },
        "Estimated LUTs": {
            "Percent%": "11.1%",
            "Diff": "3",
            "Techmap": "30",
            "Synthesis": "27"
        },
        "Total Node": {
            "Percent%": "11.1%",
            "Diff": "3",
            "Techmap": "30",
            "Synthesis": "27"
        }
    },
    "operators/unsigned_variable_asr_wide/k6_N10_mem32K_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/unsigned_variable_asr_wide/k6_N10_mem32K_40nm",
            "Synthesis": "operators/unsigned_variable_asr_wide/k6_N10_mem32K_40nm"
        },
        "architecture": {
            "Techmap": "k6_N10_mem32K_40nm.xml",
            "Synthesis": "k6_N10_mem32K_40nm.xml"
        },
        "input_blif": {
            "Techmap": "unsigned_variable_asr_wide.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "18.9%",
            "Diff": "10",
            "Techmap": "63",
            "Synthesis": "53"
        },
        "exec_time(ms)": {
            "Percent%": "-38.6%",
            "Diff": "-32",
            "Techmap": "51",
            "Synthesis": "83"
        },
        "techmap_time(ms)": {
            "Techmap": 3.9
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "5",
            "Synthesis": "5"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "3",
            "Synthesis": "3"
        },
        "logic element": {
            "Percent%": "11.1%",
            "Diff": "3",
            "Techmap": "30",
            "Synthesis": "27"
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Longest Path": {
            "Percent%": "14.3%",
            "Diff": "1",
            "Techmap": "8",
            "Synthesis": "7"
        },
        "Average Path": {
            "Percent%": "25.0%",
            "Diff": "1",
            "Techmap": "5",
            "Synthesis": "4"
        },
        "Estimated LUTs": {
            "Percent%": "11.1%",
            "Diff": "3",
            "Techmap": "30",
            "Synthesis": "27"
        },
        "Total Node": {
            "Percent%": "11.1%",
            "Diff": "3",
            "Techmap": "30",
            "Synthesis": "27"
        }
    },
    "operators/unsigned_variable_asr_wire/k6_N10_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/unsigned_variable_asr_wire/k6_N10_40nm",
            "Synthesis": "operators/unsigned_variable_asr_wire/k6_N10_40nm"
        },
        "architecture": {
            "Techmap": "k6_N10_40nm.xml",
            "Synthesis": "k6_N10_40nm.xml"
        },
        "input_blif": {
            "Techmap": "unsigned_variable_asr_wire.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "21.6%",
            "Diff": "8",
            "Techmap": "45",
            "Synthesis": "37"
        },
        "exec_time(ms)": {
            "Percent%": "-30.8%",
            "Diff": "-4",
            "Techmap": "9",
            "Synthesis": "13"
        },
        "techmap_time(ms)": {
            "Techmap": 3.1
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "2",
            "Synthesis": "2"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "logic element": {
            "Percent%": "33.3%",
            "Diff": "1",
            "Techmap": "4",
            "Synthesis": "3"
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Longest Path": {
            "Percent%": "20.0%",
            "Diff": "1",
            "Techmap": "6",
            "Synthesis": "5"
        },
        "Average Path": {
            "Percent%": "25.0%",
            "Diff": "1",
            "Techmap": "5",
            "Synthesis": "4"
        },
        "Estimated LUTs": {
            "Percent%": "33.3%",
            "Diff": "1",
            "Techmap": "4",
            "Synthesis": "3"
        },
        "Total Node": {
            "Percent%": "33.3%",
            "Diff": "1",
            "Techmap": "4",
            "Synthesis": "3"
        }
    },
    "operators/unsigned_variable_asr_wire/k6_N10_mem32K_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/unsigned_variable_asr_wire/k6_N10_mem32K_40nm",
            "Synthesis": "operators/unsigned_variable_asr_wire/k6_N10_mem32K_40nm"
        },
        "architecture": {
            "Techmap": "k6_N10_mem32K_40nm.xml",
            "Synthesis": "k6_N10_mem32K_40nm.xml"
        },
        "input_blif": {
            "Techmap": "unsigned_variable_asr_wire.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "17.0%",
            "Diff": "9",
            "Techmap": "62",
            "Synthesis": "53"
        },
        "exec_time(ms)": {
            "Percent%": "-40.5%",
            "Diff": "-34",
            "Techmap": "50",
            "Synthesis": "84"
        },
        "techmap_time(ms)": {
            "Techmap": 3.1
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "2",
            "Synthesis": "2"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "logic element": {
            "Percent%": "33.3%",
            "Diff": "1",
            "Techmap": "4",
            "Synthesis": "3"
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Longest Path": {
            "Percent%": "20.0%",
            "Diff": "1",
            "Techmap": "6",
            "Synthesis": "5"
        },
        "Average Path": {
            "Percent%": "25.0%",
            "Diff": "1",
            "Techmap": "5",
            "Synthesis": "4"
        },
        "Estimated LUTs": {
            "Percent%": "33.3%",
            "Diff": "1",
            "Techmap": "4",
            "Synthesis": "3"
        },
        "Total Node": {
            "Percent%": "33.3%",
            "Diff": "1",
            "Techmap": "4",
            "Synthesis": "3"
        }
    },
    "operators/unsigned_variable_sl_indexed/k6_N10_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/unsigned_variable_sl_indexed/k6_N10_40nm",
            "Synthesis": "operators/unsigned_variable_sl_indexed/k6_N10_40nm"
        },
        "architecture": {
            "Techmap": "k6_N10_40nm.xml",
            "Synthesis": "k6_N10_40nm.xml"
        },
        "input_blif": {
            "Techmap": "unsigned_variable_sl_indexed.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "24.3%",
            "Diff": "9",
            "Techmap": "46",
            "Synthesis": "37"
        },
        "exec_time(ms)": {
            "Percent%": "-25.0%",
            "Diff": "-3",
            "Techmap": "9",
            "Synthesis": "12"
        },
        "techmap_time(ms)": {
            "Techmap": 3.5
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "3",
            "Synthesis": "3"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "2",
            "Synthesis": "2"
        },
        "logic element": {
            "Percent%": "-33.3%",
            "Diff": "-4",
            "Techmap": "8",
            "Synthesis": "12"
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Longest Path": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Average Path": {
            "Percent%": "25.0%",
            "Diff": "1",
            "Techmap": "5",
            "Synthesis": "4"
        },
        "Estimated LUTs": {
            "Percent%": "-33.3%",
            "Diff": "-4",
            "Techmap": "8",
            "Synthesis": "12"
        },
        "Total Node": {
            "Percent%": "-33.3%",
            "Diff": "-4",
            "Techmap": "8",
            "Synthesis": "12"
        }
    },
    "operators/unsigned_variable_sl_indexed/k6_N10_mem32K_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/unsigned_variable_sl_indexed/k6_N10_mem32K_40nm",
            "Synthesis": "operators/unsigned_variable_sl_indexed/k6_N10_mem32K_40nm"
        },
        "architecture": {
            "Techmap": "k6_N10_mem32K_40nm.xml",
            "Synthesis": "k6_N10_mem32K_40nm.xml"
        },
        "input_blif": {
            "Techmap": "unsigned_variable_sl_indexed.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "17.0%",
            "Diff": "9",
            "Techmap": "62",
            "Synthesis": "53"
        },
        "exec_time(ms)": {
            "Percent%": "-38.6%",
            "Diff": "-32",
            "Techmap": "51",
            "Synthesis": "83"
        },
        "techmap_time(ms)": {
            "Techmap": 3.5
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "3",
            "Synthesis": "3"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "2",
            "Synthesis": "2"
        },
        "logic element": {
            "Percent%": "-33.3%",
            "Diff": "-4",
            "Techmap": "8",
            "Synthesis": "12"
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Longest Path": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Average Path": {
            "Percent%": "25.0%",
            "Diff": "1",
            "Techmap": "5",
            "Synthesis": "4"
        },
        "Estimated LUTs": {
            "Percent%": "-33.3%",
            "Diff": "-4",
            "Techmap": "8",
            "Synthesis": "12"
        },
        "Total Node": {
            "Percent%": "-33.3%",
            "Diff": "-4",
            "Techmap": "8",
            "Synthesis": "12"
        }
    },
    "operators/unsigned_variable_sl_int_wide/k6_N10_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/unsigned_variable_sl_int_wide/k6_N10_40nm",
            "Synthesis": "operators/unsigned_variable_sl_int_wide/k6_N10_40nm"
        },
        "architecture": {
            "Techmap": "k6_N10_40nm.xml",
            "Synthesis": "k6_N10_40nm.xml"
        },
        "input_blif": {
            "Techmap": "unsigned_variable_sl_int_wide.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "155.6%",
            "Diff": "98",
            "Techmap": "161",
            "Synthesis": "63"
        },
        "exec_time(ms)": {
            "Percent%": "83.6%",
            "Diff": "56",
            "Techmap": "123",
            "Synthesis": "67"
        },
        "techmap_time(ms)": {
            "Techmap": 41.3
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "37",
            "Synthesis": "37"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "32",
            "Synthesis": "32"
        },
        "logic element": {
            "Percent%": "1.0%",
            "Diff": "32",
            "Techmap": "3104",
            "Synthesis": "3072"
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Longest Path": {
            "Percent%": "2.8%",
            "Diff": "1",
            "Techmap": "37",
            "Synthesis": "36"
        },
        "Average Path": {
            "Percent%": "25.0%",
            "Diff": "1",
            "Techmap": "5",
            "Synthesis": "4"
        },
        "Estimated LUTs": {
            "Percent%": "1.0%",
            "Diff": "32",
            "Techmap": "3104",
            "Synthesis": "3072"
        },
        "Total Node": {
            "Percent%": "1.0%",
            "Diff": "32",
            "Techmap": "3104",
            "Synthesis": "3072"
        }
    },
    "operators/unsigned_variable_sl_int_wide/k6_N10_mem32K_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/unsigned_variable_sl_int_wide/k6_N10_mem32K_40nm",
            "Synthesis": "operators/unsigned_variable_sl_int_wide/k6_N10_mem32K_40nm"
        },
        "architecture": {
            "Techmap": "k6_N10_mem32K_40nm.xml",
            "Synthesis": "k6_N10_mem32K_40nm.xml"
        },
        "input_blif": {
            "Techmap": "unsigned_variable_sl_int_wide.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "125.3%",
            "Diff": "99",
            "Techmap": "178",
            "Synthesis": "79"
        },
        "exec_time(ms)": {
            "Percent%": "21.4%",
            "Diff": "31",
            "Techmap": "176",
            "Synthesis": "145"
        },
        "techmap_time(ms)": {
            "Techmap": 41.4
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "37",
            "Synthesis": "37"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "32",
            "Synthesis": "32"
        },
        "logic element": {
            "Percent%": "1.0%",
            "Diff": "32",
            "Techmap": "3104",
            "Synthesis": "3072"
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Longest Path": {
            "Percent%": "2.8%",
            "Diff": "1",
            "Techmap": "37",
            "Synthesis": "36"
        },
        "Average Path": {
            "Percent%": "25.0%",
            "Diff": "1",
            "Techmap": "5",
            "Synthesis": "4"
        },
        "Estimated LUTs": {
            "Percent%": "1.0%",
            "Diff": "32",
            "Techmap": "3104",
            "Synthesis": "3072"
        },
        "Total Node": {
            "Percent%": "1.0%",
            "Diff": "32",
            "Techmap": "3104",
            "Synthesis": "3072"
        }
    },
    "operators/unsigned_variable_sl_ultra_wide/k6_N10_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/unsigned_variable_sl_ultra_wide/k6_N10_40nm",
            "Synthesis": "operators/unsigned_variable_sl_ultra_wide/k6_N10_40nm"
        },
        "architecture": {
            "Techmap": "k6_N10_40nm.xml",
            "Synthesis": "k6_N10_40nm.xml"
        },
        "input_blif": {
            "Techmap": "unsigned_variable_sl_ultra_wide.blif"
        },
        "warnings": {
            "Techmap": [
                "[NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
                "[NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
            ],
            "Synthesis": [
                "unsigned_variable_sl_ultra_wide.v:5:1 [NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
                "unsigned_variable_sl_ultra_wide.v:5:1 [NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
            ]
        },
        "max_rss(MiB)": {
            "Percent%": "360.7%",
            "Diff": "808",
            "Techmap": "1032",
            "Synthesis": "224"
        },
        "exec_time(ms)": {
            "Percent%": "138.2%",
            "Diff": "391",
            "Techmap": "674",
            "Synthesis": "283"
        },
        "techmap_time(ms)": {
            "Techmap": 179.7
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "72",
            "Synthesis": "72"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "65",
            "Synthesis": "65"
        },
        "logic element": {
            "Percent%": "0.5%",
            "Diff": "65",
            "Techmap": "12740",
            "Synthesis": "12675"
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Longest Path": {
            "Percent%": "1.4%",
            "Diff": "1",
            "Techmap": "70",
            "Synthesis": "69"
        },
        "Average Path": {
            "Percent%": "20.0%",
            "Diff": "1",
            "Techmap": "6",
            "Synthesis": "5"
        },
        "Estimated LUTs": {
            "Percent%": "0.5%",
            "Diff": "65",
            "Techmap": "12740",
            "Synthesis": "12675"
        },
        "Total Node": {
            "Percent%": "0.5%",
            "Diff": "65",
            "Techmap": "12740",
            "Synthesis": "12675"
        }
    },
    "operators/unsigned_variable_sl_ultra_wide/k6_N10_mem32K_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/unsigned_variable_sl_ultra_wide/k6_N10_mem32K_40nm",
            "Synthesis": "operators/unsigned_variable_sl_ultra_wide/k6_N10_mem32K_40nm"
        },
        "architecture": {
            "Techmap": "k6_N10_mem32K_40nm.xml",
            "Synthesis": "k6_N10_mem32K_40nm.xml"
        },
        "input_blif": {
            "Techmap": "unsigned_variable_sl_ultra_wide.blif"
        },
        "warnings": {
            "Techmap": [
                "[NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
                "[NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
            ],
            "Synthesis": [
                "unsigned_variable_sl_ultra_wide.v:5:1 [NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
                "unsigned_variable_sl_ultra_wide.v:5:1 [NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
            ]
        },
        "max_rss(MiB)": {
            "Percent%": "336.2%",
            "Diff": "807",
            "Techmap": "1047",
            "Synthesis": "240"
        },
        "exec_time(ms)": {
            "Percent%": "97.8%",
            "Diff": "350",
            "Techmap": "708",
            "Synthesis": "358"
        },
        "techmap_time(ms)": {
            "Techmap": 182.7
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "72",
            "Synthesis": "72"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "65",
            "Synthesis": "65"
        },
        "logic element": {
            "Percent%": "0.5%",
            "Diff": "65",
            "Techmap": "12740",
            "Synthesis": "12675"
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Longest Path": {
            "Percent%": "1.4%",
            "Diff": "1",
            "Techmap": "70",
            "Synthesis": "69"
        },
        "Average Path": {
            "Percent%": "20.0%",
            "Diff": "1",
            "Techmap": "6",
            "Synthesis": "5"
        },
        "Estimated LUTs": {
            "Percent%": "0.5%",
            "Diff": "65",
            "Techmap": "12740",
            "Synthesis": "12675"
        },
        "Total Node": {
            "Percent%": "0.5%",
            "Diff": "65",
            "Techmap": "12740",
            "Synthesis": "12675"
        }
    },
    "operators/unsigned_variable_sl_wide/k6_N10_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/unsigned_variable_sl_wide/k6_N10_40nm",
            "Synthesis": "operators/unsigned_variable_sl_wide/k6_N10_40nm"
        },
        "architecture": {
            "Techmap": "k6_N10_40nm.xml",
            "Synthesis": "k6_N10_40nm.xml"
        },
        "input_blif": {
            "Techmap": "unsigned_variable_sl_wide.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "27.0%",
            "Diff": "10",
            "Techmap": "47",
            "Synthesis": "37"
        },
        "exec_time(ms)": {
            "Percent%": "-9.1%",
            "Diff": "-1",
            "Techmap": "10",
            "Synthesis": "11"
        },
        "techmap_time(ms)": {
            "Techmap": 4
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "5",
            "Synthesis": "5"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "3",
            "Synthesis": "3"
        },
        "logic element": {
            "Percent%": "11.1%",
            "Diff": "3",
            "Techmap": "30",
            "Synthesis": "27"
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Longest Path": {
            "Percent%": "14.3%",
            "Diff": "1",
            "Techmap": "8",
            "Synthesis": "7"
        },
        "Average Path": {
            "Percent%": "25.0%",
            "Diff": "1",
            "Techmap": "5",
            "Synthesis": "4"
        },
        "Estimated LUTs": {
            "Percent%": "11.1%",
            "Diff": "3",
            "Techmap": "30",
            "Synthesis": "27"
        },
        "Total Node": {
            "Percent%": "11.1%",
            "Diff": "3",
            "Techmap": "30",
            "Synthesis": "27"
        }
    },
    "operators/unsigned_variable_sl_wide/k6_N10_mem32K_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/unsigned_variable_sl_wide/k6_N10_mem32K_40nm",
            "Synthesis": "operators/unsigned_variable_sl_wide/k6_N10_mem32K_40nm"
        },
        "architecture": {
            "Techmap": "k6_N10_mem32K_40nm.xml",
            "Synthesis": "k6_N10_mem32K_40nm.xml"
        },
        "input_blif": {
            "Techmap": "unsigned_variable_sl_wide.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "18.9%",
            "Diff": "10",
            "Techmap": "63",
            "Synthesis": "53"
        },
        "exec_time(ms)": {
            "Percent%": "-35.0%",
            "Diff": "-28",
            "Techmap": "52",
            "Synthesis": "80"
        },
        "techmap_time(ms)": {
            "Techmap": 4
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "5",
            "Synthesis": "5"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "3",
            "Synthesis": "3"
        },
        "logic element": {
            "Percent%": "11.1%",
            "Diff": "3",
            "Techmap": "30",
            "Synthesis": "27"
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Longest Path": {
            "Percent%": "14.3%",
            "Diff": "1",
            "Techmap": "8",
            "Synthesis": "7"
        },
        "Average Path": {
            "Percent%": "25.0%",
            "Diff": "1",
            "Techmap": "5",
            "Synthesis": "4"
        },
        "Estimated LUTs": {
            "Percent%": "11.1%",
            "Diff": "3",
            "Techmap": "30",
            "Synthesis": "27"
        },
        "Total Node": {
            "Percent%": "11.1%",
            "Diff": "3",
            "Techmap": "30",
            "Synthesis": "27"
        }
    },
    "operators/unsigned_variable_sl_wire/k6_N10_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/unsigned_variable_sl_wire/k6_N10_40nm",
            "Synthesis": "operators/unsigned_variable_sl_wire/k6_N10_40nm"
        },
        "architecture": {
            "Techmap": "k6_N10_40nm.xml",
            "Synthesis": "k6_N10_40nm.xml"
        },
        "input_blif": {
            "Techmap": "unsigned_variable_sl_wire.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "21.6%",
            "Diff": "8",
            "Techmap": "45",
            "Synthesis": "37"
        },
        "exec_time(ms)": {
            "Percent%": "-16.7%",
            "Diff": "-2",
            "Techmap": "10",
            "Synthesis": "12"
        },
        "techmap_time(ms)": {
            "Techmap": 4.1
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "2",
            "Synthesis": "2"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "logic element": {
            "Percent%": "33.3%",
            "Diff": "1",
            "Techmap": "4",
            "Synthesis": "3"
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Longest Path": {
            "Percent%": "20.0%",
            "Diff": "1",
            "Techmap": "6",
            "Synthesis": "5"
        },
        "Average Path": {
            "Percent%": "25.0%",
            "Diff": "1",
            "Techmap": "5",
            "Synthesis": "4"
        },
        "Estimated LUTs": {
            "Percent%": "33.3%",
            "Diff": "1",
            "Techmap": "4",
            "Synthesis": "3"
        },
        "Total Node": {
            "Percent%": "33.3%",
            "Diff": "1",
            "Techmap": "4",
            "Synthesis": "3"
        }
    },
    "operators/unsigned_variable_sl_wire/k6_N10_mem32K_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/unsigned_variable_sl_wire/k6_N10_mem32K_40nm",
            "Synthesis": "operators/unsigned_variable_sl_wire/k6_N10_mem32K_40nm"
        },
        "architecture": {
            "Techmap": "k6_N10_mem32K_40nm.xml",
            "Synthesis": "k6_N10_mem32K_40nm.xml"
        },
        "input_blif": {
            "Techmap": "unsigned_variable_sl_wire.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "17.0%",
            "Diff": "9",
            "Techmap": "62",
            "Synthesis": "53"
        },
        "exec_time(ms)": {
            "Percent%": "-35.1%",
            "Diff": "-27",
            "Techmap": "50",
            "Synthesis": "77"
        },
        "techmap_time(ms)": {
            "Techmap": 3.1
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "2",
            "Synthesis": "2"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "logic element": {
            "Percent%": "33.3%",
            "Diff": "1",
            "Techmap": "4",
            "Synthesis": "3"
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Longest Path": {
            "Percent%": "20.0%",
            "Diff": "1",
            "Techmap": "6",
            "Synthesis": "5"
        },
        "Average Path": {
            "Percent%": "25.0%",
            "Diff": "1",
            "Techmap": "5",
            "Synthesis": "4"
        },
        "Estimated LUTs": {
            "Percent%": "33.3%",
            "Diff": "1",
            "Techmap": "4",
            "Synthesis": "3"
        },
        "Total Node": {
            "Percent%": "33.3%",
            "Diff": "1",
            "Techmap": "4",
            "Synthesis": "3"
        }
    },
    "operators/unsigned_variable_sr_indexed/k6_N10_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/unsigned_variable_sr_indexed/k6_N10_40nm",
            "Synthesis": "operators/unsigned_variable_sr_indexed/k6_N10_40nm"
        },
        "architecture": {
            "Techmap": "k6_N10_40nm.xml",
            "Synthesis": "k6_N10_40nm.xml"
        },
        "input_blif": {
            "Techmap": "unsigned_variable_sr_indexed.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "21.6%",
            "Diff": "8",
            "Techmap": "45",
            "Synthesis": "37"
        },
        "exec_time(ms)": {
            "Percent%": "-25.0%",
            "Diff": "-3",
            "Techmap": "9",
            "Synthesis": "12"
        },
        "techmap_time(ms)": {
            "Techmap": 3.4
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "3",
            "Synthesis": "3"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "2",
            "Synthesis": "2"
        },
        "logic element": {
            "Percent%": "33.3%",
            "Diff": "2",
            "Techmap": "8",
            "Synthesis": "6"
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Longest Path": {
            "Percent%": "20.0%",
            "Diff": "1",
            "Techmap": "6",
            "Synthesis": "5"
        },
        "Average Path": {
            "Percent%": "25.0%",
            "Diff": "1",
            "Techmap": "5",
            "Synthesis": "4"
        },
        "Estimated LUTs": {
            "Percent%": "33.3%",
            "Diff": "2",
            "Techmap": "8",
            "Synthesis": "6"
        },
        "Total Node": {
            "Percent%": "33.3%",
            "Diff": "2",
            "Techmap": "8",
            "Synthesis": "6"
        }
    },
    "operators/unsigned_variable_sr_indexed/k6_N10_mem32K_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/unsigned_variable_sr_indexed/k6_N10_mem32K_40nm",
            "Synthesis": "operators/unsigned_variable_sr_indexed/k6_N10_mem32K_40nm"
        },
        "architecture": {
            "Techmap": "k6_N10_mem32K_40nm.xml",
            "Synthesis": "k6_N10_mem32K_40nm.xml"
        },
        "input_blif": {
            "Techmap": "unsigned_variable_sr_indexed.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "17.0%",
            "Diff": "9",
            "Techmap": "62",
            "Synthesis": "53"
        },
        "exec_time(ms)": {
            "Percent%": "-37.8%",
            "Diff": "-31",
            "Techmap": "51",
            "Synthesis": "82"
        },
        "techmap_time(ms)": {
            "Techmap": 4.3
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "3",
            "Synthesis": "3"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "2",
            "Synthesis": "2"
        },
        "logic element": {
            "Percent%": "33.3%",
            "Diff": "2",
            "Techmap": "8",
            "Synthesis": "6"
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Longest Path": {
            "Percent%": "20.0%",
            "Diff": "1",
            "Techmap": "6",
            "Synthesis": "5"
        },
        "Average Path": {
            "Percent%": "25.0%",
            "Diff": "1",
            "Techmap": "5",
            "Synthesis": "4"
        },
        "Estimated LUTs": {
            "Percent%": "33.3%",
            "Diff": "2",
            "Techmap": "8",
            "Synthesis": "6"
        },
        "Total Node": {
            "Percent%": "33.3%",
            "Diff": "2",
            "Techmap": "8",
            "Synthesis": "6"
        }
    },
    "operators/unsigned_variable_sr_int_wide/k6_N10_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/unsigned_variable_sr_int_wide/k6_N10_40nm",
            "Synthesis": "operators/unsigned_variable_sr_int_wide/k6_N10_40nm"
        },
        "architecture": {
            "Techmap": "k6_N10_40nm.xml",
            "Synthesis": "k6_N10_40nm.xml"
        },
        "input_blif": {
            "Techmap": "unsigned_variable_sr_int_wide.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "155.6%",
            "Diff": "98",
            "Techmap": "161",
            "Synthesis": "63"
        },
        "exec_time(ms)": {
            "Percent%": "98.6%",
            "Diff": "68",
            "Techmap": "137",
            "Synthesis": "69"
        },
        "techmap_time(ms)": {
            "Techmap": 43.1
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "37",
            "Synthesis": "37"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "32",
            "Synthesis": "32"
        },
        "logic element": {
            "Percent%": "1.0%",
            "Diff": "32",
            "Techmap": "3104",
            "Synthesis": "3072"
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Longest Path": {
            "Percent%": "2.8%",
            "Diff": "1",
            "Techmap": "37",
            "Synthesis": "36"
        },
        "Average Path": {
            "Percent%": "25.0%",
            "Diff": "1",
            "Techmap": "5",
            "Synthesis": "4"
        },
        "Estimated LUTs": {
            "Percent%": "1.0%",
            "Diff": "32",
            "Techmap": "3104",
            "Synthesis": "3072"
        },
        "Total Node": {
            "Percent%": "1.0%",
            "Diff": "32",
            "Techmap": "3104",
            "Synthesis": "3072"
        }
    },
    "operators/unsigned_variable_sr_int_wide/k6_N10_mem32K_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/unsigned_variable_sr_int_wide/k6_N10_mem32K_40nm",
            "Synthesis": "operators/unsigned_variable_sr_int_wide/k6_N10_mem32K_40nm"
        },
        "architecture": {
            "Techmap": "k6_N10_mem32K_40nm.xml",
            "Synthesis": "k6_N10_mem32K_40nm.xml"
        },
        "input_blif": {
            "Techmap": "unsigned_variable_sr_int_wide.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "124.1%",
            "Diff": "98",
            "Techmap": "177",
            "Synthesis": "79"
        },
        "exec_time(ms)": {
            "Percent%": "38.3%",
            "Diff": "46",
            "Techmap": "166",
            "Synthesis": "120"
        },
        "techmap_time(ms)": {
            "Techmap": 41.3
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "37",
            "Synthesis": "37"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "32",
            "Synthesis": "32"
        },
        "logic element": {
            "Percent%": "1.0%",
            "Diff": "32",
            "Techmap": "3104",
            "Synthesis": "3072"
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Longest Path": {
            "Percent%": "2.8%",
            "Diff": "1",
            "Techmap": "37",
            "Synthesis": "36"
        },
        "Average Path": {
            "Percent%": "25.0%",
            "Diff": "1",
            "Techmap": "5",
            "Synthesis": "4"
        },
        "Estimated LUTs": {
            "Percent%": "1.0%",
            "Diff": "32",
            "Techmap": "3104",
            "Synthesis": "3072"
        },
        "Total Node": {
            "Percent%": "1.0%",
            "Diff": "32",
            "Techmap": "3104",
            "Synthesis": "3072"
        }
    },
    "operators/unsigned_variable_sr_ultra_wide/k6_N10_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/unsigned_variable_sr_ultra_wide/k6_N10_40nm",
            "Synthesis": "operators/unsigned_variable_sr_ultra_wide/k6_N10_40nm"
        },
        "architecture": {
            "Techmap": "k6_N10_40nm.xml",
            "Synthesis": "k6_N10_40nm.xml"
        },
        "input_blif": {
            "Techmap": "unsigned_variable_sr_ultra_wide.blif"
        },
        "warnings": {
            "Techmap": [
                "[NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
                "[NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
            ],
            "Synthesis": [
                "unsigned_variable_sr_ultra_wide.v:5:1 [NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
                "unsigned_variable_sr_ultra_wide.v:5:1 [NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
            ]
        },
        "max_rss(MiB)": {
            "Percent%": "360.7%",
            "Diff": "808",
            "Techmap": "1032",
            "Synthesis": "224"
        },
        "exec_time(ms)": {
            "Percent%": "138.7%",
            "Diff": "387",
            "Techmap": "666",
            "Synthesis": "279"
        },
        "techmap_time(ms)": {
            "Techmap": 181.6
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "72",
            "Synthesis": "72"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "65",
            "Synthesis": "65"
        },
        "logic element": {
            "Percent%": "0.5%",
            "Diff": "65",
            "Techmap": "12740",
            "Synthesis": "12675"
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Longest Path": {
            "Percent%": "1.4%",
            "Diff": "1",
            "Techmap": "70",
            "Synthesis": "69"
        },
        "Average Path": {
            "Percent%": "20.0%",
            "Diff": "1",
            "Techmap": "6",
            "Synthesis": "5"
        },
        "Estimated LUTs": {
            "Percent%": "0.5%",
            "Diff": "65",
            "Techmap": "12740",
            "Synthesis": "12675"
        },
        "Total Node": {
            "Percent%": "0.5%",
            "Diff": "65",
            "Techmap": "12740",
            "Synthesis": "12675"
        }
    },
    "operators/unsigned_variable_sr_ultra_wide/k6_N10_mem32K_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/unsigned_variable_sr_ultra_wide/k6_N10_mem32K_40nm",
            "Synthesis": "operators/unsigned_variable_sr_ultra_wide/k6_N10_mem32K_40nm"
        },
        "architecture": {
            "Techmap": "k6_N10_mem32K_40nm.xml",
            "Synthesis": "k6_N10_mem32K_40nm.xml"
        },
        "input_blif": {
            "Techmap": "unsigned_variable_sr_ultra_wide.blif"
        },
        "warnings": {
            "Techmap": [
                "[NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
                "[NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
            ],
            "Synthesis": [
                "unsigned_variable_sr_ultra_wide.v:5:1 [NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
                "unsigned_variable_sr_ultra_wide.v:5:1 [NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
            ]
        },
        "max_rss(MiB)": {
            "Percent%": "336.2%",
            "Diff": "807",
            "Techmap": "1047",
            "Synthesis": "240"
        },
        "exec_time(ms)": {
            "Percent%": "103.4%",
            "Diff": "366",
            "Techmap": "720",
            "Synthesis": "354"
        },
        "techmap_time(ms)": {
            "Techmap": 190.4
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "72",
            "Synthesis": "72"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "65",
            "Synthesis": "65"
        },
        "logic element": {
            "Percent%": "0.5%",
            "Diff": "65",
            "Techmap": "12740",
            "Synthesis": "12675"
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Longest Path": {
            "Percent%": "1.4%",
            "Diff": "1",
            "Techmap": "70",
            "Synthesis": "69"
        },
        "Average Path": {
            "Percent%": "20.0%",
            "Diff": "1",
            "Techmap": "6",
            "Synthesis": "5"
        },
        "Estimated LUTs": {
            "Percent%": "0.5%",
            "Diff": "65",
            "Techmap": "12740",
            "Synthesis": "12675"
        },
        "Total Node": {
            "Percent%": "0.5%",
            "Diff": "65",
            "Techmap": "12740",
            "Synthesis": "12675"
        }
    },
    "operators/unsigned_variable_sr_wide/k6_N10_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/unsigned_variable_sr_wide/k6_N10_40nm",
            "Synthesis": "operators/unsigned_variable_sr_wide/k6_N10_40nm"
        },
        "architecture": {
            "Techmap": "k6_N10_40nm.xml",
            "Synthesis": "k6_N10_40nm.xml"
        },
        "input_blif": {
            "Techmap": "unsigned_variable_sr_wide.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "27.0%",
            "Diff": "10",
            "Techmap": "47",
            "Synthesis": "37"
        },
        "exec_time(ms)": {
            "Percent%": "-9.1%",
            "Diff": "-1",
            "Techmap": "10",
            "Synthesis": "11"
        },
        "techmap_time(ms)": {
            "Techmap": 4.1
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "5",
            "Synthesis": "5"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "3",
            "Synthesis": "3"
        },
        "logic element": {
            "Percent%": "11.1%",
            "Diff": "3",
            "Techmap": "30",
            "Synthesis": "27"
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Longest Path": {
            "Percent%": "14.3%",
            "Diff": "1",
            "Techmap": "8",
            "Synthesis": "7"
        },
        "Average Path": {
            "Percent%": "25.0%",
            "Diff": "1",
            "Techmap": "5",
            "Synthesis": "4"
        },
        "Estimated LUTs": {
            "Percent%": "11.1%",
            "Diff": "3",
            "Techmap": "30",
            "Synthesis": "27"
        },
        "Total Node": {
            "Percent%": "11.1%",
            "Diff": "3",
            "Techmap": "30",
            "Synthesis": "27"
        }
    },
    "operators/unsigned_variable_sr_wide/k6_N10_mem32K_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/unsigned_variable_sr_wide/k6_N10_mem32K_40nm",
            "Synthesis": "operators/unsigned_variable_sr_wide/k6_N10_mem32K_40nm"
        },
        "architecture": {
            "Techmap": "k6_N10_mem32K_40nm.xml",
            "Synthesis": "k6_N10_mem32K_40nm.xml"
        },
        "input_blif": {
            "Techmap": "unsigned_variable_sr_wide.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "18.9%",
            "Diff": "10",
            "Techmap": "63",
            "Synthesis": "53"
        },
        "exec_time(ms)": {
            "Percent%": "-41.8%",
            "Diff": "-38",
            "Techmap": "53",
            "Synthesis": "91"
        },
        "techmap_time(ms)": {
            "Techmap": 3.9
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "5",
            "Synthesis": "5"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "3",
            "Synthesis": "3"
        },
        "logic element": {
            "Percent%": "11.1%",
            "Diff": "3",
            "Techmap": "30",
            "Synthesis": "27"
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Longest Path": {
            "Percent%": "14.3%",
            "Diff": "1",
            "Techmap": "8",
            "Synthesis": "7"
        },
        "Average Path": {
            "Percent%": "25.0%",
            "Diff": "1",
            "Techmap": "5",
            "Synthesis": "4"
        },
        "Estimated LUTs": {
            "Percent%": "11.1%",
            "Diff": "3",
            "Techmap": "30",
            "Synthesis": "27"
        },
        "Total Node": {
            "Percent%": "11.1%",
            "Diff": "3",
            "Techmap": "30",
            "Synthesis": "27"
        }
    },
    "operators/unsigned_variable_sr_wire/k6_N10_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/unsigned_variable_sr_wire/k6_N10_40nm",
            "Synthesis": "operators/unsigned_variable_sr_wire/k6_N10_40nm"
        },
        "architecture": {
            "Techmap": "k6_N10_40nm.xml",
            "Synthesis": "k6_N10_40nm.xml"
        },
        "input_blif": {
            "Techmap": "unsigned_variable_sr_wire.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "24.3%",
            "Diff": "9",
            "Techmap": "46",
            "Synthesis": "37"
        },
        "exec_time(ms)": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "9",
            "Synthesis": "9"
        },
        "techmap_time(ms)": {
            "Techmap": 3.2
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "2",
            "Synthesis": "2"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "logic element": {
            "Percent%": "33.3%",
            "Diff": "1",
            "Techmap": "4",
            "Synthesis": "3"
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Longest Path": {
            "Percent%": "20.0%",
            "Diff": "1",
            "Techmap": "6",
            "Synthesis": "5"
        },
        "Average Path": {
            "Percent%": "25.0%",
            "Diff": "1",
            "Techmap": "5",
            "Synthesis": "4"
        },
        "Estimated LUTs": {
            "Percent%": "33.3%",
            "Diff": "1",
            "Techmap": "4",
            "Synthesis": "3"
        },
        "Total Node": {
            "Percent%": "33.3%",
            "Diff": "1",
            "Techmap": "4",
            "Synthesis": "3"
        }
    },
    "operators/unsigned_variable_sr_wire/k6_N10_mem32K_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/unsigned_variable_sr_wire/k6_N10_mem32K_40nm",
            "Synthesis": "operators/unsigned_variable_sr_wire/k6_N10_mem32K_40nm"
        },
        "architecture": {
            "Techmap": "k6_N10_mem32K_40nm.xml",
            "Synthesis": "k6_N10_mem32K_40nm.xml"
        },
        "input_blif": {
            "Techmap": "unsigned_variable_sr_wire.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "17.0%",
            "Diff": "9",
            "Techmap": "62",
            "Synthesis": "53"
        },
        "exec_time(ms)": {
            "Percent%": "-36.7%",
            "Diff": "-29",
            "Techmap": "50",
            "Synthesis": "79"
        },
        "techmap_time(ms)": {
            "Techmap": 3.1
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "2",
            "Synthesis": "2"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "logic element": {
            "Percent%": "33.3%",
            "Diff": "1",
            "Techmap": "4",
            "Synthesis": "3"
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Longest Path": {
            "Percent%": "20.0%",
            "Diff": "1",
            "Techmap": "6",
            "Synthesis": "5"
        },
        "Average Path": {
            "Percent%": "25.0%",
            "Diff": "1",
            "Techmap": "5",
            "Synthesis": "4"
        },
        "Estimated LUTs": {
            "Percent%": "33.3%",
            "Diff": "1",
            "Techmap": "4",
            "Synthesis": "3"
        },
        "Total Node": {
            "Percent%": "33.3%",
            "Diff": "1",
            "Techmap": "4",
            "Synthesis": "3"
        }
    },
    "operators/binary_logical_less_equal_than/k6_frac_N10_frac_chain_mem32K_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/binary_logical_less_equal_than/k6_frac_N10_frac_chain_mem32K_40nm",
            "Synthesis": "operators/binary_logical_less_equal_than/k6_frac_N10_frac_chain_mem32K_40nm"
        },
        "architecture": {
            "Techmap": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
            "Synthesis": "k6_frac_N10_frac_chain_mem32K_40nm.xml"
        },
        "input_blif": {
            "Techmap": "binary_logical_less_equal_than.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "156.0%",
            "Diff": "39",
            "Techmap": "64",
            "Synthesis": "25"
        },
        "exec_time(ms)": {
            "Percent%": "42.1%",
            "Diff": "16",
            "Techmap": "54",
            "Synthesis": "38"
        },
        "techmap_time(ms)": {
            "Techmap": 4.4
        },
        "Latch Drivers": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "3",
            "Synthesis": "3"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "2",
            "Synthesis": "2"
        },
        "logic element": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "9",
            "Synthesis": "9"
        },
        "latch": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "4",
            "Synthesis": "4"
        },
        "Longest Path": {
            "Percent%": "14.3%",
            "Diff": "1",
            "Techmap": "8",
            "Synthesis": "7"
        },
        "Average Path": {
            "Percent%": "33.3%",
            "Diff": "1",
            "Techmap": "4",
            "Synthesis": "3"
        },
        "Estimated LUTs": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "9",
            "Synthesis": "9"
        },
        "Total Node": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "11",
            "Synthesis": "11"
        }
    },
    "operators/binary_logical_less_equal_than/k6_N10_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/binary_logical_less_equal_than/k6_N10_40nm",
            "Synthesis": "operators/binary_logical_less_equal_than/k6_N10_40nm"
        },
        "architecture": {
            "Techmap": "k6_N10_40nm.xml",
            "Synthesis": "k6_N10_40nm.xml"
        },
        "input_blif": {
            "Techmap": "binary_logical_less_equal_than.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "213.3%",
            "Diff": "32",
            "Techmap": "47",
            "Synthesis": "15"
        },
        "exec_time(ms)": {
            "Percent%": "66.7%",
            "Diff": "4",
            "Techmap": "10",
            "Synthesis": "6"
        },
        "techmap_time(ms)": {
            "Techmap": 4.4
        },
        "Latch Drivers": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "3",
            "Synthesis": "3"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "2",
            "Synthesis": "2"
        },
        "logic element": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "9",
            "Synthesis": "9"
        },
        "latch": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Longest Path": {
            "Percent%": "14.3%",
            "Diff": "1",
            "Techmap": "8",
            "Synthesis": "7"
        },
        "Average Path": {
            "Percent%": "33.3%",
            "Diff": "1",
            "Techmap": "4",
            "Synthesis": "3"
        },
        "Estimated LUTs": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "9",
            "Synthesis": "9"
        },
        "Total Node": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "11",
            "Synthesis": "11"
        }
    },
    "operators/binary_logical_less_equal_than/k6_N10_mem32K_40nm": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/binary_logical_less_equal_than/k6_N10_mem32K_40nm",
            "Synthesis": "operators/binary_logical_less_equal_than/k6_N10_mem32K_40nm"
        },
        "architecture": {
            "Techmap": "k6_N10_mem32K_40nm.xml",
            "Synthesis": "k6_N10_mem32K_40nm.xml"
        },
        "input_blif": {
            "Techmap": "binary_logical_less_equal_than.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "162.5%",
            "Diff": "39",
            "Techmap": "63",
            "Synthesis": "24"
        },
        "exec_time(ms)": {
            "Percent%": "26.2%",
            "Diff": "11",
            "Techmap": "53",
            "Synthesis": "42"
        },
        "techmap_time(ms)": {
            "Techmap": 4.5
        },
        "Latch Drivers": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "3",
            "Synthesis": "3"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "2",
            "Synthesis": "2"
        },
        "logic element": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "9",
            "Synthesis": "9"
        },
        "latch": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "generic logic size": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "6",
            "Synthesis": "6"
        },
        "Longest Path": {
            "Percent%": "14.3%",
            "Diff": "1",
            "Techmap": "8",
            "Synthesis": "7"
        },
        "Average Path": {
            "Percent%": "33.3%",
            "Diff": "1",
            "Techmap": "4",
            "Synthesis": "3"
        },
        "Estimated LUTs": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "9",
            "Synthesis": "9"
        },
        "Total Node": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "11",
            "Synthesis": "11"
        }
    },
    "operators/binary_logical_less_equal_than/no_arch": {
        "STATUS": "COMPARED",
        "test_name": {
            "Techmap": "operators/binary_logical_less_equal_than/no_arch",
            "Synthesis": "operators/binary_logical_less_equal_than/no_arch"
        },
        "input_blif": {
            "Techmap": "binary_logical_less_equal_than.blif"
        },
        "max_rss(MiB)": {
            "Percent%": "300.0%",
            "Diff": "33",
            "Techmap": "44",
            "Synthesis": "11"
        },
        "exec_time(ms)": {
            "Percent%": "250.0%",
            "Diff": "5",
            "Techmap": "7",
            "Synthesis": "2"
        },
        "techmap_time(ms)": {
            "Techmap": 4.7
        },
        "Latch Drivers": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "Pi": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "3",
            "Synthesis": "3"
        },
        "Po": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "2",
            "Synthesis": "2"
        },
        "logic element": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "9",
            "Synthesis": "9"
        },
        "latch": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "1",
            "Synthesis": "1"
        },
        "Longest Path": {
            "Percent%": "14.3%",
            "Diff": "1",
            "Techmap": "8",
            "Synthesis": "7"
        },
        "Average Path": {
            "Percent%": "33.3%",
            "Diff": "1",
            "Techmap": "4",
            "Synthesis": "3"
        },
        "Estimated LUTs": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "9",
            "Synthesis": "9"
        },
        "Total Node": {
            "Percent%": "0.0%",
            "Diff": "0",
            "Techmap": "11",
            "Synthesis": "11"
        }
    },
    "DEFAULT": {},
    "operators/macromudule_test/k6_frac_N10_frac_chain_mem32K_40nm": {
        "STATUS": "OLD",
        "test_name": "operators/macromudule_test/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "macromudule_test.v",
        "max_rss(MiB)": 25.1,
        "exec_time(ms)": 45.2,
        "synthesis_time(ms)": 1.2,
        "Pi": 8,
        "Po": 5,
        "Adder": 6,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 3,
        "Total Node": 6
    },
    "operators/macromudule_test/k6_N10_40nm": {
        "STATUS": "OLD",
        "test_name": "operators/macromudule_test/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "macromudule_test.v",
        "max_rss(MiB)": 14.7,
        "exec_time(ms)": 7.2,
        "synthesis_time(ms)": 1.2,
        "Pi": 8,
        "Po": 5,
        "logic element": 9,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 9,
        "Total Node": 9
    },
    "operators/macromudule_test/k6_N10_mem32K_40nm": {
        "STATUS": "OLD",
        "test_name": "operators/macromudule_test/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "macromudule_test.v",
        "max_rss(MiB)": 24.2,
        "exec_time(ms)": 32.1,
        "synthesis_time(ms)": 1,
        "Pi": 8,
        "Po": 5,
        "logic element": 9,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 9,
        "Total Node": 9
    },
    "operators/macromudule_test/no_arch": {
        "STATUS": "OLD",
        "test_name": "operators/macromudule_test/no_arch",
        "verilog": "macromudule_test.v",
        "max_rss(MiB)": 11.7,
        "exec_time(ms)": 2.8,
        "synthesis_time(ms)": 1.4,
        "Pi": 8,
        "Po": 5,
        "logic element": 9,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 9,
        "Total Node": 9
    }
}