<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.6"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>WINC1500 Weather Client Demo for SAME70 Xplained: twihs.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">WINC1500 Weather Client Demo for SAME70 Xplained
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.6 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_7dbb3f8d9b3c7f1bbfe241818c433d10.html">utils</a></li><li class="navelem"><a class="el" href="dir_903ea45345aa10adf0347c1f0518c9d5.html">cmsis</a></li><li class="navelem"><a class="el" href="dir_ce31852ed2135ff3a989ef6e2cbff7f5.html">same70</a></li><li class="navelem"><a class="el" href="dir_aa47084d0f13b69a05b7aeca4035fbf6.html">include</a></li><li class="navelem"><a class="el" href="dir_4f3393c793fa0c7bbb111015866fc9aa.html">component</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle"><div class="title">utils/cmsis/same70/include/component/twihs.h</div></div>
</div><!--header-->
<div class="contents">
<a href="utils_2cmsis_2same70_2include_2component_2twihs_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span> </div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno">   31</span><span class="comment">/*</span></div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno">   32</span><span class="comment"> * Support and FAQ: visit &lt;a href=&quot;https://www.microchip.com/support/&quot;&gt;Microchip Support&lt;/a&gt;</span></div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span><span class="comment"> */</span></div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span> </div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span><span class="preprocessor">#ifndef _SAME70_TWIHS_COMPONENT_</span></div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno">   36</span><span class="preprocessor">#define _SAME70_TWIHS_COMPONENT_</span></div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno">   37</span> </div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span><span class="comment">/* ============================================================================= */</span></div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span><span class="comment">/* ============================================================================= */</span></div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno">   43</span> </div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno">   44</span><span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno"><a class="line" href="struct_twihs.html">   46</a></span><span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno"><a class="line" href="struct_twihs.html#a6de7e3c2a08386696770e57b60ca03dd">   47</a></span>  __O  uint32_t <a class="code hl_variable" href="struct_twihs.html#a6de7e3c2a08386696770e57b60ca03dd">TWIHS_CR</a>;      </div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno"><a class="line" href="struct_twihs.html#a285481ca7a364f1a9d0238c0dcc5e974">   48</a></span>  __IO uint32_t <a class="code hl_variable" href="struct_twihs.html#a285481ca7a364f1a9d0238c0dcc5e974">TWIHS_MMR</a>;     </div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno"><a class="line" href="struct_twihs.html#a438a8b79eae150ff7a791e693ee6e808">   49</a></span>  __IO uint32_t <a class="code hl_variable" href="struct_twihs.html#a438a8b79eae150ff7a791e693ee6e808">TWIHS_SMR</a>;     </div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno"><a class="line" href="struct_twihs.html#a37d8da28028ed81e2c53aed636cb1e5a">   50</a></span>  __IO uint32_t <a class="code hl_variable" href="struct_twihs.html#a37d8da28028ed81e2c53aed636cb1e5a">TWIHS_IADR</a>;    </div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno"><a class="line" href="struct_twihs.html#a16235d4eac6a96a31735362dc2aeec55">   51</a></span>  __IO uint32_t <a class="code hl_variable" href="struct_twihs.html#a16235d4eac6a96a31735362dc2aeec55">TWIHS_CWGR</a>;    </div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno"><a class="line" href="struct_twihs.html#a0cfeac46523570173ff4812d528def7c">   52</a></span>  __I  uint32_t Reserved1[3];</div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno"><a class="line" href="struct_twihs.html#adf6a3a75348dbacb0e4d0ac179a54e2a">   53</a></span>  __I  uint32_t <a class="code hl_variable" href="struct_twihs.html#adf6a3a75348dbacb0e4d0ac179a54e2a">TWIHS_SR</a>;      </div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno"><a class="line" href="struct_twihs.html#a78d6370595e52dec29e80e6b2d0ee22b">   54</a></span>  __O  uint32_t <a class="code hl_variable" href="struct_twihs.html#a78d6370595e52dec29e80e6b2d0ee22b">TWIHS_IER</a>;     </div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno"><a class="line" href="struct_twihs.html#a9fdd4bc0f7f555c13fbb61cbd10d96a7">   55</a></span>  __O  uint32_t <a class="code hl_variable" href="struct_twihs.html#a9fdd4bc0f7f555c13fbb61cbd10d96a7">TWIHS_IDR</a>;     </div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno"><a class="line" href="struct_twihs.html#a680a560cf577e3808bf452f4acc135b4">   56</a></span>  __I  uint32_t <a class="code hl_variable" href="struct_twihs.html#a680a560cf577e3808bf452f4acc135b4">TWIHS_IMR</a>;     </div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno"><a class="line" href="struct_twihs.html#a9e3afd574c07c841823b0a2313437360">   57</a></span>  __I  uint32_t <a class="code hl_variable" href="struct_twihs.html#a9e3afd574c07c841823b0a2313437360">TWIHS_RHR</a>;     </div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno"><a class="line" href="struct_twihs.html#a08ddcbb2199973a689073a4a70ab17a4">   58</a></span>  __O  uint32_t <a class="code hl_variable" href="struct_twihs.html#a08ddcbb2199973a689073a4a70ab17a4">TWIHS_THR</a>;     </div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno"><a class="line" href="struct_twihs.html#a205f27f56d40e5e0b934623844012b90">   59</a></span>  __IO uint32_t <a class="code hl_variable" href="struct_twihs.html#a205f27f56d40e5e0b934623844012b90">TWIHS_SMBTR</a>;   </div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno"><a class="line" href="struct_twihs.html#a6fc98cad1f7e4f29f8ec012c0296c02f">   60</a></span>  __I  uint32_t Reserved2[2];</div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno"><a class="line" href="struct_twihs.html#a99eab84e859a8e0f3eabff2658d3f95f">   61</a></span>  __IO uint32_t <a class="code hl_variable" href="struct_twihs.html#a99eab84e859a8e0f3eabff2658d3f95f">TWIHS_FILTR</a>;   </div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno"><a class="line" href="struct_twihs.html#a3baec18d093a922086a1ca8c315a460e">   62</a></span>  __I  uint32_t Reserved3[1];</div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno"><a class="line" href="struct_twihs.html#a1f0b68948d1c41cf3296d10c174cd684">   63</a></span>  __IO uint32_t <a class="code hl_variable" href="struct_twihs.html#a1f0b68948d1c41cf3296d10c174cd684">TWIHS_SWMR</a>;    </div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno"><a class="line" href="struct_twihs.html#a7f53c99bceaa54ad13ab2c366cbe59d4">   64</a></span>  __I  uint32_t Reserved4[32];</div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno"><a class="line" href="struct_twihs.html#adf505a2e00d0c08253db38673fffbb54">   65</a></span>  __I  uint32_t <a class="code hl_variable" href="struct_twihs.html#adf505a2e00d0c08253db38673fffbb54">TWIHS_DR</a>;      </div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno"><a class="line" href="struct_twihs.html#a0935541eeaf72a67756cccd6b7e34ce1">   66</a></span>  __I  uint32_t Reserved5[4];</div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno"><a class="line" href="struct_twihs.html#a67d57414fda24d9a6c55bca2853acada">   67</a></span>  __IO uint32_t <a class="code hl_variable" href="struct_twihs.html#a67d57414fda24d9a6c55bca2853acada">TWIHS_WPMR</a>;    </div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno"><a class="line" href="struct_twihs.html#acfb352af71076e6cd58c6ea4472fb53b">   68</a></span>  __I  uint32_t <a class="code hl_variable" href="struct_twihs.html#acfb352af71076e6cd58c6ea4472fb53b">TWIHS_WPSR</a>;    </div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno"><a class="line" href="struct_twihs.html#a664bd41eb23ef9e53adc7a187d4c72be">   69</a></span>  __I  uint32_t Reserved6[4];</div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno"><a class="line" href="struct_twihs.html#a22eaeeb6970941790d6a193af6b3b960">   70</a></span>  __I  uint32_t <a class="code hl_variable" href="struct_twihs.html#a22eaeeb6970941790d6a193af6b3b960">TWIHS_VER</a>;     </div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno">   71</span>} <a class="code hl_struct" href="struct_twihs.html">Twihs</a>;</div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno">   72</span><span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno">   73</span><span class="comment">/* -------- TWIHS_CR : (TWIHS Offset: 0x00) Control Register -------- */</span></div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno"><a class="line" href="utils_2cmsis_2same70_2include_2component_2twihs_8h.html#a4ba1ba1a68e970b54398d26dc0ae8a48">   74</a></span><span class="preprocessor">#define TWIHS_CR_START (0x1u &lt;&lt; 0) </span></div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno"><a class="line" href="utils_2cmsis_2same70_2include_2component_2twihs_8h.html#ad3424350d51ae5d34338e5e5ede5ba1b">   75</a></span><span class="preprocessor">#define TWIHS_CR_STOP (0x1u &lt;&lt; 1) </span></div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno"><a class="line" href="utils_2cmsis_2same70_2include_2component_2twihs_8h.html#a393ddda9f7dff03ae8b700f001b6457b">   76</a></span><span class="preprocessor">#define TWIHS_CR_MSEN (0x1u &lt;&lt; 2) </span></div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno"><a class="line" href="utils_2cmsis_2same70_2include_2component_2twihs_8h.html#a5de458bab5539e14e02a39fcb84fb4be">   77</a></span><span class="preprocessor">#define TWIHS_CR_MSDIS (0x1u &lt;&lt; 3) </span></div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno"><a class="line" href="utils_2cmsis_2same70_2include_2component_2twihs_8h.html#aa635cedb26df832071a3369c66ae8f1d">   78</a></span><span class="preprocessor">#define TWIHS_CR_SVEN (0x1u &lt;&lt; 4) </span></div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno"><a class="line" href="utils_2cmsis_2same70_2include_2component_2twihs_8h.html#a1c13894f7cfc54e66888c489488330bb">   79</a></span><span class="preprocessor">#define TWIHS_CR_SVDIS (0x1u &lt;&lt; 5) </span></div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno"><a class="line" href="utils_2cmsis_2same70_2include_2component_2twihs_8h.html#a417795d52c77f47b6390a80d99f475f5">   80</a></span><span class="preprocessor">#define TWIHS_CR_QUICK (0x1u &lt;&lt; 6) </span></div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno"><a class="line" href="utils_2cmsis_2same70_2include_2component_2twihs_8h.html#af1feba3021c4005cb2c678af0a3e73df">   81</a></span><span class="preprocessor">#define TWIHS_CR_SWRST (0x1u &lt;&lt; 7) </span></div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno"><a class="line" href="utils_2cmsis_2same70_2include_2component_2twihs_8h.html#adbd9a32258d6f4def33e0d097d2962a6">   82</a></span><span class="preprocessor">#define TWIHS_CR_HSEN (0x1u &lt;&lt; 8) </span></div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno"><a class="line" href="utils_2cmsis_2same70_2include_2component_2twihs_8h.html#afe483167f807fcd5049d722c9b0dff26">   83</a></span><span class="preprocessor">#define TWIHS_CR_HSDIS (0x1u &lt;&lt; 9) </span></div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno"><a class="line" href="utils_2cmsis_2same70_2include_2component_2twihs_8h.html#a27ff2832266ad576e9f7a2cef6c74d30">   84</a></span><span class="preprocessor">#define TWIHS_CR_SMBEN (0x1u &lt;&lt; 10) </span></div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno"><a class="line" href="utils_2cmsis_2same70_2include_2component_2twihs_8h.html#a33116f78221aef6797588010eac49a90">   85</a></span><span class="preprocessor">#define TWIHS_CR_SMBDIS (0x1u &lt;&lt; 11) </span></div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno"><a class="line" href="utils_2cmsis_2same70_2include_2component_2twihs_8h.html#a02e1070c45a4f5de00fe286e2b698678">   86</a></span><span class="preprocessor">#define TWIHS_CR_PECEN (0x1u &lt;&lt; 12) </span></div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno"><a class="line" href="utils_2cmsis_2same70_2include_2component_2twihs_8h.html#a80f26bce7c95eab8d57550d74dde83d3">   87</a></span><span class="preprocessor">#define TWIHS_CR_PECDIS (0x1u &lt;&lt; 13) </span></div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno"><a class="line" href="utils_2cmsis_2same70_2include_2component_2twihs_8h.html#a7fe95fe53adf10112b2dbc4041f0db33">   88</a></span><span class="preprocessor">#define TWIHS_CR_PECRQ (0x1u &lt;&lt; 14) </span></div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno"><a class="line" href="utils_2cmsis_2same70_2include_2component_2twihs_8h.html#acf2f5b71c014708e00318f2e5761e81e">   89</a></span><span class="preprocessor">#define TWIHS_CR_CLEAR (0x1u &lt;&lt; 15) </span></div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno"><a class="line" href="utils_2cmsis_2same70_2include_2component_2twihs_8h.html#a70f11c164b52eddc933978057dbf2c9a">   90</a></span><span class="preprocessor">#define TWIHS_CR_ACMEN (0x1u &lt;&lt; 16) </span></div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno"><a class="line" href="utils_2cmsis_2same70_2include_2component_2twihs_8h.html#ad7e0dbfa6654710f88e7d07a41679077">   91</a></span><span class="preprocessor">#define TWIHS_CR_ACMDIS (0x1u &lt;&lt; 17) </span></div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno"><a class="line" href="utils_2cmsis_2same70_2include_2component_2twihs_8h.html#af50bb366e606c2e61f6aea409153db25">   92</a></span><span class="preprocessor">#define TWIHS_CR_THRCLR (0x1u &lt;&lt; 24) </span></div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno"><a class="line" href="utils_2cmsis_2same70_2include_2component_2twihs_8h.html#ac3c1e6c0329ba970accc6d18a8eeafce">   93</a></span><span class="preprocessor">#define TWIHS_CR_LOCKCLR (0x1u &lt;&lt; 26) </span></div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno"><a class="line" href="utils_2cmsis_2same70_2include_2component_2twihs_8h.html#acbb076c51403ab4fa9930491c9ae6045">   94</a></span><span class="preprocessor">#define TWIHS_CR_FIFOEN (0x1u &lt;&lt; 28) </span></div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno"><a class="line" href="utils_2cmsis_2same70_2include_2component_2twihs_8h.html#a5888ef74fdd2e9e011e539d98e1c9e5f">   95</a></span><span class="preprocessor">#define TWIHS_CR_FIFODIS (0x1u &lt;&lt; 29) </span></div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno">   96</span><span class="comment">/* -------- TWIHS_MMR : (TWIHS Offset: 0x04) Master Mode Register -------- */</span></div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno"><a class="line" href="utils_2cmsis_2same70_2include_2component_2twihs_8h.html#a9a821579455092e2f8e69abb724330d2">   97</a></span><span class="preprocessor">#define TWIHS_MMR_IADRSZ_Pos 8</span></div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno"><a class="line" href="utils_2cmsis_2same70_2include_2component_2twihs_8h.html#a4cd75b405fc28e3bab72e79b23f50a1c">   98</a></span><span class="preprocessor">#define TWIHS_MMR_IADRSZ_Msk (0x3u &lt;&lt; TWIHS_MMR_IADRSZ_Pos) </span></div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno"><a class="line" href="utils_2cmsis_2same70_2include_2component_2twihs_8h.html#a85cb39ba85a85b22c6275f8916fa26d0">   99</a></span><span class="preprocessor">#define TWIHS_MMR_IADRSZ(value) ((TWIHS_MMR_IADRSZ_Msk &amp; ((value) &lt;&lt; TWIHS_MMR_IADRSZ_Pos)))</span></div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno"><a class="line" href="utils_2cmsis_2same70_2include_2component_2twihs_8h.html#a2a9c90e1770c746de3279a4f545376a6">  100</a></span><span class="preprocessor">#define   TWIHS_MMR_IADRSZ_NONE (0x0u &lt;&lt; 8) </span></div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno"><a class="line" href="utils_2cmsis_2same70_2include_2component_2twihs_8h.html#a047866c7f126f822134253b194405923">  101</a></span><span class="preprocessor">#define   TWIHS_MMR_IADRSZ_1_BYTE (0x1u &lt;&lt; 8) </span></div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno"><a class="line" href="utils_2cmsis_2same70_2include_2component_2twihs_8h.html#a03de51a37d897ea549218092ba2c0bef">  102</a></span><span class="preprocessor">#define   TWIHS_MMR_IADRSZ_2_BYTE (0x2u &lt;&lt; 8) </span></div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno"><a class="line" href="utils_2cmsis_2same70_2include_2component_2twihs_8h.html#a09e6f852111482d036ac1a865746ec9b">  103</a></span><span class="preprocessor">#define   TWIHS_MMR_IADRSZ_3_BYTE (0x3u &lt;&lt; 8) </span></div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno"><a class="line" href="utils_2cmsis_2same70_2include_2component_2twihs_8h.html#a8fbf18a067f85b5e1ee50e246d0dd39c">  104</a></span><span class="preprocessor">#define TWIHS_MMR_MREAD (0x1u &lt;&lt; 12) </span></div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno"><a class="line" href="utils_2cmsis_2same70_2include_2component_2twihs_8h.html#a58450fda0e9d0f33685ebb0fabdf40a9">  105</a></span><span class="preprocessor">#define TWIHS_MMR_DADR_Pos 16</span></div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno"><a class="line" href="utils_2cmsis_2same70_2include_2component_2twihs_8h.html#a68bdf52f49a2d12fb812997083e7cd0c">  106</a></span><span class="preprocessor">#define TWIHS_MMR_DADR_Msk (0x7fu &lt;&lt; TWIHS_MMR_DADR_Pos) </span></div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno"><a class="line" href="utils_2cmsis_2same70_2include_2component_2twihs_8h.html#ae94ec36c13ff42a88615e478a5e2c1b9">  107</a></span><span class="preprocessor">#define TWIHS_MMR_DADR(value) ((TWIHS_MMR_DADR_Msk &amp; ((value) &lt;&lt; TWIHS_MMR_DADR_Pos)))</span></div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span><span class="comment">/* -------- TWIHS_SMR : (TWIHS Offset: 0x08) Slave Mode Register -------- */</span></div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno"><a class="line" href="utils_2cmsis_2same70_2include_2component_2twihs_8h.html#a9f6c90407d27050557f7dffedbe4424f">  109</a></span><span class="preprocessor">#define TWIHS_SMR_NACKEN (0x1u &lt;&lt; 0) </span></div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno"><a class="line" href="utils_2cmsis_2same70_2include_2component_2twihs_8h.html#a6eb66f0191a912eb24057f13ae48e9c3">  110</a></span><span class="preprocessor">#define TWIHS_SMR_SMDA (0x1u &lt;&lt; 2) </span></div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno"><a class="line" href="utils_2cmsis_2same70_2include_2component_2twihs_8h.html#ace1947c93d8bcff103316f69283d3e33">  111</a></span><span class="preprocessor">#define TWIHS_SMR_SMHH (0x1u &lt;&lt; 3) </span></div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno"><a class="line" href="utils_2cmsis_2same70_2include_2component_2twihs_8h.html#ae8015e19d68f540c19d5f7cf91770afc">  112</a></span><span class="preprocessor">#define TWIHS_SMR_SCLWSDIS (0x1u &lt;&lt; 6) </span></div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno"><a class="line" href="utils_2cmsis_2same70_2include_2component_2twihs_8h.html#a053e05b8f74c521247bef2ec870ef0d6">  113</a></span><span class="preprocessor">#define TWIHS_SMR_MASK_Pos 8</span></div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno"><a class="line" href="utils_2cmsis_2same70_2include_2component_2twihs_8h.html#ad54f46b73fd3497a55ce3b4b3f73059f">  114</a></span><span class="preprocessor">#define TWIHS_SMR_MASK_Msk (0x7fu &lt;&lt; TWIHS_SMR_MASK_Pos) </span></div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno"><a class="line" href="utils_2cmsis_2same70_2include_2component_2twihs_8h.html#a44661c5b1a02da4078b552a2e617075b">  115</a></span><span class="preprocessor">#define TWIHS_SMR_MASK(value) ((TWIHS_SMR_MASK_Msk &amp; ((value) &lt;&lt; TWIHS_SMR_MASK_Pos)))</span></div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno"><a class="line" href="utils_2cmsis_2same70_2include_2component_2twihs_8h.html#acec00449a3472e15438e694d6f4776bc">  116</a></span><span class="preprocessor">#define TWIHS_SMR_SADR_Pos 16</span></div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno"><a class="line" href="utils_2cmsis_2same70_2include_2component_2twihs_8h.html#a4e89736394ee31cd6465ca8752159c6c">  117</a></span><span class="preprocessor">#define TWIHS_SMR_SADR_Msk (0x7fu &lt;&lt; TWIHS_SMR_SADR_Pos) </span></div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno"><a class="line" href="utils_2cmsis_2same70_2include_2component_2twihs_8h.html#ad5c7255e46b4439236e5c045e5738e87">  118</a></span><span class="preprocessor">#define TWIHS_SMR_SADR(value) ((TWIHS_SMR_SADR_Msk &amp; ((value) &lt;&lt; TWIHS_SMR_SADR_Pos)))</span></div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno"><a class="line" href="utils_2cmsis_2same70_2include_2component_2twihs_8h.html#a772bfe7e6b652c65bdec3f463be68c37">  119</a></span><span class="preprocessor">#define TWIHS_SMR_SADR1EN (0x1u &lt;&lt; 28) </span></div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno"><a class="line" href="utils_2cmsis_2same70_2include_2component_2twihs_8h.html#ad98d7cfd3f60f1153ef6183eb546a6b4">  120</a></span><span class="preprocessor">#define TWIHS_SMR_SADR2EN (0x1u &lt;&lt; 29) </span></div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno"><a class="line" href="utils_2cmsis_2same70_2include_2component_2twihs_8h.html#aec0df65a455f42aae6df55609a3d449f">  121</a></span><span class="preprocessor">#define TWIHS_SMR_SADR3EN (0x1u &lt;&lt; 30) </span></div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno"><a class="line" href="utils_2cmsis_2same70_2include_2component_2twihs_8h.html#ab0b564817f8cf415530b53fba251f92b">  122</a></span><span class="preprocessor">#define TWIHS_SMR_DATAMEN (0x1u &lt;&lt; 31) </span></div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno">  123</span><span class="comment">/* -------- TWIHS_IADR : (TWIHS Offset: 0x0C) Internal Address Register -------- */</span></div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno"><a class="line" href="utils_2cmsis_2same70_2include_2component_2twihs_8h.html#a0669732ccd6bb0964313f16d8e0ef1cf">  124</a></span><span class="preprocessor">#define TWIHS_IADR_IADR_Pos 0</span></div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno"><a class="line" href="utils_2cmsis_2same70_2include_2component_2twihs_8h.html#aa599cefd29d8d7242890724f7e5db6bb">  125</a></span><span class="preprocessor">#define TWIHS_IADR_IADR_Msk (0xffffffu &lt;&lt; TWIHS_IADR_IADR_Pos) </span></div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno"><a class="line" href="utils_2cmsis_2same70_2include_2component_2twihs_8h.html#a9b882633e8b11cf1e094dba3a3fab334">  126</a></span><span class="preprocessor">#define TWIHS_IADR_IADR(value) ((TWIHS_IADR_IADR_Msk &amp; ((value) &lt;&lt; TWIHS_IADR_IADR_Pos)))</span></div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno">  127</span><span class="comment">/* -------- TWIHS_CWGR : (TWIHS Offset: 0x10) Clock Waveform Generator Register -------- */</span></div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno"><a class="line" href="utils_2cmsis_2same70_2include_2component_2twihs_8h.html#a871104d35c4c95431b6eb18ed0e5dd5f">  128</a></span><span class="preprocessor">#define TWIHS_CWGR_CLDIV_Pos 0</span></div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno"><a class="line" href="utils_2cmsis_2same70_2include_2component_2twihs_8h.html#a4acf6f2969dd509802f2adf9fef96520">  129</a></span><span class="preprocessor">#define TWIHS_CWGR_CLDIV_Msk (0xffu &lt;&lt; TWIHS_CWGR_CLDIV_Pos) </span></div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno"><a class="line" href="utils_2cmsis_2same70_2include_2component_2twihs_8h.html#afea4d34d9a88e7c66b0564972f3847ef">  130</a></span><span class="preprocessor">#define TWIHS_CWGR_CLDIV(value) ((TWIHS_CWGR_CLDIV_Msk &amp; ((value) &lt;&lt; TWIHS_CWGR_CLDIV_Pos)))</span></div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno"><a class="line" href="utils_2cmsis_2same70_2include_2component_2twihs_8h.html#aeea3d505d73dce0df5d85d9f56b605fa">  131</a></span><span class="preprocessor">#define TWIHS_CWGR_CHDIV_Pos 8</span></div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno"><a class="line" href="utils_2cmsis_2same70_2include_2component_2twihs_8h.html#a5f355c49097e8cf2e5ab6be7830298ae">  132</a></span><span class="preprocessor">#define TWIHS_CWGR_CHDIV_Msk (0xffu &lt;&lt; TWIHS_CWGR_CHDIV_Pos) </span></div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno"><a class="line" href="utils_2cmsis_2same70_2include_2component_2twihs_8h.html#a414dab5473ca81c0b1f72698bea70f37">  133</a></span><span class="preprocessor">#define TWIHS_CWGR_CHDIV(value) ((TWIHS_CWGR_CHDIV_Msk &amp; ((value) &lt;&lt; TWIHS_CWGR_CHDIV_Pos)))</span></div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno"><a class="line" href="utils_2cmsis_2same70_2include_2component_2twihs_8h.html#abc932abdfb861e0060b02b9a1bad7463">  134</a></span><span class="preprocessor">#define TWIHS_CWGR_CKDIV_Pos 16</span></div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno"><a class="line" href="utils_2cmsis_2same70_2include_2component_2twihs_8h.html#a0e9a6fc2396e6d856ee2db153a9374cd">  135</a></span><span class="preprocessor">#define TWIHS_CWGR_CKDIV_Msk (0x7u &lt;&lt; TWIHS_CWGR_CKDIV_Pos) </span></div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno"><a class="line" href="utils_2cmsis_2same70_2include_2component_2twihs_8h.html#a55ad02f1bdf0795c5f88d6e7210e45f3">  136</a></span><span class="preprocessor">#define TWIHS_CWGR_CKDIV(value) ((TWIHS_CWGR_CKDIV_Msk &amp; ((value) &lt;&lt; TWIHS_CWGR_CKDIV_Pos)))</span></div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno"><a class="line" href="utils_2cmsis_2same70_2include_2component_2twihs_8h.html#aa927faaab24b2336dc9faa3d7c3f467e">  137</a></span><span class="preprocessor">#define TWIHS_CWGR_HOLD_Pos 24</span></div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno"><a class="line" href="utils_2cmsis_2same70_2include_2component_2twihs_8h.html#a5f825543b69ee368ec4f44fdb2e34327">  138</a></span><span class="preprocessor">#define TWIHS_CWGR_HOLD_Msk (0x3fu &lt;&lt; TWIHS_CWGR_HOLD_Pos) </span></div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno"><a class="line" href="utils_2cmsis_2same70_2include_2component_2twihs_8h.html#a61af0fc7d4601212c7d0b97425ba7511">  139</a></span><span class="preprocessor">#define TWIHS_CWGR_HOLD(value) ((TWIHS_CWGR_HOLD_Msk &amp; ((value) &lt;&lt; TWIHS_CWGR_HOLD_Pos)))</span></div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno">  140</span><span class="comment">/* -------- TWIHS_SR : (TWIHS Offset: 0x20) Status Register -------- */</span></div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno"><a class="line" href="utils_2cmsis_2same70_2include_2component_2twihs_8h.html#ad1a38e3c4d41f5b30cd53f9e59a00a45">  141</a></span><span class="preprocessor">#define TWIHS_SR_TXCOMP (0x1u &lt;&lt; 0) </span></div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno"><a class="line" href="utils_2cmsis_2same70_2include_2component_2twihs_8h.html#a0af9878bc9db95db94b0bf024cc00138">  142</a></span><span class="preprocessor">#define TWIHS_SR_RXRDY (0x1u &lt;&lt; 1) </span></div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno"><a class="line" href="utils_2cmsis_2same70_2include_2component_2twihs_8h.html#a5bdee198f4a1c34b583374f4d643d46c">  143</a></span><span class="preprocessor">#define TWIHS_SR_TXRDY (0x1u &lt;&lt; 2) </span></div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno"><a class="line" href="utils_2cmsis_2same70_2include_2component_2twihs_8h.html#a824528f5d106c0369d2c6d8a07d23fe0">  144</a></span><span class="preprocessor">#define TWIHS_SR_SVREAD (0x1u &lt;&lt; 3) </span></div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno"><a class="line" href="utils_2cmsis_2same70_2include_2component_2twihs_8h.html#af32da0b8ed363127d24cedf7066956bf">  145</a></span><span class="preprocessor">#define TWIHS_SR_SVACC (0x1u &lt;&lt; 4) </span></div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno"><a class="line" href="utils_2cmsis_2same70_2include_2component_2twihs_8h.html#a221ce4bfe845f31ae06ccde32effb14a">  146</a></span><span class="preprocessor">#define TWIHS_SR_GACC (0x1u &lt;&lt; 5) </span></div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno"><a class="line" href="utils_2cmsis_2same70_2include_2component_2twihs_8h.html#a2c223f11dd9fff60eb90d8e92a5034aa">  147</a></span><span class="preprocessor">#define TWIHS_SR_OVRE (0x1u &lt;&lt; 6) </span></div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno"><a class="line" href="utils_2cmsis_2same70_2include_2component_2twihs_8h.html#a2ba234ae07718256696a95012c561568">  148</a></span><span class="preprocessor">#define TWIHS_SR_UNRE (0x1u &lt;&lt; 7) </span></div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno"><a class="line" href="utils_2cmsis_2same70_2include_2component_2twihs_8h.html#a1f8b080de9403da615990e66eb23ec74">  149</a></span><span class="preprocessor">#define TWIHS_SR_NACK (0x1u &lt;&lt; 8) </span></div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno"><a class="line" href="utils_2cmsis_2same70_2include_2component_2twihs_8h.html#a6cbfc7ea49ab0ed402a55c09d1885809">  150</a></span><span class="preprocessor">#define TWIHS_SR_ARBLST (0x1u &lt;&lt; 9) </span></div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno"><a class="line" href="utils_2cmsis_2same70_2include_2component_2twihs_8h.html#a630e6339760c4ad9bb8aed671f5e74e1">  151</a></span><span class="preprocessor">#define TWIHS_SR_SCLWS (0x1u &lt;&lt; 10) </span></div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno"><a class="line" href="utils_2cmsis_2same70_2include_2component_2twihs_8h.html#aaa5002779a91ccb19d39f584b995fee5">  152</a></span><span class="preprocessor">#define TWIHS_SR_EOSACC (0x1u &lt;&lt; 11) </span></div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno"><a class="line" href="utils_2cmsis_2same70_2include_2component_2twihs_8h.html#a8ff53cd456ecf39c8029fddebc6ef256">  153</a></span><span class="preprocessor">#define TWIHS_SR_MCACK (0x1u &lt;&lt; 16) </span></div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno"><a class="line" href="utils_2cmsis_2same70_2include_2component_2twihs_8h.html#a2f0c03ec5111a0547962f7900bff41ac">  154</a></span><span class="preprocessor">#define TWIHS_SR_TOUT (0x1u &lt;&lt; 18) </span></div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno"><a class="line" href="utils_2cmsis_2same70_2include_2component_2twihs_8h.html#a12a048f944f906157ee5e110bc7e7a7e">  155</a></span><span class="preprocessor">#define TWIHS_SR_PECERR (0x1u &lt;&lt; 19) </span></div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno"><a class="line" href="utils_2cmsis_2same70_2include_2component_2twihs_8h.html#ae496ec3a2f1cee3571a0b7b7226bd8e0">  156</a></span><span class="preprocessor">#define TWIHS_SR_SMBDAM (0x1u &lt;&lt; 20) </span></div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno"><a class="line" href="utils_2cmsis_2same70_2include_2component_2twihs_8h.html#a03182ab15325fcde150f1b10f38518ad">  157</a></span><span class="preprocessor">#define TWIHS_SR_SMBHHM (0x1u &lt;&lt; 21) </span></div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno"><a class="line" href="utils_2cmsis_2same70_2include_2component_2twihs_8h.html#ade58e7f5b9edc7750f96c12faab37706">  158</a></span><span class="preprocessor">#define TWIHS_SR_SCL (0x1u &lt;&lt; 24) </span></div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno"><a class="line" href="utils_2cmsis_2same70_2include_2component_2twihs_8h.html#a8045095d83154de1b8b6105d8a65c65b">  159</a></span><span class="preprocessor">#define TWIHS_SR_SDA (0x1u &lt;&lt; 25) </span></div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno">  160</span><span class="comment">/* -------- TWIHS_IER : (TWIHS Offset: 0x24) Interrupt Enable Register -------- */</span></div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno"><a class="line" href="utils_2cmsis_2same70_2include_2component_2twihs_8h.html#a547bea143b221b29f9c56e249da9f20c">  161</a></span><span class="preprocessor">#define TWIHS_IER_TXCOMP (0x1u &lt;&lt; 0) </span></div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno"><a class="line" href="utils_2cmsis_2same70_2include_2component_2twihs_8h.html#aa448561d6fbdb9c6a0e75854f8ec87ea">  162</a></span><span class="preprocessor">#define TWIHS_IER_RXRDY (0x1u &lt;&lt; 1) </span></div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno"><a class="line" href="utils_2cmsis_2same70_2include_2component_2twihs_8h.html#a33f9d7a904d22bfe3940cd1a06e5e161">  163</a></span><span class="preprocessor">#define TWIHS_IER_TXRDY (0x1u &lt;&lt; 2) </span></div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno"><a class="line" href="utils_2cmsis_2same70_2include_2component_2twihs_8h.html#a54c35071760bde625d69c2ea7d408c1b">  164</a></span><span class="preprocessor">#define TWIHS_IER_SVACC (0x1u &lt;&lt; 4) </span></div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno"><a class="line" href="utils_2cmsis_2same70_2include_2component_2twihs_8h.html#a11ba0dbf37306e1151ffbd34f9740d29">  165</a></span><span class="preprocessor">#define TWIHS_IER_GACC (0x1u &lt;&lt; 5) </span></div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno"><a class="line" href="utils_2cmsis_2same70_2include_2component_2twihs_8h.html#a6e7126aec5394f03a49f24374fd7ca79">  166</a></span><span class="preprocessor">#define TWIHS_IER_OVRE (0x1u &lt;&lt; 6) </span></div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno"><a class="line" href="utils_2cmsis_2same70_2include_2component_2twihs_8h.html#ae67d9dadc89e700ee87499bf714bdc2b">  167</a></span><span class="preprocessor">#define TWIHS_IER_UNRE (0x1u &lt;&lt; 7) </span></div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno"><a class="line" href="utils_2cmsis_2same70_2include_2component_2twihs_8h.html#a70f7b13474b7c95ec8f18fb548286582">  168</a></span><span class="preprocessor">#define TWIHS_IER_NACK (0x1u &lt;&lt; 8) </span></div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno"><a class="line" href="utils_2cmsis_2same70_2include_2component_2twihs_8h.html#a9e627aed4ceff7ae88db950103e5694a">  169</a></span><span class="preprocessor">#define TWIHS_IER_ARBLST (0x1u &lt;&lt; 9) </span></div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno"><a class="line" href="utils_2cmsis_2same70_2include_2component_2twihs_8h.html#a3c604bc0525c3a0cac8753ff2bd52005">  170</a></span><span class="preprocessor">#define TWIHS_IER_SCL_WS (0x1u &lt;&lt; 10) </span></div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno"><a class="line" href="utils_2cmsis_2same70_2include_2component_2twihs_8h.html#ab91cc4c5adb22de2dd3043f8d6a6396c">  171</a></span><span class="preprocessor">#define TWIHS_IER_EOSACC (0x1u &lt;&lt; 11) </span></div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno"><a class="line" href="utils_2cmsis_2same70_2include_2component_2twihs_8h.html#a6a8deb3c6fe5d95721147c4af85bf3a8">  172</a></span><span class="preprocessor">#define TWIHS_IER_MCACK (0x1u &lt;&lt; 16) </span></div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno"><a class="line" href="utils_2cmsis_2same70_2include_2component_2twihs_8h.html#a5b24aa4f154185b3e9e23538f5c1e46c">  173</a></span><span class="preprocessor">#define TWIHS_IER_TOUT (0x1u &lt;&lt; 18) </span></div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno"><a class="line" href="utils_2cmsis_2same70_2include_2component_2twihs_8h.html#adff404a1b98982f0f5eb97f596a39e05">  174</a></span><span class="preprocessor">#define TWIHS_IER_PECERR (0x1u &lt;&lt; 19) </span></div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno"><a class="line" href="utils_2cmsis_2same70_2include_2component_2twihs_8h.html#a824f7905353f48e2cafebee1ec09c4c0">  175</a></span><span class="preprocessor">#define TWIHS_IER_SMBDAM (0x1u &lt;&lt; 20) </span></div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno"><a class="line" href="utils_2cmsis_2same70_2include_2component_2twihs_8h.html#a580d348e0305ca74a62e87539c7c60c3">  176</a></span><span class="preprocessor">#define TWIHS_IER_SMBHHM (0x1u &lt;&lt; 21) </span></div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno">  177</span><span class="comment">/* -------- TWIHS_IDR : (TWIHS Offset: 0x28) Interrupt Disable Register -------- */</span></div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno"><a class="line" href="utils_2cmsis_2same70_2include_2component_2twihs_8h.html#ac3486bc3f17bf27b53299fc286aee6b2">  178</a></span><span class="preprocessor">#define TWIHS_IDR_TXCOMP (0x1u &lt;&lt; 0) </span></div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno"><a class="line" href="utils_2cmsis_2same70_2include_2component_2twihs_8h.html#ad340124de194f7071df8e0bcb4849e32">  179</a></span><span class="preprocessor">#define TWIHS_IDR_RXRDY (0x1u &lt;&lt; 1) </span></div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno"><a class="line" href="utils_2cmsis_2same70_2include_2component_2twihs_8h.html#a7dac6b39cf7ce7c49a54e581c22e127e">  180</a></span><span class="preprocessor">#define TWIHS_IDR_TXRDY (0x1u &lt;&lt; 2) </span></div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno"><a class="line" href="utils_2cmsis_2same70_2include_2component_2twihs_8h.html#a4bf7f3d88c0482347009dfce423455c8">  181</a></span><span class="preprocessor">#define TWIHS_IDR_SVACC (0x1u &lt;&lt; 4) </span></div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno"><a class="line" href="utils_2cmsis_2same70_2include_2component_2twihs_8h.html#a84f3ce2241d840895398a9f578c303cc">  182</a></span><span class="preprocessor">#define TWIHS_IDR_GACC (0x1u &lt;&lt; 5) </span></div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno"><a class="line" href="utils_2cmsis_2same70_2include_2component_2twihs_8h.html#a2db9fa0f208ab285ca70badd6449084e">  183</a></span><span class="preprocessor">#define TWIHS_IDR_OVRE (0x1u &lt;&lt; 6) </span></div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno"><a class="line" href="utils_2cmsis_2same70_2include_2component_2twihs_8h.html#a9254bd4171e51da34a69e649fc79f1d1">  184</a></span><span class="preprocessor">#define TWIHS_IDR_UNRE (0x1u &lt;&lt; 7) </span></div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno"><a class="line" href="utils_2cmsis_2same70_2include_2component_2twihs_8h.html#a185b605b791fe739a5ac8d5de3f9a9f4">  185</a></span><span class="preprocessor">#define TWIHS_IDR_NACK (0x1u &lt;&lt; 8) </span></div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno"><a class="line" href="utils_2cmsis_2same70_2include_2component_2twihs_8h.html#adff740bf94ab254b763c12af1a20e9e0">  186</a></span><span class="preprocessor">#define TWIHS_IDR_ARBLST (0x1u &lt;&lt; 9) </span></div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno"><a class="line" href="utils_2cmsis_2same70_2include_2component_2twihs_8h.html#a50c85c8ff551ecbc22353446e91e4e12">  187</a></span><span class="preprocessor">#define TWIHS_IDR_SCL_WS (0x1u &lt;&lt; 10) </span></div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno"><a class="line" href="utils_2cmsis_2same70_2include_2component_2twihs_8h.html#a993214ee4a4a7a42cc3f45175a51a6c6">  188</a></span><span class="preprocessor">#define TWIHS_IDR_EOSACC (0x1u &lt;&lt; 11) </span></div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno"><a class="line" href="utils_2cmsis_2same70_2include_2component_2twihs_8h.html#a137beebe5ee31bb40101d12e795a060e">  189</a></span><span class="preprocessor">#define TWIHS_IDR_MCACK (0x1u &lt;&lt; 16) </span></div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno"><a class="line" href="utils_2cmsis_2same70_2include_2component_2twihs_8h.html#ab0a6e216d40a76b135e0e929df48f7f8">  190</a></span><span class="preprocessor">#define TWIHS_IDR_TOUT (0x1u &lt;&lt; 18) </span></div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno"><a class="line" href="utils_2cmsis_2same70_2include_2component_2twihs_8h.html#a2f48bda7a5dbcb0227f0eb95d64c95bf">  191</a></span><span class="preprocessor">#define TWIHS_IDR_PECERR (0x1u &lt;&lt; 19) </span></div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno"><a class="line" href="utils_2cmsis_2same70_2include_2component_2twihs_8h.html#a4623ad2787b341b2b04ae629bc6202a1">  192</a></span><span class="preprocessor">#define TWIHS_IDR_SMBDAM (0x1u &lt;&lt; 20) </span></div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno"><a class="line" href="utils_2cmsis_2same70_2include_2component_2twihs_8h.html#a898e1614b5e4a449612dfce69398a422">  193</a></span><span class="preprocessor">#define TWIHS_IDR_SMBHHM (0x1u &lt;&lt; 21) </span></div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno">  194</span><span class="comment">/* -------- TWIHS_IMR : (TWIHS Offset: 0x2C) Interrupt Mask Register -------- */</span></div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno"><a class="line" href="utils_2cmsis_2same70_2include_2component_2twihs_8h.html#af3464602e2bf84949da4e8c0ce60193a">  195</a></span><span class="preprocessor">#define TWIHS_IMR_TXCOMP (0x1u &lt;&lt; 0) </span></div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno"><a class="line" href="utils_2cmsis_2same70_2include_2component_2twihs_8h.html#a8f44b0fbd3f4dfede48e4a127216b8a1">  196</a></span><span class="preprocessor">#define TWIHS_IMR_RXRDY (0x1u &lt;&lt; 1) </span></div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno"><a class="line" href="utils_2cmsis_2same70_2include_2component_2twihs_8h.html#a8199ce84d4bbb66a5ebf0832bea3c87a">  197</a></span><span class="preprocessor">#define TWIHS_IMR_TXRDY (0x1u &lt;&lt; 2) </span></div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno"><a class="line" href="utils_2cmsis_2same70_2include_2component_2twihs_8h.html#a85284b8154bd4d1a82146965f7051855">  198</a></span><span class="preprocessor">#define TWIHS_IMR_SVACC (0x1u &lt;&lt; 4) </span></div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno"><a class="line" href="utils_2cmsis_2same70_2include_2component_2twihs_8h.html#ab1808d77497d0b8ecc347d9c845f2f81">  199</a></span><span class="preprocessor">#define TWIHS_IMR_GACC (0x1u &lt;&lt; 5) </span></div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno"><a class="line" href="utils_2cmsis_2same70_2include_2component_2twihs_8h.html#ad9d415a7bd1a56b1a2af4e607952b6aa">  200</a></span><span class="preprocessor">#define TWIHS_IMR_OVRE (0x1u &lt;&lt; 6) </span></div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno"><a class="line" href="utils_2cmsis_2same70_2include_2component_2twihs_8h.html#a7b33d82a89bb9615273dfb9e83e5bd7c">  201</a></span><span class="preprocessor">#define TWIHS_IMR_UNRE (0x1u &lt;&lt; 7) </span></div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno"><a class="line" href="utils_2cmsis_2same70_2include_2component_2twihs_8h.html#a4ad4d0c086047111095aeddb3e5332db">  202</a></span><span class="preprocessor">#define TWIHS_IMR_NACK (0x1u &lt;&lt; 8) </span></div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno"><a class="line" href="utils_2cmsis_2same70_2include_2component_2twihs_8h.html#ab8424ad870e1e6639eaf77a835115716">  203</a></span><span class="preprocessor">#define TWIHS_IMR_ARBLST (0x1u &lt;&lt; 9) </span></div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno"><a class="line" href="utils_2cmsis_2same70_2include_2component_2twihs_8h.html#a73ad69d6b7f4c1bfc89ad7e79034efcc">  204</a></span><span class="preprocessor">#define TWIHS_IMR_SCL_WS (0x1u &lt;&lt; 10) </span></div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno"><a class="line" href="utils_2cmsis_2same70_2include_2component_2twihs_8h.html#aa391b329490e7c3c786683700f1e63c4">  205</a></span><span class="preprocessor">#define TWIHS_IMR_EOSACC (0x1u &lt;&lt; 11) </span></div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno"><a class="line" href="utils_2cmsis_2same70_2include_2component_2twihs_8h.html#a33a71e5681caf910aeacd71e7d8229fc">  206</a></span><span class="preprocessor">#define TWIHS_IMR_MCACK (0x1u &lt;&lt; 16) </span></div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno"><a class="line" href="utils_2cmsis_2same70_2include_2component_2twihs_8h.html#a69c44799b8a99e190e2a6540049a96fa">  207</a></span><span class="preprocessor">#define TWIHS_IMR_TOUT (0x1u &lt;&lt; 18) </span></div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno"><a class="line" href="utils_2cmsis_2same70_2include_2component_2twihs_8h.html#a6a6657d6f611690bdbd5d24eb42bc3b7">  208</a></span><span class="preprocessor">#define TWIHS_IMR_PECERR (0x1u &lt;&lt; 19) </span></div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno"><a class="line" href="utils_2cmsis_2same70_2include_2component_2twihs_8h.html#a7d6e85c604c85673b173704e7257b675">  209</a></span><span class="preprocessor">#define TWIHS_IMR_SMBDAM (0x1u &lt;&lt; 20) </span></div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno"><a class="line" href="utils_2cmsis_2same70_2include_2component_2twihs_8h.html#a412bd20d339947f8de3f3ba244fceaba">  210</a></span><span class="preprocessor">#define TWIHS_IMR_SMBHHM (0x1u &lt;&lt; 21) </span></div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno">  211</span><span class="comment">/* -------- TWIHS_RHR : (TWIHS Offset: 0x30) Receive Holding Register -------- */</span></div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno"><a class="line" href="utils_2cmsis_2same70_2include_2component_2twihs_8h.html#afd5348c53818fc9856004ea205dd8c07">  212</a></span><span class="preprocessor">#define TWIHS_RHR_RXDATA_Pos 0</span></div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno"><a class="line" href="utils_2cmsis_2same70_2include_2component_2twihs_8h.html#a75a3d9bd81f1f629260ab3dd14567623">  213</a></span><span class="preprocessor">#define TWIHS_RHR_RXDATA_Msk (0xffu &lt;&lt; TWIHS_RHR_RXDATA_Pos) </span></div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno">  214</span><span class="comment">/* -------- TWIHS_THR : (TWIHS Offset: 0x34) Transmit Holding Register -------- */</span></div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno"><a class="line" href="utils_2cmsis_2same70_2include_2component_2twihs_8h.html#a00995c11c79ee8f31ed509157a8bdf9b">  215</a></span><span class="preprocessor">#define TWIHS_THR_TXDATA_Pos 0</span></div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno"><a class="line" href="utils_2cmsis_2same70_2include_2component_2twihs_8h.html#afb8cc68069740c4c177ca50e7be4051c">  216</a></span><span class="preprocessor">#define TWIHS_THR_TXDATA_Msk (0xffu &lt;&lt; TWIHS_THR_TXDATA_Pos) </span></div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno"><a class="line" href="utils_2cmsis_2same70_2include_2component_2twihs_8h.html#ada1093cad236e7c0b588661b1d989f28">  217</a></span><span class="preprocessor">#define TWIHS_THR_TXDATA(value) ((TWIHS_THR_TXDATA_Msk &amp; ((value) &lt;&lt; TWIHS_THR_TXDATA_Pos)))</span></div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno">  218</span><span class="comment">/* -------- TWIHS_SMBTR : (TWIHS Offset: 0x38) SMBus Timing Register -------- */</span></div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno"><a class="line" href="utils_2cmsis_2same70_2include_2component_2twihs_8h.html#a2694c72316e8ac292943c2c6ca292aed">  219</a></span><span class="preprocessor">#define TWIHS_SMBTR_PRESC_Pos 0</span></div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno"><a class="line" href="utils_2cmsis_2same70_2include_2component_2twihs_8h.html#ae9c18f9c0b0b50300477f275d3eaaaf3">  220</a></span><span class="preprocessor">#define TWIHS_SMBTR_PRESC_Msk (0xfu &lt;&lt; TWIHS_SMBTR_PRESC_Pos) </span></div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno"><a class="line" href="utils_2cmsis_2same70_2include_2component_2twihs_8h.html#a940c28efa0570dd292db876c57787abd">  221</a></span><span class="preprocessor">#define TWIHS_SMBTR_PRESC(value) ((TWIHS_SMBTR_PRESC_Msk &amp; ((value) &lt;&lt; TWIHS_SMBTR_PRESC_Pos)))</span></div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno"><a class="line" href="utils_2cmsis_2same70_2include_2component_2twihs_8h.html#a33a255abbf25a3beb42817e6fa48a7c5">  222</a></span><span class="preprocessor">#define TWIHS_SMBTR_TLOWS_Pos 8</span></div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno"><a class="line" href="utils_2cmsis_2same70_2include_2component_2twihs_8h.html#a319a853e67e9e337953ecd038ac9d820">  223</a></span><span class="preprocessor">#define TWIHS_SMBTR_TLOWS_Msk (0xffu &lt;&lt; TWIHS_SMBTR_TLOWS_Pos) </span></div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno"><a class="line" href="utils_2cmsis_2same70_2include_2component_2twihs_8h.html#af87341670882e646ecf15b20021cb72f">  224</a></span><span class="preprocessor">#define TWIHS_SMBTR_TLOWS(value) ((TWIHS_SMBTR_TLOWS_Msk &amp; ((value) &lt;&lt; TWIHS_SMBTR_TLOWS_Pos)))</span></div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno"><a class="line" href="utils_2cmsis_2same70_2include_2component_2twihs_8h.html#ab50430c9487e7bf9362d17c77430021e">  225</a></span><span class="preprocessor">#define TWIHS_SMBTR_TLOWM_Pos 16</span></div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno"><a class="line" href="utils_2cmsis_2same70_2include_2component_2twihs_8h.html#a3ce3cb79c18c9157b8be48cea0766aa0">  226</a></span><span class="preprocessor">#define TWIHS_SMBTR_TLOWM_Msk (0xffu &lt;&lt; TWIHS_SMBTR_TLOWM_Pos) </span></div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno"><a class="line" href="utils_2cmsis_2same70_2include_2component_2twihs_8h.html#a216711bc80baa3acfbdf7285b3e076ef">  227</a></span><span class="preprocessor">#define TWIHS_SMBTR_TLOWM(value) ((TWIHS_SMBTR_TLOWM_Msk &amp; ((value) &lt;&lt; TWIHS_SMBTR_TLOWM_Pos)))</span></div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno"><a class="line" href="utils_2cmsis_2same70_2include_2component_2twihs_8h.html#a4f4a2e406ddb1b700a2bb10d1b272475">  228</a></span><span class="preprocessor">#define TWIHS_SMBTR_THMAX_Pos 24</span></div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno"><a class="line" href="utils_2cmsis_2same70_2include_2component_2twihs_8h.html#a254add091a9c6d98cc1614a1e9218c68">  229</a></span><span class="preprocessor">#define TWIHS_SMBTR_THMAX_Msk (0xffu &lt;&lt; TWIHS_SMBTR_THMAX_Pos) </span></div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno"><a class="line" href="utils_2cmsis_2same70_2include_2component_2twihs_8h.html#a1df37ccb15f47e1bd5a30fd2a5ead055">  230</a></span><span class="preprocessor">#define TWIHS_SMBTR_THMAX(value) ((TWIHS_SMBTR_THMAX_Msk &amp; ((value) &lt;&lt; TWIHS_SMBTR_THMAX_Pos)))</span></div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno">  231</span><span class="comment">/* -------- TWIHS_FILTR : (TWIHS Offset: 0x44) Filter Register -------- */</span></div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno"><a class="line" href="utils_2cmsis_2same70_2include_2component_2twihs_8h.html#ae6ca0e8687d78836c1515fe844253e68">  232</a></span><span class="preprocessor">#define TWIHS_FILTR_FILT (0x1u &lt;&lt; 0) </span></div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno"><a class="line" href="utils_2cmsis_2same70_2include_2component_2twihs_8h.html#a58c3072e35eec5311d9610dcd5d33f1e">  233</a></span><span class="preprocessor">#define TWIHS_FILTR_PADFEN (0x1u &lt;&lt; 1) </span></div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno"><a class="line" href="utils_2cmsis_2same70_2include_2component_2twihs_8h.html#ac6a09266dff5f9b9df2ef47dad8c159a">  234</a></span><span class="preprocessor">#define TWIHS_FILTR_PADFCFG (0x1u &lt;&lt; 2) </span></div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno"><a class="line" href="utils_2cmsis_2same70_2include_2component_2twihs_8h.html#ac56f61aaaf6ad9da4406dca0d31c042f">  235</a></span><span class="preprocessor">#define TWIHS_FILTR_THRES_Pos 8</span></div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno"><a class="line" href="utils_2cmsis_2same70_2include_2component_2twihs_8h.html#a5f777aa5068e773222fa8542b1dea693">  236</a></span><span class="preprocessor">#define TWIHS_FILTR_THRES_Msk (0x7u &lt;&lt; TWIHS_FILTR_THRES_Pos) </span></div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno"><a class="line" href="utils_2cmsis_2same70_2include_2component_2twihs_8h.html#a56d57bfb82937bb5829f0623180ab4f7">  237</a></span><span class="preprocessor">#define TWIHS_FILTR_THRES(value) ((TWIHS_FILTR_THRES_Msk &amp; ((value) &lt;&lt; TWIHS_FILTR_THRES_Pos)))</span></div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno">  238</span><span class="comment">/* -------- TWIHS_SWMR : (TWIHS Offset: 0x4C) SleepWalking Matching Register -------- */</span></div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno"><a class="line" href="utils_2cmsis_2same70_2include_2component_2twihs_8h.html#ad6988e635f8c72f156bdbc9e600d4a0d">  239</a></span><span class="preprocessor">#define TWIHS_SWMR_SADR1_Pos 0</span></div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno"><a class="line" href="utils_2cmsis_2same70_2include_2component_2twihs_8h.html#a505e77b5455040e518a4168a48b4f181">  240</a></span><span class="preprocessor">#define TWIHS_SWMR_SADR1_Msk (0x7fu &lt;&lt; TWIHS_SWMR_SADR1_Pos) </span></div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno"><a class="line" href="utils_2cmsis_2same70_2include_2component_2twihs_8h.html#a2e18cc2266da6eaf83957792999f5bc8">  241</a></span><span class="preprocessor">#define TWIHS_SWMR_SADR1(value) ((TWIHS_SWMR_SADR1_Msk &amp; ((value) &lt;&lt; TWIHS_SWMR_SADR1_Pos)))</span></div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno"><a class="line" href="utils_2cmsis_2same70_2include_2component_2twihs_8h.html#a77875cdd5d8a41fd1137128dd06e9d6b">  242</a></span><span class="preprocessor">#define TWIHS_SWMR_SADR2_Pos 8</span></div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno"><a class="line" href="utils_2cmsis_2same70_2include_2component_2twihs_8h.html#ac69d08ebba20dce10be687a06a15a9dc">  243</a></span><span class="preprocessor">#define TWIHS_SWMR_SADR2_Msk (0x7fu &lt;&lt; TWIHS_SWMR_SADR2_Pos) </span></div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno"><a class="line" href="utils_2cmsis_2same70_2include_2component_2twihs_8h.html#a797fcf4ee64a7294f533cd15fcff550a">  244</a></span><span class="preprocessor">#define TWIHS_SWMR_SADR2(value) ((TWIHS_SWMR_SADR2_Msk &amp; ((value) &lt;&lt; TWIHS_SWMR_SADR2_Pos)))</span></div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno"><a class="line" href="utils_2cmsis_2same70_2include_2component_2twihs_8h.html#ab01534b6844cb853a0e9174e7c92e21e">  245</a></span><span class="preprocessor">#define TWIHS_SWMR_SADR3_Pos 16</span></div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno"><a class="line" href="utils_2cmsis_2same70_2include_2component_2twihs_8h.html#a052c9c90976a76351f54993bf193e51d">  246</a></span><span class="preprocessor">#define TWIHS_SWMR_SADR3_Msk (0x7fu &lt;&lt; TWIHS_SWMR_SADR3_Pos) </span></div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno"><a class="line" href="utils_2cmsis_2same70_2include_2component_2twihs_8h.html#ac9322640b9f20f6a50d39f1df6e7f373">  247</a></span><span class="preprocessor">#define TWIHS_SWMR_SADR3(value) ((TWIHS_SWMR_SADR3_Msk &amp; ((value) &lt;&lt; TWIHS_SWMR_SADR3_Pos)))</span></div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno"><a class="line" href="utils_2cmsis_2same70_2include_2component_2twihs_8h.html#a34b88e4924a202bc799ac6d80677c145">  248</a></span><span class="preprocessor">#define TWIHS_SWMR_DATAM_Pos 24</span></div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno"><a class="line" href="utils_2cmsis_2same70_2include_2component_2twihs_8h.html#a44cb1df1e94861a9fbb62974a8730e2f">  249</a></span><span class="preprocessor">#define TWIHS_SWMR_DATAM_Msk (0xffu &lt;&lt; TWIHS_SWMR_DATAM_Pos) </span></div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno"><a class="line" href="utils_2cmsis_2same70_2include_2component_2twihs_8h.html#af81684051694e1b944089298917c1dcf">  250</a></span><span class="preprocessor">#define TWIHS_SWMR_DATAM(value) ((TWIHS_SWMR_DATAM_Msk &amp; ((value) &lt;&lt; TWIHS_SWMR_DATAM_Pos)))</span></div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno">  251</span><span class="comment">/* -------- TWIHS_DR : (TWIHS Offset: 0xD0) Debug Register -------- */</span></div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno"><a class="line" href="utils_2cmsis_2same70_2include_2component_2twihs_8h.html#a3c3438605028e5c636dbd32d1002adf4">  252</a></span><span class="preprocessor">#define TWIHS_DR_SWEN (0x1u &lt;&lt; 0) </span></div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno"><a class="line" href="utils_2cmsis_2same70_2include_2component_2twihs_8h.html#a0fb68e9a45b8a605c5532d131cfdaaa0">  253</a></span><span class="preprocessor">#define TWIHS_DR_CLKRQ (0x1u &lt;&lt; 1) </span></div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno"><a class="line" href="utils_2cmsis_2same70_2include_2component_2twihs_8h.html#aa7e8e2c77a06988dfcdcbaab9f84df47">  254</a></span><span class="preprocessor">#define TWIHS_DR_SWMATCH (0x1u &lt;&lt; 2) </span></div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno"><a class="line" href="utils_2cmsis_2same70_2include_2component_2twihs_8h.html#a2fbb5395caacf7fd60e20a2aff2bd1c3">  255</a></span><span class="preprocessor">#define TWIHS_DR_TRP (0x1u &lt;&lt; 3) </span></div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno">  256</span><span class="comment">/* -------- TWIHS_WPMR : (TWIHS Offset: 0xE4) Write Protection Mode Register -------- */</span></div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno"><a class="line" href="utils_2cmsis_2same70_2include_2component_2twihs_8h.html#a0f5bbcefe4e29b43633d06b7a4d08c45">  257</a></span><span class="preprocessor">#define TWIHS_WPMR_WPEN (0x1u &lt;&lt; 0) </span></div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno"><a class="line" href="utils_2cmsis_2same70_2include_2component_2twihs_8h.html#a8d7157d7e310207cbaad1dc4f2773c6d">  258</a></span><span class="preprocessor">#define TWIHS_WPMR_WPKEY_Pos 8</span></div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno"><a class="line" href="utils_2cmsis_2same70_2include_2component_2twihs_8h.html#ad433cad3185d19b00f7c05e49cbd7e13">  259</a></span><span class="preprocessor">#define TWIHS_WPMR_WPKEY_Msk (0xffffffu &lt;&lt; TWIHS_WPMR_WPKEY_Pos) </span></div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno"><a class="line" href="utils_2cmsis_2same70_2include_2component_2twihs_8h.html#ad1eb34788ba32551c14ab91fc551eef3">  260</a></span><span class="preprocessor">#define TWIHS_WPMR_WPKEY(value) ((TWIHS_WPMR_WPKEY_Msk &amp; ((value) &lt;&lt; TWIHS_WPMR_WPKEY_Pos)))</span></div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno"><a class="line" href="utils_2cmsis_2same70_2include_2component_2twihs_8h.html#a99fd2617318e1cd366fe866630322573">  261</a></span><span class="preprocessor">#define   TWIHS_WPMR_WPKEY_PASSWD (0x545749u &lt;&lt; 8) </span></div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno">  262</span><span class="comment">/* -------- TWIHS_WPSR : (TWIHS Offset: 0xE8) Write Protection Status Register -------- */</span></div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno"><a class="line" href="utils_2cmsis_2same70_2include_2component_2twihs_8h.html#a6238966d28ce45cc4ee70af09739d249">  263</a></span><span class="preprocessor">#define TWIHS_WPSR_WPVS (0x1u &lt;&lt; 0) </span></div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno"><a class="line" href="utils_2cmsis_2same70_2include_2component_2twihs_8h.html#a520c6f8353b3d82140d67e67bdb3197f">  264</a></span><span class="preprocessor">#define TWIHS_WPSR_WPVSRC_Pos 8</span></div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno"><a class="line" href="utils_2cmsis_2same70_2include_2component_2twihs_8h.html#aa7dece5c12c4e3de6238432a6fb75c76">  265</a></span><span class="preprocessor">#define TWIHS_WPSR_WPVSRC_Msk (0xffffffu &lt;&lt; TWIHS_WPSR_WPVSRC_Pos) </span></div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno">  266</span><span class="comment">/* -------- TWIHS_VER : (TWIHS Offset: 0xFC) Version Register -------- */</span></div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno"><a class="line" href="utils_2cmsis_2same70_2include_2component_2twihs_8h.html#aec30559df491c073fa90dc53f3d25b96">  267</a></span><span class="preprocessor">#define TWIHS_VER_VERSION_Pos 0</span></div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno"><a class="line" href="utils_2cmsis_2same70_2include_2component_2twihs_8h.html#ac6757fa983a357e860f4ea2af08874d4">  268</a></span><span class="preprocessor">#define TWIHS_VER_VERSION_Msk (0xfffu &lt;&lt; TWIHS_VER_VERSION_Pos) </span></div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno"><a class="line" href="utils_2cmsis_2same70_2include_2component_2twihs_8h.html#aabeef921e5dff705537627c5bef1ec9f">  269</a></span><span class="preprocessor">#define TWIHS_VER_MFN_Pos 16</span></div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno"><a class="line" href="utils_2cmsis_2same70_2include_2component_2twihs_8h.html#a81ae8dcb7e00c5e655bef4606c508910">  270</a></span><span class="preprocessor">#define TWIHS_VER_MFN_Msk (0x7u &lt;&lt; TWIHS_VER_MFN_Pos) </span></div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno">  273</span> </div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno">  274</span> </div>
<div class="line"><a id="l00275" name="l00275"></a><span class="lineno">  275</span><span class="preprocessor">#endif </span><span class="comment">/* _SAME70_TWIHS_COMPONENT_ */</span><span class="preprocessor"></span></div>
<div class="ttc" id="astruct_twihs_html"><div class="ttname"><a href="struct_twihs.html">Twihs</a></div><div class="ttdoc">Twihs hardware registers.</div><div class="ttdef"><b>Definition:</b> <a href="utils_2cmsis_2same70_2include_2component_2twihs_8h_source.html#l00046">utils/cmsis/same70/include/component/twihs.h:46</a></div></div>
<div class="ttc" id="astruct_twihs_html_a08ddcbb2199973a689073a4a70ab17a4"><div class="ttname"><a href="struct_twihs.html#a08ddcbb2199973a689073a4a70ab17a4">Twihs::TWIHS_THR</a></div><div class="ttdeci">__O uint32_t TWIHS_THR</div><div class="ttdoc">(Twihs Offset: 0x34) Transmit Holding Register</div><div class="ttdef"><b>Definition:</b> <a href="utils_2cmsis_2same70_2include_2component_2twihs_8h_source.html#l00058">utils/cmsis/same70/include/component/twihs.h:58</a></div></div>
<div class="ttc" id="astruct_twihs_html_a16235d4eac6a96a31735362dc2aeec55"><div class="ttname"><a href="struct_twihs.html#a16235d4eac6a96a31735362dc2aeec55">Twihs::TWIHS_CWGR</a></div><div class="ttdeci">__IO uint32_t TWIHS_CWGR</div><div class="ttdoc">(Twihs Offset: 0x10) Clock Waveform Generator Register</div><div class="ttdef"><b>Definition:</b> <a href="utils_2cmsis_2same70_2include_2component_2twihs_8h_source.html#l00051">utils/cmsis/same70/include/component/twihs.h:51</a></div></div>
<div class="ttc" id="astruct_twihs_html_a1f0b68948d1c41cf3296d10c174cd684"><div class="ttname"><a href="struct_twihs.html#a1f0b68948d1c41cf3296d10c174cd684">Twihs::TWIHS_SWMR</a></div><div class="ttdeci">__IO uint32_t TWIHS_SWMR</div><div class="ttdoc">(Twihs Offset: 0x4C) SleepWalking Matching Register</div><div class="ttdef"><b>Definition:</b> <a href="utils_2cmsis_2same70_2include_2component_2twihs_8h_source.html#l00063">utils/cmsis/same70/include/component/twihs.h:63</a></div></div>
<div class="ttc" id="astruct_twihs_html_a205f27f56d40e5e0b934623844012b90"><div class="ttname"><a href="struct_twihs.html#a205f27f56d40e5e0b934623844012b90">Twihs::TWIHS_SMBTR</a></div><div class="ttdeci">__IO uint32_t TWIHS_SMBTR</div><div class="ttdoc">(Twihs Offset: 0x38) SMBus Timing Register</div><div class="ttdef"><b>Definition:</b> <a href="utils_2cmsis_2same70_2include_2component_2twihs_8h_source.html#l00059">utils/cmsis/same70/include/component/twihs.h:59</a></div></div>
<div class="ttc" id="astruct_twihs_html_a22eaeeb6970941790d6a193af6b3b960"><div class="ttname"><a href="struct_twihs.html#a22eaeeb6970941790d6a193af6b3b960">Twihs::TWIHS_VER</a></div><div class="ttdeci">__I uint32_t TWIHS_VER</div><div class="ttdoc">(Twihs Offset: 0xFC) Version Register</div><div class="ttdef"><b>Definition:</b> <a href="utils_2cmsis_2same70_2include_2component_2twihs_8h_source.html#l00070">utils/cmsis/same70/include/component/twihs.h:70</a></div></div>
<div class="ttc" id="astruct_twihs_html_a285481ca7a364f1a9d0238c0dcc5e974"><div class="ttname"><a href="struct_twihs.html#a285481ca7a364f1a9d0238c0dcc5e974">Twihs::TWIHS_MMR</a></div><div class="ttdeci">__IO uint32_t TWIHS_MMR</div><div class="ttdoc">(Twihs Offset: 0x04) Master Mode Register</div><div class="ttdef"><b>Definition:</b> <a href="utils_2cmsis_2same70_2include_2component_2twihs_8h_source.html#l00048">utils/cmsis/same70/include/component/twihs.h:48</a></div></div>
<div class="ttc" id="astruct_twihs_html_a37d8da28028ed81e2c53aed636cb1e5a"><div class="ttname"><a href="struct_twihs.html#a37d8da28028ed81e2c53aed636cb1e5a">Twihs::TWIHS_IADR</a></div><div class="ttdeci">__IO uint32_t TWIHS_IADR</div><div class="ttdoc">(Twihs Offset: 0x0C) Internal Address Register</div><div class="ttdef"><b>Definition:</b> <a href="utils_2cmsis_2same70_2include_2component_2twihs_8h_source.html#l00050">utils/cmsis/same70/include/component/twihs.h:50</a></div></div>
<div class="ttc" id="astruct_twihs_html_a438a8b79eae150ff7a791e693ee6e808"><div class="ttname"><a href="struct_twihs.html#a438a8b79eae150ff7a791e693ee6e808">Twihs::TWIHS_SMR</a></div><div class="ttdeci">__IO uint32_t TWIHS_SMR</div><div class="ttdoc">(Twihs Offset: 0x08) Slave Mode Register</div><div class="ttdef"><b>Definition:</b> <a href="utils_2cmsis_2same70_2include_2component_2twihs_8h_source.html#l00049">utils/cmsis/same70/include/component/twihs.h:49</a></div></div>
<div class="ttc" id="astruct_twihs_html_a67d57414fda24d9a6c55bca2853acada"><div class="ttname"><a href="struct_twihs.html#a67d57414fda24d9a6c55bca2853acada">Twihs::TWIHS_WPMR</a></div><div class="ttdeci">__IO uint32_t TWIHS_WPMR</div><div class="ttdoc">(Twihs Offset: 0xE4) Write Protection Mode Register</div><div class="ttdef"><b>Definition:</b> <a href="utils_2cmsis_2same70_2include_2component_2twihs_8h_source.html#l00067">utils/cmsis/same70/include/component/twihs.h:67</a></div></div>
<div class="ttc" id="astruct_twihs_html_a680a560cf577e3808bf452f4acc135b4"><div class="ttname"><a href="struct_twihs.html#a680a560cf577e3808bf452f4acc135b4">Twihs::TWIHS_IMR</a></div><div class="ttdeci">__I uint32_t TWIHS_IMR</div><div class="ttdoc">(Twihs Offset: 0x2C) Interrupt Mask Register</div><div class="ttdef"><b>Definition:</b> <a href="utils_2cmsis_2same70_2include_2component_2twihs_8h_source.html#l00056">utils/cmsis/same70/include/component/twihs.h:56</a></div></div>
<div class="ttc" id="astruct_twihs_html_a6de7e3c2a08386696770e57b60ca03dd"><div class="ttname"><a href="struct_twihs.html#a6de7e3c2a08386696770e57b60ca03dd">Twihs::TWIHS_CR</a></div><div class="ttdeci">__O uint32_t TWIHS_CR</div><div class="ttdoc">(Twihs Offset: 0x00) Control Register</div><div class="ttdef"><b>Definition:</b> <a href="utils_2cmsis_2same70_2include_2component_2twihs_8h_source.html#l00047">utils/cmsis/same70/include/component/twihs.h:47</a></div></div>
<div class="ttc" id="astruct_twihs_html_a78d6370595e52dec29e80e6b2d0ee22b"><div class="ttname"><a href="struct_twihs.html#a78d6370595e52dec29e80e6b2d0ee22b">Twihs::TWIHS_IER</a></div><div class="ttdeci">__O uint32_t TWIHS_IER</div><div class="ttdoc">(Twihs Offset: 0x24) Interrupt Enable Register</div><div class="ttdef"><b>Definition:</b> <a href="utils_2cmsis_2same70_2include_2component_2twihs_8h_source.html#l00054">utils/cmsis/same70/include/component/twihs.h:54</a></div></div>
<div class="ttc" id="astruct_twihs_html_a99eab84e859a8e0f3eabff2658d3f95f"><div class="ttname"><a href="struct_twihs.html#a99eab84e859a8e0f3eabff2658d3f95f">Twihs::TWIHS_FILTR</a></div><div class="ttdeci">__IO uint32_t TWIHS_FILTR</div><div class="ttdoc">(Twihs Offset: 0x44) Filter Register</div><div class="ttdef"><b>Definition:</b> <a href="utils_2cmsis_2same70_2include_2component_2twihs_8h_source.html#l00061">utils/cmsis/same70/include/component/twihs.h:61</a></div></div>
<div class="ttc" id="astruct_twihs_html_a9e3afd574c07c841823b0a2313437360"><div class="ttname"><a href="struct_twihs.html#a9e3afd574c07c841823b0a2313437360">Twihs::TWIHS_RHR</a></div><div class="ttdeci">__I uint32_t TWIHS_RHR</div><div class="ttdoc">(Twihs Offset: 0x30) Receive Holding Register</div><div class="ttdef"><b>Definition:</b> <a href="utils_2cmsis_2same70_2include_2component_2twihs_8h_source.html#l00057">utils/cmsis/same70/include/component/twihs.h:57</a></div></div>
<div class="ttc" id="astruct_twihs_html_a9fdd4bc0f7f555c13fbb61cbd10d96a7"><div class="ttname"><a href="struct_twihs.html#a9fdd4bc0f7f555c13fbb61cbd10d96a7">Twihs::TWIHS_IDR</a></div><div class="ttdeci">__O uint32_t TWIHS_IDR</div><div class="ttdoc">(Twihs Offset: 0x28) Interrupt Disable Register</div><div class="ttdef"><b>Definition:</b> <a href="utils_2cmsis_2same70_2include_2component_2twihs_8h_source.html#l00055">utils/cmsis/same70/include/component/twihs.h:55</a></div></div>
<div class="ttc" id="astruct_twihs_html_acfb352af71076e6cd58c6ea4472fb53b"><div class="ttname"><a href="struct_twihs.html#acfb352af71076e6cd58c6ea4472fb53b">Twihs::TWIHS_WPSR</a></div><div class="ttdeci">__I uint32_t TWIHS_WPSR</div><div class="ttdoc">(Twihs Offset: 0xE8) Write Protection Status Register</div><div class="ttdef"><b>Definition:</b> <a href="utils_2cmsis_2same70_2include_2component_2twihs_8h_source.html#l00068">utils/cmsis/same70/include/component/twihs.h:68</a></div></div>
<div class="ttc" id="astruct_twihs_html_adf505a2e00d0c08253db38673fffbb54"><div class="ttname"><a href="struct_twihs.html#adf505a2e00d0c08253db38673fffbb54">Twihs::TWIHS_DR</a></div><div class="ttdeci">__I uint32_t TWIHS_DR</div><div class="ttdoc">(Twihs Offset: 0xD0) Debug Register</div><div class="ttdef"><b>Definition:</b> <a href="utils_2cmsis_2same70_2include_2component_2twihs_8h_source.html#l00065">utils/cmsis/same70/include/component/twihs.h:65</a></div></div>
<div class="ttc" id="astruct_twihs_html_adf6a3a75348dbacb0e4d0ac179a54e2a"><div class="ttname"><a href="struct_twihs.html#adf6a3a75348dbacb0e4d0ac179a54e2a">Twihs::TWIHS_SR</a></div><div class="ttdeci">__I uint32_t TWIHS_SR</div><div class="ttdoc">(Twihs Offset: 0x20) Status Register</div><div class="ttdef"><b>Definition:</b> <a href="utils_2cmsis_2same70_2include_2component_2twihs_8h_source.html#l00053">utils/cmsis/same70/include/component/twihs.h:53</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Sat Mar 11 2023 23:19:37 for WINC1500 Weather Client Demo for SAME70 Xplained by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.6
</small></address>
</body>
</html>
