{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1615176223788 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1615176223789 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar  8 01:03:43 2021 " "Processing started: Mon Mar  8 01:03:43 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1615176223789 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615176223789 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off JupsCore -c JupsCore " "Command: quartus_map --read_settings_files=on --write_settings_files=off JupsCore -c JupsCore" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615176223789 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1615176224137 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1615176224137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ConversorBinP2.v 1 1 " "Found 1 design units, including 1 entities, in source file ConversorBinP2.v" { { "Info" "ISGN_ENTITY_NAME" "1 ConversorBinP2 " "Found entity 1: ConversorBinP2" {  } { { "ConversorBinP2.v" "" { Text "/home/julia/Documents/Jups-Core/ConversorBinP2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615176246792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615176246792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "InstructionMemory.v 1 1 " "Found 1 design units, including 1 entities, in source file InstructionMemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 InstructionMemory " "Found entity 1: InstructionMemory" {  } { { "InstructionMemory.v" "" { Text "/home/julia/Documents/Jups-Core/InstructionMemory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615176246794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615176246794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ProgramCounter.v 1 1 " "Found 1 design units, including 1 entities, in source file ProgramCounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 ProgramCounter " "Found entity 1: ProgramCounter" {  } { { "ProgramCounter.v" "" { Text "/home/julia/Documents/Jups-Core/ProgramCounter.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615176246795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615176246795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RegisterBank.v 1 1 " "Found 1 design units, including 1 entities, in source file RegisterBank.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterBank " "Found entity 1: RegisterBank" {  } { { "RegisterBank.v" "" { Text "/home/julia/Documents/Jups-Core/RegisterBank.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615176246796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615176246796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Extender.v 1 1 " "Found 1 design units, including 1 entities, in source file Extender.v" { { "Info" "ISGN_ENTITY_NAME" "1 Extender " "Found entity 1: Extender" {  } { { "Extender.v" "" { Text "/home/julia/Documents/Jups-Core/Extender.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615176246797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615176246797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Out.v 1 1 " "Found 1 design units, including 1 entities, in source file Out.v" { { "Info" "ISGN_ENTITY_NAME" "1 Out " "Found entity 1: Out" {  } { { "Out.v" "" { Text "/home/julia/Documents/Jups-Core/Out.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615176246798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615176246798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ConversorComp2.v 1 1 " "Found 1 design units, including 1 entities, in source file ConversorComp2.v" { { "Info" "ISGN_ENTITY_NAME" "1 ConversorComp2 " "Found entity 1: ConversorComp2" {  } { { "ConversorComp2.v" "" { Text "/home/julia/Documents/Jups-Core/ConversorComp2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615176246800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615176246800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ConversorBCD.v 1 1 " "Found 1 design units, including 1 entities, in source file ConversorBCD.v" { { "Info" "ISGN_ENTITY_NAME" "1 ConversorBCD " "Found entity 1: ConversorBCD" {  } { { "ConversorBCD.v" "" { Text "/home/julia/Documents/Jups-Core/ConversorBCD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615176246801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615176246801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FrequenceDivider.v 1 1 " "Found 1 design units, including 1 entities, in source file FrequenceDivider.v" { { "Info" "ISGN_ENTITY_NAME" "1 FrequenceDivider " "Found entity 1: FrequenceDivider" {  } { { "FrequenceDivider.v" "" { Text "/home/julia/Documents/Jups-Core/FrequenceDivider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615176246802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615176246802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RandomAccessMemory.v 1 1 " "Found 1 design units, including 1 entities, in source file RandomAccessMemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 RandomAccessMemory " "Found entity 1: RandomAccessMemory" {  } { { "RandomAccessMemory.v" "" { Text "/home/julia/Documents/Jups-Core/RandomAccessMemory.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615176246802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615176246802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU.v 1 1 " "Found 1 design units, including 1 entities, in source file ALU.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "/home/julia/Documents/Jups-Core/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615176246803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615176246803 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Data2 data2 JupsCore.v(7) " "Verilog HDL Declaration information at JupsCore.v(7): object \"Data2\" differs only in case from object \"data2\" in the same scope" {  } { { "JupsCore.v" "" { Text "/home/julia/Documents/Jups-Core/JupsCore.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1615176246804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "JupsCore.v 1 1 " "Found 1 design units, including 1 entities, in source file JupsCore.v" { { "Info" "ISGN_ENTITY_NAME" "1 JupsCore " "Found entity 1: JupsCore" {  } { { "JupsCore.v" "" { Text "/home/julia/Documents/Jups-Core/JupsCore.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615176246805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615176246805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ControlUnit.v 1 1 " "Found 1 design units, including 1 entities, in source file ControlUnit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "ControlUnit.v" "" { Text "/home/julia/Documents/Jups-Core/ControlUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615176246807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615176246807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Display.v 1 1 " "Found 1 design units, including 1 entities, in source file Display.v" { { "Info" "ISGN_ENTITY_NAME" "1 Display " "Found entity 1: Display" {  } { { "Display.v" "" { Text "/home/julia/Documents/Jups-Core/Display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615176246810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615176246810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "setHalt.v 1 1 " "Found 1 design units, including 1 entities, in source file setHalt.v" { { "Info" "ISGN_ENTITY_NAME" "1 setHalt " "Found entity 1: setHalt" {  } { { "setHalt.v" "" { Text "/home/julia/Documents/Jups-Core/setHalt.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615176246812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615176246812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DeBounce_v.v 1 1 " "Found 1 design units, including 1 entities, in source file DeBounce_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 DeBounce_v " "Found entity 1: DeBounce_v" {  } { { "DeBounce_v.v" "" { Text "/home/julia/Documents/Jups-Core/DeBounce_v.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615176246814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615176246814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PCOut.v 1 1 " "Found 1 design units, including 1 entities, in source file PCOut.v" { { "Info" "ISGN_ENTITY_NAME" "1 PCOut " "Found entity 1: PCOut" {  } { { "PCOut.v" "" { Text "/home/julia/Documents/Jups-Core/PCOut.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615176246816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615176246816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Mux_32.v 1 1 " "Found 1 design units, including 1 entities, in source file Mux_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_32 " "Found entity 1: Mux_32" {  } { { "Mux_32.v" "" { Text "/home/julia/Documents/Jups-Core/Mux_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615176246817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615176246817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Mux_5.v 1 1 " "Found 1 design units, including 1 entities, in source file Mux_5.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_5 " "Found entity 1: Mux_5" {  } { { "Mux_5.v" "" { Text "/home/julia/Documents/Jups-Core/Mux_5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615176246818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615176246818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Mux_16.v 1 1 " "Found 1 design units, including 1 entities, in source file Mux_16.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_16 " "Found entity 1: Mux_16" {  } { { "Mux_16.v" "" { Text "/home/julia/Documents/Jups-Core/Mux_16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615176246819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615176246819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ControlSignalMemomry.v 1 1 " "Found 1 design units, including 1 entities, in source file ControlSignalMemomry.v" { { "Info" "ISGN_ENTITY_NAME" "1 ControlSignalMemomry " "Found entity 1: ControlSignalMemomry" {  } { { "ControlSignalMemomry.v" "" { Text "/home/julia/Documents/Jups-Core/ControlSignalMemomry.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615176246820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615176246820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ProgramCounterController.v 1 1 " "Found 1 design units, including 1 entities, in source file ProgramCounterController.v" { { "Info" "ISGN_ENTITY_NAME" "1 ProgramCounterController " "Found entity 1: ProgramCounterController" {  } { { "ProgramCounterController.v" "" { Text "/home/julia/Documents/Jups-Core/ProgramCounterController.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615176246821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615176246821 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "JupsCore " "Elaborating entity \"JupsCore\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1615176246949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FrequenceDivider FrequenceDivider:fd " "Elaborating entity \"FrequenceDivider\" for hierarchy \"FrequenceDivider:fd\"" {  } { { "JupsCore.v" "fd" { Text "/home/julia/Documents/Jups-Core/JupsCore.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615176246955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DeBounce_v DeBounce_v:DB " "Elaborating entity \"DeBounce_v\" for hierarchy \"DeBounce_v:DB\"" {  } { { "JupsCore.v" "DB" { Text "/home/julia/Documents/Jups-Core/JupsCore.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615176246956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_32 Mux_32:MuxAddrJump " "Elaborating entity \"Mux_32\" for hierarchy \"Mux_32:MuxAddrJump\"" {  } { { "JupsCore.v" "MuxAddrJump" { Text "/home/julia/Documents/Jups-Core/JupsCore.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615176246958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProgramCounter ProgramCounter:pc " "Elaborating entity \"ProgramCounter\" for hierarchy \"ProgramCounter:pc\"" {  } { { "JupsCore.v" "pc" { Text "/home/julia/Documents/Jups-Core/JupsCore.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615176246959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProgramCounterController ProgramCounterController:pcc " "Elaborating entity \"ProgramCounterController\" for hierarchy \"ProgramCounterController:pcc\"" {  } { { "JupsCore.v" "pcc" { Text "/home/julia/Documents/Jups-Core/JupsCore.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615176246961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstructionMemory InstructionMemory:istM " "Elaborating entity \"InstructionMemory\" for hierarchy \"InstructionMemory:istM\"" {  } { { "JupsCore.v" "istM" { Text "/home/julia/Documents/Jups-Core/JupsCore.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615176246962 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "InstMem\[512..253\] 0 InstructionMemory.v(5) " "Net \"InstMem\[512..253\]\" at InstructionMemory.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "InstructionMemory.v" "" { Text "/home/julia/Documents/Jups-Core/InstructionMemory.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1615176247035 "|JupsCore|InstructionMemory:istM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlSignalMemomry ControlSignalMemomry:csm " "Elaborating entity \"ControlSignalMemomry\" for hierarchy \"ControlSignalMemomry:csm\"" {  } { { "JupsCore.v" "csm" { Text "/home/julia/Documents/Jups-Core/JupsCore.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615176247038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlUnit ControlUnit:controlUnit " "Elaborating entity \"ControlUnit\" for hierarchy \"ControlUnit:controlUnit\"" {  } { { "JupsCore.v" "controlUnit" { Text "/home/julia/Documents/Jups-Core/JupsCore.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615176247048 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "curr_exec_process ControlUnit.v(24) " "Verilog HDL Always Construct warning at ControlUnit.v(24): variable \"curr_exec_process\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ControlUnit.v" "" { Text "/home/julia/Documents/Jups-Core/ControlUnit.v" 24 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1615176247050 "|JupsCore|ControlUnit:controlUnit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "curr_select_proc_reg_write ControlUnit.v(25) " "Verilog HDL Always Construct warning at ControlUnit.v(25): variable \"curr_select_proc_reg_write\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ControlUnit.v" "" { Text "/home/julia/Documents/Jups-Core/ControlUnit.v" 25 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1615176247050 "|JupsCore|ControlUnit:controlUnit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "curr_select_proc_reg_read ControlUnit.v(26) " "Verilog HDL Always Construct warning at ControlUnit.v(26): variable \"curr_select_proc_reg_read\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ControlUnit.v" "" { Text "/home/julia/Documents/Jups-Core/ControlUnit.v" 26 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1615176247050 "|JupsCore|ControlUnit:controlUnit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "curr_exec_process ControlUnit.v(45) " "Verilog HDL Always Construct warning at ControlUnit.v(45): variable \"curr_exec_process\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ControlUnit.v" "" { Text "/home/julia/Documents/Jups-Core/ControlUnit.v" 45 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1615176247050 "|JupsCore|ControlUnit:controlUnit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "curr_select_proc_reg_write ControlUnit.v(46) " "Verilog HDL Always Construct warning at ControlUnit.v(46): variable \"curr_select_proc_reg_write\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ControlUnit.v" "" { Text "/home/julia/Documents/Jups-Core/ControlUnit.v" 46 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1615176247050 "|JupsCore|ControlUnit:controlUnit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "curr_select_proc_reg_read ControlUnit.v(47) " "Verilog HDL Always Construct warning at ControlUnit.v(47): variable \"curr_select_proc_reg_read\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ControlUnit.v" "" { Text "/home/julia/Documents/Jups-Core/ControlUnit.v" 47 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1615176247050 "|JupsCore|ControlUnit:controlUnit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "curr_exec_process ControlUnit.v(66) " "Verilog HDL Always Construct warning at ControlUnit.v(66): variable \"curr_exec_process\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ControlUnit.v" "" { Text "/home/julia/Documents/Jups-Core/ControlUnit.v" 66 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1615176247050 "|JupsCore|ControlUnit:controlUnit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "curr_select_proc_reg_write ControlUnit.v(67) " "Verilog HDL Always Construct warning at ControlUnit.v(67): variable \"curr_select_proc_reg_write\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ControlUnit.v" "" { Text "/home/julia/Documents/Jups-Core/ControlUnit.v" 67 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1615176247050 "|JupsCore|ControlUnit:controlUnit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "curr_select_proc_reg_read ControlUnit.v(68) " "Verilog HDL Always Construct warning at ControlUnit.v(68): variable \"curr_select_proc_reg_read\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ControlUnit.v" "" { Text "/home/julia/Documents/Jups-Core/ControlUnit.v" 68 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1615176247050 "|JupsCore|ControlUnit:controlUnit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "curr_exec_process ControlUnit.v(87) " "Verilog HDL Always Construct warning at ControlUnit.v(87): variable \"curr_exec_process\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ControlUnit.v" "" { Text "/home/julia/Documents/Jups-Core/ControlUnit.v" 87 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1615176247050 "|JupsCore|ControlUnit:controlUnit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "curr_select_proc_reg_write ControlUnit.v(88) " "Verilog HDL Always Construct warning at ControlUnit.v(88): variable \"curr_select_proc_reg_write\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ControlUnit.v" "" { Text "/home/julia/Documents/Jups-Core/ControlUnit.v" 88 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1615176247050 "|JupsCore|ControlUnit:controlUnit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "curr_select_proc_reg_read ControlUnit.v(89) " "Verilog HDL Always Construct warning at ControlUnit.v(89): variable \"curr_select_proc_reg_read\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ControlUnit.v" "" { Text "/home/julia/Documents/Jups-Core/ControlUnit.v" 89 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1615176247050 "|JupsCore|ControlUnit:controlUnit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "curr_exec_process ControlUnit.v(108) " "Verilog HDL Always Construct warning at ControlUnit.v(108): variable \"curr_exec_process\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ControlUnit.v" "" { Text "/home/julia/Documents/Jups-Core/ControlUnit.v" 108 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1615176247050 "|JupsCore|ControlUnit:controlUnit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "curr_select_proc_reg_write ControlUnit.v(109) " "Verilog HDL Always Construct warning at ControlUnit.v(109): variable \"curr_select_proc_reg_write\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ControlUnit.v" "" { Text "/home/julia/Documents/Jups-Core/ControlUnit.v" 109 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1615176247050 "|JupsCore|ControlUnit:controlUnit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "curr_select_proc_reg_read ControlUnit.v(110) " "Verilog HDL Always Construct warning at ControlUnit.v(110): variable \"curr_select_proc_reg_read\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ControlUnit.v" "" { Text "/home/julia/Documents/Jups-Core/ControlUnit.v" 110 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1615176247050 "|JupsCore|ControlUnit:controlUnit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "curr_exec_process ControlUnit.v(129) " "Verilog HDL Always Construct warning at ControlUnit.v(129): variable \"curr_exec_process\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ControlUnit.v" "" { Text "/home/julia/Documents/Jups-Core/ControlUnit.v" 129 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1615176247050 "|JupsCore|ControlUnit:controlUnit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "curr_select_proc_reg_write ControlUnit.v(130) " "Verilog HDL Always Construct warning at ControlUnit.v(130): variable \"curr_select_proc_reg_write\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ControlUnit.v" "" { Text "/home/julia/Documents/Jups-Core/ControlUnit.v" 130 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1615176247050 "|JupsCore|ControlUnit:controlUnit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "curr_select_proc_reg_read ControlUnit.v(131) " "Verilog HDL Always Construct warning at ControlUnit.v(131): variable \"curr_select_proc_reg_read\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ControlUnit.v" "" { Text "/home/julia/Documents/Jups-Core/ControlUnit.v" 131 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1615176247051 "|JupsCore|ControlUnit:controlUnit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "curr_exec_process ControlUnit.v(150) " "Verilog HDL Always Construct warning at ControlUnit.v(150): variable \"curr_exec_process\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ControlUnit.v" "" { Text "/home/julia/Documents/Jups-Core/ControlUnit.v" 150 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1615176247051 "|JupsCore|ControlUnit:controlUnit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "curr_select_proc_reg_write ControlUnit.v(151) " "Verilog HDL Always Construct warning at ControlUnit.v(151): variable \"curr_select_proc_reg_write\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ControlUnit.v" "" { Text "/home/julia/Documents/Jups-Core/ControlUnit.v" 151 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1615176247051 "|JupsCore|ControlUnit:controlUnit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "curr_select_proc_reg_read ControlUnit.v(152) " "Verilog HDL Always Construct warning at ControlUnit.v(152): variable \"curr_select_proc_reg_read\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ControlUnit.v" "" { Text "/home/julia/Documents/Jups-Core/ControlUnit.v" 152 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1615176247051 "|JupsCore|ControlUnit:controlUnit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "curr_exec_process ControlUnit.v(171) " "Verilog HDL Always Construct warning at ControlUnit.v(171): variable \"curr_exec_process\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ControlUnit.v" "" { Text "/home/julia/Documents/Jups-Core/ControlUnit.v" 171 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1615176247051 "|JupsCore|ControlUnit:controlUnit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "curr_select_proc_reg_write ControlUnit.v(172) " "Verilog HDL Always Construct warning at ControlUnit.v(172): variable \"curr_select_proc_reg_write\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ControlUnit.v" "" { Text "/home/julia/Documents/Jups-Core/ControlUnit.v" 172 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1615176247051 "|JupsCore|ControlUnit:controlUnit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "curr_select_proc_reg_read ControlUnit.v(173) " "Verilog HDL Always Construct warning at ControlUnit.v(173): variable \"curr_select_proc_reg_read\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ControlUnit.v" "" { Text "/home/julia/Documents/Jups-Core/ControlUnit.v" 173 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1615176247051 "|JupsCore|ControlUnit:controlUnit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "curr_exec_process ControlUnit.v(192) " "Verilog HDL Always Construct warning at ControlUnit.v(192): variable \"curr_exec_process\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ControlUnit.v" "" { Text "/home/julia/Documents/Jups-Core/ControlUnit.v" 192 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1615176247051 "|JupsCore|ControlUnit:controlUnit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "curr_select_proc_reg_write ControlUnit.v(193) " "Verilog HDL Always Construct warning at ControlUnit.v(193): variable \"curr_select_proc_reg_write\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ControlUnit.v" "" { Text "/home/julia/Documents/Jups-Core/ControlUnit.v" 193 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1615176247051 "|JupsCore|ControlUnit:controlUnit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "curr_select_proc_reg_read ControlUnit.v(194) " "Verilog HDL Always Construct warning at ControlUnit.v(194): variable \"curr_select_proc_reg_read\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ControlUnit.v" "" { Text "/home/julia/Documents/Jups-Core/ControlUnit.v" 194 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1615176247051 "|JupsCore|ControlUnit:controlUnit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "curr_exec_process ControlUnit.v(213) " "Verilog HDL Always Construct warning at ControlUnit.v(213): variable \"curr_exec_process\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ControlUnit.v" "" { Text "/home/julia/Documents/Jups-Core/ControlUnit.v" 213 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1615176247051 "|JupsCore|ControlUnit:controlUnit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "curr_select_proc_reg_write ControlUnit.v(214) " "Verilog HDL Always Construct warning at ControlUnit.v(214): variable \"curr_select_proc_reg_write\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ControlUnit.v" "" { Text "/home/julia/Documents/Jups-Core/ControlUnit.v" 214 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1615176247051 "|JupsCore|ControlUnit:controlUnit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "curr_select_proc_reg_read ControlUnit.v(215) " "Verilog HDL Always Construct warning at ControlUnit.v(215): variable \"curr_select_proc_reg_read\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ControlUnit.v" "" { Text "/home/julia/Documents/Jups-Core/ControlUnit.v" 215 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1615176247051 "|JupsCore|ControlUnit:controlUnit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "curr_exec_process ControlUnit.v(234) " "Verilog HDL Always Construct warning at ControlUnit.v(234): variable \"curr_exec_process\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ControlUnit.v" "" { Text "/home/julia/Documents/Jups-Core/ControlUnit.v" 234 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1615176247051 "|JupsCore|ControlUnit:controlUnit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "curr_select_proc_reg_write ControlUnit.v(235) " "Verilog HDL Always Construct warning at ControlUnit.v(235): variable \"curr_select_proc_reg_write\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ControlUnit.v" "" { Text "/home/julia/Documents/Jups-Core/ControlUnit.v" 235 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1615176247051 "|JupsCore|ControlUnit:controlUnit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "curr_select_proc_reg_read ControlUnit.v(236) " "Verilog HDL Always Construct warning at ControlUnit.v(236): variable \"curr_select_proc_reg_read\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ControlUnit.v" "" { Text "/home/julia/Documents/Jups-Core/ControlUnit.v" 236 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1615176247051 "|JupsCore|ControlUnit:controlUnit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "curr_exec_process ControlUnit.v(255) " "Verilog HDL Always Construct warning at ControlUnit.v(255): variable \"curr_exec_process\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ControlUnit.v" "" { Text "/home/julia/Documents/Jups-Core/ControlUnit.v" 255 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1615176247051 "|JupsCore|ControlUnit:controlUnit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "curr_select_proc_reg_write ControlUnit.v(256) " "Verilog HDL Always Construct warning at ControlUnit.v(256): variable \"curr_select_proc_reg_write\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ControlUnit.v" "" { Text "/home/julia/Documents/Jups-Core/ControlUnit.v" 256 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1615176247051 "|JupsCore|ControlUnit:controlUnit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "curr_select_proc_reg_read ControlUnit.v(257) " "Verilog HDL Always Construct warning at ControlUnit.v(257): variable \"curr_select_proc_reg_read\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ControlUnit.v" "" { Text "/home/julia/Documents/Jups-Core/ControlUnit.v" 257 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1615176247051 "|JupsCore|ControlUnit:controlUnit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "curr_exec_process ControlUnit.v(276) " "Verilog HDL Always Construct warning at ControlUnit.v(276): variable \"curr_exec_process\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ControlUnit.v" "" { Text "/home/julia/Documents/Jups-Core/ControlUnit.v" 276 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1615176247051 "|JupsCore|ControlUnit:controlUnit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "curr_select_proc_reg_write ControlUnit.v(277) " "Verilog HDL Always Construct warning at ControlUnit.v(277): variable \"curr_select_proc_reg_write\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ControlUnit.v" "" { Text "/home/julia/Documents/Jups-Core/ControlUnit.v" 277 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1615176247051 "|JupsCore|ControlUnit:controlUnit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "curr_select_proc_reg_read ControlUnit.v(278) " "Verilog HDL Always Construct warning at ControlUnit.v(278): variable \"curr_select_proc_reg_read\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ControlUnit.v" "" { Text "/home/julia/Documents/Jups-Core/ControlUnit.v" 278 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1615176247051 "|JupsCore|ControlUnit:controlUnit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "curr_exec_process ControlUnit.v(297) " "Verilog HDL Always Construct warning at ControlUnit.v(297): variable \"curr_exec_process\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ControlUnit.v" "" { Text "/home/julia/Documents/Jups-Core/ControlUnit.v" 297 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1615176247051 "|JupsCore|ControlUnit:controlUnit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "curr_select_proc_reg_write ControlUnit.v(298) " "Verilog HDL Always Construct warning at ControlUnit.v(298): variable \"curr_select_proc_reg_write\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ControlUnit.v" "" { Text "/home/julia/Documents/Jups-Core/ControlUnit.v" 298 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1615176247051 "|JupsCore|ControlUnit:controlUnit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "curr_select_proc_reg_read ControlUnit.v(299) " "Verilog HDL Always Construct warning at ControlUnit.v(299): variable \"curr_select_proc_reg_read\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ControlUnit.v" "" { Text "/home/julia/Documents/Jups-Core/ControlUnit.v" 299 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1615176247051 "|JupsCore|ControlUnit:controlUnit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "curr_exec_process ControlUnit.v(320) " "Verilog HDL Always Construct warning at ControlUnit.v(320): variable \"curr_exec_process\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ControlUnit.v" "" { Text "/home/julia/Documents/Jups-Core/ControlUnit.v" 320 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1615176247051 "|JupsCore|ControlUnit:controlUnit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "curr_select_proc_reg_write ControlUnit.v(321) " "Verilog HDL Always Construct warning at ControlUnit.v(321): variable \"curr_select_proc_reg_write\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ControlUnit.v" "" { Text "/home/julia/Documents/Jups-Core/ControlUnit.v" 321 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1615176247051 "|JupsCore|ControlUnit:controlUnit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "curr_select_proc_reg_read ControlUnit.v(322) " "Verilog HDL Always Construct warning at ControlUnit.v(322): variable \"curr_select_proc_reg_read\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ControlUnit.v" "" { Text "/home/julia/Documents/Jups-Core/ControlUnit.v" 322 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1615176247051 "|JupsCore|ControlUnit:controlUnit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "curr_exec_process ControlUnit.v(342) " "Verilog HDL Always Construct warning at ControlUnit.v(342): variable \"curr_exec_process\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ControlUnit.v" "" { Text "/home/julia/Documents/Jups-Core/ControlUnit.v" 342 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1615176247051 "|JupsCore|ControlUnit:controlUnit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "curr_select_proc_reg_write ControlUnit.v(343) " "Verilog HDL Always Construct warning at ControlUnit.v(343): variable \"curr_select_proc_reg_write\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ControlUnit.v" "" { Text "/home/julia/Documents/Jups-Core/ControlUnit.v" 343 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1615176247052 "|JupsCore|ControlUnit:controlUnit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "curr_select_proc_reg_read ControlUnit.v(344) " "Verilog HDL Always Construct warning at ControlUnit.v(344): variable \"curr_select_proc_reg_read\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ControlUnit.v" "" { Text "/home/julia/Documents/Jups-Core/ControlUnit.v" 344 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1615176247052 "|JupsCore|ControlUnit:controlUnit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "curr_exec_process ControlUnit.v(363) " "Verilog HDL Always Construct warning at ControlUnit.v(363): variable \"curr_exec_process\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ControlUnit.v" "" { Text "/home/julia/Documents/Jups-Core/ControlUnit.v" 363 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1615176247052 "|JupsCore|ControlUnit:controlUnit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "curr_select_proc_reg_write ControlUnit.v(364) " "Verilog HDL Always Construct warning at ControlUnit.v(364): variable \"curr_select_proc_reg_write\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ControlUnit.v" "" { Text "/home/julia/Documents/Jups-Core/ControlUnit.v" 364 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1615176247052 "|JupsCore|ControlUnit:controlUnit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "curr_select_proc_reg_read ControlUnit.v(365) " "Verilog HDL Always Construct warning at ControlUnit.v(365): variable \"curr_select_proc_reg_read\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ControlUnit.v" "" { Text "/home/julia/Documents/Jups-Core/ControlUnit.v" 365 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1615176247052 "|JupsCore|ControlUnit:controlUnit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "curr_exec_process ControlUnit.v(384) " "Verilog HDL Always Construct warning at ControlUnit.v(384): variable \"curr_exec_process\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ControlUnit.v" "" { Text "/home/julia/Documents/Jups-Core/ControlUnit.v" 384 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1615176247052 "|JupsCore|ControlUnit:controlUnit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "curr_select_proc_reg_write ControlUnit.v(385) " "Verilog HDL Always Construct warning at ControlUnit.v(385): variable \"curr_select_proc_reg_write\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ControlUnit.v" "" { Text "/home/julia/Documents/Jups-Core/ControlUnit.v" 385 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1615176247052 "|JupsCore|ControlUnit:controlUnit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "curr_select_proc_reg_read ControlUnit.v(386) " "Verilog HDL Always Construct warning at ControlUnit.v(386): variable \"curr_select_proc_reg_read\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ControlUnit.v" "" { Text "/home/julia/Documents/Jups-Core/ControlUnit.v" 386 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1615176247052 "|JupsCore|ControlUnit:controlUnit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "curr_exec_process ControlUnit.v(405) " "Verilog HDL Always Construct warning at ControlUnit.v(405): variable \"curr_exec_process\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ControlUnit.v" "" { Text "/home/julia/Documents/Jups-Core/ControlUnit.v" 405 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1615176247052 "|JupsCore|ControlUnit:controlUnit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "curr_select_proc_reg_write ControlUnit.v(406) " "Verilog HDL Always Construct warning at ControlUnit.v(406): variable \"curr_select_proc_reg_write\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ControlUnit.v" "" { Text "/home/julia/Documents/Jups-Core/ControlUnit.v" 406 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1615176247052 "|JupsCore|ControlUnit:controlUnit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "curr_select_proc_reg_read ControlUnit.v(407) " "Verilog HDL Always Construct warning at ControlUnit.v(407): variable \"curr_select_proc_reg_read\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ControlUnit.v" "" { Text "/home/julia/Documents/Jups-Core/ControlUnit.v" 407 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1615176247052 "|JupsCore|ControlUnit:controlUnit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "curr_exec_process ControlUnit.v(426) " "Verilog HDL Always Construct warning at ControlUnit.v(426): variable \"curr_exec_process\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ControlUnit.v" "" { Text "/home/julia/Documents/Jups-Core/ControlUnit.v" 426 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1615176247052 "|JupsCore|ControlUnit:controlUnit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "curr_select_proc_reg_write ControlUnit.v(427) " "Verilog HDL Always Construct warning at ControlUnit.v(427): variable \"curr_select_proc_reg_write\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ControlUnit.v" "" { Text "/home/julia/Documents/Jups-Core/ControlUnit.v" 427 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1615176247052 "|JupsCore|ControlUnit:controlUnit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "curr_select_proc_reg_read ControlUnit.v(428) " "Verilog HDL Always Construct warning at ControlUnit.v(428): variable \"curr_select_proc_reg_read\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ControlUnit.v" "" { Text "/home/julia/Documents/Jups-Core/ControlUnit.v" 428 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1615176247052 "|JupsCore|ControlUnit:controlUnit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "curr_exec_process ControlUnit.v(447) " "Verilog HDL Always Construct warning at ControlUnit.v(447): variable \"curr_exec_process\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ControlUnit.v" "" { Text "/home/julia/Documents/Jups-Core/ControlUnit.v" 447 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1615176247052 "|JupsCore|ControlUnit:controlUnit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "curr_select_proc_reg_write ControlUnit.v(448) " "Verilog HDL Always Construct warning at ControlUnit.v(448): variable \"curr_select_proc_reg_write\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ControlUnit.v" "" { Text "/home/julia/Documents/Jups-Core/ControlUnit.v" 448 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1615176247052 "|JupsCore|ControlUnit:controlUnit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "curr_select_proc_reg_read ControlUnit.v(449) " "Verilog HDL Always Construct warning at ControlUnit.v(449): variable \"curr_select_proc_reg_read\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ControlUnit.v" "" { Text "/home/julia/Documents/Jups-Core/ControlUnit.v" 449 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1615176247052 "|JupsCore|ControlUnit:controlUnit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "curr_exec_process ControlUnit.v(468) " "Verilog HDL Always Construct warning at ControlUnit.v(468): variable \"curr_exec_process\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ControlUnit.v" "" { Text "/home/julia/Documents/Jups-Core/ControlUnit.v" 468 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1615176247052 "|JupsCore|ControlUnit:controlUnit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "curr_select_proc_reg_write ControlUnit.v(469) " "Verilog HDL Always Construct warning at ControlUnit.v(469): variable \"curr_select_proc_reg_write\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ControlUnit.v" "" { Text "/home/julia/Documents/Jups-Core/ControlUnit.v" 469 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1615176247052 "|JupsCore|ControlUnit:controlUnit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "curr_select_proc_reg_read ControlUnit.v(470) " "Verilog HDL Always Construct warning at ControlUnit.v(470): variable \"curr_select_proc_reg_read\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ControlUnit.v" "" { Text "/home/julia/Documents/Jups-Core/ControlUnit.v" 470 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1615176247052 "|JupsCore|ControlUnit:controlUnit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "curr_exec_process ControlUnit.v(489) " "Verilog HDL Always Construct warning at ControlUnit.v(489): variable \"curr_exec_process\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ControlUnit.v" "" { Text "/home/julia/Documents/Jups-Core/ControlUnit.v" 489 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1615176247052 "|JupsCore|ControlUnit:controlUnit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "curr_select_proc_reg_write ControlUnit.v(490) " "Verilog HDL Always Construct warning at ControlUnit.v(490): variable \"curr_select_proc_reg_write\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ControlUnit.v" "" { Text "/home/julia/Documents/Jups-Core/ControlUnit.v" 490 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1615176247052 "|JupsCore|ControlUnit:controlUnit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "curr_select_proc_reg_read ControlUnit.v(491) " "Verilog HDL Always Construct warning at ControlUnit.v(491): variable \"curr_select_proc_reg_read\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ControlUnit.v" "" { Text "/home/julia/Documents/Jups-Core/ControlUnit.v" 491 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1615176247052 "|JupsCore|ControlUnit:controlUnit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "curr_exec_process ControlUnit.v(510) " "Verilog HDL Always Construct warning at ControlUnit.v(510): variable \"curr_exec_process\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ControlUnit.v" "" { Text "/home/julia/Documents/Jups-Core/ControlUnit.v" 510 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1615176247052 "|JupsCore|ControlUnit:controlUnit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "curr_select_proc_reg_write ControlUnit.v(511) " "Verilog HDL Always Construct warning at ControlUnit.v(511): variable \"curr_select_proc_reg_write\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ControlUnit.v" "" { Text "/home/julia/Documents/Jups-Core/ControlUnit.v" 511 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1615176247052 "|JupsCore|ControlUnit:controlUnit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "curr_select_proc_reg_read ControlUnit.v(512) " "Verilog HDL Always Construct warning at ControlUnit.v(512): variable \"curr_select_proc_reg_read\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ControlUnit.v" "" { Text "/home/julia/Documents/Jups-Core/ControlUnit.v" 512 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1615176247052 "|JupsCore|ControlUnit:controlUnit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "curr_exec_process ControlUnit.v(552) " "Verilog HDL Always Construct warning at ControlUnit.v(552): variable \"curr_exec_process\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ControlUnit.v" "" { Text "/home/julia/Documents/Jups-Core/ControlUnit.v" 552 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1615176247052 "|JupsCore|ControlUnit:controlUnit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "curr_select_proc_reg_read ControlUnit.v(554) " "Verilog HDL Always Construct warning at ControlUnit.v(554): variable \"curr_select_proc_reg_read\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ControlUnit.v" "" { Text "/home/julia/Documents/Jups-Core/ControlUnit.v" 554 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1615176247052 "|JupsCore|ControlUnit:controlUnit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "curr_exec_process ControlUnit.v(573) " "Verilog HDL Always Construct warning at ControlUnit.v(573): variable \"curr_exec_process\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ControlUnit.v" "" { Text "/home/julia/Documents/Jups-Core/ControlUnit.v" 573 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1615176247052 "|JupsCore|ControlUnit:controlUnit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "curr_select_proc_reg_write ControlUnit.v(574) " "Verilog HDL Always Construct warning at ControlUnit.v(574): variable \"curr_select_proc_reg_write\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ControlUnit.v" "" { Text "/home/julia/Documents/Jups-Core/ControlUnit.v" 574 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1615176247052 "|JupsCore|ControlUnit:controlUnit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "curr_exec_process ControlUnit.v(594) " "Verilog HDL Always Construct warning at ControlUnit.v(594): variable \"curr_exec_process\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ControlUnit.v" "" { Text "/home/julia/Documents/Jups-Core/ControlUnit.v" 594 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1615176247052 "|JupsCore|ControlUnit:controlUnit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "curr_select_proc_reg_write ControlUnit.v(595) " "Verilog HDL Always Construct warning at ControlUnit.v(595): variable \"curr_select_proc_reg_write\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ControlUnit.v" "" { Text "/home/julia/Documents/Jups-Core/ControlUnit.v" 595 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1615176247052 "|JupsCore|ControlUnit:controlUnit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "curr_select_proc_reg_read ControlUnit.v(617) " "Verilog HDL Always Construct warning at ControlUnit.v(617): variable \"curr_select_proc_reg_read\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ControlUnit.v" "" { Text "/home/julia/Documents/Jups-Core/ControlUnit.v" 617 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1615176247053 "|JupsCore|ControlUnit:controlUnit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "curr_exec_process ControlUnit.v(657) " "Verilog HDL Always Construct warning at ControlUnit.v(657): variable \"curr_exec_process\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ControlUnit.v" "" { Text "/home/julia/Documents/Jups-Core/ControlUnit.v" 657 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1615176247053 "|JupsCore|ControlUnit:controlUnit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "curr_select_proc_reg_write ControlUnit.v(658) " "Verilog HDL Always Construct warning at ControlUnit.v(658): variable \"curr_select_proc_reg_write\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ControlUnit.v" "" { Text "/home/julia/Documents/Jups-Core/ControlUnit.v" 658 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1615176247053 "|JupsCore|ControlUnit:controlUnit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "curr_select_proc_reg_read ControlUnit.v(659) " "Verilog HDL Always Construct warning at ControlUnit.v(659): variable \"curr_select_proc_reg_read\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ControlUnit.v" "" { Text "/home/julia/Documents/Jups-Core/ControlUnit.v" 659 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1615176247053 "|JupsCore|ControlUnit:controlUnit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RandomAccessMemory RandomAccessMemory:RAM " "Elaborating entity \"RandomAccessMemory\" for hierarchy \"RandomAccessMemory:RAM\"" {  } { { "JupsCore.v" "RAM" { Text "/home/julia/Documents/Jups-Core/JupsCore.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615176247053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_16 Mux_16:MuxExtender " "Elaborating entity \"Mux_16\" for hierarchy \"Mux_16:MuxExtender\"" {  } { { "JupsCore.v" "MuxExtender" { Text "/home/julia/Documents/Jups-Core/JupsCore.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615176247055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Extender Extender:ext " "Elaborating entity \"Extender\" for hierarchy \"Extender:ext\"" {  } { { "JupsCore.v" "ext" { Text "/home/julia/Documents/Jups-Core/JupsCore.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615176247056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_5 Mux_5:MuxRegDest " "Elaborating entity \"Mux_5\" for hierarchy \"Mux_5:MuxRegDest\"" {  } { { "JupsCore.v" "MuxRegDest" { Text "/home/julia/Documents/Jups-Core/JupsCore.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615176247058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterBank RegisterBank:rbank " "Elaborating entity \"RegisterBank\" for hierarchy \"RegisterBank:rbank\"" {  } { { "JupsCore.v" "rbank" { Text "/home/julia/Documents/Jups-Core/JupsCore.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615176247059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Out Out:out " "Elaborating entity \"Out\" for hierarchy \"Out:out\"" {  } { { "JupsCore.v" "out" { Text "/home/julia/Documents/Jups-Core/JupsCore.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615176247078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ConversorComp2 Out:out\|ConversorComp2:c2 " "Elaborating entity \"ConversorComp2\" for hierarchy \"Out:out\|ConversorComp2:c2\"" {  } { { "Out.v" "c2" { Text "/home/julia/Documents/Jups-Core/Out.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615176247080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ConversorBCD Out:out\|ConversorBCD:cBCD " "Elaborating entity \"ConversorBCD\" for hierarchy \"Out:out\|ConversorBCD:cBCD\"" {  } { { "Out.v" "cBCD" { Text "/home/julia/Documents/Jups-Core/Out.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615176247082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Display Out:out\|Display:d1 " "Elaborating entity \"Display\" for hierarchy \"Out:out\|Display:d1\"" {  } { { "Out.v" "d1" { Text "/home/julia/Documents/Jups-Core/Out.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615176247084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:arilu " "Elaborating entity \"ALU\" for hierarchy \"ALU:arilu\"" {  } { { "JupsCore.v" "arilu" { Text "/home/julia/Documents/Jups-Core/JupsCore.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615176247087 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "RandomAccessMemory:RAM\|RAM_rtl_0 " "Inferred dual-clock RAM node \"RandomAccessMemory:RAM\|RAM_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1615176254925 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "RandomAccessMemory:RAM\|Stack_rtl_0 " "Inferred dual-clock RAM node \"RandomAccessMemory:RAM\|Stack_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1615176254926 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "RandomAccessMemory:RAM\|RAM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"RandomAccessMemory:RAM\|RAM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1615176267126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1615176267126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 7 " "Parameter WIDTHAD_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1615176267126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 128 " "Parameter NUMWORDS_A set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1615176267126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1615176267126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 7 " "Parameter WIDTHAD_B set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1615176267126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 128 " "Parameter NUMWORDS_B set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1615176267126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1615176267126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1615176267126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1615176267126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1615176267126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1615176267126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1615176267126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1615176267126 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1615176267126 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "RandomAccessMemory:RAM\|Stack_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"RandomAccessMemory:RAM\|Stack_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1615176267126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1615176267126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 7 " "Parameter WIDTHAD_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1615176267126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 128 " "Parameter NUMWORDS_A set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1615176267126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1615176267126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 7 " "Parameter WIDTHAD_B set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1615176267126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 128 " "Parameter NUMWORDS_B set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1615176267126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1615176267126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1615176267126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1615176267126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1615176267126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1615176267126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1615176267126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1615176267126 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1615176267126 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1615176267126 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ALU:arilu\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ALU:arilu\|Div0\"" {  } { { "ALU.v" "Div0" { Text "/home/julia/Documents/Jups-Core/ALU.v" 16 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1615176267129 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ALU:arilu\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ALU:arilu\|Mult0\"" {  } { { "ALU.v" "Mult0" { Text "/home/julia/Documents/Jups-Core/ALU.v" 15 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1615176267129 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1615176267129 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RandomAccessMemory:RAM\|altsyncram:RAM_rtl_0 " "Elaborated megafunction instantiation \"RandomAccessMemory:RAM\|altsyncram:RAM_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615176267254 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RandomAccessMemory:RAM\|altsyncram:RAM_rtl_0 " "Instantiated megafunction \"RandomAccessMemory:RAM\|altsyncram:RAM_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615176267254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615176267254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 7 " "Parameter \"WIDTHAD_A\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615176267254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 128 " "Parameter \"NUMWORDS_A\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615176267254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615176267254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 7 " "Parameter \"WIDTHAD_B\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615176267254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 128 " "Parameter \"NUMWORDS_B\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615176267254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615176267254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615176267254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615176267254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615176267254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615176267254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615176267254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615176267254 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1615176267254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_43d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_43d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_43d1 " "Found entity 1: altsyncram_43d1" {  } { { "db/altsyncram_43d1.tdf" "" { Text "/home/julia/Documents/Jups-Core/db/altsyncram_43d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615176267332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615176267332 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:arilu\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"ALU:arilu\|lpm_divide:Div0\"" {  } { { "ALU.v" "" { Text "/home/julia/Documents/Jups-Core/ALU.v" 16 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615176267364 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:arilu\|lpm_divide:Div0 " "Instantiated megafunction \"ALU:arilu\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615176267364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615176267364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615176267364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615176267364 ""}  } { { "ALU.v" "" { Text "/home/julia/Documents/Jups-Core/ALU.v" 16 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1615176267364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_hkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_hkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_hkm " "Found entity 1: lpm_divide_hkm" {  } { { "db/lpm_divide_hkm.tdf" "" { Text "/home/julia/Documents/Jups-Core/db/lpm_divide_hkm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615176267426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615176267426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9nh " "Found entity 1: sign_div_unsign_9nh" {  } { { "db/sign_div_unsign_9nh.tdf" "" { Text "/home/julia/Documents/Jups-Core/db/sign_div_unsign_9nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615176267434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615176267434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_6af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_6af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_6af " "Found entity 1: alt_u_div_6af" {  } { { "db/alt_u_div_6af.tdf" "" { Text "/home/julia/Documents/Jups-Core/db/alt_u_div_6af.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615176267536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615176267536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "/home/julia/Documents/Jups-Core/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615176267625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615176267625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "/home/julia/Documents/Jups-Core/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615176267686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615176267686 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:arilu\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ALU:arilu\|lpm_mult:Mult0\"" {  } { { "ALU.v" "" { Text "/home/julia/Documents/Jups-Core/ALU.v" 15 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615176267712 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:arilu\|lpm_mult:Mult0 " "Instantiated megafunction \"ALU:arilu\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615176267712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615176267712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615176267712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615176267712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615176267712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615176267712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615176267712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615176267712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615176267712 ""}  } { { "ALU.v" "" { Text "/home/julia/Documents/Jups-Core/ALU.v" 15 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1615176267712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_7dt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_7dt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_7dt " "Found entity 1: mult_7dt" {  } { { "db/mult_7dt.tdf" "" { Text "/home/julia/Documents/Jups-Core/db/mult_7dt.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615176267766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615176267766 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "DSP element " "Synthesized away the following DSP element node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ALU:arilu\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_mult7 " "Synthesized away node \"ALU:arilu\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_mult7\"" {  } { { "db/mult_7dt.tdf" "" { Text "/home/julia/Documents/Jups-Core/db/mult_7dt.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "/home/julia/intelFPGA_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "ALU.v" "" { Text "/home/julia/Documents/Jups-Core/ALU.v" 15 -1 0 } } { "JupsCore.v" "" { Text "/home/julia/Documents/Jups-Core/JupsCore.v" 166 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615176268100 "|JupsCore|ALU:arilu|lpm_mult:Mult0|mult_7dt:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ALU:arilu\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_out8 " "Synthesized away node \"ALU:arilu\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_out8\"" {  } { { "db/mult_7dt.tdf" "" { Text "/home/julia/Documents/Jups-Core/db/mult_7dt.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "/home/julia/intelFPGA_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "ALU.v" "" { Text "/home/julia/Documents/Jups-Core/ALU.v" 15 -1 0 } } { "JupsCore.v" "" { Text "/home/julia/Documents/Jups-Core/JupsCore.v" 166 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615176268100 "|JupsCore|ALU:arilu|lpm_mult:Mult0|mult_7dt:auto_generated|mac_out8"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1615176268100 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1615176268100 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "84 " "Ignored 84 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "84 " "Ignored 84 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1615176269350 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1615176269350 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1615176276735 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/julia/Documents/Jups-Core/output_files/JupsCore.map.smsg " "Generated suppressed messages file /home/julia/Documents/Jups-Core/output_files/JupsCore.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615176284287 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1615176284900 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615176284900 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7157 " "Implemented 7157 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1615176285695 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1615176285695 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7027 " "Implemented 7027 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1615176285695 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1615176285695 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1615176285695 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1615176285695 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 90 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 90 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1048 " "Peak virtual memory: 1048 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1615176285730 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar  8 01:04:45 2021 " "Processing ended: Mon Mar  8 01:04:45 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1615176285730 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:02 " "Elapsed time: 00:01:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1615176285730 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:31 " "Total CPU time (on all processors): 00:01:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1615176285730 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1615176285730 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1615176287142 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1615176287144 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar  8 01:04:46 2021 " "Processing started: Mon Mar  8 01:04:46 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1615176287144 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1615176287144 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off JupsCore -c JupsCore " "Command: quartus_fit --read_settings_files=off --write_settings_files=off JupsCore -c JupsCore" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1615176287145 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1615176287202 ""}
{ "Info" "0" "" "Project  = JupsCore" {  } {  } 0 0 "Project  = JupsCore" 0 0 "Fitter" 0 0 1615176287203 ""}
{ "Info" "0" "" "Revision = JupsCore" {  } {  } 0 0 "Revision = JupsCore" 0 0 "Fitter" 0 0 1615176287203 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1615176287398 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1615176287399 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "JupsCore EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"JupsCore\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1615176287452 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1615176287557 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1615176287557 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1615176288169 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1615176288182 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1615176288368 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1615176288368 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1615176288368 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1615176288368 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1615176288368 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1615176288368 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1615176288368 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1615176288368 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1615176288368 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1615176288368 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "/home/julia/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/julia/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/home/julia/Documents/Jups-Core/" { { 0 { 0 ""} 0 11232 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1615176288404 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "/home/julia/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/julia/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/home/julia/Documents/Jups-Core/" { { 0 { 0 ""} 0 11234 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1615176288404 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "/home/julia/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/julia/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/julia/Documents/Jups-Core/" { { 0 { 0 ""} 0 11236 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1615176288404 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "/home/julia/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/julia/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/julia/Documents/Jups-Core/" { { 0 { 0 ""} 0 11238 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1615176288404 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "/home/julia/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/julia/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/home/julia/Documents/Jups-Core/" { { 0 { 0 ""} 0 11240 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1615176288404 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1615176288404 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1615176288417 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1615176290573 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "JupsCore.sdc " "Synopsys Design Constraints File file not found: 'JupsCore.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1615176293072 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1615176293073 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1615176293220 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1615176293221 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1615176293222 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "AutoClock~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node AutoClock~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1615176294625 ""}  } { { "JupsCore.v" "" { Text "/home/julia/Documents/Jups-Core/JupsCore.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "/home/julia/Documents/Jups-Core/" { { 0 { 0 ""} 0 11226 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1615176294625 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "FrequenceDivider:fd\|Clock  " "Automatically promoted node FrequenceDivider:fd\|Clock " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1615176294625 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FrequenceDivider:fd\|Clock~0 " "Destination node FrequenceDivider:fd\|Clock~0" {  } { { "FrequenceDivider.v" "" { Text "/home/julia/Documents/Jups-Core/FrequenceDivider.v" 3 -1 0 } } { "temporary_test_loc" "" { Generic "/home/julia/Documents/Jups-Core/" { { 0 { 0 ""} 0 9730 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1615176294625 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1615176294625 ""}  } { { "FrequenceDivider.v" "" { Text "/home/julia/Documents/Jups-Core/FrequenceDivider.v" 3 -1 0 } } { "temporary_test_loc" "" { Generic "/home/julia/Documents/Jups-Core/" { { 0 { 0 ""} 0 2549 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1615176294625 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1615176295784 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1615176295796 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1615176295797 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1615176295818 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1615176295841 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1615176295868 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1615176296700 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1615176296717 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1615176296717 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:11 " "Fitter preparation operations ending: elapsed time is 00:00:11" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1615176299043 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1615176299062 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1615176305602 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:05 " "Fitter placement preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1615176310416 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1615176310563 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1615176377463 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:01:07 " "Fitter placement operations ending: elapsed time is 00:01:07" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1615176377463 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1615176380722 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "50 X58_Y24 X68_Y36 " "Router estimated peak interconnect usage is 50% of the available device resources in the region that extends from location X58_Y24 to location X68_Y36" {  } { { "loc" "" { Generic "/home/julia/Documents/Jups-Core/" { { 1 { 0 "Router estimated peak interconnect usage is 50% of the available device resources in the region that extends from location X58_Y24 to location X68_Y36"} { { 12 { 0 ""} 58 24 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1615176409136 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1615176409136 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1615176955551 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1615176955551 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:09:28 " "Fitter routing operations ending: elapsed time is 00:09:28" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1615176955555 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 33.31 " "Total time spent on timing analysis during the Fitter is 33.31 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1615176956083 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1615176956170 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1615176957875 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1615176957886 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1615176959606 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:05 " "Fitter post-fit operations ending: elapsed time is 00:00:05" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1615176961968 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1551 " "Peak virtual memory: 1551 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1615176967238 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar  8 01:16:07 2021 " "Processing ended: Mon Mar  8 01:16:07 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1615176967238 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:11:21 " "Elapsed time: 00:11:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1615176967238 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:12:20 " "Total CPU time (on all processors): 00:12:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1615176967238 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1615176967238 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1615176968741 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1615176968744 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar  8 01:16:08 2021 " "Processing started: Mon Mar  8 01:16:08 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1615176968744 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1615176968744 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off JupsCore -c JupsCore " "Command: quartus_asm --read_settings_files=off --write_settings_files=off JupsCore -c JupsCore" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1615176968744 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1615176969231 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1615176973247 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1615176973444 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "839 " "Peak virtual memory: 839 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1615176973859 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar  8 01:16:13 2021 " "Processing ended: Mon Mar  8 01:16:13 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1615176973859 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1615176973859 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1615176973859 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1615176973859 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1615176974090 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1615176975155 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1615176975156 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar  8 01:16:14 2021 " "Processing started: Mon Mar  8 01:16:14 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1615176975156 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1615176975156 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta JupsCore -c JupsCore " "Command: quartus_sta JupsCore -c JupsCore" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1615176975156 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "TimeQuest Timing Analyzer" 0 0 1615176975219 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1615176975550 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1615176975551 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1615176975660 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1615176975660 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "JupsCore.sdc " "Synopsys Design Constraints File file not found: 'JupsCore.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1615176976832 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1615176976832 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name FrequenceDivider:fd\|Clock FrequenceDivider:fd\|Clock " "create_clock -period 1.000 -name FrequenceDivider:fd\|Clock FrequenceDivider:fd\|Clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1615176976872 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name AutoClock AutoClock " "create_clock -period 1.000 -name AutoClock AutoClock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1615176976872 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1615176976872 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1615176976929 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1615176976930 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1615176976932 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1615176976949 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1615176996373 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1615176996373 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -137.805 " "Worst-case setup slack is -137.805" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615176996374 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615176996374 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -137.805         -150081.931 FrequenceDivider:fd\|Clock  " " -137.805         -150081.931 FrequenceDivider:fd\|Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615176996374 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -134.043            -578.026 AutoClock  " " -134.043            -578.026 AutoClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615176996374 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1615176996374 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.402 " "Worst-case hold slack is 0.402" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615176996487 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615176996487 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 AutoClock  " "    0.402               0.000 AutoClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615176996487 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.657               0.000 FrequenceDivider:fd\|Clock  " "    0.657               0.000 FrequenceDivider:fd\|Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615176996487 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1615176996487 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.686 " "Worst-case recovery slack is -4.686" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615176996497 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615176996497 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.686             -12.560 FrequenceDivider:fd\|Clock  " "   -4.686             -12.560 FrequenceDivider:fd\|Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615176996497 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1615176996497 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 2.784 " "Worst-case removal slack is 2.784" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615176996515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615176996515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.784               0.000 FrequenceDivider:fd\|Clock  " "    2.784               0.000 FrequenceDivider:fd\|Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615176996515 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1615176996515 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615176996519 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615176996519 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -93.196 AutoClock  " "   -3.000             -93.196 AutoClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615176996519 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.693           -2699.238 FrequenceDivider:fd\|Clock  " "   -2.693           -2699.238 FrequenceDivider:fd\|Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615176996519 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1615176996519 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1615177004063 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1615177004118 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1615177006314 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1615177006848 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1615177007218 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1615177007218 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -124.521 " "Worst-case setup slack is -124.521" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615177007221 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615177007221 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -124.521         -136038.516 FrequenceDivider:fd\|Clock  " " -124.521         -136038.516 FrequenceDivider:fd\|Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615177007221 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -121.104            -519.777 AutoClock  " " -121.104            -519.777 AutoClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615177007221 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1615177007221 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.354 " "Worst-case hold slack is 0.354" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615177007354 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615177007354 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 AutoClock  " "    0.354               0.000 AutoClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615177007354 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.598               0.000 FrequenceDivider:fd\|Clock  " "    0.598               0.000 FrequenceDivider:fd\|Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615177007354 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1615177007354 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.188 " "Worst-case recovery slack is -4.188" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615177007368 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615177007368 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.188             -11.182 FrequenceDivider:fd\|Clock  " "   -4.188             -11.182 FrequenceDivider:fd\|Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615177007368 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1615177007368 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 2.529 " "Worst-case removal slack is 2.529" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615177007388 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615177007388 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.529               0.000 FrequenceDivider:fd\|Clock  " "    2.529               0.000 FrequenceDivider:fd\|Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615177007388 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1615177007388 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615177007392 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615177007392 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -93.108 AutoClock  " "   -3.000             -93.108 AutoClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615177007392 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.649           -2698.974 FrequenceDivider:fd\|Clock  " "   -2.649           -2698.974 FrequenceDivider:fd\|Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615177007392 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1615177007392 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1615177014469 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1615177014837 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1615177014962 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1615177014962 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -67.927 " "Worst-case setup slack is -67.927" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615177014965 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615177014965 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -67.927          -73971.550 FrequenceDivider:fd\|Clock  " "  -67.927          -73971.550 FrequenceDivider:fd\|Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615177014965 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -66.205            -257.844 AutoClock  " "  -66.205            -257.844 AutoClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615177014965 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1615177014965 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.181 " "Worst-case hold slack is 0.181" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615177015090 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615177015090 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 AutoClock  " "    0.181               0.000 AutoClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615177015090 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.299               0.000 FrequenceDivider:fd\|Clock  " "    0.299               0.000 FrequenceDivider:fd\|Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615177015090 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1615177015090 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.931 " "Worst-case recovery slack is -1.931" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615177015106 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615177015106 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.931              -5.119 FrequenceDivider:fd\|Clock  " "   -1.931              -5.119 FrequenceDivider:fd\|Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615177015106 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1615177015106 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.337 " "Worst-case removal slack is 1.337" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615177015127 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615177015127 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.337               0.000 FrequenceDivider:fd\|Clock  " "    1.337               0.000 FrequenceDivider:fd\|Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615177015127 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1615177015127 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615177015134 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615177015134 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -75.679 AutoClock  " "   -3.000             -75.679 AutoClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615177015134 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000           -2094.000 FrequenceDivider:fd\|Clock  " "   -1.000           -2094.000 FrequenceDivider:fd\|Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615177015134 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1615177015134 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1615177023523 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1615177024046 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1118 " "Peak virtual memory: 1118 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1615177024287 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar  8 01:17:04 2021 " "Processing ended: Mon Mar  8 01:17:04 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1615177024287 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:50 " "Elapsed time: 00:00:50" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1615177024287 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:51 " "Total CPU time (on all processors): 00:00:51" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1615177024287 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1615177024287 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 100 s " "Quartus Prime Full Compilation was successful. 0 errors, 100 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1615177024592 ""}
