

================================================================
== Vitis HLS Report for 'write_output'
================================================================
* Date:           Tue May 28 19:22:54 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        merge_sort
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1033|     1033|  10.330 us|  10.330 us|  1033|  1033|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- write   |     1031|     1031|         9|          1|          1|  1024|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 1, D = 9, States = { 1 2 3 4 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.86>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [/home/claxl/Documents/NECSTCamp/merge_sort/merge_sort.cpp:49]   --->   Operation 12 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%output_11 = alloca i32 1"   --->   Operation 13 'alloca' 'output_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_r, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %output_stream, void @empty_6, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem, void @empty_3, i32 0, i32 0, void @empty_13, i32 0, i32 1024, void @empty_4, void @empty_14, void @empty_13, i32 16, i32 16, i32 16, i32 16, void @empty_13, void @empty_13, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.58ns)   --->   "%store_ln49 = store i11 0, i11 %i" [/home/claxl/Documents/NECSTCamp/merge_sort/merge_sort.cpp:49]   --->   Operation 17 'store' 'store_ln49' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 18 [1/1] (1.58ns)   --->   "%br_ln49 = br void %for.inc" [/home/claxl/Documents/NECSTCamp/merge_sort/merge_sort.cpp:49]   --->   Operation 18 'br' 'br_ln49' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%first_iter_0 = phi i1 0, void %new.latch.for.inc.split, i1 1, void %entry"   --->   Operation 19 'phi' 'first_iter_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%i_1 = load i11 %i" [/home/claxl/Documents/NECSTCamp/merge_sort/merge_sort.cpp:49]   --->   Operation 20 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.63ns)   --->   "%icmp_ln49 = icmp_eq  i11 %i_1, i11 1024" [/home/claxl/Documents/NECSTCamp/merge_sort/merge_sort.cpp:49]   --->   Operation 21 'icmp' 'icmp_ln49' <Predicate = true> <Delay = 1.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (1.63ns)   --->   "%add_ln49 = add i11 %i_1, i11 1" [/home/claxl/Documents/NECSTCamp/merge_sort/merge_sort.cpp:49]   --->   Operation 22 'add' 'add_ln49' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln49 = br i1 %icmp_ln49, void %new.body.for.inc, void %for.end" [/home/claxl/Documents/NECSTCamp/merge_sort/merge_sort.cpp:49]   --->   Operation 23 'br' 'br_ln49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln49 = br i1 %first_iter_0, void %for.inc.split, void %for.first.iter.for.inc" [/home/claxl/Documents/NECSTCamp/merge_sort/merge_sort.cpp:49]   --->   Operation 24 'br' 'br_ln49' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (1.63ns)   --->   "%icmp_ln49_1 = icmp_eq  i11 %add_ln49, i11 1024" [/home/claxl/Documents/NECSTCamp/merge_sort/merge_sort.cpp:49]   --->   Operation 25 'icmp' 'icmp_ln49_1' <Predicate = (!icmp_ln49)> <Delay = 1.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln49 = br i1 %icmp_ln49_1, void %new.latch.for.inc.split, void %last.iter.for.inc.split" [/home/claxl/Documents/NECSTCamp/merge_sort/merge_sort.cpp:49]   --->   Operation 26 'br' 'br_ln49' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (1.58ns)   --->   "%store_ln49 = store i11 %add_ln49, i11 %i" [/home/claxl/Documents/NECSTCamp/merge_sort/merge_sort.cpp:49]   --->   Operation 27 'store' 'store_ln49' <Predicate = (!icmp_ln49)> <Delay = 1.58>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln49 = br void %for.inc" [/home/claxl/Documents/NECSTCamp/merge_sort/merge_sort.cpp:49]   --->   Operation 28 'br' 'br_ln49' <Predicate = (!icmp_ln49)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.63>
ST_2 : Operation 29 [1/1] (3.63ns)   --->   "%output_1 = read i64 @_ssdm_op_Read.ap_fifo.i64P0A, i64 %output_r"   --->   Operation 29 'read' 'output_1' <Predicate = (first_iter_0)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 4> <FIFO>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i8 %gmem, i64 %output_1" [/home/claxl/Documents/NECSTCamp/merge_sort/merge_sort.cpp:49]   --->   Operation 30 'getelementptr' 'gmem_addr' <Predicate = (first_iter_0)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%store_ln0 = store i64 %output_1, i64 %output_11"   --->   Operation 31 'store' 'store_ln0' <Predicate = (first_iter_0)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 32 [1/1] (7.30ns)   --->   "%empty = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i8, i8 %gmem_addr, i32 1024" [/home/claxl/Documents/NECSTCamp/merge_sort/merge_sort.cpp:49]   --->   Operation 32 'writereq' 'empty' <Predicate = (first_iter_0)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln49 = br void %for.inc.split" [/home/claxl/Documents/NECSTCamp/merge_sort/merge_sort.cpp:49]   --->   Operation 33 'br' 'br_ln49' <Predicate = (first_iter_0)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%output_11_load = load i64 %output_11" [/home/claxl/Documents/NECSTCamp/merge_sort/merge_sort.cpp:49]   --->   Operation 34 'load' 'output_11_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (3.63ns)   --->   "%output_stream_read = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %output_stream" [/home/claxl/Documents/NECSTCamp/merge_sort/merge_sort.cpp:51]   --->   Operation 35 'read' 'output_stream_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i8 %gmem, i64 %output_11_load" [/home/claxl/Documents/NECSTCamp/merge_sort/merge_sort.cpp:49]   --->   Operation 36 'getelementptr' 'gmem_addr_1' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%specpipeline_ln50 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_13" [/home/claxl/Documents/NECSTCamp/merge_sort/merge_sort.cpp:50]   --->   Operation 37 'specpipeline' 'specpipeline_ln50' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%speclooptripcount_ln49 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024" [/home/claxl/Documents/NECSTCamp/merge_sort/merge_sort.cpp:49]   --->   Operation 38 'speclooptripcount' 'speclooptripcount_ln49' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%specloopname_ln49 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [/home/claxl/Documents/NECSTCamp/merge_sort/merge_sort.cpp:49]   --->   Operation 39 'specloopname' 'specloopname_ln49' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (7.30ns)   --->   "%write_ln51 = write void @_ssdm_op_Write.m_axi.p1i8, i8 %gmem_addr_1, i8 %output_stream_read, i1 1" [/home/claxl/Documents/NECSTCamp/merge_sort/merge_sort.cpp:51]   --->   Operation 40 'write' 'write_ln51' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 41 [5/5] (7.30ns)   --->   "%empty_27 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i8 %gmem_addr_1" [/home/claxl/Documents/NECSTCamp/merge_sort/merge_sort.cpp:53]   --->   Operation 41 'writeresp' 'empty_27' <Predicate = (icmp_ln49_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 42 [4/5] (7.30ns)   --->   "%empty_27 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i8 %gmem_addr_1" [/home/claxl/Documents/NECSTCamp/merge_sort/merge_sort.cpp:53]   --->   Operation 42 'writeresp' 'empty_27' <Predicate = (icmp_ln49_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 43 [3/5] (7.30ns)   --->   "%empty_27 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i8 %gmem_addr_1" [/home/claxl/Documents/NECSTCamp/merge_sort/merge_sort.cpp:53]   --->   Operation 43 'writeresp' 'empty_27' <Predicate = (icmp_ln49_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 44 [2/5] (7.30ns)   --->   "%empty_27 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i8 %gmem_addr_1" [/home/claxl/Documents/NECSTCamp/merge_sort/merge_sort.cpp:53]   --->   Operation 44 'writeresp' 'empty_27' <Predicate = (icmp_ln49_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 47 [1/1] (0.00ns)   --->   "%ret_ln53 = ret" [/home/claxl/Documents/NECSTCamp/merge_sort/merge_sort.cpp:53]   --->   Operation 47 'ret' 'ret_ln53' <Predicate = (icmp_ln49)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 45 [1/5] (7.30ns)   --->   "%empty_27 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i8 %gmem_addr_1" [/home/claxl/Documents/NECSTCamp/merge_sort/merge_sort.cpp:53]   --->   Operation 45 'writeresp' 'empty_27' <Predicate = (icmp_ln49_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln49 = br void %new.latch.for.inc.split" [/home/claxl/Documents/NECSTCamp/merge_sort/merge_sort.cpp:49]   --->   Operation 46 'br' 'br_ln49' <Predicate = (icmp_ln49_1)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 4.866ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln49', /home/claxl/Documents/NECSTCamp/merge_sort/merge_sort.cpp:49) of constant 0 on local variable 'i', /home/claxl/Documents/NECSTCamp/merge_sort/merge_sort.cpp:49 [9]  (1.588 ns)
	'load' operation 11 bit ('i', /home/claxl/Documents/NECSTCamp/merge_sort/merge_sort.cpp:49) on local variable 'i', /home/claxl/Documents/NECSTCamp/merge_sort/merge_sort.cpp:49 [13]  (0.000 ns)
	'add' operation 11 bit ('add_ln49', /home/claxl/Documents/NECSTCamp/merge_sort/merge_sort.cpp:49) [15]  (1.639 ns)
	'icmp' operation 1 bit ('icmp_ln49_1', /home/claxl/Documents/NECSTCamp/merge_sort/merge_sort.cpp:49) [33]  (1.639 ns)

 <State 2>: 3.634ns
The critical path consists of the following:
	fifo read operation ('output') on port 'output_r' [20]  (3.634 ns)

 <State 3>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', /home/claxl/Documents/NECSTCamp/merge_sort/merge_sort.cpp:49) on port 'gmem' (/home/claxl/Documents/NECSTCamp/merge_sort/merge_sort.cpp:49) [22]  (7.300 ns)

 <State 4>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln51', /home/claxl/Documents/NECSTCamp/merge_sort/merge_sort.cpp:51) on port 'gmem' (/home/claxl/Documents/NECSTCamp/merge_sort/merge_sort.cpp:51) [32]  (7.300 ns)

 <State 5>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_27', /home/claxl/Documents/NECSTCamp/merge_sort/merge_sort.cpp:53) on port 'gmem' (/home/claxl/Documents/NECSTCamp/merge_sort/merge_sort.cpp:53) [36]  (7.300 ns)

 <State 6>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_27', /home/claxl/Documents/NECSTCamp/merge_sort/merge_sort.cpp:53) on port 'gmem' (/home/claxl/Documents/NECSTCamp/merge_sort/merge_sort.cpp:53) [36]  (7.300 ns)

 <State 7>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_27', /home/claxl/Documents/NECSTCamp/merge_sort/merge_sort.cpp:53) on port 'gmem' (/home/claxl/Documents/NECSTCamp/merge_sort/merge_sort.cpp:53) [36]  (7.300 ns)

 <State 8>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_27', /home/claxl/Documents/NECSTCamp/merge_sort/merge_sort.cpp:53) on port 'gmem' (/home/claxl/Documents/NECSTCamp/merge_sort/merge_sort.cpp:53) [36]  (7.300 ns)

 <State 9>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_27', /home/claxl/Documents/NECSTCamp/merge_sort/merge_sort.cpp:53) on port 'gmem' (/home/claxl/Documents/NECSTCamp/merge_sort/merge_sort.cpp:53) [36]  (7.300 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
