############################################################
## This file is generated automatically by Vivado HLS.
## Please DO NOT edit it.
## Copyright (C) 2015 Xilinx Inc. All rights reserved.
############################################################
set_directive_interface -mode s_axilite -bundle ANN_BUS "feedforward" numLayer
set_directive_interface -mode s_axilite -bundle ANN_BUS "feedforward" layerSize
set_directive_interface -mode s_axilite -bundle ANN_BUS "feedforward" WandB
set_directive_interface -mode s_axilite -bundle ANN_BUS "feedforward" uOut
set_directive_interface -mode s_axilite -bundle ANN_BUS "feedforward" netIn
set_directive_interface -mode s_axilite -bundle ANN_BUS "feedforward" netOut
set_directive_interface -mode s_axilite -bundle ANN_BUS "feedforward"
