Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date         : Sun Feb 24 22:38:53 2019
| Host         : tayler-arch running 64-bit Arch Linux
| Command      : report_timing_summary -max_paths 10 -file board_timing_summary_routed.rpt -rpx board_timing_summary_routed.rpx -warn_on_violation
| Design       : board
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
---------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.161        0.000                      0                  267        0.225        0.000                      0                  267        4.500        0.000                       0                   132  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.161        0.000                      0                  244        0.225        0.000                      0                  244        4.500        0.000                       0                   132  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              2.324        0.000                      0                   23        5.669        0.000                      0                   23  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.161ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.225ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.161ns  (required time - arrival time)
  Source:                 START_DB/debounced_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CORDIC/REGFILE/y_out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.770ns  (logic 1.725ns (45.760%)  route 2.045ns (54.240%))
  Logic Levels:           5  (CARRY4=4 LUT5=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.134ns = ( 10.134 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.613    10.134    START_DB/clk_IBUF_BUFG
    SLICE_X61Y80         FDRE                                         r  START_DB/debounced_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y80         FDRE (Prop_fdre_C_Q)         0.459    10.593 f  START_DB/debounced_reg/Q
                         net (fo=89, routed)          1.383    11.976    CORDIC/REGFILE/start_db
    SLICE_X56Y87         LUT5 (Prop_lut5_I0_O)        0.124    12.100 r  CORDIC/REGFILE/y_out[0]_i_2/O
                         net (fo=1, routed)           0.661    12.762    CORDIC/REGFILE/y_out[0]_i_2_n_0
    SLICE_X57Y84         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    13.342 r  CORDIC/REGFILE/y_out_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.342    CORDIC/REGFILE/y_out_reg[0]_i_1_n_0
    SLICE_X57Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.456 r  CORDIC/REGFILE/y_out_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.456    CORDIC/REGFILE/y_out_reg[4]_i_1_n_0
    SLICE_X57Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.570 r  CORDIC/REGFILE/y_out_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.570    CORDIC/CONTROLLER/CO[0]
    SLICE_X57Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.904 r  CORDIC/CONTROLLER/y_out_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000    13.904    CORDIC/REGFILE/O[1]
    SLICE_X57Y87         FDRE                                         r  CORDIC/REGFILE/y_out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.439    14.780    CORDIC/REGFILE/clk_IBUF_BUFG
    SLICE_X57Y87         FDRE                                         r  CORDIC/REGFILE/y_out_reg[13]/C
                         clock pessimism              0.258    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X57Y87         FDRE (Setup_fdre_C_D)        0.062    15.065    CORDIC/REGFILE/y_out_reg[13]
  -------------------------------------------------------------------
                         required time                         15.065    
                         arrival time                         -13.904    
  -------------------------------------------------------------------
                         slack                                  1.161    

Slack (MET) :             1.182ns  (required time - arrival time)
  Source:                 START_DB/debounced_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CORDIC/REGFILE/y_out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.749ns  (logic 1.704ns (45.457%)  route 2.045ns (54.543%))
  Logic Levels:           5  (CARRY4=4 LUT5=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.134ns = ( 10.134 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.613    10.134    START_DB/clk_IBUF_BUFG
    SLICE_X61Y80         FDRE                                         r  START_DB/debounced_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y80         FDRE (Prop_fdre_C_Q)         0.459    10.593 f  START_DB/debounced_reg/Q
                         net (fo=89, routed)          1.383    11.976    CORDIC/REGFILE/start_db
    SLICE_X56Y87         LUT5 (Prop_lut5_I0_O)        0.124    12.100 r  CORDIC/REGFILE/y_out[0]_i_2/O
                         net (fo=1, routed)           0.661    12.762    CORDIC/REGFILE/y_out[0]_i_2_n_0
    SLICE_X57Y84         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    13.342 r  CORDIC/REGFILE/y_out_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.342    CORDIC/REGFILE/y_out_reg[0]_i_1_n_0
    SLICE_X57Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.456 r  CORDIC/REGFILE/y_out_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.456    CORDIC/REGFILE/y_out_reg[4]_i_1_n_0
    SLICE_X57Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.570 r  CORDIC/REGFILE/y_out_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.570    CORDIC/CONTROLLER/CO[0]
    SLICE_X57Y87         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.883 r  CORDIC/CONTROLLER/y_out_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    13.883    CORDIC/REGFILE/O[3]
    SLICE_X57Y87         FDRE                                         r  CORDIC/REGFILE/y_out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.439    14.780    CORDIC/REGFILE/clk_IBUF_BUFG
    SLICE_X57Y87         FDRE                                         r  CORDIC/REGFILE/y_out_reg[15]/C
                         clock pessimism              0.258    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X57Y87         FDRE (Setup_fdre_C_D)        0.062    15.065    CORDIC/REGFILE/y_out_reg[15]
  -------------------------------------------------------------------
                         required time                         15.065    
                         arrival time                         -13.883    
  -------------------------------------------------------------------
                         slack                                  1.182    

Slack (MET) :             1.209ns  (required time - arrival time)
  Source:                 START_DB/debounced_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CORDIC/REGFILE/z_out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.834ns  (logic 1.735ns (45.247%)  route 2.099ns (54.753%))
  Logic Levels:           5  (CARRY4=4 LUT5=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.134ns = ( 10.134 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.613    10.134    START_DB/clk_IBUF_BUFG
    SLICE_X61Y80         FDRE                                         r  START_DB/debounced_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y80         FDRE (Prop_fdre_C_Q)         0.459    10.593 f  START_DB/debounced_reg/Q
                         net (fo=89, routed)          1.465    12.058    CORDIC/REGFILE/start_db
    SLICE_X65Y87         LUT5 (Prop_lut5_I4_O)        0.124    12.182 r  CORDIC/REGFILE/z_out[0]_i_2/O
                         net (fo=2, routed)           0.634    12.816    CORDIC/CONTROLLER/DI[0]
    SLICE_X64Y84         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    13.411 r  CORDIC/CONTROLLER/z_out_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.411    CORDIC/CONTROLLER/z_out_reg[0]_i_1_n_0
    SLICE_X64Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.528 r  CORDIC/CONTROLLER/z_out_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.528    CORDIC/CONTROLLER/z_out_reg[4]_i_1_n_0
    SLICE_X64Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.645 r  CORDIC/CONTROLLER/z_out_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.645    CORDIC/CONTROLLER/z_out_reg[8]_i_1_n_0
    SLICE_X64Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.968 r  CORDIC/CONTROLLER/z_out_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000    13.968    CORDIC/REGFILE/op_curr_reg_0[1]
    SLICE_X64Y87         FDRE                                         r  CORDIC/REGFILE/z_out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.505    14.846    CORDIC/REGFILE/clk_IBUF_BUFG
    SLICE_X64Y87         FDRE                                         r  CORDIC/REGFILE/z_out_reg[13]/C
                         clock pessimism              0.258    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X64Y87         FDRE (Setup_fdre_C_D)        0.109    15.178    CORDIC/REGFILE/z_out_reg[13]
  -------------------------------------------------------------------
                         required time                         15.178    
                         arrival time                         -13.968    
  -------------------------------------------------------------------
                         slack                                  1.209    

Slack (MET) :             1.217ns  (required time - arrival time)
  Source:                 START_DB/debounced_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CORDIC/REGFILE/z_out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.826ns  (logic 1.727ns (45.133%)  route 2.099ns (54.867%))
  Logic Levels:           5  (CARRY4=4 LUT5=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.134ns = ( 10.134 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.613    10.134    START_DB/clk_IBUF_BUFG
    SLICE_X61Y80         FDRE                                         r  START_DB/debounced_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y80         FDRE (Prop_fdre_C_Q)         0.459    10.593 f  START_DB/debounced_reg/Q
                         net (fo=89, routed)          1.465    12.058    CORDIC/REGFILE/start_db
    SLICE_X65Y87         LUT5 (Prop_lut5_I4_O)        0.124    12.182 r  CORDIC/REGFILE/z_out[0]_i_2/O
                         net (fo=2, routed)           0.634    12.816    CORDIC/CONTROLLER/DI[0]
    SLICE_X64Y84         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    13.411 r  CORDIC/CONTROLLER/z_out_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.411    CORDIC/CONTROLLER/z_out_reg[0]_i_1_n_0
    SLICE_X64Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.528 r  CORDIC/CONTROLLER/z_out_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.528    CORDIC/CONTROLLER/z_out_reg[4]_i_1_n_0
    SLICE_X64Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.645 r  CORDIC/CONTROLLER/z_out_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.645    CORDIC/CONTROLLER/z_out_reg[8]_i_1_n_0
    SLICE_X64Y87         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.960 r  CORDIC/CONTROLLER/z_out_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    13.960    CORDIC/REGFILE/op_curr_reg_0[3]
    SLICE_X64Y87         FDRE                                         r  CORDIC/REGFILE/z_out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.505    14.846    CORDIC/REGFILE/clk_IBUF_BUFG
    SLICE_X64Y87         FDRE                                         r  CORDIC/REGFILE/z_out_reg[15]/C
                         clock pessimism              0.258    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X64Y87         FDRE (Setup_fdre_C_D)        0.109    15.178    CORDIC/REGFILE/z_out_reg[15]
  -------------------------------------------------------------------
                         required time                         15.178    
                         arrival time                         -13.960    
  -------------------------------------------------------------------
                         slack                                  1.217    

Slack (MET) :             1.256ns  (required time - arrival time)
  Source:                 START_DB/debounced_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CORDIC/REGFILE/y_out_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.675ns  (logic 1.630ns (44.358%)  route 2.045ns (55.642%))
  Logic Levels:           5  (CARRY4=4 LUT5=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.134ns = ( 10.134 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.613    10.134    START_DB/clk_IBUF_BUFG
    SLICE_X61Y80         FDRE                                         r  START_DB/debounced_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y80         FDRE (Prop_fdre_C_Q)         0.459    10.593 f  START_DB/debounced_reg/Q
                         net (fo=89, routed)          1.383    11.976    CORDIC/REGFILE/start_db
    SLICE_X56Y87         LUT5 (Prop_lut5_I0_O)        0.124    12.100 r  CORDIC/REGFILE/y_out[0]_i_2/O
                         net (fo=1, routed)           0.661    12.762    CORDIC/REGFILE/y_out[0]_i_2_n_0
    SLICE_X57Y84         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    13.342 r  CORDIC/REGFILE/y_out_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.342    CORDIC/REGFILE/y_out_reg[0]_i_1_n_0
    SLICE_X57Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.456 r  CORDIC/REGFILE/y_out_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.456    CORDIC/REGFILE/y_out_reg[4]_i_1_n_0
    SLICE_X57Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.570 r  CORDIC/REGFILE/y_out_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.570    CORDIC/CONTROLLER/CO[0]
    SLICE_X57Y87         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.809 r  CORDIC/CONTROLLER/y_out_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    13.809    CORDIC/REGFILE/O[2]
    SLICE_X57Y87         FDRE                                         r  CORDIC/REGFILE/y_out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.439    14.780    CORDIC/REGFILE/clk_IBUF_BUFG
    SLICE_X57Y87         FDRE                                         r  CORDIC/REGFILE/y_out_reg[14]/C
                         clock pessimism              0.258    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X57Y87         FDRE (Setup_fdre_C_D)        0.062    15.065    CORDIC/REGFILE/y_out_reg[14]
  -------------------------------------------------------------------
                         required time                         15.065    
                         arrival time                         -13.809    
  -------------------------------------------------------------------
                         slack                                  1.256    

Slack (MET) :             1.272ns  (required time - arrival time)
  Source:                 START_DB/debounced_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CORDIC/REGFILE/y_out_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.659ns  (logic 1.614ns (44.115%)  route 2.045ns (55.885%))
  Logic Levels:           5  (CARRY4=4 LUT5=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.134ns = ( 10.134 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.613    10.134    START_DB/clk_IBUF_BUFG
    SLICE_X61Y80         FDRE                                         r  START_DB/debounced_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y80         FDRE (Prop_fdre_C_Q)         0.459    10.593 f  START_DB/debounced_reg/Q
                         net (fo=89, routed)          1.383    11.976    CORDIC/REGFILE/start_db
    SLICE_X56Y87         LUT5 (Prop_lut5_I0_O)        0.124    12.100 r  CORDIC/REGFILE/y_out[0]_i_2/O
                         net (fo=1, routed)           0.661    12.762    CORDIC/REGFILE/y_out[0]_i_2_n_0
    SLICE_X57Y84         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    13.342 r  CORDIC/REGFILE/y_out_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.342    CORDIC/REGFILE/y_out_reg[0]_i_1_n_0
    SLICE_X57Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.456 r  CORDIC/REGFILE/y_out_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.456    CORDIC/REGFILE/y_out_reg[4]_i_1_n_0
    SLICE_X57Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.570 r  CORDIC/REGFILE/y_out_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.570    CORDIC/CONTROLLER/CO[0]
    SLICE_X57Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    13.793 r  CORDIC/CONTROLLER/y_out_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    13.793    CORDIC/REGFILE/O[0]
    SLICE_X57Y87         FDRE                                         r  CORDIC/REGFILE/y_out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.439    14.780    CORDIC/REGFILE/clk_IBUF_BUFG
    SLICE_X57Y87         FDRE                                         r  CORDIC/REGFILE/y_out_reg[12]/C
                         clock pessimism              0.258    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X57Y87         FDRE (Setup_fdre_C_D)        0.062    15.065    CORDIC/REGFILE/y_out_reg[12]
  -------------------------------------------------------------------
                         required time                         15.065    
                         arrival time                         -13.793    
  -------------------------------------------------------------------
                         slack                                  1.272    

Slack (MET) :             1.274ns  (required time - arrival time)
  Source:                 START_DB/debounced_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CORDIC/REGFILE/y_out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.656ns  (logic 1.611ns (44.069%)  route 2.045ns (55.931%))
  Logic Levels:           4  (CARRY4=3 LUT5=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.134ns = ( 10.134 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.613    10.134    START_DB/clk_IBUF_BUFG
    SLICE_X61Y80         FDRE                                         r  START_DB/debounced_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y80         FDRE (Prop_fdre_C_Q)         0.459    10.593 f  START_DB/debounced_reg/Q
                         net (fo=89, routed)          1.383    11.976    CORDIC/REGFILE/start_db
    SLICE_X56Y87         LUT5 (Prop_lut5_I0_O)        0.124    12.100 r  CORDIC/REGFILE/y_out[0]_i_2/O
                         net (fo=1, routed)           0.661    12.762    CORDIC/REGFILE/y_out[0]_i_2_n_0
    SLICE_X57Y84         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    13.342 r  CORDIC/REGFILE/y_out_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.342    CORDIC/REGFILE/y_out_reg[0]_i_1_n_0
    SLICE_X57Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.456 r  CORDIC/REGFILE/y_out_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.456    CORDIC/REGFILE/y_out_reg[4]_i_1_n_0
    SLICE_X57Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.790 r  CORDIC/REGFILE/y_out_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000    13.790    CORDIC/REGFILE/y_out_reg[8]_i_1_n_6
    SLICE_X57Y86         FDRE                                         r  CORDIC/REGFILE/y_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.438    14.779    CORDIC/REGFILE/clk_IBUF_BUFG
    SLICE_X57Y86         FDRE                                         r  CORDIC/REGFILE/y_out_reg[9]/C
                         clock pessimism              0.258    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X57Y86         FDRE (Setup_fdre_C_D)        0.062    15.064    CORDIC/REGFILE/y_out_reg[9]
  -------------------------------------------------------------------
                         required time                         15.064    
                         arrival time                         -13.790    
  -------------------------------------------------------------------
                         slack                                  1.274    

Slack (MET) :             1.293ns  (required time - arrival time)
  Source:                 START_DB/debounced_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CORDIC/REGFILE/z_out_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.750ns  (logic 1.651ns (44.021%)  route 2.099ns (55.979%))
  Logic Levels:           5  (CARRY4=4 LUT5=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.134ns = ( 10.134 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.613    10.134    START_DB/clk_IBUF_BUFG
    SLICE_X61Y80         FDRE                                         r  START_DB/debounced_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y80         FDRE (Prop_fdre_C_Q)         0.459    10.593 f  START_DB/debounced_reg/Q
                         net (fo=89, routed)          1.465    12.058    CORDIC/REGFILE/start_db
    SLICE_X65Y87         LUT5 (Prop_lut5_I4_O)        0.124    12.182 r  CORDIC/REGFILE/z_out[0]_i_2/O
                         net (fo=2, routed)           0.634    12.816    CORDIC/CONTROLLER/DI[0]
    SLICE_X64Y84         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    13.411 r  CORDIC/CONTROLLER/z_out_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.411    CORDIC/CONTROLLER/z_out_reg[0]_i_1_n_0
    SLICE_X64Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.528 r  CORDIC/CONTROLLER/z_out_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.528    CORDIC/CONTROLLER/z_out_reg[4]_i_1_n_0
    SLICE_X64Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.645 r  CORDIC/CONTROLLER/z_out_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.645    CORDIC/CONTROLLER/z_out_reg[8]_i_1_n_0
    SLICE_X64Y87         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.884 r  CORDIC/CONTROLLER/z_out_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    13.884    CORDIC/REGFILE/op_curr_reg_0[2]
    SLICE_X64Y87         FDRE                                         r  CORDIC/REGFILE/z_out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.505    14.846    CORDIC/REGFILE/clk_IBUF_BUFG
    SLICE_X64Y87         FDRE                                         r  CORDIC/REGFILE/z_out_reg[14]/C
                         clock pessimism              0.258    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X64Y87         FDRE (Setup_fdre_C_D)        0.109    15.178    CORDIC/REGFILE/z_out_reg[14]
  -------------------------------------------------------------------
                         required time                         15.178    
                         arrival time                         -13.884    
  -------------------------------------------------------------------
                         slack                                  1.293    

Slack (MET) :             1.295ns  (required time - arrival time)
  Source:                 START_DB/debounced_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CORDIC/REGFILE/y_out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.635ns  (logic 1.590ns (43.746%)  route 2.045ns (56.254%))
  Logic Levels:           4  (CARRY4=3 LUT5=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.134ns = ( 10.134 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.613    10.134    START_DB/clk_IBUF_BUFG
    SLICE_X61Y80         FDRE                                         r  START_DB/debounced_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y80         FDRE (Prop_fdre_C_Q)         0.459    10.593 f  START_DB/debounced_reg/Q
                         net (fo=89, routed)          1.383    11.976    CORDIC/REGFILE/start_db
    SLICE_X56Y87         LUT5 (Prop_lut5_I0_O)        0.124    12.100 r  CORDIC/REGFILE/y_out[0]_i_2/O
                         net (fo=1, routed)           0.661    12.762    CORDIC/REGFILE/y_out[0]_i_2_n_0
    SLICE_X57Y84         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    13.342 r  CORDIC/REGFILE/y_out_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.342    CORDIC/REGFILE/y_out_reg[0]_i_1_n_0
    SLICE_X57Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.456 r  CORDIC/REGFILE/y_out_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.456    CORDIC/REGFILE/y_out_reg[4]_i_1_n_0
    SLICE_X57Y86         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.769 r  CORDIC/REGFILE/y_out_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    13.769    CORDIC/REGFILE/y_out_reg[8]_i_1_n_4
    SLICE_X57Y86         FDRE                                         r  CORDIC/REGFILE/y_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.438    14.779    CORDIC/REGFILE/clk_IBUF_BUFG
    SLICE_X57Y86         FDRE                                         r  CORDIC/REGFILE/y_out_reg[11]/C
                         clock pessimism              0.258    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X57Y86         FDRE (Setup_fdre_C_D)        0.062    15.064    CORDIC/REGFILE/y_out_reg[11]
  -------------------------------------------------------------------
                         required time                         15.064    
                         arrival time                         -13.769    
  -------------------------------------------------------------------
                         slack                                  1.295    

Slack (MET) :             1.313ns  (required time - arrival time)
  Source:                 START_DB/debounced_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CORDIC/REGFILE/z_out_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.730ns  (logic 1.631ns (43.721%)  route 2.099ns (56.279%))
  Logic Levels:           5  (CARRY4=4 LUT5=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.134ns = ( 10.134 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.613    10.134    START_DB/clk_IBUF_BUFG
    SLICE_X61Y80         FDRE                                         r  START_DB/debounced_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y80         FDRE (Prop_fdre_C_Q)         0.459    10.593 f  START_DB/debounced_reg/Q
                         net (fo=89, routed)          1.465    12.058    CORDIC/REGFILE/start_db
    SLICE_X65Y87         LUT5 (Prop_lut5_I4_O)        0.124    12.182 r  CORDIC/REGFILE/z_out[0]_i_2/O
                         net (fo=2, routed)           0.634    12.816    CORDIC/CONTROLLER/DI[0]
    SLICE_X64Y84         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    13.411 r  CORDIC/CONTROLLER/z_out_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.411    CORDIC/CONTROLLER/z_out_reg[0]_i_1_n_0
    SLICE_X64Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.528 r  CORDIC/CONTROLLER/z_out_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.528    CORDIC/CONTROLLER/z_out_reg[4]_i_1_n_0
    SLICE_X64Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.645 r  CORDIC/CONTROLLER/z_out_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.645    CORDIC/CONTROLLER/z_out_reg[8]_i_1_n_0
    SLICE_X64Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.864 r  CORDIC/CONTROLLER/z_out_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    13.864    CORDIC/REGFILE/op_curr_reg_0[0]
    SLICE_X64Y87         FDRE                                         r  CORDIC/REGFILE/z_out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.505    14.846    CORDIC/REGFILE/clk_IBUF_BUFG
    SLICE_X64Y87         FDRE                                         r  CORDIC/REGFILE/z_out_reg[12]/C
                         clock pessimism              0.258    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X64Y87         FDRE (Setup_fdre_C_D)        0.109    15.178    CORDIC/REGFILE/z_out_reg[12]
  -------------------------------------------------------------------
                         required time                         15.178    
                         arrival time                         -13.864    
  -------------------------------------------------------------------
                         slack                                  1.313    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 RESET_DB/counter_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RESET_DB/counter_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.337ns  (logic 0.270ns (80.118%)  route 0.067ns (19.882%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns = ( 6.974 - 5.000 ) 
    Source Clock Delay      (SCD):    1.463ns = ( 6.463 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.580     6.463    RESET_DB/clk_IBUF_BUFG
    SLICE_X59Y76         FDRE                                         r  RESET_DB/counter_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y76         FDRE (Prop_fdre_C_Q)         0.146     6.609 r  RESET_DB/counter_reg[0]/Q
                         net (fo=2, routed)           0.067     6.676    RESET_DB/counter[0]
    SLICE_X59Y76         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     6.800 r  RESET_DB/counter_reg[3]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.800    RESET_DB/counter_reg[3]_i_1_n_6
    SLICE_X59Y76         FDRE                                         r  RESET_DB/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.846     6.974    RESET_DB/clk_IBUF_BUFG
    SLICE_X59Y76         FDRE                                         r  RESET_DB/counter_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.511     6.463    
    SLICE_X59Y76         FDRE (Hold_fdre_C_D)         0.112     6.575    RESET_DB/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -6.575    
                         arrival time                           6.800    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 START_DB/counter_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            START_DB/counter_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.363ns  (logic 0.296ns (81.542%)  route 0.067ns (18.458%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns = ( 6.974 - 5.000 ) 
    Source Clock Delay      (SCD):    1.463ns = ( 6.463 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.580     6.463    START_DB/clk_IBUF_BUFG
    SLICE_X60Y76         FDRE                                         r  START_DB/counter_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y76         FDRE (Prop_fdre_C_Q)         0.167     6.630 r  START_DB/counter_reg[0]/Q
                         net (fo=2, routed)           0.067     6.697    START_DB/counter[0]
    SLICE_X60Y76         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     6.826 r  START_DB/counter_reg[3]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     6.826    START_DB/counter_reg[3]_i_1__0_n_6
    SLICE_X60Y76         FDRE                                         r  START_DB/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.846     6.974    START_DB/clk_IBUF_BUFG
    SLICE_X60Y76         FDRE                                         r  START_DB/counter_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.511     6.463    
    SLICE_X60Y76         FDRE (Hold_fdre_C_D)         0.138     6.601    START_DB/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -6.601    
                         arrival time                           6.826    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 RESET_DB/counter_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RESET_DB/counter_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.362ns  (logic 0.254ns (70.132%)  route 0.108ns (29.868%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns = ( 6.974 - 5.000 ) 
    Source Clock Delay      (SCD):    1.463ns = ( 6.463 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.580     6.463    RESET_DB/clk_IBUF_BUFG
    SLICE_X59Y76         FDRE                                         r  RESET_DB/counter_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y76         FDRE (Prop_fdre_C_Q)         0.146     6.609 r  RESET_DB/counter_reg[3]/Q
                         net (fo=1, routed)           0.108     6.717    RESET_DB/counter[3]
    SLICE_X59Y76         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     6.825 r  RESET_DB/counter_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.825    RESET_DB/counter_reg[3]_i_1_n_4
    SLICE_X59Y76         FDRE                                         r  RESET_DB/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.846     6.974    RESET_DB/clk_IBUF_BUFG
    SLICE_X59Y76         FDRE                                         r  RESET_DB/counter_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.511     6.463    
    SLICE_X59Y76         FDRE (Hold_fdre_C_D)         0.112     6.575    RESET_DB/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -6.575    
                         arrival time                           6.825    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 RESET_DB/counter_reg[11]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RESET_DB/counter_reg[11]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.362ns  (logic 0.254ns (70.132%)  route 0.108ns (29.868%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns = ( 6.977 - 5.000 ) 
    Source Clock Delay      (SCD):    1.465ns = ( 6.465 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.582     6.465    RESET_DB/clk_IBUF_BUFG
    SLICE_X59Y78         FDRE                                         r  RESET_DB/counter_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y78         FDRE (Prop_fdre_C_Q)         0.146     6.611 r  RESET_DB/counter_reg[11]/Q
                         net (fo=1, routed)           0.108     6.719    RESET_DB/counter[11]
    SLICE_X59Y78         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     6.827 r  RESET_DB/counter_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.827    RESET_DB/counter_reg[11]_i_1_n_4
    SLICE_X59Y78         FDRE                                         r  RESET_DB/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.850     6.977    RESET_DB/clk_IBUF_BUFG
    SLICE_X59Y78         FDRE                                         r  RESET_DB/counter_reg[11]/C  (IS_INVERTED)
                         clock pessimism             -0.512     6.465    
    SLICE_X59Y78         FDRE (Hold_fdre_C_D)         0.112     6.577    RESET_DB/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -6.577    
                         arrival time                           6.827    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 RESET_DB/counter_reg[15]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RESET_DB/counter_reg[15]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.362ns  (logic 0.254ns (70.132%)  route 0.108ns (29.868%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns = ( 6.978 - 5.000 ) 
    Source Clock Delay      (SCD):    1.466ns = ( 6.466 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.583     6.466    RESET_DB/clk_IBUF_BUFG
    SLICE_X59Y79         FDRE                                         r  RESET_DB/counter_reg[15]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y79         FDRE (Prop_fdre_C_Q)         0.146     6.612 r  RESET_DB/counter_reg[15]/Q
                         net (fo=1, routed)           0.108     6.720    RESET_DB/counter[15]
    SLICE_X59Y79         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     6.828 r  RESET_DB/counter_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.828    RESET_DB/counter_reg[15]_i_1_n_4
    SLICE_X59Y79         FDRE                                         r  RESET_DB/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.850     6.978    RESET_DB/clk_IBUF_BUFG
    SLICE_X59Y79         FDRE                                         r  RESET_DB/counter_reg[15]/C  (IS_INVERTED)
                         clock pessimism             -0.512     6.466    
    SLICE_X59Y79         FDRE (Hold_fdre_C_D)         0.112     6.578    RESET_DB/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -6.578    
                         arrival time                           6.828    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 RESET_DB/counter_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RESET_DB/counter_reg[7]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.362ns  (logic 0.254ns (70.132%)  route 0.108ns (29.868%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns = ( 6.976 - 5.000 ) 
    Source Clock Delay      (SCD):    1.465ns = ( 6.465 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.582     6.465    RESET_DB/clk_IBUF_BUFG
    SLICE_X59Y77         FDRE                                         r  RESET_DB/counter_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y77         FDRE (Prop_fdre_C_Q)         0.146     6.611 r  RESET_DB/counter_reg[7]/Q
                         net (fo=1, routed)           0.108     6.719    RESET_DB/counter[7]
    SLICE_X59Y77         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     6.827 r  RESET_DB/counter_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.827    RESET_DB/counter_reg[7]_i_1_n_4
    SLICE_X59Y77         FDRE                                         r  RESET_DB/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.849     6.976    RESET_DB/clk_IBUF_BUFG
    SLICE_X59Y77         FDRE                                         r  RESET_DB/counter_reg[7]/C  (IS_INVERTED)
                         clock pessimism             -0.511     6.465    
    SLICE_X59Y77         FDRE (Hold_fdre_C_D)         0.112     6.577    RESET_DB/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -6.577    
                         arrival time                           6.827    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 START_DB/counter_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            START_DB/counter_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.391ns  (logic 0.277ns (70.775%)  route 0.114ns (29.225%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns = ( 6.974 - 5.000 ) 
    Source Clock Delay      (SCD):    1.463ns = ( 6.463 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.580     6.463    START_DB/clk_IBUF_BUFG
    SLICE_X60Y76         FDRE                                         r  START_DB/counter_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y76         FDRE (Prop_fdre_C_Q)         0.167     6.630 r  START_DB/counter_reg[2]/Q
                         net (fo=1, routed)           0.114     6.745    START_DB/counter[2]
    SLICE_X60Y76         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     6.855 r  START_DB/counter_reg[3]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     6.855    START_DB/counter_reg[3]_i_1__0_n_5
    SLICE_X60Y76         FDRE                                         r  START_DB/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.846     6.974    START_DB/clk_IBUF_BUFG
    SLICE_X60Y76         FDRE                                         r  START_DB/counter_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.511     6.463    
    SLICE_X60Y76         FDRE (Hold_fdre_C_D)         0.138     6.601    START_DB/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -6.601    
                         arrival time                           6.855    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 START_DB/counter_reg[10]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            START_DB/counter_reg[10]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.391ns  (logic 0.277ns (70.775%)  route 0.114ns (29.225%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns = ( 6.977 - 5.000 ) 
    Source Clock Delay      (SCD):    1.465ns = ( 6.465 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.582     6.465    START_DB/clk_IBUF_BUFG
    SLICE_X60Y78         FDRE                                         r  START_DB/counter_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y78         FDRE (Prop_fdre_C_Q)         0.167     6.632 r  START_DB/counter_reg[10]/Q
                         net (fo=1, routed)           0.114     6.747    START_DB/counter[10]
    SLICE_X60Y78         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     6.857 r  START_DB/counter_reg[11]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     6.857    START_DB/counter_reg[11]_i_1__0_n_5
    SLICE_X60Y78         FDRE                                         r  START_DB/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.850     6.977    START_DB/clk_IBUF_BUFG
    SLICE_X60Y78         FDRE                                         r  START_DB/counter_reg[10]/C  (IS_INVERTED)
                         clock pessimism             -0.512     6.465    
    SLICE_X60Y78         FDRE (Hold_fdre_C_D)         0.138     6.603    START_DB/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -6.603    
                         arrival time                           6.857    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 START_DB/counter_reg[14]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            START_DB/counter_reg[14]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.391ns  (logic 0.277ns (70.775%)  route 0.114ns (29.225%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns = ( 6.978 - 5.000 ) 
    Source Clock Delay      (SCD):    1.466ns = ( 6.466 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.583     6.466    START_DB/clk_IBUF_BUFG
    SLICE_X60Y79         FDRE                                         r  START_DB/counter_reg[14]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y79         FDRE (Prop_fdre_C_Q)         0.167     6.633 r  START_DB/counter_reg[14]/Q
                         net (fo=1, routed)           0.114     6.748    START_DB/counter[14]
    SLICE_X60Y79         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     6.858 r  START_DB/counter_reg[15]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     6.858    START_DB/counter_reg[15]_i_1__0_n_5
    SLICE_X60Y79         FDRE                                         r  START_DB/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.850     6.978    START_DB/clk_IBUF_BUFG
    SLICE_X60Y79         FDRE                                         r  START_DB/counter_reg[14]/C  (IS_INVERTED)
                         clock pessimism             -0.512     6.466    
    SLICE_X60Y79         FDRE (Hold_fdre_C_D)         0.138     6.604    START_DB/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -6.604    
                         arrival time                           6.858    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 START_DB/counter_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            START_DB/counter_reg[6]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.391ns  (logic 0.277ns (70.775%)  route 0.114ns (29.225%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns = ( 6.976 - 5.000 ) 
    Source Clock Delay      (SCD):    1.465ns = ( 6.465 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.582     6.465    START_DB/clk_IBUF_BUFG
    SLICE_X60Y77         FDRE                                         r  START_DB/counter_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y77         FDRE (Prop_fdre_C_Q)         0.167     6.632 r  START_DB/counter_reg[6]/Q
                         net (fo=1, routed)           0.114     6.747    START_DB/counter[6]
    SLICE_X60Y77         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     6.857 r  START_DB/counter_reg[7]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     6.857    START_DB/counter_reg[7]_i_1__0_n_5
    SLICE_X60Y77         FDRE                                         r  START_DB/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.849     6.976    START_DB/clk_IBUF_BUFG
    SLICE_X60Y77         FDRE                                         r  START_DB/counter_reg[6]/C  (IS_INVERTED)
                         clock pessimism             -0.511     6.465    
    SLICE_X60Y77         FDRE (Hold_fdre_C_D)         0.138     6.603    START_DB/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -6.603    
                         arrival time                           6.857    
  -------------------------------------------------------------------
                         slack                                  0.253    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y84   CORDIC/CONTROLLER/i_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y87   CORDIC/CONTROLLER/i_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y87   CORDIC/CONTROLLER/i_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y87   CORDIC/CONTROLLER/i_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y87   CORDIC/CONTROLLER/i_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y84   CORDIC/CONTROLLER/i_reg_rep[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y87   CORDIC/CONTROLLER/i_reg_rep[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y87   CORDIC/CONTROLLER/i_reg_rep[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y87   CORDIC/CONTROLLER/i_reg_rep[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y87   CORDIC/CONTROLLER/i_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y87   CORDIC/CONTROLLER/i_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y87   CORDIC/CONTROLLER/i_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y87   CORDIC/CONTROLLER/i_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y87   CORDIC/CONTROLLER/i_reg_rep[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y87   CORDIC/CONTROLLER/i_reg_rep[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y87   CORDIC/CONTROLLER/i_reg_rep[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y86   CORDIC/REGFILE/z_out_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y86   CORDIC/REGFILE/z_out_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y87   CORDIC/REGFILE/z_out_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y85   CORDIC/REGFILE/y_out_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y85   CORDIC/REGFILE/y_out_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y85   CORDIC/REGFILE/y_out_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y86   CORDIC/REGFILE/y_out_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y86   CORDIC/REGFILE/y_out_reg[9]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X64Y81   HEX_DRIVER/anodes_reg[1]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X64Y81   HEX_DRIVER/anodes_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y80   HEX_DRIVER/refresh_display_counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y80   HEX_DRIVER/refresh_display_counter_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y80   HEX_DRIVER/refresh_display_counter_reg[2]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.324ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        5.669ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.324ns  (required time - arrival time)
  Source:                 RESET_DB/debounced_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HEX_DRIVER/refresh_display_counter_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.198ns  (logic 0.583ns (26.525%)  route 1.615ns (73.475%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 14.839 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns = ( 10.135 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.614    10.135    RESET_DB/clk_IBUF_BUFG
    SLICE_X59Y81         FDRE                                         r  RESET_DB/debounced_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y81         FDRE (Prop_fdre_C_Q)         0.459    10.594 r  RESET_DB/debounced_reg/Q
                         net (fo=10, routed)          0.667    11.260    RESET_DB/reset_db_n
    SLICE_X63Y84         LUT1 (Prop_lut1_I0_O)        0.124    11.384 f  RESET_DB/digit_enable_counter[1]_i_2/O
                         net (fo=23, routed)          0.948    12.333    HEX_DRIVER/AS[0]
    SLICE_X65Y80         FDCE                                         f  HEX_DRIVER/refresh_display_counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.498    14.839    HEX_DRIVER/clk_IBUF_BUFG
    SLICE_X65Y80         FDCE                                         r  HEX_DRIVER/refresh_display_counter_reg[0]/C
                         clock pessimism              0.258    15.097    
                         clock uncertainty           -0.035    15.062    
    SLICE_X65Y80         FDCE (Recov_fdce_C_CLR)     -0.405    14.657    HEX_DRIVER/refresh_display_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.657    
                         arrival time                         -12.333    
  -------------------------------------------------------------------
                         slack                                  2.324    

Slack (MET) :             2.324ns  (required time - arrival time)
  Source:                 RESET_DB/debounced_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HEX_DRIVER/refresh_display_counter_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.198ns  (logic 0.583ns (26.525%)  route 1.615ns (73.475%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 14.839 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns = ( 10.135 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.614    10.135    RESET_DB/clk_IBUF_BUFG
    SLICE_X59Y81         FDRE                                         r  RESET_DB/debounced_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y81         FDRE (Prop_fdre_C_Q)         0.459    10.594 r  RESET_DB/debounced_reg/Q
                         net (fo=10, routed)          0.667    11.260    RESET_DB/reset_db_n
    SLICE_X63Y84         LUT1 (Prop_lut1_I0_O)        0.124    11.384 f  RESET_DB/digit_enable_counter[1]_i_2/O
                         net (fo=23, routed)          0.948    12.333    HEX_DRIVER/AS[0]
    SLICE_X65Y80         FDCE                                         f  HEX_DRIVER/refresh_display_counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.498    14.839    HEX_DRIVER/clk_IBUF_BUFG
    SLICE_X65Y80         FDCE                                         r  HEX_DRIVER/refresh_display_counter_reg[1]/C
                         clock pessimism              0.258    15.097    
                         clock uncertainty           -0.035    15.062    
    SLICE_X65Y80         FDCE (Recov_fdce_C_CLR)     -0.405    14.657    HEX_DRIVER/refresh_display_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.657    
                         arrival time                         -12.333    
  -------------------------------------------------------------------
                         slack                                  2.324    

Slack (MET) :             2.324ns  (required time - arrival time)
  Source:                 RESET_DB/debounced_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HEX_DRIVER/refresh_display_counter_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.198ns  (logic 0.583ns (26.525%)  route 1.615ns (73.475%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 14.839 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns = ( 10.135 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.614    10.135    RESET_DB/clk_IBUF_BUFG
    SLICE_X59Y81         FDRE                                         r  RESET_DB/debounced_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y81         FDRE (Prop_fdre_C_Q)         0.459    10.594 r  RESET_DB/debounced_reg/Q
                         net (fo=10, routed)          0.667    11.260    RESET_DB/reset_db_n
    SLICE_X63Y84         LUT1 (Prop_lut1_I0_O)        0.124    11.384 f  RESET_DB/digit_enable_counter[1]_i_2/O
                         net (fo=23, routed)          0.948    12.333    HEX_DRIVER/AS[0]
    SLICE_X65Y80         FDCE                                         f  HEX_DRIVER/refresh_display_counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.498    14.839    HEX_DRIVER/clk_IBUF_BUFG
    SLICE_X65Y80         FDCE                                         r  HEX_DRIVER/refresh_display_counter_reg[2]/C
                         clock pessimism              0.258    15.097    
                         clock uncertainty           -0.035    15.062    
    SLICE_X65Y80         FDCE (Recov_fdce_C_CLR)     -0.405    14.657    HEX_DRIVER/refresh_display_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.657    
                         arrival time                         -12.333    
  -------------------------------------------------------------------
                         slack                                  2.324    

Slack (MET) :             2.324ns  (required time - arrival time)
  Source:                 RESET_DB/debounced_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HEX_DRIVER/refresh_display_counter_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.198ns  (logic 0.583ns (26.525%)  route 1.615ns (73.475%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 14.839 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns = ( 10.135 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.614    10.135    RESET_DB/clk_IBUF_BUFG
    SLICE_X59Y81         FDRE                                         r  RESET_DB/debounced_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y81         FDRE (Prop_fdre_C_Q)         0.459    10.594 r  RESET_DB/debounced_reg/Q
                         net (fo=10, routed)          0.667    11.260    RESET_DB/reset_db_n
    SLICE_X63Y84         LUT1 (Prop_lut1_I0_O)        0.124    11.384 f  RESET_DB/digit_enable_counter[1]_i_2/O
                         net (fo=23, routed)          0.948    12.333    HEX_DRIVER/AS[0]
    SLICE_X65Y80         FDCE                                         f  HEX_DRIVER/refresh_display_counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.498    14.839    HEX_DRIVER/clk_IBUF_BUFG
    SLICE_X65Y80         FDCE                                         r  HEX_DRIVER/refresh_display_counter_reg[3]/C
                         clock pessimism              0.258    15.097    
                         clock uncertainty           -0.035    15.062    
    SLICE_X65Y80         FDCE (Recov_fdce_C_CLR)     -0.405    14.657    HEX_DRIVER/refresh_display_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.657    
                         arrival time                         -12.333    
  -------------------------------------------------------------------
                         slack                                  2.324    

Slack (MET) :             2.407ns  (required time - arrival time)
  Source:                 RESET_DB/debounced_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HEX_DRIVER/refresh_display_counter_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.115ns  (logic 0.583ns (27.562%)  route 1.532ns (72.438%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 14.840 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns = ( 10.135 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.614    10.135    RESET_DB/clk_IBUF_BUFG
    SLICE_X59Y81         FDRE                                         r  RESET_DB/debounced_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y81         FDRE (Prop_fdre_C_Q)         0.459    10.594 r  RESET_DB/debounced_reg/Q
                         net (fo=10, routed)          0.667    11.260    RESET_DB/reset_db_n
    SLICE_X63Y84         LUT1 (Prop_lut1_I0_O)        0.124    11.384 f  RESET_DB/digit_enable_counter[1]_i_2/O
                         net (fo=23, routed)          0.866    12.250    HEX_DRIVER/AS[0]
    SLICE_X65Y81         FDCE                                         f  HEX_DRIVER/refresh_display_counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.499    14.840    HEX_DRIVER/clk_IBUF_BUFG
    SLICE_X65Y81         FDCE                                         r  HEX_DRIVER/refresh_display_counter_reg[4]/C
                         clock pessimism              0.258    15.098    
                         clock uncertainty           -0.035    15.063    
    SLICE_X65Y81         FDCE (Recov_fdce_C_CLR)     -0.405    14.658    HEX_DRIVER/refresh_display_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.658    
                         arrival time                         -12.250    
  -------------------------------------------------------------------
                         slack                                  2.407    

Slack (MET) :             2.407ns  (required time - arrival time)
  Source:                 RESET_DB/debounced_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HEX_DRIVER/refresh_display_counter_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.115ns  (logic 0.583ns (27.562%)  route 1.532ns (72.438%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 14.840 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns = ( 10.135 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.614    10.135    RESET_DB/clk_IBUF_BUFG
    SLICE_X59Y81         FDRE                                         r  RESET_DB/debounced_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y81         FDRE (Prop_fdre_C_Q)         0.459    10.594 r  RESET_DB/debounced_reg/Q
                         net (fo=10, routed)          0.667    11.260    RESET_DB/reset_db_n
    SLICE_X63Y84         LUT1 (Prop_lut1_I0_O)        0.124    11.384 f  RESET_DB/digit_enable_counter[1]_i_2/O
                         net (fo=23, routed)          0.866    12.250    HEX_DRIVER/AS[0]
    SLICE_X65Y81         FDCE                                         f  HEX_DRIVER/refresh_display_counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.499    14.840    HEX_DRIVER/clk_IBUF_BUFG
    SLICE_X65Y81         FDCE                                         r  HEX_DRIVER/refresh_display_counter_reg[5]/C
                         clock pessimism              0.258    15.098    
                         clock uncertainty           -0.035    15.063    
    SLICE_X65Y81         FDCE (Recov_fdce_C_CLR)     -0.405    14.658    HEX_DRIVER/refresh_display_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.658    
                         arrival time                         -12.250    
  -------------------------------------------------------------------
                         slack                                  2.407    

Slack (MET) :             2.407ns  (required time - arrival time)
  Source:                 RESET_DB/debounced_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HEX_DRIVER/refresh_display_counter_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.115ns  (logic 0.583ns (27.562%)  route 1.532ns (72.438%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 14.840 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns = ( 10.135 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.614    10.135    RESET_DB/clk_IBUF_BUFG
    SLICE_X59Y81         FDRE                                         r  RESET_DB/debounced_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y81         FDRE (Prop_fdre_C_Q)         0.459    10.594 r  RESET_DB/debounced_reg/Q
                         net (fo=10, routed)          0.667    11.260    RESET_DB/reset_db_n
    SLICE_X63Y84         LUT1 (Prop_lut1_I0_O)        0.124    11.384 f  RESET_DB/digit_enable_counter[1]_i_2/O
                         net (fo=23, routed)          0.866    12.250    HEX_DRIVER/AS[0]
    SLICE_X65Y81         FDCE                                         f  HEX_DRIVER/refresh_display_counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.499    14.840    HEX_DRIVER/clk_IBUF_BUFG
    SLICE_X65Y81         FDCE                                         r  HEX_DRIVER/refresh_display_counter_reg[6]/C
                         clock pessimism              0.258    15.098    
                         clock uncertainty           -0.035    15.063    
    SLICE_X65Y81         FDCE (Recov_fdce_C_CLR)     -0.405    14.658    HEX_DRIVER/refresh_display_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.658    
                         arrival time                         -12.250    
  -------------------------------------------------------------------
                         slack                                  2.407    

Slack (MET) :             2.407ns  (required time - arrival time)
  Source:                 RESET_DB/debounced_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HEX_DRIVER/refresh_display_counter_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.115ns  (logic 0.583ns (27.562%)  route 1.532ns (72.438%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 14.840 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns = ( 10.135 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.614    10.135    RESET_DB/clk_IBUF_BUFG
    SLICE_X59Y81         FDRE                                         r  RESET_DB/debounced_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y81         FDRE (Prop_fdre_C_Q)         0.459    10.594 r  RESET_DB/debounced_reg/Q
                         net (fo=10, routed)          0.667    11.260    RESET_DB/reset_db_n
    SLICE_X63Y84         LUT1 (Prop_lut1_I0_O)        0.124    11.384 f  RESET_DB/digit_enable_counter[1]_i_2/O
                         net (fo=23, routed)          0.866    12.250    HEX_DRIVER/AS[0]
    SLICE_X65Y81         FDCE                                         f  HEX_DRIVER/refresh_display_counter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.499    14.840    HEX_DRIVER/clk_IBUF_BUFG
    SLICE_X65Y81         FDCE                                         r  HEX_DRIVER/refresh_display_counter_reg[7]/C
                         clock pessimism              0.258    15.098    
                         clock uncertainty           -0.035    15.063    
    SLICE_X65Y81         FDCE (Recov_fdce_C_CLR)     -0.405    14.658    HEX_DRIVER/refresh_display_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         14.658    
                         arrival time                         -12.250    
  -------------------------------------------------------------------
                         slack                                  2.407    

Slack (MET) :             2.451ns  (required time - arrival time)
  Source:                 RESET_DB/debounced_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HEX_DRIVER/anodes_reg[1]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.115ns  (logic 0.583ns (27.562%)  route 1.532ns (72.438%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 14.840 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns = ( 10.135 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.614    10.135    RESET_DB/clk_IBUF_BUFG
    SLICE_X59Y81         FDRE                                         r  RESET_DB/debounced_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y81         FDRE (Prop_fdre_C_Q)         0.459    10.594 r  RESET_DB/debounced_reg/Q
                         net (fo=10, routed)          0.667    11.260    RESET_DB/reset_db_n
    SLICE_X63Y84         LUT1 (Prop_lut1_I0_O)        0.124    11.384 f  RESET_DB/digit_enable_counter[1]_i_2/O
                         net (fo=23, routed)          0.866    12.250    HEX_DRIVER/AS[0]
    SLICE_X64Y81         FDPE                                         f  HEX_DRIVER/anodes_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.499    14.840    HEX_DRIVER/clk_IBUF_BUFG
    SLICE_X64Y81         FDPE                                         r  HEX_DRIVER/anodes_reg[1]/C
                         clock pessimism              0.258    15.098    
                         clock uncertainty           -0.035    15.063    
    SLICE_X64Y81         FDPE (Recov_fdpe_C_PRE)     -0.361    14.702    HEX_DRIVER/anodes_reg[1]
  -------------------------------------------------------------------
                         required time                         14.702    
                         arrival time                         -12.250    
  -------------------------------------------------------------------
                         slack                                  2.451    

Slack (MET) :             2.451ns  (required time - arrival time)
  Source:                 RESET_DB/debounced_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HEX_DRIVER/anodes_reg[2]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.115ns  (logic 0.583ns (27.562%)  route 1.532ns (72.438%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 14.840 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns = ( 10.135 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.614    10.135    RESET_DB/clk_IBUF_BUFG
    SLICE_X59Y81         FDRE                                         r  RESET_DB/debounced_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y81         FDRE (Prop_fdre_C_Q)         0.459    10.594 r  RESET_DB/debounced_reg/Q
                         net (fo=10, routed)          0.667    11.260    RESET_DB/reset_db_n
    SLICE_X63Y84         LUT1 (Prop_lut1_I0_O)        0.124    11.384 f  RESET_DB/digit_enable_counter[1]_i_2/O
                         net (fo=23, routed)          0.866    12.250    HEX_DRIVER/AS[0]
    SLICE_X64Y81         FDPE                                         f  HEX_DRIVER/anodes_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.499    14.840    HEX_DRIVER/clk_IBUF_BUFG
    SLICE_X64Y81         FDPE                                         r  HEX_DRIVER/anodes_reg[2]/C
                         clock pessimism              0.258    15.098    
                         clock uncertainty           -0.035    15.063    
    SLICE_X64Y81         FDPE (Recov_fdpe_C_PRE)     -0.361    14.702    HEX_DRIVER/anodes_reg[2]
  -------------------------------------------------------------------
                         required time                         14.702    
                         arrival time                         -12.250    
  -------------------------------------------------------------------
                         slack                                  2.451    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.669ns  (arrival time - required time)
  Source:                 RESET_DB/debounced_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HEX_DRIVER/digit_enable_counter_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.675ns  (logic 0.191ns (28.289%)  route 0.484ns (71.711%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.468ns = ( 6.468 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.478ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.585     6.468    RESET_DB/clk_IBUF_BUFG
    SLICE_X59Y81         FDRE                                         r  RESET_DB/debounced_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y81         FDRE (Prop_fdre_C_Q)         0.146     6.614 r  RESET_DB/debounced_reg/Q
                         net (fo=10, routed)          0.287     6.901    RESET_DB/reset_db_n
    SLICE_X63Y84         LUT1 (Prop_lut1_I0_O)        0.045     6.946 f  RESET_DB/digit_enable_counter[1]_i_2/O
                         net (fo=23, routed)          0.198     7.143    HEX_DRIVER/AS[0]
    SLICE_X64Y83         FDCE                                         f  HEX_DRIVER/digit_enable_counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.856     1.984    HEX_DRIVER/clk_IBUF_BUFG
    SLICE_X64Y83         FDCE                                         r  HEX_DRIVER/digit_enable_counter_reg[0]/C
                         clock pessimism             -0.478     1.506    
                         clock uncertainty            0.035     1.542    
    SLICE_X64Y83         FDCE (Remov_fdce_C_CLR)     -0.067     1.475    HEX_DRIVER/digit_enable_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.475    
                         arrival time                           7.143    
  -------------------------------------------------------------------
                         slack                                  5.669    

Slack (MET) :             5.669ns  (arrival time - required time)
  Source:                 RESET_DB/debounced_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HEX_DRIVER/digit_enable_counter_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.675ns  (logic 0.191ns (28.289%)  route 0.484ns (71.711%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.468ns = ( 6.468 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.478ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.585     6.468    RESET_DB/clk_IBUF_BUFG
    SLICE_X59Y81         FDRE                                         r  RESET_DB/debounced_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y81         FDRE (Prop_fdre_C_Q)         0.146     6.614 r  RESET_DB/debounced_reg/Q
                         net (fo=10, routed)          0.287     6.901    RESET_DB/reset_db_n
    SLICE_X63Y84         LUT1 (Prop_lut1_I0_O)        0.045     6.946 f  RESET_DB/digit_enable_counter[1]_i_2/O
                         net (fo=23, routed)          0.198     7.143    HEX_DRIVER/AS[0]
    SLICE_X64Y83         FDCE                                         f  HEX_DRIVER/digit_enable_counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.856     1.984    HEX_DRIVER/clk_IBUF_BUFG
    SLICE_X64Y83         FDCE                                         r  HEX_DRIVER/digit_enable_counter_reg[1]/C
                         clock pessimism             -0.478     1.506    
                         clock uncertainty            0.035     1.542    
    SLICE_X64Y83         FDCE (Remov_fdce_C_CLR)     -0.067     1.475    HEX_DRIVER/digit_enable_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.475    
                         arrival time                           7.143    
  -------------------------------------------------------------------
                         slack                                  5.669    

Slack (MET) :             5.691ns  (arrival time - required time)
  Source:                 RESET_DB/debounced_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HEX_DRIVER/anodes_reg[3]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.669ns  (logic 0.191ns (28.558%)  route 0.478ns (71.443%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.468ns = ( 6.468 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.478ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.585     6.468    RESET_DB/clk_IBUF_BUFG
    SLICE_X59Y81         FDRE                                         r  RESET_DB/debounced_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y81         FDRE (Prop_fdre_C_Q)         0.146     6.614 r  RESET_DB/debounced_reg/Q
                         net (fo=10, routed)          0.287     6.901    RESET_DB/reset_db_n
    SLICE_X63Y84         LUT1 (Prop_lut1_I0_O)        0.045     6.946 f  RESET_DB/digit_enable_counter[1]_i_2/O
                         net (fo=23, routed)          0.191     7.137    HEX_DRIVER/AS[0]
    SLICE_X63Y82         FDPE                                         f  HEX_DRIVER/anodes_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.855     1.983    HEX_DRIVER/clk_IBUF_BUFG
    SLICE_X63Y82         FDPE                                         r  HEX_DRIVER/anodes_reg[3]/C
                         clock pessimism             -0.478     1.505    
                         clock uncertainty            0.035     1.541    
    SLICE_X63Y82         FDPE (Remov_fdpe_C_PRE)     -0.095     1.446    HEX_DRIVER/anodes_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.446    
                         arrival time                           7.137    
  -------------------------------------------------------------------
                         slack                                  5.691    

Slack (MET) :             5.694ns  (arrival time - required time)
  Source:                 RESET_DB/debounced_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HEX_DRIVER/refresh_display_counter_reg[12]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.675ns  (logic 0.191ns (28.289%)  route 0.484ns (71.711%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.468ns = ( 6.468 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.478ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.585     6.468    RESET_DB/clk_IBUF_BUFG
    SLICE_X59Y81         FDRE                                         r  RESET_DB/debounced_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y81         FDRE (Prop_fdre_C_Q)         0.146     6.614 r  RESET_DB/debounced_reg/Q
                         net (fo=10, routed)          0.287     6.901    RESET_DB/reset_db_n
    SLICE_X63Y84         LUT1 (Prop_lut1_I0_O)        0.045     6.946 f  RESET_DB/digit_enable_counter[1]_i_2/O
                         net (fo=23, routed)          0.198     7.143    HEX_DRIVER/AS[0]
    SLICE_X65Y83         FDCE                                         f  HEX_DRIVER/refresh_display_counter_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.856     1.984    HEX_DRIVER/clk_IBUF_BUFG
    SLICE_X65Y83         FDCE                                         r  HEX_DRIVER/refresh_display_counter_reg[12]/C
                         clock pessimism             -0.478     1.506    
                         clock uncertainty            0.035     1.542    
    SLICE_X65Y83         FDCE (Remov_fdce_C_CLR)     -0.092     1.450    HEX_DRIVER/refresh_display_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.450    
                         arrival time                           7.143    
  -------------------------------------------------------------------
                         slack                                  5.694    

Slack (MET) :             5.694ns  (arrival time - required time)
  Source:                 RESET_DB/debounced_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HEX_DRIVER/refresh_display_counter_reg[13]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.675ns  (logic 0.191ns (28.289%)  route 0.484ns (71.711%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.468ns = ( 6.468 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.478ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.585     6.468    RESET_DB/clk_IBUF_BUFG
    SLICE_X59Y81         FDRE                                         r  RESET_DB/debounced_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y81         FDRE (Prop_fdre_C_Q)         0.146     6.614 r  RESET_DB/debounced_reg/Q
                         net (fo=10, routed)          0.287     6.901    RESET_DB/reset_db_n
    SLICE_X63Y84         LUT1 (Prop_lut1_I0_O)        0.045     6.946 f  RESET_DB/digit_enable_counter[1]_i_2/O
                         net (fo=23, routed)          0.198     7.143    HEX_DRIVER/AS[0]
    SLICE_X65Y83         FDCE                                         f  HEX_DRIVER/refresh_display_counter_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.856     1.984    HEX_DRIVER/clk_IBUF_BUFG
    SLICE_X65Y83         FDCE                                         r  HEX_DRIVER/refresh_display_counter_reg[13]/C
                         clock pessimism             -0.478     1.506    
                         clock uncertainty            0.035     1.542    
    SLICE_X65Y83         FDCE (Remov_fdce_C_CLR)     -0.092     1.450    HEX_DRIVER/refresh_display_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.450    
                         arrival time                           7.143    
  -------------------------------------------------------------------
                         slack                                  5.694    

Slack (MET) :             5.694ns  (arrival time - required time)
  Source:                 RESET_DB/debounced_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HEX_DRIVER/refresh_display_counter_reg[14]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.675ns  (logic 0.191ns (28.289%)  route 0.484ns (71.711%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.468ns = ( 6.468 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.478ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.585     6.468    RESET_DB/clk_IBUF_BUFG
    SLICE_X59Y81         FDRE                                         r  RESET_DB/debounced_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y81         FDRE (Prop_fdre_C_Q)         0.146     6.614 r  RESET_DB/debounced_reg/Q
                         net (fo=10, routed)          0.287     6.901    RESET_DB/reset_db_n
    SLICE_X63Y84         LUT1 (Prop_lut1_I0_O)        0.045     6.946 f  RESET_DB/digit_enable_counter[1]_i_2/O
                         net (fo=23, routed)          0.198     7.143    HEX_DRIVER/AS[0]
    SLICE_X65Y83         FDCE                                         f  HEX_DRIVER/refresh_display_counter_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.856     1.984    HEX_DRIVER/clk_IBUF_BUFG
    SLICE_X65Y83         FDCE                                         r  HEX_DRIVER/refresh_display_counter_reg[14]/C
                         clock pessimism             -0.478     1.506    
                         clock uncertainty            0.035     1.542    
    SLICE_X65Y83         FDCE (Remov_fdce_C_CLR)     -0.092     1.450    HEX_DRIVER/refresh_display_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.450    
                         arrival time                           7.143    
  -------------------------------------------------------------------
                         slack                                  5.694    

Slack (MET) :             5.694ns  (arrival time - required time)
  Source:                 RESET_DB/debounced_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HEX_DRIVER/refresh_display_counter_reg[15]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.675ns  (logic 0.191ns (28.289%)  route 0.484ns (71.711%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.468ns = ( 6.468 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.478ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.585     6.468    RESET_DB/clk_IBUF_BUFG
    SLICE_X59Y81         FDRE                                         r  RESET_DB/debounced_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y81         FDRE (Prop_fdre_C_Q)         0.146     6.614 r  RESET_DB/debounced_reg/Q
                         net (fo=10, routed)          0.287     6.901    RESET_DB/reset_db_n
    SLICE_X63Y84         LUT1 (Prop_lut1_I0_O)        0.045     6.946 f  RESET_DB/digit_enable_counter[1]_i_2/O
                         net (fo=23, routed)          0.198     7.143    HEX_DRIVER/AS[0]
    SLICE_X65Y83         FDCE                                         f  HEX_DRIVER/refresh_display_counter_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.856     1.984    HEX_DRIVER/clk_IBUF_BUFG
    SLICE_X65Y83         FDCE                                         r  HEX_DRIVER/refresh_display_counter_reg[15]/C
                         clock pessimism             -0.478     1.506    
                         clock uncertainty            0.035     1.542    
    SLICE_X65Y83         FDCE (Remov_fdce_C_CLR)     -0.092     1.450    HEX_DRIVER/refresh_display_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.450    
                         arrival time                           7.143    
  -------------------------------------------------------------------
                         slack                                  5.694    

Slack (MET) :             5.746ns  (arrival time - required time)
  Source:                 RESET_DB/debounced_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HEX_DRIVER/refresh_display_counter_reg[16]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.729ns  (logic 0.191ns (26.216%)  route 0.538ns (73.785%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.468ns = ( 6.468 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.478ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.585     6.468    RESET_DB/clk_IBUF_BUFG
    SLICE_X59Y81         FDRE                                         r  RESET_DB/debounced_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y81         FDRE (Prop_fdre_C_Q)         0.146     6.614 r  RESET_DB/debounced_reg/Q
                         net (fo=10, routed)          0.287     6.901    RESET_DB/reset_db_n
    SLICE_X63Y84         LUT1 (Prop_lut1_I0_O)        0.045     6.946 f  RESET_DB/digit_enable_counter[1]_i_2/O
                         net (fo=23, routed)          0.251     7.197    HEX_DRIVER/AS[0]
    SLICE_X65Y84         FDCE                                         f  HEX_DRIVER/refresh_display_counter_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.857     1.985    HEX_DRIVER/clk_IBUF_BUFG
    SLICE_X65Y84         FDCE                                         r  HEX_DRIVER/refresh_display_counter_reg[16]/C
                         clock pessimism             -0.478     1.507    
                         clock uncertainty            0.035     1.543    
    SLICE_X65Y84         FDCE (Remov_fdce_C_CLR)     -0.092     1.451    HEX_DRIVER/refresh_display_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.451    
                         arrival time                           7.197    
  -------------------------------------------------------------------
                         slack                                  5.746    

Slack (MET) :             5.821ns  (arrival time - required time)
  Source:                 RESET_DB/debounced_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HEX_DRIVER/anodes_reg[1]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.821ns  (logic 0.191ns (23.258%)  route 0.630ns (76.742%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.468ns = ( 6.468 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.478ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.585     6.468    RESET_DB/clk_IBUF_BUFG
    SLICE_X59Y81         FDRE                                         r  RESET_DB/debounced_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y81         FDRE (Prop_fdre_C_Q)         0.146     6.614 r  RESET_DB/debounced_reg/Q
                         net (fo=10, routed)          0.287     6.901    RESET_DB/reset_db_n
    SLICE_X63Y84         LUT1 (Prop_lut1_I0_O)        0.045     6.946 f  RESET_DB/digit_enable_counter[1]_i_2/O
                         net (fo=23, routed)          0.344     7.289    HEX_DRIVER/AS[0]
    SLICE_X64Y81         FDPE                                         f  HEX_DRIVER/anodes_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.854     1.982    HEX_DRIVER/clk_IBUF_BUFG
    SLICE_X64Y81         FDPE                                         r  HEX_DRIVER/anodes_reg[1]/C
                         clock pessimism             -0.478     1.504    
                         clock uncertainty            0.035     1.540    
    SLICE_X64Y81         FDPE (Remov_fdpe_C_PRE)     -0.071     1.469    HEX_DRIVER/anodes_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.469    
                         arrival time                           7.289    
  -------------------------------------------------------------------
                         slack                                  5.821    

Slack (MET) :             5.821ns  (arrival time - required time)
  Source:                 RESET_DB/debounced_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HEX_DRIVER/anodes_reg[2]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.821ns  (logic 0.191ns (23.258%)  route 0.630ns (76.742%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.468ns = ( 6.468 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.478ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.585     6.468    RESET_DB/clk_IBUF_BUFG
    SLICE_X59Y81         FDRE                                         r  RESET_DB/debounced_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y81         FDRE (Prop_fdre_C_Q)         0.146     6.614 r  RESET_DB/debounced_reg/Q
                         net (fo=10, routed)          0.287     6.901    RESET_DB/reset_db_n
    SLICE_X63Y84         LUT1 (Prop_lut1_I0_O)        0.045     6.946 f  RESET_DB/digit_enable_counter[1]_i_2/O
                         net (fo=23, routed)          0.344     7.289    HEX_DRIVER/AS[0]
    SLICE_X64Y81         FDPE                                         f  HEX_DRIVER/anodes_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.854     1.982    HEX_DRIVER/clk_IBUF_BUFG
    SLICE_X64Y81         FDPE                                         r  HEX_DRIVER/anodes_reg[2]/C
                         clock pessimism             -0.478     1.504    
                         clock uncertainty            0.035     1.540    
    SLICE_X64Y81         FDPE (Remov_fdpe_C_PRE)     -0.071     1.469    HEX_DRIVER/anodes_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.469    
                         arrival time                           7.289    
  -------------------------------------------------------------------
                         slack                                  5.821    





