input 0 0 rst
input 1 0 clk
input 2 0 push
input 3 0 pop
input 4 0 fifo_in
input 5 1 fifo_in
input 6 2 fifo_in
input 7 3 fifo_in
input 8 4 fifo_in
input 9 5 fifo_in
input 10 6 fifo_in
input 11 7 fifo_in
latch 0 0 fifo_out
latch 1 1 fifo_out
latch 2 2 fifo_out
latch 3 3 fifo_out
latch 4 4 fifo_out
latch 5 5 fifo_out
latch 6 6 fifo_out
latch 7 7 fifo_out
latch 8 0 fifo_counter
latch 9 1 fifo_counter
latch 10 2 fifo_counter
latch 11 3 fifo_counter
latch 12 0 rd_ptr
latch 13 1 rd_ptr
latch 14 2 rd_ptr
latch 15 0 wr_ptr
latch 16 1 wr_ptr
latch 17 2 wr_ptr
latch 18 0 fifo_mem[2]
latch 19 1 fifo_mem[2]
latch 20 2 fifo_mem[2]
latch 21 3 fifo_mem[2]
latch 22 4 fifo_mem[2]
latch 23 5 fifo_mem[2]
latch 24 6 fifo_mem[2]
latch 25 7 fifo_mem[2]
latch 26 0 fifo_mem[3]
latch 27 1 fifo_mem[3]
latch 28 2 fifo_mem[3]
latch 29 3 fifo_mem[3]
latch 30 4 fifo_mem[3]
latch 31 5 fifo_mem[3]
latch 32 6 fifo_mem[3]
latch 33 7 fifo_mem[3]
latch 34 0 fifo_mem[7]
latch 35 1 fifo_mem[7]
latch 36 2 fifo_mem[7]
latch 37 3 fifo_mem[7]
latch 38 4 fifo_mem[7]
latch 39 5 fifo_mem[7]
latch 40 6 fifo_mem[7]
latch 41 7 fifo_mem[7]
latch 42 0 fifo_mem[1]
latch 43 1 fifo_mem[1]
latch 44 2 fifo_mem[1]
latch 45 3 fifo_mem[1]
latch 46 4 fifo_mem[1]
latch 47 5 fifo_mem[1]
latch 48 6 fifo_mem[1]
latch 49 7 fifo_mem[1]
latch 50 0 fifo_mem[0]
latch 51 1 fifo_mem[0]
latch 52 2 fifo_mem[0]
latch 53 3 fifo_mem[0]
latch 54 4 fifo_mem[0]
latch 55 5 fifo_mem[0]
latch 56 6 fifo_mem[0]
latch 57 7 fifo_mem[0]
latch 58 0 fifo_mem[6]
latch 59 1 fifo_mem[6]
latch 60 2 fifo_mem[6]
latch 61 3 fifo_mem[6]
latch 62 4 fifo_mem[6]
latch 63 5 fifo_mem[6]
latch 64 6 fifo_mem[6]
latch 65 7 fifo_mem[6]
latch 66 0 fifo_mem[5]
latch 67 1 fifo_mem[5]
latch 68 2 fifo_mem[5]
latch 69 3 fifo_mem[5]
latch 70 4 fifo_mem[5]
latch 71 5 fifo_mem[5]
latch 72 6 fifo_mem[5]
latch 73 7 fifo_mem[5]
latch 74 0 fifo_mem[4]
latch 75 1 fifo_mem[4]
latch 76 2 fifo_mem[4]
latch 77 3 fifo_mem[4]
latch 78 4 fifo_mem[4]
latch 79 5 fifo_mem[4]
latch 80 6 fifo_mem[4]
latch 81 7 fifo_mem[4]
