INFO: [VRFC 10-2263] Analyzing Verilog file "/home/code/verilog/Sirius/src/defines/defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/code/verilog/Sirius/src/cpu/Sirius.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sirius
INFO: [VRFC 10-2458] undeclared symbol stallreq_from_id, assumed default net type wire [/home/code/verilog/Sirius/src/cpu/Sirius.v:46]
INFO: [VRFC 10-2458] undeclared symbol stallreq_from_ex, assumed default net type wire [/home/code/verilog/Sirius/src/cpu/Sirius.v:47]
INFO: [VRFC 10-2458] undeclared symbol wb_wreg_i, assumed default net type wire [/home/code/verilog/Sirius/src/cpu/Sirius.v:58]
INFO: [VRFC 10-2458] undeclared symbol wb_wd_i, assumed default net type wire [/home/code/verilog/Sirius/src/cpu/Sirius.v:59]
INFO: [VRFC 10-2458] undeclared symbol wb_wdata_i, assumed default net type wire [/home/code/verilog/Sirius/src/cpu/Sirius.v:60]
WARNING: [VRFC 10-2938] 'stallreq_from_id' is already implicitly declared on line 46 [/home/code/verilog/Sirius/src/cpu/Sirius.v:91]
INFO: [VRFC 10-2458] undeclared symbol ex_wreg_o, assumed default net type wire [/home/code/verilog/Sirius/src/cpu/Sirius.v:105]
INFO: [VRFC 10-2458] undeclared symbol ex_wdata_o, assumed default net type wire [/home/code/verilog/Sirius/src/cpu/Sirius.v:106]
INFO: [VRFC 10-2458] undeclared symbol ex_wd_o, assumed default net type wire [/home/code/verilog/Sirius/src/cpu/Sirius.v:107]
INFO: [VRFC 10-2458] undeclared symbol mem_wreg_o, assumed default net type wire [/home/code/verilog/Sirius/src/cpu/Sirius.v:110]
INFO: [VRFC 10-2458] undeclared symbol mem_wdata_o, assumed default net type wire [/home/code/verilog/Sirius/src/cpu/Sirius.v:111]
INFO: [VRFC 10-2458] undeclared symbol mem_wd_o, assumed default net type wire [/home/code/verilog/Sirius/src/cpu/Sirius.v:112]
INFO: [VRFC 10-2458] undeclared symbol id_aluop_o, assumed default net type wire [/home/code/verilog/Sirius/src/cpu/Sirius.v:123]
INFO: [VRFC 10-2458] undeclared symbol id_alusel_o, assumed default net type wire [/home/code/verilog/Sirius/src/cpu/Sirius.v:124]
INFO: [VRFC 10-2458] undeclared symbol id_reg1_o, assumed default net type wire [/home/code/verilog/Sirius/src/cpu/Sirius.v:125]
INFO: [VRFC 10-2458] undeclared symbol id_reg2_o, assumed default net type wire [/home/code/verilog/Sirius/src/cpu/Sirius.v:126]
INFO: [VRFC 10-2458] undeclared symbol id_wd_o, assumed default net type wire [/home/code/verilog/Sirius/src/cpu/Sirius.v:127]
INFO: [VRFC 10-2458] undeclared symbol id_wreg_o, assumed default net type wire [/home/code/verilog/Sirius/src/cpu/Sirius.v:128]
WARNING: [VRFC 10-2938] 'id_aluop_o' is already implicitly declared on line 123 [/home/code/verilog/Sirius/src/cpu/Sirius.v:134]
WARNING: [VRFC 10-2938] 'id_alusel_o' is already implicitly declared on line 124 [/home/code/verilog/Sirius/src/cpu/Sirius.v:135]
WARNING: [VRFC 10-2938] 'id_reg1_o' is already implicitly declared on line 125 [/home/code/verilog/Sirius/src/cpu/Sirius.v:136]
WARNING: [VRFC 10-2938] 'id_reg2_o' is already implicitly declared on line 126 [/home/code/verilog/Sirius/src/cpu/Sirius.v:137]
WARNING: [VRFC 10-2938] 'id_wreg_o' is already implicitly declared on line 128 [/home/code/verilog/Sirius/src/cpu/Sirius.v:138]
WARNING: [VRFC 10-2938] 'id_wd_o' is already implicitly declared on line 127 [/home/code/verilog/Sirius/src/cpu/Sirius.v:139]
INFO: [VRFC 10-2458] undeclared symbol ex_aluop_i, assumed default net type wire [/home/code/verilog/Sirius/src/cpu/Sirius.v:158]
INFO: [VRFC 10-2458] undeclared symbol ex_alusel_i, assumed default net type wire [/home/code/verilog/Sirius/src/cpu/Sirius.v:159]
INFO: [VRFC 10-2458] undeclared symbol ex_reg1_i, assumed default net type wire [/home/code/verilog/Sirius/src/cpu/Sirius.v:160]
INFO: [VRFC 10-2458] undeclared symbol ex_reg2_i, assumed default net type wire [/home/code/verilog/Sirius/src/cpu/Sirius.v:161]
INFO: [VRFC 10-2458] undeclared symbol ex_wd_i, assumed default net type wire [/home/code/verilog/Sirius/src/cpu/Sirius.v:162]
INFO: [VRFC 10-2458] undeclared symbol ex_wreg_i, assumed default net type wire [/home/code/verilog/Sirius/src/cpu/Sirius.v:163]
WARNING: [VRFC 10-2938] 'ex_aluop_i' is already implicitly declared on line 158 [/home/code/verilog/Sirius/src/cpu/Sirius.v:167]
WARNING: [VRFC 10-2938] 'ex_alusel_i' is already implicitly declared on line 159 [/home/code/verilog/Sirius/src/cpu/Sirius.v:168]
WARNING: [VRFC 10-2938] 'ex_reg1_i' is already implicitly declared on line 160 [/home/code/verilog/Sirius/src/cpu/Sirius.v:169]
WARNING: [VRFC 10-2938] 'ex_reg2_i' is already implicitly declared on line 161 [/home/code/verilog/Sirius/src/cpu/Sirius.v:170]
WARNING: [VRFC 10-2938] 'ex_wreg_i' is already implicitly declared on line 163 [/home/code/verilog/Sirius/src/cpu/Sirius.v:171]
WARNING: [VRFC 10-2938] 'ex_wd_i' is already implicitly declared on line 162 [/home/code/verilog/Sirius/src/cpu/Sirius.v:172]
WARNING: [VRFC 10-2938] 'stallreq_from_ex' is already implicitly declared on line 47 [/home/code/verilog/Sirius/src/cpu/Sirius.v:174]
INFO: [VRFC 10-2458] undeclared symbol hi_o, assumed default net type wire [/home/code/verilog/Sirius/src/cpu/Sirius.v:192]
INFO: [VRFC 10-2458] undeclared symbol lo_o, assumed default net type wire [/home/code/verilog/Sirius/src/cpu/Sirius.v:193]
INFO: [VRFC 10-2458] undeclared symbol wb_hi_o, assumed default net type wire [/home/code/verilog/Sirius/src/cpu/Sirius.v:196]
INFO: [VRFC 10-2458] undeclared symbol wb_lo_o, assumed default net type wire [/home/code/verilog/Sirius/src/cpu/Sirius.v:197]
INFO: [VRFC 10-2458] undeclared symbol wb_whilo_o, assumed default net type wire [/home/code/verilog/Sirius/src/cpu/Sirius.v:198]
INFO: [VRFC 10-2458] undeclared symbol wb_hi_i, assumed default net type wire [/home/code/verilog/Sirius/src/cpu/Sirius.v:201]
INFO: [VRFC 10-2458] undeclared symbol wb_lo_i, assumed default net type wire [/home/code/verilog/Sirius/src/cpu/Sirius.v:202]
INFO: [VRFC 10-2458] undeclared symbol wb_whilo_i, assumed default net type wire [/home/code/verilog/Sirius/src/cpu/Sirius.v:203]
INFO: [VRFC 10-2458] undeclared symbol hilo_temp_to_ex_mem, assumed default net type wire [/home/code/verilog/Sirius/src/cpu/Sirius.v:212]
INFO: [VRFC 10-2458] undeclared symbol cnt_to_ex_mem, assumed default net type wire [/home/code/verilog/Sirius/src/cpu/Sirius.v:213]
INFO: [VRFC 10-2458] undeclared symbol ex_hi_i, assumed default net type wire [/home/code/verilog/Sirius/src/cpu/Sirius.v:219]
INFO: [VRFC 10-2458] undeclared symbol ex_lo_i, assumed default net type wire [/home/code/verilog/Sirius/src/cpu/Sirius.v:220]
INFO: [VRFC 10-2458] undeclared symbol ex_whilo_i, assumed default net type wire [/home/code/verilog/Sirius/src/cpu/Sirius.v:221]
WARNING: [VRFC 10-2938] 'ex_wd_o' is already implicitly declared on line 107 [/home/code/verilog/Sirius/src/cpu/Sirius.v:230]
WARNING: [VRFC 10-2938] 'ex_wreg_o' is already implicitly declared on line 105 [/home/code/verilog/Sirius/src/cpu/Sirius.v:231]
WARNING: [VRFC 10-2938] 'ex_wdata_o' is already implicitly declared on line 106 [/home/code/verilog/Sirius/src/cpu/Sirius.v:232]
WARNING: [VRFC 10-2938] 'hilo_temp_to_ex_mem' is already implicitly declared on line 212 [/home/code/verilog/Sirius/src/cpu/Sirius.v:235]
WARNING: [VRFC 10-2938] 'cnt_to_ex_mem' is already implicitly declared on line 213 [/home/code/verilog/Sirius/src/cpu/Sirius.v:236]
WARNING: [VRFC 10-2938] 'ex_hi_i' is already implicitly declared on line 219 [/home/code/verilog/Sirius/src/cpu/Sirius.v:239]
WARNING: [VRFC 10-2938] 'ex_lo_i' is already implicitly declared on line 220 [/home/code/verilog/Sirius/src/cpu/Sirius.v:240]
WARNING: [VRFC 10-2938] 'ex_whilo_i' is already implicitly declared on line 221 [/home/code/verilog/Sirius/src/cpu/Sirius.v:241]
INFO: [VRFC 10-2458] undeclared symbol ex_hi_o, assumed default net type wire [/home/code/verilog/Sirius/src/cpu/Sirius.v:274]
INFO: [VRFC 10-2458] undeclared symbol ex_lo_o, assumed default net type wire [/home/code/verilog/Sirius/src/cpu/Sirius.v:275]
INFO: [VRFC 10-2458] undeclared symbol ex_whilo_o, assumed default net type wire [/home/code/verilog/Sirius/src/cpu/Sirius.v:276]
INFO: [VRFC 10-2458] undeclared symbol mem_wd_i, assumed default net type wire [/home/code/verilog/Sirius/src/cpu/Sirius.v:279]
INFO: [VRFC 10-2458] undeclared symbol mem_wreg_i, assumed default net type wire [/home/code/verilog/Sirius/src/cpu/Sirius.v:280]
INFO: [VRFC 10-2458] undeclared symbol mem_wdata_i, assumed default net type wire [/home/code/verilog/Sirius/src/cpu/Sirius.v:281]
WARNING: [VRFC 10-2938] 'mem_wd_i' is already implicitly declared on line 279 [/home/code/verilog/Sirius/src/cpu/Sirius.v:285]
WARNING: [VRFC 10-2938] 'mem_wreg_i' is already implicitly declared on line 280 [/home/code/verilog/Sirius/src/cpu/Sirius.v:286]
WARNING: [VRFC 10-2938] 'mem_wdata_i' is already implicitly declared on line 281 [/home/code/verilog/Sirius/src/cpu/Sirius.v:287]
WARNING: [VRFC 10-2938] 'ex_hi_o' is already implicitly declared on line 274 [/home/code/verilog/Sirius/src/cpu/Sirius.v:290]
WARNING: [VRFC 10-2938] 'ex_lo_o' is already implicitly declared on line 275 [/home/code/verilog/Sirius/src/cpu/Sirius.v:291]
WARNING: [VRFC 10-2938] 'ex_whilo_o' is already implicitly declared on line 276 [/home/code/verilog/Sirius/src/cpu/Sirius.v:292]
WARNING: [VRFC 10-2938] 'mem_wd_o' is already implicitly declared on line 112 [/home/code/verilog/Sirius/src/cpu/Sirius.v:323]
WARNING: [VRFC 10-2938] 'mem_wreg_o' is already implicitly declared on line 110 [/home/code/verilog/Sirius/src/cpu/Sirius.v:324]
WARNING: [VRFC 10-2938] 'mem_wdata_o' is already implicitly declared on line 111 [/home/code/verilog/Sirius/src/cpu/Sirius.v:325]
WARNING: [VRFC 10-2938] 'wb_hi_i' is already implicitly declared on line 201 [/home/code/verilog/Sirius/src/cpu/Sirius.v:329]
WARNING: [VRFC 10-2938] 'wb_lo_i' is already implicitly declared on line 202 [/home/code/verilog/Sirius/src/cpu/Sirius.v:330]
WARNING: [VRFC 10-2938] 'wb_whilo_i' is already implicitly declared on line 203 [/home/code/verilog/Sirius/src/cpu/Sirius.v:331]
WARNING: [VRFC 10-2938] 'wb_wd_i' is already implicitly declared on line 59 [/home/code/verilog/Sirius/src/cpu/Sirius.v:334]
WARNING: [VRFC 10-2938] 'wb_wreg_i' is already implicitly declared on line 58 [/home/code/verilog/Sirius/src/cpu/Sirius.v:335]
WARNING: [VRFC 10-2938] 'wb_wdata_i' is already implicitly declared on line 60 [/home/code/verilog/Sirius/src/cpu/Sirius.v:336]
WARNING: [VRFC 10-2938] 'wb_hi_o' is already implicitly declared on line 196 [/home/code/verilog/Sirius/src/cpu/Sirius.v:369]
WARNING: [VRFC 10-2938] 'wb_lo_o' is already implicitly declared on line 197 [/home/code/verilog/Sirius/src/cpu/Sirius.v:370]
WARNING: [VRFC 10-2938] 'wb_whilo_o' is already implicitly declared on line 198 [/home/code/verilog/Sirius/src/cpu/Sirius.v:371]
WARNING: [VRFC 10-2938] 'hi_o' is already implicitly declared on line 192 [/home/code/verilog/Sirius/src/cpu/Sirius.v:375]
WARNING: [VRFC 10-2938] 'lo_o' is already implicitly declared on line 193 [/home/code/verilog/Sirius/src/cpu/Sirius.v:376]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/code/verilog/Sirius/src/cpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/code/verilog/Sirius/src/cpu/CTRL/ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/code/verilog/Sirius/src/cpu/ex/ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/code/verilog/Sirius/src/cpu/ex/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/code/verilog/Sirius/src/register/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/code/verilog/Sirius/src/cpu/id/id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/code/verilog/Sirius/src/cpu/id/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/code/verilog/Sirius/src/cpu/if/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/code/verilog/Sirius/src/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/code/verilog/Sirius/src/cpu/mem/mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/code/verilog/Sirius/src/cpu/mem/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/code/verilog/Sirius/src/cpu/if/pc_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/code/verilog/Sirius/src/register/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/code/verilog/Sirius/src/Sirius_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sirius_tb
