<pre>name: hdlconvertor_p753_2
description: Tests imported from hdlconv
should_fail: 0
tags: hdlconv
incdirs: 
top_module: 
files: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2012/p753_2.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2012/p753_2.sv</a>

%Warning-UNOPTFLAT: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2012/p753_2.sv.html#l-9" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2012/p753_2.sv:9</a>: Signal unoptimizable: Feedback to clock or circular logic: addergen1.t
%Warning-UNOPTFLAT: Use "/* verilator lint_off UNOPTFLAT */" and lint_on around source to disable this message.
%Warning-UNOPTFLAT:      Example path: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2012/p753_2.sv.html#l-9" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2012/p753_2.sv:9</a>:  addergen1.t
%Warning-UNOPTFLAT:      Example path: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2012/p753_2.sv.html#l-29" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2012/p753_2.sv:29</a>:  ASSIGNW
%Warning-UNOPTFLAT:      Example path: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2012/p753_2.sv.html#l-8" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2012/p753_2.sv:8</a>:  addergen1.c
%Warning-UNOPTFLAT:      Example path: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2012/p753_2.sv.html#l-28" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2012/p753_2.sv:28</a>:  ASSIGNW
%Warning-UNOPTFLAT:      Example path: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2012/p753_2.sv.html#l-9" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2012/p753_2.sv:9</a>:  addergen1.t
</pre>