In archive /home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//libLLVMMCDisassembler.a_gcc_-O0:

Disassembler.cpp.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <LLVMCreateDisasmCPUFeatures>:
   0:	sub	sp, sp, #0x2e0
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stp	x19, x20, [sp, #64]
  10:	stp	x21, x22, [sp, #80]
  14:	stp	x23, x24, [sp, #96]
  18:	stp	x25, x26, [sp, #112]
  1c:	str	x27, [sp, #128]
  20:	str	x0, [sp, #200]
  24:	str	x1, [sp, #192]
  28:	str	x2, [sp, #184]
  2c:	str	x3, [sp, #176]
  30:	str	w4, [sp, #172]
  34:	str	x5, [sp, #160]
  38:	str	x6, [sp, #152]
  3c:	add	x0, sp, #0x180
  40:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1Ev>
  44:	add	x0, sp, #0x1c0
  48:	bl	0 <_ZNSaIcEC1Ev>
  4c:	add	x1, sp, #0x1c0
  50:	add	x0, sp, #0x1a0
  54:	mov	x2, x1
  58:	ldr	x1, [sp, #200]
  5c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EPKcRKS3_>
  60:	add	x1, sp, #0x180
  64:	add	x0, sp, #0x1a0
  68:	bl	0 <_ZN4llvm14TargetRegistry12lookupTargetERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERS6_>
  6c:	str	x0, [sp, #728]
  70:	add	x0, sp, #0x1a0
  74:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
  78:	add	x0, sp, #0x1c0
  7c:	bl	0 <_ZNSaIcED1Ev>
  80:	ldr	x0, [sp, #728]
  84:	cmp	x0, #0x0
  88:	b.ne	94 <LLVMCreateDisasmCPUFeatures+0x94>  // b.any
  8c:	mov	x19, #0x0                   	// #0
  90:	b	5b4 <LLVMCreateDisasmCPUFeatures+0x5b4>
  94:	add	x0, sp, #0x1c8
  98:	ldr	x1, [sp, #200]
  9c:	bl	0 <LLVMCreateDisasmCPUFeatures>
  a0:	add	x0, sp, #0x200
  a4:	ldp	x1, x2, [x0, #-56]
  a8:	ldr	x0, [sp, #728]
  ac:	bl	0 <LLVMCreateDisasmCPUFeatures>
  b0:	mov	x1, x0
  b4:	add	x0, sp, #0x178
  b8:	bl	0 <LLVMCreateDisasmCPUFeatures>
  bc:	add	x0, sp, #0x178
  c0:	bl	0 <LLVMCreateDisasmCPUFeatures>
  c4:	and	w0, w0, #0xff
  c8:	eor	w0, w0, #0x1
  cc:	and	w0, w0, #0xff
  d0:	cmp	w0, #0x0
  d4:	b.eq	e0 <LLVMCreateDisasmCPUFeatures+0xe0>  // b.none
  d8:	mov	x19, #0x0                   	// #0
  dc:	b	5ac <LLVMCreateDisasmCPUFeatures+0x5ac>
  e0:	add	x0, sp, #0x118
  e4:	bl	0 <_ZN4llvm15MCTargetOptionsC1Ev>
  e8:	add	x0, sp, #0x178
  ec:	bl	0 <LLVMCreateDisasmCPUFeatures>
  f0:	mov	x19, x0
  f4:	add	x0, sp, #0x1d8
  f8:	ldr	x1, [sp, #200]
  fc:	bl	0 <LLVMCreateDisasmCPUFeatures>
 100:	add	x0, sp, #0x118
 104:	mov	x4, x0
 108:	add	x0, sp, #0x200
 10c:	ldp	x2, x3, [x0, #-40]
 110:	mov	x1, x19
 114:	ldr	x0, [sp, #728]
 118:	bl	0 <LLVMCreateDisasmCPUFeatures>
 11c:	mov	x1, x0
 120:	add	x0, sp, #0x110
 124:	bl	0 <LLVMCreateDisasmCPUFeatures>
 128:	add	x0, sp, #0x110
 12c:	bl	0 <LLVMCreateDisasmCPUFeatures>
 130:	and	w0, w0, #0xff
 134:	eor	w0, w0, #0x1
 138:	and	w0, w0, #0xff
 13c:	cmp	w0, #0x0
 140:	b.eq	14c <LLVMCreateDisasmCPUFeatures+0x14c>  // b.none
 144:	mov	x19, #0x0                   	// #0
 148:	b	59c <LLVMCreateDisasmCPUFeatures+0x59c>
 14c:	ldr	x0, [sp, #728]
 150:	bl	0 <LLVMCreateDisasmCPUFeatures>
 154:	mov	x1, x0
 158:	add	x0, sp, #0x108
 15c:	bl	0 <LLVMCreateDisasmCPUFeatures>
 160:	add	x0, sp, #0x108
 164:	bl	0 <LLVMCreateDisasmCPUFeatures>
 168:	and	w0, w0, #0xff
 16c:	eor	w0, w0, #0x1
 170:	and	w0, w0, #0xff
 174:	cmp	w0, #0x0
 178:	b.eq	184 <LLVMCreateDisasmCPUFeatures+0x184>  // b.none
 17c:	mov	x19, #0x0                   	// #0
 180:	b	594 <LLVMCreateDisasmCPUFeatures+0x594>
 184:	add	x0, sp, #0x1e8
 188:	ldr	x1, [sp, #200]
 18c:	bl	0 <LLVMCreateDisasmCPUFeatures>
 190:	add	x0, sp, #0x1f8
 194:	ldr	x1, [sp, #192]
 198:	bl	0 <LLVMCreateDisasmCPUFeatures>
 19c:	add	x0, sp, #0x208
 1a0:	ldr	x1, [sp, #184]
 1a4:	bl	0 <LLVMCreateDisasmCPUFeatures>
 1a8:	add	x0, sp, #0x200
 1ac:	ldp	x5, x6, [x0, #8]
 1b0:	add	x0, sp, #0x200
 1b4:	ldp	x3, x4, [x0, #-8]
 1b8:	add	x0, sp, #0x200
 1bc:	ldp	x1, x2, [x0, #-24]
 1c0:	ldr	x0, [sp, #728]
 1c4:	bl	0 <LLVMCreateDisasmCPUFeatures>
 1c8:	mov	x1, x0
 1cc:	add	x0, sp, #0x100
 1d0:	bl	0 <LLVMCreateDisasmCPUFeatures>
 1d4:	add	x0, sp, #0x100
 1d8:	bl	0 <LLVMCreateDisasmCPUFeatures>
 1dc:	and	w0, w0, #0xff
 1e0:	eor	w0, w0, #0x1
 1e4:	and	w0, w0, #0xff
 1e8:	cmp	w0, #0x0
 1ec:	b.eq	1f8 <LLVMCreateDisasmCPUFeatures+0x1f8>  // b.none
 1f0:	mov	x19, #0x0                   	// #0
 1f4:	b	58c <LLVMCreateDisasmCPUFeatures+0x58c>
 1f8:	add	x0, sp, #0x110
 1fc:	bl	0 <LLVMCreateDisasmCPUFeatures>
 200:	mov	x20, x0
 204:	add	x0, sp, #0x178
 208:	bl	0 <LLVMCreateDisasmCPUFeatures>
 20c:	mov	x21, x0
 210:	mov	x0, #0x6b8                 	// #1720
 214:	bl	0 <_Znwm>
 218:	mov	x19, x0
 21c:	mov	w6, #0x1                   	// #1
 220:	mov	x5, #0x0                   	// #0
 224:	mov	x4, #0x0                   	// #0
 228:	mov	x3, #0x0                   	// #0
 22c:	mov	x2, x21
 230:	mov	x1, x20
 234:	mov	x0, x19
 238:	bl	0 <_ZN4llvm9MCContextC1EPKNS_9MCAsmInfoEPKNS_14MCRegisterInfoEPKNS_16MCObjectFileInfoEPKNS_9SourceMgrEPKNS_15MCTargetOptionsEb>
 23c:	add	x0, sp, #0xf8
 240:	mov	x1, x19
 244:	bl	0 <LLVMCreateDisasmCPUFeatures>
 248:	add	x0, sp, #0xf8
 24c:	bl	0 <LLVMCreateDisasmCPUFeatures>
 250:	and	w0, w0, #0xff
 254:	eor	w0, w0, #0x1
 258:	and	w0, w0, #0xff
 25c:	cmp	w0, #0x0
 260:	b.eq	26c <LLVMCreateDisasmCPUFeatures+0x26c>  // b.none
 264:	mov	x19, #0x0                   	// #0
 268:	b	584 <LLVMCreateDisasmCPUFeatures+0x584>
 26c:	add	x0, sp, #0x100
 270:	bl	0 <LLVMCreateDisasmCPUFeatures>
 274:	mov	x19, x0
 278:	add	x0, sp, #0xf8
 27c:	bl	0 <LLVMCreateDisasmCPUFeatures>
 280:	mov	x2, x0
 284:	mov	x1, x19
 288:	ldr	x0, [sp, #728]
 28c:	bl	0 <LLVMCreateDisasmCPUFeatures>
 290:	mov	x1, x0
 294:	add	x0, sp, #0xf0
 298:	bl	0 <LLVMCreateDisasmCPUFeatures>
 29c:	add	x0, sp, #0xf0
 2a0:	bl	0 <LLVMCreateDisasmCPUFeatures>
 2a4:	and	w0, w0, #0xff
 2a8:	eor	w0, w0, #0x1
 2ac:	and	w0, w0, #0xff
 2b0:	cmp	w0, #0x0
 2b4:	b.eq	2c0 <LLVMCreateDisasmCPUFeatures+0x2c0>  // b.none
 2b8:	mov	x19, #0x0                   	// #0
 2bc:	b	57c <LLVMCreateDisasmCPUFeatures+0x57c>
 2c0:	add	x0, sp, #0x218
 2c4:	ldr	x1, [sp, #200]
 2c8:	bl	0 <LLVMCreateDisasmCPUFeatures>
 2cc:	add	x0, sp, #0xf8
 2d0:	bl	0 <LLVMCreateDisasmCPUFeatures>
 2d4:	mov	x3, x0
 2d8:	add	x0, sp, #0x200
 2dc:	ldp	x1, x2, [x0, #24]
 2e0:	ldr	x0, [sp, #728]
 2e4:	bl	0 <LLVMCreateDisasmCPUFeatures>
 2e8:	mov	x1, x0
 2ec:	add	x0, sp, #0xe8
 2f0:	bl	0 <LLVMCreateDisasmCPUFeatures>
 2f4:	add	x0, sp, #0xe8
 2f8:	bl	0 <LLVMCreateDisasmCPUFeatures>
 2fc:	and	w0, w0, #0xff
 300:	eor	w0, w0, #0x1
 304:	and	w0, w0, #0xff
 308:	cmp	w0, #0x0
 30c:	b.eq	318 <LLVMCreateDisasmCPUFeatures+0x318>  // b.none
 310:	mov	x19, #0x0                   	// #0
 314:	b	574 <LLVMCreateDisasmCPUFeatures+0x574>
 318:	add	x0, sp, #0x228
 31c:	ldr	x1, [sp, #200]
 320:	bl	0 <LLVMCreateDisasmCPUFeatures>
 324:	add	x0, sp, #0xf8
 328:	bl	0 <LLVMCreateDisasmCPUFeatures>
 32c:	mov	x19, x0
 330:	add	x0, sp, #0xe8
 334:	bl	0 <LLVMCreateDisasmCPUFeatures>
 338:	mov	x7, x0
 33c:	mov	x6, x19
 340:	ldr	x5, [sp, #176]
 344:	ldr	x4, [sp, #152]
 348:	ldr	x3, [sp, #160]
 34c:	add	x0, sp, #0x200
 350:	ldp	x1, x2, [x0, #40]
 354:	ldr	x0, [sp, #728]
 358:	bl	0 <LLVMCreateDisasmCPUFeatures>
 35c:	mov	x1, x0
 360:	add	x0, sp, #0xe0
 364:	bl	0 <LLVMCreateDisasmCPUFeatures>
 368:	add	x0, sp, #0xf0
 36c:	bl	0 <LLVMCreateDisasmCPUFeatures>
 370:	mov	x19, x0
 374:	add	x0, sp, #0xe0
 378:	bl	0 <LLVMCreateDisasmCPUFeatures>
 37c:	mov	x1, x0
 380:	add	x0, sp, #0x238
 384:	bl	0 <LLVMCreateDisasmCPUFeatures>
 388:	add	x0, sp, #0x238
 38c:	mov	x1, x0
 390:	mov	x0, x19
 394:	bl	0 <_ZN4llvm14MCDisassembler13setSymbolizerESt10unique_ptrINS_12MCSymbolizerESt14default_deleteIS2_EE>
 398:	add	x0, sp, #0x238
 39c:	bl	0 <LLVMCreateDisasmCPUFeatures>
 3a0:	add	x0, sp, #0x110
 3a4:	bl	0 <LLVMCreateDisasmCPUFeatures>
 3a8:	bl	0 <LLVMCreateDisasmCPUFeatures>
 3ac:	str	w0, [sp, #724]
 3b0:	add	x0, sp, #0x278
 3b4:	ldr	x1, [sp, #200]
 3b8:	bl	0 <LLVMCreateDisasmCPUFeatures>
 3bc:	add	x1, sp, #0x278
 3c0:	add	x0, sp, #0x240
 3c4:	bl	0 <_ZN4llvm6TripleC1ERKNS_5TwineE>
 3c8:	ldr	w19, [sp, #724]
 3cc:	add	x0, sp, #0x110
 3d0:	bl	0 <LLVMCreateDisasmCPUFeatures>
 3d4:	mov	x20, x0
 3d8:	add	x0, sp, #0x108
 3dc:	bl	0 <LLVMCreateDisasmCPUFeatures>
 3e0:	mov	x21, x0
 3e4:	add	x0, sp, #0x178
 3e8:	bl	0 <LLVMCreateDisasmCPUFeatures>
 3ec:	mov	x1, x0
 3f0:	add	x0, sp, #0x240
 3f4:	mov	x5, x1
 3f8:	mov	x4, x21
 3fc:	mov	x3, x20
 400:	mov	w2, w19
 404:	mov	x1, x0
 408:	ldr	x0, [sp, #728]
 40c:	bl	0 <LLVMCreateDisasmCPUFeatures>
 410:	mov	x1, x0
 414:	add	x0, sp, #0xd8
 418:	bl	0 <LLVMCreateDisasmCPUFeatures>
 41c:	add	x0, sp, #0x240
 420:	bl	0 <LLVMCreateDisasmCPUFeatures>
 424:	add	x0, sp, #0xd8
 428:	bl	0 <LLVMCreateDisasmCPUFeatures>
 42c:	and	w0, w0, #0xff
 430:	eor	w0, w0, #0x1
 434:	and	w0, w0, #0xff
 438:	cmp	w0, #0x0
 43c:	b.eq	448 <LLVMCreateDisasmCPUFeatures+0x448>  // b.none
 440:	mov	x19, #0x0                   	// #0
 444:	b	564 <LLVMCreateDisasmCPUFeatures+0x564>
 448:	add	x0, sp, #0x2b0
 44c:	bl	0 <_ZNSaIcEC1Ev>
 450:	add	x1, sp, #0x2b0
 454:	add	x0, sp, #0x290
 458:	mov	x2, x1
 45c:	ldr	x1, [sp, #200]
 460:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EPKcRKS3_>
 464:	add	x22, sp, #0x290
 468:	add	x0, sp, #0x110
 46c:	bl	0 <LLVMCreateDisasmCPUFeatures>
 470:	mov	x27, x0
 474:	add	x0, sp, #0x178
 478:	bl	0 <LLVMCreateDisasmCPUFeatures>
 47c:	mov	x23, x0
 480:	add	x0, sp, #0x100
 484:	bl	0 <LLVMCreateDisasmCPUFeatures>
 488:	mov	x24, x0
 48c:	add	x0, sp, #0x108
 490:	bl	0 <LLVMCreateDisasmCPUFeatures>
 494:	mov	x25, x0
 498:	add	x0, sp, #0xf8
 49c:	bl	0 <LLVMCreateDisasmCPUFeatures>
 4a0:	mov	x1, x0
 4a4:	add	x0, sp, #0x2b8
 4a8:	bl	0 <LLVMCreateDisasmCPUFeatures>
 4ac:	add	x20, sp, #0x2b8
 4b0:	add	x0, sp, #0xf0
 4b4:	bl	0 <LLVMCreateDisasmCPUFeatures>
 4b8:	mov	x1, x0
 4bc:	add	x0, sp, #0x2c0
 4c0:	bl	0 <LLVMCreateDisasmCPUFeatures>
 4c4:	add	x21, sp, #0x2c0
 4c8:	add	x0, sp, #0xd8
 4cc:	bl	0 <LLVMCreateDisasmCPUFeatures>
 4d0:	mov	x26, x0
 4d4:	mov	x0, #0x168                 	// #360
 4d8:	bl	0 <_Znwm>
 4dc:	mov	x19, x0
 4e0:	str	x26, [sp, #40]
 4e4:	str	x21, [sp, #32]
 4e8:	str	x20, [sp, #24]
 4ec:	str	x25, [sp, #16]
 4f0:	str	x24, [sp, #8]
 4f4:	str	x23, [sp]
 4f8:	mov	x7, x27
 4fc:	ldr	x6, [sp, #728]
 500:	ldr	x5, [sp, #152]
 504:	ldr	x4, [sp, #160]
 508:	ldr	w3, [sp, #172]
 50c:	ldr	x2, [sp, #176]
 510:	mov	x1, x22
 514:	mov	x0, x19
 518:	bl	0 <LLVMCreateDisasmCPUFeatures>
 51c:	str	x19, [sp, #712]
 520:	add	x0, sp, #0x2c0
 524:	bl	0 <LLVMCreateDisasmCPUFeatures>
 528:	add	x0, sp, #0x2b8
 52c:	bl	0 <LLVMCreateDisasmCPUFeatures>
 530:	add	x0, sp, #0x290
 534:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
 538:	add	x0, sp, #0x2b0
 53c:	bl	0 <_ZNSaIcED1Ev>
 540:	ldr	x0, [sp, #712]
 544:	cmp	x0, #0x0
 548:	b.ne	554 <LLVMCreateDisasmCPUFeatures+0x554>  // b.any
 54c:	mov	x19, #0x0                   	// #0
 550:	b	564 <LLVMCreateDisasmCPUFeatures+0x564>
 554:	ldr	x1, [sp, #192]
 558:	ldr	x0, [sp, #712]
 55c:	bl	0 <LLVMCreateDisasmCPUFeatures>
 560:	ldr	x19, [sp, #712]
 564:	add	x0, sp, #0xd8
 568:	bl	0 <LLVMCreateDisasmCPUFeatures>
 56c:	add	x0, sp, #0xe0
 570:	bl	0 <LLVMCreateDisasmCPUFeatures>
 574:	add	x0, sp, #0xe8
 578:	bl	0 <LLVMCreateDisasmCPUFeatures>
 57c:	add	x0, sp, #0xf0
 580:	bl	0 <LLVMCreateDisasmCPUFeatures>
 584:	add	x0, sp, #0xf8
 588:	bl	0 <LLVMCreateDisasmCPUFeatures>
 58c:	add	x0, sp, #0x100
 590:	bl	0 <LLVMCreateDisasmCPUFeatures>
 594:	add	x0, sp, #0x108
 598:	bl	0 <LLVMCreateDisasmCPUFeatures>
 59c:	add	x0, sp, #0x110
 5a0:	bl	0 <LLVMCreateDisasmCPUFeatures>
 5a4:	add	x0, sp, #0x118
 5a8:	bl	0 <LLVMCreateDisasmCPUFeatures>
 5ac:	add	x0, sp, #0x178
 5b0:	bl	0 <LLVMCreateDisasmCPUFeatures>
 5b4:	add	x0, sp, #0x180
 5b8:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
 5bc:	mov	x0, x19
 5c0:	ldp	x19, x20, [sp, #64]
 5c4:	ldp	x21, x22, [sp, #80]
 5c8:	ldp	x23, x24, [sp, #96]
 5cc:	ldp	x25, x26, [sp, #112]
 5d0:	ldr	x27, [sp, #128]
 5d4:	ldp	x29, x30, [sp, #48]
 5d8:	add	sp, sp, #0x2e0
 5dc:	ret

00000000000005e0 <LLVMCreateDisasmCPU>:
 5e0:	stp	x29, x30, [sp, #-64]!
 5e4:	mov	x29, sp
 5e8:	str	x0, [sp, #56]
 5ec:	str	x1, [sp, #48]
 5f0:	str	x2, [sp, #40]
 5f4:	str	w3, [sp, #36]
 5f8:	str	x4, [sp, #24]
 5fc:	str	x5, [sp, #16]
 600:	ldr	x6, [sp, #16]
 604:	ldr	x5, [sp, #24]
 608:	ldr	w4, [sp, #36]
 60c:	ldr	x3, [sp, #40]
 610:	adrp	x0, 0 <LLVMCreateDisasmCPUFeatures>
 614:	add	x2, x0, #0x0
 618:	ldr	x1, [sp, #48]
 61c:	ldr	x0, [sp, #56]
 620:	bl	0 <LLVMCreateDisasmCPUFeatures>
 624:	ldp	x29, x30, [sp], #64
 628:	ret

000000000000062c <LLVMCreateDisasm>:
 62c:	stp	x29, x30, [sp, #-64]!
 630:	mov	x29, sp
 634:	str	x0, [sp, #56]
 638:	str	x1, [sp, #48]
 63c:	str	w2, [sp, #44]
 640:	str	x3, [sp, #32]
 644:	str	x4, [sp, #24]
 648:	ldr	x6, [sp, #24]
 64c:	ldr	x5, [sp, #32]
 650:	ldr	w4, [sp, #44]
 654:	ldr	x3, [sp, #48]
 658:	adrp	x0, 0 <LLVMCreateDisasmCPUFeatures>
 65c:	add	x2, x0, #0x0
 660:	adrp	x0, 0 <LLVMCreateDisasmCPUFeatures>
 664:	add	x1, x0, #0x0
 668:	ldr	x0, [sp, #56]
 66c:	bl	0 <LLVMCreateDisasmCPUFeatures>
 670:	ldp	x29, x30, [sp], #64
 674:	ret

0000000000000678 <LLVMDisasmDispose>:
 678:	stp	x29, x30, [sp, #-64]!
 67c:	mov	x29, sp
 680:	str	x19, [sp, #16]
 684:	str	x0, [sp, #40]
 688:	ldr	x0, [sp, #40]
 68c:	str	x0, [sp, #56]
 690:	ldr	x19, [sp, #56]
 694:	cmp	x19, #0x0
 698:	b.eq	6b0 <LLVMDisasmDispose+0x38>  // b.none
 69c:	mov	x0, x19
 6a0:	bl	0 <LLVMCreateDisasmCPUFeatures>
 6a4:	mov	x1, #0x168                 	// #360
 6a8:	mov	x0, x19
 6ac:	bl	0 <_ZdlPvm>
 6b0:	nop
 6b4:	ldr	x19, [sp, #16]
 6b8:	ldp	x29, x30, [sp], #64
 6bc:	ret

00000000000006c0 <_ZL12emitCommentsPN4llvm17LLVMDisasmContextERNS_21formatted_raw_ostreamE>:
 6c0:	stp	x29, x30, [sp, #-112]!
 6c4:	mov	x29, sp
 6c8:	str	x19, [sp, #16]
 6cc:	str	x0, [sp, #40]
 6d0:	str	x1, [sp, #32]
 6d4:	ldr	x0, [sp, #40]
 6d8:	add	x0, x0, #0xa8
 6dc:	bl	0 <LLVMCreateDisasmCPUFeatures>
 6e0:	stp	x0, x1, [sp, #64]
 6e4:	ldr	x0, [sp, #40]
 6e8:	bl	0 <LLVMCreateDisasmCPUFeatures>
 6ec:	str	x0, [sp, #96]
 6f0:	ldr	x0, [sp, #96]
 6f4:	bl	0 <LLVMCreateDisasmCPUFeatures>
 6f8:	stp	x0, x1, [sp, #48]
 6fc:	ldr	x0, [sp, #96]
 700:	bl	0 <LLVMCreateDisasmCPUFeatures>
 704:	str	w0, [sp, #92]
 708:	mov	w0, #0x1                   	// #1
 70c:	strb	w0, [sp, #111]
 710:	add	x0, sp, #0x40
 714:	bl	0 <LLVMCreateDisasmCPUFeatures>
 718:	and	w0, w0, #0xff
 71c:	eor	w0, w0, #0x1
 720:	and	w0, w0, #0xff
 724:	cmp	w0, #0x0
 728:	b.eq	7c4 <_ZL12emitCommentsPN4llvm17LLVMDisasmContextERNS_21formatted_raw_ostreamE+0x104>  // b.none
 72c:	ldrb	w0, [sp, #111]
 730:	eor	w0, w0, #0x1
 734:	and	w0, w0, #0xff
 738:	cmp	w0, #0x0
 73c:	b.eq	74c <_ZL12emitCommentsPN4llvm17LLVMDisasmContextERNS_21formatted_raw_ostreamE+0x8c>  // b.none
 740:	ldr	x0, [sp, #32]
 744:	mov	w1, #0xa                   	// #10
 748:	bl	0 <LLVMCreateDisasmCPUFeatures>
 74c:	ldr	w1, [sp, #92]
 750:	ldr	x0, [sp, #32]
 754:	bl	0 <_ZN4llvm21formatted_raw_ostream11PadToColumnEj>
 758:	add	x0, sp, #0x40
 75c:	mov	x2, #0x0                   	// #0
 760:	mov	w1, #0xa                   	// #10
 764:	bl	0 <LLVMCreateDisasmCPUFeatures>
 768:	str	x0, [sp, #80]
 76c:	ldr	x0, [sp, #32]
 770:	ldp	x1, x2, [sp, #48]
 774:	bl	0 <LLVMCreateDisasmCPUFeatures>
 778:	mov	w1, #0x20                  	// #32
 77c:	bl	0 <LLVMCreateDisasmCPUFeatures>
 780:	mov	x19, x0
 784:	add	x0, sp, #0x40
 788:	ldr	x2, [sp, #80]
 78c:	mov	x1, #0x0                   	// #0
 790:	bl	0 <LLVMCreateDisasmCPUFeatures>
 794:	mov	x2, x1
 798:	mov	x1, x0
 79c:	mov	x0, x19
 7a0:	bl	0 <LLVMCreateDisasmCPUFeatures>
 7a4:	ldr	x0, [sp, #80]
 7a8:	add	x1, x0, #0x1
 7ac:	add	x0, sp, #0x40
 7b0:	mov	x2, #0xffffffffffffffff    	// #-1
 7b4:	bl	0 <LLVMCreateDisasmCPUFeatures>
 7b8:	stp	x0, x1, [sp, #64]
 7bc:	strb	wzr, [sp, #111]
 7c0:	b	710 <_ZL12emitCommentsPN4llvm17LLVMDisasmContextERNS_21formatted_raw_ostreamE+0x50>
 7c4:	ldr	x0, [sp, #32]
 7c8:	bl	0 <LLVMCreateDisasmCPUFeatures>
 7cc:	ldr	x0, [sp, #40]
 7d0:	add	x0, x0, #0xa8
 7d4:	bl	0 <LLVMCreateDisasmCPUFeatures>
 7d8:	nop
 7dc:	ldr	x19, [sp, #16]
 7e0:	ldp	x29, x30, [sp], #112
 7e4:	ret

00000000000007e8 <_ZL19getItineraryLatencyPN4llvm17LLVMDisasmContextERKNS_6MCInstE>:
 7e8:	stp	x29, x30, [sp, #-224]!
 7ec:	mov	x29, sp
 7f0:	str	x19, [sp, #16]
 7f4:	str	x0, [sp, #40]
 7f8:	str	x1, [sp, #32]
 7fc:	mov	w0, #0xffffffff            	// #-1
 800:	str	w0, [sp, #216]
 804:	ldr	x0, [sp, #40]
 808:	bl	0 <LLVMCreateDisasmCPUFeatures>
 80c:	stp	x0, x1, [sp, #168]
 810:	add	x0, sp, #0xa8
 814:	bl	0 <LLVMCreateDisasmCPUFeatures>
 818:	and	w0, w0, #0xff
 81c:	cmp	w0, #0x0
 820:	b.eq	82c <_ZL19getItineraryLatencyPN4llvm17LLVMDisasmContextERKNS_6MCInstE+0x44>  // b.none
 824:	mov	w0, #0xffffffff            	// #-1
 828:	b	8e8 <_ZL19getItineraryLatencyPN4llvm17LLVMDisasmContextERKNS_6MCInstE+0x100>
 82c:	ldr	x0, [sp, #40]
 830:	bl	0 <LLVMCreateDisasmCPUFeatures>
 834:	str	x0, [sp, #208]
 838:	ldr	x0, [sp, #40]
 83c:	bl	0 <LLVMCreateDisasmCPUFeatures>
 840:	add	x2, sp, #0x40
 844:	mov	x8, x2
 848:	mov	x2, x1
 84c:	mov	x1, x0
 850:	ldr	x0, [sp, #208]
 854:	bl	0 <_ZNK4llvm15MCSubtargetInfo23getInstrItineraryForCPUENS_9StringRefE>
 858:	ldr	x0, [sp, #40]
 85c:	bl	0 <LLVMCreateDisasmCPUFeatures>
 860:	mov	x19, x0
 864:	ldr	x0, [sp, #32]
 868:	bl	0 <LLVMCreateDisasmCPUFeatures>
 86c:	mov	w1, w0
 870:	mov	x0, x19
 874:	bl	0 <LLVMCreateDisasmCPUFeatures>
 878:	str	x0, [sp, #200]
 87c:	ldr	x0, [sp, #200]
 880:	bl	0 <LLVMCreateDisasmCPUFeatures>
 884:	str	w0, [sp, #196]
 888:	str	wzr, [sp, #60]
 88c:	str	wzr, [sp, #220]
 890:	ldr	x0, [sp, #32]
 894:	bl	0 <LLVMCreateDisasmCPUFeatures>
 898:	str	w0, [sp, #192]
 89c:	ldr	w1, [sp, #220]
 8a0:	ldr	w0, [sp, #192]
 8a4:	cmp	w1, w0
 8a8:	b.eq	8e4 <_ZL19getItineraryLatencyPN4llvm17LLVMDisasmContextERKNS_6MCInstE+0xfc>  // b.none
 8ac:	add	x0, sp, #0x40
 8b0:	ldr	w2, [sp, #220]
 8b4:	ldr	w1, [sp, #196]
 8b8:	bl	0 <LLVMCreateDisasmCPUFeatures>
 8bc:	str	w0, [sp, #188]
 8c0:	add	x1, sp, #0xbc
 8c4:	add	x0, sp, #0x3c
 8c8:	bl	0 <LLVMCreateDisasmCPUFeatures>
 8cc:	ldr	w0, [x0]
 8d0:	str	w0, [sp, #60]
 8d4:	ldr	w0, [sp, #220]
 8d8:	add	w0, w0, #0x1
 8dc:	str	w0, [sp, #220]
 8e0:	b	89c <_ZL19getItineraryLatencyPN4llvm17LLVMDisasmContextERKNS_6MCInstE+0xb4>
 8e4:	ldr	w0, [sp, #60]
 8e8:	ldr	x19, [sp, #16]
 8ec:	ldp	x29, x30, [sp], #224
 8f0:	ret

00000000000008f4 <_ZL10getLatencyPN4llvm17LLVMDisasmContextERKNS_6MCInstE>:
 8f4:	stp	x29, x30, [sp, #-192]!
 8f8:	mov	x29, sp
 8fc:	str	x19, [sp, #16]
 900:	str	x0, [sp, #40]
 904:	str	x1, [sp, #32]
 908:	ldr	x0, [sp, #40]
 90c:	bl	0 <LLVMCreateDisasmCPUFeatures>
 910:	str	x0, [sp, #176]
 914:	ldr	x0, [sp, #176]
 918:	bl	0 <LLVMCreateDisasmCPUFeatures>
 91c:	mov	x1, x0
 920:	add	x0, sp, #0x38
 924:	ldp	x2, x3, [x1]
 928:	stp	x2, x3, [x0]
 92c:	ldp	x2, x3, [x1, #16]
 930:	stp	x2, x3, [x0, #16]
 934:	ldp	x2, x3, [x1, #32]
 938:	stp	x2, x3, [x0, #32]
 93c:	ldp	x2, x3, [x1, #48]
 940:	stp	x2, x3, [x0, #48]
 944:	ldr	x1, [x1, #64]
 948:	str	x1, [x0, #64]
 94c:	mov	w0, #0xffffffff            	// #-1
 950:	str	w0, [sp, #172]
 954:	add	x0, sp, #0x38
 958:	bl	0 <LLVMCreateDisasmCPUFeatures>
 95c:	and	w0, w0, #0xff
 960:	eor	w0, w0, #0x1
 964:	and	w0, w0, #0xff
 968:	cmp	w0, #0x0
 96c:	b.eq	980 <_ZL10getLatencyPN4llvm17LLVMDisasmContextERKNS_6MCInstE+0x8c>  // b.none
 970:	ldr	x1, [sp, #32]
 974:	ldr	x0, [sp, #40]
 978:	bl	7e8 <_ZL19getItineraryLatencyPN4llvm17LLVMDisasmContextERKNS_6MCInstE>
 97c:	b	a78 <_ZL10getLatencyPN4llvm17LLVMDisasmContextERKNS_6MCInstE+0x184>
 980:	ldr	x0, [sp, #40]
 984:	bl	0 <LLVMCreateDisasmCPUFeatures>
 988:	mov	x19, x0
 98c:	ldr	x0, [sp, #32]
 990:	bl	0 <LLVMCreateDisasmCPUFeatures>
 994:	mov	w1, w0
 998:	mov	x0, x19
 99c:	bl	0 <LLVMCreateDisasmCPUFeatures>
 9a0:	str	x0, [sp, #160]
 9a4:	ldr	x0, [sp, #160]
 9a8:	bl	0 <LLVMCreateDisasmCPUFeatures>
 9ac:	str	w0, [sp, #156]
 9b0:	add	x0, sp, #0x38
 9b4:	ldr	w1, [sp, #156]
 9b8:	bl	0 <LLVMCreateDisasmCPUFeatures>
 9bc:	str	x0, [sp, #144]
 9c0:	ldr	x0, [sp, #144]
 9c4:	cmp	x0, #0x0
 9c8:	b.eq	9fc <_ZL10getLatencyPN4llvm17LLVMDisasmContextERKNS_6MCInstE+0x108>  // b.none
 9cc:	ldr	x0, [sp, #144]
 9d0:	bl	0 <LLVMCreateDisasmCPUFeatures>
 9d4:	and	w0, w0, #0xff
 9d8:	eor	w0, w0, #0x1
 9dc:	and	w0, w0, #0xff
 9e0:	cmp	w0, #0x0
 9e4:	b.ne	9fc <_ZL10getLatencyPN4llvm17LLVMDisasmContextERKNS_6MCInstE+0x108>  // b.any
 9e8:	ldr	x0, [sp, #144]
 9ec:	bl	0 <LLVMCreateDisasmCPUFeatures>
 9f0:	and	w0, w0, #0xff
 9f4:	cmp	w0, #0x0
 9f8:	b.eq	a04 <_ZL10getLatencyPN4llvm17LLVMDisasmContextERKNS_6MCInstE+0x110>  // b.none
 9fc:	mov	w0, #0x1                   	// #1
 a00:	b	a08 <_ZL10getLatencyPN4llvm17LLVMDisasmContextERKNS_6MCInstE+0x114>
 a04:	mov	w0, #0x0                   	// #0
 a08:	cmp	w0, #0x0
 a0c:	b.eq	a18 <_ZL10getLatencyPN4llvm17LLVMDisasmContextERKNS_6MCInstE+0x124>  // b.none
 a10:	mov	w0, #0xffffffff            	// #-1
 a14:	b	a78 <_ZL10getLatencyPN4llvm17LLVMDisasmContextERKNS_6MCInstE+0x184>
 a18:	strh	wzr, [sp, #54]
 a1c:	str	wzr, [sp, #188]
 a20:	ldr	x0, [sp, #144]
 a24:	ldrh	w0, [x0, #16]
 a28:	str	w0, [sp, #140]
 a2c:	ldr	w1, [sp, #188]
 a30:	ldr	w0, [sp, #140]
 a34:	cmp	w1, w0
 a38:	b.eq	a74 <_ZL10getLatencyPN4llvm17LLVMDisasmContextERKNS_6MCInstE+0x180>  // b.none
 a3c:	ldr	w2, [sp, #188]
 a40:	ldr	x1, [sp, #144]
 a44:	ldr	x0, [sp, #176]
 a48:	bl	0 <LLVMCreateDisasmCPUFeatures>
 a4c:	str	x0, [sp, #128]
 a50:	ldr	x1, [sp, #128]
 a54:	add	x0, sp, #0x36
 a58:	bl	0 <LLVMCreateDisasmCPUFeatures>
 a5c:	ldrsh	w0, [x0]
 a60:	strh	w0, [sp, #54]
 a64:	ldr	w0, [sp, #188]
 a68:	add	w0, w0, #0x1
 a6c:	str	w0, [sp, #188]
 a70:	b	a2c <_ZL10getLatencyPN4llvm17LLVMDisasmContextERKNS_6MCInstE+0x138>
 a74:	ldrsh	w0, [sp, #54]
 a78:	ldr	x19, [sp, #16]
 a7c:	ldp	x29, x30, [sp], #192
 a80:	ret

0000000000000a84 <_ZL11emitLatencyPN4llvm17LLVMDisasmContextERKNS_6MCInstE>:
 a84:	stp	x29, x30, [sp, #-48]!
 a88:	mov	x29, sp
 a8c:	str	x0, [sp, #24]
 a90:	str	x1, [sp, #16]
 a94:	ldr	x1, [sp, #16]
 a98:	ldr	x0, [sp, #24]
 a9c:	bl	8f4 <_ZL10getLatencyPN4llvm17LLVMDisasmContextERKNS_6MCInstE>
 aa0:	str	w0, [sp, #44]
 aa4:	ldr	w0, [sp, #44]
 aa8:	cmp	w0, #0x1
 aac:	b.le	adc <_ZL11emitLatencyPN4llvm17LLVMDisasmContextERKNS_6MCInstE+0x58>
 ab0:	ldr	x0, [sp, #24]
 ab4:	add	x2, x0, #0x138
 ab8:	adrp	x0, 0 <LLVMCreateDisasmCPUFeatures>
 abc:	add	x1, x0, #0x0
 ac0:	mov	x0, x2
 ac4:	bl	0 <LLVMCreateDisasmCPUFeatures>
 ac8:	ldr	w1, [sp, #44]
 acc:	bl	0 <LLVMCreateDisasmCPUFeatures>
 ad0:	mov	w1, #0xa                   	// #10
 ad4:	bl	0 <LLVMCreateDisasmCPUFeatures>
 ad8:	b	ae0 <_ZL11emitLatencyPN4llvm17LLVMDisasmContextERKNS_6MCInstE+0x5c>
 adc:	nop
 ae0:	ldp	x29, x30, [sp], #48
 ae4:	ret

0000000000000ae8 <LLVMDisasmInstruction>:
 ae8:	sub	sp, sp, #0x290
 aec:	stp	x29, x30, [sp]
 af0:	mov	x29, sp
 af4:	str	x19, [sp, #16]
 af8:	str	x0, [sp, #72]
 afc:	str	x1, [sp, #64]
 b00:	str	x2, [sp, #56]
 b04:	str	x3, [sp, #48]
 b08:	str	x4, [sp, #40]
 b0c:	str	x5, [sp, #32]
 b10:	ldr	x0, [sp, #72]
 b14:	str	x0, [sp, #648]
 b18:	add	x0, sp, #0x248
 b1c:	ldr	x2, [sp, #56]
 b20:	ldr	x1, [sp, #64]
 b24:	bl	0 <LLVMCreateDisasmCPUFeatures>
 b28:	add	x0, sp, #0x1a0
 b2c:	bl	0 <LLVMCreateDisasmCPUFeatures>
 b30:	ldr	x0, [sp, #648]
 b34:	bl	0 <LLVMCreateDisasmCPUFeatures>
 b38:	str	x0, [sp, #640]
 b3c:	ldr	x0, [sp, #648]
 b40:	bl	0 <LLVMCreateDisasmCPUFeatures>
 b44:	str	x0, [sp, #632]
 b48:	add	x0, sp, #0x150
 b4c:	bl	0 <LLVMCreateDisasmCPUFeatures>
 b50:	add	x1, sp, #0x150
 b54:	add	x0, sp, #0x120
 b58:	bl	0 <LLVMCreateDisasmCPUFeatures>
 b5c:	ldr	x0, [sp, #640]
 b60:	ldr	x0, [x0]
 b64:	add	x0, x0, #0x10
 b68:	ldr	x7, [x0]
 b6c:	add	x2, sp, #0x120
 b70:	add	x1, sp, #0x240
 b74:	add	x0, sp, #0x1a0
 b78:	mov	x6, x2
 b7c:	ldr	x5, [sp, #48]
 b80:	add	x2, sp, #0x200
 b84:	ldp	x3, x4, [x2, #72]
 b88:	mov	x2, x1
 b8c:	mov	x1, x0
 b90:	ldr	x0, [sp, #640]
 b94:	blr	x7
 b98:	str	w0, [sp, #628]
 b9c:	ldr	w0, [sp, #628]
 ba0:	cmp	w0, #0x1
 ba4:	b.gt	bb4 <LLVMDisasmInstruction+0xcc>
 ba8:	cmp	w0, #0x0
 bac:	b.ge	bc0 <LLVMDisasmInstruction+0xd8>  // b.tcont
 bb0:	b	d14 <LLVMDisasmInstruction+0x22c>
 bb4:	cmp	w0, #0x3
 bb8:	b.eq	bc8 <LLVMDisasmInstruction+0xe0>  // b.none
 bbc:	b	d14 <LLVMDisasmInstruction+0x22c>
 bc0:	mov	x19, #0x0                   	// #0
 bc4:	b	d2c <LLVMDisasmInstruction+0x244>
 bc8:	add	x0, sp, #0x120
 bcc:	bl	0 <LLVMCreateDisasmCPUFeatures>
 bd0:	stp	x0, x1, [sp, #272]
 bd4:	add	x0, sp, #0xc0
 bd8:	bl	0 <LLVMCreateDisasmCPUFeatures>
 bdc:	add	x1, sp, #0xc0
 be0:	add	x0, sp, #0x50
 be4:	bl	0 <LLVMCreateDisasmCPUFeatures>
 be8:	add	x1, sp, #0x50
 bec:	add	x0, sp, #0x80
 bf0:	bl	0 <LLVMCreateDisasmCPUFeatures>
 bf4:	ldr	x0, [sp, #632]
 bf8:	ldr	x0, [x0]
 bfc:	add	x0, x0, #0x18
 c00:	ldr	x19, [x0]
 c04:	ldr	x0, [sp, #648]
 c08:	bl	0 <LLVMCreateDisasmCPUFeatures>
 c0c:	mov	x2, x0
 c10:	add	x1, sp, #0x80
 c14:	add	x0, sp, #0x1a0
 c18:	mov	x6, x1
 c1c:	mov	x5, x2
 c20:	ldp	x3, x4, [sp, #272]
 c24:	ldr	x2, [sp, #48]
 c28:	mov	x1, x0
 c2c:	ldr	x0, [sp, #632]
 c30:	blr	x19
 c34:	ldr	x0, [sp, #648]
 c38:	bl	0 <LLVMCreateDisasmCPUFeatures>
 c3c:	and	x0, x0, #0x10
 c40:	cmp	x0, #0x0
 c44:	cset	w0, ne  // ne = any
 c48:	and	w0, w0, #0xff
 c4c:	cmp	w0, #0x0
 c50:	b.eq	c64 <LLVMDisasmInstruction+0x17c>  // b.none
 c54:	add	x0, sp, #0x1a0
 c58:	mov	x1, x0
 c5c:	ldr	x0, [sp, #648]
 c60:	bl	a84 <_ZL11emitLatencyPN4llvm17LLVMDisasmContextERKNS_6MCInstE>
 c64:	add	x0, sp, #0x80
 c68:	mov	x1, x0
 c6c:	ldr	x0, [sp, #648]
 c70:	bl	6c0 <_ZL12emitCommentsPN4llvm17LLVMDisasmContextERNS_21formatted_raw_ostreamE>
 c74:	ldr	x0, [sp, #32]
 c78:	cmp	x0, #0x0
 c7c:	b.ne	ca0 <LLVMDisasmInstruction+0x1b8>  // b.any
 c80:	adrp	x0, 0 <LLVMCreateDisasmCPUFeatures>
 c84:	add	x3, x0, #0x0
 c88:	mov	w2, #0x11f                 	// #287
 c8c:	adrp	x0, 0 <LLVMCreateDisasmCPUFeatures>
 c90:	add	x1, x0, #0x0
 c94:	adrp	x0, 0 <LLVMCreateDisasmCPUFeatures>
 c98:	add	x0, x0, #0x0
 c9c:	bl	0 <__assert_fail>
 ca0:	ldr	x0, [sp, #32]
 ca4:	sub	x0, x0, #0x1
 ca8:	str	x0, [sp, #600]
 cac:	add	x0, sp, #0xc0
 cb0:	bl	0 <LLVMCreateDisasmCPUFeatures>
 cb4:	str	x0, [sp, #608]
 cb8:	add	x1, sp, #0x260
 cbc:	add	x0, sp, #0x258
 cc0:	bl	0 <LLVMCreateDisasmCPUFeatures>
 cc4:	ldr	x0, [x0]
 cc8:	str	x0, [sp, #616]
 ccc:	add	x0, sp, #0xc0
 cd0:	bl	0 <LLVMCreateDisasmCPUFeatures>
 cd4:	ldr	x2, [sp, #616]
 cd8:	mov	x1, x0
 cdc:	ldr	x0, [sp, #40]
 ce0:	bl	0 <memcpy>
 ce4:	ldr	x1, [sp, #40]
 ce8:	ldr	x0, [sp, #616]
 cec:	add	x0, x1, x0
 cf0:	strb	wzr, [x0]
 cf4:	ldr	x19, [sp, #576]
 cf8:	add	x0, sp, #0x80
 cfc:	bl	0 <LLVMCreateDisasmCPUFeatures>
 d00:	add	x0, sp, #0x50
 d04:	bl	0 <LLVMCreateDisasmCPUFeatures>
 d08:	add	x0, sp, #0xc0
 d0c:	bl	0 <LLVMCreateDisasmCPUFeatures>
 d10:	b	d2c <LLVMDisasmInstruction+0x244>
 d14:	mov	w2, #0x127                 	// #295
 d18:	adrp	x0, 0 <LLVMCreateDisasmCPUFeatures>
 d1c:	add	x1, x0, #0x0
 d20:	adrp	x0, 0 <LLVMCreateDisasmCPUFeatures>
 d24:	add	x0, x0, #0x0
 d28:	bl	0 <_ZN4llvm25llvm_unreachable_internalEPKcS1_j>
 d2c:	add	x0, sp, #0x120
 d30:	bl	0 <LLVMCreateDisasmCPUFeatures>
 d34:	add	x0, sp, #0x150
 d38:	bl	0 <LLVMCreateDisasmCPUFeatures>
 d3c:	add	x0, sp, #0x1a0
 d40:	bl	0 <LLVMCreateDisasmCPUFeatures>
 d44:	mov	x0, x19
 d48:	ldr	x19, [sp, #16]
 d4c:	ldp	x29, x30, [sp]
 d50:	add	sp, sp, #0x290
 d54:	ret

0000000000000d58 <LLVMSetDisasmOptions>:
 d58:	stp	x29, x30, [sp, #-240]!
 d5c:	mov	x29, sp
 d60:	str	x19, [sp, #16]
 d64:	str	x0, [sp, #40]
 d68:	str	x1, [sp, #32]
 d6c:	ldr	x0, [sp, #32]
 d70:	and	x0, x0, #0x1
 d74:	cmp	x0, #0x0
 d78:	b.eq	db4 <LLVMSetDisasmOptions+0x5c>  // b.none
 d7c:	ldr	x0, [sp, #40]
 d80:	str	x0, [sp, #232]
 d84:	ldr	x0, [sp, #232]
 d88:	bl	0 <LLVMCreateDisasmCPUFeatures>
 d8c:	str	x0, [sp, #224]
 d90:	mov	w1, #0x1                   	// #1
 d94:	ldr	x0, [sp, #224]
 d98:	bl	0 <LLVMCreateDisasmCPUFeatures>
 d9c:	mov	x1, #0x1                   	// #1
 da0:	ldr	x0, [sp, #232]
 da4:	bl	0 <LLVMCreateDisasmCPUFeatures>
 da8:	ldr	x0, [sp, #32]
 dac:	and	x0, x0, #0xfffffffffffffffe
 db0:	str	x0, [sp, #32]
 db4:	ldr	x0, [sp, #32]
 db8:	and	x0, x0, #0x2
 dbc:	cmp	x0, #0x0
 dc0:	b.eq	dfc <LLVMSetDisasmOptions+0xa4>  // b.none
 dc4:	ldr	x0, [sp, #40]
 dc8:	str	x0, [sp, #216]
 dcc:	ldr	x0, [sp, #216]
 dd0:	bl	0 <LLVMCreateDisasmCPUFeatures>
 dd4:	str	x0, [sp, #208]
 dd8:	mov	w1, #0x1                   	// #1
 ddc:	ldr	x0, [sp, #208]
 de0:	bl	0 <LLVMCreateDisasmCPUFeatures>
 de4:	mov	x1, #0x2                   	// #2
 de8:	ldr	x0, [sp, #216]
 dec:	bl	0 <LLVMCreateDisasmCPUFeatures>
 df0:	ldr	x0, [sp, #32]
 df4:	and	x0, x0, #0xfffffffffffffffd
 df8:	str	x0, [sp, #32]
 dfc:	ldr	x0, [sp, #32]
 e00:	and	x0, x0, #0x4
 e04:	cmp	x0, #0x0
 e08:	b.eq	eec <LLVMSetDisasmOptions+0x194>  // b.none
 e0c:	ldr	x0, [sp, #40]
 e10:	str	x0, [sp, #200]
 e14:	ldr	x0, [sp, #200]
 e18:	bl	0 <LLVMCreateDisasmCPUFeatures>
 e1c:	str	x0, [sp, #192]
 e20:	ldr	x0, [sp, #200]
 e24:	bl	0 <LLVMCreateDisasmCPUFeatures>
 e28:	str	x0, [sp, #184]
 e2c:	ldr	x0, [sp, #200]
 e30:	bl	0 <LLVMCreateDisasmCPUFeatures>
 e34:	str	x0, [sp, #176]
 e38:	ldr	x0, [sp, #192]
 e3c:	bl	0 <LLVMCreateDisasmCPUFeatures>
 e40:	str	w0, [sp, #172]
 e44:	ldr	w0, [sp, #172]
 e48:	cmp	w0, #0x0
 e4c:	b.ne	e58 <LLVMSetDisasmOptions+0x100>  // b.any
 e50:	mov	w0, #0x1                   	// #1
 e54:	b	e5c <LLVMSetDisasmOptions+0x104>
 e58:	mov	w0, #0x0                   	// #0
 e5c:	str	w0, [sp, #172]
 e60:	ldr	x0, [sp, #200]
 e64:	bl	0 <LLVMCreateDisasmCPUFeatures>
 e68:	mov	x19, x0
 e6c:	ldr	x0, [sp, #200]
 e70:	bl	0 <LLVMCreateDisasmCPUFeatures>
 e74:	mov	x1, x0
 e78:	add	x0, sp, #0x70
 e7c:	bl	0 <LLVMCreateDisasmCPUFeatures>
 e80:	add	x1, sp, #0x70
 e84:	add	x0, sp, #0x38
 e88:	bl	0 <_ZN4llvm6TripleC1ERKNS_5TwineE>
 e8c:	ldr	w1, [sp, #172]
 e90:	add	x0, sp, #0x38
 e94:	ldr	x5, [sp, #176]
 e98:	ldr	x4, [sp, #184]
 e9c:	ldr	x3, [sp, #192]
 ea0:	mov	w2, w1
 ea4:	mov	x1, x0
 ea8:	mov	x0, x19
 eac:	bl	0 <LLVMCreateDisasmCPUFeatures>
 eb0:	str	x0, [sp, #160]
 eb4:	add	x0, sp, #0x38
 eb8:	bl	0 <LLVMCreateDisasmCPUFeatures>
 ebc:	ldr	x0, [sp, #160]
 ec0:	cmp	x0, #0x0
 ec4:	b.eq	eec <LLVMSetDisasmOptions+0x194>  // b.none
 ec8:	ldr	x1, [sp, #160]
 ecc:	ldr	x0, [sp, #200]
 ed0:	bl	0 <LLVMCreateDisasmCPUFeatures>
 ed4:	mov	x1, #0x4                   	// #4
 ed8:	ldr	x0, [sp, #200]
 edc:	bl	0 <LLVMCreateDisasmCPUFeatures>
 ee0:	ldr	x0, [sp, #32]
 ee4:	and	x0, x0, #0xfffffffffffffffb
 ee8:	str	x0, [sp, #32]
 eec:	ldr	x0, [sp, #32]
 ef0:	and	x0, x0, #0x8
 ef4:	cmp	x0, #0x0
 ef8:	b.eq	f3c <LLVMSetDisasmOptions+0x1e4>  // b.none
 efc:	ldr	x0, [sp, #40]
 f00:	str	x0, [sp, #152]
 f04:	ldr	x0, [sp, #152]
 f08:	bl	0 <LLVMCreateDisasmCPUFeatures>
 f0c:	str	x0, [sp, #144]
 f10:	ldr	x0, [sp, #152]
 f14:	add	x0, x0, #0x138
 f18:	mov	x1, x0
 f1c:	ldr	x0, [sp, #144]
 f20:	bl	0 <LLVMCreateDisasmCPUFeatures>
 f24:	mov	x1, #0x8                   	// #8
 f28:	ldr	x0, [sp, #152]
 f2c:	bl	0 <LLVMCreateDisasmCPUFeatures>
 f30:	ldr	x0, [sp, #32]
 f34:	and	x0, x0, #0xfffffffffffffff7
 f38:	str	x0, [sp, #32]
 f3c:	ldr	x0, [sp, #32]
 f40:	and	x0, x0, #0x10
 f44:	cmp	x0, #0x0
 f48:	b.eq	f6c <LLVMSetDisasmOptions+0x214>  // b.none
 f4c:	ldr	x0, [sp, #40]
 f50:	str	x0, [sp, #136]
 f54:	mov	x1, #0x10                  	// #16
 f58:	ldr	x0, [sp, #136]
 f5c:	bl	0 <LLVMCreateDisasmCPUFeatures>
 f60:	ldr	x0, [sp, #32]
 f64:	and	x0, x0, #0xffffffffffffffef
 f68:	str	x0, [sp, #32]
 f6c:	ldr	x0, [sp, #32]
 f70:	cmp	x0, #0x0
 f74:	cset	w0, eq  // eq = none
 f78:	and	w0, w0, #0xff
 f7c:	ldr	x19, [sp, #16]
 f80:	ldp	x29, x30, [sp], #240
 f84:	ret

Disassembly of section .text._ZN4llvm17deallocate_bufferEPvmm:

0000000000000000 <_ZN4llvm17deallocate_bufferEPvmm>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	ldr	x1, [sp, #32]
  18:	ldr	x0, [sp, #40]
  1c:	bl	0 <_ZdlPvm>
  20:	nop
  24:	ldp	x29, x30, [sp], #48
  28:	ret

Disassembly of section .text._ZN4llvm15SmallVectorBaseC2EPvm:

0000000000000000 <_ZN4llvm15SmallVectorBaseC1EPvm>:
   0:	sub	sp, sp, #0x20
   4:	str	x0, [sp, #24]
   8:	str	x1, [sp, #16]
   c:	str	x2, [sp, #8]
  10:	ldr	x0, [sp, #24]
  14:	ldr	x1, [sp, #16]
  18:	str	x1, [x0]
  1c:	ldr	x0, [sp, #24]
  20:	str	wzr, [x0, #8]
  24:	ldr	x0, [sp, #8]
  28:	mov	w1, w0
  2c:	ldr	x0, [sp, #24]
  30:	str	w1, [x0, #12]
  34:	nop
  38:	add	sp, sp, #0x20
  3c:	ret

Disassembly of section .text._ZNK4llvm15SmallVectorBase4sizeEv:

0000000000000000 <_ZNK4llvm15SmallVectorBase4sizeEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	w0, [x0, #8]
  10:	mov	w0, w0
  14:	add	sp, sp, #0x10
  18:	ret

Disassembly of section .text._ZN4llvm9StringRef6strLenEPKc:

0000000000000000 <_ZN4llvm9StringRef6strLenEPKc>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <strlen>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZN4llvm9StringRefC2EPKc:

0000000000000000 <_ZN4llvm9StringRefC1EPKc>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	ldr	x1, [sp, #16]
  18:	str	x1, [x0]
  1c:	ldr	x0, [sp, #16]
  20:	cmp	x0, #0x0
  24:	b.eq	38 <_ZN4llvm9StringRefC1EPKc+0x38>  // b.none
  28:	ldr	x0, [sp, #16]
  2c:	bl	0 <_ZN4llvm9StringRefC1EPKc>
  30:	mov	x1, x0
  34:	b	3c <_ZN4llvm9StringRefC1EPKc+0x3c>
  38:	mov	x1, #0x0                   	// #0
  3c:	ldr	x0, [sp, #24]
  40:	str	x1, [x0, #8]
  44:	nop
  48:	ldp	x29, x30, [sp], #32
  4c:	ret

Disassembly of section .text._ZN4llvm9StringRefC2EPKcm:

0000000000000000 <_ZN4llvm9StringRefC1EPKcm>:
   0:	sub	sp, sp, #0x20
   4:	str	x0, [sp, #24]
   8:	str	x1, [sp, #16]
   c:	str	x2, [sp, #8]
  10:	ldr	x0, [sp, #24]
  14:	ldr	x1, [sp, #16]
  18:	str	x1, [x0]
  1c:	ldr	x0, [sp, #24]
  20:	ldr	x1, [sp, #8]
  24:	str	x1, [x0, #8]
  28:	nop
  2c:	add	sp, sp, #0x20
  30:	ret

Disassembly of section .text._ZN4llvm9StringRefC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE:

0000000000000000 <_ZN4llvm9StringRefC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #16]
  14:	bl	0 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE4dataEv>
  18:	mov	x1, x0
  1c:	ldr	x0, [sp, #24]
  20:	str	x1, [x0]
  24:	ldr	x0, [sp, #16]
  28:	bl	0 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6lengthEv>
  2c:	mov	x1, x0
  30:	ldr	x0, [sp, #24]
  34:	str	x1, [x0, #8]
  38:	nop
  3c:	ldp	x29, x30, [sp], #32
  40:	ret

Disassembly of section .text._ZNK4llvm9StringRef4dataEv:

0000000000000000 <_ZNK4llvm9StringRef4dataEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm9StringRef5emptyEv:

0000000000000000 <_ZNK4llvm9StringRef5emptyEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0, #8]
  10:	cmp	x0, #0x0
  14:	cset	w0, eq  // eq = none
  18:	and	w0, w0, #0xff
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZNK4llvm9StringRef4sizeEv:

0000000000000000 <_ZNK4llvm9StringRef4sizeEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0, #8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm9StringRef4findEcm:

0000000000000000 <_ZNK4llvm9StringRef4findEcm>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	strb	w1, [sp, #39]
  10:	str	x2, [sp, #24]
  14:	ldr	x0, [sp, #40]
  18:	add	x1, x0, #0x8
  1c:	add	x0, sp, #0x18
  20:	bl	0 <_ZNK4llvm9StringRef4findEcm>
  24:	ldr	x0, [x0]
  28:	str	x0, [sp, #56]
  2c:	ldr	x0, [sp, #40]
  30:	ldr	x0, [x0, #8]
  34:	ldr	x1, [sp, #56]
  38:	cmp	x1, x0
  3c:	b.cs	98 <_ZNK4llvm9StringRef4findEcm+0x98>  // b.hs, b.nlast
  40:	ldr	x0, [sp, #40]
  44:	ldr	x1, [x0]
  48:	ldr	x0, [sp, #56]
  4c:	add	x3, x1, x0
  50:	ldrb	w4, [sp, #39]
  54:	ldr	x0, [sp, #40]
  58:	ldr	x1, [x0, #8]
  5c:	ldr	x0, [sp, #56]
  60:	sub	x0, x1, x0
  64:	mov	x2, x0
  68:	mov	w1, w4
  6c:	mov	x0, x3
  70:	bl	0 <memchr>
  74:	str	x0, [sp, #48]
  78:	ldr	x0, [sp, #48]
  7c:	cmp	x0, #0x0
  80:	b.eq	98 <_ZNK4llvm9StringRef4findEcm+0x98>  // b.none
  84:	ldr	x0, [sp, #40]
  88:	ldr	x0, [x0]
  8c:	ldr	x1, [sp, #48]
  90:	sub	x0, x1, x0
  94:	b	9c <_ZNK4llvm9StringRef4findEcm+0x9c>
  98:	mov	x0, #0xffffffffffffffff    	// #-1
  9c:	ldp	x29, x30, [sp], #64
  a0:	ret

Disassembly of section .text._ZNK4llvm9StringRef6substrEmm:

0000000000000000 <_ZNK4llvm9StringRef6substrEmm>:
   0:	stp	x29, x30, [sp, #-96]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	str	x1, [sp, #48]
  14:	str	x2, [sp, #40]
  18:	ldr	x0, [sp, #56]
  1c:	add	x1, x0, #0x8
  20:	add	x0, sp, #0x30
  24:	bl	0 <_ZNK4llvm9StringRef6substrEmm>
  28:	ldr	x0, [x0]
  2c:	str	x0, [sp, #48]
  30:	ldr	x0, [sp, #56]
  34:	ldr	x1, [x0]
  38:	ldr	x0, [sp, #48]
  3c:	add	x19, x1, x0
  40:	ldr	x0, [sp, #56]
  44:	ldr	x1, [x0, #8]
  48:	ldr	x0, [sp, #48]
  4c:	sub	x0, x1, x0
  50:	str	x0, [sp, #88]
  54:	add	x1, sp, #0x58
  58:	add	x0, sp, #0x28
  5c:	bl	0 <_ZNK4llvm9StringRef6substrEmm>
  60:	ldr	x1, [x0]
  64:	add	x0, sp, #0x48
  68:	mov	x2, x1
  6c:	mov	x1, x19
  70:	bl	0 <_ZNK4llvm9StringRef6substrEmm>
  74:	ldp	x0, x1, [sp, #72]
  78:	ldr	x19, [sp, #16]
  7c:	ldp	x29, x30, [sp], #96
  80:	ret

Disassembly of section .text._ZNK4llvm9MCAsmInfo16getCommentColumnEv:

0000000000000000 <_ZNK4llvm9MCAsmInfo16getCommentColumnEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	mov	w0, #0x28                  	// #40
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNK4llvm9MCAsmInfo16getCommentStringEv:

0000000000000000 <_ZNK4llvm9MCAsmInfo16getCommentStringEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldp	x0, x1, [x0, #48]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm9MCAsmInfo19getAssemblerDialectEv:

0000000000000000 <_ZNK4llvm9MCAsmInfo19getAssemblerDialectEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	w0, [x0, #168]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm12DenseMapInfoIjE11getEmptyKeyEv:

0000000000000000 <_ZN4llvm12DenseMapInfoIjE11getEmptyKeyEv>:
   0:	mov	w0, #0xffffffff            	// #-1
   4:	ret

Disassembly of section .text._ZN4llvm12DenseMapInfoIjE15getTombstoneKeyEv:

0000000000000000 <_ZN4llvm12DenseMapInfoIjE15getTombstoneKeyEv>:
   0:	mov	w0, #0xfffffffe            	// #-2
   4:	ret

Disassembly of section .text._ZN4llvm12DenseMapInfoIjE7isEqualERKjS3_:

0000000000000000 <_ZN4llvm12DenseMapInfoIjE7isEqualERKjS3_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x0, [sp, #8]
  10:	ldr	w1, [x0]
  14:	ldr	x0, [sp]
  18:	ldr	w0, [x0]
  1c:	cmp	w1, w0
  20:	cset	w0, eq  // eq = none
  24:	and	w0, w0, #0xff
  28:	add	sp, sp, #0x10
  2c:	ret

Disassembly of section .text._ZN4llvm14DebugEpochBase14incrementEpochEv:

0000000000000000 <_ZN4llvm14DebugEpochBase14incrementEpochEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0]
  10:	add	x1, x0, #0x1
  14:	ldr	x0, [sp, #8]
  18:	str	x1, [x0]
  1c:	nop
  20:	add	sp, sp, #0x10
  24:	ret

Disassembly of section .text._ZN4llvm14DebugEpochBaseD2Ev:

0000000000000000 <_ZN4llvm14DebugEpochBaseD1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm14DebugEpochBaseD1Ev>
  14:	nop
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZNK4llvm5Twine6isNullEv:

0000000000000000 <_ZNK4llvm5Twine6isNullEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNK4llvm5Twine6isNullEv>
  14:	and	w0, w0, #0xff
  18:	cmp	w0, #0x0
  1c:	cset	w0, eq  // eq = none
  20:	and	w0, w0, #0xff
  24:	ldp	x29, x30, [sp], #32
  28:	ret

Disassembly of section .text._ZNK4llvm5Twine7isEmptyEv:

0000000000000000 <_ZNK4llvm5Twine7isEmptyEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNK4llvm5Twine7isEmptyEv>
  14:	and	w0, w0, #0xff
  18:	cmp	w0, #0x1
  1c:	cset	w0, eq  // eq = none
  20:	and	w0, w0, #0xff
  24:	ldp	x29, x30, [sp], #32
  28:	ret

Disassembly of section .text._ZNK4llvm5Twine9isNullaryEv:

0000000000000000 <_ZNK4llvm5Twine9isNullaryEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNK4llvm5Twine9isNullaryEv>
  14:	and	w0, w0, #0xff
  18:	cmp	w0, #0x0
  1c:	b.ne	34 <_ZNK4llvm5Twine9isNullaryEv+0x34>  // b.any
  20:	ldr	x0, [sp, #24]
  24:	bl	0 <_ZNK4llvm5Twine9isNullaryEv>
  28:	and	w0, w0, #0xff
  2c:	cmp	w0, #0x0
  30:	b.eq	3c <_ZNK4llvm5Twine9isNullaryEv+0x3c>  // b.none
  34:	mov	w0, #0x1                   	// #1
  38:	b	40 <_ZNK4llvm5Twine9isNullaryEv+0x40>
  3c:	mov	w0, #0x0                   	// #0
  40:	ldp	x29, x30, [sp], #32
  44:	ret

Disassembly of section .text._ZNK4llvm5Twine8isBinaryEv:

0000000000000000 <_ZNK4llvm5Twine8isBinaryEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNK4llvm5Twine8isBinaryEv>
  14:	and	w0, w0, #0xff
  18:	cmp	w0, #0x0
  1c:	b.eq	3c <_ZNK4llvm5Twine8isBinaryEv+0x3c>  // b.none
  20:	ldr	x0, [sp, #24]
  24:	bl	0 <_ZNK4llvm5Twine8isBinaryEv>
  28:	and	w0, w0, #0xff
  2c:	cmp	w0, #0x1
  30:	b.eq	3c <_ZNK4llvm5Twine8isBinaryEv+0x3c>  // b.none
  34:	mov	w0, #0x1                   	// #1
  38:	b	40 <_ZNK4llvm5Twine8isBinaryEv+0x40>
  3c:	mov	w0, #0x0                   	// #0
  40:	ldp	x29, x30, [sp], #32
  44:	ret

Disassembly of section .text._ZNK4llvm5Twine7isValidEv:

0000000000000000 <_ZNK4llvm5Twine7isValidEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNK4llvm5Twine7isValidEv>
  14:	and	w0, w0, #0xff
  18:	cmp	w0, #0x0
  1c:	b.eq	3c <_ZNK4llvm5Twine7isValidEv+0x3c>  // b.none
  20:	ldr	x0, [sp, #24]
  24:	bl	0 <_ZNK4llvm5Twine7isValidEv>
  28:	and	w0, w0, #0xff
  2c:	cmp	w0, #0x1
  30:	b.eq	3c <_ZNK4llvm5Twine7isValidEv+0x3c>  // b.none
  34:	mov	w0, #0x1                   	// #1
  38:	b	40 <_ZNK4llvm5Twine7isValidEv+0x40>
  3c:	mov	w0, #0x0                   	// #0
  40:	cmp	w0, #0x0
  44:	b.eq	50 <_ZNK4llvm5Twine7isValidEv+0x50>  // b.none
  48:	mov	w0, #0x0                   	// #0
  4c:	b	160 <_ZNK4llvm5Twine7isValidEv+0x160>
  50:	ldr	x0, [sp, #24]
  54:	bl	0 <_ZNK4llvm5Twine7isValidEv>
  58:	and	w0, w0, #0xff
  5c:	cmp	w0, #0x0
  60:	cset	w0, eq  // eq = none
  64:	and	w0, w0, #0xff
  68:	cmp	w0, #0x0
  6c:	b.eq	78 <_ZNK4llvm5Twine7isValidEv+0x78>  // b.none
  70:	mov	w0, #0x0                   	// #0
  74:	b	160 <_ZNK4llvm5Twine7isValidEv+0x160>
  78:	ldr	x0, [sp, #24]
  7c:	bl	0 <_ZNK4llvm5Twine7isValidEv>
  80:	and	w0, w0, #0xff
  84:	cmp	w0, #0x1
  88:	b.eq	a8 <_ZNK4llvm5Twine7isValidEv+0xa8>  // b.none
  8c:	ldr	x0, [sp, #24]
  90:	bl	0 <_ZNK4llvm5Twine7isValidEv>
  94:	and	w0, w0, #0xff
  98:	cmp	w0, #0x1
  9c:	b.ne	a8 <_ZNK4llvm5Twine7isValidEv+0xa8>  // b.any
  a0:	mov	w0, #0x1                   	// #1
  a4:	b	ac <_ZNK4llvm5Twine7isValidEv+0xac>
  a8:	mov	w0, #0x0                   	// #0
  ac:	cmp	w0, #0x0
  b0:	b.eq	bc <_ZNK4llvm5Twine7isValidEv+0xbc>  // b.none
  b4:	mov	w0, #0x0                   	// #0
  b8:	b	160 <_ZNK4llvm5Twine7isValidEv+0x160>
  bc:	ldr	x0, [sp, #24]
  c0:	bl	0 <_ZNK4llvm5Twine7isValidEv>
  c4:	and	w0, w0, #0xff
  c8:	cmp	w0, #0x2
  cc:	b.ne	f8 <_ZNK4llvm5Twine7isValidEv+0xf8>  // b.any
  d0:	ldr	x0, [sp, #24]
  d4:	ldr	x0, [x0]
  d8:	bl	0 <_ZNK4llvm5Twine7isValidEv>
  dc:	and	w0, w0, #0xff
  e0:	eor	w0, w0, #0x1
  e4:	and	w0, w0, #0xff
  e8:	cmp	w0, #0x0
  ec:	b.eq	f8 <_ZNK4llvm5Twine7isValidEv+0xf8>  // b.none
  f0:	mov	w0, #0x1                   	// #1
  f4:	b	fc <_ZNK4llvm5Twine7isValidEv+0xfc>
  f8:	mov	w0, #0x0                   	// #0
  fc:	cmp	w0, #0x0
 100:	b.eq	10c <_ZNK4llvm5Twine7isValidEv+0x10c>  // b.none
 104:	mov	w0, #0x0                   	// #0
 108:	b	160 <_ZNK4llvm5Twine7isValidEv+0x160>
 10c:	ldr	x0, [sp, #24]
 110:	bl	0 <_ZNK4llvm5Twine7isValidEv>
 114:	and	w0, w0, #0xff
 118:	cmp	w0, #0x2
 11c:	b.ne	148 <_ZNK4llvm5Twine7isValidEv+0x148>  // b.any
 120:	ldr	x0, [sp, #24]
 124:	ldr	x0, [x0, #8]
 128:	bl	0 <_ZNK4llvm5Twine7isValidEv>
 12c:	and	w0, w0, #0xff
 130:	eor	w0, w0, #0x1
 134:	and	w0, w0, #0xff
 138:	cmp	w0, #0x0
 13c:	b.eq	148 <_ZNK4llvm5Twine7isValidEv+0x148>  // b.none
 140:	mov	w0, #0x1                   	// #1
 144:	b	14c <_ZNK4llvm5Twine7isValidEv+0x14c>
 148:	mov	w0, #0x0                   	// #0
 14c:	cmp	w0, #0x0
 150:	b.eq	15c <_ZNK4llvm5Twine7isValidEv+0x15c>  // b.none
 154:	mov	w0, #0x0                   	// #0
 158:	b	160 <_ZNK4llvm5Twine7isValidEv+0x160>
 15c:	mov	w0, #0x1                   	// #1
 160:	ldp	x29, x30, [sp], #32
 164:	ret

Disassembly of section .text._ZNK4llvm5Twine10getLHSKindEv:

0000000000000000 <_ZNK4llvm5Twine10getLHSKindEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldrb	w0, [x0, #16]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm5Twine10getRHSKindEv:

0000000000000000 <_ZNK4llvm5Twine10getRHSKindEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldrb	w0, [x0, #17]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm5TwineC2EPKc:

0000000000000000 <_ZN4llvm5TwineC1EPKc>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	str	xzr, [x0]
  18:	ldr	x0, [sp, #24]
  1c:	str	xzr, [x0, #8]
  20:	ldr	x0, [sp, #24]
  24:	mov	w1, #0x1                   	// #1
  28:	strb	w1, [x0, #16]
  2c:	ldr	x0, [sp, #24]
  30:	mov	w1, #0x1                   	// #1
  34:	strb	w1, [x0, #17]
  38:	ldr	x0, [sp, #16]
  3c:	ldrb	w0, [x0]
  40:	cmp	w0, #0x0
  44:	b.eq	64 <_ZN4llvm5TwineC1EPKc+0x64>  // b.none
  48:	ldr	x0, [sp, #24]
  4c:	ldr	x1, [sp, #16]
  50:	str	x1, [x0]
  54:	ldr	x0, [sp, #24]
  58:	mov	w1, #0x3                   	// #3
  5c:	strb	w1, [x0, #16]
  60:	b	70 <_ZN4llvm5TwineC1EPKc+0x70>
  64:	ldr	x0, [sp, #24]
  68:	mov	w1, #0x1                   	// #1
  6c:	strb	w1, [x0, #16]
  70:	ldr	x0, [sp, #24]
  74:	bl	0 <_ZN4llvm5TwineC1EPKc>
  78:	and	w0, w0, #0xff
  7c:	cmp	w0, #0x0
  80:	b.ne	a4 <_ZN4llvm5TwineC1EPKc+0xa4>  // b.any
  84:	adrp	x0, 0 <_ZN4llvm5TwineC1EPKc>
  88:	add	x3, x0, #0x0
  8c:	mov	w2, #0x112                 	// #274
  90:	adrp	x0, 0 <_ZN4llvm5TwineC1EPKc>
  94:	add	x1, x0, #0x0
  98:	adrp	x0, 0 <_ZN4llvm5TwineC1EPKc>
  9c:	add	x0, x0, #0x0
  a0:	bl	0 <__assert_fail>
  a4:	nop
  a8:	nop
  ac:	ldp	x29, x30, [sp], #32
  b0:	ret

Disassembly of section .text._ZN4llvm5TwineC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE:

0000000000000000 <_ZN4llvm5TwineC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	str	xzr, [x0]
  18:	ldr	x0, [sp, #24]
  1c:	str	xzr, [x0, #8]
  20:	ldr	x0, [sp, #24]
  24:	mov	w1, #0x4                   	// #4
  28:	strb	w1, [x0, #16]
  2c:	ldr	x0, [sp, #24]
  30:	mov	w1, #0x1                   	// #1
  34:	strb	w1, [x0, #17]
  38:	ldr	x0, [sp, #24]
  3c:	ldr	x1, [sp, #16]
  40:	str	x1, [x0]
  44:	ldr	x0, [sp, #24]
  48:	bl	0 <_ZN4llvm5TwineC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE>
  4c:	and	w0, w0, #0xff
  50:	cmp	w0, #0x0
  54:	b.ne	78 <_ZN4llvm5TwineC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x78>  // b.any
  58:	adrp	x0, 0 <_ZN4llvm5TwineC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE>
  5c:	add	x3, x0, #0x0
  60:	mov	w2, #0x11b                 	// #283
  64:	adrp	x0, 0 <_ZN4llvm5TwineC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE>
  68:	add	x1, x0, #0x0
  6c:	adrp	x0, 0 <_ZN4llvm5TwineC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE>
  70:	add	x0, x0, #0x0
  74:	bl	0 <__assert_fail>
  78:	nop
  7c:	nop
  80:	ldp	x29, x30, [sp], #32
  84:	ret

Disassembly of section .text._ZN4llvm5TwineC2ERKNS_9StringRefE:

0000000000000000 <_ZN4llvm5TwineC1ERKNS_9StringRefE>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	str	xzr, [x0]
  18:	ldr	x0, [sp, #24]
  1c:	str	xzr, [x0, #8]
  20:	ldr	x0, [sp, #24]
  24:	mov	w1, #0x5                   	// #5
  28:	strb	w1, [x0, #16]
  2c:	ldr	x0, [sp, #24]
  30:	mov	w1, #0x1                   	// #1
  34:	strb	w1, [x0, #17]
  38:	ldr	x0, [sp, #24]
  3c:	ldr	x1, [sp, #16]
  40:	str	x1, [x0]
  44:	ldr	x0, [sp, #24]
  48:	bl	0 <_ZN4llvm5TwineC1ERKNS_9StringRefE>
  4c:	and	w0, w0, #0xff
  50:	cmp	w0, #0x0
  54:	b.ne	78 <_ZN4llvm5TwineC1ERKNS_9StringRefE+0x78>  // b.any
  58:	adrp	x0, 0 <_ZN4llvm5TwineC1ERKNS_9StringRefE>
  5c:	add	x3, x0, #0x0
  60:	mov	w2, #0x121                 	// #289
  64:	adrp	x0, 0 <_ZN4llvm5TwineC1ERKNS_9StringRefE>
  68:	add	x1, x0, #0x0
  6c:	adrp	x0, 0 <_ZN4llvm5TwineC1ERKNS_9StringRefE>
  70:	add	x0, x0, #0x0
  74:	bl	0 <__assert_fail>
  78:	nop
  7c:	nop
  80:	ldp	x29, x30, [sp], #32
  84:	ret

Disassembly of section .text._ZN4llvm11raw_ostreamC2Eb:

0000000000000000 <_ZN4llvm11raw_ostreamC1Eb>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	strb	w1, [sp, #7]
   c:	adrp	x0, 0 <_ZTVN4llvm11raw_ostreamE>
  10:	ldr	x0, [x0]
  14:	add	x1, x0, #0x10
  18:	ldr	x0, [sp, #8]
  1c:	str	x1, [x0]
  20:	ldrb	w0, [sp, #7]
  24:	cmp	w0, #0x0
  28:	b.eq	34 <_ZN4llvm11raw_ostreamC1Eb+0x34>  // b.none
  2c:	mov	w0, #0x0                   	// #0
  30:	b	38 <_ZN4llvm11raw_ostreamC1Eb+0x38>
  34:	mov	w0, #0x1                   	// #1
  38:	ldr	x1, [sp, #8]
  3c:	str	w0, [x1, #32]
  40:	ldr	x0, [sp, #8]
  44:	str	xzr, [x0, #24]
  48:	ldr	x0, [sp, #8]
  4c:	ldr	x1, [x0, #24]
  50:	ldr	x0, [sp, #8]
  54:	str	x1, [x0, #16]
  58:	ldr	x0, [sp, #8]
  5c:	ldr	x1, [x0, #16]
  60:	ldr	x0, [sp, #8]
  64:	str	x1, [x0, #8]
  68:	nop
  6c:	add	sp, sp, #0x10
  70:	ret

Disassembly of section .text._ZN4llvm11raw_ostream13SetBufferSizeEm:

0000000000000000 <_ZN4llvm11raw_ostream13SetBufferSizeEm>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	bl	0 <_ZN4llvm11raw_ostream13SetBufferSizeEm>
  18:	ldr	x0, [sp, #16]
  1c:	bl	0 <_Znam>
  20:	mov	w3, #0x1                   	// #1
  24:	ldr	x2, [sp, #16]
  28:	mov	x1, x0
  2c:	ldr	x0, [sp, #24]
  30:	bl	0 <_ZN4llvm11raw_ostream16SetBufferAndModeEPcmNS0_10BufferKindE>
  34:	nop
  38:	ldp	x29, x30, [sp], #32
  3c:	ret

Disassembly of section .text._ZNK4llvm11raw_ostream13GetBufferSizeEv:

0000000000000000 <_ZNK4llvm11raw_ostream13GetBufferSizeEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	ldr	w0, [x0, #32]
  14:	cmp	w0, #0x0
  18:	b.eq	48 <_ZNK4llvm11raw_ostream13GetBufferSizeEv+0x48>  // b.none
  1c:	ldr	x0, [sp, #24]
  20:	ldr	x0, [x0, #8]
  24:	cmp	x0, #0x0
  28:	b.ne	48 <_ZNK4llvm11raw_ostream13GetBufferSizeEv+0x48>  // b.any
  2c:	ldr	x0, [sp, #24]
  30:	ldr	x0, [x0]
  34:	add	x0, x0, #0x50
  38:	ldr	x1, [x0]
  3c:	ldr	x0, [sp, #24]
  40:	blr	x1
  44:	b	5c <_ZNK4llvm11raw_ostream13GetBufferSizeEv+0x5c>
  48:	ldr	x0, [sp, #24]
  4c:	ldr	x1, [x0, #16]
  50:	ldr	x0, [sp, #24]
  54:	ldr	x0, [x0, #8]
  58:	sub	x0, x1, x0
  5c:	ldp	x29, x30, [sp], #32
  60:	ret

Disassembly of section .text._ZN4llvm11raw_ostream13SetUnbufferedEv:

0000000000000000 <_ZN4llvm11raw_ostream13SetUnbufferedEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm11raw_ostream13SetUnbufferedEv>
  14:	mov	w3, #0x0                   	// #0
  18:	mov	x2, #0x0                   	// #0
  1c:	mov	x1, #0x0                   	// #0
  20:	ldr	x0, [sp, #24]
  24:	bl	0 <_ZN4llvm11raw_ostream16SetBufferAndModeEPcmNS0_10BufferKindE>
  28:	nop
  2c:	ldp	x29, x30, [sp], #32
  30:	ret

Disassembly of section .text._ZN4llvm11raw_ostream5flushEv:

0000000000000000 <_ZN4llvm11raw_ostream5flushEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	ldr	x1, [x0, #24]
  14:	ldr	x0, [sp, #24]
  18:	ldr	x0, [x0, #8]
  1c:	cmp	x1, x0
  20:	b.eq	2c <_ZN4llvm11raw_ostream5flushEv+0x2c>  // b.none
  24:	ldr	x0, [sp, #24]
  28:	bl	0 <_ZN4llvm11raw_ostream14flush_nonemptyEv>
  2c:	nop
  30:	ldp	x29, x30, [sp], #32
  34:	ret

Disassembly of section .text._ZN4llvm11raw_ostreamlsEc:

0000000000000000 <_ZN4llvm11raw_ostreamlsEc>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	strb	w1, [sp, #23]
  10:	ldr	x0, [sp, #24]
  14:	ldr	x1, [x0, #24]
  18:	ldr	x0, [sp, #24]
  1c:	ldr	x0, [x0, #16]
  20:	cmp	x1, x0
  24:	b.cc	38 <_ZN4llvm11raw_ostreamlsEc+0x38>  // b.lo, b.ul, b.last
  28:	ldrb	w1, [sp, #23]
  2c:	ldr	x0, [sp, #24]
  30:	bl	0 <_ZN4llvm11raw_ostream5writeEh>
  34:	b	58 <_ZN4llvm11raw_ostreamlsEc+0x58>
  38:	ldr	x0, [sp, #24]
  3c:	ldr	x0, [x0, #24]
  40:	add	x2, x0, #0x1
  44:	ldr	x1, [sp, #24]
  48:	str	x2, [x1, #24]
  4c:	ldrb	w1, [sp, #23]
  50:	strb	w1, [x0]
  54:	ldr	x0, [sp, #24]
  58:	ldp	x29, x30, [sp], #32
  5c:	ret

Disassembly of section .text._ZN4llvm11raw_ostreamlsENS_9StringRefE:

0000000000000000 <_ZN4llvm11raw_ostreamlsENS_9StringRefE>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	stp	x1, x2, [sp, #40]
  14:	add	x0, sp, #0x28
  18:	bl	0 <_ZN4llvm11raw_ostreamlsENS_9StringRefE>
  1c:	str	x0, [sp, #72]
  20:	ldr	x0, [sp, #56]
  24:	ldr	x1, [x0, #16]
  28:	ldr	x0, [sp, #56]
  2c:	ldr	x0, [x0, #24]
  30:	sub	x0, x1, x0
  34:	mov	x1, x0
  38:	ldr	x0, [sp, #72]
  3c:	cmp	x0, x1
  40:	b.ls	60 <_ZN4llvm11raw_ostreamlsENS_9StringRefE+0x60>  // b.plast
  44:	add	x0, sp, #0x28
  48:	bl	0 <_ZN4llvm11raw_ostreamlsENS_9StringRefE>
  4c:	ldr	x2, [sp, #72]
  50:	mov	x1, x0
  54:	ldr	x0, [sp, #56]
  58:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
  5c:	b	a8 <_ZN4llvm11raw_ostreamlsENS_9StringRefE+0xa8>
  60:	ldr	x0, [sp, #72]
  64:	cmp	x0, #0x0
  68:	b.eq	a4 <_ZN4llvm11raw_ostreamlsENS_9StringRefE+0xa4>  // b.none
  6c:	ldr	x0, [sp, #56]
  70:	ldr	x19, [x0, #24]
  74:	add	x0, sp, #0x28
  78:	bl	0 <_ZN4llvm11raw_ostreamlsENS_9StringRefE>
  7c:	ldr	x2, [sp, #72]
  80:	mov	x1, x0
  84:	mov	x0, x19
  88:	bl	0 <memcpy>
  8c:	ldr	x0, [sp, #56]
  90:	ldr	x1, [x0, #24]
  94:	ldr	x0, [sp, #72]
  98:	add	x1, x1, x0
  9c:	ldr	x0, [sp, #56]
  a0:	str	x1, [x0, #24]
  a4:	ldr	x0, [sp, #56]
  a8:	ldr	x19, [sp, #16]
  ac:	ldp	x29, x30, [sp], #80
  b0:	ret

Disassembly of section .text._ZN4llvm11raw_ostreamlsEPKc:

0000000000000000 <_ZN4llvm11raw_ostreamlsEPKc>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	add	x0, sp, #0x20
  14:	ldr	x1, [sp, #16]
  18:	bl	0 <_ZN4llvm11raw_ostreamlsEPKc>
  1c:	ldp	x1, x2, [sp, #32]
  20:	ldr	x0, [sp, #24]
  24:	bl	0 <_ZN4llvm11raw_ostreamlsEPKc>
  28:	ldp	x29, x30, [sp], #48
  2c:	ret

Disassembly of section .text._ZN4llvm11raw_ostreamlsEi:

0000000000000000 <_ZN4llvm11raw_ostreamlsEi>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	w1, [sp, #20]
  10:	ldrsw	x0, [sp, #20]
  14:	mov	x1, x0
  18:	ldr	x0, [sp, #24]
  1c:	bl	0 <_ZN4llvm11raw_ostreamlsEl>
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZN4llvm17raw_pwrite_streamC2Eb:

0000000000000000 <_ZN4llvm17raw_pwrite_streamC1Eb>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	strb	w1, [sp, #23]
  10:	ldr	x0, [sp, #24]
  14:	ldrb	w1, [sp, #23]
  18:	bl	0 <_ZN4llvm17raw_pwrite_streamC1Eb>
  1c:	adrp	x0, 0 <_ZTVN4llvm17raw_pwrite_streamE>
  20:	ldr	x0, [x0]
  24:	add	x1, x0, #0x10
  28:	ldr	x0, [sp, #24]
  2c:	str	x1, [x0]
  30:	nop
  34:	ldp	x29, x30, [sp], #32
  38:	ret

Disassembly of section .text._ZN4llvm17raw_pwrite_streamD2Ev:

0000000000000000 <_ZN4llvm17raw_pwrite_streamD1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	adrp	x0, 0 <_ZTVN4llvm17raw_pwrite_streamE>
  10:	ldr	x0, [x0]
  14:	add	x1, x0, #0x10
  18:	ldr	x0, [sp, #24]
  1c:	str	x1, [x0]
  20:	ldr	x0, [sp, #24]
  24:	bl	0 <_ZN4llvm11raw_ostreamD2Ev>
  28:	nop
  2c:	ldp	x29, x30, [sp], #32
  30:	ret

Disassembly of section .text._ZN4llvm17raw_pwrite_streamD0Ev:

0000000000000000 <_ZN4llvm17raw_pwrite_streamD0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm17raw_pwrite_streamD0Ev>
  14:	mov	x1, #0x28                  	// #40
  18:	ldr	x0, [sp, #24]
  1c:	bl	0 <_ZdlPvm>
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZN4llvm19raw_svector_ostreamC2ERNS_15SmallVectorImplIcEE:

0000000000000000 <_ZN4llvm19raw_svector_ostreamC1ERNS_15SmallVectorImplIcEE>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	mov	w1, #0x0                   	// #0
  18:	bl	0 <_ZN4llvm19raw_svector_ostreamC1ERNS_15SmallVectorImplIcEE>
  1c:	adrp	x0, 0 <_ZTVN4llvm19raw_svector_ostreamE>
  20:	ldr	x0, [x0]
  24:	add	x1, x0, #0x10
  28:	ldr	x0, [sp, #24]
  2c:	str	x1, [x0]
  30:	ldr	x0, [sp, #24]
  34:	ldr	x1, [sp, #16]
  38:	str	x1, [x0, #40]
  3c:	ldr	x0, [sp, #24]
  40:	bl	0 <_ZN4llvm19raw_svector_ostreamC1ERNS_15SmallVectorImplIcEE>
  44:	nop
  48:	ldp	x29, x30, [sp], #32
  4c:	ret

Disassembly of section .text._ZN4llvm19raw_svector_ostream3strEv:

0000000000000000 <_ZN4llvm19raw_svector_ostream3strEv>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	ldr	x0, [sp, #40]
  14:	ldr	x0, [x0, #40]
  18:	bl	0 <_ZN4llvm19raw_svector_ostream3strEv>
  1c:	mov	x19, x0
  20:	ldr	x0, [sp, #40]
  24:	ldr	x0, [x0, #40]
  28:	bl	0 <_ZN4llvm19raw_svector_ostream3strEv>
  2c:	mov	x1, x0
  30:	add	x0, sp, #0x30
  34:	mov	x2, x1
  38:	mov	x1, x19
  3c:	bl	0 <_ZN4llvm19raw_svector_ostream3strEv>
  40:	ldp	x0, x1, [sp, #48]
  44:	ldr	x19, [sp, #16]
  48:	ldp	x29, x30, [sp], #64
  4c:	ret

Disassembly of section .text._ZN4llvm19raw_svector_ostreamD2Ev:

0000000000000000 <_ZN4llvm19raw_svector_ostreamD1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	adrp	x0, 0 <_ZTVN4llvm19raw_svector_ostreamE>
  10:	ldr	x0, [x0]
  14:	add	x1, x0, #0x10
  18:	ldr	x0, [sp, #24]
  1c:	str	x1, [x0]
  20:	ldr	x0, [sp, #24]
  24:	bl	0 <_ZN4llvm19raw_svector_ostreamD1Ev>
  28:	nop
  2c:	ldp	x29, x30, [sp], #32
  30:	ret

Disassembly of section .text._ZN4llvm19raw_svector_ostreamD0Ev:

0000000000000000 <_ZN4llvm19raw_svector_ostreamD0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm19raw_svector_ostreamD0Ev>
  14:	mov	x1, #0x30                  	// #48
  18:	ldr	x0, [sp, #24]
  1c:	bl	0 <_ZdlPvm>
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZN4llvm5SMLocC2Ev:

0000000000000000 <_ZN4llvm5SMLocC1Ev>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	str	xzr, [x0]
  10:	nop
  14:	add	sp, sp, #0x10
  18:	ret

Disassembly of section .text._ZNK4llvm6MCInst9getOpcodeEv:

0000000000000000 <_ZNK4llvm6MCInst9getOpcodeEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	w0, [x0]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm6MCInst14getNumOperandsEv:

0000000000000000 <_ZNK4llvm6MCInst14getNumOperandsEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	add	x0, x0, #0x10
  14:	bl	0 <_ZNK4llvm6MCInst14getNumOperandsEv>
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZN4llvm6MCInstD2Ev:

0000000000000000 <_ZN4llvm6MCInstD1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	add	x0, x0, #0x10
  14:	bl	0 <_ZN4llvm6MCInstD1Ev>
  18:	nop
  1c:	ldp	x29, x30, [sp], #32
  20:	ret

Disassembly of section .text._ZNK4llvm16MCSchedClassDesc7isValidEv:

0000000000000000 <_ZNK4llvm16MCSchedClassDesc7isValidEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldrh	w0, [x0, #8]
  10:	and	w0, w0, #0x3fff
  14:	and	w1, w0, #0xffff
  18:	mov	w0, #0x3fff                	// #16383
  1c:	cmp	w1, w0
  20:	cset	w0, ne  // ne = any
  24:	and	w0, w0, #0xff
  28:	add	sp, sp, #0x10
  2c:	ret

Disassembly of section .text._ZNK4llvm16MCSchedClassDesc9isVariantEv:

0000000000000000 <_ZNK4llvm16MCSchedClassDesc9isVariantEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldrh	w0, [x0, #8]
  10:	and	w0, w0, #0x3fff
  14:	and	w1, w0, #0xffff
  18:	mov	w0, #0x3ffe                	// #16382
  1c:	cmp	w1, w0
  20:	cset	w0, eq  // eq = none
  24:	and	w0, w0, #0xff
  28:	add	sp, sp, #0x10
  2c:	ret

Disassembly of section .text._ZNK4llvm12MCSchedModel18hasInstrSchedModelEv:

0000000000000000 <_ZNK4llvm12MCSchedModel18hasInstrSchedModelEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0, #40]
  10:	cmp	x0, #0x0
  14:	cset	w0, ne  // ne = any
  18:	and	w0, w0, #0xff
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZNK4llvm12MCSchedModel17getSchedClassDescEj:

0000000000000000 <_ZNK4llvm12MCSchedModel17getSchedClassDescEj>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	w1, [sp, #20]
  10:	ldr	x0, [sp, #24]
  14:	bl	0 <_ZNK4llvm12MCSchedModel17getSchedClassDescEj>
  18:	and	w0, w0, #0xff
  1c:	cmp	w0, #0x0
  20:	b.ne	44 <_ZNK4llvm12MCSchedModel17getSchedClassDescEj+0x44>  // b.any
  24:	adrp	x0, 0 <_ZNK4llvm12MCSchedModel17getSchedClassDescEj>
  28:	add	x3, x0, #0x0
  2c:	mov	w2, #0x15b                 	// #347
  30:	adrp	x0, 0 <_ZNK4llvm12MCSchedModel17getSchedClassDescEj>
  34:	add	x1, x0, #0x0
  38:	adrp	x0, 0 <_ZNK4llvm12MCSchedModel17getSchedClassDescEj>
  3c:	add	x0, x0, #0x0
  40:	bl	0 <__assert_fail>
  44:	nop
  48:	ldr	x0, [sp, #24]
  4c:	ldr	w0, [x0, #52]
  50:	ldr	w1, [sp, #20]
  54:	cmp	w1, w0
  58:	b.cc	7c <_ZNK4llvm12MCSchedModel17getSchedClassDescEj+0x7c>  // b.lo, b.ul, b.last
  5c:	adrp	x0, 0 <_ZNK4llvm12MCSchedModel17getSchedClassDescEj>
  60:	add	x3, x0, #0x0
  64:	mov	w2, #0x15d                 	// #349
  68:	adrp	x0, 0 <_ZNK4llvm12MCSchedModel17getSchedClassDescEj>
  6c:	add	x1, x0, #0x0
  70:	adrp	x0, 0 <_ZNK4llvm12MCSchedModel17getSchedClassDescEj>
  74:	add	x0, x0, #0x0
  78:	bl	0 <__assert_fail>
  7c:	ldr	x0, [sp, #24]
  80:	ldr	x2, [x0, #40]
  84:	ldr	w1, [sp, #20]
  88:	mov	x0, x1
  8c:	lsl	x0, x0, #1
  90:	add	x0, x0, x1
  94:	lsl	x0, x0, #3
  98:	add	x0, x2, x0
  9c:	ldp	x29, x30, [sp], #32
  a0:	ret

Disassembly of section .text._ZNK4llvm18InstrItineraryData7isEmptyEv:

0000000000000000 <_ZNK4llvm18InstrItineraryData7isEmptyEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0, #96]
  10:	cmp	x0, #0x0
  14:	cset	w0, eq  // eq = none
  18:	and	w0, w0, #0xff
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZNK4llvm18InstrItineraryData15getOperandCycleEjj:

0000000000000000 <_ZNK4llvm18InstrItineraryData15getOperandCycleEjj>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	w1, [sp, #20]
  10:	str	w2, [sp, #16]
  14:	ldr	x0, [sp, #24]
  18:	bl	0 <_ZNK4llvm18InstrItineraryData15getOperandCycleEjj>
  1c:	and	w0, w0, #0xff
  20:	cmp	w0, #0x0
  24:	b.eq	30 <_ZNK4llvm18InstrItineraryData15getOperandCycleEjj+0x30>  // b.none
  28:	mov	w0, #0xffffffff            	// #-1
  2c:	b	c4 <_ZNK4llvm18InstrItineraryData15getOperandCycleEjj+0xc4>
  30:	ldr	x0, [sp, #24]
  34:	ldr	x2, [x0, #96]
  38:	ldr	w1, [sp, #20]
  3c:	mov	x0, x1
  40:	lsl	x0, x0, #2
  44:	add	x0, x0, x1
  48:	lsl	x0, x0, #1
  4c:	add	x0, x2, x0
  50:	ldrh	w0, [x0, #6]
  54:	str	w0, [sp, #44]
  58:	ldr	x0, [sp, #24]
  5c:	ldr	x2, [x0, #96]
  60:	ldr	w1, [sp, #20]
  64:	mov	x0, x1
  68:	lsl	x0, x0, #2
  6c:	add	x0, x0, x1
  70:	lsl	x0, x0, #1
  74:	add	x0, x2, x0
  78:	ldrh	w0, [x0, #8]
  7c:	str	w0, [sp, #40]
  80:	ldr	w1, [sp, #44]
  84:	ldr	w0, [sp, #16]
  88:	add	w0, w1, w0
  8c:	ldr	w1, [sp, #40]
  90:	cmp	w1, w0
  94:	b.hi	a0 <_ZNK4llvm18InstrItineraryData15getOperandCycleEjj+0xa0>  // b.pmore
  98:	mov	w0, #0xffffffff            	// #-1
  9c:	b	c4 <_ZNK4llvm18InstrItineraryData15getOperandCycleEjj+0xc4>
  a0:	ldr	x0, [sp, #24]
  a4:	ldr	x1, [x0, #80]
  a8:	ldr	w2, [sp, #44]
  ac:	ldr	w0, [sp, #16]
  b0:	add	w0, w2, w0
  b4:	mov	w0, w0
  b8:	lsl	x0, x0, #2
  bc:	add	x0, x1, x0
  c0:	ldr	w0, [x0]
  c4:	ldp	x29, x30, [sp], #48
  c8:	ret

Disassembly of section .text._ZNK4llvm15MCSubtargetInfo13getSchedModelEv:

0000000000000000 <_ZNK4llvm15MCSubtargetInfo13getSchedModelEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0, #152]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm15MCSubtargetInfo20getWriteLatencyEntryEPKNS_16MCSchedClassDescEj:

0000000000000000 <_ZNK4llvm15MCSubtargetInfo20getWriteLatencyEntryEPKNS_16MCSchedClassDescEj>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	w2, [sp, #28]
  14:	ldr	x0, [sp, #32]
  18:	ldrh	w0, [x0, #16]
  1c:	mov	w1, w0
  20:	ldr	w0, [sp, #28]
  24:	cmp	w0, w1
  28:	b.cc	4c <_ZNK4llvm15MCSubtargetInfo20getWriteLatencyEntryEPKNS_16MCSchedClassDescEj+0x4c>  // b.lo, b.ul, b.last
  2c:	adrp	x0, 0 <_ZNK4llvm15MCSubtargetInfo20getWriteLatencyEntryEPKNS_16MCSchedClassDescEj>
  30:	add	x3, x0, #0x0
  34:	mov	w2, #0xab                  	// #171
  38:	adrp	x0, 0 <_ZNK4llvm15MCSubtargetInfo20getWriteLatencyEntryEPKNS_16MCSchedClassDescEj>
  3c:	add	x1, x0, #0x0
  40:	adrp	x0, 0 <_ZNK4llvm15MCSubtargetInfo20getWriteLatencyEntryEPKNS_16MCSchedClassDescEj>
  44:	add	x0, x0, #0x0
  48:	bl	0 <__assert_fail>
  4c:	ldr	x0, [sp, #40]
  50:	ldr	x1, [x0, #136]
  54:	ldr	x0, [sp, #32]
  58:	ldrh	w0, [x0, #14]
  5c:	mov	w2, w0
  60:	ldr	w0, [sp, #28]
  64:	add	w0, w2, w0
  68:	mov	w0, w0
  6c:	lsl	x0, x0, #2
  70:	add	x0, x1, x0
  74:	ldp	x29, x30, [sp], #48
  78:	ret

Disassembly of section .text._ZN4llvm13MCInstPrinter16setCommentStreamERNS_11raw_ostreamE:

0000000000000000 <_ZN4llvm13MCInstPrinter16setCommentStreamERNS_11raw_ostreamE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x0, [sp, #8]
  10:	ldr	x1, [sp]
  14:	str	x1, [x0, #8]
  18:	nop
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZN4llvm13MCInstPrinter12setUseMarkupEb:

0000000000000000 <_ZN4llvm13MCInstPrinter12setUseMarkupEb>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	strb	w1, [sp, #7]
   c:	ldr	x0, [sp, #8]
  10:	ldrb	w1, [sp, #7]
  14:	strb	w1, [x0, #40]
  18:	nop
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZN4llvm13MCInstPrinter14setPrintImmHexEb:

0000000000000000 <_ZN4llvm13MCInstPrinter14setPrintImmHexEb>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	strb	w1, [sp, #7]
   c:	ldr	x0, [sp, #8]
  10:	ldrb	w1, [sp, #7]
  14:	strb	w1, [x0, #41]
  18:	nop
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZN4llvm10MCRegisterC2Ej:

0000000000000000 <_ZN4llvm10MCRegisterC1Ej>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	w1, [sp, #4]
   c:	ldr	x0, [sp, #8]
  10:	ldr	w1, [sp, #4]
  14:	str	w1, [x0]
  18:	nop
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZNK4llvm10MCRegister2idEv:

0000000000000000 <_ZNK4llvm10MCRegister2idEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	w0, [x0]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm12DenseMapInfoINS_10MCRegisterEE11getEmptyKeyEv:

0000000000000000 <_ZN4llvm12DenseMapInfoINS_10MCRegisterEE11getEmptyKeyEv>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	bl	0 <_ZN4llvm12DenseMapInfoINS_10MCRegisterEE11getEmptyKeyEv>
   c:	ldp	x29, x30, [sp], #16
  10:	ret

Disassembly of section .text._ZN4llvm12DenseMapInfoINS_10MCRegisterEE15getTombstoneKeyEv:

0000000000000000 <_ZN4llvm12DenseMapInfoINS_10MCRegisterEE15getTombstoneKeyEv>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	bl	0 <_ZN4llvm12DenseMapInfoINS_10MCRegisterEE15getTombstoneKeyEv>
   c:	ldp	x29, x30, [sp], #16
  10:	ret

Disassembly of section .text._ZN4llvm12DenseMapInfoINS_10MCRegisterEE7isEqualERKS1_S4_:

0000000000000000 <_ZN4llvm12DenseMapInfoINS_10MCRegisterEE7isEqualERKS1_S4_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	bl	0 <_ZN4llvm12DenseMapInfoINS_10MCRegisterEE7isEqualERKS1_S4_>
  18:	str	w0, [sp, #40]
  1c:	ldr	x0, [sp, #16]
  20:	bl	0 <_ZN4llvm12DenseMapInfoINS_10MCRegisterEE7isEqualERKS1_S4_>
  24:	str	w0, [sp, #44]
  28:	add	x1, sp, #0x2c
  2c:	add	x0, sp, #0x28
  30:	bl	0 <_ZN4llvm12DenseMapInfoINS_10MCRegisterEE7isEqualERKS1_S4_>
  34:	and	w0, w0, #0xff
  38:	ldp	x29, x30, [sp], #48
  3c:	ret

Disassembly of section .text._ZNK4llvm11MCInstrDesc13getSchedClassEv:

0000000000000000 <_ZNK4llvm11MCInstrDesc13getSchedClassEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldrh	w0, [x0, #6]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm11MCInstrInfo3getEj:

0000000000000000 <_ZNK4llvm11MCInstrInfo3getEj>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	w1, [sp, #20]
  10:	ldr	x0, [sp, #24]
  14:	ldr	w0, [x0, #24]
  18:	ldr	w1, [sp, #20]
  1c:	cmp	w1, w0
  20:	b.cc	44 <_ZNK4llvm11MCInstrInfo3getEj+0x44>  // b.lo, b.ul, b.last
  24:	adrp	x0, 0 <_ZNK4llvm11MCInstrInfo3getEj>
  28:	add	x3, x0, #0x0
  2c:	mov	w2, #0x2d                  	// #45
  30:	adrp	x0, 0 <_ZNK4llvm11MCInstrInfo3getEj>
  34:	add	x1, x0, #0x0
  38:	adrp	x0, 0 <_ZNK4llvm11MCInstrInfo3getEj>
  3c:	add	x0, x0, #0x0
  40:	bl	0 <__assert_fail>
  44:	ldr	x0, [sp, #24]
  48:	ldr	x1, [x0]
  4c:	ldr	w0, [sp, #20]
  50:	lsl	x0, x0, #6
  54:	add	x0, x1, x0
  58:	ldp	x29, x30, [sp], #32
  5c:	ret

Disassembly of section .text._ZN4llvm11SmallStringILj128EEC2Ev:

0000000000000000 <_ZN4llvm11SmallStringILj128EEC1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm11SmallStringILj128EEC1Ev>
  14:	nop
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZN4llvm11SmallStringILj128EED2Ev:

0000000000000000 <_ZN4llvm11SmallStringILj128EED1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm11SmallStringILj128EED1Ev>
  14:	nop
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZN4llvm17LLVMDisasmContextC2ENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEPviPFiS7_mmmiS7_EPFPKcS7_mPmmPSB_EPKNS_6TargetEOSt10unique_ptrIKNS_9MCAsmInfoESt14default_deleteISL_EEOSJ_IKNS_14MCRegisterInfoESM_ISR_EEOSJ_IKNS_15MCSubtargetInfoESM_ISW_EEOSJ_IKNS_11MCInstrInfoESM_IS11_EEOSJ_IKNS_9MCContextESM_IS16_EEOSJ_IKNS_14MCDisassemblerESM_IS1B_EEOSJ_INS_13MCInstPrinterESM_IS1F_EE:

0000000000000000 <_ZN4llvm17LLVMDisasmContextC1ENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEPviPFiS7_mmmiS7_EPFPKcS7_mPmmPSB_EPKNS_6TargetEOSt10unique_ptrIKNS_9MCAsmInfoESt14default_deleteISL_EEOSJ_IKNS_14MCRegisterInfoESM_ISR_EEOSJ_IKNS_15MCSubtargetInfoESM_ISW_EEOSJ_IKNS_11MCInstrInfoESM_IS11_EEOSJ_IKNS_9MCContextESM_IS16_EEOSJ_IKNS_14MCDisassemblerESM_IS1B_EEOSJ_INS_13MCInstPrinterESM_IS1F_EE>:
   0:	stp	x29, x30, [sp, #-96]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #88]
  10:	str	x1, [sp, #80]
  14:	str	x2, [sp, #72]
  18:	str	w3, [sp, #68]
  1c:	str	x4, [sp, #56]
  20:	str	x5, [sp, #48]
  24:	str	x6, [sp, #40]
  28:	str	x7, [sp, #32]
  2c:	ldr	x19, [sp, #88]
  30:	ldr	x0, [sp, #80]
  34:	bl	0 <_ZN4llvm17LLVMDisasmContextC1ENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEPviPFiS7_mmmiS7_EPFPKcS7_mPmmPSB_EPKNS_6TargetEOSt10unique_ptrIKNS_9MCAsmInfoESt14default_deleteISL_EEOSJ_IKNS_14MCRegisterInfoESM_ISR_EEOSJ_IKNS_15MCSubtargetInfoESM_ISW_EEOSJ_IKNS_11MCInstrInfoESM_IS11_EEOSJ_IKNS_9MCContextESM_IS16_EEOSJ_IKNS_14MCDisassemblerESM_IS1B_EEOSJ_INS_13MCInstPrinterESM_IS1F_EE>
  38:	mov	x1, x0
  3c:	mov	x0, x19
  40:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EOS4_>
  44:	ldr	x0, [sp, #88]
  48:	ldr	x1, [sp, #72]
  4c:	str	x1, [x0, #32]
  50:	ldr	x0, [sp, #88]
  54:	ldr	w1, [sp, #68]
  58:	str	w1, [x0, #40]
  5c:	ldr	x0, [sp, #88]
  60:	ldr	x1, [sp, #56]
  64:	str	x1, [x0, #48]
  68:	ldr	x0, [sp, #88]
  6c:	ldr	x1, [sp, #48]
  70:	str	x1, [x0, #56]
  74:	ldr	x0, [sp, #88]
  78:	ldr	x1, [sp, #40]
  7c:	str	x1, [x0, #64]
  80:	ldr	x0, [sp, #88]
  84:	add	x19, x0, #0x48
  88:	ldr	x0, [sp, #32]
  8c:	bl	0 <_ZN4llvm17LLVMDisasmContextC1ENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEPviPFiS7_mmmiS7_EPFPKcS7_mPmmPSB_EPKNS_6TargetEOSt10unique_ptrIKNS_9MCAsmInfoESt14default_deleteISL_EEOSJ_IKNS_14MCRegisterInfoESM_ISR_EEOSJ_IKNS_15MCSubtargetInfoESM_ISW_EEOSJ_IKNS_11MCInstrInfoESM_IS11_EEOSJ_IKNS_9MCContextESM_IS16_EEOSJ_IKNS_14MCDisassemblerESM_IS1B_EEOSJ_INS_13MCInstPrinterESM_IS1F_EE>
  90:	mov	x1, x0
  94:	mov	x0, x19
  98:	bl	0 <_ZN4llvm17LLVMDisasmContextC1ENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEPviPFiS7_mmmiS7_EPFPKcS7_mPmmPSB_EPKNS_6TargetEOSt10unique_ptrIKNS_9MCAsmInfoESt14default_deleteISL_EEOSJ_IKNS_14MCRegisterInfoESM_ISR_EEOSJ_IKNS_15MCSubtargetInfoESM_ISW_EEOSJ_IKNS_11MCInstrInfoESM_IS11_EEOSJ_IKNS_9MCContextESM_IS16_EEOSJ_IKNS_14MCDisassemblerESM_IS1B_EEOSJ_INS_13MCInstPrinterESM_IS1F_EE>
  9c:	ldr	x0, [sp, #88]
  a0:	add	x19, x0, #0x50
  a4:	ldr	x0, [sp, #96]
  a8:	bl	0 <_ZN4llvm17LLVMDisasmContextC1ENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEPviPFiS7_mmmiS7_EPFPKcS7_mPmmPSB_EPKNS_6TargetEOSt10unique_ptrIKNS_9MCAsmInfoESt14default_deleteISL_EEOSJ_IKNS_14MCRegisterInfoESM_ISR_EEOSJ_IKNS_15MCSubtargetInfoESM_ISW_EEOSJ_IKNS_11MCInstrInfoESM_IS11_EEOSJ_IKNS_9MCContextESM_IS16_EEOSJ_IKNS_14MCDisassemblerESM_IS1B_EEOSJ_INS_13MCInstPrinterESM_IS1F_EE>
  ac:	mov	x1, x0
  b0:	mov	x0, x19
  b4:	bl	0 <_ZN4llvm17LLVMDisasmContextC1ENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEPviPFiS7_mmmiS7_EPFPKcS7_mPmmPSB_EPKNS_6TargetEOSt10unique_ptrIKNS_9MCAsmInfoESt14default_deleteISL_EEOSJ_IKNS_14MCRegisterInfoESM_ISR_EEOSJ_IKNS_15MCSubtargetInfoESM_ISW_EEOSJ_IKNS_11MCInstrInfoESM_IS11_EEOSJ_IKNS_9MCContextESM_IS16_EEOSJ_IKNS_14MCDisassemblerESM_IS1B_EEOSJ_INS_13MCInstPrinterESM_IS1F_EE>
  b8:	ldr	x0, [sp, #88]
  bc:	add	x19, x0, #0x58
  c0:	ldr	x0, [sp, #104]
  c4:	bl	0 <_ZN4llvm17LLVMDisasmContextC1ENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEPviPFiS7_mmmiS7_EPFPKcS7_mPmmPSB_EPKNS_6TargetEOSt10unique_ptrIKNS_9MCAsmInfoESt14default_deleteISL_EEOSJ_IKNS_14MCRegisterInfoESM_ISR_EEOSJ_IKNS_15MCSubtargetInfoESM_ISW_EEOSJ_IKNS_11MCInstrInfoESM_IS11_EEOSJ_IKNS_9MCContextESM_IS16_EEOSJ_IKNS_14MCDisassemblerESM_IS1B_EEOSJ_INS_13MCInstPrinterESM_IS1F_EE>
  c8:	mov	x1, x0
  cc:	mov	x0, x19
  d0:	bl	0 <_ZN4llvm17LLVMDisasmContextC1ENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEPviPFiS7_mmmiS7_EPFPKcS7_mPmmPSB_EPKNS_6TargetEOSt10unique_ptrIKNS_9MCAsmInfoESt14default_deleteISL_EEOSJ_IKNS_14MCRegisterInfoESM_ISR_EEOSJ_IKNS_15MCSubtargetInfoESM_ISW_EEOSJ_IKNS_11MCInstrInfoESM_IS11_EEOSJ_IKNS_9MCContextESM_IS16_EEOSJ_IKNS_14MCDisassemblerESM_IS1B_EEOSJ_INS_13MCInstPrinterESM_IS1F_EE>
  d4:	ldr	x0, [sp, #88]
  d8:	add	x19, x0, #0x60
  dc:	ldr	x0, [sp, #112]
  e0:	bl	0 <_ZN4llvm17LLVMDisasmContextC1ENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEPviPFiS7_mmmiS7_EPFPKcS7_mPmmPSB_EPKNS_6TargetEOSt10unique_ptrIKNS_9MCAsmInfoESt14default_deleteISL_EEOSJ_IKNS_14MCRegisterInfoESM_ISR_EEOSJ_IKNS_15MCSubtargetInfoESM_ISW_EEOSJ_IKNS_11MCInstrInfoESM_IS11_EEOSJ_IKNS_9MCContextESM_IS16_EEOSJ_IKNS_14MCDisassemblerESM_IS1B_EEOSJ_INS_13MCInstPrinterESM_IS1F_EE>
  e4:	mov	x1, x0
  e8:	mov	x0, x19
  ec:	bl	0 <_ZN4llvm17LLVMDisasmContextC1ENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEPviPFiS7_mmmiS7_EPFPKcS7_mPmmPSB_EPKNS_6TargetEOSt10unique_ptrIKNS_9MCAsmInfoESt14default_deleteISL_EEOSJ_IKNS_14MCRegisterInfoESM_ISR_EEOSJ_IKNS_15MCSubtargetInfoESM_ISW_EEOSJ_IKNS_11MCInstrInfoESM_IS11_EEOSJ_IKNS_9MCContextESM_IS16_EEOSJ_IKNS_14MCDisassemblerESM_IS1B_EEOSJ_INS_13MCInstPrinterESM_IS1F_EE>
  f0:	ldr	x0, [sp, #88]
  f4:	add	x19, x0, #0x68
  f8:	ldr	x0, [sp, #120]
  fc:	bl	0 <_ZN4llvm17LLVMDisasmContextC1ENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEPviPFiS7_mmmiS7_EPFPKcS7_mPmmPSB_EPKNS_6TargetEOSt10unique_ptrIKNS_9MCAsmInfoESt14default_deleteISL_EEOSJ_IKNS_14MCRegisterInfoESM_ISR_EEOSJ_IKNS_15MCSubtargetInfoESM_ISW_EEOSJ_IKNS_11MCInstrInfoESM_IS11_EEOSJ_IKNS_9MCContextESM_IS16_EEOSJ_IKNS_14MCDisassemblerESM_IS1B_EEOSJ_INS_13MCInstPrinterESM_IS1F_EE>
 100:	mov	x1, x0
 104:	mov	x0, x19
 108:	bl	0 <_ZN4llvm17LLVMDisasmContextC1ENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEPviPFiS7_mmmiS7_EPFPKcS7_mPmmPSB_EPKNS_6TargetEOSt10unique_ptrIKNS_9MCAsmInfoESt14default_deleteISL_EEOSJ_IKNS_14MCRegisterInfoESM_ISR_EEOSJ_IKNS_15MCSubtargetInfoESM_ISW_EEOSJ_IKNS_11MCInstrInfoESM_IS11_EEOSJ_IKNS_9MCContextESM_IS16_EEOSJ_IKNS_14MCDisassemblerESM_IS1B_EEOSJ_INS_13MCInstPrinterESM_IS1F_EE>
 10c:	ldr	x0, [sp, #88]
 110:	add	x19, x0, #0x70
 114:	ldr	x0, [sp, #128]
 118:	bl	0 <_ZN4llvm17LLVMDisasmContextC1ENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEPviPFiS7_mmmiS7_EPFPKcS7_mPmmPSB_EPKNS_6TargetEOSt10unique_ptrIKNS_9MCAsmInfoESt14default_deleteISL_EEOSJ_IKNS_14MCRegisterInfoESM_ISR_EEOSJ_IKNS_15MCSubtargetInfoESM_ISW_EEOSJ_IKNS_11MCInstrInfoESM_IS11_EEOSJ_IKNS_9MCContextESM_IS16_EEOSJ_IKNS_14MCDisassemblerESM_IS1B_EEOSJ_INS_13MCInstPrinterESM_IS1F_EE>
 11c:	mov	x1, x0
 120:	mov	x0, x19
 124:	bl	0 <_ZN4llvm17LLVMDisasmContextC1ENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEPviPFiS7_mmmiS7_EPFPKcS7_mPmmPSB_EPKNS_6TargetEOSt10unique_ptrIKNS_9MCAsmInfoESt14default_deleteISL_EEOSJ_IKNS_14MCRegisterInfoESM_ISR_EEOSJ_IKNS_15MCSubtargetInfoESM_ISW_EEOSJ_IKNS_11MCInstrInfoESM_IS11_EEOSJ_IKNS_9MCContextESM_IS16_EEOSJ_IKNS_14MCDisassemblerESM_IS1B_EEOSJ_INS_13MCInstPrinterESM_IS1F_EE>
 128:	ldr	x0, [sp, #88]
 12c:	add	x19, x0, #0x78
 130:	ldr	x0, [sp, #136]
 134:	bl	0 <_ZN4llvm17LLVMDisasmContextC1ENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEPviPFiS7_mmmiS7_EPFPKcS7_mPmmPSB_EPKNS_6TargetEOSt10unique_ptrIKNS_9MCAsmInfoESt14default_deleteISL_EEOSJ_IKNS_14MCRegisterInfoESM_ISR_EEOSJ_IKNS_15MCSubtargetInfoESM_ISW_EEOSJ_IKNS_11MCInstrInfoESM_IS11_EEOSJ_IKNS_9MCContextESM_IS16_EEOSJ_IKNS_14MCDisassemblerESM_IS1B_EEOSJ_INS_13MCInstPrinterESM_IS1F_EE>
 138:	mov	x1, x0
 13c:	mov	x0, x19
 140:	bl	0 <_ZN4llvm17LLVMDisasmContextC1ENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEPviPFiS7_mmmiS7_EPFPKcS7_mPmmPSB_EPKNS_6TargetEOSt10unique_ptrIKNS_9MCAsmInfoESt14default_deleteISL_EEOSJ_IKNS_14MCRegisterInfoESM_ISR_EEOSJ_IKNS_15MCSubtargetInfoESM_ISW_EEOSJ_IKNS_11MCInstrInfoESM_IS11_EEOSJ_IKNS_9MCContextESM_IS16_EEOSJ_IKNS_14MCDisassemblerESM_IS1B_EEOSJ_INS_13MCInstPrinterESM_IS1F_EE>
 144:	ldr	x0, [sp, #88]
 148:	str	xzr, [x0, #128]
 14c:	ldr	x0, [sp, #88]
 150:	add	x0, x0, #0x88
 154:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1Ev>
 158:	ldr	x0, [sp, #88]
 15c:	add	x0, x0, #0xa8
 160:	bl	0 <_ZN4llvm17LLVMDisasmContextC1ENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEPviPFiS7_mmmiS7_EPFPKcS7_mPmmPSB_EPKNS_6TargetEOSt10unique_ptrIKNS_9MCAsmInfoESt14default_deleteISL_EEOSJ_IKNS_14MCRegisterInfoESM_ISR_EEOSJ_IKNS_15MCSubtargetInfoESM_ISW_EEOSJ_IKNS_11MCInstrInfoESM_IS11_EEOSJ_IKNS_9MCContextESM_IS16_EEOSJ_IKNS_14MCDisassemblerESM_IS1B_EEOSJ_INS_13MCInstPrinterESM_IS1F_EE>
 164:	ldr	x0, [sp, #88]
 168:	add	x2, x0, #0x138
 16c:	ldr	x0, [sp, #88]
 170:	add	x0, x0, #0xa8
 174:	mov	x1, x0
 178:	mov	x0, x2
 17c:	bl	0 <_ZN4llvm17LLVMDisasmContextC1ENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEPviPFiS7_mmmiS7_EPFPKcS7_mPmmPSB_EPKNS_6TargetEOSt10unique_ptrIKNS_9MCAsmInfoESt14default_deleteISL_EEOSJ_IKNS_14MCRegisterInfoESM_ISR_EEOSJ_IKNS_15MCSubtargetInfoESM_ISW_EEOSJ_IKNS_11MCInstrInfoESM_IS11_EEOSJ_IKNS_9MCContextESM_IS16_EEOSJ_IKNS_14MCDisassemblerESM_IS1B_EEOSJ_INS_13MCInstPrinterESM_IS1F_EE>
 180:	nop
 184:	ldr	x19, [sp, #16]
 188:	ldp	x29, x30, [sp], #96
 18c:	ret

Disassembly of section .text._ZNK4llvm17LLVMDisasmContext13getTripleNameB5cxx11Ev:

0000000000000000 <_ZNK4llvm17LLVMDisasmContext13getTripleNameB5cxx11Ev>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNK4llvm17LLVMDisasmContext9getTargetEv:

0000000000000000 <_ZNK4llvm17LLVMDisasmContext9getTargetEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0, #64]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm17LLVMDisasmContext9getDisAsmEv:

0000000000000000 <_ZNK4llvm17LLVMDisasmContext9getDisAsmEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	add	x0, x0, #0x70
  14:	bl	0 <_ZNK4llvm17LLVMDisasmContext9getDisAsmEv>
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZNK4llvm17LLVMDisasmContext10getAsmInfoEv:

0000000000000000 <_ZNK4llvm17LLVMDisasmContext10getAsmInfoEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	add	x0, x0, #0x48
  14:	bl	0 <_ZNK4llvm17LLVMDisasmContext10getAsmInfoEv>
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZNK4llvm17LLVMDisasmContext12getInstrInfoEv:

0000000000000000 <_ZNK4llvm17LLVMDisasmContext12getInstrInfoEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	add	x0, x0, #0x60
  14:	bl	0 <_ZNK4llvm17LLVMDisasmContext12getInstrInfoEv>
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZNK4llvm17LLVMDisasmContext15getRegisterInfoEv:

0000000000000000 <_ZNK4llvm17LLVMDisasmContext15getRegisterInfoEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	add	x0, x0, #0x50
  14:	bl	0 <_ZNK4llvm17LLVMDisasmContext15getRegisterInfoEv>
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZNK4llvm17LLVMDisasmContext16getSubtargetInfoEv:

0000000000000000 <_ZNK4llvm17LLVMDisasmContext16getSubtargetInfoEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	add	x0, x0, #0x58
  14:	bl	0 <_ZNK4llvm17LLVMDisasmContext16getSubtargetInfoEv>
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZN4llvm17LLVMDisasmContext5getIPEv:

0000000000000000 <_ZN4llvm17LLVMDisasmContext5getIPEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	add	x0, x0, #0x78
  14:	bl	0 <_ZN4llvm17LLVMDisasmContext5getIPEv>
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZN4llvm17LLVMDisasmContext5setIPEPNS_13MCInstPrinterE:

0000000000000000 <_ZN4llvm17LLVMDisasmContext5setIPEPNS_13MCInstPrinterE>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	add	x0, x0, #0x78
  18:	ldr	x1, [sp, #16]
  1c:	bl	0 <_ZN4llvm17LLVMDisasmContext5setIPEPNS_13MCInstPrinterE>
  20:	nop
  24:	ldp	x29, x30, [sp], #32
  28:	ret

Disassembly of section .text._ZNK4llvm17LLVMDisasmContext10getOptionsEv:

0000000000000000 <_ZNK4llvm17LLVMDisasmContext10getOptionsEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0, #128]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm17LLVMDisasmContext10addOptionsEm:

0000000000000000 <_ZN4llvm17LLVMDisasmContext10addOptionsEm>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x0, [sp, #8]
  10:	ldr	x1, [x0, #128]
  14:	ldr	x0, [sp]
  18:	orr	x1, x1, x0
  1c:	ldr	x0, [sp, #8]
  20:	str	x1, [x0, #128]
  24:	nop
  28:	add	sp, sp, #0x10
  2c:	ret

Disassembly of section .text._ZNK4llvm17LLVMDisasmContext6getCPUEv:

0000000000000000 <_ZNK4llvm17LLVMDisasmContext6getCPUEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	add	x1, x0, #0x88
  14:	add	x0, sp, #0x20
  18:	bl	0 <_ZNK4llvm17LLVMDisasmContext6getCPUEv>
  1c:	ldp	x0, x1, [sp, #32]
  20:	ldp	x29, x30, [sp], #48
  24:	ret

Disassembly of section .text._ZN4llvm17LLVMDisasmContext6setCPUEPKc:

0000000000000000 <_ZN4llvm17LLVMDisasmContext6setCPUEPKc>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	add	x0, x0, #0x88
  18:	ldr	x1, [sp, #16]
  1c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEaSEPKc>
  20:	nop
  24:	ldp	x29, x30, [sp], #32
  28:	ret

Disassembly of section .text._ZN4llvm21formatted_raw_ostream9setStreamERNS_11raw_ostreamE:

0000000000000000 <_ZN4llvm21formatted_raw_ostream9setStreamERNS_11raw_ostreamE>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	bl	0 <_ZN4llvm21formatted_raw_ostream9setStreamERNS_11raw_ostreamE>
  18:	ldr	x0, [sp, #24]
  1c:	ldr	x1, [sp, #16]
  20:	str	x1, [x0, #40]
  24:	ldr	x0, [sp, #24]
  28:	ldr	x0, [x0, #40]
  2c:	bl	0 <_ZN4llvm21formatted_raw_ostream9setStreamERNS_11raw_ostreamE>
  30:	str	x0, [sp, #40]
  34:	ldr	x0, [sp, #40]
  38:	cmp	x0, #0x0
  3c:	b.eq	50 <_ZN4llvm21formatted_raw_ostream9setStreamERNS_11raw_ostreamE+0x50>  // b.none
  40:	ldr	x0, [sp, #24]
  44:	ldr	x1, [sp, #40]
  48:	bl	0 <_ZN4llvm21formatted_raw_ostream9setStreamERNS_11raw_ostreamE>
  4c:	b	58 <_ZN4llvm21formatted_raw_ostream9setStreamERNS_11raw_ostreamE+0x58>
  50:	ldr	x0, [sp, #24]
  54:	bl	0 <_ZN4llvm21formatted_raw_ostream9setStreamERNS_11raw_ostreamE>
  58:	ldr	x0, [sp, #24]
  5c:	ldr	x0, [x0, #40]
  60:	bl	0 <_ZN4llvm21formatted_raw_ostream9setStreamERNS_11raw_ostreamE>
  64:	ldr	x0, [sp, #24]
  68:	str	xzr, [x0, #56]
  6c:	nop
  70:	ldp	x29, x30, [sp], #48
  74:	ret

Disassembly of section .text._ZN4llvm21formatted_raw_ostreamC2ERNS_11raw_ostreamE:

0000000000000000 <_ZN4llvm21formatted_raw_ostreamC1ERNS_11raw_ostreamE>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	mov	w1, #0x0                   	// #0
  18:	bl	0 <_ZN4llvm21formatted_raw_ostreamC1ERNS_11raw_ostreamE>
  1c:	adrp	x0, 0 <_ZTVN4llvm21formatted_raw_ostreamE>
  20:	ldr	x0, [x0]
  24:	add	x1, x0, #0x10
  28:	ldr	x0, [sp, #24]
  2c:	str	x1, [x0]
  30:	ldr	x0, [sp, #24]
  34:	str	xzr, [x0, #40]
  38:	ldr	x0, [sp, #24]
  3c:	add	x0, x0, #0x30
  40:	str	wzr, [sp, #40]
  44:	str	wzr, [sp, #44]
  48:	add	x2, sp, #0x2c
  4c:	add	x1, sp, #0x28
  50:	bl	0 <_ZN4llvm21formatted_raw_ostreamC1ERNS_11raw_ostreamE>
  54:	ldr	x1, [sp, #16]
  58:	ldr	x0, [sp, #24]
  5c:	bl	0 <_ZN4llvm21formatted_raw_ostreamC1ERNS_11raw_ostreamE>
  60:	nop
  64:	ldp	x29, x30, [sp], #48
  68:	ret

Disassembly of section .text._ZN4llvm21formatted_raw_ostreamD2Ev:

0000000000000000 <_ZN4llvm21formatted_raw_ostreamD1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	adrp	x0, 0 <_ZTVN4llvm21formatted_raw_ostreamE>
  10:	ldr	x0, [x0]
  14:	add	x1, x0, #0x10
  18:	ldr	x0, [sp, #24]
  1c:	str	x1, [x0]
  20:	ldr	x0, [sp, #24]
  24:	bl	0 <_ZN4llvm21formatted_raw_ostreamD1Ev>
  28:	ldr	x0, [sp, #24]
  2c:	bl	0 <_ZN4llvm21formatted_raw_ostreamD1Ev>
  30:	ldr	x0, [sp, #24]
  34:	bl	0 <_ZN4llvm11raw_ostreamD2Ev>
  38:	nop
  3c:	ldp	x29, x30, [sp], #32
  40:	ret

Disassembly of section .text._ZN4llvm21formatted_raw_ostreamD0Ev:

0000000000000000 <_ZN4llvm21formatted_raw_ostreamD0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm21formatted_raw_ostreamD0Ev>
  14:	mov	x1, #0x40                  	// #64
  18:	ldr	x0, [sp, #24]
  1c:	bl	0 <_ZdlPvm>
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZN4llvm21formatted_raw_ostream13releaseStreamEv:

0000000000000000 <_ZN4llvm21formatted_raw_ostream13releaseStreamEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	ldr	x0, [x0, #40]
  14:	cmp	x0, #0x0
  18:	b.eq	58 <_ZN4llvm21formatted_raw_ostream13releaseStreamEv+0x58>  // b.none
  1c:	ldr	x0, [sp, #24]
  20:	bl	0 <_ZN4llvm21formatted_raw_ostream13releaseStreamEv>
  24:	str	x0, [sp, #40]
  28:	ldr	x0, [sp, #40]
  2c:	cmp	x0, #0x0
  30:	b.eq	48 <_ZN4llvm21formatted_raw_ostream13releaseStreamEv+0x48>  // b.none
  34:	ldr	x0, [sp, #24]
  38:	ldr	x0, [x0, #40]
  3c:	ldr	x1, [sp, #40]
  40:	bl	0 <_ZN4llvm21formatted_raw_ostream13releaseStreamEv>
  44:	b	5c <_ZN4llvm21formatted_raw_ostream13releaseStreamEv+0x5c>
  48:	ldr	x0, [sp, #24]
  4c:	ldr	x0, [x0, #40]
  50:	bl	0 <_ZN4llvm21formatted_raw_ostream13releaseStreamEv>
  54:	b	5c <_ZN4llvm21formatted_raw_ostream13releaseStreamEv+0x5c>
  58:	nop
  5c:	ldp	x29, x30, [sp], #48
  60:	ret

Disassembly of section .text._ZN4llvm6TripleD2Ev:

0000000000000000 <_ZN4llvm6TripleD1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
  14:	nop
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZNK4llvm6Target15createMCAsmInfoERKNS_14MCRegisterInfoENS_9StringRefERKNS_15MCTargetOptionsE:

0000000000000000 <_ZNK4llvm6Target15createMCAsmInfoERKNS_14MCRegisterInfoENS_9StringRefERKNS_15MCTargetOptionsE>:
   0:	stp	x29, x30, [sp, #-160]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #72]
  10:	str	x1, [sp, #64]
  14:	stp	x2, x3, [sp, #48]
  18:	str	x4, [sp, #40]
  1c:	ldr	x0, [sp, #72]
  20:	ldr	x0, [x0, #48]
  24:	cmp	x0, #0x0
  28:	b.ne	34 <_ZNK4llvm6Target15createMCAsmInfoERKNS_14MCRegisterInfoENS_9StringRefERKNS_15MCTargetOptionsE+0x34>  // b.any
  2c:	mov	x19, #0x0                   	// #0
  30:	b	78 <_ZNK4llvm6Target15createMCAsmInfoERKNS_14MCRegisterInfoENS_9StringRefERKNS_15MCTargetOptionsE+0x78>
  34:	ldr	x0, [sp, #72]
  38:	ldr	x19, [x0, #48]
  3c:	add	x1, sp, #0x30
  40:	add	x0, sp, #0x88
  44:	bl	0 <_ZNK4llvm6Target15createMCAsmInfoERKNS_14MCRegisterInfoENS_9StringRefERKNS_15MCTargetOptionsE>
  48:	add	x1, sp, #0x88
  4c:	add	x0, sp, #0x50
  50:	bl	0 <_ZN4llvm6TripleC1ERKNS_5TwineE>
  54:	add	x0, sp, #0x50
  58:	ldr	x2, [sp, #40]
  5c:	mov	x1, x0
  60:	ldr	x0, [sp, #64]
  64:	blr	x19
  68:	mov	x19, x0
  6c:	nop
  70:	add	x0, sp, #0x50
  74:	bl	0 <_ZNK4llvm6Target15createMCAsmInfoERKNS_14MCRegisterInfoENS_9StringRefERKNS_15MCTargetOptionsE>
  78:	mov	x0, x19
  7c:	ldr	x19, [sp, #16]
  80:	ldp	x29, x30, [sp], #160
  84:	ret

Disassembly of section .text._ZNK4llvm6Target17createMCInstrInfoEv:

0000000000000000 <_ZNK4llvm6Target17createMCInstrInfoEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	ldr	x0, [x0, #56]
  14:	cmp	x0, #0x0
  18:	b.ne	24 <_ZNK4llvm6Target17createMCInstrInfoEv+0x24>  // b.any
  1c:	mov	x0, #0x0                   	// #0
  20:	b	34 <_ZNK4llvm6Target17createMCInstrInfoEv+0x34>
  24:	ldr	x0, [sp, #24]
  28:	ldr	x0, [x0, #56]
  2c:	blr	x0
  30:	nop
  34:	ldp	x29, x30, [sp], #32
  38:	ret

Disassembly of section .text._ZNK4llvm6Target15createMCRegInfoENS_9StringRefE:

0000000000000000 <_ZNK4llvm6Target15createMCRegInfoENS_9StringRefE>:
   0:	stp	x29, x30, [sp, #-144]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	stp	x1, x2, [sp, #40]
  14:	ldr	x0, [sp, #56]
  18:	ldr	x0, [x0, #72]
  1c:	cmp	x0, #0x0
  20:	b.ne	2c <_ZNK4llvm6Target15createMCRegInfoENS_9StringRefE+0x2c>  // b.any
  24:	mov	x19, #0x0                   	// #0
  28:	b	64 <_ZNK4llvm6Target15createMCRegInfoENS_9StringRefE+0x64>
  2c:	ldr	x0, [sp, #56]
  30:	ldr	x19, [x0, #72]
  34:	add	x1, sp, #0x28
  38:	add	x0, sp, #0x78
  3c:	bl	0 <_ZNK4llvm6Target15createMCRegInfoENS_9StringRefE>
  40:	add	x1, sp, #0x78
  44:	add	x0, sp, #0x40
  48:	bl	0 <_ZN4llvm6TripleC1ERKNS_5TwineE>
  4c:	add	x0, sp, #0x40
  50:	blr	x19
  54:	mov	x19, x0
  58:	nop
  5c:	add	x0, sp, #0x40
  60:	bl	0 <_ZNK4llvm6Target15createMCRegInfoENS_9StringRefE>
  64:	mov	x0, x19
  68:	ldr	x19, [sp, #16]
  6c:	ldp	x29, x30, [sp], #144
  70:	ret

Disassembly of section .text._ZNK4llvm6Target21createMCSubtargetInfoENS_9StringRefES1_S1_:

0000000000000000 <_ZNK4llvm6Target21createMCSubtargetInfoENS_9StringRefES1_S1_>:
   0:	stp	x29, x30, [sp, #-176]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #88]
  10:	stp	x1, x2, [sp, #72]
  14:	stp	x3, x4, [sp, #56]
  18:	stp	x5, x6, [sp, #40]
  1c:	ldr	x0, [sp, #88]
  20:	ldr	x0, [x0, #80]
  24:	cmp	x0, #0x0
  28:	b.ne	34 <_ZNK4llvm6Target21createMCSubtargetInfoENS_9StringRefES1_S1_+0x34>  // b.any
  2c:	mov	x19, #0x0                   	// #0
  30:	b	74 <_ZNK4llvm6Target21createMCSubtargetInfoENS_9StringRefES1_S1_+0x74>
  34:	ldr	x0, [sp, #88]
  38:	ldr	x19, [x0, #80]
  3c:	add	x1, sp, #0x48
  40:	add	x0, sp, #0x98
  44:	bl	0 <_ZNK4llvm6Target21createMCSubtargetInfoENS_9StringRefES1_S1_>
  48:	add	x1, sp, #0x98
  4c:	add	x0, sp, #0x60
  50:	bl	0 <_ZN4llvm6TripleC1ERKNS_5TwineE>
  54:	add	x0, sp, #0x60
  58:	ldp	x3, x4, [sp, #40]
  5c:	ldp	x1, x2, [sp, #56]
  60:	blr	x19
  64:	mov	x19, x0
  68:	nop
  6c:	add	x0, sp, #0x60
  70:	bl	0 <_ZNK4llvm6Target21createMCSubtargetInfoENS_9StringRefES1_S1_>
  74:	mov	x0, x19
  78:	ldr	x19, [sp, #16]
  7c:	ldp	x29, x30, [sp], #176
  80:	ret

Disassembly of section .text._ZNK4llvm6Target20createMCDisassemblerERKNS_15MCSubtargetInfoERNS_9MCContextE:

0000000000000000 <_ZNK4llvm6Target20createMCDisassemblerERKNS_15MCSubtargetInfoERNS_9MCContextE>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	ldr	x0, [sp, #40]
  18:	ldr	x0, [x0, #120]
  1c:	cmp	x0, #0x0
  20:	b.ne	2c <_ZNK4llvm6Target20createMCDisassemblerERKNS_15MCSubtargetInfoERNS_9MCContextE+0x2c>  // b.any
  24:	mov	x0, #0x0                   	// #0
  28:	b	48 <_ZNK4llvm6Target20createMCDisassemblerERKNS_15MCSubtargetInfoERNS_9MCContextE+0x48>
  2c:	ldr	x0, [sp, #40]
  30:	ldr	x3, [x0, #120]
  34:	ldr	x2, [sp, #24]
  38:	ldr	x1, [sp, #32]
  3c:	ldr	x0, [sp, #40]
  40:	blr	x3
  44:	nop
  48:	ldp	x29, x30, [sp], #48
  4c:	ret

Disassembly of section .text._ZNK4llvm6Target19createMCInstPrinterERKNS_6TripleEjRKNS_9MCAsmInfoERKNS_11MCInstrInfoERKNS_14MCRegisterInfoE:

0000000000000000 <_ZNK4llvm6Target19createMCInstPrinterERKNS_6TripleEjRKNS_9MCAsmInfoERKNS_11MCInstrInfoERKNS_14MCRegisterInfoE>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #56]
   c:	str	x1, [sp, #48]
  10:	str	w2, [sp, #44]
  14:	str	x3, [sp, #32]
  18:	str	x4, [sp, #24]
  1c:	str	x5, [sp, #16]
  20:	ldr	x0, [sp, #56]
  24:	ldr	x0, [x0, #128]
  28:	cmp	x0, #0x0
  2c:	b.ne	38 <_ZNK4llvm6Target19createMCInstPrinterERKNS_6TripleEjRKNS_9MCAsmInfoERKNS_11MCInstrInfoERKNS_14MCRegisterInfoE+0x38>  // b.any
  30:	mov	x0, #0x0                   	// #0
  34:	b	5c <_ZNK4llvm6Target19createMCInstPrinterERKNS_6TripleEjRKNS_9MCAsmInfoERKNS_11MCInstrInfoERKNS_14MCRegisterInfoE+0x5c>
  38:	ldr	x0, [sp, #56]
  3c:	ldr	x5, [x0, #128]
  40:	ldr	x4, [sp, #16]
  44:	ldr	x3, [sp, #24]
  48:	ldr	x2, [sp, #32]
  4c:	ldr	w1, [sp, #44]
  50:	ldr	x0, [sp, #48]
  54:	blr	x5
  58:	nop
  5c:	ldp	x29, x30, [sp], #64
  60:	ret

Disassembly of section .text._ZNK4llvm6Target22createMCRelocationInfoENS_9StringRefERNS_9MCContextE:

0000000000000000 <_ZNK4llvm6Target22createMCRelocationInfoENS_9StringRefERNS_9MCContextE>:
   0:	stp	x29, x30, [sp, #-160]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	stp	x1, x2, [sp, #40]
  14:	str	x3, [sp, #32]
  18:	ldr	x0, [sp, #56]
  1c:	ldr	x0, [x0, #200]
  20:	cmp	x0, #0x0
  24:	b.eq	34 <_ZNK4llvm6Target22createMCRelocationInfoENS_9StringRefERNS_9MCContextE+0x34>  // b.none
  28:	ldr	x0, [sp, #56]
  2c:	ldr	x0, [x0, #200]
  30:	b	3c <_ZNK4llvm6Target22createMCRelocationInfoENS_9StringRefERNS_9MCContextE+0x3c>
  34:	adrp	x0, 0 <_ZN4llvm22createMCRelocationInfoERKNS_6TripleERNS_9MCContextE>
  38:	ldr	x0, [x0]
  3c:	str	x0, [sp, #152]
  40:	add	x1, sp, #0x28
  44:	add	x0, sp, #0x80
  48:	bl	0 <_ZNK4llvm6Target22createMCRelocationInfoENS_9StringRefERNS_9MCContextE>
  4c:	add	x1, sp, #0x80
  50:	add	x0, sp, #0x48
  54:	bl	0 <_ZN4llvm6TripleC1ERKNS_5TwineE>
  58:	add	x0, sp, #0x48
  5c:	ldr	x2, [sp, #152]
  60:	ldr	x1, [sp, #32]
  64:	blr	x2
  68:	mov	x19, x0
  6c:	nop
  70:	add	x0, sp, #0x48
  74:	bl	0 <_ZNK4llvm6Target22createMCRelocationInfoENS_9StringRefERNS_9MCContextE>
  78:	mov	x0, x19
  7c:	ldr	x19, [sp, #16]
  80:	ldp	x29, x30, [sp], #160
  84:	ret

Disassembly of section .text._ZNK4llvm6Target18createMCSymbolizerENS_9StringRefEPFiPvmmmiS2_EPFPKcS2_mPmmPS6_ES2_PNS_9MCContextEOSt10unique_ptrINS_16MCRelocationInfoESt14default_deleteISE_EE:

0000000000000000 <_ZNK4llvm6Target18createMCSymbolizerENS_9StringRefEPFiPvmmmiS2_EPFPKcS2_mPmmPS6_ES2_PNS_9MCContextEOSt10unique_ptrINS_16MCRelocationInfoESt14default_deleteISE_EE>:
   0:	stp	x29, x30, [sp, #-192]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #88]
  10:	stp	x1, x2, [sp, #72]
  14:	str	x3, [sp, #64]
  18:	str	x4, [sp, #56]
  1c:	str	x5, [sp, #48]
  20:	str	x6, [sp, #40]
  24:	str	x7, [sp, #32]
  28:	ldr	x0, [sp, #88]
  2c:	ldr	x0, [x0, #208]
  30:	cmp	x0, #0x0
  34:	b.eq	44 <_ZNK4llvm6Target18createMCSymbolizerENS_9StringRefEPFiPvmmmiS2_EPFPKcS2_mPmmPS6_ES2_PNS_9MCContextEOSt10unique_ptrINS_16MCRelocationInfoESt14default_deleteISE_EE+0x44>  // b.none
  38:	ldr	x0, [sp, #88]
  3c:	ldr	x0, [x0, #208]
  40:	b	4c <_ZNK4llvm6Target18createMCSymbolizerENS_9StringRefEPFiPvmmmiS2_EPFPKcS2_mPmmPS6_ES2_PNS_9MCContextEOSt10unique_ptrINS_16MCRelocationInfoESt14default_deleteISE_EE+0x4c>
  44:	adrp	x0, 0 <_ZN4llvm18createMCSymbolizerERKNS_6TripleEPFiPvmmmiS3_EPFPKcS3_mPmmPS7_ES3_PNS_9MCContextEOSt10unique_ptrINS_16MCRelocationInfoESt14default_deleteISF_EE>
  48:	ldr	x0, [x0]
  4c:	str	x0, [sp, #184]
  50:	add	x1, sp, #0x48
  54:	add	x0, sp, #0xa0
  58:	bl	0 <_ZNK4llvm6Target18createMCSymbolizerENS_9StringRefEPFiPvmmmiS2_EPFPKcS2_mPmmPS6_ES2_PNS_9MCContextEOSt10unique_ptrINS_16MCRelocationInfoESt14default_deleteISE_EE>
  5c:	add	x1, sp, #0xa0
  60:	add	x0, sp, #0x68
  64:	bl	0 <_ZN4llvm6TripleC1ERKNS_5TwineE>
  68:	ldr	x0, [sp, #32]
  6c:	bl	0 <_ZNK4llvm6Target18createMCSymbolizerENS_9StringRefEPFiPvmmmiS2_EPFPKcS2_mPmmPS6_ES2_PNS_9MCContextEOSt10unique_ptrINS_16MCRelocationInfoESt14default_deleteISE_EE>
  70:	mov	x1, x0
  74:	add	x0, sp, #0x68
  78:	ldr	x6, [sp, #184]
  7c:	mov	x5, x1
  80:	ldr	x4, [sp, #40]
  84:	ldr	x3, [sp, #48]
  88:	ldr	x2, [sp, #56]
  8c:	ldr	x1, [sp, #64]
  90:	blr	x6
  94:	mov	x19, x0
  98:	nop
  9c:	add	x0, sp, #0x68
  a0:	bl	0 <_ZNK4llvm6Target18createMCSymbolizerENS_9StringRefEPFiPvmmmiS2_EPFPKcS2_mPmmPS6_ES2_PNS_9MCContextEOSt10unique_ptrINS_16MCRelocationInfoESt14default_deleteISE_EE>
  a4:	mov	x0, x19
  a8:	ldr	x19, [sp, #16]
  ac:	ldp	x29, x30, [sp], #192
  b0:	ret

Disassembly of section .text._ZN4llvm15MCTargetOptionsD2Ev:

0000000000000000 <_ZN4llvm15MCTargetOptionsD1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	add	x0, x0, #0x48
  14:	bl	0 <_ZN4llvm15MCTargetOptionsD1Ev>
  18:	ldr	x0, [sp, #24]
  1c:	add	x0, x0, #0x28
  20:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
  24:	ldr	x0, [sp, #24]
  28:	add	x0, x0, #0x8
  2c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
  30:	nop
  34:	ldp	x29, x30, [sp], #32
  38:	ret

Disassembly of section .text._ZN4llvm17LLVMDisasmContextD2Ev:

0000000000000000 <_ZN4llvm17LLVMDisasmContextD1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	add	x0, x0, #0x138
  14:	bl	0 <_ZN4llvm17LLVMDisasmContextD1Ev>
  18:	ldr	x0, [sp, #24]
  1c:	add	x0, x0, #0xa8
  20:	bl	0 <_ZN4llvm17LLVMDisasmContextD1Ev>
  24:	ldr	x0, [sp, #24]
  28:	add	x0, x0, #0x88
  2c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
  30:	ldr	x0, [sp, #24]
  34:	add	x0, x0, #0x78
  38:	bl	0 <_ZN4llvm17LLVMDisasmContextD1Ev>
  3c:	ldr	x0, [sp, #24]
  40:	add	x0, x0, #0x70
  44:	bl	0 <_ZN4llvm17LLVMDisasmContextD1Ev>
  48:	ldr	x0, [sp, #24]
  4c:	add	x0, x0, #0x68
  50:	bl	0 <_ZN4llvm17LLVMDisasmContextD1Ev>
  54:	ldr	x0, [sp, #24]
  58:	add	x0, x0, #0x60
  5c:	bl	0 <_ZN4llvm17LLVMDisasmContextD1Ev>
  60:	ldr	x0, [sp, #24]
  64:	add	x0, x0, #0x58
  68:	bl	0 <_ZN4llvm17LLVMDisasmContextD1Ev>
  6c:	ldr	x0, [sp, #24]
  70:	add	x0, x0, #0x50
  74:	bl	0 <_ZN4llvm17LLVMDisasmContextD1Ev>
  78:	ldr	x0, [sp, #24]
  7c:	add	x0, x0, #0x48
  80:	bl	0 <_ZN4llvm17LLVMDisasmContextD1Ev>
  84:	ldr	x0, [sp, #24]
  88:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
  8c:	nop
  90:	ldp	x29, x30, [sp], #32
  94:	ret

Disassembly of section .text._ZN4llvm6MCInstC2Ev:

0000000000000000 <_ZN4llvm6MCInstC1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	str	wzr, [x0]
  14:	ldr	x0, [sp, #24]
  18:	str	wzr, [x0, #4]
  1c:	ldr	x0, [sp, #24]
  20:	add	x0, x0, #0x8
  24:	bl	0 <_ZN4llvm6MCInstC1Ev>
  28:	ldr	x0, [sp, #24]
  2c:	add	x0, x0, #0x10
  30:	bl	0 <_ZN4llvm6MCInstC1Ev>
  34:	nop
  38:	ldp	x29, x30, [sp], #32
  3c:	ret

Disassembly of section .text._ZSt3minImERKT_S2_S2_:

0000000000000000 <_ZSt3minImERKT_S2_S2_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x0, [sp]
  10:	ldr	x1, [x0]
  14:	ldr	x0, [sp, #8]
  18:	ldr	x0, [x0]
  1c:	cmp	x1, x0
  20:	b.cs	2c <_ZSt3minImERKT_S2_S2_+0x2c>  // b.hs, b.nlast
  24:	ldr	x0, [sp]
  28:	b	30 <_ZSt3minImERKT_S2_S2_+0x30>
  2c:	ldr	x0, [sp, #8]
  30:	add	sp, sp, #0x10
  34:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonIcvE4dataEv:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonIcvE4dataEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonIcvE4dataEv>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonINS_9MCOperandEvE5beginEv:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonINS_9MCOperandEvE5beginEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonINS_9MCOperandEvE3endEv:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonINS_9MCOperandEvE3endEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	ldr	x0, [sp, #40]
  14:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonINS_9MCOperandEvE3endEv>
  18:	mov	x19, x0
  1c:	ldr	x0, [sp, #40]
  20:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonINS_9MCOperandEvE3endEv>
  24:	lsl	x0, x0, #4
  28:	add	x0, x19, x0
  2c:	ldr	x19, [sp, #16]
  30:	ldp	x29, x30, [sp], #48
  34:	ret

Disassembly of section .text._ZN4llvm11SmallVectorINS_9MCOperandELj8EED2Ev:

0000000000000000 <_ZN4llvm11SmallVectorINS_9MCOperandELj8EED1Ev>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	ldr	x0, [sp, #40]
  14:	bl	0 <_ZN4llvm11SmallVectorINS_9MCOperandELj8EED1Ev>
  18:	mov	x19, x0
  1c:	ldr	x0, [sp, #40]
  20:	bl	0 <_ZN4llvm11SmallVectorINS_9MCOperandELj8EED1Ev>
  24:	mov	x1, x0
  28:	mov	x0, x19
  2c:	bl	0 <_ZN4llvm11SmallVectorINS_9MCOperandELj8EED1Ev>
  30:	ldr	x0, [sp, #40]
  34:	bl	0 <_ZN4llvm11SmallVectorINS_9MCOperandELj8EED1Ev>
  38:	nop
  3c:	ldr	x19, [sp, #16]
  40:	ldp	x29, x30, [sp], #48
  44:	ret

Disassembly of section .text._ZSt4moveIRNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEONSt16remove_referenceIT_E4typeEOS8_:

0000000000000000 <_ZSt4moveIRNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEONSt16remove_referenceIT_E4typeEOS8_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt7forwardIiEOT_RNSt16remove_referenceIS0_E4typeE:

0000000000000000 <_ZSt7forwardIiEOT_RNSt16remove_referenceIS0_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt4moveIRSt10unique_ptrIN4llvm16MCRelocationInfoESt14default_deleteIS2_EEEONSt16remove_referenceIT_E4typeEOS8_:

0000000000000000 <_ZSt4moveIRSt10unique_ptrIN4llvm16MCRelocationInfoESt14default_deleteIS2_EEEONSt16remove_referenceIT_E4typeEOS8_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt10unique_ptrIN4llvm16MCRelocationInfoESt14default_deleteIS1_EED2Ev:

0000000000000000 <_ZNSt10unique_ptrIN4llvm16MCRelocationInfoESt14default_deleteIS1_EED1Ev>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	ldr	x0, [sp, #40]
  14:	bl	0 <_ZNSt10unique_ptrIN4llvm16MCRelocationInfoESt14default_deleteIS1_EED1Ev>
  18:	str	x0, [sp, #56]
  1c:	ldr	x0, [sp, #56]
  20:	ldr	x0, [x0]
  24:	cmp	x0, #0x0
  28:	b.eq	50 <_ZNSt10unique_ptrIN4llvm16MCRelocationInfoESt14default_deleteIS1_EED1Ev+0x50>  // b.none
  2c:	ldr	x0, [sp, #40]
  30:	bl	0 <_ZNSt10unique_ptrIN4llvm16MCRelocationInfoESt14default_deleteIS1_EED1Ev>
  34:	mov	x19, x0
  38:	ldr	x0, [sp, #56]
  3c:	bl	0 <_ZNSt10unique_ptrIN4llvm16MCRelocationInfoESt14default_deleteIS1_EED1Ev>
  40:	ldr	x0, [x0]
  44:	mov	x1, x0
  48:	mov	x0, x19
  4c:	bl	0 <_ZNSt10unique_ptrIN4llvm16MCRelocationInfoESt14default_deleteIS1_EED1Ev>
  50:	ldr	x0, [sp, #56]
  54:	str	xzr, [x0]
  58:	nop
  5c:	ldr	x19, [sp, #16]
  60:	ldp	x29, x30, [sp], #64
  64:	ret

Disassembly of section .text._ZNSt5tupleIJPN4llvm12MCSymbolizerESt14default_deleteIS1_EEEC2IS2_S4_Lb1EEEv:

0000000000000000 <_ZNSt5tupleIJPN4llvm12MCSymbolizerESt14default_deleteIS1_EEEC1IS2_S4_Lb1EEEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt5tupleIJPN4llvm12MCSymbolizerESt14default_deleteIS1_EEEC1IS2_S4_Lb1EEEv>
  14:	nop
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZNSt10unique_ptrIN4llvm12MCSymbolizerESt14default_deleteIS1_EED2Ev:

0000000000000000 <_ZNSt10unique_ptrIN4llvm12MCSymbolizerESt14default_deleteIS1_EED1Ev>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	ldr	x0, [sp, #40]
  14:	bl	0 <_ZNSt10unique_ptrIN4llvm12MCSymbolizerESt14default_deleteIS1_EED1Ev>
  18:	str	x0, [sp, #56]
  1c:	ldr	x0, [sp, #56]
  20:	ldr	x0, [x0]
  24:	cmp	x0, #0x0
  28:	b.eq	50 <_ZNSt10unique_ptrIN4llvm12MCSymbolizerESt14default_deleteIS1_EED1Ev+0x50>  // b.none
  2c:	ldr	x0, [sp, #40]
  30:	bl	0 <_ZNSt10unique_ptrIN4llvm12MCSymbolizerESt14default_deleteIS1_EED1Ev>
  34:	mov	x19, x0
  38:	ldr	x0, [sp, #56]
  3c:	bl	0 <_ZNSt10unique_ptrIN4llvm12MCSymbolizerESt14default_deleteIS1_EED1Ev>
  40:	ldr	x0, [x0]
  44:	mov	x1, x0
  48:	mov	x0, x19
  4c:	bl	0 <_ZNSt10unique_ptrIN4llvm12MCSymbolizerESt14default_deleteIS1_EED1Ev>
  50:	ldr	x0, [sp, #56]
  54:	str	xzr, [x0]
  58:	nop
  5c:	ldr	x19, [sp, #16]
  60:	ldp	x29, x30, [sp], #64
  64:	ret

Disassembly of section .text._ZSt4moveIRSt10unique_ptrIKN4llvm9MCAsmInfoESt14default_deleteIS3_EEEONSt16remove_referenceIT_E4typeEOS9_:

0000000000000000 <_ZSt4moveIRSt10unique_ptrIKN4llvm9MCAsmInfoESt14default_deleteIS3_EEEONSt16remove_referenceIT_E4typeEOS9_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt4moveIRSt10unique_ptrIKN4llvm14MCRegisterInfoESt14default_deleteIS3_EEEONSt16remove_referenceIT_E4typeEOS9_:

0000000000000000 <_ZSt4moveIRSt10unique_ptrIKN4llvm14MCRegisterInfoESt14default_deleteIS3_EEEONSt16remove_referenceIT_E4typeEOS9_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt4moveIRSt10unique_ptrIKN4llvm15MCSubtargetInfoESt14default_deleteIS3_EEEONSt16remove_referenceIT_E4typeEOS9_:

0000000000000000 <_ZSt4moveIRSt10unique_ptrIKN4llvm15MCSubtargetInfoESt14default_deleteIS3_EEEONSt16remove_referenceIT_E4typeEOS9_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt4moveIRSt10unique_ptrIKN4llvm11MCInstrInfoESt14default_deleteIS3_EEEONSt16remove_referenceIT_E4typeEOS9_:

0000000000000000 <_ZSt4moveIRSt10unique_ptrIKN4llvm11MCInstrInfoESt14default_deleteIS3_EEEONSt16remove_referenceIT_E4typeEOS9_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt4moveIRSt10unique_ptrIKN4llvm9MCContextESt14default_deleteIS3_EEEONSt16remove_referenceIT_E4typeEOS9_:

0000000000000000 <_ZSt4moveIRSt10unique_ptrIKN4llvm9MCContextESt14default_deleteIS3_EEEONSt16remove_referenceIT_E4typeEOS9_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt4moveIRSt10unique_ptrIKN4llvm14MCDisassemblerESt14default_deleteIS3_EEEONSt16remove_referenceIT_E4typeEOS9_:

0000000000000000 <_ZSt4moveIRSt10unique_ptrIKN4llvm14MCDisassemblerESt14default_deleteIS3_EEEONSt16remove_referenceIT_E4typeEOS9_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt4moveIRSt10unique_ptrIN4llvm13MCInstPrinterESt14default_deleteIS2_EEEONSt16remove_referenceIT_E4typeEOS8_:

0000000000000000 <_ZSt4moveIRSt10unique_ptrIN4llvm13MCInstPrinterESt14default_deleteIS2_EEEONSt16remove_referenceIT_E4typeEOS8_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt10unique_ptrIKN4llvm9MCAsmInfoESt14default_deleteIS2_EEC2EOS5_:

0000000000000000 <_ZNSt10unique_ptrIKN4llvm9MCAsmInfoESt14default_deleteIS2_EEC1EOS5_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	x1, [sp, #32]
  14:	ldr	x19, [sp, #40]
  18:	ldr	x0, [sp, #32]
  1c:	bl	0 <_ZNSt10unique_ptrIKN4llvm9MCAsmInfoESt14default_deleteIS2_EEC1EOS5_>
  20:	mov	x20, x0
  24:	ldr	x0, [sp, #32]
  28:	bl	0 <_ZNSt10unique_ptrIKN4llvm9MCAsmInfoESt14default_deleteIS2_EEC1EOS5_>
  2c:	bl	0 <_ZNSt10unique_ptrIKN4llvm9MCAsmInfoESt14default_deleteIS2_EEC1EOS5_>
  30:	mov	x2, x0
  34:	mov	x1, x20
  38:	mov	x0, x19
  3c:	bl	0 <_ZNSt10unique_ptrIKN4llvm9MCAsmInfoESt14default_deleteIS2_EEC1EOS5_>
  40:	nop
  44:	ldp	x19, x20, [sp, #16]
  48:	ldp	x29, x30, [sp], #48
  4c:	ret

Disassembly of section .text._ZNSt10unique_ptrIKN4llvm9MCAsmInfoESt14default_deleteIS2_EED2Ev:

0000000000000000 <_ZNSt10unique_ptrIKN4llvm9MCAsmInfoESt14default_deleteIS2_EED1Ev>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	ldr	x0, [sp, #40]
  14:	bl	0 <_ZNSt10unique_ptrIKN4llvm9MCAsmInfoESt14default_deleteIS2_EED1Ev>
  18:	str	x0, [sp, #56]
  1c:	ldr	x0, [sp, #56]
  20:	ldr	x0, [x0]
  24:	cmp	x0, #0x0
  28:	b.eq	50 <_ZNSt10unique_ptrIKN4llvm9MCAsmInfoESt14default_deleteIS2_EED1Ev+0x50>  // b.none
  2c:	ldr	x0, [sp, #40]
  30:	bl	0 <_ZNSt10unique_ptrIKN4llvm9MCAsmInfoESt14default_deleteIS2_EED1Ev>
  34:	mov	x19, x0
  38:	ldr	x0, [sp, #56]
  3c:	bl	0 <_ZNSt10unique_ptrIKN4llvm9MCAsmInfoESt14default_deleteIS2_EED1Ev>
  40:	ldr	x0, [x0]
  44:	mov	x1, x0
  48:	mov	x0, x19
  4c:	bl	0 <_ZNSt10unique_ptrIKN4llvm9MCAsmInfoESt14default_deleteIS2_EED1Ev>
  50:	ldr	x0, [sp, #56]
  54:	str	xzr, [x0]
  58:	nop
  5c:	ldr	x19, [sp, #16]
  60:	ldp	x29, x30, [sp], #64
  64:	ret

Disassembly of section .text._ZNSt10unique_ptrIKN4llvm14MCRegisterInfoESt14default_deleteIS2_EEC2EOS5_:

0000000000000000 <_ZNSt10unique_ptrIKN4llvm14MCRegisterInfoESt14default_deleteIS2_EEC1EOS5_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	x1, [sp, #32]
  14:	ldr	x19, [sp, #40]
  18:	ldr	x0, [sp, #32]
  1c:	bl	0 <_ZNSt10unique_ptrIKN4llvm14MCRegisterInfoESt14default_deleteIS2_EEC1EOS5_>
  20:	mov	x20, x0
  24:	ldr	x0, [sp, #32]
  28:	bl	0 <_ZNSt10unique_ptrIKN4llvm14MCRegisterInfoESt14default_deleteIS2_EEC1EOS5_>
  2c:	bl	0 <_ZNSt10unique_ptrIKN4llvm14MCRegisterInfoESt14default_deleteIS2_EEC1EOS5_>
  30:	mov	x2, x0
  34:	mov	x1, x20
  38:	mov	x0, x19
  3c:	bl	0 <_ZNSt10unique_ptrIKN4llvm14MCRegisterInfoESt14default_deleteIS2_EEC1EOS5_>
  40:	nop
  44:	ldp	x19, x20, [sp, #16]
  48:	ldp	x29, x30, [sp], #48
  4c:	ret

Disassembly of section .text._ZNSt10unique_ptrIKN4llvm14MCRegisterInfoESt14default_deleteIS2_EED2Ev:

0000000000000000 <_ZNSt10unique_ptrIKN4llvm14MCRegisterInfoESt14default_deleteIS2_EED1Ev>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	ldr	x0, [sp, #40]
  14:	bl	0 <_ZNSt10unique_ptrIKN4llvm14MCRegisterInfoESt14default_deleteIS2_EED1Ev>
  18:	str	x0, [sp, #56]
  1c:	ldr	x0, [sp, #56]
  20:	ldr	x0, [x0]
  24:	cmp	x0, #0x0
  28:	b.eq	50 <_ZNSt10unique_ptrIKN4llvm14MCRegisterInfoESt14default_deleteIS2_EED1Ev+0x50>  // b.none
  2c:	ldr	x0, [sp, #40]
  30:	bl	0 <_ZNSt10unique_ptrIKN4llvm14MCRegisterInfoESt14default_deleteIS2_EED1Ev>
  34:	mov	x19, x0
  38:	ldr	x0, [sp, #56]
  3c:	bl	0 <_ZNSt10unique_ptrIKN4llvm14MCRegisterInfoESt14default_deleteIS2_EED1Ev>
  40:	ldr	x0, [x0]
  44:	mov	x1, x0
  48:	mov	x0, x19
  4c:	bl	0 <_ZNSt10unique_ptrIKN4llvm14MCRegisterInfoESt14default_deleteIS2_EED1Ev>
  50:	ldr	x0, [sp, #56]
  54:	str	xzr, [x0]
  58:	nop
  5c:	ldr	x19, [sp, #16]
  60:	ldp	x29, x30, [sp], #64
  64:	ret

Disassembly of section .text._ZNSt10unique_ptrIKN4llvm15MCSubtargetInfoESt14default_deleteIS2_EEC2EOS5_:

0000000000000000 <_ZNSt10unique_ptrIKN4llvm15MCSubtargetInfoESt14default_deleteIS2_EEC1EOS5_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	x1, [sp, #32]
  14:	ldr	x19, [sp, #40]
  18:	ldr	x0, [sp, #32]
  1c:	bl	0 <_ZNSt10unique_ptrIKN4llvm15MCSubtargetInfoESt14default_deleteIS2_EEC1EOS5_>
  20:	mov	x20, x0
  24:	ldr	x0, [sp, #32]
  28:	bl	0 <_ZNSt10unique_ptrIKN4llvm15MCSubtargetInfoESt14default_deleteIS2_EEC1EOS5_>
  2c:	bl	0 <_ZNSt10unique_ptrIKN4llvm15MCSubtargetInfoESt14default_deleteIS2_EEC1EOS5_>
  30:	mov	x2, x0
  34:	mov	x1, x20
  38:	mov	x0, x19
  3c:	bl	0 <_ZNSt10unique_ptrIKN4llvm15MCSubtargetInfoESt14default_deleteIS2_EEC1EOS5_>
  40:	nop
  44:	ldp	x19, x20, [sp, #16]
  48:	ldp	x29, x30, [sp], #48
  4c:	ret

Disassembly of section .text._ZNSt10unique_ptrIKN4llvm15MCSubtargetInfoESt14default_deleteIS2_EED2Ev:

0000000000000000 <_ZNSt10unique_ptrIKN4llvm15MCSubtargetInfoESt14default_deleteIS2_EED1Ev>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	ldr	x0, [sp, #40]
  14:	bl	0 <_ZNSt10unique_ptrIKN4llvm15MCSubtargetInfoESt14default_deleteIS2_EED1Ev>
  18:	str	x0, [sp, #56]
  1c:	ldr	x0, [sp, #56]
  20:	ldr	x0, [x0]
  24:	cmp	x0, #0x0
  28:	b.eq	50 <_ZNSt10unique_ptrIKN4llvm15MCSubtargetInfoESt14default_deleteIS2_EED1Ev+0x50>  // b.none
  2c:	ldr	x0, [sp, #40]
  30:	bl	0 <_ZNSt10unique_ptrIKN4llvm15MCSubtargetInfoESt14default_deleteIS2_EED1Ev>
  34:	mov	x19, x0
  38:	ldr	x0, [sp, #56]
  3c:	bl	0 <_ZNSt10unique_ptrIKN4llvm15MCSubtargetInfoESt14default_deleteIS2_EED1Ev>
  40:	ldr	x0, [x0]
  44:	mov	x1, x0
  48:	mov	x0, x19
  4c:	bl	0 <_ZNSt10unique_ptrIKN4llvm15MCSubtargetInfoESt14default_deleteIS2_EED1Ev>
  50:	ldr	x0, [sp, #56]
  54:	str	xzr, [x0]
  58:	nop
  5c:	ldr	x19, [sp, #16]
  60:	ldp	x29, x30, [sp], #64
  64:	ret

Disassembly of section .text._ZNSt10unique_ptrIKN4llvm11MCInstrInfoESt14default_deleteIS2_EEC2EOS5_:

0000000000000000 <_ZNSt10unique_ptrIKN4llvm11MCInstrInfoESt14default_deleteIS2_EEC1EOS5_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	x1, [sp, #32]
  14:	ldr	x19, [sp, #40]
  18:	ldr	x0, [sp, #32]
  1c:	bl	0 <_ZNSt10unique_ptrIKN4llvm11MCInstrInfoESt14default_deleteIS2_EEC1EOS5_>
  20:	mov	x20, x0
  24:	ldr	x0, [sp, #32]
  28:	bl	0 <_ZNSt10unique_ptrIKN4llvm11MCInstrInfoESt14default_deleteIS2_EEC1EOS5_>
  2c:	bl	0 <_ZNSt10unique_ptrIKN4llvm11MCInstrInfoESt14default_deleteIS2_EEC1EOS5_>
  30:	mov	x2, x0
  34:	mov	x1, x20
  38:	mov	x0, x19
  3c:	bl	0 <_ZNSt10unique_ptrIKN4llvm11MCInstrInfoESt14default_deleteIS2_EEC1EOS5_>
  40:	nop
  44:	ldp	x19, x20, [sp, #16]
  48:	ldp	x29, x30, [sp], #48
  4c:	ret

Disassembly of section .text._ZNSt10unique_ptrIKN4llvm11MCInstrInfoESt14default_deleteIS2_EED2Ev:

0000000000000000 <_ZNSt10unique_ptrIKN4llvm11MCInstrInfoESt14default_deleteIS2_EED1Ev>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	ldr	x0, [sp, #40]
  14:	bl	0 <_ZNSt10unique_ptrIKN4llvm11MCInstrInfoESt14default_deleteIS2_EED1Ev>
  18:	str	x0, [sp, #56]
  1c:	ldr	x0, [sp, #56]
  20:	ldr	x0, [x0]
  24:	cmp	x0, #0x0
  28:	b.eq	50 <_ZNSt10unique_ptrIKN4llvm11MCInstrInfoESt14default_deleteIS2_EED1Ev+0x50>  // b.none
  2c:	ldr	x0, [sp, #40]
  30:	bl	0 <_ZNSt10unique_ptrIKN4llvm11MCInstrInfoESt14default_deleteIS2_EED1Ev>
  34:	mov	x19, x0
  38:	ldr	x0, [sp, #56]
  3c:	bl	0 <_ZNSt10unique_ptrIKN4llvm11MCInstrInfoESt14default_deleteIS2_EED1Ev>
  40:	ldr	x0, [x0]
  44:	mov	x1, x0
  48:	mov	x0, x19
  4c:	bl	0 <_ZNSt10unique_ptrIKN4llvm11MCInstrInfoESt14default_deleteIS2_EED1Ev>
  50:	ldr	x0, [sp, #56]
  54:	str	xzr, [x0]
  58:	nop
  5c:	ldr	x19, [sp, #16]
  60:	ldp	x29, x30, [sp], #64
  64:	ret

Disassembly of section .text._ZNSt10unique_ptrIKN4llvm9MCContextESt14default_deleteIS2_EEC2EOS5_:

0000000000000000 <_ZNSt10unique_ptrIKN4llvm9MCContextESt14default_deleteIS2_EEC1EOS5_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	x1, [sp, #32]
  14:	ldr	x19, [sp, #40]
  18:	ldr	x0, [sp, #32]
  1c:	bl	0 <_ZNSt10unique_ptrIKN4llvm9MCContextESt14default_deleteIS2_EEC1EOS5_>
  20:	mov	x20, x0
  24:	ldr	x0, [sp, #32]
  28:	bl	0 <_ZNSt10unique_ptrIKN4llvm9MCContextESt14default_deleteIS2_EEC1EOS5_>
  2c:	bl	0 <_ZNSt10unique_ptrIKN4llvm9MCContextESt14default_deleteIS2_EEC1EOS5_>
  30:	mov	x2, x0
  34:	mov	x1, x20
  38:	mov	x0, x19
  3c:	bl	0 <_ZNSt10unique_ptrIKN4llvm9MCContextESt14default_deleteIS2_EEC1EOS5_>
  40:	nop
  44:	ldp	x19, x20, [sp, #16]
  48:	ldp	x29, x30, [sp], #48
  4c:	ret

Disassembly of section .text._ZNSt10unique_ptrIKN4llvm9MCContextESt14default_deleteIS2_EED2Ev:

0000000000000000 <_ZNSt10unique_ptrIKN4llvm9MCContextESt14default_deleteIS2_EED1Ev>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	ldr	x0, [sp, #40]
  14:	bl	0 <_ZNSt10unique_ptrIKN4llvm9MCContextESt14default_deleteIS2_EED1Ev>
  18:	str	x0, [sp, #56]
  1c:	ldr	x0, [sp, #56]
  20:	ldr	x0, [x0]
  24:	cmp	x0, #0x0
  28:	b.eq	50 <_ZNSt10unique_ptrIKN4llvm9MCContextESt14default_deleteIS2_EED1Ev+0x50>  // b.none
  2c:	ldr	x0, [sp, #40]
  30:	bl	0 <_ZNSt10unique_ptrIKN4llvm9MCContextESt14default_deleteIS2_EED1Ev>
  34:	mov	x19, x0
  38:	ldr	x0, [sp, #56]
  3c:	bl	0 <_ZNSt10unique_ptrIKN4llvm9MCContextESt14default_deleteIS2_EED1Ev>
  40:	ldr	x0, [x0]
  44:	mov	x1, x0
  48:	mov	x0, x19
  4c:	bl	0 <_ZNSt10unique_ptrIKN4llvm9MCContextESt14default_deleteIS2_EED1Ev>
  50:	ldr	x0, [sp, #56]
  54:	str	xzr, [x0]
  58:	nop
  5c:	ldr	x19, [sp, #16]
  60:	ldp	x29, x30, [sp], #64
  64:	ret

Disassembly of section .text._ZNSt10unique_ptrIKN4llvm14MCDisassemblerESt14default_deleteIS2_EEC2EOS5_:

0000000000000000 <_ZNSt10unique_ptrIKN4llvm14MCDisassemblerESt14default_deleteIS2_EEC1EOS5_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	x1, [sp, #32]
  14:	ldr	x19, [sp, #40]
  18:	ldr	x0, [sp, #32]
  1c:	bl	0 <_ZNSt10unique_ptrIKN4llvm14MCDisassemblerESt14default_deleteIS2_EEC1EOS5_>
  20:	mov	x20, x0
  24:	ldr	x0, [sp, #32]
  28:	bl	0 <_ZNSt10unique_ptrIKN4llvm14MCDisassemblerESt14default_deleteIS2_EEC1EOS5_>
  2c:	bl	0 <_ZNSt10unique_ptrIKN4llvm14MCDisassemblerESt14default_deleteIS2_EEC1EOS5_>
  30:	mov	x2, x0
  34:	mov	x1, x20
  38:	mov	x0, x19
  3c:	bl	0 <_ZNSt10unique_ptrIKN4llvm14MCDisassemblerESt14default_deleteIS2_EEC1EOS5_>
  40:	nop
  44:	ldp	x19, x20, [sp, #16]
  48:	ldp	x29, x30, [sp], #48
  4c:	ret

Disassembly of section .text._ZNSt10unique_ptrIKN4llvm14MCDisassemblerESt14default_deleteIS2_EED2Ev:

0000000000000000 <_ZNSt10unique_ptrIKN4llvm14MCDisassemblerESt14default_deleteIS2_EED1Ev>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	ldr	x0, [sp, #40]
  14:	bl	0 <_ZNSt10unique_ptrIKN4llvm14MCDisassemblerESt14default_deleteIS2_EED1Ev>
  18:	str	x0, [sp, #56]
  1c:	ldr	x0, [sp, #56]
  20:	ldr	x0, [x0]
  24:	cmp	x0, #0x0
  28:	b.eq	50 <_ZNSt10unique_ptrIKN4llvm14MCDisassemblerESt14default_deleteIS2_EED1Ev+0x50>  // b.none
  2c:	ldr	x0, [sp, #40]
  30:	bl	0 <_ZNSt10unique_ptrIKN4llvm14MCDisassemblerESt14default_deleteIS2_EED1Ev>
  34:	mov	x19, x0
  38:	ldr	x0, [sp, #56]
  3c:	bl	0 <_ZNSt10unique_ptrIKN4llvm14MCDisassemblerESt14default_deleteIS2_EED1Ev>
  40:	ldr	x0, [x0]
  44:	mov	x1, x0
  48:	mov	x0, x19
  4c:	bl	0 <_ZNSt10unique_ptrIKN4llvm14MCDisassemblerESt14default_deleteIS2_EED1Ev>
  50:	ldr	x0, [sp, #56]
  54:	str	xzr, [x0]
  58:	nop
  5c:	ldr	x19, [sp, #16]
  60:	ldp	x29, x30, [sp], #64
  64:	ret

Disassembly of section .text._ZNSt10unique_ptrIN4llvm13MCInstPrinterESt14default_deleteIS1_EEC2EOS4_:

0000000000000000 <_ZNSt10unique_ptrIN4llvm13MCInstPrinterESt14default_deleteIS1_EEC1EOS4_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	x1, [sp, #32]
  14:	ldr	x19, [sp, #40]
  18:	ldr	x0, [sp, #32]
  1c:	bl	0 <_ZNSt10unique_ptrIN4llvm13MCInstPrinterESt14default_deleteIS1_EEC1EOS4_>
  20:	mov	x20, x0
  24:	ldr	x0, [sp, #32]
  28:	bl	0 <_ZNSt10unique_ptrIN4llvm13MCInstPrinterESt14default_deleteIS1_EEC1EOS4_>
  2c:	bl	0 <_ZNSt10unique_ptrIN4llvm13MCInstPrinterESt14default_deleteIS1_EEC1EOS4_>
  30:	mov	x2, x0
  34:	mov	x1, x20
  38:	mov	x0, x19
  3c:	bl	0 <_ZNSt10unique_ptrIN4llvm13MCInstPrinterESt14default_deleteIS1_EEC1EOS4_>
  40:	nop
  44:	ldp	x19, x20, [sp, #16]
  48:	ldp	x29, x30, [sp], #48
  4c:	ret

Disassembly of section .text._ZNSt10unique_ptrIN4llvm13MCInstPrinterESt14default_deleteIS1_EED2Ev:

0000000000000000 <_ZNSt10unique_ptrIN4llvm13MCInstPrinterESt14default_deleteIS1_EED1Ev>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	ldr	x0, [sp, #40]
  14:	bl	0 <_ZNSt10unique_ptrIN4llvm13MCInstPrinterESt14default_deleteIS1_EED1Ev>
  18:	str	x0, [sp, #56]
  1c:	ldr	x0, [sp, #56]
  20:	ldr	x0, [x0]
  24:	cmp	x0, #0x0
  28:	b.eq	50 <_ZNSt10unique_ptrIN4llvm13MCInstPrinterESt14default_deleteIS1_EED1Ev+0x50>  // b.none
  2c:	ldr	x0, [sp, #40]
  30:	bl	0 <_ZNSt10unique_ptrIN4llvm13MCInstPrinterESt14default_deleteIS1_EED1Ev>
  34:	mov	x19, x0
  38:	ldr	x0, [sp, #56]
  3c:	bl	0 <_ZNSt10unique_ptrIN4llvm13MCInstPrinterESt14default_deleteIS1_EED1Ev>
  40:	ldr	x0, [x0]
  44:	mov	x1, x0
  48:	mov	x0, x19
  4c:	bl	0 <_ZNSt10unique_ptrIN4llvm13MCInstPrinterESt14default_deleteIS1_EED1Ev>
  50:	ldr	x0, [sp, #56]
  54:	str	xzr, [x0]
  58:	nop
  5c:	ldr	x19, [sp, #16]
  60:	ldp	x29, x30, [sp], #64
  64:	ret

Disassembly of section .text._ZN4llvm11SmallVectorIcLj128EEC2Ev:

0000000000000000 <_ZN4llvm11SmallVectorIcLj128EEC1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	mov	w1, #0x80                  	// #128
  14:	bl	0 <_ZN4llvm11SmallVectorIcLj128EEC1Ev>
  18:	nop
  1c:	ldp	x29, x30, [sp], #32
  20:	ret

Disassembly of section .text._ZN4llvm11SmallVectorIcLj128EED2Ev:

0000000000000000 <_ZN4llvm11SmallVectorIcLj128EED1Ev>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	ldr	x0, [sp, #40]
  14:	bl	0 <_ZN4llvm11SmallVectorIcLj128EED1Ev>
  18:	mov	x19, x0
  1c:	ldr	x0, [sp, #40]
  20:	bl	0 <_ZN4llvm11SmallVectorIcLj128EED1Ev>
  24:	mov	x1, x0
  28:	mov	x0, x19
  2c:	bl	0 <_ZN4llvm11SmallVectorIcLj128EED1Ev>
  30:	ldr	x0, [sp, #40]
  34:	bl	0 <_ZN4llvm11SmallVectorIcLj128EED1Ev>
  38:	nop
  3c:	ldr	x19, [sp, #16]
  40:	ldp	x29, x30, [sp], #48
  44:	ret

Disassembly of section .text._ZNKSt10unique_ptrIKN4llvm14MCDisassemblerESt14default_deleteIS2_EE3getEv:

0000000000000000 <_ZNKSt10unique_ptrIKN4llvm14MCDisassemblerESt14default_deleteIS2_EE3getEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNKSt10unique_ptrIKN4llvm14MCDisassemblerESt14default_deleteIS2_EE3getEv>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZNKSt10unique_ptrIKN4llvm9MCAsmInfoESt14default_deleteIS2_EE3getEv:

0000000000000000 <_ZNKSt10unique_ptrIKN4llvm9MCAsmInfoESt14default_deleteIS2_EE3getEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNKSt10unique_ptrIKN4llvm9MCAsmInfoESt14default_deleteIS2_EE3getEv>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZNKSt10unique_ptrIKN4llvm11MCInstrInfoESt14default_deleteIS2_EE3getEv:

0000000000000000 <_ZNKSt10unique_ptrIKN4llvm11MCInstrInfoESt14default_deleteIS2_EE3getEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNKSt10unique_ptrIKN4llvm11MCInstrInfoESt14default_deleteIS2_EE3getEv>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZNKSt10unique_ptrIKN4llvm14MCRegisterInfoESt14default_deleteIS2_EE3getEv:

0000000000000000 <_ZNKSt10unique_ptrIKN4llvm14MCRegisterInfoESt14default_deleteIS2_EE3getEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNKSt10unique_ptrIKN4llvm14MCRegisterInfoESt14default_deleteIS2_EE3getEv>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZNKSt10unique_ptrIKN4llvm15MCSubtargetInfoESt14default_deleteIS2_EE3getEv:

0000000000000000 <_ZNKSt10unique_ptrIKN4llvm15MCSubtargetInfoESt14default_deleteIS2_EE3getEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNKSt10unique_ptrIKN4llvm15MCSubtargetInfoESt14default_deleteIS2_EE3getEv>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZNKSt10unique_ptrIN4llvm13MCInstPrinterESt14default_deleteIS1_EE3getEv:

0000000000000000 <_ZNKSt10unique_ptrIN4llvm13MCInstPrinterESt14default_deleteIS1_EE3getEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNKSt10unique_ptrIN4llvm13MCInstPrinterESt14default_deleteIS1_EE3getEv>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZNSt10unique_ptrIN4llvm13MCInstPrinterESt14default_deleteIS1_EE5resetEPS1_:

0000000000000000 <_ZNSt10unique_ptrIN4llvm13MCInstPrinterESt14default_deleteIS1_EE5resetEPS1_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	x1, [sp, #32]
  14:	ldr	x0, [sp, #40]
  18:	bl	0 <_ZNSt10unique_ptrIN4llvm13MCInstPrinterESt14default_deleteIS1_EE5resetEPS1_>
  1c:	mov	x2, x0
  20:	add	x0, sp, #0x20
  24:	mov	x1, x0
  28:	mov	x0, x2
  2c:	bl	0 <_ZNSt10unique_ptrIN4llvm13MCInstPrinterESt14default_deleteIS1_EE5resetEPS1_>
  30:	ldr	x0, [sp, #32]
  34:	cmp	x0, #0x0
  38:	b.eq	60 <_ZNSt10unique_ptrIN4llvm13MCInstPrinterESt14default_deleteIS1_EE5resetEPS1_+0x60>  // b.none
  3c:	ldr	x0, [sp, #40]
  40:	bl	0 <_ZNSt10unique_ptrIN4llvm13MCInstPrinterESt14default_deleteIS1_EE5resetEPS1_>
  44:	mov	x19, x0
  48:	add	x0, sp, #0x20
  4c:	bl	0 <_ZNSt10unique_ptrIN4llvm13MCInstPrinterESt14default_deleteIS1_EE5resetEPS1_>
  50:	ldr	x0, [x0]
  54:	mov	x1, x0
  58:	mov	x0, x19
  5c:	bl	0 <_ZNSt10unique_ptrIN4llvm13MCInstPrinterESt14default_deleteIS1_EE5resetEPS1_>
  60:	nop
  64:	ldr	x19, [sp, #16]
  68:	ldp	x29, x30, [sp], #48
  6c:	ret

Disassembly of section .text._ZNSt4pairIjjEC2IiiLb1EEEOT_OT0_:

0000000000000000 <_ZNSt4pairIjjEC1IiiLb1EEEOT_OT0_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	ldr	x0, [sp, #32]
  18:	bl	0 <_ZNSt4pairIjjEC1IiiLb1EEEOT_OT0_>
  1c:	ldr	w0, [x0]
  20:	mov	w1, w0
  24:	ldr	x0, [sp, #40]
  28:	str	w1, [x0]
  2c:	ldr	x0, [sp, #24]
  30:	bl	0 <_ZNSt4pairIjjEC1IiiLb1EEEOT_OT0_>
  34:	ldr	w0, [x0]
  38:	mov	w1, w0
  3c:	ldr	x0, [sp, #40]
  40:	str	w1, [x0, #4]
  44:	nop
  48:	ldp	x29, x30, [sp], #48
  4c:	ret

Disassembly of section .text._ZNSt10unique_ptrIKN4llvm14MCRegisterInfoESt14default_deleteIS2_EEC2IS4_vEEPS2_:

0000000000000000 <_ZNSt10unique_ptrIKN4llvm14MCRegisterInfoESt14default_deleteIS2_EEC1IS4_vEEPS2_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	ldr	x1, [sp, #16]
  18:	bl	0 <_ZNSt10unique_ptrIKN4llvm14MCRegisterInfoESt14default_deleteIS2_EEC1IS4_vEEPS2_>
  1c:	nop
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZNKSt10unique_ptrIKN4llvm14MCRegisterInfoESt14default_deleteIS2_EEcvbEv:

0000000000000000 <_ZNKSt10unique_ptrIKN4llvm14MCRegisterInfoESt14default_deleteIS2_EEcvbEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNKSt10unique_ptrIKN4llvm14MCRegisterInfoESt14default_deleteIS2_EEcvbEv>
  14:	cmp	x0, #0x0
  18:	cset	w0, ne  // ne = any
  1c:	and	w0, w0, #0xff
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EED2Ev:

0000000000000000 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EED1Ev>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	ldr	x0, [sp, #40]
  14:	ldr	x19, [x0]
  18:	ldr	x0, [sp, #40]
  1c:	ldr	x20, [x0, #8]
  20:	ldr	x0, [sp, #40]
  24:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EED1Ev>
  28:	mov	x2, x0
  2c:	mov	x1, x20
  30:	mov	x0, x19
  34:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EED1Ev>
  38:	ldr	x0, [sp, #40]
  3c:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EED1Ev>
  40:	nop
  44:	ldp	x19, x20, [sp, #16]
  48:	ldp	x29, x30, [sp], #48
  4c:	ret

Disassembly of section .text._ZNKSt10unique_ptrIKN4llvm14MCRegisterInfoESt14default_deleteIS2_EEdeEv:

0000000000000000 <_ZNKSt10unique_ptrIKN4llvm14MCRegisterInfoESt14default_deleteIS2_EEdeEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNKSt10unique_ptrIKN4llvm14MCRegisterInfoESt14default_deleteIS2_EEdeEv>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZNSt10unique_ptrIKN4llvm9MCAsmInfoESt14default_deleteIS2_EEC2IS4_vEEPS2_:

0000000000000000 <_ZNSt10unique_ptrIKN4llvm9MCAsmInfoESt14default_deleteIS2_EEC1IS4_vEEPS2_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	ldr	x1, [sp, #16]
  18:	bl	0 <_ZNSt10unique_ptrIKN4llvm9MCAsmInfoESt14default_deleteIS2_EEC1IS4_vEEPS2_>
  1c:	nop
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZNKSt10unique_ptrIKN4llvm9MCAsmInfoESt14default_deleteIS2_EEcvbEv:

0000000000000000 <_ZNKSt10unique_ptrIKN4llvm9MCAsmInfoESt14default_deleteIS2_EEcvbEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNKSt10unique_ptrIKN4llvm9MCAsmInfoESt14default_deleteIS2_EEcvbEv>
  14:	cmp	x0, #0x0
  18:	cset	w0, ne  // ne = any
  1c:	and	w0, w0, #0xff
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZNSt10unique_ptrIKN4llvm11MCInstrInfoESt14default_deleteIS2_EEC2IS4_vEEPS2_:

0000000000000000 <_ZNSt10unique_ptrIKN4llvm11MCInstrInfoESt14default_deleteIS2_EEC1IS4_vEEPS2_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	ldr	x1, [sp, #16]
  18:	bl	0 <_ZNSt10unique_ptrIKN4llvm11MCInstrInfoESt14default_deleteIS2_EEC1IS4_vEEPS2_>
  1c:	nop
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZNKSt10unique_ptrIKN4llvm11MCInstrInfoESt14default_deleteIS2_EEcvbEv:

0000000000000000 <_ZNKSt10unique_ptrIKN4llvm11MCInstrInfoESt14default_deleteIS2_EEcvbEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNKSt10unique_ptrIKN4llvm11MCInstrInfoESt14default_deleteIS2_EEcvbEv>
  14:	cmp	x0, #0x0
  18:	cset	w0, ne  // ne = any
  1c:	and	w0, w0, #0xff
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZNSt10unique_ptrIKN4llvm15MCSubtargetInfoESt14default_deleteIS2_EEC2IS4_vEEPS2_:

0000000000000000 <_ZNSt10unique_ptrIKN4llvm15MCSubtargetInfoESt14default_deleteIS2_EEC1IS4_vEEPS2_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	ldr	x1, [sp, #16]
  18:	bl	0 <_ZNSt10unique_ptrIKN4llvm15MCSubtargetInfoESt14default_deleteIS2_EEC1IS4_vEEPS2_>
  1c:	nop
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZNKSt10unique_ptrIKN4llvm15MCSubtargetInfoESt14default_deleteIS2_EEcvbEv:

0000000000000000 <_ZNKSt10unique_ptrIKN4llvm15MCSubtargetInfoESt14default_deleteIS2_EEcvbEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNKSt10unique_ptrIKN4llvm15MCSubtargetInfoESt14default_deleteIS2_EEcvbEv>
  14:	cmp	x0, #0x0
  18:	cset	w0, ne  // ne = any
  1c:	and	w0, w0, #0xff
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZNSt10unique_ptrIN4llvm9MCContextESt14default_deleteIS1_EEC2IS3_vEEPS1_:

0000000000000000 <_ZNSt10unique_ptrIN4llvm9MCContextESt14default_deleteIS1_EEC1IS3_vEEPS1_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	ldr	x1, [sp, #16]
  18:	bl	0 <_ZNSt10unique_ptrIN4llvm9MCContextESt14default_deleteIS1_EEC1IS3_vEEPS1_>
  1c:	nop
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZNSt10unique_ptrIN4llvm9MCContextESt14default_deleteIS1_EED2Ev:

0000000000000000 <_ZNSt10unique_ptrIN4llvm9MCContextESt14default_deleteIS1_EED1Ev>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	ldr	x0, [sp, #40]
  14:	bl	0 <_ZNSt10unique_ptrIN4llvm9MCContextESt14default_deleteIS1_EED1Ev>
  18:	str	x0, [sp, #56]
  1c:	ldr	x0, [sp, #56]
  20:	ldr	x0, [x0]
  24:	cmp	x0, #0x0
  28:	b.eq	50 <_ZNSt10unique_ptrIN4llvm9MCContextESt14default_deleteIS1_EED1Ev+0x50>  // b.none
  2c:	ldr	x0, [sp, #40]
  30:	bl	0 <_ZNSt10unique_ptrIN4llvm9MCContextESt14default_deleteIS1_EED1Ev>
  34:	mov	x19, x0
  38:	ldr	x0, [sp, #56]
  3c:	bl	0 <_ZNSt10unique_ptrIN4llvm9MCContextESt14default_deleteIS1_EED1Ev>
  40:	ldr	x0, [x0]
  44:	mov	x1, x0
  48:	mov	x0, x19
  4c:	bl	0 <_ZNSt10unique_ptrIN4llvm9MCContextESt14default_deleteIS1_EED1Ev>
  50:	ldr	x0, [sp, #56]
  54:	str	xzr, [x0]
  58:	nop
  5c:	ldr	x19, [sp, #16]
  60:	ldp	x29, x30, [sp], #64
  64:	ret

Disassembly of section .text._ZNKSt10unique_ptrIN4llvm9MCContextESt14default_deleteIS1_EEcvbEv:

0000000000000000 <_ZNKSt10unique_ptrIN4llvm9MCContextESt14default_deleteIS1_EEcvbEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNKSt10unique_ptrIN4llvm9MCContextESt14default_deleteIS1_EEcvbEv>
  14:	cmp	x0, #0x0
  18:	cset	w0, ne  // ne = any
  1c:	and	w0, w0, #0xff
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZNKSt10unique_ptrIKN4llvm15MCSubtargetInfoESt14default_deleteIS2_EEdeEv:

0000000000000000 <_ZNKSt10unique_ptrIKN4llvm15MCSubtargetInfoESt14default_deleteIS2_EEdeEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNKSt10unique_ptrIKN4llvm15MCSubtargetInfoESt14default_deleteIS2_EEdeEv>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZNKSt10unique_ptrIN4llvm9MCContextESt14default_deleteIS1_EEdeEv:

0000000000000000 <_ZNKSt10unique_ptrIN4llvm9MCContextESt14default_deleteIS1_EEdeEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNKSt10unique_ptrIN4llvm9MCContextESt14default_deleteIS1_EEdeEv>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZNSt10unique_ptrIN4llvm14MCDisassemblerESt14default_deleteIS1_EEC2IS3_vEEPS1_:

0000000000000000 <_ZNSt10unique_ptrIN4llvm14MCDisassemblerESt14default_deleteIS1_EEC1IS3_vEEPS1_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	ldr	x1, [sp, #16]
  18:	bl	0 <_ZNSt10unique_ptrIN4llvm14MCDisassemblerESt14default_deleteIS1_EEC1IS3_vEEPS1_>
  1c:	nop
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZNSt10unique_ptrIN4llvm14MCDisassemblerESt14default_deleteIS1_EED2Ev:

0000000000000000 <_ZNSt10unique_ptrIN4llvm14MCDisassemblerESt14default_deleteIS1_EED1Ev>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	ldr	x0, [sp, #40]
  14:	bl	0 <_ZNSt10unique_ptrIN4llvm14MCDisassemblerESt14default_deleteIS1_EED1Ev>
  18:	str	x0, [sp, #56]
  1c:	ldr	x0, [sp, #56]
  20:	ldr	x0, [x0]
  24:	cmp	x0, #0x0
  28:	b.eq	50 <_ZNSt10unique_ptrIN4llvm14MCDisassemblerESt14default_deleteIS1_EED1Ev+0x50>  // b.none
  2c:	ldr	x0, [sp, #40]
  30:	bl	0 <_ZNSt10unique_ptrIN4llvm14MCDisassemblerESt14default_deleteIS1_EED1Ev>
  34:	mov	x19, x0
  38:	ldr	x0, [sp, #56]
  3c:	bl	0 <_ZNSt10unique_ptrIN4llvm14MCDisassemblerESt14default_deleteIS1_EED1Ev>
  40:	ldr	x0, [x0]
  44:	mov	x1, x0
  48:	mov	x0, x19
  4c:	bl	0 <_ZNSt10unique_ptrIN4llvm14MCDisassemblerESt14default_deleteIS1_EED1Ev>
  50:	ldr	x0, [sp, #56]
  54:	str	xzr, [x0]
  58:	nop
  5c:	ldr	x19, [sp, #16]
  60:	ldp	x29, x30, [sp], #64
  64:	ret

Disassembly of section .text._ZNKSt10unique_ptrIN4llvm14MCDisassemblerESt14default_deleteIS1_EEcvbEv:

0000000000000000 <_ZNKSt10unique_ptrIN4llvm14MCDisassemblerESt14default_deleteIS1_EEcvbEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNKSt10unique_ptrIN4llvm14MCDisassemblerESt14default_deleteIS1_EEcvbEv>
  14:	cmp	x0, #0x0
  18:	cset	w0, ne  // ne = any
  1c:	and	w0, w0, #0xff
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZNSt10unique_ptrIN4llvm16MCRelocationInfoESt14default_deleteIS1_EEC2IS3_vEEPS1_:

0000000000000000 <_ZNSt10unique_ptrIN4llvm16MCRelocationInfoESt14default_deleteIS1_EEC1IS3_vEEPS1_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	ldr	x1, [sp, #16]
  18:	bl	0 <_ZNSt10unique_ptrIN4llvm16MCRelocationInfoESt14default_deleteIS1_EEC1IS3_vEEPS1_>
  1c:	nop
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZNKSt10unique_ptrIN4llvm16MCRelocationInfoESt14default_deleteIS1_EEcvbEv:

0000000000000000 <_ZNKSt10unique_ptrIN4llvm16MCRelocationInfoESt14default_deleteIS1_EEcvbEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNKSt10unique_ptrIN4llvm16MCRelocationInfoESt14default_deleteIS1_EEcvbEv>
  14:	cmp	x0, #0x0
  18:	cset	w0, ne  // ne = any
  1c:	and	w0, w0, #0xff
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZNKSt10unique_ptrIN4llvm9MCContextESt14default_deleteIS1_EE3getEv:

0000000000000000 <_ZNKSt10unique_ptrIN4llvm9MCContextESt14default_deleteIS1_EE3getEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNKSt10unique_ptrIN4llvm9MCContextESt14default_deleteIS1_EE3getEv>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZNSt10unique_ptrIN4llvm12MCSymbolizerESt14default_deleteIS1_EEC2IS3_vEEPS1_:

0000000000000000 <_ZNSt10unique_ptrIN4llvm12MCSymbolizerESt14default_deleteIS1_EEC1IS3_vEEPS1_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	ldr	x1, [sp, #16]
  18:	bl	0 <_ZNSt10unique_ptrIN4llvm12MCSymbolizerESt14default_deleteIS1_EEC1IS3_vEEPS1_>
  1c:	nop
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZNKSt10unique_ptrIN4llvm14MCDisassemblerESt14default_deleteIS1_EEptEv:

0000000000000000 <_ZNKSt10unique_ptrIN4llvm14MCDisassemblerESt14default_deleteIS1_EEptEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNKSt10unique_ptrIN4llvm14MCDisassemblerESt14default_deleteIS1_EEptEv>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZSt4moveIRSt10unique_ptrIN4llvm12MCSymbolizerESt14default_deleteIS2_EEEONSt16remove_referenceIT_E4typeEOS8_:

0000000000000000 <_ZSt4moveIRSt10unique_ptrIN4llvm12MCSymbolizerESt14default_deleteIS2_EEEONSt16remove_referenceIT_E4typeEOS8_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt10unique_ptrIN4llvm12MCSymbolizerESt14default_deleteIS1_EEC2EOS4_:

0000000000000000 <_ZNSt10unique_ptrIN4llvm12MCSymbolizerESt14default_deleteIS1_EEC1EOS4_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	x1, [sp, #32]
  14:	ldr	x19, [sp, #40]
  18:	ldr	x0, [sp, #32]
  1c:	bl	0 <_ZNSt10unique_ptrIN4llvm12MCSymbolizerESt14default_deleteIS1_EEC1EOS4_>
  20:	mov	x20, x0
  24:	ldr	x0, [sp, #32]
  28:	bl	0 <_ZNSt10unique_ptrIN4llvm12MCSymbolizerESt14default_deleteIS1_EEC1EOS4_>
  2c:	bl	0 <_ZNSt10unique_ptrIN4llvm12MCSymbolizerESt14default_deleteIS1_EEC1EOS4_>
  30:	mov	x2, x0
  34:	mov	x1, x20
  38:	mov	x0, x19
  3c:	bl	0 <_ZNSt10unique_ptrIN4llvm12MCSymbolizerESt14default_deleteIS1_EEC1EOS4_>
  40:	nop
  44:	ldp	x19, x20, [sp, #16]
  48:	ldp	x29, x30, [sp], #48
  4c:	ret

Disassembly of section .text._ZNKSt10unique_ptrIKN4llvm9MCAsmInfoESt14default_deleteIS2_EEptEv:

0000000000000000 <_ZNKSt10unique_ptrIKN4llvm9MCAsmInfoESt14default_deleteIS2_EEptEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNKSt10unique_ptrIKN4llvm9MCAsmInfoESt14default_deleteIS2_EEptEv>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZNKSt10unique_ptrIKN4llvm9MCAsmInfoESt14default_deleteIS2_EEdeEv:

0000000000000000 <_ZNKSt10unique_ptrIKN4llvm9MCAsmInfoESt14default_deleteIS2_EEdeEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNKSt10unique_ptrIKN4llvm9MCAsmInfoESt14default_deleteIS2_EEdeEv>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZNKSt10unique_ptrIKN4llvm11MCInstrInfoESt14default_deleteIS2_EEdeEv:

0000000000000000 <_ZNKSt10unique_ptrIKN4llvm11MCInstrInfoESt14default_deleteIS2_EEdeEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNKSt10unique_ptrIKN4llvm11MCInstrInfoESt14default_deleteIS2_EEdeEv>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZNSt10unique_ptrIN4llvm13MCInstPrinterESt14default_deleteIS1_EEC2IS3_vEEPS1_:

0000000000000000 <_ZNSt10unique_ptrIN4llvm13MCInstPrinterESt14default_deleteIS1_EEC1IS3_vEEPS1_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	ldr	x1, [sp, #16]
  18:	bl	0 <_ZNSt10unique_ptrIN4llvm13MCInstPrinterESt14default_deleteIS1_EEC1IS3_vEEPS1_>
  1c:	nop
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZNKSt10unique_ptrIN4llvm13MCInstPrinterESt14default_deleteIS1_EEcvbEv:

0000000000000000 <_ZNKSt10unique_ptrIN4llvm13MCInstPrinterESt14default_deleteIS1_EEcvbEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNKSt10unique_ptrIN4llvm13MCInstPrinterESt14default_deleteIS1_EEcvbEv>
  14:	cmp	x0, #0x0
  18:	cset	w0, ne  // ne = any
  1c:	and	w0, w0, #0xff
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZSt4moveIRSt10unique_ptrIN4llvm9MCContextESt14default_deleteIS2_EEEONSt16remove_referenceIT_E4typeEOS8_:

0000000000000000 <_ZSt4moveIRSt10unique_ptrIN4llvm9MCContextESt14default_deleteIS2_EEEONSt16remove_referenceIT_E4typeEOS8_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt4moveIRSt10unique_ptrIN4llvm14MCDisassemblerESt14default_deleteIS2_EEEONSt16remove_referenceIT_E4typeEOS8_:

0000000000000000 <_ZSt4moveIRSt10unique_ptrIN4llvm14MCDisassemblerESt14default_deleteIS2_EEEONSt16remove_referenceIT_E4typeEOS8_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt10unique_ptrIKN4llvm9MCContextESt14default_deleteIS2_EEC2IS1_S3_IS1_EvEEOS_IT_T0_E:

0000000000000000 <_ZNSt10unique_ptrIKN4llvm9MCContextESt14default_deleteIS2_EEC1IS1_S3_IS1_EvEEOS_IT_T0_E>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	x1, [sp, #32]
  14:	ldr	x19, [sp, #40]
  18:	ldr	x0, [sp, #32]
  1c:	bl	0 <_ZNSt10unique_ptrIKN4llvm9MCContextESt14default_deleteIS2_EEC1IS1_S3_IS1_EvEEOS_IT_T0_E>
  20:	mov	x20, x0
  24:	ldr	x0, [sp, #32]
  28:	bl	0 <_ZNSt10unique_ptrIKN4llvm9MCContextESt14default_deleteIS2_EEC1IS1_S3_IS1_EvEEOS_IT_T0_E>
  2c:	bl	0 <_ZNSt10unique_ptrIKN4llvm9MCContextESt14default_deleteIS2_EEC1IS1_S3_IS1_EvEEOS_IT_T0_E>
  30:	mov	x2, x0
  34:	mov	x1, x20
  38:	mov	x0, x19
  3c:	bl	0 <_ZNSt10unique_ptrIKN4llvm9MCContextESt14default_deleteIS2_EEC1IS1_S3_IS1_EvEEOS_IT_T0_E>
  40:	nop
  44:	ldp	x19, x20, [sp, #16]
  48:	ldp	x29, x30, [sp], #48
  4c:	ret

Disassembly of section .text._ZNSt10unique_ptrIKN4llvm14MCDisassemblerESt14default_deleteIS2_EEC2IS1_S3_IS1_EvEEOS_IT_T0_E:

0000000000000000 <_ZNSt10unique_ptrIKN4llvm14MCDisassemblerESt14default_deleteIS2_EEC1IS1_S3_IS1_EvEEOS_IT_T0_E>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	x1, [sp, #32]
  14:	ldr	x19, [sp, #40]
  18:	ldr	x0, [sp, #32]
  1c:	bl	0 <_ZNSt10unique_ptrIKN4llvm14MCDisassemblerESt14default_deleteIS2_EEC1IS1_S3_IS1_EvEEOS_IT_T0_E>
  20:	mov	x20, x0
  24:	ldr	x0, [sp, #32]
  28:	bl	0 <_ZNSt10unique_ptrIKN4llvm14MCDisassemblerESt14default_deleteIS2_EEC1IS1_S3_IS1_EvEEOS_IT_T0_E>
  2c:	bl	0 <_ZNSt10unique_ptrIKN4llvm14MCDisassemblerESt14default_deleteIS2_EEC1IS1_S3_IS1_EvEEOS_IT_T0_E>
  30:	mov	x2, x0
  34:	mov	x1, x20
  38:	mov	x0, x19
  3c:	bl	0 <_ZNSt10unique_ptrIKN4llvm14MCDisassemblerESt14default_deleteIS2_EEC1IS1_S3_IS1_EvEEOS_IT_T0_E>
  40:	nop
  44:	ldp	x19, x20, [sp, #16]
  48:	ldp	x29, x30, [sp], #48
  4c:	ret

Disassembly of section .text._ZNK4llvm11SmallStringILj128EE3strEv:

0000000000000000 <_ZNK4llvm11SmallStringILj128EE3strEv>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	ldr	x0, [sp, #40]
  14:	bl	0 <_ZNK4llvm11SmallStringILj128EE3strEv>
  18:	mov	x19, x0
  1c:	ldr	x0, [sp, #40]
  20:	bl	0 <_ZNK4llvm11SmallStringILj128EE3strEv>
  24:	mov	x1, x0
  28:	add	x0, sp, #0x30
  2c:	mov	x2, x1
  30:	mov	x1, x19
  34:	bl	0 <_ZNK4llvm11SmallStringILj128EE3strEv>
  38:	ldp	x0, x1, [sp, #48]
  3c:	ldr	x19, [sp, #16]
  40:	ldp	x29, x30, [sp], #64
  44:	ret

Disassembly of section .text._ZN4llvm15SmallVectorImplIcE5clearEv:

0000000000000000 <_ZN4llvm15SmallVectorImplIcE5clearEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	ldr	x0, [sp, #40]
  14:	bl	0 <_ZN4llvm15SmallVectorImplIcE5clearEv>
  18:	mov	x19, x0
  1c:	ldr	x0, [sp, #40]
  20:	bl	0 <_ZN4llvm15SmallVectorImplIcE5clearEv>
  24:	mov	x1, x0
  28:	mov	x0, x19
  2c:	bl	0 <_ZN4llvm15SmallVectorImplIcE5clearEv>
  30:	ldr	x0, [sp, #40]
  34:	str	wzr, [x0, #8]
  38:	nop
  3c:	ldr	x19, [sp, #16]
  40:	ldp	x29, x30, [sp], #48
  44:	ret

Disassembly of section .text._ZSt3maxIiERKT_S2_S2_:

0000000000000000 <_ZSt3maxIiERKT_S2_S2_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x0, [sp, #8]
  10:	ldr	w1, [x0]
  14:	ldr	x0, [sp]
  18:	ldr	w0, [x0]
  1c:	cmp	w1, w0
  20:	b.ge	2c <_ZSt3maxIiERKT_S2_S2_+0x2c>  // b.tcont
  24:	ldr	x0, [sp]
  28:	b	30 <_ZSt3maxIiERKT_S2_S2_+0x30>
  2c:	ldr	x0, [sp, #8]
  30:	add	sp, sp, #0x10
  34:	ret

Disassembly of section .text._ZSt3maxIsERKT_S2_S2_:

0000000000000000 <_ZSt3maxIsERKT_S2_S2_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x0, [sp, #8]
  10:	ldrsh	w1, [x0]
  14:	ldr	x0, [sp]
  18:	ldrsh	w0, [x0]
  1c:	cmp	w1, w0
  20:	b.ge	2c <_ZSt3maxIsERKT_S2_S2_+0x2c>  // b.tcont
  24:	ldr	x0, [sp]
  28:	b	30 <_ZSt3maxIsERKT_S2_S2_+0x30>
  2c:	ldr	x0, [sp, #8]
  30:	add	sp, sp, #0x10
  34:	ret

Disassembly of section .text._ZN4llvm8ArrayRefIhEC2EPKhm:

0000000000000000 <_ZN4llvm8ArrayRefIhEC1EPKhm>:
   0:	sub	sp, sp, #0x20
   4:	str	x0, [sp, #24]
   8:	str	x1, [sp, #16]
   c:	str	x2, [sp, #8]
  10:	ldr	x0, [sp, #24]
  14:	ldr	x1, [sp, #16]
  18:	str	x1, [x0]
  1c:	ldr	x0, [sp, #24]
  20:	ldr	x1, [sp, #8]
  24:	str	x1, [x0, #8]
  28:	nop
  2c:	add	sp, sp, #0x20
  30:	ret

Disassembly of section .text._ZN4llvm11SmallVectorINS_9MCOperandELj8EEC2Ev:

0000000000000000 <_ZN4llvm11SmallVectorINS_9MCOperandELj8EEC1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	mov	w1, #0x8                   	// #8
  14:	bl	0 <_ZN4llvm11SmallVectorINS_9MCOperandELj8EEC1Ev>
  18:	nop
  1c:	ldp	x29, x30, [sp], #32
  20:	ret

Disassembly of section .text._ZN4llvm11SmallVectorIcLj64EEC2Ev:

0000000000000000 <_ZN4llvm11SmallVectorIcLj64EEC1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	mov	w1, #0x40                  	// #64
  14:	bl	0 <_ZN4llvm11SmallVectorIcLj64EEC1Ev>
  18:	nop
  1c:	ldp	x29, x30, [sp], #32
  20:	ret

Disassembly of section .text._ZN4llvm11SmallVectorIcLj64EED2Ev:

0000000000000000 <_ZN4llvm11SmallVectorIcLj64EED1Ev>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	ldr	x0, [sp, #40]
  14:	bl	0 <_ZN4llvm11SmallVectorIcLj64EED1Ev>
  18:	mov	x19, x0
  1c:	ldr	x0, [sp, #40]
  20:	bl	0 <_ZN4llvm11SmallVectorIcLj64EED1Ev>
  24:	mov	x1, x0
  28:	mov	x0, x19
  2c:	bl	0 <_ZN4llvm11SmallVectorIcLj64EED1Ev>
  30:	ldr	x0, [sp, #40]
  34:	bl	0 <_ZN4llvm11SmallVectorIcLj64EED1Ev>
  38:	nop
  3c:	ldr	x19, [sp, #16]
  40:	ldp	x29, x30, [sp], #48
  44:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonIcvE5beginEv:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonIcvE5beginEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonIcvE5beginEv:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonIcvE5beginEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm15SmallVectorImplIcEC2Ej:

0000000000000000 <_ZN4llvm15SmallVectorImplIcEC1Ej>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	w1, [sp, #20]
  10:	ldr	x0, [sp, #24]
  14:	ldr	w1, [sp, #20]
  18:	bl	0 <_ZN4llvm15SmallVectorImplIcEC1Ej>
  1c:	nop
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZN4llvm15SmallVectorImplIcED2Ev:

0000000000000000 <_ZN4llvm15SmallVectorImplIcED1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm15SmallVectorImplIcED1Ev>
  14:	and	w0, w0, #0xff
  18:	eor	w0, w0, #0x1
  1c:	and	w0, w0, #0xff
  20:	cmp	w0, #0x0
  24:	b.eq	34 <_ZN4llvm15SmallVectorImplIcED1Ev+0x34>  // b.none
  28:	ldr	x0, [sp, #24]
  2c:	bl	0 <_ZN4llvm15SmallVectorImplIcED1Ev>
  30:	bl	0 <free>
  34:	nop
  38:	ldp	x29, x30, [sp], #32
  3c:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonIcvE3endEv:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonIcvE3endEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	ldr	x0, [sp, #40]
  14:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonIcvE3endEv>
  18:	mov	x19, x0
  1c:	ldr	x0, [sp, #40]
  20:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonIcvE3endEv>
  24:	add	x0, x19, x0
  28:	ldr	x19, [sp, #16]
  2c:	ldp	x29, x30, [sp], #48
  30:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseIcLb1EE13destroy_rangeEPcS2_:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseIcLb1EE13destroy_rangeEPcS2_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	nop
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseINS_9MCOperandELb1EE13destroy_rangeEPS1_S3_:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseINS_9MCOperandELb1EE13destroy_rangeEPS1_S3_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	nop
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm15SmallVectorImplINS_9MCOperandEEC2Ej:

0000000000000000 <_ZN4llvm15SmallVectorImplINS_9MCOperandEEC1Ej>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	w1, [sp, #20]
  10:	ldr	x0, [sp, #24]
  14:	ldr	w1, [sp, #20]
  18:	bl	0 <_ZN4llvm15SmallVectorImplINS_9MCOperandEEC1Ej>
  1c:	nop
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZN4llvm15SmallVectorImplINS_9MCOperandEED2Ev:

0000000000000000 <_ZN4llvm15SmallVectorImplINS_9MCOperandEED1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm15SmallVectorImplINS_9MCOperandEED1Ev>
  14:	and	w0, w0, #0xff
  18:	eor	w0, w0, #0x1
  1c:	and	w0, w0, #0xff
  20:	cmp	w0, #0x0
  24:	b.eq	34 <_ZN4llvm15SmallVectorImplINS_9MCOperandEED1Ev+0x34>  // b.none
  28:	ldr	x0, [sp, #24]
  2c:	bl	0 <_ZN4llvm15SmallVectorImplINS_9MCOperandEED1Ev>
  30:	bl	0 <free>
  34:	nop
  38:	ldp	x29, x30, [sp], #32
  3c:	ret

Disassembly of section .text._ZNSt10unique_ptrIN4llvm16MCRelocationInfoESt14default_deleteIS1_EE11get_deleterEv:

0000000000000000 <_ZNSt10unique_ptrIN4llvm16MCRelocationInfoESt14default_deleteIS1_EE11get_deleterEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt10unique_ptrIN4llvm16MCRelocationInfoESt14default_deleteIS1_EE11get_deleterEv>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZNSt15__uniq_ptr_implIN4llvm16MCRelocationInfoESt14default_deleteIS1_EE6_M_ptrEv:

0000000000000000 <_ZNSt15__uniq_ptr_implIN4llvm16MCRelocationInfoESt14default_deleteIS1_EE6_M_ptrEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt15__uniq_ptr_implIN4llvm16MCRelocationInfoESt14default_deleteIS1_EE6_M_ptrEv>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZSt4moveIRPN4llvm16MCRelocationInfoEEONSt16remove_referenceIT_E4typeEOS5_:

0000000000000000 <_ZSt4moveIRPN4llvm16MCRelocationInfoEEONSt16remove_referenceIT_E4typeEOS5_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNKSt14default_deleteIN4llvm16MCRelocationInfoEEclEPS1_:

0000000000000000 <_ZNKSt14default_deleteIN4llvm16MCRelocationInfoEEclEPS1_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #16]
  14:	cmp	x0, #0x0
  18:	b.eq	2c <_ZNKSt14default_deleteIN4llvm16MCRelocationInfoEEclEPS1_+0x2c>  // b.none
  1c:	ldr	x1, [x0]
  20:	add	x1, x1, #0x8
  24:	ldr	x1, [x1]
  28:	blr	x1
  2c:	nop
  30:	ldp	x29, x30, [sp], #32
  34:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm0EJPN4llvm12MCSymbolizerESt14default_deleteIS1_EEEC2Ev:

0000000000000000 <_ZNSt11_Tuple_implILm0EJPN4llvm12MCSymbolizerESt14default_deleteIS1_EEEC1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt11_Tuple_implILm0EJPN4llvm12MCSymbolizerESt14default_deleteIS1_EEEC1Ev>
  14:	ldr	x0, [sp, #24]
  18:	bl	0 <_ZNSt11_Tuple_implILm0EJPN4llvm12MCSymbolizerESt14default_deleteIS1_EEEC1Ev>
  1c:	nop
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZNSt15__uniq_ptr_implIN4llvm12MCSymbolizerESt14default_deleteIS1_EE6_M_ptrEv:

0000000000000000 <_ZNSt15__uniq_ptr_implIN4llvm12MCSymbolizerESt14default_deleteIS1_EE6_M_ptrEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt15__uniq_ptr_implIN4llvm12MCSymbolizerESt14default_deleteIS1_EE6_M_ptrEv>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZNSt10unique_ptrIN4llvm12MCSymbolizerESt14default_deleteIS1_EE11get_deleterEv:

0000000000000000 <_ZNSt10unique_ptrIN4llvm12MCSymbolizerESt14default_deleteIS1_EE11get_deleterEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt10unique_ptrIN4llvm12MCSymbolizerESt14default_deleteIS1_EE11get_deleterEv>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZSt4moveIRPN4llvm12MCSymbolizerEEONSt16remove_referenceIT_E4typeEOS5_:

0000000000000000 <_ZSt4moveIRPN4llvm12MCSymbolizerEEONSt16remove_referenceIT_E4typeEOS5_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNKSt14default_deleteIN4llvm12MCSymbolizerEEclEPS1_:

0000000000000000 <_ZNKSt14default_deleteIN4llvm12MCSymbolizerEEclEPS1_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #16]
  14:	cmp	x0, #0x0
  18:	b.eq	2c <_ZNKSt14default_deleteIN4llvm12MCSymbolizerEEclEPS1_+0x2c>  // b.none
  1c:	ldr	x1, [x0]
  20:	add	x1, x1, #0x8
  24:	ldr	x1, [x1]
  28:	blr	x1
  2c:	nop
  30:	ldp	x29, x30, [sp], #32
  34:	ret

Disassembly of section .text._ZNSt10unique_ptrIKN4llvm9MCAsmInfoESt14default_deleteIS2_EE7releaseEv:

0000000000000000 <_ZNSt10unique_ptrIKN4llvm9MCAsmInfoESt14default_deleteIS2_EE7releaseEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt10unique_ptrIKN4llvm9MCAsmInfoESt14default_deleteIS2_EE7releaseEv>
  14:	str	x0, [sp, #40]
  18:	ldr	x0, [sp, #24]
  1c:	bl	0 <_ZNSt10unique_ptrIKN4llvm9MCAsmInfoESt14default_deleteIS2_EE7releaseEv>
  20:	str	xzr, [x0]
  24:	ldr	x0, [sp, #40]
  28:	ldp	x29, x30, [sp], #48
  2c:	ret

Disassembly of section .text._ZNSt10unique_ptrIKN4llvm9MCAsmInfoESt14default_deleteIS2_EE11get_deleterEv:

0000000000000000 <_ZNSt10unique_ptrIKN4llvm9MCAsmInfoESt14default_deleteIS2_EE11get_deleterEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt10unique_ptrIKN4llvm9MCAsmInfoESt14default_deleteIS2_EE11get_deleterEv>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZSt7forwardISt14default_deleteIKN4llvm9MCAsmInfoEEEOT_RNSt16remove_referenceIS5_E4typeE:

0000000000000000 <_ZSt7forwardISt14default_deleteIKN4llvm9MCAsmInfoEEEOT_RNSt16remove_referenceIS5_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt15__uniq_ptr_implIKN4llvm9MCAsmInfoESt14default_deleteIS2_EEC2IS4_EEPS2_OT_:

0000000000000000 <_ZNSt15__uniq_ptr_implIKN4llvm9MCAsmInfoESt14default_deleteIS2_EEC1IS4_EEPS2_OT_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	str	x1, [sp, #48]
  14:	str	x2, [sp, #40]
  18:	ldr	x19, [sp, #56]
  1c:	ldr	x0, [sp, #40]
  20:	bl	0 <_ZNSt15__uniq_ptr_implIKN4llvm9MCAsmInfoESt14default_deleteIS2_EEC1IS4_EEPS2_OT_>
  24:	mov	x1, x0
  28:	add	x0, sp, #0x30
  2c:	mov	x2, x1
  30:	mov	x1, x0
  34:	mov	x0, x19
  38:	bl	0 <_ZNSt15__uniq_ptr_implIKN4llvm9MCAsmInfoESt14default_deleteIS2_EEC1IS4_EEPS2_OT_>
  3c:	nop
  40:	ldr	x19, [sp, #16]
  44:	ldp	x29, x30, [sp], #64
  48:	ret

Disassembly of section .text._ZNSt15__uniq_ptr_implIKN4llvm9MCAsmInfoESt14default_deleteIS2_EE6_M_ptrEv:

0000000000000000 <_ZNSt15__uniq_ptr_implIKN4llvm9MCAsmInfoESt14default_deleteIS2_EE6_M_ptrEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt15__uniq_ptr_implIKN4llvm9MCAsmInfoESt14default_deleteIS2_EE6_M_ptrEv>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZSt4moveIRPKN4llvm9MCAsmInfoEEONSt16remove_referenceIT_E4typeEOS6_:

0000000000000000 <_ZSt4moveIRPKN4llvm9MCAsmInfoEEONSt16remove_referenceIT_E4typeEOS6_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNKSt14default_deleteIKN4llvm9MCAsmInfoEEclEPS2_:

0000000000000000 <_ZNKSt14default_deleteIKN4llvm9MCAsmInfoEEclEPS2_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #16]
  14:	cmp	x0, #0x0
  18:	b.eq	2c <_ZNKSt14default_deleteIKN4llvm9MCAsmInfoEEclEPS2_+0x2c>  // b.none
  1c:	ldr	x1, [x0]
  20:	add	x1, x1, #0x8
  24:	ldr	x1, [x1]
  28:	blr	x1
  2c:	nop
  30:	ldp	x29, x30, [sp], #32
  34:	ret

Disassembly of section .text._ZNSt10unique_ptrIKN4llvm14MCRegisterInfoESt14default_deleteIS2_EE7releaseEv:

0000000000000000 <_ZNSt10unique_ptrIKN4llvm14MCRegisterInfoESt14default_deleteIS2_EE7releaseEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt10unique_ptrIKN4llvm14MCRegisterInfoESt14default_deleteIS2_EE7releaseEv>
  14:	str	x0, [sp, #40]
  18:	ldr	x0, [sp, #24]
  1c:	bl	0 <_ZNSt10unique_ptrIKN4llvm14MCRegisterInfoESt14default_deleteIS2_EE7releaseEv>
  20:	str	xzr, [x0]
  24:	ldr	x0, [sp, #40]
  28:	ldp	x29, x30, [sp], #48
  2c:	ret

Disassembly of section .text._ZNSt10unique_ptrIKN4llvm14MCRegisterInfoESt14default_deleteIS2_EE11get_deleterEv:

0000000000000000 <_ZNSt10unique_ptrIKN4llvm14MCRegisterInfoESt14default_deleteIS2_EE11get_deleterEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt10unique_ptrIKN4llvm14MCRegisterInfoESt14default_deleteIS2_EE11get_deleterEv>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZSt7forwardISt14default_deleteIKN4llvm14MCRegisterInfoEEEOT_RNSt16remove_referenceIS5_E4typeE:

0000000000000000 <_ZSt7forwardISt14default_deleteIKN4llvm14MCRegisterInfoEEEOT_RNSt16remove_referenceIS5_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt15__uniq_ptr_implIKN4llvm14MCRegisterInfoESt14default_deleteIS2_EEC2IS4_EEPS2_OT_:

0000000000000000 <_ZNSt15__uniq_ptr_implIKN4llvm14MCRegisterInfoESt14default_deleteIS2_EEC1IS4_EEPS2_OT_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	str	x1, [sp, #48]
  14:	str	x2, [sp, #40]
  18:	ldr	x19, [sp, #56]
  1c:	ldr	x0, [sp, #40]
  20:	bl	0 <_ZNSt15__uniq_ptr_implIKN4llvm14MCRegisterInfoESt14default_deleteIS2_EEC1IS4_EEPS2_OT_>
  24:	mov	x1, x0
  28:	add	x0, sp, #0x30
  2c:	mov	x2, x1
  30:	mov	x1, x0
  34:	mov	x0, x19
  38:	bl	0 <_ZNSt15__uniq_ptr_implIKN4llvm14MCRegisterInfoESt14default_deleteIS2_EEC1IS4_EEPS2_OT_>
  3c:	nop
  40:	ldr	x19, [sp, #16]
  44:	ldp	x29, x30, [sp], #64
  48:	ret

Disassembly of section .text._ZNSt15__uniq_ptr_implIKN4llvm14MCRegisterInfoESt14default_deleteIS2_EE6_M_ptrEv:

0000000000000000 <_ZNSt15__uniq_ptr_implIKN4llvm14MCRegisterInfoESt14default_deleteIS2_EE6_M_ptrEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt15__uniq_ptr_implIKN4llvm14MCRegisterInfoESt14default_deleteIS2_EE6_M_ptrEv>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZSt4moveIRPKN4llvm14MCRegisterInfoEEONSt16remove_referenceIT_E4typeEOS6_:

0000000000000000 <_ZSt4moveIRPKN4llvm14MCRegisterInfoEEONSt16remove_referenceIT_E4typeEOS6_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm14MCRegisterInfoD2Ev:

0000000000000000 <_ZN4llvm14MCRegisterInfoD1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	add	x0, x0, #0xc0
  14:	bl	0 <_ZN4llvm14MCRegisterInfoD1Ev>
  18:	ldr	x0, [sp, #24]
  1c:	add	x0, x0, #0xa0
  20:	bl	0 <_ZN4llvm14MCRegisterInfoD1Ev>
  24:	nop
  28:	ldp	x29, x30, [sp], #32
  2c:	ret

Disassembly of section .text._ZNKSt14default_deleteIKN4llvm14MCRegisterInfoEEclEPS2_:

0000000000000000 <_ZNKSt14default_deleteIKN4llvm14MCRegisterInfoEEclEPS2_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	x1, [sp, #32]
  14:	ldr	x19, [sp, #32]
  18:	cmp	x19, #0x0
  1c:	b.eq	34 <_ZNKSt14default_deleteIKN4llvm14MCRegisterInfoEEclEPS2_+0x34>  // b.none
  20:	mov	x0, x19
  24:	bl	0 <_ZNKSt14default_deleteIKN4llvm14MCRegisterInfoEEclEPS2_>
  28:	mov	x1, #0xe0                  	// #224
  2c:	mov	x0, x19
  30:	bl	0 <_ZdlPvm>
  34:	nop
  38:	ldr	x19, [sp, #16]
  3c:	ldp	x29, x30, [sp], #48
  40:	ret

Disassembly of section .text._ZNSt10unique_ptrIKN4llvm15MCSubtargetInfoESt14default_deleteIS2_EE7releaseEv:

0000000000000000 <_ZNSt10unique_ptrIKN4llvm15MCSubtargetInfoESt14default_deleteIS2_EE7releaseEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt10unique_ptrIKN4llvm15MCSubtargetInfoESt14default_deleteIS2_EE7releaseEv>
  14:	str	x0, [sp, #40]
  18:	ldr	x0, [sp, #24]
  1c:	bl	0 <_ZNSt10unique_ptrIKN4llvm15MCSubtargetInfoESt14default_deleteIS2_EE7releaseEv>
  20:	str	xzr, [x0]
  24:	ldr	x0, [sp, #40]
  28:	ldp	x29, x30, [sp], #48
  2c:	ret

Disassembly of section .text._ZNSt10unique_ptrIKN4llvm15MCSubtargetInfoESt14default_deleteIS2_EE11get_deleterEv:

0000000000000000 <_ZNSt10unique_ptrIKN4llvm15MCSubtargetInfoESt14default_deleteIS2_EE11get_deleterEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt10unique_ptrIKN4llvm15MCSubtargetInfoESt14default_deleteIS2_EE11get_deleterEv>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZSt7forwardISt14default_deleteIKN4llvm15MCSubtargetInfoEEEOT_RNSt16remove_referenceIS5_E4typeE:

0000000000000000 <_ZSt7forwardISt14default_deleteIKN4llvm15MCSubtargetInfoEEEOT_RNSt16remove_referenceIS5_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt15__uniq_ptr_implIKN4llvm15MCSubtargetInfoESt14default_deleteIS2_EEC2IS4_EEPS2_OT_:

0000000000000000 <_ZNSt15__uniq_ptr_implIKN4llvm15MCSubtargetInfoESt14default_deleteIS2_EEC1IS4_EEPS2_OT_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	str	x1, [sp, #48]
  14:	str	x2, [sp, #40]
  18:	ldr	x19, [sp, #56]
  1c:	ldr	x0, [sp, #40]
  20:	bl	0 <_ZNSt15__uniq_ptr_implIKN4llvm15MCSubtargetInfoESt14default_deleteIS2_EEC1IS4_EEPS2_OT_>
  24:	mov	x1, x0
  28:	add	x0, sp, #0x30
  2c:	mov	x2, x1
  30:	mov	x1, x0
  34:	mov	x0, x19
  38:	bl	0 <_ZNSt15__uniq_ptr_implIKN4llvm15MCSubtargetInfoESt14default_deleteIS2_EEC1IS4_EEPS2_OT_>
  3c:	nop
  40:	ldr	x19, [sp, #16]
  44:	ldp	x29, x30, [sp], #64
  48:	ret

Disassembly of section .text._ZNSt15__uniq_ptr_implIKN4llvm15MCSubtargetInfoESt14default_deleteIS2_EE6_M_ptrEv:

0000000000000000 <_ZNSt15__uniq_ptr_implIKN4llvm15MCSubtargetInfoESt14default_deleteIS2_EE6_M_ptrEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt15__uniq_ptr_implIKN4llvm15MCSubtargetInfoESt14default_deleteIS2_EE6_M_ptrEv>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZSt4moveIRPKN4llvm15MCSubtargetInfoEEONSt16remove_referenceIT_E4typeEOS6_:

0000000000000000 <_ZSt4moveIRPKN4llvm15MCSubtargetInfoEEONSt16remove_referenceIT_E4typeEOS6_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNKSt14default_deleteIKN4llvm15MCSubtargetInfoEEclEPS2_:

0000000000000000 <_ZNKSt14default_deleteIKN4llvm15MCSubtargetInfoEEclEPS2_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #16]
  14:	cmp	x0, #0x0
  18:	b.eq	2c <_ZNKSt14default_deleteIKN4llvm15MCSubtargetInfoEEclEPS2_+0x2c>  // b.none
  1c:	ldr	x1, [x0]
  20:	add	x1, x1, #0x8
  24:	ldr	x1, [x1]
  28:	blr	x1
  2c:	nop
  30:	ldp	x29, x30, [sp], #32
  34:	ret

Disassembly of section .text._ZNSt10unique_ptrIKN4llvm11MCInstrInfoESt14default_deleteIS2_EE7releaseEv:

0000000000000000 <_ZNSt10unique_ptrIKN4llvm11MCInstrInfoESt14default_deleteIS2_EE7releaseEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt10unique_ptrIKN4llvm11MCInstrInfoESt14default_deleteIS2_EE7releaseEv>
  14:	str	x0, [sp, #40]
  18:	ldr	x0, [sp, #24]
  1c:	bl	0 <_ZNSt10unique_ptrIKN4llvm11MCInstrInfoESt14default_deleteIS2_EE7releaseEv>
  20:	str	xzr, [x0]
  24:	ldr	x0, [sp, #40]
  28:	ldp	x29, x30, [sp], #48
  2c:	ret

Disassembly of section .text._ZNSt10unique_ptrIKN4llvm11MCInstrInfoESt14default_deleteIS2_EE11get_deleterEv:

0000000000000000 <_ZNSt10unique_ptrIKN4llvm11MCInstrInfoESt14default_deleteIS2_EE11get_deleterEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt10unique_ptrIKN4llvm11MCInstrInfoESt14default_deleteIS2_EE11get_deleterEv>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZSt7forwardISt14default_deleteIKN4llvm11MCInstrInfoEEEOT_RNSt16remove_referenceIS5_E4typeE:

0000000000000000 <_ZSt7forwardISt14default_deleteIKN4llvm11MCInstrInfoEEEOT_RNSt16remove_referenceIS5_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt15__uniq_ptr_implIKN4llvm11MCInstrInfoESt14default_deleteIS2_EEC2IS4_EEPS2_OT_:

0000000000000000 <_ZNSt15__uniq_ptr_implIKN4llvm11MCInstrInfoESt14default_deleteIS2_EEC1IS4_EEPS2_OT_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	str	x1, [sp, #48]
  14:	str	x2, [sp, #40]
  18:	ldr	x19, [sp, #56]
  1c:	ldr	x0, [sp, #40]
  20:	bl	0 <_ZNSt15__uniq_ptr_implIKN4llvm11MCInstrInfoESt14default_deleteIS2_EEC1IS4_EEPS2_OT_>
  24:	mov	x1, x0
  28:	add	x0, sp, #0x30
  2c:	mov	x2, x1
  30:	mov	x1, x0
  34:	mov	x0, x19
  38:	bl	0 <_ZNSt15__uniq_ptr_implIKN4llvm11MCInstrInfoESt14default_deleteIS2_EEC1IS4_EEPS2_OT_>
  3c:	nop
  40:	ldr	x19, [sp, #16]
  44:	ldp	x29, x30, [sp], #64
  48:	ret

Disassembly of section .text._ZNSt15__uniq_ptr_implIKN4llvm11MCInstrInfoESt14default_deleteIS2_EE6_M_ptrEv:

0000000000000000 <_ZNSt15__uniq_ptr_implIKN4llvm11MCInstrInfoESt14default_deleteIS2_EE6_M_ptrEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt15__uniq_ptr_implIKN4llvm11MCInstrInfoESt14default_deleteIS2_EE6_M_ptrEv>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZSt4moveIRPKN4llvm11MCInstrInfoEEONSt16remove_referenceIT_E4typeEOS6_:

0000000000000000 <_ZSt4moveIRPKN4llvm11MCInstrInfoEEONSt16remove_referenceIT_E4typeEOS6_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNKSt14default_deleteIKN4llvm11MCInstrInfoEEclEPS2_:

0000000000000000 <_ZNKSt14default_deleteIKN4llvm11MCInstrInfoEEclEPS2_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #16]
  14:	cmp	x0, #0x0
  18:	b.eq	24 <_ZNKSt14default_deleteIKN4llvm11MCInstrInfoEEclEPS2_+0x24>  // b.none
  1c:	mov	x1, #0x20                  	// #32
  20:	bl	0 <_ZdlPvm>
  24:	nop
  28:	ldp	x29, x30, [sp], #32
  2c:	ret

Disassembly of section .text._ZNSt10unique_ptrIKN4llvm9MCContextESt14default_deleteIS2_EE7releaseEv:

0000000000000000 <_ZNSt10unique_ptrIKN4llvm9MCContextESt14default_deleteIS2_EE7releaseEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt10unique_ptrIKN4llvm9MCContextESt14default_deleteIS2_EE7releaseEv>
  14:	str	x0, [sp, #40]
  18:	ldr	x0, [sp, #24]
  1c:	bl	0 <_ZNSt10unique_ptrIKN4llvm9MCContextESt14default_deleteIS2_EE7releaseEv>
  20:	str	xzr, [x0]
  24:	ldr	x0, [sp, #40]
  28:	ldp	x29, x30, [sp], #48
  2c:	ret

Disassembly of section .text._ZNSt10unique_ptrIKN4llvm9MCContextESt14default_deleteIS2_EE11get_deleterEv:

0000000000000000 <_ZNSt10unique_ptrIKN4llvm9MCContextESt14default_deleteIS2_EE11get_deleterEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt10unique_ptrIKN4llvm9MCContextESt14default_deleteIS2_EE11get_deleterEv>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZSt7forwardISt14default_deleteIKN4llvm9MCContextEEEOT_RNSt16remove_referenceIS5_E4typeE:

0000000000000000 <_ZSt7forwardISt14default_deleteIKN4llvm9MCContextEEEOT_RNSt16remove_referenceIS5_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt15__uniq_ptr_implIKN4llvm9MCContextESt14default_deleteIS2_EEC2IS4_EEPS2_OT_:

0000000000000000 <_ZNSt15__uniq_ptr_implIKN4llvm9MCContextESt14default_deleteIS2_EEC1IS4_EEPS2_OT_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	str	x1, [sp, #48]
  14:	str	x2, [sp, #40]
  18:	ldr	x19, [sp, #56]
  1c:	ldr	x0, [sp, #40]
  20:	bl	0 <_ZNSt15__uniq_ptr_implIKN4llvm9MCContextESt14default_deleteIS2_EEC1IS4_EEPS2_OT_>
  24:	mov	x1, x0
  28:	add	x0, sp, #0x30
  2c:	mov	x2, x1
  30:	mov	x1, x0
  34:	mov	x0, x19
  38:	bl	0 <_ZNSt15__uniq_ptr_implIKN4llvm9MCContextESt14default_deleteIS2_EEC1IS4_EEPS2_OT_>
  3c:	nop
  40:	ldr	x19, [sp, #16]
  44:	ldp	x29, x30, [sp], #64
  48:	ret

Disassembly of section .text._ZNSt15__uniq_ptr_implIKN4llvm9MCContextESt14default_deleteIS2_EE6_M_ptrEv:

0000000000000000 <_ZNSt15__uniq_ptr_implIKN4llvm9MCContextESt14default_deleteIS2_EE6_M_ptrEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt15__uniq_ptr_implIKN4llvm9MCContextESt14default_deleteIS2_EE6_M_ptrEv>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZSt4moveIRPKN4llvm9MCContextEEONSt16remove_referenceIT_E4typeEOS6_:

0000000000000000 <_ZSt4moveIRPKN4llvm9MCContextEEONSt16remove_referenceIT_E4typeEOS6_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNKSt14default_deleteIKN4llvm9MCContextEEclEPS2_:

0000000000000000 <_ZNKSt14default_deleteIKN4llvm9MCContextEEclEPS2_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	x1, [sp, #32]
  14:	ldr	x19, [sp, #32]
  18:	cmp	x19, #0x0
  1c:	b.eq	34 <_ZNKSt14default_deleteIKN4llvm9MCContextEEclEPS2_+0x34>  // b.none
  20:	mov	x0, x19
  24:	bl	0 <_ZN4llvm9MCContextD1Ev>
  28:	mov	x1, #0x6b8                 	// #1720
  2c:	mov	x0, x19
  30:	bl	0 <_ZdlPvm>
  34:	nop
  38:	ldr	x19, [sp, #16]
  3c:	ldp	x29, x30, [sp], #48
  40:	ret

Disassembly of section .text._ZNSt10unique_ptrIKN4llvm14MCDisassemblerESt14default_deleteIS2_EE7releaseEv:

0000000000000000 <_ZNSt10unique_ptrIKN4llvm14MCDisassemblerESt14default_deleteIS2_EE7releaseEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt10unique_ptrIKN4llvm14MCDisassemblerESt14default_deleteIS2_EE7releaseEv>
  14:	str	x0, [sp, #40]
  18:	ldr	x0, [sp, #24]
  1c:	bl	0 <_ZNSt10unique_ptrIKN4llvm14MCDisassemblerESt14default_deleteIS2_EE7releaseEv>
  20:	str	xzr, [x0]
  24:	ldr	x0, [sp, #40]
  28:	ldp	x29, x30, [sp], #48
  2c:	ret

Disassembly of section .text._ZNSt10unique_ptrIKN4llvm14MCDisassemblerESt14default_deleteIS2_EE11get_deleterEv:

0000000000000000 <_ZNSt10unique_ptrIKN4llvm14MCDisassemblerESt14default_deleteIS2_EE11get_deleterEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt10unique_ptrIKN4llvm14MCDisassemblerESt14default_deleteIS2_EE11get_deleterEv>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZSt7forwardISt14default_deleteIKN4llvm14MCDisassemblerEEEOT_RNSt16remove_referenceIS5_E4typeE:

0000000000000000 <_ZSt7forwardISt14default_deleteIKN4llvm14MCDisassemblerEEEOT_RNSt16remove_referenceIS5_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt15__uniq_ptr_implIKN4llvm14MCDisassemblerESt14default_deleteIS2_EEC2IS4_EEPS2_OT_:

0000000000000000 <_ZNSt15__uniq_ptr_implIKN4llvm14MCDisassemblerESt14default_deleteIS2_EEC1IS4_EEPS2_OT_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	str	x1, [sp, #48]
  14:	str	x2, [sp, #40]
  18:	ldr	x19, [sp, #56]
  1c:	ldr	x0, [sp, #40]
  20:	bl	0 <_ZNSt15__uniq_ptr_implIKN4llvm14MCDisassemblerESt14default_deleteIS2_EEC1IS4_EEPS2_OT_>
  24:	mov	x1, x0
  28:	add	x0, sp, #0x30
  2c:	mov	x2, x1
  30:	mov	x1, x0
  34:	mov	x0, x19
  38:	bl	0 <_ZNSt15__uniq_ptr_implIKN4llvm14MCDisassemblerESt14default_deleteIS2_EEC1IS4_EEPS2_OT_>
  3c:	nop
  40:	ldr	x19, [sp, #16]
  44:	ldp	x29, x30, [sp], #64
  48:	ret

Disassembly of section .text._ZNSt15__uniq_ptr_implIKN4llvm14MCDisassemblerESt14default_deleteIS2_EE6_M_ptrEv:

0000000000000000 <_ZNSt15__uniq_ptr_implIKN4llvm14MCDisassemblerESt14default_deleteIS2_EE6_M_ptrEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt15__uniq_ptr_implIKN4llvm14MCDisassemblerESt14default_deleteIS2_EE6_M_ptrEv>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZSt4moveIRPKN4llvm14MCDisassemblerEEONSt16remove_referenceIT_E4typeEOS6_:

0000000000000000 <_ZSt4moveIRPKN4llvm14MCDisassemblerEEONSt16remove_referenceIT_E4typeEOS6_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNKSt14default_deleteIKN4llvm14MCDisassemblerEEclEPS2_:

0000000000000000 <_ZNKSt14default_deleteIKN4llvm14MCDisassemblerEEclEPS2_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #16]
  14:	cmp	x0, #0x0
  18:	b.eq	2c <_ZNKSt14default_deleteIKN4llvm14MCDisassemblerEEclEPS2_+0x2c>  // b.none
  1c:	ldr	x1, [x0]
  20:	add	x1, x1, #0x8
  24:	ldr	x1, [x1]
  28:	blr	x1
  2c:	nop
  30:	ldp	x29, x30, [sp], #32
  34:	ret

Disassembly of section .text._ZNSt10unique_ptrIN4llvm13MCInstPrinterESt14default_deleteIS1_EE7releaseEv:

0000000000000000 <_ZNSt10unique_ptrIN4llvm13MCInstPrinterESt14default_deleteIS1_EE7releaseEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt10unique_ptrIN4llvm13MCInstPrinterESt14default_deleteIS1_EE7releaseEv>
  14:	str	x0, [sp, #40]
  18:	ldr	x0, [sp, #24]
  1c:	bl	0 <_ZNSt10unique_ptrIN4llvm13MCInstPrinterESt14default_deleteIS1_EE7releaseEv>
  20:	str	xzr, [x0]
  24:	ldr	x0, [sp, #40]
  28:	ldp	x29, x30, [sp], #48
  2c:	ret

Disassembly of section .text._ZNSt10unique_ptrIN4llvm13MCInstPrinterESt14default_deleteIS1_EE11get_deleterEv:

0000000000000000 <_ZNSt10unique_ptrIN4llvm13MCInstPrinterESt14default_deleteIS1_EE11get_deleterEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt10unique_ptrIN4llvm13MCInstPrinterESt14default_deleteIS1_EE11get_deleterEv>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZSt7forwardISt14default_deleteIN4llvm13MCInstPrinterEEEOT_RNSt16remove_referenceIS4_E4typeE:

0000000000000000 <_ZSt7forwardISt14default_deleteIN4llvm13MCInstPrinterEEEOT_RNSt16remove_referenceIS4_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt15__uniq_ptr_implIN4llvm13MCInstPrinterESt14default_deleteIS1_EEC2IS3_EEPS1_OT_:

0000000000000000 <_ZNSt15__uniq_ptr_implIN4llvm13MCInstPrinterESt14default_deleteIS1_EEC1IS3_EEPS1_OT_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	str	x1, [sp, #48]
  14:	str	x2, [sp, #40]
  18:	ldr	x19, [sp, #56]
  1c:	ldr	x0, [sp, #40]
  20:	bl	0 <_ZNSt15__uniq_ptr_implIN4llvm13MCInstPrinterESt14default_deleteIS1_EEC1IS3_EEPS1_OT_>
  24:	mov	x1, x0
  28:	add	x0, sp, #0x30
  2c:	mov	x2, x1
  30:	mov	x1, x0
  34:	mov	x0, x19
  38:	bl	0 <_ZNSt15__uniq_ptr_implIN4llvm13MCInstPrinterESt14default_deleteIS1_EEC1IS3_EEPS1_OT_>
  3c:	nop
  40:	ldr	x19, [sp, #16]
  44:	ldp	x29, x30, [sp], #64
  48:	ret

Disassembly of section .text._ZNSt15__uniq_ptr_implIN4llvm13MCInstPrinterESt14default_deleteIS1_EE6_M_ptrEv:

0000000000000000 <_ZNSt15__uniq_ptr_implIN4llvm13MCInstPrinterESt14default_deleteIS1_EE6_M_ptrEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt15__uniq_ptr_implIN4llvm13MCInstPrinterESt14default_deleteIS1_EE6_M_ptrEv>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZSt4moveIRPN4llvm13MCInstPrinterEEONSt16remove_referenceIT_E4typeEOS5_:

0000000000000000 <_ZSt4moveIRPN4llvm13MCInstPrinterEEONSt16remove_referenceIT_E4typeEOS5_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNKSt14default_deleteIN4llvm13MCInstPrinterEEclEPS1_:

0000000000000000 <_ZNKSt14default_deleteIN4llvm13MCInstPrinterEEclEPS1_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #16]
  14:	cmp	x0, #0x0
  18:	b.eq	2c <_ZNKSt14default_deleteIN4llvm13MCInstPrinterEEclEPS1_+0x2c>  // b.none
  1c:	ldr	x1, [x0]
  20:	add	x1, x1, #0x8
  24:	ldr	x1, [x1]
  28:	blr	x1
  2c:	nop
  30:	ldp	x29, x30, [sp], #32
  34:	ret

Disassembly of section .text._ZNKSt15__uniq_ptr_implIKN4llvm14MCDisassemblerESt14default_deleteIS2_EE6_M_ptrEv:

0000000000000000 <_ZNKSt15__uniq_ptr_implIKN4llvm14MCDisassemblerESt14default_deleteIS2_EE6_M_ptrEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNKSt15__uniq_ptr_implIKN4llvm14MCDisassemblerESt14default_deleteIS2_EE6_M_ptrEv>
  14:	ldr	x0, [x0]
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZNKSt15__uniq_ptr_implIKN4llvm9MCAsmInfoESt14default_deleteIS2_EE6_M_ptrEv:

0000000000000000 <_ZNKSt15__uniq_ptr_implIKN4llvm9MCAsmInfoESt14default_deleteIS2_EE6_M_ptrEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNKSt15__uniq_ptr_implIKN4llvm9MCAsmInfoESt14default_deleteIS2_EE6_M_ptrEv>
  14:	ldr	x0, [x0]
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZNKSt15__uniq_ptr_implIKN4llvm11MCInstrInfoESt14default_deleteIS2_EE6_M_ptrEv:

0000000000000000 <_ZNKSt15__uniq_ptr_implIKN4llvm11MCInstrInfoESt14default_deleteIS2_EE6_M_ptrEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNKSt15__uniq_ptr_implIKN4llvm11MCInstrInfoESt14default_deleteIS2_EE6_M_ptrEv>
  14:	ldr	x0, [x0]
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZNKSt15__uniq_ptr_implIKN4llvm14MCRegisterInfoESt14default_deleteIS2_EE6_M_ptrEv:

0000000000000000 <_ZNKSt15__uniq_ptr_implIKN4llvm14MCRegisterInfoESt14default_deleteIS2_EE6_M_ptrEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNKSt15__uniq_ptr_implIKN4llvm14MCRegisterInfoESt14default_deleteIS2_EE6_M_ptrEv>
  14:	ldr	x0, [x0]
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZNKSt15__uniq_ptr_implIKN4llvm15MCSubtargetInfoESt14default_deleteIS2_EE6_M_ptrEv:

0000000000000000 <_ZNKSt15__uniq_ptr_implIKN4llvm15MCSubtargetInfoESt14default_deleteIS2_EE6_M_ptrEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNKSt15__uniq_ptr_implIKN4llvm15MCSubtargetInfoESt14default_deleteIS2_EE6_M_ptrEv>
  14:	ldr	x0, [x0]
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZNKSt15__uniq_ptr_implIN4llvm13MCInstPrinterESt14default_deleteIS1_EE6_M_ptrEv:

0000000000000000 <_ZNKSt15__uniq_ptr_implIN4llvm13MCInstPrinterESt14default_deleteIS1_EE6_M_ptrEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNKSt15__uniq_ptr_implIN4llvm13MCInstPrinterESt14default_deleteIS1_EE6_M_ptrEv>
  14:	ldr	x0, [x0]
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZSt4swapIPN4llvm13MCInstPrinterEENSt9enable_ifIXsrSt6__and_IJSt6__not_ISt15__is_tuple_likeIT_EESt21is_move_constructibleIS7_ESt18is_move_assignableIS7_EEE5valueEvE4typeERS7_SH_:

0000000000000000 <_ZSt4swapIPN4llvm13MCInstPrinterEENSt9enable_ifIXsrSt6__and_IJSt6__not_ISt15__is_tuple_likeIT_EESt21is_move_constructibleIS7_ESt18is_move_assignableIS7_EEE5valueEvE4typeERS7_SH_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	bl	0 <_ZSt4swapIPN4llvm13MCInstPrinterEENSt9enable_ifIXsrSt6__and_IJSt6__not_ISt15__is_tuple_likeIT_EESt21is_move_constructibleIS7_ESt18is_move_assignableIS7_EEE5valueEvE4typeERS7_SH_>
  18:	ldr	x0, [x0]
  1c:	str	x0, [sp, #40]
  20:	ldr	x0, [sp, #16]
  24:	bl	0 <_ZSt4swapIPN4llvm13MCInstPrinterEENSt9enable_ifIXsrSt6__and_IJSt6__not_ISt15__is_tuple_likeIT_EESt21is_move_constructibleIS7_ESt18is_move_assignableIS7_EEE5valueEvE4typeERS7_SH_>
  28:	ldr	x1, [x0]
  2c:	ldr	x0, [sp, #24]
  30:	str	x1, [x0]
  34:	add	x0, sp, #0x28
  38:	bl	0 <_ZSt4swapIPN4llvm13MCInstPrinterEENSt9enable_ifIXsrSt6__and_IJSt6__not_ISt15__is_tuple_likeIT_EESt21is_move_constructibleIS7_ESt18is_move_assignableIS7_EEE5valueEvE4typeERS7_SH_>
  3c:	ldr	x1, [x0]
  40:	ldr	x0, [sp, #16]
  44:	str	x1, [x0]
  48:	nop
  4c:	ldp	x29, x30, [sp], #48
  50:	ret

Disassembly of section .text._ZNSt15__uniq_ptr_implIKN4llvm14MCRegisterInfoESt14default_deleteIS2_EEC2EPS2_:

0000000000000000 <_ZNSt15__uniq_ptr_implIKN4llvm14MCRegisterInfoESt14default_deleteIS2_EEC1EPS2_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	bl	0 <_ZNSt15__uniq_ptr_implIKN4llvm14MCRegisterInfoESt14default_deleteIS2_EEC1EPS2_>
  18:	ldr	x0, [sp, #24]
  1c:	bl	0 <_ZNSt15__uniq_ptr_implIKN4llvm14MCRegisterInfoESt14default_deleteIS2_EEC1EPS2_>
  20:	mov	x1, x0
  24:	ldr	x0, [sp, #16]
  28:	str	x0, [x1]
  2c:	nop
  30:	ldp	x29, x30, [sp], #32
  34:	ret

Disassembly of section .text._ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE12_Vector_implD2Ev:

0000000000000000 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE12_Vector_implD1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE12_Vector_implD1Ev>
  14:	nop
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EED2Ev:

0000000000000000 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EED1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	ldr	x3, [x0]
  14:	ldr	x0, [sp, #24]
  18:	ldr	x1, [x0, #16]
  1c:	ldr	x0, [sp, #24]
  20:	ldr	x0, [x0]
  24:	sub	x0, x1, x0
  28:	asr	x0, x0, #5
  2c:	mov	x2, x0
  30:	mov	x1, x3
  34:	ldr	x0, [sp, #24]
  38:	bl	0 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EED1Ev>
  3c:	ldr	x0, [sp, #24]
  40:	bl	0 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EED1Ev>
  44:	nop
  48:	ldp	x29, x30, [sp], #32
  4c:	ret

Disassembly of section .text._ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE19_M_get_Tp_allocatorEv:

0000000000000000 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE19_M_get_Tp_allocatorEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt8_DestroyIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES5_EvT_S7_RSaIT0_E:

0000000000000000 <_ZSt8_DestroyIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES5_EvT_S7_RSaIT0_E>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	ldr	x1, [sp, #32]
  18:	ldr	x0, [sp, #40]
  1c:	bl	0 <_ZSt8_DestroyIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES5_EvT_S7_RSaIT0_E>
  20:	nop
  24:	ldp	x29, x30, [sp], #48
  28:	ret

Disassembly of section .text._ZNSt15__uniq_ptr_implIKN4llvm9MCAsmInfoESt14default_deleteIS2_EEC2EPS2_:

0000000000000000 <_ZNSt15__uniq_ptr_implIKN4llvm9MCAsmInfoESt14default_deleteIS2_EEC1EPS2_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	bl	0 <_ZNSt15__uniq_ptr_implIKN4llvm9MCAsmInfoESt14default_deleteIS2_EEC1EPS2_>
  18:	ldr	x0, [sp, #24]
  1c:	bl	0 <_ZNSt15__uniq_ptr_implIKN4llvm9MCAsmInfoESt14default_deleteIS2_EEC1EPS2_>
  20:	mov	x1, x0
  24:	ldr	x0, [sp, #16]
  28:	str	x0, [x1]
  2c:	nop
  30:	ldp	x29, x30, [sp], #32
  34:	ret

Disassembly of section .text._ZNSt15__uniq_ptr_implIKN4llvm11MCInstrInfoESt14default_deleteIS2_EEC2EPS2_:

0000000000000000 <_ZNSt15__uniq_ptr_implIKN4llvm11MCInstrInfoESt14default_deleteIS2_EEC1EPS2_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	bl	0 <_ZNSt15__uniq_ptr_implIKN4llvm11MCInstrInfoESt14default_deleteIS2_EEC1EPS2_>
  18:	ldr	x0, [sp, #24]
  1c:	bl	0 <_ZNSt15__uniq_ptr_implIKN4llvm11MCInstrInfoESt14default_deleteIS2_EEC1EPS2_>
  20:	mov	x1, x0
  24:	ldr	x0, [sp, #16]
  28:	str	x0, [x1]
  2c:	nop
  30:	ldp	x29, x30, [sp], #32
  34:	ret

Disassembly of section .text._ZNSt15__uniq_ptr_implIKN4llvm15MCSubtargetInfoESt14default_deleteIS2_EEC2EPS2_:

0000000000000000 <_ZNSt15__uniq_ptr_implIKN4llvm15MCSubtargetInfoESt14default_deleteIS2_EEC1EPS2_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	bl	0 <_ZNSt15__uniq_ptr_implIKN4llvm15MCSubtargetInfoESt14default_deleteIS2_EEC1EPS2_>
  18:	ldr	x0, [sp, #24]
  1c:	bl	0 <_ZNSt15__uniq_ptr_implIKN4llvm15MCSubtargetInfoESt14default_deleteIS2_EEC1EPS2_>
  20:	mov	x1, x0
  24:	ldr	x0, [sp, #16]
  28:	str	x0, [x1]
  2c:	nop
  30:	ldp	x29, x30, [sp], #32
  34:	ret

Disassembly of section .text._ZNSt15__uniq_ptr_implIN4llvm9MCContextESt14default_deleteIS1_EEC2EPS1_:

0000000000000000 <_ZNSt15__uniq_ptr_implIN4llvm9MCContextESt14default_deleteIS1_EEC1EPS1_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	bl	0 <_ZNSt15__uniq_ptr_implIN4llvm9MCContextESt14default_deleteIS1_EEC1EPS1_>
  18:	ldr	x0, [sp, #24]
  1c:	bl	0 <_ZNSt15__uniq_ptr_implIN4llvm9MCContextESt14default_deleteIS1_EEC1EPS1_>
  20:	mov	x1, x0
  24:	ldr	x0, [sp, #16]
  28:	str	x0, [x1]
  2c:	nop
  30:	ldp	x29, x30, [sp], #32
  34:	ret

Disassembly of section .text._ZNSt15__uniq_ptr_implIN4llvm9MCContextESt14default_deleteIS1_EE6_M_ptrEv:

0000000000000000 <_ZNSt15__uniq_ptr_implIN4llvm9MCContextESt14default_deleteIS1_EE6_M_ptrEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt15__uniq_ptr_implIN4llvm9MCContextESt14default_deleteIS1_EE6_M_ptrEv>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZNSt10unique_ptrIN4llvm9MCContextESt14default_deleteIS1_EE11get_deleterEv:

0000000000000000 <_ZNSt10unique_ptrIN4llvm9MCContextESt14default_deleteIS1_EE11get_deleterEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt10unique_ptrIN4llvm9MCContextESt14default_deleteIS1_EE11get_deleterEv>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZSt4moveIRPN4llvm9MCContextEEONSt16remove_referenceIT_E4typeEOS5_:

0000000000000000 <_ZSt4moveIRPN4llvm9MCContextEEONSt16remove_referenceIT_E4typeEOS5_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNKSt14default_deleteIN4llvm9MCContextEEclEPS1_:

0000000000000000 <_ZNKSt14default_deleteIN4llvm9MCContextEEclEPS1_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	x1, [sp, #32]
  14:	ldr	x19, [sp, #32]
  18:	cmp	x19, #0x0
  1c:	b.eq	34 <_ZNKSt14default_deleteIN4llvm9MCContextEEclEPS1_+0x34>  // b.none
  20:	mov	x0, x19
  24:	bl	0 <_ZN4llvm9MCContextD1Ev>
  28:	mov	x1, #0x6b8                 	// #1720
  2c:	mov	x0, x19
  30:	bl	0 <_ZdlPvm>
  34:	nop
  38:	ldr	x19, [sp, #16]
  3c:	ldp	x29, x30, [sp], #48
  40:	ret

Disassembly of section .text._ZNSt15__uniq_ptr_implIN4llvm14MCDisassemblerESt14default_deleteIS1_EEC2EPS1_:

0000000000000000 <_ZNSt15__uniq_ptr_implIN4llvm14MCDisassemblerESt14default_deleteIS1_EEC1EPS1_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	bl	0 <_ZNSt15__uniq_ptr_implIN4llvm14MCDisassemblerESt14default_deleteIS1_EEC1EPS1_>
  18:	ldr	x0, [sp, #24]
  1c:	bl	0 <_ZNSt15__uniq_ptr_implIN4llvm14MCDisassemblerESt14default_deleteIS1_EEC1EPS1_>
  20:	mov	x1, x0
  24:	ldr	x0, [sp, #16]
  28:	str	x0, [x1]
  2c:	nop
  30:	ldp	x29, x30, [sp], #32
  34:	ret

Disassembly of section .text._ZNSt15__uniq_ptr_implIN4llvm14MCDisassemblerESt14default_deleteIS1_EE6_M_ptrEv:

0000000000000000 <_ZNSt15__uniq_ptr_implIN4llvm14MCDisassemblerESt14default_deleteIS1_EE6_M_ptrEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt15__uniq_ptr_implIN4llvm14MCDisassemblerESt14default_deleteIS1_EE6_M_ptrEv>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZNSt10unique_ptrIN4llvm14MCDisassemblerESt14default_deleteIS1_EE11get_deleterEv:

0000000000000000 <_ZNSt10unique_ptrIN4llvm14MCDisassemblerESt14default_deleteIS1_EE11get_deleterEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt10unique_ptrIN4llvm14MCDisassemblerESt14default_deleteIS1_EE11get_deleterEv>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZSt4moveIRPN4llvm14MCDisassemblerEEONSt16remove_referenceIT_E4typeEOS5_:

0000000000000000 <_ZSt4moveIRPN4llvm14MCDisassemblerEEONSt16remove_referenceIT_E4typeEOS5_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNKSt14default_deleteIN4llvm14MCDisassemblerEEclEPS1_:

0000000000000000 <_ZNKSt14default_deleteIN4llvm14MCDisassemblerEEclEPS1_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #16]
  14:	cmp	x0, #0x0
  18:	b.eq	2c <_ZNKSt14default_deleteIN4llvm14MCDisassemblerEEclEPS1_+0x2c>  // b.none
  1c:	ldr	x1, [x0]
  20:	add	x1, x1, #0x8
  24:	ldr	x1, [x1]
  28:	blr	x1
  2c:	nop
  30:	ldp	x29, x30, [sp], #32
  34:	ret

Disassembly of section .text._ZNKSt10unique_ptrIN4llvm14MCDisassemblerESt14default_deleteIS1_EE3getEv:

0000000000000000 <_ZNKSt10unique_ptrIN4llvm14MCDisassemblerESt14default_deleteIS1_EE3getEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNKSt10unique_ptrIN4llvm14MCDisassemblerESt14default_deleteIS1_EE3getEv>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZNSt15__uniq_ptr_implIN4llvm16MCRelocationInfoESt14default_deleteIS1_EEC2EPS1_:

0000000000000000 <_ZNSt15__uniq_ptr_implIN4llvm16MCRelocationInfoESt14default_deleteIS1_EEC1EPS1_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	bl	0 <_ZNSt15__uniq_ptr_implIN4llvm16MCRelocationInfoESt14default_deleteIS1_EEC1EPS1_>
  18:	ldr	x0, [sp, #24]
  1c:	bl	0 <_ZNSt15__uniq_ptr_implIN4llvm16MCRelocationInfoESt14default_deleteIS1_EEC1EPS1_>
  20:	mov	x1, x0
  24:	ldr	x0, [sp, #16]
  28:	str	x0, [x1]
  2c:	nop
  30:	ldp	x29, x30, [sp], #32
  34:	ret

Disassembly of section .text._ZNKSt10unique_ptrIN4llvm16MCRelocationInfoESt14default_deleteIS1_EE3getEv:

0000000000000000 <_ZNKSt10unique_ptrIN4llvm16MCRelocationInfoESt14default_deleteIS1_EE3getEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNKSt10unique_ptrIN4llvm16MCRelocationInfoESt14default_deleteIS1_EE3getEv>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZNKSt15__uniq_ptr_implIN4llvm9MCContextESt14default_deleteIS1_EE6_M_ptrEv:

0000000000000000 <_ZNKSt15__uniq_ptr_implIN4llvm9MCContextESt14default_deleteIS1_EE6_M_ptrEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNKSt15__uniq_ptr_implIN4llvm9MCContextESt14default_deleteIS1_EE6_M_ptrEv>
  14:	ldr	x0, [x0]
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZNSt15__uniq_ptr_implIN4llvm12MCSymbolizerESt14default_deleteIS1_EEC2EPS1_:

0000000000000000 <_ZNSt15__uniq_ptr_implIN4llvm12MCSymbolizerESt14default_deleteIS1_EEC1EPS1_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	bl	0 <_ZNSt15__uniq_ptr_implIN4llvm12MCSymbolizerESt14default_deleteIS1_EEC1EPS1_>
  18:	ldr	x0, [sp, #24]
  1c:	bl	0 <_ZNSt15__uniq_ptr_implIN4llvm12MCSymbolizerESt14default_deleteIS1_EEC1EPS1_>
  20:	mov	x1, x0
  24:	ldr	x0, [sp, #16]
  28:	str	x0, [x1]
  2c:	nop
  30:	ldp	x29, x30, [sp], #32
  34:	ret

Disassembly of section .text._ZNSt10unique_ptrIN4llvm12MCSymbolizerESt14default_deleteIS1_EE7releaseEv:

0000000000000000 <_ZNSt10unique_ptrIN4llvm12MCSymbolizerESt14default_deleteIS1_EE7releaseEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt10unique_ptrIN4llvm12MCSymbolizerESt14default_deleteIS1_EE7releaseEv>
  14:	str	x0, [sp, #40]
  18:	ldr	x0, [sp, #24]
  1c:	bl	0 <_ZNSt10unique_ptrIN4llvm12MCSymbolizerESt14default_deleteIS1_EE7releaseEv>
  20:	str	xzr, [x0]
  24:	ldr	x0, [sp, #40]
  28:	ldp	x29, x30, [sp], #48
  2c:	ret

Disassembly of section .text._ZSt7forwardISt14default_deleteIN4llvm12MCSymbolizerEEEOT_RNSt16remove_referenceIS4_E4typeE:

0000000000000000 <_ZSt7forwardISt14default_deleteIN4llvm12MCSymbolizerEEEOT_RNSt16remove_referenceIS4_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt15__uniq_ptr_implIN4llvm12MCSymbolizerESt14default_deleteIS1_EEC2IS3_EEPS1_OT_:

0000000000000000 <_ZNSt15__uniq_ptr_implIN4llvm12MCSymbolizerESt14default_deleteIS1_EEC1IS3_EEPS1_OT_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	str	x1, [sp, #48]
  14:	str	x2, [sp, #40]
  18:	ldr	x19, [sp, #56]
  1c:	ldr	x0, [sp, #40]
  20:	bl	0 <_ZNSt15__uniq_ptr_implIN4llvm12MCSymbolizerESt14default_deleteIS1_EEC1IS3_EEPS1_OT_>
  24:	mov	x1, x0
  28:	add	x0, sp, #0x30
  2c:	mov	x2, x1
  30:	mov	x1, x0
  34:	mov	x0, x19
  38:	bl	0 <_ZNSt15__uniq_ptr_implIN4llvm12MCSymbolizerESt14default_deleteIS1_EEC1IS3_EEPS1_OT_>
  3c:	nop
  40:	ldr	x19, [sp, #16]
  44:	ldp	x29, x30, [sp], #64
  48:	ret

Disassembly of section .text._ZNSt15__uniq_ptr_implIN4llvm13MCInstPrinterESt14default_deleteIS1_EEC2EPS1_:

0000000000000000 <_ZNSt15__uniq_ptr_implIN4llvm13MCInstPrinterESt14default_deleteIS1_EEC1EPS1_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	bl	0 <_ZNSt15__uniq_ptr_implIN4llvm13MCInstPrinterESt14default_deleteIS1_EEC1EPS1_>
  18:	ldr	x0, [sp, #24]
  1c:	bl	0 <_ZNSt15__uniq_ptr_implIN4llvm13MCInstPrinterESt14default_deleteIS1_EEC1EPS1_>
  20:	mov	x1, x0
  24:	ldr	x0, [sp, #16]
  28:	str	x0, [x1]
  2c:	nop
  30:	ldp	x29, x30, [sp], #32
  34:	ret

Disassembly of section .text._ZNSt10unique_ptrIN4llvm9MCContextESt14default_deleteIS1_EE7releaseEv:

0000000000000000 <_ZNSt10unique_ptrIN4llvm9MCContextESt14default_deleteIS1_EE7releaseEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt10unique_ptrIN4llvm9MCContextESt14default_deleteIS1_EE7releaseEv>
  14:	str	x0, [sp, #40]
  18:	ldr	x0, [sp, #24]
  1c:	bl	0 <_ZNSt10unique_ptrIN4llvm9MCContextESt14default_deleteIS1_EE7releaseEv>
  20:	str	xzr, [x0]
  24:	ldr	x0, [sp, #40]
  28:	ldp	x29, x30, [sp], #48
  2c:	ret

Disassembly of section .text._ZSt7forwardISt14default_deleteIN4llvm9MCContextEEEOT_RNSt16remove_referenceIS4_E4typeE:

0000000000000000 <_ZSt7forwardISt14default_deleteIN4llvm9MCContextEEEOT_RNSt16remove_referenceIS4_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt15__uniq_ptr_implIKN4llvm9MCContextESt14default_deleteIS2_EEC2IS3_IS1_EEEPS2_OT_:

0000000000000000 <_ZNSt15__uniq_ptr_implIKN4llvm9MCContextESt14default_deleteIS2_EEC1IS3_IS1_EEEPS2_OT_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	str	x1, [sp, #48]
  14:	str	x2, [sp, #40]
  18:	ldr	x19, [sp, #56]
  1c:	ldr	x0, [sp, #40]
  20:	bl	0 <_ZNSt15__uniq_ptr_implIKN4llvm9MCContextESt14default_deleteIS2_EEC1IS3_IS1_EEEPS2_OT_>
  24:	mov	x1, x0
  28:	add	x0, sp, #0x30
  2c:	mov	x2, x1
  30:	mov	x1, x0
  34:	mov	x0, x19
  38:	bl	0 <_ZNSt15__uniq_ptr_implIKN4llvm9MCContextESt14default_deleteIS2_EEC1IS3_IS1_EEEPS2_OT_>
  3c:	nop
  40:	ldr	x19, [sp, #16]
  44:	ldp	x29, x30, [sp], #64
  48:	ret

Disassembly of section .text._ZNSt10unique_ptrIN4llvm14MCDisassemblerESt14default_deleteIS1_EE7releaseEv:

0000000000000000 <_ZNSt10unique_ptrIN4llvm14MCDisassemblerESt14default_deleteIS1_EE7releaseEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt10unique_ptrIN4llvm14MCDisassemblerESt14default_deleteIS1_EE7releaseEv>
  14:	str	x0, [sp, #40]
  18:	ldr	x0, [sp, #24]
  1c:	bl	0 <_ZNSt10unique_ptrIN4llvm14MCDisassemblerESt14default_deleteIS1_EE7releaseEv>
  20:	str	xzr, [x0]
  24:	ldr	x0, [sp, #40]
  28:	ldp	x29, x30, [sp], #48
  2c:	ret

Disassembly of section .text._ZSt7forwardISt14default_deleteIN4llvm14MCDisassemblerEEEOT_RNSt16remove_referenceIS4_E4typeE:

0000000000000000 <_ZSt7forwardISt14default_deleteIN4llvm14MCDisassemblerEEEOT_RNSt16remove_referenceIS4_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt15__uniq_ptr_implIKN4llvm14MCDisassemblerESt14default_deleteIS2_EEC2IS3_IS1_EEEPS2_OT_:

0000000000000000 <_ZNSt15__uniq_ptr_implIKN4llvm14MCDisassemblerESt14default_deleteIS2_EEC1IS3_IS1_EEEPS2_OT_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	str	x1, [sp, #48]
  14:	str	x2, [sp, #40]
  18:	ldr	x19, [sp, #56]
  1c:	ldr	x0, [sp, #40]
  20:	bl	0 <_ZNSt15__uniq_ptr_implIKN4llvm14MCDisassemblerESt14default_deleteIS2_EEC1IS3_IS1_EEEPS2_OT_>
  24:	mov	x1, x0
  28:	add	x0, sp, #0x30
  2c:	mov	x2, x1
  30:	mov	x1, x0
  34:	mov	x0, x19
  38:	bl	0 <_ZNSt15__uniq_ptr_implIKN4llvm14MCDisassemblerESt14default_deleteIS2_EEC1IS3_IS1_EEEPS2_OT_>
  3c:	nop
  40:	ldr	x19, [sp, #16]
  44:	ldp	x29, x30, [sp], #64
  48:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseIcLb1EEC2Em:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseIcLb1EEC1Em>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	ldr	x1, [sp, #16]
  18:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseIcLb1EEC1Em>
  1c:	nop
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonIcvE7isSmallEv:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonIcvE7isSmallEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	ldr	x0, [sp, #40]
  14:	ldr	x19, [x0]
  18:	ldr	x0, [sp, #40]
  1c:	bl	0 <_ZNK4llvm25SmallVectorTemplateCommonIcvE7isSmallEv>
  20:	cmp	x19, x0
  24:	cset	w0, eq  // eq = none
  28:	and	w0, w0, #0xff
  2c:	ldr	x19, [sp, #16]
  30:	ldp	x29, x30, [sp], #48
  34:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseINS_9MCOperandELb1EEC2Em:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseINS_9MCOperandELb1EEC1Em>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	ldr	x1, [sp, #16]
  18:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINS_9MCOperandELb1EEC1Em>
  1c:	nop
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonINS_9MCOperandEvE7isSmallEv:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonINS_9MCOperandEvE7isSmallEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	ldr	x0, [sp, #40]
  14:	ldr	x19, [x0]
  18:	ldr	x0, [sp, #40]
  1c:	bl	0 <_ZNK4llvm25SmallVectorTemplateCommonINS_9MCOperandEvE7isSmallEv>
  20:	cmp	x19, x0
  24:	cset	w0, eq  // eq = none
  28:	and	w0, w0, #0xff
  2c:	ldr	x19, [sp, #16]
  30:	ldp	x29, x30, [sp], #48
  34:	ret

Disassembly of section .text._ZNSt15__uniq_ptr_implIN4llvm16MCRelocationInfoESt14default_deleteIS1_EE10_M_deleterEv:

0000000000000000 <_ZNSt15__uniq_ptr_implIN4llvm16MCRelocationInfoESt14default_deleteIS1_EE10_M_deleterEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt15__uniq_ptr_implIN4llvm16MCRelocationInfoESt14default_deleteIS1_EE10_M_deleterEv>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZSt3getILm0EJPN4llvm16MCRelocationInfoESt14default_deleteIS1_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS9_:

0000000000000000 <_ZSt3getILm0EJPN4llvm16MCRelocationInfoESt14default_deleteIS1_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS9_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZSt3getILm0EJPN4llvm16MCRelocationInfoESt14default_deleteIS1_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS9_>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm1EJSt14default_deleteIN4llvm12MCSymbolizerEEEEC2Ev:

0000000000000000 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIN4llvm12MCSymbolizerEEEEC1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIN4llvm12MCSymbolizerEEEEC1Ev>
  14:	nop
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZNSt10_Head_baseILm0EPN4llvm12MCSymbolizerELb0EEC2Ev:

0000000000000000 <_ZNSt10_Head_baseILm0EPN4llvm12MCSymbolizerELb0EEC1Ev>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	str	xzr, [x0]
  10:	nop
  14:	add	sp, sp, #0x10
  18:	ret

Disassembly of section .text._ZSt3getILm0EJPN4llvm12MCSymbolizerESt14default_deleteIS1_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS9_:

0000000000000000 <_ZSt3getILm0EJPN4llvm12MCSymbolizerESt14default_deleteIS1_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS9_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZSt3getILm0EJPN4llvm12MCSymbolizerESt14default_deleteIS1_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS9_>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZNSt15__uniq_ptr_implIN4llvm12MCSymbolizerESt14default_deleteIS1_EE10_M_deleterEv:

0000000000000000 <_ZNSt15__uniq_ptr_implIN4llvm12MCSymbolizerESt14default_deleteIS1_EE10_M_deleterEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt15__uniq_ptr_implIN4llvm12MCSymbolizerESt14default_deleteIS1_EE10_M_deleterEv>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZNSt15__uniq_ptr_implIKN4llvm9MCAsmInfoESt14default_deleteIS2_EE10_M_deleterEv:

0000000000000000 <_ZNSt15__uniq_ptr_implIKN4llvm9MCAsmInfoESt14default_deleteIS2_EE10_M_deleterEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt15__uniq_ptr_implIKN4llvm9MCAsmInfoESt14default_deleteIS2_EE10_M_deleterEv>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZNSt5tupleIJPKN4llvm9MCAsmInfoESt14default_deleteIS2_EEEC2IRS3_S5_Lb1EEEOT_OT0_:

0000000000000000 <_ZNSt5tupleIJPKN4llvm9MCAsmInfoESt14default_deleteIS2_EEEC1IRS3_S5_Lb1EEEOT_OT0_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	str	x1, [sp, #48]
  14:	str	x2, [sp, #40]
  18:	ldr	x19, [sp, #56]
  1c:	ldr	x0, [sp, #48]
  20:	bl	0 <_ZNSt5tupleIJPKN4llvm9MCAsmInfoESt14default_deleteIS2_EEEC1IRS3_S5_Lb1EEEOT_OT0_>
  24:	mov	x20, x0
  28:	ldr	x0, [sp, #40]
  2c:	bl	0 <_ZNSt5tupleIJPKN4llvm9MCAsmInfoESt14default_deleteIS2_EEEC1IRS3_S5_Lb1EEEOT_OT0_>
  30:	mov	x2, x0
  34:	mov	x1, x20
  38:	mov	x0, x19
  3c:	bl	0 <_ZNSt5tupleIJPKN4llvm9MCAsmInfoESt14default_deleteIS2_EEEC1IRS3_S5_Lb1EEEOT_OT0_>
  40:	nop
  44:	ldp	x19, x20, [sp, #16]
  48:	ldp	x29, x30, [sp], #64
  4c:	ret

Disassembly of section .text._ZSt3getILm0EJPKN4llvm9MCAsmInfoESt14default_deleteIS2_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERSA_:

0000000000000000 <_ZSt3getILm0EJPKN4llvm9MCAsmInfoESt14default_deleteIS2_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERSA_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZSt3getILm0EJPKN4llvm9MCAsmInfoESt14default_deleteIS2_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERSA_>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZNSt15__uniq_ptr_implIKN4llvm14MCRegisterInfoESt14default_deleteIS2_EE10_M_deleterEv:

0000000000000000 <_ZNSt15__uniq_ptr_implIKN4llvm14MCRegisterInfoESt14default_deleteIS2_EE10_M_deleterEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt15__uniq_ptr_implIKN4llvm14MCRegisterInfoESt14default_deleteIS2_EE10_M_deleterEv>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZNSt5tupleIJPKN4llvm14MCRegisterInfoESt14default_deleteIS2_EEEC2IRS3_S5_Lb1EEEOT_OT0_:

0000000000000000 <_ZNSt5tupleIJPKN4llvm14MCRegisterInfoESt14default_deleteIS2_EEEC1IRS3_S5_Lb1EEEOT_OT0_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	str	x1, [sp, #48]
  14:	str	x2, [sp, #40]
  18:	ldr	x19, [sp, #56]
  1c:	ldr	x0, [sp, #48]
  20:	bl	0 <_ZNSt5tupleIJPKN4llvm14MCRegisterInfoESt14default_deleteIS2_EEEC1IRS3_S5_Lb1EEEOT_OT0_>
  24:	mov	x20, x0
  28:	ldr	x0, [sp, #40]
  2c:	bl	0 <_ZNSt5tupleIJPKN4llvm14MCRegisterInfoESt14default_deleteIS2_EEEC1IRS3_S5_Lb1EEEOT_OT0_>
  30:	mov	x2, x0
  34:	mov	x1, x20
  38:	mov	x0, x19
  3c:	bl	0 <_ZNSt5tupleIJPKN4llvm14MCRegisterInfoESt14default_deleteIS2_EEEC1IRS3_S5_Lb1EEEOT_OT0_>
  40:	nop
  44:	ldp	x19, x20, [sp, #16]
  48:	ldp	x29, x30, [sp], #64
  4c:	ret

Disassembly of section .text._ZSt3getILm0EJPKN4llvm14MCRegisterInfoESt14default_deleteIS2_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERSA_:

0000000000000000 <_ZSt3getILm0EJPKN4llvm14MCRegisterInfoESt14default_deleteIS2_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERSA_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZSt3getILm0EJPKN4llvm14MCRegisterInfoESt14default_deleteIS2_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERSA_>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_8DenseMapINS_10MCRegisterEiNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_iEEEES2_iS4_S7_ED2Ev:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_8DenseMapINS_10MCRegisterEiNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_iEEEES2_iS4_S7_ED1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapINS_10MCRegisterEiNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_iEEEES2_iS4_S7_ED1Ev>
  14:	nop
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZN4llvm8DenseMapINS_10MCRegisterEiNS_12DenseMapInfoIS1_EENS_6detail12DenseMapPairIS1_iEEED2Ev:

0000000000000000 <_ZN4llvm8DenseMapINS_10MCRegisterEiNS_12DenseMapInfoIS1_EENS_6detail12DenseMapPairIS1_iEEED1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm8DenseMapINS_10MCRegisterEiNS_12DenseMapInfoIS1_EENS_6detail12DenseMapPairIS1_iEEED1Ev>
  14:	ldr	x0, [sp, #24]
  18:	ldr	x3, [x0, #8]
  1c:	ldr	x0, [sp, #24]
  20:	ldr	w0, [x0, #24]
  24:	mov	w0, w0
  28:	lsl	x0, x0, #3
  2c:	mov	x2, #0x4                   	// #4
  30:	mov	x1, x0
  34:	mov	x0, x3
  38:	bl	0 <_ZN4llvm8DenseMapINS_10MCRegisterEiNS_12DenseMapInfoIS1_EENS_6detail12DenseMapPairIS1_iEEED1Ev>
  3c:	ldr	x0, [sp, #24]
  40:	bl	0 <_ZN4llvm8DenseMapINS_10MCRegisterEiNS_12DenseMapInfoIS1_EENS_6detail12DenseMapPairIS1_iEEED1Ev>
  44:	nop
  48:	ldp	x29, x30, [sp], #32
  4c:	ret

Disassembly of section .text._ZNSt15__uniq_ptr_implIKN4llvm15MCSubtargetInfoESt14default_deleteIS2_EE10_M_deleterEv:

0000000000000000 <_ZNSt15__uniq_ptr_implIKN4llvm15MCSubtargetInfoESt14default_deleteIS2_EE10_M_deleterEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt15__uniq_ptr_implIKN4llvm15MCSubtargetInfoESt14default_deleteIS2_EE10_M_deleterEv>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZNSt5tupleIJPKN4llvm15MCSubtargetInfoESt14default_deleteIS2_EEEC2IRS3_S5_Lb1EEEOT_OT0_:

0000000000000000 <_ZNSt5tupleIJPKN4llvm15MCSubtargetInfoESt14default_deleteIS2_EEEC1IRS3_S5_Lb1EEEOT_OT0_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	str	x1, [sp, #48]
  14:	str	x2, [sp, #40]
  18:	ldr	x19, [sp, #56]
  1c:	ldr	x0, [sp, #48]
  20:	bl	0 <_ZNSt5tupleIJPKN4llvm15MCSubtargetInfoESt14default_deleteIS2_EEEC1IRS3_S5_Lb1EEEOT_OT0_>
  24:	mov	x20, x0
  28:	ldr	x0, [sp, #40]
  2c:	bl	0 <_ZNSt5tupleIJPKN4llvm15MCSubtargetInfoESt14default_deleteIS2_EEEC1IRS3_S5_Lb1EEEOT_OT0_>
  30:	mov	x2, x0
  34:	mov	x1, x20
  38:	mov	x0, x19
  3c:	bl	0 <_ZNSt5tupleIJPKN4llvm15MCSubtargetInfoESt14default_deleteIS2_EEEC1IRS3_S5_Lb1EEEOT_OT0_>
  40:	nop
  44:	ldp	x19, x20, [sp, #16]
  48:	ldp	x29, x30, [sp], #64
  4c:	ret

Disassembly of section .text._ZSt3getILm0EJPKN4llvm15MCSubtargetInfoESt14default_deleteIS2_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERSA_:

0000000000000000 <_ZSt3getILm0EJPKN4llvm15MCSubtargetInfoESt14default_deleteIS2_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERSA_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZSt3getILm0EJPKN4llvm15MCSubtargetInfoESt14default_deleteIS2_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERSA_>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZNSt15__uniq_ptr_implIKN4llvm11MCInstrInfoESt14default_deleteIS2_EE10_M_deleterEv:

0000000000000000 <_ZNSt15__uniq_ptr_implIKN4llvm11MCInstrInfoESt14default_deleteIS2_EE10_M_deleterEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt15__uniq_ptr_implIKN4llvm11MCInstrInfoESt14default_deleteIS2_EE10_M_deleterEv>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZNSt5tupleIJPKN4llvm11MCInstrInfoESt14default_deleteIS2_EEEC2IRS3_S5_Lb1EEEOT_OT0_:

0000000000000000 <_ZNSt5tupleIJPKN4llvm11MCInstrInfoESt14default_deleteIS2_EEEC1IRS3_S5_Lb1EEEOT_OT0_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	str	x1, [sp, #48]
  14:	str	x2, [sp, #40]
  18:	ldr	x19, [sp, #56]
  1c:	ldr	x0, [sp, #48]
  20:	bl	0 <_ZNSt5tupleIJPKN4llvm11MCInstrInfoESt14default_deleteIS2_EEEC1IRS3_S5_Lb1EEEOT_OT0_>
  24:	mov	x20, x0
  28:	ldr	x0, [sp, #40]
  2c:	bl	0 <_ZNSt5tupleIJPKN4llvm11MCInstrInfoESt14default_deleteIS2_EEEC1IRS3_S5_Lb1EEEOT_OT0_>
  30:	mov	x2, x0
  34:	mov	x1, x20
  38:	mov	x0, x19
  3c:	bl	0 <_ZNSt5tupleIJPKN4llvm11MCInstrInfoESt14default_deleteIS2_EEEC1IRS3_S5_Lb1EEEOT_OT0_>
  40:	nop
  44:	ldp	x19, x20, [sp, #16]
  48:	ldp	x29, x30, [sp], #64
  4c:	ret

Disassembly of section .text._ZSt3getILm0EJPKN4llvm11MCInstrInfoESt14default_deleteIS2_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERSA_:

0000000000000000 <_ZSt3getILm0EJPKN4llvm11MCInstrInfoESt14default_deleteIS2_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERSA_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZSt3getILm0EJPKN4llvm11MCInstrInfoESt14default_deleteIS2_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERSA_>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZNKSt10unique_ptrIKN4llvm9MCContextESt14default_deleteIS2_EE3getEv:

0000000000000000 <_ZNKSt10unique_ptrIKN4llvm9MCContextESt14default_deleteIS2_EE3getEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNKSt10unique_ptrIKN4llvm9MCContextESt14default_deleteIS2_EE3getEv>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZNSt15__uniq_ptr_implIKN4llvm9MCContextESt14default_deleteIS2_EE10_M_deleterEv:

0000000000000000 <_ZNSt15__uniq_ptr_implIKN4llvm9MCContextESt14default_deleteIS2_EE10_M_deleterEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt15__uniq_ptr_implIKN4llvm9MCContextESt14default_deleteIS2_EE10_M_deleterEv>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZNSt5tupleIJPKN4llvm9MCContextESt14default_deleteIS2_EEEC2IRS3_S5_Lb1EEEOT_OT0_:

0000000000000000 <_ZNSt5tupleIJPKN4llvm9MCContextESt14default_deleteIS2_EEEC1IRS3_S5_Lb1EEEOT_OT0_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	str	x1, [sp, #48]
  14:	str	x2, [sp, #40]
  18:	ldr	x19, [sp, #56]
  1c:	ldr	x0, [sp, #48]
  20:	bl	0 <_ZNSt5tupleIJPKN4llvm9MCContextESt14default_deleteIS2_EEEC1IRS3_S5_Lb1EEEOT_OT0_>
  24:	mov	x20, x0
  28:	ldr	x0, [sp, #40]
  2c:	bl	0 <_ZNSt5tupleIJPKN4llvm9MCContextESt14default_deleteIS2_EEEC1IRS3_S5_Lb1EEEOT_OT0_>
  30:	mov	x2, x0
  34:	mov	x1, x20
  38:	mov	x0, x19
  3c:	bl	0 <_ZNSt5tupleIJPKN4llvm9MCContextESt14default_deleteIS2_EEEC1IRS3_S5_Lb1EEEOT_OT0_>
  40:	nop
  44:	ldp	x19, x20, [sp, #16]
  48:	ldp	x29, x30, [sp], #64
  4c:	ret

Disassembly of section .text._ZSt3getILm0EJPKN4llvm9MCContextESt14default_deleteIS2_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERSA_:

0000000000000000 <_ZSt3getILm0EJPKN4llvm9MCContextESt14default_deleteIS2_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERSA_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZSt3getILm0EJPKN4llvm9MCContextESt14default_deleteIS2_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERSA_>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZNSt15__uniq_ptr_implIKN4llvm14MCDisassemblerESt14default_deleteIS2_EE10_M_deleterEv:

0000000000000000 <_ZNSt15__uniq_ptr_implIKN4llvm14MCDisassemblerESt14default_deleteIS2_EE10_M_deleterEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt15__uniq_ptr_implIKN4llvm14MCDisassemblerESt14default_deleteIS2_EE10_M_deleterEv>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZNSt5tupleIJPKN4llvm14MCDisassemblerESt14default_deleteIS2_EEEC2IRS3_S5_Lb1EEEOT_OT0_:

0000000000000000 <_ZNSt5tupleIJPKN4llvm14MCDisassemblerESt14default_deleteIS2_EEEC1IRS3_S5_Lb1EEEOT_OT0_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	str	x1, [sp, #48]
  14:	str	x2, [sp, #40]
  18:	ldr	x19, [sp, #56]
  1c:	ldr	x0, [sp, #48]
  20:	bl	0 <_ZNSt5tupleIJPKN4llvm14MCDisassemblerESt14default_deleteIS2_EEEC1IRS3_S5_Lb1EEEOT_OT0_>
  24:	mov	x20, x0
  28:	ldr	x0, [sp, #40]
  2c:	bl	0 <_ZNSt5tupleIJPKN4llvm14MCDisassemblerESt14default_deleteIS2_EEEC1IRS3_S5_Lb1EEEOT_OT0_>
  30:	mov	x2, x0
  34:	mov	x1, x20
  38:	mov	x0, x19
  3c:	bl	0 <_ZNSt5tupleIJPKN4llvm14MCDisassemblerESt14default_deleteIS2_EEEC1IRS3_S5_Lb1EEEOT_OT0_>
  40:	nop
  44:	ldp	x19, x20, [sp, #16]
  48:	ldp	x29, x30, [sp], #64
  4c:	ret

Disassembly of section .text._ZSt3getILm0EJPKN4llvm14MCDisassemblerESt14default_deleteIS2_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERSA_:

0000000000000000 <_ZSt3getILm0EJPKN4llvm14MCDisassemblerESt14default_deleteIS2_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERSA_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZSt3getILm0EJPKN4llvm14MCDisassemblerESt14default_deleteIS2_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERSA_>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZNSt15__uniq_ptr_implIN4llvm13MCInstPrinterESt14default_deleteIS1_EE10_M_deleterEv:

0000000000000000 <_ZNSt15__uniq_ptr_implIN4llvm13MCInstPrinterESt14default_deleteIS1_EE10_M_deleterEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt15__uniq_ptr_implIN4llvm13MCInstPrinterESt14default_deleteIS1_EE10_M_deleterEv>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZNSt5tupleIJPN4llvm13MCInstPrinterESt14default_deleteIS1_EEEC2IRS2_S4_Lb1EEEOT_OT0_:

0000000000000000 <_ZNSt5tupleIJPN4llvm13MCInstPrinterESt14default_deleteIS1_EEEC1IRS2_S4_Lb1EEEOT_OT0_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	str	x1, [sp, #48]
  14:	str	x2, [sp, #40]
  18:	ldr	x19, [sp, #56]
  1c:	ldr	x0, [sp, #48]
  20:	bl	0 <_ZNSt5tupleIJPN4llvm13MCInstPrinterESt14default_deleteIS1_EEEC1IRS2_S4_Lb1EEEOT_OT0_>
  24:	mov	x20, x0
  28:	ldr	x0, [sp, #40]
  2c:	bl	0 <_ZNSt5tupleIJPN4llvm13MCInstPrinterESt14default_deleteIS1_EEEC1IRS2_S4_Lb1EEEOT_OT0_>
  30:	mov	x2, x0
  34:	mov	x1, x20
  38:	mov	x0, x19
  3c:	bl	0 <_ZNSt5tupleIJPN4llvm13MCInstPrinterESt14default_deleteIS1_EEEC1IRS2_S4_Lb1EEEOT_OT0_>
  40:	nop
  44:	ldp	x19, x20, [sp, #16]
  48:	ldp	x29, x30, [sp], #64
  4c:	ret

Disassembly of section .text._ZSt3getILm0EJPN4llvm13MCInstPrinterESt14default_deleteIS1_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS9_:

0000000000000000 <_ZSt3getILm0EJPN4llvm13MCInstPrinterESt14default_deleteIS1_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS9_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZSt3getILm0EJPN4llvm13MCInstPrinterESt14default_deleteIS1_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS9_>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZSt3getILm0EJPKN4llvm14MCDisassemblerESt14default_deleteIS2_EEERKNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERKSA_:

0000000000000000 <_ZSt3getILm0EJPKN4llvm14MCDisassemblerESt14default_deleteIS2_EEERKNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERKSA_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZSt3getILm0EJPKN4llvm14MCDisassemblerESt14default_deleteIS2_EEERKNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERKSA_>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZSt3getILm0EJPKN4llvm9MCAsmInfoESt14default_deleteIS2_EEERKNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERKSA_:

0000000000000000 <_ZSt3getILm0EJPKN4llvm9MCAsmInfoESt14default_deleteIS2_EEERKNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERKSA_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZSt3getILm0EJPKN4llvm9MCAsmInfoESt14default_deleteIS2_EEERKNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERKSA_>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZSt3getILm0EJPKN4llvm11MCInstrInfoESt14default_deleteIS2_EEERKNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERKSA_:

0000000000000000 <_ZSt3getILm0EJPKN4llvm11MCInstrInfoESt14default_deleteIS2_EEERKNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERKSA_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZSt3getILm0EJPKN4llvm11MCInstrInfoESt14default_deleteIS2_EEERKNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERKSA_>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZSt3getILm0EJPKN4llvm14MCRegisterInfoESt14default_deleteIS2_EEERKNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERKSA_:

0000000000000000 <_ZSt3getILm0EJPKN4llvm14MCRegisterInfoESt14default_deleteIS2_EEERKNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERKSA_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZSt3getILm0EJPKN4llvm14MCRegisterInfoESt14default_deleteIS2_EEERKNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERKSA_>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZSt3getILm0EJPKN4llvm15MCSubtargetInfoESt14default_deleteIS2_EEERKNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERKSA_:

0000000000000000 <_ZSt3getILm0EJPKN4llvm15MCSubtargetInfoESt14default_deleteIS2_EEERKNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERKSA_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZSt3getILm0EJPKN4llvm15MCSubtargetInfoESt14default_deleteIS2_EEERKNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERKSA_>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZSt3getILm0EJPN4llvm13MCInstPrinterESt14default_deleteIS1_EEERKNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERKS9_:

0000000000000000 <_ZSt3getILm0EJPN4llvm13MCInstPrinterESt14default_deleteIS1_EEERKNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERKS9_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZSt3getILm0EJPN4llvm13MCInstPrinterESt14default_deleteIS1_EEERKNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERKS9_>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZNSt5tupleIJPKN4llvm14MCRegisterInfoESt14default_deleteIS2_EEEC2IS3_S5_Lb1EEEv:

0000000000000000 <_ZNSt5tupleIJPKN4llvm14MCRegisterInfoESt14default_deleteIS2_EEEC1IS3_S5_Lb1EEEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt5tupleIJPKN4llvm14MCRegisterInfoESt14default_deleteIS2_EEEC1IS3_S5_Lb1EEEv>
  14:	nop
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZNSaINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEED2Ev:

0000000000000000 <_ZNSaINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEED1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSaINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEED1Ev>
  14:	nop
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE13_M_deallocateEPS5_m:

0000000000000000 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE13_M_deallocateEPS5_m>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	ldr	x0, [sp, #32]
  18:	cmp	x0, #0x0
  1c:	b.eq	30 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE13_M_deallocateEPS5_m+0x30>  // b.none
  20:	ldr	x0, [sp, #40]
  24:	ldr	x2, [sp, #24]
  28:	ldr	x1, [sp, #32]
  2c:	bl	0 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE13_M_deallocateEPS5_m>
  30:	nop
  34:	ldp	x29, x30, [sp], #48
  38:	ret

Disassembly of section .text._ZSt8_DestroyIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEvT_S7_:

0000000000000000 <_ZSt8_DestroyIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEvT_S7_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x1, [sp, #16]
  14:	ldr	x0, [sp, #24]
  18:	bl	0 <_ZSt8_DestroyIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEvT_S7_>
  1c:	nop
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZNSt5tupleIJPKN4llvm9MCAsmInfoESt14default_deleteIS2_EEEC2IS3_S5_Lb1EEEv:

0000000000000000 <_ZNSt5tupleIJPKN4llvm9MCAsmInfoESt14default_deleteIS2_EEEC1IS3_S5_Lb1EEEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt5tupleIJPKN4llvm9MCAsmInfoESt14default_deleteIS2_EEEC1IS3_S5_Lb1EEEv>
  14:	nop
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZNSt5tupleIJPKN4llvm11MCInstrInfoESt14default_deleteIS2_EEEC2IS3_S5_Lb1EEEv:

0000000000000000 <_ZNSt5tupleIJPKN4llvm11MCInstrInfoESt14default_deleteIS2_EEEC1IS3_S5_Lb1EEEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt5tupleIJPKN4llvm11MCInstrInfoESt14default_deleteIS2_EEEC1IS3_S5_Lb1EEEv>
  14:	nop
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZNSt5tupleIJPKN4llvm15MCSubtargetInfoESt14default_deleteIS2_EEEC2IS3_S5_Lb1EEEv:

0000000000000000 <_ZNSt5tupleIJPKN4llvm15MCSubtargetInfoESt14default_deleteIS2_EEEC1IS3_S5_Lb1EEEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt5tupleIJPKN4llvm15MCSubtargetInfoESt14default_deleteIS2_EEEC1IS3_S5_Lb1EEEv>
  14:	nop
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZNSt5tupleIJPN4llvm9MCContextESt14default_deleteIS1_EEEC2IS2_S4_Lb1EEEv:

0000000000000000 <_ZNSt5tupleIJPN4llvm9MCContextESt14default_deleteIS1_EEEC1IS2_S4_Lb1EEEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt5tupleIJPN4llvm9MCContextESt14default_deleteIS1_EEEC1IS2_S4_Lb1EEEv>
  14:	nop
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZSt3getILm0EJPN4llvm9MCContextESt14default_deleteIS1_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS9_:

0000000000000000 <_ZSt3getILm0EJPN4llvm9MCContextESt14default_deleteIS1_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS9_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZSt3getILm0EJPN4llvm9MCContextESt14default_deleteIS1_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS9_>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZNSt15__uniq_ptr_implIN4llvm9MCContextESt14default_deleteIS1_EE10_M_deleterEv:

0000000000000000 <_ZNSt15__uniq_ptr_implIN4llvm9MCContextESt14default_deleteIS1_EE10_M_deleterEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt15__uniq_ptr_implIN4llvm9MCContextESt14default_deleteIS1_EE10_M_deleterEv>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZNSt5tupleIJPN4llvm14MCDisassemblerESt14default_deleteIS1_EEEC2IS2_S4_Lb1EEEv:

0000000000000000 <_ZNSt5tupleIJPN4llvm14MCDisassemblerESt14default_deleteIS1_EEEC1IS2_S4_Lb1EEEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt5tupleIJPN4llvm14MCDisassemblerESt14default_deleteIS1_EEEC1IS2_S4_Lb1EEEv>
  14:	nop
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZSt3getILm0EJPN4llvm14MCDisassemblerESt14default_deleteIS1_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS9_:

0000000000000000 <_ZSt3getILm0EJPN4llvm14MCDisassemblerESt14default_deleteIS1_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS9_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZSt3getILm0EJPN4llvm14MCDisassemblerESt14default_deleteIS1_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS9_>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZNSt15__uniq_ptr_implIN4llvm14MCDisassemblerESt14default_deleteIS1_EE10_M_deleterEv:

0000000000000000 <_ZNSt15__uniq_ptr_implIN4llvm14MCDisassemblerESt14default_deleteIS1_EE10_M_deleterEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt15__uniq_ptr_implIN4llvm14MCDisassemblerESt14default_deleteIS1_EE10_M_deleterEv>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZNKSt15__uniq_ptr_implIN4llvm14MCDisassemblerESt14default_deleteIS1_EE6_M_ptrEv:

0000000000000000 <_ZNKSt15__uniq_ptr_implIN4llvm14MCDisassemblerESt14default_deleteIS1_EE6_M_ptrEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNKSt15__uniq_ptr_implIN4llvm14MCDisassemblerESt14default_deleteIS1_EE6_M_ptrEv>
  14:	ldr	x0, [x0]
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZNSt5tupleIJPN4llvm16MCRelocationInfoESt14default_deleteIS1_EEEC2IS2_S4_Lb1EEEv:

0000000000000000 <_ZNSt5tupleIJPN4llvm16MCRelocationInfoESt14default_deleteIS1_EEEC1IS2_S4_Lb1EEEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt5tupleIJPN4llvm16MCRelocationInfoESt14default_deleteIS1_EEEC1IS2_S4_Lb1EEEv>
  14:	nop
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZNKSt15__uniq_ptr_implIN4llvm16MCRelocationInfoESt14default_deleteIS1_EE6_M_ptrEv:

0000000000000000 <_ZNKSt15__uniq_ptr_implIN4llvm16MCRelocationInfoESt14default_deleteIS1_EE6_M_ptrEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNKSt15__uniq_ptr_implIN4llvm16MCRelocationInfoESt14default_deleteIS1_EE6_M_ptrEv>
  14:	ldr	x0, [x0]
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZSt3getILm0EJPN4llvm9MCContextESt14default_deleteIS1_EEERKNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERKS9_:

0000000000000000 <_ZSt3getILm0EJPN4llvm9MCContextESt14default_deleteIS1_EEERKNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERKS9_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZSt3getILm0EJPN4llvm9MCContextESt14default_deleteIS1_EEERKNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERKS9_>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZNKSt10unique_ptrIN4llvm12MCSymbolizerESt14default_deleteIS1_EE3getEv:

0000000000000000 <_ZNKSt10unique_ptrIN4llvm12MCSymbolizerESt14default_deleteIS1_EE3getEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNKSt10unique_ptrIN4llvm12MCSymbolizerESt14default_deleteIS1_EE3getEv>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZNSt5tupleIJPN4llvm12MCSymbolizerESt14default_deleteIS1_EEEC2IRS2_S4_Lb1EEEOT_OT0_:

0000000000000000 <_ZNSt5tupleIJPN4llvm12MCSymbolizerESt14default_deleteIS1_EEEC1IRS2_S4_Lb1EEEOT_OT0_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	str	x1, [sp, #48]
  14:	str	x2, [sp, #40]
  18:	ldr	x19, [sp, #56]
  1c:	ldr	x0, [sp, #48]
  20:	bl	0 <_ZNSt5tupleIJPN4llvm12MCSymbolizerESt14default_deleteIS1_EEEC1IRS2_S4_Lb1EEEOT_OT0_>
  24:	mov	x20, x0
  28:	ldr	x0, [sp, #40]
  2c:	bl	0 <_ZNSt5tupleIJPN4llvm12MCSymbolizerESt14default_deleteIS1_EEEC1IRS2_S4_Lb1EEEOT_OT0_>
  30:	mov	x2, x0
  34:	mov	x1, x20
  38:	mov	x0, x19
  3c:	bl	0 <_ZNSt5tupleIJPN4llvm12MCSymbolizerESt14default_deleteIS1_EEEC1IRS2_S4_Lb1EEEOT_OT0_>
  40:	nop
  44:	ldp	x19, x20, [sp, #16]
  48:	ldp	x29, x30, [sp], #64
  4c:	ret

Disassembly of section .text._ZNSt5tupleIJPN4llvm13MCInstPrinterESt14default_deleteIS1_EEEC2IS2_S4_Lb1EEEv:

0000000000000000 <_ZNSt5tupleIJPN4llvm13MCInstPrinterESt14default_deleteIS1_EEEC1IS2_S4_Lb1EEEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt5tupleIJPN4llvm13MCInstPrinterESt14default_deleteIS1_EEEC1IS2_S4_Lb1EEEv>
  14:	nop
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZNSt5tupleIJPKN4llvm9MCContextESt14default_deleteIS2_EEEC2IRS3_S4_IS1_ELb1EEEOT_OT0_:

0000000000000000 <_ZNSt5tupleIJPKN4llvm9MCContextESt14default_deleteIS2_EEEC1IRS3_S4_IS1_ELb1EEEOT_OT0_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	str	x1, [sp, #48]
  14:	str	x2, [sp, #40]
  18:	ldr	x19, [sp, #56]
  1c:	ldr	x0, [sp, #48]
  20:	bl	0 <_ZNSt5tupleIJPKN4llvm9MCContextESt14default_deleteIS2_EEEC1IRS3_S4_IS1_ELb1EEEOT_OT0_>
  24:	mov	x20, x0
  28:	ldr	x0, [sp, #40]
  2c:	bl	0 <_ZNSt5tupleIJPKN4llvm9MCContextESt14default_deleteIS2_EEEC1IRS3_S4_IS1_ELb1EEEOT_OT0_>
  30:	mov	x2, x0
  34:	mov	x1, x20
  38:	mov	x0, x19
  3c:	bl	0 <_ZNSt5tupleIJPKN4llvm9MCContextESt14default_deleteIS2_EEEC1IRS3_S4_IS1_ELb1EEEOT_OT0_>
  40:	nop
  44:	ldp	x19, x20, [sp, #16]
  48:	ldp	x29, x30, [sp], #64
  4c:	ret

Disassembly of section .text._ZNSt5tupleIJPKN4llvm14MCDisassemblerESt14default_deleteIS2_EEEC2IRS3_S4_IS1_ELb1EEEOT_OT0_:

0000000000000000 <_ZNSt5tupleIJPKN4llvm14MCDisassemblerESt14default_deleteIS2_EEEC1IRS3_S4_IS1_ELb1EEEOT_OT0_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	str	x1, [sp, #48]
  14:	str	x2, [sp, #40]
  18:	ldr	x19, [sp, #56]
  1c:	ldr	x0, [sp, #48]
  20:	bl	0 <_ZNSt5tupleIJPKN4llvm14MCDisassemblerESt14default_deleteIS2_EEEC1IRS3_S4_IS1_ELb1EEEOT_OT0_>
  24:	mov	x20, x0
  28:	ldr	x0, [sp, #40]
  2c:	bl	0 <_ZNSt5tupleIJPKN4llvm14MCDisassemblerESt14default_deleteIS2_EEEC1IRS3_S4_IS1_ELb1EEEOT_OT0_>
  30:	mov	x2, x0
  34:	mov	x1, x20
  38:	mov	x0, x19
  3c:	bl	0 <_ZNSt5tupleIJPKN4llvm14MCDisassemblerESt14default_deleteIS2_EEEC1IRS3_S4_IS1_ELb1EEEOT_OT0_>
  40:	nop
  44:	ldp	x19, x20, [sp, #16]
  48:	ldp	x29, x30, [sp], #64
  4c:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonIcvEC2Em:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonIcvEC1Em>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	x1, [sp, #32]
  14:	ldr	x19, [sp, #40]
  18:	ldr	x0, [sp, #40]
  1c:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonIcvEC1Em>
  20:	ldr	x2, [sp, #32]
  24:	mov	x1, x0
  28:	mov	x0, x19
  2c:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonIcvEC1Em>
  30:	nop
  34:	ldr	x19, [sp, #16]
  38:	ldp	x29, x30, [sp], #48
  3c:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonIcvE10getFirstElEv:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonIcvE10getFirstElEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	x0, x0, #0x10
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonINS_9MCOperandEvE10getFirstElEv:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonINS_9MCOperandEvE10getFirstElEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	x0, x0, #0x10
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonINS_9MCOperandEvEC2Em:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonINS_9MCOperandEvEC1Em>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	x1, [sp, #32]
  14:	ldr	x19, [sp, #40]
  18:	ldr	x0, [sp, #40]
  1c:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonINS_9MCOperandEvEC1Em>
  20:	ldr	x2, [sp, #32]
  24:	mov	x1, x0
  28:	mov	x0, x19
  2c:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonINS_9MCOperandEvEC1Em>
  30:	nop
  34:	ldr	x19, [sp, #16]
  38:	ldp	x29, x30, [sp], #48
  3c:	ret

Disassembly of section .text._ZSt3getILm1EJPN4llvm16MCRelocationInfoESt14default_deleteIS1_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS9_:

0000000000000000 <_ZSt3getILm1EJPN4llvm16MCRelocationInfoESt14default_deleteIS1_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS9_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZSt3getILm1EJPN4llvm16MCRelocationInfoESt14default_deleteIS1_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS9_>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZSt12__get_helperILm0EPN4llvm16MCRelocationInfoEJSt14default_deleteIS1_EEERT0_RSt11_Tuple_implIXT_EJS5_DpT1_EE:

0000000000000000 <_ZSt12__get_helperILm0EPN4llvm16MCRelocationInfoEJSt14default_deleteIS1_EEERT0_RSt11_Tuple_implIXT_EJS5_DpT1_EE>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZSt12__get_helperILm0EPN4llvm16MCRelocationInfoEJSt14default_deleteIS1_EEERT0_RSt11_Tuple_implIXT_EJS5_DpT1_EE>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZNSt10_Head_baseILm1ESt14default_deleteIN4llvm12MCSymbolizerEELb1EEC2Ev:

0000000000000000 <_ZNSt10_Head_baseILm1ESt14default_deleteIN4llvm12MCSymbolizerEELb1EEC1Ev>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	nop
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt12__get_helperILm0EPN4llvm12MCSymbolizerEJSt14default_deleteIS1_EEERT0_RSt11_Tuple_implIXT_EJS5_DpT1_EE:

0000000000000000 <_ZSt12__get_helperILm0EPN4llvm12MCSymbolizerEJSt14default_deleteIS1_EEERT0_RSt11_Tuple_implIXT_EJS5_DpT1_EE>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZSt12__get_helperILm0EPN4llvm12MCSymbolizerEJSt14default_deleteIS1_EEERT0_RSt11_Tuple_implIXT_EJS5_DpT1_EE>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZSt3getILm1EJPN4llvm12MCSymbolizerESt14default_deleteIS1_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS9_:

0000000000000000 <_ZSt3getILm1EJPN4llvm12MCSymbolizerESt14default_deleteIS1_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS9_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZSt3getILm1EJPN4llvm12MCSymbolizerESt14default_deleteIS1_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS9_>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZN4llvm6detail12DenseMapPairINS_10MCRegisterEiE8getFirstEv:

0000000000000000 <_ZN4llvm6detail12DenseMapPairINS_10MCRegisterEiE8getFirstEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm6detail12DenseMapPairINS_10MCRegisterEiE9getSecondEv:

0000000000000000 <_ZN4llvm6detail12DenseMapPairINS_10MCRegisterEiE9getSecondEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	x0, x0, #0x4
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZSt3getILm1EJPKN4llvm9MCAsmInfoESt14default_deleteIS2_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERSA_:

0000000000000000 <_ZSt3getILm1EJPKN4llvm9MCAsmInfoESt14default_deleteIS2_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERSA_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZSt3getILm1EJPKN4llvm9MCAsmInfoESt14default_deleteIS2_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERSA_>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZSt7forwardIRPKN4llvm9MCAsmInfoEEOT_RNSt16remove_referenceIS5_E4typeE:

0000000000000000 <_ZSt7forwardIRPKN4llvm9MCAsmInfoEEOT_RNSt16remove_referenceIS5_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm0EJPKN4llvm9MCAsmInfoESt14default_deleteIS2_EEEC2IRS3_JS5_EvEEOT_DpOT0_:

0000000000000000 <_ZNSt11_Tuple_implILm0EJPKN4llvm9MCAsmInfoESt14default_deleteIS2_EEEC1IRS3_JS5_EvEEOT_DpOT0_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	str	x1, [sp, #48]
  14:	str	x2, [sp, #40]
  18:	ldr	x0, [sp, #40]
  1c:	bl	0 <_ZNSt11_Tuple_implILm0EJPKN4llvm9MCAsmInfoESt14default_deleteIS2_EEEC1IRS3_JS5_EvEEOT_DpOT0_>
  20:	mov	x1, x0
  24:	ldr	x0, [sp, #56]
  28:	bl	0 <_ZNSt11_Tuple_implILm0EJPKN4llvm9MCAsmInfoESt14default_deleteIS2_EEEC1IRS3_JS5_EvEEOT_DpOT0_>
  2c:	ldr	x19, [sp, #56]
  30:	ldr	x0, [sp, #48]
  34:	bl	0 <_ZNSt11_Tuple_implILm0EJPKN4llvm9MCAsmInfoESt14default_deleteIS2_EEEC1IRS3_JS5_EvEEOT_DpOT0_>
  38:	mov	x1, x0
  3c:	mov	x0, x19
  40:	bl	0 <_ZNSt11_Tuple_implILm0EJPKN4llvm9MCAsmInfoESt14default_deleteIS2_EEEC1IRS3_JS5_EvEEOT_DpOT0_>
  44:	nop
  48:	ldr	x19, [sp, #16]
  4c:	ldp	x29, x30, [sp], #64
  50:	ret

Disassembly of section .text._ZSt12__get_helperILm0EPKN4llvm9MCAsmInfoEJSt14default_deleteIS2_EEERT0_RSt11_Tuple_implIXT_EJS6_DpT1_EE:

0000000000000000 <_ZSt12__get_helperILm0EPKN4llvm9MCAsmInfoEJSt14default_deleteIS2_EEERT0_RSt11_Tuple_implIXT_EJS6_DpT1_EE>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZSt12__get_helperILm0EPKN4llvm9MCAsmInfoEJSt14default_deleteIS2_EEERT0_RSt11_Tuple_implIXT_EJS6_DpT1_EE>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZSt3getILm1EJPKN4llvm14MCRegisterInfoESt14default_deleteIS2_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERSA_:

0000000000000000 <_ZSt3getILm1EJPKN4llvm14MCRegisterInfoESt14default_deleteIS2_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERSA_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZSt3getILm1EJPKN4llvm14MCRegisterInfoESt14default_deleteIS2_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERSA_>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZSt7forwardIRPKN4llvm14MCRegisterInfoEEOT_RNSt16remove_referenceIS5_E4typeE:

0000000000000000 <_ZSt7forwardIRPKN4llvm14MCRegisterInfoEEOT_RNSt16remove_referenceIS5_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm0EJPKN4llvm14MCRegisterInfoESt14default_deleteIS2_EEEC2IRS3_JS5_EvEEOT_DpOT0_:

0000000000000000 <_ZNSt11_Tuple_implILm0EJPKN4llvm14MCRegisterInfoESt14default_deleteIS2_EEEC1IRS3_JS5_EvEEOT_DpOT0_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	str	x1, [sp, #48]
  14:	str	x2, [sp, #40]
  18:	ldr	x0, [sp, #40]
  1c:	bl	0 <_ZNSt11_Tuple_implILm0EJPKN4llvm14MCRegisterInfoESt14default_deleteIS2_EEEC1IRS3_JS5_EvEEOT_DpOT0_>
  20:	mov	x1, x0
  24:	ldr	x0, [sp, #56]
  28:	bl	0 <_ZNSt11_Tuple_implILm0EJPKN4llvm14MCRegisterInfoESt14default_deleteIS2_EEEC1IRS3_JS5_EvEEOT_DpOT0_>
  2c:	ldr	x19, [sp, #56]
  30:	ldr	x0, [sp, #48]
  34:	bl	0 <_ZNSt11_Tuple_implILm0EJPKN4llvm14MCRegisterInfoESt14default_deleteIS2_EEEC1IRS3_JS5_EvEEOT_DpOT0_>
  38:	mov	x1, x0
  3c:	mov	x0, x19
  40:	bl	0 <_ZNSt11_Tuple_implILm0EJPKN4llvm14MCRegisterInfoESt14default_deleteIS2_EEEC1IRS3_JS5_EvEEOT_DpOT0_>
  44:	nop
  48:	ldr	x19, [sp, #16]
  4c:	ldp	x29, x30, [sp], #64
  50:	ret

Disassembly of section .text._ZSt12__get_helperILm0EPKN4llvm14MCRegisterInfoEJSt14default_deleteIS2_EEERT0_RSt11_Tuple_implIXT_EJS6_DpT1_EE:

0000000000000000 <_ZSt12__get_helperILm0EPKN4llvm14MCRegisterInfoEJSt14default_deleteIS2_EEERT0_RSt11_Tuple_implIXT_EJS6_DpT1_EE>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZSt12__get_helperILm0EPKN4llvm14MCRegisterInfoEJSt14default_deleteIS2_EEERT0_RSt11_Tuple_implIXT_EJS6_DpT1_EE>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_8DenseMapINS_10MCRegisterEiNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_iEEEES2_iS4_S7_E10destroyAllEv:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_8DenseMapINS_10MCRegisterEiNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_iEEEES2_iS4_S7_E10destroyAllEv>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapINS_10MCRegisterEiNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_iEEEES2_iS4_S7_E10destroyAllEv>
  14:	cmp	w0, #0x0
  18:	cset	w0, eq  // eq = none
  1c:	and	w0, w0, #0xff
  20:	cmp	w0, #0x0
  24:	b.ne	f4 <_ZN4llvm12DenseMapBaseINS_8DenseMapINS_10MCRegisterEiNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_iEEEES2_iS4_S7_E10destroyAllEv+0xf4>  // b.any
  28:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapINS_10MCRegisterEiNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_iEEEES2_iS4_S7_E10destroyAllEv>
  2c:	str	w0, [sp, #40]
  30:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapINS_10MCRegisterEiNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_iEEEES2_iS4_S7_E10destroyAllEv>
  34:	str	w0, [sp, #32]
  38:	ldr	x0, [sp, #24]
  3c:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapINS_10MCRegisterEiNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_iEEEES2_iS4_S7_E10destroyAllEv>
  40:	str	x0, [sp, #56]
  44:	ldr	x0, [sp, #24]
  48:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapINS_10MCRegisterEiNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_iEEEES2_iS4_S7_E10destroyAllEv>
  4c:	str	x0, [sp, #48]
  50:	ldr	x1, [sp, #56]
  54:	ldr	x0, [sp, #48]
  58:	cmp	x1, x0
  5c:	b.eq	f8 <_ZN4llvm12DenseMapBaseINS_8DenseMapINS_10MCRegisterEiNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_iEEEES2_iS4_S7_E10destroyAllEv+0xf8>  // b.none
  60:	ldr	x0, [sp, #56]
  64:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapINS_10MCRegisterEiNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_iEEEES2_iS4_S7_E10destroyAllEv>
  68:	mov	x2, x0
  6c:	add	x0, sp, #0x28
  70:	mov	x1, x0
  74:	mov	x0, x2
  78:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapINS_10MCRegisterEiNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_iEEEES2_iS4_S7_E10destroyAllEv>
  7c:	and	w0, w0, #0xff
  80:	eor	w0, w0, #0x1
  84:	and	w0, w0, #0xff
  88:	cmp	w0, #0x0
  8c:	b.eq	c8 <_ZN4llvm12DenseMapBaseINS_8DenseMapINS_10MCRegisterEiNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_iEEEES2_iS4_S7_E10destroyAllEv+0xc8>  // b.none
  90:	ldr	x0, [sp, #56]
  94:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapINS_10MCRegisterEiNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_iEEEES2_iS4_S7_E10destroyAllEv>
  98:	mov	x2, x0
  9c:	add	x0, sp, #0x20
  a0:	mov	x1, x0
  a4:	mov	x0, x2
  a8:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapINS_10MCRegisterEiNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_iEEEES2_iS4_S7_E10destroyAllEv>
  ac:	and	w0, w0, #0xff
  b0:	eor	w0, w0, #0x1
  b4:	and	w0, w0, #0xff
  b8:	cmp	w0, #0x0
  bc:	b.eq	c8 <_ZN4llvm12DenseMapBaseINS_8DenseMapINS_10MCRegisterEiNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_iEEEES2_iS4_S7_E10destroyAllEv+0xc8>  // b.none
  c0:	mov	w0, #0x1                   	// #1
  c4:	b	cc <_ZN4llvm12DenseMapBaseINS_8DenseMapINS_10MCRegisterEiNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_iEEEES2_iS4_S7_E10destroyAllEv+0xcc>
  c8:	mov	w0, #0x0                   	// #0
  cc:	cmp	w0, #0x0
  d0:	b.eq	dc <_ZN4llvm12DenseMapBaseINS_8DenseMapINS_10MCRegisterEiNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_iEEEES2_iS4_S7_E10destroyAllEv+0xdc>  // b.none
  d4:	ldr	x0, [sp, #56]
  d8:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapINS_10MCRegisterEiNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_iEEEES2_iS4_S7_E10destroyAllEv>
  dc:	ldr	x0, [sp, #56]
  e0:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapINS_10MCRegisterEiNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_iEEEES2_iS4_S7_E10destroyAllEv>
  e4:	ldr	x0, [sp, #56]
  e8:	add	x0, x0, #0x8
  ec:	str	x0, [sp, #56]
  f0:	b	50 <_ZN4llvm12DenseMapBaseINS_8DenseMapINS_10MCRegisterEiNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_iEEEES2_iS4_S7_E10destroyAllEv+0x50>
  f4:	nop
  f8:	ldp	x29, x30, [sp], #64
  fc:	ret

Disassembly of section .text._ZSt3getILm1EJPKN4llvm15MCSubtargetInfoESt14default_deleteIS2_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERSA_:

0000000000000000 <_ZSt3getILm1EJPKN4llvm15MCSubtargetInfoESt14default_deleteIS2_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERSA_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZSt3getILm1EJPKN4llvm15MCSubtargetInfoESt14default_deleteIS2_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERSA_>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZSt7forwardIRPKN4llvm15MCSubtargetInfoEEOT_RNSt16remove_referenceIS5_E4typeE:

0000000000000000 <_ZSt7forwardIRPKN4llvm15MCSubtargetInfoEEOT_RNSt16remove_referenceIS5_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm0EJPKN4llvm15MCSubtargetInfoESt14default_deleteIS2_EEEC2IRS3_JS5_EvEEOT_DpOT0_:

0000000000000000 <_ZNSt11_Tuple_implILm0EJPKN4llvm15MCSubtargetInfoESt14default_deleteIS2_EEEC1IRS3_JS5_EvEEOT_DpOT0_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	str	x1, [sp, #48]
  14:	str	x2, [sp, #40]
  18:	ldr	x0, [sp, #40]
  1c:	bl	0 <_ZNSt11_Tuple_implILm0EJPKN4llvm15MCSubtargetInfoESt14default_deleteIS2_EEEC1IRS3_JS5_EvEEOT_DpOT0_>
  20:	mov	x1, x0
  24:	ldr	x0, [sp, #56]
  28:	bl	0 <_ZNSt11_Tuple_implILm0EJPKN4llvm15MCSubtargetInfoESt14default_deleteIS2_EEEC1IRS3_JS5_EvEEOT_DpOT0_>
  2c:	ldr	x19, [sp, #56]
  30:	ldr	x0, [sp, #48]
  34:	bl	0 <_ZNSt11_Tuple_implILm0EJPKN4llvm15MCSubtargetInfoESt14default_deleteIS2_EEEC1IRS3_JS5_EvEEOT_DpOT0_>
  38:	mov	x1, x0
  3c:	mov	x0, x19
  40:	bl	0 <_ZNSt11_Tuple_implILm0EJPKN4llvm15MCSubtargetInfoESt14default_deleteIS2_EEEC1IRS3_JS5_EvEEOT_DpOT0_>
  44:	nop
  48:	ldr	x19, [sp, #16]
  4c:	ldp	x29, x30, [sp], #64
  50:	ret

Disassembly of section .text._ZSt12__get_helperILm0EPKN4llvm15MCSubtargetInfoEJSt14default_deleteIS2_EEERT0_RSt11_Tuple_implIXT_EJS6_DpT1_EE:

0000000000000000 <_ZSt12__get_helperILm0EPKN4llvm15MCSubtargetInfoEJSt14default_deleteIS2_EEERT0_RSt11_Tuple_implIXT_EJS6_DpT1_EE>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZSt12__get_helperILm0EPKN4llvm15MCSubtargetInfoEJSt14default_deleteIS2_EEERT0_RSt11_Tuple_implIXT_EJS6_DpT1_EE>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZSt3getILm1EJPKN4llvm11MCInstrInfoESt14default_deleteIS2_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERSA_:

0000000000000000 <_ZSt3getILm1EJPKN4llvm11MCInstrInfoESt14default_deleteIS2_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERSA_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZSt3getILm1EJPKN4llvm11MCInstrInfoESt14default_deleteIS2_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERSA_>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZSt7forwardIRPKN4llvm11MCInstrInfoEEOT_RNSt16remove_referenceIS5_E4typeE:

0000000000000000 <_ZSt7forwardIRPKN4llvm11MCInstrInfoEEOT_RNSt16remove_referenceIS5_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm0EJPKN4llvm11MCInstrInfoESt14default_deleteIS2_EEEC2IRS3_JS5_EvEEOT_DpOT0_:

0000000000000000 <_ZNSt11_Tuple_implILm0EJPKN4llvm11MCInstrInfoESt14default_deleteIS2_EEEC1IRS3_JS5_EvEEOT_DpOT0_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	str	x1, [sp, #48]
  14:	str	x2, [sp, #40]
  18:	ldr	x0, [sp, #40]
  1c:	bl	0 <_ZNSt11_Tuple_implILm0EJPKN4llvm11MCInstrInfoESt14default_deleteIS2_EEEC1IRS3_JS5_EvEEOT_DpOT0_>
  20:	mov	x1, x0
  24:	ldr	x0, [sp, #56]
  28:	bl	0 <_ZNSt11_Tuple_implILm0EJPKN4llvm11MCInstrInfoESt14default_deleteIS2_EEEC1IRS3_JS5_EvEEOT_DpOT0_>
  2c:	ldr	x19, [sp, #56]
  30:	ldr	x0, [sp, #48]
  34:	bl	0 <_ZNSt11_Tuple_implILm0EJPKN4llvm11MCInstrInfoESt14default_deleteIS2_EEEC1IRS3_JS5_EvEEOT_DpOT0_>
  38:	mov	x1, x0
  3c:	mov	x0, x19
  40:	bl	0 <_ZNSt11_Tuple_implILm0EJPKN4llvm11MCInstrInfoESt14default_deleteIS2_EEEC1IRS3_JS5_EvEEOT_DpOT0_>
  44:	nop
  48:	ldr	x19, [sp, #16]
  4c:	ldp	x29, x30, [sp], #64
  50:	ret

Disassembly of section .text._ZSt12__get_helperILm0EPKN4llvm11MCInstrInfoEJSt14default_deleteIS2_EEERT0_RSt11_Tuple_implIXT_EJS6_DpT1_EE:

0000000000000000 <_ZSt12__get_helperILm0EPKN4llvm11MCInstrInfoEJSt14default_deleteIS2_EEERT0_RSt11_Tuple_implIXT_EJS6_DpT1_EE>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZSt12__get_helperILm0EPKN4llvm11MCInstrInfoEJSt14default_deleteIS2_EEERT0_RSt11_Tuple_implIXT_EJS6_DpT1_EE>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZNKSt15__uniq_ptr_implIKN4llvm9MCContextESt14default_deleteIS2_EE6_M_ptrEv:

0000000000000000 <_ZNKSt15__uniq_ptr_implIKN4llvm9MCContextESt14default_deleteIS2_EE6_M_ptrEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNKSt15__uniq_ptr_implIKN4llvm9MCContextESt14default_deleteIS2_EE6_M_ptrEv>
  14:	ldr	x0, [x0]
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZSt3getILm1EJPKN4llvm9MCContextESt14default_deleteIS2_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERSA_:

0000000000000000 <_ZSt3getILm1EJPKN4llvm9MCContextESt14default_deleteIS2_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERSA_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZSt3getILm1EJPKN4llvm9MCContextESt14default_deleteIS2_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERSA_>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZSt7forwardIRPKN4llvm9MCContextEEOT_RNSt16remove_referenceIS5_E4typeE:

0000000000000000 <_ZSt7forwardIRPKN4llvm9MCContextEEOT_RNSt16remove_referenceIS5_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm0EJPKN4llvm9MCContextESt14default_deleteIS2_EEEC2IRS3_JS5_EvEEOT_DpOT0_:

0000000000000000 <_ZNSt11_Tuple_implILm0EJPKN4llvm9MCContextESt14default_deleteIS2_EEEC1IRS3_JS5_EvEEOT_DpOT0_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	str	x1, [sp, #48]
  14:	str	x2, [sp, #40]
  18:	ldr	x0, [sp, #40]
  1c:	bl	0 <_ZNSt11_Tuple_implILm0EJPKN4llvm9MCContextESt14default_deleteIS2_EEEC1IRS3_JS5_EvEEOT_DpOT0_>
  20:	mov	x1, x0
  24:	ldr	x0, [sp, #56]
  28:	bl	0 <_ZNSt11_Tuple_implILm0EJPKN4llvm9MCContextESt14default_deleteIS2_EEEC1IRS3_JS5_EvEEOT_DpOT0_>
  2c:	ldr	x19, [sp, #56]
  30:	ldr	x0, [sp, #48]
  34:	bl	0 <_ZNSt11_Tuple_implILm0EJPKN4llvm9MCContextESt14default_deleteIS2_EEEC1IRS3_JS5_EvEEOT_DpOT0_>
  38:	mov	x1, x0
  3c:	mov	x0, x19
  40:	bl	0 <_ZNSt11_Tuple_implILm0EJPKN4llvm9MCContextESt14default_deleteIS2_EEEC1IRS3_JS5_EvEEOT_DpOT0_>
  44:	nop
  48:	ldr	x19, [sp, #16]
  4c:	ldp	x29, x30, [sp], #64
  50:	ret

Disassembly of section .text._ZSt12__get_helperILm0EPKN4llvm9MCContextEJSt14default_deleteIS2_EEERT0_RSt11_Tuple_implIXT_EJS6_DpT1_EE:

0000000000000000 <_ZSt12__get_helperILm0EPKN4llvm9MCContextEJSt14default_deleteIS2_EEERT0_RSt11_Tuple_implIXT_EJS6_DpT1_EE>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZSt12__get_helperILm0EPKN4llvm9MCContextEJSt14default_deleteIS2_EEERT0_RSt11_Tuple_implIXT_EJS6_DpT1_EE>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZSt3getILm1EJPKN4llvm14MCDisassemblerESt14default_deleteIS2_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERSA_:

0000000000000000 <_ZSt3getILm1EJPKN4llvm14MCDisassemblerESt14default_deleteIS2_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERSA_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZSt3getILm1EJPKN4llvm14MCDisassemblerESt14default_deleteIS2_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERSA_>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZSt7forwardIRPKN4llvm14MCDisassemblerEEOT_RNSt16remove_referenceIS5_E4typeE:

0000000000000000 <_ZSt7forwardIRPKN4llvm14MCDisassemblerEEOT_RNSt16remove_referenceIS5_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm0EJPKN4llvm14MCDisassemblerESt14default_deleteIS2_EEEC2IRS3_JS5_EvEEOT_DpOT0_:

0000000000000000 <_ZNSt11_Tuple_implILm0EJPKN4llvm14MCDisassemblerESt14default_deleteIS2_EEEC1IRS3_JS5_EvEEOT_DpOT0_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	str	x1, [sp, #48]
  14:	str	x2, [sp, #40]
  18:	ldr	x0, [sp, #40]
  1c:	bl	0 <_ZNSt11_Tuple_implILm0EJPKN4llvm14MCDisassemblerESt14default_deleteIS2_EEEC1IRS3_JS5_EvEEOT_DpOT0_>
  20:	mov	x1, x0
  24:	ldr	x0, [sp, #56]
  28:	bl	0 <_ZNSt11_Tuple_implILm0EJPKN4llvm14MCDisassemblerESt14default_deleteIS2_EEEC1IRS3_JS5_EvEEOT_DpOT0_>
  2c:	ldr	x19, [sp, #56]
  30:	ldr	x0, [sp, #48]
  34:	bl	0 <_ZNSt11_Tuple_implILm0EJPKN4llvm14MCDisassemblerESt14default_deleteIS2_EEEC1IRS3_JS5_EvEEOT_DpOT0_>
  38:	mov	x1, x0
  3c:	mov	x0, x19
  40:	bl	0 <_ZNSt11_Tuple_implILm0EJPKN4llvm14MCDisassemblerESt14default_deleteIS2_EEEC1IRS3_JS5_EvEEOT_DpOT0_>
  44:	nop
  48:	ldr	x19, [sp, #16]
  4c:	ldp	x29, x30, [sp], #64
  50:	ret

Disassembly of section .text._ZSt12__get_helperILm0EPKN4llvm14MCDisassemblerEJSt14default_deleteIS2_EEERT0_RSt11_Tuple_implIXT_EJS6_DpT1_EE:

0000000000000000 <_ZSt12__get_helperILm0EPKN4llvm14MCDisassemblerEJSt14default_deleteIS2_EEERT0_RSt11_Tuple_implIXT_EJS6_DpT1_EE>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZSt12__get_helperILm0EPKN4llvm14MCDisassemblerEJSt14default_deleteIS2_EEERT0_RSt11_Tuple_implIXT_EJS6_DpT1_EE>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZSt3getILm1EJPN4llvm13MCInstPrinterESt14default_deleteIS1_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS9_:

0000000000000000 <_ZSt3getILm1EJPN4llvm13MCInstPrinterESt14default_deleteIS1_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS9_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZSt3getILm1EJPN4llvm13MCInstPrinterESt14default_deleteIS1_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS9_>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZSt7forwardIRPN4llvm13MCInstPrinterEEOT_RNSt16remove_referenceIS4_E4typeE:

0000000000000000 <_ZSt7forwardIRPN4llvm13MCInstPrinterEEOT_RNSt16remove_referenceIS4_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm0EJPN4llvm13MCInstPrinterESt14default_deleteIS1_EEEC2IRS2_JS4_EvEEOT_DpOT0_:

0000000000000000 <_ZNSt11_Tuple_implILm0EJPN4llvm13MCInstPrinterESt14default_deleteIS1_EEEC1IRS2_JS4_EvEEOT_DpOT0_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	str	x1, [sp, #48]
  14:	str	x2, [sp, #40]
  18:	ldr	x0, [sp, #40]
  1c:	bl	0 <_ZNSt11_Tuple_implILm0EJPN4llvm13MCInstPrinterESt14default_deleteIS1_EEEC1IRS2_JS4_EvEEOT_DpOT0_>
  20:	mov	x1, x0
  24:	ldr	x0, [sp, #56]
  28:	bl	0 <_ZNSt11_Tuple_implILm0EJPN4llvm13MCInstPrinterESt14default_deleteIS1_EEEC1IRS2_JS4_EvEEOT_DpOT0_>
  2c:	ldr	x19, [sp, #56]
  30:	ldr	x0, [sp, #48]
  34:	bl	0 <_ZNSt11_Tuple_implILm0EJPN4llvm13MCInstPrinterESt14default_deleteIS1_EEEC1IRS2_JS4_EvEEOT_DpOT0_>
  38:	mov	x1, x0
  3c:	mov	x0, x19
  40:	bl	0 <_ZNSt11_Tuple_implILm0EJPN4llvm13MCInstPrinterESt14default_deleteIS1_EEEC1IRS2_JS4_EvEEOT_DpOT0_>
  44:	nop
  48:	ldr	x19, [sp, #16]
  4c:	ldp	x29, x30, [sp], #64
  50:	ret

Disassembly of section .text._ZSt12__get_helperILm0EPN4llvm13MCInstPrinterEJSt14default_deleteIS1_EEERT0_RSt11_Tuple_implIXT_EJS5_DpT1_EE:

0000000000000000 <_ZSt12__get_helperILm0EPN4llvm13MCInstPrinterEJSt14default_deleteIS1_EEERT0_RSt11_Tuple_implIXT_EJS5_DpT1_EE>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZSt12__get_helperILm0EPN4llvm13MCInstPrinterEJSt14default_deleteIS1_EEERT0_RSt11_Tuple_implIXT_EJS5_DpT1_EE>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZSt12__get_helperILm0EPKN4llvm14MCDisassemblerEJSt14default_deleteIS2_EEERKT0_RKSt11_Tuple_implIXT_EJS6_DpT1_EE:

0000000000000000 <_ZSt12__get_helperILm0EPKN4llvm14MCDisassemblerEJSt14default_deleteIS2_EEERKT0_RKSt11_Tuple_implIXT_EJS6_DpT1_EE>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZSt12__get_helperILm0EPKN4llvm14MCDisassemblerEJSt14default_deleteIS2_EEERKT0_RKSt11_Tuple_implIXT_EJS6_DpT1_EE>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZSt12__get_helperILm0EPKN4llvm9MCAsmInfoEJSt14default_deleteIS2_EEERKT0_RKSt11_Tuple_implIXT_EJS6_DpT1_EE:

0000000000000000 <_ZSt12__get_helperILm0EPKN4llvm9MCAsmInfoEJSt14default_deleteIS2_EEERKT0_RKSt11_Tuple_implIXT_EJS6_DpT1_EE>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZSt12__get_helperILm0EPKN4llvm9MCAsmInfoEJSt14default_deleteIS2_EEERKT0_RKSt11_Tuple_implIXT_EJS6_DpT1_EE>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZSt12__get_helperILm0EPKN4llvm11MCInstrInfoEJSt14default_deleteIS2_EEERKT0_RKSt11_Tuple_implIXT_EJS6_DpT1_EE:

0000000000000000 <_ZSt12__get_helperILm0EPKN4llvm11MCInstrInfoEJSt14default_deleteIS2_EEERKT0_RKSt11_Tuple_implIXT_EJS6_DpT1_EE>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZSt12__get_helperILm0EPKN4llvm11MCInstrInfoEJSt14default_deleteIS2_EEERKT0_RKSt11_Tuple_implIXT_EJS6_DpT1_EE>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZSt12__get_helperILm0EPKN4llvm14MCRegisterInfoEJSt14default_deleteIS2_EEERKT0_RKSt11_Tuple_implIXT_EJS6_DpT1_EE:

0000000000000000 <_ZSt12__get_helperILm0EPKN4llvm14MCRegisterInfoEJSt14default_deleteIS2_EEERKT0_RKSt11_Tuple_implIXT_EJS6_DpT1_EE>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZSt12__get_helperILm0EPKN4llvm14MCRegisterInfoEJSt14default_deleteIS2_EEERKT0_RKSt11_Tuple_implIXT_EJS6_DpT1_EE>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZSt12__get_helperILm0EPKN4llvm15MCSubtargetInfoEJSt14default_deleteIS2_EEERKT0_RKSt11_Tuple_implIXT_EJS6_DpT1_EE:

0000000000000000 <_ZSt12__get_helperILm0EPKN4llvm15MCSubtargetInfoEJSt14default_deleteIS2_EEERKT0_RKSt11_Tuple_implIXT_EJS6_DpT1_EE>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZSt12__get_helperILm0EPKN4llvm15MCSubtargetInfoEJSt14default_deleteIS2_EEERKT0_RKSt11_Tuple_implIXT_EJS6_DpT1_EE>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZSt12__get_helperILm0EPN4llvm13MCInstPrinterEJSt14default_deleteIS1_EEERKT0_RKSt11_Tuple_implIXT_EJS5_DpT1_EE:

0000000000000000 <_ZSt12__get_helperILm0EPN4llvm13MCInstPrinterEJSt14default_deleteIS1_EEERKT0_RKSt11_Tuple_implIXT_EJS5_DpT1_EE>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZSt12__get_helperILm0EPN4llvm13MCInstPrinterEJSt14default_deleteIS1_EEERKT0_RKSt11_Tuple_implIXT_EJS5_DpT1_EE>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm0EJPKN4llvm14MCRegisterInfoESt14default_deleteIS2_EEEC2Ev:

0000000000000000 <_ZNSt11_Tuple_implILm0EJPKN4llvm14MCRegisterInfoESt14default_deleteIS2_EEEC1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt11_Tuple_implILm0EJPKN4llvm14MCRegisterInfoESt14default_deleteIS2_EEEC1Ev>
  14:	ldr	x0, [sp, #24]
  18:	bl	0 <_ZNSt11_Tuple_implILm0EJPKN4llvm14MCRegisterInfoESt14default_deleteIS2_EEEC1Ev>
  1c:	nop
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEED2Ev:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEED1Ev>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	nop
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt16allocator_traitsISaINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE10deallocateERS6_PS5_m:

0000000000000000 <_ZNSt16allocator_traitsISaINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE10deallocateERS6_PS5_m>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	ldr	x2, [sp, #24]
  18:	ldr	x1, [sp, #32]
  1c:	ldr	x0, [sp, #40]
  20:	bl	0 <_ZNSt16allocator_traitsISaINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE10deallocateERS6_PS5_m>
  24:	nop
  28:	ldp	x29, x30, [sp], #48
  2c:	ret

Disassembly of section .text._ZNSt12_Destroy_auxILb0EE9__destroyIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEvT_S9_:

0000000000000000 <_ZNSt12_Destroy_auxILb0EE9__destroyIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEvT_S9_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x1, [sp, #24]
  14:	ldr	x0, [sp, #16]
  18:	cmp	x1, x0
  1c:	b.eq	3c <_ZNSt12_Destroy_auxILb0EE9__destroyIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEvT_S9_+0x3c>  // b.none
  20:	ldr	x0, [sp, #24]
  24:	bl	0 <_ZNSt12_Destroy_auxILb0EE9__destroyIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEvT_S9_>
  28:	bl	0 <_ZNSt12_Destroy_auxILb0EE9__destroyIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEvT_S9_>
  2c:	ldr	x0, [sp, #24]
  30:	add	x0, x0, #0x20
  34:	str	x0, [sp, #24]
  38:	b	10 <_ZNSt12_Destroy_auxILb0EE9__destroyIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEvT_S9_+0x10>
  3c:	nop
  40:	ldp	x29, x30, [sp], #32
  44:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm0EJPKN4llvm9MCAsmInfoESt14default_deleteIS2_EEEC2Ev:

0000000000000000 <_ZNSt11_Tuple_implILm0EJPKN4llvm9MCAsmInfoESt14default_deleteIS2_EEEC1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt11_Tuple_implILm0EJPKN4llvm9MCAsmInfoESt14default_deleteIS2_EEEC1Ev>
  14:	ldr	x0, [sp, #24]
  18:	bl	0 <_ZNSt11_Tuple_implILm0EJPKN4llvm9MCAsmInfoESt14default_deleteIS2_EEEC1Ev>
  1c:	nop
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm0EJPKN4llvm11MCInstrInfoESt14default_deleteIS2_EEEC2Ev:

0000000000000000 <_ZNSt11_Tuple_implILm0EJPKN4llvm11MCInstrInfoESt14default_deleteIS2_EEEC1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt11_Tuple_implILm0EJPKN4llvm11MCInstrInfoESt14default_deleteIS2_EEEC1Ev>
  14:	ldr	x0, [sp, #24]
  18:	bl	0 <_ZNSt11_Tuple_implILm0EJPKN4llvm11MCInstrInfoESt14default_deleteIS2_EEEC1Ev>
  1c:	nop
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm0EJPKN4llvm15MCSubtargetInfoESt14default_deleteIS2_EEEC2Ev:

0000000000000000 <_ZNSt11_Tuple_implILm0EJPKN4llvm15MCSubtargetInfoESt14default_deleteIS2_EEEC1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt11_Tuple_implILm0EJPKN4llvm15MCSubtargetInfoESt14default_deleteIS2_EEEC1Ev>
  14:	ldr	x0, [sp, #24]
  18:	bl	0 <_ZNSt11_Tuple_implILm0EJPKN4llvm15MCSubtargetInfoESt14default_deleteIS2_EEEC1Ev>
  1c:	nop
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm0EJPN4llvm9MCContextESt14default_deleteIS1_EEEC2Ev:

0000000000000000 <_ZNSt11_Tuple_implILm0EJPN4llvm9MCContextESt14default_deleteIS1_EEEC1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt11_Tuple_implILm0EJPN4llvm9MCContextESt14default_deleteIS1_EEEC1Ev>
  14:	ldr	x0, [sp, #24]
  18:	bl	0 <_ZNSt11_Tuple_implILm0EJPN4llvm9MCContextESt14default_deleteIS1_EEEC1Ev>
  1c:	nop
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZSt12__get_helperILm0EPN4llvm9MCContextEJSt14default_deleteIS1_EEERT0_RSt11_Tuple_implIXT_EJS5_DpT1_EE:

0000000000000000 <_ZSt12__get_helperILm0EPN4llvm9MCContextEJSt14default_deleteIS1_EEERT0_RSt11_Tuple_implIXT_EJS5_DpT1_EE>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZSt12__get_helperILm0EPN4llvm9MCContextEJSt14default_deleteIS1_EEERT0_RSt11_Tuple_implIXT_EJS5_DpT1_EE>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZSt3getILm1EJPN4llvm9MCContextESt14default_deleteIS1_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS9_:

0000000000000000 <_ZSt3getILm1EJPN4llvm9MCContextESt14default_deleteIS1_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS9_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZSt3getILm1EJPN4llvm9MCContextESt14default_deleteIS1_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS9_>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm0EJPN4llvm14MCDisassemblerESt14default_deleteIS1_EEEC2Ev:

0000000000000000 <_ZNSt11_Tuple_implILm0EJPN4llvm14MCDisassemblerESt14default_deleteIS1_EEEC1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt11_Tuple_implILm0EJPN4llvm14MCDisassemblerESt14default_deleteIS1_EEEC1Ev>
  14:	ldr	x0, [sp, #24]
  18:	bl	0 <_ZNSt11_Tuple_implILm0EJPN4llvm14MCDisassemblerESt14default_deleteIS1_EEEC1Ev>
  1c:	nop
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZSt12__get_helperILm0EPN4llvm14MCDisassemblerEJSt14default_deleteIS1_EEERT0_RSt11_Tuple_implIXT_EJS5_DpT1_EE:

0000000000000000 <_ZSt12__get_helperILm0EPN4llvm14MCDisassemblerEJSt14default_deleteIS1_EEERT0_RSt11_Tuple_implIXT_EJS5_DpT1_EE>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZSt12__get_helperILm0EPN4llvm14MCDisassemblerEJSt14default_deleteIS1_EEERT0_RSt11_Tuple_implIXT_EJS5_DpT1_EE>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZSt3getILm1EJPN4llvm14MCDisassemblerESt14default_deleteIS1_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS9_:

0000000000000000 <_ZSt3getILm1EJPN4llvm14MCDisassemblerESt14default_deleteIS1_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS9_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZSt3getILm1EJPN4llvm14MCDisassemblerESt14default_deleteIS1_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS9_>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZSt3getILm0EJPN4llvm14MCDisassemblerESt14default_deleteIS1_EEERKNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERKS9_:

0000000000000000 <_ZSt3getILm0EJPN4llvm14MCDisassemblerESt14default_deleteIS1_EEERKNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERKS9_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZSt3getILm0EJPN4llvm14MCDisassemblerESt14default_deleteIS1_EEERKNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERKS9_>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm0EJPN4llvm16MCRelocationInfoESt14default_deleteIS1_EEEC2Ev:

0000000000000000 <_ZNSt11_Tuple_implILm0EJPN4llvm16MCRelocationInfoESt14default_deleteIS1_EEEC1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt11_Tuple_implILm0EJPN4llvm16MCRelocationInfoESt14default_deleteIS1_EEEC1Ev>
  14:	ldr	x0, [sp, #24]
  18:	bl	0 <_ZNSt11_Tuple_implILm0EJPN4llvm16MCRelocationInfoESt14default_deleteIS1_EEEC1Ev>
  1c:	nop
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZSt3getILm0EJPN4llvm16MCRelocationInfoESt14default_deleteIS1_EEERKNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERKS9_:

0000000000000000 <_ZSt3getILm0EJPN4llvm16MCRelocationInfoESt14default_deleteIS1_EEERKNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERKS9_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZSt3getILm0EJPN4llvm16MCRelocationInfoESt14default_deleteIS1_EEERKNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERKS9_>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZSt12__get_helperILm0EPN4llvm9MCContextEJSt14default_deleteIS1_EEERKT0_RKSt11_Tuple_implIXT_EJS5_DpT1_EE:

0000000000000000 <_ZSt12__get_helperILm0EPN4llvm9MCContextEJSt14default_deleteIS1_EEERKT0_RKSt11_Tuple_implIXT_EJS5_DpT1_EE>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZSt12__get_helperILm0EPN4llvm9MCContextEJSt14default_deleteIS1_EEERKT0_RKSt11_Tuple_implIXT_EJS5_DpT1_EE>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZNKSt15__uniq_ptr_implIN4llvm12MCSymbolizerESt14default_deleteIS1_EE6_M_ptrEv:

0000000000000000 <_ZNKSt15__uniq_ptr_implIN4llvm12MCSymbolizerESt14default_deleteIS1_EE6_M_ptrEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNKSt15__uniq_ptr_implIN4llvm12MCSymbolizerESt14default_deleteIS1_EE6_M_ptrEv>
  14:	ldr	x0, [x0]
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZSt7forwardIRPN4llvm12MCSymbolizerEEOT_RNSt16remove_referenceIS4_E4typeE:

0000000000000000 <_ZSt7forwardIRPN4llvm12MCSymbolizerEEOT_RNSt16remove_referenceIS4_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm0EJPN4llvm12MCSymbolizerESt14default_deleteIS1_EEEC2IRS2_JS4_EvEEOT_DpOT0_:

0000000000000000 <_ZNSt11_Tuple_implILm0EJPN4llvm12MCSymbolizerESt14default_deleteIS1_EEEC1IRS2_JS4_EvEEOT_DpOT0_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	str	x1, [sp, #48]
  14:	str	x2, [sp, #40]
  18:	ldr	x0, [sp, #40]
  1c:	bl	0 <_ZNSt11_Tuple_implILm0EJPN4llvm12MCSymbolizerESt14default_deleteIS1_EEEC1IRS2_JS4_EvEEOT_DpOT0_>
  20:	mov	x1, x0
  24:	ldr	x0, [sp, #56]
  28:	bl	0 <_ZNSt11_Tuple_implILm0EJPN4llvm12MCSymbolizerESt14default_deleteIS1_EEEC1IRS2_JS4_EvEEOT_DpOT0_>
  2c:	ldr	x19, [sp, #56]
  30:	ldr	x0, [sp, #48]
  34:	bl	0 <_ZNSt11_Tuple_implILm0EJPN4llvm12MCSymbolizerESt14default_deleteIS1_EEEC1IRS2_JS4_EvEEOT_DpOT0_>
  38:	mov	x1, x0
  3c:	mov	x0, x19
  40:	bl	0 <_ZNSt11_Tuple_implILm0EJPN4llvm12MCSymbolizerESt14default_deleteIS1_EEEC1IRS2_JS4_EvEEOT_DpOT0_>
  44:	nop
  48:	ldr	x19, [sp, #16]
  4c:	ldp	x29, x30, [sp], #64
  50:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm0EJPN4llvm13MCInstPrinterESt14default_deleteIS1_EEEC2Ev:

0000000000000000 <_ZNSt11_Tuple_implILm0EJPN4llvm13MCInstPrinterESt14default_deleteIS1_EEEC1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt11_Tuple_implILm0EJPN4llvm13MCInstPrinterESt14default_deleteIS1_EEEC1Ev>
  14:	ldr	x0, [sp, #24]
  18:	bl	0 <_ZNSt11_Tuple_implILm0EJPN4llvm13MCInstPrinterESt14default_deleteIS1_EEEC1Ev>
  1c:	nop
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm0EJPKN4llvm9MCContextESt14default_deleteIS2_EEEC2IRS3_JS4_IS1_EEvEEOT_DpOT0_:

0000000000000000 <_ZNSt11_Tuple_implILm0EJPKN4llvm9MCContextESt14default_deleteIS2_EEEC1IRS3_JS4_IS1_EEvEEOT_DpOT0_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	str	x1, [sp, #48]
  14:	str	x2, [sp, #40]
  18:	ldr	x0, [sp, #40]
  1c:	bl	0 <_ZNSt11_Tuple_implILm0EJPKN4llvm9MCContextESt14default_deleteIS2_EEEC1IRS3_JS4_IS1_EEvEEOT_DpOT0_>
  20:	mov	x1, x0
  24:	ldr	x0, [sp, #56]
  28:	bl	0 <_ZNSt11_Tuple_implILm0EJPKN4llvm9MCContextESt14default_deleteIS2_EEEC1IRS3_JS4_IS1_EEvEEOT_DpOT0_>
  2c:	ldr	x19, [sp, #56]
  30:	ldr	x0, [sp, #48]
  34:	bl	0 <_ZNSt11_Tuple_implILm0EJPKN4llvm9MCContextESt14default_deleteIS2_EEEC1IRS3_JS4_IS1_EEvEEOT_DpOT0_>
  38:	mov	x1, x0
  3c:	mov	x0, x19
  40:	bl	0 <_ZNSt11_Tuple_implILm0EJPKN4llvm9MCContextESt14default_deleteIS2_EEEC1IRS3_JS4_IS1_EEvEEOT_DpOT0_>
  44:	nop
  48:	ldr	x19, [sp, #16]
  4c:	ldp	x29, x30, [sp], #64
  50:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm0EJPKN4llvm14MCDisassemblerESt14default_deleteIS2_EEEC2IRS3_JS4_IS1_EEvEEOT_DpOT0_:

0000000000000000 <_ZNSt11_Tuple_implILm0EJPKN4llvm14MCDisassemblerESt14default_deleteIS2_EEEC1IRS3_JS4_IS1_EEvEEOT_DpOT0_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	str	x1, [sp, #48]
  14:	str	x2, [sp, #40]
  18:	ldr	x0, [sp, #40]
  1c:	bl	0 <_ZNSt11_Tuple_implILm0EJPKN4llvm14MCDisassemblerESt14default_deleteIS2_EEEC1IRS3_JS4_IS1_EEvEEOT_DpOT0_>
  20:	mov	x1, x0
  24:	ldr	x0, [sp, #56]
  28:	bl	0 <_ZNSt11_Tuple_implILm0EJPKN4llvm14MCDisassemblerESt14default_deleteIS2_EEEC1IRS3_JS4_IS1_EEvEEOT_DpOT0_>
  2c:	ldr	x19, [sp, #56]
  30:	ldr	x0, [sp, #48]
  34:	bl	0 <_ZNSt11_Tuple_implILm0EJPKN4llvm14MCDisassemblerESt14default_deleteIS2_EEEC1IRS3_JS4_IS1_EEvEEOT_DpOT0_>
  38:	mov	x1, x0
  3c:	mov	x0, x19
  40:	bl	0 <_ZNSt11_Tuple_implILm0EJPKN4llvm14MCDisassemblerESt14default_deleteIS2_EEEC1IRS3_JS4_IS1_EEvEEOT_DpOT0_>
  44:	nop
  48:	ldr	x19, [sp, #16]
  4c:	ldp	x29, x30, [sp], #64
  50:	ret

Disassembly of section .text._ZSt12__get_helperILm1ESt14default_deleteIN4llvm16MCRelocationInfoEEJEERT0_RSt11_Tuple_implIXT_EJS4_DpT1_EE:

0000000000000000 <_ZSt12__get_helperILm1ESt14default_deleteIN4llvm16MCRelocationInfoEEJEERT0_RSt11_Tuple_implIXT_EJS4_DpT1_EE>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZSt12__get_helperILm1ESt14default_deleteIN4llvm16MCRelocationInfoEEJEERT0_RSt11_Tuple_implIXT_EJS4_DpT1_EE>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm0EJPN4llvm16MCRelocationInfoESt14default_deleteIS1_EEE7_M_headERS5_:

0000000000000000 <_ZNSt11_Tuple_implILm0EJPN4llvm16MCRelocationInfoESt14default_deleteIS1_EEE7_M_headERS5_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt11_Tuple_implILm0EJPN4llvm16MCRelocationInfoESt14default_deleteIS1_EEE7_M_headERS5_>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm0EJPN4llvm12MCSymbolizerESt14default_deleteIS1_EEE7_M_headERS5_:

0000000000000000 <_ZNSt11_Tuple_implILm0EJPN4llvm12MCSymbolizerESt14default_deleteIS1_EEE7_M_headERS5_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt11_Tuple_implILm0EJPN4llvm12MCSymbolizerESt14default_deleteIS1_EEE7_M_headERS5_>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZSt12__get_helperILm1ESt14default_deleteIN4llvm12MCSymbolizerEEJEERT0_RSt11_Tuple_implIXT_EJS4_DpT1_EE:

0000000000000000 <_ZSt12__get_helperILm1ESt14default_deleteIN4llvm12MCSymbolizerEEJEERT0_RSt11_Tuple_implIXT_EJS4_DpT1_EE>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZSt12__get_helperILm1ESt14default_deleteIN4llvm12MCSymbolizerEEJEERT0_RSt11_Tuple_implIXT_EJS4_DpT1_EE>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZNK4llvm12DenseMapBaseINS_8DenseMapINS_10MCRegisterEiNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_iEEEES2_iS4_S7_E13getNumBucketsEv:

0000000000000000 <_ZNK4llvm12DenseMapBaseINS_8DenseMapINS_10MCRegisterEiNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_iEEEES2_iS4_S7_E13getNumBucketsEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapINS_10MCRegisterEiNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_iEEEES2_iS4_S7_E13getNumBucketsEv>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_8DenseMapINS_10MCRegisterEiNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_iEEEES2_iS4_S7_E11getEmptyKeyEv:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_8DenseMapINS_10MCRegisterEiNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_iEEEES2_iS4_S7_E11getEmptyKeyEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapINS_10MCRegisterEiNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_iEEEES2_iS4_S7_E11getEmptyKeyEv>
   c:	mov	w1, w0
  10:	add	x0, sp, #0x18
  14:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapINS_10MCRegisterEiNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_iEEEES2_iS4_S7_E11getEmptyKeyEv>
  18:	ldr	w0, [sp, #24]
  1c:	ldp	x29, x30, [sp], #32
  20:	ret

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_8DenseMapINS_10MCRegisterEiNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_iEEEES2_iS4_S7_E15getTombstoneKeyEv:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_8DenseMapINS_10MCRegisterEiNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_iEEEES2_iS4_S7_E15getTombstoneKeyEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapINS_10MCRegisterEiNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_iEEEES2_iS4_S7_E15getTombstoneKeyEv>
   c:	mov	w1, w0
  10:	add	x0, sp, #0x18
  14:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapINS_10MCRegisterEiNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_iEEEES2_iS4_S7_E15getTombstoneKeyEv>
  18:	ldr	w0, [sp, #24]
  1c:	ldp	x29, x30, [sp], #32
  20:	ret

Disassembly of section .text._ZSt12__get_helperILm1ESt14default_deleteIKN4llvm9MCAsmInfoEEJEERT0_RSt11_Tuple_implIXT_EJS5_DpT1_EE:

0000000000000000 <_ZSt12__get_helperILm1ESt14default_deleteIKN4llvm9MCAsmInfoEEJEERT0_RSt11_Tuple_implIXT_EJS5_DpT1_EE>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZSt12__get_helperILm1ESt14default_deleteIKN4llvm9MCAsmInfoEEJEERT0_RSt11_Tuple_implIXT_EJS5_DpT1_EE>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm1EJSt14default_deleteIKN4llvm9MCAsmInfoEEEEC2IS4_EEOT_:

0000000000000000 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIKN4llvm9MCAsmInfoEEEEC1IS4_EEOT_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #16]
  14:	bl	0 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIKN4llvm9MCAsmInfoEEEEC1IS4_EEOT_>
  18:	mov	x1, x0
  1c:	ldr	x0, [sp, #24]
  20:	bl	0 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIKN4llvm9MCAsmInfoEEEEC1IS4_EEOT_>
  24:	nop
  28:	ldp	x29, x30, [sp], #32
  2c:	ret

Disassembly of section .text._ZNSt10_Head_baseILm0EPKN4llvm9MCAsmInfoELb0EEC2IRS3_EEOT_:

0000000000000000 <_ZNSt10_Head_baseILm0EPKN4llvm9MCAsmInfoELb0EEC1IRS3_EEOT_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #16]
  14:	bl	0 <_ZNSt10_Head_baseILm0EPKN4llvm9MCAsmInfoELb0EEC1IRS3_EEOT_>
  18:	ldr	x1, [x0]
  1c:	ldr	x0, [sp, #24]
  20:	str	x1, [x0]
  24:	nop
  28:	ldp	x29, x30, [sp], #32
  2c:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm0EJPKN4llvm9MCAsmInfoESt14default_deleteIS2_EEE7_M_headERS6_:

0000000000000000 <_ZNSt11_Tuple_implILm0EJPKN4llvm9MCAsmInfoESt14default_deleteIS2_EEE7_M_headERS6_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt11_Tuple_implILm0EJPKN4llvm9MCAsmInfoESt14default_deleteIS2_EEE7_M_headERS6_>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZSt12__get_helperILm1ESt14default_deleteIKN4llvm14MCRegisterInfoEEJEERT0_RSt11_Tuple_implIXT_EJS5_DpT1_EE:

0000000000000000 <_ZSt12__get_helperILm1ESt14default_deleteIKN4llvm14MCRegisterInfoEEJEERT0_RSt11_Tuple_implIXT_EJS5_DpT1_EE>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZSt12__get_helperILm1ESt14default_deleteIKN4llvm14MCRegisterInfoEEJEERT0_RSt11_Tuple_implIXT_EJS5_DpT1_EE>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm1EJSt14default_deleteIKN4llvm14MCRegisterInfoEEEEC2IS4_EEOT_:

0000000000000000 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIKN4llvm14MCRegisterInfoEEEEC1IS4_EEOT_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #16]
  14:	bl	0 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIKN4llvm14MCRegisterInfoEEEEC1IS4_EEOT_>
  18:	mov	x1, x0
  1c:	ldr	x0, [sp, #24]
  20:	bl	0 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIKN4llvm14MCRegisterInfoEEEEC1IS4_EEOT_>
  24:	nop
  28:	ldp	x29, x30, [sp], #32
  2c:	ret

Disassembly of section .text._ZNSt10_Head_baseILm0EPKN4llvm14MCRegisterInfoELb0EEC2IRS3_EEOT_:

0000000000000000 <_ZNSt10_Head_baseILm0EPKN4llvm14MCRegisterInfoELb0EEC1IRS3_EEOT_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #16]
  14:	bl	0 <_ZNSt10_Head_baseILm0EPKN4llvm14MCRegisterInfoELb0EEC1IRS3_EEOT_>
  18:	ldr	x1, [x0]
  1c:	ldr	x0, [sp, #24]
  20:	str	x1, [x0]
  24:	nop
  28:	ldp	x29, x30, [sp], #32
  2c:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm0EJPKN4llvm14MCRegisterInfoESt14default_deleteIS2_EEE7_M_headERS6_:

0000000000000000 <_ZNSt11_Tuple_implILm0EJPKN4llvm14MCRegisterInfoESt14default_deleteIS2_EEE7_M_headERS6_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt11_Tuple_implILm0EJPKN4llvm14MCRegisterInfoESt14default_deleteIS2_EEE7_M_headERS6_>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_8DenseMapINS_10MCRegisterEiNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_iEEEES2_iS4_S7_E10getBucketsEv:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_8DenseMapINS_10MCRegisterEiNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_iEEEES2_iS4_S7_E10getBucketsEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapINS_10MCRegisterEiNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_iEEEES2_iS4_S7_E10getBucketsEv>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_8DenseMapINS_10MCRegisterEiNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_iEEEES2_iS4_S7_E13getBucketsEndEv:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_8DenseMapINS_10MCRegisterEiNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_iEEEES2_iS4_S7_E13getBucketsEndEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	ldr	x0, [sp, #40]
  14:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapINS_10MCRegisterEiNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_iEEEES2_iS4_S7_E13getBucketsEndEv>
  18:	mov	x19, x0
  1c:	ldr	x0, [sp, #40]
  20:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapINS_10MCRegisterEiNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_iEEEES2_iS4_S7_E13getBucketsEndEv>
  24:	mov	w0, w0
  28:	lsl	x0, x0, #3
  2c:	add	x0, x19, x0
  30:	ldr	x19, [sp, #16]
  34:	ldp	x29, x30, [sp], #48
  38:	ret

Disassembly of section .text._ZSt12__get_helperILm1ESt14default_deleteIKN4llvm15MCSubtargetInfoEEJEERT0_RSt11_Tuple_implIXT_EJS5_DpT1_EE:

0000000000000000 <_ZSt12__get_helperILm1ESt14default_deleteIKN4llvm15MCSubtargetInfoEEJEERT0_RSt11_Tuple_implIXT_EJS5_DpT1_EE>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZSt12__get_helperILm1ESt14default_deleteIKN4llvm15MCSubtargetInfoEEJEERT0_RSt11_Tuple_implIXT_EJS5_DpT1_EE>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm1EJSt14default_deleteIKN4llvm15MCSubtargetInfoEEEEC2IS4_EEOT_:

0000000000000000 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIKN4llvm15MCSubtargetInfoEEEEC1IS4_EEOT_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #16]
  14:	bl	0 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIKN4llvm15MCSubtargetInfoEEEEC1IS4_EEOT_>
  18:	mov	x1, x0
  1c:	ldr	x0, [sp, #24]
  20:	bl	0 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIKN4llvm15MCSubtargetInfoEEEEC1IS4_EEOT_>
  24:	nop
  28:	ldp	x29, x30, [sp], #32
  2c:	ret

Disassembly of section .text._ZNSt10_Head_baseILm0EPKN4llvm15MCSubtargetInfoELb0EEC2IRS3_EEOT_:

0000000000000000 <_ZNSt10_Head_baseILm0EPKN4llvm15MCSubtargetInfoELb0EEC1IRS3_EEOT_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #16]
  14:	bl	0 <_ZNSt10_Head_baseILm0EPKN4llvm15MCSubtargetInfoELb0EEC1IRS3_EEOT_>
  18:	ldr	x1, [x0]
  1c:	ldr	x0, [sp, #24]
  20:	str	x1, [x0]
  24:	nop
  28:	ldp	x29, x30, [sp], #32
  2c:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm0EJPKN4llvm15MCSubtargetInfoESt14default_deleteIS2_EEE7_M_headERS6_:

0000000000000000 <_ZNSt11_Tuple_implILm0EJPKN4llvm15MCSubtargetInfoESt14default_deleteIS2_EEE7_M_headERS6_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt11_Tuple_implILm0EJPKN4llvm15MCSubtargetInfoESt14default_deleteIS2_EEE7_M_headERS6_>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZSt12__get_helperILm1ESt14default_deleteIKN4llvm11MCInstrInfoEEJEERT0_RSt11_Tuple_implIXT_EJS5_DpT1_EE:

0000000000000000 <_ZSt12__get_helperILm1ESt14default_deleteIKN4llvm11MCInstrInfoEEJEERT0_RSt11_Tuple_implIXT_EJS5_DpT1_EE>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZSt12__get_helperILm1ESt14default_deleteIKN4llvm11MCInstrInfoEEJEERT0_RSt11_Tuple_implIXT_EJS5_DpT1_EE>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm1EJSt14default_deleteIKN4llvm11MCInstrInfoEEEEC2IS4_EEOT_:

0000000000000000 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIKN4llvm11MCInstrInfoEEEEC1IS4_EEOT_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #16]
  14:	bl	0 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIKN4llvm11MCInstrInfoEEEEC1IS4_EEOT_>
  18:	mov	x1, x0
  1c:	ldr	x0, [sp, #24]
  20:	bl	0 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIKN4llvm11MCInstrInfoEEEEC1IS4_EEOT_>
  24:	nop
  28:	ldp	x29, x30, [sp], #32
  2c:	ret

Disassembly of section .text._ZNSt10_Head_baseILm0EPKN4llvm11MCInstrInfoELb0EEC2IRS3_EEOT_:

0000000000000000 <_ZNSt10_Head_baseILm0EPKN4llvm11MCInstrInfoELb0EEC1IRS3_EEOT_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #16]
  14:	bl	0 <_ZNSt10_Head_baseILm0EPKN4llvm11MCInstrInfoELb0EEC1IRS3_EEOT_>
  18:	ldr	x1, [x0]
  1c:	ldr	x0, [sp, #24]
  20:	str	x1, [x0]
  24:	nop
  28:	ldp	x29, x30, [sp], #32
  2c:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm0EJPKN4llvm11MCInstrInfoESt14default_deleteIS2_EEE7_M_headERS6_:

0000000000000000 <_ZNSt11_Tuple_implILm0EJPKN4llvm11MCInstrInfoESt14default_deleteIS2_EEE7_M_headERS6_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt11_Tuple_implILm0EJPKN4llvm11MCInstrInfoESt14default_deleteIS2_EEE7_M_headERS6_>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZSt3getILm0EJPKN4llvm9MCContextESt14default_deleteIS2_EEERKNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERKSA_:

0000000000000000 <_ZSt3getILm0EJPKN4llvm9MCContextESt14default_deleteIS2_EEERKNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERKSA_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZSt3getILm0EJPKN4llvm9MCContextESt14default_deleteIS2_EEERKNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERKSA_>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZSt12__get_helperILm1ESt14default_deleteIKN4llvm9MCContextEEJEERT0_RSt11_Tuple_implIXT_EJS5_DpT1_EE:

0000000000000000 <_ZSt12__get_helperILm1ESt14default_deleteIKN4llvm9MCContextEEJEERT0_RSt11_Tuple_implIXT_EJS5_DpT1_EE>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZSt12__get_helperILm1ESt14default_deleteIKN4llvm9MCContextEEJEERT0_RSt11_Tuple_implIXT_EJS5_DpT1_EE>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm1EJSt14default_deleteIKN4llvm9MCContextEEEEC2IS4_EEOT_:

0000000000000000 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIKN4llvm9MCContextEEEEC1IS4_EEOT_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #16]
  14:	bl	0 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIKN4llvm9MCContextEEEEC1IS4_EEOT_>
  18:	mov	x1, x0
  1c:	ldr	x0, [sp, #24]
  20:	bl	0 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIKN4llvm9MCContextEEEEC1IS4_EEOT_>
  24:	nop
  28:	ldp	x29, x30, [sp], #32
  2c:	ret

Disassembly of section .text._ZNSt10_Head_baseILm0EPKN4llvm9MCContextELb0EEC2IRS3_EEOT_:

0000000000000000 <_ZNSt10_Head_baseILm0EPKN4llvm9MCContextELb0EEC1IRS3_EEOT_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #16]
  14:	bl	0 <_ZNSt10_Head_baseILm0EPKN4llvm9MCContextELb0EEC1IRS3_EEOT_>
  18:	ldr	x1, [x0]
  1c:	ldr	x0, [sp, #24]
  20:	str	x1, [x0]
  24:	nop
  28:	ldp	x29, x30, [sp], #32
  2c:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm0EJPKN4llvm9MCContextESt14default_deleteIS2_EEE7_M_headERS6_:

0000000000000000 <_ZNSt11_Tuple_implILm0EJPKN4llvm9MCContextESt14default_deleteIS2_EEE7_M_headERS6_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt11_Tuple_implILm0EJPKN4llvm9MCContextESt14default_deleteIS2_EEE7_M_headERS6_>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZSt12__get_helperILm1ESt14default_deleteIKN4llvm14MCDisassemblerEEJEERT0_RSt11_Tuple_implIXT_EJS5_DpT1_EE:

0000000000000000 <_ZSt12__get_helperILm1ESt14default_deleteIKN4llvm14MCDisassemblerEEJEERT0_RSt11_Tuple_implIXT_EJS5_DpT1_EE>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZSt12__get_helperILm1ESt14default_deleteIKN4llvm14MCDisassemblerEEJEERT0_RSt11_Tuple_implIXT_EJS5_DpT1_EE>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm1EJSt14default_deleteIKN4llvm14MCDisassemblerEEEEC2IS4_EEOT_:

0000000000000000 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIKN4llvm14MCDisassemblerEEEEC1IS4_EEOT_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #16]
  14:	bl	0 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIKN4llvm14MCDisassemblerEEEEC1IS4_EEOT_>
  18:	mov	x1, x0
  1c:	ldr	x0, [sp, #24]
  20:	bl	0 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIKN4llvm14MCDisassemblerEEEEC1IS4_EEOT_>
  24:	nop
  28:	ldp	x29, x30, [sp], #32
  2c:	ret

Disassembly of section .text._ZNSt10_Head_baseILm0EPKN4llvm14MCDisassemblerELb0EEC2IRS3_EEOT_:

0000000000000000 <_ZNSt10_Head_baseILm0EPKN4llvm14MCDisassemblerELb0EEC1IRS3_EEOT_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #16]
  14:	bl	0 <_ZNSt10_Head_baseILm0EPKN4llvm14MCDisassemblerELb0EEC1IRS3_EEOT_>
  18:	ldr	x1, [x0]
  1c:	ldr	x0, [sp, #24]
  20:	str	x1, [x0]
  24:	nop
  28:	ldp	x29, x30, [sp], #32
  2c:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm0EJPKN4llvm14MCDisassemblerESt14default_deleteIS2_EEE7_M_headERS6_:

0000000000000000 <_ZNSt11_Tuple_implILm0EJPKN4llvm14MCDisassemblerESt14default_deleteIS2_EEE7_M_headERS6_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt11_Tuple_implILm0EJPKN4llvm14MCDisassemblerESt14default_deleteIS2_EEE7_M_headERS6_>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZSt12__get_helperILm1ESt14default_deleteIN4llvm13MCInstPrinterEEJEERT0_RSt11_Tuple_implIXT_EJS4_DpT1_EE:

0000000000000000 <_ZSt12__get_helperILm1ESt14default_deleteIN4llvm13MCInstPrinterEEJEERT0_RSt11_Tuple_implIXT_EJS4_DpT1_EE>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZSt12__get_helperILm1ESt14default_deleteIN4llvm13MCInstPrinterEEJEERT0_RSt11_Tuple_implIXT_EJS4_DpT1_EE>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm1EJSt14default_deleteIN4llvm13MCInstPrinterEEEEC2IS3_EEOT_:

0000000000000000 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIN4llvm13MCInstPrinterEEEEC1IS3_EEOT_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #16]
  14:	bl	0 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIN4llvm13MCInstPrinterEEEEC1IS3_EEOT_>
  18:	mov	x1, x0
  1c:	ldr	x0, [sp, #24]
  20:	bl	0 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIN4llvm13MCInstPrinterEEEEC1IS3_EEOT_>
  24:	nop
  28:	ldp	x29, x30, [sp], #32
  2c:	ret

Disassembly of section .text._ZNSt10_Head_baseILm0EPN4llvm13MCInstPrinterELb0EEC2IRS2_EEOT_:

0000000000000000 <_ZNSt10_Head_baseILm0EPN4llvm13MCInstPrinterELb0EEC1IRS2_EEOT_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #16]
  14:	bl	0 <_ZNSt10_Head_baseILm0EPN4llvm13MCInstPrinterELb0EEC1IRS2_EEOT_>
  18:	ldr	x1, [x0]
  1c:	ldr	x0, [sp, #24]
  20:	str	x1, [x0]
  24:	nop
  28:	ldp	x29, x30, [sp], #32
  2c:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm0EJPN4llvm13MCInstPrinterESt14default_deleteIS1_EEE7_M_headERS5_:

0000000000000000 <_ZNSt11_Tuple_implILm0EJPN4llvm13MCInstPrinterESt14default_deleteIS1_EEE7_M_headERS5_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt11_Tuple_implILm0EJPN4llvm13MCInstPrinterESt14default_deleteIS1_EEE7_M_headERS5_>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm0EJPKN4llvm14MCDisassemblerESt14default_deleteIS2_EEE7_M_headERKS6_:

0000000000000000 <_ZNSt11_Tuple_implILm0EJPKN4llvm14MCDisassemblerESt14default_deleteIS2_EEE7_M_headERKS6_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt11_Tuple_implILm0EJPKN4llvm14MCDisassemblerESt14default_deleteIS2_EEE7_M_headERKS6_>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm0EJPKN4llvm9MCAsmInfoESt14default_deleteIS2_EEE7_M_headERKS6_:

0000000000000000 <_ZNSt11_Tuple_implILm0EJPKN4llvm9MCAsmInfoESt14default_deleteIS2_EEE7_M_headERKS6_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt11_Tuple_implILm0EJPKN4llvm9MCAsmInfoESt14default_deleteIS2_EEE7_M_headERKS6_>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm0EJPKN4llvm11MCInstrInfoESt14default_deleteIS2_EEE7_M_headERKS6_:

0000000000000000 <_ZNSt11_Tuple_implILm0EJPKN4llvm11MCInstrInfoESt14default_deleteIS2_EEE7_M_headERKS6_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt11_Tuple_implILm0EJPKN4llvm11MCInstrInfoESt14default_deleteIS2_EEE7_M_headERKS6_>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm0EJPKN4llvm14MCRegisterInfoESt14default_deleteIS2_EEE7_M_headERKS6_:

0000000000000000 <_ZNSt11_Tuple_implILm0EJPKN4llvm14MCRegisterInfoESt14default_deleteIS2_EEE7_M_headERKS6_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt11_Tuple_implILm0EJPKN4llvm14MCRegisterInfoESt14default_deleteIS2_EEE7_M_headERKS6_>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm0EJPKN4llvm15MCSubtargetInfoESt14default_deleteIS2_EEE7_M_headERKS6_:

0000000000000000 <_ZNSt11_Tuple_implILm0EJPKN4llvm15MCSubtargetInfoESt14default_deleteIS2_EEE7_M_headERKS6_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt11_Tuple_implILm0EJPKN4llvm15MCSubtargetInfoESt14default_deleteIS2_EEE7_M_headERKS6_>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm0EJPN4llvm13MCInstPrinterESt14default_deleteIS1_EEE7_M_headERKS5_:

0000000000000000 <_ZNSt11_Tuple_implILm0EJPN4llvm13MCInstPrinterESt14default_deleteIS1_EEE7_M_headERKS5_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt11_Tuple_implILm0EJPN4llvm13MCInstPrinterESt14default_deleteIS1_EEE7_M_headERKS5_>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm1EJSt14default_deleteIKN4llvm14MCRegisterInfoEEEEC2Ev:

0000000000000000 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIKN4llvm14MCRegisterInfoEEEEC1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIKN4llvm14MCRegisterInfoEEEEC1Ev>
  14:	nop
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZNSt10_Head_baseILm0EPKN4llvm14MCRegisterInfoELb0EEC2Ev:

0000000000000000 <_ZNSt10_Head_baseILm0EPKN4llvm14MCRegisterInfoELb0EEC1Ev>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	str	xzr, [x0]
  10:	nop
  14:	add	sp, sp, #0x10
  18:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE10deallocateEPS6_m:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE10deallocateEPS6_m>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	ldr	x0, [sp, #32]
  18:	bl	0 <_ZdlPv>
  1c:	nop
  20:	ldp	x29, x30, [sp], #48
  24:	ret

Disassembly of section .text._ZSt11__addressofINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEPT_RS6_:

0000000000000000 <_ZSt11__addressofINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEPT_RS6_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt8_DestroyINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEvPT_:

0000000000000000 <_ZSt8_DestroyINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEvPT_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
  14:	nop
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm1EJSt14default_deleteIKN4llvm9MCAsmInfoEEEEC2Ev:

0000000000000000 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIKN4llvm9MCAsmInfoEEEEC1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIKN4llvm9MCAsmInfoEEEEC1Ev>
  14:	nop
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZNSt10_Head_baseILm0EPKN4llvm9MCAsmInfoELb0EEC2Ev:

0000000000000000 <_ZNSt10_Head_baseILm0EPKN4llvm9MCAsmInfoELb0EEC1Ev>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	str	xzr, [x0]
  10:	nop
  14:	add	sp, sp, #0x10
  18:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm1EJSt14default_deleteIKN4llvm11MCInstrInfoEEEEC2Ev:

0000000000000000 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIKN4llvm11MCInstrInfoEEEEC1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIKN4llvm11MCInstrInfoEEEEC1Ev>
  14:	nop
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZNSt10_Head_baseILm0EPKN4llvm11MCInstrInfoELb0EEC2Ev:

0000000000000000 <_ZNSt10_Head_baseILm0EPKN4llvm11MCInstrInfoELb0EEC1Ev>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	str	xzr, [x0]
  10:	nop
  14:	add	sp, sp, #0x10
  18:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm1EJSt14default_deleteIKN4llvm15MCSubtargetInfoEEEEC2Ev:

0000000000000000 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIKN4llvm15MCSubtargetInfoEEEEC1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIKN4llvm15MCSubtargetInfoEEEEC1Ev>
  14:	nop
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZNSt10_Head_baseILm0EPKN4llvm15MCSubtargetInfoELb0EEC2Ev:

0000000000000000 <_ZNSt10_Head_baseILm0EPKN4llvm15MCSubtargetInfoELb0EEC1Ev>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	str	xzr, [x0]
  10:	nop
  14:	add	sp, sp, #0x10
  18:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm1EJSt14default_deleteIN4llvm9MCContextEEEEC2Ev:

0000000000000000 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIN4llvm9MCContextEEEEC1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIN4llvm9MCContextEEEEC1Ev>
  14:	nop
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZNSt10_Head_baseILm0EPN4llvm9MCContextELb0EEC2Ev:

0000000000000000 <_ZNSt10_Head_baseILm0EPN4llvm9MCContextELb0EEC1Ev>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	str	xzr, [x0]
  10:	nop
  14:	add	sp, sp, #0x10
  18:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm0EJPN4llvm9MCContextESt14default_deleteIS1_EEE7_M_headERS5_:

0000000000000000 <_ZNSt11_Tuple_implILm0EJPN4llvm9MCContextESt14default_deleteIS1_EEE7_M_headERS5_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt11_Tuple_implILm0EJPN4llvm9MCContextESt14default_deleteIS1_EEE7_M_headERS5_>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZSt12__get_helperILm1ESt14default_deleteIN4llvm9MCContextEEJEERT0_RSt11_Tuple_implIXT_EJS4_DpT1_EE:

0000000000000000 <_ZSt12__get_helperILm1ESt14default_deleteIN4llvm9MCContextEEJEERT0_RSt11_Tuple_implIXT_EJS4_DpT1_EE>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZSt12__get_helperILm1ESt14default_deleteIN4llvm9MCContextEEJEERT0_RSt11_Tuple_implIXT_EJS4_DpT1_EE>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm1EJSt14default_deleteIN4llvm14MCDisassemblerEEEEC2Ev:

0000000000000000 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIN4llvm14MCDisassemblerEEEEC1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIN4llvm14MCDisassemblerEEEEC1Ev>
  14:	nop
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZNSt10_Head_baseILm0EPN4llvm14MCDisassemblerELb0EEC2Ev:

0000000000000000 <_ZNSt10_Head_baseILm0EPN4llvm14MCDisassemblerELb0EEC1Ev>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	str	xzr, [x0]
  10:	nop
  14:	add	sp, sp, #0x10
  18:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm0EJPN4llvm14MCDisassemblerESt14default_deleteIS1_EEE7_M_headERS5_:

0000000000000000 <_ZNSt11_Tuple_implILm0EJPN4llvm14MCDisassemblerESt14default_deleteIS1_EEE7_M_headERS5_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt11_Tuple_implILm0EJPN4llvm14MCDisassemblerESt14default_deleteIS1_EEE7_M_headERS5_>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZSt12__get_helperILm1ESt14default_deleteIN4llvm14MCDisassemblerEEJEERT0_RSt11_Tuple_implIXT_EJS4_DpT1_EE:

0000000000000000 <_ZSt12__get_helperILm1ESt14default_deleteIN4llvm14MCDisassemblerEEJEERT0_RSt11_Tuple_implIXT_EJS4_DpT1_EE>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZSt12__get_helperILm1ESt14default_deleteIN4llvm14MCDisassemblerEEJEERT0_RSt11_Tuple_implIXT_EJS4_DpT1_EE>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZSt12__get_helperILm0EPN4llvm14MCDisassemblerEJSt14default_deleteIS1_EEERKT0_RKSt11_Tuple_implIXT_EJS5_DpT1_EE:

0000000000000000 <_ZSt12__get_helperILm0EPN4llvm14MCDisassemblerEJSt14default_deleteIS1_EEERKT0_RKSt11_Tuple_implIXT_EJS5_DpT1_EE>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZSt12__get_helperILm0EPN4llvm14MCDisassemblerEJSt14default_deleteIS1_EEERKT0_RKSt11_Tuple_implIXT_EJS5_DpT1_EE>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm1EJSt14default_deleteIN4llvm16MCRelocationInfoEEEEC2Ev:

0000000000000000 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIN4llvm16MCRelocationInfoEEEEC1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIN4llvm16MCRelocationInfoEEEEC1Ev>
  14:	nop
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZNSt10_Head_baseILm0EPN4llvm16MCRelocationInfoELb0EEC2Ev:

0000000000000000 <_ZNSt10_Head_baseILm0EPN4llvm16MCRelocationInfoELb0EEC1Ev>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	str	xzr, [x0]
  10:	nop
  14:	add	sp, sp, #0x10
  18:	ret

Disassembly of section .text._ZSt12__get_helperILm0EPN4llvm16MCRelocationInfoEJSt14default_deleteIS1_EEERKT0_RKSt11_Tuple_implIXT_EJS5_DpT1_EE:

0000000000000000 <_ZSt12__get_helperILm0EPN4llvm16MCRelocationInfoEJSt14default_deleteIS1_EEERKT0_RKSt11_Tuple_implIXT_EJS5_DpT1_EE>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZSt12__get_helperILm0EPN4llvm16MCRelocationInfoEJSt14default_deleteIS1_EEERKT0_RKSt11_Tuple_implIXT_EJS5_DpT1_EE>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm0EJPN4llvm9MCContextESt14default_deleteIS1_EEE7_M_headERKS5_:

0000000000000000 <_ZNSt11_Tuple_implILm0EJPN4llvm9MCContextESt14default_deleteIS1_EEE7_M_headERKS5_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt11_Tuple_implILm0EJPN4llvm9MCContextESt14default_deleteIS1_EEE7_M_headERKS5_>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZSt3getILm0EJPN4llvm12MCSymbolizerESt14default_deleteIS1_EEERKNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERKS9_:

0000000000000000 <_ZSt3getILm0EJPN4llvm12MCSymbolizerESt14default_deleteIS1_EEERKNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERKS9_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZSt3getILm0EJPN4llvm12MCSymbolizerESt14default_deleteIS1_EEERKNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERKS9_>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm1EJSt14default_deleteIN4llvm12MCSymbolizerEEEEC2IS3_EEOT_:

0000000000000000 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIN4llvm12MCSymbolizerEEEEC1IS3_EEOT_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #16]
  14:	bl	0 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIN4llvm12MCSymbolizerEEEEC1IS3_EEOT_>
  18:	mov	x1, x0
  1c:	ldr	x0, [sp, #24]
  20:	bl	0 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIN4llvm12MCSymbolizerEEEEC1IS3_EEOT_>
  24:	nop
  28:	ldp	x29, x30, [sp], #32
  2c:	ret

Disassembly of section .text._ZNSt10_Head_baseILm0EPN4llvm12MCSymbolizerELb0EEC2IRS2_EEOT_:

0000000000000000 <_ZNSt10_Head_baseILm0EPN4llvm12MCSymbolizerELb0EEC1IRS2_EEOT_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #16]
  14:	bl	0 <_ZNSt10_Head_baseILm0EPN4llvm12MCSymbolizerELb0EEC1IRS2_EEOT_>
  18:	ldr	x1, [x0]
  1c:	ldr	x0, [sp, #24]
  20:	str	x1, [x0]
  24:	nop
  28:	ldp	x29, x30, [sp], #32
  2c:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm1EJSt14default_deleteIN4llvm13MCInstPrinterEEEEC2Ev:

0000000000000000 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIN4llvm13MCInstPrinterEEEEC1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIN4llvm13MCInstPrinterEEEEC1Ev>
  14:	nop
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZNSt10_Head_baseILm0EPN4llvm13MCInstPrinterELb0EEC2Ev:

0000000000000000 <_ZNSt10_Head_baseILm0EPN4llvm13MCInstPrinterELb0EEC1Ev>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	str	xzr, [x0]
  10:	nop
  14:	add	sp, sp, #0x10
  18:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm1EJSt14default_deleteIKN4llvm9MCContextEEEEC2IS0_IS2_EEEOT_:

0000000000000000 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIKN4llvm9MCContextEEEEC1IS0_IS2_EEEOT_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #16]
  14:	bl	0 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIKN4llvm9MCContextEEEEC1IS0_IS2_EEEOT_>
  18:	mov	x1, x0
  1c:	ldr	x0, [sp, #24]
  20:	bl	0 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIKN4llvm9MCContextEEEEC1IS0_IS2_EEEOT_>
  24:	nop
  28:	ldp	x29, x30, [sp], #32
  2c:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm1EJSt14default_deleteIKN4llvm14MCDisassemblerEEEEC2IS0_IS2_EEEOT_:

0000000000000000 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIKN4llvm14MCDisassemblerEEEEC1IS0_IS2_EEEOT_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #16]
  14:	bl	0 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIKN4llvm14MCDisassemblerEEEEC1IS0_IS2_EEEOT_>
  18:	mov	x1, x0
  1c:	ldr	x0, [sp, #24]
  20:	bl	0 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIKN4llvm14MCDisassemblerEEEEC1IS0_IS2_EEEOT_>
  24:	nop
  28:	ldp	x29, x30, [sp], #32
  2c:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm1EJSt14default_deleteIN4llvm16MCRelocationInfoEEEE7_M_headERS4_:

0000000000000000 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIN4llvm16MCRelocationInfoEEEE7_M_headERS4_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIN4llvm16MCRelocationInfoEEEE7_M_headERS4_>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZNSt10_Head_baseILm0EPN4llvm16MCRelocationInfoELb0EE7_M_headERS3_:

0000000000000000 <_ZNSt10_Head_baseILm0EPN4llvm16MCRelocationInfoELb0EE7_M_headERS3_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt10_Head_baseILm0EPN4llvm12MCSymbolizerELb0EE7_M_headERS3_:

0000000000000000 <_ZNSt10_Head_baseILm0EPN4llvm12MCSymbolizerELb0EE7_M_headERS3_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm1EJSt14default_deleteIN4llvm12MCSymbolizerEEEE7_M_headERS4_:

0000000000000000 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIN4llvm12MCSymbolizerEEEE7_M_headERS4_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIN4llvm12MCSymbolizerEEEE7_M_headERS4_>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZNK4llvm8DenseMapINS_10MCRegisterEiNS_12DenseMapInfoIS1_EENS_6detail12DenseMapPairIS1_iEEE10getBucketsEv:

0000000000000000 <_ZNK4llvm8DenseMapINS_10MCRegisterEiNS_12DenseMapInfoIS1_EENS_6detail12DenseMapPairIS1_iEEE10getBucketsEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0, #8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm8DenseMapINS_10MCRegisterEiNS_12DenseMapInfoIS1_EENS_6detail12DenseMapPairIS1_iEEE13getNumBucketsEv:

0000000000000000 <_ZNK4llvm8DenseMapINS_10MCRegisterEiNS_12DenseMapInfoIS1_EENS_6detail12DenseMapPairIS1_iEEE13getNumBucketsEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	w0, [x0, #24]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm1EJSt14default_deleteIKN4llvm9MCAsmInfoEEEE7_M_headERS5_:

0000000000000000 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIKN4llvm9MCAsmInfoEEEE7_M_headERS5_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIKN4llvm9MCAsmInfoEEEE7_M_headERS5_>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZNSt10_Head_baseILm1ESt14default_deleteIKN4llvm9MCAsmInfoEELb1EEC2IS4_EEOT_:

0000000000000000 <_ZNSt10_Head_baseILm1ESt14default_deleteIKN4llvm9MCAsmInfoEELb1EEC1IS4_EEOT_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #16]
  14:	bl	0 <_ZNSt10_Head_baseILm1ESt14default_deleteIKN4llvm9MCAsmInfoEELb1EEC1IS4_EEOT_>
  18:	nop
  1c:	ldp	x29, x30, [sp], #32
  20:	ret

Disassembly of section .text._ZNSt10_Head_baseILm0EPKN4llvm9MCAsmInfoELb0EE7_M_headERS4_:

0000000000000000 <_ZNSt10_Head_baseILm0EPKN4llvm9MCAsmInfoELb0EE7_M_headERS4_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm1EJSt14default_deleteIKN4llvm14MCRegisterInfoEEEE7_M_headERS5_:

0000000000000000 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIKN4llvm14MCRegisterInfoEEEE7_M_headERS5_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIKN4llvm14MCRegisterInfoEEEE7_M_headERS5_>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZNSt10_Head_baseILm1ESt14default_deleteIKN4llvm14MCRegisterInfoEELb1EEC2IS4_EEOT_:

0000000000000000 <_ZNSt10_Head_baseILm1ESt14default_deleteIKN4llvm14MCRegisterInfoEELb1EEC1IS4_EEOT_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #16]
  14:	bl	0 <_ZNSt10_Head_baseILm1ESt14default_deleteIKN4llvm14MCRegisterInfoEELb1EEC1IS4_EEOT_>
  18:	nop
  1c:	ldp	x29, x30, [sp], #32
  20:	ret

Disassembly of section .text._ZNSt10_Head_baseILm0EPKN4llvm14MCRegisterInfoELb0EE7_M_headERS4_:

0000000000000000 <_ZNSt10_Head_baseILm0EPKN4llvm14MCRegisterInfoELb0EE7_M_headERS4_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm1EJSt14default_deleteIKN4llvm15MCSubtargetInfoEEEE7_M_headERS5_:

0000000000000000 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIKN4llvm15MCSubtargetInfoEEEE7_M_headERS5_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIKN4llvm15MCSubtargetInfoEEEE7_M_headERS5_>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZNSt10_Head_baseILm1ESt14default_deleteIKN4llvm15MCSubtargetInfoEELb1EEC2IS4_EEOT_:

0000000000000000 <_ZNSt10_Head_baseILm1ESt14default_deleteIKN4llvm15MCSubtargetInfoEELb1EEC1IS4_EEOT_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #16]
  14:	bl	0 <_ZNSt10_Head_baseILm1ESt14default_deleteIKN4llvm15MCSubtargetInfoEELb1EEC1IS4_EEOT_>
  18:	nop
  1c:	ldp	x29, x30, [sp], #32
  20:	ret

Disassembly of section .text._ZNSt10_Head_baseILm0EPKN4llvm15MCSubtargetInfoELb0EE7_M_headERS4_:

0000000000000000 <_ZNSt10_Head_baseILm0EPKN4llvm15MCSubtargetInfoELb0EE7_M_headERS4_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm1EJSt14default_deleteIKN4llvm11MCInstrInfoEEEE7_M_headERS5_:

0000000000000000 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIKN4llvm11MCInstrInfoEEEE7_M_headERS5_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIKN4llvm11MCInstrInfoEEEE7_M_headERS5_>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZNSt10_Head_baseILm1ESt14default_deleteIKN4llvm11MCInstrInfoEELb1EEC2IS4_EEOT_:

0000000000000000 <_ZNSt10_Head_baseILm1ESt14default_deleteIKN4llvm11MCInstrInfoEELb1EEC1IS4_EEOT_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #16]
  14:	bl	0 <_ZNSt10_Head_baseILm1ESt14default_deleteIKN4llvm11MCInstrInfoEELb1EEC1IS4_EEOT_>
  18:	nop
  1c:	ldp	x29, x30, [sp], #32
  20:	ret

Disassembly of section .text._ZNSt10_Head_baseILm0EPKN4llvm11MCInstrInfoELb0EE7_M_headERS4_:

0000000000000000 <_ZNSt10_Head_baseILm0EPKN4llvm11MCInstrInfoELb0EE7_M_headERS4_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt12__get_helperILm0EPKN4llvm9MCContextEJSt14default_deleteIS2_EEERKT0_RKSt11_Tuple_implIXT_EJS6_DpT1_EE:

0000000000000000 <_ZSt12__get_helperILm0EPKN4llvm9MCContextEJSt14default_deleteIS2_EEERKT0_RKSt11_Tuple_implIXT_EJS6_DpT1_EE>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZSt12__get_helperILm0EPKN4llvm9MCContextEJSt14default_deleteIS2_EEERKT0_RKSt11_Tuple_implIXT_EJS6_DpT1_EE>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm1EJSt14default_deleteIKN4llvm9MCContextEEEE7_M_headERS5_:

0000000000000000 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIKN4llvm9MCContextEEEE7_M_headERS5_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIKN4llvm9MCContextEEEE7_M_headERS5_>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZNSt10_Head_baseILm1ESt14default_deleteIKN4llvm9MCContextEELb1EEC2IS4_EEOT_:

0000000000000000 <_ZNSt10_Head_baseILm1ESt14default_deleteIKN4llvm9MCContextEELb1EEC1IS4_EEOT_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #16]
  14:	bl	0 <_ZNSt10_Head_baseILm1ESt14default_deleteIKN4llvm9MCContextEELb1EEC1IS4_EEOT_>
  18:	nop
  1c:	ldp	x29, x30, [sp], #32
  20:	ret

Disassembly of section .text._ZNSt10_Head_baseILm0EPKN4llvm9MCContextELb0EE7_M_headERS4_:

0000000000000000 <_ZNSt10_Head_baseILm0EPKN4llvm9MCContextELb0EE7_M_headERS4_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm1EJSt14default_deleteIKN4llvm14MCDisassemblerEEEE7_M_headERS5_:

0000000000000000 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIKN4llvm14MCDisassemblerEEEE7_M_headERS5_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIKN4llvm14MCDisassemblerEEEE7_M_headERS5_>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZNSt10_Head_baseILm1ESt14default_deleteIKN4llvm14MCDisassemblerEELb1EEC2IS4_EEOT_:

0000000000000000 <_ZNSt10_Head_baseILm1ESt14default_deleteIKN4llvm14MCDisassemblerEELb1EEC1IS4_EEOT_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #16]
  14:	bl	0 <_ZNSt10_Head_baseILm1ESt14default_deleteIKN4llvm14MCDisassemblerEELb1EEC1IS4_EEOT_>
  18:	nop
  1c:	ldp	x29, x30, [sp], #32
  20:	ret

Disassembly of section .text._ZNSt10_Head_baseILm0EPKN4llvm14MCDisassemblerELb0EE7_M_headERS4_:

0000000000000000 <_ZNSt10_Head_baseILm0EPKN4llvm14MCDisassemblerELb0EE7_M_headERS4_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm1EJSt14default_deleteIN4llvm13MCInstPrinterEEEE7_M_headERS4_:

0000000000000000 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIN4llvm13MCInstPrinterEEEE7_M_headERS4_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIN4llvm13MCInstPrinterEEEE7_M_headERS4_>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZNSt10_Head_baseILm1ESt14default_deleteIN4llvm13MCInstPrinterEELb1EEC2IS3_EEOT_:

0000000000000000 <_ZNSt10_Head_baseILm1ESt14default_deleteIN4llvm13MCInstPrinterEELb1EEC1IS3_EEOT_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #16]
  14:	bl	0 <_ZNSt10_Head_baseILm1ESt14default_deleteIN4llvm13MCInstPrinterEELb1EEC1IS3_EEOT_>
  18:	nop
  1c:	ldp	x29, x30, [sp], #32
  20:	ret

Disassembly of section .text._ZNSt10_Head_baseILm0EPN4llvm13MCInstPrinterELb0EE7_M_headERS3_:

0000000000000000 <_ZNSt10_Head_baseILm0EPN4llvm13MCInstPrinterELb0EE7_M_headERS3_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt10_Head_baseILm0EPKN4llvm14MCDisassemblerELb0EE7_M_headERKS4_:

0000000000000000 <_ZNSt10_Head_baseILm0EPKN4llvm14MCDisassemblerELb0EE7_M_headERKS4_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt10_Head_baseILm0EPKN4llvm9MCAsmInfoELb0EE7_M_headERKS4_:

0000000000000000 <_ZNSt10_Head_baseILm0EPKN4llvm9MCAsmInfoELb0EE7_M_headERKS4_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt10_Head_baseILm0EPKN4llvm11MCInstrInfoELb0EE7_M_headERKS4_:

0000000000000000 <_ZNSt10_Head_baseILm0EPKN4llvm11MCInstrInfoELb0EE7_M_headERKS4_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt10_Head_baseILm0EPKN4llvm14MCRegisterInfoELb0EE7_M_headERKS4_:

0000000000000000 <_ZNSt10_Head_baseILm0EPKN4llvm14MCRegisterInfoELb0EE7_M_headERKS4_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt10_Head_baseILm0EPKN4llvm15MCSubtargetInfoELb0EE7_M_headERKS4_:

0000000000000000 <_ZNSt10_Head_baseILm0EPKN4llvm15MCSubtargetInfoELb0EE7_M_headERKS4_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt10_Head_baseILm0EPN4llvm13MCInstPrinterELb0EE7_M_headERKS3_:

0000000000000000 <_ZNSt10_Head_baseILm0EPN4llvm13MCInstPrinterELb0EE7_M_headERKS3_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt10_Head_baseILm1ESt14default_deleteIKN4llvm14MCRegisterInfoEELb1EEC2Ev:

0000000000000000 <_ZNSt10_Head_baseILm1ESt14default_deleteIKN4llvm14MCRegisterInfoEELb1EEC1Ev>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	nop
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt10_Head_baseILm1ESt14default_deleteIKN4llvm9MCAsmInfoEELb1EEC2Ev:

0000000000000000 <_ZNSt10_Head_baseILm1ESt14default_deleteIKN4llvm9MCAsmInfoEELb1EEC1Ev>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	nop
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt10_Head_baseILm1ESt14default_deleteIKN4llvm11MCInstrInfoEELb1EEC2Ev:

0000000000000000 <_ZNSt10_Head_baseILm1ESt14default_deleteIKN4llvm11MCInstrInfoEELb1EEC1Ev>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	nop
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt10_Head_baseILm1ESt14default_deleteIKN4llvm15MCSubtargetInfoEELb1EEC2Ev:

0000000000000000 <_ZNSt10_Head_baseILm1ESt14default_deleteIKN4llvm15MCSubtargetInfoEELb1EEC1Ev>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	nop
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt10_Head_baseILm1ESt14default_deleteIN4llvm9MCContextEELb1EEC2Ev:

0000000000000000 <_ZNSt10_Head_baseILm1ESt14default_deleteIN4llvm9MCContextEELb1EEC1Ev>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	nop
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt10_Head_baseILm0EPN4llvm9MCContextELb0EE7_M_headERS3_:

0000000000000000 <_ZNSt10_Head_baseILm0EPN4llvm9MCContextELb0EE7_M_headERS3_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm1EJSt14default_deleteIN4llvm9MCContextEEEE7_M_headERS4_:

0000000000000000 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIN4llvm9MCContextEEEE7_M_headERS4_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIN4llvm9MCContextEEEE7_M_headERS4_>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZNSt10_Head_baseILm1ESt14default_deleteIN4llvm14MCDisassemblerEELb1EEC2Ev:

0000000000000000 <_ZNSt10_Head_baseILm1ESt14default_deleteIN4llvm14MCDisassemblerEELb1EEC1Ev>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	nop
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt10_Head_baseILm0EPN4llvm14MCDisassemblerELb0EE7_M_headERS3_:

0000000000000000 <_ZNSt10_Head_baseILm0EPN4llvm14MCDisassemblerELb0EE7_M_headERS3_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm1EJSt14default_deleteIN4llvm14MCDisassemblerEEEE7_M_headERS4_:

0000000000000000 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIN4llvm14MCDisassemblerEEEE7_M_headERS4_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIN4llvm14MCDisassemblerEEEE7_M_headERS4_>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm0EJPN4llvm14MCDisassemblerESt14default_deleteIS1_EEE7_M_headERKS5_:

0000000000000000 <_ZNSt11_Tuple_implILm0EJPN4llvm14MCDisassemblerESt14default_deleteIS1_EEE7_M_headERKS5_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt11_Tuple_implILm0EJPN4llvm14MCDisassemblerESt14default_deleteIS1_EEE7_M_headERKS5_>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZNSt10_Head_baseILm1ESt14default_deleteIN4llvm16MCRelocationInfoEELb1EEC2Ev:

0000000000000000 <_ZNSt10_Head_baseILm1ESt14default_deleteIN4llvm16MCRelocationInfoEELb1EEC1Ev>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	nop
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm0EJPN4llvm16MCRelocationInfoESt14default_deleteIS1_EEE7_M_headERKS5_:

0000000000000000 <_ZNSt11_Tuple_implILm0EJPN4llvm16MCRelocationInfoESt14default_deleteIS1_EEE7_M_headERKS5_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt11_Tuple_implILm0EJPN4llvm16MCRelocationInfoESt14default_deleteIS1_EEE7_M_headERKS5_>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZNSt10_Head_baseILm0EPN4llvm9MCContextELb0EE7_M_headERKS3_:

0000000000000000 <_ZNSt10_Head_baseILm0EPN4llvm9MCContextELb0EE7_M_headERKS3_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt12__get_helperILm0EPN4llvm12MCSymbolizerEJSt14default_deleteIS1_EEERKT0_RKSt11_Tuple_implIXT_EJS5_DpT1_EE:

0000000000000000 <_ZSt12__get_helperILm0EPN4llvm12MCSymbolizerEJSt14default_deleteIS1_EEERKT0_RKSt11_Tuple_implIXT_EJS5_DpT1_EE>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZSt12__get_helperILm0EPN4llvm12MCSymbolizerEJSt14default_deleteIS1_EEERKT0_RKSt11_Tuple_implIXT_EJS5_DpT1_EE>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZNSt10_Head_baseILm1ESt14default_deleteIN4llvm12MCSymbolizerEELb1EEC2IS3_EEOT_:

0000000000000000 <_ZNSt10_Head_baseILm1ESt14default_deleteIN4llvm12MCSymbolizerEELb1EEC1IS3_EEOT_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #16]
  14:	bl	0 <_ZNSt10_Head_baseILm1ESt14default_deleteIN4llvm12MCSymbolizerEELb1EEC1IS3_EEOT_>
  18:	nop
  1c:	ldp	x29, x30, [sp], #32
  20:	ret

Disassembly of section .text._ZNSt10_Head_baseILm1ESt14default_deleteIN4llvm13MCInstPrinterEELb1EEC2Ev:

0000000000000000 <_ZNSt10_Head_baseILm1ESt14default_deleteIN4llvm13MCInstPrinterEELb1EEC1Ev>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	nop
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt10_Head_baseILm1ESt14default_deleteIKN4llvm9MCContextEELb1EEC2IS0_IS2_EEEOT_:

0000000000000000 <_ZNSt10_Head_baseILm1ESt14default_deleteIKN4llvm9MCContextEELb1EEC1IS0_IS2_EEEOT_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #16]
  14:	bl	0 <_ZNSt10_Head_baseILm1ESt14default_deleteIKN4llvm9MCContextEELb1EEC1IS0_IS2_EEEOT_>
  18:	mov	x1, x0
  1c:	ldr	x0, [sp, #24]
  20:	bl	0 <_ZNSt10_Head_baseILm1ESt14default_deleteIKN4llvm9MCContextEELb1EEC1IS0_IS2_EEEOT_>
  24:	nop
  28:	ldp	x29, x30, [sp], #32
  2c:	ret

Disassembly of section .text._ZNSt10_Head_baseILm1ESt14default_deleteIKN4llvm14MCDisassemblerEELb1EEC2IS0_IS2_EEEOT_:

0000000000000000 <_ZNSt10_Head_baseILm1ESt14default_deleteIKN4llvm14MCDisassemblerEELb1EEC1IS0_IS2_EEEOT_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #16]
  14:	bl	0 <_ZNSt10_Head_baseILm1ESt14default_deleteIKN4llvm14MCDisassemblerEELb1EEC1IS0_IS2_EEEOT_>
  18:	mov	x1, x0
  1c:	ldr	x0, [sp, #24]
  20:	bl	0 <_ZNSt10_Head_baseILm1ESt14default_deleteIKN4llvm14MCDisassemblerEELb1EEC1IS0_IS2_EEEOT_>
  24:	nop
  28:	ldp	x29, x30, [sp], #32
  2c:	ret

Disassembly of section .text._ZNSt10_Head_baseILm1ESt14default_deleteIN4llvm16MCRelocationInfoEELb1EE7_M_headERS4_:

0000000000000000 <_ZNSt10_Head_baseILm1ESt14default_deleteIN4llvm16MCRelocationInfoEELb1EE7_M_headERS4_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt10_Head_baseILm1ESt14default_deleteIN4llvm12MCSymbolizerEELb1EE7_M_headERS4_:

0000000000000000 <_ZNSt10_Head_baseILm1ESt14default_deleteIN4llvm12MCSymbolizerEELb1EE7_M_headERS4_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt10_Head_baseILm1ESt14default_deleteIKN4llvm9MCAsmInfoEELb1EE7_M_headERS5_:

0000000000000000 <_ZNSt10_Head_baseILm1ESt14default_deleteIKN4llvm9MCAsmInfoEELb1EE7_M_headERS5_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt10_Head_baseILm1ESt14default_deleteIKN4llvm14MCRegisterInfoEELb1EE7_M_headERS5_:

0000000000000000 <_ZNSt10_Head_baseILm1ESt14default_deleteIKN4llvm14MCRegisterInfoEELb1EE7_M_headERS5_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt10_Head_baseILm1ESt14default_deleteIKN4llvm15MCSubtargetInfoEELb1EE7_M_headERS5_:

0000000000000000 <_ZNSt10_Head_baseILm1ESt14default_deleteIKN4llvm15MCSubtargetInfoEELb1EE7_M_headERS5_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt10_Head_baseILm1ESt14default_deleteIKN4llvm11MCInstrInfoEELb1EE7_M_headERS5_:

0000000000000000 <_ZNSt10_Head_baseILm1ESt14default_deleteIKN4llvm11MCInstrInfoEELb1EE7_M_headERS5_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm0EJPKN4llvm9MCContextESt14default_deleteIS2_EEE7_M_headERKS6_:

0000000000000000 <_ZNSt11_Tuple_implILm0EJPKN4llvm9MCContextESt14default_deleteIS2_EEE7_M_headERKS6_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt11_Tuple_implILm0EJPKN4llvm9MCContextESt14default_deleteIS2_EEE7_M_headERKS6_>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZNSt10_Head_baseILm1ESt14default_deleteIKN4llvm9MCContextEELb1EE7_M_headERS5_:

0000000000000000 <_ZNSt10_Head_baseILm1ESt14default_deleteIKN4llvm9MCContextEELb1EE7_M_headERS5_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt10_Head_baseILm1ESt14default_deleteIKN4llvm14MCDisassemblerEELb1EE7_M_headERS5_:

0000000000000000 <_ZNSt10_Head_baseILm1ESt14default_deleteIKN4llvm14MCDisassemblerEELb1EE7_M_headERS5_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt10_Head_baseILm1ESt14default_deleteIN4llvm13MCInstPrinterEELb1EE7_M_headERS4_:

0000000000000000 <_ZNSt10_Head_baseILm1ESt14default_deleteIN4llvm13MCInstPrinterEELb1EE7_M_headERS4_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt10_Head_baseILm1ESt14default_deleteIN4llvm9MCContextEELb1EE7_M_headERS4_:

0000000000000000 <_ZNSt10_Head_baseILm1ESt14default_deleteIN4llvm9MCContextEELb1EE7_M_headERS4_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt10_Head_baseILm1ESt14default_deleteIN4llvm14MCDisassemblerEELb1EE7_M_headERS4_:

0000000000000000 <_ZNSt10_Head_baseILm1ESt14default_deleteIN4llvm14MCDisassemblerEELb1EE7_M_headERS4_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt10_Head_baseILm0EPN4llvm14MCDisassemblerELb0EE7_M_headERKS3_:

0000000000000000 <_ZNSt10_Head_baseILm0EPN4llvm14MCDisassemblerELb0EE7_M_headERKS3_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt10_Head_baseILm0EPN4llvm16MCRelocationInfoELb0EE7_M_headERKS3_:

0000000000000000 <_ZNSt10_Head_baseILm0EPN4llvm16MCRelocationInfoELb0EE7_M_headERKS3_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm0EJPN4llvm12MCSymbolizerESt14default_deleteIS1_EEE7_M_headERKS5_:

0000000000000000 <_ZNSt11_Tuple_implILm0EJPN4llvm12MCSymbolizerESt14default_deleteIS1_EEE7_M_headERKS5_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt11_Tuple_implILm0EJPN4llvm12MCSymbolizerESt14default_deleteIS1_EEE7_M_headERKS5_>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZNSt14default_deleteIKN4llvm9MCContextEEC2IS1_vEERKS_IT_E:

0000000000000000 <_ZNSt14default_deleteIKN4llvm9MCContextEEC1IS1_vEERKS_IT_E>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	nop
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNSt14default_deleteIKN4llvm14MCDisassemblerEEC2IS1_vEERKS_IT_E:

0000000000000000 <_ZNSt14default_deleteIKN4llvm14MCDisassemblerEEC1IS1_vEERKS_IT_E>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	nop
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNSt10_Head_baseILm0EPKN4llvm9MCContextELb0EE7_M_headERKS4_:

0000000000000000 <_ZNSt10_Head_baseILm0EPKN4llvm9MCContextELb0EE7_M_headERKS4_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt10_Head_baseILm0EPN4llvm12MCSymbolizerELb0EE7_M_headERKS3_:

0000000000000000 <_ZNSt10_Head_baseILm0EPN4llvm12MCSymbolizerELb0EE7_M_headERKS3_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

MCDisassembler.cpp.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <_ZN4llvm14MCDisassemblerD1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	adrp	x0, 0 <_ZN4llvm14MCDisassemblerD1Ev>
  10:	ldr	x0, [x0]
  14:	add	x1, x0, #0x10
  18:	ldr	x0, [sp, #24]
  1c:	str	x1, [x0]
  20:	ldr	x0, [sp, #24]
  24:	add	x0, x0, #0x18
  28:	bl	0 <_ZN4llvm14MCDisassemblerD1Ev>
  2c:	nop
  30:	ldp	x29, x30, [sp], #32
  34:	ret

0000000000000038 <_ZN4llvm14MCDisassemblerD0Ev>:
  38:	stp	x29, x30, [sp, #-32]!
  3c:	mov	x29, sp
  40:	str	x0, [sp, #24]
  44:	ldr	x0, [sp, #24]
  48:	bl	0 <_ZN4llvm14MCDisassemblerD1Ev>
  4c:	mov	x1, #0x28                  	// #40
  50:	ldr	x0, [sp, #24]
  54:	bl	0 <_ZdlPvm>
  58:	ldp	x29, x30, [sp], #32
  5c:	ret

0000000000000060 <_ZNK4llvm14MCDisassembler13onSymbolStartENS_9StringRefERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>:
  60:	sub	sp, sp, #0x40
  64:	str	x0, [sp, #56]
  68:	stp	x1, x2, [sp, #40]
  6c:	str	x3, [sp, #32]
  70:	stp	x4, x5, [sp, #16]
  74:	str	x6, [sp, #8]
  78:	str	x7, [sp]
  7c:	ldr	x0, [sp, #32]
  80:	str	xzr, [x0]
  84:	mov	w0, #0x3                   	// #3
  88:	add	sp, sp, #0x40
  8c:	ret

0000000000000090 <_ZNK4llvm14MCDisassembler24tryAddingSymbolicOperandERNS_6MCInstElmbmm>:
  90:	stp	x29, x30, [sp, #-80]!
  94:	mov	x29, sp
  98:	str	x0, [sp, #72]
  9c:	str	x1, [sp, #64]
  a0:	str	x2, [sp, #56]
  a4:	str	x3, [sp, #48]
  a8:	strb	w4, [sp, #47]
  ac:	str	x5, [sp, #32]
  b0:	str	x6, [sp, #24]
  b4:	ldr	x0, [sp, #72]
  b8:	add	x0, x0, #0x18
  bc:	bl	0 <_ZN4llvm14MCDisassemblerD1Ev>
  c0:	and	w0, w0, #0xff
  c4:	cmp	w0, #0x0
  c8:	b.eq	114 <_ZNK4llvm14MCDisassembler24tryAddingSymbolicOperandERNS_6MCInstElmbmm+0x84>  // b.none
  cc:	ldr	x0, [sp, #72]
  d0:	add	x0, x0, #0x18
  d4:	bl	0 <_ZN4llvm14MCDisassemblerD1Ev>
  d8:	ldr	x1, [x0]
  dc:	add	x1, x1, #0x10
  e0:	ldr	x8, [x1]
  e4:	ldr	x1, [sp, #72]
  e8:	ldr	x1, [x1, #32]
  ec:	ldr	x7, [sp, #24]
  f0:	ldr	x6, [sp, #32]
  f4:	ldrb	w5, [sp, #47]
  f8:	ldr	x4, [sp, #48]
  fc:	ldr	x3, [sp, #56]
 100:	mov	x2, x1
 104:	ldr	x1, [sp, #64]
 108:	blr	x8
 10c:	and	w0, w0, #0xff
 110:	b	118 <_ZNK4llvm14MCDisassembler24tryAddingSymbolicOperandERNS_6MCInstElmbmm+0x88>
 114:	mov	w0, #0x0                   	// #0
 118:	ldp	x29, x30, [sp], #80
 11c:	ret

0000000000000120 <_ZNK4llvm14MCDisassembler31tryAddingPcLoadReferenceCommentElm>:
 120:	stp	x29, x30, [sp, #-48]!
 124:	mov	x29, sp
 128:	str	x0, [sp, #40]
 12c:	str	x1, [sp, #32]
 130:	str	x2, [sp, #24]
 134:	ldr	x0, [sp, #40]
 138:	add	x0, x0, #0x18
 13c:	bl	0 <_ZN4llvm14MCDisassemblerD1Ev>
 140:	and	w0, w0, #0xff
 144:	cmp	w0, #0x0
 148:	b.eq	178 <_ZNK4llvm14MCDisassembler31tryAddingPcLoadReferenceCommentElm+0x58>  // b.none
 14c:	ldr	x0, [sp, #40]
 150:	add	x0, x0, #0x18
 154:	bl	0 <_ZN4llvm14MCDisassemblerD1Ev>
 158:	ldr	x1, [x0]
 15c:	add	x1, x1, #0x18
 160:	ldr	x4, [x1]
 164:	ldr	x1, [sp, #40]
 168:	ldr	x1, [x1, #32]
 16c:	ldr	x3, [sp, #24]
 170:	ldr	x2, [sp, #32]
 174:	blr	x4
 178:	nop
 17c:	ldp	x29, x30, [sp], #48
 180:	ret

0000000000000184 <_ZN4llvm14MCDisassembler13setSymbolizerESt10unique_ptrINS_12MCSymbolizerESt14default_deleteIS2_EE>:
 184:	stp	x29, x30, [sp, #-48]!
 188:	mov	x29, sp
 18c:	str	x19, [sp, #16]
 190:	str	x0, [sp, #40]
 194:	str	x1, [sp, #32]
 198:	ldr	x0, [sp, #40]
 19c:	add	x19, x0, #0x18
 1a0:	ldr	x0, [sp, #32]
 1a4:	bl	0 <_ZN4llvm14MCDisassemblerD1Ev>
 1a8:	mov	x1, x0
 1ac:	mov	x0, x19
 1b0:	bl	0 <_ZN4llvm14MCDisassemblerD1Ev>
 1b4:	nop
 1b8:	ldr	x19, [sp, #16]
 1bc:	ldp	x29, x30, [sp], #48
 1c0:	ret

Disassembly of section .text._ZNSt10unique_ptrIN4llvm12MCSymbolizerESt14default_deleteIS1_EED2Ev:

0000000000000000 <_ZNSt10unique_ptrIN4llvm12MCSymbolizerESt14default_deleteIS1_EED1Ev>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	ldr	x0, [sp, #40]
  14:	bl	0 <_ZNSt10unique_ptrIN4llvm12MCSymbolizerESt14default_deleteIS1_EED1Ev>
  18:	str	x0, [sp, #56]
  1c:	ldr	x0, [sp, #56]
  20:	ldr	x0, [x0]
  24:	cmp	x0, #0x0
  28:	b.eq	50 <_ZNSt10unique_ptrIN4llvm12MCSymbolizerESt14default_deleteIS1_EED1Ev+0x50>  // b.none
  2c:	ldr	x0, [sp, #40]
  30:	bl	0 <_ZNSt10unique_ptrIN4llvm12MCSymbolizerESt14default_deleteIS1_EED1Ev>
  34:	mov	x19, x0
  38:	ldr	x0, [sp, #56]
  3c:	bl	0 <_ZNSt10unique_ptrIN4llvm12MCSymbolizerESt14default_deleteIS1_EED1Ev>
  40:	ldr	x0, [x0]
  44:	mov	x1, x0
  48:	mov	x0, x19
  4c:	bl	0 <_ZNSt10unique_ptrIN4llvm12MCSymbolizerESt14default_deleteIS1_EED1Ev>
  50:	ldr	x0, [sp, #56]
  54:	str	xzr, [x0]
  58:	nop
  5c:	ldr	x19, [sp, #16]
  60:	ldp	x29, x30, [sp], #64
  64:	ret

Disassembly of section .text._ZNKSt10unique_ptrIN4llvm12MCSymbolizerESt14default_deleteIS1_EEcvbEv:

0000000000000000 <_ZNKSt10unique_ptrIN4llvm12MCSymbolizerESt14default_deleteIS1_EEcvbEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNKSt10unique_ptrIN4llvm12MCSymbolizerESt14default_deleteIS1_EEcvbEv>
  14:	cmp	x0, #0x0
  18:	cset	w0, ne  // ne = any
  1c:	and	w0, w0, #0xff
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZNKSt10unique_ptrIN4llvm12MCSymbolizerESt14default_deleteIS1_EEptEv:

0000000000000000 <_ZNKSt10unique_ptrIN4llvm12MCSymbolizerESt14default_deleteIS1_EEptEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNKSt10unique_ptrIN4llvm12MCSymbolizerESt14default_deleteIS1_EEptEv>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZSt4moveIRSt10unique_ptrIN4llvm12MCSymbolizerESt14default_deleteIS2_EEEONSt16remove_referenceIT_E4typeEOS8_:

0000000000000000 <_ZSt4moveIRSt10unique_ptrIN4llvm12MCSymbolizerESt14default_deleteIS2_EEEONSt16remove_referenceIT_E4typeEOS8_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt10unique_ptrIN4llvm12MCSymbolizerESt14default_deleteIS1_EEaSEOS4_:

0000000000000000 <_ZNSt10unique_ptrIN4llvm12MCSymbolizerESt14default_deleteIS1_EEaSEOS4_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #16]
  14:	bl	0 <_ZNSt10unique_ptrIN4llvm12MCSymbolizerESt14default_deleteIS1_EEaSEOS4_>
  18:	mov	x1, x0
  1c:	ldr	x0, [sp, #24]
  20:	bl	0 <_ZNSt10unique_ptrIN4llvm12MCSymbolizerESt14default_deleteIS1_EEaSEOS4_>
  24:	ldr	x0, [sp, #16]
  28:	bl	0 <_ZNSt10unique_ptrIN4llvm12MCSymbolizerESt14default_deleteIS1_EEaSEOS4_>
  2c:	bl	0 <_ZNSt10unique_ptrIN4llvm12MCSymbolizerESt14default_deleteIS1_EEaSEOS4_>
  30:	ldr	x0, [sp, #24]
  34:	bl	0 <_ZNSt10unique_ptrIN4llvm12MCSymbolizerESt14default_deleteIS1_EEaSEOS4_>
  38:	ldr	x0, [sp, #24]
  3c:	ldp	x29, x30, [sp], #32
  40:	ret

Disassembly of section .text._ZNSt15__uniq_ptr_implIN4llvm12MCSymbolizerESt14default_deleteIS1_EE6_M_ptrEv:

0000000000000000 <_ZNSt15__uniq_ptr_implIN4llvm12MCSymbolizerESt14default_deleteIS1_EE6_M_ptrEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt15__uniq_ptr_implIN4llvm12MCSymbolizerESt14default_deleteIS1_EE6_M_ptrEv>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZNSt10unique_ptrIN4llvm12MCSymbolizerESt14default_deleteIS1_EE11get_deleterEv:

0000000000000000 <_ZNSt10unique_ptrIN4llvm12MCSymbolizerESt14default_deleteIS1_EE11get_deleterEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt10unique_ptrIN4llvm12MCSymbolizerESt14default_deleteIS1_EE11get_deleterEv>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZSt4moveIRPN4llvm12MCSymbolizerEEONSt16remove_referenceIT_E4typeEOS5_:

0000000000000000 <_ZSt4moveIRPN4llvm12MCSymbolizerEEONSt16remove_referenceIT_E4typeEOS5_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNKSt14default_deleteIN4llvm12MCSymbolizerEEclEPS1_:

0000000000000000 <_ZNKSt14default_deleteIN4llvm12MCSymbolizerEEclEPS1_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #16]
  14:	cmp	x0, #0x0
  18:	b.eq	2c <_ZNKSt14default_deleteIN4llvm12MCSymbolizerEEclEPS1_+0x2c>  // b.none
  1c:	ldr	x1, [x0]
  20:	add	x1, x1, #0x8
  24:	ldr	x1, [x1]
  28:	blr	x1
  2c:	nop
  30:	ldp	x29, x30, [sp], #32
  34:	ret

Disassembly of section .text._ZNKSt10unique_ptrIN4llvm12MCSymbolizerESt14default_deleteIS1_EE3getEv:

0000000000000000 <_ZNKSt10unique_ptrIN4llvm12MCSymbolizerESt14default_deleteIS1_EE3getEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNKSt10unique_ptrIN4llvm12MCSymbolizerESt14default_deleteIS1_EE3getEv>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZNSt10unique_ptrIN4llvm12MCSymbolizerESt14default_deleteIS1_EE5resetEPS1_:

0000000000000000 <_ZNSt10unique_ptrIN4llvm12MCSymbolizerESt14default_deleteIS1_EE5resetEPS1_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	x1, [sp, #32]
  14:	ldr	x0, [sp, #40]
  18:	bl	0 <_ZNSt10unique_ptrIN4llvm12MCSymbolizerESt14default_deleteIS1_EE5resetEPS1_>
  1c:	mov	x2, x0
  20:	add	x0, sp, #0x20
  24:	mov	x1, x0
  28:	mov	x0, x2
  2c:	bl	0 <_ZNSt10unique_ptrIN4llvm12MCSymbolizerESt14default_deleteIS1_EE5resetEPS1_>
  30:	ldr	x0, [sp, #32]
  34:	cmp	x0, #0x0
  38:	b.eq	60 <_ZNSt10unique_ptrIN4llvm12MCSymbolizerESt14default_deleteIS1_EE5resetEPS1_+0x60>  // b.none
  3c:	ldr	x0, [sp, #40]
  40:	bl	0 <_ZNSt10unique_ptrIN4llvm12MCSymbolizerESt14default_deleteIS1_EE5resetEPS1_>
  44:	mov	x19, x0
  48:	add	x0, sp, #0x20
  4c:	bl	0 <_ZNSt10unique_ptrIN4llvm12MCSymbolizerESt14default_deleteIS1_EE5resetEPS1_>
  50:	ldr	x0, [x0]
  54:	mov	x1, x0
  58:	mov	x0, x19
  5c:	bl	0 <_ZNSt10unique_ptrIN4llvm12MCSymbolizerESt14default_deleteIS1_EE5resetEPS1_>
  60:	nop
  64:	ldr	x19, [sp, #16]
  68:	ldp	x29, x30, [sp], #48
  6c:	ret

Disassembly of section .text._ZNSt10unique_ptrIN4llvm12MCSymbolizerESt14default_deleteIS1_EE7releaseEv:

0000000000000000 <_ZNSt10unique_ptrIN4llvm12MCSymbolizerESt14default_deleteIS1_EE7releaseEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt10unique_ptrIN4llvm12MCSymbolizerESt14default_deleteIS1_EE7releaseEv>
  14:	str	x0, [sp, #40]
  18:	ldr	x0, [sp, #24]
  1c:	bl	0 <_ZNSt10unique_ptrIN4llvm12MCSymbolizerESt14default_deleteIS1_EE7releaseEv>
  20:	str	xzr, [x0]
  24:	ldr	x0, [sp, #40]
  28:	ldp	x29, x30, [sp], #48
  2c:	ret

Disassembly of section .text._ZSt7forwardISt14default_deleteIN4llvm12MCSymbolizerEEEOT_RNSt16remove_referenceIS4_E4typeE:

0000000000000000 <_ZSt7forwardISt14default_deleteIN4llvm12MCSymbolizerEEEOT_RNSt16remove_referenceIS4_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt3getILm0EJPN4llvm12MCSymbolizerESt14default_deleteIS1_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS9_:

0000000000000000 <_ZSt3getILm0EJPN4llvm12MCSymbolizerESt14default_deleteIS1_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS9_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZSt3getILm0EJPN4llvm12MCSymbolizerESt14default_deleteIS1_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS9_>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZNSt15__uniq_ptr_implIN4llvm12MCSymbolizerESt14default_deleteIS1_EE10_M_deleterEv:

0000000000000000 <_ZNSt15__uniq_ptr_implIN4llvm12MCSymbolizerESt14default_deleteIS1_EE10_M_deleterEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt15__uniq_ptr_implIN4llvm12MCSymbolizerESt14default_deleteIS1_EE10_M_deleterEv>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZNKSt15__uniq_ptr_implIN4llvm12MCSymbolizerESt14default_deleteIS1_EE6_M_ptrEv:

0000000000000000 <_ZNKSt15__uniq_ptr_implIN4llvm12MCSymbolizerESt14default_deleteIS1_EE6_M_ptrEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNKSt15__uniq_ptr_implIN4llvm12MCSymbolizerESt14default_deleteIS1_EE6_M_ptrEv>
  14:	ldr	x0, [x0]
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZSt4swapIPN4llvm12MCSymbolizerEENSt9enable_ifIXsrSt6__and_IJSt6__not_ISt15__is_tuple_likeIT_EESt21is_move_constructibleIS7_ESt18is_move_assignableIS7_EEE5valueEvE4typeERS7_SH_:

0000000000000000 <_ZSt4swapIPN4llvm12MCSymbolizerEENSt9enable_ifIXsrSt6__and_IJSt6__not_ISt15__is_tuple_likeIT_EESt21is_move_constructibleIS7_ESt18is_move_assignableIS7_EEE5valueEvE4typeERS7_SH_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	bl	0 <_ZSt4swapIPN4llvm12MCSymbolizerEENSt9enable_ifIXsrSt6__and_IJSt6__not_ISt15__is_tuple_likeIT_EESt21is_move_constructibleIS7_ESt18is_move_assignableIS7_EEE5valueEvE4typeERS7_SH_>
  18:	ldr	x0, [x0]
  1c:	str	x0, [sp, #40]
  20:	ldr	x0, [sp, #16]
  24:	bl	0 <_ZSt4swapIPN4llvm12MCSymbolizerEENSt9enable_ifIXsrSt6__and_IJSt6__not_ISt15__is_tuple_likeIT_EESt21is_move_constructibleIS7_ESt18is_move_assignableIS7_EEE5valueEvE4typeERS7_SH_>
  28:	ldr	x1, [x0]
  2c:	ldr	x0, [sp, #24]
  30:	str	x1, [x0]
  34:	add	x0, sp, #0x28
  38:	bl	0 <_ZSt4swapIPN4llvm12MCSymbolizerEENSt9enable_ifIXsrSt6__and_IJSt6__not_ISt15__is_tuple_likeIT_EESt21is_move_constructibleIS7_ESt18is_move_assignableIS7_EEE5valueEvE4typeERS7_SH_>
  3c:	ldr	x1, [x0]
  40:	ldr	x0, [sp, #16]
  44:	str	x1, [x0]
  48:	nop
  4c:	ldp	x29, x30, [sp], #48
  50:	ret

Disassembly of section .text._ZSt12__get_helperILm0EPN4llvm12MCSymbolizerEJSt14default_deleteIS1_EEERT0_RSt11_Tuple_implIXT_EJS5_DpT1_EE:

0000000000000000 <_ZSt12__get_helperILm0EPN4llvm12MCSymbolizerEJSt14default_deleteIS1_EEERT0_RSt11_Tuple_implIXT_EJS5_DpT1_EE>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZSt12__get_helperILm0EPN4llvm12MCSymbolizerEJSt14default_deleteIS1_EEERT0_RSt11_Tuple_implIXT_EJS5_DpT1_EE>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZSt3getILm1EJPN4llvm12MCSymbolizerESt14default_deleteIS1_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS9_:

0000000000000000 <_ZSt3getILm1EJPN4llvm12MCSymbolizerESt14default_deleteIS1_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS9_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZSt3getILm1EJPN4llvm12MCSymbolizerESt14default_deleteIS1_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS9_>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZSt3getILm0EJPN4llvm12MCSymbolizerESt14default_deleteIS1_EEERKNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERKS9_:

0000000000000000 <_ZSt3getILm0EJPN4llvm12MCSymbolizerESt14default_deleteIS1_EEERKNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERKS9_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZSt3getILm0EJPN4llvm12MCSymbolizerESt14default_deleteIS1_EEERKNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERKS9_>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm0EJPN4llvm12MCSymbolizerESt14default_deleteIS1_EEE7_M_headERS5_:

0000000000000000 <_ZNSt11_Tuple_implILm0EJPN4llvm12MCSymbolizerESt14default_deleteIS1_EEE7_M_headERS5_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt11_Tuple_implILm0EJPN4llvm12MCSymbolizerESt14default_deleteIS1_EEE7_M_headERS5_>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZSt12__get_helperILm1ESt14default_deleteIN4llvm12MCSymbolizerEEJEERT0_RSt11_Tuple_implIXT_EJS4_DpT1_EE:

0000000000000000 <_ZSt12__get_helperILm1ESt14default_deleteIN4llvm12MCSymbolizerEEJEERT0_RSt11_Tuple_implIXT_EJS4_DpT1_EE>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZSt12__get_helperILm1ESt14default_deleteIN4llvm12MCSymbolizerEEJEERT0_RSt11_Tuple_implIXT_EJS4_DpT1_EE>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZSt12__get_helperILm0EPN4llvm12MCSymbolizerEJSt14default_deleteIS1_EEERKT0_RKSt11_Tuple_implIXT_EJS5_DpT1_EE:

0000000000000000 <_ZSt12__get_helperILm0EPN4llvm12MCSymbolizerEJSt14default_deleteIS1_EEERKT0_RKSt11_Tuple_implIXT_EJS5_DpT1_EE>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZSt12__get_helperILm0EPN4llvm12MCSymbolizerEJSt14default_deleteIS1_EEERKT0_RKSt11_Tuple_implIXT_EJS5_DpT1_EE>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZNSt10_Head_baseILm0EPN4llvm12MCSymbolizerELb0EE7_M_headERS3_:

0000000000000000 <_ZNSt10_Head_baseILm0EPN4llvm12MCSymbolizerELb0EE7_M_headERS3_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm1EJSt14default_deleteIN4llvm12MCSymbolizerEEEE7_M_headERS4_:

0000000000000000 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIN4llvm12MCSymbolizerEEEE7_M_headERS4_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIN4llvm12MCSymbolizerEEEE7_M_headERS4_>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm0EJPN4llvm12MCSymbolizerESt14default_deleteIS1_EEE7_M_headERKS5_:

0000000000000000 <_ZNSt11_Tuple_implILm0EJPN4llvm12MCSymbolizerESt14default_deleteIS1_EEE7_M_headERKS5_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt11_Tuple_implILm0EJPN4llvm12MCSymbolizerESt14default_deleteIS1_EEE7_M_headERKS5_>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZNSt10_Head_baseILm1ESt14default_deleteIN4llvm12MCSymbolizerEELb1EE7_M_headERS4_:

0000000000000000 <_ZNSt10_Head_baseILm1ESt14default_deleteIN4llvm12MCSymbolizerEELb1EE7_M_headERS4_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt10_Head_baseILm0EPN4llvm12MCSymbolizerELb0EE7_M_headERKS3_:

0000000000000000 <_ZNSt10_Head_baseILm0EPN4llvm12MCSymbolizerELb0EE7_M_headERKS3_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

MCExternalSymbolizer.cpp.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <_ZN4llvm20MCExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm>:
   0:	stp	x29, x30, [sp, #-352]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #88]
  10:	str	x1, [sp, #80]
  14:	str	x2, [sp, #72]
  18:	str	x3, [sp, #64]
  1c:	str	x4, [sp, #56]
  20:	strb	w5, [sp, #55]
  24:	str	x6, [sp, #40]
  28:	str	x7, [sp, #32]
  2c:	add	x0, sp, #0x98
  30:	mov	x2, #0x40                  	// #64
  34:	mov	w1, #0x0                   	// #0
  38:	bl	0 <memset>
  3c:	ldr	x0, [sp, #64]
  40:	str	x0, [sp, #200]
  44:	ldr	x0, [sp, #88]
  48:	ldr	x0, [x0, #24]
  4c:	cmp	x0, #0x0
  50:	b.eq	88 <_ZN4llvm20MCExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm+0x88>  // b.none
  54:	ldr	x0, [sp, #88]
  58:	ldr	x6, [x0, #24]
  5c:	ldr	x0, [sp, #88]
  60:	ldr	x0, [x0, #40]
  64:	add	x1, sp, #0x98
  68:	mov	x5, x1
  6c:	mov	w4, #0x1                   	// #1
  70:	ldr	x3, [sp, #32]
  74:	ldr	x2, [sp, #40]
  78:	ldr	x1, [sp, #56]
  7c:	blr	x6
  80:	cmp	w0, #0x0
  84:	b.ne	90 <_ZN4llvm20MCExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm+0x90>  // b.any
  88:	mov	w0, #0x1                   	// #1
  8c:	b	94 <_ZN4llvm20MCExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm+0x94>
  90:	mov	w0, #0x0                   	// #0
  94:	cmp	w0, #0x0
  98:	b.eq	208 <_ZN4llvm20MCExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm+0x208>  // b.none
  9c:	add	x0, sp, #0x98
  a0:	mov	x2, #0x40                  	// #64
  a4:	mov	w1, #0x0                   	// #0
  a8:	bl	0 <memset>
  ac:	ldr	x0, [sp, #88]
  b0:	ldr	x0, [x0, #32]
  b4:	cmp	x0, #0x0
  b8:	b.eq	dc <_ZN4llvm20MCExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm+0xdc>  // b.none
  bc:	ldr	x0, [sp, #32]
  c0:	cmp	x0, #0x1
  c4:	b.ne	e4 <_ZN4llvm20MCExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm+0xe4>  // b.any
  c8:	ldrb	w0, [sp, #55]
  cc:	eor	w0, w0, #0x1
  d0:	and	w0, w0, #0xff
  d4:	cmp	w0, #0x0
  d8:	b.eq	e4 <_ZN4llvm20MCExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm+0xe4>  // b.none
  dc:	mov	w0, #0x0                   	// #0
  e0:	b	4cc <_ZN4llvm20MCExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm+0x4cc>
  e4:	ldrb	w0, [sp, #55]
  e8:	cmp	w0, #0x0
  ec:	b.eq	fc <_ZN4llvm20MCExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm+0xfc>  // b.none
  f0:	mov	x0, #0x1                   	// #1
  f4:	str	x0, [sp, #144]
  f8:	b	100 <_ZN4llvm20MCExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm+0x100>
  fc:	str	xzr, [sp, #144]
 100:	ldr	x0, [sp, #88]
 104:	ldr	x5, [x0, #32]
 108:	ldr	x0, [sp, #88]
 10c:	ldr	x0, [x0, #40]
 110:	ldr	x1, [sp, #64]
 114:	add	x3, sp, #0x88
 118:	add	x2, sp, #0x90
 11c:	mov	x4, x3
 120:	ldr	x3, [sp, #56]
 124:	blr	x5
 128:	str	x0, [sp, #304]
 12c:	ldr	x0, [sp, #304]
 130:	cmp	x0, #0x0
 134:	b.eq	168 <_ZN4llvm20MCExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm+0x168>  // b.none
 138:	ldr	x0, [sp, #304]
 13c:	str	x0, [sp, #160]
 140:	mov	x0, #0x1                   	// #1
 144:	str	x0, [sp, #152]
 148:	ldr	x0, [sp, #144]
 14c:	cmp	x0, #0x9
 150:	b.ne	17c <_ZN4llvm20MCExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm+0x17c>  // b.any
 154:	ldr	x0, [sp, #136]
 158:	mov	x1, x0
 15c:	ldr	x0, [sp, #72]
 160:	bl	0 <_ZN4llvm20MCExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm>
 164:	b	17c <_ZN4llvm20MCExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm+0x17c>
 168:	ldrb	w0, [sp, #55]
 16c:	cmp	w0, #0x0
 170:	b.eq	17c <_ZN4llvm20MCExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm+0x17c>  // b.none
 174:	ldr	x0, [sp, #64]
 178:	str	x0, [sp, #200]
 17c:	ldr	x0, [sp, #144]
 180:	cmp	x0, #0x1
 184:	b.ne	1b0 <_ZN4llvm20MCExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm+0x1b0>  // b.any
 188:	adrp	x0, 0 <_ZN4llvm20MCExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm>
 18c:	add	x1, x0, #0x0
 190:	ldr	x0, [sp, #72]
 194:	bl	0 <_ZN4llvm20MCExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm>
 198:	mov	x2, x0
 19c:	ldr	x0, [sp, #136]
 1a0:	mov	x1, x0
 1a4:	mov	x0, x2
 1a8:	bl	0 <_ZN4llvm20MCExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm>
 1ac:	b	1e0 <_ZN4llvm20MCExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm+0x1e0>
 1b0:	ldr	x0, [sp, #144]
 1b4:	cmp	x0, #0x5
 1b8:	b.ne	1e0 <_ZN4llvm20MCExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm+0x1e0>  // b.any
 1bc:	adrp	x0, 0 <_ZN4llvm20MCExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm>
 1c0:	add	x1, x0, #0x0
 1c4:	ldr	x0, [sp, #72]
 1c8:	bl	0 <_ZN4llvm20MCExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm>
 1cc:	mov	x2, x0
 1d0:	ldr	x0, [sp, #136]
 1d4:	mov	x1, x0
 1d8:	mov	x0, x2
 1dc:	bl	0 <_ZN4llvm20MCExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm>
 1e0:	ldr	x0, [sp, #304]
 1e4:	cmp	x0, #0x0
 1e8:	b.ne	208 <_ZN4llvm20MCExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm+0x208>  // b.any
 1ec:	ldrb	w0, [sp, #55]
 1f0:	eor	w0, w0, #0x1
 1f4:	and	w0, w0, #0xff
 1f8:	cmp	w0, #0x0
 1fc:	b.eq	208 <_ZN4llvm20MCExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm+0x208>  // b.none
 200:	mov	w0, #0x0                   	// #0
 204:	b	4cc <_ZN4llvm20MCExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm+0x4cc>
 208:	str	xzr, [sp, #344]
 20c:	ldr	x0, [sp, #152]
 210:	cmp	x0, #0x0
 214:	b.eq	298 <_ZN4llvm20MCExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm+0x298>  // b.none
 218:	ldr	x0, [sp, #160]
 21c:	cmp	x0, #0x0
 220:	b.eq	274 <_ZN4llvm20MCExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm+0x274>  // b.none
 224:	ldr	x1, [sp, #160]
 228:	add	x0, sp, #0x78
 22c:	bl	0 <_ZN4llvm20MCExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm>
 230:	ldr	x0, [sp, #88]
 234:	ldr	x19, [x0, #8]
 238:	add	x1, sp, #0x78
 23c:	add	x0, sp, #0xd8
 240:	bl	0 <_ZN4llvm20MCExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm>
 244:	add	x0, sp, #0xd8
 248:	mov	x1, x0
 24c:	mov	x0, x19
 250:	bl	0 <_ZN4llvm9MCContext17getOrCreateSymbolERKNS_5TwineE>
 254:	str	x0, [sp, #296]
 258:	ldr	x0, [sp, #88]
 25c:	ldr	x0, [x0, #8]
 260:	mov	x1, x0
 264:	ldr	x0, [sp, #296]
 268:	bl	0 <_ZN4llvm20MCExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm>
 26c:	str	x0, [sp, #344]
 270:	b	298 <_ZN4llvm20MCExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm+0x298>
 274:	ldr	x0, [sp, #168]
 278:	sxtw	x3, w0
 27c:	ldr	x0, [sp, #88]
 280:	ldr	x0, [x0, #8]
 284:	mov	w2, #0x0                   	// #0
 288:	mov	x1, x0
 28c:	mov	x0, x3
 290:	bl	0 <_ZN4llvm14MCConstantExpr6createElRNS_9MCContextEb>
 294:	str	x0, [sp, #344]
 298:	str	xzr, [sp, #336]
 29c:	ldr	x0, [sp, #176]
 2a0:	cmp	x0, #0x0
 2a4:	b.eq	328 <_ZN4llvm20MCExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm+0x328>  // b.none
 2a8:	ldr	x0, [sp, #184]
 2ac:	cmp	x0, #0x0
 2b0:	b.eq	304 <_ZN4llvm20MCExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm+0x304>  // b.none
 2b4:	ldr	x1, [sp, #184]
 2b8:	add	x0, sp, #0x68
 2bc:	bl	0 <_ZN4llvm20MCExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm>
 2c0:	ldr	x0, [sp, #88]
 2c4:	ldr	x19, [x0, #8]
 2c8:	add	x1, sp, #0x68
 2cc:	add	x0, sp, #0xf0
 2d0:	bl	0 <_ZN4llvm20MCExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm>
 2d4:	add	x0, sp, #0xf0
 2d8:	mov	x1, x0
 2dc:	mov	x0, x19
 2e0:	bl	0 <_ZN4llvm9MCContext17getOrCreateSymbolERKNS_5TwineE>
 2e4:	str	x0, [sp, #288]
 2e8:	ldr	x0, [sp, #88]
 2ec:	ldr	x0, [x0, #8]
 2f0:	mov	x1, x0
 2f4:	ldr	x0, [sp, #288]
 2f8:	bl	0 <_ZN4llvm20MCExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm>
 2fc:	str	x0, [sp, #336]
 300:	b	328 <_ZN4llvm20MCExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm+0x328>
 304:	ldr	x0, [sp, #192]
 308:	sxtw	x3, w0
 30c:	ldr	x0, [sp, #88]
 310:	ldr	x0, [x0, #8]
 314:	mov	w2, #0x0                   	// #0
 318:	mov	x1, x0
 31c:	mov	x0, x3
 320:	bl	0 <_ZN4llvm14MCConstantExpr6createElRNS_9MCContextEb>
 324:	str	x0, [sp, #336]
 328:	str	xzr, [sp, #328]
 32c:	ldr	x0, [sp, #200]
 330:	cmp	x0, #0x0
 334:	b.eq	35c <_ZN4llvm20MCExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm+0x35c>  // b.none
 338:	ldr	x0, [sp, #200]
 33c:	mov	x3, x0
 340:	ldr	x0, [sp, #88]
 344:	ldr	x0, [x0, #8]
 348:	mov	w2, #0x0                   	// #0
 34c:	mov	x1, x0
 350:	mov	x0, x3
 354:	bl	0 <_ZN4llvm14MCConstantExpr6createElRNS_9MCContextEb>
 358:	str	x0, [sp, #328]
 35c:	ldr	x0, [sp, #336]
 360:	cmp	x0, #0x0
 364:	b.eq	3f4 <_ZN4llvm20MCExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm+0x3f4>  // b.none
 368:	ldr	x0, [sp, #344]
 36c:	cmp	x0, #0x0
 370:	b.eq	394 <_ZN4llvm20MCExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm+0x394>  // b.none
 374:	ldr	x0, [sp, #88]
 378:	ldr	x0, [x0, #8]
 37c:	mov	x2, x0
 380:	ldr	x1, [sp, #336]
 384:	ldr	x0, [sp, #344]
 388:	bl	0 <_ZN4llvm20MCExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm>
 38c:	str	x0, [sp, #312]
 390:	b	3bc <_ZN4llvm20MCExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm+0x3bc>
 394:	ldr	x0, [sp, #88]
 398:	ldr	x19, [x0, #8]
 39c:	str	xzr, [sp, #264]
 3a0:	add	x0, sp, #0x108
 3a4:	bl	0 <_ZN4llvm20MCExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm>
 3a8:	ldr	x2, [sp, #264]
 3ac:	mov	x1, x19
 3b0:	ldr	x0, [sp, #336]
 3b4:	bl	0 <_ZN4llvm20MCExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm>
 3b8:	str	x0, [sp, #312]
 3bc:	ldr	x0, [sp, #328]
 3c0:	cmp	x0, #0x0
 3c4:	b.eq	3e8 <_ZN4llvm20MCExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm+0x3e8>  // b.none
 3c8:	ldr	x0, [sp, #88]
 3cc:	ldr	x0, [x0, #8]
 3d0:	mov	x2, x0
 3d4:	ldr	x1, [sp, #328]
 3d8:	ldr	x0, [sp, #312]
 3dc:	bl	0 <_ZN4llvm20MCExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm>
 3e0:	str	x0, [sp, #320]
 3e4:	b	46c <_ZN4llvm20MCExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm+0x46c>
 3e8:	ldr	x0, [sp, #312]
 3ec:	str	x0, [sp, #320]
 3f0:	b	46c <_ZN4llvm20MCExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm+0x46c>
 3f4:	ldr	x0, [sp, #344]
 3f8:	cmp	x0, #0x0
 3fc:	b.eq	438 <_ZN4llvm20MCExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm+0x438>  // b.none
 400:	ldr	x0, [sp, #328]
 404:	cmp	x0, #0x0
 408:	b.eq	42c <_ZN4llvm20MCExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm+0x42c>  // b.none
 40c:	ldr	x0, [sp, #88]
 410:	ldr	x0, [x0, #8]
 414:	mov	x2, x0
 418:	ldr	x1, [sp, #328]
 41c:	ldr	x0, [sp, #344]
 420:	bl	0 <_ZN4llvm20MCExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm>
 424:	str	x0, [sp, #320]
 428:	b	46c <_ZN4llvm20MCExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm+0x46c>
 42c:	ldr	x0, [sp, #344]
 430:	str	x0, [sp, #320]
 434:	b	46c <_ZN4llvm20MCExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm+0x46c>
 438:	ldr	x0, [sp, #328]
 43c:	cmp	x0, #0x0
 440:	b.eq	450 <_ZN4llvm20MCExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm+0x450>  // b.none
 444:	ldr	x0, [sp, #328]
 448:	str	x0, [sp, #320]
 44c:	b	46c <_ZN4llvm20MCExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm+0x46c>
 450:	ldr	x0, [sp, #88]
 454:	ldr	x0, [x0, #8]
 458:	mov	w2, #0x0                   	// #0
 45c:	mov	x1, x0
 460:	mov	x0, #0x0                   	// #0
 464:	bl	0 <_ZN4llvm14MCConstantExpr6createElRNS_9MCContextEb>
 468:	str	x0, [sp, #320]
 46c:	ldr	x0, [sp, #88]
 470:	add	x0, x0, #0x10
 474:	bl	0 <_ZN4llvm20MCExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm>
 478:	ldr	x1, [x0]
 47c:	add	x1, x1, #0x10
 480:	ldr	x3, [x1]
 484:	ldr	x1, [sp, #208]
 488:	mov	w2, w1
 48c:	ldr	x1, [sp, #320]
 490:	blr	x3
 494:	str	x0, [sp, #320]
 498:	ldr	x0, [sp, #320]
 49c:	cmp	x0, #0x0
 4a0:	b.ne	4ac <_ZN4llvm20MCExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm+0x4ac>  // b.any
 4a4:	mov	w0, #0x0                   	// #0
 4a8:	b	4cc <_ZN4llvm20MCExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm+0x4cc>
 4ac:	ldr	x0, [sp, #320]
 4b0:	bl	0 <_ZN4llvm20MCExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm>
 4b4:	stp	x0, x1, [sp, #272]
 4b8:	add	x0, sp, #0x110
 4bc:	mov	x1, x0
 4c0:	ldr	x0, [sp, #80]
 4c4:	bl	0 <_ZN4llvm20MCExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm>
 4c8:	mov	w0, #0x1                   	// #1
 4cc:	ldr	x19, [sp, #16]
 4d0:	ldp	x29, x30, [sp], #352
 4d4:	ret

00000000000004d8 <_ZN4llvm20MCExternalSymbolizer31tryAddingPcLoadReferenceCommentERNS_11raw_ostreamElm>:
 4d8:	stp	x29, x30, [sp, #-80]!
 4dc:	mov	x29, sp
 4e0:	str	x0, [sp, #40]
 4e4:	str	x1, [sp, #32]
 4e8:	str	x2, [sp, #24]
 4ec:	str	x3, [sp, #16]
 4f0:	ldr	x0, [sp, #40]
 4f4:	ldr	x0, [x0, #32]
 4f8:	cmp	x0, #0x0
 4fc:	b.eq	6c4 <_ZN4llvm20MCExternalSymbolizer31tryAddingPcLoadReferenceCommentERNS_11raw_ostreamElm+0x1ec>  // b.none
 500:	mov	x0, #0x2                   	// #2
 504:	str	x0, [sp, #56]
 508:	ldr	x0, [sp, #40]
 50c:	ldr	x5, [x0, #32]
 510:	ldr	x0, [sp, #40]
 514:	ldr	x0, [x0, #40]
 518:	ldr	x1, [sp, #24]
 51c:	add	x3, sp, #0x30
 520:	add	x2, sp, #0x38
 524:	mov	x4, x3
 528:	ldr	x3, [sp, #16]
 52c:	blr	x5
 530:	ldr	x0, [sp, #56]
 534:	cmp	x0, #0x2
 538:	b.ne	564 <_ZN4llvm20MCExternalSymbolizer31tryAddingPcLoadReferenceCommentERNS_11raw_ostreamElm+0x8c>  // b.any
 53c:	adrp	x0, 0 <_ZN4llvm20MCExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm>
 540:	add	x1, x0, #0x0
 544:	ldr	x0, [sp, #32]
 548:	bl	0 <_ZN4llvm20MCExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm>
 54c:	mov	x2, x0
 550:	ldr	x0, [sp, #48]
 554:	mov	x1, x0
 558:	mov	x0, x2
 55c:	bl	0 <_ZN4llvm20MCExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm>
 560:	b	6c4 <_ZN4llvm20MCExternalSymbolizer31tryAddingPcLoadReferenceCommentERNS_11raw_ostreamElm+0x1ec>
 564:	ldr	x0, [sp, #56]
 568:	cmp	x0, #0x3
 56c:	b.ne	5b0 <_ZN4llvm20MCExternalSymbolizer31tryAddingPcLoadReferenceCommentERNS_11raw_ostreamElm+0xd8>  // b.any
 570:	adrp	x0, 0 <_ZN4llvm20MCExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm>
 574:	add	x1, x0, #0x0
 578:	ldr	x0, [sp, #32]
 57c:	bl	0 <_ZN4llvm20MCExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm>
 580:	ldr	x1, [sp, #48]
 584:	add	x0, sp, #0x40
 588:	bl	0 <_ZN4llvm20MCExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm>
 58c:	mov	w3, #0x0                   	// #0
 590:	ldp	x1, x2, [sp, #64]
 594:	ldr	x0, [sp, #32]
 598:	bl	0 <_ZN4llvm11raw_ostream13write_escapedENS_9StringRefEb>
 59c:	adrp	x0, 0 <_ZN4llvm20MCExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm>
 5a0:	add	x1, x0, #0x0
 5a4:	ldr	x0, [sp, #32]
 5a8:	bl	0 <_ZN4llvm20MCExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm>
 5ac:	b	6c4 <_ZN4llvm20MCExternalSymbolizer31tryAddingPcLoadReferenceCommentERNS_11raw_ostreamElm+0x1ec>
 5b0:	ldr	x0, [sp, #56]
 5b4:	cmp	x0, #0x4
 5b8:	b.ne	5f8 <_ZN4llvm20MCExternalSymbolizer31tryAddingPcLoadReferenceCommentERNS_11raw_ostreamElm+0x120>  // b.any
 5bc:	adrp	x0, 0 <_ZN4llvm20MCExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm>
 5c0:	add	x1, x0, #0x0
 5c4:	ldr	x0, [sp, #32]
 5c8:	bl	0 <_ZN4llvm20MCExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm>
 5cc:	mov	x2, x0
 5d0:	ldr	x0, [sp, #48]
 5d4:	mov	x1, x0
 5d8:	mov	x0, x2
 5dc:	bl	0 <_ZN4llvm20MCExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm>
 5e0:	mov	x2, x0
 5e4:	adrp	x0, 0 <_ZN4llvm20MCExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm>
 5e8:	add	x1, x0, #0x0
 5ec:	mov	x0, x2
 5f0:	bl	0 <_ZN4llvm20MCExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm>
 5f4:	b	6c4 <_ZN4llvm20MCExternalSymbolizer31tryAddingPcLoadReferenceCommentERNS_11raw_ostreamElm+0x1ec>
 5f8:	ldr	x0, [sp, #56]
 5fc:	cmp	x0, #0x5
 600:	b.ne	62c <_ZN4llvm20MCExternalSymbolizer31tryAddingPcLoadReferenceCommentERNS_11raw_ostreamElm+0x154>  // b.any
 604:	adrp	x0, 0 <_ZN4llvm20MCExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm>
 608:	add	x1, x0, #0x0
 60c:	ldr	x0, [sp, #32]
 610:	bl	0 <_ZN4llvm20MCExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm>
 614:	mov	x2, x0
 618:	ldr	x0, [sp, #48]
 61c:	mov	x1, x0
 620:	mov	x0, x2
 624:	bl	0 <_ZN4llvm20MCExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm>
 628:	b	6c4 <_ZN4llvm20MCExternalSymbolizer31tryAddingPcLoadReferenceCommentERNS_11raw_ostreamElm+0x1ec>
 62c:	ldr	x0, [sp, #56]
 630:	cmp	x0, #0x6
 634:	b.ne	660 <_ZN4llvm20MCExternalSymbolizer31tryAddingPcLoadReferenceCommentERNS_11raw_ostreamElm+0x188>  // b.any
 638:	adrp	x0, 0 <_ZN4llvm20MCExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm>
 63c:	add	x1, x0, #0x0
 640:	ldr	x0, [sp, #32]
 644:	bl	0 <_ZN4llvm20MCExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm>
 648:	mov	x2, x0
 64c:	ldr	x0, [sp, #48]
 650:	mov	x1, x0
 654:	mov	x0, x2
 658:	bl	0 <_ZN4llvm20MCExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm>
 65c:	b	6c4 <_ZN4llvm20MCExternalSymbolizer31tryAddingPcLoadReferenceCommentERNS_11raw_ostreamElm+0x1ec>
 660:	ldr	x0, [sp, #56]
 664:	cmp	x0, #0x7
 668:	b.ne	694 <_ZN4llvm20MCExternalSymbolizer31tryAddingPcLoadReferenceCommentERNS_11raw_ostreamElm+0x1bc>  // b.any
 66c:	adrp	x0, 0 <_ZN4llvm20MCExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm>
 670:	add	x1, x0, #0x0
 674:	ldr	x0, [sp, #32]
 678:	bl	0 <_ZN4llvm20MCExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm>
 67c:	mov	x2, x0
 680:	ldr	x0, [sp, #48]
 684:	mov	x1, x0
 688:	mov	x0, x2
 68c:	bl	0 <_ZN4llvm20MCExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm>
 690:	b	6c4 <_ZN4llvm20MCExternalSymbolizer31tryAddingPcLoadReferenceCommentERNS_11raw_ostreamElm+0x1ec>
 694:	ldr	x0, [sp, #56]
 698:	cmp	x0, #0x8
 69c:	b.ne	6c4 <_ZN4llvm20MCExternalSymbolizer31tryAddingPcLoadReferenceCommentERNS_11raw_ostreamElm+0x1ec>  // b.any
 6a0:	adrp	x0, 0 <_ZN4llvm20MCExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm>
 6a4:	add	x1, x0, #0x0
 6a8:	ldr	x0, [sp, #32]
 6ac:	bl	0 <_ZN4llvm20MCExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm>
 6b0:	mov	x2, x0
 6b4:	ldr	x0, [sp, #48]
 6b8:	mov	x1, x0
 6bc:	mov	x0, x2
 6c0:	bl	0 <_ZN4llvm20MCExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm>
 6c4:	nop
 6c8:	ldp	x29, x30, [sp], #80
 6cc:	ret

00000000000006d0 <_ZN4llvm18createMCSymbolizerERKNS_6TripleEPFiPvmmmiS3_EPFPKcS3_mPmmPS7_ES3_PNS_9MCContextEOSt10unique_ptrINS_16MCRelocationInfoESt14default_deleteISF_EE>:
 6d0:	stp	x29, x30, [sp, #-96]!
 6d4:	mov	x29, sp
 6d8:	stp	x19, x20, [sp, #16]
 6dc:	str	x0, [sp, #72]
 6e0:	str	x1, [sp, #64]
 6e4:	str	x2, [sp, #56]
 6e8:	str	x3, [sp, #48]
 6ec:	str	x4, [sp, #40]
 6f0:	str	x5, [sp, #32]
 6f4:	ldr	x0, [sp, #40]
 6f8:	cmp	x0, #0x0
 6fc:	b.ne	720 <_ZN4llvm18createMCSymbolizerERKNS_6TripleEPFiPvmmmiS3_EPFPKcS3_mPmmPS7_ES3_PNS_9MCContextEOSt10unique_ptrINS_16MCRelocationInfoESt14default_deleteISF_EE+0x50>  // b.any
 700:	adrp	x0, 0 <_ZN4llvm20MCExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm>
 704:	add	x3, x0, #0x0
 708:	mov	w2, #0xc2                  	// #194
 70c:	adrp	x0, 0 <_ZN4llvm20MCExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm>
 710:	add	x1, x0, #0x0
 714:	adrp	x0, 0 <_ZN4llvm20MCExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm>
 718:	add	x0, x0, #0x0
 71c:	bl	0 <__assert_fail>
 720:	ldr	x0, [sp, #32]
 724:	bl	0 <_ZN4llvm20MCExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm>
 728:	mov	x1, x0
 72c:	add	x0, sp, #0x58
 730:	bl	0 <_ZN4llvm20MCExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm>
 734:	add	x19, sp, #0x58
 738:	mov	x0, #0x30                  	// #48
 73c:	bl	0 <_Znwm>
 740:	mov	x20, x0
 744:	ldr	x5, [sp, #48]
 748:	ldr	x4, [sp, #56]
 74c:	ldr	x3, [sp, #64]
 750:	mov	x2, x19
 754:	ldr	x1, [sp, #40]
 758:	mov	x0, x20
 75c:	bl	0 <_ZN4llvm20MCExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm>
 760:	add	x0, sp, #0x58
 764:	bl	0 <_ZN4llvm20MCExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm>
 768:	mov	x0, x20
 76c:	ldp	x19, x20, [sp, #16]
 770:	ldp	x29, x30, [sp], #96
 774:	ret

Disassembly of section .text._ZN4llvm12MCSymbolizerC2ERNS_9MCContextESt10unique_ptrINS_16MCRelocationInfoESt14default_deleteIS4_EE:

0000000000000000 <_ZN4llvm12MCSymbolizerC1ERNS_9MCContextESt10unique_ptrINS_16MCRelocationInfoESt14default_deleteIS4_EE>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	str	x1, [sp, #48]
  14:	str	x2, [sp, #40]
  18:	adrp	x0, 0 <_ZTVN4llvm12MCSymbolizerE>
  1c:	ldr	x0, [x0]
  20:	add	x1, x0, #0x10
  24:	ldr	x0, [sp, #56]
  28:	str	x1, [x0]
  2c:	ldr	x0, [sp, #56]
  30:	ldr	x1, [sp, #48]
  34:	str	x1, [x0, #8]
  38:	ldr	x0, [sp, #56]
  3c:	add	x19, x0, #0x10
  40:	ldr	x0, [sp, #40]
  44:	bl	0 <_ZN4llvm12MCSymbolizerC1ERNS_9MCContextESt10unique_ptrINS_16MCRelocationInfoESt14default_deleteIS4_EE>
  48:	mov	x1, x0
  4c:	mov	x0, x19
  50:	bl	0 <_ZN4llvm12MCSymbolizerC1ERNS_9MCContextESt10unique_ptrINS_16MCRelocationInfoESt14default_deleteIS4_EE>
  54:	nop
  58:	ldr	x19, [sp, #16]
  5c:	ldp	x29, x30, [sp], #64
  60:	ret

Disassembly of section .text._ZN4llvm20MCExternalSymbolizerC2ERNS_9MCContextESt10unique_ptrINS_16MCRelocationInfoESt14default_deleteIS4_EEPFiPvmmmiS8_EPFPKcS8_mPmmPSC_ES8_:

0000000000000000 <_ZN4llvm20MCExternalSymbolizerC1ERNS_9MCContextESt10unique_ptrINS_16MCRelocationInfoESt14default_deleteIS4_EEPFiPvmmmiS8_EPFPKcS8_mPmmPSC_ES8_>:
   0:	stp	x29, x30, [sp, #-96]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #72]
  10:	str	x1, [sp, #64]
  14:	str	x2, [sp, #56]
  18:	str	x3, [sp, #48]
  1c:	str	x4, [sp, #40]
  20:	str	x5, [sp, #32]
  24:	ldr	x19, [sp, #72]
  28:	ldr	x0, [sp, #56]
  2c:	bl	0 <_ZN4llvm20MCExternalSymbolizerC1ERNS_9MCContextESt10unique_ptrINS_16MCRelocationInfoESt14default_deleteIS4_EEPFiPvmmmiS8_EPFPKcS8_mPmmPSC_ES8_>
  30:	mov	x1, x0
  34:	add	x0, sp, #0x58
  38:	bl	0 <_ZN4llvm20MCExternalSymbolizerC1ERNS_9MCContextESt10unique_ptrINS_16MCRelocationInfoESt14default_deleteIS4_EEPFiPvmmmiS8_EPFPKcS8_mPmmPSC_ES8_>
  3c:	add	x0, sp, #0x58
  40:	mov	x2, x0
  44:	ldr	x1, [sp, #64]
  48:	mov	x0, x19
  4c:	bl	0 <_ZN4llvm20MCExternalSymbolizerC1ERNS_9MCContextESt10unique_ptrINS_16MCRelocationInfoESt14default_deleteIS4_EEPFiPvmmmiS8_EPFPKcS8_mPmmPSC_ES8_>
  50:	add	x0, sp, #0x58
  54:	bl	0 <_ZN4llvm20MCExternalSymbolizerC1ERNS_9MCContextESt10unique_ptrINS_16MCRelocationInfoESt14default_deleteIS4_EEPFiPvmmmiS8_EPFPKcS8_mPmmPSC_ES8_>
  58:	adrp	x0, 0 <_ZN4llvm20MCExternalSymbolizerC1ERNS_9MCContextESt10unique_ptrINS_16MCRelocationInfoESt14default_deleteIS4_EEPFiPvmmmiS8_EPFPKcS8_mPmmPSC_ES8_>
  5c:	ldr	x0, [x0]
  60:	add	x1, x0, #0x10
  64:	ldr	x0, [sp, #72]
  68:	str	x1, [x0]
  6c:	ldr	x0, [sp, #72]
  70:	ldr	x1, [sp, #48]
  74:	str	x1, [x0, #24]
  78:	ldr	x0, [sp, #72]
  7c:	ldr	x1, [sp, #40]
  80:	str	x1, [x0, #32]
  84:	ldr	x0, [sp, #72]
  88:	ldr	x1, [sp, #32]
  8c:	str	x1, [x0, #40]
  90:	nop
  94:	ldr	x19, [sp, #16]
  98:	ldp	x29, x30, [sp], #96
  9c:	ret

Disassembly of section .text._ZNK4llvm15SmallVectorBase4sizeEv:

0000000000000000 <_ZNK4llvm15SmallVectorBase4sizeEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	w0, [x0, #8]
  10:	mov	w0, w0
  14:	add	sp, sp, #0x10
  18:	ret

Disassembly of section .text._ZNK4llvm15SmallVectorBase8capacityEv:

0000000000000000 <_ZNK4llvm15SmallVectorBase8capacityEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	w0, [x0, #12]
  10:	mov	w0, w0
  14:	add	sp, sp, #0x10
  18:	ret

Disassembly of section .text._ZN4llvm15SmallVectorBase8set_sizeEm:

0000000000000000 <_ZN4llvm15SmallVectorBase8set_sizeEm>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	bl	0 <_ZN4llvm15SmallVectorBase8set_sizeEm>
  18:	mov	x1, x0
  1c:	ldr	x0, [sp, #16]
  20:	cmp	x0, x1
  24:	b.ls	48 <_ZN4llvm15SmallVectorBase8set_sizeEm+0x48>  // b.plast
  28:	adrp	x0, 0 <_ZN4llvm15SmallVectorBase8set_sizeEm>
  2c:	add	x3, x0, #0x0
  30:	mov	w2, #0x43                  	// #67
  34:	adrp	x0, 0 <_ZN4llvm15SmallVectorBase8set_sizeEm>
  38:	add	x1, x0, #0x0
  3c:	adrp	x0, 0 <_ZN4llvm15SmallVectorBase8set_sizeEm>
  40:	add	x0, x0, #0x0
  44:	bl	0 <__assert_fail>
  48:	ldr	x0, [sp, #16]
  4c:	mov	w1, w0
  50:	ldr	x0, [sp, #24]
  54:	str	w1, [x0, #8]
  58:	nop
  5c:	ldp	x29, x30, [sp], #32
  60:	ret

Disassembly of section .text._ZN4llvm9StringRef6strLenEPKc:

0000000000000000 <_ZN4llvm9StringRef6strLenEPKc>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <strlen>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZN4llvm9StringRefC2EPKc:

0000000000000000 <_ZN4llvm9StringRefC1EPKc>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	ldr	x1, [sp, #16]
  18:	str	x1, [x0]
  1c:	ldr	x0, [sp, #16]
  20:	cmp	x0, #0x0
  24:	b.eq	38 <_ZN4llvm9StringRefC1EPKc+0x38>  // b.none
  28:	ldr	x0, [sp, #16]
  2c:	bl	0 <_ZN4llvm9StringRefC1EPKc>
  30:	mov	x1, x0
  34:	b	3c <_ZN4llvm9StringRefC1EPKc+0x3c>
  38:	mov	x1, #0x0                   	// #0
  3c:	ldr	x0, [sp, #24]
  40:	str	x1, [x0, #8]
  44:	nop
  48:	ldp	x29, x30, [sp], #32
  4c:	ret

Disassembly of section .text._ZNK4llvm9StringRef4dataEv:

0000000000000000 <_ZNK4llvm9StringRef4dataEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm9StringRef4sizeEv:

0000000000000000 <_ZNK4llvm9StringRef4sizeEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0, #8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm5Twine6isNullEv:

0000000000000000 <_ZNK4llvm5Twine6isNullEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNK4llvm5Twine6isNullEv>
  14:	and	w0, w0, #0xff
  18:	cmp	w0, #0x0
  1c:	cset	w0, eq  // eq = none
  20:	and	w0, w0, #0xff
  24:	ldp	x29, x30, [sp], #32
  28:	ret

Disassembly of section .text._ZNK4llvm5Twine7isEmptyEv:

0000000000000000 <_ZNK4llvm5Twine7isEmptyEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNK4llvm5Twine7isEmptyEv>
  14:	and	w0, w0, #0xff
  18:	cmp	w0, #0x1
  1c:	cset	w0, eq  // eq = none
  20:	and	w0, w0, #0xff
  24:	ldp	x29, x30, [sp], #32
  28:	ret

Disassembly of section .text._ZNK4llvm5Twine9isNullaryEv:

0000000000000000 <_ZNK4llvm5Twine9isNullaryEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNK4llvm5Twine9isNullaryEv>
  14:	and	w0, w0, #0xff
  18:	cmp	w0, #0x0
  1c:	b.ne	34 <_ZNK4llvm5Twine9isNullaryEv+0x34>  // b.any
  20:	ldr	x0, [sp, #24]
  24:	bl	0 <_ZNK4llvm5Twine9isNullaryEv>
  28:	and	w0, w0, #0xff
  2c:	cmp	w0, #0x0
  30:	b.eq	3c <_ZNK4llvm5Twine9isNullaryEv+0x3c>  // b.none
  34:	mov	w0, #0x1                   	// #1
  38:	b	40 <_ZNK4llvm5Twine9isNullaryEv+0x40>
  3c:	mov	w0, #0x0                   	// #0
  40:	ldp	x29, x30, [sp], #32
  44:	ret

Disassembly of section .text._ZNK4llvm5Twine8isBinaryEv:

0000000000000000 <_ZNK4llvm5Twine8isBinaryEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNK4llvm5Twine8isBinaryEv>
  14:	and	w0, w0, #0xff
  18:	cmp	w0, #0x0
  1c:	b.eq	3c <_ZNK4llvm5Twine8isBinaryEv+0x3c>  // b.none
  20:	ldr	x0, [sp, #24]
  24:	bl	0 <_ZNK4llvm5Twine8isBinaryEv>
  28:	and	w0, w0, #0xff
  2c:	cmp	w0, #0x1
  30:	b.eq	3c <_ZNK4llvm5Twine8isBinaryEv+0x3c>  // b.none
  34:	mov	w0, #0x1                   	// #1
  38:	b	40 <_ZNK4llvm5Twine8isBinaryEv+0x40>
  3c:	mov	w0, #0x0                   	// #0
  40:	ldp	x29, x30, [sp], #32
  44:	ret

Disassembly of section .text._ZNK4llvm5Twine7isValidEv:

0000000000000000 <_ZNK4llvm5Twine7isValidEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNK4llvm5Twine7isValidEv>
  14:	and	w0, w0, #0xff
  18:	cmp	w0, #0x0
  1c:	b.eq	3c <_ZNK4llvm5Twine7isValidEv+0x3c>  // b.none
  20:	ldr	x0, [sp, #24]
  24:	bl	0 <_ZNK4llvm5Twine7isValidEv>
  28:	and	w0, w0, #0xff
  2c:	cmp	w0, #0x1
  30:	b.eq	3c <_ZNK4llvm5Twine7isValidEv+0x3c>  // b.none
  34:	mov	w0, #0x1                   	// #1
  38:	b	40 <_ZNK4llvm5Twine7isValidEv+0x40>
  3c:	mov	w0, #0x0                   	// #0
  40:	cmp	w0, #0x0
  44:	b.eq	50 <_ZNK4llvm5Twine7isValidEv+0x50>  // b.none
  48:	mov	w0, #0x0                   	// #0
  4c:	b	160 <_ZNK4llvm5Twine7isValidEv+0x160>
  50:	ldr	x0, [sp, #24]
  54:	bl	0 <_ZNK4llvm5Twine7isValidEv>
  58:	and	w0, w0, #0xff
  5c:	cmp	w0, #0x0
  60:	cset	w0, eq  // eq = none
  64:	and	w0, w0, #0xff
  68:	cmp	w0, #0x0
  6c:	b.eq	78 <_ZNK4llvm5Twine7isValidEv+0x78>  // b.none
  70:	mov	w0, #0x0                   	// #0
  74:	b	160 <_ZNK4llvm5Twine7isValidEv+0x160>
  78:	ldr	x0, [sp, #24]
  7c:	bl	0 <_ZNK4llvm5Twine7isValidEv>
  80:	and	w0, w0, #0xff
  84:	cmp	w0, #0x1
  88:	b.eq	a8 <_ZNK4llvm5Twine7isValidEv+0xa8>  // b.none
  8c:	ldr	x0, [sp, #24]
  90:	bl	0 <_ZNK4llvm5Twine7isValidEv>
  94:	and	w0, w0, #0xff
  98:	cmp	w0, #0x1
  9c:	b.ne	a8 <_ZNK4llvm5Twine7isValidEv+0xa8>  // b.any
  a0:	mov	w0, #0x1                   	// #1
  a4:	b	ac <_ZNK4llvm5Twine7isValidEv+0xac>
  a8:	mov	w0, #0x0                   	// #0
  ac:	cmp	w0, #0x0
  b0:	b.eq	bc <_ZNK4llvm5Twine7isValidEv+0xbc>  // b.none
  b4:	mov	w0, #0x0                   	// #0
  b8:	b	160 <_ZNK4llvm5Twine7isValidEv+0x160>
  bc:	ldr	x0, [sp, #24]
  c0:	bl	0 <_ZNK4llvm5Twine7isValidEv>
  c4:	and	w0, w0, #0xff
  c8:	cmp	w0, #0x2
  cc:	b.ne	f8 <_ZNK4llvm5Twine7isValidEv+0xf8>  // b.any
  d0:	ldr	x0, [sp, #24]
  d4:	ldr	x0, [x0]
  d8:	bl	0 <_ZNK4llvm5Twine7isValidEv>
  dc:	and	w0, w0, #0xff
  e0:	eor	w0, w0, #0x1
  e4:	and	w0, w0, #0xff
  e8:	cmp	w0, #0x0
  ec:	b.eq	f8 <_ZNK4llvm5Twine7isValidEv+0xf8>  // b.none
  f0:	mov	w0, #0x1                   	// #1
  f4:	b	fc <_ZNK4llvm5Twine7isValidEv+0xfc>
  f8:	mov	w0, #0x0                   	// #0
  fc:	cmp	w0, #0x0
 100:	b.eq	10c <_ZNK4llvm5Twine7isValidEv+0x10c>  // b.none
 104:	mov	w0, #0x0                   	// #0
 108:	b	160 <_ZNK4llvm5Twine7isValidEv+0x160>
 10c:	ldr	x0, [sp, #24]
 110:	bl	0 <_ZNK4llvm5Twine7isValidEv>
 114:	and	w0, w0, #0xff
 118:	cmp	w0, #0x2
 11c:	b.ne	148 <_ZNK4llvm5Twine7isValidEv+0x148>  // b.any
 120:	ldr	x0, [sp, #24]
 124:	ldr	x0, [x0, #8]
 128:	bl	0 <_ZNK4llvm5Twine7isValidEv>
 12c:	and	w0, w0, #0xff
 130:	eor	w0, w0, #0x1
 134:	and	w0, w0, #0xff
 138:	cmp	w0, #0x0
 13c:	b.eq	148 <_ZNK4llvm5Twine7isValidEv+0x148>  // b.none
 140:	mov	w0, #0x1                   	// #1
 144:	b	14c <_ZNK4llvm5Twine7isValidEv+0x14c>
 148:	mov	w0, #0x0                   	// #0
 14c:	cmp	w0, #0x0
 150:	b.eq	15c <_ZNK4llvm5Twine7isValidEv+0x15c>  // b.none
 154:	mov	w0, #0x0                   	// #0
 158:	b	160 <_ZNK4llvm5Twine7isValidEv+0x160>
 15c:	mov	w0, #0x1                   	// #1
 160:	ldp	x29, x30, [sp], #32
 164:	ret

Disassembly of section .text._ZNK4llvm5Twine10getLHSKindEv:

0000000000000000 <_ZNK4llvm5Twine10getLHSKindEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldrb	w0, [x0, #16]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm5Twine10getRHSKindEv:

0000000000000000 <_ZNK4llvm5Twine10getRHSKindEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldrb	w0, [x0, #17]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm5TwineC2ERKNS_9StringRefE:

0000000000000000 <_ZN4llvm5TwineC1ERKNS_9StringRefE>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	str	xzr, [x0]
  18:	ldr	x0, [sp, #24]
  1c:	str	xzr, [x0, #8]
  20:	ldr	x0, [sp, #24]
  24:	mov	w1, #0x5                   	// #5
  28:	strb	w1, [x0, #16]
  2c:	ldr	x0, [sp, #24]
  30:	mov	w1, #0x1                   	// #1
  34:	strb	w1, [x0, #17]
  38:	ldr	x0, [sp, #24]
  3c:	ldr	x1, [sp, #16]
  40:	str	x1, [x0]
  44:	ldr	x0, [sp, #24]
  48:	bl	0 <_ZN4llvm5TwineC1ERKNS_9StringRefE>
  4c:	and	w0, w0, #0xff
  50:	cmp	w0, #0x0
  54:	b.ne	78 <_ZN4llvm5TwineC1ERKNS_9StringRefE+0x78>  // b.any
  58:	adrp	x0, 0 <_ZN4llvm5TwineC1ERKNS_9StringRefE>
  5c:	add	x3, x0, #0x0
  60:	mov	w2, #0x121                 	// #289
  64:	adrp	x0, 0 <_ZN4llvm5TwineC1ERKNS_9StringRefE>
  68:	add	x1, x0, #0x0
  6c:	adrp	x0, 0 <_ZN4llvm5TwineC1ERKNS_9StringRefE>
  70:	add	x0, x0, #0x0
  74:	bl	0 <__assert_fail>
  78:	nop
  7c:	nop
  80:	ldp	x29, x30, [sp], #32
  84:	ret

Disassembly of section .text._ZN4llvm11raw_ostreamlsENS_9StringRefE:

0000000000000000 <_ZN4llvm11raw_ostreamlsENS_9StringRefE>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	stp	x1, x2, [sp, #40]
  14:	add	x0, sp, #0x28
  18:	bl	0 <_ZN4llvm11raw_ostreamlsENS_9StringRefE>
  1c:	str	x0, [sp, #72]
  20:	ldr	x0, [sp, #56]
  24:	ldr	x1, [x0, #16]
  28:	ldr	x0, [sp, #56]
  2c:	ldr	x0, [x0, #24]
  30:	sub	x0, x1, x0
  34:	mov	x1, x0
  38:	ldr	x0, [sp, #72]
  3c:	cmp	x0, x1
  40:	b.ls	60 <_ZN4llvm11raw_ostreamlsENS_9StringRefE+0x60>  // b.plast
  44:	add	x0, sp, #0x28
  48:	bl	0 <_ZN4llvm11raw_ostreamlsENS_9StringRefE>
  4c:	ldr	x2, [sp, #72]
  50:	mov	x1, x0
  54:	ldr	x0, [sp, #56]
  58:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
  5c:	b	a8 <_ZN4llvm11raw_ostreamlsENS_9StringRefE+0xa8>
  60:	ldr	x0, [sp, #72]
  64:	cmp	x0, #0x0
  68:	b.eq	a4 <_ZN4llvm11raw_ostreamlsENS_9StringRefE+0xa4>  // b.none
  6c:	ldr	x0, [sp, #56]
  70:	ldr	x19, [x0, #24]
  74:	add	x0, sp, #0x28
  78:	bl	0 <_ZN4llvm11raw_ostreamlsENS_9StringRefE>
  7c:	ldr	x2, [sp, #72]
  80:	mov	x1, x0
  84:	mov	x0, x19
  88:	bl	0 <memcpy>
  8c:	ldr	x0, [sp, #56]
  90:	ldr	x1, [x0, #24]
  94:	ldr	x0, [sp, #72]
  98:	add	x1, x1, x0
  9c:	ldr	x0, [sp, #56]
  a0:	str	x1, [x0, #24]
  a4:	ldr	x0, [sp, #56]
  a8:	ldr	x19, [sp, #16]
  ac:	ldp	x29, x30, [sp], #80
  b0:	ret

Disassembly of section .text._ZN4llvm11raw_ostreamlsEPKc:

0000000000000000 <_ZN4llvm11raw_ostreamlsEPKc>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	add	x0, sp, #0x20
  14:	ldr	x1, [sp, #16]
  18:	bl	0 <_ZN4llvm11raw_ostreamlsEPKc>
  1c:	ldp	x1, x2, [sp, #32]
  20:	ldr	x0, [sp, #24]
  24:	bl	0 <_ZN4llvm11raw_ostreamlsEPKc>
  28:	ldp	x29, x30, [sp], #48
  2c:	ret

Disassembly of section .text._ZN4llvm5SMLocC2Ev:

0000000000000000 <_ZN4llvm5SMLocC1Ev>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	str	xzr, [x0]
  10:	nop
  14:	add	sp, sp, #0x10
  18:	ret

Disassembly of section .text._ZN4llvm15MCSymbolRefExpr6createEPKNS_8MCSymbolERNS_9MCContextE:

0000000000000000 <_ZN4llvm15MCSymbolRefExpr6createEPKNS_8MCSymbolERNS_9MCContextE>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	str	xzr, [sp, #40]
  14:	add	x0, sp, #0x28
  18:	bl	0 <_ZN4llvm15MCSymbolRefExpr6createEPKNS_8MCSymbolERNS_9MCContextE>
  1c:	ldr	x3, [sp, #40]
  20:	ldr	x2, [sp, #16]
  24:	mov	w1, #0x0                   	// #0
  28:	ldr	x0, [sp, #24]
  2c:	bl	0 <_ZN4llvm15MCSymbolRefExpr6createEPKNS_8MCSymbolENS0_11VariantKindERNS_9MCContextENS_5SMLocE>
  30:	ldp	x29, x30, [sp], #48
  34:	ret

Disassembly of section .text._ZN4llvm11MCUnaryExpr11createMinusEPKNS_6MCExprERNS_9MCContextENS_5SMLocE:

0000000000000000 <_ZN4llvm11MCUnaryExpr11createMinusEPKNS_6MCExprERNS_9MCContextENS_5SMLocE>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	ldr	x3, [sp, #24]
  18:	ldr	x2, [sp, #32]
  1c:	ldr	x1, [sp, #40]
  20:	mov	w0, #0x1                   	// #1
  24:	bl	0 <_ZN4llvm11MCUnaryExpr6createENS0_6OpcodeEPKNS_6MCExprERNS_9MCContextENS_5SMLocE>
  28:	ldp	x29, x30, [sp], #48
  2c:	ret

Disassembly of section .text._ZN4llvm12MCBinaryExpr9createAddEPKNS_6MCExprES3_RNS_9MCContextE:

0000000000000000 <_ZN4llvm12MCBinaryExpr9createAddEPKNS_6MCExprES3_RNS_9MCContextE>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	str	xzr, [sp, #56]
  18:	add	x0, sp, #0x38
  1c:	bl	0 <_ZN4llvm12MCBinaryExpr9createAddEPKNS_6MCExprES3_RNS_9MCContextE>
  20:	ldr	x4, [sp, #56]
  24:	ldr	x3, [sp, #24]
  28:	ldr	x2, [sp, #32]
  2c:	ldr	x1, [sp, #40]
  30:	mov	w0, #0x0                   	// #0
  34:	bl	0 <_ZN4llvm12MCBinaryExpr6createENS0_6OpcodeEPKNS_6MCExprES4_RNS_9MCContextENS_5SMLocE>
  38:	ldp	x29, x30, [sp], #64
  3c:	ret

Disassembly of section .text._ZN4llvm12MCBinaryExpr9createSubEPKNS_6MCExprES3_RNS_9MCContextE:

0000000000000000 <_ZN4llvm12MCBinaryExpr9createSubEPKNS_6MCExprES3_RNS_9MCContextE>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	str	xzr, [sp, #56]
  18:	add	x0, sp, #0x38
  1c:	bl	0 <_ZN4llvm12MCBinaryExpr9createSubEPKNS_6MCExprES3_RNS_9MCContextE>
  20:	ldr	x4, [sp, #56]
  24:	ldr	x3, [sp, #24]
  28:	ldr	x2, [sp, #32]
  2c:	ldr	x1, [sp, #40]
  30:	mov	w0, #0x11                  	// #17
  34:	bl	0 <_ZN4llvm12MCBinaryExpr6createENS0_6OpcodeEPKNS_6MCExprES4_RNS_9MCContextENS_5SMLocE>
  38:	ldp	x29, x30, [sp], #64
  3c:	ret

Disassembly of section .text._ZN4llvm9MCOperandC2Ev:

0000000000000000 <_ZN4llvm9MCOperandC1Ev>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	strb	wzr, [x0]
  10:	ldr	x0, [sp, #8]
  14:	str	xzr, [x0, #8]
  18:	nop
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZN4llvm9MCOperand10createExprEPKNS_6MCExprE:

0000000000000000 <_ZN4llvm9MCOperand10createExprEPKNS_6MCExprE>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	add	x0, sp, #0x20
  10:	bl	0 <_ZN4llvm9MCOperand10createExprEPKNS_6MCExprE>
  14:	mov	w0, #0x4                   	// #4
  18:	strb	w0, [sp, #32]
  1c:	ldr	x0, [sp, #24]
  20:	str	x0, [sp, #40]
  24:	ldp	x0, x1, [sp, #32]
  28:	ldp	x29, x30, [sp], #48
  2c:	ret

Disassembly of section .text._ZN4llvm6MCInst10addOperandERKNS_9MCOperandE:

0000000000000000 <_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	add	x0, x0, #0x10
  18:	ldr	x1, [sp, #16]
  1c:	bl	0 <_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE>
  20:	nop
  24:	ldp	x29, x30, [sp], #32
  28:	ret

Disassembly of section .text._ZSt4moveIRSt10unique_ptrIN4llvm16MCRelocationInfoESt14default_deleteIS2_EEEONSt16remove_referenceIT_E4typeEOS8_:

0000000000000000 <_ZSt4moveIRSt10unique_ptrIN4llvm16MCRelocationInfoESt14default_deleteIS2_EEEONSt16remove_referenceIT_E4typeEOS8_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt10unique_ptrIN4llvm16MCRelocationInfoESt14default_deleteIS1_EEC2EOS4_:

0000000000000000 <_ZNSt10unique_ptrIN4llvm16MCRelocationInfoESt14default_deleteIS1_EEC1EOS4_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	x1, [sp, #32]
  14:	ldr	x19, [sp, #40]
  18:	ldr	x0, [sp, #32]
  1c:	bl	0 <_ZNSt10unique_ptrIN4llvm16MCRelocationInfoESt14default_deleteIS1_EEC1EOS4_>
  20:	mov	x20, x0
  24:	ldr	x0, [sp, #32]
  28:	bl	0 <_ZNSt10unique_ptrIN4llvm16MCRelocationInfoESt14default_deleteIS1_EEC1EOS4_>
  2c:	bl	0 <_ZNSt10unique_ptrIN4llvm16MCRelocationInfoESt14default_deleteIS1_EEC1EOS4_>
  30:	mov	x2, x0
  34:	mov	x1, x20
  38:	mov	x0, x19
  3c:	bl	0 <_ZNSt10unique_ptrIN4llvm16MCRelocationInfoESt14default_deleteIS1_EEC1EOS4_>
  40:	nop
  44:	ldp	x19, x20, [sp, #16]
  48:	ldp	x29, x30, [sp], #48
  4c:	ret

Disassembly of section .text._ZNSt10unique_ptrIN4llvm16MCRelocationInfoESt14default_deleteIS1_EED2Ev:

0000000000000000 <_ZNSt10unique_ptrIN4llvm16MCRelocationInfoESt14default_deleteIS1_EED1Ev>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	ldr	x0, [sp, #40]
  14:	bl	0 <_ZNSt10unique_ptrIN4llvm16MCRelocationInfoESt14default_deleteIS1_EED1Ev>
  18:	str	x0, [sp, #56]
  1c:	ldr	x0, [sp, #56]
  20:	ldr	x0, [x0]
  24:	cmp	x0, #0x0
  28:	b.eq	50 <_ZNSt10unique_ptrIN4llvm16MCRelocationInfoESt14default_deleteIS1_EED1Ev+0x50>  // b.none
  2c:	ldr	x0, [sp, #40]
  30:	bl	0 <_ZNSt10unique_ptrIN4llvm16MCRelocationInfoESt14default_deleteIS1_EED1Ev>
  34:	mov	x19, x0
  38:	ldr	x0, [sp, #56]
  3c:	bl	0 <_ZNSt10unique_ptrIN4llvm16MCRelocationInfoESt14default_deleteIS1_EED1Ev>
  40:	ldr	x0, [x0]
  44:	mov	x1, x0
  48:	mov	x0, x19
  4c:	bl	0 <_ZNSt10unique_ptrIN4llvm16MCRelocationInfoESt14default_deleteIS1_EED1Ev>
  50:	ldr	x0, [sp, #56]
  54:	str	xzr, [x0]
  58:	nop
  5c:	ldr	x19, [sp, #16]
  60:	ldp	x29, x30, [sp], #64
  64:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseINS_9MCOperandELb1EE9push_backERKS1_:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseINS_9MCOperandELb1EE9push_backERKS1_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	x1, [sp, #32]
  14:	ldr	x0, [sp, #40]
  18:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINS_9MCOperandELb1EE9push_backERKS1_>
  1c:	mov	x19, x0
  20:	ldr	x0, [sp, #40]
  24:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINS_9MCOperandELb1EE9push_backERKS1_>
  28:	cmp	x19, x0
  2c:	cset	w0, cs  // cs = hs, nlast
  30:	and	w0, w0, #0xff
  34:	and	x0, x0, #0xff
  38:	cmp	x0, #0x0
  3c:	cset	w0, ne  // ne = any
  40:	and	w0, w0, #0xff
  44:	cmp	w0, #0x0
  48:	b.eq	58 <_ZN4llvm23SmallVectorTemplateBaseINS_9MCOperandELb1EE9push_backERKS1_+0x58>  // b.none
  4c:	mov	x1, #0x0                   	// #0
  50:	ldr	x0, [sp, #40]
  54:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINS_9MCOperandELb1EE9push_backERKS1_>
  58:	ldr	x0, [sp, #40]
  5c:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINS_9MCOperandELb1EE9push_backERKS1_>
  60:	mov	x2, x0
  64:	ldr	x0, [sp, #32]
  68:	ldp	x0, x1, [x0]
  6c:	stp	x0, x1, [x2]
  70:	ldr	x19, [sp, #40]
  74:	ldr	x0, [sp, #40]
  78:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINS_9MCOperandELb1EE9push_backERKS1_>
  7c:	add	x0, x0, #0x1
  80:	mov	x1, x0
  84:	mov	x0, x19
  88:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINS_9MCOperandELb1EE9push_backERKS1_>
  8c:	nop
  90:	ldr	x19, [sp, #16]
  94:	ldp	x29, x30, [sp], #48
  98:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonINS_9MCOperandEvE5beginEv:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonINS_9MCOperandEvE5beginEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonINS_9MCOperandEvE3endEv:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonINS_9MCOperandEvE3endEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	ldr	x0, [sp, #40]
  14:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonINS_9MCOperandEvE3endEv>
  18:	mov	x19, x0
  1c:	ldr	x0, [sp, #40]
  20:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonINS_9MCOperandEvE3endEv>
  24:	lsl	x0, x0, #4
  28:	add	x0, x19, x0
  2c:	ldr	x19, [sp, #16]
  30:	ldp	x29, x30, [sp], #48
  34:	ret

Disassembly of section .text._ZNKSt10unique_ptrIN4llvm16MCRelocationInfoESt14default_deleteIS1_EEptEv:

0000000000000000 <_ZNKSt10unique_ptrIN4llvm16MCRelocationInfoESt14default_deleteIS1_EEptEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNKSt10unique_ptrIN4llvm16MCRelocationInfoESt14default_deleteIS1_EEptEv>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZNSt10unique_ptrIN4llvm16MCRelocationInfoESt14default_deleteIS1_EE7releaseEv:

0000000000000000 <_ZNSt10unique_ptrIN4llvm16MCRelocationInfoESt14default_deleteIS1_EE7releaseEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt10unique_ptrIN4llvm16MCRelocationInfoESt14default_deleteIS1_EE7releaseEv>
  14:	str	x0, [sp, #40]
  18:	ldr	x0, [sp, #24]
  1c:	bl	0 <_ZNSt10unique_ptrIN4llvm16MCRelocationInfoESt14default_deleteIS1_EE7releaseEv>
  20:	str	xzr, [x0]
  24:	ldr	x0, [sp, #40]
  28:	ldp	x29, x30, [sp], #48
  2c:	ret

Disassembly of section .text._ZNSt10unique_ptrIN4llvm16MCRelocationInfoESt14default_deleteIS1_EE11get_deleterEv:

0000000000000000 <_ZNSt10unique_ptrIN4llvm16MCRelocationInfoESt14default_deleteIS1_EE11get_deleterEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt10unique_ptrIN4llvm16MCRelocationInfoESt14default_deleteIS1_EE11get_deleterEv>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZSt7forwardISt14default_deleteIN4llvm16MCRelocationInfoEEEOT_RNSt16remove_referenceIS4_E4typeE:

0000000000000000 <_ZSt7forwardISt14default_deleteIN4llvm16MCRelocationInfoEEEOT_RNSt16remove_referenceIS4_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt15__uniq_ptr_implIN4llvm16MCRelocationInfoESt14default_deleteIS1_EEC2IS3_EEPS1_OT_:

0000000000000000 <_ZNSt15__uniq_ptr_implIN4llvm16MCRelocationInfoESt14default_deleteIS1_EEC1IS3_EEPS1_OT_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	str	x1, [sp, #48]
  14:	str	x2, [sp, #40]
  18:	ldr	x19, [sp, #56]
  1c:	ldr	x0, [sp, #40]
  20:	bl	0 <_ZNSt15__uniq_ptr_implIN4llvm16MCRelocationInfoESt14default_deleteIS1_EEC1IS3_EEPS1_OT_>
  24:	mov	x1, x0
  28:	add	x0, sp, #0x30
  2c:	mov	x2, x1
  30:	mov	x1, x0
  34:	mov	x0, x19
  38:	bl	0 <_ZNSt15__uniq_ptr_implIN4llvm16MCRelocationInfoESt14default_deleteIS1_EEC1IS3_EEPS1_OT_>
  3c:	nop
  40:	ldr	x19, [sp, #16]
  44:	ldp	x29, x30, [sp], #64
  48:	ret

Disassembly of section .text._ZNSt15__uniq_ptr_implIN4llvm16MCRelocationInfoESt14default_deleteIS1_EE6_M_ptrEv:

0000000000000000 <_ZNSt15__uniq_ptr_implIN4llvm16MCRelocationInfoESt14default_deleteIS1_EE6_M_ptrEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt15__uniq_ptr_implIN4llvm16MCRelocationInfoESt14default_deleteIS1_EE6_M_ptrEv>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZSt4moveIRPN4llvm16MCRelocationInfoEEONSt16remove_referenceIT_E4typeEOS5_:

0000000000000000 <_ZSt4moveIRPN4llvm16MCRelocationInfoEEONSt16remove_referenceIT_E4typeEOS5_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNKSt14default_deleteIN4llvm16MCRelocationInfoEEclEPS1_:

0000000000000000 <_ZNKSt14default_deleteIN4llvm16MCRelocationInfoEEclEPS1_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #16]
  14:	cmp	x0, #0x0
  18:	b.eq	2c <_ZNKSt14default_deleteIN4llvm16MCRelocationInfoEEclEPS1_+0x2c>  // b.none
  1c:	ldr	x1, [x0]
  20:	add	x1, x1, #0x8
  24:	ldr	x1, [x1]
  28:	blr	x1
  2c:	nop
  30:	ldp	x29, x30, [sp], #32
  34:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseINS_9MCOperandELb1EE4growEm:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseINS_9MCOperandELb1EE4growEm>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	mov	x2, #0x10                  	// #16
  18:	ldr	x1, [sp, #16]
  1c:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINS_9MCOperandELb1EE4growEm>
  20:	nop
  24:	ldp	x29, x30, [sp], #32
  28:	ret

Disassembly of section .text._ZNKSt10unique_ptrIN4llvm16MCRelocationInfoESt14default_deleteIS1_EE3getEv:

0000000000000000 <_ZNKSt10unique_ptrIN4llvm16MCRelocationInfoESt14default_deleteIS1_EE3getEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNKSt10unique_ptrIN4llvm16MCRelocationInfoESt14default_deleteIS1_EE3getEv>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZNSt15__uniq_ptr_implIN4llvm16MCRelocationInfoESt14default_deleteIS1_EE10_M_deleterEv:

0000000000000000 <_ZNSt15__uniq_ptr_implIN4llvm16MCRelocationInfoESt14default_deleteIS1_EE10_M_deleterEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt15__uniq_ptr_implIN4llvm16MCRelocationInfoESt14default_deleteIS1_EE10_M_deleterEv>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZNSt5tupleIJPN4llvm16MCRelocationInfoESt14default_deleteIS1_EEEC2IRS2_S4_Lb1EEEOT_OT0_:

0000000000000000 <_ZNSt5tupleIJPN4llvm16MCRelocationInfoESt14default_deleteIS1_EEEC1IRS2_S4_Lb1EEEOT_OT0_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	str	x1, [sp, #48]
  14:	str	x2, [sp, #40]
  18:	ldr	x19, [sp, #56]
  1c:	ldr	x0, [sp, #48]
  20:	bl	0 <_ZNSt5tupleIJPN4llvm16MCRelocationInfoESt14default_deleteIS1_EEEC1IRS2_S4_Lb1EEEOT_OT0_>
  24:	mov	x20, x0
  28:	ldr	x0, [sp, #40]
  2c:	bl	0 <_ZNSt5tupleIJPN4llvm16MCRelocationInfoESt14default_deleteIS1_EEEC1IRS2_S4_Lb1EEEOT_OT0_>
  30:	mov	x2, x0
  34:	mov	x1, x20
  38:	mov	x0, x19
  3c:	bl	0 <_ZNSt5tupleIJPN4llvm16MCRelocationInfoESt14default_deleteIS1_EEEC1IRS2_S4_Lb1EEEOT_OT0_>
  40:	nop
  44:	ldp	x19, x20, [sp, #16]
  48:	ldp	x29, x30, [sp], #64
  4c:	ret

Disassembly of section .text._ZSt3getILm0EJPN4llvm16MCRelocationInfoESt14default_deleteIS1_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS9_:

0000000000000000 <_ZSt3getILm0EJPN4llvm16MCRelocationInfoESt14default_deleteIS1_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS9_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZSt3getILm0EJPN4llvm16MCRelocationInfoESt14default_deleteIS1_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS9_>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonINS_9MCOperandEvE8grow_podEmm:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonINS_9MCOperandEvE8grow_podEmm>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	str	x1, [sp, #48]
  14:	str	x2, [sp, #40]
  18:	ldr	x19, [sp, #56]
  1c:	ldr	x0, [sp, #56]
  20:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonINS_9MCOperandEvE8grow_podEmm>
  24:	ldr	x3, [sp, #40]
  28:	ldr	x2, [sp, #48]
  2c:	mov	x1, x0
  30:	mov	x0, x19
  34:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
  38:	nop
  3c:	ldr	x19, [sp, #16]
  40:	ldp	x29, x30, [sp], #64
  44:	ret

Disassembly of section .text._ZNKSt15__uniq_ptr_implIN4llvm16MCRelocationInfoESt14default_deleteIS1_EE6_M_ptrEv:

0000000000000000 <_ZNKSt15__uniq_ptr_implIN4llvm16MCRelocationInfoESt14default_deleteIS1_EE6_M_ptrEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNKSt15__uniq_ptr_implIN4llvm16MCRelocationInfoESt14default_deleteIS1_EE6_M_ptrEv>
  14:	ldr	x0, [x0]
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZSt3getILm1EJPN4llvm16MCRelocationInfoESt14default_deleteIS1_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS9_:

0000000000000000 <_ZSt3getILm1EJPN4llvm16MCRelocationInfoESt14default_deleteIS1_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS9_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZSt3getILm1EJPN4llvm16MCRelocationInfoESt14default_deleteIS1_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS9_>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZSt7forwardIRPN4llvm16MCRelocationInfoEEOT_RNSt16remove_referenceIS4_E4typeE:

0000000000000000 <_ZSt7forwardIRPN4llvm16MCRelocationInfoEEOT_RNSt16remove_referenceIS4_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm0EJPN4llvm16MCRelocationInfoESt14default_deleteIS1_EEEC2IRS2_JS4_EvEEOT_DpOT0_:

0000000000000000 <_ZNSt11_Tuple_implILm0EJPN4llvm16MCRelocationInfoESt14default_deleteIS1_EEEC1IRS2_JS4_EvEEOT_DpOT0_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	str	x1, [sp, #48]
  14:	str	x2, [sp, #40]
  18:	ldr	x0, [sp, #40]
  1c:	bl	0 <_ZNSt11_Tuple_implILm0EJPN4llvm16MCRelocationInfoESt14default_deleteIS1_EEEC1IRS2_JS4_EvEEOT_DpOT0_>
  20:	mov	x1, x0
  24:	ldr	x0, [sp, #56]
  28:	bl	0 <_ZNSt11_Tuple_implILm0EJPN4llvm16MCRelocationInfoESt14default_deleteIS1_EEEC1IRS2_JS4_EvEEOT_DpOT0_>
  2c:	ldr	x19, [sp, #56]
  30:	ldr	x0, [sp, #48]
  34:	bl	0 <_ZNSt11_Tuple_implILm0EJPN4llvm16MCRelocationInfoESt14default_deleteIS1_EEEC1IRS2_JS4_EvEEOT_DpOT0_>
  38:	mov	x1, x0
  3c:	mov	x0, x19
  40:	bl	0 <_ZNSt11_Tuple_implILm0EJPN4llvm16MCRelocationInfoESt14default_deleteIS1_EEEC1IRS2_JS4_EvEEOT_DpOT0_>
  44:	nop
  48:	ldr	x19, [sp, #16]
  4c:	ldp	x29, x30, [sp], #64
  50:	ret

Disassembly of section .text._ZSt12__get_helperILm0EPN4llvm16MCRelocationInfoEJSt14default_deleteIS1_EEERT0_RSt11_Tuple_implIXT_EJS5_DpT1_EE:

0000000000000000 <_ZSt12__get_helperILm0EPN4llvm16MCRelocationInfoEJSt14default_deleteIS1_EEERT0_RSt11_Tuple_implIXT_EJS5_DpT1_EE>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZSt12__get_helperILm0EPN4llvm16MCRelocationInfoEJSt14default_deleteIS1_EEERT0_RSt11_Tuple_implIXT_EJS5_DpT1_EE>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonINS_9MCOperandEvE10getFirstElEv:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonINS_9MCOperandEvE10getFirstElEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	x0, x0, #0x10
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZSt3getILm0EJPN4llvm16MCRelocationInfoESt14default_deleteIS1_EEERKNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERKS9_:

0000000000000000 <_ZSt3getILm0EJPN4llvm16MCRelocationInfoESt14default_deleteIS1_EEERKNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERKS9_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZSt3getILm0EJPN4llvm16MCRelocationInfoESt14default_deleteIS1_EEERKNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERKS9_>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZSt12__get_helperILm1ESt14default_deleteIN4llvm16MCRelocationInfoEEJEERT0_RSt11_Tuple_implIXT_EJS4_DpT1_EE:

0000000000000000 <_ZSt12__get_helperILm1ESt14default_deleteIN4llvm16MCRelocationInfoEEJEERT0_RSt11_Tuple_implIXT_EJS4_DpT1_EE>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZSt12__get_helperILm1ESt14default_deleteIN4llvm16MCRelocationInfoEEJEERT0_RSt11_Tuple_implIXT_EJS4_DpT1_EE>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm1EJSt14default_deleteIN4llvm16MCRelocationInfoEEEEC2IS3_EEOT_:

0000000000000000 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIN4llvm16MCRelocationInfoEEEEC1IS3_EEOT_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #16]
  14:	bl	0 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIN4llvm16MCRelocationInfoEEEEC1IS3_EEOT_>
  18:	mov	x1, x0
  1c:	ldr	x0, [sp, #24]
  20:	bl	0 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIN4llvm16MCRelocationInfoEEEEC1IS3_EEOT_>
  24:	nop
  28:	ldp	x29, x30, [sp], #32
  2c:	ret

Disassembly of section .text._ZNSt10_Head_baseILm0EPN4llvm16MCRelocationInfoELb0EEC2IRS2_EEOT_:

0000000000000000 <_ZNSt10_Head_baseILm0EPN4llvm16MCRelocationInfoELb0EEC1IRS2_EEOT_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #16]
  14:	bl	0 <_ZNSt10_Head_baseILm0EPN4llvm16MCRelocationInfoELb0EEC1IRS2_EEOT_>
  18:	ldr	x1, [x0]
  1c:	ldr	x0, [sp, #24]
  20:	str	x1, [x0]
  24:	nop
  28:	ldp	x29, x30, [sp], #32
  2c:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm0EJPN4llvm16MCRelocationInfoESt14default_deleteIS1_EEE7_M_headERS5_:

0000000000000000 <_ZNSt11_Tuple_implILm0EJPN4llvm16MCRelocationInfoESt14default_deleteIS1_EEE7_M_headERS5_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt11_Tuple_implILm0EJPN4llvm16MCRelocationInfoESt14default_deleteIS1_EEE7_M_headERS5_>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZSt12__get_helperILm0EPN4llvm16MCRelocationInfoEJSt14default_deleteIS1_EEERKT0_RKSt11_Tuple_implIXT_EJS5_DpT1_EE:

0000000000000000 <_ZSt12__get_helperILm0EPN4llvm16MCRelocationInfoEJSt14default_deleteIS1_EEERKT0_RKSt11_Tuple_implIXT_EJS5_DpT1_EE>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZSt12__get_helperILm0EPN4llvm16MCRelocationInfoEJSt14default_deleteIS1_EEERKT0_RKSt11_Tuple_implIXT_EJS5_DpT1_EE>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm1EJSt14default_deleteIN4llvm16MCRelocationInfoEEEE7_M_headERS4_:

0000000000000000 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIN4llvm16MCRelocationInfoEEEE7_M_headERS4_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIN4llvm16MCRelocationInfoEEEE7_M_headERS4_>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZNSt10_Head_baseILm1ESt14default_deleteIN4llvm16MCRelocationInfoEELb1EEC2IS3_EEOT_:

0000000000000000 <_ZNSt10_Head_baseILm1ESt14default_deleteIN4llvm16MCRelocationInfoEELb1EEC1IS3_EEOT_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #16]
  14:	bl	0 <_ZNSt10_Head_baseILm1ESt14default_deleteIN4llvm16MCRelocationInfoEELb1EEC1IS3_EEOT_>
  18:	nop
  1c:	ldp	x29, x30, [sp], #32
  20:	ret

Disassembly of section .text._ZNSt10_Head_baseILm0EPN4llvm16MCRelocationInfoELb0EE7_M_headERS3_:

0000000000000000 <_ZNSt10_Head_baseILm0EPN4llvm16MCRelocationInfoELb0EE7_M_headERS3_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm0EJPN4llvm16MCRelocationInfoESt14default_deleteIS1_EEE7_M_headERKS5_:

0000000000000000 <_ZNSt11_Tuple_implILm0EJPN4llvm16MCRelocationInfoESt14default_deleteIS1_EEE7_M_headERKS5_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt11_Tuple_implILm0EJPN4llvm16MCRelocationInfoESt14default_deleteIS1_EEE7_M_headERKS5_>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZNSt10_Head_baseILm1ESt14default_deleteIN4llvm16MCRelocationInfoEELb1EE7_M_headERS4_:

0000000000000000 <_ZNSt10_Head_baseILm1ESt14default_deleteIN4llvm16MCRelocationInfoEELb1EE7_M_headERS4_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt10_Head_baseILm0EPN4llvm16MCRelocationInfoELb0EE7_M_headERKS3_:

0000000000000000 <_ZNSt10_Head_baseILm0EPN4llvm16MCRelocationInfoELb0EE7_M_headERKS3_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm20MCExternalSymbolizerD2Ev:

0000000000000000 <_ZN4llvm20MCExternalSymbolizerD1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	adrp	x0, 0 <_ZN4llvm20MCExternalSymbolizerD1Ev>
  10:	ldr	x0, [x0]
  14:	add	x1, x0, #0x10
  18:	ldr	x0, [sp, #24]
  1c:	str	x1, [x0]
  20:	ldr	x0, [sp, #24]
  24:	bl	0 <_ZN4llvm12MCSymbolizerD2Ev>
  28:	nop
  2c:	ldp	x29, x30, [sp], #32
  30:	ret

Disassembly of section .text._ZN4llvm20MCExternalSymbolizerD0Ev:

0000000000000000 <_ZN4llvm20MCExternalSymbolizerD0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm20MCExternalSymbolizerD0Ev>
  14:	mov	x1, #0x30                  	// #48
  18:	ldr	x0, [sp, #24]
  1c:	bl	0 <_ZdlPvm>
  20:	ldp	x29, x30, [sp], #32
  24:	ret

MCRelocationInfo.cpp.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <_ZN4llvm16MCRelocationInfoC1ERNS_9MCContextE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	adrp	x0, 0 <_ZN4llvm16MCRelocationInfoC1ERNS_9MCContextE>
  10:	ldr	x0, [x0]
  14:	add	x1, x0, #0x10
  18:	ldr	x0, [sp, #8]
  1c:	str	x1, [x0]
  20:	ldr	x0, [sp, #8]
  24:	ldr	x1, [sp]
  28:	str	x1, [x0, #8]
  2c:	nop
  30:	add	sp, sp, #0x10
  34:	ret

0000000000000038 <_ZN4llvm16MCRelocationInfoD1Ev>:
  38:	sub	sp, sp, #0x10
  3c:	str	x0, [sp, #8]
  40:	adrp	x0, 0 <_ZN4llvm16MCRelocationInfoC1ERNS_9MCContextE>
  44:	ldr	x0, [x0]
  48:	add	x1, x0, #0x10
  4c:	ldr	x0, [sp, #8]
  50:	str	x1, [x0]
  54:	nop
  58:	add	sp, sp, #0x10
  5c:	ret

0000000000000060 <_ZN4llvm16MCRelocationInfoD0Ev>:
  60:	stp	x29, x30, [sp, #-32]!
  64:	mov	x29, sp
  68:	str	x0, [sp, #24]
  6c:	ldr	x0, [sp, #24]
  70:	bl	38 <_ZN4llvm16MCRelocationInfoD1Ev>
  74:	mov	x1, #0x10                  	// #16
  78:	ldr	x0, [sp, #24]
  7c:	bl	0 <_ZdlPvm>
  80:	ldp	x29, x30, [sp], #32
  84:	ret

0000000000000088 <_ZN4llvm16MCRelocationInfo28createExprForCAPIVariantKindEPKNS_6MCExprEj>:
  88:	sub	sp, sp, #0x20
  8c:	str	x0, [sp, #24]
  90:	str	x1, [sp, #16]
  94:	str	w2, [sp, #12]
  98:	ldr	w0, [sp, #12]
  9c:	cmp	w0, #0x0
  a0:	b.eq	ac <_ZN4llvm16MCRelocationInfo28createExprForCAPIVariantKindEPKNS_6MCExprEj+0x24>  // b.none
  a4:	mov	x0, #0x0                   	// #0
  a8:	b	b0 <_ZN4llvm16MCRelocationInfo28createExprForCAPIVariantKindEPKNS_6MCExprEj+0x28>
  ac:	ldr	x0, [sp, #16]
  b0:	add	sp, sp, #0x20
  b4:	ret

00000000000000b8 <_ZN4llvm22createMCRelocationInfoERKNS_6TripleERNS_9MCContextE>:
  b8:	stp	x29, x30, [sp, #-48]!
  bc:	mov	x29, sp
  c0:	str	x19, [sp, #16]
  c4:	str	x0, [sp, #40]
  c8:	str	x1, [sp, #32]
  cc:	mov	x0, #0x10                  	// #16
  d0:	bl	0 <_Znwm>
  d4:	mov	x19, x0
  d8:	ldr	x1, [sp, #32]
  dc:	mov	x0, x19
  e0:	bl	0 <_ZN4llvm16MCRelocationInfoC1ERNS_9MCContextE>
  e4:	mov	x0, x19
  e8:	ldr	x19, [sp, #16]
  ec:	ldp	x29, x30, [sp], #48
  f0:	ret

MCSymbolizer.cpp.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <_ZN4llvm12MCSymbolizerD1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	adrp	x0, 0 <_ZN4llvm12MCSymbolizerD1Ev>
  10:	ldr	x0, [x0]
  14:	add	x1, x0, #0x10
  18:	ldr	x0, [sp, #24]
  1c:	str	x1, [x0]
  20:	ldr	x0, [sp, #24]
  24:	add	x0, x0, #0x10
  28:	bl	0 <_ZN4llvm12MCSymbolizerD1Ev>
  2c:	nop
  30:	ldp	x29, x30, [sp], #32
  34:	ret

0000000000000038 <_ZN4llvm12MCSymbolizerD0Ev>:
  38:	stp	x29, x30, [sp, #-32]!
  3c:	mov	x29, sp
  40:	str	x0, [sp, #24]
  44:	ldr	x0, [sp, #24]
  48:	bl	0 <_ZN4llvm12MCSymbolizerD1Ev>
  4c:	mov	x1, #0x18                  	// #24
  50:	ldr	x0, [sp, #24]
  54:	bl	0 <_ZdlPvm>
  58:	ldp	x29, x30, [sp], #32
  5c:	ret

Disassembly of section .text._ZNSt10unique_ptrIN4llvm16MCRelocationInfoESt14default_deleteIS1_EED2Ev:

0000000000000000 <_ZNSt10unique_ptrIN4llvm16MCRelocationInfoESt14default_deleteIS1_EED1Ev>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	ldr	x0, [sp, #40]
  14:	bl	0 <_ZNSt10unique_ptrIN4llvm16MCRelocationInfoESt14default_deleteIS1_EED1Ev>
  18:	str	x0, [sp, #56]
  1c:	ldr	x0, [sp, #56]
  20:	ldr	x0, [x0]
  24:	cmp	x0, #0x0
  28:	b.eq	50 <_ZNSt10unique_ptrIN4llvm16MCRelocationInfoESt14default_deleteIS1_EED1Ev+0x50>  // b.none
  2c:	ldr	x0, [sp, #40]
  30:	bl	0 <_ZNSt10unique_ptrIN4llvm16MCRelocationInfoESt14default_deleteIS1_EED1Ev>
  34:	mov	x19, x0
  38:	ldr	x0, [sp, #56]
  3c:	bl	0 <_ZNSt10unique_ptrIN4llvm16MCRelocationInfoESt14default_deleteIS1_EED1Ev>
  40:	ldr	x0, [x0]
  44:	mov	x1, x0
  48:	mov	x0, x19
  4c:	bl	0 <_ZNSt10unique_ptrIN4llvm16MCRelocationInfoESt14default_deleteIS1_EED1Ev>
  50:	ldr	x0, [sp, #56]
  54:	str	xzr, [x0]
  58:	nop
  5c:	ldr	x19, [sp, #16]
  60:	ldp	x29, x30, [sp], #64
  64:	ret

Disassembly of section .text._ZNSt10unique_ptrIN4llvm16MCRelocationInfoESt14default_deleteIS1_EE11get_deleterEv:

0000000000000000 <_ZNSt10unique_ptrIN4llvm16MCRelocationInfoESt14default_deleteIS1_EE11get_deleterEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt10unique_ptrIN4llvm16MCRelocationInfoESt14default_deleteIS1_EE11get_deleterEv>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZNSt15__uniq_ptr_implIN4llvm16MCRelocationInfoESt14default_deleteIS1_EE6_M_ptrEv:

0000000000000000 <_ZNSt15__uniq_ptr_implIN4llvm16MCRelocationInfoESt14default_deleteIS1_EE6_M_ptrEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt15__uniq_ptr_implIN4llvm16MCRelocationInfoESt14default_deleteIS1_EE6_M_ptrEv>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZSt4moveIRPN4llvm16MCRelocationInfoEEONSt16remove_referenceIT_E4typeEOS5_:

0000000000000000 <_ZSt4moveIRPN4llvm16MCRelocationInfoEEONSt16remove_referenceIT_E4typeEOS5_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNKSt14default_deleteIN4llvm16MCRelocationInfoEEclEPS1_:

0000000000000000 <_ZNKSt14default_deleteIN4llvm16MCRelocationInfoEEclEPS1_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #16]
  14:	cmp	x0, #0x0
  18:	b.eq	2c <_ZNKSt14default_deleteIN4llvm16MCRelocationInfoEEclEPS1_+0x2c>  // b.none
  1c:	ldr	x1, [x0]
  20:	add	x1, x1, #0x8
  24:	ldr	x1, [x1]
  28:	blr	x1
  2c:	nop
  30:	ldp	x29, x30, [sp], #32
  34:	ret

Disassembly of section .text._ZNSt15__uniq_ptr_implIN4llvm16MCRelocationInfoESt14default_deleteIS1_EE10_M_deleterEv:

0000000000000000 <_ZNSt15__uniq_ptr_implIN4llvm16MCRelocationInfoESt14default_deleteIS1_EE10_M_deleterEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt15__uniq_ptr_implIN4llvm16MCRelocationInfoESt14default_deleteIS1_EE10_M_deleterEv>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZSt3getILm0EJPN4llvm16MCRelocationInfoESt14default_deleteIS1_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS9_:

0000000000000000 <_ZSt3getILm0EJPN4llvm16MCRelocationInfoESt14default_deleteIS1_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS9_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZSt3getILm0EJPN4llvm16MCRelocationInfoESt14default_deleteIS1_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS9_>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZSt3getILm1EJPN4llvm16MCRelocationInfoESt14default_deleteIS1_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS9_:

0000000000000000 <_ZSt3getILm1EJPN4llvm16MCRelocationInfoESt14default_deleteIS1_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS9_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZSt3getILm1EJPN4llvm16MCRelocationInfoESt14default_deleteIS1_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS9_>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZSt12__get_helperILm0EPN4llvm16MCRelocationInfoEJSt14default_deleteIS1_EEERT0_RSt11_Tuple_implIXT_EJS5_DpT1_EE:

0000000000000000 <_ZSt12__get_helperILm0EPN4llvm16MCRelocationInfoEJSt14default_deleteIS1_EEERT0_RSt11_Tuple_implIXT_EJS5_DpT1_EE>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZSt12__get_helperILm0EPN4llvm16MCRelocationInfoEJSt14default_deleteIS1_EEERT0_RSt11_Tuple_implIXT_EJS5_DpT1_EE>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZSt12__get_helperILm1ESt14default_deleteIN4llvm16MCRelocationInfoEEJEERT0_RSt11_Tuple_implIXT_EJS4_DpT1_EE:

0000000000000000 <_ZSt12__get_helperILm1ESt14default_deleteIN4llvm16MCRelocationInfoEEJEERT0_RSt11_Tuple_implIXT_EJS4_DpT1_EE>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZSt12__get_helperILm1ESt14default_deleteIN4llvm16MCRelocationInfoEEJEERT0_RSt11_Tuple_implIXT_EJS4_DpT1_EE>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm0EJPN4llvm16MCRelocationInfoESt14default_deleteIS1_EEE7_M_headERS5_:

0000000000000000 <_ZNSt11_Tuple_implILm0EJPN4llvm16MCRelocationInfoESt14default_deleteIS1_EEE7_M_headERS5_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt11_Tuple_implILm0EJPN4llvm16MCRelocationInfoESt14default_deleteIS1_EEE7_M_headERS5_>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm1EJSt14default_deleteIN4llvm16MCRelocationInfoEEEE7_M_headERS4_:

0000000000000000 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIN4llvm16MCRelocationInfoEEEE7_M_headERS4_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIN4llvm16MCRelocationInfoEEEE7_M_headERS4_>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZNSt10_Head_baseILm0EPN4llvm16MCRelocationInfoELb0EE7_M_headERS3_:

0000000000000000 <_ZNSt10_Head_baseILm0EPN4llvm16MCRelocationInfoELb0EE7_M_headERS3_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt10_Head_baseILm1ESt14default_deleteIN4llvm16MCRelocationInfoEELb1EE7_M_headERS4_:

0000000000000000 <_ZNSt10_Head_baseILm1ESt14default_deleteIN4llvm16MCRelocationInfoEELb1EE7_M_headERS4_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret
