$date
        2019-Oct-29 09:17:49
$end
$version
        Vivado v2017.4 (64-bit)
$end
$timescale
        1ps
$end
$scope module dut $end
$var reg 16 " system_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/ad7606_data [15:0] $end
$var reg 32 2 system_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/DMA_AXIS_tdata [31:0] $end
$var reg 31 R system_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data [30:0] $end
$var reg 1 q u_ila_0_adc_buf_data $end
$var reg 32 r system_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt [31:0] $end
$var reg 3 4" system_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/state [2:0] $end
$var reg 16 7" system_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/ad7606_if_m0/ad_ch2 [15:0] $end
$var reg 16 G" system_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/ad7606_if_m0/ad_ch1 [15:0] $end
$var reg 24 W" system_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/ad7606_if_m0/begin_moment_ch1 [23:0] $end
$var reg 24 o" system_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/ad7606_if_m0/begin_moment_ch2 [23:0] $end
$var reg 24 )# system_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/ad7606_if_m0/end_moment_ch2 [23:0] $end
$var reg 24 A# system_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/ad7606_if_m0/end_moment_ch1 [23:0] $end
$var reg 8 Y# u_ila_0_data_valid_ch [7:0] $end
$var reg 27 a# system_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/ad7606_if_m0/data_buf_ch2 [26:0] $end
$var reg 5 |# u_ila_0_data_buf_ch2 [31:27] $end
$var reg 27 #$ system_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/ad7606_if_m0/data_buf_ch1 [26:0] $end
$var reg 5 >$ u_ila_0_data_buf_ch1 [31:27] $end
$var reg 24 C$ system_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/ad7606_if_m0/signal_duration_ch2 [23:0] $end
$var reg 16 [$ system_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/ad7606_if_m0/sample_cnt [15:0] $end
$var reg 24 k$ system_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/ad7606_if_m0/signal_duration_ch1 [23:0] $end
$var reg 4 %% system_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/ad7606_if_m0/state [3:0] $end
$var reg 1 )% system_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/ad7606_busy $end
$var reg 1 *% system_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/ad7606_first_data $end
$var reg 1 +% system_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/ad7606_rd $end
$var reg 1 ,% system_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/ad7606_if_m0/ad_reset $end
$var reg 1 -% system_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_en $end
$var reg 1 .% system_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_rd $end
$var reg 1 /% system_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_wr $end
$var reg 1 0% system_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/ad7606_if_m0/data_valid_ch1 $end
$var reg 1 1% system_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/ad7606_if_m0/data_valid_ch2 $end
$var reg 1 2% system_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/empty $end
$var reg 1 3% system_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_start $end
$var reg 1 4% system_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/ad7606_if_m0/start_last_flag_ch1 $end
$var reg 1 5% system_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/ad7606_if_m0/start_last_flag_ch2 $end
$var reg 1 6% system_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/DMA_AXIS_tlast $end
$var reg 1 7% u_ila_0_DMA_AXIS_tvalid $end
$var reg 1 8% system_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/DMA_AXIS_tready $end
$var reg 1 9% _TRIGGER $end
$var reg 1 :% _WINDOW $end
$var reg 1 ;% _GAP $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b11000001100001 "
b110011110101010011110 2
b110011110101010011110 R
0q
b1 r
b1 4"
b1111111111111111 7"
b1 G"
b110011111111101100010 W"
b110000110000111001101 o"
b110000110000111001101 )#
b110011111110110100111 A#
b0 Y#
b1000110000110000111001101 a#
b0 |#
b110011110101010011110 #$
b0 >$
b0 C$
b111100001100 [$
b111111111111111001000101 k$
b11 %%
1)%
0*%
1+%
0,%
0-%
0.%
0/%
00%
11%
12%
13%
14%
05%
06%
07%
18%
09%
1:%
0;%
$end
#197
0)%
#198
b100 %%
#199
0+%
#200
b11000000000001 "
1*%
#201
b1 "
#202
b111100001101 [$
b101 %%
1+%
#203
0+%
#204
b111011101110101 "
0*%
#205
b1111111111111101 "
#206
b1111111111111101 7"
b110 %%
1+%
#207
0+%
#208
b1111111111111111 "
#209
b1111111111111110 "
#210
b111 %%
1+%
#211
0+%
#212
b1111111111111111 "
#213
b1111111111111101 "
#214
b1000 %%
1+%
#215
0+%
#216
b1111111111111111 "
#217
b11000001011110 "
#218
b1001 %%
1+%
#219
0+%
#222
b1010 %%
1+%
#223
0+%
#224
b11000001101110 "
#225
b11000001100100 "
#226
b1011 %%
1+%
#227
0+%
#228
b11000001110111 "
#229
b11000001011111 "
#230
b1100 %%
1+%
#231
b0 %%
#252
b1 %%
#255
b10 %%
#257
1)%
#261
b11 %%
#512
19%
#639
0)%
#640
b100 %%
#641
0+%
#642
b11000001001001 "
1*%
#643
b1 "
#644
b111100001110 [$
b101 %%
1+%
#645
0+%
#646
b111011111111111 "
0*%
#647
b1111111111111110 "
#648
b1111111111111110 7"
b110 %%
1+%
#649
0+%
#652
b111 %%
1+%
#653
0+%
#654
b1111111111111111 "
#655
b1111111111111101 "
#656
b1000 %%
1+%
#657
0+%
#658
b1111101111111111 "
#659
b11000001011110 "
#660
b1001 %%
1+%
#661
0+%
#662
b11000001011111 "
#664
b1010 %%
1+%
#665
0+%
#666
b11000001111111 "
#667
b11000001100010 "
#668
b1011 %%
1+%
#669
0+%
#671
b11000001100000 "
#672
b1100 %%
1+%
#673
b0 %%
#694
b1 %%
#697
b10 %%
#699
1)%
#703
b11 %%
