#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Wed Apr  5 10:34:56 2023
# Process ID: 553610
# Current directory: /home/rohitmathurs/eel7210/eel7210-lab7/eel7210-lab7.runs/design_1_and_gate_0_0_synth_1
# Command line: vivado -log design_1_and_gate_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_and_gate_0_0.tcl
# Log file: /home/rohitmathurs/eel7210/eel7210-lab7/eel7210-lab7.runs/design_1_and_gate_0_0_synth_1/design_1_and_gate_0_0.vds
# Journal file: /home/rohitmathurs/eel7210/eel7210-lab7/eel7210-lab7.runs/design_1_and_gate_0_0_synth_1/vivado.jou
# Running On: lab-linux, OS: Linux, CPU Frequency: 3000.065 MHz, CPU Physical cores: 2, Host memory: 20881 MB
#-----------------------------------------------------------
source design_1_and_gate_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2884.113 ; gain = 0.023 ; free physical = 3735 ; free virtual = 15996
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/Xilinx/Vivado/2022.1/data/ip'.
Command: synth_design -top design_1_and_gate_0_0 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 553668
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2884.113 ; gain = 0.000 ; free physical = 183 ; free virtual = 12391
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_and_gate_0_0' [/home/rohitmathurs/eel7210/eel7210-lab7/eel7210-lab7.gen/sources_1/bd/design_1/ip/design_1_and_gate_0_0/synth/design_1_and_gate_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'and_gate' [/home/rohitmathurs/eel7210/eel7210-lab7/eel7210-lab7.srcs/sources_1/new/and_gate.v:3]
INFO: [Synth 8-6155] done synthesizing module 'and_gate' (0#1) [/home/rohitmathurs/eel7210/eel7210-lab7/eel7210-lab7.srcs/sources_1/new/and_gate.v:3]
INFO: [Synth 8-6155] done synthesizing module 'design_1_and_gate_0_0' (0#1) [/home/rohitmathurs/eel7210/eel7210-lab7/eel7210-lab7.gen/sources_1/bd/design_1/ip/design_1_and_gate_0_0/synth/design_1_and_gate_0_0.v:53]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2884.113 ; gain = 0.000 ; free physical = 2210 ; free virtual = 14390
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2884.113 ; gain = 0.000 ; free physical = 2208 ; free virtual = 14389
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2884.113 ; gain = 0.000 ; free physical = 2208 ; free virtual = 14389
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2884.113 ; gain = 0.000 ; free physical = 2208 ; free virtual = 14388
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2916.129 ; gain = 0.000 ; free physical = 2277 ; free virtual = 14459
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2916.129 ; gain = 0.000 ; free physical = 2277 ; free virtual = 14458
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 2916.129 ; gain = 32.016 ; free physical = 2301 ; free virtual = 14482
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 2916.129 ; gain = 32.016 ; free physical = 2301 ; free virtual = 14482
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 2916.129 ; gain = 32.016 ; free physical = 2301 ; free virtual = 14482
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 2916.129 ; gain = 32.016 ; free physical = 2287 ; free virtual = 14469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 2916.129 ; gain = 32.016 ; free physical = 2285 ; free virtual = 14470
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 2916.129 ; gain = 32.016 ; free physical = 2149 ; free virtual = 14342
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 2916.129 ; gain = 32.016 ; free physical = 2149 ; free virtual = 14342
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 2916.129 ; gain = 32.016 ; free physical = 2132 ; free virtual = 14324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 2916.129 ; gain = 32.016 ; free physical = 1877 ; free virtual = 14070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 2916.129 ; gain = 32.016 ; free physical = 1877 ; free virtual = 14070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 2916.129 ; gain = 32.016 ; free physical = 1877 ; free virtual = 14070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 2916.129 ; gain = 32.016 ; free physical = 1877 ; free virtual = 14070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 2916.129 ; gain = 32.016 ; free physical = 1877 ; free virtual = 14070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 2916.129 ; gain = 32.016 ; free physical = 1877 ; free virtual = 14070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT2 |     1|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 2916.129 ; gain = 32.016 ; free physical = 1877 ; free virtual = 14070
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 2916.129 ; gain = 0.000 ; free physical = 1925 ; free virtual = 14117
Synthesis Optimization Complete : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 2916.137 ; gain = 32.016 ; free physical = 1925 ; free virtual = 14117
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2916.137 ; gain = 0.000 ; free physical = 1919 ; free virtual = 14112
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2916.137 ; gain = 0.000 ; free physical = 1978 ; free virtual = 14170
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 2b0d43a7
INFO: [Common 17-83] Releasing license: Synthesis
20 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:48 ; elapsed = 00:00:43 . Memory (MB): peak = 2916.137 ; gain = 32.023 ; free physical = 2166 ; free virtual = 14358
INFO: [Common 17-1381] The checkpoint '/home/rohitmathurs/eel7210/eel7210-lab7/eel7210-lab7.runs/design_1_and_gate_0_0_synth_1/design_1_and_gate_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_and_gate_0_0, cache-ID = 3b8dc0e7bd2956da
INFO: [Common 17-1381] The checkpoint '/home/rohitmathurs/eel7210/eel7210-lab7/eel7210-lab7.runs/design_1_and_gate_0_0_synth_1/design_1_and_gate_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_and_gate_0_0_utilization_synth.rpt -pb design_1_and_gate_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Apr  5 10:35:58 2023...
