{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1539805123851 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1539805123862 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 17 15:38:43 2018 " "Processing started: Wed Oct 17 15:38:43 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1539805123862 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539805123862 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Counter -c Counter " "Command: quartus_map --read_settings_files=on --write_settings_files=off Counter -c Counter" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539805123862 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1539805124635 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1539805124635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.v 4 4 " "Found 4 design units, including 4 entities, in source file counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Counter " "Found entity 1: Counter" {  } { { "Counter.v" "" { Text "C:/intelFPGA_lite/17.0/csc258/lab5/Counter.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539805140996 ""} { "Info" "ISGN_ENTITY_NAME" "2 CounterSub " "Found entity 2: CounterSub" {  } { { "Counter.v" "" { Text "C:/intelFPGA_lite/17.0/csc258/lab5/Counter.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539805140996 ""} { "Info" "ISGN_ENTITY_NAME" "3 TFlipFlop " "Found entity 3: TFlipFlop" {  } { { "Counter.v" "" { Text "C:/intelFPGA_lite/17.0/csc258/lab5/Counter.v" 107 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539805140996 ""} { "Info" "ISGN_ENTITY_NAME" "4 segmentdecoder " "Found entity 4: segmentdecoder" {  } { { "Counter.v" "" { Text "C:/intelFPGA_lite/17.0/csc258/lab5/Counter.v" 120 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539805140996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539805140996 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 Flasher.v(23) " "Verilog HDL Expression warning at Flasher.v(23): truncated literal to match 1 bits" {  } { { "Flasher.v" "" { Text "C:/intelFPGA_lite/17.0/csc258/lab5/Flasher.v" 23 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1539805140999 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 Flasher.v(24) " "Verilog HDL Expression warning at Flasher.v(24): truncated literal to match 1 bits" {  } { { "Flasher.v" "" { Text "C:/intelFPGA_lite/17.0/csc258/lab5/Flasher.v" 24 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1539805140999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flasher.v 4 4 " "Found 4 design units, including 4 entities, in source file flasher.v" { { "Info" "ISGN_ENTITY_NAME" "1 Flasher " "Found entity 1: Flasher" {  } { { "Flasher.v" "" { Text "C:/intelFPGA_lite/17.0/csc258/lab5/Flasher.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539805141000 ""} { "Info" "ISGN_ENTITY_NAME" "2 RateDivider " "Found entity 2: RateDivider" {  } { { "Flasher.v" "" { Text "C:/intelFPGA_lite/17.0/csc258/lab5/Flasher.v" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539805141000 ""} { "Info" "ISGN_ENTITY_NAME" "3 DisplayCounter " "Found entity 3: DisplayCounter" {  } { { "Flasher.v" "" { Text "C:/intelFPGA_lite/17.0/csc258/lab5/Flasher.v" 80 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539805141000 ""} { "Info" "ISGN_ENTITY_NAME" "4 segdecoder " "Found entity 4: segdecoder" {  } { { "Flasher.v" "" { Text "C:/intelFPGA_lite/17.0/csc258/lab5/Flasher.v" 102 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539805141000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539805141000 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "RateDivider morse_decoder.v(55) " "Verilog HDL error at morse_decoder.v(55): module \"RateDivider\" cannot be declared more than once" {  } { { "morse_decoder.v" "" { Text "C:/intelFPGA_lite/17.0/csc258/lab5/morse_decoder.v" 55 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1539805141003 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "RateDivider Flasher.v(55) " "HDL info at Flasher.v(55): see declaration for object \"RateDivider\"" {  } { { "Flasher.v" "" { Text "C:/intelFPGA_lite/17.0/csc258/lab5/Flasher.v" 55 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539805141004 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "Shifter morse_decoder.v(81) " "Ignored design unit \"Shifter\" at morse_decoder.v(81) due to previous errors" {  } { { "morse_decoder.v" "" { Text "C:/intelFPGA_lite/17.0/csc258/lab5/morse_decoder.v" 81 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1539805141004 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "ShifterBit morse_decoder.v(222) " "Ignored design unit \"ShifterBit\" at morse_decoder.v(222) due to previous errors" {  } { { "morse_decoder.v" "" { Text "C:/intelFPGA_lite/17.0/csc258/lab5/morse_decoder.v" 222 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1539805141004 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "flipflop morse_decoder.v(241) " "Ignored design unit \"flipflop\" at morse_decoder.v(241) due to previous errors" {  } { { "morse_decoder.v" "" { Text "C:/intelFPGA_lite/17.0/csc258/lab5/morse_decoder.v" 241 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1539805141004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "morse_decoder.v 0 0 " "Found 0 design units, including 0 entities, in source file morse_decoder.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539805141005 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4786 " "Peak virtual memory: 4786 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1539805141158 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Oct 17 15:39:01 2018 " "Processing ended: Wed Oct 17 15:39:01 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1539805141158 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1539805141158 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:42 " "Total CPU time (on all processors): 00:00:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1539805141158 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1539805141158 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 6 s 3 s " "Quartus Prime Full Compilation was unsuccessful. 6 errors, 3 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1539805141887 ""}
