`timescale 1ns / 1ps

module Program_Counter(
    input clk,
    input reset, 
    input [31:0] PC_in, //Next Value
    output reg [31:0] PC_out //Current Value
);
    always @(posedge clk or posedge reset)
    begin
        if (reset)
            PC_out <= 0;       
        else 
            PC_out <= PC_in;
    end
endmodule
