Running: d:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o D:/Studia/UCiSW/PROJEKT/v1/v1_16.03.2015/modulTB_isim_beh.exe -prj D:/Studia/UCiSW/PROJEKT/v1/v1_16.03.2015/modulTB_beh.prj work.modulTB 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "D:/Studia/UCiSW/PROJEKT/v1/v1_16.03.2015/modul.vhd" into library work
Parsing VHDL file "D:/Studia/UCiSW/PROJEKT/v1/v1_16.03.2015/modulTB.vhd" into library work
Starting static elaboration
ERROR:HDLCompiler:1156 - "D:/Studia/UCiSW/PROJEKT/v1/v1_16.03.2015/modulTB.vhd" Line 45: Formal port <output> does not exist in entity <modul>.  Please compare the definition of block <modul> to its component declaration and its instantion to detect the mismatch.
ERROR:Simulator:777 - Static elaboration of top level VHDL design unit modultb in library work failed
