

================================================================
== Vitis HLS Report for 'dft'
================================================================
* Date:           Sat Dec 14 21:39:53 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   334093|   334093|  3.341 ms|  3.341 ms|  334094|  334094|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------+------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                         |                              |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |                 Instance                |            Module            |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +-----------------------------------------+------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_dft_Pipeline_VITIS_LOOP_26_1_fu_236  |dft_Pipeline_VITIS_LOOP_26_1  |      264|      264|   2.640 us|   2.640 us|   264|   264|       no|
        |grp_dft_Pipeline_VITIS_LOOP_42_3_fu_282  |dft_Pipeline_VITIS_LOOP_42_3  |     1300|     1300|  13.000 us|  13.000 us|  1300|  1300|       no|
        +-----------------------------------------+------------------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_41_2  |   333824|   333824|      1304|          -|          -|   256|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     80|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        2|    5|    2205|   2328|    -|
|Memory           |        6|    -|       0|      0|    0|
|Multiplexer      |        -|    -|       -|    364|    -|
|Register         |        -|    -|     298|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        8|    5|    2503|   2772|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        2|    2|       2|      5|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------+------------------------------+---------+----+------+------+-----+
    |                 Instance                |            Module            | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-----------------------------------------+------------------------------+---------+----+------+------+-----+
    |control_s_axi_U                          |control_s_axi                 |        0|   0|    36|    40|    0|
    |grp_dft_Pipeline_VITIS_LOOP_26_1_fu_236  |dft_Pipeline_VITIS_LOOP_26_1  |        0|   0|   268|   149|    0|
    |grp_dft_Pipeline_VITIS_LOOP_42_3_fu_282  |dft_Pipeline_VITIS_LOOP_42_3  |        2|   5|  1901|  2139|    0|
    +-----------------------------------------+------------------------------+---------+----+------+------+-----+
    |Total                                    |                              |        2|   5|  2205|  2328|    0|
    +-----------------------------------------+------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------------+-------------------------+---------+---+----+-----+------+-----+------+-------------+
    |    Memory   |          Module         | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------+-------------------------+---------+---+----+-----+------+-----+------+-------------+
    |temp_real_U  |temp_real_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |temp_imag_U  |temp_real_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |real_Out_U   |temp_real_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |imag_Out_U   |temp_real_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |cpy_re_U     |temp_real_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |cpy_im_U     |temp_real_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    +-------------+-------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total        |                         |        6|  0|   0|    0|  1536|  192|     6|        49152|
    +-------------+-------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------------------------+----------+----+---+----+------------+------------+
    |                     Variable Name                    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------------------------+----------+----+---+----+------------+------------+
    |add_ln41_fu_381_p2                                    |         +|   0|  0|  14|           9|           1|
    |grp_dft_Pipeline_VITIS_LOOP_42_3_fu_282_Out_I_TREADY  |       and|   0|  0|   2|           1|           1|
    |grp_dft_Pipeline_VITIS_LOOP_42_3_fu_282_Out_R_TREADY  |       and|   0|  0|   2|           1|           1|
    |icmp_ln249_1_fu_467_p2                                |      icmp|   0|  0|  17|          31|           1|
    |icmp_ln249_fu_436_p2                                  |      icmp|   0|  0|  17|          31|           1|
    |icmp_ln41_fu_375_p2                                   |      icmp|   0|  0|  11|           9|          10|
    |icmp_ln52_fu_413_p2                                   |      icmp|   0|  0|  11|           9|           8|
    |ap_block_state9                                       |        or|   0|  0|   2|           1|           1|
    |xor_ln249_1_fu_474_p2                                 |       xor|   0|  0|   2|           1|           2|
    |xor_ln249_fu_443_p2                                   |       xor|   0|  0|   2|           1|           2|
    +------------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                 |          |   0|  0|  80|          94|          28|
    +------------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------+----+-----------+-----+-----------+
    |               Name              | LUT| Input Size| Bits| Total Bits|
    +---------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                        |  53|         10|    1|         10|
    |cpy_im_address0                  |  14|          3|    8|         24|
    |cpy_im_ce0                       |  14|          3|    1|          3|
    |cpy_im_we0                       |   9|          2|    1|          2|
    |cpy_re_address0                  |  14|          3|    8|         24|
    |cpy_re_ce0                       |  14|          3|    1|          3|
    |cpy_re_we0                       |   9|          2|    1|          2|
    |i_1_fu_128                       |   9|          2|    9|         18|
    |imag_Out_address0                |  20|          4|    8|         32|
    |imag_Out_ce0                     |  20|          4|    1|          4|
    |imag_Out_d0                      |  14|          3|   32|         96|
    |imag_Out_we0                     |  14|          3|    1|          3|
    |imag_sample_TREADY_int_regslice  |   9|          2|    1|          2|
    |real_Out_address0                |  20|          4|    8|         32|
    |real_Out_ce0                     |  20|          4|    1|          4|
    |real_Out_d0                      |  14|          3|   32|         96|
    |real_Out_we0                     |  14|          3|    1|          3|
    |real_sample_TREADY_int_regslice  |   9|          2|    1|          2|
    |temp_imag_address0               |  14|          3|    8|         24|
    |temp_imag_ce0                    |  14|          3|    1|          3|
    |temp_imag_we0                    |   9|          2|    1|          2|
    |temp_real_address0               |  14|          3|    8|         24|
    |temp_real_ce0                    |  14|          3|    1|          3|
    |temp_real_we0                    |   9|          2|    1|          2|
    +---------------------------------+----+-----------+-----+-----------+
    |Total                            | 364|         76|  136|        418|
    +---------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------+----+----+-----+-----------+
    |                         Name                         | FF | LUT| Bits| Const Bits|
    +------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                             |   9|   0|    9|          0|
    |bitcast_ln46_reg_615                                  |  32|   0|   32|          0|
    |bitcast_ln47_reg_620                                  |  32|   0|   32|          0|
    |cpy_im_load_reg_604                                   |  32|   0|   32|          0|
    |cpy_re_load_reg_599                                   |  32|   0|   32|          0|
    |grp_dft_Pipeline_VITIS_LOOP_26_1_fu_236_ap_start_reg  |   1|   0|    1|          0|
    |grp_dft_Pipeline_VITIS_LOOP_42_3_fu_282_ap_start_reg  |   1|   0|    1|          0|
    |i_1_fu_128                                            |   9|   0|    9|          0|
    |i_reg_560                                             |   9|   0|    9|          0|
    |icmp_ln249_1_reg_660                                  |   1|   0|    1|          0|
    |icmp_ln249_reg_640                                    |   1|   0|    1|          0|
    |icmp_ln52_reg_625                                     |   1|   0|    1|          0|
    |imag_Out_load_reg_594                                 |  32|   0|   32|          0|
    |real_Out_load_reg_589                                 |  32|   0|   32|          0|
    |tmp_2_reg_655                                         |   1|   0|    1|          0|
    |tmp_reg_635                                           |   1|   0|    1|          0|
    |trunc_ln232_1_reg_650                                 |  31|   0|   31|          0|
    |trunc_ln232_reg_630                                   |  31|   0|   31|          0|
    |trunc_ln43_reg_609                                    |   8|   0|    8|          0|
    |xor_ln249_1_reg_665                                   |   1|   0|    1|          0|
    |xor_ln249_reg_645                                     |   1|   0|    1|          0|
    +------------------------------------------------------+----+----+-----+-----------+
    |Total                                                 | 298|   0|  298|          0|
    +------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+----------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-----------------------+-----+-----+------------+----------------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|               control|   return void|
|s_axi_control_AWREADY  |  out|    1|       s_axi|               control|   return void|
|s_axi_control_AWADDR   |   in|    4|       s_axi|               control|   return void|
|s_axi_control_WVALID   |   in|    1|       s_axi|               control|   return void|
|s_axi_control_WREADY   |  out|    1|       s_axi|               control|   return void|
|s_axi_control_WDATA    |   in|   32|       s_axi|               control|   return void|
|s_axi_control_WSTRB    |   in|    4|       s_axi|               control|   return void|
|s_axi_control_ARVALID  |   in|    1|       s_axi|               control|   return void|
|s_axi_control_ARREADY  |  out|    1|       s_axi|               control|   return void|
|s_axi_control_ARADDR   |   in|    4|       s_axi|               control|   return void|
|s_axi_control_RVALID   |  out|    1|       s_axi|               control|   return void|
|s_axi_control_RREADY   |   in|    1|       s_axi|               control|   return void|
|s_axi_control_RDATA    |  out|   32|       s_axi|               control|   return void|
|s_axi_control_RRESP    |  out|    2|       s_axi|               control|   return void|
|s_axi_control_BVALID   |  out|    1|       s_axi|               control|   return void|
|s_axi_control_BREADY   |   in|    1|       s_axi|               control|   return void|
|s_axi_control_BRESP    |  out|    2|       s_axi|               control|   return void|
|ap_clk                 |   in|    1|  ap_ctrl_hs|                   dft|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|                   dft|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|                   dft|  return value|
|real_sample_TDATA      |   in|   32|        axis|  real_sample_V_data_V|       pointer|
|real_sample_TVALID     |   in|    1|        axis|  real_sample_V_dest_V|       pointer|
|real_sample_TREADY     |  out|    1|        axis|  real_sample_V_dest_V|       pointer|
|real_sample_TDEST      |   in|    6|        axis|  real_sample_V_dest_V|       pointer|
|real_sample_TKEEP      |   in|    4|        axis|  real_sample_V_keep_V|       pointer|
|real_sample_TSTRB      |   in|    4|        axis|  real_sample_V_strb_V|       pointer|
|real_sample_TUSER      |   in|    2|        axis|  real_sample_V_user_V|       pointer|
|real_sample_TLAST      |   in|    1|        axis|  real_sample_V_last_V|       pointer|
|real_sample_TID        |   in|    5|        axis|    real_sample_V_id_V|       pointer|
|imag_sample_TDATA      |   in|   32|        axis|  imag_sample_V_data_V|       pointer|
|imag_sample_TVALID     |   in|    1|        axis|  imag_sample_V_dest_V|       pointer|
|imag_sample_TREADY     |  out|    1|        axis|  imag_sample_V_dest_V|       pointer|
|imag_sample_TDEST      |   in|    6|        axis|  imag_sample_V_dest_V|       pointer|
|imag_sample_TKEEP      |   in|    4|        axis|  imag_sample_V_keep_V|       pointer|
|imag_sample_TSTRB      |   in|    4|        axis|  imag_sample_V_strb_V|       pointer|
|imag_sample_TUSER      |   in|    2|        axis|  imag_sample_V_user_V|       pointer|
|imag_sample_TLAST      |   in|    1|        axis|  imag_sample_V_last_V|       pointer|
|imag_sample_TID        |   in|    5|        axis|    imag_sample_V_id_V|       pointer|
|Out_R_TDATA            |  out|   32|        axis|        Out_R_V_data_V|       pointer|
|Out_R_TVALID           |  out|    1|        axis|        Out_R_V_dest_V|       pointer|
|Out_R_TREADY           |   in|    1|        axis|        Out_R_V_dest_V|       pointer|
|Out_R_TDEST            |  out|    6|        axis|        Out_R_V_dest_V|       pointer|
|Out_R_TKEEP            |  out|    4|        axis|        Out_R_V_keep_V|       pointer|
|Out_R_TSTRB            |  out|    4|        axis|        Out_R_V_strb_V|       pointer|
|Out_R_TUSER            |  out|    2|        axis|        Out_R_V_user_V|       pointer|
|Out_R_TLAST            |  out|    1|        axis|        Out_R_V_last_V|       pointer|
|Out_R_TID              |  out|    5|        axis|          Out_R_V_id_V|       pointer|
|Out_I_TDATA            |  out|   32|        axis|        Out_I_V_data_V|       pointer|
|Out_I_TVALID           |  out|    1|        axis|        Out_I_V_dest_V|       pointer|
|Out_I_TREADY           |   in|    1|        axis|        Out_I_V_dest_V|       pointer|
|Out_I_TDEST            |  out|    6|        axis|        Out_I_V_dest_V|       pointer|
|Out_I_TKEEP            |  out|    4|        axis|        Out_I_V_keep_V|       pointer|
|Out_I_TSTRB            |  out|    4|        axis|        Out_I_V_strb_V|       pointer|
|Out_I_TUSER            |  out|    2|        axis|        Out_I_V_user_V|       pointer|
|Out_I_TLAST            |  out|    1|        axis|        Out_I_V_last_V|       pointer|
|Out_I_TID              |  out|    5|        axis|          Out_I_V_id_V|       pointer|
+-----------------------+-----+-----+------------+----------------------+--------------+

