Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Wed Nov 12 18:50:01 2025
| Host         : agam running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                  Violations  
---------  ----------------  -------------------------------------------  ----------  
TIMING-14  Critical Warning  LUT on the clock tree                        1           
TIMING-20  Warning           Non-clocked latch                            8           
ULMTCS-1   Warning           Control Sets use limits recommend reduction  1           
LATCH-1    Advisory          Existing latches in the design               1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (136)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (8)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (136)
--------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/core_0/inst/if_id_reg_instance/instr_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/core_0/inst/if_id_reg_instance/instr_reg[12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/core_0/inst/if_id_reg_instance/instr_reg[13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/core_0/inst/if_id_reg_instance/instr_reg[14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/core_0/inst/if_id_reg_instance/instr_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/core_0/inst/if_id_reg_instance/instr_reg[25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/core_0/inst/if_id_reg_instance/instr_reg[26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/core_0/inst/if_id_reg_instance/instr_reg[27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/core_0/inst/if_id_reg_instance/instr_reg[28]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/core_0/inst/if_id_reg_instance/instr_reg[29]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/core_0/inst/if_id_reg_instance/instr_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/core_0/inst/if_id_reg_instance/instr_reg[30]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/core_0/inst/if_id_reg_instance/instr_reg[31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/core_0/inst/if_id_reg_instance/instr_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/core_0/inst/if_id_reg_instance/instr_reg[4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/core_0/inst/if_id_reg_instance/instr_reg[5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/core_0/inst/if_id_reg_instance/instr_reg[6]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (8)
------------------------------------------------
 There are 8 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     80.808        0.000                      0                62743        0.012        0.000                      0                62743       98.750        0.000                       0                 24857  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
clk_fpga_0  {0.000 100.000}      200.000         5.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         80.808        0.000                      0                62743        0.012        0.000                      0                62743       98.750        0.000                       0                 24857  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    
(none)        clk_fpga_0    clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk_fpga_0                  
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       80.808ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.012ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       98.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             80.808ns  (required time - arrival time)
  Source:                 design_1_i/core_0/inst/id_stage_instance/regfile_instance/reg_array_reg[44][56]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/core_0/inst/if_id_reg_instance/instr_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_0 rise@200.000ns - clk_fpga_0 fall@100.000ns)
  Data Path Delay:        15.408ns  (logic 3.125ns (20.282%)  route 12.283ns (79.718%))
  Logic Levels:           13  (CARRY4=2 LUT2=2 LUT3=2 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.353ns = ( 205.353 - 200.000 ) 
    Source Clock Delay      (SCD):    6.014ns = ( 106.014 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.508ns
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                    100.000   100.000 f  
    PS7_X0Y0             PS7                          0.000   100.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   101.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101   101.294 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16186, routed)       2.141   103.435    design_1_i/core_0/inst/sys_clk
    SLICE_X49Y50         LUT2 (Prop_lut2_I0_O)        0.124   103.559 f  design_1_i/core_0/inst/if_stage_instance_i_1/O
                         net (fo=1, routed)           0.707   104.266    design_1_i/core_0/inst/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   104.367 f  design_1_i/core_0/inst/clk_BUFG_inst/O
                         net (fo=8672, routed)        1.647   106.014    design_1_i/core_0/inst/id_stage_instance/regfile_instance/clk
    SLICE_X36Y63         FDRE                                         r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/reg_array_reg[44][56]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y63         FDRE (Prop_fdre_C_Q)         0.524   106.538 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/reg_array_reg[44][56]/Q
                         net (fo=2, routed)           1.754   108.292    design_1_i/core_0/inst/id_stage_instance/regfile_instance/reg_array_reg[44]_19[56]
    SLICE_X29Y70         LUT6 (Prop_lut6_I3_O)        0.124   108.416 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data2[56]_INST_0_i_28/O
                         net (fo=1, routed)           0.000   108.416    design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data2[56]_INST_0_i_28_n_0
    SLICE_X29Y70         MUXF7 (Prop_muxf7_I1_O)      0.217   108.633 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data2[56]_INST_0_i_12/O
                         net (fo=1, routed)           0.000   108.633    design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data2[56]_INST_0_i_12_n_0
    SLICE_X29Y70         MUXF8 (Prop_muxf8_I1_O)      0.094   108.727 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data2[56]_INST_0_i_4/O
                         net (fo=1, routed)           1.066   109.793    design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data2[56]_INST_0_i_4_n_0
    SLICE_X29Y60         LUT6 (Prop_lut6_I5_O)        0.316   110.109 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data2[56]_INST_0/O
                         net (fo=2, routed)           1.736   111.844    design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data2[56]
    SLICE_X36Y40         LUT5 (Prop_lut5_I4_O)        0.124   111.968 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/zero_carry__3_i_37/O
                         net (fo=1, routed)           0.725   112.693    design_1_i/core_0/inst/id_stage_instance/regfile_instance/zero_carry__3_i_37_n_0
    SLICE_X37Y39         LUT3 (Prop_lut3_I2_O)        0.150   112.843 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/zero_carry__3_i_13/O
                         net (fo=5, routed)           1.570   114.413    design_1_i/core_0/inst/id_stage_instance/regfile_instance/comparator_forwarded_read_data2[56]
    SLICE_X37Y31         LUT6 (Prop_lut6_I2_O)        0.326   114.739 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/zero_carry__3_i_2/O
                         net (fo=1, routed)           0.000   114.739    design_1_i/core_0/inst/id_stage_instance/comparator_instance/zero_carry__4_0[2]
    SLICE_X37Y31         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   115.137 r  design_1_i/core_0/inst/id_stage_instance/comparator_instance/zero_carry__3/CO[3]
                         net (fo=1, routed)           0.000   115.137    design_1_i/core_0/inst/id_stage_instance/comparator_instance/zero_carry__3_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   115.294 r  design_1_i/core_0/inst/id_stage_instance/comparator_instance/zero_carry__4/CO[1]
                         net (fo=1, routed)           0.817   116.111    design_1_i/core_0/inst/id_stage_instance/regfile_instance/CO[0]
    SLICE_X39Y31         LUT6 (Prop_lut6_I5_O)        0.329   116.440 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/branch_taken_INST_0/O
                         net (fo=65, routed)          1.108   117.549    design_1_i/core_0/inst/if_stage_instance/branch_predictor_instance/id_branch_taken
    SLICE_X48Y23         LUT2 (Prop_lut2_I1_O)        0.124   117.673 r  design_1_i/core_0/inst/if_stage_instance/branch_predictor_instance/branch_prediction_failed_INST_0/O
                         net (fo=1, routed)           0.670   118.343    design_1_i/core_0/inst/hdu_instance/branch_prediction_failed
    SLICE_X48Y23         LUT2 (Prop_lut2_I1_O)        0.124   118.467 r  design_1_i/core_0/inst/hdu_instance/jump_stall_INST_0/O
                         net (fo=1, routed)           0.829   119.296    design_1_i/core_0/inst/jump_stall
    SLICE_X49Y18         LUT3 (Prop_lut3_I1_O)        0.118   119.414 r  design_1_i/core_0/inst/if_id_reg_instance_i_1/O
                         net (fo=96, routed)          2.008   121.422    design_1_i/core_0/inst/if_id_reg_instance/rst
    SLICE_X33Y42         FDRE                                         r  design_1_i/core_0/inst/if_id_reg_instance/instr_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    200.000   200.000 r  
    PS7_X0Y0             PS7                          0.000   200.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   201.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   201.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16186, routed)       1.870   203.050    design_1_i/core_0/inst/sys_clk
    SLICE_X49Y50         LUT2 (Prop_lut2_I0_O)        0.100   203.150 r  design_1_i/core_0/inst/if_stage_instance_i_1/O
                         net (fo=1, routed)           0.618   203.768    design_1_i/core_0/inst/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   203.859 r  design_1_i/core_0/inst/clk_BUFG_inst/O
                         net (fo=8672, routed)        1.494   205.353    design_1_i/core_0/inst/if_id_reg_instance/clk
    SLICE_X33Y42         FDRE                                         r  design_1_i/core_0/inst/if_id_reg_instance/instr_reg[20]/C
                         clock pessimism              0.508   205.861    
                         clock uncertainty           -3.000   202.861    
    SLICE_X33Y42         FDRE (Setup_fdre_C_R)       -0.631   202.230    design_1_i/core_0/inst/if_id_reg_instance/instr_reg[20]
  -------------------------------------------------------------------
                         required time                        202.230    
                         arrival time                        -121.422    
  -------------------------------------------------------------------
                         slack                                 80.808    

Slack (MET) :             80.857ns  (required time - arrival time)
  Source:                 design_1_i/core_0/inst/id_stage_instance/regfile_instance/reg_array_reg[44][56]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/core_0/inst/if_id_reg_instance/instr_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_0 rise@200.000ns - clk_fpga_0 fall@100.000ns)
  Data Path Delay:        15.265ns  (logic 3.125ns (20.471%)  route 12.140ns (79.529%))
  Logic Levels:           13  (CARRY4=2 LUT2=2 LUT3=2 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.354ns = ( 205.354 - 200.000 ) 
    Source Clock Delay      (SCD):    6.014ns = ( 106.014 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.508ns
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                    100.000   100.000 f  
    PS7_X0Y0             PS7                          0.000   100.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   101.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101   101.294 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16186, routed)       2.141   103.435    design_1_i/core_0/inst/sys_clk
    SLICE_X49Y50         LUT2 (Prop_lut2_I0_O)        0.124   103.559 f  design_1_i/core_0/inst/if_stage_instance_i_1/O
                         net (fo=1, routed)           0.707   104.266    design_1_i/core_0/inst/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   104.367 f  design_1_i/core_0/inst/clk_BUFG_inst/O
                         net (fo=8672, routed)        1.647   106.014    design_1_i/core_0/inst/id_stage_instance/regfile_instance/clk
    SLICE_X36Y63         FDRE                                         r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/reg_array_reg[44][56]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y63         FDRE (Prop_fdre_C_Q)         0.524   106.538 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/reg_array_reg[44][56]/Q
                         net (fo=2, routed)           1.754   108.292    design_1_i/core_0/inst/id_stage_instance/regfile_instance/reg_array_reg[44]_19[56]
    SLICE_X29Y70         LUT6 (Prop_lut6_I3_O)        0.124   108.416 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data2[56]_INST_0_i_28/O
                         net (fo=1, routed)           0.000   108.416    design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data2[56]_INST_0_i_28_n_0
    SLICE_X29Y70         MUXF7 (Prop_muxf7_I1_O)      0.217   108.633 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data2[56]_INST_0_i_12/O
                         net (fo=1, routed)           0.000   108.633    design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data2[56]_INST_0_i_12_n_0
    SLICE_X29Y70         MUXF8 (Prop_muxf8_I1_O)      0.094   108.727 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data2[56]_INST_0_i_4/O
                         net (fo=1, routed)           1.066   109.793    design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data2[56]_INST_0_i_4_n_0
    SLICE_X29Y60         LUT6 (Prop_lut6_I5_O)        0.316   110.109 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data2[56]_INST_0/O
                         net (fo=2, routed)           1.736   111.844    design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data2[56]
    SLICE_X36Y40         LUT5 (Prop_lut5_I4_O)        0.124   111.968 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/zero_carry__3_i_37/O
                         net (fo=1, routed)           0.725   112.693    design_1_i/core_0/inst/id_stage_instance/regfile_instance/zero_carry__3_i_37_n_0
    SLICE_X37Y39         LUT3 (Prop_lut3_I2_O)        0.150   112.843 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/zero_carry__3_i_13/O
                         net (fo=5, routed)           1.570   114.413    design_1_i/core_0/inst/id_stage_instance/regfile_instance/comparator_forwarded_read_data2[56]
    SLICE_X37Y31         LUT6 (Prop_lut6_I2_O)        0.326   114.739 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/zero_carry__3_i_2/O
                         net (fo=1, routed)           0.000   114.739    design_1_i/core_0/inst/id_stage_instance/comparator_instance/zero_carry__4_0[2]
    SLICE_X37Y31         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   115.137 r  design_1_i/core_0/inst/id_stage_instance/comparator_instance/zero_carry__3/CO[3]
                         net (fo=1, routed)           0.000   115.137    design_1_i/core_0/inst/id_stage_instance/comparator_instance/zero_carry__3_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   115.294 r  design_1_i/core_0/inst/id_stage_instance/comparator_instance/zero_carry__4/CO[1]
                         net (fo=1, routed)           0.817   116.111    design_1_i/core_0/inst/id_stage_instance/regfile_instance/CO[0]
    SLICE_X39Y31         LUT6 (Prop_lut6_I5_O)        0.329   116.440 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/branch_taken_INST_0/O
                         net (fo=65, routed)          1.108   117.549    design_1_i/core_0/inst/if_stage_instance/branch_predictor_instance/id_branch_taken
    SLICE_X48Y23         LUT2 (Prop_lut2_I1_O)        0.124   117.673 r  design_1_i/core_0/inst/if_stage_instance/branch_predictor_instance/branch_prediction_failed_INST_0/O
                         net (fo=1, routed)           0.670   118.343    design_1_i/core_0/inst/hdu_instance/branch_prediction_failed
    SLICE_X48Y23         LUT2 (Prop_lut2_I1_O)        0.124   118.467 r  design_1_i/core_0/inst/hdu_instance/jump_stall_INST_0/O
                         net (fo=1, routed)           0.829   119.296    design_1_i/core_0/inst/jump_stall
    SLICE_X49Y18         LUT3 (Prop_lut3_I1_O)        0.118   119.414 r  design_1_i/core_0/inst/if_id_reg_instance_i_1/O
                         net (fo=96, routed)          1.865   121.279    design_1_i/core_0/inst/if_id_reg_instance/rst
    SLICE_X32Y45         FDRE                                         r  design_1_i/core_0/inst/if_id_reg_instance/instr_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    200.000   200.000 r  
    PS7_X0Y0             PS7                          0.000   200.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   201.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   201.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16186, routed)       1.870   203.050    design_1_i/core_0/inst/sys_clk
    SLICE_X49Y50         LUT2 (Prop_lut2_I0_O)        0.100   203.150 r  design_1_i/core_0/inst/if_stage_instance_i_1/O
                         net (fo=1, routed)           0.618   203.768    design_1_i/core_0/inst/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   203.859 r  design_1_i/core_0/inst/clk_BUFG_inst/O
                         net (fo=8672, routed)        1.495   205.354    design_1_i/core_0/inst/if_id_reg_instance/clk
    SLICE_X32Y45         FDRE                                         r  design_1_i/core_0/inst/if_id_reg_instance/instr_reg[16]/C
                         clock pessimism              0.508   205.862    
                         clock uncertainty           -3.000   202.862    
    SLICE_X32Y45         FDRE (Setup_fdre_C_R)       -0.726   202.136    design_1_i/core_0/inst/if_id_reg_instance/instr_reg[16]
  -------------------------------------------------------------------
                         required time                        202.136    
                         arrival time                        -121.279    
  -------------------------------------------------------------------
                         slack                                 80.857    

Slack (MET) :             80.857ns  (required time - arrival time)
  Source:                 design_1_i/core_0/inst/id_stage_instance/regfile_instance/reg_array_reg[44][56]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/core_0/inst/if_id_reg_instance/instr_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_0 rise@200.000ns - clk_fpga_0 fall@100.000ns)
  Data Path Delay:        15.265ns  (logic 3.125ns (20.471%)  route 12.140ns (79.529%))
  Logic Levels:           13  (CARRY4=2 LUT2=2 LUT3=2 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.354ns = ( 205.354 - 200.000 ) 
    Source Clock Delay      (SCD):    6.014ns = ( 106.014 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.508ns
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                    100.000   100.000 f  
    PS7_X0Y0             PS7                          0.000   100.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   101.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101   101.294 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16186, routed)       2.141   103.435    design_1_i/core_0/inst/sys_clk
    SLICE_X49Y50         LUT2 (Prop_lut2_I0_O)        0.124   103.559 f  design_1_i/core_0/inst/if_stage_instance_i_1/O
                         net (fo=1, routed)           0.707   104.266    design_1_i/core_0/inst/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   104.367 f  design_1_i/core_0/inst/clk_BUFG_inst/O
                         net (fo=8672, routed)        1.647   106.014    design_1_i/core_0/inst/id_stage_instance/regfile_instance/clk
    SLICE_X36Y63         FDRE                                         r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/reg_array_reg[44][56]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y63         FDRE (Prop_fdre_C_Q)         0.524   106.538 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/reg_array_reg[44][56]/Q
                         net (fo=2, routed)           1.754   108.292    design_1_i/core_0/inst/id_stage_instance/regfile_instance/reg_array_reg[44]_19[56]
    SLICE_X29Y70         LUT6 (Prop_lut6_I3_O)        0.124   108.416 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data2[56]_INST_0_i_28/O
                         net (fo=1, routed)           0.000   108.416    design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data2[56]_INST_0_i_28_n_0
    SLICE_X29Y70         MUXF7 (Prop_muxf7_I1_O)      0.217   108.633 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data2[56]_INST_0_i_12/O
                         net (fo=1, routed)           0.000   108.633    design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data2[56]_INST_0_i_12_n_0
    SLICE_X29Y70         MUXF8 (Prop_muxf8_I1_O)      0.094   108.727 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data2[56]_INST_0_i_4/O
                         net (fo=1, routed)           1.066   109.793    design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data2[56]_INST_0_i_4_n_0
    SLICE_X29Y60         LUT6 (Prop_lut6_I5_O)        0.316   110.109 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data2[56]_INST_0/O
                         net (fo=2, routed)           1.736   111.844    design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data2[56]
    SLICE_X36Y40         LUT5 (Prop_lut5_I4_O)        0.124   111.968 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/zero_carry__3_i_37/O
                         net (fo=1, routed)           0.725   112.693    design_1_i/core_0/inst/id_stage_instance/regfile_instance/zero_carry__3_i_37_n_0
    SLICE_X37Y39         LUT3 (Prop_lut3_I2_O)        0.150   112.843 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/zero_carry__3_i_13/O
                         net (fo=5, routed)           1.570   114.413    design_1_i/core_0/inst/id_stage_instance/regfile_instance/comparator_forwarded_read_data2[56]
    SLICE_X37Y31         LUT6 (Prop_lut6_I2_O)        0.326   114.739 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/zero_carry__3_i_2/O
                         net (fo=1, routed)           0.000   114.739    design_1_i/core_0/inst/id_stage_instance/comparator_instance/zero_carry__4_0[2]
    SLICE_X37Y31         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   115.137 r  design_1_i/core_0/inst/id_stage_instance/comparator_instance/zero_carry__3/CO[3]
                         net (fo=1, routed)           0.000   115.137    design_1_i/core_0/inst/id_stage_instance/comparator_instance/zero_carry__3_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   115.294 r  design_1_i/core_0/inst/id_stage_instance/comparator_instance/zero_carry__4/CO[1]
                         net (fo=1, routed)           0.817   116.111    design_1_i/core_0/inst/id_stage_instance/regfile_instance/CO[0]
    SLICE_X39Y31         LUT6 (Prop_lut6_I5_O)        0.329   116.440 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/branch_taken_INST_0/O
                         net (fo=65, routed)          1.108   117.549    design_1_i/core_0/inst/if_stage_instance/branch_predictor_instance/id_branch_taken
    SLICE_X48Y23         LUT2 (Prop_lut2_I1_O)        0.124   117.673 r  design_1_i/core_0/inst/if_stage_instance/branch_predictor_instance/branch_prediction_failed_INST_0/O
                         net (fo=1, routed)           0.670   118.343    design_1_i/core_0/inst/hdu_instance/branch_prediction_failed
    SLICE_X48Y23         LUT2 (Prop_lut2_I1_O)        0.124   118.467 r  design_1_i/core_0/inst/hdu_instance/jump_stall_INST_0/O
                         net (fo=1, routed)           0.829   119.296    design_1_i/core_0/inst/jump_stall
    SLICE_X49Y18         LUT3 (Prop_lut3_I1_O)        0.118   119.414 r  design_1_i/core_0/inst/if_id_reg_instance_i_1/O
                         net (fo=96, routed)          1.865   121.279    design_1_i/core_0/inst/if_id_reg_instance/rst
    SLICE_X32Y45         FDRE                                         r  design_1_i/core_0/inst/if_id_reg_instance/instr_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    200.000   200.000 r  
    PS7_X0Y0             PS7                          0.000   200.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   201.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   201.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16186, routed)       1.870   203.050    design_1_i/core_0/inst/sys_clk
    SLICE_X49Y50         LUT2 (Prop_lut2_I0_O)        0.100   203.150 r  design_1_i/core_0/inst/if_stage_instance_i_1/O
                         net (fo=1, routed)           0.618   203.768    design_1_i/core_0/inst/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   203.859 r  design_1_i/core_0/inst/clk_BUFG_inst/O
                         net (fo=8672, routed)        1.495   205.354    design_1_i/core_0/inst/if_id_reg_instance/clk
    SLICE_X32Y45         FDRE                                         r  design_1_i/core_0/inst/if_id_reg_instance/instr_reg[17]/C
                         clock pessimism              0.508   205.862    
                         clock uncertainty           -3.000   202.862    
    SLICE_X32Y45         FDRE (Setup_fdre_C_R)       -0.726   202.136    design_1_i/core_0/inst/if_id_reg_instance/instr_reg[17]
  -------------------------------------------------------------------
                         required time                        202.136    
                         arrival time                        -121.279    
  -------------------------------------------------------------------
                         slack                                 80.857    

Slack (MET) :             80.857ns  (required time - arrival time)
  Source:                 design_1_i/core_0/inst/id_stage_instance/regfile_instance/reg_array_reg[44][56]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/core_0/inst/if_id_reg_instance/instr_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_0 rise@200.000ns - clk_fpga_0 fall@100.000ns)
  Data Path Delay:        15.265ns  (logic 3.125ns (20.471%)  route 12.140ns (79.529%))
  Logic Levels:           13  (CARRY4=2 LUT2=2 LUT3=2 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.354ns = ( 205.354 - 200.000 ) 
    Source Clock Delay      (SCD):    6.014ns = ( 106.014 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.508ns
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                    100.000   100.000 f  
    PS7_X0Y0             PS7                          0.000   100.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   101.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101   101.294 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16186, routed)       2.141   103.435    design_1_i/core_0/inst/sys_clk
    SLICE_X49Y50         LUT2 (Prop_lut2_I0_O)        0.124   103.559 f  design_1_i/core_0/inst/if_stage_instance_i_1/O
                         net (fo=1, routed)           0.707   104.266    design_1_i/core_0/inst/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   104.367 f  design_1_i/core_0/inst/clk_BUFG_inst/O
                         net (fo=8672, routed)        1.647   106.014    design_1_i/core_0/inst/id_stage_instance/regfile_instance/clk
    SLICE_X36Y63         FDRE                                         r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/reg_array_reg[44][56]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y63         FDRE (Prop_fdre_C_Q)         0.524   106.538 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/reg_array_reg[44][56]/Q
                         net (fo=2, routed)           1.754   108.292    design_1_i/core_0/inst/id_stage_instance/regfile_instance/reg_array_reg[44]_19[56]
    SLICE_X29Y70         LUT6 (Prop_lut6_I3_O)        0.124   108.416 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data2[56]_INST_0_i_28/O
                         net (fo=1, routed)           0.000   108.416    design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data2[56]_INST_0_i_28_n_0
    SLICE_X29Y70         MUXF7 (Prop_muxf7_I1_O)      0.217   108.633 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data2[56]_INST_0_i_12/O
                         net (fo=1, routed)           0.000   108.633    design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data2[56]_INST_0_i_12_n_0
    SLICE_X29Y70         MUXF8 (Prop_muxf8_I1_O)      0.094   108.727 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data2[56]_INST_0_i_4/O
                         net (fo=1, routed)           1.066   109.793    design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data2[56]_INST_0_i_4_n_0
    SLICE_X29Y60         LUT6 (Prop_lut6_I5_O)        0.316   110.109 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data2[56]_INST_0/O
                         net (fo=2, routed)           1.736   111.844    design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data2[56]
    SLICE_X36Y40         LUT5 (Prop_lut5_I4_O)        0.124   111.968 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/zero_carry__3_i_37/O
                         net (fo=1, routed)           0.725   112.693    design_1_i/core_0/inst/id_stage_instance/regfile_instance/zero_carry__3_i_37_n_0
    SLICE_X37Y39         LUT3 (Prop_lut3_I2_O)        0.150   112.843 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/zero_carry__3_i_13/O
                         net (fo=5, routed)           1.570   114.413    design_1_i/core_0/inst/id_stage_instance/regfile_instance/comparator_forwarded_read_data2[56]
    SLICE_X37Y31         LUT6 (Prop_lut6_I2_O)        0.326   114.739 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/zero_carry__3_i_2/O
                         net (fo=1, routed)           0.000   114.739    design_1_i/core_0/inst/id_stage_instance/comparator_instance/zero_carry__4_0[2]
    SLICE_X37Y31         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   115.137 r  design_1_i/core_0/inst/id_stage_instance/comparator_instance/zero_carry__3/CO[3]
                         net (fo=1, routed)           0.000   115.137    design_1_i/core_0/inst/id_stage_instance/comparator_instance/zero_carry__3_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   115.294 r  design_1_i/core_0/inst/id_stage_instance/comparator_instance/zero_carry__4/CO[1]
                         net (fo=1, routed)           0.817   116.111    design_1_i/core_0/inst/id_stage_instance/regfile_instance/CO[0]
    SLICE_X39Y31         LUT6 (Prop_lut6_I5_O)        0.329   116.440 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/branch_taken_INST_0/O
                         net (fo=65, routed)          1.108   117.549    design_1_i/core_0/inst/if_stage_instance/branch_predictor_instance/id_branch_taken
    SLICE_X48Y23         LUT2 (Prop_lut2_I1_O)        0.124   117.673 r  design_1_i/core_0/inst/if_stage_instance/branch_predictor_instance/branch_prediction_failed_INST_0/O
                         net (fo=1, routed)           0.670   118.343    design_1_i/core_0/inst/hdu_instance/branch_prediction_failed
    SLICE_X48Y23         LUT2 (Prop_lut2_I1_O)        0.124   118.467 r  design_1_i/core_0/inst/hdu_instance/jump_stall_INST_0/O
                         net (fo=1, routed)           0.829   119.296    design_1_i/core_0/inst/jump_stall
    SLICE_X49Y18         LUT3 (Prop_lut3_I1_O)        0.118   119.414 r  design_1_i/core_0/inst/if_id_reg_instance_i_1/O
                         net (fo=96, routed)          1.865   121.279    design_1_i/core_0/inst/if_id_reg_instance/rst
    SLICE_X32Y45         FDRE                                         r  design_1_i/core_0/inst/if_id_reg_instance/instr_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    200.000   200.000 r  
    PS7_X0Y0             PS7                          0.000   200.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   201.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   201.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16186, routed)       1.870   203.050    design_1_i/core_0/inst/sys_clk
    SLICE_X49Y50         LUT2 (Prop_lut2_I0_O)        0.100   203.150 r  design_1_i/core_0/inst/if_stage_instance_i_1/O
                         net (fo=1, routed)           0.618   203.768    design_1_i/core_0/inst/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   203.859 r  design_1_i/core_0/inst/clk_BUFG_inst/O
                         net (fo=8672, routed)        1.495   205.354    design_1_i/core_0/inst/if_id_reg_instance/clk
    SLICE_X32Y45         FDRE                                         r  design_1_i/core_0/inst/if_id_reg_instance/instr_reg[18]/C
                         clock pessimism              0.508   205.862    
                         clock uncertainty           -3.000   202.862    
    SLICE_X32Y45         FDRE (Setup_fdre_C_R)       -0.726   202.136    design_1_i/core_0/inst/if_id_reg_instance/instr_reg[18]
  -------------------------------------------------------------------
                         required time                        202.136    
                         arrival time                        -121.279    
  -------------------------------------------------------------------
                         slack                                 80.857    

Slack (MET) :             80.857ns  (required time - arrival time)
  Source:                 design_1_i/core_0/inst/id_stage_instance/regfile_instance/reg_array_reg[44][56]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/core_0/inst/if_id_reg_instance/instr_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_0 rise@200.000ns - clk_fpga_0 fall@100.000ns)
  Data Path Delay:        15.265ns  (logic 3.125ns (20.471%)  route 12.140ns (79.529%))
  Logic Levels:           13  (CARRY4=2 LUT2=2 LUT3=2 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.354ns = ( 205.354 - 200.000 ) 
    Source Clock Delay      (SCD):    6.014ns = ( 106.014 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.508ns
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                    100.000   100.000 f  
    PS7_X0Y0             PS7                          0.000   100.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   101.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101   101.294 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16186, routed)       2.141   103.435    design_1_i/core_0/inst/sys_clk
    SLICE_X49Y50         LUT2 (Prop_lut2_I0_O)        0.124   103.559 f  design_1_i/core_0/inst/if_stage_instance_i_1/O
                         net (fo=1, routed)           0.707   104.266    design_1_i/core_0/inst/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   104.367 f  design_1_i/core_0/inst/clk_BUFG_inst/O
                         net (fo=8672, routed)        1.647   106.014    design_1_i/core_0/inst/id_stage_instance/regfile_instance/clk
    SLICE_X36Y63         FDRE                                         r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/reg_array_reg[44][56]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y63         FDRE (Prop_fdre_C_Q)         0.524   106.538 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/reg_array_reg[44][56]/Q
                         net (fo=2, routed)           1.754   108.292    design_1_i/core_0/inst/id_stage_instance/regfile_instance/reg_array_reg[44]_19[56]
    SLICE_X29Y70         LUT6 (Prop_lut6_I3_O)        0.124   108.416 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data2[56]_INST_0_i_28/O
                         net (fo=1, routed)           0.000   108.416    design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data2[56]_INST_0_i_28_n_0
    SLICE_X29Y70         MUXF7 (Prop_muxf7_I1_O)      0.217   108.633 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data2[56]_INST_0_i_12/O
                         net (fo=1, routed)           0.000   108.633    design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data2[56]_INST_0_i_12_n_0
    SLICE_X29Y70         MUXF8 (Prop_muxf8_I1_O)      0.094   108.727 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data2[56]_INST_0_i_4/O
                         net (fo=1, routed)           1.066   109.793    design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data2[56]_INST_0_i_4_n_0
    SLICE_X29Y60         LUT6 (Prop_lut6_I5_O)        0.316   110.109 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data2[56]_INST_0/O
                         net (fo=2, routed)           1.736   111.844    design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data2[56]
    SLICE_X36Y40         LUT5 (Prop_lut5_I4_O)        0.124   111.968 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/zero_carry__3_i_37/O
                         net (fo=1, routed)           0.725   112.693    design_1_i/core_0/inst/id_stage_instance/regfile_instance/zero_carry__3_i_37_n_0
    SLICE_X37Y39         LUT3 (Prop_lut3_I2_O)        0.150   112.843 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/zero_carry__3_i_13/O
                         net (fo=5, routed)           1.570   114.413    design_1_i/core_0/inst/id_stage_instance/regfile_instance/comparator_forwarded_read_data2[56]
    SLICE_X37Y31         LUT6 (Prop_lut6_I2_O)        0.326   114.739 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/zero_carry__3_i_2/O
                         net (fo=1, routed)           0.000   114.739    design_1_i/core_0/inst/id_stage_instance/comparator_instance/zero_carry__4_0[2]
    SLICE_X37Y31         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   115.137 r  design_1_i/core_0/inst/id_stage_instance/comparator_instance/zero_carry__3/CO[3]
                         net (fo=1, routed)           0.000   115.137    design_1_i/core_0/inst/id_stage_instance/comparator_instance/zero_carry__3_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   115.294 r  design_1_i/core_0/inst/id_stage_instance/comparator_instance/zero_carry__4/CO[1]
                         net (fo=1, routed)           0.817   116.111    design_1_i/core_0/inst/id_stage_instance/regfile_instance/CO[0]
    SLICE_X39Y31         LUT6 (Prop_lut6_I5_O)        0.329   116.440 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/branch_taken_INST_0/O
                         net (fo=65, routed)          1.108   117.549    design_1_i/core_0/inst/if_stage_instance/branch_predictor_instance/id_branch_taken
    SLICE_X48Y23         LUT2 (Prop_lut2_I1_O)        0.124   117.673 r  design_1_i/core_0/inst/if_stage_instance/branch_predictor_instance/branch_prediction_failed_INST_0/O
                         net (fo=1, routed)           0.670   118.343    design_1_i/core_0/inst/hdu_instance/branch_prediction_failed
    SLICE_X48Y23         LUT2 (Prop_lut2_I1_O)        0.124   118.467 r  design_1_i/core_0/inst/hdu_instance/jump_stall_INST_0/O
                         net (fo=1, routed)           0.829   119.296    design_1_i/core_0/inst/jump_stall
    SLICE_X49Y18         LUT3 (Prop_lut3_I1_O)        0.118   119.414 r  design_1_i/core_0/inst/if_id_reg_instance_i_1/O
                         net (fo=96, routed)          1.865   121.279    design_1_i/core_0/inst/if_id_reg_instance/rst
    SLICE_X32Y45         FDRE                                         r  design_1_i/core_0/inst/if_id_reg_instance/instr_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    200.000   200.000 r  
    PS7_X0Y0             PS7                          0.000   200.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   201.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   201.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16186, routed)       1.870   203.050    design_1_i/core_0/inst/sys_clk
    SLICE_X49Y50         LUT2 (Prop_lut2_I0_O)        0.100   203.150 r  design_1_i/core_0/inst/if_stage_instance_i_1/O
                         net (fo=1, routed)           0.618   203.768    design_1_i/core_0/inst/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   203.859 r  design_1_i/core_0/inst/clk_BUFG_inst/O
                         net (fo=8672, routed)        1.495   205.354    design_1_i/core_0/inst/if_id_reg_instance/clk
    SLICE_X32Y45         FDRE                                         r  design_1_i/core_0/inst/if_id_reg_instance/instr_reg[21]/C
                         clock pessimism              0.508   205.862    
                         clock uncertainty           -3.000   202.862    
    SLICE_X32Y45         FDRE (Setup_fdre_C_R)       -0.726   202.136    design_1_i/core_0/inst/if_id_reg_instance/instr_reg[21]
  -------------------------------------------------------------------
                         required time                        202.136    
                         arrival time                        -121.279    
  -------------------------------------------------------------------
                         slack                                 80.857    

Slack (MET) :             80.858ns  (required time - arrival time)
  Source:                 design_1_i/core_0/inst/id_stage_instance/regfile_instance/reg_array_reg[44][56]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/core_0/inst/if_id_reg_instance/instr_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_0 rise@200.000ns - clk_fpga_0 fall@100.000ns)
  Data Path Delay:        15.264ns  (logic 3.125ns (20.473%)  route 12.139ns (79.527%))
  Logic Levels:           13  (CARRY4=2 LUT2=2 LUT3=2 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.354ns = ( 205.354 - 200.000 ) 
    Source Clock Delay      (SCD):    6.014ns = ( 106.014 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.508ns
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                    100.000   100.000 f  
    PS7_X0Y0             PS7                          0.000   100.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   101.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101   101.294 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16186, routed)       2.141   103.435    design_1_i/core_0/inst/sys_clk
    SLICE_X49Y50         LUT2 (Prop_lut2_I0_O)        0.124   103.559 f  design_1_i/core_0/inst/if_stage_instance_i_1/O
                         net (fo=1, routed)           0.707   104.266    design_1_i/core_0/inst/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   104.367 f  design_1_i/core_0/inst/clk_BUFG_inst/O
                         net (fo=8672, routed)        1.647   106.014    design_1_i/core_0/inst/id_stage_instance/regfile_instance/clk
    SLICE_X36Y63         FDRE                                         r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/reg_array_reg[44][56]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y63         FDRE (Prop_fdre_C_Q)         0.524   106.538 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/reg_array_reg[44][56]/Q
                         net (fo=2, routed)           1.754   108.292    design_1_i/core_0/inst/id_stage_instance/regfile_instance/reg_array_reg[44]_19[56]
    SLICE_X29Y70         LUT6 (Prop_lut6_I3_O)        0.124   108.416 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data2[56]_INST_0_i_28/O
                         net (fo=1, routed)           0.000   108.416    design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data2[56]_INST_0_i_28_n_0
    SLICE_X29Y70         MUXF7 (Prop_muxf7_I1_O)      0.217   108.633 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data2[56]_INST_0_i_12/O
                         net (fo=1, routed)           0.000   108.633    design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data2[56]_INST_0_i_12_n_0
    SLICE_X29Y70         MUXF8 (Prop_muxf8_I1_O)      0.094   108.727 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data2[56]_INST_0_i_4/O
                         net (fo=1, routed)           1.066   109.793    design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data2[56]_INST_0_i_4_n_0
    SLICE_X29Y60         LUT6 (Prop_lut6_I5_O)        0.316   110.109 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data2[56]_INST_0/O
                         net (fo=2, routed)           1.736   111.844    design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data2[56]
    SLICE_X36Y40         LUT5 (Prop_lut5_I4_O)        0.124   111.968 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/zero_carry__3_i_37/O
                         net (fo=1, routed)           0.725   112.693    design_1_i/core_0/inst/id_stage_instance/regfile_instance/zero_carry__3_i_37_n_0
    SLICE_X37Y39         LUT3 (Prop_lut3_I2_O)        0.150   112.843 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/zero_carry__3_i_13/O
                         net (fo=5, routed)           1.570   114.413    design_1_i/core_0/inst/id_stage_instance/regfile_instance/comparator_forwarded_read_data2[56]
    SLICE_X37Y31         LUT6 (Prop_lut6_I2_O)        0.326   114.739 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/zero_carry__3_i_2/O
                         net (fo=1, routed)           0.000   114.739    design_1_i/core_0/inst/id_stage_instance/comparator_instance/zero_carry__4_0[2]
    SLICE_X37Y31         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   115.137 r  design_1_i/core_0/inst/id_stage_instance/comparator_instance/zero_carry__3/CO[3]
                         net (fo=1, routed)           0.000   115.137    design_1_i/core_0/inst/id_stage_instance/comparator_instance/zero_carry__3_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   115.294 r  design_1_i/core_0/inst/id_stage_instance/comparator_instance/zero_carry__4/CO[1]
                         net (fo=1, routed)           0.817   116.111    design_1_i/core_0/inst/id_stage_instance/regfile_instance/CO[0]
    SLICE_X39Y31         LUT6 (Prop_lut6_I5_O)        0.329   116.440 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/branch_taken_INST_0/O
                         net (fo=65, routed)          1.108   117.549    design_1_i/core_0/inst/if_stage_instance/branch_predictor_instance/id_branch_taken
    SLICE_X48Y23         LUT2 (Prop_lut2_I1_O)        0.124   117.673 r  design_1_i/core_0/inst/if_stage_instance/branch_predictor_instance/branch_prediction_failed_INST_0/O
                         net (fo=1, routed)           0.670   118.343    design_1_i/core_0/inst/hdu_instance/branch_prediction_failed
    SLICE_X48Y23         LUT2 (Prop_lut2_I1_O)        0.124   118.467 r  design_1_i/core_0/inst/hdu_instance/jump_stall_INST_0/O
                         net (fo=1, routed)           0.829   119.296    design_1_i/core_0/inst/jump_stall
    SLICE_X49Y18         LUT3 (Prop_lut3_I1_O)        0.118   119.414 r  design_1_i/core_0/inst/if_id_reg_instance_i_1/O
                         net (fo=96, routed)          1.863   121.278    design_1_i/core_0/inst/if_id_reg_instance/rst
    SLICE_X32Y44         FDRE                                         r  design_1_i/core_0/inst/if_id_reg_instance/instr_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    200.000   200.000 r  
    PS7_X0Y0             PS7                          0.000   200.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   201.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   201.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16186, routed)       1.870   203.050    design_1_i/core_0/inst/sys_clk
    SLICE_X49Y50         LUT2 (Prop_lut2_I0_O)        0.100   203.150 r  design_1_i/core_0/inst/if_stage_instance_i_1/O
                         net (fo=1, routed)           0.618   203.768    design_1_i/core_0/inst/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   203.859 r  design_1_i/core_0/inst/clk_BUFG_inst/O
                         net (fo=8672, routed)        1.495   205.354    design_1_i/core_0/inst/if_id_reg_instance/clk
    SLICE_X32Y44         FDRE                                         r  design_1_i/core_0/inst/if_id_reg_instance/instr_reg[15]/C
                         clock pessimism              0.508   205.862    
                         clock uncertainty           -3.000   202.862    
    SLICE_X32Y44         FDRE (Setup_fdre_C_R)       -0.726   202.136    design_1_i/core_0/inst/if_id_reg_instance/instr_reg[15]
  -------------------------------------------------------------------
                         required time                        202.136    
                         arrival time                        -121.278    
  -------------------------------------------------------------------
                         slack                                 80.858    

Slack (MET) :             80.858ns  (required time - arrival time)
  Source:                 design_1_i/core_0/inst/id_stage_instance/regfile_instance/reg_array_reg[44][56]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/core_0/inst/if_id_reg_instance/instr_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_0 rise@200.000ns - clk_fpga_0 fall@100.000ns)
  Data Path Delay:        15.264ns  (logic 3.125ns (20.473%)  route 12.139ns (79.527%))
  Logic Levels:           13  (CARRY4=2 LUT2=2 LUT3=2 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.354ns = ( 205.354 - 200.000 ) 
    Source Clock Delay      (SCD):    6.014ns = ( 106.014 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.508ns
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                    100.000   100.000 f  
    PS7_X0Y0             PS7                          0.000   100.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   101.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101   101.294 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16186, routed)       2.141   103.435    design_1_i/core_0/inst/sys_clk
    SLICE_X49Y50         LUT2 (Prop_lut2_I0_O)        0.124   103.559 f  design_1_i/core_0/inst/if_stage_instance_i_1/O
                         net (fo=1, routed)           0.707   104.266    design_1_i/core_0/inst/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   104.367 f  design_1_i/core_0/inst/clk_BUFG_inst/O
                         net (fo=8672, routed)        1.647   106.014    design_1_i/core_0/inst/id_stage_instance/regfile_instance/clk
    SLICE_X36Y63         FDRE                                         r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/reg_array_reg[44][56]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y63         FDRE (Prop_fdre_C_Q)         0.524   106.538 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/reg_array_reg[44][56]/Q
                         net (fo=2, routed)           1.754   108.292    design_1_i/core_0/inst/id_stage_instance/regfile_instance/reg_array_reg[44]_19[56]
    SLICE_X29Y70         LUT6 (Prop_lut6_I3_O)        0.124   108.416 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data2[56]_INST_0_i_28/O
                         net (fo=1, routed)           0.000   108.416    design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data2[56]_INST_0_i_28_n_0
    SLICE_X29Y70         MUXF7 (Prop_muxf7_I1_O)      0.217   108.633 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data2[56]_INST_0_i_12/O
                         net (fo=1, routed)           0.000   108.633    design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data2[56]_INST_0_i_12_n_0
    SLICE_X29Y70         MUXF8 (Prop_muxf8_I1_O)      0.094   108.727 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data2[56]_INST_0_i_4/O
                         net (fo=1, routed)           1.066   109.793    design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data2[56]_INST_0_i_4_n_0
    SLICE_X29Y60         LUT6 (Prop_lut6_I5_O)        0.316   110.109 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data2[56]_INST_0/O
                         net (fo=2, routed)           1.736   111.844    design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data2[56]
    SLICE_X36Y40         LUT5 (Prop_lut5_I4_O)        0.124   111.968 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/zero_carry__3_i_37/O
                         net (fo=1, routed)           0.725   112.693    design_1_i/core_0/inst/id_stage_instance/regfile_instance/zero_carry__3_i_37_n_0
    SLICE_X37Y39         LUT3 (Prop_lut3_I2_O)        0.150   112.843 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/zero_carry__3_i_13/O
                         net (fo=5, routed)           1.570   114.413    design_1_i/core_0/inst/id_stage_instance/regfile_instance/comparator_forwarded_read_data2[56]
    SLICE_X37Y31         LUT6 (Prop_lut6_I2_O)        0.326   114.739 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/zero_carry__3_i_2/O
                         net (fo=1, routed)           0.000   114.739    design_1_i/core_0/inst/id_stage_instance/comparator_instance/zero_carry__4_0[2]
    SLICE_X37Y31         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   115.137 r  design_1_i/core_0/inst/id_stage_instance/comparator_instance/zero_carry__3/CO[3]
                         net (fo=1, routed)           0.000   115.137    design_1_i/core_0/inst/id_stage_instance/comparator_instance/zero_carry__3_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   115.294 r  design_1_i/core_0/inst/id_stage_instance/comparator_instance/zero_carry__4/CO[1]
                         net (fo=1, routed)           0.817   116.111    design_1_i/core_0/inst/id_stage_instance/regfile_instance/CO[0]
    SLICE_X39Y31         LUT6 (Prop_lut6_I5_O)        0.329   116.440 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/branch_taken_INST_0/O
                         net (fo=65, routed)          1.108   117.549    design_1_i/core_0/inst/if_stage_instance/branch_predictor_instance/id_branch_taken
    SLICE_X48Y23         LUT2 (Prop_lut2_I1_O)        0.124   117.673 r  design_1_i/core_0/inst/if_stage_instance/branch_predictor_instance/branch_prediction_failed_INST_0/O
                         net (fo=1, routed)           0.670   118.343    design_1_i/core_0/inst/hdu_instance/branch_prediction_failed
    SLICE_X48Y23         LUT2 (Prop_lut2_I1_O)        0.124   118.467 r  design_1_i/core_0/inst/hdu_instance/jump_stall_INST_0/O
                         net (fo=1, routed)           0.829   119.296    design_1_i/core_0/inst/jump_stall
    SLICE_X49Y18         LUT3 (Prop_lut3_I1_O)        0.118   119.414 r  design_1_i/core_0/inst/if_id_reg_instance_i_1/O
                         net (fo=96, routed)          1.863   121.278    design_1_i/core_0/inst/if_id_reg_instance/rst
    SLICE_X32Y44         FDRE                                         r  design_1_i/core_0/inst/if_id_reg_instance/instr_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    200.000   200.000 r  
    PS7_X0Y0             PS7                          0.000   200.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   201.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   201.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16186, routed)       1.870   203.050    design_1_i/core_0/inst/sys_clk
    SLICE_X49Y50         LUT2 (Prop_lut2_I0_O)        0.100   203.150 r  design_1_i/core_0/inst/if_stage_instance_i_1/O
                         net (fo=1, routed)           0.618   203.768    design_1_i/core_0/inst/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   203.859 r  design_1_i/core_0/inst/clk_BUFG_inst/O
                         net (fo=8672, routed)        1.495   205.354    design_1_i/core_0/inst/if_id_reg_instance/clk
    SLICE_X32Y44         FDRE                                         r  design_1_i/core_0/inst/if_id_reg_instance/instr_reg[22]/C
                         clock pessimism              0.508   205.862    
                         clock uncertainty           -3.000   202.862    
    SLICE_X32Y44         FDRE (Setup_fdre_C_R)       -0.726   202.136    design_1_i/core_0/inst/if_id_reg_instance/instr_reg[22]
  -------------------------------------------------------------------
                         required time                        202.136    
                         arrival time                        -121.278    
  -------------------------------------------------------------------
                         slack                                 80.858    

Slack (MET) :             80.858ns  (required time - arrival time)
  Source:                 design_1_i/core_0/inst/id_stage_instance/regfile_instance/reg_array_reg[44][56]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/core_0/inst/if_id_reg_instance/instr_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_0 rise@200.000ns - clk_fpga_0 fall@100.000ns)
  Data Path Delay:        15.264ns  (logic 3.125ns (20.473%)  route 12.139ns (79.527%))
  Logic Levels:           13  (CARRY4=2 LUT2=2 LUT3=2 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.354ns = ( 205.354 - 200.000 ) 
    Source Clock Delay      (SCD):    6.014ns = ( 106.014 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.508ns
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                    100.000   100.000 f  
    PS7_X0Y0             PS7                          0.000   100.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   101.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101   101.294 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16186, routed)       2.141   103.435    design_1_i/core_0/inst/sys_clk
    SLICE_X49Y50         LUT2 (Prop_lut2_I0_O)        0.124   103.559 f  design_1_i/core_0/inst/if_stage_instance_i_1/O
                         net (fo=1, routed)           0.707   104.266    design_1_i/core_0/inst/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   104.367 f  design_1_i/core_0/inst/clk_BUFG_inst/O
                         net (fo=8672, routed)        1.647   106.014    design_1_i/core_0/inst/id_stage_instance/regfile_instance/clk
    SLICE_X36Y63         FDRE                                         r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/reg_array_reg[44][56]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y63         FDRE (Prop_fdre_C_Q)         0.524   106.538 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/reg_array_reg[44][56]/Q
                         net (fo=2, routed)           1.754   108.292    design_1_i/core_0/inst/id_stage_instance/regfile_instance/reg_array_reg[44]_19[56]
    SLICE_X29Y70         LUT6 (Prop_lut6_I3_O)        0.124   108.416 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data2[56]_INST_0_i_28/O
                         net (fo=1, routed)           0.000   108.416    design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data2[56]_INST_0_i_28_n_0
    SLICE_X29Y70         MUXF7 (Prop_muxf7_I1_O)      0.217   108.633 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data2[56]_INST_0_i_12/O
                         net (fo=1, routed)           0.000   108.633    design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data2[56]_INST_0_i_12_n_0
    SLICE_X29Y70         MUXF8 (Prop_muxf8_I1_O)      0.094   108.727 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data2[56]_INST_0_i_4/O
                         net (fo=1, routed)           1.066   109.793    design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data2[56]_INST_0_i_4_n_0
    SLICE_X29Y60         LUT6 (Prop_lut6_I5_O)        0.316   110.109 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data2[56]_INST_0/O
                         net (fo=2, routed)           1.736   111.844    design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data2[56]
    SLICE_X36Y40         LUT5 (Prop_lut5_I4_O)        0.124   111.968 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/zero_carry__3_i_37/O
                         net (fo=1, routed)           0.725   112.693    design_1_i/core_0/inst/id_stage_instance/regfile_instance/zero_carry__3_i_37_n_0
    SLICE_X37Y39         LUT3 (Prop_lut3_I2_O)        0.150   112.843 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/zero_carry__3_i_13/O
                         net (fo=5, routed)           1.570   114.413    design_1_i/core_0/inst/id_stage_instance/regfile_instance/comparator_forwarded_read_data2[56]
    SLICE_X37Y31         LUT6 (Prop_lut6_I2_O)        0.326   114.739 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/zero_carry__3_i_2/O
                         net (fo=1, routed)           0.000   114.739    design_1_i/core_0/inst/id_stage_instance/comparator_instance/zero_carry__4_0[2]
    SLICE_X37Y31         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   115.137 r  design_1_i/core_0/inst/id_stage_instance/comparator_instance/zero_carry__3/CO[3]
                         net (fo=1, routed)           0.000   115.137    design_1_i/core_0/inst/id_stage_instance/comparator_instance/zero_carry__3_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   115.294 r  design_1_i/core_0/inst/id_stage_instance/comparator_instance/zero_carry__4/CO[1]
                         net (fo=1, routed)           0.817   116.111    design_1_i/core_0/inst/id_stage_instance/regfile_instance/CO[0]
    SLICE_X39Y31         LUT6 (Prop_lut6_I5_O)        0.329   116.440 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/branch_taken_INST_0/O
                         net (fo=65, routed)          1.108   117.549    design_1_i/core_0/inst/if_stage_instance/branch_predictor_instance/id_branch_taken
    SLICE_X48Y23         LUT2 (Prop_lut2_I1_O)        0.124   117.673 r  design_1_i/core_0/inst/if_stage_instance/branch_predictor_instance/branch_prediction_failed_INST_0/O
                         net (fo=1, routed)           0.670   118.343    design_1_i/core_0/inst/hdu_instance/branch_prediction_failed
    SLICE_X48Y23         LUT2 (Prop_lut2_I1_O)        0.124   118.467 r  design_1_i/core_0/inst/hdu_instance/jump_stall_INST_0/O
                         net (fo=1, routed)           0.829   119.296    design_1_i/core_0/inst/jump_stall
    SLICE_X49Y18         LUT3 (Prop_lut3_I1_O)        0.118   119.414 r  design_1_i/core_0/inst/if_id_reg_instance_i_1/O
                         net (fo=96, routed)          1.863   121.278    design_1_i/core_0/inst/if_id_reg_instance/rst
    SLICE_X32Y44         FDRE                                         r  design_1_i/core_0/inst/if_id_reg_instance/instr_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    200.000   200.000 r  
    PS7_X0Y0             PS7                          0.000   200.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   201.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   201.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16186, routed)       1.870   203.050    design_1_i/core_0/inst/sys_clk
    SLICE_X49Y50         LUT2 (Prop_lut2_I0_O)        0.100   203.150 r  design_1_i/core_0/inst/if_stage_instance_i_1/O
                         net (fo=1, routed)           0.618   203.768    design_1_i/core_0/inst/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   203.859 r  design_1_i/core_0/inst/clk_BUFG_inst/O
                         net (fo=8672, routed)        1.495   205.354    design_1_i/core_0/inst/if_id_reg_instance/clk
    SLICE_X32Y44         FDRE                                         r  design_1_i/core_0/inst/if_id_reg_instance/instr_reg[23]/C
                         clock pessimism              0.508   205.862    
                         clock uncertainty           -3.000   202.862    
    SLICE_X32Y44         FDRE (Setup_fdre_C_R)       -0.726   202.136    design_1_i/core_0/inst/if_id_reg_instance/instr_reg[23]
  -------------------------------------------------------------------
                         required time                        202.136    
                         arrival time                        -121.278    
  -------------------------------------------------------------------
                         slack                                 80.858    

Slack (MET) :             80.858ns  (required time - arrival time)
  Source:                 design_1_i/core_0/inst/id_stage_instance/regfile_instance/reg_array_reg[44][56]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/core_0/inst/if_id_reg_instance/instr_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_0 rise@200.000ns - clk_fpga_0 fall@100.000ns)
  Data Path Delay:        15.264ns  (logic 3.125ns (20.473%)  route 12.139ns (79.527%))
  Logic Levels:           13  (CARRY4=2 LUT2=2 LUT3=2 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.354ns = ( 205.354 - 200.000 ) 
    Source Clock Delay      (SCD):    6.014ns = ( 106.014 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.508ns
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                    100.000   100.000 f  
    PS7_X0Y0             PS7                          0.000   100.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   101.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101   101.294 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16186, routed)       2.141   103.435    design_1_i/core_0/inst/sys_clk
    SLICE_X49Y50         LUT2 (Prop_lut2_I0_O)        0.124   103.559 f  design_1_i/core_0/inst/if_stage_instance_i_1/O
                         net (fo=1, routed)           0.707   104.266    design_1_i/core_0/inst/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   104.367 f  design_1_i/core_0/inst/clk_BUFG_inst/O
                         net (fo=8672, routed)        1.647   106.014    design_1_i/core_0/inst/id_stage_instance/regfile_instance/clk
    SLICE_X36Y63         FDRE                                         r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/reg_array_reg[44][56]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y63         FDRE (Prop_fdre_C_Q)         0.524   106.538 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/reg_array_reg[44][56]/Q
                         net (fo=2, routed)           1.754   108.292    design_1_i/core_0/inst/id_stage_instance/regfile_instance/reg_array_reg[44]_19[56]
    SLICE_X29Y70         LUT6 (Prop_lut6_I3_O)        0.124   108.416 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data2[56]_INST_0_i_28/O
                         net (fo=1, routed)           0.000   108.416    design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data2[56]_INST_0_i_28_n_0
    SLICE_X29Y70         MUXF7 (Prop_muxf7_I1_O)      0.217   108.633 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data2[56]_INST_0_i_12/O
                         net (fo=1, routed)           0.000   108.633    design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data2[56]_INST_0_i_12_n_0
    SLICE_X29Y70         MUXF8 (Prop_muxf8_I1_O)      0.094   108.727 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data2[56]_INST_0_i_4/O
                         net (fo=1, routed)           1.066   109.793    design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data2[56]_INST_0_i_4_n_0
    SLICE_X29Y60         LUT6 (Prop_lut6_I5_O)        0.316   110.109 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data2[56]_INST_0/O
                         net (fo=2, routed)           1.736   111.844    design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data2[56]
    SLICE_X36Y40         LUT5 (Prop_lut5_I4_O)        0.124   111.968 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/zero_carry__3_i_37/O
                         net (fo=1, routed)           0.725   112.693    design_1_i/core_0/inst/id_stage_instance/regfile_instance/zero_carry__3_i_37_n_0
    SLICE_X37Y39         LUT3 (Prop_lut3_I2_O)        0.150   112.843 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/zero_carry__3_i_13/O
                         net (fo=5, routed)           1.570   114.413    design_1_i/core_0/inst/id_stage_instance/regfile_instance/comparator_forwarded_read_data2[56]
    SLICE_X37Y31         LUT6 (Prop_lut6_I2_O)        0.326   114.739 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/zero_carry__3_i_2/O
                         net (fo=1, routed)           0.000   114.739    design_1_i/core_0/inst/id_stage_instance/comparator_instance/zero_carry__4_0[2]
    SLICE_X37Y31         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   115.137 r  design_1_i/core_0/inst/id_stage_instance/comparator_instance/zero_carry__3/CO[3]
                         net (fo=1, routed)           0.000   115.137    design_1_i/core_0/inst/id_stage_instance/comparator_instance/zero_carry__3_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   115.294 r  design_1_i/core_0/inst/id_stage_instance/comparator_instance/zero_carry__4/CO[1]
                         net (fo=1, routed)           0.817   116.111    design_1_i/core_0/inst/id_stage_instance/regfile_instance/CO[0]
    SLICE_X39Y31         LUT6 (Prop_lut6_I5_O)        0.329   116.440 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/branch_taken_INST_0/O
                         net (fo=65, routed)          1.108   117.549    design_1_i/core_0/inst/if_stage_instance/branch_predictor_instance/id_branch_taken
    SLICE_X48Y23         LUT2 (Prop_lut2_I1_O)        0.124   117.673 r  design_1_i/core_0/inst/if_stage_instance/branch_predictor_instance/branch_prediction_failed_INST_0/O
                         net (fo=1, routed)           0.670   118.343    design_1_i/core_0/inst/hdu_instance/branch_prediction_failed
    SLICE_X48Y23         LUT2 (Prop_lut2_I1_O)        0.124   118.467 r  design_1_i/core_0/inst/hdu_instance/jump_stall_INST_0/O
                         net (fo=1, routed)           0.829   119.296    design_1_i/core_0/inst/jump_stall
    SLICE_X49Y18         LUT3 (Prop_lut3_I1_O)        0.118   119.414 r  design_1_i/core_0/inst/if_id_reg_instance_i_1/O
                         net (fo=96, routed)          1.863   121.278    design_1_i/core_0/inst/if_id_reg_instance/rst
    SLICE_X32Y44         FDRE                                         r  design_1_i/core_0/inst/if_id_reg_instance/instr_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    200.000   200.000 r  
    PS7_X0Y0             PS7                          0.000   200.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   201.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   201.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16186, routed)       1.870   203.050    design_1_i/core_0/inst/sys_clk
    SLICE_X49Y50         LUT2 (Prop_lut2_I0_O)        0.100   203.150 r  design_1_i/core_0/inst/if_stage_instance_i_1/O
                         net (fo=1, routed)           0.618   203.768    design_1_i/core_0/inst/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   203.859 r  design_1_i/core_0/inst/clk_BUFG_inst/O
                         net (fo=8672, routed)        1.495   205.354    design_1_i/core_0/inst/if_id_reg_instance/clk
    SLICE_X32Y44         FDRE                                         r  design_1_i/core_0/inst/if_id_reg_instance/instr_reg[24]/C
                         clock pessimism              0.508   205.862    
                         clock uncertainty           -3.000   202.862    
    SLICE_X32Y44         FDRE (Setup_fdre_C_R)       -0.726   202.136    design_1_i/core_0/inst/if_id_reg_instance/instr_reg[24]
  -------------------------------------------------------------------
                         required time                        202.136    
                         arrival time                        -121.278    
  -------------------------------------------------------------------
                         slack                                 80.858    

Slack (MET) :             80.952ns  (required time - arrival time)
  Source:                 design_1_i/core_0/inst/id_stage_instance/regfile_instance/reg_array_reg[44][56]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/core_0/inst/if_id_reg_instance/instr_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_0 rise@200.000ns - clk_fpga_0 fall@100.000ns)
  Data Path Delay:        15.265ns  (logic 3.125ns (20.471%)  route 12.140ns (79.529%))
  Logic Levels:           13  (CARRY4=2 LUT2=2 LUT3=2 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.354ns = ( 205.354 - 200.000 ) 
    Source Clock Delay      (SCD):    6.014ns = ( 106.014 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.508ns
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                    100.000   100.000 f  
    PS7_X0Y0             PS7                          0.000   100.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   101.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101   101.294 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16186, routed)       2.141   103.435    design_1_i/core_0/inst/sys_clk
    SLICE_X49Y50         LUT2 (Prop_lut2_I0_O)        0.124   103.559 f  design_1_i/core_0/inst/if_stage_instance_i_1/O
                         net (fo=1, routed)           0.707   104.266    design_1_i/core_0/inst/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   104.367 f  design_1_i/core_0/inst/clk_BUFG_inst/O
                         net (fo=8672, routed)        1.647   106.014    design_1_i/core_0/inst/id_stage_instance/regfile_instance/clk
    SLICE_X36Y63         FDRE                                         r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/reg_array_reg[44][56]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y63         FDRE (Prop_fdre_C_Q)         0.524   106.538 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/reg_array_reg[44][56]/Q
                         net (fo=2, routed)           1.754   108.292    design_1_i/core_0/inst/id_stage_instance/regfile_instance/reg_array_reg[44]_19[56]
    SLICE_X29Y70         LUT6 (Prop_lut6_I3_O)        0.124   108.416 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data2[56]_INST_0_i_28/O
                         net (fo=1, routed)           0.000   108.416    design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data2[56]_INST_0_i_28_n_0
    SLICE_X29Y70         MUXF7 (Prop_muxf7_I1_O)      0.217   108.633 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data2[56]_INST_0_i_12/O
                         net (fo=1, routed)           0.000   108.633    design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data2[56]_INST_0_i_12_n_0
    SLICE_X29Y70         MUXF8 (Prop_muxf8_I1_O)      0.094   108.727 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data2[56]_INST_0_i_4/O
                         net (fo=1, routed)           1.066   109.793    design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data2[56]_INST_0_i_4_n_0
    SLICE_X29Y60         LUT6 (Prop_lut6_I5_O)        0.316   110.109 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data2[56]_INST_0/O
                         net (fo=2, routed)           1.736   111.844    design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data2[56]
    SLICE_X36Y40         LUT5 (Prop_lut5_I4_O)        0.124   111.968 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/zero_carry__3_i_37/O
                         net (fo=1, routed)           0.725   112.693    design_1_i/core_0/inst/id_stage_instance/regfile_instance/zero_carry__3_i_37_n_0
    SLICE_X37Y39         LUT3 (Prop_lut3_I2_O)        0.150   112.843 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/zero_carry__3_i_13/O
                         net (fo=5, routed)           1.570   114.413    design_1_i/core_0/inst/id_stage_instance/regfile_instance/comparator_forwarded_read_data2[56]
    SLICE_X37Y31         LUT6 (Prop_lut6_I2_O)        0.326   114.739 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/zero_carry__3_i_2/O
                         net (fo=1, routed)           0.000   114.739    design_1_i/core_0/inst/id_stage_instance/comparator_instance/zero_carry__4_0[2]
    SLICE_X37Y31         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   115.137 r  design_1_i/core_0/inst/id_stage_instance/comparator_instance/zero_carry__3/CO[3]
                         net (fo=1, routed)           0.000   115.137    design_1_i/core_0/inst/id_stage_instance/comparator_instance/zero_carry__3_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   115.294 r  design_1_i/core_0/inst/id_stage_instance/comparator_instance/zero_carry__4/CO[1]
                         net (fo=1, routed)           0.817   116.111    design_1_i/core_0/inst/id_stage_instance/regfile_instance/CO[0]
    SLICE_X39Y31         LUT6 (Prop_lut6_I5_O)        0.329   116.440 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/branch_taken_INST_0/O
                         net (fo=65, routed)          1.108   117.549    design_1_i/core_0/inst/if_stage_instance/branch_predictor_instance/id_branch_taken
    SLICE_X48Y23         LUT2 (Prop_lut2_I1_O)        0.124   117.673 r  design_1_i/core_0/inst/if_stage_instance/branch_predictor_instance/branch_prediction_failed_INST_0/O
                         net (fo=1, routed)           0.670   118.343    design_1_i/core_0/inst/hdu_instance/branch_prediction_failed
    SLICE_X48Y23         LUT2 (Prop_lut2_I1_O)        0.124   118.467 r  design_1_i/core_0/inst/hdu_instance/jump_stall_INST_0/O
                         net (fo=1, routed)           0.829   119.296    design_1_i/core_0/inst/jump_stall
    SLICE_X49Y18         LUT3 (Prop_lut3_I1_O)        0.118   119.414 r  design_1_i/core_0/inst/if_id_reg_instance_i_1/O
                         net (fo=96, routed)          1.865   121.279    design_1_i/core_0/inst/if_id_reg_instance/rst
    SLICE_X33Y45         FDRE                                         r  design_1_i/core_0/inst/if_id_reg_instance/instr_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    200.000   200.000 r  
    PS7_X0Y0             PS7                          0.000   200.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   201.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   201.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16186, routed)       1.870   203.050    design_1_i/core_0/inst/sys_clk
    SLICE_X49Y50         LUT2 (Prop_lut2_I0_O)        0.100   203.150 r  design_1_i/core_0/inst/if_stage_instance_i_1/O
                         net (fo=1, routed)           0.618   203.768    design_1_i/core_0/inst/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   203.859 r  design_1_i/core_0/inst/clk_BUFG_inst/O
                         net (fo=8672, routed)        1.495   205.354    design_1_i/core_0/inst/if_id_reg_instance/clk
    SLICE_X33Y45         FDRE                                         r  design_1_i/core_0/inst/if_id_reg_instance/instr_reg[19]/C
                         clock pessimism              0.508   205.862    
                         clock uncertainty           -3.000   202.862    
    SLICE_X33Y45         FDRE (Setup_fdre_C_R)       -0.631   202.231    design_1_i/core_0/inst/if_id_reg_instance/instr_reg[19]
  -------------------------------------------------------------------
                         required time                        202.231    
                         arrival time                        -121.279    
  -------------------------------------------------------------------
                         slack                                 80.952    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.231ns (50.937%)  route 0.223ns (49.063%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16186, routed)       0.556     0.892    <hidden>
    SLICE_X48Y99         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y99         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  <hidden>
                         net (fo=1, routed)           0.164     1.196    <hidden>
    SLICE_X48Y100        LUT6 (Prop_lut6_I5_O)        0.045     1.241 r  <hidden>
                         net (fo=1, routed)           0.059     1.300    <hidden>
    SLICE_X48Y100        LUT6 (Prop_lut6_I0_O)        0.045     1.345 r  <hidden>
                         net (fo=1, routed)           0.000     1.345    <hidden>
    SLICE_X48Y100        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16186, routed)       0.911     1.277    <hidden>
    SLICE_X48Y100        FDRE                                         r  <hidden>
                         clock pessimism             -0.035     1.242    
    SLICE_X48Y100        FDRE (Hold_fdre_C_D)         0.091     1.333    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.333    
                         arrival time                           1.345    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.186ns (36.197%)  route 0.328ns (63.803%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.306ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16186, routed)       0.584     0.920    <hidden>
    SLICE_X85Y98         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y98         FDRE (Prop_fdre_C_Q)         0.141     1.061 r  <hidden>
                         net (fo=1, routed)           0.156     1.217    <hidden>
    SLICE_X85Y98         LUT2 (Prop_lut2_I0_O)        0.045     1.262 r  <hidden>
                         net (fo=1, routed)           0.172     1.433    <hidden>
    SLICE_X86Y100        RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16186, routed)       0.940     1.306    <hidden>
    SLICE_X86Y100        RAMD32                                       r  <hidden>
                         clock pessimism             -0.035     1.271    
    SLICE_X86Y100        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.418    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.418    
                         arrival time                           1.433    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.148ns (48.643%)  route 0.156ns (51.357%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16186, routed)       0.546     0.882    <hidden>
    SLICE_X50Y82         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y82         FDRE (Prop_fdre_C_Q)         0.148     1.030 r  <hidden>
                         net (fo=1, routed)           0.156     1.186    <hidden>
    SLICE_X49Y82         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16186, routed)       0.816     1.182    <hidden>
    SLICE_X49Y82         FDRE                                         r  <hidden>
                         clock pessimism             -0.035     1.147    
    SLICE_X49Y82         FDRE (Hold_fdre_C_D)         0.019     1.166    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.166    
                         arrival time                           1.186    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.148ns (47.606%)  route 0.163ns (52.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16186, routed)       0.634     0.970    <hidden>
    SLICE_X50Y105        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y105        FDRE (Prop_fdre_C_Q)         0.148     1.118 r  <hidden>
                         net (fo=1, routed)           0.163     1.281    <hidden>
    SLICE_X48Y105        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16186, routed)       0.910     1.276    <hidden>
    SLICE_X48Y105        FDRE                                         r  <hidden>
                         clock pessimism             -0.039     1.237    
    SLICE_X48Y105        FDRE (Hold_fdre_C_D)         0.017     1.254    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.254    
                         arrival time                           1.281    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.148ns (48.432%)  route 0.158ns (51.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16186, routed)       0.546     0.882    <hidden>
    SLICE_X50Y82         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y82         FDRE (Prop_fdre_C_Q)         0.148     1.030 r  <hidden>
                         net (fo=1, routed)           0.158     1.187    <hidden>
    SLICE_X49Y82         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16186, routed)       0.816     1.182    <hidden>
    SLICE_X49Y82         FDRE                                         r  <hidden>
                         clock pessimism             -0.035     1.147    
    SLICE_X49Y82         FDRE (Hold_fdre_C_D)         0.012     1.159    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.159    
                         arrival time                           1.187    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.148ns (47.149%)  route 0.166ns (52.851%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16186, routed)       0.552     0.888    <hidden>
    SLICE_X50Y95         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y95         FDRE (Prop_fdre_C_Q)         0.148     1.036 r  <hidden>
                         net (fo=2, routed)           0.166     1.201    <hidden>
    SLICE_X49Y94         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16186, routed)       0.824     1.190    <hidden>
    SLICE_X49Y94         FDRE                                         r  <hidden>
                         clock pessimism             -0.035     1.155    
    SLICE_X49Y94         FDRE (Hold_fdre_C_D)         0.017     1.172    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.172    
                         arrival time                           1.201    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.209ns (50.933%)  route 0.201ns (49.067%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.261ns
    Source Clock Delay      (SCD):    0.966ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16186, routed)       0.630     0.966    <hidden>
    SLICE_X46Y130        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y130        FDRE (Prop_fdre_C_Q)         0.164     1.130 r  <hidden>
                         net (fo=1, routed)           0.201     1.331    <hidden>
    SLICE_X50Y129        LUT2 (Prop_lut2_I0_O)        0.045     1.376 r  <hidden>
                         net (fo=1, routed)           0.000     1.376    <hidden>
    SLICE_X50Y129        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16186, routed)       0.895     1.261    <hidden>
    SLICE_X50Y129        FDRE                                         r  <hidden>
                         clock pessimism             -0.039     1.222    
    SLICE_X50Y129        FDRE (Hold_fdre_C_D)         0.121     1.343    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.343    
                         arrival time                           1.376    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.242%)  route 0.145ns (50.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.295ns
    Source Clock Delay      (SCD):    0.993ns
    Clock Pessimism Removal (CPR):    0.289ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16186, routed)       0.657     0.993    <hidden>
    SLICE_X67Y135        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y135        FDRE (Prop_fdre_C_Q)         0.141     1.134 r  <hidden>
                         net (fo=45, routed)          0.145     1.279    <hidden>
    SLICE_X66Y135        RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16186, routed)       0.929     1.295    <hidden>
    SLICE_X66Y135        RAMD32                                       r  <hidden>
                         clock pessimism             -0.289     1.006    
    SLICE_X66Y135        RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.246    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.246    
                         arrival time                           1.279    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.242%)  route 0.145ns (50.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.295ns
    Source Clock Delay      (SCD):    0.993ns
    Clock Pessimism Removal (CPR):    0.289ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16186, routed)       0.657     0.993    <hidden>
    SLICE_X67Y135        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y135        FDRE (Prop_fdre_C_Q)         0.141     1.134 r  <hidden>
                         net (fo=45, routed)          0.145     1.279    <hidden>
    SLICE_X66Y135        RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16186, routed)       0.929     1.295    <hidden>
    SLICE_X66Y135        RAMD32                                       r  <hidden>
                         clock pessimism             -0.289     1.006    
    SLICE_X66Y135        RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.246    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.246    
                         arrival time                           1.279    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.242%)  route 0.145ns (50.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.295ns
    Source Clock Delay      (SCD):    0.993ns
    Clock Pessimism Removal (CPR):    0.289ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16186, routed)       0.657     0.993    <hidden>
    SLICE_X67Y135        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y135        FDRE (Prop_fdre_C_Q)         0.141     1.134 r  <hidden>
                         net (fo=45, routed)          0.145     1.279    <hidden>
    SLICE_X66Y135        RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16186, routed)       0.929     1.295    <hidden>
    SLICE_X66Y135        RAMD32                                       r  <hidden>
                         clock pessimism             -0.289     1.006    
    SLICE_X66Y135        RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.246    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.246    
                         arrival time                           1.279    
  -------------------------------------------------------------------
                         slack                                  0.033    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         200.000     197.056    RAMB36_X3Y10   <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         200.000     197.056    RAMB36_X2Y9    <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         200.000     197.056    RAMB36_X3Y9    <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         200.000     197.056    RAMB36_X2Y10   <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         200.000     197.056    RAMB36_X1Y8    <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         200.000     197.056    RAMB36_X3Y8    <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         200.000     197.056    RAMB36_X2Y8    <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         200.000     197.056    RAMB36_X1Y9    <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X3Y5    <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         200.000     197.424    RAMB36_X3Y5    <hidden>
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         100.000     98.750     SLICE_X66Y106  <hidden>
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         100.000     98.750     SLICE_X66Y106  <hidden>
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         100.000     98.750     SLICE_X66Y106  <hidden>
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         100.000     98.750     SLICE_X66Y106  <hidden>
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         100.000     98.750     SLICE_X66Y106  <hidden>
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         100.000     98.750     SLICE_X66Y106  <hidden>
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         100.000     98.750     SLICE_X66Y106  <hidden>
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         100.000     98.750     SLICE_X66Y106  <hidden>
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         100.000     98.750     SLICE_X66Y106  <hidden>
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         100.000     98.750     SLICE_X66Y106  <hidden>
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         100.000     98.750     SLICE_X66Y106  <hidden>
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         100.000     98.750     SLICE_X66Y106  <hidden>
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         100.000     98.750     SLICE_X66Y106  <hidden>
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         100.000     98.750     SLICE_X66Y106  <hidden>
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         100.000     98.750     SLICE_X66Y106  <hidden>
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         100.000     98.750     SLICE_X66Y106  <hidden>
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         100.000     98.750     SLICE_X66Y106  <hidden>
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         100.000     98.750     SLICE_X66Y106  <hidden>
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         100.000     98.750     SLICE_X66Y106  <hidden>
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         100.000     98.750     SLICE_X66Y106  <hidden>



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.333ns  (logic 0.124ns (3.721%)  route 3.209ns (96.279%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           3.209     3.209    design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ext_reset_in
    SLICE_X102Y125       LUT1 (Prop_lut1_I0_O)        0.124     3.333 r  design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT_i_1/O
                         net (fo=1, routed)           0.000     3.333    design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/src_in
    SLICE_X102Y125       FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16186, routed)       1.766     2.945    design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/dest_clk
    SLICE_X102Y125       FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/syncstages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.524ns  (logic 0.045ns (2.954%)  route 1.479ns (97.046%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.479     1.479    design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ext_reset_in
    SLICE_X102Y125       LUT1 (Prop_lut1_I0_O)        0.045     1.524 r  design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT_i_1/O
                         net (fo=1, routed)           0.000     1.524    design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/src_in
    SLICE_X102Y125       FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16186, routed)       0.948     1.314    design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/dest_clk
    SLICE_X102Y125       FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/syncstages_ff_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Max Delay           347 Endpoints
Min Delay           347 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.402ns  (logic 0.671ns (5.410%)  route 11.731ns (94.590%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.777ns
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16186, routed)       1.684     2.978    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X26Y81         FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y81         FDRE (Prop_fdre_C_Q)         0.518     3.496 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=74, routed)         11.200    14.696    <hidden>
    SLICE_X94Y81         LUT1 (Prop_lut1_I0_O)        0.153    14.849 f  <hidden>
                         net (fo=3, routed)           0.532    15.380    <hidden>
    SLICE_X94Y81         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16186, routed)       1.598     2.777    <hidden>
    SLICE_X94Y81         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.402ns  (logic 0.671ns (5.410%)  route 11.731ns (94.590%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.777ns
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16186, routed)       1.684     2.978    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X26Y81         FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y81         FDRE (Prop_fdre_C_Q)         0.518     3.496 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=74, routed)         11.200    14.696    <hidden>
    SLICE_X94Y81         LUT1 (Prop_lut1_I0_O)        0.153    14.849 f  <hidden>
                         net (fo=3, routed)           0.532    15.380    <hidden>
    SLICE_X94Y81         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16186, routed)       1.598     2.777    <hidden>
    SLICE_X94Y81         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.402ns  (logic 0.671ns (5.410%)  route 11.731ns (94.590%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.777ns
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16186, routed)       1.684     2.978    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X26Y81         FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y81         FDRE (Prop_fdre_C_Q)         0.518     3.496 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=74, routed)         11.200    14.696    <hidden>
    SLICE_X94Y81         LUT1 (Prop_lut1_I0_O)        0.153    14.849 f  <hidden>
                         net (fo=3, routed)           0.532    15.380    <hidden>
    SLICE_X94Y81         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16186, routed)       1.598     2.777    <hidden>
    SLICE_X94Y81         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.322ns  (logic 0.642ns (5.210%)  route 11.680ns (94.790%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.780ns
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16186, routed)       1.684     2.978    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X26Y81         FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y81         FDRE (Prop_fdre_C_Q)         0.518     3.496 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=74, routed)         11.200    14.696    <hidden>
    SLICE_X94Y81         LUT1 (Prop_lut1_I0_O)        0.124    14.820 f  <hidden>
                         net (fo=3, routed)           0.480    15.300    <hidden>
    SLICE_X94Y83         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16186, routed)       1.601     2.780    <hidden>
    SLICE_X94Y83         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.322ns  (logic 0.642ns (5.210%)  route 11.680ns (94.790%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.780ns
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16186, routed)       1.684     2.978    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X26Y81         FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y81         FDRE (Prop_fdre_C_Q)         0.518     3.496 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=74, routed)         11.200    14.696    <hidden>
    SLICE_X94Y81         LUT1 (Prop_lut1_I0_O)        0.124    14.820 f  <hidden>
                         net (fo=3, routed)           0.480    15.300    <hidden>
    SLICE_X94Y83         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16186, routed)       1.601     2.780    <hidden>
    SLICE_X94Y83         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.322ns  (logic 0.642ns (5.210%)  route 11.680ns (94.790%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.780ns
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16186, routed)       1.684     2.978    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X26Y81         FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y81         FDRE (Prop_fdre_C_Q)         0.518     3.496 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=74, routed)         11.200    14.696    <hidden>
    SLICE_X94Y81         LUT1 (Prop_lut1_I0_O)        0.124    14.820 f  <hidden>
                         net (fo=3, routed)           0.480    15.300    <hidden>
    SLICE_X94Y83         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16186, routed)       1.601     2.780    <hidden>
    SLICE_X94Y83         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.910ns  (logic 0.642ns (5.390%)  route 11.268ns (94.610%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.787ns
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16186, routed)       1.684     2.978    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X26Y81         FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y81         FDRE (Prop_fdre_C_Q)         0.518     3.496 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=74, routed)         10.647    14.143    <hidden>
    SLICE_X98Y94         LUT1 (Prop_lut1_I0_O)        0.124    14.267 f  <hidden>
                         net (fo=3, routed)           0.621    14.888    <hidden>
    SLICE_X98Y94         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16186, routed)       1.608     2.787    <hidden>
    SLICE_X98Y94         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.910ns  (logic 0.642ns (5.390%)  route 11.268ns (94.610%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.787ns
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16186, routed)       1.684     2.978    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X26Y81         FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y81         FDRE (Prop_fdre_C_Q)         0.518     3.496 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=74, routed)         10.647    14.143    <hidden>
    SLICE_X98Y94         LUT1 (Prop_lut1_I0_O)        0.124    14.267 f  <hidden>
                         net (fo=3, routed)           0.621    14.888    <hidden>
    SLICE_X98Y94         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16186, routed)       1.608     2.787    <hidden>
    SLICE_X98Y94         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.910ns  (logic 0.642ns (5.390%)  route 11.268ns (94.610%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.787ns
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16186, routed)       1.684     2.978    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X26Y81         FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y81         FDRE (Prop_fdre_C_Q)         0.518     3.496 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=74, routed)         10.647    14.143    <hidden>
    SLICE_X98Y94         LUT1 (Prop_lut1_I0_O)        0.124    14.267 f  <hidden>
                         net (fo=3, routed)           0.621    14.888    <hidden>
    SLICE_X98Y94         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16186, routed)       1.608     2.787    <hidden>
    SLICE_X98Y94         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/axi_if_instr/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/syncstages_ff_reg[0][18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.036ns  (logic 2.787ns (34.682%)  route 5.249ns (65.318%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -3.445ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns
    Source Clock Delay      (SCD):    6.144ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16186, routed)       2.141     3.435    design_1_i/core_0/inst/sys_clk
    SLICE_X49Y50         LUT2 (Prop_lut2_I0_O)        0.124     3.559 r  design_1_i/core_0/inst/if_stage_instance_i_1/O
                         net (fo=1, routed)           0.707     4.266    design_1_i/core_0/inst/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.367 r  design_1_i/core_0/inst/clk_BUFG_inst/O
                         net (fo=8672, routed)        1.777     6.144    <hidden>
    RAMB36_X1Y4          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454     8.598 r  <hidden>
                         net (fo=1, routed)           1.541    10.139    <hidden>
    SLICE_X8Y20          LUT6 (Prop_lut6_I5_O)        0.124    10.263 r  <hidden>
                         net (fo=1, routed)           0.000    10.263    <hidden>
    SLICE_X8Y20          MUXF7 (Prop_muxf7_I0_O)      0.209    10.472 r  <hidden>
                         net (fo=2, routed)           3.708    14.180    design_1_i/axi_if_instr/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/async_path_bit[18]
    SLICE_X30Y86         FDRE                                         r  design_1_i/axi_if_instr/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/syncstages_ff_reg[0][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16186, routed)       1.520     2.699    design_1_i/axi_if_instr/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/dest_clk
    SLICE_X30Y86         FDRE                                         r  design_1_i/axi_if_instr/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/syncstages_ff_reg[0][18]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/axi_data_mem_controller/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/axi_debug_row/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/syncstages_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.584ns  (logic 0.141ns (24.138%)  route 0.443ns (75.862%))
  Logic Levels:           0  
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.290ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16186, routed)       0.659     0.995    design_1_i/axi_data_mem_controller/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/s_axi_aclk
    SLICE_X65Y111        FDRE                                         r  design_1_i/axi_data_mem_controller/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y111        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  design_1_i/axi_data_mem_controller/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[7]/Q
                         net (fo=15, routed)          0.443     1.579    design_1_i/axi_debug_row/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/async_path_bit[2]
    SLICE_X67Y130        FDRE                                         r  design_1_i/axi_debug_row/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/syncstages_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16186, routed)       0.924     1.290    design_1_i/axi_debug_row/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/dest_clk
    SLICE_X67Y130        FDRE                                         r  design_1_i/axi_debug_row/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/syncstages_ff_reg[0][2]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.717ns  (logic 0.209ns (29.150%)  route 0.508ns (70.850%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16186, routed)       0.566     0.902    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X26Y81         FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y81         FDRE (Prop_fdre_C_Q)         0.164     1.066 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=74, routed)          0.304     1.369    <hidden>
    SLICE_X30Y82         LUT1 (Prop_lut1_I0_O)        0.045     1.414 f  <hidden>
                         net (fo=3, routed)           0.204     1.619    <hidden>
    SLICE_X30Y82         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16186, routed)       0.836     1.202    <hidden>
    SLICE_X30Y82         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.717ns  (logic 0.209ns (29.150%)  route 0.508ns (70.850%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16186, routed)       0.566     0.902    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X26Y81         FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y81         FDRE (Prop_fdre_C_Q)         0.164     1.066 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=74, routed)          0.304     1.369    <hidden>
    SLICE_X30Y82         LUT1 (Prop_lut1_I0_O)        0.045     1.414 f  <hidden>
                         net (fo=3, routed)           0.204     1.619    <hidden>
    SLICE_X30Y82         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16186, routed)       0.836     1.202    <hidden>
    SLICE_X30Y82         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.717ns  (logic 0.209ns (29.150%)  route 0.508ns (70.850%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16186, routed)       0.566     0.902    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X26Y81         FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y81         FDRE (Prop_fdre_C_Q)         0.164     1.066 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=74, routed)          0.304     1.369    <hidden>
    SLICE_X30Y82         LUT1 (Prop_lut1_I0_O)        0.045     1.414 f  <hidden>
                         net (fo=3, routed)           0.204     1.619    <hidden>
    SLICE_X30Y82         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16186, routed)       0.836     1.202    <hidden>
    SLICE_X30Y82         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/axi_data_mem_controller/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/axi_debug_row/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/syncstages_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.625ns  (logic 0.141ns (22.576%)  route 0.484ns (77.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.290ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16186, routed)       0.659     0.995    design_1_i/axi_data_mem_controller/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/s_axi_aclk
    SLICE_X64Y111        FDRE                                         r  design_1_i/axi_data_mem_controller/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y111        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  design_1_i/axi_data_mem_controller/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[11]/Q
                         net (fo=11, routed)          0.484     1.620    design_1_i/axi_debug_row/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/async_path_bit[6]
    SLICE_X63Y130        FDRE                                         r  design_1_i/axi_debug_row/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/syncstages_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16186, routed)       0.924     1.290    design_1_i/axi_debug_row/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/dest_clk
    SLICE_X63Y130        FDRE                                         r  design_1_i/axi_debug_row/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/syncstages_ff_reg[0][6]/C

Slack:                    inf
  Source:                 design_1_i/axi_data_mem_controller/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/axi_debug_row/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/syncstages_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.630ns  (logic 0.141ns (22.397%)  route 0.489ns (77.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.291ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16186, routed)       0.659     0.995    design_1_i/axi_data_mem_controller/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/s_axi_aclk
    SLICE_X65Y111        FDRE                                         r  design_1_i/axi_data_mem_controller/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y111        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  design_1_i/axi_data_mem_controller/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[9]/Q
                         net (fo=13, routed)          0.489     1.625    design_1_i/axi_debug_row/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/async_path_bit[4]
    SLICE_X65Y131        FDRE                                         r  design_1_i/axi_debug_row/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/syncstages_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16186, routed)       0.925     1.291    design_1_i/axi_debug_row/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/dest_clk
    SLICE_X65Y131        FDRE                                         r  design_1_i/axi_debug_row/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/syncstages_ff_reg[0][4]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.751ns  (logic 0.209ns (27.846%)  route 0.542ns (72.154%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16186, routed)       0.566     0.902    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X26Y81         FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y81         FDRE (Prop_fdre_C_Q)         0.164     1.066 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=74, routed)          0.369     1.435    <hidden>
    SLICE_X27Y92         LUT1 (Prop_lut1_I0_O)        0.045     1.480 f  <hidden>
                         net (fo=3, routed)           0.173     1.652    <hidden>
    SLICE_X27Y92         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16186, routed)       0.842     1.208    <hidden>
    SLICE_X27Y92         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.751ns  (logic 0.209ns (27.846%)  route 0.542ns (72.154%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16186, routed)       0.566     0.902    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X26Y81         FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y81         FDRE (Prop_fdre_C_Q)         0.164     1.066 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=74, routed)          0.369     1.435    <hidden>
    SLICE_X27Y92         LUT1 (Prop_lut1_I0_O)        0.045     1.480 f  <hidden>
                         net (fo=3, routed)           0.173     1.652    <hidden>
    SLICE_X27Y92         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16186, routed)       0.842     1.208    <hidden>
    SLICE_X27Y92         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.751ns  (logic 0.209ns (27.846%)  route 0.542ns (72.154%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16186, routed)       0.566     0.902    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X26Y81         FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y81         FDRE (Prop_fdre_C_Q)         0.164     1.066 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=74, routed)          0.369     1.435    <hidden>
    SLICE_X27Y92         LUT1 (Prop_lut1_I0_O)        0.045     1.480 f  <hidden>
                         net (fo=3, routed)           0.173     1.652    <hidden>
    SLICE_X27Y92         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16186, routed)       0.842     1.208    <hidden>
    SLICE_X27Y92         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/axi_data_mem_controller/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/axi_debug_row/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/syncstages_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.683ns  (logic 0.141ns (20.652%)  route 0.542ns (79.348%))
  Logic Levels:           0  
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.288ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16186, routed)       0.659     0.995    design_1_i/axi_data_mem_controller/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/s_axi_aclk
    SLICE_X63Y111        FDRE                                         r  design_1_i/axi_data_mem_controller/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y111        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  design_1_i/axi_data_mem_controller/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[12]/Q
                         net (fo=11, routed)          0.542     1.678    design_1_i/axi_debug_row/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/async_path_bit[7]
    SLICE_X63Y128        FDRE                                         r  design_1_i/axi_debug_row/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/syncstages_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16186, routed)       0.922     1.288    design_1_i/axi_debug_row/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/dest_clk
    SLICE_X63Y128        FDRE                                         r  design_1_i/axi_debug_row/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/syncstages_ff_reg[0][7]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/core_0/inst/if_id_reg_instance/instr_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_op_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.376ns  (logic 0.704ns (20.853%)  route 2.672ns (79.147%))
  Logic Levels:           2  (LUT5=2)
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16186, routed)       2.141     3.435    design_1_i/core_0/inst/sys_clk
    SLICE_X49Y50         LUT2 (Prop_lut2_I0_O)        0.124     3.559 r  design_1_i/core_0/inst/if_stage_instance_i_1/O
                         net (fo=1, routed)           0.707     4.266    design_1_i/core_0/inst/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.367 r  design_1_i/core_0/inst/clk_BUFG_inst/O
                         net (fo=8672, routed)        1.660     6.027    design_1_i/core_0/inst/if_id_reg_instance/clk
    SLICE_X33Y32         FDRE                                         r  design_1_i/core_0/inst/if_id_reg_instance/instr_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y32         FDRE (Prop_fdre_C_Q)         0.456     6.483 r  design_1_i/core_0/inst/if_id_reg_instance/instr_reg[14]/Q
                         net (fo=20, routed)          2.239     8.722    design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/instr[9]
    SLICE_X35Y21         LUT5 (Prop_lut5_I2_O)        0.124     8.846 f  design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_op_reg[3]_i_2/O
                         net (fo=1, routed)           0.433     9.279    design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_op_reg[3]_i_2_n_0
    SLICE_X35Y21         LUT5 (Prop_lut5_I4_O)        0.124     9.403 r  design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_op_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     9.403    design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_op_reg[3]_i_1_n_0
    SLICE_X35Y21         LDCE                                         r  design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_op_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/core_0/inst/if_id_reg_instance/instr_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_rd_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.206ns  (logic 0.609ns (18.997%)  route 2.597ns (81.003%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16186, routed)       2.141     3.435    design_1_i/core_0/inst/sys_clk
    SLICE_X49Y50         LUT2 (Prop_lut2_I0_O)        0.124     3.559 r  design_1_i/core_0/inst/if_stage_instance_i_1/O
                         net (fo=1, routed)           0.707     4.266    design_1_i/core_0/inst/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.367 r  design_1_i/core_0/inst/clk_BUFG_inst/O
                         net (fo=8672, routed)        1.660     6.027    design_1_i/core_0/inst/if_id_reg_instance/clk
    SLICE_X33Y32         FDRE                                         r  design_1_i/core_0/inst/if_id_reg_instance/instr_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y32         FDRE (Prop_fdre_C_Q)         0.456     6.483 r  design_1_i/core_0/inst/if_id_reg_instance/instr_reg[14]/Q
                         net (fo=20, routed)          2.072     8.555    design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/instr[9]
    SLICE_X35Y21         LUT4 (Prop_lut4_I2_O)        0.153     8.708 r  design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_rd_reg_i_1/O
                         net (fo=1, routed)           0.525     9.233    design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_rd_reg_i_1_n_0
    SLICE_X35Y21         LDCE                                         r  design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_rd_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/core_0/inst/if_id_reg_instance/instr_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_op_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.978ns  (logic 0.580ns (19.475%)  route 2.398ns (80.525%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16186, routed)       2.141     3.435    design_1_i/core_0/inst/sys_clk
    SLICE_X49Y50         LUT2 (Prop_lut2_I0_O)        0.124     3.559 r  design_1_i/core_0/inst/if_stage_instance_i_1/O
                         net (fo=1, routed)           0.707     4.266    design_1_i/core_0/inst/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.367 r  design_1_i/core_0/inst/clk_BUFG_inst/O
                         net (fo=8672, routed)        1.660     6.027    design_1_i/core_0/inst/if_id_reg_instance/clk
    SLICE_X33Y32         FDRE                                         r  design_1_i/core_0/inst/if_id_reg_instance/instr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y32         FDRE (Prop_fdre_C_Q)         0.456     6.483 r  design_1_i/core_0/inst/if_id_reg_instance/instr_reg[12]/Q
                         net (fo=18, routed)          1.908     8.391    design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/instr[7]
    SLICE_X33Y21         LUT6 (Prop_lut6_I5_O)        0.124     8.515 r  design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_op_reg[1]_i_1/O
                         net (fo=1, routed)           0.490     9.005    design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_op_reg[1]_i_1_n_0
    SLICE_X34Y21         LDCE                                         r  design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_op_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/core_0/inst/if_id_reg_instance/instr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_op_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.923ns  (logic 0.580ns (19.839%)  route 2.343ns (80.161%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16186, routed)       2.141     3.435    design_1_i/core_0/inst/sys_clk
    SLICE_X49Y50         LUT2 (Prop_lut2_I0_O)        0.124     3.559 r  design_1_i/core_0/inst/if_stage_instance_i_1/O
                         net (fo=1, routed)           0.707     4.266    design_1_i/core_0/inst/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.367 r  design_1_i/core_0/inst/clk_BUFG_inst/O
                         net (fo=8672, routed)        1.664     6.031    design_1_i/core_0/inst/if_id_reg_instance/clk
    SLICE_X37Y36         FDRE                                         r  design_1_i/core_0/inst/if_id_reg_instance/instr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y36         FDRE (Prop_fdre_C_Q)         0.456     6.487 r  design_1_i/core_0/inst/if_id_reg_instance/instr_reg[13]/Q
                         net (fo=19, routed)          1.848     8.335    design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/instr[8]
    SLICE_X33Y21         LUT6 (Prop_lut6_I1_O)        0.124     8.459 r  design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_op_reg[2]_i_1/O
                         net (fo=1, routed)           0.496     8.954    design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_op_reg[2]_i_1_n_0
    SLICE_X34Y21         LDCE                                         r  design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_op_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/core_0/inst/if_id_reg_instance/instr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_rs1_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 0.580ns (19.891%)  route 2.336ns (80.109%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16186, routed)       2.141     3.435    design_1_i/core_0/inst/sys_clk
    SLICE_X49Y50         LUT2 (Prop_lut2_I0_O)        0.124     3.559 r  design_1_i/core_0/inst/if_stage_instance_i_1/O
                         net (fo=1, routed)           0.707     4.266    design_1_i/core_0/inst/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.367 r  design_1_i/core_0/inst/clk_BUFG_inst/O
                         net (fo=8672, routed)        1.664     6.031    design_1_i/core_0/inst/if_id_reg_instance/clk
    SLICE_X37Y36         FDRE                                         r  design_1_i/core_0/inst/if_id_reg_instance/instr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y36         FDRE (Prop_fdre_C_Q)         0.456     6.487 r  design_1_i/core_0/inst/if_id_reg_instance/instr_reg[13]/Q
                         net (fo=19, routed)          1.843     8.330    design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/instr[8]
    SLICE_X33Y21         LUT6 (Prop_lut6_I3_O)        0.124     8.454 r  design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_rs1_reg_i_1/O
                         net (fo=1, routed)           0.493     8.947    design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_rs1_reg_i_1_n_0
    SLICE_X34Y21         LDCE                                         r  design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_rs1_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/core_0/inst/if_id_reg_instance/instr_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_op_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.204ns  (logic 0.608ns (27.591%)  route 1.596ns (72.409%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16186, routed)       2.141     3.435    design_1_i/core_0/inst/sys_clk
    SLICE_X49Y50         LUT2 (Prop_lut2_I0_O)        0.124     3.559 r  design_1_i/core_0/inst/if_stage_instance_i_1/O
                         net (fo=1, routed)           0.707     4.266    design_1_i/core_0/inst/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.367 r  design_1_i/core_0/inst/clk_BUFG_inst/O
                         net (fo=8672, routed)        1.652     6.019    design_1_i/core_0/inst/if_id_reg_instance/clk
    SLICE_X33Y22         FDRE                                         r  design_1_i/core_0/inst/if_id_reg_instance/instr_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y22         FDRE (Prop_fdre_C_Q)         0.456     6.475 f  design_1_i/core_0/inst/if_id_reg_instance/instr_reg[30]/Q
                         net (fo=17, routed)          1.063     7.538    design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/instr[15]
    SLICE_X35Y21         LUT2 (Prop_lut2_I1_O)        0.152     7.690 r  design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_op_reg[4]_i_1/O
                         net (fo=1, routed)           0.533     8.222    design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_op_reg[4]_i_1_n_0
    SLICE_X35Y21         LDCE                                         r  design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_op_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/core_0/inst/if_id_reg_instance/instr_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_op_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.722ns  (logic 0.642ns (37.277%)  route 1.080ns (62.723%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16186, routed)       2.141     3.435    design_1_i/core_0/inst/sys_clk
    SLICE_X49Y50         LUT2 (Prop_lut2_I0_O)        0.124     3.559 r  design_1_i/core_0/inst/if_stage_instance_i_1/O
                         net (fo=1, routed)           0.707     4.266    design_1_i/core_0/inst/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.367 r  design_1_i/core_0/inst/clk_BUFG_inst/O
                         net (fo=8672, routed)        1.655     6.022    design_1_i/core_0/inst/if_id_reg_instance/clk
    SLICE_X32Y21         FDRE                                         r  design_1_i/core_0/inst/if_id_reg_instance/instr_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y21         FDRE (Prop_fdre_C_Q)         0.518     6.540 r  design_1_i/core_0/inst/if_id_reg_instance/instr_reg[31]/Q
                         net (fo=31, routed)          1.080     7.620    design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/instr[16]
    SLICE_X35Y21         LUT2 (Prop_lut2_I1_O)        0.124     7.744 r  design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_op_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     7.744    design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_op_reg[5]_i_1_n_0
    SLICE_X35Y21         LDCE                                         r  design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_op_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/core_0/inst/if_id_reg_instance/instr_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_op_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.524ns  (logic 0.642ns (42.122%)  route 0.882ns (57.878%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16186, routed)       2.141     3.435    design_1_i/core_0/inst/sys_clk
    SLICE_X49Y50         LUT2 (Prop_lut2_I0_O)        0.124     3.559 r  design_1_i/core_0/inst/if_stage_instance_i_1/O
                         net (fo=1, routed)           0.707     4.266    design_1_i/core_0/inst/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.367 r  design_1_i/core_0/inst/clk_BUFG_inst/O
                         net (fo=8672, routed)        1.655     6.022    design_1_i/core_0/inst/if_id_reg_instance/clk
    SLICE_X32Y21         FDRE                                         r  design_1_i/core_0/inst/if_id_reg_instance/instr_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y21         FDRE (Prop_fdre_C_Q)         0.518     6.540 r  design_1_i/core_0/inst/if_id_reg_instance/instr_reg[29]/Q
                         net (fo=19, routed)          0.882     7.422    design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/instr[14]
    SLICE_X34Y21         LUT3 (Prop_lut3_I1_O)        0.124     7.546 r  design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_op_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     7.546    design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_op_reg[0]_i_1_n_0
    SLICE_X34Y21         LDCE                                         r  design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_op_reg[0]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/core_0/inst/if_id_reg_instance/instr_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_op_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.433ns  (logic 0.186ns (42.981%)  route 0.247ns (57.019%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16186, routed)       0.714     1.050    design_1_i/core_0/inst/sys_clk
    SLICE_X49Y50         LUT2 (Prop_lut2_I0_O)        0.045     1.095 r  design_1_i/core_0/inst/if_stage_instance_i_1/O
                         net (fo=1, routed)           0.258     1.353    design_1_i/core_0/inst/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.379 r  design_1_i/core_0/inst/clk_BUFG_inst/O
                         net (fo=8672, routed)        0.554     1.933    design_1_i/core_0/inst/if_id_reg_instance/clk
    SLICE_X33Y22         FDRE                                         r  design_1_i/core_0/inst/if_id_reg_instance/instr_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y22         FDRE (Prop_fdre_C_Q)         0.141     2.074 r  design_1_i/core_0/inst/if_id_reg_instance/instr_reg[30]/Q
                         net (fo=17, routed)          0.247     2.321    design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/instr[15]
    SLICE_X35Y21         LUT2 (Prop_lut2_I0_O)        0.045     2.366 r  design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_op_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     2.366    design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_op_reg[5]_i_1_n_0
    SLICE_X35Y21         LDCE                                         r  design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_op_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/core_0/inst/if_id_reg_instance/instr_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_op_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.434ns  (logic 0.209ns (48.117%)  route 0.225ns (51.883%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16186, routed)       0.714     1.050    design_1_i/core_0/inst/sys_clk
    SLICE_X49Y50         LUT2 (Prop_lut2_I0_O)        0.045     1.095 r  design_1_i/core_0/inst/if_stage_instance_i_1/O
                         net (fo=1, routed)           0.258     1.353    design_1_i/core_0/inst/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.379 r  design_1_i/core_0/inst/clk_BUFG_inst/O
                         net (fo=8672, routed)        0.554     1.933    design_1_i/core_0/inst/if_id_reg_instance/clk
    SLICE_X32Y21         FDRE                                         r  design_1_i/core_0/inst/if_id_reg_instance/instr_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y21         FDRE (Prop_fdre_C_Q)         0.164     2.097 r  design_1_i/core_0/inst/if_id_reg_instance/instr_reg[28]/Q
                         net (fo=16, routed)          0.225     2.322    design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/instr[13]
    SLICE_X35Y21         LUT5 (Prop_lut5_I2_O)        0.045     2.367 r  design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_op_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     2.367    design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_op_reg[3]_i_1_n_0
    SLICE_X35Y21         LDCE                                         r  design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_op_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/core_0/inst/if_id_reg_instance/instr_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_op_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.474ns  (logic 0.209ns (44.117%)  route 0.265ns (55.883%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16186, routed)       0.714     1.050    design_1_i/core_0/inst/sys_clk
    SLICE_X49Y50         LUT2 (Prop_lut2_I0_O)        0.045     1.095 r  design_1_i/core_0/inst/if_stage_instance_i_1/O
                         net (fo=1, routed)           0.258     1.353    design_1_i/core_0/inst/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.379 r  design_1_i/core_0/inst/clk_BUFG_inst/O
                         net (fo=8672, routed)        0.554     1.933    design_1_i/core_0/inst/if_id_reg_instance/clk
    SLICE_X32Y21         FDRE                                         r  design_1_i/core_0/inst/if_id_reg_instance/instr_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y21         FDRE (Prop_fdre_C_Q)         0.164     2.097 r  design_1_i/core_0/inst/if_id_reg_instance/instr_reg[29]/Q
                         net (fo=19, routed)          0.097     2.194    design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/instr[14]
    SLICE_X33Y21         LUT6 (Prop_lut6_I3_O)        0.045     2.239 r  design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_op_reg[1]_i_1/O
                         net (fo=1, routed)           0.168     2.407    design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_op_reg[1]_i_1_n_0
    SLICE_X34Y21         LDCE                                         r  design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_op_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/core_0/inst/if_id_reg_instance/instr_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_op_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.486ns  (logic 0.209ns (42.997%)  route 0.277ns (57.003%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16186, routed)       0.714     1.050    design_1_i/core_0/inst/sys_clk
    SLICE_X49Y50         LUT2 (Prop_lut2_I0_O)        0.045     1.095 r  design_1_i/core_0/inst/if_stage_instance_i_1/O
                         net (fo=1, routed)           0.258     1.353    design_1_i/core_0/inst/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.379 r  design_1_i/core_0/inst/clk_BUFG_inst/O
                         net (fo=8672, routed)        0.554     1.933    design_1_i/core_0/inst/if_id_reg_instance/clk
    SLICE_X32Y21         FDRE                                         r  design_1_i/core_0/inst/if_id_reg_instance/instr_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y21         FDRE (Prop_fdre_C_Q)         0.164     2.097 r  design_1_i/core_0/inst/if_id_reg_instance/instr_reg[28]/Q
                         net (fo=16, routed)          0.108     2.205    design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/instr[13]
    SLICE_X33Y21         LUT6 (Prop_lut6_I3_O)        0.045     2.250 r  design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_op_reg[2]_i_1/O
                         net (fo=1, routed)           0.170     2.419    design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_op_reg[2]_i_1_n_0
    SLICE_X34Y21         LDCE                                         r  design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_op_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/core_0/inst/if_id_reg_instance/instr_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_rs1_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.489ns  (logic 0.209ns (42.699%)  route 0.280ns (57.301%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16186, routed)       0.714     1.050    design_1_i/core_0/inst/sys_clk
    SLICE_X49Y50         LUT2 (Prop_lut2_I0_O)        0.045     1.095 r  design_1_i/core_0/inst/if_stage_instance_i_1/O
                         net (fo=1, routed)           0.258     1.353    design_1_i/core_0/inst/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.379 r  design_1_i/core_0/inst/clk_BUFG_inst/O
                         net (fo=8672, routed)        0.554     1.933    design_1_i/core_0/inst/if_id_reg_instance/clk
    SLICE_X32Y21         FDRE                                         r  design_1_i/core_0/inst/if_id_reg_instance/instr_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y21         FDRE (Prop_fdre_C_Q)         0.164     2.097 f  design_1_i/core_0/inst/if_id_reg_instance/instr_reg[28]/Q
                         net (fo=16, routed)          0.111     2.208    design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/instr[13]
    SLICE_X33Y21         LUT6 (Prop_lut6_I1_O)        0.045     2.253 r  design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_rs1_reg_i_1/O
                         net (fo=1, routed)           0.170     2.422    design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_rs1_reg_i_1_n_0
    SLICE_X34Y21         LDCE                                         r  design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_rs1_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/core_0/inst/if_id_reg_instance/instr_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_op_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.494ns  (logic 0.186ns (37.685%)  route 0.308ns (62.315%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16186, routed)       0.714     1.050    design_1_i/core_0/inst/sys_clk
    SLICE_X49Y50         LUT2 (Prop_lut2_I0_O)        0.045     1.095 r  design_1_i/core_0/inst/if_stage_instance_i_1/O
                         net (fo=1, routed)           0.258     1.353    design_1_i/core_0/inst/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.379 r  design_1_i/core_0/inst/clk_BUFG_inst/O
                         net (fo=8672, routed)        0.554     1.933    design_1_i/core_0/inst/if_id_reg_instance/clk
    SLICE_X33Y22         FDRE                                         r  design_1_i/core_0/inst/if_id_reg_instance/instr_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y22         FDRE (Prop_fdre_C_Q)         0.141     2.074 f  design_1_i/core_0/inst/if_id_reg_instance/instr_reg[25]/Q
                         net (fo=13, routed)          0.308     2.382    design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/instr[10]
    SLICE_X34Y21         LUT3 (Prop_lut3_I0_O)        0.045     2.427 r  design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_op_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     2.427    design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_op_reg[0]_i_1_n_0
    SLICE_X34Y21         LDCE                                         r  design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_op_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/core_0/inst/if_id_reg_instance/instr_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_rd_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.639ns  (logic 0.209ns (32.701%)  route 0.430ns (67.299%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16186, routed)       0.714     1.050    design_1_i/core_0/inst/sys_clk
    SLICE_X49Y50         LUT2 (Prop_lut2_I0_O)        0.045     1.095 r  design_1_i/core_0/inst/if_stage_instance_i_1/O
                         net (fo=1, routed)           0.258     1.353    design_1_i/core_0/inst/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.379 r  design_1_i/core_0/inst/clk_BUFG_inst/O
                         net (fo=8672, routed)        0.554     1.933    design_1_i/core_0/inst/if_id_reg_instance/clk
    SLICE_X32Y21         FDRE                                         r  design_1_i/core_0/inst/if_id_reg_instance/instr_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y21         FDRE (Prop_fdre_C_Q)         0.164     2.097 r  design_1_i/core_0/inst/if_id_reg_instance/instr_reg[28]/Q
                         net (fo=16, routed)          0.254     2.351    design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/instr[13]
    SLICE_X35Y21         LUT4 (Prop_lut4_I1_O)        0.045     2.396 r  design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_rd_reg_i_1/O
                         net (fo=1, routed)           0.176     2.572    design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_rd_reg_i_1_n_0
    SLICE_X35Y21         LDCE                                         r  design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_rd_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/core_0/inst/if_id_reg_instance/instr_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_op_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.743ns  (logic 0.206ns (27.726%)  route 0.537ns (72.274%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16186, routed)       0.714     1.050    design_1_i/core_0/inst/sys_clk
    SLICE_X49Y50         LUT2 (Prop_lut2_I0_O)        0.045     1.095 r  design_1_i/core_0/inst/if_stage_instance_i_1/O
                         net (fo=1, routed)           0.258     1.353    design_1_i/core_0/inst/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.379 r  design_1_i/core_0/inst/clk_BUFG_inst/O
                         net (fo=8672, routed)        0.554     1.933    design_1_i/core_0/inst/if_id_reg_instance/clk
    SLICE_X32Y21         FDRE                                         r  design_1_i/core_0/inst/if_id_reg_instance/instr_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y21         FDRE (Prop_fdre_C_Q)         0.164     2.097 r  design_1_i/core_0/inst/if_id_reg_instance/instr_reg[29]/Q
                         net (fo=19, routed)          0.360     2.457    design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/instr[14]
    SLICE_X35Y21         LUT2 (Prop_lut2_I0_O)        0.042     2.499 r  design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_op_reg[4]_i_1/O
                         net (fo=1, routed)           0.177     2.676    design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_op_reg[4]_i_1_n_0
    SLICE_X35Y21         LDCE                                         r  design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_op_reg[4]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay           778 Endpoints
Min Delay           778 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_rs1_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/core_0/inst/if_id_reg_instance/instr_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        20.691ns  (logic 3.709ns (17.925%)  route 16.982ns (82.075%))
  Logic Levels:           20  (CARRY4=8 LDCE=1 LUT2=3 LUT3=2 LUT5=1 LUT6=4 MUXF7=1)
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y21         LDCE                         0.000     0.000 r  design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_rs1_reg/G
    SLICE_X34Y21         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_rs1_reg/Q
                         net (fo=8, routed)           1.270     1.895    design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_rs1
    SLICE_X43Y19         LUT2 (Prop_lut2_I1_O)        0.152     2.047 r  design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/read_data1[7]_INST_0_i_29/O
                         net (fo=128, routed)         5.907     7.954    design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data1[0]_INST_0_i_6_0
    SLICE_X9Y17          LUT6 (Prop_lut6_I4_O)        0.332     8.286 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data1[7]_INST_0_i_22/O
                         net (fo=1, routed)           0.000     8.286    design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data1[7]_INST_0_i_22_n_0
    SLICE_X9Y17          MUXF7 (Prop_muxf7_I1_O)      0.245     8.531 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data1[7]_INST_0_i_9/O
                         net (fo=2, routed)           1.120     9.651    design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data1[7]_INST_0_i_9_n_0
    SLICE_X15Y17         LUT6 (Prop_lut6_I1_O)        0.298     9.949 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/zero_carry_i_70/O
                         net (fo=1, routed)           0.574    10.523    design_1_i/core_0/inst/id_stage_instance/regfile_instance/zero_carry_i_70_n_0
    SLICE_X16Y19         LUT5 (Prop_lut5_I4_O)        0.124    10.647 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/zero_carry_i_40/O
                         net (fo=2, routed)           1.604    12.251    design_1_i/core_0/inst/id_stage_instance/regfile_instance/zero_carry_i_40_n_0
    SLICE_X35Y26         LUT6 (Prop_lut6_I0_O)        0.124    12.375 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/neg_carry_i_9/O
                         net (fo=2, routed)           0.865    13.240    design_1_i/core_0/inst/id_stage_instance/regfile_instance/neg_carry_i_9_n_0
    SLICE_X36Y26         LUT3 (Prop_lut3_I2_O)        0.124    13.364 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/negu_carry_i_5/O
                         net (fo=1, routed)           0.000    13.364    design_1_i/core_0/inst/id_stage_instance/comparator_instance/negu_carry__0_1[3]
    SLICE_X36Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.740 r  design_1_i/core_0/inst/id_stage_instance/comparator_instance/negu_carry/CO[3]
                         net (fo=1, routed)           0.000    13.740    design_1_i/core_0/inst/id_stage_instance/comparator_instance/negu_carry_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.857 r  design_1_i/core_0/inst/id_stage_instance/comparator_instance/negu_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.857    design_1_i/core_0/inst/id_stage_instance/comparator_instance/negu_carry__0_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.974 r  design_1_i/core_0/inst/id_stage_instance/comparator_instance/negu_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.974    design_1_i/core_0/inst/id_stage_instance/comparator_instance/negu_carry__1_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.091 r  design_1_i/core_0/inst/id_stage_instance/comparator_instance/negu_carry__2/CO[3]
                         net (fo=1, routed)           0.000    14.091    design_1_i/core_0/inst/id_stage_instance/comparator_instance/negu_carry__2_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.208 r  design_1_i/core_0/inst/id_stage_instance/comparator_instance/negu_carry__3/CO[3]
                         net (fo=1, routed)           0.000    14.208    design_1_i/core_0/inst/id_stage_instance/comparator_instance/negu_carry__3_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.325 r  design_1_i/core_0/inst/id_stage_instance/comparator_instance/negu_carry__4/CO[3]
                         net (fo=1, routed)           0.000    14.325    design_1_i/core_0/inst/id_stage_instance/comparator_instance/negu_carry__4_n_0
    SLICE_X36Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.442 r  design_1_i/core_0/inst/id_stage_instance/comparator_instance/negu_carry__5/CO[3]
                         net (fo=1, routed)           0.000    14.442    design_1_i/core_0/inst/id_stage_instance/comparator_instance/negu_carry__5_n_0
    SLICE_X36Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.559 r  design_1_i/core_0/inst/id_stage_instance/comparator_instance/negu_carry__6/CO[3]
                         net (fo=1, routed)           1.027    15.586    design_1_i/core_0/inst/id_stage_instance/regfile_instance/is_branch_state_reg[0]
    SLICE_X39Y31         LUT6 (Prop_lut6_I0_O)        0.124    15.710 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/branch_taken_INST_0/O
                         net (fo=65, routed)          1.108    16.818    design_1_i/core_0/inst/if_stage_instance/branch_predictor_instance/id_branch_taken
    SLICE_X48Y23         LUT2 (Prop_lut2_I1_O)        0.124    16.942 r  design_1_i/core_0/inst/if_stage_instance/branch_predictor_instance/branch_prediction_failed_INST_0/O
                         net (fo=1, routed)           0.670    17.613    design_1_i/core_0/inst/hdu_instance/branch_prediction_failed
    SLICE_X48Y23         LUT2 (Prop_lut2_I1_O)        0.124    17.737 r  design_1_i/core_0/inst/hdu_instance/jump_stall_INST_0/O
                         net (fo=1, routed)           0.829    18.566    design_1_i/core_0/inst/jump_stall
    SLICE_X49Y18         LUT3 (Prop_lut3_I1_O)        0.118    18.684 r  design_1_i/core_0/inst/if_id_reg_instance_i_1/O
                         net (fo=96, routed)          2.008    20.691    design_1_i/core_0/inst/if_id_reg_instance/rst
    SLICE_X33Y42         FDRE                                         r  design_1_i/core_0/inst/if_id_reg_instance/instr_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16186, routed)       1.870     3.050    design_1_i/core_0/inst/sys_clk
    SLICE_X49Y50         LUT2 (Prop_lut2_I0_O)        0.100     3.150 r  design_1_i/core_0/inst/if_stage_instance_i_1/O
                         net (fo=1, routed)           0.618     3.768    design_1_i/core_0/inst/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.859 r  design_1_i/core_0/inst/clk_BUFG_inst/O
                         net (fo=8672, routed)        1.494     5.353    design_1_i/core_0/inst/if_id_reg_instance/clk
    SLICE_X33Y42         FDRE                                         r  design_1_i/core_0/inst/if_id_reg_instance/instr_reg[20]/C

Slack:                    inf
  Source:                 design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_rs1_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/core_0/inst/if_id_reg_instance/instr_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        20.549ns  (logic 3.709ns (18.050%)  route 16.840ns (81.950%))
  Logic Levels:           20  (CARRY4=8 LDCE=1 LUT2=3 LUT3=2 LUT5=1 LUT6=4 MUXF7=1)
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y21         LDCE                         0.000     0.000 r  design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_rs1_reg/G
    SLICE_X34Y21         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_rs1_reg/Q
                         net (fo=8, routed)           1.270     1.895    design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_rs1
    SLICE_X43Y19         LUT2 (Prop_lut2_I1_O)        0.152     2.047 r  design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/read_data1[7]_INST_0_i_29/O
                         net (fo=128, routed)         5.907     7.954    design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data1[0]_INST_0_i_6_0
    SLICE_X9Y17          LUT6 (Prop_lut6_I4_O)        0.332     8.286 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data1[7]_INST_0_i_22/O
                         net (fo=1, routed)           0.000     8.286    design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data1[7]_INST_0_i_22_n_0
    SLICE_X9Y17          MUXF7 (Prop_muxf7_I1_O)      0.245     8.531 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data1[7]_INST_0_i_9/O
                         net (fo=2, routed)           1.120     9.651    design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data1[7]_INST_0_i_9_n_0
    SLICE_X15Y17         LUT6 (Prop_lut6_I1_O)        0.298     9.949 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/zero_carry_i_70/O
                         net (fo=1, routed)           0.574    10.523    design_1_i/core_0/inst/id_stage_instance/regfile_instance/zero_carry_i_70_n_0
    SLICE_X16Y19         LUT5 (Prop_lut5_I4_O)        0.124    10.647 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/zero_carry_i_40/O
                         net (fo=2, routed)           1.604    12.251    design_1_i/core_0/inst/id_stage_instance/regfile_instance/zero_carry_i_40_n_0
    SLICE_X35Y26         LUT6 (Prop_lut6_I0_O)        0.124    12.375 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/neg_carry_i_9/O
                         net (fo=2, routed)           0.865    13.240    design_1_i/core_0/inst/id_stage_instance/regfile_instance/neg_carry_i_9_n_0
    SLICE_X36Y26         LUT3 (Prop_lut3_I2_O)        0.124    13.364 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/negu_carry_i_5/O
                         net (fo=1, routed)           0.000    13.364    design_1_i/core_0/inst/id_stage_instance/comparator_instance/negu_carry__0_1[3]
    SLICE_X36Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.740 r  design_1_i/core_0/inst/id_stage_instance/comparator_instance/negu_carry/CO[3]
                         net (fo=1, routed)           0.000    13.740    design_1_i/core_0/inst/id_stage_instance/comparator_instance/negu_carry_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.857 r  design_1_i/core_0/inst/id_stage_instance/comparator_instance/negu_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.857    design_1_i/core_0/inst/id_stage_instance/comparator_instance/negu_carry__0_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.974 r  design_1_i/core_0/inst/id_stage_instance/comparator_instance/negu_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.974    design_1_i/core_0/inst/id_stage_instance/comparator_instance/negu_carry__1_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.091 r  design_1_i/core_0/inst/id_stage_instance/comparator_instance/negu_carry__2/CO[3]
                         net (fo=1, routed)           0.000    14.091    design_1_i/core_0/inst/id_stage_instance/comparator_instance/negu_carry__2_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.208 r  design_1_i/core_0/inst/id_stage_instance/comparator_instance/negu_carry__3/CO[3]
                         net (fo=1, routed)           0.000    14.208    design_1_i/core_0/inst/id_stage_instance/comparator_instance/negu_carry__3_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.325 r  design_1_i/core_0/inst/id_stage_instance/comparator_instance/negu_carry__4/CO[3]
                         net (fo=1, routed)           0.000    14.325    design_1_i/core_0/inst/id_stage_instance/comparator_instance/negu_carry__4_n_0
    SLICE_X36Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.442 r  design_1_i/core_0/inst/id_stage_instance/comparator_instance/negu_carry__5/CO[3]
                         net (fo=1, routed)           0.000    14.442    design_1_i/core_0/inst/id_stage_instance/comparator_instance/negu_carry__5_n_0
    SLICE_X36Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.559 r  design_1_i/core_0/inst/id_stage_instance/comparator_instance/negu_carry__6/CO[3]
                         net (fo=1, routed)           1.027    15.586    design_1_i/core_0/inst/id_stage_instance/regfile_instance/is_branch_state_reg[0]
    SLICE_X39Y31         LUT6 (Prop_lut6_I0_O)        0.124    15.710 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/branch_taken_INST_0/O
                         net (fo=65, routed)          1.108    16.818    design_1_i/core_0/inst/if_stage_instance/branch_predictor_instance/id_branch_taken
    SLICE_X48Y23         LUT2 (Prop_lut2_I1_O)        0.124    16.942 r  design_1_i/core_0/inst/if_stage_instance/branch_predictor_instance/branch_prediction_failed_INST_0/O
                         net (fo=1, routed)           0.670    17.613    design_1_i/core_0/inst/hdu_instance/branch_prediction_failed
    SLICE_X48Y23         LUT2 (Prop_lut2_I1_O)        0.124    17.737 r  design_1_i/core_0/inst/hdu_instance/jump_stall_INST_0/O
                         net (fo=1, routed)           0.829    18.566    design_1_i/core_0/inst/jump_stall
    SLICE_X49Y18         LUT3 (Prop_lut3_I1_O)        0.118    18.684 r  design_1_i/core_0/inst/if_id_reg_instance_i_1/O
                         net (fo=96, routed)          1.865    20.549    design_1_i/core_0/inst/if_id_reg_instance/rst
    SLICE_X32Y45         FDRE                                         r  design_1_i/core_0/inst/if_id_reg_instance/instr_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16186, routed)       1.870     3.050    design_1_i/core_0/inst/sys_clk
    SLICE_X49Y50         LUT2 (Prop_lut2_I0_O)        0.100     3.150 r  design_1_i/core_0/inst/if_stage_instance_i_1/O
                         net (fo=1, routed)           0.618     3.768    design_1_i/core_0/inst/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.859 r  design_1_i/core_0/inst/clk_BUFG_inst/O
                         net (fo=8672, routed)        1.495     5.354    design_1_i/core_0/inst/if_id_reg_instance/clk
    SLICE_X32Y45         FDRE                                         r  design_1_i/core_0/inst/if_id_reg_instance/instr_reg[16]/C

Slack:                    inf
  Source:                 design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_rs1_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/core_0/inst/if_id_reg_instance/instr_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        20.549ns  (logic 3.709ns (18.050%)  route 16.840ns (81.950%))
  Logic Levels:           20  (CARRY4=8 LDCE=1 LUT2=3 LUT3=2 LUT5=1 LUT6=4 MUXF7=1)
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y21         LDCE                         0.000     0.000 r  design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_rs1_reg/G
    SLICE_X34Y21         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_rs1_reg/Q
                         net (fo=8, routed)           1.270     1.895    design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_rs1
    SLICE_X43Y19         LUT2 (Prop_lut2_I1_O)        0.152     2.047 r  design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/read_data1[7]_INST_0_i_29/O
                         net (fo=128, routed)         5.907     7.954    design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data1[0]_INST_0_i_6_0
    SLICE_X9Y17          LUT6 (Prop_lut6_I4_O)        0.332     8.286 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data1[7]_INST_0_i_22/O
                         net (fo=1, routed)           0.000     8.286    design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data1[7]_INST_0_i_22_n_0
    SLICE_X9Y17          MUXF7 (Prop_muxf7_I1_O)      0.245     8.531 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data1[7]_INST_0_i_9/O
                         net (fo=2, routed)           1.120     9.651    design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data1[7]_INST_0_i_9_n_0
    SLICE_X15Y17         LUT6 (Prop_lut6_I1_O)        0.298     9.949 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/zero_carry_i_70/O
                         net (fo=1, routed)           0.574    10.523    design_1_i/core_0/inst/id_stage_instance/regfile_instance/zero_carry_i_70_n_0
    SLICE_X16Y19         LUT5 (Prop_lut5_I4_O)        0.124    10.647 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/zero_carry_i_40/O
                         net (fo=2, routed)           1.604    12.251    design_1_i/core_0/inst/id_stage_instance/regfile_instance/zero_carry_i_40_n_0
    SLICE_X35Y26         LUT6 (Prop_lut6_I0_O)        0.124    12.375 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/neg_carry_i_9/O
                         net (fo=2, routed)           0.865    13.240    design_1_i/core_0/inst/id_stage_instance/regfile_instance/neg_carry_i_9_n_0
    SLICE_X36Y26         LUT3 (Prop_lut3_I2_O)        0.124    13.364 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/negu_carry_i_5/O
                         net (fo=1, routed)           0.000    13.364    design_1_i/core_0/inst/id_stage_instance/comparator_instance/negu_carry__0_1[3]
    SLICE_X36Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.740 r  design_1_i/core_0/inst/id_stage_instance/comparator_instance/negu_carry/CO[3]
                         net (fo=1, routed)           0.000    13.740    design_1_i/core_0/inst/id_stage_instance/comparator_instance/negu_carry_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.857 r  design_1_i/core_0/inst/id_stage_instance/comparator_instance/negu_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.857    design_1_i/core_0/inst/id_stage_instance/comparator_instance/negu_carry__0_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.974 r  design_1_i/core_0/inst/id_stage_instance/comparator_instance/negu_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.974    design_1_i/core_0/inst/id_stage_instance/comparator_instance/negu_carry__1_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.091 r  design_1_i/core_0/inst/id_stage_instance/comparator_instance/negu_carry__2/CO[3]
                         net (fo=1, routed)           0.000    14.091    design_1_i/core_0/inst/id_stage_instance/comparator_instance/negu_carry__2_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.208 r  design_1_i/core_0/inst/id_stage_instance/comparator_instance/negu_carry__3/CO[3]
                         net (fo=1, routed)           0.000    14.208    design_1_i/core_0/inst/id_stage_instance/comparator_instance/negu_carry__3_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.325 r  design_1_i/core_0/inst/id_stage_instance/comparator_instance/negu_carry__4/CO[3]
                         net (fo=1, routed)           0.000    14.325    design_1_i/core_0/inst/id_stage_instance/comparator_instance/negu_carry__4_n_0
    SLICE_X36Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.442 r  design_1_i/core_0/inst/id_stage_instance/comparator_instance/negu_carry__5/CO[3]
                         net (fo=1, routed)           0.000    14.442    design_1_i/core_0/inst/id_stage_instance/comparator_instance/negu_carry__5_n_0
    SLICE_X36Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.559 r  design_1_i/core_0/inst/id_stage_instance/comparator_instance/negu_carry__6/CO[3]
                         net (fo=1, routed)           1.027    15.586    design_1_i/core_0/inst/id_stage_instance/regfile_instance/is_branch_state_reg[0]
    SLICE_X39Y31         LUT6 (Prop_lut6_I0_O)        0.124    15.710 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/branch_taken_INST_0/O
                         net (fo=65, routed)          1.108    16.818    design_1_i/core_0/inst/if_stage_instance/branch_predictor_instance/id_branch_taken
    SLICE_X48Y23         LUT2 (Prop_lut2_I1_O)        0.124    16.942 r  design_1_i/core_0/inst/if_stage_instance/branch_predictor_instance/branch_prediction_failed_INST_0/O
                         net (fo=1, routed)           0.670    17.613    design_1_i/core_0/inst/hdu_instance/branch_prediction_failed
    SLICE_X48Y23         LUT2 (Prop_lut2_I1_O)        0.124    17.737 r  design_1_i/core_0/inst/hdu_instance/jump_stall_INST_0/O
                         net (fo=1, routed)           0.829    18.566    design_1_i/core_0/inst/jump_stall
    SLICE_X49Y18         LUT3 (Prop_lut3_I1_O)        0.118    18.684 r  design_1_i/core_0/inst/if_id_reg_instance_i_1/O
                         net (fo=96, routed)          1.865    20.549    design_1_i/core_0/inst/if_id_reg_instance/rst
    SLICE_X32Y45         FDRE                                         r  design_1_i/core_0/inst/if_id_reg_instance/instr_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16186, routed)       1.870     3.050    design_1_i/core_0/inst/sys_clk
    SLICE_X49Y50         LUT2 (Prop_lut2_I0_O)        0.100     3.150 r  design_1_i/core_0/inst/if_stage_instance_i_1/O
                         net (fo=1, routed)           0.618     3.768    design_1_i/core_0/inst/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.859 r  design_1_i/core_0/inst/clk_BUFG_inst/O
                         net (fo=8672, routed)        1.495     5.354    design_1_i/core_0/inst/if_id_reg_instance/clk
    SLICE_X32Y45         FDRE                                         r  design_1_i/core_0/inst/if_id_reg_instance/instr_reg[17]/C

Slack:                    inf
  Source:                 design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_rs1_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/core_0/inst/if_id_reg_instance/instr_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        20.549ns  (logic 3.709ns (18.050%)  route 16.840ns (81.950%))
  Logic Levels:           20  (CARRY4=8 LDCE=1 LUT2=3 LUT3=2 LUT5=1 LUT6=4 MUXF7=1)
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y21         LDCE                         0.000     0.000 r  design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_rs1_reg/G
    SLICE_X34Y21         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_rs1_reg/Q
                         net (fo=8, routed)           1.270     1.895    design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_rs1
    SLICE_X43Y19         LUT2 (Prop_lut2_I1_O)        0.152     2.047 r  design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/read_data1[7]_INST_0_i_29/O
                         net (fo=128, routed)         5.907     7.954    design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data1[0]_INST_0_i_6_0
    SLICE_X9Y17          LUT6 (Prop_lut6_I4_O)        0.332     8.286 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data1[7]_INST_0_i_22/O
                         net (fo=1, routed)           0.000     8.286    design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data1[7]_INST_0_i_22_n_0
    SLICE_X9Y17          MUXF7 (Prop_muxf7_I1_O)      0.245     8.531 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data1[7]_INST_0_i_9/O
                         net (fo=2, routed)           1.120     9.651    design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data1[7]_INST_0_i_9_n_0
    SLICE_X15Y17         LUT6 (Prop_lut6_I1_O)        0.298     9.949 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/zero_carry_i_70/O
                         net (fo=1, routed)           0.574    10.523    design_1_i/core_0/inst/id_stage_instance/regfile_instance/zero_carry_i_70_n_0
    SLICE_X16Y19         LUT5 (Prop_lut5_I4_O)        0.124    10.647 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/zero_carry_i_40/O
                         net (fo=2, routed)           1.604    12.251    design_1_i/core_0/inst/id_stage_instance/regfile_instance/zero_carry_i_40_n_0
    SLICE_X35Y26         LUT6 (Prop_lut6_I0_O)        0.124    12.375 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/neg_carry_i_9/O
                         net (fo=2, routed)           0.865    13.240    design_1_i/core_0/inst/id_stage_instance/regfile_instance/neg_carry_i_9_n_0
    SLICE_X36Y26         LUT3 (Prop_lut3_I2_O)        0.124    13.364 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/negu_carry_i_5/O
                         net (fo=1, routed)           0.000    13.364    design_1_i/core_0/inst/id_stage_instance/comparator_instance/negu_carry__0_1[3]
    SLICE_X36Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.740 r  design_1_i/core_0/inst/id_stage_instance/comparator_instance/negu_carry/CO[3]
                         net (fo=1, routed)           0.000    13.740    design_1_i/core_0/inst/id_stage_instance/comparator_instance/negu_carry_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.857 r  design_1_i/core_0/inst/id_stage_instance/comparator_instance/negu_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.857    design_1_i/core_0/inst/id_stage_instance/comparator_instance/negu_carry__0_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.974 r  design_1_i/core_0/inst/id_stage_instance/comparator_instance/negu_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.974    design_1_i/core_0/inst/id_stage_instance/comparator_instance/negu_carry__1_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.091 r  design_1_i/core_0/inst/id_stage_instance/comparator_instance/negu_carry__2/CO[3]
                         net (fo=1, routed)           0.000    14.091    design_1_i/core_0/inst/id_stage_instance/comparator_instance/negu_carry__2_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.208 r  design_1_i/core_0/inst/id_stage_instance/comparator_instance/negu_carry__3/CO[3]
                         net (fo=1, routed)           0.000    14.208    design_1_i/core_0/inst/id_stage_instance/comparator_instance/negu_carry__3_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.325 r  design_1_i/core_0/inst/id_stage_instance/comparator_instance/negu_carry__4/CO[3]
                         net (fo=1, routed)           0.000    14.325    design_1_i/core_0/inst/id_stage_instance/comparator_instance/negu_carry__4_n_0
    SLICE_X36Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.442 r  design_1_i/core_0/inst/id_stage_instance/comparator_instance/negu_carry__5/CO[3]
                         net (fo=1, routed)           0.000    14.442    design_1_i/core_0/inst/id_stage_instance/comparator_instance/negu_carry__5_n_0
    SLICE_X36Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.559 r  design_1_i/core_0/inst/id_stage_instance/comparator_instance/negu_carry__6/CO[3]
                         net (fo=1, routed)           1.027    15.586    design_1_i/core_0/inst/id_stage_instance/regfile_instance/is_branch_state_reg[0]
    SLICE_X39Y31         LUT6 (Prop_lut6_I0_O)        0.124    15.710 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/branch_taken_INST_0/O
                         net (fo=65, routed)          1.108    16.818    design_1_i/core_0/inst/if_stage_instance/branch_predictor_instance/id_branch_taken
    SLICE_X48Y23         LUT2 (Prop_lut2_I1_O)        0.124    16.942 r  design_1_i/core_0/inst/if_stage_instance/branch_predictor_instance/branch_prediction_failed_INST_0/O
                         net (fo=1, routed)           0.670    17.613    design_1_i/core_0/inst/hdu_instance/branch_prediction_failed
    SLICE_X48Y23         LUT2 (Prop_lut2_I1_O)        0.124    17.737 r  design_1_i/core_0/inst/hdu_instance/jump_stall_INST_0/O
                         net (fo=1, routed)           0.829    18.566    design_1_i/core_0/inst/jump_stall
    SLICE_X49Y18         LUT3 (Prop_lut3_I1_O)        0.118    18.684 r  design_1_i/core_0/inst/if_id_reg_instance_i_1/O
                         net (fo=96, routed)          1.865    20.549    design_1_i/core_0/inst/if_id_reg_instance/rst
    SLICE_X32Y45         FDRE                                         r  design_1_i/core_0/inst/if_id_reg_instance/instr_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16186, routed)       1.870     3.050    design_1_i/core_0/inst/sys_clk
    SLICE_X49Y50         LUT2 (Prop_lut2_I0_O)        0.100     3.150 r  design_1_i/core_0/inst/if_stage_instance_i_1/O
                         net (fo=1, routed)           0.618     3.768    design_1_i/core_0/inst/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.859 r  design_1_i/core_0/inst/clk_BUFG_inst/O
                         net (fo=8672, routed)        1.495     5.354    design_1_i/core_0/inst/if_id_reg_instance/clk
    SLICE_X32Y45         FDRE                                         r  design_1_i/core_0/inst/if_id_reg_instance/instr_reg[18]/C

Slack:                    inf
  Source:                 design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_rs1_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/core_0/inst/if_id_reg_instance/instr_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        20.549ns  (logic 3.709ns (18.050%)  route 16.840ns (81.950%))
  Logic Levels:           20  (CARRY4=8 LDCE=1 LUT2=3 LUT3=2 LUT5=1 LUT6=4 MUXF7=1)
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y21         LDCE                         0.000     0.000 r  design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_rs1_reg/G
    SLICE_X34Y21         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_rs1_reg/Q
                         net (fo=8, routed)           1.270     1.895    design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_rs1
    SLICE_X43Y19         LUT2 (Prop_lut2_I1_O)        0.152     2.047 r  design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/read_data1[7]_INST_0_i_29/O
                         net (fo=128, routed)         5.907     7.954    design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data1[0]_INST_0_i_6_0
    SLICE_X9Y17          LUT6 (Prop_lut6_I4_O)        0.332     8.286 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data1[7]_INST_0_i_22/O
                         net (fo=1, routed)           0.000     8.286    design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data1[7]_INST_0_i_22_n_0
    SLICE_X9Y17          MUXF7 (Prop_muxf7_I1_O)      0.245     8.531 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data1[7]_INST_0_i_9/O
                         net (fo=2, routed)           1.120     9.651    design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data1[7]_INST_0_i_9_n_0
    SLICE_X15Y17         LUT6 (Prop_lut6_I1_O)        0.298     9.949 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/zero_carry_i_70/O
                         net (fo=1, routed)           0.574    10.523    design_1_i/core_0/inst/id_stage_instance/regfile_instance/zero_carry_i_70_n_0
    SLICE_X16Y19         LUT5 (Prop_lut5_I4_O)        0.124    10.647 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/zero_carry_i_40/O
                         net (fo=2, routed)           1.604    12.251    design_1_i/core_0/inst/id_stage_instance/regfile_instance/zero_carry_i_40_n_0
    SLICE_X35Y26         LUT6 (Prop_lut6_I0_O)        0.124    12.375 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/neg_carry_i_9/O
                         net (fo=2, routed)           0.865    13.240    design_1_i/core_0/inst/id_stage_instance/regfile_instance/neg_carry_i_9_n_0
    SLICE_X36Y26         LUT3 (Prop_lut3_I2_O)        0.124    13.364 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/negu_carry_i_5/O
                         net (fo=1, routed)           0.000    13.364    design_1_i/core_0/inst/id_stage_instance/comparator_instance/negu_carry__0_1[3]
    SLICE_X36Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.740 r  design_1_i/core_0/inst/id_stage_instance/comparator_instance/negu_carry/CO[3]
                         net (fo=1, routed)           0.000    13.740    design_1_i/core_0/inst/id_stage_instance/comparator_instance/negu_carry_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.857 r  design_1_i/core_0/inst/id_stage_instance/comparator_instance/negu_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.857    design_1_i/core_0/inst/id_stage_instance/comparator_instance/negu_carry__0_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.974 r  design_1_i/core_0/inst/id_stage_instance/comparator_instance/negu_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.974    design_1_i/core_0/inst/id_stage_instance/comparator_instance/negu_carry__1_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.091 r  design_1_i/core_0/inst/id_stage_instance/comparator_instance/negu_carry__2/CO[3]
                         net (fo=1, routed)           0.000    14.091    design_1_i/core_0/inst/id_stage_instance/comparator_instance/negu_carry__2_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.208 r  design_1_i/core_0/inst/id_stage_instance/comparator_instance/negu_carry__3/CO[3]
                         net (fo=1, routed)           0.000    14.208    design_1_i/core_0/inst/id_stage_instance/comparator_instance/negu_carry__3_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.325 r  design_1_i/core_0/inst/id_stage_instance/comparator_instance/negu_carry__4/CO[3]
                         net (fo=1, routed)           0.000    14.325    design_1_i/core_0/inst/id_stage_instance/comparator_instance/negu_carry__4_n_0
    SLICE_X36Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.442 r  design_1_i/core_0/inst/id_stage_instance/comparator_instance/negu_carry__5/CO[3]
                         net (fo=1, routed)           0.000    14.442    design_1_i/core_0/inst/id_stage_instance/comparator_instance/negu_carry__5_n_0
    SLICE_X36Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.559 r  design_1_i/core_0/inst/id_stage_instance/comparator_instance/negu_carry__6/CO[3]
                         net (fo=1, routed)           1.027    15.586    design_1_i/core_0/inst/id_stage_instance/regfile_instance/is_branch_state_reg[0]
    SLICE_X39Y31         LUT6 (Prop_lut6_I0_O)        0.124    15.710 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/branch_taken_INST_0/O
                         net (fo=65, routed)          1.108    16.818    design_1_i/core_0/inst/if_stage_instance/branch_predictor_instance/id_branch_taken
    SLICE_X48Y23         LUT2 (Prop_lut2_I1_O)        0.124    16.942 r  design_1_i/core_0/inst/if_stage_instance/branch_predictor_instance/branch_prediction_failed_INST_0/O
                         net (fo=1, routed)           0.670    17.613    design_1_i/core_0/inst/hdu_instance/branch_prediction_failed
    SLICE_X48Y23         LUT2 (Prop_lut2_I1_O)        0.124    17.737 r  design_1_i/core_0/inst/hdu_instance/jump_stall_INST_0/O
                         net (fo=1, routed)           0.829    18.566    design_1_i/core_0/inst/jump_stall
    SLICE_X49Y18         LUT3 (Prop_lut3_I1_O)        0.118    18.684 r  design_1_i/core_0/inst/if_id_reg_instance_i_1/O
                         net (fo=96, routed)          1.865    20.549    design_1_i/core_0/inst/if_id_reg_instance/rst
    SLICE_X33Y45         FDRE                                         r  design_1_i/core_0/inst/if_id_reg_instance/instr_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16186, routed)       1.870     3.050    design_1_i/core_0/inst/sys_clk
    SLICE_X49Y50         LUT2 (Prop_lut2_I0_O)        0.100     3.150 r  design_1_i/core_0/inst/if_stage_instance_i_1/O
                         net (fo=1, routed)           0.618     3.768    design_1_i/core_0/inst/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.859 r  design_1_i/core_0/inst/clk_BUFG_inst/O
                         net (fo=8672, routed)        1.495     5.354    design_1_i/core_0/inst/if_id_reg_instance/clk
    SLICE_X33Y45         FDRE                                         r  design_1_i/core_0/inst/if_id_reg_instance/instr_reg[19]/C

Slack:                    inf
  Source:                 design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_rs1_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/core_0/inst/if_id_reg_instance/instr_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        20.549ns  (logic 3.709ns (18.050%)  route 16.840ns (81.950%))
  Logic Levels:           20  (CARRY4=8 LDCE=1 LUT2=3 LUT3=2 LUT5=1 LUT6=4 MUXF7=1)
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y21         LDCE                         0.000     0.000 r  design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_rs1_reg/G
    SLICE_X34Y21         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_rs1_reg/Q
                         net (fo=8, routed)           1.270     1.895    design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_rs1
    SLICE_X43Y19         LUT2 (Prop_lut2_I1_O)        0.152     2.047 r  design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/read_data1[7]_INST_0_i_29/O
                         net (fo=128, routed)         5.907     7.954    design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data1[0]_INST_0_i_6_0
    SLICE_X9Y17          LUT6 (Prop_lut6_I4_O)        0.332     8.286 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data1[7]_INST_0_i_22/O
                         net (fo=1, routed)           0.000     8.286    design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data1[7]_INST_0_i_22_n_0
    SLICE_X9Y17          MUXF7 (Prop_muxf7_I1_O)      0.245     8.531 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data1[7]_INST_0_i_9/O
                         net (fo=2, routed)           1.120     9.651    design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data1[7]_INST_0_i_9_n_0
    SLICE_X15Y17         LUT6 (Prop_lut6_I1_O)        0.298     9.949 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/zero_carry_i_70/O
                         net (fo=1, routed)           0.574    10.523    design_1_i/core_0/inst/id_stage_instance/regfile_instance/zero_carry_i_70_n_0
    SLICE_X16Y19         LUT5 (Prop_lut5_I4_O)        0.124    10.647 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/zero_carry_i_40/O
                         net (fo=2, routed)           1.604    12.251    design_1_i/core_0/inst/id_stage_instance/regfile_instance/zero_carry_i_40_n_0
    SLICE_X35Y26         LUT6 (Prop_lut6_I0_O)        0.124    12.375 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/neg_carry_i_9/O
                         net (fo=2, routed)           0.865    13.240    design_1_i/core_0/inst/id_stage_instance/regfile_instance/neg_carry_i_9_n_0
    SLICE_X36Y26         LUT3 (Prop_lut3_I2_O)        0.124    13.364 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/negu_carry_i_5/O
                         net (fo=1, routed)           0.000    13.364    design_1_i/core_0/inst/id_stage_instance/comparator_instance/negu_carry__0_1[3]
    SLICE_X36Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.740 r  design_1_i/core_0/inst/id_stage_instance/comparator_instance/negu_carry/CO[3]
                         net (fo=1, routed)           0.000    13.740    design_1_i/core_0/inst/id_stage_instance/comparator_instance/negu_carry_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.857 r  design_1_i/core_0/inst/id_stage_instance/comparator_instance/negu_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.857    design_1_i/core_0/inst/id_stage_instance/comparator_instance/negu_carry__0_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.974 r  design_1_i/core_0/inst/id_stage_instance/comparator_instance/negu_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.974    design_1_i/core_0/inst/id_stage_instance/comparator_instance/negu_carry__1_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.091 r  design_1_i/core_0/inst/id_stage_instance/comparator_instance/negu_carry__2/CO[3]
                         net (fo=1, routed)           0.000    14.091    design_1_i/core_0/inst/id_stage_instance/comparator_instance/negu_carry__2_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.208 r  design_1_i/core_0/inst/id_stage_instance/comparator_instance/negu_carry__3/CO[3]
                         net (fo=1, routed)           0.000    14.208    design_1_i/core_0/inst/id_stage_instance/comparator_instance/negu_carry__3_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.325 r  design_1_i/core_0/inst/id_stage_instance/comparator_instance/negu_carry__4/CO[3]
                         net (fo=1, routed)           0.000    14.325    design_1_i/core_0/inst/id_stage_instance/comparator_instance/negu_carry__4_n_0
    SLICE_X36Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.442 r  design_1_i/core_0/inst/id_stage_instance/comparator_instance/negu_carry__5/CO[3]
                         net (fo=1, routed)           0.000    14.442    design_1_i/core_0/inst/id_stage_instance/comparator_instance/negu_carry__5_n_0
    SLICE_X36Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.559 r  design_1_i/core_0/inst/id_stage_instance/comparator_instance/negu_carry__6/CO[3]
                         net (fo=1, routed)           1.027    15.586    design_1_i/core_0/inst/id_stage_instance/regfile_instance/is_branch_state_reg[0]
    SLICE_X39Y31         LUT6 (Prop_lut6_I0_O)        0.124    15.710 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/branch_taken_INST_0/O
                         net (fo=65, routed)          1.108    16.818    design_1_i/core_0/inst/if_stage_instance/branch_predictor_instance/id_branch_taken
    SLICE_X48Y23         LUT2 (Prop_lut2_I1_O)        0.124    16.942 r  design_1_i/core_0/inst/if_stage_instance/branch_predictor_instance/branch_prediction_failed_INST_0/O
                         net (fo=1, routed)           0.670    17.613    design_1_i/core_0/inst/hdu_instance/branch_prediction_failed
    SLICE_X48Y23         LUT2 (Prop_lut2_I1_O)        0.124    17.737 r  design_1_i/core_0/inst/hdu_instance/jump_stall_INST_0/O
                         net (fo=1, routed)           0.829    18.566    design_1_i/core_0/inst/jump_stall
    SLICE_X49Y18         LUT3 (Prop_lut3_I1_O)        0.118    18.684 r  design_1_i/core_0/inst/if_id_reg_instance_i_1/O
                         net (fo=96, routed)          1.865    20.549    design_1_i/core_0/inst/if_id_reg_instance/rst
    SLICE_X32Y45         FDRE                                         r  design_1_i/core_0/inst/if_id_reg_instance/instr_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16186, routed)       1.870     3.050    design_1_i/core_0/inst/sys_clk
    SLICE_X49Y50         LUT2 (Prop_lut2_I0_O)        0.100     3.150 r  design_1_i/core_0/inst/if_stage_instance_i_1/O
                         net (fo=1, routed)           0.618     3.768    design_1_i/core_0/inst/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.859 r  design_1_i/core_0/inst/clk_BUFG_inst/O
                         net (fo=8672, routed)        1.495     5.354    design_1_i/core_0/inst/if_id_reg_instance/clk
    SLICE_X32Y45         FDRE                                         r  design_1_i/core_0/inst/if_id_reg_instance/instr_reg[21]/C

Slack:                    inf
  Source:                 design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_rs1_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/core_0/inst/if_id_reg_instance/instr_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        20.547ns  (logic 3.709ns (18.051%)  route 16.838ns (81.949%))
  Logic Levels:           20  (CARRY4=8 LDCE=1 LUT2=3 LUT3=2 LUT5=1 LUT6=4 MUXF7=1)
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y21         LDCE                         0.000     0.000 r  design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_rs1_reg/G
    SLICE_X34Y21         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_rs1_reg/Q
                         net (fo=8, routed)           1.270     1.895    design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_rs1
    SLICE_X43Y19         LUT2 (Prop_lut2_I1_O)        0.152     2.047 r  design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/read_data1[7]_INST_0_i_29/O
                         net (fo=128, routed)         5.907     7.954    design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data1[0]_INST_0_i_6_0
    SLICE_X9Y17          LUT6 (Prop_lut6_I4_O)        0.332     8.286 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data1[7]_INST_0_i_22/O
                         net (fo=1, routed)           0.000     8.286    design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data1[7]_INST_0_i_22_n_0
    SLICE_X9Y17          MUXF7 (Prop_muxf7_I1_O)      0.245     8.531 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data1[7]_INST_0_i_9/O
                         net (fo=2, routed)           1.120     9.651    design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data1[7]_INST_0_i_9_n_0
    SLICE_X15Y17         LUT6 (Prop_lut6_I1_O)        0.298     9.949 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/zero_carry_i_70/O
                         net (fo=1, routed)           0.574    10.523    design_1_i/core_0/inst/id_stage_instance/regfile_instance/zero_carry_i_70_n_0
    SLICE_X16Y19         LUT5 (Prop_lut5_I4_O)        0.124    10.647 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/zero_carry_i_40/O
                         net (fo=2, routed)           1.604    12.251    design_1_i/core_0/inst/id_stage_instance/regfile_instance/zero_carry_i_40_n_0
    SLICE_X35Y26         LUT6 (Prop_lut6_I0_O)        0.124    12.375 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/neg_carry_i_9/O
                         net (fo=2, routed)           0.865    13.240    design_1_i/core_0/inst/id_stage_instance/regfile_instance/neg_carry_i_9_n_0
    SLICE_X36Y26         LUT3 (Prop_lut3_I2_O)        0.124    13.364 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/negu_carry_i_5/O
                         net (fo=1, routed)           0.000    13.364    design_1_i/core_0/inst/id_stage_instance/comparator_instance/negu_carry__0_1[3]
    SLICE_X36Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.740 r  design_1_i/core_0/inst/id_stage_instance/comparator_instance/negu_carry/CO[3]
                         net (fo=1, routed)           0.000    13.740    design_1_i/core_0/inst/id_stage_instance/comparator_instance/negu_carry_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.857 r  design_1_i/core_0/inst/id_stage_instance/comparator_instance/negu_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.857    design_1_i/core_0/inst/id_stage_instance/comparator_instance/negu_carry__0_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.974 r  design_1_i/core_0/inst/id_stage_instance/comparator_instance/negu_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.974    design_1_i/core_0/inst/id_stage_instance/comparator_instance/negu_carry__1_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.091 r  design_1_i/core_0/inst/id_stage_instance/comparator_instance/negu_carry__2/CO[3]
                         net (fo=1, routed)           0.000    14.091    design_1_i/core_0/inst/id_stage_instance/comparator_instance/negu_carry__2_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.208 r  design_1_i/core_0/inst/id_stage_instance/comparator_instance/negu_carry__3/CO[3]
                         net (fo=1, routed)           0.000    14.208    design_1_i/core_0/inst/id_stage_instance/comparator_instance/negu_carry__3_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.325 r  design_1_i/core_0/inst/id_stage_instance/comparator_instance/negu_carry__4/CO[3]
                         net (fo=1, routed)           0.000    14.325    design_1_i/core_0/inst/id_stage_instance/comparator_instance/negu_carry__4_n_0
    SLICE_X36Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.442 r  design_1_i/core_0/inst/id_stage_instance/comparator_instance/negu_carry__5/CO[3]
                         net (fo=1, routed)           0.000    14.442    design_1_i/core_0/inst/id_stage_instance/comparator_instance/negu_carry__5_n_0
    SLICE_X36Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.559 r  design_1_i/core_0/inst/id_stage_instance/comparator_instance/negu_carry__6/CO[3]
                         net (fo=1, routed)           1.027    15.586    design_1_i/core_0/inst/id_stage_instance/regfile_instance/is_branch_state_reg[0]
    SLICE_X39Y31         LUT6 (Prop_lut6_I0_O)        0.124    15.710 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/branch_taken_INST_0/O
                         net (fo=65, routed)          1.108    16.818    design_1_i/core_0/inst/if_stage_instance/branch_predictor_instance/id_branch_taken
    SLICE_X48Y23         LUT2 (Prop_lut2_I1_O)        0.124    16.942 r  design_1_i/core_0/inst/if_stage_instance/branch_predictor_instance/branch_prediction_failed_INST_0/O
                         net (fo=1, routed)           0.670    17.613    design_1_i/core_0/inst/hdu_instance/branch_prediction_failed
    SLICE_X48Y23         LUT2 (Prop_lut2_I1_O)        0.124    17.737 r  design_1_i/core_0/inst/hdu_instance/jump_stall_INST_0/O
                         net (fo=1, routed)           0.829    18.566    design_1_i/core_0/inst/jump_stall
    SLICE_X49Y18         LUT3 (Prop_lut3_I1_O)        0.118    18.684 r  design_1_i/core_0/inst/if_id_reg_instance_i_1/O
                         net (fo=96, routed)          1.863    20.547    design_1_i/core_0/inst/if_id_reg_instance/rst
    SLICE_X32Y44         FDRE                                         r  design_1_i/core_0/inst/if_id_reg_instance/instr_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16186, routed)       1.870     3.050    design_1_i/core_0/inst/sys_clk
    SLICE_X49Y50         LUT2 (Prop_lut2_I0_O)        0.100     3.150 r  design_1_i/core_0/inst/if_stage_instance_i_1/O
                         net (fo=1, routed)           0.618     3.768    design_1_i/core_0/inst/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.859 r  design_1_i/core_0/inst/clk_BUFG_inst/O
                         net (fo=8672, routed)        1.495     5.354    design_1_i/core_0/inst/if_id_reg_instance/clk
    SLICE_X32Y44         FDRE                                         r  design_1_i/core_0/inst/if_id_reg_instance/instr_reg[15]/C

Slack:                    inf
  Source:                 design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_rs1_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/core_0/inst/if_id_reg_instance/instr_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        20.547ns  (logic 3.709ns (18.051%)  route 16.838ns (81.949%))
  Logic Levels:           20  (CARRY4=8 LDCE=1 LUT2=3 LUT3=2 LUT5=1 LUT6=4 MUXF7=1)
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y21         LDCE                         0.000     0.000 r  design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_rs1_reg/G
    SLICE_X34Y21         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_rs1_reg/Q
                         net (fo=8, routed)           1.270     1.895    design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_rs1
    SLICE_X43Y19         LUT2 (Prop_lut2_I1_O)        0.152     2.047 r  design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/read_data1[7]_INST_0_i_29/O
                         net (fo=128, routed)         5.907     7.954    design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data1[0]_INST_0_i_6_0
    SLICE_X9Y17          LUT6 (Prop_lut6_I4_O)        0.332     8.286 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data1[7]_INST_0_i_22/O
                         net (fo=1, routed)           0.000     8.286    design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data1[7]_INST_0_i_22_n_0
    SLICE_X9Y17          MUXF7 (Prop_muxf7_I1_O)      0.245     8.531 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data1[7]_INST_0_i_9/O
                         net (fo=2, routed)           1.120     9.651    design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data1[7]_INST_0_i_9_n_0
    SLICE_X15Y17         LUT6 (Prop_lut6_I1_O)        0.298     9.949 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/zero_carry_i_70/O
                         net (fo=1, routed)           0.574    10.523    design_1_i/core_0/inst/id_stage_instance/regfile_instance/zero_carry_i_70_n_0
    SLICE_X16Y19         LUT5 (Prop_lut5_I4_O)        0.124    10.647 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/zero_carry_i_40/O
                         net (fo=2, routed)           1.604    12.251    design_1_i/core_0/inst/id_stage_instance/regfile_instance/zero_carry_i_40_n_0
    SLICE_X35Y26         LUT6 (Prop_lut6_I0_O)        0.124    12.375 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/neg_carry_i_9/O
                         net (fo=2, routed)           0.865    13.240    design_1_i/core_0/inst/id_stage_instance/regfile_instance/neg_carry_i_9_n_0
    SLICE_X36Y26         LUT3 (Prop_lut3_I2_O)        0.124    13.364 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/negu_carry_i_5/O
                         net (fo=1, routed)           0.000    13.364    design_1_i/core_0/inst/id_stage_instance/comparator_instance/negu_carry__0_1[3]
    SLICE_X36Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.740 r  design_1_i/core_0/inst/id_stage_instance/comparator_instance/negu_carry/CO[3]
                         net (fo=1, routed)           0.000    13.740    design_1_i/core_0/inst/id_stage_instance/comparator_instance/negu_carry_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.857 r  design_1_i/core_0/inst/id_stage_instance/comparator_instance/negu_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.857    design_1_i/core_0/inst/id_stage_instance/comparator_instance/negu_carry__0_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.974 r  design_1_i/core_0/inst/id_stage_instance/comparator_instance/negu_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.974    design_1_i/core_0/inst/id_stage_instance/comparator_instance/negu_carry__1_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.091 r  design_1_i/core_0/inst/id_stage_instance/comparator_instance/negu_carry__2/CO[3]
                         net (fo=1, routed)           0.000    14.091    design_1_i/core_0/inst/id_stage_instance/comparator_instance/negu_carry__2_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.208 r  design_1_i/core_0/inst/id_stage_instance/comparator_instance/negu_carry__3/CO[3]
                         net (fo=1, routed)           0.000    14.208    design_1_i/core_0/inst/id_stage_instance/comparator_instance/negu_carry__3_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.325 r  design_1_i/core_0/inst/id_stage_instance/comparator_instance/negu_carry__4/CO[3]
                         net (fo=1, routed)           0.000    14.325    design_1_i/core_0/inst/id_stage_instance/comparator_instance/negu_carry__4_n_0
    SLICE_X36Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.442 r  design_1_i/core_0/inst/id_stage_instance/comparator_instance/negu_carry__5/CO[3]
                         net (fo=1, routed)           0.000    14.442    design_1_i/core_0/inst/id_stage_instance/comparator_instance/negu_carry__5_n_0
    SLICE_X36Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.559 r  design_1_i/core_0/inst/id_stage_instance/comparator_instance/negu_carry__6/CO[3]
                         net (fo=1, routed)           1.027    15.586    design_1_i/core_0/inst/id_stage_instance/regfile_instance/is_branch_state_reg[0]
    SLICE_X39Y31         LUT6 (Prop_lut6_I0_O)        0.124    15.710 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/branch_taken_INST_0/O
                         net (fo=65, routed)          1.108    16.818    design_1_i/core_0/inst/if_stage_instance/branch_predictor_instance/id_branch_taken
    SLICE_X48Y23         LUT2 (Prop_lut2_I1_O)        0.124    16.942 r  design_1_i/core_0/inst/if_stage_instance/branch_predictor_instance/branch_prediction_failed_INST_0/O
                         net (fo=1, routed)           0.670    17.613    design_1_i/core_0/inst/hdu_instance/branch_prediction_failed
    SLICE_X48Y23         LUT2 (Prop_lut2_I1_O)        0.124    17.737 r  design_1_i/core_0/inst/hdu_instance/jump_stall_INST_0/O
                         net (fo=1, routed)           0.829    18.566    design_1_i/core_0/inst/jump_stall
    SLICE_X49Y18         LUT3 (Prop_lut3_I1_O)        0.118    18.684 r  design_1_i/core_0/inst/if_id_reg_instance_i_1/O
                         net (fo=96, routed)          1.863    20.547    design_1_i/core_0/inst/if_id_reg_instance/rst
    SLICE_X32Y44         FDRE                                         r  design_1_i/core_0/inst/if_id_reg_instance/instr_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16186, routed)       1.870     3.050    design_1_i/core_0/inst/sys_clk
    SLICE_X49Y50         LUT2 (Prop_lut2_I0_O)        0.100     3.150 r  design_1_i/core_0/inst/if_stage_instance_i_1/O
                         net (fo=1, routed)           0.618     3.768    design_1_i/core_0/inst/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.859 r  design_1_i/core_0/inst/clk_BUFG_inst/O
                         net (fo=8672, routed)        1.495     5.354    design_1_i/core_0/inst/if_id_reg_instance/clk
    SLICE_X32Y44         FDRE                                         r  design_1_i/core_0/inst/if_id_reg_instance/instr_reg[22]/C

Slack:                    inf
  Source:                 design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_rs1_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/core_0/inst/if_id_reg_instance/instr_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        20.547ns  (logic 3.709ns (18.051%)  route 16.838ns (81.949%))
  Logic Levels:           20  (CARRY4=8 LDCE=1 LUT2=3 LUT3=2 LUT5=1 LUT6=4 MUXF7=1)
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y21         LDCE                         0.000     0.000 r  design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_rs1_reg/G
    SLICE_X34Y21         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_rs1_reg/Q
                         net (fo=8, routed)           1.270     1.895    design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_rs1
    SLICE_X43Y19         LUT2 (Prop_lut2_I1_O)        0.152     2.047 r  design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/read_data1[7]_INST_0_i_29/O
                         net (fo=128, routed)         5.907     7.954    design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data1[0]_INST_0_i_6_0
    SLICE_X9Y17          LUT6 (Prop_lut6_I4_O)        0.332     8.286 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data1[7]_INST_0_i_22/O
                         net (fo=1, routed)           0.000     8.286    design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data1[7]_INST_0_i_22_n_0
    SLICE_X9Y17          MUXF7 (Prop_muxf7_I1_O)      0.245     8.531 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data1[7]_INST_0_i_9/O
                         net (fo=2, routed)           1.120     9.651    design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data1[7]_INST_0_i_9_n_0
    SLICE_X15Y17         LUT6 (Prop_lut6_I1_O)        0.298     9.949 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/zero_carry_i_70/O
                         net (fo=1, routed)           0.574    10.523    design_1_i/core_0/inst/id_stage_instance/regfile_instance/zero_carry_i_70_n_0
    SLICE_X16Y19         LUT5 (Prop_lut5_I4_O)        0.124    10.647 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/zero_carry_i_40/O
                         net (fo=2, routed)           1.604    12.251    design_1_i/core_0/inst/id_stage_instance/regfile_instance/zero_carry_i_40_n_0
    SLICE_X35Y26         LUT6 (Prop_lut6_I0_O)        0.124    12.375 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/neg_carry_i_9/O
                         net (fo=2, routed)           0.865    13.240    design_1_i/core_0/inst/id_stage_instance/regfile_instance/neg_carry_i_9_n_0
    SLICE_X36Y26         LUT3 (Prop_lut3_I2_O)        0.124    13.364 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/negu_carry_i_5/O
                         net (fo=1, routed)           0.000    13.364    design_1_i/core_0/inst/id_stage_instance/comparator_instance/negu_carry__0_1[3]
    SLICE_X36Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.740 r  design_1_i/core_0/inst/id_stage_instance/comparator_instance/negu_carry/CO[3]
                         net (fo=1, routed)           0.000    13.740    design_1_i/core_0/inst/id_stage_instance/comparator_instance/negu_carry_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.857 r  design_1_i/core_0/inst/id_stage_instance/comparator_instance/negu_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.857    design_1_i/core_0/inst/id_stage_instance/comparator_instance/negu_carry__0_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.974 r  design_1_i/core_0/inst/id_stage_instance/comparator_instance/negu_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.974    design_1_i/core_0/inst/id_stage_instance/comparator_instance/negu_carry__1_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.091 r  design_1_i/core_0/inst/id_stage_instance/comparator_instance/negu_carry__2/CO[3]
                         net (fo=1, routed)           0.000    14.091    design_1_i/core_0/inst/id_stage_instance/comparator_instance/negu_carry__2_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.208 r  design_1_i/core_0/inst/id_stage_instance/comparator_instance/negu_carry__3/CO[3]
                         net (fo=1, routed)           0.000    14.208    design_1_i/core_0/inst/id_stage_instance/comparator_instance/negu_carry__3_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.325 r  design_1_i/core_0/inst/id_stage_instance/comparator_instance/negu_carry__4/CO[3]
                         net (fo=1, routed)           0.000    14.325    design_1_i/core_0/inst/id_stage_instance/comparator_instance/negu_carry__4_n_0
    SLICE_X36Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.442 r  design_1_i/core_0/inst/id_stage_instance/comparator_instance/negu_carry__5/CO[3]
                         net (fo=1, routed)           0.000    14.442    design_1_i/core_0/inst/id_stage_instance/comparator_instance/negu_carry__5_n_0
    SLICE_X36Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.559 r  design_1_i/core_0/inst/id_stage_instance/comparator_instance/negu_carry__6/CO[3]
                         net (fo=1, routed)           1.027    15.586    design_1_i/core_0/inst/id_stage_instance/regfile_instance/is_branch_state_reg[0]
    SLICE_X39Y31         LUT6 (Prop_lut6_I0_O)        0.124    15.710 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/branch_taken_INST_0/O
                         net (fo=65, routed)          1.108    16.818    design_1_i/core_0/inst/if_stage_instance/branch_predictor_instance/id_branch_taken
    SLICE_X48Y23         LUT2 (Prop_lut2_I1_O)        0.124    16.942 r  design_1_i/core_0/inst/if_stage_instance/branch_predictor_instance/branch_prediction_failed_INST_0/O
                         net (fo=1, routed)           0.670    17.613    design_1_i/core_0/inst/hdu_instance/branch_prediction_failed
    SLICE_X48Y23         LUT2 (Prop_lut2_I1_O)        0.124    17.737 r  design_1_i/core_0/inst/hdu_instance/jump_stall_INST_0/O
                         net (fo=1, routed)           0.829    18.566    design_1_i/core_0/inst/jump_stall
    SLICE_X49Y18         LUT3 (Prop_lut3_I1_O)        0.118    18.684 r  design_1_i/core_0/inst/if_id_reg_instance_i_1/O
                         net (fo=96, routed)          1.863    20.547    design_1_i/core_0/inst/if_id_reg_instance/rst
    SLICE_X32Y44         FDRE                                         r  design_1_i/core_0/inst/if_id_reg_instance/instr_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16186, routed)       1.870     3.050    design_1_i/core_0/inst/sys_clk
    SLICE_X49Y50         LUT2 (Prop_lut2_I0_O)        0.100     3.150 r  design_1_i/core_0/inst/if_stage_instance_i_1/O
                         net (fo=1, routed)           0.618     3.768    design_1_i/core_0/inst/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.859 r  design_1_i/core_0/inst/clk_BUFG_inst/O
                         net (fo=8672, routed)        1.495     5.354    design_1_i/core_0/inst/if_id_reg_instance/clk
    SLICE_X32Y44         FDRE                                         r  design_1_i/core_0/inst/if_id_reg_instance/instr_reg[23]/C

Slack:                    inf
  Source:                 design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_rs1_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/core_0/inst/if_id_reg_instance/instr_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        20.547ns  (logic 3.709ns (18.051%)  route 16.838ns (81.949%))
  Logic Levels:           20  (CARRY4=8 LDCE=1 LUT2=3 LUT3=2 LUT5=1 LUT6=4 MUXF7=1)
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y21         LDCE                         0.000     0.000 r  design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_rs1_reg/G
    SLICE_X34Y21         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_rs1_reg/Q
                         net (fo=8, routed)           1.270     1.895    design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_rs1
    SLICE_X43Y19         LUT2 (Prop_lut2_I1_O)        0.152     2.047 r  design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/read_data1[7]_INST_0_i_29/O
                         net (fo=128, routed)         5.907     7.954    design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data1[0]_INST_0_i_6_0
    SLICE_X9Y17          LUT6 (Prop_lut6_I4_O)        0.332     8.286 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data1[7]_INST_0_i_22/O
                         net (fo=1, routed)           0.000     8.286    design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data1[7]_INST_0_i_22_n_0
    SLICE_X9Y17          MUXF7 (Prop_muxf7_I1_O)      0.245     8.531 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data1[7]_INST_0_i_9/O
                         net (fo=2, routed)           1.120     9.651    design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data1[7]_INST_0_i_9_n_0
    SLICE_X15Y17         LUT6 (Prop_lut6_I1_O)        0.298     9.949 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/zero_carry_i_70/O
                         net (fo=1, routed)           0.574    10.523    design_1_i/core_0/inst/id_stage_instance/regfile_instance/zero_carry_i_70_n_0
    SLICE_X16Y19         LUT5 (Prop_lut5_I4_O)        0.124    10.647 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/zero_carry_i_40/O
                         net (fo=2, routed)           1.604    12.251    design_1_i/core_0/inst/id_stage_instance/regfile_instance/zero_carry_i_40_n_0
    SLICE_X35Y26         LUT6 (Prop_lut6_I0_O)        0.124    12.375 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/neg_carry_i_9/O
                         net (fo=2, routed)           0.865    13.240    design_1_i/core_0/inst/id_stage_instance/regfile_instance/neg_carry_i_9_n_0
    SLICE_X36Y26         LUT3 (Prop_lut3_I2_O)        0.124    13.364 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/negu_carry_i_5/O
                         net (fo=1, routed)           0.000    13.364    design_1_i/core_0/inst/id_stage_instance/comparator_instance/negu_carry__0_1[3]
    SLICE_X36Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.740 r  design_1_i/core_0/inst/id_stage_instance/comparator_instance/negu_carry/CO[3]
                         net (fo=1, routed)           0.000    13.740    design_1_i/core_0/inst/id_stage_instance/comparator_instance/negu_carry_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.857 r  design_1_i/core_0/inst/id_stage_instance/comparator_instance/negu_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.857    design_1_i/core_0/inst/id_stage_instance/comparator_instance/negu_carry__0_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.974 r  design_1_i/core_0/inst/id_stage_instance/comparator_instance/negu_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.974    design_1_i/core_0/inst/id_stage_instance/comparator_instance/negu_carry__1_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.091 r  design_1_i/core_0/inst/id_stage_instance/comparator_instance/negu_carry__2/CO[3]
                         net (fo=1, routed)           0.000    14.091    design_1_i/core_0/inst/id_stage_instance/comparator_instance/negu_carry__2_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.208 r  design_1_i/core_0/inst/id_stage_instance/comparator_instance/negu_carry__3/CO[3]
                         net (fo=1, routed)           0.000    14.208    design_1_i/core_0/inst/id_stage_instance/comparator_instance/negu_carry__3_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.325 r  design_1_i/core_0/inst/id_stage_instance/comparator_instance/negu_carry__4/CO[3]
                         net (fo=1, routed)           0.000    14.325    design_1_i/core_0/inst/id_stage_instance/comparator_instance/negu_carry__4_n_0
    SLICE_X36Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.442 r  design_1_i/core_0/inst/id_stage_instance/comparator_instance/negu_carry__5/CO[3]
                         net (fo=1, routed)           0.000    14.442    design_1_i/core_0/inst/id_stage_instance/comparator_instance/negu_carry__5_n_0
    SLICE_X36Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.559 r  design_1_i/core_0/inst/id_stage_instance/comparator_instance/negu_carry__6/CO[3]
                         net (fo=1, routed)           1.027    15.586    design_1_i/core_0/inst/id_stage_instance/regfile_instance/is_branch_state_reg[0]
    SLICE_X39Y31         LUT6 (Prop_lut6_I0_O)        0.124    15.710 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/branch_taken_INST_0/O
                         net (fo=65, routed)          1.108    16.818    design_1_i/core_0/inst/if_stage_instance/branch_predictor_instance/id_branch_taken
    SLICE_X48Y23         LUT2 (Prop_lut2_I1_O)        0.124    16.942 r  design_1_i/core_0/inst/if_stage_instance/branch_predictor_instance/branch_prediction_failed_INST_0/O
                         net (fo=1, routed)           0.670    17.613    design_1_i/core_0/inst/hdu_instance/branch_prediction_failed
    SLICE_X48Y23         LUT2 (Prop_lut2_I1_O)        0.124    17.737 r  design_1_i/core_0/inst/hdu_instance/jump_stall_INST_0/O
                         net (fo=1, routed)           0.829    18.566    design_1_i/core_0/inst/jump_stall
    SLICE_X49Y18         LUT3 (Prop_lut3_I1_O)        0.118    18.684 r  design_1_i/core_0/inst/if_id_reg_instance_i_1/O
                         net (fo=96, routed)          1.863    20.547    design_1_i/core_0/inst/if_id_reg_instance/rst
    SLICE_X32Y44         FDRE                                         r  design_1_i/core_0/inst/if_id_reg_instance/instr_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16186, routed)       1.870     3.050    design_1_i/core_0/inst/sys_clk
    SLICE_X49Y50         LUT2 (Prop_lut2_I0_O)        0.100     3.150 r  design_1_i/core_0/inst/if_stage_instance_i_1/O
                         net (fo=1, routed)           0.618     3.768    design_1_i/core_0/inst/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.859 r  design_1_i/core_0/inst/clk_BUFG_inst/O
                         net (fo=8672, routed)        1.495     5.354    design_1_i/core_0/inst/if_id_reg_instance/clk
    SLICE_X32Y44         FDRE                                         r  design_1_i/core_0/inst/if_id_reg_instance/instr_reg[24]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_op_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/core_0/inst/id_ex_reg_instance/fpu_op_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.273ns  (logic 0.158ns (57.840%)  route 0.115ns (42.160%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y21         LDCE                         0.000     0.000 r  design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_op_reg[3]/G
    SLICE_X35Y21         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_op_reg[3]/Q
                         net (fo=1, routed)           0.115     0.273    design_1_i/core_0/inst/id_ex_reg_instance/in_fpu_op[3]
    SLICE_X33Y21         FDRE                                         r  design_1_i/core_0/inst/id_ex_reg_instance/fpu_op_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16186, routed)       1.019     1.385    design_1_i/core_0/inst/sys_clk
    SLICE_X49Y50         LUT2 (Prop_lut2_I0_O)        0.056     1.441 r  design_1_i/core_0/inst/if_stage_instance_i_1/O
                         net (fo=1, routed)           0.292     1.733    design_1_i/core_0/inst/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.762 r  design_1_i/core_0/inst/clk_BUFG_inst/O
                         net (fo=8672, routed)        0.818     2.580    design_1_i/core_0/inst/id_ex_reg_instance/clk
    SLICE_X33Y21         FDRE                                         r  design_1_i/core_0/inst/id_ex_reg_instance/fpu_op_reg[3]/C

Slack:                    inf
  Source:                 design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_op_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/core_0/inst/id_ex_reg_instance/fpu_op_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.274ns  (logic 0.158ns (57.764%)  route 0.116ns (42.236%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y21         LDCE                         0.000     0.000 r  design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_op_reg[4]/G
    SLICE_X35Y21         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_op_reg[4]/Q
                         net (fo=1, routed)           0.116     0.274    design_1_i/core_0/inst/id_ex_reg_instance/in_fpu_op[4]
    SLICE_X33Y21         FDRE                                         r  design_1_i/core_0/inst/id_ex_reg_instance/fpu_op_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16186, routed)       1.019     1.385    design_1_i/core_0/inst/sys_clk
    SLICE_X49Y50         LUT2 (Prop_lut2_I0_O)        0.056     1.441 r  design_1_i/core_0/inst/if_stage_instance_i_1/O
                         net (fo=1, routed)           0.292     1.733    design_1_i/core_0/inst/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.762 r  design_1_i/core_0/inst/clk_BUFG_inst/O
                         net (fo=8672, routed)        0.818     2.580    design_1_i/core_0/inst/id_ex_reg_instance/clk
    SLICE_X33Y21         FDRE                                         r  design_1_i/core_0/inst/id_ex_reg_instance/fpu_op_reg[4]/C

Slack:                    inf
  Source:                 design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_op_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/core_0/inst/id_ex_reg_instance/fpu_op_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.347ns  (logic 0.178ns (51.271%)  route 0.169ns (48.729%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y21         LDCE                         0.000     0.000 r  design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_op_reg[2]/G
    SLICE_X34Y21         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_op_reg[2]/Q
                         net (fo=1, routed)           0.169     0.347    design_1_i/core_0/inst/id_ex_reg_instance/in_fpu_op[2]
    SLICE_X33Y21         FDRE                                         r  design_1_i/core_0/inst/id_ex_reg_instance/fpu_op_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16186, routed)       1.019     1.385    design_1_i/core_0/inst/sys_clk
    SLICE_X49Y50         LUT2 (Prop_lut2_I0_O)        0.056     1.441 r  design_1_i/core_0/inst/if_stage_instance_i_1/O
                         net (fo=1, routed)           0.292     1.733    design_1_i/core_0/inst/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.762 r  design_1_i/core_0/inst/clk_BUFG_inst/O
                         net (fo=8672, routed)        0.818     2.580    design_1_i/core_0/inst/id_ex_reg_instance/clk
    SLICE_X33Y21         FDRE                                         r  design_1_i/core_0/inst/id_ex_reg_instance/fpu_op_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_op_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/core_0/inst/id_ex_reg_instance/fpu_op_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.382ns  (logic 0.178ns (46.560%)  route 0.204ns (53.440%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y21         LDCE                         0.000     0.000 r  design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_op_reg[1]/G
    SLICE_X34Y21         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_op_reg[1]/Q
                         net (fo=1, routed)           0.204     0.382    design_1_i/core_0/inst/id_ex_reg_instance/in_fpu_op[1]
    SLICE_X33Y21         FDRE                                         r  design_1_i/core_0/inst/id_ex_reg_instance/fpu_op_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16186, routed)       1.019     1.385    design_1_i/core_0/inst/sys_clk
    SLICE_X49Y50         LUT2 (Prop_lut2_I0_O)        0.056     1.441 r  design_1_i/core_0/inst/if_stage_instance_i_1/O
                         net (fo=1, routed)           0.292     1.733    design_1_i/core_0/inst/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.762 r  design_1_i/core_0/inst/clk_BUFG_inst/O
                         net (fo=8672, routed)        0.818     2.580    design_1_i/core_0/inst/id_ex_reg_instance/clk
    SLICE_X33Y21         FDRE                                         r  design_1_i/core_0/inst/id_ex_reg_instance/fpu_op_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_op_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/core_0/inst/id_ex_reg_instance/fpu_op_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.387ns  (logic 0.158ns (40.859%)  route 0.229ns (59.141%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y21         LDCE                         0.000     0.000 r  design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_op_reg[5]/G
    SLICE_X35Y21         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_op_reg[5]/Q
                         net (fo=1, routed)           0.229     0.387    design_1_i/core_0/inst/id_ex_reg_instance/in_fpu_op[5]
    SLICE_X41Y21         FDRE                                         r  design_1_i/core_0/inst/id_ex_reg_instance/fpu_op_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16186, routed)       1.019     1.385    design_1_i/core_0/inst/sys_clk
    SLICE_X49Y50         LUT2 (Prop_lut2_I0_O)        0.056     1.441 r  design_1_i/core_0/inst/if_stage_instance_i_1/O
                         net (fo=1, routed)           0.292     1.733    design_1_i/core_0/inst/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.762 r  design_1_i/core_0/inst/clk_BUFG_inst/O
                         net (fo=8672, routed)        0.817     2.579    design_1_i/core_0/inst/id_ex_reg_instance/clk
    SLICE_X41Y21         FDRE                                         r  design_1_i/core_0/inst/id_ex_reg_instance/fpu_op_reg[5]/C

Slack:                    inf
  Source:                 design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_op_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/core_0/inst/id_ex_reg_instance/fpu_op_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.396ns  (logic 0.178ns (44.925%)  route 0.218ns (55.075%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y21         LDCE                         0.000     0.000 r  design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_op_reg[0]/G
    SLICE_X34Y21         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_op_reg[0]/Q
                         net (fo=1, routed)           0.218     0.396    design_1_i/core_0/inst/id_ex_reg_instance/in_fpu_op[0]
    SLICE_X33Y21         FDRE                                         r  design_1_i/core_0/inst/id_ex_reg_instance/fpu_op_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16186, routed)       1.019     1.385    design_1_i/core_0/inst/sys_clk
    SLICE_X49Y50         LUT2 (Prop_lut2_I0_O)        0.056     1.441 r  design_1_i/core_0/inst/if_stage_instance_i_1/O
                         net (fo=1, routed)           0.292     1.733    design_1_i/core_0/inst/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.762 r  design_1_i/core_0/inst/clk_BUFG_inst/O
                         net (fo=8672, routed)        0.818     2.580    design_1_i/core_0/inst/id_ex_reg_instance/clk
    SLICE_X33Y21         FDRE                                         r  design_1_i/core_0/inst/id_ex_reg_instance/fpu_op_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_rd_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/core_0/inst/id_ex_reg_instance/rd_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.628ns  (logic 0.203ns (32.349%)  route 0.425ns (67.651%))
  Logic Levels:           2  (LDCE=1 LUT2=1)
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y21         LDCE                         0.000     0.000 r  design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_rd_reg/G
    SLICE_X35Y21         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_rd_reg/Q
                         net (fo=1, routed)           0.158     0.316    design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_rd
    SLICE_X35Y21         LUT2 (Prop_lut2_I1_O)        0.045     0.361 r  design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/rd[5]_INST_0/O
                         net (fo=1, routed)           0.266     0.628    design_1_i/core_0/inst/id_ex_reg_instance/in_rd[5]
    SLICE_X38Y19         FDRE                                         r  design_1_i/core_0/inst/id_ex_reg_instance/rd_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16186, routed)       1.019     1.385    design_1_i/core_0/inst/sys_clk
    SLICE_X49Y50         LUT2 (Prop_lut2_I0_O)        0.056     1.441 r  design_1_i/core_0/inst/if_stage_instance_i_1/O
                         net (fo=1, routed)           0.292     1.733    design_1_i/core_0/inst/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.762 r  design_1_i/core_0/inst/clk_BUFG_inst/O
                         net (fo=8672, routed)        0.819     2.581    design_1_i/core_0/inst/id_ex_reg_instance/clk
    SLICE_X38Y19         FDRE                                         r  design_1_i/core_0/inst/id_ex_reg_instance/rd_reg[5]/C

Slack:                    inf
  Source:                 design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_rs1_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/core_0/inst/id_ex_reg_instance/rs1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.629ns  (logic 0.227ns (36.073%)  route 0.402ns (63.927%))
  Logic Levels:           2  (LDCE=1 LUT2=1)
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y21         LDCE                         0.000     0.000 r  design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_rs1_reg/G
    SLICE_X34Y21         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_rs1_reg/Q
                         net (fo=8, routed)           0.094     0.272    design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_rs1
    SLICE_X35Y21         LUT2 (Prop_lut2_I1_O)        0.049     0.321 r  design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/rs1[5]_INST_0/O
                         net (fo=133, routed)         0.308     0.629    design_1_i/core_0/inst/id_ex_reg_instance/in_rs1[5]
    SLICE_X42Y19         FDRE                                         r  design_1_i/core_0/inst/id_ex_reg_instance/rs1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16186, routed)       1.019     1.385    design_1_i/core_0/inst/sys_clk
    SLICE_X49Y50         LUT2 (Prop_lut2_I0_O)        0.056     1.441 r  design_1_i/core_0/inst/if_stage_instance_i_1/O
                         net (fo=1, routed)           0.292     1.733    design_1_i/core_0/inst/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.762 r  design_1_i/core_0/inst/clk_BUFG_inst/O
                         net (fo=8672, routed)        0.819     2.581    design_1_i/core_0/inst/id_ex_reg_instance/clk
    SLICE_X42Y19         FDRE                                         r  design_1_i/core_0/inst/id_ex_reg_instance/rs1_reg[5]/C

Slack:                    inf
  Source:                 design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_rs1_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/core_0/inst/id_ex_reg_instance/read_data1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.652ns  (logic 0.464ns (28.085%)  route 1.188ns (71.915%))
  Logic Levels:           6  (LDCE=1 LUT2=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y21         LDCE                         0.000     0.000 r  design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_rs1_reg/G
    SLICE_X34Y21         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_rs1_reg/Q
                         net (fo=8, routed)           0.429     0.607    design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_rs1
    SLICE_X38Y19         LUT2 (Prop_lut2_I1_O)        0.045     0.652 r  design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/read_data1[15]_INST_0_i_29/O
                         net (fo=128, routed)         0.326     0.978    design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data1[8]_INST_0_i_6_0
    SLICE_X32Y15         LUT6 (Prop_lut6_I4_O)        0.045     1.023 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data1[10]_INST_0_i_24/O
                         net (fo=1, routed)           0.000     1.023    design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data1[10]_INST_0_i_24_n_0
    SLICE_X32Y15         MUXF7 (Prop_muxf7_I1_O)      0.064     1.087 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data1[10]_INST_0_i_10/O
                         net (fo=2, routed)           0.000     1.087    design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data1[10]_INST_0_i_10_n_0
    SLICE_X32Y15         MUXF8 (Prop_muxf8_I1_O)      0.019     1.106 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data1[10]_INST_0_i_3/O
                         net (fo=1, routed)           0.150     1.257    design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data1[10]_INST_0_i_3_n_0
    SLICE_X32Y14         LUT6 (Prop_lut6_I3_O)        0.113     1.370 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data1[10]_INST_0/O
                         net (fo=2, routed)           0.282     1.652    design_1_i/core_0/inst/id_ex_reg_instance/in_read_data1[10]
    SLICE_X33Y24         FDRE                                         r  design_1_i/core_0/inst/id_ex_reg_instance/read_data1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16186, routed)       1.019     1.385    design_1_i/core_0/inst/sys_clk
    SLICE_X49Y50         LUT2 (Prop_lut2_I0_O)        0.056     1.441 r  design_1_i/core_0/inst/if_stage_instance_i_1/O
                         net (fo=1, routed)           0.292     1.733    design_1_i/core_0/inst/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.762 r  design_1_i/core_0/inst/clk_BUFG_inst/O
                         net (fo=8672, routed)        0.814     2.576    design_1_i/core_0/inst/id_ex_reg_instance/clk
    SLICE_X33Y24         FDRE                                         r  design_1_i/core_0/inst/id_ex_reg_instance/read_data1_reg[10]/C

Slack:                    inf
  Source:                 design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_rs1_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/core_0/inst/id_ex_reg_instance/read_data1_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.667ns  (logic 0.429ns (25.729%)  route 1.238ns (74.271%))
  Logic Levels:           5  (LDCE=1 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y21         LDCE                         0.000     0.000 r  design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_rs1_reg/G
    SLICE_X34Y21         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_rs1_reg/Q
                         net (fo=8, routed)           0.094     0.272    design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_rs1
    SLICE_X35Y21         LUT2 (Prop_lut2_I1_O)        0.049     0.321 r  design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/rs1[5]_INST_0/O
                         net (fo=133, routed)         0.443     0.764    design_1_i/core_0/inst/hdu_instance/rs1_IF_ID[5]
    SLICE_X42Y18         LUT6 (Prop_lut6_I2_O)        0.112     0.876 r  design_1_i/core_0/inst/hdu_instance/load_stall_INST_0_i_4/O
                         net (fo=1, routed)           0.276     1.152    design_1_i/core_0/inst/hdu_instance/load_stall_INST_0_i_4_n_0
    SLICE_X44Y18         LUT5 (Prop_lut5_I4_O)        0.045     1.197 r  design_1_i/core_0/inst/hdu_instance/load_stall_INST_0/O
                         net (fo=2, routed)           0.227     1.424    design_1_i/core_0/inst/load_stall
    SLICE_X49Y18         LUT3 (Prop_lut3_I2_O)        0.045     1.469 r  design_1_i/core_0/inst/id_ex_reg_instance_i_1/O
                         net (fo=327, routed)         0.198     1.667    design_1_i/core_0/inst/id_ex_reg_instance/rst
    SLICE_X45Y18         FDRE                                         r  design_1_i/core_0/inst/id_ex_reg_instance/read_data1_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16186, routed)       1.019     1.385    design_1_i/core_0/inst/sys_clk
    SLICE_X49Y50         LUT2 (Prop_lut2_I0_O)        0.056     1.441 r  design_1_i/core_0/inst/if_stage_instance_i_1/O
                         net (fo=1, routed)           0.292     1.733    design_1_i/core_0/inst/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.762 r  design_1_i/core_0/inst/clk_BUFG_inst/O
                         net (fo=8672, routed)        0.820     2.582    design_1_i/core_0/inst/id_ex_reg_instance/clk
    SLICE_X45Y18         FDRE                                         r  design_1_i/core_0/inst/id_ex_reg_instance/read_data1_reg[1]/C





