# CLAUDE.md

This file provides guidance to Claude Code (claude.ai/code) when working with code in this repository.

## Project Overview

RP8086 is a hardware-software complex that uses a Chinese purple RP2040 board (Raspberry Pi Pico) as a chipset for the Intel 8086 processor. The RP2040 acts as:
- Bus controller
- ROM/RAM emulator
- I/O controller
- Clock generator (planned)

The RP2040 is 5V tolerant on inputs, so no level shifters are needed for direct connection to the i8086.

## Build Commands

```bash
# Build from cmake-build-release directory
cd cmake-build-release
cmake --build .

# Output: bin/rp2040/Release/MultiIO.uf2 (flashable to RP2040)
```

The project uses:
- Pico SDK
- CMake >= 3.13
- GCC ARM toolchain
- C23 standard
- Optimization flags: -Ofast, -ffunction-sections, -fdata-sections
- Binary mode: copy_to_ram (executes from RAM for maximum performance)

## Architecture

### Two-Layer Design

The project uses a unique two-layer architecture that splits bus handling between hardware and software:

**Layer 1: PIO (Hardware - i8086_bus.pio)**
- Runs independently on RP2040's Programmable I/O state machine
- Handles all timing-critical bus operations in hardware
- Manages i8086 bus signals: ALE, RD, WR, M/IO, BHE, READY
- Controls bidirectional data bus (GPIO 0-15)
- Generates interrupts (IRQ0 for writes, IRQ1 for reads)
- Optimized timing with sideset delays and reduced instruction count
- Can run at up to 133 MHz for deterministic timing

**Layer 2: ARM Cortex-M0+ (Software - cpu_bus.c)**
- Services interrupts from PIO via FIFO
- Implements actual memory/IO emulation logic
- All handlers use `__time_critical_func` macro to run from RAM
- Interrupts run at `PICO_HIGHEST_IRQ_PRIORITY`

### Multicore Architecture

The project uses RP2040's dual-core capability with clearly separated responsibilities:

**Core0 (Main) - User Interface & I/O:**
- System initialization (overclock to 400 MHz, USB setup)
- Launches Core1 via `multicore_launch_core1(bus_handler_core)`
- Main loop responsibilities:
  - **Video rendering**: Outputs VIDEORAM to terminal at 60 FPS (every 16.666ms)
  - **Keyboard input**: Processes USB serial input and converts to scancodes
  - **Debug commands**: Handles uppercase commands (R, B, M, V, P)
  - **Scancode injection**: ASCII ‚Üí IBM PC/XT Scancode conversion via `push_scancode()`
- No WFI - runs continuously with `tight_loop_contents()` hint

**Core1 (bus_handler_core) - Bus & IRQ Management:**
- Hardware initialization sequence:
  1. `start_cpu_clock()` - PWM clock generation
  2. `pic_init()` - INTR pin setup
  3. `cpu_bus_init()` - PIO program + IRQ handlers
  4. `reset_cpu()` - Release i8086 from reset
- Main loop responsibilities:
  - **Timer IRQ generation**: IRQ0 every 54.925ms (18.2 Hz, IBM PC 8253/8254 compatible)
  - **INTR signal management**: Sets INTR=HIGH when `current_irq_vector != 0`
  - **Priority handling**: IRQ0 (timer) has implicit priority over IRQ1 (keyboard)

**IRQ Handlers (Both Cores):**
- `bus_read_handler()` and `bus_write_handler()` run at `PICO_HIGHEST_IRQ_PRIORITY`
- Triggered by PIO interrupts (independent of which core is active)
- Handle i8086 bus transactions in real-time
- INTA protocol handled via PIO IRQ 3

**INTA Protocol (PIO State Machine):**
- **INTA –æ–±—Ä–∞–±–∞—Ç—ã–≤–∞–µ—Ç—Å—è –≤ PIO**: –í `i8086_bus.pio` —Ä–µ–∞–ª–∏–∑–æ–≤–∞–Ω `INTA_cycle`
- **–ü—Ä–æ—Ü–µ—Å—Å INTA**:
  1. PIO –æ–±–Ω–∞—Ä—É–∂–∏–≤–∞–µ—Ç INTA=LOW –ø–æ—Å–ª–µ ALE
  2. –ì–µ–Ω–µ—Ä–∏—Ä—É–µ—Ç IRQ 3 –∏ —É—Å—Ç–∞–Ω–∞–≤–ª–∏–≤–∞–µ—Ç READY=1 (wait state)
  3. –ñ–¥–µ—Ç –∑–∞–≤–µ—Ä—à–µ–Ω–∏—è INTA —Ü–∏–∫–ª–∞ (INTA=HIGH ‚Üí INTA=LOW)
  4. –ü–µ—Ä–µ–¥–∞–µ—Ç —É–ø—Ä–∞–≤–ª–µ–Ω–∏–µ –≤ –æ–±—ã—á–Ω—ã–π —Ü–∏–∫–ª —á—Ç–µ–Ω–∏—è
- **–û–±—Ä–∞–±–æ—Ç–∫–∞ –≤ ARM**: `bus_read_handler()` –ø–æ–ª—É—á–∞–µ—Ç IRQ 3
  - –£—Å—Ç–∞–Ω–∞–≤–ª–∏–≤–∞–µ—Ç —Å—Ç–∞—Ç–∏—á–µ—Å–∫–∏–π —Ñ–ª–∞–≥ `irq_pending = true`
  - –°–±—Ä–∞—Å—ã–≤–∞–µ—Ç INTR=0 —á–µ—Ä–µ–∑ `gpio_put(INTR_PIN, 0)`
  - –ü—Ä–∏ —Å–ª–µ–¥—É—é—â–µ–º —á—Ç–µ–Ω–∏–∏ –≤–æ–∑–≤—Ä–∞—â–∞–µ—Ç `current_irq_vector` (0xFF08 –¥–ª—è IRQ0, 0xFF09 –¥–ª—è IRQ1)
  - –û—á–∏—â–∞–µ—Ç –≤–µ–∫—Ç–æ—Ä: `irq_pending = current_irq_vector = 0`

**–ü–æ—á–µ–º—É INTA —á–µ—Ä–µ–∑ PIO (–∞ –Ω–µ GPIO –ø—Ä–µ—Ä—ã–≤–∞–Ω–∏–µ)?**
- INTA –∏–Ω—Ç–µ–≥—Ä–∏—Ä–æ–≤–∞–Ω –≤ –æ—Å–Ω–æ–≤–Ω–æ–π state machine
- –ú–∏–Ω–∏–º–∞–ª—å–Ω–∞—è –∑–∞–¥–µ—Ä–∂–∫–∞ —Ä–µ–∞–≥–∏—Ä–æ–≤–∞–Ω–∏—è (hardware-level)
- –ê–≤—Ç–æ–º–∞—Ç–∏—á–µ—Å–∫–∞—è —Å–∏–Ω—Ö—Ä–æ–Ω–∏–∑–∞—Ü–∏—è —Å —à–∏–Ω–Ω—ã–º–∏ —Ü–∏–∫–ª–∞–º–∏
- –£–ø—Ä–æ—â–µ–Ω–Ω–∞—è –ª–æ–≥–∏–∫–∞ –æ–±—Ä–∞–±–æ—Ç–∫–∏ –≤ ARM –∫–æ–¥–µ

### Bus Protocol Flow

**Read Cycle (with ISA-compatibility protocol):**
1. PIO latches address on ALE signal
2. PIO raises WAIT (READY=0) to hold CPU
3. PIO triggers IRQ1 when RD active
4. ARM handler reads address from FIFO
5. **ARM sends 32-bit response: [data:16][pindirs_mask:16]**
   - Current implementation: always `(data << 16) | 0xFFFF` (all addresses handled by RP2040)
   - Future ISA mode: `0x00000000` for addresses handled by external ISA devices
6. PIO applies pindirs mask (0xFFFF ‚Üí outputs, 0x0000 ‚Üí high-Z for ISA devices)
7. PIO outputs data and drops WAIT (READY=1)
8. PIO returns data bus to high-Z after RD inactive

**32-bit Protocol Format:**
```
Bits [31:16] = Data to output on AD0-AD15
Bits [15:0]  = Pin direction mask (0xFFFF = our address, 0x0000 = ISA device)
```

**ISA-Compatibility Design:**
- When mask = 0x0000: AD0-AD15 remain in high-Z (input mode)
- External ISA devices can drive the bus without conflict
- READY signal still controlled by PIO (limitation: need external logic for full ISA support)
- Future enhancement: external pull-up resistors on AD0-AD15 for proper open-collector behavior

**Write Cycle:**
1. PIO latches address on ALE signal
2. PIO polls RD/WR signals and determines operation type
3. For write: PIO captures 16-bit data from AD0-AD15
4. PIO triggers IRQ0 with optimized timing (side 0 [3] delay)
5. ARM handler processes address+data from aligned memory access

### GPIO Pin Mapping (config.h)

Critical bus signals are hardcoded in `i8086_bus.pio`:
- GPIO 0-15: AD0-AD15 ( multiplexed Address/Data bus, bidirectional)
- GPIO 16-19: A16-A19 (Address bus upper 4 bits)
- GPIO 20: ALE (Address Latch Enable)
- GPIO 21: RD (Read strobe, active LOW)
- GPIO 22: WR (Write strobe, active LOW)
- GPIO 23: INTA (Interrupt acknowledge input from i8086, active LOW) - **–ù–û–í–û–ï**
- GPIO 24: M/IO (Memory/IO select: 1=memory, 0=I/O)
- GPIO 25: BHE (Bus High Enable)
- GPIO 26: INTR (Interrupt request output to i8086, active HIGH) - **–ò–ó–ú–ï–ù–ï–ù–û**
- GPIO 27: READY (Wait state control output to CPU)
- GPIO 28: RESET (Reset output, active LOW)
- GPIO 29: CLK (Clock output to CPU)

**Important:** Pin assignments in the `.define` section of `i8086_bus.pio` must match the actual hardware wiring. Changing them requires understanding PIO's pin constraints.


## Code Organization

**main.c** - Entry point and user interface:
- System clock setup (400 MHz overclock with voltage boost)
- USB serial init (waits for connection via `stdio_usb_connected()`)
- Launches Core1: `multicore_launch_core1(bus_handler_core)`
- **Core0 main loop**:
  - 60 FPS video rendering (25√ó80 MDA text mode via ANSI escape codes)
  - USB keyboard input processing
  - Debug commands (uppercase): R (reset), B (bootloader), M/V/P (dumps)
  - ASCII ‚Üí Scancode conversion via `ascii_to_scancode()`
  - Scancode buffering via `push_scancode()`
- **IRQ System**: Manages `current_irq_vector` (shared with cpu_bus.c)
- **Keyboard buffer**: 16-byte circular buffer for scancodes

**cpu.c/h** - i8086 CPU control:
- `start_cpu_clock()`: PWM generation for i8086 clock (33% duty cycle)
- `reset_cpu()`: RESET sequence (10 clocks LOW, 5 clocks stabilization)

**cpu_bus.c/h** - Bus controller and memory emulation:
- `cpu_bus_init()`: Loads PIO program, sets up IRQ handlers at highest priority
- `bus_read_handler()`: Services read requests (IRQ1) and INTA cycles (IRQ3)
  - Returns 32-bit value: `(data << 16) | 0xFFFF` (all addresses currently handled by RP2040)
  - Protocol ready for ISA expansion: can return `0x00000000` for external device addresses
- `bus_write_handler()`: Services write requests (IRQ0)
- `i8086_read()`: Highly optimized 16-bit memory/IO reads with `__force_inline`
- `i8086_write()`: Highly optimized 16-bit memory/IO writes with `__force_inline`
- **Memory layout**:
  - 192KB RAM (4-byte aligned, 0x00000-0x2FFFF)
  - 8KB ROM - Turbo XT BIOS v3.1 (4-byte aligned, 0xFE000-0xFFFFF)
  - 4KB Video RAM - MDA text mode (4-byte aligned, 0xB0000-0xB7FFF)
  - I/O ports array (2-byte aligned, 0x000-0xFFF)
- **Performance optimization**:
  - Direct 16-bit aligned access: `*(uint16_t *)&RAM[address]`
  - Range check optimization: `(port & 0xFF0) == 0x60` for keyboard ports
  - Local copies of volatile variables to minimize memory access
- **Port emulation**:
  - VGA status register (0x3BA) with vsync bit toggling
  - Keyboard data/status ports (0x60, 0x64)

**i8086_bus.pio** - Highly optimized PIO state machine implementing i8086 bus protocol:
- Captures 20-bit address + control signals (25 GPIO)
- **32-bit protocol**: ARM‚ÜíPIO format is [data:16][pindirs_mask:16] for ISA-compatibility
- **Optimized polling**: Reduced cycle count in RD/WR detection loop
- **Efficient timing**: Sideset delays combined with IRQ operations
- **ISA-ready**: pindirs mask allows external devices to drive bus (when mask=0x0000)
- **Instruction count**: 29 out of 32 available (3 instructions reserve for future)
- **Smart data handling**: Direct pindirs/pins output without conditional jumps
- **Consistent naming**: Standardized WR_cycle/RD_cycle/INTA_cycle labels
- C initialization function at bottom (`i8086_bus_program_init`)

**config.h** - Hardware configuration:
- GPIO pin assignments (INTR_PIN=26, RESET_PIN=28, CLOCK_PIN=29)
- System clock: 400 MHz (PICO_CLOCK_SPEED)
- i8086 clock: 4 MHz (I8086_CLOCK_SPEED, configurable)
- PIO and IRQ settings (BUS_CTRL_PIO, BUS_CTRL_SM, WRITE_IRQ, READ_IRQ)
- Compiler hints: `likely()`, `unlikely()` macros for branch prediction optimization

**IRQ System** (–∏–Ω—Ç–µ–≥—Ä–∏—Ä–æ–≤–∞–Ω–æ –≤ main.c/cpu_bus.c):
- `pic_init()`: –ò–Ω–∏—Ü–∏–∞–ª–∏–∑–∏—Ä—É–µ—Ç INTR –ø–∏–Ω –∫–∞–∫ output, —É—Å—Ç–∞–Ω–∞–≤–ª–∏–≤–∞–µ—Ç LOW
- `bus_handler_core()`: –†–∞–±–æ—Ç–∞–µ—Ç –Ω–∞ Core1, –≤—ã–ø–æ–ª–Ω—è–µ—Ç:
  - –ò–Ω–∏—Ü–∏–∞–ª–∏–∑–∞—Ü–∏—é –∂–µ–ª–µ–∑–∞ (clock ‚Üí pic ‚Üí bus ‚Üí reset)
  - –ì–µ–Ω–µ—Ä–∞—Ü–∏—é IRQ0 –∫–∞–∂–¥—ã–µ 54.925ms (18.2 Hz, IBM PC 8253/8254 —Å–æ–≤–º–µ—Å—Ç–∏–º–æ—Å—Ç—å)
  - –£–ø—Ä–∞–≤–ª–µ–Ω–∏–µ —Å–∏–≥–Ω–∞–ª–æ–º INTR –Ω–∞ –æ—Å–Ω–æ–≤–µ `current_irq_vector`
- **–°–∏—Å—Ç–µ–º–∞ —É–ø—Ä–∞–≤–ª–µ–Ω–∏—è –ø—Ä–µ—Ä—ã–≤–∞–Ω–∏—è–º–∏**:
  - `current_irq_vector`: –≥–ª–æ–±–∞–ª—å–Ω–∞—è –ø–µ—Ä–µ–º–µ–Ω–Ω–∞—è (0xFF08 –¥–ª—è IRQ0, 0xFF09 –¥–ª—è IRQ1)
  - –ü—Ä–∏–æ—Ä–∏—Ç–µ—Ç: IRQ0 (timer) —É—Å—Ç–∞–Ω–∞–≤–ª–∏–≤–∞–µ—Ç—Å—è Core1, IRQ1 (keyboard) —É—Å—Ç–∞–Ω–∞–≤–ª–∏–≤–∞–µ—Ç—Å—è Core0
  - INTA –æ–±—Ä–∞–±–æ—Ç–∫–∞ —á–µ—Ä–µ–∑ PIO IRQ 3 ‚Üí –≤–æ–∑–≤—Ä–∞—Ç –≤–µ–∫—Ç–æ—Ä–∞ ‚Üí —Å–±—Ä–æ—Å INTR
- **Keyboard IRQ**:
  - `push_scancode()` —É—Å—Ç–∞–Ω–∞–≤–ª–∏–≤–∞–µ—Ç `current_irq_vector = 0xFF09` –ø—Ä–∏ –Ω–∞–ª–∏—á–∏–∏ –¥–∞–Ω–Ω—ã—Ö
  - –ü—Ä–æ–≤–µ—Ä—è–µ—Ç —á—Ç–æ –≤–µ–∫—Ç–æ—Ä –Ω–µ –∑–∞–Ω—è—Ç: `if (!current_irq_vector)`
  - –ß—Ç–µ–Ω–∏–µ –ø–æ—Ä—Ç–∞ 0x60 —Å–±—Ä–∞—Å—ã–≤–∞–µ—Ç `current_scancode` –∞–≤—Ç–æ–º–∞—Ç–∏—á–µ—Å–∫–∏

**bios.h** - Turbo XT BIOS v3.1 (10/28/2017) ROM image:
- 8KB array `BIOS[]` (renamed from GLABIOS_0_4_1_8T_ROM)
- 4-byte aligned for optimal access

**Keyboard System** (–≤ main.c):
- `current_scancode`: –û–¥–∏–Ω –±–∞–π—Ç –¥–ª—è —Ç–µ–∫—É—â–µ–≥–æ —Å–∫–∞–Ω-–∫–æ–¥–∞ (0 = –Ω–µ—Ç –¥–∞–Ω–Ω—ã—Ö)
  - Simplified: –Ω–µ—Ç –±—É—Ñ–µ—Ä–∞ - –æ–¥–∏–Ω —Å–∏–º–≤–æ–ª –¥–æ—Å—Ç–∞—Ç–æ—á–Ω–æ –¥–ª—è —á–µ–ª–æ–≤–µ—á–µ—Å–∫–æ–≥–æ –≤–≤–æ–¥–∞
  - –ú–µ–∂–¥—É –Ω–∞–∂–∞—Ç–∏—è–º–∏ –∫–ª–∞–≤–∏—à ~100ms, –æ–±—Ä–∞–±–æ—Ç–∫–∞ IRQ ~100Œºs
- `ascii_to_scancode()`: –ö–æ–Ω–≤–µ—Ä—Ç–µ—Ä ASCII ‚Üí IBM PC/XT Scancode Set 1
  - –ü–æ–¥–¥–µ—Ä–∂–∫–∞ a-z/A-Z (QWERTY —Ä–∞—Å–∫–ª–∞–¥–∫–∞)
  - –ü–æ–¥–¥–µ—Ä–∂–∫–∞ —Ü–∏—Ñ—Ä 0-9
  - –°–ø–µ—Ü–∏–∞–ª—å–Ω—ã–µ –∫–ª–∞–≤–∏—à–∏: Space, Enter, Backspace, Tab, Escape
- `push_scancode()`: –£—Å—Ç–∞–Ω–æ–≤–∫–∞ —Å–∫–∞–Ω-–∫–æ–¥–∞ + —É—Å—Ç–∞–Ω–æ–≤–∫–∞ IRQ1 (–µ—Å–ª–∏ –Ω–µ—Ç –¥—Ä—É–≥–∏—Ö IRQ)

## Current Implementation Status

**Implemented (–ü–æ–ª–Ω–∞—è –ø–æ–¥–¥–µ—Ä–∂–∫–∞ –∫–ª–∞–≤–∏–∞—Ç—É—Ä—ã + –æ–ø—Ç–∏–º–∏–∑–∏—Ä–æ–≤–∞–Ω–Ω–∞—è –∞—Ä—Ö–∏—Ç–µ–∫—Ç—É—Ä–∞):**
- ‚úÖ Clock generation on GPIO29 (PWM, 4 MHz, 33% duty cycle)
- ‚úÖ RESET sequence on GPIO28
- ‚úÖ Highly optimized PIO bus controller for i8086 (16-bit data bus, 20-bit address)
- ‚úÖ ROM emulation: 8KB Turbo XT BIOS v3.1 at 0xFE000-0xFFFFF (4-byte aligned)
- ‚úÖ RAM emulation: 192KB at 0x00000-0x2FFFF (4-byte aligned)
- ‚úÖ **–í–∏–¥–µ–æ–ø–∞–º—è—Ç—å**: 4KB at 0xB0000-0xB7FFF (MDA —Ç–µ–∫—Å—Ç–æ–≤—ã–π —Ä–µ–∂–∏–º, 60 FPS —Ä–µ–Ω–¥–µ—Ä–∏–Ω–≥)
- ‚úÖ Memory vs I/O address decoding (M/IO signal)
- ‚úÖ **Ultra-fast 16-bit bus operations** via aligned memory access
- ‚úÖ **BHE handling**: –ü–æ–ª–Ω–∞—è –ø–æ–¥–¥–µ—Ä–∂–∫–∞ 8/16 –±–∏—Ç–Ω—ã—Ö –æ–ø–µ—Ä–∞—Ü–∏–π
- ‚úÖ **INTA —á–µ—Ä–µ–∑ PIO**: –û–±—Ä–∞–±–æ—Ç–∫–∞ –ø—Ä–µ—Ä—ã–≤–∞–Ω–∏–π —á–µ—Ä–µ–∑ state machine (IRQ 3)
- ‚úÖ **INTR –Ω–∞ GPIO26**: –ì–µ–Ω–µ—Ä–∞—Ü–∏—è –ø—Ä–µ—Ä—ã–≤–∞–Ω–∏–π Core1
- ‚úÖ **IRQ System**: IRQ0 (timer 18.2 Hz) + IRQ1 (keyboard) —Å –ø—Ä–∏–æ—Ä–∏—Ç–µ—Ç–∞–º–∏
- ‚úÖ **Keyboard controller**: –ü–æ—Ä—Ç—ã 0x60/0x64, IBM PC/XT —Å–æ–≤–º–µ—Å—Ç–∏–º–æ—Å—Ç—å
- ‚úÖ **ASCII ‚Üí Scancode converter**: QWERTY layout, –±—É–∫–≤—ã, —Ü–∏—Ñ—Ä—ã, —Å–ø–µ—Ü–∫–ª–∞–≤–∏—à–∏
- ‚úÖ **Real-time video output**: 60 FPS –≤—ã–≤–æ–¥ VIDEORAM —á–µ—Ä–µ–∑ USB (Core0)
- ‚úÖ **VGA port emulation**: –ü–æ—Ä—Ç 0x3BA —Å vsync –±–∏—Ç–∞–º–∏
- ‚úÖ **Dual-core architecture**: Core0 (UI/keyboard), Core1 (bus/IRQ)
- ‚úÖ **Compiler optimizations**: -Ofast, copy_to_ram, likely/unlikely hints
- üöÄ **Performance**: 4 MHz stable operation with keyboard & video

**Not yet implemented (–§–∞–∑–∞ 2):**
- ‚ö†Ô∏è Full 8259A register interface (ICW1-ICW4, OCW1-OCW3)
- ‚ö†Ô∏è Additional I/O devices (UART, PIT hardware emulation)
- ‚ö†Ô∏è DMA controller
- ‚ö†Ô∏è Full speed operation (5 MHz+)
- ‚ö†Ô∏è Additional video modes (CGA/EGA compatibility)

## Development Guidelines

### Code Style

Follow KISS principle (Keep It Simple, Stupid):
- Self-documenting code preferred over excessive comments
- Functions should only be created when code is reused
- Avoid premature abstraction
- Comments in Russian for this project

### Adding New I/O Ports

Add cases to `i8086_read()` and `i8086_write()` in `cpu_bus.c`. These functions receive:
- 20-bit address (for I/O use lower 16 bits as port number)
- is_memory_access flag (true for memory, false for I/O)
- bhe flag –¥–ª—è 8/16 –±–∏—Ç–Ω—ã—Ö –æ–ø–µ—Ä–∞—Ü–∏–π

**–¢–µ–∫—É—â–∏–µ –ø–æ—Ä—Ç—ã:**
- –ü–æ—Ä—Ç 0x3BA: VGA status register (—ç–º—É–ª—è—Ü–∏—è vsync –±–∏—Ç–æ–≤, –ø—Ä–∏–æ—Ä–∏—Ç–µ—Ç –ø—Ä–æ–≤–µ—Ä–∫–∏)
- –ü–æ—Ä—Ç 0x60: Keyboard Data Port (—á–∏—Ç–∞–µ—Ç `current_scancode`, —Å–±—Ä–∞—Å—ã–≤–∞–µ—Ç –≤ 0)
- –ü–æ—Ä—Ç 0x64: Keyboard Status Port (bit 0 = `current_scancode != 0`)
- –ü–æ—Ä—Ç—ã 0x000-0xFFF: –û–±—â–∏–µ –ø–æ—Ä—Ç—ã (–≤–æ–∑–≤—Ä–∞—â–∞—é—Ç 0xFFFF –¥–ª—è –Ω–µ–æ–ø—Ä–µ–¥–µ–ª–µ–Ω–Ω—ã—Ö –ø–æ—Ä—Ç–æ–≤)

**–û–ø—Ç–∏–º–∏–∑–∞—Ü–∏—è –ø—Ä–æ–≤–µ—Ä–∫–∏ –ø–æ—Ä—Ç–æ–≤:**
- VGA –ø–æ—Ä—Ç (0x3BA) –ø—Ä–æ–≤–µ—Ä—è–µ—Ç—Å—è –ø–µ—Ä–≤—ã–º (—Å–∞–º—ã–π —á–∞—Å—Ç—ã–π)
- –ö–ª–∞–≤–∏–∞—Ç—É—Ä–Ω—ã–µ –ø–æ—Ä—Ç—ã (0x60-0x6F) –ø—Ä–æ–≤–µ—Ä—è—é—Ç—Å—è –¥–∏–∞–ø–∞–∑–æ–Ω–Ω–æ–π –º–∞—Å–∫–æ–π: `(port & 0xFF0) == 0x60`
- –£–ø—Ä–æ—â–µ–Ω–∞ –ª–æ–≥–∏–∫–∞ –∫–ª–∞–≤–∏–∞—Ç—É—Ä—ã: –Ω–µ—Ç –±—É—Ñ–µ—Ä–∞, –æ–¥–∏–Ω –±–∞–π—Ç `current_scancode`
- –≠–∫–æ–Ω–æ–º–∏—è 2-3 —Ç–∞–∫—Ç–∞ –Ω–∞ –∫–∞–∂–¥–æ–π I/O –æ–ø–µ—Ä–∞—Ü–∏–∏

### USB Commands (main.c)

**–°–ø–µ—Ü–∏–∞–ª—å–Ω—ã–µ –∫–æ–º–∞–Ω–¥—ã (uppercase, –Ω–µ –æ—Ç–ø—Ä–∞–≤–ª—è—é—Ç—Å—è –≤ i8086):**
- **'M'**: –î–∞–º–ø –ø–∞–º—è—Ç–∏ (–ø–µ—Ä–≤—ã–µ 1024 –±–∞–π—Ç RAM)
- **'V'**: –î–∞–º–ø –≤–∏–¥–µ–æ–ø–∞–º—è—Ç–∏ (–ø–µ—Ä–≤—ã–µ 5 —Å—Ç—Ä–æ–∫ √ó 80 —Å–∏–º–≤–æ–ª–æ–≤)
- **'P'**: –î–∞–º–ø –ø–æ—Ä—Ç–æ–≤ –≤–≤–æ–¥–∞-–≤—ã–≤–æ–¥–∞ (–ø–µ—Ä–≤—ã–µ 1024 –±–∞–π—Ç)
- **'R'**: –°–±—Ä–æ—Å CPU (—Å–±—Ä–∞—Å—ã–≤–∞–µ—Ç INTR –∏ –≤—ã–ø–æ–ª–Ω—è–µ—Ç reset_cpu())
- **'B'**: –ü–µ—Ä–µ–∑–∞–≥—Ä—É–∑–∫–∞ RP2040 –≤ bootloader mode (–¥–ª—è –ø—Ä–æ—à–∏–≤–∫–∏ –Ω–æ–≤–æ–π –≤–µ—Ä—Å–∏–∏)

**–û–±—ã—á–Ω—ã–π –≤–≤–æ–¥ (–ª—é–±—ã–µ –¥—Ä—É–≥–∏–µ —Å–∏–º–≤–æ–ª—ã):**
- –í—Å–µ —Å–∏–º–≤–æ–ª—ã, –∫—Ä–æ–º–µ uppercase –∫–æ–º–∞–Ω–¥, –∞–≤—Ç–æ–º–∞—Ç–∏—á–µ—Å–∫–∏ –∫–æ–Ω–≤–µ—Ä—Ç–∏—Ä—É—é—Ç—Å—è –≤ —Å–∫–∞–Ω-–∫–æ–¥—ã
- –û—Ç–ø—Ä–∞–≤–ª—è—é—Ç—Å—è –≤ i8086 —á–µ—Ä–µ–∑ keyboard buffer (–ø–æ—Ä—Ç 0x60)
- –ì–µ–Ω–µ—Ä–∏—Ä—É–µ—Ç—Å—è IRQ1 –ø—Ä–∏ –¥–æ–±–∞–≤–ª–µ–Ω–∏–∏ —Å–∫–∞–Ω-–∫–æ–¥–∞
- –ü–æ–¥–¥–µ—Ä–∂–∏–≤–∞–µ–º—ã–µ —Å–∏–º–≤–æ–ª—ã: a-z, A-Z, 0-9, Space, Enter, Backspace, Tab, Escape

**–ê–≤—Ç–æ–º–∞—Ç–∏—á–µ—Å–∫–∏–π –≤—ã–≤–æ–¥:**
- –í–∏–¥–µ–æ–ø–∞–º—è—Ç—å (MDA 25√ó80) —Ä–µ–Ω–¥–µ—Ä–∏—Ç—Å—è –≤ —Ç–µ—Ä–º–∏–Ω–∞–ª —Å —á–∞—Å—Ç–æ—Ç–æ–π 60 FPS (Core0)
- ANSI escape codes –¥–ª—è –ø–æ–∑–∏—Ü–∏–æ–Ω–∏—Ä–æ–≤–∞–Ω–∏—è –∫—É—Ä—Å–æ—Ä–∞

### Modifying PIO Bus Logic

Edit `i8086_bus.pio` carefully - PIO assembly is timing-sensitive:
- All comments in Russian
- Test thoroughly - incorrect timing can hang i8086
- PIO program is recompiled automatically via `pico_generate_pio_header()`
- RD is checked before WR in polling loop (80% of operations are reads)

### Performance Considerations

**Current performance @ 400 MHz RP2040 / 4 MHz i8086:**
- Available: 100 RP2040 ticks per i8086 bus cycle (400 MHz / 4 MHz)
- **Required with optimizations:** ~75 RP2040 ticks (measured)
- Reserve: 1.33x (sufficient for stable operation)
- CPU load: ~75% worst case (bus handlers + IRQ processing)

**Performance achievements:**
- Successfully running at 4 MHz (800x faster than initial 5 KHz)
- Stable BIOS execution with full keyboard support
- 60 FPS video rendering (Core0) + 18.2 Hz timer (Core1)
- Zero blocking in IRQ handlers (optimized with `__force_inline` and `likely()`/`unlikely()`)
- Keyboard input latency: <1ms (IRQ1 generation on scancode push)

**Recent performance optimizations:**
- ‚úÖ **Address alignment optimization**: Single 16-bit memory access via direct pointer cast
- ‚úÖ **Memory alignment**: 4-byte aligned arrays for RAM/ROM/VIDEORAM
- ‚úÖ **Eliminated conditional branches**: Direct memory access without boundary checks
- ‚úÖ **Optimized PIO timing**: Reduced instruction count and sideset delays
- ‚úÖ **32-bit protocol optimization**: Removed conditional jumps in PIO RD_cycle (13‚Üí8 instructions)
- ‚úÖ **ISA-ready architecture**: pindirs mask allows future external device support
- ‚úÖ **PIO instruction count**: 29/32 used (reserve 3 for future features)
- ‚úÖ **Compiler optimizations**: -Ofast, -ffunction-sections, -fdata-sections, likely/unlikely
- ‚úÖ **RAM execution**: copy_to_ram binary mode for maximum speed
- ‚úÖ **Increased RAM**: 128KB ‚Üí 192KB (removed logging system overhead)
- ‚úÖ **Port range optimization**: Keyboard ports checked via `(port & 0xFF0) == 0x60`
- ‚úÖ **Volatile minimization**: Local copies of volatile variables in hot paths
- ‚úÖ **Inline functions**: `__force_inline` for i8086_read/write (eliminates call overhead)

**General optimization tips:**
- IRQ handlers run at highest priority (`PICO_HIGHEST_IRQ_PRIORITY`)
- Use `__time_critical_func` for all bus handlers (placed in RAM)
- PIO FIFO depth is 4 entries - handlers process extremely fast now
- Memory arrays are 4-byte aligned in SRAM (maximum access speed)

### Initialization Order (Critical!)

**Core0 (main):**
```c
// 1. System setup
hw_set_bits(&vreg_and_chip_reset_hw->vreg, VREG_AND_CHIP_RESET_VREG_VSEL_BITS);
set_sys_clock_hz(PICO_CLOCK_SPEED, true);   // Overclock to 400 MHz

// 2. USB initialization
stdio_usb_init();
while (!stdio_usb_connected()) { ... }       // Wait for USB connection

// 3. Launch Core1 (handles all hardware initialization)
multicore_launch_core1(bus_handler_core);

// 4. Main loop: video rendering + keyboard input
while (true) { ... }
```

**Core1 (bus_handler_core) - –∫—Ä–∏—Ç–∏—á–µ—Å–∫–∞—è –ø–æ—Å–ª–µ–¥–æ–≤–∞—Ç–µ–ª—å–Ω–æ—Å—Ç—å:**
```c
start_cpu_clock();   // 1. Start clock first (PWM on GPIO29, 4 MHz)
pic_init();          // 2. Initialize INTR pin as output, set LOW
cpu_bus_init();      // 3. Load PIO program, setup IRQ handlers
reset_cpu();         // 4. Release i8086 from reset (NOW safe to start)
// 5. Enter infinite loop: IRQ0 generation + INTR management
```

Wrong order = i8086 starts before PIO is ready = bus conflicts!

**Important notes:**
- Core1 handles ALL hardware initialization (clock, PIO, reset)
- Core0 only launches Core1 and handles UI
- `cpu_bus_init()` must be called BEFORE `reset_cpu()`
- Reset is the LAST step (releases i8086 to start executing)
- No multicore FIFO synchronization needed (simplified architecture)

### Memory Map

```
0x00000 - 0x2FFFF : RAM (192KB) - –æ—Å–Ω–æ–≤–Ω–∞—è –ø–∞–º—è—Ç—å, 4-byte aligned
0x30000 - 0xAFFFF : Unmapped (returns 0xFFFF)
0xB0000 - 0xB0FFF : Video RAM MDA (4KB) - —Ç–µ–∫—Å—Ç–æ–≤—ã–π —Ä–µ–∂–∏–º 25√ó80
0xB1000 - 0xFDFFF : Unmapped (returns 0xFFFF)
0xFE000 - 0xFFFFF : ROM Turbo XT BIOS v3.1 (8KB) - 4-byte aligned
```

**–û—Å–æ–±–µ–Ω–Ω–æ—Å—Ç–∏:**
- Reset vector at 0xFFFF0 ‚Üí points into ROM
- RAM —É–≤–µ–ª–∏—á–µ–Ω–∞ —Å 128KB –¥–æ 192KB (—É–¥–∞–ª–µ–Ω–∞ —Å–∏—Å—Ç–µ–º–∞ –ª–æ–≥–∏—Ä–æ–≤–∞–Ω–∏—è)
- Video RAM –∞–¥—Ä–µ—Å—É–µ—Ç—Å—è —á–µ—Ä–µ–∑ –æ—Ç–¥–µ–ª—å–Ω—ã–π –º–∞—Å—Å–∏–≤ `VIDEORAM[4096]`
- I/O –ø–æ—Ä—Ç—ã —ç–º—É–ª–∏—Ä—É—é—Ç—Å—è —á–µ—Ä–µ–∑ –º–∞—Å—Å–∏–≤ `PORTS[0xFFF]` (2-byte aligned)

### IRQ Priority System

**Simplified IRQ Management:**
- Single global variable: `current_irq_vector` (uint16_t)
- Values: 0 (no IRQ), 0xFF08 (IRQ0 timer), 0xFF09 (IRQ1 keyboard)
- Priority: IRQ0 > IRQ1 (enforced by conditional check in `push_scancode()`)

**IRQ0 (Timer) - Core1:**
```c
if (absolute_time_diff_us(next_irq0, get_absolute_time()) >= 0) {
    current_irq_vector = 0xFF08;  // Unconditionally set (highest priority)
    next_irq0 = delayed_by_us(next_irq0, 54925);
}
```

**IRQ1 (Keyboard) - Core0:**
```c
void push_scancode(uint8_t scancode) {
    // ... buffer management ...
    if (!current_irq_vector) {  // Only set if no IRQ pending
        current_irq_vector = 0xFF09;
    }
}
```

**INTR Management - Core1:**
```c
if (current_irq_vector) {
    gpio_put(INTR_PIN, 1);  // Raise INTR to i8086
}
// Cleared by bus_read_handler() on INTA cycle
```

## Hardware Reference Documentation

### Intel Component Specifications (JSON)

**–ú–∞—à–∏–Ω–æ—á–∏—Ç–∞–µ–º—ã–µ —Ç–µ—Ö–Ω–∏—á–µ—Å–∫–∏–µ —Ö–∞—Ä–∞–∫—Ç–µ—Ä–∏—Å—Ç–∏–∫–∏ –æ—Å–Ω–æ–≤–Ω—ã—Ö –∫–æ–º–ø–æ–Ω–µ–Ω—Ç–æ–≤:**
- **Intel 8086**: [`docs/intel_8086_specs.json`](docs/intel_8086_specs.json) - –ü–æ–ª–Ω–∞—è —Å–ø–µ—Ü–∏—Ñ–∏–∫–∞—Ü–∏—è –ø—Ä–æ—Ü–µ—Å—Å–æ—Ä–∞, –ø–∏–Ω—ã, —Ä–µ–≥–∏—Å—Ç—Ä—ã, –≤—Ä–µ–º–µ–Ω–Ω—ã–µ –¥–∏–∞–≥—Ä–∞–º–º—ã
- **Intel 8259A**: [`docs/intel_8259a_specs.json`](docs/intel_8259a_specs.json) - –ö–æ–Ω—Ç—Ä–æ–ª–ª–µ—Ä –ø—Ä–µ—Ä—ã–≤–∞–Ω–∏–π, —Ä–µ–≥–∏—Å—Ç—Ä—ã ICW/OCW, –∫–∞—Å–∫–∞–¥–Ω–æ–µ –ø–æ–¥–∫–ª—é—á–µ–Ω–∏–µ
- **Intel 8253**: [`docs/intel_8253_specs.json`](docs/intel_8253_specs.json) - –ü—Ä–æ–≥—Ä–∞–º–º–∏—Ä—É–µ–º—ã–π —Ç–∞–π–º–µ—Ä, 6 —Ä–µ–∂–∏–º–æ–≤ —Ä–∞–±–æ—Ç—ã, –ø–æ—Ä—Ç—ã I/O
- **Intel 8237A**: [`docs/intel_8237a_specs.json`](docs/intel_8237a_specs.json) - DMA –∫–æ–Ω—Ç—Ä–æ–ª–ª–µ—Ä, 4 –∫–∞–Ω–∞–ª–∞, –ø—Ä–∏–æ—Ä–∏—Ç–µ—Ç—ã, —Ä–µ–∂–∏–º—ã –ø–µ—Ä–µ–¥–∞—á–∏
- **Intel 8272A**: [`docs/intel_8272a_specs.json`](docs/intel_8272a_specs.json) - –ö–æ–Ω—Ç—Ä–æ–ª–ª–µ—Ä –¥–∏—Å–∫–µ—Ç, –∫–æ–º–∞–Ω–¥—ã —á—Ç–µ–Ω–∏—è/–∑–∞–ø–∏—Å–∏, —Ñ–æ—Ä–º–∞—Ç—ã –¥–∏—Å–∫–æ–≤

**–ò—Å–ø–æ–ª—å–∑–æ–≤–∞–Ω–∏–µ:**
```bash
# –î–ª—è –±—ã—Å—Ç—Ä–æ–≥–æ –¥–æ—Å—Ç—É–ø–∞ –∫ —Å–ø–µ—Ü–∏—Ñ–∏–∫–∞—Ü–∏—è–º:
cat docs/intel_8086_specs.json | jq '.intel_8086_specifications.pin_configuration'
cat docs/intel_8259a_specs.json | jq '.intel_8259a_specifications.register_map'
cat docs/intel_8253_specs.json | jq '.intel_8253_specifications.operating_modes'
cat docs/intel_8237a_specs.json | jq '.intel_8237a_specifications.transfer_modes'
cat docs/intel_8272a_specs.json | jq '.intel_8272a_specifications.commands'
```

**Key References:**
- IBM PC compatible interrupt vectors (IRQ0 = 0x08, IRQ1 = 0x09)
- 8253 system timer configuration (18.2 Hz, port 0x40-0x43)
- 8259A initialization sequence (ICW1 ‚Üí ICW2 ‚Üí ICW3 ‚Üí ICW4)
- 8086 bus timing requirements (ALE, RD/WR, READY signals)
