// PLL initialization script for RH850/D1x

A MOSCC  L 0x06   // MainOSC gain (MainOSC frequency = 8 MHz)
//A MOSCC  L 0x04   // MainOSC gain (MHz < MainOSC frequency =< 16 MHz)
A MOSCST L 0x8000 // MainOSC stabilization time (max)
A PROTCMD0 L 0xA5 // MainOSC trigger enable (protected write)
A MOSCE L 0x01
A MOSCE L 0xFFFFFFFE
A MOSCE L 0x01
C MOSCS L 0x04 0x04 10  // Wait for stable MainOSC

// Prepare PLL1
A PLL1C L 0x0000003B  // 8 MHz MainOSC -> 480 MHz PLL
//A PLL1C L 0x0000001D  // 16 MHz MainOSC -> 480 MHz PLL
A PROTCMD1 L 0xA5     // Enable PLL (protected write)
A PLL1E L 0x01
A PLL1E L 0xFFFFFFFE
A PLL1E L 0x01
C PLL1S L 0x04 0x04 10 // Wait for stable PLL

// CPU Clock divider = 3 (CPU Clock -> 160 MHz)
A PROTCMD1 L 0xA5
A CKSC_ICPUCLKD_CTL L 0x03
A CKSC_ICPUCLKD_CTL L 0xFFFFFFFC
A CKSC_ICPUCLKD_CTL L 0x03
C CKSC_ICPUCLKD_ACT L 0x03 0x03 10
  
// PLL1 -> CPU Clock                                                         
A PROTCMD1 L 0xA5
A CKSC_ICPUCLKS_CTL L 0x04
A CKSC_ICPUCLKS_CTL L 0xFFFFFFFB
A CKSC_ICPUCLKS_CTL L 0x04
C CKSC_ICPUCLKS_ACT L 0x04 0x04 10