hal: Options:   -cdslib /localdisk/users/papadako/diplomatiki/A_HDL/Arbitration_submodule/1_SIMVISION/cds.lib -logfile hal.log worklib.ArbitrationSubModule_Testbench:module.
hal: Snapshot:  worklib.ArbitrationSubModule_Testbench:module.
hal: Workspace: /users/papadako/Desktop/Link to diplomatiki/A_HDL/Arbitration_submodule/1_SIMVISION.
hal: Date: Wed Nov 17 01:07:53 EET 2021.
hal: Running on elaborated SNAPSHOT.....
hal: *M,_SCOPE: __dummy_top
halcheck: *M,_SCOPE: ArbitrationSubModule_Testbench
halcheck: *N,CDNOTE (./ArbitrationSubModule_Testbench.v,1|0): The compiler directive '`timescale' is used in the RTL.
halcheck: *W,CTLCHR (./ArbitrationSubModule_Testbench.v,6|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule_Testbench.v,7|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule_Testbench.v,8|0): HDL source line contains one or more control characters.
halcheck: *W,MAXLEN (./ArbitrationSubModule_Testbench.v,10|0): The HDL source line is 90 characters, which exceeds the recommended length of 80 characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule_Testbench.v,27|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule_Testbench.v,29|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule_Testbench.v,30|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule_Testbench.v,31|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule_Testbench.v,32|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule_Testbench.v,33|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule_Testbench.v,35|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule_Testbench.v,36|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule_Testbench.v,37|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule_Testbench.v,40|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule_Testbench.v,42|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule_Testbench.v,43|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule_Testbench.v,44|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule_Testbench.v,46|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule_Testbench.v,47|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule_Testbench.v,48|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule_Testbench.v,55|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule_Testbench.v,57|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule_Testbench.v,58|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule_Testbench.v,59|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule_Testbench.v,61|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule_Testbench.v,62|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule_Testbench.v,63|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule_Testbench.v,64|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule_Testbench.v,65|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule_Testbench.v,68|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule_Testbench.v,70|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule_Testbench.v,71|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule_Testbench.v,72|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule_Testbench.v,74|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule_Testbench.v,75|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule_Testbench.v,76|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule_Testbench.v,81|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule_Testbench.v,82|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule_Testbench.v,83|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule_Testbench.v,86|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule_Testbench.v,87|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule_Testbench.v,88|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule_Testbench.v,97|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule_Testbench.v,101|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule_Testbench.v,102|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule_Testbench.v,104|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule_Testbench.v,105|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule_Testbench.v,106|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule_Testbench.v,107|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule_Testbench.v,109|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule_Testbench.v,110|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule_Testbench.v,112|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule_Testbench.v,113|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule_Testbench.v,114|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule_Testbench.v,115|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule_Testbench.v,117|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule_Testbench.v,118|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule_Testbench.v,120|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule_Testbench.v,122|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule_Testbench.v,123|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule_Testbench.v,125|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule_Testbench.v,126|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule_Testbench.v,128|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule_Testbench.v,129|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule_Testbench.v,131|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule_Testbench.v,132|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule_Testbench.v,134|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule_Testbench.v,135|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule_Testbench.v,141|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule_Testbench.v,142|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule_Testbench.v,145|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule_Testbench.v,146|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule_Testbench.v,147|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule_Testbench.v,149|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule_Testbench.v,150|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule_Testbench.v,151|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule_Testbench.v,152|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule_Testbench.v,153|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule_Testbench.v,155|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule_Testbench.v,158|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule_Testbench.v,159|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule_Testbench.v,160|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule_Testbench.v,161|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule_Testbench.v,166|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule_Testbench.v,167|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule_Testbench.v,168|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule_Testbench.v,169|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule_Testbench.v,171|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule_Testbench.v,172|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule_Testbench.v,174|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule_Testbench.v,175|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule_Testbench.v,176|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule_Testbench.v,177|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule_Testbench.v,179|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule_Testbench.v,180|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule_Testbench.v,182|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule_Testbench.v,184|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule_Testbench.v,185|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule_Testbench.v,187|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule_Testbench.v,193|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule_Testbench.v,195|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule_Testbench.v,196|0): HDL source line contains one or more control characters.
halcheck: *W,MAXLEN (./ArbitrationSubModule_Testbench.v,196|0): The HDL source line is 103 characters, which exceeds the recommended length of 80 characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule_Testbench.v,199|0): HDL source line contains one or more control characters.
halcheck: *W,MAXLEN (./ArbitrationSubModule_Testbench.v,199|0): The HDL source line is 96 characters, which exceeds the recommended length of 80 characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule_Testbench.v,200|0): HDL source line contains one or more control characters.
halcheck: *W,MAXLEN (./ArbitrationSubModule_Testbench.v,200|0): The HDL source line is 106 characters, which exceeds the recommended length of 80 characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule_Testbench.v,201|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule_Testbench.v,202|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule_Testbench.v,206|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule_Testbench.v,207|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule_Testbench.v,208|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule_Testbench.v,209|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule_Testbench.v,213|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule_Testbench.v,216|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule_Testbench.v,217|0): HDL source line contains one or more control characters.
halcheck: *W,MAXLEN (./ArbitrationSubModule_Testbench.v,217|0): The HDL source line is 99 characters, which exceeds the recommended length of 80 characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule_Testbench.v,218|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule_Testbench.v,219|0): HDL source line contains one or more control characters.
halcheck: *W,MAXLEN (./ArbitrationSubModule_Testbench.v,219|0): The HDL source line is 114 characters, which exceeds the recommended length of 80 characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule_Testbench.v,224|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule_Testbench.v,227|0): HDL source line contains one or more control characters.
halcheck: *W,MAXLEN (./ArbitrationSubModule_Testbench.v,228|0): The HDL source line is 92 characters, which exceeds the recommended length of 80 characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule_Testbench.v,229|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule_Testbench.v,230|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule_Testbench.v,231|0): HDL source line contains one or more control characters.
halcheck: *W,MAXLEN (./ArbitrationSubModule_Testbench.v,231|0): The HDL source line is 105 characters, which exceeds the recommended length of 80 characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule_Testbench.v,233|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule_Testbench.v,234|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule_Testbench.v,235|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule_Testbench.v,236|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule_Testbench.v,237|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule_Testbench.v,239|0): HDL source line contains one or more control characters.
halcheck: *W,MAXLEN (./ArbitrationSubModule_Testbench.v,240|0): The HDL source line is 92 characters, which exceeds the recommended length of 80 characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule_Testbench.v,241|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule_Testbench.v,242|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule_Testbench.v,243|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule_Testbench.v,245|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule_Testbench.v,246|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule_Testbench.v,247|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule_Testbench.v,248|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule_Testbench.v,249|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule_Testbench.v,250|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule_Testbench.v,251|0): HDL source line contains one or more control characters.
halcheck: *W,MAXLEN (./ArbitrationSubModule_Testbench.v,252|0): The HDL source line is 92 characters, which exceeds the recommended length of 80 characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule_Testbench.v,253|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule_Testbench.v,254|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule_Testbench.v,255|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule_Testbench.v,256|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule_Testbench.v,257|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule_Testbench.v,258|0): HDL source line contains one or more control characters.
halcheck: *W,MAXLEN (./ArbitrationSubModule_Testbench.v,259|0): The HDL source line is 92 characters, which exceeds the recommended length of 80 characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule_Testbench.v,260|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule_Testbench.v,261|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule_Testbench.v,262|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule_Testbench.v,263|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule_Testbench.v,264|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule_Testbench.v,265|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule_Testbench.v,266|0): HDL source line contains one or more control characters.
halcheck: *W,MAXLEN (./ArbitrationSubModule_Testbench.v,267|0): The HDL source line is 92 characters, which exceeds the recommended length of 80 characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule_Testbench.v,268|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule_Testbench.v,269|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule_Testbench.v,270|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule_Testbench.v,271|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule_Testbench.v,272|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule_Testbench.v,274|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule_Testbench.v,282|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule_Testbench.v,283|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule_Testbench.v,284|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule_Testbench.v,288|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule_Testbench.v,291|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule_Testbench.v,292|0): HDL source line contains one or more control characters.
halcheck: *W,MAXLEN (./ArbitrationSubModule_Testbench.v,292|0): The HDL source line is 97 characters, which exceeds the recommended length of 80 characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule_Testbench.v,293|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule_Testbench.v,294|0): HDL source line contains one or more control characters.
halcheck: *W,MAXLEN (./ArbitrationSubModule_Testbench.v,294|0): The HDL source line is 112 characters, which exceeds the recommended length of 80 characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule_Testbench.v,299|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule_Testbench.v,302|0): HDL source line contains one or more control characters.
halcheck: *W,MAXLEN (./ArbitrationSubModule_Testbench.v,303|0): The HDL source line is 92 characters, which exceeds the recommended length of 80 characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule_Testbench.v,304|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule_Testbench.v,305|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule_Testbench.v,306|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule_Testbench.v,307|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule_Testbench.v,309|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule_Testbench.v,310|0): HDL source line contains one or more control characters.
halcheck: *W,BITUNS (./ArbitrationSubModule_Testbench.v,310|0): Not all bits of constant '0'b0' are explicitly specified.
halcheck: (./ArbitrationSubModule_Testbench.v,310): Constant extended by 31 bits to -> 0'b(0000000000000000000000000000000)0.
halcheck: *W,CTLCHR (./ArbitrationSubModule_Testbench.v,313|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule_Testbench.v,314|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule_Testbench.v,315|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule_Testbench.v,316|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule_Testbench.v,317|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule_Testbench.v,319|0): HDL source line contains one or more control characters.
halcheck: *W,MAXLEN (./ArbitrationSubModule_Testbench.v,320|0): The HDL source line is 92 characters, which exceeds the recommended length of 80 characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule_Testbench.v,321|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule_Testbench.v,322|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule_Testbench.v,323|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule_Testbench.v,324|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule_Testbench.v,326|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule_Testbench.v,327|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule_Testbench.v,329|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule_Testbench.v,330|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule_Testbench.v,331|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule_Testbench.v,332|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule_Testbench.v,333|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule_Testbench.v,334|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule_Testbench.v,335|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule_Testbench.v,336|0): HDL source line contains one or more control characters.
halcheck: *W,MAXLEN (./ArbitrationSubModule_Testbench.v,337|0): The HDL source line is 92 characters, which exceeds the recommended length of 80 characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule_Testbench.v,338|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule_Testbench.v,339|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule_Testbench.v,340|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule_Testbench.v,341|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule_Testbench.v,343|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule_Testbench.v,358|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule_Testbench.v,359|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule_Testbench.v,360|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule_Testbench.v,361|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule_Testbench.v,367|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule_Testbench.v,368|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule_Testbench.v,369|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule_Testbench.v,370|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule_Testbench.v,371|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule_Testbench.v,372|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule_Testbench.v,373|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule_Testbench.v,374|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule_Testbench.v,375|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule_Testbench.v,376|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule_Testbench.v,377|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule_Testbench.v,378|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule_Testbench.v,379|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule_Testbench.v,380|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule_Testbench.v,381|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule_Testbench.v,382|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule_Testbench.v,384|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule_Testbench.v,386|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule_Testbench.v,387|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule_Testbench.v,389|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule_Testbench.v,390|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule_Testbench.v,391|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule_Testbench.v,392|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule_Testbench.v,394|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule_Testbench.v,395|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule_Testbench.v,396|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule_Testbench.v,397|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule_Testbench.v,399|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule_Testbench.v,401|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule_Testbench.v,402|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule_Testbench.v,403|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule_Testbench.v,404|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule_Testbench.v,405|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule_Testbench.v,407|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule_Testbench.v,409|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule_Testbench.v,418|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule_Testbench.v,419|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule_Testbench.v,420|0): HDL source line contains one or more control characters.
halcheck: *W,MAXLEN (./ArbitrationSubModule_Testbench.v,420|0): The HDL source line is 115 characters, which exceeds the recommended length of 80 characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule_Testbench.v,422|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule_Testbench.v,423|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule_Testbench.v,424|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule_Testbench.v,427|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule_Testbench.v,428|0): HDL source line contains one or more control characters.
halcheck: *W,BITUNS (./ArbitrationSubModule_Testbench.v,428|0): Not all bits of constant ''h1' are explicitly specified.
halcheck: (./ArbitrationSubModule_Testbench.v,428): Constant extended by 28 bits to -> 'b(0000000000000000000000000000)0001.
halcheck: *W,CTLCHR (./ArbitrationSubModule_Testbench.v,429|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule_Testbench.v,431|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule_Testbench.v,432|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule_Testbench.v,436|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule_Testbench.v,437|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule_Testbench.v,438|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule_Testbench.v,440|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule_Testbench.v,441|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule_Testbench.v,448|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule_Testbench.v,453|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule_Testbench.v,454|0): HDL source line contains one or more control characters.
halcheck: *W,LCVARN (./ArbitrationSubModule_Testbench.v,16|0): Module name 'ArbitrationSubModule_Testbench' uses uppercase characters.
halcheck: *N,IDLENG (./ArbitrationSubModule_Testbench.v,16|0): Identifier name 'ArbitrationSubModule_Testbench' is not of appropriate length (4 to 16 characters).
halcheck: *W,NEEDIO (./ArbitrationSubModule_Testbench.v,16|0): Top-level module 'ArbitrationSubModule_Testbench' has no inputs/outputs/inouts.
@:ArbitrationSubModule_Testbench ArbitrationSubModule_Testbench
halcheck: *W,LCVARN (./ArbitrationSubModule_Testbench.v,36|0): Net name 'tb_P_DataMem_In' uses uppercase characters.
halcheck: *W,STYVAL (./ArbitrationSubModule_Testbench.v,36|0): Numeric value '31' used for identifier 'tb_P_DataMem_In'. Use constants to avoid portability issues.
halcheck: *W,LCVARN (./ArbitrationSubModule_Testbench.v,37|0): Net name 'tb_P_DataMem_Ready' uses uppercase characters.
halcheck: *W,LCVARN (./ArbitrationSubModule_Testbench.v,47|0): Net name 'tb_P_InstMem_Ready' uses uppercase characters.
halcheck: *W,LCVARN (./ArbitrationSubModule_Testbench.v,48|0): Net name 'tb_P_InstMem_In' uses uppercase characters.
halcheck: *W,STYVAL (./ArbitrationSubModule_Testbench.v,48|0): Numeric value '31' used for identifier 'tb_P_InstMem_In'. Use constants to avoid portability issues.
halcheck: *W,LCVARN (./ArbitrationSubModule_Testbench.v,62|0): Net name 'tb_Bus_DataMem_Read' uses uppercase characters.
halcheck: *W,LCVARN (./ArbitrationSubModule_Testbench.v,63|0): Net name 'tb_Bus_DataMem_Write' uses uppercase characters.
halcheck: *W,STYVAL (./ArbitrationSubModule_Testbench.v,63|0): Numeric value '3' used for identifier 'tb_Bus_DataMem_Write'. Use constants to avoid portability issues.
halcheck: *W,LCVARN (./ArbitrationSubModule_Testbench.v,64|0): Net name 'tb_Bus_DataMem_Address' uses uppercase characters.
halcheck: *W,STYVAL (./ArbitrationSubModule_Testbench.v,64|0): Numeric value '29' used for identifier 'tb_Bus_DataMem_Address'. Use constants to avoid portability issues.
halcheck: *W,LCVARN (./ArbitrationSubModule_Testbench.v,65|0): Net name 'tb_Bus_DataMem_Out' uses uppercase characters.
halcheck: *W,STYVAL (./ArbitrationSubModule_Testbench.v,65|0): Numeric value '31' used for identifier 'tb_Bus_DataMem_Out'. Use constants to avoid portability issues.
halcheck: *W,LCVARN (./ArbitrationSubModule_Testbench.v,75|0): Net name 'tb_Bus_InstMem_Address' uses uppercase characters.
halcheck: *W,STYVAL (./ArbitrationSubModule_Testbench.v,75|0): Numeric value '29' used for identifier 'tb_Bus_InstMem_Address'. Use constants to avoid portability issues.
halcheck: *W,LCVARN (./ArbitrationSubModule_Testbench.v,76|0): Net name 'tb_Bus_InstMem_Read' uses uppercase characters.
halcheck: *W,LCVARN (./ArbitrationSubModule_Testbench.v,82|0): Net name 'tb_D_Bus_RQ' uses uppercase characters.
halcheck: *W,LCVARN (./ArbitrationSubModule_Testbench.v,87|0): Net name 'tb_I_Bus_RQ' uses uppercase characters.
halcheck: *W,LCVARN (./ArbitrationSubModule_Testbench.v,30|0): Register name 'tb_P_DataMem_Read' uses uppercase characters.
halcheck: *W,LCVARN (./ArbitrationSubModule_Testbench.v,31|0): Register name 'tb_P_DataMem_Write' uses uppercase characters.
halcheck: *W,STYVAL (./ArbitrationSubModule_Testbench.v,31|0): Numeric value '3' used for identifier 'tb_P_DataMem_Write'. Use constants to avoid portability issues.
halcheck: *W,LCVARN (./ArbitrationSubModule_Testbench.v,32|0): Register name 'tb_P_DataMem_Address' uses uppercase characters.
halcheck: *W,STYVAL (./ArbitrationSubModule_Testbench.v,32|0): Numeric value '29' used for identifier 'tb_P_DataMem_Address'. Use constants to avoid portability issues.
halcheck: *W,LCVARN (./ArbitrationSubModule_Testbench.v,33|0): Register name 'tb_P_DataMem_Out' uses uppercase characters.
halcheck: *W,STYVAL (./ArbitrationSubModule_Testbench.v,33|0): Numeric value '31' used for identifier 'tb_P_DataMem_Out'. Use constants to avoid portability issues.
halcheck: *W,LCVARN (./ArbitrationSubModule_Testbench.v,43|0): Register name 'tb_P_InstMem_Address' uses uppercase characters.
halcheck: *W,STYVAL (./ArbitrationSubModule_Testbench.v,43|0): Numeric value '29' used for identifier 'tb_P_InstMem_Address'. Use constants to avoid portability issues.
halcheck: *W,LCVARN (./ArbitrationSubModule_Testbench.v,44|0): Register name 'tb_P_InstMem_Read' uses uppercase characters.
halcheck: *W,LCVARN (./ArbitrationSubModule_Testbench.v,58|0): Register name 'tb_Bus_DataMem_In' uses uppercase characters.
halcheck: *W,STYVAL (./ArbitrationSubModule_Testbench.v,58|0): Numeric value '31' used for identifier 'tb_Bus_DataMem_In'. Use constants to avoid portability issues.
halcheck: *W,LCVARN (./ArbitrationSubModule_Testbench.v,59|0): Register name 'tb_Bus_DataMem_Ready' uses uppercase characters.
halcheck: *W,LCVARN (./ArbitrationSubModule_Testbench.v,71|0): Register name 'tb_Bus_InstMem_Ready' uses uppercase characters.
halcheck: *W,LCVARN (./ArbitrationSubModule_Testbench.v,72|0): Register name 'tb_Bus_InstMem_In' uses uppercase characters.
halcheck: *W,STYVAL (./ArbitrationSubModule_Testbench.v,72|0): Numeric value '31' used for identifier 'tb_Bus_InstMem_In'. Use constants to avoid portability issues.
halcheck: *W,LCVARN (./ArbitrationSubModule_Testbench.v,83|0): Register name 'tb_D_Bus_GRANT' uses uppercase characters.
halcheck: *W,LCVARN (./ArbitrationSubModule_Testbench.v,88|0): Register name 'tb_I_Bus_Arbiter_GRANT' uses uppercase characters.
halcheck: *W,LCVARN (./ArbitrationSubModule_Testbench.v,204|0): Register name 'Pseudo_I_Arbiter_Current_State' uses uppercase characters.
halcheck: *W,STYVAL (./ArbitrationSubModule_Testbench.v,204|0): Numeric value '1' used for identifier 'Pseudo_I_Arbiter_Current_State'. Use constants to avoid portability issues.
halcheck: *W,LCVARN (./ArbitrationSubModule_Testbench.v,204|0): Register name 'Pseudo_I_Arbiter_Next_State' uses uppercase characters.
halcheck: *W,LCVARN (./ArbitrationSubModule_Testbench.v,280|0): Register name 'Pseudo_I_Memory_Current_State' uses uppercase characters.
halcheck: *W,STYVAL (./ArbitrationSubModule_Testbench.v,280|0): Numeric value '1' used for identifier 'Pseudo_I_Memory_Current_State'. Use constants to avoid portability issues.
halcheck: *W,LCVARN (./ArbitrationSubModule_Testbench.v,280|0): Register name 'Pseudo_I_Memory_Next_State' uses uppercase characters.
halcheck: *N,IDLENG (./ArbitrationSubModule_Testbench.v,206|0): Identifier name 'Pseudo_I_Arbiter_State_Idle' is not of appropriate length (4 to 16 characters).
halcheck: *W,UCCONN (./ArbitrationSubModule_Testbench.v,206|0): Lowercase characters used for identifier 'Pseudo_I_Arbiter_State_Idle'. Use uppercase characters for names of constants and user-defined types.
halcheck: *N,IDLENG (./ArbitrationSubModule_Testbench.v,207|0): Identifier name 'Pseudo_I_Arbiter_State_RQ_HIGH' is not of appropriate length (4 to 16 characters).
halcheck: *W,UCCONN (./ArbitrationSubModule_Testbench.v,207|0): Lowercase characters used for identifier 'Pseudo_I_Arbiter_State_RQ_HIGH'. Use uppercase characters for names of constants and user-defined types.
halcheck: *N,IDLENG (./ArbitrationSubModule_Testbench.v,208|0): Identifier name 'Pseudo_I_Arbiter_State_RQ_LOW' is not of appropriate length (4 to 16 characters).
halcheck: *W,UCCONN (./ArbitrationSubModule_Testbench.v,208|0): Lowercase characters used for identifier 'Pseudo_I_Arbiter_State_RQ_LOW'. Use uppercase characters for names of constants and user-defined types.
halcheck: *N,IDLENG (./ArbitrationSubModule_Testbench.v,209|0): Identifier name 'Pseudo_I_Arbiter_State_Wait_MEM_LOW' is not of appropriate length (4 to 16 characters).
halcheck: *W,UCCONN (./ArbitrationSubModule_Testbench.v,209|0): Lowercase characters used for identifier 'Pseudo_I_Arbiter_State_Wait_MEM_LOW'. Use uppercase characters for names of constants and user-defined types.
halcheck: *N,IDLENG (./ArbitrationSubModule_Testbench.v,282|0): Identifier name 'Pseudo_I_Memory_State_Idle' is not of appropriate length (4 to 16 characters).
halcheck: *W,UCCONN (./ArbitrationSubModule_Testbench.v,282|0): Lowercase characters used for identifier 'Pseudo_I_Memory_State_Idle'. Use uppercase characters for names of constants and user-defined types.
halcheck: *N,IDLENG (./ArbitrationSubModule_Testbench.v,283|0): Identifier name 'Pseudo_I_Memory_State_Read_HIGH' is not of appropriate length (4 to 16 characters).
halcheck: *W,UCCONN (./ArbitrationSubModule_Testbench.v,283|0): Lowercase characters used for identifier 'Pseudo_I_Memory_State_Read_HIGH'. Use uppercase characters for names of constants and user-defined types.
halcheck: *W,NBGEND (./ArbitrationSubModule_Testbench.v,215|0): Missing begin/end statement in the 'always' block.
halcheck: *W,NBGEND (./ArbitrationSubModule_Testbench.v,216|0): Missing begin/end statement in the 'if' block.
halcheck: *W,NOBLKN (./ArbitrationSubModule_Testbench.v,226|0): Each block should be labeled with a meaningful name.
halcheck: *W,NBGEND (./ArbitrationSubModule_Testbench.v,234|0): Missing begin/end statement in the 'if' block.
halcheck: *W,REVROP (./ArbitrationSubModule_Testbench.v,234|0): Register 'tb_Bus_InstMem_Ready' is being read/assigned outside the process in which it was assigned using a blocking assignment.
halcheck: (./ArbitrationSubModule_Testbench.v,300): Assigned using blocking assignment in this process.
halcheck: *W,NBGEND (./ArbitrationSubModule_Testbench.v,249|0): Missing begin/end statement in the 'else' block.
halcheck: *W,NBGEND (./ArbitrationSubModule_Testbench.v,290|0): Missing begin/end statement in the 'always' block.
halcheck: *W,NBGEND (./ArbitrationSubModule_Testbench.v,291|0): Missing begin/end statement in the 'if' block.
halcheck: *W,NOBLKN (./ArbitrationSubModule_Testbench.v,301|0): Each block should be labeled with a meaningful name.
halcheck: *W,TRUNCZ (./ArbitrationSubModule_Testbench.v,310|0): Truncation in constant conversion without a loss of bits in module/design-unit ArbitrationSubModule_Testbench.
halcheck: *W,NBGEND (./ArbitrationSubModule_Testbench.v,314|0): Missing begin/end statement in the 'if' block.
halcheck: *W,LRGOPR (./ArbitrationSubModule_Testbench.v,324|0): Arithmetic or relational operation performed on large operands in module/design-unit ArbitrationSubModule_Testbench.
halcheck: *W,UELOPR (./ArbitrationSubModule_Testbench.v,324|0): Unequal length operand in bit/arithmetic operator PLUS in module/design-unit ArbitrationSubModule_Testbench.
halcheck: (./ArbitrationSubModule_Testbench.v,324): LHS operand 'tb_Bus_InstMem_Addre...' is 30 bits, RHS operand '32'd4' is 32 bits.
halcheck: *W,NBGEND (./ArbitrationSubModule_Testbench.v,334|0): Missing begin/end statement in the 'else' block.
halcheck: *W,NOBLKN (./ArbitrationSubModule_Testbench.v,419|0): Each block should be labeled with a meaningful name.
halcheck: *W,BADSYS (./ArbitrationSubModule_Testbench.v,420|0): System task $display in module 'ArbitrationSubModule_Testbench' is ignored.
halcheck: *W,IMPDTC (./ArbitrationSubModule_Testbench.v,422|0): Expression '0' implicitly converted to type 'unsigned' from type 'signed' in module/design-unit ArbitrationSubModule_Testbench.
halcheck: *W,INTTOB (./ArbitrationSubModule_Testbench.v,422|0): Assigning a 0 or 1 (32 bits) to a single-bit variable in module/design-unit ArbitrationSubModule_Testbench.
halcheck: *W,TRUNCZ (./ArbitrationSubModule_Testbench.v,422|0): Truncation in constant conversion without a loss of bits in module/design-unit ArbitrationSubModule_Testbench.
halcheck: *W,REVROP (./ArbitrationSubModule_Testbench.v,422|0): Register 'heartbeat' is being read/assigned outside the process in which it was assigned using a blocking assignment.
halcheck: (./ArbitrationSubModule_Testbench.v,454): Assigned using blocking assignment in this process.
halcheck: *W,IMPDTC (./ArbitrationSubModule_Testbench.v,423|0): Expression '0' implicitly converted to type 'unsigned' from type 'signed' in module/design-unit ArbitrationSubModule_Testbench.
halcheck: *W,INTTOB (./ArbitrationSubModule_Testbench.v,423|0): Assigning a 0 or 1 (32 bits) to a single-bit variable in module/design-unit ArbitrationSubModule_Testbench.
halcheck: *W,TRUNCZ (./ArbitrationSubModule_Testbench.v,423|0): Truncation in constant conversion without a loss of bits in module/design-unit ArbitrationSubModule_Testbench.
halcheck: *W,REVROP (./ArbitrationSubModule_Testbench.v,423|0): Register 'clk' is being read/assigned outside the process in which it was assigned using a blocking assignment.
halcheck: (./ArbitrationSubModule_Testbench.v,452): Assigned using blocking assignment in this process.
halcheck: *W,IMPDTC (./ArbitrationSubModule_Testbench.v,424|0): Expression '1' implicitly converted to type 'unsigned' from type 'signed' in module/design-unit ArbitrationSubModule_Testbench.
halcheck: *W,INTTOB (./ArbitrationSubModule_Testbench.v,424|0): Assigning a 0 or 1 (32 bits) to a single-bit variable in module/design-unit ArbitrationSubModule_Testbench.
halcheck: *W,TRUNCZ (./ArbitrationSubModule_Testbench.v,424|0): Truncation in constant conversion without a loss of bits in module/design-unit ArbitrationSubModule_Testbench.
halcheck: *W,IMPTYP (./ArbitrationSubModule_Testbench.v,428|0): Expression ''h1' implicitly converted to type 'register' from type 'integer'.
halcheck: *W,IMPDTC (./ArbitrationSubModule_Testbench.v,432|0): Expression '0' implicitly converted to type 'unsigned' from type 'signed' in module/design-unit ArbitrationSubModule_Testbench.
halcheck: *W,INTTOB (./ArbitrationSubModule_Testbench.v,432|0): Assigning a 0 or 1 (32 bits) to a single-bit variable in module/design-unit ArbitrationSubModule_Testbench.
halcheck: *W,TRUNCZ (./ArbitrationSubModule_Testbench.v,432|0): Truncation in constant conversion without a loss of bits in module/design-unit ArbitrationSubModule_Testbench.
halcheck: *W,TRUNCZ (./ArbitrationSubModule_Testbench.v,437|0): Truncation in constant conversion without a loss of bits in module/design-unit ArbitrationSubModule_Testbench.
halcheck: *W,NBGEND (./ArbitrationSubModule_Testbench.v,452|0): Missing begin/end statement in the 'always' block.
halcheck: *W,EVTRIG (./ArbitrationSubModule_Testbench.v,452|0): Always block with no event trigger at the start of the block in module 'ArbitrationSubModule_Testbench'.
halcheck: *W,SEPLIN (./ArbitrationSubModule_Testbench.v,452|0): Use a separate line for each HDL statement.
halcheck: *W,RDBFAS (./ArbitrationSubModule_Testbench.v,452|0): Register 'clk', assigned using blocking assignment, is being read before getting assigned.
halcheck: *W,NBGEND (./ArbitrationSubModule_Testbench.v,454|0): Missing begin/end statement in the 'always' block.
halcheck: *W,EVTRIG (./ArbitrationSubModule_Testbench.v,454|0): Always block with no event trigger at the start of the block in module 'ArbitrationSubModule_Testbench'.
halcheck: *W,SEPLIN (./ArbitrationSubModule_Testbench.v,454|0): Use a separate line for each HDL statement.
halcheck: *W,RDBFAS (./ArbitrationSubModule_Testbench.v,454|0): Register 'heartbeat', assigned using blocking assignment, is being read before getting assigned.
halcheck: *N,IDLENG (./ArbitrationSubModule_Testbench.v,93|0): Identifier name 'uut' is not of appropriate length (4 to 16 characters).
halcheck: *N,IDLENG (./ArbitrationSubModule.v,80|0): Identifier name 'ArbitrationSubModule' is not of appropriate length (4 to 16 characters).
halcheck: *M,_SCOPE: ArbitrationSubModule_Testbench.uut
halcheck: *W,CTLCHR (./ArbitrationSubModule.v,4|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule.v,5|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule.v,6|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule.v,7|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule.v,10|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule.v,11|0): HDL source line contains one or more control characters.
halcheck: *W,MAXLEN (./ArbitrationSubModule.v,11|0): The HDL source line is 106 characters, which exceeds the recommended length of 80 characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule.v,12|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule.v,13|0): HDL source line contains one or more control characters.
halcheck: *W,MAXLEN (./ArbitrationSubModule.v,13|0): The HDL source line is 96 characters, which exceeds the recommended length of 80 characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule.v,14|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule.v,16|0): HDL source line contains one or more control characters.
halcheck: *W,MAXLEN (./ArbitrationSubModule.v,16|0): The HDL source line is 96 characters, which exceeds the recommended length of 80 characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule.v,20|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule.v,21|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule.v,22|0): HDL source line contains one or more control characters.
halcheck: *W,MAXLEN (./ArbitrationSubModule.v,22|0): The HDL source line is 111 characters, which exceeds the recommended length of 80 characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule.v,23|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule.v,25|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule.v,26|0): HDL source line contains one or more control characters.
halcheck: *W,MAXLEN (./ArbitrationSubModule.v,26|0): The HDL source line is 83 characters, which exceeds the recommended length of 80 characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule.v,28|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule.v,29|0): HDL source line contains one or more control characters.
halcheck: *W,MAXLEN (./ArbitrationSubModule.v,29|0): The HDL source line is 89 characters, which exceeds the recommended length of 80 characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule.v,30|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule.v,32|0): HDL source line contains one or more control characters.
halcheck: *W,MAXLEN (./ArbitrationSubModule.v,32|0): The HDL source line is 90 characters, which exceeds the recommended length of 80 characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule.v,33|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule.v,34|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule.v,35|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule.v,36|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule.v,37|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule.v,38|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule.v,40|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule.v,41|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule.v,42|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule.v,43|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule.v,44|0): HDL source line contains one or more control characters.
halcheck: *W,MAXLEN (./ArbitrationSubModule.v,44|0): The HDL source line is 94 characters, which exceeds the recommended length of 80 characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule.v,45|0): HDL source line contains one or more control characters.
halcheck: *W,MAXLEN (./ArbitrationSubModule.v,45|0): The HDL source line is 101 characters, which exceeds the recommended length of 80 characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule.v,47|0): HDL source line contains one or more control characters.
halcheck: *W,MAXLEN (./ArbitrationSubModule.v,47|0): The HDL source line is 108 characters, which exceeds the recommended length of 80 characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule.v,49|0): HDL source line contains one or more control characters.
halcheck: *W,MAXLEN (./ArbitrationSubModule.v,49|0): The HDL source line is 97 characters, which exceeds the recommended length of 80 characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule.v,50|0): HDL source line contains one or more control characters.
halcheck: *W,MAXLEN (./ArbitrationSubModule.v,50|0): The HDL source line is 92 characters, which exceeds the recommended length of 80 characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule.v,51|0): HDL source line contains one or more control characters.
halcheck: *W,MAXLEN (./ArbitrationSubModule.v,51|0): The HDL source line is 107 characters, which exceeds the recommended length of 80 characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule.v,56|0): HDL source line contains one or more control characters.
halcheck: *W,MAXLEN (./ArbitrationSubModule.v,56|0): The HDL source line is 115 characters, which exceeds the recommended length of 80 characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule.v,57|0): HDL source line contains one or more control characters.
halcheck: *W,MAXLEN (./ArbitrationSubModule.v,57|0): The HDL source line is 111 characters, which exceeds the recommended length of 80 characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule.v,58|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule.v,59|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule.v,61|0): HDL source line contains one or more control characters.
halcheck: *W,MAXLEN (./ArbitrationSubModule.v,61|0): The HDL source line is 106 characters, which exceeds the recommended length of 80 characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule.v,62|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule.v,63|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule.v,65|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule.v,66|0): HDL source line contains one or more control characters.
halcheck: *W,MAXLEN (./ArbitrationSubModule.v,66|0): The HDL source line is 104 characters, which exceeds the recommended length of 80 characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule.v,67|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule.v,68|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule.v,70|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule.v,71|0): HDL source line contains one or more control characters.
halcheck: *W,MAXLEN (./ArbitrationSubModule.v,71|0): The HDL source line is 93 characters, which exceeds the recommended length of 80 characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule.v,72|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule.v,82|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule.v,84|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule.v,86|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule.v,87|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule.v,88|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule.v,90|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule.v,91|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule.v,92|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule.v,93|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule.v,94|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule.v,97|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule.v,99|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule.v,100|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule.v,101|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule.v,102|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule.v,103|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule.v,105|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule.v,106|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule.v,107|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule.v,110|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule.v,112|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule.v,113|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule.v,114|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule.v,115|0): HDL source line contains one or more control characters.
halcheck: *W,MAXLEN (./ArbitrationSubModule.v,118|0): The HDL source line is 83 characters, which exceeds the recommended length of 80 characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule.v,120|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule.v,123|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule.v,124|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule.v,125|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule.v,127|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule.v,128|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule.v,129|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule.v,131|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule.v,133|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule.v,134|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule.v,135|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule.v,137|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule.v,138|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule.v,139|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule.v,142|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule.v,144|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule.v,145|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule.v,146|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule.v,148|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule.v,149|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule.v,150|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule.v,151|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule.v,154|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule.v,155|0): HDL source line contains one or more control characters.
halcheck: *W,MAXLEN (./ArbitrationSubModule.v,155|0): The HDL source line is 109 characters, which exceeds the recommended length of 80 characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule.v,157|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule.v,158|0): HDL source line contains one or more control characters.
halcheck: *W,MAXLEN (./ArbitrationSubModule.v,158|0): The HDL source line is 132 characters, which exceeds the recommended length of 80 characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule.v,159|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule.v,160|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule.v,161|0): HDL source line contains one or more control characters.
halcheck: *W,MAXLEN (./ArbitrationSubModule.v,161|0): The HDL source line is 126 characters, which exceeds the recommended length of 80 characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule.v,162|0): HDL source line contains one or more control characters.
halcheck: *W,MAXLEN (./ArbitrationSubModule.v,162|0): The HDL source line is 115 characters, which exceeds the recommended length of 80 characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule.v,164|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule.v,165|0): HDL source line contains one or more control characters.
halcheck: *W,MAXLEN (./ArbitrationSubModule.v,165|0): The HDL source line is 142 characters, which exceeds the recommended length of 80 characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule.v,166|0): HDL source line contains one or more control characters.
halcheck: *W,MAXLEN (./ArbitrationSubModule.v,166|0): The HDL source line is 126 characters, which exceeds the recommended length of 80 characters.
halcheck: *W,BITUNS (./ArbitrationSubModule.v,166|0): Not all bits of constant '32'b0' are explicitly specified.
halcheck: (./ArbitrationSubModule.v,166): Constant extended by 31 bits to -> 32'b(0000000000000000000000000000000)0.
halcheck: *W,CTLCHR (./ArbitrationSubModule.v,167|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule.v,168|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule.v,169|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule.v,170|0): HDL source line contains one or more control characters.
halcheck: *W,MAXLEN (./ArbitrationSubModule.v,170|0): The HDL source line is 93 characters, which exceeds the recommended length of 80 characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule.v,171|0): HDL source line contains one or more control characters.
halcheck: *W,MAXLEN (./ArbitrationSubModule.v,171|0): The HDL source line is 84 characters, which exceeds the recommended length of 80 characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule.v,174|0): HDL source line contains one or more control characters.
halcheck: *W,MAXLEN (./ArbitrationSubModule.v,174|0): The HDL source line is 108 characters, which exceeds the recommended length of 80 characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule.v,176|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule.v,177|0): HDL source line contains one or more control characters.
halcheck: *W,MAXLEN (./ArbitrationSubModule.v,177|0): The HDL source line is 90 characters, which exceeds the recommended length of 80 characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule.v,178|0): HDL source line contains one or more control characters.
halcheck: *W,MAXLEN (./ArbitrationSubModule.v,178|0): The HDL source line is 123 characters, which exceeds the recommended length of 80 characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule.v,181|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule.v,182|0): HDL source line contains one or more control characters.
halcheck: *W,MAXLEN (./ArbitrationSubModule.v,182|0): The HDL source line is 117 characters, which exceeds the recommended length of 80 characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule.v,183|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule.v,184|0): HDL source line contains one or more control characters.
halcheck: *W,MAXLEN (./ArbitrationSubModule.v,184|0): The HDL source line is 120 characters, which exceeds the recommended length of 80 characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule.v,185|0): HDL source line contains one or more control characters.
halcheck: *W,MAXLEN (./ArbitrationSubModule.v,185|0): The HDL source line is 114 characters, which exceeds the recommended length of 80 characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule.v,188|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule.v,189|0): HDL source line contains one or more control characters.
halcheck: *W,MAXLEN (./ArbitrationSubModule.v,189|0): The HDL source line is 133 characters, which exceeds the recommended length of 80 characters.
halcheck: *W,CTLCHR (./ArbitrationSubModule.v,190|0): HDL source line contains one or more control characters.
halcheck: *W,MAXLEN (./ArbitrationSubModule.v,190|0): The HDL source line is 118 characters, which exceeds the recommended length of 80 characters.
halcheck: *W,BITUNS (./ArbitrationSubModule.v,190|0): Not all bits of constant '32'b0' are explicitly specified.
halcheck: (./ArbitrationSubModule.v,190): Constant extended by 31 bits to -> 32'b(0000000000000000000000000000000)0.
halcheck: *W,CTLCHR (./ArbitrationSubModule.v,191|0): HDL source line contains one or more control characters.
halcheck: *W,LCVARN (./ArbitrationSubModule.v,80|0): Module name 'ArbitrationSubModule' uses uppercase characters.
halcheck: *N,PRTCNT (./ArbitrationSubModule.v,80|0): Module/Entity 'ArbitrationSubModule' contains '24' ports.
halcheck: (./ArbitrationSubModule.v,80): Number of Input ports: 12.
halcheck: (./ArbitrationSubModule.v,80): Number of Output ports: 12.
halcheck: *W,STYVAL (./ArbitrationSubModule.v,87|0): Numeric value '31' used for identifier 'Bus_DataMem_In'. Use constants to avoid portability issues.
halcheck: *W,STYVAL (./ArbitrationSubModule.v,92|0): Numeric value '3' used for identifier 'Bus_DataMem_Write'. Use constants to avoid portability issues.
halcheck: *W,STYVAL (./ArbitrationSubModule.v,93|0): Numeric value '29' used for identifier 'Bus_DataMem_Address'. Use constants to avoid portability issues.
halcheck: *W,STYVAL (./ArbitrationSubModule.v,94|0): Numeric value '31' used for identifier 'Bus_DataMem_Out'. Use constants to avoid portability issues.
halcheck: *W,STYVAL (./ArbitrationSubModule.v,101|0): Numeric value '3' used for identifier 'P_DataMem_Write'. Use constants to avoid portability issues.
halcheck: *W,STYVAL (./ArbitrationSubModule.v,102|0): Numeric value '29' used for identifier 'P_DataMem_Address'. Use constants to avoid portability issues.
halcheck: *W,STYVAL (./ArbitrationSubModule.v,103|0): Numeric value '31' used for identifier 'P_DataMem_Out'. Use constants to avoid portability issues.
halcheck: *W,STYVAL (./ArbitrationSubModule.v,106|0): Numeric value '31' used for identifier 'P_DataMem_In'. Use constants to avoid portability issues.
halcheck: *W,STYVAL (./ArbitrationSubModule.v,125|0): Numeric value '31' used for identifier 'Bus_InstMem_In'. Use constants to avoid portability issues.
halcheck: *W,STYVAL (./ArbitrationSubModule.v,128|0): Numeric value '29' used for identifier 'Bus_InstMem_Address'. Use constants to avoid portability issues.
halcheck: *W,STYVAL (./ArbitrationSubModule.v,134|0): Numeric value '29' used for identifier 'P_InstMem_Address'. Use constants to avoid portability issues.
halcheck: *W,STYVAL (./ArbitrationSubModule.v,139|0): Numeric value '31' used for identifier 'P_InstMem_In'. Use constants to avoid portability issues.
halcheck: *W,LCVARN (./ArbitrationSubModule.v,87|0): Net name 'Bus_DataMem_In' uses uppercase characters.
halcheck: *W,LCVARN (./ArbitrationSubModule.v,88|0): Net name 'Bus_DataMem_Ready' uses uppercase characters.
halcheck: *W,LCVARN (./ArbitrationSubModule.v,91|0): Net name 'Bus_DataMem_Read' uses uppercase characters.
halcheck: *W,LCVARN (./ArbitrationSubModule.v,92|0): Net name 'Bus_DataMem_Write' uses uppercase characters.
halcheck: *W,LCVARN (./ArbitrationSubModule.v,93|0): Net name 'Bus_DataMem_Address' uses uppercase characters.
halcheck: *W,LCVARN (./ArbitrationSubModule.v,94|0): Net name 'Bus_DataMem_Out' uses uppercase characters.
halcheck: *W,LCVARN (./ArbitrationSubModule.v,100|0): Net name 'P_DataMem_Read' uses uppercase characters.
halcheck: *W,LCVARN (./ArbitrationSubModule.v,101|0): Net name 'P_DataMem_Write' uses uppercase characters.
halcheck: *W,LCVARN (./ArbitrationSubModule.v,102|0): Net name 'P_DataMem_Address' uses uppercase characters.
halcheck: *W,LCVARN (./ArbitrationSubModule.v,103|0): Net name 'P_DataMem_Out' uses uppercase characters.
halcheck: *W,LCVARN (./ArbitrationSubModule.v,106|0): Net name 'P_DataMem_In' uses uppercase characters.
halcheck: *W,LCVARN (./ArbitrationSubModule.v,107|0): Net name 'P_DataMem_Ready' uses uppercase characters.
halcheck: *W,LCVARN (./ArbitrationSubModule.v,113|0): Net name 'D_Bus_GRANT' uses uppercase characters.
halcheck: *W,LCVARN (./ArbitrationSubModule.v,115|0): Net name 'D_Bus_RQ' uses uppercase characters.
halcheck: *W,LCVARN (./ArbitrationSubModule.v,124|0): Net name 'Bus_InstMem_Ready' uses uppercase characters.
halcheck: *W,LCVARN (./ArbitrationSubModule.v,125|0): Net name 'Bus_InstMem_In' uses uppercase characters.
halcheck: *W,LCVARN (./ArbitrationSubModule.v,128|0): Net name 'Bus_InstMem_Address' uses uppercase characters.
halcheck: *W,LCVARN (./ArbitrationSubModule.v,129|0): Net name 'Bus_InstMem_Read' uses uppercase characters.
halcheck: *W,LCVARN (./ArbitrationSubModule.v,134|0): Net name 'P_InstMem_Address' uses uppercase characters.
halcheck: *W,LCVARN (./ArbitrationSubModule.v,135|0): Net name 'P_InstMem_Read' uses uppercase characters.
halcheck: *W,LCVARN (./ArbitrationSubModule.v,138|0): Net name 'P_InstMem_Ready' uses uppercase characters.
halcheck: *W,LCVARN (./ArbitrationSubModule.v,139|0): Net name 'P_InstMem_In' uses uppercase characters.
halcheck: *W,LCVARN (./ArbitrationSubModule.v,146|0): Net name 'I_Bus_GRANT' uses uppercase characters.
halcheck: *W,LCVARN (./ArbitrationSubModule.v,149|0): Net name 'I_Bus_RQ' uses uppercase characters.
halcheck: *W,SYNTXZ (./ArbitrationSubModule.v,162|0): Synthesizing 'x'/'z' values in module 'ArbitrationSubModule'.
halcheck: *W,SYNTXZ (./ArbitrationSubModule.v,183|0): Synthesizing 'x'/'z' values in module 'ArbitrationSubModule'.
halcheck: *W,SYNTXZ (./ArbitrationSubModule.v,184|0): Synthesizing 'x'/'z' values in module 'ArbitrationSubModule'.
halcheck: *W,SYNTXZ (./ArbitrationSubModule.v,185|0): Synthesizing 'x'/'z' values in module 'ArbitrationSubModule'.
halcheck: *M,_SCOPE: ArbitrationSubModule_Testbench
halcheck: *W,USEPAR (./ArbitrationSubModule_Testbench.v,209|0): Parameter 'Pseudo_I_Arbiter_State_Wait_MEM_LOW' defined in module 'ArbitrationSubModule_Testbench' is unused.
halcheck: *W,URDWIR (./ArbitrationSubModule_Testbench.v,36|0): Wire 'tb_P_DataMem_In' defined in module 'ArbitrationSubModule_Testbench' does not drive any object, but is assigned at least once.
@:tb_P_DataMem_In 
halcheck: *W,URDWIR (./ArbitrationSubModule_Testbench.v,37|0): Wire 'tb_P_DataMem_Ready' defined in module 'ArbitrationSubModule_Testbench' does not drive any object, but is assigned at least once.
@:tb_P_DataMem_Ready 
halcheck: *W,URDWIR (./ArbitrationSubModule_Testbench.v,47|0): Wire 'tb_P_InstMem_Ready' defined in module 'ArbitrationSubModule_Testbench' does not drive any object, but is assigned at least once.
@:tb_P_InstMem_Ready 
halcheck: *W,URDWIR (./ArbitrationSubModule_Testbench.v,48|0): Wire 'tb_P_InstMem_In' defined in module 'ArbitrationSubModule_Testbench' does not drive any object, but is assigned at least once.
@:tb_P_InstMem_In 
halcheck: *W,URDWIR (./ArbitrationSubModule_Testbench.v,62|0): Wire 'tb_Bus_DataMem_Read' defined in module 'ArbitrationSubModule_Testbench' does not drive any object, but is assigned at least once.
@:tb_Bus_DataMem_Read 
halcheck: *W,URDWIR (./ArbitrationSubModule_Testbench.v,63|0): Wire 'tb_Bus_DataMem_Write' defined in module 'ArbitrationSubModule_Testbench' does not drive any object, but is assigned at least once.
@:tb_Bus_DataMem_Write 
halcheck: *W,URDWIR (./ArbitrationSubModule_Testbench.v,64|0): Wire 'tb_Bus_DataMem_Address' defined in module 'ArbitrationSubModule_Testbench' does not drive any object, but is assigned at least once.
@:tb_Bus_DataMem_Address 
halcheck: *W,URDWIR (./ArbitrationSubModule_Testbench.v,65|0): Wire 'tb_Bus_DataMem_Out' defined in module 'ArbitrationSubModule_Testbench' does not drive any object, but is assigned at least once.
@:tb_Bus_DataMem_Out 
halcheck: *W,URDWIR (./ArbitrationSubModule_Testbench.v,82|0): Wire 'tb_D_Bus_RQ' defined in module 'ArbitrationSubModule_Testbench' does not drive any object, but is assigned at least once.
@:tb_D_Bus_RQ 
halcheck: *W,UASREG (./ArbitrationSubModule_Testbench.v,30|0): Local register variable 'tb_P_DataMem_Read' is unassigned, but is read at least once in module 'ArbitrationSubModule_Testbench'.
@:tb_P_DataMem_Read 
halcheck: *W,UASREG (./ArbitrationSubModule_Testbench.v,31|0): Local register variable 'tb_P_DataMem_Write' is unassigned, but is read at least once in module 'ArbitrationSubModule_Testbench'.
@:tb_P_DataMem_Write 
halcheck: *W,UASREG (./ArbitrationSubModule_Testbench.v,32|0): Local register variable 'tb_P_DataMem_Address' is unassigned, but is read at least once in module 'ArbitrationSubModule_Testbench'.
@:tb_P_DataMem_Address 
halcheck: *W,UASREG (./ArbitrationSubModule_Testbench.v,33|0): Local register variable 'tb_P_DataMem_Out' is unassigned, but is read at least once in module 'ArbitrationSubModule_Testbench'.
@:tb_P_DataMem_Out 
halcheck: *W,UASREG (./ArbitrationSubModule_Testbench.v,58|0): Local register variable 'tb_Bus_DataMem_In' is unassigned, but is read at least once in module 'ArbitrationSubModule_Testbench'.
@:tb_Bus_DataMem_In 
halcheck: *W,UASREG (./ArbitrationSubModule_Testbench.v,59|0): Local register variable 'tb_Bus_DataMem_Ready' is unassigned, but is read at least once in module 'ArbitrationSubModule_Testbench'.
@:tb_Bus_DataMem_Ready 
halcheck: *W,UASREG (./ArbitrationSubModule_Testbench.v,83|0): Local register variable 'tb_D_Bus_GRANT' is unassigned, but is read at least once in module 'ArbitrationSubModule_Testbench'.
@:tb_D_Bus_GRANT 
halcheck: *W,EXTENZ (./ArbitrationSubModule.v,162|0): Extension of 'z' bits in a constant.
halcheck: *W,EXTENZ (./ArbitrationSubModule.v,183|0): Extension of 'z' bits in a constant.
halcheck: *W,EXTENZ (./ArbitrationSubModule.v,184|0): Extension of 'z' bits in a constant.
halcheck: *W,EXTENZ (./ArbitrationSubModule.v,185|0): Extension of 'z' bits in a constant.
halcheck: *W,MULTMS (./ArbitrationSubModule_Testbench.v,16|0): Multiple timescales exist in the design.
halcheck: (./ArbitrationSubModule_Testbench.v,16): Module 'ArbitrationSubModule_Testbench' has timeunit/timeprecesion in 1ns/1ns.
halcheck: (./ArbitrationSubModule.v,80): Module 'ArbitrationSubModule' has timeunit/timeprecesion in 1ns/1ps.
halcheck: Total errors   = 0.
halcheck: Total warnings = 588.
hal: *M,_SCOPE: __dummy_top
halsynth: Loading design snapshot....
halsynth: Traversing design hierarchy....
halsynth: *M,_SCOPE: ArbitrationSubModule_Testbench
halsynth: *W,INIUSP (./ArbitrationSubModule_Testbench.v,418|0): Module ArbitrationSubModule_Testbench has an initial block or a variable declaration assignment, which is ignored by synthesis tools.
halsynth: *E,AWNDEL (./ArbitrationSubModule_Testbench.v,452|0): Always block with no event trigger at the start in module ArbitrationSubModule_Testbench.
halsynth: *E,AWNDEL (./ArbitrationSubModule_Testbench.v,454|0): Always block with no event trigger at the start in module ArbitrationSubModule_Testbench.
halsynth: *W,LATBAS (./ArbitrationSubModule_Testbench.v,300|0): In module/design-unit ArbitrationSubModule_Testbench, latch is assigned by blocking assignments.
halsynth: *W,LATMLG (./ArbitrationSubModule_Testbench.v,300|0): The latches 'tb_Bus_InstMem_In, tb_Bus_InstMem_Ready' in the process/always block are mixed with combinational logic.
halsynth: *W,COMBLP: In module ArbitrationSubModule_Testbench, combinational loop detected for node clk.
halsynth: (./ArbitrationSubModule_Testbench.v,452|0): Source HDL information for the error/warning mentioned above.
@:clk 
halsynth: *W,COMBLP: In module ArbitrationSubModule_Testbench, combinational loop detected for node heartbeat.
halsynth: (./ArbitrationSubModule_Testbench.v,454|0): Source HDL information for the error/warning mentioned above.
@:heartbeat 
halsynth: *W,IGNDLY (./ArbitrationSubModule_Testbench.v,235|0): Lumped delay in module 'ArbitrationSubModule_Testbench' is ignored.
halsynth: *W,IGNDLY (./ArbitrationSubModule_Testbench.v,243|0): Lumped delay in module 'ArbitrationSubModule_Testbench' is ignored.
halsynth: *W,IGNDLY (./ArbitrationSubModule_Testbench.v,247|0): Lumped delay in module 'ArbitrationSubModule_Testbench' is ignored.
halsynth: *W,IGNDLY (./ArbitrationSubModule_Testbench.v,255|0): Lumped delay in module 'ArbitrationSubModule_Testbench' is ignored.
halsynth: *W,IGNDLY (./ArbitrationSubModule_Testbench.v,256|0): Lumped delay in module 'ArbitrationSubModule_Testbench' is ignored.
halsynth: *W,IGNDLY (./ArbitrationSubModule_Testbench.v,307|0): Lumped delay in module 'ArbitrationSubModule_Testbench' is ignored.
halsynth: *W,IGNDLY (./ArbitrationSubModule_Testbench.v,310|0): Lumped delay in module 'ArbitrationSubModule_Testbench' is ignored.
halsynth: *W,IGNDLY (./ArbitrationSubModule_Testbench.v,315|0): Lumped delay in module 'ArbitrationSubModule_Testbench' is ignored.
halsynth: *W,IGNDLY (./ArbitrationSubModule_Testbench.v,324|0): Lumped delay in module 'ArbitrationSubModule_Testbench' is ignored.
halsynth: *W,IGNDLY (./ArbitrationSubModule_Testbench.v,327|0): Lumped delay in module 'ArbitrationSubModule_Testbench' is ignored.
halsynth: *W,IGNDLY (./ArbitrationSubModule_Testbench.v,332|0): Lumped delay in module 'ArbitrationSubModule_Testbench' is ignored.
halsynth: *W,IGNDLY (./ArbitrationSubModule_Testbench.v,452|0): Lumped delay in module 'ArbitrationSubModule_Testbench' is ignored.
halsynth: *W,IGNDLY (./ArbitrationSubModule_Testbench.v,454|0): Lumped delay in module 'ArbitrationSubModule_Testbench' is ignored.
halsynth: *N,FSMIDN (./ArbitrationSubModule_Testbench.v,219|0): In module/design-unit 'ArbitrationSubModule_Testbench', FSM for state register 'Pseudo_I_Arbiter_Current_State' has been recognized.
halsynth: *W,TRNMBT (./ArbitrationSubModule_Testbench.v,241|0): For the specified state '1', the state value changes by more than one bits on transition to state(s): 2.
halsynth: (./ArbitrationSubModule_Testbench.v,247|0): Source HDL information for the error/warning mentioned above.
halsynth: *N,FSMIDN (./ArbitrationSubModule_Testbench.v,294|0): In module/design-unit 'ArbitrationSubModule_Testbench', FSM for state register 'Pseudo_I_Memory_Current_State' has been recognized.
halsynth: *W,EXTFSM (./ArbitrationSubModule_Testbench.v,16|0): Extraneous logic present in module/design-unit 'ArbitrationSubModule_Testbench' that encodes an FSM (multiple FSMs).
~:CLKOUT
~:CLKSRD
~:COMBLP
~:INPOUT
~:MUDREG
~:MULWIR
~:UNDRIV
halsynth: Total errors   = 2.
halsynth: Total warnings = 20.
hal: *M,_SCOPE: __dummy_top
halstruct: *M,_SCOPE: ArbitrationSubModule_Testbench
halstruct: *E,CMBPAU (./ArbitrationSubModule_Testbench.v,20|0): Combinational loop detected through 'clk' in module/design-unit 'ArbitrationSubModule_Testbench'.
@:clk 
@:clk 
@:$$cpiHT_20320_9384 
halstruct: (./ArbitrationSubModule_Testbench.v,452): ArbitrationSubModule_Testbench.clk.
@:clk 
@:clk 
@:$$cpiHT_20320_9384 
@:clk 
halstruct: *E,CMBPAU (./ArbitrationSubModule_Testbench.v,19|0): Combinational loop detected through 'heartbeat' in module/design-unit 'ArbitrationSubModule_Testbench'.
@:heartbeat 
@:heartbeat 
@:$$cpiHT_20320_9456 
halstruct: (./ArbitrationSubModule_Testbench.v,454): ArbitrationSubModule_Testbench.heartbeat.
@:heartbeat 
@:heartbeat 
@:$$cpiHT_20320_9456 
@:heartbeat 
halstruct: *W,IFXZWC (./ArbitrationSubModule_Testbench.v,314|0): Conditional expression evaluates to 'x' or 'z'.
halstruct: *W,IFXZWC (./ArbitrationSubModule_Testbench.v,330|0): Conditional expression evaluates to 'x' or 'z'.
halstruct: *N,INFNOT (./ArbitrationSubModule_Testbench.v,454|0): Ignoring wire 'heartbeat' with no fanout to module/design-unit outputs or child instances.
@:heartbeat 
halstruct: *W,ASNRST (./ArbitrationSubModule_Testbench.v,219|0): Flip-flop 'ArbitrationSubModule_Testbench.Pseudo_I_Arbiter_Current_State' has 'active_high' asynchronous set/reset 'reset' as against the recommended 'active_low' style.
halstruct: *N,FFASRT (./ArbitrationSubModule_Testbench.v,219|0): Flip-flop 'Pseudo_I_Arbiter_Current_State' has an asynchronous reset 'reset'.
halstruct: *W,CLKINP (./ArbitrationSubModule_Testbench.v,219|0): In module 'ArbitrationSubModule_Testbench', clock signal 'clk' for flip-flop 'Pseudo_I_Arbiter_Current_State' is not an input.
@:$$cpiST_20320_5560 
@:Pseudo_I_Arbiter_Current_State 
@:clk 
halstruct: *W,RSTINP (./ArbitrationSubModule_Testbench.v,219|0): In module 'ArbitrationSubModule_Testbench', reset signal 'reset', for flip-flop 'Pseudo_I_Arbiter_Current_State', is not an input.
@:$$cpiST_20320_5560 
@:Pseudo_I_Arbiter_Current_State 
@:reset 
halstruct: *N,CLKINF (./ArbitrationSubModule_Testbench.v,20|0): Signal 'ArbitrationSubModule_Testbench.clk' was inferred as clock.
@:clk 
@:$$cpiST_20320_5560 
@:Pseudo_I_Arbiter_Current_State 
halstruct: (./ArbitrationSubModule_Testbench.v,20): Clock source is signal 'ArbitrationSubModule_Testbench.clk'.
@:clk 
halstruct: (./ArbitrationSubModule_Testbench.v,219): Drives the flip-flop 'ArbitrationSubModule_Testbench.Pseudo_I_Arbiter_Current_State'.
@:clk 
halstruct: *W,ACNCPI (./ArbitrationSubModule_Testbench.v,219|0): Asynchronous reset 'reset' of latch/flip-flop 'ArbitrationSubModule_Testbench.Pseudo_I_Arbiter_Current_State' is not controllable from primary inputs.
@:reset 
@:$$cpiHT_20320_9624 
@:$$cpiST_20320_5560 
@:Pseudo_I_Arbiter_Current_State 
halstruct: *W,CLKNPI (./ArbitrationSubModule_Testbench.v,219|0): Flip-flop 'ArbitrationSubModule_Testbench.Pseudo_I_Arbiter_Current_State' has clock 'clk' which is not derived from primary input.
@:$$cpiST_20320_5560 
@:Pseudo_I_Arbiter_Current_State 
@:clk 
@:clk 
halstruct: (./ArbitrationSubModule_Testbench.v,452): Derived from local variable 'clk'.
halstruct: *W,NEGCLK (./ArbitrationSubModule_Testbench.v,219|0): Clock signal 'ArbitrationSubModule_Testbench.clk' of flip-flop 'ArbitrationSubModule_Testbench.Pseudo_I_Arbiter_Current_State' is derived from an inverter.
@:Pseudo_I_Arbiter_Current_State 
@:clk 
halstruct: *W,ASNRST (./ArbitrationSubModule_Testbench.v,294|0): Flip-flop 'ArbitrationSubModule_Testbench.Pseudo_I_Memory_Current_State' has 'active_high' asynchronous set/reset 'reset' as against the recommended 'active_low' style.
halstruct: *N,FFASRT (./ArbitrationSubModule_Testbench.v,294|0): Flip-flop 'Pseudo_I_Memory_Current_State' has an asynchronous reset 'reset'.
halstruct: *E,CBPAHI (./ArbitrationSubModule_Testbench.v,294|0): Combinatorial path crossing multiple units drives 'ArbitrationSubModule_Testbench.Pseudo_I_Memory_Current_State'.
@:Pseudo_I_Memory_Next_State 
@:$$cpiST_20320_5616 
@:Pseudo_I_Memory_Current_State 
@:Pseudo_I_Memory_Next_State 
@:$$cpiHT_20320_9312 
@:$$cpiHT_20320_14072 
@:tb_Bus_InstMem_Read 
@:Bus_InstMem_Read ArbitrationSubModule_Testbench.uut
@:$$cpiHT_56_10424 ArbitrationSubModule_Testbench.uut
halstruct: (./ArbitrationSubModule_Testbench.v,294): in instance 'ArbitrationSubModule_Testbench', 'Pseudo_I_Memory_Next_State' drives 'Pseudo_I_Memory_Current_State'.
@:$$cpiST_20320_5616 
@:Pseudo_I_Memory_Current_State 
@:Pseudo_I_Memory_Next_State 
halstruct: (./ArbitrationSubModule_Testbench.v,340): in instance 'ArbitrationSubModule_Testbench', combinatorial function of 'tb_Bus_InstMem_Read' drives 'Pseudo_I_Memory_Next_State'.
@:Pseudo_I_Memory_Next_State 
@:tb_Bus_InstMem_Read 
halstruct: (./ArbitrationSubModule_Testbench.v,93): in instance 'ArbitrationSubModule_Testbench', output 'Bus_InstMem_Read' of instance 'uut' drives 'tb_Bus_InstMem_Read'.
@:tb_Bus_InstMem_Read 
@:tb_Bus_InstMem_Read 
@:tb_Bus_InstMem_Read 
@:Bus_InstMem_Read ArbitrationSubModule_Testbench.uut
halstruct: (./ArbitrationSubModule.v,161): in instance 'ArbitrationSubModule_Testbench.uut', combinatorial function drives 'Bus_InstMem_Read'.
@:Bus_InstMem_Read ArbitrationSubModule_Testbench.uut
halstruct: *W,NEGCLK (./ArbitrationSubModule_Testbench.v,294|0): Clock signal 'ArbitrationSubModule_Testbench.clk' of flip-flop 'ArbitrationSubModule_Testbench.Pseudo_I_Memory_Current_State' is derived from an inverter.
@:Pseudo_I_Memory_Current_State 
@:clk 
halstruct: *N,CLKINF (./ArbitrationSubModule_Testbench.v,324|0): Signal 'ArbitrationSubModule_Testbench.mux(Pseudo_I_Memory_Current_State)' was inferred as clock.
@:$$cpiHT_20320_9912 
@:$$cpiST_20320_5672 
@:tb_Bus_InstMem_In 
halstruct: (./ArbitrationSubModule_Testbench.v,324): Clock source is signal 'ArbitrationSubModule_Testbench.mux(Pseudo_I_Memory_Current_State)'.
halstruct: (./ArbitrationSubModule_Testbench.v,324): Drives the latch 'ArbitrationSubModule_Testbench.tb_Bus_InstMem_In'.
halstruct: *W,LENCPI (./ArbitrationSubModule_Testbench.v,324|0): Enable of latch 'ArbitrationSubModule_Testbench.tb_Bus_InstMem_In' is not controllable from primary inputs.
@:$$cpiHT_20320_9912 
@:$$cpiST_20320_5672 
@:tb_Bus_InstMem_In 
halstruct: *N,CLKINF (./ArbitrationSubModule_Testbench.v,327|0): Signal 'ArbitrationSubModule_Testbench.mux(Pseudo_I_Memory_Current_State)' was inferred as clock.
@:$$cpiHT_20320_10032 
@:$$cpiST_20320_5712 
@:tb_Bus_InstMem_Ready 
halstruct: (./ArbitrationSubModule_Testbench.v,327): Clock source is signal 'ArbitrationSubModule_Testbench.mux(Pseudo_I_Memory_Current_State)'.
halstruct: (./ArbitrationSubModule_Testbench.v,327): Drives the latch 'ArbitrationSubModule_Testbench.tb_Bus_InstMem_Ready'.
halstruct: *W,LENCPI (./ArbitrationSubModule_Testbench.v,327|0): Enable of latch 'ArbitrationSubModule_Testbench.tb_Bus_InstMem_Ready' is not controllable from primary inputs.
@:$$cpiHT_20320_10032 
@:$$cpiST_20320_5712 
@:tb_Bus_InstMem_Ready 
halstruct: *W,TSMHOL (./ArbitrationSubModule.v,80|0): Tri-state module 'ArbitrationSubModule' contains other logic.
halstruct: (./ArbitrationSubModule.v,165): Additional logic used.
halstruct: *E,UNCONI (./ArbitrationSubModule_Testbench.v,93|0): Input port 'Bus_DataMem_In' of entity/module 'ArbitrationSubModule' is being used inside architecture/module, but not connected (either partially or completely) in its instance 'ArbitrationSubModule_Testbench.uut'.
@:uut 
halstruct: (./ArbitrationSubModule_Testbench.v,93): 'Bus_DataMem_In[31:0]' mapped to actual expression 'tb_Bus_DataMem_In' which is undriven.
@:tb_Bus_DataMem_In 
@:Bus_DataMem_In ArbitrationSubModule_Testbench.uut
halstruct: *E,UNCONI (./ArbitrationSubModule_Testbench.v,93|0): Input port 'Bus_DataMem_Ready' of entity/module 'ArbitrationSubModule' is being used inside architecture/module, but not connected (either partially or completely) in its instance 'ArbitrationSubModule_Testbench.uut'.
@:uut 
@:tb_Bus_DataMem_Ready 
halstruct: (./ArbitrationSubModule_Testbench.v,93): 'Bus_DataMem_Ready' mapped to actual expression 'tb_Bus_DataMem_Ready' which is undriven.
@:Bus_DataMem_Ready ArbitrationSubModule_Testbench.uut
halstruct: *W,UNCONO (./ArbitrationSubModule_Testbench.v,93|0): Port 'Bus_DataMem_Read' (which is being used as an output) of entity/module 'ArbitrationSubModule' is being driven inside the design, but not connected (either partially or completely) in its instance 'ArbitrationSubModule_Testbench.uut'.
@:Bus_DataMem_Read ArbitrationSubModule_Testbench.uut
halstruct: *W,UNCONO (./ArbitrationSubModule_Testbench.v,93|0): Port 'Bus_DataMem_Write' (which is being used as an output) of entity/module 'ArbitrationSubModule' is being driven inside the design, but not connected (either partially or completely) in its instance 'ArbitrationSubModule_Testbench.uut'.
@:Bus_DataMem_Write ArbitrationSubModule_Testbench.uut
halstruct: *W,UNCONO (./ArbitrationSubModule_Testbench.v,93|0): Port 'Bus_DataMem_Address' (which is being used as an output) of entity/module 'ArbitrationSubModule' is being driven inside the design, but not connected (either partially or completely) in its instance 'ArbitrationSubModule_Testbench.uut'.
@:Bus_DataMem_Address ArbitrationSubModule_Testbench.uut
halstruct: *W,UNCONO (./ArbitrationSubModule_Testbench.v,93|0): Port 'Bus_DataMem_Out' (which is being used as an output) of entity/module 'ArbitrationSubModule' is being driven inside the design, but not connected (either partially or completely) in its instance 'ArbitrationSubModule_Testbench.uut'.
@:Bus_DataMem_Out ArbitrationSubModule_Testbench.uut
halstruct: *E,UNCONI (./ArbitrationSubModule_Testbench.v,93|0): Input port 'P_DataMem_Read' of entity/module 'ArbitrationSubModule' is being used inside architecture/module, but not connected (either partially or completely) in its instance 'ArbitrationSubModule_Testbench.uut'.
@:uut 
@:tb_P_DataMem_Read 
halstruct: (./ArbitrationSubModule_Testbench.v,93): 'P_DataMem_Read' mapped to actual expression 'tb_P_DataMem_Read' which is undriven.
@:P_DataMem_Read ArbitrationSubModule_Testbench.uut
halstruct: *E,UNCONI (./ArbitrationSubModule_Testbench.v,93|0): Input port 'P_DataMem_Write' of entity/module 'ArbitrationSubModule' is being used inside architecture/module, but not connected (either partially or completely) in its instance 'ArbitrationSubModule_Testbench.uut'.
@:uut 
halstruct: (./ArbitrationSubModule_Testbench.v,93): 'P_DataMem_Write[3]' mapped to actual expression 'tb_P_DataMem_Write' which is undriven.
@:tb_P_DataMem_Write 
@:P_DataMem_Write[3] ArbitrationSubModule_Testbench.uut
halstruct: (./ArbitrationSubModule_Testbench.v,93): 'P_DataMem_Write[2]' mapped to actual expression 'tb_P_DataMem_Write' which is undriven.
@:tb_P_DataMem_Write 
@:P_DataMem_Write[2] ArbitrationSubModule_Testbench.uut
halstruct: (./ArbitrationSubModule_Testbench.v,93): 'P_DataMem_Write[1]' mapped to actual expression 'tb_P_DataMem_Write' which is undriven.
@:tb_P_DataMem_Write 
@:P_DataMem_Write[1] ArbitrationSubModule_Testbench.uut
halstruct: (./ArbitrationSubModule_Testbench.v,93): 'P_DataMem_Write[0]' mapped to actual expression 'tb_P_DataMem_Write' which is undriven.
@:tb_P_DataMem_Write 
@:P_DataMem_Write[0] ArbitrationSubModule_Testbench.uut
halstruct: (./ArbitrationSubModule_Testbench.v,93): 'P_DataMem_Write[3:0]' mapped to actual expression 'tb_P_DataMem_Write' which is undriven.
@:tb_P_DataMem_Write 
@:P_DataMem_Write ArbitrationSubModule_Testbench.uut
halstruct: *E,UNCONI (./ArbitrationSubModule_Testbench.v,93|0): Input port 'P_DataMem_Address' of entity/module 'ArbitrationSubModule' is being used inside architecture/module, but not connected (either partially or completely) in its instance 'ArbitrationSubModule_Testbench.uut'.
@:uut 
halstruct: (./ArbitrationSubModule_Testbench.v,93): 'P_DataMem_Address[29:0]' mapped to actual expression 'tb_P_DataMem_Address' which is undriven.
@:tb_P_DataMem_Address 
@:P_DataMem_Address ArbitrationSubModule_Testbench.uut
halstruct: *E,UNCONI (./ArbitrationSubModule_Testbench.v,93|0): Input port 'P_DataMem_Out' of entity/module 'ArbitrationSubModule' is being used inside architecture/module, but not connected (either partially or completely) in its instance 'ArbitrationSubModule_Testbench.uut'.
@:uut 
halstruct: (./ArbitrationSubModule_Testbench.v,93): 'P_DataMem_Out[31:0]' mapped to actual expression 'tb_P_DataMem_Out' which is undriven.
@:tb_P_DataMem_Out 
@:P_DataMem_Out ArbitrationSubModule_Testbench.uut
halstruct: *W,UNCONO (./ArbitrationSubModule_Testbench.v,93|0): Port 'P_DataMem_In' (which is being used as an output) of entity/module 'ArbitrationSubModule' is being driven inside the design, but not connected (either partially or completely) in its instance 'ArbitrationSubModule_Testbench.uut'.
@:P_DataMem_In ArbitrationSubModule_Testbench.uut
halstruct: *W,UNCONO (./ArbitrationSubModule_Testbench.v,93|0): Port 'P_DataMem_Ready' (which is being used as an output) of entity/module 'ArbitrationSubModule' is being driven inside the design, but not connected (either partially or completely) in its instance 'ArbitrationSubModule_Testbench.uut'.
@:P_DataMem_Ready ArbitrationSubModule_Testbench.uut
halstruct: *E,UNCONI (./ArbitrationSubModule_Testbench.v,93|0): Input port 'D_Bus_GRANT' of entity/module 'ArbitrationSubModule' is being used inside architecture/module, but not connected (either partially or completely) in its instance 'ArbitrationSubModule_Testbench.uut'.
@:uut 
@:tb_D_Bus_GRANT 
halstruct: (./ArbitrationSubModule_Testbench.v,93): 'D_Bus_GRANT' mapped to actual expression 'tb_D_Bus_GRANT' which is undriven.
@:D_Bus_GRANT ArbitrationSubModule_Testbench.uut
halstruct: *W,UNCONO (./ArbitrationSubModule_Testbench.v,93|0): Port 'D_Bus_RQ' (which is being used as an output) of entity/module 'ArbitrationSubModule' is being driven inside the design, but not connected (either partially or completely) in its instance 'ArbitrationSubModule_Testbench.uut'.
@:D_Bus_RQ ArbitrationSubModule_Testbench.uut
halstruct: *E,UNCONI (./ArbitrationSubModule_Testbench.v,93|0): Input port 'P_InstMem_Address' of entity/module 'ArbitrationSubModule' is being used inside architecture/module, but not connected (either partially or completely) in its instance 'ArbitrationSubModule_Testbench.uut'.
@:uut 
halstruct: (./ArbitrationSubModule_Testbench.v,93): 'P_InstMem_Address[29:0]' mapped to actual expression 'tb_P_InstMem_Address' which is undriven.
@:tb_P_InstMem_Address 
@:P_InstMem_Address ArbitrationSubModule_Testbench.uut
halstruct: *E,UNCONI (./ArbitrationSubModule_Testbench.v,93|0): Input port 'P_InstMem_Read' of entity/module 'ArbitrationSubModule' is being used inside architecture/module, but not connected (either partially or completely) in its instance 'ArbitrationSubModule_Testbench.uut'.
@:uut 
@:tb_P_InstMem_Read 
halstruct: (./ArbitrationSubModule_Testbench.v,93): 'P_InstMem_Read' mapped to actual expression 'tb_P_InstMem_Read' which is undriven.
@:P_InstMem_Read ArbitrationSubModule_Testbench.uut
halstruct: *W,UNCONO (./ArbitrationSubModule_Testbench.v,93|0): Port 'P_InstMem_Ready' (which is being used as an output) of entity/module 'ArbitrationSubModule' is being driven inside the design, but not connected (either partially or completely) in its instance 'ArbitrationSubModule_Testbench.uut'.
@:P_InstMem_Ready ArbitrationSubModule_Testbench.uut
halstruct: *W,UNCONO (./ArbitrationSubModule_Testbench.v,93|0): Port 'P_InstMem_In' (which is being used as an output) of entity/module 'ArbitrationSubModule' is being driven inside the design, but not connected (either partially or completely) in its instance 'ArbitrationSubModule_Testbench.uut'.
@:P_InstMem_In ArbitrationSubModule_Testbench.uut
halstruct: *M,_SCOPE: ArbitrationSubModule_Testbench.uut
halstruct: *W,SYNPRT (./ArbitrationSubModule.v,182|0): Output port 'Bus_DataMem_Read' is assigned asynchronously.
halstruct: *W,SYNPRT (./ArbitrationSubModule.v,183|0): Output port 'Bus_DataMem_Write' is assigned asynchronously.
halstruct: *W,SYNPRT (./ArbitrationSubModule.v,184|0): Output port 'Bus_DataMem_Address' is assigned asynchronously.
halstruct: *W,SYNPRT (./ArbitrationSubModule.v,185|0): Output port 'Bus_DataMem_Out' is assigned asynchronously.
halstruct: *W,SYNPRT (./ArbitrationSubModule.v,190|0): Output port 'P_DataMem_In' is assigned asynchronously.
halstruct: *W,SYNPRT (./ArbitrationSubModule.v,189|0): Output port 'P_DataMem_Ready' is assigned asynchronously.
halstruct: *W,SYNPRT (./ArbitrationSubModule.v,178|0): Output port 'D_Bus_RQ' is assigned asynchronously.
halstruct: *W,SYNPRT (./ArbitrationSubModule.v,162|0): Output port 'Bus_InstMem_Address' is assigned asynchronously.
halstruct: *W,SYNPRT (./ArbitrationSubModule.v,161|0): Output port 'Bus_InstMem_Read' is assigned asynchronously.
halstruct: *W,SYNPRT (./ArbitrationSubModule.v,165|0): Output port 'P_InstMem_Ready' is assigned asynchronously.
halstruct: *W,SYNPRT (./ArbitrationSubModule.v,166|0): Output port 'P_InstMem_In' is assigned asynchronously.
halstruct: *W,FDTHRU (./ArbitrationSubModule.v,158|0): Feedthrough detected from input 'P_InstMem_Read' to output 'I_Bus_RQ'.
@:P_InstMem_Read 
@:I_Bus_RQ 
@:I_Bus_RQ 
halstruct: *W,TSBINF (./ArbitrationSubModule.v,161|0): Signal 'Bus_InstMem_Read' defined in module/design-unit 'ArbitrationSubModule', is inferred as a tri-state buffer.
halstruct: *W,SLNOTP (./ArbitrationSubModule.v,161|0): Enable pin of the tristate buffer 'ArbitrationSubModule_Testbench.uut.Bus_InstMem_Read' is not directly controllable by primary input(s).
@:Bus_InstMem_Read 
@:$$cpiHT_56_10424 
@:I_Bus_GRANT 
@:Bus_InstMem_Read 
@:$$cpiHT_56_4560 
halstruct: *W,TSBNTH (./ArbitrationSubModule_Testbench.v,340|0): Logic driven by tri-state buffer 'ArbitrationSubModule_Testbench.uut.Bus_InstMem_Read' is not in a separate module.
@:Pseudo_I_Memory_Next_State ArbitrationSubModule_Testbench
@:tb_Bus_InstMem_Read ArbitrationSubModule_Testbench
halstruct: *W,DALIAS (./ArbitrationSubModule.v,162|0): Aliased constructs found. Wires 'Bus_InstMem_Address' and 'Bus_InstMem_Read' have same drivers.
@:Bus_InstMem_Address 
@:$$cpiHT_56_4832 
@:Bus_InstMem_Read 
@:$$cpiHT_56_4560 
@:$$cpiHT_56_10568 
halstruct: (./ArbitrationSubModule.v,161): Bus_InstMem_Read.
halstruct: *W,TSBINF (./ArbitrationSubModule.v,162|0): Signal 'Bus_InstMem_Address' defined in module/design-unit 'ArbitrationSubModule', is inferred as a tri-state buffer.
halstruct: *W,SLNOTP (./ArbitrationSubModule.v,162|0): Enable pin of the tristate buffer 'ArbitrationSubModule_Testbench.uut.Bus_InstMem_Address' is not directly controllable by primary input(s).
@:Bus_InstMem_Address 
@:$$cpiHT_56_10640 
@:I_Bus_GRANT 
@:Bus_InstMem_Address 
@:$$cpiHT_56_4832 
halstruct: *W,TSBINF (./ArbitrationSubModule.v,182|0): Signal 'Bus_DataMem_Read' defined in module/design-unit 'ArbitrationSubModule', is inferred as a tri-state buffer.
halstruct: *W,SLNOTP (./ArbitrationSubModule.v,182|0): Enable pin of the tristate buffer 'ArbitrationSubModule_Testbench.uut.Bus_DataMem_Read' is not directly controllable by primary input(s).
@:Bus_DataMem_Read 
@:$$cpiHT_56_11000 
@:D_Bus_GRANT 
@:Bus_DataMem_Read 
@:$$cpiHT_56_5104 
halstruct: *W,DALIAS (./ArbitrationSubModule.v,183|0): Aliased constructs found. Wires 'Bus_DataMem_Write' and 'Bus_DataMem_Read' have same drivers.
@:Bus_DataMem_Write 
@:$$cpiHT_56_5376 
@:Bus_DataMem_Read 
@:$$cpiHT_56_5104 
@:$$cpiHT_56_11144 
halstruct: (./ArbitrationSubModule.v,182): Bus_DataMem_Read.
halstruct: *W,TSBINF (./ArbitrationSubModule.v,183|0): Signal 'Bus_DataMem_Write' defined in module/design-unit 'ArbitrationSubModule', is inferred as a tri-state buffer.
halstruct: *W,SLNOTP (./ArbitrationSubModule.v,183|0): Enable pin of the tristate buffer 'ArbitrationSubModule_Testbench.uut.Bus_DataMem_Write' is not directly controllable by primary input(s).
@:Bus_DataMem_Write 
@:$$cpiHT_56_11216 
@:D_Bus_GRANT 
@:Bus_DataMem_Write 
@:$$cpiHT_56_5376 
halstruct: *W,DALIAS (./ArbitrationSubModule.v,184|0): Aliased constructs found. Wires 'Bus_DataMem_Address' and 'Bus_DataMem_Read' have same drivers.
@:Bus_DataMem_Address 
@:$$cpiHT_56_5648 
@:Bus_DataMem_Read 
@:$$cpiHT_56_5104 
@:$$cpiHT_56_11360 
halstruct: (./ArbitrationSubModule.v,182): Bus_DataMem_Read.
halstruct: *W,TSBINF (./ArbitrationSubModule.v,184|0): Signal 'Bus_DataMem_Address' defined in module/design-unit 'ArbitrationSubModule', is inferred as a tri-state buffer.
halstruct: *W,SLNOTP (./ArbitrationSubModule.v,184|0): Enable pin of the tristate buffer 'ArbitrationSubModule_Testbench.uut.Bus_DataMem_Address' is not directly controllable by primary input(s).
@:Bus_DataMem_Address 
@:$$cpiHT_56_11432 
@:D_Bus_GRANT 
@:Bus_DataMem_Address 
@:$$cpiHT_56_5648 
halstruct: *W,DALIAS (./ArbitrationSubModule.v,185|0): Aliased constructs found. Wires 'Bus_DataMem_Out' and 'Bus_DataMem_Read' have same drivers.
@:Bus_DataMem_Out 
@:$$cpiHT_56_5920 
@:Bus_DataMem_Read 
@:$$cpiHT_56_5104 
@:$$cpiHT_56_11576 
halstruct: (./ArbitrationSubModule.v,182): Bus_DataMem_Read.
halstruct: *W,TSBINF (./ArbitrationSubModule.v,185|0): Signal 'Bus_DataMem_Out' defined in module/design-unit 'ArbitrationSubModule', is inferred as a tri-state buffer.
halstruct: *W,SLNOTP (./ArbitrationSubModule.v,185|0): Enable pin of the tristate buffer 'ArbitrationSubModule_Testbench.uut.Bus_DataMem_Out' is not directly controllable by primary input(s).
@:Bus_DataMem_Out 
@:$$cpiHT_56_11648 
@:D_Bus_GRANT 
@:Bus_DataMem_Out 
@:$$cpiHT_56_5920 
halstruct: *W,SYNASN (./ArbitrationSubModule_Testbench.v,16|0): The module/design-unit 'ArbitrationSubModule_Testbench' contains synchronous as well as asynchronous logic.
halstruct: (./ArbitrationSubModule_Testbench.v,324): One instance/occurence of asynchronous logic at 'ArbitrationSubModule_Testbench.tb_Bus_InstMem_In'.
halstruct: (./ArbitrationSubModule_Testbench.v,294): One instance/occurence of synchronous logic at 'ArbitrationSubModule_Testbench.Pseudo_I_Memory_Current_State'.
halstruct: *W,ATLGLC (./ArbitrationSubModule_Testbench.v,16|0): Glue logic inferred in top-level module/design-unit 'ArbitrationSubModule_Testbench'.
@:ArbitrationSubModule_Testbench ArbitrationSubModule_Testbench
halstruct: (./ArbitrationSubModule_Testbench.v,271): HDL-statement inferred as glue logic.
@:tb_I_Bus_Arbiter_GRANT ArbitrationSubModule_Testbench
halstruct: (./ArbitrationSubModule_Testbench.v,270): HDL-statement inferred as glue logic.
@:Pseudo_I_Arbiter_Next_State ArbitrationSubModule_Testbench
halstruct: (./ArbitrationSubModule_Testbench.v,340): HDL-statement inferred as glue logic.
@:Pseudo_I_Memory_Next_State ArbitrationSubModule_Testbench
halstruct: (./ArbitrationSubModule_Testbench.v,452): HDL-statement inferred as glue logic.
@:clk ArbitrationSubModule_Testbench
halstruct: (./ArbitrationSubModule_Testbench.v,454): HDL-statement inferred as glue logic.
@:heartbeat ArbitrationSubModule_Testbench
halstruct: (./ArbitrationSubModule_Testbench.v,219): HDL-statement inferred as glue logic.
@:$$cpiST_20320_5560 ArbitrationSubModule_Testbench
@:Pseudo_I_Arbiter_Current_State ArbitrationSubModule_Testbench
@:$$cpiST_20320_5560 ArbitrationSubModule_Testbench
@:Pseudo_I_Arbiter_Current_State ArbitrationSubModule_Testbench
halstruct: (./ArbitrationSubModule_Testbench.v,294): HDL-statement inferred as glue logic.
@:$$cpiST_20320_5616 ArbitrationSubModule_Testbench
@:Pseudo_I_Memory_Current_State ArbitrationSubModule_Testbench
@:$$cpiST_20320_5616 ArbitrationSubModule_Testbench
@:Pseudo_I_Memory_Current_State ArbitrationSubModule_Testbench
halstruct: (./ArbitrationSubModule_Testbench.v,324): HDL-statement inferred as glue logic.
@:$$cpiST_20320_5672 ArbitrationSubModule_Testbench
@:tb_Bus_InstMem_In ArbitrationSubModule_Testbench
@:$$cpiST_20320_5672 ArbitrationSubModule_Testbench
@:tb_Bus_InstMem_In ArbitrationSubModule_Testbench
halstruct: (./ArbitrationSubModule_Testbench.v,327): HDL-statement inferred as glue logic.
@:$$cpiST_20320_5712 ArbitrationSubModule_Testbench
@:tb_Bus_InstMem_Ready ArbitrationSubModule_Testbench
@:$$cpiST_20320_5712 ArbitrationSubModule_Testbench
@:tb_Bus_InstMem_Ready ArbitrationSubModule_Testbench
halstruct: *W,LATINF (./ArbitrationSubModule_Testbench.v,327|0): Process/always block models a latch, or signal 'tb_Bus_InstMem_Ready' is not assigned a value in all branches.
@:$$cpiST_20320_5712 ArbitrationSubModule_Testbench
@:tb_Bus_InstMem_Ready ArbitrationSubModule_Testbench
halstruct: *W,LATINF (./ArbitrationSubModule_Testbench.v,324|0): Process/always block models a latch, or signal 'tb_Bus_InstMem_In' is not assigned a value in all branches.
@:$$cpiST_20320_5672 ArbitrationSubModule_Testbench
@:tb_Bus_InstMem_In ArbitrationSubModule_Testbench
halstruct: *N,NUMDFF (./ArbitrationSubModule_Testbench.v,16|0): Number of single-bit D flip-flops present in the hierarchy is 4.
halstruct: Design facts generated in 'hal.design_facts'.
halstruct: Total errors   = 12.
halstruct: Total warnings = 55.
~:DSCNCK
^:DSCNCK
~:SLENEX
^:SLENEX
~:DSCNEN
^:DSCNEN
~:PCNOTC
^:PCNOTC
~:INPASN
~:UNCONN
~:UNDRIV
~:USEPRT
~:UASPRT
~:URDPRT
~:GATCLK
~:RENAME
~:RWRACE
~:WWRACE
~:LPISCS
~:LPSRCS
~:CMBPAU
^:CMBPAU
~:ASNCFL
^:ASNCFL
~:CONTLN
^:CONTLN
~:LATINF
^:LATINF
~:MULMCK
^:MULMCK
~:FFCKNP
^:FFCKNP
~:GTDCLK
^:GTDCLK
~:CLKLAT
^:CLKLAT
~:CLKNPI
^:CLKNPI
~:GTCLKN
^:GTCLKN
~:MRSTDT
^:MRSTDT
~:FDTHRU
^:FDTHRU
~:DFDRVS
^:DFDRVS
~:NEFLOP
^:NEFLOP
~:ACNCPI
^:ACNCPI
~:LENCPI
^:LENCPI
~:CLKDAT
^:CLKDAT
~:CLKLDT
^:CLKLDT
~:CLKINF
^:CLKINF
~:CDFDAT
^:CDFDAT
~:CDLDAT
^:CDLDAT
~:CAAFSR
^:CAAFSR
~:CACSRF
^:CACSRF
~:CAALSR
^:CAALSR
~:CACSRL
^:CACSRL
~:CLKDMN
^:CLKDMN
~:INSYNC
^:INSYNC
~:CBPAHI
^:CBPAHI
~:LFLTSE
^:LFLTSE
~:LFFTNE
^:LFFTNE
~:INFNOT
^:INFNOT
~:DALIAS
^:DALIAS
~:JKFFDT
^:JKFFDT
~:LATRAN
^:LATRAN
~:UNCONI
^:UNCONI
~:UNCONO
^:UNCONO
~:DIFCLK
^:DIFCLK
~:DIFRST
^:DIFRST
~:MLTDRV
^:MLTDRV
~:SUTHRU
^:SUTHRU
~:SEICLK
^:SEICLK
~:SMTCLK
^:SMTCLK
~:ASRTCK
^:ASRTCK
~:ASRTCL
^:ASRTCL
~:ASRTSC
^:ASRTSC
~:SCICLK
^:SCICLK
~:MULTCK
^:MULTCK
~:NOTCLK
^:NOTCLK
~:TCDFDT
^:TCDFDT
~:TCDLDT
^:TCDLDT
~:TCKDAT
^:TCKDAT
~:TCKLDT
^:TCKLDT
~:TXCNOP
^:TXCNOP
~:MEMNOP
^:MEMNOP
~:TENNOC
^:TENNOC
~:TENNOD
^:TENNOD
~:GLTASR
^:GLTASR
~:RSTEDG
^:RSTEDG
~:NOTSCN
^:NOTSCN
~:MCKNDB
^:MCKNDB
~:WENNDB
^:WENNDB
~:SCNLEN
^:SCNLEN
~:TMSCFF
^:TMSCFF
~:OUTMNR
^:OUTMNR
~:INPMNR
^:INPMNR
~:SRENSL
^:SRENSL
~:LDFFPI
^:LDFFPI
~:RSTDAT
^:RSTDAT
~:RSTGNH
^:RSTGNH
~:CLKGNH
^:CLKGNH
~:MXTSBC
^:MXTSBC
~:TSBNTH
^:TSBNTH
~:MXFNOT
^:MXFNOT
~:ATLGLC
^:ATLGLC
~:SLNOTP
^:SLNOTP
~:TPOUNR
^:TPOUNR
~:SELCLK
^:SELCLK
~:EDGMIX
^:EDGMIX
~:LGRSTL
^:LGRSTL
~:FRSTDL
^:FRSTDL
~:FRSTDF
^:FRSTDF
~:RSTDPT
^:RSTDPT
~:CLKDPT
^:CLKDPT
~:CLKUCL
^:CLKUCL
~:RSTUCL
^:RSTUCL
~:ENGTNR
^:ENGTNR
~:RSTDMN
^:RSTDMN
~:CLKNTP
^:CLKNTP
~:ADRSND
^:ADRSND
~:CGCENC
^:CGCENC
~:SEDFRS
^:SEDFRS
~:MULTCC
^:MULTCC
~:SMCKRS
^:SMCKRS
~:MEMNCB
^:MEMNCB
~:MTOMPH
^:MTOMPH
~:UVRFCN
^:UVRFCN
~:CONVRF
^:CONVRF
~:RSTENA
^:RSTENA
~:MOTINP
^:MOTINP
~:OPDNMT
^:OPDNMT
~:FENCNT
^:FENCNT
~:TPIUNR
^:TPIUNR
~:IPRTNR
^:IPRTNR
~:SYNPRT
^:SYNPRT
~:CONCLK
^:CONCLK
~:DATUNB
^:DATUNB
~:RSTINF
^:RSTINF
~:CKSMFC
^:CKSMFC
~:CDRNCF
^:CDRNCF
~:SAMESR
^:SAMESR
~:CGECCP
^:CGECCP
~:RSTNFR
^:RSTNFR
hal: *M,_SCOPE: __dummy_top
