m255
K3
z0
13
cModel Technology
Z0 dE:\Project\01_led_test
T_opt
VFggAWB;N=]DS`o?Z`f28U1
Z1 04 11 4 work led_test_tb fast 0
Z2 04 4 4 work glbl fast 0
=1-2c534a01a10c-5cd01405-26a-1170
Z3 o-quiet -auto_acc_if_foreign -work work -L xilinxcorelib_ver -L unisims_ver -L unimacro_ver -L secureip +acc
n@_opt
OL;O;10.1c;51
R0
T_opt1
!s110 1559662782
V7GmIB8_aHd=SB61gdaHg92
R1
R2
=1-80fa5b3eb18c-5cf690be-120-15b0
R3
Z4 tCvgOpt 0
n@_opt1
OL;O;10.7;67
vglbl
Z5 !s110 1559662781
!i10b 1
!s100 V<`KW`8LXe32mQ2Gdj1MB2
IAEdkNoa=ngjnNeMS7IIdN3
Z6 VDg1SIo80bB@j0V0VzS_@n1
Z7 dD:/FPGA Learning Materials/demo/01_led_test
w1381681120
8C:/Xilinx/14.7/ISE_DS/ISE/verilog/src/glbl.v
FC:/Xilinx/14.7/ISE_DS/ISE/verilog/src/glbl.v
L0 5
Z8 OL;L;10.7;67
r1
!s85 0
31
Z9 !s108 1559662781.000000
!s107 C:/Xilinx/14.7/ISE_DS/ISE/verilog/src/glbl.v|
!s90 -reportprogress|300|C:/Xilinx/14.7/ISE_DS/ISE/verilog/src/glbl.v|
!i113 0
Z10 o-L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R4
vled_test
R5
!i10b 1
!s100 oTboL[ESTz7]HOG>YhcX@1
IOI>>:JhPKdC^HjAO0cPfm3
R6
R7
w1512467016
8src/led_test.v
Fsrc/led_test.v
L0 31
R8
r1
!s85 0
31
R9
!s107 src/led_test.v|
!s90 -reportprogress|300|src/led_test.v|
!i113 0
R10
R4
vled_test_tb
R5
!i10b 1
!s100 _YUY>SSJSZ?YZ24zNMz4;0
IDlB`nNDg^A[3_S?@6_?PT3
R6
R7
w1559662767
8testbench/led_test_tb.v
Ftestbench/led_test_tb.v
L0 3
R8
r1
!s85 0
31
R9
!s107 testbench/led_test_tb.v|
!s90 -reportprogress|300|testbench/led_test_tb.v|
!i113 0
R10
R4
