# Simulation  
Write a testbench using Verilog.
