Warning (10268): Verilog HDL information at shift_sampler.v(17): always construct contains both blocking and non-blocking assignments File: C:/Users/ryanl/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v Line: 17
