Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Design       : microprocessor
| Device       : 7k70t-fbv676
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
| Design State : Synthesized
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.128        0.000                      0                   61        0.086        0.000                      0                   61        2.550        0.000                       0                    24  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock      Waveform(ns)         Period(ns)      Frequency(MHz)
-----      ------------         ----------      --------------
sys_clock  {0.000 2.900}        5.800           172.414         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clock                                                                                                                                                       2.550        0.000                       0                    24  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
i2r                sys_clock          sys_clock                1.793        0.000                      0                   23        0.180        0.000                      0                   23  
r2o                sys_clock          sys_clock                0.128        0.000                      0                    6        2.219        0.000                      0                    6  
r2r                sys_clock          sys_clock                1.363        0.000                      0                   38        0.086        0.000                      0                   38  
**async_default**  sys_clock          sys_clock                4.327        0.000                      0                   16        0.505        0.000                      0                   16  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.550ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 2.900 }
Period(ns):         5.800
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFG/I   n/a            1.600         5.800       4.200                clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            0.700         5.800       5.100                alu_unit/carry_flag_reg/C
Min Period        n/a     FDRE/C   n/a            0.700         5.800       5.100                alu_unit/result_reg[0]/C
Min Period        n/a     FDRE/C   n/a            0.700         5.800       5.100                alu_unit/result_reg[1]/C
Min Period        n/a     FDRE/C   n/a            0.700         5.800       5.100                alu_unit/result_reg[2]/C
Min Period        n/a     FDRE/C   n/a            0.700         5.800       5.100                alu_unit/result_reg[3]/C
Min Period        n/a     FDRE/C   n/a            0.700         5.800       5.100                alu_unit/write_enable_reg/C
Min Period        n/a     FDRE/C   n/a            0.700         5.800       5.100                alu_unit/zero_flag_reg/C
Min Period        n/a     FDCE/C   n/a            0.700         5.800       5.100                rf/register1_reg[0]/C
Min Period        n/a     FDCE/C   n/a            0.700         5.800       5.100                rf/register1_reg[1]/C
Min Period        n/a     FDCE/C   n/a            0.700         5.800       5.100                rf/register1_reg[2]/C
Min Period        n/a     FDCE/C   n/a            0.700         5.800       5.100                rf/register1_reg[3]/C
Min Period        n/a     FDPE/C   n/a            0.700         5.800       5.100                rf/register2_reg[0]/C
Min Period        n/a     FDCE/C   n/a            0.700         5.800       5.100                rf/register2_reg[1]/C
Min Period        n/a     FDCE/C   n/a            0.700         5.800       5.100                rf/register2_reg[2]/C
Min Period        n/a     FDCE/C   n/a            0.700         5.800       5.100                rf/register2_reg[3]/C
Min Period        n/a     FDCE/C   n/a            0.700         5.800       5.100                rf/register3_reg[0]/C
Min Period        n/a     FDPE/C   n/a            0.700         5.800       5.100                rf/register3_reg[1]/C
Min Period        n/a     FDCE/C   n/a            0.700         5.800       5.100                rf/register3_reg[2]/C
Min Period        n/a     FDCE/C   n/a            0.700         5.800       5.100                rf/register3_reg[3]/C
Min Period        n/a     FDPE/C   n/a            0.700         5.800       5.100                rf/register4_reg[0]/C
Min Period        n/a     FDPE/C   n/a            0.700         5.800       5.100                rf/register4_reg[1]/C
Min Period        n/a     FDCE/C   n/a            0.700         5.800       5.100                rf/register4_reg[2]/C
Min Period        n/a     FDCE/C   n/a            0.700         5.800       5.100                rf/register4_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         2.900       2.550                alu_unit/carry_flag_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.350         2.900       2.550                alu_unit/carry_flag_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         2.900       2.550                alu_unit/result_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.350         2.900       2.550                alu_unit/result_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         2.900       2.550                alu_unit/result_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.350         2.900       2.550                alu_unit/result_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         2.900       2.550                alu_unit/result_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.350         2.900       2.550                alu_unit/result_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         2.900       2.550                alu_unit/result_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.350         2.900       2.550                alu_unit/result_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         2.900       2.550                alu_unit/write_enable_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.350         2.900       2.550                alu_unit/write_enable_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         2.900       2.550                alu_unit/zero_flag_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.350         2.900       2.550                alu_unit/zero_flag_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.350         2.900       2.550                rf/register1_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.350         2.900       2.550                rf/register1_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.350         2.900       2.550                rf/register1_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.350         2.900       2.550                rf/register1_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.350         2.900       2.550                rf/register1_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.350         2.900       2.550                rf/register1_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.350         2.900       2.550                rf/register1_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.350         2.900       2.550                rf/register1_reg[3]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.350         2.900       2.550                rf/register2_reg[0]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.350         2.900       2.550                rf/register2_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.350         2.900       2.550                rf/register2_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.350         2.900       2.550                rf/register2_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.350         2.900       2.550                rf/register2_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.350         2.900       2.550                rf/register2_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.350         2.900       2.550                rf/register2_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.350         2.900       2.550                rf/register2_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.350         2.900       2.550                rf/register3_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.350         2.900       2.550                rf/register3_reg[0]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.350         2.900       2.550                rf/register3_reg[1]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.350         2.900       2.550                rf/register3_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.350         2.900       2.550                rf/register3_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.350         2.900       2.550                rf/register3_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.350         2.900       2.550                rf/register3_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.350         2.900       2.550                rf/register3_reg[3]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.350         2.900       2.550                rf/register4_reg[0]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.350         2.900       2.550                rf/register4_reg[0]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.350         2.900       2.550                rf/register4_reg[1]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.350         2.900       2.550                rf/register4_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.350         2.900       2.550                rf/register4_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.350         2.900       2.550                rf/register4_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.350         2.900       2.550                rf/register4_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.350         2.900       2.550                rf/register4_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         2.900       2.550                alu_unit/carry_flag_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         2.900       2.550                alu_unit/carry_flag_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         2.900       2.550                alu_unit/result_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         2.900       2.550                alu_unit/result_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         2.900       2.550                alu_unit/result_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         2.900       2.550                alu_unit/result_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         2.900       2.550                alu_unit/result_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         2.900       2.550                alu_unit/result_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         2.900       2.550                alu_unit/result_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         2.900       2.550                alu_unit/result_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         2.900       2.550                alu_unit/write_enable_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         2.900       2.550                alu_unit/write_enable_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         2.900       2.550                alu_unit/zero_flag_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         2.900       2.550                alu_unit/zero_flag_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         2.900       2.550                rf/register1_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.350         2.900       2.550                rf/register1_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         2.900       2.550                rf/register1_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.350         2.900       2.550                rf/register1_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         2.900       2.550                rf/register1_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.350         2.900       2.550                rf/register1_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         2.900       2.550                rf/register1_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.350         2.900       2.550                rf/register1_reg[3]/C
High Pulse Width  Slow    FDPE/C   n/a            0.350         2.900       2.550                rf/register2_reg[0]/C
High Pulse Width  Fast    FDPE/C   n/a            0.350         2.900       2.550                rf/register2_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         2.900       2.550                rf/register2_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.350         2.900       2.550                rf/register2_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         2.900       2.550                rf/register2_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.350         2.900       2.550                rf/register2_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         2.900       2.550                rf/register2_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.350         2.900       2.550                rf/register2_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         2.900       2.550                rf/register3_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.350         2.900       2.550                rf/register3_reg[0]/C
High Pulse Width  Slow    FDPE/C   n/a            0.350         2.900       2.550                rf/register3_reg[1]/C
High Pulse Width  Fast    FDPE/C   n/a            0.350         2.900       2.550                rf/register3_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         2.900       2.550                rf/register3_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.350         2.900       2.550                rf/register3_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         2.900       2.550                rf/register3_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.350         2.900       2.550                rf/register3_reg[3]/C
High Pulse Width  Slow    FDPE/C   n/a            0.350         2.900       2.550                rf/register4_reg[0]/C
High Pulse Width  Fast    FDPE/C   n/a            0.350         2.900       2.550                rf/register4_reg[0]/C
High Pulse Width  Slow    FDPE/C   n/a            0.350         2.900       2.550                rf/register4_reg[1]/C
High Pulse Width  Fast    FDPE/C   n/a            0.350         2.900       2.550                rf/register4_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         2.900       2.550                rf/register4_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.350         2.900       2.550                rf/register4_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         2.900       2.550                rf/register4_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.350         2.900       2.550                rf/register4_reg[3]/C



---------------------------------------------------------------------------------------------------
Path Group:  i2r
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :            0  Failing Endpoints,  Worst Slack        1.793ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.180ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.793ns  (required time - arrival time)
  Source:                 read_sel2[1]
                            (input port clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Destination:            alu_unit/result_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Path Group:             i2r
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.800ns  (sys_clock rise@5.800ns - sys_clock rise@0.000ns)
  Data Path Delay:        4.669ns  (logic 1.254ns (26.852%)  route 3.416ns (73.148%))
  Logic Levels:           9  (IBUF=1 LUT4=1 LUT5=2 LUT6=5)
  Input Delay:            1.200ns
  Clock Path Skew:        3.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.060ns = ( 8.860 - 5.800 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                         input delay                  1.200     2.400    
                                                      0.000     2.400 r  read_sel2[1] (IN)
                         net (fo=0)                   0.000     2.400    read_sel2[1]
                                                                      r  read_sel2_IBUF[1]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.830     3.230 r  read_sel2_IBUF[1]_inst/O
                         net (fo=4, unplaced)         0.584     3.813    rf/read_sel2_IBUF[1]
                                                                      r  rf/result0__0_carry_i_9/I4
                         LUT6 (Prop_lut6_I4_O)        0.053     3.866 f  rf/result0__0_carry_i_9/O
                         net (fo=19, unplaced)        0.723     4.589    rf/operand2[2]
                                                                      f  rf/result[3]_i_6/I0
                         LUT5 (Prop_lut5_I0_O)        0.053     4.642 r  rf/result[3]_i_6/O
                         net (fo=2, unplaced)         0.351     4.993    rf/result[3]_i_6_n_0
                                                                      r  rf/result[1]_i_14/I4
                         LUT5 (Prop_lut5_I4_O)        0.053     5.046 r  rf/result[1]_i_14/O
                         net (fo=3, unplaced)         0.358     5.404    rf/result[1]_i_14_n_0
                                                                      r  rf/result[1]_i_10/I3
                         LUT4 (Prop_lut4_I3_O)        0.053     5.457 r  rf/result[1]_i_10/O
                         net (fo=2, unplaced)         0.351     5.808    rf/result[1]_i_10_n_0
                                                                      r  rf/result[1]_i_5/I0
                         LUT6 (Prop_lut6_I0_O)        0.053     5.861 r  rf/result[1]_i_5/O
                         net (fo=3, unplaced)         0.358     6.219    rf/result[1]_i_5_n_0
                                                                      r  rf/result[0]_i_8/I4
                         LUT6 (Prop_lut6_I4_O)        0.053     6.272 r  rf/result[0]_i_8/O
                         net (fo=1, unplaced)         0.340     6.612    rf/result[0]_i_8_n_0
                                                                      r  rf/result[0]_i_2/I3
                         LUT6 (Prop_lut6_I3_O)        0.053     6.665 r  rf/result[0]_i_2/O
                         net (fo=2, unplaced)         0.351     7.016    rf/result[0]_i_2_n_0
                                                                      r  rf/result[0]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.053     7.069 r  rf/result[0]_i_1/O
                         net (fo=1, unplaced)         0.000     7.069    alu_unit/D[0]
                         FDRE                                         r  alu_unit/result_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      5.800     5.800 r  
                         clock source latency         1.200     7.000    
                                                      0.000     7.000 r  clk (IN)
                         net (fo=0)                   0.000     7.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.754     7.754 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554     8.308    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.113     8.421 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, unplaced)        0.439     8.860    alu_unit/CLK
                         FDRE                                         r  alu_unit/result_reg[0]/C
                         clock pessimism              0.000     8.860    
                         clock uncertainty           -0.035     8.825    
                         FDRE (Setup_fdre_C_D)        0.037     8.862    alu_unit/result_reg[0]
  -------------------------------------------------------------------
                         required time                          8.862    
                         arrival time                          -7.069    
  -------------------------------------------------------------------
                         slack                                  1.793    

Slack (MET) :             1.793ns  (required time - arrival time)
  Source:                 read_sel2[1]
                            (input port clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Destination:            alu_unit/zero_flag_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Path Group:             i2r
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.800ns  (sys_clock rise@5.800ns - sys_clock rise@0.000ns)
  Data Path Delay:        4.669ns  (logic 1.254ns (26.852%)  route 3.416ns (73.148%))
  Logic Levels:           9  (IBUF=1 LUT4=1 LUT5=2 LUT6=5)
  Input Delay:            1.200ns
  Clock Path Skew:        3.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.060ns = ( 8.860 - 5.800 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                         input delay                  1.200     2.400    
                                                      0.000     2.400 r  read_sel2[1] (IN)
                         net (fo=0)                   0.000     2.400    read_sel2[1]
                                                                      r  read_sel2_IBUF[1]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.830     3.230 r  read_sel2_IBUF[1]_inst/O
                         net (fo=4, unplaced)         0.584     3.813    rf/read_sel2_IBUF[1]
                                                                      r  rf/result0__0_carry_i_9/I4
                         LUT6 (Prop_lut6_I4_O)        0.053     3.866 f  rf/result0__0_carry_i_9/O
                         net (fo=19, unplaced)        0.723     4.589    rf/operand2[2]
                                                                      f  rf/result[3]_i_6/I0
                         LUT5 (Prop_lut5_I0_O)        0.053     4.642 r  rf/result[3]_i_6/O
                         net (fo=2, unplaced)         0.351     4.993    rf/result[3]_i_6_n_0
                                                                      r  rf/result[1]_i_14/I4
                         LUT5 (Prop_lut5_I4_O)        0.053     5.046 r  rf/result[1]_i_14/O
                         net (fo=3, unplaced)         0.358     5.404    rf/result[1]_i_14_n_0
                                                                      r  rf/result[1]_i_10/I3
                         LUT4 (Prop_lut4_I3_O)        0.053     5.457 r  rf/result[1]_i_10/O
                         net (fo=2, unplaced)         0.351     5.808    rf/result[1]_i_10_n_0
                                                                      r  rf/result[1]_i_5/I0
                         LUT6 (Prop_lut6_I0_O)        0.053     5.861 r  rf/result[1]_i_5/O
                         net (fo=3, unplaced)         0.358     6.219    rf/result[1]_i_5_n_0
                                                                      r  rf/result[0]_i_8/I4
                         LUT6 (Prop_lut6_I4_O)        0.053     6.272 f  rf/result[0]_i_8/O
                         net (fo=1, unplaced)         0.340     6.612    rf/result[0]_i_8_n_0
                                                                      f  rf/result[0]_i_2/I3
                         LUT6 (Prop_lut6_I3_O)        0.053     6.665 f  rf/result[0]_i_2/O
                         net (fo=2, unplaced)         0.351     7.016    rf/result[0]_i_2_n_0
                                                                      f  rf/zero_flag_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.053     7.069 r  rf/zero_flag_i_1/O
                         net (fo=1, unplaced)         0.000     7.069    alu_unit/zero_flag_reg_0
                         FDRE                                         r  alu_unit/zero_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      5.800     5.800 r  
                         clock source latency         1.200     7.000    
                                                      0.000     7.000 r  clk (IN)
                         net (fo=0)                   0.000     7.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.754     7.754 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554     8.308    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.113     8.421 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, unplaced)        0.439     8.860    alu_unit/CLK
                         FDRE                                         r  alu_unit/zero_flag_reg/C
                         clock pessimism              0.000     8.860    
                         clock uncertainty           -0.035     8.825    
                         FDRE (Setup_fdre_C_D)        0.037     8.862    alu_unit/zero_flag_reg
  -------------------------------------------------------------------
                         required time                          8.862    
                         arrival time                          -7.069    
  -------------------------------------------------------------------
                         slack                                  1.793    

Slack (MET) :             2.590ns  (required time - arrival time)
  Source:                 read_sel2[1]
                            (input port clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Destination:            alu_unit/result_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Path Group:             i2r
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.800ns  (sys_clock rise@5.800ns - sys_clock rise@0.000ns)
  Data Path Delay:        3.872ns  (logic 1.148ns (29.641%)  route 2.725ns (70.359%))
  Logic Levels:           7  (IBUF=1 LUT4=1 LUT5=2 LUT6=3)
  Input Delay:            1.200ns
  Clock Path Skew:        3.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.060ns = ( 8.860 - 5.800 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                         input delay                  1.200     2.400    
                                                      0.000     2.400 r  read_sel2[1] (IN)
                         net (fo=0)                   0.000     2.400    read_sel2[1]
                                                                      r  read_sel2_IBUF[1]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.830     3.230 r  read_sel2_IBUF[1]_inst/O
                         net (fo=4, unplaced)         0.584     3.813    rf/read_sel2_IBUF[1]
                                                                      r  rf/result0__0_carry_i_9/I4
                         LUT6 (Prop_lut6_I4_O)        0.053     3.866 f  rf/result0__0_carry_i_9/O
                         net (fo=19, unplaced)        0.723     4.589    rf/operand2[2]
                                                                      f  rf/result[3]_i_6/I0
                         LUT5 (Prop_lut5_I0_O)        0.053     4.642 r  rf/result[3]_i_6/O
                         net (fo=2, unplaced)         0.351     4.993    rf/result[3]_i_6_n_0
                                                                      r  rf/result[1]_i_14/I4
                         LUT5 (Prop_lut5_I4_O)        0.053     5.046 r  rf/result[1]_i_14/O
                         net (fo=3, unplaced)         0.358     5.404    rf/result[1]_i_14_n_0
                                                                      r  rf/result[1]_i_10/I3
                         LUT4 (Prop_lut4_I3_O)        0.053     5.457 r  rf/result[1]_i_10/O
                         net (fo=2, unplaced)         0.351     5.808    rf/result[1]_i_10_n_0
                                                                      r  rf/result[1]_i_5/I0
                         LUT6 (Prop_lut6_I0_O)        0.053     5.861 r  rf/result[1]_i_5/O
                         net (fo=3, unplaced)         0.358     6.219    rf/result[1]_i_5_n_0
                                                                      r  rf/result[1]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.053     6.272 r  rf/result[1]_i_1/O
                         net (fo=2, unplaced)         0.000     6.272    alu_unit/D[1]
                         FDRE                                         r  alu_unit/result_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      5.800     5.800 r  
                         clock source latency         1.200     7.000    
                                                      0.000     7.000 r  clk (IN)
                         net (fo=0)                   0.000     7.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.754     7.754 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554     8.308    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.113     8.421 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, unplaced)        0.439     8.860    alu_unit/CLK
                         FDRE                                         r  alu_unit/result_reg[1]/C
                         clock pessimism              0.000     8.860    
                         clock uncertainty           -0.035     8.825    
                         FDRE (Setup_fdre_C_D)        0.037     8.862    alu_unit/result_reg[1]
  -------------------------------------------------------------------
                         required time                          8.862    
                         arrival time                          -6.272    
  -------------------------------------------------------------------
                         slack                                  2.590    

Slack (MET) :             2.821ns  (required time - arrival time)
  Source:                 read_sel2[1]
                            (input port clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Destination:            alu_unit/result_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Path Group:             i2r
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.800ns  (sys_clock rise@5.800ns - sys_clock rise@0.000ns)
  Data Path Delay:        3.641ns  (logic 1.324ns (36.354%)  route 2.318ns (63.646%))
  Logic Levels:           7  (CARRY4=1 IBUF=1 LUT6=5)
  Input Delay:            1.200ns
  Clock Path Skew:        3.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.060ns = ( 8.860 - 5.800 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                         input delay                  1.200     2.400    
                                                      0.000     2.400 r  read_sel2[1] (IN)
                         net (fo=0)                   0.000     2.400    read_sel2[1]
                                                                      r  read_sel2_IBUF[1]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.830     3.230 r  read_sel2_IBUF[1]_inst/O
                         net (fo=4, unplaced)         0.584     3.813    rf/read_sel2_IBUF[1]
                                                                      r  rf/result0__0_carry_i_7/I4
                         LUT6 (Prop_lut6_I4_O)        0.053     3.866 r  rf/result0__0_carry_i_7/O
                         net (fo=21, unplaced)        0.726     4.592    rf/operand2[1]
                                                                      r  rf/result0__0_carry_i_11/I0
                         LUT6 (Prop_lut6_I0_O)        0.053     4.645 r  rf/result0__0_carry_i_11/O
                         net (fo=1, unplaced)         0.310     4.955    rf/result0__0_carry_i_11_n_0
                                                                      r  rf/result0__0_carry_i_3/I0
                         LUT6 (Prop_lut6_I0_O)        0.053     5.008 r  rf/result0__0_carry_i_3/O
                         net (fo=1, unplaced)         0.000     5.008    alu_unit/S[3]
                                                                      r  alu_unit/result0__0_carry/S[3]
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.140     5.148 r  alu_unit/result0__0_carry/O[3]
                         net (fo=1, unplaced)         0.358     5.506    rf/O[3]
                                                                      r  rf/result[3]_i_2/I2
                         LUT6 (Prop_lut6_I2_O)        0.142     5.648 r  rf/result[3]_i_2/O
                         net (fo=1, unplaced)         0.340     5.988    rf/result[3]_i_2_n_0
                                                                      r  rf/result[3]_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.053     6.041 r  rf/result[3]_i_1/O
                         net (fo=2, unplaced)         0.000     6.041    alu_unit/D[3]
                         FDRE                                         r  alu_unit/result_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      5.800     5.800 r  
                         clock source latency         1.200     7.000    
                                                      0.000     7.000 r  clk (IN)
                         net (fo=0)                   0.000     7.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.754     7.754 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554     8.308    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.113     8.421 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, unplaced)        0.439     8.860    alu_unit/CLK
                         FDRE                                         r  alu_unit/result_reg[3]/C
                         clock pessimism              0.000     8.860    
                         clock uncertainty           -0.035     8.825    
                         FDRE (Setup_fdre_C_D)        0.037     8.862    alu_unit/result_reg[3]
  -------------------------------------------------------------------
                         required time                          8.862    
                         arrival time                          -6.041    
  -------------------------------------------------------------------
                         slack                                  2.821    

Slack (MET) :             3.137ns  (required time - arrival time)
  Source:                 read_sel1[1]
                            (input port clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Destination:            alu_unit/result_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Path Group:             i2r
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.800ns  (sys_clock rise@5.800ns - sys_clock rise@0.000ns)
  Data Path Delay:        3.325ns  (logic 1.486ns (44.681%)  route 1.840ns (55.319%))
  Logic Levels:           6  (CARRY4=1 IBUF=1 LUT4=1 LUT5=1 LUT6=2)
  Input Delay:            1.200ns
  Clock Path Skew:        3.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.060ns = ( 8.860 - 5.800 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                         input delay                  1.200     2.400    
                                                      0.000     2.400 r  read_sel1[1] (IN)
                         net (fo=0)                   0.000     2.400    read_sel1[1]
                                                                      r  read_sel1_IBUF[1]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.830     3.230 r  read_sel1_IBUF[1]_inst/O
                         net (fo=4, unplaced)         0.584     3.813    rf/read_sel1_IBUF[1]
                                                                      r  rf/result0__0_carry_i_8/I3
                         LUT6 (Prop_lut6_I3_O)        0.053     3.866 r  rf/result0__0_carry_i_8/O
                         net (fo=17, unplaced)        0.577     4.443    rf/operand1[1]
                                                                      r  rf/result0__0_carry_i_5/I1
                         LUT4 (Prop_lut4_I1_O)        0.053     4.496 r  rf/result0__0_carry_i_5/O
                         net (fo=1, unplaced)         0.000     4.496    alu_unit/S[1]
                                                                      r  alu_unit/result0__0_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.345     4.841 r  alu_unit/result0__0_carry/O[2]
                         net (fo=1, unplaced)         0.339     5.180    rf/O[2]
                                                                      r  rf/result[2]_i_4/I2
                         LUT6 (Prop_lut6_I2_O)        0.152     5.332 r  rf/result[2]_i_4/O
                         net (fo=1, unplaced)         0.340     5.672    rf/result[2]_i_4_n_0
                                                                      r  rf/result[2]_i_1/I2
                         LUT5 (Prop_lut5_I2_O)        0.053     5.725 r  rf/result[2]_i_1/O
                         net (fo=2, unplaced)         0.000     5.725    alu_unit/D[2]
                         FDRE                                         r  alu_unit/result_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      5.800     5.800 r  
                         clock source latency         1.200     7.000    
                                                      0.000     7.000 r  clk (IN)
                         net (fo=0)                   0.000     7.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.754     7.754 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554     8.308    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.113     8.421 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, unplaced)        0.439     8.860    alu_unit/CLK
                         FDRE                                         r  alu_unit/result_reg[2]/C
                         clock pessimism              0.000     8.860    
                         clock uncertainty           -0.035     8.825    
                         FDRE (Setup_fdre_C_D)        0.037     8.862    alu_unit/result_reg[2]
  -------------------------------------------------------------------
                         required time                          8.862    
                         arrival time                          -5.725    
  -------------------------------------------------------------------
                         slack                                  3.137    

Slack (MET) :             3.815ns  (required time - arrival time)
  Source:                 read_sel2[1]
                            (input port clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Destination:            alu_unit/carry_flag_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Path Group:             i2r
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.800ns  (sys_clock rise@5.800ns - sys_clock rise@0.000ns)
  Data Path Delay:        2.647ns  (logic 0.989ns (37.350%)  route 1.659ns (62.650%))
  Logic Levels:           4  (IBUF=1 LUT6=3)
  Input Delay:            1.200ns
  Clock Path Skew:        3.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.060ns = ( 8.860 - 5.800 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                         input delay                  1.200     2.400    
                                                      0.000     2.400 r  read_sel2[1] (IN)
                         net (fo=0)                   0.000     2.400    read_sel2[1]
                                                                      r  read_sel2_IBUF[1]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.830     3.230 r  read_sel2_IBUF[1]_inst/O
                         net (fo=4, unplaced)         0.584     3.813    rf/read_sel2_IBUF[1]
                                                                      r  rf/result0__0_carry_i_9/I4
                         LUT6 (Prop_lut6_I4_O)        0.053     3.866 r  rf/result0__0_carry_i_9/O
                         net (fo=19, unplaced)        0.724     4.590    rf/operand2[2]
                                                                      r  rf/carry_flag_i_4/I0
                         LUT6 (Prop_lut6_I0_O)        0.053     4.643 f  rf/carry_flag_i_4/O
                         net (fo=2, unplaced)         0.351     4.994    rf/carry_flag_i_4_n_0
                                                                      f  rf/carry_flag_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.053     5.047 r  rf/carry_flag_i_1/O
                         net (fo=1, unplaced)         0.000     5.047    alu_unit/carry_flag_reg_0
                         FDRE                                         r  alu_unit/carry_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      5.800     5.800 r  
                         clock source latency         1.200     7.000    
                                                      0.000     7.000 r  clk (IN)
                         net (fo=0)                   0.000     7.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.754     7.754 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554     8.308    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.113     8.421 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, unplaced)        0.439     8.860    alu_unit/CLK
                         FDRE                                         r  alu_unit/carry_flag_reg/C
                         clock pessimism              0.000     8.860    
                         clock uncertainty           -0.035     8.825    
                         FDRE (Setup_fdre_C_D)        0.037     8.862    alu_unit/carry_flag_reg
  -------------------------------------------------------------------
                         required time                          8.862    
                         arrival time                          -5.047    
  -------------------------------------------------------------------
                         slack                                  3.815    

Slack (MET) :             4.126ns  (required time - arrival time)
  Source:                 write_sel[0]
                            (input port clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Destination:            rf/register2_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Path Group:             i2r
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            5.800ns  (sys_clock rise@5.800ns - sys_clock rise@0.000ns)
  Data Path Delay:        0.801ns  (logic 0.379ns (47.264%)  route 0.423ns (52.736%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            1.200ns
  Clock Path Skew:        1.680ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.680ns = ( 7.480 - 5.800 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                         input delay                  1.200     2.400    
                                                      0.000     2.400 r  write_sel[0] (IN)
                         net (fo=0)                   0.000     2.400    write_sel[0]
                                                                      r  write_sel_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.342     2.742 r  write_sel_IBUF[0]_inst/O
                         net (fo=4, unplaced)         0.259     3.001    alu_unit/write_sel_IBUF[0]
                                                                      r  alu_unit/register2[3]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.037     3.038 r  alu_unit/register2[3]_i_1/O
                         net (fo=4, unplaced)         0.164     3.201    rf/register2_reg[3]_0[0]
                         FDPE                                         r  rf/register2_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      5.800     5.800 r  
                         clock source latency         1.200     7.000    
                                                      0.000     7.000 r  clk (IN)
                         net (fo=0)                   0.000     7.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.094     7.094 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.246     7.340    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     7.366 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, unplaced)        0.114     7.480    rf/CLK
                         FDPE                                         r  rf/register2_reg[0]/C
                         clock pessimism              0.000     7.480    
                         clock uncertainty           -0.035     7.444    
                         FDPE (Setup_fdpe_C_CE)      -0.117     7.327    rf/register2_reg[0]
  -------------------------------------------------------------------
                         required time                          7.327    
                         arrival time                          -3.201    
  -------------------------------------------------------------------
                         slack                                  4.126    

Slack (MET) :             4.126ns  (required time - arrival time)
  Source:                 write_sel[0]
                            (input port clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Destination:            rf/register2_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Path Group:             i2r
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            5.800ns  (sys_clock rise@5.800ns - sys_clock rise@0.000ns)
  Data Path Delay:        0.801ns  (logic 0.379ns (47.264%)  route 0.423ns (52.736%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            1.200ns
  Clock Path Skew:        1.680ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.680ns = ( 7.480 - 5.800 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                         input delay                  1.200     2.400    
                                                      0.000     2.400 r  write_sel[0] (IN)
                         net (fo=0)                   0.000     2.400    write_sel[0]
                                                                      r  write_sel_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.342     2.742 r  write_sel_IBUF[0]_inst/O
                         net (fo=4, unplaced)         0.259     3.001    alu_unit/write_sel_IBUF[0]
                                                                      r  alu_unit/register2[3]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.037     3.038 r  alu_unit/register2[3]_i_1/O
                         net (fo=4, unplaced)         0.164     3.201    rf/register2_reg[3]_0[0]
                         FDCE                                         r  rf/register2_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      5.800     5.800 r  
                         clock source latency         1.200     7.000    
                                                      0.000     7.000 r  clk (IN)
                         net (fo=0)                   0.000     7.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.094     7.094 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.246     7.340    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     7.366 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, unplaced)        0.114     7.480    rf/CLK
                         FDCE                                         r  rf/register2_reg[1]/C
                         clock pessimism              0.000     7.480    
                         clock uncertainty           -0.035     7.444    
                         FDCE (Setup_fdce_C_CE)      -0.117     7.327    rf/register2_reg[1]
  -------------------------------------------------------------------
                         required time                          7.327    
                         arrival time                          -3.201    
  -------------------------------------------------------------------
                         slack                                  4.126    

Slack (MET) :             4.126ns  (required time - arrival time)
  Source:                 write_sel[0]
                            (input port clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Destination:            rf/register2_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Path Group:             i2r
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            5.800ns  (sys_clock rise@5.800ns - sys_clock rise@0.000ns)
  Data Path Delay:        0.801ns  (logic 0.379ns (47.264%)  route 0.423ns (52.736%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            1.200ns
  Clock Path Skew:        1.680ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.680ns = ( 7.480 - 5.800 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                         input delay                  1.200     2.400    
                                                      0.000     2.400 r  write_sel[0] (IN)
                         net (fo=0)                   0.000     2.400    write_sel[0]
                                                                      r  write_sel_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.342     2.742 r  write_sel_IBUF[0]_inst/O
                         net (fo=4, unplaced)         0.259     3.001    alu_unit/write_sel_IBUF[0]
                                                                      r  alu_unit/register2[3]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.037     3.038 r  alu_unit/register2[3]_i_1/O
                         net (fo=4, unplaced)         0.164     3.201    rf/register2_reg[3]_0[0]
                         FDCE                                         r  rf/register2_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      5.800     5.800 r  
                         clock source latency         1.200     7.000    
                                                      0.000     7.000 r  clk (IN)
                         net (fo=0)                   0.000     7.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.094     7.094 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.246     7.340    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     7.366 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, unplaced)        0.114     7.480    rf/CLK
                         FDCE                                         r  rf/register2_reg[2]/C
                         clock pessimism              0.000     7.480    
                         clock uncertainty           -0.035     7.444    
                         FDCE (Setup_fdce_C_CE)      -0.117     7.327    rf/register2_reg[2]
  -------------------------------------------------------------------
                         required time                          7.327    
                         arrival time                          -3.201    
  -------------------------------------------------------------------
                         slack                                  4.126    

Slack (MET) :             4.126ns  (required time - arrival time)
  Source:                 write_sel[0]
                            (input port clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Destination:            rf/register2_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Path Group:             i2r
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            5.800ns  (sys_clock rise@5.800ns - sys_clock rise@0.000ns)
  Data Path Delay:        0.801ns  (logic 0.379ns (47.264%)  route 0.423ns (52.736%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            1.200ns
  Clock Path Skew:        1.680ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.680ns = ( 7.480 - 5.800 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                         input delay                  1.200     2.400    
                                                      0.000     2.400 r  write_sel[0] (IN)
                         net (fo=0)                   0.000     2.400    write_sel[0]
                                                                      r  write_sel_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.342     2.742 r  write_sel_IBUF[0]_inst/O
                         net (fo=4, unplaced)         0.259     3.001    alu_unit/write_sel_IBUF[0]
                                                                      r  alu_unit/register2[3]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.037     3.038 r  alu_unit/register2[3]_i_1/O
                         net (fo=4, unplaced)         0.164     3.201    rf/register2_reg[3]_0[0]
                         FDCE                                         r  rf/register2_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      5.800     5.800 r  
                         clock source latency         1.200     7.000    
                                                      0.000     7.000 r  clk (IN)
                         net (fo=0)                   0.000     7.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.094     7.094 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.246     7.340    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     7.366 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, unplaced)        0.114     7.480    rf/CLK
                         FDCE                                         r  rf/register2_reg[3]/C
                         clock pessimism              0.000     7.480    
                         clock uncertainty           -0.035     7.444    
                         FDCE (Setup_fdce_C_CE)      -0.117     7.327    rf/register2_reg[3]
  -------------------------------------------------------------------
                         required time                          7.327    
                         arrival time                          -3.201    
  -------------------------------------------------------------------
                         slack                                  4.126    

Slack (MET) :             4.126ns  (required time - arrival time)
  Source:                 write_sel[0]
                            (input port clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Destination:            rf/register4_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Path Group:             i2r
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            5.800ns  (sys_clock rise@5.800ns - sys_clock rise@0.000ns)
  Data Path Delay:        0.801ns  (logic 0.379ns (47.264%)  route 0.423ns (52.736%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            1.200ns
  Clock Path Skew:        1.680ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.680ns = ( 7.480 - 5.800 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                         input delay                  1.200     2.400    
                                                      0.000     2.400 r  write_sel[0] (IN)
                         net (fo=0)                   0.000     2.400    write_sel[0]
                                                                      r  write_sel_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.342     2.742 r  write_sel_IBUF[0]_inst/O
                         net (fo=4, unplaced)         0.259     3.001    alu_unit/write_sel_IBUF[0]
                                                                      r  alu_unit/register4[3]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.037     3.038 r  alu_unit/register4[3]_i_1/O
                         net (fo=4, unplaced)         0.164     3.201    rf/register4_reg[3]_0[0]
                         FDPE                                         r  rf/register4_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      5.800     5.800 r  
                         clock source latency         1.200     7.000    
                                                      0.000     7.000 r  clk (IN)
                         net (fo=0)                   0.000     7.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.094     7.094 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.246     7.340    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     7.366 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, unplaced)        0.114     7.480    rf/CLK
                         FDPE                                         r  rf/register4_reg[0]/C
                         clock pessimism              0.000     7.480    
                         clock uncertainty           -0.035     7.444    
                         FDPE (Setup_fdpe_C_CE)      -0.117     7.327    rf/register4_reg[0]
  -------------------------------------------------------------------
                         required time                          7.327    
                         arrival time                          -3.201    
  -------------------------------------------------------------------
                         slack                                  4.126    

Slack (MET) :             4.126ns  (required time - arrival time)
  Source:                 write_sel[0]
                            (input port clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Destination:            rf/register4_reg[1]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Path Group:             i2r
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            5.800ns  (sys_clock rise@5.800ns - sys_clock rise@0.000ns)
  Data Path Delay:        0.801ns  (logic 0.379ns (47.264%)  route 0.423ns (52.736%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            1.200ns
  Clock Path Skew:        1.680ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.680ns = ( 7.480 - 5.800 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                         input delay                  1.200     2.400    
                                                      0.000     2.400 r  write_sel[0] (IN)
                         net (fo=0)                   0.000     2.400    write_sel[0]
                                                                      r  write_sel_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.342     2.742 r  write_sel_IBUF[0]_inst/O
                         net (fo=4, unplaced)         0.259     3.001    alu_unit/write_sel_IBUF[0]
                                                                      r  alu_unit/register4[3]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.037     3.038 r  alu_unit/register4[3]_i_1/O
                         net (fo=4, unplaced)         0.164     3.201    rf/register4_reg[3]_0[0]
                         FDPE                                         r  rf/register4_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      5.800     5.800 r  
                         clock source latency         1.200     7.000    
                                                      0.000     7.000 r  clk (IN)
                         net (fo=0)                   0.000     7.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.094     7.094 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.246     7.340    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     7.366 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, unplaced)        0.114     7.480    rf/CLK
                         FDPE                                         r  rf/register4_reg[1]/C
                         clock pessimism              0.000     7.480    
                         clock uncertainty           -0.035     7.444    
                         FDPE (Setup_fdpe_C_CE)      -0.117     7.327    rf/register4_reg[1]
  -------------------------------------------------------------------
                         required time                          7.327    
                         arrival time                          -3.201    
  -------------------------------------------------------------------
                         slack                                  4.126    

Slack (MET) :             4.126ns  (required time - arrival time)
  Source:                 write_sel[0]
                            (input port clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Destination:            rf/register4_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Path Group:             i2r
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            5.800ns  (sys_clock rise@5.800ns - sys_clock rise@0.000ns)
  Data Path Delay:        0.801ns  (logic 0.379ns (47.264%)  route 0.423ns (52.736%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            1.200ns
  Clock Path Skew:        1.680ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.680ns = ( 7.480 - 5.800 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                         input delay                  1.200     2.400    
                                                      0.000     2.400 r  write_sel[0] (IN)
                         net (fo=0)                   0.000     2.400    write_sel[0]
                                                                      r  write_sel_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.342     2.742 r  write_sel_IBUF[0]_inst/O
                         net (fo=4, unplaced)         0.259     3.001    alu_unit/write_sel_IBUF[0]
                                                                      r  alu_unit/register4[3]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.037     3.038 r  alu_unit/register4[3]_i_1/O
                         net (fo=4, unplaced)         0.164     3.201    rf/register4_reg[3]_0[0]
                         FDCE                                         r  rf/register4_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      5.800     5.800 r  
                         clock source latency         1.200     7.000    
                                                      0.000     7.000 r  clk (IN)
                         net (fo=0)                   0.000     7.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.094     7.094 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.246     7.340    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     7.366 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, unplaced)        0.114     7.480    rf/CLK
                         FDCE                                         r  rf/register4_reg[2]/C
                         clock pessimism              0.000     7.480    
                         clock uncertainty           -0.035     7.444    
                         FDCE (Setup_fdce_C_CE)      -0.117     7.327    rf/register4_reg[2]
  -------------------------------------------------------------------
                         required time                          7.327    
                         arrival time                          -3.201    
  -------------------------------------------------------------------
                         slack                                  4.126    

Slack (MET) :             4.126ns  (required time - arrival time)
  Source:                 write_sel[0]
                            (input port clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Destination:            rf/register4_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Path Group:             i2r
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            5.800ns  (sys_clock rise@5.800ns - sys_clock rise@0.000ns)
  Data Path Delay:        0.801ns  (logic 0.379ns (47.264%)  route 0.423ns (52.736%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            1.200ns
  Clock Path Skew:        1.680ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.680ns = ( 7.480 - 5.800 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                         input delay                  1.200     2.400    
                                                      0.000     2.400 r  write_sel[0] (IN)
                         net (fo=0)                   0.000     2.400    write_sel[0]
                                                                      r  write_sel_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.342     2.742 r  write_sel_IBUF[0]_inst/O
                         net (fo=4, unplaced)         0.259     3.001    alu_unit/write_sel_IBUF[0]
                                                                      r  alu_unit/register4[3]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.037     3.038 r  alu_unit/register4[3]_i_1/O
                         net (fo=4, unplaced)         0.164     3.201    rf/register4_reg[3]_0[0]
                         FDCE                                         r  rf/register4_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      5.800     5.800 r  
                         clock source latency         1.200     7.000    
                                                      0.000     7.000 r  clk (IN)
                         net (fo=0)                   0.000     7.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.094     7.094 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.246     7.340    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     7.366 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, unplaced)        0.114     7.480    rf/CLK
                         FDCE                                         r  rf/register4_reg[3]/C
                         clock pessimism              0.000     7.480    
                         clock uncertainty           -0.035     7.444    
                         FDCE (Setup_fdce_C_CE)      -0.117     7.327    rf/register4_reg[3]
  -------------------------------------------------------------------
                         required time                          7.327    
                         arrival time                          -3.201    
  -------------------------------------------------------------------
                         slack                                  4.126    

Slack (MET) :             4.128ns  (required time - arrival time)
  Source:                 write_sel[0]
                            (input port clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Destination:            rf/register1_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Path Group:             i2r
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            5.800ns  (sys_clock rise@5.800ns - sys_clock rise@0.000ns)
  Data Path Delay:        0.799ns  (logic 0.377ns (47.132%)  route 0.423ns (52.868%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            1.200ns
  Clock Path Skew:        1.680ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.680ns = ( 7.480 - 5.800 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                         input delay                  1.200     2.400    
                                                      0.000     2.400 f  write_sel[0] (IN)
                         net (fo=0)                   0.000     2.400    write_sel[0]
                                                                      f  write_sel_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.342     2.742 f  write_sel_IBUF[0]_inst/O
                         net (fo=4, unplaced)         0.259     3.001    alu_unit/write_sel_IBUF[0]
                                                                      f  alu_unit/register1[3]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.035     3.036 r  alu_unit/register1[3]_i_1/O
                         net (fo=4, unplaced)         0.164     3.199    rf/E[0]
                         FDCE                                         r  rf/register1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      5.800     5.800 r  
                         clock source latency         1.200     7.000    
                                                      0.000     7.000 r  clk (IN)
                         net (fo=0)                   0.000     7.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.094     7.094 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.246     7.340    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     7.366 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, unplaced)        0.114     7.480    rf/CLK
                         FDCE                                         r  rf/register1_reg[0]/C
                         clock pessimism              0.000     7.480    
                         clock uncertainty           -0.035     7.444    
                         FDCE (Setup_fdce_C_CE)      -0.117     7.327    rf/register1_reg[0]
  -------------------------------------------------------------------
                         required time                          7.327    
                         arrival time                          -3.199    
  -------------------------------------------------------------------
                         slack                                  4.128    

Slack (MET) :             4.128ns  (required time - arrival time)
  Source:                 write_sel[0]
                            (input port clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Destination:            rf/register1_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Path Group:             i2r
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            5.800ns  (sys_clock rise@5.800ns - sys_clock rise@0.000ns)
  Data Path Delay:        0.799ns  (logic 0.377ns (47.132%)  route 0.423ns (52.868%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            1.200ns
  Clock Path Skew:        1.680ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.680ns = ( 7.480 - 5.800 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                         input delay                  1.200     2.400    
                                                      0.000     2.400 f  write_sel[0] (IN)
                         net (fo=0)                   0.000     2.400    write_sel[0]
                                                                      f  write_sel_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.342     2.742 f  write_sel_IBUF[0]_inst/O
                         net (fo=4, unplaced)         0.259     3.001    alu_unit/write_sel_IBUF[0]
                                                                      f  alu_unit/register1[3]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.035     3.036 r  alu_unit/register1[3]_i_1/O
                         net (fo=4, unplaced)         0.164     3.199    rf/E[0]
                         FDCE                                         r  rf/register1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      5.800     5.800 r  
                         clock source latency         1.200     7.000    
                                                      0.000     7.000 r  clk (IN)
                         net (fo=0)                   0.000     7.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.094     7.094 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.246     7.340    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     7.366 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, unplaced)        0.114     7.480    rf/CLK
                         FDCE                                         r  rf/register1_reg[1]/C
                         clock pessimism              0.000     7.480    
                         clock uncertainty           -0.035     7.444    
                         FDCE (Setup_fdce_C_CE)      -0.117     7.327    rf/register1_reg[1]
  -------------------------------------------------------------------
                         required time                          7.327    
                         arrival time                          -3.199    
  -------------------------------------------------------------------
                         slack                                  4.128    

Slack (MET) :             4.128ns  (required time - arrival time)
  Source:                 write_sel[0]
                            (input port clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Destination:            rf/register1_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Path Group:             i2r
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            5.800ns  (sys_clock rise@5.800ns - sys_clock rise@0.000ns)
  Data Path Delay:        0.799ns  (logic 0.377ns (47.132%)  route 0.423ns (52.868%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            1.200ns
  Clock Path Skew:        1.680ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.680ns = ( 7.480 - 5.800 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                         input delay                  1.200     2.400    
                                                      0.000     2.400 f  write_sel[0] (IN)
                         net (fo=0)                   0.000     2.400    write_sel[0]
                                                                      f  write_sel_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.342     2.742 f  write_sel_IBUF[0]_inst/O
                         net (fo=4, unplaced)         0.259     3.001    alu_unit/write_sel_IBUF[0]
                                                                      f  alu_unit/register1[3]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.035     3.036 r  alu_unit/register1[3]_i_1/O
                         net (fo=4, unplaced)         0.164     3.199    rf/E[0]
                         FDCE                                         r  rf/register1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      5.800     5.800 r  
                         clock source latency         1.200     7.000    
                                                      0.000     7.000 r  clk (IN)
                         net (fo=0)                   0.000     7.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.094     7.094 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.246     7.340    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     7.366 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, unplaced)        0.114     7.480    rf/CLK
                         FDCE                                         r  rf/register1_reg[2]/C
                         clock pessimism              0.000     7.480    
                         clock uncertainty           -0.035     7.444    
                         FDCE (Setup_fdce_C_CE)      -0.117     7.327    rf/register1_reg[2]
  -------------------------------------------------------------------
                         required time                          7.327    
                         arrival time                          -3.199    
  -------------------------------------------------------------------
                         slack                                  4.128    

Slack (MET) :             4.128ns  (required time - arrival time)
  Source:                 write_sel[0]
                            (input port clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Destination:            rf/register1_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Path Group:             i2r
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            5.800ns  (sys_clock rise@5.800ns - sys_clock rise@0.000ns)
  Data Path Delay:        0.799ns  (logic 0.377ns (47.132%)  route 0.423ns (52.868%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            1.200ns
  Clock Path Skew:        1.680ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.680ns = ( 7.480 - 5.800 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                         input delay                  1.200     2.400    
                                                      0.000     2.400 f  write_sel[0] (IN)
                         net (fo=0)                   0.000     2.400    write_sel[0]
                                                                      f  write_sel_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.342     2.742 f  write_sel_IBUF[0]_inst/O
                         net (fo=4, unplaced)         0.259     3.001    alu_unit/write_sel_IBUF[0]
                                                                      f  alu_unit/register1[3]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.035     3.036 r  alu_unit/register1[3]_i_1/O
                         net (fo=4, unplaced)         0.164     3.199    rf/E[0]
                         FDCE                                         r  rf/register1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      5.800     5.800 r  
                         clock source latency         1.200     7.000    
                                                      0.000     7.000 r  clk (IN)
                         net (fo=0)                   0.000     7.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.094     7.094 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.246     7.340    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     7.366 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, unplaced)        0.114     7.480    rf/CLK
                         FDCE                                         r  rf/register1_reg[3]/C
                         clock pessimism              0.000     7.480    
                         clock uncertainty           -0.035     7.444    
                         FDCE (Setup_fdce_C_CE)      -0.117     7.327    rf/register1_reg[3]
  -------------------------------------------------------------------
                         required time                          7.327    
                         arrival time                          -3.199    
  -------------------------------------------------------------------
                         slack                                  4.128    

Slack (MET) :             4.128ns  (required time - arrival time)
  Source:                 write_sel[1]
                            (input port clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Destination:            rf/register3_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Path Group:             i2r
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            5.800ns  (sys_clock rise@5.800ns - sys_clock rise@0.000ns)
  Data Path Delay:        0.799ns  (logic 0.377ns (47.132%)  route 0.423ns (52.868%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            1.200ns
  Clock Path Skew:        1.680ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.680ns = ( 7.480 - 5.800 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                         input delay                  1.200     2.400    
                                                      0.000     2.400 r  write_sel[1] (IN)
                         net (fo=0)                   0.000     2.400    write_sel[1]
                                                                      r  write_sel_IBUF[1]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.342     2.742 r  write_sel_IBUF[1]_inst/O
                         net (fo=4, unplaced)         0.259     3.001    alu_unit/write_sel_IBUF[1]
                                                                      r  alu_unit/register3[3]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.035     3.036 r  alu_unit/register3[3]_i_1/O
                         net (fo=4, unplaced)         0.164     3.199    rf/register3_reg[3]_2[0]
                         FDCE                                         r  rf/register3_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      5.800     5.800 r  
                         clock source latency         1.200     7.000    
                                                      0.000     7.000 r  clk (IN)
                         net (fo=0)                   0.000     7.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.094     7.094 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.246     7.340    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     7.366 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, unplaced)        0.114     7.480    rf/CLK
                         FDCE                                         r  rf/register3_reg[0]/C
                         clock pessimism              0.000     7.480    
                         clock uncertainty           -0.035     7.444    
                         FDCE (Setup_fdce_C_CE)      -0.117     7.327    rf/register3_reg[0]
  -------------------------------------------------------------------
                         required time                          7.327    
                         arrival time                          -3.199    
  -------------------------------------------------------------------
                         slack                                  4.128    

Slack (MET) :             4.128ns  (required time - arrival time)
  Source:                 write_sel[1]
                            (input port clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Destination:            rf/register3_reg[1]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Path Group:             i2r
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            5.800ns  (sys_clock rise@5.800ns - sys_clock rise@0.000ns)
  Data Path Delay:        0.799ns  (logic 0.377ns (47.132%)  route 0.423ns (52.868%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            1.200ns
  Clock Path Skew:        1.680ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.680ns = ( 7.480 - 5.800 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                         input delay                  1.200     2.400    
                                                      0.000     2.400 r  write_sel[1] (IN)
                         net (fo=0)                   0.000     2.400    write_sel[1]
                                                                      r  write_sel_IBUF[1]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.342     2.742 r  write_sel_IBUF[1]_inst/O
                         net (fo=4, unplaced)         0.259     3.001    alu_unit/write_sel_IBUF[1]
                                                                      r  alu_unit/register3[3]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.035     3.036 r  alu_unit/register3[3]_i_1/O
                         net (fo=4, unplaced)         0.164     3.199    rf/register3_reg[3]_2[0]
                         FDPE                                         r  rf/register3_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      5.800     5.800 r  
                         clock source latency         1.200     7.000    
                                                      0.000     7.000 r  clk (IN)
                         net (fo=0)                   0.000     7.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.094     7.094 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.246     7.340    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     7.366 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, unplaced)        0.114     7.480    rf/CLK
                         FDPE                                         r  rf/register3_reg[1]/C
                         clock pessimism              0.000     7.480    
                         clock uncertainty           -0.035     7.444    
                         FDPE (Setup_fdpe_C_CE)      -0.117     7.327    rf/register3_reg[1]
  -------------------------------------------------------------------
                         required time                          7.327    
                         arrival time                          -3.199    
  -------------------------------------------------------------------
                         slack                                  4.128    

Slack (MET) :             4.128ns  (required time - arrival time)
  Source:                 write_sel[1]
                            (input port clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Destination:            rf/register3_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Path Group:             i2r
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            5.800ns  (sys_clock rise@5.800ns - sys_clock rise@0.000ns)
  Data Path Delay:        0.799ns  (logic 0.377ns (47.132%)  route 0.423ns (52.868%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            1.200ns
  Clock Path Skew:        1.680ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.680ns = ( 7.480 - 5.800 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                         input delay                  1.200     2.400    
                                                      0.000     2.400 r  write_sel[1] (IN)
                         net (fo=0)                   0.000     2.400    write_sel[1]
                                                                      r  write_sel_IBUF[1]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.342     2.742 r  write_sel_IBUF[1]_inst/O
                         net (fo=4, unplaced)         0.259     3.001    alu_unit/write_sel_IBUF[1]
                                                                      r  alu_unit/register3[3]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.035     3.036 r  alu_unit/register3[3]_i_1/O
                         net (fo=4, unplaced)         0.164     3.199    rf/register3_reg[3]_2[0]
                         FDCE                                         r  rf/register3_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      5.800     5.800 r  
                         clock source latency         1.200     7.000    
                                                      0.000     7.000 r  clk (IN)
                         net (fo=0)                   0.000     7.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.094     7.094 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.246     7.340    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     7.366 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, unplaced)        0.114     7.480    rf/CLK
                         FDCE                                         r  rf/register3_reg[2]/C
                         clock pessimism              0.000     7.480    
                         clock uncertainty           -0.035     7.444    
                         FDCE (Setup_fdce_C_CE)      -0.117     7.327    rf/register3_reg[2]
  -------------------------------------------------------------------
                         required time                          7.327    
                         arrival time                          -3.199    
  -------------------------------------------------------------------
                         slack                                  4.128    

Slack (MET) :             4.128ns  (required time - arrival time)
  Source:                 write_sel[1]
                            (input port clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Destination:            rf/register3_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Path Group:             i2r
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            5.800ns  (sys_clock rise@5.800ns - sys_clock rise@0.000ns)
  Data Path Delay:        0.799ns  (logic 0.377ns (47.132%)  route 0.423ns (52.868%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            1.200ns
  Clock Path Skew:        1.680ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.680ns = ( 7.480 - 5.800 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                         input delay                  1.200     2.400    
                                                      0.000     2.400 r  write_sel[1] (IN)
                         net (fo=0)                   0.000     2.400    write_sel[1]
                                                                      r  write_sel_IBUF[1]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.342     2.742 r  write_sel_IBUF[1]_inst/O
                         net (fo=4, unplaced)         0.259     3.001    alu_unit/write_sel_IBUF[1]
                                                                      r  alu_unit/register3[3]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.035     3.036 r  alu_unit/register3[3]_i_1/O
                         net (fo=4, unplaced)         0.164     3.199    rf/register3_reg[3]_2[0]
                         FDCE                                         r  rf/register3_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      5.800     5.800 r  
                         clock source latency         1.200     7.000    
                                                      0.000     7.000 r  clk (IN)
                         net (fo=0)                   0.000     7.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.094     7.094 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.246     7.340    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     7.366 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, unplaced)        0.114     7.480    rf/CLK
                         FDCE                                         r  rf/register3_reg[3]/C
                         clock pessimism              0.000     7.480    
                         clock uncertainty           -0.035     7.444    
                         FDCE (Setup_fdce_C_CE)      -0.117     7.327    rf/register3_reg[3]
  -------------------------------------------------------------------
                         required time                          7.327    
                         arrival time                          -3.199    
  -------------------------------------------------------------------
                         slack                                  4.128    

Slack (MET) :             4.442ns  (required time - arrival time)
  Source:                 instruction[2]
                            (input port clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Destination:            alu_unit/write_enable_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Path Group:             i2r
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            5.800ns  (sys_clock rise@5.800ns - sys_clock rise@0.000ns)
  Data Path Delay:        0.639ns  (logic 0.380ns (59.461%)  route 0.259ns (40.539%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            1.200ns
  Clock Path Skew:        1.680ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.680ns = ( 7.480 - 5.800 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                         input delay                  1.200     2.400    
                                                      0.000     2.400 f  instruction[2] (IN)
                         net (fo=0)                   0.000     2.400    instruction[2]
                                                                      f  instruction_IBUF[2]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.342     2.742 f  instruction_IBUF[2]_inst/O
                         net (fo=14, unplaced)        0.259     3.001    alu_unit/instruction_IBUF[2]
                                                                      f  alu_unit/write_enable_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.038     3.039 r  alu_unit/write_enable_i_1/O
                         net (fo=1, unplaced)         0.000     3.039    alu_unit/write_enable_i_1_n_0
                         FDRE                                         r  alu_unit/write_enable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      5.800     5.800 r  
                         clock source latency         1.200     7.000    
                                                      0.000     7.000 r  clk (IN)
                         net (fo=0)                   0.000     7.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.094     7.094 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.246     7.340    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     7.366 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, unplaced)        0.114     7.480    alu_unit/CLK
                         FDRE                                         r  alu_unit/write_enable_reg/C
                         clock pessimism              0.000     7.480    
                         clock uncertainty           -0.035     7.444    
                         FDRE (Setup_fdre_C_D)        0.036     7.480    alu_unit/write_enable_reg
  -------------------------------------------------------------------
                         required time                          7.480    
                         arrival time                          -3.039    
  -------------------------------------------------------------------
                         slack                                  4.442    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 instruction[0]
                            (input port clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Destination:            alu_unit/carry_flag_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Path Group:             i2r
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clock rise@0.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        1.350ns  (logic 0.796ns (58.942%)  route 0.554ns (41.058%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            1.200ns
  Clock Path Skew:        3.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.317ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                         input delay                  1.200     2.400    
                                                      0.000     2.400 r  instruction[0] (IN)
                         net (fo=0)                   0.000     2.400    instruction[0]
                                                                      r  instruction_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.754     3.154 r  instruction_IBUF[0]_inst/O
                         net (fo=20, unplaced)        0.554     3.708    rf/instruction_IBUF[0]
                                                                      r  rf/carry_flag_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.042     3.750 r  rf/carry_flag_i_1/O
                         net (fo=1, unplaced)         0.000     3.750    alu_unit/carry_flag_reg_0
                         FDRE                                         r  alu_unit/carry_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         net (fo=0)                   0.000     1.200    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.830     2.030 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     2.613    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.120     2.733 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, unplaced)        0.584     3.317    alu_unit/CLK
                         FDRE                                         r  alu_unit/carry_flag_reg/C
                         clock pessimism              0.000     3.317    
                         clock uncertainty            0.035     3.353    
                         FDRE (Hold_fdre_C_D)         0.218     3.571    alu_unit/carry_flag_reg
  -------------------------------------------------------------------
                         required time                         -3.571    
                         arrival time                           3.750    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 instruction[3]
                            (input port clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Destination:            alu_unit/result_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Path Group:             i2r
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clock rise@0.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        1.350ns  (logic 0.796ns (58.942%)  route 0.554ns (41.058%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            1.200ns
  Clock Path Skew:        3.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.317ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                         input delay                  1.200     2.400    
                                                      0.000     2.400 r  instruction[3] (IN)
                         net (fo=0)                   0.000     2.400    instruction[3]
                                                                      r  instruction_IBUF[3]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.754     3.154 r  instruction_IBUF[3]_inst/O
                         net (fo=14, unplaced)        0.554     3.708    rf/instruction_IBUF[3]
                                                                      r  rf/result[2]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.042     3.750 r  rf/result[2]_i_1/O
                         net (fo=2, unplaced)         0.000     3.750    alu_unit/D[2]
                         FDRE                                         r  alu_unit/result_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         net (fo=0)                   0.000     1.200    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.830     2.030 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     2.613    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.120     2.733 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, unplaced)        0.584     3.317    alu_unit/CLK
                         FDRE                                         r  alu_unit/result_reg[2]/C
                         clock pessimism              0.000     3.317    
                         clock uncertainty            0.035     3.353    
                         FDRE (Hold_fdre_C_D)         0.218     3.571    alu_unit/result_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.571    
                         arrival time                           3.750    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 instruction[2]
                            (input port clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Destination:            alu_unit/result_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Path Group:             i2r
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clock rise@0.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        1.350ns  (logic 0.796ns (58.942%)  route 0.554ns (41.058%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            1.200ns
  Clock Path Skew:        3.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.317ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                         input delay                  1.200     2.400    
                                                      0.000     2.400 f  instruction[2] (IN)
                         net (fo=0)                   0.000     2.400    instruction[2]
                                                                      f  instruction_IBUF[2]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.754     3.154 f  instruction_IBUF[2]_inst/O
                         net (fo=14, unplaced)        0.554     3.708    rf/instruction_IBUF[2]
                                                                      f  rf/result[3]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.042     3.750 r  rf/result[3]_i_1/O
                         net (fo=2, unplaced)         0.000     3.750    alu_unit/D[3]
                         FDRE                                         r  alu_unit/result_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         net (fo=0)                   0.000     1.200    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.830     2.030 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     2.613    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.120     2.733 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, unplaced)        0.584     3.317    alu_unit/CLK
                         FDRE                                         r  alu_unit/result_reg[3]/C
                         clock pessimism              0.000     3.317    
                         clock uncertainty            0.035     3.353    
                         FDRE (Hold_fdre_C_D)         0.218     3.571    alu_unit/result_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.571    
                         arrival time                           3.750    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 instruction[3]
                            (input port clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Destination:            alu_unit/write_enable_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Path Group:             i2r
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clock rise@0.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        1.353ns  (logic 0.799ns (59.033%)  route 0.554ns (40.967%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            1.200ns
  Clock Path Skew:        3.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.317ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                         input delay                  1.200     2.400    
                                                      0.000     2.400 f  instruction[3] (IN)
                         net (fo=0)                   0.000     2.400    instruction[3]
                                                                      f  instruction_IBUF[3]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.754     3.154 f  instruction_IBUF[3]_inst/O
                         net (fo=14, unplaced)        0.554     3.708    alu_unit/instruction_IBUF[3]
                                                                      f  alu_unit/write_enable_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.045     3.753 r  alu_unit/write_enable_i_1/O
                         net (fo=1, unplaced)         0.000     3.753    alu_unit/write_enable_i_1_n_0
                         FDRE                                         r  alu_unit/write_enable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         net (fo=0)                   0.000     1.200    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.830     2.030 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     2.613    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.120     2.733 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, unplaced)        0.584     3.317    alu_unit/CLK
                         FDRE                                         r  alu_unit/write_enable_reg/C
                         clock pessimism              0.000     3.317    
                         clock uncertainty            0.035     3.353    
                         FDRE (Hold_fdre_C_D)         0.218     3.571    alu_unit/write_enable_reg
  -------------------------------------------------------------------
                         required time                         -3.571    
                         arrival time                           3.753    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.516ns  (arrival time - required time)
  Source:                 instruction[0]
                            (input port clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Destination:            alu_unit/result_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Path Group:             i2r
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clock rise@0.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        1.687ns  (logic 0.838ns (49.673%)  route 0.849ns (50.327%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Input Delay:            1.200ns
  Clock Path Skew:        3.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.317ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                         input delay                  1.200     2.400    
                                                      0.000     2.400 r  instruction[0] (IN)
                         net (fo=0)                   0.000     2.400    instruction[0]
                                                                      r  instruction_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.754     3.154 r  instruction_IBUF[0]_inst/O
                         net (fo=20, unplaced)        0.554     3.708    rf/instruction_IBUF[0]
                                                                      r  rf/result[1]_i_4/I5
                         LUT6 (Prop_lut6_I5_O)        0.042     3.750 r  rf/result[1]_i_4/O
                         net (fo=1, unplaced)         0.294     4.045    rf/result[1]_i_4_n_0
                                                                      r  rf/result[1]_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.042     4.087 r  rf/result[1]_i_1/O
                         net (fo=2, unplaced)         0.000     4.087    alu_unit/D[1]
                         FDRE                                         r  alu_unit/result_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         net (fo=0)                   0.000     1.200    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.830     2.030 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     2.613    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.120     2.733 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, unplaced)        0.584     3.317    alu_unit/CLK
                         FDRE                                         r  alu_unit/result_reg[1]/C
                         clock pessimism              0.000     3.317    
                         clock uncertainty            0.035     3.353    
                         FDRE (Hold_fdre_C_D)         0.218     3.571    alu_unit/result_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.571    
                         arrival time                           4.087    
  -------------------------------------------------------------------
                         slack                                  0.516    

Slack (MET) :             0.526ns  (arrival time - required time)
  Source:                 instruction[0]
                            (input port clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Destination:            alu_unit/result_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Path Group:             i2r
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clock rise@0.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        1.697ns  (logic 0.838ns (49.367%)  route 0.859ns (50.633%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Input Delay:            1.200ns
  Clock Path Skew:        3.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.317ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                         input delay                  1.200     2.400    
                                                      0.000     2.400 f  instruction[0] (IN)
                         net (fo=0)                   0.000     2.400    instruction[0]
                                                                      f  instruction_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.754     3.154 f  instruction_IBUF[0]_inst/O
                         net (fo=20, unplaced)        0.554     3.708    rf/instruction_IBUF[0]
                                                                      f  rf/result[0]_i_3/I4
                         LUT5 (Prop_lut5_I4_O)        0.042     3.750 r  rf/result[0]_i_3/O
                         net (fo=2, unplaced)         0.305     4.055    rf/result[0]_i_3_n_0
                                                                      r  rf/result[0]_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.042     4.097 r  rf/result[0]_i_1/O
                         net (fo=1, unplaced)         0.000     4.097    alu_unit/D[0]
                         FDRE                                         r  alu_unit/result_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         net (fo=0)                   0.000     1.200    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.830     2.030 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     2.613    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.120     2.733 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, unplaced)        0.584     3.317    alu_unit/CLK
                         FDRE                                         r  alu_unit/result_reg[0]/C
                         clock pessimism              0.000     3.317    
                         clock uncertainty            0.035     3.353    
                         FDRE (Hold_fdre_C_D)         0.218     3.571    alu_unit/result_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.571    
                         arrival time                           4.097    
  -------------------------------------------------------------------
                         slack                                  0.526    

Slack (MET) :             0.670ns  (arrival time - required time)
  Source:                 instruction[3]
                            (input port clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Destination:            alu_unit/zero_flag_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Path Group:             i2r
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clock rise@0.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        1.841ns  (logic 0.838ns (45.520%)  route 1.003ns (54.480%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Input Delay:            1.200ns
  Clock Path Skew:        3.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.317ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                         input delay                  1.200     2.400    
                                                      0.000     2.400 f  instruction[3] (IN)
                         net (fo=0)                   0.000     2.400    instruction[3]
                                                                      f  instruction_IBUF[3]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.754     3.154 f  instruction_IBUF[3]_inst/O
                         net (fo=14, unplaced)        0.554     3.708    rf/instruction_IBUF[3]
                                                                      f  rf/result[0]_i_6/I4
                         LUT6 (Prop_lut6_I4_O)        0.042     3.750 f  rf/result[0]_i_6/O
                         net (fo=2, unplaced)         0.448     4.199    rf/result[0]_i_6_n_0
                                                                      f  rf/zero_flag_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.042     4.241 r  rf/zero_flag_i_1/O
                         net (fo=1, unplaced)         0.000     4.241    alu_unit/zero_flag_reg_0
                         FDRE                                         r  alu_unit/zero_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         net (fo=0)                   0.000     1.200    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.830     2.030 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     2.613    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.120     2.733 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, unplaced)        0.584     3.317    alu_unit/CLK
                         FDRE                                         r  alu_unit/zero_flag_reg/C
                         clock pessimism              0.000     3.317    
                         clock uncertainty            0.035     3.353    
                         FDRE (Hold_fdre_C_D)         0.218     3.571    alu_unit/zero_flag_reg
  -------------------------------------------------------------------
                         required time                         -3.571    
                         arrival time                           4.241    
  -------------------------------------------------------------------
                         slack                                  0.670    

Slack (MET) :             0.739ns  (arrival time - required time)
  Source:                 write_sel[0]
                            (input port clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Destination:            rf/register1_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Path Group:             i2r
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clock rise@0.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        1.701ns  (logic 0.796ns (46.793%)  route 0.905ns (53.207%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            1.200ns
  Clock Path Skew:        3.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.317ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                         input delay                  1.200     2.400    
                                                      0.000     2.400 f  write_sel[0] (IN)
                         net (fo=0)                   0.000     2.400    write_sel[0]
                                                                      f  write_sel_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.754     3.154 f  write_sel_IBUF[0]_inst/O
                         net (fo=4, unplaced)         0.554     3.708    alu_unit/write_sel_IBUF[0]
                                                                      f  alu_unit/register1[3]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.042     3.750 r  alu_unit/register1[3]_i_1/O
                         net (fo=4, unplaced)         0.351     4.101    rf/E[0]
                         FDCE                                         r  rf/register1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         net (fo=0)                   0.000     1.200    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.830     2.030 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     2.613    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.120     2.733 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, unplaced)        0.584     3.317    rf/CLK
                         FDCE                                         r  rf/register1_reg[0]/C
                         clock pessimism              0.000     3.317    
                         clock uncertainty            0.035     3.353    
                         FDCE (Hold_fdce_C_CE)        0.009     3.362    rf/register1_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.362    
                         arrival time                           4.101    
  -------------------------------------------------------------------
                         slack                                  0.739    

Slack (MET) :             0.739ns  (arrival time - required time)
  Source:                 write_sel[0]
                            (input port clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Destination:            rf/register1_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Path Group:             i2r
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clock rise@0.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        1.701ns  (logic 0.796ns (46.793%)  route 0.905ns (53.207%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            1.200ns
  Clock Path Skew:        3.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.317ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                         input delay                  1.200     2.400    
                                                      0.000     2.400 f  write_sel[0] (IN)
                         net (fo=0)                   0.000     2.400    write_sel[0]
                                                                      f  write_sel_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.754     3.154 f  write_sel_IBUF[0]_inst/O
                         net (fo=4, unplaced)         0.554     3.708    alu_unit/write_sel_IBUF[0]
                                                                      f  alu_unit/register1[3]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.042     3.750 r  alu_unit/register1[3]_i_1/O
                         net (fo=4, unplaced)         0.351     4.101    rf/E[0]
                         FDCE                                         r  rf/register1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         net (fo=0)                   0.000     1.200    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.830     2.030 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     2.613    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.120     2.733 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, unplaced)        0.584     3.317    rf/CLK
                         FDCE                                         r  rf/register1_reg[1]/C
                         clock pessimism              0.000     3.317    
                         clock uncertainty            0.035     3.353    
                         FDCE (Hold_fdce_C_CE)        0.009     3.362    rf/register1_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.362    
                         arrival time                           4.101    
  -------------------------------------------------------------------
                         slack                                  0.739    

Slack (MET) :             0.739ns  (arrival time - required time)
  Source:                 write_sel[0]
                            (input port clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Destination:            rf/register1_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Path Group:             i2r
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clock rise@0.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        1.701ns  (logic 0.796ns (46.793%)  route 0.905ns (53.207%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            1.200ns
  Clock Path Skew:        3.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.317ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                         input delay                  1.200     2.400    
                                                      0.000     2.400 f  write_sel[0] (IN)
                         net (fo=0)                   0.000     2.400    write_sel[0]
                                                                      f  write_sel_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.754     3.154 f  write_sel_IBUF[0]_inst/O
                         net (fo=4, unplaced)         0.554     3.708    alu_unit/write_sel_IBUF[0]
                                                                      f  alu_unit/register1[3]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.042     3.750 r  alu_unit/register1[3]_i_1/O
                         net (fo=4, unplaced)         0.351     4.101    rf/E[0]
                         FDCE                                         r  rf/register1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         net (fo=0)                   0.000     1.200    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.830     2.030 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     2.613    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.120     2.733 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, unplaced)        0.584     3.317    rf/CLK
                         FDCE                                         r  rf/register1_reg[2]/C
                         clock pessimism              0.000     3.317    
                         clock uncertainty            0.035     3.353    
                         FDCE (Hold_fdce_C_CE)        0.009     3.362    rf/register1_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.362    
                         arrival time                           4.101    
  -------------------------------------------------------------------
                         slack                                  0.739    

Slack (MET) :             0.739ns  (arrival time - required time)
  Source:                 write_sel[0]
                            (input port clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Destination:            rf/register1_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Path Group:             i2r
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clock rise@0.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        1.701ns  (logic 0.796ns (46.793%)  route 0.905ns (53.207%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            1.200ns
  Clock Path Skew:        3.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.317ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                         input delay                  1.200     2.400    
                                                      0.000     2.400 f  write_sel[0] (IN)
                         net (fo=0)                   0.000     2.400    write_sel[0]
                                                                      f  write_sel_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.754     3.154 f  write_sel_IBUF[0]_inst/O
                         net (fo=4, unplaced)         0.554     3.708    alu_unit/write_sel_IBUF[0]
                                                                      f  alu_unit/register1[3]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.042     3.750 r  alu_unit/register1[3]_i_1/O
                         net (fo=4, unplaced)         0.351     4.101    rf/E[0]
                         FDCE                                         r  rf/register1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         net (fo=0)                   0.000     1.200    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.830     2.030 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     2.613    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.120     2.733 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, unplaced)        0.584     3.317    rf/CLK
                         FDCE                                         r  rf/register1_reg[3]/C
                         clock pessimism              0.000     3.317    
                         clock uncertainty            0.035     3.353    
                         FDCE (Hold_fdce_C_CE)        0.009     3.362    rf/register1_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.362    
                         arrival time                           4.101    
  -------------------------------------------------------------------
                         slack                                  0.739    

Slack (MET) :             0.739ns  (arrival time - required time)
  Source:                 write_sel[1]
                            (input port clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Destination:            rf/register3_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Path Group:             i2r
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clock rise@0.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        1.701ns  (logic 0.796ns (46.793%)  route 0.905ns (53.207%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            1.200ns
  Clock Path Skew:        3.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.317ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                         input delay                  1.200     2.400    
                                                      0.000     2.400 r  write_sel[1] (IN)
                         net (fo=0)                   0.000     2.400    write_sel[1]
                                                                      r  write_sel_IBUF[1]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.754     3.154 r  write_sel_IBUF[1]_inst/O
                         net (fo=4, unplaced)         0.554     3.708    alu_unit/write_sel_IBUF[1]
                                                                      r  alu_unit/register3[3]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.042     3.750 r  alu_unit/register3[3]_i_1/O
                         net (fo=4, unplaced)         0.351     4.101    rf/register3_reg[3]_2[0]
                         FDCE                                         r  rf/register3_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         net (fo=0)                   0.000     1.200    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.830     2.030 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     2.613    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.120     2.733 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, unplaced)        0.584     3.317    rf/CLK
                         FDCE                                         r  rf/register3_reg[0]/C
                         clock pessimism              0.000     3.317    
                         clock uncertainty            0.035     3.353    
                         FDCE (Hold_fdce_C_CE)        0.009     3.362    rf/register3_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.362    
                         arrival time                           4.101    
  -------------------------------------------------------------------
                         slack                                  0.739    

Slack (MET) :             0.739ns  (arrival time - required time)
  Source:                 write_sel[1]
                            (input port clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Destination:            rf/register3_reg[1]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Path Group:             i2r
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clock rise@0.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        1.701ns  (logic 0.796ns (46.793%)  route 0.905ns (53.207%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            1.200ns
  Clock Path Skew:        3.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.317ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                         input delay                  1.200     2.400    
                                                      0.000     2.400 r  write_sel[1] (IN)
                         net (fo=0)                   0.000     2.400    write_sel[1]
                                                                      r  write_sel_IBUF[1]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.754     3.154 r  write_sel_IBUF[1]_inst/O
                         net (fo=4, unplaced)         0.554     3.708    alu_unit/write_sel_IBUF[1]
                                                                      r  alu_unit/register3[3]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.042     3.750 r  alu_unit/register3[3]_i_1/O
                         net (fo=4, unplaced)         0.351     4.101    rf/register3_reg[3]_2[0]
                         FDPE                                         r  rf/register3_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         net (fo=0)                   0.000     1.200    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.830     2.030 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     2.613    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.120     2.733 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, unplaced)        0.584     3.317    rf/CLK
                         FDPE                                         r  rf/register3_reg[1]/C
                         clock pessimism              0.000     3.317    
                         clock uncertainty            0.035     3.353    
                         FDPE (Hold_fdpe_C_CE)        0.009     3.362    rf/register3_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.362    
                         arrival time                           4.101    
  -------------------------------------------------------------------
                         slack                                  0.739    

Slack (MET) :             0.739ns  (arrival time - required time)
  Source:                 write_sel[1]
                            (input port clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Destination:            rf/register3_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Path Group:             i2r
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clock rise@0.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        1.701ns  (logic 0.796ns (46.793%)  route 0.905ns (53.207%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            1.200ns
  Clock Path Skew:        3.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.317ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                         input delay                  1.200     2.400    
                                                      0.000     2.400 r  write_sel[1] (IN)
                         net (fo=0)                   0.000     2.400    write_sel[1]
                                                                      r  write_sel_IBUF[1]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.754     3.154 r  write_sel_IBUF[1]_inst/O
                         net (fo=4, unplaced)         0.554     3.708    alu_unit/write_sel_IBUF[1]
                                                                      r  alu_unit/register3[3]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.042     3.750 r  alu_unit/register3[3]_i_1/O
                         net (fo=4, unplaced)         0.351     4.101    rf/register3_reg[3]_2[0]
                         FDCE                                         r  rf/register3_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         net (fo=0)                   0.000     1.200    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.830     2.030 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     2.613    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.120     2.733 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, unplaced)        0.584     3.317    rf/CLK
                         FDCE                                         r  rf/register3_reg[2]/C
                         clock pessimism              0.000     3.317    
                         clock uncertainty            0.035     3.353    
                         FDCE (Hold_fdce_C_CE)        0.009     3.362    rf/register3_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.362    
                         arrival time                           4.101    
  -------------------------------------------------------------------
                         slack                                  0.739    

Slack (MET) :             0.739ns  (arrival time - required time)
  Source:                 write_sel[1]
                            (input port clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Destination:            rf/register3_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Path Group:             i2r
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clock rise@0.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        1.701ns  (logic 0.796ns (46.793%)  route 0.905ns (53.207%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            1.200ns
  Clock Path Skew:        3.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.317ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                         input delay                  1.200     2.400    
                                                      0.000     2.400 r  write_sel[1] (IN)
                         net (fo=0)                   0.000     2.400    write_sel[1]
                                                                      r  write_sel_IBUF[1]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.754     3.154 r  write_sel_IBUF[1]_inst/O
                         net (fo=4, unplaced)         0.554     3.708    alu_unit/write_sel_IBUF[1]
                                                                      r  alu_unit/register3[3]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.042     3.750 r  alu_unit/register3[3]_i_1/O
                         net (fo=4, unplaced)         0.351     4.101    rf/register3_reg[3]_2[0]
                         FDCE                                         r  rf/register3_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         net (fo=0)                   0.000     1.200    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.830     2.030 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     2.613    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.120     2.733 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, unplaced)        0.584     3.317    rf/CLK
                         FDCE                                         r  rf/register3_reg[3]/C
                         clock pessimism              0.000     3.317    
                         clock uncertainty            0.035     3.353    
                         FDCE (Hold_fdce_C_CE)        0.009     3.362    rf/register3_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.362    
                         arrival time                           4.101    
  -------------------------------------------------------------------
                         slack                                  0.739    

Slack (MET) :             0.742ns  (arrival time - required time)
  Source:                 write_sel[0]
                            (input port clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Destination:            rf/register2_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Path Group:             i2r
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clock rise@0.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        1.704ns  (logic 0.799ns (46.887%)  route 0.905ns (53.113%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            1.200ns
  Clock Path Skew:        3.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.317ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                         input delay                  1.200     2.400    
                                                      0.000     2.400 r  write_sel[0] (IN)
                         net (fo=0)                   0.000     2.400    write_sel[0]
                                                                      r  write_sel_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.754     3.154 r  write_sel_IBUF[0]_inst/O
                         net (fo=4, unplaced)         0.554     3.708    alu_unit/write_sel_IBUF[0]
                                                                      r  alu_unit/register2[3]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.045     3.753 r  alu_unit/register2[3]_i_1/O
                         net (fo=4, unplaced)         0.351     4.104    rf/register2_reg[3]_0[0]
                         FDPE                                         r  rf/register2_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         net (fo=0)                   0.000     1.200    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.830     2.030 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     2.613    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.120     2.733 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, unplaced)        0.584     3.317    rf/CLK
                         FDPE                                         r  rf/register2_reg[0]/C
                         clock pessimism              0.000     3.317    
                         clock uncertainty            0.035     3.353    
                         FDPE (Hold_fdpe_C_CE)        0.009     3.362    rf/register2_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.362    
                         arrival time                           4.104    
  -------------------------------------------------------------------
                         slack                                  0.742    

Slack (MET) :             0.742ns  (arrival time - required time)
  Source:                 write_sel[0]
                            (input port clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Destination:            rf/register2_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Path Group:             i2r
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clock rise@0.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        1.704ns  (logic 0.799ns (46.887%)  route 0.905ns (53.113%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            1.200ns
  Clock Path Skew:        3.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.317ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                         input delay                  1.200     2.400    
                                                      0.000     2.400 r  write_sel[0] (IN)
                         net (fo=0)                   0.000     2.400    write_sel[0]
                                                                      r  write_sel_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.754     3.154 r  write_sel_IBUF[0]_inst/O
                         net (fo=4, unplaced)         0.554     3.708    alu_unit/write_sel_IBUF[0]
                                                                      r  alu_unit/register2[3]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.045     3.753 r  alu_unit/register2[3]_i_1/O
                         net (fo=4, unplaced)         0.351     4.104    rf/register2_reg[3]_0[0]
                         FDCE                                         r  rf/register2_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         net (fo=0)                   0.000     1.200    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.830     2.030 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     2.613    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.120     2.733 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, unplaced)        0.584     3.317    rf/CLK
                         FDCE                                         r  rf/register2_reg[1]/C
                         clock pessimism              0.000     3.317    
                         clock uncertainty            0.035     3.353    
                         FDCE (Hold_fdce_C_CE)        0.009     3.362    rf/register2_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.362    
                         arrival time                           4.104    
  -------------------------------------------------------------------
                         slack                                  0.742    

Slack (MET) :             0.742ns  (arrival time - required time)
  Source:                 write_sel[0]
                            (input port clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Destination:            rf/register2_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Path Group:             i2r
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clock rise@0.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        1.704ns  (logic 0.799ns (46.887%)  route 0.905ns (53.113%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            1.200ns
  Clock Path Skew:        3.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.317ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                         input delay                  1.200     2.400    
                                                      0.000     2.400 r  write_sel[0] (IN)
                         net (fo=0)                   0.000     2.400    write_sel[0]
                                                                      r  write_sel_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.754     3.154 r  write_sel_IBUF[0]_inst/O
                         net (fo=4, unplaced)         0.554     3.708    alu_unit/write_sel_IBUF[0]
                                                                      r  alu_unit/register2[3]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.045     3.753 r  alu_unit/register2[3]_i_1/O
                         net (fo=4, unplaced)         0.351     4.104    rf/register2_reg[3]_0[0]
                         FDCE                                         r  rf/register2_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         net (fo=0)                   0.000     1.200    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.830     2.030 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     2.613    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.120     2.733 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, unplaced)        0.584     3.317    rf/CLK
                         FDCE                                         r  rf/register2_reg[2]/C
                         clock pessimism              0.000     3.317    
                         clock uncertainty            0.035     3.353    
                         FDCE (Hold_fdce_C_CE)        0.009     3.362    rf/register2_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.362    
                         arrival time                           4.104    
  -------------------------------------------------------------------
                         slack                                  0.742    

Slack (MET) :             0.742ns  (arrival time - required time)
  Source:                 write_sel[0]
                            (input port clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Destination:            rf/register2_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Path Group:             i2r
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clock rise@0.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        1.704ns  (logic 0.799ns (46.887%)  route 0.905ns (53.113%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            1.200ns
  Clock Path Skew:        3.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.317ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                         input delay                  1.200     2.400    
                                                      0.000     2.400 r  write_sel[0] (IN)
                         net (fo=0)                   0.000     2.400    write_sel[0]
                                                                      r  write_sel_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.754     3.154 r  write_sel_IBUF[0]_inst/O
                         net (fo=4, unplaced)         0.554     3.708    alu_unit/write_sel_IBUF[0]
                                                                      r  alu_unit/register2[3]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.045     3.753 r  alu_unit/register2[3]_i_1/O
                         net (fo=4, unplaced)         0.351     4.104    rf/register2_reg[3]_0[0]
                         FDCE                                         r  rf/register2_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         net (fo=0)                   0.000     1.200    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.830     2.030 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     2.613    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.120     2.733 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, unplaced)        0.584     3.317    rf/CLK
                         FDCE                                         r  rf/register2_reg[3]/C
                         clock pessimism              0.000     3.317    
                         clock uncertainty            0.035     3.353    
                         FDCE (Hold_fdce_C_CE)        0.009     3.362    rf/register2_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.362    
                         arrival time                           4.104    
  -------------------------------------------------------------------
                         slack                                  0.742    

Slack (MET) :             0.742ns  (arrival time - required time)
  Source:                 write_sel[0]
                            (input port clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Destination:            rf/register4_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Path Group:             i2r
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clock rise@0.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        1.704ns  (logic 0.799ns (46.887%)  route 0.905ns (53.113%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            1.200ns
  Clock Path Skew:        3.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.317ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                         input delay                  1.200     2.400    
                                                      0.000     2.400 r  write_sel[0] (IN)
                         net (fo=0)                   0.000     2.400    write_sel[0]
                                                                      r  write_sel_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.754     3.154 r  write_sel_IBUF[0]_inst/O
                         net (fo=4, unplaced)         0.554     3.708    alu_unit/write_sel_IBUF[0]
                                                                      r  alu_unit/register4[3]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.045     3.753 r  alu_unit/register4[3]_i_1/O
                         net (fo=4, unplaced)         0.351     4.104    rf/register4_reg[3]_0[0]
                         FDPE                                         r  rf/register4_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         net (fo=0)                   0.000     1.200    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.830     2.030 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     2.613    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.120     2.733 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, unplaced)        0.584     3.317    rf/CLK
                         FDPE                                         r  rf/register4_reg[0]/C
                         clock pessimism              0.000     3.317    
                         clock uncertainty            0.035     3.353    
                         FDPE (Hold_fdpe_C_CE)        0.009     3.362    rf/register4_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.362    
                         arrival time                           4.104    
  -------------------------------------------------------------------
                         slack                                  0.742    

Slack (MET) :             0.742ns  (arrival time - required time)
  Source:                 write_sel[0]
                            (input port clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Destination:            rf/register4_reg[1]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Path Group:             i2r
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clock rise@0.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        1.704ns  (logic 0.799ns (46.887%)  route 0.905ns (53.113%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            1.200ns
  Clock Path Skew:        3.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.317ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                         input delay                  1.200     2.400    
                                                      0.000     2.400 r  write_sel[0] (IN)
                         net (fo=0)                   0.000     2.400    write_sel[0]
                                                                      r  write_sel_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.754     3.154 r  write_sel_IBUF[0]_inst/O
                         net (fo=4, unplaced)         0.554     3.708    alu_unit/write_sel_IBUF[0]
                                                                      r  alu_unit/register4[3]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.045     3.753 r  alu_unit/register4[3]_i_1/O
                         net (fo=4, unplaced)         0.351     4.104    rf/register4_reg[3]_0[0]
                         FDPE                                         r  rf/register4_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         net (fo=0)                   0.000     1.200    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.830     2.030 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     2.613    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.120     2.733 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, unplaced)        0.584     3.317    rf/CLK
                         FDPE                                         r  rf/register4_reg[1]/C
                         clock pessimism              0.000     3.317    
                         clock uncertainty            0.035     3.353    
                         FDPE (Hold_fdpe_C_CE)        0.009     3.362    rf/register4_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.362    
                         arrival time                           4.104    
  -------------------------------------------------------------------
                         slack                                  0.742    

Slack (MET) :             0.742ns  (arrival time - required time)
  Source:                 write_sel[0]
                            (input port clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Destination:            rf/register4_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Path Group:             i2r
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clock rise@0.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        1.704ns  (logic 0.799ns (46.887%)  route 0.905ns (53.113%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            1.200ns
  Clock Path Skew:        3.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.317ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                         input delay                  1.200     2.400    
                                                      0.000     2.400 r  write_sel[0] (IN)
                         net (fo=0)                   0.000     2.400    write_sel[0]
                                                                      r  write_sel_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.754     3.154 r  write_sel_IBUF[0]_inst/O
                         net (fo=4, unplaced)         0.554     3.708    alu_unit/write_sel_IBUF[0]
                                                                      r  alu_unit/register4[3]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.045     3.753 r  alu_unit/register4[3]_i_1/O
                         net (fo=4, unplaced)         0.351     4.104    rf/register4_reg[3]_0[0]
                         FDCE                                         r  rf/register4_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         net (fo=0)                   0.000     1.200    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.830     2.030 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     2.613    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.120     2.733 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, unplaced)        0.584     3.317    rf/CLK
                         FDCE                                         r  rf/register4_reg[2]/C
                         clock pessimism              0.000     3.317    
                         clock uncertainty            0.035     3.353    
                         FDCE (Hold_fdce_C_CE)        0.009     3.362    rf/register4_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.362    
                         arrival time                           4.104    
  -------------------------------------------------------------------
                         slack                                  0.742    

Slack (MET) :             0.742ns  (arrival time - required time)
  Source:                 write_sel[0]
                            (input port clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Destination:            rf/register4_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Path Group:             i2r
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clock rise@0.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        1.704ns  (logic 0.799ns (46.887%)  route 0.905ns (53.113%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            1.200ns
  Clock Path Skew:        3.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.317ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                         input delay                  1.200     2.400    
                                                      0.000     2.400 r  write_sel[0] (IN)
                         net (fo=0)                   0.000     2.400    write_sel[0]
                                                                      r  write_sel_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.754     3.154 r  write_sel_IBUF[0]_inst/O
                         net (fo=4, unplaced)         0.554     3.708    alu_unit/write_sel_IBUF[0]
                                                                      r  alu_unit/register4[3]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.045     3.753 r  alu_unit/register4[3]_i_1/O
                         net (fo=4, unplaced)         0.351     4.104    rf/register4_reg[3]_0[0]
                         FDCE                                         r  rf/register4_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         net (fo=0)                   0.000     1.200    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.830     2.030 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     2.613    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.120     2.733 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, unplaced)        0.584     3.317    rf/CLK
                         FDCE                                         r  rf/register4_reg[3]/C
                         clock pessimism              0.000     3.317    
                         clock uncertainty            0.035     3.353    
                         FDCE (Hold_fdce_C_CE)        0.009     3.362    rf/register4_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.362    
                         arrival time                           4.104    
  -------------------------------------------------------------------
                         slack                                  0.742    





---------------------------------------------------------------------------------------------------
Path Group:  r2o
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :            0  Failing Endpoints,  Worst Slack        0.128ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.219ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.128ns  (required time - arrival time)
  Source:                 alu_unit/carry_flag_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Destination:            carry_flag
                            (output port clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Path Group:             r2o
  Path Type:              Max at Slow Process Corner
  Requirement:            5.800ns  (sys_clock rise@5.800ns - sys_clock rise@0.000ns)
  Data Path Delay:        3.419ns  (logic 2.836ns (82.933%)  route 0.584ns (17.067%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.100ns
  Clock Path Skew:        -2.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.200ns = ( 7.000 - 5.800 ) 
    Source Clock Delay      (SCD):    3.317ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         net (fo=0)                   0.000     1.200    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.830     2.030 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     2.613    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.120     2.733 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, unplaced)        0.584     3.317    alu_unit/CLK
                         FDRE                                         r  alu_unit/carry_flag_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.269     3.586 r  alu_unit/carry_flag_reg/Q
                         net (fo=1, unplaced)         0.584     4.170    carry_flag_OBUF
                                                                      r  carry_flag_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         2.567     6.737 r  carry_flag_OBUF_inst/O
                         net (fo=0)                   0.000     6.737    carry_flag
                                                                      r  carry_flag (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      5.800     5.800 r  
                         clock source latency         1.200     7.000    
                         clock pessimism              0.000     7.000    
                         clock uncertainty           -0.035     6.965    
                         output delay                -0.100     6.865    
  -------------------------------------------------------------------
                         required time                          6.865    
                         arrival time                          -6.737    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (required time - arrival time)
  Source:                 alu_unit/result_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Destination:            result[0]
                            (output port clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Path Group:             r2o
  Path Type:              Max at Slow Process Corner
  Requirement:            5.800ns  (sys_clock rise@5.800ns - sys_clock rise@0.000ns)
  Data Path Delay:        3.419ns  (logic 2.836ns (82.933%)  route 0.584ns (17.067%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.100ns
  Clock Path Skew:        -2.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.200ns = ( 7.000 - 5.800 ) 
    Source Clock Delay      (SCD):    3.317ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         net (fo=0)                   0.000     1.200    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.830     2.030 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     2.613    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.120     2.733 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, unplaced)        0.584     3.317    alu_unit/CLK
                         FDRE                                         r  alu_unit/result_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.269     3.586 r  alu_unit/result_reg[0]/Q
                         net (fo=5, unplaced)         0.584     4.170    result_OBUF[0]
                                                                      r  result_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         2.567     6.737 r  result_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.737    result[0]
                                                                      r  result[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      5.800     5.800 r  
                         clock source latency         1.200     7.000    
                         clock pessimism              0.000     7.000    
                         clock uncertainty           -0.035     6.965    
                         output delay                -0.100     6.865    
  -------------------------------------------------------------------
                         required time                          6.865    
                         arrival time                          -6.737    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (required time - arrival time)
  Source:                 alu_unit/result_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Destination:            result[1]
                            (output port clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Path Group:             r2o
  Path Type:              Max at Slow Process Corner
  Requirement:            5.800ns  (sys_clock rise@5.800ns - sys_clock rise@0.000ns)
  Data Path Delay:        3.419ns  (logic 2.836ns (82.933%)  route 0.584ns (17.067%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.100ns
  Clock Path Skew:        -2.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.200ns = ( 7.000 - 5.800 ) 
    Source Clock Delay      (SCD):    3.317ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         net (fo=0)                   0.000     1.200    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.830     2.030 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     2.613    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.120     2.733 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, unplaced)        0.584     3.317    alu_unit/CLK
                         FDRE                                         r  alu_unit/result_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.269     3.586 r  alu_unit/result_reg[1]/Q
                         net (fo=5, unplaced)         0.584     4.170    result_OBUF[1]
                                                                      r  result_OBUF[1]_inst/I
                         OBUF (Prop_obuf_I_O)         2.567     6.737 r  result_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.737    result[1]
                                                                      r  result[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      5.800     5.800 r  
                         clock source latency         1.200     7.000    
                         clock pessimism              0.000     7.000    
                         clock uncertainty           -0.035     6.965    
                         output delay                -0.100     6.865    
  -------------------------------------------------------------------
                         required time                          6.865    
                         arrival time                          -6.737    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (required time - arrival time)
  Source:                 alu_unit/result_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Destination:            result[2]
                            (output port clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Path Group:             r2o
  Path Type:              Max at Slow Process Corner
  Requirement:            5.800ns  (sys_clock rise@5.800ns - sys_clock rise@0.000ns)
  Data Path Delay:        3.419ns  (logic 2.836ns (82.933%)  route 0.584ns (17.067%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.100ns
  Clock Path Skew:        -2.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.200ns = ( 7.000 - 5.800 ) 
    Source Clock Delay      (SCD):    3.317ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         net (fo=0)                   0.000     1.200    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.830     2.030 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     2.613    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.120     2.733 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, unplaced)        0.584     3.317    alu_unit/CLK
                         FDRE                                         r  alu_unit/result_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.269     3.586 r  alu_unit/result_reg[2]/Q
                         net (fo=5, unplaced)         0.584     4.170    result_OBUF[2]
                                                                      r  result_OBUF[2]_inst/I
                         OBUF (Prop_obuf_I_O)         2.567     6.737 r  result_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.737    result[2]
                                                                      r  result[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      5.800     5.800 r  
                         clock source latency         1.200     7.000    
                         clock pessimism              0.000     7.000    
                         clock uncertainty           -0.035     6.965    
                         output delay                -0.100     6.865    
  -------------------------------------------------------------------
                         required time                          6.865    
                         arrival time                          -6.737    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (required time - arrival time)
  Source:                 alu_unit/result_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Destination:            result[3]
                            (output port clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Path Group:             r2o
  Path Type:              Max at Slow Process Corner
  Requirement:            5.800ns  (sys_clock rise@5.800ns - sys_clock rise@0.000ns)
  Data Path Delay:        3.419ns  (logic 2.836ns (82.933%)  route 0.584ns (17.067%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.100ns
  Clock Path Skew:        -2.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.200ns = ( 7.000 - 5.800 ) 
    Source Clock Delay      (SCD):    3.317ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         net (fo=0)                   0.000     1.200    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.830     2.030 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     2.613    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.120     2.733 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, unplaced)        0.584     3.317    alu_unit/CLK
                         FDRE                                         r  alu_unit/result_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.269     3.586 r  alu_unit/result_reg[3]/Q
                         net (fo=5, unplaced)         0.584     4.170    result_OBUF[3]
                                                                      r  result_OBUF[3]_inst/I
                         OBUF (Prop_obuf_I_O)         2.567     6.737 r  result_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.737    result[3]
                                                                      r  result[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      5.800     5.800 r  
                         clock source latency         1.200     7.000    
                         clock pessimism              0.000     7.000    
                         clock uncertainty           -0.035     6.965    
                         output delay                -0.100     6.865    
  -------------------------------------------------------------------
                         required time                          6.865    
                         arrival time                          -6.737    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (required time - arrival time)
  Source:                 alu_unit/zero_flag_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Destination:            zero_flag
                            (output port clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Path Group:             r2o
  Path Type:              Max at Slow Process Corner
  Requirement:            5.800ns  (sys_clock rise@5.800ns - sys_clock rise@0.000ns)
  Data Path Delay:        3.419ns  (logic 2.836ns (82.933%)  route 0.584ns (17.067%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.100ns
  Clock Path Skew:        -2.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.200ns = ( 7.000 - 5.800 ) 
    Source Clock Delay      (SCD):    3.317ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         net (fo=0)                   0.000     1.200    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.830     2.030 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     2.613    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.120     2.733 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, unplaced)        0.584     3.317    alu_unit/CLK
                         FDRE                                         r  alu_unit/zero_flag_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.269     3.586 r  alu_unit/zero_flag_reg/Q
                         net (fo=1, unplaced)         0.584     4.170    zero_flag_OBUF
                                                                      r  zero_flag_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         2.567     6.737 r  zero_flag_OBUF_inst/O
                         net (fo=0)                   0.000     6.737    zero_flag
                                                                      r  zero_flag (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      5.800     5.800 r  
                         clock source latency         1.200     7.000    
                         clock pessimism              0.000     7.000    
                         clock uncertainty           -0.035     6.965    
                         output delay                -0.100     6.865    
  -------------------------------------------------------------------
                         required time                          6.865    
                         arrival time                          -6.737    
  -------------------------------------------------------------------
                         slack                                  0.128    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.219ns  (arrival time - required time)
  Source:                 alu_unit/carry_flag_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Destination:            carry_flag
                            (output port clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Path Group:             r2o
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (sys_clock rise@0.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        1.675ns  (logic 1.429ns (85.313%)  route 0.246ns (14.687%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.100ns
  Clock Path Skew:        -0.480ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    1.680ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         net (fo=0)                   0.000     1.200    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.094     1.294 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.246     1.540    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     1.566 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, unplaced)        0.114     1.680    alu_unit/CLK
                         FDRE                                         r  alu_unit/carry_flag_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.100     1.780 r  alu_unit/carry_flag_reg/Q
                         net (fo=1, unplaced)         0.246     2.026    carry_flag_OBUF
                                                                      r  carry_flag_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         1.329     3.355 r  carry_flag_OBUF_inst/O
                         net (fo=0)                   0.000     3.355    carry_flag
                                                                      r  carry_flag (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                         clock pessimism              0.000     1.200    
                         clock uncertainty            0.035     1.235    
                         output delay                -0.100     1.135    
  -------------------------------------------------------------------
                         required time                         -1.135    
                         arrival time                           3.355    
  -------------------------------------------------------------------
                         slack                                  2.219    

Slack (MET) :             2.219ns  (arrival time - required time)
  Source:                 alu_unit/result_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Destination:            result[0]
                            (output port clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Path Group:             r2o
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (sys_clock rise@0.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        1.675ns  (logic 1.429ns (85.313%)  route 0.246ns (14.687%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.100ns
  Clock Path Skew:        -0.480ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    1.680ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         net (fo=0)                   0.000     1.200    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.094     1.294 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.246     1.540    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     1.566 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, unplaced)        0.114     1.680    alu_unit/CLK
                         FDRE                                         r  alu_unit/result_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.100     1.780 r  alu_unit/result_reg[0]/Q
                         net (fo=5, unplaced)         0.246     2.026    result_OBUF[0]
                                                                      r  result_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         1.329     3.355 r  result_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.355    result[0]
                                                                      r  result[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                         clock pessimism              0.000     1.200    
                         clock uncertainty            0.035     1.235    
                         output delay                -0.100     1.135    
  -------------------------------------------------------------------
                         required time                         -1.135    
                         arrival time                           3.355    
  -------------------------------------------------------------------
                         slack                                  2.219    

Slack (MET) :             2.219ns  (arrival time - required time)
  Source:                 alu_unit/result_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Destination:            result[1]
                            (output port clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Path Group:             r2o
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (sys_clock rise@0.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        1.675ns  (logic 1.429ns (85.313%)  route 0.246ns (14.687%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.100ns
  Clock Path Skew:        -0.480ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    1.680ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         net (fo=0)                   0.000     1.200    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.094     1.294 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.246     1.540    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     1.566 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, unplaced)        0.114     1.680    alu_unit/CLK
                         FDRE                                         r  alu_unit/result_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.100     1.780 r  alu_unit/result_reg[1]/Q
                         net (fo=5, unplaced)         0.246     2.026    result_OBUF[1]
                                                                      r  result_OBUF[1]_inst/I
                         OBUF (Prop_obuf_I_O)         1.329     3.355 r  result_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.355    result[1]
                                                                      r  result[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                         clock pessimism              0.000     1.200    
                         clock uncertainty            0.035     1.235    
                         output delay                -0.100     1.135    
  -------------------------------------------------------------------
                         required time                         -1.135    
                         arrival time                           3.355    
  -------------------------------------------------------------------
                         slack                                  2.219    

Slack (MET) :             2.219ns  (arrival time - required time)
  Source:                 alu_unit/result_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Destination:            result[2]
                            (output port clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Path Group:             r2o
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (sys_clock rise@0.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        1.675ns  (logic 1.429ns (85.313%)  route 0.246ns (14.687%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.100ns
  Clock Path Skew:        -0.480ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    1.680ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         net (fo=0)                   0.000     1.200    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.094     1.294 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.246     1.540    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     1.566 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, unplaced)        0.114     1.680    alu_unit/CLK
                         FDRE                                         r  alu_unit/result_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.100     1.780 r  alu_unit/result_reg[2]/Q
                         net (fo=5, unplaced)         0.246     2.026    result_OBUF[2]
                                                                      r  result_OBUF[2]_inst/I
                         OBUF (Prop_obuf_I_O)         1.329     3.355 r  result_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.355    result[2]
                                                                      r  result[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                         clock pessimism              0.000     1.200    
                         clock uncertainty            0.035     1.235    
                         output delay                -0.100     1.135    
  -------------------------------------------------------------------
                         required time                         -1.135    
                         arrival time                           3.355    
  -------------------------------------------------------------------
                         slack                                  2.219    

Slack (MET) :             2.219ns  (arrival time - required time)
  Source:                 alu_unit/result_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Destination:            result[3]
                            (output port clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Path Group:             r2o
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (sys_clock rise@0.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        1.675ns  (logic 1.429ns (85.313%)  route 0.246ns (14.687%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.100ns
  Clock Path Skew:        -0.480ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    1.680ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         net (fo=0)                   0.000     1.200    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.094     1.294 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.246     1.540    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     1.566 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, unplaced)        0.114     1.680    alu_unit/CLK
                         FDRE                                         r  alu_unit/result_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.100     1.780 r  alu_unit/result_reg[3]/Q
                         net (fo=5, unplaced)         0.246     2.026    result_OBUF[3]
                                                                      r  result_OBUF[3]_inst/I
                         OBUF (Prop_obuf_I_O)         1.329     3.355 r  result_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.355    result[3]
                                                                      r  result[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                         clock pessimism              0.000     1.200    
                         clock uncertainty            0.035     1.235    
                         output delay                -0.100     1.135    
  -------------------------------------------------------------------
                         required time                         -1.135    
                         arrival time                           3.355    
  -------------------------------------------------------------------
                         slack                                  2.219    

Slack (MET) :             2.219ns  (arrival time - required time)
  Source:                 alu_unit/zero_flag_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Destination:            zero_flag
                            (output port clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Path Group:             r2o
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (sys_clock rise@0.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        1.675ns  (logic 1.429ns (85.313%)  route 0.246ns (14.687%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.100ns
  Clock Path Skew:        -0.480ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    1.680ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         net (fo=0)                   0.000     1.200    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.094     1.294 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.246     1.540    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     1.566 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, unplaced)        0.114     1.680    alu_unit/CLK
                         FDRE                                         r  alu_unit/zero_flag_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.100     1.780 r  alu_unit/zero_flag_reg/Q
                         net (fo=1, unplaced)         0.246     2.026    zero_flag_OBUF
                                                                      r  zero_flag_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         1.329     3.355 r  zero_flag_OBUF_inst/O
                         net (fo=0)                   0.000     3.355    zero_flag
                                                                      r  zero_flag (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                         clock pessimism              0.000     1.200    
                         clock uncertainty            0.035     1.235    
                         output delay                -0.100     1.135    
  -------------------------------------------------------------------
                         required time                         -1.135    
                         arrival time                           3.355    
  -------------------------------------------------------------------
                         slack                                  2.219    





---------------------------------------------------------------------------------------------------
Path Group:  r2r
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :            0  Failing Endpoints,  Worst Slack        1.363ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.086ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.363ns  (required time - arrival time)
  Source:                 rf/register2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Destination:            alu_unit/result_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Path Group:             r2r
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.800ns  (sys_clock rise@5.800ns - sys_clock rise@0.000ns)
  Data Path Delay:        4.294ns  (logic 0.793ns (18.468%)  route 3.501ns (81.532%))
  Logic Levels:           8  (LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.060ns = ( 8.860 - 5.800 ) 
    Source Clock Delay      (SCD):    3.317ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         net (fo=0)                   0.000     1.200    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.830     2.030 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     2.613    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.120     2.733 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, unplaced)        0.584     3.317    rf/CLK
                         FDCE                                         r  rf/register2_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.269     3.586 f  rf/register2_reg[2]/Q
                         net (fo=2, unplaced)         0.669     4.255    rf/register2[2]
                                                                      f  rf/result0__0_carry_i_9/I0
                         LUT6 (Prop_lut6_I0_O)        0.153     4.408 f  rf/result0__0_carry_i_9/O
                         net (fo=19, unplaced)        0.723     5.131    rf/operand2[2]
                                                                      f  rf/result[3]_i_6/I0
                         LUT5 (Prop_lut5_I0_O)        0.053     5.184 r  rf/result[3]_i_6/O
                         net (fo=2, unplaced)         0.351     5.535    rf/result[3]_i_6_n_0
                                                                      r  rf/result[1]_i_14/I4
                         LUT5 (Prop_lut5_I4_O)        0.053     5.588 r  rf/result[1]_i_14/O
                         net (fo=3, unplaced)         0.358     5.946    rf/result[1]_i_14_n_0
                                                                      r  rf/result[1]_i_10/I3
                         LUT4 (Prop_lut4_I3_O)        0.053     5.999 r  rf/result[1]_i_10/O
                         net (fo=2, unplaced)         0.351     6.350    rf/result[1]_i_10_n_0
                                                                      r  rf/result[1]_i_5/I0
                         LUT6 (Prop_lut6_I0_O)        0.053     6.403 r  rf/result[1]_i_5/O
                         net (fo=3, unplaced)         0.358     6.761    rf/result[1]_i_5_n_0
                                                                      r  rf/result[0]_i_8/I4
                         LUT6 (Prop_lut6_I4_O)        0.053     6.814 r  rf/result[0]_i_8/O
                         net (fo=1, unplaced)         0.340     7.154    rf/result[0]_i_8_n_0
                                                                      r  rf/result[0]_i_2/I3
                         LUT6 (Prop_lut6_I3_O)        0.053     7.207 r  rf/result[0]_i_2/O
                         net (fo=2, unplaced)         0.351     7.558    rf/result[0]_i_2_n_0
                                                                      r  rf/result[0]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.053     7.611 r  rf/result[0]_i_1/O
                         net (fo=1, unplaced)         0.000     7.611    alu_unit/D[0]
                         FDRE                                         r  alu_unit/result_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      5.800     5.800 r  
                         clock source latency         1.200     7.000    
                                                      0.000     7.000 r  clk (IN)
                         net (fo=0)                   0.000     7.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.754     7.754 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554     8.308    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.113     8.421 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, unplaced)        0.439     8.860    alu_unit/CLK
                         FDRE                                         r  alu_unit/result_reg[0]/C
                         clock pessimism              0.112     8.972    
                         clock uncertainty           -0.035     8.937    
                         FDRE (Setup_fdre_C_D)        0.037     8.974    alu_unit/result_reg[0]
  -------------------------------------------------------------------
                         required time                          8.974    
                         arrival time                          -7.611    
  -------------------------------------------------------------------
                         slack                                  1.363    

Slack (MET) :             1.363ns  (required time - arrival time)
  Source:                 rf/register2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Destination:            alu_unit/zero_flag_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Path Group:             r2r
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.800ns  (sys_clock rise@5.800ns - sys_clock rise@0.000ns)
  Data Path Delay:        4.294ns  (logic 0.793ns (18.468%)  route 3.501ns (81.532%))
  Logic Levels:           8  (LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.060ns = ( 8.860 - 5.800 ) 
    Source Clock Delay      (SCD):    3.317ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         net (fo=0)                   0.000     1.200    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.830     2.030 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     2.613    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.120     2.733 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, unplaced)        0.584     3.317    rf/CLK
                         FDCE                                         r  rf/register2_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.269     3.586 f  rf/register2_reg[2]/Q
                         net (fo=2, unplaced)         0.669     4.255    rf/register2[2]
                                                                      f  rf/result0__0_carry_i_9/I0
                         LUT6 (Prop_lut6_I0_O)        0.153     4.408 f  rf/result0__0_carry_i_9/O
                         net (fo=19, unplaced)        0.723     5.131    rf/operand2[2]
                                                                      f  rf/result[3]_i_6/I0
                         LUT5 (Prop_lut5_I0_O)        0.053     5.184 r  rf/result[3]_i_6/O
                         net (fo=2, unplaced)         0.351     5.535    rf/result[3]_i_6_n_0
                                                                      r  rf/result[1]_i_14/I4
                         LUT5 (Prop_lut5_I4_O)        0.053     5.588 r  rf/result[1]_i_14/O
                         net (fo=3, unplaced)         0.358     5.946    rf/result[1]_i_14_n_0
                                                                      r  rf/result[1]_i_10/I3
                         LUT4 (Prop_lut4_I3_O)        0.053     5.999 r  rf/result[1]_i_10/O
                         net (fo=2, unplaced)         0.351     6.350    rf/result[1]_i_10_n_0
                                                                      r  rf/result[1]_i_5/I0
                         LUT6 (Prop_lut6_I0_O)        0.053     6.403 r  rf/result[1]_i_5/O
                         net (fo=3, unplaced)         0.358     6.761    rf/result[1]_i_5_n_0
                                                                      r  rf/result[0]_i_8/I4
                         LUT6 (Prop_lut6_I4_O)        0.053     6.814 f  rf/result[0]_i_8/O
                         net (fo=1, unplaced)         0.340     7.154    rf/result[0]_i_8_n_0
                                                                      f  rf/result[0]_i_2/I3
                         LUT6 (Prop_lut6_I3_O)        0.053     7.207 f  rf/result[0]_i_2/O
                         net (fo=2, unplaced)         0.351     7.558    rf/result[0]_i_2_n_0
                                                                      f  rf/zero_flag_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.053     7.611 r  rf/zero_flag_i_1/O
                         net (fo=1, unplaced)         0.000     7.611    alu_unit/zero_flag_reg_0
                         FDRE                                         r  alu_unit/zero_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      5.800     5.800 r  
                         clock source latency         1.200     7.000    
                                                      0.000     7.000 r  clk (IN)
                         net (fo=0)                   0.000     7.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.754     7.754 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554     8.308    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.113     8.421 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, unplaced)        0.439     8.860    alu_unit/CLK
                         FDRE                                         r  alu_unit/zero_flag_reg/C
                         clock pessimism              0.112     8.972    
                         clock uncertainty           -0.035     8.937    
                         FDRE (Setup_fdre_C_D)        0.037     8.974    alu_unit/zero_flag_reg
  -------------------------------------------------------------------
                         required time                          8.974    
                         arrival time                          -7.611    
  -------------------------------------------------------------------
                         slack                                  1.363    

Slack (MET) :             2.160ns  (required time - arrival time)
  Source:                 rf/register2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Destination:            alu_unit/result_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Path Group:             r2r
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.800ns  (sys_clock rise@5.800ns - sys_clock rise@0.000ns)
  Data Path Delay:        3.497ns  (logic 0.687ns (19.645%)  route 2.810ns (80.355%))
  Logic Levels:           6  (LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.060ns = ( 8.860 - 5.800 ) 
    Source Clock Delay      (SCD):    3.317ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         net (fo=0)                   0.000     1.200    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.830     2.030 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     2.613    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.120     2.733 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, unplaced)        0.584     3.317    rf/CLK
                         FDCE                                         r  rf/register2_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.269     3.586 f  rf/register2_reg[2]/Q
                         net (fo=2, unplaced)         0.669     4.255    rf/register2[2]
                                                                      f  rf/result0__0_carry_i_9/I0
                         LUT6 (Prop_lut6_I0_O)        0.153     4.408 f  rf/result0__0_carry_i_9/O
                         net (fo=19, unplaced)        0.723     5.131    rf/operand2[2]
                                                                      f  rf/result[3]_i_6/I0
                         LUT5 (Prop_lut5_I0_O)        0.053     5.184 r  rf/result[3]_i_6/O
                         net (fo=2, unplaced)         0.351     5.535    rf/result[3]_i_6_n_0
                                                                      r  rf/result[1]_i_14/I4
                         LUT5 (Prop_lut5_I4_O)        0.053     5.588 r  rf/result[1]_i_14/O
                         net (fo=3, unplaced)         0.358     5.946    rf/result[1]_i_14_n_0
                                                                      r  rf/result[1]_i_10/I3
                         LUT4 (Prop_lut4_I3_O)        0.053     5.999 r  rf/result[1]_i_10/O
                         net (fo=2, unplaced)         0.351     6.350    rf/result[1]_i_10_n_0
                                                                      r  rf/result[1]_i_5/I0
                         LUT6 (Prop_lut6_I0_O)        0.053     6.403 r  rf/result[1]_i_5/O
                         net (fo=3, unplaced)         0.358     6.761    rf/result[1]_i_5_n_0
                                                                      r  rf/result[1]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.053     6.814 r  rf/result[1]_i_1/O
                         net (fo=2, unplaced)         0.000     6.814    alu_unit/D[1]
                         FDRE                                         r  alu_unit/result_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      5.800     5.800 r  
                         clock source latency         1.200     7.000    
                                                      0.000     7.000 r  clk (IN)
                         net (fo=0)                   0.000     7.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.754     7.754 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554     8.308    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.113     8.421 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, unplaced)        0.439     8.860    alu_unit/CLK
                         FDRE                                         r  alu_unit/result_reg[1]/C
                         clock pessimism              0.112     8.972    
                         clock uncertainty           -0.035     8.937    
                         FDRE (Setup_fdre_C_D)        0.037     8.974    alu_unit/result_reg[1]
  -------------------------------------------------------------------
                         required time                          8.974    
                         arrival time                          -6.814    
  -------------------------------------------------------------------
                         slack                                  2.160    

Slack (MET) :             2.391ns  (required time - arrival time)
  Source:                 rf/register2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Destination:            alu_unit/result_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Path Group:             r2r
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.800ns  (sys_clock rise@5.800ns - sys_clock rise@0.000ns)
  Data Path Delay:        3.266ns  (logic 0.863ns (26.424%)  route 2.403ns (73.576%))
  Logic Levels:           6  (CARRY4=1 LUT6=5)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.060ns = ( 8.860 - 5.800 ) 
    Source Clock Delay      (SCD):    3.317ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         net (fo=0)                   0.000     1.200    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.830     2.030 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     2.613    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.120     2.733 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, unplaced)        0.584     3.317    rf/CLK
                         FDCE                                         r  rf/register2_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.269     3.586 r  rf/register2_reg[1]/Q
                         net (fo=2, unplaced)         0.669     4.255    rf/register2[1]
                                                                      r  rf/result0__0_carry_i_7/I0
                         LUT6 (Prop_lut6_I0_O)        0.153     4.408 r  rf/result0__0_carry_i_7/O
                         net (fo=21, unplaced)        0.726     5.134    rf/operand2[1]
                                                                      r  rf/result0__0_carry_i_11/I0
                         LUT6 (Prop_lut6_I0_O)        0.053     5.187 r  rf/result0__0_carry_i_11/O
                         net (fo=1, unplaced)         0.310     5.497    rf/result0__0_carry_i_11_n_0
                                                                      r  rf/result0__0_carry_i_3/I0
                         LUT6 (Prop_lut6_I0_O)        0.053     5.550 r  rf/result0__0_carry_i_3/O
                         net (fo=1, unplaced)         0.000     5.550    alu_unit/S[3]
                                                                      r  alu_unit/result0__0_carry/S[3]
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.140     5.690 r  alu_unit/result0__0_carry/O[3]
                         net (fo=1, unplaced)         0.358     6.048    rf/O[3]
                                                                      r  rf/result[3]_i_2/I2
                         LUT6 (Prop_lut6_I2_O)        0.142     6.190 r  rf/result[3]_i_2/O
                         net (fo=1, unplaced)         0.340     6.530    rf/result[3]_i_2_n_0
                                                                      r  rf/result[3]_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.053     6.583 r  rf/result[3]_i_1/O
                         net (fo=2, unplaced)         0.000     6.583    alu_unit/D[3]
                         FDRE                                         r  alu_unit/result_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      5.800     5.800 r  
                         clock source latency         1.200     7.000    
                                                      0.000     7.000 r  clk (IN)
                         net (fo=0)                   0.000     7.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.754     7.754 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554     8.308    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.113     8.421 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, unplaced)        0.439     8.860    alu_unit/CLK
                         FDRE                                         r  alu_unit/result_reg[3]/C
                         clock pessimism              0.112     8.972    
                         clock uncertainty           -0.035     8.937    
                         FDRE (Setup_fdre_C_D)        0.037     8.974    alu_unit/result_reg[3]
  -------------------------------------------------------------------
                         required time                          8.974    
                         arrival time                          -6.583    
  -------------------------------------------------------------------
                         slack                                  2.391    

Slack (MET) :             2.707ns  (required time - arrival time)
  Source:                 rf/register3_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Destination:            alu_unit/result_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Path Group:             r2r
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.800ns  (sys_clock rise@5.800ns - sys_clock rise@0.000ns)
  Data Path Delay:        2.950ns  (logic 1.025ns (34.746%)  route 1.925ns (65.254%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.060ns = ( 8.860 - 5.800 ) 
    Source Clock Delay      (SCD):    3.317ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         net (fo=0)                   0.000     1.200    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.830     2.030 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     2.613    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.120     2.733 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, unplaced)        0.584     3.317    rf/CLK
                         FDPE                                         r  rf/register3_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.269     3.586 r  rf/register3_reg[1]/Q
                         net (fo=2, unplaced)         0.669     4.255    rf/register3[1]
                                                                      r  rf/result0__0_carry_i_8/I0
                         LUT6 (Prop_lut6_I0_O)        0.153     4.408 r  rf/result0__0_carry_i_8/O
                         net (fo=17, unplaced)        0.577     4.985    rf/operand1[1]
                                                                      r  rf/result0__0_carry_i_5/I1
                         LUT4 (Prop_lut4_I1_O)        0.053     5.038 r  rf/result0__0_carry_i_5/O
                         net (fo=1, unplaced)         0.000     5.038    alu_unit/S[1]
                                                                      r  alu_unit/result0__0_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.345     5.383 r  alu_unit/result0__0_carry/O[2]
                         net (fo=1, unplaced)         0.339     5.722    rf/O[2]
                                                                      r  rf/result[2]_i_4/I2
                         LUT6 (Prop_lut6_I2_O)        0.152     5.874 r  rf/result[2]_i_4/O
                         net (fo=1, unplaced)         0.340     6.214    rf/result[2]_i_4_n_0
                                                                      r  rf/result[2]_i_1/I2
                         LUT5 (Prop_lut5_I2_O)        0.053     6.267 r  rf/result[2]_i_1/O
                         net (fo=2, unplaced)         0.000     6.267    alu_unit/D[2]
                         FDRE                                         r  alu_unit/result_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      5.800     5.800 r  
                         clock source latency         1.200     7.000    
                                                      0.000     7.000 r  clk (IN)
                         net (fo=0)                   0.000     7.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.754     7.754 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554     8.308    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.113     8.421 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, unplaced)        0.439     8.860    alu_unit/CLK
                         FDRE                                         r  alu_unit/result_reg[2]/C
                         clock pessimism              0.112     8.972    
                         clock uncertainty           -0.035     8.937    
                         FDRE (Setup_fdre_C_D)        0.037     8.974    alu_unit/result_reg[2]
  -------------------------------------------------------------------
                         required time                          8.974    
                         arrival time                          -6.267    
  -------------------------------------------------------------------
                         slack                                  2.707    

Slack (MET) :             3.385ns  (required time - arrival time)
  Source:                 rf/register2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Destination:            alu_unit/carry_flag_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Path Group:             r2r
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.800ns  (sys_clock rise@5.800ns - sys_clock rise@0.000ns)
  Data Path Delay:        2.272ns  (logic 0.528ns (23.239%)  route 1.744ns (76.761%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.060ns = ( 8.860 - 5.800 ) 
    Source Clock Delay      (SCD):    3.317ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         net (fo=0)                   0.000     1.200    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.830     2.030 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     2.613    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.120     2.733 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, unplaced)        0.584     3.317    rf/CLK
                         FDCE                                         r  rf/register2_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.269     3.586 r  rf/register2_reg[2]/Q
                         net (fo=2, unplaced)         0.669     4.255    rf/register2[2]
                                                                      r  rf/result0__0_carry_i_9/I0
                         LUT6 (Prop_lut6_I0_O)        0.153     4.408 r  rf/result0__0_carry_i_9/O
                         net (fo=19, unplaced)        0.724     5.132    rf/operand2[2]
                                                                      r  rf/carry_flag_i_4/I0
                         LUT6 (Prop_lut6_I0_O)        0.053     5.185 f  rf/carry_flag_i_4/O
                         net (fo=2, unplaced)         0.351     5.536    rf/carry_flag_i_4_n_0
                                                                      f  rf/carry_flag_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.053     5.589 r  rf/carry_flag_i_1/O
                         net (fo=1, unplaced)         0.000     5.589    alu_unit/carry_flag_reg_0
                         FDRE                                         r  alu_unit/carry_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      5.800     5.800 r  
                         clock source latency         1.200     7.000    
                                                      0.000     7.000 r  clk (IN)
                         net (fo=0)                   0.000     7.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.754     7.754 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554     8.308    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.113     8.421 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, unplaced)        0.439     8.860    alu_unit/CLK
                         FDRE                                         r  alu_unit/carry_flag_reg/C
                         clock pessimism              0.112     8.972    
                         clock uncertainty           -0.035     8.937    
                         FDRE (Setup_fdre_C_D)        0.037     8.974    alu_unit/carry_flag_reg
  -------------------------------------------------------------------
                         required time                          8.974    
                         arrival time                          -5.589    
  -------------------------------------------------------------------
                         slack                                  3.385    

Slack (MET) :             4.017ns  (required time - arrival time)
  Source:                 alu_unit/write_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Destination:            rf/register2_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Path Group:             r2r
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.800ns  (sys_clock rise@5.800ns - sys_clock rise@0.000ns)
  Data Path Delay:        1.361ns  (logic 0.436ns (32.035%)  route 0.925ns (67.965%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.060ns = ( 8.860 - 5.800 ) 
    Source Clock Delay      (SCD):    3.317ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         net (fo=0)                   0.000     1.200    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.830     2.030 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     2.613    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.120     2.733 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, unplaced)        0.584     3.317    alu_unit/CLK
                         FDRE                                         r  alu_unit/write_enable_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.269     3.586 r  alu_unit/write_enable_reg/Q
                         net (fo=4, unplaced)         0.556     4.142    alu_unit/write_enable
                                                                      r  alu_unit/register2[3]_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.167     4.309 r  alu_unit/register2[3]_i_1/O
                         net (fo=4, unplaced)         0.369     4.678    rf/register2_reg[3]_0[0]
                         FDPE                                         r  rf/register2_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      5.800     5.800 r  
                         clock source latency         1.200     7.000    
                                                      0.000     7.000 r  clk (IN)
                         net (fo=0)                   0.000     7.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.754     7.754 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554     8.308    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.113     8.421 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, unplaced)        0.439     8.860    rf/CLK
                         FDPE                                         r  rf/register2_reg[0]/C
                         clock pessimism              0.112     8.972    
                         clock uncertainty           -0.035     8.937    
                         FDPE (Setup_fdpe_C_CE)      -0.242     8.695    rf/register2_reg[0]
  -------------------------------------------------------------------
                         required time                          8.695    
                         arrival time                          -4.678    
  -------------------------------------------------------------------
                         slack                                  4.017    

Slack (MET) :             4.017ns  (required time - arrival time)
  Source:                 alu_unit/write_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Destination:            rf/register2_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Path Group:             r2r
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.800ns  (sys_clock rise@5.800ns - sys_clock rise@0.000ns)
  Data Path Delay:        1.361ns  (logic 0.436ns (32.035%)  route 0.925ns (67.965%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.060ns = ( 8.860 - 5.800 ) 
    Source Clock Delay      (SCD):    3.317ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         net (fo=0)                   0.000     1.200    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.830     2.030 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     2.613    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.120     2.733 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, unplaced)        0.584     3.317    alu_unit/CLK
                         FDRE                                         r  alu_unit/write_enable_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.269     3.586 r  alu_unit/write_enable_reg/Q
                         net (fo=4, unplaced)         0.556     4.142    alu_unit/write_enable
                                                                      r  alu_unit/register2[3]_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.167     4.309 r  alu_unit/register2[3]_i_1/O
                         net (fo=4, unplaced)         0.369     4.678    rf/register2_reg[3]_0[0]
                         FDCE                                         r  rf/register2_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      5.800     5.800 r  
                         clock source latency         1.200     7.000    
                                                      0.000     7.000 r  clk (IN)
                         net (fo=0)                   0.000     7.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.754     7.754 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554     8.308    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.113     8.421 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, unplaced)        0.439     8.860    rf/CLK
                         FDCE                                         r  rf/register2_reg[1]/C
                         clock pessimism              0.112     8.972    
                         clock uncertainty           -0.035     8.937    
                         FDCE (Setup_fdce_C_CE)      -0.242     8.695    rf/register2_reg[1]
  -------------------------------------------------------------------
                         required time                          8.695    
                         arrival time                          -4.678    
  -------------------------------------------------------------------
                         slack                                  4.017    

Slack (MET) :             4.017ns  (required time - arrival time)
  Source:                 alu_unit/write_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Destination:            rf/register2_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Path Group:             r2r
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.800ns  (sys_clock rise@5.800ns - sys_clock rise@0.000ns)
  Data Path Delay:        1.361ns  (logic 0.436ns (32.035%)  route 0.925ns (67.965%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.060ns = ( 8.860 - 5.800 ) 
    Source Clock Delay      (SCD):    3.317ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         net (fo=0)                   0.000     1.200    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.830     2.030 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     2.613    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.120     2.733 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, unplaced)        0.584     3.317    alu_unit/CLK
                         FDRE                                         r  alu_unit/write_enable_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.269     3.586 r  alu_unit/write_enable_reg/Q
                         net (fo=4, unplaced)         0.556     4.142    alu_unit/write_enable
                                                                      r  alu_unit/register2[3]_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.167     4.309 r  alu_unit/register2[3]_i_1/O
                         net (fo=4, unplaced)         0.369     4.678    rf/register2_reg[3]_0[0]
                         FDCE                                         r  rf/register2_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      5.800     5.800 r  
                         clock source latency         1.200     7.000    
                                                      0.000     7.000 r  clk (IN)
                         net (fo=0)                   0.000     7.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.754     7.754 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554     8.308    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.113     8.421 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, unplaced)        0.439     8.860    rf/CLK
                         FDCE                                         r  rf/register2_reg[2]/C
                         clock pessimism              0.112     8.972    
                         clock uncertainty           -0.035     8.937    
                         FDCE (Setup_fdce_C_CE)      -0.242     8.695    rf/register2_reg[2]
  -------------------------------------------------------------------
                         required time                          8.695    
                         arrival time                          -4.678    
  -------------------------------------------------------------------
                         slack                                  4.017    

Slack (MET) :             4.017ns  (required time - arrival time)
  Source:                 alu_unit/write_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Destination:            rf/register2_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Path Group:             r2r
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.800ns  (sys_clock rise@5.800ns - sys_clock rise@0.000ns)
  Data Path Delay:        1.361ns  (logic 0.436ns (32.035%)  route 0.925ns (67.965%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.060ns = ( 8.860 - 5.800 ) 
    Source Clock Delay      (SCD):    3.317ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         net (fo=0)                   0.000     1.200    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.830     2.030 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     2.613    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.120     2.733 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, unplaced)        0.584     3.317    alu_unit/CLK
                         FDRE                                         r  alu_unit/write_enable_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.269     3.586 r  alu_unit/write_enable_reg/Q
                         net (fo=4, unplaced)         0.556     4.142    alu_unit/write_enable
                                                                      r  alu_unit/register2[3]_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.167     4.309 r  alu_unit/register2[3]_i_1/O
                         net (fo=4, unplaced)         0.369     4.678    rf/register2_reg[3]_0[0]
                         FDCE                                         r  rf/register2_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      5.800     5.800 r  
                         clock source latency         1.200     7.000    
                                                      0.000     7.000 r  clk (IN)
                         net (fo=0)                   0.000     7.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.754     7.754 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554     8.308    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.113     8.421 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, unplaced)        0.439     8.860    rf/CLK
                         FDCE                                         r  rf/register2_reg[3]/C
                         clock pessimism              0.112     8.972    
                         clock uncertainty           -0.035     8.937    
                         FDCE (Setup_fdce_C_CE)      -0.242     8.695    rf/register2_reg[3]
  -------------------------------------------------------------------
                         required time                          8.695    
                         arrival time                          -4.678    
  -------------------------------------------------------------------
                         slack                                  4.017    

Slack (MET) :             4.017ns  (required time - arrival time)
  Source:                 alu_unit/write_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Destination:            rf/register4_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Path Group:             r2r
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.800ns  (sys_clock rise@5.800ns - sys_clock rise@0.000ns)
  Data Path Delay:        1.361ns  (logic 0.436ns (32.035%)  route 0.925ns (67.965%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.060ns = ( 8.860 - 5.800 ) 
    Source Clock Delay      (SCD):    3.317ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         net (fo=0)                   0.000     1.200    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.830     2.030 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     2.613    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.120     2.733 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, unplaced)        0.584     3.317    alu_unit/CLK
                         FDRE                                         r  alu_unit/write_enable_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.269     3.586 r  alu_unit/write_enable_reg/Q
                         net (fo=4, unplaced)         0.556     4.142    alu_unit/write_enable
                                                                      r  alu_unit/register4[3]_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.167     4.309 r  alu_unit/register4[3]_i_1/O
                         net (fo=4, unplaced)         0.369     4.678    rf/register4_reg[3]_0[0]
                         FDPE                                         r  rf/register4_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      5.800     5.800 r  
                         clock source latency         1.200     7.000    
                                                      0.000     7.000 r  clk (IN)
                         net (fo=0)                   0.000     7.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.754     7.754 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554     8.308    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.113     8.421 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, unplaced)        0.439     8.860    rf/CLK
                         FDPE                                         r  rf/register4_reg[0]/C
                         clock pessimism              0.112     8.972    
                         clock uncertainty           -0.035     8.937    
                         FDPE (Setup_fdpe_C_CE)      -0.242     8.695    rf/register4_reg[0]
  -------------------------------------------------------------------
                         required time                          8.695    
                         arrival time                          -4.678    
  -------------------------------------------------------------------
                         slack                                  4.017    

Slack (MET) :             4.017ns  (required time - arrival time)
  Source:                 alu_unit/write_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Destination:            rf/register4_reg[1]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Path Group:             r2r
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.800ns  (sys_clock rise@5.800ns - sys_clock rise@0.000ns)
  Data Path Delay:        1.361ns  (logic 0.436ns (32.035%)  route 0.925ns (67.965%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.060ns = ( 8.860 - 5.800 ) 
    Source Clock Delay      (SCD):    3.317ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         net (fo=0)                   0.000     1.200    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.830     2.030 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     2.613    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.120     2.733 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, unplaced)        0.584     3.317    alu_unit/CLK
                         FDRE                                         r  alu_unit/write_enable_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.269     3.586 r  alu_unit/write_enable_reg/Q
                         net (fo=4, unplaced)         0.556     4.142    alu_unit/write_enable
                                                                      r  alu_unit/register4[3]_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.167     4.309 r  alu_unit/register4[3]_i_1/O
                         net (fo=4, unplaced)         0.369     4.678    rf/register4_reg[3]_0[0]
                         FDPE                                         r  rf/register4_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      5.800     5.800 r  
                         clock source latency         1.200     7.000    
                                                      0.000     7.000 r  clk (IN)
                         net (fo=0)                   0.000     7.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.754     7.754 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554     8.308    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.113     8.421 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, unplaced)        0.439     8.860    rf/CLK
                         FDPE                                         r  rf/register4_reg[1]/C
                         clock pessimism              0.112     8.972    
                         clock uncertainty           -0.035     8.937    
                         FDPE (Setup_fdpe_C_CE)      -0.242     8.695    rf/register4_reg[1]
  -------------------------------------------------------------------
                         required time                          8.695    
                         arrival time                          -4.678    
  -------------------------------------------------------------------
                         slack                                  4.017    

Slack (MET) :             4.017ns  (required time - arrival time)
  Source:                 alu_unit/write_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Destination:            rf/register4_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Path Group:             r2r
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.800ns  (sys_clock rise@5.800ns - sys_clock rise@0.000ns)
  Data Path Delay:        1.361ns  (logic 0.436ns (32.035%)  route 0.925ns (67.965%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.060ns = ( 8.860 - 5.800 ) 
    Source Clock Delay      (SCD):    3.317ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         net (fo=0)                   0.000     1.200    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.830     2.030 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     2.613    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.120     2.733 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, unplaced)        0.584     3.317    alu_unit/CLK
                         FDRE                                         r  alu_unit/write_enable_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.269     3.586 r  alu_unit/write_enable_reg/Q
                         net (fo=4, unplaced)         0.556     4.142    alu_unit/write_enable
                                                                      r  alu_unit/register4[3]_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.167     4.309 r  alu_unit/register4[3]_i_1/O
                         net (fo=4, unplaced)         0.369     4.678    rf/register4_reg[3]_0[0]
                         FDCE                                         r  rf/register4_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      5.800     5.800 r  
                         clock source latency         1.200     7.000    
                                                      0.000     7.000 r  clk (IN)
                         net (fo=0)                   0.000     7.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.754     7.754 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554     8.308    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.113     8.421 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, unplaced)        0.439     8.860    rf/CLK
                         FDCE                                         r  rf/register4_reg[2]/C
                         clock pessimism              0.112     8.972    
                         clock uncertainty           -0.035     8.937    
                         FDCE (Setup_fdce_C_CE)      -0.242     8.695    rf/register4_reg[2]
  -------------------------------------------------------------------
                         required time                          8.695    
                         arrival time                          -4.678    
  -------------------------------------------------------------------
                         slack                                  4.017    

Slack (MET) :             4.017ns  (required time - arrival time)
  Source:                 alu_unit/write_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Destination:            rf/register4_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Path Group:             r2r
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.800ns  (sys_clock rise@5.800ns - sys_clock rise@0.000ns)
  Data Path Delay:        1.361ns  (logic 0.436ns (32.035%)  route 0.925ns (67.965%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.060ns = ( 8.860 - 5.800 ) 
    Source Clock Delay      (SCD):    3.317ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         net (fo=0)                   0.000     1.200    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.830     2.030 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     2.613    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.120     2.733 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, unplaced)        0.584     3.317    alu_unit/CLK
                         FDRE                                         r  alu_unit/write_enable_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.269     3.586 r  alu_unit/write_enable_reg/Q
                         net (fo=4, unplaced)         0.556     4.142    alu_unit/write_enable
                                                                      r  alu_unit/register4[3]_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.167     4.309 r  alu_unit/register4[3]_i_1/O
                         net (fo=4, unplaced)         0.369     4.678    rf/register4_reg[3]_0[0]
                         FDCE                                         r  rf/register4_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      5.800     5.800 r  
                         clock source latency         1.200     7.000    
                                                      0.000     7.000 r  clk (IN)
                         net (fo=0)                   0.000     7.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.754     7.754 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554     8.308    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.113     8.421 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, unplaced)        0.439     8.860    rf/CLK
                         FDCE                                         r  rf/register4_reg[3]/C
                         clock pessimism              0.112     8.972    
                         clock uncertainty           -0.035     8.937    
                         FDCE (Setup_fdce_C_CE)      -0.242     8.695    rf/register4_reg[3]
  -------------------------------------------------------------------
                         required time                          8.695    
                         arrival time                          -4.678    
  -------------------------------------------------------------------
                         slack                                  4.017    

Slack (MET) :             4.031ns  (required time - arrival time)
  Source:                 alu_unit/write_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Destination:            rf/register1_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Path Group:             r2r
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.800ns  (sys_clock rise@5.800ns - sys_clock rise@0.000ns)
  Data Path Delay:        1.347ns  (logic 0.422ns (31.329%)  route 0.925ns (68.671%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.060ns = ( 8.860 - 5.800 ) 
    Source Clock Delay      (SCD):    3.317ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         net (fo=0)                   0.000     1.200    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.830     2.030 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     2.613    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.120     2.733 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, unplaced)        0.584     3.317    alu_unit/CLK
                         FDRE                                         r  alu_unit/write_enable_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.269     3.586 r  alu_unit/write_enable_reg/Q
                         net (fo=4, unplaced)         0.556     4.142    alu_unit/write_enable
                                                                      r  alu_unit/register1[3]_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.153     4.295 r  alu_unit/register1[3]_i_1/O
                         net (fo=4, unplaced)         0.369     4.664    rf/E[0]
                         FDCE                                         r  rf/register1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      5.800     5.800 r  
                         clock source latency         1.200     7.000    
                                                      0.000     7.000 r  clk (IN)
                         net (fo=0)                   0.000     7.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.754     7.754 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554     8.308    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.113     8.421 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, unplaced)        0.439     8.860    rf/CLK
                         FDCE                                         r  rf/register1_reg[0]/C
                         clock pessimism              0.112     8.972    
                         clock uncertainty           -0.035     8.937    
                         FDCE (Setup_fdce_C_CE)      -0.242     8.695    rf/register1_reg[0]
  -------------------------------------------------------------------
                         required time                          8.695    
                         arrival time                          -4.664    
  -------------------------------------------------------------------
                         slack                                  4.031    

Slack (MET) :             4.031ns  (required time - arrival time)
  Source:                 alu_unit/write_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Destination:            rf/register1_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Path Group:             r2r
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.800ns  (sys_clock rise@5.800ns - sys_clock rise@0.000ns)
  Data Path Delay:        1.347ns  (logic 0.422ns (31.329%)  route 0.925ns (68.671%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.060ns = ( 8.860 - 5.800 ) 
    Source Clock Delay      (SCD):    3.317ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         net (fo=0)                   0.000     1.200    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.830     2.030 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     2.613    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.120     2.733 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, unplaced)        0.584     3.317    alu_unit/CLK
                         FDRE                                         r  alu_unit/write_enable_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.269     3.586 r  alu_unit/write_enable_reg/Q
                         net (fo=4, unplaced)         0.556     4.142    alu_unit/write_enable
                                                                      r  alu_unit/register1[3]_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.153     4.295 r  alu_unit/register1[3]_i_1/O
                         net (fo=4, unplaced)         0.369     4.664    rf/E[0]
                         FDCE                                         r  rf/register1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      5.800     5.800 r  
                         clock source latency         1.200     7.000    
                                                      0.000     7.000 r  clk (IN)
                         net (fo=0)                   0.000     7.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.754     7.754 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554     8.308    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.113     8.421 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, unplaced)        0.439     8.860    rf/CLK
                         FDCE                                         r  rf/register1_reg[1]/C
                         clock pessimism              0.112     8.972    
                         clock uncertainty           -0.035     8.937    
                         FDCE (Setup_fdce_C_CE)      -0.242     8.695    rf/register1_reg[1]
  -------------------------------------------------------------------
                         required time                          8.695    
                         arrival time                          -4.664    
  -------------------------------------------------------------------
                         slack                                  4.031    

Slack (MET) :             4.031ns  (required time - arrival time)
  Source:                 alu_unit/write_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Destination:            rf/register1_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Path Group:             r2r
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.800ns  (sys_clock rise@5.800ns - sys_clock rise@0.000ns)
  Data Path Delay:        1.347ns  (logic 0.422ns (31.329%)  route 0.925ns (68.671%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.060ns = ( 8.860 - 5.800 ) 
    Source Clock Delay      (SCD):    3.317ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         net (fo=0)                   0.000     1.200    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.830     2.030 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     2.613    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.120     2.733 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, unplaced)        0.584     3.317    alu_unit/CLK
                         FDRE                                         r  alu_unit/write_enable_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.269     3.586 r  alu_unit/write_enable_reg/Q
                         net (fo=4, unplaced)         0.556     4.142    alu_unit/write_enable
                                                                      r  alu_unit/register1[3]_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.153     4.295 r  alu_unit/register1[3]_i_1/O
                         net (fo=4, unplaced)         0.369     4.664    rf/E[0]
                         FDCE                                         r  rf/register1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      5.800     5.800 r  
                         clock source latency         1.200     7.000    
                                                      0.000     7.000 r  clk (IN)
                         net (fo=0)                   0.000     7.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.754     7.754 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554     8.308    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.113     8.421 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, unplaced)        0.439     8.860    rf/CLK
                         FDCE                                         r  rf/register1_reg[2]/C
                         clock pessimism              0.112     8.972    
                         clock uncertainty           -0.035     8.937    
                         FDCE (Setup_fdce_C_CE)      -0.242     8.695    rf/register1_reg[2]
  -------------------------------------------------------------------
                         required time                          8.695    
                         arrival time                          -4.664    
  -------------------------------------------------------------------
                         slack                                  4.031    

Slack (MET) :             4.031ns  (required time - arrival time)
  Source:                 alu_unit/write_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Destination:            rf/register1_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Path Group:             r2r
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.800ns  (sys_clock rise@5.800ns - sys_clock rise@0.000ns)
  Data Path Delay:        1.347ns  (logic 0.422ns (31.329%)  route 0.925ns (68.671%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.060ns = ( 8.860 - 5.800 ) 
    Source Clock Delay      (SCD):    3.317ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         net (fo=0)                   0.000     1.200    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.830     2.030 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     2.613    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.120     2.733 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, unplaced)        0.584     3.317    alu_unit/CLK
                         FDRE                                         r  alu_unit/write_enable_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.269     3.586 r  alu_unit/write_enable_reg/Q
                         net (fo=4, unplaced)         0.556     4.142    alu_unit/write_enable
                                                                      r  alu_unit/register1[3]_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.153     4.295 r  alu_unit/register1[3]_i_1/O
                         net (fo=4, unplaced)         0.369     4.664    rf/E[0]
                         FDCE                                         r  rf/register1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      5.800     5.800 r  
                         clock source latency         1.200     7.000    
                                                      0.000     7.000 r  clk (IN)
                         net (fo=0)                   0.000     7.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.754     7.754 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554     8.308    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.113     8.421 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, unplaced)        0.439     8.860    rf/CLK
                         FDCE                                         r  rf/register1_reg[3]/C
                         clock pessimism              0.112     8.972    
                         clock uncertainty           -0.035     8.937    
                         FDCE (Setup_fdce_C_CE)      -0.242     8.695    rf/register1_reg[3]
  -------------------------------------------------------------------
                         required time                          8.695    
                         arrival time                          -4.664    
  -------------------------------------------------------------------
                         slack                                  4.031    

Slack (MET) :             4.031ns  (required time - arrival time)
  Source:                 alu_unit/write_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Destination:            rf/register3_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Path Group:             r2r
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.800ns  (sys_clock rise@5.800ns - sys_clock rise@0.000ns)
  Data Path Delay:        1.347ns  (logic 0.422ns (31.329%)  route 0.925ns (68.671%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.060ns = ( 8.860 - 5.800 ) 
    Source Clock Delay      (SCD):    3.317ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         net (fo=0)                   0.000     1.200    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.830     2.030 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     2.613    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.120     2.733 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, unplaced)        0.584     3.317    alu_unit/CLK
                         FDRE                                         r  alu_unit/write_enable_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.269     3.586 r  alu_unit/write_enable_reg/Q
                         net (fo=4, unplaced)         0.556     4.142    alu_unit/write_enable
                                                                      r  alu_unit/register3[3]_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.153     4.295 r  alu_unit/register3[3]_i_1/O
                         net (fo=4, unplaced)         0.369     4.664    rf/register3_reg[3]_2[0]
                         FDCE                                         r  rf/register3_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      5.800     5.800 r  
                         clock source latency         1.200     7.000    
                                                      0.000     7.000 r  clk (IN)
                         net (fo=0)                   0.000     7.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.754     7.754 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554     8.308    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.113     8.421 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, unplaced)        0.439     8.860    rf/CLK
                         FDCE                                         r  rf/register3_reg[0]/C
                         clock pessimism              0.112     8.972    
                         clock uncertainty           -0.035     8.937    
                         FDCE (Setup_fdce_C_CE)      -0.242     8.695    rf/register3_reg[0]
  -------------------------------------------------------------------
                         required time                          8.695    
                         arrival time                          -4.664    
  -------------------------------------------------------------------
                         slack                                  4.031    

Slack (MET) :             4.031ns  (required time - arrival time)
  Source:                 alu_unit/write_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Destination:            rf/register3_reg[1]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Path Group:             r2r
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.800ns  (sys_clock rise@5.800ns - sys_clock rise@0.000ns)
  Data Path Delay:        1.347ns  (logic 0.422ns (31.329%)  route 0.925ns (68.671%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.060ns = ( 8.860 - 5.800 ) 
    Source Clock Delay      (SCD):    3.317ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         net (fo=0)                   0.000     1.200    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.830     2.030 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     2.613    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.120     2.733 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, unplaced)        0.584     3.317    alu_unit/CLK
                         FDRE                                         r  alu_unit/write_enable_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.269     3.586 r  alu_unit/write_enable_reg/Q
                         net (fo=4, unplaced)         0.556     4.142    alu_unit/write_enable
                                                                      r  alu_unit/register3[3]_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.153     4.295 r  alu_unit/register3[3]_i_1/O
                         net (fo=4, unplaced)         0.369     4.664    rf/register3_reg[3]_2[0]
                         FDPE                                         r  rf/register3_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      5.800     5.800 r  
                         clock source latency         1.200     7.000    
                                                      0.000     7.000 r  clk (IN)
                         net (fo=0)                   0.000     7.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.754     7.754 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554     8.308    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.113     8.421 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, unplaced)        0.439     8.860    rf/CLK
                         FDPE                                         r  rf/register3_reg[1]/C
                         clock pessimism              0.112     8.972    
                         clock uncertainty           -0.035     8.937    
                         FDPE (Setup_fdpe_C_CE)      -0.242     8.695    rf/register3_reg[1]
  -------------------------------------------------------------------
                         required time                          8.695    
                         arrival time                          -4.664    
  -------------------------------------------------------------------
                         slack                                  4.031    

Slack (MET) :             4.031ns  (required time - arrival time)
  Source:                 alu_unit/write_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Destination:            rf/register3_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Path Group:             r2r
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.800ns  (sys_clock rise@5.800ns - sys_clock rise@0.000ns)
  Data Path Delay:        1.347ns  (logic 0.422ns (31.329%)  route 0.925ns (68.671%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.060ns = ( 8.860 - 5.800 ) 
    Source Clock Delay      (SCD):    3.317ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         net (fo=0)                   0.000     1.200    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.830     2.030 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     2.613    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.120     2.733 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, unplaced)        0.584     3.317    alu_unit/CLK
                         FDRE                                         r  alu_unit/write_enable_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.269     3.586 r  alu_unit/write_enable_reg/Q
                         net (fo=4, unplaced)         0.556     4.142    alu_unit/write_enable
                                                                      r  alu_unit/register3[3]_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.153     4.295 r  alu_unit/register3[3]_i_1/O
                         net (fo=4, unplaced)         0.369     4.664    rf/register3_reg[3]_2[0]
                         FDCE                                         r  rf/register3_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      5.800     5.800 r  
                         clock source latency         1.200     7.000    
                                                      0.000     7.000 r  clk (IN)
                         net (fo=0)                   0.000     7.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.754     7.754 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554     8.308    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.113     8.421 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, unplaced)        0.439     8.860    rf/CLK
                         FDCE                                         r  rf/register3_reg[2]/C
                         clock pessimism              0.112     8.972    
                         clock uncertainty           -0.035     8.937    
                         FDCE (Setup_fdce_C_CE)      -0.242     8.695    rf/register3_reg[2]
  -------------------------------------------------------------------
                         required time                          8.695    
                         arrival time                          -4.664    
  -------------------------------------------------------------------
                         slack                                  4.031    

Slack (MET) :             4.031ns  (required time - arrival time)
  Source:                 alu_unit/write_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Destination:            rf/register3_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Path Group:             r2r
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.800ns  (sys_clock rise@5.800ns - sys_clock rise@0.000ns)
  Data Path Delay:        1.347ns  (logic 0.422ns (31.329%)  route 0.925ns (68.671%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.060ns = ( 8.860 - 5.800 ) 
    Source Clock Delay      (SCD):    3.317ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         net (fo=0)                   0.000     1.200    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.830     2.030 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     2.613    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.120     2.733 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, unplaced)        0.584     3.317    alu_unit/CLK
                         FDRE                                         r  alu_unit/write_enable_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.269     3.586 r  alu_unit/write_enable_reg/Q
                         net (fo=4, unplaced)         0.556     4.142    alu_unit/write_enable
                                                                      r  alu_unit/register3[3]_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.153     4.295 r  alu_unit/register3[3]_i_1/O
                         net (fo=4, unplaced)         0.369     4.664    rf/register3_reg[3]_2[0]
                         FDCE                                         r  rf/register3_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      5.800     5.800 r  
                         clock source latency         1.200     7.000    
                                                      0.000     7.000 r  clk (IN)
                         net (fo=0)                   0.000     7.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.754     7.754 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554     8.308    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.113     8.421 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, unplaced)        0.439     8.860    rf/CLK
                         FDCE                                         r  rf/register3_reg[3]/C
                         clock pessimism              0.112     8.972    
                         clock uncertainty           -0.035     8.937    
                         FDCE (Setup_fdce_C_CE)      -0.242     8.695    rf/register3_reg[3]
  -------------------------------------------------------------------
                         required time                          8.695    
                         arrival time                          -4.664    
  -------------------------------------------------------------------
                         slack                                  4.031    

Slack (MET) :             4.947ns  (required time - arrival time)
  Source:                 alu_unit/result_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Destination:            rf/register1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Path Group:             r2r
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.800ns  (sys_clock rise@5.800ns - sys_clock rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.269ns (49.907%)  route 0.270ns (50.093%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.060ns = ( 8.860 - 5.800 ) 
    Source Clock Delay      (SCD):    3.317ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         net (fo=0)                   0.000     1.200    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.830     2.030 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     2.613    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.120     2.733 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, unplaced)        0.584     3.317    alu_unit/CLK
                         FDRE                                         r  alu_unit/result_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.269     3.586 r  alu_unit/result_reg[0]/Q
                         net (fo=5, unplaced)         0.270     3.856    rf/register3_reg[3]_1[0]
                         FDCE                                         r  rf/register1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      5.800     5.800 r  
                         clock source latency         1.200     7.000    
                                                      0.000     7.000 r  clk (IN)
                         net (fo=0)                   0.000     7.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.754     7.754 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554     8.308    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.113     8.421 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, unplaced)        0.439     8.860    rf/CLK
                         FDCE                                         r  rf/register1_reg[0]/C
                         clock pessimism              0.112     8.972    
                         clock uncertainty           -0.035     8.937    
                         FDCE (Setup_fdce_C_D)       -0.134     8.803    rf/register1_reg[0]
  -------------------------------------------------------------------
                         required time                          8.803    
                         arrival time                          -3.856    
  -------------------------------------------------------------------
                         slack                                  4.947    

Slack (MET) :             4.947ns  (required time - arrival time)
  Source:                 alu_unit/result_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Destination:            rf/register1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Path Group:             r2r
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.800ns  (sys_clock rise@5.800ns - sys_clock rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.269ns (49.907%)  route 0.270ns (50.093%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.060ns = ( 8.860 - 5.800 ) 
    Source Clock Delay      (SCD):    3.317ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         net (fo=0)                   0.000     1.200    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.830     2.030 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     2.613    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.120     2.733 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, unplaced)        0.584     3.317    alu_unit/CLK
                         FDRE                                         r  alu_unit/result_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.269     3.586 r  alu_unit/result_reg[1]/Q
                         net (fo=5, unplaced)         0.270     3.856    rf/register3_reg[3]_1[1]
                         FDCE                                         r  rf/register1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      5.800     5.800 r  
                         clock source latency         1.200     7.000    
                                                      0.000     7.000 r  clk (IN)
                         net (fo=0)                   0.000     7.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.754     7.754 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554     8.308    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.113     8.421 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, unplaced)        0.439     8.860    rf/CLK
                         FDCE                                         r  rf/register1_reg[1]/C
                         clock pessimism              0.112     8.972    
                         clock uncertainty           -0.035     8.937    
                         FDCE (Setup_fdce_C_D)       -0.134     8.803    rf/register1_reg[1]
  -------------------------------------------------------------------
                         required time                          8.803    
                         arrival time                          -3.856    
  -------------------------------------------------------------------
                         slack                                  4.947    

Slack (MET) :             4.947ns  (required time - arrival time)
  Source:                 alu_unit/result_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Destination:            rf/register1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Path Group:             r2r
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.800ns  (sys_clock rise@5.800ns - sys_clock rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.269ns (49.907%)  route 0.270ns (50.093%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.060ns = ( 8.860 - 5.800 ) 
    Source Clock Delay      (SCD):    3.317ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         net (fo=0)                   0.000     1.200    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.830     2.030 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     2.613    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.120     2.733 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, unplaced)        0.584     3.317    alu_unit/CLK
                         FDRE                                         r  alu_unit/result_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.269     3.586 r  alu_unit/result_reg[2]/Q
                         net (fo=5, unplaced)         0.270     3.856    rf/register3_reg[3]_1[2]
                         FDCE                                         r  rf/register1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      5.800     5.800 r  
                         clock source latency         1.200     7.000    
                                                      0.000     7.000 r  clk (IN)
                         net (fo=0)                   0.000     7.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.754     7.754 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554     8.308    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.113     8.421 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, unplaced)        0.439     8.860    rf/CLK
                         FDCE                                         r  rf/register1_reg[2]/C
                         clock pessimism              0.112     8.972    
                         clock uncertainty           -0.035     8.937    
                         FDCE (Setup_fdce_C_D)       -0.134     8.803    rf/register1_reg[2]
  -------------------------------------------------------------------
                         required time                          8.803    
                         arrival time                          -3.856    
  -------------------------------------------------------------------
                         slack                                  4.947    

Slack (MET) :             4.947ns  (required time - arrival time)
  Source:                 alu_unit/result_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Destination:            rf/register1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Path Group:             r2r
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.800ns  (sys_clock rise@5.800ns - sys_clock rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.269ns (49.907%)  route 0.270ns (50.093%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.060ns = ( 8.860 - 5.800 ) 
    Source Clock Delay      (SCD):    3.317ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         net (fo=0)                   0.000     1.200    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.830     2.030 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     2.613    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.120     2.733 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, unplaced)        0.584     3.317    alu_unit/CLK
                         FDRE                                         r  alu_unit/result_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.269     3.586 r  alu_unit/result_reg[3]/Q
                         net (fo=5, unplaced)         0.270     3.856    rf/register3_reg[3]_1[3]
                         FDCE                                         r  rf/register1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      5.800     5.800 r  
                         clock source latency         1.200     7.000    
                                                      0.000     7.000 r  clk (IN)
                         net (fo=0)                   0.000     7.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.754     7.754 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554     8.308    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.113     8.421 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, unplaced)        0.439     8.860    rf/CLK
                         FDCE                                         r  rf/register1_reg[3]/C
                         clock pessimism              0.112     8.972    
                         clock uncertainty           -0.035     8.937    
                         FDCE (Setup_fdce_C_D)       -0.134     8.803    rf/register1_reg[3]
  -------------------------------------------------------------------
                         required time                          8.803    
                         arrival time                          -3.856    
  -------------------------------------------------------------------
                         slack                                  4.947    

Slack (MET) :             4.947ns  (required time - arrival time)
  Source:                 alu_unit/result_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Destination:            rf/register2_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Path Group:             r2r
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.800ns  (sys_clock rise@5.800ns - sys_clock rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.269ns (49.907%)  route 0.270ns (50.093%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.060ns = ( 8.860 - 5.800 ) 
    Source Clock Delay      (SCD):    3.317ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         net (fo=0)                   0.000     1.200    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.830     2.030 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     2.613    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.120     2.733 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, unplaced)        0.584     3.317    alu_unit/CLK
                         FDRE                                         r  alu_unit/result_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.269     3.586 r  alu_unit/result_reg[0]/Q
                         net (fo=5, unplaced)         0.270     3.856    rf/register3_reg[3]_1[0]
                         FDPE                                         r  rf/register2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      5.800     5.800 r  
                         clock source latency         1.200     7.000    
                                                      0.000     7.000 r  clk (IN)
                         net (fo=0)                   0.000     7.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.754     7.754 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554     8.308    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.113     8.421 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, unplaced)        0.439     8.860    rf/CLK
                         FDPE                                         r  rf/register2_reg[0]/C
                         clock pessimism              0.112     8.972    
                         clock uncertainty           -0.035     8.937    
                         FDPE (Setup_fdpe_C_D)       -0.134     8.803    rf/register2_reg[0]
  -------------------------------------------------------------------
                         required time                          8.803    
                         arrival time                          -3.856    
  -------------------------------------------------------------------
                         slack                                  4.947    

Slack (MET) :             4.947ns  (required time - arrival time)
  Source:                 alu_unit/result_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Destination:            rf/register2_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Path Group:             r2r
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.800ns  (sys_clock rise@5.800ns - sys_clock rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.269ns (49.907%)  route 0.270ns (50.093%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.060ns = ( 8.860 - 5.800 ) 
    Source Clock Delay      (SCD):    3.317ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         net (fo=0)                   0.000     1.200    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.830     2.030 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     2.613    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.120     2.733 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, unplaced)        0.584     3.317    alu_unit/CLK
                         FDRE                                         r  alu_unit/result_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.269     3.586 r  alu_unit/result_reg[1]/Q
                         net (fo=5, unplaced)         0.270     3.856    rf/register3_reg[3]_1[1]
                         FDCE                                         r  rf/register2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      5.800     5.800 r  
                         clock source latency         1.200     7.000    
                                                      0.000     7.000 r  clk (IN)
                         net (fo=0)                   0.000     7.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.754     7.754 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554     8.308    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.113     8.421 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, unplaced)        0.439     8.860    rf/CLK
                         FDCE                                         r  rf/register2_reg[1]/C
                         clock pessimism              0.112     8.972    
                         clock uncertainty           -0.035     8.937    
                         FDCE (Setup_fdce_C_D)       -0.134     8.803    rf/register2_reg[1]
  -------------------------------------------------------------------
                         required time                          8.803    
                         arrival time                          -3.856    
  -------------------------------------------------------------------
                         slack                                  4.947    

Slack (MET) :             4.947ns  (required time - arrival time)
  Source:                 alu_unit/result_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Destination:            rf/register2_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Path Group:             r2r
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.800ns  (sys_clock rise@5.800ns - sys_clock rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.269ns (49.907%)  route 0.270ns (50.093%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.060ns = ( 8.860 - 5.800 ) 
    Source Clock Delay      (SCD):    3.317ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         net (fo=0)                   0.000     1.200    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.830     2.030 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     2.613    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.120     2.733 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, unplaced)        0.584     3.317    alu_unit/CLK
                         FDRE                                         r  alu_unit/result_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.269     3.586 r  alu_unit/result_reg[2]/Q
                         net (fo=5, unplaced)         0.270     3.856    rf/register3_reg[3]_1[2]
                         FDCE                                         r  rf/register2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      5.800     5.800 r  
                         clock source latency         1.200     7.000    
                                                      0.000     7.000 r  clk (IN)
                         net (fo=0)                   0.000     7.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.754     7.754 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554     8.308    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.113     8.421 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, unplaced)        0.439     8.860    rf/CLK
                         FDCE                                         r  rf/register2_reg[2]/C
                         clock pessimism              0.112     8.972    
                         clock uncertainty           -0.035     8.937    
                         FDCE (Setup_fdce_C_D)       -0.134     8.803    rf/register2_reg[2]
  -------------------------------------------------------------------
                         required time                          8.803    
                         arrival time                          -3.856    
  -------------------------------------------------------------------
                         slack                                  4.947    

Slack (MET) :             4.947ns  (required time - arrival time)
  Source:                 alu_unit/result_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Destination:            rf/register2_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Path Group:             r2r
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.800ns  (sys_clock rise@5.800ns - sys_clock rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.269ns (49.907%)  route 0.270ns (50.093%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.060ns = ( 8.860 - 5.800 ) 
    Source Clock Delay      (SCD):    3.317ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         net (fo=0)                   0.000     1.200    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.830     2.030 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     2.613    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.120     2.733 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, unplaced)        0.584     3.317    alu_unit/CLK
                         FDRE                                         r  alu_unit/result_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.269     3.586 r  alu_unit/result_reg[3]/Q
                         net (fo=5, unplaced)         0.270     3.856    rf/register3_reg[3]_1[3]
                         FDCE                                         r  rf/register2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      5.800     5.800 r  
                         clock source latency         1.200     7.000    
                                                      0.000     7.000 r  clk (IN)
                         net (fo=0)                   0.000     7.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.754     7.754 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554     8.308    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.113     8.421 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, unplaced)        0.439     8.860    rf/CLK
                         FDCE                                         r  rf/register2_reg[3]/C
                         clock pessimism              0.112     8.972    
                         clock uncertainty           -0.035     8.937    
                         FDCE (Setup_fdce_C_D)       -0.134     8.803    rf/register2_reg[3]
  -------------------------------------------------------------------
                         required time                          8.803    
                         arrival time                          -3.856    
  -------------------------------------------------------------------
                         slack                                  4.947    

Slack (MET) :             4.947ns  (required time - arrival time)
  Source:                 alu_unit/result_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Destination:            rf/register3_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Path Group:             r2r
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.800ns  (sys_clock rise@5.800ns - sys_clock rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.269ns (49.907%)  route 0.270ns (50.093%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.060ns = ( 8.860 - 5.800 ) 
    Source Clock Delay      (SCD):    3.317ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         net (fo=0)                   0.000     1.200    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.830     2.030 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     2.613    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.120     2.733 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, unplaced)        0.584     3.317    alu_unit/CLK
                         FDRE                                         r  alu_unit/result_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.269     3.586 r  alu_unit/result_reg[0]/Q
                         net (fo=5, unplaced)         0.270     3.856    rf/register3_reg[3]_1[0]
                         FDCE                                         r  rf/register3_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      5.800     5.800 r  
                         clock source latency         1.200     7.000    
                                                      0.000     7.000 r  clk (IN)
                         net (fo=0)                   0.000     7.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.754     7.754 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554     8.308    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.113     8.421 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, unplaced)        0.439     8.860    rf/CLK
                         FDCE                                         r  rf/register3_reg[0]/C
                         clock pessimism              0.112     8.972    
                         clock uncertainty           -0.035     8.937    
                         FDCE (Setup_fdce_C_D)       -0.134     8.803    rf/register3_reg[0]
  -------------------------------------------------------------------
                         required time                          8.803    
                         arrival time                          -3.856    
  -------------------------------------------------------------------
                         slack                                  4.947    

Slack (MET) :             4.947ns  (required time - arrival time)
  Source:                 alu_unit/result_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Destination:            rf/register3_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Path Group:             r2r
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.800ns  (sys_clock rise@5.800ns - sys_clock rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.269ns (49.907%)  route 0.270ns (50.093%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.060ns = ( 8.860 - 5.800 ) 
    Source Clock Delay      (SCD):    3.317ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         net (fo=0)                   0.000     1.200    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.830     2.030 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     2.613    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.120     2.733 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, unplaced)        0.584     3.317    alu_unit/CLK
                         FDRE                                         r  alu_unit/result_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.269     3.586 r  alu_unit/result_reg[1]/Q
                         net (fo=5, unplaced)         0.270     3.856    rf/register3_reg[3]_1[1]
                         FDPE                                         r  rf/register3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      5.800     5.800 r  
                         clock source latency         1.200     7.000    
                                                      0.000     7.000 r  clk (IN)
                         net (fo=0)                   0.000     7.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.754     7.754 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554     8.308    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.113     8.421 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, unplaced)        0.439     8.860    rf/CLK
                         FDPE                                         r  rf/register3_reg[1]/C
                         clock pessimism              0.112     8.972    
                         clock uncertainty           -0.035     8.937    
                         FDPE (Setup_fdpe_C_D)       -0.134     8.803    rf/register3_reg[1]
  -------------------------------------------------------------------
                         required time                          8.803    
                         arrival time                          -3.856    
  -------------------------------------------------------------------
                         slack                                  4.947    

Slack (MET) :             4.947ns  (required time - arrival time)
  Source:                 alu_unit/result_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Destination:            rf/register3_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Path Group:             r2r
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.800ns  (sys_clock rise@5.800ns - sys_clock rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.269ns (49.907%)  route 0.270ns (50.093%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.060ns = ( 8.860 - 5.800 ) 
    Source Clock Delay      (SCD):    3.317ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         net (fo=0)                   0.000     1.200    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.830     2.030 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     2.613    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.120     2.733 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, unplaced)        0.584     3.317    alu_unit/CLK
                         FDRE                                         r  alu_unit/result_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.269     3.586 r  alu_unit/result_reg[2]/Q
                         net (fo=5, unplaced)         0.270     3.856    rf/register3_reg[3]_1[2]
                         FDCE                                         r  rf/register3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      5.800     5.800 r  
                         clock source latency         1.200     7.000    
                                                      0.000     7.000 r  clk (IN)
                         net (fo=0)                   0.000     7.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.754     7.754 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554     8.308    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.113     8.421 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, unplaced)        0.439     8.860    rf/CLK
                         FDCE                                         r  rf/register3_reg[2]/C
                         clock pessimism              0.112     8.972    
                         clock uncertainty           -0.035     8.937    
                         FDCE (Setup_fdce_C_D)       -0.134     8.803    rf/register3_reg[2]
  -------------------------------------------------------------------
                         required time                          8.803    
                         arrival time                          -3.856    
  -------------------------------------------------------------------
                         slack                                  4.947    

Slack (MET) :             4.947ns  (required time - arrival time)
  Source:                 alu_unit/result_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Destination:            rf/register3_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Path Group:             r2r
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.800ns  (sys_clock rise@5.800ns - sys_clock rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.269ns (49.907%)  route 0.270ns (50.093%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.060ns = ( 8.860 - 5.800 ) 
    Source Clock Delay      (SCD):    3.317ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         net (fo=0)                   0.000     1.200    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.830     2.030 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     2.613    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.120     2.733 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, unplaced)        0.584     3.317    alu_unit/CLK
                         FDRE                                         r  alu_unit/result_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.269     3.586 r  alu_unit/result_reg[3]/Q
                         net (fo=5, unplaced)         0.270     3.856    rf/register3_reg[3]_1[3]
                         FDCE                                         r  rf/register3_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      5.800     5.800 r  
                         clock source latency         1.200     7.000    
                                                      0.000     7.000 r  clk (IN)
                         net (fo=0)                   0.000     7.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.754     7.754 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554     8.308    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.113     8.421 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, unplaced)        0.439     8.860    rf/CLK
                         FDCE                                         r  rf/register3_reg[3]/C
                         clock pessimism              0.112     8.972    
                         clock uncertainty           -0.035     8.937    
                         FDCE (Setup_fdce_C_D)       -0.134     8.803    rf/register3_reg[3]
  -------------------------------------------------------------------
                         required time                          8.803    
                         arrival time                          -3.856    
  -------------------------------------------------------------------
                         slack                                  4.947    

Slack (MET) :             4.947ns  (required time - arrival time)
  Source:                 alu_unit/result_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Destination:            rf/register4_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Path Group:             r2r
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.800ns  (sys_clock rise@5.800ns - sys_clock rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.269ns (49.907%)  route 0.270ns (50.093%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.060ns = ( 8.860 - 5.800 ) 
    Source Clock Delay      (SCD):    3.317ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         net (fo=0)                   0.000     1.200    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.830     2.030 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     2.613    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.120     2.733 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, unplaced)        0.584     3.317    alu_unit/CLK
                         FDRE                                         r  alu_unit/result_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.269     3.586 r  alu_unit/result_reg[0]/Q
                         net (fo=5, unplaced)         0.270     3.856    rf/register3_reg[3]_1[0]
                         FDPE                                         r  rf/register4_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      5.800     5.800 r  
                         clock source latency         1.200     7.000    
                                                      0.000     7.000 r  clk (IN)
                         net (fo=0)                   0.000     7.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.754     7.754 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554     8.308    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.113     8.421 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, unplaced)        0.439     8.860    rf/CLK
                         FDPE                                         r  rf/register4_reg[0]/C
                         clock pessimism              0.112     8.972    
                         clock uncertainty           -0.035     8.937    
                         FDPE (Setup_fdpe_C_D)       -0.134     8.803    rf/register4_reg[0]
  -------------------------------------------------------------------
                         required time                          8.803    
                         arrival time                          -3.856    
  -------------------------------------------------------------------
                         slack                                  4.947    

Slack (MET) :             4.947ns  (required time - arrival time)
  Source:                 alu_unit/result_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Destination:            rf/register4_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Path Group:             r2r
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.800ns  (sys_clock rise@5.800ns - sys_clock rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.269ns (49.907%)  route 0.270ns (50.093%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.060ns = ( 8.860 - 5.800 ) 
    Source Clock Delay      (SCD):    3.317ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         net (fo=0)                   0.000     1.200    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.830     2.030 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     2.613    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.120     2.733 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, unplaced)        0.584     3.317    alu_unit/CLK
                         FDRE                                         r  alu_unit/result_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.269     3.586 r  alu_unit/result_reg[1]/Q
                         net (fo=5, unplaced)         0.270     3.856    rf/register3_reg[3]_1[1]
                         FDPE                                         r  rf/register4_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      5.800     5.800 r  
                         clock source latency         1.200     7.000    
                                                      0.000     7.000 r  clk (IN)
                         net (fo=0)                   0.000     7.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.754     7.754 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554     8.308    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.113     8.421 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, unplaced)        0.439     8.860    rf/CLK
                         FDPE                                         r  rf/register4_reg[1]/C
                         clock pessimism              0.112     8.972    
                         clock uncertainty           -0.035     8.937    
                         FDPE (Setup_fdpe_C_D)       -0.134     8.803    rf/register4_reg[1]
  -------------------------------------------------------------------
                         required time                          8.803    
                         arrival time                          -3.856    
  -------------------------------------------------------------------
                         slack                                  4.947    

Slack (MET) :             4.947ns  (required time - arrival time)
  Source:                 alu_unit/result_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Destination:            rf/register4_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Path Group:             r2r
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.800ns  (sys_clock rise@5.800ns - sys_clock rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.269ns (49.907%)  route 0.270ns (50.093%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.060ns = ( 8.860 - 5.800 ) 
    Source Clock Delay      (SCD):    3.317ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         net (fo=0)                   0.000     1.200    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.830     2.030 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     2.613    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.120     2.733 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, unplaced)        0.584     3.317    alu_unit/CLK
                         FDRE                                         r  alu_unit/result_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.269     3.586 r  alu_unit/result_reg[2]/Q
                         net (fo=5, unplaced)         0.270     3.856    rf/register3_reg[3]_1[2]
                         FDCE                                         r  rf/register4_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      5.800     5.800 r  
                         clock source latency         1.200     7.000    
                                                      0.000     7.000 r  clk (IN)
                         net (fo=0)                   0.000     7.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.754     7.754 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554     8.308    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.113     8.421 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, unplaced)        0.439     8.860    rf/CLK
                         FDCE                                         r  rf/register4_reg[2]/C
                         clock pessimism              0.112     8.972    
                         clock uncertainty           -0.035     8.937    
                         FDCE (Setup_fdce_C_D)       -0.134     8.803    rf/register4_reg[2]
  -------------------------------------------------------------------
                         required time                          8.803    
                         arrival time                          -3.856    
  -------------------------------------------------------------------
                         slack                                  4.947    

Slack (MET) :             4.947ns  (required time - arrival time)
  Source:                 alu_unit/result_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Destination:            rf/register4_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Path Group:             r2r
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.800ns  (sys_clock rise@5.800ns - sys_clock rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.269ns (49.907%)  route 0.270ns (50.093%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.060ns = ( 8.860 - 5.800 ) 
    Source Clock Delay      (SCD):    3.317ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         net (fo=0)                   0.000     1.200    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.830     2.030 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     2.613    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.120     2.733 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, unplaced)        0.584     3.317    alu_unit/CLK
                         FDRE                                         r  alu_unit/result_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.269     3.586 r  alu_unit/result_reg[3]/Q
                         net (fo=5, unplaced)         0.270     3.856    rf/register3_reg[3]_1[3]
                         FDCE                                         r  rf/register4_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      5.800     5.800 r  
                         clock source latency         1.200     7.000    
                                                      0.000     7.000 r  clk (IN)
                         net (fo=0)                   0.000     7.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.754     7.754 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554     8.308    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.113     8.421 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, unplaced)        0.439     8.860    rf/CLK
                         FDCE                                         r  rf/register4_reg[3]/C
                         clock pessimism              0.112     8.972    
                         clock uncertainty           -0.035     8.937    
                         FDCE (Setup_fdce_C_D)       -0.134     8.803    rf/register4_reg[3]
  -------------------------------------------------------------------
                         required time                          8.803    
                         arrival time                          -3.856    
  -------------------------------------------------------------------
                         slack                                  4.947    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 alu_unit/result_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Destination:            rf/register1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Path Group:             r2r
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clock rise@0.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.100ns (46.770%)  route 0.114ns (53.230%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.090ns
    Source Clock Delay      (SCD):    1.680ns
    Clock Pessimism Removal (CPR):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         net (fo=0)                   0.000     1.200    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.094     1.294 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.246     1.540    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     1.566 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, unplaced)        0.114     1.680    alu_unit/CLK
                         FDRE                                         r  alu_unit/result_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.100     1.780 r  alu_unit/result_reg[0]/Q
                         net (fo=5, unplaced)         0.114     1.894    rf/register3_reg[3]_1[0]
                         FDCE                                         r  rf/register1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         net (fo=0)                   0.000     1.200    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.342     1.542 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.259     1.801    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     1.831 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, unplaced)        0.259     2.090    rf/CLK
                         FDCE                                         r  rf/register1_reg[0]/C
                         clock pessimism             -0.265     1.825    
                         FDCE (Hold_fdce_C_D)        -0.017     1.808    rf/register1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.808    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 alu_unit/result_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Destination:            rf/register1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Path Group:             r2r
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clock rise@0.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.100ns (46.770%)  route 0.114ns (53.230%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.090ns
    Source Clock Delay      (SCD):    1.680ns
    Clock Pessimism Removal (CPR):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         net (fo=0)                   0.000     1.200    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.094     1.294 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.246     1.540    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     1.566 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, unplaced)        0.114     1.680    alu_unit/CLK
                         FDRE                                         r  alu_unit/result_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.100     1.780 r  alu_unit/result_reg[1]/Q
                         net (fo=5, unplaced)         0.114     1.894    rf/register3_reg[3]_1[1]
                         FDCE                                         r  rf/register1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         net (fo=0)                   0.000     1.200    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.342     1.542 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.259     1.801    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     1.831 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, unplaced)        0.259     2.090    rf/CLK
                         FDCE                                         r  rf/register1_reg[1]/C
                         clock pessimism             -0.265     1.825    
                         FDCE (Hold_fdce_C_D)        -0.017     1.808    rf/register1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.808    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 alu_unit/result_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Destination:            rf/register1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Path Group:             r2r
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clock rise@0.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.100ns (46.770%)  route 0.114ns (53.230%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.090ns
    Source Clock Delay      (SCD):    1.680ns
    Clock Pessimism Removal (CPR):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         net (fo=0)                   0.000     1.200    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.094     1.294 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.246     1.540    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     1.566 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, unplaced)        0.114     1.680    alu_unit/CLK
                         FDRE                                         r  alu_unit/result_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.100     1.780 r  alu_unit/result_reg[2]/Q
                         net (fo=5, unplaced)         0.114     1.894    rf/register3_reg[3]_1[2]
                         FDCE                                         r  rf/register1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         net (fo=0)                   0.000     1.200    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.342     1.542 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.259     1.801    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     1.831 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, unplaced)        0.259     2.090    rf/CLK
                         FDCE                                         r  rf/register1_reg[2]/C
                         clock pessimism             -0.265     1.825    
                         FDCE (Hold_fdce_C_D)        -0.017     1.808    rf/register1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.808    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 alu_unit/result_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Destination:            rf/register1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Path Group:             r2r
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clock rise@0.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.100ns (46.770%)  route 0.114ns (53.230%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.090ns
    Source Clock Delay      (SCD):    1.680ns
    Clock Pessimism Removal (CPR):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         net (fo=0)                   0.000     1.200    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.094     1.294 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.246     1.540    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     1.566 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, unplaced)        0.114     1.680    alu_unit/CLK
                         FDRE                                         r  alu_unit/result_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.100     1.780 r  alu_unit/result_reg[3]/Q
                         net (fo=5, unplaced)         0.114     1.894    rf/register3_reg[3]_1[3]
                         FDCE                                         r  rf/register1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         net (fo=0)                   0.000     1.200    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.342     1.542 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.259     1.801    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     1.831 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, unplaced)        0.259     2.090    rf/CLK
                         FDCE                                         r  rf/register1_reg[3]/C
                         clock pessimism             -0.265     1.825    
                         FDCE (Hold_fdce_C_D)        -0.017     1.808    rf/register1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.808    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 alu_unit/result_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Destination:            rf/register2_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Path Group:             r2r
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clock rise@0.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.100ns (46.770%)  route 0.114ns (53.230%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.090ns
    Source Clock Delay      (SCD):    1.680ns
    Clock Pessimism Removal (CPR):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         net (fo=0)                   0.000     1.200    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.094     1.294 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.246     1.540    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     1.566 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, unplaced)        0.114     1.680    alu_unit/CLK
                         FDRE                                         r  alu_unit/result_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.100     1.780 r  alu_unit/result_reg[0]/Q
                         net (fo=5, unplaced)         0.114     1.894    rf/register3_reg[3]_1[0]
                         FDPE                                         r  rf/register2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         net (fo=0)                   0.000     1.200    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.342     1.542 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.259     1.801    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     1.831 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, unplaced)        0.259     2.090    rf/CLK
                         FDPE                                         r  rf/register2_reg[0]/C
                         clock pessimism             -0.265     1.825    
                         FDPE (Hold_fdpe_C_D)        -0.017     1.808    rf/register2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.808    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 alu_unit/result_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Destination:            rf/register2_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Path Group:             r2r
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clock rise@0.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.100ns (46.770%)  route 0.114ns (53.230%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.090ns
    Source Clock Delay      (SCD):    1.680ns
    Clock Pessimism Removal (CPR):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         net (fo=0)                   0.000     1.200    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.094     1.294 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.246     1.540    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     1.566 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, unplaced)        0.114     1.680    alu_unit/CLK
                         FDRE                                         r  alu_unit/result_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.100     1.780 r  alu_unit/result_reg[1]/Q
                         net (fo=5, unplaced)         0.114     1.894    rf/register3_reg[3]_1[1]
                         FDCE                                         r  rf/register2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         net (fo=0)                   0.000     1.200    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.342     1.542 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.259     1.801    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     1.831 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, unplaced)        0.259     2.090    rf/CLK
                         FDCE                                         r  rf/register2_reg[1]/C
                         clock pessimism             -0.265     1.825    
                         FDCE (Hold_fdce_C_D)        -0.017     1.808    rf/register2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.808    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 alu_unit/result_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Destination:            rf/register2_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Path Group:             r2r
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clock rise@0.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.100ns (46.770%)  route 0.114ns (53.230%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.090ns
    Source Clock Delay      (SCD):    1.680ns
    Clock Pessimism Removal (CPR):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         net (fo=0)                   0.000     1.200    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.094     1.294 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.246     1.540    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     1.566 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, unplaced)        0.114     1.680    alu_unit/CLK
                         FDRE                                         r  alu_unit/result_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.100     1.780 r  alu_unit/result_reg[2]/Q
                         net (fo=5, unplaced)         0.114     1.894    rf/register3_reg[3]_1[2]
                         FDCE                                         r  rf/register2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         net (fo=0)                   0.000     1.200    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.342     1.542 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.259     1.801    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     1.831 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, unplaced)        0.259     2.090    rf/CLK
                         FDCE                                         r  rf/register2_reg[2]/C
                         clock pessimism             -0.265     1.825    
                         FDCE (Hold_fdce_C_D)        -0.017     1.808    rf/register2_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.808    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 alu_unit/result_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Destination:            rf/register2_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Path Group:             r2r
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clock rise@0.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.100ns (46.770%)  route 0.114ns (53.230%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.090ns
    Source Clock Delay      (SCD):    1.680ns
    Clock Pessimism Removal (CPR):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         net (fo=0)                   0.000     1.200    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.094     1.294 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.246     1.540    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     1.566 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, unplaced)        0.114     1.680    alu_unit/CLK
                         FDRE                                         r  alu_unit/result_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.100     1.780 r  alu_unit/result_reg[3]/Q
                         net (fo=5, unplaced)         0.114     1.894    rf/register3_reg[3]_1[3]
                         FDCE                                         r  rf/register2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         net (fo=0)                   0.000     1.200    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.342     1.542 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.259     1.801    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     1.831 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, unplaced)        0.259     2.090    rf/CLK
                         FDCE                                         r  rf/register2_reg[3]/C
                         clock pessimism             -0.265     1.825    
                         FDCE (Hold_fdce_C_D)        -0.017     1.808    rf/register2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.808    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 alu_unit/result_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Destination:            rf/register3_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Path Group:             r2r
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clock rise@0.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.100ns (46.770%)  route 0.114ns (53.230%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.090ns
    Source Clock Delay      (SCD):    1.680ns
    Clock Pessimism Removal (CPR):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         net (fo=0)                   0.000     1.200    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.094     1.294 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.246     1.540    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     1.566 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, unplaced)        0.114     1.680    alu_unit/CLK
                         FDRE                                         r  alu_unit/result_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.100     1.780 r  alu_unit/result_reg[0]/Q
                         net (fo=5, unplaced)         0.114     1.894    rf/register3_reg[3]_1[0]
                         FDCE                                         r  rf/register3_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         net (fo=0)                   0.000     1.200    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.342     1.542 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.259     1.801    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     1.831 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, unplaced)        0.259     2.090    rf/CLK
                         FDCE                                         r  rf/register3_reg[0]/C
                         clock pessimism             -0.265     1.825    
                         FDCE (Hold_fdce_C_D)        -0.017     1.808    rf/register3_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.808    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 alu_unit/result_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Destination:            rf/register3_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Path Group:             r2r
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clock rise@0.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.100ns (46.770%)  route 0.114ns (53.230%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.090ns
    Source Clock Delay      (SCD):    1.680ns
    Clock Pessimism Removal (CPR):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         net (fo=0)                   0.000     1.200    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.094     1.294 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.246     1.540    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     1.566 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, unplaced)        0.114     1.680    alu_unit/CLK
                         FDRE                                         r  alu_unit/result_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.100     1.780 r  alu_unit/result_reg[1]/Q
                         net (fo=5, unplaced)         0.114     1.894    rf/register3_reg[3]_1[1]
                         FDPE                                         r  rf/register3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         net (fo=0)                   0.000     1.200    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.342     1.542 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.259     1.801    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     1.831 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, unplaced)        0.259     2.090    rf/CLK
                         FDPE                                         r  rf/register3_reg[1]/C
                         clock pessimism             -0.265     1.825    
                         FDPE (Hold_fdpe_C_D)        -0.017     1.808    rf/register3_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.808    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 alu_unit/result_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Destination:            rf/register3_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Path Group:             r2r
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clock rise@0.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.100ns (46.770%)  route 0.114ns (53.230%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.090ns
    Source Clock Delay      (SCD):    1.680ns
    Clock Pessimism Removal (CPR):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         net (fo=0)                   0.000     1.200    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.094     1.294 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.246     1.540    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     1.566 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, unplaced)        0.114     1.680    alu_unit/CLK
                         FDRE                                         r  alu_unit/result_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.100     1.780 r  alu_unit/result_reg[2]/Q
                         net (fo=5, unplaced)         0.114     1.894    rf/register3_reg[3]_1[2]
                         FDCE                                         r  rf/register3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         net (fo=0)                   0.000     1.200    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.342     1.542 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.259     1.801    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     1.831 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, unplaced)        0.259     2.090    rf/CLK
                         FDCE                                         r  rf/register3_reg[2]/C
                         clock pessimism             -0.265     1.825    
                         FDCE (Hold_fdce_C_D)        -0.017     1.808    rf/register3_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.808    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 alu_unit/result_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Destination:            rf/register3_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Path Group:             r2r
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clock rise@0.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.100ns (46.770%)  route 0.114ns (53.230%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.090ns
    Source Clock Delay      (SCD):    1.680ns
    Clock Pessimism Removal (CPR):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         net (fo=0)                   0.000     1.200    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.094     1.294 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.246     1.540    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     1.566 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, unplaced)        0.114     1.680    alu_unit/CLK
                         FDRE                                         r  alu_unit/result_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.100     1.780 r  alu_unit/result_reg[3]/Q
                         net (fo=5, unplaced)         0.114     1.894    rf/register3_reg[3]_1[3]
                         FDCE                                         r  rf/register3_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         net (fo=0)                   0.000     1.200    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.342     1.542 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.259     1.801    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     1.831 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, unplaced)        0.259     2.090    rf/CLK
                         FDCE                                         r  rf/register3_reg[3]/C
                         clock pessimism             -0.265     1.825    
                         FDCE (Hold_fdce_C_D)        -0.017     1.808    rf/register3_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.808    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 alu_unit/result_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Destination:            rf/register4_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Path Group:             r2r
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clock rise@0.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.100ns (46.770%)  route 0.114ns (53.230%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.090ns
    Source Clock Delay      (SCD):    1.680ns
    Clock Pessimism Removal (CPR):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         net (fo=0)                   0.000     1.200    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.094     1.294 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.246     1.540    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     1.566 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, unplaced)        0.114     1.680    alu_unit/CLK
                         FDRE                                         r  alu_unit/result_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.100     1.780 r  alu_unit/result_reg[0]/Q
                         net (fo=5, unplaced)         0.114     1.894    rf/register3_reg[3]_1[0]
                         FDPE                                         r  rf/register4_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         net (fo=0)                   0.000     1.200    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.342     1.542 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.259     1.801    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     1.831 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, unplaced)        0.259     2.090    rf/CLK
                         FDPE                                         r  rf/register4_reg[0]/C
                         clock pessimism             -0.265     1.825    
                         FDPE (Hold_fdpe_C_D)        -0.017     1.808    rf/register4_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.808    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 alu_unit/result_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Destination:            rf/register4_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Path Group:             r2r
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clock rise@0.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.100ns (46.770%)  route 0.114ns (53.230%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.090ns
    Source Clock Delay      (SCD):    1.680ns
    Clock Pessimism Removal (CPR):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         net (fo=0)                   0.000     1.200    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.094     1.294 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.246     1.540    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     1.566 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, unplaced)        0.114     1.680    alu_unit/CLK
                         FDRE                                         r  alu_unit/result_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.100     1.780 r  alu_unit/result_reg[1]/Q
                         net (fo=5, unplaced)         0.114     1.894    rf/register3_reg[3]_1[1]
                         FDPE                                         r  rf/register4_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         net (fo=0)                   0.000     1.200    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.342     1.542 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.259     1.801    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     1.831 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, unplaced)        0.259     2.090    rf/CLK
                         FDPE                                         r  rf/register4_reg[1]/C
                         clock pessimism             -0.265     1.825    
                         FDPE (Hold_fdpe_C_D)        -0.017     1.808    rf/register4_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.808    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 alu_unit/result_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Destination:            rf/register4_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Path Group:             r2r
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clock rise@0.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.100ns (46.770%)  route 0.114ns (53.230%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.090ns
    Source Clock Delay      (SCD):    1.680ns
    Clock Pessimism Removal (CPR):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         net (fo=0)                   0.000     1.200    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.094     1.294 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.246     1.540    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     1.566 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, unplaced)        0.114     1.680    alu_unit/CLK
                         FDRE                                         r  alu_unit/result_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.100     1.780 r  alu_unit/result_reg[2]/Q
                         net (fo=5, unplaced)         0.114     1.894    rf/register3_reg[3]_1[2]
                         FDCE                                         r  rf/register4_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         net (fo=0)                   0.000     1.200    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.342     1.542 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.259     1.801    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     1.831 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, unplaced)        0.259     2.090    rf/CLK
                         FDCE                                         r  rf/register4_reg[2]/C
                         clock pessimism             -0.265     1.825    
                         FDCE (Hold_fdce_C_D)        -0.017     1.808    rf/register4_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.808    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 alu_unit/result_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Destination:            rf/register4_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Path Group:             r2r
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clock rise@0.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.100ns (46.770%)  route 0.114ns (53.230%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.090ns
    Source Clock Delay      (SCD):    1.680ns
    Clock Pessimism Removal (CPR):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         net (fo=0)                   0.000     1.200    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.094     1.294 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.246     1.540    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     1.566 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, unplaced)        0.114     1.680    alu_unit/CLK
                         FDRE                                         r  alu_unit/result_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.100     1.780 r  alu_unit/result_reg[3]/Q
                         net (fo=5, unplaced)         0.114     1.894    rf/register3_reg[3]_1[3]
                         FDCE                                         r  rf/register4_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         net (fo=0)                   0.000     1.200    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.342     1.542 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.259     1.801    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     1.831 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, unplaced)        0.259     2.090    rf/CLK
                         FDCE                                         r  rf/register4_reg[3]/C
                         clock pessimism             -0.265     1.825    
                         FDCE (Hold_fdce_C_D)        -0.017     1.808    rf/register4_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.808    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 rf/register2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Destination:            alu_unit/carry_flag_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Path Group:             r2r
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clock rise@0.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.192ns (37.351%)  route 0.322ns (62.649%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.090ns
    Source Clock Delay      (SCD):    1.680ns
    Clock Pessimism Removal (CPR):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         net (fo=0)                   0.000     1.200    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.094     1.294 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.246     1.540    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     1.566 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, unplaced)        0.114     1.680    rf/CLK
                         FDCE                                         r  rf/register2_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.100     1.780 r  rf/register2_reg[3]/Q
                         net (fo=2, unplaced)         0.107     1.886    rf/register2[3]
                                                                      r  rf/result[3]_i_4/I5
                         LUT6 (Prop_lut6_I5_O)        0.064     1.950 r  rf/result[3]_i_4/O
                         net (fo=13, unplaced)        0.215     2.166    rf/operand1[3]
                                                                      r  rf/carry_flag_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.028     2.194 r  rf/carry_flag_i_1/O
                         net (fo=1, unplaced)         0.000     2.194    alu_unit/carry_flag_reg_0
                         FDRE                                         r  alu_unit/carry_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         net (fo=0)                   0.000     1.200    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.342     1.542 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.259     1.801    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     1.831 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, unplaced)        0.259     2.090    alu_unit/CLK
                         FDRE                                         r  alu_unit/carry_flag_reg/C
                         clock pessimism             -0.265     1.825    
                         FDRE (Hold_fdre_C_D)         0.065     1.890    alu_unit/carry_flag_reg
  -------------------------------------------------------------------
                         required time                         -1.890    
                         arrival time                           2.194    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 rf/register2_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Destination:            alu_unit/result_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Path Group:             r2r
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clock rise@0.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.192ns (37.229%)  route 0.324ns (62.771%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.090ns
    Source Clock Delay      (SCD):    1.680ns
    Clock Pessimism Removal (CPR):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         net (fo=0)                   0.000     1.200    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.094     1.294 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.246     1.540    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     1.566 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, unplaced)        0.114     1.680    rf/CLK
                         FDPE                                         r  rf/register2_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.100     1.780 f  rf/register2_reg[0]/Q
                         net (fo=2, unplaced)         0.107     1.886    rf/register2[0]
                                                                      f  rf/result[0]_i_5/I5
                         LUT6 (Prop_lut6_I5_O)        0.064     1.950 f  rf/result[0]_i_5/O
                         net (fo=16, unplaced)        0.217     2.168    rf/operand1[0]
                                                                      f  rf/result[0]_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.028     2.196 r  rf/result[0]_i_1/O
                         net (fo=1, unplaced)         0.000     2.196    alu_unit/D[0]
                         FDRE                                         r  alu_unit/result_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         net (fo=0)                   0.000     1.200    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.342     1.542 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.259     1.801    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     1.831 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, unplaced)        0.259     2.090    alu_unit/CLK
                         FDRE                                         r  alu_unit/result_reg[0]/C
                         clock pessimism             -0.265     1.825    
                         FDRE (Hold_fdre_C_D)         0.065     1.890    alu_unit/result_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.890    
                         arrival time                           2.196    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 rf/register2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Destination:            alu_unit/result_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Path Group:             r2r
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clock rise@0.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.192ns (35.600%)  route 0.347ns (64.400%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.090ns
    Source Clock Delay      (SCD):    1.680ns
    Clock Pessimism Removal (CPR):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         net (fo=0)                   0.000     1.200    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.094     1.294 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.246     1.540    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     1.566 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, unplaced)        0.114     1.680    rf/CLK
                         FDCE                                         r  rf/register2_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.100     1.780 f  rf/register2_reg[3]/Q
                         net (fo=2, unplaced)         0.107     1.886    rf/register2[3]
                                                                      f  rf/result[3]_i_4/I5
                         LUT6 (Prop_lut6_I5_O)        0.064     1.950 f  rf/result[3]_i_4/O
                         net (fo=13, unplaced)        0.241     2.191    rf/operand1[3]
                                                                      f  rf/result[3]_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.028     2.219 r  rf/result[3]_i_1/O
                         net (fo=2, unplaced)         0.000     2.219    alu_unit/D[3]
                         FDRE                                         r  alu_unit/result_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         net (fo=0)                   0.000     1.200    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.342     1.542 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.259     1.801    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     1.831 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, unplaced)        0.259     2.090    alu_unit/CLK
                         FDRE                                         r  alu_unit/result_reg[3]/C
                         clock pessimism             -0.265     1.825    
                         FDRE (Hold_fdre_C_D)         0.065     1.890    alu_unit/result_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.890    
                         arrival time                           2.219    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.397ns  (arrival time - required time)
  Source:                 alu_unit/write_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Destination:            rf/register1_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Path Group:             r2r
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clock rise@0.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.164ns (29.608%)  route 0.390ns (70.392%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.090ns
    Source Clock Delay      (SCD):    1.680ns
    Clock Pessimism Removal (CPR):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         net (fo=0)                   0.000     1.200    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.094     1.294 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.246     1.540    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     1.566 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, unplaced)        0.114     1.680    alu_unit/CLK
                         FDRE                                         r  alu_unit/write_enable_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.100     1.780 r  alu_unit/write_enable_reg/Q
                         net (fo=4, unplaced)         0.234     2.014    alu_unit/write_enable
                                                                      r  alu_unit/register1[3]_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.064     2.078 r  alu_unit/register1[3]_i_1/O
                         net (fo=4, unplaced)         0.156     2.234    rf/E[0]
                         FDCE                                         r  rf/register1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         net (fo=0)                   0.000     1.200    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.342     1.542 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.259     1.801    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     1.831 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, unplaced)        0.259     2.090    rf/CLK
                         FDCE                                         r  rf/register1_reg[0]/C
                         clock pessimism             -0.265     1.825    
                         FDCE (Hold_fdce_C_CE)        0.012     1.837    rf/register1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.837    
                         arrival time                           2.234    
  -------------------------------------------------------------------
                         slack                                  0.397    

Slack (MET) :             0.397ns  (arrival time - required time)
  Source:                 alu_unit/write_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Destination:            rf/register1_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Path Group:             r2r
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clock rise@0.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.164ns (29.608%)  route 0.390ns (70.392%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.090ns
    Source Clock Delay      (SCD):    1.680ns
    Clock Pessimism Removal (CPR):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         net (fo=0)                   0.000     1.200    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.094     1.294 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.246     1.540    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     1.566 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, unplaced)        0.114     1.680    alu_unit/CLK
                         FDRE                                         r  alu_unit/write_enable_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.100     1.780 r  alu_unit/write_enable_reg/Q
                         net (fo=4, unplaced)         0.234     2.014    alu_unit/write_enable
                                                                      r  alu_unit/register1[3]_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.064     2.078 r  alu_unit/register1[3]_i_1/O
                         net (fo=4, unplaced)         0.156     2.234    rf/E[0]
                         FDCE                                         r  rf/register1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         net (fo=0)                   0.000     1.200    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.342     1.542 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.259     1.801    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     1.831 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, unplaced)        0.259     2.090    rf/CLK
                         FDCE                                         r  rf/register1_reg[1]/C
                         clock pessimism             -0.265     1.825    
                         FDCE (Hold_fdce_C_CE)        0.012     1.837    rf/register1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.837    
                         arrival time                           2.234    
  -------------------------------------------------------------------
                         slack                                  0.397    

Slack (MET) :             0.397ns  (arrival time - required time)
  Source:                 alu_unit/write_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Destination:            rf/register1_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Path Group:             r2r
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clock rise@0.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.164ns (29.608%)  route 0.390ns (70.392%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.090ns
    Source Clock Delay      (SCD):    1.680ns
    Clock Pessimism Removal (CPR):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         net (fo=0)                   0.000     1.200    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.094     1.294 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.246     1.540    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     1.566 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, unplaced)        0.114     1.680    alu_unit/CLK
                         FDRE                                         r  alu_unit/write_enable_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.100     1.780 r  alu_unit/write_enable_reg/Q
                         net (fo=4, unplaced)         0.234     2.014    alu_unit/write_enable
                                                                      r  alu_unit/register1[3]_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.064     2.078 r  alu_unit/register1[3]_i_1/O
                         net (fo=4, unplaced)         0.156     2.234    rf/E[0]
                         FDCE                                         r  rf/register1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         net (fo=0)                   0.000     1.200    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.342     1.542 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.259     1.801    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     1.831 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, unplaced)        0.259     2.090    rf/CLK
                         FDCE                                         r  rf/register1_reg[2]/C
                         clock pessimism             -0.265     1.825    
                         FDCE (Hold_fdce_C_CE)        0.012     1.837    rf/register1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.837    
                         arrival time                           2.234    
  -------------------------------------------------------------------
                         slack                                  0.397    

Slack (MET) :             0.397ns  (arrival time - required time)
  Source:                 alu_unit/write_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Destination:            rf/register1_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Path Group:             r2r
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clock rise@0.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.164ns (29.608%)  route 0.390ns (70.392%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.090ns
    Source Clock Delay      (SCD):    1.680ns
    Clock Pessimism Removal (CPR):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         net (fo=0)                   0.000     1.200    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.094     1.294 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.246     1.540    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     1.566 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, unplaced)        0.114     1.680    alu_unit/CLK
                         FDRE                                         r  alu_unit/write_enable_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.100     1.780 r  alu_unit/write_enable_reg/Q
                         net (fo=4, unplaced)         0.234     2.014    alu_unit/write_enable
                                                                      r  alu_unit/register1[3]_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.064     2.078 r  alu_unit/register1[3]_i_1/O
                         net (fo=4, unplaced)         0.156     2.234    rf/E[0]
                         FDCE                                         r  rf/register1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         net (fo=0)                   0.000     1.200    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.342     1.542 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.259     1.801    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     1.831 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, unplaced)        0.259     2.090    rf/CLK
                         FDCE                                         r  rf/register1_reg[3]/C
                         clock pessimism             -0.265     1.825    
                         FDCE (Hold_fdce_C_CE)        0.012     1.837    rf/register1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.837    
                         arrival time                           2.234    
  -------------------------------------------------------------------
                         slack                                  0.397    

Slack (MET) :             0.397ns  (arrival time - required time)
  Source:                 alu_unit/write_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Destination:            rf/register3_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Path Group:             r2r
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clock rise@0.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.164ns (29.608%)  route 0.390ns (70.392%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.090ns
    Source Clock Delay      (SCD):    1.680ns
    Clock Pessimism Removal (CPR):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         net (fo=0)                   0.000     1.200    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.094     1.294 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.246     1.540    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     1.566 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, unplaced)        0.114     1.680    alu_unit/CLK
                         FDRE                                         r  alu_unit/write_enable_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.100     1.780 r  alu_unit/write_enable_reg/Q
                         net (fo=4, unplaced)         0.234     2.014    alu_unit/write_enable
                                                                      r  alu_unit/register3[3]_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.064     2.078 r  alu_unit/register3[3]_i_1/O
                         net (fo=4, unplaced)         0.156     2.234    rf/register3_reg[3]_2[0]
                         FDCE                                         r  rf/register3_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         net (fo=0)                   0.000     1.200    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.342     1.542 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.259     1.801    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     1.831 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, unplaced)        0.259     2.090    rf/CLK
                         FDCE                                         r  rf/register3_reg[0]/C
                         clock pessimism             -0.265     1.825    
                         FDCE (Hold_fdce_C_CE)        0.012     1.837    rf/register3_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.837    
                         arrival time                           2.234    
  -------------------------------------------------------------------
                         slack                                  0.397    

Slack (MET) :             0.397ns  (arrival time - required time)
  Source:                 alu_unit/write_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Destination:            rf/register3_reg[1]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Path Group:             r2r
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clock rise@0.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.164ns (29.608%)  route 0.390ns (70.392%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.090ns
    Source Clock Delay      (SCD):    1.680ns
    Clock Pessimism Removal (CPR):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         net (fo=0)                   0.000     1.200    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.094     1.294 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.246     1.540    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     1.566 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, unplaced)        0.114     1.680    alu_unit/CLK
                         FDRE                                         r  alu_unit/write_enable_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.100     1.780 r  alu_unit/write_enable_reg/Q
                         net (fo=4, unplaced)         0.234     2.014    alu_unit/write_enable
                                                                      r  alu_unit/register3[3]_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.064     2.078 r  alu_unit/register3[3]_i_1/O
                         net (fo=4, unplaced)         0.156     2.234    rf/register3_reg[3]_2[0]
                         FDPE                                         r  rf/register3_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         net (fo=0)                   0.000     1.200    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.342     1.542 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.259     1.801    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     1.831 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, unplaced)        0.259     2.090    rf/CLK
                         FDPE                                         r  rf/register3_reg[1]/C
                         clock pessimism             -0.265     1.825    
                         FDPE (Hold_fdpe_C_CE)        0.012     1.837    rf/register3_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.837    
                         arrival time                           2.234    
  -------------------------------------------------------------------
                         slack                                  0.397    

Slack (MET) :             0.397ns  (arrival time - required time)
  Source:                 alu_unit/write_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Destination:            rf/register3_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Path Group:             r2r
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clock rise@0.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.164ns (29.608%)  route 0.390ns (70.392%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.090ns
    Source Clock Delay      (SCD):    1.680ns
    Clock Pessimism Removal (CPR):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         net (fo=0)                   0.000     1.200    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.094     1.294 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.246     1.540    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     1.566 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, unplaced)        0.114     1.680    alu_unit/CLK
                         FDRE                                         r  alu_unit/write_enable_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.100     1.780 r  alu_unit/write_enable_reg/Q
                         net (fo=4, unplaced)         0.234     2.014    alu_unit/write_enable
                                                                      r  alu_unit/register3[3]_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.064     2.078 r  alu_unit/register3[3]_i_1/O
                         net (fo=4, unplaced)         0.156     2.234    rf/register3_reg[3]_2[0]
                         FDCE                                         r  rf/register3_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         net (fo=0)                   0.000     1.200    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.342     1.542 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.259     1.801    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     1.831 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, unplaced)        0.259     2.090    rf/CLK
                         FDCE                                         r  rf/register3_reg[2]/C
                         clock pessimism             -0.265     1.825    
                         FDCE (Hold_fdce_C_CE)        0.012     1.837    rf/register3_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.837    
                         arrival time                           2.234    
  -------------------------------------------------------------------
                         slack                                  0.397    

Slack (MET) :             0.397ns  (arrival time - required time)
  Source:                 alu_unit/write_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Destination:            rf/register3_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Path Group:             r2r
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clock rise@0.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.164ns (29.608%)  route 0.390ns (70.392%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.090ns
    Source Clock Delay      (SCD):    1.680ns
    Clock Pessimism Removal (CPR):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         net (fo=0)                   0.000     1.200    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.094     1.294 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.246     1.540    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     1.566 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, unplaced)        0.114     1.680    alu_unit/CLK
                         FDRE                                         r  alu_unit/write_enable_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.100     1.780 r  alu_unit/write_enable_reg/Q
                         net (fo=4, unplaced)         0.234     2.014    alu_unit/write_enable
                                                                      r  alu_unit/register3[3]_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.064     2.078 r  alu_unit/register3[3]_i_1/O
                         net (fo=4, unplaced)         0.156     2.234    rf/register3_reg[3]_2[0]
                         FDCE                                         r  rf/register3_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         net (fo=0)                   0.000     1.200    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.342     1.542 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.259     1.801    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     1.831 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, unplaced)        0.259     2.090    rf/CLK
                         FDCE                                         r  rf/register3_reg[3]/C
                         clock pessimism             -0.265     1.825    
                         FDCE (Hold_fdce_C_CE)        0.012     1.837    rf/register3_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.837    
                         arrival time                           2.234    
  -------------------------------------------------------------------
                         slack                                  0.397    

Slack (MET) :             0.398ns  (arrival time - required time)
  Source:                 alu_unit/write_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Destination:            rf/register2_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Path Group:             r2r
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clock rise@0.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        0.555ns  (logic 0.165ns (29.735%)  route 0.390ns (70.265%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.090ns
    Source Clock Delay      (SCD):    1.680ns
    Clock Pessimism Removal (CPR):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         net (fo=0)                   0.000     1.200    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.094     1.294 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.246     1.540    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     1.566 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, unplaced)        0.114     1.680    alu_unit/CLK
                         FDRE                                         r  alu_unit/write_enable_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.100     1.780 r  alu_unit/write_enable_reg/Q
                         net (fo=4, unplaced)         0.234     2.014    alu_unit/write_enable
                                                                      r  alu_unit/register2[3]_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.065     2.079 r  alu_unit/register2[3]_i_1/O
                         net (fo=4, unplaced)         0.156     2.235    rf/register2_reg[3]_0[0]
                         FDPE                                         r  rf/register2_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         net (fo=0)                   0.000     1.200    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.342     1.542 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.259     1.801    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     1.831 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, unplaced)        0.259     2.090    rf/CLK
                         FDPE                                         r  rf/register2_reg[0]/C
                         clock pessimism             -0.265     1.825    
                         FDPE (Hold_fdpe_C_CE)        0.012     1.837    rf/register2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.837    
                         arrival time                           2.235    
  -------------------------------------------------------------------
                         slack                                  0.398    

Slack (MET) :             0.398ns  (arrival time - required time)
  Source:                 alu_unit/write_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Destination:            rf/register2_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Path Group:             r2r
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clock rise@0.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        0.555ns  (logic 0.165ns (29.735%)  route 0.390ns (70.265%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.090ns
    Source Clock Delay      (SCD):    1.680ns
    Clock Pessimism Removal (CPR):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         net (fo=0)                   0.000     1.200    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.094     1.294 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.246     1.540    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     1.566 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, unplaced)        0.114     1.680    alu_unit/CLK
                         FDRE                                         r  alu_unit/write_enable_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.100     1.780 r  alu_unit/write_enable_reg/Q
                         net (fo=4, unplaced)         0.234     2.014    alu_unit/write_enable
                                                                      r  alu_unit/register2[3]_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.065     2.079 r  alu_unit/register2[3]_i_1/O
                         net (fo=4, unplaced)         0.156     2.235    rf/register2_reg[3]_0[0]
                         FDCE                                         r  rf/register2_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         net (fo=0)                   0.000     1.200    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.342     1.542 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.259     1.801    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     1.831 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, unplaced)        0.259     2.090    rf/CLK
                         FDCE                                         r  rf/register2_reg[1]/C
                         clock pessimism             -0.265     1.825    
                         FDCE (Hold_fdce_C_CE)        0.012     1.837    rf/register2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.837    
                         arrival time                           2.235    
  -------------------------------------------------------------------
                         slack                                  0.398    

Slack (MET) :             0.398ns  (arrival time - required time)
  Source:                 alu_unit/write_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Destination:            rf/register2_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Path Group:             r2r
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clock rise@0.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        0.555ns  (logic 0.165ns (29.735%)  route 0.390ns (70.265%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.090ns
    Source Clock Delay      (SCD):    1.680ns
    Clock Pessimism Removal (CPR):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         net (fo=0)                   0.000     1.200    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.094     1.294 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.246     1.540    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     1.566 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, unplaced)        0.114     1.680    alu_unit/CLK
                         FDRE                                         r  alu_unit/write_enable_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.100     1.780 r  alu_unit/write_enable_reg/Q
                         net (fo=4, unplaced)         0.234     2.014    alu_unit/write_enable
                                                                      r  alu_unit/register2[3]_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.065     2.079 r  alu_unit/register2[3]_i_1/O
                         net (fo=4, unplaced)         0.156     2.235    rf/register2_reg[3]_0[0]
                         FDCE                                         r  rf/register2_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         net (fo=0)                   0.000     1.200    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.342     1.542 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.259     1.801    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     1.831 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, unplaced)        0.259     2.090    rf/CLK
                         FDCE                                         r  rf/register2_reg[2]/C
                         clock pessimism             -0.265     1.825    
                         FDCE (Hold_fdce_C_CE)        0.012     1.837    rf/register2_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.837    
                         arrival time                           2.235    
  -------------------------------------------------------------------
                         slack                                  0.398    

Slack (MET) :             0.398ns  (arrival time - required time)
  Source:                 alu_unit/write_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Destination:            rf/register2_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Path Group:             r2r
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clock rise@0.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        0.555ns  (logic 0.165ns (29.735%)  route 0.390ns (70.265%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.090ns
    Source Clock Delay      (SCD):    1.680ns
    Clock Pessimism Removal (CPR):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         net (fo=0)                   0.000     1.200    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.094     1.294 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.246     1.540    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     1.566 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, unplaced)        0.114     1.680    alu_unit/CLK
                         FDRE                                         r  alu_unit/write_enable_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.100     1.780 r  alu_unit/write_enable_reg/Q
                         net (fo=4, unplaced)         0.234     2.014    alu_unit/write_enable
                                                                      r  alu_unit/register2[3]_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.065     2.079 r  alu_unit/register2[3]_i_1/O
                         net (fo=4, unplaced)         0.156     2.235    rf/register2_reg[3]_0[0]
                         FDCE                                         r  rf/register2_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         net (fo=0)                   0.000     1.200    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.342     1.542 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.259     1.801    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     1.831 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, unplaced)        0.259     2.090    rf/CLK
                         FDCE                                         r  rf/register2_reg[3]/C
                         clock pessimism             -0.265     1.825    
                         FDCE (Hold_fdce_C_CE)        0.012     1.837    rf/register2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.837    
                         arrival time                           2.235    
  -------------------------------------------------------------------
                         slack                                  0.398    

Slack (MET) :             0.398ns  (arrival time - required time)
  Source:                 alu_unit/write_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Destination:            rf/register4_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Path Group:             r2r
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clock rise@0.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        0.555ns  (logic 0.165ns (29.735%)  route 0.390ns (70.265%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.090ns
    Source Clock Delay      (SCD):    1.680ns
    Clock Pessimism Removal (CPR):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         net (fo=0)                   0.000     1.200    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.094     1.294 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.246     1.540    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     1.566 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, unplaced)        0.114     1.680    alu_unit/CLK
                         FDRE                                         r  alu_unit/write_enable_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.100     1.780 r  alu_unit/write_enable_reg/Q
                         net (fo=4, unplaced)         0.234     2.014    alu_unit/write_enable
                                                                      r  alu_unit/register4[3]_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.065     2.079 r  alu_unit/register4[3]_i_1/O
                         net (fo=4, unplaced)         0.156     2.235    rf/register4_reg[3]_0[0]
                         FDPE                                         r  rf/register4_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         net (fo=0)                   0.000     1.200    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.342     1.542 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.259     1.801    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     1.831 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, unplaced)        0.259     2.090    rf/CLK
                         FDPE                                         r  rf/register4_reg[0]/C
                         clock pessimism             -0.265     1.825    
                         FDPE (Hold_fdpe_C_CE)        0.012     1.837    rf/register4_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.837    
                         arrival time                           2.235    
  -------------------------------------------------------------------
                         slack                                  0.398    

Slack (MET) :             0.398ns  (arrival time - required time)
  Source:                 alu_unit/write_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Destination:            rf/register4_reg[1]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Path Group:             r2r
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clock rise@0.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        0.555ns  (logic 0.165ns (29.735%)  route 0.390ns (70.265%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.090ns
    Source Clock Delay      (SCD):    1.680ns
    Clock Pessimism Removal (CPR):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         net (fo=0)                   0.000     1.200    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.094     1.294 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.246     1.540    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     1.566 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, unplaced)        0.114     1.680    alu_unit/CLK
                         FDRE                                         r  alu_unit/write_enable_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.100     1.780 r  alu_unit/write_enable_reg/Q
                         net (fo=4, unplaced)         0.234     2.014    alu_unit/write_enable
                                                                      r  alu_unit/register4[3]_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.065     2.079 r  alu_unit/register4[3]_i_1/O
                         net (fo=4, unplaced)         0.156     2.235    rf/register4_reg[3]_0[0]
                         FDPE                                         r  rf/register4_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         net (fo=0)                   0.000     1.200    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.342     1.542 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.259     1.801    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     1.831 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, unplaced)        0.259     2.090    rf/CLK
                         FDPE                                         r  rf/register4_reg[1]/C
                         clock pessimism             -0.265     1.825    
                         FDPE (Hold_fdpe_C_CE)        0.012     1.837    rf/register4_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.837    
                         arrival time                           2.235    
  -------------------------------------------------------------------
                         slack                                  0.398    

Slack (MET) :             0.398ns  (arrival time - required time)
  Source:                 alu_unit/write_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Destination:            rf/register4_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Path Group:             r2r
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clock rise@0.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        0.555ns  (logic 0.165ns (29.735%)  route 0.390ns (70.265%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.090ns
    Source Clock Delay      (SCD):    1.680ns
    Clock Pessimism Removal (CPR):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         net (fo=0)                   0.000     1.200    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.094     1.294 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.246     1.540    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     1.566 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, unplaced)        0.114     1.680    alu_unit/CLK
                         FDRE                                         r  alu_unit/write_enable_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.100     1.780 r  alu_unit/write_enable_reg/Q
                         net (fo=4, unplaced)         0.234     2.014    alu_unit/write_enable
                                                                      r  alu_unit/register4[3]_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.065     2.079 r  alu_unit/register4[3]_i_1/O
                         net (fo=4, unplaced)         0.156     2.235    rf/register4_reg[3]_0[0]
                         FDCE                                         r  rf/register4_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         net (fo=0)                   0.000     1.200    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.342     1.542 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.259     1.801    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     1.831 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, unplaced)        0.259     2.090    rf/CLK
                         FDCE                                         r  rf/register4_reg[2]/C
                         clock pessimism             -0.265     1.825    
                         FDCE (Hold_fdce_C_CE)        0.012     1.837    rf/register4_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.837    
                         arrival time                           2.235    
  -------------------------------------------------------------------
                         slack                                  0.398    

Slack (MET) :             0.398ns  (arrival time - required time)
  Source:                 alu_unit/write_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Destination:            rf/register4_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Path Group:             r2r
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clock rise@0.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        0.555ns  (logic 0.165ns (29.735%)  route 0.390ns (70.265%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.090ns
    Source Clock Delay      (SCD):    1.680ns
    Clock Pessimism Removal (CPR):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         net (fo=0)                   0.000     1.200    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.094     1.294 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.246     1.540    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     1.566 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, unplaced)        0.114     1.680    alu_unit/CLK
                         FDRE                                         r  alu_unit/write_enable_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.100     1.780 r  alu_unit/write_enable_reg/Q
                         net (fo=4, unplaced)         0.234     2.014    alu_unit/write_enable
                                                                      r  alu_unit/register4[3]_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.065     2.079 r  alu_unit/register4[3]_i_1/O
                         net (fo=4, unplaced)         0.156     2.235    rf/register4_reg[3]_0[0]
                         FDCE                                         r  rf/register4_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         net (fo=0)                   0.000     1.200    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.342     1.542 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.259     1.801    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     1.831 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, unplaced)        0.259     2.090    rf/CLK
                         FDCE                                         r  rf/register4_reg[3]/C
                         clock pessimism             -0.265     1.825    
                         FDCE (Hold_fdce_C_CE)        0.012     1.837    rf/register4_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.837    
                         arrival time                           2.235    
  -------------------------------------------------------------------
                         slack                                  0.398    

Slack (MET) :             0.401ns  (arrival time - required time)
  Source:                 rf/register2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Destination:            alu_unit/result_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Path Group:             r2r
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clock rise@0.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        0.611ns  (logic 0.220ns (36.021%)  route 0.391ns (63.979%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.090ns
    Source Clock Delay      (SCD):    1.680ns
    Clock Pessimism Removal (CPR):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         net (fo=0)                   0.000     1.200    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.094     1.294 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.246     1.540    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     1.566 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, unplaced)        0.114     1.680    rf/CLK
                         FDCE                                         r  rf/register2_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.100     1.780 r  rf/register2_reg[2]/Q
                         net (fo=2, unplaced)         0.107     1.886    rf/register2[2]
                                                                      r  rf/result0__0_carry_i_13/I5
                         LUT6 (Prop_lut6_I5_O)        0.064     1.950 r  rf/result0__0_carry_i_13/O
                         net (fo=16, unplaced)        0.153     2.104    rf/operand1[2]
                                                                      r  rf/result[2]_i_3/I2
                         LUT6 (Prop_lut6_I2_O)        0.028     2.132 r  rf/result[2]_i_3/O
                         net (fo=1, unplaced)         0.131     2.263    rf/result[2]_i_3_n_0
                                                                      r  rf/result[2]_i_1/I1
                         LUT5 (Prop_lut5_I1_O)        0.028     2.291 r  rf/result[2]_i_1/O
                         net (fo=2, unplaced)         0.000     2.291    alu_unit/D[2]
                         FDRE                                         r  alu_unit/result_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         net (fo=0)                   0.000     1.200    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.342     1.542 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.259     1.801    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     1.831 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, unplaced)        0.259     2.090    alu_unit/CLK
                         FDRE                                         r  alu_unit/result_reg[2]/C
                         clock pessimism             -0.265     1.825    
                         FDRE (Hold_fdre_C_D)         0.065     1.890    alu_unit/result_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.890    
                         arrival time                           2.291    
  -------------------------------------------------------------------
                         slack                                  0.401    

Slack (MET) :             0.465ns  (arrival time - required time)
  Source:                 rf/register2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Destination:            alu_unit/result_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Path Group:             r2r
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clock rise@0.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        0.675ns  (logic 0.220ns (32.581%)  route 0.455ns (67.419%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.090ns
    Source Clock Delay      (SCD):    1.680ns
    Clock Pessimism Removal (CPR):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         net (fo=0)                   0.000     1.200    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.094     1.294 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.246     1.540    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     1.566 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, unplaced)        0.114     1.680    rf/CLK
                         FDCE                                         r  rf/register2_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.100     1.780 r  rf/register2_reg[1]/Q
                         net (fo=2, unplaced)         0.107     1.886    rf/register2[1]
                                                                      r  rf/result0__0_carry_i_8/I5
                         LUT6 (Prop_lut6_I5_O)        0.064     1.950 r  rf/result0__0_carry_i_8/O
                         net (fo=17, unplaced)        0.154     2.105    rf/operand1[1]
                                                                      r  rf/result[1]_i_3/I2
                         LUT6 (Prop_lut6_I2_O)        0.028     2.133 r  rf/result[1]_i_3/O
                         net (fo=1, unplaced)         0.194     2.327    rf/result[1]_i_3_n_0
                                                                      r  rf/result[1]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.028     2.355 r  rf/result[1]_i_1/O
                         net (fo=2, unplaced)         0.000     2.355    alu_unit/D[1]
                         FDRE                                         r  alu_unit/result_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         net (fo=0)                   0.000     1.200    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.342     1.542 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.259     1.801    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     1.831 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, unplaced)        0.259     2.090    alu_unit/CLK
                         FDRE                                         r  alu_unit/result_reg[1]/C
                         clock pessimism             -0.265     1.825    
                         FDRE (Hold_fdre_C_D)         0.065     1.890    alu_unit/result_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.890    
                         arrival time                           2.355    
  -------------------------------------------------------------------
                         slack                                  0.465    

Slack (MET) :             0.470ns  (arrival time - required time)
  Source:                 rf/register2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Destination:            alu_unit/zero_flag_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Path Group:             r2r
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clock rise@0.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        0.680ns  (logic 0.220ns (32.359%)  route 0.460ns (67.641%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.090ns
    Source Clock Delay      (SCD):    1.680ns
    Clock Pessimism Removal (CPR):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         net (fo=0)                   0.000     1.200    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.094     1.294 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.246     1.540    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     1.566 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, unplaced)        0.114     1.680    rf/CLK
                         FDCE                                         r  rf/register2_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.100     1.780 f  rf/register2_reg[1]/Q
                         net (fo=2, unplaced)         0.107     1.886    rf/register2[1]
                                                                      f  rf/result0__0_carry_i_8/I5
                         LUT6 (Prop_lut6_I5_O)        0.064     1.950 f  rf/result0__0_carry_i_8/O
                         net (fo=17, unplaced)        0.154     2.105    rf/operand1[1]
                                                                      f  rf/result[0]_i_6/I0
                         LUT6 (Prop_lut6_I0_O)        0.028     2.133 f  rf/result[0]_i_6/O
                         net (fo=2, unplaced)         0.199     2.332    rf/result[0]_i_6_n_0
                                                                      f  rf/zero_flag_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.028     2.360 r  rf/zero_flag_i_1/O
                         net (fo=1, unplaced)         0.000     2.360    alu_unit/zero_flag_reg_0
                         FDRE                                         r  alu_unit/zero_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         net (fo=0)                   0.000     1.200    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.342     1.542 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.259     1.801    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     1.831 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, unplaced)        0.259     2.090    alu_unit/CLK
                         FDRE                                         r  alu_unit/zero_flag_reg/C
                         clock pessimism             -0.265     1.825    
                         FDRE (Hold_fdre_C_D)         0.065     1.890    alu_unit/zero_flag_reg
  -------------------------------------------------------------------
                         required time                         -1.890    
                         arrival time                           2.360    
  -------------------------------------------------------------------
                         slack                                  0.470    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :            0  Failing Endpoints,  Worst Slack        4.327ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.505ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.327ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Destination:            rf/register1_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            5.800ns  (sys_clock rise@5.800ns - sys_clock rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.342ns (56.897%)  route 0.259ns (43.103%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.200ns
  Clock Path Skew:        1.680ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.680ns = ( 7.480 - 5.800 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                         input delay                  1.200     2.400    
                                                      0.000     2.400 f  reset (IN)
                         net (fo=0)                   0.000     2.400    reset
                                                                      f  reset_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.342     2.742 f  reset_IBUF_inst/O
                         net (fo=16, unplaced)        0.259     3.001    rf/AR[0]
                         FDCE                                         f  rf/register1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      5.800     5.800 r  
                         clock source latency         1.200     7.000    
                                                      0.000     7.000 r  clk (IN)
                         net (fo=0)                   0.000     7.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.094     7.094 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.246     7.340    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     7.366 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, unplaced)        0.114     7.480    rf/CLK
                         FDCE                                         r  rf/register1_reg[0]/C
                         clock pessimism              0.000     7.480    
                         clock uncertainty           -0.035     7.444    
                         FDCE (Recov_fdce_C_CLR)     -0.117     7.327    rf/register1_reg[0]
  -------------------------------------------------------------------
                         required time                          7.327    
                         arrival time                          -3.001    
  -------------------------------------------------------------------
                         slack                                  4.327    

Slack (MET) :             4.327ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Destination:            rf/register1_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            5.800ns  (sys_clock rise@5.800ns - sys_clock rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.342ns (56.897%)  route 0.259ns (43.103%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.200ns
  Clock Path Skew:        1.680ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.680ns = ( 7.480 - 5.800 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                         input delay                  1.200     2.400    
                                                      0.000     2.400 f  reset (IN)
                         net (fo=0)                   0.000     2.400    reset
                                                                      f  reset_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.342     2.742 f  reset_IBUF_inst/O
                         net (fo=16, unplaced)        0.259     3.001    rf/AR[0]
                         FDCE                                         f  rf/register1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      5.800     5.800 r  
                         clock source latency         1.200     7.000    
                                                      0.000     7.000 r  clk (IN)
                         net (fo=0)                   0.000     7.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.094     7.094 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.246     7.340    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     7.366 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, unplaced)        0.114     7.480    rf/CLK
                         FDCE                                         r  rf/register1_reg[1]/C
                         clock pessimism              0.000     7.480    
                         clock uncertainty           -0.035     7.444    
                         FDCE (Recov_fdce_C_CLR)     -0.117     7.327    rf/register1_reg[1]
  -------------------------------------------------------------------
                         required time                          7.327    
                         arrival time                          -3.001    
  -------------------------------------------------------------------
                         slack                                  4.327    

Slack (MET) :             4.327ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Destination:            rf/register1_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            5.800ns  (sys_clock rise@5.800ns - sys_clock rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.342ns (56.897%)  route 0.259ns (43.103%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.200ns
  Clock Path Skew:        1.680ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.680ns = ( 7.480 - 5.800 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                         input delay                  1.200     2.400    
                                                      0.000     2.400 f  reset (IN)
                         net (fo=0)                   0.000     2.400    reset
                                                                      f  reset_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.342     2.742 f  reset_IBUF_inst/O
                         net (fo=16, unplaced)        0.259     3.001    rf/AR[0]
                         FDCE                                         f  rf/register1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      5.800     5.800 r  
                         clock source latency         1.200     7.000    
                                                      0.000     7.000 r  clk (IN)
                         net (fo=0)                   0.000     7.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.094     7.094 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.246     7.340    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     7.366 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, unplaced)        0.114     7.480    rf/CLK
                         FDCE                                         r  rf/register1_reg[2]/C
                         clock pessimism              0.000     7.480    
                         clock uncertainty           -0.035     7.444    
                         FDCE (Recov_fdce_C_CLR)     -0.117     7.327    rf/register1_reg[2]
  -------------------------------------------------------------------
                         required time                          7.327    
                         arrival time                          -3.001    
  -------------------------------------------------------------------
                         slack                                  4.327    

Slack (MET) :             4.327ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Destination:            rf/register1_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            5.800ns  (sys_clock rise@5.800ns - sys_clock rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.342ns (56.897%)  route 0.259ns (43.103%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.200ns
  Clock Path Skew:        1.680ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.680ns = ( 7.480 - 5.800 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                         input delay                  1.200     2.400    
                                                      0.000     2.400 f  reset (IN)
                         net (fo=0)                   0.000     2.400    reset
                                                                      f  reset_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.342     2.742 f  reset_IBUF_inst/O
                         net (fo=16, unplaced)        0.259     3.001    rf/AR[0]
                         FDCE                                         f  rf/register1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      5.800     5.800 r  
                         clock source latency         1.200     7.000    
                                                      0.000     7.000 r  clk (IN)
                         net (fo=0)                   0.000     7.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.094     7.094 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.246     7.340    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     7.366 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, unplaced)        0.114     7.480    rf/CLK
                         FDCE                                         r  rf/register1_reg[3]/C
                         clock pessimism              0.000     7.480    
                         clock uncertainty           -0.035     7.444    
                         FDCE (Recov_fdce_C_CLR)     -0.117     7.327    rf/register1_reg[3]
  -------------------------------------------------------------------
                         required time                          7.327    
                         arrival time                          -3.001    
  -------------------------------------------------------------------
                         slack                                  4.327    

Slack (MET) :             4.327ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Destination:            rf/register2_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            5.800ns  (sys_clock rise@5.800ns - sys_clock rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.342ns (56.897%)  route 0.259ns (43.103%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.200ns
  Clock Path Skew:        1.680ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.680ns = ( 7.480 - 5.800 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                         input delay                  1.200     2.400    
                                                      0.000     2.400 f  reset (IN)
                         net (fo=0)                   0.000     2.400    reset
                                                                      f  reset_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.342     2.742 f  reset_IBUF_inst/O
                         net (fo=16, unplaced)        0.259     3.001    rf/AR[0]
                         FDCE                                         f  rf/register2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      5.800     5.800 r  
                         clock source latency         1.200     7.000    
                                                      0.000     7.000 r  clk (IN)
                         net (fo=0)                   0.000     7.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.094     7.094 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.246     7.340    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     7.366 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, unplaced)        0.114     7.480    rf/CLK
                         FDCE                                         r  rf/register2_reg[1]/C
                         clock pessimism              0.000     7.480    
                         clock uncertainty           -0.035     7.444    
                         FDCE (Recov_fdce_C_CLR)     -0.117     7.327    rf/register2_reg[1]
  -------------------------------------------------------------------
                         required time                          7.327    
                         arrival time                          -3.001    
  -------------------------------------------------------------------
                         slack                                  4.327    

Slack (MET) :             4.327ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Destination:            rf/register2_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            5.800ns  (sys_clock rise@5.800ns - sys_clock rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.342ns (56.897%)  route 0.259ns (43.103%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.200ns
  Clock Path Skew:        1.680ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.680ns = ( 7.480 - 5.800 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                         input delay                  1.200     2.400    
                                                      0.000     2.400 f  reset (IN)
                         net (fo=0)                   0.000     2.400    reset
                                                                      f  reset_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.342     2.742 f  reset_IBUF_inst/O
                         net (fo=16, unplaced)        0.259     3.001    rf/AR[0]
                         FDCE                                         f  rf/register2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      5.800     5.800 r  
                         clock source latency         1.200     7.000    
                                                      0.000     7.000 r  clk (IN)
                         net (fo=0)                   0.000     7.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.094     7.094 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.246     7.340    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     7.366 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, unplaced)        0.114     7.480    rf/CLK
                         FDCE                                         r  rf/register2_reg[2]/C
                         clock pessimism              0.000     7.480    
                         clock uncertainty           -0.035     7.444    
                         FDCE (Recov_fdce_C_CLR)     -0.117     7.327    rf/register2_reg[2]
  -------------------------------------------------------------------
                         required time                          7.327    
                         arrival time                          -3.001    
  -------------------------------------------------------------------
                         slack                                  4.327    

Slack (MET) :             4.327ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Destination:            rf/register2_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            5.800ns  (sys_clock rise@5.800ns - sys_clock rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.342ns (56.897%)  route 0.259ns (43.103%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.200ns
  Clock Path Skew:        1.680ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.680ns = ( 7.480 - 5.800 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                         input delay                  1.200     2.400    
                                                      0.000     2.400 f  reset (IN)
                         net (fo=0)                   0.000     2.400    reset
                                                                      f  reset_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.342     2.742 f  reset_IBUF_inst/O
                         net (fo=16, unplaced)        0.259     3.001    rf/AR[0]
                         FDCE                                         f  rf/register2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      5.800     5.800 r  
                         clock source latency         1.200     7.000    
                                                      0.000     7.000 r  clk (IN)
                         net (fo=0)                   0.000     7.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.094     7.094 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.246     7.340    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     7.366 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, unplaced)        0.114     7.480    rf/CLK
                         FDCE                                         r  rf/register2_reg[3]/C
                         clock pessimism              0.000     7.480    
                         clock uncertainty           -0.035     7.444    
                         FDCE (Recov_fdce_C_CLR)     -0.117     7.327    rf/register2_reg[3]
  -------------------------------------------------------------------
                         required time                          7.327    
                         arrival time                          -3.001    
  -------------------------------------------------------------------
                         slack                                  4.327    

Slack (MET) :             4.327ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Destination:            rf/register3_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            5.800ns  (sys_clock rise@5.800ns - sys_clock rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.342ns (56.897%)  route 0.259ns (43.103%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.200ns
  Clock Path Skew:        1.680ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.680ns = ( 7.480 - 5.800 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                         input delay                  1.200     2.400    
                                                      0.000     2.400 f  reset (IN)
                         net (fo=0)                   0.000     2.400    reset
                                                                      f  reset_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.342     2.742 f  reset_IBUF_inst/O
                         net (fo=16, unplaced)        0.259     3.001    rf/AR[0]
                         FDCE                                         f  rf/register3_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      5.800     5.800 r  
                         clock source latency         1.200     7.000    
                                                      0.000     7.000 r  clk (IN)
                         net (fo=0)                   0.000     7.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.094     7.094 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.246     7.340    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     7.366 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, unplaced)        0.114     7.480    rf/CLK
                         FDCE                                         r  rf/register3_reg[0]/C
                         clock pessimism              0.000     7.480    
                         clock uncertainty           -0.035     7.444    
                         FDCE (Recov_fdce_C_CLR)     -0.117     7.327    rf/register3_reg[0]
  -------------------------------------------------------------------
                         required time                          7.327    
                         arrival time                          -3.001    
  -------------------------------------------------------------------
                         slack                                  4.327    

Slack (MET) :             4.327ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Destination:            rf/register3_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            5.800ns  (sys_clock rise@5.800ns - sys_clock rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.342ns (56.897%)  route 0.259ns (43.103%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.200ns
  Clock Path Skew:        1.680ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.680ns = ( 7.480 - 5.800 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                         input delay                  1.200     2.400    
                                                      0.000     2.400 f  reset (IN)
                         net (fo=0)                   0.000     2.400    reset
                                                                      f  reset_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.342     2.742 f  reset_IBUF_inst/O
                         net (fo=16, unplaced)        0.259     3.001    rf/AR[0]
                         FDCE                                         f  rf/register3_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      5.800     5.800 r  
                         clock source latency         1.200     7.000    
                                                      0.000     7.000 r  clk (IN)
                         net (fo=0)                   0.000     7.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.094     7.094 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.246     7.340    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     7.366 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, unplaced)        0.114     7.480    rf/CLK
                         FDCE                                         r  rf/register3_reg[2]/C
                         clock pessimism              0.000     7.480    
                         clock uncertainty           -0.035     7.444    
                         FDCE (Recov_fdce_C_CLR)     -0.117     7.327    rf/register3_reg[2]
  -------------------------------------------------------------------
                         required time                          7.327    
                         arrival time                          -3.001    
  -------------------------------------------------------------------
                         slack                                  4.327    

Slack (MET) :             4.327ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Destination:            rf/register3_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            5.800ns  (sys_clock rise@5.800ns - sys_clock rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.342ns (56.897%)  route 0.259ns (43.103%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.200ns
  Clock Path Skew:        1.680ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.680ns = ( 7.480 - 5.800 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                         input delay                  1.200     2.400    
                                                      0.000     2.400 f  reset (IN)
                         net (fo=0)                   0.000     2.400    reset
                                                                      f  reset_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.342     2.742 f  reset_IBUF_inst/O
                         net (fo=16, unplaced)        0.259     3.001    rf/AR[0]
                         FDCE                                         f  rf/register3_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      5.800     5.800 r  
                         clock source latency         1.200     7.000    
                                                      0.000     7.000 r  clk (IN)
                         net (fo=0)                   0.000     7.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.094     7.094 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.246     7.340    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     7.366 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, unplaced)        0.114     7.480    rf/CLK
                         FDCE                                         r  rf/register3_reg[3]/C
                         clock pessimism              0.000     7.480    
                         clock uncertainty           -0.035     7.444    
                         FDCE (Recov_fdce_C_CLR)     -0.117     7.327    rf/register3_reg[3]
  -------------------------------------------------------------------
                         required time                          7.327    
                         arrival time                          -3.001    
  -------------------------------------------------------------------
                         slack                                  4.327    

Slack (MET) :             4.327ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Destination:            rf/register4_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            5.800ns  (sys_clock rise@5.800ns - sys_clock rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.342ns (56.897%)  route 0.259ns (43.103%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.200ns
  Clock Path Skew:        1.680ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.680ns = ( 7.480 - 5.800 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                         input delay                  1.200     2.400    
                                                      0.000     2.400 f  reset (IN)
                         net (fo=0)                   0.000     2.400    reset
                                                                      f  reset_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.342     2.742 f  reset_IBUF_inst/O
                         net (fo=16, unplaced)        0.259     3.001    rf/AR[0]
                         FDCE                                         f  rf/register4_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      5.800     5.800 r  
                         clock source latency         1.200     7.000    
                                                      0.000     7.000 r  clk (IN)
                         net (fo=0)                   0.000     7.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.094     7.094 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.246     7.340    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     7.366 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, unplaced)        0.114     7.480    rf/CLK
                         FDCE                                         r  rf/register4_reg[2]/C
                         clock pessimism              0.000     7.480    
                         clock uncertainty           -0.035     7.444    
                         FDCE (Recov_fdce_C_CLR)     -0.117     7.327    rf/register4_reg[2]
  -------------------------------------------------------------------
                         required time                          7.327    
                         arrival time                          -3.001    
  -------------------------------------------------------------------
                         slack                                  4.327    

Slack (MET) :             4.327ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Destination:            rf/register4_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            5.800ns  (sys_clock rise@5.800ns - sys_clock rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.342ns (56.897%)  route 0.259ns (43.103%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.200ns
  Clock Path Skew:        1.680ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.680ns = ( 7.480 - 5.800 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                         input delay                  1.200     2.400    
                                                      0.000     2.400 f  reset (IN)
                         net (fo=0)                   0.000     2.400    reset
                                                                      f  reset_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.342     2.742 f  reset_IBUF_inst/O
                         net (fo=16, unplaced)        0.259     3.001    rf/AR[0]
                         FDCE                                         f  rf/register4_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      5.800     5.800 r  
                         clock source latency         1.200     7.000    
                                                      0.000     7.000 r  clk (IN)
                         net (fo=0)                   0.000     7.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.094     7.094 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.246     7.340    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     7.366 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, unplaced)        0.114     7.480    rf/CLK
                         FDCE                                         r  rf/register4_reg[3]/C
                         clock pessimism              0.000     7.480    
                         clock uncertainty           -0.035     7.444    
                         FDCE (Recov_fdce_C_CLR)     -0.117     7.327    rf/register4_reg[3]
  -------------------------------------------------------------------
                         required time                          7.327    
                         arrival time                          -3.001    
  -------------------------------------------------------------------
                         slack                                  4.327    

Slack (MET) :             4.349ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Destination:            rf/register2_reg[0]/PRE
                            (recovery check against rising-edge clock sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            5.800ns  (sys_clock rise@5.800ns - sys_clock rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.342ns (56.897%)  route 0.259ns (43.103%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.200ns
  Clock Path Skew:        1.680ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.680ns = ( 7.480 - 5.800 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                         input delay                  1.200     2.400    
                                                      0.000     2.400 f  reset (IN)
                         net (fo=0)                   0.000     2.400    reset
                                                                      f  reset_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.342     2.742 f  reset_IBUF_inst/O
                         net (fo=16, unplaced)        0.259     3.001    rf/AR[0]
                         FDPE                                         f  rf/register2_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      5.800     5.800 r  
                         clock source latency         1.200     7.000    
                                                      0.000     7.000 r  clk (IN)
                         net (fo=0)                   0.000     7.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.094     7.094 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.246     7.340    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     7.366 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, unplaced)        0.114     7.480    rf/CLK
                         FDPE                                         r  rf/register2_reg[0]/C
                         clock pessimism              0.000     7.480    
                         clock uncertainty           -0.035     7.444    
                         FDPE (Recov_fdpe_C_PRE)     -0.095     7.349    rf/register2_reg[0]
  -------------------------------------------------------------------
                         required time                          7.349    
                         arrival time                          -3.001    
  -------------------------------------------------------------------
                         slack                                  4.349    

Slack (MET) :             4.349ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Destination:            rf/register3_reg[1]/PRE
                            (recovery check against rising-edge clock sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            5.800ns  (sys_clock rise@5.800ns - sys_clock rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.342ns (56.897%)  route 0.259ns (43.103%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.200ns
  Clock Path Skew:        1.680ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.680ns = ( 7.480 - 5.800 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                         input delay                  1.200     2.400    
                                                      0.000     2.400 f  reset (IN)
                         net (fo=0)                   0.000     2.400    reset
                                                                      f  reset_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.342     2.742 f  reset_IBUF_inst/O
                         net (fo=16, unplaced)        0.259     3.001    rf/AR[0]
                         FDPE                                         f  rf/register3_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      5.800     5.800 r  
                         clock source latency         1.200     7.000    
                                                      0.000     7.000 r  clk (IN)
                         net (fo=0)                   0.000     7.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.094     7.094 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.246     7.340    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     7.366 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, unplaced)        0.114     7.480    rf/CLK
                         FDPE                                         r  rf/register3_reg[1]/C
                         clock pessimism              0.000     7.480    
                         clock uncertainty           -0.035     7.444    
                         FDPE (Recov_fdpe_C_PRE)     -0.095     7.349    rf/register3_reg[1]
  -------------------------------------------------------------------
                         required time                          7.349    
                         arrival time                          -3.001    
  -------------------------------------------------------------------
                         slack                                  4.349    

Slack (MET) :             4.349ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Destination:            rf/register4_reg[0]/PRE
                            (recovery check against rising-edge clock sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            5.800ns  (sys_clock rise@5.800ns - sys_clock rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.342ns (56.897%)  route 0.259ns (43.103%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.200ns
  Clock Path Skew:        1.680ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.680ns = ( 7.480 - 5.800 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                         input delay                  1.200     2.400    
                                                      0.000     2.400 f  reset (IN)
                         net (fo=0)                   0.000     2.400    reset
                                                                      f  reset_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.342     2.742 f  reset_IBUF_inst/O
                         net (fo=16, unplaced)        0.259     3.001    rf/AR[0]
                         FDPE                                         f  rf/register4_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      5.800     5.800 r  
                         clock source latency         1.200     7.000    
                                                      0.000     7.000 r  clk (IN)
                         net (fo=0)                   0.000     7.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.094     7.094 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.246     7.340    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     7.366 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, unplaced)        0.114     7.480    rf/CLK
                         FDPE                                         r  rf/register4_reg[0]/C
                         clock pessimism              0.000     7.480    
                         clock uncertainty           -0.035     7.444    
                         FDPE (Recov_fdpe_C_PRE)     -0.095     7.349    rf/register4_reg[0]
  -------------------------------------------------------------------
                         required time                          7.349    
                         arrival time                          -3.001    
  -------------------------------------------------------------------
                         slack                                  4.349    

Slack (MET) :             4.349ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Destination:            rf/register4_reg[1]/PRE
                            (recovery check against rising-edge clock sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            5.800ns  (sys_clock rise@5.800ns - sys_clock rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.342ns (56.897%)  route 0.259ns (43.103%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.200ns
  Clock Path Skew:        1.680ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.680ns = ( 7.480 - 5.800 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                         input delay                  1.200     2.400    
                                                      0.000     2.400 f  reset (IN)
                         net (fo=0)                   0.000     2.400    reset
                                                                      f  reset_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.342     2.742 f  reset_IBUF_inst/O
                         net (fo=16, unplaced)        0.259     3.001    rf/AR[0]
                         FDPE                                         f  rf/register4_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      5.800     5.800 r  
                         clock source latency         1.200     7.000    
                                                      0.000     7.000 r  clk (IN)
                         net (fo=0)                   0.000     7.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.094     7.094 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.246     7.340    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     7.366 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, unplaced)        0.114     7.480    rf/CLK
                         FDPE                                         r  rf/register4_reg[1]/C
                         clock pessimism              0.000     7.480    
                         clock uncertainty           -0.035     7.444    
                         FDPE (Recov_fdpe_C_PRE)     -0.095     7.349    rf/register4_reg[1]
  -------------------------------------------------------------------
                         required time                          7.349    
                         arrival time                          -3.001    
  -------------------------------------------------------------------
                         slack                                  4.349    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.505ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Destination:            rf/register1_reg[0]/CLR
                            (removal check against rising-edge clock sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clock rise@0.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        1.308ns  (logic 0.754ns (57.624%)  route 0.554ns (42.376%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.200ns
  Clock Path Skew:        3.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.317ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                         input delay                  1.200     2.400    
                                                      0.000     2.400 f  reset (IN)
                         net (fo=0)                   0.000     2.400    reset
                                                                      f  reset_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.754     3.154 f  reset_IBUF_inst/O
                         net (fo=16, unplaced)        0.554     3.708    rf/AR[0]
                         FDCE                                         f  rf/register1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         net (fo=0)                   0.000     1.200    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.830     2.030 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     2.613    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.120     2.733 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, unplaced)        0.584     3.317    rf/CLK
                         FDCE                                         r  rf/register1_reg[0]/C
                         clock pessimism              0.000     3.317    
                         clock uncertainty            0.035     3.353    
                         FDCE (Remov_fdce_C_CLR)     -0.149     3.204    rf/register1_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.204    
                         arrival time                           3.708    
  -------------------------------------------------------------------
                         slack                                  0.505    

Slack (MET) :             0.505ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Destination:            rf/register1_reg[1]/CLR
                            (removal check against rising-edge clock sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clock rise@0.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        1.308ns  (logic 0.754ns (57.624%)  route 0.554ns (42.376%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.200ns
  Clock Path Skew:        3.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.317ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                         input delay                  1.200     2.400    
                                                      0.000     2.400 f  reset (IN)
                         net (fo=0)                   0.000     2.400    reset
                                                                      f  reset_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.754     3.154 f  reset_IBUF_inst/O
                         net (fo=16, unplaced)        0.554     3.708    rf/AR[0]
                         FDCE                                         f  rf/register1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         net (fo=0)                   0.000     1.200    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.830     2.030 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     2.613    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.120     2.733 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, unplaced)        0.584     3.317    rf/CLK
                         FDCE                                         r  rf/register1_reg[1]/C
                         clock pessimism              0.000     3.317    
                         clock uncertainty            0.035     3.353    
                         FDCE (Remov_fdce_C_CLR)     -0.149     3.204    rf/register1_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.204    
                         arrival time                           3.708    
  -------------------------------------------------------------------
                         slack                                  0.505    

Slack (MET) :             0.505ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Destination:            rf/register1_reg[2]/CLR
                            (removal check against rising-edge clock sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clock rise@0.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        1.308ns  (logic 0.754ns (57.624%)  route 0.554ns (42.376%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.200ns
  Clock Path Skew:        3.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.317ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                         input delay                  1.200     2.400    
                                                      0.000     2.400 f  reset (IN)
                         net (fo=0)                   0.000     2.400    reset
                                                                      f  reset_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.754     3.154 f  reset_IBUF_inst/O
                         net (fo=16, unplaced)        0.554     3.708    rf/AR[0]
                         FDCE                                         f  rf/register1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         net (fo=0)                   0.000     1.200    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.830     2.030 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     2.613    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.120     2.733 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, unplaced)        0.584     3.317    rf/CLK
                         FDCE                                         r  rf/register1_reg[2]/C
                         clock pessimism              0.000     3.317    
                         clock uncertainty            0.035     3.353    
                         FDCE (Remov_fdce_C_CLR)     -0.149     3.204    rf/register1_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.204    
                         arrival time                           3.708    
  -------------------------------------------------------------------
                         slack                                  0.505    

Slack (MET) :             0.505ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Destination:            rf/register1_reg[3]/CLR
                            (removal check against rising-edge clock sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clock rise@0.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        1.308ns  (logic 0.754ns (57.624%)  route 0.554ns (42.376%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.200ns
  Clock Path Skew:        3.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.317ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                         input delay                  1.200     2.400    
                                                      0.000     2.400 f  reset (IN)
                         net (fo=0)                   0.000     2.400    reset
                                                                      f  reset_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.754     3.154 f  reset_IBUF_inst/O
                         net (fo=16, unplaced)        0.554     3.708    rf/AR[0]
                         FDCE                                         f  rf/register1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         net (fo=0)                   0.000     1.200    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.830     2.030 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     2.613    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.120     2.733 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, unplaced)        0.584     3.317    rf/CLK
                         FDCE                                         r  rf/register1_reg[3]/C
                         clock pessimism              0.000     3.317    
                         clock uncertainty            0.035     3.353    
                         FDCE (Remov_fdce_C_CLR)     -0.149     3.204    rf/register1_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.204    
                         arrival time                           3.708    
  -------------------------------------------------------------------
                         slack                                  0.505    

Slack (MET) :             0.505ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Destination:            rf/register2_reg[1]/CLR
                            (removal check against rising-edge clock sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clock rise@0.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        1.308ns  (logic 0.754ns (57.624%)  route 0.554ns (42.376%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.200ns
  Clock Path Skew:        3.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.317ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                         input delay                  1.200     2.400    
                                                      0.000     2.400 f  reset (IN)
                         net (fo=0)                   0.000     2.400    reset
                                                                      f  reset_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.754     3.154 f  reset_IBUF_inst/O
                         net (fo=16, unplaced)        0.554     3.708    rf/AR[0]
                         FDCE                                         f  rf/register2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         net (fo=0)                   0.000     1.200    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.830     2.030 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     2.613    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.120     2.733 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, unplaced)        0.584     3.317    rf/CLK
                         FDCE                                         r  rf/register2_reg[1]/C
                         clock pessimism              0.000     3.317    
                         clock uncertainty            0.035     3.353    
                         FDCE (Remov_fdce_C_CLR)     -0.149     3.204    rf/register2_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.204    
                         arrival time                           3.708    
  -------------------------------------------------------------------
                         slack                                  0.505    

Slack (MET) :             0.505ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Destination:            rf/register2_reg[2]/CLR
                            (removal check against rising-edge clock sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clock rise@0.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        1.308ns  (logic 0.754ns (57.624%)  route 0.554ns (42.376%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.200ns
  Clock Path Skew:        3.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.317ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                         input delay                  1.200     2.400    
                                                      0.000     2.400 f  reset (IN)
                         net (fo=0)                   0.000     2.400    reset
                                                                      f  reset_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.754     3.154 f  reset_IBUF_inst/O
                         net (fo=16, unplaced)        0.554     3.708    rf/AR[0]
                         FDCE                                         f  rf/register2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         net (fo=0)                   0.000     1.200    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.830     2.030 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     2.613    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.120     2.733 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, unplaced)        0.584     3.317    rf/CLK
                         FDCE                                         r  rf/register2_reg[2]/C
                         clock pessimism              0.000     3.317    
                         clock uncertainty            0.035     3.353    
                         FDCE (Remov_fdce_C_CLR)     -0.149     3.204    rf/register2_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.204    
                         arrival time                           3.708    
  -------------------------------------------------------------------
                         slack                                  0.505    

Slack (MET) :             0.505ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Destination:            rf/register2_reg[3]/CLR
                            (removal check against rising-edge clock sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clock rise@0.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        1.308ns  (logic 0.754ns (57.624%)  route 0.554ns (42.376%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.200ns
  Clock Path Skew:        3.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.317ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                         input delay                  1.200     2.400    
                                                      0.000     2.400 f  reset (IN)
                         net (fo=0)                   0.000     2.400    reset
                                                                      f  reset_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.754     3.154 f  reset_IBUF_inst/O
                         net (fo=16, unplaced)        0.554     3.708    rf/AR[0]
                         FDCE                                         f  rf/register2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         net (fo=0)                   0.000     1.200    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.830     2.030 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     2.613    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.120     2.733 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, unplaced)        0.584     3.317    rf/CLK
                         FDCE                                         r  rf/register2_reg[3]/C
                         clock pessimism              0.000     3.317    
                         clock uncertainty            0.035     3.353    
                         FDCE (Remov_fdce_C_CLR)     -0.149     3.204    rf/register2_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.204    
                         arrival time                           3.708    
  -------------------------------------------------------------------
                         slack                                  0.505    

Slack (MET) :             0.505ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Destination:            rf/register3_reg[0]/CLR
                            (removal check against rising-edge clock sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clock rise@0.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        1.308ns  (logic 0.754ns (57.624%)  route 0.554ns (42.376%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.200ns
  Clock Path Skew:        3.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.317ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                         input delay                  1.200     2.400    
                                                      0.000     2.400 f  reset (IN)
                         net (fo=0)                   0.000     2.400    reset
                                                                      f  reset_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.754     3.154 f  reset_IBUF_inst/O
                         net (fo=16, unplaced)        0.554     3.708    rf/AR[0]
                         FDCE                                         f  rf/register3_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         net (fo=0)                   0.000     1.200    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.830     2.030 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     2.613    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.120     2.733 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, unplaced)        0.584     3.317    rf/CLK
                         FDCE                                         r  rf/register3_reg[0]/C
                         clock pessimism              0.000     3.317    
                         clock uncertainty            0.035     3.353    
                         FDCE (Remov_fdce_C_CLR)     -0.149     3.204    rf/register3_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.204    
                         arrival time                           3.708    
  -------------------------------------------------------------------
                         slack                                  0.505    

Slack (MET) :             0.505ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Destination:            rf/register3_reg[2]/CLR
                            (removal check against rising-edge clock sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clock rise@0.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        1.308ns  (logic 0.754ns (57.624%)  route 0.554ns (42.376%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.200ns
  Clock Path Skew:        3.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.317ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                         input delay                  1.200     2.400    
                                                      0.000     2.400 f  reset (IN)
                         net (fo=0)                   0.000     2.400    reset
                                                                      f  reset_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.754     3.154 f  reset_IBUF_inst/O
                         net (fo=16, unplaced)        0.554     3.708    rf/AR[0]
                         FDCE                                         f  rf/register3_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         net (fo=0)                   0.000     1.200    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.830     2.030 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     2.613    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.120     2.733 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, unplaced)        0.584     3.317    rf/CLK
                         FDCE                                         r  rf/register3_reg[2]/C
                         clock pessimism              0.000     3.317    
                         clock uncertainty            0.035     3.353    
                         FDCE (Remov_fdce_C_CLR)     -0.149     3.204    rf/register3_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.204    
                         arrival time                           3.708    
  -------------------------------------------------------------------
                         slack                                  0.505    

Slack (MET) :             0.505ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Destination:            rf/register3_reg[3]/CLR
                            (removal check against rising-edge clock sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clock rise@0.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        1.308ns  (logic 0.754ns (57.624%)  route 0.554ns (42.376%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.200ns
  Clock Path Skew:        3.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.317ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                         input delay                  1.200     2.400    
                                                      0.000     2.400 f  reset (IN)
                         net (fo=0)                   0.000     2.400    reset
                                                                      f  reset_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.754     3.154 f  reset_IBUF_inst/O
                         net (fo=16, unplaced)        0.554     3.708    rf/AR[0]
                         FDCE                                         f  rf/register3_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         net (fo=0)                   0.000     1.200    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.830     2.030 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     2.613    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.120     2.733 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, unplaced)        0.584     3.317    rf/CLK
                         FDCE                                         r  rf/register3_reg[3]/C
                         clock pessimism              0.000     3.317    
                         clock uncertainty            0.035     3.353    
                         FDCE (Remov_fdce_C_CLR)     -0.149     3.204    rf/register3_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.204    
                         arrival time                           3.708    
  -------------------------------------------------------------------
                         slack                                  0.505    

Slack (MET) :             0.505ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Destination:            rf/register4_reg[2]/CLR
                            (removal check against rising-edge clock sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clock rise@0.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        1.308ns  (logic 0.754ns (57.624%)  route 0.554ns (42.376%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.200ns
  Clock Path Skew:        3.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.317ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                         input delay                  1.200     2.400    
                                                      0.000     2.400 f  reset (IN)
                         net (fo=0)                   0.000     2.400    reset
                                                                      f  reset_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.754     3.154 f  reset_IBUF_inst/O
                         net (fo=16, unplaced)        0.554     3.708    rf/AR[0]
                         FDCE                                         f  rf/register4_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         net (fo=0)                   0.000     1.200    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.830     2.030 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     2.613    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.120     2.733 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, unplaced)        0.584     3.317    rf/CLK
                         FDCE                                         r  rf/register4_reg[2]/C
                         clock pessimism              0.000     3.317    
                         clock uncertainty            0.035     3.353    
                         FDCE (Remov_fdce_C_CLR)     -0.149     3.204    rf/register4_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.204    
                         arrival time                           3.708    
  -------------------------------------------------------------------
                         slack                                  0.505    

Slack (MET) :             0.505ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Destination:            rf/register4_reg[3]/CLR
                            (removal check against rising-edge clock sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clock rise@0.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        1.308ns  (logic 0.754ns (57.624%)  route 0.554ns (42.376%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.200ns
  Clock Path Skew:        3.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.317ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                         input delay                  1.200     2.400    
                                                      0.000     2.400 f  reset (IN)
                         net (fo=0)                   0.000     2.400    reset
                                                                      f  reset_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.754     3.154 f  reset_IBUF_inst/O
                         net (fo=16, unplaced)        0.554     3.708    rf/AR[0]
                         FDCE                                         f  rf/register4_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         net (fo=0)                   0.000     1.200    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.830     2.030 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     2.613    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.120     2.733 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, unplaced)        0.584     3.317    rf/CLK
                         FDCE                                         r  rf/register4_reg[3]/C
                         clock pessimism              0.000     3.317    
                         clock uncertainty            0.035     3.353    
                         FDCE (Remov_fdce_C_CLR)     -0.149     3.204    rf/register4_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.204    
                         arrival time                           3.708    
  -------------------------------------------------------------------
                         slack                                  0.505    

Slack (MET) :             0.511ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Destination:            rf/register2_reg[0]/PRE
                            (removal check against rising-edge clock sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clock rise@0.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        1.308ns  (logic 0.754ns (57.624%)  route 0.554ns (42.376%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.200ns
  Clock Path Skew:        3.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.317ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                         input delay                  1.200     2.400    
                                                      0.000     2.400 f  reset (IN)
                         net (fo=0)                   0.000     2.400    reset
                                                                      f  reset_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.754     3.154 f  reset_IBUF_inst/O
                         net (fo=16, unplaced)        0.554     3.708    rf/AR[0]
                         FDPE                                         f  rf/register2_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         net (fo=0)                   0.000     1.200    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.830     2.030 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     2.613    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.120     2.733 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, unplaced)        0.584     3.317    rf/CLK
                         FDPE                                         r  rf/register2_reg[0]/C
                         clock pessimism              0.000     3.317    
                         clock uncertainty            0.035     3.353    
                         FDPE (Remov_fdpe_C_PRE)     -0.155     3.198    rf/register2_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.198    
                         arrival time                           3.708    
  -------------------------------------------------------------------
                         slack                                  0.511    

Slack (MET) :             0.511ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Destination:            rf/register3_reg[1]/PRE
                            (removal check against rising-edge clock sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clock rise@0.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        1.308ns  (logic 0.754ns (57.624%)  route 0.554ns (42.376%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.200ns
  Clock Path Skew:        3.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.317ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                         input delay                  1.200     2.400    
                                                      0.000     2.400 f  reset (IN)
                         net (fo=0)                   0.000     2.400    reset
                                                                      f  reset_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.754     3.154 f  reset_IBUF_inst/O
                         net (fo=16, unplaced)        0.554     3.708    rf/AR[0]
                         FDPE                                         f  rf/register3_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         net (fo=0)                   0.000     1.200    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.830     2.030 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     2.613    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.120     2.733 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, unplaced)        0.584     3.317    rf/CLK
                         FDPE                                         r  rf/register3_reg[1]/C
                         clock pessimism              0.000     3.317    
                         clock uncertainty            0.035     3.353    
                         FDPE (Remov_fdpe_C_PRE)     -0.155     3.198    rf/register3_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.198    
                         arrival time                           3.708    
  -------------------------------------------------------------------
                         slack                                  0.511    

Slack (MET) :             0.511ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Destination:            rf/register4_reg[0]/PRE
                            (removal check against rising-edge clock sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clock rise@0.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        1.308ns  (logic 0.754ns (57.624%)  route 0.554ns (42.376%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.200ns
  Clock Path Skew:        3.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.317ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                         input delay                  1.200     2.400    
                                                      0.000     2.400 f  reset (IN)
                         net (fo=0)                   0.000     2.400    reset
                                                                      f  reset_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.754     3.154 f  reset_IBUF_inst/O
                         net (fo=16, unplaced)        0.554     3.708    rf/AR[0]
                         FDPE                                         f  rf/register4_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         net (fo=0)                   0.000     1.200    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.830     2.030 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     2.613    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.120     2.733 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, unplaced)        0.584     3.317    rf/CLK
                         FDPE                                         r  rf/register4_reg[0]/C
                         clock pessimism              0.000     3.317    
                         clock uncertainty            0.035     3.353    
                         FDPE (Remov_fdpe_C_PRE)     -0.155     3.198    rf/register4_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.198    
                         arrival time                           3.708    
  -------------------------------------------------------------------
                         slack                                  0.511    

Slack (MET) :             0.511ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Destination:            rf/register4_reg[1]/PRE
                            (removal check against rising-edge clock sys_clock  {rise@0.000ns fall@2.900ns period=5.800ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clock rise@0.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        1.308ns  (logic 0.754ns (57.624%)  route 0.554ns (42.376%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.200ns
  Clock Path Skew:        3.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.317ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                         input delay                  1.200     2.400    
                                                      0.000     2.400 f  reset (IN)
                         net (fo=0)                   0.000     2.400    reset
                                                                      f  reset_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.754     3.154 f  reset_IBUF_inst/O
                         net (fo=16, unplaced)        0.554     3.708    rf/AR[0]
                         FDPE                                         f  rf/register4_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         net (fo=0)                   0.000     1.200    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.830     2.030 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     2.613    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.120     2.733 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, unplaced)        0.584     3.317    rf/CLK
                         FDPE                                         r  rf/register4_reg[1]/C
                         clock pessimism              0.000     3.317    
                         clock uncertainty            0.035     3.353    
                         FDPE (Remov_fdpe_C_PRE)     -0.155     3.198    rf/register4_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.198    
                         arrival time                           3.708    
  -------------------------------------------------------------------
                         slack                                  0.511    





