Here is a compact, synthesizable implementation of the requested decade counter.  
It counts from **1 to 10** (inclusive) on each rising edge of `clk`.  
The synchronous, active‑high `reset` forces the counter back to **1**.

```verilog
//-----------------------------------------------------------------------------
//  TopModule: 1‑to‑10 decade counter (synchronous active‑high reset)
//  The counter wraps from 10 back to 1.
//-----------------------------------------------------------------------------
module TopModule (
    input  wire        clk,   // positive‑edge clock
    input  wire        reset, // synchronous active‑high reset
    output reg  [3:0]  q      // 4‑bit counter output
);

// Optional: give a symbolic name to the maximum count
localparam MAX_COUNT = 4'd10;

always @(posedge clk) begin
    if (reset) begin
        // Reset the counter to 1
        q <= 4'd1;
    end
    else if (q == MAX_COUNT) begin
        // Wrap from 10 back to 1
        q <= 4'd1;
    end
    else begin
        // Normal counting
        q <= q + 1;
    end
end

endmodule
```

### How it works
| Clock cycle | Action | Resulting `q` |
|-------------|--------|---------------|
| Rising edge | `reset` = 1 | `q = 1` |
| Rising edge | `q` = 10 | `q = 1` (wrap) |
| Rising edge | otherwise | `q = q + 1` |

The counter is purely synchronous: all state changes occur on the rising edge of `clk`, and the reset is handled inside the same `always @(posedge clk)` block. No asynchronous reset or additional logic is required.