// Seed: 4083969560
module module_0 (
    input supply0 id_0,
    input tri1 id_1
);
  wire  id_3;
  logic id_4 = 1;
  module_2 modCall_1 ();
  assign id_3 = id_1;
endmodule
module module_1 (
    input supply0 id_0,
    input wor id_1,
    input wire id_2,
    output supply0 id_3,
    input supply0 id_4
);
  wor id_6 = -1;
  module_0 modCall_1 (
      id_2,
      id_0
  );
  assign modCall_1.id_1 = 0;
  assign id_3 = id_6;
  assign id_6 = id_2;
endmodule
module module_2;
  wire id_1;
endmodule
module module_3 (
    input supply1 id_0,
    output tri0 id_1,
    input tri0 id_2
);
  logic id_4 = 1;
  module_2 modCall_1 ();
endmodule
