# RISC-V Reference SoC Tapeout Program VSD

<ins>**SoC Tapeout Program VSD**</ins>  

This repository contains weekly tasks that track my progress **week by week**.  
This program teaches us how to use **Open-Source Tools** to design a System-on-Chip (SoC) from basic RTL to GDS.

--- 

## 📅 Weekwise Tasks

| Task | Day | Description | Status |
|------|-----|-------------|--------|
| [**Week 0**](Week0/README.md) | - | 🛠️ [Tools Installation](Week0/README.md) — Installed **Yosys**, **Iverilog**, and **gtkWave** | ✅ Done |
| **Week1** | [Day1](Week1/Day1/README.md) | 📚 [Introduction](Week1/Day1/README.md) - **Verilog RTL Design** and **Synthesis** | ✅ Done |
|           | [Day2](Week1/Day2/README.md) | 🏛️ [Libraries and Approach](Week1/Day2/README.md) - **Timing Libraries** and **Synthesis Approaches** | ✅ Done |
|           | [Day3](Week1/Day3/README.md) | 🔧 [Optimization](Week1/Day3/README.md) - **Combinational** and **Sequential Optimization** | ✅ Done |
|           | [Day4](Week1/Day4/README.md) | 🔬 [Simulation](Week1/Day4/README.md) - **Gate-Level Simulation (GLS)** and **Synthesis Simulation Mismatches**| ✅ Done |
|           | [Day5](Week1/Day5/README.md) | ⚙️ [Optimization in Synthesis](Week1/Day5/README.md) - **If, Case Construct**, **For Loop** and **For Generate** | ✅ Done |

---

## 🙏 **Acknowledgment**

<div align="center">

### 🏆 **Program Leadership & Support**

I am thankful to [**Kunal Ghosh**](https://github.com/kunalg123) and Team **[VLSI System Design (VSD)](https://vsdiat.vlsisystemdesign.com/)** for giving me the opportunity to participate in the ongoing **RISC-V SoC Tapeout Program**.
