// Seed: 1439255741
module module_0 (
    input supply1 id_0,
    input wand id_1
);
  logic [7:0] id_3;
  ;
  assign id_3[1] = {-1, -1 << id_1};
  logic id_4, id_5, id_6, id_7;
  parameter id_8 = 1;
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    input tri id_0,
    input uwire id_1,
    input tri id_2,
    input supply0 id_3,
    input wand id_4,
    input supply1 id_5,
    input tri1 id_6,
    output tri0 id_7,
    input wand id_8,
    input tri id_9,
    output wor id_10,
    output uwire id_11,
    input tri0 id_12,
    input uwire id_13,
    output wire id_14,
    input wire id_15,
    output tri id_16,
    input tri id_17
);
  wire id_19;
  wire id_20;
  parameter id_21 = 1 == -1;
  assign id_16 = id_0;
  module_0 modCall_1 (
      id_0,
      id_15
  );
  assign id_7 = {id_0};
endmodule
