#!/usr/bin/env python3
"""Apply Cheshire's HIP-backend changes to the AliceVision submodule working tree.

Idempotent: run it again after a submodule update and it re-applies (or reports
anchors that moved). Also regenerates patches/0002-hip-backend-cmake.patch from the
resulting `git diff` so the change set stays reviewable / upstreamable.

What it does
  * src/cmake/config.hpp.in           + ALICEVISION_HAVE_HIP()
  * src/CMakeLists.txt                + ALICEVISION_USE_HIP option, HIP detection after the
                                        CUDA block. A HIP build sets ALICEVISION_HAVE_CUDA=1
                                        (the CUDA sources are what gets compiled) and routes
                                        ALICEVISION_CUDA_LIBRARIES to hip::host.
  * src/aliceVision/depthMap/CMakeLists.txt
                                      + on HIP: device sources = one unity TU, host sources
                                        compiled as HIP, CUDA::cudart -> ${ALICEVISION_CUDA_LIBRARIES}
  * src/aliceVision/depthMap/cuda/hip/  new: compat shims + unity TU (copied from hip/compat, hip/port)
"""
from __future__ import annotations
import shutil
import subprocess
import sys
from pathlib import Path

ROOT = Path(__file__).resolve().parent.parent
AV = ROOT / "third_party" / "aliceVision"
MARK = "# --- cheshire HIP backend ---"


def patch(path: Path, anchor: str, new: str, *, after: bool = True, once_marker: str = MARK) -> None:
    text = path.read_text(encoding="utf-8")
    if new in text:
        return  # already applied (exact block present)
    if anchor not in text:
        sys.exit(f"anchor not found in {path}:\n{anchor}")
    text = text.replace(anchor, (anchor + new) if after else (new + anchor), 1)
    path.write_text(text, encoding="utf-8", newline="\n")


TRACKED = [
    "src/cmake/config.hpp.in",
    "src/CMakeLists.txt",
    "src/aliceVision/depthMap/CMakeLists.txt",
    "src/aliceVision/mvsData/ROI.hpp",
    "src/aliceVision/depthMap/BufPtr.hpp",
    "src/aliceVision/sfm/pipeline/expanding/DistanceWeighting.cpp",
    "src/aliceVision/depthMap/cuda/host/memory.hpp",
    "src/aliceVision/depthMap/cuda/planeSweeping/deviceSimilarityVolume.cu",
    "src/aliceVision/depthMap/cuda/planeSweeping/deviceSimilarityVolumeKernels.cuh",
    "src/aliceVision/depthMap/cuda/imageProcessing/deviceMipmappedArray.cu",
]


def main() -> None:
    # 0. always start from pristine upstream files so re-runs never stack edits
    subprocess.run(["git", "checkout", "--", *TRACKED], cwd=AV, check=True)

    # 1. new files: compat shims + unity TU inside the tree
    dst = AV / "src" / "aliceVision" / "depthMap" / "cuda" / "hip"
    dst.mkdir(parents=True, exist_ok=True)
    for f in ["cuda_runtime.h", "cuda_fp16.h", "math_constants.h"]:
        shutil.copy2(ROOT / "hip" / "compat" / "include" / f, dst / f)
    (dst / "cheshire").mkdir(exist_ok=True)
    for f in ["cuda_to_hip.h", "bridge.h"]:
        shutil.copy2(ROOT / "hip" / "compat" / "include" / "cheshire" / f, dst / "cheshire" / f)
    shutil.copy2(ROOT / "hip" / "port" / "unity" / "depthmap_device_unity.hip", dst / "depthmap_device_unity.hip")
    # header overlay (2-line change) applied in place
    for rel in ["src/aliceVision/mvsData/ROI.hpp", "src/aliceVision/depthMap/BufPtr.hpp"]:
        p = AV / rel
        t = p.read_text(encoding="utf-8")
        t2 = t.replace("#if defined(__NVCC__)\n", "#if defined(__NVCC__) || defined(__HIPCC__)\n") \
              .replace("#if !defined(__NVCC__)\n", "#if !defined(__NVCC__) && !defined(__HIPCC__)\n")
        if t2 != t:
            p.write_text(t2, encoding="utf-8", newline="\n")

    # 1a. HIP on Windows (ROCm 7.2.1, RX 9070) samples 16-bit float (half4) texture arrays as
    #     zeros (hip/tests/half_tex.hip); float4 arrays work. Use AliceVision's float4 texture
    #     path in HIP builds (2x camera-image VRAM, handled by the memory bridge).
    mh = AV / "src/aliceVision/depthMap/cuda/host/memory.hpp"
    t = mh.read_text(encoding="utf-8")
    t2 = t.replace("// #define ALICEVISION_DEPTHMAP_TEXTURE_USE_UCHAR\n#define ALICEVISION_DEPTHMAP_TEXTURE_USE_HALF\n",
                   "#if defined(__HIP_PLATFORM_AMD__) && defined(CHESHIRE_TEXTURE_FLOAT4)\n"
                   "// cheshire escape hatch: 16-byte float4 camera textures (no half conversions anywhere)\n"
                   "#else\n"
                   "// half4 textures: on HIP-Windows the mip levels are built through a buffer copy because\n"
                   "// surf2Dwrite into 16-bit float arrays is broken there (deviceMipmappedArray.cu, CHESHIRE_HIP)\n"
                   "#define ALICEVISION_DEPTHMAP_TEXTURE_USE_HALF\n"
                   "#endif\n", 1)
    assert t2 != t, "memory.hpp texture defines changed upstream"
    if t2 != t:
        mh.write_text(t2, encoding="utf-8", newline="\n")

    # 1b. clang (OpenMP) cannot capture a structured binding inside an omp region
    #     (DistanceWeighting.cpp: "capturing a structured binding is not yet supported in OpenMP")
    dw = AV / "src/aliceVision/sfm/pipeline/expanding/DistanceWeighting.cpp"
    t = dw.read_text(encoding="utf-8")
    t2 = t.replace("    for (auto & [idView, pointCloud] : perViewObservations)\n    {\n",
                   "    for (auto & viewObs : perViewObservations)\n    {\n"
                   "        const auto& idView = viewObs.first;   // not a structured binding: clang/OpenMP cannot capture those\n"
                   "        auto& pointCloud = viewObs.second;\n", 1)
    if t2 != t:
        dw.write_text(t2, encoding="utf-8", newline="\n")


    # 1d. fused SGM path aggregation: one kernel per volume row instead of three
    #     (profiled on the RX 9070: bestZ 43 %, slice copy 26 %, aggregate 30 % of SGM optimize).
    #     Kernel text: hip/port/sgm_fused/kernel.cuh.txt; host loop: hip/port/sgm_fused/loop.cu.txt.
    #     The original three-kernel loop is kept under #else for TSIM_USE_FLOAT / CHESHIRE_SGM_LEGACY.
    kh = AV / "src/aliceVision/depthMap/cuda/planeSweeping/deviceSimilarityVolumeKernels.cuh"
    t = kh.read_text(encoding="utf-8")
    if "volume_agregateCostVolumeAtXinSlicesFused_kernel" not in t:
        ktxt = (ROOT / "hip/port/sgm_fused/kernel.cuh.txt").read_text(encoding="utf-8")
        end = t.rfind("} // namespace depthMap")
        assert end > 0, "namespace end not found in deviceSimilarityVolumeKernels.cuh"
        t = t[:end] + ktxt + t[end:]
        kh.write_text(t, encoding="utf-8", newline="\n")
    sv = AV / "src/aliceVision/depthMap/cuda/planeSweeping/deviceSimilarityVolume.cu"
    t = sv.read_text(encoding="utf-8")
    if "Fused_kernel<<<" not in t:
        start_marker = "    CudaDeviceMemoryPitched<TSimAcc, 2>* xzSliceForY_dmpPtr   = &inout_volSliceAccA_dmp; // Y slice\n"
        end_marker = "        std::swap(xzSliceForYm1_dmpPtr, xzSliceForY_dmpPtr);\n    }\n"
        i0 = t.find(start_marker); i1 = t.find(end_marker, i0)
        assert i0 > 0 and i1 > i0, "aggregation loop markers not found in deviceSimilarityVolume.cu"
        i1 += len(end_marker)
        original = t[i0:i1]
        fused = (ROOT / "hip/port/sgm_fused/loop.cu.txt").read_text(encoding="utf-8")
        t = t[:i0] + "#if !defined(TSIM_USE_FLOAT) && !defined(CHESHIRE_SGM_LEGACY)\n" + fused + "#else\n" + original + "#endif\n" + t[i1:]
        sv.write_text(t, encoding="utf-8", newline="\n")

    # 1f. mip levels via buffer + cudaMemcpy2DToArray instead of surf2Dwrite (HIP-Windows drops
    #     surface stores into 16-bit float arrays: hip/tests/surf_probe.hip)
    ma = AV / "src/aliceVision/depthMap/cuda/imageProcessing/deviceMipmappedArray.cu"
    t = ma.read_text(encoding="utf-8")
    if "createMipmappedArrayLevelToBuffer_kernel" not in t:
        anchor = "__host__ void cuda_createMipmappedArrayFromImage("
        assert anchor in t
        t = t.replace(anchor, (ROOT / "hip/port/sgm_fused/miplevel_kernel.cu.txt").read_text(encoding="utf-8") + anchor, 1)
        s0 = "        cudaSurfaceObject_t currentLevel_surf;\n"
        s1 = "        CHECK_CUDA_RETURN_ERROR(cudaDestroyTextureObject(previousLevel_tex));\n"
        i0 = t.find(s0); i1 = t.find(s1, i0)
        assert i0 > 0 and i1 > i0, "mip level surface block not found"
        i1 += len(s1)
        original = t[i0:i1]
        t = t[:i0] + "#ifdef CHESHIRE_HIP\n" + (ROOT / "hip/port/sgm_fused/miplevel_host.cu.txt").read_text(encoding="utf-8") + "#else\n" + original + "#endif\n" + t[i1:]
        ma.write_text(t, encoding="utf-8", newline="\n")

    # 1e. block-height override for the occupancy-derived launch shape (CHESHIRE_BLOCK_Y)
    t = sv.read_text(encoding="utf-8")
    old_blk = ("    if(recommendedBlockSize > 32)\n    {\n        const dim3 recommendedBlock(32, divUp(recommendedBlockSize, 32), 1);\n"
               "        return recommendedBlock;\n    }\n")
    if "CHESHIRE_BLOCK_Y" not in t:
        assert old_blk in t, "getMaxPotentialBlockSize body changed upstream"
        t = t.replace(old_blk, (ROOT / "hip/port/sgm_fused/blocksize.cu.txt").read_text(encoding="utf-8"), 1)
        sv.write_text(t, encoding="utf-8", newline="\n")

    # 1c. opt-in SGM aggregation profiling (CHESHIRE_PROFILE_SGM=1): per-kernel wall time with
    #     device syncs around the three per-row launches. HIP builds only (CHESHIRE_HIP).
    sv = AV / "src/aliceVision/depthMap/cuda/planeSweeping/deviceSimilarityVolume.cu"
    t = sv.read_text(encoding="utf-8")
    prof_defs = """#ifdef CHESHIRE_HIP
static double cheshire_prof_acc[3]; static int cheshire_prof_calls;
static bool cheshire_prof_on() { static int v = -1; if (v < 0) { const char* e = std::getenv("CHESHIRE_PROFILE_SGM"); v = (e && e[0] == '1') ? 1 : 0; } return v == 1; }
static std::chrono::steady_clock::time_point _cp_t0;
#define CHESHIRE_PROF_BEGIN() if (cheshire_prof_on()) { cudaDeviceSynchronize(); _cp_t0 = std::chrono::steady_clock::now(); }
#define CHESHIRE_PROF_END(i) if (cheshire_prof_on()) { cudaDeviceSynchronize(); cheshire_prof_acc[i] += std::chrono::duration<double>(std::chrono::steady_clock::now() - _cp_t0).count(); }
#define CHESHIRE_PROF_REPORT() if (cheshire_prof_on() && (++cheshire_prof_calls % 24 == 0)) std::fprintf(stderr, "[cheshire-prof] SGM aggregate cumulative after %d passes: bestZ %.3f s, getSlice %.3f s, aggregate %.3f s\\n", cheshire_prof_calls, cheshire_prof_acc[0], cheshire_prof_acc[1], cheshire_prof_acc[2]);
#else
#define CHESHIRE_PROF_BEGIN()
#define CHESHIRE_PROF_END(i)
#define CHESHIRE_PROF_REPORT()
#endif
"""
    if "#define CHESHIRE_PROF_BEGIN" not in t:
        t = t.replace('#include "deviceSimilarityVolume.hpp"\n',
                      '#include "deviceSimilarityVolume.hpp"\n#include <chrono>\n#include <cstdlib>\n#include <cstdio>\n', 1)
        t = t.replace("__host__ void cuda_volumeAggregatePath(", prof_defs + "__host__ void cuda_volumeAggregatePath(", 1)
        t = t.replace("        volume_computeBestZInSlice_kernel<<<gridColZ, blockColZ, 0, stream>>>(", "        CHESHIRE_PROF_BEGIN();\n        volume_computeBestZInSlice_kernel<<<gridColZ, blockColZ, 0, stream>>>(", 1)
        t = t.replace("            volDimX, volDimZ);\n", "            volDimX, volDimZ);\n        CHESHIRE_PROF_END(0);\n        CHESHIRE_PROF_BEGIN();\n", 1)
        t = t.replace("            volDim_, axisT_, y);\n", "            volDim_, axisT_, y);\n        CHESHIRE_PROF_END(1);\n        CHESHIRE_PROF_BEGIN();\n", 1)
        t = t.replace("            filteringIndex,\n            roi);\n", "            filteringIndex,\n            roi);\n        CHESHIRE_PROF_END(2);\n", 1)
        t = t.replace("        std::swap(xzSliceForYm1_dmpPtr, xzSliceForY_dmpPtr);\n    }\n", "        std::swap(xzSliceForYm1_dmpPtr, xzSliceForY_dmpPtr);\n    }\n    CHESHIRE_PROF_REPORT();\n", 1)
        sv.write_text(t, encoding="utf-8", newline="\n")

    # 2. config.hpp.in
    patch(AV / "src/cmake/config.hpp.in",
          "#define ALICEVISION_HAVE_SYCL() @ALICEVISION_HAVE_SYCL@\n",
          "\n// --- cheshire HIP backend ---\n// HIP build: the CUDA depth-map sources are compiled through a CUDA->HIP compat header,\n"
          "// so ALICEVISION_HAVE_CUDA stays 1 and this flag marks the AMD runtime underneath.\n"
          "#define ALICEVISION_HAVE_HIP() @ALICEVISION_HAVE_HIP@\n")

    # 3. src/CMakeLists.txt: option + detection block after the CUDA block
    patch(AV / "src/CMakeLists.txt",
          'trilean_option(ALICEVISION_USE_SYCL "Enable SYCL" AUTO)\n',
          f'{MARK}\ntrilean_option(ALICEVISION_USE_HIP "Enable HIP (AMD GPUs): compiles the CUDA depth-map backend through a CUDA->HIP compat layer" AUTO)\n')
    hip_block = f'''
# ==============================================================================
{MARK}
# HIP (AMD ROCm). Only considered when no CUDA toolkit was found. The existing CUDA
# depth-map sources are compiled as HIP through src/aliceVision/depthMap/cuda/hip/,
# so from the code's point of view ALICEVISION_HAVE_CUDA is 1.
# ==============================================================================
set(ALICEVISION_HAVE_HIP 0)
if (NOT ALICEVISION_HAVE_CUDA AND NOT ALICEVISION_USE_HIP STREQUAL "OFF")
    include(CheckLanguage)
    check_language(HIP)
    if (NOT CMAKE_HIP_COMPILER)
        if (ALICEVISION_USE_HIP STREQUAL "ON")
            message(SEND_ERROR "Failed to find a HIP compiler (set CMAKE_HIP_COMPILER to ROCm's clang++/clang-cl).")
        endif()
    else()
        enable_language(HIP)
        find_package(hip QUIET)
        if (hip_FOUND)
            set(ALICEVISION_HAVE_HIP 1)
            set(ALICEVISION_HAVE_CUDA 1)
            list(APPEND ALICEVISION_CUDA_LIBRARIES hip::host)
            set(ALICEVISION_HIP_DIR "${{CMAKE_CURRENT_SOURCE_DIR}}/aliceVision/depthMap/cuda/hip")
            # cuda_runtime.h / cuda_fp16.h / math_constants.h shims must win over any real CUDA headers
            include_directories(BEFORE "${{ALICEVISION_HIP_DIR}}")
            add_compile_definitions(__HIP_PLATFORM_AMD__=1)
            # nvcc pre-includes cuda_runtime.h into every .cu; clang does not
            if (CMAKE_HIP_COMPILER_FRONTEND_VARIANT STREQUAL "MSVC")
                add_compile_options("$<$<COMPILE_LANGUAGE:HIP>:/FI${{ALICEVISION_HIP_DIR}}/cheshire/cuda_to_hip.h>")
                add_compile_options("$<$<COMPILE_LANGUAGE:HIP>:/bigobj>")
            else()
                add_compile_options("$<$<COMPILE_LANGUAGE:HIP>:-include${{ALICEVISION_HIP_DIR}}/cheshire/cuda_to_hip.h>")
            endif()
            add_compile_options("$<$<COMPILE_LANGUAGE:HIP>:-Wno-ignored-attributes>" "$<$<COMPILE_LANGUAGE:HIP>:-Wno-unknown-attributes>")
            if (WIN32)
                # the device-side pass rejects Boost.WinAPI's own __stdcall prototypes next to windows.h
                add_compile_definitions("$<$<COMPILE_LANGUAGE:HIP>:BOOST_USE_WINDOWS_H>" "$<$<COMPILE_LANGUAGE:HIP>:WIN32_LEAN_AND_MEAN>" "$<$<COMPILE_LANGUAGE:HIP>:NOMINMAX>")
            endif()
            option(ALICEVISION_HIP_RDC "HIP relocatable device code (-fgpu-rdc) instead of the unity device TU; broken on Windows ROCm 7.2.1" OFF)
            message(STATUS "HIP found: ${{hip_VERSION}} (architectures: ${{CMAKE_HIP_ARCHITECTURES}})")
        elseif (ALICEVISION_USE_HIP STREQUAL "ON")
            message(SEND_ERROR "Failed to find the hip CMake package (add the ROCm root to CMAKE_PREFIX_PATH).")
        endif()
    endif()
endif()
'''
    patch(AV / "src/CMakeLists.txt",
          "# ==============================================================================\n# SYCL/AdaptiveCpp\n",
          hip_block, after=False)

    # 4. depthMap/CMakeLists.txt: HIP source handling + link line
    dm = AV / "src/aliceVision/depthMap/CMakeLists.txt"
    patch(dm,
          "alicevision_add_library(aliceVision_depthMap_cuda\n",
          f'''{MARK}
if (ALICEVISION_HAVE_HIP)
    set(depthMap_hip_device_sources cuda/hip/depthmap_device_unity.hip)
    if (ALICEVISION_HIP_RDC)
        set(depthMap_hip_device_sources
            cuda/device/DeviceCameraParams.cu cuda/device/DevicePatchPattern.cu
            cuda/imageProcessing/deviceGaussianFilter.cu cuda/imageProcessing/deviceColorConversion.cu
            cuda/imageProcessing/deviceMipmappedArray.cu
            cuda/planeSweeping/deviceDepthSimilarityMap.cu cuda/planeSweeping/deviceSimilarityVolume.cu)
        add_compile_options("$<$<COMPILE_LANGUAGE:HIP>:-fgpu-rdc>")
        add_link_options(-fgpu-rdc --hip-link)
    else()
        # the .cu files are pulled into the unity TU; keep them out of the build
        set_source_files_properties(
            cuda/device/DeviceCameraParams.cu cuda/device/DevicePatchPattern.cu
            cuda/imageProcessing/deviceGaussianFilter.cu cuda/imageProcessing/deviceColorConversion.cu
            cuda/imageProcessing/deviceMipmappedArray.cu
            cuda/planeSweeping/deviceDepthSimilarityMap.cu cuda/planeSweeping/deviceSimilarityVolume.cu
            cuda/host/DeviceCache.cpp cuda/host/patchPattern.cpp
            PROPERTIES HEADER_FILE_ONLY true)
    endif()
    # everything that touches the runtime is compiled by the HIP compiler (host + device passes)
    set_source_files_properties(${{depthMap_hip_device_sources}} ${{depthMap_cuda_host_sources}} ${{depthMap_cuda_imageProcessing_sources}} ${{depthMap_cuda_planeSweeping_sources}} ${{depthMap_cuda_device_sources}}
        PROPERTIES LANGUAGE HIP)
    list(APPEND depthMap_cuda_files_sources ${{depthMap_hip_device_sources}})
endif()

''', after=False)
    t = dm.read_text(encoding="utf-8")
    if "        CUDA::cudart\n" in t:
        t = t.replace("        CUDA::cudart\n", "        ${ALICEVISION_CUDA_LIBRARIES}   # CUDA::cudart, or hip::host on a HIP build\n", 1)
        dm.write_text(t, encoding="utf-8", newline="\n")

    # 5. regenerate the reviewable patch
    subprocess.run(["git", "add", "-N", "src/aliceVision/depthMap/cuda/hip"], cwd=AV, check=True)
    diff = subprocess.run(["git", "diff", "--no-color"], cwd=AV, check=True, capture_output=True, text=True).stdout
    out = ROOT / "patches" / "0002-hip-backend-cmake.patch"
    out.write_text(diff, encoding="utf-8", newline="\n")
    print(f"applied; {len(diff.splitlines())} diff lines -> {out.relative_to(ROOT)}")


if __name__ == "__main__":
    main()
