INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/adity/K_ALU_Final_Bram/K_ALU_Final_Bram.gen/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/adity/K_ALU_Final_Bram/K_ALU_Final_Bram.gen/sources_1/ip/blk_mem_gen_1/sim/blk_mem_gen_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/adity/K_ALU_Final_Bram/K_ALU_Final_Bram.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module halfadder
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-311] analyzing module twoBitadder
INFO: [VRFC 10-311] analyzing module Three_Bit_adder
INFO: [VRFC 10-311] analyzing module fourBitadder
INFO: [VRFC 10-311] analyzing module five_bitAdder
INFO: [VRFC 10-311] analyzing module EightBitAdder
INFO: [VRFC 10-311] analyzing module ThirtyTwo_BitAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/adity/K_ALU_Final_Bram/K_ALU_Final_Bram.srcs/sources_1/new/and.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Eight_BitAnd
INFO: [VRFC 10-311] analyzing module ThirtyTwo_BitAnd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/adity/K_ALU_Final_Bram/K_ALU_Final_Bram.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/adity/K_ALU_Final_Bram/K_ALU_Final_Bram.srcs/sources_1/new/hamming.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hamming
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/adity/K_ALU_Final_Bram/K_ALU_Final_Bram.srcs/sources_1/new/inc_dec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_4
INFO: [VRFC 10-311] analyzing module sub_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/adity/K_ALU_Final_Bram/K_ALU_Final_Bram.srcs/sources_1/new/k_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module op_decider
INFO: [VRFC 10-311] analyzing module combinational_circuit
INFO: [VRFC 10-311] analyzing module select_b
INFO: [VRFC 10-311] analyzing module top_wrapper
INFO: [VRFC 10-311] analyzing module clock_div
INFO: [VRFC 10-311] analyzing module clk_top_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/adity/K_ALU_Final_Bram/K_ALU_Final_Bram.srcs/sources_1/new/left_shift.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module left_shift
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/adity/K_ALU_Final_Bram/K_ALU_Final_Bram.srcs/sources_1/new/lui_mod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sixteen_BitAnd
INFO: [VRFC 10-311] analyzing module lui
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/adity/K_ALU_Final_Bram/K_ALU_Final_Bram.srcs/sources_1/new/mux_modules.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Two_to_1_Mux
INFO: [VRFC 10-311] analyzing module Four_to_1_Mux
INFO: [VRFC 10-311] analyzing module Eight_to_1_Mux
INFO: [VRFC 10-311] analyzing module Sixteen_to_1_Mux
INFO: [VRFC 10-311] analyzing module ThirtyTwo_to_1_Mux
INFO: [VRFC 10-311] analyzing module ThirtyTwo_Bit_Eight_to_1_Mux
INFO: [VRFC 10-311] analyzing module ThirtyTwoBit2_1_Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/adity/K_ALU_Final_Bram/K_ALU_Final_Bram.srcs/sources_1/new/nor_gates.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EightBitNor
INFO: [VRFC 10-311] analyzing module ThirtyTwo_BitNor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/adity/K_ALU_Final_Bram/K_ALU_Final_Bram.srcs/sources_1/new/not_gates.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EightBitnotGate
INFO: [VRFC 10-311] analyzing module ThirtyTwo_BitnotGate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/adity/K_ALU_Final_Bram/K_ALU_Final_Bram.srcs/sources_1/new/or_gates.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Eight_BitOr
INFO: [VRFC 10-311] analyzing module Thirtytwo_BitOr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/adity/K_ALU_Final_Bram/K_ALU_Final_Bram.srcs/sources_1/new/ram_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/adity/K_ALU_Final_Bram/K_ALU_Final_Bram.srcs/sources_1/new/reg_bank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_bank
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/adity/K_ALU_Final_Bram/K_ALU_Final_Bram.srcs/sources_1/new/right_shift.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module right_shift_log
INFO: [VRFC 10-311] analyzing module right_shift_arith
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/adity/K_ALU_Final_Bram/K_ALU_Final_Bram.srcs/sources_1/new/rom_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/adity/K_ALU_Final_Bram/K_ALU_Final_Bram.srcs/sources_1/new/slt_and_sgt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module slt
INFO: [VRFC 10-311] analyzing module sgt
INFO: [VRFC 10-311] analyzing module comp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/adity/K_ALU_Final_Bram/K_ALU_Final_Bram.srcs/sources_1/new/stack_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stack_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/adity/K_ALU_Final_Bram/K_ALU_Final_Bram.srcs/sources_1/new/sub_mod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module halfsubtractor
INFO: [VRFC 10-311] analyzing module fullsubtractor
INFO: [VRFC 10-311] analyzing module EightBitSubtractor
INFO: [VRFC 10-311] analyzing module ThirtyTwo_BitSubtractor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/adity/K_ALU_Final_Bram/K_ALU_Final_Bram.srcs/sources_1/new/xor_gates.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EightBitXor
INFO: [VRFC 10-311] analyzing module ThirtyTwo_BitXor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/adity/K_ALU_Final_Bram/K_ALU_Final_Bram.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_wrapper_tb
