CommandLine
/afs/csail.mit.edu/proj/redsocs/Xilinx10.1/ISE/bin/lin64/unwrapped/netgen -intstyle ise -w -sim -ofmt verilog /afs/athena.mit.edu/user/l/o/loganw/Documents/6.111/augmented-reality-on-fpga/src/test_projective_transform/test_projective_transform/tmp/_cg/divider.ngc /afs/athena.mit.edu/user/l/o/loganw/Documents/6.111/augmented-reality-on-fpga/src/test_projective_transform/test_projective_transform/tmp/_cg/divider.v
s
FormatString
netgen [-ecn <tool_name>] [-sim] [-sta] [-ofmt verilog] [-aka] [-bx <BRAM_output_dir>] {-bd <BRAM_data_file>[tag <tagName>]} [-dir <dir_name>] [-fn] [-gp <port_name>] [-intstyle ise|xflow|silent] [-ism] [-insert_glbl <true_or_false>] [-insert_pp_buffers <true_or_false>][-ne] [-ngm <ngm_file>] [-mhf] [-module] [-pcf <pcf_file>] [-pf] [-s <speed>][-sdf_anno <true_or_false>] [-sdf_path [<path>]] [-shm] [-tb] [-ti <top_instance_name>][-tm <top_module_name>] [-tp <port_name>] [-ul] [-vcd] [-w] [--10ps] [--cd] [--log <log_file>][--quiet] [--r] [--verbose] [--debug] [--cleanup] [--suh <true_or_false>] [--wraplog <log_file>] [--ub] <infile> [<outfile[.v]>]
s
