0.6
2019.1
May 24 2019
15:06:07
D:/Users/Documents/GitHub/COD_lab/lab5/CPU_pipeline/CPU_pipeline.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
,,,,,,tb,,,,,,,,
,,,,,,,,,,,,,,
D:/Users/Documents/GitHub/COD_lab/lab5/CPU_pipeline/CPU_pipeline.srcs/sources_1/ip/data_mem/sim/data_mem.v,1652021853,verilog,,D:/Users/Documents/GitHub/COD_lab/lab5/CPU_pipeline/CPU_pipeline.srcs/sources_1/ip/inst_mem/sim/inst_mem.v,,data_mem,,,,,,,,
D:/Users/Documents/GitHub/COD_lab/lab5/CPU_pipeline/CPU_pipeline.srcs/sources_1/ip/inst_mem/sim/inst_mem.v,1652175947,verilog,,D:/Users/Documents/GitHub/COD_lab/lab5/CPU_pipeline/CPU_pipeline.srcs/sources_1/new/ALU.v,,inst_mem,,,,,,,,
D:/Users/Documents/GitHub/COD_lab/lab5/CPU_pipeline/CPU_pipeline.srcs/sources_1/new/ALU.v,1652163994,verilog,,D:/Users/Documents/GitHub/COD_lab/lab5/CPU_pipeline/CPU_pipeline.srcs/sources_1/new/CPU.v,,alu,,,,,,,,
D:/Users/Documents/GitHub/COD_lab/lab5/CPU_pipeline/CPU_pipeline.srcs/sources_1/new/CPU.v,1652181253,verilog,,D:/Users/Documents/GitHub/COD_lab/lab5/CPU_pipeline/CPU_pipeline.srcs/sources_1/new/Ctrl.v,,cpu,,,,,,,,
D:/Users/Documents/GitHub/COD_lab/lab5/CPU_pipeline/CPU_pipeline.srcs/sources_1/new/Ctrl.v,1652110155,verilog,,D:/Users/Documents/GitHub/COD_lab/lab5/CPU_pipeline/CPU_pipeline.srcs/sources_1/new/EX_MEM.v,,control,,,,,,,,
D:/Users/Documents/GitHub/COD_lab/lab5/CPU_pipeline/CPU_pipeline.srcs/sources_1/new/EX_MEM.v,1652175368,verilog,,D:/Users/Documents/GitHub/COD_lab/lab5/CPU_pipeline/CPU_pipeline.srcs/sources_1/new/ID_EX.v,,ex_mem,,,,,,,,
D:/Users/Documents/GitHub/COD_lab/lab5/CPU_pipeline/CPU_pipeline.srcs/sources_1/new/ID_EX.v,1652171237,verilog,,D:/Users/Documents/GitHub/COD_lab/lab5/CPU_pipeline/CPU_pipeline.srcs/sources_1/new/IF_ID.v,,id_ex,,,,,,,,
D:/Users/Documents/GitHub/COD_lab/lab5/CPU_pipeline/CPU_pipeline.srcs/sources_1/new/IF_ID.v,1652171212,verilog,,D:/Users/Documents/GitHub/COD_lab/lab5/CPU_pipeline/CPU_pipeline.srcs/sources_1/new/Imm_Gen.v,,if_id,,,,,,,,
D:/Users/Documents/GitHub/COD_lab/lab5/CPU_pipeline/CPU_pipeline.srcs/sources_1/new/Imm_Gen.v,1652069509,verilog,,D:/Users/Documents/GitHub/COD_lab/lab5/CPU_pipeline/CPU_pipeline.srcs/sources_1/new/MEM_WB.v,,imm_gen,,,,,,,,
D:/Users/Documents/GitHub/COD_lab/lab5/CPU_pipeline/CPU_pipeline.srcs/sources_1/new/MEM_WB.v,1652171159,verilog,,D:/Users/Documents/GitHub/COD_lab/lab5/CPU_pipeline/CPU_pipeline.srcs/sources_1/new/Reg_File.v,,mem_wb,,,,,,,,
D:/Users/Documents/GitHub/COD_lab/lab5/CPU_pipeline/CPU_pipeline.srcs/sources_1/new/Main.v,1652165799,verilog,,D:/Users/Documents/GitHub/COD_lab/lab5/CPU_pipeline/CPU_pipeline.srcs/sources_1/new/PDU.v,,main,,,,,,,,
D:/Users/Documents/GitHub/COD_lab/lab5/CPU_pipeline/CPU_pipeline.srcs/sources_1/new/PDU.v,1652067831,verilog,,D:/Users/Documents/GitHub/COD_lab/lab5/CPU_pipeline/CPU_pipeline.srcs/sources_1/new/Reg_File.v,,pdu,,,,,,,,
D:/Users/Documents/GitHub/COD_lab/lab5/CPU_pipeline/CPU_pipeline.srcs/sources_1/new/Reg_File.v,1652019558,verilog,,D:/Users/Documents/GitHub/COD_lab/lab5/CPU_pipeline/CPU_pipeline.srcs/sources_1/new/forward.v,,regfile,,,,,,,,
D:/Users/Documents/GitHub/COD_lab/lab5/CPU_pipeline/CPU_pipeline.srcs/sources_1/new/forward.v,1652174877,verilog,,D:/Users/Documents/GitHub/COD_lab/lab5/CPU_pipeline/CPU_pipeline.srcs/sources_1/new/hazard.v,,forward,,,,,,,,
D:/Users/Documents/GitHub/COD_lab/lab5/CPU_pipeline/CPU_pipeline.srcs/sources_1/new/hazard.v,1652167576,verilog,,D:/Users/Documents/GitHub/COD_lab/lab5/CPU_pipeline/CPU_pipeline.srcs/sim_1/new/cpu_test.v,,hazard,,,,,,,,
