// Seed: 1962938168
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
endmodule
module module_1 #(
    parameter id_8 = 32'd44,
    parameter id_9 = 32'd26
) (
    input uwire id_0,
    input supply1 id_1,
    input wor id_2
);
  initial id_4 <= id_4;
  wire id_5;
  wire id_6;
  wire id_7;
  module_0 modCall_1 (
      id_5,
      id_6,
      id_7,
      id_5,
      id_6,
      id_6
  );
  defparam id_8.id_9 = 1;
  initial disable id_10;
endmodule
