============================================================
  Generated by:           Genus(TM) Synthesis Solution 16.22-s033_1
  Generated on:           Dec 10 2017  11:46:41 am
  Module:                 mkReLURNS
  Technology library:     tcbn65lpwc 200
  Operating conditions:   WCCOM (balanced_tree)
  Wireload mode:          segmented
  Area mode:              timing library
============================================================

  Instance           Module          Cells  Cell Area  Net Area   Total Area    Wireload      
----------------------------------------------------------------------------------------------
mkReLURNS                             1087       3065         0         3065 ZeroWireload (S) 
  rem_187_71 remainder_unsigned         78        151         0          151 ZeroWireload (S) 
  rem_224_44 remainder_unsigned_662     75        149         0          149 ZeroWireload (S) 
  rem_202_70 remainder_unsigned_81      71        141         0          141 ZeroWireload (S) 
  rem_190_55 remainder_unsigned_82      21         50         0           50 ZeroWireload (S) 
  rem_205_53 remainder_unsigned_80       7         20         0           20 ZeroWireload (S) 

 (S) = wireload was automatically selected
