
Model Technology ModelSim SE-64 vmap 10.5c Lib Mapping Utility 2016.07 Jul 20 2016
vmap LIB_CORE /tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/libs/LIB_CORE 
Copying /softl3/modelsim10_5c/modeltech/linux_x86_64/../modelsim.ini to modelsim.ini
Modifying modelsim.ini
Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
Start time: 09:15:56 on Dec 14,2017
vcom "+acc" -work LIB_CORE /tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/vhd/RISCV_CORE_CONFIG.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading package NUMERIC_STD
-- Compiling package RISCV_CORE_CONFIG
End time: 09:15:56 on Dec 14,2017, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
Start time: 09:15:56 on Dec 14,2017
vcom "+acc" -work LIB_CORE /tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/vhd/registerfile.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading package NUMERIC_STD
-- Loading package RISCV_CORE_CONFIG
-- Compiling entity registerfile
-- Compiling architecture registerfile_arch of registerfile
End time: 09:15:56 on Dec 14,2017, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
Start time: 09:15:56 on Dec 14,2017
vcom "+acc" -work LIB_CORE /tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/vhd/decode.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading package NUMERIC_STD
-- Loading package RISCV_CORE_CONFIG
-- Compiling entity decode
-- Compiling architecture decode_arch of decode
End time: 09:15:56 on Dec 14,2017, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
Start time: 09:15:56 on Dec 14,2017
vcom "+acc" -work LIB_CORE /tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/vhd/fetch.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading package NUMERIC_STD
-- Loading package RISCV_CORE_CONFIG
-- Compiling entity fetch
-- Compiling architecture fetch_arch of fetch
End time: 09:15:56 on Dec 14,2017, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
Start time: 09:15:56 on Dec 14,2017
vcom "+acc" -work LIB_CORE /tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/vhd/counter_calculation.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading package NUMERIC_STD
-- Loading package RISCV_CORE_CONFIG
-- Compiling entity counter_calculation
-- Compiling architecture counter_calculation_arch of counter_calculation
End time: 09:15:56 on Dec 14,2017, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
Start time: 09:15:56 on Dec 14,2017
vcom "+acc" -work LIB_CORE /tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/vhd/memory_access.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading package NUMERIC_STD
-- Loading package RISCV_CORE_CONFIG
-- Compiling entity memory_access
-- Compiling architecture memory_access_arch of memory_access
End time: 09:15:57 on Dec 14,2017, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
Model Technology ModelSim SE-64 vmap 10.5c Lib Mapping Utility 2016.07 Jul 20 2016
vmap LIB_CORE_BENCH /tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/libs/LIB_CORE_BENCH 
Modifying modelsim.ini
Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
Start time: 09:15:57 on Dec 14,2017
vcom "+acc" -work LIB_CORE_BENCH /tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/bench/RISCV_CORE_CONFIG_BENCH.vhd 
-- Loading package STANDARD
-- Compiling package RISCV_CORE_CONFIG_BENCH
End time: 09:15:57 on Dec 14,2017, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
Start time: 09:15:57 on Dec 14,2017
vcom "+acc" -work LIB_CORE_BENCH /tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/bench/registerfile_bench.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading package NUMERIC_STD
-- Loading package RISCV_CORE_CONFIG
-- Loading package RISCV_CORE_CONFIG_BENCH
** Error: /tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/bench/registerfile_bench.vhd(13): (vcom-1598) Library "vunit_lib" not found.
** Error: /tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/bench/registerfile_bench.vhd(14): near "context": syntax error
End time: 09:15:57 on Dec 14,2017, Elapsed time: 0:00:00
Errors: 2, Warnings: 0
Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
Start time: 09:15:57 on Dec 14,2017
vcom "+acc" -work LIB_CORE_BENCH /tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/bench/decode_bench.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading package NUMERIC_STD
-- Loading package RISCV_CORE_CONFIG
-- Loading package RISCV_CORE_CONFIG_BENCH
** Error: /tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/bench/decode_bench.vhd(13): (vcom-1598) Library "vunit_lib" not found.
** Error: /tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/bench/decode_bench.vhd(14): near "context": syntax error
End time: 09:15:57 on Dec 14,2017, Elapsed time: 0:00:00
Errors: 2, Warnings: 0
Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
Start time: 09:15:57 on Dec 14,2017
vcom "+acc" -work LIB_CORE_BENCH /tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/bench/memory_access_bench.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading package NUMERIC_STD
-- Loading package std_logic_textio
-- Loading package RISCV_CORE_CONFIG
-- Loading package RISCV_CORE_CONFIG_BENCH
** Error: /tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/bench/memory_access_bench.vhd(15): (vcom-1598) Library "vunit_lib" not found.
** Error: /tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/bench/memory_access_bench.vhd(16): near "context": syntax error
End time: 09:15:57 on Dec 14,2017, Elapsed time: 0:00:00
Errors: 2, Warnings: 0

Total Errors :	16
Total Warnings :	10
