<?xml version="1.0"?>
<!--Created by Custom Compiler (TM), build , on Mon May 15 16:27:58 2023-->
<file-format version="1.0" name="netlisting-timestamps">
<module viewSearchList="auCdl schematic symbol" viewStopList="auCdl" contextID="switched: Inverter CMOS_Working schematic vl: auCdl schematic symbol sl: auCdl" isSubcircuit="1" timestamp="497">
<parameterizedConnections>
<connectDefs timestamp="0"/>
<oaAssignments timestamp="0"/>
<dbAssignValue timestamp="0"/>
<dbAssignAssignment timestamp="0"/>
</parameterizedConnections>
<parameters timestamp="2"/>
<lib_parameters timestamp="1"/>
<LineageParams/>
<ParentParams/>
<Terms timestamp="202"/>
<PortOrder><![CDATA[VinVout]]></PortOrder>
</module>
</file-format>
