{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1530517271535 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1530517271539 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul  2 04:41:11 2018 " "Processing started: Mon Jul  2 04:41:11 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1530517271539 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1530517271539 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Final -c Final " "Command: quartus_map --read_settings_files=on --write_settings_files=off Final -c Final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1530517271540 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1530517272066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Final.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Final.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Final " "Found entity 1: Final" {  } { { "Final.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra188684/ea773/projetofinalea773/Final/Final.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530517272167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530517272167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Zera.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Zera.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Zera " "Found entity 1: Zera" {  } { { "Zera.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra188684/ea773/projetofinalea773/Final/Zera.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530517272176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530517272176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ULA.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ULA.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra188684/ea773/projetofinalea773/Final/ULA.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530517272184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530517272184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Tristate5bits.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Tristate5bits.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Tristate5bits " "Found entity 1: Tristate5bits" {  } { { "Tristate5bits.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra188684/ea773/projetofinalea773/Final/Tristate5bits.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530517272193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530517272193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SomadorCompleto.bdf 1 1 " "Found 1 design units, including 1 entities, in source file SomadorCompleto.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SomadorCompleto " "Found entity 1: SomadorCompleto" {  } { { "SomadorCompleto.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra188684/ea773/projetofinalea773/Final/SomadorCompleto.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530517272202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530517272202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Soma.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Soma.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Soma " "Found entity 1: Soma" {  } { { "Soma.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra188684/ea773/projetofinalea773/Final/Soma.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530517272211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530517272211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SeletorDeProgramas.bdf 1 1 " "Found 1 design units, including 1 entities, in source file SeletorDeProgramas.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SeletorDeProgramas " "Found entity 1: SeletorDeProgramas" {  } { { "SeletorDeProgramas.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra188684/ea773/projetofinalea773/Final/SeletorDeProgramas.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530517272219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530517272219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Registrador5bits.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Registrador5bits.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Registrador5bits " "Found entity 1: Registrador5bits" {  } { { "Registrador5bits.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra188684/ea773/projetofinalea773/Final/Registrador5bits.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530517272228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530517272228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PC.bdf 1 1 " "Found 1 design units, including 1 entities, in source file PC.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra188684/ea773/projetofinalea773/Final/PC.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530517272236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530517272236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ParadaDesvio.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ParadaDesvio.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ParadaDesvio " "Found entity 1: ParadaDesvio" {  } { { "ParadaDesvio.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra188684/ea773/projetofinalea773/Final/ParadaDesvio.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530517272245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530517272245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Microprocessador5bits.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Microprocessador5bits.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Microprocessador5bits " "Found entity 1: Microprocessador5bits" {  } { { "Microprocessador5bits.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra188684/ea773/projetofinalea773/Final/Microprocessador5bits.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530517272254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530517272254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MemoriaROM.bdf 1 1 " "Found 1 design units, including 1 entities, in source file MemoriaROM.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MemoriaROM " "Found entity 1: MemoriaROM" {  } { { "MemoriaROM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra188684/ea773/projetofinalea773/Final/MemoriaROM.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530517272264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530517272264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MemoriaRAM.bdf 1 1 " "Found 1 design units, including 1 entities, in source file MemoriaRAM.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MemoriaRAM " "Found entity 1: MemoriaRAM" {  } { { "MemoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra188684/ea773/projetofinalea773/Final/MemoriaRAM.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530517272274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530517272274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MeioSomador.bdf 1 1 " "Found 1 design units, including 1 entities, in source file MeioSomador.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MeioSomador " "Found entity 1: MeioSomador" {  } { { "MeioSomador.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra188684/ea773/projetofinalea773/Final/MeioSomador.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530517272282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530517272282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LinhaDeRAM.bdf 1 1 " "Found 1 design units, including 1 entities, in source file LinhaDeRAM.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 LinhaDeRAM " "Found entity 1: LinhaDeRAM" {  } { { "LinhaDeRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra188684/ea773/projetofinalea773/Final/LinhaDeRAM.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530517272291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530517272291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Displays.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Displays.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Displays " "Found entity 1: Displays" {  } { { "Displays.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra188684/ea773/projetofinalea773/Final/Displays.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530517272300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530517272300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Display5bits.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Display5bits.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Display5bits " "Found entity 1: Display5bits" {  } { { "Display5bits.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra188684/ea773/projetofinalea773/Final/Display5bits.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530517272309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530517272309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DecodificadorDeEndereco.bdf 1 1 " "Found 1 design units, including 1 entities, in source file DecodificadorDeEndereco.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DecodificadorDeEndereco " "Found entity 1: DecodificadorDeEndereco" {  } { { "DecodificadorDeEndereco.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra188684/ea773/projetofinalea773/Final/DecodificadorDeEndereco.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530517272318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530517272318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Decodificador.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Decodificador.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Decodificador " "Found entity 1: Decodificador" {  } { { "Decodificador.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra188684/ea773/projetofinalea773/Final/Decodificador.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530517272327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530517272327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Contador3Bits.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Contador3Bits.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Contador3Bits " "Found entity 1: Contador3Bits" {  } { { "Contador3Bits.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra188684/ea773/projetofinalea773/Final/Contador3Bits.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530517272336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530517272336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Complementa.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Complementa.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Complementa " "Found entity 1: Complementa" {  } { { "Complementa.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra188684/ea773/projetofinalea773/Final/Complementa.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530517272344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530517272344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CelulaRAM.bdf 1 1 " "Found 1 design units, including 1 entities, in source file CelulaRAM.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CelulaRAM " "Found entity 1: CelulaRAM" {  } { { "CelulaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra188684/ea773/projetofinalea773/Final/CelulaRAM.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530517272352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530517272352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Carregamento.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Carregamento.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Carregamento " "Found entity 1: Carregamento" {  } { { "Carregamento.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra188684/ea773/projetofinalea773/Final/Carregamento.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530517272360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530517272360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BlocoLogArit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file BlocoLogArit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 BlocoLogArit " "Found entity 1: BlocoLogArit" {  } { { "BlocoLogArit.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra188684/ea773/projetofinalea773/Final/BlocoLogArit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530517272368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530517272368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ProgramaFEEC.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ProgramaFEEC.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ProgramaFEEC " "Found entity 1: ProgramaFEEC" {  } { { "ProgramaFEEC.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra188684/ea773/projetofinalea773/Final/ProgramaFEEC.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530517272377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530517272377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PreparacaoProgramaFEEC.bdf 1 1 " "Found 1 design units, including 1 entities, in source file PreparacaoProgramaFEEC.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 PreparacaoProgramaFEEC " "Found entity 1: PreparacaoProgramaFEEC" {  } { { "PreparacaoProgramaFEEC.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra188684/ea773/projetofinalea773/Final/PreparacaoProgramaFEEC.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530517272386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530517272386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ProgramaRAM.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ProgramaRAM.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ProgramaRAM " "Found entity 1: ProgramaRAM" {  } { { "ProgramaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra188684/ea773/projetofinalea773/Final/ProgramaRAM.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530517272396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530517272396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ProgramaFibonacci.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ProgramaFibonacci.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ProgramaFibonacci " "Found entity 1: ProgramaFibonacci" {  } { { "ProgramaFibonacci.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra188684/ea773/projetofinalea773/Final/ProgramaFibonacci.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530517272406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530517272406 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Final " "Elaborating entity \"Final\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1530517272486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Microprocessador5bits Microprocessador5bits:inst " "Elaborating entity \"Microprocessador5bits\" for hierarchy \"Microprocessador5bits:inst\"" {  } { { "Final.bdf" "inst" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra188684/ea773/projetofinalea773/Final/Final.bdf" { { 224 760 976 384 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530517272494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Display5bits Microprocessador5bits:inst\|Display5bits:inst13 " "Elaborating entity \"Display5bits\" for hierarchy \"Microprocessador5bits:inst\|Display5bits:inst13\"" {  } { { "Microprocessador5bits.bdf" "inst13" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra188684/ea773/projetofinalea773/Final/Microprocessador5bits.bdf" { { 1104 680 832 1200 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530517272500 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst24 " "Primitive \"NOT\" of instance \"inst24\" not used" {  } { { "Display5bits.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra188684/ea773/projetofinalea773/Final/Display5bits.bdf" { { 40 104 152 72 "inst24" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1530517272503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Displays Microprocessador5bits:inst\|Displays:ControleDeDisplays " "Elaborating entity \"Displays\" for hierarchy \"Microprocessador5bits:inst\|Displays:ControleDeDisplays\"" {  } { { "Microprocessador5bits.bdf" "ControleDeDisplays" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra188684/ea773/projetofinalea773/Final/Microprocessador5bits.bdf" { { 1104 456 632 1744 "ControleDeDisplays" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530517272506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Tristate5bits Microprocessador5bits:inst\|Displays:ControleDeDisplays\|Tristate5bits:inst " "Elaborating entity \"Tristate5bits\" for hierarchy \"Microprocessador5bits:inst\|Displays:ControleDeDisplays\|Tristate5bits:inst\"" {  } { { "Displays.bdf" "inst" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra188684/ea773/projetofinalea773/Final/Displays.bdf" { { 120 840 936 264 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530517272514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DecodificadorDeEndereco Microprocessador5bits:inst\|Displays:ControleDeDisplays\|DecodificadorDeEndereco:decoder " "Elaborating entity \"DecodificadorDeEndereco\" for hierarchy \"Microprocessador5bits:inst\|Displays:ControleDeDisplays\|DecodificadorDeEndereco:decoder\"" {  } { { "Displays.bdf" "decoder" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra188684/ea773/projetofinalea773/Final/Displays.bdf" { { 16 472 664 112 "decoder" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530517272518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Registrador5bits Microprocessador5bits:inst\|Registrador5bits:RegA " "Elaborating entity \"Registrador5bits\" for hierarchy \"Microprocessador5bits:inst\|Registrador5bits:RegA\"" {  } { { "Microprocessador5bits.bdf" "RegA" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra188684/ea773/projetofinalea773/Final/Microprocessador5bits.bdf" { { 608 152 328 736 "RegA" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530517272730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SeletorDeProgramas Microprocessador5bits:inst\|SeletorDeProgramas:inst34 " "Elaborating entity \"SeletorDeProgramas\" for hierarchy \"Microprocessador5bits:inst\|SeletorDeProgramas:inst34\"" {  } { { "Microprocessador5bits.bdf" "inst34" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra188684/ea773/projetofinalea773/Final/Microprocessador5bits.bdf" { { 864 376 600 960 "inst34" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530517272735 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "ProgramaFEEC inst " "Block or symbol \"ProgramaFEEC\" of instance \"inst\" overlaps another block or symbol" {  } { { "SeletorDeProgramas.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra188684/ea773/projetofinalea773/Final/SeletorDeProgramas.bdf" { { 248 544 744 344 "inst" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1530517272738 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "P " "Converted elements in bus name \"P\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "P\[1..0\] P1..0 " "Converted element name(s) from \"P\[1..0\]\" to \"P1..0\"" {  } { { "SeletorDeProgramas.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra188684/ea773/projetofinalea773/Final/SeletorDeProgramas.bdf" { { 584 544 600 600 "P\[1..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530517272738 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "P\[1\] P1 " "Converted element name(s) from \"P\[1\]\" to \"P1\"" {  } { { "SeletorDeProgramas.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra188684/ea773/projetofinalea773/Final/SeletorDeProgramas.bdf" { { 632 386 480 648 "P\[1\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530517272738 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "P\[0\] P0 " "Converted element name(s) from \"P\[0\]\" to \"P0\"" {  } { { "SeletorDeProgramas.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra188684/ea773/projetofinalea773/Final/SeletorDeProgramas.bdf" { { 616 386 480 632 "P\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530517272738 ""}  } { { "SeletorDeProgramas.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra188684/ea773/projetofinalea773/Final/SeletorDeProgramas.bdf" { { 584 544 600 600 "P\[1..0\]" "" } { 632 386 480 648 "P\[1\]" "" } { 616 386 480 632 "P\[0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1530517272738 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "P1 " "Converted elements in bus name \"P1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "P1\[7..0\] P17..0 " "Converted element name(s) from \"P1\[7..0\]\" to \"P17..0\"" {  } { { "SeletorDeProgramas.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra188684/ea773/projetofinalea773/Final/SeletorDeProgramas.bdf" { { 176 744 792 192 "P1\[7..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530517272739 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "P1\[7\] P17 " "Converted element name(s) from \"P1\[7\]\" to \"P17\"" {  } { { "SeletorDeProgramas.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra188684/ea773/projetofinalea773/Final/SeletorDeProgramas.bdf" { { 400 944 978 416 "P1\[7\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530517272739 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "P1\[6\] P16 " "Converted element name(s) from \"P1\[6\]\" to \"P16\"" {  } { { "SeletorDeProgramas.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra188684/ea773/projetofinalea773/Final/SeletorDeProgramas.bdf" { { 400 1072 1106 416 "P1\[6\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530517272739 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "P1\[5\] P15 " "Converted element name(s) from \"P1\[5\]\" to \"P15\"" {  } { { "SeletorDeProgramas.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra188684/ea773/projetofinalea773/Final/SeletorDeProgramas.bdf" { { 400 1192 1226 416 "P1\[5\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530517272739 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "P1\[4\] P14 " "Converted element name(s) from \"P1\[4\]\" to \"P14\"" {  } { { "SeletorDeProgramas.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra188684/ea773/projetofinalea773/Final/SeletorDeProgramas.bdf" { { 400 1312 1352 416 "P1\[4\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530517272739 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "P1\[3\] P13 " "Converted element name(s) from \"P1\[3\]\" to \"P13\"" {  } { { "SeletorDeProgramas.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra188684/ea773/projetofinalea773/Final/SeletorDeProgramas.bdf" { { 400 1440 1474 416 "P1\[3\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530517272739 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "P1\[2\] P12 " "Converted element name(s) from \"P1\[2\]\" to \"P12\"" {  } { { "SeletorDeProgramas.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra188684/ea773/projetofinalea773/Final/SeletorDeProgramas.bdf" { { 400 1552 1586 416 "P1\[2\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530517272739 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "P1\[1\] P11 " "Converted element name(s) from \"P1\[1\]\" to \"P11\"" {  } { { "SeletorDeProgramas.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra188684/ea773/projetofinalea773/Final/SeletorDeProgramas.bdf" { { 400 1680 1714 416 "P1\[1\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530517272739 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "P1\[0\] P10 " "Converted element name(s) from \"P1\[0\]\" to \"P10\"" {  } { { "SeletorDeProgramas.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra188684/ea773/projetofinalea773/Final/SeletorDeProgramas.bdf" { { 400 1800 1834 416 "P1\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530517272739 ""}  } { { "SeletorDeProgramas.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra188684/ea773/projetofinalea773/Final/SeletorDeProgramas.bdf" { { 176 744 792 192 "P1\[7..0\]" "" } { 400 944 978 416 "P1\[7\]" "" } { 400 1072 1106 416 "P1\[6\]" "" } { 400 1192 1226 416 "P1\[5\]" "" } { 400 1312 1352 416 "P1\[4\]" "" } { 400 1440 1474 416 "P1\[3\]" "" } { 400 1552 1586 416 "P1\[2\]" "" } { 400 1680 1714 416 "P1\[1\]" "" } { 400 1800 1834 416 "P1\[0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1530517272739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PreparacaoProgramaFEEC Microprocessador5bits:inst\|SeletorDeProgramas:inst34\|PreparacaoProgramaFEEC:inst1 " "Elaborating entity \"PreparacaoProgramaFEEC\" for hierarchy \"Microprocessador5bits:inst\|SeletorDeProgramas:inst34\|PreparacaoProgramaFEEC:inst1\"" {  } { { "SeletorDeProgramas.bdf" "inst1" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra188684/ea773/projetofinalea773/Final/SeletorDeProgramas.bdf" { { 160 544 744 256 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530517272741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProgramaFEEC Microprocessador5bits:inst\|SeletorDeProgramas:inst34\|ProgramaFEEC:inst " "Elaborating entity \"ProgramaFEEC\" for hierarchy \"Microprocessador5bits:inst\|SeletorDeProgramas:inst34\|ProgramaFEEC:inst\"" {  } { { "SeletorDeProgramas.bdf" "inst" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra188684/ea773/projetofinalea773/Final/SeletorDeProgramas.bdf" { { 248 544 744 344 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530517272750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProgramaFibonacci Microprocessador5bits:inst\|SeletorDeProgramas:inst34\|ProgramaFibonacci:inst3 " "Elaborating entity \"ProgramaFibonacci\" for hierarchy \"Microprocessador5bits:inst\|SeletorDeProgramas:inst34\|ProgramaFibonacci:inst3\"" {  } { { "SeletorDeProgramas.bdf" "inst3" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra188684/ea773/projetofinalea773/Final/SeletorDeProgramas.bdf" { { 344 544 744 440 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530517272758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProgramaRAM Microprocessador5bits:inst\|SeletorDeProgramas:inst34\|ProgramaRAM:inst2 " "Elaborating entity \"ProgramaRAM\" for hierarchy \"Microprocessador5bits:inst\|SeletorDeProgramas:inst34\|ProgramaRAM:inst2\"" {  } { { "SeletorDeProgramas.bdf" "inst2" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra188684/ea773/projetofinalea773/Final/SeletorDeProgramas.bdf" { { 440 544 744 536 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530517272766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC Microprocessador5bits:inst\|PC:ProgramCounter " "Elaborating entity \"PC\" for hierarchy \"Microprocessador5bits:inst\|PC:ProgramCounter\"" {  } { { "Microprocessador5bits.bdf" "ProgramCounter" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra188684/ea773/projetofinalea773/Final/Microprocessador5bits.bdf" { { 864 152 320 992 "ProgramCounter" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530517272774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Contador3Bits Microprocessador5bits:inst\|PC:ProgramCounter\|Contador3Bits:inst1 " "Elaborating entity \"Contador3Bits\" for hierarchy \"Microprocessador5bits:inst\|PC:ProgramCounter\|Contador3Bits:inst1\"" {  } { { "PC.bdf" "inst1" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra188684/ea773/projetofinalea773/Final/PC.bdf" { { 256 504 648 416 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530517272778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ParadaDesvio Microprocessador5bits:inst\|ParadaDesvio:BlocoParadaDesvio " "Elaborating entity \"ParadaDesvio\" for hierarchy \"Microprocessador5bits:inst\|ParadaDesvio:BlocoParadaDesvio\"" {  } { { "Microprocessador5bits.bdf" "BlocoParadaDesvio" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra188684/ea773/projetofinalea773/Final/Microprocessador5bits.bdf" { { 992 152 360 1088 "BlocoParadaDesvio" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530517272785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Soma Microprocessador5bits:inst\|ParadaDesvio:BlocoParadaDesvio\|Soma:Somador " "Elaborating entity \"Soma\" for hierarchy \"Microprocessador5bits:inst\|ParadaDesvio:BlocoParadaDesvio\|Soma:Somador\"" {  } { { "ParadaDesvio.bdf" "Somador" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra188684/ea773/projetofinalea773/Final/ParadaDesvio.bdf" { { 32 424 568 160 "Somador" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530517272812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SomadorCompleto Microprocessador5bits:inst\|ParadaDesvio:BlocoParadaDesvio\|Soma:Somador\|SomadorCompleto:inst6 " "Elaborating entity \"SomadorCompleto\" for hierarchy \"Microprocessador5bits:inst\|ParadaDesvio:BlocoParadaDesvio\|Soma:Somador\|SomadorCompleto:inst6\"" {  } { { "Soma.bdf" "inst6" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra188684/ea773/projetofinalea773/Final/Soma.bdf" { { 640 384 480 736 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530517272817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MeioSomador Microprocessador5bits:inst\|ParadaDesvio:BlocoParadaDesvio\|Soma:Somador\|SomadorCompleto:inst6\|MeioSomador:inst " "Elaborating entity \"MeioSomador\" for hierarchy \"Microprocessador5bits:inst\|ParadaDesvio:BlocoParadaDesvio\|Soma:Somador\|SomadorCompleto:inst6\|MeioSomador:inst\"" {  } { { "SomadorCompleto.bdf" "inst" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra188684/ea773/projetofinalea773/Final/SomadorCompleto.bdf" { { 128 576 672 224 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530517272821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BlocoLogArit Microprocessador5bits:inst\|BlocoLogArit:BlocoLogArit " "Elaborating entity \"BlocoLogArit\" for hierarchy \"Microprocessador5bits:inst\|BlocoLogArit:BlocoLogArit\"" {  } { { "Microprocessador5bits.bdf" "BlocoLogArit" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra188684/ea773/projetofinalea773/Final/Microprocessador5bits.bdf" { { 608 496 664 736 "BlocoLogArit" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530517272851 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND3 inst32 " "Primitive \"AND3\" of instance \"inst32\" not used" {  } { { "BlocoLogArit.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra188684/ea773/projetofinalea773/Final/BlocoLogArit.bdf" { { 1000 104 168 1048 "inst32" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1530517272855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA Microprocessador5bits:inst\|BlocoLogArit:BlocoLogArit\|ULA:ula " "Elaborating entity \"ULA\" for hierarchy \"Microprocessador5bits:inst\|BlocoLogArit:BlocoLogArit\|ULA:ula\"" {  } { { "BlocoLogArit.bdf" "ula" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra188684/ea773/projetofinalea773/Final/BlocoLogArit.bdf" { { 96 496 640 224 "ula" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530517272857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decodificador Microprocessador5bits:inst\|BlocoLogArit:BlocoLogArit\|ULA:ula\|Decodificador:inst3 " "Elaborating entity \"Decodificador\" for hierarchy \"Microprocessador5bits:inst\|BlocoLogArit:BlocoLogArit\|ULA:ula\|Decodificador:inst3\"" {  } { { "ULA.bdf" "inst3" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra188684/ea773/projetofinalea773/Final/ULA.bdf" { { 280 144 240 408 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530517272899 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "f2 " "Pin \"f2\" not connected" {  } { { "Decodificador.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra188684/ea773/projetofinalea773/Final/Decodificador.bdf" { { 160 200 368 176 "f2" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1530517272903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Complementa Microprocessador5bits:inst\|BlocoLogArit:BlocoLogArit\|ULA:ula\|Complementa:inst " "Elaborating entity \"Complementa\" for hierarchy \"Microprocessador5bits:inst\|BlocoLogArit:BlocoLogArit\|ULA:ula\|Complementa:inst\"" {  } { { "ULA.bdf" "inst" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra188684/ea773/projetofinalea773/Final/ULA.bdf" { { 64 256 408 160 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530517272905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Zera Microprocessador5bits:inst\|BlocoLogArit:BlocoLogArit\|ULA:ula\|Zera:inst5 " "Elaborating entity \"Zera\" for hierarchy \"Microprocessador5bits:inst\|BlocoLogArit:BlocoLogArit\|ULA:ula\|Zera:inst5\"" {  } { { "ULA.bdf" "inst5" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra188684/ea773/projetofinalea773/Final/ULA.bdf" { { 160 440 592 256 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530517272911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Carregamento Microprocessador5bits:inst\|Carregamento:BlocoCarregamento " "Elaborating entity \"Carregamento\" for hierarchy \"Microprocessador5bits:inst\|Carregamento:BlocoCarregamento\"" {  } { { "Microprocessador5bits.bdf" "BlocoCarregamento" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra188684/ea773/projetofinalea773/Final/Microprocessador5bits.bdf" { { 440 296 520 600 "BlocoCarregamento" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530517272930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MemoriaRAM Microprocessador5bits:inst\|MemoriaRAM:RAM " "Elaborating entity \"MemoriaRAM\" for hierarchy \"Microprocessador5bits:inst\|MemoriaRAM:RAM\"" {  } { { "Microprocessador5bits.bdf" "RAM" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra188684/ea773/projetofinalea773/Final/Microprocessador5bits.bdf" { { 1152 152 344 1728 "RAM" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530517272961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LinhaDeRAM Microprocessador5bits:inst\|MemoriaRAM:RAM\|LinhaDeRAM:inst " "Elaborating entity \"LinhaDeRAM\" for hierarchy \"Microprocessador5bits:inst\|MemoriaRAM:RAM\|LinhaDeRAM:inst\"" {  } { { "MemoriaRAM.bdf" "inst" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra188684/ea773/projetofinalea773/Final/MemoriaRAM.bdf" { { 104 64 272 232 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530517272969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CelulaRAM Microprocessador5bits:inst\|MemoriaRAM:RAM\|LinhaDeRAM:inst\|CelulaRAM:inst10 " "Elaborating entity \"CelulaRAM\" for hierarchy \"Microprocessador5bits:inst\|MemoriaRAM:RAM\|LinhaDeRAM:inst\|CelulaRAM:inst10\"" {  } { { "LinhaDeRAM.bdf" "inst10" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra188684/ea773/projetofinalea773/Final/LinhaDeRAM.bdf" { { 288 1392 1488 384 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530517272974 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"Microprocessador5bits:inst\|Carregamento:BlocoCarregamento\|RAM_Data\[4\]\" " "Converted tri-state node \"Microprocessador5bits:inst\|Carregamento:BlocoCarregamento\|RAM_Data\[4\]\" into a selector" {  } { { "CelulaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra188684/ea773/projetofinalea773/Final/CelulaRAM.bdf" { { 192 256 320 240 "a1" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1530517273963 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"Microprocessador5bits:inst\|Carregamento:BlocoCarregamento\|RAM_Data\[3\]\" " "Converted tri-state node \"Microprocessador5bits:inst\|Carregamento:BlocoCarregamento\|RAM_Data\[3\]\" into a selector" {  } { { "CelulaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra188684/ea773/projetofinalea773/Final/CelulaRAM.bdf" { { 192 256 320 240 "a1" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1530517273963 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"Microprocessador5bits:inst\|Carregamento:BlocoCarregamento\|RAM_Data\[2\]\" " "Converted tri-state node \"Microprocessador5bits:inst\|Carregamento:BlocoCarregamento\|RAM_Data\[2\]\" into a selector" {  } { { "CelulaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra188684/ea773/projetofinalea773/Final/CelulaRAM.bdf" { { 192 256 320 240 "a1" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1530517273963 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"Microprocessador5bits:inst\|Carregamento:BlocoCarregamento\|RAM_Data\[1\]\" " "Converted tri-state node \"Microprocessador5bits:inst\|Carregamento:BlocoCarregamento\|RAM_Data\[1\]\" into a selector" {  } { { "CelulaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra188684/ea773/projetofinalea773/Final/CelulaRAM.bdf" { { 192 256 320 240 "a1" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1530517273963 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"Microprocessador5bits:inst\|Carregamento:BlocoCarregamento\|RAM_Data\[0\]\" " "Converted tri-state node \"Microprocessador5bits:inst\|Carregamento:BlocoCarregamento\|RAM_Data\[0\]\" into a selector" {  } { { "CelulaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra188684/ea773/projetofinalea773/Final/CelulaRAM.bdf" { { 192 256 320 240 "a1" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1530517273963 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Microprocessador5bits:inst\|Carregamento:BlocoCarregamento\|Tristate5bits:inst10\|inst2 " "Converted tri-state buffer \"Microprocessador5bits:inst\|Carregamento:BlocoCarregamento\|Tristate5bits:inst10\|inst2\" feeding internal logic into a wire" {  } { { "Tristate5bits.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra188684/ea773/projetofinalea773/Final/Tristate5bits.bdf" { { 184 576 624 216 "inst2" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1530517273963 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Microprocessador5bits:inst\|Carregamento:BlocoCarregamento\|Tristate5bits:inst10\|inst3 " "Converted tri-state buffer \"Microprocessador5bits:inst\|Carregamento:BlocoCarregamento\|Tristate5bits:inst10\|inst3\" feeding internal logic into a wire" {  } { { "Tristate5bits.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra188684/ea773/projetofinalea773/Final/Tristate5bits.bdf" { { 184 688 736 216 "inst3" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1530517273963 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Microprocessador5bits:inst\|Carregamento:BlocoCarregamento\|Tristate5bits:inst10\|inst4 " "Converted tri-state buffer \"Microprocessador5bits:inst\|Carregamento:BlocoCarregamento\|Tristate5bits:inst10\|inst4\" feeding internal logic into a wire" {  } { { "Tristate5bits.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra188684/ea773/projetofinalea773/Final/Tristate5bits.bdf" { { 184 800 848 216 "inst4" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1530517273963 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Microprocessador5bits:inst\|Carregamento:BlocoCarregamento\|Tristate5bits:inst10\|inst5 " "Converted tri-state buffer \"Microprocessador5bits:inst\|Carregamento:BlocoCarregamento\|Tristate5bits:inst10\|inst5\" feeding internal logic into a wire" {  } { { "Tristate5bits.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra188684/ea773/projetofinalea773/Final/Tristate5bits.bdf" { { 184 928 976 216 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1530517273963 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Microprocessador5bits:inst\|Carregamento:BlocoCarregamento\|Tristate5bits:inst10\|inst6 " "Converted tri-state buffer \"Microprocessador5bits:inst\|Carregamento:BlocoCarregamento\|Tristate5bits:inst10\|inst6\" feeding internal logic into a wire" {  } { { "Tristate5bits.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra188684/ea773/projetofinalea773/Final/Tristate5bits.bdf" { { 184 1048 1096 216 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1530517273963 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"Microprocessador5bits:inst\|BlocoLogArit:BlocoLogArit\|ULAX\[4\]\" " "Converted tri-state node \"Microprocessador5bits:inst\|BlocoLogArit:BlocoLogArit\|ULAX\[4\]\" into a selector" {  } { { "Complementa.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra188684/ea773/projetofinalea773/Final/Complementa.bdf" { { 176 256 320 224 "inst" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1530517273963 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"Microprocessador5bits:inst\|BlocoLogArit:BlocoLogArit\|ULAX\[3\]\" " "Converted tri-state node \"Microprocessador5bits:inst\|BlocoLogArit:BlocoLogArit\|ULAX\[3\]\" into a selector" {  } { { "Complementa.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra188684/ea773/projetofinalea773/Final/Complementa.bdf" { { 232 256 320 280 "inst1" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1530517273963 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"Microprocessador5bits:inst\|BlocoLogArit:BlocoLogArit\|ULAX\[2\]\" " "Converted tri-state node \"Microprocessador5bits:inst\|BlocoLogArit:BlocoLogArit\|ULAX\[2\]\" into a selector" {  } { { "Complementa.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra188684/ea773/projetofinalea773/Final/Complementa.bdf" { { 288 256 320 336 "inst2" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1530517273963 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"Microprocessador5bits:inst\|BlocoLogArit:BlocoLogArit\|ULAX\[1\]\" " "Converted tri-state node \"Microprocessador5bits:inst\|BlocoLogArit:BlocoLogArit\|ULAX\[1\]\" into a selector" {  } { { "Complementa.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra188684/ea773/projetofinalea773/Final/Complementa.bdf" { { 344 256 320 392 "inst3" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1530517273963 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"Microprocessador5bits:inst\|BlocoLogArit:BlocoLogArit\|ULAX\[0\]\" " "Converted tri-state node \"Microprocessador5bits:inst\|BlocoLogArit:BlocoLogArit\|ULAX\[0\]\" into a selector" {  } { { "Complementa.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra188684/ea773/projetofinalea773/Final/Complementa.bdf" { { 392 256 320 440 "inst4" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1530517273963 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"Microprocessador5bits:inst\|BlocoLogArit:BlocoLogArit\|ULAY\[4\]\" " "Converted tri-state node \"Microprocessador5bits:inst\|BlocoLogArit:BlocoLogArit\|ULAY\[4\]\" into a selector" {  } { { "Complementa.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra188684/ea773/projetofinalea773/Final/Complementa.bdf" { { 176 256 320 224 "inst" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1530517273963 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"Microprocessador5bits:inst\|BlocoLogArit:BlocoLogArit\|ULAY\[3\]\" " "Converted tri-state node \"Microprocessador5bits:inst\|BlocoLogArit:BlocoLogArit\|ULAY\[3\]\" into a selector" {  } { { "Complementa.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra188684/ea773/projetofinalea773/Final/Complementa.bdf" { { 232 256 320 280 "inst1" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1530517273963 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"Microprocessador5bits:inst\|BlocoLogArit:BlocoLogArit\|ULAY\[2\]\" " "Converted tri-state node \"Microprocessador5bits:inst\|BlocoLogArit:BlocoLogArit\|ULAY\[2\]\" into a selector" {  } { { "Complementa.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra188684/ea773/projetofinalea773/Final/Complementa.bdf" { { 288 256 320 336 "inst2" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1530517273963 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"Microprocessador5bits:inst\|BlocoLogArit:BlocoLogArit\|ULAY\[1\]\" " "Converted tri-state node \"Microprocessador5bits:inst\|BlocoLogArit:BlocoLogArit\|ULAY\[1\]\" into a selector" {  } { { "Complementa.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra188684/ea773/projetofinalea773/Final/Complementa.bdf" { { 344 256 320 392 "inst3" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1530517273963 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"Microprocessador5bits:inst\|BlocoLogArit:BlocoLogArit\|ULAY\[0\]\" " "Converted tri-state node \"Microprocessador5bits:inst\|BlocoLogArit:BlocoLogArit\|ULAY\[0\]\" into a selector" {  } { { "Complementa.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra188684/ea773/projetofinalea773/Final/Complementa.bdf" { { 392 256 320 440 "inst4" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1530517273963 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"Microprocessador5bits:inst\|Displays:ControleDeDisplays\|DIS0\[4\]\" " "Converted tri-state node \"Microprocessador5bits:inst\|Displays:ControleDeDisplays\|DIS0\[4\]\" into a selector" {  } { { "Display5bits.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra188684/ea773/projetofinalea773/Final/Display5bits.bdf" { { -8 408 472 40 "inst2" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1530517273963 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"Microprocessador5bits:inst\|Displays:ControleDeDisplays\|DIS0\[3\]\" " "Converted tri-state node \"Microprocessador5bits:inst\|Displays:ControleDeDisplays\|DIS0\[3\]\" into a selector" {  } { { "Display5bits.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra188684/ea773/projetofinalea773/Final/Display5bits.bdf" { { -32 312 376 48 "inst" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1530517273963 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"Microprocessador5bits:inst\|Displays:ControleDeDisplays\|DIS0\[2\]\" " "Converted tri-state node \"Microprocessador5bits:inst\|Displays:ControleDeDisplays\|DIS0\[2\]\" into a selector" {  } { { "Display5bits.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra188684/ea773/projetofinalea773/Final/Display5bits.bdf" { { -32 312 376 48 "inst" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1530517273963 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"Microprocessador5bits:inst\|Displays:ControleDeDisplays\|DIS0\[1\]\" " "Converted tri-state node \"Microprocessador5bits:inst\|Displays:ControleDeDisplays\|DIS0\[1\]\" into a selector" {  } { { "Display5bits.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra188684/ea773/projetofinalea773/Final/Display5bits.bdf" { { -32 312 376 48 "inst" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1530517273963 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"Microprocessador5bits:inst\|Displays:ControleDeDisplays\|DIS0\[0\]\" " "Converted tri-state node \"Microprocessador5bits:inst\|Displays:ControleDeDisplays\|DIS0\[0\]\" into a selector" {  } { { "Display5bits.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra188684/ea773/projetofinalea773/Final/Display5bits.bdf" { { -32 312 376 48 "inst" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1530517273963 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"Microprocessador5bits:inst\|Displays:ControleDeDisplays\|DIS1\[4\]\" " "Converted tri-state node \"Microprocessador5bits:inst\|Displays:ControleDeDisplays\|DIS1\[4\]\" into a selector" {  } { { "Display5bits.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra188684/ea773/projetofinalea773/Final/Display5bits.bdf" { { -8 408 472 40 "inst2" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1530517273963 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"Microprocessador5bits:inst\|Displays:ControleDeDisplays\|DIS1\[3\]\" " "Converted tri-state node \"Microprocessador5bits:inst\|Displays:ControleDeDisplays\|DIS1\[3\]\" into a selector" {  } { { "Display5bits.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra188684/ea773/projetofinalea773/Final/Display5bits.bdf" { { -32 312 376 48 "inst" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1530517273963 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"Microprocessador5bits:inst\|Displays:ControleDeDisplays\|DIS1\[2\]\" " "Converted tri-state node \"Microprocessador5bits:inst\|Displays:ControleDeDisplays\|DIS1\[2\]\" into a selector" {  } { { "Display5bits.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra188684/ea773/projetofinalea773/Final/Display5bits.bdf" { { -32 312 376 48 "inst" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1530517273963 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"Microprocessador5bits:inst\|Displays:ControleDeDisplays\|DIS1\[1\]\" " "Converted tri-state node \"Microprocessador5bits:inst\|Displays:ControleDeDisplays\|DIS1\[1\]\" into a selector" {  } { { "Display5bits.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra188684/ea773/projetofinalea773/Final/Display5bits.bdf" { { -32 312 376 48 "inst" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1530517273963 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"Microprocessador5bits:inst\|Displays:ControleDeDisplays\|DIS1\[0\]\" " "Converted tri-state node \"Microprocessador5bits:inst\|Displays:ControleDeDisplays\|DIS1\[0\]\" into a selector" {  } { { "Display5bits.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra188684/ea773/projetofinalea773/Final/Display5bits.bdf" { { -32 312 376 48 "inst" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1530517273963 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"Microprocessador5bits:inst\|Displays:ControleDeDisplays\|DIS2\[4\]\" " "Converted tri-state node \"Microprocessador5bits:inst\|Displays:ControleDeDisplays\|DIS2\[4\]\" into a selector" {  } { { "Display5bits.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra188684/ea773/projetofinalea773/Final/Display5bits.bdf" { { -8 408 472 40 "inst2" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1530517273963 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"Microprocessador5bits:inst\|Displays:ControleDeDisplays\|DIS2\[3\]\" " "Converted tri-state node \"Microprocessador5bits:inst\|Displays:ControleDeDisplays\|DIS2\[3\]\" into a selector" {  } { { "Display5bits.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra188684/ea773/projetofinalea773/Final/Display5bits.bdf" { { -32 312 376 48 "inst" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1530517273963 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"Microprocessador5bits:inst\|Displays:ControleDeDisplays\|DIS2\[2\]\" " "Converted tri-state node \"Microprocessador5bits:inst\|Displays:ControleDeDisplays\|DIS2\[2\]\" into a selector" {  } { { "Display5bits.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra188684/ea773/projetofinalea773/Final/Display5bits.bdf" { { -32 312 376 48 "inst" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1530517273963 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"Microprocessador5bits:inst\|Displays:ControleDeDisplays\|DIS2\[1\]\" " "Converted tri-state node \"Microprocessador5bits:inst\|Displays:ControleDeDisplays\|DIS2\[1\]\" into a selector" {  } { { "Display5bits.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra188684/ea773/projetofinalea773/Final/Display5bits.bdf" { { -32 312 376 48 "inst" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1530517273963 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"Microprocessador5bits:inst\|Displays:ControleDeDisplays\|DIS2\[0\]\" " "Converted tri-state node \"Microprocessador5bits:inst\|Displays:ControleDeDisplays\|DIS2\[0\]\" into a selector" {  } { { "Display5bits.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra188684/ea773/projetofinalea773/Final/Display5bits.bdf" { { -32 312 376 48 "inst" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1530517273963 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"Microprocessador5bits:inst\|Displays:ControleDeDisplays\|DIS3\[4\]\" " "Converted tri-state node \"Microprocessador5bits:inst\|Displays:ControleDeDisplays\|DIS3\[4\]\" into a selector" {  } { { "Display5bits.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra188684/ea773/projetofinalea773/Final/Display5bits.bdf" { { -8 408 472 40 "inst2" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1530517273963 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"Microprocessador5bits:inst\|Displays:ControleDeDisplays\|DIS3\[3\]\" " "Converted tri-state node \"Microprocessador5bits:inst\|Displays:ControleDeDisplays\|DIS3\[3\]\" into a selector" {  } { { "Display5bits.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra188684/ea773/projetofinalea773/Final/Display5bits.bdf" { { -32 312 376 48 "inst" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1530517273963 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"Microprocessador5bits:inst\|Displays:ControleDeDisplays\|DIS3\[2\]\" " "Converted tri-state node \"Microprocessador5bits:inst\|Displays:ControleDeDisplays\|DIS3\[2\]\" into a selector" {  } { { "Display5bits.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra188684/ea773/projetofinalea773/Final/Display5bits.bdf" { { -32 312 376 48 "inst" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1530517273963 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"Microprocessador5bits:inst\|Displays:ControleDeDisplays\|DIS3\[1\]\" " "Converted tri-state node \"Microprocessador5bits:inst\|Displays:ControleDeDisplays\|DIS3\[1\]\" into a selector" {  } { { "Display5bits.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra188684/ea773/projetofinalea773/Final/Display5bits.bdf" { { -32 312 376 48 "inst" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1530517273963 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"Microprocessador5bits:inst\|Displays:ControleDeDisplays\|DIS3\[0\]\" " "Converted tri-state node \"Microprocessador5bits:inst\|Displays:ControleDeDisplays\|DIS3\[0\]\" into a selector" {  } { { "Display5bits.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra188684/ea773/projetofinalea773/Final/Display5bits.bdf" { { -32 312 376 48 "inst" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1530517273963 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1530517273963 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Microprocessador5bits:inst\|Carregamento:BlocoCarregamento\|Tristate5bits:inst13\|inst2 Microprocessador5bits:inst\|MemoriaRAM:RAM\|DecodificadorDeEndereco:inst21\|inst9 " "Converted the fan-out from the tri-state buffer \"Microprocessador5bits:inst\|Carregamento:BlocoCarregamento\|Tristate5bits:inst13\|inst2\" to the node \"Microprocessador5bits:inst\|MemoriaRAM:RAM\|DecodificadorDeEndereco:inst21\|inst9\" into an OR gate" {  } { { "Tristate5bits.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra188684/ea773/projetofinalea773/Final/Tristate5bits.bdf" { { 184 576 624 216 "inst2" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530517274785 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Microprocessador5bits:inst\|Carregamento:BlocoCarregamento\|Tristate5bits:inst13\|inst3 Microprocessador5bits:inst\|MemoriaRAM:RAM\|DecodificadorDeEndereco:inst21\|inst9 " "Converted the fan-out from the tri-state buffer \"Microprocessador5bits:inst\|Carregamento:BlocoCarregamento\|Tristate5bits:inst13\|inst3\" to the node \"Microprocessador5bits:inst\|MemoriaRAM:RAM\|DecodificadorDeEndereco:inst21\|inst9\" into an OR gate" {  } { { "Tristate5bits.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra188684/ea773/projetofinalea773/Final/Tristate5bits.bdf" { { 184 688 736 216 "inst3" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530517274785 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Microprocessador5bits:inst\|Carregamento:BlocoCarregamento\|Tristate5bits:inst13\|inst4 Microprocessador5bits:inst\|MemoriaRAM:RAM\|DecodificadorDeEndereco:inst21\|inst17 " "Converted the fan-out from the tri-state buffer \"Microprocessador5bits:inst\|Carregamento:BlocoCarregamento\|Tristate5bits:inst13\|inst4\" to the node \"Microprocessador5bits:inst\|MemoriaRAM:RAM\|DecodificadorDeEndereco:inst21\|inst17\" into an OR gate" {  } { { "Tristate5bits.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra188684/ea773/projetofinalea773/Final/Tristate5bits.bdf" { { 184 800 848 216 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530517274785 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Microprocessador5bits:inst\|Carregamento:BlocoCarregamento\|Tristate5bits:inst13\|inst5 Microprocessador5bits:inst\|MemoriaRAM:RAM\|DecodificadorDeEndereco:inst21\|inst17 " "Converted the fan-out from the tri-state buffer \"Microprocessador5bits:inst\|Carregamento:BlocoCarregamento\|Tristate5bits:inst13\|inst5\" to the node \"Microprocessador5bits:inst\|MemoriaRAM:RAM\|DecodificadorDeEndereco:inst21\|inst17\" into an OR gate" {  } { { "Tristate5bits.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra188684/ea773/projetofinalea773/Final/Tristate5bits.bdf" { { 184 928 976 216 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530517274785 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Microprocessador5bits:inst\|Carregamento:BlocoCarregamento\|Tristate5bits:inst13\|inst6 Microprocessador5bits:inst\|MemoriaRAM:RAM\|DecodificadorDeEndereco:inst21\|inst17 " "Converted the fan-out from the tri-state buffer \"Microprocessador5bits:inst\|Carregamento:BlocoCarregamento\|Tristate5bits:inst13\|inst6\" to the node \"Microprocessador5bits:inst\|MemoriaRAM:RAM\|DecodificadorDeEndereco:inst21\|inst17\" into an OR gate" {  } { { "Tristate5bits.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra188684/ea773/projetofinalea773/Final/Tristate5bits.bdf" { { 184 1048 1096 216 "inst6" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530517274785 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Microprocessador5bits:inst\|Tristate5bits:TriCarreg\|inst5 Microprocessador5bits:inst\|Registrador5bits:RegAc\|inst12 " "Converted the fan-out from the tri-state buffer \"Microprocessador5bits:inst\|Tristate5bits:TriCarreg\|inst5\" to the node \"Microprocessador5bits:inst\|Registrador5bits:RegAc\|inst12\" into an OR gate" {  } { { "Tristate5bits.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra188684/ea773/projetofinalea773/Final/Tristate5bits.bdf" { { 184 928 976 216 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530517274785 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Microprocessador5bits:inst\|Tristate5bits:TriCarreg\|inst4 Microprocessador5bits:inst\|Registrador5bits:RegAc\|inst14 " "Converted the fan-out from the tri-state buffer \"Microprocessador5bits:inst\|Tristate5bits:TriCarreg\|inst4\" to the node \"Microprocessador5bits:inst\|Registrador5bits:RegAc\|inst14\" into an OR gate" {  } { { "Tristate5bits.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra188684/ea773/projetofinalea773/Final/Tristate5bits.bdf" { { 184 800 848 216 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530517274785 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Microprocessador5bits:inst\|Tristate5bits:TriCarreg\|inst6 Microprocessador5bits:inst\|Registrador5bits:RegAc\|inst10 " "Converted the fan-out from the tri-state buffer \"Microprocessador5bits:inst\|Tristate5bits:TriCarreg\|inst6\" to the node \"Microprocessador5bits:inst\|Registrador5bits:RegAc\|inst10\" into an OR gate" {  } { { "Tristate5bits.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra188684/ea773/projetofinalea773/Final/Tristate5bits.bdf" { { 184 1048 1096 216 "inst6" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530517274785 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Microprocessador5bits:inst\|Tristate5bits:TriCarreg\|inst3 Microprocessador5bits:inst\|Registrador5bits:RegAc\|inst16 " "Converted the fan-out from the tri-state buffer \"Microprocessador5bits:inst\|Tristate5bits:TriCarreg\|inst3\" to the node \"Microprocessador5bits:inst\|Registrador5bits:RegAc\|inst16\" into an OR gate" {  } { { "Tristate5bits.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra188684/ea773/projetofinalea773/Final/Tristate5bits.bdf" { { 184 688 736 216 "inst3" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530517274785 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Microprocessador5bits:inst\|Tristate5bits:TriCarreg\|inst2 Microprocessador5bits:inst\|Registrador5bits:RegAc\|inst20 " "Converted the fan-out from the tri-state buffer \"Microprocessador5bits:inst\|Tristate5bits:TriCarreg\|inst2\" to the node \"Microprocessador5bits:inst\|Registrador5bits:RegAc\|inst20\" into an OR gate" {  } { { "Tristate5bits.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra188684/ea773/projetofinalea773/Final/Tristate5bits.bdf" { { 184 576 624 216 "inst2" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530517274785 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Microprocessador5bits:inst\|Carregamento:BlocoCarregamento\|Tristate5bits:inst6\|inst5 Microprocessador5bits:inst\|Registrador5bits:RegA\|inst12 " "Converted the fan-out from the tri-state buffer \"Microprocessador5bits:inst\|Carregamento:BlocoCarregamento\|Tristate5bits:inst6\|inst5\" to the node \"Microprocessador5bits:inst\|Registrador5bits:RegA\|inst12\" into an OR gate" {  } { { "Tristate5bits.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra188684/ea773/projetofinalea773/Final/Tristate5bits.bdf" { { 184 928 976 216 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530517274785 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Microprocessador5bits:inst\|Carregamento:BlocoCarregamento\|Tristate5bits:inst6\|inst4 Microprocessador5bits:inst\|Registrador5bits:RegA\|inst14 " "Converted the fan-out from the tri-state buffer \"Microprocessador5bits:inst\|Carregamento:BlocoCarregamento\|Tristate5bits:inst6\|inst4\" to the node \"Microprocessador5bits:inst\|Registrador5bits:RegA\|inst14\" into an OR gate" {  } { { "Tristate5bits.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra188684/ea773/projetofinalea773/Final/Tristate5bits.bdf" { { 184 800 848 216 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530517274785 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Microprocessador5bits:inst\|Carregamento:BlocoCarregamento\|Tristate5bits:inst6\|inst6 Microprocessador5bits:inst\|Registrador5bits:RegA\|inst10 " "Converted the fan-out from the tri-state buffer \"Microprocessador5bits:inst\|Carregamento:BlocoCarregamento\|Tristate5bits:inst6\|inst6\" to the node \"Microprocessador5bits:inst\|Registrador5bits:RegA\|inst10\" into an OR gate" {  } { { "Tristate5bits.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra188684/ea773/projetofinalea773/Final/Tristate5bits.bdf" { { 184 1048 1096 216 "inst6" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530517274785 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Microprocessador5bits:inst\|Carregamento:BlocoCarregamento\|Tristate5bits:inst6\|inst3 Microprocessador5bits:inst\|Registrador5bits:RegA\|inst16 " "Converted the fan-out from the tri-state buffer \"Microprocessador5bits:inst\|Carregamento:BlocoCarregamento\|Tristate5bits:inst6\|inst3\" to the node \"Microprocessador5bits:inst\|Registrador5bits:RegA\|inst16\" into an OR gate" {  } { { "Tristate5bits.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra188684/ea773/projetofinalea773/Final/Tristate5bits.bdf" { { 184 688 736 216 "inst3" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530517274785 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Microprocessador5bits:inst\|Carregamento:BlocoCarregamento\|Tristate5bits:inst6\|inst2 Microprocessador5bits:inst\|Registrador5bits:RegA\|inst20 " "Converted the fan-out from the tri-state buffer \"Microprocessador5bits:inst\|Carregamento:BlocoCarregamento\|Tristate5bits:inst6\|inst2\" to the node \"Microprocessador5bits:inst\|Registrador5bits:RegA\|inst20\" into an OR gate" {  } { { "Tristate5bits.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra188684/ea773/projetofinalea773/Final/Tristate5bits.bdf" { { 184 576 624 216 "inst2" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530517274785 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Microprocessador5bits:inst\|SeletorDeProgramas:inst34\|PreparacaoProgramaFEEC:inst1\|a8 Microprocessador5bits:inst\|SeletorDeProgramas:inst34\|inst10 " "Converted the fan-out from the tri-state buffer \"Microprocessador5bits:inst\|SeletorDeProgramas:inst34\|PreparacaoProgramaFEEC:inst1\|a8\" to the node \"Microprocessador5bits:inst\|SeletorDeProgramas:inst34\|inst10\" into an OR gate" {  } { { "PreparacaoProgramaFEEC.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra188684/ea773/projetofinalea773/Final/PreparacaoProgramaFEEC.bdf" { { 928 1168 1216 960 "a8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530517274785 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Microprocessador5bits:inst\|SeletorDeProgramas:inst34\|ProgramaFEEC:inst\|a8 Microprocessador5bits:inst\|SeletorDeProgramas:inst34\|inst18 " "Converted the fan-out from the tri-state buffer \"Microprocessador5bits:inst\|SeletorDeProgramas:inst34\|ProgramaFEEC:inst\|a8\" to the node \"Microprocessador5bits:inst\|SeletorDeProgramas:inst34\|inst18\" into an OR gate" {  } { { "ProgramaFEEC.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra188684/ea773/projetofinalea773/Final/ProgramaFEEC.bdf" { { 928 1168 1216 960 "a8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530517274785 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Microprocessador5bits:inst\|SeletorDeProgramas:inst34\|ProgramaFibonacci:inst3\|a8 Microprocessador5bits:inst\|SeletorDeProgramas:inst34\|inst26 " "Converted the fan-out from the tri-state buffer \"Microprocessador5bits:inst\|SeletorDeProgramas:inst34\|ProgramaFibonacci:inst3\|a8\" to the node \"Microprocessador5bits:inst\|SeletorDeProgramas:inst34\|inst26\" into an OR gate" {  } { { "ProgramaFibonacci.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra188684/ea773/projetofinalea773/Final/ProgramaFibonacci.bdf" { { 928 1168 1216 960 "a8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530517274785 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Microprocessador5bits:inst\|SeletorDeProgramas:inst34\|ProgramaRAM:inst2\|a8 Microprocessador5bits:inst\|SeletorDeProgramas:inst34\|inst34 " "Converted the fan-out from the tri-state buffer \"Microprocessador5bits:inst\|SeletorDeProgramas:inst34\|ProgramaRAM:inst2\|a8\" to the node \"Microprocessador5bits:inst\|SeletorDeProgramas:inst34\|inst34\" into an OR gate" {  } { { "ProgramaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra188684/ea773/projetofinalea773/Final/ProgramaRAM.bdf" { { 928 1168 1216 960 "a8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530517274785 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Microprocessador5bits:inst\|SeletorDeProgramas:inst34\|PreparacaoProgramaFEEC:inst1\|b1 Microprocessador5bits:inst\|SeletorDeProgramas:inst34\|inst11 " "Converted the fan-out from the tri-state buffer \"Microprocessador5bits:inst\|SeletorDeProgramas:inst34\|PreparacaoProgramaFEEC:inst1\|b1\" to the node \"Microprocessador5bits:inst\|SeletorDeProgramas:inst34\|inst11\" into an OR gate" {  } { { "PreparacaoProgramaFEEC.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra188684/ea773/projetofinalea773/Final/PreparacaoProgramaFEEC.bdf" { { 424 1256 1304 456 "b1" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530517274785 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Microprocessador5bits:inst\|SeletorDeProgramas:inst34\|ProgramaFEEC:inst\|b1 Microprocessador5bits:inst\|SeletorDeProgramas:inst34\|inst19 " "Converted the fan-out from the tri-state buffer \"Microprocessador5bits:inst\|SeletorDeProgramas:inst34\|ProgramaFEEC:inst\|b1\" to the node \"Microprocessador5bits:inst\|SeletorDeProgramas:inst34\|inst19\" into an OR gate" {  } { { "ProgramaFEEC.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra188684/ea773/projetofinalea773/Final/ProgramaFEEC.bdf" { { 424 1256 1304 456 "b1" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530517274785 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Microprocessador5bits:inst\|SeletorDeProgramas:inst34\|ProgramaFibonacci:inst3\|b1 Microprocessador5bits:inst\|SeletorDeProgramas:inst34\|inst27 " "Converted the fan-out from the tri-state buffer \"Microprocessador5bits:inst\|SeletorDeProgramas:inst34\|ProgramaFibonacci:inst3\|b1\" to the node \"Microprocessador5bits:inst\|SeletorDeProgramas:inst34\|inst27\" into an OR gate" {  } { { "ProgramaFibonacci.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra188684/ea773/projetofinalea773/Final/ProgramaFibonacci.bdf" { { 424 1256 1304 456 "b1" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530517274785 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Microprocessador5bits:inst\|SeletorDeProgramas:inst34\|ProgramaRAM:inst2\|b1 Microprocessador5bits:inst\|SeletorDeProgramas:inst34\|inst35 " "Converted the fan-out from the tri-state buffer \"Microprocessador5bits:inst\|SeletorDeProgramas:inst34\|ProgramaRAM:inst2\|b1\" to the node \"Microprocessador5bits:inst\|SeletorDeProgramas:inst34\|inst35\" into an OR gate" {  } { { "ProgramaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra188684/ea773/projetofinalea773/Final/ProgramaRAM.bdf" { { 424 1256 1304 456 "b1" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530517274785 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Microprocessador5bits:inst\|SeletorDeProgramas:inst34\|PreparacaoProgramaFEEC:inst1\|c1 Microprocessador5bits:inst\|SeletorDeProgramas:inst34\|inst12 " "Converted the fan-out from the tri-state buffer \"Microprocessador5bits:inst\|SeletorDeProgramas:inst34\|PreparacaoProgramaFEEC:inst1\|c1\" to the node \"Microprocessador5bits:inst\|SeletorDeProgramas:inst34\|inst12\" into an OR gate" {  } { { "PreparacaoProgramaFEEC.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra188684/ea773/projetofinalea773/Final/PreparacaoProgramaFEEC.bdf" { { 424 1344 1392 456 "c1" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530517274785 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Microprocessador5bits:inst\|SeletorDeProgramas:inst34\|ProgramaFEEC:inst\|c1 Microprocessador5bits:inst\|SeletorDeProgramas:inst34\|inst20 " "Converted the fan-out from the tri-state buffer \"Microprocessador5bits:inst\|SeletorDeProgramas:inst34\|ProgramaFEEC:inst\|c1\" to the node \"Microprocessador5bits:inst\|SeletorDeProgramas:inst34\|inst20\" into an OR gate" {  } { { "ProgramaFEEC.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra188684/ea773/projetofinalea773/Final/ProgramaFEEC.bdf" { { 424 1344 1392 456 "c1" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530517274785 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Microprocessador5bits:inst\|SeletorDeProgramas:inst34\|ProgramaFibonacci:inst3\|c1 Microprocessador5bits:inst\|SeletorDeProgramas:inst34\|inst28 " "Converted the fan-out from the tri-state buffer \"Microprocessador5bits:inst\|SeletorDeProgramas:inst34\|ProgramaFibonacci:inst3\|c1\" to the node \"Microprocessador5bits:inst\|SeletorDeProgramas:inst34\|inst28\" into an OR gate" {  } { { "ProgramaFibonacci.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra188684/ea773/projetofinalea773/Final/ProgramaFibonacci.bdf" { { 424 1344 1392 456 "c1" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530517274785 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Microprocessador5bits:inst\|SeletorDeProgramas:inst34\|ProgramaRAM:inst2\|c1 Microprocessador5bits:inst\|SeletorDeProgramas:inst34\|inst36 " "Converted the fan-out from the tri-state buffer \"Microprocessador5bits:inst\|SeletorDeProgramas:inst34\|ProgramaRAM:inst2\|c1\" to the node \"Microprocessador5bits:inst\|SeletorDeProgramas:inst34\|inst36\" into an OR gate" {  } { { "ProgramaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra188684/ea773/projetofinalea773/Final/ProgramaRAM.bdf" { { 424 1344 1392 456 "c1" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530517274785 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Microprocessador5bits:inst\|SeletorDeProgramas:inst34\|PreparacaoProgramaFEEC:inst1\|d8 Microprocessador5bits:inst\|SeletorDeProgramas:inst34\|inst5 " "Converted the fan-out from the tri-state buffer \"Microprocessador5bits:inst\|SeletorDeProgramas:inst34\|PreparacaoProgramaFEEC:inst1\|d8\" to the node \"Microprocessador5bits:inst\|SeletorDeProgramas:inst34\|inst5\" into an OR gate" {  } { { "PreparacaoProgramaFEEC.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra188684/ea773/projetofinalea773/Final/PreparacaoProgramaFEEC.bdf" { { 928 1432 1480 960 "d8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530517274785 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Microprocessador5bits:inst\|SeletorDeProgramas:inst34\|ProgramaFEEC:inst\|d1 Microprocessador5bits:inst\|SeletorDeProgramas:inst34\|inst13 " "Converted the fan-out from the tri-state buffer \"Microprocessador5bits:inst\|SeletorDeProgramas:inst34\|ProgramaFEEC:inst\|d1\" to the node \"Microprocessador5bits:inst\|SeletorDeProgramas:inst34\|inst13\" into an OR gate" {  } { { "ProgramaFEEC.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra188684/ea773/projetofinalea773/Final/ProgramaFEEC.bdf" { { 424 1432 1480 456 "d1" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530517274785 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Microprocessador5bits:inst\|SeletorDeProgramas:inst34\|ProgramaFibonacci:inst3\|d1 Microprocessador5bits:inst\|SeletorDeProgramas:inst34\|inst21 " "Converted the fan-out from the tri-state buffer \"Microprocessador5bits:inst\|SeletorDeProgramas:inst34\|ProgramaFibonacci:inst3\|d1\" to the node \"Microprocessador5bits:inst\|SeletorDeProgramas:inst34\|inst21\" into an OR gate" {  } { { "ProgramaFibonacci.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra188684/ea773/projetofinalea773/Final/ProgramaFibonacci.bdf" { { 424 1432 1480 456 "d1" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530517274785 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Microprocessador5bits:inst\|SeletorDeProgramas:inst34\|ProgramaRAM:inst2\|d4 Microprocessador5bits:inst\|SeletorDeProgramas:inst34\|inst29 " "Converted the fan-out from the tri-state buffer \"Microprocessador5bits:inst\|SeletorDeProgramas:inst34\|ProgramaRAM:inst2\|d4\" to the node \"Microprocessador5bits:inst\|SeletorDeProgramas:inst34\|inst29\" into an OR gate" {  } { { "ProgramaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra188684/ea773/projetofinalea773/Final/ProgramaRAM.bdf" { { 640 1432 1480 672 "d4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530517274785 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Microprocessador5bits:inst\|SeletorDeProgramas:inst34\|PreparacaoProgramaFEEC:inst1\|e1 Microprocessador5bits:inst\|SeletorDeProgramas:inst34\|inst6 " "Converted the fan-out from the tri-state buffer \"Microprocessador5bits:inst\|SeletorDeProgramas:inst34\|PreparacaoProgramaFEEC:inst1\|e1\" to the node \"Microprocessador5bits:inst\|SeletorDeProgramas:inst34\|inst6\" into an OR gate" {  } { { "PreparacaoProgramaFEEC.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra188684/ea773/projetofinalea773/Final/PreparacaoProgramaFEEC.bdf" { { 424 1520 1568 456 "e1" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530517274785 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Microprocessador5bits:inst\|SeletorDeProgramas:inst34\|ProgramaFEEC:inst\|e8 Microprocessador5bits:inst\|SeletorDeProgramas:inst34\|inst14 " "Converted the fan-out from the tri-state buffer \"Microprocessador5bits:inst\|SeletorDeProgramas:inst34\|ProgramaFEEC:inst\|e8\" to the node \"Microprocessador5bits:inst\|SeletorDeProgramas:inst34\|inst14\" into an OR gate" {  } { { "ProgramaFEEC.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra188684/ea773/projetofinalea773/Final/ProgramaFEEC.bdf" { { 928 1520 1568 960 "e8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530517274785 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Microprocessador5bits:inst\|SeletorDeProgramas:inst34\|ProgramaFibonacci:inst3\|e1 Microprocessador5bits:inst\|SeletorDeProgramas:inst34\|inst22 " "Converted the fan-out from the tri-state buffer \"Microprocessador5bits:inst\|SeletorDeProgramas:inst34\|ProgramaFibonacci:inst3\|e1\" to the node \"Microprocessador5bits:inst\|SeletorDeProgramas:inst34\|inst22\" into an OR gate" {  } { { "ProgramaFibonacci.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra188684/ea773/projetofinalea773/Final/ProgramaFibonacci.bdf" { { 424 1520 1568 456 "e1" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530517274785 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Microprocessador5bits:inst\|SeletorDeProgramas:inst34\|ProgramaRAM:inst2\|e8 Microprocessador5bits:inst\|SeletorDeProgramas:inst34\|inst30 " "Converted the fan-out from the tri-state buffer \"Microprocessador5bits:inst\|SeletorDeProgramas:inst34\|ProgramaRAM:inst2\|e8\" to the node \"Microprocessador5bits:inst\|SeletorDeProgramas:inst34\|inst30\" into an OR gate" {  } { { "ProgramaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra188684/ea773/projetofinalea773/Final/ProgramaRAM.bdf" { { 928 1520 1568 960 "e8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530517274785 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Microprocessador5bits:inst\|SeletorDeProgramas:inst34\|PreparacaoProgramaFEEC:inst1\|f1 Microprocessador5bits:inst\|SeletorDeProgramas:inst34\|inst7 " "Converted the fan-out from the tri-state buffer \"Microprocessador5bits:inst\|SeletorDeProgramas:inst34\|PreparacaoProgramaFEEC:inst1\|f1\" to the node \"Microprocessador5bits:inst\|SeletorDeProgramas:inst34\|inst7\" into an OR gate" {  } { { "PreparacaoProgramaFEEC.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra188684/ea773/projetofinalea773/Final/PreparacaoProgramaFEEC.bdf" { { 424 1616 1664 456 "f1" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530517274785 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Microprocessador5bits:inst\|SeletorDeProgramas:inst34\|ProgramaFEEC:inst\|f1 Microprocessador5bits:inst\|SeletorDeProgramas:inst34\|inst15 " "Converted the fan-out from the tri-state buffer \"Microprocessador5bits:inst\|SeletorDeProgramas:inst34\|ProgramaFEEC:inst\|f1\" to the node \"Microprocessador5bits:inst\|SeletorDeProgramas:inst34\|inst15\" into an OR gate" {  } { { "ProgramaFEEC.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra188684/ea773/projetofinalea773/Final/ProgramaFEEC.bdf" { { 424 1616 1664 456 "f1" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530517274785 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Microprocessador5bits:inst\|SeletorDeProgramas:inst34\|ProgramaFibonacci:inst3\|f1 Microprocessador5bits:inst\|SeletorDeProgramas:inst34\|inst23 " "Converted the fan-out from the tri-state buffer \"Microprocessador5bits:inst\|SeletorDeProgramas:inst34\|ProgramaFibonacci:inst3\|f1\" to the node \"Microprocessador5bits:inst\|SeletorDeProgramas:inst34\|inst23\" into an OR gate" {  } { { "ProgramaFibonacci.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra188684/ea773/projetofinalea773/Final/ProgramaFibonacci.bdf" { { 424 1616 1664 456 "f1" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530517274785 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Microprocessador5bits:inst\|SeletorDeProgramas:inst34\|ProgramaRAM:inst2\|f4 Microprocessador5bits:inst\|SeletorDeProgramas:inst34\|inst31 " "Converted the fan-out from the tri-state buffer \"Microprocessador5bits:inst\|SeletorDeProgramas:inst34\|ProgramaRAM:inst2\|f4\" to the node \"Microprocessador5bits:inst\|SeletorDeProgramas:inst34\|inst31\" into an OR gate" {  } { { "ProgramaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra188684/ea773/projetofinalea773/Final/ProgramaRAM.bdf" { { 640 1616 1664 672 "f4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530517274785 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Microprocessador5bits:inst\|SeletorDeProgramas:inst34\|PreparacaoProgramaFEEC:inst1\|g1 Microprocessador5bits:inst\|SeletorDeProgramas:inst34\|inst8 " "Converted the fan-out from the tri-state buffer \"Microprocessador5bits:inst\|SeletorDeProgramas:inst34\|PreparacaoProgramaFEEC:inst1\|g1\" to the node \"Microprocessador5bits:inst\|SeletorDeProgramas:inst34\|inst8\" into an OR gate" {  } { { "PreparacaoProgramaFEEC.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra188684/ea773/projetofinalea773/Final/PreparacaoProgramaFEEC.bdf" { { 424 1728 1776 456 "g1" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530517274785 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Microprocessador5bits:inst\|SeletorDeProgramas:inst34\|ProgramaFEEC:inst\|g1 Microprocessador5bits:inst\|SeletorDeProgramas:inst34\|inst16 " "Converted the fan-out from the tri-state buffer \"Microprocessador5bits:inst\|SeletorDeProgramas:inst34\|ProgramaFEEC:inst\|g1\" to the node \"Microprocessador5bits:inst\|SeletorDeProgramas:inst34\|inst16\" into an OR gate" {  } { { "ProgramaFEEC.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra188684/ea773/projetofinalea773/Final/ProgramaFEEC.bdf" { { 424 1728 1776 456 "g1" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530517274785 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Microprocessador5bits:inst\|SeletorDeProgramas:inst34\|ProgramaFibonacci:inst3\|g1 Microprocessador5bits:inst\|SeletorDeProgramas:inst34\|inst24 " "Converted the fan-out from the tri-state buffer \"Microprocessador5bits:inst\|SeletorDeProgramas:inst34\|ProgramaFibonacci:inst3\|g1\" to the node \"Microprocessador5bits:inst\|SeletorDeProgramas:inst34\|inst24\" into an OR gate" {  } { { "ProgramaFibonacci.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra188684/ea773/projetofinalea773/Final/ProgramaFibonacci.bdf" { { 424 1728 1776 456 "g1" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530517274785 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Microprocessador5bits:inst\|SeletorDeProgramas:inst34\|ProgramaRAM:inst2\|g8 Microprocessador5bits:inst\|SeletorDeProgramas:inst34\|inst32 " "Converted the fan-out from the tri-state buffer \"Microprocessador5bits:inst\|SeletorDeProgramas:inst34\|ProgramaRAM:inst2\|g8\" to the node \"Microprocessador5bits:inst\|SeletorDeProgramas:inst34\|inst32\" into an OR gate" {  } { { "ProgramaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra188684/ea773/projetofinalea773/Final/ProgramaRAM.bdf" { { 928 1728 1776 960 "g8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530517274785 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Microprocessador5bits:inst\|SeletorDeProgramas:inst34\|PreparacaoProgramaFEEC:inst1\|h1 Microprocessador5bits:inst\|SeletorDeProgramas:inst34\|inst9 " "Converted the fan-out from the tri-state buffer \"Microprocessador5bits:inst\|SeletorDeProgramas:inst34\|PreparacaoProgramaFEEC:inst1\|h1\" to the node \"Microprocessador5bits:inst\|SeletorDeProgramas:inst34\|inst9\" into an OR gate" {  } { { "PreparacaoProgramaFEEC.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra188684/ea773/projetofinalea773/Final/PreparacaoProgramaFEEC.bdf" { { 424 1832 1880 456 "h1" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530517274785 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Microprocessador5bits:inst\|SeletorDeProgramas:inst34\|ProgramaFEEC:inst\|h3 Microprocessador5bits:inst\|SeletorDeProgramas:inst34\|inst17 " "Converted the fan-out from the tri-state buffer \"Microprocessador5bits:inst\|SeletorDeProgramas:inst34\|ProgramaFEEC:inst\|h3\" to the node \"Microprocessador5bits:inst\|SeletorDeProgramas:inst34\|inst17\" into an OR gate" {  } { { "ProgramaFEEC.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra188684/ea773/projetofinalea773/Final/ProgramaFEEC.bdf" { { 568 1832 1880 600 "h3" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530517274785 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Microprocessador5bits:inst\|SeletorDeProgramas:inst34\|ProgramaFibonacci:inst3\|h8 Microprocessador5bits:inst\|SeletorDeProgramas:inst34\|inst25 " "Converted the fan-out from the tri-state buffer \"Microprocessador5bits:inst\|SeletorDeProgramas:inst34\|ProgramaFibonacci:inst3\|h8\" to the node \"Microprocessador5bits:inst\|SeletorDeProgramas:inst34\|inst25\" into an OR gate" {  } { { "ProgramaFibonacci.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra188684/ea773/projetofinalea773/Final/ProgramaFibonacci.bdf" { { 928 1832 1880 960 "h8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530517274785 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Microprocessador5bits:inst\|SeletorDeProgramas:inst34\|ProgramaRAM:inst2\|h3 Microprocessador5bits:inst\|SeletorDeProgramas:inst34\|inst33 " "Converted the fan-out from the tri-state buffer \"Microprocessador5bits:inst\|SeletorDeProgramas:inst34\|ProgramaRAM:inst2\|h3\" to the node \"Microprocessador5bits:inst\|SeletorDeProgramas:inst34\|inst33\" into an OR gate" {  } { { "ProgramaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra188684/ea773/projetofinalea773/Final/ProgramaRAM.bdf" { { 568 1832 1880 600 "h3" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530517274785 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Microprocessador5bits:inst\|BlocoLogArit:BlocoLogArit\|Tristate5bits:inst42\|inst5 Microprocessador5bits:inst\|Tristate5bits:TriLogArit\|inst5 " "Converted the fan-out from the tri-state buffer \"Microprocessador5bits:inst\|BlocoLogArit:BlocoLogArit\|Tristate5bits:inst42\|inst5\" to the node \"Microprocessador5bits:inst\|Tristate5bits:TriLogArit\|inst5\" into an OR gate" {  } { { "Tristate5bits.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra188684/ea773/projetofinalea773/Final/Tristate5bits.bdf" { { 184 928 976 216 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530517274785 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Microprocessador5bits:inst\|BlocoLogArit:BlocoLogArit\|Tristate5bits:inst42\|inst4 Microprocessador5bits:inst\|Tristate5bits:TriLogArit\|inst4 " "Converted the fan-out from the tri-state buffer \"Microprocessador5bits:inst\|BlocoLogArit:BlocoLogArit\|Tristate5bits:inst42\|inst4\" to the node \"Microprocessador5bits:inst\|Tristate5bits:TriLogArit\|inst4\" into an OR gate" {  } { { "Tristate5bits.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra188684/ea773/projetofinalea773/Final/Tristate5bits.bdf" { { 184 800 848 216 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530517274785 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Microprocessador5bits:inst\|BlocoLogArit:BlocoLogArit\|Tristate5bits:inst42\|inst6 Microprocessador5bits:inst\|Tristate5bits:TriLogArit\|inst6 " "Converted the fan-out from the tri-state buffer \"Microprocessador5bits:inst\|BlocoLogArit:BlocoLogArit\|Tristate5bits:inst42\|inst6\" to the node \"Microprocessador5bits:inst\|Tristate5bits:TriLogArit\|inst6\" into an OR gate" {  } { { "Tristate5bits.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra188684/ea773/projetofinalea773/Final/Tristate5bits.bdf" { { 184 1048 1096 216 "inst6" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530517274785 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Microprocessador5bits:inst\|BlocoLogArit:BlocoLogArit\|Tristate5bits:inst42\|inst3 Microprocessador5bits:inst\|Tristate5bits:TriLogArit\|inst3 " "Converted the fan-out from the tri-state buffer \"Microprocessador5bits:inst\|BlocoLogArit:BlocoLogArit\|Tristate5bits:inst42\|inst3\" to the node \"Microprocessador5bits:inst\|Tristate5bits:TriLogArit\|inst3\" into an OR gate" {  } { { "Tristate5bits.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra188684/ea773/projetofinalea773/Final/Tristate5bits.bdf" { { 184 688 736 216 "inst3" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530517274785 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Microprocessador5bits:inst\|BlocoLogArit:BlocoLogArit\|Tristate5bits:inst42\|inst2 Microprocessador5bits:inst\|Tristate5bits:TriLogArit\|inst2 " "Converted the fan-out from the tri-state buffer \"Microprocessador5bits:inst\|BlocoLogArit:BlocoLogArit\|Tristate5bits:inst42\|inst2\" to the node \"Microprocessador5bits:inst\|Tristate5bits:TriLogArit\|inst2\" into an OR gate" {  } { { "Tristate5bits.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra188684/ea773/projetofinalea773/Final/Tristate5bits.bdf" { { 184 576 624 216 "inst2" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530517274785 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Microprocessador5bits:inst\|MemoriaRAM:RAM\|LinhaDeRAM:inst\|inst13 Microprocessador5bits:inst\|Carregamento:BlocoCarregamento\|Tristate5bits:inst7\|inst5 " "Converted the fan-out from the tri-state buffer \"Microprocessador5bits:inst\|MemoriaRAM:RAM\|LinhaDeRAM:inst\|inst13\" to the node \"Microprocessador5bits:inst\|Carregamento:BlocoCarregamento\|Tristate5bits:inst7\|inst5\" into an OR gate" {  } { { "LinhaDeRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra188684/ea773/projetofinalea773/Final/LinhaDeRAM.bdf" { { 552 1360 1408 584 "inst13" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530517274785 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Microprocessador5bits:inst\|MemoriaRAM:RAM\|LinhaDeRAM:inst\|inst12 Microprocessador5bits:inst\|Carregamento:BlocoCarregamento\|Tristate5bits:inst7\|inst4 " "Converted the fan-out from the tri-state buffer \"Microprocessador5bits:inst\|MemoriaRAM:RAM\|LinhaDeRAM:inst\|inst12\" to the node \"Microprocessador5bits:inst\|Carregamento:BlocoCarregamento\|Tristate5bits:inst7\|inst4\" into an OR gate" {  } { { "LinhaDeRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra188684/ea773/projetofinalea773/Final/LinhaDeRAM.bdf" { { 552 1216 1264 584 "inst12" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530517274785 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Microprocessador5bits:inst\|MemoriaRAM:RAM\|LinhaDeRAM:inst\|inst14 Microprocessador5bits:inst\|Carregamento:BlocoCarregamento\|Tristate5bits:inst7\|inst6 " "Converted the fan-out from the tri-state buffer \"Microprocessador5bits:inst\|MemoriaRAM:RAM\|LinhaDeRAM:inst\|inst14\" to the node \"Microprocessador5bits:inst\|Carregamento:BlocoCarregamento\|Tristate5bits:inst7\|inst6\" into an OR gate" {  } { { "LinhaDeRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra188684/ea773/projetofinalea773/Final/LinhaDeRAM.bdf" { { 552 1512 1560 584 "inst14" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530517274785 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Microprocessador5bits:inst\|MemoriaRAM:RAM\|LinhaDeRAM:inst\|inst Microprocessador5bits:inst\|Carregamento:BlocoCarregamento\|Tristate5bits:inst7\|inst3 " "Converted the fan-out from the tri-state buffer \"Microprocessador5bits:inst\|MemoriaRAM:RAM\|LinhaDeRAM:inst\|inst\" to the node \"Microprocessador5bits:inst\|Carregamento:BlocoCarregamento\|Tristate5bits:inst7\|inst3\" into an OR gate" {  } { { "LinhaDeRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra188684/ea773/projetofinalea773/Final/LinhaDeRAM.bdf" { { 552 1072 1120 584 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530517274785 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Microprocessador5bits:inst\|MemoriaRAM:RAM\|LinhaDeRAM:inst\|inst11 Microprocessador5bits:inst\|Carregamento:BlocoCarregamento\|Tristate5bits:inst7\|inst2 " "Converted the fan-out from the tri-state buffer \"Microprocessador5bits:inst\|MemoriaRAM:RAM\|LinhaDeRAM:inst\|inst11\" to the node \"Microprocessador5bits:inst\|Carregamento:BlocoCarregamento\|Tristate5bits:inst7\|inst2\" into an OR gate" {  } { { "LinhaDeRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra188684/ea773/projetofinalea773/Final/LinhaDeRAM.bdf" { { 552 928 976 584 "inst11" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530517274785 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Microprocessador5bits:inst\|SeletorDeProgramas:inst34\|inst10 Microprocessador5bits:inst\|inst6 " "Converted the fan-out from the tri-state buffer \"Microprocessador5bits:inst\|SeletorDeProgramas:inst34\|inst10\" to the node \"Microprocessador5bits:inst\|inst6\" into an OR gate" {  } { { "SeletorDeProgramas.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra188684/ea773/projetofinalea773/Final/SeletorDeProgramas.bdf" { { 400 968 1016 432 "inst10" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530517274785 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Microprocessador5bits:inst\|SeletorDeProgramas:inst34\|inst11 Microprocessador5bits:inst\|inst6 " "Converted the fan-out from the tri-state buffer \"Microprocessador5bits:inst\|SeletorDeProgramas:inst34\|inst11\" to the node \"Microprocessador5bits:inst\|inst6\" into an OR gate" {  } { { "SeletorDeProgramas.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra188684/ea773/projetofinalea773/Final/SeletorDeProgramas.bdf" { { 400 1096 1144 432 "inst11" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530517274785 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Microprocessador5bits:inst\|SeletorDeProgramas:inst34\|inst12 Microprocessador5bits:inst\|inst6 " "Converted the fan-out from the tri-state buffer \"Microprocessador5bits:inst\|SeletorDeProgramas:inst34\|inst12\" to the node \"Microprocessador5bits:inst\|inst6\" into an OR gate" {  } { { "SeletorDeProgramas.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra188684/ea773/projetofinalea773/Final/SeletorDeProgramas.bdf" { { 400 1216 1264 432 "inst12" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530517274785 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Microprocessador5bits:inst\|SeletorDeProgramas:inst34\|inst5 Microprocessador5bits:inst\|inst7 " "Converted the fan-out from the tri-state buffer \"Microprocessador5bits:inst\|SeletorDeProgramas:inst34\|inst5\" to the node \"Microprocessador5bits:inst\|inst7\" into an OR gate" {  } { { "SeletorDeProgramas.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra188684/ea773/projetofinalea773/Final/SeletorDeProgramas.bdf" { { 400 1352 1400 432 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530517274785 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Microprocessador5bits:inst\|SeletorDeProgramas:inst34\|inst6 Microprocessador5bits:inst\|inst7 " "Converted the fan-out from the tri-state buffer \"Microprocessador5bits:inst\|SeletorDeProgramas:inst34\|inst6\" to the node \"Microprocessador5bits:inst\|inst7\" into an OR gate" {  } { { "SeletorDeProgramas.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra188684/ea773/projetofinalea773/Final/SeletorDeProgramas.bdf" { { 400 1464 1512 432 "inst6" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530517274785 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Microprocessador5bits:inst\|SeletorDeProgramas:inst34\|inst7 Microprocessador5bits:inst\|inst7 " "Converted the fan-out from the tri-state buffer \"Microprocessador5bits:inst\|SeletorDeProgramas:inst34\|inst7\" to the node \"Microprocessador5bits:inst\|inst7\" into an OR gate" {  } { { "SeletorDeProgramas.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra188684/ea773/projetofinalea773/Final/SeletorDeProgramas.bdf" { { 400 1576 1624 432 "inst7" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530517274785 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Microprocessador5bits:inst\|SeletorDeProgramas:inst34\|inst8 Microprocessador5bits:inst\|inst7 " "Converted the fan-out from the tri-state buffer \"Microprocessador5bits:inst\|SeletorDeProgramas:inst34\|inst8\" to the node \"Microprocessador5bits:inst\|inst7\" into an OR gate" {  } { { "SeletorDeProgramas.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra188684/ea773/projetofinalea773/Final/SeletorDeProgramas.bdf" { { 400 1704 1752 432 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530517274785 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Microprocessador5bits:inst\|SeletorDeProgramas:inst34\|inst9 Microprocessador5bits:inst\|inst7 " "Converted the fan-out from the tri-state buffer \"Microprocessador5bits:inst\|SeletorDeProgramas:inst34\|inst9\" to the node \"Microprocessador5bits:inst\|inst7\" into an OR gate" {  } { { "SeletorDeProgramas.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra188684/ea773/projetofinalea773/Final/SeletorDeProgramas.bdf" { { 400 1824 1872 432 "inst9" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530517274785 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1530517274785 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "Microprocessador5bits:inst\|SeletorDeProgramas:inst34\|inst10~synth " "Node \"Microprocessador5bits:inst\|SeletorDeProgramas:inst34\|inst10~synth\"" {  } { { "SeletorDeProgramas.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra188684/ea773/projetofinalea773/Final/SeletorDeProgramas.bdf" { { 400 968 1016 432 "inst10" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530517276586 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Microprocessador5bits:inst\|SeletorDeProgramas:inst34\|inst11~synth " "Node \"Microprocessador5bits:inst\|SeletorDeProgramas:inst34\|inst11~synth\"" {  } { { "SeletorDeProgramas.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra188684/ea773/projetofinalea773/Final/SeletorDeProgramas.bdf" { { 400 1096 1144 432 "inst11" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530517276586 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Microprocessador5bits:inst\|SeletorDeProgramas:inst34\|inst12~synth " "Node \"Microprocessador5bits:inst\|SeletorDeProgramas:inst34\|inst12~synth\"" {  } { { "SeletorDeProgramas.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra188684/ea773/projetofinalea773/Final/SeletorDeProgramas.bdf" { { 400 1216 1264 432 "inst12" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530517276586 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Microprocessador5bits:inst\|SeletorDeProgramas:inst34\|inst5~synth " "Node \"Microprocessador5bits:inst\|SeletorDeProgramas:inst34\|inst5~synth\"" {  } { { "SeletorDeProgramas.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra188684/ea773/projetofinalea773/Final/SeletorDeProgramas.bdf" { { 400 1352 1400 432 "inst5" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530517276586 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Microprocessador5bits:inst\|SeletorDeProgramas:inst34\|inst6~synth " "Node \"Microprocessador5bits:inst\|SeletorDeProgramas:inst34\|inst6~synth\"" {  } { { "SeletorDeProgramas.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra188684/ea773/projetofinalea773/Final/SeletorDeProgramas.bdf" { { 400 1464 1512 432 "inst6" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530517276586 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Microprocessador5bits:inst\|SeletorDeProgramas:inst34\|inst7~synth " "Node \"Microprocessador5bits:inst\|SeletorDeProgramas:inst34\|inst7~synth\"" {  } { { "SeletorDeProgramas.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra188684/ea773/projetofinalea773/Final/SeletorDeProgramas.bdf" { { 400 1576 1624 432 "inst7" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530517276586 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Microprocessador5bits:inst\|SeletorDeProgramas:inst34\|inst8~synth " "Node \"Microprocessador5bits:inst\|SeletorDeProgramas:inst34\|inst8~synth\"" {  } { { "SeletorDeProgramas.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra188684/ea773/projetofinalea773/Final/SeletorDeProgramas.bdf" { { 400 1704 1752 432 "inst8" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530517276586 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Microprocessador5bits:inst\|SeletorDeProgramas:inst34\|inst9~synth " "Node \"Microprocessador5bits:inst\|SeletorDeProgramas:inst34\|inst9~synth\"" {  } { { "SeletorDeProgramas.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra188684/ea773/projetofinalea773/Final/SeletorDeProgramas.bdf" { { 400 1824 1872 432 "inst9" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530517276586 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 -1 1530517276586 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "Final.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra188684/ea773/projetofinalea773/Final/Final.bdf" { { 504 1104 1280 520 "LEDR\[9\]" "" } { 520 1104 1280 536 "LEDR\[8\]" "" } { 536 1104 1280 552 "LEDR\[7\]" "" } { 552 1104 1280 568 "LEDR\[6\]" "" } { 600 1104 1280 616 "LEDR\[3\]" "" } { 616 1104 1280 632 "LEDR\[2\]" "" } { 632 1104 1280 648 "LEDR\[1\]" "" } { 648 1104 1280 664 "LEDR\[0\]" "" } { 568 1104 1280 584 "LEDR\[5\]" "" } { 584 1104 1280 600 "LEDR\[4\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1530517276587 "|Final|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "Final.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra188684/ea773/projetofinalea773/Final/Final.bdf" { { 504 1104 1280 520 "LEDR\[9\]" "" } { 520 1104 1280 536 "LEDR\[8\]" "" } { 536 1104 1280 552 "LEDR\[7\]" "" } { 552 1104 1280 568 "LEDR\[6\]" "" } { 600 1104 1280 616 "LEDR\[3\]" "" } { 616 1104 1280 632 "LEDR\[2\]" "" } { 632 1104 1280 648 "LEDR\[1\]" "" } { 648 1104 1280 664 "LEDR\[0\]" "" } { 568 1104 1280 584 "LEDR\[5\]" "" } { 584 1104 1280 600 "LEDR\[4\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1530517276587 "|Final|LEDR[4]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1530517276587 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1530517279784 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530517279784 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "917 " "Implemented 917 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1530517279978 ""} { "Info" "ICUT_CUT_TM_OPINS" "46 " "Implemented 46 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1530517279978 ""} { "Info" "ICUT_CUT_TM_LCELLS" "862 " "Implemented 862 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1530517279978 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1530517279978 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 138 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 138 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "358 " "Peak virtual memory: 358 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1530517280040 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul  2 04:41:20 2018 " "Processing ended: Mon Jul  2 04:41:20 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1530517280040 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1530517280040 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1530517280040 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1530517280040 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1530517281792 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1530517281795 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul  2 04:41:21 2018 " "Processing started: Mon Jul  2 04:41:21 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1530517281795 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1530517281795 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Final -c Final " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Final -c Final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1530517281795 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1530517281827 ""}
{ "Info" "0" "" "Project  = Final" {  } {  } 0 0 "Project  = Final" 0 0 "Fitter" 0 0 1530517281828 ""}
{ "Info" "0" "" "Revision = Final" {  } {  } 0 0 "Revision = Final" 0 0 "Fitter" 0 0 1530517281828 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1530517282044 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Final EP2C20F484C7 " "Selected device EP2C20F484C7 for design \"Final\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1530517282056 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1530517282087 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1530517282087 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1530517282284 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1530517282297 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C7 " "Device EP2C15AF484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1530517282671 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C7 " "Device EP2C35F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1530517282671 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C7 " "Device EP2C50F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1530517282671 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1530517282671 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Pin ~ASDO~ is reserved at location C4" {  } { { "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" { ~ASDO~ } } } { "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra188684/ea773/projetofinalea773/Final/" { { 0 { 0 ""} 0 1773 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1530517282680 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Pin ~nCSO~ is reserved at location C3" {  } { { "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" { ~nCSO~ } } } { "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra188684/ea773/projetofinalea773/Final/" { { 0 { 0 ""} 0 1774 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1530517282680 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } { { "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra188684/ea773/projetofinalea773/Final/" { { 0 { 0 ""} 0 1775 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1530517282680 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1530517282680 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Final.sdc " "Synopsys Design Constraints File file not found: 'Final.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1530517282920 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1530517282921 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1530517282930 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1530517283010 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1530517283012 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1530517283013 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1530517283015 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1530517283018 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1530517283019 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1530517283019 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1530517283020 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1530517283021 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1530517283022 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1530517283022 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN" "" "Ignored I/O standard assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "AUD_ADCDAT " "Ignored I/O standard assignment to node \"AUD_ADCDAT\"" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "AUD_ADCDAT" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530517283060 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "AUD_ADCLRCK " "Ignored I/O standard assignment to node \"AUD_ADCLRCK\"" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530517283060 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "AUD_BCLK " "Ignored I/O standard assignment to node \"AUD_BCLK\"" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530517283060 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "AUD_DACDAT " "Ignored I/O standard assignment to node \"AUD_DACDAT\"" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "AUD_DACDAT" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530517283060 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "AUD_DACLRCK " "Ignored I/O standard assignment to node \"AUD_DACLRCK\"" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530517283060 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "AUD_XCK " "Ignored I/O standard assignment to node \"AUD_XCK\"" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "AUD_XCK" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530517283060 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "CLOCK_24\[0\] " "Ignored I/O standard assignment to node \"CLOCK_24\[0\]\"" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "CLOCK_24\[0\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530517283060 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "CLOCK_24\[1\] " "Ignored I/O standard assignment to node \"CLOCK_24\[1\]\"" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "CLOCK_24\[1\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530517283060 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "CLOCK_27\[1\] " "Ignored I/O standard assignment to node \"CLOCK_27\[1\]\"" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "CLOCK_27\[1\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530517283060 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "CLOCK_50 " "Ignored I/O standard assignment to node \"CLOCK_50\"" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530517283060 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "EXT_CLOCK " "Ignored I/O standard assignment to node \"EXT_CLOCK\"" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "EXT_CLOCK" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530517283060 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[0\] " "Ignored I/O standard assignment to node \"GPIO_0\[0\]\"" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530517283060 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[10\] " "Ignored I/O standard assignment to node \"GPIO_0\[10\]\"" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530517283060 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[11\] " "Ignored I/O standard assignment to node \"GPIO_0\[11\]\"" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530517283060 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[12\] " "Ignored I/O standard assignment to node \"GPIO_0\[12\]\"" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530517283060 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[13\] " "Ignored I/O standard assignment to node \"GPIO_0\[13\]\"" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530517283060 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[14\] " "Ignored I/O standard assignment to node \"GPIO_0\[14\]\"" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530517283060 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[15\] " "Ignored I/O standard assignment to node \"GPIO_0\[15\]\"" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530517283060 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[16\] " "Ignored I/O standard assignment to node \"GPIO_0\[16\]\"" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530517283060 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[17\] " "Ignored I/O standard assignment to node \"GPIO_0\[17\]\"" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530517283060 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[18\] " "Ignored I/O standard assignment to node \"GPIO_0\[18\]\"" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530517283060 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[19\] " "Ignored I/O standard assignment to node \"GPIO_0\[19\]\"" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530517283060 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[1\] " "Ignored I/O standard assignment to node \"GPIO_0\[1\]\"" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530517283060 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[20\] " "Ignored I/O standard assignment to node \"GPIO_0\[20\]\"" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530517283060 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[21\] " "Ignored I/O standard assignment to node \"GPIO_0\[21\]\"" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530517283060 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[22\] " "Ignored I/O standard assignment to node \"GPIO_0\[22\]\"" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530517283060 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[23\] " "Ignored I/O standard assignment to node \"GPIO_0\[23\]\"" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530517283060 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[24\] " "Ignored I/O standard assignment to node \"GPIO_0\[24\]\"" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530517283060 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[25\] " "Ignored I/O standard assignment to node \"GPIO_0\[25\]\"" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530517283060 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[26\] " "Ignored I/O standard assignment to node \"GPIO_0\[26\]\"" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530517283060 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[27\] " "Ignored I/O standard assignment to node \"GPIO_0\[27\]\"" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530517283060 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[28\] " "Ignored I/O standard assignment to node \"GPIO_0\[28\]\"" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530517283060 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[29\] " "Ignored I/O standard assignment to node \"GPIO_0\[29\]\"" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530517283060 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[2\] " "Ignored I/O standard assignment to node \"GPIO_0\[2\]\"" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530517283060 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[30\] " "Ignored I/O standard assignment to node \"GPIO_0\[30\]\"" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530517283060 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[31\] " "Ignored I/O standard assignment to node \"GPIO_0\[31\]\"" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530517283060 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[32\] " "Ignored I/O standard assignment to node \"GPIO_0\[32\]\"" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530517283060 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[33\] " "Ignored I/O standard assignment to node \"GPIO_0\[33\]\"" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530517283060 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[34\] " "Ignored I/O standard assignment to node \"GPIO_0\[34\]\"" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530517283060 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[35\] " "Ignored I/O standard assignment to node \"GPIO_0\[35\]\"" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530517283060 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[3\] " "Ignored I/O standard assignment to node \"GPIO_0\[3\]\"" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530517283060 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[4\] " "Ignored I/O standard assignment to node \"GPIO_0\[4\]\"" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530517283060 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[5\] " "Ignored I/O standard assignment to node \"GPIO_0\[5\]\"" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530517283060 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[6\] " "Ignored I/O standard assignment to node \"GPIO_0\[6\]\"" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530517283060 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[7\] " "Ignored I/O standard assignment to node \"GPIO_0\[7\]\"" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530517283060 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[8\] " "Ignored I/O standard assignment to node \"GPIO_0\[8\]\"" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530517283060 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[9\] " "Ignored I/O standard assignment to node \"GPIO_0\[9\]\"" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530517283060 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[0\] " "Ignored I/O standard assignment to node \"GPIO_1\[0\]\"" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530517283060 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[10\] " "Ignored I/O standard assignment to node \"GPIO_1\[10\]\"" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530517283060 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[11\] " "Ignored I/O standard assignment to node \"GPIO_1\[11\]\"" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530517283060 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[12\] " "Ignored I/O standard assignment to node \"GPIO_1\[12\]\"" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530517283060 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[13\] " "Ignored I/O standard assignment to node \"GPIO_1\[13\]\"" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530517283060 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[14\] " "Ignored I/O standard assignment to node \"GPIO_1\[14\]\"" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530517283060 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[15\] " "Ignored I/O standard assignment to node \"GPIO_1\[15\]\"" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530517283060 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[16\] " "Ignored I/O standard assignment to node \"GPIO_1\[16\]\"" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530517283060 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[17\] " "Ignored I/O standard assignment to node \"GPIO_1\[17\]\"" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530517283060 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[18\] " "Ignored I/O standard assignment to node \"GPIO_1\[18\]\"" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530517283060 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[19\] " "Ignored I/O standard assignment to node \"GPIO_1\[19\]\"" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530517283060 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[1\] " "Ignored I/O standard assignment to node \"GPIO_1\[1\]\"" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530517283060 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[20\] " "Ignored I/O standard assignment to node \"GPIO_1\[20\]\"" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530517283060 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[21\] " "Ignored I/O standard assignment to node \"GPIO_1\[21\]\"" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530517283060 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[22\] " "Ignored I/O standard assignment to node \"GPIO_1\[22\]\"" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530517283060 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[23\] " "Ignored I/O standard assignment to node \"GPIO_1\[23\]\"" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530517283060 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[24\] " "Ignored I/O standard assignment to node \"GPIO_1\[24\]\"" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530517283060 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[25\] " "Ignored I/O standard assignment to node \"GPIO_1\[25\]\"" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530517283060 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[26\] " "Ignored I/O standard assignment to node \"GPIO_1\[26\]\"" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530517283060 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[27\] " "Ignored I/O standard assignment to node \"GPIO_1\[27\]\"" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530517283060 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[28\] " "Ignored I/O standard assignment to node \"GPIO_1\[28\]\"" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530517283060 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[29\] " "Ignored I/O standard assignment to node \"GPIO_1\[29\]\"" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530517283060 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[2\] " "Ignored I/O standard assignment to node \"GPIO_1\[2\]\"" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530517283060 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[30\] " "Ignored I/O standard assignment to node \"GPIO_1\[30\]\"" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530517283060 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[31\] " "Ignored I/O standard assignment to node \"GPIO_1\[31\]\"" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530517283060 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[32\] " "Ignored I/O standard assignment to node \"GPIO_1\[32\]\"" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530517283060 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[33\] " "Ignored I/O standard assignment to node \"GPIO_1\[33\]\"" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530517283060 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[34\] " "Ignored I/O standard assignment to node \"GPIO_1\[34\]\"" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530517283060 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[35\] " "Ignored I/O standard assignment to node \"GPIO_1\[35\]\"" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530517283060 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[3\] " "Ignored I/O standard assignment to node \"GPIO_1\[3\]\"" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530517283060 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[4\] " "Ignored I/O standard assignment to node \"GPIO_1\[4\]\"" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530517283060 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[5\] " "Ignored I/O standard assignment to node \"GPIO_1\[5\]\"" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530517283060 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[6\] " "Ignored I/O standard assignment to node \"GPIO_1\[6\]\"" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530517283060 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[7\] " "Ignored I/O standard assignment to node \"GPIO_1\[7\]\"" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530517283060 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[8\] " "Ignored I/O standard assignment to node \"GPIO_1\[8\]\"" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530517283060 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[9\] " "Ignored I/O standard assignment to node \"GPIO_1\[9\]\"" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530517283060 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "I2C_SCLK " "Ignored I/O standard assignment to node \"I2C_SCLK\"" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "I2C_SCLK" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530517283060 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "I2C_SDAT " "Ignored I/O standard assignment to node \"I2C_SDAT\"" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530517283060 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "KEY\[0\] " "Ignored I/O standard assignment to node \"KEY\[0\]\"" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530517283060 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "KEY\[1\] " "Ignored I/O standard assignment to node \"KEY\[1\]\"" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530517283060 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "PS2_CLK " "Ignored I/O standard assignment to node \"PS2_CLK\"" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530517283060 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "PS2_DAT " "Ignored I/O standard assignment to node \"PS2_DAT\"" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530517283060 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SW\[7\] " "Ignored I/O standard assignment to node \"SW\[7\]\"" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530517283060 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SW\[8\] " "Ignored I/O standard assignment to node \"SW\[8\]\"" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530517283060 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SW\[9\] " "Ignored I/O standard assignment to node \"SW\[9\]\"" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530517283060 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "TCK " "Ignored I/O standard assignment to node \"TCK\"" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "TCK" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530517283060 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "TCS " "Ignored I/O standard assignment to node \"TCS\"" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "TCS" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530517283060 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "TDI " "Ignored I/O standard assignment to node \"TDI\"" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "TDI" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530517283060 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "TDO " "Ignored I/O standard assignment to node \"TDO\"" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "TDO" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530517283060 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "UART_RXD " "Ignored I/O standard assignment to node \"UART_RXD\"" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "UART_RXD" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530517283060 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "UART_TXD " "Ignored I/O standard assignment to node \"UART_TXD\"" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "UART_TXD" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530517283060 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_B\[0\] " "Ignored I/O standard assignment to node \"VGA_B\[0\]\"" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_B\[0\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530517283060 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_B\[1\] " "Ignored I/O standard assignment to node \"VGA_B\[1\]\"" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_B\[1\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530517283060 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_B\[2\] " "Ignored I/O standard assignment to node \"VGA_B\[2\]\"" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_B\[2\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530517283060 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_B\[3\] " "Ignored I/O standard assignment to node \"VGA_B\[3\]\"" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_B\[3\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530517283060 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_G\[0\] " "Ignored I/O standard assignment to node \"VGA_G\[0\]\"" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_G\[0\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530517283060 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_G\[1\] " "Ignored I/O standard assignment to node \"VGA_G\[1\]\"" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_G\[1\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530517283060 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_G\[2\] " "Ignored I/O standard assignment to node \"VGA_G\[2\]\"" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_G\[2\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530517283060 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_G\[3\] " "Ignored I/O standard assignment to node \"VGA_G\[3\]\"" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_G\[3\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530517283060 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_HS " "Ignored I/O standard assignment to node \"VGA_HS\"" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_HS" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530517283060 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_R\[0\] " "Ignored I/O standard assignment to node \"VGA_R\[0\]\"" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_R\[0\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530517283060 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_R\[1\] " "Ignored I/O standard assignment to node \"VGA_R\[1\]\"" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_R\[1\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530517283060 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_R\[2\] " "Ignored I/O standard assignment to node \"VGA_R\[2\]\"" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_R\[2\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530517283060 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_R\[3\] " "Ignored I/O standard assignment to node \"VGA_R\[3\]\"" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_R\[3\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530517283060 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_VS " "Ignored I/O standard assignment to node \"VGA_VS\"" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_VS" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530517283060 ""}  } {  } 0 15709 "Ignored I/O standard assignments to the following nodes" 0 0 "Fitter" 0 -1 1530517283060 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCDAT " "Node \"AUD_ADCDAT\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "AUD_ADCDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1530517283066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCLRCK " "Node \"AUD_ADCLRCK\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1530517283066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_BCLK " "Node \"AUD_BCLK\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1530517283066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACDAT " "Node \"AUD_DACDAT\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "AUD_DACDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1530517283066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACLRCK " "Node \"AUD_DACLRCK\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1530517283066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_XCK " "Node \"AUD_XCK\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "AUD_XCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1530517283066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK_24\[0\] " "Node \"CLOCK_24\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "CLOCK_24\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1530517283066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK_24\[1\] " "Node \"CLOCK_24\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "CLOCK_24\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1530517283066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK_27\[0\] " "Node \"CLOCK_27\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "CLOCK_27\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1530517283066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK_27\[1\] " "Node \"CLOCK_27\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "CLOCK_27\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1530517283066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK_50 " "Node \"CLOCK_50\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1530517283066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[0\] " "Node \"DRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1530517283066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[10\] " "Node \"DRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1530517283066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[11\] " "Node \"DRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1530517283066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[1\] " "Node \"DRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1530517283066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[2\] " "Node \"DRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1530517283066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[3\] " "Node \"DRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1530517283066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[4\] " "Node \"DRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1530517283066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[5\] " "Node \"DRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1530517283066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[6\] " "Node \"DRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1530517283066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[7\] " "Node \"DRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1530517283066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[8\] " "Node \"DRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1530517283066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[9\] " "Node \"DRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1530517283066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA_0 " "Node \"DRAM_BA_0\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_BA_0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1530517283066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA_1 " "Node \"DRAM_BA_1\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_BA_1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1530517283066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CAS_N " "Node \"DRAM_CAS_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_CAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1530517283066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CKE " "Node \"DRAM_CKE\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_CKE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1530517283066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CLK " "Node \"DRAM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1530517283066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CS_N " "Node \"DRAM_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1530517283066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[0\] " "Node \"DRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1530517283066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[10\] " "Node \"DRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1530517283066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[11\] " "Node \"DRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1530517283066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[12\] " "Node \"DRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1530517283066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[13\] " "Node \"DRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1530517283066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[14\] " "Node \"DRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1530517283066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[15\] " "Node \"DRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1530517283066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[1\] " "Node \"DRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1530517283066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[2\] " "Node \"DRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1530517283066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[3\] " "Node \"DRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1530517283066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[4\] " "Node \"DRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1530517283066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[5\] " "Node \"DRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1530517283066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[6\] " "Node \"DRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1530517283066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[7\] " "Node \"DRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1530517283066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[8\] " "Node \"DRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1530517283066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[9\] " "Node \"DRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1530517283066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_LDQM " "Node \"DRAM_LDQM\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_LDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1530517283066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_RAS_N " "Node \"DRAM_RAS_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_RAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1530517283066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_UDQM " "Node \"DRAM_UDQM\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_UDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1530517283066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_WE_N " "Node \"DRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1530517283066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXT_CLOCK " "Node \"EXT_CLOCK\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "EXT_CLOCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1530517283066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[0\] " "Node \"FL_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1530517283066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[10\] " "Node \"FL_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1530517283066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[11\] " "Node \"FL_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1530517283066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[12\] " "Node \"FL_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1530517283066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[13\] " "Node \"FL_ADDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1530517283066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[14\] " "Node \"FL_ADDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1530517283066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[15\] " "Node \"FL_ADDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1530517283066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[16\] " "Node \"FL_ADDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1530517283066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[17\] " "Node \"FL_ADDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1530517283066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[18\] " "Node \"FL_ADDR\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1530517283066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[19\] " "Node \"FL_ADDR\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1530517283066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[1\] " "Node \"FL_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1530517283066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[20\] " "Node \"FL_ADDR\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1530517283066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[21\] " "Node \"FL_ADDR\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1530517283066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[2\] " "Node \"FL_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1530517283066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[3\] " "Node \"FL_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1530517283066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[4\] " "Node \"FL_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1530517283066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[5\] " "Node \"FL_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1530517283066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[6\] " "Node \"FL_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1530517283066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[7\] " "Node \"FL_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1530517283066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[8\] " "Node \"FL_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1530517283066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[9\] " "Node \"FL_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1530517283066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[0\] " "Node \"FL_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1530517283066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[1\] " "Node \"FL_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1530517283066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[2\] " "Node \"FL_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1530517283066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[3\] " "Node \"FL_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1530517283066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[4\] " "Node \"FL_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1530517283066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[5\] " "Node \"FL_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1530517283066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[6\] " "Node \"FL_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1530517283066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[7\] " "Node \"FL_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1530517283066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_OE_N " "Node \"FL_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1530517283066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_RST_N " "Node \"FL_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1530517283066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_WE_N " "Node \"FL_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1530517283066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[0\] " "Node \"GPIO_0\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1530517283066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[10\] " "Node \"GPIO_0\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1530517283066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[11\] " "Node \"GPIO_0\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1530517283066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[12\] " "Node \"GPIO_0\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1530517283066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[13\] " "Node \"GPIO_0\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1530517283066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[14\] " "Node \"GPIO_0\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1530517283066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[15\] " "Node \"GPIO_0\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1530517283066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[16\] " "Node \"GPIO_0\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1530517283066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[17\] " "Node \"GPIO_0\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1530517283066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[18\] " "Node \"GPIO_0\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1530517283066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[19\] " "Node \"GPIO_0\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1530517283066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[1\] " "Node \"GPIO_0\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1530517283066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[20\] " "Node \"GPIO_0\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1530517283066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[21\] " "Node \"GPIO_0\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1530517283066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[22\] " "Node \"GPIO_0\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1530517283066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[23\] " "Node \"GPIO_0\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1530517283066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[24\] " "Node \"GPIO_0\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1530517283066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[25\] " "Node \"GPIO_0\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1530517283066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[26\] " "Node \"GPIO_0\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1530517283066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[27\] " "Node \"GPIO_0\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1530517283066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[28\] " "Node \"GPIO_0\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1530517283066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[29\] " "Node \"GPIO_0\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1530517283066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[2\] " "Node \"GPIO_0\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1530517283066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[30\] " "Node \"GPIO_0\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1530517283066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[31\] " "Node \"GPIO_0\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1530517283066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[32\] " "Node \"GPIO_0\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1530517283066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[33\] " "Node \"GPIO_0\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1530517283066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[34\] " "Node \"GPIO_0\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1530517283066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[35\] " "Node \"GPIO_0\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1530517283066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[3\] " "Node \"GPIO_0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1530517283066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[4\] " "Node \"GPIO_0\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1530517283066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[5\] " "Node \"GPIO_0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1530517283066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[6\] " "Node \"GPIO_0\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1530517283066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[7\] " "Node \"GPIO_0\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1530517283066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[8\] " "Node \"GPIO_0\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1530517283066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[9\] " "Node \"GPIO_0\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1530517283066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[0\] " "Node \"GPIO_1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1530517283066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[10\] " "Node \"GPIO_1\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1530517283066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[11\] " "Node \"GPIO_1\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1530517283066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[12\] " "Node \"GPIO_1\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1530517283066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[13\] " "Node \"GPIO_1\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1530517283066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[14\] " "Node \"GPIO_1\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1530517283066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[15\] " "Node \"GPIO_1\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1530517283066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[16\] " "Node \"GPIO_1\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1530517283066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[17\] " "Node \"GPIO_1\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1530517283066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[18\] " "Node \"GPIO_1\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1530517283066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[19\] " "Node \"GPIO_1\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1530517283066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[1\] " "Node \"GPIO_1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1530517283066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[20\] " "Node \"GPIO_1\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1530517283066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[21\] " "Node \"GPIO_1\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1530517283066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[22\] " "Node \"GPIO_1\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1530517283066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[23\] " "Node \"GPIO_1\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1530517283066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[24\] " "Node \"GPIO_1\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1530517283066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[25\] " "Node \"GPIO_1\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1530517283066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[26\] " "Node \"GPIO_1\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1530517283066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[27\] " "Node \"GPIO_1\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1530517283066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[28\] " "Node \"GPIO_1\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1530517283066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[29\] " "Node \"GPIO_1\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1530517283066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[2\] " "Node \"GPIO_1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1530517283066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[30\] " "Node \"GPIO_1\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1530517283066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[31\] " "Node \"GPIO_1\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1530517283066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[32\] " "Node \"GPIO_1\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1530517283066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[33\] " "Node \"GPIO_1\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1530517283066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[34\] " "Node \"GPIO_1\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1530517283066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[35\] " "Node \"GPIO_1\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1530517283066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[3\] " "Node \"GPIO_1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1530517283066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[4\] " "Node \"GPIO_1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1530517283066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[5\] " "Node \"GPIO_1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1530517283066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[6\] " "Node \"GPIO_1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1530517283066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[7\] " "Node \"GPIO_1\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1530517283066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[8\] " "Node \"GPIO_1\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1530517283066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[9\] " "Node \"GPIO_1\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1530517283066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SCLK " "Node \"I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "I2C_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1530517283066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SDAT " "Node \"I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1530517283066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[0\] " "Node \"KEY\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1530517283066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[1\] " "Node \"KEY\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1530517283066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK " "Node \"PS2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1530517283066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT " "Node \"PS2_DAT\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1530517283066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[0\] " "Node \"SRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1530517283066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[10\] " "Node \"SRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1530517283066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[11\] " "Node \"SRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1530517283066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[12\] " "Node \"SRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1530517283066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[13\] " "Node \"SRAM_ADDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1530517283066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[14\] " "Node \"SRAM_ADDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1530517283066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[15\] " "Node \"SRAM_ADDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1530517283066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[16\] " "Node \"SRAM_ADDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1530517283066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[17\] " "Node \"SRAM_ADDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1530517283066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[1\] " "Node \"SRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1530517283066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[2\] " "Node \"SRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1530517283066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[3\] " "Node \"SRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1530517283066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[4\] " "Node \"SRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1530517283066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[5\] " "Node \"SRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1530517283066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[6\] " "Node \"SRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1530517283066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[7\] " "Node \"SRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1530517283066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[8\] " "Node \"SRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1530517283066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[9\] " "Node \"SRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1530517283066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_CE_N " "Node \"SRAM_CE_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_CE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1530517283066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[0\] " "Node \"SRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1530517283066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[10\] " "Node \"SRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1530517283066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[11\] " "Node \"SRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1530517283066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[12\] " "Node \"SRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1530517283066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[13\] " "Node \"SRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1530517283066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[14\] " "Node \"SRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1530517283066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[15\] " "Node \"SRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1530517283066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[1\] " "Node \"SRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1530517283066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[2\] " "Node \"SRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1530517283066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[3\] " "Node \"SRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1530517283066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[4\] " "Node \"SRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1530517283066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[5\] " "Node \"SRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1530517283066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[6\] " "Node \"SRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1530517283066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[7\] " "Node \"SRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1530517283066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[8\] " "Node \"SRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1530517283066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[9\] " "Node \"SRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1530517283066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_LB_N " "Node \"SRAM_LB_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_LB_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1530517283066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_OE_N " "Node \"SRAM_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1530517283066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_UB_N " "Node \"SRAM_UB_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_UB_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1530517283066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_WE_N " "Node \"SRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1530517283066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[7\] " "Node \"SW\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1530517283066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[8\] " "Node \"SW\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1530517283066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[9\] " "Node \"SW\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1530517283066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TCK " "Node \"TCK\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "TCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1530517283066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TCS " "Node \"TCS\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "TCS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1530517283066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TDI " "Node \"TDI\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "TDI" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1530517283066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TDO " "Node \"TDO\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "TDO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1530517283066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_RXD " "Node \"UART_RXD\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "UART_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1530517283066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_TXD " "Node \"UART_TXD\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "UART_TXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1530517283066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[0\] " "Node \"VGA_B\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_B\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1530517283066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[1\] " "Node \"VGA_B\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_B\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1530517283066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[2\] " "Node \"VGA_B\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_B\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1530517283066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[3\] " "Node \"VGA_B\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_B\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1530517283066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[0\] " "Node \"VGA_G\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_G\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1530517283066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[1\] " "Node \"VGA_G\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_G\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1530517283066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[2\] " "Node \"VGA_G\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_G\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1530517283066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[3\] " "Node \"VGA_G\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_G\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1530517283066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_HS " "Node \"VGA_HS\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1530517283066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[0\] " "Node \"VGA_R\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_R\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1530517283066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[1\] " "Node \"VGA_R\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_R\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1530517283066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[2\] " "Node \"VGA_R\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_R\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1530517283066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[3\] " "Node \"VGA_R\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_R\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1530517283066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_VS " "Node \"VGA_VS\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1530517283066 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1530517283066 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1530517283079 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1530517284054 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1530517284394 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1530517284407 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1530517286161 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1530517286161 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1530517286314 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "9 X38_Y0 X50_Y13 " "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X38_Y0 to location X50_Y13" {  } { { "loc" "" { Generic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra188684/ea773/projetofinalea773/Final/" { { 1 { 0 "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X38_Y0 to location X50_Y13"} { { 11 { 0 "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X38_Y0 to location X50_Y13"} 38 0 13 14 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1530517287809 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1530517287809 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1530517289715 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1530517289718 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1530517289718 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.84 " "Total time spent on timing analysis during the Fitter is 0.84 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1530517289743 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1530517289749 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "46 " "Found 46 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[7\] 0 " "Pin \"LEDG\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1530517289779 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[6\] 0 " "Pin \"LEDG\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1530517289779 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[5\] 0 " "Pin \"LEDG\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1530517289779 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[4\] 0 " "Pin \"LEDG\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1530517289779 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[3\] 0 " "Pin \"LEDG\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1530517289779 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[2\] 0 " "Pin \"LEDG\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1530517289779 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[1\] 0 " "Pin \"LEDG\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1530517289779 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[0\] 0 " "Pin \"LEDG\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1530517289779 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[6\] 0 " "Pin \"HEX0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1530517289779 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[5\] 0 " "Pin \"HEX0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1530517289779 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[4\] 0 " "Pin \"HEX0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1530517289779 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[3\] 0 " "Pin \"HEX0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1530517289779 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[2\] 0 " "Pin \"HEX0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1530517289779 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[1\] 0 " "Pin \"HEX0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1530517289779 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[0\] 0 " "Pin \"HEX0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1530517289779 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[6\] 0 " "Pin \"HEX1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1530517289779 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[5\] 0 " "Pin \"HEX1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1530517289779 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[4\] 0 " "Pin \"HEX1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1530517289779 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[3\] 0 " "Pin \"HEX1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1530517289779 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[2\] 0 " "Pin \"HEX1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1530517289779 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[1\] 0 " "Pin \"HEX1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1530517289779 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[0\] 0 " "Pin \"HEX1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1530517289779 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[6\] 0 " "Pin \"HEX2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1530517289779 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[5\] 0 " "Pin \"HEX2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1530517289779 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[4\] 0 " "Pin \"HEX2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1530517289779 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[3\] 0 " "Pin \"HEX2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1530517289779 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[2\] 0 " "Pin \"HEX2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1530517289779 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[1\] 0 " "Pin \"HEX2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1530517289779 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[0\] 0 " "Pin \"HEX2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1530517289779 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[6\] 0 " "Pin \"HEX3\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1530517289779 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[5\] 0 " "Pin \"HEX3\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1530517289779 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[4\] 0 " "Pin \"HEX3\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1530517289779 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[3\] 0 " "Pin \"HEX3\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1530517289779 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[2\] 0 " "Pin \"HEX3\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1530517289779 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[1\] 0 " "Pin \"HEX3\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1530517289779 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[0\] 0 " "Pin \"HEX3\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1530517289779 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[9\] 0 " "Pin \"LEDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1530517289779 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[8\] 0 " "Pin \"LEDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1530517289779 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[7\] 0 " "Pin \"LEDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1530517289779 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[6\] 0 " "Pin \"LEDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1530517289779 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[5\] 0 " "Pin \"LEDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1530517289779 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[4\] 0 " "Pin \"LEDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1530517289779 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[3\] 0 " "Pin \"LEDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1530517289779 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[2\] 0 " "Pin \"LEDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1530517289779 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[1\] 0 " "Pin \"LEDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1530517289779 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[0\] 0 " "Pin \"LEDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1530517289779 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1530517289779 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1530517290187 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1530517290237 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1530517290660 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1530517290948 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1530517290999 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1530517291001 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 343 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 343 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "444 " "Peak virtual memory: 444 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1530517291667 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul  2 04:41:31 2018 " "Processing ended: Mon Jul  2 04:41:31 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1530517291667 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1530517291667 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1530517291667 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1530517291667 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1530517293593 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 32-bit " "Running Quartus II 32-bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1530517293598 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul  2 04:41:33 2018 " "Processing started: Mon Jul  2 04:41:33 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1530517293598 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1530517293598 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Final -c Final " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Final -c Final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1530517293599 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1530517294555 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1530517294604 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "334 " "Peak virtual memory: 334 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1530517295144 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul  2 04:41:35 2018 " "Processing ended: Mon Jul  2 04:41:35 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1530517295144 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1530517295144 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1530517295144 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1530517295144 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1530517295312 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1530517296621 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 32-bit " "Running Quartus II 32-bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1530517296625 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul  2 04:41:36 2018 " "Processing started: Mon Jul  2 04:41:36 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1530517296625 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1530517296625 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Final -c Final " "Command: quartus_sta Final -c Final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1530517296625 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1530517296663 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1530517296880 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1530517296916 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1530517296916 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Final.sdc " "Synopsys Design Constraints File file not found: 'Final.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1530517297099 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1530517297099 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name KEY\[3\] KEY\[3\] " "create_clock -period 1.000 -name KEY\[3\] KEY\[3\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1530517297103 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1530517297103 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1530517297109 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1530517297137 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1530517297165 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -11.995 " "Worst-case setup slack is -11.995" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530517297175 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530517297175 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.995     -1723.985 KEY\[3\]  " "  -11.995     -1723.985 KEY\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530517297175 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1530517297175 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.445 " "Worst-case hold slack is 0.445" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530517297187 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530517297187 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.445         0.000 KEY\[3\]  " "    0.445         0.000 KEY\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530517297187 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1530517297187 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1530517297197 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1530517297205 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.469 " "Worst-case minimum pulse width slack is -1.469" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530517297214 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530517297214 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.469      -223.873 KEY\[3\]  " "   -1.469      -223.873 KEY\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530517297214 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1530517297214 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1530517297396 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1530517297397 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1530517297439 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.181 " "Worst-case setup slack is -4.181" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530517297449 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530517297449 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.181      -601.453 KEY\[3\]  " "   -4.181      -601.453 KEY\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530517297449 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1530517297449 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.215 " "Worst-case hold slack is 0.215" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530517297461 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530517297461 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 KEY\[3\]  " "    0.215         0.000 KEY\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530517297461 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1530517297461 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1530517297471 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1530517297482 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.222 " "Worst-case minimum pulse width slack is -1.222" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530517297494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530517297494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222      -183.222 KEY\[3\]  " "   -1.222      -183.222 KEY\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530517297494 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1530517297494 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1530517297675 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1530517297745 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1530517297753 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 32-bit " "Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "304 " "Peak virtual memory: 304 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1530517297907 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul  2 04:41:37 2018 " "Processing ended: Mon Jul  2 04:41:37 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1530517297907 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1530517297907 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1530517297907 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1530517297907 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1530517299932 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 32-bit " "Running Quartus II 32-bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1530517299935 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul  2 04:41:39 2018 " "Processing started: Mon Jul  2 04:41:39 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1530517299935 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1530517299935 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Final -c Final " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Final -c Final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1530517299936 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Final.vo /net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra188684/ea773/projetofinalea773/Final/simulation/modelsim/ simulation " "Generated file Final.vo in folder \"/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra188684/ea773/projetofinalea773/Final/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1530517300515 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "318 " "Peak virtual memory: 318 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1530517300628 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul  2 04:41:40 2018 " "Processing ended: Mon Jul  2 04:41:40 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1530517300628 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1530517300628 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1530517300628 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1530517300628 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 485 s " "Quartus II Full Compilation was successful. 0 errors, 485 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1530517300745 ""}
