<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.15"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>STM32F4xx_HAL_Driver: Class List</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">STM32F4xx_HAL_Driver
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.15 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">Class List</div>  </div>
</div><!--header-->
<div class="contents">
<div class="textblock">Here are the classes, structs, unions and interfaces with brief descriptions:</div><div class="directory">
<table class="directory">
<tr id="row_0_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_____c_a_n___handle_type_def.html" target="_self">__CAN_HandleTypeDef</a></td><td class="desc">CAN handle Structure definition </td></tr>
<tr id="row_1_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_____d_m_a2_d___handle_type_def.html" target="_self">__DMA2D_HandleTypeDef</a></td><td class="desc">DMA2D handle Structure definition </td></tr>
<tr id="row_2_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_____d_m_a___handle_type_def.html" target="_self">__DMA_HandleTypeDef</a></td><td class="desc">DMA handle Structure definition </td></tr>
<tr id="row_3_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_____f_m_p_i2_c___handle_type_def.html" target="_self">__FMPI2C_HandleTypeDef</a></td><td class="desc"></td></tr>
<tr id="row_4_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_____i2_s___handle_type_def.html" target="_self">__I2S_HandleTypeDef</a></td><td class="desc">I2S handle Structure definition </td></tr>
<tr id="row_5_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_____s_a_i___handle_type_def.html" target="_self">__SAI_HandleTypeDef</a></td><td class="desc"></td></tr>
<tr id="row_6_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_____s_p_i___handle_type_def.html" target="_self">__SPI_HandleTypeDef</a></td><td class="desc">SPI handle Structure definition </td></tr>
<tr id="row_7_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_a_d_c___analog_w_d_g_conf_type_def.html" target="_self">ADC_AnalogWDGConfTypeDef</a></td><td class="desc">ADC Configuration multi-mode structure definition </td></tr>
<tr id="row_8_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_a_d_c___channel_conf_type_def.html" target="_self">ADC_ChannelConfTypeDef</a></td><td class="desc">Structure definition of ADC channel for regular group </td></tr>
<tr id="row_9_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_a_d_c___handle_type_def.html" target="_self">ADC_HandleTypeDef</a></td><td class="desc">ADC handle Structure definition </td></tr>
<tr id="row_10_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_a_d_c___multi_mode_type_def.html" target="_self">ADC_MultiModeTypeDef</a></td><td class="desc">ADC Configuration multi-mode structure definition </td></tr>
<tr id="row_11_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_c_a_n___filter_type_def.html" target="_self">CAN_FilterTypeDef</a></td><td class="desc">CAN filter configuration structure definition </td></tr>
<tr id="row_12_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_c_a_n___init_type_def.html" target="_self">CAN_InitTypeDef</a></td><td class="desc">CAN init structure definition </td></tr>
<tr id="row_13_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_c_a_n___rx_header_type_def.html" target="_self">CAN_RxHeaderTypeDef</a></td><td class="desc">CAN Rx message header structure definition </td></tr>
<tr id="row_14_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_c_a_n___tx_header_type_def.html" target="_self">CAN_TxHeaderTypeDef</a></td><td class="desc">CAN Tx message header structure definition </td></tr>
<tr id="row_15_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_c_e_c___handle_type_def.html" target="_self">CEC_HandleTypeDef</a></td><td class="desc">CEC handle Structure definition </td></tr>
<tr id="row_16_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_c_r_c___handle_type_def.html" target="_self">CRC_HandleTypeDef</a></td><td class="desc"></td></tr>
<tr id="row_17_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_c_r_y_p___handle_type_def.html" target="_self">CRYP_HandleTypeDef</a></td><td class="desc">CRYP handle Structure definition </td></tr>
<tr id="row_18_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_c_r_y_p___init_type_def.html" target="_self">CRYP_InitTypeDef</a></td><td class="desc">CRYP Configuration Structure definition </td></tr>
<tr id="row_19_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_d_a_c___channel_conf_type_def.html" target="_self">DAC_ChannelConfTypeDef</a></td><td class="desc">DAC Configuration regular Channel structure definition </td></tr>
<tr id="row_20_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_d_a_c___handle_type_def.html" target="_self">DAC_HandleTypeDef</a></td><td class="desc">DAC handle Structure definition </td></tr>
<tr id="row_21_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_d_c_m_i___handle_type_def.html" target="_self">DCMI_HandleTypeDef</a></td><td class="desc">DCMI handle Structure definition </td></tr>
<tr id="row_22_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_d_c_m_i___init_type_def.html" target="_self">DCMI_InitTypeDef</a></td><td class="desc">DCMI Init structure definition </td></tr>
<tr id="row_23_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_d_f_s_d_m___channel___awd_type_def.html" target="_self">DFSDM_Channel_AwdTypeDef</a></td><td class="desc">DFSDM channel analog watchdog structure definition </td></tr>
<tr id="row_24_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_d_f_s_d_m___channel___handle_type_def.html" target="_self">DFSDM_Channel_HandleTypeDef</a></td><td class="desc">DFSDM channel handle structure definition </td></tr>
<tr id="row_25_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_d_f_s_d_m___channel___init_type_def.html" target="_self">DFSDM_Channel_InitTypeDef</a></td><td class="desc">DFSDM channel init structure definition </td></tr>
<tr id="row_26_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_d_f_s_d_m___channel___input_type_def.html" target="_self">DFSDM_Channel_InputTypeDef</a></td><td class="desc">DFSDM channel input structure definition </td></tr>
<tr id="row_27_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_d_f_s_d_m___channel___output_clock_type_def.html" target="_self">DFSDM_Channel_OutputClockTypeDef</a></td><td class="desc">DFSDM channel output clock structure definition </td></tr>
<tr id="row_28_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_d_f_s_d_m___channel___serial_interface_type_def.html" target="_self">DFSDM_Channel_SerialInterfaceTypeDef</a></td><td class="desc">DFSDM channel serial interface structure definition </td></tr>
<tr id="row_29_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_d_f_s_d_m___filter___awd_param_type_def.html" target="_self">DFSDM_Filter_AwdParamTypeDef</a></td><td class="desc">DFSDM filter analog watchdog parameters structure definition </td></tr>
<tr id="row_30_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_d_f_s_d_m___filter___filter_param_type_def.html" target="_self">DFSDM_Filter_FilterParamTypeDef</a></td><td class="desc">DFSDM filter parameters structure definition </td></tr>
<tr id="row_31_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_d_f_s_d_m___filter___handle_type_def.html" target="_self">DFSDM_Filter_HandleTypeDef</a></td><td class="desc">DFSDM filter handle structure definition </td></tr>
<tr id="row_32_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_d_f_s_d_m___filter___init_type_def.html" target="_self">DFSDM_Filter_InitTypeDef</a></td><td class="desc">DFSDM filter init structure definition </td></tr>
<tr id="row_33_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_d_f_s_d_m___filter___injected_param_type_def.html" target="_self">DFSDM_Filter_InjectedParamTypeDef</a></td><td class="desc">DFSDM filter injected conversion parameters structure definition </td></tr>
<tr id="row_34_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_d_f_s_d_m___filter___regular_param_type_def.html" target="_self">DFSDM_Filter_RegularParamTypeDef</a></td><td class="desc">DFSDM filter regular conversion parameters structure definition </td></tr>
<tr id="row_35_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_d_f_s_d_m___multi_channel_config_type_def.html" target="_self">DFSDM_MultiChannelConfigTypeDef</a></td><td class="desc">Synchronization parameters structure definition for STM32F413xx/STM32F423xx devices </td></tr>
<tr id="row_36_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_d_m_a2_d___c_l_u_t_cfg_type_def.html" target="_self">DMA2D_CLUTCfgTypeDef</a></td><td class="desc">DMA2D CLUT Structure definition </td></tr>
<tr id="row_37_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_d_m_a2_d___init_type_def.html" target="_self">DMA2D_InitTypeDef</a></td><td class="desc">DMA2D Init structure definition </td></tr>
<tr id="row_38_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_d_m_a2_d___layer_cfg_type_def.html" target="_self">DMA2D_LayerCfgTypeDef</a></td><td class="desc">DMA2D Layer structure definition </td></tr>
<tr id="row_39_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_d_m_a___base___registers.html" target="_self">DMA_Base_Registers</a></td><td class="desc"></td></tr>
<tr id="row_40_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_d_s_i___cmd_cfg_type_def.html" target="_self">DSI_CmdCfgTypeDef</a></td><td class="desc">DSI Adapted command mode configuration </td></tr>
<tr id="row_41_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_d_s_i___handle_type_def.html" target="_self">DSI_HandleTypeDef</a></td><td class="desc">DSI Handle Structure definition </td></tr>
<tr id="row_42_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_d_s_i___h_o_s_t___timeout_type_def.html" target="_self">DSI_HOST_TimeoutTypeDef</a></td><td class="desc">DSI HOST Timeouts definition </td></tr>
<tr id="row_43_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_d_s_i___l_p_cmd_type_def.html" target="_self">DSI_LPCmdTypeDef</a></td><td class="desc">DSI command transmission mode configuration </td></tr>
<tr id="row_44_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_d_s_i___p_h_y___timer_type_def.html" target="_self">DSI_PHY_TimerTypeDef</a></td><td class="desc">DSI PHY Timings definition </td></tr>
<tr id="row_45_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_d_s_i___p_l_l_init_type_def.html" target="_self">DSI_PLLInitTypeDef</a></td><td class="desc">DSI PLL Clock structure definition </td></tr>
<tr id="row_46_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_d_s_i___vid_cfg_type_def.html" target="_self">DSI_VidCfgTypeDef</a></td><td class="desc">DSI Video mode configuration </td></tr>
<tr id="row_47_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_e_t_h___d_m_a_desc_type_def.html" target="_self">ETH_DMADescTypeDef</a></td><td class="desc">ETH DMA Descriptors data structure definition </td></tr>
<tr id="row_48_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_e_t_h___d_m_a_init_type_def.html" target="_self">ETH_DMAInitTypeDef</a></td><td class="desc">ETH DMA Configuration Structure definition </td></tr>
<tr id="row_49_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_e_t_h___d_m_a_rx_frame_infos.html" target="_self">ETH_DMARxFrameInfos</a></td><td class="desc">Received Frame Informations structure definition </td></tr>
<tr id="row_50_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_e_t_h___handle_type_def.html" target="_self">ETH_HandleTypeDef</a></td><td class="desc">ETH Handle Structure definition </td></tr>
<tr id="row_51_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_e_t_h___init_type_def.html" target="_self">ETH_InitTypeDef</a></td><td class="desc">ETH Init Structure definition </td></tr>
<tr id="row_52_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_e_t_h___m_a_c_init_type_def.html" target="_self">ETH_MACInitTypeDef</a></td><td class="desc">ETH MAC Configuration Structure definition </td></tr>
<tr id="row_53_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_f_l_a_s_h___adv_o_b_program_init_type_def.html" target="_self">FLASH_AdvOBProgramInitTypeDef</a></td><td class="desc">FLASH Advanced Option Bytes Program structure definition </td></tr>
<tr id="row_54_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_f_l_a_s_h___o_b_program_init_type_def.html" target="_self">FLASH_OBProgramInitTypeDef</a></td><td class="desc">FLASH Option Bytes Program structure definition </td></tr>
<tr id="row_55_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_f_l_a_s_h___process_type_def.html" target="_self">FLASH_ProcessTypeDef</a></td><td class="desc">FLASH handle Structure definition </td></tr>
<tr id="row_56_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_f_m_c___n_a_n_d___init_type_def.html" target="_self">FMC_NAND_InitTypeDef</a></td><td class="desc">FMC NAND Configuration Structure definition </td></tr>
<tr id="row_57_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_f_m_c___n_a_n_d___p_c_c___timing_type_def.html" target="_self">FMC_NAND_PCC_TimingTypeDef</a></td><td class="desc">FMC NAND/PCCARD Timing parameters structure definition </td></tr>
<tr id="row_58_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_f_m_c___n_o_r_s_r_a_m___timing_type_def.html" target="_self">FMC_NORSRAM_TimingTypeDef</a></td><td class="desc">FMC NORSRAM Timing parameters structure definition </td></tr>
<tr id="row_59_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_f_m_c___p_c_c_a_r_d___init_type_def.html" target="_self">FMC_PCCARD_InitTypeDef</a></td><td class="desc">FMC NAND Configuration Structure definition </td></tr>
<tr id="row_60_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_f_m_c___s_d_r_a_m___command_type_def.html" target="_self">FMC_SDRAM_CommandTypeDef</a></td><td class="desc">SDRAM command parameters structure definition </td></tr>
<tr id="row_61_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_f_m_c___s_d_r_a_m___init_type_def.html" target="_self">FMC_SDRAM_InitTypeDef</a></td><td class="desc">FMC SDRAM Configuration Structure definition </td></tr>
<tr id="row_62_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_f_m_c___s_d_r_a_m___timing_type_def.html" target="_self">FMC_SDRAM_TimingTypeDef</a></td><td class="desc">FMC SDRAM Timing parameters structure definition </td></tr>
<tr id="row_63_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_f_m_p_i2_c___init_type_def.html" target="_self">FMPI2C_InitTypeDef</a></td><td class="desc"></td></tr>
<tr id="row_64_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_f_s_m_c___n_a_n_d___init_type_def.html" target="_self">FSMC_NAND_InitTypeDef</a></td><td class="desc">FSMC NAND Configuration Structure definition </td></tr>
<tr id="row_65_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_f_s_m_c___n_a_n_d___p_c_c___timing_type_def.html" target="_self">FSMC_NAND_PCC_TimingTypeDef</a></td><td class="desc">FSMC NAND/PCCARD Timing parameters structure definition </td></tr>
<tr id="row_66_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_f_s_m_c___n_o_r_s_r_a_m___timing_type_def.html" target="_self">FSMC_NORSRAM_TimingTypeDef</a></td><td class="desc">FSMC NORSRAM Timing parameters structure definition </td></tr>
<tr id="row_67_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_f_s_m_c___p_c_c_a_r_d___init_type_def.html" target="_self">FSMC_PCCARD_InitTypeDef</a></td><td class="desc">FSMC NAND Configuration Structure definition </td></tr>
<tr id="row_68_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_h_a_l___m_m_c___card_c_i_d_type_def.html" target="_self">HAL_MMC_CardCIDTypeDef</a></td><td class="desc"></td></tr>
<tr id="row_69_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_h_a_l___m_m_c___card_c_s_d_type_def.html" target="_self">HAL_MMC_CardCSDTypeDef</a></td><td class="desc"></td></tr>
<tr id="row_70_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_h_a_l___m_m_c___card_info_type_def.html" target="_self">HAL_MMC_CardInfoTypeDef</a></td><td class="desc">MMC Card Information Structure definition </td></tr>
<tr id="row_71_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_h_a_l___m_m_c___card_status_type_def.html" target="_self">HAL_MMC_CardStatusTypeDef</a></td><td class="desc"></td></tr>
<tr id="row_72_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_h_a_l___s_d___card_c_i_d_type_def.html" target="_self">HAL_SD_CardCIDTypeDef</a></td><td class="desc"></td></tr>
<tr id="row_73_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_h_a_l___s_d___card_c_s_d_type_def.html" target="_self">HAL_SD_CardCSDTypeDef</a></td><td class="desc"></td></tr>
<tr id="row_74_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_h_a_l___s_d___card_info_type_def.html" target="_self">HAL_SD_CardInfoTypeDef</a></td><td class="desc">SD Card Information Structure definition </td></tr>
<tr id="row_75_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_h_a_l___s_d___card_status_type_def.html" target="_self">HAL_SD_CardStatusTypeDef</a></td><td class="desc"></td></tr>
<tr id="row_76_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_h_a_s_h___handle_type_def.html" target="_self">HASH_HandleTypeDef</a></td><td class="desc"></td></tr>
<tr id="row_77_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_h_c_d___handle_type_def.html" target="_self">HCD_HandleTypeDef</a></td><td class="desc"></td></tr>
<tr id="row_78_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_i2_c___handle_type_def.html" target="_self">I2C_HandleTypeDef</a></td><td class="desc">I2C handle Structure definition </td></tr>
<tr id="row_79_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_i_r_d_a___handle_type_def.html" target="_self">IRDA_HandleTypeDef</a></td><td class="desc">IRDA handle Structure definition </td></tr>
<tr id="row_80_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_i_w_d_g___handle_type_def.html" target="_self">IWDG_HandleTypeDef</a></td><td class="desc">IWDG Handle Structure definition </td></tr>
<tr id="row_81_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_l_l___a_d_c___common_init_type_def.html" target="_self">LL_ADC_CommonInitTypeDef</a></td><td class="desc">Structure definition of some features of ADC common parameters and multimode (all ADC instances belonging to the same ADC common instance) </td></tr>
<tr id="row_82_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_l_l___a_d_c___init_type_def.html" target="_self">LL_ADC_InitTypeDef</a></td><td class="desc">Structure definition of some features of ADC instance </td></tr>
<tr id="row_83_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_l_l___a_d_c___i_n_j___init_type_def.html" target="_self">LL_ADC_INJ_InitTypeDef</a></td><td class="desc">Structure definition of some features of ADC group injected </td></tr>
<tr id="row_84_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_l_l___a_d_c___r_e_g___init_type_def.html" target="_self">LL_ADC_REG_InitTypeDef</a></td><td class="desc">Structure definition of some features of ADC group regular </td></tr>
<tr id="row_85_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_l_l___d_a_c___init_type_def.html" target="_self">LL_DAC_InitTypeDef</a></td><td class="desc">Structure definition of some features of DAC instance </td></tr>
<tr id="row_86_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_l_l___d_m_a2_d___color_type_def.html" target="_self">LL_DMA2D_ColorTypeDef</a></td><td class="desc">LL DMA2D Output Color Structure Definition </td></tr>
<tr id="row_87_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_l_l___d_m_a2_d___init_type_def.html" target="_self">LL_DMA2D_InitTypeDef</a></td><td class="desc">LL DMA2D Init Structure Definition </td></tr>
<tr id="row_88_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_l_l___d_m_a2_d___layer_cfg_type_def.html" target="_self">LL_DMA2D_LayerCfgTypeDef</a></td><td class="desc">LL DMA2D Layer Configuration Structure Definition </td></tr>
<tr id="row_89_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_l_l___d_m_a___init_type_def.html" target="_self">LL_DMA_InitTypeDef</a></td><td class="desc"></td></tr>
<tr id="row_90_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_l_l___e_x_t_i___init_type_def.html" target="_self">LL_EXTI_InitTypeDef</a></td><td class="desc"></td></tr>
<tr id="row_91_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_l_l___g_p_i_o___init_type_def.html" target="_self">LL_GPIO_InitTypeDef</a></td><td class="desc">LL GPIO Init Structure definition </td></tr>
<tr id="row_92_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_l_l___i2_c___init_type_def.html" target="_self">LL_I2C_InitTypeDef</a></td><td class="desc"></td></tr>
<tr id="row_93_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_l_l___i2_s___init_type_def.html" target="_self">LL_I2S_InitTypeDef</a></td><td class="desc">I2S Init structure definition </td></tr>
<tr id="row_94_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_l_l___l_p_t_i_m___init_type_def.html" target="_self">LL_LPTIM_InitTypeDef</a></td><td class="desc">LPTIM Init structure definition </td></tr>
<tr id="row_95_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_l_l___r_c_c___clocks_type_def.html" target="_self">LL_RCC_ClocksTypeDef</a></td><td class="desc">RCC Clocks Frequency Structure </td></tr>
<tr id="row_96_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_l_l___r_t_c___alarm_type_def.html" target="_self">LL_RTC_AlarmTypeDef</a></td><td class="desc">RTC Alarm structure definition </td></tr>
<tr id="row_97_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_l_l___r_t_c___date_type_def.html" target="_self">LL_RTC_DateTypeDef</a></td><td class="desc">RTC Date structure definition </td></tr>
<tr id="row_98_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_l_l___r_t_c___init_type_def.html" target="_self">LL_RTC_InitTypeDef</a></td><td class="desc">RTC Init structures definition </td></tr>
<tr id="row_99_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_l_l___r_t_c___time_type_def.html" target="_self">LL_RTC_TimeTypeDef</a></td><td class="desc">RTC Time structure definition </td></tr>
<tr id="row_100_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_l_l___s_p_i___init_type_def.html" target="_self">LL_SPI_InitTypeDef</a></td><td class="desc">SPI Init structures definition </td></tr>
<tr id="row_101_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_l_l___t_i_m___b_d_t_r___init_type_def.html" target="_self">LL_TIM_BDTR_InitTypeDef</a></td><td class="desc">BDTR (Break and Dead Time) structure definition </td></tr>
<tr id="row_102_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_l_l___t_i_m___e_n_c_o_d_e_r___init_type_def.html" target="_self">LL_TIM_ENCODER_InitTypeDef</a></td><td class="desc">TIM Encoder interface configuration structure definition </td></tr>
<tr id="row_103_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_l_l___t_i_m___h_a_l_l_s_e_n_s_o_r___init_type_def.html" target="_self">LL_TIM_HALLSENSOR_InitTypeDef</a></td><td class="desc">TIM Hall sensor interface configuration structure definition </td></tr>
<tr id="row_104_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_l_l___t_i_m___i_c___init_type_def.html" target="_self">LL_TIM_IC_InitTypeDef</a></td><td class="desc">TIM Input Capture configuration structure definition </td></tr>
<tr id="row_105_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_l_l___t_i_m___init_type_def.html" target="_self">LL_TIM_InitTypeDef</a></td><td class="desc">TIM Time Base configuration structure definition </td></tr>
<tr id="row_106_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_l_l___t_i_m___o_c___init_type_def.html" target="_self">LL_TIM_OC_InitTypeDef</a></td><td class="desc">TIM Output Compare configuration structure definition </td></tr>
<tr id="row_107_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_l_l___u_s_a_r_t___clock_init_type_def.html" target="_self">LL_USART_ClockInitTypeDef</a></td><td class="desc">LL USART Clock Init Structure definition </td></tr>
<tr id="row_108_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_l_l___u_s_a_r_t___init_type_def.html" target="_self">LL_USART_InitTypeDef</a></td><td class="desc">LL USART Init Structure definition </td></tr>
<tr id="row_109_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_l_l___u_t_i_l_s___clk_init_type_def.html" target="_self">LL_UTILS_ClkInitTypeDef</a></td><td class="desc">UTILS System, AHB and APB buses clock configuration structure definition </td></tr>
<tr id="row_110_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_l_l___u_t_i_l_s___p_l_l_init_type_def.html" target="_self">LL_UTILS_PLLInitTypeDef</a></td><td class="desc">UTILS PLL structure definition </td></tr>
<tr id="row_111_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_l_p_t_i_m___handle_type_def.html" target="_self">LPTIM_HandleTypeDef</a></td><td class="desc">LPTIM handle Structure definition </td></tr>
<tr id="row_112_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_l_p_t_i_m___init_type_def.html" target="_self">LPTIM_InitTypeDef</a></td><td class="desc">LPTIM Initialization Structure definition </td></tr>
<tr id="row_113_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_l_p_t_i_m___trigger_config_type_def.html" target="_self">LPTIM_TriggerConfigTypeDef</a></td><td class="desc">LPTIM Trigger configuration definition </td></tr>
<tr id="row_114_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_l_p_t_i_m___u_l_p_clock_config_type_def.html" target="_self">LPTIM_ULPClockConfigTypeDef</a></td><td class="desc">LPTIM Clock configuration definition </td></tr>
<tr id="row_115_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_l_t_d_c___handle_type_def.html" target="_self">LTDC_HandleTypeDef</a></td><td class="desc">LTDC handle Structure definition </td></tr>
<tr id="row_116_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_l_t_d_c___init_type_def.html" target="_self">LTDC_InitTypeDef</a></td><td class="desc">LTDC Init structure definition </td></tr>
<tr id="row_117_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_l_t_d_c___layer_cfg_type_def.html" target="_self">LTDC_LayerCfgTypeDef</a></td><td class="desc">LTDC Layer structure definition </td></tr>
<tr id="row_118_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_m_m_c___handle_type_def.html" target="_self">MMC_HandleTypeDef</a></td><td class="desc">MMC handle Structure definition </td></tr>
<tr id="row_119_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_n_a_n_d___address_type_def.html" target="_self">NAND_AddressTypeDef</a></td><td class="desc">NAND Memory address Structure definition </td></tr>
<tr id="row_120_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_n_a_n_d___device_config_type_def.html" target="_self">NAND_DeviceConfigTypeDef</a></td><td class="desc">NAND Memory info Structure definition </td></tr>
<tr id="row_121_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_n_a_n_d___handle_type_def.html" target="_self">NAND_HandleTypeDef</a></td><td class="desc">NAND handle Structure definition </td></tr>
<tr id="row_122_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_n_a_n_d___i_d_type_def.html" target="_self">NAND_IDTypeDef</a></td><td class="desc">NAND Memory electronic signature Structure definition </td></tr>
<tr id="row_123_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_n_o_r___c_f_i_type_def.html" target="_self">NOR_CFITypeDef</a></td><td class="desc">FMC NOR CFI typedef </td></tr>
<tr id="row_124_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_n_o_r___handle_type_def.html" target="_self">NOR_HandleTypeDef</a></td><td class="desc">NOR handle Structure definition </td></tr>
<tr id="row_125_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_n_o_r___i_d_type_def.html" target="_self">NOR_IDTypeDef</a></td><td class="desc">FMC NOR ID typedef </td></tr>
<tr id="row_126_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_p_c_c_a_r_d___handle_type_def.html" target="_self">PCCARD_HandleTypeDef</a></td><td class="desc">FMC_PCCARD handle Structure definition </td></tr>
<tr id="row_127_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_p_c_d___handle_type_def.html" target="_self">PCD_HandleTypeDef</a></td><td class="desc">PCD Handle Structure definition </td></tr>
<tr id="row_128_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_q_s_p_i___auto_polling_type_def.html" target="_self">QSPI_AutoPollingTypeDef</a></td><td class="desc">QSPI Auto Polling mode configuration structure definition </td></tr>
<tr id="row_129_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_q_s_p_i___command_type_def.html" target="_self">QSPI_CommandTypeDef</a></td><td class="desc">QSPI Command structure definition </td></tr>
<tr id="row_130_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_q_s_p_i___handle_type_def.html" target="_self">QSPI_HandleTypeDef</a></td><td class="desc">QSPI Handle Structure definition </td></tr>
<tr id="row_131_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_q_s_p_i___memory_mapped_type_def.html" target="_self">QSPI_MemoryMappedTypeDef</a></td><td class="desc">QSPI Memory Mapped mode configuration structure definition </td></tr>
<tr id="row_132_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_r_c_c___clk_init_type_def.html" target="_self">RCC_ClkInitTypeDef</a></td><td class="desc">RCC System, AHB and APB busses clock configuration structure definition </td></tr>
<tr id="row_133_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_r_c_c___periph_c_l_k_init_type_def.html" target="_self">RCC_PeriphCLKInitTypeDef</a></td><td class="desc">RCC extended clocks structure definition </td></tr>
<tr id="row_134_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_r_c_c___p_l_l_i2_s_init_type_def.html" target="_self">RCC_PLLI2SInitTypeDef</a></td><td class="desc">PLLI2S Clock structure definition </td></tr>
<tr id="row_135_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_r_c_c___p_l_l_s_a_i_init_type_def.html" target="_self">RCC_PLLSAIInitTypeDef</a></td><td class="desc">PLLSAI Clock structure definition </td></tr>
<tr id="row_136_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_r_n_g___handle_type_def.html" target="_self">RNG_HandleTypeDef</a></td><td class="desc"></td></tr>
<tr id="row_137_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_r_t_c___alarm_type_def.html" target="_self">RTC_AlarmTypeDef</a></td><td class="desc">RTC Alarm structure definition </td></tr>
<tr id="row_138_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_r_t_c___date_type_def.html" target="_self">RTC_DateTypeDef</a></td><td class="desc">RTC Date structure definition </td></tr>
<tr id="row_139_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_r_t_c___handle_type_def.html" target="_self">RTC_HandleTypeDef</a></td><td class="desc">RTC Handle Structure definition </td></tr>
<tr id="row_140_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_r_t_c___init_type_def.html" target="_self">RTC_InitTypeDef</a></td><td class="desc">RTC Configuration Structure definition </td></tr>
<tr id="row_141_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_r_t_c___time_type_def.html" target="_self">RTC_TimeTypeDef</a></td><td class="desc">RTC Time structure definition </td></tr>
<tr id="row_142_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_a_i___frame_init_type_def.html" target="_self">SAI_FrameInitTypeDef</a></td><td class="desc"></td></tr>
<tr id="row_143_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_a_i___init_type_def.html" target="_self">SAI_InitTypeDef</a></td><td class="desc"></td></tr>
<tr id="row_144_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_a_i___slot_init_type_def.html" target="_self">SAI_SlotInitTypeDef</a></td><td class="desc"></td></tr>
<tr id="row_145_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_d___handle_type_def.html" target="_self">SD_HandleTypeDef</a></td><td class="desc">SD handle Structure definition </td></tr>
<tr id="row_146_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_d_i_o___cmd_init_type_def.html" target="_self">SDIO_CmdInitTypeDef</a></td><td class="desc">SDMMC Command Control structure </td></tr>
<tr id="row_147_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_d_i_o___data_init_type_def.html" target="_self">SDIO_DataInitTypeDef</a></td><td class="desc">SDMMC Data Control structure </td></tr>
<tr id="row_148_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_d_r_a_m___handle_type_def.html" target="_self">SDRAM_HandleTypeDef</a></td><td class="desc">SDRAM handle Structure definition </td></tr>
<tr id="row_149_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_m_a_r_t_c_a_r_d___handle_type_def.html" target="_self">SMARTCARD_HandleTypeDef</a></td><td class="desc">SMARTCARD handle Structure definition </td></tr>
<tr id="row_150_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_p_d_i_f_r_x___handle_type_def.html" target="_self">SPDIFRX_HandleTypeDef</a></td><td class="desc">SPDIFRX handle Structure definition </td></tr>
<tr id="row_151_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_p_d_i_f_r_x___set_data_format_type_def.html" target="_self">SPDIFRX_SetDataFormatTypeDef</a></td><td class="desc">SPDIFRX SetDataFormat structure definition </td></tr>
<tr id="row_152_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_r_a_m___handle_type_def.html" target="_self">SRAM_HandleTypeDef</a></td><td class="desc">SRAM handle Structure definition </td></tr>
<tr id="row_153_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_t_i_m___break_dead_time_config_type_def.html" target="_self">TIM_BreakDeadTimeConfigTypeDef</a></td><td class="desc">TIM Break and Dead time configuration Structure definition </td></tr>
<tr id="row_154_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_t_i_m___clear_input_config_type_def.html" target="_self">TIM_ClearInputConfigTypeDef</a></td><td class="desc">Clear Input Configuration Handle Structure definition </td></tr>
<tr id="row_155_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_t_i_m___clock_config_type_def.html" target="_self">TIM_ClockConfigTypeDef</a></td><td class="desc">Clock Configuration Handle Structure definition </td></tr>
<tr id="row_156_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_t_i_m___encoder___init_type_def.html" target="_self">TIM_Encoder_InitTypeDef</a></td><td class="desc">TIM Encoder Configuration Structure definition </td></tr>
<tr id="row_157_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_t_i_m___handle_type_def.html" target="_self">TIM_HandleTypeDef</a></td><td class="desc">TIM Time Base Handle Structure definition </td></tr>
<tr id="row_158_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_t_i_m___i_c___init_type_def.html" target="_self">TIM_IC_InitTypeDef</a></td><td class="desc">TIM Input Capture Configuration Structure definition </td></tr>
<tr id="row_159_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_t_i_m___master_config_type_def.html" target="_self">TIM_MasterConfigTypeDef</a></td><td class="desc">TIM Master configuration Structure definition </td></tr>
<tr id="row_160_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_t_i_m___o_c___init_type_def.html" target="_self">TIM_OC_InitTypeDef</a></td><td class="desc">TIM Output Compare Configuration Structure definition </td></tr>
<tr id="row_161_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_t_i_m___one_pulse___init_type_def.html" target="_self">TIM_OnePulse_InitTypeDef</a></td><td class="desc">TIM One Pulse Mode Configuration Structure definition </td></tr>
<tr id="row_162_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_t_i_m___slave_config_type_def.html" target="_self">TIM_SlaveConfigTypeDef</a></td><td class="desc">TIM Slave configuration Structure definition </td></tr>
<tr id="row_163_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_u_a_r_t___handle_type_def.html" target="_self">UART_HandleTypeDef</a></td><td class="desc">UART handle Structure definition </td></tr>
<tr id="row_164_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_u_s_a_r_t___handle_type_def.html" target="_self">USART_HandleTypeDef</a></td><td class="desc">USART handle Structure definition </td></tr>
<tr id="row_165_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_u_s_b___o_t_g___cfg_type_def.html" target="_self">USB_OTG_CfgTypeDef</a></td><td class="desc">PCD Initialization Structure definition </td></tr>
<tr id="row_166_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_u_s_b___o_t_g___e_p_type_def.html" target="_self">USB_OTG_EPTypeDef</a></td><td class="desc">OTG End Point Initialization Structure definition </td></tr>
<tr id="row_167_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_u_s_b___o_t_g___h_c_type_def.html" target="_self">USB_OTG_HCTypeDef</a></td><td class="desc">OTG HC Initialization Structure definition </td></tr>
<tr id="row_168_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_w_w_d_g___handle_type_def.html" target="_self">WWDG_HandleTypeDef</a></td><td class="desc">WWDG handle Structure definition </td></tr>
</table>
</div><!-- directory -->
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.15
</small></address>
</body>
</html>
