// Seed: 2647919581
module module_0;
  logic id_1;
  ;
  assign module_1.id_2 = 0;
  always id_1 = -1;
  tri0 id_2, id_3, id_4;
  assign id_3 = 1;
endmodule
module module_1 ();
  wire id_1;
  supply1 id_2;
  logic id_3 = 1;
  assign id_2 = id_1 < ~id_2;
  module_0 modCall_1 ();
  parameter id_4 = 1;
endmodule
module module_2 #(
    parameter id_7 = 32'd25
) (
    output wire id_0,
    output tri id_1,
    input supply0 id_2,
    output uwire id_3,
    input wor id_4[-1 : id_7],
    output tri id_5,
    input tri id_6,
    input tri0 _id_7,
    output supply1 id_8,
    input uwire id_9
);
  logic id_11;
  ;
  logic id_12;
  module_0 modCall_1 ();
  assign modCall_1.id_4 = 0;
  wire [{  1  {  -1  }  } : 1] id_13;
endmodule
