<stg><name>dut</name>


<trans_list>

<trans id="101" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="102" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="103" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="104" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="105" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="106" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="107" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="9" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
ap_uint.exit56_ifconv:6  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %strm_out_V_V, i32 10000000)

]]></Node>
<StgValue><ssdm name="write_ln22"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="10" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
ap_uint.exit56_ifconv:7  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %strm_out_V_V, i32 100)

]]></Node>
<StgValue><ssdm name="write_ln23"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="11" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="128" op_0_bw="128" op_1_bw="32">
<![CDATA[
ap_uint.exit56_ifconv:3  %call_ret = call fastcc { double, double } @monte_carlo_both_pri()

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>

<operation id="12" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
ap_uint.exit56_ifconv:8  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %strm_out_V_V, i32 100)

]]></Node>
<StgValue><ssdm name="write_ln24"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="13" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="128" op_0_bw="128" op_1_bw="32">
<![CDATA[
ap_uint.exit56_ifconv:3  %call_ret = call fastcc { double, double } @monte_carlo_both_pri()

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>

<operation id="14" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="64" op_0_bw="128">
<![CDATA[
ap_uint.exit56_ifconv:4  %result_call = extractvalue { double, double } %call_ret, 0

]]></Node>
<StgValue><ssdm name="result_call"/></StgValue>
</operation>

<operation id="15" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="64" op_0_bw="128">
<![CDATA[
ap_uint.exit56_ifconv:5  %result_put = extractvalue { double, double } %call_ret, 1

]]></Node>
<StgValue><ssdm name="result_put"/></StgValue>
</operation>

<operation id="16" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
ap_uint.exit56_ifconv:9  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %strm_out_V_V, i32 0)

]]></Node>
<StgValue><ssdm name="write_ln25"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="17" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
ap_uint.exit56_ifconv:10  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %strm_out_V_V, i32 0)

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>

<operation id="18" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="64" op_0_bw="64">
<![CDATA[
ap_uint.exit56_ifconv:12  %reg_V = bitcast double %result_call to i64

]]></Node>
<StgValue><ssdm name="reg_V"/></StgValue>
</operation>

<operation id="19" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="63" op_0_bw="64">
<![CDATA[
ap_uint.exit56_ifconv:13  %trunc_ln310 = trunc i64 %reg_V to i63

]]></Node>
<StgValue><ssdm name="trunc_ln310"/></StgValue>
</operation>

<operation id="20" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
ap_uint.exit56_ifconv:14  %p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %reg_V, i32 63)

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="21" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
ap_uint.exit56_ifconv:15  %p_Result_s_9 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %reg_V, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_s_9"/></StgValue>
</operation>

<operation id="22" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="12" op_0_bw="11">
<![CDATA[
ap_uint.exit56_ifconv:16  %exp_V = zext i11 %p_Result_s_9 to i12

]]></Node>
<StgValue><ssdm name="exp_V"/></StgValue>
</operation>

<operation id="23" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="52" op_0_bw="64">
<![CDATA[
ap_uint.exit56_ifconv:17  %trunc_ln318 = trunc i64 %reg_V to i52

]]></Node>
<StgValue><ssdm name="trunc_ln318"/></StgValue>
</operation>

<operation id="24" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="64">
<![CDATA[
ap_uint.exit56_ifconv:18  %trunc_ln331 = trunc i64 %reg_V to i32

]]></Node>
<StgValue><ssdm name="trunc_ln331"/></StgValue>
</operation>

<operation id="25" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
ap_uint.exit56_ifconv:19  %tmp = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln318)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="26" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
ap_uint.exit56_ifconv:20  %icmp_ln326 = icmp eq i63 %trunc_ln310, 0

]]></Node>
<StgValue><ssdm name="icmp_ln326"/></StgValue>
</operation>

<operation id="27" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
ap_uint.exit56_ifconv:21  %sh_amt = sub i12 1075, %exp_V

]]></Node>
<StgValue><ssdm name="sh_amt"/></StgValue>
</operation>

<operation id="28" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="12">
<![CDATA[
ap_uint.exit56_ifconv:22  %sext_ln329 = sext i12 %sh_amt to i32

]]></Node>
<StgValue><ssdm name="sext_ln329"/></StgValue>
</operation>

<operation id="29" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
ap_uint.exit56_ifconv:23  %icmp_ln330 = icmp eq i11 %p_Result_s_9, -973

]]></Node>
<StgValue><ssdm name="icmp_ln330"/></StgValue>
</operation>

<operation id="30" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
ap_uint.exit56_ifconv:24  %icmp_ln332 = icmp sgt i12 %sh_amt, 0

]]></Node>
<StgValue><ssdm name="icmp_ln332"/></StgValue>
</operation>

<operation id="31" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
ap_uint.exit56_ifconv:25  %icmp_ln333 = icmp slt i12 %sh_amt, 54

]]></Node>
<StgValue><ssdm name="icmp_ln333"/></StgValue>
</operation>

<operation id="32" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="53" op_0_bw="32">
<![CDATA[
ap_uint.exit56_ifconv:32  %zext_ln334 = zext i32 %sext_ln329 to i53

]]></Node>
<StgValue><ssdm name="zext_ln334"/></StgValue>
</operation>

<operation id="33" st_id="5" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="53" op_0_bw="53" op_1_bw="53">
<![CDATA[
ap_uint.exit56_ifconv:33  %lshr_ln334 = lshr i53 %tmp, %zext_ln334

]]></Node>
<StgValue><ssdm name="lshr_ln334"/></StgValue>
</operation>

<operation id="34" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="53">
<![CDATA[
ap_uint.exit56_ifconv:34  %trunc_ln334 = trunc i53 %lshr_ln334 to i32

]]></Node>
<StgValue><ssdm name="trunc_ln334"/></StgValue>
</operation>

<operation id="35" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
ap_uint.exit56_ifconv:35  %tmp_4 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %reg_V, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="36" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
ap_uint.exit56_ifconv:36  %select_ln336 = select i1 %tmp_4, i32 -1, i32 0

]]></Node>
<StgValue><ssdm name="select_ln336"/></StgValue>
</operation>

<operation id="37" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
ap_uint.exit56_ifconv:37  %or_ln330 = or i1 %icmp_ln326, %icmp_ln330

]]></Node>
<StgValue><ssdm name="or_ln330"/></StgValue>
</operation>

<operation id="38" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
ap_uint.exit56_ifconv:38  %xor_ln330 = xor i1 %or_ln330, true

]]></Node>
<StgValue><ssdm name="xor_ln330"/></StgValue>
</operation>

<operation id="39" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
ap_uint.exit56_ifconv:39  %and_ln333 = and i1 %icmp_ln333, %xor_ln330

]]></Node>
<StgValue><ssdm name="and_ln333"/></StgValue>
</operation>

<operation id="40" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
ap_uint.exit56_ifconv:40  %and_ln333_1 = and i1 %and_ln333, %icmp_ln332

]]></Node>
<StgValue><ssdm name="and_ln333_1"/></StgValue>
</operation>

<operation id="41" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
ap_uint.exit56_ifconv:41  %select_ln333 = select i1 %and_ln333_1, i32 %trunc_ln334, i32 %select_ln336

]]></Node>
<StgValue><ssdm name="select_ln333"/></StgValue>
</operation>

<operation id="42" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="64">
<![CDATA[
ap_uint.exit56_ifconv:51  %reg_V_1 = bitcast double %result_put to i64

]]></Node>
<StgValue><ssdm name="reg_V_1"/></StgValue>
</operation>

<operation id="43" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="63" op_0_bw="64">
<![CDATA[
ap_uint.exit56_ifconv:52  %trunc_ln310_1 = trunc i64 %reg_V_1 to i63

]]></Node>
<StgValue><ssdm name="trunc_ln310_1"/></StgValue>
</operation>

<operation id="44" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
ap_uint.exit56_ifconv:53  %p_Result_1 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %reg_V_1, i32 63)

]]></Node>
<StgValue><ssdm name="p_Result_1"/></StgValue>
</operation>

<operation id="45" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
ap_uint.exit56_ifconv:54  %p_Result_2 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %reg_V_1, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_2"/></StgValue>
</operation>

<operation id="46" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="12" op_0_bw="11">
<![CDATA[
ap_uint.exit56_ifconv:55  %exp_V_1 = zext i11 %p_Result_2 to i12

]]></Node>
<StgValue><ssdm name="exp_V_1"/></StgValue>
</operation>

<operation id="47" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="52" op_0_bw="64">
<![CDATA[
ap_uint.exit56_ifconv:56  %trunc_ln318_1 = trunc i64 %reg_V_1 to i52

]]></Node>
<StgValue><ssdm name="trunc_ln318_1"/></StgValue>
</operation>

<operation id="48" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="64">
<![CDATA[
ap_uint.exit56_ifconv:57  %trunc_ln331_1 = trunc i64 %reg_V_1 to i32

]]></Node>
<StgValue><ssdm name="trunc_ln331_1"/></StgValue>
</operation>

<operation id="49" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
ap_uint.exit56_ifconv:58  %tmp_1 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln318_1)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="50" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
ap_uint.exit56_ifconv:59  %icmp_ln326_1 = icmp eq i63 %trunc_ln310_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln326_1"/></StgValue>
</operation>

<operation id="51" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
ap_uint.exit56_ifconv:60  %sh_amt_2 = sub i12 1075, %exp_V_1

]]></Node>
<StgValue><ssdm name="sh_amt_2"/></StgValue>
</operation>

<operation id="52" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="12">
<![CDATA[
ap_uint.exit56_ifconv:61  %sext_ln329_1 = sext i12 %sh_amt_2 to i32

]]></Node>
<StgValue><ssdm name="sext_ln329_1"/></StgValue>
</operation>

<operation id="53" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
ap_uint.exit56_ifconv:62  %icmp_ln330_1 = icmp eq i11 %p_Result_2, -973

]]></Node>
<StgValue><ssdm name="icmp_ln330_1"/></StgValue>
</operation>

<operation id="54" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
ap_uint.exit56_ifconv:63  %icmp_ln332_1 = icmp sgt i12 %sh_amt_2, 0

]]></Node>
<StgValue><ssdm name="icmp_ln332_1"/></StgValue>
</operation>

<operation id="55" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
ap_uint.exit56_ifconv:64  %icmp_ln333_1 = icmp slt i12 %sh_amt_2, 54

]]></Node>
<StgValue><ssdm name="icmp_ln333_1"/></StgValue>
</operation>

<operation id="56" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="53" op_0_bw="32">
<![CDATA[
ap_uint.exit56_ifconv:71  %zext_ln334_1 = zext i32 %sext_ln329_1 to i53

]]></Node>
<StgValue><ssdm name="zext_ln334_1"/></StgValue>
</operation>

<operation id="57" st_id="5" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="53" op_0_bw="53" op_1_bw="53">
<![CDATA[
ap_uint.exit56_ifconv:72  %lshr_ln334_1 = lshr i53 %tmp_1, %zext_ln334_1

]]></Node>
<StgValue><ssdm name="lshr_ln334_1"/></StgValue>
</operation>

<operation id="58" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="53">
<![CDATA[
ap_uint.exit56_ifconv:73  %trunc_ln334_1 = trunc i53 %lshr_ln334_1 to i32

]]></Node>
<StgValue><ssdm name="trunc_ln334_1"/></StgValue>
</operation>

<operation id="59" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
ap_uint.exit56_ifconv:74  %tmp_7 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %reg_V_1, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="60" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
ap_uint.exit56_ifconv:75  %select_ln336_1 = select i1 %tmp_7, i32 -1, i32 0

]]></Node>
<StgValue><ssdm name="select_ln336_1"/></StgValue>
</operation>

<operation id="61" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
ap_uint.exit56_ifconv:76  %or_ln330_1 = or i1 %icmp_ln326_1, %icmp_ln330_1

]]></Node>
<StgValue><ssdm name="or_ln330_1"/></StgValue>
</operation>

<operation id="62" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
ap_uint.exit56_ifconv:77  %xor_ln330_1 = xor i1 %or_ln330_1, true

]]></Node>
<StgValue><ssdm name="xor_ln330_1"/></StgValue>
</operation>

<operation id="63" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
ap_uint.exit56_ifconv:78  %and_ln333_2 = and i1 %icmp_ln333_1, %xor_ln330_1

]]></Node>
<StgValue><ssdm name="and_ln333_2"/></StgValue>
</operation>

<operation id="64" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
ap_uint.exit56_ifconv:79  %and_ln333_3 = and i1 %and_ln333_2, %icmp_ln332_1

]]></Node>
<StgValue><ssdm name="and_ln333_3"/></StgValue>
</operation>

<operation id="65" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
ap_uint.exit56_ifconv:80  %select_ln333_1 = select i1 %and_ln333_3, i32 %trunc_ln334_1, i32 %select_ln336_1

]]></Node>
<StgValue><ssdm name="select_ln333_1"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="66" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
ap_uint.exit56_ifconv:11  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %strm_out_V_V, i32 1)

]]></Node>
<StgValue><ssdm name="write_ln27"/></StgValue>
</operation>

<operation id="67" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
ap_uint.exit56_ifconv:26  %sh_amt_1 = sub i12 0, %sh_amt

]]></Node>
<StgValue><ssdm name="sh_amt_1"/></StgValue>
</operation>

<operation id="68" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="12">
<![CDATA[
ap_uint.exit56_ifconv:27  %sext_ln342 = sext i12 %sh_amt_1 to i32

]]></Node>
<StgValue><ssdm name="sext_ln342"/></StgValue>
</operation>

<operation id="69" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="7" op_0_bw="7" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
ap_uint.exit56_ifconv:28  %tmp_3 = call i7 @_ssdm_op_PartSelect.i7.i12.i32.i32(i12 %sh_amt_1, i32 5, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="70" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
ap_uint.exit56_ifconv:29  %icmp_ln343 = icmp slt i7 %tmp_3, 1

]]></Node>
<StgValue><ssdm name="icmp_ln343"/></StgValue>
</operation>

<operation id="71" st_id="6" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ap_uint.exit56_ifconv:30  %shl_ln345 = shl i32 %trunc_ln331, %sext_ln342

]]></Node>
<StgValue><ssdm name="shl_ln345"/></StgValue>
</operation>

<operation id="72" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
ap_uint.exit56_ifconv:31  %select_ln343 = select i1 %icmp_ln343, i32 %shl_ln345, i32 0

]]></Node>
<StgValue><ssdm name="select_ln343"/></StgValue>
</operation>

<operation id="73" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
ap_uint.exit56_ifconv:42  %select_ln326 = select i1 %icmp_ln326, i32 0, i32 %select_ln333

]]></Node>
<StgValue><ssdm name="select_ln326"/></StgValue>
</operation>

<operation id="74" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
ap_uint.exit56_ifconv:43  %xor_ln326 = xor i1 %icmp_ln326, true

]]></Node>
<StgValue><ssdm name="xor_ln326"/></StgValue>
</operation>

<operation id="75" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
ap_uint.exit56_ifconv:44  %and_ln330 = and i1 %icmp_ln330, %xor_ln326

]]></Node>
<StgValue><ssdm name="and_ln330"/></StgValue>
</operation>

<operation id="76" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
ap_uint.exit56_ifconv:45  %select_ln330 = select i1 %and_ln330, i32 %trunc_ln331, i32 %select_ln326

]]></Node>
<StgValue><ssdm name="select_ln330"/></StgValue>
</operation>

<operation id="77" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
ap_uint.exit56_ifconv:46  %or_ln332 = or i1 %or_ln330, %icmp_ln332

]]></Node>
<StgValue><ssdm name="or_ln332"/></StgValue>
</operation>

<operation id="78" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
ap_uint.exit56_ifconv:47  %select_ln332 = select i1 %or_ln332, i32 %select_ln330, i32 %select_ln343

]]></Node>
<StgValue><ssdm name="select_ln332"/></StgValue>
</operation>

<operation id="79" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
ap_uint.exit56_ifconv:65  %sh_amt_3 = sub i12 0, %sh_amt_2

]]></Node>
<StgValue><ssdm name="sh_amt_3"/></StgValue>
</operation>

<operation id="80" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="12">
<![CDATA[
ap_uint.exit56_ifconv:66  %sext_ln342_1 = sext i12 %sh_amt_3 to i32

]]></Node>
<StgValue><ssdm name="sext_ln342_1"/></StgValue>
</operation>

<operation id="81" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="7" op_0_bw="7" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
ap_uint.exit56_ifconv:67  %tmp_6 = call i7 @_ssdm_op_PartSelect.i7.i12.i32.i32(i12 %sh_amt_3, i32 5, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="82" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
ap_uint.exit56_ifconv:68  %icmp_ln343_1 = icmp slt i7 %tmp_6, 1

]]></Node>
<StgValue><ssdm name="icmp_ln343_1"/></StgValue>
</operation>

<operation id="83" st_id="6" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ap_uint.exit56_ifconv:69  %shl_ln345_1 = shl i32 %trunc_ln331_1, %sext_ln342_1

]]></Node>
<StgValue><ssdm name="shl_ln345_1"/></StgValue>
</operation>

<operation id="84" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
ap_uint.exit56_ifconv:70  %select_ln343_1 = select i1 %icmp_ln343_1, i32 %shl_ln345_1, i32 0

]]></Node>
<StgValue><ssdm name="select_ln343_1"/></StgValue>
</operation>

<operation id="85" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
ap_uint.exit56_ifconv:81  %select_ln326_1 = select i1 %icmp_ln326_1, i32 0, i32 %select_ln333_1

]]></Node>
<StgValue><ssdm name="select_ln326_1"/></StgValue>
</operation>

<operation id="86" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
ap_uint.exit56_ifconv:82  %xor_ln326_1 = xor i1 %icmp_ln326_1, true

]]></Node>
<StgValue><ssdm name="xor_ln326_1"/></StgValue>
</operation>

<operation id="87" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
ap_uint.exit56_ifconv:83  %and_ln330_1 = and i1 %icmp_ln330_1, %xor_ln326_1

]]></Node>
<StgValue><ssdm name="and_ln330_1"/></StgValue>
</operation>

<operation id="88" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
ap_uint.exit56_ifconv:84  %select_ln330_1 = select i1 %and_ln330_1, i32 %trunc_ln331_1, i32 %select_ln326_1

]]></Node>
<StgValue><ssdm name="select_ln330_1"/></StgValue>
</operation>

<operation id="89" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
ap_uint.exit56_ifconv:85  %or_ln332_1 = or i1 %or_ln330_1, %icmp_ln332_1

]]></Node>
<StgValue><ssdm name="or_ln332_1"/></StgValue>
</operation>

<operation id="90" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
ap_uint.exit56_ifconv:86  %select_ln332_1 = select i1 %or_ln332_1, i32 %select_ln330_1, i32 %select_ln343_1

]]></Node>
<StgValue><ssdm name="select_ln332_1"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="91" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_Result_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ap_uint.exit56_ifconv:48  %sub_ln461 = sub i32 0, %select_ln332

]]></Node>
<StgValue><ssdm name="sub_ln461"/></StgValue>
</operation>

<operation id="92" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
ap_uint.exit56_ifconv:49  %tmp_V = select i1 %p_Result_s, i32 %sub_ln461, i32 %select_ln332

]]></Node>
<StgValue><ssdm name="tmp_V"/></StgValue>
</operation>

<operation id="93" st_id="7" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
ap_uint.exit56_ifconv:50  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %strm_out_V_V, i32 %tmp_V)

]]></Node>
<StgValue><ssdm name="write_ln28"/></StgValue>
</operation>

<operation id="94" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_Result_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ap_uint.exit56_ifconv:87  %sub_ln461_1 = sub i32 0, %select_ln332_1

]]></Node>
<StgValue><ssdm name="sub_ln461_1"/></StgValue>
</operation>

<operation id="95" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
ap_uint.exit56_ifconv:88  %tmp_V_1 = select i1 %p_Result_1, i32 %sub_ln461_1, i32 %select_ln332_1

]]></Node>
<StgValue><ssdm name="tmp_V_1"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="96" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_uint.exit56_ifconv:0  %empty = call i32 (...)* @_ssdm_op_SpecInterface(i32* %strm_out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str13, i32 0, i32 0, [1 x i8]* @p_str14, [1 x i8]* @p_str15, [1 x i8]* @p_str16, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str17, [1 x i8]* @p_str18)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="97" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
ap_uint.exit56_ifconv:1  call void (...)* @_ssdm_op_SpecBitsMap(i32* %strm_out_V_V), !map !82

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="98" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
ap_uint.exit56_ifconv:2  call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @dut_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="99" st_id="8" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
ap_uint.exit56_ifconv:89  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %strm_out_V_V, i32 %tmp_V_1)

]]></Node>
<StgValue><ssdm name="write_ln29"/></StgValue>
</operation>

<operation id="100" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="0">
<![CDATA[
ap_uint.exit56_ifconv:90  ret void

]]></Node>
<StgValue><ssdm name="ret_ln30"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
