Analysis & Synthesis report for lab05
Sun Mar 28 11:11:06 2021
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for lab5_ram:ram|altsyncram:altsyncram_component|altsyncram_nuo1:auto_generated|altsyncram_29f2:altsyncram1
 17. Parameter Settings for User Entity Instance: Top-level Entity: |lab05
 18. Parameter Settings for User Entity Instance: lab5_ram:ram|altsyncram:altsyncram_component
 19. Parameter Settings for User Entity Instance: pll_lab5:p1|pll_lab5_0002:pll_lab5_inst|altera_pll:altera_pll_i
 20. altsyncram Parameter Settings by Entity Instance
 21. Port Connectivity Checks: "pll_lab5:p1"
 22. Port Connectivity Checks: "reg_rom:rom7"
 23. Port Connectivity Checks: "control_unit:ctrl"
 24. In-System Memory Content Editor Settings
 25. Post-Synthesis Netlist Statistics for Top Partition
 26. Elapsed Time Per Partition
 27. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Sun Mar 28 11:11:06 2021       ;
; Quartus Prime Version           ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                   ; lab05                                       ;
; Top-level Entity Name           ; lab05                                       ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 763                                         ;
; Total pins                      ; 1                                           ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 8,192                                       ;
; Total DSP Blocks                ; 2                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CEBA4F23C7        ;                    ;
; Top-level entity name                                                           ; lab05              ; lab05              ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                           ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                                                 ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; reg_rom.v                                                          ; yes             ; User Verilog HDL File                        ; C:/Users/gohar/OneDrive/Documents/ENGN 1640-DESKTOP-LGI5C03/sultan_and_michael_lab5/proj1/reg_rom.v                                                          ;             ;
; alu_control.v                                                      ; yes             ; User Verilog HDL File                        ; C:/Users/gohar/OneDrive/Documents/ENGN 1640-DESKTOP-LGI5C03/sultan_and_michael_lab5/proj1/alu_control.v                                                      ;             ;
; imm_gen.v                                                          ; yes             ; User Verilog HDL File                        ; C:/Users/gohar/OneDrive/Documents/ENGN 1640-DESKTOP-LGI5C03/sultan_and_michael_lab5/proj1/imm_gen.v                                                          ;             ;
; ALU.v                                                              ; yes             ; User Verilog HDL File                        ; C:/Users/gohar/OneDrive/Documents/ENGN 1640-DESKTOP-LGI5C03/sultan_and_michael_lab5/proj1/ALU.v                                                              ;             ;
; reg_file.v                                                         ; yes             ; User Verilog HDL File                        ; C:/Users/gohar/OneDrive/Documents/ENGN 1640-DESKTOP-LGI5C03/sultan_and_michael_lab5/proj1/reg_file.v                                                         ;             ;
; control_unit.v                                                     ; yes             ; User Verilog HDL File                        ; C:/Users/gohar/OneDrive/Documents/ENGN 1640-DESKTOP-LGI5C03/sultan_and_michael_lab5/proj1/control_unit.v                                                     ;             ;
; lab5_ram.v                                                         ; yes             ; User Wizard-Generated File                   ; C:/Users/gohar/OneDrive/Documents/ENGN 1640-DESKTOP-LGI5C03/sultan_and_michael_lab5/proj1/lab5_ram.v                                                         ;             ;
; factorial.v                                                        ; yes             ; User Wizard-Generated File                   ; C:/Users/gohar/OneDrive/Documents/ENGN 1640-DESKTOP-LGI5C03/sultan_and_michael_lab5/proj1/factorial.v                                                        ;             ;
; pll_lab5.v                                                         ; yes             ; User Wizard-Generated File                   ; C:/Users/gohar/OneDrive/Documents/ENGN 1640-DESKTOP-LGI5C03/sultan_and_michael_lab5/proj1/pll_lab5.v                                                         ; pll_lab5    ;
; pll_lab5/pll_lab5_0002.v                                           ; yes             ; User Verilog HDL File                        ; C:/Users/gohar/OneDrive/Documents/ENGN 1640-DESKTOP-LGI5C03/sultan_and_michael_lab5/proj1/pll_lab5/pll_lab5_0002.v                                           ; pll_lab5    ;
; lab05.v                                                            ; yes             ; User Verilog HDL File                        ; C:/Users/gohar/OneDrive/Documents/ENGN 1640-DESKTOP-LGI5C03/sultan_and_michael_lab5/proj1/lab05.v                                                            ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                                        ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                                 ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                                           ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                                        ;             ;
; aglobal201.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc                                                                                        ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                         ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altrom.inc                                                                                            ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.inc                                                                                            ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altdpram.inc                                                                                          ;             ;
; db/altsyncram_nuo1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/gohar/OneDrive/Documents/ENGN 1640-DESKTOP-LGI5C03/sultan_and_michael_lab5/proj1/db/altsyncram_nuo1.tdf                                             ;             ;
; db/altsyncram_29f2.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/gohar/OneDrive/Documents/ENGN 1640-DESKTOP-LGI5C03/sultan_and_michael_lab5/proj1/db/altsyncram_29f2.tdf                                             ;             ;
; sld_mod_ram_rom.vhd                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd                                                                                   ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                                         ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                                     ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                                        ;             ;
; altera_pll.v                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_pll.v                                                                                          ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_hub.vhd                                                                                           ; altera_sld  ;
; db/ip/sldc3a581be/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/gohar/OneDrive/Documents/ENGN 1640-DESKTOP-LGI5C03/sultan_and_michael_lab5/proj1/db/ip/sldc3a581be/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sldc3a581be/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/gohar/OneDrive/Documents/ENGN 1640-DESKTOP-LGI5C03/sultan_and_michael_lab5/proj1/db/ip/sldc3a581be/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sldc3a581be/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/gohar/OneDrive/Documents/ENGN 1640-DESKTOP-LGI5C03/sultan_and_michael_lab5/proj1/db/ip/sldc3a581be/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sldc3a581be/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/gohar/OneDrive/Documents/ENGN 1640-DESKTOP-LGI5C03/sultan_and_michael_lab5/proj1/db/ip/sldc3a581be/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sldc3a581be/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/gohar/OneDrive/Documents/ENGN 1640-DESKTOP-LGI5C03/sultan_and_michael_lab5/proj1/db/ip/sldc3a581be/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sldc3a581be/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/gohar/OneDrive/Documents/ENGN 1640-DESKTOP-LGI5C03/sultan_and_michael_lab5/proj1/db/ip/sldc3a581be/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                                      ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                  ;
+---------------------------------------------+--------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                          ;
+---------------------------------------------+--------------------------------------------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 791                                                                            ;
;                                             ;                                                                                ;
; Combinational ALUT usage for logic          ; 1071                                                                           ;
;     -- 7 input functions                    ; 68                                                                             ;
;     -- 6 input functions                    ; 312                                                                            ;
;     -- 5 input functions                    ; 300                                                                            ;
;     -- 4 input functions                    ; 168                                                                            ;
;     -- <=3 input functions                  ; 223                                                                            ;
;                                             ;                                                                                ;
; Dedicated logic registers                   ; 763                                                                            ;
;                                             ;                                                                                ;
; I/O pins                                    ; 1                                                                              ;
; Total MLAB memory bits                      ; 0                                                                              ;
; Total block memory bits                     ; 8192                                                                           ;
;                                             ;                                                                                ;
; Total DSP Blocks                            ; 2                                                                              ;
;                                             ;                                                                                ;
; Total PLLs                                  ; 3                                                                              ;
;     -- PLLs                                 ; 3                                                                              ;
;                                             ;                                                                                ;
; Maximum fan-out node                        ; pll_lab5:p1|pll_lab5_0002:pll_lab5_inst|altera_pll:altera_pll_i|outclk_wire[1] ;
; Maximum fan-out                             ; 608                                                                            ;
; Total fan-out                               ; 8330                                                                           ;
; Average fan-out                             ; 4.43                                                                           ;
+---------------------------------------------+--------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                               ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |lab05                                                                                                                                  ; 1071 (143)          ; 763 (5)                   ; 8192              ; 2          ; 1    ; 0            ; |lab05                                                                                                                                                                                                                                                                                                                                            ; lab05                             ; work         ;
;    |ALU:a1|                                                                                                                             ; 200 (200)           ; 0 (0)                     ; 0                 ; 2          ; 0    ; 0            ; |lab05|ALU:a1                                                                                                                                                                                                                                                                                                                                     ; ALU                               ; work         ;
;    |alu_control:aluctrl|                                                                                                                ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |lab05|alu_control:aluctrl                                                                                                                                                                                                                                                                                                                        ; alu_control                       ; work         ;
;    |control_unit:ctrl|                                                                                                                  ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |lab05|control_unit:ctrl                                                                                                                                                                                                                                                                                                                          ; control_unit                      ; work         ;
;    |imm_gen:ig|                                                                                                                         ; 13 (13)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |lab05|imm_gen:ig                                                                                                                                                                                                                                                                                                                                 ; imm_gen                           ; work         ;
;    |lab5_ram:ram|                                                                                                                       ; 46 (0)              ; 64 (0)                    ; 8192              ; 0          ; 0    ; 0            ; |lab05|lab5_ram:ram                                                                                                                                                                                                                                                                                                                               ; lab5_ram                          ; work         ;
;       |altsyncram:altsyncram_component|                                                                                                 ; 46 (0)              ; 64 (0)                    ; 8192              ; 0          ; 0    ; 0            ; |lab05|lab5_ram:ram|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                               ; altsyncram                        ; work         ;
;          |altsyncram_nuo1:auto_generated|                                                                                               ; 46 (0)              ; 64 (0)                    ; 8192              ; 0          ; 0    ; 0            ; |lab05|lab5_ram:ram|altsyncram:altsyncram_component|altsyncram_nuo1:auto_generated                                                                                                                                                                                                                                                                ; altsyncram_nuo1                   ; work         ;
;             |altsyncram_29f2:altsyncram1|                                                                                               ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |lab05|lab5_ram:ram|altsyncram:altsyncram_component|altsyncram_nuo1:auto_generated|altsyncram_29f2:altsyncram1                                                                                                                                                                                                                                    ; altsyncram_29f2                   ; work         ;
;             |sld_mod_ram_rom:mgl_prim2|                                                                                                 ; 46 (30)             ; 64 (55)                   ; 0                 ; 0          ; 0    ; 0            ; |lab05|lab5_ram:ram|altsyncram:altsyncram_component|altsyncram_nuo1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                                                      ; sld_mod_ram_rom                   ; work         ;
;                |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                                     ; 16 (16)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |lab05|lab5_ram:ram|altsyncram:altsyncram_component|altsyncram_nuo1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                                                                   ; sld_rom_sr                        ; work         ;
;    |pll_lab5:p1|                                                                                                                        ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |lab05|pll_lab5:p1                                                                                                                                                                                                                                                                                                                                ; pll_lab5                          ; pll_lab5     ;
;       |pll_lab5_0002:pll_lab5_inst|                                                                                                     ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |lab05|pll_lab5:p1|pll_lab5_0002:pll_lab5_inst                                                                                                                                                                                                                                                                                                    ; pll_lab5_0002                     ; pll_lab5     ;
;          |altera_pll:altera_pll_i|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |lab05|pll_lab5:p1|pll_lab5_0002:pll_lab5_inst|altera_pll:altera_pll_i                                                                                                                                                                                                                                                                            ; altera_pll                        ; work         ;
;    |reg_file:rf|                                                                                                                        ; 537 (537)           ; 608 (608)                 ; 0                 ; 0          ; 0    ; 0            ; |lab05|reg_file:rf                                                                                                                                                                                                                                                                                                                                ; reg_file                          ; work         ;
;    |reg_rom:rom7|                                                                                                                       ; 25 (25)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |lab05|reg_rom:rom7                                                                                                                                                                                                                                                                                                                               ; reg_rom                           ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 98 (1)              ; 86 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |lab05|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 97 (0)              ; 86 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |lab05|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 97 (0)              ; 86 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |lab05|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 97 (1)              ; 86 (5)                    ; 0                 ; 0          ; 0    ; 0            ; |lab05|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 96 (0)              ; 81 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |lab05|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 96 (63)             ; 81 (53)                   ; 0                 ; 0          ; 0    ; 0            ; |lab05|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 14 (14)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |lab05|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 19 (19)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |lab05|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                               ; Type ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+--------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+------+------+
; lab5_ram:ram|altsyncram:altsyncram_component|altsyncram_nuo1:auto_generated|altsyncram_29f2:altsyncram1|ALTSYNCRAM ; AUTO ; True Dual Port ; 256          ; 32           ; 256          ; 32           ; 8192 ; None ;
+--------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+------+------+


+-------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary    ;
+-----------------------------------+-------------+
; Statistic                         ; Number Used ;
+-----------------------------------+-------------+
; Two Independent 18x18             ; 1           ;
; Sum of two 18x18                  ; 1           ;
; Total number of DSP blocks        ; 2           ;
;                                   ;             ;
; Fixed Point Unsigned Multiplier   ; 1           ;
; Fixed Point Mixed Sign Multiplier ; 2           ;
+-----------------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                        ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                            ; IP Include File ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |lab05|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |lab05|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |lab05|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |lab05|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |lab05|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
; Altera ; altera_pll   ; 20.1    ; N/A          ; N/A          ; |lab05|pll_lab5:p1                                                                                                                                                                                                                                                         ; pll_lab5.v      ;
; Altera ; RAM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |lab05|lab5_ram:ram                                                                                                                                                                                                                                                        ; lab5_ram.v      ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


+---------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                    ;
+-----------------------------------------+---------------------------------------------+
; Register name                           ; Reason for Removal                          ;
+-----------------------------------------+---------------------------------------------+
; reg_file:rf|file~0                      ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~20                     ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~21                     ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~22                     ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~24                     ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~31                     ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~30                     ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~29                     ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~28                     ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~18                     ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~17                     ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~15                     ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~16                     ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~14                     ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~12                     ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~19                     ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~13                     ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~11                     ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~10                     ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~9                      ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~5                      ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~6                      ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~7                      ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~8                      ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~25                     ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~23                     ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~26                     ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~27                     ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~4                      ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~1                      ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~3                      ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~2                      ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~416                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~480                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~384                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~448                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~128                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~640                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~704                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~436                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~500                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~404                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~468                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~148                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~660                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~724                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~437                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~501                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~405                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~469                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~149                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~661                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~725                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~438                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~502                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~406                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~470                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~150                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~662                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~726                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~440                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~504                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~408                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~472                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~152                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~664                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~728                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~447                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~511                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~415                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~479                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~159                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~671                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~735                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~446                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~510                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~414                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~478                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~158                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~670                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~734                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~445                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~509                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~413                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~477                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~157                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~669                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~733                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~444                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~508                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~412                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~476                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~156                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~668                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~732                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~434                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~498                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~402                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~466                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~146                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~658                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~722                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~433                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~497                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~401                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~465                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~145                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~657                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~721                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~431                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~495                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~399                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~463                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~143                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~655                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~719                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~432                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~496                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~400                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~464                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~144                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~656                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~720                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~430                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~494                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~398                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~462                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~142                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~654                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~718                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~428                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~492                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~396                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~460                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~140                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~652                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~716                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~435                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~499                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~403                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~467                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~147                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~659                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~723                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~429                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~493                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~397                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~461                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~141                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~653                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~717                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~427                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~491                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~395                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~459                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~139                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~651                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~715                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~426                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~490                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~394                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~458                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~138                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~650                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~714                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~425                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~489                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~393                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~457                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~137                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~649                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~713                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~421                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~485                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~389                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~453                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~133                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~645                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~709                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~422                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~486                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~390                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~454                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~134                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~646                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~710                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~423                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~487                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~391                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~455                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~135                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~647                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~711                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~424                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~488                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~392                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~456                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~136                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~648                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~712                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~441                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~505                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~409                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~473                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~153                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~665                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~729                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~439                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~503                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~407                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~471                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~151                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~663                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~727                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~442                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~506                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~410                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~474                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~154                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~666                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~730                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~443                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~507                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~411                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~475                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~155                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~667                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~731                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~420                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~484                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~388                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~452                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~132                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~644                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~708                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~417                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~481                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~385                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~449                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~129                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~641                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~705                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~419                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~483                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~387                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~451                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~131                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~643                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~707                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~418                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~482                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~386                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~450                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~130                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~642                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~706                    ; Stuck at GND due to stuck port clock_enable ;
; PC[0]                                   ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~352                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~320                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~96                     ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~64                     ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~512                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~372                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~340                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~116                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~84                     ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~532                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~373                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~341                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~117                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~85                     ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~533                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~374                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~342                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~118                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~86                     ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~534                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~376                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~344                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~120                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~88                     ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~536                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~383                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~351                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~127                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~95                     ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~543                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~382                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~350                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~126                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~94                     ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~542                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~381                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~349                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~125                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~93                     ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~541                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~380                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~348                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~124                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~92                     ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~540                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~370                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~338                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~114                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~82                     ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~530                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~369                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~337                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~113                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~81                     ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~529                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~367                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~335                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~111                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~79                     ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~527                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~368                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~336                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~112                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~80                     ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~528                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~366                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~334                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~110                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~78                     ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~526                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~364                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~332                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~108                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~76                     ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~524                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~371                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~339                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~115                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~83                     ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~531                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~365                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~333                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~109                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~77                     ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~525                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~363                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~331                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~107                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~75                     ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~523                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~362                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~330                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~106                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~74                     ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~522                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~361                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~329                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~105                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~73                     ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~521                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~357                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~325                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~101                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~69                     ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~517                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~358                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~326                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~102                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~70                     ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~518                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~359                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~327                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~103                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~71                     ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~519                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~360                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~328                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~104                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~72                     ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~520                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~377                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~345                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~121                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~89                     ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~537                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~375                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~343                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~119                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~87                     ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~535                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~378                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~346                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~122                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~90                     ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~538                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~379                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~347                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~123                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~91                     ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~539                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~356                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~324                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~100                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~68                     ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~516                    ; Stuck at GND due to stuck port clock_enable ;
; PC[1]                                   ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~353                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~321                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~97                     ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~65                     ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~513                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~355                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~323                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~99                     ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~67                     ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~515                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~354                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~322                    ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~98                     ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~66                     ; Stuck at GND due to stuck port clock_enable ;
; reg_file:rf|file~514                    ; Stuck at GND due to stuck port clock_enable ;
; Total Number of Removed Registers = 418 ;                                             ;
+-----------------------------------------+---------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                     ;
+----------------------+--------------------------------+-----------------------------------------------------------------------------------------+
; Register name        ; Reason for Removal             ; Registers Removed due to This Register                                                  ;
+----------------------+--------------------------------+-----------------------------------------------------------------------------------------+
; reg_file:rf|file~418 ; Stuck at GND                   ; reg_file:rf|file~352, reg_file:rf|file~320, reg_file:rf|file~96, reg_file:rf|file~64,   ;
;                      ; due to stuck port clock_enable ; reg_file:rf|file~512, reg_file:rf|file~367, reg_file:rf|file~335, reg_file:rf|file~111, ;
;                      ;                                ; reg_file:rf|file~79, reg_file:rf|file~527, reg_file:rf|file~364, reg_file:rf|file~332,  ;
;                      ;                                ; reg_file:rf|file~108, reg_file:rf|file~76, reg_file:rf|file~524, reg_file:rf|file~365,  ;
;                      ;                                ; reg_file:rf|file~333, reg_file:rf|file~109, reg_file:rf|file~77, reg_file:rf|file~525,  ;
;                      ;                                ; reg_file:rf|file~363, reg_file:rf|file~331, reg_file:rf|file~107, reg_file:rf|file~75,  ;
;                      ;                                ; reg_file:rf|file~523, reg_file:rf|file~362, reg_file:rf|file~330, reg_file:rf|file~106, ;
;                      ;                                ; reg_file:rf|file~74, reg_file:rf|file~522, reg_file:rf|file~361, reg_file:rf|file~329,  ;
;                      ;                                ; reg_file:rf|file~105, reg_file:rf|file~73, reg_file:rf|file~521, reg_file:rf|file~357,  ;
;                      ;                                ; reg_file:rf|file~325, reg_file:rf|file~101, reg_file:rf|file~69, reg_file:rf|file~517,  ;
;                      ;                                ; reg_file:rf|file~358, reg_file:rf|file~326, reg_file:rf|file~102, reg_file:rf|file~70,  ;
;                      ;                                ; reg_file:rf|file~518, reg_file:rf|file~359, reg_file:rf|file~327, reg_file:rf|file~103, ;
;                      ;                                ; reg_file:rf|file~71, reg_file:rf|file~519, reg_file:rf|file~360, reg_file:rf|file~328,  ;
;                      ;                                ; reg_file:rf|file~104, reg_file:rf|file~72, reg_file:rf|file~520, reg_file:rf|file~356,  ;
;                      ;                                ; reg_file:rf|file~324, reg_file:rf|file~100, reg_file:rf|file~68, reg_file:rf|file~516,  ;
;                      ;                                ; reg_file:rf|file~353, reg_file:rf|file~321, reg_file:rf|file~97, reg_file:rf|file~65,   ;
;                      ;                                ; reg_file:rf|file~513, reg_file:rf|file~355, reg_file:rf|file~323, reg_file:rf|file~99,  ;
;                      ;                                ; reg_file:rf|file~67, reg_file:rf|file~515                                               ;
; reg_file:rf|file~420 ; Stuck at GND                   ; reg_file:rf|file~374, reg_file:rf|file~342, reg_file:rf|file~118, reg_file:rf|file~86,  ;
;                      ; due to stuck port clock_enable ; reg_file:rf|file~534, reg_file:rf|file~376, reg_file:rf|file~344, reg_file:rf|file~120, ;
;                      ;                                ; reg_file:rf|file~88, reg_file:rf|file~536, reg_file:rf|file~383, reg_file:rf|file~351,  ;
;                      ;                                ; reg_file:rf|file~127, reg_file:rf|file~95, reg_file:rf|file~543, reg_file:rf|file~382,  ;
;                      ;                                ; reg_file:rf|file~350, reg_file:rf|file~126, reg_file:rf|file~94, reg_file:rf|file~542,  ;
;                      ;                                ; reg_file:rf|file~381, reg_file:rf|file~349, reg_file:rf|file~125, reg_file:rf|file~93,  ;
;                      ;                                ; reg_file:rf|file~541, reg_file:rf|file~380, reg_file:rf|file~348, reg_file:rf|file~124, ;
;                      ;                                ; reg_file:rf|file~92, reg_file:rf|file~540, reg_file:rf|file~377, reg_file:rf|file~345,  ;
;                      ;                                ; reg_file:rf|file~121, reg_file:rf|file~89, reg_file:rf|file~537, reg_file:rf|file~375,  ;
;                      ;                                ; reg_file:rf|file~343, reg_file:rf|file~119, reg_file:rf|file~87, reg_file:rf|file~535,  ;
;                      ;                                ; reg_file:rf|file~378, reg_file:rf|file~346, reg_file:rf|file~122, reg_file:rf|file~90,  ;
;                      ;                                ; reg_file:rf|file~538, reg_file:rf|file~379, reg_file:rf|file~347, reg_file:rf|file~123, ;
;                      ;                                ; reg_file:rf|file~91, reg_file:rf|file~539                                               ;
; reg_file:rf|file~18  ; Stuck at GND                   ; reg_file:rf|file~19, reg_file:rf|file~436, reg_file:rf|file~500, reg_file:rf|file~404,  ;
;                      ; due to stuck port clock_enable ; reg_file:rf|file~468, reg_file:rf|file~148, reg_file:rf|file~660, reg_file:rf|file~724, ;
;                      ;                                ; reg_file:rf|file~437, reg_file:rf|file~501, reg_file:rf|file~405, reg_file:rf|file~469, ;
;                      ;                                ; reg_file:rf|file~149, reg_file:rf|file~661, reg_file:rf|file~725, reg_file:rf|file~435, ;
;                      ;                                ; reg_file:rf|file~499, reg_file:rf|file~403, reg_file:rf|file~467, reg_file:rf|file~147, ;
;                      ;                                ; reg_file:rf|file~659, reg_file:rf|file~723, reg_file:rf|file~372, reg_file:rf|file~340, ;
;                      ;                                ; reg_file:rf|file~116, reg_file:rf|file~84, reg_file:rf|file~532, reg_file:rf|file~373,  ;
;                      ;                                ; reg_file:rf|file~341, reg_file:rf|file~117, reg_file:rf|file~85, reg_file:rf|file~533,  ;
;                      ;                                ; reg_file:rf|file~371, reg_file:rf|file~339, reg_file:rf|file~115, reg_file:rf|file~83,  ;
;                      ;                                ; reg_file:rf|file~531                                                                    ;
; reg_file:rf|file~15  ; Stuck at GND                   ; reg_file:rf|file~16, reg_file:rf|file~433, reg_file:rf|file~497, reg_file:rf|file~401,  ;
;                      ; due to stuck port clock_enable ; reg_file:rf|file~465, reg_file:rf|file~145, reg_file:rf|file~657, reg_file:rf|file~721, ;
;                      ;                                ; reg_file:rf|file~432, reg_file:rf|file~496, reg_file:rf|file~400, reg_file:rf|file~464, ;
;                      ;                                ; reg_file:rf|file~144, reg_file:rf|file~656, reg_file:rf|file~720, reg_file:rf|file~369, ;
;                      ;                                ; reg_file:rf|file~337, reg_file:rf|file~113, reg_file:rf|file~81, reg_file:rf|file~529,  ;
;                      ;                                ; reg_file:rf|file~368, reg_file:rf|file~336, reg_file:rf|file~112, reg_file:rf|file~80,  ;
;                      ;                                ; reg_file:rf|file~528                                                                    ;
; reg_file:rf|file~17  ; Stuck at GND                   ; reg_file:rf|file~434, reg_file:rf|file~498, reg_file:rf|file~402, reg_file:rf|file~466, ;
;                      ; due to stuck port clock_enable ; reg_file:rf|file~146, reg_file:rf|file~658, reg_file:rf|file~722, reg_file:rf|file~370, ;
;                      ;                                ; reg_file:rf|file~338, reg_file:rf|file~114, reg_file:rf|file~82, reg_file:rf|file~530   ;
; reg_file:rf|file~13  ; Stuck at GND                   ; reg_file:rf|file~430, reg_file:rf|file~494, reg_file:rf|file~398, reg_file:rf|file~462, ;
;                      ; due to stuck port clock_enable ; reg_file:rf|file~142, reg_file:rf|file~654, reg_file:rf|file~718, reg_file:rf|file~366, ;
;                      ;                                ; reg_file:rf|file~334, reg_file:rf|file~110, reg_file:rf|file~78, reg_file:rf|file~526   ;
+----------------------+--------------------------------+-----------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 763   ;
; Number of registers using Synchronous Clear  ; 7     ;
; Number of registers using Synchronous Load   ; 41    ;
; Number of registers using Asynchronous Clear ; 56    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 722   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 3       ;
; Total number of inverted registers = 2                                                                                                                                                                                                                                                                                          ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |lab05|lab5_ram:ram|altsyncram:altsyncram_component|altsyncram_nuo1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[17]                                               ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |lab05|lab5_ram:ram|altsyncram:altsyncram_component|altsyncram_nuo1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |lab05|lab5_ram:ram|altsyncram:altsyncram_component|altsyncram_nuo1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |lab05|PC[6]                                                                                                                                                                    ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |lab05|lab5_ram:ram|altsyncram:altsyncram_component|altsyncram_nuo1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] ;
; 26:1               ; 4 bits    ; 68 LEs        ; 52 LEs               ; 16 LEs                 ; Yes        ; |lab05|lab5_ram:ram|altsyncram:altsyncram_component|altsyncram_nuo1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]      ;
; 3:1                ; 21 bits   ; 42 LEs        ; 42 LEs               ; 0 LEs                  ; No         ; |lab05|wd[20]                                                                                                                                                                   ;
; 3:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; No         ; |lab05|wd[10]                                                                                                                                                                   ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |lab05|ALU:a1|ShiftLeft0                                                                                                                                                        ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |lab05|ALU:a1|ShiftLeft0                                                                                                                                                        ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |lab05|ALU:a1|ShiftLeft0                                                                                                                                                        ;
; 4:1                ; 25 bits   ; 50 LEs        ; 50 LEs               ; 0 LEs                  ; No         ; |lab05|ALU:a1|ShiftLeft0                                                                                                                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |lab05|control_unit:ctrl|MemRead                                                                                                                                                ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |lab05|B[13]                                                                                                                                                                    ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |lab05|imm_gen:ig|out[3]                                                                                                                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |lab05|alu_control:aluctrl|aluopcode[1]                                                                                                                                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |lab05|alu_control:aluctrl|aluopcode[3]                                                                                                                                         ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |lab05|control_unit:ctrl|RegWrite                                                                                                                                               ;
; 7:1                ; 16 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |lab05|ALU:a1|Y                                                                                                                                                                 ;
; 10:1               ; 12 bits   ; 72 LEs        ; 72 LEs               ; 0 LEs                  ; No         ; |lab05|ALU:a1|Y                                                                                                                                                                 ;
; 13:1               ; 4 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |lab05|ALU:a1|Y                                                                                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab5_ram:ram|altsyncram:altsyncram_component|altsyncram_nuo1:auto_generated|altsyncram_29f2:altsyncram1 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |lab05 ;
+----------------+---------+--------------------------------------------+
; Parameter Name ; Value   ; Type                                       ;
+----------------+---------+--------------------------------------------+
; R              ; 0110011 ; Unsigned Binary                            ;
; I              ; 0010011 ; Unsigned Binary                            ;
; S              ; 0100011 ; Unsigned Binary                            ;
; L              ; 0000011 ; Unsigned Binary                            ;
; B_type         ; 1100011 ; Unsigned Binary                            ;
; JAL            ; 1101111 ; Unsigned Binary                            ;
; JALR           ; 1100111 ; Unsigned Binary                            ;
+----------------+---------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab5_ram:ram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------+
; Parameter Name                     ; Value                ; Type                          ;
+------------------------------------+----------------------+-------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                       ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                       ;
; WIDTH_A                            ; 32                   ; Signed Integer                ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WIDTH_B                            ; 1                    ; Untyped                       ;
; WIDTHAD_B                          ; 1                    ; Untyped                       ;
; NUMWORDS_B                         ; 1                    ; Untyped                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                       ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                       ;
; CBXI_PARAMETER                     ; altsyncram_nuo1      ; Untyped                       ;
+------------------------------------+----------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll_lab5:p1|pll_lab5_0002:pll_lab5_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+----------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                         ;
+--------------------------------------+------------------------+----------------------------------------------+
; reference_clock_frequency            ; 100.0 MHz              ; String                                       ;
; fractional_vco_multiplier            ; false                  ; String                                       ;
; pll_type                             ; General                ; String                                       ;
; pll_subtype                          ; General                ; String                                       ;
; number_of_clocks                     ; 3                      ; Signed Integer                               ;
; operation_mode                       ; direct                 ; String                                       ;
; deserialization_factor               ; 4                      ; Signed Integer                               ;
; data_rate                            ; 0                      ; Signed Integer                               ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                               ;
; output_clock_frequency0              ; 10.000000 MHz          ; String                                       ;
; phase_shift0                         ; 0 ps                   ; String                                       ;
; duty_cycle0                          ; 50                     ; Signed Integer                               ;
; output_clock_frequency1              ; 10.000000 MHz          ; String                                       ;
; phase_shift1                         ; 5556 ps                ; String                                       ;
; duty_cycle1                          ; 50                     ; Signed Integer                               ;
; output_clock_frequency2              ; 10.000000 MHz          ; String                                       ;
; phase_shift2                         ; 41667 ps               ; String                                       ;
; duty_cycle2                          ; 50                     ; Signed Integer                               ;
; output_clock_frequency3              ; 0 MHz                  ; String                                       ;
; phase_shift3                         ; 0 ps                   ; String                                       ;
; duty_cycle3                          ; 50                     ; Signed Integer                               ;
; output_clock_frequency4              ; 0 MHz                  ; String                                       ;
; phase_shift4                         ; 0 ps                   ; String                                       ;
; duty_cycle4                          ; 50                     ; Signed Integer                               ;
; output_clock_frequency5              ; 0 MHz                  ; String                                       ;
; phase_shift5                         ; 0 ps                   ; String                                       ;
; duty_cycle5                          ; 50                     ; Signed Integer                               ;
; output_clock_frequency6              ; 0 MHz                  ; String                                       ;
; phase_shift6                         ; 0 ps                   ; String                                       ;
; duty_cycle6                          ; 50                     ; Signed Integer                               ;
; output_clock_frequency7              ; 0 MHz                  ; String                                       ;
; phase_shift7                         ; 0 ps                   ; String                                       ;
; duty_cycle7                          ; 50                     ; Signed Integer                               ;
; output_clock_frequency8              ; 0 MHz                  ; String                                       ;
; phase_shift8                         ; 0 ps                   ; String                                       ;
; duty_cycle8                          ; 50                     ; Signed Integer                               ;
; output_clock_frequency9              ; 0 MHz                  ; String                                       ;
; phase_shift9                         ; 0 ps                   ; String                                       ;
; duty_cycle9                          ; 50                     ; Signed Integer                               ;
; output_clock_frequency10             ; 0 MHz                  ; String                                       ;
; phase_shift10                        ; 0 ps                   ; String                                       ;
; duty_cycle10                         ; 50                     ; Signed Integer                               ;
; output_clock_frequency11             ; 0 MHz                  ; String                                       ;
; phase_shift11                        ; 0 ps                   ; String                                       ;
; duty_cycle11                         ; 50                     ; Signed Integer                               ;
; output_clock_frequency12             ; 0 MHz                  ; String                                       ;
; phase_shift12                        ; 0 ps                   ; String                                       ;
; duty_cycle12                         ; 50                     ; Signed Integer                               ;
; output_clock_frequency13             ; 0 MHz                  ; String                                       ;
; phase_shift13                        ; 0 ps                   ; String                                       ;
; duty_cycle13                         ; 50                     ; Signed Integer                               ;
; output_clock_frequency14             ; 0 MHz                  ; String                                       ;
; phase_shift14                        ; 0 ps                   ; String                                       ;
; duty_cycle14                         ; 50                     ; Signed Integer                               ;
; output_clock_frequency15             ; 0 MHz                  ; String                                       ;
; phase_shift15                        ; 0 ps                   ; String                                       ;
; duty_cycle15                         ; 50                     ; Signed Integer                               ;
; output_clock_frequency16             ; 0 MHz                  ; String                                       ;
; phase_shift16                        ; 0 ps                   ; String                                       ;
; duty_cycle16                         ; 50                     ; Signed Integer                               ;
; output_clock_frequency17             ; 0 MHz                  ; String                                       ;
; phase_shift17                        ; 0 ps                   ; String                                       ;
; duty_cycle17                         ; 50                     ; Signed Integer                               ;
; clock_name_0                         ;                        ; String                                       ;
; clock_name_1                         ;                        ; String                                       ;
; clock_name_2                         ;                        ; String                                       ;
; clock_name_3                         ;                        ; String                                       ;
; clock_name_4                         ;                        ; String                                       ;
; clock_name_5                         ;                        ; String                                       ;
; clock_name_6                         ;                        ; String                                       ;
; clock_name_7                         ;                        ; String                                       ;
; clock_name_8                         ;                        ; String                                       ;
; clock_name_global_0                  ; false                  ; String                                       ;
; clock_name_global_1                  ; false                  ; String                                       ;
; clock_name_global_2                  ; false                  ; String                                       ;
; clock_name_global_3                  ; false                  ; String                                       ;
; clock_name_global_4                  ; false                  ; String                                       ;
; clock_name_global_5                  ; false                  ; String                                       ;
; clock_name_global_6                  ; false                  ; String                                       ;
; clock_name_global_7                  ; false                  ; String                                       ;
; clock_name_global_8                  ; false                  ; String                                       ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                               ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                               ;
; m_cnt_bypass_en                      ; false                  ; String                                       ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                       ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                               ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                               ;
; n_cnt_bypass_en                      ; false                  ; String                                       ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                       ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en0                     ; false                  ; String                                       ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                       ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en1                     ; false                  ; String                                       ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                       ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en2                     ; false                  ; String                                       ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                       ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en3                     ; false                  ; String                                       ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                       ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en4                     ; false                  ; String                                       ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                       ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en5                     ; false                  ; String                                       ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                       ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en6                     ; false                  ; String                                       ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                       ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en7                     ; false                  ; String                                       ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                       ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en8                     ; false                  ; String                                       ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                       ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en9                     ; false                  ; String                                       ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                       ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en10                    ; false                  ; String                                       ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                       ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en11                    ; false                  ; String                                       ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                       ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en12                    ; false                  ; String                                       ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                       ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en13                    ; false                  ; String                                       ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                       ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en14                    ; false                  ; String                                       ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                       ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en15                    ; false                  ; String                                       ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                       ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en16                    ; false                  ; String                                       ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                       ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en17                    ; false                  ; String                                       ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                       ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                               ;
; pll_vco_div                          ; 1                      ; Signed Integer                               ;
; pll_slf_rst                          ; false                  ; String                                       ;
; pll_bw_sel                           ; low                    ; String                                       ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                       ;
; pll_cp_current                       ; 0                      ; Signed Integer                               ;
; pll_bwctrl                           ; 0                      ; Signed Integer                               ;
; pll_fractional_division              ; 1                      ; Signed Integer                               ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                               ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                       ;
; mimic_fbclk_type                     ; gclk                   ; String                                       ;
; pll_fbclk_mux_1                      ; glb                    ; String                                       ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                       ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                       ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                               ;
; refclk1_frequency                    ; 0 MHz                  ; String                                       ;
; pll_clkin_0_src                      ; clk_0                  ; String                                       ;
; pll_clkin_1_src                      ; clk_0                  ; String                                       ;
; pll_clk_loss_sw_en                   ; false                  ; String                                       ;
; pll_auto_clk_sw_en                   ; false                  ; String                                       ;
; pll_manu_clk_sw_en                   ; false                  ; String                                       ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                               ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                       ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                       ;
+--------------------------------------+------------------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                         ;
+-------------------------------------------+----------------------------------------------+
; Name                                      ; Value                                        ;
+-------------------------------------------+----------------------------------------------+
; Number of entity instances                ; 1                                            ;
; Entity Instance                           ; lab5_ram:ram|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                  ;
;     -- WIDTH_A                            ; 32                                           ;
;     -- NUMWORDS_A                         ; 256                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                 ;
;     -- WIDTH_B                            ; 1                                            ;
;     -- NUMWORDS_B                         ; 1                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                    ;
+-------------------------------------------+----------------------------------------------+


+-----------------------------------------+
; Port Connectivity Checks: "pll_lab5:p1" ;
+------+-------+----------+---------------+
; Port ; Type  ; Severity ; Details       ;
+------+-------+----------+---------------+
; rst  ; Input ; Info     ; Stuck at GND  ;
+------+-------+----------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "reg_rom:rom7"                                                                                                                                                                   ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                          ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; addr ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (5 bits) it drives.  The 3 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "control_unit:ctrl"                                                                                       ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; J    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; JR   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; In-System Memory Content Editor Settings                                                                                                ;
+----------------+-------------+-------+-------+------------+-----------------------------------------------------------------------------+
; Instance Index ; Instance ID ; Width ; Depth ; Mode       ; Hierarchy Location                                                          ;
+----------------+-------------+-------+-------+------------+-----------------------------------------------------------------------------+
; 0              ; ram         ; 32    ; 256   ; Read/Write ; lab5_ram:ram|altsyncram:altsyncram_component|altsyncram_nuo1:auto_generated ;
+----------------+-------------+-------+-------+------------+-----------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 677                         ;
;     CLR               ; 8                           ;
;     ENA               ; 617                         ;
;     ENA CLR           ; 7                           ;
;     ENA CLR SLD       ; 8                           ;
;     ENA SLD           ; 32                          ;
;     plain             ; 5                           ;
; arriav_lcell_comb     ; 972                         ;
;     arith             ; 92                          ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 13                          ;
;         2 data inputs ; 14                          ;
;         4 data inputs ; 9                           ;
;         5 data inputs ; 55                          ;
;     extend            ; 67                          ;
;         7 data inputs ; 67                          ;
;     normal            ; 813                         ;
;         2 data inputs ; 101                         ;
;         3 data inputs ; 46                          ;
;         4 data inputs ; 145                         ;
;         5 data inputs ; 225                         ;
;         6 data inputs ; 296                         ;
; arriav_mac            ; 2                           ;
; boundary_port         ; 28                          ;
; generic_pll           ; 3                           ;
; stratixv_ram_block    ; 32                          ;
;                       ;                             ;
; Max LUT depth         ; 10.10                       ;
; Average LUT depth     ; 7.34                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:05     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Sun Mar 28 11:10:20 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off lab05 -c lab05
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file reg_rom.v
    Info (12023): Found entity 1: reg_rom File: C:/Users/gohar/OneDrive/Documents/ENGN 1640-DESKTOP-LGI5C03/sultan_and_michael_lab5/proj1/reg_rom.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file alu_control.v
    Info (12023): Found entity 1: alu_control File: C:/Users/gohar/OneDrive/Documents/ENGN 1640-DESKTOP-LGI5C03/sultan_and_michael_lab5/proj1/alu_control.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file imm_gen.v
    Info (12023): Found entity 1: imm_gen File: C:/Users/gohar/OneDrive/Documents/ENGN 1640-DESKTOP-LGI5C03/sultan_and_michael_lab5/proj1/imm_gen.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file alu.v
    Info (12023): Found entity 1: ALU File: C:/Users/gohar/OneDrive/Documents/ENGN 1640-DESKTOP-LGI5C03/sultan_and_michael_lab5/proj1/ALU.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file reg_file.v
    Info (12023): Found entity 1: reg_file File: C:/Users/gohar/OneDrive/Documents/ENGN 1640-DESKTOP-LGI5C03/sultan_and_michael_lab5/proj1/reg_file.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file control_unit.v
    Info (12023): Found entity 1: control_unit File: C:/Users/gohar/OneDrive/Documents/ENGN 1640-DESKTOP-LGI5C03/sultan_and_michael_lab5/proj1/control_unit.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file testbenches/control_unit_tb.v
    Info (12023): Found entity 1: control_unit_tb File: C:/Users/gohar/OneDrive/Documents/ENGN 1640-DESKTOP-LGI5C03/sultan_and_michael_lab5/proj1/testbenches/control_unit_tb.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file testbenches/lab5_tb.v
    Info (12023): Found entity 1: lab5_tb File: C:/Users/gohar/OneDrive/Documents/ENGN 1640-DESKTOP-LGI5C03/sultan_and_michael_lab5/proj1/testbenches/lab5_tb.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file rom_lab5.v
    Info (12023): Found entity 1: rom_lab5 File: C:/Users/gohar/OneDrive/Documents/ENGN 1640-DESKTOP-LGI5C03/sultan_and_michael_lab5/proj1/rom_lab5.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file testbenches/lab05_for_test.v
    Info (12023): Found entity 1: lab05_for_test File: C:/Users/gohar/OneDrive/Documents/ENGN 1640-DESKTOP-LGI5C03/sultan_and_michael_lab5/proj1/testbenches/lab05_for_test.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file lab5_ram.v
    Info (12023): Found entity 1: lab5_ram File: C:/Users/gohar/OneDrive/Documents/ENGN 1640-DESKTOP-LGI5C03/sultan_and_michael_lab5/proj1/lab5_ram.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file rom_prog2.v
    Info (12023): Found entity 1: rom_prog2 File: C:/Users/gohar/OneDrive/Documents/ENGN 1640-DESKTOP-LGI5C03/sultan_and_michael_lab5/proj1/rom_prog2.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file load_rom.v
    Info (12023): Found entity 1: load_rom File: C:/Users/gohar/OneDrive/Documents/ENGN 1640-DESKTOP-LGI5C03/sultan_and_michael_lab5/proj1/load_rom.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file rom_branch.v
    Info (12023): Found entity 1: rom_branch File: C:/Users/gohar/OneDrive/Documents/ENGN 1640-DESKTOP-LGI5C03/sultan_and_michael_lab5/proj1/rom_branch.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file rom_jal.v
    Info (12023): Found entity 1: rom_jal File: C:/Users/gohar/OneDrive/Documents/ENGN 1640-DESKTOP-LGI5C03/sultan_and_michael_lab5/proj1/rom_jal.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file prog2_line.v
    Info (12023): Found entity 1: prog2_line File: C:/Users/gohar/OneDrive/Documents/ENGN 1640-DESKTOP-LGI5C03/sultan_and_michael_lab5/proj1/prog2_line.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file factorial.v
    Info (12023): Found entity 1: factorial File: C:/Users/gohar/OneDrive/Documents/ENGN 1640-DESKTOP-LGI5C03/sultan_and_michael_lab5/proj1/factorial.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file pll_lab5.v
    Info (12023): Found entity 1: pll_lab5 File: C:/Users/gohar/OneDrive/Documents/ENGN 1640-DESKTOP-LGI5C03/sultan_and_michael_lab5/proj1/pll_lab5.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file pll_lab5/pll_lab5_0002.v
    Info (12023): Found entity 1: pll_lab5_0002 File: C:/Users/gohar/OneDrive/Documents/ENGN 1640-DESKTOP-LGI5C03/sultan_and_michael_lab5/proj1/pll_lab5/pll_lab5_0002.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file pll_slow.v
    Info (12023): Found entity 1: pll_slow File: C:/Users/gohar/OneDrive/Documents/ENGN 1640-DESKTOP-LGI5C03/sultan_and_michael_lab5/proj1/pll_slow.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file pll_slow/pll_slow_0002.v
    Info (12023): Found entity 1: pll_slow_0002 File: C:/Users/gohar/OneDrive/Documents/ENGN 1640-DESKTOP-LGI5C03/sultan_and_michael_lab5/proj1/pll_slow/pll_slow_0002.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file lab05.v
    Info (12023): Found entity 1: lab05 File: C:/Users/gohar/OneDrive/Documents/ENGN 1640-DESKTOP-LGI5C03/sultan_and_michael_lab5/proj1/lab05.v Line: 1
Info (12127): Elaborating entity "lab05" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at lab05.v(68): object "PC4" assigned a value but never read File: C:/Users/gohar/OneDrive/Documents/ENGN 1640-DESKTOP-LGI5C03/sultan_and_michael_lab5/proj1/lab05.v Line: 68
Warning (10230): Verilog HDL assignment warning at lab05.v(57): truncated value with size 32 to match size of target (11) File: C:/Users/gohar/OneDrive/Documents/ENGN 1640-DESKTOP-LGI5C03/sultan_and_michael_lab5/proj1/lab05.v Line: 57
Info (12128): Elaborating entity "control_unit" for hierarchy "control_unit:ctrl" File: C:/Users/gohar/OneDrive/Documents/ENGN 1640-DESKTOP-LGI5C03/sultan_and_michael_lab5/proj1/lab05.v Line: 89
Info (12128): Elaborating entity "reg_file" for hierarchy "reg_file:rf" File: C:/Users/gohar/OneDrive/Documents/ENGN 1640-DESKTOP-LGI5C03/sultan_and_michael_lab5/proj1/lab05.v Line: 101
Info (12128): Elaborating entity "ALU" for hierarchy "ALU:a1" File: C:/Users/gohar/OneDrive/Documents/ENGN 1640-DESKTOP-LGI5C03/sultan_and_michael_lab5/proj1/lab05.v Line: 110
Warning (10764): Verilog HDL warning at ALU.v(47): converting signed shift amount to unsigned File: C:/Users/gohar/OneDrive/Documents/ENGN 1640-DESKTOP-LGI5C03/sultan_and_michael_lab5/proj1/ALU.v Line: 47
Info (12128): Elaborating entity "alu_control" for hierarchy "alu_control:aluctrl" File: C:/Users/gohar/OneDrive/Documents/ENGN 1640-DESKTOP-LGI5C03/sultan_and_michael_lab5/proj1/lab05.v Line: 117
Info (12128): Elaborating entity "imm_gen" for hierarchy "imm_gen:ig" File: C:/Users/gohar/OneDrive/Documents/ENGN 1640-DESKTOP-LGI5C03/sultan_and_michael_lab5/proj1/lab05.v Line: 123
Info (12128): Elaborating entity "lab5_ram" for hierarchy "lab5_ram:ram" File: C:/Users/gohar/OneDrive/Documents/ENGN 1640-DESKTOP-LGI5C03/sultan_and_michael_lab5/proj1/lab05.v Line: 133
Info (12128): Elaborating entity "altsyncram" for hierarchy "lab5_ram:ram|altsyncram:altsyncram_component" File: C:/Users/gohar/OneDrive/Documents/ENGN 1640-DESKTOP-LGI5C03/sultan_and_michael_lab5/proj1/lab5_ram.v Line: 89
Info (12130): Elaborated megafunction instantiation "lab5_ram:ram|altsyncram:altsyncram_component" File: C:/Users/gohar/OneDrive/Documents/ENGN 1640-DESKTOP-LGI5C03/sultan_and_michael_lab5/proj1/lab5_ram.v Line: 89
Info (12133): Instantiated megafunction "lab5_ram:ram|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/gohar/OneDrive/Documents/ENGN 1640-DESKTOP-LGI5C03/sultan_and_michael_lab5/proj1/lab5_ram.v Line: 89
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=ram"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_nuo1.tdf
    Info (12023): Found entity 1: altsyncram_nuo1 File: C:/Users/gohar/OneDrive/Documents/ENGN 1640-DESKTOP-LGI5C03/sultan_and_michael_lab5/proj1/db/altsyncram_nuo1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_nuo1" for hierarchy "lab5_ram:ram|altsyncram:altsyncram_component|altsyncram_nuo1:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_29f2.tdf
    Info (12023): Found entity 1: altsyncram_29f2 File: C:/Users/gohar/OneDrive/Documents/ENGN 1640-DESKTOP-LGI5C03/sultan_and_michael_lab5/proj1/db/altsyncram_29f2.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_29f2" for hierarchy "lab5_ram:ram|altsyncram:altsyncram_component|altsyncram_nuo1:auto_generated|altsyncram_29f2:altsyncram1" File: C:/Users/gohar/OneDrive/Documents/ENGN 1640-DESKTOP-LGI5C03/sultan_and_michael_lab5/proj1/db/altsyncram_nuo1.tdf Line: 38
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "lab5_ram:ram|altsyncram:altsyncram_component|altsyncram_nuo1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/gohar/OneDrive/Documents/ENGN 1640-DESKTOP-LGI5C03/sultan_and_michael_lab5/proj1/db/altsyncram_nuo1.tdf Line: 39
Info (12130): Elaborated megafunction instantiation "lab5_ram:ram|altsyncram:altsyncram_component|altsyncram_nuo1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/gohar/OneDrive/Documents/ENGN 1640-DESKTOP-LGI5C03/sultan_and_michael_lab5/proj1/db/altsyncram_nuo1.tdf Line: 39
Info (12133): Instantiated megafunction "lab5_ram:ram|altsyncram:altsyncram_component|altsyncram_nuo1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: C:/Users/gohar/OneDrive/Documents/ENGN 1640-DESKTOP-LGI5C03/sultan_and_michael_lab5/proj1/db/altsyncram_nuo1.tdf Line: 39
    Info (12134): Parameter "CVALUE" = "00000000000000000000000000000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1918987520"
    Info (12134): Parameter "NUMWORDS" = "256"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "6"
    Info (12134): Parameter "WIDTH_WORD" = "32"
    Info (12134): Parameter "WIDTHAD" = "8"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "lab5_ram:ram|altsyncram:altsyncram_component|altsyncram_nuo1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 302
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "lab5_ram:ram|altsyncram:altsyncram_component|altsyncram_nuo1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "lab5_ram:ram|altsyncram:altsyncram_component|altsyncram_nuo1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 828
Info (12128): Elaborating entity "reg_rom" for hierarchy "reg_rom:rom7" File: C:/Users/gohar/OneDrive/Documents/ENGN 1640-DESKTOP-LGI5C03/sultan_and_michael_lab5/proj1/lab05.v Line: 177
Warning (10030): Net "file.data_a" at reg_rom.v(8) has no driver or initial value, using a default initial value '0' File: C:/Users/gohar/OneDrive/Documents/ENGN 1640-DESKTOP-LGI5C03/sultan_and_michael_lab5/proj1/reg_rom.v Line: 8
Warning (10030): Net "file.waddr_a" at reg_rom.v(8) has no driver or initial value, using a default initial value '0' File: C:/Users/gohar/OneDrive/Documents/ENGN 1640-DESKTOP-LGI5C03/sultan_and_michael_lab5/proj1/reg_rom.v Line: 8
Warning (10030): Net "file.we_a" at reg_rom.v(8) has no driver or initial value, using a default initial value '0' File: C:/Users/gohar/OneDrive/Documents/ENGN 1640-DESKTOP-LGI5C03/sultan_and_michael_lab5/proj1/reg_rom.v Line: 8
Info (12128): Elaborating entity "pll_lab5" for hierarchy "pll_lab5:p1" File: C:/Users/gohar/OneDrive/Documents/ENGN 1640-DESKTOP-LGI5C03/sultan_and_michael_lab5/proj1/lab05.v Line: 186
Info (12128): Elaborating entity "pll_lab5_0002" for hierarchy "pll_lab5:p1|pll_lab5_0002:pll_lab5_inst" File: C:/Users/gohar/OneDrive/Documents/ENGN 1640-DESKTOP-LGI5C03/sultan_and_michael_lab5/proj1/pll_lab5.v Line: 23
Info (12128): Elaborating entity "altera_pll" for hierarchy "pll_lab5:p1|pll_lab5_0002:pll_lab5_inst|altera_pll:altera_pll_i" File: C:/Users/gohar/OneDrive/Documents/ENGN 1640-DESKTOP-LGI5C03/sultan_and_michael_lab5/proj1/pll_lab5/pll_lab5_0002.v Line: 91
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "pll_lab5:p1|pll_lab5_0002:pll_lab5_inst|altera_pll:altera_pll_i" File: C:/Users/gohar/OneDrive/Documents/ENGN 1640-DESKTOP-LGI5C03/sultan_and_michael_lab5/proj1/pll_lab5/pll_lab5_0002.v Line: 91
Info (12133): Instantiated megafunction "pll_lab5:p1|pll_lab5_0002:pll_lab5_inst|altera_pll:altera_pll_i" with the following parameter: File: C:/Users/gohar/OneDrive/Documents/ENGN 1640-DESKTOP-LGI5C03/sultan_and_michael_lab5/proj1/pll_lab5/pll_lab5_0002.v Line: 91
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "100.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "3"
    Info (12134): Parameter "output_clock_frequency0" = "10.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "10.000000 MHz"
    Info (12134): Parameter "phase_shift1" = "5556 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "10.000000 MHz"
    Info (12134): Parameter "phase_shift2" = "41667 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2021.03.28.11:10:45 Progress: Loading sldc3a581be/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldc3a581be/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/gohar/OneDrive/Documents/ENGN 1640-DESKTOP-LGI5C03/sultan_and_michael_lab5/proj1/db/ip/sldc3a581be/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldc3a581be/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/gohar/OneDrive/Documents/ENGN 1640-DESKTOP-LGI5C03/sultan_and_michael_lab5/proj1/db/ip/sldc3a581be/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldc3a581be/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/gohar/OneDrive/Documents/ENGN 1640-DESKTOP-LGI5C03/sultan_and_michael_lab5/proj1/db/ip/sldc3a581be/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldc3a581be/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/gohar/OneDrive/Documents/ENGN 1640-DESKTOP-LGI5C03/sultan_and_michael_lab5/proj1/db/ip/sldc3a581be/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sldc3a581be/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/gohar/OneDrive/Documents/ENGN 1640-DESKTOP-LGI5C03/sultan_and_michael_lab5/proj1/db/ip/sldc3a581be/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/gohar/OneDrive/Documents/ENGN 1640-DESKTOP-LGI5C03/sultan_and_michael_lab5/proj1/db/ip/sldc3a581be/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldc3a581be/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/gohar/OneDrive/Documents/ENGN 1640-DESKTOP-LGI5C03/sultan_and_michael_lab5/proj1/db/ip/sldc3a581be/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (276014): Found 2 instances of uninferred RAM logic
    Info (276004): RAM logic "reg_rom:rom7|file" is uninferred due to inappropriate RAM size File: C:/Users/gohar/OneDrive/Documents/ENGN 1640-DESKTOP-LGI5C03/sultan_and_michael_lab5/proj1/reg_rom.v Line: 8
    Info (276007): RAM logic "reg_file:rf|file" is uninferred due to asynchronous read logic File: C:/Users/gohar/OneDrive/Documents/ENGN 1640-DESKTOP-LGI5C03/sultan_and_michael_lab5/proj1/reg_file.v Line: 9
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Warning (20013): Ignored 24 assignments for entity "DE0_CV_Default" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity DE0_CV_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE0_CV_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE0_CV_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE0_CV_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE0_CV_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE0_CV_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE0_CV_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE0_CV_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE0_CV_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE0_CV_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE0_CV_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE0_CV_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE0_CV_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE0_CV_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE0_CV_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE0_CV_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE0_CV_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE0_CV_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE0_CV_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE0_CV_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE0_CV_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE0_CV_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE0_CV_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE0_CV_Default -section_id Top was ignored
Warning (20013): Ignored 16 assignments for entity "pll_slow" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_slow -sip pll_slow.sip -library lib_pll_slow was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 20.1 -entity pll_slow -sip pll_slow.sip -library lib_pll_slow was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_slow -sip pll_slow.sip -library lib_pll_slow was ignored
Warning (20013): Ignored 317 assignments for entity "pll_slow_0002" -- entity does not exist in design
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 14 node(s), including 0 DDIO, 3 PLL, 0 transceiver and 0 LCELL
Warning: RST port on the PLL is not properly connected on instance pll_lab5:p1|pll_lab5_0002:pll_lab5_inst|altera_pll:altera_pll_i|general[2].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_pll.v Line: 749
    Info: Must be connected
Warning: RST port on the PLL is not properly connected on instance pll_lab5:p1|pll_lab5_0002:pll_lab5_inst|altera_pll:altera_pll_i|general[0].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_pll.v Line: 749
    Info: Must be connected
Warning: RST port on the PLL is not properly connected on instance pll_lab5:p1|pll_lab5_0002:pll_lab5_inst|altera_pll:altera_pll_i|general[1].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_pll.v Line: 749
    Info: Must be connected
Info (21057): Implemented 1788 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 4 input pins
    Info (21059): Implemented 1 output pins
    Info (21061): Implemented 1745 logic cells
    Info (21064): Implemented 32 RAM segments
    Info (21065): Implemented 3 PLLs
    Info (21062): Implemented 2 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 41 warnings
    Info: Peak virtual memory: 4887 megabytes
    Info: Processing ended: Sun Mar 28 11:11:06 2021
    Info: Elapsed time: 00:00:46
    Info: Total CPU time (on all processors): 00:01:24


