
ATMega16.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000011cc  00000000  00000000  000000b4  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000006  00800060  000011cc  00001280  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          0000014f  00800066  00800066  00001286  2**0
                  ALLOC
  3 .eeprom       0000000c  00810000  00810000  00001286  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  4 .comment      00000030  00000000  00000000  00001292  2**0
                  CONTENTS, READONLY
  5 .note.gnu.avr.deviceinfo 0000003c  00000000  00000000  000012c4  2**2
                  CONTENTS, READONLY
  6 .debug_aranges 00000330  00000000  00000000  00001300  2**3
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   0000726f  00000000  00000000  00001630  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 000010db  00000000  00000000  0000889f  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   000032d6  00000000  00000000  0000997a  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  00000880  00000000  00000000  0000cc50  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    00009ba6  00000000  00000000  0000d4d0  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    000024b6  00000000  00000000  00017076  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 000002e0  00000000  00000000  0001952c  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_macro  00003542  00000000  00000000  0001980c  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	ad c0       	rjmp	.+346    	; 0x15c <__ctors_end>
       2:	00 00       	nop
       4:	c7 c0       	rjmp	.+398    	; 0x194 <__bad_interrupt>
       6:	00 00       	nop
       8:	bf c1       	rjmp	.+894    	; 0x388 <__vector_2>
       a:	00 00       	nop
       c:	c3 c0       	rjmp	.+390    	; 0x194 <__bad_interrupt>
       e:	00 00       	nop
      10:	c1 c0       	rjmp	.+386    	; 0x194 <__bad_interrupt>
      12:	00 00       	nop
      14:	78 c5       	rjmp	.+2800   	; 0xb06 <__vector_5>
      16:	00 00       	nop
      18:	a0 c5       	rjmp	.+2880   	; 0xb5a <__vector_6>
      1a:	00 00       	nop
      1c:	bb c0       	rjmp	.+374    	; 0x194 <__bad_interrupt>
      1e:	00 00       	nop
      20:	b9 c0       	rjmp	.+370    	; 0x194 <__bad_interrupt>
      22:	00 00       	nop
      24:	87 c7       	rjmp	.+3854   	; 0xf34 <__vector_9>
      26:	00 00       	nop
      28:	b5 c0       	rjmp	.+362    	; 0x194 <__bad_interrupt>
      2a:	00 00       	nop
      2c:	b3 c0       	rjmp	.+358    	; 0x194 <__bad_interrupt>
      2e:	00 00       	nop
      30:	b1 c0       	rjmp	.+354    	; 0x194 <__bad_interrupt>
      32:	00 00       	nop
      34:	af c0       	rjmp	.+350    	; 0x194 <__bad_interrupt>
      36:	00 00       	nop
      38:	ad c0       	rjmp	.+346    	; 0x194 <__bad_interrupt>
      3a:	00 00       	nop
      3c:	ab c0       	rjmp	.+342    	; 0x194 <__bad_interrupt>
      3e:	00 00       	nop
      40:	a9 c0       	rjmp	.+338    	; 0x194 <__bad_interrupt>
      42:	00 00       	nop
      44:	a7 c0       	rjmp	.+334    	; 0x194 <__bad_interrupt>
      46:	00 00       	nop
      48:	a5 c0       	rjmp	.+330    	; 0x194 <__bad_interrupt>
      4a:	00 00       	nop
      4c:	a3 c0       	rjmp	.+326    	; 0x194 <__bad_interrupt>
      4e:	00 00       	nop
      50:	a1 c0       	rjmp	.+322    	; 0x194 <__bad_interrupt>
      52:	00 00       	nop
      54:	fb 01       	movw	r30, r22
      56:	01 02       	muls	r16, r17
      58:	26 02       	muls	r18, r22
      5a:	26 02       	muls	r18, r22
      5c:	26 02       	muls	r18, r22
      5e:	26 02       	muls	r18, r22
      60:	26 02       	muls	r18, r22
      62:	26 02       	muls	r18, r22
      64:	26 02       	muls	r18, r22
      66:	26 02       	muls	r18, r22
      68:	1a 02       	muls	r17, r26
      6a:	1a 02       	muls	r17, r26
      6c:	26 02       	muls	r18, r22
      6e:	26 02       	muls	r18, r22
      70:	26 02       	muls	r18, r22
      72:	26 02       	muls	r18, r22
      74:	26 02       	muls	r18, r22
      76:	26 02       	muls	r18, r22
      78:	26 02       	muls	r18, r22
      7a:	26 02       	muls	r18, r22
      7c:	1a 02       	muls	r17, r26
      7e:	26 02       	muls	r18, r22
      80:	1a 02       	muls	r17, r26
      82:	26 02       	muls	r18, r22
      84:	1a 02       	muls	r17, r26
      86:	26 02       	muls	r18, r22
      88:	26 02       	muls	r18, r22
      8a:	26 02       	muls	r18, r22
      8c:	26 02       	muls	r18, r22
      8e:	26 02       	muls	r18, r22
      90:	fb 01       	movw	r30, r22
      92:	26 02       	muls	r18, r22
      94:	fb 01       	movw	r30, r22
      96:	26 02       	muls	r18, r22
      98:	26 02       	muls	r18, r22
      9a:	26 02       	muls	r18, r22
      9c:	26 02       	muls	r18, r22
      9e:	26 02       	muls	r18, r22
      a0:	26 02       	muls	r18, r22
      a2:	26 02       	muls	r18, r22
      a4:	26 02       	muls	r18, r22
      a6:	26 02       	muls	r18, r22
      a8:	26 02       	muls	r18, r22
      aa:	26 02       	muls	r18, r22
      ac:	26 02       	muls	r18, r22
      ae:	26 02       	muls	r18, r22
      b0:	26 02       	muls	r18, r22
      b2:	26 02       	muls	r18, r22
      b4:	26 02       	muls	r18, r22
      b6:	26 02       	muls	r18, r22
      b8:	26 02       	muls	r18, r22
      ba:	26 02       	muls	r18, r22
      bc:	26 02       	muls	r18, r22
      be:	26 02       	muls	r18, r22
      c0:	26 02       	muls	r18, r22
      c2:	26 02       	muls	r18, r22
      c4:	26 02       	muls	r18, r22
      c6:	26 02       	muls	r18, r22
      c8:	26 02       	muls	r18, r22
      ca:	26 02       	muls	r18, r22
      cc:	26 02       	muls	r18, r22
      ce:	26 02       	muls	r18, r22
      d0:	26 02       	muls	r18, r22
      d2:	26 02       	muls	r18, r22
      d4:	26 02       	muls	r18, r22
      d6:	26 02       	muls	r18, r22
      d8:	26 02       	muls	r18, r22
      da:	26 02       	muls	r18, r22
      dc:	26 02       	muls	r18, r22
      de:	26 02       	muls	r18, r22
      e0:	26 02       	muls	r18, r22
      e2:	26 02       	muls	r18, r22
      e4:	26 02       	muls	r18, r22
      e6:	26 02       	muls	r18, r22
      e8:	26 02       	muls	r18, r22
      ea:	26 02       	muls	r18, r22
      ec:	26 02       	muls	r18, r22
      ee:	26 02       	muls	r18, r22
      f0:	26 02       	muls	r18, r22
      f2:	26 02       	muls	r18, r22
      f4:	26 02       	muls	r18, r22
      f6:	26 02       	muls	r18, r22
      f8:	26 02       	muls	r18, r22
      fa:	26 02       	muls	r18, r22
      fc:	26 02       	muls	r18, r22
      fe:	26 02       	muls	r18, r22
     100:	26 02       	muls	r18, r22
     102:	26 02       	muls	r18, r22
     104:	26 02       	muls	r18, r22
     106:	26 02       	muls	r18, r22
     108:	26 02       	muls	r18, r22
     10a:	26 02       	muls	r18, r22
     10c:	26 02       	muls	r18, r22
     10e:	26 02       	muls	r18, r22
     110:	26 02       	muls	r18, r22
     112:	26 02       	muls	r18, r22
     114:	26 02       	muls	r18, r22
     116:	26 02       	muls	r18, r22
     118:	26 02       	muls	r18, r22
     11a:	26 02       	muls	r18, r22
     11c:	1e 02       	muls	r17, r30
     11e:	22 02       	muls	r18, r18
     120:	47 02       	muls	r20, r23
     122:	99 02       	muls	r25, r25
     124:	99 02       	muls	r25, r25
     126:	99 02       	muls	r25, r25
     128:	99 02       	muls	r25, r25
     12a:	99 02       	muls	r25, r25
     12c:	99 02       	muls	r25, r25
     12e:	99 02       	muls	r25, r25
     130:	99 02       	muls	r25, r25
     132:	55 02       	muls	r21, r21
     134:	55 02       	muls	r21, r21
     136:	99 02       	muls	r25, r25
     138:	99 02       	muls	r25, r25
     13a:	99 02       	muls	r25, r25
     13c:	99 02       	muls	r25, r25
     13e:	99 02       	muls	r25, r25
     140:	99 02       	muls	r25, r25
     142:	99 02       	muls	r25, r25
     144:	99 02       	muls	r25, r25
     146:	55 02       	muls	r21, r21
     148:	99 02       	muls	r25, r25
     14a:	55 02       	muls	r21, r21
     14c:	99 02       	muls	r25, r25
     14e:	55 02       	muls	r21, r21
     150:	99 02       	muls	r25, r25
     152:	99 02       	muls	r25, r25
     154:	99 02       	muls	r25, r25
     156:	99 02       	muls	r25, r25
     158:	99 02       	muls	r25, r25
     15a:	6e 02       	muls	r22, r30

0000015c <__ctors_end>:
     15c:	11 24       	eor	r1, r1
     15e:	1f be       	out	0x3f, r1	; 63
     160:	cf e5       	ldi	r28, 0x5F	; 95
     162:	d4 e0       	ldi	r29, 0x04	; 4
     164:	de bf       	out	0x3e, r29	; 62
     166:	cd bf       	out	0x3d, r28	; 61

00000168 <__do_copy_data>:
     168:	10 e0       	ldi	r17, 0x00	; 0
     16a:	a0 e6       	ldi	r26, 0x60	; 96
     16c:	b0 e0       	ldi	r27, 0x00	; 0
     16e:	ec ec       	ldi	r30, 0xCC	; 204
     170:	f1 e1       	ldi	r31, 0x11	; 17
     172:	02 c0       	rjmp	.+4      	; 0x178 <__do_copy_data+0x10>
     174:	05 90       	lpm	r0, Z+
     176:	0d 92       	st	X+, r0
     178:	a6 36       	cpi	r26, 0x66	; 102
     17a:	b1 07       	cpc	r27, r17
     17c:	d9 f7       	brne	.-10     	; 0x174 <__do_copy_data+0xc>

0000017e <__do_clear_bss>:
     17e:	21 e0       	ldi	r18, 0x01	; 1
     180:	a6 e6       	ldi	r26, 0x66	; 102
     182:	b0 e0       	ldi	r27, 0x00	; 0
     184:	01 c0       	rjmp	.+2      	; 0x188 <.do_clear_bss_start>

00000186 <.do_clear_bss_loop>:
     186:	1d 92       	st	X+, r1

00000188 <.do_clear_bss_start>:
     188:	a5 3b       	cpi	r26, 0xB5	; 181
     18a:	b2 07       	cpc	r27, r18
     18c:	e1 f7       	brne	.-8      	; 0x186 <.do_clear_bss_loop>
     18e:	76 d3       	rcall	.+1772   	; 0x87c <main>
     190:	0c 94 e4 08 	jmp	0x11c8	; 0x11c8 <_exit>

00000194 <__bad_interrupt>:
     194:	35 cf       	rjmp	.-406    	; 0x0 <__vectors>

00000196 <IncrementTimerAction>:
 * Send ADC raw value according to FRED.
 * @param raw the unfiltered value (0..1023)
 */
void sendLocoNetFredAdc( uint16_t raw )
{
  sendLocoNet4BytePacket( OPC_FRED_ADC, 0x7f & raw, 0x7f & raw>>7 );
     196:	83 9b       	sbis	0x10, 3	; 16
     198:	04 c0       	rjmp	.+8      	; 0x1a2 <IncrementTimerAction+0xc>
     19a:	85 b7       	in	r24, 0x35	; 53
     19c:	8b 7f       	andi	r24, 0xFB	; 251
     19e:	85 bf       	out	0x35, r24	; 53
     1a0:	03 c0       	rjmp	.+6      	; 0x1a8 <IncrementTimerAction+0x12>
     1a2:	85 b7       	in	r24, 0x35	; 53
     1a4:	84 60       	ori	r24, 0x04	; 4
     1a6:	85 bf       	out	0x35, r24	; 53
     1a8:	8a b7       	in	r24, 0x3a	; 58
     1aa:	80 68       	ori	r24, 0x80	; 128
     1ac:	8a bf       	out	0x3a, r24	; 58
     1ae:	8b b7       	in	r24, 0x3b	; 59
     1b0:	80 68       	ori	r24, 0x80	; 128
     1b2:	8b bf       	out	0x3b, r24	; 59
     1b4:	80 e0       	ldi	r24, 0x00	; 0
     1b6:	08 95       	ret

000001b8 <ReleaseStopTimerAction>:
     1b8:	10 92 66 00 	sts	0x0066, r1	; 0x800066 <__data_end>
     1bc:	80 e0       	ldi	r24, 0x00	; 0
     1be:	08 95       	ret

000001c0 <KeyTimerAction>:
     1c0:	86 b3       	in	r24, 0x16	; 22
     1c2:	8f 73       	andi	r24, 0x3F	; 63
     1c4:	90 91 62 00 	lds	r25, 0x0062	; 0x800062 <bLastKey.2375>
     1c8:	89 17       	cp	r24, r25
     1ca:	99 f0       	breq	.+38     	; 0x1f2 <KeyTimerAction+0x32>
     1cc:	90 91 72 00 	lds	r25, 0x0072	; 0x800072 <bEvent>
     1d0:	91 60       	ori	r25, 0x01	; 1
     1d2:	90 93 72 00 	sts	0x0072, r25	; 0x800072 <bEvent>
     1d6:	80 93 62 00 	sts	0x0062, r24	; 0x800062 <bLastKey.2375>
     1da:	90 91 67 00 	lds	r25, 0x0067	; 0x800067 <bCurrentKey>
     1de:	90 7c       	andi	r25, 0xC0	; 192
     1e0:	90 93 67 00 	sts	0x0067, r25	; 0x800067 <bCurrentKey>
     1e4:	90 91 67 00 	lds	r25, 0x0067	; 0x800067 <bCurrentKey>
     1e8:	80 95       	com	r24
     1ea:	8f 73       	andi	r24, 0x3F	; 63
     1ec:	89 2b       	or	r24, r25
     1ee:	80 93 67 00 	sts	0x0067, r24	; 0x800067 <bCurrentKey>
     1f2:	80 b3       	in	r24, 0x10	; 16
     1f4:	80 72       	andi	r24, 0x20	; 32
     1f6:	90 91 61 00 	lds	r25, 0x0061	; 0x800061 <bLastEncSwitch.2373>
     1fa:	89 17       	cp	r24, r25
     1fc:	a1 f0       	breq	.+40     	; 0x226 <KeyTimerAction+0x66>
     1fe:	90 91 72 00 	lds	r25, 0x0072	; 0x800072 <bEvent>
     202:	91 60       	ori	r25, 0x01	; 1
     204:	90 93 72 00 	sts	0x0072, r25	; 0x800072 <bEvent>
     208:	80 93 61 00 	sts	0x0061, r24	; 0x800061 <bLastEncSwitch.2373>
     20c:	88 23       	and	r24, r24
     20e:	31 f0       	breq	.+12     	; 0x21c <KeyTimerAction+0x5c>
     210:	80 91 67 00 	lds	r24, 0x0067	; 0x800067 <bCurrentKey>
     214:	8f 7b       	andi	r24, 0xBF	; 191
     216:	80 93 67 00 	sts	0x0067, r24	; 0x800067 <bCurrentKey>
     21a:	05 c0       	rjmp	.+10     	; 0x226 <KeyTimerAction+0x66>
     21c:	80 91 67 00 	lds	r24, 0x0067	; 0x800067 <bCurrentKey>
     220:	80 64       	ori	r24, 0x40	; 64
     222:	80 93 67 00 	sts	0x0067, r24	; 0x800067 <bCurrentKey>
     226:	80 91 73 00 	lds	r24, 0x0073	; 0x800073 <bFrediVersion>
     22a:	9e ef       	ldi	r25, 0xFE	; 254
     22c:	98 0f       	add	r25, r24
     22e:	92 30       	cpi	r25, 0x02	; 2
     230:	d0 f4       	brcc	.+52     	; 0x266 <KeyTimerAction+0xa6>
     232:	93 b3       	in	r25, 0x13	; 19
     234:	92 70       	andi	r25, 0x02	; 2
     236:	20 91 60 00 	lds	r18, 0x0060	; 0x800060 <__data_start>
     23a:	92 17       	cp	r25, r18
     23c:	a1 f0       	breq	.+40     	; 0x266 <KeyTimerAction+0xa6>
     23e:	20 91 72 00 	lds	r18, 0x0072	; 0x800072 <bEvent>
     242:	21 60       	ori	r18, 0x01	; 1
     244:	20 93 72 00 	sts	0x0072, r18	; 0x800072 <bEvent>
     248:	90 93 60 00 	sts	0x0060, r25	; 0x800060 <__data_start>
     24c:	99 23       	and	r25, r25
     24e:	31 f0       	breq	.+12     	; 0x25c <KeyTimerAction+0x9c>
     250:	90 91 67 00 	lds	r25, 0x0067	; 0x800067 <bCurrentKey>
     254:	9f 77       	andi	r25, 0x7F	; 127
     256:	90 93 67 00 	sts	0x0067, r25	; 0x800067 <bCurrentKey>
     25a:	05 c0       	rjmp	.+10     	; 0x266 <KeyTimerAction+0xa6>
     25c:	90 91 67 00 	lds	r25, 0x0067	; 0x800067 <bCurrentKey>
     260:	90 68       	ori	r25, 0x80	; 128
     262:	90 93 67 00 	sts	0x0067, r25	; 0x800067 <bCurrentKey>
     266:	83 30       	cpi	r24, 0x03	; 3
     268:	09 f4       	brne	.+2      	; 0x26c <KeyTimerAction+0xac>
     26a:	04 d4       	rcall	.+2056   	; 0xa74 <potAdcTimerAction>
     26c:	8a e0       	ldi	r24, 0x0A	; 10
     26e:	08 95       	ret

00000270 <setLEDasOutput>:
     270:	d0 9a       	sbi	0x1a, 0	; 26
     272:	d1 9a       	sbi	0x1a, 1	; 26
     274:	a3 9a       	sbi	0x14, 3	; 20
     276:	a4 9a       	sbi	0x14, 4	; 20
     278:	08 95       	ret

0000027a <enableLED1>:
     27a:	d8 9a       	sbi	0x1b, 0	; 27
     27c:	08 95       	ret

0000027e <enableLED2>:
     27e:	d9 9a       	sbi	0x1b, 1	; 27
     280:	08 95       	ret

00000282 <enableLED3>:
     282:	ab 9a       	sbi	0x15, 3	; 21
     284:	08 95       	ret

00000286 <enableLED4>:
     286:	ac 9a       	sbi	0x15, 4	; 21
     288:	08 95       	ret

0000028a <disableLED1>:
     28a:	d8 98       	cbi	0x1b, 0	; 27
     28c:	08 95       	ret

0000028e <disableLED2>:
     28e:	d9 98       	cbi	0x1b, 1	; 27
     290:	08 95       	ret

00000292 <disableLED3>:
     292:	ab 98       	cbi	0x15, 3	; 21
     294:	08 95       	ret

00000296 <disableLED4>:
     296:	ac 98       	cbi	0x15, 4	; 21
     298:	08 95       	ret

0000029a <toggleLED1>:
     29a:	d8 9b       	sbis	0x1b, 0	; 27
     29c:	02 c0       	rjmp	.+4      	; 0x2a2 <toggleLED1+0x8>
     29e:	d8 98       	cbi	0x1b, 0	; 27
     2a0:	08 95       	ret
     2a2:	d8 9a       	sbi	0x1b, 0	; 27
     2a4:	08 95       	ret

000002a6 <toggleLED2>:
     2a6:	d9 9b       	sbis	0x1b, 1	; 27
     2a8:	02 c0       	rjmp	.+4      	; 0x2ae <toggleLED2+0x8>
     2aa:	d9 98       	cbi	0x1b, 1	; 27
     2ac:	08 95       	ret
     2ae:	d9 9a       	sbi	0x1b, 1	; 27
     2b0:	08 95       	ret

000002b2 <toggleLED3>:
     2b2:	ab 9b       	sbis	0x15, 3	; 21
     2b4:	02 c0       	rjmp	.+4      	; 0x2ba <toggleLED3+0x8>
     2b6:	ab 98       	cbi	0x15, 3	; 21
     2b8:	08 95       	ret
     2ba:	ab 9a       	sbi	0x15, 3	; 21
     2bc:	08 95       	ret

000002be <toggleLED4>:
     2be:	ac 9b       	sbis	0x15, 4	; 21
     2c0:	02 c0       	rjmp	.+4      	; 0x2c6 <toggleLED4+0x8>
     2c2:	ac 98       	cbi	0x15, 4	; 21
     2c4:	08 95       	ret
     2c6:	ac 9a       	sbi	0x15, 4	; 21
     2c8:	08 95       	ret

000002ca <initKeys>:
     2ca:	0f 93       	push	r16
     2cc:	80 91 73 00 	lds	r24, 0x0073	; 0x800073 <bFrediVersion>
     2d0:	83 30       	cpi	r24, 0x03	; 3
     2d2:	11 f4       	brne	.+4      	; 0x2d8 <initKeys+0xe>
     2d4:	c4 d3       	rcall	.+1928   	; 0xa5e <potAdcInit>
     2d6:	2d c0       	rjmp	.+90     	; 0x332 <initKeys+0x68>
     2d8:	c0 d3       	rcall	.+1920   	; 0xa5a <potAdcPowerOff>
     2da:	10 92 66 00 	sts	0x0066, r1	; 0x800066 <__data_end>
     2de:	00 e0       	ldi	r16, 0x00	; 0
     2e0:	20 e0       	ldi	r18, 0x00	; 0
     2e2:	30 e0       	ldi	r19, 0x00	; 0
     2e4:	4c ed       	ldi	r20, 0xDC	; 220
     2e6:	50 e0       	ldi	r21, 0x00	; 0
     2e8:	60 e0       	ldi	r22, 0x00	; 0
     2ea:	82 e3       	ldi	r24, 0x32	; 50
     2ec:	91 e0       	ldi	r25, 0x01	; 1
     2ee:	62 d6       	rcall	.+3268   	; 0xfb4 <addTimerAction>
     2f0:	81 b3       	in	r24, 0x11	; 17
     2f2:	83 7f       	andi	r24, 0xF3	; 243
     2f4:	81 bb       	out	0x11, r24	; 17
     2f6:	82 b3       	in	r24, 0x12	; 18
     2f8:	8c 60       	ori	r24, 0x0C	; 12
     2fa:	82 bb       	out	0x12, r24	; 18
     2fc:	01 e0       	ldi	r16, 0x01	; 1
     2fe:	20 e0       	ldi	r18, 0x00	; 0
     300:	30 e0       	ldi	r19, 0x00	; 0
     302:	4b ec       	ldi	r20, 0xCB	; 203
     304:	50 e0       	ldi	r21, 0x00	; 0
     306:	60 e0       	ldi	r22, 0x00	; 0
     308:	8e e8       	ldi	r24, 0x8E	; 142
     30a:	90 e0       	ldi	r25, 0x00	; 0
     30c:	53 d6       	rcall	.+3238   	; 0xfb4 <addTimerAction>
     30e:	85 b7       	in	r24, 0x35	; 53
     310:	88 60       	ori	r24, 0x08	; 8
     312:	85 bf       	out	0x35, r24	; 53
     314:	83 9b       	sbis	0x10, 3	; 16
     316:	04 c0       	rjmp	.+8      	; 0x320 <initKeys+0x56>
     318:	85 b7       	in	r24, 0x35	; 53
     31a:	8b 7f       	andi	r24, 0xFB	; 251
     31c:	85 bf       	out	0x35, r24	; 53
     31e:	03 c0       	rjmp	.+6      	; 0x326 <initKeys+0x5c>
     320:	85 b7       	in	r24, 0x35	; 53
     322:	84 60       	ori	r24, 0x04	; 4
     324:	85 bf       	out	0x35, r24	; 53
     326:	8a b7       	in	r24, 0x3a	; 58
     328:	80 68       	ori	r24, 0x80	; 128
     32a:	8a bf       	out	0x3a, r24	; 58
     32c:	8b b7       	in	r24, 0x3b	; 59
     32e:	80 68       	ori	r24, 0x80	; 128
     330:	8b bf       	out	0x3b, r24	; 59
     332:	8d 98       	cbi	0x11, 5	; 17
     334:	95 9a       	sbi	0x12, 5	; 18
     336:	8d 98       	cbi	0x11, 5	; 17
     338:	95 9a       	sbi	0x12, 5	; 18
     33a:	a7 98       	cbi	0x14, 7	; 20
     33c:	b8 98       	cbi	0x17, 0	; 23
     33e:	bc 98       	cbi	0x17, 4	; 23
     340:	d2 98       	cbi	0x1a, 2	; 26
     342:	8b 98       	cbi	0x11, 3	; 17
     344:	8d 98       	cbi	0x11, 5	; 17
     346:	8e 98       	cbi	0x11, 6	; 17
     348:	88 b3       	in	r24, 0x18	; 24
     34a:	8f 63       	ori	r24, 0x3F	; 63
     34c:	88 bb       	out	0x18, r24	; 24
     34e:	80 91 73 00 	lds	r24, 0x0073	; 0x800073 <bFrediVersion>
     352:	82 50       	subi	r24, 0x02	; 2
     354:	82 30       	cpi	r24, 0x02	; 2
     356:	28 f4       	brcc	.+10     	; 0x362 <initKeys+0x98>
     358:	a0 98       	cbi	0x14, 0	; 20
     35a:	d3 98       	cbi	0x1a, 3	; 26
     35c:	a2 98       	cbi	0x14, 2	; 20
     35e:	a1 98       	cbi	0x14, 1	; 20
     360:	a9 9a       	sbi	0x15, 1	; 21
     362:	01 e0       	ldi	r16, 0x01	; 1
     364:	20 e0       	ldi	r18, 0x00	; 0
     366:	30 e0       	ldi	r19, 0x00	; 0
     368:	40 ee       	ldi	r20, 0xE0	; 224
     36a:	50 e0       	ldi	r21, 0x00	; 0
     36c:	6a e0       	ldi	r22, 0x0A	; 10
     36e:	8d e9       	ldi	r24, 0x9D	; 157
     370:	90 e0       	ldi	r25, 0x00	; 0
     372:	20 d6       	rcall	.+3136   	; 0xfb4 <addTimerAction>
     374:	d0 9a       	sbi	0x1a, 0	; 26
     376:	d8 98       	cbi	0x1b, 0	; 27
     378:	d1 9a       	sbi	0x1a, 1	; 26
     37a:	d9 98       	cbi	0x1b, 1	; 27
     37c:	a3 9a       	sbi	0x14, 3	; 20
     37e:	ab 98       	cbi	0x15, 3	; 21
     380:	a4 9a       	sbi	0x14, 4	; 20
     382:	ac 98       	cbi	0x15, 4	; 21
     384:	0f 91       	pop	r16
     386:	08 95       	ret

00000388 <__vector_2>:
     388:	1f 92       	push	r1
     38a:	0f 92       	push	r0
     38c:	0f b6       	in	r0, 0x3f	; 63
     38e:	0f 92       	push	r0
     390:	11 24       	eor	r1, r1
     392:	8f 93       	push	r24
     394:	8b b7       	in	r24, 0x3b	; 59
     396:	8f 77       	andi	r24, 0x7F	; 127
     398:	8b bf       	out	0x3b, r24	; 59
     39a:	05 b6       	in	r0, 0x35	; 53
     39c:	02 fe       	sbrs	r0, 2
     39e:	0e c0       	rjmp	.+28     	; 0x3bc <__vector_2+0x34>
     3a0:	82 9b       	sbis	0x10, 2	; 16
     3a2:	06 c0       	rjmp	.+12     	; 0x3b0 <__vector_2+0x28>
     3a4:	80 91 68 00 	lds	r24, 0x0068	; 0x800068 <sEncDir>
     3a8:	81 50       	subi	r24, 0x01	; 1
     3aa:	80 93 68 00 	sts	0x0068, r24	; 0x800068 <sEncDir>
     3ae:	13 c0       	rjmp	.+38     	; 0x3d6 <__vector_2+0x4e>
     3b0:	80 91 68 00 	lds	r24, 0x0068	; 0x800068 <sEncDir>
     3b4:	8f 5f       	subi	r24, 0xFF	; 255
     3b6:	80 93 68 00 	sts	0x0068, r24	; 0x800068 <sEncDir>
     3ba:	0d c0       	rjmp	.+26     	; 0x3d6 <__vector_2+0x4e>
     3bc:	82 9b       	sbis	0x10, 2	; 16
     3be:	06 c0       	rjmp	.+12     	; 0x3cc <__vector_2+0x44>
     3c0:	80 91 68 00 	lds	r24, 0x0068	; 0x800068 <sEncDir>
     3c4:	8f 5f       	subi	r24, 0xFF	; 255
     3c6:	80 93 68 00 	sts	0x0068, r24	; 0x800068 <sEncDir>
     3ca:	05 c0       	rjmp	.+10     	; 0x3d6 <__vector_2+0x4e>
     3cc:	80 91 68 00 	lds	r24, 0x0068	; 0x800068 <sEncDir>
     3d0:	81 50       	subi	r24, 0x01	; 1
     3d2:	80 93 68 00 	sts	0x0068, r24	; 0x800068 <sEncDir>
     3d6:	8f 91       	pop	r24
     3d8:	0f 90       	pop	r0
     3da:	0f be       	out	0x3f, r0	; 63
     3dc:	0f 90       	pop	r0
     3de:	1f 90       	pop	r1
     3e0:	18 95       	reti

000003e2 <vSetState>:
     3e2:	80 93 65 00 	sts	0x0065, r24	; 0x800065 <bThrState>
     3e6:	90 e0       	ldi	r25, 0x00	; 0
     3e8:	86 36       	cpi	r24, 0x66	; 102
     3ea:	91 05       	cpc	r25, r1
     3ec:	78 f5       	brcc	.+94     	; 0x44c <__LOCK_REGION_LENGTH__+0x4c>
     3ee:	fc 01       	movw	r30, r24
     3f0:	e6 5d       	subi	r30, 0xD6	; 214
     3f2:	ff 4f       	sbci	r31, 0xFF	; 255
     3f4:	ce c6       	rjmp	.+3484   	; 0x1192 <__tablejump2__>
     3f6:	aa 98       	cbi	0x15, 2	; 21
     3f8:	ab 98       	cbi	0x15, 3	; 21
     3fa:	ac 9a       	sbi	0x15, 4	; 21
     3fc:	10 92 64 00 	sts	0x0064, r1	; 0x800064 <bLEDReload>
     400:	28 c0       	rjmp	.+80     	; 0x452 <__LOCK_REGION_LENGTH__+0x52>
     402:	fb 01       	movw	r30, r22
     404:	86 81       	ldd	r24, Z+6	; 0x06
     406:	85 ff       	sbrs	r24, 5
     408:	03 c0       	rjmp	.+6      	; 0x410 <__LOCK_REGION_LENGTH__+0x10>
     40a:	aa 98       	cbi	0x15, 2	; 21
     40c:	ab 9a       	sbi	0x15, 3	; 21
     40e:	02 c0       	rjmp	.+4      	; 0x414 <__LOCK_REGION_LENGTH__+0x14>
     410:	ab 98       	cbi	0x15, 3	; 21
     412:	aa 9a       	sbi	0x15, 2	; 21
     414:	ac 98       	cbi	0x15, 4	; 21
     416:	80 91 73 00 	lds	r24, 0x0073	; 0x800073 <bFrediVersion>
     41a:	83 30       	cpi	r24, 0x03	; 3
     41c:	41 f4       	brne	.+16     	; 0x42e <__LOCK_REGION_LENGTH__+0x2e>
     41e:	80 91 63 00 	lds	r24, 0x0063	; 0x800063 <fSetSpeed>
     422:	81 11       	cpse	r24, r1
     424:	04 c0       	rjmp	.+8      	; 0x42e <__LOCK_REGION_LENGTH__+0x2e>
     426:	81 e0       	ldi	r24, 0x01	; 1
     428:	80 93 64 00 	sts	0x0064, r24	; 0x800064 <bLEDReload>
     42c:	12 c0       	rjmp	.+36     	; 0x452 <__LOCK_REGION_LENGTH__+0x52>
     42e:	10 92 64 00 	sts	0x0064, r1	; 0x800064 <bLEDReload>
     432:	0f c0       	rjmp	.+30     	; 0x452 <__LOCK_REGION_LENGTH__+0x52>
     434:	81 e0       	ldi	r24, 0x01	; 1
     436:	80 93 64 00 	sts	0x0064, r24	; 0x800064 <bLEDReload>
     43a:	0b c0       	rjmp	.+22     	; 0x452 <__LOCK_REGION_LENGTH__+0x52>
     43c:	84 e0       	ldi	r24, 0x04	; 4
     43e:	80 93 64 00 	sts	0x0064, r24	; 0x800064 <bLEDReload>
     442:	07 c0       	rjmp	.+14     	; 0x452 <__LOCK_REGION_LENGTH__+0x52>
     444:	81 e0       	ldi	r24, 0x01	; 1
     446:	80 93 64 00 	sts	0x0064, r24	; 0x800064 <bLEDReload>
     44a:	03 c0       	rjmp	.+6      	; 0x452 <__LOCK_REGION_LENGTH__+0x52>
     44c:	8a e0       	ldi	r24, 0x0A	; 10
     44e:	80 93 64 00 	sts	0x0064, r24	; 0x800064 <bLEDReload>
     452:	60 91 64 00 	lds	r22, 0x0064	; 0x800064 <bLEDReload>
     456:	85 e9       	ldi	r24, 0x95	; 149
     458:	90 e0       	ldi	r25, 0x00	; 0
     45a:	cf c5       	rjmp	.+2974   	; 0xffa <resetTimerAction>
     45c:	08 95       	ret

0000045e <MessageTimerAction>:
     45e:	1f 93       	push	r17
     460:	cf 93       	push	r28
     462:	df 93       	push	r29
     464:	cd b7       	in	r28, 0x3d	; 61
     466:	de b7       	in	r29, 0x3e	; 62
     468:	66 97       	sbiw	r28, 0x16	; 22
     46a:	0f b6       	in	r0, 0x3f	; 63
     46c:	f8 94       	cli
     46e:	de bf       	out	0x3e, r29	; 62
     470:	0f be       	out	0x3f, r0	; 63
     472:	cd bf       	out	0x3d, r28	; 61
     474:	e0 91 65 00 	lds	r30, 0x0065	; 0x800065 <bThrState>
     478:	8e 2f       	mov	r24, r30
     47a:	90 e0       	ldi	r25, 0x00	; 0
     47c:	fc 01       	movw	r30, r24
     47e:	31 97       	sbiw	r30, 0x01	; 1
     480:	ee 31       	cpi	r30, 0x1E	; 30
     482:	f1 05       	cpc	r31, r1
     484:	08 f0       	brcs	.+2      	; 0x488 <__stack+0x29>
     486:	55 c0       	rjmp	.+170    	; 0x532 <__stack+0xd3>
     488:	e0 57       	subi	r30, 0x70	; 112
     48a:	ff 4f       	sbci	r31, 0xFF	; 255
     48c:	82 c6       	rjmp	.+3332   	; 0x1192 <__tablejump2__>
     48e:	e0 91 70 00 	lds	r30, 0x0070	; 0x800070 <slotnumber>
     492:	86 e1       	ldi	r24, 0x16	; 22
     494:	e8 02       	muls	r30, r24
     496:	f0 01       	movw	r30, r0
     498:	11 24       	eor	r1, r1
     49a:	e1 5b       	subi	r30, 0xB1	; 177
     49c:	fe 4f       	sbci	r31, 0xFE	; 254
     49e:	45 81       	ldd	r20, Z+5	; 0x05
     4a0:	62 81       	ldd	r22, Z+2	; 0x02
     4a2:	80 ea       	ldi	r24, 0xA0	; 160
     4a4:	5d d6       	rcall	.+3258   	; 0x1160 <sendLocoNet4BytePacket>
     4a6:	8a ef       	ldi	r24, 0xFA	; 250
     4a8:	47 c0       	rjmp	.+142    	; 0x538 <__stack+0xd9>
     4aa:	60 91 70 00 	lds	r22, 0x0070	; 0x800070 <slotnumber>
     4ae:	16 e1       	ldi	r17, 0x16	; 22
     4b0:	61 03       	mulsu	r22, r17
     4b2:	b0 01       	movw	r22, r0
     4b4:	11 24       	eor	r1, r1
     4b6:	61 5b       	subi	r22, 0xB1	; 177
     4b8:	7e 4f       	sbci	r23, 0xFE	; 254
     4ba:	84 e1       	ldi	r24, 0x14	; 20
     4bc:	92 df       	rcall	.-220    	; 0x3e2 <vSetState>
     4be:	20 91 70 00 	lds	r18, 0x0070	; 0x800070 <slotnumber>
     4c2:	21 03       	mulsu	r18, r17
     4c4:	f0 01       	movw	r30, r0
     4c6:	11 24       	eor	r1, r1
     4c8:	e1 5b       	subi	r30, 0xB1	; 177
     4ca:	fe 4f       	sbci	r31, 0xFE	; 254
     4cc:	44 81       	ldd	r20, Z+4	; 0x04
     4ce:	61 85       	ldd	r22, Z+9	; 0x09
     4d0:	8f eb       	ldi	r24, 0xBF	; 191
     4d2:	46 d6       	rcall	.+3212   	; 0x1160 <sendLocoNet4BytePacket>
     4d4:	83 30       	cpi	r24, 0x03	; 3
     4d6:	79 f5       	brne	.+94     	; 0x536 <__stack+0xd7>
     4d8:	84 e1       	ldi	r24, 0x14	; 20
     4da:	2e c0       	rjmp	.+92     	; 0x538 <__stack+0xd9>
     4dc:	8f ee       	ldi	r24, 0xEF	; 239
     4de:	89 83       	std	Y+1, r24	; 0x01
     4e0:	8e e0       	ldi	r24, 0x0E	; 14
     4e2:	8a 83       	std	Y+2, r24	; 0x02
     4e4:	e0 91 70 00 	lds	r30, 0x0070	; 0x800070 <slotnumber>
     4e8:	86 e1       	ldi	r24, 0x16	; 22
     4ea:	e8 02       	muls	r30, r24
     4ec:	f0 01       	movw	r30, r0
     4ee:	11 24       	eor	r1, r1
     4f0:	e1 5b       	subi	r30, 0xB1	; 177
     4f2:	fe 4f       	sbci	r31, 0xFE	; 254
     4f4:	82 81       	ldd	r24, Z+2	; 0x02
     4f6:	8b 83       	std	Y+3, r24	; 0x03
     4f8:	83 81       	ldd	r24, Z+3	; 0x03
     4fa:	8c 83       	std	Y+4, r24	; 0x04
     4fc:	84 81       	ldd	r24, Z+4	; 0x04
     4fe:	8d 83       	std	Y+5, r24	; 0x05
     500:	85 81       	ldd	r24, Z+5	; 0x05
     502:	8e 83       	std	Y+6, r24	; 0x06
     504:	86 81       	ldd	r24, Z+6	; 0x06
     506:	8f 83       	std	Y+7, r24	; 0x07
     508:	87 81       	ldd	r24, Z+7	; 0x07
     50a:	88 87       	std	Y+8, r24	; 0x08
     50c:	80 85       	ldd	r24, Z+8	; 0x08
     50e:	89 87       	std	Y+9, r24	; 0x09
     510:	81 85       	ldd	r24, Z+9	; 0x09
     512:	8a 87       	std	Y+10, r24	; 0x0a
     514:	82 85       	ldd	r24, Z+10	; 0x0a
     516:	8b 87       	std	Y+11, r24	; 0x0b
     518:	83 85       	ldd	r24, Z+11	; 0x0b
     51a:	8c 87       	std	Y+12, r24	; 0x0c
     51c:	84 85       	ldd	r24, Z+12	; 0x0c
     51e:	8d 87       	std	Y+13, r24	; 0x0d
     520:	ce 01       	movw	r24, r28
     522:	01 96       	adiw	r24, 0x01	; 1
     524:	e3 d5       	rcall	.+3014   	; 0x10ec <sendLocoNetPacket>
     526:	83 30       	cpi	r24, 0x03	; 3
     528:	11 f4       	brne	.+4      	; 0x52e <__stack+0xcf>
     52a:	84 e1       	ldi	r24, 0x14	; 20
     52c:	05 c0       	rjmp	.+10     	; 0x538 <__stack+0xd9>
     52e:	83 e0       	ldi	r24, 0x03	; 3
     530:	03 c0       	rjmp	.+6      	; 0x538 <__stack+0xd9>
     532:	80 e0       	ldi	r24, 0x00	; 0
     534:	01 c0       	rjmp	.+2      	; 0x538 <__stack+0xd9>
     536:	83 e0       	ldi	r24, 0x03	; 3
     538:	66 96       	adiw	r28, 0x16	; 22
     53a:	0f b6       	in	r0, 0x3f	; 63
     53c:	f8 94       	cli
     53e:	de bf       	out	0x3e, r29	; 62
     540:	0f be       	out	0x3f, r0	; 63
     542:	cd bf       	out	0x3d, r28	; 61
     544:	df 91       	pop	r29
     546:	cf 91       	pop	r28
     548:	1f 91       	pop	r17
     54a:	08 95       	ret

0000054c <initSlots>:
     54c:	fc 01       	movw	r30, r24
     54e:	9f ee       	ldi	r25, 0xEF	; 239
     550:	90 83       	st	Z, r25
     552:	8e e0       	ldi	r24, 0x0E	; 14
     554:	81 83       	std	Z+1, r24	; 0x01
     556:	12 82       	std	Z+2, r1	; 0x02
     558:	13 82       	std	Z+3, r1	; 0x03
     55a:	14 82       	std	Z+4, r1	; 0x04
     55c:	15 82       	std	Z+5, r1	; 0x05
     55e:	16 82       	std	Z+6, r1	; 0x06
     560:	17 82       	std	Z+7, r1	; 0x07
     562:	10 86       	std	Z+8, r1	; 0x08
     564:	11 86       	std	Z+9, r1	; 0x09
     566:	12 86       	std	Z+10, r1	; 0x0a
     568:	11 8a       	std	Z+17, r1	; 0x11
     56a:	12 8a       	std	Z+18, r1	; 0x12
     56c:	27 e0       	ldi	r18, 0x07	; 7
     56e:	26 87       	std	Z+14, r18	; 0x0e
     570:	17 86       	std	Z+15, r1	; 0x0f
     572:	10 8a       	std	Z+16, r1	; 0x10
     574:	14 8a       	std	Z+20, r1	; 0x14
     576:	2b b3       	in	r18, 0x1b	; 27
     578:	25 8b       	std	Z+21, r18	; 0x15
     57a:	96 8b       	std	Z+22, r25	; 0x16
     57c:	87 8b       	std	Z+23, r24	; 0x17
     57e:	10 8e       	std	Z+24, r1	; 0x18
     580:	11 8e       	std	Z+25, r1	; 0x19
     582:	12 8e       	std	Z+26, r1	; 0x1a
     584:	13 8e       	std	Z+27, r1	; 0x1b
     586:	14 8e       	std	Z+28, r1	; 0x1c
     588:	15 8e       	std	Z+29, r1	; 0x1d
     58a:	16 8e       	std	Z+30, r1	; 0x1e
     58c:	17 8e       	std	Z+31, r1	; 0x1f
     58e:	10 a2       	std	Z+32, r1	; 0x20
     590:	53 e0       	ldi	r21, 0x03	; 3
     592:	57 a3       	std	Z+39, r21	; 0x27
     594:	10 a6       	std	Z+40, r1	; 0x28
     596:	14 a2       	std	Z+36, r1	; 0x24
     598:	15 a2       	std	Z+37, r1	; 0x25
     59a:	16 a2       	std	Z+38, r1	; 0x26
     59c:	41 e0       	ldi	r20, 0x01	; 1
     59e:	42 a7       	std	Z+42, r20	; 0x2a
     5a0:	2b b3       	in	r18, 0x1b	; 27
     5a2:	23 a7       	std	Z+43, r18	; 0x2b
     5a4:	94 a7       	std	Z+44, r25	; 0x2c
     5a6:	85 a7       	std	Z+45, r24	; 0x2d
     5a8:	16 a6       	std	Z+46, r1	; 0x2e
     5aa:	17 a6       	std	Z+47, r1	; 0x2f
     5ac:	10 aa       	std	Z+48, r1	; 0x30
     5ae:	11 aa       	std	Z+49, r1	; 0x31
     5b0:	12 aa       	std	Z+50, r1	; 0x32
     5b2:	13 aa       	std	Z+51, r1	; 0x33
     5b4:	14 aa       	std	Z+52, r1	; 0x34
     5b6:	15 aa       	std	Z+53, r1	; 0x35
     5b8:	16 aa       	std	Z+54, r1	; 0x36
     5ba:	32 e0       	ldi	r19, 0x02	; 2
     5bc:	35 af       	std	Z+61, r19	; 0x3d
     5be:	16 ae       	std	Z+62, r1	; 0x3e
     5c0:	24 e0       	ldi	r18, 0x04	; 4
     5c2:	22 af       	std	Z+58, r18	; 0x3a
     5c4:	13 ae       	std	Z+59, r1	; 0x3b
     5c6:	14 ae       	std	Z+60, r1	; 0x3c
     5c8:	df 01       	movw	r26, r30
     5ca:	a0 5c       	subi	r26, 0xC0	; 192
     5cc:	bf 4f       	sbci	r27, 0xFF	; 255
     5ce:	5c 93       	st	X, r21
     5d0:	55 b3       	in	r21, 0x15	; 21
     5d2:	11 96       	adiw	r26, 0x01	; 1
     5d4:	5c 93       	st	X, r21
     5d6:	ee 5b       	subi	r30, 0xBE	; 190
     5d8:	ff 4f       	sbci	r31, 0xFF	; 255
     5da:	90 83       	st	Z, r25
     5dc:	81 83       	std	Z+1, r24	; 0x01
     5de:	12 82       	std	Z+2, r1	; 0x02
     5e0:	13 82       	std	Z+3, r1	; 0x03
     5e2:	14 82       	std	Z+4, r1	; 0x04
     5e4:	15 82       	std	Z+5, r1	; 0x05
     5e6:	16 82       	std	Z+6, r1	; 0x06
     5e8:	17 82       	std	Z+7, r1	; 0x07
     5ea:	10 86       	std	Z+8, r1	; 0x08
     5ec:	11 86       	std	Z+9, r1	; 0x09
     5ee:	12 86       	std	Z+10, r1	; 0x0a
     5f0:	41 8b       	std	Z+17, r20	; 0x11
     5f2:	12 8a       	std	Z+18, r1	; 0x12
     5f4:	36 87       	std	Z+14, r19	; 0x0e
     5f6:	17 86       	std	Z+15, r1	; 0x0f
     5f8:	10 8a       	std	Z+16, r1	; 0x10
     5fa:	24 8b       	std	Z+20, r18	; 0x14
     5fc:	85 b3       	in	r24, 0x15	; 21
     5fe:	85 8b       	std	Z+21, r24	; 0x15
     600:	08 95       	ret

00000602 <processValue>:
     602:	88 23       	and	r24, r24
     604:	39 f0       	breq	.+14     	; 0x614 <processValue+0x12>
     606:	80 91 6f 00 	lds	r24, 0x006F	; 0x80006f <value>
     60a:	86 95       	lsr	r24
     60c:	80 58       	subi	r24, 0x80	; 128
     60e:	80 93 6f 00 	sts	0x006F, r24	; 0x80006f <value>
     612:	08 95       	ret
     614:	80 91 6f 00 	lds	r24, 0x006F	; 0x80006f <value>
     618:	86 95       	lsr	r24
     61a:	80 93 6f 00 	sts	0x006F, r24	; 0x80006f <value>
     61e:	08 95       	ret

00000620 <ProcessShiftKeyInput8Streak>:
     620:	ef 92       	push	r14
     622:	ff 92       	push	r15
     624:	0f 93       	push	r16
     626:	1f 93       	push	r17
     628:	cf 93       	push	r28
     62a:	df 93       	push	r29
     62c:	1f 92       	push	r1
     62e:	cd b7       	in	r28, 0x3d	; 61
     630:	de b7       	in	r29, 0x3e	; 62
     632:	89 83       	std	Y+1, r24	; 0x01
     634:	e6 2e       	mov	r14, r22
     636:	81 e0       	ldi	r24, 0x01	; 1
     638:	f8 2e       	mov	r15, r24
     63a:	01 c0       	rjmp	.+2      	; 0x63e <ProcessShiftKeyInput8Streak+0x1e>
     63c:	ff 0c       	add	r15, r15
     63e:	6a 95       	dec	r22
     640:	ea f7       	brpl	.-6      	; 0x63c <ProcessShiftKeyInput8Streak+0x1c>
     642:	08 e0       	ldi	r16, 0x08	; 8
     644:	10 e0       	ldi	r17, 0x00	; 0
     646:	89 81       	ldd	r24, Y+1	; 0x01
     648:	8f 21       	and	r24, r15
     64a:	db df       	rcall	.-74     	; 0x602 <processValue>
     64c:	01 50       	subi	r16, 0x01	; 1
     64e:	11 09       	sbc	r17, r1
     650:	d1 f7       	brne	.-12     	; 0x646 <ProcessShiftKeyInput8Streak+0x26>
     652:	80 91 6b 00 	lds	r24, 0x006B	; 0x80006b <keyStatus>
     656:	90 91 6c 00 	lds	r25, 0x006C	; 0x80006c <keyStatus+0x1>
     65a:	a0 91 6d 00 	lds	r26, 0x006D	; 0x80006d <keyStatus+0x2>
     65e:	b0 91 6e 00 	lds	r27, 0x006E	; 0x80006e <keyStatus+0x3>
     662:	8a 31       	cpi	r24, 0x1A	; 26
     664:	91 05       	cpc	r25, r1
     666:	a1 05       	cpc	r26, r1
     668:	b1 05       	cpc	r27, r1
     66a:	84 f4       	brge	.+32     	; 0x68c <ProcessShiftKeyInput8Streak+0x6c>
     66c:	20 91 6f 00 	lds	r18, 0x006F	; 0x80006f <value>
     670:	2f 3f       	cpi	r18, 0xFF	; 255
     672:	61 f4       	brne	.+24     	; 0x68c <ProcessShiftKeyInput8Streak+0x6c>
     674:	01 96       	adiw	r24, 0x01	; 1
     676:	a1 1d       	adc	r26, r1
     678:	b1 1d       	adc	r27, r1
     67a:	80 93 6b 00 	sts	0x006B, r24	; 0x80006b <keyStatus>
     67e:	90 93 6c 00 	sts	0x006C, r25	; 0x80006c <keyStatus+0x1>
     682:	a0 93 6d 00 	sts	0x006D, r26	; 0x80006d <keyStatus+0x2>
     686:	b0 93 6e 00 	sts	0x006E, r27	; 0x80006e <keyStatus+0x3>
     68a:	2e c0       	rjmp	.+92     	; 0x6e8 <ProcessShiftKeyInput8Streak+0xc8>
     68c:	20 91 6f 00 	lds	r18, 0x006F	; 0x80006f <value>
     690:	21 11       	cpse	r18, r1
     692:	2a c0       	rjmp	.+84     	; 0x6e8 <ProcessShiftKeyInput8Streak+0xc8>
     694:	49 97       	sbiw	r24, 0x19	; 25
     696:	a1 05       	cpc	r26, r1
     698:	b1 05       	cpc	r27, r1
     69a:	34 f1       	brlt	.+76     	; 0x6e8 <ProcessShiftKeyInput8Streak+0xc8>
     69c:	10 92 6b 00 	sts	0x006B, r1	; 0x80006b <keyStatus>
     6a0:	10 92 6c 00 	sts	0x006C, r1	; 0x80006c <keyStatus+0x1>
     6a4:	10 92 6d 00 	sts	0x006D, r1	; 0x80006d <keyStatus+0x2>
     6a8:	10 92 6e 00 	sts	0x006E, r1	; 0x80006e <keyStatus+0x3>
     6ac:	87 e0       	ldi	r24, 0x07	; 7
     6ae:	e8 12       	cpse	r14, r24
     6b0:	05 c0       	rjmp	.+10     	; 0x6bc <ProcessShiftKeyInput8Streak+0x9c>
     6b2:	81 e0       	ldi	r24, 0x01	; 1
     6b4:	80 93 69 00 	sts	0x0069, r24	; 0x800069 <shiftStatus>
     6b8:	f0 dd       	rcall	.-1056   	; 0x29a <toggleLED1>
     6ba:	16 c0       	rjmp	.+44     	; 0x6e8 <ProcessShiftKeyInput8Streak+0xc8>
     6bc:	e1 10       	cpse	r14, r1
     6be:	05 c0       	rjmp	.+10     	; 0x6ca <ProcessShiftKeyInput8Streak+0xaa>
     6c0:	82 e0       	ldi	r24, 0x02	; 2
     6c2:	80 93 69 00 	sts	0x0069, r24	; 0x800069 <shiftStatus>
     6c6:	ef dd       	rcall	.-1058   	; 0x2a6 <toggleLED2>
     6c8:	0f c0       	rjmp	.+30     	; 0x6e8 <ProcessShiftKeyInput8Streak+0xc8>
     6ca:	84 e0       	ldi	r24, 0x04	; 4
     6cc:	e8 12       	cpse	r14, r24
     6ce:	05 c0       	rjmp	.+10     	; 0x6da <ProcessShiftKeyInput8Streak+0xba>
     6d0:	83 e0       	ldi	r24, 0x03	; 3
     6d2:	80 93 69 00 	sts	0x0069, r24	; 0x800069 <shiftStatus>
     6d6:	ed dd       	rcall	.-1062   	; 0x2b2 <toggleLED3>
     6d8:	07 c0       	rjmp	.+14     	; 0x6e8 <ProcessShiftKeyInput8Streak+0xc8>
     6da:	82 e0       	ldi	r24, 0x02	; 2
     6dc:	e8 12       	cpse	r14, r24
     6de:	04 c0       	rjmp	.+8      	; 0x6e8 <ProcessShiftKeyInput8Streak+0xc8>
     6e0:	84 e0       	ldi	r24, 0x04	; 4
     6e2:	80 93 69 00 	sts	0x0069, r24	; 0x800069 <shiftStatus>
     6e6:	eb dd       	rcall	.-1066   	; 0x2be <toggleLED4>
     6e8:	0f 90       	pop	r0
     6ea:	df 91       	pop	r29
     6ec:	cf 91       	pop	r28
     6ee:	1f 91       	pop	r17
     6f0:	0f 91       	pop	r16
     6f2:	ff 90       	pop	r15
     6f4:	ef 90       	pop	r14
     6f6:	08 95       	ret

000006f8 <ProcessFunKeyInput8Streak>:
     6f8:	ef 92       	push	r14
     6fa:	ff 92       	push	r15
     6fc:	0f 93       	push	r16
     6fe:	1f 93       	push	r17
     700:	cf 93       	push	r28
     702:	df 93       	push	r29
     704:	1f 92       	push	r1
     706:	cd b7       	in	r28, 0x3d	; 61
     708:	de b7       	in	r29, 0x3e	; 62
     70a:	89 83       	std	Y+1, r24	; 0x01
     70c:	80 91 69 00 	lds	r24, 0x0069	; 0x800069 <shiftStatus>
     710:	88 23       	and	r24, r24
     712:	09 f4       	brne	.+2      	; 0x716 <ProcessFunKeyInput8Streak+0x1e>
     714:	7c c0       	rjmp	.+248    	; 0x80e <ProcessFunKeyInput8Streak+0x116>
     716:	e6 2e       	mov	r14, r22
     718:	81 e0       	ldi	r24, 0x01	; 1
     71a:	f8 2e       	mov	r15, r24
     71c:	01 c0       	rjmp	.+2      	; 0x720 <ProcessFunKeyInput8Streak+0x28>
     71e:	ff 0c       	add	r15, r15
     720:	6a 95       	dec	r22
     722:	ea f7       	brpl	.-6      	; 0x71e <ProcessFunKeyInput8Streak+0x26>
     724:	08 e0       	ldi	r16, 0x08	; 8
     726:	10 e0       	ldi	r17, 0x00	; 0
     728:	89 81       	ldd	r24, Y+1	; 0x01
     72a:	8f 21       	and	r24, r15
     72c:	6a df       	rcall	.-300    	; 0x602 <processValue>
     72e:	01 50       	subi	r16, 0x01	; 1
     730:	11 09       	sbc	r17, r1
     732:	d1 f7       	brne	.-12     	; 0x728 <ProcessFunKeyInput8Streak+0x30>
     734:	80 91 6a 00 	lds	r24, 0x006A	; 0x80006a <shiftedKeyStatus>
     738:	8a 31       	cpi	r24, 0x1A	; 26
     73a:	44 f4       	brge	.+16     	; 0x74c <ProcessFunKeyInput8Streak+0x54>
     73c:	90 91 6f 00 	lds	r25, 0x006F	; 0x80006f <value>
     740:	9f 3f       	cpi	r25, 0xFF	; 255
     742:	21 f4       	brne	.+8      	; 0x74c <ProcessFunKeyInput8Streak+0x54>
     744:	8f 5f       	subi	r24, 0xFF	; 255
     746:	80 93 6a 00 	sts	0x006A, r24	; 0x80006a <shiftedKeyStatus>
     74a:	61 c0       	rjmp	.+194    	; 0x80e <ProcessFunKeyInput8Streak+0x116>
     74c:	89 31       	cpi	r24, 0x19	; 25
     74e:	0c f4       	brge	.+2      	; 0x752 <ProcessFunKeyInput8Streak+0x5a>
     750:	5e c0       	rjmp	.+188    	; 0x80e <ProcessFunKeyInput8Streak+0x116>
     752:	80 91 6f 00 	lds	r24, 0x006F	; 0x80006f <value>
     756:	81 11       	cpse	r24, r1
     758:	5a c0       	rjmp	.+180    	; 0x80e <ProcessFunKeyInput8Streak+0x116>
     75a:	10 92 6a 00 	sts	0x006A, r1	; 0x80006a <shiftedKeyStatus>
     75e:	80 91 69 00 	lds	r24, 0x0069	; 0x800069 <shiftStatus>
     762:	81 30       	cpi	r24, 0x01	; 1
     764:	a1 f4       	brne	.+40     	; 0x78e <ProcessFunKeyInput8Streak+0x96>
     766:	83 e0       	ldi	r24, 0x03	; 3
     768:	e8 12       	cpse	r14, r24
     76a:	02 c0       	rjmp	.+4      	; 0x770 <ProcessFunKeyInput8Streak+0x78>
     76c:	8e dd       	rcall	.-1252   	; 0x28a <disableLED1>
     76e:	4f c0       	rjmp	.+158    	; 0x80e <ProcessFunKeyInput8Streak+0x116>
     770:	84 e0       	ldi	r24, 0x04	; 4
     772:	e8 12       	cpse	r14, r24
     774:	02 c0       	rjmp	.+4      	; 0x77a <ProcessFunKeyInput8Streak+0x82>
     776:	8b dd       	rcall	.-1258   	; 0x28e <disableLED2>
     778:	4a c0       	rjmp	.+148    	; 0x80e <ProcessFunKeyInput8Streak+0x116>
     77a:	85 e0       	ldi	r24, 0x05	; 5
     77c:	e8 12       	cpse	r14, r24
     77e:	02 c0       	rjmp	.+4      	; 0x784 <ProcessFunKeyInput8Streak+0x8c>
     780:	88 dd       	rcall	.-1264   	; 0x292 <disableLED3>
     782:	45 c0       	rjmp	.+138    	; 0x80e <ProcessFunKeyInput8Streak+0x116>
     784:	86 e0       	ldi	r24, 0x06	; 6
     786:	e8 12       	cpse	r14, r24
     788:	42 c0       	rjmp	.+132    	; 0x80e <ProcessFunKeyInput8Streak+0x116>
     78a:	7d dd       	rcall	.-1286   	; 0x286 <enableLED4>
     78c:	40 c0       	rjmp	.+128    	; 0x80e <ProcessFunKeyInput8Streak+0x116>
     78e:	82 30       	cpi	r24, 0x02	; 2
     790:	a1 f4       	brne	.+40     	; 0x7ba <ProcessFunKeyInput8Streak+0xc2>
     792:	83 e0       	ldi	r24, 0x03	; 3
     794:	e8 12       	cpse	r14, r24
     796:	02 c0       	rjmp	.+4      	; 0x79c <ProcessFunKeyInput8Streak+0xa4>
     798:	70 dd       	rcall	.-1312   	; 0x27a <enableLED1>
     79a:	39 c0       	rjmp	.+114    	; 0x80e <ProcessFunKeyInput8Streak+0x116>
     79c:	84 e0       	ldi	r24, 0x04	; 4
     79e:	e8 12       	cpse	r14, r24
     7a0:	02 c0       	rjmp	.+4      	; 0x7a6 <ProcessFunKeyInput8Streak+0xae>
     7a2:	6d dd       	rcall	.-1318   	; 0x27e <enableLED2>
     7a4:	34 c0       	rjmp	.+104    	; 0x80e <ProcessFunKeyInput8Streak+0x116>
     7a6:	85 e0       	ldi	r24, 0x05	; 5
     7a8:	e8 12       	cpse	r14, r24
     7aa:	02 c0       	rjmp	.+4      	; 0x7b0 <ProcessFunKeyInput8Streak+0xb8>
     7ac:	6a dd       	rcall	.-1324   	; 0x282 <enableLED3>
     7ae:	2f c0       	rjmp	.+94     	; 0x80e <ProcessFunKeyInput8Streak+0x116>
     7b0:	86 e0       	ldi	r24, 0x06	; 6
     7b2:	e8 12       	cpse	r14, r24
     7b4:	2c c0       	rjmp	.+88     	; 0x80e <ProcessFunKeyInput8Streak+0x116>
     7b6:	6f dd       	rcall	.-1314   	; 0x296 <disableLED4>
     7b8:	2a c0       	rjmp	.+84     	; 0x80e <ProcessFunKeyInput8Streak+0x116>
     7ba:	83 30       	cpi	r24, 0x03	; 3
     7bc:	99 f4       	brne	.+38     	; 0x7e4 <ProcessFunKeyInput8Streak+0xec>
     7be:	e8 12       	cpse	r14, r24
     7c0:	02 c0       	rjmp	.+4      	; 0x7c6 <ProcessFunKeyInput8Streak+0xce>
     7c2:	63 dd       	rcall	.-1338   	; 0x28a <disableLED1>
     7c4:	24 c0       	rjmp	.+72     	; 0x80e <ProcessFunKeyInput8Streak+0x116>
     7c6:	84 e0       	ldi	r24, 0x04	; 4
     7c8:	e8 12       	cpse	r14, r24
     7ca:	02 c0       	rjmp	.+4      	; 0x7d0 <ProcessFunKeyInput8Streak+0xd8>
     7cc:	60 dd       	rcall	.-1344   	; 0x28e <disableLED2>
     7ce:	1f c0       	rjmp	.+62     	; 0x80e <ProcessFunKeyInput8Streak+0x116>
     7d0:	85 e0       	ldi	r24, 0x05	; 5
     7d2:	e8 12       	cpse	r14, r24
     7d4:	02 c0       	rjmp	.+4      	; 0x7da <ProcessFunKeyInput8Streak+0xe2>
     7d6:	5d dd       	rcall	.-1350   	; 0x292 <disableLED3>
     7d8:	1a c0       	rjmp	.+52     	; 0x80e <ProcessFunKeyInput8Streak+0x116>
     7da:	86 e0       	ldi	r24, 0x06	; 6
     7dc:	e8 12       	cpse	r14, r24
     7de:	17 c0       	rjmp	.+46     	; 0x80e <ProcessFunKeyInput8Streak+0x116>
     7e0:	52 dd       	rcall	.-1372   	; 0x286 <enableLED4>
     7e2:	15 c0       	rjmp	.+42     	; 0x80e <ProcessFunKeyInput8Streak+0x116>
     7e4:	84 30       	cpi	r24, 0x04	; 4
     7e6:	99 f4       	brne	.+38     	; 0x80e <ProcessFunKeyInput8Streak+0x116>
     7e8:	83 e0       	ldi	r24, 0x03	; 3
     7ea:	e8 12       	cpse	r14, r24
     7ec:	02 c0       	rjmp	.+4      	; 0x7f2 <ProcessFunKeyInput8Streak+0xfa>
     7ee:	45 dd       	rcall	.-1398   	; 0x27a <enableLED1>
     7f0:	0e c0       	rjmp	.+28     	; 0x80e <ProcessFunKeyInput8Streak+0x116>
     7f2:	84 e0       	ldi	r24, 0x04	; 4
     7f4:	e8 12       	cpse	r14, r24
     7f6:	02 c0       	rjmp	.+4      	; 0x7fc <ProcessFunKeyInput8Streak+0x104>
     7f8:	42 dd       	rcall	.-1404   	; 0x27e <enableLED2>
     7fa:	09 c0       	rjmp	.+18     	; 0x80e <ProcessFunKeyInput8Streak+0x116>
     7fc:	85 e0       	ldi	r24, 0x05	; 5
     7fe:	e8 12       	cpse	r14, r24
     800:	02 c0       	rjmp	.+4      	; 0x806 <ProcessFunKeyInput8Streak+0x10e>
     802:	3f dd       	rcall	.-1410   	; 0x282 <enableLED3>
     804:	04 c0       	rjmp	.+8      	; 0x80e <ProcessFunKeyInput8Streak+0x116>
     806:	86 e0       	ldi	r24, 0x06	; 6
     808:	e8 12       	cpse	r14, r24
     80a:	01 c0       	rjmp	.+2      	; 0x80e <ProcessFunKeyInput8Streak+0x116>
     80c:	44 dd       	rcall	.-1400   	; 0x296 <disableLED4>
     80e:	0f 90       	pop	r0
     810:	df 91       	pop	r29
     812:	cf 91       	pop	r28
     814:	1f 91       	pop	r17
     816:	0f 91       	pop	r16
     818:	ff 90       	pop	r15
     81a:	ef 90       	pop	r14
     81c:	08 95       	ret

0000081e <setPullUps>:
     81e:	af 9a       	sbi	0x15, 7	; 21
     820:	c0 9a       	sbi	0x18, 0	; 24
     822:	c4 9a       	sbi	0x18, 4	; 24
     824:	da 9a       	sbi	0x1b, 2	; 27
     826:	a8 9a       	sbi	0x15, 0	; 21
     828:	db 9a       	sbi	0x1b, 3	; 27
     82a:	aa 9a       	sbi	0x15, 2	; 21
     82c:	a9 9a       	sbi	0x15, 1	; 21
     82e:	93 9a       	sbi	0x12, 3	; 18
     830:	94 9a       	sbi	0x12, 4	; 18
     832:	95 9a       	sbi	0x12, 5	; 18
     834:	96 9a       	sbi	0x12, 6	; 18
     836:	08 95       	ret

00000838 <_delay_1500ms>:
     838:	84 e6       	ldi	r24, 0x64	; 100
     83a:	90 e0       	ldi	r25, 0x00	; 0
     83c:	ef ef       	ldi	r30, 0xFF	; 255
     83e:	fb e6       	ldi	r31, 0x6B	; 107
     840:	31 97       	sbiw	r30, 0x01	; 1
     842:	f1 f7       	brne	.-4      	; 0x840 <_delay_1500ms+0x8>
     844:	00 c0       	rjmp	.+0      	; 0x846 <_delay_1500ms+0xe>
     846:	00 00       	nop
     848:	01 97       	sbiw	r24, 0x01	; 1
     84a:	c1 f7       	brne	.-16     	; 0x83c <_delay_1500ms+0x4>
     84c:	08 95       	ret

0000084e <sendLocoNetAdr>:
     84e:	fc 01       	movw	r30, r24
     850:	44 81       	ldd	r20, Z+4	; 0x04
     852:	61 85       	ldd	r22, Z+9	; 0x09
     854:	8f eb       	ldi	r24, 0xBF	; 191
     856:	84 d4       	rcall	.+2312   	; 0x1160 <sendLocoNet4BytePacket>
     858:	83 30       	cpi	r24, 0x03	; 3
     85a:	29 f0       	breq	.+10     	; 0x866 <sendLocoNetAdr+0x18>
     85c:	63 e0       	ldi	r22, 0x03	; 3
     85e:	86 e8       	ldi	r24, 0x86	; 134
     860:	90 e0       	ldi	r25, 0x00	; 0
     862:	cb c3       	rjmp	.+1942   	; 0xffa <resetTimerAction>
     864:	08 95       	ret
     866:	64 e1       	ldi	r22, 0x14	; 20
     868:	86 e8       	ldi	r24, 0x86	; 134
     86a:	90 e0       	ldi	r25, 0x00	; 0
     86c:	c6 c3       	rjmp	.+1932   	; 0xffa <resetTimerAction>
     86e:	08 95       	ret

00000870 <sendLocoNetFredCd>:
 * Send button press/release code according to FRED.
 * @param button a code from 1 to 127
 */
void sendLocoNetFredCd( uint8_t cdTime )
{
  sendLocoNet4BytePacket( OPC_FRED_BUTTON, 42, 0x7f & cdTime );
     870:	48 2f       	mov	r20, r24
     872:	4f 77       	andi	r20, 0x7F	; 127
     874:	6a e2       	ldi	r22, 0x2A	; 42
     876:	88 ea       	ldi	r24, 0xA8	; 168
     878:	73 c4       	rjmp	.+2278   	; 0x1160 <sendLocoNet4BytePacket>
     87a:	08 95       	ret

0000087c <main>:
 * RETURN VALUE: int, never reached, cause of endless loop
 * NOTES       :   -
 *******************************************************FunctionHeaderEnd******/
int main(void)
{
  RESET_RESET_SOURCE(); // Clear Reset Status Register (WDRF,BORF,EXTRF,PORF)
     87c:	14 be       	out	0x34, r1	; 52

  byte bCount = 0;
  bFrediVersion = FREDI_VERSION_ANALOG;
     87e:	83 e0       	ldi	r24, 0x03	; 3
     880:	80 93 73 00 	sts	0x0073, r24	; 0x800073 <bFrediVersion>
  
  /***************************************/
  //  init throttle slot
  /***************************************/

  bSpdCnt = 0;
     884:	cc df       	rcall	.-104    	; 0x81e <setPullUps>
     886:	10 92 71 00 	sts	0x0071, r1	; 0x800071 <bSpdCnt>
  
	
	initSlots(slotArray);			// initialisierung der vier rSlots.
     88a:	8f e4       	ldi	r24, 0x4F	; 79
	//initSlots(&slotArray[0]);		quivalent zu dem oberen.

  
   if ((eeprom_read_byte(&abEEPROM[EEPROM_IMAGE]) != EEPROM_IMAGE_DEFAULT))
     88c:	91 e0       	ldi	r25, 0x01	; 1
     88e:	5e de       	rcall	.-836    	; 0x54c <initSlots>
     890:	85 e0       	ldi	r24, 0x05	; 5
     892:	90 e0       	ldi	r25, 0x00	; 0
  {
    vSetState(THR_STATE_SELFTEST, &slotArray[0]);
     894:	84 d4       	rcall	.+2312   	; 0x119e <eeprom_read_byte>
     896:	85 35       	cpi	r24, 0x55	; 85
     898:	51 f1       	breq	.+84     	; 0x8ee <main+0x72>

    eeprom_write_byte(&abEEPROM[EEPROM_ADR_LOCO_LB], 0);                 // no loco active at selftest
     89a:	6f e4       	ldi	r22, 0x4F	; 79
     89c:	71 e0       	ldi	r23, 0x01	; 1
     89e:	84 e6       	ldi	r24, 0x64	; 100
     8a0:	a0 dd       	rcall	.-1216   	; 0x3e2 <vSetState>
    eeprom_write_byte(&abEEPROM[EEPROM_ADR_LOCO_HB], 0);
     8a2:	60 e0       	ldi	r22, 0x00	; 0
     8a4:	83 e0       	ldi	r24, 0x03	; 3
     8a6:	90 e0       	ldi	r25, 0x00	; 0
     8a8:	82 d4       	rcall	.+2308   	; 0x11ae <eeprom_write_byte>

    eeprom_write_byte(&abEEPROM[EEPROM_DECODER_TYPE], EEPROM_DECODER_TYPE_DEFAULT);
     8aa:	60 e0       	ldi	r22, 0x00	; 0
     8ac:	82 e0       	ldi	r24, 0x02	; 2
     8ae:	90 e0       	ldi	r25, 0x00	; 0

    eeprom_write_byte(&abEEPROM[EEPROM_SW_INDEX_HB], HIBYTE(SW_INDEX));  // write Version in EEPROM on first startup
     8b0:	7e d4       	rcall	.+2300   	; 0x11ae <eeprom_write_byte>
     8b2:	60 e0       	ldi	r22, 0x00	; 0
     8b4:	84 e0       	ldi	r24, 0x04	; 4
    eeprom_write_byte(&abEEPROM[EEPROM_SW_INDEX_LB], LOBYTE(SW_INDEX));
     8b6:	90 e0       	ldi	r25, 0x00	; 0
     8b8:	7a d4       	rcall	.+2292   	; 0x11ae <eeprom_write_byte>
     8ba:	61 e0       	ldi	r22, 0x01	; 1
     8bc:	87 e0       	ldi	r24, 0x07	; 7

    eeprom_write_byte(&abEEPROM[EEPROM_SW_DAY],      SW_DAY);            // write date of SW in EEPROM
     8be:	90 e0       	ldi	r25, 0x00	; 0
     8c0:	76 d4       	rcall	.+2284   	; 0x11ae <eeprom_write_byte>
     8c2:	66 e0       	ldi	r22, 0x06	; 6
     8c4:	88 e0       	ldi	r24, 0x08	; 8
    eeprom_write_byte(&abEEPROM[EEPROM_SW_MONTH],    SW_MONTH);
     8c6:	90 e0       	ldi	r25, 0x00	; 0
     8c8:	72 d4       	rcall	.+2276   	; 0x11ae <eeprom_write_byte>
     8ca:	66 e0       	ldi	r22, 0x06	; 6
     8cc:	89 e0       	ldi	r24, 0x09	; 9
    eeprom_write_byte(&abEEPROM[EEPROM_SW_YEAR],     SW_YEAR);
     8ce:	90 e0       	ldi	r25, 0x00	; 0
     8d0:	6e d4       	rcall	.+2268   	; 0x11ae <eeprom_write_byte>
     8d2:	64 e0       	ldi	r22, 0x04	; 4
     8d4:	8a e0       	ldi	r24, 0x0A	; 10

    eeprom_write_byte(&abEEPROM[EEPROM_VERSION],     bFrediVersion);     // store detected HW version
     8d6:	90 e0       	ldi	r25, 0x00	; 0
     8d8:	6a d4       	rcall	.+2260   	; 0x11ae <eeprom_write_byte>
     8da:	60 e1       	ldi	r22, 0x10	; 16
     8dc:	8b e0       	ldi	r24, 0x0B	; 11
     8de:	90 e0       	ldi	r25, 0x00	; 0
  }
  else
  { // selftest was successful before
    if (  (eeprom_read_byte(&abEEPROM[EEPROM_SW_INDEX_HB]) != HIBYTE(SW_INDEX))
     8e0:	66 d4       	rcall	.+2252   	; 0x11ae <eeprom_write_byte>
     8e2:	60 91 73 00 	lds	r22, 0x0073	; 0x800073 <bFrediVersion>
     8e6:	86 e0       	ldi	r24, 0x06	; 6
     8e8:	90 e0       	ldi	r25, 0x00	; 0
          || (eeprom_read_byte(&abEEPROM[EEPROM_SW_INDEX_LB]) != LOBYTE(SW_INDEX))
     8ea:	61 d4       	rcall	.+2242   	; 0x11ae <eeprom_write_byte>
     8ec:	3f c0       	rjmp	.+126    	; 0x96c <main+0xf0>
     8ee:	87 e0       	ldi	r24, 0x07	; 7
     8f0:	90 e0       	ldi	r25, 0x00	; 0
     8f2:	55 d4       	rcall	.+2218   	; 0x119e <eeprom_read_byte>
          || (eeprom_read_byte(&abEEPROM[EEPROM_SW_DAY])      != SW_DAY)
     8f4:	81 30       	cpi	r24, 0x01	; 1
     8f6:	a1 f4       	brne	.+40     	; 0x920 <main+0xa4>
     8f8:	88 e0       	ldi	r24, 0x08	; 8
     8fa:	90 e0       	ldi	r25, 0x00	; 0
     8fc:	50 d4       	rcall	.+2208   	; 0x119e <eeprom_read_byte>
          || (eeprom_read_byte(&abEEPROM[EEPROM_SW_MONTH])    != SW_MONTH)
     8fe:	86 30       	cpi	r24, 0x06	; 6
     900:	79 f4       	brne	.+30     	; 0x920 <main+0xa4>
     902:	89 e0       	ldi	r24, 0x09	; 9
     904:	90 e0       	ldi	r25, 0x00	; 0
          || (eeprom_read_byte(&abEEPROM[EEPROM_SW_YEAR])     != SW_YEAR))
     906:	4b d4       	rcall	.+2198   	; 0x119e <eeprom_read_byte>
     908:	86 30       	cpi	r24, 0x06	; 6
     90a:	51 f4       	brne	.+20     	; 0x920 <main+0xa4>
     90c:	8a e0       	ldi	r24, 0x0A	; 10
     90e:	90 e0       	ldi	r25, 0x00	; 0
    { // sw index or date has changed
      eeprom_write_byte(&abEEPROM[EEPROM_SW_INDEX_HB], HIBYTE(SW_INDEX));// write Version in EEPROM on first startup
     910:	46 d4       	rcall	.+2188   	; 0x119e <eeprom_read_byte>
     912:	84 30       	cpi	r24, 0x04	; 4
     914:	29 f4       	brne	.+10     	; 0x920 <main+0xa4>
      eeprom_write_byte(&abEEPROM[EEPROM_SW_INDEX_LB], LOBYTE(SW_INDEX));
     916:	8b e0       	ldi	r24, 0x0B	; 11
     918:	90 e0       	ldi	r25, 0x00	; 0
     91a:	41 d4       	rcall	.+2178   	; 0x119e <eeprom_read_byte>

      eeprom_write_byte(&abEEPROM[EEPROM_SW_DAY],      SW_DAY);          // write date of SW in EEPROM
     91c:	80 31       	cpi	r24, 0x10	; 16
     91e:	a1 f0       	breq	.+40     	; 0x948 <main+0xcc>
     920:	61 e0       	ldi	r22, 0x01	; 1
     922:	87 e0       	ldi	r24, 0x07	; 7
      eeprom_write_byte(&abEEPROM[EEPROM_SW_MONTH],    SW_MONTH);
     924:	90 e0       	ldi	r25, 0x00	; 0
     926:	43 d4       	rcall	.+2182   	; 0x11ae <eeprom_write_byte>
     928:	66 e0       	ldi	r22, 0x06	; 6
     92a:	88 e0       	ldi	r24, 0x08	; 8
      eeprom_write_byte(&abEEPROM[EEPROM_SW_YEAR],     SW_YEAR);
     92c:	90 e0       	ldi	r25, 0x00	; 0
     92e:	3f d4       	rcall	.+2174   	; 0x11ae <eeprom_write_byte>
     930:	66 e0       	ldi	r22, 0x06	; 6
     932:	89 e0       	ldi	r24, 0x09	; 9
    }

    vSetState(THR_STATE_INIT, &slotArray[0]);
     934:	90 e0       	ldi	r25, 0x00	; 0
     936:	3b d4       	rcall	.+2166   	; 0x11ae <eeprom_write_byte>
     938:	64 e0       	ldi	r22, 0x04	; 4
     93a:	8a e0       	ldi	r24, 0x0A	; 10
    slotArray[0].adr   = eeprom_read_byte(&abEEPROM[EEPROM_ADR_LOCO_LB]);
     93c:	90 e0       	ldi	r25, 0x00	; 0
     93e:	37 d4       	rcall	.+2158   	; 0x11ae <eeprom_write_byte>
     940:	60 e1       	ldi	r22, 0x10	; 16
     942:	8b e0       	ldi	r24, 0x0B	; 11
    slotArray[0].adr2  = eeprom_read_byte(&abEEPROM[EEPROM_ADR_LOCO_HB]);
     944:	90 e0       	ldi	r25, 0x00	; 0
     946:	33 d4       	rcall	.+2150   	; 0x11ae <eeprom_write_byte>
     948:	6f e4       	ldi	r22, 0x4F	; 79
     94a:	71 e0       	ldi	r23, 0x01	; 1
     94c:	80 e0       	ldi	r24, 0x00	; 0
    slotArray[0].stat  = eeprom_read_byte(&abEEPROM[EEPROM_DECODER_TYPE]);
     94e:	49 dd       	rcall	.-1390   	; 0x3e2 <vSetState>
     950:	83 e0       	ldi	r24, 0x03	; 3
     952:	90 e0       	ldi	r25, 0x00	; 0
     954:	24 d4       	rcall	.+2120   	; 0x119e <eeprom_read_byte>
  }

	 slotArray[0].id1   = eeprom_read_byte(&abEEPROM[EEPROM_ID1]); // get ID from EEPROM
     956:	cf e4       	ldi	r28, 0x4F	; 79
     958:	d1 e0       	ldi	r29, 0x01	; 1
     95a:	8c 83       	std	Y+4, r24	; 0x04
     95c:	82 e0       	ldi	r24, 0x02	; 2
     95e:	90 e0       	ldi	r25, 0x00	; 0
     960:	1e d4       	rcall	.+2108   	; 0x119e <eeprom_read_byte>
     962:	89 87       	std	Y+9, r24	; 0x09
	 slotArray[0].id2   = eeprom_read_byte(&abEEPROM[EEPROM_ID2]);
     964:	84 e0       	ldi	r24, 0x04	; 4
     966:	90 e0       	ldi	r25, 0x00	; 0
     968:	1a d4       	rcall	.+2100   	; 0x119e <eeprom_read_byte>
     96a:	8b 83       	std	Y+3, r24	; 0x03
     96c:	81 e0       	ldi	r24, 0x01	; 1

  /***************************************/
  //  init loconet
  /***************************************/

  initLocoNet(&RxBuffer) ;
     96e:	90 e0       	ldi	r25, 0x00	; 0
     970:	16 d4       	rcall	.+2092   	; 0x119e <eeprom_read_byte>
     972:	cf e4       	ldi	r28, 0x4F	; 79

  /***************************************/
  //  init keys and timer
  /***************************************/

  initKeys();
     974:	d1 e0       	ldi	r29, 0x01	; 1
  initTimer();
     976:	8b 87       	std	Y+11, r24	; 0x0b
 
  addTimerAction(&MessageTimer, 0, MessageTimerAction, 0, TIMER_SLOW) ;
     978:	80 e0       	ldi	r24, 0x00	; 0
     97a:	90 e0       	ldi	r25, 0x00	; 0
     97c:	10 d4       	rcall	.+2080   	; 0x119e <eeprom_read_byte>
     97e:	8c 87       	std	Y+12, r24	; 0x0c
     980:	86 ea       	ldi	r24, 0xA6	; 166
     982:	90 e0       	ldi	r25, 0x00	; 0
     984:	ad d3       	rcall	.+1882   	; 0x10e0 <initLocoNet>

  /***************************************/
  //  set state and start interrupts
  /***************************************/

  sei();
     986:	a1 dc       	rcall	.-1726   	; 0x2ca <initKeys>

  if (bThrState < THR_STATE_SELFTEST)
     988:	08 d3       	rcall	.+1552   	; 0xf9a <initTimer>
     98a:	00 e0       	ldi	r16, 0x00	; 0
     98c:	20 e0       	ldi	r18, 0x00	; 0
     98e:	30 e0       	ldi	r19, 0x00	; 0
  {
    // if a address for a loco is available, show blinking state
    if ((slotArray[0].adr != 0) || (slotArray[0].adr2 != 0))
     990:	4f e2       	ldi	r20, 0x2F	; 47
     992:	52 e0       	ldi	r21, 0x02	; 2
     994:	60 e0       	ldi	r22, 0x00	; 0
     996:	86 e8       	ldi	r24, 0x86	; 134
     998:	90 e0       	ldi	r25, 0x00	; 0
     99a:	0c d3       	rcall	.+1560   	; 0xfb4 <addTimerAction>
    {
      vSetState(THR_STATE_RECONNECT_GET_SLOT, &slotArray[0]);
     99c:	78 94       	sei
     99e:	80 91 65 00 	lds	r24, 0x0065	; 0x800065 <bThrState>
     9a2:	84 36       	cpi	r24, 0x64	; 100
     9a4:	88 f5       	brcc	.+98     	; 0xa08 <main+0x18c>
    }
    else
    {
      vSetState(THR_STATE_UNCONNECTED, &slotArray[0]);
     9a6:	80 91 53 01 	lds	r24, 0x0153	; 0x800153 <slotArray+0x4>
    }

    while (bit_is_clear(ACSR, ACO))     // wait for start of loconet
     9aa:	81 11       	cpse	r24, r1
     9ac:	04 c0       	rjmp	.+8      	; 0x9b6 <main+0x13a>
    {
      processTimerActions();
     9ae:	80 91 58 01 	lds	r24, 0x0158	; 0x800158 <slotArray+0x9>
    }
    // loconet is available, now
    for (bCount =0;bCount < 50;bCount++)
    {
      delayTimer( 10 );                 // wait a little bit longer
     9b2:	88 23       	and	r24, r24
      processTimerActions();
     9b4:	29 f0       	breq	.+10     	; 0x9c0 <main+0x144>
     9b6:	6f e4       	ldi	r22, 0x4F	; 79
    while (bit_is_clear(ACSR, ACO))     // wait for start of loconet
    {
      processTimerActions();
    }
    // loconet is available, now
    for (bCount =0;bCount < 50;bCount++)
     9b8:	71 e0       	ldi	r23, 0x01	; 1
    {
      delayTimer( 10 );                 // wait a little bit longer
      processTimerActions();
    }

    if (slotArray[0].adr)                      // wait for a pseudo random time
     9ba:	84 e1       	ldi	r24, 0x14	; 20
     9bc:	12 dd       	rcall	.-1500   	; 0x3e2 <vSetState>
    {
      delayTimer(slotArray[0].adr);
     9be:	04 c0       	rjmp	.+8      	; 0x9c8 <main+0x14c>
    }

    if (slotArray[0].adr2)
     9c0:	6f e4       	ldi	r22, 0x4F	; 79
     9c2:	71 e0       	ldi	r23, 0x01	; 1
    {
      delayTimer(slotArray[0].adr2);
     9c4:	80 e2       	ldi	r24, 0x20	; 32
     9c6:	0d dd       	rcall	.-1510   	; 0x3e2 <vSetState>
    }

    // if a address for a loco is available, try to reconnect
    if (bThrState == THR_STATE_RECONNECT_GET_SLOT)
     9c8:	45 99       	sbic	0x08, 5	; 8
     9ca:	45 c0       	rjmp	.+138    	; 0xa56 <main+0x1da>
     9cc:	24 d3       	rcall	.+1608   	; 0x1016 <processTimerActions>
    {
      sendLocoNetAdr(&slotArray[0]);
     9ce:	45 9b       	sbis	0x08, 5	; 8
     9d0:	fd cf       	rjmp	.-6      	; 0x9cc <main+0x150>
     9d2:	41 c0       	rjmp	.+130    	; 0xa56 <main+0x1da>
     9d4:	8a e0       	ldi	r24, 0x0A	; 10
    }
  }
  else
  {
    sendLocoNetFredCd( bCount );
     9d6:	90 e0       	ldi	r25, 0x00	; 0
     9d8:	13 d3       	rcall	.+1574   	; 0x1000 <delayTimer>
     9da:	1d d3       	rcall	.+1594   	; 0x1016 <processTimerActions>
  }  

/******************************************************************************/
// main endless loop 
/******************************************************************************/
			setLEDasOutput();
     9dc:	c1 50       	subi	r28, 0x01	; 1
     9de:	d1 f7       	brne	.-12     	; 0x9d4 <main+0x158>
		/*	PORTA &= ~(1<<LED1);
			PORTA &= ~(1<<LED2);
			PORTC &= ~(1<<LED3);
			PORTC &= ~(1<<LED4); */
		// alle LED anschalten
			PORTA |= (1<<LED1);
     9e0:	80 91 53 01 	lds	r24, 0x0153	; 0x800153 <slotArray+0x4>
			PORTA |= (1<<LED2);
			PORTC |= (1<<LED3);
     9e4:	88 23       	and	r24, r24
			disableLED4();
     9e6:	11 f0       	breq	.+4      	; 0x9ec <main+0x170>
     9e8:	90 e0       	ldi	r25, 0x00	; 0
			
		  ADCSRA = 0<< ADEN;		//ADC ausschalten
     9ea:	0a d3       	rcall	.+1556   	; 0x1000 <delayTimer>
		  
	byte testPort = PORTC;
     9ec:	80 91 58 01 	lds	r24, 0x0158	; 0x800158 <slotArray+0x9>
	int8_t shiftedKeyStatus = 0;
	byte new_val = 0;

	byte pressed = 0;
	disableLED1();
     9f0:	88 23       	and	r24, r24
	_delay_1500ms();
     9f2:	11 f0       	breq	.+4      	; 0x9f8 <main+0x17c>
     9f4:	90 e0       	ldi	r25, 0x00	; 0
	enableLED1();
     9f6:	04 d3       	rcall	.+1544   	; 0x1000 <delayTimer>
     9f8:	80 91 65 00 	lds	r24, 0x0065	; 0x800065 <bThrState>
	_delay_1500ms();
     9fc:	84 31       	cpi	r24, 0x14	; 20
	PORTC |= 0x80; //Pullup von Taste1 anschalten
     9fe:	31 f4       	brne	.+12     	; 0xa0c <main+0x190>
			//}
		 //}
		//
	
	
		ProcessShiftKeyInput8Streak(PINC, FUNKEY1);
     a00:	8f e4       	ldi	r24, 0x4F	; 79
     a02:	91 e0       	ldi	r25, 0x01	; 1
     a04:	24 df       	rcall	.-440    	; 0x84e <sendLocoNetAdr>
     a06:	02 c0       	rjmp	.+4      	; 0xa0c <main+0x190>
		ProcessShiftKeyInput8Streak(PINB, FUNKEY2);
     a08:	80 e0       	ldi	r24, 0x00	; 0
     a0a:	32 df       	rcall	.-412    	; 0x870 <sendLocoNetFredCd>
     a0c:	31 dc       	rcall	.-1950   	; 0x270 <setLEDasOutput>
     a0e:	d8 9a       	sbi	0x1b, 0	; 27
		ProcessShiftKeyInput8Streak(PINB, FUNKEY3);
     a10:	d9 9a       	sbi	0x1b, 1	; 27
     a12:	ab 9a       	sbi	0x15, 3	; 21
     a14:	40 dc       	rcall	.-1920   	; 0x296 <disableLED4>
     a16:	16 b8       	out	0x06, r1	; 6
		ProcessShiftKeyInput8Streak(PINA, FUNKEY4);
     a18:	85 b3       	in	r24, 0x15	; 21
     a1a:	37 dc       	rcall	.-1938   	; 0x28a <disableLED1>
     a1c:	0d df       	rcall	.-486    	; 0x838 <_delay_1500ms>
     a1e:	2d dc       	rcall	.-1958   	; 0x27a <enableLED1>
		ProcessFunKeyInput8Streak(PIND, ERW_FUNKEY1);
     a20:	0b df       	rcall	.-490    	; 0x838 <_delay_1500ms>
     a22:	af 9a       	sbi	0x15, 7	; 21
     a24:	83 b3       	in	r24, 0x13	; 19
     a26:	67 e0       	ldi	r22, 0x07	; 7
		ProcessFunKeyInput8Streak(PIND, ERW_FUNKEY2);
     a28:	fb dd       	rcall	.-1034   	; 0x620 <ProcessShiftKeyInput8Streak>
     a2a:	86 b3       	in	r24, 0x16	; 22
     a2c:	60 e0       	ldi	r22, 0x00	; 0
     a2e:	f8 dd       	rcall	.-1040   	; 0x620 <ProcessShiftKeyInput8Streak>
		ProcessFunKeyInput8Streak(PIND, ERW_FUNKEY3);
     a30:	86 b3       	in	r24, 0x16	; 22
     a32:	64 e0       	ldi	r22, 0x04	; 4
     a34:	f5 dd       	rcall	.-1046   	; 0x620 <ProcessShiftKeyInput8Streak>
     a36:	89 b3       	in	r24, 0x19	; 25
		ProcessFunKeyInput8Streak(PIND, ERW_FUNKEY4);
     a38:	62 e0       	ldi	r22, 0x02	; 2
     a3a:	f2 dd       	rcall	.-1052   	; 0x620 <ProcessShiftKeyInput8Streak>
     a3c:	80 b3       	in	r24, 0x10	; 16
     a3e:	63 e0       	ldi	r22, 0x03	; 3
     a40:	5b de       	rcall	.-842    	; 0x6f8 <ProcessFunKeyInput8Streak>
 * ARGUMENTS   : none
 * RETURN VALUE: int, never reached, cause of endless loop
 * NOTES       :   -
 *******************************************************FunctionHeaderEnd******/
int main(void)
{
     a42:	80 b3       	in	r24, 0x10	; 16
     a44:	64 e0       	ldi	r22, 0x04	; 4
     a46:	58 de       	rcall	.-848    	; 0x6f8 <ProcessFunKeyInput8Streak>
     a48:	80 b3       	in	r24, 0x10	; 16
     a4a:	65 e0       	ldi	r22, 0x05	; 5
     a4c:	55 de       	rcall	.-854    	; 0x6f8 <ProcessFunKeyInput8Streak>
     a4e:	80 b3       	in	r24, 0x10	; 16
     a50:	66 e0       	ldi	r22, 0x06	; 6
     a52:	52 de       	rcall	.-860    	; 0x6f8 <ProcessFunKeyInput8Streak>
     a54:	e7 cf       	rjmp	.-50     	; 0xa24 <main+0x1a8>
     a56:	c2 e3       	ldi	r28, 0x32	; 50
     a58:	bd cf       	rjmp	.-134    	; 0x9d4 <main+0x158>

00000a5a <potAdcPowerOff>:
}

// functions -------------------------------------------------------------------

void potAdcPowerOff(void) {
  ADCSRA = (0<<ADEN); // disable ADC
     a5a:	16 b8       	out	0x06, r1	; 6
     a5c:	08 95       	ret

00000a5e <potAdcInit>:
    PRR   &= ~(1<<PRADC); // enable ADC in Power Reduction Register.
    DIDR0 |= (1<<ADC0D);  // disable digital input buffer to reduce
                          // power consumption
  #endif

  ADMUX  = (0<<REFS1) | (1<<REFS0) // AVCC pin as reference
     a5e:	86 e4       	ldi	r24, 0x46	; 70
     a60:	87 b9       	out	0x07, r24	; 7
    | defined(__AVR_ATmega48P__) | defined(__AVR_ATmega88__)   \
    | defined(__AVR_ATmega88A__) | defined(__AVR_ATmega88P__)  \
    | defined(__AVR_ATmega168__) | defined(__AVR_ATmega168A__) \
    | defined(__AVR_ATmega168P__)| defined(__AVR_ATmega328__)  \
    | defined(__AVR_ATmega328P__) | defined(__AVR_ATmega16__)
    ADCSRA = (1<<ADEN)  // Enable ADC
     a62:	86 ec       	ldi	r24, 0xC6	; 198
     a64:	86 b9       	out	0x06, r24	; 6
           | ADPS;      // ADC precaler selection
  #else
    #error "unknown mcu"
  #endif

  while (bit_is_set(ADCSRA, ADSC)); // wait for measurement
     a66:	36 99       	sbic	0x06, 6	; 6
     a68:	fe cf       	rjmp	.-4      	; 0xa66 <potAdcInit+0x8>
  ADCH;                             // throw away first analog value
     a6a:	85 b1       	in	r24, 0x05	; 5
  potAdcSpeedValue = 0;             // ignore first analog value
     a6c:	10 92 7a 00 	sts	0x007A, r1	; 0x80007a <potAdcSpeedValue>
  ADCSRA      |= _BV(ADSC);         // start new measurement
     a70:	36 9a       	sbi	0x06, 6	; 6
     a72:	08 95       	ret

00000a74 <potAdcTimerAction>:
  #define NB_SAMPLES_LOG2 0 // log to basis 2 of number of samples
                            // 3: take arithmetic mean of 8 samples
                            // 2: four samples
                            // 0: single sample

  if (bit_is_clear(ADCSRA, ADSC)) // measurement done
     a74:	36 99       	sbic	0x06, 6	; 6
     a76:	46 c0       	rjmp	.+140    	; 0xb04 <potAdcTimerAction+0x90>
  {
    potAdcRawValue = ADCW;
     a78:	84 b1       	in	r24, 0x04	; 4
     a7a:	95 b1       	in	r25, 0x05	; 5
     a7c:	90 93 79 00 	sts	0x0079, r25	; 0x800079 <potAdcRawValue+0x1>
     a80:	80 93 78 00 	sts	0x0078, r24	; 0x800078 <potAdcRawValue>
    ADCSRA |= _BV(ADSC);          // start new measurement
     a84:	36 9a       	sbi	0x06, 6	; 6

    #if NB_SAMPLES_LOG2 == 0

      potAdcSpeedValue
                = timeFilter( mapSpeedVal( deltaFilter( potAdcRawValue ) ) );
     a86:	40 91 78 00 	lds	r20, 0x0078	; 0x800078 <potAdcRawValue>
     a8a:	50 91 79 00 	lds	r21, 0x0079	; 0x800079 <potAdcRawValue+0x1>
                            // 0: disable filter (for testing)

  static uint16_t deltaFilterState = 0;

  int16_t delta = abs( (int16_t)deltaFilterState - (int16_t)adcVal);
  if( delta >= FILTER_DELTA ) {
     a8e:	80 91 76 00 	lds	r24, 0x0076	; 0x800076 <deltaFilterState.1786>
     a92:	90 91 77 00 	lds	r25, 0x0077	; 0x800077 <deltaFilterState.1786+0x1>
     a96:	84 1b       	sub	r24, r20
     a98:	95 0b       	sbc	r25, r21
     a9a:	9c 01       	movw	r18, r24
     a9c:	22 f4       	brpl	.+8      	; 0xaa6 <potAdcTimerAction+0x32>
     a9e:	22 27       	eor	r18, r18
     aa0:	33 27       	eor	r19, r19
     aa2:	28 1b       	sub	r18, r24
     aa4:	39 0b       	sbc	r19, r25
     aa6:	23 30       	cpi	r18, 0x03	; 3
     aa8:	31 05       	cpc	r19, r1
     aaa:	24 f0       	brlt	.+8      	; 0xab4 <potAdcTimerAction+0x40>
    deltaFilterState = adcVal;
     aac:	50 93 77 00 	sts	0x0077, r21	; 0x800077 <deltaFilterState.1786+0x1>
     ab0:	40 93 76 00 	sts	0x0076, r20	; 0x800076 <deltaFilterState.1786>
 * Map pot values 0..1023 to dcc/loconet speed 0,2..126
 * @param speed
 * @return
 */
static inline uint8_t mapSpeedVal( uint16_t adcValue ) {
  uint8_t speedVal = (uint8_t) (adcValue >> 3);
     ab4:	20 91 76 00 	lds	r18, 0x0076	; 0x800076 <deltaFilterState.1786>
     ab8:	30 91 77 00 	lds	r19, 0x0077	; 0x800077 <deltaFilterState.1786+0x1>
     abc:	36 95       	lsr	r19
     abe:	27 95       	ror	r18
     ac0:	36 95       	lsr	r19
     ac2:	27 95       	ror	r18
     ac4:	36 95       	lsr	r19
     ac6:	27 95       	ror	r18
     ac8:	82 2f       	mov	r24, r18
  if( speedVal > 0 ) {
     aca:	22 23       	and	r18, r18
     acc:	11 f0       	breq	.+4      	; 0xad2 <potAdcTimerAction+0x5e>
    speedVal++; //skip E_STOP
     ace:	81 e0       	ldi	r24, 0x01	; 1
     ad0:	82 0f       	add	r24, r18
                         // time. potAdcTimerAction() is called every
                         // KEY_POLL_TIME ms. (-> sysdef.h)

  static uint8_t timeFilterState = 0;
  static uint8_t count = 0;
  if( count > 0 ) {
     ad2:	90 91 75 00 	lds	r25, 0x0075	; 0x800075 <count.1796>
     ad6:	99 23       	and	r25, r25
     ad8:	29 f0       	breq	.+10     	; 0xae4 <potAdcTimerAction+0x70>
    count--;
     ada:	91 50       	subi	r25, 0x01	; 1
     adc:	90 93 75 00 	sts	0x0075, r25	; 0x800075 <count.1796>
  }
  if( count == 0 && speedVal != timeFilterState ) {
     ae0:	91 11       	cpse	r25, r1
     ae2:	0c c0       	rjmp	.+24     	; 0xafc <potAdcTimerAction+0x88>
     ae4:	8f 37       	cpi	r24, 0x7F	; 127
     ae6:	08 f0       	brcs	.+2      	; 0xaea <potAdcTimerAction+0x76>
     ae8:	8e e7       	ldi	r24, 0x7E	; 126
     aea:	90 91 74 00 	lds	r25, 0x0074	; 0x800074 <timeFilterState.1795>
     aee:	98 17       	cp	r25, r24
     af0:	29 f0       	breq	.+10     	; 0xafc <potAdcTimerAction+0x88>
    timeFilterState = speedVal;
     af2:	80 93 74 00 	sts	0x0074, r24	; 0x800074 <timeFilterState.1795>
    count = FILTER_TIME;
     af6:	8a e0       	ldi	r24, 0x0A	; 10
     af8:	80 93 75 00 	sts	0x0075, r24	; 0x800075 <count.1796>
  }
  return timeFilterState;
     afc:	80 91 74 00 	lds	r24, 0x0074	; 0x800074 <timeFilterState.1795>
    ADCSRA |= _BV(ADSC);          // start new measurement

    #if NB_SAMPLES_LOG2 == 0

      potAdcSpeedValue
                = timeFilter( mapSpeedVal( deltaFilter( potAdcRawValue ) ) );
     b00:	80 93 7a 00 	sts	0x007A, r24	; 0x80007a <potAdcSpeedValue>
     b04:	08 95       	ret

00000b06 <__vector_5>:
* incoming data.
*
**************************************************************************/

ISR(LN_SB_SIGNAL)
{
     b06:	1f 92       	push	r1
     b08:	0f 92       	push	r0
     b0a:	0f b6       	in	r0, 0x3f	; 63
     b0c:	0f 92       	push	r0
     b0e:	11 24       	eor	r1, r1
     b10:	8f 93       	push	r24
     b12:	9f 93       	push	r25
    // Disable the Input Comparator Interrupt
  cbi( LN_SB_INT_ENABLE_REG, LN_SB_INT_ENABLE_BIT );     
     b14:	89 b7       	in	r24, 0x39	; 57
     b16:	8f 7d       	andi	r24, 0xDF	; 223
     b18:	89 bf       	out	0x39, r24	; 57
#ifdef RX_MONITOR
  cbi(PORTD, PD1);
#endif

    // Get the Current Timer1 Count and Add the offset for the Compare target
  lnCompareTarget = LN_TMR_INP_CAPT_REG + LN_TIMER_RX_START_PERIOD ;
     b1a:	86 b5       	in	r24, 0x26	; 38
     b1c:	97 b5       	in	r25, 0x27	; 39
     b1e:	89 56       	subi	r24, 0x69	; 105
     b20:	9d 4f       	sbci	r25, 0xFD	; 253
     b22:	90 93 ae 01 	sts	0x01AE, r25	; 0x8001ae <lnCompareTarget+0x1>
     b26:	80 93 ad 01 	sts	0x01AD, r24	; 0x8001ad <lnCompareTarget>
  LN_TMR_OUTP_CAPT_REG = lnCompareTarget ;
     b2a:	80 91 ad 01 	lds	r24, 0x01AD	; 0x8001ad <lnCompareTarget>
     b2e:	90 91 ae 01 	lds	r25, 0x01AE	; 0x8001ae <lnCompareTarget+0x1>
     b32:	9b bd       	out	0x2b, r25	; 43
     b34:	8a bd       	out	0x2a, r24	; 42

    // Clear the current Compare interrupt status bit and enable the Compare interrupt
  sbi(LN_TMR_INT_STATUS_REG, LN_TMR_INT_STATUS_BIT) ;
     b36:	88 b7       	in	r24, 0x38	; 56
     b38:	80 61       	ori	r24, 0x10	; 16
     b3a:	88 bf       	out	0x38, r24	; 56
  sbi(LN_TMR_INT_ENABLE_REG, LN_TMR_INT_ENABLE_BIT) ; 
     b3c:	89 b7       	in	r24, 0x39	; 57
     b3e:	80 61       	ori	r24, 0x10	; 16
     b40:	89 bf       	out	0x39, r24	; 57

    // Set the State to indicate that we have begun to Receive
  lnState = LN_ST_RX ;
     b42:	84 e0       	ldi	r24, 0x04	; 4
     b44:	80 93 b1 01 	sts	0x01B1, r24	; 0x8001b1 <lnState>

    // Reset the bit counter so that on first increment it is on 0
  lnBitCount = 0;
     b48:	10 92 b2 01 	sts	0x01B2, r1	; 0x8001b2 <lnBitCount>
}
     b4c:	9f 91       	pop	r25
     b4e:	8f 91       	pop	r24
     b50:	0f 90       	pop	r0
     b52:	0f be       	out	0x3f, r0	; 63
     b54:	0f 90       	pop	r0
     b56:	1f 90       	pop	r1
     b58:	18 95       	reti

00000b5a <__vector_6>:
* it samples the bit and shifts it into the buffer.
*
**************************************************************************/

ISR(LN_TMR_SIGNAL)     /* signal handler for timer0 overflow */
{
     b5a:	1f 92       	push	r1
     b5c:	0f 92       	push	r0
     b5e:	0f b6       	in	r0, 0x3f	; 63
     b60:	0f 92       	push	r0
     b62:	11 24       	eor	r1, r1
     b64:	0f 93       	push	r16
     b66:	1f 93       	push	r17
     b68:	2f 93       	push	r18
     b6a:	3f 93       	push	r19
     b6c:	4f 93       	push	r20
     b6e:	5f 93       	push	r21
     b70:	6f 93       	push	r22
     b72:	7f 93       	push	r23
     b74:	8f 93       	push	r24
     b76:	9f 93       	push	r25
     b78:	af 93       	push	r26
     b7a:	bf 93       	push	r27
     b7c:	cf 93       	push	r28
     b7e:	df 93       	push	r29
     b80:	ef 93       	push	r30
     b82:	ff 93       	push	r31
    // Advance the Compare Target
  lnCompareTarget += LN_TIMER_RX_RELOAD_PERIOD ;
     b84:	80 91 ad 01 	lds	r24, 0x01AD	; 0x8001ad <lnCompareTarget>
     b88:	90 91 ae 01 	lds	r25, 0x01AE	; 0x8001ae <lnCompareTarget+0x1>
     b8c:	86 54       	subi	r24, 0x46	; 70
     b8e:	9e 4f       	sbci	r25, 0xFE	; 254
     b90:	90 93 ae 01 	sts	0x01AE, r25	; 0x8001ae <lnCompareTarget+0x1>
     b94:	80 93 ad 01 	sts	0x01AD, r24	; 0x8001ad <lnCompareTarget>
  LN_TMR_OUTP_CAPT_REG = lnCompareTarget ;
     b98:	80 91 ad 01 	lds	r24, 0x01AD	; 0x8001ad <lnCompareTarget>
     b9c:	90 91 ae 01 	lds	r25, 0x01AE	; 0x8001ae <lnCompareTarget+0x1>
     ba0:	9b bd       	out	0x2b, r25	; 43
     ba2:	8a bd       	out	0x2a, r24	; 42

  lnBitCount++;                         //Increment bit_counter
     ba4:	80 91 b2 01 	lds	r24, 0x01B2	; 0x8001b2 <lnBitCount>
     ba8:	8f 5f       	subi	r24, 0xFF	; 255
     baa:	80 93 b2 01 	sts	0x01B2, r24	; 0x8001b2 <lnBitCount>

    // Are we in the RX State
  if( lnState == LN_ST_RX )                // Are we in RX mode
     bae:	80 91 b1 01 	lds	r24, 0x01B1	; 0x8001b1 <lnState>
     bb2:	84 30       	cpi	r24, 0x04	; 4
     bb4:	09 f0       	breq	.+2      	; 0xbb8 <__vector_6+0x5e>
     bb6:	3f c0       	rjmp	.+126    	; 0xc36 <__vector_6+0xdc>
  {
    if( lnBitCount < 9)               // Are we in the Stop Bits phase
     bb8:	80 91 b2 01 	lds	r24, 0x01B2	; 0x8001b2 <lnBitCount>
     bbc:	89 30       	cpi	r24, 0x09	; 9
     bbe:	68 f4       	brcc	.+26     	; 0xbda <__vector_6+0x80>
    {
      lnCurrentByte >>= 1;
     bc0:	80 91 ac 01 	lds	r24, 0x01AC	; 0x8001ac <lnCurrentByte>
     bc4:	86 95       	lsr	r24
     bc6:	80 93 ac 01 	sts	0x01AC, r24	; 0x8001ac <lnCurrentByte>
#ifdef LN_SW_UART_RX_INVERTED
      if( bit_is_clear(LN_RX_PORT, LN_RX_BIT))
#else
      if( bit_is_set(LN_RX_PORT, LN_RX_BIT))
     bca:	45 9b       	sbis	0x08, 5	; 8
     bcc:	eb c0       	rjmp	.+470    	; 0xda4 <__vector_6+0x24a>
#endif

        lnCurrentByte |= 0x80;
     bce:	80 91 ac 01 	lds	r24, 0x01AC	; 0x8001ac <lnCurrentByte>
     bd2:	80 68       	ori	r24, 0x80	; 128
     bd4:	80 93 ac 01 	sts	0x01AC, r24	; 0x8001ac <lnCurrentByte>
     bd8:	e5 c0       	rjmp	.+458    	; 0xda4 <__vector_6+0x24a>
      return ;
    }

      // Clear the Start Bit Interrupt Status Flag and Enable ready to 
      // detect the next Start Bit
    sbi( LN_SB_INT_STATUS_REG, LN_SB_INT_STATUS_BIT ) ;
     bda:	88 b7       	in	r24, 0x38	; 56
     bdc:	80 62       	ori	r24, 0x20	; 32
     bde:	88 bf       	out	0x38, r24	; 56
    sbi( LN_SB_INT_ENABLE_REG, LN_SB_INT_ENABLE_BIT ) ;
     be0:	89 b7       	in	r24, 0x39	; 57
     be2:	80 62       	ori	r24, 0x20	; 32
     be4:	89 bf       	out	0x39, r24	; 57

      // If the Stop bit is not Set then we have a Framing Error
#ifdef LN_SW_UART_RX_INVERTED
    if( bit_is_set(LN_RX_PORT,LN_RX_BIT) )
#else
    if( bit_is_clear(LN_RX_PORT,LN_RX_BIT) )
     be6:	45 99       	sbic	0x08, 5	; 8
     be8:	0a c0       	rjmp	.+20     	; 0xbfe <__vector_6+0xa4>
#endif
      lnRxBuffer->Stats.RxErrors++ ;
     bea:	e0 91 af 01 	lds	r30, 0x01AF	; 0x8001af <lnRxBuffer>
     bee:	f0 91 b0 01 	lds	r31, 0x01B0	; 0x8001b0 <lnRxBuffer+0x1>
     bf2:	e9 57       	subi	r30, 0x79	; 121
     bf4:	ff 4f       	sbci	r31, 0xFF	; 255
     bf6:	80 81       	ld	r24, Z
     bf8:	8f 5f       	subi	r24, 0xFF	; 255
     bfa:	80 83       	st	Z, r24
     bfc:	17 c0       	rjmp	.+46     	; 0xc2c <__vector_6+0xd2>

    else
        // Put the received byte in the buffer
      addByteLnBuf( lnRxBuffer, lnCurrentByte ) ;
     bfe:	40 91 ac 01 	lds	r20, 0x01AC	; 0x8001ac <lnCurrentByte>
     c02:	80 91 af 01 	lds	r24, 0x01AF	; 0x8001af <lnRxBuffer>
     c06:	90 91 b0 01 	lds	r25, 0x01B0	; 0x8001b0 <lnRxBuffer+0x1>
void addByteLnBuf( LnBuf *Buffer, byte newByte );
void addMsgLnBuf( LnBuf *Buffer, volatile lnMsg * newMsg );
#else
static inline void addByteLnBuf( LnBuf *Buffer, byte newByte )
{
	Buffer->Buf[ Buffer->WriteIndex++ ] = newByte ;
     c0a:	fc 01       	movw	r30, r24
     c0c:	e0 58       	subi	r30, 0x80	; 128
     c0e:	ff 4f       	sbci	r31, 0xFF	; 255
     c10:	30 81       	ld	r19, Z
     c12:	21 e0       	ldi	r18, 0x01	; 1
     c14:	23 0f       	add	r18, r19
     c16:	20 83       	st	Z, r18
     c18:	fc 01       	movw	r30, r24
     c1a:	e3 0f       	add	r30, r19
     c1c:	f1 1d       	adc	r31, r1
     c1e:	40 83       	st	Z, r20
	if( Buffer->WriteIndex >= LN_BUF_SIZE )
     c20:	22 23       	and	r18, r18
     c22:	24 f4       	brge	.+8      	; 0xc2c <__vector_6+0xd2>
		Buffer->WriteIndex = 0 ;
     c24:	fc 01       	movw	r30, r24
     c26:	e0 58       	subi	r30, 0x80	; 128
     c28:	ff 4f       	sbci	r31, 0xFF	; 255
     c2a:	10 82       	st	Z, r1

    lnBitCount = 0 ;
     c2c:	10 92 b2 01 	sts	0x01B2, r1	; 0x8001b2 <lnBitCount>
    lnState = LN_ST_CD_BACKOFF ;
     c30:	81 e0       	ldi	r24, 0x01	; 1
     c32:	80 93 b1 01 	sts	0x01B1, r24	; 0x8001b1 <lnState>
  }


    // Are we in the TX State
  if( lnState == LN_ST_TX )
     c36:	80 91 b1 01 	lds	r24, 0x01B1	; 0x8001b1 <lnState>
     c3a:	83 30       	cpi	r24, 0x03	; 3
     c3c:	09 f0       	breq	.+2      	; 0xc40 <__vector_6+0xe6>
     c3e:	7d c0       	rjmp	.+250    	; 0xd3a <__vector_6+0x1e0>
  #endif
#else  // inverted is the normal case, just a NPN between TX pin and LN:
  #ifdef LN_SW_UART_RX_INVERTED
    if( ( ( LN_TX_PORT >> LN_TX_BIT ) & 0x01 ) != ( ( LN_RX_PORT >> LN_RX_BIT ) & 0x01 ) )
  #else
    if( ( ( LN_TX_PORT >> LN_TX_BIT ) & 0x01 ) == ( ( LN_RX_PORT >> LN_RX_BIT ) & 0x01 ) )
     c40:	98 b3       	in	r25, 0x18	; 24
     c42:	88 b1       	in	r24, 0x08	; 8
     c44:	96 95       	lsr	r25
     c46:	82 95       	swap	r24
     c48:	86 95       	lsr	r24
     c4a:	87 70       	andi	r24, 0x07	; 7
     c4c:	89 27       	eor	r24, r25
     c4e:	80 fd       	sbrc	r24, 0
     c50:	06 c0       	rjmp	.+12     	; 0xc5e <__vector_6+0x104>
  #endif
#endif
    {
      lnBitCount = 0 ;
     c52:	10 92 b2 01 	sts	0x01B2, r1	; 0x8001b2 <lnBitCount>
      lnState = LN_ST_TX_COLLISION ;
     c56:	82 e0       	ldi	r24, 0x02	; 2
     c58:	80 93 b1 01 	sts	0x01B1, r24	; 0x8001b1 <lnState>
     c5c:	6e c0       	rjmp	.+220    	; 0xd3a <__vector_6+0x1e0>
    }
      // Send each Bit
    else if( lnBitCount < 9)
     c5e:	80 91 b2 01 	lds	r24, 0x01B2	; 0x8001b2 <lnBitCount>
     c62:	89 30       	cpi	r24, 0x09	; 9
     c64:	68 f4       	brcc	.+26     	; 0xc80 <__vector_6+0x126>
    {
#ifdef TX_START_MEASUREMENT
			cbi(TX_MEASUREMENT_PORT, TX_MEASUREMENT_PIN);
#endif
			
      if( lnCurrentByte & 0x01 )
     c66:	80 91 ac 01 	lds	r24, 0x01AC	; 0x8001ac <lnCurrentByte>
     c6a:	80 ff       	sbrs	r24, 0
     c6c:	02 c0       	rjmp	.+4      	; 0xc72 <__vector_6+0x118>
        LN_SW_UART_SET_TX_HIGH
     c6e:	c1 98       	cbi	0x18, 1	; 24
     c70:	01 c0       	rjmp	.+2      	; 0xc74 <__vector_6+0x11a>

      else
        LN_SW_UART_SET_TX_LOW
     c72:	c1 9a       	sbi	0x18, 1	; 24

      lnCurrentByte >>= 1;
     c74:	80 91 ac 01 	lds	r24, 0x01AC	; 0x8001ac <lnCurrentByte>
     c78:	86 95       	lsr	r24
     c7a:	80 93 ac 01 	sts	0x01AC, r24	; 0x8001ac <lnCurrentByte>
     c7e:	5d c0       	rjmp	.+186    	; 0xd3a <__vector_6+0x1e0>
    }
      // When the Data Bits are done, generate stop-bit
    else if( lnBitCount ==  9)
     c80:	80 91 b2 01 	lds	r24, 0x01B2	; 0x8001b2 <lnBitCount>
     c84:	89 30       	cpi	r24, 0x09	; 9
     c86:	11 f4       	brne	.+4      	; 0xc8c <__vector_6+0x132>
      LN_SW_UART_SET_TX_HIGH
     c88:	c1 98       	cbi	0x18, 1	; 24
     c8a:	57 c0       	rjmp	.+174    	; 0xd3a <__vector_6+0x1e0>

      // Any more bytes in buffer
    else if( ++lnTxIndex < lnTxLength )
     c8c:	80 91 aa 01 	lds	r24, 0x01AA	; 0x8001aa <lnTxIndex>
     c90:	8f 5f       	subi	r24, 0xFF	; 255
     c92:	80 93 aa 01 	sts	0x01AA, r24	; 0x8001aa <lnTxIndex>
     c96:	90 91 ab 01 	lds	r25, 0x01AB	; 0x8001ab <lnTxLength>
     c9a:	89 17       	cp	r24, r25
     c9c:	e8 f4       	brcc	.+58     	; 0xcd8 <__vector_6+0x17e>
    {
        // Setup for the next byte
      lnBitCount = 0 ;
     c9e:	10 92 b2 01 	sts	0x01B2, r1	; 0x8001b2 <lnBitCount>
      lnCurrentByte = lnTxData->data[ lnTxIndex ] ;
     ca2:	e0 91 b3 01 	lds	r30, 0x01B3	; 0x8001b3 <lnTxData>
     ca6:	f0 91 b4 01 	lds	r31, 0x01B4	; 0x8001b4 <lnTxData+0x1>
     caa:	80 91 aa 01 	lds	r24, 0x01AA	; 0x8001aa <lnTxIndex>
     cae:	e8 0f       	add	r30, r24
     cb0:	f1 1d       	adc	r31, r1
     cb2:	80 81       	ld	r24, Z
     cb4:	80 93 ac 01 	sts	0x01AC, r24	; 0x8001ac <lnCurrentByte>

        // Begin the Start Bit
      LN_SW_UART_SET_TX_LOW
     cb8:	c1 9a       	sbi	0x18, 1	; 24
			sbi(TX_MEASUREMENT_PORT, TX_MEASUREMENT_PIN);
#endif

        // Get the Current Timer1 Count and Add the offset for the Compare target
        // added adjustment value for bugfix (Olaf Funke)
      lnCompareTarget = LN_TMR_COUNT_REG + LN_TIMER_TX_RELOAD_PERIOD - LN_TIMER_TX_RELOAD_ADJUST; 
     cba:	8c b5       	in	r24, 0x2c	; 44
     cbc:	9d b5       	in	r25, 0x2d	; 45
     cbe:	88 5a       	subi	r24, 0xA8	; 168
     cc0:	9e 4f       	sbci	r25, 0xFE	; 254
     cc2:	90 93 ae 01 	sts	0x01AE, r25	; 0x8001ae <lnCompareTarget+0x1>
     cc6:	80 93 ad 01 	sts	0x01AD, r24	; 0x8001ad <lnCompareTarget>
      LN_TMR_OUTP_CAPT_REG = lnCompareTarget ;
     cca:	80 91 ad 01 	lds	r24, 0x01AD	; 0x8001ad <lnCompareTarget>
     cce:	90 91 ae 01 	lds	r25, 0x01AE	; 0x8001ae <lnCompareTarget+0x1>
     cd2:	9b bd       	out	0x2b, r25	; 43
     cd4:	8a bd       	out	0x2a, r24	; 42
     cd6:	31 c0       	rjmp	.+98     	; 0xd3a <__vector_6+0x1e0>
    }
    else
    {
        // Successfully Sent all bytes in the buffer
        // so set the Packet Status to Done
      lnTxSuccess = 1 ;
     cd8:	81 e0       	ldi	r24, 0x01	; 1
     cda:	80 93 a9 01 	sts	0x01A9, r24	; 0x8001a9 <lnTxSuccess>

        // Now copy the TX Packet into the RX Buffer
      addMsgLnBuf( lnRxBuffer, lnTxData );
     cde:	c0 91 b3 01 	lds	r28, 0x01B3	; 0x8001b3 <lnTxData>
     ce2:	d0 91 b4 01 	lds	r29, 0x01B4	; 0x8001b4 <lnTxData+0x1>
     ce6:	00 91 af 01 	lds	r16, 0x01AF	; 0x8001af <lnRxBuffer>
     cea:	10 91 b0 01 	lds	r17, 0x01B0	; 0x8001b0 <lnRxBuffer+0x1>
static inline void addMsgLnBuf( LnBuf *Buffer, volatile lnMsg * newMsg )
{
	byte	Index ;
	byte 	Length ;

	Length = getLnMsgSize( newMsg ) ;
     cee:	ce 01       	movw	r24, r28
     cf0:	ea d1       	rcall	.+980    	; 0x10c6 <getLnMsgSize>
	for( Index = 0; Index < Length; Index++ )
     cf2:	88 23       	and	r24, r24
     cf4:	e9 f0       	breq	.+58     	; 0xd30 <__vector_6+0x1d6>
     cf6:	81 50       	subi	r24, 0x01	; 1
     cf8:	68 2f       	mov	r22, r24
     cfa:	70 e0       	ldi	r23, 0x00	; 0
     cfc:	6f 5f       	subi	r22, 0xFF	; 255
     cfe:	7f 4f       	sbci	r23, 0xFF	; 255
     d00:	80 e0       	ldi	r24, 0x00	; 0
     d02:	90 e0       	ldi	r25, 0x00	; 0
void addByteLnBuf( LnBuf *Buffer, byte newByte );
void addMsgLnBuf( LnBuf *Buffer, volatile lnMsg * newMsg );
#else
static inline void addByteLnBuf( LnBuf *Buffer, byte newByte )
{
	Buffer->Buf[ Buffer->WriteIndex++ ] = newByte ;
     d04:	f8 01       	movw	r30, r16
     d06:	e0 58       	subi	r30, 0x80	; 128
     d08:	ff 4f       	sbci	r31, 0xFF	; 255
	byte	Index ;
	byte 	Length ;

	Length = getLnMsgSize( newMsg ) ;
	for( Index = 0; Index < Length; Index++ )
		addByteLnBuf(Buffer, newMsg->data[ Index ] ) ;
     d0a:	de 01       	movw	r26, r28
     d0c:	a8 0f       	add	r26, r24
     d0e:	b9 1f       	adc	r27, r25
     d10:	4c 91       	ld	r20, X
void addByteLnBuf( LnBuf *Buffer, byte newByte );
void addMsgLnBuf( LnBuf *Buffer, volatile lnMsg * newMsg );
#else
static inline void addByteLnBuf( LnBuf *Buffer, byte newByte )
{
	Buffer->Buf[ Buffer->WriteIndex++ ] = newByte ;
     d12:	30 81       	ld	r19, Z
     d14:	21 e0       	ldi	r18, 0x01	; 1
     d16:	23 0f       	add	r18, r19
     d18:	20 83       	st	Z, r18
     d1a:	d8 01       	movw	r26, r16
     d1c:	a3 0f       	add	r26, r19
     d1e:	b1 1d       	adc	r27, r1
     d20:	4c 93       	st	X, r20
	if( Buffer->WriteIndex >= LN_BUF_SIZE )
     d22:	22 23       	and	r18, r18
     d24:	0c f4       	brge	.+2      	; 0xd28 <__vector_6+0x1ce>
		Buffer->WriteIndex = 0 ;
     d26:	10 82       	st	Z, r1
     d28:	01 96       	adiw	r24, 0x01	; 1
{
	byte	Index ;
	byte 	Length ;

	Length = getLnMsgSize( newMsg ) ;
	for( Index = 0; Index < Length; Index++ )
     d2a:	86 17       	cp	r24, r22
     d2c:	97 07       	cpc	r25, r23
     d2e:	69 f7       	brne	.-38     	; 0xd0a <__vector_6+0x1b0>

        // Begin CD Backoff state
      lnBitCount = 0 ;
     d30:	10 92 b2 01 	sts	0x01B2, r1	; 0x8001b2 <lnBitCount>
      lnState = LN_ST_CD_BACKOFF ;      
     d34:	81 e0       	ldi	r24, 0x01	; 1
     d36:	80 93 b1 01 	sts	0x01B1, r24	; 0x8001b1 <lnState>
    }
  }

    // Note we may have got here from a failed TX cycle, if so BitCount will be 0
  if( lnState == LN_ST_TX_COLLISION )
     d3a:	80 91 b1 01 	lds	r24, 0x01B1	; 0x8001b1 <lnState>
     d3e:	82 30       	cpi	r24, 0x02	; 2
     d40:	c9 f4       	brne	.+50     	; 0xd74 <__vector_6+0x21a>
  {
    if( lnBitCount == 0 )
     d42:	80 91 b2 01 	lds	r24, 0x01B2	; 0x8001b2 <lnBitCount>
     d46:	81 11       	cpse	r24, r1
     d48:	02 c0       	rjmp	.+4      	; 0xd4e <__vector_6+0x1f4>
    {
        // Pull the TX Line low to indicate Collision
      LN_SW_UART_SET_TX_LOW
     d4a:	c1 9a       	sbi	0x18, 1	; 24
     d4c:	13 c0       	rjmp	.+38     	; 0xd74 <__vector_6+0x21a>
#ifdef COLLISION_MONITOR
      cbi( COLLISION_MONITOR_PORT,COLLISION_MONITOR_BIT ) ;
#endif
    }
    else if( lnBitCount >= LN_COLLISION_TICKS )
     d4e:	80 91 b2 01 	lds	r24, 0x01B2	; 0x8001b2 <lnBitCount>
     d52:	8f 30       	cpi	r24, 0x0F	; 15
     d54:	78 f0       	brcs	.+30     	; 0xd74 <__vector_6+0x21a>
    {
        // Release the TX Line
      LN_SW_UART_SET_TX_HIGH
     d56:	c1 98       	cbi	0x18, 1	; 24
#ifdef COLLISION_MONITOR
      sbi( COLLISION_MONITOR_PORT,COLLISION_MONITOR_BIT ) ;
#endif

      lnBitCount = 0 ;
     d58:	10 92 b2 01 	sts	0x01B2, r1	; 0x8001b2 <lnBitCount>
      lnState = LN_ST_CD_BACKOFF ;
     d5c:	81 e0       	ldi	r24, 0x01	; 1
     d5e:	80 93 b1 01 	sts	0x01B1, r24	; 0x8001b1 <lnState>

      lnRxBuffer->Stats.Collisions++ ;
     d62:	e0 91 af 01 	lds	r30, 0x01AF	; 0x8001af <lnRxBuffer>
     d66:	f0 91 b0 01 	lds	r31, 0x01B0	; 0x8001b0 <lnRxBuffer+0x1>
     d6a:	e5 57       	subi	r30, 0x75	; 117
     d6c:	ff 4f       	sbci	r31, 0xFF	; 255
     d6e:	80 81       	ld	r24, Z
     d70:	8f 5f       	subi	r24, 0xFF	; 255
     d72:	80 83       	st	Z, r24
    }
  }

  if( lnState == LN_ST_CD_BACKOFF )
     d74:	80 91 b1 01 	lds	r24, 0x01B1	; 0x8001b1 <lnState>
     d78:	81 30       	cpi	r24, 0x01	; 1
     d7a:	a1 f4       	brne	.+40     	; 0xda4 <__vector_6+0x24a>
  {
    if( lnBitCount == 0 )
     d7c:	80 91 b2 01 	lds	r24, 0x01B2	; 0x8001b2 <lnBitCount>
     d80:	81 11       	cpse	r24, r1
     d82:	07 c0       	rjmp	.+14     	; 0xd92 <__vector_6+0x238>
    {
        // Even though we are waiting, other nodes may try and transmit early
        // so Clear the Start Bit Interrupt Status Flag and Enable ready to 
        // detect the next Start Bit
      sbi( LN_SB_INT_STATUS_REG, LN_SB_INT_STATUS_BIT ) ;
     d84:	88 b7       	in	r24, 0x38	; 56
     d86:	80 62       	ori	r24, 0x20	; 32
     d88:	88 bf       	out	0x38, r24	; 56
      sbi( LN_SB_INT_ENABLE_REG, LN_SB_INT_ENABLE_BIT ) ;
     d8a:	89 b7       	in	r24, 0x39	; 57
     d8c:	80 62       	ori	r24, 0x20	; 32
     d8e:	89 bf       	out	0x39, r24	; 57
     d90:	09 c0       	rjmp	.+18     	; 0xda4 <__vector_6+0x24a>
    }
    else if( lnBitCount >= LN_BACKOFF_MAX )
     d92:	80 91 b2 01 	lds	r24, 0x01B2	; 0x8001b2 <lnBitCount>
     d96:	88 33       	cpi	r24, 0x38	; 56
     d98:	28 f0       	brcs	.+10     	; 0xda4 <__vector_6+0x24a>
    { // declare network to free after maximum backoff delay
      lnState = LN_ST_IDLE ;
     d9a:	10 92 b1 01 	sts	0x01B1, r1	; 0x8001b1 <lnState>
      cbi( LN_TMR_INT_ENABLE_REG, LN_TMR_INT_ENABLE_BIT ) ;
     d9e:	89 b7       	in	r24, 0x39	; 57
     da0:	8f 7e       	andi	r24, 0xEF	; 239
     da2:	89 bf       	out	0x39, r24	; 57
    }
  }
}
     da4:	ff 91       	pop	r31
     da6:	ef 91       	pop	r30
     da8:	df 91       	pop	r29
     daa:	cf 91       	pop	r28
     dac:	bf 91       	pop	r27
     dae:	af 91       	pop	r26
     db0:	9f 91       	pop	r25
     db2:	8f 91       	pop	r24
     db4:	7f 91       	pop	r23
     db6:	6f 91       	pop	r22
     db8:	5f 91       	pop	r21
     dba:	4f 91       	pop	r20
     dbc:	3f 91       	pop	r19
     dbe:	2f 91       	pop	r18
     dc0:	1f 91       	pop	r17
     dc2:	0f 91       	pop	r16
     dc4:	0f 90       	pop	r0
     dc6:	0f be       	out	0x3f, r0	; 63
     dc8:	0f 90       	pop	r0
     dca:	1f 90       	pop	r1
     dcc:	18 95       	reti

00000dce <initLocoNetHardware>:
  sbi(TX_MEASUREMENT_DDR, TX_MEASUREMENT_PIN);
  cbi(TX_MEASUREMENT_PORT, TX_MEASUREMENT_PIN);
#endif

	
	lnRxBuffer = RxBuffer ;
     dce:	90 93 b0 01 	sts	0x01B0, r25	; 0x8001b0 <lnRxBuffer+0x1>
     dd2:	80 93 af 01 	sts	0x01AF, r24	; 0x8001af <lnRxBuffer>

    // Set the TX line to Inactive
  LN_SW_UART_SET_TX_HIGH
     dd6:	c1 98       	cbi	0x18, 1	; 24
  sbi( LN_TX_DDR, LN_TX_BIT ) ;
     dd8:	b9 9a       	sbi	0x17, 1	; 23
	ACSR |= (1<<ACBG)|(1<<ACO)|(1<<ACIC);	// turn on comparitor, bandgap, output, input capture
	ADMUX |= (1<<REFS0)|(1<<REFS1)|1;		//choose internal 2.56V source and Chl 1
	TCCR1B = (TCCR1B & 0xF8) | (1<<ICES1) | LN_TMR_PRESCALER ;    		// Set Rising Edge and Timer Clock Source 
#elif (defined wBOARD_FREDI || defined LN_SW_USE_AC_AS_IN_FREDI)
	// Enable Analog Comparator to Trigger the Input Capture unit
	ACSR = (1<<ACI) | (1<<ACIS1) | (1<<ACIS0) | (1<<ACIC) ;
     dda:	87 e1       	ldi	r24, 0x17	; 23
     ddc:	88 b9       	out	0x08, r24	; 8
    ACSR = 1<<ACD ;
  #endif
//	TCCR1B |= (1<<ICNC1) ;    		// Enable Noise Canceller 
#endif

  lnState = LN_ST_IDLE ;
     dde:	10 92 b1 01 	sts	0x01B1, r1	; 0x8001b1 <lnState>

    //Clear StartBit Interrupt flag
  sbi( LN_SB_INT_STATUS_REG, LN_SB_INT_STATUS_BIT ) ;
     de2:	88 b7       	in	r24, 0x38	; 56
     de4:	80 62       	ori	r24, 0x20	; 32
     de6:	88 bf       	out	0x38, r24	; 56

    //Enable StartBit Interrupt
  sbi( LN_SB_INT_ENABLE_REG, LN_SB_INT_ENABLE_BIT ) ;
     de8:	89 b7       	in	r24, 0x39	; 57
     dea:	80 62       	ori	r24, 0x20	; 32
     dec:	89 bf       	out	0x39, r24	; 57

    // Set Timer Clock Source 
  LN_TMR_CONTROL_REG = (LN_TMR_CONTROL_REG & 0xF8) | LN_TMR_PRESCALER ;
     dee:	8e b5       	in	r24, 0x2e	; 46
     df0:	88 7f       	andi	r24, 0xF8	; 248
     df2:	81 60       	ori	r24, 0x01	; 1
     df4:	8e bd       	out	0x2e, r24	; 46
     df6:	08 95       	ret

00000df8 <sendLocoNetPacketTry>:
}


LN_STATUS sendLocoNetPacketTry(lnMsg *TxData, unsigned char ucPrioDelay)
{
     df8:	1f 93       	push	r17
     dfa:	cf 93       	push	r28
     dfc:	df 93       	push	r29
     dfe:	ec 01       	movw	r28, r24
  byte  CheckSum ;
  byte  CheckLength ;

  lnTxLength = getLnMsgSize( TxData ) ;
     e00:	16 2f       	mov	r17, r22
     e02:	61 d1       	rcall	.+706    	; 0x10c6 <getLnMsgSize>
     e04:	80 93 ab 01 	sts	0x01AB, r24	; 0x8001ab <lnTxLength>

  // First calculate the checksum as it may not have been done
  CheckLength = lnTxLength - 1 ;
     e08:	20 91 ab 01 	lds	r18, 0x01AB	; 0x8001ab <lnTxLength>
  CheckSum = 0xFF ;

  for( lnTxIndex = 0; lnTxIndex < CheckLength; lnTxIndex++ )
     e0c:	21 50       	subi	r18, 0x01	; 1
     e0e:	10 92 aa 01 	sts	0x01AA, r1	; 0x8001aa <lnTxIndex>
     e12:	80 91 aa 01 	lds	r24, 0x01AA	; 0x8001aa <lnTxIndex>
     e16:	82 17       	cp	r24, r18
     e18:	90 f4       	brcc	.+36     	; 0xe3e <sendLocoNetPacketTry+0x46>
      CheckSum ^= TxData->data[ lnTxIndex ] ;
     e1a:	9f ef       	ldi	r25, 0xFF	; 255
     e1c:	80 91 aa 01 	lds	r24, 0x01AA	; 0x8001aa <lnTxIndex>
     e20:	fe 01       	movw	r30, r28
     e22:	e8 0f       	add	r30, r24
     e24:	f1 1d       	adc	r31, r1
     e26:	80 81       	ld	r24, Z

  // First calculate the checksum as it may not have been done
  CheckLength = lnTxLength - 1 ;
  CheckSum = 0xFF ;

  for( lnTxIndex = 0; lnTxIndex < CheckLength; lnTxIndex++ )
     e28:	98 27       	eor	r25, r24
     e2a:	80 91 aa 01 	lds	r24, 0x01AA	; 0x8001aa <lnTxIndex>
     e2e:	8f 5f       	subi	r24, 0xFF	; 255
     e30:	80 93 aa 01 	sts	0x01AA, r24	; 0x8001aa <lnTxIndex>
     e34:	80 91 aa 01 	lds	r24, 0x01AA	; 0x8001aa <lnTxIndex>
     e38:	82 17       	cp	r24, r18
     e3a:	80 f3       	brcs	.-32     	; 0xe1c <sendLocoNetPacketTry+0x24>

  lnTxLength = getLnMsgSize( TxData ) ;

  // First calculate the checksum as it may not have been done
  CheckLength = lnTxLength - 1 ;
  CheckSum = 0xFF ;
     e3c:	01 c0       	rjmp	.+2      	; 0xe40 <sendLocoNetPacketTry+0x48>

  for( lnTxIndex = 0; lnTxIndex < CheckLength; lnTxIndex++ )
      CheckSum ^= TxData->data[ lnTxIndex ] ;
  
  TxData->data[ CheckLength ] = CheckSum ; 
     e3e:	9f ef       	ldi	r25, 0xFF	; 255
     e40:	fe 01       	movw	r30, r28
     e42:	e2 0f       	add	r30, r18
     e44:	f1 1d       	adc	r31, r1
  // clip maximum prio delay
  if (ucPrioDelay > LN_BACKOFF_MAX)
    ucPrioDelay = LN_BACKOFF_MAX;

  // if priority delay was waited now, declare net as free for this try
  cli();  // disabling interrupt to avoid confusion by ISR changing lnState while we want to do it
     e46:	90 83       	st	Z, r25
  if (lnState == LN_ST_CD_BACKOFF)
     e48:	f8 94       	cli
     e4a:	80 91 b1 01 	lds	r24, 0x01B1	; 0x8001b1 <lnState>
     e4e:	81 30       	cpi	r24, 0x01	; 1
  {
    if (lnBitCount >= ucPrioDelay)  // Likely we don't want to wait as long as
     e50:	61 f4       	brne	.+24     	; 0xe6a <sendLocoNetPacketTry+0x72>
     e52:	80 91 b2 01 	lds	r24, 0x01B2	; 0x8001b2 <lnBitCount>
     e56:	19 33       	cpi	r17, 0x39	; 57
     e58:	08 f0       	brcs	.+2      	; 0xe5c <sendLocoNetPacketTry+0x64>
     e5a:	18 e3       	ldi	r17, 0x38	; 56
     e5c:	81 17       	cp	r24, r17
    {                               // the timer ISR waits its maximum delay.
      lnState = LN_ST_IDLE ;
     e5e:	28 f0       	brcs	.+10     	; 0xe6a <sendLocoNetPacketTry+0x72>
     e60:	10 92 b1 01 	sts	0x01B1, r1	; 0x8001b1 <lnState>
      cbi( LN_TMR_INT_ENABLE_REG, LN_TMR_INT_ENABLE_BIT ) ;
     e64:	89 b7       	in	r24, 0x39	; 57
     e66:	8f 7e       	andi	r24, 0xEF	; 239
    }
  }
  sei();  // a delayed start bit interrupt will happen now,
     e68:	89 bf       	out	0x39, r24	; 57
          // a delayed timer interrupt was stalled

  // If the Network is not Idle, don't start the packet
  if (lnState == LN_ST_CD_BACKOFF)
     e6a:	78 94       	sei
     e6c:	80 91 b1 01 	lds	r24, 0x01B1	; 0x8001b1 <lnState>
     e70:	81 30       	cpi	r24, 0x01	; 1
  {
    if (lnBitCount < LN_CARRIER_TICKS)   // in carrier detect timer?
     e72:	39 f4       	brne	.+14     	; 0xe82 <sendLocoNetPacketTry+0x8a>
     e74:	90 91 b2 01 	lds	r25, 0x01B2	; 0x8001b2 <lnBitCount>
      return LN_CD_BACKOFF;
     e78:	94 31       	cpi	r25, 0x14	; 20
     e7a:	08 f0       	brcs	.+2      	; 0xe7e <sendLocoNetPacketTry+0x86>
     e7c:	57 c0       	rjmp	.+174    	; 0xf2c <sendLocoNetPacketTry+0x134>
     e7e:	80 e0       	ldi	r24, 0x00	; 0
    else
      return LN_PRIO_BACKOFF;
  }

  if( lnState != LN_ST_IDLE )
     e80:	55 c0       	rjmp	.+170    	; 0xf2c <sendLocoNetPacketTry+0x134>
     e82:	80 91 b1 01 	lds	r24, 0x01B1	; 0x8001b1 <lnState>
     e86:	81 11       	cpse	r24, r1
    return LN_NETWORK_BUSY;  // neither idle nor backoff -> busy

  // We need to do this with interrupts off.
  // The last time we check for free net until sending our start bit
  // must be as short as possible, not interrupted.
  cli() ;
     e88:	4e c0       	rjmp	.+156    	; 0xf26 <sendLocoNetPacketTry+0x12e>
  // Before we do anything else - Disable StartBit Interrupt
  cbi( LN_SB_INT_ENABLE_REG, LN_SB_INT_ENABLE_BIT ) ;
     e8a:	f8 94       	cli
     e8c:	89 b7       	in	r24, 0x39	; 57
     e8e:	8f 7d       	andi	r24, 0xDF	; 223
  if (bit_is_set(LN_SB_INT_STATUS_REG, LN_SB_INT_STATUS_BIT))
     e90:	89 bf       	out	0x39, r24	; 57
     e92:	08 b6       	in	r0, 0x38	; 56
     e94:	05 fe       	sbrs	r0, 5
  {
    // first we disabled it, than before sending the start bit, we found out
    // that somebody was faster by examining the start bit interrupt request flag
    sbi( LN_SB_INT_ENABLE_REG, LN_SB_INT_ENABLE_BIT ) ;
     e96:	06 c0       	rjmp	.+12     	; 0xea4 <sendLocoNetPacketTry+0xac>
     e98:	89 b7       	in	r24, 0x39	; 57
     e9a:	80 62       	ori	r24, 0x20	; 32
    sei() ;  // receive now what our rival is sending
     e9c:	89 bf       	out	0x39, r24	; 57
    return LN_NETWORK_BUSY;
     e9e:	78 94       	sei
     ea0:	82 e0       	ldi	r24, 0x02	; 2
  }

  LN_SW_UART_SET_TX_LOW        // Begin the Start Bit
     ea2:	44 c0       	rjmp	.+136    	; 0xf2c <sendLocoNetPacketTry+0x134>
  // added adjustment value for bugfix (Olaf Funke)
#ifdef TX_START_MEASUREMENT
	sbi(TX_MEASUREMENT_PORT, TX_MEASUREMENT_PIN);
#endif
	
  lnCompareTarget = LN_TMR_COUNT_REG + LN_TIMER_TX_RELOAD_PERIOD - LN_TIMER_TX_RELOAD_ADJUST;
     ea4:	c1 9a       	sbi	0x18, 1	; 24
     ea6:	8c b5       	in	r24, 0x2c	; 44
     ea8:	9d b5       	in	r25, 0x2d	; 45
     eaa:	88 5a       	subi	r24, 0xA8	; 168
     eac:	9e 4f       	sbci	r25, 0xFE	; 254
     eae:	90 93 ae 01 	sts	0x01AE, r25	; 0x8001ae <lnCompareTarget+0x1>
     eb2:	80 93 ad 01 	sts	0x01AD, r24	; 0x8001ad <lnCompareTarget>
  LN_TMR_OUTP_CAPT_REG = lnCompareTarget ;
     eb6:	80 91 ad 01 	lds	r24, 0x01AD	; 0x8001ad <lnCompareTarget>
     eba:	90 91 ae 01 	lds	r25, 0x01AE	; 0x8001ae <lnCompareTarget+0x1>
     ebe:	9b bd       	out	0x2b, r25	; 43

  sei() ;
     ec0:	8a bd       	out	0x2a, r24	; 42

  lnTxData = TxData ;
     ec2:	78 94       	sei
     ec4:	d0 93 b4 01 	sts	0x01B4, r29	; 0x8001b4 <lnTxData+0x1>
     ec8:	c0 93 b3 01 	sts	0x01B3, r28	; 0x8001b3 <lnTxData>
  lnTxIndex = 0 ;
     ecc:	10 92 aa 01 	sts	0x01AA, r1	; 0x8001aa <lnTxIndex>
  lnTxSuccess = 0 ;
     ed0:	10 92 a9 01 	sts	0x01A9, r1	; 0x8001a9 <lnTxSuccess>

    // Load the first Byte
  lnCurrentByte = TxData->data[ 0 ] ;
     ed4:	88 81       	ld	r24, Y
     ed6:	80 93 ac 01 	sts	0x01AC, r24	; 0x8001ac <lnCurrentByte>

    // Set the State to Transmit
  lnState = LN_ST_TX ;                      
     eda:	83 e0       	ldi	r24, 0x03	; 3
     edc:	80 93 b1 01 	sts	0x01B1, r24	; 0x8001b1 <lnState>

    // Reset the bit counter
  lnBitCount = 0 ;                          
     ee0:	10 92 b2 01 	sts	0x01B2, r1	; 0x8001b2 <lnBitCount>

    // Clear the current Compare interrupt status bit and enable the Compare interrupt
  sbi(LN_TMR_INT_STATUS_REG, LN_TMR_INT_STATUS_BIT) ;
     ee4:	88 b7       	in	r24, 0x38	; 56
     ee6:	80 61       	ori	r24, 0x10	; 16
  sbi(LN_TMR_INT_ENABLE_REG, LN_TMR_INT_ENABLE_BIT) ; 
     ee8:	88 bf       	out	0x38, r24	; 56
     eea:	89 b7       	in	r24, 0x39	; 57
     eec:	80 61       	ori	r24, 0x10	; 16

  // now busy waiting until the interrupts did the rest
  while (lnState == LN_ST_TX) {}
     eee:	89 bf       	out	0x39, r24	; 57
     ef0:	80 91 b1 01 	lds	r24, 0x01B1	; 0x8001b1 <lnState>
     ef4:	83 30       	cpi	r24, 0x03	; 3

  if (lnTxSuccess)
     ef6:	e1 f3       	breq	.-8      	; 0xef0 <sendLocoNetPacketTry+0xf8>
     ef8:	80 91 a9 01 	lds	r24, 0x01A9	; 0x8001a9 <lnTxSuccess>
     efc:	88 23       	and	r24, r24
  {
    lnRxBuffer->Stats.TxPackets++ ;
     efe:	69 f0       	breq	.+26     	; 0xf1a <sendLocoNetPacketTry+0x122>
     f00:	e0 91 af 01 	lds	r30, 0x01AF	; 0x8001af <lnRxBuffer>
     f04:	f0 91 b0 01 	lds	r31, 0x01B0	; 0x8001b0 <lnRxBuffer+0x1>
     f08:	e8 57       	subi	r30, 0x78	; 120
     f0a:	ff 4f       	sbci	r31, 0xFF	; 255
     f0c:	80 81       	ld	r24, Z
     f0e:	91 81       	ldd	r25, Z+1	; 0x01
     f10:	01 96       	adiw	r24, 0x01	; 1
     f12:	91 83       	std	Z+1, r25	; 0x01
    return LN_DONE;
     f14:	80 83       	st	Z, r24
     f16:	83 e0       	ldi	r24, 0x03	; 3
  }

  if (lnState == LN_ST_TX_COLLISION)
     f18:	09 c0       	rjmp	.+18     	; 0xf2c <sendLocoNetPacketTry+0x134>
     f1a:	80 91 b1 01 	lds	r24, 0x01B1	; 0x8001b1 <lnState>
     f1e:	82 30       	cpi	r24, 0x02	; 2
  {
    return LN_COLLISION;
  }

  return LN_UNKNOWN_ERROR; // everything else is an error
     f20:	21 f0       	breq	.+8      	; 0xf2a <sendLocoNetPacketTry+0x132>
     f22:	85 e0       	ldi	r24, 0x05	; 5
    else
      return LN_PRIO_BACKOFF;
  }

  if( lnState != LN_ST_IDLE )
    return LN_NETWORK_BUSY;  // neither idle nor backoff -> busy
     f24:	03 c0       	rjmp	.+6      	; 0xf2c <sendLocoNetPacketTry+0x134>
     f26:	82 e0       	ldi	r24, 0x02	; 2
    return LN_DONE;
  }

  if (lnState == LN_ST_TX_COLLISION)
  {
    return LN_COLLISION;
     f28:	01 c0       	rjmp	.+2      	; 0xf2c <sendLocoNetPacketTry+0x134>
  }

  return LN_UNKNOWN_ERROR; // everything else is an error
}
     f2a:	84 e0       	ldi	r24, 0x04	; 4
     f2c:	df 91       	pop	r29
     f2e:	cf 91       	pop	r28
     f30:	1f 91       	pop	r17
     f32:	08 95       	ret

00000f34 <__vector_9>:
volatile byte SlowTimerTicks = 0 ;
volatile byte FastTimerTicks = 0 ;
volatile word DelayTimerTicks = 0 ;

ISR(TIMER0_OVF_vect)
{
     f34:	1f 92       	push	r1
     f36:	0f 92       	push	r0
     f38:	0f b6       	in	r0, 0x3f	; 63
     f3a:	0f 92       	push	r0
     f3c:	11 24       	eor	r1, r1
     f3e:	8f 93       	push	r24
     f40:	9f 93       	push	r25
  TCNT0 = (byte) TICK_RELOAD ;
     f42:	84 ee       	ldi	r24, 0xE4	; 228
     f44:	82 bf       	out	0x32, r24	; 50

  FastTimerTicks++;
     f46:	80 91 7d 00 	lds	r24, 0x007D	; 0x80007d <FastTimerTicks>
     f4a:	8f 5f       	subi	r24, 0xFF	; 255
     f4c:	80 93 7d 00 	sts	0x007D, r24	; 0x80007d <FastTimerTicks>

  if( ++SlowTimerAccumulator >= 100 )
     f50:	80 91 7f 00 	lds	r24, 0x007F	; 0x80007f <SlowTimerAccumulator>
     f54:	8f 5f       	subi	r24, 0xFF	; 255
     f56:	84 36       	cpi	r24, 0x64	; 100
     f58:	18 f4       	brcc	.+6      	; 0xf60 <__vector_9+0x2c>
     f5a:	80 93 7f 00 	sts	0x007F, r24	; 0x80007f <SlowTimerAccumulator>
     f5e:	07 c0       	rjmp	.+14     	; 0xf6e <__vector_9+0x3a>
  {
    SlowTimerAccumulator = 0 ;
     f60:	10 92 7f 00 	sts	0x007F, r1	; 0x80007f <SlowTimerAccumulator>

    SlowTimerTicks++;
     f64:	80 91 7e 00 	lds	r24, 0x007E	; 0x80007e <SlowTimerTicks>
     f68:	8f 5f       	subi	r24, 0xFF	; 255
     f6a:	80 93 7e 00 	sts	0x007E, r24	; 0x80007e <SlowTimerTicks>
  }
	
	if( DelayTimerTicks )
     f6e:	80 91 7b 00 	lds	r24, 0x007B	; 0x80007b <DelayTimerTicks>
     f72:	90 91 7c 00 	lds	r25, 0x007C	; 0x80007c <DelayTimerTicks+0x1>
     f76:	89 2b       	or	r24, r25
     f78:	49 f0       	breq	.+18     	; 0xf8c <__vector_9+0x58>
		DelayTimerTicks--;
     f7a:	80 91 7b 00 	lds	r24, 0x007B	; 0x80007b <DelayTimerTicks>
     f7e:	90 91 7c 00 	lds	r25, 0x007C	; 0x80007c <DelayTimerTicks+0x1>
     f82:	01 97       	sbiw	r24, 0x01	; 1
     f84:	90 93 7c 00 	sts	0x007C, r25	; 0x80007c <DelayTimerTicks+0x1>
     f88:	80 93 7b 00 	sts	0x007B, r24	; 0x80007b <DelayTimerTicks>
}
     f8c:	9f 91       	pop	r25
     f8e:	8f 91       	pop	r24
     f90:	0f 90       	pop	r0
     f92:	0f be       	out	0x3f, r0	; 63
     f94:	0f 90       	pop	r0
     f96:	1f 90       	pop	r1
     f98:	18 95       	reti

00000f9a <initTimer>:
void initTimer()
{
	#if defined (__AVR_ATmega16__)
	
	    // Get the Current Timer1 Count and Add the offset for the Compare target
	  TCNT0 = (byte) TICK_RELOAD ;
     f9a:	84 ee       	ldi	r24, 0xE4	; 228
     f9c:	82 bf       	out	0x32, r24	; 50
	
	    // Clear the Overflow interrupt status bit and enable the overflow interrupt
	  sbi(TIFR, TOV0) ;
     f9e:	88 b7       	in	r24, 0x38	; 56
     fa0:	81 60       	ori	r24, 0x01	; 1
     fa2:	88 bf       	out	0x38, r24	; 56
	  sbi(TIMSK, TOIE0) ; 
     fa4:	89 b7       	in	r24, 0x39	; 57
     fa6:	81 60       	ori	r24, 0x01	; 1
     fa8:	89 bf       	out	0x39, r24	; 57
	
	    // Set Timer Clock Source 
	  TCCR0 = (TCCR0 & 0xF8) | TIMER_PRESCALER_CODE ;
     faa:	83 b7       	in	r24, 0x33	; 51
     fac:	88 7f       	andi	r24, 0xF8	; 248
     fae:	84 60       	ori	r24, 0x04	; 4
     fb0:	83 bf       	out	0x33, r24	; 51
     fb2:	08 95       	ret

00000fb4 <addTimerAction>:
	#endif	  
	  
}

void addTimerAction( TimerAction *pAction, byte Ticks, byte (*TickAction) (void *UserPointer), void *UserPointer, byte Fast )
{
     fb4:	0f 93       	push	r16
     fb6:	fc 01       	movw	r30, r24
  byte  StatusReg ;

    // This needs to be done with Interrupts off, save Status reg,
    // disable interrupts and then restore the previous Status reg
    // to enable interrupts again if they were off 
  StatusReg = SREG ;
     fb8:	8f b7       	in	r24, 0x3f	; 63
  cli() ;
     fba:	f8 94       	cli

  if(Fast)
     fbc:	00 23       	and	r16, r16
     fbe:	59 f0       	breq	.+22     	; 0xfd6 <addTimerAction+0x22>
  {
    pAction->Next = FastTimerActionList ;
     fc0:	a0 91 80 00 	lds	r26, 0x0080	; 0x800080 <FastTimerActionList>
     fc4:	b0 91 81 00 	lds	r27, 0x0081	; 0x800081 <FastTimerActionList+0x1>
     fc8:	b6 83       	std	Z+6, r27	; 0x06
     fca:	a5 83       	std	Z+5, r26	; 0x05
    FastTimerActionList = pAction ;
     fcc:	f0 93 81 00 	sts	0x0081, r31	; 0x800081 <FastTimerActionList+0x1>
     fd0:	e0 93 80 00 	sts	0x0080, r30	; 0x800080 <FastTimerActionList>
     fd4:	0a c0       	rjmp	.+20     	; 0xfea <addTimerAction+0x36>
  }
  else
  {
    pAction->Next = SlowTimerActionList ;
     fd6:	a0 91 82 00 	lds	r26, 0x0082	; 0x800082 <SlowTimerActionList>
     fda:	b0 91 83 00 	lds	r27, 0x0083	; 0x800083 <SlowTimerActionList+0x1>
     fde:	b6 83       	std	Z+6, r27	; 0x06
     fe0:	a5 83       	std	Z+5, r26	; 0x05
    SlowTimerActionList = pAction ;
     fe2:	f0 93 83 00 	sts	0x0083, r31	; 0x800083 <SlowTimerActionList+0x1>
     fe6:	e0 93 82 00 	sts	0x0082, r30	; 0x800082 <SlowTimerActionList>
  }

  pAction->Ticks = Ticks ;
     fea:	60 83       	st	Z, r22
  pAction->TickAction = TickAction ;
     fec:	54 83       	std	Z+4, r21	; 0x04
     fee:	43 83       	std	Z+3, r20	; 0x03
  pAction->UserPointer = UserPointer ;
     ff0:	32 83       	std	Z+2, r19	; 0x02
     ff2:	21 83       	std	Z+1, r18	; 0x01
  
    // Enable Interrupts if they were on to start with
  SREG = StatusReg ;
     ff4:	8f bf       	out	0x3f, r24	; 63
}
     ff6:	0f 91       	pop	r16
     ff8:	08 95       	ret

00000ffa <resetTimerAction>:



void resetTimerAction( TimerAction *pAction, byte Ticks )
{
  pAction->Ticks = Ticks ;
     ffa:	fc 01       	movw	r30, r24
     ffc:	60 83       	st	Z, r22
     ffe:	08 95       	ret

00001000 <delayTimer>:
}

void delayTimer( word delayTicks )
{
	DelayTimerTicks = delayTicks ;
    1000:	90 93 7c 00 	sts	0x007C, r25	; 0x80007c <DelayTimerTicks+0x1>
    1004:	80 93 7b 00 	sts	0x007B, r24	; 0x80007b <DelayTimerTicks>
	
	while( DelayTimerTicks )
    1008:	80 91 7b 00 	lds	r24, 0x007B	; 0x80007b <DelayTimerTicks>
    100c:	90 91 7c 00 	lds	r25, 0x007C	; 0x80007c <DelayTimerTicks+0x1>
    1010:	89 2b       	or	r24, r25
    1012:	d1 f7       	brne	.-12     	; 0x1008 <delayTimer+0x8>
		; // Sit and wait for the interrupt handler to decrement the ticks to 0
}
    1014:	08 95       	ret

00001016 <processTimerActions>:

void processTimerActions(void)
{
    1016:	0f 93       	push	r16
    1018:	1f 93       	push	r17
    101a:	cf 93       	push	r28
    101c:	df 93       	push	r29
  byte SlowTicks ;
  
    // This needs to be done with Interrupts off, save Status reg,
    // disable interrupts and then restore the previous Status reg
    // to enable interrupts again if they were off 
  StatusReg = SREG ;
    101e:	8f b7       	in	r24, 0x3f	; 63
  cli() ;
    1020:	f8 94       	cli

  FastTicks = FastTimerTicks ;   
    1022:	00 91 7d 00 	lds	r16, 0x007D	; 0x80007d <FastTimerTicks>
  FastTimerTicks = 0 ;
    1026:	10 92 7d 00 	sts	0x007D, r1	; 0x80007d <FastTimerTicks>

  SlowTicks = SlowTimerTicks ;   
    102a:	10 91 7e 00 	lds	r17, 0x007E	; 0x80007e <SlowTimerTicks>
  SlowTimerTicks = 0 ;
    102e:	10 92 7e 00 	sts	0x007E, r1	; 0x80007e <SlowTimerTicks>

    // Enable Interrupts if they were on to start with
  SREG = StatusReg ;
    1032:	8f bf       	out	0x3f, r24	; 63

  if( FastTicks && FastTimerActionList )
    1034:	00 23       	and	r16, r16
    1036:	01 f1       	breq	.+64     	; 0x1078 <processTimerActions+0x62>
    1038:	80 91 80 00 	lds	r24, 0x0080	; 0x800080 <FastTimerActionList>
    103c:	90 91 81 00 	lds	r25, 0x0081	; 0x800081 <FastTimerActionList+0x1>
    1040:	89 2b       	or	r24, r25
    1042:	d1 f0       	breq	.+52     	; 0x1078 <processTimerActions+0x62>
  {
    while( FastTicks-- )
    {
      pAction = FastTimerActionList ;
    1044:	c0 91 80 00 	lds	r28, 0x0080	; 0x800080 <FastTimerActionList>
    1048:	d0 91 81 00 	lds	r29, 0x0081	; 0x800081 <FastTimerActionList+0x1>

      while( pAction )
    104c:	20 97       	sbiw	r28, 0x00	; 0
    104e:	91 f0       	breq	.+36     	; 0x1074 <processTimerActions+0x5e>
      {
        if( pAction->Ticks )
    1050:	88 81       	ld	r24, Y
    1052:	88 23       	and	r24, r24
    1054:	51 f0       	breq	.+20     	; 0x106a <processTimerActions+0x54>
        {
           pAction->Ticks--;
    1056:	81 50       	subi	r24, 0x01	; 1
    1058:	88 83       	st	Y, r24
          // If we have gone from > 0 to 0 then set done and possibly reload
          if( !pAction->Ticks )
    105a:	81 11       	cpse	r24, r1
    105c:	06 c0       	rjmp	.+12     	; 0x106a <processTimerActions+0x54>
            pAction->Ticks = (*pAction->TickAction) ( pAction->UserPointer ) ;
    105e:	eb 81       	ldd	r30, Y+3	; 0x03
    1060:	fc 81       	ldd	r31, Y+4	; 0x04
    1062:	89 81       	ldd	r24, Y+1	; 0x01
    1064:	9a 81       	ldd	r25, Y+2	; 0x02
    1066:	09 95       	icall
    1068:	88 83       	st	Y, r24
        }

        pAction = pAction->Next ;
    106a:	0d 80       	ldd	r0, Y+5	; 0x05
    106c:	de 81       	ldd	r29, Y+6	; 0x06
    106e:	c0 2d       	mov	r28, r0
  {
    while( FastTicks-- )
    {
      pAction = FastTimerActionList ;

      while( pAction )
    1070:	20 97       	sbiw	r28, 0x00	; 0
    1072:	71 f7       	brne	.-36     	; 0x1050 <processTimerActions+0x3a>
    1074:	01 50       	subi	r16, 0x01	; 1
    // Enable Interrupts if they were on to start with
  SREG = StatusReg ;

  if( FastTicks && FastTimerActionList )
  {
    while( FastTicks-- )
    1076:	31 f7       	brne	.-52     	; 0x1044 <processTimerActions+0x2e>
        pAction = pAction->Next ;
      }
    }
  }

  if( SlowTicks && SlowTimerActionList )
    1078:	11 23       	and	r17, r17
    107a:	01 f1       	breq	.+64     	; 0x10bc <processTimerActions+0xa6>
    107c:	80 91 82 00 	lds	r24, 0x0082	; 0x800082 <SlowTimerActionList>
    1080:	90 91 83 00 	lds	r25, 0x0083	; 0x800083 <SlowTimerActionList+0x1>
    1084:	89 2b       	or	r24, r25
    1086:	d1 f0       	breq	.+52     	; 0x10bc <processTimerActions+0xa6>
  {
    while( SlowTicks-- )
    {
      pAction = SlowTimerActionList ;
    1088:	c0 91 82 00 	lds	r28, 0x0082	; 0x800082 <SlowTimerActionList>
    108c:	d0 91 83 00 	lds	r29, 0x0083	; 0x800083 <SlowTimerActionList+0x1>

      while( pAction )
    1090:	20 97       	sbiw	r28, 0x00	; 0
    1092:	91 f0       	breq	.+36     	; 0x10b8 <processTimerActions+0xa2>
      {
        if( pAction->Ticks )
    1094:	88 81       	ld	r24, Y
    1096:	88 23       	and	r24, r24
    1098:	51 f0       	breq	.+20     	; 0x10ae <processTimerActions+0x98>
        {
           pAction->Ticks--;
    109a:	81 50       	subi	r24, 0x01	; 1
    109c:	88 83       	st	Y, r24
          // If we have gone from > 0 to 0 then set done and possibly reload
          if( !pAction->Ticks )
    109e:	81 11       	cpse	r24, r1
    10a0:	06 c0       	rjmp	.+12     	; 0x10ae <processTimerActions+0x98>
            pAction->Ticks = (*pAction->TickAction) ( pAction->UserPointer ) ;
    10a2:	eb 81       	ldd	r30, Y+3	; 0x03
    10a4:	fc 81       	ldd	r31, Y+4	; 0x04
    10a6:	89 81       	ldd	r24, Y+1	; 0x01
    10a8:	9a 81       	ldd	r25, Y+2	; 0x02
    10aa:	09 95       	icall
    10ac:	88 83       	st	Y, r24
        }

        pAction = pAction->Next ;
    10ae:	0d 80       	ldd	r0, Y+5	; 0x05
    10b0:	de 81       	ldd	r29, Y+6	; 0x06
    10b2:	c0 2d       	mov	r28, r0
  {
    while( SlowTicks-- )
    {
      pAction = SlowTimerActionList ;

      while( pAction )
    10b4:	20 97       	sbiw	r28, 0x00	; 0
    10b6:	71 f7       	brne	.-36     	; 0x1094 <processTimerActions+0x7e>
    10b8:	11 50       	subi	r17, 0x01	; 1
    }
  }

  if( SlowTicks && SlowTimerActionList )
  {
    while( SlowTicks-- )
    10ba:	31 f7       	brne	.-52     	; 0x1088 <processTimerActions+0x72>

        pAction = pAction->Next ;
      }
    }
  }
}                                                                                                                 
    10bc:	df 91       	pop	r29
    10be:	cf 91       	pop	r28
    10c0:	1f 91       	pop	r17
    10c2:	0f 91       	pop	r16
    10c4:	08 95       	ret

000010c6 <getLnMsgSize>:
{
	return 0 ;
}

byte getLnMsgSize( volatile lnMsg * Msg )
{
    10c6:	fc 01       	movw	r30, r24
	return ( ( Msg->sz.command & (byte)0x60 ) == (byte)0x60 ) ? Msg->sz.mesg_size : ( ( Msg->sz.command & (byte)0x60 ) >> (byte)4 ) + 2 ;
    10c8:	90 81       	ld	r25, Z
    10ca:	90 76       	andi	r25, 0x60	; 96
    10cc:	90 36       	cpi	r25, 0x60	; 96
    10ce:	11 f4       	brne	.+4      	; 0x10d4 <getLnMsgSize+0xe>
    10d0:	81 81       	ldd	r24, Z+1	; 0x01
    10d2:	08 95       	ret
    10d4:	80 81       	ld	r24, Z
    10d6:	80 76       	andi	r24, 0x60	; 96
    10d8:	82 95       	swap	r24
    10da:	8f 70       	andi	r24, 0x0F	; 15
    10dc:	8e 5f       	subi	r24, 0xFE	; 254
}
    10de:	08 95       	ret

000010e0 <initLocoNet>:


lnMsg * recvLocoNetPacket( void )
{
	return recvLnMsg(pstLnRxBuffer);
}
    10e0:	90 93 85 00 	sts	0x0085, r25	; 0x800085 <pstLnRxBuffer+0x1>
    10e4:	80 93 84 00 	sts	0x0084, r24	; 0x800084 <pstLnRxBuffer>
    10e8:	72 ce       	rjmp	.-796    	; 0xdce <initLocoNetHardware>
    10ea:	08 95       	ret

000010ec <sendLocoNetPacket>:


#define   LN_TX_RETRIES_MAX  25
// this function should be moved to a hardware independant module
LN_STATUS sendLocoNetPacket( lnMsg *punTxData )
{
    10ec:	df 92       	push	r13
    10ee:	ef 92       	push	r14
    10f0:	ff 92       	push	r15
    10f2:	0f 93       	push	r16
    10f4:	1f 93       	push	r17
    10f6:	cf 93       	push	r28
    10f8:	df 93       	push	r29
    10fa:	8c 01       	movw	r16, r24

      if (enReturn == LN_DONE)  // success?
        return LN_DONE;

      if (enReturn == LN_PRIO_BACKOFF)
        ucWaitForEnterBackoff = 0; // now entered backoff -> next state != LN_BACKOFF is worth incrementing the try counter
    10fc:	0f 2e       	mov	r0, r31
    10fe:	f9 e1       	ldi	r31, 0x19	; 25
    1100:	ef 2e       	mov	r14, r31
    1102:	f0 2d       	mov	r31, r0
#define   LN_TX_RETRIES_MAX  25
// this function should be moved to a hardware independant module
LN_STATUS sendLocoNetPacket( lnMsg *punTxData )
{
  unsigned char ucTry;
  unsigned char ucPrioDelay = LN_BACKOFF_INITIAL;
    1104:	ce e2       	ldi	r28, 0x2E	; 46

      if (enReturn == LN_DONE)  // success?
        return LN_DONE;

      if (enReturn == LN_PRIO_BACKOFF)
        ucWaitForEnterBackoff = 0; // now entered backoff -> next state != LN_BACKOFF is worth incrementing the try counter
    1106:	dd 24       	eor	r13, r13
    1108:	d3 94       	inc	r13
    110a:	f1 2c       	mov	r15, r1
    110c:	13 c0       	rjmp	.+38     	; 0x1134 <sendLocoNetPacket+0x48>
    110e:	df 2d       	mov	r29, r15

    // wait previous traffic and than prio delay and than try tx
    ucWaitForEnterBackoff = 1;  // don't want to abort do/while loop before
    do                          // we did not see the backoff state once
    {
      enReturn = sendLocoNetPacketTry(punTxData, ucPrioDelay);
    1110:	6c 2f       	mov	r22, r28
    1112:	c8 01       	movw	r24, r16
    1114:	71 de       	rcall	.-798    	; 0xdf8 <sendLocoNetPacketTry>

      if (enReturn == LN_DONE)  // success?
    1116:	83 30       	cpi	r24, 0x03	; 3
    1118:	d1 f0       	breq	.+52     	; 0x114e <sendLocoNetPacket+0x62>
        return LN_DONE;

      if (enReturn == LN_PRIO_BACKOFF)
    111a:	81 30       	cpi	r24, 0x01	; 1
    111c:	c1 f3       	breq	.-16     	; 0x110e <sendLocoNetPacket+0x22>
        ucWaitForEnterBackoff = 0; // now entered backoff -> next state != LN_BACKOFF is worth incrementing the try counter
    }
    while ((enReturn == LN_CD_BACKOFF) ||                             // waiting CD backoff
           (enReturn == LN_PRIO_BACKOFF) ||                           // waiting master+prio backoff
           ((enReturn == LN_NETWORK_BUSY) && ucWaitForEnterBackoff)); // or within any traffic unfinished
    111e:	c0 f3       	brcs	.-16     	; 0x1110 <sendLocoNetPacket+0x24>

      if (enReturn == LN_PRIO_BACKOFF)
        ucWaitForEnterBackoff = 0; // now entered backoff -> next state != LN_BACKOFF is worth incrementing the try counter
    }
    while ((enReturn == LN_CD_BACKOFF) ||                             // waiting CD backoff
           (enReturn == LN_PRIO_BACKOFF) ||                           // waiting master+prio backoff
    1120:	82 30       	cpi	r24, 0x02	; 2
    1122:	11 f4       	brne	.+4      	; 0x1128 <sendLocoNetPacket+0x3c>
           ((enReturn == LN_NETWORK_BUSY) && ucWaitForEnterBackoff)); // or within any traffic unfinished
    1124:	d1 11       	cpse	r29, r1
    1126:	f4 cf       	rjmp	.-24     	; 0x1110 <sendLocoNetPacket+0x24>
    // failed -> next try going to higher prio = smaller prio delay
    if (ucPrioDelay > LN_BACKOFF_MIN)
    1128:	cb 31       	cpi	r28, 0x1B	; 27
    112a:	08 f0       	brcs	.+2      	; 0x112e <sendLocoNetPacket+0x42>
      ucPrioDelay--;
    112c:	c1 50       	subi	r28, 0x01	; 1
    112e:	ea 94       	dec	r14
  unsigned char ucTry;
  unsigned char ucPrioDelay = LN_BACKOFF_INITIAL;
  LN_STATUS enReturn;
  unsigned char ucWaitForEnterBackoff;

  for (ucTry = 0; ucTry < LN_TX_RETRIES_MAX; ucTry++)
    1130:	ee 20       	and	r14, r14
    1132:	11 f0       	breq	.+4      	; 0x1138 <sendLocoNetPacket+0x4c>

      if (enReturn == LN_DONE)  // success?
        return LN_DONE;

      if (enReturn == LN_PRIO_BACKOFF)
        ucWaitForEnterBackoff = 0; // now entered backoff -> next state != LN_BACKOFF is worth incrementing the try counter
    1134:	dd 2d       	mov	r29, r13
    1136:	ec cf       	rjmp	.-40     	; 0x1110 <sendLocoNetPacket+0x24>
           ((enReturn == LN_NETWORK_BUSY) && ucWaitForEnterBackoff)); // or within any traffic unfinished
    // failed -> next try going to higher prio = smaller prio delay
    if (ucPrioDelay > LN_BACKOFF_MIN)
      ucPrioDelay--;
  }
  pstLnRxBuffer->Stats.TxError++ ;
    1138:	e0 91 84 00 	lds	r30, 0x0084	; 0x800084 <pstLnRxBuffer>
    113c:	f0 91 85 00 	lds	r31, 0x0085	; 0x800085 <pstLnRxBuffer+0x1>
    1140:	e6 57       	subi	r30, 0x76	; 118
    1142:	ff 4f       	sbci	r31, 0xFF	; 255
    1144:	80 81       	ld	r24, Z
    1146:	8f 5f       	subi	r24, 0xFF	; 255
    1148:	80 83       	st	Z, r24
  return LN_RETRY_ERROR;
    114a:	86 e0       	ldi	r24, 0x06	; 6
    114c:	01 c0       	rjmp	.+2      	; 0x1150 <sendLocoNetPacket+0x64>
    do                          // we did not see the backoff state once
    {
      enReturn = sendLocoNetPacketTry(punTxData, ucPrioDelay);

      if (enReturn == LN_DONE)  // success?
        return LN_DONE;
    114e:	83 e0       	ldi	r24, 0x03	; 3
    if (ucPrioDelay > LN_BACKOFF_MIN)
      ucPrioDelay--;
  }
  pstLnRxBuffer->Stats.TxError++ ;
  return LN_RETRY_ERROR;
}
    1150:	df 91       	pop	r29
    1152:	cf 91       	pop	r28
    1154:	1f 91       	pop	r17
    1156:	0f 91       	pop	r16
    1158:	ff 90       	pop	r15
    115a:	ef 90       	pop	r14
    115c:	df 90       	pop	r13
    115e:	08 95       	ret

00001160 <sendLocoNet4BytePacket>:


LN_STATUS sendLocoNet4BytePacket( byte OpCode, byte Data1, byte Data2 )
{
    1160:	cf 93       	push	r28
    1162:	df 93       	push	r29
    1164:	cd b7       	in	r28, 0x3d	; 61
    1166:	de b7       	in	r29, 0x3e	; 62
    1168:	66 97       	sbiw	r28, 0x16	; 22
    116a:	0f b6       	in	r0, 0x3f	; 63
    116c:	f8 94       	cli
    116e:	de bf       	out	0x3e, r29	; 62
    1170:	0f be       	out	0x3f, r0	; 63
    1172:	cd bf       	out	0x3d, r28	; 61
  lnMsg SendPacket ;

  SendPacket.data[ 0 ] = OpCode ;
    1174:	89 83       	std	Y+1, r24	; 0x01
  SendPacket.data[ 1 ] = Data1 ;
    1176:	6a 83       	std	Y+2, r22	; 0x02
  SendPacket.data[ 2 ] = Data2 ;
    1178:	4b 83       	std	Y+3, r20	; 0x03

  return sendLocoNetPacket( &SendPacket ) ;
    117a:	ce 01       	movw	r24, r28
    117c:	01 96       	adiw	r24, 0x01	; 1
    117e:	b6 df       	rcall	.-148    	; 0x10ec <sendLocoNetPacket>
}
    1180:	66 96       	adiw	r28, 0x16	; 22
    1182:	0f b6       	in	r0, 0x3f	; 63
    1184:	f8 94       	cli
    1186:	de bf       	out	0x3e, r29	; 62
    1188:	0f be       	out	0x3f, r0	; 63
    118a:	cd bf       	out	0x3d, r28	; 61
    118c:	df 91       	pop	r29
    118e:	cf 91       	pop	r28
    1190:	08 95       	ret

00001192 <__tablejump2__>:
    1192:	ee 0f       	add	r30, r30
    1194:	ff 1f       	adc	r31, r31
    1196:	05 90       	lpm	r0, Z+
    1198:	f4 91       	lpm	r31, Z
    119a:	e0 2d       	mov	r30, r0
    119c:	09 94       	ijmp

0000119e <eeprom_read_byte>:
    119e:	e1 99       	sbic	0x1c, 1	; 28
    11a0:	fe cf       	rjmp	.-4      	; 0x119e <eeprom_read_byte>
    11a2:	9f bb       	out	0x1f, r25	; 31
    11a4:	8e bb       	out	0x1e, r24	; 30
    11a6:	e0 9a       	sbi	0x1c, 0	; 28
    11a8:	99 27       	eor	r25, r25
    11aa:	8d b3       	in	r24, 0x1d	; 29
    11ac:	08 95       	ret

000011ae <eeprom_write_byte>:
    11ae:	26 2f       	mov	r18, r22

000011b0 <eeprom_write_r18>:
    11b0:	e1 99       	sbic	0x1c, 1	; 28
    11b2:	fe cf       	rjmp	.-4      	; 0x11b0 <eeprom_write_r18>
    11b4:	9f bb       	out	0x1f, r25	; 31
    11b6:	8e bb       	out	0x1e, r24	; 30
    11b8:	2d bb       	out	0x1d, r18	; 29
    11ba:	0f b6       	in	r0, 0x3f	; 63
    11bc:	f8 94       	cli
    11be:	e2 9a       	sbi	0x1c, 2	; 28
    11c0:	e1 9a       	sbi	0x1c, 1	; 28
    11c2:	0f be       	out	0x3f, r0	; 63
    11c4:	01 96       	adiw	r24, 0x01	; 1
    11c6:	08 95       	ret

000011c8 <_exit>:
    11c8:	f8 94       	cli

000011ca <__stop_program>:
    11ca:	ff cf       	rjmp	.-2      	; 0x11ca <__stop_program>
