Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto bd5ed4acb7fd4dacb907c01e299feedd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Adder_4_bit_sim_behav xil_defaultlib.Adder_4_bit_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.Seven_Segment_Display
Compiling module xil_defaultlib.Adder_4_bit
Compiling module xil_defaultlib.Adder_4_bit_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot Adder_4_bit_sim_behav
