// Seed: 3018452126
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  inout wire id_11;
  input wire id_10;
  input wire id_9;
  input wire id_8;
  inout supply1 id_7;
  inout wire id_6;
  inout uwire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_5 = id_6 || id_6 || {id_6{-1'b0}};
  parameter id_12 = 1 + 1;
  logic id_13;
  assign id_7 = -1 && 1'h0;
endmodule
module module_1 #(
    parameter id_10 = 32'd72,
    parameter id_9  = 32'd36
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    _id_9,
    _id_10
);
  output wire _id_10;
  input wire _id_9;
  inout wire id_8;
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  module_0 modCall_1 (
      id_8,
      id_6,
      id_6,
      id_6,
      id_4,
      id_4,
      id_6,
      id_6,
      id_4,
      id_4,
      id_4
  );
  input wire id_2;
  input wire id_1;
  logic id_11;
  logic [(  id_9  )  -  id_10 : 1] id_12;
endmodule
