module LAB10(DA,AA,BA,FS,CI,a,b,c);
input [2:0]DA;
input [2:0]AA;
input [2:0]BA;
input [3:0]FS;
input [7:0]CI;

input [7:0]a,b;
output[7:0]c;
reg [7:0]c;
reg [7:0]R1,R2,R3,R4;

always @(*) begin
case(AA)
3'b001:R1=a;
3'b010:R2=a;
3'b011:R3=a;
endcase
case(BA)
3'b001:R1=b;
3'b010:R2=b;
3'b011:R3=b;
endcase
end
LAB09 ALU(
	.A(a),
	.B(b),
	.Cin(FS[0]),
	.S0(FS[1]),
	.S1(FS[2]),
	.S2(FS[3]),
	.G(c),
);
always @(*) begin
case(DA)
3'b001:R1=c;
3'b010:R2=c;
3'b011:R3=c;
endcase
end
endmodule