INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Student/project_15/project_15.srcs/sources_1/imports/submission/test_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_alu
