Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot burst_tool_tb_behav xil_defaultlib.burst_tool_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'sw' [C:/Users/rojo_/COMPE475_Project/project_1/project_1.srcs/sim_1/new/burst_tool_tb.v:17]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 4 for port 'sw' [C:/Users/rojo_/COMPE475_Project/project_1/project_1.srcs/sources_1/new/burst_tool.v:23]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 82 for port 'rms_value' [C:/Users/rojo_/COMPE475_Project/project_1/project_1.srcs/sources_1/new/burst_tool.v:45]
WARNING: [VRFC 10-5021] port 'burst_count' is not connected on this instance [C:/Users/rojo_/COMPE475_Project/project_1/project_1.srcs/sources_1/new/burst_tool.v:20]
WARNING: [VRFC 10-5021] port 'clk' is not connected on this instance [C:/Users/rojo_/COMPE475_Project/project_1/project_1.srcs/sources_1/new/burst_tool.v:37]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pulse_generator
Compiling module xil_defaultlib.signal_processor
Compiling module xil_defaultlib.sqrt_approx
Compiling module xil_defaultlib.signal_interpreter
Compiling module xil_defaultlib.seven_segment_driver
Compiling module xil_defaultlib.burst_tool
Compiling module xil_defaultlib.burst_tool_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot burst_tool_tb_behav
