\phantomsection
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
\chapter{SUPERSCALAR PROCESSOR ARCHITECTURE}\label{ch:architecture}
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

% This chapter is divided into separate files:
% - ch3_overview.tex      : 3.1 Overview
% - ch3_fetch.tex         : 3.2 Fetch Stage
% - ch3_decode_rename.tex : 3.3 Decode & Rename Stage
% - ch3_data_control.tex  : 3.4 Data Control Stage
% - ch3_execute.tex       : 3.5 Execute Stage
% - ch3_memory.tex        : 3.6 Memory Stage
% - ch3_writeback.tex     : 3.7 Writeback Stage

\input{ch3_overview.tex}
\input{ch3_fetch.tex}
\input{ch3_decode_rename.tex}
\input{ch3_data_control.tex}
\input{ch3_execute.tex}
\input{ch3_memory.tex}
\input{ch3_writeback.tex}
