$date
	Sun Oct 11 21:30:39 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module full_tb $end
$var wire 3 ! up_down [2:0] $end
$var wire 3 " left_right [2:0] $end
$var wire 2 # forward_backward [1:0] $end
$var wire 1 $ alarm $end
$var reg 2 % auto [1:0] $end
$var reg 1 & b_in $end
$var reg 1 ' d_in $end
$var reg 1 ( f_in $end
$var reg 1 ) l_in $end
$var reg 1 * r_in $end
$var reg 1 + u_in $end
$scope module full $end
$var wire 2 , auto [1:0] $end
$var wire 1 - b $end
$var wire 1 & b_in $end
$var wire 1 . d $end
$var wire 1 ' d_in $end
$var wire 1 / danger $end
$var wire 1 0 f $end
$var wire 1 ( f_in $end
$var wire 1 1 l $end
$var wire 1 ) l_in $end
$var wire 1 2 r $end
$var wire 1 * r_in $end
$var wire 1 3 u $end
$var wire 1 + u_in $end
$var wire 3 4 up_down [2:0] $end
$var wire 1 5 reset $end
$var wire 3 6 left_right [2:0] $end
$var wire 2 7 forward_backward [1:0] $end
$var wire 1 8 dangerUD $end
$var wire 1 9 dangerLR $end
$var wire 1 : clk $end
$var wire 1 $ alarm $end
$scope module ALARM $end
$var wire 1 / a $end
$var wire 1 $ y $end
$var wire 1 5 reset $end
$var wire 1 : clk $end
$var reg 2 ; nextstate [1:0] $end
$var reg 2 < state [1:0] $end
$upscope $end
$scope module LR $end
$var wire 1 9 danger $end
$var wire 1 1 l_in $end
$var wire 1 2 r_in $end
$var wire 3 = state_out [2:0] $end
$var wire 1 5 reset $end
$var wire 1 > r_out $end
$var wire 1 ? l_out $end
$var wire 1 : clk $end
$var reg 3 @ nextstate [2:0] $end
$var reg 3 A state [2:0] $end
$scope module al $end
$var wire 1 1 a $end
$var wire 1 ? y $end
$var wire 1 5 reset $end
$var wire 1 : clk $end
$var reg 1 B nextstate $end
$var reg 1 C state $end
$upscope $end
$scope module ar $end
$var wire 1 2 a $end
$var wire 1 > y $end
$var wire 1 5 reset $end
$var wire 1 : clk $end
$var reg 1 D nextstate $end
$var reg 1 E state $end
$upscope $end
$upscope $end
$scope module UD $end
$var wire 1 8 danger $end
$var wire 1 . l_in $end
$var wire 1 3 r_in $end
$var wire 3 F state_out [2:0] $end
$var wire 1 5 reset $end
$var wire 1 G r_out $end
$var wire 1 H l_out $end
$var wire 1 : clk $end
$var reg 3 I nextstate [2:0] $end
$var reg 3 J state [2:0] $end
$scope module al $end
$var wire 1 . a $end
$var wire 1 H y $end
$var wire 1 5 reset $end
$var wire 1 : clk $end
$var reg 1 K nextstate $end
$var reg 1 L state $end
$upscope $end
$scope module ar $end
$var wire 1 3 a $end
$var wire 1 G y $end
$var wire 1 5 reset $end
$var wire 1 : clk $end
$var reg 1 M nextstate $end
$var reg 1 N state $end
$upscope $end
$upscope $end
$scope module engine $end
$var wire 1 - b_in $end
$var wire 1 0 f_in $end
$var wire 2 O state_out [1:0] $end
$var wire 1 5 reset $end
$var wire 1 P f_out $end
$var wire 1 : clk $end
$var wire 1 Q b_out $end
$var reg 2 R nextstate [1:0] $end
$var reg 2 S state [1:0] $end
$scope module ab $end
$var wire 1 - a $end
$var wire 1 Q y $end
$var wire 1 5 reset $end
$var wire 1 : clk $end
$var reg 1 T nextstate $end
$var reg 1 U state $end
$upscope $end
$scope module af $end
$var wire 1 0 a $end
$var wire 1 P y $end
$var wire 1 5 reset $end
$var wire 1 : clk $end
$var reg 1 V nextstate $end
$var reg 1 W state $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module testbench_alarm $end
$var wire 1 X y $end
$var reg 1 Y a $end
$scope module alarm $end
$var wire 1 Y a $end
$var wire 1 : clk $end
$var wire 1 5 reset $end
$var wire 1 X y $end
$var reg 2 Z nextstate [1:0] $end
$var reg 2 [ state [1:0] $end
$upscope $end
$upscope $end
$scope module testbench_engine $end
$var wire 2 \ state_out [1:0] $end
$var reg 1 ] b_in $end
$var reg 1 ^ f_in $end
$scope module engine $end
$var wire 1 ] b_in $end
$var wire 1 : clk $end
$var wire 1 ^ f_in $end
$var wire 1 5 reset $end
$var wire 2 _ state_out [1:0] $end
$var wire 1 ` f_out $end
$var wire 1 a b_out $end
$var reg 2 b nextstate [1:0] $end
$var reg 2 c state [1:0] $end
$scope module ab $end
$var wire 1 ] a $end
$var wire 1 : clk $end
$var wire 1 5 reset $end
$var wire 1 a y $end
$var reg 1 d nextstate $end
$var reg 1 e state $end
$upscope $end
$scope module af $end
$var wire 1 ^ a $end
$var wire 1 : clk $end
$var wire 1 5 reset $end
$var wire 1 ` y $end
$var reg 1 f nextstate $end
$var reg 1 g state $end
$upscope $end
$upscope $end
$upscope $end
$scope module testbench_movement $end
$var wire 3 h state_out [2:0] $end
$var wire 1 i dangerLR $end
$var reg 1 j l_in $end
$var reg 1 k r_in $end
$scope module left_right $end
$var wire 1 : clk $end
$var wire 1 i danger $end
$var wire 1 j l_in $end
$var wire 1 k r_in $end
$var wire 1 5 reset $end
$var wire 3 l state_out [2:0] $end
$var wire 1 m r_out $end
$var wire 1 n l_out $end
$var reg 3 o nextstate [2:0] $end
$var reg 3 p state [2:0] $end
$scope module al $end
$var wire 1 j a $end
$var wire 1 : clk $end
$var wire 1 5 reset $end
$var wire 1 n y $end
$var reg 1 q nextstate $end
$var reg 1 r state $end
$upscope $end
$scope module ar $end
$var wire 1 k a $end
$var wire 1 : clk $end
$var wire 1 5 reset $end
$var wire 1 m y $end
$var reg 1 s nextstate $end
$var reg 1 t state $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
xt
xs
xr
xq
bx p
bx o
xn
xm
bx l
xk
xj
xi
bx h
xg
xf
xe
xd
bx c
bx b
xa
x`
bx _
x^
x]
bx \
bx [
bx Z
0Y
0X
xW
xV
xU
xT
bx S
bx R
xQ
xP
bx O
xN
xM
xL
xK
bx J
bx I
xH
xG
bx F
xE
xD
xC
xB
bx A
bx @
x?
x>
bx =
bx <
bx ;
1:
x9
x8
bx 7
bx 6
05
bx 4
x3
x2
x1
x0
x/
x.
x-
bx ,
x+
x*
x)
x(
x'
x&
bx %
x$
bx #
bx "
bx !
$end
#5
0/
0d
0f
b0 b
0q
0s
b0 o
0i
b0 Z
b0 ;
0$
b0 R
0V
0T
b0 I
08
0M
0K
b0 @
09
0D
0B
0e
0g
b0 \
b0 _
b0 c
0r
0t
b0 h
b0 l
b0 p
b0 [
b0 <
b0 #
b0 7
b0 O
b0 S
0W
0U
b0 !
b0 4
b0 F
b0 J
0N
0L
b0 "
b0 6
b0 =
b0 A
0E
0C
15
0:
#10
1:
#15
0:
05
#20
1:
#25
b1 Z
0:
1Y
#30
b10 Z
b1 [
1:
#35
0:
#40
b11 Z
b10 [
1:
#45
0:
#50
b10 Z
1X
b11 [
1:
#55
0:
#60
b11 Z
0X
b10 [
1:
#65
0:
#70
b10 Z
1X
b11 [
1:
#75
0:
#80
b11 Z
0X
b10 [
1:
#85
0:
#90
b10 Z
1X
b11 [
1:
#95
0:
#100
b11 Z
0X
b10 [
1:
#105
0:
#110
b10 Z
1X
b11 [
1:
#115
0:
#120
b11 Z
0X
b10 [
1:
#125
b0 Z
0:
0Y
#130
b0 [
1:
#135
0:
#140
1:
#145
0:
#150
0m
0n
1:
0k
0j
#155
0:
15
#160
1:
#165
0:
05
#170
1:
#175
b1 o
1n
1q
0:
1j
#180
0n
b1 o
b1 h
b1 l
b1 p
1r
1:
#185
0q
0:
0j
#190
0r
1:
#195
b10 o
1n
1q
0:
1j
#200
0n
b10 o
b10 h
b10 l
b10 p
1r
1:
#205
0q
0:
0j
#210
0r
1:
#215
b11 o
1n
1q
0:
1j
#220
0n
1i
b11 h
b11 l
b11 p
1r
1:
#225
0q
0:
0j
#230
0r
1:
#235
1n
1q
0:
1j
#240
0n
1r
1:
#245
0q
0:
0j
#250
0r
1:
#255
b10 o
1m
1s
0:
1k
#260
0m
b10 o
0i
b10 h
b10 l
b10 p
1t
1:
#265
0s
0:
0k
#270
0t
1:
#275
b1 o
1m
1s
0:
1k
#280
0m
b1 o
b1 h
b1 l
b1 p
1t
1:
#285
0s
0:
0k
#290
0t
1:
#295
b0 o
1m
1s
0:
1k
#300
0m
b0 o
b0 h
b0 l
b0 p
1t
1:
#305
0s
0:
0k
#310
0t
1:
#315
b100 o
1m
1s
0:
1k
#320
0m
b100 o
b100 h
b100 l
b100 p
1t
1:
#325
0s
0:
0k
#330
0t
1:
#335
b101 o
1m
1s
0:
1k
#340
0m
b101 o
b101 h
b101 l
b101 p
1t
1:
#345
0s
0:
0k
#350
0t
1:
#355
b110 o
1m
1s
0:
1k
#360
0m
1i
b110 h
b110 l
b110 p
1t
1:
#365
0s
0:
0k
#370
0t
1:
#375
1m
1s
0:
1k
#380
0m
1t
1:
#385
0s
0:
0k
#390
0t
1:
#395
0:
#400
0`
0a
1:
0^
0]
#405
b0 o
0i
b0 h
b0 l
b0 p
0:
15
#410
1:
#415
0:
05
#420
1:
#425
b10 b
1a
1d
0:
1]
#430
0a
b10 \
b10 _
b10 c
1e
1:
#435
0d
0:
0]
#440
0e
1:
#445
1a
1d
0:
1]
#450
0a
1e
1:
#455
0d
0:
0]
#460
0e
1:
#465
b0 b
1`
1f
0:
1^
#470
0`
b0 b
b0 \
b0 _
b0 c
1g
1:
#475
0f
0:
0^
#480
0g
1:
#485
b1 b
1`
1f
0:
1^
#490
0`
b1 b
b1 \
b1 _
b1 c
1g
1:
#495
0f
0:
0^
#500
0g
1:
#505
b11 b
1`
1f
0:
1^
#510
0`
b11 \
b11 _
b11 c
1g
1:
#515
0f
0:
0^
#520
0g
1:
#525
1`
1f
0:
1^
#530
0`
1g
1:
#535
0f
0:
0^
#540
0g
1:
#545
0:
#550
0Q
0P
0H
0G
0>
0?
0-
00
0.
03
02
01
1:
0&
0(
0'
0+
0*
0)
b0 %
b0 ,
#555
b0 b
b0 \
b0 _
b0 c
0:
15
#560
1:
#565
0:
05
#570
1:
#575
0:
1)
#580
1:
#585
0:
0)
#590
1:
#595
0:
1+
#600
1:
#605
0:
0+
#610
1:
#615
0:
1*
#620
1:
#625
0:
0*
#630
1:
#635
0:
1'
#640
1:
#645
0:
b10 %
b10 ,
0'
#650
1:
#655
b1 @
1?
1B
11
0:
1)
#660
0?
b1 @
1C
b1 "
b1 6
b1 =
b1 A
1:
#665
0B
01
0:
0)
#670
0C
1:
#675
b10 @
1?
1B
11
0:
1)
#680
0?
b10 @
1C
b10 "
b10 6
b10 =
b10 A
1:
#685
0B
01
0:
0)
#690
0C
1:
#695
b11 @
1?
1B
11
0:
1)
#700
b1 ;
0?
1/
19
1C
b11 "
b11 6
b11 =
b11 A
1:
#705
0B
01
0:
0)
#710
b10 ;
b1 <
0C
1:
#715
1?
1B
11
0:
1)
#720
0?
b11 ;
1C
b10 <
1:
#725
0B
01
0:
0)
#730
b10 ;
1$
b11 <
0C
1:
#735
0:
#740
b11 ;
0$
b10 <
1:
#745
0:
#750
b10 ;
1$
b11 <
1:
#755
0:
#760
b11 ;
0$
b10 <
1:
#765
0:
#770
b10 ;
1$
b11 <
1:
#775
0:
#780
b11 ;
0$
b10 <
1:
#785
b10 @
1>
1D
12
0:
1*
#790
0/
0>
b0 ;
0$
b10 @
09
b11 <
b10 "
b10 6
b10 =
b10 A
1E
1:
#795
0D
02
0:
0*
#800
0E
b0 <
1:
#805
b1 @
1>
1D
12
0:
1*
#810
0>
b1 @
b1 "
b1 6
b1 =
b1 A
1E
1:
#815
0D
02
0:
0*
#820
0E
1:
#825
b0 @
1>
1D
12
0:
1*
#830
0>
b0 @
b0 "
b0 6
b0 =
b0 A
1E
1:
#835
0D
02
0:
0*
#840
0E
1:
#845
b100 @
1>
1D
12
0:
1*
#850
0>
b100 @
b100 "
b100 6
b100 =
b100 A
1E
1:
#855
0D
02
0:
0*
#860
0E
1:
#865
b101 @
1>
1D
12
0:
1*
#870
0>
b101 @
b101 "
b101 6
b101 =
b101 A
1E
1:
#875
0D
02
0:
0*
#880
0E
1:
#885
b110 @
1>
1D
12
0:
1*
#890
b1 ;
1/
0>
19
b110 "
b110 6
b110 =
b110 A
1E
1:
#895
0D
02
0:
0*
#900
b10 ;
0E
b1 <
1:
#905
1>
1D
12
0:
1*
#910
0>
b11 ;
b10 <
1E
1:
#915
0D
02
0:
0*
#920
b10 ;
1$
0E
b11 <
1:
#925
0:
#930
b11 ;
0$
b10 <
1:
#935
0:
#940
b10 ;
1$
b11 <
1:
#945
0:
#950
b11 ;
0$
b10 <
1:
#955
0:
#960
b10 ;
1$
b11 <
1:
#965
0:
#970
0/
b0 ;
0$
b0 @
09
b0 <
b0 "
b0 6
b0 =
b0 A
1:
15
#975
0:
#980
1:
05
#985
0:
#990
b1 I
1H
1K
1.
1:
1'
#995
0:
#1000
1L
b1 !
b1 4
b1 F
b1 J
b1 I
0H
0K
0.
1:
0'
#1005
0:
#1010
b10 I
1H
0L
1K
1.
1:
1'
#1015
0:
#1020
1L
b10 !
b10 4
b10 F
b10 J
b10 I
0H
0K
0.
1:
0'
#1025
0:
#1030
b11 I
1H
0L
1K
1.
1:
1'
#1035
0:
#1040
b1 ;
1/
18
1L
b11 !
b11 4
b11 F
b11 J
b11 I
0H
0K
0.
1:
0'
#1045
0:
#1050
1H
b10 ;
b1 <
0L
1K
1.
1:
1'
#1055
0:
#1060
b11 ;
1L
b10 <
0H
0K
0.
1:
0'
#1065
0:
#1070
b10 ;
1$
b11 <
0L
1:
#1075
0:
#1080
b11 ;
0$
b10 <
1:
#1085
0:
#1090
b10 ;
1$
b11 <
1:
#1095
0:
#1100
b11 ;
0$
b10 <
1:
#1105
0:
#1110
b10 ;
1$
b11 <
1:
#1115
0:
#1120
b11 ;
0$
b10 <
b10 I
1G
1M
13
1:
1+
#1125
0:
#1130
0/
b0 ;
0$
08
b11 <
b10 !
b10 4
b10 F
b10 J
1N
b10 I
0G
0M
03
1:
0+
#1135
0:
#1140
b1 I
1G
0N
b0 <
1M
13
1:
1+
#1145
0:
#1150
b1 !
b1 4
b1 F
b1 J
1N
b1 I
0G
0M
03
1:
0+
#1155
0:
#1160
b0 I
1G
0N
1M
13
1:
1+
#1165
0:
#1170
b0 !
b0 4
b0 F
b0 J
1N
b0 I
0G
0M
03
1:
0+
#1175
0:
#1180
b100 I
1G
0N
1M
13
1:
1+
#1185
0:
#1190
b100 !
b100 4
b100 F
b100 J
1N
b100 I
0G
0M
03
1:
0+
#1195
0:
#1200
b101 I
1G
0N
1M
13
1:
1+
#1205
0:
#1210
b101 !
b101 4
b101 F
b101 J
1N
b101 I
0G
0M
03
1:
0+
#1215
0:
#1220
b110 I
1G
0N
1M
13
1:
1+
#1225
0:
#1230
b1 ;
1/
18
b110 !
b110 4
b110 F
b110 J
1N
b110 I
0G
0M
03
1:
0+
#1235
0:
#1240
1G
b10 ;
0N
b1 <
1M
13
1:
1+
#1245
0:
#1250
b11 ;
b10 <
1N
0G
0M
03
1:
0+
#1255
0:
#1260
b10 ;
1$
0N
b11 <
1:
#1265
0:
#1270
b11 ;
0$
b10 <
1:
#1275
0:
#1280
b10 ;
1$
b11 <
1:
#1285
0:
#1290
b11 ;
0$
b10 <
1:
#1295
0:
#1300
b10 ;
1$
b11 <
1:
#1305
0:
#1310
0/
b0 ;
0$
b0 I
08
b0 <
b0 !
b0 4
b0 F
b0 J
1:
15
#1315
0:
#1320
1:
05
#1325
0:
#1330
1:
1&
#1335
0:
#1340
1:
0&
#1345
0:
#1350
1:
1(
#1355
0:
#1360
1:
0(
#1365
0:
#1370
1:
15
#1375
0:
#1380
1:
05
#1385
0:
#1390
1:
b11 %
b11 ,
#1395
0:
#1400
b10 R
1Q
1T
1-
1:
1&
#1405
0:
#1410
b10 #
b10 7
b10 O
b10 S
1U
b10 R
0Q
0T
0-
1:
0&
#1415
0:
#1420
1Q
0U
1T
1-
1:
1&
#1425
0:
#1430
1U
0Q
0T
0-
1:
0&
#1435
0:
#1440
0U
b0 R
1P
1V
10
1:
1(
#1445
0:
#1450
b0 #
b0 7
b0 O
b0 S
1W
b0 R
0P
0V
00
1:
0(
#1455
0:
#1460
b1 R
1P
0W
1V
10
1:
1(
#1465
0:
#1470
b1 #
b1 7
b1 O
b1 S
1W
b1 R
0P
0V
00
1:
0(
#1475
0:
#1480
b11 R
1P
0W
1V
10
1:
1(
#1485
0:
#1490
b11 #
b11 7
b11 O
b11 S
1W
b11 R
0P
0V
00
1:
0(
#1495
0:
#1500
1P
0W
1V
10
1:
1(
#1505
0:
#1510
1W
0P
0V
00
1:
0(
#1515
0:
#1520
0W
1:
#1525
0:
#1530
1:
