// Seed: 1718284603
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_5;
  wire id_6;
endmodule
module module_1 (
    input tri id_0,
    output tri1 id_1,
    output supply0 id_2,
    output wand id_3,
    input uwire id_4,
    input tri0 id_5,
    output tri1 id_6,
    input tri1 id_7,
    input tri1 id_8,
    output wire id_9,
    input uwire id_10,
    input wor id_11,
    input wire id_12,
    output wand id_13,
    input uwire id_14,
    input wire id_15
);
  wire id_17;
  assign id_9  = id_17;
  assign id_6  = 1;
  assign id_13 = id_7;
  wire id_18;
  supply1 id_19;
  assign id_6  = id_8 - 1'b0;
  assign id_17 = 1 == 1 & 1;
  assign id_9  = id_19;
  module_0 modCall_1 (
      id_18,
      id_18,
      id_18,
      id_18
  );
endmodule
