---------------------------------------------------
Report for cell master
   Instance path: master
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        113        100.0
                               LUTGATE	         63        100.0
                                LUTCCU	         50        100.0
                                 IOBUF	         12        100.0
                                PFUREG	         53        100.0
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                                 clock	          1        27.4
                           pattern_gen	          1        23.0
                         pll_component	          1         0.0
                                   vga	          1        45.1
---------------------------------------------------
Report for cell vga
   Instance path: master/my_vga
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         51        45.1
                               LUTGATE	         27        42.9
                                LUTCCU	         24        48.0
                                PFUREG	         20        37.7
---------------------------------------------------
Report for cell pattern_gen
   Instance path: master/my_pattern_gen
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         26        23.0
                               LUTGATE	         26        41.3
                                PFUREG	          8        15.1
---------------------------------------------------
Report for cell pll_component
   Instance path: master/my_pll
                     Cell usage:
                                  cell	      count    Res Usage(%)
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
pll_component_ipgen_lscc_pll(DIVR="0",DIVF="66",DIVQ="5",FILTER_RANGE="1",PLLOUT_SELECT_PORTA="GENCLK",PLLOUT_SELECT_PORTB="GENCLK",FREQUENCY_PIN_REFERENCECLK="12.000000")	          1         0.0
---------------------------------------------------
Report for cell pll_component_ipgen_lscc_pll(DIVR="0",DIVF="66",DIVQ="5",FILTER_RANGE="1",PLLOUT_SELECT_PORTA="GENCLK",PLLOUT_SELECT_PORTB="GENCLK",FREQUENCY_PIN_REFERENCECLK="12.000000")
   Instance path: master/my_pll/lscc_pll_inst
                     Cell usage:
                                  cell	      count    Res Usage(%)
---------------------------------------------------
Report for cell clock
   Instance path: master/clock_device
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         31        27.4
                               LUTGATE	          5         7.9
                                LUTCCU	         26        52.0
                                PFUREG	         25        47.2
