Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Tue Mar 19 21:27:47 2019
| Host         : daniel-XPS-15-9570 running 64-bit Ubuntu 18.04.2 LTS
| Command      : report_control_sets -verbose -file Controller_TEST_control_sets_placed.rpt
| Design       : Controller_TEST
| Device       : xc7a35t
--------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    35 |
| Unused register locations in slices containing registers |   133 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |           16 |
|      4 |            3 |
|      8 |            6 |
|     13 |            2 |
|    16+ |            8 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              61 |           22 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              26 |            8 |
| Yes          | No                    | No                     |             119 |           38 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              37 |            7 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------+---------------------------------------+---------------------------------------+------------------+----------------+
|        Clock Signal       |             Enable Signal             |            Set/Reset Signal           | Slice Load Count | Bel Load Count |
+---------------------------+---------------------------------------+---------------------------------------+------------------+----------------+
|  clk_IBUF_BUFG            | DUT/SPI/URECI/p_0_in__0[3]            |                                       |                1 |              1 |
|  clk_IBUF_BUFG            | DUT/SPI/URECI/p_0_in__0[8]            |                                       |                1 |              1 |
|  clk_IBUF_BUFG            | DUT/SPI/URECI/p_0_in__0[9]            |                                       |                1 |              1 |
|  clk_IBUF_BUFG            | DUT/SPI/URECI/p_0_in__0[7]            |                                       |                1 |              1 |
|  clk_IBUF_BUFG            | DUT/SPI/URECI/p_0_in__0[6]            |                                       |                1 |              1 |
|  clk_IBUF_BUFG            | DUT/SPI/URECI/p_0_in__0[15]           |                                       |                1 |              1 |
|  clk_IBUF_BUFG            | DUT/SPI/UTRNS/miso_i_1_n_0            | DUT/SPI/UTRNS/state_spi               |                1 |              1 |
|  clk_IBUF_BUFG            | DUT/SPI/URECI/p_0_in__0[11]           |                                       |                1 |              1 |
|  clk_IBUF_BUFG            | DUT/SPI/URECI/p_0_in__0[13]           |                                       |                1 |              1 |
|  clk_IBUF_BUFG            | DUT/SPI/URECI/p_0_in__0[12]           |                                       |                1 |              1 |
|  clk_IBUF_BUFG            | DUT/SPI/URECI/p_0_in__0[2]            |                                       |                1 |              1 |
|  clk_IBUF_BUFG            | DUT/SPI/URECI/p_0_in__0[5]            |                                       |                1 |              1 |
|  clk_IBUF_BUFG            | DUT/SPI/URECI/p_0_in__0[4]            |                                       |                1 |              1 |
|  clk_IBUF_BUFG            | DUT/SPI/URECI/p_0_in__0[1]            |                                       |                1 |              1 |
|  clk_IBUF_BUFG            | DUT/SPI/URECI/p_0_in__0[10]           |                                       |                1 |              1 |
|  clk_IBUF_BUFG            | DUT/SPI/URECI/p_0_in__0[14]           |                                       |                1 |              1 |
|  clk_IBUF_BUFG            | DUT/SPI/cs_data                       |                                       |                3 |              4 |
|  clk_IBUF_BUFG            | DUT/SPI/UTRNS/index[3]_i_1__0_n_0     |                                       |                1 |              4 |
|  clk_IBUF_BUFG            | DUT/SPI/URECI/index[3]_i_2_n_0        | DUT/SPI/URECI/index[3]_i_1_n_0        |                1 |              4 |
|  DUT/w_ready_pwm1_reg_n_0 |                                       |                                       |                2 |              8 |
|  clk_IBUF_BUFG            | DUT/w_set_pwm1_n_0                    |                                       |                2 |              8 |
|  clk_IBUF_BUFG            | DUT/w_set_pwm2_n_0                    |                                       |                1 |              8 |
|  DUT/PWM_2/UT/I36         |                                       |                                       |                3 |              8 |
|  DUT/PWM_1/UT/CLK         |                                       |                                       |                3 |              8 |
|  DUT/ready                |                                       |                                       |                2 |              8 |
|  clk_IBUF_BUFG            |                                       | DUT/PWM_1/UT/temporal                 |                4 |             13 |
|  clk_IBUF_BUFG            |                                       | DUT/PWM_2/UT/temporal                 |                4 |             13 |
|  clk_IBUF_BUFG            | DUT/SPI/data_controller_o[15]_i_2_n_0 | DUT/SPI/data_controller_o[15]_i_1_n_0 |                3 |             16 |
|  clk_IBUF_BUFG            | DUT/SPI/UTRNS/shift[15]_i_1__0_n_0    |                                       |                3 |             16 |
|  clk_IBUF_BUFG            | DUT/shift_n_0                         |                                       |                2 |             16 |
|  clk_IBUF_BUFG            | DUT/w_data_TX[11]_i_2_n_0             | DUT/w_data_TX[11]_i_1_n_0             |                2 |             16 |
|  clk_IBUF_BUFG            | DUT/SPI/shift                         |                                       |                5 |             16 |
|  clk_IBUF_BUFG            | DUT/SPI/URECI/data[15]_i_1_n_0        |                                       |                2 |             16 |
|  clk_IBUF_BUFG            | DUT/SPI/w_trns_data                   |                                       |                4 |             16 |
|  clk_IBUF_BUFG            |                                       |                                       |               12 |             29 |
+---------------------------+---------------------------------------+---------------------------------------+------------------+----------------+


