$date
	Fri Oct 18 05:18:09 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testBench_JKFlipFlop $end
$var wire 1 ! Qbar $end
$var wire 1 " Q $end
$var reg 1 # J $end
$var reg 1 $ K $end
$var reg 1 % clk $end
$var reg 1 & reset $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
1&
0%
0$
0#
x"
x!
$end
#5
0"
1%
#10
0%
0&
#15
1!
1%
#20
0%
#25
1%
#30
0%
1$
#35
1%
#40
0%
0$
1#
#45
1"
1%
#50
0%
1$
#55
0!
0"
1%
#60
0%
#65
1!
1"
1%
#70
0%
