

================================================================
== Vitis HLS Report for 'lab1_z2'
================================================================
* Date:           Thu Oct  6 21:05:34 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        lab1_z2
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xa7a12t-csg325-1Q


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.00 ns|  4.333 ns|     1.00 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       10|       10|  60.000 ns|  60.000 ns|   11|   11|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_8_1  |        9|        9|         3|          -|          -|     3|        no|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT | URAM|
+-----------------+---------+----+-------+------+-----+
|DSP              |        -|   -|      -|     -|    -|
|Expression       |        -|   -|      0|    91|    -|
|FIFO             |        -|   -|      -|     -|    -|
|Instance         |        -|   -|      -|     -|    -|
|Memory           |        -|   -|      -|     -|    -|
|Multiplexer      |        -|   -|      -|    30|    -|
|Register         |        -|   -|     60|     -|    -|
+-----------------+---------+----+-------+------+-----+
|Total            |        0|   0|     60|   121|    0|
+-----------------+---------+----+-------+------+-----+
|Available        |       40|  40|  16000|  8000|    0|
+-----------------+---------+----+-------+------+-----+
|Utilization (%)  |        0|   0|     ~0|     1|    0|
+-----------------+---------+----+-------+------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln12_1_fu_152_p2  |         +|   0|  0|  24|          17|          17|
    |add_ln12_fu_108_p2    |         +|   0|  0|  24|          17|          17|
    |add_ln8_fu_137_p2     |         +|   0|  0|  10|           2|           1|
    |y_fu_160_p2           |         +|   0|  0|  25|          18|          18|
    |icmp_ln8_fu_131_p2    |      icmp|   0|  0|   8|           2|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  91|          56|          55|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  21|          5|    1|          5|
    |i_fu_48    |   9|          2|    2|          4|
    +-----------+----+-----------+-----+-----------+
    |Total      |  30|          7|    3|          9|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +---------------------+----+----+-----+-----------+
    |         Name        | FF | LUT| Bits| Const Bits|
    +---------------------+----+----+-----+-----------+
    |add_ln12_1_reg_200   |  17|   0|   17|          0|
    |ap_CS_fsm            |   4|   0|    4|          0|
    |i_fu_48              |   2|   0|    2|          0|
    |sext_ln12_1_reg_182  |  18|   0|   18|          0|
    |sext_ln8_reg_177     |  17|   0|   17|          0|
    |zext_ln8_reg_187     |   2|   0|   64|         62|
    +---------------------+----+----+-----+-----------+
    |Total                |  60|   0|  122|         62|
    +---------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_local_block     |  out|    1|  ap_ctrl_hs|       lab1_z2|  return value|
|ap_local_deadlock  |  out|    1|  ap_ctrl_hs|       lab1_z2|  return value|
|ap_clk             |   in|    1|  ap_ctrl_hs|       lab1_z2|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|       lab1_z2|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|       lab1_z2|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|       lab1_z2|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|       lab1_z2|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|       lab1_z2|  return value|
|inArr_address0     |  out|    2|   ap_memory|         inArr|         array|
|inArr_ce0          |  out|    1|   ap_memory|         inArr|         array|
|inArr_q0           |   in|   16|   ap_memory|         inArr|         array|
|a                  |   in|   16|     ap_none|             a|        scalar|
|b                  |   in|   16|     ap_none|             b|        scalar|
|c                  |   in|   16|     ap_none|             c|        scalar|
|outArr_address0    |  out|    2|   ap_memory|        outArr|         array|
|outArr_ce0         |  out|    1|   ap_memory|        outArr|         array|
|outArr_we0         |  out|    1|   ap_memory|        outArr|         array|
|outArr_d0          |  out|   32|   ap_memory|        outArr|         array|
+-------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.14>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2"   --->   Operation 6 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %inArr, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %inArr"   --->   Operation 8 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %a"   --->   Operation 9 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %a, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %b"   --->   Operation 11 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %b, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %c"   --->   Operation 13 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %c, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %outArr, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %outArr"   --->   Operation 16 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%c_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %c" [lab1_z2/source/lab1_z2.c:3]   --->   Operation 17 'read' 'c_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%b_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %b" [lab1_z2/source/lab1_z2.c:3]   --->   Operation 18 'read' 'b_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%a_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %a" [lab1_z2/source/lab1_z2.c:3]   --->   Operation 19 'read' 'a_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%a_cast = sext i16 %a_read" [lab1_z2/source/lab1_z2.c:3]   --->   Operation 20 'sext' 'a_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%b_cast = sext i16 %b_read" [lab1_z2/source/lab1_z2.c:3]   --->   Operation 21 'sext' 'b_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%sext_ln8 = sext i16 %c_read" [lab1_z2/source/lab1_z2.c:8]   --->   Operation 22 'sext' 'sext_ln8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (2.14ns)   --->   "%add_ln12 = add i17 %b_cast, i17 %a_cast" [lab1_z2/source/lab1_z2.c:12]   --->   Operation 23 'add' 'add_ln12' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%sext_ln12_1 = sext i17 %add_ln12" [lab1_z2/source/lab1_z2.c:12]   --->   Operation 24 'sext' 'sext_ln12_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (1.61ns)   --->   "%store_ln8 = store i2 0, i2 %i" [lab1_z2/source/lab1_z2.c:8]   --->   Operation 25 'store' 'store_ln8' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln8 = br void" [lab1_z2/source/lab1_z2.c:8]   --->   Operation 26 'br' 'br_ln8' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.19>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%i_1 = load i2 %i" [lab1_z2/source/lab1_z2.c:8]   --->   Operation 27 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln8 = zext i2 %i_1" [lab1_z2/source/lab1_z2.c:8]   --->   Operation 28 'zext' 'zext_ln8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.93ns)   --->   "%icmp_ln8 = icmp_eq  i2 %i_1, i2 3" [lab1_z2/source/lab1_z2.c:8]   --->   Operation 29 'icmp' 'icmp_ln8' <Predicate = true> <Delay = 0.93> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3"   --->   Operation 30 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (1.58ns)   --->   "%add_ln8 = add i2 %i_1, i2 1" [lab1_z2/source/lab1_z2.c:8]   --->   Operation 31 'add' 'add_ln8' <Predicate = true> <Delay = 1.58> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln8 = br i1 %icmp_ln8, void %.split, void" [lab1_z2/source/lab1_z2.c:8]   --->   Operation 32 'br' 'br_ln8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%inArr_addr = getelementptr i16 %inArr, i64 0, i64 %zext_ln8" [lab1_z2/source/lab1_z2.c:11]   --->   Operation 33 'getelementptr' 'inArr_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 34 [2/2] (2.15ns)   --->   "%x = load i2 %inArr_addr" [lab1_z2/source/lab1_z2.c:11]   --->   Operation 34 'load' 'x' <Predicate = (!icmp_ln8)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3> <RAM>
ST_2 : Operation 35 [1/1] (1.61ns)   --->   "%store_ln8 = store i2 %add_ln8, i2 %i" [lab1_z2/source/lab1_z2.c:8]   --->   Operation 35 'store' 'store_ln8' <Predicate = (!icmp_ln8)> <Delay = 1.61>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%ret_ln15 = ret" [lab1_z2/source/lab1_z2.c:15]   --->   Operation 36 'ret' 'ret_ln15' <Predicate = (icmp_ln8)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.29>
ST_3 : Operation 37 [1/2] (2.15ns)   --->   "%x = load i2 %inArr_addr" [lab1_z2/source/lab1_z2.c:11]   --->   Operation 37 'load' 'x' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3> <RAM>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%sext_ln12 = sext i16 %x" [lab1_z2/source/lab1_z2.c:12]   --->   Operation 38 'sext' 'sext_ln12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (2.14ns)   --->   "%add_ln12_1 = add i17 %sext_ln8, i17 %sext_ln12" [lab1_z2/source/lab1_z2.c:12]   --->   Operation 39 'add' 'add_ln12_1' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 4.33>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%specloopname_ln8 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [lab1_z2/source/lab1_z2.c:8]   --->   Operation 40 'specloopname' 'specloopname_ln8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%sext_ln12_2 = sext i17 %add_ln12_1" [lab1_z2/source/lab1_z2.c:12]   --->   Operation 41 'sext' 'sext_ln12_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (2.18ns)   --->   "%y = add i18 %sext_ln12_2, i18 %sext_ln12_1" [lab1_z2/source/lab1_z2.c:12]   --->   Operation 42 'add' 'y' <Predicate = true> <Delay = 2.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%sext_ln7 = sext i18 %y" [lab1_z2/source/lab1_z2.c:7]   --->   Operation 43 'sext' 'sext_ln7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%outArr_addr = getelementptr i32 %outArr, i64 0, i64 %zext_ln8" [lab1_z2/source/lab1_z2.c:13]   --->   Operation 44 'getelementptr' 'outArr_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (2.15ns)   --->   "%store_ln13 = store i32 %sext_ln7, i2 %outArr_addr" [lab1_z2/source/lab1_z2.c:13]   --->   Operation 45 'store' 'store_ln13' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3> <RAM>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 46 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ inArr]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ a]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ c]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ outArr]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                 (alloca           ) [ 01111]
spectopmodule_ln0 (spectopmodule    ) [ 00000]
specinterface_ln0 (specinterface    ) [ 00000]
specbitsmap_ln0   (specbitsmap      ) [ 00000]
specbitsmap_ln0   (specbitsmap      ) [ 00000]
specinterface_ln0 (specinterface    ) [ 00000]
specbitsmap_ln0   (specbitsmap      ) [ 00000]
specinterface_ln0 (specinterface    ) [ 00000]
specbitsmap_ln0   (specbitsmap      ) [ 00000]
specinterface_ln0 (specinterface    ) [ 00000]
specinterface_ln0 (specinterface    ) [ 00000]
specbitsmap_ln0   (specbitsmap      ) [ 00000]
c_read            (read             ) [ 00000]
b_read            (read             ) [ 00000]
a_read            (read             ) [ 00000]
a_cast            (sext             ) [ 00000]
b_cast            (sext             ) [ 00000]
sext_ln8          (sext             ) [ 00111]
add_ln12          (add              ) [ 00000]
sext_ln12_1       (sext             ) [ 00111]
store_ln8         (store            ) [ 00000]
br_ln8            (br               ) [ 00000]
i_1               (load             ) [ 00000]
zext_ln8          (zext             ) [ 00011]
icmp_ln8          (icmp             ) [ 00111]
empty             (speclooptripcount) [ 00000]
add_ln8           (add              ) [ 00000]
br_ln8            (br               ) [ 00000]
inArr_addr        (getelementptr    ) [ 00010]
store_ln8         (store            ) [ 00000]
ret_ln15          (ret              ) [ 00000]
x                 (load             ) [ 00000]
sext_ln12         (sext             ) [ 00000]
add_ln12_1        (add              ) [ 00001]
specloopname_ln8  (specloopname     ) [ 00000]
sext_ln12_2       (sext             ) [ 00000]
y                 (add              ) [ 00000]
sext_ln7          (sext             ) [ 00000]
outArr_addr       (getelementptr    ) [ 00000]
store_ln13        (store            ) [ 00000]
br_ln0            (br               ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="inArr">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inArr"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="a">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="b">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="c">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="outArr">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outArr"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="48" class="1004" name="i_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="c_read_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="16" slack="0"/>
<pin id="54" dir="0" index="1" bw="16" slack="0"/>
<pin id="55" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="c_read/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="b_read_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="16" slack="0"/>
<pin id="60" dir="0" index="1" bw="16" slack="0"/>
<pin id="61" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_read/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="a_read_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="16" slack="0"/>
<pin id="66" dir="0" index="1" bw="16" slack="0"/>
<pin id="67" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_read/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="inArr_addr_gep_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="16" slack="0"/>
<pin id="72" dir="0" index="1" bw="1" slack="0"/>
<pin id="73" dir="0" index="2" bw="2" slack="0"/>
<pin id="74" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inArr_addr/2 "/>
</bind>
</comp>

<comp id="77" class="1004" name="grp_access_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="2" slack="0"/>
<pin id="79" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="80" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="81" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x/2 "/>
</bind>
</comp>

<comp id="83" class="1004" name="outArr_addr_gep_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="32" slack="0"/>
<pin id="85" dir="0" index="1" bw="1" slack="0"/>
<pin id="86" dir="0" index="2" bw="2" slack="2"/>
<pin id="87" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="outArr_addr/4 "/>
</bind>
</comp>

<comp id="90" class="1004" name="store_ln13_access_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="2" slack="0"/>
<pin id="92" dir="0" index="1" bw="32" slack="0"/>
<pin id="93" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="94" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln13/4 "/>
</bind>
</comp>

<comp id="96" class="1004" name="a_cast_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="16" slack="0"/>
<pin id="98" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="a_cast/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="b_cast_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="16" slack="0"/>
<pin id="102" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="b_cast/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="sext_ln8_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="16" slack="0"/>
<pin id="106" dir="1" index="1" bw="17" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln8/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="add_ln12_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="16" slack="0"/>
<pin id="110" dir="0" index="1" bw="16" slack="0"/>
<pin id="111" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln12/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="sext_ln12_1_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="17" slack="0"/>
<pin id="116" dir="1" index="1" bw="18" slack="3"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln12_1/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="store_ln8_store_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="0" index="1" bw="2" slack="0"/>
<pin id="121" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln8/1 "/>
</bind>
</comp>

<comp id="123" class="1004" name="i_1_load_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="2" slack="1"/>
<pin id="125" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="126" class="1004" name="zext_ln8_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="2" slack="0"/>
<pin id="128" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln8/2 "/>
</bind>
</comp>

<comp id="131" class="1004" name="icmp_ln8_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="2" slack="0"/>
<pin id="133" dir="0" index="1" bw="2" slack="0"/>
<pin id="134" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln8/2 "/>
</bind>
</comp>

<comp id="137" class="1004" name="add_ln8_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="2" slack="0"/>
<pin id="139" dir="0" index="1" bw="1" slack="0"/>
<pin id="140" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln8/2 "/>
</bind>
</comp>

<comp id="143" class="1004" name="store_ln8_store_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="2" slack="0"/>
<pin id="145" dir="0" index="1" bw="2" slack="1"/>
<pin id="146" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln8/2 "/>
</bind>
</comp>

<comp id="148" class="1004" name="sext_ln12_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="16" slack="0"/>
<pin id="150" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln12/3 "/>
</bind>
</comp>

<comp id="152" class="1004" name="add_ln12_1_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="16" slack="2"/>
<pin id="154" dir="0" index="1" bw="16" slack="0"/>
<pin id="155" dir="1" index="2" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln12_1/3 "/>
</bind>
</comp>

<comp id="157" class="1004" name="sext_ln12_2_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="17" slack="1"/>
<pin id="159" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln12_2/4 "/>
</bind>
</comp>

<comp id="160" class="1004" name="y_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="17" slack="0"/>
<pin id="162" dir="0" index="1" bw="17" slack="3"/>
<pin id="163" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y/4 "/>
</bind>
</comp>

<comp id="165" class="1004" name="sext_ln7_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="18" slack="0"/>
<pin id="167" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln7/4 "/>
</bind>
</comp>

<comp id="170" class="1005" name="i_reg_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="2" slack="0"/>
<pin id="172" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="177" class="1005" name="sext_ln8_reg_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="17" slack="2"/>
<pin id="179" dir="1" index="1" bw="17" slack="2"/>
</pin_list>
<bind>
<opset="sext_ln8 "/>
</bind>
</comp>

<comp id="182" class="1005" name="sext_ln12_1_reg_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="18" slack="3"/>
<pin id="184" dir="1" index="1" bw="18" slack="3"/>
</pin_list>
<bind>
<opset="sext_ln12_1 "/>
</bind>
</comp>

<comp id="187" class="1005" name="zext_ln8_reg_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="64" slack="2"/>
<pin id="189" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln8 "/>
</bind>
</comp>

<comp id="195" class="1005" name="inArr_addr_reg_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="2" slack="1"/>
<pin id="197" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="inArr_addr "/>
</bind>
</comp>

<comp id="200" class="1005" name="add_ln12_1_reg_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="17" slack="1"/>
<pin id="202" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="add_ln12_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="51"><net_src comp="10" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="56"><net_src comp="30" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="6" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="62"><net_src comp="30" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="4" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="68"><net_src comp="30" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="2" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="75"><net_src comp="0" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="76"><net_src comp="42" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="82"><net_src comp="70" pin="3"/><net_sink comp="77" pin=0"/></net>

<net id="88"><net_src comp="8" pin="0"/><net_sink comp="83" pin=0"/></net>

<net id="89"><net_src comp="42" pin="0"/><net_sink comp="83" pin=1"/></net>

<net id="95"><net_src comp="83" pin="3"/><net_sink comp="90" pin=0"/></net>

<net id="99"><net_src comp="64" pin="2"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="58" pin="2"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="52" pin="2"/><net_sink comp="104" pin=0"/></net>

<net id="112"><net_src comp="100" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="96" pin="1"/><net_sink comp="108" pin=1"/></net>

<net id="117"><net_src comp="108" pin="2"/><net_sink comp="114" pin=0"/></net>

<net id="122"><net_src comp="32" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="129"><net_src comp="123" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="130"><net_src comp="126" pin="1"/><net_sink comp="70" pin=2"/></net>

<net id="135"><net_src comp="123" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="136"><net_src comp="34" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="141"><net_src comp="123" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="142"><net_src comp="40" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="147"><net_src comp="137" pin="2"/><net_sink comp="143" pin=0"/></net>

<net id="151"><net_src comp="77" pin="3"/><net_sink comp="148" pin=0"/></net>

<net id="156"><net_src comp="148" pin="1"/><net_sink comp="152" pin=1"/></net>

<net id="164"><net_src comp="157" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="168"><net_src comp="160" pin="2"/><net_sink comp="165" pin=0"/></net>

<net id="169"><net_src comp="165" pin="1"/><net_sink comp="90" pin=1"/></net>

<net id="173"><net_src comp="48" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="174"><net_src comp="170" pin="1"/><net_sink comp="118" pin=1"/></net>

<net id="175"><net_src comp="170" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="176"><net_src comp="170" pin="1"/><net_sink comp="143" pin=1"/></net>

<net id="180"><net_src comp="104" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="181"><net_src comp="177" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="185"><net_src comp="114" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="186"><net_src comp="182" pin="1"/><net_sink comp="160" pin=1"/></net>

<net id="190"><net_src comp="126" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="191"><net_src comp="187" pin="1"/><net_sink comp="83" pin=2"/></net>

<net id="198"><net_src comp="70" pin="3"/><net_sink comp="195" pin=0"/></net>

<net id="199"><net_src comp="195" pin="1"/><net_sink comp="77" pin=0"/></net>

<net id="203"><net_src comp="152" pin="2"/><net_sink comp="200" pin=0"/></net>

<net id="204"><net_src comp="200" pin="1"/><net_sink comp="157" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: outArr | {4 }
 - Input state : 
	Port: lab1_z2 : inArr | {2 3 }
	Port: lab1_z2 : a | {1 }
	Port: lab1_z2 : b | {1 }
	Port: lab1_z2 : c | {1 }
  - Chain level:
	State 1
		add_ln12 : 1
		sext_ln12_1 : 2
		store_ln8 : 1
	State 2
		zext_ln8 : 1
		icmp_ln8 : 1
		add_ln8 : 1
		br_ln8 : 2
		inArr_addr : 2
		x : 3
		store_ln8 : 2
	State 3
		sext_ln12 : 1
		add_ln12_1 : 2
	State 4
		y : 1
		sext_ln7 : 2
		store_ln13 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|
| Operation|   Functional Unit  |    FF   |   LUT   |
|----------|--------------------|---------|---------|
|          |   add_ln12_fu_108  |    0    |    23   |
|    add   |   add_ln8_fu_137   |    0    |    10   |
|          |  add_ln12_1_fu_152 |    0    |    23   |
|          |      y_fu_160      |    0    |    24   |
|----------|--------------------|---------|---------|
|   icmp   |   icmp_ln8_fu_131  |    0    |    8    |
|----------|--------------------|---------|---------|
|          |  c_read_read_fu_52 |    0    |    0    |
|   read   |  b_read_read_fu_58 |    0    |    0    |
|          |  a_read_read_fu_64 |    0    |    0    |
|----------|--------------------|---------|---------|
|          |    a_cast_fu_96    |    0    |    0    |
|          |    b_cast_fu_100   |    0    |    0    |
|          |   sext_ln8_fu_104  |    0    |    0    |
|   sext   | sext_ln12_1_fu_114 |    0    |    0    |
|          |  sext_ln12_fu_148  |    0    |    0    |
|          | sext_ln12_2_fu_157 |    0    |    0    |
|          |   sext_ln7_fu_165  |    0    |    0    |
|----------|--------------------|---------|---------|
|   zext   |   zext_ln8_fu_126  |    0    |    0    |
|----------|--------------------|---------|---------|
|   Total  |                    |    0    |    88   |
|----------|--------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
| add_ln12_1_reg_200|   17   |
|     i_reg_170     |    2   |
| inArr_addr_reg_195|    2   |
|sext_ln12_1_reg_182|   18   |
|  sext_ln8_reg_177 |   17   |
|  zext_ln8_reg_187 |   64   |
+-------------------+--------+
|       Total       |   120  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_77 |  p0  |   2  |   2  |    4   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |    4   ||   1.61  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   88   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   120  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   120  |   97   |
+-----------+--------+--------+--------+
