#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sat Mar 30 16:33:07 2024
# Process ID: 17316
# Current directory: D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/TFT/uart_ram_tft
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent33108 D:\NEW\TYUT\FPGA\Code\1_Learning\PL\3_GoldDivision\TFT\uart_ram_tft\uart_ram_tft.xpr
# Log file: D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/TFT/uart_ram_tft/vivado.log
# Journal file: D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/TFT/uart_ram_tft\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/TFT/uart_ram_tft/uart_ram_tft.xpr
update_compile_order -fileset sources_1
set_property -dict [list CONFIG.Coe_File {D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/TFT/uart_ram_tft/CrazyBird.coe}] [get_ips RAM_DISPLAY]
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
export_ip_user_files -of_objects  [get_files D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/TFT/uart_ram_tft/uart_ram_tft.srcs/sources_1/ip/RAM_DISPLAY/RAM_DISPLAY.xci] -no_script -reset -force -quiet
remove_files  D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/TFT/uart_ram_tft/uart_ram_tft.srcs/sources_1/ip/RAM_DISPLAY/RAM_DISPLAY.xci
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name RAM_DISPLAY -dir d:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/TFT/uart_ram_tft/uart_ram_tft.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {RAM_DISPLAY} CONFIG.Memory_Type {Simple_Dual_Port_RAM} CONFIG.Write_Depth_A {65536} CONFIG.Operating_Mode_A {NO_CHANGE} CONFIG.Enable_B {Use_ENB_Pin} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Register_PortB_Output_of_Memory_Primitives {true} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Enable_Rate {100}] [get_ips RAM_DISPLAY]
generate_target {instantiation_template} [get_files d:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/TFT/uart_ram_tft/uart_ram_tft.srcs/sources_1/ip/RAM_DISPLAY_1/RAM_DISPLAY.xci]
generate_target all [get_files  d:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/TFT/uart_ram_tft/uart_ram_tft.srcs/sources_1/ip/RAM_DISPLAY_1/RAM_DISPLAY.xci]
catch { config_ip_cache -export [get_ips -all RAM_DISPLAY] }
export_ip_user_files -of_objects [get_files d:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/TFT/uart_ram_tft/uart_ram_tft.srcs/sources_1/ip/RAM_DISPLAY_1/RAM_DISPLAY.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/TFT/uart_ram_tft/uart_ram_tft.srcs/sources_1/ip/RAM_DISPLAY_1/RAM_DISPLAY.xci]
export_simulation -of_objects [get_files d:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/TFT/uart_ram_tft/uart_ram_tft.srcs/sources_1/ip/RAM_DISPLAY_1/RAM_DISPLAY.xci] -directory D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/TFT/uart_ram_tft/uart_ram_tft.ip_user_files/sim_scripts -ip_user_files_dir D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/TFT/uart_ram_tft/uart_ram_tft.ip_user_files -ipstatic_source_dir D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/TFT/uart_ram_tft/uart_ram_tft.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/NEW/TYUT/Vivado/Vivado_library} {questa=D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/TFT/uart_ram_tft/uart_ram_tft.cache/compile_simlib/questa} {riviera=D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/TFT/uart_ram_tft/uart_ram_tft.cache/compile_simlib/riviera} {activehdl=D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/TFT/uart_ram_tft/uart_ram_tft.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
export_ip_user_files -of_objects  [get_files D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/CrazyBird.coe] -no_script -reset -force -quiet
remove_files  D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/CrazyBird.coe
export_ip_user_files -of_objects  [get_files D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/TFT/uart_ram_tft/CrazyBird.coe] -no_script -reset -force -quiet
remove_files  D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/TFT/uart_ram_tft/CrazyBird.coe
export_ip_user_files -of_objects  [get_files D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/TFT/CrazyBird.coe] -no_script -reset -force -quiet
remove_files  D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/TFT/CrazyBird.coe
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_run impl_1
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/TFT/uart_ram_tft/uart_ram_tft.runs/impl_1/uart_ram_TFT.bit} [get_hw_devices xc7z015_1]
current_hw_device [get_hw_devices xc7z015_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z015_1] 0]
set_property PROBES.FILE {} [get_hw_devices xc7z015_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z015_1]
set_property PROGRAM.FILE {D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/TFT/uart_ram_tft/uart_ram_tft.runs/impl_1/uart_ram_TFT.bit} [get_hw_devices xc7z015_1]
program_hw_devices [get_hw_devices xc7z015_1]
refresh_hw_device [lindex [get_hw_devices xc7z015_1] 0]
close_hw
