Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Fri Jan  8 15:19:01 2021
| Host         : DESKTOP-U3K34TF running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file neuronal_cell_control_sets_placed.rpt
| Design       : neuronal_cell
| Device       : xc7a35t
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    63 |
|    Minimum number of control sets                        |    63 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   215 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    63 |
| >= 0 to < 4        |    25 |
| >= 4 to < 6        |     7 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |    17 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |    12 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              37 |           26 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             388 |          150 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+---------------------------------------------------------+-------------------+------------------+----------------+
|  Clock Signal  |                      Enable Signal                      |  Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------+---------------------------------------------------------+-------------------+------------------+----------------+
|  clk_IBUF_BUFG |                                                         | rst_d_reg_n_0_[8] |                1 |              1 |
|  clk_IBUF_BUFG |                                                         | rst_d_reg_n_0_[0] |                1 |              1 |
|  clk_IBUF_BUFG |                                                         | rst_d             |                1 |              1 |
|  clk_IBUF_BUFG |                                                         | rst_d_reg_n_0_[1] |                1 |              1 |
|  clk_IBUF_BUFG |                                                         | rst_d_reg_n_0_[2] |                1 |              1 |
|  clk_IBUF_BUFG |                                                         | rst_d_reg_n_0_[3] |                1 |              1 |
|  clk_IBUF_BUFG |                                                         | rst_d_reg_n_0_[5] |                1 |              1 |
|  clk_IBUF_BUFG | uartx/count_os_reg[8]_CE_cooolgate_en_sig_56            | reset_IBUF        |                1 |              1 |
|  clk_IBUF_BUFG |                                                         | rst_d_reg_n_0_[7] |                1 |              1 |
|  clk_IBUF_BUFG |                                                         | rst_d_reg_n_0_[6] |                1 |              1 |
|  clk_IBUF_BUFG |                                                         | rst_d_reg_n_0_[4] |                1 |              1 |
|  clk_IBUF_BUFG | rst_d_reg[8]_CE_cooolgate_en_sig_51                     | reset_IBUF        |                1 |              1 |
|  clk_IBUF_BUFG | FSM_sequential_actual_reg[3]_CE_cooolgate_en_sig_55     | reset_IBUF        |                1 |              1 |
|  clk_IBUF_BUFG | end_instruction_reg_CE_cooolgate_en_sig_50              | reset_IBUF        |                1 |              1 |
|  clk_IBUF_BUFG | uartx/rx_state_reg_CE_cooolgate_en_sig_44               | reset_IBUF        |                1 |              1 |
|  clk_IBUF_BUFG | uartx/tx_busy_reg_CE_cooolgate_en_sig_49                | reset_IBUF        |                1 |              1 |
|  clk_IBUF_BUFG | uartx/count_os_reg[4]_CE_cooolgate_en_sig_53            | reset_IBUF        |                1 |              1 |
|  clk_IBUF_BUFG | uartx/tx_state_reg_CE_cooolgate_en_sig_52               | reset_IBUF        |                1 |              1 |
|  clk_IBUF_BUFG | id_match_reg_CE_cooolgate_en_sig_47                     | reset_IBUF        |                1 |              1 |
|  clk_IBUF_BUFG | leak_wrk_reg_CE_cooolgate_en_sig_42                     | reset_IBUF        |                1 |              1 |
|  clk_IBUF_BUFG | uartx/rx_busy_read_reg_CE_cooolgate_en_sig_45           | reset_IBUF        |                1 |              1 |
|  clk_IBUF_BUFG | spike_flag                                              | reset_IBUF        |                1 |              1 |
|  clk_IBUF_BUFG | transmit_blocks_reg[0]_CE_cooolgate_en_sig_41           | reset_IBUF        |                1 |              2 |
|  clk_IBUF_BUFG | uartx/os_pulse                                          | reset_IBUF        |                1 |              3 |
|  clk_IBUF_BUFG | recieve_blocks_reg[0]_CE_cooolgate_en_sig_40            | reset_IBUF        |                1 |              3 |
|  clk_IBUF_BUFG | rst_d_reg[0]_CE_cooolgate_en_sig_38                     | reset_IBUF        |                4 |              4 |
|  clk_IBUF_BUFG | rst_d_reg[1]_CE_cooolgate_en_sig_39                     | reset_IBUF        |                2 |              4 |
|  clk_IBUF_BUFG | uartx/rx_count_reg[0]_CE_cooolgate_en_sig_33            | reset_IBUF        |                1 |              4 |
|  clk_IBUF_BUFG | uartx/tx_count_reg[0]_CE_cooolgate_en_sig_37            | reset_IBUF        |                1 |              4 |
|  clk_IBUF_BUFG | detectores[9].holderx/E[0]                              | reset_IBUF        |                2 |              4 |
|  clk_IBUF_BUFG | detectores[9].holderx/FSM_sequential_actual_reg[0]_0[0] | reset_IBUF        |                1 |              4 |
|  clk_IBUF_BUFG | uartx/count_os_reg[2]_CE_cooolgate_en_sig_31            | reset_IBUF        |                2 |              5 |
|  clk_IBUF_BUFG | leak_values_reg[2][0]_CE_cooolgate_en_sig_6             | reset_IBUF        |                2 |              8 |
|  clk_IBUF_BUFG | leak_values_reg[4][0]_CE_cooolgate_en_sig_10            | reset_IBUF        |                4 |              8 |
|  clk_IBUF_BUFG | leak_values_reg[3][0]_CE_cooolgate_en_sig_8             | reset_IBUF        |                2 |              8 |
|  clk_IBUF_BUFG | leak_values_reg[5][0]_CE_cooolgate_en_sig_12            | reset_IBUF        |                1 |              8 |
|  clk_IBUF_BUFG | data_buffer_reg[4][0]_CE_cooolgate_en_sig_30            | reset_IBUF        |                3 |              8 |
|  clk_IBUF_BUFG | data_buffer_reg[1][0]_CE_cooolgate_en_sig_26            | reset_IBUF        |                4 |              8 |
|  clk_IBUF_BUFG | data_buffer_reg[3][0]_CE_cooolgate_en_sig_28            | reset_IBUF        |                2 |              8 |
|  clk_IBUF_BUFG | leak_values_reg[9][0]_CE_cooolgate_en_sig_20            | reset_IBUF        |                2 |              8 |
|  clk_IBUF_BUFG | leak_values_reg[7][0]_CE_cooolgate_en_sig_16            | reset_IBUF        |                6 |              8 |
|  clk_IBUF_BUFG | data_buffer_reg[2][0]_CE_cooolgate_en_sig_24            | reset_IBUF        |                3 |              8 |
|  clk_IBUF_BUFG | leak_values_reg[6][0]_CE_cooolgate_en_sig_14            | reset_IBUF        |                4 |              8 |
|  clk_IBUF_BUFG | uartx/rx_data_reg[0]_CE_cooolgate_en_sig_22             | reset_IBUF        |                3 |              8 |
|  clk_IBUF_BUFG | leak_values_reg[0][0]_CE_cooolgate_en_sig_2             | reset_IBUF        |                5 |              8 |
|  clk_IBUF_BUFG | leak_values_reg[1][0]_CE_cooolgate_en_sig_4             | reset_IBUF        |                3 |              8 |
|  clk_IBUF_BUFG | instruction_buffer[7]_i_1_n_0                           | reset_IBUF        |                3 |              8 |
|  clk_IBUF_BUFG | leak_values_reg[8][0]_CE_cooolgate_en_sig_18            | reset_IBUF        |                4 |              8 |
|  clk_IBUF_BUFG | uartx/rx_buffer                                         | reset_IBUF        |                2 |              9 |
|  clk_IBUF_BUFG | uartx/tx_buffer[10]_i_1_n_0                             | reset_IBUF        |                2 |             11 |
|  clk_IBUF_BUFG | vth[14]_i_1_n_0                                         | reset_IBUF        |                5 |             15 |
|  clk_IBUF_BUFG | pesos[1][15]_i_1_n_0                                    | reset_IBUF        |                5 |             16 |
|  clk_IBUF_BUFG | pesos[4][15]_i_1_n_0                                    | reset_IBUF        |                9 |             16 |
|  clk_IBUF_BUFG | pesos[3][15]_i_1_n_0                                    | reset_IBUF        |                5 |             16 |
|  clk_IBUF_BUFG | pesos[8][15]_i_1_n_0                                    | reset_IBUF        |                6 |             16 |
|  clk_IBUF_BUFG | pesos[0][15]_i_1_n_0                                    | reset_IBUF        |                9 |             16 |
|  clk_IBUF_BUFG | pesos[6][15]_i_1_n_0                                    | reset_IBUF        |                5 |             16 |
|  clk_IBUF_BUFG | pesos[5][15]_i_1_n_0                                    | reset_IBUF        |                3 |             16 |
|  clk_IBUF_BUFG | pesos[9][15]_i_1_n_0                                    | reset_IBUF        |                4 |             16 |
|  clk_IBUF_BUFG | pesos[7][15]_i_1_n_0                                    | reset_IBUF        |                5 |             16 |
|  clk_IBUF_BUFG | voltage[15]_i_1_n_0                                     | reset_IBUF        |                7 |             16 |
|  clk_IBUF_BUFG | pesos[2][15]_i_1_n_0                                    | reset_IBUF        |                4 |             16 |
|  clk_IBUF_BUFG |                                                         | reset_IBUF        |               16 |             27 |
+----------------+---------------------------------------------------------+-------------------+------------------+----------------+


