module deserializer(input ADCDAT, BCLK, ADCLRCK, output [31:0] ADCDAT_PAR);
	logic start = 0;
	logic [5:0] i = 31;

	always_ff @(posedge BCLK)begin
	if(start == 0 && ADCLRCK == 1)begin
		start = 1;
	end
	if(start == 1)begin
		if(ADCLRCK == 1 && i >= 16)begin
			ADC_DATA_PAR[i] = ADCDAT;
		end
		else if(ADCLRCK == 0 && i < 16)begin
			ADC_DATA_PAR[i] = ADCDAT;
			if(i != 0)begin
				i = i - 1;
			end
			else begin
				start = 0;
				i = 31;
			end
		end
	end
end
endmodule;
