-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
-- Version: 2022.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity Rocca_S_hw_v2_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_283_1 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    trunc_ln2 : IN STD_LOGIC_VECTOR (120 downto 0);
    hw_S_3_i : IN STD_LOGIC_VECTOR (127 downto 0);
    hw_S_3_o : OUT STD_LOGIC_VECTOR (127 downto 0);
    hw_S_3_o_ap_vld : OUT STD_LOGIC;
    hw_S_5_i : IN STD_LOGIC_VECTOR (127 downto 0);
    hw_S_5_o : OUT STD_LOGIC_VECTOR (127 downto 0);
    hw_S_5_o_ap_vld : OUT STD_LOGIC;
    hw_S_0_i : IN STD_LOGIC_VECTOR (127 downto 0);
    hw_S_0_o : OUT STD_LOGIC_VECTOR (127 downto 0);
    hw_S_0_o_ap_vld : OUT STD_LOGIC;
    hw_M_0_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    hw_M_0_ce0 : OUT STD_LOGIC;
    hw_M_0_q0 : IN STD_LOGIC_VECTOR (127 downto 0);
    hw_C_0_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    hw_C_0_ce0 : OUT STD_LOGIC;
    hw_C_0_we0 : OUT STD_LOGIC;
    hw_C_0_d0 : OUT STD_LOGIC_VECTOR (127 downto 0);
    hw_S_4_i : IN STD_LOGIC_VECTOR (127 downto 0);
    hw_S_4_o : OUT STD_LOGIC_VECTOR (127 downto 0);
    hw_S_4_o_ap_vld : OUT STD_LOGIC;
    hw_S_6_i : IN STD_LOGIC_VECTOR (127 downto 0);
    hw_S_6_o : OUT STD_LOGIC_VECTOR (127 downto 0);
    hw_S_6_o_ap_vld : OUT STD_LOGIC;
    hw_S_2_i : IN STD_LOGIC_VECTOR (127 downto 0);
    hw_S_2_o : OUT STD_LOGIC_VECTOR (127 downto 0);
    hw_S_2_o_ap_vld : OUT STD_LOGIC;
    hw_M_1_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    hw_M_1_ce0 : OUT STD_LOGIC;
    hw_M_1_q0 : IN STD_LOGIC_VECTOR (127 downto 0);
    hw_C_1_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    hw_C_1_ce0 : OUT STD_LOGIC;
    hw_C_1_we0 : OUT STD_LOGIC;
    hw_C_1_d0 : OUT STD_LOGIC_VECTOR (127 downto 0);
    hw_S_1_i : IN STD_LOGIC_VECTOR (127 downto 0);
    hw_S_1_o : OUT STD_LOGIC_VECTOR (127 downto 0);
    hw_S_1_o_ap_vld : OUT STD_LOGIC;
    Snew_1_hw_AES_fu_961_p_din1 : OUT STD_LOGIC_VECTOR (127 downto 0);
    Snew_1_hw_AES_fu_961_p_din2 : OUT STD_LOGIC_VECTOR (127 downto 0);
    Snew_1_hw_AES_fu_961_p_dout0 : IN STD_LOGIC_VECTOR (127 downto 0);
    Snew_1_hw_AES_fu_961_p_ready : IN STD_LOGIC;
    Snew_2_hw_AES_fu_966_p_din1 : OUT STD_LOGIC_VECTOR (127 downto 0);
    Snew_2_hw_AES_fu_966_p_din2 : OUT STD_LOGIC_VECTOR (127 downto 0);
    Snew_2_hw_AES_fu_966_p_dout0 : IN STD_LOGIC_VECTOR (127 downto 0);
    Snew_2_hw_AES_fu_966_p_ready : IN STD_LOGIC;
    Snew_3_hw_AES_fu_971_p_din1 : OUT STD_LOGIC_VECTOR (127 downto 0);
    Snew_3_hw_AES_fu_971_p_din2 : OUT STD_LOGIC_VECTOR (127 downto 0);
    Snew_3_hw_AES_fu_971_p_dout0 : IN STD_LOGIC_VECTOR (127 downto 0);
    Snew_3_hw_AES_fu_971_p_ready : IN STD_LOGIC;
    Snew_4_hw_AES_fu_976_p_din1 : OUT STD_LOGIC_VECTOR (127 downto 0);
    Snew_4_hw_AES_fu_976_p_din2 : OUT STD_LOGIC_VECTOR (127 downto 0);
    Snew_4_hw_AES_fu_976_p_dout0 : IN STD_LOGIC_VECTOR (127 downto 0);
    Snew_4_hw_AES_fu_976_p_ready : IN STD_LOGIC;
    Snew_5_hw_AES_fu_981_p_din1 : OUT STD_LOGIC_VECTOR (127 downto 0);
    Snew_5_hw_AES_fu_981_p_din2 : OUT STD_LOGIC_VECTOR (127 downto 0);
    Snew_5_hw_AES_fu_981_p_dout0 : IN STD_LOGIC_VECTOR (127 downto 0);
    Snew_5_hw_AES_fu_981_p_ready : IN STD_LOGIC;
    Snew_6_hw_AES_fu_986_p_din1 : OUT STD_LOGIC_VECTOR (127 downto 0);
    Snew_6_hw_AES_fu_986_p_din2 : OUT STD_LOGIC_VECTOR (127 downto 0);
    Snew_6_hw_AES_fu_986_p_dout0 : IN STD_LOGIC_VECTOR (127 downto 0);
    Snew_6_hw_AES_fu_986_p_ready : IN STD_LOGIC );
end;


architecture behav of Rocca_S_hw_v2_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_283_1 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv64_2 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000010";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln283_fu_637_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter1_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal zext_ln288_fu_652_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln288_reg_800 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_11_hw_AES_fu_132_ap_ready : STD_LOGIC;
    signal tmp_11_hw_AES_fu_132_state : STD_LOGIC_VECTOR (127 downto 0);
    signal tmp_11_hw_AES_fu_132_ap_return : STD_LOGIC_VECTOR (127 downto 0);
    signal tmp_s_hw_AES_fu_136_ap_ready : STD_LOGIC;
    signal tmp_s_hw_AES_fu_136_state : STD_LOGIC_VECTOR (127 downto 0);
    signal tmp_s_hw_AES_fu_136_ap_return : STD_LOGIC_VECTOR (127 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal Snew_fu_737_p2 : STD_LOGIC_VECTOR (127 downto 0);
    signal i_7_fu_66 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln283_fu_658_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal zext_ln283_fu_633_p1 : STD_LOGIC_VECTOR (120 downto 0);
    signal lshr_ln2_fu_642_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component Rocca_S_hw_v2_hw_AES IS
    port (
        ap_ready : OUT STD_LOGIC;
        state : IN STD_LOGIC_VECTOR (127 downto 0);
        key : IN STD_LOGIC_VECTOR (127 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (127 downto 0) );
    end component;


    component Rocca_S_hw_v2_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    tmp_11_hw_AES_fu_132 : component Rocca_S_hw_v2_hw_AES
    port map (
        ap_ready => tmp_11_hw_AES_fu_132_ap_ready,
        state => tmp_11_hw_AES_fu_132_state,
        key => hw_S_2_i,
        ap_return => tmp_11_hw_AES_fu_132_ap_return);

    tmp_s_hw_AES_fu_136 : component Rocca_S_hw_v2_hw_AES
    port map (
        ap_ready => tmp_s_hw_AES_fu_136_ap_ready,
        state => tmp_s_hw_AES_fu_136_state,
        key => hw_S_0_i,
        ap_return => tmp_s_hw_AES_fu_136_ap_return);

    flow_control_loop_pipe_sequential_init_U : component Rocca_S_hw_v2_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter1_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_loop_exit_ready = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter1_stage0)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter1_stage0)) then 
                    ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    i_7_fu_66_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    i_7_fu_66 <= ap_const_lv64_0;
                elsif (((icmp_ln283_fu_637_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                    i_7_fu_66 <= add_ln283_fu_658_p2;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln283_fu_637_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                    zext_ln288_reg_800(8 downto 0) <= zext_ln288_fu_652_p1(8 downto 0);
            end if;
        end if;
    end process;
    zext_ln288_reg_800(63 downto 9) <= "0000000000000000000000000000000000000000000000000000000";

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    Snew_1_hw_AES_fu_961_p_din1 <= hw_S_0_i;
    Snew_1_hw_AES_fu_961_p_din2 <= hw_M_0_q0;
    Snew_2_hw_AES_fu_966_p_din1 <= hw_S_1_i;
    Snew_2_hw_AES_fu_966_p_din2 <= hw_S_0_i;
    Snew_3_hw_AES_fu_971_p_din1 <= hw_S_2_i;
    Snew_3_hw_AES_fu_971_p_din2 <= hw_S_6_i;
    Snew_4_hw_AES_fu_976_p_din1 <= hw_S_3_i;
    Snew_4_hw_AES_fu_976_p_din2 <= hw_M_1_q0;
    Snew_5_hw_AES_fu_981_p_din1 <= hw_S_4_i;
    Snew_5_hw_AES_fu_981_p_din2 <= hw_S_3_i;
    Snew_6_hw_AES_fu_986_p_din1 <= hw_S_5_i;
    Snew_6_hw_AES_fu_986_p_din2 <= hw_S_4_i;
    Snew_fu_737_p2 <= (hw_S_6_i xor hw_S_1_i);
    add_ln283_fu_658_p2 <= std_logic_vector(unsigned(i_7_fu_66) + unsigned(ap_const_lv64_2));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_exit_pp0_iter1_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_subdone, icmp_ln283_fu_637_p2)
    begin
        if (((icmp_ln283_fu_637_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter1_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter1_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone, ap_loop_exit_ready, ap_done_reg)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_start_int = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter1_stage0;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;

    hw_C_0_address0 <= zext_ln288_reg_800(9 - 1 downto 0);

    hw_C_0_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            hw_C_0_ce0 <= ap_const_logic_1;
        else 
            hw_C_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    hw_C_0_d0 <= (tmp_s_hw_AES_fu_136_ap_return xor hw_M_0_q0);

    hw_C_0_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            hw_C_0_we0 <= ap_const_logic_1;
        else 
            hw_C_0_we0 <= ap_const_logic_0;
        end if; 
    end process;

    hw_C_1_address0 <= zext_ln288_reg_800(9 - 1 downto 0);

    hw_C_1_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            hw_C_1_ce0 <= ap_const_logic_1;
        else 
            hw_C_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    hw_C_1_d0 <= (tmp_11_hw_AES_fu_132_ap_return xor hw_M_1_q0);

    hw_C_1_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            hw_C_1_we0 <= ap_const_logic_1;
        else 
            hw_C_1_we0 <= ap_const_logic_0;
        end if; 
    end process;

    hw_M_0_address0 <= zext_ln288_fu_652_p1(9 - 1 downto 0);

    hw_M_0_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            hw_M_0_ce0 <= ap_const_logic_1;
        else 
            hw_M_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    hw_M_1_address0 <= zext_ln288_fu_652_p1(9 - 1 downto 0);

    hw_M_1_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            hw_M_1_ce0 <= ap_const_logic_1;
        else 
            hw_M_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    hw_S_0_o_assign_proc : process(ap_enable_reg_pp0_iter2, hw_S_0_i, ap_block_pp0_stage0, Snew_fu_737_p2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            hw_S_0_o <= Snew_fu_737_p2;
        else 
            hw_S_0_o <= hw_S_0_i;
        end if; 
    end process;


    hw_S_0_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            hw_S_0_o_ap_vld <= ap_const_logic_1;
        else 
            hw_S_0_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    hw_S_1_o_assign_proc : process(ap_enable_reg_pp0_iter2, hw_S_1_i, ap_block_pp0_stage0, Snew_1_hw_AES_fu_961_p_dout0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            hw_S_1_o <= Snew_1_hw_AES_fu_961_p_dout0;
        else 
            hw_S_1_o <= hw_S_1_i;
        end if; 
    end process;


    hw_S_1_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            hw_S_1_o_ap_vld <= ap_const_logic_1;
        else 
            hw_S_1_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    hw_S_2_o_assign_proc : process(ap_enable_reg_pp0_iter2, hw_S_2_i, ap_block_pp0_stage0, Snew_2_hw_AES_fu_966_p_dout0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            hw_S_2_o <= Snew_2_hw_AES_fu_966_p_dout0;
        else 
            hw_S_2_o <= hw_S_2_i;
        end if; 
    end process;


    hw_S_2_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            hw_S_2_o_ap_vld <= ap_const_logic_1;
        else 
            hw_S_2_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    hw_S_3_o_assign_proc : process(ap_enable_reg_pp0_iter2, hw_S_3_i, ap_block_pp0_stage0, Snew_3_hw_AES_fu_971_p_dout0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            hw_S_3_o <= Snew_3_hw_AES_fu_971_p_dout0;
        else 
            hw_S_3_o <= hw_S_3_i;
        end if; 
    end process;


    hw_S_3_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            hw_S_3_o_ap_vld <= ap_const_logic_1;
        else 
            hw_S_3_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    hw_S_4_o_assign_proc : process(ap_enable_reg_pp0_iter2, hw_S_4_i, ap_block_pp0_stage0, Snew_4_hw_AES_fu_976_p_dout0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            hw_S_4_o <= Snew_4_hw_AES_fu_976_p_dout0;
        else 
            hw_S_4_o <= hw_S_4_i;
        end if; 
    end process;


    hw_S_4_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            hw_S_4_o_ap_vld <= ap_const_logic_1;
        else 
            hw_S_4_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    hw_S_5_o_assign_proc : process(ap_enable_reg_pp0_iter2, hw_S_5_i, ap_block_pp0_stage0, Snew_5_hw_AES_fu_981_p_dout0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            hw_S_5_o <= Snew_5_hw_AES_fu_981_p_dout0;
        else 
            hw_S_5_o <= hw_S_5_i;
        end if; 
    end process;


    hw_S_5_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            hw_S_5_o_ap_vld <= ap_const_logic_1;
        else 
            hw_S_5_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    hw_S_6_o_assign_proc : process(ap_enable_reg_pp0_iter2, hw_S_6_i, ap_block_pp0_stage0, Snew_6_hw_AES_fu_986_p_dout0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            hw_S_6_o <= Snew_6_hw_AES_fu_986_p_dout0;
        else 
            hw_S_6_o <= hw_S_6_i;
        end if; 
    end process;


    hw_S_6_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            hw_S_6_o_ap_vld <= ap_const_logic_1;
        else 
            hw_S_6_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    icmp_ln283_fu_637_p2 <= "1" when (unsigned(trunc_ln2) > unsigned(zext_ln283_fu_633_p1)) else "0";
    lshr_ln2_fu_642_p4 <= i_7_fu_66(9 downto 1);
    tmp_11_hw_AES_fu_132_state <= (hw_S_6_i xor hw_S_4_i);
    tmp_s_hw_AES_fu_136_state <= (hw_S_5_i xor hw_S_3_i);
    zext_ln283_fu_633_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(i_7_fu_66),121));
    zext_ln288_fu_652_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln2_fu_642_p4),64));
end behav;
