// Seed: 3228926095
module module_0 (
    input id_0,
    output reg id_1,
    input id_2,
    output reg id_3,
    input id_4,
    input id_5,
    output id_6
    , id_7
);
  always if (id_2) id_3 = 1'b0;
  always
    if (id_4 / 1'b0 ? id_7 : 1'b0 - 1'h0)
      if (id_0) id_1 = 1'd0;
      else id_1 <= 1;
    else id_3 <= 1;
endmodule
`define pp_7 0
module module_1;
  always @(posedge id_4) begin
    SystemTFIdentifier(id_5);
    id_6 <= id_5;
    id_6 <= #(1) 'b0;
    begin
      if (1 - id_4) id_1 <= 1 - 1;
      id_1 = 1;
    end
    begin
      id_3 <= 1;
      id_3 <= ~id_5;
      id_6 <= id_5;
    end
  end
endmodule
