

================================================================
== Vitis HLS Report for 'sobel_Pipeline_VITIS_LOOP_88_1'
================================================================
* Date:           Sat Oct 11 17:25:54 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        sobel_opt
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.728 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+------+------------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval  |                    Pipeline                    |
    |   min   |   max   |    min    |    max    | min |  max |                      Type                      |
    +---------+---------+-----------+-----------+-----+------+------------------------------------------------+
    |        3|     1282|  30.000 ns|  12.820 us|    2|  1281|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+-----+------+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip   |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |- VITIS_LOOP_88_1  |        1|     1280|         2|          1|          1|  1 ~ 1280|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     57|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     45|    -|
|Register         |        -|    -|      30|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      30|    102|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name         | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+----+---+----+------------+------------+
    |col_2_fu_142_p2                 |         +|   0|  0|  14|          13|           1|
    |ap_block_pp0_stage0_01001_grp1  |       and|   0|  0|   2|           1|           1|
    |icmp_ln88_fu_136_p2             |      icmp|   0|  0|  39|          32|          32|
    |ap_enable_pp0                   |       xor|   0|  0|   2|           1|           2|
    +--------------------------------+----------+----+---+----+------------+------------+
    |Total                           |          |   0|  0|  57|          47|          36|
    +--------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_col_1   |   9|          2|   13|         26|
    |col_fu_68                |   9|          2|   13|         26|
    |src_TDATA_blk_n          |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|   29|         58|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |col_1_reg_189            |  13|   0|   13|          0|
    |col_fu_68                |  13|   0|   13|          0|
    |data_p_strb_fu_64        |   1|   0|    1|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  30|   0|   30|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+--------------------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |          Source Object         |    C Type    |
+--------------------------+-----+-----+------------+--------------------------------+--------------+
|ap_clk                    |   in|    1|  ap_ctrl_hs|  sobel_Pipeline_VITIS_LOOP_88_1|  return value|
|ap_rst                    |   in|    1|  ap_ctrl_hs|  sobel_Pipeline_VITIS_LOOP_88_1|  return value|
|ap_start                  |   in|    1|  ap_ctrl_hs|  sobel_Pipeline_VITIS_LOOP_88_1|  return value|
|ap_done                   |  out|    1|  ap_ctrl_hs|  sobel_Pipeline_VITIS_LOOP_88_1|  return value|
|ap_idle                   |  out|    1|  ap_ctrl_hs|  sobel_Pipeline_VITIS_LOOP_88_1|  return value|
|ap_ready                  |  out|    1|  ap_ctrl_hs|  sobel_Pipeline_VITIS_LOOP_88_1|  return value|
|src_TVALID                |   in|    1|        axis|                    src_V_data_V|       pointer|
|src_TDATA                 |   in|    8|        axis|                    src_V_data_V|       pointer|
|cols                      |   in|   32|     ap_none|                            cols|        scalar|
|LineBuffer_1_address0     |  out|   11|   ap_memory|                    LineBuffer_1|         array|
|LineBuffer_1_ce0          |  out|    1|   ap_memory|                    LineBuffer_1|         array|
|LineBuffer_1_we0          |  out|    1|   ap_memory|                    LineBuffer_1|         array|
|LineBuffer_1_d0           |  out|    8|   ap_memory|                    LineBuffer_1|         array|
|LineBuffer_address0       |  out|   11|   ap_memory|                      LineBuffer|         array|
|LineBuffer_ce0            |  out|    1|   ap_memory|                      LineBuffer|         array|
|LineBuffer_we0            |  out|    1|   ap_memory|                      LineBuffer|         array|
|LineBuffer_d0             |  out|    8|   ap_memory|                      LineBuffer|         array|
|src_TREADY                |  out|    1|        axis|                    src_V_last_V|       pointer|
|src_TLAST                 |   in|    1|        axis|                    src_V_last_V|       pointer|
|src_TKEEP                 |   in|    1|        axis|                    src_V_keep_V|       pointer|
|src_TSTRB                 |   in|    1|        axis|                    src_V_strb_V|       pointer|
|data_p_strb_1_out         |  out|    1|      ap_vld|               data_p_strb_1_out|       pointer|
|data_p_strb_1_out_ap_vld  |  out|    1|      ap_vld|               data_p_strb_1_out|       pointer|
+--------------------------+-----+-----+------------+--------------------------------+--------------+

