#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Mon Apr 15 15:54:54 2024
# Process ID: 11920
# Current directory: E:/Accelerator/Accelerator_100M
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10160 E:\Accelerator\Accelerator_100M\Accelerator.xpr
# Log file: E:/Accelerator/Accelerator_100M/vivado.log
# Journal file: E:/Accelerator/Accelerator_100M\vivado.jou
# Running On: DESKTOP-JO2RAF5, OS: Windows, CPU Frequency: 2496 MHz, CPU Physical cores: 4, Host memory: 17041 MB
#-----------------------------------------------------------
start_gui
open_project E:/Accelerator/Accelerator_100M/Accelerator.xpr
update_compile_order -fileset sources_1
open_bd_design {E:/Accelerator/Accelerator_100M/Accelerator.srcs/sources_1/bd/Accelerator_block_design/Accelerator_block_design.bd}
startgroup
set_property -dict [list CONFIG.PCW_FPGA0_PERIPHERAL_FREQMHZ {100}] [get_bd_cells processing_system7_0]
endgroup
startgroup
set_property -dict [list CONFIG.C_S_AXI_ACLK_FREQ_MHZ {100.0}] [get_bd_cells axi_intc_0]
endgroup
regenerate_bd_layout
set_property CONFIG.FREQ_HZ 100000000 [get_bd_intf_pins /CNN_ACCELERATOR/CNN_Control_1/image]
set_property CONFIG.FREQ_HZ 100000000 [get_bd_intf_pins /CNN_ACCELERATOR/CNN_Control_1/weight]
set_property CONFIG.FREQ_HZ 100000000 [get_bd_intf_pins /CNN_ACCELERATOR/CNN_Control_1/weightfc]
validate_bd_design
startgroup
endgroup
set_property CONFIG.FREQ_HZ 100000000 [get_bd_intf_pins /CNN_ACCELERATOR/CNN_Control_1/result]
validate_bd_design
startgroup
set_property -dict [list CONFIG.PCW_APU_PERIPHERAL_FREQMHZ {100}] [get_bd_cells processing_system7_0]
endgroup
validate_bd_design
save_bd_design
reset_run synth_1
reset_run Accelerator_block_design_processing_system7_0_0_synth_1
reset_run Accelerator_block_design_axi_dma_0_0_synth_1
reset_run Accelerator_block_design_proc_sys_reset_0_0_synth_1
reset_run Accelerator_block_design_axis_data_fifo_0_0_synth_1
reset_run Accelerator_block_design_axis_data_fifo_1_0_synth_1
reset_run Accelerator_block_design_axi_dma_0_1_synth_1
reset_run Accelerator_block_design_axi_dma_0_2_synth_1
reset_run Accelerator_block_design_axi_dma_0_3_synth_1
reset_run Accelerator_block_design_axis_data_fifo_0_1_synth_1
reset_run Accelerator_block_design_xbar_1_synth_1
reset_run Accelerator_block_design_xbar_0_synth_1
reset_run Accelerator_block_design_axis_data_fifo_0_2_synth_1
reset_run Accelerator_block_design_ila_0_2_synth_1
reset_run Accelerator_block_design_INACT_DATA_FIFO_0_synth_1
reset_run Accelerator_block_design_axi_intc_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_run impl_1
close_design
startgroup
set_property -dict [list CONFIG.PCW_APU_PERIPHERAL_FREQMHZ {666.666666} CONFIG.PCW_FPGA0_PERIPHERAL_FREQMHZ {50}] [get_bd_cells processing_system7_0]
endgroup
startgroup
set_property -dict [list CONFIG.KERNEL_SIZE {5}] [get_bd_cells CNN_ACCELERATOR/Windows_Data_Convert_0]
endgroup
startgroup
set_property -dict [list CONFIG.TDATA_NUM_BYTES.VALUE_SRC USER] [get_bd_cells CNN_ACCELERATOR/INACT_DATA_FIFO]
set_property -dict [list CONFIG.TDATA_NUM_BYTES {25}] [get_bd_cells CNN_ACCELERATOR/INACT_DATA_FIFO]
endgroup
startgroup
set_property -dict [list CONFIG.CONV_KERNEL_SIZE {5} CONFIG.CONV_KERNEL_NUM {6} CONFIG.FULLCON_INPUT_SIZE {192}] [get_bd_cells CNN_ACCELERATOR/CNN_Control_1]
endgroup
startgroup
set_property -dict [list CONFIG.CONV_KERNEL_NUM {8}] [get_bd_cells CNN_ACCELERATOR/CNN_Control_1]
endgroup
startgroup
set_property -dict [list CONFIG.TDATA_NUM_BYTES.VALUE_SRC USER] [get_bd_cells CNN_ACCELERATOR/WEIGHT_CONV_ACT_FULLCON_FIFO]
set_property -dict [list CONFIG.TDATA_NUM_BYTES {8}] [get_bd_cells CNN_ACCELERATOR/WEIGHT_CONV_ACT_FULLCON_FIFO]
endgroup
delete_bd_objs [get_bd_cells CNN_ACCELERATOR/ila_0]
regenerate_bd_layout
set_property CONFIG.FREQ_HZ 50000000 [get_bd_intf_pins /CNN_ACCELERATOR/CNN_Control_1/image]
set_property CONFIG.FREQ_HZ 50000000 [get_bd_intf_pins /CNN_ACCELERATOR/CNN_Control_1/weight]
set_property CONFIG.FREQ_HZ 50000000 [get_bd_intf_pins /CNN_ACCELERATOR/CNN_Control_1/weightfc]
set_property CONFIG.FREQ_HZ 50000000 [get_bd_intf_pins /CNN_ACCELERATOR/CNN_Control_1/result]
validate_bd_design
startgroup
set_property -dict [list CONFIG.c_m_axi_mm2s_data_width {64} CONFIG.c_m_axis_mm2s_tdata_width {64} CONFIG.c_mm2s_burst_size {8}] [get_bd_cells axi_dma_weight]
endgroup
startgroup
endgroup
startgroup
endgroup
startgroup
endgroup
startgroup
endgroup
startgroup
endgroup
save_bd_design
update_module_reference Accelerator_block_design_CNN_Control_1_0
startgroup
endgroup
validate_bd_design
startgroup
set_property -dict [list CONFIG.FIFO_DEPTH {1024}] [get_bd_cells CNN_ACCELERATOR/INACT_DATA_FIFO]
endgroup
startgroup
set_property -dict [list CONFIG.FIFO_DEPTH {1024}] [get_bd_cells CNN_ACCELERATOR/RESULT_DATA_FIFO1]
endgroup
validate_bd_design
save_bd_design
reset_run synth_1
reset_run Accelerator_block_design_processing_system7_0_0_synth_1
reset_run Accelerator_block_design_axi_dma_0_0_synth_1
reset_run Accelerator_block_design_axi_dma_0_3_synth_1
reset_run Accelerator_block_design_xbar_1_synth_1
reset_run Accelerator_block_design_xbar_0_synth_1
reset_run Accelerator_block_design_axis_data_fifo_0_2_synth_1
reset_run Accelerator_block_design_Windows_Data_Convert_0_5_synth_1
reset_run Accelerator_block_design_ila_0_2_synth_1
reset_run Accelerator_block_design_ila_0_1_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
