#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Wed Sep 22 12:19:54 2021
# Process ID: 2680
# Current directory: E:/ALU2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1772 E:\ALU2\ALU2.xpr
# Log file: E:/ALU2/vivado.log
# Journal file: E:/ALU2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/ALU2/ALU2.xpr
INFO: [Project 1-313] Project file moved from 'D:/ALU2' since last save.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/lsras/Downloads/ALU/ALU/ALU.srcs/sources_1/new/Bin8BCD.vhd'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/lsras/Downloads/ALU/ALU/ALU.srcs/sources_1/new/clk.vhd'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/lsras/Downloads/ALU/ALU/ALU.srcs/sources_1/new/deco.vhd'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/lsras/Downloads/ALU/ALU/ALU.srcs/sources_1/new/mux.vhd'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/lsras/Downloads/ALU/ALU/ALU.srcs/sources_1/new/ref.vhd'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/lsras/Downloads/ALU/ALU/ALU.srcs/sources_1/new/segmento.vhd'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'E:/ALU1/ALU/ALU.srcs/sources_1/new/clk.vhd', nor could it be found using path 'D:/ALU1/ALU/ALU.srcs/sources_1/new/clk.vhd'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'E:/ALU1/ALU/ALU.srcs/sources_1/new/deco.vhd', nor could it be found using path 'D:/ALU1/ALU/ALU.srcs/sources_1/new/deco.vhd'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'E:/ALU1/ALU/ALU.srcs/sources_1/new/mux.vhd', nor could it be found using path 'D:/ALU1/ALU/ALU.srcs/sources_1/new/mux.vhd'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'E:/ALU1/ALU/ALU.srcs/sources_1/new/segmento.vhd', nor could it be found using path 'D:/ALU1/ALU/ALU.srcs/sources_1/new/segmento.vhd'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'E:/ALU1/ALU/ALU.srcs/sources_1/new/ref.vhd', nor could it be found using path 'D:/ALU1/ALU/ALU.srcs/sources_1/new/ref.vhd'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'E:/ALU1/ALU/ALU.srcs/sources_1/new/Bin8BCD.vhd', nor could it be found using path 'D:/ALU1/ALU/ALU.srcs/sources_1/new/Bin8BCD.vhd'.
Scanning sources...
Finished scanning sources
WARNING: [Project 1-231] Project 'ALU2.xpr' was created with a future version and may or may not perform reliably with this version of Vivado. It has been opened in read-only mode for the protection of unrecognized data. Use 'File | Save Project As...' if you wish to alter a copy of the project.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 778.648 ; gain = 91.113
update_compile_order -fileset sources_1
save_project_as project_1 E:/project_1 -force
save_project_as: Time (s): cpu = 00:00:05 ; elapsed = 00:00:18 . Memory (MB): peak = 806.195 ; gain = 27.059
add_files -norecurse E:/VIVADO/Sum_BCD_Bin/Sum_BCD_Bin/Sum_BCD_Bin.srcs/sources_1/new/mux.vhd
update_compile_order -fileset sources_1
add_files -norecurse {E:/VIVADO/Sum_BCD_Bin/Sum_BCD_Bin/Sum_BCD_Bin.srcs/sources_1/new/deco.vhd E:/VIVADO/Sum_BCD_Bin/Sum_BCD_Bin/Sum_BCD_Bin.srcs/sources_1/new/segmento.vhd E:/VIVADO/Sum_BCD_Bin/Sum_BCD_Bin/Sum_BCD_Bin.srcs/sources_1/new/conta.vhd E:/VIVADO/Sum_BCD_Bin/Sum_BCD_Bin/Sum_BCD_Bin.srcs/sources_1/new/ref.vhd}
update_compile_order -fileset sources_1
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
ERROR: [Runs 36-378] The checkpoint 'E:/project_1/project_1.runs/synth_1/ALU.dcp' was created with 'Vivado v2018.3 (64-bit)', and cannot be opened in this version.
add_files -norecurse E:/ALU2/ALU2.srcs/sources_1/new/Bin8BCD.vhd
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files E:/VIVADO/Sum_BCD_Bin/Sum_BCD_Bin/Sum_BCD_Bin.srcs/sources_1/new/mux.vhd] -no_script -reset -force -quiet
remove_files  E:/VIVADO/Sum_BCD_Bin/Sum_BCD_Bin/Sum_BCD_Bin.srcs/sources_1/new/mux.vhd
export_ip_user_files -of_objects  [get_files E:/VIVADO/Sum_BCD_Bin/Sum_BCD_Bin/Sum_BCD_Bin.srcs/sources_1/new/conta.vhd] -no_script -reset -force -quiet
remove_files  E:/VIVADO/Sum_BCD_Bin/Sum_BCD_Bin/Sum_BCD_Bin.srcs/sources_1/new/conta.vhd
export_ip_user_files -of_objects  [get_files E:/VIVADO/Sum_BCD_Bin/Sum_BCD_Bin/Sum_BCD_Bin.srcs/sources_1/new/segmento.vhd] -no_script -reset -force -quiet
remove_files  E:/VIVADO/Sum_BCD_Bin/Sum_BCD_Bin/Sum_BCD_Bin.srcs/sources_1/new/segmento.vhd
export_ip_user_files -of_objects  [get_files E:/VIVADO/Sum_BCD_Bin/Sum_BCD_Bin/Sum_BCD_Bin.srcs/sources_1/new/deco.vhd] -no_script -reset -force -quiet
remove_files  E:/VIVADO/Sum_BCD_Bin/Sum_BCD_Bin/Sum_BCD_Bin.srcs/sources_1/new/deco.vhd
add_files -norecurse {E:/ALU2/ALU2.srcs/sources_1/new/ref.vhd E:/ALU2/ALU2.srcs/sources_1/new/segmento.vhd E:/ALU2/ALU2.srcs/sources_1/new/clk.vhd E:/ALU2/ALU2.srcs/sources_1/new/mux.vhd E:/ALU2/ALU2.srcs/sources_1/new/deco.vhd}
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files E:/ALU2/ALU2.srcs/sources_1/new/ref.vhd] -no_script -reset -force -quiet
remove_files  E:/ALU2/ALU2.srcs/sources_1/new/ref.vhd
reset_run synth_1
launch_runs synth_1 -jobs 12
[Wed Sep 22 12:52:46 2021] Launched synth_1...
Run output will be captured here: E:/project_1/project_1.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 12
[Wed Sep 22 12:54:20 2021] Launched synth_1...
Run output will be captured here: E:/project_1/project_1.runs/synth_1/runme.log
export_ip_user_files -of_objects  [get_files E:/VIVADO/Sum_BCD_Bin/Sum_BCD_Bin/Sum_BCD_Bin.srcs/sources_1/new/ref.vhd] -no_script -reset -force -quiet
remove_files  E:/VIVADO/Sum_BCD_Bin/Sum_BCD_Bin/Sum_BCD_Bin.srcs/sources_1/new/ref.vhd
update_compile_order -fileset sources_1
add_files -norecurse E:/ALU2/ALU2.srcs/sources_1/new/ref.vhd
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 12
[Wed Sep 22 12:55:58 2021] Launched synth_1...
Run output will be captured here: E:/project_1/project_1.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
INFO: [Netlist 29-17] Analyzing 38 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [E:/project_1/project_1.srcs/constrs_1/new/1.xdc]
Finished Parsing XDC File [E:/project_1/project_1.srcs/constrs_1/new/1.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:13 ; elapsed = 00:00:21 . Memory (MB): peak = 1223.191 ; gain = 381.648
place_ports {Sel[0]} J2
place_ports {Sel[1]} L2
place_ports {Sel[2]} J1
place_ports Control G2
save_constraints
reset_run synth_1
launch_runs impl_1 -jobs 12
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Wed Sep 22 12:58:55 2021] Launched synth_1...
Run output will be captured here: E:/project_1/project_1.runs/synth_1/runme.log
[Wed Sep 22 12:58:55 2021] Launched impl_1...
Run output will be captured here: E:/project_1/project_1.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Wed Sep 22 13:01:28 2021] Launched impl_1...
Run output will be captured here: E:/project_1/project_1.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.2
  **** Build date : Jun 14 2018-20:42:52
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 1684.301 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183AA112BA
set_property PROGRAM.FILE {E:/project_1/project_1.runs/impl_1/ALU.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {E:/project_1/project_1.runs/impl_1/ALU.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {E:/project_1/project_1.runs/impl_1/ALU.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
launch_runs synth_1 -jobs 12
[Wed Sep 22 13:08:07 2021] Launched synth_1...
Run output will be captured here: E:/project_1/project_1.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 12
[Wed Sep 22 13:08:47 2021] Launched synth_1...
Run output will be captured here: E:/project_1/project_1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 12
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Wed Sep 22 13:10:02 2021] Launched impl_1...
Run output will be captured here: E:/project_1/project_1.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Wed Sep 22 13:12:11 2021] Launched impl_1...
Run output will be captured here: E:/project_1/project_1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {E:/project_1/project_1.runs/impl_1/ALU.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
launch_runs synth_1 -jobs 12
[Wed Sep 22 13:19:30 2021] Launched synth_1...
Run output will be captured here: E:/project_1/project_1.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 12
[Wed Sep 22 13:20:19 2021] Launched synth_1...
Run output will be captured here: E:/project_1/project_1.runs/synth_1/runme.log
startgroup
set_property package_pin "" [get_ports [list  {Sel[2]}]]
place_ports {Sel[0]} J1
endgroup
place_ports {Sel[2]} J2
save_constraints -force
reset_run synth_1
launch_runs impl_1 -jobs 12
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Wed Sep 22 13:22:50 2021] Launched synth_1...
Run output will be captured here: E:/project_1/project_1.runs/synth_1/runme.log
[Wed Sep 22 13:22:50 2021] Launched impl_1...
Run output will be captured here: E:/project_1/project_1.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Wed Sep 22 13:25:22 2021] Launched impl_1...
Run output will be captured here: E:/project_1/project_1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {E:/project_1/project_1.runs/impl_1/ALU.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
launch_runs synth_1 -jobs 12
[Wed Sep 22 13:33:24 2021] Launched synth_1...
Run output will be captured here: E:/project_1/project_1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 12
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Wed Sep 22 13:34:41 2021] Launched impl_1...
Run output will be captured here: E:/project_1/project_1.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 12
[Wed Sep 22 13:36:02 2021] Launched synth_1...
Run output will be captured here: E:/project_1/project_1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 12
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Wed Sep 22 13:37:15 2021] Launched impl_1...
Run output will be captured here: E:/project_1/project_1.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 12
[Wed Sep 22 13:39:12 2021] Launched synth_1...
Run output will be captured here: E:/project_1/project_1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 12
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Wed Sep 22 13:40:46 2021] Launched impl_1...
Run output will be captured here: E:/project_1/project_1.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Wed Sep 22 13:42:18 2021] Launched impl_1...
Run output will be captured here: E:/project_1/project_1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {E:/project_1/project_1.runs/impl_1/ALU.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
startgroup
set_property package_pin "" [get_ports [list  {Sel[2]}]]
place_ports {Sel[0]} J2
endgroup
place_ports {Sel[2]} J1
save_constraints -force
reset_run synth_1
reset_run impl_1
launch_runs impl_1 -jobs 12
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Wed Sep 22 13:47:00 2021] Launched synth_1...
Run output will be captured here: E:/project_1/project_1.runs/synth_1/runme.log
[Wed Sep 22 13:47:00 2021] Launched impl_1...
Run output will be captured here: E:/project_1/project_1.runs/impl_1/runme.log
close_design
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: ALU
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2492.727 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'ALU' [E:/project_1/project_1.srcs/sources_1/new/ALU.vhd:19]
WARNING: [Synth 8-614] signal 'Control' is read in the process but is not in the sensitivity list [E:/project_1/project_1.srcs/sources_1/new/ALU.vhd:48]
WARNING: [Synth 8-614] signal 'SalidaBin' is read in the process but is not in the sensitivity list [E:/project_1/project_1.srcs/sources_1/new/ALU.vhd:48]
WARNING: [Synth 8-614] signal 'SalidaBCD' is read in the process but is not in the sensitivity list [E:/project_1/project_1.srcs/sources_1/new/ALU.vhd:48]
INFO: [Synth 8-3491] module 'Bin8BCD' declared at 'E:/ALU2/ALU2.srcs/sources_1/new/Bin8BCD.vhd:5' bound to instance 'U0' of component 'Bin8BCD' [E:/project_1/project_1.srcs/sources_1/new/ALU.vhd:107]
INFO: [Synth 8-638] synthesizing module 'Bin8BCD' [E:/ALU2/ALU2.srcs/sources_1/new/Bin8BCD.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'Bin8BCD' (1#1) [E:/ALU2/ALU2.srcs/sources_1/new/Bin8BCD.vhd:11]
INFO: [Synth 8-3491] module 'ref' declared at 'E:/ALU2/ALU2.srcs/sources_1/new/ref.vhd:7' bound to instance 'U1' of component 'ref' [E:/project_1/project_1.srcs/sources_1/new/ALU.vhd:108]
INFO: [Synth 8-638] synthesizing module 'ref' [E:/ALU2/ALU2.srcs/sources_1/new/ref.vhd:18]
INFO: [Synth 8-3491] module 'mux' declared at 'E:/ALU2/ALU2.srcs/sources_1/new/mux.vhd:4' bound to instance 'u1' of component 'mux' [E:/ALU2/ALU2.srcs/sources_1/new/ref.vhd:50]
INFO: [Synth 8-638] synthesizing module 'mux' [E:/ALU2/ALU2.srcs/sources_1/new/mux.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'mux' (2#1) [E:/ALU2/ALU2.srcs/sources_1/new/mux.vhd:13]
INFO: [Synth 8-3491] module 'clk' declared at 'E:/ALU2/ALU2.srcs/sources_1/new/clk.vhd:8' bound to instance 'u2' of component 'clk' [E:/ALU2/ALU2.srcs/sources_1/new/ref.vhd:51]
INFO: [Synth 8-638] synthesizing module 'clk' [E:/ALU2/ALU2.srcs/sources_1/new/clk.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'clk' (3#1) [E:/ALU2/ALU2.srcs/sources_1/new/clk.vhd:14]
INFO: [Synth 8-3491] module 'segmento' declared at 'E:/ALU2/ALU2.srcs/sources_1/new/segmento.vhd:3' bound to instance 'u3' of component 'segmento' [E:/ALU2/ALU2.srcs/sources_1/new/ref.vhd:52]
INFO: [Synth 8-638] synthesizing module 'segmento' [E:/ALU2/ALU2.srcs/sources_1/new/segmento.vhd:7]
INFO: [Synth 8-256] done synthesizing module 'segmento' (4#1) [E:/ALU2/ALU2.srcs/sources_1/new/segmento.vhd:7]
INFO: [Synth 8-3491] module 'deco' declared at 'E:/ALU2/ALU2.srcs/sources_1/new/deco.vhd:7' bound to instance 'u4' of component 'deco' [E:/ALU2/ALU2.srcs/sources_1/new/ref.vhd:53]
INFO: [Synth 8-638] synthesizing module 'deco' [E:/ALU2/ALU2.srcs/sources_1/new/deco.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'deco' (5#1) [E:/ALU2/ALU2.srcs/sources_1/new/deco.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'ref' (6#1) [E:/ALU2/ALU2.srcs/sources_1/new/ref.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'ALU' (7#1) [E:/project_1/project_1.srcs/sources_1/new/ALU.vhd:19]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2503.266 ; gain = 10.539
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2503.266 ; gain = 10.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2503.266 ; gain = 10.539
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/project_1/project_1.srcs/constrs_1/new/1.xdc]
WARNING: [Vivado 12-507] No nets matched 'Control_IBUF'. [E:/project_1/project_1.srcs/constrs_1/new/1.xdc:57]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/project_1/project_1.srcs/constrs_1/new/1.xdc:57]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [E:/project_1/project_1.srcs/constrs_1/new/1.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 2632.168 ; gain = 139.441
23 Infos, 4 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 2632.168 ; gain = 139.441
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Wed Sep 22 13:49:32 2021] Launched impl_1...
Run output will be captured here: E:/project_1/project_1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {E:/project_1/project_1.runs/impl_1/ALU.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
INFO: [Netlist 29-17] Analyzing 44 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [E:/project_1/project_1.srcs/constrs_1/new/1.xdc]
Finished Parsing XDC File [E:/project_1/project_1.srcs/constrs_1/new/1.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

startgroup
set_property package_pin "" [get_ports [list  {Sel[2]}]]
place_ports {Sel[0]} J1
endgroup
place_ports {Sel[2]} J2
save_constraints
reset_run synth_1
launch_runs synth_1 -jobs 12
[Wed Sep 22 14:00:23 2021] Launched synth_1...
Run output will be captured here: E:/project_1/project_1.runs/synth_1/runme.log
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183AA112BA
launch_runs impl_1 -jobs 12
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Wed Sep 22 14:02:40 2021] Launched impl_1...
Run output will be captured here: E:/project_1/project_1.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Wed Sep 22 14:05:06 2021] Launched impl_1...
Run output will be captured here: E:/project_1/project_1.runs/impl_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Wed Sep 22 14:07:06 2021...
