# Asynchronous-FIFO
Table of content
Verilog code for a asynchronous FIFO. We have used the concept of CDC (clock domain crossing).
