#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001f1cb7bf1b0 .scope module, "ALU32bit_tb" "ALU32bit_tb" 2 3;
 .timescale -9 -9;
v000001f1cb88f070_0 .var "A", 31 0;
v000001f1cb88ceb0_0 .var "B", 31 0;
v000001f1cb88efd0_0 .net "Cout", 0 0, L_000001f1cb9073b0;  1 drivers
v000001f1cb88edf0_0 .var "F", 2 0;
v000001f1cb88df90_0 .net "R", 31 0, L_000001f1cb908710;  1 drivers
v000001f1cb88dbd0_0 .var "expected_cout", 0 0;
v000001f1cb88dc70_0 .var "expected_result", 31 0;
v000001f1cb88dd10_0 .var/i "i", 31 0;
E_000001f1cb7a04c0 .event anyedge, v000001f1cb7bd770_0, v000001f1cb88e990_0, v000001f1cb88ce10_0;
S_000001f1cb7d4c90 .scope module, "DUT" "Alu32bit" 2 11, 3 1 0, S_000001f1cb7bf1b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 3 "F";
    .port_info 3 /OUTPUT 32 "R";
    .port_info 4 /OUTPUT 1 "Cout";
v000001f1cb88ce10_0 .net "A", 31 0, v000001f1cb88f070_0;  1 drivers
v000001f1cb88e990_0 .net "B", 31 0, v000001f1cb88ceb0_0;  1 drivers
v000001f1cb88c9b0_0 .net "Cout", 0 0, L_000001f1cb9073b0;  alias, 1 drivers
v000001f1cb88ee90_0 .net "F", 2 0, v000001f1cb88edf0_0;  1 drivers
v000001f1cb88ea30_0 .net "R", 31 0, L_000001f1cb908710;  alias, 1 drivers
v000001f1cb88ca50_0 .net "carry", 31 0, L_000001f1cb906870;  1 drivers
L_000001f1cb88cd70 .part v000001f1cb88f070_0, 0, 1;
L_000001f1cb88c910 .part v000001f1cb88ceb0_0, 0, 1;
L_000001f1cb88e670 .part v000001f1cb88f070_0, 1, 1;
L_000001f1cb88d1d0 .part v000001f1cb88ceb0_0, 1, 1;
L_000001f1cb88cc30 .part L_000001f1cb906870, 0, 1;
L_000001f1cb88cf50 .part v000001f1cb88f070_0, 2, 1;
L_000001f1cb88e210 .part v000001f1cb88ceb0_0, 2, 1;
L_000001f1cb88d450 .part L_000001f1cb906870, 1, 1;
L_000001f1cb88e350 .part v000001f1cb88f070_0, 3, 1;
L_000001f1cb88ecb0 .part v000001f1cb88ceb0_0, 3, 1;
L_000001f1cb88cff0 .part L_000001f1cb906870, 2, 1;
L_000001f1cb88e710 .part v000001f1cb88f070_0, 4, 1;
L_000001f1cb88ead0 .part v000001f1cb88ceb0_0, 4, 1;
L_000001f1cb88d090 .part L_000001f1cb906870, 3, 1;
L_000001f1cb88d130 .part v000001f1cb88f070_0, 5, 1;
L_000001f1cb88e170 .part v000001f1cb88ceb0_0, 5, 1;
L_000001f1cb88eb70 .part L_000001f1cb906870, 4, 1;
L_000001f1cb88ddb0 .part v000001f1cb88f070_0, 6, 1;
L_000001f1cb88e490 .part v000001f1cb88ceb0_0, 6, 1;
L_000001f1cb88d770 .part L_000001f1cb906870, 5, 1;
L_000001f1cb88d270 .part v000001f1cb88f070_0, 7, 1;
L_000001f1cb88de50 .part v000001f1cb88ceb0_0, 7, 1;
L_000001f1cb88e530 .part L_000001f1cb906870, 6, 1;
L_000001f1cb88d4f0 .part v000001f1cb88f070_0, 8, 1;
L_000001f1cb88d630 .part v000001f1cb88ceb0_0, 8, 1;
L_000001f1cb88d6d0 .part L_000001f1cb906870, 7, 1;
L_000001f1cb88d810 .part v000001f1cb88f070_0, 9, 1;
L_000001f1cb88d8b0 .part v000001f1cb88ceb0_0, 9, 1;
L_000001f1cb88d950 .part L_000001f1cb906870, 8, 1;
L_000001f1cb88def0 .part v000001f1cb88f070_0, 10, 1;
L_000001f1cb88d9f0 .part v000001f1cb88ceb0_0, 10, 1;
L_000001f1cb88da90 .part L_000001f1cb906870, 9, 1;
L_000001f1cb88db30 .part v000001f1cb88f070_0, 11, 1;
L_000001f1cb88e3f0 .part v000001f1cb88ceb0_0, 11, 1;
L_000001f1cb88e5d0 .part L_000001f1cb906870, 10, 1;
L_000001f1cb88ff70 .part v000001f1cb88f070_0, 12, 1;
L_000001f1cb88fd90 .part v000001f1cb88ceb0_0, 12, 1;
L_000001f1cb88f2f0 .part L_000001f1cb906870, 11, 1;
L_000001f1cb88fb10 .part v000001f1cb88f070_0, 13, 1;
L_000001f1cb88fc50 .part v000001f1cb88ceb0_0, 13, 1;
L_000001f1cb88fbb0 .part L_000001f1cb906870, 12, 1;
L_000001f1cb88f610 .part v000001f1cb88f070_0, 14, 1;
L_000001f1cb88fe30 .part v000001f1cb88ceb0_0, 14, 1;
L_000001f1cb88f250 .part L_000001f1cb906870, 13, 1;
L_000001f1cb88fcf0 .part v000001f1cb88f070_0, 15, 1;
L_000001f1cb88f570 .part v000001f1cb88ceb0_0, 15, 1;
L_000001f1cb88f390 .part L_000001f1cb906870, 14, 1;
L_000001f1cb88f430 .part v000001f1cb88f070_0, 16, 1;
L_000001f1cb88f6b0 .part v000001f1cb88ceb0_0, 16, 1;
L_000001f1cb88f4d0 .part L_000001f1cb906870, 15, 1;
L_000001f1cb88f750 .part v000001f1cb88f070_0, 17, 1;
L_000001f1cb88f110 .part v000001f1cb88ceb0_0, 17, 1;
L_000001f1cb88fed0 .part L_000001f1cb906870, 16, 1;
L_000001f1cb88f930 .part v000001f1cb88f070_0, 18, 1;
L_000001f1cb88f7f0 .part v000001f1cb88ceb0_0, 18, 1;
L_000001f1cb88f9d0 .part L_000001f1cb906870, 17, 1;
L_000001f1cb88f890 .part v000001f1cb88f070_0, 19, 1;
L_000001f1cb88f1b0 .part v000001f1cb88ceb0_0, 19, 1;
L_000001f1cb88fa70 .part L_000001f1cb906870, 18, 1;
L_000001f1cb9076d0 .part v000001f1cb88f070_0, 20, 1;
L_000001f1cb9082b0 .part v000001f1cb88ceb0_0, 20, 1;
L_000001f1cb907450 .part L_000001f1cb906870, 19, 1;
L_000001f1cb907b30 .part v000001f1cb88f070_0, 21, 1;
L_000001f1cb907810 .part v000001f1cb88ceb0_0, 21, 1;
L_000001f1cb906af0 .part L_000001f1cb906870, 20, 1;
L_000001f1cb9078b0 .part v000001f1cb88f070_0, 22, 1;
L_000001f1cb907d10 .part v000001f1cb88ceb0_0, 22, 1;
L_000001f1cb908b70 .part L_000001f1cb906870, 21, 1;
L_000001f1cb906b90 .part v000001f1cb88f070_0, 23, 1;
L_000001f1cb907130 .part v000001f1cb88ceb0_0, 23, 1;
L_000001f1cb907630 .part L_000001f1cb906870, 22, 1;
L_000001f1cb9083f0 .part v000001f1cb88f070_0, 24, 1;
L_000001f1cb9074f0 .part v000001f1cb88ceb0_0, 24, 1;
L_000001f1cb908cb0 .part L_000001f1cb906870, 23, 1;
L_000001f1cb908c10 .part v000001f1cb88f070_0, 25, 1;
L_000001f1cb9071d0 .part v000001f1cb88ceb0_0, 25, 1;
L_000001f1cb907770 .part L_000001f1cb906870, 24, 1;
L_000001f1cb9085d0 .part v000001f1cb88f070_0, 26, 1;
L_000001f1cb907270 .part v000001f1cb88ceb0_0, 26, 1;
L_000001f1cb907590 .part L_000001f1cb906870, 25, 1;
L_000001f1cb9088f0 .part v000001f1cb88f070_0, 27, 1;
L_000001f1cb907bd0 .part v000001f1cb88ceb0_0, 27, 1;
L_000001f1cb9080d0 .part L_000001f1cb906870, 26, 1;
L_000001f1cb906550 .part v000001f1cb88f070_0, 28, 1;
L_000001f1cb907090 .part v000001f1cb88ceb0_0, 28, 1;
L_000001f1cb906e10 .part L_000001f1cb906870, 27, 1;
L_000001f1cb907c70 .part v000001f1cb88f070_0, 29, 1;
L_000001f1cb907db0 .part v000001f1cb88ceb0_0, 29, 1;
L_000001f1cb908670 .part L_000001f1cb906870, 28, 1;
L_000001f1cb907e50 .part v000001f1cb88f070_0, 30, 1;
L_000001f1cb9087b0 .part v000001f1cb88ceb0_0, 30, 1;
L_000001f1cb907310 .part L_000001f1cb906870, 29, 1;
L_000001f1cb908170 .part v000001f1cb88f070_0, 31, 1;
L_000001f1cb907ef0 .part v000001f1cb88ceb0_0, 31, 1;
L_000001f1cb906910 .part L_000001f1cb906870, 30, 1;
LS_000001f1cb906870_0_0 .concat8 [ 1 1 1 1], v000001f1cb7be530_0, v000001f1cb785dc0_0, v000001f1cb820e00_0, v000001f1cb822660_0;
LS_000001f1cb906870_0_4 .concat8 [ 1 1 1 1], v000001f1cb823a60_0, v000001f1cb81f780_0, v000001f1cb82b710_0, v000001f1cb82ccf0_0;
LS_000001f1cb906870_0_8 .concat8 [ 1 1 1 1], v000001f1cb82d1f0_0, v000001f1cb82e910_0, v000001f1cb83d1a0_0, v000001f1cb83e1e0_0;
LS_000001f1cb906870_0_12 .concat8 [ 1 1 1 1], v000001f1cb8409e0_0, v000001f1cb83a2c0_0, v000001f1cb855020_0, v000001f1cb8573c0_0;
LS_000001f1cb906870_0_16 .concat8 [ 1 1 1 1], v000001f1cb8514c0_0, v000001f1cb8512e0_0, v000001f1cb870a60_0, v000001f1cb874700_0;
LS_000001f1cb906870_0_20 .concat8 [ 1 1 1 1], v000001f1cb877180_0, v000001f1cb878440_0, v000001f1cb87a6a0_0, v000001f1cb87bb40_0;
LS_000001f1cb906870_0_24 .concat8 [ 1 1 1 1], v000001f1cb87e340_0, v000001f1cb881bf0_0, v000001f1cb881a10_0, v000001f1cb883d10_0;
LS_000001f1cb906870_0_28 .concat8 [ 1 1 1 1], v000001f1cb885890_0, v000001f1cb887cd0_0, v000001f1cb88abb0_0, v000001f1cb88ec10_0;
LS_000001f1cb906870_1_0 .concat8 [ 4 4 4 4], LS_000001f1cb906870_0_0, LS_000001f1cb906870_0_4, LS_000001f1cb906870_0_8, LS_000001f1cb906870_0_12;
LS_000001f1cb906870_1_4 .concat8 [ 4 4 4 4], LS_000001f1cb906870_0_16, LS_000001f1cb906870_0_20, LS_000001f1cb906870_0_24, LS_000001f1cb906870_0_28;
L_000001f1cb906870 .concat8 [ 16 16 0 0], LS_000001f1cb906870_1_0, LS_000001f1cb906870_1_4;
LS_000001f1cb908710_0_0 .concat8 [ 1 1 1 1], v000001f1cb7be2b0_0, v000001f1cb7885c0_0, v000001f1cb81fc80_0, v000001f1cb8211c0_0;
LS_000001f1cb908710_0_4 .concat8 [ 1 1 1 1], v000001f1cb822a20_0, v000001f1cb81f320_0, v000001f1cb82ae50_0, v000001f1cb82d470_0;
LS_000001f1cb908710_0_8 .concat8 [ 1 1 1 1], v000001f1cb82ce30_0, v000001f1cb8302b0_0, v000001f1cb83c840_0, v000001f1cb83ef00_0;
LS_000001f1cb908710_0_12 .concat8 [ 1 1 1 1], v000001f1cb840e40_0, v000001f1cb8391e0_0, v000001f1cb855160_0, v000001f1cb857b40_0;
LS_000001f1cb908710_0_16 .concat8 [ 1 1 1 1], v000001f1cb853860_0, v000001f1cb852780_0, v000001f1cb871320_0, v000001f1cb872900_0;
LS_000001f1cb908710_0_20 .concat8 [ 1 1 1 1], v000001f1cb877720_0, v000001f1cb879340_0, v000001f1cb878ee0_0, v000001f1cb87ba00_0;
LS_000001f1cb908710_0_24 .concat8 [ 1 1 1 1], v000001f1cb87dd00_0, v000001f1cb881b50_0, v000001f1cb8816f0_0, v000001f1cb884b70_0;
LS_000001f1cb908710_0_28 .concat8 [ 1 1 1 1], v000001f1cb8859d0_0, v000001f1cb889850_0, v000001f1cb88be70_0, v000001f1cb88e0d0_0;
LS_000001f1cb908710_1_0 .concat8 [ 4 4 4 4], LS_000001f1cb908710_0_0, LS_000001f1cb908710_0_4, LS_000001f1cb908710_0_8, LS_000001f1cb908710_0_12;
LS_000001f1cb908710_1_4 .concat8 [ 4 4 4 4], LS_000001f1cb908710_0_16, LS_000001f1cb908710_0_20, LS_000001f1cb908710_0_24, LS_000001f1cb908710_0_28;
L_000001f1cb908710 .concat8 [ 16 16 0 0], LS_000001f1cb908710_1_0, LS_000001f1cb908710_1_4;
L_000001f1cb9073b0 .part L_000001f1cb906870, 31, 1;
S_000001f1cb7d4e20 .scope generate, "alu_slices[0]" "alu_slices[0]" 3 12, 3 12 0, S_000001f1cb7d4c90;
 .timescale 0 0;
P_000001f1cb7a0140 .param/l "i" 0 3 12, +C4<00>;
S_000001f1cb5ddee0 .scope generate, "genblk1" "genblk1" 3 13, 3 13 0, S_000001f1cb7d4e20;
 .timescale 0 0;
S_000001f1cb5de070 .scope module, "slice" "ALU_bit_slice" 3 15, 4 1 0, S_000001f1cb5ddee0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /INPUT 3 "F";
    .port_info 4 /OUTPUT 1 "Cout";
    .port_info 5 /OUTPUT 1 "R";
v000001f1cb7babb0_0 .net "A", 0 0, L_000001f1cb88cd70;  1 drivers
v000001f1cb7bac50_0 .net "B", 0 0, L_000001f1cb88c910;  1 drivers
L_000001f1cb8a0110 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001f1cb7be5d0_0 .net "Cin", 0 0, L_000001f1cb8a0110;  1 drivers
v000001f1cb7bddb0_0 .net "Cout", 0 0, v000001f1cb7be530_0;  1 drivers
v000001f1cb7bd770_0 .net "F", 2 0, v000001f1cb88edf0_0;  alias, 1 drivers
v000001f1cb7be2b0_0 .var "R", 0 0;
v000001f1cb7be490_0 .net "add_cout", 0 0, L_000001f1cb841bc0;  1 drivers
v000001f1cb7be350_0 .net "and_out", 0 0, L_000001f1cb841ed0;  1 drivers
v000001f1cb7be530_0 .var "cout_internal", 0 0;
v000001f1cb7bd630_0 .net "not_a", 0 0, L_000001f1cb841f40;  1 drivers
v000001f1cb7bdd10_0 .net "not_b", 0 0, L_000001f1cb841fb0;  1 drivers
v000001f1cb7bd810_0 .net "or_out", 0 0, L_000001f1cb8425d0;  1 drivers
v000001f1cb7be170_0 .net "pass_a", 0 0, L_000001f1cb842090;  1 drivers
v000001f1cb7bd3b0_0 .net "sub", 0 0, L_000001f1cb8426b0;  1 drivers
v000001f1cb7bd9f0_0 .net "sub_cout", 0 0, L_000001f1cb842250;  1 drivers
v000001f1cb7bdef0_0 .net "sum", 0 0, L_000001f1cb841140;  1 drivers
v000001f1cb7be210_0 .net "xor_out", 0 0, L_000001f1cb8421e0;  1 drivers
E_000001f1cb79f980/0 .event anyedge, v000001f1cb7bd770_0, v000001f1cb7baf70_0, v000001f1cb7bc690_0, v000001f1cb7bbbf0_0;
E_000001f1cb79f980/1 .event anyedge, v000001f1cb7bbb50_0, v000001f1cb7bceb0_0, v000001f1cb7bb830_0, v000001f1cb7bab10_0;
E_000001f1cb79f980/2 .event anyedge, v000001f1cb7bc050_0, v000001f1cb7bcff0_0, v000001f1cb7bbe70_0;
E_000001f1cb79f980 .event/or E_000001f1cb79f980/0, E_000001f1cb79f980/1, E_000001f1cb79f980/2;
S_000001f1cb5d9ed0 .scope module, "ADD" "FullAdder" 4 12, 5 1 0, S_000001f1cb5de070;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001f1cb841d10 .functor XOR 1, L_000001f1cb88cd70, L_000001f1cb88c910, C4<0>, C4<0>;
L_000001f1cb841140 .functor XOR 1, L_000001f1cb841d10, L_000001f1cb8a0110, C4<0>, C4<0>;
L_000001f1cb841530 .functor AND 1, L_000001f1cb841d10, L_000001f1cb8a0110, C4<1>, C4<1>;
L_000001f1cb8423a0 .functor AND 1, L_000001f1cb88cd70, L_000001f1cb88c910, C4<1>, C4<1>;
L_000001f1cb841bc0 .functor OR 1, L_000001f1cb841530, L_000001f1cb8423a0, C4<0>, C4<0>;
v000001f1cb7bb510_0 .net "A", 0 0, L_000001f1cb88cd70;  alias, 1 drivers
v000001f1cb7bb330_0 .net "B", 0 0, L_000001f1cb88c910;  alias, 1 drivers
v000001f1cb7bb3d0_0 .net "Cin", 0 0, L_000001f1cb8a0110;  alias, 1 drivers
v000001f1cb7bc690_0 .net "Cout", 0 0, L_000001f1cb841bc0;  alias, 1 drivers
v000001f1cb7baf70_0 .net "S", 0 0, L_000001f1cb841140;  alias, 1 drivers
v000001f1cb7bb650_0 .net "and1_out", 0 0, L_000001f1cb841530;  1 drivers
v000001f1cb7bc910_0 .net "and2_out", 0 0, L_000001f1cb8423a0;  1 drivers
v000001f1cb7bb010_0 .net "xor1_out", 0 0, L_000001f1cb841d10;  1 drivers
S_000001f1cb5da060 .scope module, "AND1" "AND_gate" 4 30, 5 29 0, S_000001f1cb5de070;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000001f1cb841ed0 .functor AND 1, L_000001f1cb88cd70, L_000001f1cb88c910, C4<1>, C4<1>;
v000001f1cb7bc9b0_0 .net "A", 0 0, L_000001f1cb88cd70;  alias, 1 drivers
v000001f1cb7bc2d0_0 .net "B", 0 0, L_000001f1cb88c910;  alias, 1 drivers
v000001f1cb7bceb0_0 .net "R", 0 0, L_000001f1cb841ed0;  alias, 1 drivers
S_000001f1cb5dd9b0 .scope module, "NOT1" "NOT_gate" 4 48, 5 50 0, S_000001f1cb5de070;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000001f1cb841f40 .functor NOT 1, L_000001f1cb88cd70, C4<0>, C4<0>, C4<0>;
v000001f1cb7bb790_0 .net "A", 0 0, L_000001f1cb88cd70;  alias, 1 drivers
v000001f1cb7bc050_0 .net "R", 0 0, L_000001f1cb841f40;  alias, 1 drivers
S_000001f1cb5ddb40 .scope module, "NOT2" "NOT_gate" 4 53, 5 50 0, S_000001f1cb5de070;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000001f1cb841fb0 .functor NOT 1, L_000001f1cb88c910, C4<0>, C4<0>, C4<0>;
v000001f1cb7bba10_0 .net "A", 0 0, L_000001f1cb88c910;  alias, 1 drivers
v000001f1cb7bbe70_0 .net "R", 0 0, L_000001f1cb841fb0;  alias, 1 drivers
S_000001f1cb5de410 .scope module, "OR1" "OR_gate" 4 36, 5 36 0, S_000001f1cb5de070;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000001f1cb8425d0 .functor OR 1, L_000001f1cb88cd70, L_000001f1cb88c910, C4<0>, C4<0>;
v000001f1cb7bbab0_0 .net "A", 0 0, L_000001f1cb88cd70;  alias, 1 drivers
v000001f1cb7bbfb0_0 .net "B", 0 0, L_000001f1cb88c910;  alias, 1 drivers
v000001f1cb7bb830_0 .net "R", 0 0, L_000001f1cb8425d0;  alias, 1 drivers
S_000001f1cb5de5a0 .scope module, "PT" "PassThrough" 4 58, 5 57 0, S_000001f1cb5de070;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000001f1cb842090 .functor BUFZ 1, L_000001f1cb88cd70, C4<0>, C4<0>, C4<0>;
v000001f1cb7bcf50_0 .net "A", 0 0, L_000001f1cb88cd70;  alias, 1 drivers
v000001f1cb7bcff0_0 .net "R", 0 0, L_000001f1cb842090;  alias, 1 drivers
S_000001f1cb5d6770 .scope module, "SUB" "Subtractor" 4 21, 5 14 0, S_000001f1cb5de070;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001f1cb842330 .functor NOT 1, L_000001f1cb88c910, C4<0>, C4<0>, C4<0>;
v000001f1cb7bb0b0_0 .net "A", 0 0, L_000001f1cb88cd70;  alias, 1 drivers
v000001f1cb7bc4b0_0 .net "B", 0 0, L_000001f1cb88c910;  alias, 1 drivers
L_000001f1cb8a00c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001f1cb7bc550_0 .net "Cin", 0 0, L_000001f1cb8a00c8;  1 drivers
v000001f1cb7bccd0_0 .net "Cout", 0 0, L_000001f1cb842250;  alias, 1 drivers
v000001f1cb7bcd70_0 .net "S", 0 0, L_000001f1cb8426b0;  alias, 1 drivers
S_000001f1cb5d6900 .scope module, "FA" "FullAdder" 5 18, 5 1 0, S_000001f1cb5d6770;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001f1cb841c30 .functor XOR 1, L_000001f1cb88cd70, L_000001f1cb842330, C4<0>, C4<0>;
L_000001f1cb8426b0 .functor XOR 1, L_000001f1cb841c30, L_000001f1cb8a00c8, C4<0>, C4<0>;
L_000001f1cb841d80 .functor AND 1, L_000001f1cb841c30, L_000001f1cb8a00c8, C4<1>, C4<1>;
L_000001f1cb841370 .functor AND 1, L_000001f1cb88cd70, L_000001f1cb842330, C4<1>, C4<1>;
L_000001f1cb842250 .functor OR 1, L_000001f1cb841d80, L_000001f1cb841370, C4<0>, C4<0>;
v000001f1cb7bc0f0_0 .net "A", 0 0, L_000001f1cb88cd70;  alias, 1 drivers
v000001f1cb7bc370_0 .net "B", 0 0, L_000001f1cb842330;  1 drivers
v000001f1cb7bb6f0_0 .net "Cin", 0 0, L_000001f1cb8a00c8;  alias, 1 drivers
v000001f1cb7bbb50_0 .net "Cout", 0 0, L_000001f1cb842250;  alias, 1 drivers
v000001f1cb7bbbf0_0 .net "S", 0 0, L_000001f1cb8426b0;  alias, 1 drivers
v000001f1cb7bbc90_0 .net "and1_out", 0 0, L_000001f1cb841d80;  1 drivers
v000001f1cb7bc410_0 .net "and2_out", 0 0, L_000001f1cb841370;  1 drivers
v000001f1cb7bcaf0_0 .net "xor1_out", 0 0, L_000001f1cb841c30;  1 drivers
S_000001f1cb5bb8e0 .scope module, "XOR1" "XOR_gate" 4 42, 5 43 0, S_000001f1cb5de070;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000001f1cb8421e0 .functor XOR 1, L_000001f1cb88cd70, L_000001f1cb88c910, C4<0>, C4<0>;
v000001f1cb7bce10_0 .net "A", 0 0, L_000001f1cb88cd70;  alias, 1 drivers
v000001f1cb7baa70_0 .net "B", 0 0, L_000001f1cb88c910;  alias, 1 drivers
v000001f1cb7bab10_0 .net "R", 0 0, L_000001f1cb8421e0;  alias, 1 drivers
S_000001f1cb5bba70 .scope generate, "alu_slices[1]" "alu_slices[1]" 3 12, 3 12 0, S_000001f1cb7d4c90;
 .timescale 0 0;
P_000001f1cb79ff40 .param/l "i" 0 3 12, +C4<01>;
S_000001f1cb5da460 .scope generate, "genblk1" "genblk1" 3 13, 3 13 0, S_000001f1cb5bba70;
 .timescale 0 0;
S_000001f1cb5da5f0 .scope module, "slice" "ALU_bit_slice" 3 25, 4 1 0, S_000001f1cb5da460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /INPUT 3 "F";
    .port_info 4 /OUTPUT 1 "Cout";
    .port_info 5 /OUTPUT 1 "R";
v000001f1cb783a70_0 .net "A", 0 0, L_000001f1cb88e670;  1 drivers
v000001f1cb782a30_0 .net "B", 0 0, L_000001f1cb88d1d0;  1 drivers
v000001f1cb782d50_0 .net "Cin", 0 0, L_000001f1cb88cc30;  1 drivers
v000001f1cb782f30_0 .net "Cout", 0 0, v000001f1cb785dc0_0;  1 drivers
v000001f1cb788e80_0 .net "F", 2 0, v000001f1cb88edf0_0;  alias, 1 drivers
v000001f1cb7885c0_0 .var "R", 0 0;
v000001f1cb785500_0 .net "add_cout", 0 0, L_000001f1cb842720;  1 drivers
v000001f1cb7867c0_0 .net "and_out", 0 0, L_000001f1cb8429c0;  1 drivers
v000001f1cb785dc0_0 .var "cout_internal", 0 0;
v000001f1cb786180_0 .net "not_a", 0 0, L_000001f1cb842b10;  1 drivers
v000001f1cb786220_0 .net "not_b", 0 0, L_000001f1cb842b80;  1 drivers
v000001f1cb786540_0 .net "or_out", 0 0, L_000001f1cb842aa0;  1 drivers
v000001f1cb72fa40_0 .net "pass_a", 0 0, L_000001f1cb842bf0;  1 drivers
v000001f1cb72fcc0_0 .net "sub", 0 0, L_000001f1cb842790;  1 drivers
v000001f1cb72ff40_0 .net "sub_cout", 0 0, L_000001f1cb842a30;  1 drivers
v000001f1cb7304e0_0 .net "sum", 0 0, L_000001f1cb842100;  1 drivers
v000001f1cb7308a0_0 .net "xor_out", 0 0, L_000001f1cb841220;  1 drivers
E_000001f1cb7a0000/0 .event anyedge, v000001f1cb7bd770_0, v000001f1cb7bdb30_0, v000001f1cb7bd950_0, v000001f1cb7a9710_0;
E_000001f1cb7a0000/1 .event anyedge, v000001f1cb7aa4d0_0, v000001f1cb7bd130_0, v000001f1cb7bd590_0, v000001f1cb783930_0;
E_000001f1cb7a0000/2 .event anyedge, v000001f1cb7bd1d0_0, v000001f1cb7bdbd0_0, v000001f1cb7be0d0_0;
E_000001f1cb7a0000 .event/or E_000001f1cb7a0000/0, E_000001f1cb7a0000/1, E_000001f1cb7a0000/2;
S_000001f1cb81ad10 .scope module, "ADD" "FullAdder" 4 12, 5 1 0, S_000001f1cb5da5f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001f1cb8413e0 .functor XOR 1, L_000001f1cb88e670, L_000001f1cb88d1d0, C4<0>, C4<0>;
L_000001f1cb842100 .functor XOR 1, L_000001f1cb8413e0, L_000001f1cb88cc30, C4<0>, C4<0>;
L_000001f1cb842c60 .functor AND 1, L_000001f1cb8413e0, L_000001f1cb88cc30, C4<1>, C4<1>;
L_000001f1cb842170 .functor AND 1, L_000001f1cb88e670, L_000001f1cb88d1d0, C4<1>, C4<1>;
L_000001f1cb842720 .functor OR 1, L_000001f1cb842c60, L_000001f1cb842170, C4<0>, C4<0>;
v000001f1cb7be670_0 .net "A", 0 0, L_000001f1cb88e670;  alias, 1 drivers
v000001f1cb7be3f0_0 .net "B", 0 0, L_000001f1cb88d1d0;  alias, 1 drivers
v000001f1cb7bd310_0 .net "Cin", 0 0, L_000001f1cb88cc30;  alias, 1 drivers
v000001f1cb7bd950_0 .net "Cout", 0 0, L_000001f1cb842720;  alias, 1 drivers
v000001f1cb7bdb30_0 .net "S", 0 0, L_000001f1cb842100;  alias, 1 drivers
v000001f1cb7bda90_0 .net "and1_out", 0 0, L_000001f1cb842c60;  1 drivers
v000001f1cb7bdf90_0 .net "and2_out", 0 0, L_000001f1cb842170;  1 drivers
v000001f1cb7be710_0 .net "xor1_out", 0 0, L_000001f1cb8413e0;  1 drivers
S_000001f1cb81a6d0 .scope module, "AND1" "AND_gate" 4 30, 5 29 0, S_000001f1cb5da5f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000001f1cb8429c0 .functor AND 1, L_000001f1cb88e670, L_000001f1cb88d1d0, C4<1>, C4<1>;
v000001f1cb7be030_0 .net "A", 0 0, L_000001f1cb88e670;  alias, 1 drivers
v000001f1cb7bd090_0 .net "B", 0 0, L_000001f1cb88d1d0;  alias, 1 drivers
v000001f1cb7bd130_0 .net "R", 0 0, L_000001f1cb8429c0;  alias, 1 drivers
S_000001f1cb81a090 .scope module, "NOT1" "NOT_gate" 4 48, 5 50 0, S_000001f1cb5da5f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000001f1cb842b10 .functor NOT 1, L_000001f1cb88e670, C4<0>, C4<0>, C4<0>;
v000001f1cb7bde50_0 .net "A", 0 0, L_000001f1cb88e670;  alias, 1 drivers
v000001f1cb7bd1d0_0 .net "R", 0 0, L_000001f1cb842b10;  alias, 1 drivers
S_000001f1cb81a3b0 .scope module, "NOT2" "NOT_gate" 4 53, 5 50 0, S_000001f1cb5da5f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000001f1cb842b80 .functor NOT 1, L_000001f1cb88d1d0, C4<0>, C4<0>, C4<0>;
v000001f1cb7bd270_0 .net "A", 0 0, L_000001f1cb88d1d0;  alias, 1 drivers
v000001f1cb7be0d0_0 .net "R", 0 0, L_000001f1cb842b80;  alias, 1 drivers
S_000001f1cb81a860 .scope module, "OR1" "OR_gate" 4 36, 5 36 0, S_000001f1cb5da5f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000001f1cb842aa0 .functor OR 1, L_000001f1cb88e670, L_000001f1cb88d1d0, C4<0>, C4<0>;
v000001f1cb7bd450_0 .net "A", 0 0, L_000001f1cb88e670;  alias, 1 drivers
v000001f1cb7bd4f0_0 .net "B", 0 0, L_000001f1cb88d1d0;  alias, 1 drivers
v000001f1cb7bd590_0 .net "R", 0 0, L_000001f1cb842aa0;  alias, 1 drivers
S_000001f1cb81a540 .scope module, "PT" "PassThrough" 4 58, 5 57 0, S_000001f1cb5da5f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000001f1cb842bf0 .functor BUFZ 1, L_000001f1cb88e670, C4<0>, C4<0>, C4<0>;
v000001f1cb7bd6d0_0 .net "A", 0 0, L_000001f1cb88e670;  alias, 1 drivers
v000001f1cb7bdbd0_0 .net "R", 0 0, L_000001f1cb842bf0;  alias, 1 drivers
S_000001f1cb81a220 .scope module, "SUB" "Subtractor" 4 21, 5 14 0, S_000001f1cb5da5f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001f1cb8428e0 .functor NOT 1, L_000001f1cb88d1d0, C4<0>, C4<0>, C4<0>;
v000001f1cb7a81d0_0 .net "A", 0 0, L_000001f1cb88e670;  alias, 1 drivers
v000001f1cb7a6c90_0 .net "B", 0 0, L_000001f1cb88d1d0;  alias, 1 drivers
L_000001f1cb8a0158 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001f1cb7a7370_0 .net "Cin", 0 0, L_000001f1cb8a0158;  1 drivers
v000001f1cb7a7410_0 .net "Cout", 0 0, L_000001f1cb842a30;  alias, 1 drivers
v000001f1cb783bb0_0 .net "S", 0 0, L_000001f1cb842790;  alias, 1 drivers
S_000001f1cb81ab80 .scope module, "FA" "FullAdder" 5 18, 5 1 0, S_000001f1cb81a220;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001f1cb8422c0 .functor XOR 1, L_000001f1cb88e670, L_000001f1cb8428e0, C4<0>, C4<0>;
L_000001f1cb842790 .functor XOR 1, L_000001f1cb8422c0, L_000001f1cb8a0158, C4<0>, C4<0>;
L_000001f1cb842800 .functor AND 1, L_000001f1cb8422c0, L_000001f1cb8a0158, C4<1>, C4<1>;
L_000001f1cb8411b0 .functor AND 1, L_000001f1cb88e670, L_000001f1cb8428e0, C4<1>, C4<1>;
L_000001f1cb842a30 .functor OR 1, L_000001f1cb842800, L_000001f1cb8411b0, C4<0>, C4<0>;
v000001f1cb7bd8b0_0 .net "A", 0 0, L_000001f1cb88e670;  alias, 1 drivers
v000001f1cb7bdc70_0 .net "B", 0 0, L_000001f1cb8428e0;  1 drivers
v000001f1cb7aa430_0 .net "Cin", 0 0, L_000001f1cb8a0158;  alias, 1 drivers
v000001f1cb7aa4d0_0 .net "Cout", 0 0, L_000001f1cb842a30;  alias, 1 drivers
v000001f1cb7a9710_0 .net "S", 0 0, L_000001f1cb842790;  alias, 1 drivers
v000001f1cb7aa570_0 .net "and1_out", 0 0, L_000001f1cb842800;  1 drivers
v000001f1cb7a77d0_0 .net "and2_out", 0 0, L_000001f1cb8411b0;  1 drivers
v000001f1cb7a8b30_0 .net "xor1_out", 0 0, L_000001f1cb8422c0;  1 drivers
S_000001f1cb81a9f0 .scope module, "XOR1" "XOR_gate" 4 42, 5 43 0, S_000001f1cb5da5f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000001f1cb841220 .functor XOR 1, L_000001f1cb88e670, L_000001f1cb88d1d0, C4<0>, C4<0>;
v000001f1cb784290_0 .net "A", 0 0, L_000001f1cb88e670;  alias, 1 drivers
v000001f1cb7823f0_0 .net "B", 0 0, L_000001f1cb88d1d0;  alias, 1 drivers
v000001f1cb783930_0 .net "R", 0 0, L_000001f1cb841220;  alias, 1 drivers
S_000001f1cb81aea0 .scope generate, "alu_slices[2]" "alu_slices[2]" 3 12, 3 12 0, S_000001f1cb7d4c90;
 .timescale 0 0;
P_000001f1cb7a06c0 .param/l "i" 0 3 12, +C4<010>;
S_000001f1cb81b550 .scope generate, "genblk1" "genblk1" 3 13, 3 13 0, S_000001f1cb81aea0;
 .timescale 0 0;
S_000001f1cb81bb90 .scope module, "slice" "ALU_bit_slice" 3 25, 4 1 0, S_000001f1cb81b550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /INPUT 3 "F";
    .port_info 4 /OUTPUT 1 "Cout";
    .port_info 5 /OUTPUT 1 "R";
v000001f1cb8214e0_0 .net "A", 0 0, L_000001f1cb88cf50;  1 drivers
v000001f1cb821f80_0 .net "B", 0 0, L_000001f1cb88e210;  1 drivers
v000001f1cb821300_0 .net "Cin", 0 0, L_000001f1cb88d450;  1 drivers
v000001f1cb821e40_0 .net "Cout", 0 0, v000001f1cb820e00_0;  1 drivers
v000001f1cb822020_0 .net "F", 2 0, v000001f1cb88edf0_0;  alias, 1 drivers
v000001f1cb81fc80_0 .var "R", 0 0;
v000001f1cb820720_0 .net "add_cout", 0 0, L_000001f1cb841680;  1 drivers
v000001f1cb81fd20_0 .net "and_out", 0 0, L_000001f1cb842e20;  1 drivers
v000001f1cb820e00_0 .var "cout_internal", 0 0;
v000001f1cb820f40_0 .net "not_a", 0 0, L_000001f1cb842f00;  1 drivers
v000001f1cb81f8c0_0 .net "not_b", 0 0, L_000001f1cb8eb0e0;  1 drivers
v000001f1cb81ff00_0 .net "or_out", 0 0, L_000001f1cb843050;  1 drivers
v000001f1cb820040_0 .net "pass_a", 0 0, L_000001f1cb8ead60;  1 drivers
v000001f1cb821800_0 .net "sub", 0 0, L_000001f1cb8417d0;  1 drivers
v000001f1cb81f960_0 .net "sub_cout", 0 0, L_000001f1cb842f70;  1 drivers
v000001f1cb821da0_0 .net "sum", 0 0, L_000001f1cb841450;  1 drivers
v000001f1cb81fdc0_0 .net "xor_out", 0 0, L_000001f1cb842db0;  1 drivers
E_000001f1cb7a0500/0 .event anyedge, v000001f1cb7bd770_0, v000001f1cb723a50_0, v000001f1cb7241d0_0, v000001f1cb75f650_0;
E_000001f1cb7a0500/1 .event anyedge, v000001f1cb75f290_0, v000001f1cb73f6c0_0, v000001f1cb755340_0, v000001f1cb821c60_0;
E_000001f1cb7a0500/2 .event anyedge, v000001f1cb73fa80_0, v000001f1cb7549e0_0, v000001f1cb747300_0;
E_000001f1cb7a0500 .event/or E_000001f1cb7a0500/0, E_000001f1cb7a0500/1, E_000001f1cb7a0500/2;
S_000001f1cb81ba00 .scope module, "ADD" "FullAdder" 4 12, 5 1 0, S_000001f1cb81bb90;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001f1cb841300 .functor XOR 1, L_000001f1cb88cf50, L_000001f1cb88e210, C4<0>, C4<0>;
L_000001f1cb841450 .functor XOR 1, L_000001f1cb841300, L_000001f1cb88d450, C4<0>, C4<0>;
L_000001f1cb8414c0 .functor AND 1, L_000001f1cb841300, L_000001f1cb88d450, C4<1>, C4<1>;
L_000001f1cb8415a0 .functor AND 1, L_000001f1cb88cf50, L_000001f1cb88e210, C4<1>, C4<1>;
L_000001f1cb841680 .functor OR 1, L_000001f1cb8414c0, L_000001f1cb8415a0, C4<0>, C4<0>;
v000001f1cb72f040_0 .net "A", 0 0, L_000001f1cb88cf50;  alias, 1 drivers
v000001f1cb724d10_0 .net "B", 0 0, L_000001f1cb88e210;  alias, 1 drivers
v000001f1cb7232d0_0 .net "Cin", 0 0, L_000001f1cb88d450;  alias, 1 drivers
v000001f1cb7241d0_0 .net "Cout", 0 0, L_000001f1cb841680;  alias, 1 drivers
v000001f1cb723a50_0 .net "S", 0 0, L_000001f1cb841450;  alias, 1 drivers
v000001f1cb72d100_0 .net "and1_out", 0 0, L_000001f1cb8414c0;  1 drivers
v000001f1cb72b760_0 .net "and2_out", 0 0, L_000001f1cb8415a0;  1 drivers
v000001f1cb72bda0_0 .net "xor1_out", 0 0, L_000001f1cb841300;  1 drivers
S_000001f1cb81bd20 .scope module, "AND1" "AND_gate" 4 30, 5 29 0, S_000001f1cb81bb90;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000001f1cb842e20 .functor AND 1, L_000001f1cb88cf50, L_000001f1cb88e210, C4<1>, C4<1>;
v000001f1cb72c160_0 .net "A", 0 0, L_000001f1cb88cf50;  alias, 1 drivers
v000001f1cb73ff80_0 .net "B", 0 0, L_000001f1cb88e210;  alias, 1 drivers
v000001f1cb73f6c0_0 .net "R", 0 0, L_000001f1cb842e20;  alias, 1 drivers
S_000001f1cb81beb0 .scope module, "NOT1" "NOT_gate" 4 48, 5 50 0, S_000001f1cb81bb90;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000001f1cb842f00 .functor NOT 1, L_000001f1cb88cf50, C4<0>, C4<0>, C4<0>;
v000001f1cb73f9e0_0 .net "A", 0 0, L_000001f1cb88cf50;  alias, 1 drivers
v000001f1cb73fa80_0 .net "R", 0 0, L_000001f1cb842f00;  alias, 1 drivers
S_000001f1cb81c040 .scope module, "NOT2" "NOT_gate" 4 53, 5 50 0, S_000001f1cb81bb90;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000001f1cb8eb0e0 .functor NOT 1, L_000001f1cb88e210, C4<0>, C4<0>, C4<0>;
v000001f1cb747b20_0 .net "A", 0 0, L_000001f1cb88e210;  alias, 1 drivers
v000001f1cb747300_0 .net "R", 0 0, L_000001f1cb8eb0e0;  alias, 1 drivers
S_000001f1cb81c810 .scope module, "OR1" "OR_gate" 4 36, 5 36 0, S_000001f1cb81bb90;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000001f1cb843050 .functor OR 1, L_000001f1cb88cf50, L_000001f1cb88e210, C4<0>, C4<0>;
v000001f1cb7467c0_0 .net "A", 0 0, L_000001f1cb88cf50;  alias, 1 drivers
v000001f1cb747d00_0 .net "B", 0 0, L_000001f1cb88e210;  alias, 1 drivers
v000001f1cb755340_0 .net "R", 0 0, L_000001f1cb843050;  alias, 1 drivers
S_000001f1cb81b230 .scope module, "PT" "PassThrough" 4 58, 5 57 0, S_000001f1cb81bb90;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000001f1cb8ead60 .functor BUFZ 1, L_000001f1cb88cf50, C4<0>, C4<0>, C4<0>;
v000001f1cb7550c0_0 .net "A", 0 0, L_000001f1cb88cf50;  alias, 1 drivers
v000001f1cb7549e0_0 .net "R", 0 0, L_000001f1cb8ead60;  alias, 1 drivers
S_000001f1cb81c9a0 .scope module, "SUB" "Subtractor" 4 21, 5 14 0, S_000001f1cb81bb90;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001f1cb842e90 .functor NOT 1, L_000001f1cb88e210, C4<0>, C4<0>, C4<0>;
v000001f1cb7735e0_0 .net "A", 0 0, L_000001f1cb88cf50;  alias, 1 drivers
v000001f1cb71d100_0 .net "B", 0 0, L_000001f1cb88e210;  alias, 1 drivers
L_000001f1cb8a01a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001f1cb71cde0_0 .net "Cin", 0 0, L_000001f1cb8a01a0;  1 drivers
v000001f1cb820900_0 .net "Cout", 0 0, L_000001f1cb842f70;  alias, 1 drivers
v000001f1cb8205e0_0 .net "S", 0 0, L_000001f1cb8417d0;  alias, 1 drivers
S_000001f1cb81cb30 .scope module, "FA" "FullAdder" 5 18, 5 1 0, S_000001f1cb81c9a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001f1cb8416f0 .functor XOR 1, L_000001f1cb88cf50, L_000001f1cb842e90, C4<0>, C4<0>;
L_000001f1cb8417d0 .functor XOR 1, L_000001f1cb8416f0, L_000001f1cb8a01a0, C4<0>, C4<0>;
L_000001f1cb842fe0 .functor AND 1, L_000001f1cb8416f0, L_000001f1cb8a01a0, C4<1>, C4<1>;
L_000001f1cb842d40 .functor AND 1, L_000001f1cb88cf50, L_000001f1cb842e90, C4<1>, C4<1>;
L_000001f1cb842f70 .functor OR 1, L_000001f1cb842fe0, L_000001f1cb842d40, C4<0>, C4<0>;
v000001f1cb753900_0 .net "A", 0 0, L_000001f1cb88cf50;  alias, 1 drivers
v000001f1cb75ff10_0 .net "B", 0 0, L_000001f1cb842e90;  1 drivers
v000001f1cb7607d0_0 .net "Cin", 0 0, L_000001f1cb8a01a0;  alias, 1 drivers
v000001f1cb75f290_0 .net "Cout", 0 0, L_000001f1cb842f70;  alias, 1 drivers
v000001f1cb75f650_0 .net "S", 0 0, L_000001f1cb8417d0;  alias, 1 drivers
v000001f1cb773b80_0 .net "and1_out", 0 0, L_000001f1cb842fe0;  1 drivers
v000001f1cb772dc0_0 .net "and2_out", 0 0, L_000001f1cb842d40;  1 drivers
v000001f1cb773400_0 .net "xor1_out", 0 0, L_000001f1cb8416f0;  1 drivers
S_000001f1cb81c1d0 .scope module, "XOR1" "XOR_gate" 4 42, 5 43 0, S_000001f1cb81bb90;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000001f1cb842db0 .functor XOR 1, L_000001f1cb88cf50, L_000001f1cb88e210, C4<0>, C4<0>;
v000001f1cb821620_0 .net "A", 0 0, L_000001f1cb88cf50;  alias, 1 drivers
v000001f1cb820400_0 .net "B", 0 0, L_000001f1cb88e210;  alias, 1 drivers
v000001f1cb821c60_0 .net "R", 0 0, L_000001f1cb842db0;  alias, 1 drivers
S_000001f1cb81c360 .scope generate, "alu_slices[3]" "alu_slices[3]" 3 12, 3 12 0, S_000001f1cb7d4c90;
 .timescale 0 0;
P_000001f1cb7a0700 .param/l "i" 0 3 12, +C4<011>;
S_000001f1cb81ccc0 .scope generate, "genblk1" "genblk1" 3 13, 3 13 0, S_000001f1cb81c360;
 .timescale 0 0;
S_000001f1cb81c4f0 .scope module, "slice" "ALU_bit_slice" 3 25, 4 1 0, S_000001f1cb81ccc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /INPUT 3 "F";
    .port_info 4 /OUTPUT 1 "Cout";
    .port_info 5 /OUTPUT 1 "R";
v000001f1cb820b80_0 .net "A", 0 0, L_000001f1cb88e350;  1 drivers
v000001f1cb820c20_0 .net "B", 0 0, L_000001f1cb88ecb0;  1 drivers
v000001f1cb820cc0_0 .net "Cin", 0 0, L_000001f1cb88cff0;  1 drivers
v000001f1cb820d60_0 .net "Cout", 0 0, v000001f1cb822660_0;  1 drivers
v000001f1cb820ea0_0 .net "F", 2 0, v000001f1cb88edf0_0;  alias, 1 drivers
v000001f1cb8211c0_0 .var "R", 0 0;
v000001f1cb822d40_0 .net "add_cout", 0 0, L_000001f1cb8e9f60;  1 drivers
v000001f1cb8240a0_0 .net "and_out", 0 0, L_000001f1cb8ea200;  1 drivers
v000001f1cb822660_0 .var "cout_internal", 0 0;
v000001f1cb822e80_0 .net "not_a", 0 0, L_000001f1cb8eb000;  1 drivers
v000001f1cb823380_0 .net "not_b", 0 0, L_000001f1cb8eadd0;  1 drivers
v000001f1cb8232e0_0 .net "or_out", 0 0, L_000001f1cb8ea970;  1 drivers
v000001f1cb822480_0 .net "pass_a", 0 0, L_000001f1cb8ea740;  1 drivers
v000001f1cb8231a0_0 .net "sub", 0 0, L_000001f1cb8eac10;  1 drivers
v000001f1cb822b60_0 .net "sub_cout", 0 0, L_000001f1cb8e9ef0;  1 drivers
v000001f1cb823b00_0 .net "sum", 0 0, L_000001f1cb8ea120;  1 drivers
v000001f1cb8222a0_0 .net "xor_out", 0 0, L_000001f1cb8ea510;  1 drivers
E_000001f1cb7a1f00/0 .event anyedge, v000001f1cb7bd770_0, v000001f1cb81fe60_0, v000001f1cb821d00_0, v000001f1cb8216c0_0;
E_000001f1cb7a1f00/1 .event anyedge, v000001f1cb81fbe0_0, v000001f1cb821260_0, v000001f1cb81fb40_0, v000001f1cb821bc0_0;
E_000001f1cb7a1f00/2 .event anyedge, v000001f1cb821580_0, v000001f1cb821b20_0, v000001f1cb81faa0_0;
E_000001f1cb7a1f00 .event/or E_000001f1cb7a1f00/0, E_000001f1cb7a1f00/1, E_000001f1cb7a1f00/2;
S_000001f1cb81c680 .scope module, "ADD" "FullAdder" 4 12, 5 1 0, S_000001f1cb81c4f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001f1cb8ea350 .functor XOR 1, L_000001f1cb88e350, L_000001f1cb88ecb0, C4<0>, C4<0>;
L_000001f1cb8ea120 .functor XOR 1, L_000001f1cb8ea350, L_000001f1cb88cff0, C4<0>, C4<0>;
L_000001f1cb8eb2a0 .functor AND 1, L_000001f1cb8ea350, L_000001f1cb88cff0, C4<1>, C4<1>;
L_000001f1cb8eb380 .functor AND 1, L_000001f1cb88e350, L_000001f1cb88ecb0, C4<1>, C4<1>;
L_000001f1cb8e9f60 .functor OR 1, L_000001f1cb8eb2a0, L_000001f1cb8eb380, C4<0>, C4<0>;
v000001f1cb81fa00_0 .net "A", 0 0, L_000001f1cb88e350;  alias, 1 drivers
v000001f1cb821ee0_0 .net "B", 0 0, L_000001f1cb88ecb0;  alias, 1 drivers
v000001f1cb821440_0 .net "Cin", 0 0, L_000001f1cb88cff0;  alias, 1 drivers
v000001f1cb821d00_0 .net "Cout", 0 0, L_000001f1cb8e9f60;  alias, 1 drivers
v000001f1cb81fe60_0 .net "S", 0 0, L_000001f1cb8ea120;  alias, 1 drivers
v000001f1cb8207c0_0 .net "and1_out", 0 0, L_000001f1cb8eb2a0;  1 drivers
v000001f1cb821940_0 .net "and2_out", 0 0, L_000001f1cb8eb380;  1 drivers
v000001f1cb81ffa0_0 .net "xor1_out", 0 0, L_000001f1cb8ea350;  1 drivers
S_000001f1cb81ce50 .scope module, "AND1" "AND_gate" 4 30, 5 29 0, S_000001f1cb81c4f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000001f1cb8ea200 .functor AND 1, L_000001f1cb88e350, L_000001f1cb88ecb0, C4<1>, C4<1>;
v000001f1cb820fe0_0 .net "A", 0 0, L_000001f1cb88e350;  alias, 1 drivers
v000001f1cb8204a0_0 .net "B", 0 0, L_000001f1cb88ecb0;  alias, 1 drivers
v000001f1cb821260_0 .net "R", 0 0, L_000001f1cb8ea200;  alias, 1 drivers
S_000001f1cb81b0a0 .scope module, "NOT1" "NOT_gate" 4 48, 5 50 0, S_000001f1cb81c4f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000001f1cb8eb000 .functor NOT 1, L_000001f1cb88e350, C4<0>, C4<0>, C4<0>;
v000001f1cb8213a0_0 .net "A", 0 0, L_000001f1cb88e350;  alias, 1 drivers
v000001f1cb821580_0 .net "R", 0 0, L_000001f1cb8eb000;  alias, 1 drivers
S_000001f1cb81b3c0 .scope module, "NOT2" "NOT_gate" 4 53, 5 50 0, S_000001f1cb81c4f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000001f1cb8eadd0 .functor NOT 1, L_000001f1cb88ecb0, C4<0>, C4<0>, C4<0>;
v000001f1cb8202c0_0 .net "A", 0 0, L_000001f1cb88ecb0;  alias, 1 drivers
v000001f1cb81faa0_0 .net "R", 0 0, L_000001f1cb8eadd0;  alias, 1 drivers
S_000001f1cb81b6e0 .scope module, "OR1" "OR_gate" 4 36, 5 36 0, S_000001f1cb81c4f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000001f1cb8ea970 .functor OR 1, L_000001f1cb88e350, L_000001f1cb88ecb0, C4<0>, C4<0>;
v000001f1cb8200e0_0 .net "A", 0 0, L_000001f1cb88e350;  alias, 1 drivers
v000001f1cb8219e0_0 .net "B", 0 0, L_000001f1cb88ecb0;  alias, 1 drivers
v000001f1cb81fb40_0 .net "R", 0 0, L_000001f1cb8ea970;  alias, 1 drivers
S_000001f1cb81b870 .scope module, "PT" "PassThrough" 4 58, 5 57 0, S_000001f1cb81c4f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000001f1cb8ea740 .functor BUFZ 1, L_000001f1cb88e350, C4<0>, C4<0>, C4<0>;
v000001f1cb820540_0 .net "A", 0 0, L_000001f1cb88e350;  alias, 1 drivers
v000001f1cb821b20_0 .net "R", 0 0, L_000001f1cb8ea740;  alias, 1 drivers
S_000001f1cb8253e0 .scope module, "SUB" "Subtractor" 4 21, 5 14 0, S_000001f1cb81c4f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001f1cb8ea190 .functor NOT 1, L_000001f1cb88ecb0, C4<0>, C4<0>, C4<0>;
v000001f1cb820860_0 .net "A", 0 0, L_000001f1cb88e350;  alias, 1 drivers
v000001f1cb8218a0_0 .net "B", 0 0, L_000001f1cb88ecb0;  alias, 1 drivers
L_000001f1cb8a01e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001f1cb8209a0_0 .net "Cin", 0 0, L_000001f1cb8a01e8;  1 drivers
v000001f1cb820a40_0 .net "Cout", 0 0, L_000001f1cb8e9ef0;  alias, 1 drivers
v000001f1cb821120_0 .net "S", 0 0, L_000001f1cb8eac10;  alias, 1 drivers
S_000001f1cb825570 .scope module, "FA" "FullAdder" 5 18, 5 1 0, S_000001f1cb8253e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001f1cb8eb3f0 .functor XOR 1, L_000001f1cb88e350, L_000001f1cb8ea190, C4<0>, C4<0>;
L_000001f1cb8eac10 .functor XOR 1, L_000001f1cb8eb3f0, L_000001f1cb8a01e8, C4<0>, C4<0>;
L_000001f1cb8eaf90 .functor AND 1, L_000001f1cb8eb3f0, L_000001f1cb8a01e8, C4<1>, C4<1>;
L_000001f1cb8ea6d0 .functor AND 1, L_000001f1cb88e350, L_000001f1cb8ea190, C4<1>, C4<1>;
L_000001f1cb8e9ef0 .functor OR 1, L_000001f1cb8eaf90, L_000001f1cb8ea6d0, C4<0>, C4<0>;
v000001f1cb821080_0 .net "A", 0 0, L_000001f1cb88e350;  alias, 1 drivers
v000001f1cb820180_0 .net "B", 0 0, L_000001f1cb8ea190;  1 drivers
v000001f1cb820220_0 .net "Cin", 0 0, L_000001f1cb8a01e8;  alias, 1 drivers
v000001f1cb81fbe0_0 .net "Cout", 0 0, L_000001f1cb8e9ef0;  alias, 1 drivers
v000001f1cb8216c0_0 .net "S", 0 0, L_000001f1cb8eac10;  alias, 1 drivers
v000001f1cb820360_0 .net "and1_out", 0 0, L_000001f1cb8eaf90;  1 drivers
v000001f1cb820680_0 .net "and2_out", 0 0, L_000001f1cb8ea6d0;  1 drivers
v000001f1cb821760_0 .net "xor1_out", 0 0, L_000001f1cb8eb3f0;  1 drivers
S_000001f1cb825ed0 .scope module, "XOR1" "XOR_gate" 4 42, 5 43 0, S_000001f1cb81c4f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000001f1cb8ea510 .functor XOR 1, L_000001f1cb88e350, L_000001f1cb88ecb0, C4<0>, C4<0>;
v000001f1cb820ae0_0 .net "A", 0 0, L_000001f1cb88e350;  alias, 1 drivers
v000001f1cb821a80_0 .net "B", 0 0, L_000001f1cb88ecb0;  alias, 1 drivers
v000001f1cb821bc0_0 .net "R", 0 0, L_000001f1cb8ea510;  alias, 1 drivers
S_000001f1cb825700 .scope generate, "alu_slices[4]" "alu_slices[4]" 3 12, 3 12 0, S_000001f1cb7d4c90;
 .timescale 0 0;
P_000001f1cb7a0800 .param/l "i" 0 3 12, +C4<0100>;
S_000001f1cb826510 .scope generate, "genblk1" "genblk1" 3 13, 3 13 0, S_000001f1cb825700;
 .timescale 0 0;
S_000001f1cb8261f0 .scope module, "slice" "ALU_bit_slice" 3 25, 4 1 0, S_000001f1cb826510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /INPUT 3 "F";
    .port_info 4 /OUTPUT 1 "Cout";
    .port_info 5 /OUTPUT 1 "R";
v000001f1cb8237e0_0 .net "A", 0 0, L_000001f1cb88e710;  1 drivers
v000001f1cb8228e0_0 .net "B", 0 0, L_000001f1cb88ead0;  1 drivers
v000001f1cb823880_0 .net "Cin", 0 0, L_000001f1cb88d090;  1 drivers
v000001f1cb823ce0_0 .net "Cout", 0 0, v000001f1cb823a60_0;  1 drivers
v000001f1cb8243c0_0 .net "F", 2 0, v000001f1cb88edf0_0;  alias, 1 drivers
v000001f1cb822a20_0 .var "R", 0 0;
v000001f1cb822ac0_0 .net "add_cout", 0 0, L_000001f1cb8eb850;  1 drivers
v000001f1cb824780_0 .net "and_out", 0 0, L_000001f1cb8eb620;  1 drivers
v000001f1cb823a60_0 .var "cout_internal", 0 0;
v000001f1cb823920_0 .net "not_a", 0 0, L_000001f1cb8eaba0;  1 drivers
v000001f1cb8239c0_0 .net "not_b", 0 0, L_000001f1cb8eb230;  1 drivers
v000001f1cb823ba0_0 .net "or_out", 0 0, L_000001f1cb8ea2e0;  1 drivers
v000001f1cb823c40_0 .net "pass_a", 0 0, L_000001f1cb8e9da0;  1 drivers
v000001f1cb824140_0 .net "sub", 0 0, L_000001f1cb8e9d30;  1 drivers
v000001f1cb824460_0 .net "sub_cout", 0 0, L_000001f1cb8eaf20;  1 drivers
v000001f1cb8245a0_0 .net "sum", 0 0, L_000001f1cb8eb770;  1 drivers
v000001f1cb824640_0 .net "xor_out", 0 0, L_000001f1cb8eb690;  1 drivers
E_000001f1cb7a2480/0 .event anyedge, v000001f1cb7bd770_0, v000001f1cb823d80_0, v000001f1cb824320_0, v000001f1cb823100_0;
E_000001f1cb7a2480/1 .event anyedge, v000001f1cb822520_0, v000001f1cb822fc0_0, v000001f1cb823420_0, v000001f1cb823f60_0;
E_000001f1cb7a2480/2 .event anyedge, v000001f1cb822c00_0, v000001f1cb8234c0_0, v000001f1cb822340_0;
E_000001f1cb7a2480 .event/or E_000001f1cb7a2480/0, E_000001f1cb7a2480/1, E_000001f1cb7a2480/2;
S_000001f1cb826b50 .scope module, "ADD" "FullAdder" 4 12, 5 1 0, S_000001f1cb8261f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001f1cb8ea270 .functor XOR 1, L_000001f1cb88e710, L_000001f1cb88ead0, C4<0>, C4<0>;
L_000001f1cb8eb770 .functor XOR 1, L_000001f1cb8ea270, L_000001f1cb88d090, C4<0>, C4<0>;
L_000001f1cb8eb150 .functor AND 1, L_000001f1cb8ea270, L_000001f1cb88d090, C4<1>, C4<1>;
L_000001f1cb8ea0b0 .functor AND 1, L_000001f1cb88e710, L_000001f1cb88ead0, C4<1>, C4<1>;
L_000001f1cb8eb850 .functor OR 1, L_000001f1cb8eb150, L_000001f1cb8ea0b0, C4<0>, C4<0>;
v000001f1cb824820_0 .net "A", 0 0, L_000001f1cb88e710;  alias, 1 drivers
v000001f1cb8227a0_0 .net "B", 0 0, L_000001f1cb88ead0;  alias, 1 drivers
v000001f1cb822f20_0 .net "Cin", 0 0, L_000001f1cb88d090;  alias, 1 drivers
v000001f1cb824320_0 .net "Cout", 0 0, L_000001f1cb8eb850;  alias, 1 drivers
v000001f1cb823d80_0 .net "S", 0 0, L_000001f1cb8eb770;  alias, 1 drivers
v000001f1cb822de0_0 .net "and1_out", 0 0, L_000001f1cb8eb150;  1 drivers
v000001f1cb824000_0 .net "and2_out", 0 0, L_000001f1cb8ea0b0;  1 drivers
v000001f1cb8241e0_0 .net "xor1_out", 0 0, L_000001f1cb8ea270;  1 drivers
S_000001f1cb826e70 .scope module, "AND1" "AND_gate" 4 30, 5 29 0, S_000001f1cb8261f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000001f1cb8eb620 .functor AND 1, L_000001f1cb88e710, L_000001f1cb88ead0, C4<1>, C4<1>;
v000001f1cb8220c0_0 .net "A", 0 0, L_000001f1cb88e710;  alias, 1 drivers
v000001f1cb823e20_0 .net "B", 0 0, L_000001f1cb88ead0;  alias, 1 drivers
v000001f1cb822fc0_0 .net "R", 0 0, L_000001f1cb8eb620;  alias, 1 drivers
S_000001f1cb825a20 .scope module, "NOT1" "NOT_gate" 4 48, 5 50 0, S_000001f1cb8261f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000001f1cb8eaba0 .functor NOT 1, L_000001f1cb88e710, C4<0>, C4<0>, C4<0>;
v000001f1cb822200_0 .net "A", 0 0, L_000001f1cb88e710;  alias, 1 drivers
v000001f1cb822c00_0 .net "R", 0 0, L_000001f1cb8eaba0;  alias, 1 drivers
S_000001f1cb825890 .scope module, "NOT2" "NOT_gate" 4 53, 5 50 0, S_000001f1cb8261f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000001f1cb8eb230 .functor NOT 1, L_000001f1cb88ead0, C4<0>, C4<0>, C4<0>;
v000001f1cb8223e0_0 .net "A", 0 0, L_000001f1cb88ead0;  alias, 1 drivers
v000001f1cb822340_0 .net "R", 0 0, L_000001f1cb8eb230;  alias, 1 drivers
S_000001f1cb8250c0 .scope module, "OR1" "OR_gate" 4 36, 5 36 0, S_000001f1cb8261f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000001f1cb8ea2e0 .functor OR 1, L_000001f1cb88e710, L_000001f1cb88ead0, C4<0>, C4<0>;
v000001f1cb822ca0_0 .net "A", 0 0, L_000001f1cb88e710;  alias, 1 drivers
v000001f1cb8236a0_0 .net "B", 0 0, L_000001f1cb88ead0;  alias, 1 drivers
v000001f1cb823420_0 .net "R", 0 0, L_000001f1cb8ea2e0;  alias, 1 drivers
S_000001f1cb826060 .scope module, "PT" "PassThrough" 4 58, 5 57 0, S_000001f1cb8261f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000001f1cb8e9da0 .functor BUFZ 1, L_000001f1cb88e710, C4<0>, C4<0>, C4<0>;
v000001f1cb822160_0 .net "A", 0 0, L_000001f1cb88e710;  alias, 1 drivers
v000001f1cb8234c0_0 .net "R", 0 0, L_000001f1cb8e9da0;  alias, 1 drivers
S_000001f1cb8266a0 .scope module, "SUB" "Subtractor" 4 21, 5 14 0, S_000001f1cb8261f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001f1cb8ea5f0 .functor NOT 1, L_000001f1cb88ead0, C4<0>, C4<0>, C4<0>;
v000001f1cb823560_0 .net "A", 0 0, L_000001f1cb88e710;  alias, 1 drivers
v000001f1cb8246e0_0 .net "B", 0 0, L_000001f1cb88ead0;  alias, 1 drivers
L_000001f1cb8a0230 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001f1cb823600_0 .net "Cin", 0 0, L_000001f1cb8a0230;  1 drivers
v000001f1cb822980_0 .net "Cout", 0 0, L_000001f1cb8eaf20;  alias, 1 drivers
v000001f1cb824280_0 .net "S", 0 0, L_000001f1cb8e9d30;  alias, 1 drivers
S_000001f1cb825250 .scope module, "FA" "FullAdder" 5 18, 5 1 0, S_000001f1cb8266a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001f1cb8eb8c0 .functor XOR 1, L_000001f1cb88e710, L_000001f1cb8ea5f0, C4<0>, C4<0>;
L_000001f1cb8e9d30 .functor XOR 1, L_000001f1cb8eb8c0, L_000001f1cb8a0230, C4<0>, C4<0>;
L_000001f1cb8eb1c0 .functor AND 1, L_000001f1cb8eb8c0, L_000001f1cb8a0230, C4<1>, C4<1>;
L_000001f1cb8ea580 .functor AND 1, L_000001f1cb88e710, L_000001f1cb8ea5f0, C4<1>, C4<1>;
L_000001f1cb8eaf20 .functor OR 1, L_000001f1cb8eb1c0, L_000001f1cb8ea580, C4<0>, C4<0>;
v000001f1cb823ec0_0 .net "A", 0 0, L_000001f1cb88e710;  alias, 1 drivers
v000001f1cb822700_0 .net "B", 0 0, L_000001f1cb8ea5f0;  1 drivers
v000001f1cb823060_0 .net "Cin", 0 0, L_000001f1cb8a0230;  alias, 1 drivers
v000001f1cb822520_0 .net "Cout", 0 0, L_000001f1cb8eaf20;  alias, 1 drivers
v000001f1cb823100_0 .net "S", 0 0, L_000001f1cb8e9d30;  alias, 1 drivers
v000001f1cb824500_0 .net "and1_out", 0 0, L_000001f1cb8eb1c0;  1 drivers
v000001f1cb823240_0 .net "and2_out", 0 0, L_000001f1cb8ea580;  1 drivers
v000001f1cb8225c0_0 .net "xor1_out", 0 0, L_000001f1cb8eb8c0;  1 drivers
S_000001f1cb825bb0 .scope module, "XOR1" "XOR_gate" 4 42, 5 43 0, S_000001f1cb8261f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000001f1cb8eb690 .functor XOR 1, L_000001f1cb88e710, L_000001f1cb88ead0, C4<0>, C4<0>;
v000001f1cb822840_0 .net "A", 0 0, L_000001f1cb88e710;  alias, 1 drivers
v000001f1cb823740_0 .net "B", 0 0, L_000001f1cb88ead0;  alias, 1 drivers
v000001f1cb823f60_0 .net "R", 0 0, L_000001f1cb8eb690;  alias, 1 drivers
S_000001f1cb826830 .scope generate, "alu_slices[5]" "alu_slices[5]" 3 12, 3 12 0, S_000001f1cb7d4c90;
 .timescale 0 0;
P_000001f1cb7a18c0 .param/l "i" 0 3 12, +C4<0101>;
S_000001f1cb826380 .scope generate, "genblk1" "genblk1" 3 13, 3 13 0, S_000001f1cb826830;
 .timescale 0 0;
S_000001f1cb825d40 .scope module, "slice" "ALU_bit_slice" 3 25, 4 1 0, S_000001f1cb826380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /INPUT 3 "F";
    .port_info 4 /OUTPUT 1 "Cout";
    .port_info 5 /OUTPUT 1 "R";
v000001f1cb81e240_0 .net "A", 0 0, L_000001f1cb88d130;  1 drivers
v000001f1cb81ee20_0 .net "B", 0 0, L_000001f1cb88e170;  1 drivers
v000001f1cb81dde0_0 .net "Cin", 0 0, L_000001f1cb88eb70;  1 drivers
v000001f1cb81d700_0 .net "Cout", 0 0, v000001f1cb81f780_0;  1 drivers
v000001f1cb81da20_0 .net "F", 2 0, v000001f1cb88edf0_0;  alias, 1 drivers
v000001f1cb81f320_0 .var "R", 0 0;
v000001f1cb81e920_0 .net "add_cout", 0 0, L_000001f1cb8eb070;  1 drivers
v000001f1cb81f6e0_0 .net "and_out", 0 0, L_000001f1cb8eb460;  1 drivers
v000001f1cb81f780_0 .var "cout_internal", 0 0;
v000001f1cb81d0c0_0 .net "not_a", 0 0, L_000001f1cb8eae40;  1 drivers
v000001f1cb81dc00_0 .net "not_b", 0 0, L_000001f1cb8eb7e0;  1 drivers
v000001f1cb81e4c0_0 .net "or_out", 0 0, L_000001f1cb8ea7b0;  1 drivers
v000001f1cb81dfc0_0 .net "pass_a", 0 0, L_000001f1cb8eb540;  1 drivers
v000001f1cb81e380_0 .net "sub", 0 0, L_000001f1cb8eb4d0;  1 drivers
v000001f1cb81d160_0 .net "sub_cout", 0 0, L_000001f1cb8e9e10;  1 drivers
v000001f1cb81e060_0 .net "sum", 0 0, L_000001f1cb8ea430;  1 drivers
v000001f1cb81eec0_0 .net "xor_out", 0 0, L_000001f1cb8eb700;  1 drivers
E_000001f1cb7a2380/0 .event anyedge, v000001f1cb7bd770_0, v000001f1cb824d20_0, v000001f1cb824c80_0, v000001f1cb81f000_0;
E_000001f1cb7a2380/1 .event anyedge, v000001f1cb81d840_0, v000001f1cb824be0_0, v000001f1cb81f140_0, v000001f1cb81f640_0;
E_000001f1cb7a2380/2 .event anyedge, v000001f1cb81d5c0_0, v000001f1cb81f1e0_0, v000001f1cb81f820_0;
E_000001f1cb7a2380 .event/or E_000001f1cb7a2380/0, E_000001f1cb7a2380/1, E_000001f1cb7a2380/2;
S_000001f1cb8269c0 .scope module, "ADD" "FullAdder" 4 12, 5 1 0, S_000001f1cb825d40;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001f1cb8ea3c0 .functor XOR 1, L_000001f1cb88d130, L_000001f1cb88e170, C4<0>, C4<0>;
L_000001f1cb8ea430 .functor XOR 1, L_000001f1cb8ea3c0, L_000001f1cb88eb70, C4<0>, C4<0>;
L_000001f1cb8ea660 .functor AND 1, L_000001f1cb8ea3c0, L_000001f1cb88eb70, C4<1>, C4<1>;
L_000001f1cb8eb310 .functor AND 1, L_000001f1cb88d130, L_000001f1cb88e170, C4<1>, C4<1>;
L_000001f1cb8eb070 .functor OR 1, L_000001f1cb8ea660, L_000001f1cb8eb310, C4<0>, C4<0>;
v000001f1cb824fa0_0 .net "A", 0 0, L_000001f1cb88d130;  alias, 1 drivers
v000001f1cb824f00_0 .net "B", 0 0, L_000001f1cb88e170;  alias, 1 drivers
v000001f1cb824960_0 .net "Cin", 0 0, L_000001f1cb88eb70;  alias, 1 drivers
v000001f1cb824c80_0 .net "Cout", 0 0, L_000001f1cb8eb070;  alias, 1 drivers
v000001f1cb824d20_0 .net "S", 0 0, L_000001f1cb8ea430;  alias, 1 drivers
v000001f1cb8248c0_0 .net "and1_out", 0 0, L_000001f1cb8ea660;  1 drivers
v000001f1cb824e60_0 .net "and2_out", 0 0, L_000001f1cb8eb310;  1 drivers
v000001f1cb824a00_0 .net "xor1_out", 0 0, L_000001f1cb8ea3c0;  1 drivers
S_000001f1cb826ce0 .scope module, "AND1" "AND_gate" 4 30, 5 29 0, S_000001f1cb825d40;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000001f1cb8eb460 .functor AND 1, L_000001f1cb88d130, L_000001f1cb88e170, C4<1>, C4<1>;
v000001f1cb824aa0_0 .net "A", 0 0, L_000001f1cb88d130;  alias, 1 drivers
v000001f1cb824b40_0 .net "B", 0 0, L_000001f1cb88e170;  alias, 1 drivers
v000001f1cb824be0_0 .net "R", 0 0, L_000001f1cb8eb460;  alias, 1 drivers
S_000001f1cb827bc0 .scope module, "NOT1" "NOT_gate" 4 48, 5 50 0, S_000001f1cb825d40;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000001f1cb8eae40 .functor NOT 1, L_000001f1cb88d130, C4<0>, C4<0>, C4<0>;
v000001f1cb824dc0_0 .net "A", 0 0, L_000001f1cb88d130;  alias, 1 drivers
v000001f1cb81d5c0_0 .net "R", 0 0, L_000001f1cb8eae40;  alias, 1 drivers
S_000001f1cb8286b0 .scope module, "NOT2" "NOT_gate" 4 53, 5 50 0, S_000001f1cb825d40;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000001f1cb8eb7e0 .functor NOT 1, L_000001f1cb88e170, C4<0>, C4<0>, C4<0>;
v000001f1cb81d7a0_0 .net "A", 0 0, L_000001f1cb88e170;  alias, 1 drivers
v000001f1cb81f820_0 .net "R", 0 0, L_000001f1cb8eb7e0;  alias, 1 drivers
S_000001f1cb827d50 .scope module, "OR1" "OR_gate" 4 36, 5 36 0, S_000001f1cb825d40;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000001f1cb8ea7b0 .functor OR 1, L_000001f1cb88d130, L_000001f1cb88e170, C4<0>, C4<0>;
v000001f1cb81dd40_0 .net "A", 0 0, L_000001f1cb88d130;  alias, 1 drivers
v000001f1cb81f0a0_0 .net "B", 0 0, L_000001f1cb88e170;  alias, 1 drivers
v000001f1cb81f140_0 .net "R", 0 0, L_000001f1cb8ea7b0;  alias, 1 drivers
S_000001f1cb828e80 .scope module, "PT" "PassThrough" 4 58, 5 57 0, S_000001f1cb825d40;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000001f1cb8eb540 .functor BUFZ 1, L_000001f1cb88d130, C4<0>, C4<0>, C4<0>;
v000001f1cb81f3c0_0 .net "A", 0 0, L_000001f1cb88d130;  alias, 1 drivers
v000001f1cb81f1e0_0 .net "R", 0 0, L_000001f1cb8eb540;  alias, 1 drivers
S_000001f1cb828840 .scope module, "SUB" "Subtractor" 4 21, 5 14 0, S_000001f1cb825d40;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001f1cb8e9e80 .functor NOT 1, L_000001f1cb88e170, C4<0>, C4<0>, C4<0>;
v000001f1cb81e420_0 .net "A", 0 0, L_000001f1cb88d130;  alias, 1 drivers
v000001f1cb81d980_0 .net "B", 0 0, L_000001f1cb88e170;  alias, 1 drivers
L_000001f1cb8a0278 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001f1cb81e880_0 .net "Cin", 0 0, L_000001f1cb8a0278;  1 drivers
v000001f1cb81e1a0_0 .net "Cout", 0 0, L_000001f1cb8e9e10;  alias, 1 drivers
v000001f1cb81ece0_0 .net "S", 0 0, L_000001f1cb8eb4d0;  alias, 1 drivers
S_000001f1cb827ee0 .scope module, "FA" "FullAdder" 5 18, 5 1 0, S_000001f1cb828840;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001f1cb8ea4a0 .functor XOR 1, L_000001f1cb88d130, L_000001f1cb8e9e80, C4<0>, C4<0>;
L_000001f1cb8eb4d0 .functor XOR 1, L_000001f1cb8ea4a0, L_000001f1cb8a0278, C4<0>, C4<0>;
L_000001f1cb8eacf0 .functor AND 1, L_000001f1cb8ea4a0, L_000001f1cb8a0278, C4<1>, C4<1>;
L_000001f1cb8ea900 .functor AND 1, L_000001f1cb88d130, L_000001f1cb8e9e80, C4<1>, C4<1>;
L_000001f1cb8e9e10 .functor OR 1, L_000001f1cb8eacf0, L_000001f1cb8ea900, C4<0>, C4<0>;
v000001f1cb81f500_0 .net "A", 0 0, L_000001f1cb88d130;  alias, 1 drivers
v000001f1cb81e740_0 .net "B", 0 0, L_000001f1cb8e9e80;  1 drivers
v000001f1cb81f5a0_0 .net "Cin", 0 0, L_000001f1cb8a0278;  alias, 1 drivers
v000001f1cb81d840_0 .net "Cout", 0 0, L_000001f1cb8e9e10;  alias, 1 drivers
v000001f1cb81f000_0 .net "S", 0 0, L_000001f1cb8eb4d0;  alias, 1 drivers
v000001f1cb81f280_0 .net "and1_out", 0 0, L_000001f1cb8eacf0;  1 drivers
v000001f1cb81f460_0 .net "and2_out", 0 0, L_000001f1cb8ea900;  1 drivers
v000001f1cb81e7e0_0 .net "xor1_out", 0 0, L_000001f1cb8ea4a0;  1 drivers
S_000001f1cb828390 .scope module, "XOR1" "XOR_gate" 4 42, 5 43 0, S_000001f1cb825d40;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000001f1cb8eb700 .functor XOR 1, L_000001f1cb88d130, L_000001f1cb88e170, C4<0>, C4<0>;
v000001f1cb81ef60_0 .net "A", 0 0, L_000001f1cb88d130;  alias, 1 drivers
v000001f1cb81d8e0_0 .net "B", 0 0, L_000001f1cb88e170;  alias, 1 drivers
v000001f1cb81f640_0 .net "R", 0 0, L_000001f1cb8eb700;  alias, 1 drivers
S_000001f1cb828520 .scope generate, "alu_slices[6]" "alu_slices[6]" 3 12, 3 12 0, S_000001f1cb7d4c90;
 .timescale 0 0;
P_000001f1cb7a1c80 .param/l "i" 0 3 12, +C4<0110>;
S_000001f1cb827710 .scope generate, "genblk1" "genblk1" 3 13, 3 13 0, S_000001f1cb828520;
 .timescale 0 0;
S_000001f1cb828070 .scope module, "slice" "ALU_bit_slice" 3 25, 4 1 0, S_000001f1cb827710;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /INPUT 3 "F";
    .port_info 4 /OUTPUT 1 "Cout";
    .port_info 5 /OUTPUT 1 "R";
v000001f1cb82a1d0_0 .net "A", 0 0, L_000001f1cb88ddb0;  1 drivers
v000001f1cb8295f0_0 .net "B", 0 0, L_000001f1cb88e490;  1 drivers
v000001f1cb829370_0 .net "Cin", 0 0, L_000001f1cb88d770;  1 drivers
v000001f1cb82a270_0 .net "Cout", 0 0, v000001f1cb82b710_0;  1 drivers
v000001f1cb829190_0 .net "F", 2 0, v000001f1cb88edf0_0;  alias, 1 drivers
v000001f1cb82ae50_0 .var "R", 0 0;
v000001f1cb82af90_0 .net "add_cout", 0 0, L_000001f1cb8eb5b0;  1 drivers
v000001f1cb8297d0_0 .net "and_out", 0 0, L_000001f1cb8ebb60;  1 drivers
v000001f1cb82b710_0 .var "cout_internal", 0 0;
v000001f1cb82adb0_0 .net "not_a", 0 0, L_000001f1cb8eb9a0;  1 drivers
v000001f1cb829690_0 .net "not_b", 0 0, L_000001f1cb8ebcb0;  1 drivers
v000001f1cb82a310_0 .net "or_out", 0 0, L_000001f1cb8ebf50;  1 drivers
v000001f1cb82aef0_0 .net "pass_a", 0 0, L_000001f1cb8eba10;  1 drivers
v000001f1cb829f50_0 .net "sub", 0 0, L_000001f1cb8e9fd0;  1 drivers
v000001f1cb82b170_0 .net "sub_cout", 0 0, L_000001f1cb8ebe00;  1 drivers
v000001f1cb829870_0 .net "sum", 0 0, L_000001f1cb8ea890;  1 drivers
v000001f1cb829910_0 .net "xor_out", 0 0, L_000001f1cb8ebbd0;  1 drivers
E_000001f1cb7a2300/0 .event anyedge, v000001f1cb7bd770_0, v000001f1cb81e600_0, v000001f1cb81d200_0, v000001f1cb82a590_0;
E_000001f1cb7a2300/1 .event anyedge, v000001f1cb82ac70_0, v000001f1cb81d480_0, v000001f1cb81db60_0, v000001f1cb82a4f0_0;
E_000001f1cb7a2300/2 .event anyedge, v000001f1cb81df20_0, v000001f1cb81ec40_0, v000001f1cb81ea60_0;
E_000001f1cb7a2300 .event/or E_000001f1cb7a2300/0, E_000001f1cb7a2300/1, E_000001f1cb7a2300/2;
S_000001f1cb8273f0 .scope module, "ADD" "FullAdder" 4 12, 5 1 0, S_000001f1cb828070;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001f1cb8ea820 .functor XOR 1, L_000001f1cb88ddb0, L_000001f1cb88e490, C4<0>, C4<0>;
L_000001f1cb8ea890 .functor XOR 1, L_000001f1cb8ea820, L_000001f1cb88d770, C4<0>, C4<0>;
L_000001f1cb8ea9e0 .functor AND 1, L_000001f1cb8ea820, L_000001f1cb88d770, C4<1>, C4<1>;
L_000001f1cb8eaeb0 .functor AND 1, L_000001f1cb88ddb0, L_000001f1cb88e490, C4<1>, C4<1>;
L_000001f1cb8eb5b0 .functor OR 1, L_000001f1cb8ea9e0, L_000001f1cb8eaeb0, C4<0>, C4<0>;
v000001f1cb81e560_0 .net "A", 0 0, L_000001f1cb88ddb0;  alias, 1 drivers
v000001f1cb81d660_0 .net "B", 0 0, L_000001f1cb88e490;  alias, 1 drivers
v000001f1cb81e2e0_0 .net "Cin", 0 0, L_000001f1cb88d770;  alias, 1 drivers
v000001f1cb81d200_0 .net "Cout", 0 0, L_000001f1cb8eb5b0;  alias, 1 drivers
v000001f1cb81e600_0 .net "S", 0 0, L_000001f1cb8ea890;  alias, 1 drivers
v000001f1cb81d2a0_0 .net "and1_out", 0 0, L_000001f1cb8ea9e0;  1 drivers
v000001f1cb81dca0_0 .net "and2_out", 0 0, L_000001f1cb8eaeb0;  1 drivers
v000001f1cb81d340_0 .net "xor1_out", 0 0, L_000001f1cb8ea820;  1 drivers
S_000001f1cb828200 .scope module, "AND1" "AND_gate" 4 30, 5 29 0, S_000001f1cb828070;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000001f1cb8ebb60 .functor AND 1, L_000001f1cb88ddb0, L_000001f1cb88e490, C4<1>, C4<1>;
v000001f1cb81de80_0 .net "A", 0 0, L_000001f1cb88ddb0;  alias, 1 drivers
v000001f1cb81d3e0_0 .net "B", 0 0, L_000001f1cb88e490;  alias, 1 drivers
v000001f1cb81d480_0 .net "R", 0 0, L_000001f1cb8ebb60;  alias, 1 drivers
S_000001f1cb828b60 .scope module, "NOT1" "NOT_gate" 4 48, 5 50 0, S_000001f1cb828070;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000001f1cb8eb9a0 .functor NOT 1, L_000001f1cb88ddb0, C4<0>, C4<0>, C4<0>;
v000001f1cb81dac0_0 .net "A", 0 0, L_000001f1cb88ddb0;  alias, 1 drivers
v000001f1cb81df20_0 .net "R", 0 0, L_000001f1cb8eb9a0;  alias, 1 drivers
S_000001f1cb827260 .scope module, "NOT2" "NOT_gate" 4 53, 5 50 0, S_000001f1cb828070;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000001f1cb8ebcb0 .functor NOT 1, L_000001f1cb88e490, C4<0>, C4<0>, C4<0>;
v000001f1cb81d520_0 .net "A", 0 0, L_000001f1cb88e490;  alias, 1 drivers
v000001f1cb81ea60_0 .net "R", 0 0, L_000001f1cb8ebcb0;  alias, 1 drivers
S_000001f1cb8289d0 .scope module, "OR1" "OR_gate" 4 36, 5 36 0, S_000001f1cb828070;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000001f1cb8ebf50 .functor OR 1, L_000001f1cb88ddb0, L_000001f1cb88e490, C4<0>, C4<0>;
v000001f1cb81e100_0 .net "A", 0 0, L_000001f1cb88ddb0;  alias, 1 drivers
v000001f1cb81eb00_0 .net "B", 0 0, L_000001f1cb88e490;  alias, 1 drivers
v000001f1cb81db60_0 .net "R", 0 0, L_000001f1cb8ebf50;  alias, 1 drivers
S_000001f1cb8278a0 .scope module, "PT" "PassThrough" 4 58, 5 57 0, S_000001f1cb828070;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000001f1cb8eba10 .functor BUFZ 1, L_000001f1cb88ddb0, C4<0>, C4<0>, C4<0>;
v000001f1cb81e6a0_0 .net "A", 0 0, L_000001f1cb88ddb0;  alias, 1 drivers
v000001f1cb81ec40_0 .net "R", 0 0, L_000001f1cb8eba10;  alias, 1 drivers
S_000001f1cb828cf0 .scope module, "SUB" "Subtractor" 4 21, 5 14 0, S_000001f1cb828070;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001f1cb8ebd20 .functor NOT 1, L_000001f1cb88e490, C4<0>, C4<0>, C4<0>;
v000001f1cb82a630_0 .net "A", 0 0, L_000001f1cb88ddb0;  alias, 1 drivers
v000001f1cb82b2b0_0 .net "B", 0 0, L_000001f1cb88e490;  alias, 1 drivers
L_000001f1cb8a02c0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001f1cb8290f0_0 .net "Cin", 0 0, L_000001f1cb8a02c0;  1 drivers
v000001f1cb82ab30_0 .net "Cout", 0 0, L_000001f1cb8ebe00;  alias, 1 drivers
v000001f1cb829cd0_0 .net "S", 0 0, L_000001f1cb8e9fd0;  alias, 1 drivers
S_000001f1cb827580 .scope module, "FA" "FullAdder" 5 18, 5 1 0, S_000001f1cb828cf0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001f1cb8eaa50 .functor XOR 1, L_000001f1cb88ddb0, L_000001f1cb8ebd20, C4<0>, C4<0>;
L_000001f1cb8e9fd0 .functor XOR 1, L_000001f1cb8eaa50, L_000001f1cb8a02c0, C4<0>, C4<0>;
L_000001f1cb8ebc40 .functor AND 1, L_000001f1cb8eaa50, L_000001f1cb8a02c0, C4<1>, C4<1>;
L_000001f1cb8ebd90 .functor AND 1, L_000001f1cb88ddb0, L_000001f1cb8ebd20, C4<1>, C4<1>;
L_000001f1cb8ebe00 .functor OR 1, L_000001f1cb8ebc40, L_000001f1cb8ebd90, C4<0>, C4<0>;
v000001f1cb81e9c0_0 .net "A", 0 0, L_000001f1cb88ddb0;  alias, 1 drivers
v000001f1cb81eba0_0 .net "B", 0 0, L_000001f1cb8ebd20;  1 drivers
v000001f1cb81ed80_0 .net "Cin", 0 0, L_000001f1cb8a02c0;  alias, 1 drivers
v000001f1cb82ac70_0 .net "Cout", 0 0, L_000001f1cb8ebe00;  alias, 1 drivers
v000001f1cb82a590_0 .net "S", 0 0, L_000001f1cb8e9fd0;  alias, 1 drivers
v000001f1cb82b670_0 .net "and1_out", 0 0, L_000001f1cb8ebc40;  1 drivers
v000001f1cb82b850_0 .net "and2_out", 0 0, L_000001f1cb8ebd90;  1 drivers
v000001f1cb82ad10_0 .net "xor1_out", 0 0, L_000001f1cb8eaa50;  1 drivers
S_000001f1cb8270d0 .scope module, "XOR1" "XOR_gate" 4 42, 5 43 0, S_000001f1cb828070;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000001f1cb8ebbd0 .functor XOR 1, L_000001f1cb88ddb0, L_000001f1cb88e490, C4<0>, C4<0>;
v000001f1cb829730_0 .net "A", 0 0, L_000001f1cb88ddb0;  alias, 1 drivers
v000001f1cb82a130_0 .net "B", 0 0, L_000001f1cb88e490;  alias, 1 drivers
v000001f1cb82a4f0_0 .net "R", 0 0, L_000001f1cb8ebbd0;  alias, 1 drivers
S_000001f1cb827a30 .scope generate, "alu_slices[7]" "alu_slices[7]" 3 12, 3 12 0, S_000001f1cb7d4c90;
 .timescale 0 0;
P_000001f1cb7a1cc0 .param/l "i" 0 3 12, +C4<0111>;
S_000001f1cb834eb0 .scope generate, "genblk1" "genblk1" 3 13, 3 13 0, S_000001f1cb827a30;
 .timescale 0 0;
S_000001f1cb833100 .scope module, "slice" "ALU_bit_slice" 3 25, 4 1 0, S_000001f1cb834eb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /INPUT 3 "F";
    .port_info 4 /OUTPUT 1 "Cout";
    .port_info 5 /OUTPUT 1 "R";
v000001f1cb82c430_0 .net "A", 0 0, L_000001f1cb88d270;  1 drivers
v000001f1cb82c1b0_0 .net "B", 0 0, L_000001f1cb88de50;  1 drivers
v000001f1cb82dab0_0 .net "Cin", 0 0, L_000001f1cb88e530;  1 drivers
v000001f1cb82c7f0_0 .net "Cout", 0 0, v000001f1cb82ccf0_0;  1 drivers
v000001f1cb82c750_0 .net "F", 2 0, v000001f1cb88edf0_0;  alias, 1 drivers
v000001f1cb82d470_0 .var "R", 0 0;
v000001f1cb82c6b0_0 .net "add_cout", 0 0, L_000001f1cb8ebaf0;  1 drivers
v000001f1cb82cf70_0 .net "and_out", 0 0, L_000001f1cb8e9550;  1 drivers
v000001f1cb82ccf0_0 .var "cout_internal", 0 0;
v000001f1cb82d830_0 .net "not_a", 0 0, L_000001f1cb8e81a0;  1 drivers
v000001f1cb82d330_0 .net "not_b", 0 0, L_000001f1cb8e8910;  1 drivers
v000001f1cb82dbf0_0 .net "or_out", 0 0, L_000001f1cb8e8980;  1 drivers
v000001f1cb82dc90_0 .net "pass_a", 0 0, L_000001f1cb8e8210;  1 drivers
v000001f1cb82e050_0 .net "sub", 0 0, L_000001f1cb8e8360;  1 drivers
v000001f1cb82bd50_0 .net "sub_cout", 0 0, L_000001f1cb8e9cc0;  1 drivers
v000001f1cb82d0b0_0 .net "sum", 0 0, L_000001f1cb8eba80;  1 drivers
v000001f1cb82c890_0 .net "xor_out", 0 0, L_000001f1cb8e8c90;  1 drivers
E_000001f1cb7a1840/0 .event anyedge, v000001f1cb7bd770_0, v000001f1cb82a6d0_0, v000001f1cb829a50_0, v000001f1cb829230_0;
E_000001f1cb7a1840/1 .event anyedge, v000001f1cb829c30_0, v000001f1cb82b7b0_0, v000001f1cb82b490_0, v000001f1cb82d790_0;
E_000001f1cb7a1840/2 .event anyedge, v000001f1cb82a090_0, v000001f1cb82a770_0, v000001f1cb82b3f0_0;
E_000001f1cb7a1840 .event/or E_000001f1cb7a1840/0, E_000001f1cb7a1840/1, E_000001f1cb7a1840/2;
S_000001f1cb8340a0 .scope module, "ADD" "FullAdder" 4 12, 5 1 0, S_000001f1cb833100;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001f1cb8ebee0 .functor XOR 1, L_000001f1cb88d270, L_000001f1cb88de50, C4<0>, C4<0>;
L_000001f1cb8eba80 .functor XOR 1, L_000001f1cb8ebee0, L_000001f1cb88e530, C4<0>, C4<0>;
L_000001f1cb8ebfc0 .functor AND 1, L_000001f1cb8ebee0, L_000001f1cb88e530, C4<1>, C4<1>;
L_000001f1cb8ec030 .functor AND 1, L_000001f1cb88d270, L_000001f1cb88de50, C4<1>, C4<1>;
L_000001f1cb8ebaf0 .functor OR 1, L_000001f1cb8ebfc0, L_000001f1cb8ec030, C4<0>, C4<0>;
v000001f1cb82a3b0_0 .net "A", 0 0, L_000001f1cb88d270;  alias, 1 drivers
v000001f1cb8299b0_0 .net "B", 0 0, L_000001f1cb88de50;  alias, 1 drivers
v000001f1cb82b030_0 .net "Cin", 0 0, L_000001f1cb88e530;  alias, 1 drivers
v000001f1cb829a50_0 .net "Cout", 0 0, L_000001f1cb8ebaf0;  alias, 1 drivers
v000001f1cb82a6d0_0 .net "S", 0 0, L_000001f1cb8eba80;  alias, 1 drivers
v000001f1cb82a450_0 .net "and1_out", 0 0, L_000001f1cb8ebfc0;  1 drivers
v000001f1cb82abd0_0 .net "and2_out", 0 0, L_000001f1cb8ec030;  1 drivers
v000001f1cb829410_0 .net "xor1_out", 0 0, L_000001f1cb8ebee0;  1 drivers
S_000001f1cb834230 .scope module, "AND1" "AND_gate" 4 30, 5 29 0, S_000001f1cb833100;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000001f1cb8e9550 .functor AND 1, L_000001f1cb88d270, L_000001f1cb88de50, C4<1>, C4<1>;
v000001f1cb82b210_0 .net "A", 0 0, L_000001f1cb88d270;  alias, 1 drivers
v000001f1cb82b0d0_0 .net "B", 0 0, L_000001f1cb88de50;  alias, 1 drivers
v000001f1cb82b7b0_0 .net "R", 0 0, L_000001f1cb8e9550;  alias, 1 drivers
S_000001f1cb834b90 .scope module, "NOT1" "NOT_gate" 4 48, 5 50 0, S_000001f1cb833100;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000001f1cb8e81a0 .functor NOT 1, L_000001f1cb88d270, C4<0>, C4<0>, C4<0>;
v000001f1cb8294b0_0 .net "A", 0 0, L_000001f1cb88d270;  alias, 1 drivers
v000001f1cb82a090_0 .net "R", 0 0, L_000001f1cb8e81a0;  alias, 1 drivers
S_000001f1cb833290 .scope module, "NOT2" "NOT_gate" 4 53, 5 50 0, S_000001f1cb833100;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000001f1cb8e8910 .functor NOT 1, L_000001f1cb88de50, C4<0>, C4<0>, C4<0>;
v000001f1cb82b350_0 .net "A", 0 0, L_000001f1cb88de50;  alias, 1 drivers
v000001f1cb82b3f0_0 .net "R", 0 0, L_000001f1cb8e8910;  alias, 1 drivers
S_000001f1cb8338d0 .scope module, "OR1" "OR_gate" 4 36, 5 36 0, S_000001f1cb833100;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000001f1cb8e8980 .functor OR 1, L_000001f1cb88d270, L_000001f1cb88de50, C4<0>, C4<0>;
v000001f1cb829ff0_0 .net "A", 0 0, L_000001f1cb88d270;  alias, 1 drivers
v000001f1cb82a950_0 .net "B", 0 0, L_000001f1cb88de50;  alias, 1 drivers
v000001f1cb82b490_0 .net "R", 0 0, L_000001f1cb8e8980;  alias, 1 drivers
S_000001f1cb833420 .scope module, "PT" "PassThrough" 4 58, 5 57 0, S_000001f1cb833100;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000001f1cb8e8210 .functor BUFZ 1, L_000001f1cb88d270, C4<0>, C4<0>, C4<0>;
v000001f1cb82b5d0_0 .net "A", 0 0, L_000001f1cb88d270;  alias, 1 drivers
v000001f1cb82a770_0 .net "R", 0 0, L_000001f1cb8e8210;  alias, 1 drivers
S_000001f1cb8343c0 .scope module, "SUB" "Subtractor" 4 21, 5 14 0, S_000001f1cb833100;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001f1cb8e8130 .functor NOT 1, L_000001f1cb88de50, C4<0>, C4<0>, C4<0>;
v000001f1cb829550_0 .net "A", 0 0, L_000001f1cb88d270;  alias, 1 drivers
v000001f1cb829eb0_0 .net "B", 0 0, L_000001f1cb88de50;  alias, 1 drivers
L_000001f1cb8a0308 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001f1cb82a810_0 .net "Cin", 0 0, L_000001f1cb8a0308;  1 drivers
v000001f1cb82a8b0_0 .net "Cout", 0 0, L_000001f1cb8e9cc0;  alias, 1 drivers
v000001f1cb82a9f0_0 .net "S", 0 0, L_000001f1cb8e8360;  alias, 1 drivers
S_000001f1cb834d20 .scope module, "FA" "FullAdder" 5 18, 5 1 0, S_000001f1cb8343c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001f1cb8eb930 .functor XOR 1, L_000001f1cb88d270, L_000001f1cb8e8130, C4<0>, C4<0>;
L_000001f1cb8e8360 .functor XOR 1, L_000001f1cb8eb930, L_000001f1cb8a0308, C4<0>, C4<0>;
L_000001f1cb8e9c50 .functor AND 1, L_000001f1cb8eb930, L_000001f1cb8a0308, C4<1>, C4<1>;
L_000001f1cb8e9b00 .functor AND 1, L_000001f1cb88d270, L_000001f1cb8e8130, C4<1>, C4<1>;
L_000001f1cb8e9cc0 .functor OR 1, L_000001f1cb8e9c50, L_000001f1cb8e9b00, C4<0>, C4<0>;
v000001f1cb829af0_0 .net "A", 0 0, L_000001f1cb88d270;  alias, 1 drivers
v000001f1cb829b90_0 .net "B", 0 0, L_000001f1cb8e8130;  1 drivers
v000001f1cb829d70_0 .net "Cin", 0 0, L_000001f1cb8a0308;  alias, 1 drivers
v000001f1cb829c30_0 .net "Cout", 0 0, L_000001f1cb8e9cc0;  alias, 1 drivers
v000001f1cb829230_0 .net "S", 0 0, L_000001f1cb8e8360;  alias, 1 drivers
v000001f1cb829e10_0 .net "and1_out", 0 0, L_000001f1cb8e9c50;  1 drivers
v000001f1cb82b530_0 .net "and2_out", 0 0, L_000001f1cb8e9b00;  1 drivers
v000001f1cb8292d0_0 .net "xor1_out", 0 0, L_000001f1cb8eb930;  1 drivers
S_000001f1cb834550 .scope module, "XOR1" "XOR_gate" 4 42, 5 43 0, S_000001f1cb833100;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000001f1cb8e8c90 .functor XOR 1, L_000001f1cb88d270, L_000001f1cb88de50, C4<0>, C4<0>;
v000001f1cb82aa90_0 .net "A", 0 0, L_000001f1cb88d270;  alias, 1 drivers
v000001f1cb82da10_0 .net "B", 0 0, L_000001f1cb88de50;  alias, 1 drivers
v000001f1cb82d790_0 .net "R", 0 0, L_000001f1cb8e8c90;  alias, 1 drivers
S_000001f1cb8335b0 .scope generate, "alu_slices[8]" "alu_slices[8]" 3 12, 3 12 0, S_000001f1cb7d4c90;
 .timescale 0 0;
P_000001f1cb7a1880 .param/l "i" 0 3 12, +C4<01000>;
S_000001f1cb834870 .scope generate, "genblk1" "genblk1" 3 13, 3 13 0, S_000001f1cb8335b0;
 .timescale 0 0;
S_000001f1cb833bf0 .scope module, "slice" "ALU_bit_slice" 3 25, 4 1 0, S_000001f1cb834870;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /INPUT 3 "F";
    .port_info 4 /OUTPUT 1 "Cout";
    .port_info 5 /OUTPUT 1 "R";
v000001f1cb82c610_0 .net "A", 0 0, L_000001f1cb88d4f0;  1 drivers
v000001f1cb82cb10_0 .net "B", 0 0, L_000001f1cb88d630;  1 drivers
v000001f1cb82d150_0 .net "Cin", 0 0, L_000001f1cb88d6d0;  1 drivers
v000001f1cb82cc50_0 .net "Cout", 0 0, v000001f1cb82d1f0_0;  1 drivers
v000001f1cb82cd90_0 .net "F", 2 0, v000001f1cb88edf0_0;  alias, 1 drivers
v000001f1cb82ce30_0 .var "R", 0 0;
v000001f1cb82ced0_0 .net "add_cout", 0 0, L_000001f1cb8e9b70;  1 drivers
v000001f1cb82d010_0 .net "and_out", 0 0, L_000001f1cb8e8600;  1 drivers
v000001f1cb82d1f0_0 .var "cout_internal", 0 0;
v000001f1cb82f130_0 .net "not_a", 0 0, L_000001f1cb8e9be0;  1 drivers
v000001f1cb82fa90_0 .net "not_b", 0 0, L_000001f1cb8e9940;  1 drivers
v000001f1cb830850_0 .net "or_out", 0 0, L_000001f1cb8e9010;  1 drivers
v000001f1cb82fb30_0 .net "pass_a", 0 0, L_000001f1cb8e9470;  1 drivers
v000001f1cb82f9f0_0 .net "sub", 0 0, L_000001f1cb8e9160;  1 drivers
v000001f1cb82f1d0_0 .net "sub_cout", 0 0, L_000001f1cb8e82f0;  1 drivers
v000001f1cb82f310_0 .net "sum", 0 0, L_000001f1cb8e8d70;  1 drivers
v000001f1cb82fbd0_0 .net "xor_out", 0 0, L_000001f1cb8e8de0;  1 drivers
E_000001f1cb7a2700/0 .event anyedge, v000001f1cb7bd770_0, v000001f1cb82d6f0_0, v000001f1cb82ba30_0, v000001f1cb82bc10_0;
E_000001f1cb7a2700/1 .event anyedge, v000001f1cb82bad0_0, v000001f1cb82c9d0_0, v000001f1cb82bb70_0, v000001f1cb82d510_0;
E_000001f1cb7a2700/2 .event anyedge, v000001f1cb82d970_0, v000001f1cb82de70_0, v000001f1cb82db50_0;
E_000001f1cb7a2700 .event/or E_000001f1cb7a2700/0, E_000001f1cb7a2700/1, E_000001f1cb7a2700/2;
S_000001f1cb8346e0 .scope module, "ADD" "FullAdder" 4 12, 5 1 0, S_000001f1cb833bf0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001f1cb8e8a60 .functor XOR 1, L_000001f1cb88d4f0, L_000001f1cb88d630, C4<0>, C4<0>;
L_000001f1cb8e8d70 .functor XOR 1, L_000001f1cb8e8a60, L_000001f1cb88d6d0, C4<0>, C4<0>;
L_000001f1cb8e83d0 .functor AND 1, L_000001f1cb8e8a60, L_000001f1cb88d6d0, C4<1>, C4<1>;
L_000001f1cb8e9630 .functor AND 1, L_000001f1cb88d4f0, L_000001f1cb88d630, C4<1>, C4<1>;
L_000001f1cb8e9b70 .functor OR 1, L_000001f1cb8e83d0, L_000001f1cb8e9630, C4<0>, C4<0>;
v000001f1cb82c4d0_0 .net "A", 0 0, L_000001f1cb88d4f0;  alias, 1 drivers
v000001f1cb82c250_0 .net "B", 0 0, L_000001f1cb88d630;  alias, 1 drivers
v000001f1cb82c930_0 .net "Cin", 0 0, L_000001f1cb88d6d0;  alias, 1 drivers
v000001f1cb82ba30_0 .net "Cout", 0 0, L_000001f1cb8e9b70;  alias, 1 drivers
v000001f1cb82d6f0_0 .net "S", 0 0, L_000001f1cb8e8d70;  alias, 1 drivers
v000001f1cb82dd30_0 .net "and1_out", 0 0, L_000001f1cb8e83d0;  1 drivers
v000001f1cb82dfb0_0 .net "and2_out", 0 0, L_000001f1cb8e9630;  1 drivers
v000001f1cb82bdf0_0 .net "xor1_out", 0 0, L_000001f1cb8e8a60;  1 drivers
S_000001f1cb834a00 .scope module, "AND1" "AND_gate" 4 30, 5 29 0, S_000001f1cb833bf0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000001f1cb8e8600 .functor AND 1, L_000001f1cb88d4f0, L_000001f1cb88d630, C4<1>, C4<1>;
v000001f1cb82b8f0_0 .net "A", 0 0, L_000001f1cb88d4f0;  alias, 1 drivers
v000001f1cb82d8d0_0 .net "B", 0 0, L_000001f1cb88d630;  alias, 1 drivers
v000001f1cb82c9d0_0 .net "R", 0 0, L_000001f1cb8e8600;  alias, 1 drivers
S_000001f1cb833740 .scope module, "NOT1" "NOT_gate" 4 48, 5 50 0, S_000001f1cb833bf0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000001f1cb8e9be0 .functor NOT 1, L_000001f1cb88d4f0, C4<0>, C4<0>, C4<0>;
v000001f1cb82d3d0_0 .net "A", 0 0, L_000001f1cb88d4f0;  alias, 1 drivers
v000001f1cb82d970_0 .net "R", 0 0, L_000001f1cb8e9be0;  alias, 1 drivers
S_000001f1cb833d80 .scope module, "NOT2" "NOT_gate" 4 53, 5 50 0, S_000001f1cb833bf0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000001f1cb8e9940 .functor NOT 1, L_000001f1cb88d630, C4<0>, C4<0>, C4<0>;
v000001f1cb82be90_0 .net "A", 0 0, L_000001f1cb88d630;  alias, 1 drivers
v000001f1cb82db50_0 .net "R", 0 0, L_000001f1cb8e9940;  alias, 1 drivers
S_000001f1cb833a60 .scope module, "OR1" "OR_gate" 4 36, 5 36 0, S_000001f1cb833bf0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000001f1cb8e9010 .functor OR 1, L_000001f1cb88d4f0, L_000001f1cb88d630, C4<0>, C4<0>;
v000001f1cb82bfd0_0 .net "A", 0 0, L_000001f1cb88d4f0;  alias, 1 drivers
v000001f1cb82bf30_0 .net "B", 0 0, L_000001f1cb88d630;  alias, 1 drivers
v000001f1cb82bb70_0 .net "R", 0 0, L_000001f1cb8e9010;  alias, 1 drivers
S_000001f1cb833f10 .scope module, "PT" "PassThrough" 4 58, 5 57 0, S_000001f1cb833bf0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000001f1cb8e9470 .functor BUFZ 1, L_000001f1cb88d4f0, C4<0>, C4<0>, C4<0>;
v000001f1cb82b990_0 .net "A", 0 0, L_000001f1cb88d4f0;  alias, 1 drivers
v000001f1cb82de70_0 .net "R", 0 0, L_000001f1cb8e9470;  alias, 1 drivers
S_000001f1cb835d90 .scope module, "SUB" "Subtractor" 4 21, 5 14 0, S_000001f1cb833bf0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001f1cb8e84b0 .functor NOT 1, L_000001f1cb88d630, C4<0>, C4<0>, C4<0>;
v000001f1cb82ca70_0 .net "A", 0 0, L_000001f1cb88d4f0;  alias, 1 drivers
v000001f1cb82d650_0 .net "B", 0 0, L_000001f1cb88d630;  alias, 1 drivers
L_000001f1cb8a0350 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001f1cb82d290_0 .net "Cin", 0 0, L_000001f1cb8a0350;  1 drivers
v000001f1cb82c110_0 .net "Cout", 0 0, L_000001f1cb8e82f0;  alias, 1 drivers
v000001f1cb82c2f0_0 .net "S", 0 0, L_000001f1cb8e9160;  alias, 1 drivers
S_000001f1cb836240 .scope module, "FA" "FullAdder" 5 18, 5 1 0, S_000001f1cb835d90;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001f1cb8e8830 .functor XOR 1, L_000001f1cb88d4f0, L_000001f1cb8e84b0, C4<0>, C4<0>;
L_000001f1cb8e9160 .functor XOR 1, L_000001f1cb8e8830, L_000001f1cb8a0350, C4<0>, C4<0>;
L_000001f1cb8e8590 .functor AND 1, L_000001f1cb8e8830, L_000001f1cb8a0350, C4<1>, C4<1>;
L_000001f1cb8e8520 .functor AND 1, L_000001f1cb88d4f0, L_000001f1cb8e84b0, C4<1>, C4<1>;
L_000001f1cb8e82f0 .functor OR 1, L_000001f1cb8e8590, L_000001f1cb8e8520, C4<0>, C4<0>;
v000001f1cb82c570_0 .net "A", 0 0, L_000001f1cb88d4f0;  alias, 1 drivers
v000001f1cb82ddd0_0 .net "B", 0 0, L_000001f1cb8e84b0;  1 drivers
v000001f1cb82df10_0 .net "Cin", 0 0, L_000001f1cb8a0350;  alias, 1 drivers
v000001f1cb82bad0_0 .net "Cout", 0 0, L_000001f1cb8e82f0;  alias, 1 drivers
v000001f1cb82bc10_0 .net "S", 0 0, L_000001f1cb8e9160;  alias, 1 drivers
v000001f1cb82bcb0_0 .net "and1_out", 0 0, L_000001f1cb8e8590;  1 drivers
v000001f1cb82c070_0 .net "and2_out", 0 0, L_000001f1cb8e8520;  1 drivers
v000001f1cb82d5b0_0 .net "xor1_out", 0 0, L_000001f1cb8e8830;  1 drivers
S_000001f1cb836a10 .scope module, "XOR1" "XOR_gate" 4 42, 5 43 0, S_000001f1cb833bf0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000001f1cb8e8de0 .functor XOR 1, L_000001f1cb88d4f0, L_000001f1cb88d630, C4<0>, C4<0>;
v000001f1cb82c390_0 .net "A", 0 0, L_000001f1cb88d4f0;  alias, 1 drivers
v000001f1cb82cbb0_0 .net "B", 0 0, L_000001f1cb88d630;  alias, 1 drivers
v000001f1cb82d510_0 .net "R", 0 0, L_000001f1cb8e8de0;  alias, 1 drivers
S_000001f1cb835430 .scope generate, "alu_slices[9]" "alu_slices[9]" 3 12, 3 12 0, S_000001f1cb7d4c90;
 .timescale 0 0;
P_000001f1cb7a1d80 .param/l "i" 0 3 12, +C4<01001>;
S_000001f1cb8355c0 .scope generate, "genblk1" "genblk1" 3 13, 3 13 0, S_000001f1cb835430;
 .timescale 0 0;
S_000001f1cb835a70 .scope module, "slice" "ALU_bit_slice" 3 25, 4 1 0, S_000001f1cb8355c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /INPUT 3 "F";
    .port_info 4 /OUTPUT 1 "Cout";
    .port_info 5 /OUTPUT 1 "R";
v000001f1cb82f3b0_0 .net "A", 0 0, L_000001f1cb88d810;  1 drivers
v000001f1cb82ef50_0 .net "B", 0 0, L_000001f1cb88d8b0;  1 drivers
v000001f1cb82f950_0 .net "Cin", 0 0, L_000001f1cb88d950;  1 drivers
v000001f1cb82f590_0 .net "Cout", 0 0, v000001f1cb82e910_0;  1 drivers
v000001f1cb82ff90_0 .net "F", 2 0, v000001f1cb88edf0_0;  alias, 1 drivers
v000001f1cb8302b0_0 .var "R", 0 0;
v000001f1cb82f630_0 .net "add_cout", 0 0, L_000001f1cb8e9400;  1 drivers
v000001f1cb82f6d0_0 .net "and_out", 0 0, L_000001f1cb8e95c0;  1 drivers
v000001f1cb82e910_0 .var "cout_internal", 0 0;
v000001f1cb82fef0_0 .net "not_a", 0 0, L_000001f1cb8e87c0;  1 drivers
v000001f1cb830350_0 .net "not_b", 0 0, L_000001f1cb8e88a0;  1 drivers
v000001f1cb830490_0 .net "or_out", 0 0, L_000001f1cb8e8750;  1 drivers
v000001f1cb830670_0 .net "pass_a", 0 0, L_000001f1cb8e8b40;  1 drivers
v000001f1cb82e7d0_0 .net "sub", 0 0, L_000001f1cb8e8440;  1 drivers
v000001f1cb830710_0 .net "sub_cout", 0 0, L_000001f1cb8e8670;  1 drivers
v000001f1cb82e190_0 .net "sum", 0 0, L_000001f1cb8e8280;  1 drivers
v000001f1cb82e230_0 .net "xor_out", 0 0, L_000001f1cb8e9390;  1 drivers
E_000001f1cb7a2040/0 .event anyedge, v000001f1cb7bd770_0, v000001f1cb82e690_0, v000001f1cb830170_0, v000001f1cb82f770_0;
E_000001f1cb7a2040/1 .event anyedge, v000001f1cb830530_0, v000001f1cb82e550_0, v000001f1cb82eeb0_0, v000001f1cb82fdb0_0;
E_000001f1cb7a2040/2 .event anyedge, v000001f1cb8307b0_0, v000001f1cb830210_0, v000001f1cb82eff0_0;
E_000001f1cb7a2040 .event/or E_000001f1cb7a2040/0, E_000001f1cb7a2040/1, E_000001f1cb7a2040/2;
S_000001f1cb835f20 .scope module, "ADD" "FullAdder" 4 12, 5 1 0, S_000001f1cb835a70;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001f1cb8e91d0 .functor XOR 1, L_000001f1cb88d810, L_000001f1cb88d8b0, C4<0>, C4<0>;
L_000001f1cb8e8280 .functor XOR 1, L_000001f1cb8e91d0, L_000001f1cb88d950, C4<0>, C4<0>;
L_000001f1cb8e9320 .functor AND 1, L_000001f1cb8e91d0, L_000001f1cb88d950, C4<1>, C4<1>;
L_000001f1cb8e8ad0 .functor AND 1, L_000001f1cb88d810, L_000001f1cb88d8b0, C4<1>, C4<1>;
L_000001f1cb8e9400 .functor OR 1, L_000001f1cb8e9320, L_000001f1cb8e8ad0, C4<0>, C4<0>;
v000001f1cb82f450_0 .net "A", 0 0, L_000001f1cb88d810;  alias, 1 drivers
v000001f1cb82fe50_0 .net "B", 0 0, L_000001f1cb88d8b0;  alias, 1 drivers
v000001f1cb830030_0 .net "Cin", 0 0, L_000001f1cb88d950;  alias, 1 drivers
v000001f1cb830170_0 .net "Cout", 0 0, L_000001f1cb8e9400;  alias, 1 drivers
v000001f1cb82e690_0 .net "S", 0 0, L_000001f1cb8e8280;  alias, 1 drivers
v000001f1cb82e410_0 .net "and1_out", 0 0, L_000001f1cb8e9320;  1 drivers
v000001f1cb82f8b0_0 .net "and2_out", 0 0, L_000001f1cb8e8ad0;  1 drivers
v000001f1cb82fc70_0 .net "xor1_out", 0 0, L_000001f1cb8e91d0;  1 drivers
S_000001f1cb835110 .scope module, "AND1" "AND_gate" 4 30, 5 29 0, S_000001f1cb835a70;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000001f1cb8e95c0 .functor AND 1, L_000001f1cb88d810, L_000001f1cb88d8b0, C4<1>, C4<1>;
v000001f1cb8303f0_0 .net "A", 0 0, L_000001f1cb88d810;  alias, 1 drivers
v000001f1cb82f090_0 .net "B", 0 0, L_000001f1cb88d8b0;  alias, 1 drivers
v000001f1cb82e550_0 .net "R", 0 0, L_000001f1cb8e95c0;  alias, 1 drivers
S_000001f1cb836d30 .scope module, "NOT1" "NOT_gate" 4 48, 5 50 0, S_000001f1cb835a70;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000001f1cb8e87c0 .functor NOT 1, L_000001f1cb88d810, C4<0>, C4<0>, C4<0>;
v000001f1cb82ee10_0 .net "A", 0 0, L_000001f1cb88d810;  alias, 1 drivers
v000001f1cb8307b0_0 .net "R", 0 0, L_000001f1cb8e87c0;  alias, 1 drivers
S_000001f1cb835750 .scope module, "NOT2" "NOT_gate" 4 53, 5 50 0, S_000001f1cb835a70;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000001f1cb8e88a0 .functor NOT 1, L_000001f1cb88d8b0, C4<0>, C4<0>, C4<0>;
v000001f1cb82e870_0 .net "A", 0 0, L_000001f1cb88d8b0;  alias, 1 drivers
v000001f1cb82eff0_0 .net "R", 0 0, L_000001f1cb8e88a0;  alias, 1 drivers
S_000001f1cb836880 .scope module, "OR1" "OR_gate" 4 36, 5 36 0, S_000001f1cb835a70;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000001f1cb8e8750 .functor OR 1, L_000001f1cb88d810, L_000001f1cb88d8b0, C4<0>, C4<0>;
v000001f1cb82eaf0_0 .net "A", 0 0, L_000001f1cb88d810;  alias, 1 drivers
v000001f1cb82e9b0_0 .net "B", 0 0, L_000001f1cb88d8b0;  alias, 1 drivers
v000001f1cb82eeb0_0 .net "R", 0 0, L_000001f1cb8e8750;  alias, 1 drivers
S_000001f1cb835c00 .scope module, "PT" "PassThrough" 4 58, 5 57 0, S_000001f1cb835a70;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000001f1cb8e8b40 .functor BUFZ 1, L_000001f1cb88d810, C4<0>, C4<0>, C4<0>;
v000001f1cb82e0f0_0 .net "A", 0 0, L_000001f1cb88d810;  alias, 1 drivers
v000001f1cb830210_0 .net "R", 0 0, L_000001f1cb8e8b40;  alias, 1 drivers
S_000001f1cb836ba0 .scope module, "SUB" "Subtractor" 4 21, 5 14 0, S_000001f1cb835a70;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001f1cb8e86e0 .functor NOT 1, L_000001f1cb88d8b0, C4<0>, C4<0>, C4<0>;
v000001f1cb82f810_0 .net "A", 0 0, L_000001f1cb88d810;  alias, 1 drivers
v000001f1cb82ed70_0 .net "B", 0 0, L_000001f1cb88d8b0;  alias, 1 drivers
L_000001f1cb8a0398 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001f1cb82e730_0 .net "Cin", 0 0, L_000001f1cb8a0398;  1 drivers
v000001f1cb82f4f0_0 .net "Cout", 0 0, L_000001f1cb8e8670;  alias, 1 drivers
v000001f1cb82ea50_0 .net "S", 0 0, L_000001f1cb8e8440;  alias, 1 drivers
S_000001f1cb836ec0 .scope module, "FA" "FullAdder" 5 18, 5 1 0, S_000001f1cb836ba0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001f1cb8e94e0 .functor XOR 1, L_000001f1cb88d810, L_000001f1cb8e86e0, C4<0>, C4<0>;
L_000001f1cb8e8440 .functor XOR 1, L_000001f1cb8e94e0, L_000001f1cb8a0398, C4<0>, C4<0>;
L_000001f1cb8e9080 .functor AND 1, L_000001f1cb8e94e0, L_000001f1cb8a0398, C4<1>, C4<1>;
L_000001f1cb8e89f0 .functor AND 1, L_000001f1cb88d810, L_000001f1cb8e86e0, C4<1>, C4<1>;
L_000001f1cb8e8670 .functor OR 1, L_000001f1cb8e9080, L_000001f1cb8e89f0, C4<0>, C4<0>;
v000001f1cb8300d0_0 .net "A", 0 0, L_000001f1cb88d810;  alias, 1 drivers
v000001f1cb82eb90_0 .net "B", 0 0, L_000001f1cb8e86e0;  1 drivers
v000001f1cb82e4b0_0 .net "Cin", 0 0, L_000001f1cb8a0398;  alias, 1 drivers
v000001f1cb830530_0 .net "Cout", 0 0, L_000001f1cb8e8670;  alias, 1 drivers
v000001f1cb82f770_0 .net "S", 0 0, L_000001f1cb8e8440;  alias, 1 drivers
v000001f1cb8305d0_0 .net "and1_out", 0 0, L_000001f1cb8e9080;  1 drivers
v000001f1cb82fd10_0 .net "and2_out", 0 0, L_000001f1cb8e89f0;  1 drivers
v000001f1cb82ecd0_0 .net "xor1_out", 0 0, L_000001f1cb8e94e0;  1 drivers
S_000001f1cb8358e0 .scope module, "XOR1" "XOR_gate" 4 42, 5 43 0, S_000001f1cb835a70;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000001f1cb8e9390 .functor XOR 1, L_000001f1cb88d810, L_000001f1cb88d8b0, C4<0>, C4<0>;
v000001f1cb82e5f0_0 .net "A", 0 0, L_000001f1cb88d810;  alias, 1 drivers
v000001f1cb82f270_0 .net "B", 0 0, L_000001f1cb88d8b0;  alias, 1 drivers
v000001f1cb82fdb0_0 .net "R", 0 0, L_000001f1cb8e9390;  alias, 1 drivers
S_000001f1cb8360b0 .scope generate, "alu_slices[10]" "alu_slices[10]" 3 12, 3 12 0, S_000001f1cb7d4c90;
 .timescale 0 0;
P_000001f1cb7a1fc0 .param/l "i" 0 3 12, +C4<01010>;
S_000001f1cb8363d0 .scope generate, "genblk1" "genblk1" 3 13, 3 13 0, S_000001f1cb8360b0;
 .timescale 0 0;
S_000001f1cb836560 .scope module, "slice" "ALU_bit_slice" 3 25, 4 1 0, S_000001f1cb8363d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /INPUT 3 "F";
    .port_info 4 /OUTPUT 1 "Cout";
    .port_info 5 /OUTPUT 1 "R";
v000001f1cb83cca0_0 .net "A", 0 0, L_000001f1cb88def0;  1 drivers
v000001f1cb83d7e0_0 .net "B", 0 0, L_000001f1cb88d9f0;  1 drivers
v000001f1cb83c480_0 .net "Cin", 0 0, L_000001f1cb88da90;  1 drivers
v000001f1cb83c340_0 .net "Cout", 0 0, v000001f1cb83d1a0_0;  1 drivers
v000001f1cb83dba0_0 .net "F", 2 0, v000001f1cb88edf0_0;  alias, 1 drivers
v000001f1cb83c840_0 .var "R", 0 0;
v000001f1cb83c7a0_0 .net "add_cout", 0 0, L_000001f1cb8e90f0;  1 drivers
v000001f1cb83c980_0 .net "and_out", 0 0, L_000001f1cb8e9780;  1 drivers
v000001f1cb83d1a0_0 .var "cout_internal", 0 0;
v000001f1cb83d880_0 .net "not_a", 0 0, L_000001f1cb8e98d0;  1 drivers
v000001f1cb83bbc0_0 .net "not_b", 0 0, L_000001f1cb8e9a90;  1 drivers
v000001f1cb83bda0_0 .net "or_out", 0 0, L_000001f1cb8e97f0;  1 drivers
v000001f1cb83e000_0 .net "pass_a", 0 0, L_000001f1cb8fd3b0;  1 drivers
v000001f1cb83d2e0_0 .net "sub", 0 0, L_000001f1cb8e8fa0;  1 drivers
v000001f1cb83de20_0 .net "sub_cout", 0 0, L_000001f1cb8e92b0;  1 drivers
v000001f1cb83bc60_0 .net "sum", 0 0, L_000001f1cb8e8bb0;  1 drivers
v000001f1cb83d100_0 .net "xor_out", 0 0, L_000001f1cb8e9860;  1 drivers
E_000001f1cb7a2bc0/0 .event anyedge, v000001f1cb7bd770_0, v000001f1cb830f30_0, v000001f1cb830c10_0, v000001f1cb83c200_0;
E_000001f1cb7a2bc0/1 .event anyedge, v000001f1cb83e0a0_0, v000001f1cb830cb0_0, v000001f1cb83cfc0_0, v000001f1cb83bd00_0;
E_000001f1cb7a2bc0/2 .event anyedge, v000001f1cb830df0_0, v000001f1cb83cf20_0, v000001f1cb830b70_0;
E_000001f1cb7a2bc0 .event/or E_000001f1cb7a2bc0/0, E_000001f1cb7a2bc0/1, E_000001f1cb7a2bc0/2;
S_000001f1cb8366f0 .scope module, "ADD" "FullAdder" 4 12, 5 1 0, S_000001f1cb836560;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001f1cb8e8ec0 .functor XOR 1, L_000001f1cb88def0, L_000001f1cb88d9f0, C4<0>, C4<0>;
L_000001f1cb8e8bb0 .functor XOR 1, L_000001f1cb8e8ec0, L_000001f1cb88da90, C4<0>, C4<0>;
L_000001f1cb8e9a20 .functor AND 1, L_000001f1cb8e8ec0, L_000001f1cb88da90, C4<1>, C4<1>;
L_000001f1cb8e8c20 .functor AND 1, L_000001f1cb88def0, L_000001f1cb88d9f0, C4<1>, C4<1>;
L_000001f1cb8e90f0 .functor OR 1, L_000001f1cb8e9a20, L_000001f1cb8e8c20, C4<0>, C4<0>;
v000001f1cb82e2d0_0 .net "A", 0 0, L_000001f1cb88def0;  alias, 1 drivers
v000001f1cb82e370_0 .net "B", 0 0, L_000001f1cb88d9f0;  alias, 1 drivers
v000001f1cb82ec30_0 .net "Cin", 0 0, L_000001f1cb88da90;  alias, 1 drivers
v000001f1cb830c10_0 .net "Cout", 0 0, L_000001f1cb8e90f0;  alias, 1 drivers
v000001f1cb830f30_0 .net "S", 0 0, L_000001f1cb8e8bb0;  alias, 1 drivers
v000001f1cb830fd0_0 .net "and1_out", 0 0, L_000001f1cb8e9a20;  1 drivers
v000001f1cb8308f0_0 .net "and2_out", 0 0, L_000001f1cb8e8c20;  1 drivers
v000001f1cb830990_0 .net "xor1_out", 0 0, L_000001f1cb8e8ec0;  1 drivers
S_000001f1cb8352a0 .scope module, "AND1" "AND_gate" 4 30, 5 29 0, S_000001f1cb836560;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000001f1cb8e9780 .functor AND 1, L_000001f1cb88def0, L_000001f1cb88d9f0, C4<1>, C4<1>;
v000001f1cb830a30_0 .net "A", 0 0, L_000001f1cb88def0;  alias, 1 drivers
v000001f1cb830ad0_0 .net "B", 0 0, L_000001f1cb88d9f0;  alias, 1 drivers
v000001f1cb830cb0_0 .net "R", 0 0, L_000001f1cb8e9780;  alias, 1 drivers
S_000001f1cb838bb0 .scope module, "NOT1" "NOT_gate" 4 48, 5 50 0, S_000001f1cb836560;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000001f1cb8e98d0 .functor NOT 1, L_000001f1cb88def0, C4<0>, C4<0>, C4<0>;
v000001f1cb830d50_0 .net "A", 0 0, L_000001f1cb88def0;  alias, 1 drivers
v000001f1cb830df0_0 .net "R", 0 0, L_000001f1cb8e98d0;  alias, 1 drivers
S_000001f1cb837440 .scope module, "NOT2" "NOT_gate" 4 53, 5 50 0, S_000001f1cb836560;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000001f1cb8e9a90 .functor NOT 1, L_000001f1cb88d9f0, C4<0>, C4<0>, C4<0>;
v000001f1cb830e90_0 .net "A", 0 0, L_000001f1cb88d9f0;  alias, 1 drivers
v000001f1cb830b70_0 .net "R", 0 0, L_000001f1cb8e9a90;  alias, 1 drivers
S_000001f1cb837da0 .scope module, "OR1" "OR_gate" 4 36, 5 36 0, S_000001f1cb836560;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000001f1cb8e97f0 .functor OR 1, L_000001f1cb88def0, L_000001f1cb88d9f0, C4<0>, C4<0>;
v000001f1cb83c160_0 .net "A", 0 0, L_000001f1cb88def0;  alias, 1 drivers
v000001f1cb83b9e0_0 .net "B", 0 0, L_000001f1cb88d9f0;  alias, 1 drivers
v000001f1cb83cfc0_0 .net "R", 0 0, L_000001f1cb8e97f0;  alias, 1 drivers
S_000001f1cb837120 .scope module, "PT" "PassThrough" 4 58, 5 57 0, S_000001f1cb836560;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000001f1cb8fd3b0 .functor BUFZ 1, L_000001f1cb88def0, C4<0>, C4<0>, C4<0>;
v000001f1cb83d380_0 .net "A", 0 0, L_000001f1cb88def0;  alias, 1 drivers
v000001f1cb83cf20_0 .net "R", 0 0, L_000001f1cb8fd3b0;  alias, 1 drivers
S_000001f1cb8375d0 .scope module, "SUB" "Subtractor" 4 21, 5 14 0, S_000001f1cb836560;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001f1cb8e9710 .functor NOT 1, L_000001f1cb88d9f0, C4<0>, C4<0>, C4<0>;
v000001f1cb83d240_0 .net "A", 0 0, L_000001f1cb88def0;  alias, 1 drivers
v000001f1cb83c2a0_0 .net "B", 0 0, L_000001f1cb88d9f0;  alias, 1 drivers
L_000001f1cb8a03e0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001f1cb83d560_0 .net "Cin", 0 0, L_000001f1cb8a03e0;  1 drivers
v000001f1cb83be40_0 .net "Cout", 0 0, L_000001f1cb8e92b0;  alias, 1 drivers
v000001f1cb83ce80_0 .net "S", 0 0, L_000001f1cb8e8fa0;  alias, 1 drivers
S_000001f1cb8372b0 .scope module, "FA" "FullAdder" 5 18, 5 1 0, S_000001f1cb8375d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001f1cb8e8f30 .functor XOR 1, L_000001f1cb88def0, L_000001f1cb8e9710, C4<0>, C4<0>;
L_000001f1cb8e8fa0 .functor XOR 1, L_000001f1cb8e8f30, L_000001f1cb8a03e0, C4<0>, C4<0>;
L_000001f1cb8e9240 .functor AND 1, L_000001f1cb8e8f30, L_000001f1cb8a03e0, C4<1>, C4<1>;
L_000001f1cb8e96a0 .functor AND 1, L_000001f1cb88def0, L_000001f1cb8e9710, C4<1>, C4<1>;
L_000001f1cb8e92b0 .functor OR 1, L_000001f1cb8e9240, L_000001f1cb8e96a0, C4<0>, C4<0>;
v000001f1cb83d060_0 .net "A", 0 0, L_000001f1cb88def0;  alias, 1 drivers
v000001f1cb83d740_0 .net "B", 0 0, L_000001f1cb8e9710;  1 drivers
v000001f1cb83d600_0 .net "Cin", 0 0, L_000001f1cb8a03e0;  alias, 1 drivers
v000001f1cb83e0a0_0 .net "Cout", 0 0, L_000001f1cb8e92b0;  alias, 1 drivers
v000001f1cb83c200_0 .net "S", 0 0, L_000001f1cb8e8fa0;  alias, 1 drivers
v000001f1cb83c8e0_0 .net "and1_out", 0 0, L_000001f1cb8e9240;  1 drivers
v000001f1cb83d6a0_0 .net "and2_out", 0 0, L_000001f1cb8e96a0;  1 drivers
v000001f1cb83db00_0 .net "xor1_out", 0 0, L_000001f1cb8e8f30;  1 drivers
S_000001f1cb838250 .scope module, "XOR1" "XOR_gate" 4 42, 5 43 0, S_000001f1cb836560;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000001f1cb8e9860 .functor XOR 1, L_000001f1cb88def0, L_000001f1cb88d9f0, C4<0>, C4<0>;
v000001f1cb83cc00_0 .net "A", 0 0, L_000001f1cb88def0;  alias, 1 drivers
v000001f1cb83cb60_0 .net "B", 0 0, L_000001f1cb88d9f0;  alias, 1 drivers
v000001f1cb83bd00_0 .net "R", 0 0, L_000001f1cb8e9860;  alias, 1 drivers
S_000001f1cb8383e0 .scope generate, "alu_slices[11]" "alu_slices[11]" 3 12, 3 12 0, S_000001f1cb7d4c90;
 .timescale 0 0;
P_000001f1cb7a2e40 .param/l "i" 0 3 12, +C4<01011>;
S_000001f1cb837760 .scope generate, "genblk1" "genblk1" 3 13, 3 13 0, S_000001f1cb8383e0;
 .timescale 0 0;
S_000001f1cb838570 .scope module, "slice" "ALU_bit_slice" 3 25, 4 1 0, S_000001f1cb837760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /INPUT 3 "F";
    .port_info 4 /OUTPUT 1 "Cout";
    .port_info 5 /OUTPUT 1 "R";
v000001f1cb8403a0_0 .net "A", 0 0, L_000001f1cb88db30;  1 drivers
v000001f1cb840300_0 .net "B", 0 0, L_000001f1cb88e3f0;  1 drivers
v000001f1cb83ffe0_0 .net "Cin", 0 0, L_000001f1cb88e5d0;  1 drivers
v000001f1cb83efa0_0 .net "Cout", 0 0, v000001f1cb83e1e0_0;  1 drivers
v000001f1cb83f0e0_0 .net "F", 2 0, v000001f1cb88edf0_0;  alias, 1 drivers
v000001f1cb83ef00_0 .var "R", 0 0;
v000001f1cb83f7c0_0 .net "add_cout", 0 0, L_000001f1cb8fc770;  1 drivers
v000001f1cb83f540_0 .net "and_out", 0 0, L_000001f1cb8fd6c0;  1 drivers
v000001f1cb83e1e0_0 .var "cout_internal", 0 0;
v000001f1cb83fc20_0 .net "not_a", 0 0, L_000001f1cb8fd030;  1 drivers
v000001f1cb840440_0 .net "not_b", 0 0, L_000001f1cb8fca10;  1 drivers
v000001f1cb8404e0_0 .net "or_out", 0 0, L_000001f1cb8fc7e0;  1 drivers
v000001f1cb8408a0_0 .net "pass_a", 0 0, L_000001f1cb8fd9d0;  1 drivers
v000001f1cb83e5a0_0 .net "sub", 0 0, L_000001f1cb8fd110;  1 drivers
v000001f1cb83f900_0 .net "sub_cout", 0 0, L_000001f1cb8fd2d0;  1 drivers
v000001f1cb83f360_0 .net "sum", 0 0, L_000001f1cb8fd880;  1 drivers
v000001f1cb83ff40_0 .net "xor_out", 0 0, L_000001f1cb8fc850;  1 drivers
E_000001f1cb7a3440/0 .event anyedge, v000001f1cb7bd770_0, v000001f1cb83c3e0_0, v000001f1cb83dd80_0, v000001f1cb83c700_0;
E_000001f1cb7a3440/1 .event anyedge, v000001f1cb83c660_0, v000001f1cb83dec0_0, v000001f1cb83d420_0, v000001f1cb83fb80_0;
E_000001f1cb7a3440/2 .event anyedge, v000001f1cb83df60_0, v000001f1cb83bf80_0, v000001f1cb83cde0_0;
E_000001f1cb7a3440 .event/or E_000001f1cb7a3440/0, E_000001f1cb7a3440/1, E_000001f1cb7a3440/2;
S_000001f1cb8378f0 .scope module, "ADD" "FullAdder" 4 12, 5 1 0, S_000001f1cb838570;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001f1cb8fc620 .functor XOR 1, L_000001f1cb88db30, L_000001f1cb88e3f0, C4<0>, C4<0>;
L_000001f1cb8fd880 .functor XOR 1, L_000001f1cb8fc620, L_000001f1cb88e5d0, C4<0>, C4<0>;
L_000001f1cb8fd490 .functor AND 1, L_000001f1cb8fc620, L_000001f1cb88e5d0, C4<1>, C4<1>;
L_000001f1cb8fd960 .functor AND 1, L_000001f1cb88db30, L_000001f1cb88e3f0, C4<1>, C4<1>;
L_000001f1cb8fc770 .functor OR 1, L_000001f1cb8fd490, L_000001f1cb8fd960, C4<0>, C4<0>;
v000001f1cb83da60_0 .net "A", 0 0, L_000001f1cb88db30;  alias, 1 drivers
v000001f1cb83dce0_0 .net "B", 0 0, L_000001f1cb88e3f0;  alias, 1 drivers
v000001f1cb83dc40_0 .net "Cin", 0 0, L_000001f1cb88e5d0;  alias, 1 drivers
v000001f1cb83dd80_0 .net "Cout", 0 0, L_000001f1cb8fc770;  alias, 1 drivers
v000001f1cb83c3e0_0 .net "S", 0 0, L_000001f1cb8fd880;  alias, 1 drivers
v000001f1cb83d920_0 .net "and1_out", 0 0, L_000001f1cb8fd490;  1 drivers
v000001f1cb83bee0_0 .net "and2_out", 0 0, L_000001f1cb8fd960;  1 drivers
v000001f1cb83ca20_0 .net "xor1_out", 0 0, L_000001f1cb8fc620;  1 drivers
S_000001f1cb838ed0 .scope module, "AND1" "AND_gate" 4 30, 5 29 0, S_000001f1cb838570;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000001f1cb8fd6c0 .functor AND 1, L_000001f1cb88db30, L_000001f1cb88e3f0, C4<1>, C4<1>;
v000001f1cb83c0c0_0 .net "A", 0 0, L_000001f1cb88db30;  alias, 1 drivers
v000001f1cb83d9c0_0 .net "B", 0 0, L_000001f1cb88e3f0;  alias, 1 drivers
v000001f1cb83dec0_0 .net "R", 0 0, L_000001f1cb8fd6c0;  alias, 1 drivers
S_000001f1cb837a80 .scope module, "NOT1" "NOT_gate" 4 48, 5 50 0, S_000001f1cb838570;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000001f1cb8fd030 .functor NOT 1, L_000001f1cb88db30, C4<0>, C4<0>, C4<0>;
v000001f1cb83cd40_0 .net "A", 0 0, L_000001f1cb88db30;  alias, 1 drivers
v000001f1cb83df60_0 .net "R", 0 0, L_000001f1cb8fd030;  alias, 1 drivers
S_000001f1cb837c10 .scope module, "NOT2" "NOT_gate" 4 53, 5 50 0, S_000001f1cb838570;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000001f1cb8fca10 .functor NOT 1, L_000001f1cb88e3f0, C4<0>, C4<0>, C4<0>;
v000001f1cb83b940_0 .net "A", 0 0, L_000001f1cb88e3f0;  alias, 1 drivers
v000001f1cb83cde0_0 .net "R", 0 0, L_000001f1cb8fca10;  alias, 1 drivers
S_000001f1cb838d40 .scope module, "OR1" "OR_gate" 4 36, 5 36 0, S_000001f1cb838570;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000001f1cb8fc7e0 .functor OR 1, L_000001f1cb88db30, L_000001f1cb88e3f0, C4<0>, C4<0>;
v000001f1cb83ba80_0 .net "A", 0 0, L_000001f1cb88db30;  alias, 1 drivers
v000001f1cb83d4c0_0 .net "B", 0 0, L_000001f1cb88e3f0;  alias, 1 drivers
v000001f1cb83d420_0 .net "R", 0 0, L_000001f1cb8fc7e0;  alias, 1 drivers
S_000001f1cb837f30 .scope module, "PT" "PassThrough" 4 58, 5 57 0, S_000001f1cb838570;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000001f1cb8fd9d0 .functor BUFZ 1, L_000001f1cb88db30, C4<0>, C4<0>, C4<0>;
v000001f1cb83c520_0 .net "A", 0 0, L_000001f1cb88db30;  alias, 1 drivers
v000001f1cb83bf80_0 .net "R", 0 0, L_000001f1cb8fd9d0;  alias, 1 drivers
S_000001f1cb8380c0 .scope module, "SUB" "Subtractor" 4 21, 5 14 0, S_000001f1cb838570;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001f1cb8fce70 .functor NOT 1, L_000001f1cb88e3f0, C4<0>, C4<0>, C4<0>;
v000001f1cb83eb40_0 .net "A", 0 0, L_000001f1cb88db30;  alias, 1 drivers
v000001f1cb83e640_0 .net "B", 0 0, L_000001f1cb88e3f0;  alias, 1 drivers
L_000001f1cb8a0428 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001f1cb83e780_0 .net "Cin", 0 0, L_000001f1cb8a0428;  1 drivers
v000001f1cb83edc0_0 .net "Cout", 0 0, L_000001f1cb8fd2d0;  alias, 1 drivers
v000001f1cb840120_0 .net "S", 0 0, L_000001f1cb8fd110;  alias, 1 drivers
S_000001f1cb838700 .scope module, "FA" "FullAdder" 5 18, 5 1 0, S_000001f1cb8380c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001f1cb8fdc00 .functor XOR 1, L_000001f1cb88db30, L_000001f1cb8fce70, C4<0>, C4<0>;
L_000001f1cb8fd110 .functor XOR 1, L_000001f1cb8fdc00, L_000001f1cb8a0428, C4<0>, C4<0>;
L_000001f1cb8fd570 .functor AND 1, L_000001f1cb8fdc00, L_000001f1cb8a0428, C4<1>, C4<1>;
L_000001f1cb8fd500 .functor AND 1, L_000001f1cb88db30, L_000001f1cb8fce70, C4<1>, C4<1>;
L_000001f1cb8fd2d0 .functor OR 1, L_000001f1cb8fd570, L_000001f1cb8fd500, C4<0>, C4<0>;
v000001f1cb83bb20_0 .net "A", 0 0, L_000001f1cb88db30;  alias, 1 drivers
v000001f1cb83c020_0 .net "B", 0 0, L_000001f1cb8fce70;  1 drivers
v000001f1cb83c5c0_0 .net "Cin", 0 0, L_000001f1cb8a0428;  alias, 1 drivers
v000001f1cb83c660_0 .net "Cout", 0 0, L_000001f1cb8fd2d0;  alias, 1 drivers
v000001f1cb83c700_0 .net "S", 0 0, L_000001f1cb8fd110;  alias, 1 drivers
v000001f1cb83cac0_0 .net "and1_out", 0 0, L_000001f1cb8fd570;  1 drivers
v000001f1cb83fe00_0 .net "and2_out", 0 0, L_000001f1cb8fd500;  1 drivers
v000001f1cb83e6e0_0 .net "xor1_out", 0 0, L_000001f1cb8fdc00;  1 drivers
S_000001f1cb838890 .scope module, "XOR1" "XOR_gate" 4 42, 5 43 0, S_000001f1cb838570;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000001f1cb8fc850 .functor XOR 1, L_000001f1cb88db30, L_000001f1cb88e3f0, C4<0>, C4<0>;
v000001f1cb83f220_0 .net "A", 0 0, L_000001f1cb88db30;  alias, 1 drivers
v000001f1cb83ebe0_0 .net "B", 0 0, L_000001f1cb88e3f0;  alias, 1 drivers
v000001f1cb83fb80_0 .net "R", 0 0, L_000001f1cb8fc850;  alias, 1 drivers
S_000001f1cb838a20 .scope generate, "alu_slices[12]" "alu_slices[12]" 3 12, 3 12 0, S_000001f1cb7d4c90;
 .timescale 0 0;
P_000001f1cb7a3340 .param/l "i" 0 3 12, +C4<01100>;
S_000001f1cb84bac0 .scope generate, "genblk1" "genblk1" 3 13, 3 13 0, S_000001f1cb838a20;
 .timescale 0 0;
S_000001f1cb84b160 .scope module, "slice" "ALU_bit_slice" 3 25, 4 1 0, S_000001f1cb84bac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /INPUT 3 "F";
    .port_info 4 /OUTPUT 1 "Cout";
    .port_info 5 /OUTPUT 1 "R";
v000001f1cb83e320_0 .net "A", 0 0, L_000001f1cb88ff70;  1 drivers
v000001f1cb840a80_0 .net "B", 0 0, L_000001f1cb88fd90;  1 drivers
v000001f1cb840b20_0 .net "Cin", 0 0, L_000001f1cb88f2f0;  1 drivers
v000001f1cb840bc0_0 .net "Cout", 0 0, v000001f1cb8409e0_0;  1 drivers
v000001f1cb840da0_0 .net "F", 2 0, v000001f1cb88edf0_0;  alias, 1 drivers
v000001f1cb840e40_0 .var "R", 0 0;
v000001f1cb840940_0 .net "add_cout", 0 0, L_000001f1cb8fd0a0;  1 drivers
v000001f1cb840c60_0 .net "and_out", 0 0, L_000001f1cb8fc690;  1 drivers
v000001f1cb8409e0_0 .var "cout_internal", 0 0;
v000001f1cb840d00_0 .net "not_a", 0 0, L_000001f1cb8fc540;  1 drivers
v000001f1cb840ee0_0 .net "not_b", 0 0, L_000001f1cb8fcb60;  1 drivers
v000001f1cb840f80_0 .net "or_out", 0 0, L_000001f1cb8fdce0;  1 drivers
v000001f1cb841020_0 .net "pass_a", 0 0, L_000001f1cb8fc9a0;  1 drivers
v000001f1cb8398c0_0 .net "sub", 0 0, L_000001f1cb8fd730;  1 drivers
v000001f1cb83a040_0 .net "sub_cout", 0 0, L_000001f1cb8fd8f0;  1 drivers
v000001f1cb83aae0_0 .net "sum", 0 0, L_000001f1cb8fcaf0;  1 drivers
v000001f1cb83aea0_0 .net "xor_out", 0 0, L_000001f1cb8fccb0;  1 drivers
E_000001f1cb7a2e00/0 .event anyedge, v000001f1cb7bd770_0, v000001f1cb83e460_0, v000001f1cb83ea00_0, v000001f1cb83ed20_0;
E_000001f1cb7a2e00/1 .event anyedge, v000001f1cb840260_0, v000001f1cb83e960_0, v000001f1cb83f400_0, v000001f1cb83e280_0;
E_000001f1cb7a2e00/2 .event anyedge, v000001f1cb840580_0, v000001f1cb83fae0_0, v000001f1cb83eaa0_0;
E_000001f1cb7a2e00 .event/or E_000001f1cb7a2e00/0, E_000001f1cb7a2e00/1, E_000001f1cb7a2e00/2;
S_000001f1cb84c5b0 .scope module, "ADD" "FullAdder" 4 12, 5 1 0, S_000001f1cb84b160;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001f1cb8fd260 .functor XOR 1, L_000001f1cb88ff70, L_000001f1cb88fd90, C4<0>, C4<0>;
L_000001f1cb8fcaf0 .functor XOR 1, L_000001f1cb8fd260, L_000001f1cb88f2f0, C4<0>, C4<0>;
L_000001f1cb8fd420 .functor AND 1, L_000001f1cb8fd260, L_000001f1cb88f2f0, C4<1>, C4<1>;
L_000001f1cb8fc150 .functor AND 1, L_000001f1cb88ff70, L_000001f1cb88fd90, C4<1>, C4<1>;
L_000001f1cb8fd0a0 .functor OR 1, L_000001f1cb8fd420, L_000001f1cb8fc150, C4<0>, C4<0>;
v000001f1cb83f680_0 .net "A", 0 0, L_000001f1cb88ff70;  alias, 1 drivers
v000001f1cb83ee60_0 .net "B", 0 0, L_000001f1cb88fd90;  alias, 1 drivers
v000001f1cb840080_0 .net "Cin", 0 0, L_000001f1cb88f2f0;  alias, 1 drivers
v000001f1cb83ea00_0 .net "Cout", 0 0, L_000001f1cb8fd0a0;  alias, 1 drivers
v000001f1cb83e460_0 .net "S", 0 0, L_000001f1cb8fcaf0;  alias, 1 drivers
v000001f1cb83f720_0 .net "and1_out", 0 0, L_000001f1cb8fd420;  1 drivers
v000001f1cb83e820_0 .net "and2_out", 0 0, L_000001f1cb8fc150;  1 drivers
v000001f1cb83e8c0_0 .net "xor1_out", 0 0, L_000001f1cb8fd260;  1 drivers
S_000001f1cb84c420 .scope module, "AND1" "AND_gate" 4 30, 5 29 0, S_000001f1cb84b160;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000001f1cb8fc690 .functor AND 1, L_000001f1cb88ff70, L_000001f1cb88fd90, C4<1>, C4<1>;
v000001f1cb83fd60_0 .net "A", 0 0, L_000001f1cb88ff70;  alias, 1 drivers
v000001f1cb83e3c0_0 .net "B", 0 0, L_000001f1cb88fd90;  alias, 1 drivers
v000001f1cb83e960_0 .net "R", 0 0, L_000001f1cb8fc690;  alias, 1 drivers
S_000001f1cb84bf70 .scope module, "NOT1" "NOT_gate" 4 48, 5 50 0, S_000001f1cb84b160;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000001f1cb8fc540 .functor NOT 1, L_000001f1cb88ff70, C4<0>, C4<0>, C4<0>;
v000001f1cb83e140_0 .net "A", 0 0, L_000001f1cb88ff70;  alias, 1 drivers
v000001f1cb840580_0 .net "R", 0 0, L_000001f1cb8fc540;  alias, 1 drivers
S_000001f1cb84c740 .scope module, "NOT2" "NOT_gate" 4 53, 5 50 0, S_000001f1cb84b160;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000001f1cb8fcb60 .functor NOT 1, L_000001f1cb88fd90, C4<0>, C4<0>, C4<0>;
v000001f1cb83f040_0 .net "A", 0 0, L_000001f1cb88fd90;  alias, 1 drivers
v000001f1cb83eaa0_0 .net "R", 0 0, L_000001f1cb8fcb60;  alias, 1 drivers
S_000001f1cb84b2f0 .scope module, "OR1" "OR_gate" 4 36, 5 36 0, S_000001f1cb84b160;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000001f1cb8fdce0 .functor OR 1, L_000001f1cb88ff70, L_000001f1cb88fd90, C4<0>, C4<0>;
v000001f1cb83f860_0 .net "A", 0 0, L_000001f1cb88ff70;  alias, 1 drivers
v000001f1cb8401c0_0 .net "B", 0 0, L_000001f1cb88fd90;  alias, 1 drivers
v000001f1cb83f400_0 .net "R", 0 0, L_000001f1cb8fdce0;  alias, 1 drivers
S_000001f1cb84b480 .scope module, "PT" "PassThrough" 4 58, 5 57 0, S_000001f1cb84b160;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000001f1cb8fc9a0 .functor BUFZ 1, L_000001f1cb88ff70, C4<0>, C4<0>, C4<0>;
v000001f1cb83fea0_0 .net "A", 0 0, L_000001f1cb88ff70;  alias, 1 drivers
v000001f1cb83fae0_0 .net "R", 0 0, L_000001f1cb8fc9a0;  alias, 1 drivers
S_000001f1cb84c8d0 .scope module, "SUB" "Subtractor" 4 21, 5 14 0, S_000001f1cb84b160;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001f1cb8fc380 .functor NOT 1, L_000001f1cb88fd90, C4<0>, C4<0>, C4<0>;
v000001f1cb83fa40_0 .net "A", 0 0, L_000001f1cb88ff70;  alias, 1 drivers
v000001f1cb83e500_0 .net "B", 0 0, L_000001f1cb88fd90;  alias, 1 drivers
L_000001f1cb8a0470 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001f1cb83fcc0_0 .net "Cin", 0 0, L_000001f1cb8a0470;  1 drivers
v000001f1cb840620_0 .net "Cout", 0 0, L_000001f1cb8fd8f0;  alias, 1 drivers
v000001f1cb8406c0_0 .net "S", 0 0, L_000001f1cb8fd730;  alias, 1 drivers
S_000001f1cb84bde0 .scope module, "FA" "FullAdder" 5 18, 5 1 0, S_000001f1cb84c8d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001f1cb8fcc40 .functor XOR 1, L_000001f1cb88ff70, L_000001f1cb8fc380, C4<0>, C4<0>;
L_000001f1cb8fd730 .functor XOR 1, L_000001f1cb8fcc40, L_000001f1cb8a0470, C4<0>, C4<0>;
L_000001f1cb8fd340 .functor AND 1, L_000001f1cb8fcc40, L_000001f1cb8a0470, C4<1>, C4<1>;
L_000001f1cb8fc310 .functor AND 1, L_000001f1cb88ff70, L_000001f1cb8fc380, C4<1>, C4<1>;
L_000001f1cb8fd8f0 .functor OR 1, L_000001f1cb8fd340, L_000001f1cb8fc310, C4<0>, C4<0>;
v000001f1cb83ec80_0 .net "A", 0 0, L_000001f1cb88ff70;  alias, 1 drivers
v000001f1cb83f9a0_0 .net "B", 0 0, L_000001f1cb8fc380;  1 drivers
v000001f1cb83f2c0_0 .net "Cin", 0 0, L_000001f1cb8a0470;  alias, 1 drivers
v000001f1cb840260_0 .net "Cout", 0 0, L_000001f1cb8fd8f0;  alias, 1 drivers
v000001f1cb83ed20_0 .net "S", 0 0, L_000001f1cb8fd730;  alias, 1 drivers
v000001f1cb83f180_0 .net "and1_out", 0 0, L_000001f1cb8fd340;  1 drivers
v000001f1cb83f4a0_0 .net "and2_out", 0 0, L_000001f1cb8fc310;  1 drivers
v000001f1cb83f5e0_0 .net "xor1_out", 0 0, L_000001f1cb8fcc40;  1 drivers
S_000001f1cb84ca60 .scope module, "XOR1" "XOR_gate" 4 42, 5 43 0, S_000001f1cb84b160;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000001f1cb8fccb0 .functor XOR 1, L_000001f1cb88ff70, L_000001f1cb88fd90, C4<0>, C4<0>;
v000001f1cb840760_0 .net "A", 0 0, L_000001f1cb88ff70;  alias, 1 drivers
v000001f1cb840800_0 .net "B", 0 0, L_000001f1cb88fd90;  alias, 1 drivers
v000001f1cb83e280_0 .net "R", 0 0, L_000001f1cb8fccb0;  alias, 1 drivers
S_000001f1cb84c100 .scope generate, "alu_slices[13]" "alu_slices[13]" 3 12, 3 12 0, S_000001f1cb7d4c90;
 .timescale 0 0;
P_000001f1cb7a2980 .param/l "i" 0 3 12, +C4<01101>;
S_000001f1cb84bc50 .scope generate, "genblk1" "genblk1" 3 13, 3 13 0, S_000001f1cb84c100;
 .timescale 0 0;
S_000001f1cb84cbf0 .scope module, "slice" "ALU_bit_slice" 3 25, 4 1 0, S_000001f1cb84bc50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /INPUT 3 "F";
    .port_info 4 /OUTPUT 1 "Cout";
    .port_info 5 /OUTPUT 1 "R";
v000001f1cb83b260_0 .net "A", 0 0, L_000001f1cb88fb10;  1 drivers
v000001f1cb83ab80_0 .net "B", 0 0, L_000001f1cb88fc50;  1 drivers
v000001f1cb83b8a0_0 .net "Cin", 0 0, L_000001f1cb88fbb0;  1 drivers
v000001f1cb83a720_0 .net "Cout", 0 0, v000001f1cb83a2c0_0;  1 drivers
v000001f1cb839140_0 .net "F", 2 0, v000001f1cb88edf0_0;  alias, 1 drivers
v000001f1cb8391e0_0 .var "R", 0 0;
v000001f1cb839280_0 .net "add_cout", 0 0, L_000001f1cb8fc3f0;  1 drivers
v000001f1cb83a860_0 .net "and_out", 0 0, L_000001f1cb8fc700;  1 drivers
v000001f1cb83a2c0_0 .var "cout_internal", 0 0;
v000001f1cb83a400_0 .net "not_a", 0 0, L_000001f1cb8fcd90;  1 drivers
v000001f1cb839d20_0 .net "not_b", 0 0, L_000001f1cb8fc8c0;  1 drivers
v000001f1cb8393c0_0 .net "or_out", 0 0, L_000001f1cb8fcbd0;  1 drivers
v000001f1cb83a5e0_0 .net "pass_a", 0 0, L_000001f1cb8fdab0;  1 drivers
v000001f1cb83a9a0_0 .net "sub", 0 0, L_000001f1cb8fd1f0;  1 drivers
v000001f1cb839460_0 .net "sub_cout", 0 0, L_000001f1cb8fc5b0;  1 drivers
v000001f1cb839500_0 .net "sum", 0 0, L_000001f1cb8fd5e0;  1 drivers
v000001f1cb839dc0_0 .net "xor_out", 0 0, L_000001f1cb8fcee0;  1 drivers
E_000001f1cb7a2c00/0 .event anyedge, v000001f1cb7bd770_0, v000001f1cb839fa0_0, v000001f1cb83a900_0, v000001f1cb83a360_0;
E_000001f1cb7a2c00/1 .event anyedge, v000001f1cb8396e0_0, v000001f1cb839320_0, v000001f1cb83af40_0, v000001f1cb83b580_0;
E_000001f1cb7a2c00/2 .event anyedge, v000001f1cb83b4e0_0, v000001f1cb83a680_0, v000001f1cb83a4a0_0;
E_000001f1cb7a2c00 .event/or E_000001f1cb7a2c00/0, E_000001f1cb7a2c00/1, E_000001f1cb7a2c00/2;
S_000001f1cb84cd80 .scope module, "ADD" "FullAdder" 4 12, 5 1 0, S_000001f1cb84cbf0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001f1cb8fcd20 .functor XOR 1, L_000001f1cb88fb10, L_000001f1cb88fc50, C4<0>, C4<0>;
L_000001f1cb8fd5e0 .functor XOR 1, L_000001f1cb8fcd20, L_000001f1cb88fbb0, C4<0>, C4<0>;
L_000001f1cb8fd7a0 .functor AND 1, L_000001f1cb8fcd20, L_000001f1cb88fbb0, C4<1>, C4<1>;
L_000001f1cb8fc1c0 .functor AND 1, L_000001f1cb88fb10, L_000001f1cb88fc50, C4<1>, C4<1>;
L_000001f1cb8fc3f0 .functor OR 1, L_000001f1cb8fd7a0, L_000001f1cb8fc1c0, C4<0>, C4<0>;
v000001f1cb83b760_0 .net "A", 0 0, L_000001f1cb88fb10;  alias, 1 drivers
v000001f1cb83a180_0 .net "B", 0 0, L_000001f1cb88fc50;  alias, 1 drivers
v000001f1cb839a00_0 .net "Cin", 0 0, L_000001f1cb88fbb0;  alias, 1 drivers
v000001f1cb83a900_0 .net "Cout", 0 0, L_000001f1cb8fc3f0;  alias, 1 drivers
v000001f1cb839fa0_0 .net "S", 0 0, L_000001f1cb8fd5e0;  alias, 1 drivers
v000001f1cb83ad60_0 .net "and1_out", 0 0, L_000001f1cb8fd7a0;  1 drivers
v000001f1cb83acc0_0 .net "and2_out", 0 0, L_000001f1cb8fc1c0;  1 drivers
v000001f1cb83b300_0 .net "xor1_out", 0 0, L_000001f1cb8fcd20;  1 drivers
S_000001f1cb84c290 .scope module, "AND1" "AND_gate" 4 30, 5 29 0, S_000001f1cb84cbf0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000001f1cb8fc700 .functor AND 1, L_000001f1cb88fb10, L_000001f1cb88fc50, C4<1>, C4<1>;
v000001f1cb83b6c0_0 .net "A", 0 0, L_000001f1cb88fb10;  alias, 1 drivers
v000001f1cb83ae00_0 .net "B", 0 0, L_000001f1cb88fc50;  alias, 1 drivers
v000001f1cb839320_0 .net "R", 0 0, L_000001f1cb8fc700;  alias, 1 drivers
S_000001f1cb84cf10 .scope module, "NOT1" "NOT_gate" 4 48, 5 50 0, S_000001f1cb84cbf0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000001f1cb8fcd90 .functor NOT 1, L_000001f1cb88fb10, C4<0>, C4<0>, C4<0>;
v000001f1cb83b620_0 .net "A", 0 0, L_000001f1cb88fb10;  alias, 1 drivers
v000001f1cb83b4e0_0 .net "R", 0 0, L_000001f1cb8fcd90;  alias, 1 drivers
S_000001f1cb84b610 .scope module, "NOT2" "NOT_gate" 4 53, 5 50 0, S_000001f1cb84cbf0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000001f1cb8fc8c0 .functor NOT 1, L_000001f1cb88fc50, C4<0>, C4<0>, C4<0>;
v000001f1cb83b800_0 .net "A", 0 0, L_000001f1cb88fc50;  alias, 1 drivers
v000001f1cb83a4a0_0 .net "R", 0 0, L_000001f1cb8fc8c0;  alias, 1 drivers
S_000001f1cb84b7a0 .scope module, "OR1" "OR_gate" 4 36, 5 36 0, S_000001f1cb84cbf0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000001f1cb8fcbd0 .functor OR 1, L_000001f1cb88fb10, L_000001f1cb88fc50, C4<0>, C4<0>;
v000001f1cb83b3a0_0 .net "A", 0 0, L_000001f1cb88fb10;  alias, 1 drivers
v000001f1cb83a540_0 .net "B", 0 0, L_000001f1cb88fc50;  alias, 1 drivers
v000001f1cb83af40_0 .net "R", 0 0, L_000001f1cb8fcbd0;  alias, 1 drivers
S_000001f1cb84b930 .scope module, "PT" "PassThrough" 4 58, 5 57 0, S_000001f1cb84cbf0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000001f1cb8fdab0 .functor BUFZ 1, L_000001f1cb88fb10, C4<0>, C4<0>, C4<0>;
v000001f1cb839aa0_0 .net "A", 0 0, L_000001f1cb88fb10;  alias, 1 drivers
v000001f1cb83a680_0 .net "R", 0 0, L_000001f1cb8fdab0;  alias, 1 drivers
S_000001f1cb8505d0 .scope module, "SUB" "Subtractor" 4 21, 5 14 0, S_000001f1cb84cbf0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001f1cb8fc460 .functor NOT 1, L_000001f1cb88fc50, C4<0>, C4<0>, C4<0>;
v000001f1cb83a0e0_0 .net "A", 0 0, L_000001f1cb88fb10;  alias, 1 drivers
v000001f1cb83ac20_0 .net "B", 0 0, L_000001f1cb88fc50;  alias, 1 drivers
L_000001f1cb8a04b8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001f1cb83a7c0_0 .net "Cin", 0 0, L_000001f1cb8a04b8;  1 drivers
v000001f1cb83a220_0 .net "Cout", 0 0, L_000001f1cb8fc5b0;  alias, 1 drivers
v000001f1cb83b080_0 .net "S", 0 0, L_000001f1cb8fd1f0;  alias, 1 drivers
S_000001f1cb84ff90 .scope module, "FA" "FullAdder" 5 18, 5 1 0, S_000001f1cb8505d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001f1cb8fd810 .functor XOR 1, L_000001f1cb88fb10, L_000001f1cb8fc460, C4<0>, C4<0>;
L_000001f1cb8fd1f0 .functor XOR 1, L_000001f1cb8fd810, L_000001f1cb8a04b8, C4<0>, C4<0>;
L_000001f1cb8fda40 .functor AND 1, L_000001f1cb8fd810, L_000001f1cb8a04b8, C4<1>, C4<1>;
L_000001f1cb8fd180 .functor AND 1, L_000001f1cb88fb10, L_000001f1cb8fc460, C4<1>, C4<1>;
L_000001f1cb8fc5b0 .functor OR 1, L_000001f1cb8fda40, L_000001f1cb8fd180, C4<0>, C4<0>;
v000001f1cb839640_0 .net "A", 0 0, L_000001f1cb88fb10;  alias, 1 drivers
v000001f1cb83afe0_0 .net "B", 0 0, L_000001f1cb8fc460;  1 drivers
v000001f1cb839be0_0 .net "Cin", 0 0, L_000001f1cb8a04b8;  alias, 1 drivers
v000001f1cb8396e0_0 .net "Cout", 0 0, L_000001f1cb8fc5b0;  alias, 1 drivers
v000001f1cb83a360_0 .net "S", 0 0, L_000001f1cb8fd1f0;  alias, 1 drivers
v000001f1cb839c80_0 .net "and1_out", 0 0, L_000001f1cb8fda40;  1 drivers
v000001f1cb83b440_0 .net "and2_out", 0 0, L_000001f1cb8fd180;  1 drivers
v000001f1cb83b1c0_0 .net "xor1_out", 0 0, L_000001f1cb8fd810;  1 drivers
S_000001f1cb84f630 .scope module, "XOR1" "XOR_gate" 4 42, 5 43 0, S_000001f1cb84cbf0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000001f1cb8fcee0 .functor XOR 1, L_000001f1cb88fb10, L_000001f1cb88fc50, C4<0>, C4<0>;
v000001f1cb839b40_0 .net "A", 0 0, L_000001f1cb88fb10;  alias, 1 drivers
v000001f1cb83b120_0 .net "B", 0 0, L_000001f1cb88fc50;  alias, 1 drivers
v000001f1cb83b580_0 .net "R", 0 0, L_000001f1cb8fcee0;  alias, 1 drivers
S_000001f1cb850c10 .scope generate, "alu_slices[14]" "alu_slices[14]" 3 12, 3 12 0, S_000001f1cb7d4c90;
 .timescale 0 0;
P_000001f1cb7a3580 .param/l "i" 0 3 12, +C4<01110>;
S_000001f1cb84fae0 .scope generate, "genblk1" "genblk1" 3 13, 3 13 0, S_000001f1cb850c10;
 .timescale 0 0;
S_000001f1cb84f180 .scope module, "slice" "ALU_bit_slice" 3 25, 4 1 0, S_000001f1cb84fae0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /INPUT 3 "F";
    .port_info 4 /OUTPUT 1 "Cout";
    .port_info 5 /OUTPUT 1 "R";
v000001f1cb854f80_0 .net "A", 0 0, L_000001f1cb88f610;  1 drivers
v000001f1cb8541c0_0 .net "B", 0 0, L_000001f1cb88fe30;  1 drivers
v000001f1cb853a40_0 .net "Cin", 0 0, L_000001f1cb88f250;  1 drivers
v000001f1cb855f20_0 .net "Cout", 0 0, v000001f1cb855020_0;  1 drivers
v000001f1cb855ac0_0 .net "F", 2 0, v000001f1cb88edf0_0;  alias, 1 drivers
v000001f1cb855160_0 .var "R", 0 0;
v000001f1cb854b20_0 .net "add_cout", 0 0, L_000001f1cb8fc2a0;  1 drivers
v000001f1cb853ea0_0 .net "and_out", 0 0, L_000001f1cb8fe5a0;  1 drivers
v000001f1cb855020_0 .var "cout_internal", 0 0;
v000001f1cb854620_0 .net "not_a", 0 0, L_000001f1cb8fdf10;  1 drivers
v000001f1cb854580_0 .net "not_b", 0 0, L_000001f1cb8feed0;  1 drivers
v000001f1cb855e80_0 .net "or_out", 0 0, L_000001f1cb8fe290;  1 drivers
v000001f1cb854120_0 .net "pass_a", 0 0, L_000001f1cb8ff410;  1 drivers
v000001f1cb8552a0_0 .net "sub", 0 0, L_000001f1cb8fcf50;  1 drivers
v000001f1cb855ca0_0 .net "sub_cout", 0 0, L_000001f1cb8fe4c0;  1 drivers
v000001f1cb855fc0_0 .net "sum", 0 0, L_000001f1cb8fc930;  1 drivers
v000001f1cb8550c0_0 .net "xor_out", 0 0, L_000001f1cb8fe220;  1 drivers
E_000001f1cb7a2e80/0 .event anyedge, v000001f1cb7bd770_0, v000001f1cb839960_0, v000001f1cb839820_0, v000001f1cb854800_0;
E_000001f1cb7a2e80/1 .event anyedge, v000001f1cb853d60_0, v000001f1cb855b60_0, v000001f1cb8548a0_0, v000001f1cb855a20_0;
E_000001f1cb7a2e80/2 .event anyedge, v000001f1cb855c00_0, v000001f1cb8544e0_0, v000001f1cb853cc0_0;
E_000001f1cb7a2e80 .event/or E_000001f1cb7a2e80/0, E_000001f1cb7a2e80/1, E_000001f1cb7a2e80/2;
S_000001f1cb850760 .scope module, "ADD" "FullAdder" 4 12, 5 1 0, S_000001f1cb84f180;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001f1cb8fdb90 .functor XOR 1, L_000001f1cb88f610, L_000001f1cb88fe30, C4<0>, C4<0>;
L_000001f1cb8fc930 .functor XOR 1, L_000001f1cb8fdb90, L_000001f1cb88f250, C4<0>, C4<0>;
L_000001f1cb8fdc70 .functor AND 1, L_000001f1cb8fdb90, L_000001f1cb88f250, C4<1>, C4<1>;
L_000001f1cb8fc230 .functor AND 1, L_000001f1cb88f610, L_000001f1cb88fe30, C4<1>, C4<1>;
L_000001f1cb8fc2a0 .functor OR 1, L_000001f1cb8fdc70, L_000001f1cb8fc230, C4<0>, C4<0>;
v000001f1cb839780_0 .net "A", 0 0, L_000001f1cb88f610;  alias, 1 drivers
v000001f1cb83aa40_0 .net "B", 0 0, L_000001f1cb88fe30;  alias, 1 drivers
v000001f1cb8395a0_0 .net "Cin", 0 0, L_000001f1cb88f250;  alias, 1 drivers
v000001f1cb839820_0 .net "Cout", 0 0, L_000001f1cb8fc2a0;  alias, 1 drivers
v000001f1cb839960_0 .net "S", 0 0, L_000001f1cb8fc930;  alias, 1 drivers
v000001f1cb839e60_0 .net "and1_out", 0 0, L_000001f1cb8fdc70;  1 drivers
v000001f1cb839f00_0 .net "and2_out", 0 0, L_000001f1cb8fc230;  1 drivers
v000001f1cb855200_0 .net "xor1_out", 0 0, L_000001f1cb8fdb90;  1 drivers
S_000001f1cb8508f0 .scope module, "AND1" "AND_gate" 4 30, 5 29 0, S_000001f1cb84f180;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000001f1cb8fe5a0 .functor AND 1, L_000001f1cb88f610, L_000001f1cb88fe30, C4<1>, C4<1>;
v000001f1cb854da0_0 .net "A", 0 0, L_000001f1cb88f610;  alias, 1 drivers
v000001f1cb855840_0 .net "B", 0 0, L_000001f1cb88fe30;  alias, 1 drivers
v000001f1cb855b60_0 .net "R", 0 0, L_000001f1cb8fe5a0;  alias, 1 drivers
S_000001f1cb84f7c0 .scope module, "NOT1" "NOT_gate" 4 48, 5 50 0, S_000001f1cb84f180;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000001f1cb8fdf10 .functor NOT 1, L_000001f1cb88f610, C4<0>, C4<0>, C4<0>;
v000001f1cb8555c0_0 .net "A", 0 0, L_000001f1cb88f610;  alias, 1 drivers
v000001f1cb855c00_0 .net "R", 0 0, L_000001f1cb8fdf10;  alias, 1 drivers
S_000001f1cb850a80 .scope module, "NOT2" "NOT_gate" 4 53, 5 50 0, S_000001f1cb84f180;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000001f1cb8feed0 .functor NOT 1, L_000001f1cb88fe30, C4<0>, C4<0>, C4<0>;
v000001f1cb856060_0 .net "A", 0 0, L_000001f1cb88fe30;  alias, 1 drivers
v000001f1cb853cc0_0 .net "R", 0 0, L_000001f1cb8feed0;  alias, 1 drivers
S_000001f1cb850da0 .scope module, "OR1" "OR_gate" 4 36, 5 36 0, S_000001f1cb84f180;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000001f1cb8fe290 .functor OR 1, L_000001f1cb88f610, L_000001f1cb88fe30, C4<0>, C4<0>;
v000001f1cb855700_0 .net "A", 0 0, L_000001f1cb88f610;  alias, 1 drivers
v000001f1cb855660_0 .net "B", 0 0, L_000001f1cb88fe30;  alias, 1 drivers
v000001f1cb8548a0_0 .net "R", 0 0, L_000001f1cb8fe290;  alias, 1 drivers
S_000001f1cb850f30 .scope module, "PT" "PassThrough" 4 58, 5 57 0, S_000001f1cb84f180;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000001f1cb8ff410 .functor BUFZ 1, L_000001f1cb88f610, C4<0>, C4<0>, C4<0>;
v000001f1cb854bc0_0 .net "A", 0 0, L_000001f1cb88f610;  alias, 1 drivers
v000001f1cb8544e0_0 .net "R", 0 0, L_000001f1cb8ff410;  alias, 1 drivers
S_000001f1cb84f950 .scope module, "SUB" "Subtractor" 4 21, 5 14 0, S_000001f1cb84f180;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001f1cb8fe0d0 .functor NOT 1, L_000001f1cb88fe30, C4<0>, C4<0>, C4<0>;
v000001f1cb8558e0_0 .net "A", 0 0, L_000001f1cb88f610;  alias, 1 drivers
v000001f1cb8543a0_0 .net "B", 0 0, L_000001f1cb88fe30;  alias, 1 drivers
L_000001f1cb8a0500 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001f1cb853e00_0 .net "Cin", 0 0, L_000001f1cb8a0500;  1 drivers
v000001f1cb854ee0_0 .net "Cout", 0 0, L_000001f1cb8fe4c0;  alias, 1 drivers
v000001f1cb853f40_0 .net "S", 0 0, L_000001f1cb8fcf50;  alias, 1 drivers
S_000001f1cb84f310 .scope module, "FA" "FullAdder" 5 18, 5 1 0, S_000001f1cb84f950;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001f1cb8fce00 .functor XOR 1, L_000001f1cb88f610, L_000001f1cb8fe0d0, C4<0>, C4<0>;
L_000001f1cb8fcf50 .functor XOR 1, L_000001f1cb8fce00, L_000001f1cb8a0500, C4<0>, C4<0>;
L_000001f1cb8fcfc0 .functor AND 1, L_000001f1cb8fce00, L_000001f1cb8a0500, C4<1>, C4<1>;
L_000001f1cb8ff2c0 .functor AND 1, L_000001f1cb88f610, L_000001f1cb8fe0d0, C4<1>, C4<1>;
L_000001f1cb8fe4c0 .functor OR 1, L_000001f1cb8fcfc0, L_000001f1cb8ff2c0, C4<0>, C4<0>;
v000001f1cb855520_0 .net "A", 0 0, L_000001f1cb88f610;  alias, 1 drivers
v000001f1cb8546c0_0 .net "B", 0 0, L_000001f1cb8fe0d0;  1 drivers
v000001f1cb853ae0_0 .net "Cin", 0 0, L_000001f1cb8a0500;  alias, 1 drivers
v000001f1cb853d60_0 .net "Cout", 0 0, L_000001f1cb8fe4c0;  alias, 1 drivers
v000001f1cb854800_0 .net "S", 0 0, L_000001f1cb8fcf50;  alias, 1 drivers
v000001f1cb855340_0 .net "and1_out", 0 0, L_000001f1cb8fcfc0;  1 drivers
v000001f1cb855de0_0 .net "and2_out", 0 0, L_000001f1cb8ff2c0;  1 drivers
v000001f1cb8557a0_0 .net "xor1_out", 0 0, L_000001f1cb8fce00;  1 drivers
S_000001f1cb84f4a0 .scope module, "XOR1" "XOR_gate" 4 42, 5 43 0, S_000001f1cb84f180;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000001f1cb8fe220 .functor XOR 1, L_000001f1cb88f610, L_000001f1cb88fe30, C4<0>, C4<0>;
v000001f1cb854a80_0 .net "A", 0 0, L_000001f1cb88f610;  alias, 1 drivers
v000001f1cb855980_0 .net "B", 0 0, L_000001f1cb88fe30;  alias, 1 drivers
v000001f1cb855a20_0 .net "R", 0 0, L_000001f1cb8fe220;  alias, 1 drivers
S_000001f1cb8502b0 .scope generate, "alu_slices[15]" "alu_slices[15]" 3 12, 3 12 0, S_000001f1cb7d4c90;
 .timescale 0 0;
P_000001f1cb7a2f00 .param/l "i" 0 3 12, +C4<01111>;
S_000001f1cb84fc70 .scope generate, "genblk1" "genblk1" 3 13, 3 13 0, S_000001f1cb8502b0;
 .timescale 0 0;
S_000001f1cb84fe00 .scope module, "slice" "ALU_bit_slice" 3 25, 4 1 0, S_000001f1cb84fc70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /INPUT 3 "F";
    .port_info 4 /OUTPUT 1 "Cout";
    .port_info 5 /OUTPUT 1 "R";
v000001f1cb857e60_0 .net "A", 0 0, L_000001f1cb88fcf0;  1 drivers
v000001f1cb8561a0_0 .net "B", 0 0, L_000001f1cb88f570;  1 drivers
v000001f1cb856a60_0 .net "Cin", 0 0, L_000001f1cb88f390;  1 drivers
v000001f1cb857140_0 .net "Cout", 0 0, v000001f1cb8573c0_0;  1 drivers
v000001f1cb857fa0_0 .net "F", 2 0, v000001f1cb88edf0_0;  alias, 1 drivers
v000001f1cb857b40_0 .var "R", 0 0;
v000001f1cb857aa0_0 .net "add_cout", 0 0, L_000001f1cb8ff330;  1 drivers
v000001f1cb857280_0 .net "and_out", 0 0, L_000001f1cb8fe760;  1 drivers
v000001f1cb8573c0_0 .var "cout_internal", 0 0;
v000001f1cb856ba0_0 .net "not_a", 0 0, L_000001f1cb8fe530;  1 drivers
v000001f1cb8562e0_0 .net "not_b", 0 0, L_000001f1cb8fe1b0;  1 drivers
v000001f1cb856c40_0 .net "or_out", 0 0, L_000001f1cb8feca0;  1 drivers
v000001f1cb856920_0 .net "pass_a", 0 0, L_000001f1cb8fe610;  1 drivers
v000001f1cb8576e0_0 .net "sub", 0 0, L_000001f1cb8fe300;  1 drivers
v000001f1cb856e20_0 .net "sub_cout", 0 0, L_000001f1cb8feae0;  1 drivers
v000001f1cb856ec0_0 .net "sum", 0 0, L_000001f1cb8fea70;  1 drivers
v000001f1cb857d20_0 .net "xor_out", 0 0, L_000001f1cb8febc0;  1 drivers
E_000001f1cb7a3240/0 .event anyedge, v000001f1cb7bd770_0, v000001f1cb854260_0, v000001f1cb855d40_0, v000001f1cb8566a0_0;
E_000001f1cb7a3240/1 .event anyedge, v000001f1cb856880_0, v000001f1cb854c60_0, v000001f1cb855480_0, v000001f1cb858680_0;
E_000001f1cb7a3240/2 .event anyedge, v000001f1cb853c20_0, v000001f1cb857f00_0, v000001f1cb854440_0;
E_000001f1cb7a3240 .event/or E_000001f1cb7a3240/0, E_000001f1cb7a3240/1, E_000001f1cb7a3240/2;
S_000001f1cb850120 .scope module, "ADD" "FullAdder" 4 12, 5 1 0, S_000001f1cb84fe00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001f1cb8feb50 .functor XOR 1, L_000001f1cb88fcf0, L_000001f1cb88f570, C4<0>, C4<0>;
L_000001f1cb8fea70 .functor XOR 1, L_000001f1cb8feb50, L_000001f1cb88f390, C4<0>, C4<0>;
L_000001f1cb8ff790 .functor AND 1, L_000001f1cb8feb50, L_000001f1cb88f390, C4<1>, C4<1>;
L_000001f1cb8ff560 .functor AND 1, L_000001f1cb88fcf0, L_000001f1cb88f570, C4<1>, C4<1>;
L_000001f1cb8ff330 .functor OR 1, L_000001f1cb8ff790, L_000001f1cb8ff560, C4<0>, C4<0>;
v000001f1cb853fe0_0 .net "A", 0 0, L_000001f1cb88fcf0;  alias, 1 drivers
v000001f1cb854080_0 .net "B", 0 0, L_000001f1cb88f570;  alias, 1 drivers
v000001f1cb854760_0 .net "Cin", 0 0, L_000001f1cb88f390;  alias, 1 drivers
v000001f1cb855d40_0 .net "Cout", 0 0, L_000001f1cb8ff330;  alias, 1 drivers
v000001f1cb854260_0 .net "S", 0 0, L_000001f1cb8fea70;  alias, 1 drivers
v000001f1cb854940_0 .net "and1_out", 0 0, L_000001f1cb8ff790;  1 drivers
v000001f1cb8549e0_0 .net "and2_out", 0 0, L_000001f1cb8ff560;  1 drivers
v000001f1cb856100_0 .net "xor1_out", 0 0, L_000001f1cb8feb50;  1 drivers
S_000001f1cb850440 .scope module, "AND1" "AND_gate" 4 30, 5 29 0, S_000001f1cb84fe00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000001f1cb8fe760 .functor AND 1, L_000001f1cb88fcf0, L_000001f1cb88f570, C4<1>, C4<1>;
v000001f1cb8539a0_0 .net "A", 0 0, L_000001f1cb88fcf0;  alias, 1 drivers
v000001f1cb8553e0_0 .net "B", 0 0, L_000001f1cb88f570;  alias, 1 drivers
v000001f1cb854c60_0 .net "R", 0 0, L_000001f1cb8fe760;  alias, 1 drivers
S_000001f1cb85a5f0 .scope module, "NOT1" "NOT_gate" 4 48, 5 50 0, S_000001f1cb84fe00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000001f1cb8fe530 .functor NOT 1, L_000001f1cb88fcf0, C4<0>, C4<0>, C4<0>;
v000001f1cb853b80_0 .net "A", 0 0, L_000001f1cb88fcf0;  alias, 1 drivers
v000001f1cb853c20_0 .net "R", 0 0, L_000001f1cb8fe530;  alias, 1 drivers
S_000001f1cb85c530 .scope module, "NOT2" "NOT_gate" 4 53, 5 50 0, S_000001f1cb84fe00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000001f1cb8fe1b0 .functor NOT 1, L_000001f1cb88f570, C4<0>, C4<0>, C4<0>;
v000001f1cb854300_0 .net "A", 0 0, L_000001f1cb88f570;  alias, 1 drivers
v000001f1cb854440_0 .net "R", 0 0, L_000001f1cb8fe1b0;  alias, 1 drivers
S_000001f1cb85bef0 .scope module, "OR1" "OR_gate" 4 36, 5 36 0, S_000001f1cb84fe00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000001f1cb8feca0 .functor OR 1, L_000001f1cb88fcf0, L_000001f1cb88f570, C4<0>, C4<0>;
v000001f1cb854d00_0 .net "A", 0 0, L_000001f1cb88fcf0;  alias, 1 drivers
v000001f1cb854e40_0 .net "B", 0 0, L_000001f1cb88f570;  alias, 1 drivers
v000001f1cb855480_0 .net "R", 0 0, L_000001f1cb8feca0;  alias, 1 drivers
S_000001f1cb85b270 .scope module, "PT" "PassThrough" 4 58, 5 57 0, S_000001f1cb84fe00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000001f1cb8fe610 .functor BUFZ 1, L_000001f1cb88fcf0, C4<0>, C4<0>, C4<0>;
v000001f1cb857640_0 .net "A", 0 0, L_000001f1cb88fcf0;  alias, 1 drivers
v000001f1cb857f00_0 .net "R", 0 0, L_000001f1cb8fe610;  alias, 1 drivers
S_000001f1cb85b590 .scope module, "SUB" "Subtractor" 4 21, 5 14 0, S_000001f1cb84fe00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001f1cb8fe140 .functor NOT 1, L_000001f1cb88f570, C4<0>, C4<0>, C4<0>;
v000001f1cb857820_0 .net "A", 0 0, L_000001f1cb88fcf0;  alias, 1 drivers
v000001f1cb858900_0 .net "B", 0 0, L_000001f1cb88f570;  alias, 1 drivers
L_000001f1cb8a0548 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001f1cb858400_0 .net "Cin", 0 0, L_000001f1cb8a0548;  1 drivers
v000001f1cb857320_0 .net "Cout", 0 0, L_000001f1cb8feae0;  alias, 1 drivers
v000001f1cb856560_0 .net "S", 0 0, L_000001f1cb8fe300;  alias, 1 drivers
S_000001f1cb85cd00 .scope module, "FA" "FullAdder" 5 18, 5 1 0, S_000001f1cb85b590;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001f1cb8ff8e0 .functor XOR 1, L_000001f1cb88fcf0, L_000001f1cb8fe140, C4<0>, C4<0>;
L_000001f1cb8fe300 .functor XOR 1, L_000001f1cb8ff8e0, L_000001f1cb8a0548, C4<0>, C4<0>;
L_000001f1cb8fe6f0 .functor AND 1, L_000001f1cb8ff8e0, L_000001f1cb8a0548, C4<1>, C4<1>;
L_000001f1cb8ff480 .functor AND 1, L_000001f1cb88fcf0, L_000001f1cb8fe140, C4<1>, C4<1>;
L_000001f1cb8feae0 .functor OR 1, L_000001f1cb8fe6f0, L_000001f1cb8ff480, C4<0>, C4<0>;
v000001f1cb8575a0_0 .net "A", 0 0, L_000001f1cb88fcf0;  alias, 1 drivers
v000001f1cb856740_0 .net "B", 0 0, L_000001f1cb8fe140;  1 drivers
v000001f1cb856b00_0 .net "Cin", 0 0, L_000001f1cb8a0548;  alias, 1 drivers
v000001f1cb856880_0 .net "Cout", 0 0, L_000001f1cb8feae0;  alias, 1 drivers
v000001f1cb8566a0_0 .net "S", 0 0, L_000001f1cb8fe300;  alias, 1 drivers
v000001f1cb858360_0 .net "and1_out", 0 0, L_000001f1cb8fe6f0;  1 drivers
v000001f1cb8567e0_0 .net "and2_out", 0 0, L_000001f1cb8ff480;  1 drivers
v000001f1cb856d80_0 .net "xor1_out", 0 0, L_000001f1cb8ff8e0;  1 drivers
S_000001f1cb85cb70 .scope module, "XOR1" "XOR_gate" 4 42, 5 43 0, S_000001f1cb84fe00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000001f1cb8febc0 .functor XOR 1, L_000001f1cb88fcf0, L_000001f1cb88f570, C4<0>, C4<0>;
v000001f1cb857960_0 .net "A", 0 0, L_000001f1cb88fcf0;  alias, 1 drivers
v000001f1cb8582c0_0 .net "B", 0 0, L_000001f1cb88f570;  alias, 1 drivers
v000001f1cb858680_0 .net "R", 0 0, L_000001f1cb8febc0;  alias, 1 drivers
S_000001f1cb859970 .scope generate, "alu_slices[16]" "alu_slices[16]" 3 12, 3 12 0, S_000001f1cb7d4c90;
 .timescale 0 0;
P_000001f1cb7a35c0 .param/l "i" 0 3 12, +C4<010000>;
S_000001f1cb859b00 .scope generate, "genblk1" "genblk1" 3 13, 3 13 0, S_000001f1cb859970;
 .timescale 0 0;
S_000001f1cb85b8b0 .scope module, "slice" "ALU_bit_slice" 3 25, 4 1 0, S_000001f1cb859b00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /INPUT 3 "F";
    .port_info 4 /OUTPUT 1 "Cout";
    .port_info 5 /OUTPUT 1 "R";
v000001f1cb858ea0_0 .net "A", 0 0, L_000001f1cb88f430;  1 drivers
v000001f1cb858f40_0 .net "B", 0 0, L_000001f1cb88f6b0;  1 drivers
v000001f1cb859080_0 .net "Cin", 0 0, L_000001f1cb88f4d0;  1 drivers
v000001f1cb8589a0_0 .net "Cout", 0 0, v000001f1cb8514c0_0;  1 drivers
v000001f1cb858ae0_0 .net "F", 2 0, v000001f1cb88edf0_0;  alias, 1 drivers
v000001f1cb853860_0 .var "R", 0 0;
v000001f1cb852b40_0 .net "add_cout", 0 0, L_000001f1cb8fe7d0;  1 drivers
v000001f1cb853680_0 .net "and_out", 0 0, L_000001f1cb8fef40;  1 drivers
v000001f1cb8514c0_0 .var "cout_internal", 0 0;
v000001f1cb853900_0 .net "not_a", 0 0, L_000001f1cb8ff720;  1 drivers
v000001f1cb851920_0 .net "not_b", 0 0, L_000001f1cb8fdea0;  1 drivers
v000001f1cb8520a0_0 .net "or_out", 0 0, L_000001f1cb8fdff0;  1 drivers
v000001f1cb852be0_0 .net "pass_a", 0 0, L_000001f1cb8fe840;  1 drivers
v000001f1cb852f00_0 .net "sub", 0 0, L_000001f1cb8fe450;  1 drivers
v000001f1cb852e60_0 .net "sub_cout", 0 0, L_000001f1cb8fdd50;  1 drivers
v000001f1cb852140_0 .net "sum", 0 0, L_000001f1cb8fe3e0;  1 drivers
v000001f1cb851d80_0 .net "xor_out", 0 0, L_000001f1cb8ff870;  1 drivers
E_000001f1cb7a2cc0/0 .event anyedge, v000001f1cb7bd770_0, v000001f1cb858040_0, v000001f1cb857460_0, v000001f1cb8585e0_0;
E_000001f1cb7a2cc0/1 .event anyedge, v000001f1cb858540_0, v000001f1cb8569c0_0, v000001f1cb857000_0, v000001f1cb858b80_0;
E_000001f1cb7a2cc0/2 .event anyedge, v000001f1cb857be0_0, v000001f1cb858180_0, v000001f1cb8587c0_0;
E_000001f1cb7a2cc0 .event/or E_000001f1cb7a2cc0/0, E_000001f1cb7a2cc0/1, E_000001f1cb7a2cc0/2;
S_000001f1cb85b720 .scope module, "ADD" "FullAdder" 4 12, 5 1 0, S_000001f1cb85b8b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001f1cb8fddc0 .functor XOR 1, L_000001f1cb88f430, L_000001f1cb88f6b0, C4<0>, C4<0>;
L_000001f1cb8fe3e0 .functor XOR 1, L_000001f1cb8fddc0, L_000001f1cb88f4d0, C4<0>, C4<0>;
L_000001f1cb8fdf80 .functor AND 1, L_000001f1cb8fddc0, L_000001f1cb88f4d0, C4<1>, C4<1>;
L_000001f1cb8fe680 .functor AND 1, L_000001f1cb88f430, L_000001f1cb88f6b0, C4<1>, C4<1>;
L_000001f1cb8fe7d0 .functor OR 1, L_000001f1cb8fdf80, L_000001f1cb8fe680, C4<0>, C4<0>;
v000001f1cb857a00_0 .net "A", 0 0, L_000001f1cb88f430;  alias, 1 drivers
v000001f1cb857c80_0 .net "B", 0 0, L_000001f1cb88f6b0;  alias, 1 drivers
v000001f1cb8578c0_0 .net "Cin", 0 0, L_000001f1cb88f4d0;  alias, 1 drivers
v000001f1cb857460_0 .net "Cout", 0 0, L_000001f1cb8fe7d0;  alias, 1 drivers
v000001f1cb858040_0 .net "S", 0 0, L_000001f1cb8fe3e0;  alias, 1 drivers
v000001f1cb8584a0_0 .net "and1_out", 0 0, L_000001f1cb8fdf80;  1 drivers
v000001f1cb856f60_0 .net "and2_out", 0 0, L_000001f1cb8fe680;  1 drivers
v000001f1cb8571e0_0 .net "xor1_out", 0 0, L_000001f1cb8fddc0;  1 drivers
S_000001f1cb85bd60 .scope module, "AND1" "AND_gate" 4 30, 5 29 0, S_000001f1cb85b8b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000001f1cb8fef40 .functor AND 1, L_000001f1cb88f430, L_000001f1cb88f6b0, C4<1>, C4<1>;
v000001f1cb8564c0_0 .net "A", 0 0, L_000001f1cb88f430;  alias, 1 drivers
v000001f1cb857780_0 .net "B", 0 0, L_000001f1cb88f6b0;  alias, 1 drivers
v000001f1cb8569c0_0 .net "R", 0 0, L_000001f1cb8fef40;  alias, 1 drivers
S_000001f1cb85c6c0 .scope module, "NOT1" "NOT_gate" 4 48, 5 50 0, S_000001f1cb85b8b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000001f1cb8ff720 .functor NOT 1, L_000001f1cb88f430, C4<0>, C4<0>, C4<0>;
v000001f1cb857500_0 .net "A", 0 0, L_000001f1cb88f430;  alias, 1 drivers
v000001f1cb857be0_0 .net "R", 0 0, L_000001f1cb8ff720;  alias, 1 drivers
S_000001f1cb85a2d0 .scope module, "NOT2" "NOT_gate" 4 53, 5 50 0, S_000001f1cb85b8b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000001f1cb8fdea0 .functor NOT 1, L_000001f1cb88f6b0, C4<0>, C4<0>, C4<0>;
v000001f1cb856ce0_0 .net "A", 0 0, L_000001f1cb88f6b0;  alias, 1 drivers
v000001f1cb8587c0_0 .net "R", 0 0, L_000001f1cb8fdea0;  alias, 1 drivers
S_000001f1cb85c3a0 .scope module, "OR1" "OR_gate" 4 36, 5 36 0, S_000001f1cb85b8b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000001f1cb8fdff0 .functor OR 1, L_000001f1cb88f430, L_000001f1cb88f6b0, C4<0>, C4<0>;
v000001f1cb857dc0_0 .net "A", 0 0, L_000001f1cb88f430;  alias, 1 drivers
v000001f1cb856240_0 .net "B", 0 0, L_000001f1cb88f6b0;  alias, 1 drivers
v000001f1cb857000_0 .net "R", 0 0, L_000001f1cb8fdff0;  alias, 1 drivers
S_000001f1cb85c850 .scope module, "PT" "PassThrough" 4 58, 5 57 0, S_000001f1cb85b8b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000001f1cb8fe840 .functor BUFZ 1, L_000001f1cb88f430, C4<0>, C4<0>, C4<0>;
v000001f1cb8580e0_0 .net "A", 0 0, L_000001f1cb88f430;  alias, 1 drivers
v000001f1cb858180_0 .net "R", 0 0, L_000001f1cb8fe840;  alias, 1 drivers
S_000001f1cb85c080 .scope module, "SUB" "Subtractor" 4 21, 5 14 0, S_000001f1cb85b8b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001f1cb8ff800 .functor NOT 1, L_000001f1cb88f6b0, C4<0>, C4<0>, C4<0>;
v000001f1cb856420_0 .net "A", 0 0, L_000001f1cb88f430;  alias, 1 drivers
v000001f1cb858c20_0 .net "B", 0 0, L_000001f1cb88f6b0;  alias, 1 drivers
L_000001f1cb8a0590 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001f1cb858a40_0 .net "Cin", 0 0, L_000001f1cb8a0590;  1 drivers
v000001f1cb858cc0_0 .net "Cout", 0 0, L_000001f1cb8fdd50;  alias, 1 drivers
v000001f1cb858d60_0 .net "S", 0 0, L_000001f1cb8fe450;  alias, 1 drivers
S_000001f1cb85c210 .scope module, "FA" "FullAdder" 5 18, 5 1 0, S_000001f1cb85c080;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001f1cb8fedf0 .functor XOR 1, L_000001f1cb88f430, L_000001f1cb8ff800, C4<0>, C4<0>;
L_000001f1cb8fe450 .functor XOR 1, L_000001f1cb8fedf0, L_000001f1cb8a0590, C4<0>, C4<0>;
L_000001f1cb8fde30 .functor AND 1, L_000001f1cb8fedf0, L_000001f1cb8a0590, C4<1>, C4<1>;
L_000001f1cb8ff4f0 .functor AND 1, L_000001f1cb88f430, L_000001f1cb8ff800, C4<1>, C4<1>;
L_000001f1cb8fdd50 .functor OR 1, L_000001f1cb8fde30, L_000001f1cb8ff4f0, C4<0>, C4<0>;
v000001f1cb8570a0_0 .net "A", 0 0, L_000001f1cb88f430;  alias, 1 drivers
v000001f1cb858220_0 .net "B", 0 0, L_000001f1cb8ff800;  1 drivers
v000001f1cb856600_0 .net "Cin", 0 0, L_000001f1cb8a0590;  alias, 1 drivers
v000001f1cb858540_0 .net "Cout", 0 0, L_000001f1cb8fdd50;  alias, 1 drivers
v000001f1cb8585e0_0 .net "S", 0 0, L_000001f1cb8fe450;  alias, 1 drivers
v000001f1cb858720_0 .net "and1_out", 0 0, L_000001f1cb8fde30;  1 drivers
v000001f1cb858860_0 .net "and2_out", 0 0, L_000001f1cb8ff4f0;  1 drivers
v000001f1cb856380_0 .net "xor1_out", 0 0, L_000001f1cb8fedf0;  1 drivers
S_000001f1cb85b0e0 .scope module, "XOR1" "XOR_gate" 4 42, 5 43 0, S_000001f1cb85b8b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000001f1cb8ff870 .functor XOR 1, L_000001f1cb88f430, L_000001f1cb88f6b0, C4<0>, C4<0>;
v000001f1cb858e00_0 .net "A", 0 0, L_000001f1cb88f430;  alias, 1 drivers
v000001f1cb858fe0_0 .net "B", 0 0, L_000001f1cb88f6b0;  alias, 1 drivers
v000001f1cb858b80_0 .net "R", 0 0, L_000001f1cb8ff870;  alias, 1 drivers
S_000001f1cb85a460 .scope generate, "alu_slices[17]" "alu_slices[17]" 3 12, 3 12 0, S_000001f1cb7d4c90;
 .timescale 0 0;
P_000001f1cb7a2c80 .param/l "i" 0 3 12, +C4<010001>;
S_000001f1cb85c9e0 .scope generate, "genblk1" "genblk1" 3 13, 3 13 0, S_000001f1cb85a460;
 .timescale 0 0;
S_000001f1cb85aaa0 .scope module, "slice" "ALU_bit_slice" 3 25, 4 1 0, S_000001f1cb85c9e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /INPUT 3 "F";
    .port_info 4 /OUTPUT 1 "Cout";
    .port_info 5 /OUTPUT 1 "R";
v000001f1cb8523c0_0 .net "A", 0 0, L_000001f1cb88f750;  1 drivers
v000001f1cb8525a0_0 .net "B", 0 0, L_000001f1cb88f110;  1 drivers
v000001f1cb8530e0_0 .net "Cin", 0 0, L_000001f1cb88fed0;  1 drivers
v000001f1cb853180_0 .net "Cout", 0 0, v000001f1cb8512e0_0;  1 drivers
v000001f1cb852aa0_0 .net "F", 2 0, v000001f1cb88edf0_0;  alias, 1 drivers
v000001f1cb852780_0 .var "R", 0 0;
v000001f1cb8532c0_0 .net "add_cout", 0 0, L_000001f1cb8fed10;  1 drivers
v000001f1cb852820_0 .net "and_out", 0 0, L_000001f1cb8ff020;  1 drivers
v000001f1cb8512e0_0 .var "cout_internal", 0 0;
v000001f1cb8528c0_0 .net "not_a", 0 0, L_000001f1cb8ff100;  1 drivers
v000001f1cb853540_0 .net "not_b", 0 0, L_000001f1cb8ff170;  1 drivers
v000001f1cb852960_0 .net "or_out", 0 0, L_000001f1cb8ff090;  1 drivers
v000001f1cb852a00_0 .net "pass_a", 0 0, L_000001f1cb8ff5d0;  1 drivers
v000001f1cb8511a0_0 .net "sub", 0 0, L_000001f1cb8fec30;  1 drivers
v000001f1cb851240_0 .net "sub_cout", 0 0, L_000001f1cb8fee60;  1 drivers
v000001f1cb851420_0 .net "sum", 0 0, L_000001f1cb8fe060;  1 drivers
v000001f1cb870e20_0 .net "xor_out", 0 0, L_000001f1cb8ff3a0;  1 drivers
E_000001f1cb7a3600/0 .event anyedge, v000001f1cb7bd770_0, v000001f1cb852dc0_0, v000001f1cb8535e0_0, v000001f1cb851ce0_0;
E_000001f1cb7a3600/1 .event anyedge, v000001f1cb853360_0, v000001f1cb851740_0, v000001f1cb852fa0_0, v000001f1cb8537c0_0;
E_000001f1cb7a3600/2 .event anyedge, v000001f1cb851ec0_0, v000001f1cb852d20_0, v000001f1cb851f60_0;
E_000001f1cb7a3600 .event/or E_000001f1cb7a3600/0, E_000001f1cb7a3600/1, E_000001f1cb7a3600/2;
S_000001f1cb85ba40 .scope module, "ADD" "FullAdder" 4 12, 5 1 0, S_000001f1cb85aaa0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001f1cb8fe8b0 .functor XOR 1, L_000001f1cb88f750, L_000001f1cb88f110, C4<0>, C4<0>;
L_000001f1cb8fe060 .functor XOR 1, L_000001f1cb8fe8b0, L_000001f1cb88fed0, C4<0>, C4<0>;
L_000001f1cb8ff640 .functor AND 1, L_000001f1cb8fe8b0, L_000001f1cb88fed0, C4<1>, C4<1>;
L_000001f1cb8fe920 .functor AND 1, L_000001f1cb88f750, L_000001f1cb88f110, C4<1>, C4<1>;
L_000001f1cb8fed10 .functor OR 1, L_000001f1cb8ff640, L_000001f1cb8fe920, C4<0>, C4<0>;
v000001f1cb8521e0_0 .net "A", 0 0, L_000001f1cb88f750;  alias, 1 drivers
v000001f1cb851c40_0 .net "B", 0 0, L_000001f1cb88f110;  alias, 1 drivers
v000001f1cb851560_0 .net "Cin", 0 0, L_000001f1cb88fed0;  alias, 1 drivers
v000001f1cb8535e0_0 .net "Cout", 0 0, L_000001f1cb8fed10;  alias, 1 drivers
v000001f1cb852dc0_0 .net "S", 0 0, L_000001f1cb8fe060;  alias, 1 drivers
v000001f1cb8519c0_0 .net "and1_out", 0 0, L_000001f1cb8ff640;  1 drivers
v000001f1cb851e20_0 .net "and2_out", 0 0, L_000001f1cb8fe920;  1 drivers
v000001f1cb851a60_0 .net "xor1_out", 0 0, L_000001f1cb8fe8b0;  1 drivers
S_000001f1cb85bbd0 .scope module, "AND1" "AND_gate" 4 30, 5 29 0, S_000001f1cb85aaa0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000001f1cb8ff020 .functor AND 1, L_000001f1cb88f750, L_000001f1cb88f110, C4<1>, C4<1>;
v000001f1cb8517e0_0 .net "A", 0 0, L_000001f1cb88f750;  alias, 1 drivers
v000001f1cb852500_0 .net "B", 0 0, L_000001f1cb88f110;  alias, 1 drivers
v000001f1cb851740_0 .net "R", 0 0, L_000001f1cb8ff020;  alias, 1 drivers
S_000001f1cb85ce90 .scope module, "NOT1" "NOT_gate" 4 48, 5 50 0, S_000001f1cb85aaa0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000001f1cb8ff100 .functor NOT 1, L_000001f1cb88f750, C4<0>, C4<0>, C4<0>;
v000001f1cb8516a0_0 .net "A", 0 0, L_000001f1cb88f750;  alias, 1 drivers
v000001f1cb851ec0_0 .net "R", 0 0, L_000001f1cb8ff100;  alias, 1 drivers
S_000001f1cb8591a0 .scope module, "NOT2" "NOT_gate" 4 53, 5 50 0, S_000001f1cb85aaa0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000001f1cb8ff170 .functor NOT 1, L_000001f1cb88f110, C4<0>, C4<0>, C4<0>;
v000001f1cb852640_0 .net "A", 0 0, L_000001f1cb88f110;  alias, 1 drivers
v000001f1cb851f60_0 .net "R", 0 0, L_000001f1cb8ff170;  alias, 1 drivers
S_000001f1cb859c90 .scope module, "OR1" "OR_gate" 4 36, 5 36 0, S_000001f1cb85aaa0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000001f1cb8ff090 .functor OR 1, L_000001f1cb88f750, L_000001f1cb88f110, C4<0>, C4<0>;
v000001f1cb852c80_0 .net "A", 0 0, L_000001f1cb88f750;  alias, 1 drivers
v000001f1cb853720_0 .net "B", 0 0, L_000001f1cb88f110;  alias, 1 drivers
v000001f1cb852fa0_0 .net "R", 0 0, L_000001f1cb8ff090;  alias, 1 drivers
S_000001f1cb859fb0 .scope module, "PT" "PassThrough" 4 58, 5 57 0, S_000001f1cb85aaa0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000001f1cb8ff5d0 .functor BUFZ 1, L_000001f1cb88f750, C4<0>, C4<0>, C4<0>;
v000001f1cb851b00_0 .net "A", 0 0, L_000001f1cb88f750;  alias, 1 drivers
v000001f1cb852d20_0 .net "R", 0 0, L_000001f1cb8ff5d0;  alias, 1 drivers
S_000001f1cb859e20 .scope module, "SUB" "Subtractor" 4 21, 5 14 0, S_000001f1cb85aaa0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001f1cb8fefb0 .functor NOT 1, L_000001f1cb88f110, C4<0>, C4<0>, C4<0>;
v000001f1cb853400_0 .net "A", 0 0, L_000001f1cb88f750;  alias, 1 drivers
v000001f1cb851380_0 .net "B", 0 0, L_000001f1cb88f110;  alias, 1 drivers
L_000001f1cb8a05d8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001f1cb851600_0 .net "Cin", 0 0, L_000001f1cb8a05d8;  1 drivers
v000001f1cb853040_0 .net "Cout", 0 0, L_000001f1cb8fee60;  alias, 1 drivers
v000001f1cb852000_0 .net "S", 0 0, L_000001f1cb8fec30;  alias, 1 drivers
S_000001f1cb85b400 .scope module, "FA" "FullAdder" 5 18, 5 1 0, S_000001f1cb859e20;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001f1cb8fe990 .functor XOR 1, L_000001f1cb88f750, L_000001f1cb8fefb0, C4<0>, C4<0>;
L_000001f1cb8fec30 .functor XOR 1, L_000001f1cb8fe990, L_000001f1cb8a05d8, C4<0>, C4<0>;
L_000001f1cb8fed80 .functor AND 1, L_000001f1cb8fe990, L_000001f1cb8a05d8, C4<1>, C4<1>;
L_000001f1cb8ff250 .functor AND 1, L_000001f1cb88f750, L_000001f1cb8fefb0, C4<1>, C4<1>;
L_000001f1cb8fee60 .functor OR 1, L_000001f1cb8fed80, L_000001f1cb8ff250, C4<0>, C4<0>;
v000001f1cb851ba0_0 .net "A", 0 0, L_000001f1cb88f750;  alias, 1 drivers
v000001f1cb852280_0 .net "B", 0 0, L_000001f1cb8fefb0;  1 drivers
v000001f1cb851880_0 .net "Cin", 0 0, L_000001f1cb8a05d8;  alias, 1 drivers
v000001f1cb853360_0 .net "Cout", 0 0, L_000001f1cb8fee60;  alias, 1 drivers
v000001f1cb851ce0_0 .net "S", 0 0, L_000001f1cb8fec30;  alias, 1 drivers
v000001f1cb8526e0_0 .net "and1_out", 0 0, L_000001f1cb8fed80;  1 drivers
v000001f1cb852460_0 .net "and2_out", 0 0, L_000001f1cb8ff250;  1 drivers
v000001f1cb852320_0 .net "xor1_out", 0 0, L_000001f1cb8fe990;  1 drivers
S_000001f1cb859330 .scope module, "XOR1" "XOR_gate" 4 42, 5 43 0, S_000001f1cb85aaa0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000001f1cb8ff3a0 .functor XOR 1, L_000001f1cb88f750, L_000001f1cb88f110, C4<0>, C4<0>;
v000001f1cb8534a0_0 .net "A", 0 0, L_000001f1cb88f750;  alias, 1 drivers
v000001f1cb853220_0 .net "B", 0 0, L_000001f1cb88f110;  alias, 1 drivers
v000001f1cb8537c0_0 .net "R", 0 0, L_000001f1cb8ff3a0;  alias, 1 drivers
S_000001f1cb8594c0 .scope generate, "alu_slices[18]" "alu_slices[18]" 3 12, 3 12 0, S_000001f1cb7d4c90;
 .timescale 0 0;
P_000001f1cb7a2a40 .param/l "i" 0 3 12, +C4<010010>;
S_000001f1cb85a780 .scope generate, "genblk1" "genblk1" 3 13, 3 13 0, S_000001f1cb8594c0;
 .timescale 0 0;
S_000001f1cb85a910 .scope module, "slice" "ALU_bit_slice" 3 25, 4 1 0, S_000001f1cb85a780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /INPUT 3 "F";
    .port_info 4 /OUTPUT 1 "Cout";
    .port_info 5 /OUTPUT 1 "R";
v000001f1cb870740_0 .net "A", 0 0, L_000001f1cb88f930;  1 drivers
v000001f1cb870920_0 .net "B", 0 0, L_000001f1cb88f7f0;  1 drivers
v000001f1cb871280_0 .net "Cin", 0 0, L_000001f1cb88f9d0;  1 drivers
v000001f1cb871aa0_0 .net "Cout", 0 0, v000001f1cb870a60_0;  1 drivers
v000001f1cb872680_0 .net "F", 2 0, v000001f1cb88edf0_0;  alias, 1 drivers
v000001f1cb871320_0 .var "R", 0 0;
v000001f1cb8709c0_0 .net "add_cout", 0 0, L_000001f1cb8ff9c0;  1 drivers
v000001f1cb8713c0_0 .net "and_out", 0 0, L_000001f1cb8ffb80;  1 drivers
v000001f1cb870a60_0 .var "cout_internal", 0 0;
v000001f1cb870b00_0 .net "not_a", 0 0, L_000001f1cb8ffcd0;  1 drivers
v000001f1cb872400_0 .net "not_b", 0 0, L_000001f1cb8ffd40;  1 drivers
v000001f1cb871d20_0 .net "or_out", 0 0, L_000001f1cb8ffbf0;  1 drivers
v000001f1cb871640_0 .net "pass_a", 0 0, L_000001f1cb8ffe90;  1 drivers
v000001f1cb870ba0_0 .net "sub", 0 0, L_000001f1cb8ffe20;  1 drivers
v000001f1cb870c40_0 .net "sub_cout", 0 0, L_000001f1cb8ffdb0;  1 drivers
v000001f1cb871460_0 .net "sum", 0 0, L_000001f1cb8ffa30;  1 drivers
v000001f1cb8715a0_0 .net "xor_out", 0 0, L_000001f1cb8ffc60;  1 drivers
E_000001f1cb7a2f40/0 .event anyedge, v000001f1cb7bd770_0, v000001f1cb870d80_0, v000001f1cb8722c0_0, v000001f1cb8706a0_0;
E_000001f1cb7a2f40/1 .event anyedge, v000001f1cb8725e0_0, v000001f1cb870420_0, v000001f1cb871c80_0, v000001f1cb872360_0;
E_000001f1cb7a2f40/2 .event anyedge, v000001f1cb871000_0, v000001f1cb870ec0_0, v000001f1cb871f00_0;
E_000001f1cb7a2f40 .event/or E_000001f1cb7a2f40/0, E_000001f1cb7a2f40/1, E_000001f1cb7a2f40/2;
S_000001f1cb859650 .scope module, "ADD" "FullAdder" 4 12, 5 1 0, S_000001f1cb85a910;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001f1cb8ffaa0 .functor XOR 1, L_000001f1cb88f930, L_000001f1cb88f7f0, C4<0>, C4<0>;
L_000001f1cb8ffa30 .functor XOR 1, L_000001f1cb8ffaa0, L_000001f1cb88f9d0, C4<0>, C4<0>;
L_000001f1cb8fff00 .functor AND 1, L_000001f1cb8ffaa0, L_000001f1cb88f9d0, C4<1>, C4<1>;
L_000001f1cb8fff70 .functor AND 1, L_000001f1cb88f930, L_000001f1cb88f7f0, C4<1>, C4<1>;
L_000001f1cb8ff9c0 .functor OR 1, L_000001f1cb8fff00, L_000001f1cb8fff70, C4<0>, C4<0>;
v000001f1cb8707e0_0 .net "A", 0 0, L_000001f1cb88f930;  alias, 1 drivers
v000001f1cb871500_0 .net "B", 0 0, L_000001f1cb88f7f0;  alias, 1 drivers
v000001f1cb871fa0_0 .net "Cin", 0 0, L_000001f1cb88f9d0;  alias, 1 drivers
v000001f1cb8722c0_0 .net "Cout", 0 0, L_000001f1cb8ff9c0;  alias, 1 drivers
v000001f1cb870d80_0 .net "S", 0 0, L_000001f1cb8ffa30;  alias, 1 drivers
v000001f1cb872860_0 .net "and1_out", 0 0, L_000001f1cb8fff00;  1 drivers
v000001f1cb870560_0 .net "and2_out", 0 0, L_000001f1cb8fff70;  1 drivers
v000001f1cb8718c0_0 .net "xor1_out", 0 0, L_000001f1cb8ffaa0;  1 drivers
S_000001f1cb85a140 .scope module, "AND1" "AND_gate" 4 30, 5 29 0, S_000001f1cb85a910;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000001f1cb8ffb80 .functor AND 1, L_000001f1cb88f930, L_000001f1cb88f7f0, C4<1>, C4<1>;
v000001f1cb8727c0_0 .net "A", 0 0, L_000001f1cb88f930;  alias, 1 drivers
v000001f1cb870100_0 .net "B", 0 0, L_000001f1cb88f7f0;  alias, 1 drivers
v000001f1cb870420_0 .net "R", 0 0, L_000001f1cb8ffb80;  alias, 1 drivers
S_000001f1cb85af50 .scope module, "NOT1" "NOT_gate" 4 48, 5 50 0, S_000001f1cb85a910;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000001f1cb8ffcd0 .functor NOT 1, L_000001f1cb88f930, C4<0>, C4<0>, C4<0>;
v000001f1cb871140_0 .net "A", 0 0, L_000001f1cb88f930;  alias, 1 drivers
v000001f1cb871000_0 .net "R", 0 0, L_000001f1cb8ffcd0;  alias, 1 drivers
S_000001f1cb8597e0 .scope module, "NOT2" "NOT_gate" 4 53, 5 50 0, S_000001f1cb85a910;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000001f1cb8ffd40 .functor NOT 1, L_000001f1cb88f7f0, C4<0>, C4<0>, C4<0>;
v000001f1cb8701a0_0 .net "A", 0 0, L_000001f1cb88f7f0;  alias, 1 drivers
v000001f1cb871f00_0 .net "R", 0 0, L_000001f1cb8ffd40;  alias, 1 drivers
S_000001f1cb85ac30 .scope module, "OR1" "OR_gate" 4 36, 5 36 0, S_000001f1cb85a910;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000001f1cb8ffbf0 .functor OR 1, L_000001f1cb88f930, L_000001f1cb88f7f0, C4<0>, C4<0>;
v000001f1cb8704c0_0 .net "A", 0 0, L_000001f1cb88f930;  alias, 1 drivers
v000001f1cb871960_0 .net "B", 0 0, L_000001f1cb88f7f0;  alias, 1 drivers
v000001f1cb871c80_0 .net "R", 0 0, L_000001f1cb8ffbf0;  alias, 1 drivers
S_000001f1cb85adc0 .scope module, "PT" "PassThrough" 4 58, 5 57 0, S_000001f1cb85a910;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000001f1cb8ffe90 .functor BUFZ 1, L_000001f1cb88f930, C4<0>, C4<0>, C4<0>;
v000001f1cb871b40_0 .net "A", 0 0, L_000001f1cb88f930;  alias, 1 drivers
v000001f1cb870ec0_0 .net "R", 0 0, L_000001f1cb8ffe90;  alias, 1 drivers
S_000001f1cb860220 .scope module, "SUB" "Subtractor" 4 21, 5 14 0, S_000001f1cb85a910;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001f1cb8ffb10 .functor NOT 1, L_000001f1cb88f7f0, C4<0>, C4<0>, C4<0>;
v000001f1cb8711e0_0 .net "A", 0 0, L_000001f1cb88f930;  alias, 1 drivers
v000001f1cb870ce0_0 .net "B", 0 0, L_000001f1cb88f7f0;  alias, 1 drivers
L_000001f1cb8a0620 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001f1cb870f60_0 .net "Cin", 0 0, L_000001f1cb8a0620;  1 drivers
v000001f1cb872540_0 .net "Cout", 0 0, L_000001f1cb8ffdb0;  alias, 1 drivers
v000001f1cb8702e0_0 .net "S", 0 0, L_000001f1cb8ffe20;  alias, 1 drivers
S_000001f1cb85fbe0 .scope module, "FA" "FullAdder" 5 18, 5 1 0, S_000001f1cb860220;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001f1cb8fffe0 .functor XOR 1, L_000001f1cb88f930, L_000001f1cb8ffb10, C4<0>, C4<0>;
L_000001f1cb8ffe20 .functor XOR 1, L_000001f1cb8fffe0, L_000001f1cb8a0620, C4<0>, C4<0>;
L_000001f1cb900050 .functor AND 1, L_000001f1cb8fffe0, L_000001f1cb8a0620, C4<1>, C4<1>;
L_000001f1cb8ff950 .functor AND 1, L_000001f1cb88f930, L_000001f1cb8ffb10, C4<1>, C4<1>;
L_000001f1cb8ffdb0 .functor OR 1, L_000001f1cb900050, L_000001f1cb8ff950, C4<0>, C4<0>;
v000001f1cb870380_0 .net "A", 0 0, L_000001f1cb88f930;  alias, 1 drivers
v000001f1cb870600_0 .net "B", 0 0, L_000001f1cb8ffb10;  1 drivers
v000001f1cb872220_0 .net "Cin", 0 0, L_000001f1cb8a0620;  alias, 1 drivers
v000001f1cb8725e0_0 .net "Cout", 0 0, L_000001f1cb8ffdb0;  alias, 1 drivers
v000001f1cb8706a0_0 .net "S", 0 0, L_000001f1cb8ffe20;  alias, 1 drivers
v000001f1cb870240_0 .net "and1_out", 0 0, L_000001f1cb900050;  1 drivers
v000001f1cb870880_0 .net "and2_out", 0 0, L_000001f1cb8ff950;  1 drivers
v000001f1cb8710a0_0 .net "xor1_out", 0 0, L_000001f1cb8fffe0;  1 drivers
S_000001f1cb860540 .scope module, "XOR1" "XOR_gate" 4 42, 5 43 0, S_000001f1cb85a910;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000001f1cb8ffc60 .functor XOR 1, L_000001f1cb88f930, L_000001f1cb88f7f0, C4<0>, C4<0>;
v000001f1cb872720_0 .net "A", 0 0, L_000001f1cb88f930;  alias, 1 drivers
v000001f1cb8716e0_0 .net "B", 0 0, L_000001f1cb88f7f0;  alias, 1 drivers
v000001f1cb872360_0 .net "R", 0 0, L_000001f1cb8ffc60;  alias, 1 drivers
S_000001f1cb85d980 .scope generate, "alu_slices[19]" "alu_slices[19]" 3 12, 3 12 0, S_000001f1cb7d4c90;
 .timescale 0 0;
P_000001f1cb7a2a80 .param/l "i" 0 3 12, +C4<010011>;
S_000001f1cb85e2e0 .scope generate, "genblk1" "genblk1" 3 13, 3 13 0, S_000001f1cb85d980;
 .timescale 0 0;
S_000001f1cb85ef60 .scope module, "slice" "ALU_bit_slice" 3 25, 4 1 0, S_000001f1cb85e2e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /INPUT 3 "F";
    .port_info 4 /OUTPUT 1 "Cout";
    .port_info 5 /OUTPUT 1 "R";
v000001f1cb873f80_0 .net "A", 0 0, L_000001f1cb88f890;  1 drivers
v000001f1cb873a80_0 .net "B", 0 0, L_000001f1cb88f1b0;  1 drivers
v000001f1cb8747a0_0 .net "Cin", 0 0, L_000001f1cb88fa70;  1 drivers
v000001f1cb874c00_0 .net "Cout", 0 0, v000001f1cb874700_0;  1 drivers
v000001f1cb873940_0 .net "F", 2 0, v000001f1cb88edf0_0;  alias, 1 drivers
v000001f1cb872900_0 .var "R", 0 0;
v000001f1cb872d60_0 .net "add_cout", 0 0, L_000001f1cb905120;  1 drivers
v000001f1cb874840_0 .net "and_out", 0 0, L_000001f1cb904240;  1 drivers
v000001f1cb874700_0 .var "cout_internal", 0 0;
v000001f1cb874200_0 .net "not_a", 0 0, L_000001f1cb9042b0;  1 drivers
v000001f1cb8745c0_0 .net "not_b", 0 0, L_000001f1cb9047f0;  1 drivers
v000001f1cb872b80_0 .net "or_out", 0 0, L_000001f1cb9054a0;  1 drivers
v000001f1cb872e00_0 .net "pass_a", 0 0, L_000001f1cb904e10;  1 drivers
v000001f1cb874fc0_0 .net "sub", 0 0, L_000001f1cb905a50;  1 drivers
v000001f1cb8742a0_0 .net "sub_cout", 0 0, L_000001f1cb9053c0;  1 drivers
v000001f1cb874de0_0 .net "sum", 0 0, L_000001f1cb9049b0;  1 drivers
v000001f1cb872c20_0 .net "xor_out", 0 0, L_000001f1cb904080;  1 drivers
E_000001f1cb7a3280/0 .event anyedge, v000001f1cb7bd770_0, v000001f1cb871dc0_0, v000001f1cb871a00_0, v000001f1cb873260_0;
E_000001f1cb7a3280/1 .event anyedge, v000001f1cb874520_0, v000001f1cb875060_0, v000001f1cb872ea0_0, v000001f1cb8738a0_0;
E_000001f1cb7a3280/2 .event anyedge, v000001f1cb873300_0, v000001f1cb873c60_0, v000001f1cb8736c0_0;
E_000001f1cb7a3280 .event/or E_000001f1cb7a3280/0, E_000001f1cb7a3280/1, E_000001f1cb7a3280/2;
S_000001f1cb8606d0 .scope module, "ADD" "FullAdder" 4 12, 5 1 0, S_000001f1cb85ef60;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001f1cb905ac0 .functor XOR 1, L_000001f1cb88f890, L_000001f1cb88f1b0, C4<0>, C4<0>;
L_000001f1cb9049b0 .functor XOR 1, L_000001f1cb905ac0, L_000001f1cb88fa70, C4<0>, C4<0>;
L_000001f1cb905350 .functor AND 1, L_000001f1cb905ac0, L_000001f1cb88fa70, C4<1>, C4<1>;
L_000001f1cb904780 .functor AND 1, L_000001f1cb88f890, L_000001f1cb88f1b0, C4<1>, C4<1>;
L_000001f1cb905120 .functor OR 1, L_000001f1cb905350, L_000001f1cb904780, C4<0>, C4<0>;
v000001f1cb871780_0 .net "A", 0 0, L_000001f1cb88f890;  alias, 1 drivers
v000001f1cb871be0_0 .net "B", 0 0, L_000001f1cb88f1b0;  alias, 1 drivers
v000001f1cb871820_0 .net "Cin", 0 0, L_000001f1cb88fa70;  alias, 1 drivers
v000001f1cb871a00_0 .net "Cout", 0 0, L_000001f1cb905120;  alias, 1 drivers
v000001f1cb871dc0_0 .net "S", 0 0, L_000001f1cb9049b0;  alias, 1 drivers
v000001f1cb8724a0_0 .net "and1_out", 0 0, L_000001f1cb905350;  1 drivers
v000001f1cb871e60_0 .net "and2_out", 0 0, L_000001f1cb904780;  1 drivers
v000001f1cb872040_0 .net "xor1_out", 0 0, L_000001f1cb905ac0;  1 drivers
S_000001f1cb85ff00 .scope module, "AND1" "AND_gate" 4 30, 5 29 0, S_000001f1cb85ef60;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000001f1cb904240 .functor AND 1, L_000001f1cb88f890, L_000001f1cb88f1b0, C4<1>, C4<1>;
v000001f1cb8720e0_0 .net "A", 0 0, L_000001f1cb88f890;  alias, 1 drivers
v000001f1cb872180_0 .net "B", 0 0, L_000001f1cb88f1b0;  alias, 1 drivers
v000001f1cb875060_0 .net "R", 0 0, L_000001f1cb904240;  alias, 1 drivers
S_000001f1cb85db10 .scope module, "NOT1" "NOT_gate" 4 48, 5 50 0, S_000001f1cb85ef60;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000001f1cb9042b0 .functor NOT 1, L_000001f1cb88f890, C4<0>, C4<0>, C4<0>;
v000001f1cb8733a0_0 .net "A", 0 0, L_000001f1cb88f890;  alias, 1 drivers
v000001f1cb873300_0 .net "R", 0 0, L_000001f1cb9042b0;  alias, 1 drivers
S_000001f1cb85e470 .scope module, "NOT2" "NOT_gate" 4 53, 5 50 0, S_000001f1cb85ef60;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000001f1cb9047f0 .functor NOT 1, L_000001f1cb88f1b0, C4<0>, C4<0>, C4<0>;
v000001f1cb873080_0 .net "A", 0 0, L_000001f1cb88f1b0;  alias, 1 drivers
v000001f1cb8736c0_0 .net "R", 0 0, L_000001f1cb9047f0;  alias, 1 drivers
S_000001f1cb85edd0 .scope module, "OR1" "OR_gate" 4 36, 5 36 0, S_000001f1cb85ef60;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000001f1cb9054a0 .functor OR 1, L_000001f1cb88f890, L_000001f1cb88f1b0, C4<0>, C4<0>;
v000001f1cb874a20_0 .net "A", 0 0, L_000001f1cb88f890;  alias, 1 drivers
v000001f1cb874980_0 .net "B", 0 0, L_000001f1cb88f1b0;  alias, 1 drivers
v000001f1cb872ea0_0 .net "R", 0 0, L_000001f1cb9054a0;  alias, 1 drivers
S_000001f1cb85e600 .scope module, "PT" "PassThrough" 4 58, 5 57 0, S_000001f1cb85ef60;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000001f1cb904e10 .functor BUFZ 1, L_000001f1cb88f890, C4<0>, C4<0>, C4<0>;
v000001f1cb873bc0_0 .net "A", 0 0, L_000001f1cb88f890;  alias, 1 drivers
v000001f1cb873c60_0 .net "R", 0 0, L_000001f1cb904e10;  alias, 1 drivers
S_000001f1cb85e920 .scope module, "SUB" "Subtractor" 4 21, 5 14 0, S_000001f1cb85ef60;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001f1cb9041d0 .functor NOT 1, L_000001f1cb88f1b0, C4<0>, C4<0>, C4<0>;
v000001f1cb873620_0 .net "A", 0 0, L_000001f1cb88f890;  alias, 1 drivers
v000001f1cb873760_0 .net "B", 0 0, L_000001f1cb88f1b0;  alias, 1 drivers
L_000001f1cb8a0668 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001f1cb872cc0_0 .net "Cin", 0 0, L_000001f1cb8a0668;  1 drivers
v000001f1cb874ac0_0 .net "Cout", 0 0, L_000001f1cb9053c0;  alias, 1 drivers
v000001f1cb874b60_0 .net "S", 0 0, L_000001f1cb905a50;  alias, 1 drivers
S_000001f1cb860860 .scope module, "FA" "FullAdder" 5 18, 5 1 0, S_000001f1cb85e920;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001f1cb905430 .functor XOR 1, L_000001f1cb88f890, L_000001f1cb9041d0, C4<0>, C4<0>;
L_000001f1cb905a50 .functor XOR 1, L_000001f1cb905430, L_000001f1cb8a0668, C4<0>, C4<0>;
L_000001f1cb9059e0 .functor AND 1, L_000001f1cb905430, L_000001f1cb8a0668, C4<1>, C4<1>;
L_000001f1cb905660 .functor AND 1, L_000001f1cb88f890, L_000001f1cb9041d0, C4<1>, C4<1>;
L_000001f1cb9053c0 .functor OR 1, L_000001f1cb9059e0, L_000001f1cb905660, C4<0>, C4<0>;
v000001f1cb8739e0_0 .net "A", 0 0, L_000001f1cb88f890;  alias, 1 drivers
v000001f1cb873b20_0 .net "B", 0 0, L_000001f1cb9041d0;  1 drivers
v000001f1cb8731c0_0 .net "Cin", 0 0, L_000001f1cb8a0668;  alias, 1 drivers
v000001f1cb874520_0 .net "Cout", 0 0, L_000001f1cb9053c0;  alias, 1 drivers
v000001f1cb873260_0 .net "S", 0 0, L_000001f1cb905a50;  alias, 1 drivers
v000001f1cb873e40_0 .net "and1_out", 0 0, L_000001f1cb9059e0;  1 drivers
v000001f1cb8734e0_0 .net "and2_out", 0 0, L_000001f1cb905660;  1 drivers
v000001f1cb873580_0 .net "xor1_out", 0 0, L_000001f1cb905430;  1 drivers
S_000001f1cb85e790 .scope module, "XOR1" "XOR_gate" 4 42, 5 43 0, S_000001f1cb85ef60;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000001f1cb904080 .functor XOR 1, L_000001f1cb88f890, L_000001f1cb88f1b0, C4<0>, C4<0>;
v000001f1cb874160_0 .net "A", 0 0, L_000001f1cb88f890;  alias, 1 drivers
v000001f1cb873800_0 .net "B", 0 0, L_000001f1cb88f1b0;  alias, 1 drivers
v000001f1cb8738a0_0 .net "R", 0 0, L_000001f1cb904080;  alias, 1 drivers
S_000001f1cb85f5a0 .scope generate, "alu_slices[20]" "alu_slices[20]" 3 12, 3 12 0, S_000001f1cb7d4c90;
 .timescale 0 0;
P_000001f1cb7a3500 .param/l "i" 0 3 12, +C4<010100>;
S_000001f1cb85eab0 .scope generate, "genblk1" "genblk1" 3 13, 3 13 0, S_000001f1cb85f5a0;
 .timescale 0 0;
S_000001f1cb85ec40 .scope module, "slice" "ALU_bit_slice" 3 25, 4 1 0, S_000001f1cb85eab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /INPUT 3 "F";
    .port_info 4 /OUTPUT 1 "Cout";
    .port_info 5 /OUTPUT 1 "R";
v000001f1cb876b40_0 .net "A", 0 0, L_000001f1cb9076d0;  1 drivers
v000001f1cb8766e0_0 .net "B", 0 0, L_000001f1cb9082b0;  1 drivers
v000001f1cb875100_0 .net "Cin", 0 0, L_000001f1cb907450;  1 drivers
v000001f1cb8775e0_0 .net "Cout", 0 0, v000001f1cb877180_0;  1 drivers
v000001f1cb875920_0 .net "F", 2 0, v000001f1cb88edf0_0;  alias, 1 drivers
v000001f1cb877720_0 .var "R", 0 0;
v000001f1cb875ec0_0 .net "add_cout", 0 0, L_000001f1cb904400;  1 drivers
v000001f1cb877400_0 .net "and_out", 0 0, L_000001f1cb904c50;  1 drivers
v000001f1cb877180_0 .var "cout_internal", 0 0;
v000001f1cb8763c0_0 .net "not_a", 0 0, L_000001f1cb904940;  1 drivers
v000001f1cb876460_0 .net "not_b", 0 0, L_000001f1cb904e80;  1 drivers
v000001f1cb8751a0_0 .net "or_out", 0 0, L_000001f1cb903fa0;  1 drivers
v000001f1cb875a60_0 .net "pass_a", 0 0, L_000001f1cb9055f0;  1 drivers
v000001f1cb876140_0 .net "sub", 0 0, L_000001f1cb905580;  1 drivers
v000001f1cb876aa0_0 .net "sub_cout", 0 0, L_000001f1cb903f30;  1 drivers
v000001f1cb875240_0 .net "sum", 0 0, L_000001f1cb904860;  1 drivers
v000001f1cb876be0_0 .net "xor_out", 0 0, L_000001f1cb904b00;  1 drivers
E_000001f1cb7a3100/0 .event anyedge, v000001f1cb7bd770_0, v000001f1cb874480_0, v000001f1cb874e80_0, v000001f1cb8759c0_0;
E_000001f1cb7a3100/1 .event anyedge, v000001f1cb876e60_0, v000001f1cb8748e0_0, v000001f1cb874020_0, v000001f1cb876d20_0;
E_000001f1cb7a3100/2 .event anyedge, v000001f1cb873d00_0, v000001f1cb874340_0, v000001f1cb872fe0_0;
E_000001f1cb7a3100 .event/or E_000001f1cb7a3100/0, E_000001f1cb7a3100/1, E_000001f1cb7a3100/2;
S_000001f1cb860090 .scope module, "ADD" "FullAdder" 4 12, 5 1 0, S_000001f1cb85ec40;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001f1cb9040f0 .functor XOR 1, L_000001f1cb9076d0, L_000001f1cb9082b0, C4<0>, C4<0>;
L_000001f1cb904860 .functor XOR 1, L_000001f1cb9040f0, L_000001f1cb907450, C4<0>, C4<0>;
L_000001f1cb904320 .functor AND 1, L_000001f1cb9040f0, L_000001f1cb907450, C4<1>, C4<1>;
L_000001f1cb905510 .functor AND 1, L_000001f1cb9076d0, L_000001f1cb9082b0, C4<1>, C4<1>;
L_000001f1cb904400 .functor OR 1, L_000001f1cb904320, L_000001f1cb905510, C4<0>, C4<0>;
v000001f1cb8729a0_0 .net "A", 0 0, L_000001f1cb9076d0;  alias, 1 drivers
v000001f1cb874ca0_0 .net "B", 0 0, L_000001f1cb9082b0;  alias, 1 drivers
v000001f1cb874d40_0 .net "Cin", 0 0, L_000001f1cb907450;  alias, 1 drivers
v000001f1cb874e80_0 .net "Cout", 0 0, L_000001f1cb904400;  alias, 1 drivers
v000001f1cb874480_0 .net "S", 0 0, L_000001f1cb904860;  alias, 1 drivers
v000001f1cb874660_0 .net "and1_out", 0 0, L_000001f1cb904320;  1 drivers
v000001f1cb872a40_0 .net "and2_out", 0 0, L_000001f1cb905510;  1 drivers
v000001f1cb872ae0_0 .net "xor1_out", 0 0, L_000001f1cb9040f0;  1 drivers
S_000001f1cb8609f0 .scope module, "AND1" "AND_gate" 4 30, 5 29 0, S_000001f1cb85ec40;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000001f1cb904c50 .functor AND 1, L_000001f1cb9076d0, L_000001f1cb9082b0, C4<1>, C4<1>;
v000001f1cb873120_0 .net "A", 0 0, L_000001f1cb9076d0;  alias, 1 drivers
v000001f1cb873da0_0 .net "B", 0 0, L_000001f1cb9082b0;  alias, 1 drivers
v000001f1cb8748e0_0 .net "R", 0 0, L_000001f1cb904c50;  alias, 1 drivers
S_000001f1cb85f280 .scope module, "NOT1" "NOT_gate" 4 48, 5 50 0, S_000001f1cb85ec40;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000001f1cb904940 .functor NOT 1, L_000001f1cb9076d0, C4<0>, C4<0>, C4<0>;
v000001f1cb874f20_0 .net "A", 0 0, L_000001f1cb9076d0;  alias, 1 drivers
v000001f1cb873d00_0 .net "R", 0 0, L_000001f1cb904940;  alias, 1 drivers
S_000001f1cb85f0f0 .scope module, "NOT2" "NOT_gate" 4 53, 5 50 0, S_000001f1cb85ec40;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000001f1cb904e80 .functor NOT 1, L_000001f1cb9082b0, C4<0>, C4<0>, C4<0>;
v000001f1cb872f40_0 .net "A", 0 0, L_000001f1cb9082b0;  alias, 1 drivers
v000001f1cb872fe0_0 .net "R", 0 0, L_000001f1cb904e80;  alias, 1 drivers
S_000001f1cb8603b0 .scope module, "OR1" "OR_gate" 4 36, 5 36 0, S_000001f1cb85ec40;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000001f1cb903fa0 .functor OR 1, L_000001f1cb9076d0, L_000001f1cb9082b0, C4<0>, C4<0>;
v000001f1cb873440_0 .net "A", 0 0, L_000001f1cb9076d0;  alias, 1 drivers
v000001f1cb873ee0_0 .net "B", 0 0, L_000001f1cb9082b0;  alias, 1 drivers
v000001f1cb874020_0 .net "R", 0 0, L_000001f1cb903fa0;  alias, 1 drivers
S_000001f1cb85d7f0 .scope module, "PT" "PassThrough" 4 58, 5 57 0, S_000001f1cb85ec40;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000001f1cb9055f0 .functor BUFZ 1, L_000001f1cb9076d0, C4<0>, C4<0>, C4<0>;
v000001f1cb8740c0_0 .net "A", 0 0, L_000001f1cb9076d0;  alias, 1 drivers
v000001f1cb874340_0 .net "R", 0 0, L_000001f1cb9055f0;  alias, 1 drivers
S_000001f1cb85f730 .scope module, "SUB" "Subtractor" 4 21, 5 14 0, S_000001f1cb85ec40;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001f1cb904ef0 .functor NOT 1, L_000001f1cb9082b0, C4<0>, C4<0>, C4<0>;
v000001f1cb875740_0 .net "A", 0 0, L_000001f1cb9076d0;  alias, 1 drivers
v000001f1cb8768c0_0 .net "B", 0 0, L_000001f1cb9082b0;  alias, 1 drivers
L_000001f1cb8a06b0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001f1cb8761e0_0 .net "Cin", 0 0, L_000001f1cb8a06b0;  1 drivers
v000001f1cb875600_0 .net "Cout", 0 0, L_000001f1cb903f30;  alias, 1 drivers
v000001f1cb875380_0 .net "S", 0 0, L_000001f1cb905580;  alias, 1 drivers
S_000001f1cb860b80 .scope module, "FA" "FullAdder" 5 18, 5 1 0, S_000001f1cb85f730;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001f1cb905740 .functor XOR 1, L_000001f1cb9076d0, L_000001f1cb904ef0, C4<0>, C4<0>;
L_000001f1cb905580 .functor XOR 1, L_000001f1cb905740, L_000001f1cb8a06b0, C4<0>, C4<0>;
L_000001f1cb9048d0 .functor AND 1, L_000001f1cb905740, L_000001f1cb8a06b0, C4<1>, C4<1>;
L_000001f1cb905900 .functor AND 1, L_000001f1cb9076d0, L_000001f1cb904ef0, C4<1>, C4<1>;
L_000001f1cb903f30 .functor OR 1, L_000001f1cb9048d0, L_000001f1cb905900, C4<0>, C4<0>;
v000001f1cb8743e0_0 .net "A", 0 0, L_000001f1cb9076d0;  alias, 1 drivers
v000001f1cb875880_0 .net "B", 0 0, L_000001f1cb904ef0;  1 drivers
v000001f1cb8765a0_0 .net "Cin", 0 0, L_000001f1cb8a06b0;  alias, 1 drivers
v000001f1cb876e60_0 .net "Cout", 0 0, L_000001f1cb903f30;  alias, 1 drivers
v000001f1cb8759c0_0 .net "S", 0 0, L_000001f1cb905580;  alias, 1 drivers
v000001f1cb876c80_0 .net "and1_out", 0 0, L_000001f1cb9048d0;  1 drivers
v000001f1cb876640_0 .net "and2_out", 0 0, L_000001f1cb905900;  1 drivers
v000001f1cb8756a0_0 .net "xor1_out", 0 0, L_000001f1cb905740;  1 drivers
S_000001f1cb85de30 .scope module, "XOR1" "XOR_gate" 4 42, 5 43 0, S_000001f1cb85ec40;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000001f1cb904b00 .functor XOR 1, L_000001f1cb9076d0, L_000001f1cb9082b0, C4<0>, C4<0>;
v000001f1cb876780_0 .net "A", 0 0, L_000001f1cb9076d0;  alias, 1 drivers
v000001f1cb877860_0 .net "B", 0 0, L_000001f1cb9082b0;  alias, 1 drivers
v000001f1cb876d20_0 .net "R", 0 0, L_000001f1cb904b00;  alias, 1 drivers
S_000001f1cb85d340 .scope generate, "alu_slices[21]" "alu_slices[21]" 3 12, 3 12 0, S_000001f1cb7d4c90;
 .timescale 0 0;
P_000001f1cb7a2ac0 .param/l "i" 0 3 12, +C4<010101>;
S_000001f1cb85dca0 .scope generate, "genblk1" "genblk1" 3 13, 3 13 0, S_000001f1cb85d340;
 .timescale 0 0;
S_000001f1cb85f410 .scope module, "slice" "ALU_bit_slice" 3 25, 4 1 0, S_000001f1cb85dca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /INPUT 3 "F";
    .port_info 4 /OUTPUT 1 "Cout";
    .port_info 5 /OUTPUT 1 "R";
v000001f1cb8779a0_0 .net "A", 0 0, L_000001f1cb907b30;  1 drivers
v000001f1cb879e80_0 .net "B", 0 0, L_000001f1cb907810;  1 drivers
v000001f1cb879a20_0 .net "Cin", 0 0, L_000001f1cb906af0;  1 drivers
v000001f1cb8790c0_0 .net "Cout", 0 0, v000001f1cb878440_0;  1 drivers
v000001f1cb878a80_0 .net "F", 2 0, v000001f1cb88edf0_0;  alias, 1 drivers
v000001f1cb879340_0 .var "R", 0 0;
v000001f1cb8792a0_0 .net "add_cout", 0 0, L_000001f1cb904b70;  1 drivers
v000001f1cb878580_0 .net "and_out", 0 0, L_000001f1cb904550;  1 drivers
v000001f1cb878440_0 .var "cout_internal", 0 0;
v000001f1cb877ea0_0 .net "not_a", 0 0, L_000001f1cb905820;  1 drivers
v000001f1cb879ca0_0 .net "not_b", 0 0, L_000001f1cb904cc0;  1 drivers
v000001f1cb879f20_0 .net "or_out", 0 0, L_000001f1cb905040;  1 drivers
v000001f1cb8786c0_0 .net "pass_a", 0 0, L_000001f1cb904630;  1 drivers
v000001f1cb879c00_0 .net "sub", 0 0, L_000001f1cb9044e0;  1 drivers
v000001f1cb879980_0 .net "sub_cout", 0 0, L_000001f1cb9056d0;  1 drivers
v000001f1cb879de0_0 .net "sum", 0 0, L_000001f1cb904010;  1 drivers
v000001f1cb8795c0_0 .net "xor_out", 0 0, L_000001f1cb9045c0;  1 drivers
E_000001f1cb7a3dc0/0 .event anyedge, v000001f1cb7bd770_0, v000001f1cb876280_0, v000001f1cb876320_0, v000001f1cb876a00_0;
E_000001f1cb7a3dc0/1 .event anyedge, v000001f1cb875b00_0, v000001f1cb8772c0_0, v000001f1cb8760a0_0, v000001f1cb878d00_0;
E_000001f1cb7a3dc0/2 .event anyedge, v000001f1cb875560_0, v000001f1cb875c40_0, v000001f1cb875420_0;
E_000001f1cb7a3dc0 .event/or E_000001f1cb7a3dc0/0, E_000001f1cb7a3dc0/1, E_000001f1cb7a3dc0/2;
S_000001f1cb85f8c0 .scope module, "ADD" "FullAdder" 4 12, 5 1 0, S_000001f1cb85f410;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001f1cb904fd0 .functor XOR 1, L_000001f1cb907b30, L_000001f1cb907810, C4<0>, C4<0>;
L_000001f1cb904010 .functor XOR 1, L_000001f1cb904fd0, L_000001f1cb906af0, C4<0>, C4<0>;
L_000001f1cb904470 .functor AND 1, L_000001f1cb904fd0, L_000001f1cb906af0, C4<1>, C4<1>;
L_000001f1cb904160 .functor AND 1, L_000001f1cb907b30, L_000001f1cb907810, C4<1>, C4<1>;
L_000001f1cb904b70 .functor OR 1, L_000001f1cb904470, L_000001f1cb904160, C4<0>, C4<0>;
v000001f1cb8754c0_0 .net "A", 0 0, L_000001f1cb907b30;  alias, 1 drivers
v000001f1cb877220_0 .net "B", 0 0, L_000001f1cb907810;  alias, 1 drivers
v000001f1cb875f60_0 .net "Cin", 0 0, L_000001f1cb906af0;  alias, 1 drivers
v000001f1cb876320_0 .net "Cout", 0 0, L_000001f1cb904b70;  alias, 1 drivers
v000001f1cb876280_0 .net "S", 0 0, L_000001f1cb904010;  alias, 1 drivers
v000001f1cb876000_0 .net "and1_out", 0 0, L_000001f1cb904470;  1 drivers
v000001f1cb876820_0 .net "and2_out", 0 0, L_000001f1cb904160;  1 drivers
v000001f1cb876960_0 .net "xor1_out", 0 0, L_000001f1cb904fd0;  1 drivers
S_000001f1cb85fa50 .scope module, "AND1" "AND_gate" 4 30, 5 29 0, S_000001f1cb85f410;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000001f1cb904550 .functor AND 1, L_000001f1cb907b30, L_000001f1cb907810, C4<1>, C4<1>;
v000001f1cb876500_0 .net "A", 0 0, L_000001f1cb907b30;  alias, 1 drivers
v000001f1cb876fa0_0 .net "B", 0 0, L_000001f1cb907810;  alias, 1 drivers
v000001f1cb8772c0_0 .net "R", 0 0, L_000001f1cb904550;  alias, 1 drivers
S_000001f1cb85dfc0 .scope module, "NOT1" "NOT_gate" 4 48, 5 50 0, S_000001f1cb85f410;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000001f1cb905820 .functor NOT 1, L_000001f1cb907b30, C4<0>, C4<0>, C4<0>;
v000001f1cb877680_0 .net "A", 0 0, L_000001f1cb907b30;  alias, 1 drivers
v000001f1cb875560_0 .net "R", 0 0, L_000001f1cb905820;  alias, 1 drivers
S_000001f1cb860d10 .scope module, "NOT2" "NOT_gate" 4 53, 5 50 0, S_000001f1cb85f410;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000001f1cb904cc0 .functor NOT 1, L_000001f1cb907810, C4<0>, C4<0>, C4<0>;
v000001f1cb8777c0_0 .net "A", 0 0, L_000001f1cb907810;  alias, 1 drivers
v000001f1cb875420_0 .net "R", 0 0, L_000001f1cb904cc0;  alias, 1 drivers
S_000001f1cb860ea0 .scope module, "OR1" "OR_gate" 4 36, 5 36 0, S_000001f1cb85f410;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000001f1cb905040 .functor OR 1, L_000001f1cb907b30, L_000001f1cb907810, C4<0>, C4<0>;
v000001f1cb876f00_0 .net "A", 0 0, L_000001f1cb907b30;  alias, 1 drivers
v000001f1cb876dc0_0 .net "B", 0 0, L_000001f1cb907810;  alias, 1 drivers
v000001f1cb8760a0_0 .net "R", 0 0, L_000001f1cb905040;  alias, 1 drivers
S_000001f1cb85fd70 .scope module, "PT" "PassThrough" 4 58, 5 57 0, S_000001f1cb85f410;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000001f1cb904630 .functor BUFZ 1, L_000001f1cb907b30, C4<0>, C4<0>, C4<0>;
v000001f1cb8752e0_0 .net "A", 0 0, L_000001f1cb907b30;  alias, 1 drivers
v000001f1cb875c40_0 .net "R", 0 0, L_000001f1cb904630;  alias, 1 drivers
S_000001f1cb85e150 .scope module, "SUB" "Subtractor" 4 21, 5 14 0, S_000001f1cb85f410;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001f1cb904a20 .functor NOT 1, L_000001f1cb907810, C4<0>, C4<0>, C4<0>;
v000001f1cb875ba0_0 .net "A", 0 0, L_000001f1cb907b30;  alias, 1 drivers
v000001f1cb877360_0 .net "B", 0 0, L_000001f1cb907810;  alias, 1 drivers
L_000001f1cb8a06f8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001f1cb875ce0_0 .net "Cin", 0 0, L_000001f1cb8a06f8;  1 drivers
v000001f1cb8774a0_0 .net "Cout", 0 0, L_000001f1cb9056d0;  alias, 1 drivers
v000001f1cb878c60_0 .net "S", 0 0, L_000001f1cb9044e0;  alias, 1 drivers
S_000001f1cb85d1b0 .scope module, "FA" "FullAdder" 5 18, 5 1 0, S_000001f1cb85e150;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001f1cb904d30 .functor XOR 1, L_000001f1cb907b30, L_000001f1cb904a20, C4<0>, C4<0>;
L_000001f1cb9044e0 .functor XOR 1, L_000001f1cb904d30, L_000001f1cb8a06f8, C4<0>, C4<0>;
L_000001f1cb905970 .functor AND 1, L_000001f1cb904d30, L_000001f1cb8a06f8, C4<1>, C4<1>;
L_000001f1cb9057b0 .functor AND 1, L_000001f1cb907b30, L_000001f1cb904a20, C4<1>, C4<1>;
L_000001f1cb9056d0 .functor OR 1, L_000001f1cb905970, L_000001f1cb9057b0, C4<0>, C4<0>;
v000001f1cb877040_0 .net "A", 0 0, L_000001f1cb907b30;  alias, 1 drivers
v000001f1cb875e20_0 .net "B", 0 0, L_000001f1cb904a20;  1 drivers
v000001f1cb8757e0_0 .net "Cin", 0 0, L_000001f1cb8a06f8;  alias, 1 drivers
v000001f1cb875b00_0 .net "Cout", 0 0, L_000001f1cb9056d0;  alias, 1 drivers
v000001f1cb876a00_0 .net "S", 0 0, L_000001f1cb9044e0;  alias, 1 drivers
v000001f1cb8770e0_0 .net "and1_out", 0 0, L_000001f1cb905970;  1 drivers
v000001f1cb877540_0 .net "and2_out", 0 0, L_000001f1cb9057b0;  1 drivers
v000001f1cb875d80_0 .net "xor1_out", 0 0, L_000001f1cb904d30;  1 drivers
S_000001f1cb85d4d0 .scope module, "XOR1" "XOR_gate" 4 42, 5 43 0, S_000001f1cb85f410;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000001f1cb9045c0 .functor XOR 1, L_000001f1cb907b30, L_000001f1cb907810, C4<0>, C4<0>;
v000001f1cb877b80_0 .net "A", 0 0, L_000001f1cb907b30;  alias, 1 drivers
v000001f1cb877e00_0 .net "B", 0 0, L_000001f1cb907810;  alias, 1 drivers
v000001f1cb878d00_0 .net "R", 0 0, L_000001f1cb9045c0;  alias, 1 drivers
S_000001f1cb85d660 .scope generate, "alu_slices[22]" "alu_slices[22]" 3 12, 3 12 0, S_000001f1cb7d4c90;
 .timescale 0 0;
P_000001f1cb7a4040 .param/l "i" 0 3 12, +C4<010110>;
S_000001f1cb8660b0 .scope generate, "genblk1" "genblk1" 3 13, 3 13 0, S_000001f1cb85d660;
 .timescale 0 0;
S_000001f1cb865a70 .scope module, "slice" "ALU_bit_slice" 3 25, 4 1 0, S_000001f1cb8660b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /INPUT 3 "F";
    .port_info 4 /OUTPUT 1 "Cout";
    .port_info 5 /OUTPUT 1 "R";
v000001f1cb878940_0 .net "A", 0 0, L_000001f1cb9078b0;  1 drivers
v000001f1cb8789e0_0 .net "B", 0 0, L_000001f1cb907d10;  1 drivers
v000001f1cb878bc0_0 .net "Cin", 0 0, L_000001f1cb908b70;  1 drivers
v000001f1cb879020_0 .net "Cout", 0 0, v000001f1cb87a6a0_0;  1 drivers
v000001f1cb878da0_0 .net "F", 2 0, v000001f1cb88edf0_0;  alias, 1 drivers
v000001f1cb878ee0_0 .var "R", 0 0;
v000001f1cb879200_0 .net "add_cout", 0 0, L_000001f1cb9050b0;  1 drivers
v000001f1cb87b500_0 .net "and_out", 0 0, L_000001f1cb906000;  1 drivers
v000001f1cb87a6a0_0 .var "cout_internal", 0 0;
v000001f1cb87aa60_0 .net "not_a", 0 0, L_000001f1cb906230;  1 drivers
v000001f1cb87b1e0_0 .net "not_b", 0 0, L_000001f1cb905c10;  1 drivers
v000001f1cb87bd20_0 .net "or_out", 0 0, L_000001f1cb905f20;  1 drivers
v000001f1cb87bc80_0 .net "pass_a", 0 0, L_000001f1cb905c80;  1 drivers
v000001f1cb87c2c0_0 .net "sub", 0 0, L_000001f1cb905200;  1 drivers
v000001f1cb87a600_0 .net "sub_cout", 0 0, L_000001f1cb905d60;  1 drivers
v000001f1cb87ace0_0 .net "sum", 0 0, L_000001f1cb9046a0;  1 drivers
v000001f1cb87bfa0_0 .net "xor_out", 0 0, L_000001f1cb905b30;  1 drivers
E_000001f1cb7a3c40/0 .event anyedge, v000001f1cb7bd770_0, v000001f1cb878b20_0, v000001f1cb877f40_0, v000001f1cb879520_0;
E_000001f1cb7a3c40/1 .event anyedge, v000001f1cb877ae0_0, v000001f1cb8788a0_0, v000001f1cb878f80_0, v000001f1cb8783a0_0;
E_000001f1cb7a3c40/2 .event anyedge, v000001f1cb878760_0, v000001f1cb878080_0, v000001f1cb877cc0_0;
E_000001f1cb7a3c40 .event/or E_000001f1cb7a3c40/0, E_000001f1cb7a3c40/1, E_000001f1cb7a3c40/2;
S_000001f1cb866240 .scope module, "ADD" "FullAdder" 4 12, 5 1 0, S_000001f1cb865a70;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001f1cb904da0 .functor XOR 1, L_000001f1cb9078b0, L_000001f1cb907d10, C4<0>, C4<0>;
L_000001f1cb9046a0 .functor XOR 1, L_000001f1cb904da0, L_000001f1cb908b70, C4<0>, C4<0>;
L_000001f1cb904710 .functor AND 1, L_000001f1cb904da0, L_000001f1cb908b70, C4<1>, C4<1>;
L_000001f1cb904be0 .functor AND 1, L_000001f1cb9078b0, L_000001f1cb907d10, C4<1>, C4<1>;
L_000001f1cb9050b0 .functor OR 1, L_000001f1cb904710, L_000001f1cb904be0, C4<0>, C4<0>;
v000001f1cb878620_0 .net "A", 0 0, L_000001f1cb9078b0;  alias, 1 drivers
v000001f1cb8797a0_0 .net "B", 0 0, L_000001f1cb907d10;  alias, 1 drivers
v000001f1cb877fe0_0 .net "Cin", 0 0, L_000001f1cb908b70;  alias, 1 drivers
v000001f1cb877f40_0 .net "Cout", 0 0, L_000001f1cb9050b0;  alias, 1 drivers
v000001f1cb878b20_0 .net "S", 0 0, L_000001f1cb9046a0;  alias, 1 drivers
v000001f1cb879480_0 .net "and1_out", 0 0, L_000001f1cb904710;  1 drivers
v000001f1cb879ac0_0 .net "and2_out", 0 0, L_000001f1cb904be0;  1 drivers
v000001f1cb879b60_0 .net "xor1_out", 0 0, L_000001f1cb904da0;  1 drivers
S_000001f1cb8658e0 .scope module, "AND1" "AND_gate" 4 30, 5 29 0, S_000001f1cb865a70;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000001f1cb906000 .functor AND 1, L_000001f1cb9078b0, L_000001f1cb907d10, C4<1>, C4<1>;
v000001f1cb879160_0 .net "A", 0 0, L_000001f1cb9078b0;  alias, 1 drivers
v000001f1cb877c20_0 .net "B", 0 0, L_000001f1cb907d10;  alias, 1 drivers
v000001f1cb8788a0_0 .net "R", 0 0, L_000001f1cb906000;  alias, 1 drivers
S_000001f1cb865110 .scope module, "NOT1" "NOT_gate" 4 48, 5 50 0, S_000001f1cb865a70;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000001f1cb906230 .functor NOT 1, L_000001f1cb9078b0, C4<0>, C4<0>, C4<0>;
v000001f1cb8793e0_0 .net "A", 0 0, L_000001f1cb9078b0;  alias, 1 drivers
v000001f1cb878760_0 .net "R", 0 0, L_000001f1cb906230;  alias, 1 drivers
S_000001f1cb865750 .scope module, "NOT2" "NOT_gate" 4 53, 5 50 0, S_000001f1cb865a70;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000001f1cb905c10 .functor NOT 1, L_000001f1cb907d10, C4<0>, C4<0>, C4<0>;
v000001f1cb879fc0_0 .net "A", 0 0, L_000001f1cb907d10;  alias, 1 drivers
v000001f1cb877cc0_0 .net "R", 0 0, L_000001f1cb905c10;  alias, 1 drivers
S_000001f1cb8663d0 .scope module, "OR1" "OR_gate" 4 36, 5 36 0, S_000001f1cb865a70;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000001f1cb905f20 .functor OR 1, L_000001f1cb9078b0, L_000001f1cb907d10, C4<0>, C4<0>;
v000001f1cb87a060_0 .net "A", 0 0, L_000001f1cb9078b0;  alias, 1 drivers
v000001f1cb877d60_0 .net "B", 0 0, L_000001f1cb907d10;  alias, 1 drivers
v000001f1cb878f80_0 .net "R", 0 0, L_000001f1cb905f20;  alias, 1 drivers
S_000001f1cb865c00 .scope module, "PT" "PassThrough" 4 58, 5 57 0, S_000001f1cb865a70;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000001f1cb905c80 .functor BUFZ 1, L_000001f1cb9078b0, C4<0>, C4<0>, C4<0>;
v000001f1cb879660_0 .net "A", 0 0, L_000001f1cb9078b0;  alias, 1 drivers
v000001f1cb878080_0 .net "R", 0 0, L_000001f1cb905c80;  alias, 1 drivers
S_000001f1cb865d90 .scope module, "SUB" "Subtractor" 4 21, 5 14 0, S_000001f1cb865a70;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001f1cb905ba0 .functor NOT 1, L_000001f1cb907d10, C4<0>, C4<0>, C4<0>;
v000001f1cb878120_0 .net "A", 0 0, L_000001f1cb9078b0;  alias, 1 drivers
v000001f1cb878e40_0 .net "B", 0 0, L_000001f1cb907d10;  alias, 1 drivers
L_000001f1cb8a0740 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001f1cb879840_0 .net "Cin", 0 0, L_000001f1cb8a0740;  1 drivers
v000001f1cb8781c0_0 .net "Cout", 0 0, L_000001f1cb905d60;  alias, 1 drivers
v000001f1cb8798e0_0 .net "S", 0 0, L_000001f1cb905200;  alias, 1 drivers
S_000001f1cb8631d0 .scope module, "FA" "FullAdder" 5 18, 5 1 0, S_000001f1cb865d90;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001f1cb905190 .functor XOR 1, L_000001f1cb9078b0, L_000001f1cb905ba0, C4<0>, C4<0>;
L_000001f1cb905200 .functor XOR 1, L_000001f1cb905190, L_000001f1cb8a0740, C4<0>, C4<0>;
L_000001f1cb905270 .functor AND 1, L_000001f1cb905190, L_000001f1cb8a0740, C4<1>, C4<1>;
L_000001f1cb9052e0 .functor AND 1, L_000001f1cb9078b0, L_000001f1cb905ba0, C4<1>, C4<1>;
L_000001f1cb905d60 .functor OR 1, L_000001f1cb905270, L_000001f1cb9052e0, C4<0>, C4<0>;
v000001f1cb879d40_0 .net "A", 0 0, L_000001f1cb9078b0;  alias, 1 drivers
v000001f1cb877900_0 .net "B", 0 0, L_000001f1cb905ba0;  1 drivers
v000001f1cb877a40_0 .net "Cin", 0 0, L_000001f1cb8a0740;  alias, 1 drivers
v000001f1cb877ae0_0 .net "Cout", 0 0, L_000001f1cb905d60;  alias, 1 drivers
v000001f1cb879520_0 .net "S", 0 0, L_000001f1cb905200;  alias, 1 drivers
v000001f1cb879700_0 .net "and1_out", 0 0, L_000001f1cb905270;  1 drivers
v000001f1cb878800_0 .net "and2_out", 0 0, L_000001f1cb9052e0;  1 drivers
v000001f1cb8784e0_0 .net "xor1_out", 0 0, L_000001f1cb905190;  1 drivers
S_000001f1cb864300 .scope module, "XOR1" "XOR_gate" 4 42, 5 43 0, S_000001f1cb865a70;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000001f1cb905b30 .functor XOR 1, L_000001f1cb9078b0, L_000001f1cb907d10, C4<0>, C4<0>;
v000001f1cb878260_0 .net "A", 0 0, L_000001f1cb9078b0;  alias, 1 drivers
v000001f1cb878300_0 .net "B", 0 0, L_000001f1cb907d10;  alias, 1 drivers
v000001f1cb8783a0_0 .net "R", 0 0, L_000001f1cb905b30;  alias, 1 drivers
S_000001f1cb865f20 .scope generate, "alu_slices[23]" "alu_slices[23]" 3 12, 3 12 0, S_000001f1cb7d4c90;
 .timescale 0 0;
P_000001f1cb7a3940 .param/l "i" 0 3 12, +C4<010111>;
S_000001f1cb866560 .scope generate, "genblk1" "genblk1" 3 13, 3 13 0, S_000001f1cb865f20;
 .timescale 0 0;
S_000001f1cb865430 .scope module, "slice" "ALU_bit_slice" 3 25, 4 1 0, S_000001f1cb866560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /INPUT 3 "F";
    .port_info 4 /OUTPUT 1 "Cout";
    .port_info 5 /OUTPUT 1 "R";
v000001f1cb87a740_0 .net "A", 0 0, L_000001f1cb906b90;  1 drivers
v000001f1cb87a7e0_0 .net "B", 0 0, L_000001f1cb907130;  1 drivers
v000001f1cb87b820_0 .net "Cin", 0 0, L_000001f1cb907630;  1 drivers
v000001f1cb87b8c0_0 .net "Cout", 0 0, v000001f1cb87bb40_0;  1 drivers
v000001f1cb87b960_0 .net "F", 2 0, v000001f1cb88edf0_0;  alias, 1 drivers
v000001f1cb87ba00_0 .var "R", 0 0;
v000001f1cb87a1a0_0 .net "add_cout", 0 0, L_000001f1cb905e40;  1 drivers
v000001f1cb87bdc0_0 .net "and_out", 0 0, L_000001f1cb9037c0;  1 drivers
v000001f1cb87bb40_0 .var "cout_internal", 0 0;
v000001f1cb87be60_0 .net "not_a", 0 0, L_000001f1cb902b10;  1 drivers
v000001f1cb87bf00_0 .net "not_b", 0 0, L_000001f1cb9038a0;  1 drivers
v000001f1cb87c040_0 .net "or_out", 0 0, L_000001f1cb9023a0;  1 drivers
v000001f1cb87c0e0_0 .net "pass_a", 0 0, L_000001f1cb902950;  1 drivers
v000001f1cb87ac40_0 .net "sub", 0 0, L_000001f1cb9060e0;  1 drivers
v000001f1cb87a2e0_0 .net "sub_cout", 0 0, L_000001f1cb903de0;  1 drivers
v000001f1cb87a920_0 .net "sum", 0 0, L_000001f1cb905cf0;  1 drivers
v000001f1cb87ab00_0 .net "xor_out", 0 0, L_000001f1cb903280;  1 drivers
E_000001f1cb7a4700/0 .event anyedge, v000001f1cb7bd770_0, v000001f1cb87b5a0_0, v000001f1cb87b460_0, v000001f1cb87a4c0_0;
E_000001f1cb7a4700/1 .event anyedge, v000001f1cb87c680_0, v000001f1cb87b640_0, v000001f1cb87bbe0_0, v000001f1cb87c400_0;
E_000001f1cb7a4700/2 .event anyedge, v000001f1cb87b320_0, v000001f1cb87c4a0_0, v000001f1cb87b280_0;
E_000001f1cb7a4700 .event/or E_000001f1cb7a4700/0, E_000001f1cb7a4700/1, E_000001f1cb7a4700/2;
S_000001f1cb866a10 .scope module, "ADD" "FullAdder" 4 12, 5 1 0, S_000001f1cb865430;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001f1cb905f90 .functor XOR 1, L_000001f1cb906b90, L_000001f1cb907130, C4<0>, C4<0>;
L_000001f1cb905cf0 .functor XOR 1, L_000001f1cb905f90, L_000001f1cb907630, C4<0>, C4<0>;
L_000001f1cb906070 .functor AND 1, L_000001f1cb905f90, L_000001f1cb907630, C4<1>, C4<1>;
L_000001f1cb905dd0 .functor AND 1, L_000001f1cb906b90, L_000001f1cb907130, C4<1>, C4<1>;
L_000001f1cb905e40 .functor OR 1, L_000001f1cb906070, L_000001f1cb905dd0, C4<0>, C4<0>;
v000001f1cb87c5e0_0 .net "A", 0 0, L_000001f1cb906b90;  alias, 1 drivers
v000001f1cb87c180_0 .net "B", 0 0, L_000001f1cb907130;  alias, 1 drivers
v000001f1cb87b3c0_0 .net "Cin", 0 0, L_000001f1cb907630;  alias, 1 drivers
v000001f1cb87b460_0 .net "Cout", 0 0, L_000001f1cb905e40;  alias, 1 drivers
v000001f1cb87b5a0_0 .net "S", 0 0, L_000001f1cb905cf0;  alias, 1 drivers
v000001f1cb87b140_0 .net "and1_out", 0 0, L_000001f1cb906070;  1 drivers
v000001f1cb87baa0_0 .net "and2_out", 0 0, L_000001f1cb905dd0;  1 drivers
v000001f1cb87c860_0 .net "xor1_out", 0 0, L_000001f1cb905f90;  1 drivers
S_000001f1cb864f80 .scope module, "AND1" "AND_gate" 4 30, 5 29 0, S_000001f1cb865430;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000001f1cb9037c0 .functor AND 1, L_000001f1cb906b90, L_000001f1cb907130, C4<1>, C4<1>;
v000001f1cb87a240_0 .net "A", 0 0, L_000001f1cb906b90;  alias, 1 drivers
v000001f1cb87a9c0_0 .net "B", 0 0, L_000001f1cb907130;  alias, 1 drivers
v000001f1cb87b640_0 .net "R", 0 0, L_000001f1cb9037c0;  alias, 1 drivers
S_000001f1cb8666f0 .scope module, "NOT1" "NOT_gate" 4 48, 5 50 0, S_000001f1cb865430;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000001f1cb902b10 .functor NOT 1, L_000001f1cb906b90, C4<0>, C4<0>, C4<0>;
v000001f1cb87ae20_0 .net "A", 0 0, L_000001f1cb906b90;  alias, 1 drivers
v000001f1cb87b320_0 .net "R", 0 0, L_000001f1cb902b10;  alias, 1 drivers
S_000001f1cb864490 .scope module, "NOT2" "NOT_gate" 4 53, 5 50 0, S_000001f1cb865430;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000001f1cb9038a0 .functor NOT 1, L_000001f1cb907130, C4<0>, C4<0>, C4<0>;
v000001f1cb87a420_0 .net "A", 0 0, L_000001f1cb907130;  alias, 1 drivers
v000001f1cb87b280_0 .net "R", 0 0, L_000001f1cb9038a0;  alias, 1 drivers
S_000001f1cb863b30 .scope module, "OR1" "OR_gate" 4 36, 5 36 0, S_000001f1cb865430;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000001f1cb9023a0 .functor OR 1, L_000001f1cb906b90, L_000001f1cb907130, C4<0>, C4<0>;
v000001f1cb87af60_0 .net "A", 0 0, L_000001f1cb906b90;  alias, 1 drivers
v000001f1cb87b0a0_0 .net "B", 0 0, L_000001f1cb907130;  alias, 1 drivers
v000001f1cb87bbe0_0 .net "R", 0 0, L_000001f1cb9023a0;  alias, 1 drivers
S_000001f1cb863360 .scope module, "PT" "PassThrough" 4 58, 5 57 0, S_000001f1cb865430;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000001f1cb902950 .functor BUFZ 1, L_000001f1cb906b90, C4<0>, C4<0>, C4<0>;
v000001f1cb87c360_0 .net "A", 0 0, L_000001f1cb906b90;  alias, 1 drivers
v000001f1cb87c4a0_0 .net "R", 0 0, L_000001f1cb902950;  alias, 1 drivers
S_000001f1cb866880 .scope module, "SUB" "Subtractor" 4 21, 5 14 0, S_000001f1cb865430;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001f1cb9031a0 .functor NOT 1, L_000001f1cb907130, C4<0>, C4<0>, C4<0>;
v000001f1cb87b6e0_0 .net "A", 0 0, L_000001f1cb906b90;  alias, 1 drivers
v000001f1cb87ad80_0 .net "B", 0 0, L_000001f1cb907130;  alias, 1 drivers
L_000001f1cb8a0788 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001f1cb87aec0_0 .net "Cin", 0 0, L_000001f1cb8a0788;  1 drivers
v000001f1cb87c540_0 .net "Cout", 0 0, L_000001f1cb903de0;  alias, 1 drivers
v000001f1cb87c7c0_0 .net "S", 0 0, L_000001f1cb9060e0;  alias, 1 drivers
S_000001f1cb866ba0 .scope module, "FA" "FullAdder" 5 18, 5 1 0, S_000001f1cb866880;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001f1cb905eb0 .functor XOR 1, L_000001f1cb906b90, L_000001f1cb9031a0, C4<0>, C4<0>;
L_000001f1cb9060e0 .functor XOR 1, L_000001f1cb905eb0, L_000001f1cb8a0788, C4<0>, C4<0>;
L_000001f1cb906150 .functor AND 1, L_000001f1cb905eb0, L_000001f1cb8a0788, C4<1>, C4<1>;
L_000001f1cb903e50 .functor AND 1, L_000001f1cb906b90, L_000001f1cb9031a0, C4<1>, C4<1>;
L_000001f1cb903de0 .functor OR 1, L_000001f1cb906150, L_000001f1cb903e50, C4<0>, C4<0>;
v000001f1cb87a380_0 .net "A", 0 0, L_000001f1cb906b90;  alias, 1 drivers
v000001f1cb87a560_0 .net "B", 0 0, L_000001f1cb9031a0;  1 drivers
v000001f1cb87c220_0 .net "Cin", 0 0, L_000001f1cb8a0788;  alias, 1 drivers
v000001f1cb87c680_0 .net "Cout", 0 0, L_000001f1cb903de0;  alias, 1 drivers
v000001f1cb87a4c0_0 .net "S", 0 0, L_000001f1cb9060e0;  alias, 1 drivers
v000001f1cb87a100_0 .net "and1_out", 0 0, L_000001f1cb906150;  1 drivers
v000001f1cb87a880_0 .net "and2_out", 0 0, L_000001f1cb903e50;  1 drivers
v000001f1cb87b000_0 .net "xor1_out", 0 0, L_000001f1cb905eb0;  1 drivers
S_000001f1cb866d30 .scope module, "XOR1" "XOR_gate" 4 42, 5 43 0, S_000001f1cb865430;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000001f1cb903280 .functor XOR 1, L_000001f1cb906b90, L_000001f1cb907130, C4<0>, C4<0>;
v000001f1cb87c720_0 .net "A", 0 0, L_000001f1cb906b90;  alias, 1 drivers
v000001f1cb87b780_0 .net "B", 0 0, L_000001f1cb907130;  alias, 1 drivers
v000001f1cb87c400_0 .net "R", 0 0, L_000001f1cb903280;  alias, 1 drivers
S_000001f1cb8652a0 .scope generate, "alu_slices[24]" "alu_slices[24]" 3 12, 3 12 0, S_000001f1cb7d4c90;
 .timescale 0 0;
P_000001f1cb7a3fc0 .param/l "i" 0 3 12, +C4<011000>;
S_000001f1cb8634f0 .scope generate, "genblk1" "genblk1" 3 13, 3 13 0, S_000001f1cb8652a0;
 .timescale 0 0;
S_000001f1cb866ec0 .scope module, "slice" "ALU_bit_slice" 3 25, 4 1 0, S_000001f1cb8634f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /INPUT 3 "F";
    .port_info 4 /OUTPUT 1 "Cout";
    .port_info 5 /OUTPUT 1 "R";
v000001f1cb87dbc0_0 .net "A", 0 0, L_000001f1cb9083f0;  1 drivers
v000001f1cb87cf40_0 .net "B", 0 0, L_000001f1cb9074f0;  1 drivers
v000001f1cb87dc60_0 .net "Cin", 0 0, L_000001f1cb908cb0;  1 drivers
v000001f1cb87d1c0_0 .net "Cout", 0 0, v000001f1cb87e340_0;  1 drivers
v000001f1cb87ed40_0 .net "F", 2 0, v000001f1cb88edf0_0;  alias, 1 drivers
v000001f1cb87dd00_0 .var "R", 0 0;
v000001f1cb87de40_0 .net "add_cout", 0 0, L_000001f1cb902720;  1 drivers
v000001f1cb87e840_0 .net "and_out", 0 0, L_000001f1cb902e20;  1 drivers
v000001f1cb87e340_0 .var "cout_internal", 0 0;
v000001f1cb87df80_0 .net "not_a", 0 0, L_000001f1cb902480;  1 drivers
v000001f1cb87e020_0 .net "not_b", 0 0, L_000001f1cb903670;  1 drivers
v000001f1cb87d260_0 .net "or_out", 0 0, L_000001f1cb903440;  1 drivers
v000001f1cb87e160_0 .net "pass_a", 0 0, L_000001f1cb903ec0;  1 drivers
v000001f1cb87ee80_0 .net "sub", 0 0, L_000001f1cb903910;  1 drivers
v000001f1cb87efc0_0 .net "sub_cout", 0 0, L_000001f1cb902f00;  1 drivers
v000001f1cb87e2a0_0 .net "sum", 0 0, L_000001f1cb902cd0;  1 drivers
v000001f1cb87e660_0 .net "xor_out", 0 0, L_000001f1cb903d70;  1 drivers
E_000001f1cb7a4000/0 .event anyedge, v000001f1cb7bd770_0, v000001f1cb87d9e0_0, v000001f1cb87cea0_0, v000001f1cb87d620_0;
E_000001f1cb7a4000/1 .event anyedge, v000001f1cb87d580_0, v000001f1cb87d440_0, v000001f1cb87cb80_0, v000001f1cb87d300_0;
E_000001f1cb7a4000/2 .event anyedge, v000001f1cb87d760_0, v000001f1cb87d120_0, v000001f1cb87eca0_0;
E_000001f1cb7a4000 .event/or E_000001f1cb7a4000/0, E_000001f1cb7a4000/1, E_000001f1cb7a4000/2;
S_000001f1cb863e50 .scope module, "ADD" "FullAdder" 4 12, 5 1 0, S_000001f1cb866ec0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001f1cb903590 .functor XOR 1, L_000001f1cb9083f0, L_000001f1cb9074f0, C4<0>, C4<0>;
L_000001f1cb902cd0 .functor XOR 1, L_000001f1cb903590, L_000001f1cb908cb0, C4<0>, C4<0>;
L_000001f1cb902410 .functor AND 1, L_000001f1cb903590, L_000001f1cb908cb0, C4<1>, C4<1>;
L_000001f1cb902790 .functor AND 1, L_000001f1cb9083f0, L_000001f1cb9074f0, C4<1>, C4<1>;
L_000001f1cb902720 .functor OR 1, L_000001f1cb902410, L_000001f1cb902790, C4<0>, C4<0>;
v000001f1cb87aba0_0 .net "A", 0 0, L_000001f1cb9083f0;  alias, 1 drivers
v000001f1cb87e520_0 .net "B", 0 0, L_000001f1cb9074f0;  alias, 1 drivers
v000001f1cb87ce00_0 .net "Cin", 0 0, L_000001f1cb908cb0;  alias, 1 drivers
v000001f1cb87cea0_0 .net "Cout", 0 0, L_000001f1cb902720;  alias, 1 drivers
v000001f1cb87d9e0_0 .net "S", 0 0, L_000001f1cb902cd0;  alias, 1 drivers
v000001f1cb87d080_0 .net "and1_out", 0 0, L_000001f1cb902410;  1 drivers
v000001f1cb87eb60_0 .net "and2_out", 0 0, L_000001f1cb902790;  1 drivers
v000001f1cb87cfe0_0 .net "xor1_out", 0 0, L_000001f1cb903590;  1 drivers
S_000001f1cb863680 .scope module, "AND1" "AND_gate" 4 30, 5 29 0, S_000001f1cb866ec0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000001f1cb902e20 .functor AND 1, L_000001f1cb9083f0, L_000001f1cb9074f0, C4<1>, C4<1>;
v000001f1cb87d6c0_0 .net "A", 0 0, L_000001f1cb9083f0;  alias, 1 drivers
v000001f1cb87db20_0 .net "B", 0 0, L_000001f1cb9074f0;  alias, 1 drivers
v000001f1cb87d440_0 .net "R", 0 0, L_000001f1cb902e20;  alias, 1 drivers
S_000001f1cb863810 .scope module, "NOT1" "NOT_gate" 4 48, 5 50 0, S_000001f1cb866ec0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000001f1cb902480 .functor NOT 1, L_000001f1cb9083f0, C4<0>, C4<0>, C4<0>;
v000001f1cb87d8a0_0 .net "A", 0 0, L_000001f1cb9083f0;  alias, 1 drivers
v000001f1cb87d760_0 .net "R", 0 0, L_000001f1cb902480;  alias, 1 drivers
S_000001f1cb8639a0 .scope module, "NOT2" "NOT_gate" 4 53, 5 50 0, S_000001f1cb866ec0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000001f1cb903670 .functor NOT 1, L_000001f1cb9074f0, C4<0>, C4<0>, C4<0>;
v000001f1cb87eac0_0 .net "A", 0 0, L_000001f1cb9074f0;  alias, 1 drivers
v000001f1cb87eca0_0 .net "R", 0 0, L_000001f1cb903670;  alias, 1 drivers
S_000001f1cb863cc0 .scope module, "OR1" "OR_gate" 4 36, 5 36 0, S_000001f1cb866ec0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000001f1cb903440 .functor OR 1, L_000001f1cb9083f0, L_000001f1cb9074f0, C4<0>, C4<0>;
v000001f1cb87e200_0 .net "A", 0 0, L_000001f1cb9083f0;  alias, 1 drivers
v000001f1cb87e5c0_0 .net "B", 0 0, L_000001f1cb9074f0;  alias, 1 drivers
v000001f1cb87cb80_0 .net "R", 0 0, L_000001f1cb903440;  alias, 1 drivers
S_000001f1cb863fe0 .scope module, "PT" "PassThrough" 4 58, 5 57 0, S_000001f1cb866ec0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000001f1cb903ec0 .functor BUFZ 1, L_000001f1cb9083f0, C4<0>, C4<0>, C4<0>;
v000001f1cb87dee0_0 .net "A", 0 0, L_000001f1cb9083f0;  alias, 1 drivers
v000001f1cb87d120_0 .net "R", 0 0, L_000001f1cb903ec0;  alias, 1 drivers
S_000001f1cb864170 .scope module, "SUB" "Subtractor" 4 21, 5 14 0, S_000001f1cb866ec0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001f1cb903ad0 .functor NOT 1, L_000001f1cb9074f0, C4<0>, C4<0>, C4<0>;
v000001f1cb87e480_0 .net "A", 0 0, L_000001f1cb9083f0;  alias, 1 drivers
v000001f1cb87d800_0 .net "B", 0 0, L_000001f1cb9074f0;  alias, 1 drivers
L_000001f1cb8a07d0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001f1cb87ca40_0 .net "Cin", 0 0, L_000001f1cb8a07d0;  1 drivers
v000001f1cb87ccc0_0 .net "Cout", 0 0, L_000001f1cb902f00;  alias, 1 drivers
v000001f1cb87da80_0 .net "S", 0 0, L_000001f1cb903910;  alias, 1 drivers
S_000001f1cb864620 .scope module, "FA" "FullAdder" 5 18, 5 1 0, S_000001f1cb864170;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001f1cb903c20 .functor XOR 1, L_000001f1cb9083f0, L_000001f1cb903ad0, C4<0>, C4<0>;
L_000001f1cb903910 .functor XOR 1, L_000001f1cb903c20, L_000001f1cb8a07d0, C4<0>, C4<0>;
L_000001f1cb9033d0 .functor AND 1, L_000001f1cb903c20, L_000001f1cb8a07d0, C4<1>, C4<1>;
L_000001f1cb902d40 .functor AND 1, L_000001f1cb9083f0, L_000001f1cb903ad0, C4<1>, C4<1>;
L_000001f1cb902f00 .functor OR 1, L_000001f1cb9033d0, L_000001f1cb902d40, C4<0>, C4<0>;
v000001f1cb87ef20_0 .net "A", 0 0, L_000001f1cb9083f0;  alias, 1 drivers
v000001f1cb87d940_0 .net "B", 0 0, L_000001f1cb903ad0;  1 drivers
v000001f1cb87d4e0_0 .net "Cin", 0 0, L_000001f1cb8a07d0;  alias, 1 drivers
v000001f1cb87d580_0 .net "Cout", 0 0, L_000001f1cb902f00;  alias, 1 drivers
v000001f1cb87d620_0 .net "S", 0 0, L_000001f1cb903910;  alias, 1 drivers
v000001f1cb87e3e0_0 .net "and1_out", 0 0, L_000001f1cb9033d0;  1 drivers
v000001f1cb87ec00_0 .net "and2_out", 0 0, L_000001f1cb902d40;  1 drivers
v000001f1cb87ea20_0 .net "xor1_out", 0 0, L_000001f1cb903c20;  1 drivers
S_000001f1cb8647b0 .scope module, "XOR1" "XOR_gate" 4 42, 5 43 0, S_000001f1cb866ec0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000001f1cb903d70 .functor XOR 1, L_000001f1cb9083f0, L_000001f1cb9074f0, C4<0>, C4<0>;
v000001f1cb87dda0_0 .net "A", 0 0, L_000001f1cb9083f0;  alias, 1 drivers
v000001f1cb87e7a0_0 .net "B", 0 0, L_000001f1cb9074f0;  alias, 1 drivers
v000001f1cb87d300_0 .net "R", 0 0, L_000001f1cb903d70;  alias, 1 drivers
S_000001f1cb864940 .scope generate, "alu_slices[25]" "alu_slices[25]" 3 12, 3 12 0, S_000001f1cb7d4c90;
 .timescale 0 0;
P_000001f1cb7a4100 .param/l "i" 0 3 12, +C4<011001>;
S_000001f1cb8655c0 .scope generate, "genblk1" "genblk1" 3 13, 3 13 0, S_000001f1cb864940;
 .timescale 0 0;
S_000001f1cb864ad0 .scope module, "slice" "ALU_bit_slice" 3 25, 4 1 0, S_000001f1cb8655c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /INPUT 3 "F";
    .port_info 4 /OUTPUT 1 "Cout";
    .port_info 5 /OUTPUT 1 "R";
v000001f1cb880cf0_0 .net "A", 0 0, L_000001f1cb908c10;  1 drivers
v000001f1cb880250_0 .net "B", 0 0, L_000001f1cb9071d0;  1 drivers
v000001f1cb882190_0 .net "Cin", 0 0, L_000001f1cb907770;  1 drivers
v000001f1cb880430_0 .net "Cout", 0 0, v000001f1cb881bf0_0;  1 drivers
v000001f1cb881ab0_0 .net "F", 2 0, v000001f1cb88edf0_0;  alias, 1 drivers
v000001f1cb881b50_0 .var "R", 0 0;
v000001f1cb880c50_0 .net "add_cout", 0 0, L_000001f1cb902bf0;  1 drivers
v000001f1cb8806b0_0 .net "and_out", 0 0, L_000001f1cb903600;  1 drivers
v000001f1cb881bf0_0 .var "cout_internal", 0 0;
v000001f1cb880f70_0 .net "not_a", 0 0, L_000001f1cb903750;  1 drivers
v000001f1cb8810b0_0 .net "not_b", 0 0, L_000001f1cb902330;  1 drivers
v000001f1cb881c90_0 .net "or_out", 0 0, L_000001f1cb9036e0;  1 drivers
v000001f1cb8807f0_0 .net "pass_a", 0 0, L_000001f1cb903830;  1 drivers
v000001f1cb880110_0 .net "sub", 0 0, L_000001f1cb9034b0;  1 drivers
v000001f1cb881650_0 .net "sub_cout", 0 0, L_000001f1cb902e90;  1 drivers
v000001f1cb880750_0 .net "sum", 0 0, L_000001f1cb902c60;  1 drivers
v000001f1cb880890_0 .net "xor_out", 0 0, L_000001f1cb902560;  1 drivers
E_000001f1cb7a43c0/0 .event anyedge, v000001f1cb7bd770_0, v000001f1cb87e980_0, v000001f1cb87d3a0_0, v000001f1cb87fc40_0;
E_000001f1cb7a43c0/1 .event anyedge, v000001f1cb87f920_0, v000001f1cb87cae0_0, v000001f1cb87f560_0, v000001f1cb87f1a0_0;
E_000001f1cb7a43c0/2 .event anyedge, v000001f1cb87f240_0, v000001f1cb87f9c0_0, v000001f1cb87f2e0_0;
E_000001f1cb7a43c0 .event/or E_000001f1cb7a43c0/0, E_000001f1cb7a43c0/1, E_000001f1cb7a43c0/2;
S_000001f1cb864c60 .scope module, "ADD" "FullAdder" 4 12, 5 1 0, S_000001f1cb864ad0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001f1cb903360 .functor XOR 1, L_000001f1cb908c10, L_000001f1cb9071d0, C4<0>, C4<0>;
L_000001f1cb902c60 .functor XOR 1, L_000001f1cb903360, L_000001f1cb907770, C4<0>, C4<0>;
L_000001f1cb902db0 .functor AND 1, L_000001f1cb903360, L_000001f1cb907770, C4<1>, C4<1>;
L_000001f1cb902b80 .functor AND 1, L_000001f1cb908c10, L_000001f1cb9071d0, C4<1>, C4<1>;
L_000001f1cb902bf0 .functor OR 1, L_000001f1cb902db0, L_000001f1cb902b80, C4<0>, C4<0>;
v000001f1cb87e0c0_0 .net "A", 0 0, L_000001f1cb908c10;  alias, 1 drivers
v000001f1cb87e700_0 .net "B", 0 0, L_000001f1cb9071d0;  alias, 1 drivers
v000001f1cb87e8e0_0 .net "Cin", 0 0, L_000001f1cb907770;  alias, 1 drivers
v000001f1cb87d3a0_0 .net "Cout", 0 0, L_000001f1cb902bf0;  alias, 1 drivers
v000001f1cb87e980_0 .net "S", 0 0, L_000001f1cb902c60;  alias, 1 drivers
v000001f1cb87ede0_0 .net "and1_out", 0 0, L_000001f1cb902db0;  1 drivers
v000001f1cb87f060_0 .net "and2_out", 0 0, L_000001f1cb902b80;  1 drivers
v000001f1cb87c900_0 .net "xor1_out", 0 0, L_000001f1cb903360;  1 drivers
S_000001f1cb864df0 .scope module, "AND1" "AND_gate" 4 30, 5 29 0, S_000001f1cb864ad0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000001f1cb903600 .functor AND 1, L_000001f1cb908c10, L_000001f1cb9071d0, C4<1>, C4<1>;
v000001f1cb87cd60_0 .net "A", 0 0, L_000001f1cb908c10;  alias, 1 drivers
v000001f1cb87c9a0_0 .net "B", 0 0, L_000001f1cb9071d0;  alias, 1 drivers
v000001f1cb87cae0_0 .net "R", 0 0, L_000001f1cb903600;  alias, 1 drivers
S_000001f1cb8692b0 .scope module, "NOT1" "NOT_gate" 4 48, 5 50 0, S_000001f1cb864ad0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000001f1cb903750 .functor NOT 1, L_000001f1cb908c10, C4<0>, C4<0>, C4<0>;
v000001f1cb87cc20_0 .net "A", 0 0, L_000001f1cb908c10;  alias, 1 drivers
v000001f1cb87f240_0 .net "R", 0 0, L_000001f1cb903750;  alias, 1 drivers
S_000001f1cb86ad40 .scope module, "NOT2" "NOT_gate" 4 53, 5 50 0, S_000001f1cb864ad0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000001f1cb902330 .functor NOT 1, L_000001f1cb9071d0, C4<0>, C4<0>, C4<0>;
v000001f1cb87f7e0_0 .net "A", 0 0, L_000001f1cb9071d0;  alias, 1 drivers
v000001f1cb87f2e0_0 .net "R", 0 0, L_000001f1cb902330;  alias, 1 drivers
S_000001f1cb867b40 .scope module, "OR1" "OR_gate" 4 36, 5 36 0, S_000001f1cb864ad0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000001f1cb9036e0 .functor OR 1, L_000001f1cb908c10, L_000001f1cb9071d0, C4<0>, C4<0>;
v000001f1cb87fd80_0 .net "A", 0 0, L_000001f1cb908c10;  alias, 1 drivers
v000001f1cb87f380_0 .net "B", 0 0, L_000001f1cb9071d0;  alias, 1 drivers
v000001f1cb87f560_0 .net "R", 0 0, L_000001f1cb9036e0;  alias, 1 drivers
S_000001f1cb867cd0 .scope module, "PT" "PassThrough" 4 58, 5 57 0, S_000001f1cb864ad0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000001f1cb903830 .functor BUFZ 1, L_000001f1cb908c10, C4<0>, C4<0>, C4<0>;
v000001f1cb87fe20_0 .net "A", 0 0, L_000001f1cb908c10;  alias, 1 drivers
v000001f1cb87f9c0_0 .net "R", 0 0, L_000001f1cb903830;  alias, 1 drivers
S_000001f1cb869440 .scope module, "SUB" "Subtractor" 4 21, 5 14 0, S_000001f1cb864ad0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001f1cb903c90 .functor NOT 1, L_000001f1cb9071d0, C4<0>, C4<0>, C4<0>;
v000001f1cb87f4c0_0 .net "A", 0 0, L_000001f1cb908c10;  alias, 1 drivers
v000001f1cb87fce0_0 .net "B", 0 0, L_000001f1cb9071d0;  alias, 1 drivers
L_000001f1cb8a0818 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001f1cb87f6a0_0 .net "Cin", 0 0, L_000001f1cb8a0818;  1 drivers
v000001f1cb87fec0_0 .net "Cout", 0 0, L_000001f1cb902e90;  alias, 1 drivers
v000001f1cb87f740_0 .net "S", 0 0, L_000001f1cb9034b0;  alias, 1 drivers
S_000001f1cb86aed0 .scope module, "FA" "FullAdder" 5 18, 5 1 0, S_000001f1cb869440;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001f1cb9026b0 .functor XOR 1, L_000001f1cb908c10, L_000001f1cb903c90, C4<0>, C4<0>;
L_000001f1cb9034b0 .functor XOR 1, L_000001f1cb9026b0, L_000001f1cb8a0818, C4<0>, C4<0>;
L_000001f1cb903520 .functor AND 1, L_000001f1cb9026b0, L_000001f1cb8a0818, C4<1>, C4<1>;
L_000001f1cb9024f0 .functor AND 1, L_000001f1cb908c10, L_000001f1cb903c90, C4<1>, C4<1>;
L_000001f1cb902e90 .functor OR 1, L_000001f1cb903520, L_000001f1cb9024f0, C4<0>, C4<0>;
v000001f1cb87f420_0 .net "A", 0 0, L_000001f1cb908c10;  alias, 1 drivers
v000001f1cb87fa60_0 .net "B", 0 0, L_000001f1cb903c90;  1 drivers
v000001f1cb87f600_0 .net "Cin", 0 0, L_000001f1cb8a0818;  alias, 1 drivers
v000001f1cb87f920_0 .net "Cout", 0 0, L_000001f1cb902e90;  alias, 1 drivers
v000001f1cb87fc40_0 .net "S", 0 0, L_000001f1cb9034b0;  alias, 1 drivers
v000001f1cb87fba0_0 .net "and1_out", 0 0, L_000001f1cb903520;  1 drivers
v000001f1cb87f880_0 .net "and2_out", 0 0, L_000001f1cb9024f0;  1 drivers
v000001f1cb87fb00_0 .net "xor1_out", 0 0, L_000001f1cb9026b0;  1 drivers
S_000001f1cb8679b0 .scope module, "XOR1" "XOR_gate" 4 42, 5 43 0, S_000001f1cb864ad0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000001f1cb902560 .functor XOR 1, L_000001f1cb908c10, L_000001f1cb9071d0, C4<0>, C4<0>;
v000001f1cb87ff60_0 .net "A", 0 0, L_000001f1cb908c10;  alias, 1 drivers
v000001f1cb87f100_0 .net "B", 0 0, L_000001f1cb9071d0;  alias, 1 drivers
v000001f1cb87f1a0_0 .net "R", 0 0, L_000001f1cb902560;  alias, 1 drivers
S_000001f1cb8687c0 .scope generate, "alu_slices[26]" "alu_slices[26]" 3 12, 3 12 0, S_000001f1cb7d4c90;
 .timescale 0 0;
P_000001f1cb7a4400 .param/l "i" 0 3 12, +C4<011010>;
S_000001f1cb86a700 .scope generate, "genblk1" "genblk1" 3 13, 3 13 0, S_000001f1cb8687c0;
 .timescale 0 0;
S_000001f1cb869120 .scope module, "slice" "ALU_bit_slice" 3 25, 4 1 0, S_000001f1cb86a700;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /INPUT 3 "F";
    .port_info 4 /OUTPUT 1 "Cout";
    .port_info 5 /OUTPUT 1 "R";
v000001f1cb881330_0 .net "A", 0 0, L_000001f1cb9085d0;  1 drivers
v000001f1cb8815b0_0 .net "B", 0 0, L_000001f1cb907270;  1 drivers
v000001f1cb8825f0_0 .net "Cin", 0 0, L_000001f1cb907590;  1 drivers
v000001f1cb882410_0 .net "Cout", 0 0, v000001f1cb881a10_0;  1 drivers
v000001f1cb882230_0 .net "F", 2 0, v000001f1cb88edf0_0;  alias, 1 drivers
v000001f1cb8816f0_0 .var "R", 0 0;
v000001f1cb882050_0 .net "add_cout", 0 0, L_000001f1cb903210;  1 drivers
v000001f1cb881830_0 .net "and_out", 0 0, L_000001f1cb902800;  1 drivers
v000001f1cb881a10_0 .var "cout_internal", 0 0;
v000001f1cb8818d0_0 .net "not_a", 0 0, L_000001f1cb9028e0;  1 drivers
v000001f1cb8820f0_0 .net "not_b", 0 0, L_000001f1cb9029c0;  1 drivers
v000001f1cb882cd0_0 .net "or_out", 0 0, L_000001f1cb903b40;  1 drivers
v000001f1cb883770_0 .net "pass_a", 0 0, L_000001f1cb903a60;  1 drivers
v000001f1cb882d70_0 .net "sub", 0 0, L_000001f1cb902fe0;  1 drivers
v000001f1cb883e50_0 .net "sub_cout", 0 0, L_000001f1cb9039f0;  1 drivers
v000001f1cb884710_0 .net "sum", 0 0, L_000001f1cb903130;  1 drivers
v000001f1cb8848f0_0 .net "xor_out", 0 0, L_000001f1cb902870;  1 drivers
E_000001f1cb7a3b80/0 .event anyedge, v000001f1cb7bd770_0, v000001f1cb880d90_0, v000001f1cb881dd0_0, v000001f1cb882870_0;
E_000001f1cb7a3b80/1 .event anyedge, v000001f1cb882550_0, v000001f1cb881150_0, v000001f1cb880390_0, v000001f1cb880bb0_0;
E_000001f1cb7a3b80/2 .event anyedge, v000001f1cb880a70_0, v000001f1cb880930_0, v000001f1cb881e70_0;
E_000001f1cb7a3b80 .event/or E_000001f1cb7a3b80/0, E_000001f1cb7a3b80/1, E_000001f1cb7a3b80/2;
S_000001f1cb867e60 .scope module, "ADD" "FullAdder" 4 12, 5 1 0, S_000001f1cb869120;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001f1cb903d00 .functor XOR 1, L_000001f1cb9085d0, L_000001f1cb907270, C4<0>, C4<0>;
L_000001f1cb903130 .functor XOR 1, L_000001f1cb903d00, L_000001f1cb907590, C4<0>, C4<0>;
L_000001f1cb902f70 .functor AND 1, L_000001f1cb903d00, L_000001f1cb907590, C4<1>, C4<1>;
L_000001f1cb9025d0 .functor AND 1, L_000001f1cb9085d0, L_000001f1cb907270, C4<1>, C4<1>;
L_000001f1cb903210 .functor OR 1, L_000001f1cb902f70, L_000001f1cb9025d0, C4<0>, C4<0>;
v000001f1cb881d30_0 .net "A", 0 0, L_000001f1cb9085d0;  alias, 1 drivers
v000001f1cb8802f0_0 .net "B", 0 0, L_000001f1cb907270;  alias, 1 drivers
v000001f1cb8804d0_0 .net "Cin", 0 0, L_000001f1cb907590;  alias, 1 drivers
v000001f1cb881dd0_0 .net "Cout", 0 0, L_000001f1cb903210;  alias, 1 drivers
v000001f1cb880d90_0 .net "S", 0 0, L_000001f1cb903130;  alias, 1 drivers
v000001f1cb8809d0_0 .net "and1_out", 0 0, L_000001f1cb902f70;  1 drivers
v000001f1cb880610_0 .net "and2_out", 0 0, L_000001f1cb9025d0;  1 drivers
v000001f1cb8824b0_0 .net "xor1_out", 0 0, L_000001f1cb903d00;  1 drivers
S_000001f1cb86a3e0 .scope module, "AND1" "AND_gate" 4 30, 5 29 0, S_000001f1cb869120;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000001f1cb902800 .functor AND 1, L_000001f1cb9085d0, L_000001f1cb907270, C4<1>, C4<1>;
v000001f1cb881470_0 .net "A", 0 0, L_000001f1cb9085d0;  alias, 1 drivers
v000001f1cb8813d0_0 .net "B", 0 0, L_000001f1cb907270;  alias, 1 drivers
v000001f1cb881150_0 .net "R", 0 0, L_000001f1cb902800;  alias, 1 drivers
S_000001f1cb868f90 .scope module, "NOT1" "NOT_gate" 4 48, 5 50 0, S_000001f1cb869120;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000001f1cb9028e0 .functor NOT 1, L_000001f1cb9085d0, C4<0>, C4<0>, C4<0>;
v000001f1cb881510_0 .net "A", 0 0, L_000001f1cb9085d0;  alias, 1 drivers
v000001f1cb880a70_0 .net "R", 0 0, L_000001f1cb9028e0;  alias, 1 drivers
S_000001f1cb867ff0 .scope module, "NOT2" "NOT_gate" 4 53, 5 50 0, S_000001f1cb869120;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000001f1cb9029c0 .functor NOT 1, L_000001f1cb907270, C4<0>, C4<0>, C4<0>;
v000001f1cb880e30_0 .net "A", 0 0, L_000001f1cb907270;  alias, 1 drivers
v000001f1cb881e70_0 .net "R", 0 0, L_000001f1cb9029c0;  alias, 1 drivers
S_000001f1cb86a250 .scope module, "OR1" "OR_gate" 4 36, 5 36 0, S_000001f1cb869120;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000001f1cb903b40 .functor OR 1, L_000001f1cb9085d0, L_000001f1cb907270, C4<0>, C4<0>;
v000001f1cb8822d0_0 .net "A", 0 0, L_000001f1cb9085d0;  alias, 1 drivers
v000001f1cb881f10_0 .net "B", 0 0, L_000001f1cb907270;  alias, 1 drivers
v000001f1cb880390_0 .net "R", 0 0, L_000001f1cb903b40;  alias, 1 drivers
S_000001f1cb8698f0 .scope module, "PT" "PassThrough" 4 58, 5 57 0, S_000001f1cb869120;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000001f1cb903a60 .functor BUFZ 1, L_000001f1cb9085d0, C4<0>, C4<0>, C4<0>;
v000001f1cb880ed0_0 .net "A", 0 0, L_000001f1cb9085d0;  alias, 1 drivers
v000001f1cb880930_0 .net "R", 0 0, L_000001f1cb903a60;  alias, 1 drivers
S_000001f1cb869760 .scope module, "SUB" "Subtractor" 4 21, 5 14 0, S_000001f1cb869120;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001f1cb9030c0 .functor NOT 1, L_000001f1cb907270, C4<0>, C4<0>, C4<0>;
v000001f1cb880570_0 .net "A", 0 0, L_000001f1cb9085d0;  alias, 1 drivers
v000001f1cb8827d0_0 .net "B", 0 0, L_000001f1cb907270;  alias, 1 drivers
L_000001f1cb8a0860 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001f1cb8801b0_0 .net "Cin", 0 0, L_000001f1cb8a0860;  1 drivers
v000001f1cb880b10_0 .net "Cout", 0 0, L_000001f1cb9039f0;  alias, 1 drivers
v000001f1cb881790_0 .net "S", 0 0, L_000001f1cb902fe0;  alias, 1 drivers
S_000001f1cb868630 .scope module, "FA" "FullAdder" 5 18, 5 1 0, S_000001f1cb869760;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001f1cb903980 .functor XOR 1, L_000001f1cb9085d0, L_000001f1cb9030c0, C4<0>, C4<0>;
L_000001f1cb902fe0 .functor XOR 1, L_000001f1cb903980, L_000001f1cb8a0860, C4<0>, C4<0>;
L_000001f1cb902640 .functor AND 1, L_000001f1cb903980, L_000001f1cb8a0860, C4<1>, C4<1>;
L_000001f1cb903050 .functor AND 1, L_000001f1cb9085d0, L_000001f1cb9030c0, C4<1>, C4<1>;
L_000001f1cb9039f0 .functor OR 1, L_000001f1cb902640, L_000001f1cb903050, C4<0>, C4<0>;
v000001f1cb8811f0_0 .net "A", 0 0, L_000001f1cb9085d0;  alias, 1 drivers
v000001f1cb881fb0_0 .net "B", 0 0, L_000001f1cb9030c0;  1 drivers
v000001f1cb882370_0 .net "Cin", 0 0, L_000001f1cb8a0860;  alias, 1 drivers
v000001f1cb882550_0 .net "Cout", 0 0, L_000001f1cb9039f0;  alias, 1 drivers
v000001f1cb882870_0 .net "S", 0 0, L_000001f1cb902fe0;  alias, 1 drivers
v000001f1cb881970_0 .net "and1_out", 0 0, L_000001f1cb902640;  1 drivers
v000001f1cb882690_0 .net "and2_out", 0 0, L_000001f1cb903050;  1 drivers
v000001f1cb882730_0 .net "xor1_out", 0 0, L_000001f1cb903980;  1 drivers
S_000001f1cb869f30 .scope module, "XOR1" "XOR_gate" 4 42, 5 43 0, S_000001f1cb869120;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000001f1cb902870 .functor XOR 1, L_000001f1cb9085d0, L_000001f1cb907270, C4<0>, C4<0>;
v000001f1cb881010_0 .net "A", 0 0, L_000001f1cb9085d0;  alias, 1 drivers
v000001f1cb881290_0 .net "B", 0 0, L_000001f1cb907270;  alias, 1 drivers
v000001f1cb880bb0_0 .net "R", 0 0, L_000001f1cb902870;  alias, 1 drivers
S_000001f1cb868180 .scope generate, "alu_slices[27]" "alu_slices[27]" 3 12, 3 12 0, S_000001f1cb7d4c90;
 .timescale 0 0;
P_000001f1cb7a4480 .param/l "i" 0 3 12, +C4<011011>;
S_000001f1cb868310 .scope generate, "genblk1" "genblk1" 3 13, 3 13 0, S_000001f1cb868180;
 .timescale 0 0;
S_000001f1cb869a80 .scope module, "slice" "ALU_bit_slice" 3 25, 4 1 0, S_000001f1cb868310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /INPUT 3 "F";
    .port_info 4 /OUTPUT 1 "Cout";
    .port_info 5 /OUTPUT 1 "R";
v000001f1cb883950_0 .net "A", 0 0, L_000001f1cb9088f0;  1 drivers
v000001f1cb884ad0_0 .net "B", 0 0, L_000001f1cb907bd0;  1 drivers
v000001f1cb883bd0_0 .net "Cin", 0 0, L_000001f1cb9080d0;  1 drivers
v000001f1cb882910_0 .net "Cout", 0 0, v000001f1cb883d10_0;  1 drivers
v000001f1cb883c70_0 .net "F", 2 0, v000001f1cb88edf0_0;  alias, 1 drivers
v000001f1cb884b70_0 .var "R", 0 0;
v000001f1cb884c10_0 .net "add_cout", 0 0, L_000001f1cb918c90;  1 drivers
v000001f1cb883630_0 .net "and_out", 0 0, L_000001f1cb919f60;  1 drivers
v000001f1cb883d10_0 .var "cout_internal", 0 0;
v000001f1cb883130_0 .net "not_a", 0 0, L_000001f1cb918d00;  1 drivers
v000001f1cb884cb0_0 .net "not_b", 0 0, L_000001f1cb918440;  1 drivers
v000001f1cb884df0_0 .net "or_out", 0 0, L_000001f1cb918fa0;  1 drivers
v000001f1cb884e90_0 .net "pass_a", 0 0, L_000001f1cb9188a0;  1 drivers
v000001f1cb883270_0 .net "sub", 0 0, L_000001f1cb919710;  1 drivers
v000001f1cb882c30_0 .net "sub_cout", 0 0, L_000001f1cb9192b0;  1 drivers
v000001f1cb883db0_0 .net "sum", 0 0, L_000001f1cb918ec0;  1 drivers
v000001f1cb884f30_0 .net "xor_out", 0 0, L_000001f1cb918750;  1 drivers
E_000001f1cb7a3f80/0 .event anyedge, v000001f1cb7bd770_0, v000001f1cb882e10_0, v000001f1cb883810_0, v000001f1cb884210_0;
E_000001f1cb7a3f80/1 .event anyedge, v000001f1cb8847b0_0, v000001f1cb884850_0, v000001f1cb883590_0, v000001f1cb883450_0;
E_000001f1cb7a3f80/2 .event anyedge, v000001f1cb882b90_0, v000001f1cb8840d0_0, v000001f1cb883f90_0;
E_000001f1cb7a3f80 .event/or E_000001f1cb7a3f80/0, E_000001f1cb7a3f80/1, E_000001f1cb7a3f80/2;
S_000001f1cb8695d0 .scope module, "ADD" "FullAdder" 4 12, 5 1 0, S_000001f1cb869a80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001f1cb918670 .functor XOR 1, L_000001f1cb9088f0, L_000001f1cb907bd0, C4<0>, C4<0>;
L_000001f1cb918ec0 .functor XOR 1, L_000001f1cb918670, L_000001f1cb9080d0, C4<0>, C4<0>;
L_000001f1cb9183d0 .functor AND 1, L_000001f1cb918670, L_000001f1cb9080d0, C4<1>, C4<1>;
L_000001f1cb919940 .functor AND 1, L_000001f1cb9088f0, L_000001f1cb907bd0, C4<1>, C4<1>;
L_000001f1cb918c90 .functor OR 1, L_000001f1cb9183d0, L_000001f1cb919940, C4<0>, C4<0>;
v000001f1cb884170_0 .net "A", 0 0, L_000001f1cb9088f0;  alias, 1 drivers
v000001f1cb8834f0_0 .net "B", 0 0, L_000001f1cb907bd0;  alias, 1 drivers
v000001f1cb8829b0_0 .net "Cin", 0 0, L_000001f1cb9080d0;  alias, 1 drivers
v000001f1cb883810_0 .net "Cout", 0 0, L_000001f1cb918c90;  alias, 1 drivers
v000001f1cb882e10_0 .net "S", 0 0, L_000001f1cb918ec0;  alias, 1 drivers
v000001f1cb884d50_0 .net "and1_out", 0 0, L_000001f1cb9183d0;  1 drivers
v000001f1cb883a90_0 .net "and2_out", 0 0, L_000001f1cb919940;  1 drivers
v000001f1cb8843f0_0 .net "xor1_out", 0 0, L_000001f1cb918670;  1 drivers
S_000001f1cb8684a0 .scope module, "AND1" "AND_gate" 4 30, 5 29 0, S_000001f1cb869a80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000001f1cb919f60 .functor AND 1, L_000001f1cb9088f0, L_000001f1cb907bd0, C4<1>, C4<1>;
v000001f1cb884030_0 .net "A", 0 0, L_000001f1cb9088f0;  alias, 1 drivers
v000001f1cb882eb0_0 .net "B", 0 0, L_000001f1cb907bd0;  alias, 1 drivers
v000001f1cb884850_0 .net "R", 0 0, L_000001f1cb919f60;  alias, 1 drivers
S_000001f1cb869c10 .scope module, "NOT1" "NOT_gate" 4 48, 5 50 0, S_000001f1cb869a80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000001f1cb918d00 .functor NOT 1, L_000001f1cb9088f0, C4<0>, C4<0>, C4<0>;
v000001f1cb884530_0 .net "A", 0 0, L_000001f1cb9088f0;  alias, 1 drivers
v000001f1cb882b90_0 .net "R", 0 0, L_000001f1cb918d00;  alias, 1 drivers
S_000001f1cb869da0 .scope module, "NOT2" "NOT_gate" 4 53, 5 50 0, S_000001f1cb869a80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000001f1cb918440 .functor NOT 1, L_000001f1cb907bd0, C4<0>, C4<0>, C4<0>;
v000001f1cb8839f0_0 .net "A", 0 0, L_000001f1cb907bd0;  alias, 1 drivers
v000001f1cb883f90_0 .net "R", 0 0, L_000001f1cb918440;  alias, 1 drivers
S_000001f1cb86a0c0 .scope module, "OR1" "OR_gate" 4 36, 5 36 0, S_000001f1cb869a80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000001f1cb918fa0 .functor OR 1, L_000001f1cb9088f0, L_000001f1cb907bd0, C4<0>, C4<0>;
v000001f1cb884350_0 .net "A", 0 0, L_000001f1cb9088f0;  alias, 1 drivers
v000001f1cb8842b0_0 .net "B", 0 0, L_000001f1cb907bd0;  alias, 1 drivers
v000001f1cb883590_0 .net "R", 0 0, L_000001f1cb918fa0;  alias, 1 drivers
S_000001f1cb86a890 .scope module, "PT" "PassThrough" 4 58, 5 57 0, S_000001f1cb869a80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000001f1cb9188a0 .functor BUFZ 1, L_000001f1cb9088f0, C4<0>, C4<0>, C4<0>;
v000001f1cb8836d0_0 .net "A", 0 0, L_000001f1cb9088f0;  alias, 1 drivers
v000001f1cb8840d0_0 .net "R", 0 0, L_000001f1cb9188a0;  alias, 1 drivers
S_000001f1cb86a570 .scope module, "SUB" "Subtractor" 4 21, 5 14 0, S_000001f1cb869a80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001f1cb918910 .functor NOT 1, L_000001f1cb907bd0, C4<0>, C4<0>, C4<0>;
v000001f1cb884490_0 .net "A", 0 0, L_000001f1cb9088f0;  alias, 1 drivers
v000001f1cb884990_0 .net "B", 0 0, L_000001f1cb907bd0;  alias, 1 drivers
L_000001f1cb8a08a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001f1cb882ff0_0 .net "Cin", 0 0, L_000001f1cb8a08a8;  1 drivers
v000001f1cb883090_0 .net "Cout", 0 0, L_000001f1cb9192b0;  alias, 1 drivers
v000001f1cb8838b0_0 .net "S", 0 0, L_000001f1cb919710;  alias, 1 drivers
S_000001f1cb868950 .scope module, "FA" "FullAdder" 5 18, 5 1 0, S_000001f1cb86a570;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001f1cb9194e0 .functor XOR 1, L_000001f1cb9088f0, L_000001f1cb918910, C4<0>, C4<0>;
L_000001f1cb919710 .functor XOR 1, L_000001f1cb9194e0, L_000001f1cb8a08a8, C4<0>, C4<0>;
L_000001f1cb919160 .functor AND 1, L_000001f1cb9194e0, L_000001f1cb8a08a8, C4<1>, C4<1>;
L_000001f1cb918f30 .functor AND 1, L_000001f1cb9088f0, L_000001f1cb918910, C4<1>, C4<1>;
L_000001f1cb9192b0 .functor OR 1, L_000001f1cb919160, L_000001f1cb918f30, C4<0>, C4<0>;
v000001f1cb884670_0 .net "A", 0 0, L_000001f1cb9088f0;  alias, 1 drivers
v000001f1cb882f50_0 .net "B", 0 0, L_000001f1cb918910;  1 drivers
v000001f1cb883ef0_0 .net "Cin", 0 0, L_000001f1cb8a08a8;  alias, 1 drivers
v000001f1cb8847b0_0 .net "Cout", 0 0, L_000001f1cb9192b0;  alias, 1 drivers
v000001f1cb884210_0 .net "S", 0 0, L_000001f1cb919710;  alias, 1 drivers
v000001f1cb8833b0_0 .net "and1_out", 0 0, L_000001f1cb919160;  1 drivers
v000001f1cb8845d0_0 .net "and2_out", 0 0, L_000001f1cb918f30;  1 drivers
v000001f1cb8831d0_0 .net "xor1_out", 0 0, L_000001f1cb9194e0;  1 drivers
S_000001f1cb868ae0 .scope module, "XOR1" "XOR_gate" 4 42, 5 43 0, S_000001f1cb869a80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000001f1cb918750 .functor XOR 1, L_000001f1cb9088f0, L_000001f1cb907bd0, C4<0>, C4<0>;
v000001f1cb883b30_0 .net "A", 0 0, L_000001f1cb9088f0;  alias, 1 drivers
v000001f1cb884a30_0 .net "B", 0 0, L_000001f1cb907bd0;  alias, 1 drivers
v000001f1cb883450_0 .net "R", 0 0, L_000001f1cb918750;  alias, 1 drivers
S_000001f1cb8671e0 .scope generate, "alu_slices[28]" "alu_slices[28]" 3 12, 3 12 0, S_000001f1cb7d4c90;
 .timescale 0 0;
P_000001f1cb7a4500 .param/l "i" 0 3 12, +C4<011100>;
S_000001f1cb86aa20 .scope generate, "genblk1" "genblk1" 3 13, 3 13 0, S_000001f1cb8671e0;
 .timescale 0 0;
S_000001f1cb86abb0 .scope module, "slice" "ALU_bit_slice" 3 25, 4 1 0, S_000001f1cb86aa20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /INPUT 3 "F";
    .port_info 4 /OUTPUT 1 "Cout";
    .port_info 5 /OUTPUT 1 "R";
v000001f1cb886ab0_0 .net "A", 0 0, L_000001f1cb906550;  1 drivers
v000001f1cb885570_0 .net "B", 0 0, L_000001f1cb907090;  1 drivers
v000001f1cb886470_0 .net "Cin", 0 0, L_000001f1cb906e10;  1 drivers
v000001f1cb885750_0 .net "Cout", 0 0, v000001f1cb885890_0;  1 drivers
v000001f1cb8865b0_0 .net "F", 2 0, v000001f1cb88edf0_0;  alias, 1 drivers
v000001f1cb8859d0_0 .var "R", 0 0;
v000001f1cb885250_0 .net "add_cout", 0 0, L_000001f1cb919a20;  1 drivers
v000001f1cb885b10_0 .net "and_out", 0 0, L_000001f1cb919630;  1 drivers
v000001f1cb885890_0 .var "cout_internal", 0 0;
v000001f1cb885a70_0 .net "not_a", 0 0, L_000001f1cb9184b0;  1 drivers
v000001f1cb8861f0_0 .net "not_b", 0 0, L_000001f1cb919be0;  1 drivers
v000001f1cb886b50_0 .net "or_out", 0 0, L_000001f1cb9187c0;  1 drivers
v000001f1cb886fb0_0 .net "pass_a", 0 0, L_000001f1cb918520;  1 drivers
v000001f1cb885f70_0 .net "sub", 0 0, L_000001f1cb9198d0;  1 drivers
v000001f1cb8870f0_0 .net "sub_cout", 0 0, L_000001f1cb9196a0;  1 drivers
v000001f1cb885bb0_0 .net "sum", 0 0, L_000001f1cb919860;  1 drivers
v000001f1cb886010_0 .net "xor_out", 0 0, L_000001f1cb919a90;  1 drivers
E_000001f1cb7a3cc0/0 .event anyedge, v000001f1cb7bd770_0, v000001f1cb882af0_0, v000001f1cb882a50_0, v000001f1cb886830_0;
E_000001f1cb7a3cc0/1 .event anyedge, v000001f1cb886510_0, v000001f1cb885ed0_0, v000001f1cb886c90_0, v000001f1cb8863d0_0;
E_000001f1cb7a3cc0/2 .event anyedge, v000001f1cb885610_0, v000001f1cb886790_0, v000001f1cb885d90_0;
E_000001f1cb7a3cc0 .event/or E_000001f1cb7a3cc0/0, E_000001f1cb7a3cc0/1, E_000001f1cb7a3cc0/2;
S_000001f1cb868c70 .scope module, "ADD" "FullAdder" 4 12, 5 1 0, S_000001f1cb86abb0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001f1cb919240 .functor XOR 1, L_000001f1cb906550, L_000001f1cb907090, C4<0>, C4<0>;
L_000001f1cb919860 .functor XOR 1, L_000001f1cb919240, L_000001f1cb906e10, C4<0>, C4<0>;
L_000001f1cb918b40 .functor AND 1, L_000001f1cb919240, L_000001f1cb906e10, C4<1>, C4<1>;
L_000001f1cb9195c0 .functor AND 1, L_000001f1cb906550, L_000001f1cb907090, C4<1>, C4<1>;
L_000001f1cb919a20 .functor OR 1, L_000001f1cb918b40, L_000001f1cb9195c0, C4<0>, C4<0>;
v000001f1cb884fd0_0 .net "A", 0 0, L_000001f1cb906550;  alias, 1 drivers
v000001f1cb885070_0 .net "B", 0 0, L_000001f1cb907090;  alias, 1 drivers
v000001f1cb883310_0 .net "Cin", 0 0, L_000001f1cb906e10;  alias, 1 drivers
v000001f1cb882a50_0 .net "Cout", 0 0, L_000001f1cb919a20;  alias, 1 drivers
v000001f1cb882af0_0 .net "S", 0 0, L_000001f1cb919860;  alias, 1 drivers
v000001f1cb8877d0_0 .net "and1_out", 0 0, L_000001f1cb918b40;  1 drivers
v000001f1cb886650_0 .net "and2_out", 0 0, L_000001f1cb9195c0;  1 drivers
v000001f1cb8866f0_0 .net "xor1_out", 0 0, L_000001f1cb919240;  1 drivers
S_000001f1cb867370 .scope module, "AND1" "AND_gate" 4 30, 5 29 0, S_000001f1cb86abb0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000001f1cb919630 .functor AND 1, L_000001f1cb906550, L_000001f1cb907090, C4<1>, C4<1>;
v000001f1cb885e30_0 .net "A", 0 0, L_000001f1cb906550;  alias, 1 drivers
v000001f1cb885cf0_0 .net "B", 0 0, L_000001f1cb907090;  alias, 1 drivers
v000001f1cb885ed0_0 .net "R", 0 0, L_000001f1cb919630;  alias, 1 drivers
S_000001f1cb868e00 .scope module, "NOT1" "NOT_gate" 4 48, 5 50 0, S_000001f1cb86abb0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000001f1cb9184b0 .functor NOT 1, L_000001f1cb906550, C4<0>, C4<0>, C4<0>;
v000001f1cb886bf0_0 .net "A", 0 0, L_000001f1cb906550;  alias, 1 drivers
v000001f1cb885610_0 .net "R", 0 0, L_000001f1cb9184b0;  alias, 1 drivers
S_000001f1cb867500 .scope module, "NOT2" "NOT_gate" 4 53, 5 50 0, S_000001f1cb86abb0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000001f1cb919be0 .functor NOT 1, L_000001f1cb907090, C4<0>, C4<0>, C4<0>;
v000001f1cb886970_0 .net "A", 0 0, L_000001f1cb907090;  alias, 1 drivers
v000001f1cb885d90_0 .net "R", 0 0, L_000001f1cb919be0;  alias, 1 drivers
S_000001f1cb867690 .scope module, "OR1" "OR_gate" 4 36, 5 36 0, S_000001f1cb86abb0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000001f1cb9187c0 .functor OR 1, L_000001f1cb906550, L_000001f1cb907090, C4<0>, C4<0>;
v000001f1cb887550_0 .net "A", 0 0, L_000001f1cb906550;  alias, 1 drivers
v000001f1cb886290_0 .net "B", 0 0, L_000001f1cb907090;  alias, 1 drivers
v000001f1cb886c90_0 .net "R", 0 0, L_000001f1cb9187c0;  alias, 1 drivers
S_000001f1cb867820 .scope module, "PT" "PassThrough" 4 58, 5 57 0, S_000001f1cb86abb0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000001f1cb918520 .functor BUFZ 1, L_000001f1cb906550, C4<0>, C4<0>, C4<0>;
v000001f1cb885430_0 .net "A", 0 0, L_000001f1cb906550;  alias, 1 drivers
v000001f1cb886790_0 .net "R", 0 0, L_000001f1cb918520;  alias, 1 drivers
S_000001f1cb894100 .scope module, "SUB" "Subtractor" 4 21, 5 14 0, S_000001f1cb86abb0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001f1cb919470 .functor NOT 1, L_000001f1cb907090, C4<0>, C4<0>, C4<0>;
v000001f1cb886330_0 .net "A", 0 0, L_000001f1cb906550;  alias, 1 drivers
v000001f1cb8854d0_0 .net "B", 0 0, L_000001f1cb907090;  alias, 1 drivers
L_000001f1cb8a08f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001f1cb886a10_0 .net "Cin", 0 0, L_000001f1cb8a08f0;  1 drivers
v000001f1cb885c50_0 .net "Cout", 0 0, L_000001f1cb9196a0;  alias, 1 drivers
v000001f1cb8875f0_0 .net "S", 0 0, L_000001f1cb9198d0;  alias, 1 drivers
S_000001f1cb8919f0 .scope module, "FA" "FullAdder" 5 18, 5 1 0, S_000001f1cb894100;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001f1cb919b00 .functor XOR 1, L_000001f1cb906550, L_000001f1cb919470, C4<0>, C4<0>;
L_000001f1cb9198d0 .functor XOR 1, L_000001f1cb919b00, L_000001f1cb8a08f0, C4<0>, C4<0>;
L_000001f1cb918d70 .functor AND 1, L_000001f1cb919b00, L_000001f1cb8a08f0, C4<1>, C4<1>;
L_000001f1cb9199b0 .functor AND 1, L_000001f1cb906550, L_000001f1cb919470, C4<1>, C4<1>;
L_000001f1cb9196a0 .functor OR 1, L_000001f1cb918d70, L_000001f1cb9199b0, C4<0>, C4<0>;
v000001f1cb8857f0_0 .net "A", 0 0, L_000001f1cb906550;  alias, 1 drivers
v000001f1cb8856b0_0 .net "B", 0 0, L_000001f1cb919470;  1 drivers
v000001f1cb8872d0_0 .net "Cin", 0 0, L_000001f1cb8a08f0;  alias, 1 drivers
v000001f1cb886510_0 .net "Cout", 0 0, L_000001f1cb9196a0;  alias, 1 drivers
v000001f1cb886830_0 .net "S", 0 0, L_000001f1cb9198d0;  alias, 1 drivers
v000001f1cb885930_0 .net "and1_out", 0 0, L_000001f1cb918d70;  1 drivers
v000001f1cb8851b0_0 .net "and2_out", 0 0, L_000001f1cb9199b0;  1 drivers
v000001f1cb8868d0_0 .net "xor1_out", 0 0, L_000001f1cb919b00;  1 drivers
S_000001f1cb895870 .scope module, "XOR1" "XOR_gate" 4 42, 5 43 0, S_000001f1cb86abb0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000001f1cb919a90 .functor XOR 1, L_000001f1cb906550, L_000001f1cb907090, C4<0>, C4<0>;
v000001f1cb887690_0 .net "A", 0 0, L_000001f1cb906550;  alias, 1 drivers
v000001f1cb886dd0_0 .net "B", 0 0, L_000001f1cb907090;  alias, 1 drivers
v000001f1cb8863d0_0 .net "R", 0 0, L_000001f1cb919a90;  alias, 1 drivers
S_000001f1cb8908c0 .scope generate, "alu_slices[29]" "alu_slices[29]" 3 12, 3 12 0, S_000001f1cb7d4c90;
 .timescale 0 0;
P_000001f1cb7a4140 .param/l "i" 0 3 12, +C4<011101>;
S_000001f1cb891d10 .scope generate, "genblk1" "genblk1" 3 13, 3 13 0, S_000001f1cb8908c0;
 .timescale 0 0;
S_000001f1cb893de0 .scope module, "slice" "ALU_bit_slice" 3 25, 4 1 0, S_000001f1cb891d10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /INPUT 3 "F";
    .port_info 4 /OUTPUT 1 "Cout";
    .port_info 5 /OUTPUT 1 "R";
v000001f1cb8879b0_0 .net "A", 0 0, L_000001f1cb907c70;  1 drivers
v000001f1cb889490_0 .net "B", 0 0, L_000001f1cb907db0;  1 drivers
v000001f1cb889c10_0 .net "Cin", 0 0, L_000001f1cb908670;  1 drivers
v000001f1cb888950_0 .net "Cout", 0 0, v000001f1cb887cd0_0;  1 drivers
v000001f1cb888130_0 .net "F", 2 0, v000001f1cb88edf0_0;  alias, 1 drivers
v000001f1cb889850_0 .var "R", 0 0;
v000001f1cb8897b0_0 .net "add_cout", 0 0, L_000001f1cb919780;  1 drivers
v000001f1cb8895d0_0 .net "and_out", 0 0, L_000001f1cb919ef0;  1 drivers
v000001f1cb887cd0_0 .var "cout_internal", 0 0;
v000001f1cb887b90_0 .net "not_a", 0 0, L_000001f1cb918c20;  1 drivers
v000001f1cb887d70_0 .net "not_b", 0 0, L_000001f1cb918bb0;  1 drivers
v000001f1cb887910_0 .net "or_out", 0 0, L_000001f1cb919390;  1 drivers
v000001f1cb889670_0 .net "pass_a", 0 0, L_000001f1cb918600;  1 drivers
v000001f1cb889df0_0 .net "sub", 0 0, L_000001f1cb9190f0;  1 drivers
v000001f1cb887c30_0 .net "sub_cout", 0 0, L_000001f1cb919320;  1 drivers
v000001f1cb888f90_0 .net "sum", 0 0, L_000001f1cb919e80;  1 drivers
v000001f1cb8881d0_0 .net "xor_out", 0 0, L_000001f1cb918590;  1 drivers
E_000001f1cb7a41c0/0 .event anyedge, v000001f1cb7bd770_0, v000001f1cb887870_0, v000001f1cb8874b0_0, v000001f1cb887eb0_0;
E_000001f1cb7a41c0/1 .event anyedge, v000001f1cb889710_0, v000001f1cb886150_0, v000001f1cb8886d0_0, v000001f1cb8893f0_0;
E_000001f1cb7a41c0/2 .event anyedge, v000001f1cb8852f0_0, v000001f1cb889fd0_0, v000001f1cb887410_0;
E_000001f1cb7a41c0 .event/or E_000001f1cb7a41c0/0, E_000001f1cb7a41c0/1, E_000001f1cb7a41c0/2;
S_000001f1cb894420 .scope module, "ADD" "FullAdder" 4 12, 5 1 0, S_000001f1cb893de0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001f1cb918830 .functor XOR 1, L_000001f1cb907c70, L_000001f1cb907db0, C4<0>, C4<0>;
L_000001f1cb919e80 .functor XOR 1, L_000001f1cb918830, L_000001f1cb908670, C4<0>, C4<0>;
L_000001f1cb919cc0 .functor AND 1, L_000001f1cb918830, L_000001f1cb908670, C4<1>, C4<1>;
L_000001f1cb9197f0 .functor AND 1, L_000001f1cb907c70, L_000001f1cb907db0, C4<1>, C4<1>;
L_000001f1cb919780 .functor OR 1, L_000001f1cb919cc0, L_000001f1cb9197f0, C4<0>, C4<0>;
v000001f1cb886d30_0 .net "A", 0 0, L_000001f1cb907c70;  alias, 1 drivers
v000001f1cb887050_0 .net "B", 0 0, L_000001f1cb907db0;  alias, 1 drivers
v000001f1cb887370_0 .net "Cin", 0 0, L_000001f1cb908670;  alias, 1 drivers
v000001f1cb8874b0_0 .net "Cout", 0 0, L_000001f1cb919780;  alias, 1 drivers
v000001f1cb887870_0 .net "S", 0 0, L_000001f1cb919e80;  alias, 1 drivers
v000001f1cb886e70_0 .net "and1_out", 0 0, L_000001f1cb919cc0;  1 drivers
v000001f1cb887730_0 .net "and2_out", 0 0, L_000001f1cb9197f0;  1 drivers
v000001f1cb8860b0_0 .net "xor1_out", 0 0, L_000001f1cb918830;  1 drivers
S_000001f1cb894f10 .scope module, "AND1" "AND_gate" 4 30, 5 29 0, S_000001f1cb893de0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000001f1cb919ef0 .functor AND 1, L_000001f1cb907c70, L_000001f1cb907db0, C4<1>, C4<1>;
v000001f1cb886f10_0 .net "A", 0 0, L_000001f1cb907c70;  alias, 1 drivers
v000001f1cb885390_0 .net "B", 0 0, L_000001f1cb907db0;  alias, 1 drivers
v000001f1cb886150_0 .net "R", 0 0, L_000001f1cb919ef0;  alias, 1 drivers
S_000001f1cb890d70 .scope module, "NOT1" "NOT_gate" 4 48, 5 50 0, S_000001f1cb893de0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000001f1cb918c20 .functor NOT 1, L_000001f1cb907c70, C4<0>, C4<0>, C4<0>;
v000001f1cb887190_0 .net "A", 0 0, L_000001f1cb907c70;  alias, 1 drivers
v000001f1cb8852f0_0 .net "R", 0 0, L_000001f1cb918c20;  alias, 1 drivers
S_000001f1cb8945b0 .scope module, "NOT2" "NOT_gate" 4 53, 5 50 0, S_000001f1cb893de0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000001f1cb918bb0 .functor NOT 1, L_000001f1cb907db0, C4<0>, C4<0>, C4<0>;
v000001f1cb887230_0 .net "A", 0 0, L_000001f1cb907db0;  alias, 1 drivers
v000001f1cb887410_0 .net "R", 0 0, L_000001f1cb918bb0;  alias, 1 drivers
S_000001f1cb891ea0 .scope module, "OR1" "OR_gate" 4 36, 5 36 0, S_000001f1cb893de0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000001f1cb919390 .functor OR 1, L_000001f1cb907c70, L_000001f1cb907db0, C4<0>, C4<0>;
v000001f1cb885110_0 .net "A", 0 0, L_000001f1cb907c70;  alias, 1 drivers
v000001f1cb889f30_0 .net "B", 0 0, L_000001f1cb907db0;  alias, 1 drivers
v000001f1cb8886d0_0 .net "R", 0 0, L_000001f1cb919390;  alias, 1 drivers
S_000001f1cb892fd0 .scope module, "PT" "PassThrough" 4 58, 5 57 0, S_000001f1cb893de0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000001f1cb918600 .functor BUFZ 1, L_000001f1cb907c70, C4<0>, C4<0>, C4<0>;
v000001f1cb88a070_0 .net "A", 0 0, L_000001f1cb907c70;  alias, 1 drivers
v000001f1cb889fd0_0 .net "R", 0 0, L_000001f1cb918600;  alias, 1 drivers
S_000001f1cb890be0 .scope module, "SUB" "Subtractor" 4 21, 5 14 0, S_000001f1cb893de0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001f1cb919e10 .functor NOT 1, L_000001f1cb907db0, C4<0>, C4<0>, C4<0>;
v000001f1cb889ad0_0 .net "A", 0 0, L_000001f1cb907c70;  alias, 1 drivers
v000001f1cb8892b0_0 .net "B", 0 0, L_000001f1cb907db0;  alias, 1 drivers
L_000001f1cb8a0938 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001f1cb889530_0 .net "Cin", 0 0, L_000001f1cb8a0938;  1 drivers
v000001f1cb887f50_0 .net "Cout", 0 0, L_000001f1cb919320;  alias, 1 drivers
v000001f1cb888b30_0 .net "S", 0 0, L_000001f1cb9190f0;  alias, 1 drivers
S_000001f1cb893160 .scope module, "FA" "FullAdder" 5 18, 5 1 0, S_000001f1cb890be0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001f1cb918de0 .functor XOR 1, L_000001f1cb907c70, L_000001f1cb919e10, C4<0>, C4<0>;
L_000001f1cb9190f0 .functor XOR 1, L_000001f1cb918de0, L_000001f1cb8a0938, C4<0>, C4<0>;
L_000001f1cb919d30 .functor AND 1, L_000001f1cb918de0, L_000001f1cb8a0938, C4<1>, C4<1>;
L_000001f1cb919da0 .functor AND 1, L_000001f1cb907c70, L_000001f1cb919e10, C4<1>, C4<1>;
L_000001f1cb919320 .functor OR 1, L_000001f1cb919d30, L_000001f1cb919da0, C4<0>, C4<0>;
v000001f1cb889350_0 .net "A", 0 0, L_000001f1cb907c70;  alias, 1 drivers
v000001f1cb8883b0_0 .net "B", 0 0, L_000001f1cb919e10;  1 drivers
v000001f1cb888310_0 .net "Cin", 0 0, L_000001f1cb8a0938;  alias, 1 drivers
v000001f1cb889710_0 .net "Cout", 0 0, L_000001f1cb919320;  alias, 1 drivers
v000001f1cb887eb0_0 .net "S", 0 0, L_000001f1cb9190f0;  alias, 1 drivers
v000001f1cb888590_0 .net "and1_out", 0 0, L_000001f1cb919d30;  1 drivers
v000001f1cb888090_0 .net "and2_out", 0 0, L_000001f1cb919da0;  1 drivers
v000001f1cb889b70_0 .net "xor1_out", 0 0, L_000001f1cb918de0;  1 drivers
S_000001f1cb893f70 .scope module, "XOR1" "XOR_gate" 4 42, 5 43 0, S_000001f1cb893de0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000001f1cb918590 .functor XOR 1, L_000001f1cb907c70, L_000001f1cb907db0, C4<0>, C4<0>;
v000001f1cb888770_0 .net "A", 0 0, L_000001f1cb907c70;  alias, 1 drivers
v000001f1cb8888b0_0 .net "B", 0 0, L_000001f1cb907db0;  alias, 1 drivers
v000001f1cb8893f0_0 .net "R", 0 0, L_000001f1cb918590;  alias, 1 drivers
S_000001f1cb8921c0 .scope generate, "alu_slices[30]" "alu_slices[30]" 3 12, 3 12 0, S_000001f1cb7d4c90;
 .timescale 0 0;
P_000001f1cb7a3d00 .param/l "i" 0 3 12, +C4<011110>;
S_000001f1cb892990 .scope generate, "genblk1" "genblk1" 3 13, 3 13 0, S_000001f1cb8921c0;
 .timescale 0 0;
S_000001f1cb892030 .scope module, "slice" "ALU_bit_slice" 3 25, 4 1 0, S_000001f1cb892990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /INPUT 3 "F";
    .port_info 4 /OUTPUT 1 "Cout";
    .port_info 5 /OUTPUT 1 "R";
v000001f1cb88c2d0_0 .net "A", 0 0, L_000001f1cb907e50;  1 drivers
v000001f1cb88b1f0_0 .net "B", 0 0, L_000001f1cb9087b0;  1 drivers
v000001f1cb88c4b0_0 .net "Cin", 0 0, L_000001f1cb907310;  1 drivers
v000001f1cb88c230_0 .net "Cout", 0 0, v000001f1cb88abb0_0;  1 drivers
v000001f1cb88bc90_0 .net "F", 2 0, v000001f1cb88edf0_0;  alias, 1 drivers
v000001f1cb88be70_0 .var "R", 0 0;
v000001f1cb88a250_0 .net "add_cout", 0 0, L_000001f1cb918a60;  1 drivers
v000001f1cb88a1b0_0 .net "and_out", 0 0, L_000001f1cb91a5f0;  1 drivers
v000001f1cb88abb0_0 .var "cout_internal", 0 0;
v000001f1cb88a4d0_0 .net "not_a", 0 0, L_000001f1cb91a660;  1 drivers
v000001f1cb88b650_0 .net "not_b", 0 0, L_000001f1cb91a580;  1 drivers
v000001f1cb88bf10_0 .net "or_out", 0 0, L_000001f1cb91a190;  1 drivers
v000001f1cb88c0f0_0 .net "pass_a", 0 0, L_000001f1cb91a510;  1 drivers
v000001f1cb88a2f0_0 .net "sub", 0 0, L_000001f1cb918ad0;  1 drivers
v000001f1cb88b6f0_0 .net "sub_cout", 0 0, L_000001f1cb919550;  1 drivers
v000001f1cb88a930_0 .net "sum", 0 0, L_000001f1cb918e50;  1 drivers
v000001f1cb88bfb0_0 .net "xor_out", 0 0, L_000001f1cb91a120;  1 drivers
E_000001f1cb7a4600/0 .event anyedge, v000001f1cb7bd770_0, v000001f1cb8884f0_0, v000001f1cb888630_0, v000001f1cb889d50_0;
E_000001f1cb7a4600/1 .event anyedge, v000001f1cb889a30_0, v000001f1cb888bd0_0, v000001f1cb8890d0_0, v000001f1cb88acf0_0;
E_000001f1cb7a4600/2 .event anyedge, v000001f1cb8898f0_0, v000001f1cb889990_0, v000001f1cb888d10_0;
E_000001f1cb7a4600 .event/or E_000001f1cb7a4600/0, E_000001f1cb7a4600/1, E_000001f1cb7a4600/2;
S_000001f1cb894740 .scope module, "ADD" "FullAdder" 4 12, 5 1 0, S_000001f1cb892030;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001f1cb9186e0 .functor XOR 1, L_000001f1cb907e50, L_000001f1cb9087b0, C4<0>, C4<0>;
L_000001f1cb918e50 .functor XOR 1, L_000001f1cb9186e0, L_000001f1cb907310, C4<0>, C4<0>;
L_000001f1cb918980 .functor AND 1, L_000001f1cb9186e0, L_000001f1cb907310, C4<1>, C4<1>;
L_000001f1cb9189f0 .functor AND 1, L_000001f1cb907e50, L_000001f1cb9087b0, C4<1>, C4<1>;
L_000001f1cb918a60 .functor OR 1, L_000001f1cb918980, L_000001f1cb9189f0, C4<0>, C4<0>;
v000001f1cb8889f0_0 .net "A", 0 0, L_000001f1cb907e50;  alias, 1 drivers
v000001f1cb888ef0_0 .net "B", 0 0, L_000001f1cb9087b0;  alias, 1 drivers
v000001f1cb888db0_0 .net "Cin", 0 0, L_000001f1cb907310;  alias, 1 drivers
v000001f1cb888630_0 .net "Cout", 0 0, L_000001f1cb918a60;  alias, 1 drivers
v000001f1cb8884f0_0 .net "S", 0 0, L_000001f1cb918e50;  alias, 1 drivers
v000001f1cb887a50_0 .net "and1_out", 0 0, L_000001f1cb918980;  1 drivers
v000001f1cb888450_0 .net "and2_out", 0 0, L_000001f1cb9189f0;  1 drivers
v000001f1cb889030_0 .net "xor1_out", 0 0, L_000001f1cb9186e0;  1 drivers
S_000001f1cb8948d0 .scope module, "AND1" "AND_gate" 4 30, 5 29 0, S_000001f1cb892030;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000001f1cb91a5f0 .functor AND 1, L_000001f1cb907e50, L_000001f1cb9087b0, C4<1>, C4<1>;
v000001f1cb888270_0 .net "A", 0 0, L_000001f1cb907e50;  alias, 1 drivers
v000001f1cb888810_0 .net "B", 0 0, L_000001f1cb9087b0;  alias, 1 drivers
v000001f1cb888bd0_0 .net "R", 0 0, L_000001f1cb91a5f0;  alias, 1 drivers
S_000001f1cb894290 .scope module, "NOT1" "NOT_gate" 4 48, 5 50 0, S_000001f1cb892030;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000001f1cb91a660 .functor NOT 1, L_000001f1cb907e50, C4<0>, C4<0>, C4<0>;
v000001f1cb888a90_0 .net "A", 0 0, L_000001f1cb907e50;  alias, 1 drivers
v000001f1cb8898f0_0 .net "R", 0 0, L_000001f1cb91a660;  alias, 1 drivers
S_000001f1cb894a60 .scope module, "NOT2" "NOT_gate" 4 53, 5 50 0, S_000001f1cb892030;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000001f1cb91a580 .functor NOT 1, L_000001f1cb9087b0, C4<0>, C4<0>, C4<0>;
v000001f1cb888c70_0 .net "A", 0 0, L_000001f1cb9087b0;  alias, 1 drivers
v000001f1cb888d10_0 .net "R", 0 0, L_000001f1cb91a580;  alias, 1 drivers
S_000001f1cb891090 .scope module, "OR1" "OR_gate" 4 36, 5 36 0, S_000001f1cb892030;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000001f1cb91a190 .functor OR 1, L_000001f1cb907e50, L_000001f1cb9087b0, C4<0>, C4<0>;
v000001f1cb887ff0_0 .net "A", 0 0, L_000001f1cb907e50;  alias, 1 drivers
v000001f1cb888e50_0 .net "B", 0 0, L_000001f1cb9087b0;  alias, 1 drivers
v000001f1cb8890d0_0 .net "R", 0 0, L_000001f1cb91a190;  alias, 1 drivers
S_000001f1cb894bf0 .scope module, "PT" "PassThrough" 4 58, 5 57 0, S_000001f1cb892030;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000001f1cb91a510 .functor BUFZ 1, L_000001f1cb907e50, C4<0>, C4<0>, C4<0>;
v000001f1cb889170_0 .net "A", 0 0, L_000001f1cb907e50;  alias, 1 drivers
v000001f1cb889990_0 .net "R", 0 0, L_000001f1cb91a510;  alias, 1 drivers
S_000001f1cb8932f0 .scope module, "SUB" "Subtractor" 4 21, 5 14 0, S_000001f1cb892030;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001f1cb91a4a0 .functor NOT 1, L_000001f1cb9087b0, C4<0>, C4<0>, C4<0>;
v000001f1cb88a430_0 .net "A", 0 0, L_000001f1cb907e50;  alias, 1 drivers
v000001f1cb88b790_0 .net "B", 0 0, L_000001f1cb9087b0;  alias, 1 drivers
L_000001f1cb8a0980 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001f1cb88a890_0 .net "Cin", 0 0, L_000001f1cb8a0980;  1 drivers
v000001f1cb88c870_0 .net "Cout", 0 0, L_000001f1cb919550;  alias, 1 drivers
v000001f1cb88b830_0 .net "S", 0 0, L_000001f1cb918ad0;  alias, 1 drivers
S_000001f1cb8937a0 .scope module, "FA" "FullAdder" 5 18, 5 1 0, S_000001f1cb8932f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001f1cb919080 .functor XOR 1, L_000001f1cb907e50, L_000001f1cb91a4a0, C4<0>, C4<0>;
L_000001f1cb918ad0 .functor XOR 1, L_000001f1cb919080, L_000001f1cb8a0980, C4<0>, C4<0>;
L_000001f1cb9191d0 .functor AND 1, L_000001f1cb919080, L_000001f1cb8a0980, C4<1>, C4<1>;
L_000001f1cb919400 .functor AND 1, L_000001f1cb907e50, L_000001f1cb91a4a0, C4<1>, C4<1>;
L_000001f1cb919550 .functor OR 1, L_000001f1cb9191d0, L_000001f1cb919400, C4<0>, C4<0>;
v000001f1cb889cb0_0 .net "A", 0 0, L_000001f1cb907e50;  alias, 1 drivers
v000001f1cb887af0_0 .net "B", 0 0, L_000001f1cb91a4a0;  1 drivers
v000001f1cb889210_0 .net "Cin", 0 0, L_000001f1cb8a0980;  alias, 1 drivers
v000001f1cb889a30_0 .net "Cout", 0 0, L_000001f1cb919550;  alias, 1 drivers
v000001f1cb889d50_0 .net "S", 0 0, L_000001f1cb918ad0;  alias, 1 drivers
v000001f1cb889e90_0 .net "and1_out", 0 0, L_000001f1cb9191d0;  1 drivers
v000001f1cb887e10_0 .net "and2_out", 0 0, L_000001f1cb919400;  1 drivers
v000001f1cb88a570_0 .net "xor1_out", 0 0, L_000001f1cb919080;  1 drivers
S_000001f1cb896040 .scope module, "XOR1" "XOR_gate" 4 42, 5 43 0, S_000001f1cb892030;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000001f1cb91a120 .functor XOR 1, L_000001f1cb907e50, L_000001f1cb9087b0, C4<0>, C4<0>;
v000001f1cb88c550_0 .net "A", 0 0, L_000001f1cb907e50;  alias, 1 drivers
v000001f1cb88c7d0_0 .net "B", 0 0, L_000001f1cb9087b0;  alias, 1 drivers
v000001f1cb88acf0_0 .net "R", 0 0, L_000001f1cb91a120;  alias, 1 drivers
S_000001f1cb8961d0 .scope generate, "alu_slices[31]" "alu_slices[31]" 3 12, 3 12 0, S_000001f1cb7d4c90;
 .timescale 0 0;
P_000001f1cb7a4240 .param/l "i" 0 3 12, +C4<011111>;
S_000001f1cb894d80 .scope generate, "genblk1" "genblk1" 3 13, 3 13 0, S_000001f1cb8961d0;
 .timescale 0 0;
S_000001f1cb890730 .scope module, "slice" "ALU_bit_slice" 3 25, 4 1 0, S_000001f1cb894d80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /INPUT 3 "F";
    .port_info 4 /OUTPUT 1 "Cout";
    .port_info 5 /OUTPUT 1 "R";
v000001f1cb88b3d0_0 .net "A", 0 0, L_000001f1cb908170;  1 drivers
v000001f1cb88b470_0 .net "B", 0 0, L_000001f1cb907ef0;  1 drivers
v000001f1cb88ed50_0 .net "Cin", 0 0, L_000001f1cb906910;  1 drivers
v000001f1cb88e8f0_0 .net "Cout", 0 0, v000001f1cb88ec10_0;  1 drivers
v000001f1cb88caf0_0 .net "F", 2 0, v000001f1cb88edf0_0;  alias, 1 drivers
v000001f1cb88e0d0_0 .var "R", 0 0;
v000001f1cb88e7b0_0 .net "add_cout", 0 0, L_000001f1cb91a350;  1 drivers
v000001f1cb88d310_0 .net "and_out", 0 0, L_000001f1cb916a70;  1 drivers
v000001f1cb88ec10_0 .var "cout_internal", 0 0;
v000001f1cb88e030_0 .net "not_a", 0 0, L_000001f1cb9173a0;  1 drivers
v000001f1cb88d590_0 .net "not_b", 0 0, L_000001f1cb917f70;  1 drivers
v000001f1cb88ef30_0 .net "or_out", 0 0, L_000001f1cb9172c0;  1 drivers
v000001f1cb88e850_0 .net "pass_a", 0 0, L_000001f1cb917330;  1 drivers
v000001f1cb88e2b0_0 .net "sub", 0 0, L_000001f1cb91a3c0;  1 drivers
v000001f1cb88ccd0_0 .net "sub_cout", 0 0, L_000001f1cb9179c0;  1 drivers
v000001f1cb88d3b0_0 .net "sum", 0 0, L_000001f1cb91a0b0;  1 drivers
v000001f1cb88cb90_0 .net "xor_out", 0 0, L_000001f1cb916ca0;  1 drivers
E_000001f1cb7a4a00/0 .event anyedge, v000001f1cb7bd770_0, v000001f1cb88bd30_0, v000001f1cb88a110_0, v000001f1cb88ac50_0;
E_000001f1cb7a4a00/1 .event anyedge, v000001f1cb88ab10_0, v000001f1cb88c190_0, v000001f1cb88b510_0, v000001f1cb88b330_0;
E_000001f1cb7a4a00/2 .event anyedge, v000001f1cb88a610_0, v000001f1cb88ba10_0, v000001f1cb88b5b0_0;
E_000001f1cb7a4a00 .event/or E_000001f1cb7a4a00/0, E_000001f1cb7a4a00/1, E_000001f1cb7a4a00/2;
S_000001f1cb895550 .scope module, "ADD" "FullAdder" 4 12, 5 1 0, S_000001f1cb890730;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001f1cb91a200 .functor XOR 1, L_000001f1cb908170, L_000001f1cb907ef0, C4<0>, C4<0>;
L_000001f1cb91a0b0 .functor XOR 1, L_000001f1cb91a200, L_000001f1cb906910, C4<0>, C4<0>;
L_000001f1cb91a270 .functor AND 1, L_000001f1cb91a200, L_000001f1cb906910, C4<1>, C4<1>;
L_000001f1cb91a2e0 .functor AND 1, L_000001f1cb908170, L_000001f1cb907ef0, C4<1>, C4<1>;
L_000001f1cb91a350 .functor OR 1, L_000001f1cb91a270, L_000001f1cb91a2e0, C4<0>, C4<0>;
v000001f1cb88b8d0_0 .net "A", 0 0, L_000001f1cb908170;  alias, 1 drivers
v000001f1cb88a9d0_0 .net "B", 0 0, L_000001f1cb907ef0;  alias, 1 drivers
v000001f1cb88a7f0_0 .net "Cin", 0 0, L_000001f1cb906910;  alias, 1 drivers
v000001f1cb88a110_0 .net "Cout", 0 0, L_000001f1cb91a350;  alias, 1 drivers
v000001f1cb88bd30_0 .net "S", 0 0, L_000001f1cb91a0b0;  alias, 1 drivers
v000001f1cb88a390_0 .net "and1_out", 0 0, L_000001f1cb91a270;  1 drivers
v000001f1cb88bdd0_0 .net "and2_out", 0 0, L_000001f1cb91a2e0;  1 drivers
v000001f1cb88c050_0 .net "xor1_out", 0 0, L_000001f1cb91a200;  1 drivers
S_000001f1cb895d20 .scope module, "AND1" "AND_gate" 4 30, 5 29 0, S_000001f1cb890730;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000001f1cb916a70 .functor AND 1, L_000001f1cb908170, L_000001f1cb907ef0, C4<1>, C4<1>;
v000001f1cb88c730_0 .net "A", 0 0, L_000001f1cb908170;  alias, 1 drivers
v000001f1cb88c5f0_0 .net "B", 0 0, L_000001f1cb907ef0;  alias, 1 drivers
v000001f1cb88c190_0 .net "R", 0 0, L_000001f1cb916a70;  alias, 1 drivers
S_000001f1cb896360 .scope module, "NOT1" "NOT_gate" 4 48, 5 50 0, S_000001f1cb890730;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000001f1cb9173a0 .functor NOT 1, L_000001f1cb908170, C4<0>, C4<0>, C4<0>;
v000001f1cb88b0b0_0 .net "A", 0 0, L_000001f1cb908170;  alias, 1 drivers
v000001f1cb88a610_0 .net "R", 0 0, L_000001f1cb9173a0;  alias, 1 drivers
S_000001f1cb892e40 .scope module, "NOT2" "NOT_gate" 4 53, 5 50 0, S_000001f1cb890730;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000001f1cb917f70 .functor NOT 1, L_000001f1cb907ef0, C4<0>, C4<0>, C4<0>;
v000001f1cb88bab0_0 .net "A", 0 0, L_000001f1cb907ef0;  alias, 1 drivers
v000001f1cb88b5b0_0 .net "R", 0 0, L_000001f1cb917f70;  alias, 1 drivers
S_000001f1cb8924e0 .scope module, "OR1" "OR_gate" 4 36, 5 36 0, S_000001f1cb890730;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000001f1cb9172c0 .functor OR 1, L_000001f1cb908170, L_000001f1cb907ef0, C4<0>, C4<0>;
v000001f1cb88aed0_0 .net "A", 0 0, L_000001f1cb908170;  alias, 1 drivers
v000001f1cb88b970_0 .net "B", 0 0, L_000001f1cb907ef0;  alias, 1 drivers
v000001f1cb88b510_0 .net "R", 0 0, L_000001f1cb9172c0;  alias, 1 drivers
S_000001f1cb895a00 .scope module, "PT" "PassThrough" 4 58, 5 57 0, S_000001f1cb890730;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000001f1cb917330 .functor BUFZ 1, L_000001f1cb908170, C4<0>, C4<0>, C4<0>;
v000001f1cb88a6b0_0 .net "A", 0 0, L_000001f1cb908170;  alias, 1 drivers
v000001f1cb88ba10_0 .net "R", 0 0, L_000001f1cb917330;  alias, 1 drivers
S_000001f1cb8950a0 .scope module, "SUB" "Subtractor" 4 21, 5 14 0, S_000001f1cb890730;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001f1cb917b10 .functor NOT 1, L_000001f1cb907ef0, C4<0>, C4<0>, C4<0>;
v000001f1cb88ae30_0 .net "A", 0 0, L_000001f1cb908170;  alias, 1 drivers
v000001f1cb88bbf0_0 .net "B", 0 0, L_000001f1cb907ef0;  alias, 1 drivers
L_000001f1cb8a09c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001f1cb88af70_0 .net "Cin", 0 0, L_000001f1cb8a09c8;  1 drivers
v000001f1cb88c410_0 .net "Cout", 0 0, L_000001f1cb9179c0;  alias, 1 drivers
v000001f1cb88b010_0 .net "S", 0 0, L_000001f1cb91a3c0;  alias, 1 drivers
S_000001f1cb890a50 .scope module, "FA" "FullAdder" 5 18, 5 1 0, S_000001f1cb8950a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001f1cb919fd0 .functor XOR 1, L_000001f1cb908170, L_000001f1cb917b10, C4<0>, C4<0>;
L_000001f1cb91a3c0 .functor XOR 1, L_000001f1cb919fd0, L_000001f1cb8a09c8, C4<0>, C4<0>;
L_000001f1cb91a040 .functor AND 1, L_000001f1cb919fd0, L_000001f1cb8a09c8, C4<1>, C4<1>;
L_000001f1cb91a430 .functor AND 1, L_000001f1cb908170, L_000001f1cb917b10, C4<1>, C4<1>;
L_000001f1cb9179c0 .functor OR 1, L_000001f1cb91a040, L_000001f1cb91a430, C4<0>, C4<0>;
v000001f1cb88c370_0 .net "A", 0 0, L_000001f1cb908170;  alias, 1 drivers
v000001f1cb88a750_0 .net "B", 0 0, L_000001f1cb917b10;  1 drivers
v000001f1cb88aa70_0 .net "Cin", 0 0, L_000001f1cb8a09c8;  alias, 1 drivers
v000001f1cb88ab10_0 .net "Cout", 0 0, L_000001f1cb9179c0;  alias, 1 drivers
v000001f1cb88ac50_0 .net "S", 0 0, L_000001f1cb91a3c0;  alias, 1 drivers
v000001f1cb88ad90_0 .net "and1_out", 0 0, L_000001f1cb91a040;  1 drivers
v000001f1cb88bb50_0 .net "and2_out", 0 0, L_000001f1cb91a430;  1 drivers
v000001f1cb88b150_0 .net "xor1_out", 0 0, L_000001f1cb919fd0;  1 drivers
S_000001f1cb895b90 .scope module, "XOR1" "XOR_gate" 4 42, 5 43 0, S_000001f1cb890730;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000001f1cb916ca0 .functor XOR 1, L_000001f1cb908170, L_000001f1cb907ef0, C4<0>, C4<0>;
v000001f1cb88c690_0 .net "A", 0 0, L_000001f1cb908170;  alias, 1 drivers
v000001f1cb88b290_0 .net "B", 0 0, L_000001f1cb907ef0;  alias, 1 drivers
v000001f1cb88b330_0 .net "R", 0 0, L_000001f1cb916ca0;  alias, 1 drivers
    .scope S_000001f1cb5de070;
T_0 ;
    %wait E_000001f1cb79f980;
    %load/vec4 v000001f1cb7bd770_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1cb7be2b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1cb7be530_0, 0, 1;
    %jmp T_0.9;
T_0.0 ;
    %load/vec4 v000001f1cb7bdef0_0;
    %store/vec4 v000001f1cb7be2b0_0, 0, 1;
    %load/vec4 v000001f1cb7be490_0;
    %store/vec4 v000001f1cb7be530_0, 0, 1;
    %jmp T_0.9;
T_0.1 ;
    %load/vec4 v000001f1cb7bd3b0_0;
    %store/vec4 v000001f1cb7be2b0_0, 0, 1;
    %load/vec4 v000001f1cb7bd9f0_0;
    %store/vec4 v000001f1cb7be530_0, 0, 1;
    %jmp T_0.9;
T_0.2 ;
    %load/vec4 v000001f1cb7be350_0;
    %store/vec4 v000001f1cb7be2b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1cb7be530_0, 0, 1;
    %jmp T_0.9;
T_0.3 ;
    %load/vec4 v000001f1cb7bd810_0;
    %store/vec4 v000001f1cb7be2b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1cb7be530_0, 0, 1;
    %jmp T_0.9;
T_0.4 ;
    %load/vec4 v000001f1cb7be210_0;
    %store/vec4 v000001f1cb7be2b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1cb7be530_0, 0, 1;
    %jmp T_0.9;
T_0.5 ;
    %load/vec4 v000001f1cb7bd630_0;
    %store/vec4 v000001f1cb7be2b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1cb7be530_0, 0, 1;
    %jmp T_0.9;
T_0.6 ;
    %load/vec4 v000001f1cb7be170_0;
    %store/vec4 v000001f1cb7be2b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1cb7be530_0, 0, 1;
    %jmp T_0.9;
T_0.7 ;
    %load/vec4 v000001f1cb7bdd10_0;
    %store/vec4 v000001f1cb7be2b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1cb7be530_0, 0, 1;
    %jmp T_0.9;
T_0.9 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001f1cb5da5f0;
T_1 ;
    %wait E_000001f1cb7a0000;
    %load/vec4 v000001f1cb788e80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1cb7885c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1cb785dc0_0, 0, 1;
    %jmp T_1.9;
T_1.0 ;
    %load/vec4 v000001f1cb7304e0_0;
    %store/vec4 v000001f1cb7885c0_0, 0, 1;
    %load/vec4 v000001f1cb785500_0;
    %store/vec4 v000001f1cb785dc0_0, 0, 1;
    %jmp T_1.9;
T_1.1 ;
    %load/vec4 v000001f1cb72fcc0_0;
    %store/vec4 v000001f1cb7885c0_0, 0, 1;
    %load/vec4 v000001f1cb72ff40_0;
    %store/vec4 v000001f1cb785dc0_0, 0, 1;
    %jmp T_1.9;
T_1.2 ;
    %load/vec4 v000001f1cb7867c0_0;
    %store/vec4 v000001f1cb7885c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1cb785dc0_0, 0, 1;
    %jmp T_1.9;
T_1.3 ;
    %load/vec4 v000001f1cb786540_0;
    %store/vec4 v000001f1cb7885c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1cb785dc0_0, 0, 1;
    %jmp T_1.9;
T_1.4 ;
    %load/vec4 v000001f1cb7308a0_0;
    %store/vec4 v000001f1cb7885c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1cb785dc0_0, 0, 1;
    %jmp T_1.9;
T_1.5 ;
    %load/vec4 v000001f1cb786180_0;
    %store/vec4 v000001f1cb7885c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1cb785dc0_0, 0, 1;
    %jmp T_1.9;
T_1.6 ;
    %load/vec4 v000001f1cb72fa40_0;
    %store/vec4 v000001f1cb7885c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1cb785dc0_0, 0, 1;
    %jmp T_1.9;
T_1.7 ;
    %load/vec4 v000001f1cb786220_0;
    %store/vec4 v000001f1cb7885c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1cb785dc0_0, 0, 1;
    %jmp T_1.9;
T_1.9 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000001f1cb81bb90;
T_2 ;
    %wait E_000001f1cb7a0500;
    %load/vec4 v000001f1cb822020_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1cb81fc80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1cb820e00_0, 0, 1;
    %jmp T_2.9;
T_2.0 ;
    %load/vec4 v000001f1cb821da0_0;
    %store/vec4 v000001f1cb81fc80_0, 0, 1;
    %load/vec4 v000001f1cb820720_0;
    %store/vec4 v000001f1cb820e00_0, 0, 1;
    %jmp T_2.9;
T_2.1 ;
    %load/vec4 v000001f1cb821800_0;
    %store/vec4 v000001f1cb81fc80_0, 0, 1;
    %load/vec4 v000001f1cb81f960_0;
    %store/vec4 v000001f1cb820e00_0, 0, 1;
    %jmp T_2.9;
T_2.2 ;
    %load/vec4 v000001f1cb81fd20_0;
    %store/vec4 v000001f1cb81fc80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1cb820e00_0, 0, 1;
    %jmp T_2.9;
T_2.3 ;
    %load/vec4 v000001f1cb81ff00_0;
    %store/vec4 v000001f1cb81fc80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1cb820e00_0, 0, 1;
    %jmp T_2.9;
T_2.4 ;
    %load/vec4 v000001f1cb81fdc0_0;
    %store/vec4 v000001f1cb81fc80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1cb820e00_0, 0, 1;
    %jmp T_2.9;
T_2.5 ;
    %load/vec4 v000001f1cb820f40_0;
    %store/vec4 v000001f1cb81fc80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1cb820e00_0, 0, 1;
    %jmp T_2.9;
T_2.6 ;
    %load/vec4 v000001f1cb820040_0;
    %store/vec4 v000001f1cb81fc80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1cb820e00_0, 0, 1;
    %jmp T_2.9;
T_2.7 ;
    %load/vec4 v000001f1cb81f8c0_0;
    %store/vec4 v000001f1cb81fc80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1cb820e00_0, 0, 1;
    %jmp T_2.9;
T_2.9 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000001f1cb81c4f0;
T_3 ;
    %wait E_000001f1cb7a1f00;
    %load/vec4 v000001f1cb820ea0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1cb8211c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1cb822660_0, 0, 1;
    %jmp T_3.9;
T_3.0 ;
    %load/vec4 v000001f1cb823b00_0;
    %store/vec4 v000001f1cb8211c0_0, 0, 1;
    %load/vec4 v000001f1cb822d40_0;
    %store/vec4 v000001f1cb822660_0, 0, 1;
    %jmp T_3.9;
T_3.1 ;
    %load/vec4 v000001f1cb8231a0_0;
    %store/vec4 v000001f1cb8211c0_0, 0, 1;
    %load/vec4 v000001f1cb822b60_0;
    %store/vec4 v000001f1cb822660_0, 0, 1;
    %jmp T_3.9;
T_3.2 ;
    %load/vec4 v000001f1cb8240a0_0;
    %store/vec4 v000001f1cb8211c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1cb822660_0, 0, 1;
    %jmp T_3.9;
T_3.3 ;
    %load/vec4 v000001f1cb8232e0_0;
    %store/vec4 v000001f1cb8211c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1cb822660_0, 0, 1;
    %jmp T_3.9;
T_3.4 ;
    %load/vec4 v000001f1cb8222a0_0;
    %store/vec4 v000001f1cb8211c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1cb822660_0, 0, 1;
    %jmp T_3.9;
T_3.5 ;
    %load/vec4 v000001f1cb822e80_0;
    %store/vec4 v000001f1cb8211c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1cb822660_0, 0, 1;
    %jmp T_3.9;
T_3.6 ;
    %load/vec4 v000001f1cb822480_0;
    %store/vec4 v000001f1cb8211c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1cb822660_0, 0, 1;
    %jmp T_3.9;
T_3.7 ;
    %load/vec4 v000001f1cb823380_0;
    %store/vec4 v000001f1cb8211c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1cb822660_0, 0, 1;
    %jmp T_3.9;
T_3.9 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001f1cb8261f0;
T_4 ;
    %wait E_000001f1cb7a2480;
    %load/vec4 v000001f1cb8243c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1cb822a20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1cb823a60_0, 0, 1;
    %jmp T_4.9;
T_4.0 ;
    %load/vec4 v000001f1cb8245a0_0;
    %store/vec4 v000001f1cb822a20_0, 0, 1;
    %load/vec4 v000001f1cb822ac0_0;
    %store/vec4 v000001f1cb823a60_0, 0, 1;
    %jmp T_4.9;
T_4.1 ;
    %load/vec4 v000001f1cb824140_0;
    %store/vec4 v000001f1cb822a20_0, 0, 1;
    %load/vec4 v000001f1cb824460_0;
    %store/vec4 v000001f1cb823a60_0, 0, 1;
    %jmp T_4.9;
T_4.2 ;
    %load/vec4 v000001f1cb824780_0;
    %store/vec4 v000001f1cb822a20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1cb823a60_0, 0, 1;
    %jmp T_4.9;
T_4.3 ;
    %load/vec4 v000001f1cb823ba0_0;
    %store/vec4 v000001f1cb822a20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1cb823a60_0, 0, 1;
    %jmp T_4.9;
T_4.4 ;
    %load/vec4 v000001f1cb824640_0;
    %store/vec4 v000001f1cb822a20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1cb823a60_0, 0, 1;
    %jmp T_4.9;
T_4.5 ;
    %load/vec4 v000001f1cb823920_0;
    %store/vec4 v000001f1cb822a20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1cb823a60_0, 0, 1;
    %jmp T_4.9;
T_4.6 ;
    %load/vec4 v000001f1cb823c40_0;
    %store/vec4 v000001f1cb822a20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1cb823a60_0, 0, 1;
    %jmp T_4.9;
T_4.7 ;
    %load/vec4 v000001f1cb8239c0_0;
    %store/vec4 v000001f1cb822a20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1cb823a60_0, 0, 1;
    %jmp T_4.9;
T_4.9 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_000001f1cb825d40;
T_5 ;
    %wait E_000001f1cb7a2380;
    %load/vec4 v000001f1cb81da20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1cb81f320_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1cb81f780_0, 0, 1;
    %jmp T_5.9;
T_5.0 ;
    %load/vec4 v000001f1cb81e060_0;
    %store/vec4 v000001f1cb81f320_0, 0, 1;
    %load/vec4 v000001f1cb81e920_0;
    %store/vec4 v000001f1cb81f780_0, 0, 1;
    %jmp T_5.9;
T_5.1 ;
    %load/vec4 v000001f1cb81e380_0;
    %store/vec4 v000001f1cb81f320_0, 0, 1;
    %load/vec4 v000001f1cb81d160_0;
    %store/vec4 v000001f1cb81f780_0, 0, 1;
    %jmp T_5.9;
T_5.2 ;
    %load/vec4 v000001f1cb81f6e0_0;
    %store/vec4 v000001f1cb81f320_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1cb81f780_0, 0, 1;
    %jmp T_5.9;
T_5.3 ;
    %load/vec4 v000001f1cb81e4c0_0;
    %store/vec4 v000001f1cb81f320_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1cb81f780_0, 0, 1;
    %jmp T_5.9;
T_5.4 ;
    %load/vec4 v000001f1cb81eec0_0;
    %store/vec4 v000001f1cb81f320_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1cb81f780_0, 0, 1;
    %jmp T_5.9;
T_5.5 ;
    %load/vec4 v000001f1cb81d0c0_0;
    %store/vec4 v000001f1cb81f320_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1cb81f780_0, 0, 1;
    %jmp T_5.9;
T_5.6 ;
    %load/vec4 v000001f1cb81dfc0_0;
    %store/vec4 v000001f1cb81f320_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1cb81f780_0, 0, 1;
    %jmp T_5.9;
T_5.7 ;
    %load/vec4 v000001f1cb81dc00_0;
    %store/vec4 v000001f1cb81f320_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1cb81f780_0, 0, 1;
    %jmp T_5.9;
T_5.9 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_000001f1cb828070;
T_6 ;
    %wait E_000001f1cb7a2300;
    %load/vec4 v000001f1cb829190_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1cb82ae50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1cb82b710_0, 0, 1;
    %jmp T_6.9;
T_6.0 ;
    %load/vec4 v000001f1cb829870_0;
    %store/vec4 v000001f1cb82ae50_0, 0, 1;
    %load/vec4 v000001f1cb82af90_0;
    %store/vec4 v000001f1cb82b710_0, 0, 1;
    %jmp T_6.9;
T_6.1 ;
    %load/vec4 v000001f1cb829f50_0;
    %store/vec4 v000001f1cb82ae50_0, 0, 1;
    %load/vec4 v000001f1cb82b170_0;
    %store/vec4 v000001f1cb82b710_0, 0, 1;
    %jmp T_6.9;
T_6.2 ;
    %load/vec4 v000001f1cb8297d0_0;
    %store/vec4 v000001f1cb82ae50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1cb82b710_0, 0, 1;
    %jmp T_6.9;
T_6.3 ;
    %load/vec4 v000001f1cb82a310_0;
    %store/vec4 v000001f1cb82ae50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1cb82b710_0, 0, 1;
    %jmp T_6.9;
T_6.4 ;
    %load/vec4 v000001f1cb829910_0;
    %store/vec4 v000001f1cb82ae50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1cb82b710_0, 0, 1;
    %jmp T_6.9;
T_6.5 ;
    %load/vec4 v000001f1cb82adb0_0;
    %store/vec4 v000001f1cb82ae50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1cb82b710_0, 0, 1;
    %jmp T_6.9;
T_6.6 ;
    %load/vec4 v000001f1cb82aef0_0;
    %store/vec4 v000001f1cb82ae50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1cb82b710_0, 0, 1;
    %jmp T_6.9;
T_6.7 ;
    %load/vec4 v000001f1cb829690_0;
    %store/vec4 v000001f1cb82ae50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1cb82b710_0, 0, 1;
    %jmp T_6.9;
T_6.9 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001f1cb833100;
T_7 ;
    %wait E_000001f1cb7a1840;
    %load/vec4 v000001f1cb82c750_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1cb82d470_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1cb82ccf0_0, 0, 1;
    %jmp T_7.9;
T_7.0 ;
    %load/vec4 v000001f1cb82d0b0_0;
    %store/vec4 v000001f1cb82d470_0, 0, 1;
    %load/vec4 v000001f1cb82c6b0_0;
    %store/vec4 v000001f1cb82ccf0_0, 0, 1;
    %jmp T_7.9;
T_7.1 ;
    %load/vec4 v000001f1cb82e050_0;
    %store/vec4 v000001f1cb82d470_0, 0, 1;
    %load/vec4 v000001f1cb82bd50_0;
    %store/vec4 v000001f1cb82ccf0_0, 0, 1;
    %jmp T_7.9;
T_7.2 ;
    %load/vec4 v000001f1cb82cf70_0;
    %store/vec4 v000001f1cb82d470_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1cb82ccf0_0, 0, 1;
    %jmp T_7.9;
T_7.3 ;
    %load/vec4 v000001f1cb82dbf0_0;
    %store/vec4 v000001f1cb82d470_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1cb82ccf0_0, 0, 1;
    %jmp T_7.9;
T_7.4 ;
    %load/vec4 v000001f1cb82c890_0;
    %store/vec4 v000001f1cb82d470_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1cb82ccf0_0, 0, 1;
    %jmp T_7.9;
T_7.5 ;
    %load/vec4 v000001f1cb82d830_0;
    %store/vec4 v000001f1cb82d470_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1cb82ccf0_0, 0, 1;
    %jmp T_7.9;
T_7.6 ;
    %load/vec4 v000001f1cb82dc90_0;
    %store/vec4 v000001f1cb82d470_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1cb82ccf0_0, 0, 1;
    %jmp T_7.9;
T_7.7 ;
    %load/vec4 v000001f1cb82d330_0;
    %store/vec4 v000001f1cb82d470_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1cb82ccf0_0, 0, 1;
    %jmp T_7.9;
T_7.9 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000001f1cb833bf0;
T_8 ;
    %wait E_000001f1cb7a2700;
    %load/vec4 v000001f1cb82cd90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1cb82ce30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1cb82d1f0_0, 0, 1;
    %jmp T_8.9;
T_8.0 ;
    %load/vec4 v000001f1cb82f310_0;
    %store/vec4 v000001f1cb82ce30_0, 0, 1;
    %load/vec4 v000001f1cb82ced0_0;
    %store/vec4 v000001f1cb82d1f0_0, 0, 1;
    %jmp T_8.9;
T_8.1 ;
    %load/vec4 v000001f1cb82f9f0_0;
    %store/vec4 v000001f1cb82ce30_0, 0, 1;
    %load/vec4 v000001f1cb82f1d0_0;
    %store/vec4 v000001f1cb82d1f0_0, 0, 1;
    %jmp T_8.9;
T_8.2 ;
    %load/vec4 v000001f1cb82d010_0;
    %store/vec4 v000001f1cb82ce30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1cb82d1f0_0, 0, 1;
    %jmp T_8.9;
T_8.3 ;
    %load/vec4 v000001f1cb830850_0;
    %store/vec4 v000001f1cb82ce30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1cb82d1f0_0, 0, 1;
    %jmp T_8.9;
T_8.4 ;
    %load/vec4 v000001f1cb82fbd0_0;
    %store/vec4 v000001f1cb82ce30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1cb82d1f0_0, 0, 1;
    %jmp T_8.9;
T_8.5 ;
    %load/vec4 v000001f1cb82f130_0;
    %store/vec4 v000001f1cb82ce30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1cb82d1f0_0, 0, 1;
    %jmp T_8.9;
T_8.6 ;
    %load/vec4 v000001f1cb82fb30_0;
    %store/vec4 v000001f1cb82ce30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1cb82d1f0_0, 0, 1;
    %jmp T_8.9;
T_8.7 ;
    %load/vec4 v000001f1cb82fa90_0;
    %store/vec4 v000001f1cb82ce30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1cb82d1f0_0, 0, 1;
    %jmp T_8.9;
T_8.9 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_000001f1cb835a70;
T_9 ;
    %wait E_000001f1cb7a2040;
    %load/vec4 v000001f1cb82ff90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1cb8302b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1cb82e910_0, 0, 1;
    %jmp T_9.9;
T_9.0 ;
    %load/vec4 v000001f1cb82e190_0;
    %store/vec4 v000001f1cb8302b0_0, 0, 1;
    %load/vec4 v000001f1cb82f630_0;
    %store/vec4 v000001f1cb82e910_0, 0, 1;
    %jmp T_9.9;
T_9.1 ;
    %load/vec4 v000001f1cb82e7d0_0;
    %store/vec4 v000001f1cb8302b0_0, 0, 1;
    %load/vec4 v000001f1cb830710_0;
    %store/vec4 v000001f1cb82e910_0, 0, 1;
    %jmp T_9.9;
T_9.2 ;
    %load/vec4 v000001f1cb82f6d0_0;
    %store/vec4 v000001f1cb8302b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1cb82e910_0, 0, 1;
    %jmp T_9.9;
T_9.3 ;
    %load/vec4 v000001f1cb830490_0;
    %store/vec4 v000001f1cb8302b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1cb82e910_0, 0, 1;
    %jmp T_9.9;
T_9.4 ;
    %load/vec4 v000001f1cb82e230_0;
    %store/vec4 v000001f1cb8302b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1cb82e910_0, 0, 1;
    %jmp T_9.9;
T_9.5 ;
    %load/vec4 v000001f1cb82fef0_0;
    %store/vec4 v000001f1cb8302b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1cb82e910_0, 0, 1;
    %jmp T_9.9;
T_9.6 ;
    %load/vec4 v000001f1cb830670_0;
    %store/vec4 v000001f1cb8302b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1cb82e910_0, 0, 1;
    %jmp T_9.9;
T_9.7 ;
    %load/vec4 v000001f1cb830350_0;
    %store/vec4 v000001f1cb8302b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1cb82e910_0, 0, 1;
    %jmp T_9.9;
T_9.9 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_000001f1cb836560;
T_10 ;
    %wait E_000001f1cb7a2bc0;
    %load/vec4 v000001f1cb83dba0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1cb83c840_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1cb83d1a0_0, 0, 1;
    %jmp T_10.9;
T_10.0 ;
    %load/vec4 v000001f1cb83bc60_0;
    %store/vec4 v000001f1cb83c840_0, 0, 1;
    %load/vec4 v000001f1cb83c7a0_0;
    %store/vec4 v000001f1cb83d1a0_0, 0, 1;
    %jmp T_10.9;
T_10.1 ;
    %load/vec4 v000001f1cb83d2e0_0;
    %store/vec4 v000001f1cb83c840_0, 0, 1;
    %load/vec4 v000001f1cb83de20_0;
    %store/vec4 v000001f1cb83d1a0_0, 0, 1;
    %jmp T_10.9;
T_10.2 ;
    %load/vec4 v000001f1cb83c980_0;
    %store/vec4 v000001f1cb83c840_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1cb83d1a0_0, 0, 1;
    %jmp T_10.9;
T_10.3 ;
    %load/vec4 v000001f1cb83bda0_0;
    %store/vec4 v000001f1cb83c840_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1cb83d1a0_0, 0, 1;
    %jmp T_10.9;
T_10.4 ;
    %load/vec4 v000001f1cb83d100_0;
    %store/vec4 v000001f1cb83c840_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1cb83d1a0_0, 0, 1;
    %jmp T_10.9;
T_10.5 ;
    %load/vec4 v000001f1cb83d880_0;
    %store/vec4 v000001f1cb83c840_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1cb83d1a0_0, 0, 1;
    %jmp T_10.9;
T_10.6 ;
    %load/vec4 v000001f1cb83e000_0;
    %store/vec4 v000001f1cb83c840_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1cb83d1a0_0, 0, 1;
    %jmp T_10.9;
T_10.7 ;
    %load/vec4 v000001f1cb83bbc0_0;
    %store/vec4 v000001f1cb83c840_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1cb83d1a0_0, 0, 1;
    %jmp T_10.9;
T_10.9 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_000001f1cb838570;
T_11 ;
    %wait E_000001f1cb7a3440;
    %load/vec4 v000001f1cb83f0e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_11.7, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1cb83ef00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1cb83e1e0_0, 0, 1;
    %jmp T_11.9;
T_11.0 ;
    %load/vec4 v000001f1cb83f360_0;
    %store/vec4 v000001f1cb83ef00_0, 0, 1;
    %load/vec4 v000001f1cb83f7c0_0;
    %store/vec4 v000001f1cb83e1e0_0, 0, 1;
    %jmp T_11.9;
T_11.1 ;
    %load/vec4 v000001f1cb83e5a0_0;
    %store/vec4 v000001f1cb83ef00_0, 0, 1;
    %load/vec4 v000001f1cb83f900_0;
    %store/vec4 v000001f1cb83e1e0_0, 0, 1;
    %jmp T_11.9;
T_11.2 ;
    %load/vec4 v000001f1cb83f540_0;
    %store/vec4 v000001f1cb83ef00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1cb83e1e0_0, 0, 1;
    %jmp T_11.9;
T_11.3 ;
    %load/vec4 v000001f1cb8404e0_0;
    %store/vec4 v000001f1cb83ef00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1cb83e1e0_0, 0, 1;
    %jmp T_11.9;
T_11.4 ;
    %load/vec4 v000001f1cb83ff40_0;
    %store/vec4 v000001f1cb83ef00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1cb83e1e0_0, 0, 1;
    %jmp T_11.9;
T_11.5 ;
    %load/vec4 v000001f1cb83fc20_0;
    %store/vec4 v000001f1cb83ef00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1cb83e1e0_0, 0, 1;
    %jmp T_11.9;
T_11.6 ;
    %load/vec4 v000001f1cb8408a0_0;
    %store/vec4 v000001f1cb83ef00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1cb83e1e0_0, 0, 1;
    %jmp T_11.9;
T_11.7 ;
    %load/vec4 v000001f1cb840440_0;
    %store/vec4 v000001f1cb83ef00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1cb83e1e0_0, 0, 1;
    %jmp T_11.9;
T_11.9 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_000001f1cb84b160;
T_12 ;
    %wait E_000001f1cb7a2e00;
    %load/vec4 v000001f1cb840da0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_12.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_12.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_12.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_12.7, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1cb840e40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1cb8409e0_0, 0, 1;
    %jmp T_12.9;
T_12.0 ;
    %load/vec4 v000001f1cb83aae0_0;
    %store/vec4 v000001f1cb840e40_0, 0, 1;
    %load/vec4 v000001f1cb840940_0;
    %store/vec4 v000001f1cb8409e0_0, 0, 1;
    %jmp T_12.9;
T_12.1 ;
    %load/vec4 v000001f1cb8398c0_0;
    %store/vec4 v000001f1cb840e40_0, 0, 1;
    %load/vec4 v000001f1cb83a040_0;
    %store/vec4 v000001f1cb8409e0_0, 0, 1;
    %jmp T_12.9;
T_12.2 ;
    %load/vec4 v000001f1cb840c60_0;
    %store/vec4 v000001f1cb840e40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1cb8409e0_0, 0, 1;
    %jmp T_12.9;
T_12.3 ;
    %load/vec4 v000001f1cb840f80_0;
    %store/vec4 v000001f1cb840e40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1cb8409e0_0, 0, 1;
    %jmp T_12.9;
T_12.4 ;
    %load/vec4 v000001f1cb83aea0_0;
    %store/vec4 v000001f1cb840e40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1cb8409e0_0, 0, 1;
    %jmp T_12.9;
T_12.5 ;
    %load/vec4 v000001f1cb840d00_0;
    %store/vec4 v000001f1cb840e40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1cb8409e0_0, 0, 1;
    %jmp T_12.9;
T_12.6 ;
    %load/vec4 v000001f1cb841020_0;
    %store/vec4 v000001f1cb840e40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1cb8409e0_0, 0, 1;
    %jmp T_12.9;
T_12.7 ;
    %load/vec4 v000001f1cb840ee0_0;
    %store/vec4 v000001f1cb840e40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1cb8409e0_0, 0, 1;
    %jmp T_12.9;
T_12.9 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_000001f1cb84cbf0;
T_13 ;
    %wait E_000001f1cb7a2c00;
    %load/vec4 v000001f1cb839140_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1cb8391e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1cb83a2c0_0, 0, 1;
    %jmp T_13.9;
T_13.0 ;
    %load/vec4 v000001f1cb839500_0;
    %store/vec4 v000001f1cb8391e0_0, 0, 1;
    %load/vec4 v000001f1cb839280_0;
    %store/vec4 v000001f1cb83a2c0_0, 0, 1;
    %jmp T_13.9;
T_13.1 ;
    %load/vec4 v000001f1cb83a9a0_0;
    %store/vec4 v000001f1cb8391e0_0, 0, 1;
    %load/vec4 v000001f1cb839460_0;
    %store/vec4 v000001f1cb83a2c0_0, 0, 1;
    %jmp T_13.9;
T_13.2 ;
    %load/vec4 v000001f1cb83a860_0;
    %store/vec4 v000001f1cb8391e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1cb83a2c0_0, 0, 1;
    %jmp T_13.9;
T_13.3 ;
    %load/vec4 v000001f1cb8393c0_0;
    %store/vec4 v000001f1cb8391e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1cb83a2c0_0, 0, 1;
    %jmp T_13.9;
T_13.4 ;
    %load/vec4 v000001f1cb839dc0_0;
    %store/vec4 v000001f1cb8391e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1cb83a2c0_0, 0, 1;
    %jmp T_13.9;
T_13.5 ;
    %load/vec4 v000001f1cb83a400_0;
    %store/vec4 v000001f1cb8391e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1cb83a2c0_0, 0, 1;
    %jmp T_13.9;
T_13.6 ;
    %load/vec4 v000001f1cb83a5e0_0;
    %store/vec4 v000001f1cb8391e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1cb83a2c0_0, 0, 1;
    %jmp T_13.9;
T_13.7 ;
    %load/vec4 v000001f1cb839d20_0;
    %store/vec4 v000001f1cb8391e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1cb83a2c0_0, 0, 1;
    %jmp T_13.9;
T_13.9 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_000001f1cb84f180;
T_14 ;
    %wait E_000001f1cb7a2e80;
    %load/vec4 v000001f1cb855ac0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1cb855160_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1cb855020_0, 0, 1;
    %jmp T_14.9;
T_14.0 ;
    %load/vec4 v000001f1cb855fc0_0;
    %store/vec4 v000001f1cb855160_0, 0, 1;
    %load/vec4 v000001f1cb854b20_0;
    %store/vec4 v000001f1cb855020_0, 0, 1;
    %jmp T_14.9;
T_14.1 ;
    %load/vec4 v000001f1cb8552a0_0;
    %store/vec4 v000001f1cb855160_0, 0, 1;
    %load/vec4 v000001f1cb855ca0_0;
    %store/vec4 v000001f1cb855020_0, 0, 1;
    %jmp T_14.9;
T_14.2 ;
    %load/vec4 v000001f1cb853ea0_0;
    %store/vec4 v000001f1cb855160_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1cb855020_0, 0, 1;
    %jmp T_14.9;
T_14.3 ;
    %load/vec4 v000001f1cb855e80_0;
    %store/vec4 v000001f1cb855160_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1cb855020_0, 0, 1;
    %jmp T_14.9;
T_14.4 ;
    %load/vec4 v000001f1cb8550c0_0;
    %store/vec4 v000001f1cb855160_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1cb855020_0, 0, 1;
    %jmp T_14.9;
T_14.5 ;
    %load/vec4 v000001f1cb854620_0;
    %store/vec4 v000001f1cb855160_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1cb855020_0, 0, 1;
    %jmp T_14.9;
T_14.6 ;
    %load/vec4 v000001f1cb854120_0;
    %store/vec4 v000001f1cb855160_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1cb855020_0, 0, 1;
    %jmp T_14.9;
T_14.7 ;
    %load/vec4 v000001f1cb854580_0;
    %store/vec4 v000001f1cb855160_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1cb855020_0, 0, 1;
    %jmp T_14.9;
T_14.9 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_000001f1cb84fe00;
T_15 ;
    %wait E_000001f1cb7a3240;
    %load/vec4 v000001f1cb857fa0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_15.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_15.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_15.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_15.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_15.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_15.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_15.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_15.7, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1cb857b40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1cb8573c0_0, 0, 1;
    %jmp T_15.9;
T_15.0 ;
    %load/vec4 v000001f1cb856ec0_0;
    %store/vec4 v000001f1cb857b40_0, 0, 1;
    %load/vec4 v000001f1cb857aa0_0;
    %store/vec4 v000001f1cb8573c0_0, 0, 1;
    %jmp T_15.9;
T_15.1 ;
    %load/vec4 v000001f1cb8576e0_0;
    %store/vec4 v000001f1cb857b40_0, 0, 1;
    %load/vec4 v000001f1cb856e20_0;
    %store/vec4 v000001f1cb8573c0_0, 0, 1;
    %jmp T_15.9;
T_15.2 ;
    %load/vec4 v000001f1cb857280_0;
    %store/vec4 v000001f1cb857b40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1cb8573c0_0, 0, 1;
    %jmp T_15.9;
T_15.3 ;
    %load/vec4 v000001f1cb856c40_0;
    %store/vec4 v000001f1cb857b40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1cb8573c0_0, 0, 1;
    %jmp T_15.9;
T_15.4 ;
    %load/vec4 v000001f1cb857d20_0;
    %store/vec4 v000001f1cb857b40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1cb8573c0_0, 0, 1;
    %jmp T_15.9;
T_15.5 ;
    %load/vec4 v000001f1cb856ba0_0;
    %store/vec4 v000001f1cb857b40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1cb8573c0_0, 0, 1;
    %jmp T_15.9;
T_15.6 ;
    %load/vec4 v000001f1cb856920_0;
    %store/vec4 v000001f1cb857b40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1cb8573c0_0, 0, 1;
    %jmp T_15.9;
T_15.7 ;
    %load/vec4 v000001f1cb8562e0_0;
    %store/vec4 v000001f1cb857b40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1cb8573c0_0, 0, 1;
    %jmp T_15.9;
T_15.9 ;
    %pop/vec4 1;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_000001f1cb85b8b0;
T_16 ;
    %wait E_000001f1cb7a2cc0;
    %load/vec4 v000001f1cb858ae0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_16.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_16.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_16.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_16.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_16.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_16.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_16.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_16.7, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1cb853860_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1cb8514c0_0, 0, 1;
    %jmp T_16.9;
T_16.0 ;
    %load/vec4 v000001f1cb852140_0;
    %store/vec4 v000001f1cb853860_0, 0, 1;
    %load/vec4 v000001f1cb852b40_0;
    %store/vec4 v000001f1cb8514c0_0, 0, 1;
    %jmp T_16.9;
T_16.1 ;
    %load/vec4 v000001f1cb852f00_0;
    %store/vec4 v000001f1cb853860_0, 0, 1;
    %load/vec4 v000001f1cb852e60_0;
    %store/vec4 v000001f1cb8514c0_0, 0, 1;
    %jmp T_16.9;
T_16.2 ;
    %load/vec4 v000001f1cb853680_0;
    %store/vec4 v000001f1cb853860_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1cb8514c0_0, 0, 1;
    %jmp T_16.9;
T_16.3 ;
    %load/vec4 v000001f1cb8520a0_0;
    %store/vec4 v000001f1cb853860_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1cb8514c0_0, 0, 1;
    %jmp T_16.9;
T_16.4 ;
    %load/vec4 v000001f1cb851d80_0;
    %store/vec4 v000001f1cb853860_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1cb8514c0_0, 0, 1;
    %jmp T_16.9;
T_16.5 ;
    %load/vec4 v000001f1cb853900_0;
    %store/vec4 v000001f1cb853860_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1cb8514c0_0, 0, 1;
    %jmp T_16.9;
T_16.6 ;
    %load/vec4 v000001f1cb852be0_0;
    %store/vec4 v000001f1cb853860_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1cb8514c0_0, 0, 1;
    %jmp T_16.9;
T_16.7 ;
    %load/vec4 v000001f1cb851920_0;
    %store/vec4 v000001f1cb853860_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1cb8514c0_0, 0, 1;
    %jmp T_16.9;
T_16.9 ;
    %pop/vec4 1;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_000001f1cb85aaa0;
T_17 ;
    %wait E_000001f1cb7a3600;
    %load/vec4 v000001f1cb852aa0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_17.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_17.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_17.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_17.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_17.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_17.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_17.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_17.7, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1cb852780_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1cb8512e0_0, 0, 1;
    %jmp T_17.9;
T_17.0 ;
    %load/vec4 v000001f1cb851420_0;
    %store/vec4 v000001f1cb852780_0, 0, 1;
    %load/vec4 v000001f1cb8532c0_0;
    %store/vec4 v000001f1cb8512e0_0, 0, 1;
    %jmp T_17.9;
T_17.1 ;
    %load/vec4 v000001f1cb8511a0_0;
    %store/vec4 v000001f1cb852780_0, 0, 1;
    %load/vec4 v000001f1cb851240_0;
    %store/vec4 v000001f1cb8512e0_0, 0, 1;
    %jmp T_17.9;
T_17.2 ;
    %load/vec4 v000001f1cb852820_0;
    %store/vec4 v000001f1cb852780_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1cb8512e0_0, 0, 1;
    %jmp T_17.9;
T_17.3 ;
    %load/vec4 v000001f1cb852960_0;
    %store/vec4 v000001f1cb852780_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1cb8512e0_0, 0, 1;
    %jmp T_17.9;
T_17.4 ;
    %load/vec4 v000001f1cb870e20_0;
    %store/vec4 v000001f1cb852780_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1cb8512e0_0, 0, 1;
    %jmp T_17.9;
T_17.5 ;
    %load/vec4 v000001f1cb8528c0_0;
    %store/vec4 v000001f1cb852780_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1cb8512e0_0, 0, 1;
    %jmp T_17.9;
T_17.6 ;
    %load/vec4 v000001f1cb852a00_0;
    %store/vec4 v000001f1cb852780_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1cb8512e0_0, 0, 1;
    %jmp T_17.9;
T_17.7 ;
    %load/vec4 v000001f1cb853540_0;
    %store/vec4 v000001f1cb852780_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1cb8512e0_0, 0, 1;
    %jmp T_17.9;
T_17.9 ;
    %pop/vec4 1;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_000001f1cb85a910;
T_18 ;
    %wait E_000001f1cb7a2f40;
    %load/vec4 v000001f1cb872680_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_18.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_18.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_18.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_18.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_18.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_18.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_18.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_18.7, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1cb871320_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1cb870a60_0, 0, 1;
    %jmp T_18.9;
T_18.0 ;
    %load/vec4 v000001f1cb871460_0;
    %store/vec4 v000001f1cb871320_0, 0, 1;
    %load/vec4 v000001f1cb8709c0_0;
    %store/vec4 v000001f1cb870a60_0, 0, 1;
    %jmp T_18.9;
T_18.1 ;
    %load/vec4 v000001f1cb870ba0_0;
    %store/vec4 v000001f1cb871320_0, 0, 1;
    %load/vec4 v000001f1cb870c40_0;
    %store/vec4 v000001f1cb870a60_0, 0, 1;
    %jmp T_18.9;
T_18.2 ;
    %load/vec4 v000001f1cb8713c0_0;
    %store/vec4 v000001f1cb871320_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1cb870a60_0, 0, 1;
    %jmp T_18.9;
T_18.3 ;
    %load/vec4 v000001f1cb871d20_0;
    %store/vec4 v000001f1cb871320_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1cb870a60_0, 0, 1;
    %jmp T_18.9;
T_18.4 ;
    %load/vec4 v000001f1cb8715a0_0;
    %store/vec4 v000001f1cb871320_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1cb870a60_0, 0, 1;
    %jmp T_18.9;
T_18.5 ;
    %load/vec4 v000001f1cb870b00_0;
    %store/vec4 v000001f1cb871320_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1cb870a60_0, 0, 1;
    %jmp T_18.9;
T_18.6 ;
    %load/vec4 v000001f1cb871640_0;
    %store/vec4 v000001f1cb871320_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1cb870a60_0, 0, 1;
    %jmp T_18.9;
T_18.7 ;
    %load/vec4 v000001f1cb872400_0;
    %store/vec4 v000001f1cb871320_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1cb870a60_0, 0, 1;
    %jmp T_18.9;
T_18.9 ;
    %pop/vec4 1;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_000001f1cb85ef60;
T_19 ;
    %wait E_000001f1cb7a3280;
    %load/vec4 v000001f1cb873940_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_19.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_19.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_19.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_19.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_19.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_19.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_19.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_19.7, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1cb872900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1cb874700_0, 0, 1;
    %jmp T_19.9;
T_19.0 ;
    %load/vec4 v000001f1cb874de0_0;
    %store/vec4 v000001f1cb872900_0, 0, 1;
    %load/vec4 v000001f1cb872d60_0;
    %store/vec4 v000001f1cb874700_0, 0, 1;
    %jmp T_19.9;
T_19.1 ;
    %load/vec4 v000001f1cb874fc0_0;
    %store/vec4 v000001f1cb872900_0, 0, 1;
    %load/vec4 v000001f1cb8742a0_0;
    %store/vec4 v000001f1cb874700_0, 0, 1;
    %jmp T_19.9;
T_19.2 ;
    %load/vec4 v000001f1cb874840_0;
    %store/vec4 v000001f1cb872900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1cb874700_0, 0, 1;
    %jmp T_19.9;
T_19.3 ;
    %load/vec4 v000001f1cb872b80_0;
    %store/vec4 v000001f1cb872900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1cb874700_0, 0, 1;
    %jmp T_19.9;
T_19.4 ;
    %load/vec4 v000001f1cb872c20_0;
    %store/vec4 v000001f1cb872900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1cb874700_0, 0, 1;
    %jmp T_19.9;
T_19.5 ;
    %load/vec4 v000001f1cb874200_0;
    %store/vec4 v000001f1cb872900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1cb874700_0, 0, 1;
    %jmp T_19.9;
T_19.6 ;
    %load/vec4 v000001f1cb872e00_0;
    %store/vec4 v000001f1cb872900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1cb874700_0, 0, 1;
    %jmp T_19.9;
T_19.7 ;
    %load/vec4 v000001f1cb8745c0_0;
    %store/vec4 v000001f1cb872900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1cb874700_0, 0, 1;
    %jmp T_19.9;
T_19.9 ;
    %pop/vec4 1;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_000001f1cb85ec40;
T_20 ;
    %wait E_000001f1cb7a3100;
    %load/vec4 v000001f1cb875920_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_20.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_20.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_20.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_20.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_20.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_20.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_20.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_20.7, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1cb877720_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1cb877180_0, 0, 1;
    %jmp T_20.9;
T_20.0 ;
    %load/vec4 v000001f1cb875240_0;
    %store/vec4 v000001f1cb877720_0, 0, 1;
    %load/vec4 v000001f1cb875ec0_0;
    %store/vec4 v000001f1cb877180_0, 0, 1;
    %jmp T_20.9;
T_20.1 ;
    %load/vec4 v000001f1cb876140_0;
    %store/vec4 v000001f1cb877720_0, 0, 1;
    %load/vec4 v000001f1cb876aa0_0;
    %store/vec4 v000001f1cb877180_0, 0, 1;
    %jmp T_20.9;
T_20.2 ;
    %load/vec4 v000001f1cb877400_0;
    %store/vec4 v000001f1cb877720_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1cb877180_0, 0, 1;
    %jmp T_20.9;
T_20.3 ;
    %load/vec4 v000001f1cb8751a0_0;
    %store/vec4 v000001f1cb877720_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1cb877180_0, 0, 1;
    %jmp T_20.9;
T_20.4 ;
    %load/vec4 v000001f1cb876be0_0;
    %store/vec4 v000001f1cb877720_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1cb877180_0, 0, 1;
    %jmp T_20.9;
T_20.5 ;
    %load/vec4 v000001f1cb8763c0_0;
    %store/vec4 v000001f1cb877720_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1cb877180_0, 0, 1;
    %jmp T_20.9;
T_20.6 ;
    %load/vec4 v000001f1cb875a60_0;
    %store/vec4 v000001f1cb877720_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1cb877180_0, 0, 1;
    %jmp T_20.9;
T_20.7 ;
    %load/vec4 v000001f1cb876460_0;
    %store/vec4 v000001f1cb877720_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1cb877180_0, 0, 1;
    %jmp T_20.9;
T_20.9 ;
    %pop/vec4 1;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_000001f1cb85f410;
T_21 ;
    %wait E_000001f1cb7a3dc0;
    %load/vec4 v000001f1cb878a80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_21.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_21.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_21.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_21.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_21.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_21.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_21.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_21.7, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1cb879340_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1cb878440_0, 0, 1;
    %jmp T_21.9;
T_21.0 ;
    %load/vec4 v000001f1cb879de0_0;
    %store/vec4 v000001f1cb879340_0, 0, 1;
    %load/vec4 v000001f1cb8792a0_0;
    %store/vec4 v000001f1cb878440_0, 0, 1;
    %jmp T_21.9;
T_21.1 ;
    %load/vec4 v000001f1cb879c00_0;
    %store/vec4 v000001f1cb879340_0, 0, 1;
    %load/vec4 v000001f1cb879980_0;
    %store/vec4 v000001f1cb878440_0, 0, 1;
    %jmp T_21.9;
T_21.2 ;
    %load/vec4 v000001f1cb878580_0;
    %store/vec4 v000001f1cb879340_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1cb878440_0, 0, 1;
    %jmp T_21.9;
T_21.3 ;
    %load/vec4 v000001f1cb879f20_0;
    %store/vec4 v000001f1cb879340_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1cb878440_0, 0, 1;
    %jmp T_21.9;
T_21.4 ;
    %load/vec4 v000001f1cb8795c0_0;
    %store/vec4 v000001f1cb879340_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1cb878440_0, 0, 1;
    %jmp T_21.9;
T_21.5 ;
    %load/vec4 v000001f1cb877ea0_0;
    %store/vec4 v000001f1cb879340_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1cb878440_0, 0, 1;
    %jmp T_21.9;
T_21.6 ;
    %load/vec4 v000001f1cb8786c0_0;
    %store/vec4 v000001f1cb879340_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1cb878440_0, 0, 1;
    %jmp T_21.9;
T_21.7 ;
    %load/vec4 v000001f1cb879ca0_0;
    %store/vec4 v000001f1cb879340_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1cb878440_0, 0, 1;
    %jmp T_21.9;
T_21.9 ;
    %pop/vec4 1;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_000001f1cb865a70;
T_22 ;
    %wait E_000001f1cb7a3c40;
    %load/vec4 v000001f1cb878da0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_22.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_22.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_22.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_22.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_22.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_22.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_22.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_22.7, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1cb878ee0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1cb87a6a0_0, 0, 1;
    %jmp T_22.9;
T_22.0 ;
    %load/vec4 v000001f1cb87ace0_0;
    %store/vec4 v000001f1cb878ee0_0, 0, 1;
    %load/vec4 v000001f1cb879200_0;
    %store/vec4 v000001f1cb87a6a0_0, 0, 1;
    %jmp T_22.9;
T_22.1 ;
    %load/vec4 v000001f1cb87c2c0_0;
    %store/vec4 v000001f1cb878ee0_0, 0, 1;
    %load/vec4 v000001f1cb87a600_0;
    %store/vec4 v000001f1cb87a6a0_0, 0, 1;
    %jmp T_22.9;
T_22.2 ;
    %load/vec4 v000001f1cb87b500_0;
    %store/vec4 v000001f1cb878ee0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1cb87a6a0_0, 0, 1;
    %jmp T_22.9;
T_22.3 ;
    %load/vec4 v000001f1cb87bd20_0;
    %store/vec4 v000001f1cb878ee0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1cb87a6a0_0, 0, 1;
    %jmp T_22.9;
T_22.4 ;
    %load/vec4 v000001f1cb87bfa0_0;
    %store/vec4 v000001f1cb878ee0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1cb87a6a0_0, 0, 1;
    %jmp T_22.9;
T_22.5 ;
    %load/vec4 v000001f1cb87aa60_0;
    %store/vec4 v000001f1cb878ee0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1cb87a6a0_0, 0, 1;
    %jmp T_22.9;
T_22.6 ;
    %load/vec4 v000001f1cb87bc80_0;
    %store/vec4 v000001f1cb878ee0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1cb87a6a0_0, 0, 1;
    %jmp T_22.9;
T_22.7 ;
    %load/vec4 v000001f1cb87b1e0_0;
    %store/vec4 v000001f1cb878ee0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1cb87a6a0_0, 0, 1;
    %jmp T_22.9;
T_22.9 ;
    %pop/vec4 1;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_000001f1cb865430;
T_23 ;
    %wait E_000001f1cb7a4700;
    %load/vec4 v000001f1cb87b960_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_23.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_23.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_23.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_23.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_23.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_23.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_23.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_23.7, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1cb87ba00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1cb87bb40_0, 0, 1;
    %jmp T_23.9;
T_23.0 ;
    %load/vec4 v000001f1cb87a920_0;
    %store/vec4 v000001f1cb87ba00_0, 0, 1;
    %load/vec4 v000001f1cb87a1a0_0;
    %store/vec4 v000001f1cb87bb40_0, 0, 1;
    %jmp T_23.9;
T_23.1 ;
    %load/vec4 v000001f1cb87ac40_0;
    %store/vec4 v000001f1cb87ba00_0, 0, 1;
    %load/vec4 v000001f1cb87a2e0_0;
    %store/vec4 v000001f1cb87bb40_0, 0, 1;
    %jmp T_23.9;
T_23.2 ;
    %load/vec4 v000001f1cb87bdc0_0;
    %store/vec4 v000001f1cb87ba00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1cb87bb40_0, 0, 1;
    %jmp T_23.9;
T_23.3 ;
    %load/vec4 v000001f1cb87c040_0;
    %store/vec4 v000001f1cb87ba00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1cb87bb40_0, 0, 1;
    %jmp T_23.9;
T_23.4 ;
    %load/vec4 v000001f1cb87ab00_0;
    %store/vec4 v000001f1cb87ba00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1cb87bb40_0, 0, 1;
    %jmp T_23.9;
T_23.5 ;
    %load/vec4 v000001f1cb87be60_0;
    %store/vec4 v000001f1cb87ba00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1cb87bb40_0, 0, 1;
    %jmp T_23.9;
T_23.6 ;
    %load/vec4 v000001f1cb87c0e0_0;
    %store/vec4 v000001f1cb87ba00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1cb87bb40_0, 0, 1;
    %jmp T_23.9;
T_23.7 ;
    %load/vec4 v000001f1cb87bf00_0;
    %store/vec4 v000001f1cb87ba00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1cb87bb40_0, 0, 1;
    %jmp T_23.9;
T_23.9 ;
    %pop/vec4 1;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_000001f1cb866ec0;
T_24 ;
    %wait E_000001f1cb7a4000;
    %load/vec4 v000001f1cb87ed40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_24.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_24.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_24.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_24.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_24.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_24.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_24.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_24.7, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1cb87dd00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1cb87e340_0, 0, 1;
    %jmp T_24.9;
T_24.0 ;
    %load/vec4 v000001f1cb87e2a0_0;
    %store/vec4 v000001f1cb87dd00_0, 0, 1;
    %load/vec4 v000001f1cb87de40_0;
    %store/vec4 v000001f1cb87e340_0, 0, 1;
    %jmp T_24.9;
T_24.1 ;
    %load/vec4 v000001f1cb87ee80_0;
    %store/vec4 v000001f1cb87dd00_0, 0, 1;
    %load/vec4 v000001f1cb87efc0_0;
    %store/vec4 v000001f1cb87e340_0, 0, 1;
    %jmp T_24.9;
T_24.2 ;
    %load/vec4 v000001f1cb87e840_0;
    %store/vec4 v000001f1cb87dd00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1cb87e340_0, 0, 1;
    %jmp T_24.9;
T_24.3 ;
    %load/vec4 v000001f1cb87d260_0;
    %store/vec4 v000001f1cb87dd00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1cb87e340_0, 0, 1;
    %jmp T_24.9;
T_24.4 ;
    %load/vec4 v000001f1cb87e660_0;
    %store/vec4 v000001f1cb87dd00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1cb87e340_0, 0, 1;
    %jmp T_24.9;
T_24.5 ;
    %load/vec4 v000001f1cb87df80_0;
    %store/vec4 v000001f1cb87dd00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1cb87e340_0, 0, 1;
    %jmp T_24.9;
T_24.6 ;
    %load/vec4 v000001f1cb87e160_0;
    %store/vec4 v000001f1cb87dd00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1cb87e340_0, 0, 1;
    %jmp T_24.9;
T_24.7 ;
    %load/vec4 v000001f1cb87e020_0;
    %store/vec4 v000001f1cb87dd00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1cb87e340_0, 0, 1;
    %jmp T_24.9;
T_24.9 ;
    %pop/vec4 1;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_000001f1cb864ad0;
T_25 ;
    %wait E_000001f1cb7a43c0;
    %load/vec4 v000001f1cb881ab0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_25.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_25.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_25.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_25.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_25.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_25.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_25.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_25.7, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1cb881b50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1cb881bf0_0, 0, 1;
    %jmp T_25.9;
T_25.0 ;
    %load/vec4 v000001f1cb880750_0;
    %store/vec4 v000001f1cb881b50_0, 0, 1;
    %load/vec4 v000001f1cb880c50_0;
    %store/vec4 v000001f1cb881bf0_0, 0, 1;
    %jmp T_25.9;
T_25.1 ;
    %load/vec4 v000001f1cb880110_0;
    %store/vec4 v000001f1cb881b50_0, 0, 1;
    %load/vec4 v000001f1cb881650_0;
    %store/vec4 v000001f1cb881bf0_0, 0, 1;
    %jmp T_25.9;
T_25.2 ;
    %load/vec4 v000001f1cb8806b0_0;
    %store/vec4 v000001f1cb881b50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1cb881bf0_0, 0, 1;
    %jmp T_25.9;
T_25.3 ;
    %load/vec4 v000001f1cb881c90_0;
    %store/vec4 v000001f1cb881b50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1cb881bf0_0, 0, 1;
    %jmp T_25.9;
T_25.4 ;
    %load/vec4 v000001f1cb880890_0;
    %store/vec4 v000001f1cb881b50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1cb881bf0_0, 0, 1;
    %jmp T_25.9;
T_25.5 ;
    %load/vec4 v000001f1cb880f70_0;
    %store/vec4 v000001f1cb881b50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1cb881bf0_0, 0, 1;
    %jmp T_25.9;
T_25.6 ;
    %load/vec4 v000001f1cb8807f0_0;
    %store/vec4 v000001f1cb881b50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1cb881bf0_0, 0, 1;
    %jmp T_25.9;
T_25.7 ;
    %load/vec4 v000001f1cb8810b0_0;
    %store/vec4 v000001f1cb881b50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1cb881bf0_0, 0, 1;
    %jmp T_25.9;
T_25.9 ;
    %pop/vec4 1;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_000001f1cb869120;
T_26 ;
    %wait E_000001f1cb7a3b80;
    %load/vec4 v000001f1cb882230_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_26.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_26.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_26.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_26.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_26.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_26.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_26.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_26.7, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1cb8816f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1cb881a10_0, 0, 1;
    %jmp T_26.9;
T_26.0 ;
    %load/vec4 v000001f1cb884710_0;
    %store/vec4 v000001f1cb8816f0_0, 0, 1;
    %load/vec4 v000001f1cb882050_0;
    %store/vec4 v000001f1cb881a10_0, 0, 1;
    %jmp T_26.9;
T_26.1 ;
    %load/vec4 v000001f1cb882d70_0;
    %store/vec4 v000001f1cb8816f0_0, 0, 1;
    %load/vec4 v000001f1cb883e50_0;
    %store/vec4 v000001f1cb881a10_0, 0, 1;
    %jmp T_26.9;
T_26.2 ;
    %load/vec4 v000001f1cb881830_0;
    %store/vec4 v000001f1cb8816f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1cb881a10_0, 0, 1;
    %jmp T_26.9;
T_26.3 ;
    %load/vec4 v000001f1cb882cd0_0;
    %store/vec4 v000001f1cb8816f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1cb881a10_0, 0, 1;
    %jmp T_26.9;
T_26.4 ;
    %load/vec4 v000001f1cb8848f0_0;
    %store/vec4 v000001f1cb8816f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1cb881a10_0, 0, 1;
    %jmp T_26.9;
T_26.5 ;
    %load/vec4 v000001f1cb8818d0_0;
    %store/vec4 v000001f1cb8816f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1cb881a10_0, 0, 1;
    %jmp T_26.9;
T_26.6 ;
    %load/vec4 v000001f1cb883770_0;
    %store/vec4 v000001f1cb8816f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1cb881a10_0, 0, 1;
    %jmp T_26.9;
T_26.7 ;
    %load/vec4 v000001f1cb8820f0_0;
    %store/vec4 v000001f1cb8816f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1cb881a10_0, 0, 1;
    %jmp T_26.9;
T_26.9 ;
    %pop/vec4 1;
    %jmp T_26;
    .thread T_26, $push;
    .scope S_000001f1cb869a80;
T_27 ;
    %wait E_000001f1cb7a3f80;
    %load/vec4 v000001f1cb883c70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_27.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_27.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_27.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_27.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_27.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_27.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_27.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_27.7, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1cb884b70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1cb883d10_0, 0, 1;
    %jmp T_27.9;
T_27.0 ;
    %load/vec4 v000001f1cb883db0_0;
    %store/vec4 v000001f1cb884b70_0, 0, 1;
    %load/vec4 v000001f1cb884c10_0;
    %store/vec4 v000001f1cb883d10_0, 0, 1;
    %jmp T_27.9;
T_27.1 ;
    %load/vec4 v000001f1cb883270_0;
    %store/vec4 v000001f1cb884b70_0, 0, 1;
    %load/vec4 v000001f1cb882c30_0;
    %store/vec4 v000001f1cb883d10_0, 0, 1;
    %jmp T_27.9;
T_27.2 ;
    %load/vec4 v000001f1cb883630_0;
    %store/vec4 v000001f1cb884b70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1cb883d10_0, 0, 1;
    %jmp T_27.9;
T_27.3 ;
    %load/vec4 v000001f1cb884df0_0;
    %store/vec4 v000001f1cb884b70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1cb883d10_0, 0, 1;
    %jmp T_27.9;
T_27.4 ;
    %load/vec4 v000001f1cb884f30_0;
    %store/vec4 v000001f1cb884b70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1cb883d10_0, 0, 1;
    %jmp T_27.9;
T_27.5 ;
    %load/vec4 v000001f1cb883130_0;
    %store/vec4 v000001f1cb884b70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1cb883d10_0, 0, 1;
    %jmp T_27.9;
T_27.6 ;
    %load/vec4 v000001f1cb884e90_0;
    %store/vec4 v000001f1cb884b70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1cb883d10_0, 0, 1;
    %jmp T_27.9;
T_27.7 ;
    %load/vec4 v000001f1cb884cb0_0;
    %store/vec4 v000001f1cb884b70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1cb883d10_0, 0, 1;
    %jmp T_27.9;
T_27.9 ;
    %pop/vec4 1;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_000001f1cb86abb0;
T_28 ;
    %wait E_000001f1cb7a3cc0;
    %load/vec4 v000001f1cb8865b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_28.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_28.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_28.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_28.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_28.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_28.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_28.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_28.7, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1cb8859d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1cb885890_0, 0, 1;
    %jmp T_28.9;
T_28.0 ;
    %load/vec4 v000001f1cb885bb0_0;
    %store/vec4 v000001f1cb8859d0_0, 0, 1;
    %load/vec4 v000001f1cb885250_0;
    %store/vec4 v000001f1cb885890_0, 0, 1;
    %jmp T_28.9;
T_28.1 ;
    %load/vec4 v000001f1cb885f70_0;
    %store/vec4 v000001f1cb8859d0_0, 0, 1;
    %load/vec4 v000001f1cb8870f0_0;
    %store/vec4 v000001f1cb885890_0, 0, 1;
    %jmp T_28.9;
T_28.2 ;
    %load/vec4 v000001f1cb885b10_0;
    %store/vec4 v000001f1cb8859d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1cb885890_0, 0, 1;
    %jmp T_28.9;
T_28.3 ;
    %load/vec4 v000001f1cb886b50_0;
    %store/vec4 v000001f1cb8859d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1cb885890_0, 0, 1;
    %jmp T_28.9;
T_28.4 ;
    %load/vec4 v000001f1cb886010_0;
    %store/vec4 v000001f1cb8859d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1cb885890_0, 0, 1;
    %jmp T_28.9;
T_28.5 ;
    %load/vec4 v000001f1cb885a70_0;
    %store/vec4 v000001f1cb8859d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1cb885890_0, 0, 1;
    %jmp T_28.9;
T_28.6 ;
    %load/vec4 v000001f1cb886fb0_0;
    %store/vec4 v000001f1cb8859d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1cb885890_0, 0, 1;
    %jmp T_28.9;
T_28.7 ;
    %load/vec4 v000001f1cb8861f0_0;
    %store/vec4 v000001f1cb8859d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1cb885890_0, 0, 1;
    %jmp T_28.9;
T_28.9 ;
    %pop/vec4 1;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_000001f1cb893de0;
T_29 ;
    %wait E_000001f1cb7a41c0;
    %load/vec4 v000001f1cb888130_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_29.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_29.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_29.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_29.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_29.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_29.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_29.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_29.7, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1cb889850_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1cb887cd0_0, 0, 1;
    %jmp T_29.9;
T_29.0 ;
    %load/vec4 v000001f1cb888f90_0;
    %store/vec4 v000001f1cb889850_0, 0, 1;
    %load/vec4 v000001f1cb8897b0_0;
    %store/vec4 v000001f1cb887cd0_0, 0, 1;
    %jmp T_29.9;
T_29.1 ;
    %load/vec4 v000001f1cb889df0_0;
    %store/vec4 v000001f1cb889850_0, 0, 1;
    %load/vec4 v000001f1cb887c30_0;
    %store/vec4 v000001f1cb887cd0_0, 0, 1;
    %jmp T_29.9;
T_29.2 ;
    %load/vec4 v000001f1cb8895d0_0;
    %store/vec4 v000001f1cb889850_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1cb887cd0_0, 0, 1;
    %jmp T_29.9;
T_29.3 ;
    %load/vec4 v000001f1cb887910_0;
    %store/vec4 v000001f1cb889850_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1cb887cd0_0, 0, 1;
    %jmp T_29.9;
T_29.4 ;
    %load/vec4 v000001f1cb8881d0_0;
    %store/vec4 v000001f1cb889850_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1cb887cd0_0, 0, 1;
    %jmp T_29.9;
T_29.5 ;
    %load/vec4 v000001f1cb887b90_0;
    %store/vec4 v000001f1cb889850_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1cb887cd0_0, 0, 1;
    %jmp T_29.9;
T_29.6 ;
    %load/vec4 v000001f1cb889670_0;
    %store/vec4 v000001f1cb889850_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1cb887cd0_0, 0, 1;
    %jmp T_29.9;
T_29.7 ;
    %load/vec4 v000001f1cb887d70_0;
    %store/vec4 v000001f1cb889850_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1cb887cd0_0, 0, 1;
    %jmp T_29.9;
T_29.9 ;
    %pop/vec4 1;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_000001f1cb892030;
T_30 ;
    %wait E_000001f1cb7a4600;
    %load/vec4 v000001f1cb88bc90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_30.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_30.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_30.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_30.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_30.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_30.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_30.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_30.7, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1cb88be70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1cb88abb0_0, 0, 1;
    %jmp T_30.9;
T_30.0 ;
    %load/vec4 v000001f1cb88a930_0;
    %store/vec4 v000001f1cb88be70_0, 0, 1;
    %load/vec4 v000001f1cb88a250_0;
    %store/vec4 v000001f1cb88abb0_0, 0, 1;
    %jmp T_30.9;
T_30.1 ;
    %load/vec4 v000001f1cb88a2f0_0;
    %store/vec4 v000001f1cb88be70_0, 0, 1;
    %load/vec4 v000001f1cb88b6f0_0;
    %store/vec4 v000001f1cb88abb0_0, 0, 1;
    %jmp T_30.9;
T_30.2 ;
    %load/vec4 v000001f1cb88a1b0_0;
    %store/vec4 v000001f1cb88be70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1cb88abb0_0, 0, 1;
    %jmp T_30.9;
T_30.3 ;
    %load/vec4 v000001f1cb88bf10_0;
    %store/vec4 v000001f1cb88be70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1cb88abb0_0, 0, 1;
    %jmp T_30.9;
T_30.4 ;
    %load/vec4 v000001f1cb88bfb0_0;
    %store/vec4 v000001f1cb88be70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1cb88abb0_0, 0, 1;
    %jmp T_30.9;
T_30.5 ;
    %load/vec4 v000001f1cb88a4d0_0;
    %store/vec4 v000001f1cb88be70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1cb88abb0_0, 0, 1;
    %jmp T_30.9;
T_30.6 ;
    %load/vec4 v000001f1cb88c0f0_0;
    %store/vec4 v000001f1cb88be70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1cb88abb0_0, 0, 1;
    %jmp T_30.9;
T_30.7 ;
    %load/vec4 v000001f1cb88b650_0;
    %store/vec4 v000001f1cb88be70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1cb88abb0_0, 0, 1;
    %jmp T_30.9;
T_30.9 ;
    %pop/vec4 1;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_000001f1cb890730;
T_31 ;
    %wait E_000001f1cb7a4a00;
    %load/vec4 v000001f1cb88caf0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_31.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_31.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_31.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_31.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_31.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_31.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_31.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_31.7, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1cb88e0d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1cb88ec10_0, 0, 1;
    %jmp T_31.9;
T_31.0 ;
    %load/vec4 v000001f1cb88d3b0_0;
    %store/vec4 v000001f1cb88e0d0_0, 0, 1;
    %load/vec4 v000001f1cb88e7b0_0;
    %store/vec4 v000001f1cb88ec10_0, 0, 1;
    %jmp T_31.9;
T_31.1 ;
    %load/vec4 v000001f1cb88e2b0_0;
    %store/vec4 v000001f1cb88e0d0_0, 0, 1;
    %load/vec4 v000001f1cb88ccd0_0;
    %store/vec4 v000001f1cb88ec10_0, 0, 1;
    %jmp T_31.9;
T_31.2 ;
    %load/vec4 v000001f1cb88d310_0;
    %store/vec4 v000001f1cb88e0d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1cb88ec10_0, 0, 1;
    %jmp T_31.9;
T_31.3 ;
    %load/vec4 v000001f1cb88ef30_0;
    %store/vec4 v000001f1cb88e0d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1cb88ec10_0, 0, 1;
    %jmp T_31.9;
T_31.4 ;
    %load/vec4 v000001f1cb88cb90_0;
    %store/vec4 v000001f1cb88e0d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1cb88ec10_0, 0, 1;
    %jmp T_31.9;
T_31.5 ;
    %load/vec4 v000001f1cb88e030_0;
    %store/vec4 v000001f1cb88e0d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1cb88ec10_0, 0, 1;
    %jmp T_31.9;
T_31.6 ;
    %load/vec4 v000001f1cb88e850_0;
    %store/vec4 v000001f1cb88e0d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1cb88ec10_0, 0, 1;
    %jmp T_31.9;
T_31.7 ;
    %load/vec4 v000001f1cb88d590_0;
    %store/vec4 v000001f1cb88e0d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1cb88ec10_0, 0, 1;
    %jmp T_31.9;
T_31.9 ;
    %pop/vec4 1;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_000001f1cb7bf1b0;
T_32 ;
    %vpi_call 2 21 "$dumpfile", "ALU32bit_tb.vcd" {0 0 0};
    %vpi_call 2 22 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001f1cb7bf1b0 {0 0 0};
    %end;
    .thread T_32;
    .scope S_000001f1cb7bf1b0;
T_33 ;
    %wait E_000001f1cb7a04c0;
    %load/vec4 v000001f1cb88edf0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_33.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_33.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_33.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_33.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_33.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_33.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_33.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_33.7, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f1cb88dc70_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1cb88dbd0_0, 0, 1;
    %jmp T_33.9;
T_33.0 ;
    %load/vec4 v000001f1cb88f070_0;
    %load/vec4 v000001f1cb88ceb0_0;
    %add;
    %store/vec4 v000001f1cb88dc70_0, 0, 32;
    %load/vec4 v000001f1cb88f070_0;
    %load/vec4 v000001f1cb88ceb0_0;
    %add;
    %cmpi/u 4294967295, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_mov 8, 5;
    %jmp/0 T_33.10, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_33.11, 8;
T_33.10 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_33.11, 8;
 ; End of false expr.
    %blend;
T_33.11;
    %pad/s 1;
    %store/vec4 v000001f1cb88dbd0_0, 0, 1;
    %jmp T_33.9;
T_33.1 ;
    %load/vec4 v000001f1cb88f070_0;
    %load/vec4 v000001f1cb88ceb0_0;
    %sub;
    %store/vec4 v000001f1cb88dc70_0, 0, 32;
    %load/vec4 v000001f1cb88f070_0;
    %load/vec4 v000001f1cb88ceb0_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v000001f1cb88f070_0;
    %load/vec4 v000001f1cb88ceb0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %or;
    %flag_set/vec4 8;
    %jmp/0 T_33.12, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_33.13, 8;
T_33.12 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_33.13, 8;
 ; End of false expr.
    %blend;
T_33.13;
    %pad/s 1;
    %store/vec4 v000001f1cb88dbd0_0, 0, 1;
    %jmp T_33.9;
T_33.2 ;
    %load/vec4 v000001f1cb88f070_0;
    %load/vec4 v000001f1cb88ceb0_0;
    %and;
    %store/vec4 v000001f1cb88dc70_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1cb88dbd0_0, 0, 1;
    %jmp T_33.9;
T_33.3 ;
    %load/vec4 v000001f1cb88f070_0;
    %load/vec4 v000001f1cb88ceb0_0;
    %or;
    %store/vec4 v000001f1cb88dc70_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1cb88dbd0_0, 0, 1;
    %jmp T_33.9;
T_33.4 ;
    %load/vec4 v000001f1cb88f070_0;
    %load/vec4 v000001f1cb88ceb0_0;
    %xor;
    %store/vec4 v000001f1cb88dc70_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1cb88dbd0_0, 0, 1;
    %jmp T_33.9;
T_33.5 ;
    %load/vec4 v000001f1cb88f070_0;
    %inv;
    %store/vec4 v000001f1cb88dc70_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1cb88dbd0_0, 0, 1;
    %jmp T_33.9;
T_33.6 ;
    %load/vec4 v000001f1cb88f070_0;
    %store/vec4 v000001f1cb88dc70_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1cb88dbd0_0, 0, 1;
    %jmp T_33.9;
T_33.7 ;
    %load/vec4 v000001f1cb88ceb0_0;
    %inv;
    %store/vec4 v000001f1cb88dc70_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1cb88dbd0_0, 0, 1;
    %jmp T_33.9;
T_33.9 ;
    %pop/vec4 1;
    %delay 1, 0;
    %load/vec4 v000001f1cb88df90_0;
    %load/vec4 v000001f1cb88dc70_0;
    %cmp/ne;
    %jmp/1 T_33.16, 6;
    %flag_mov 8, 6;
    %load/vec4 v000001f1cb88efd0_0;
    %load/vec4 v000001f1cb88dbd0_0;
    %cmp/ne;
    %flag_or 6, 8;
T_33.16;
    %jmp/0xz  T_33.14, 6;
    %vpi_call 2 73 "$display", "ERRO: F=%b | A=%h | B=%h | Esperado=%h | Obtido=%h | Cout esperado=%b | Cout obtido=%b", v000001f1cb88edf0_0, v000001f1cb88f070_0, v000001f1cb88ceb0_0, v000001f1cb88dc70_0, v000001f1cb88df90_0, v000001f1cb88dbd0_0, v000001f1cb88efd0_0 {0 0 0};
T_33.14 ;
    %jmp T_33;
    .thread T_33, $push;
    .scope S_000001f1cb7bf1b0;
T_34 ;
    %vpi_call 2 83 "$display", "** Testando valores aleat\303\263rios **" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f1cb88dd10_0, 0, 32;
T_34.0 ;
    %load/vec4 v000001f1cb88dd10_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz T_34.1, 5;
    %vpi_func 2 85 "$random" 32 {0 0 0};
    %store/vec4 v000001f1cb88f070_0, 0, 32;
    %vpi_func 2 86 "$random" 32 {0 0 0};
    %store/vec4 v000001f1cb88ceb0_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001f1cb88edf0_0, 0, 3;
T_34.2 ;
    %load/vec4 v000001f1cb88edf0_0;
    %cmpi/u 7, 0, 3;
    %flag_or 5, 4;
    %jmp/0xz T_34.3, 5;
    %delay 10, 0;
    %vpi_call 2 89 "$display", "F=%b | A=%h | B=%h | R=%h | Cout=%b", v000001f1cb88edf0_0, v000001f1cb88f070_0, v000001f1cb88ceb0_0, v000001f1cb88df90_0, v000001f1cb88efd0_0 {0 0 0};
    %load/vec4 v000001f1cb88edf0_0;
    %addi 1, 0, 3;
    %store/vec4 v000001f1cb88edf0_0, 0, 3;
    %jmp T_34.2;
T_34.3 ;
    %load/vec4 v000001f1cb88dd10_0;
    %addi 1, 0, 32;
    %store/vec4 v000001f1cb88dd10_0, 0, 32;
    %jmp T_34.0;
T_34.1 ;
    %end;
    .thread T_34;
    .scope S_000001f1cb7bf1b0;
T_35 ;
    %delay 100, 0;
    %vpi_call 2 99 "$display", "** Testando casos de overflow **" {0 0 0};
    %pushi/vec4 2147483647, 0, 32;
    %store/vec4 v000001f1cb88f070_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000001f1cb88ceb0_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001f1cb88edf0_0, 0, 3;
    %delay 10, 0;
    %vpi_call 2 103 "$display", "Soma Overflow: A=%h | B=%h | R=%h | Cout=%b", v000001f1cb88f070_0, v000001f1cb88ceb0_0, v000001f1cb88df90_0, v000001f1cb88efd0_0 {0 0 0};
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v000001f1cb88f070_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000001f1cb88ceb0_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001f1cb88edf0_0, 0, 3;
    %delay 10, 0;
    %vpi_call 2 106 "$display", "Soma Overflow: A=%h | B=%h | R=%h | Cout=%b", v000001f1cb88f070_0, v000001f1cb88ceb0_0, v000001f1cb88df90_0, v000001f1cb88efd0_0 {0 0 0};
    %pushi/vec4 2147483648, 0, 32;
    %store/vec4 v000001f1cb88f070_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000001f1cb88ceb0_0, 0, 32;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001f1cb88edf0_0, 0, 3;
    %delay 10, 0;
    %vpi_call 2 110 "$display", "Subtra\303\247\303\243o Underflow: A=%h | B=%h | R=%h | Cout=%b", v000001f1cb88f070_0, v000001f1cb88ceb0_0, v000001f1cb88df90_0, v000001f1cb88efd0_0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f1cb88f070_0, 0, 32;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v000001f1cb88ceb0_0, 0, 32;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001f1cb88edf0_0, 0, 3;
    %delay 10, 0;
    %vpi_call 2 113 "$display", "Subtra\303\247\303\243o Overflow: A=%h | B=%h | R=%h | Cout=%b", v000001f1cb88f070_0, v000001f1cb88ceb0_0, v000001f1cb88df90_0, v000001f1cb88efd0_0 {0 0 0};
    %end;
    .thread T_35;
    .scope S_000001f1cb7bf1b0;
T_36 ;
    %delay 200, 0;
    %vpi_call 2 121 "$display", "** Testando casos cr\303\255ticos **" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f1cb88f070_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f1cb88ceb0_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001f1cb88edf0_0, 0, 3;
    %delay 10, 0;
    %vpi_call 2 125 "$display", "F=%b | A=%h | B=%h | R=%h | Cout=%b", v000001f1cb88edf0_0, v000001f1cb88f070_0, v000001f1cb88ceb0_0, v000001f1cb88df90_0, v000001f1cb88efd0_0 {0 0 0};
    %pushi/vec4 2147483647, 0, 32;
    %store/vec4 v000001f1cb88f070_0, 0, 32;
    %pushi/vec4 2147483647, 0, 32;
    %store/vec4 v000001f1cb88ceb0_0, 0, 32;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v000001f1cb88edf0_0, 0, 3;
    %delay 10, 0;
    %vpi_call 2 129 "$display", "F=%b | A=%h | B=%h | R=%h | Cout=%b", v000001f1cb88edf0_0, v000001f1cb88f070_0, v000001f1cb88ceb0_0, v000001f1cb88df90_0, v000001f1cb88efd0_0 {0 0 0};
    %pushi/vec4 2147483648, 0, 32;
    %store/vec4 v000001f1cb88f070_0, 0, 32;
    %pushi/vec4 2147483648, 0, 32;
    %store/vec4 v000001f1cb88ceb0_0, 0, 32;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000001f1cb88edf0_0, 0, 3;
    %delay 10, 0;
    %vpi_call 2 133 "$display", "F=%b | A=%h | B=%h | R=%h | Cout=%b", v000001f1cb88edf0_0, v000001f1cb88f070_0, v000001f1cb88ceb0_0, v000001f1cb88df90_0, v000001f1cb88efd0_0 {0 0 0};
    %end;
    .thread T_36;
    .scope S_000001f1cb7bf1b0;
T_37 ;
    %delay 300, 0;
    %vpi_call 2 139 "$finish" {0 0 0};
    %end;
    .thread T_37;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "ALU32bit_tb.v";
    "Alu32bit.v";
    "Alu1bit.v";
    "operaes.v";
