INFO: [COSIM-47] Using XSIM for RTL simulation.
INFO: [COSIM-14] Instrumenting C test bench ...
   Build using "/opt/xilinx/Vivado/2019.1/tps/lnx64/gcc-6.2.0/bin/g++"
   Compiling poly8.cpp_pre.cpp.tb.cpp
   Compiling apatb_poly8.cpp
   Compiling testes.cpp_pre.cpp.tb.cpp
   Generating cosim.tv.exe
INFO: [COSIM-302] Starting C TB testing ... 
INFO: [COSIM-333] Generating C post check test bench ...
INFO: [COSIM-12] Generating RTL test bench ...
INFO: [COSIM-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM-323] Starting verilog simulation. 
INFO: [COSIM-15] Starting XSIM ...
INFO: [COSIM-316] Starting C post checking ...
0
50959
424898
1368093
3013636
5382155
8382534
11812633
15360008
18602631
21009610
21941909
20653068
16289923
7893326
-5601135
-25362416
-52663297
-88879662
-135489779
-194073580
-266311941
-353985962
-458976247
-583262184
-728921225
-898128166
-1093154427
-1316367332
-1570229389
-1857297570
2114744705
1753219104
1350256879
902930402
408221181
-136979420
-735869461
-1391735706
-2107952903
1406984232
559592551
-358795030
-1351897995
1871447084
717418083
-522988178
-1853824399
1015742512
-508437025
-2135690766
424574189
-1422029772
909901019
-1174176138
910988777
-1429299144
390059351
2069187322
-691865755
691778620
1920024915
-1307293826
-405513375
325058624
879012559
1250870274
1435085789
1426046020
1218071499
805417094
182272729
-657235896
-1719046585
1285807370
-238671275
-2003639220
279686211
-1984874098
-213689263
1291911248
-1769459777
-814344686
-144244019
234253396
314503867
89809558
-446580791
-1301471144
1813249847
300740378
-1550990011
546018396
-2005225677
-621892706
393897281
1034944608
1294003375
1163782178
636944829
INFO: [XSIM 43-3496] Using init file passed via -initfile option "/opt/xilinx/Vivado/2019.1/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /opt/xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_poly8_top glbl -prj poly8.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile /opt/xilinx/Vivado/2019.1/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s poly8 
Multi-threading is on. Using 14 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dalila/HLStools/vivado/ready/Poly8/proj/sol/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dalila/HLStools/vivado/ready/Poly8/proj/sol/sim/verilog/poly8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module poly8
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dalila/HLStools/vivado/ready/Poly8/proj/sol/sim/verilog/poly8_mul_mul_16s_16s_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module poly8_mul_mul_16s_16s_32_1_1_DSP48_2
INFO: [VRFC 10-311] analyzing module poly8_mul_mul_16s_16s_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dalila/HLStools/vivado/ready/Poly8/proj/sol/sim/verilog/poly8_mac_muladd_16s_25s_32ns_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module poly8_mac_muladd_16s_25s_32ns_32_1_1_DSP48_3
INFO: [VRFC 10-311] analyzing module poly8_mac_muladd_16s_25s_32ns_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dalila/HLStools/vivado/ready/Poly8/proj/sol/sim/verilog/AESL_automem_out_r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_out_r
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dalila/HLStools/vivado/ready/Poly8/proj/sol/sim/verilog/AESL_automem_c.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_c
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dalila/HLStools/vivado/ready/Poly8/proj/sol/sim/verilog/AESL_automem_b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_b
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dalila/HLStools/vivado/ready/Poly8/proj/sol/sim/verilog/poly8.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_poly8_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dalila/HLStools/vivado/ready/Poly8/proj/sol/sim/verilog/AESL_automem_a.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_a
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dalila/HLStools/vivado/ready/Poly8/proj/sol/sim/verilog/poly8_mac_muladd_16s_20s_18ns_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module poly8_mac_muladd_16s_20s_18ns_32_1_1_DSP48_1
INFO: [VRFC 10-311] analyzing module poly8_mac_muladd_16s_20s_18ns_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dalila/HLStools/vivado/ready/Poly8/proj/sol/sim/verilog/poly8_mac_muladd_16s_10ns_15s_25_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module poly8_mac_muladd_16s_10ns_15s_25_1_1_DSP48_0
INFO: [VRFC 10-311] analyzing module poly8_mac_muladd_16s_10ns_15s_25_1_1
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.poly8_mac_muladd_16s_10ns_15s_25...
Compiling module xil_defaultlib.poly8_mac_muladd_16s_10ns_15s_25...
Compiling module xil_defaultlib.poly8_mac_muladd_16s_20s_18ns_32...
Compiling module xil_defaultlib.poly8_mac_muladd_16s_20s_18ns_32...
Compiling module xil_defaultlib.poly8_mul_mul_16s_16s_32_1_1_DSP...
Compiling module xil_defaultlib.poly8_mul_mul_16s_16s_32_1_1(ID=...
Compiling module xil_defaultlib.poly8_mac_muladd_16s_25s_32ns_32...
Compiling module xil_defaultlib.poly8_mac_muladd_16s_25s_32ns_32...
Compiling module xil_defaultlib.poly8
Compiling module xil_defaultlib.AESL_automem_a
Compiling module xil_defaultlib.AESL_automem_b
Compiling module xil_defaultlib.AESL_automem_c
Compiling module xil_defaultlib.AESL_automem_out_r
Compiling module xil_defaultlib.apatb_poly8_top
Compiling module work.glbl
Built simulation snapshot poly8

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /home/dalila/HLStools/vivado/ready/Poly8/proj/sol/sim/verilog/xsim.dir/poly8/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Apr 27 12:41:03 2020...

****** xsim v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source xsim.dir/poly8/xsim_script.tcl
# xsim {poly8} -autoloadwcfg -tclbatch {poly8.tcl}
Vivado Simulator 2019.1
Time resolution is 1 ps
source poly8.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "125000"
// RTL Simulation : 1 / 1 [100.00%] @ "302165000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 302205 ns : File "/home/dalila/HLStools/vivado/ready/Poly8/proj/sol/sim/verilog/poly8.autotb.v" Line 410
## quit
INFO: [Common 17-206] Exiting xsim at Mon Apr 27 12:41:12 2020...
0
50959
424898
1368093
3013636
5382155
8382534
11812633
15360008
18602631
21009610
21941909
20653068
16289923
7893326
-5601135
-25362416
-52663297
-88879662
-135489779
-194073580
-266311941
-353985962
-458976247
-583262184
-728921225
-898128166
-1093154427
-1316367332
-1570229389
-1857297570
2114744705
1753219104
1350256879
902930402
408221181
-136979420
-735869461
-1391735706
-2107952903
1406984232
559592551
-358795030
-1351897995
1871447084
717418083
-522988178
-1853824399
1015742512
-508437025
-2135690766
424574189
-1422029772
909901019
-1174176138
910988777
-1429299144
390059351
2069187322
-691865755
691778620
1920024915
-1307293826
-405513375
325058624
879012559
1250870274
1435085789
1426046020
1218071499
805417094
182272729
-657235896
-1719046585
1285807370
-238671275
-2003639220
279686211
-1984874098
-213689263
1291911248
-1769459777
-814344686
-144244019
234253396
314503867
89809558
-446580791
-1301471144
1813249847
300740378
-1550990011
546018396
-2005225677
-621892706
393897281
1034944608
1294003375
1163782178
636944829
INFO: [COSIM-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
