============================================================
   Tang Dynasty, V4.6.14756
   Copyright:   Shanghai Anlogic Infotech Co., Ltd.
                2011 - 2021
   Executable = F:/Anlogic/TD4.6.3/bin/td.exe
   Built at =   17:01:29 Oct 21 2019
   Run by =     Administrator
   Run Date =   Thu Jan  9 14:26:07 2020

   Run on =     PC-20190124GFMB
============================================================
RUN-1002 : start command "open_project Quick_Start.al"
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
RUN-1002 : start command "import_device ef2_4.db -package EF2M45LG48B"
ARC-1001 : Device Initialization.
ARC-1001 : -----------------------------------------------------
ARC-1001 :       OPTION       |        IO         |   SETTING   
ARC-1001 : -----------------------------------------------------
ARC-1001 :      programn      |        P4         |  dedicated  
ARC-1001 :   tdi/tms/tck/tdo  |  P13/P11/P12/P14  |  dedicated  
ARC-1001 : -----------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2M45B
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit" in  1.429130s wall, 0.982806s user + 0.046800s system = 1.029607s CPU (72.0%)

RUN-1004 : used memory is 227 MB, reserved memory is 194 MB, peak memory is 230 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  30.493865s wall, 2.745618s user + 0.374402s system = 3.120020s CPU (10.2%)

RUN-1004 : used memory is 228 MB, reserved memory is 195 MB, peak memory is 230 MB
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  7.212753s wall, 0.327602s user + 0.187201s system = 0.514803s CPU (7.1%)

RUN-1004 : used memory is 172 MB, reserved memory is 139 MB, peak memory is 230 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  40.378629s wall, 4.555229s user + 0.686404s system = 5.241634s CPU (13.0%)

RUN-1004 : used memory is 136 MB, reserved memory is 104 MB, peak memory is 230 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2M45B
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit"
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  30.769882s wall, 3.510022s user + 0.577204s system = 4.087226s CPU (13.3%)

RUN-1004 : used memory is 227 MB, reserved memory is 195 MB, peak memory is 230 MB
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  7.199211s wall, 0.327602s user + 0.140401s system = 0.468003s CPU (6.5%)

RUN-1004 : used memory is 170 MB, reserved memory is 138 MB, peak memory is 230 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  40.099084s wall, 5.257234s user + 0.904806s system = 6.162039s CPU (15.4%)

RUN-1004 : used memory is 135 MB, reserved memory is 102 MB, peak memory is 230 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2M45B
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit"
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  30.464465s wall, 3.478822s user + 0.468003s system = 3.946825s CPU (13.0%)

RUN-1004 : used memory is 230 MB, reserved memory is 197 MB, peak memory is 232 MB
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  7.165926s wall, 0.358802s user + 0.202801s system = 0.561604s CPU (7.8%)

RUN-1004 : used memory is 175 MB, reserved memory is 142 MB, peak memory is 232 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  39.770988s wall, 5.101233s user + 0.826805s system = 5.928038s CPU (14.9%)

RUN-1004 : used memory is 138 MB, reserved memory is 106 MB, peak memory is 232 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2M45B
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit" in  1.002544s wall, 1.014007s user + 0.031200s system = 1.045207s CPU (104.3%)

RUN-1004 : used memory is 234 MB, reserved memory is 201 MB, peak memory is 237 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  30.488133s wall, 3.369622s user + 0.514803s system = 3.884425s CPU (12.7%)

RUN-1004 : used memory is 235 MB, reserved memory is 203 MB, peak memory is 238 MB
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  7.192850s wall, 0.405603s user + 0.124801s system = 0.530403s CPU (7.4%)

RUN-1004 : used memory is 180 MB, reserved memory is 147 MB, peak memory is 238 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  39.889264s wall, 5.241634s user + 0.795605s system = 6.037239s CPU (15.1%)

RUN-1004 : used memory is 146 MB, reserved memory is 114 MB, peak memory is 238 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file src/quick_start.v
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2M45B
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit"
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  30.609721s wall, 3.307221s user + 0.452403s system = 3.759624s CPU (12.3%)

RUN-1004 : used memory is 237 MB, reserved memory is 204 MB, peak memory is 239 MB
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  7.180369s wall, 0.390002s user + 0.109201s system = 0.499203s CPU (7.0%)

RUN-1004 : used memory is 181 MB, reserved memory is 149 MB, peak memory is 239 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  39.915220s wall, 5.054432s user + 0.686404s system = 5.740837s CPU (14.4%)

RUN-1004 : used memory is 149 MB, reserved memory is 117 MB, peak memory is 239 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
RUN-1002 : start command "elaborate -top quick_start"
HDL-1007 : elaborate module quick_start in src/quick_start.v(2)
HDL-1007 : elaborate module sys_pll in al_ip/sys_pll.v(23)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(81)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=2,CLKC0_DIV=20,CLKC1_DIV=40,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=19,CLKC1_CPHASE=39,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=10,CLKC1_DUTY_INT=20) in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(2694)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(37)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/AL_MCU.v(37)
HDL-1007 : elaborate module AL_MCU in al_ip/AL_MCU.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L7="ENABLE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(781)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(33)
HDL-1200 : Current top model is quick_start
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc constrs/board.adc"
RUN-1002 : start command "set_pin_assignment fpga_clk_in  LOCATION = P22;  "
RUN-1002 : start command "set_pin_assignment fpga_rst_n  LOCATION = P21;  "
RUN-1002 : start command "set_pin_assignment hw_led  LOCATION = P15;  "
RUN-1002 : start command "set_pin_assignment sw_led  LOCATION = P19;   "
RUN-1002 : start command "set_pin_assignment button2  LOCATION = P18;   "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "AL_MCU"
SYN-1012 : SanityCheck: Model "sys_pll"
SYN-1043 : Mark sys_pll as IO macro for instance bufg_feedback
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model AL_MCU
SYN-1011 : Flatten model sys_pll
SYN-1016 : Merged 2 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 74/7 useful/useless nets, 40/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 1, 12 better
SYN-1014 : Optimize round 2
SYN-1032 : 73/1 useful/useless nets, 39/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 0 better
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     5
  #input                2
  #output               1
  #inout                2

Gate Statistics
#Basic gates           33
  #and                  0
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  2
  #bufif1               2
  #MX21                 0
  #FADD                 0
  #DFF                 29
  #LATCH                0
#MACRO_ADD              1

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance |Module      |gates  |seq    |macros |
+----------------------------------------------+
|top      |quick_start |4      |29     |2      |
+----------------------------------------------+

RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-2001 : Map 5 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 78/0 useful/useless nets, 43/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 78/0 useful/useless nets, 43/0 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Map 1 macro adder
SYN-1032 : 108/0 useful/useless nets, 73/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.10 sec, map =   0.00 sec
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Mapper mapped 2 instances into 2 LUTs, name keeping = 100%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 107/0 useful/useless nets, 72/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 29 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 2 LUT to BLE ...
SYN-4008 : Packed 2 LUT and 0 SEQ to BLE.
SYN-4003 : Packing 29 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (29 nodes)...
SYN-4004 : #1: Packed 2 SEQ (30 nodes)...
SYN-4005 : Packed 2 SEQ with LUT/SLICE
SYN-4006 : 2 single LUT's are left
SYN-4006 : 27 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 29/48 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     5
  #input                2
  #output               1
  #inout                2

Utilization Statistics
#lut                   18   out of   4480    0.40%
#reg                   29   out of   4480    0.65%
#le                    45
  #lut only            16   out of     45   35.56%
  #reg only            27   out of     45   60.00%
  #lut&reg              2   out of     45    4.44%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                    5   out of     31   16.13%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module      |le    |lut   |seq   |
+-------------------------------------------+
|top      |quick_start |45    |18    |29    |
+-------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea Quick_Start_gate.area" in  2.073850s wall, 0.374402s user + 0.078001s system = 0.452403s CPU (21.8%)

RUN-1004 : used memory is 141 MB, reserved memory is 104 MB, peak memory is 239 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net U_SYS_PLL/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4027 : Net clk25 is clkc1 of pll U_SYS_PLL/pll_inst.
SYN-4019 : Net fpga_clk_in_pad is refclk of pll U_SYS_PLL/pll_inst.
SYN-4020 : Net fpga_clk_in_pad is fbclk of pll U_SYS_PLL/pll_inst.
SYN-4025 : Tag rtl::Net U_SYS_PLL/clk0_out as clock net
SYN-4025 : Tag rtl::Net clk25 as clock net
SYN-4025 : Tag rtl::Net fpga_clk_in_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 34 instances
RUN-1001 : 11 mslices, 12 lslices, 5 pads, 0 brams, 0 dsps
RUN-1001 : There are total 85 nets
RUN-1001 : 80 nets have 2 pins
RUN-1001 : 1 nets have [3 - 5] pins
RUN-1001 : 1 nets have [6 - 10] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 32 instances, 23 slices, 1 macros(8 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model quick_start.
TMR-2506 : Build timing graph completely. Port num: 5, tpin num: 196, tnet num: 83, tinst num: 32, tnode num: 259, tedge num: 340.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 21 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 83 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 30 clock pins, and constraint 59 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.079287s wall, 0.078001s user + 0.000000s system = 0.078001s CPU (98.4%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 9954
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.993839
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 6380.5, overlap = 0
PHY-3002 : Step(2): len = 3500.1, overlap = 0
PHY-3002 : Step(3): len = 2992, overlap = 0
PHY-3002 : Step(4): len = 2642.7, overlap = 0
PHY-3002 : Step(5): len = 2483.2, overlap = 0
PHY-3002 : Step(6): len = 2485.9, overlap = 0
PHY-3002 : Step(7): len = 2510, overlap = 0
PHY-3002 : Step(8): len = 2526.9, overlap = 0
PHY-3002 : Step(9): len = 2469.2, overlap = 0
PHY-3002 : Step(10): len = 2542.8, overlap = 0
PHY-3002 : Step(11): len = 2599.9, overlap = 0
PHY-3002 : Step(12): len = 2304.4, overlap = 0
PHY-3002 : Step(13): len = 2111.4, overlap = 0
PHY-3002 : Step(14): len = 2055.2, overlap = 0
PHY-3002 : Step(15): len = 2028.2, overlap = 0
PHY-3002 : Step(16): len = 2033.6, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.002163s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.993839
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(17): len = 2016.7, overlap = 0.75
PHY-3002 : Step(18): len = 2016.7, overlap = 0.75
PHY-3002 : Step(19): len = 2003.7, overlap = 0.75
PHY-3002 : Step(20): len = 2010.7, overlap = 0
PHY-3002 : Step(21): len = 2013.6, overlap = 0
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.993839
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.82795e-05
PHY-3002 : Step(22): len = 2014.7, overlap = 1.5
PHY-3002 : Step(23): len = 2019.9, overlap = 1.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.6559e-05
PHY-3002 : Step(24): len = 2013, overlap = 1.5
PHY-3002 : Step(25): len = 2013, overlap = 1.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 9.82314e-05
PHY-3002 : Step(26): len = 2046.3, overlap = 1.75
PHY-3002 : Step(27): len = 2071.4, overlap = 1.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009664s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (161.4%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.993839
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00132041
PHY-3002 : Step(28): len = 2397.8, overlap = 0.25
PHY-3002 : Step(29): len = 2365.4, overlap = 1.25
PHY-3002 : Step(30): len = 2351.1, overlap = 1.25
PHY-3002 : Step(31): len = 2361, overlap = 1.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00216374
PHY-3002 : Step(32): len = 2382.4, overlap = 1.25
PHY-3002 : Step(33): len = 2400, overlap = 1
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00432747
PHY-3002 : Step(34): len = 2409.1, overlap = 1
PHY-3002 : Step(35): len = 2414.9, overlap = 1
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003064s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (509.1%)

PHY-3001 : Legalized: Len = 2471, Over = 0
PHY-3001 : Final: Len = 2471, Over = 0
RUN-1002 : start command "route"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 4 to 4
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 34 instances
RUN-1001 : 11 mslices, 12 lslices, 5 pads, 0 brams, 0 dsps
RUN-1001 : There are total 85 nets
RUN-1001 : 80 nets have 2 pins
RUN-1001 : 1 nets have [3 - 5] pins
RUN-1001 : 1 nets have [6 - 10] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 3424, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.012758s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End global routing;  0.046276s wall, 0.000000s user + 0.015600s system = 0.015600s CPU (33.7%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net U_SYS_PLL/clk0_out will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 3% nets.
PHY-1002 : len = 1808, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.004462s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 3% nets.
PHY-1002 : len = 1808, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000016s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 37% nets.
PHY-1001 : Routed 40% nets.
PHY-1001 : Routed 49% nets.
PHY-1001 : Routed 61% nets.
PHY-1001 : Routed 82% nets.
PHY-1002 : len = 6032, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End Routed; 0.118715s wall, 0.124801s user + 0.015600s system = 0.140401s CPU (118.3%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 6032, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 6032
PHY-1001 : End DR Iter 1; 0.004300s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net U_SYS_PLL/clk0_out will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  2.377254s wall, 2.293215s user + 0.046800s system = 2.340015s CPU (98.4%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.485605s wall, 2.340015s user + 0.062400s system = 2.402415s CPU (96.7%)

RUN-1004 : used memory is 193 MB, reserved memory is 154 MB, peak memory is 240 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     5
  #input                2
  #output               1
  #inout                2

Utilization Statistics
#lut                   18   out of   4480    0.40%
#reg                   29   out of   4480    0.65%
#le                    45
  #lut only            16   out of     45   35.56%
  #reg only            27   out of     45   60.00%
  #lut&reg              2   out of     45    4.44%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                    5   out of     31   16.13%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../../../ArduinoDemo/ArduinoProject/Blink_led/Blink/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 34
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 85, pip num: 511
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 148 valid insts, and 1331 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2M45B
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit"
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  30.232300s wall, 3.182420s user + 0.546003s system = 3.728424s CPU (12.3%)

RUN-1004 : used memory is 292 MB, reserved memory is 252 MB, peak memory is 294 MB
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  7.121769s wall, 0.343202s user + 0.046800s system = 0.390002s CPU (5.5%)

RUN-1004 : used memory is 234 MB, reserved memory is 195 MB, peak memory is 294 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  39.514064s wall, 4.836031s user + 0.842405s system = 5.678436s CPU (14.4%)

RUN-1004 : used memory is 208 MB, reserved memory is 170 MB, peak memory is 294 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
RUN-1002 : start command "elaborate -top quick_start"
HDL-1007 : elaborate module quick_start in src/quick_start.v(2)
HDL-1007 : elaborate module sys_pll in al_ip/sys_pll.v(23)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(81)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=2,CLKC0_DIV=20,CLKC1_DIV=40,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=19,CLKC1_CPHASE=39,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=10,CLKC1_DUTY_INT=20) in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(2694)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(37)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/AL_MCU.v(37)
HDL-1007 : elaborate module AL_MCU in al_ip/AL_MCU.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L7="ENABLE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(781)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(33)
HDL-1200 : Current top model is quick_start
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc constrs/board.adc"
RUN-1002 : start command "set_pin_assignment fpga_clk_in  LOCATION = P22;  "
RUN-1002 : start command "set_pin_assignment fpga_rst_n  LOCATION = P21;  "
RUN-1002 : start command "set_pin_assignment hw_led  LOCATION = P15;  "
RUN-1002 : start command "set_pin_assignment sw_led  LOCATION = P19;   "
RUN-1002 : start command "set_pin_assignment button2  LOCATION = P18;   "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "AL_MCU"
SYN-1012 : SanityCheck: Model "sys_pll"
SYN-1043 : Mark sys_pll as IO macro for instance bufg_feedback
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model AL_MCU
SYN-1011 : Flatten model sys_pll
SYN-1016 : Merged 2 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 66/15 useful/useless nets, 36/7 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 1, 24 better
SYN-1014 : Optimize round 2
SYN-1032 : 65/1 useful/useless nets, 35/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 0 better
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     5
  #input                2
  #output               1
  #inout                2

Gate Statistics
#Basic gates           29
  #and                  0
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  2
  #bufif1               2
  #MX21                 0
  #FADD                 0
  #DFF                 25
  #LATCH                0
#MACRO_ADD              1

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance |Module      |gates  |seq    |macros |
+----------------------------------------------+
|top      |quick_start |4      |25     |2      |
+----------------------------------------------+

RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-2001 : Map 5 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 70/0 useful/useless nets, 39/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 70/0 useful/useless nets, 39/0 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Map 1 macro adder
SYN-1032 : 96/0 useful/useless nets, 65/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Mapper mapped 2 instances into 2 LUTs, name keeping = 100%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 95/0 useful/useless nets, 64/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 25 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 2 LUT to BLE ...
SYN-4008 : Packed 2 LUT and 0 SEQ to BLE.
SYN-4003 : Packing 25 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (25 nodes)...
SYN-4004 : #1: Packed 2 SEQ (26 nodes)...
SYN-4005 : Packed 2 SEQ with LUT/SLICE
SYN-4006 : 2 single LUT's are left
SYN-4006 : 23 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 25/43 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     5
  #input                2
  #output               1
  #inout                2

Utilization Statistics
#lut                   16   out of   4480    0.36%
#reg                   25   out of   4480    0.56%
#le                    39
  #lut only            14   out of     39   35.90%
  #reg only            23   out of     39   58.97%
  #lut&reg              2   out of     39    5.13%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                    5   out of     31   16.13%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module      |le    |lut   |seq   |
+-------------------------------------------+
|top      |quick_start |39    |16    |25    |
+-------------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net U_SYS_PLL/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4027 : Net clk25 is clkc1 of pll U_SYS_PLL/pll_inst.
SYN-4019 : Net fpga_clk_in_pad is refclk of pll U_SYS_PLL/pll_inst.
SYN-4020 : Net fpga_clk_in_pad is fbclk of pll U_SYS_PLL/pll_inst.
SYN-4025 : Tag rtl::Net U_SYS_PLL/clk0_out as clock net
SYN-4025 : Tag rtl::Net clk25 as clock net
SYN-4025 : Tag rtl::Net fpga_clk_in_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 31 instances
RUN-1001 : 10 mslices, 10 lslices, 5 pads, 0 brams, 0 dsps
RUN-1001 : There are total 76 nets
RUN-1001 : 71 nets have 2 pins
RUN-1001 : 1 nets have [3 - 5] pins
RUN-1001 : 1 nets have [6 - 10] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 29 instances, 20 slices, 1 macros(7 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model quick_start.
TMR-2506 : Build timing graph completely. Port num: 5, tpin num: 174, tnet num: 74, tinst num: 29, tnode num: 229, tedge num: 296.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 19 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 74 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 26 clock pins, and constraint 51 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.006517s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (478.7%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 8462.2
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(36): len = 4626.9, overlap = 0
PHY-3002 : Step(37): len = 3182.4, overlap = 0
PHY-3002 : Step(38): len = 2826.6, overlap = 0
PHY-3002 : Step(39): len = 2592, overlap = 0
PHY-3002 : Step(40): len = 2486.6, overlap = 0
PHY-3002 : Step(41): len = 2441.8, overlap = 0
PHY-3002 : Step(42): len = 2356.4, overlap = 0
PHY-3002 : Step(43): len = 2365.8, overlap = 0
PHY-3002 : Step(44): len = 2386, overlap = 0
PHY-3002 : Step(45): len = 2402.9, overlap = 0
PHY-3002 : Step(46): len = 2429.8, overlap = 0
PHY-3002 : Step(47): len = 2321.2, overlap = 0
PHY-3002 : Step(48): len = 2205.1, overlap = 0
PHY-3002 : Step(49): len = 2022.9, overlap = 0
PHY-3002 : Step(50): len = 1947.8, overlap = 0
PHY-3002 : Step(51): len = 1939.8, overlap = 0
PHY-3002 : Step(52): len = 1939.8, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.001381s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(53): len = 1921.1, overlap = 0
PHY-3002 : Step(54): len = 1921.1, overlap = 0
PHY-3002 : Step(55): len = 1912, overlap = 0
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.56604e-05
PHY-3002 : Step(56): len = 1917.6, overlap = 1.5
PHY-3002 : Step(57): len = 1930.2, overlap = 1.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.13208e-05
PHY-3002 : Step(58): len = 1920.2, overlap = 1.5
PHY-3002 : Step(59): len = 1920.2, overlap = 1.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.26417e-05
PHY-3002 : Step(60): len = 1962.2, overlap = 1.25
PHY-3002 : Step(61): len = 1990.2, overlap = 1.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009795s wall, 0.015600s user + 0.031200s system = 0.046800s CPU (477.8%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00100204
PHY-3002 : Step(62): len = 2237.4, overlap = 0.5
PHY-3002 : Step(63): len = 2233.7, overlap = 1
PHY-3002 : Step(64): len = 2222.1, overlap = 1
PHY-3002 : Step(65): len = 2220.9, overlap = 0.75
PHY-3002 : Step(66): len = 2220.9, overlap = 0.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00200409
PHY-3002 : Step(67): len = 2240.7, overlap = 0.5
PHY-3002 : Step(68): len = 2244.2, overlap = 0.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00400817
PHY-3002 : Step(69): len = 2253.3, overlap = 0.5
PHY-3002 : Step(70): len = 2253.4, overlap = 0.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003591s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 2273.2, Over = 0
PHY-3001 : Final: Len = 2273.2, Over = 0
RUN-1002 : start command "route"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 4 to 4
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 31 instances
RUN-1001 : 10 mslices, 10 lslices, 5 pads, 0 brams, 0 dsps
RUN-1001 : There are total 76 nets
RUN-1001 : 71 nets have 2 pins
RUN-1001 : 1 nets have [3 - 5] pins
RUN-1001 : 1 nets have [6 - 10] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 3176, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.003770s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End global routing;  0.023240s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (67.1%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net U_SYS_PLL/clk0_out will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 3% nets.
PHY-1002 : len = 1912, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.003909s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 3% nets.
PHY-1002 : len = 1912, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000013s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 26% nets.
PHY-1001 : Routed 34% nets.
PHY-1001 : Routed 44% nets.
PHY-1001 : Routed 60% nets.
PHY-1001 : Routed 81% nets.
PHY-1002 : len = 5576, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 5576
PHY-1001 : End Routed; 0.099507s wall, 0.140401s user + 0.031200s system = 0.171601s CPU (172.5%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net U_SYS_PLL/clk0_out will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  0.445167s wall, 0.468003s user + 0.062400s system = 0.530403s CPU (119.1%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     5
  #input                2
  #output               1
  #inout                2

Utilization Statistics
#lut                   16   out of   4480    0.36%
#reg                   25   out of   4480    0.56%
#le                    39
  #lut only            14   out of     39   35.90%
  #reg only            23   out of     39   58.97%
  #lut&reg              2   out of     39    5.13%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                    5   out of     31   16.13%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../../../ArduinoDemo/ArduinoProject/Blink_led/Blink/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 31
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 76, pip num: 466
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 137 valid insts, and 1195 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2M45B
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit" in  1.009118s wall, 0.936006s user + 0.062400s system = 0.998406s CPU (98.9%)

RUN-1004 : used memory is 295 MB, reserved memory is 255 MB, peak memory is 297 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  30.350065s wall, 3.650423s user + 0.811205s system = 4.461629s CPU (14.7%)

RUN-1004 : used memory is 297 MB, reserved memory is 257 MB, peak memory is 300 MB
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  7.175576s wall, 0.312002s user + 0.140401s system = 0.452403s CPU (6.3%)

RUN-1004 : used memory is 240 MB, reserved memory is 202 MB, peak memory is 300 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  39.709833s wall, 5.304034s user + 1.138807s system = 6.442841s CPU (16.2%)

RUN-1004 : used memory is 213 MB, reserved memory is 174 MB, peak memory is 300 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
RUN-1002 : start command "elaborate -top quick_start"
HDL-1007 : elaborate module quick_start in src/quick_start.v(2)
HDL-1007 : elaborate module sys_pll in al_ip/sys_pll.v(23)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(81)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=2,CLKC0_DIV=20,CLKC1_DIV=40,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=19,CLKC1_CPHASE=39,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=10,CLKC1_DUTY_INT=20) in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(2694)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(37)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/AL_MCU.v(37)
HDL-1007 : elaborate module AL_MCU in al_ip/AL_MCU.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L7="ENABLE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(781)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(33)
HDL-1200 : Current top model is quick_start
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc constrs/board.adc"
RUN-1002 : start command "set_pin_assignment fpga_clk_in  LOCATION = P22;  "
RUN-1002 : start command "set_pin_assignment fpga_rst_n  LOCATION = P21;  "
RUN-1002 : start command "set_pin_assignment hw_led  LOCATION = P15;  "
RUN-1002 : start command "set_pin_assignment sw_led  LOCATION = P19;   "
RUN-1002 : start command "set_pin_assignment button2  LOCATION = P24;   "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "AL_MCU"
SYN-1012 : SanityCheck: Model "sys_pll"
SYN-1043 : Mark sys_pll as IO macro for instance bufg_feedback
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model AL_MCU
SYN-1011 : Flatten model sys_pll
SYN-1016 : Merged 2 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 66/15 useful/useless nets, 36/7 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 1, 24 better
SYN-1014 : Optimize round 2
SYN-1032 : 65/1 useful/useless nets, 35/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 0 better
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     5
  #input                2
  #output               1
  #inout                2

Gate Statistics
#Basic gates           29
  #and                  0
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  2
  #bufif1               2
  #MX21                 0
  #FADD                 0
  #DFF                 25
  #LATCH                0
#MACRO_ADD              1

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance |Module      |gates  |seq    |macros |
+----------------------------------------------+
|top      |quick_start |4      |25     |2      |
+----------------------------------------------+

RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-2001 : Map 5 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 70/0 useful/useless nets, 39/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 70/0 useful/useless nets, 39/0 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Map 1 macro adder
SYN-1032 : 96/0 useful/useless nets, 65/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.04 sec, map =   0.00 sec
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Mapper mapped 2 instances into 2 LUTs, name keeping = 100%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 95/0 useful/useless nets, 64/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 25 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 2 LUT to BLE ...
SYN-4008 : Packed 2 LUT and 0 SEQ to BLE.
SYN-4003 : Packing 25 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (25 nodes)...
SYN-4004 : #1: Packed 2 SEQ (26 nodes)...
SYN-4005 : Packed 2 SEQ with LUT/SLICE
SYN-4006 : 2 single LUT's are left
SYN-4006 : 23 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 25/43 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     5
  #input                2
  #output               1
  #inout                2

Utilization Statistics
#lut                   16   out of   4480    0.36%
#reg                   25   out of   4480    0.56%
#le                    39
  #lut only            14   out of     39   35.90%
  #reg only            23   out of     39   58.97%
  #lut&reg              2   out of     39    5.13%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                    5   out of     31   16.13%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module      |le    |lut   |seq   |
+-------------------------------------------+
|top      |quick_start |39    |16    |25    |
+-------------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net U_SYS_PLL/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4027 : Net clk25 is clkc1 of pll U_SYS_PLL/pll_inst.
SYN-4019 : Net fpga_clk_in_pad is refclk of pll U_SYS_PLL/pll_inst.
SYN-4020 : Net fpga_clk_in_pad is fbclk of pll U_SYS_PLL/pll_inst.
SYN-4025 : Tag rtl::Net U_SYS_PLL/clk0_out as clock net
SYN-4025 : Tag rtl::Net clk25 as clock net
SYN-4025 : Tag rtl::Net fpga_clk_in_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 31 instances
RUN-1001 : 10 mslices, 10 lslices, 5 pads, 0 brams, 0 dsps
RUN-1001 : There are total 76 nets
RUN-1001 : 71 nets have 2 pins
RUN-1001 : 1 nets have [3 - 5] pins
RUN-1001 : 1 nets have [6 - 10] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 29 instances, 20 slices, 1 macros(7 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model quick_start.
TMR-2506 : Build timing graph completely. Port num: 5, tpin num: 174, tnet num: 74, tinst num: 29, tnode num: 229, tedge num: 296.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 19 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 74 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 26 clock pins, and constraint 51 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.006208s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 8714.2
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(71): len = 4878.1, overlap = 0
PHY-3002 : Step(72): len = 3431.2, overlap = 0
PHY-3002 : Step(73): len = 3068.8, overlap = 0
PHY-3002 : Step(74): len = 2845.9, overlap = 0
PHY-3002 : Step(75): len = 2805.4, overlap = 0
PHY-3002 : Step(76): len = 2664.8, overlap = 0
PHY-3002 : Step(77): len = 2609.4, overlap = 0
PHY-3002 : Step(78): len = 2609.4, overlap = 0
PHY-3002 : Step(79): len = 2567.8, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.001179s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(80): len = 2588.6, overlap = 0
PHY-3002 : Step(81): len = 2588.6, overlap = 0
PHY-3002 : Step(82): len = 2552.1, overlap = 0
PHY-3002 : Step(83): len = 2584.9, overlap = 0
PHY-3002 : Step(84): len = 2634.9, overlap = 0
PHY-3002 : Step(85): len = 2510.8, overlap = 0
PHY-3002 : Step(86): len = 2323.3, overlap = 0
PHY-3002 : Step(87): len = 2258.4, overlap = 0
PHY-3002 : Step(88): len = 2243.2, overlap = 0
PHY-3002 : Step(89): len = 2204, overlap = 0
PHY-3002 : Step(90): len = 2176, overlap = 0
PHY-3002 : Step(91): len = 2142.7, overlap = 0
PHY-3002 : Step(92): len = 2110.1, overlap = 0
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 15.3997
PHY-3002 : Step(93): len = 2121.5, overlap = 0
PHY-3002 : Step(94): len = 2121.7, overlap = 0
PHY-3002 : Step(95): len = 2125.6, overlap = 0
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 30.7994
PHY-3002 : Step(96): len = 2104.2, overlap = 0
PHY-3002 : Step(97): len = 2104.2, overlap = 0
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.21833e-05
PHY-3002 : Step(98): len = 2100.2, overlap = 1.5
PHY-3002 : Step(99): len = 2100.2, overlap = 1.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.43666e-05
PHY-3002 : Step(100): len = 2109.6, overlap = 1.5
PHY-3002 : Step(101): len = 2111.6, overlap = 1.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000123747
PHY-3002 : Step(102): len = 2140.2, overlap = 1.25
PHY-3002 : Step(103): len = 2140.2, overlap = 1.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009227s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (169.1%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000406203
PHY-3002 : Step(104): len = 2259.6, overlap = 0.75
PHY-3002 : Step(105): len = 2270.8, overlap = 1
PHY-3002 : Step(106): len = 2270.8, overlap = 1
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000812405
PHY-3002 : Step(107): len = 2314.8, overlap = 0.5
PHY-3002 : Step(108): len = 2320.1, overlap = 0.5
PHY-3002 : Step(109): len = 2310.1, overlap = 0.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00131375
PHY-3002 : Step(110): len = 2328.8, overlap = 0.5
PHY-3002 : Step(111): len = 2356.8, overlap = 0.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003267s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 2423.2, Over = 0
PHY-3001 : Final: Len = 2423.2, Over = 0
RUN-1002 : start command "route"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 4 to 4
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 31 instances
RUN-1001 : 10 mslices, 10 lslices, 5 pads, 0 brams, 0 dsps
RUN-1001 : There are total 76 nets
RUN-1001 : 71 nets have 2 pins
RUN-1001 : 1 nets have [3 - 5] pins
RUN-1001 : 1 nets have [6 - 10] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 2968, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.003997s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End global routing;  0.021380s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (73.0%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net U_SYS_PLL/clk0_out will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 3% nets.
PHY-1002 : len = 2104, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.002965s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 3% nets.
PHY-1002 : len = 2104, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000008s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 48% nets.
PHY-1001 : Routed 53% nets.
PHY-1001 : Routed 60% nets.
PHY-1001 : Routed 71% nets.
PHY-1001 : Routed 81% nets.
PHY-1002 : len = 5392, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 5392
PHY-1001 : End Routed; 0.156893s wall, 0.187201s user + 0.000000s system = 0.187201s CPU (119.3%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net U_SYS_PLL/clk0_out will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  0.489798s wall, 0.483603s user + 0.046800s system = 0.530403s CPU (108.3%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     5
  #input                2
  #output               1
  #inout                2

Utilization Statistics
#lut                   16   out of   4480    0.36%
#reg                   25   out of   4480    0.56%
#le                    39
  #lut only            14   out of     39   35.90%
  #reg only            23   out of     39   58.97%
  #lut&reg              2   out of     39    5.13%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                    5   out of     31   16.13%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../../../ArduinoDemo/ArduinoProject/Blink_led/Blink/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 31
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 76, pip num: 441
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 132 valid insts, and 1149 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2M45B
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit"
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  30.299798s wall, 2.886019s user + 0.327602s system = 3.213621s CPU (10.6%)

RUN-1004 : used memory is 310 MB, reserved memory is 267 MB, peak memory is 312 MB
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  7.179868s wall, 0.358802s user + 0.124801s system = 0.483603s CPU (6.7%)

RUN-1004 : used memory is 255 MB, reserved memory is 212 MB, peak memory is 312 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  39.705651s wall, 4.586429s user + 0.655204s system = 5.241634s CPU (13.2%)

RUN-1004 : used memory is 226 MB, reserved memory is 184 MB, peak memory is 312 MB
GUI-1001 : Download success!
