Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Thu Jul  4 02:20:41 2019
| Host         : jinyeeng-Inspiron-3421 running 64-bit unknown
| Command      : report_drc -file solution_drc_opted.rpt -pb solution_drc_opted.pb -rpx solution_drc_opted.rpx
| Design       : solution
| Device       : xc7z020clg400-1
| Speed File   : -1
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: checkpoint_solution
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 28
+--------+----------+------------------------+------------+
| Rule   | Severity | Description            | Violations |
+--------+----------+------------------------+------------+
| DPIP-1 | Warning  | Input pipelining       | 4          |
| DPOP-1 | Warning  | PREG Output pipelining | 5          |
| DPOP-2 | Warning  | MREG Output pipelining | 18         |
| ZPS7-1 | Warning  | PS7 block required     | 1          |
+--------+----------+------------------------+------------+

2. REPORT DETAILS
-----------------
DPIP-1#1 Warning
Input pipelining  
DSP grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/tmp_149_reg_2966_reg input grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/tmp_149_reg_2966_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2 Warning
Input pipelining  
DSP grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/tmp_152_reg_2971_reg input grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/tmp_152_reg_2971_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#3 Warning
Input pipelining  
DSP grp_get_coordcube_fu_1441/grp_getFRtoBR_fu_189/s_fu_700_p2 input grp_get_coordcube_fu_1441/grp_getFRtoBR_fu_189/s_fu_700_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#4 Warning
Input pipelining  
DSP grp_get_coordcube_fu_1441/grp_getFRtoBR_fu_189/s_fu_700_p2__0 input grp_get_coordcube_fu_1441/grp_getFRtoBR_fu_189/s_fu_700_p2__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPOP-1#1 Warning
PREG Output pipelining  
DSP grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/solution_mac_mulatde_U162/solution_mac_mulatde_DSP48_3_U/p output grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/solution_mac_mulatde_U162/solution_mac_mulatde_DSP48_3_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#2 Warning
PREG Output pipelining  
DSP grp_get_coordcube_fu_1441/grp_getFRtoBR_fu_189/s_fu_700_p2__0 output grp_get_coordcube_fu_1441/grp_getFRtoBR_fu_189/s_fu_700_p2__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#3 Warning
PREG Output pipelining  
DSP grp_get_coordcube_fu_1441/grp_getUBtoDF_fu_195/s_fu_486_p2__0 output grp_get_coordcube_fu_1441/grp_getUBtoDF_fu_195/s_fu_486_p2__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#4 Warning
PREG Output pipelining  
DSP grp_get_coordcube_fu_1441/grp_getURFtoDLF_fu_207/s_fu_370_p2__0 output grp_get_coordcube_fu_1441/grp_getURFtoDLF_fu_207/s_fu_370_p2__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#5 Warning
PREG Output pipelining  
DSP grp_get_coordcube_fu_1441/grp_getURtoUL_fu_201/s_fu_470_p2__0 output grp_get_coordcube_fu_1441/grp_getURtoUL_fu_201/s_fu_470_p2__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-2#1 Warning
MREG Output pipelining  
DSP grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/solution_mac_mulatde_U162/solution_mac_mulatde_DSP48_3_U/p multiplier stage grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/solution_mac_mulatde_U162/solution_mac_mulatde_DSP48_3_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#2 Warning
MREG Output pipelining  
DSP grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/FRtoBR_Move2_addr_reg_2618_reg multiplier stage grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/FRtoBR_Move2_addr_reg_2618_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#3 Warning
MREG Output pipelining  
DSP grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/p multiplier stage grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#4 Warning
MREG Output pipelining  
DSP grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/tmp_149_reg_2966_reg multiplier stage grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/tmp_149_reg_2966_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#5 Warning
MREG Output pipelining  
DSP grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/tmp_152_reg_2971_reg multiplier stage grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/tmp_152_reg_2971_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#6 Warning
MREG Output pipelining  
DSP grp_get_coordcube_fu_1441/grp_getFRtoBR_fu_189/s_fu_700_p2 multiplier stage grp_get_coordcube_fu_1441/grp_getFRtoBR_fu_189/s_fu_700_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#7 Warning
MREG Output pipelining  
DSP grp_get_coordcube_fu_1441/grp_getFRtoBR_fu_189/s_fu_700_p2__0 multiplier stage grp_get_coordcube_fu_1441/grp_getFRtoBR_fu_189/s_fu_700_p2__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#8 Warning
MREG Output pipelining  
DSP grp_get_coordcube_fu_1441/grp_getFRtoBR_fu_189/s_reg_1169_reg__0 multiplier stage grp_get_coordcube_fu_1441/grp_getFRtoBR_fu_189/s_reg_1169_reg__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#9 Warning
MREG Output pipelining  
DSP grp_get_coordcube_fu_1441/grp_getUBtoDF_fu_195/s_fu_486_p2 multiplier stage grp_get_coordcube_fu_1441/grp_getUBtoDF_fu_195/s_fu_486_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#10 Warning
MREG Output pipelining  
DSP grp_get_coordcube_fu_1441/grp_getUBtoDF_fu_195/s_fu_486_p2__0 multiplier stage grp_get_coordcube_fu_1441/grp_getUBtoDF_fu_195/s_fu_486_p2__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#11 Warning
MREG Output pipelining  
DSP grp_get_coordcube_fu_1441/grp_getUBtoDF_fu_195/s_reg_819_reg__0 multiplier stage grp_get_coordcube_fu_1441/grp_getUBtoDF_fu_195/s_reg_819_reg__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#12 Warning
MREG Output pipelining  
DSP grp_get_coordcube_fu_1441/grp_getURFtoDLF_fu_207/s_fu_370_p2 multiplier stage grp_get_coordcube_fu_1441/grp_getURFtoDLF_fu_207/s_fu_370_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#13 Warning
MREG Output pipelining  
DSP grp_get_coordcube_fu_1441/grp_getURFtoDLF_fu_207/s_fu_370_p2__0 multiplier stage grp_get_coordcube_fu_1441/grp_getURFtoDLF_fu_207/s_fu_370_p2__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#14 Warning
MREG Output pipelining  
DSP grp_get_coordcube_fu_1441/grp_getURFtoDLF_fu_207/s_reg_572_reg__0 multiplier stage grp_get_coordcube_fu_1441/grp_getURFtoDLF_fu_207/s_reg_572_reg__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#15 Warning
MREG Output pipelining  
DSP grp_get_coordcube_fu_1441/grp_getURtoUL_fu_201/s_fu_470_p2 multiplier stage grp_get_coordcube_fu_1441/grp_getURtoUL_fu_201/s_fu_470_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#16 Warning
MREG Output pipelining  
DSP grp_get_coordcube_fu_1441/grp_getURtoUL_fu_201/s_fu_470_p2__0 multiplier stage grp_get_coordcube_fu_1441/grp_getURtoUL_fu_201/s_fu_470_p2__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#17 Warning
MREG Output pipelining  
DSP grp_get_coordcube_fu_1441/grp_getURtoUL_fu_201/s_reg_793_reg__0 multiplier stage grp_get_coordcube_fu_1441/grp_getURtoUL_fu_201/s_reg_793_reg__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#18 Warning
MREG Output pipelining  
DSP solution_mul_mul_rcU_U378/solution_mul_mul_rcU_DSP48_1_U/p multiplier stage solution_mul_mul_rcU_U378/solution_mul_mul_rcU_DSP48_1_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

ZPS7-1#1 Warning
PS7 block required  
The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
Related violations: <none>


