/*
 * 
 *
 * This license is set out in https://raw.githubusercontent.com/Broadcom-Network-Switching-Software/OpenBCM/master/Legal/LICENSE file.
 * 
 * Copyright 2007-2020 Broadcom Inc. All rights reserved.
 *
 * SOC FE3200 INTERRUPT DATABASE
 * Auto Generated by create_regs.pl
 */
 

#include <shared/bsl.h>
#include <soc/dcmn/error.h>

#include <soc/cm.h>
#include <soc/debug.h>
#include <soc/error.h>
#include <soc/intr.h>
#include <soc/chip.h>
#include <soc/defs.h>

#include <soc/dfe/fe3200/fe3200_intr.h>
#include <soc/dfe/fe3200/fe3200_intr_cb_func.h>
#include <soc/dfe/fe3200/fe3200_defs.h>

#include <soc/dfe/fe3200/fe3200_config_defs.h>
#include <soc/dfe/cmn/dfe_config_defs.h>

#include <soc/dcmn/dcmn_intr_handler.h>


#ifdef _ERR_MSG_MODULE_NAME
#error "_ERR_MSG_MODULE_NAME redefined"
#endif
#define _ERR_MSG_MODULE_NAME BSL_SOC_INTR

#define MESH_TOPOLOGY_INTERRUPT_REGISTERr       MESH_TOPOLOGY_REG_0000r


CONST STATIC soc_interrupt_tree_t fe3200_interrupt_tree_invalid_vector = {INVALIDr, INVALIDr, 0, {-1}};

CONST STATIC soc_interrupt_tree_t fe3200_interrupt_tree_rtp_vector = {RTP_INTERRUPT_REGISTERr, RTP_INTERRUPT_MASK_REGISTERr, 0, {FE3200_INT_RTP_ERROR_ECC, FE3200_INT_RTP_DRHP_0_INT_REG, FE3200_INT_RTP_DRHP_1_INT_REG, FE3200_INT_RTP_DRHP_2_INT_REG, FE3200_INT_RTP_DRHP_3_INT_REG, FE3200_INT_RTP_CRH_0_INT_REG, FE3200_INT_RTP_CRH_1_INT_REG, FE3200_INT_RTP_CRH_2_INT_REG, FE3200_INT_RTP_CRH_3_INT_REG, FE3200_INT_RTP_GENERAL_INT_REG, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1}};
CONST STATIC soc_interrupt_tree_t fe3200_interrupt_tree_rtp_ecc_vector = {RTP_ECC_INTERRUPT_REGISTERr, RTP_ECC_INTERRUPT_REGISTER_MASKr, 0, {FE3200_INT_RTP_ECC_PARITY_ERR_INT, FE3200_INT_RTP_ECC_ECC_1B_ERR_INT, FE3200_INT_RTP_ECC_ECC_2B_ERR_INT, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1}};
CONST STATIC soc_interrupt_tree_t fe3200_interrupt_tree_rtp_drhp_0_vector = {RTP_DRHP_INTERRUPT_REGISTERr, RTP_DRHP_INTERRUPT_MASK_REGISTERr, 0, {FE3200_INT_RTP_DRHP_0_DRHP_N_QUERY_EMPTY_MULTICAST_ID_INT, FE3200_INT_RTP_DRHP_0_DRHP_N_QUERY_EMPTY_LINK_MAP_INT, FE3200_INT_RTP_DRHP_0_DRHP_N_QUERY_DESTINATION_ABOVE_MAX_BASE_INDEX_INT, FE3200_INT_RTP_DRHP_0_DRHP_N_QUERY_DESTINATION_ABOVE_UPDATE_BASE_INDEX_INT, FE3200_INT_RTP_DRHP_0_DRHP_N_QUERY_UNREACHABLE_MULTICAST_INT, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1}};
CONST STATIC soc_interrupt_tree_t fe3200_interrupt_tree_rtp_drhp_1_vector = {RTP_DRHP_INTERRUPT_REGISTERr, RTP_DRHP_INTERRUPT_MASK_REGISTERr, 1, {FE3200_INT_RTP_DRHP_1_DRHP_N_QUERY_EMPTY_MULTICAST_ID_INT, FE3200_INT_RTP_DRHP_1_DRHP_N_QUERY_EMPTY_LINK_MAP_INT, FE3200_INT_RTP_DRHP_1_DRHP_N_QUERY_DESTINATION_ABOVE_MAX_BASE_INDEX_INT, FE3200_INT_RTP_DRHP_1_DRHP_N_QUERY_DESTINATION_ABOVE_UPDATE_BASE_INDEX_INT, FE3200_INT_RTP_DRHP_1_DRHP_N_QUERY_UNREACHABLE_MULTICAST_INT, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1}};
CONST STATIC soc_interrupt_tree_t fe3200_interrupt_tree_rtp_drhp_2_vector = {RTP_DRHP_INTERRUPT_REGISTERr, RTP_DRHP_INTERRUPT_MASK_REGISTERr, 2, {FE3200_INT_RTP_DRHP_2_DRHP_N_QUERY_EMPTY_MULTICAST_ID_INT, FE3200_INT_RTP_DRHP_2_DRHP_N_QUERY_EMPTY_LINK_MAP_INT, FE3200_INT_RTP_DRHP_2_DRHP_N_QUERY_DESTINATION_ABOVE_MAX_BASE_INDEX_INT, FE3200_INT_RTP_DRHP_2_DRHP_N_QUERY_DESTINATION_ABOVE_UPDATE_BASE_INDEX_INT, FE3200_INT_RTP_DRHP_2_DRHP_N_QUERY_UNREACHABLE_MULTICAST_INT, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1}};
CONST STATIC soc_interrupt_tree_t fe3200_interrupt_tree_rtp_drhp_3_vector = {RTP_DRHP_INTERRUPT_REGISTERr, RTP_DRHP_INTERRUPT_MASK_REGISTERr, 3, {FE3200_INT_RTP_DRHP_3_DRHP_N_QUERY_EMPTY_MULTICAST_ID_INT, FE3200_INT_RTP_DRHP_3_DRHP_N_QUERY_EMPTY_LINK_MAP_INT, FE3200_INT_RTP_DRHP_3_DRHP_N_QUERY_DESTINATION_ABOVE_MAX_BASE_INDEX_INT, FE3200_INT_RTP_DRHP_3_DRHP_N_QUERY_DESTINATION_ABOVE_UPDATE_BASE_INDEX_INT, FE3200_INT_RTP_DRHP_3_DRHP_N_QUERY_UNREACHABLE_MULTICAST_INT, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1}};
CONST STATIC soc_interrupt_tree_t fe3200_interrupt_tree_rtp_crh_0_vector = {RTP_CRH_INTERRUPT_REGISTERr, RTP_CRH_INTERRUPT_MASK_REGISTERr, 0, {FE3200_INT_RTP_CRH_0_CRH_N_QUERY_EMPTY_LINK_MAP_INT, FE3200_INT_RTP_CRH_0_CRH_N_QUERY_DESTINATION_ABOVE_MAX_BASE_INDEX_INT, FE3200_INT_RTP_CRH_0_CRH_N_QUERY_DESTINATION_ABOVE_UPDATE_BASE_INDEX_INT, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1}};
CONST STATIC soc_interrupt_tree_t fe3200_interrupt_tree_rtp_crh_1_vector = {RTP_CRH_INTERRUPT_REGISTERr, RTP_CRH_INTERRUPT_MASK_REGISTERr, 1, {FE3200_INT_RTP_CRH_1_CRH_N_QUERY_EMPTY_LINK_MAP_INT, FE3200_INT_RTP_CRH_1_CRH_N_QUERY_DESTINATION_ABOVE_MAX_BASE_INDEX_INT, FE3200_INT_RTP_CRH_1_CRH_N_QUERY_DESTINATION_ABOVE_UPDATE_BASE_INDEX_INT, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1}};
CONST STATIC soc_interrupt_tree_t fe3200_interrupt_tree_rtp_crh_2_vector = {RTP_CRH_INTERRUPT_REGISTERr, RTP_CRH_INTERRUPT_MASK_REGISTERr, 2, {FE3200_INT_RTP_CRH_2_CRH_N_QUERY_EMPTY_LINK_MAP_INT, FE3200_INT_RTP_CRH_2_CRH_N_QUERY_DESTINATION_ABOVE_MAX_BASE_INDEX_INT, FE3200_INT_RTP_CRH_2_CRH_N_QUERY_DESTINATION_ABOVE_UPDATE_BASE_INDEX_INT, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1}};
CONST STATIC soc_interrupt_tree_t fe3200_interrupt_tree_rtp_crh_3_vector = {RTP_CRH_INTERRUPT_REGISTERr, RTP_CRH_INTERRUPT_MASK_REGISTERr, 3, {FE3200_INT_RTP_CRH_3_CRH_N_QUERY_EMPTY_LINK_MAP_INT, FE3200_INT_RTP_CRH_3_CRH_N_QUERY_DESTINATION_ABOVE_MAX_BASE_INDEX_INT, FE3200_INT_RTP_CRH_3_CRH_N_QUERY_DESTINATION_ABOVE_UPDATE_BASE_INDEX_INT, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1}};
CONST STATIC soc_interrupt_tree_t fe3200_interrupt_tree_rtp_general_vector = {RTP_GENERAL_INTERRUPT_REGISTERr, RTP_GENERAL_INTERRUPT_MASK_REGISTERr, 0, {FE3200_INT_RTP_GENERAL_LINK_INTEGRITY_CHANGED_INT, FE3200_INT_RTP_GENERAL_UNICAST_TABLE_CHANGED_INT, FE3200_INT_RTP_GENERAL_MCID_OUT_OF_RANGE_INT, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1}};

CONST STATIC soc_interrupt_tree_t fe3200_interrupt_tree_dcmc_vector = {DCMC_INTERRUPT_REGISTERr, DCMC_INTERRUPT_MASK_REGISTERr, 0, {-1, FE3200_INT_DCMC_DCQ_0_LB_CNT_UNDERFLOW_P_0_INT, FE3200_INT_DCMC_DCQ_0_LB_CNT_UNDERFLOW_P_1_INT, FE3200_INT_DCMC_DCQ_0_LB_CNT_UNDERFLOW_P_2_INT, FE3200_INT_DCMC_DCQ_1_LB_CNT_UNDERFLOW_P_0_INT, FE3200_INT_DCMC_DCQ_1_LB_CNT_UNDERFLOW_P_1_INT, FE3200_INT_DCMC_DCQ_1_LB_CNT_UNDERFLOW_P_2_INT, FE3200_INT_DCMC_DCQ_2_LB_CNT_UNDERFLOW_P_0_INT, FE3200_INT_DCMC_DCQ_2_LB_CNT_UNDERFLOW_P_1_INT, FE3200_INT_DCMC_DCQ_2_LB_CNT_UNDERFLOW_P_2_INT, FE3200_INT_DCMC_DCQ_3_LB_CNT_UNDERFLOW_P_0_INT, FE3200_INT_DCMC_DCQ_3_LB_CNT_UNDERFLOW_P_1_INT, FE3200_INT_DCMC_DCQ_3_LB_CNT_UNDERFLOW_P_2_INT, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1}};

CONST STATIC soc_interrupt_tree_t fe3200_interrupt_tree_dcl_vector = {DCL_INTERRUPT_REGISTERr, DCL_INTERRUPT_MASK_REGISTERr, 0, {FE3200_INT_DCL_ERROR_ECC, FE3200_INT_DCL_CCP_0_SRC_DV_CNG_LINK_INT, FE3200_INT_DCL_CCP_1_SRC_DV_CNG_LINK_INT, FE3200_INT_DCL_CCP_0_ILL_CELL_INT, FE3200_INT_DCL_CCP_1_ILL_CELL_INT, FE3200_INT_DCL_CCP_0_CHF_OVF_INT, FE3200_INT_DCL_CCP_0_CLF_OVF_INT, FE3200_INT_DCL_CCP_1_CHF_OVF_INT, FE3200_INT_DCL_CCP_1_CLF_OVF_INT, FE3200_INT_DCL_DCL_P_0_TAG_PAR_ERR_INT, FE3200_INT_DCL_DCL_P_1_TAG_PAR_ERR_INT, FE3200_INT_DCL_DCL_P_2_TAG_PAR_ERR_INT, FE3200_INT_DCL_MACA_DATA_CRC_ERR_INT, FE3200_INT_DCL_MACB_DATA_CRC_ERR_INT, FE3200_INT_DCL_MACC_DATA_CRC_ERR_INT, FE3200_INT_DCL_DRP_IP_P_0_INT, FE3200_INT_DCL_DRP_IP_P_1_INT, FE3200_INT_DCL_DRP_IP_P_2_INT, FE3200_INT_DCL_DCL_P_0_LLFC_INT, FE3200_INT_DCL_DCL_P_1_LLFC_INT, FE3200_INT_DCL_DCL_P_2_LLFC_INT, FE3200_INT_DCL_CPU_CELL_FIFO_NE_INT, FE3200_INT_DCL_SOV_ERR_P_0_INT, FE3200_INT_DCL_SOV_ERR_P_1_INT, FE3200_INT_DCL_SOV_ERR_P_2_INT, FE3200_INT_DCL_PCP_ERR_INT, FE3200_INT_DCL_DRP_CPU_CELL_INT, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1}};
CONST STATIC soc_interrupt_tree_t fe3200_interrupt_tree_dcl_ecc_vector = {DCL_ECC_INTERRUPT_REGISTERr, DCL_ECC_INTERRUPT_REGISTER_MASKr, 0, {FE3200_INT_DCL_ECC_PARITY_ERR_INT, FE3200_INT_DCL_ECC_ECC_1B_ERR_INT, FE3200_INT_DCL_ECC_ECC_2B_ERR_INT, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1}};

CONST STATIC soc_interrupt_tree_t fe3200_interrupt_tree_occg_vector = {OCCG_INTERRUPT_REGISTERr, OCCG_INTERRUPT_MASK_REGISTERr, 0, {-1, FE3200_INT_OCCG_TRANSACTION_REG_CMD_FINISH_INT, FE3200_INT_OCCG_GEN_DATA_CELL_CMD_FINISH_INT, FE3200_INT_OCCG_GEN_CONTROL_CELL_CMD_FINISH_INT, FE3200_INT_OCCG_CAPTURE_DATA_CELL_CMD_FINISH_INT, FE3200_INT_OCCG_CAPTURE_CONTROL_CELL_CMD_FINISH_INT, FE3200_INT_OCCG_TEST_MODE_CMD_FINISH_INT, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1}};

CONST STATIC soc_interrupt_tree_t fe3200_interrupt_tree_ccs_vector = {CCS_INTERRUPT_REGISTERr, CCS_INTERRUPT_MASK_REGISTERr, 0, {FE3200_INT_CCS_ERROR_ECC, FE3200_INT_CCS_CPU_CAPT_CELL_FNE_INT, FE3200_INT_CCS_UNRCH_DST_INT, FE3200_INT_CCS_CDMA_LP_FIF_OVF_INT, FE3200_INT_CCS_CDMB_LP_FIF_OVF_INT, FE3200_INT_CCS_CDMC_LP_FIF_OVF_INT, FE3200_INT_CCS_CDMD_LP_FIF_OVF_INT, FE3200_INT_CCS_GSYNC_DSCRD_INT, FE3200_INT_CCS_CRP_PARITY_ERR_INT, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1}};
CONST STATIC soc_interrupt_tree_t fe3200_interrupt_tree_ccs_ecc_vector = {CCS_ECC_INTERRUPT_REGISTERr, CCS_ECC_INTERRUPT_REGISTER_MASKr, 0, {-1, FE3200_INT_CCS_ECC_ECC_1B_ERR_INT, FE3200_INT_CCS_ECC_ECC_2B_ERR_INT, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1}};

CONST STATIC soc_interrupt_tree_t fe3200_interrupt_tree_dcm_vector = {DCM_INTERRUPT_REGISTERr, DCM_INTERRUPT_MASK_REGISTERr, 0, {FE3200_INT_DCM_ERROR_ECC, FE3200_INT_DCM_DRP_P_0_INT, FE3200_INT_DCM_DRP_P_1_INT, FE3200_INT_DCM_DRP_P_2_INT, FE3200_INT_DCM_DRP_IP_P_0_INT, FE3200_INT_DCM_DRP_IP_P_1_INT, FE3200_INT_DCM_DRP_IP_P_2_INT, FE3200_INT_DCM_MC_LP_CELL_DRP_P_0_INT, FE3200_INT_DCM_MC_LP_CELL_DRP_P_1_INT, FE3200_INT_DCM_MC_LP_CELL_DRP_P_2_INT, FE3200_INT_DCM_OUT_OF_SYNC_P_0_INT, FE3200_INT_DCM_OUT_OF_SYNC_P_1_INT, FE3200_INT_DCM_OUT_OF_SYNC_P_2_INT, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1}};
CONST STATIC soc_interrupt_tree_t fe3200_interrupt_tree_dcm_ecc_vector = {DCM_ECC_INTERRUPT_REGISTERr, DCM_ECC_INTERRUPT_REGISTER_MASKr, 0, {FE3200_INT_DCM_ECC_PARITY_ERR_INT, FE3200_INT_DCM_ECC_ECC_1B_ERR_INT, FE3200_INT_DCM_ECC_ECC_2B_ERR_INT, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1}};

CONST STATIC soc_interrupt_tree_t fe3200_interrupt_tree_dch_vector = {DCH_INTERRUPT_REGISTERr, DCH_INTERRUPT_MASK_REGISTERr, 0, {FE3200_INT_DCH_ERROR_ECC, FE3200_INT_DCH_DCH_P_0_DESCCNTO, FE3200_INT_DCH_DCH_P_1_DESCCNTO, FE3200_INT_DCH_DCH_P_2_DESCCNTO, FE3200_INT_DCH_IFMFO_P_0_INT, FE3200_INT_DCH_IFMFO_P_1_INT, FE3200_INT_DCH_IFMFO_P_2_INT, FE3200_INT_DCH_CPUDATACELLFNE_A_INT, FE3200_INT_DCH_CPUDATACELLFNE_B_INT, FE3200_INT_DCH_CPUDATACELLFNE_C_INT, FE3200_INT_DCH_CPUDATACELLFNE_D_INT, FE3200_INT_DCH_UNREACH_DEST_EV_INT, FE3200_INT_DCH_ERROR_FILTER_INT, FE3200_INT_DCH_TYPE_ERR_INT, FE3200_INT_DCH_DCH_UN_EXP_CELL_P_0, FE3200_INT_DCH_ALTO_P_0_INT, FE3200_INT_DCH_DCH_UN_EXP_ERROR_P_0, FE3200_INT_DCH_OUT_OF_SYNC_INT_P_0, FE3200_INT_DCH_DCH_UN_EXP_CELL_2_P_0, FE3200_INT_DCH_DCH_UN_EXP_CELL_P_1, FE3200_INT_DCH_ALTO_P_1_INT, FE3200_INT_DCH_DCH_UN_EXP_ERROR_P_1, FE3200_INT_DCH_OUT_OF_SYNC_INT_P_1, FE3200_INT_DCH_DCH_UN_EXP_CELL_2_P_1, FE3200_INT_DCH_DCH_UN_EXP_CELL_P_2, FE3200_INT_DCH_ALTO_P_2_INT, FE3200_INT_DCH_DCH_UN_EXP_ERROR_P_2, FE3200_INT_DCH_OUT_OF_SYNC_INT_P_2, FE3200_INT_DCH_DCH_UN_EXP_CELL_2_P_2, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1}};
CONST STATIC soc_interrupt_tree_t fe3200_interrupt_tree_dch_ecc_vector = {DCH_ECC_INTERRUPT_REGISTERr, DCH_ECC_INTERRUPT_REGISTER_MASKr, 0, {FE3200_INT_DCH_ECC_PARITY_ERR_INT, FE3200_INT_DCH_ECC_ECC_1B_ERR_INT, FE3200_INT_DCH_ECC_ECC_2B_ERR_INT, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1}};

CONST STATIC soc_interrupt_tree_t fe3200_interrupt_tree_fsrd_vector = {FSRD_INTERRUPT_REGISTERr, FSRD_INTERRUPT_MASK_REGISTERr, 0, {FE3200_INT_FSRD_ERROR_ECC, FE3200_INT_FSRD_INT_REG_0, FE3200_INT_FSRD_INT_REG_1, FE3200_INT_FSRD_INT_REG_2, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1}};
CONST STATIC soc_interrupt_tree_t fe3200_interrupt_tree_fsrd_ecc_vector = {FSRD_ECC_INTERRUPT_REGISTERr, FSRD_ECC_INTERRUPT_REGISTER_MASKr, 0, {FE3200_INT_FSRD_ECC_PARITY_ERR_INT, FE3200_INT_FSRD_ECC_ECC_1B_ERR_INT, FE3200_INT_FSRD_ECC_ECC_2B_ERR_INT, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1}};
CONST STATIC soc_interrupt_tree_t fe3200_interrupt_tree_fsrd_quad_0_vector = {FSRD_QUAD_INTERRUPT_REGISTERr, FSRD_QUAD_INTERRUPT_MASK_REGISTERr, 0, {FE3200_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_0, FE3200_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_1, FE3200_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_2, FE3200_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_3, FE3200_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_0, FE3200_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_1, FE3200_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_2, FE3200_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_3, FE3200_INT_FSRD_QUAD_0_FSRD_N_ENERGY_DETECT_CHANGED_0, FE3200_INT_FSRD_QUAD_0_FSRD_N_ENERGY_DETECT_CHANGED_1, FE3200_INT_FSRD_QUAD_0_FSRD_N_ENERGY_DETECT_CHANGED_2, FE3200_INT_FSRD_QUAD_0_FSRD_N_ENERGY_DETECT_CHANGED_3, FE3200_INT_FSRD_QUAD_0_FSRD_N_TXPLL_LOCK_CHANGED, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1}};
CONST STATIC soc_interrupt_tree_t fe3200_interrupt_tree_fsrd_quad_1_vector = {FSRD_QUAD_INTERRUPT_REGISTERr, FSRD_QUAD_INTERRUPT_MASK_REGISTERr, 1, {FE3200_INT_FSRD_QUAD_1_FSRD_N_SYNC_STATUS_CHANGED_0, FE3200_INT_FSRD_QUAD_1_FSRD_N_SYNC_STATUS_CHANGED_1, FE3200_INT_FSRD_QUAD_1_FSRD_N_SYNC_STATUS_CHANGED_2, FE3200_INT_FSRD_QUAD_1_FSRD_N_SYNC_STATUS_CHANGED_3, FE3200_INT_FSRD_QUAD_1_FSRD_N_RX_LOCK_CHANGED_0, FE3200_INT_FSRD_QUAD_1_FSRD_N_RX_LOCK_CHANGED_1, FE3200_INT_FSRD_QUAD_1_FSRD_N_RX_LOCK_CHANGED_2, FE3200_INT_FSRD_QUAD_1_FSRD_N_RX_LOCK_CHANGED_3, FE3200_INT_FSRD_QUAD_1_FSRD_N_ENERGY_DETECT_CHANGED_0, FE3200_INT_FSRD_QUAD_1_FSRD_N_ENERGY_DETECT_CHANGED_1, FE3200_INT_FSRD_QUAD_1_FSRD_N_ENERGY_DETECT_CHANGED_2, FE3200_INT_FSRD_QUAD_1_FSRD_N_ENERGY_DETECT_CHANGED_3, FE3200_INT_FSRD_QUAD_1_FSRD_N_TXPLL_LOCK_CHANGED, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1}};
CONST STATIC soc_interrupt_tree_t fe3200_interrupt_tree_fsrd_quad_2_vector = {FSRD_QUAD_INTERRUPT_REGISTERr, FSRD_QUAD_INTERRUPT_MASK_REGISTERr, 2, {FE3200_INT_FSRD_QUAD_2_FSRD_N_SYNC_STATUS_CHANGED_0, FE3200_INT_FSRD_QUAD_2_FSRD_N_SYNC_STATUS_CHANGED_1, FE3200_INT_FSRD_QUAD_2_FSRD_N_SYNC_STATUS_CHANGED_2, FE3200_INT_FSRD_QUAD_2_FSRD_N_SYNC_STATUS_CHANGED_3, FE3200_INT_FSRD_QUAD_2_FSRD_N_RX_LOCK_CHANGED_0, FE3200_INT_FSRD_QUAD_2_FSRD_N_RX_LOCK_CHANGED_1, FE3200_INT_FSRD_QUAD_2_FSRD_N_RX_LOCK_CHANGED_2, FE3200_INT_FSRD_QUAD_2_FSRD_N_RX_LOCK_CHANGED_3, FE3200_INT_FSRD_QUAD_2_FSRD_N_ENERGY_DETECT_CHANGED_0, FE3200_INT_FSRD_QUAD_2_FSRD_N_ENERGY_DETECT_CHANGED_1, FE3200_INT_FSRD_QUAD_2_FSRD_N_ENERGY_DETECT_CHANGED_2, FE3200_INT_FSRD_QUAD_2_FSRD_N_ENERGY_DETECT_CHANGED_3, FE3200_INT_FSRD_QUAD_2_FSRD_N_TXPLL_LOCK_CHANGED, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1}};

CONST STATIC soc_interrupt_tree_t fe3200_interrupt_tree_fmac_vector = {FMAC_INTERRUPT_REGISTERr, FMAC_INTERRUPT_MASK_REGISTERr, 0, {FE3200_INT_FMAC_ERROR_ECC, FE3200_INT_FMAC_INT_REG_1, FE3200_INT_FMAC_INT_REG_2, FE3200_INT_FMAC_INT_REG_3, FE3200_INT_FMAC_INT_REG_4, FE3200_INT_FMAC_INT_REG_5, FE3200_INT_FMAC_INT_REG_6, FE3200_INT_FMAC_INT_REG_7, FE3200_INT_FMAC_INT_REG_8, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1}};
CONST STATIC soc_interrupt_tree_t fe3200_interrupt_tree_fmac_ecc_vector = {FMAC_ECC_INTERRUPT_REGISTERr, FMAC_ECC_INTERRUPT_REGISTER_MASKr, 0, {FE3200_INT_FMAC_ECC_PARITY_ERR_INT, FE3200_INT_FMAC_ECC_ECC_1B_ERR_INT, FE3200_INT_FMAC_ECC_ECC_2B_ERR_INT, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1}};
CONST STATIC soc_interrupt_tree_t fe3200_interrupt_tree_fmac_fmac_1_vector = {FMAC_FMAC_INTERRUPT_REGISTER_1r, FMAC_FMAC_INTERRUPT_MASK_REGISTER_1r, 0, {FE3200_INT_FMAC_FMAC_1_RX_CRC_ERR_N_INT_0, FE3200_INT_FMAC_FMAC_1_RX_CRC_ERR_N_INT_1, FE3200_INT_FMAC_FMAC_1_RX_CRC_ERR_N_INT_2, FE3200_INT_FMAC_FMAC_1_RX_CRC_ERR_N_INT_3, FE3200_INT_FMAC_FMAC_1_WRONG_SIZE_INT_0, FE3200_INT_FMAC_FMAC_1_WRONG_SIZE_INT_1, FE3200_INT_FMAC_FMAC_1_WRONG_SIZE_INT_2, FE3200_INT_FMAC_FMAC_1_WRONG_SIZE_INT_3, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1}};
CONST STATIC soc_interrupt_tree_t fe3200_interrupt_tree_fmac_fmac_2_vector = {FMAC_FMAC_INTERRUPT_REGISTER_2r, FMAC_FMAC_INTERRUPT_MASK_REGISTER_2r, 0, {FE3200_INT_FMAC_FMAC_2_LOS_INT_0, FE3200_INT_FMAC_FMAC_2_LOS_INT_1, FE3200_INT_FMAC_FMAC_2_LOS_INT_2, FE3200_INT_FMAC_FMAC_2_LOS_INT_3, FE3200_INT_FMAC_FMAC_2_RX_LOST_OF_SYNC_0, FE3200_INT_FMAC_FMAC_2_RX_LOST_OF_SYNC_1, FE3200_INT_FMAC_FMAC_2_RX_LOST_OF_SYNC_2, FE3200_INT_FMAC_FMAC_2_RX_LOST_OF_SYNC_3, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1}};
CONST STATIC soc_interrupt_tree_t fe3200_interrupt_tree_fmac_fmac_3_vector = {FMAC_FMAC_INTERRUPT_REGISTER_3r, FMAC_FMAC_INTERRUPT_MASK_REGISTER_3r, 0, {FE3200_INT_FMAC_FMAC_3_LNKLVL_AGE_N_INT_0, FE3200_INT_FMAC_FMAC_3_LNKLVL_AGE_N_INT_1, FE3200_INT_FMAC_FMAC_3_LNKLVL_AGE_N_INT_2, FE3200_INT_FMAC_FMAC_3_LNKLVL_AGE_N_INT_3, FE3200_INT_FMAC_FMAC_3_LNKLVL_HALT_N_INT_0, FE3200_INT_FMAC_FMAC_3_LNKLVL_HALT_N_INT_1, FE3200_INT_FMAC_FMAC_3_LNKLVL_HALT_N_INT_2, FE3200_INT_FMAC_FMAC_3_LNKLVL_HALT_N_INT_3, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1}};
CONST STATIC soc_interrupt_tree_t fe3200_interrupt_tree_fmac_fmac_4_vector = {FMAC_FMAC_INTERRUPT_REGISTER_4r, FMAC_FMAC_INTERRUPT_MASK_REGISTER_4r, 0, {FE3200_INT_FMAC_FMAC_4_OOF_INT_0, FE3200_INT_FMAC_FMAC_4_OOF_INT_1, FE3200_INT_FMAC_FMAC_4_OOF_INT_2, FE3200_INT_FMAC_FMAC_4_OOF_INT_3, FE3200_INT_FMAC_FMAC_4_DEC_ERR_INT_0, FE3200_INT_FMAC_FMAC_4_DEC_ERR_INT_1, FE3200_INT_FMAC_FMAC_4_DEC_ERR_INT_2, FE3200_INT_FMAC_FMAC_4_DEC_ERR_INT_3, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1}};
CONST STATIC soc_interrupt_tree_t fe3200_interrupt_tree_fmac_fmac_5_vector = {FMAC_FMAC_INTERRUPT_REGISTER_5r, FMAC_FMAC_INTERRUPT_MASK_REGISTER_5r, 0, {FE3200_INT_FMAC_FMAC_5_TRANSMIT_ERR_INT_0, FE3200_INT_FMAC_FMAC_5_TRANSMIT_ERR_INT_1, FE3200_INT_FMAC_FMAC_5_TRANSMIT_ERR_INT_2, FE3200_INT_FMAC_FMAC_5_TRANSMIT_ERR_INT_3, FE3200_INT_FMAC_FMAC_5_RX_CTRL_OVERFLOW_INT_0, FE3200_INT_FMAC_FMAC_5_RX_CTRL_OVERFLOW_INT_1, FE3200_INT_FMAC_FMAC_5_RX_CTRL_OVERFLOW_INT_2, FE3200_INT_FMAC_FMAC_5_RX_CTRL_OVERFLOW_INT_3, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1}};
CONST STATIC soc_interrupt_tree_t fe3200_interrupt_tree_fmac_fmac_6_vector = {FMAC_FMAC_INTERRUPT_REGISTER_6r, FMAC_FMAC_INTERRUPT_MASK_REGISTER_6r, 0, {FE3200_INT_FMAC_FMAC_6_LNKLVL_AGE_CTX_BN_INT_0, FE3200_INT_FMAC_FMAC_6_LNKLVL_AGE_CTX_BN_INT_1, FE3200_INT_FMAC_FMAC_6_LNKLVL_AGE_CTX_BN_INT_2, FE3200_INT_FMAC_FMAC_6_LNKLVL_AGE_CTX_BN_INT_3, FE3200_INT_FMAC_FMAC_6_LNKLVL_HALT_CTX_BN_INT_0, FE3200_INT_FMAC_FMAC_6_LNKLVL_HALT_CTX_BN_INT_1, FE3200_INT_FMAC_FMAC_6_LNKLVL_HALT_CTX_BN_INT_2, FE3200_INT_FMAC_FMAC_6_LNKLVL_HALT_CTX_BN_INT_3, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1}};
CONST STATIC soc_interrupt_tree_t fe3200_interrupt_tree_fmac_fmac_7_vector = {FMAC_FMAC_INTERRUPT_REGISTER_7r, FMAC_FMAC_INTERRUPT_MASK_REGISTER_7r, 0, {FE3200_INT_FMAC_FMAC_7_LNKLVL_AGE_CTX_CN_INT_0, FE3200_INT_FMAC_FMAC_7_LNKLVL_AGE_CTX_CN_INT_1, FE3200_INT_FMAC_FMAC_7_LNKLVL_AGE_CTX_CN_INT_2, FE3200_INT_FMAC_FMAC_7_LNKLVL_AGE_CTX_CN_INT_3, FE3200_INT_FMAC_FMAC_7_LNKLVL_HALT_CTX_CN_INT_0, FE3200_INT_FMAC_FMAC_7_LNKLVL_HALT_CTX_CN_INT_1, FE3200_INT_FMAC_FMAC_7_LNKLVL_HALT_CTX_CN_INT_2, FE3200_INT_FMAC_FMAC_7_LNKLVL_HALT_CTX_CN_INT_3, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1}};
CONST STATIC soc_interrupt_tree_t fe3200_interrupt_tree_fmac_fmac_8_vector = {FMAC_FMAC_INTERRUPT_REGISTER_8r, FMAC_FMAC_INTERRUPT_MASK_REGISTER_8r, 0, {FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_CRC_INT_0, FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_CRC_INT_1, FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_CRC_INT_2, FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_CRC_INT_3, FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_PARITY_INT_0, FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_PARITY_INT_1, FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_PARITY_INT_2, FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_PARITY_INT_3, FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_FAULT_INT_0, FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_FAULT_INT_1, FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_FAULT_INT_2, FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_FAULT_INT_3, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1}};

CONST STATIC soc_interrupt_tree_t fe3200_interrupt_tree_eci_vector = {ECI_INTERRUPT_REGISTERr, ECI_INTERRUPT_MASK_REGISTERr, 0, {FE3200_INT_ECI_ERROR_ECC, FE3200_INT_ECI_MBU_INT, FE3200_INT_ECI_UC_PLL_LOCKED_LOST, FE3200_INT_ECI_CORE_PLL_LOCKED_LOST, FE3200_INT_ECI_MISC_PLL_0_LOCKED_LOST, FE3200_INT_ECI_MISC_PLL_1_LOCKED_LOST, FE3200_INT_ECI_MISC_PLL_2_LOCKED_LOST, FE3200_INT_ECI_MISC_PLL_3_LOCKED_LOST, FE3200_INT_ECI_MISC_PLL_4_LOCKED_LOST, FE3200_INT_ECI_MISC_PLL_5_LOCKED_LOST, FE3200_INT_ECI_MISC_PLL_6_LOCKED_LOST, FE3200_INT_ECI_MISC_PLL_7_LOCKED_LOST, FE3200_INT_ECI_MISC_PLL_8_LOCKED_LOST, FE3200_INT_ECI_MISC_PLL_9_LOCKED_LOST, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1}};
CONST STATIC soc_interrupt_tree_t fe3200_interrupt_tree_eci_ecc_vector = {ECI_ECC_INTERRUPT_REGISTERr, ECI_ECC_INTERRUPT_REGISTER_MASKr, 0, {FE3200_INT_ECI_ECC_PARITY_ERR_INT, FE3200_INT_ECI_ECC_ECC_1B_ERR_INT, FE3200_INT_ECI_ECC_ECC_2B_ERR_INT, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1}};


int soc_fe3200_nof_interrupts(int unit, int *nof_interrupts) {
    SOCDNX_INIT_FUNC_DEFS;
    (*nof_interrupts) = FE3200_INT_LAST;
    SOCDNX_FUNC_RETURN;
}

int fe3200_interrupts_array_init(int unit)
{
    int intr_id;
    int cur_time;
    soc_interrupt_db_t *fe3200_interrupts;            
    soc_interrupt_tree_t *fe3200_interrupt_tree;
    SOCDNX_INIT_FUNC_DEFS;

    SOC_CONTROL(unit)->interrupts_info = sal_alloc(sizeof(soc_interrupt_t), "DPP: fe3200_interrupts");
    if (SOC_CONTROL(unit)->interrupts_info == NULL) {
        SOCDNX_EXIT_WITH_ERR(SOC_E_MEMORY, (_BSL_SOCDNX_MSG("failed to allocate fe3200_interrupts")));
    }
    fe3200_interrupts = sal_alloc((FE3200_INT_LAST + 1) * sizeof(soc_interrupt_db_t), "DPP: fe3200_interrupts allocation");
    if (fe3200_interrupts == NULL) {
        SOCDNX_EXIT_WITH_ERR(SOC_E_MEMORY, (_BSL_SOCDNX_MSG("failed to allocate fe3200_interrupts")));
    }
    fe3200_interrupt_tree = sal_alloc((SOC_FE3200_NOF_BLK) * sizeof(soc_interrupt_tree_t), "DPP: interrupts_info allocation");
    if (fe3200_interrupt_tree == NULL) {
        SOCDNX_EXIT_WITH_ERR(SOC_E_MEMORY, (_BSL_SOCDNX_MSG("failed to allocate fe3200_interrupts")));
    }

    sal_memset(SOC_CONTROL(unit)->interrupts_info, 0, sizeof(soc_interrupt_t));
    sal_memset(fe3200_interrupts, 0, (FE3200_INT_LAST + 1) * sizeof(soc_interrupt_db_t));
    sal_memset(fe3200_interrupt_tree, 0, SOC_FE3200_NOF_BLK * sizeof(soc_interrupt_tree_t));

    SOC_CONTROL(unit)->interrupts_info->interrupt_db_info = fe3200_interrupts;
    SOC_CONTROL(unit)->interrupts_info->interrupt_tree_info = fe3200_interrupt_tree;

    
    
               
    cur_time = sal_time();
    for (intr_id = 0; intr_id <= FE3200_INT_LAST; ++intr_id) {
        fe3200_interrupts[intr_id].id              = intr_id;
        fe3200_interrupts[intr_id].reg             = INVALIDr;
        fe3200_interrupts[intr_id].reg_test          = INVALIDr;
        fe3200_interrupts[intr_id].field           = INVALIDf;
        fe3200_interrupts[intr_id].mask_reg        = INVALIDr;
        fe3200_interrupts[intr_id].mask_field      = INVALIDf;  
        fe3200_interrupts[intr_id].cnt_reg      = INVALIDr;  
        fe3200_interrupts[intr_id].func_arr = fe3200_intr_handle_generic_none; 
        fe3200_interrupts[intr_id].func_arr_recurring_action = fe3200_intr_recurring_action_handle_generic_none; 
        fe3200_interrupts[intr_id].recurring_action_cycle_time = -1; 
        fe3200_interrupts[intr_id].recurring_action_cycle_counting = -1;
        fe3200_interrupts[intr_id].recurring_action_time = cur_time;
        fe3200_interrupts[intr_id].recurring_action_counters = 0;
    }

   
memcpy(&fe3200_interrupt_tree[0], &fe3200_interrupt_tree_eci_vector, sizeof(soc_interrupt_tree_t));
memcpy(&fe3200_interrupt_tree[1], &fe3200_interrupt_tree_occg_vector, sizeof(soc_interrupt_tree_t));
memcpy(&fe3200_interrupt_tree[2], &fe3200_interrupt_tree_dch_vector, sizeof(soc_interrupt_tree_t));
memcpy(&fe3200_interrupt_tree[3], &fe3200_interrupt_tree_dch_vector, sizeof(soc_interrupt_tree_t));
memcpy(&fe3200_interrupt_tree[4], &fe3200_interrupt_tree_dch_vector, sizeof(soc_interrupt_tree_t));
memcpy(&fe3200_interrupt_tree[5], &fe3200_interrupt_tree_dch_vector, sizeof(soc_interrupt_tree_t));
memcpy(&fe3200_interrupt_tree[6], &fe3200_interrupt_tree_dcl_vector, sizeof(soc_interrupt_tree_t));
memcpy(&fe3200_interrupt_tree[7], &fe3200_interrupt_tree_invalid_vector, sizeof(soc_interrupt_tree_t));
memcpy(&fe3200_interrupt_tree[8], &fe3200_interrupt_tree_dcl_vector, sizeof(soc_interrupt_tree_t));
memcpy(&fe3200_interrupt_tree[9], &fe3200_interrupt_tree_dcl_vector, sizeof(soc_interrupt_tree_t));
memcpy(&fe3200_interrupt_tree[10], &fe3200_interrupt_tree_dcl_vector, sizeof(soc_interrupt_tree_t));
memcpy(&fe3200_interrupt_tree[11], &fe3200_interrupt_tree_dcm_vector, sizeof(soc_interrupt_tree_t));
memcpy(&fe3200_interrupt_tree[12], &fe3200_interrupt_tree_dcm_vector, sizeof(soc_interrupt_tree_t));
memcpy(&fe3200_interrupt_tree[13], &fe3200_interrupt_tree_dcm_vector, sizeof(soc_interrupt_tree_t));
memcpy(&fe3200_interrupt_tree[14], &fe3200_interrupt_tree_dcm_vector, sizeof(soc_interrupt_tree_t));
memcpy(&fe3200_interrupt_tree[15], &fe3200_interrupt_tree_dcmc_vector, sizeof(soc_interrupt_tree_t));
memcpy(&fe3200_interrupt_tree[16], &fe3200_interrupt_tree_ccs_vector, sizeof(soc_interrupt_tree_t));
memcpy(&fe3200_interrupt_tree[17], &fe3200_interrupt_tree_ccs_vector, sizeof(soc_interrupt_tree_t));
memcpy(&fe3200_interrupt_tree[18], &fe3200_interrupt_tree_ccs_vector, sizeof(soc_interrupt_tree_t));
memcpy(&fe3200_interrupt_tree[19], &fe3200_interrupt_tree_ccs_vector, sizeof(soc_interrupt_tree_t));
memcpy(&fe3200_interrupt_tree[20], &fe3200_interrupt_tree_rtp_vector, sizeof(soc_interrupt_tree_t));
memcpy(&fe3200_interrupt_tree[21], &fe3200_interrupt_tree_invalid_vector, sizeof(soc_interrupt_tree_t));
memcpy(&fe3200_interrupt_tree[22], &fe3200_interrupt_tree_fmac_vector, sizeof(soc_interrupt_tree_t));
memcpy(&fe3200_interrupt_tree[23], &fe3200_interrupt_tree_fmac_vector, sizeof(soc_interrupt_tree_t));
memcpy(&fe3200_interrupt_tree[24], &fe3200_interrupt_tree_fmac_vector, sizeof(soc_interrupt_tree_t));
memcpy(&fe3200_interrupt_tree[25], &fe3200_interrupt_tree_fmac_vector, sizeof(soc_interrupt_tree_t));
memcpy(&fe3200_interrupt_tree[26], &fe3200_interrupt_tree_fmac_vector, sizeof(soc_interrupt_tree_t));
memcpy(&fe3200_interrupt_tree[27], &fe3200_interrupt_tree_fmac_vector, sizeof(soc_interrupt_tree_t));
memcpy(&fe3200_interrupt_tree[28], &fe3200_interrupt_tree_fmac_vector, sizeof(soc_interrupt_tree_t));
memcpy(&fe3200_interrupt_tree[29], &fe3200_interrupt_tree_fmac_vector, sizeof(soc_interrupt_tree_t));
memcpy(&fe3200_interrupt_tree[30], &fe3200_interrupt_tree_fmac_vector, sizeof(soc_interrupt_tree_t));
memcpy(&fe3200_interrupt_tree[31], &fe3200_interrupt_tree_fmac_vector, sizeof(soc_interrupt_tree_t));
memcpy(&fe3200_interrupt_tree[32], &fe3200_interrupt_tree_fmac_vector, sizeof(soc_interrupt_tree_t));
memcpy(&fe3200_interrupt_tree[33], &fe3200_interrupt_tree_fmac_vector, sizeof(soc_interrupt_tree_t));
memcpy(&fe3200_interrupt_tree[34], &fe3200_interrupt_tree_fmac_vector, sizeof(soc_interrupt_tree_t));
memcpy(&fe3200_interrupt_tree[35], &fe3200_interrupt_tree_fmac_vector, sizeof(soc_interrupt_tree_t));
memcpy(&fe3200_interrupt_tree[36], &fe3200_interrupt_tree_fmac_vector, sizeof(soc_interrupt_tree_t));
memcpy(&fe3200_interrupt_tree[37], &fe3200_interrupt_tree_fmac_vector, sizeof(soc_interrupt_tree_t));
memcpy(&fe3200_interrupt_tree[38], &fe3200_interrupt_tree_fmac_vector, sizeof(soc_interrupt_tree_t));
memcpy(&fe3200_interrupt_tree[39], &fe3200_interrupt_tree_fmac_vector, sizeof(soc_interrupt_tree_t));
memcpy(&fe3200_interrupt_tree[40], &fe3200_interrupt_tree_fmac_vector, sizeof(soc_interrupt_tree_t));
memcpy(&fe3200_interrupt_tree[41], &fe3200_interrupt_tree_fmac_vector, sizeof(soc_interrupt_tree_t));
memcpy(&fe3200_interrupt_tree[42], &fe3200_interrupt_tree_fmac_vector, sizeof(soc_interrupt_tree_t));
memcpy(&fe3200_interrupt_tree[43], &fe3200_interrupt_tree_fmac_vector, sizeof(soc_interrupt_tree_t));
memcpy(&fe3200_interrupt_tree[44], &fe3200_interrupt_tree_fmac_vector, sizeof(soc_interrupt_tree_t));
memcpy(&fe3200_interrupt_tree[45], &fe3200_interrupt_tree_fmac_vector, sizeof(soc_interrupt_tree_t));
memcpy(&fe3200_interrupt_tree[46], &fe3200_interrupt_tree_fmac_vector, sizeof(soc_interrupt_tree_t));
memcpy(&fe3200_interrupt_tree[47], &fe3200_interrupt_tree_fmac_vector, sizeof(soc_interrupt_tree_t));
memcpy(&fe3200_interrupt_tree[48], &fe3200_interrupt_tree_fmac_vector, sizeof(soc_interrupt_tree_t));
memcpy(&fe3200_interrupt_tree[49], &fe3200_interrupt_tree_fmac_vector, sizeof(soc_interrupt_tree_t));
memcpy(&fe3200_interrupt_tree[50], &fe3200_interrupt_tree_fmac_vector, sizeof(soc_interrupt_tree_t));
memcpy(&fe3200_interrupt_tree[51], &fe3200_interrupt_tree_fmac_vector, sizeof(soc_interrupt_tree_t));
memcpy(&fe3200_interrupt_tree[52], &fe3200_interrupt_tree_fmac_vector, sizeof(soc_interrupt_tree_t));
memcpy(&fe3200_interrupt_tree[53], &fe3200_interrupt_tree_fmac_vector, sizeof(soc_interrupt_tree_t));
memcpy(&fe3200_interrupt_tree[54], &fe3200_interrupt_tree_fmac_vector, sizeof(soc_interrupt_tree_t));
memcpy(&fe3200_interrupt_tree[55], &fe3200_interrupt_tree_fmac_vector, sizeof(soc_interrupt_tree_t));
memcpy(&fe3200_interrupt_tree[56], &fe3200_interrupt_tree_fmac_vector, sizeof(soc_interrupt_tree_t));
memcpy(&fe3200_interrupt_tree[57], &fe3200_interrupt_tree_fmac_vector, sizeof(soc_interrupt_tree_t));
memcpy(&fe3200_interrupt_tree[58], &fe3200_interrupt_tree_fsrd_vector, sizeof(soc_interrupt_tree_t));
memcpy(&fe3200_interrupt_tree[59], &fe3200_interrupt_tree_fsrd_vector, sizeof(soc_interrupt_tree_t));
memcpy(&fe3200_interrupt_tree[60], &fe3200_interrupt_tree_fsrd_vector, sizeof(soc_interrupt_tree_t));
memcpy(&fe3200_interrupt_tree[61], &fe3200_interrupt_tree_fsrd_vector, sizeof(soc_interrupt_tree_t));
memcpy(&fe3200_interrupt_tree[62], &fe3200_interrupt_tree_fsrd_vector, sizeof(soc_interrupt_tree_t));
memcpy(&fe3200_interrupt_tree[63], &fe3200_interrupt_tree_fsrd_vector, sizeof(soc_interrupt_tree_t));
memcpy(&fe3200_interrupt_tree[64], &fe3200_interrupt_tree_fsrd_vector, sizeof(soc_interrupt_tree_t));
memcpy(&fe3200_interrupt_tree[65], &fe3200_interrupt_tree_fsrd_vector, sizeof(soc_interrupt_tree_t));
memcpy(&fe3200_interrupt_tree[66], &fe3200_interrupt_tree_fsrd_vector, sizeof(soc_interrupt_tree_t));
memcpy(&fe3200_interrupt_tree[67], &fe3200_interrupt_tree_fsrd_vector, sizeof(soc_interrupt_tree_t));
memcpy(&fe3200_interrupt_tree[68], &fe3200_interrupt_tree_fsrd_vector, sizeof(soc_interrupt_tree_t));
memcpy(&fe3200_interrupt_tree[69], &fe3200_interrupt_tree_fsrd_vector, sizeof(soc_interrupt_tree_t));
memcpy(&fe3200_interrupt_tree[70], &fe3200_interrupt_tree_invalid_vector, sizeof(soc_interrupt_tree_t));
memcpy(&fe3200_interrupt_tree[71], &fe3200_interrupt_tree_invalid_vector, sizeof(soc_interrupt_tree_t));
memcpy(&fe3200_interrupt_tree[72], &fe3200_interrupt_tree_invalid_vector, sizeof(soc_interrupt_tree_t));
memcpy(&fe3200_interrupt_tree[73], &fe3200_interrupt_tree_invalid_vector, sizeof(soc_interrupt_tree_t));
memcpy(&fe3200_interrupt_tree[74], &fe3200_interrupt_tree_invalid_vector, sizeof(soc_interrupt_tree_t));
memcpy(&fe3200_interrupt_tree[75], &fe3200_interrupt_tree_invalid_vector, sizeof(soc_interrupt_tree_t));
memcpy(&fe3200_interrupt_tree[76], &fe3200_interrupt_tree_invalid_vector, sizeof(soc_interrupt_tree_t));
memcpy(&fe3200_interrupt_tree[77], &fe3200_interrupt_tree_invalid_vector, sizeof(soc_interrupt_tree_t));
memcpy(&fe3200_interrupt_tree[78], &fe3200_interrupt_tree_invalid_vector, sizeof(soc_interrupt_tree_t));
memcpy(&fe3200_interrupt_tree[79], &fe3200_interrupt_tree_invalid_vector, sizeof(soc_interrupt_tree_t));
memcpy(&fe3200_interrupt_tree[80], &fe3200_interrupt_tree_invalid_vector, sizeof(soc_interrupt_tree_t));
memcpy(&fe3200_interrupt_tree[81], &fe3200_interrupt_tree_invalid_vector, sizeof(soc_interrupt_tree_t));
memcpy(&fe3200_interrupt_tree[82], &fe3200_interrupt_tree_invalid_vector, sizeof(soc_interrupt_tree_t));
memcpy(&fe3200_interrupt_tree[83], &fe3200_interrupt_tree_invalid_vector, sizeof(soc_interrupt_tree_t));
memcpy(&fe3200_interrupt_tree[84], &fe3200_interrupt_tree_invalid_vector, sizeof(soc_interrupt_tree_t));
memcpy(&fe3200_interrupt_tree[85], &fe3200_interrupt_tree_invalid_vector, sizeof(soc_interrupt_tree_t));
memcpy(&fe3200_interrupt_tree[86], &fe3200_interrupt_tree_invalid_vector, sizeof(soc_interrupt_tree_t));
memcpy(&fe3200_interrupt_tree[87], &fe3200_interrupt_tree_invalid_vector, sizeof(soc_interrupt_tree_t));
memcpy(&fe3200_interrupt_tree[88], &fe3200_interrupt_tree_invalid_vector, sizeof(soc_interrupt_tree_t));
memcpy(&fe3200_interrupt_tree[89], &fe3200_interrupt_tree_invalid_vector, sizeof(soc_interrupt_tree_t));
memcpy(&fe3200_interrupt_tree[90], &fe3200_interrupt_tree_invalid_vector, sizeof(soc_interrupt_tree_t));
memcpy(&fe3200_interrupt_tree[91], &fe3200_interrupt_tree_invalid_vector, sizeof(soc_interrupt_tree_t));
memcpy(&fe3200_interrupt_tree[92], &fe3200_interrupt_tree_invalid_vector, sizeof(soc_interrupt_tree_t));
memcpy(&fe3200_interrupt_tree[93], &fe3200_interrupt_tree_invalid_vector, sizeof(soc_interrupt_tree_t));
memcpy(&fe3200_interrupt_tree[94], &fe3200_interrupt_tree_invalid_vector, sizeof(soc_interrupt_tree_t));
memcpy(&fe3200_interrupt_tree[95], &fe3200_interrupt_tree_invalid_vector, sizeof(soc_interrupt_tree_t));
memcpy(&fe3200_interrupt_tree[96], &fe3200_interrupt_tree_invalid_vector, sizeof(soc_interrupt_tree_t));
memcpy(&fe3200_interrupt_tree[97], &fe3200_interrupt_tree_invalid_vector, sizeof(soc_interrupt_tree_t));
memcpy(&fe3200_interrupt_tree[98], &fe3200_interrupt_tree_invalid_vector, sizeof(soc_interrupt_tree_t));
memcpy(&fe3200_interrupt_tree[99], &fe3200_interrupt_tree_invalid_vector, sizeof(soc_interrupt_tree_t));
memcpy(&fe3200_interrupt_tree[100], &fe3200_interrupt_tree_invalid_vector, sizeof(soc_interrupt_tree_t));
memcpy(&fe3200_interrupt_tree[101], &fe3200_interrupt_tree_invalid_vector, sizeof(soc_interrupt_tree_t));
memcpy(&fe3200_interrupt_tree[102], &fe3200_interrupt_tree_invalid_vector, sizeof(soc_interrupt_tree_t));
memcpy(&fe3200_interrupt_tree[103], &fe3200_interrupt_tree_invalid_vector, sizeof(soc_interrupt_tree_t));
memcpy(&fe3200_interrupt_tree[104], &fe3200_interrupt_tree_invalid_vector, sizeof(soc_interrupt_tree_t));
memcpy(&fe3200_interrupt_tree[105], &fe3200_interrupt_tree_invalid_vector, sizeof(soc_interrupt_tree_t));
memcpy(&fe3200_interrupt_tree[106], &fe3200_interrupt_tree_invalid_vector, sizeof(soc_interrupt_tree_t));
memcpy(&fe3200_interrupt_tree[107], &fe3200_interrupt_tree_invalid_vector, sizeof(soc_interrupt_tree_t));
memcpy(&fe3200_interrupt_tree[108], &fe3200_interrupt_tree_invalid_vector, sizeof(soc_interrupt_tree_t));
memcpy(&fe3200_interrupt_tree[109], &fe3200_interrupt_tree_invalid_vector, sizeof(soc_interrupt_tree_t));
memcpy(&fe3200_interrupt_tree[110], &fe3200_interrupt_tree_invalid_vector, sizeof(soc_interrupt_tree_t));
memcpy(&fe3200_interrupt_tree[111], &fe3200_interrupt_tree_invalid_vector, sizeof(soc_interrupt_tree_t));
memcpy(&fe3200_interrupt_tree[112], &fe3200_interrupt_tree_invalid_vector, sizeof(soc_interrupt_tree_t));
memcpy(&fe3200_interrupt_tree[113], &fe3200_interrupt_tree_invalid_vector, sizeof(soc_interrupt_tree_t));
memcpy(&fe3200_interrupt_tree[114], &fe3200_interrupt_tree_invalid_vector, sizeof(soc_interrupt_tree_t));
memcpy(&fe3200_interrupt_tree[115], &fe3200_interrupt_tree_invalid_vector, sizeof(soc_interrupt_tree_t));
memcpy(&fe3200_interrupt_tree[116], &fe3200_interrupt_tree_invalid_vector, sizeof(soc_interrupt_tree_t));
memcpy(&fe3200_interrupt_tree[117], &fe3200_interrupt_tree_invalid_vector, sizeof(soc_interrupt_tree_t));
memcpy(&fe3200_interrupt_tree[118], &fe3200_interrupt_tree_invalid_vector, sizeof(soc_interrupt_tree_t));
memcpy(&fe3200_interrupt_tree[119], &fe3200_interrupt_tree_invalid_vector, sizeof(soc_interrupt_tree_t));
memcpy(&fe3200_interrupt_tree[120], &fe3200_interrupt_tree_invalid_vector, sizeof(soc_interrupt_tree_t));
memcpy(&fe3200_interrupt_tree[121], &fe3200_interrupt_tree_invalid_vector, sizeof(soc_interrupt_tree_t));
memcpy(&fe3200_interrupt_tree[122], &fe3200_interrupt_tree_invalid_vector, sizeof(soc_interrupt_tree_t));
memcpy(&fe3200_interrupt_tree[123], &fe3200_interrupt_tree_invalid_vector, sizeof(soc_interrupt_tree_t));
memcpy(&fe3200_interrupt_tree[124], &fe3200_interrupt_tree_invalid_vector, sizeof(soc_interrupt_tree_t));
memcpy(&fe3200_interrupt_tree[125], &fe3200_interrupt_tree_invalid_vector, sizeof(soc_interrupt_tree_t));
memcpy(&fe3200_interrupt_tree[126], &fe3200_interrupt_tree_invalid_vector, sizeof(soc_interrupt_tree_t));
memcpy(&fe3200_interrupt_tree[127], &fe3200_interrupt_tree_invalid_vector, sizeof(soc_interrupt_tree_t));

#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_RTP_ERROR_ECC].name = "RTP_ErrorEcc";
#endif
    fe3200_interrupts[FE3200_INT_RTP_ERROR_ECC].id              = FE3200_INT_RTP_ERROR_ECC;
    fe3200_interrupts[FE3200_INT_RTP_ERROR_ECC].reg             = RTP_INTERRUPT_REGISTERr;
    fe3200_interrupts[FE3200_INT_RTP_ERROR_ECC].reg_test        = RTP_INTERRUPT_REGISTER_TESTr;
    fe3200_interrupts[FE3200_INT_RTP_ERROR_ECC].reg_index       = 0;
    fe3200_interrupts[FE3200_INT_RTP_ERROR_ECC].field           = ERROR_ECCf;
    fe3200_interrupts[FE3200_INT_RTP_ERROR_ECC].mask_reg        = RTP_INTERRUPT_MASK_REGISTERr;
    fe3200_interrupts[FE3200_INT_RTP_ERROR_ECC].mask_reg_index  = 0;
    fe3200_interrupts[FE3200_INT_RTP_ERROR_ECC].mask_field      = ERROR_ECC_MASKf;
    fe3200_interrupts[FE3200_INT_RTP_ERROR_ECC].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    fe3200_interrupts[FE3200_INT_RTP_ERROR_ECC].vector_id       = 1;
    fe3200_interrupts[FE3200_INT_RTP_ERROR_ECC].vector_info     = &fe3200_interrupt_tree_rtp_ecc_vector;
    fe3200_interrupts[FE3200_INT_RTP_ERROR_ECC].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_RTP_ERROR_ECC].statistics_count            = sal_alloc(SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_RTP_ERROR_ECC].storm_nominal_count         = sal_alloc(SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_RTP_ERROR_ECC].storm_detection_occurrences = sal_alloc(SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_RTP_ERROR_ECC].storm_detection_start_time  = sal_alloc(SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_RTP_ERROR_ECC].statistics_count            , 0, SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_RTP_ERROR_ECC].storm_nominal_count         , 0, SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_RTP_ERROR_ECC].storm_detection_occurrences , 0, SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_RTP_ERROR_ECC].storm_detection_start_time  , 0, SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_RTP_DRHP_0_INT_REG].name = "RTP_drhp0IntReg";
#endif
    fe3200_interrupts[FE3200_INT_RTP_DRHP_0_INT_REG].id              = FE3200_INT_RTP_DRHP_0_INT_REG;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_0_INT_REG].reg             = RTP_INTERRUPT_REGISTERr;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_0_INT_REG].reg_test        = RTP_INTERRUPT_REGISTER_TESTr;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_0_INT_REG].reg_index       = 0;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_0_INT_REG].field           = DRHP_0_INT_REGf;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_0_INT_REG].mask_reg        = RTP_INTERRUPT_MASK_REGISTERr;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_0_INT_REG].mask_reg_index  = 0;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_0_INT_REG].mask_field      = DRHP_0_INT_REG_MASKf;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_0_INT_REG].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_0_INT_REG].vector_id       = 1;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_0_INT_REG].vector_info     = &fe3200_interrupt_tree_rtp_drhp_0_vector;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_0_INT_REG].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_0_INT_REG].statistics_count            = sal_alloc(SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_RTP_DRHP_0_INT_REG].storm_nominal_count         = sal_alloc(SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_RTP_DRHP_0_INT_REG].storm_detection_occurrences = sal_alloc(SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_RTP_DRHP_0_INT_REG].storm_detection_start_time  = sal_alloc(SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_RTP_DRHP_0_INT_REG].statistics_count            , 0, SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_RTP_DRHP_0_INT_REG].storm_nominal_count         , 0, SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_RTP_DRHP_0_INT_REG].storm_detection_occurrences , 0, SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_RTP_DRHP_0_INT_REG].storm_detection_start_time  , 0, SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_RTP_DRHP_1_INT_REG].name = "RTP_drhp1IntReg";
#endif
    fe3200_interrupts[FE3200_INT_RTP_DRHP_1_INT_REG].id              = FE3200_INT_RTP_DRHP_1_INT_REG;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_1_INT_REG].reg             = RTP_INTERRUPT_REGISTERr;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_1_INT_REG].reg_test        = RTP_INTERRUPT_REGISTER_TESTr;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_1_INT_REG].reg_index       = 0;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_1_INT_REG].field           = DRHP_1_INT_REGf;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_1_INT_REG].mask_reg        = RTP_INTERRUPT_MASK_REGISTERr;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_1_INT_REG].mask_reg_index  = 0;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_1_INT_REG].mask_field      = DRHP_1_INT_REG_MASKf;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_1_INT_REG].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_1_INT_REG].vector_id       = 1;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_1_INT_REG].vector_info     = &fe3200_interrupt_tree_rtp_drhp_1_vector;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_1_INT_REG].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_1_INT_REG].statistics_count            = sal_alloc(SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_RTP_DRHP_1_INT_REG].storm_nominal_count         = sal_alloc(SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_RTP_DRHP_1_INT_REG].storm_detection_occurrences = sal_alloc(SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_RTP_DRHP_1_INT_REG].storm_detection_start_time  = sal_alloc(SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_RTP_DRHP_1_INT_REG].statistics_count            , 0, SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_RTP_DRHP_1_INT_REG].storm_nominal_count         , 0, SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_RTP_DRHP_1_INT_REG].storm_detection_occurrences , 0, SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_RTP_DRHP_1_INT_REG].storm_detection_start_time  , 0, SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_RTP_DRHP_2_INT_REG].name = "RTP_drhp2IntReg";
#endif
    fe3200_interrupts[FE3200_INT_RTP_DRHP_2_INT_REG].id              = FE3200_INT_RTP_DRHP_2_INT_REG;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_2_INT_REG].reg             = RTP_INTERRUPT_REGISTERr;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_2_INT_REG].reg_test        = RTP_INTERRUPT_REGISTER_TESTr;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_2_INT_REG].reg_index       = 0;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_2_INT_REG].field           = DRHP_2_INT_REGf;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_2_INT_REG].mask_reg        = RTP_INTERRUPT_MASK_REGISTERr;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_2_INT_REG].mask_reg_index  = 0;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_2_INT_REG].mask_field      = DRHP_2_INT_REG_MASKf;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_2_INT_REG].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_2_INT_REG].vector_id       = 1;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_2_INT_REG].vector_info     = &fe3200_interrupt_tree_rtp_drhp_2_vector;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_2_INT_REG].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_2_INT_REG].statistics_count            = sal_alloc(SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_RTP_DRHP_2_INT_REG].storm_nominal_count         = sal_alloc(SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_RTP_DRHP_2_INT_REG].storm_detection_occurrences = sal_alloc(SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_RTP_DRHP_2_INT_REG].storm_detection_start_time  = sal_alloc(SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_RTP_DRHP_2_INT_REG].statistics_count            , 0, SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_RTP_DRHP_2_INT_REG].storm_nominal_count         , 0, SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_RTP_DRHP_2_INT_REG].storm_detection_occurrences , 0, SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_RTP_DRHP_2_INT_REG].storm_detection_start_time  , 0, SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_RTP_DRHP_3_INT_REG].name = "RTP_drhp3IntReg";
#endif
    fe3200_interrupts[FE3200_INT_RTP_DRHP_3_INT_REG].id              = FE3200_INT_RTP_DRHP_3_INT_REG;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_3_INT_REG].reg             = RTP_INTERRUPT_REGISTERr;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_3_INT_REG].reg_test        = RTP_INTERRUPT_REGISTER_TESTr;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_3_INT_REG].reg_index       = 0;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_3_INT_REG].field           = DRHP_3_INT_REGf;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_3_INT_REG].mask_reg        = RTP_INTERRUPT_MASK_REGISTERr;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_3_INT_REG].mask_reg_index  = 0;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_3_INT_REG].mask_field      = DRHP_3_INT_REG_MASKf;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_3_INT_REG].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_3_INT_REG].vector_id       = 1;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_3_INT_REG].vector_info     = &fe3200_interrupt_tree_rtp_drhp_3_vector;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_3_INT_REG].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_3_INT_REG].statistics_count            = sal_alloc(SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_RTP_DRHP_3_INT_REG].storm_nominal_count         = sal_alloc(SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_RTP_DRHP_3_INT_REG].storm_detection_occurrences = sal_alloc(SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_RTP_DRHP_3_INT_REG].storm_detection_start_time  = sal_alloc(SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_RTP_DRHP_3_INT_REG].statistics_count            , 0, SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_RTP_DRHP_3_INT_REG].storm_nominal_count         , 0, SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_RTP_DRHP_3_INT_REG].storm_detection_occurrences , 0, SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_RTP_DRHP_3_INT_REG].storm_detection_start_time  , 0, SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_RTP_CRH_0_INT_REG].name = "RTP_crh0IntReg";
#endif
    fe3200_interrupts[FE3200_INT_RTP_CRH_0_INT_REG].id              = FE3200_INT_RTP_CRH_0_INT_REG;
    fe3200_interrupts[FE3200_INT_RTP_CRH_0_INT_REG].reg             = RTP_INTERRUPT_REGISTERr;
    fe3200_interrupts[FE3200_INT_RTP_CRH_0_INT_REG].reg_test        = RTP_INTERRUPT_REGISTER_TESTr;
    fe3200_interrupts[FE3200_INT_RTP_CRH_0_INT_REG].reg_index       = 0;
    fe3200_interrupts[FE3200_INT_RTP_CRH_0_INT_REG].field           = CRH_0_INT_REGf;
    fe3200_interrupts[FE3200_INT_RTP_CRH_0_INT_REG].mask_reg        = RTP_INTERRUPT_MASK_REGISTERr;
    fe3200_interrupts[FE3200_INT_RTP_CRH_0_INT_REG].mask_reg_index  = 0;
    fe3200_interrupts[FE3200_INT_RTP_CRH_0_INT_REG].mask_field      = CRH_0_INT_REG_MASKf;
    fe3200_interrupts[FE3200_INT_RTP_CRH_0_INT_REG].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    fe3200_interrupts[FE3200_INT_RTP_CRH_0_INT_REG].vector_id       = 1;
    fe3200_interrupts[FE3200_INT_RTP_CRH_0_INT_REG].vector_info     = &fe3200_interrupt_tree_rtp_crh_0_vector;
    fe3200_interrupts[FE3200_INT_RTP_CRH_0_INT_REG].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_RTP_CRH_0_INT_REG].statistics_count            = sal_alloc(SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_RTP_CRH_0_INT_REG].storm_nominal_count         = sal_alloc(SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_RTP_CRH_0_INT_REG].storm_detection_occurrences = sal_alloc(SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_RTP_CRH_0_INT_REG].storm_detection_start_time  = sal_alloc(SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_RTP_CRH_0_INT_REG].statistics_count            , 0, SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_RTP_CRH_0_INT_REG].storm_nominal_count         , 0, SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_RTP_CRH_0_INT_REG].storm_detection_occurrences , 0, SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_RTP_CRH_0_INT_REG].storm_detection_start_time  , 0, SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_RTP_CRH_1_INT_REG].name = "RTP_crh1IntReg";
#endif
    fe3200_interrupts[FE3200_INT_RTP_CRH_1_INT_REG].id              = FE3200_INT_RTP_CRH_1_INT_REG;
    fe3200_interrupts[FE3200_INT_RTP_CRH_1_INT_REG].reg             = RTP_INTERRUPT_REGISTERr;
    fe3200_interrupts[FE3200_INT_RTP_CRH_1_INT_REG].reg_test        = RTP_INTERRUPT_REGISTER_TESTr;
    fe3200_interrupts[FE3200_INT_RTP_CRH_1_INT_REG].reg_index       = 0;
    fe3200_interrupts[FE3200_INT_RTP_CRH_1_INT_REG].field           = CRH_1_INT_REGf;
    fe3200_interrupts[FE3200_INT_RTP_CRH_1_INT_REG].mask_reg        = RTP_INTERRUPT_MASK_REGISTERr;
    fe3200_interrupts[FE3200_INT_RTP_CRH_1_INT_REG].mask_reg_index  = 0;
    fe3200_interrupts[FE3200_INT_RTP_CRH_1_INT_REG].mask_field      = CRH_1_INT_REG_MASKf;
    fe3200_interrupts[FE3200_INT_RTP_CRH_1_INT_REG].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    fe3200_interrupts[FE3200_INT_RTP_CRH_1_INT_REG].vector_id       = 1;
    fe3200_interrupts[FE3200_INT_RTP_CRH_1_INT_REG].vector_info     = &fe3200_interrupt_tree_rtp_crh_1_vector;
    fe3200_interrupts[FE3200_INT_RTP_CRH_1_INT_REG].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_RTP_CRH_1_INT_REG].statistics_count            = sal_alloc(SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_RTP_CRH_1_INT_REG].storm_nominal_count         = sal_alloc(SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_RTP_CRH_1_INT_REG].storm_detection_occurrences = sal_alloc(SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_RTP_CRH_1_INT_REG].storm_detection_start_time  = sal_alloc(SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_RTP_CRH_1_INT_REG].statistics_count            , 0, SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_RTP_CRH_1_INT_REG].storm_nominal_count         , 0, SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_RTP_CRH_1_INT_REG].storm_detection_occurrences , 0, SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_RTP_CRH_1_INT_REG].storm_detection_start_time  , 0, SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_RTP_CRH_2_INT_REG].name = "RTP_crh2IntReg";
#endif
    fe3200_interrupts[FE3200_INT_RTP_CRH_2_INT_REG].id              = FE3200_INT_RTP_CRH_2_INT_REG;
    fe3200_interrupts[FE3200_INT_RTP_CRH_2_INT_REG].reg             = RTP_INTERRUPT_REGISTERr;
    fe3200_interrupts[FE3200_INT_RTP_CRH_2_INT_REG].reg_test        = RTP_INTERRUPT_REGISTER_TESTr;
    fe3200_interrupts[FE3200_INT_RTP_CRH_2_INT_REG].reg_index       = 0;
    fe3200_interrupts[FE3200_INT_RTP_CRH_2_INT_REG].field           = CRH_2_INT_REGf;
    fe3200_interrupts[FE3200_INT_RTP_CRH_2_INT_REG].mask_reg        = RTP_INTERRUPT_MASK_REGISTERr;
    fe3200_interrupts[FE3200_INT_RTP_CRH_2_INT_REG].mask_reg_index  = 0;
    fe3200_interrupts[FE3200_INT_RTP_CRH_2_INT_REG].mask_field      = CRH_2_INT_REG_MASKf;
    fe3200_interrupts[FE3200_INT_RTP_CRH_2_INT_REG].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    fe3200_interrupts[FE3200_INT_RTP_CRH_2_INT_REG].vector_id       = 1;
    fe3200_interrupts[FE3200_INT_RTP_CRH_2_INT_REG].vector_info     = &fe3200_interrupt_tree_rtp_crh_2_vector;
    fe3200_interrupts[FE3200_INT_RTP_CRH_2_INT_REG].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_RTP_CRH_2_INT_REG].statistics_count            = sal_alloc(SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_RTP_CRH_2_INT_REG].storm_nominal_count         = sal_alloc(SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_RTP_CRH_2_INT_REG].storm_detection_occurrences = sal_alloc(SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_RTP_CRH_2_INT_REG].storm_detection_start_time  = sal_alloc(SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_RTP_CRH_2_INT_REG].statistics_count            , 0, SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_RTP_CRH_2_INT_REG].storm_nominal_count         , 0, SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_RTP_CRH_2_INT_REG].storm_detection_occurrences , 0, SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_RTP_CRH_2_INT_REG].storm_detection_start_time  , 0, SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_RTP_CRH_3_INT_REG].name = "RTP_crh3IntReg";
#endif
    fe3200_interrupts[FE3200_INT_RTP_CRH_3_INT_REG].id              = FE3200_INT_RTP_CRH_3_INT_REG;
    fe3200_interrupts[FE3200_INT_RTP_CRH_3_INT_REG].reg             = RTP_INTERRUPT_REGISTERr;
    fe3200_interrupts[FE3200_INT_RTP_CRH_3_INT_REG].reg_test        = RTP_INTERRUPT_REGISTER_TESTr;
    fe3200_interrupts[FE3200_INT_RTP_CRH_3_INT_REG].reg_index       = 0;
    fe3200_interrupts[FE3200_INT_RTP_CRH_3_INT_REG].field           = CRH_3_INT_REGf;
    fe3200_interrupts[FE3200_INT_RTP_CRH_3_INT_REG].mask_reg        = RTP_INTERRUPT_MASK_REGISTERr;
    fe3200_interrupts[FE3200_INT_RTP_CRH_3_INT_REG].mask_reg_index  = 0;
    fe3200_interrupts[FE3200_INT_RTP_CRH_3_INT_REG].mask_field      = CRH_3_INT_REG_MASKf;
    fe3200_interrupts[FE3200_INT_RTP_CRH_3_INT_REG].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    fe3200_interrupts[FE3200_INT_RTP_CRH_3_INT_REG].vector_id       = 1;
    fe3200_interrupts[FE3200_INT_RTP_CRH_3_INT_REG].vector_info     = &fe3200_interrupt_tree_rtp_crh_3_vector;
    fe3200_interrupts[FE3200_INT_RTP_CRH_3_INT_REG].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_RTP_CRH_3_INT_REG].statistics_count            = sal_alloc(SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_RTP_CRH_3_INT_REG].storm_nominal_count         = sal_alloc(SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_RTP_CRH_3_INT_REG].storm_detection_occurrences = sal_alloc(SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_RTP_CRH_3_INT_REG].storm_detection_start_time  = sal_alloc(SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_RTP_CRH_3_INT_REG].statistics_count            , 0, SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_RTP_CRH_3_INT_REG].storm_nominal_count         , 0, SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_RTP_CRH_3_INT_REG].storm_detection_occurrences , 0, SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_RTP_CRH_3_INT_REG].storm_detection_start_time  , 0, SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_RTP_GENERAL_INT_REG].name = "RTP_generalIntReg";
#endif
    fe3200_interrupts[FE3200_INT_RTP_GENERAL_INT_REG].id              = FE3200_INT_RTP_GENERAL_INT_REG;
    fe3200_interrupts[FE3200_INT_RTP_GENERAL_INT_REG].reg             = RTP_INTERRUPT_REGISTERr;
    fe3200_interrupts[FE3200_INT_RTP_GENERAL_INT_REG].reg_test        = RTP_INTERRUPT_REGISTER_TESTr;
    fe3200_interrupts[FE3200_INT_RTP_GENERAL_INT_REG].reg_index       = 0;
    fe3200_interrupts[FE3200_INT_RTP_GENERAL_INT_REG].field           = GENERAL_INT_REGf;
    fe3200_interrupts[FE3200_INT_RTP_GENERAL_INT_REG].mask_reg        = RTP_INTERRUPT_MASK_REGISTERr;
    fe3200_interrupts[FE3200_INT_RTP_GENERAL_INT_REG].mask_reg_index  = 0;
    fe3200_interrupts[FE3200_INT_RTP_GENERAL_INT_REG].mask_field      = GENERAL_INT_REG_MASKf;
    fe3200_interrupts[FE3200_INT_RTP_GENERAL_INT_REG].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    fe3200_interrupts[FE3200_INT_RTP_GENERAL_INT_REG].vector_id       = 1;
    fe3200_interrupts[FE3200_INT_RTP_GENERAL_INT_REG].vector_info     = &fe3200_interrupt_tree_rtp_general_vector;
    fe3200_interrupts[FE3200_INT_RTP_GENERAL_INT_REG].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_RTP_GENERAL_INT_REG].statistics_count            = sal_alloc(SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_RTP_GENERAL_INT_REG].storm_nominal_count         = sal_alloc(SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_RTP_GENERAL_INT_REG].storm_detection_occurrences = sal_alloc(SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_RTP_GENERAL_INT_REG].storm_detection_start_time  = sal_alloc(SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_RTP_GENERAL_INT_REG].statistics_count            , 0, SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_RTP_GENERAL_INT_REG].storm_nominal_count         , 0, SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_RTP_GENERAL_INT_REG].storm_detection_occurrences , 0, SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_RTP_GENERAL_INT_REG].storm_detection_start_time  , 0, SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_RTP_ECC_PARITY_ERR_INT].name = "RTP_ECC_ParityErrInt";
#endif
    fe3200_interrupts[FE3200_INT_RTP_ECC_PARITY_ERR_INT].id              = FE3200_INT_RTP_ECC_PARITY_ERR_INT;
    fe3200_interrupts[FE3200_INT_RTP_ECC_PARITY_ERR_INT].reg             = RTP_ECC_INTERRUPT_REGISTERr;
    fe3200_interrupts[FE3200_INT_RTP_ECC_PARITY_ERR_INT].reg_test        = RTP_ECC_INTERRUPT_REGISTER_TESTr;
    fe3200_interrupts[FE3200_INT_RTP_ECC_PARITY_ERR_INT].reg_index       = 0;
    fe3200_interrupts[FE3200_INT_RTP_ECC_PARITY_ERR_INT].field           = PARITY_ERR_INTf;
    fe3200_interrupts[FE3200_INT_RTP_ECC_PARITY_ERR_INT].mask_reg        = RTP_ECC_INTERRUPT_REGISTER_MASKr;
    fe3200_interrupts[FE3200_INT_RTP_ECC_PARITY_ERR_INT].mask_reg_index  = 0;
    fe3200_interrupts[FE3200_INT_RTP_ECC_PARITY_ERR_INT].mask_field      = PARITY_ERR_INT_MASKf;
    fe3200_interrupts[FE3200_INT_RTP_ECC_PARITY_ERR_INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    fe3200_interrupts[FE3200_INT_RTP_ECC_PARITY_ERR_INT].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_RTP_ECC_PARITY_ERR_INT].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_RTP_ECC_PARITY_ERR_INT].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_RTP_ECC_PARITY_ERR_INT].statistics_count            = sal_alloc(SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_RTP_ECC_PARITY_ERR_INT].storm_nominal_count         = sal_alloc(SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_RTP_ECC_PARITY_ERR_INT].storm_detection_occurrences = sal_alloc(SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_RTP_ECC_PARITY_ERR_INT].storm_detection_start_time  = sal_alloc(SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_RTP_ECC_PARITY_ERR_INT].statistics_count            , 0, SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_RTP_ECC_PARITY_ERR_INT].storm_nominal_count         , 0, SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_RTP_ECC_PARITY_ERR_INT].storm_detection_occurrences , 0, SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_RTP_ECC_PARITY_ERR_INT].storm_detection_start_time  , 0, SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_RTP_ECC_ECC_1B_ERR_INT].name = "RTP_ECC_Ecc_1bErrInt";
#endif
    fe3200_interrupts[FE3200_INT_RTP_ECC_ECC_1B_ERR_INT].id              = FE3200_INT_RTP_ECC_ECC_1B_ERR_INT;
    fe3200_interrupts[FE3200_INT_RTP_ECC_ECC_1B_ERR_INT].reg             = RTP_ECC_INTERRUPT_REGISTERr;
    fe3200_interrupts[FE3200_INT_RTP_ECC_ECC_1B_ERR_INT].reg_test        = RTP_ECC_INTERRUPT_REGISTER_TESTr;
    fe3200_interrupts[FE3200_INT_RTP_ECC_ECC_1B_ERR_INT].reg_index       = 0;
    fe3200_interrupts[FE3200_INT_RTP_ECC_ECC_1B_ERR_INT].field           = ECC_1B_ERR_INTf;
    fe3200_interrupts[FE3200_INT_RTP_ECC_ECC_1B_ERR_INT].mask_reg        = RTP_ECC_INTERRUPT_REGISTER_MASKr;
    fe3200_interrupts[FE3200_INT_RTP_ECC_ECC_1B_ERR_INT].mask_reg_index  = 0;
    fe3200_interrupts[FE3200_INT_RTP_ECC_ECC_1B_ERR_INT].mask_field      = ECC_1B_ERR_INT_MASKf;
    fe3200_interrupts[FE3200_INT_RTP_ECC_ECC_1B_ERR_INT].cnt_reg         = RTP_ECC_1B_ERR_CNTr;
    fe3200_interrupts[FE3200_INT_RTP_ECC_ECC_1B_ERR_INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    fe3200_interrupts[FE3200_INT_RTP_ECC_ECC_1B_ERR_INT].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_RTP_ECC_ECC_1B_ERR_INT].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_RTP_ECC_ECC_1B_ERR_INT].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_RTP_ECC_ECC_1B_ERR_INT].statistics_count            = sal_alloc(SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_RTP_ECC_ECC_1B_ERR_INT].storm_nominal_count         = sal_alloc(SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_RTP_ECC_ECC_1B_ERR_INT].storm_detection_occurrences = sal_alloc(SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_RTP_ECC_ECC_1B_ERR_INT].storm_detection_start_time  = sal_alloc(SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_RTP_ECC_ECC_1B_ERR_INT].statistics_count            , 0, SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_RTP_ECC_ECC_1B_ERR_INT].storm_nominal_count         , 0, SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_RTP_ECC_ECC_1B_ERR_INT].storm_detection_occurrences , 0, SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_RTP_ECC_ECC_1B_ERR_INT].storm_detection_start_time  , 0, SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_RTP_ECC_ECC_2B_ERR_INT].name = "RTP_ECC_Ecc_2bErrInt";
#endif
    fe3200_interrupts[FE3200_INT_RTP_ECC_ECC_2B_ERR_INT].id              = FE3200_INT_RTP_ECC_ECC_2B_ERR_INT;
    fe3200_interrupts[FE3200_INT_RTP_ECC_ECC_2B_ERR_INT].reg             = RTP_ECC_INTERRUPT_REGISTERr;
    fe3200_interrupts[FE3200_INT_RTP_ECC_ECC_2B_ERR_INT].reg_test        = RTP_ECC_INTERRUPT_REGISTER_TESTr;
    fe3200_interrupts[FE3200_INT_RTP_ECC_ECC_2B_ERR_INT].reg_index       = 0;
    fe3200_interrupts[FE3200_INT_RTP_ECC_ECC_2B_ERR_INT].field           = ECC_2B_ERR_INTf;
    fe3200_interrupts[FE3200_INT_RTP_ECC_ECC_2B_ERR_INT].mask_reg        = RTP_ECC_INTERRUPT_REGISTER_MASKr;
    fe3200_interrupts[FE3200_INT_RTP_ECC_ECC_2B_ERR_INT].mask_reg_index  = 0;
    fe3200_interrupts[FE3200_INT_RTP_ECC_ECC_2B_ERR_INT].mask_field      = ECC_2B_ERR_INT_MASKf;
    fe3200_interrupts[FE3200_INT_RTP_ECC_ECC_2B_ERR_INT].cnt_reg         = RTP_ECC_2B_ERR_CNTr;
    fe3200_interrupts[FE3200_INT_RTP_ECC_ECC_2B_ERR_INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    fe3200_interrupts[FE3200_INT_RTP_ECC_ECC_2B_ERR_INT].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_RTP_ECC_ECC_2B_ERR_INT].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_RTP_ECC_ECC_2B_ERR_INT].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_RTP_ECC_ECC_2B_ERR_INT].statistics_count            = sal_alloc(SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_RTP_ECC_ECC_2B_ERR_INT].storm_nominal_count         = sal_alloc(SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_RTP_ECC_ECC_2B_ERR_INT].storm_detection_occurrences = sal_alloc(SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_RTP_ECC_ECC_2B_ERR_INT].storm_detection_start_time  = sal_alloc(SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_RTP_ECC_ECC_2B_ERR_INT].statistics_count            , 0, SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_RTP_ECC_ECC_2B_ERR_INT].storm_nominal_count         , 0, SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_RTP_ECC_ECC_2B_ERR_INT].storm_detection_occurrences , 0, SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_RTP_ECC_ECC_2B_ERR_INT].storm_detection_start_time  , 0, SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_RTP_DRHP_0_DRHP_N_QUERY_EMPTY_MULTICAST_ID_INT].name = "RTP_DRHP_drhp[n]QueryEmptyMulticastIdInt";
#endif
    fe3200_interrupts[FE3200_INT_RTP_DRHP_0_DRHP_N_QUERY_EMPTY_MULTICAST_ID_INT].id              = FE3200_INT_RTP_DRHP_0_DRHP_N_QUERY_EMPTY_MULTICAST_ID_INT;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_0_DRHP_N_QUERY_EMPTY_MULTICAST_ID_INT].reg             = RTP_DRHP_INTERRUPT_REGISTERr;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_0_DRHP_N_QUERY_EMPTY_MULTICAST_ID_INT].reg_test        = RTP_DRHP_INTERRUPT_REGISTER_TESTr;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_0_DRHP_N_QUERY_EMPTY_MULTICAST_ID_INT].reg_index       = 0;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_0_DRHP_N_QUERY_EMPTY_MULTICAST_ID_INT].field           = DRHP_N_QUERY_EMPTY_MULTICAST_ID_INTf;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_0_DRHP_N_QUERY_EMPTY_MULTICAST_ID_INT].mask_reg        = RTP_DRHP_INTERRUPT_MASK_REGISTERr;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_0_DRHP_N_QUERY_EMPTY_MULTICAST_ID_INT].mask_reg_index  = 0;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_0_DRHP_N_QUERY_EMPTY_MULTICAST_ID_INT].mask_field      = DRHP_N_QUERY_EMPTY_MULTICAST_ID_INT_MASKf;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_0_DRHP_N_QUERY_EMPTY_MULTICAST_ID_INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_0_DRHP_N_QUERY_EMPTY_MULTICAST_ID_INT].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_0_DRHP_N_QUERY_EMPTY_MULTICAST_ID_INT].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_0_DRHP_N_QUERY_EMPTY_MULTICAST_ID_INT].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_0_DRHP_N_QUERY_EMPTY_MULTICAST_ID_INT].statistics_count            = sal_alloc(SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_RTP_DRHP_0_DRHP_N_QUERY_EMPTY_MULTICAST_ID_INT].storm_nominal_count         = sal_alloc(SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_RTP_DRHP_0_DRHP_N_QUERY_EMPTY_MULTICAST_ID_INT].storm_detection_occurrences = sal_alloc(SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_RTP_DRHP_0_DRHP_N_QUERY_EMPTY_MULTICAST_ID_INT].storm_detection_start_time  = sal_alloc(SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_RTP_DRHP_0_DRHP_N_QUERY_EMPTY_MULTICAST_ID_INT].statistics_count            , 0, SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_RTP_DRHP_0_DRHP_N_QUERY_EMPTY_MULTICAST_ID_INT].storm_nominal_count         , 0, SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_RTP_DRHP_0_DRHP_N_QUERY_EMPTY_MULTICAST_ID_INT].storm_detection_occurrences , 0, SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_RTP_DRHP_0_DRHP_N_QUERY_EMPTY_MULTICAST_ID_INT].storm_detection_start_time  , 0, SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_RTP_DRHP_0_DRHP_N_QUERY_EMPTY_LINK_MAP_INT].name = "RTP_DRHP_drhp[n]QueryEmptyLinkMapInt";
#endif
    fe3200_interrupts[FE3200_INT_RTP_DRHP_0_DRHP_N_QUERY_EMPTY_LINK_MAP_INT].id              = FE3200_INT_RTP_DRHP_0_DRHP_N_QUERY_EMPTY_LINK_MAP_INT;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_0_DRHP_N_QUERY_EMPTY_LINK_MAP_INT].reg             = RTP_DRHP_INTERRUPT_REGISTERr;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_0_DRHP_N_QUERY_EMPTY_LINK_MAP_INT].reg_test        = RTP_DRHP_INTERRUPT_REGISTER_TESTr;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_0_DRHP_N_QUERY_EMPTY_LINK_MAP_INT].reg_index       = 0;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_0_DRHP_N_QUERY_EMPTY_LINK_MAP_INT].field           = DRHP_N_QUERY_EMPTY_LINK_MAP_INTf;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_0_DRHP_N_QUERY_EMPTY_LINK_MAP_INT].mask_reg        = RTP_DRHP_INTERRUPT_MASK_REGISTERr;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_0_DRHP_N_QUERY_EMPTY_LINK_MAP_INT].mask_reg_index  = 0;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_0_DRHP_N_QUERY_EMPTY_LINK_MAP_INT].mask_field      = DRHP_N_QUERY_EMPTY_LINK_MAP_INT_MASKf;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_0_DRHP_N_QUERY_EMPTY_LINK_MAP_INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_0_DRHP_N_QUERY_EMPTY_LINK_MAP_INT].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_0_DRHP_N_QUERY_EMPTY_LINK_MAP_INT].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_0_DRHP_N_QUERY_EMPTY_LINK_MAP_INT].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_0_DRHP_N_QUERY_EMPTY_LINK_MAP_INT].statistics_count            = sal_alloc(SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_RTP_DRHP_0_DRHP_N_QUERY_EMPTY_LINK_MAP_INT].storm_nominal_count         = sal_alloc(SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_RTP_DRHP_0_DRHP_N_QUERY_EMPTY_LINK_MAP_INT].storm_detection_occurrences = sal_alloc(SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_RTP_DRHP_0_DRHP_N_QUERY_EMPTY_LINK_MAP_INT].storm_detection_start_time  = sal_alloc(SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_RTP_DRHP_0_DRHP_N_QUERY_EMPTY_LINK_MAP_INT].statistics_count            , 0, SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_RTP_DRHP_0_DRHP_N_QUERY_EMPTY_LINK_MAP_INT].storm_nominal_count         , 0, SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_RTP_DRHP_0_DRHP_N_QUERY_EMPTY_LINK_MAP_INT].storm_detection_occurrences , 0, SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_RTP_DRHP_0_DRHP_N_QUERY_EMPTY_LINK_MAP_INT].storm_detection_start_time  , 0, SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_RTP_DRHP_0_DRHP_N_QUERY_DESTINATION_ABOVE_MAX_BASE_INDEX_INT].name = "RTP_DRHP_drhp[n]QueryDestinationAboveMaxBaseIndexInt";
#endif
    fe3200_interrupts[FE3200_INT_RTP_DRHP_0_DRHP_N_QUERY_DESTINATION_ABOVE_MAX_BASE_INDEX_INT].id              = FE3200_INT_RTP_DRHP_0_DRHP_N_QUERY_DESTINATION_ABOVE_MAX_BASE_INDEX_INT;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_0_DRHP_N_QUERY_DESTINATION_ABOVE_MAX_BASE_INDEX_INT].reg             = RTP_DRHP_INTERRUPT_REGISTERr;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_0_DRHP_N_QUERY_DESTINATION_ABOVE_MAX_BASE_INDEX_INT].reg_test        = RTP_DRHP_INTERRUPT_REGISTER_TESTr;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_0_DRHP_N_QUERY_DESTINATION_ABOVE_MAX_BASE_INDEX_INT].reg_index       = 0;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_0_DRHP_N_QUERY_DESTINATION_ABOVE_MAX_BASE_INDEX_INT].field           = DRHP_N_QUERY_DESTINATION_ABOVE_MAX_BASE_INDEX_INTf;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_0_DRHP_N_QUERY_DESTINATION_ABOVE_MAX_BASE_INDEX_INT].mask_reg        = RTP_DRHP_INTERRUPT_MASK_REGISTERr;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_0_DRHP_N_QUERY_DESTINATION_ABOVE_MAX_BASE_INDEX_INT].mask_reg_index  = 0;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_0_DRHP_N_QUERY_DESTINATION_ABOVE_MAX_BASE_INDEX_INT].mask_field      = DRHP_N_QUERY_DESTINATION_ABOVE_MAX_BASE_INDEX_INT_MASKf;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_0_DRHP_N_QUERY_DESTINATION_ABOVE_MAX_BASE_INDEX_INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_0_DRHP_N_QUERY_DESTINATION_ABOVE_MAX_BASE_INDEX_INT].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_0_DRHP_N_QUERY_DESTINATION_ABOVE_MAX_BASE_INDEX_INT].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_0_DRHP_N_QUERY_DESTINATION_ABOVE_MAX_BASE_INDEX_INT].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_0_DRHP_N_QUERY_DESTINATION_ABOVE_MAX_BASE_INDEX_INT].statistics_count            = sal_alloc(SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_RTP_DRHP_0_DRHP_N_QUERY_DESTINATION_ABOVE_MAX_BASE_INDEX_INT].storm_nominal_count         = sal_alloc(SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_RTP_DRHP_0_DRHP_N_QUERY_DESTINATION_ABOVE_MAX_BASE_INDEX_INT].storm_detection_occurrences = sal_alloc(SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_RTP_DRHP_0_DRHP_N_QUERY_DESTINATION_ABOVE_MAX_BASE_INDEX_INT].storm_detection_start_time  = sal_alloc(SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_RTP_DRHP_0_DRHP_N_QUERY_DESTINATION_ABOVE_MAX_BASE_INDEX_INT].statistics_count            , 0, SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_RTP_DRHP_0_DRHP_N_QUERY_DESTINATION_ABOVE_MAX_BASE_INDEX_INT].storm_nominal_count         , 0, SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_RTP_DRHP_0_DRHP_N_QUERY_DESTINATION_ABOVE_MAX_BASE_INDEX_INT].storm_detection_occurrences , 0, SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_RTP_DRHP_0_DRHP_N_QUERY_DESTINATION_ABOVE_MAX_BASE_INDEX_INT].storm_detection_start_time  , 0, SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_RTP_DRHP_0_DRHP_N_QUERY_DESTINATION_ABOVE_UPDATE_BASE_INDEX_INT].name = "RTP_DRHP_drhp[n]QueryDestinationAboveUpdateBaseIndexInt";
#endif
    fe3200_interrupts[FE3200_INT_RTP_DRHP_0_DRHP_N_QUERY_DESTINATION_ABOVE_UPDATE_BASE_INDEX_INT].id              = FE3200_INT_RTP_DRHP_0_DRHP_N_QUERY_DESTINATION_ABOVE_UPDATE_BASE_INDEX_INT;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_0_DRHP_N_QUERY_DESTINATION_ABOVE_UPDATE_BASE_INDEX_INT].reg             = RTP_DRHP_INTERRUPT_REGISTERr;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_0_DRHP_N_QUERY_DESTINATION_ABOVE_UPDATE_BASE_INDEX_INT].reg_test        = RTP_DRHP_INTERRUPT_REGISTER_TESTr;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_0_DRHP_N_QUERY_DESTINATION_ABOVE_UPDATE_BASE_INDEX_INT].reg_index       = 0;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_0_DRHP_N_QUERY_DESTINATION_ABOVE_UPDATE_BASE_INDEX_INT].field           = DRHP_N_QUERY_DESTINATION_ABOVE_UPDATE_BASE_INDEX_INTf;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_0_DRHP_N_QUERY_DESTINATION_ABOVE_UPDATE_BASE_INDEX_INT].mask_reg        = RTP_DRHP_INTERRUPT_MASK_REGISTERr;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_0_DRHP_N_QUERY_DESTINATION_ABOVE_UPDATE_BASE_INDEX_INT].mask_reg_index  = 0;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_0_DRHP_N_QUERY_DESTINATION_ABOVE_UPDATE_BASE_INDEX_INT].mask_field      = DRHP_N_QUERY_DESTINATION_ABOVE_UPDATE_BASE_INDEX_INT_MASKf;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_0_DRHP_N_QUERY_DESTINATION_ABOVE_UPDATE_BASE_INDEX_INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_0_DRHP_N_QUERY_DESTINATION_ABOVE_UPDATE_BASE_INDEX_INT].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_0_DRHP_N_QUERY_DESTINATION_ABOVE_UPDATE_BASE_INDEX_INT].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_0_DRHP_N_QUERY_DESTINATION_ABOVE_UPDATE_BASE_INDEX_INT].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_0_DRHP_N_QUERY_DESTINATION_ABOVE_UPDATE_BASE_INDEX_INT].statistics_count            = sal_alloc(SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_RTP_DRHP_0_DRHP_N_QUERY_DESTINATION_ABOVE_UPDATE_BASE_INDEX_INT].storm_nominal_count         = sal_alloc(SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_RTP_DRHP_0_DRHP_N_QUERY_DESTINATION_ABOVE_UPDATE_BASE_INDEX_INT].storm_detection_occurrences = sal_alloc(SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_RTP_DRHP_0_DRHP_N_QUERY_DESTINATION_ABOVE_UPDATE_BASE_INDEX_INT].storm_detection_start_time  = sal_alloc(SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_RTP_DRHP_0_DRHP_N_QUERY_DESTINATION_ABOVE_UPDATE_BASE_INDEX_INT].statistics_count            , 0, SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_RTP_DRHP_0_DRHP_N_QUERY_DESTINATION_ABOVE_UPDATE_BASE_INDEX_INT].storm_nominal_count         , 0, SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_RTP_DRHP_0_DRHP_N_QUERY_DESTINATION_ABOVE_UPDATE_BASE_INDEX_INT].storm_detection_occurrences , 0, SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_RTP_DRHP_0_DRHP_N_QUERY_DESTINATION_ABOVE_UPDATE_BASE_INDEX_INT].storm_detection_start_time  , 0, SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_RTP_DRHP_0_DRHP_N_QUERY_UNREACHABLE_MULTICAST_INT].name = "RTP_DRHP_drhp[n]QueryUnreachableMulticastInt";
#endif
    fe3200_interrupts[FE3200_INT_RTP_DRHP_0_DRHP_N_QUERY_UNREACHABLE_MULTICAST_INT].id              = FE3200_INT_RTP_DRHP_0_DRHP_N_QUERY_UNREACHABLE_MULTICAST_INT;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_0_DRHP_N_QUERY_UNREACHABLE_MULTICAST_INT].reg             = RTP_DRHP_INTERRUPT_REGISTERr;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_0_DRHP_N_QUERY_UNREACHABLE_MULTICAST_INT].reg_test        = RTP_DRHP_INTERRUPT_REGISTER_TESTr;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_0_DRHP_N_QUERY_UNREACHABLE_MULTICAST_INT].reg_index       = 0;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_0_DRHP_N_QUERY_UNREACHABLE_MULTICAST_INT].field           = DRHP_N_QUERY_UNREACHABLE_MULTICAST_INTf;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_0_DRHP_N_QUERY_UNREACHABLE_MULTICAST_INT].mask_reg        = RTP_DRHP_INTERRUPT_MASK_REGISTERr;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_0_DRHP_N_QUERY_UNREACHABLE_MULTICAST_INT].mask_reg_index  = 0;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_0_DRHP_N_QUERY_UNREACHABLE_MULTICAST_INT].mask_field      = DRHP_N_QUERY_UNREACHABLE_MULTICAST_INT_MASKf;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_0_DRHP_N_QUERY_UNREACHABLE_MULTICAST_INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_0_DRHP_N_QUERY_UNREACHABLE_MULTICAST_INT].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_0_DRHP_N_QUERY_UNREACHABLE_MULTICAST_INT].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_0_DRHP_N_QUERY_UNREACHABLE_MULTICAST_INT].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_0_DRHP_N_QUERY_UNREACHABLE_MULTICAST_INT].statistics_count            = sal_alloc(SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_RTP_DRHP_0_DRHP_N_QUERY_UNREACHABLE_MULTICAST_INT].storm_nominal_count         = sal_alloc(SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_RTP_DRHP_0_DRHP_N_QUERY_UNREACHABLE_MULTICAST_INT].storm_detection_occurrences = sal_alloc(SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_RTP_DRHP_0_DRHP_N_QUERY_UNREACHABLE_MULTICAST_INT].storm_detection_start_time  = sal_alloc(SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_RTP_DRHP_0_DRHP_N_QUERY_UNREACHABLE_MULTICAST_INT].statistics_count            , 0, SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_RTP_DRHP_0_DRHP_N_QUERY_UNREACHABLE_MULTICAST_INT].storm_nominal_count         , 0, SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_RTP_DRHP_0_DRHP_N_QUERY_UNREACHABLE_MULTICAST_INT].storm_detection_occurrences , 0, SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_RTP_DRHP_0_DRHP_N_QUERY_UNREACHABLE_MULTICAST_INT].storm_detection_start_time  , 0, SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_RTP_DRHP_1_DRHP_N_QUERY_EMPTY_MULTICAST_ID_INT].name = "RTP_DRHP_drhp[n]QueryEmptyMulticastIdInt";
#endif
    fe3200_interrupts[FE3200_INT_RTP_DRHP_1_DRHP_N_QUERY_EMPTY_MULTICAST_ID_INT].id              = FE3200_INT_RTP_DRHP_1_DRHP_N_QUERY_EMPTY_MULTICAST_ID_INT;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_1_DRHP_N_QUERY_EMPTY_MULTICAST_ID_INT].reg             = RTP_DRHP_INTERRUPT_REGISTERr;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_1_DRHP_N_QUERY_EMPTY_MULTICAST_ID_INT].reg_test        = RTP_DRHP_INTERRUPT_REGISTER_TESTr;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_1_DRHP_N_QUERY_EMPTY_MULTICAST_ID_INT].reg_index       = 1;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_1_DRHP_N_QUERY_EMPTY_MULTICAST_ID_INT].field           = DRHP_N_QUERY_EMPTY_MULTICAST_ID_INTf;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_1_DRHP_N_QUERY_EMPTY_MULTICAST_ID_INT].mask_reg        = RTP_DRHP_INTERRUPT_MASK_REGISTERr;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_1_DRHP_N_QUERY_EMPTY_MULTICAST_ID_INT].mask_reg_index  = 1;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_1_DRHP_N_QUERY_EMPTY_MULTICAST_ID_INT].mask_field      = DRHP_N_QUERY_EMPTY_MULTICAST_ID_INT_MASKf;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_1_DRHP_N_QUERY_EMPTY_MULTICAST_ID_INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_1_DRHP_N_QUERY_EMPTY_MULTICAST_ID_INT].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_1_DRHP_N_QUERY_EMPTY_MULTICAST_ID_INT].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_1_DRHP_N_QUERY_EMPTY_MULTICAST_ID_INT].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_1_DRHP_N_QUERY_EMPTY_MULTICAST_ID_INT].statistics_count            = sal_alloc(SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_RTP_DRHP_1_DRHP_N_QUERY_EMPTY_MULTICAST_ID_INT].storm_nominal_count         = sal_alloc(SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_RTP_DRHP_1_DRHP_N_QUERY_EMPTY_MULTICAST_ID_INT].storm_detection_occurrences = sal_alloc(SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_RTP_DRHP_1_DRHP_N_QUERY_EMPTY_MULTICAST_ID_INT].storm_detection_start_time  = sal_alloc(SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_RTP_DRHP_1_DRHP_N_QUERY_EMPTY_MULTICAST_ID_INT].statistics_count            , 0, SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_RTP_DRHP_1_DRHP_N_QUERY_EMPTY_MULTICAST_ID_INT].storm_nominal_count         , 0, SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_RTP_DRHP_1_DRHP_N_QUERY_EMPTY_MULTICAST_ID_INT].storm_detection_occurrences , 0, SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_RTP_DRHP_1_DRHP_N_QUERY_EMPTY_MULTICAST_ID_INT].storm_detection_start_time  , 0, SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_RTP_DRHP_1_DRHP_N_QUERY_EMPTY_LINK_MAP_INT].name = "RTP_DRHP_drhp[n]QueryEmptyLinkMapInt";
#endif
    fe3200_interrupts[FE3200_INT_RTP_DRHP_1_DRHP_N_QUERY_EMPTY_LINK_MAP_INT].id              = FE3200_INT_RTP_DRHP_1_DRHP_N_QUERY_EMPTY_LINK_MAP_INT;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_1_DRHP_N_QUERY_EMPTY_LINK_MAP_INT].reg             = RTP_DRHP_INTERRUPT_REGISTERr;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_1_DRHP_N_QUERY_EMPTY_LINK_MAP_INT].reg_test        = RTP_DRHP_INTERRUPT_REGISTER_TESTr;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_1_DRHP_N_QUERY_EMPTY_LINK_MAP_INT].reg_index       = 1;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_1_DRHP_N_QUERY_EMPTY_LINK_MAP_INT].field           = DRHP_N_QUERY_EMPTY_LINK_MAP_INTf;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_1_DRHP_N_QUERY_EMPTY_LINK_MAP_INT].mask_reg        = RTP_DRHP_INTERRUPT_MASK_REGISTERr;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_1_DRHP_N_QUERY_EMPTY_LINK_MAP_INT].mask_reg_index  = 1;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_1_DRHP_N_QUERY_EMPTY_LINK_MAP_INT].mask_field      = DRHP_N_QUERY_EMPTY_LINK_MAP_INT_MASKf;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_1_DRHP_N_QUERY_EMPTY_LINK_MAP_INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_1_DRHP_N_QUERY_EMPTY_LINK_MAP_INT].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_1_DRHP_N_QUERY_EMPTY_LINK_MAP_INT].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_1_DRHP_N_QUERY_EMPTY_LINK_MAP_INT].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_1_DRHP_N_QUERY_EMPTY_LINK_MAP_INT].statistics_count            = sal_alloc(SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_RTP_DRHP_1_DRHP_N_QUERY_EMPTY_LINK_MAP_INT].storm_nominal_count         = sal_alloc(SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_RTP_DRHP_1_DRHP_N_QUERY_EMPTY_LINK_MAP_INT].storm_detection_occurrences = sal_alloc(SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_RTP_DRHP_1_DRHP_N_QUERY_EMPTY_LINK_MAP_INT].storm_detection_start_time  = sal_alloc(SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_RTP_DRHP_1_DRHP_N_QUERY_EMPTY_LINK_MAP_INT].statistics_count            , 0, SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_RTP_DRHP_1_DRHP_N_QUERY_EMPTY_LINK_MAP_INT].storm_nominal_count         , 0, SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_RTP_DRHP_1_DRHP_N_QUERY_EMPTY_LINK_MAP_INT].storm_detection_occurrences , 0, SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_RTP_DRHP_1_DRHP_N_QUERY_EMPTY_LINK_MAP_INT].storm_detection_start_time  , 0, SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_RTP_DRHP_1_DRHP_N_QUERY_DESTINATION_ABOVE_MAX_BASE_INDEX_INT].name = "RTP_DRHP_drhp[n]QueryDestinationAboveMaxBaseIndexInt";
#endif
    fe3200_interrupts[FE3200_INT_RTP_DRHP_1_DRHP_N_QUERY_DESTINATION_ABOVE_MAX_BASE_INDEX_INT].id              = FE3200_INT_RTP_DRHP_1_DRHP_N_QUERY_DESTINATION_ABOVE_MAX_BASE_INDEX_INT;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_1_DRHP_N_QUERY_DESTINATION_ABOVE_MAX_BASE_INDEX_INT].reg             = RTP_DRHP_INTERRUPT_REGISTERr;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_1_DRHP_N_QUERY_DESTINATION_ABOVE_MAX_BASE_INDEX_INT].reg_test        = RTP_DRHP_INTERRUPT_REGISTER_TESTr;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_1_DRHP_N_QUERY_DESTINATION_ABOVE_MAX_BASE_INDEX_INT].reg_index       = 1;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_1_DRHP_N_QUERY_DESTINATION_ABOVE_MAX_BASE_INDEX_INT].field           = DRHP_N_QUERY_DESTINATION_ABOVE_MAX_BASE_INDEX_INTf;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_1_DRHP_N_QUERY_DESTINATION_ABOVE_MAX_BASE_INDEX_INT].mask_reg        = RTP_DRHP_INTERRUPT_MASK_REGISTERr;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_1_DRHP_N_QUERY_DESTINATION_ABOVE_MAX_BASE_INDEX_INT].mask_reg_index  = 1;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_1_DRHP_N_QUERY_DESTINATION_ABOVE_MAX_BASE_INDEX_INT].mask_field      = DRHP_N_QUERY_DESTINATION_ABOVE_MAX_BASE_INDEX_INT_MASKf;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_1_DRHP_N_QUERY_DESTINATION_ABOVE_MAX_BASE_INDEX_INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_1_DRHP_N_QUERY_DESTINATION_ABOVE_MAX_BASE_INDEX_INT].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_1_DRHP_N_QUERY_DESTINATION_ABOVE_MAX_BASE_INDEX_INT].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_1_DRHP_N_QUERY_DESTINATION_ABOVE_MAX_BASE_INDEX_INT].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_1_DRHP_N_QUERY_DESTINATION_ABOVE_MAX_BASE_INDEX_INT].statistics_count            = sal_alloc(SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_RTP_DRHP_1_DRHP_N_QUERY_DESTINATION_ABOVE_MAX_BASE_INDEX_INT].storm_nominal_count         = sal_alloc(SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_RTP_DRHP_1_DRHP_N_QUERY_DESTINATION_ABOVE_MAX_BASE_INDEX_INT].storm_detection_occurrences = sal_alloc(SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_RTP_DRHP_1_DRHP_N_QUERY_DESTINATION_ABOVE_MAX_BASE_INDEX_INT].storm_detection_start_time  = sal_alloc(SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_RTP_DRHP_1_DRHP_N_QUERY_DESTINATION_ABOVE_MAX_BASE_INDEX_INT].statistics_count            , 0, SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_RTP_DRHP_1_DRHP_N_QUERY_DESTINATION_ABOVE_MAX_BASE_INDEX_INT].storm_nominal_count         , 0, SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_RTP_DRHP_1_DRHP_N_QUERY_DESTINATION_ABOVE_MAX_BASE_INDEX_INT].storm_detection_occurrences , 0, SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_RTP_DRHP_1_DRHP_N_QUERY_DESTINATION_ABOVE_MAX_BASE_INDEX_INT].storm_detection_start_time  , 0, SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_RTP_DRHP_1_DRHP_N_QUERY_DESTINATION_ABOVE_UPDATE_BASE_INDEX_INT].name = "RTP_DRHP_drhp[n]QueryDestinationAboveUpdateBaseIndexInt";
#endif
    fe3200_interrupts[FE3200_INT_RTP_DRHP_1_DRHP_N_QUERY_DESTINATION_ABOVE_UPDATE_BASE_INDEX_INT].id              = FE3200_INT_RTP_DRHP_1_DRHP_N_QUERY_DESTINATION_ABOVE_UPDATE_BASE_INDEX_INT;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_1_DRHP_N_QUERY_DESTINATION_ABOVE_UPDATE_BASE_INDEX_INT].reg             = RTP_DRHP_INTERRUPT_REGISTERr;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_1_DRHP_N_QUERY_DESTINATION_ABOVE_UPDATE_BASE_INDEX_INT].reg_test        = RTP_DRHP_INTERRUPT_REGISTER_TESTr;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_1_DRHP_N_QUERY_DESTINATION_ABOVE_UPDATE_BASE_INDEX_INT].reg_index       = 1;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_1_DRHP_N_QUERY_DESTINATION_ABOVE_UPDATE_BASE_INDEX_INT].field           = DRHP_N_QUERY_DESTINATION_ABOVE_UPDATE_BASE_INDEX_INTf;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_1_DRHP_N_QUERY_DESTINATION_ABOVE_UPDATE_BASE_INDEX_INT].mask_reg        = RTP_DRHP_INTERRUPT_MASK_REGISTERr;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_1_DRHP_N_QUERY_DESTINATION_ABOVE_UPDATE_BASE_INDEX_INT].mask_reg_index  = 1;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_1_DRHP_N_QUERY_DESTINATION_ABOVE_UPDATE_BASE_INDEX_INT].mask_field      = DRHP_N_QUERY_DESTINATION_ABOVE_UPDATE_BASE_INDEX_INT_MASKf;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_1_DRHP_N_QUERY_DESTINATION_ABOVE_UPDATE_BASE_INDEX_INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_1_DRHP_N_QUERY_DESTINATION_ABOVE_UPDATE_BASE_INDEX_INT].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_1_DRHP_N_QUERY_DESTINATION_ABOVE_UPDATE_BASE_INDEX_INT].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_1_DRHP_N_QUERY_DESTINATION_ABOVE_UPDATE_BASE_INDEX_INT].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_1_DRHP_N_QUERY_DESTINATION_ABOVE_UPDATE_BASE_INDEX_INT].statistics_count            = sal_alloc(SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_RTP_DRHP_1_DRHP_N_QUERY_DESTINATION_ABOVE_UPDATE_BASE_INDEX_INT].storm_nominal_count         = sal_alloc(SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_RTP_DRHP_1_DRHP_N_QUERY_DESTINATION_ABOVE_UPDATE_BASE_INDEX_INT].storm_detection_occurrences = sal_alloc(SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_RTP_DRHP_1_DRHP_N_QUERY_DESTINATION_ABOVE_UPDATE_BASE_INDEX_INT].storm_detection_start_time  = sal_alloc(SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_RTP_DRHP_1_DRHP_N_QUERY_DESTINATION_ABOVE_UPDATE_BASE_INDEX_INT].statistics_count            , 0, SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_RTP_DRHP_1_DRHP_N_QUERY_DESTINATION_ABOVE_UPDATE_BASE_INDEX_INT].storm_nominal_count         , 0, SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_RTP_DRHP_1_DRHP_N_QUERY_DESTINATION_ABOVE_UPDATE_BASE_INDEX_INT].storm_detection_occurrences , 0, SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_RTP_DRHP_1_DRHP_N_QUERY_DESTINATION_ABOVE_UPDATE_BASE_INDEX_INT].storm_detection_start_time  , 0, SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_RTP_DRHP_1_DRHP_N_QUERY_UNREACHABLE_MULTICAST_INT].name = "RTP_DRHP_drhp[n]QueryUnreachableMulticastInt";
#endif
    fe3200_interrupts[FE3200_INT_RTP_DRHP_1_DRHP_N_QUERY_UNREACHABLE_MULTICAST_INT].id              = FE3200_INT_RTP_DRHP_1_DRHP_N_QUERY_UNREACHABLE_MULTICAST_INT;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_1_DRHP_N_QUERY_UNREACHABLE_MULTICAST_INT].reg             = RTP_DRHP_INTERRUPT_REGISTERr;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_1_DRHP_N_QUERY_UNREACHABLE_MULTICAST_INT].reg_test        = RTP_DRHP_INTERRUPT_REGISTER_TESTr;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_1_DRHP_N_QUERY_UNREACHABLE_MULTICAST_INT].reg_index       = 1;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_1_DRHP_N_QUERY_UNREACHABLE_MULTICAST_INT].field           = DRHP_N_QUERY_UNREACHABLE_MULTICAST_INTf;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_1_DRHP_N_QUERY_UNREACHABLE_MULTICAST_INT].mask_reg        = RTP_DRHP_INTERRUPT_MASK_REGISTERr;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_1_DRHP_N_QUERY_UNREACHABLE_MULTICAST_INT].mask_reg_index  = 1;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_1_DRHP_N_QUERY_UNREACHABLE_MULTICAST_INT].mask_field      = DRHP_N_QUERY_UNREACHABLE_MULTICAST_INT_MASKf;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_1_DRHP_N_QUERY_UNREACHABLE_MULTICAST_INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_1_DRHP_N_QUERY_UNREACHABLE_MULTICAST_INT].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_1_DRHP_N_QUERY_UNREACHABLE_MULTICAST_INT].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_1_DRHP_N_QUERY_UNREACHABLE_MULTICAST_INT].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_1_DRHP_N_QUERY_UNREACHABLE_MULTICAST_INT].statistics_count            = sal_alloc(SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_RTP_DRHP_1_DRHP_N_QUERY_UNREACHABLE_MULTICAST_INT].storm_nominal_count         = sal_alloc(SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_RTP_DRHP_1_DRHP_N_QUERY_UNREACHABLE_MULTICAST_INT].storm_detection_occurrences = sal_alloc(SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_RTP_DRHP_1_DRHP_N_QUERY_UNREACHABLE_MULTICAST_INT].storm_detection_start_time  = sal_alloc(SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_RTP_DRHP_1_DRHP_N_QUERY_UNREACHABLE_MULTICAST_INT].statistics_count            , 0, SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_RTP_DRHP_1_DRHP_N_QUERY_UNREACHABLE_MULTICAST_INT].storm_nominal_count         , 0, SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_RTP_DRHP_1_DRHP_N_QUERY_UNREACHABLE_MULTICAST_INT].storm_detection_occurrences , 0, SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_RTP_DRHP_1_DRHP_N_QUERY_UNREACHABLE_MULTICAST_INT].storm_detection_start_time  , 0, SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_RTP_DRHP_2_DRHP_N_QUERY_EMPTY_MULTICAST_ID_INT].name = "RTP_DRHP_drhp[n]QueryEmptyMulticastIdInt";
#endif
    fe3200_interrupts[FE3200_INT_RTP_DRHP_2_DRHP_N_QUERY_EMPTY_MULTICAST_ID_INT].id              = FE3200_INT_RTP_DRHP_2_DRHP_N_QUERY_EMPTY_MULTICAST_ID_INT;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_2_DRHP_N_QUERY_EMPTY_MULTICAST_ID_INT].reg             = RTP_DRHP_INTERRUPT_REGISTERr;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_2_DRHP_N_QUERY_EMPTY_MULTICAST_ID_INT].reg_test        = RTP_DRHP_INTERRUPT_REGISTER_TESTr;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_2_DRHP_N_QUERY_EMPTY_MULTICAST_ID_INT].reg_index       = 2;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_2_DRHP_N_QUERY_EMPTY_MULTICAST_ID_INT].field           = DRHP_N_QUERY_EMPTY_MULTICAST_ID_INTf;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_2_DRHP_N_QUERY_EMPTY_MULTICAST_ID_INT].mask_reg        = RTP_DRHP_INTERRUPT_MASK_REGISTERr;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_2_DRHP_N_QUERY_EMPTY_MULTICAST_ID_INT].mask_reg_index  = 2;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_2_DRHP_N_QUERY_EMPTY_MULTICAST_ID_INT].mask_field      = DRHP_N_QUERY_EMPTY_MULTICAST_ID_INT_MASKf;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_2_DRHP_N_QUERY_EMPTY_MULTICAST_ID_INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_2_DRHP_N_QUERY_EMPTY_MULTICAST_ID_INT].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_2_DRHP_N_QUERY_EMPTY_MULTICAST_ID_INT].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_2_DRHP_N_QUERY_EMPTY_MULTICAST_ID_INT].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_2_DRHP_N_QUERY_EMPTY_MULTICAST_ID_INT].statistics_count            = sal_alloc(SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_RTP_DRHP_2_DRHP_N_QUERY_EMPTY_MULTICAST_ID_INT].storm_nominal_count         = sal_alloc(SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_RTP_DRHP_2_DRHP_N_QUERY_EMPTY_MULTICAST_ID_INT].storm_detection_occurrences = sal_alloc(SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_RTP_DRHP_2_DRHP_N_QUERY_EMPTY_MULTICAST_ID_INT].storm_detection_start_time  = sal_alloc(SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_RTP_DRHP_2_DRHP_N_QUERY_EMPTY_MULTICAST_ID_INT].statistics_count            , 0, SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_RTP_DRHP_2_DRHP_N_QUERY_EMPTY_MULTICAST_ID_INT].storm_nominal_count         , 0, SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_RTP_DRHP_2_DRHP_N_QUERY_EMPTY_MULTICAST_ID_INT].storm_detection_occurrences , 0, SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_RTP_DRHP_2_DRHP_N_QUERY_EMPTY_MULTICAST_ID_INT].storm_detection_start_time  , 0, SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_RTP_DRHP_2_DRHP_N_QUERY_EMPTY_LINK_MAP_INT].name = "RTP_DRHP_drhp[n]QueryEmptyLinkMapInt";
#endif
    fe3200_interrupts[FE3200_INT_RTP_DRHP_2_DRHP_N_QUERY_EMPTY_LINK_MAP_INT].id              = FE3200_INT_RTP_DRHP_2_DRHP_N_QUERY_EMPTY_LINK_MAP_INT;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_2_DRHP_N_QUERY_EMPTY_LINK_MAP_INT].reg             = RTP_DRHP_INTERRUPT_REGISTERr;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_2_DRHP_N_QUERY_EMPTY_LINK_MAP_INT].reg_test        = RTP_DRHP_INTERRUPT_REGISTER_TESTr;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_2_DRHP_N_QUERY_EMPTY_LINK_MAP_INT].reg_index       = 2;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_2_DRHP_N_QUERY_EMPTY_LINK_MAP_INT].field           = DRHP_N_QUERY_EMPTY_LINK_MAP_INTf;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_2_DRHP_N_QUERY_EMPTY_LINK_MAP_INT].mask_reg        = RTP_DRHP_INTERRUPT_MASK_REGISTERr;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_2_DRHP_N_QUERY_EMPTY_LINK_MAP_INT].mask_reg_index  = 2;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_2_DRHP_N_QUERY_EMPTY_LINK_MAP_INT].mask_field      = DRHP_N_QUERY_EMPTY_LINK_MAP_INT_MASKf;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_2_DRHP_N_QUERY_EMPTY_LINK_MAP_INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_2_DRHP_N_QUERY_EMPTY_LINK_MAP_INT].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_2_DRHP_N_QUERY_EMPTY_LINK_MAP_INT].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_2_DRHP_N_QUERY_EMPTY_LINK_MAP_INT].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_2_DRHP_N_QUERY_EMPTY_LINK_MAP_INT].statistics_count            = sal_alloc(SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_RTP_DRHP_2_DRHP_N_QUERY_EMPTY_LINK_MAP_INT].storm_nominal_count         = sal_alloc(SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_RTP_DRHP_2_DRHP_N_QUERY_EMPTY_LINK_MAP_INT].storm_detection_occurrences = sal_alloc(SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_RTP_DRHP_2_DRHP_N_QUERY_EMPTY_LINK_MAP_INT].storm_detection_start_time  = sal_alloc(SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_RTP_DRHP_2_DRHP_N_QUERY_EMPTY_LINK_MAP_INT].statistics_count            , 0, SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_RTP_DRHP_2_DRHP_N_QUERY_EMPTY_LINK_MAP_INT].storm_nominal_count         , 0, SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_RTP_DRHP_2_DRHP_N_QUERY_EMPTY_LINK_MAP_INT].storm_detection_occurrences , 0, SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_RTP_DRHP_2_DRHP_N_QUERY_EMPTY_LINK_MAP_INT].storm_detection_start_time  , 0, SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_RTP_DRHP_2_DRHP_N_QUERY_DESTINATION_ABOVE_MAX_BASE_INDEX_INT].name = "RTP_DRHP_drhp[n]QueryDestinationAboveMaxBaseIndexInt";
#endif
    fe3200_interrupts[FE3200_INT_RTP_DRHP_2_DRHP_N_QUERY_DESTINATION_ABOVE_MAX_BASE_INDEX_INT].id              = FE3200_INT_RTP_DRHP_2_DRHP_N_QUERY_DESTINATION_ABOVE_MAX_BASE_INDEX_INT;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_2_DRHP_N_QUERY_DESTINATION_ABOVE_MAX_BASE_INDEX_INT].reg             = RTP_DRHP_INTERRUPT_REGISTERr;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_2_DRHP_N_QUERY_DESTINATION_ABOVE_MAX_BASE_INDEX_INT].reg_test        = RTP_DRHP_INTERRUPT_REGISTER_TESTr;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_2_DRHP_N_QUERY_DESTINATION_ABOVE_MAX_BASE_INDEX_INT].reg_index       = 2;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_2_DRHP_N_QUERY_DESTINATION_ABOVE_MAX_BASE_INDEX_INT].field           = DRHP_N_QUERY_DESTINATION_ABOVE_MAX_BASE_INDEX_INTf;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_2_DRHP_N_QUERY_DESTINATION_ABOVE_MAX_BASE_INDEX_INT].mask_reg        = RTP_DRHP_INTERRUPT_MASK_REGISTERr;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_2_DRHP_N_QUERY_DESTINATION_ABOVE_MAX_BASE_INDEX_INT].mask_reg_index  = 2;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_2_DRHP_N_QUERY_DESTINATION_ABOVE_MAX_BASE_INDEX_INT].mask_field      = DRHP_N_QUERY_DESTINATION_ABOVE_MAX_BASE_INDEX_INT_MASKf;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_2_DRHP_N_QUERY_DESTINATION_ABOVE_MAX_BASE_INDEX_INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_2_DRHP_N_QUERY_DESTINATION_ABOVE_MAX_BASE_INDEX_INT].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_2_DRHP_N_QUERY_DESTINATION_ABOVE_MAX_BASE_INDEX_INT].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_2_DRHP_N_QUERY_DESTINATION_ABOVE_MAX_BASE_INDEX_INT].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_2_DRHP_N_QUERY_DESTINATION_ABOVE_MAX_BASE_INDEX_INT].statistics_count            = sal_alloc(SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_RTP_DRHP_2_DRHP_N_QUERY_DESTINATION_ABOVE_MAX_BASE_INDEX_INT].storm_nominal_count         = sal_alloc(SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_RTP_DRHP_2_DRHP_N_QUERY_DESTINATION_ABOVE_MAX_BASE_INDEX_INT].storm_detection_occurrences = sal_alloc(SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_RTP_DRHP_2_DRHP_N_QUERY_DESTINATION_ABOVE_MAX_BASE_INDEX_INT].storm_detection_start_time  = sal_alloc(SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_RTP_DRHP_2_DRHP_N_QUERY_DESTINATION_ABOVE_MAX_BASE_INDEX_INT].statistics_count            , 0, SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_RTP_DRHP_2_DRHP_N_QUERY_DESTINATION_ABOVE_MAX_BASE_INDEX_INT].storm_nominal_count         , 0, SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_RTP_DRHP_2_DRHP_N_QUERY_DESTINATION_ABOVE_MAX_BASE_INDEX_INT].storm_detection_occurrences , 0, SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_RTP_DRHP_2_DRHP_N_QUERY_DESTINATION_ABOVE_MAX_BASE_INDEX_INT].storm_detection_start_time  , 0, SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_RTP_DRHP_2_DRHP_N_QUERY_DESTINATION_ABOVE_UPDATE_BASE_INDEX_INT].name = "RTP_DRHP_drhp[n]QueryDestinationAboveUpdateBaseIndexInt";
#endif
    fe3200_interrupts[FE3200_INT_RTP_DRHP_2_DRHP_N_QUERY_DESTINATION_ABOVE_UPDATE_BASE_INDEX_INT].id              = FE3200_INT_RTP_DRHP_2_DRHP_N_QUERY_DESTINATION_ABOVE_UPDATE_BASE_INDEX_INT;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_2_DRHP_N_QUERY_DESTINATION_ABOVE_UPDATE_BASE_INDEX_INT].reg             = RTP_DRHP_INTERRUPT_REGISTERr;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_2_DRHP_N_QUERY_DESTINATION_ABOVE_UPDATE_BASE_INDEX_INT].reg_test        = RTP_DRHP_INTERRUPT_REGISTER_TESTr;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_2_DRHP_N_QUERY_DESTINATION_ABOVE_UPDATE_BASE_INDEX_INT].reg_index       = 2;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_2_DRHP_N_QUERY_DESTINATION_ABOVE_UPDATE_BASE_INDEX_INT].field           = DRHP_N_QUERY_DESTINATION_ABOVE_UPDATE_BASE_INDEX_INTf;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_2_DRHP_N_QUERY_DESTINATION_ABOVE_UPDATE_BASE_INDEX_INT].mask_reg        = RTP_DRHP_INTERRUPT_MASK_REGISTERr;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_2_DRHP_N_QUERY_DESTINATION_ABOVE_UPDATE_BASE_INDEX_INT].mask_reg_index  = 2;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_2_DRHP_N_QUERY_DESTINATION_ABOVE_UPDATE_BASE_INDEX_INT].mask_field      = DRHP_N_QUERY_DESTINATION_ABOVE_UPDATE_BASE_INDEX_INT_MASKf;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_2_DRHP_N_QUERY_DESTINATION_ABOVE_UPDATE_BASE_INDEX_INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_2_DRHP_N_QUERY_DESTINATION_ABOVE_UPDATE_BASE_INDEX_INT].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_2_DRHP_N_QUERY_DESTINATION_ABOVE_UPDATE_BASE_INDEX_INT].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_2_DRHP_N_QUERY_DESTINATION_ABOVE_UPDATE_BASE_INDEX_INT].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_2_DRHP_N_QUERY_DESTINATION_ABOVE_UPDATE_BASE_INDEX_INT].statistics_count            = sal_alloc(SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_RTP_DRHP_2_DRHP_N_QUERY_DESTINATION_ABOVE_UPDATE_BASE_INDEX_INT].storm_nominal_count         = sal_alloc(SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_RTP_DRHP_2_DRHP_N_QUERY_DESTINATION_ABOVE_UPDATE_BASE_INDEX_INT].storm_detection_occurrences = sal_alloc(SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_RTP_DRHP_2_DRHP_N_QUERY_DESTINATION_ABOVE_UPDATE_BASE_INDEX_INT].storm_detection_start_time  = sal_alloc(SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_RTP_DRHP_2_DRHP_N_QUERY_DESTINATION_ABOVE_UPDATE_BASE_INDEX_INT].statistics_count            , 0, SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_RTP_DRHP_2_DRHP_N_QUERY_DESTINATION_ABOVE_UPDATE_BASE_INDEX_INT].storm_nominal_count         , 0, SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_RTP_DRHP_2_DRHP_N_QUERY_DESTINATION_ABOVE_UPDATE_BASE_INDEX_INT].storm_detection_occurrences , 0, SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_RTP_DRHP_2_DRHP_N_QUERY_DESTINATION_ABOVE_UPDATE_BASE_INDEX_INT].storm_detection_start_time  , 0, SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_RTP_DRHP_2_DRHP_N_QUERY_UNREACHABLE_MULTICAST_INT].name = "RTP_DRHP_drhp[n]QueryUnreachableMulticastInt";
#endif
    fe3200_interrupts[FE3200_INT_RTP_DRHP_2_DRHP_N_QUERY_UNREACHABLE_MULTICAST_INT].id              = FE3200_INT_RTP_DRHP_2_DRHP_N_QUERY_UNREACHABLE_MULTICAST_INT;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_2_DRHP_N_QUERY_UNREACHABLE_MULTICAST_INT].reg             = RTP_DRHP_INTERRUPT_REGISTERr;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_2_DRHP_N_QUERY_UNREACHABLE_MULTICAST_INT].reg_test        = RTP_DRHP_INTERRUPT_REGISTER_TESTr;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_2_DRHP_N_QUERY_UNREACHABLE_MULTICAST_INT].reg_index       = 2;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_2_DRHP_N_QUERY_UNREACHABLE_MULTICAST_INT].field           = DRHP_N_QUERY_UNREACHABLE_MULTICAST_INTf;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_2_DRHP_N_QUERY_UNREACHABLE_MULTICAST_INT].mask_reg        = RTP_DRHP_INTERRUPT_MASK_REGISTERr;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_2_DRHP_N_QUERY_UNREACHABLE_MULTICAST_INT].mask_reg_index  = 2;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_2_DRHP_N_QUERY_UNREACHABLE_MULTICAST_INT].mask_field      = DRHP_N_QUERY_UNREACHABLE_MULTICAST_INT_MASKf;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_2_DRHP_N_QUERY_UNREACHABLE_MULTICAST_INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_2_DRHP_N_QUERY_UNREACHABLE_MULTICAST_INT].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_2_DRHP_N_QUERY_UNREACHABLE_MULTICAST_INT].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_2_DRHP_N_QUERY_UNREACHABLE_MULTICAST_INT].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_2_DRHP_N_QUERY_UNREACHABLE_MULTICAST_INT].statistics_count            = sal_alloc(SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_RTP_DRHP_2_DRHP_N_QUERY_UNREACHABLE_MULTICAST_INT].storm_nominal_count         = sal_alloc(SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_RTP_DRHP_2_DRHP_N_QUERY_UNREACHABLE_MULTICAST_INT].storm_detection_occurrences = sal_alloc(SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_RTP_DRHP_2_DRHP_N_QUERY_UNREACHABLE_MULTICAST_INT].storm_detection_start_time  = sal_alloc(SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_RTP_DRHP_2_DRHP_N_QUERY_UNREACHABLE_MULTICAST_INT].statistics_count            , 0, SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_RTP_DRHP_2_DRHP_N_QUERY_UNREACHABLE_MULTICAST_INT].storm_nominal_count         , 0, SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_RTP_DRHP_2_DRHP_N_QUERY_UNREACHABLE_MULTICAST_INT].storm_detection_occurrences , 0, SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_RTP_DRHP_2_DRHP_N_QUERY_UNREACHABLE_MULTICAST_INT].storm_detection_start_time  , 0, SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_RTP_DRHP_3_DRHP_N_QUERY_EMPTY_MULTICAST_ID_INT].name = "RTP_DRHP_drhp[n]QueryEmptyMulticastIdInt";
#endif
    fe3200_interrupts[FE3200_INT_RTP_DRHP_3_DRHP_N_QUERY_EMPTY_MULTICAST_ID_INT].id              = FE3200_INT_RTP_DRHP_3_DRHP_N_QUERY_EMPTY_MULTICAST_ID_INT;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_3_DRHP_N_QUERY_EMPTY_MULTICAST_ID_INT].reg             = RTP_DRHP_INTERRUPT_REGISTERr;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_3_DRHP_N_QUERY_EMPTY_MULTICAST_ID_INT].reg_test        = RTP_DRHP_INTERRUPT_REGISTER_TESTr;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_3_DRHP_N_QUERY_EMPTY_MULTICAST_ID_INT].reg_index       = 3;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_3_DRHP_N_QUERY_EMPTY_MULTICAST_ID_INT].field           = DRHP_N_QUERY_EMPTY_MULTICAST_ID_INTf;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_3_DRHP_N_QUERY_EMPTY_MULTICAST_ID_INT].mask_reg        = RTP_DRHP_INTERRUPT_MASK_REGISTERr;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_3_DRHP_N_QUERY_EMPTY_MULTICAST_ID_INT].mask_reg_index  = 3;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_3_DRHP_N_QUERY_EMPTY_MULTICAST_ID_INT].mask_field      = DRHP_N_QUERY_EMPTY_MULTICAST_ID_INT_MASKf;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_3_DRHP_N_QUERY_EMPTY_MULTICAST_ID_INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_3_DRHP_N_QUERY_EMPTY_MULTICAST_ID_INT].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_3_DRHP_N_QUERY_EMPTY_MULTICAST_ID_INT].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_3_DRHP_N_QUERY_EMPTY_MULTICAST_ID_INT].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_3_DRHP_N_QUERY_EMPTY_MULTICAST_ID_INT].statistics_count            = sal_alloc(SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_RTP_DRHP_3_DRHP_N_QUERY_EMPTY_MULTICAST_ID_INT].storm_nominal_count         = sal_alloc(SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_RTP_DRHP_3_DRHP_N_QUERY_EMPTY_MULTICAST_ID_INT].storm_detection_occurrences = sal_alloc(SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_RTP_DRHP_3_DRHP_N_QUERY_EMPTY_MULTICAST_ID_INT].storm_detection_start_time  = sal_alloc(SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_RTP_DRHP_3_DRHP_N_QUERY_EMPTY_MULTICAST_ID_INT].statistics_count            , 0, SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_RTP_DRHP_3_DRHP_N_QUERY_EMPTY_MULTICAST_ID_INT].storm_nominal_count         , 0, SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_RTP_DRHP_3_DRHP_N_QUERY_EMPTY_MULTICAST_ID_INT].storm_detection_occurrences , 0, SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_RTP_DRHP_3_DRHP_N_QUERY_EMPTY_MULTICAST_ID_INT].storm_detection_start_time  , 0, SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_RTP_DRHP_3_DRHP_N_QUERY_EMPTY_LINK_MAP_INT].name = "RTP_DRHP_drhp[n]QueryEmptyLinkMapInt";
#endif
    fe3200_interrupts[FE3200_INT_RTP_DRHP_3_DRHP_N_QUERY_EMPTY_LINK_MAP_INT].id              = FE3200_INT_RTP_DRHP_3_DRHP_N_QUERY_EMPTY_LINK_MAP_INT;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_3_DRHP_N_QUERY_EMPTY_LINK_MAP_INT].reg             = RTP_DRHP_INTERRUPT_REGISTERr;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_3_DRHP_N_QUERY_EMPTY_LINK_MAP_INT].reg_test        = RTP_DRHP_INTERRUPT_REGISTER_TESTr;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_3_DRHP_N_QUERY_EMPTY_LINK_MAP_INT].reg_index       = 3;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_3_DRHP_N_QUERY_EMPTY_LINK_MAP_INT].field           = DRHP_N_QUERY_EMPTY_LINK_MAP_INTf;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_3_DRHP_N_QUERY_EMPTY_LINK_MAP_INT].mask_reg        = RTP_DRHP_INTERRUPT_MASK_REGISTERr;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_3_DRHP_N_QUERY_EMPTY_LINK_MAP_INT].mask_reg_index  = 3;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_3_DRHP_N_QUERY_EMPTY_LINK_MAP_INT].mask_field      = DRHP_N_QUERY_EMPTY_LINK_MAP_INT_MASKf;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_3_DRHP_N_QUERY_EMPTY_LINK_MAP_INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_3_DRHP_N_QUERY_EMPTY_LINK_MAP_INT].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_3_DRHP_N_QUERY_EMPTY_LINK_MAP_INT].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_3_DRHP_N_QUERY_EMPTY_LINK_MAP_INT].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_3_DRHP_N_QUERY_EMPTY_LINK_MAP_INT].statistics_count            = sal_alloc(SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_RTP_DRHP_3_DRHP_N_QUERY_EMPTY_LINK_MAP_INT].storm_nominal_count         = sal_alloc(SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_RTP_DRHP_3_DRHP_N_QUERY_EMPTY_LINK_MAP_INT].storm_detection_occurrences = sal_alloc(SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_RTP_DRHP_3_DRHP_N_QUERY_EMPTY_LINK_MAP_INT].storm_detection_start_time  = sal_alloc(SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_RTP_DRHP_3_DRHP_N_QUERY_EMPTY_LINK_MAP_INT].statistics_count            , 0, SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_RTP_DRHP_3_DRHP_N_QUERY_EMPTY_LINK_MAP_INT].storm_nominal_count         , 0, SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_RTP_DRHP_3_DRHP_N_QUERY_EMPTY_LINK_MAP_INT].storm_detection_occurrences , 0, SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_RTP_DRHP_3_DRHP_N_QUERY_EMPTY_LINK_MAP_INT].storm_detection_start_time  , 0, SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_RTP_DRHP_3_DRHP_N_QUERY_DESTINATION_ABOVE_MAX_BASE_INDEX_INT].name = "RTP_DRHP_drhp[n]QueryDestinationAboveMaxBaseIndexInt";
#endif
    fe3200_interrupts[FE3200_INT_RTP_DRHP_3_DRHP_N_QUERY_DESTINATION_ABOVE_MAX_BASE_INDEX_INT].id              = FE3200_INT_RTP_DRHP_3_DRHP_N_QUERY_DESTINATION_ABOVE_MAX_BASE_INDEX_INT;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_3_DRHP_N_QUERY_DESTINATION_ABOVE_MAX_BASE_INDEX_INT].reg             = RTP_DRHP_INTERRUPT_REGISTERr;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_3_DRHP_N_QUERY_DESTINATION_ABOVE_MAX_BASE_INDEX_INT].reg_test        = RTP_DRHP_INTERRUPT_REGISTER_TESTr;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_3_DRHP_N_QUERY_DESTINATION_ABOVE_MAX_BASE_INDEX_INT].reg_index       = 3;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_3_DRHP_N_QUERY_DESTINATION_ABOVE_MAX_BASE_INDEX_INT].field           = DRHP_N_QUERY_DESTINATION_ABOVE_MAX_BASE_INDEX_INTf;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_3_DRHP_N_QUERY_DESTINATION_ABOVE_MAX_BASE_INDEX_INT].mask_reg        = RTP_DRHP_INTERRUPT_MASK_REGISTERr;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_3_DRHP_N_QUERY_DESTINATION_ABOVE_MAX_BASE_INDEX_INT].mask_reg_index  = 3;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_3_DRHP_N_QUERY_DESTINATION_ABOVE_MAX_BASE_INDEX_INT].mask_field      = DRHP_N_QUERY_DESTINATION_ABOVE_MAX_BASE_INDEX_INT_MASKf;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_3_DRHP_N_QUERY_DESTINATION_ABOVE_MAX_BASE_INDEX_INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_3_DRHP_N_QUERY_DESTINATION_ABOVE_MAX_BASE_INDEX_INT].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_3_DRHP_N_QUERY_DESTINATION_ABOVE_MAX_BASE_INDEX_INT].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_3_DRHP_N_QUERY_DESTINATION_ABOVE_MAX_BASE_INDEX_INT].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_3_DRHP_N_QUERY_DESTINATION_ABOVE_MAX_BASE_INDEX_INT].statistics_count            = sal_alloc(SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_RTP_DRHP_3_DRHP_N_QUERY_DESTINATION_ABOVE_MAX_BASE_INDEX_INT].storm_nominal_count         = sal_alloc(SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_RTP_DRHP_3_DRHP_N_QUERY_DESTINATION_ABOVE_MAX_BASE_INDEX_INT].storm_detection_occurrences = sal_alloc(SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_RTP_DRHP_3_DRHP_N_QUERY_DESTINATION_ABOVE_MAX_BASE_INDEX_INT].storm_detection_start_time  = sal_alloc(SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_RTP_DRHP_3_DRHP_N_QUERY_DESTINATION_ABOVE_MAX_BASE_INDEX_INT].statistics_count            , 0, SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_RTP_DRHP_3_DRHP_N_QUERY_DESTINATION_ABOVE_MAX_BASE_INDEX_INT].storm_nominal_count         , 0, SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_RTP_DRHP_3_DRHP_N_QUERY_DESTINATION_ABOVE_MAX_BASE_INDEX_INT].storm_detection_occurrences , 0, SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_RTP_DRHP_3_DRHP_N_QUERY_DESTINATION_ABOVE_MAX_BASE_INDEX_INT].storm_detection_start_time  , 0, SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_RTP_DRHP_3_DRHP_N_QUERY_DESTINATION_ABOVE_UPDATE_BASE_INDEX_INT].name = "RTP_DRHP_drhp[n]QueryDestinationAboveUpdateBaseIndexInt";
#endif
    fe3200_interrupts[FE3200_INT_RTP_DRHP_3_DRHP_N_QUERY_DESTINATION_ABOVE_UPDATE_BASE_INDEX_INT].id              = FE3200_INT_RTP_DRHP_3_DRHP_N_QUERY_DESTINATION_ABOVE_UPDATE_BASE_INDEX_INT;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_3_DRHP_N_QUERY_DESTINATION_ABOVE_UPDATE_BASE_INDEX_INT].reg             = RTP_DRHP_INTERRUPT_REGISTERr;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_3_DRHP_N_QUERY_DESTINATION_ABOVE_UPDATE_BASE_INDEX_INT].reg_test        = RTP_DRHP_INTERRUPT_REGISTER_TESTr;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_3_DRHP_N_QUERY_DESTINATION_ABOVE_UPDATE_BASE_INDEX_INT].reg_index       = 3;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_3_DRHP_N_QUERY_DESTINATION_ABOVE_UPDATE_BASE_INDEX_INT].field           = DRHP_N_QUERY_DESTINATION_ABOVE_UPDATE_BASE_INDEX_INTf;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_3_DRHP_N_QUERY_DESTINATION_ABOVE_UPDATE_BASE_INDEX_INT].mask_reg        = RTP_DRHP_INTERRUPT_MASK_REGISTERr;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_3_DRHP_N_QUERY_DESTINATION_ABOVE_UPDATE_BASE_INDEX_INT].mask_reg_index  = 3;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_3_DRHP_N_QUERY_DESTINATION_ABOVE_UPDATE_BASE_INDEX_INT].mask_field      = DRHP_N_QUERY_DESTINATION_ABOVE_UPDATE_BASE_INDEX_INT_MASKf;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_3_DRHP_N_QUERY_DESTINATION_ABOVE_UPDATE_BASE_INDEX_INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_3_DRHP_N_QUERY_DESTINATION_ABOVE_UPDATE_BASE_INDEX_INT].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_3_DRHP_N_QUERY_DESTINATION_ABOVE_UPDATE_BASE_INDEX_INT].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_3_DRHP_N_QUERY_DESTINATION_ABOVE_UPDATE_BASE_INDEX_INT].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_3_DRHP_N_QUERY_DESTINATION_ABOVE_UPDATE_BASE_INDEX_INT].statistics_count            = sal_alloc(SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_RTP_DRHP_3_DRHP_N_QUERY_DESTINATION_ABOVE_UPDATE_BASE_INDEX_INT].storm_nominal_count         = sal_alloc(SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_RTP_DRHP_3_DRHP_N_QUERY_DESTINATION_ABOVE_UPDATE_BASE_INDEX_INT].storm_detection_occurrences = sal_alloc(SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_RTP_DRHP_3_DRHP_N_QUERY_DESTINATION_ABOVE_UPDATE_BASE_INDEX_INT].storm_detection_start_time  = sal_alloc(SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_RTP_DRHP_3_DRHP_N_QUERY_DESTINATION_ABOVE_UPDATE_BASE_INDEX_INT].statistics_count            , 0, SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_RTP_DRHP_3_DRHP_N_QUERY_DESTINATION_ABOVE_UPDATE_BASE_INDEX_INT].storm_nominal_count         , 0, SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_RTP_DRHP_3_DRHP_N_QUERY_DESTINATION_ABOVE_UPDATE_BASE_INDEX_INT].storm_detection_occurrences , 0, SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_RTP_DRHP_3_DRHP_N_QUERY_DESTINATION_ABOVE_UPDATE_BASE_INDEX_INT].storm_detection_start_time  , 0, SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_RTP_DRHP_3_DRHP_N_QUERY_UNREACHABLE_MULTICAST_INT].name = "RTP_DRHP_drhp[n]QueryUnreachableMulticastInt";
#endif
    fe3200_interrupts[FE3200_INT_RTP_DRHP_3_DRHP_N_QUERY_UNREACHABLE_MULTICAST_INT].id              = FE3200_INT_RTP_DRHP_3_DRHP_N_QUERY_UNREACHABLE_MULTICAST_INT;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_3_DRHP_N_QUERY_UNREACHABLE_MULTICAST_INT].reg             = RTP_DRHP_INTERRUPT_REGISTERr;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_3_DRHP_N_QUERY_UNREACHABLE_MULTICAST_INT].reg_test        = RTP_DRHP_INTERRUPT_REGISTER_TESTr;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_3_DRHP_N_QUERY_UNREACHABLE_MULTICAST_INT].reg_index       = 3;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_3_DRHP_N_QUERY_UNREACHABLE_MULTICAST_INT].field           = DRHP_N_QUERY_UNREACHABLE_MULTICAST_INTf;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_3_DRHP_N_QUERY_UNREACHABLE_MULTICAST_INT].mask_reg        = RTP_DRHP_INTERRUPT_MASK_REGISTERr;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_3_DRHP_N_QUERY_UNREACHABLE_MULTICAST_INT].mask_reg_index  = 3;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_3_DRHP_N_QUERY_UNREACHABLE_MULTICAST_INT].mask_field      = DRHP_N_QUERY_UNREACHABLE_MULTICAST_INT_MASKf;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_3_DRHP_N_QUERY_UNREACHABLE_MULTICAST_INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_3_DRHP_N_QUERY_UNREACHABLE_MULTICAST_INT].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_3_DRHP_N_QUERY_UNREACHABLE_MULTICAST_INT].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_3_DRHP_N_QUERY_UNREACHABLE_MULTICAST_INT].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_RTP_DRHP_3_DRHP_N_QUERY_UNREACHABLE_MULTICAST_INT].statistics_count            = sal_alloc(SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_RTP_DRHP_3_DRHP_N_QUERY_UNREACHABLE_MULTICAST_INT].storm_nominal_count         = sal_alloc(SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_RTP_DRHP_3_DRHP_N_QUERY_UNREACHABLE_MULTICAST_INT].storm_detection_occurrences = sal_alloc(SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_RTP_DRHP_3_DRHP_N_QUERY_UNREACHABLE_MULTICAST_INT].storm_detection_start_time  = sal_alloc(SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_RTP_DRHP_3_DRHP_N_QUERY_UNREACHABLE_MULTICAST_INT].statistics_count            , 0, SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_RTP_DRHP_3_DRHP_N_QUERY_UNREACHABLE_MULTICAST_INT].storm_nominal_count         , 0, SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_RTP_DRHP_3_DRHP_N_QUERY_UNREACHABLE_MULTICAST_INT].storm_detection_occurrences , 0, SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_RTP_DRHP_3_DRHP_N_QUERY_UNREACHABLE_MULTICAST_INT].storm_detection_start_time  , 0, SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_RTP_CRH_0_CRH_N_QUERY_EMPTY_LINK_MAP_INT].name = "RTP_CRH_crh[n]QueryEmptyLinkMapInt";
#endif
    fe3200_interrupts[FE3200_INT_RTP_CRH_0_CRH_N_QUERY_EMPTY_LINK_MAP_INT].id              = FE3200_INT_RTP_CRH_0_CRH_N_QUERY_EMPTY_LINK_MAP_INT;
    fe3200_interrupts[FE3200_INT_RTP_CRH_0_CRH_N_QUERY_EMPTY_LINK_MAP_INT].reg             = RTP_CRH_INTERRUPT_REGISTERr;
    fe3200_interrupts[FE3200_INT_RTP_CRH_0_CRH_N_QUERY_EMPTY_LINK_MAP_INT].reg_test        = RTP_CRH_INTERRUPT_REGISTER_TESTr;
    fe3200_interrupts[FE3200_INT_RTP_CRH_0_CRH_N_QUERY_EMPTY_LINK_MAP_INT].reg_index       = 0;
    fe3200_interrupts[FE3200_INT_RTP_CRH_0_CRH_N_QUERY_EMPTY_LINK_MAP_INT].field           = CRH_N_QUERY_EMPTY_LINK_MAP_INTf;
    fe3200_interrupts[FE3200_INT_RTP_CRH_0_CRH_N_QUERY_EMPTY_LINK_MAP_INT].mask_reg        = RTP_CRH_INTERRUPT_MASK_REGISTERr;
    fe3200_interrupts[FE3200_INT_RTP_CRH_0_CRH_N_QUERY_EMPTY_LINK_MAP_INT].mask_reg_index  = 0;
    fe3200_interrupts[FE3200_INT_RTP_CRH_0_CRH_N_QUERY_EMPTY_LINK_MAP_INT].mask_field      = CRH_N_QUERY_EMPTY_LINK_MAP_INT_MASKf;
    fe3200_interrupts[FE3200_INT_RTP_CRH_0_CRH_N_QUERY_EMPTY_LINK_MAP_INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    fe3200_interrupts[FE3200_INT_RTP_CRH_0_CRH_N_QUERY_EMPTY_LINK_MAP_INT].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_RTP_CRH_0_CRH_N_QUERY_EMPTY_LINK_MAP_INT].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_RTP_CRH_0_CRH_N_QUERY_EMPTY_LINK_MAP_INT].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_RTP_CRH_0_CRH_N_QUERY_EMPTY_LINK_MAP_INT].statistics_count            = sal_alloc(SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_RTP_CRH_0_CRH_N_QUERY_EMPTY_LINK_MAP_INT].storm_nominal_count         = sal_alloc(SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_RTP_CRH_0_CRH_N_QUERY_EMPTY_LINK_MAP_INT].storm_detection_occurrences = sal_alloc(SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_RTP_CRH_0_CRH_N_QUERY_EMPTY_LINK_MAP_INT].storm_detection_start_time  = sal_alloc(SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_RTP_CRH_0_CRH_N_QUERY_EMPTY_LINK_MAP_INT].statistics_count            , 0, SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_RTP_CRH_0_CRH_N_QUERY_EMPTY_LINK_MAP_INT].storm_nominal_count         , 0, SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_RTP_CRH_0_CRH_N_QUERY_EMPTY_LINK_MAP_INT].storm_detection_occurrences , 0, SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_RTP_CRH_0_CRH_N_QUERY_EMPTY_LINK_MAP_INT].storm_detection_start_time  , 0, SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_RTP_CRH_0_CRH_N_QUERY_DESTINATION_ABOVE_MAX_BASE_INDEX_INT].name = "RTP_CRH_crh[n]QueryDestinationAboveMaxBaseIndexInt";
#endif
    fe3200_interrupts[FE3200_INT_RTP_CRH_0_CRH_N_QUERY_DESTINATION_ABOVE_MAX_BASE_INDEX_INT].id              = FE3200_INT_RTP_CRH_0_CRH_N_QUERY_DESTINATION_ABOVE_MAX_BASE_INDEX_INT;
    fe3200_interrupts[FE3200_INT_RTP_CRH_0_CRH_N_QUERY_DESTINATION_ABOVE_MAX_BASE_INDEX_INT].reg             = RTP_CRH_INTERRUPT_REGISTERr;
    fe3200_interrupts[FE3200_INT_RTP_CRH_0_CRH_N_QUERY_DESTINATION_ABOVE_MAX_BASE_INDEX_INT].reg_test        = RTP_CRH_INTERRUPT_REGISTER_TESTr;
    fe3200_interrupts[FE3200_INT_RTP_CRH_0_CRH_N_QUERY_DESTINATION_ABOVE_MAX_BASE_INDEX_INT].reg_index       = 0;
    fe3200_interrupts[FE3200_INT_RTP_CRH_0_CRH_N_QUERY_DESTINATION_ABOVE_MAX_BASE_INDEX_INT].field           = CRH_N_QUERY_DESTINATION_ABOVE_MAX_BASE_INDEX_INTf;
    fe3200_interrupts[FE3200_INT_RTP_CRH_0_CRH_N_QUERY_DESTINATION_ABOVE_MAX_BASE_INDEX_INT].mask_reg        = RTP_CRH_INTERRUPT_MASK_REGISTERr;
    fe3200_interrupts[FE3200_INT_RTP_CRH_0_CRH_N_QUERY_DESTINATION_ABOVE_MAX_BASE_INDEX_INT].mask_reg_index  = 0;
    fe3200_interrupts[FE3200_INT_RTP_CRH_0_CRH_N_QUERY_DESTINATION_ABOVE_MAX_BASE_INDEX_INT].mask_field      = CRH_N_QUERY_DESTINATION_ABOVE_MAX_BASE_INDEX_INT_MASKf;
    fe3200_interrupts[FE3200_INT_RTP_CRH_0_CRH_N_QUERY_DESTINATION_ABOVE_MAX_BASE_INDEX_INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    fe3200_interrupts[FE3200_INT_RTP_CRH_0_CRH_N_QUERY_DESTINATION_ABOVE_MAX_BASE_INDEX_INT].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_RTP_CRH_0_CRH_N_QUERY_DESTINATION_ABOVE_MAX_BASE_INDEX_INT].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_RTP_CRH_0_CRH_N_QUERY_DESTINATION_ABOVE_MAX_BASE_INDEX_INT].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_RTP_CRH_0_CRH_N_QUERY_DESTINATION_ABOVE_MAX_BASE_INDEX_INT].statistics_count            = sal_alloc(SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_RTP_CRH_0_CRH_N_QUERY_DESTINATION_ABOVE_MAX_BASE_INDEX_INT].storm_nominal_count         = sal_alloc(SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_RTP_CRH_0_CRH_N_QUERY_DESTINATION_ABOVE_MAX_BASE_INDEX_INT].storm_detection_occurrences = sal_alloc(SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_RTP_CRH_0_CRH_N_QUERY_DESTINATION_ABOVE_MAX_BASE_INDEX_INT].storm_detection_start_time  = sal_alloc(SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_RTP_CRH_0_CRH_N_QUERY_DESTINATION_ABOVE_MAX_BASE_INDEX_INT].statistics_count            , 0, SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_RTP_CRH_0_CRH_N_QUERY_DESTINATION_ABOVE_MAX_BASE_INDEX_INT].storm_nominal_count         , 0, SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_RTP_CRH_0_CRH_N_QUERY_DESTINATION_ABOVE_MAX_BASE_INDEX_INT].storm_detection_occurrences , 0, SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_RTP_CRH_0_CRH_N_QUERY_DESTINATION_ABOVE_MAX_BASE_INDEX_INT].storm_detection_start_time  , 0, SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_RTP_CRH_0_CRH_N_QUERY_DESTINATION_ABOVE_UPDATE_BASE_INDEX_INT].name = "RTP_CRH_crh[n]QueryDestinationAboveUpdateBaseIndexInt";
#endif
    fe3200_interrupts[FE3200_INT_RTP_CRH_0_CRH_N_QUERY_DESTINATION_ABOVE_UPDATE_BASE_INDEX_INT].id              = FE3200_INT_RTP_CRH_0_CRH_N_QUERY_DESTINATION_ABOVE_UPDATE_BASE_INDEX_INT;
    fe3200_interrupts[FE3200_INT_RTP_CRH_0_CRH_N_QUERY_DESTINATION_ABOVE_UPDATE_BASE_INDEX_INT].reg             = RTP_CRH_INTERRUPT_REGISTERr;
    fe3200_interrupts[FE3200_INT_RTP_CRH_0_CRH_N_QUERY_DESTINATION_ABOVE_UPDATE_BASE_INDEX_INT].reg_test        = RTP_CRH_INTERRUPT_REGISTER_TESTr;
    fe3200_interrupts[FE3200_INT_RTP_CRH_0_CRH_N_QUERY_DESTINATION_ABOVE_UPDATE_BASE_INDEX_INT].reg_index       = 0;
    fe3200_interrupts[FE3200_INT_RTP_CRH_0_CRH_N_QUERY_DESTINATION_ABOVE_UPDATE_BASE_INDEX_INT].field           = CRH_N_QUERY_DESTINATION_ABOVE_UPDATE_BASE_INDEX_INTf;
    fe3200_interrupts[FE3200_INT_RTP_CRH_0_CRH_N_QUERY_DESTINATION_ABOVE_UPDATE_BASE_INDEX_INT].mask_reg        = RTP_CRH_INTERRUPT_MASK_REGISTERr;
    fe3200_interrupts[FE3200_INT_RTP_CRH_0_CRH_N_QUERY_DESTINATION_ABOVE_UPDATE_BASE_INDEX_INT].mask_reg_index  = 0;
    fe3200_interrupts[FE3200_INT_RTP_CRH_0_CRH_N_QUERY_DESTINATION_ABOVE_UPDATE_BASE_INDEX_INT].mask_field      = CRH_N_QUERY_DESTINATION_ABOVE_UPDATE_BASE_INDEX_INT_MASKf;
    fe3200_interrupts[FE3200_INT_RTP_CRH_0_CRH_N_QUERY_DESTINATION_ABOVE_UPDATE_BASE_INDEX_INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    fe3200_interrupts[FE3200_INT_RTP_CRH_0_CRH_N_QUERY_DESTINATION_ABOVE_UPDATE_BASE_INDEX_INT].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_RTP_CRH_0_CRH_N_QUERY_DESTINATION_ABOVE_UPDATE_BASE_INDEX_INT].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_RTP_CRH_0_CRH_N_QUERY_DESTINATION_ABOVE_UPDATE_BASE_INDEX_INT].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_RTP_CRH_0_CRH_N_QUERY_DESTINATION_ABOVE_UPDATE_BASE_INDEX_INT].statistics_count            = sal_alloc(SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_RTP_CRH_0_CRH_N_QUERY_DESTINATION_ABOVE_UPDATE_BASE_INDEX_INT].storm_nominal_count         = sal_alloc(SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_RTP_CRH_0_CRH_N_QUERY_DESTINATION_ABOVE_UPDATE_BASE_INDEX_INT].storm_detection_occurrences = sal_alloc(SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_RTP_CRH_0_CRH_N_QUERY_DESTINATION_ABOVE_UPDATE_BASE_INDEX_INT].storm_detection_start_time  = sal_alloc(SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_RTP_CRH_0_CRH_N_QUERY_DESTINATION_ABOVE_UPDATE_BASE_INDEX_INT].statistics_count            , 0, SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_RTP_CRH_0_CRH_N_QUERY_DESTINATION_ABOVE_UPDATE_BASE_INDEX_INT].storm_nominal_count         , 0, SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_RTP_CRH_0_CRH_N_QUERY_DESTINATION_ABOVE_UPDATE_BASE_INDEX_INT].storm_detection_occurrences , 0, SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_RTP_CRH_0_CRH_N_QUERY_DESTINATION_ABOVE_UPDATE_BASE_INDEX_INT].storm_detection_start_time  , 0, SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_RTP_CRH_1_CRH_N_QUERY_EMPTY_LINK_MAP_INT].name = "RTP_CRH_crh[n]QueryEmptyLinkMapInt";
#endif
    fe3200_interrupts[FE3200_INT_RTP_CRH_1_CRH_N_QUERY_EMPTY_LINK_MAP_INT].id              = FE3200_INT_RTP_CRH_1_CRH_N_QUERY_EMPTY_LINK_MAP_INT;
    fe3200_interrupts[FE3200_INT_RTP_CRH_1_CRH_N_QUERY_EMPTY_LINK_MAP_INT].reg             = RTP_CRH_INTERRUPT_REGISTERr;
    fe3200_interrupts[FE3200_INT_RTP_CRH_1_CRH_N_QUERY_EMPTY_LINK_MAP_INT].reg_test        = RTP_CRH_INTERRUPT_REGISTER_TESTr;
    fe3200_interrupts[FE3200_INT_RTP_CRH_1_CRH_N_QUERY_EMPTY_LINK_MAP_INT].reg_index       = 1;
    fe3200_interrupts[FE3200_INT_RTP_CRH_1_CRH_N_QUERY_EMPTY_LINK_MAP_INT].field           = CRH_N_QUERY_EMPTY_LINK_MAP_INTf;
    fe3200_interrupts[FE3200_INT_RTP_CRH_1_CRH_N_QUERY_EMPTY_LINK_MAP_INT].mask_reg        = RTP_CRH_INTERRUPT_MASK_REGISTERr;
    fe3200_interrupts[FE3200_INT_RTP_CRH_1_CRH_N_QUERY_EMPTY_LINK_MAP_INT].mask_reg_index  = 1;
    fe3200_interrupts[FE3200_INT_RTP_CRH_1_CRH_N_QUERY_EMPTY_LINK_MAP_INT].mask_field      = CRH_N_QUERY_EMPTY_LINK_MAP_INT_MASKf;
    fe3200_interrupts[FE3200_INT_RTP_CRH_1_CRH_N_QUERY_EMPTY_LINK_MAP_INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    fe3200_interrupts[FE3200_INT_RTP_CRH_1_CRH_N_QUERY_EMPTY_LINK_MAP_INT].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_RTP_CRH_1_CRH_N_QUERY_EMPTY_LINK_MAP_INT].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_RTP_CRH_1_CRH_N_QUERY_EMPTY_LINK_MAP_INT].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_RTP_CRH_1_CRH_N_QUERY_EMPTY_LINK_MAP_INT].statistics_count            = sal_alloc(SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_RTP_CRH_1_CRH_N_QUERY_EMPTY_LINK_MAP_INT].storm_nominal_count         = sal_alloc(SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_RTP_CRH_1_CRH_N_QUERY_EMPTY_LINK_MAP_INT].storm_detection_occurrences = sal_alloc(SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_RTP_CRH_1_CRH_N_QUERY_EMPTY_LINK_MAP_INT].storm_detection_start_time  = sal_alloc(SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_RTP_CRH_1_CRH_N_QUERY_EMPTY_LINK_MAP_INT].statistics_count            , 0, SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_RTP_CRH_1_CRH_N_QUERY_EMPTY_LINK_MAP_INT].storm_nominal_count         , 0, SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_RTP_CRH_1_CRH_N_QUERY_EMPTY_LINK_MAP_INT].storm_detection_occurrences , 0, SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_RTP_CRH_1_CRH_N_QUERY_EMPTY_LINK_MAP_INT].storm_detection_start_time  , 0, SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_RTP_CRH_1_CRH_N_QUERY_DESTINATION_ABOVE_MAX_BASE_INDEX_INT].name = "RTP_CRH_crh[n]QueryDestinationAboveMaxBaseIndexInt";
#endif
    fe3200_interrupts[FE3200_INT_RTP_CRH_1_CRH_N_QUERY_DESTINATION_ABOVE_MAX_BASE_INDEX_INT].id              = FE3200_INT_RTP_CRH_1_CRH_N_QUERY_DESTINATION_ABOVE_MAX_BASE_INDEX_INT;
    fe3200_interrupts[FE3200_INT_RTP_CRH_1_CRH_N_QUERY_DESTINATION_ABOVE_MAX_BASE_INDEX_INT].reg             = RTP_CRH_INTERRUPT_REGISTERr;
    fe3200_interrupts[FE3200_INT_RTP_CRH_1_CRH_N_QUERY_DESTINATION_ABOVE_MAX_BASE_INDEX_INT].reg_test        = RTP_CRH_INTERRUPT_REGISTER_TESTr;
    fe3200_interrupts[FE3200_INT_RTP_CRH_1_CRH_N_QUERY_DESTINATION_ABOVE_MAX_BASE_INDEX_INT].reg_index       = 1;
    fe3200_interrupts[FE3200_INT_RTP_CRH_1_CRH_N_QUERY_DESTINATION_ABOVE_MAX_BASE_INDEX_INT].field           = CRH_N_QUERY_DESTINATION_ABOVE_MAX_BASE_INDEX_INTf;
    fe3200_interrupts[FE3200_INT_RTP_CRH_1_CRH_N_QUERY_DESTINATION_ABOVE_MAX_BASE_INDEX_INT].mask_reg        = RTP_CRH_INTERRUPT_MASK_REGISTERr;
    fe3200_interrupts[FE3200_INT_RTP_CRH_1_CRH_N_QUERY_DESTINATION_ABOVE_MAX_BASE_INDEX_INT].mask_reg_index  = 1;
    fe3200_interrupts[FE3200_INT_RTP_CRH_1_CRH_N_QUERY_DESTINATION_ABOVE_MAX_BASE_INDEX_INT].mask_field      = CRH_N_QUERY_DESTINATION_ABOVE_MAX_BASE_INDEX_INT_MASKf;
    fe3200_interrupts[FE3200_INT_RTP_CRH_1_CRH_N_QUERY_DESTINATION_ABOVE_MAX_BASE_INDEX_INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    fe3200_interrupts[FE3200_INT_RTP_CRH_1_CRH_N_QUERY_DESTINATION_ABOVE_MAX_BASE_INDEX_INT].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_RTP_CRH_1_CRH_N_QUERY_DESTINATION_ABOVE_MAX_BASE_INDEX_INT].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_RTP_CRH_1_CRH_N_QUERY_DESTINATION_ABOVE_MAX_BASE_INDEX_INT].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_RTP_CRH_1_CRH_N_QUERY_DESTINATION_ABOVE_MAX_BASE_INDEX_INT].statistics_count            = sal_alloc(SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_RTP_CRH_1_CRH_N_QUERY_DESTINATION_ABOVE_MAX_BASE_INDEX_INT].storm_nominal_count         = sal_alloc(SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_RTP_CRH_1_CRH_N_QUERY_DESTINATION_ABOVE_MAX_BASE_INDEX_INT].storm_detection_occurrences = sal_alloc(SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_RTP_CRH_1_CRH_N_QUERY_DESTINATION_ABOVE_MAX_BASE_INDEX_INT].storm_detection_start_time  = sal_alloc(SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_RTP_CRH_1_CRH_N_QUERY_DESTINATION_ABOVE_MAX_BASE_INDEX_INT].statistics_count            , 0, SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_RTP_CRH_1_CRH_N_QUERY_DESTINATION_ABOVE_MAX_BASE_INDEX_INT].storm_nominal_count         , 0, SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_RTP_CRH_1_CRH_N_QUERY_DESTINATION_ABOVE_MAX_BASE_INDEX_INT].storm_detection_occurrences , 0, SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_RTP_CRH_1_CRH_N_QUERY_DESTINATION_ABOVE_MAX_BASE_INDEX_INT].storm_detection_start_time  , 0, SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_RTP_CRH_1_CRH_N_QUERY_DESTINATION_ABOVE_UPDATE_BASE_INDEX_INT].name = "RTP_CRH_crh[n]QueryDestinationAboveUpdateBaseIndexInt";
#endif
    fe3200_interrupts[FE3200_INT_RTP_CRH_1_CRH_N_QUERY_DESTINATION_ABOVE_UPDATE_BASE_INDEX_INT].id              = FE3200_INT_RTP_CRH_1_CRH_N_QUERY_DESTINATION_ABOVE_UPDATE_BASE_INDEX_INT;
    fe3200_interrupts[FE3200_INT_RTP_CRH_1_CRH_N_QUERY_DESTINATION_ABOVE_UPDATE_BASE_INDEX_INT].reg             = RTP_CRH_INTERRUPT_REGISTERr;
    fe3200_interrupts[FE3200_INT_RTP_CRH_1_CRH_N_QUERY_DESTINATION_ABOVE_UPDATE_BASE_INDEX_INT].reg_test        = RTP_CRH_INTERRUPT_REGISTER_TESTr;
    fe3200_interrupts[FE3200_INT_RTP_CRH_1_CRH_N_QUERY_DESTINATION_ABOVE_UPDATE_BASE_INDEX_INT].reg_index       = 1;
    fe3200_interrupts[FE3200_INT_RTP_CRH_1_CRH_N_QUERY_DESTINATION_ABOVE_UPDATE_BASE_INDEX_INT].field           = CRH_N_QUERY_DESTINATION_ABOVE_UPDATE_BASE_INDEX_INTf;
    fe3200_interrupts[FE3200_INT_RTP_CRH_1_CRH_N_QUERY_DESTINATION_ABOVE_UPDATE_BASE_INDEX_INT].mask_reg        = RTP_CRH_INTERRUPT_MASK_REGISTERr;
    fe3200_interrupts[FE3200_INT_RTP_CRH_1_CRH_N_QUERY_DESTINATION_ABOVE_UPDATE_BASE_INDEX_INT].mask_reg_index  = 1;
    fe3200_interrupts[FE3200_INT_RTP_CRH_1_CRH_N_QUERY_DESTINATION_ABOVE_UPDATE_BASE_INDEX_INT].mask_field      = CRH_N_QUERY_DESTINATION_ABOVE_UPDATE_BASE_INDEX_INT_MASKf;
    fe3200_interrupts[FE3200_INT_RTP_CRH_1_CRH_N_QUERY_DESTINATION_ABOVE_UPDATE_BASE_INDEX_INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    fe3200_interrupts[FE3200_INT_RTP_CRH_1_CRH_N_QUERY_DESTINATION_ABOVE_UPDATE_BASE_INDEX_INT].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_RTP_CRH_1_CRH_N_QUERY_DESTINATION_ABOVE_UPDATE_BASE_INDEX_INT].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_RTP_CRH_1_CRH_N_QUERY_DESTINATION_ABOVE_UPDATE_BASE_INDEX_INT].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_RTP_CRH_1_CRH_N_QUERY_DESTINATION_ABOVE_UPDATE_BASE_INDEX_INT].statistics_count            = sal_alloc(SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_RTP_CRH_1_CRH_N_QUERY_DESTINATION_ABOVE_UPDATE_BASE_INDEX_INT].storm_nominal_count         = sal_alloc(SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_RTP_CRH_1_CRH_N_QUERY_DESTINATION_ABOVE_UPDATE_BASE_INDEX_INT].storm_detection_occurrences = sal_alloc(SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_RTP_CRH_1_CRH_N_QUERY_DESTINATION_ABOVE_UPDATE_BASE_INDEX_INT].storm_detection_start_time  = sal_alloc(SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_RTP_CRH_1_CRH_N_QUERY_DESTINATION_ABOVE_UPDATE_BASE_INDEX_INT].statistics_count            , 0, SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_RTP_CRH_1_CRH_N_QUERY_DESTINATION_ABOVE_UPDATE_BASE_INDEX_INT].storm_nominal_count         , 0, SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_RTP_CRH_1_CRH_N_QUERY_DESTINATION_ABOVE_UPDATE_BASE_INDEX_INT].storm_detection_occurrences , 0, SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_RTP_CRH_1_CRH_N_QUERY_DESTINATION_ABOVE_UPDATE_BASE_INDEX_INT].storm_detection_start_time  , 0, SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_RTP_CRH_2_CRH_N_QUERY_EMPTY_LINK_MAP_INT].name = "RTP_CRH_crh[n]QueryEmptyLinkMapInt";
#endif
    fe3200_interrupts[FE3200_INT_RTP_CRH_2_CRH_N_QUERY_EMPTY_LINK_MAP_INT].id              = FE3200_INT_RTP_CRH_2_CRH_N_QUERY_EMPTY_LINK_MAP_INT;
    fe3200_interrupts[FE3200_INT_RTP_CRH_2_CRH_N_QUERY_EMPTY_LINK_MAP_INT].reg             = RTP_CRH_INTERRUPT_REGISTERr;
    fe3200_interrupts[FE3200_INT_RTP_CRH_2_CRH_N_QUERY_EMPTY_LINK_MAP_INT].reg_test        = RTP_CRH_INTERRUPT_REGISTER_TESTr;
    fe3200_interrupts[FE3200_INT_RTP_CRH_2_CRH_N_QUERY_EMPTY_LINK_MAP_INT].reg_index       = 2;
    fe3200_interrupts[FE3200_INT_RTP_CRH_2_CRH_N_QUERY_EMPTY_LINK_MAP_INT].field           = CRH_N_QUERY_EMPTY_LINK_MAP_INTf;
    fe3200_interrupts[FE3200_INT_RTP_CRH_2_CRH_N_QUERY_EMPTY_LINK_MAP_INT].mask_reg        = RTP_CRH_INTERRUPT_MASK_REGISTERr;
    fe3200_interrupts[FE3200_INT_RTP_CRH_2_CRH_N_QUERY_EMPTY_LINK_MAP_INT].mask_reg_index  = 2;
    fe3200_interrupts[FE3200_INT_RTP_CRH_2_CRH_N_QUERY_EMPTY_LINK_MAP_INT].mask_field      = CRH_N_QUERY_EMPTY_LINK_MAP_INT_MASKf;
    fe3200_interrupts[FE3200_INT_RTP_CRH_2_CRH_N_QUERY_EMPTY_LINK_MAP_INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    fe3200_interrupts[FE3200_INT_RTP_CRH_2_CRH_N_QUERY_EMPTY_LINK_MAP_INT].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_RTP_CRH_2_CRH_N_QUERY_EMPTY_LINK_MAP_INT].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_RTP_CRH_2_CRH_N_QUERY_EMPTY_LINK_MAP_INT].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_RTP_CRH_2_CRH_N_QUERY_EMPTY_LINK_MAP_INT].statistics_count            = sal_alloc(SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_RTP_CRH_2_CRH_N_QUERY_EMPTY_LINK_MAP_INT].storm_nominal_count         = sal_alloc(SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_RTP_CRH_2_CRH_N_QUERY_EMPTY_LINK_MAP_INT].storm_detection_occurrences = sal_alloc(SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_RTP_CRH_2_CRH_N_QUERY_EMPTY_LINK_MAP_INT].storm_detection_start_time  = sal_alloc(SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_RTP_CRH_2_CRH_N_QUERY_EMPTY_LINK_MAP_INT].statistics_count            , 0, SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_RTP_CRH_2_CRH_N_QUERY_EMPTY_LINK_MAP_INT].storm_nominal_count         , 0, SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_RTP_CRH_2_CRH_N_QUERY_EMPTY_LINK_MAP_INT].storm_detection_occurrences , 0, SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_RTP_CRH_2_CRH_N_QUERY_EMPTY_LINK_MAP_INT].storm_detection_start_time  , 0, SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_RTP_CRH_2_CRH_N_QUERY_DESTINATION_ABOVE_MAX_BASE_INDEX_INT].name = "RTP_CRH_crh[n]QueryDestinationAboveMaxBaseIndexInt";
#endif
    fe3200_interrupts[FE3200_INT_RTP_CRH_2_CRH_N_QUERY_DESTINATION_ABOVE_MAX_BASE_INDEX_INT].id              = FE3200_INT_RTP_CRH_2_CRH_N_QUERY_DESTINATION_ABOVE_MAX_BASE_INDEX_INT;
    fe3200_interrupts[FE3200_INT_RTP_CRH_2_CRH_N_QUERY_DESTINATION_ABOVE_MAX_BASE_INDEX_INT].reg             = RTP_CRH_INTERRUPT_REGISTERr;
    fe3200_interrupts[FE3200_INT_RTP_CRH_2_CRH_N_QUERY_DESTINATION_ABOVE_MAX_BASE_INDEX_INT].reg_test        = RTP_CRH_INTERRUPT_REGISTER_TESTr;
    fe3200_interrupts[FE3200_INT_RTP_CRH_2_CRH_N_QUERY_DESTINATION_ABOVE_MAX_BASE_INDEX_INT].reg_index       = 2;
    fe3200_interrupts[FE3200_INT_RTP_CRH_2_CRH_N_QUERY_DESTINATION_ABOVE_MAX_BASE_INDEX_INT].field           = CRH_N_QUERY_DESTINATION_ABOVE_MAX_BASE_INDEX_INTf;
    fe3200_interrupts[FE3200_INT_RTP_CRH_2_CRH_N_QUERY_DESTINATION_ABOVE_MAX_BASE_INDEX_INT].mask_reg        = RTP_CRH_INTERRUPT_MASK_REGISTERr;
    fe3200_interrupts[FE3200_INT_RTP_CRH_2_CRH_N_QUERY_DESTINATION_ABOVE_MAX_BASE_INDEX_INT].mask_reg_index  = 2;
    fe3200_interrupts[FE3200_INT_RTP_CRH_2_CRH_N_QUERY_DESTINATION_ABOVE_MAX_BASE_INDEX_INT].mask_field      = CRH_N_QUERY_DESTINATION_ABOVE_MAX_BASE_INDEX_INT_MASKf;
    fe3200_interrupts[FE3200_INT_RTP_CRH_2_CRH_N_QUERY_DESTINATION_ABOVE_MAX_BASE_INDEX_INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    fe3200_interrupts[FE3200_INT_RTP_CRH_2_CRH_N_QUERY_DESTINATION_ABOVE_MAX_BASE_INDEX_INT].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_RTP_CRH_2_CRH_N_QUERY_DESTINATION_ABOVE_MAX_BASE_INDEX_INT].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_RTP_CRH_2_CRH_N_QUERY_DESTINATION_ABOVE_MAX_BASE_INDEX_INT].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_RTP_CRH_2_CRH_N_QUERY_DESTINATION_ABOVE_MAX_BASE_INDEX_INT].statistics_count            = sal_alloc(SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_RTP_CRH_2_CRH_N_QUERY_DESTINATION_ABOVE_MAX_BASE_INDEX_INT].storm_nominal_count         = sal_alloc(SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_RTP_CRH_2_CRH_N_QUERY_DESTINATION_ABOVE_MAX_BASE_INDEX_INT].storm_detection_occurrences = sal_alloc(SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_RTP_CRH_2_CRH_N_QUERY_DESTINATION_ABOVE_MAX_BASE_INDEX_INT].storm_detection_start_time  = sal_alloc(SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_RTP_CRH_2_CRH_N_QUERY_DESTINATION_ABOVE_MAX_BASE_INDEX_INT].statistics_count            , 0, SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_RTP_CRH_2_CRH_N_QUERY_DESTINATION_ABOVE_MAX_BASE_INDEX_INT].storm_nominal_count         , 0, SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_RTP_CRH_2_CRH_N_QUERY_DESTINATION_ABOVE_MAX_BASE_INDEX_INT].storm_detection_occurrences , 0, SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_RTP_CRH_2_CRH_N_QUERY_DESTINATION_ABOVE_MAX_BASE_INDEX_INT].storm_detection_start_time  , 0, SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_RTP_CRH_2_CRH_N_QUERY_DESTINATION_ABOVE_UPDATE_BASE_INDEX_INT].name = "RTP_CRH_crh[n]QueryDestinationAboveUpdateBaseIndexInt";
#endif
    fe3200_interrupts[FE3200_INT_RTP_CRH_2_CRH_N_QUERY_DESTINATION_ABOVE_UPDATE_BASE_INDEX_INT].id              = FE3200_INT_RTP_CRH_2_CRH_N_QUERY_DESTINATION_ABOVE_UPDATE_BASE_INDEX_INT;
    fe3200_interrupts[FE3200_INT_RTP_CRH_2_CRH_N_QUERY_DESTINATION_ABOVE_UPDATE_BASE_INDEX_INT].reg             = RTP_CRH_INTERRUPT_REGISTERr;
    fe3200_interrupts[FE3200_INT_RTP_CRH_2_CRH_N_QUERY_DESTINATION_ABOVE_UPDATE_BASE_INDEX_INT].reg_test        = RTP_CRH_INTERRUPT_REGISTER_TESTr;
    fe3200_interrupts[FE3200_INT_RTP_CRH_2_CRH_N_QUERY_DESTINATION_ABOVE_UPDATE_BASE_INDEX_INT].reg_index       = 2;
    fe3200_interrupts[FE3200_INT_RTP_CRH_2_CRH_N_QUERY_DESTINATION_ABOVE_UPDATE_BASE_INDEX_INT].field           = CRH_N_QUERY_DESTINATION_ABOVE_UPDATE_BASE_INDEX_INTf;
    fe3200_interrupts[FE3200_INT_RTP_CRH_2_CRH_N_QUERY_DESTINATION_ABOVE_UPDATE_BASE_INDEX_INT].mask_reg        = RTP_CRH_INTERRUPT_MASK_REGISTERr;
    fe3200_interrupts[FE3200_INT_RTP_CRH_2_CRH_N_QUERY_DESTINATION_ABOVE_UPDATE_BASE_INDEX_INT].mask_reg_index  = 2;
    fe3200_interrupts[FE3200_INT_RTP_CRH_2_CRH_N_QUERY_DESTINATION_ABOVE_UPDATE_BASE_INDEX_INT].mask_field      = CRH_N_QUERY_DESTINATION_ABOVE_UPDATE_BASE_INDEX_INT_MASKf;
    fe3200_interrupts[FE3200_INT_RTP_CRH_2_CRH_N_QUERY_DESTINATION_ABOVE_UPDATE_BASE_INDEX_INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    fe3200_interrupts[FE3200_INT_RTP_CRH_2_CRH_N_QUERY_DESTINATION_ABOVE_UPDATE_BASE_INDEX_INT].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_RTP_CRH_2_CRH_N_QUERY_DESTINATION_ABOVE_UPDATE_BASE_INDEX_INT].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_RTP_CRH_2_CRH_N_QUERY_DESTINATION_ABOVE_UPDATE_BASE_INDEX_INT].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_RTP_CRH_2_CRH_N_QUERY_DESTINATION_ABOVE_UPDATE_BASE_INDEX_INT].statistics_count            = sal_alloc(SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_RTP_CRH_2_CRH_N_QUERY_DESTINATION_ABOVE_UPDATE_BASE_INDEX_INT].storm_nominal_count         = sal_alloc(SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_RTP_CRH_2_CRH_N_QUERY_DESTINATION_ABOVE_UPDATE_BASE_INDEX_INT].storm_detection_occurrences = sal_alloc(SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_RTP_CRH_2_CRH_N_QUERY_DESTINATION_ABOVE_UPDATE_BASE_INDEX_INT].storm_detection_start_time  = sal_alloc(SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_RTP_CRH_2_CRH_N_QUERY_DESTINATION_ABOVE_UPDATE_BASE_INDEX_INT].statistics_count            , 0, SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_RTP_CRH_2_CRH_N_QUERY_DESTINATION_ABOVE_UPDATE_BASE_INDEX_INT].storm_nominal_count         , 0, SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_RTP_CRH_2_CRH_N_QUERY_DESTINATION_ABOVE_UPDATE_BASE_INDEX_INT].storm_detection_occurrences , 0, SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_RTP_CRH_2_CRH_N_QUERY_DESTINATION_ABOVE_UPDATE_BASE_INDEX_INT].storm_detection_start_time  , 0, SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_RTP_CRH_3_CRH_N_QUERY_EMPTY_LINK_MAP_INT].name = "RTP_CRH_crh[n]QueryEmptyLinkMapInt";
#endif
    fe3200_interrupts[FE3200_INT_RTP_CRH_3_CRH_N_QUERY_EMPTY_LINK_MAP_INT].id              = FE3200_INT_RTP_CRH_3_CRH_N_QUERY_EMPTY_LINK_MAP_INT;
    fe3200_interrupts[FE3200_INT_RTP_CRH_3_CRH_N_QUERY_EMPTY_LINK_MAP_INT].reg             = RTP_CRH_INTERRUPT_REGISTERr;
    fe3200_interrupts[FE3200_INT_RTP_CRH_3_CRH_N_QUERY_EMPTY_LINK_MAP_INT].reg_test        = RTP_CRH_INTERRUPT_REGISTER_TESTr;
    fe3200_interrupts[FE3200_INT_RTP_CRH_3_CRH_N_QUERY_EMPTY_LINK_MAP_INT].reg_index       = 3;
    fe3200_interrupts[FE3200_INT_RTP_CRH_3_CRH_N_QUERY_EMPTY_LINK_MAP_INT].field           = CRH_N_QUERY_EMPTY_LINK_MAP_INTf;
    fe3200_interrupts[FE3200_INT_RTP_CRH_3_CRH_N_QUERY_EMPTY_LINK_MAP_INT].mask_reg        = RTP_CRH_INTERRUPT_MASK_REGISTERr;
    fe3200_interrupts[FE3200_INT_RTP_CRH_3_CRH_N_QUERY_EMPTY_LINK_MAP_INT].mask_reg_index  = 3;
    fe3200_interrupts[FE3200_INT_RTP_CRH_3_CRH_N_QUERY_EMPTY_LINK_MAP_INT].mask_field      = CRH_N_QUERY_EMPTY_LINK_MAP_INT_MASKf;
    fe3200_interrupts[FE3200_INT_RTP_CRH_3_CRH_N_QUERY_EMPTY_LINK_MAP_INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    fe3200_interrupts[FE3200_INT_RTP_CRH_3_CRH_N_QUERY_EMPTY_LINK_MAP_INT].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_RTP_CRH_3_CRH_N_QUERY_EMPTY_LINK_MAP_INT].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_RTP_CRH_3_CRH_N_QUERY_EMPTY_LINK_MAP_INT].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_RTP_CRH_3_CRH_N_QUERY_EMPTY_LINK_MAP_INT].statistics_count            = sal_alloc(SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_RTP_CRH_3_CRH_N_QUERY_EMPTY_LINK_MAP_INT].storm_nominal_count         = sal_alloc(SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_RTP_CRH_3_CRH_N_QUERY_EMPTY_LINK_MAP_INT].storm_detection_occurrences = sal_alloc(SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_RTP_CRH_3_CRH_N_QUERY_EMPTY_LINK_MAP_INT].storm_detection_start_time  = sal_alloc(SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_RTP_CRH_3_CRH_N_QUERY_EMPTY_LINK_MAP_INT].statistics_count            , 0, SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_RTP_CRH_3_CRH_N_QUERY_EMPTY_LINK_MAP_INT].storm_nominal_count         , 0, SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_RTP_CRH_3_CRH_N_QUERY_EMPTY_LINK_MAP_INT].storm_detection_occurrences , 0, SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_RTP_CRH_3_CRH_N_QUERY_EMPTY_LINK_MAP_INT].storm_detection_start_time  , 0, SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_RTP_CRH_3_CRH_N_QUERY_DESTINATION_ABOVE_MAX_BASE_INDEX_INT].name = "RTP_CRH_crh[n]QueryDestinationAboveMaxBaseIndexInt";
#endif
    fe3200_interrupts[FE3200_INT_RTP_CRH_3_CRH_N_QUERY_DESTINATION_ABOVE_MAX_BASE_INDEX_INT].id              = FE3200_INT_RTP_CRH_3_CRH_N_QUERY_DESTINATION_ABOVE_MAX_BASE_INDEX_INT;
    fe3200_interrupts[FE3200_INT_RTP_CRH_3_CRH_N_QUERY_DESTINATION_ABOVE_MAX_BASE_INDEX_INT].reg             = RTP_CRH_INTERRUPT_REGISTERr;
    fe3200_interrupts[FE3200_INT_RTP_CRH_3_CRH_N_QUERY_DESTINATION_ABOVE_MAX_BASE_INDEX_INT].reg_test        = RTP_CRH_INTERRUPT_REGISTER_TESTr;
    fe3200_interrupts[FE3200_INT_RTP_CRH_3_CRH_N_QUERY_DESTINATION_ABOVE_MAX_BASE_INDEX_INT].reg_index       = 3;
    fe3200_interrupts[FE3200_INT_RTP_CRH_3_CRH_N_QUERY_DESTINATION_ABOVE_MAX_BASE_INDEX_INT].field           = CRH_N_QUERY_DESTINATION_ABOVE_MAX_BASE_INDEX_INTf;
    fe3200_interrupts[FE3200_INT_RTP_CRH_3_CRH_N_QUERY_DESTINATION_ABOVE_MAX_BASE_INDEX_INT].mask_reg        = RTP_CRH_INTERRUPT_MASK_REGISTERr;
    fe3200_interrupts[FE3200_INT_RTP_CRH_3_CRH_N_QUERY_DESTINATION_ABOVE_MAX_BASE_INDEX_INT].mask_reg_index  = 3;
    fe3200_interrupts[FE3200_INT_RTP_CRH_3_CRH_N_QUERY_DESTINATION_ABOVE_MAX_BASE_INDEX_INT].mask_field      = CRH_N_QUERY_DESTINATION_ABOVE_MAX_BASE_INDEX_INT_MASKf;
    fe3200_interrupts[FE3200_INT_RTP_CRH_3_CRH_N_QUERY_DESTINATION_ABOVE_MAX_BASE_INDEX_INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    fe3200_interrupts[FE3200_INT_RTP_CRH_3_CRH_N_QUERY_DESTINATION_ABOVE_MAX_BASE_INDEX_INT].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_RTP_CRH_3_CRH_N_QUERY_DESTINATION_ABOVE_MAX_BASE_INDEX_INT].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_RTP_CRH_3_CRH_N_QUERY_DESTINATION_ABOVE_MAX_BASE_INDEX_INT].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_RTP_CRH_3_CRH_N_QUERY_DESTINATION_ABOVE_MAX_BASE_INDEX_INT].statistics_count            = sal_alloc(SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_RTP_CRH_3_CRH_N_QUERY_DESTINATION_ABOVE_MAX_BASE_INDEX_INT].storm_nominal_count         = sal_alloc(SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_RTP_CRH_3_CRH_N_QUERY_DESTINATION_ABOVE_MAX_BASE_INDEX_INT].storm_detection_occurrences = sal_alloc(SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_RTP_CRH_3_CRH_N_QUERY_DESTINATION_ABOVE_MAX_BASE_INDEX_INT].storm_detection_start_time  = sal_alloc(SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_RTP_CRH_3_CRH_N_QUERY_DESTINATION_ABOVE_MAX_BASE_INDEX_INT].statistics_count            , 0, SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_RTP_CRH_3_CRH_N_QUERY_DESTINATION_ABOVE_MAX_BASE_INDEX_INT].storm_nominal_count         , 0, SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_RTP_CRH_3_CRH_N_QUERY_DESTINATION_ABOVE_MAX_BASE_INDEX_INT].storm_detection_occurrences , 0, SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_RTP_CRH_3_CRH_N_QUERY_DESTINATION_ABOVE_MAX_BASE_INDEX_INT].storm_detection_start_time  , 0, SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_RTP_CRH_3_CRH_N_QUERY_DESTINATION_ABOVE_UPDATE_BASE_INDEX_INT].name = "RTP_CRH_crh[n]QueryDestinationAboveUpdateBaseIndexInt";
#endif
    fe3200_interrupts[FE3200_INT_RTP_CRH_3_CRH_N_QUERY_DESTINATION_ABOVE_UPDATE_BASE_INDEX_INT].id              = FE3200_INT_RTP_CRH_3_CRH_N_QUERY_DESTINATION_ABOVE_UPDATE_BASE_INDEX_INT;
    fe3200_interrupts[FE3200_INT_RTP_CRH_3_CRH_N_QUERY_DESTINATION_ABOVE_UPDATE_BASE_INDEX_INT].reg             = RTP_CRH_INTERRUPT_REGISTERr;
    fe3200_interrupts[FE3200_INT_RTP_CRH_3_CRH_N_QUERY_DESTINATION_ABOVE_UPDATE_BASE_INDEX_INT].reg_test        = RTP_CRH_INTERRUPT_REGISTER_TESTr;
    fe3200_interrupts[FE3200_INT_RTP_CRH_3_CRH_N_QUERY_DESTINATION_ABOVE_UPDATE_BASE_INDEX_INT].reg_index       = 3;
    fe3200_interrupts[FE3200_INT_RTP_CRH_3_CRH_N_QUERY_DESTINATION_ABOVE_UPDATE_BASE_INDEX_INT].field           = CRH_N_QUERY_DESTINATION_ABOVE_UPDATE_BASE_INDEX_INTf;
    fe3200_interrupts[FE3200_INT_RTP_CRH_3_CRH_N_QUERY_DESTINATION_ABOVE_UPDATE_BASE_INDEX_INT].mask_reg        = RTP_CRH_INTERRUPT_MASK_REGISTERr;
    fe3200_interrupts[FE3200_INT_RTP_CRH_3_CRH_N_QUERY_DESTINATION_ABOVE_UPDATE_BASE_INDEX_INT].mask_reg_index  = 3;
    fe3200_interrupts[FE3200_INT_RTP_CRH_3_CRH_N_QUERY_DESTINATION_ABOVE_UPDATE_BASE_INDEX_INT].mask_field      = CRH_N_QUERY_DESTINATION_ABOVE_UPDATE_BASE_INDEX_INT_MASKf;
    fe3200_interrupts[FE3200_INT_RTP_CRH_3_CRH_N_QUERY_DESTINATION_ABOVE_UPDATE_BASE_INDEX_INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    fe3200_interrupts[FE3200_INT_RTP_CRH_3_CRH_N_QUERY_DESTINATION_ABOVE_UPDATE_BASE_INDEX_INT].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_RTP_CRH_3_CRH_N_QUERY_DESTINATION_ABOVE_UPDATE_BASE_INDEX_INT].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_RTP_CRH_3_CRH_N_QUERY_DESTINATION_ABOVE_UPDATE_BASE_INDEX_INT].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_RTP_CRH_3_CRH_N_QUERY_DESTINATION_ABOVE_UPDATE_BASE_INDEX_INT].statistics_count            = sal_alloc(SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_RTP_CRH_3_CRH_N_QUERY_DESTINATION_ABOVE_UPDATE_BASE_INDEX_INT].storm_nominal_count         = sal_alloc(SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_RTP_CRH_3_CRH_N_QUERY_DESTINATION_ABOVE_UPDATE_BASE_INDEX_INT].storm_detection_occurrences = sal_alloc(SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_RTP_CRH_3_CRH_N_QUERY_DESTINATION_ABOVE_UPDATE_BASE_INDEX_INT].storm_detection_start_time  = sal_alloc(SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_RTP_CRH_3_CRH_N_QUERY_DESTINATION_ABOVE_UPDATE_BASE_INDEX_INT].statistics_count            , 0, SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_RTP_CRH_3_CRH_N_QUERY_DESTINATION_ABOVE_UPDATE_BASE_INDEX_INT].storm_nominal_count         , 0, SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_RTP_CRH_3_CRH_N_QUERY_DESTINATION_ABOVE_UPDATE_BASE_INDEX_INT].storm_detection_occurrences , 0, SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_RTP_CRH_3_CRH_N_QUERY_DESTINATION_ABOVE_UPDATE_BASE_INDEX_INT].storm_detection_start_time  , 0, SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_RTP_GENERAL_LINK_INTEGRITY_CHANGED_INT].name = "RTP_GENERAL_LinkIntegrityChangedInt";
#endif
    fe3200_interrupts[FE3200_INT_RTP_GENERAL_LINK_INTEGRITY_CHANGED_INT].id              = FE3200_INT_RTP_GENERAL_LINK_INTEGRITY_CHANGED_INT;
    fe3200_interrupts[FE3200_INT_RTP_GENERAL_LINK_INTEGRITY_CHANGED_INT].reg             = RTP_GENERAL_INTERRUPT_REGISTERr;
    fe3200_interrupts[FE3200_INT_RTP_GENERAL_LINK_INTEGRITY_CHANGED_INT].reg_test        = RTP_GENERAL_INTERRUPT_REGISTER_TESTr;
    fe3200_interrupts[FE3200_INT_RTP_GENERAL_LINK_INTEGRITY_CHANGED_INT].reg_index       = 0;
    fe3200_interrupts[FE3200_INT_RTP_GENERAL_LINK_INTEGRITY_CHANGED_INT].field           = LINK_INTEGRITY_CHANGED_INTf;
    fe3200_interrupts[FE3200_INT_RTP_GENERAL_LINK_INTEGRITY_CHANGED_INT].mask_reg        = RTP_GENERAL_INTERRUPT_MASK_REGISTERr;
    fe3200_interrupts[FE3200_INT_RTP_GENERAL_LINK_INTEGRITY_CHANGED_INT].mask_reg_index  = 0;
    fe3200_interrupts[FE3200_INT_RTP_GENERAL_LINK_INTEGRITY_CHANGED_INT].mask_field      = LINK_INTEGRITY_CHANGED_INT_MASKf;
    fe3200_interrupts[FE3200_INT_RTP_GENERAL_LINK_INTEGRITY_CHANGED_INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    fe3200_interrupts[FE3200_INT_RTP_GENERAL_LINK_INTEGRITY_CHANGED_INT].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_RTP_GENERAL_LINK_INTEGRITY_CHANGED_INT].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_RTP_GENERAL_LINK_INTEGRITY_CHANGED_INT].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_RTP_GENERAL_LINK_INTEGRITY_CHANGED_INT].statistics_count            = sal_alloc(SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_RTP_GENERAL_LINK_INTEGRITY_CHANGED_INT].storm_nominal_count         = sal_alloc(SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_RTP_GENERAL_LINK_INTEGRITY_CHANGED_INT].storm_detection_occurrences = sal_alloc(SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_RTP_GENERAL_LINK_INTEGRITY_CHANGED_INT].storm_detection_start_time  = sal_alloc(SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_RTP_GENERAL_LINK_INTEGRITY_CHANGED_INT].statistics_count            , 0, SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_RTP_GENERAL_LINK_INTEGRITY_CHANGED_INT].storm_nominal_count         , 0, SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_RTP_GENERAL_LINK_INTEGRITY_CHANGED_INT].storm_detection_occurrences , 0, SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_RTP_GENERAL_LINK_INTEGRITY_CHANGED_INT].storm_detection_start_time  , 0, SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_RTP_GENERAL_UNICAST_TABLE_CHANGED_INT].name = "RTP_GENERAL_MaintenanceTableChangedInt";
#endif
    fe3200_interrupts[FE3200_INT_RTP_GENERAL_UNICAST_TABLE_CHANGED_INT].id              = FE3200_INT_RTP_GENERAL_UNICAST_TABLE_CHANGED_INT;
    fe3200_interrupts[FE3200_INT_RTP_GENERAL_UNICAST_TABLE_CHANGED_INT].reg             = RTP_GENERAL_INTERRUPT_REGISTERr;
    fe3200_interrupts[FE3200_INT_RTP_GENERAL_UNICAST_TABLE_CHANGED_INT].reg_test        = RTP_GENERAL_INTERRUPT_REGISTER_TESTr;
    fe3200_interrupts[FE3200_INT_RTP_GENERAL_UNICAST_TABLE_CHANGED_INT].reg_index       = 0;
    fe3200_interrupts[FE3200_INT_RTP_GENERAL_UNICAST_TABLE_CHANGED_INT].field           = UNICAST_TABLE_CHANGED_INTf;
    fe3200_interrupts[FE3200_INT_RTP_GENERAL_UNICAST_TABLE_CHANGED_INT].mask_reg        = RTP_GENERAL_INTERRUPT_MASK_REGISTERr;
    fe3200_interrupts[FE3200_INT_RTP_GENERAL_UNICAST_TABLE_CHANGED_INT].mask_reg_index  = 0;
    fe3200_interrupts[FE3200_INT_RTP_GENERAL_UNICAST_TABLE_CHANGED_INT].mask_field      = MAINTENANCE_TABLE_CHANGED_INT_MASKf;
    fe3200_interrupts[FE3200_INT_RTP_GENERAL_UNICAST_TABLE_CHANGED_INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    fe3200_interrupts[FE3200_INT_RTP_GENERAL_UNICAST_TABLE_CHANGED_INT].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_RTP_GENERAL_UNICAST_TABLE_CHANGED_INT].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_RTP_GENERAL_UNICAST_TABLE_CHANGED_INT].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_RTP_GENERAL_UNICAST_TABLE_CHANGED_INT].statistics_count            = sal_alloc(SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_RTP_GENERAL_UNICAST_TABLE_CHANGED_INT].storm_nominal_count         = sal_alloc(SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_RTP_GENERAL_UNICAST_TABLE_CHANGED_INT].storm_detection_occurrences = sal_alloc(SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_RTP_GENERAL_UNICAST_TABLE_CHANGED_INT].storm_detection_start_time  = sal_alloc(SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_RTP_GENERAL_UNICAST_TABLE_CHANGED_INT].statistics_count            , 0, SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_RTP_GENERAL_UNICAST_TABLE_CHANGED_INT].storm_nominal_count         , 0, SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_RTP_GENERAL_UNICAST_TABLE_CHANGED_INT].storm_detection_occurrences , 0, SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_RTP_GENERAL_UNICAST_TABLE_CHANGED_INT].storm_detection_start_time  , 0, SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_RTP_GENERAL_MCID_OUT_OF_RANGE_INT].name = "RTP_GENERAL_McidOutOfRangeInt";
#endif
    fe3200_interrupts[FE3200_INT_RTP_GENERAL_MCID_OUT_OF_RANGE_INT].id              = FE3200_INT_RTP_GENERAL_MCID_OUT_OF_RANGE_INT;
    fe3200_interrupts[FE3200_INT_RTP_GENERAL_MCID_OUT_OF_RANGE_INT].reg             = RTP_GENERAL_INTERRUPT_REGISTERr;
    fe3200_interrupts[FE3200_INT_RTP_GENERAL_MCID_OUT_OF_RANGE_INT].reg_test        = RTP_GENERAL_INTERRUPT_REGISTER_TESTr;
    fe3200_interrupts[FE3200_INT_RTP_GENERAL_MCID_OUT_OF_RANGE_INT].reg_index       = 0;
    fe3200_interrupts[FE3200_INT_RTP_GENERAL_MCID_OUT_OF_RANGE_INT].field           = MCID_OUT_OF_RANGE_INTf;
    fe3200_interrupts[FE3200_INT_RTP_GENERAL_MCID_OUT_OF_RANGE_INT].mask_reg        = RTP_GENERAL_INTERRUPT_MASK_REGISTERr;
    fe3200_interrupts[FE3200_INT_RTP_GENERAL_MCID_OUT_OF_RANGE_INT].mask_reg_index  = 0;
    fe3200_interrupts[FE3200_INT_RTP_GENERAL_MCID_OUT_OF_RANGE_INT].mask_field      = MCID_OUT_OF_RANGE_INT_MASKf;
    fe3200_interrupts[FE3200_INT_RTP_GENERAL_MCID_OUT_OF_RANGE_INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    fe3200_interrupts[FE3200_INT_RTP_GENERAL_MCID_OUT_OF_RANGE_INT].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_RTP_GENERAL_MCID_OUT_OF_RANGE_INT].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_RTP_GENERAL_MCID_OUT_OF_RANGE_INT].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_RTP_GENERAL_MCID_OUT_OF_RANGE_INT].statistics_count            = sal_alloc(SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_RTP_GENERAL_MCID_OUT_OF_RANGE_INT].storm_nominal_count         = sal_alloc(SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_RTP_GENERAL_MCID_OUT_OF_RANGE_INT].storm_detection_occurrences = sal_alloc(SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_RTP_GENERAL_MCID_OUT_OF_RANGE_INT].storm_detection_start_time  = sal_alloc(SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_RTP_GENERAL_MCID_OUT_OF_RANGE_INT].statistics_count            , 0, SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_RTP_GENERAL_MCID_OUT_OF_RANGE_INT].storm_nominal_count         , 0, SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_RTP_GENERAL_MCID_OUT_OF_RANGE_INT].storm_detection_occurrences , 0, SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_RTP_GENERAL_MCID_OUT_OF_RANGE_INT].storm_detection_start_time  , 0, SOC_FE3200_NOF_INSTANCES_RTP * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_DCMC_DCQ_0_LB_CNT_UNDERFLOW_P_0_INT].name = "DCMC_Dcq0LbCntUnderflowP0Int";
#endif
    fe3200_interrupts[FE3200_INT_DCMC_DCQ_0_LB_CNT_UNDERFLOW_P_0_INT].id              = FE3200_INT_DCMC_DCQ_0_LB_CNT_UNDERFLOW_P_0_INT;
    fe3200_interrupts[FE3200_INT_DCMC_DCQ_0_LB_CNT_UNDERFLOW_P_0_INT].reg             = DCMC_INTERRUPT_REGISTERr;
    fe3200_interrupts[FE3200_INT_DCMC_DCQ_0_LB_CNT_UNDERFLOW_P_0_INT].reg_test        = DCMC_INTERRUPT_REGISTER_TESTr;
    fe3200_interrupts[FE3200_INT_DCMC_DCQ_0_LB_CNT_UNDERFLOW_P_0_INT].reg_index       = 0;
    fe3200_interrupts[FE3200_INT_DCMC_DCQ_0_LB_CNT_UNDERFLOW_P_0_INT].field           = DCQ_0_LB_CNT_UNDERFLOW_P_0_INTf;
    fe3200_interrupts[FE3200_INT_DCMC_DCQ_0_LB_CNT_UNDERFLOW_P_0_INT].mask_reg        = DCMC_INTERRUPT_MASK_REGISTERr;
    fe3200_interrupts[FE3200_INT_DCMC_DCQ_0_LB_CNT_UNDERFLOW_P_0_INT].mask_reg_index  = 0;
    fe3200_interrupts[FE3200_INT_DCMC_DCQ_0_LB_CNT_UNDERFLOW_P_0_INT].mask_field      = DCQ_0_LB_CNT_UNDERFLOW_P_0_INT_MASKf;
    fe3200_interrupts[FE3200_INT_DCMC_DCQ_0_LB_CNT_UNDERFLOW_P_0_INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    fe3200_interrupts[FE3200_INT_DCMC_DCQ_0_LB_CNT_UNDERFLOW_P_0_INT].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_DCMC_DCQ_0_LB_CNT_UNDERFLOW_P_0_INT].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_DCMC_DCQ_0_LB_CNT_UNDERFLOW_P_0_INT].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_DCMC_DCQ_0_LB_CNT_UNDERFLOW_P_0_INT].statistics_count            = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCMC * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCMC_DCQ_0_LB_CNT_UNDERFLOW_P_0_INT].storm_nominal_count         = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCMC * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCMC_DCQ_0_LB_CNT_UNDERFLOW_P_0_INT].storm_detection_occurrences = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCMC * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCMC_DCQ_0_LB_CNT_UNDERFLOW_P_0_INT].storm_detection_start_time  = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCMC * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_DCMC_DCQ_0_LB_CNT_UNDERFLOW_P_0_INT].statistics_count            , 0, SOC_FE3200_NOF_INSTANCES_DCMC * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCMC_DCQ_0_LB_CNT_UNDERFLOW_P_0_INT].storm_nominal_count         , 0, SOC_FE3200_NOF_INSTANCES_DCMC * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCMC_DCQ_0_LB_CNT_UNDERFLOW_P_0_INT].storm_detection_occurrences , 0, SOC_FE3200_NOF_INSTANCES_DCMC * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCMC_DCQ_0_LB_CNT_UNDERFLOW_P_0_INT].storm_detection_start_time  , 0, SOC_FE3200_NOF_INSTANCES_DCMC * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_DCMC_DCQ_0_LB_CNT_UNDERFLOW_P_1_INT].name = "DCMC_Dcq0LbCntUnderflowP1Int";
#endif
    fe3200_interrupts[FE3200_INT_DCMC_DCQ_0_LB_CNT_UNDERFLOW_P_1_INT].id              = FE3200_INT_DCMC_DCQ_0_LB_CNT_UNDERFLOW_P_1_INT;
    fe3200_interrupts[FE3200_INT_DCMC_DCQ_0_LB_CNT_UNDERFLOW_P_1_INT].reg             = DCMC_INTERRUPT_REGISTERr;
    fe3200_interrupts[FE3200_INT_DCMC_DCQ_0_LB_CNT_UNDERFLOW_P_1_INT].reg_test        = DCMC_INTERRUPT_REGISTER_TESTr;
    fe3200_interrupts[FE3200_INT_DCMC_DCQ_0_LB_CNT_UNDERFLOW_P_1_INT].reg_index       = 0;
    fe3200_interrupts[FE3200_INT_DCMC_DCQ_0_LB_CNT_UNDERFLOW_P_1_INT].field           = DCQ_0_LB_CNT_UNDERFLOW_P_1_INTf;
    fe3200_interrupts[FE3200_INT_DCMC_DCQ_0_LB_CNT_UNDERFLOW_P_1_INT].mask_reg        = DCMC_INTERRUPT_MASK_REGISTERr;
    fe3200_interrupts[FE3200_INT_DCMC_DCQ_0_LB_CNT_UNDERFLOW_P_1_INT].mask_reg_index  = 0;
    fe3200_interrupts[FE3200_INT_DCMC_DCQ_0_LB_CNT_UNDERFLOW_P_1_INT].mask_field      = DCQ_0_LB_CNT_UNDERFLOW_P_1_INT_MASKf;
    fe3200_interrupts[FE3200_INT_DCMC_DCQ_0_LB_CNT_UNDERFLOW_P_1_INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    fe3200_interrupts[FE3200_INT_DCMC_DCQ_0_LB_CNT_UNDERFLOW_P_1_INT].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_DCMC_DCQ_0_LB_CNT_UNDERFLOW_P_1_INT].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_DCMC_DCQ_0_LB_CNT_UNDERFLOW_P_1_INT].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_DCMC_DCQ_0_LB_CNT_UNDERFLOW_P_1_INT].statistics_count            = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCMC * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCMC_DCQ_0_LB_CNT_UNDERFLOW_P_1_INT].storm_nominal_count         = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCMC * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCMC_DCQ_0_LB_CNT_UNDERFLOW_P_1_INT].storm_detection_occurrences = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCMC * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCMC_DCQ_0_LB_CNT_UNDERFLOW_P_1_INT].storm_detection_start_time  = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCMC * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_DCMC_DCQ_0_LB_CNT_UNDERFLOW_P_1_INT].statistics_count            , 0, SOC_FE3200_NOF_INSTANCES_DCMC * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCMC_DCQ_0_LB_CNT_UNDERFLOW_P_1_INT].storm_nominal_count         , 0, SOC_FE3200_NOF_INSTANCES_DCMC * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCMC_DCQ_0_LB_CNT_UNDERFLOW_P_1_INT].storm_detection_occurrences , 0, SOC_FE3200_NOF_INSTANCES_DCMC * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCMC_DCQ_0_LB_CNT_UNDERFLOW_P_1_INT].storm_detection_start_time  , 0, SOC_FE3200_NOF_INSTANCES_DCMC * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_DCMC_DCQ_0_LB_CNT_UNDERFLOW_P_2_INT].name = "DCMC_Dcq0LbCntUnderflowP2Int";
#endif
    fe3200_interrupts[FE3200_INT_DCMC_DCQ_0_LB_CNT_UNDERFLOW_P_2_INT].id              = FE3200_INT_DCMC_DCQ_0_LB_CNT_UNDERFLOW_P_2_INT;
    fe3200_interrupts[FE3200_INT_DCMC_DCQ_0_LB_CNT_UNDERFLOW_P_2_INT].reg             = DCMC_INTERRUPT_REGISTERr;
    fe3200_interrupts[FE3200_INT_DCMC_DCQ_0_LB_CNT_UNDERFLOW_P_2_INT].reg_test        = DCMC_INTERRUPT_REGISTER_TESTr;
    fe3200_interrupts[FE3200_INT_DCMC_DCQ_0_LB_CNT_UNDERFLOW_P_2_INT].reg_index       = 0;
    fe3200_interrupts[FE3200_INT_DCMC_DCQ_0_LB_CNT_UNDERFLOW_P_2_INT].field           = DCQ_0_LB_CNT_UNDERFLOW_P_2_INTf;
    fe3200_interrupts[FE3200_INT_DCMC_DCQ_0_LB_CNT_UNDERFLOW_P_2_INT].mask_reg        = DCMC_INTERRUPT_MASK_REGISTERr;
    fe3200_interrupts[FE3200_INT_DCMC_DCQ_0_LB_CNT_UNDERFLOW_P_2_INT].mask_reg_index  = 0;
    fe3200_interrupts[FE3200_INT_DCMC_DCQ_0_LB_CNT_UNDERFLOW_P_2_INT].mask_field      = DCQ_0_LB_CNT_UNDERFLOW_P_2_INT_MASKf;
    fe3200_interrupts[FE3200_INT_DCMC_DCQ_0_LB_CNT_UNDERFLOW_P_2_INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    fe3200_interrupts[FE3200_INT_DCMC_DCQ_0_LB_CNT_UNDERFLOW_P_2_INT].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_DCMC_DCQ_0_LB_CNT_UNDERFLOW_P_2_INT].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_DCMC_DCQ_0_LB_CNT_UNDERFLOW_P_2_INT].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_DCMC_DCQ_0_LB_CNT_UNDERFLOW_P_2_INT].statistics_count            = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCMC * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCMC_DCQ_0_LB_CNT_UNDERFLOW_P_2_INT].storm_nominal_count         = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCMC * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCMC_DCQ_0_LB_CNT_UNDERFLOW_P_2_INT].storm_detection_occurrences = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCMC * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCMC_DCQ_0_LB_CNT_UNDERFLOW_P_2_INT].storm_detection_start_time  = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCMC * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_DCMC_DCQ_0_LB_CNT_UNDERFLOW_P_2_INT].statistics_count            , 0, SOC_FE3200_NOF_INSTANCES_DCMC * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCMC_DCQ_0_LB_CNT_UNDERFLOW_P_2_INT].storm_nominal_count         , 0, SOC_FE3200_NOF_INSTANCES_DCMC * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCMC_DCQ_0_LB_CNT_UNDERFLOW_P_2_INT].storm_detection_occurrences , 0, SOC_FE3200_NOF_INSTANCES_DCMC * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCMC_DCQ_0_LB_CNT_UNDERFLOW_P_2_INT].storm_detection_start_time  , 0, SOC_FE3200_NOF_INSTANCES_DCMC * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_DCMC_DCQ_1_LB_CNT_UNDERFLOW_P_0_INT].name = "DCMC_Dcq1LbCntUnderflowP0Int";
#endif
    fe3200_interrupts[FE3200_INT_DCMC_DCQ_1_LB_CNT_UNDERFLOW_P_0_INT].id              = FE3200_INT_DCMC_DCQ_1_LB_CNT_UNDERFLOW_P_0_INT;
    fe3200_interrupts[FE3200_INT_DCMC_DCQ_1_LB_CNT_UNDERFLOW_P_0_INT].reg             = DCMC_INTERRUPT_REGISTERr;
    fe3200_interrupts[FE3200_INT_DCMC_DCQ_1_LB_CNT_UNDERFLOW_P_0_INT].reg_test        = DCMC_INTERRUPT_REGISTER_TESTr;
    fe3200_interrupts[FE3200_INT_DCMC_DCQ_1_LB_CNT_UNDERFLOW_P_0_INT].reg_index       = 0;
    fe3200_interrupts[FE3200_INT_DCMC_DCQ_1_LB_CNT_UNDERFLOW_P_0_INT].field           = DCQ_1_LB_CNT_UNDERFLOW_P_0_INTf;
    fe3200_interrupts[FE3200_INT_DCMC_DCQ_1_LB_CNT_UNDERFLOW_P_0_INT].mask_reg        = DCMC_INTERRUPT_MASK_REGISTERr;
    fe3200_interrupts[FE3200_INT_DCMC_DCQ_1_LB_CNT_UNDERFLOW_P_0_INT].mask_reg_index  = 0;
    fe3200_interrupts[FE3200_INT_DCMC_DCQ_1_LB_CNT_UNDERFLOW_P_0_INT].mask_field      = DCQ_1_LB_CNT_UNDERFLOW_P_0_INT_MASKf;
    fe3200_interrupts[FE3200_INT_DCMC_DCQ_1_LB_CNT_UNDERFLOW_P_0_INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    fe3200_interrupts[FE3200_INT_DCMC_DCQ_1_LB_CNT_UNDERFLOW_P_0_INT].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_DCMC_DCQ_1_LB_CNT_UNDERFLOW_P_0_INT].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_DCMC_DCQ_1_LB_CNT_UNDERFLOW_P_0_INT].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_DCMC_DCQ_1_LB_CNT_UNDERFLOW_P_0_INT].statistics_count            = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCMC * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCMC_DCQ_1_LB_CNT_UNDERFLOW_P_0_INT].storm_nominal_count         = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCMC * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCMC_DCQ_1_LB_CNT_UNDERFLOW_P_0_INT].storm_detection_occurrences = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCMC * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCMC_DCQ_1_LB_CNT_UNDERFLOW_P_0_INT].storm_detection_start_time  = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCMC * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_DCMC_DCQ_1_LB_CNT_UNDERFLOW_P_0_INT].statistics_count            , 0, SOC_FE3200_NOF_INSTANCES_DCMC * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCMC_DCQ_1_LB_CNT_UNDERFLOW_P_0_INT].storm_nominal_count         , 0, SOC_FE3200_NOF_INSTANCES_DCMC * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCMC_DCQ_1_LB_CNT_UNDERFLOW_P_0_INT].storm_detection_occurrences , 0, SOC_FE3200_NOF_INSTANCES_DCMC * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCMC_DCQ_1_LB_CNT_UNDERFLOW_P_0_INT].storm_detection_start_time  , 0, SOC_FE3200_NOF_INSTANCES_DCMC * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_DCMC_DCQ_1_LB_CNT_UNDERFLOW_P_1_INT].name = "DCMC_Dcq1LbCntUnderflowP1Int";
#endif
    fe3200_interrupts[FE3200_INT_DCMC_DCQ_1_LB_CNT_UNDERFLOW_P_1_INT].id              = FE3200_INT_DCMC_DCQ_1_LB_CNT_UNDERFLOW_P_1_INT;
    fe3200_interrupts[FE3200_INT_DCMC_DCQ_1_LB_CNT_UNDERFLOW_P_1_INT].reg             = DCMC_INTERRUPT_REGISTERr;
    fe3200_interrupts[FE3200_INT_DCMC_DCQ_1_LB_CNT_UNDERFLOW_P_1_INT].reg_test        = DCMC_INTERRUPT_REGISTER_TESTr;
    fe3200_interrupts[FE3200_INT_DCMC_DCQ_1_LB_CNT_UNDERFLOW_P_1_INT].reg_index       = 0;
    fe3200_interrupts[FE3200_INT_DCMC_DCQ_1_LB_CNT_UNDERFLOW_P_1_INT].field           = DCQ_1_LB_CNT_UNDERFLOW_P_1_INTf;
    fe3200_interrupts[FE3200_INT_DCMC_DCQ_1_LB_CNT_UNDERFLOW_P_1_INT].mask_reg        = DCMC_INTERRUPT_MASK_REGISTERr;
    fe3200_interrupts[FE3200_INT_DCMC_DCQ_1_LB_CNT_UNDERFLOW_P_1_INT].mask_reg_index  = 0;
    fe3200_interrupts[FE3200_INT_DCMC_DCQ_1_LB_CNT_UNDERFLOW_P_1_INT].mask_field      = DCQ_1_LB_CNT_UNDERFLOW_P_1_INT_MASKf;
    fe3200_interrupts[FE3200_INT_DCMC_DCQ_1_LB_CNT_UNDERFLOW_P_1_INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    fe3200_interrupts[FE3200_INT_DCMC_DCQ_1_LB_CNT_UNDERFLOW_P_1_INT].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_DCMC_DCQ_1_LB_CNT_UNDERFLOW_P_1_INT].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_DCMC_DCQ_1_LB_CNT_UNDERFLOW_P_1_INT].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_DCMC_DCQ_1_LB_CNT_UNDERFLOW_P_1_INT].statistics_count            = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCMC * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCMC_DCQ_1_LB_CNT_UNDERFLOW_P_1_INT].storm_nominal_count         = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCMC * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCMC_DCQ_1_LB_CNT_UNDERFLOW_P_1_INT].storm_detection_occurrences = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCMC * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCMC_DCQ_1_LB_CNT_UNDERFLOW_P_1_INT].storm_detection_start_time  = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCMC * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_DCMC_DCQ_1_LB_CNT_UNDERFLOW_P_1_INT].statistics_count            , 0, SOC_FE3200_NOF_INSTANCES_DCMC * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCMC_DCQ_1_LB_CNT_UNDERFLOW_P_1_INT].storm_nominal_count         , 0, SOC_FE3200_NOF_INSTANCES_DCMC * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCMC_DCQ_1_LB_CNT_UNDERFLOW_P_1_INT].storm_detection_occurrences , 0, SOC_FE3200_NOF_INSTANCES_DCMC * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCMC_DCQ_1_LB_CNT_UNDERFLOW_P_1_INT].storm_detection_start_time  , 0, SOC_FE3200_NOF_INSTANCES_DCMC * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_DCMC_DCQ_1_LB_CNT_UNDERFLOW_P_2_INT].name = "DCMC_Dcq1LbCntUnderflowP2Int";
#endif
    fe3200_interrupts[FE3200_INT_DCMC_DCQ_1_LB_CNT_UNDERFLOW_P_2_INT].id              = FE3200_INT_DCMC_DCQ_1_LB_CNT_UNDERFLOW_P_2_INT;
    fe3200_interrupts[FE3200_INT_DCMC_DCQ_1_LB_CNT_UNDERFLOW_P_2_INT].reg             = DCMC_INTERRUPT_REGISTERr;
    fe3200_interrupts[FE3200_INT_DCMC_DCQ_1_LB_CNT_UNDERFLOW_P_2_INT].reg_test        = DCMC_INTERRUPT_REGISTER_TESTr;
    fe3200_interrupts[FE3200_INT_DCMC_DCQ_1_LB_CNT_UNDERFLOW_P_2_INT].reg_index       = 0;
    fe3200_interrupts[FE3200_INT_DCMC_DCQ_1_LB_CNT_UNDERFLOW_P_2_INT].field           = DCQ_1_LB_CNT_UNDERFLOW_P_2_INTf;
    fe3200_interrupts[FE3200_INT_DCMC_DCQ_1_LB_CNT_UNDERFLOW_P_2_INT].mask_reg        = DCMC_INTERRUPT_MASK_REGISTERr;
    fe3200_interrupts[FE3200_INT_DCMC_DCQ_1_LB_CNT_UNDERFLOW_P_2_INT].mask_reg_index  = 0;
    fe3200_interrupts[FE3200_INT_DCMC_DCQ_1_LB_CNT_UNDERFLOW_P_2_INT].mask_field      = DCQ_1_LB_CNT_UNDERFLOW_P_2_INT_MASKf;
    fe3200_interrupts[FE3200_INT_DCMC_DCQ_1_LB_CNT_UNDERFLOW_P_2_INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    fe3200_interrupts[FE3200_INT_DCMC_DCQ_1_LB_CNT_UNDERFLOW_P_2_INT].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_DCMC_DCQ_1_LB_CNT_UNDERFLOW_P_2_INT].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_DCMC_DCQ_1_LB_CNT_UNDERFLOW_P_2_INT].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_DCMC_DCQ_1_LB_CNT_UNDERFLOW_P_2_INT].statistics_count            = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCMC * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCMC_DCQ_1_LB_CNT_UNDERFLOW_P_2_INT].storm_nominal_count         = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCMC * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCMC_DCQ_1_LB_CNT_UNDERFLOW_P_2_INT].storm_detection_occurrences = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCMC * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCMC_DCQ_1_LB_CNT_UNDERFLOW_P_2_INT].storm_detection_start_time  = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCMC * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_DCMC_DCQ_1_LB_CNT_UNDERFLOW_P_2_INT].statistics_count            , 0, SOC_FE3200_NOF_INSTANCES_DCMC * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCMC_DCQ_1_LB_CNT_UNDERFLOW_P_2_INT].storm_nominal_count         , 0, SOC_FE3200_NOF_INSTANCES_DCMC * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCMC_DCQ_1_LB_CNT_UNDERFLOW_P_2_INT].storm_detection_occurrences , 0, SOC_FE3200_NOF_INSTANCES_DCMC * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCMC_DCQ_1_LB_CNT_UNDERFLOW_P_2_INT].storm_detection_start_time  , 0, SOC_FE3200_NOF_INSTANCES_DCMC * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_DCMC_DCQ_2_LB_CNT_UNDERFLOW_P_0_INT].name = "DCMC_Dcq2LbCntUnderflowP0Int";
#endif
    fe3200_interrupts[FE3200_INT_DCMC_DCQ_2_LB_CNT_UNDERFLOW_P_0_INT].id              = FE3200_INT_DCMC_DCQ_2_LB_CNT_UNDERFLOW_P_0_INT;
    fe3200_interrupts[FE3200_INT_DCMC_DCQ_2_LB_CNT_UNDERFLOW_P_0_INT].reg             = DCMC_INTERRUPT_REGISTERr;
    fe3200_interrupts[FE3200_INT_DCMC_DCQ_2_LB_CNT_UNDERFLOW_P_0_INT].reg_test        = DCMC_INTERRUPT_REGISTER_TESTr;
    fe3200_interrupts[FE3200_INT_DCMC_DCQ_2_LB_CNT_UNDERFLOW_P_0_INT].reg_index       = 0;
    fe3200_interrupts[FE3200_INT_DCMC_DCQ_2_LB_CNT_UNDERFLOW_P_0_INT].field           = DCQ_2_LB_CNT_UNDERFLOW_P_0_INTf;
    fe3200_interrupts[FE3200_INT_DCMC_DCQ_2_LB_CNT_UNDERFLOW_P_0_INT].mask_reg        = DCMC_INTERRUPT_MASK_REGISTERr;
    fe3200_interrupts[FE3200_INT_DCMC_DCQ_2_LB_CNT_UNDERFLOW_P_0_INT].mask_reg_index  = 0;
    fe3200_interrupts[FE3200_INT_DCMC_DCQ_2_LB_CNT_UNDERFLOW_P_0_INT].mask_field      = DCQ_2_LB_CNT_UNDERFLOW_P_0_INT_MASKf;
    fe3200_interrupts[FE3200_INT_DCMC_DCQ_2_LB_CNT_UNDERFLOW_P_0_INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    fe3200_interrupts[FE3200_INT_DCMC_DCQ_2_LB_CNT_UNDERFLOW_P_0_INT].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_DCMC_DCQ_2_LB_CNT_UNDERFLOW_P_0_INT].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_DCMC_DCQ_2_LB_CNT_UNDERFLOW_P_0_INT].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_DCMC_DCQ_2_LB_CNT_UNDERFLOW_P_0_INT].statistics_count            = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCMC * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCMC_DCQ_2_LB_CNT_UNDERFLOW_P_0_INT].storm_nominal_count         = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCMC * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCMC_DCQ_2_LB_CNT_UNDERFLOW_P_0_INT].storm_detection_occurrences = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCMC * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCMC_DCQ_2_LB_CNT_UNDERFLOW_P_0_INT].storm_detection_start_time  = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCMC * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_DCMC_DCQ_2_LB_CNT_UNDERFLOW_P_0_INT].statistics_count            , 0, SOC_FE3200_NOF_INSTANCES_DCMC * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCMC_DCQ_2_LB_CNT_UNDERFLOW_P_0_INT].storm_nominal_count         , 0, SOC_FE3200_NOF_INSTANCES_DCMC * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCMC_DCQ_2_LB_CNT_UNDERFLOW_P_0_INT].storm_detection_occurrences , 0, SOC_FE3200_NOF_INSTANCES_DCMC * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCMC_DCQ_2_LB_CNT_UNDERFLOW_P_0_INT].storm_detection_start_time  , 0, SOC_FE3200_NOF_INSTANCES_DCMC * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_DCMC_DCQ_2_LB_CNT_UNDERFLOW_P_1_INT].name = "DCMC_Dcq2LbCntUnderflowP1Int";
#endif
    fe3200_interrupts[FE3200_INT_DCMC_DCQ_2_LB_CNT_UNDERFLOW_P_1_INT].id              = FE3200_INT_DCMC_DCQ_2_LB_CNT_UNDERFLOW_P_1_INT;
    fe3200_interrupts[FE3200_INT_DCMC_DCQ_2_LB_CNT_UNDERFLOW_P_1_INT].reg             = DCMC_INTERRUPT_REGISTERr;
    fe3200_interrupts[FE3200_INT_DCMC_DCQ_2_LB_CNT_UNDERFLOW_P_1_INT].reg_test        = DCMC_INTERRUPT_REGISTER_TESTr;
    fe3200_interrupts[FE3200_INT_DCMC_DCQ_2_LB_CNT_UNDERFLOW_P_1_INT].reg_index       = 0;
    fe3200_interrupts[FE3200_INT_DCMC_DCQ_2_LB_CNT_UNDERFLOW_P_1_INT].field           = DCQ_2_LB_CNT_UNDERFLOW_P_1_INTf;
    fe3200_interrupts[FE3200_INT_DCMC_DCQ_2_LB_CNT_UNDERFLOW_P_1_INT].mask_reg        = DCMC_INTERRUPT_MASK_REGISTERr;
    fe3200_interrupts[FE3200_INT_DCMC_DCQ_2_LB_CNT_UNDERFLOW_P_1_INT].mask_reg_index  = 0;
    fe3200_interrupts[FE3200_INT_DCMC_DCQ_2_LB_CNT_UNDERFLOW_P_1_INT].mask_field      = DCQ_2_LB_CNT_UNDERFLOW_P_1_INT_MASKf;
    fe3200_interrupts[FE3200_INT_DCMC_DCQ_2_LB_CNT_UNDERFLOW_P_1_INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    fe3200_interrupts[FE3200_INT_DCMC_DCQ_2_LB_CNT_UNDERFLOW_P_1_INT].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_DCMC_DCQ_2_LB_CNT_UNDERFLOW_P_1_INT].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_DCMC_DCQ_2_LB_CNT_UNDERFLOW_P_1_INT].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_DCMC_DCQ_2_LB_CNT_UNDERFLOW_P_1_INT].statistics_count            = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCMC * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCMC_DCQ_2_LB_CNT_UNDERFLOW_P_1_INT].storm_nominal_count         = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCMC * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCMC_DCQ_2_LB_CNT_UNDERFLOW_P_1_INT].storm_detection_occurrences = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCMC * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCMC_DCQ_2_LB_CNT_UNDERFLOW_P_1_INT].storm_detection_start_time  = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCMC * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_DCMC_DCQ_2_LB_CNT_UNDERFLOW_P_1_INT].statistics_count            , 0, SOC_FE3200_NOF_INSTANCES_DCMC * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCMC_DCQ_2_LB_CNT_UNDERFLOW_P_1_INT].storm_nominal_count         , 0, SOC_FE3200_NOF_INSTANCES_DCMC * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCMC_DCQ_2_LB_CNT_UNDERFLOW_P_1_INT].storm_detection_occurrences , 0, SOC_FE3200_NOF_INSTANCES_DCMC * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCMC_DCQ_2_LB_CNT_UNDERFLOW_P_1_INT].storm_detection_start_time  , 0, SOC_FE3200_NOF_INSTANCES_DCMC * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_DCMC_DCQ_2_LB_CNT_UNDERFLOW_P_2_INT].name = "DCMC_Dcq2LbCntUnderflowP2Int";
#endif
    fe3200_interrupts[FE3200_INT_DCMC_DCQ_2_LB_CNT_UNDERFLOW_P_2_INT].id              = FE3200_INT_DCMC_DCQ_2_LB_CNT_UNDERFLOW_P_2_INT;
    fe3200_interrupts[FE3200_INT_DCMC_DCQ_2_LB_CNT_UNDERFLOW_P_2_INT].reg             = DCMC_INTERRUPT_REGISTERr;
    fe3200_interrupts[FE3200_INT_DCMC_DCQ_2_LB_CNT_UNDERFLOW_P_2_INT].reg_test        = DCMC_INTERRUPT_REGISTER_TESTr;
    fe3200_interrupts[FE3200_INT_DCMC_DCQ_2_LB_CNT_UNDERFLOW_P_2_INT].reg_index       = 0;
    fe3200_interrupts[FE3200_INT_DCMC_DCQ_2_LB_CNT_UNDERFLOW_P_2_INT].field           = DCQ_2_LB_CNT_UNDERFLOW_P_2_INTf;
    fe3200_interrupts[FE3200_INT_DCMC_DCQ_2_LB_CNT_UNDERFLOW_P_2_INT].mask_reg        = DCMC_INTERRUPT_MASK_REGISTERr;
    fe3200_interrupts[FE3200_INT_DCMC_DCQ_2_LB_CNT_UNDERFLOW_P_2_INT].mask_reg_index  = 0;
    fe3200_interrupts[FE3200_INT_DCMC_DCQ_2_LB_CNT_UNDERFLOW_P_2_INT].mask_field      = DCQ_2_LB_CNT_UNDERFLOW_P_2_INT_MASKf;
    fe3200_interrupts[FE3200_INT_DCMC_DCQ_2_LB_CNT_UNDERFLOW_P_2_INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    fe3200_interrupts[FE3200_INT_DCMC_DCQ_2_LB_CNT_UNDERFLOW_P_2_INT].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_DCMC_DCQ_2_LB_CNT_UNDERFLOW_P_2_INT].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_DCMC_DCQ_2_LB_CNT_UNDERFLOW_P_2_INT].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_DCMC_DCQ_2_LB_CNT_UNDERFLOW_P_2_INT].statistics_count            = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCMC * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCMC_DCQ_2_LB_CNT_UNDERFLOW_P_2_INT].storm_nominal_count         = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCMC * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCMC_DCQ_2_LB_CNT_UNDERFLOW_P_2_INT].storm_detection_occurrences = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCMC * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCMC_DCQ_2_LB_CNT_UNDERFLOW_P_2_INT].storm_detection_start_time  = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCMC * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_DCMC_DCQ_2_LB_CNT_UNDERFLOW_P_2_INT].statistics_count            , 0, SOC_FE3200_NOF_INSTANCES_DCMC * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCMC_DCQ_2_LB_CNT_UNDERFLOW_P_2_INT].storm_nominal_count         , 0, SOC_FE3200_NOF_INSTANCES_DCMC * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCMC_DCQ_2_LB_CNT_UNDERFLOW_P_2_INT].storm_detection_occurrences , 0, SOC_FE3200_NOF_INSTANCES_DCMC * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCMC_DCQ_2_LB_CNT_UNDERFLOW_P_2_INT].storm_detection_start_time  , 0, SOC_FE3200_NOF_INSTANCES_DCMC * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_DCMC_DCQ_3_LB_CNT_UNDERFLOW_P_0_INT].name = "DCMC_Dcq3LbCntUnderflowP0Int";
#endif
    fe3200_interrupts[FE3200_INT_DCMC_DCQ_3_LB_CNT_UNDERFLOW_P_0_INT].id              = FE3200_INT_DCMC_DCQ_3_LB_CNT_UNDERFLOW_P_0_INT;
    fe3200_interrupts[FE3200_INT_DCMC_DCQ_3_LB_CNT_UNDERFLOW_P_0_INT].reg             = DCMC_INTERRUPT_REGISTERr;
    fe3200_interrupts[FE3200_INT_DCMC_DCQ_3_LB_CNT_UNDERFLOW_P_0_INT].reg_test        = DCMC_INTERRUPT_REGISTER_TESTr;
    fe3200_interrupts[FE3200_INT_DCMC_DCQ_3_LB_CNT_UNDERFLOW_P_0_INT].reg_index       = 0;
    fe3200_interrupts[FE3200_INT_DCMC_DCQ_3_LB_CNT_UNDERFLOW_P_0_INT].field           = DCQ_3_LB_CNT_UNDERFLOW_P_0_INTf;
    fe3200_interrupts[FE3200_INT_DCMC_DCQ_3_LB_CNT_UNDERFLOW_P_0_INT].mask_reg        = DCMC_INTERRUPT_MASK_REGISTERr;
    fe3200_interrupts[FE3200_INT_DCMC_DCQ_3_LB_CNT_UNDERFLOW_P_0_INT].mask_reg_index  = 0;
    fe3200_interrupts[FE3200_INT_DCMC_DCQ_3_LB_CNT_UNDERFLOW_P_0_INT].mask_field      = DCQ_3_LB_CNT_UNDERFLOW_P_0_INT_MASKf;
    fe3200_interrupts[FE3200_INT_DCMC_DCQ_3_LB_CNT_UNDERFLOW_P_0_INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    fe3200_interrupts[FE3200_INT_DCMC_DCQ_3_LB_CNT_UNDERFLOW_P_0_INT].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_DCMC_DCQ_3_LB_CNT_UNDERFLOW_P_0_INT].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_DCMC_DCQ_3_LB_CNT_UNDERFLOW_P_0_INT].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_DCMC_DCQ_3_LB_CNT_UNDERFLOW_P_0_INT].statistics_count            = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCMC * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCMC_DCQ_3_LB_CNT_UNDERFLOW_P_0_INT].storm_nominal_count         = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCMC * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCMC_DCQ_3_LB_CNT_UNDERFLOW_P_0_INT].storm_detection_occurrences = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCMC * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCMC_DCQ_3_LB_CNT_UNDERFLOW_P_0_INT].storm_detection_start_time  = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCMC * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_DCMC_DCQ_3_LB_CNT_UNDERFLOW_P_0_INT].statistics_count            , 0, SOC_FE3200_NOF_INSTANCES_DCMC * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCMC_DCQ_3_LB_CNT_UNDERFLOW_P_0_INT].storm_nominal_count         , 0, SOC_FE3200_NOF_INSTANCES_DCMC * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCMC_DCQ_3_LB_CNT_UNDERFLOW_P_0_INT].storm_detection_occurrences , 0, SOC_FE3200_NOF_INSTANCES_DCMC * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCMC_DCQ_3_LB_CNT_UNDERFLOW_P_0_INT].storm_detection_start_time  , 0, SOC_FE3200_NOF_INSTANCES_DCMC * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_DCMC_DCQ_3_LB_CNT_UNDERFLOW_P_1_INT].name = "DCMC_Dcq3LbCntUnderflowP1Int";
#endif
    fe3200_interrupts[FE3200_INT_DCMC_DCQ_3_LB_CNT_UNDERFLOW_P_1_INT].id              = FE3200_INT_DCMC_DCQ_3_LB_CNT_UNDERFLOW_P_1_INT;
    fe3200_interrupts[FE3200_INT_DCMC_DCQ_3_LB_CNT_UNDERFLOW_P_1_INT].reg             = DCMC_INTERRUPT_REGISTERr;
    fe3200_interrupts[FE3200_INT_DCMC_DCQ_3_LB_CNT_UNDERFLOW_P_1_INT].reg_test        = DCMC_INTERRUPT_REGISTER_TESTr;
    fe3200_interrupts[FE3200_INT_DCMC_DCQ_3_LB_CNT_UNDERFLOW_P_1_INT].reg_index       = 0;
    fe3200_interrupts[FE3200_INT_DCMC_DCQ_3_LB_CNT_UNDERFLOW_P_1_INT].field           = DCQ_3_LB_CNT_UNDERFLOW_P_1_INTf;
    fe3200_interrupts[FE3200_INT_DCMC_DCQ_3_LB_CNT_UNDERFLOW_P_1_INT].mask_reg        = DCMC_INTERRUPT_MASK_REGISTERr;
    fe3200_interrupts[FE3200_INT_DCMC_DCQ_3_LB_CNT_UNDERFLOW_P_1_INT].mask_reg_index  = 0;
    fe3200_interrupts[FE3200_INT_DCMC_DCQ_3_LB_CNT_UNDERFLOW_P_1_INT].mask_field      = DCQ_3_LB_CNT_UNDERFLOW_P_1_INT_MASKf;
    fe3200_interrupts[FE3200_INT_DCMC_DCQ_3_LB_CNT_UNDERFLOW_P_1_INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    fe3200_interrupts[FE3200_INT_DCMC_DCQ_3_LB_CNT_UNDERFLOW_P_1_INT].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_DCMC_DCQ_3_LB_CNT_UNDERFLOW_P_1_INT].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_DCMC_DCQ_3_LB_CNT_UNDERFLOW_P_1_INT].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_DCMC_DCQ_3_LB_CNT_UNDERFLOW_P_1_INT].statistics_count            = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCMC * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCMC_DCQ_3_LB_CNT_UNDERFLOW_P_1_INT].storm_nominal_count         = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCMC * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCMC_DCQ_3_LB_CNT_UNDERFLOW_P_1_INT].storm_detection_occurrences = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCMC * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCMC_DCQ_3_LB_CNT_UNDERFLOW_P_1_INT].storm_detection_start_time  = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCMC * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_DCMC_DCQ_3_LB_CNT_UNDERFLOW_P_1_INT].statistics_count            , 0, SOC_FE3200_NOF_INSTANCES_DCMC * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCMC_DCQ_3_LB_CNT_UNDERFLOW_P_1_INT].storm_nominal_count         , 0, SOC_FE3200_NOF_INSTANCES_DCMC * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCMC_DCQ_3_LB_CNT_UNDERFLOW_P_1_INT].storm_detection_occurrences , 0, SOC_FE3200_NOF_INSTANCES_DCMC * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCMC_DCQ_3_LB_CNT_UNDERFLOW_P_1_INT].storm_detection_start_time  , 0, SOC_FE3200_NOF_INSTANCES_DCMC * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_DCMC_DCQ_3_LB_CNT_UNDERFLOW_P_2_INT].name = "DCMC_Dcq3LbCntUnderflowP2Int";
#endif
    fe3200_interrupts[FE3200_INT_DCMC_DCQ_3_LB_CNT_UNDERFLOW_P_2_INT].id              = FE3200_INT_DCMC_DCQ_3_LB_CNT_UNDERFLOW_P_2_INT;
    fe3200_interrupts[FE3200_INT_DCMC_DCQ_3_LB_CNT_UNDERFLOW_P_2_INT].reg             = DCMC_INTERRUPT_REGISTERr;
    fe3200_interrupts[FE3200_INT_DCMC_DCQ_3_LB_CNT_UNDERFLOW_P_2_INT].reg_test        = DCMC_INTERRUPT_REGISTER_TESTr;
    fe3200_interrupts[FE3200_INT_DCMC_DCQ_3_LB_CNT_UNDERFLOW_P_2_INT].reg_index       = 0;
    fe3200_interrupts[FE3200_INT_DCMC_DCQ_3_LB_CNT_UNDERFLOW_P_2_INT].field           = DCQ_3_LB_CNT_UNDERFLOW_P_2_INTf;
    fe3200_interrupts[FE3200_INT_DCMC_DCQ_3_LB_CNT_UNDERFLOW_P_2_INT].mask_reg        = DCMC_INTERRUPT_MASK_REGISTERr;
    fe3200_interrupts[FE3200_INT_DCMC_DCQ_3_LB_CNT_UNDERFLOW_P_2_INT].mask_reg_index  = 0;
    fe3200_interrupts[FE3200_INT_DCMC_DCQ_3_LB_CNT_UNDERFLOW_P_2_INT].mask_field      = DCQ_3_LB_CNT_UNDERFLOW_P_2_INT_MASKf;
    fe3200_interrupts[FE3200_INT_DCMC_DCQ_3_LB_CNT_UNDERFLOW_P_2_INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    fe3200_interrupts[FE3200_INT_DCMC_DCQ_3_LB_CNT_UNDERFLOW_P_2_INT].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_DCMC_DCQ_3_LB_CNT_UNDERFLOW_P_2_INT].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_DCMC_DCQ_3_LB_CNT_UNDERFLOW_P_2_INT].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_DCMC_DCQ_3_LB_CNT_UNDERFLOW_P_2_INT].statistics_count            = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCMC * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCMC_DCQ_3_LB_CNT_UNDERFLOW_P_2_INT].storm_nominal_count         = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCMC * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCMC_DCQ_3_LB_CNT_UNDERFLOW_P_2_INT].storm_detection_occurrences = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCMC * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCMC_DCQ_3_LB_CNT_UNDERFLOW_P_2_INT].storm_detection_start_time  = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCMC * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_DCMC_DCQ_3_LB_CNT_UNDERFLOW_P_2_INT].statistics_count            , 0, SOC_FE3200_NOF_INSTANCES_DCMC * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCMC_DCQ_3_LB_CNT_UNDERFLOW_P_2_INT].storm_nominal_count         , 0, SOC_FE3200_NOF_INSTANCES_DCMC * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCMC_DCQ_3_LB_CNT_UNDERFLOW_P_2_INT].storm_detection_occurrences , 0, SOC_FE3200_NOF_INSTANCES_DCMC * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCMC_DCQ_3_LB_CNT_UNDERFLOW_P_2_INT].storm_detection_start_time  , 0, SOC_FE3200_NOF_INSTANCES_DCMC * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_DCL_ERROR_ECC].name = "DCL_ErrorEcc";
#endif
    fe3200_interrupts[FE3200_INT_DCL_ERROR_ECC].id              = FE3200_INT_DCL_ERROR_ECC;
    fe3200_interrupts[FE3200_INT_DCL_ERROR_ECC].reg             = DCL_INTERRUPT_REGISTERr;
    fe3200_interrupts[FE3200_INT_DCL_ERROR_ECC].reg_test        = DCL_INTERRUPT_REGISTER_TESTr;
    fe3200_interrupts[FE3200_INT_DCL_ERROR_ECC].reg_index       = 0;
    fe3200_interrupts[FE3200_INT_DCL_ERROR_ECC].field           = ERROR_ECCf;
    fe3200_interrupts[FE3200_INT_DCL_ERROR_ECC].mask_reg        = DCL_INTERRUPT_MASK_REGISTERr;
    fe3200_interrupts[FE3200_INT_DCL_ERROR_ECC].mask_reg_index  = 0;
    fe3200_interrupts[FE3200_INT_DCL_ERROR_ECC].mask_field      = ERROR_ECC_MASKf;
    fe3200_interrupts[FE3200_INT_DCL_ERROR_ECC].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    fe3200_interrupts[FE3200_INT_DCL_ERROR_ECC].vector_id       = 1;
    fe3200_interrupts[FE3200_INT_DCL_ERROR_ECC].vector_info     = &fe3200_interrupt_tree_dcl_ecc_vector;
    fe3200_interrupts[FE3200_INT_DCL_ERROR_ECC].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_DCL_ERROR_ECC].statistics_count            = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCL * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCL_ERROR_ECC].storm_nominal_count         = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCL * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCL_ERROR_ECC].storm_detection_occurrences = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCL * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCL_ERROR_ECC].storm_detection_start_time  = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCL * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_DCL_ERROR_ECC].statistics_count            , 0, SOC_FE3200_NOF_INSTANCES_DCL * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCL_ERROR_ECC].storm_nominal_count         , 0, SOC_FE3200_NOF_INSTANCES_DCL * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCL_ERROR_ECC].storm_detection_occurrences , 0, SOC_FE3200_NOF_INSTANCES_DCL * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCL_ERROR_ECC].storm_detection_start_time  , 0, SOC_FE3200_NOF_INSTANCES_DCL * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_DCL_CCP_0_SRC_DV_CNG_LINK_INT].name = "DCL_CCP0SrcDvCngLinkInt";
#endif
    fe3200_interrupts[FE3200_INT_DCL_CCP_0_SRC_DV_CNG_LINK_INT].id              = FE3200_INT_DCL_CCP_0_SRC_DV_CNG_LINK_INT;
    fe3200_interrupts[FE3200_INT_DCL_CCP_0_SRC_DV_CNG_LINK_INT].reg             = DCL_INTERRUPT_REGISTERr;
    fe3200_interrupts[FE3200_INT_DCL_CCP_0_SRC_DV_CNG_LINK_INT].reg_test        = DCL_INTERRUPT_REGISTER_TESTr;
    fe3200_interrupts[FE3200_INT_DCL_CCP_0_SRC_DV_CNG_LINK_INT].reg_index       = 0;
    fe3200_interrupts[FE3200_INT_DCL_CCP_0_SRC_DV_CNG_LINK_INT].field           = CCP_0_SRC_DV_CNG_LINK_INTf;
    fe3200_interrupts[FE3200_INT_DCL_CCP_0_SRC_DV_CNG_LINK_INT].mask_reg        = DCL_INTERRUPT_MASK_REGISTERr;
    fe3200_interrupts[FE3200_INT_DCL_CCP_0_SRC_DV_CNG_LINK_INT].mask_reg_index  = 0;
    fe3200_interrupts[FE3200_INT_DCL_CCP_0_SRC_DV_CNG_LINK_INT].mask_field      = CCP_0_SRC_DV_CNG_LINK_INT_MASKf;
    fe3200_interrupts[FE3200_INT_DCL_CCP_0_SRC_DV_CNG_LINK_INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    fe3200_interrupts[FE3200_INT_DCL_CCP_0_SRC_DV_CNG_LINK_INT].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_DCL_CCP_0_SRC_DV_CNG_LINK_INT].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_DCL_CCP_0_SRC_DV_CNG_LINK_INT].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_DCL_CCP_0_SRC_DV_CNG_LINK_INT].statistics_count            = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCL * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCL_CCP_0_SRC_DV_CNG_LINK_INT].storm_nominal_count         = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCL * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCL_CCP_0_SRC_DV_CNG_LINK_INT].storm_detection_occurrences = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCL * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCL_CCP_0_SRC_DV_CNG_LINK_INT].storm_detection_start_time  = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCL * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_DCL_CCP_0_SRC_DV_CNG_LINK_INT].statistics_count            , 0, SOC_FE3200_NOF_INSTANCES_DCL * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCL_CCP_0_SRC_DV_CNG_LINK_INT].storm_nominal_count         , 0, SOC_FE3200_NOF_INSTANCES_DCL * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCL_CCP_0_SRC_DV_CNG_LINK_INT].storm_detection_occurrences , 0, SOC_FE3200_NOF_INSTANCES_DCL * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCL_CCP_0_SRC_DV_CNG_LINK_INT].storm_detection_start_time  , 0, SOC_FE3200_NOF_INSTANCES_DCL * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_DCL_CCP_1_SRC_DV_CNG_LINK_INT].name = "DCL_CCP1SrcDvCngLinkInt";
#endif
    fe3200_interrupts[FE3200_INT_DCL_CCP_1_SRC_DV_CNG_LINK_INT].id              = FE3200_INT_DCL_CCP_1_SRC_DV_CNG_LINK_INT;
    fe3200_interrupts[FE3200_INT_DCL_CCP_1_SRC_DV_CNG_LINK_INT].reg             = DCL_INTERRUPT_REGISTERr;
    fe3200_interrupts[FE3200_INT_DCL_CCP_1_SRC_DV_CNG_LINK_INT].reg_test        = DCL_INTERRUPT_REGISTER_TESTr;
    fe3200_interrupts[FE3200_INT_DCL_CCP_1_SRC_DV_CNG_LINK_INT].reg_index       = 0;
    fe3200_interrupts[FE3200_INT_DCL_CCP_1_SRC_DV_CNG_LINK_INT].field           = CCP_1_SRC_DV_CNG_LINK_INTf;
    fe3200_interrupts[FE3200_INT_DCL_CCP_1_SRC_DV_CNG_LINK_INT].mask_reg        = DCL_INTERRUPT_MASK_REGISTERr;
    fe3200_interrupts[FE3200_INT_DCL_CCP_1_SRC_DV_CNG_LINK_INT].mask_reg_index  = 0;
    fe3200_interrupts[FE3200_INT_DCL_CCP_1_SRC_DV_CNG_LINK_INT].mask_field      = CCP_1_SRC_DV_CNG_LINK_INT_MASKf;
    fe3200_interrupts[FE3200_INT_DCL_CCP_1_SRC_DV_CNG_LINK_INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    fe3200_interrupts[FE3200_INT_DCL_CCP_1_SRC_DV_CNG_LINK_INT].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_DCL_CCP_1_SRC_DV_CNG_LINK_INT].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_DCL_CCP_1_SRC_DV_CNG_LINK_INT].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_DCL_CCP_1_SRC_DV_CNG_LINK_INT].statistics_count            = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCL * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCL_CCP_1_SRC_DV_CNG_LINK_INT].storm_nominal_count         = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCL * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCL_CCP_1_SRC_DV_CNG_LINK_INT].storm_detection_occurrences = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCL * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCL_CCP_1_SRC_DV_CNG_LINK_INT].storm_detection_start_time  = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCL * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_DCL_CCP_1_SRC_DV_CNG_LINK_INT].statistics_count            , 0, SOC_FE3200_NOF_INSTANCES_DCL * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCL_CCP_1_SRC_DV_CNG_LINK_INT].storm_nominal_count         , 0, SOC_FE3200_NOF_INSTANCES_DCL * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCL_CCP_1_SRC_DV_CNG_LINK_INT].storm_detection_occurrences , 0, SOC_FE3200_NOF_INSTANCES_DCL * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCL_CCP_1_SRC_DV_CNG_LINK_INT].storm_detection_start_time  , 0, SOC_FE3200_NOF_INSTANCES_DCL * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_DCL_CCP_0_ILL_CELL_INT].name = "DCL_CCP0IllCellInt";
#endif
    fe3200_interrupts[FE3200_INT_DCL_CCP_0_ILL_CELL_INT].id              = FE3200_INT_DCL_CCP_0_ILL_CELL_INT;
    fe3200_interrupts[FE3200_INT_DCL_CCP_0_ILL_CELL_INT].reg             = DCL_INTERRUPT_REGISTERr;
    fe3200_interrupts[FE3200_INT_DCL_CCP_0_ILL_CELL_INT].reg_test        = DCL_INTERRUPT_REGISTER_TESTr;
    fe3200_interrupts[FE3200_INT_DCL_CCP_0_ILL_CELL_INT].reg_index       = 0;
    fe3200_interrupts[FE3200_INT_DCL_CCP_0_ILL_CELL_INT].field           = CCP_0_ILL_CELL_INTf;
    fe3200_interrupts[FE3200_INT_DCL_CCP_0_ILL_CELL_INT].mask_reg        = DCL_INTERRUPT_MASK_REGISTERr;
    fe3200_interrupts[FE3200_INT_DCL_CCP_0_ILL_CELL_INT].mask_reg_index  = 0;
    fe3200_interrupts[FE3200_INT_DCL_CCP_0_ILL_CELL_INT].mask_field      = CCP_0_ILL_CELL_INT_MASKf;
    fe3200_interrupts[FE3200_INT_DCL_CCP_0_ILL_CELL_INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    fe3200_interrupts[FE3200_INT_DCL_CCP_0_ILL_CELL_INT].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_DCL_CCP_0_ILL_CELL_INT].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_DCL_CCP_0_ILL_CELL_INT].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_DCL_CCP_0_ILL_CELL_INT].statistics_count            = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCL * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCL_CCP_0_ILL_CELL_INT].storm_nominal_count         = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCL * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCL_CCP_0_ILL_CELL_INT].storm_detection_occurrences = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCL * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCL_CCP_0_ILL_CELL_INT].storm_detection_start_time  = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCL * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_DCL_CCP_0_ILL_CELL_INT].statistics_count            , 0, SOC_FE3200_NOF_INSTANCES_DCL * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCL_CCP_0_ILL_CELL_INT].storm_nominal_count         , 0, SOC_FE3200_NOF_INSTANCES_DCL * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCL_CCP_0_ILL_CELL_INT].storm_detection_occurrences , 0, SOC_FE3200_NOF_INSTANCES_DCL * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCL_CCP_0_ILL_CELL_INT].storm_detection_start_time  , 0, SOC_FE3200_NOF_INSTANCES_DCL * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_DCL_CCP_1_ILL_CELL_INT].name = "DCL_CCP1IllCellInt";
#endif
    fe3200_interrupts[FE3200_INT_DCL_CCP_1_ILL_CELL_INT].id              = FE3200_INT_DCL_CCP_1_ILL_CELL_INT;
    fe3200_interrupts[FE3200_INT_DCL_CCP_1_ILL_CELL_INT].reg             = DCL_INTERRUPT_REGISTERr;
    fe3200_interrupts[FE3200_INT_DCL_CCP_1_ILL_CELL_INT].reg_test        = DCL_INTERRUPT_REGISTER_TESTr;
    fe3200_interrupts[FE3200_INT_DCL_CCP_1_ILL_CELL_INT].reg_index       = 0;
    fe3200_interrupts[FE3200_INT_DCL_CCP_1_ILL_CELL_INT].field           = CCP_1_ILL_CELL_INTf;
    fe3200_interrupts[FE3200_INT_DCL_CCP_1_ILL_CELL_INT].mask_reg        = DCL_INTERRUPT_MASK_REGISTERr;
    fe3200_interrupts[FE3200_INT_DCL_CCP_1_ILL_CELL_INT].mask_reg_index  = 0;
    fe3200_interrupts[FE3200_INT_DCL_CCP_1_ILL_CELL_INT].mask_field      = CCP_1_ILL_CELL_INT_MASKf;
    fe3200_interrupts[FE3200_INT_DCL_CCP_1_ILL_CELL_INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    fe3200_interrupts[FE3200_INT_DCL_CCP_1_ILL_CELL_INT].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_DCL_CCP_1_ILL_CELL_INT].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_DCL_CCP_1_ILL_CELL_INT].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_DCL_CCP_1_ILL_CELL_INT].statistics_count            = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCL * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCL_CCP_1_ILL_CELL_INT].storm_nominal_count         = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCL * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCL_CCP_1_ILL_CELL_INT].storm_detection_occurrences = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCL * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCL_CCP_1_ILL_CELL_INT].storm_detection_start_time  = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCL * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_DCL_CCP_1_ILL_CELL_INT].statistics_count            , 0, SOC_FE3200_NOF_INSTANCES_DCL * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCL_CCP_1_ILL_CELL_INT].storm_nominal_count         , 0, SOC_FE3200_NOF_INSTANCES_DCL * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCL_CCP_1_ILL_CELL_INT].storm_detection_occurrences , 0, SOC_FE3200_NOF_INSTANCES_DCL * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCL_CCP_1_ILL_CELL_INT].storm_detection_start_time  , 0, SOC_FE3200_NOF_INSTANCES_DCL * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_DCL_CCP_0_CHF_OVF_INT].name = "DCL_CCP0ChfOvfInt";
#endif
    fe3200_interrupts[FE3200_INT_DCL_CCP_0_CHF_OVF_INT].id              = FE3200_INT_DCL_CCP_0_CHF_OVF_INT;
    fe3200_interrupts[FE3200_INT_DCL_CCP_0_CHF_OVF_INT].reg             = DCL_INTERRUPT_REGISTERr;
    fe3200_interrupts[FE3200_INT_DCL_CCP_0_CHF_OVF_INT].reg_test        = DCL_INTERRUPT_REGISTER_TESTr;
    fe3200_interrupts[FE3200_INT_DCL_CCP_0_CHF_OVF_INT].reg_index       = 0;
    fe3200_interrupts[FE3200_INT_DCL_CCP_0_CHF_OVF_INT].field           = CCP_0_CHF_OVF_INTf;
    fe3200_interrupts[FE3200_INT_DCL_CCP_0_CHF_OVF_INT].mask_reg        = DCL_INTERRUPT_MASK_REGISTERr;
    fe3200_interrupts[FE3200_INT_DCL_CCP_0_CHF_OVF_INT].mask_reg_index  = 0;
    fe3200_interrupts[FE3200_INT_DCL_CCP_0_CHF_OVF_INT].mask_field      = CCP_0_CHF_OVF_INT_MASKf;
    fe3200_interrupts[FE3200_INT_DCL_CCP_0_CHF_OVF_INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    fe3200_interrupts[FE3200_INT_DCL_CCP_0_CHF_OVF_INT].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_DCL_CCP_0_CHF_OVF_INT].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_DCL_CCP_0_CHF_OVF_INT].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_DCL_CCP_0_CHF_OVF_INT].statistics_count            = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCL * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCL_CCP_0_CHF_OVF_INT].storm_nominal_count         = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCL * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCL_CCP_0_CHF_OVF_INT].storm_detection_occurrences = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCL * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCL_CCP_0_CHF_OVF_INT].storm_detection_start_time  = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCL * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_DCL_CCP_0_CHF_OVF_INT].statistics_count            , 0, SOC_FE3200_NOF_INSTANCES_DCL * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCL_CCP_0_CHF_OVF_INT].storm_nominal_count         , 0, SOC_FE3200_NOF_INSTANCES_DCL * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCL_CCP_0_CHF_OVF_INT].storm_detection_occurrences , 0, SOC_FE3200_NOF_INSTANCES_DCL * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCL_CCP_0_CHF_OVF_INT].storm_detection_start_time  , 0, SOC_FE3200_NOF_INSTANCES_DCL * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_DCL_CCP_0_CLF_OVF_INT].name = "DCL_CCP0ClfOvfInt";
#endif
    fe3200_interrupts[FE3200_INT_DCL_CCP_0_CLF_OVF_INT].id              = FE3200_INT_DCL_CCP_0_CLF_OVF_INT;
    fe3200_interrupts[FE3200_INT_DCL_CCP_0_CLF_OVF_INT].reg             = DCL_INTERRUPT_REGISTERr;
    fe3200_interrupts[FE3200_INT_DCL_CCP_0_CLF_OVF_INT].reg_test        = DCL_INTERRUPT_REGISTER_TESTr;
    fe3200_interrupts[FE3200_INT_DCL_CCP_0_CLF_OVF_INT].reg_index       = 0;
    fe3200_interrupts[FE3200_INT_DCL_CCP_0_CLF_OVF_INT].field           = CCP_0_CLF_OVF_INTf;
    fe3200_interrupts[FE3200_INT_DCL_CCP_0_CLF_OVF_INT].mask_reg        = DCL_INTERRUPT_MASK_REGISTERr;
    fe3200_interrupts[FE3200_INT_DCL_CCP_0_CLF_OVF_INT].mask_reg_index  = 0;
    fe3200_interrupts[FE3200_INT_DCL_CCP_0_CLF_OVF_INT].mask_field      = CCP_0_CLF_OVF_INT_MASKf;
    fe3200_interrupts[FE3200_INT_DCL_CCP_0_CLF_OVF_INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    fe3200_interrupts[FE3200_INT_DCL_CCP_0_CLF_OVF_INT].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_DCL_CCP_0_CLF_OVF_INT].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_DCL_CCP_0_CLF_OVF_INT].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_DCL_CCP_0_CLF_OVF_INT].statistics_count            = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCL * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCL_CCP_0_CLF_OVF_INT].storm_nominal_count         = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCL * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCL_CCP_0_CLF_OVF_INT].storm_detection_occurrences = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCL * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCL_CCP_0_CLF_OVF_INT].storm_detection_start_time  = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCL * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_DCL_CCP_0_CLF_OVF_INT].statistics_count            , 0, SOC_FE3200_NOF_INSTANCES_DCL * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCL_CCP_0_CLF_OVF_INT].storm_nominal_count         , 0, SOC_FE3200_NOF_INSTANCES_DCL * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCL_CCP_0_CLF_OVF_INT].storm_detection_occurrences , 0, SOC_FE3200_NOF_INSTANCES_DCL * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCL_CCP_0_CLF_OVF_INT].storm_detection_start_time  , 0, SOC_FE3200_NOF_INSTANCES_DCL * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_DCL_CCP_1_CHF_OVF_INT].name = "DCL_CCP1ChfOvfInt";
#endif
    fe3200_interrupts[FE3200_INT_DCL_CCP_1_CHF_OVF_INT].id              = FE3200_INT_DCL_CCP_1_CHF_OVF_INT;
    fe3200_interrupts[FE3200_INT_DCL_CCP_1_CHF_OVF_INT].reg             = DCL_INTERRUPT_REGISTERr;
    fe3200_interrupts[FE3200_INT_DCL_CCP_1_CHF_OVF_INT].reg_test        = DCL_INTERRUPT_REGISTER_TESTr;
    fe3200_interrupts[FE3200_INT_DCL_CCP_1_CHF_OVF_INT].reg_index       = 0;
    fe3200_interrupts[FE3200_INT_DCL_CCP_1_CHF_OVF_INT].field           = CCP_1_CHF_OVF_INTf;
    fe3200_interrupts[FE3200_INT_DCL_CCP_1_CHF_OVF_INT].mask_reg        = DCL_INTERRUPT_MASK_REGISTERr;
    fe3200_interrupts[FE3200_INT_DCL_CCP_1_CHF_OVF_INT].mask_reg_index  = 0;
    fe3200_interrupts[FE3200_INT_DCL_CCP_1_CHF_OVF_INT].mask_field      = CCP_1_CHF_OVF_INT_MASKf;
    fe3200_interrupts[FE3200_INT_DCL_CCP_1_CHF_OVF_INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    fe3200_interrupts[FE3200_INT_DCL_CCP_1_CHF_OVF_INT].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_DCL_CCP_1_CHF_OVF_INT].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_DCL_CCP_1_CHF_OVF_INT].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_DCL_CCP_1_CHF_OVF_INT].statistics_count            = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCL * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCL_CCP_1_CHF_OVF_INT].storm_nominal_count         = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCL * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCL_CCP_1_CHF_OVF_INT].storm_detection_occurrences = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCL * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCL_CCP_1_CHF_OVF_INT].storm_detection_start_time  = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCL * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_DCL_CCP_1_CHF_OVF_INT].statistics_count            , 0, SOC_FE3200_NOF_INSTANCES_DCL * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCL_CCP_1_CHF_OVF_INT].storm_nominal_count         , 0, SOC_FE3200_NOF_INSTANCES_DCL * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCL_CCP_1_CHF_OVF_INT].storm_detection_occurrences , 0, SOC_FE3200_NOF_INSTANCES_DCL * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCL_CCP_1_CHF_OVF_INT].storm_detection_start_time  , 0, SOC_FE3200_NOF_INSTANCES_DCL * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_DCL_CCP_1_CLF_OVF_INT].name = "DCL_CCP1ClfOvfInt";
#endif
    fe3200_interrupts[FE3200_INT_DCL_CCP_1_CLF_OVF_INT].id              = FE3200_INT_DCL_CCP_1_CLF_OVF_INT;
    fe3200_interrupts[FE3200_INT_DCL_CCP_1_CLF_OVF_INT].reg             = DCL_INTERRUPT_REGISTERr;
    fe3200_interrupts[FE3200_INT_DCL_CCP_1_CLF_OVF_INT].reg_test        = DCL_INTERRUPT_REGISTER_TESTr;
    fe3200_interrupts[FE3200_INT_DCL_CCP_1_CLF_OVF_INT].reg_index       = 0;
    fe3200_interrupts[FE3200_INT_DCL_CCP_1_CLF_OVF_INT].field           = CCP_1_CLF_OVF_INTf;
    fe3200_interrupts[FE3200_INT_DCL_CCP_1_CLF_OVF_INT].mask_reg        = DCL_INTERRUPT_MASK_REGISTERr;
    fe3200_interrupts[FE3200_INT_DCL_CCP_1_CLF_OVF_INT].mask_reg_index  = 0;
    fe3200_interrupts[FE3200_INT_DCL_CCP_1_CLF_OVF_INT].mask_field      = CCP_1_CLF_OVF_INT_MASKf;
    fe3200_interrupts[FE3200_INT_DCL_CCP_1_CLF_OVF_INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    fe3200_interrupts[FE3200_INT_DCL_CCP_1_CLF_OVF_INT].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_DCL_CCP_1_CLF_OVF_INT].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_DCL_CCP_1_CLF_OVF_INT].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_DCL_CCP_1_CLF_OVF_INT].statistics_count            = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCL * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCL_CCP_1_CLF_OVF_INT].storm_nominal_count         = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCL * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCL_CCP_1_CLF_OVF_INT].storm_detection_occurrences = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCL * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCL_CCP_1_CLF_OVF_INT].storm_detection_start_time  = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCL * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_DCL_CCP_1_CLF_OVF_INT].statistics_count            , 0, SOC_FE3200_NOF_INSTANCES_DCL * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCL_CCP_1_CLF_OVF_INT].storm_nominal_count         , 0, SOC_FE3200_NOF_INSTANCES_DCL * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCL_CCP_1_CLF_OVF_INT].storm_detection_occurrences , 0, SOC_FE3200_NOF_INSTANCES_DCL * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCL_CCP_1_CLF_OVF_INT].storm_detection_start_time  , 0, SOC_FE3200_NOF_INSTANCES_DCL * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_DCL_DCL_P_0_TAG_PAR_ERR_INT].name = "DCL_DclP0TagParErrInt";
#endif
    fe3200_interrupts[FE3200_INT_DCL_DCL_P_0_TAG_PAR_ERR_INT].id              = FE3200_INT_DCL_DCL_P_0_TAG_PAR_ERR_INT;
    fe3200_interrupts[FE3200_INT_DCL_DCL_P_0_TAG_PAR_ERR_INT].reg             = DCL_INTERRUPT_REGISTERr;
    fe3200_interrupts[FE3200_INT_DCL_DCL_P_0_TAG_PAR_ERR_INT].reg_test        = DCL_INTERRUPT_REGISTER_TESTr;
    fe3200_interrupts[FE3200_INT_DCL_DCL_P_0_TAG_PAR_ERR_INT].reg_index       = 0;
    fe3200_interrupts[FE3200_INT_DCL_DCL_P_0_TAG_PAR_ERR_INT].field           = DCL_P_0_TAG_PAR_ERR_INTf;
    fe3200_interrupts[FE3200_INT_DCL_DCL_P_0_TAG_PAR_ERR_INT].mask_reg        = DCL_INTERRUPT_MASK_REGISTERr;
    fe3200_interrupts[FE3200_INT_DCL_DCL_P_0_TAG_PAR_ERR_INT].mask_reg_index  = 0;
    fe3200_interrupts[FE3200_INT_DCL_DCL_P_0_TAG_PAR_ERR_INT].mask_field      = DCL_P_0_TAG_PAR_ERR_INT_MASKf;
    fe3200_interrupts[FE3200_INT_DCL_DCL_P_0_TAG_PAR_ERR_INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    fe3200_interrupts[FE3200_INT_DCL_DCL_P_0_TAG_PAR_ERR_INT].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_DCL_DCL_P_0_TAG_PAR_ERR_INT].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_DCL_DCL_P_0_TAG_PAR_ERR_INT].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_DCL_DCL_P_0_TAG_PAR_ERR_INT].statistics_count            = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCL * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCL_DCL_P_0_TAG_PAR_ERR_INT].storm_nominal_count         = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCL * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCL_DCL_P_0_TAG_PAR_ERR_INT].storm_detection_occurrences = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCL * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCL_DCL_P_0_TAG_PAR_ERR_INT].storm_detection_start_time  = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCL * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_DCL_DCL_P_0_TAG_PAR_ERR_INT].statistics_count            , 0, SOC_FE3200_NOF_INSTANCES_DCL * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCL_DCL_P_0_TAG_PAR_ERR_INT].storm_nominal_count         , 0, SOC_FE3200_NOF_INSTANCES_DCL * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCL_DCL_P_0_TAG_PAR_ERR_INT].storm_detection_occurrences , 0, SOC_FE3200_NOF_INSTANCES_DCL * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCL_DCL_P_0_TAG_PAR_ERR_INT].storm_detection_start_time  , 0, SOC_FE3200_NOF_INSTANCES_DCL * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_DCL_DCL_P_1_TAG_PAR_ERR_INT].name = "DCL_DclP1TagParErrInt";
#endif
    fe3200_interrupts[FE3200_INT_DCL_DCL_P_1_TAG_PAR_ERR_INT].id              = FE3200_INT_DCL_DCL_P_1_TAG_PAR_ERR_INT;
    fe3200_interrupts[FE3200_INT_DCL_DCL_P_1_TAG_PAR_ERR_INT].reg             = DCL_INTERRUPT_REGISTERr;
    fe3200_interrupts[FE3200_INT_DCL_DCL_P_1_TAG_PAR_ERR_INT].reg_test        = DCL_INTERRUPT_REGISTER_TESTr;
    fe3200_interrupts[FE3200_INT_DCL_DCL_P_1_TAG_PAR_ERR_INT].reg_index       = 0;
    fe3200_interrupts[FE3200_INT_DCL_DCL_P_1_TAG_PAR_ERR_INT].field           = DCL_P_1_TAG_PAR_ERR_INTf;
    fe3200_interrupts[FE3200_INT_DCL_DCL_P_1_TAG_PAR_ERR_INT].mask_reg        = DCL_INTERRUPT_MASK_REGISTERr;
    fe3200_interrupts[FE3200_INT_DCL_DCL_P_1_TAG_PAR_ERR_INT].mask_reg_index  = 0;
    fe3200_interrupts[FE3200_INT_DCL_DCL_P_1_TAG_PAR_ERR_INT].mask_field      = DCL_P_1_TAG_PAR_ERR_INT_MASKf;
    fe3200_interrupts[FE3200_INT_DCL_DCL_P_1_TAG_PAR_ERR_INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    fe3200_interrupts[FE3200_INT_DCL_DCL_P_1_TAG_PAR_ERR_INT].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_DCL_DCL_P_1_TAG_PAR_ERR_INT].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_DCL_DCL_P_1_TAG_PAR_ERR_INT].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_DCL_DCL_P_1_TAG_PAR_ERR_INT].statistics_count            = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCL * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCL_DCL_P_1_TAG_PAR_ERR_INT].storm_nominal_count         = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCL * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCL_DCL_P_1_TAG_PAR_ERR_INT].storm_detection_occurrences = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCL * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCL_DCL_P_1_TAG_PAR_ERR_INT].storm_detection_start_time  = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCL * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_DCL_DCL_P_1_TAG_PAR_ERR_INT].statistics_count            , 0, SOC_FE3200_NOF_INSTANCES_DCL * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCL_DCL_P_1_TAG_PAR_ERR_INT].storm_nominal_count         , 0, SOC_FE3200_NOF_INSTANCES_DCL * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCL_DCL_P_1_TAG_PAR_ERR_INT].storm_detection_occurrences , 0, SOC_FE3200_NOF_INSTANCES_DCL * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCL_DCL_P_1_TAG_PAR_ERR_INT].storm_detection_start_time  , 0, SOC_FE3200_NOF_INSTANCES_DCL * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_DCL_DCL_P_2_TAG_PAR_ERR_INT].name = "DCL_DclP2TagParErrInt";
#endif
    fe3200_interrupts[FE3200_INT_DCL_DCL_P_2_TAG_PAR_ERR_INT].id              = FE3200_INT_DCL_DCL_P_2_TAG_PAR_ERR_INT;
    fe3200_interrupts[FE3200_INT_DCL_DCL_P_2_TAG_PAR_ERR_INT].reg             = DCL_INTERRUPT_REGISTERr;
    fe3200_interrupts[FE3200_INT_DCL_DCL_P_2_TAG_PAR_ERR_INT].reg_test        = DCL_INTERRUPT_REGISTER_TESTr;
    fe3200_interrupts[FE3200_INT_DCL_DCL_P_2_TAG_PAR_ERR_INT].reg_index       = 0;
    fe3200_interrupts[FE3200_INT_DCL_DCL_P_2_TAG_PAR_ERR_INT].field           = DCL_P_2_TAG_PAR_ERR_INTf;
    fe3200_interrupts[FE3200_INT_DCL_DCL_P_2_TAG_PAR_ERR_INT].mask_reg        = DCL_INTERRUPT_MASK_REGISTERr;
    fe3200_interrupts[FE3200_INT_DCL_DCL_P_2_TAG_PAR_ERR_INT].mask_reg_index  = 0;
    fe3200_interrupts[FE3200_INT_DCL_DCL_P_2_TAG_PAR_ERR_INT].mask_field      = DCL_P_2_TAG_PAR_ERR_INT_MASKf;
    fe3200_interrupts[FE3200_INT_DCL_DCL_P_2_TAG_PAR_ERR_INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    fe3200_interrupts[FE3200_INT_DCL_DCL_P_2_TAG_PAR_ERR_INT].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_DCL_DCL_P_2_TAG_PAR_ERR_INT].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_DCL_DCL_P_2_TAG_PAR_ERR_INT].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_DCL_DCL_P_2_TAG_PAR_ERR_INT].statistics_count            = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCL * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCL_DCL_P_2_TAG_PAR_ERR_INT].storm_nominal_count         = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCL * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCL_DCL_P_2_TAG_PAR_ERR_INT].storm_detection_occurrences = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCL * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCL_DCL_P_2_TAG_PAR_ERR_INT].storm_detection_start_time  = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCL * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_DCL_DCL_P_2_TAG_PAR_ERR_INT].statistics_count            , 0, SOC_FE3200_NOF_INSTANCES_DCL * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCL_DCL_P_2_TAG_PAR_ERR_INT].storm_nominal_count         , 0, SOC_FE3200_NOF_INSTANCES_DCL * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCL_DCL_P_2_TAG_PAR_ERR_INT].storm_detection_occurrences , 0, SOC_FE3200_NOF_INSTANCES_DCL * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCL_DCL_P_2_TAG_PAR_ERR_INT].storm_detection_start_time  , 0, SOC_FE3200_NOF_INSTANCES_DCL * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_DCL_MACA_DATA_CRC_ERR_INT].name = "DCL_MacaDataCrcErrInt";
#endif
    fe3200_interrupts[FE3200_INT_DCL_MACA_DATA_CRC_ERR_INT].id              = FE3200_INT_DCL_MACA_DATA_CRC_ERR_INT;
    fe3200_interrupts[FE3200_INT_DCL_MACA_DATA_CRC_ERR_INT].reg             = DCL_INTERRUPT_REGISTERr;
    fe3200_interrupts[FE3200_INT_DCL_MACA_DATA_CRC_ERR_INT].reg_test        = DCL_INTERRUPT_REGISTER_TESTr;
    fe3200_interrupts[FE3200_INT_DCL_MACA_DATA_CRC_ERR_INT].reg_index       = 0;
    fe3200_interrupts[FE3200_INT_DCL_MACA_DATA_CRC_ERR_INT].field           = MACA_DATA_CRC_ERR_INTf;
    fe3200_interrupts[FE3200_INT_DCL_MACA_DATA_CRC_ERR_INT].mask_reg        = DCL_INTERRUPT_MASK_REGISTERr;
    fe3200_interrupts[FE3200_INT_DCL_MACA_DATA_CRC_ERR_INT].mask_reg_index  = 0;
    fe3200_interrupts[FE3200_INT_DCL_MACA_DATA_CRC_ERR_INT].mask_field      = MACA_DATA_CRC_ERR_INT_MASKf;
    fe3200_interrupts[FE3200_INT_DCL_MACA_DATA_CRC_ERR_INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    fe3200_interrupts[FE3200_INT_DCL_MACA_DATA_CRC_ERR_INT].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_DCL_MACA_DATA_CRC_ERR_INT].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_DCL_MACA_DATA_CRC_ERR_INT].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_DCL_MACA_DATA_CRC_ERR_INT].statistics_count            = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCL * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCL_MACA_DATA_CRC_ERR_INT].storm_nominal_count         = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCL * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCL_MACA_DATA_CRC_ERR_INT].storm_detection_occurrences = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCL * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCL_MACA_DATA_CRC_ERR_INT].storm_detection_start_time  = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCL * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_DCL_MACA_DATA_CRC_ERR_INT].statistics_count            , 0, SOC_FE3200_NOF_INSTANCES_DCL * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCL_MACA_DATA_CRC_ERR_INT].storm_nominal_count         , 0, SOC_FE3200_NOF_INSTANCES_DCL * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCL_MACA_DATA_CRC_ERR_INT].storm_detection_occurrences , 0, SOC_FE3200_NOF_INSTANCES_DCL * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCL_MACA_DATA_CRC_ERR_INT].storm_detection_start_time  , 0, SOC_FE3200_NOF_INSTANCES_DCL * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_DCL_MACB_DATA_CRC_ERR_INT].name = "DCL_MacbDataCrcErrInt";
#endif
    fe3200_interrupts[FE3200_INT_DCL_MACB_DATA_CRC_ERR_INT].id              = FE3200_INT_DCL_MACB_DATA_CRC_ERR_INT;
    fe3200_interrupts[FE3200_INT_DCL_MACB_DATA_CRC_ERR_INT].reg             = DCL_INTERRUPT_REGISTERr;
    fe3200_interrupts[FE3200_INT_DCL_MACB_DATA_CRC_ERR_INT].reg_test        = DCL_INTERRUPT_REGISTER_TESTr;
    fe3200_interrupts[FE3200_INT_DCL_MACB_DATA_CRC_ERR_INT].reg_index       = 0;
    fe3200_interrupts[FE3200_INT_DCL_MACB_DATA_CRC_ERR_INT].field           = MACB_DATA_CRC_ERR_INTf;
    fe3200_interrupts[FE3200_INT_DCL_MACB_DATA_CRC_ERR_INT].mask_reg        = DCL_INTERRUPT_MASK_REGISTERr;
    fe3200_interrupts[FE3200_INT_DCL_MACB_DATA_CRC_ERR_INT].mask_reg_index  = 0;
    fe3200_interrupts[FE3200_INT_DCL_MACB_DATA_CRC_ERR_INT].mask_field      = MACB_DATA_CRC_ERR_INT_MASKf;
    fe3200_interrupts[FE3200_INT_DCL_MACB_DATA_CRC_ERR_INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    fe3200_interrupts[FE3200_INT_DCL_MACB_DATA_CRC_ERR_INT].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_DCL_MACB_DATA_CRC_ERR_INT].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_DCL_MACB_DATA_CRC_ERR_INT].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_DCL_MACB_DATA_CRC_ERR_INT].statistics_count            = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCL * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCL_MACB_DATA_CRC_ERR_INT].storm_nominal_count         = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCL * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCL_MACB_DATA_CRC_ERR_INT].storm_detection_occurrences = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCL * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCL_MACB_DATA_CRC_ERR_INT].storm_detection_start_time  = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCL * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_DCL_MACB_DATA_CRC_ERR_INT].statistics_count            , 0, SOC_FE3200_NOF_INSTANCES_DCL * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCL_MACB_DATA_CRC_ERR_INT].storm_nominal_count         , 0, SOC_FE3200_NOF_INSTANCES_DCL * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCL_MACB_DATA_CRC_ERR_INT].storm_detection_occurrences , 0, SOC_FE3200_NOF_INSTANCES_DCL * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCL_MACB_DATA_CRC_ERR_INT].storm_detection_start_time  , 0, SOC_FE3200_NOF_INSTANCES_DCL * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_DCL_MACC_DATA_CRC_ERR_INT].name = "DCL_MaccDataCrcErrInt";
#endif
    fe3200_interrupts[FE3200_INT_DCL_MACC_DATA_CRC_ERR_INT].id              = FE3200_INT_DCL_MACC_DATA_CRC_ERR_INT;
    fe3200_interrupts[FE3200_INT_DCL_MACC_DATA_CRC_ERR_INT].reg             = DCL_INTERRUPT_REGISTERr;
    fe3200_interrupts[FE3200_INT_DCL_MACC_DATA_CRC_ERR_INT].reg_test        = DCL_INTERRUPT_REGISTER_TESTr;
    fe3200_interrupts[FE3200_INT_DCL_MACC_DATA_CRC_ERR_INT].reg_index       = 0;
    fe3200_interrupts[FE3200_INT_DCL_MACC_DATA_CRC_ERR_INT].field           = MACC_DATA_CRC_ERR_INTf;
    fe3200_interrupts[FE3200_INT_DCL_MACC_DATA_CRC_ERR_INT].mask_reg        = DCL_INTERRUPT_MASK_REGISTERr;
    fe3200_interrupts[FE3200_INT_DCL_MACC_DATA_CRC_ERR_INT].mask_reg_index  = 0;
    fe3200_interrupts[FE3200_INT_DCL_MACC_DATA_CRC_ERR_INT].mask_field      = MACC_DATA_CRC_ERR_INT_MASKf;
    fe3200_interrupts[FE3200_INT_DCL_MACC_DATA_CRC_ERR_INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    fe3200_interrupts[FE3200_INT_DCL_MACC_DATA_CRC_ERR_INT].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_DCL_MACC_DATA_CRC_ERR_INT].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_DCL_MACC_DATA_CRC_ERR_INT].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_DCL_MACC_DATA_CRC_ERR_INT].statistics_count            = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCL * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCL_MACC_DATA_CRC_ERR_INT].storm_nominal_count         = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCL * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCL_MACC_DATA_CRC_ERR_INT].storm_detection_occurrences = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCL * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCL_MACC_DATA_CRC_ERR_INT].storm_detection_start_time  = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCL * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_DCL_MACC_DATA_CRC_ERR_INT].statistics_count            , 0, SOC_FE3200_NOF_INSTANCES_DCL * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCL_MACC_DATA_CRC_ERR_INT].storm_nominal_count         , 0, SOC_FE3200_NOF_INSTANCES_DCL * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCL_MACC_DATA_CRC_ERR_INT].storm_detection_occurrences , 0, SOC_FE3200_NOF_INSTANCES_DCL * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCL_MACC_DATA_CRC_ERR_INT].storm_detection_start_time  , 0, SOC_FE3200_NOF_INSTANCES_DCL * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_DCL_DRP_IP_P_0_INT].name = "DCL_DrpIpP0Int";
#endif
    fe3200_interrupts[FE3200_INT_DCL_DRP_IP_P_0_INT].id              = FE3200_INT_DCL_DRP_IP_P_0_INT;
    fe3200_interrupts[FE3200_INT_DCL_DRP_IP_P_0_INT].reg             = DCL_INTERRUPT_REGISTERr;
    fe3200_interrupts[FE3200_INT_DCL_DRP_IP_P_0_INT].reg_test        = DCL_INTERRUPT_REGISTER_TESTr;
    fe3200_interrupts[FE3200_INT_DCL_DRP_IP_P_0_INT].reg_index       = 0;
    fe3200_interrupts[FE3200_INT_DCL_DRP_IP_P_0_INT].field           = DRP_IP_P_0_INTf;
    fe3200_interrupts[FE3200_INT_DCL_DRP_IP_P_0_INT].mask_reg        = DCL_INTERRUPT_MASK_REGISTERr;
    fe3200_interrupts[FE3200_INT_DCL_DRP_IP_P_0_INT].mask_reg_index  = 0;
    fe3200_interrupts[FE3200_INT_DCL_DRP_IP_P_0_INT].mask_field      = DRP_IP_P_0_INT_MASKf;
    fe3200_interrupts[FE3200_INT_DCL_DRP_IP_P_0_INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    fe3200_interrupts[FE3200_INT_DCL_DRP_IP_P_0_INT].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_DCL_DRP_IP_P_0_INT].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_DCL_DRP_IP_P_0_INT].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_DCL_DRP_IP_P_0_INT].statistics_count            = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCL * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCL_DRP_IP_P_0_INT].storm_nominal_count         = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCL * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCL_DRP_IP_P_0_INT].storm_detection_occurrences = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCL * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCL_DRP_IP_P_0_INT].storm_detection_start_time  = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCL * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_DCL_DRP_IP_P_0_INT].statistics_count            , 0, SOC_FE3200_NOF_INSTANCES_DCL * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCL_DRP_IP_P_0_INT].storm_nominal_count         , 0, SOC_FE3200_NOF_INSTANCES_DCL * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCL_DRP_IP_P_0_INT].storm_detection_occurrences , 0, SOC_FE3200_NOF_INSTANCES_DCL * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCL_DRP_IP_P_0_INT].storm_detection_start_time  , 0, SOC_FE3200_NOF_INSTANCES_DCL * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_DCL_DRP_IP_P_1_INT].name = "DCL_DrpIpP1Int";
#endif
    fe3200_interrupts[FE3200_INT_DCL_DRP_IP_P_1_INT].id              = FE3200_INT_DCL_DRP_IP_P_1_INT;
    fe3200_interrupts[FE3200_INT_DCL_DRP_IP_P_1_INT].reg             = DCL_INTERRUPT_REGISTERr;
    fe3200_interrupts[FE3200_INT_DCL_DRP_IP_P_1_INT].reg_test        = DCL_INTERRUPT_REGISTER_TESTr;
    fe3200_interrupts[FE3200_INT_DCL_DRP_IP_P_1_INT].reg_index       = 0;
    fe3200_interrupts[FE3200_INT_DCL_DRP_IP_P_1_INT].field           = DRP_IP_P_1_INTf;
    fe3200_interrupts[FE3200_INT_DCL_DRP_IP_P_1_INT].mask_reg        = DCL_INTERRUPT_MASK_REGISTERr;
    fe3200_interrupts[FE3200_INT_DCL_DRP_IP_P_1_INT].mask_reg_index  = 0;
    fe3200_interrupts[FE3200_INT_DCL_DRP_IP_P_1_INT].mask_field      = DRP_IP_P_1_INT_MASKf;
    fe3200_interrupts[FE3200_INT_DCL_DRP_IP_P_1_INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    fe3200_interrupts[FE3200_INT_DCL_DRP_IP_P_1_INT].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_DCL_DRP_IP_P_1_INT].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_DCL_DRP_IP_P_1_INT].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_DCL_DRP_IP_P_1_INT].statistics_count            = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCL * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCL_DRP_IP_P_1_INT].storm_nominal_count         = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCL * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCL_DRP_IP_P_1_INT].storm_detection_occurrences = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCL * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCL_DRP_IP_P_1_INT].storm_detection_start_time  = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCL * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_DCL_DRP_IP_P_1_INT].statistics_count            , 0, SOC_FE3200_NOF_INSTANCES_DCL * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCL_DRP_IP_P_1_INT].storm_nominal_count         , 0, SOC_FE3200_NOF_INSTANCES_DCL * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCL_DRP_IP_P_1_INT].storm_detection_occurrences , 0, SOC_FE3200_NOF_INSTANCES_DCL * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCL_DRP_IP_P_1_INT].storm_detection_start_time  , 0, SOC_FE3200_NOF_INSTANCES_DCL * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_DCL_DRP_IP_P_2_INT].name = "DCL_DrpIpP2Int";
#endif
    fe3200_interrupts[FE3200_INT_DCL_DRP_IP_P_2_INT].id              = FE3200_INT_DCL_DRP_IP_P_2_INT;
    fe3200_interrupts[FE3200_INT_DCL_DRP_IP_P_2_INT].reg             = DCL_INTERRUPT_REGISTERr;
    fe3200_interrupts[FE3200_INT_DCL_DRP_IP_P_2_INT].reg_test        = DCL_INTERRUPT_REGISTER_TESTr;
    fe3200_interrupts[FE3200_INT_DCL_DRP_IP_P_2_INT].reg_index       = 0;
    fe3200_interrupts[FE3200_INT_DCL_DRP_IP_P_2_INT].field           = DRP_IP_P_2_INTf;
    fe3200_interrupts[FE3200_INT_DCL_DRP_IP_P_2_INT].mask_reg        = DCL_INTERRUPT_MASK_REGISTERr;
    fe3200_interrupts[FE3200_INT_DCL_DRP_IP_P_2_INT].mask_reg_index  = 0;
    fe3200_interrupts[FE3200_INT_DCL_DRP_IP_P_2_INT].mask_field      = DRP_IP_P_2_INT_MASKf;
    fe3200_interrupts[FE3200_INT_DCL_DRP_IP_P_2_INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    fe3200_interrupts[FE3200_INT_DCL_DRP_IP_P_2_INT].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_DCL_DRP_IP_P_2_INT].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_DCL_DRP_IP_P_2_INT].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_DCL_DRP_IP_P_2_INT].statistics_count            = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCL * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCL_DRP_IP_P_2_INT].storm_nominal_count         = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCL * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCL_DRP_IP_P_2_INT].storm_detection_occurrences = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCL * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCL_DRP_IP_P_2_INT].storm_detection_start_time  = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCL * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_DCL_DRP_IP_P_2_INT].statistics_count            , 0, SOC_FE3200_NOF_INSTANCES_DCL * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCL_DRP_IP_P_2_INT].storm_nominal_count         , 0, SOC_FE3200_NOF_INSTANCES_DCL * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCL_DRP_IP_P_2_INT].storm_detection_occurrences , 0, SOC_FE3200_NOF_INSTANCES_DCL * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCL_DRP_IP_P_2_INT].storm_detection_start_time  , 0, SOC_FE3200_NOF_INSTANCES_DCL * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_DCL_DCL_P_0_LLFC_INT].name = "DCL_DclP0LlfcInt";
#endif
    fe3200_interrupts[FE3200_INT_DCL_DCL_P_0_LLFC_INT].id              = FE3200_INT_DCL_DCL_P_0_LLFC_INT;
    fe3200_interrupts[FE3200_INT_DCL_DCL_P_0_LLFC_INT].reg             = DCL_INTERRUPT_REGISTERr;
    fe3200_interrupts[FE3200_INT_DCL_DCL_P_0_LLFC_INT].reg_test        = DCL_INTERRUPT_REGISTER_TESTr;
    fe3200_interrupts[FE3200_INT_DCL_DCL_P_0_LLFC_INT].reg_index       = 0;
    fe3200_interrupts[FE3200_INT_DCL_DCL_P_0_LLFC_INT].field           = DCL_P_0_LLFC_INTf;
    fe3200_interrupts[FE3200_INT_DCL_DCL_P_0_LLFC_INT].mask_reg        = DCL_INTERRUPT_MASK_REGISTERr;
    fe3200_interrupts[FE3200_INT_DCL_DCL_P_0_LLFC_INT].mask_reg_index  = 0;
    fe3200_interrupts[FE3200_INT_DCL_DCL_P_0_LLFC_INT].mask_field      = DCL_P_0_LLFC_INT_MASKf;
    fe3200_interrupts[FE3200_INT_DCL_DCL_P_0_LLFC_INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    fe3200_interrupts[FE3200_INT_DCL_DCL_P_0_LLFC_INT].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_DCL_DCL_P_0_LLFC_INT].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_DCL_DCL_P_0_LLFC_INT].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_DCL_DCL_P_0_LLFC_INT].statistics_count            = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCL * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCL_DCL_P_0_LLFC_INT].storm_nominal_count         = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCL * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCL_DCL_P_0_LLFC_INT].storm_detection_occurrences = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCL * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCL_DCL_P_0_LLFC_INT].storm_detection_start_time  = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCL * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_DCL_DCL_P_0_LLFC_INT].statistics_count            , 0, SOC_FE3200_NOF_INSTANCES_DCL * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCL_DCL_P_0_LLFC_INT].storm_nominal_count         , 0, SOC_FE3200_NOF_INSTANCES_DCL * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCL_DCL_P_0_LLFC_INT].storm_detection_occurrences , 0, SOC_FE3200_NOF_INSTANCES_DCL * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCL_DCL_P_0_LLFC_INT].storm_detection_start_time  , 0, SOC_FE3200_NOF_INSTANCES_DCL * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_DCL_DCL_P_1_LLFC_INT].name = "DCL_DclP1LlfcInt";
#endif
    fe3200_interrupts[FE3200_INT_DCL_DCL_P_1_LLFC_INT].id              = FE3200_INT_DCL_DCL_P_1_LLFC_INT;
    fe3200_interrupts[FE3200_INT_DCL_DCL_P_1_LLFC_INT].reg             = DCL_INTERRUPT_REGISTERr;
    fe3200_interrupts[FE3200_INT_DCL_DCL_P_1_LLFC_INT].reg_test        = DCL_INTERRUPT_REGISTER_TESTr;
    fe3200_interrupts[FE3200_INT_DCL_DCL_P_1_LLFC_INT].reg_index       = 0;
    fe3200_interrupts[FE3200_INT_DCL_DCL_P_1_LLFC_INT].field           = DCL_P_1_LLFC_INTf;
    fe3200_interrupts[FE3200_INT_DCL_DCL_P_1_LLFC_INT].mask_reg        = DCL_INTERRUPT_MASK_REGISTERr;
    fe3200_interrupts[FE3200_INT_DCL_DCL_P_1_LLFC_INT].mask_reg_index  = 0;
    fe3200_interrupts[FE3200_INT_DCL_DCL_P_1_LLFC_INT].mask_field      = DCL_P_1_LLFC_INT_MASKf;
    fe3200_interrupts[FE3200_INT_DCL_DCL_P_1_LLFC_INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    fe3200_interrupts[FE3200_INT_DCL_DCL_P_1_LLFC_INT].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_DCL_DCL_P_1_LLFC_INT].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_DCL_DCL_P_1_LLFC_INT].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_DCL_DCL_P_1_LLFC_INT].statistics_count            = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCL * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCL_DCL_P_1_LLFC_INT].storm_nominal_count         = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCL * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCL_DCL_P_1_LLFC_INT].storm_detection_occurrences = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCL * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCL_DCL_P_1_LLFC_INT].storm_detection_start_time  = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCL * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_DCL_DCL_P_1_LLFC_INT].statistics_count            , 0, SOC_FE3200_NOF_INSTANCES_DCL * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCL_DCL_P_1_LLFC_INT].storm_nominal_count         , 0, SOC_FE3200_NOF_INSTANCES_DCL * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCL_DCL_P_1_LLFC_INT].storm_detection_occurrences , 0, SOC_FE3200_NOF_INSTANCES_DCL * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCL_DCL_P_1_LLFC_INT].storm_detection_start_time  , 0, SOC_FE3200_NOF_INSTANCES_DCL * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_DCL_DCL_P_2_LLFC_INT].name = "DCL_DclP2LlfcInt";
#endif
    fe3200_interrupts[FE3200_INT_DCL_DCL_P_2_LLFC_INT].id              = FE3200_INT_DCL_DCL_P_2_LLFC_INT;
    fe3200_interrupts[FE3200_INT_DCL_DCL_P_2_LLFC_INT].reg             = DCL_INTERRUPT_REGISTERr;
    fe3200_interrupts[FE3200_INT_DCL_DCL_P_2_LLFC_INT].reg_test        = DCL_INTERRUPT_REGISTER_TESTr;
    fe3200_interrupts[FE3200_INT_DCL_DCL_P_2_LLFC_INT].reg_index       = 0;
    fe3200_interrupts[FE3200_INT_DCL_DCL_P_2_LLFC_INT].field           = DCL_P_2_LLFC_INTf;
    fe3200_interrupts[FE3200_INT_DCL_DCL_P_2_LLFC_INT].mask_reg        = DCL_INTERRUPT_MASK_REGISTERr;
    fe3200_interrupts[FE3200_INT_DCL_DCL_P_2_LLFC_INT].mask_reg_index  = 0;
    fe3200_interrupts[FE3200_INT_DCL_DCL_P_2_LLFC_INT].mask_field      = DCL_P_2_LLFC_INT_MASKf;
    fe3200_interrupts[FE3200_INT_DCL_DCL_P_2_LLFC_INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    fe3200_interrupts[FE3200_INT_DCL_DCL_P_2_LLFC_INT].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_DCL_DCL_P_2_LLFC_INT].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_DCL_DCL_P_2_LLFC_INT].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_DCL_DCL_P_2_LLFC_INT].statistics_count            = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCL * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCL_DCL_P_2_LLFC_INT].storm_nominal_count         = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCL * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCL_DCL_P_2_LLFC_INT].storm_detection_occurrences = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCL * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCL_DCL_P_2_LLFC_INT].storm_detection_start_time  = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCL * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_DCL_DCL_P_2_LLFC_INT].statistics_count            , 0, SOC_FE3200_NOF_INSTANCES_DCL * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCL_DCL_P_2_LLFC_INT].storm_nominal_count         , 0, SOC_FE3200_NOF_INSTANCES_DCL * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCL_DCL_P_2_LLFC_INT].storm_detection_occurrences , 0, SOC_FE3200_NOF_INSTANCES_DCL * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCL_DCL_P_2_LLFC_INT].storm_detection_start_time  , 0, SOC_FE3200_NOF_INSTANCES_DCL * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_DCL_CPU_CELL_FIFO_NE_INT].name = "DCL_CpuCellFifoNeInt";
#endif
    fe3200_interrupts[FE3200_INT_DCL_CPU_CELL_FIFO_NE_INT].id              = FE3200_INT_DCL_CPU_CELL_FIFO_NE_INT;
    fe3200_interrupts[FE3200_INT_DCL_CPU_CELL_FIFO_NE_INT].reg             = DCL_INTERRUPT_REGISTERr;
    fe3200_interrupts[FE3200_INT_DCL_CPU_CELL_FIFO_NE_INT].reg_test        = DCL_INTERRUPT_REGISTER_TESTr;
    fe3200_interrupts[FE3200_INT_DCL_CPU_CELL_FIFO_NE_INT].reg_index       = 0;
    fe3200_interrupts[FE3200_INT_DCL_CPU_CELL_FIFO_NE_INT].field           = CPU_CELL_FIFO_NE_INTf;
    fe3200_interrupts[FE3200_INT_DCL_CPU_CELL_FIFO_NE_INT].mask_reg        = DCL_INTERRUPT_MASK_REGISTERr;
    fe3200_interrupts[FE3200_INT_DCL_CPU_CELL_FIFO_NE_INT].mask_reg_index  = 0;
    fe3200_interrupts[FE3200_INT_DCL_CPU_CELL_FIFO_NE_INT].mask_field      = CPU_CELL_FIFO_NE_INT_MASKf;
    fe3200_interrupts[FE3200_INT_DCL_CPU_CELL_FIFO_NE_INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    fe3200_interrupts[FE3200_INT_DCL_CPU_CELL_FIFO_NE_INT].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_DCL_CPU_CELL_FIFO_NE_INT].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_DCL_CPU_CELL_FIFO_NE_INT].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_DCL_CPU_CELL_FIFO_NE_INT].statistics_count            = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCL * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCL_CPU_CELL_FIFO_NE_INT].storm_nominal_count         = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCL * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCL_CPU_CELL_FIFO_NE_INT].storm_detection_occurrences = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCL * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCL_CPU_CELL_FIFO_NE_INT].storm_detection_start_time  = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCL * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_DCL_CPU_CELL_FIFO_NE_INT].statistics_count            , 0, SOC_FE3200_NOF_INSTANCES_DCL * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCL_CPU_CELL_FIFO_NE_INT].storm_nominal_count         , 0, SOC_FE3200_NOF_INSTANCES_DCL * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCL_CPU_CELL_FIFO_NE_INT].storm_detection_occurrences , 0, SOC_FE3200_NOF_INSTANCES_DCL * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCL_CPU_CELL_FIFO_NE_INT].storm_detection_start_time  , 0, SOC_FE3200_NOF_INSTANCES_DCL * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_DCL_SOV_ERR_P_0_INT].name = "DCL_SovErrP0Int";
#endif
    fe3200_interrupts[FE3200_INT_DCL_SOV_ERR_P_0_INT].id              = FE3200_INT_DCL_SOV_ERR_P_0_INT;
    fe3200_interrupts[FE3200_INT_DCL_SOV_ERR_P_0_INT].reg             = DCL_INTERRUPT_REGISTERr;
    fe3200_interrupts[FE3200_INT_DCL_SOV_ERR_P_0_INT].reg_test        = DCL_INTERRUPT_REGISTER_TESTr;
    fe3200_interrupts[FE3200_INT_DCL_SOV_ERR_P_0_INT].reg_index       = 0;
    fe3200_interrupts[FE3200_INT_DCL_SOV_ERR_P_0_INT].field           = SOV_ERR_P_0_INTf;
    fe3200_interrupts[FE3200_INT_DCL_SOV_ERR_P_0_INT].mask_reg        = DCL_INTERRUPT_MASK_REGISTERr;
    fe3200_interrupts[FE3200_INT_DCL_SOV_ERR_P_0_INT].mask_reg_index  = 0;
    fe3200_interrupts[FE3200_INT_DCL_SOV_ERR_P_0_INT].mask_field      = SOV_ERR_P_0_INT_MASKf;
    fe3200_interrupts[FE3200_INT_DCL_SOV_ERR_P_0_INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    fe3200_interrupts[FE3200_INT_DCL_SOV_ERR_P_0_INT].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_DCL_SOV_ERR_P_0_INT].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_DCL_SOV_ERR_P_0_INT].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_DCL_SOV_ERR_P_0_INT].statistics_count            = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCL * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCL_SOV_ERR_P_0_INT].storm_nominal_count         = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCL * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCL_SOV_ERR_P_0_INT].storm_detection_occurrences = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCL * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCL_SOV_ERR_P_0_INT].storm_detection_start_time  = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCL * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_DCL_SOV_ERR_P_0_INT].statistics_count            , 0, SOC_FE3200_NOF_INSTANCES_DCL * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCL_SOV_ERR_P_0_INT].storm_nominal_count         , 0, SOC_FE3200_NOF_INSTANCES_DCL * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCL_SOV_ERR_P_0_INT].storm_detection_occurrences , 0, SOC_FE3200_NOF_INSTANCES_DCL * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCL_SOV_ERR_P_0_INT].storm_detection_start_time  , 0, SOC_FE3200_NOF_INSTANCES_DCL * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_DCL_SOV_ERR_P_1_INT].name = "DCL_SovErrP1Int";
#endif
    fe3200_interrupts[FE3200_INT_DCL_SOV_ERR_P_1_INT].id              = FE3200_INT_DCL_SOV_ERR_P_1_INT;
    fe3200_interrupts[FE3200_INT_DCL_SOV_ERR_P_1_INT].reg             = DCL_INTERRUPT_REGISTERr;
    fe3200_interrupts[FE3200_INT_DCL_SOV_ERR_P_1_INT].reg_test        = DCL_INTERRUPT_REGISTER_TESTr;
    fe3200_interrupts[FE3200_INT_DCL_SOV_ERR_P_1_INT].reg_index       = 0;
    fe3200_interrupts[FE3200_INT_DCL_SOV_ERR_P_1_INT].field           = SOV_ERR_P_1_INTf;
    fe3200_interrupts[FE3200_INT_DCL_SOV_ERR_P_1_INT].mask_reg        = DCL_INTERRUPT_MASK_REGISTERr;
    fe3200_interrupts[FE3200_INT_DCL_SOV_ERR_P_1_INT].mask_reg_index  = 0;
    fe3200_interrupts[FE3200_INT_DCL_SOV_ERR_P_1_INT].mask_field      = SOV_ERR_P_1_INT_MASKf;
    fe3200_interrupts[FE3200_INT_DCL_SOV_ERR_P_1_INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    fe3200_interrupts[FE3200_INT_DCL_SOV_ERR_P_1_INT].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_DCL_SOV_ERR_P_1_INT].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_DCL_SOV_ERR_P_1_INT].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_DCL_SOV_ERR_P_1_INT].statistics_count            = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCL * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCL_SOV_ERR_P_1_INT].storm_nominal_count         = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCL * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCL_SOV_ERR_P_1_INT].storm_detection_occurrences = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCL * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCL_SOV_ERR_P_1_INT].storm_detection_start_time  = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCL * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_DCL_SOV_ERR_P_1_INT].statistics_count            , 0, SOC_FE3200_NOF_INSTANCES_DCL * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCL_SOV_ERR_P_1_INT].storm_nominal_count         , 0, SOC_FE3200_NOF_INSTANCES_DCL * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCL_SOV_ERR_P_1_INT].storm_detection_occurrences , 0, SOC_FE3200_NOF_INSTANCES_DCL * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCL_SOV_ERR_P_1_INT].storm_detection_start_time  , 0, SOC_FE3200_NOF_INSTANCES_DCL * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_DCL_SOV_ERR_P_2_INT].name = "DCL_SovErrP2Int";
#endif
    fe3200_interrupts[FE3200_INT_DCL_SOV_ERR_P_2_INT].id              = FE3200_INT_DCL_SOV_ERR_P_2_INT;
    fe3200_interrupts[FE3200_INT_DCL_SOV_ERR_P_2_INT].reg             = DCL_INTERRUPT_REGISTERr;
    fe3200_interrupts[FE3200_INT_DCL_SOV_ERR_P_2_INT].reg_test        = DCL_INTERRUPT_REGISTER_TESTr;
    fe3200_interrupts[FE3200_INT_DCL_SOV_ERR_P_2_INT].reg_index       = 0;
    fe3200_interrupts[FE3200_INT_DCL_SOV_ERR_P_2_INT].field           = SOV_ERR_P_2_INTf;
    fe3200_interrupts[FE3200_INT_DCL_SOV_ERR_P_2_INT].mask_reg        = DCL_INTERRUPT_MASK_REGISTERr;
    fe3200_interrupts[FE3200_INT_DCL_SOV_ERR_P_2_INT].mask_reg_index  = 0;
    fe3200_interrupts[FE3200_INT_DCL_SOV_ERR_P_2_INT].mask_field      = SOV_ERR_P_2_INT_MASKf;
    fe3200_interrupts[FE3200_INT_DCL_SOV_ERR_P_2_INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    fe3200_interrupts[FE3200_INT_DCL_SOV_ERR_P_2_INT].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_DCL_SOV_ERR_P_2_INT].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_DCL_SOV_ERR_P_2_INT].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_DCL_SOV_ERR_P_2_INT].statistics_count            = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCL * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCL_SOV_ERR_P_2_INT].storm_nominal_count         = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCL * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCL_SOV_ERR_P_2_INT].storm_detection_occurrences = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCL * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCL_SOV_ERR_P_2_INT].storm_detection_start_time  = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCL * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_DCL_SOV_ERR_P_2_INT].statistics_count            , 0, SOC_FE3200_NOF_INSTANCES_DCL * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCL_SOV_ERR_P_2_INT].storm_nominal_count         , 0, SOC_FE3200_NOF_INSTANCES_DCL * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCL_SOV_ERR_P_2_INT].storm_detection_occurrences , 0, SOC_FE3200_NOF_INSTANCES_DCL * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCL_SOV_ERR_P_2_INT].storm_detection_start_time  , 0, SOC_FE3200_NOF_INSTANCES_DCL * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_DCL_PCP_ERR_INT].name = "DCL_PcpErrInt";
#endif
    fe3200_interrupts[FE3200_INT_DCL_PCP_ERR_INT].id              = FE3200_INT_DCL_PCP_ERR_INT;
    fe3200_interrupts[FE3200_INT_DCL_PCP_ERR_INT].reg             = DCL_INTERRUPT_REGISTERr;
    fe3200_interrupts[FE3200_INT_DCL_PCP_ERR_INT].reg_test        = DCL_INTERRUPT_REGISTER_TESTr;
    fe3200_interrupts[FE3200_INT_DCL_PCP_ERR_INT].reg_index       = 0;
    fe3200_interrupts[FE3200_INT_DCL_PCP_ERR_INT].field           = PCP_ERR_INTf;
    fe3200_interrupts[FE3200_INT_DCL_PCP_ERR_INT].mask_reg        = DCL_INTERRUPT_MASK_REGISTERr;
    fe3200_interrupts[FE3200_INT_DCL_PCP_ERR_INT].mask_reg_index  = 0;
    fe3200_interrupts[FE3200_INT_DCL_PCP_ERR_INT].mask_field      = PCP_ERR_INT_MASKf;
    fe3200_interrupts[FE3200_INT_DCL_PCP_ERR_INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    fe3200_interrupts[FE3200_INT_DCL_PCP_ERR_INT].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_DCL_PCP_ERR_INT].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_DCL_PCP_ERR_INT].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_DCL_PCP_ERR_INT].statistics_count            = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCL * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCL_PCP_ERR_INT].storm_nominal_count         = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCL * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCL_PCP_ERR_INT].storm_detection_occurrences = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCL * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCL_PCP_ERR_INT].storm_detection_start_time  = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCL * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_DCL_PCP_ERR_INT].statistics_count            , 0, SOC_FE3200_NOF_INSTANCES_DCL * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCL_PCP_ERR_INT].storm_nominal_count         , 0, SOC_FE3200_NOF_INSTANCES_DCL * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCL_PCP_ERR_INT].storm_detection_occurrences , 0, SOC_FE3200_NOF_INSTANCES_DCL * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCL_PCP_ERR_INT].storm_detection_start_time  , 0, SOC_FE3200_NOF_INSTANCES_DCL * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_DCL_DRP_CPU_CELL_INT].name = "DCL_DrpCpuCellInt";
#endif
    fe3200_interrupts[FE3200_INT_DCL_DRP_CPU_CELL_INT].id              = FE3200_INT_DCL_DRP_CPU_CELL_INT;
    fe3200_interrupts[FE3200_INT_DCL_DRP_CPU_CELL_INT].reg             = DCL_INTERRUPT_REGISTERr;
    fe3200_interrupts[FE3200_INT_DCL_DRP_CPU_CELL_INT].reg_test        = DCL_INTERRUPT_REGISTER_TESTr;
    fe3200_interrupts[FE3200_INT_DCL_DRP_CPU_CELL_INT].reg_index       = 0;
    fe3200_interrupts[FE3200_INT_DCL_DRP_CPU_CELL_INT].field           = DRP_CPU_CELL_INTf;
    fe3200_interrupts[FE3200_INT_DCL_DRP_CPU_CELL_INT].mask_reg        = DCL_INTERRUPT_MASK_REGISTERr;
    fe3200_interrupts[FE3200_INT_DCL_DRP_CPU_CELL_INT].mask_reg_index  = 0;
    fe3200_interrupts[FE3200_INT_DCL_DRP_CPU_CELL_INT].mask_field      = DRP_CPU_CELL_INT_MASKf;
    fe3200_interrupts[FE3200_INT_DCL_DRP_CPU_CELL_INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    fe3200_interrupts[FE3200_INT_DCL_DRP_CPU_CELL_INT].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_DCL_DRP_CPU_CELL_INT].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_DCL_DRP_CPU_CELL_INT].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_DCL_DRP_CPU_CELL_INT].statistics_count            = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCL * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCL_DRP_CPU_CELL_INT].storm_nominal_count         = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCL * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCL_DRP_CPU_CELL_INT].storm_detection_occurrences = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCL * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCL_DRP_CPU_CELL_INT].storm_detection_start_time  = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCL * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_DCL_DRP_CPU_CELL_INT].statistics_count            , 0, SOC_FE3200_NOF_INSTANCES_DCL * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCL_DRP_CPU_CELL_INT].storm_nominal_count         , 0, SOC_FE3200_NOF_INSTANCES_DCL * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCL_DRP_CPU_CELL_INT].storm_detection_occurrences , 0, SOC_FE3200_NOF_INSTANCES_DCL * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCL_DRP_CPU_CELL_INT].storm_detection_start_time  , 0, SOC_FE3200_NOF_INSTANCES_DCL * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_DCL_ECC_PARITY_ERR_INT].name = "DCL_ECC_ParityErrInt";
#endif
    fe3200_interrupts[FE3200_INT_DCL_ECC_PARITY_ERR_INT].id              = FE3200_INT_DCL_ECC_PARITY_ERR_INT;
    fe3200_interrupts[FE3200_INT_DCL_ECC_PARITY_ERR_INT].reg             = DCL_ECC_INTERRUPT_REGISTERr;
    fe3200_interrupts[FE3200_INT_DCL_ECC_PARITY_ERR_INT].reg_test        = DCL_ECC_INTERRUPT_REGISTER_TESTr;
    fe3200_interrupts[FE3200_INT_DCL_ECC_PARITY_ERR_INT].reg_index       = 0;
    fe3200_interrupts[FE3200_INT_DCL_ECC_PARITY_ERR_INT].field           = PARITY_ERR_INTf;
    fe3200_interrupts[FE3200_INT_DCL_ECC_PARITY_ERR_INT].mask_reg        = DCL_ECC_INTERRUPT_REGISTER_MASKr;
    fe3200_interrupts[FE3200_INT_DCL_ECC_PARITY_ERR_INT].mask_reg_index  = 0;
    fe3200_interrupts[FE3200_INT_DCL_ECC_PARITY_ERR_INT].mask_field      = PARITY_ERR_INT_MASKf;
    fe3200_interrupts[FE3200_INT_DCL_ECC_PARITY_ERR_INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    fe3200_interrupts[FE3200_INT_DCL_ECC_PARITY_ERR_INT].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_DCL_ECC_PARITY_ERR_INT].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_DCL_ECC_PARITY_ERR_INT].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_DCL_ECC_PARITY_ERR_INT].statistics_count            = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCL * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCL_ECC_PARITY_ERR_INT].storm_nominal_count         = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCL * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCL_ECC_PARITY_ERR_INT].storm_detection_occurrences = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCL * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCL_ECC_PARITY_ERR_INT].storm_detection_start_time  = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCL * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_DCL_ECC_PARITY_ERR_INT].statistics_count            , 0, SOC_FE3200_NOF_INSTANCES_DCL * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCL_ECC_PARITY_ERR_INT].storm_nominal_count         , 0, SOC_FE3200_NOF_INSTANCES_DCL * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCL_ECC_PARITY_ERR_INT].storm_detection_occurrences , 0, SOC_FE3200_NOF_INSTANCES_DCL * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCL_ECC_PARITY_ERR_INT].storm_detection_start_time  , 0, SOC_FE3200_NOF_INSTANCES_DCL * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_DCL_ECC_ECC_1B_ERR_INT].name = "DCL_ECC_Ecc_1bErrInt";
#endif
    fe3200_interrupts[FE3200_INT_DCL_ECC_ECC_1B_ERR_INT].id              = FE3200_INT_DCL_ECC_ECC_1B_ERR_INT;
    fe3200_interrupts[FE3200_INT_DCL_ECC_ECC_1B_ERR_INT].reg             = DCL_ECC_INTERRUPT_REGISTERr;
    fe3200_interrupts[FE3200_INT_DCL_ECC_ECC_1B_ERR_INT].reg_test        = DCL_ECC_INTERRUPT_REGISTER_TESTr;
    fe3200_interrupts[FE3200_INT_DCL_ECC_ECC_1B_ERR_INT].reg_index       = 0;
    fe3200_interrupts[FE3200_INT_DCL_ECC_ECC_1B_ERR_INT].field           = ECC_1B_ERR_INTf;
    fe3200_interrupts[FE3200_INT_DCL_ECC_ECC_1B_ERR_INT].mask_reg        = DCL_ECC_INTERRUPT_REGISTER_MASKr;
    fe3200_interrupts[FE3200_INT_DCL_ECC_ECC_1B_ERR_INT].mask_reg_index  = 0;
    fe3200_interrupts[FE3200_INT_DCL_ECC_ECC_1B_ERR_INT].mask_field      = ECC_1B_ERR_INT_MASKf;
    fe3200_interrupts[FE3200_INT_DCL_ECC_ECC_1B_ERR_INT].cnt_reg         = DCL_ECC_1B_ERR_CNTr;
    fe3200_interrupts[FE3200_INT_DCL_ECC_ECC_1B_ERR_INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    fe3200_interrupts[FE3200_INT_DCL_ECC_ECC_1B_ERR_INT].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_DCL_ECC_ECC_1B_ERR_INT].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_DCL_ECC_ECC_1B_ERR_INT].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_DCL_ECC_ECC_1B_ERR_INT].statistics_count            = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCL * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCL_ECC_ECC_1B_ERR_INT].storm_nominal_count         = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCL * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCL_ECC_ECC_1B_ERR_INT].storm_detection_occurrences = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCL * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCL_ECC_ECC_1B_ERR_INT].storm_detection_start_time  = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCL * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_DCL_ECC_ECC_1B_ERR_INT].statistics_count            , 0, SOC_FE3200_NOF_INSTANCES_DCL * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCL_ECC_ECC_1B_ERR_INT].storm_nominal_count         , 0, SOC_FE3200_NOF_INSTANCES_DCL * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCL_ECC_ECC_1B_ERR_INT].storm_detection_occurrences , 0, SOC_FE3200_NOF_INSTANCES_DCL * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCL_ECC_ECC_1B_ERR_INT].storm_detection_start_time  , 0, SOC_FE3200_NOF_INSTANCES_DCL * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_DCL_ECC_ECC_2B_ERR_INT].name = "DCL_ECC_Ecc_2bErrInt";
#endif
    fe3200_interrupts[FE3200_INT_DCL_ECC_ECC_2B_ERR_INT].id              = FE3200_INT_DCL_ECC_ECC_2B_ERR_INT;
    fe3200_interrupts[FE3200_INT_DCL_ECC_ECC_2B_ERR_INT].reg             = DCL_ECC_INTERRUPT_REGISTERr;
    fe3200_interrupts[FE3200_INT_DCL_ECC_ECC_2B_ERR_INT].reg_test        = DCL_ECC_INTERRUPT_REGISTER_TESTr;
    fe3200_interrupts[FE3200_INT_DCL_ECC_ECC_2B_ERR_INT].reg_index       = 0;
    fe3200_interrupts[FE3200_INT_DCL_ECC_ECC_2B_ERR_INT].field           = ECC_2B_ERR_INTf;
    fe3200_interrupts[FE3200_INT_DCL_ECC_ECC_2B_ERR_INT].mask_reg        = DCL_ECC_INTERRUPT_REGISTER_MASKr;
    fe3200_interrupts[FE3200_INT_DCL_ECC_ECC_2B_ERR_INT].mask_reg_index  = 0;
    fe3200_interrupts[FE3200_INT_DCL_ECC_ECC_2B_ERR_INT].mask_field      = ECC_2B_ERR_INT_MASKf;
    fe3200_interrupts[FE3200_INT_DCL_ECC_ECC_2B_ERR_INT].cnt_reg         = DCL_ECC_2B_ERR_CNTr;
    fe3200_interrupts[FE3200_INT_DCL_ECC_ECC_2B_ERR_INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    fe3200_interrupts[FE3200_INT_DCL_ECC_ECC_2B_ERR_INT].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_DCL_ECC_ECC_2B_ERR_INT].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_DCL_ECC_ECC_2B_ERR_INT].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_DCL_ECC_ECC_2B_ERR_INT].statistics_count            = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCL * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCL_ECC_ECC_2B_ERR_INT].storm_nominal_count         = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCL * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCL_ECC_ECC_2B_ERR_INT].storm_detection_occurrences = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCL * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCL_ECC_ECC_2B_ERR_INT].storm_detection_start_time  = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCL * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_DCL_ECC_ECC_2B_ERR_INT].statistics_count            , 0, SOC_FE3200_NOF_INSTANCES_DCL * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCL_ECC_ECC_2B_ERR_INT].storm_nominal_count         , 0, SOC_FE3200_NOF_INSTANCES_DCL * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCL_ECC_ECC_2B_ERR_INT].storm_detection_occurrences , 0, SOC_FE3200_NOF_INSTANCES_DCL * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCL_ECC_ECC_2B_ERR_INT].storm_detection_start_time  , 0, SOC_FE3200_NOF_INSTANCES_DCL * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_OCCG_TRANSACTION_REG_CMD_FINISH_INT].name = "OCCG_TransactionRegCmdFinishInt";
#endif
    fe3200_interrupts[FE3200_INT_OCCG_TRANSACTION_REG_CMD_FINISH_INT].id              = FE3200_INT_OCCG_TRANSACTION_REG_CMD_FINISH_INT;
    fe3200_interrupts[FE3200_INT_OCCG_TRANSACTION_REG_CMD_FINISH_INT].reg             = OCCG_INTERRUPT_REGISTERr;
    fe3200_interrupts[FE3200_INT_OCCG_TRANSACTION_REG_CMD_FINISH_INT].reg_test        = OCCG_INTERRUPT_REGISTER_TESTr;
    fe3200_interrupts[FE3200_INT_OCCG_TRANSACTION_REG_CMD_FINISH_INT].reg_index       = 0;
    fe3200_interrupts[FE3200_INT_OCCG_TRANSACTION_REG_CMD_FINISH_INT].field           = FIELD_1_1f;
    fe3200_interrupts[FE3200_INT_OCCG_TRANSACTION_REG_CMD_FINISH_INT].mask_reg        = OCCG_INTERRUPT_MASK_REGISTERr;
    fe3200_interrupts[FE3200_INT_OCCG_TRANSACTION_REG_CMD_FINISH_INT].mask_reg_index  = 0;
    fe3200_interrupts[FE3200_INT_OCCG_TRANSACTION_REG_CMD_FINISH_INT].mask_field      = FIELD_1_1f;
    fe3200_interrupts[FE3200_INT_OCCG_TRANSACTION_REG_CMD_FINISH_INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    fe3200_interrupts[FE3200_INT_OCCG_TRANSACTION_REG_CMD_FINISH_INT].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_OCCG_TRANSACTION_REG_CMD_FINISH_INT].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_OCCG_TRANSACTION_REG_CMD_FINISH_INT].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_OCCG_TRANSACTION_REG_CMD_FINISH_INT].statistics_count            = sal_alloc(SOC_FE3200_NOF_INSTANCES_OCCG * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_OCCG_TRANSACTION_REG_CMD_FINISH_INT].storm_nominal_count         = sal_alloc(SOC_FE3200_NOF_INSTANCES_OCCG * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_OCCG_TRANSACTION_REG_CMD_FINISH_INT].storm_detection_occurrences = sal_alloc(SOC_FE3200_NOF_INSTANCES_OCCG * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_OCCG_TRANSACTION_REG_CMD_FINISH_INT].storm_detection_start_time  = sal_alloc(SOC_FE3200_NOF_INSTANCES_OCCG * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_OCCG_TRANSACTION_REG_CMD_FINISH_INT].statistics_count            , 0, SOC_FE3200_NOF_INSTANCES_OCCG * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_OCCG_TRANSACTION_REG_CMD_FINISH_INT].storm_nominal_count         , 0, SOC_FE3200_NOF_INSTANCES_OCCG * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_OCCG_TRANSACTION_REG_CMD_FINISH_INT].storm_detection_occurrences , 0, SOC_FE3200_NOF_INSTANCES_OCCG * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_OCCG_TRANSACTION_REG_CMD_FINISH_INT].storm_detection_start_time  , 0, SOC_FE3200_NOF_INSTANCES_OCCG * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_OCCG_GEN_DATA_CELL_CMD_FINISH_INT].name = "OCCG_GenDataCellCmdFinishInt";
#endif
    fe3200_interrupts[FE3200_INT_OCCG_GEN_DATA_CELL_CMD_FINISH_INT].id              = FE3200_INT_OCCG_GEN_DATA_CELL_CMD_FINISH_INT;
    fe3200_interrupts[FE3200_INT_OCCG_GEN_DATA_CELL_CMD_FINISH_INT].reg             = OCCG_INTERRUPT_REGISTERr;
    fe3200_interrupts[FE3200_INT_OCCG_GEN_DATA_CELL_CMD_FINISH_INT].reg_test        = OCCG_INTERRUPT_REGISTER_TESTr;
    fe3200_interrupts[FE3200_INT_OCCG_GEN_DATA_CELL_CMD_FINISH_INT].reg_index       = 0;
    fe3200_interrupts[FE3200_INT_OCCG_GEN_DATA_CELL_CMD_FINISH_INT].field           = FIELD_2_2f;
    fe3200_interrupts[FE3200_INT_OCCG_GEN_DATA_CELL_CMD_FINISH_INT].mask_reg        = OCCG_INTERRUPT_MASK_REGISTERr;
    fe3200_interrupts[FE3200_INT_OCCG_GEN_DATA_CELL_CMD_FINISH_INT].mask_reg_index  = 0;
    fe3200_interrupts[FE3200_INT_OCCG_GEN_DATA_CELL_CMD_FINISH_INT].mask_field      = FIELD_2_2f;
    fe3200_interrupts[FE3200_INT_OCCG_GEN_DATA_CELL_CMD_FINISH_INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    fe3200_interrupts[FE3200_INT_OCCG_GEN_DATA_CELL_CMD_FINISH_INT].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_OCCG_GEN_DATA_CELL_CMD_FINISH_INT].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_OCCG_GEN_DATA_CELL_CMD_FINISH_INT].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_OCCG_GEN_DATA_CELL_CMD_FINISH_INT].statistics_count            = sal_alloc(SOC_FE3200_NOF_INSTANCES_OCCG * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_OCCG_GEN_DATA_CELL_CMD_FINISH_INT].storm_nominal_count         = sal_alloc(SOC_FE3200_NOF_INSTANCES_OCCG * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_OCCG_GEN_DATA_CELL_CMD_FINISH_INT].storm_detection_occurrences = sal_alloc(SOC_FE3200_NOF_INSTANCES_OCCG * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_OCCG_GEN_DATA_CELL_CMD_FINISH_INT].storm_detection_start_time  = sal_alloc(SOC_FE3200_NOF_INSTANCES_OCCG * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_OCCG_GEN_DATA_CELL_CMD_FINISH_INT].statistics_count            , 0, SOC_FE3200_NOF_INSTANCES_OCCG * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_OCCG_GEN_DATA_CELL_CMD_FINISH_INT].storm_nominal_count         , 0, SOC_FE3200_NOF_INSTANCES_OCCG * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_OCCG_GEN_DATA_CELL_CMD_FINISH_INT].storm_detection_occurrences , 0, SOC_FE3200_NOF_INSTANCES_OCCG * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_OCCG_GEN_DATA_CELL_CMD_FINISH_INT].storm_detection_start_time  , 0, SOC_FE3200_NOF_INSTANCES_OCCG * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_OCCG_GEN_CONTROL_CELL_CMD_FINISH_INT].name = "OCCG_GenControlCellCmdFinishInt";
#endif
    fe3200_interrupts[FE3200_INT_OCCG_GEN_CONTROL_CELL_CMD_FINISH_INT].id              = FE3200_INT_OCCG_GEN_CONTROL_CELL_CMD_FINISH_INT;
    fe3200_interrupts[FE3200_INT_OCCG_GEN_CONTROL_CELL_CMD_FINISH_INT].reg             = OCCG_INTERRUPT_REGISTERr;
    fe3200_interrupts[FE3200_INT_OCCG_GEN_CONTROL_CELL_CMD_FINISH_INT].reg_test        = OCCG_INTERRUPT_REGISTER_TESTr;
    fe3200_interrupts[FE3200_INT_OCCG_GEN_CONTROL_CELL_CMD_FINISH_INT].reg_index       = 0;
    fe3200_interrupts[FE3200_INT_OCCG_GEN_CONTROL_CELL_CMD_FINISH_INT].field           = FIELD_3_3f;
    fe3200_interrupts[FE3200_INT_OCCG_GEN_CONTROL_CELL_CMD_FINISH_INT].mask_reg        = OCCG_INTERRUPT_MASK_REGISTERr;
    fe3200_interrupts[FE3200_INT_OCCG_GEN_CONTROL_CELL_CMD_FINISH_INT].mask_reg_index  = 0;
    fe3200_interrupts[FE3200_INT_OCCG_GEN_CONTROL_CELL_CMD_FINISH_INT].mask_field      = FIELD_3_3f;
    fe3200_interrupts[FE3200_INT_OCCG_GEN_CONTROL_CELL_CMD_FINISH_INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    fe3200_interrupts[FE3200_INT_OCCG_GEN_CONTROL_CELL_CMD_FINISH_INT].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_OCCG_GEN_CONTROL_CELL_CMD_FINISH_INT].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_OCCG_GEN_CONTROL_CELL_CMD_FINISH_INT].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_OCCG_GEN_CONTROL_CELL_CMD_FINISH_INT].statistics_count            = sal_alloc(SOC_FE3200_NOF_INSTANCES_OCCG * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_OCCG_GEN_CONTROL_CELL_CMD_FINISH_INT].storm_nominal_count         = sal_alloc(SOC_FE3200_NOF_INSTANCES_OCCG * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_OCCG_GEN_CONTROL_CELL_CMD_FINISH_INT].storm_detection_occurrences = sal_alloc(SOC_FE3200_NOF_INSTANCES_OCCG * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_OCCG_GEN_CONTROL_CELL_CMD_FINISH_INT].storm_detection_start_time  = sal_alloc(SOC_FE3200_NOF_INSTANCES_OCCG * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_OCCG_GEN_CONTROL_CELL_CMD_FINISH_INT].statistics_count            , 0, SOC_FE3200_NOF_INSTANCES_OCCG * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_OCCG_GEN_CONTROL_CELL_CMD_FINISH_INT].storm_nominal_count         , 0, SOC_FE3200_NOF_INSTANCES_OCCG * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_OCCG_GEN_CONTROL_CELL_CMD_FINISH_INT].storm_detection_occurrences , 0, SOC_FE3200_NOF_INSTANCES_OCCG * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_OCCG_GEN_CONTROL_CELL_CMD_FINISH_INT].storm_detection_start_time  , 0, SOC_FE3200_NOF_INSTANCES_OCCG * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_OCCG_CAPTURE_DATA_CELL_CMD_FINISH_INT].name = "OCCG_CaptureDataCellCmdFinishInt";
#endif
    fe3200_interrupts[FE3200_INT_OCCG_CAPTURE_DATA_CELL_CMD_FINISH_INT].id              = FE3200_INT_OCCG_CAPTURE_DATA_CELL_CMD_FINISH_INT;
    fe3200_interrupts[FE3200_INT_OCCG_CAPTURE_DATA_CELL_CMD_FINISH_INT].reg             = OCCG_INTERRUPT_REGISTERr;
    fe3200_interrupts[FE3200_INT_OCCG_CAPTURE_DATA_CELL_CMD_FINISH_INT].reg_test        = OCCG_INTERRUPT_REGISTER_TESTr;
    fe3200_interrupts[FE3200_INT_OCCG_CAPTURE_DATA_CELL_CMD_FINISH_INT].reg_index       = 0;
    fe3200_interrupts[FE3200_INT_OCCG_CAPTURE_DATA_CELL_CMD_FINISH_INT].field           = FIELD_4_4f;
    fe3200_interrupts[FE3200_INT_OCCG_CAPTURE_DATA_CELL_CMD_FINISH_INT].mask_reg        = OCCG_INTERRUPT_MASK_REGISTERr;
    fe3200_interrupts[FE3200_INT_OCCG_CAPTURE_DATA_CELL_CMD_FINISH_INT].mask_reg_index  = 0;
    fe3200_interrupts[FE3200_INT_OCCG_CAPTURE_DATA_CELL_CMD_FINISH_INT].mask_field      = FIELD_4_4f;
    fe3200_interrupts[FE3200_INT_OCCG_CAPTURE_DATA_CELL_CMD_FINISH_INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    fe3200_interrupts[FE3200_INT_OCCG_CAPTURE_DATA_CELL_CMD_FINISH_INT].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_OCCG_CAPTURE_DATA_CELL_CMD_FINISH_INT].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_OCCG_CAPTURE_DATA_CELL_CMD_FINISH_INT].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_OCCG_CAPTURE_DATA_CELL_CMD_FINISH_INT].statistics_count            = sal_alloc(SOC_FE3200_NOF_INSTANCES_OCCG * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_OCCG_CAPTURE_DATA_CELL_CMD_FINISH_INT].storm_nominal_count         = sal_alloc(SOC_FE3200_NOF_INSTANCES_OCCG * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_OCCG_CAPTURE_DATA_CELL_CMD_FINISH_INT].storm_detection_occurrences = sal_alloc(SOC_FE3200_NOF_INSTANCES_OCCG * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_OCCG_CAPTURE_DATA_CELL_CMD_FINISH_INT].storm_detection_start_time  = sal_alloc(SOC_FE3200_NOF_INSTANCES_OCCG * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_OCCG_CAPTURE_DATA_CELL_CMD_FINISH_INT].statistics_count            , 0, SOC_FE3200_NOF_INSTANCES_OCCG * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_OCCG_CAPTURE_DATA_CELL_CMD_FINISH_INT].storm_nominal_count         , 0, SOC_FE3200_NOF_INSTANCES_OCCG * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_OCCG_CAPTURE_DATA_CELL_CMD_FINISH_INT].storm_detection_occurrences , 0, SOC_FE3200_NOF_INSTANCES_OCCG * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_OCCG_CAPTURE_DATA_CELL_CMD_FINISH_INT].storm_detection_start_time  , 0, SOC_FE3200_NOF_INSTANCES_OCCG * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_OCCG_CAPTURE_CONTROL_CELL_CMD_FINISH_INT].name = "OCCG_CaptureControlCellCmdFinishInt";
#endif
    fe3200_interrupts[FE3200_INT_OCCG_CAPTURE_CONTROL_CELL_CMD_FINISH_INT].id              = FE3200_INT_OCCG_CAPTURE_CONTROL_CELL_CMD_FINISH_INT;
    fe3200_interrupts[FE3200_INT_OCCG_CAPTURE_CONTROL_CELL_CMD_FINISH_INT].reg             = OCCG_INTERRUPT_REGISTERr;
    fe3200_interrupts[FE3200_INT_OCCG_CAPTURE_CONTROL_CELL_CMD_FINISH_INT].reg_test        = OCCG_INTERRUPT_REGISTER_TESTr;
    fe3200_interrupts[FE3200_INT_OCCG_CAPTURE_CONTROL_CELL_CMD_FINISH_INT].reg_index       = 0;
    fe3200_interrupts[FE3200_INT_OCCG_CAPTURE_CONTROL_CELL_CMD_FINISH_INT].field           = FIELD_5_5f;
    fe3200_interrupts[FE3200_INT_OCCG_CAPTURE_CONTROL_CELL_CMD_FINISH_INT].mask_reg        = OCCG_INTERRUPT_MASK_REGISTERr;
    fe3200_interrupts[FE3200_INT_OCCG_CAPTURE_CONTROL_CELL_CMD_FINISH_INT].mask_reg_index  = 0;
    fe3200_interrupts[FE3200_INT_OCCG_CAPTURE_CONTROL_CELL_CMD_FINISH_INT].mask_field      = FIELD_5_5f;
    fe3200_interrupts[FE3200_INT_OCCG_CAPTURE_CONTROL_CELL_CMD_FINISH_INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    fe3200_interrupts[FE3200_INT_OCCG_CAPTURE_CONTROL_CELL_CMD_FINISH_INT].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_OCCG_CAPTURE_CONTROL_CELL_CMD_FINISH_INT].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_OCCG_CAPTURE_CONTROL_CELL_CMD_FINISH_INT].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_OCCG_CAPTURE_CONTROL_CELL_CMD_FINISH_INT].statistics_count            = sal_alloc(SOC_FE3200_NOF_INSTANCES_OCCG * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_OCCG_CAPTURE_CONTROL_CELL_CMD_FINISH_INT].storm_nominal_count         = sal_alloc(SOC_FE3200_NOF_INSTANCES_OCCG * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_OCCG_CAPTURE_CONTROL_CELL_CMD_FINISH_INT].storm_detection_occurrences = sal_alloc(SOC_FE3200_NOF_INSTANCES_OCCG * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_OCCG_CAPTURE_CONTROL_CELL_CMD_FINISH_INT].storm_detection_start_time  = sal_alloc(SOC_FE3200_NOF_INSTANCES_OCCG * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_OCCG_CAPTURE_CONTROL_CELL_CMD_FINISH_INT].statistics_count            , 0, SOC_FE3200_NOF_INSTANCES_OCCG * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_OCCG_CAPTURE_CONTROL_CELL_CMD_FINISH_INT].storm_nominal_count         , 0, SOC_FE3200_NOF_INSTANCES_OCCG * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_OCCG_CAPTURE_CONTROL_CELL_CMD_FINISH_INT].storm_detection_occurrences , 0, SOC_FE3200_NOF_INSTANCES_OCCG * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_OCCG_CAPTURE_CONTROL_CELL_CMD_FINISH_INT].storm_detection_start_time  , 0, SOC_FE3200_NOF_INSTANCES_OCCG * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_OCCG_TEST_MODE_CMD_FINISH_INT].name = "OCCG_TestModeCmdFinishInt";
#endif
    fe3200_interrupts[FE3200_INT_OCCG_TEST_MODE_CMD_FINISH_INT].id              = FE3200_INT_OCCG_TEST_MODE_CMD_FINISH_INT;
    fe3200_interrupts[FE3200_INT_OCCG_TEST_MODE_CMD_FINISH_INT].reg             = OCCG_INTERRUPT_REGISTERr;
    fe3200_interrupts[FE3200_INT_OCCG_TEST_MODE_CMD_FINISH_INT].reg_test        = OCCG_INTERRUPT_REGISTER_TESTr;
    fe3200_interrupts[FE3200_INT_OCCG_TEST_MODE_CMD_FINISH_INT].reg_index       = 0;
    fe3200_interrupts[FE3200_INT_OCCG_TEST_MODE_CMD_FINISH_INT].field           = TEST_MODE_CMD_FINISH_INTf;
    fe3200_interrupts[FE3200_INT_OCCG_TEST_MODE_CMD_FINISH_INT].mask_reg        = OCCG_INTERRUPT_MASK_REGISTERr;
    fe3200_interrupts[FE3200_INT_OCCG_TEST_MODE_CMD_FINISH_INT].mask_reg_index  = 0;
    fe3200_interrupts[FE3200_INT_OCCG_TEST_MODE_CMD_FINISH_INT].mask_field      = TEST_MODE_CMD_FINISH_INT_MASKf;
    fe3200_interrupts[FE3200_INT_OCCG_TEST_MODE_CMD_FINISH_INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    fe3200_interrupts[FE3200_INT_OCCG_TEST_MODE_CMD_FINISH_INT].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_OCCG_TEST_MODE_CMD_FINISH_INT].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_OCCG_TEST_MODE_CMD_FINISH_INT].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_OCCG_TEST_MODE_CMD_FINISH_INT].statistics_count            = sal_alloc(SOC_FE3200_NOF_INSTANCES_OCCG * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_OCCG_TEST_MODE_CMD_FINISH_INT].storm_nominal_count         = sal_alloc(SOC_FE3200_NOF_INSTANCES_OCCG * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_OCCG_TEST_MODE_CMD_FINISH_INT].storm_detection_occurrences = sal_alloc(SOC_FE3200_NOF_INSTANCES_OCCG * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_OCCG_TEST_MODE_CMD_FINISH_INT].storm_detection_start_time  = sal_alloc(SOC_FE3200_NOF_INSTANCES_OCCG * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_OCCG_TEST_MODE_CMD_FINISH_INT].statistics_count            , 0, SOC_FE3200_NOF_INSTANCES_OCCG * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_OCCG_TEST_MODE_CMD_FINISH_INT].storm_nominal_count         , 0, SOC_FE3200_NOF_INSTANCES_OCCG * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_OCCG_TEST_MODE_CMD_FINISH_INT].storm_detection_occurrences , 0, SOC_FE3200_NOF_INSTANCES_OCCG * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_OCCG_TEST_MODE_CMD_FINISH_INT].storm_detection_start_time  , 0, SOC_FE3200_NOF_INSTANCES_OCCG * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_CCS_ERROR_ECC].name = "CCS_ErrorEcc";
#endif
    fe3200_interrupts[FE3200_INT_CCS_ERROR_ECC].id              = FE3200_INT_CCS_ERROR_ECC;
    fe3200_interrupts[FE3200_INT_CCS_ERROR_ECC].reg             = CCS_INTERRUPT_REGISTERr;
    fe3200_interrupts[FE3200_INT_CCS_ERROR_ECC].reg_test        = CCS_INTERRUPT_REGISTER_TESTr;
    fe3200_interrupts[FE3200_INT_CCS_ERROR_ECC].reg_index       = 0;
    fe3200_interrupts[FE3200_INT_CCS_ERROR_ECC].field           = ERROR_ECCf;
    fe3200_interrupts[FE3200_INT_CCS_ERROR_ECC].mask_reg        = CCS_INTERRUPT_MASK_REGISTERr;
    fe3200_interrupts[FE3200_INT_CCS_ERROR_ECC].mask_reg_index  = 0;
    fe3200_interrupts[FE3200_INT_CCS_ERROR_ECC].mask_field      = ERROR_ECC_MASKf;
    fe3200_interrupts[FE3200_INT_CCS_ERROR_ECC].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    fe3200_interrupts[FE3200_INT_CCS_ERROR_ECC].vector_id       = 1;
    fe3200_interrupts[FE3200_INT_CCS_ERROR_ECC].vector_info     = &fe3200_interrupt_tree_ccs_ecc_vector;
    fe3200_interrupts[FE3200_INT_CCS_ERROR_ECC].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_CCS_ERROR_ECC].statistics_count            = sal_alloc(SOC_FE3200_NOF_INSTANCES_CCS * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_CCS_ERROR_ECC].storm_nominal_count         = sal_alloc(SOC_FE3200_NOF_INSTANCES_CCS * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_CCS_ERROR_ECC].storm_detection_occurrences = sal_alloc(SOC_FE3200_NOF_INSTANCES_CCS * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_CCS_ERROR_ECC].storm_detection_start_time  = sal_alloc(SOC_FE3200_NOF_INSTANCES_CCS * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_CCS_ERROR_ECC].statistics_count            , 0, SOC_FE3200_NOF_INSTANCES_CCS * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_CCS_ERROR_ECC].storm_nominal_count         , 0, SOC_FE3200_NOF_INSTANCES_CCS * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_CCS_ERROR_ECC].storm_detection_occurrences , 0, SOC_FE3200_NOF_INSTANCES_CCS * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_CCS_ERROR_ECC].storm_detection_start_time  , 0, SOC_FE3200_NOF_INSTANCES_CCS * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_CCS_CPU_CAPT_CELL_FNE_INT].name = "CCS_CpuCaptCellFneInt";
#endif
    fe3200_interrupts[FE3200_INT_CCS_CPU_CAPT_CELL_FNE_INT].id              = FE3200_INT_CCS_CPU_CAPT_CELL_FNE_INT;
    fe3200_interrupts[FE3200_INT_CCS_CPU_CAPT_CELL_FNE_INT].reg             = CCS_INTERRUPT_REGISTERr;
    fe3200_interrupts[FE3200_INT_CCS_CPU_CAPT_CELL_FNE_INT].reg_test        = CCS_INTERRUPT_REGISTER_TESTr;
    fe3200_interrupts[FE3200_INT_CCS_CPU_CAPT_CELL_FNE_INT].reg_index       = 0;
    fe3200_interrupts[FE3200_INT_CCS_CPU_CAPT_CELL_FNE_INT].field           = CPU_CAPT_CELL_FNE_INTf;
    fe3200_interrupts[FE3200_INT_CCS_CPU_CAPT_CELL_FNE_INT].mask_reg        = CCS_INTERRUPT_MASK_REGISTERr;
    fe3200_interrupts[FE3200_INT_CCS_CPU_CAPT_CELL_FNE_INT].mask_reg_index  = 0;
    fe3200_interrupts[FE3200_INT_CCS_CPU_CAPT_CELL_FNE_INT].mask_field      = CPU_CAPT_CELL_FNE_INT_MASKf;
    fe3200_interrupts[FE3200_INT_CCS_CPU_CAPT_CELL_FNE_INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    fe3200_interrupts[FE3200_INT_CCS_CPU_CAPT_CELL_FNE_INT].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_CCS_CPU_CAPT_CELL_FNE_INT].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_CCS_CPU_CAPT_CELL_FNE_INT].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_CCS_CPU_CAPT_CELL_FNE_INT].statistics_count            = sal_alloc(SOC_FE3200_NOF_INSTANCES_CCS * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_CCS_CPU_CAPT_CELL_FNE_INT].storm_nominal_count         = sal_alloc(SOC_FE3200_NOF_INSTANCES_CCS * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_CCS_CPU_CAPT_CELL_FNE_INT].storm_detection_occurrences = sal_alloc(SOC_FE3200_NOF_INSTANCES_CCS * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_CCS_CPU_CAPT_CELL_FNE_INT].storm_detection_start_time  = sal_alloc(SOC_FE3200_NOF_INSTANCES_CCS * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_CCS_CPU_CAPT_CELL_FNE_INT].statistics_count            , 0, SOC_FE3200_NOF_INSTANCES_CCS * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_CCS_CPU_CAPT_CELL_FNE_INT].storm_nominal_count         , 0, SOC_FE3200_NOF_INSTANCES_CCS * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_CCS_CPU_CAPT_CELL_FNE_INT].storm_detection_occurrences , 0, SOC_FE3200_NOF_INSTANCES_CCS * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_CCS_CPU_CAPT_CELL_FNE_INT].storm_detection_start_time  , 0, SOC_FE3200_NOF_INSTANCES_CCS * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_CCS_UNRCH_DST_INT].name = "CCS_UnrchDstInt";
#endif
    fe3200_interrupts[FE3200_INT_CCS_UNRCH_DST_INT].id              = FE3200_INT_CCS_UNRCH_DST_INT;
    fe3200_interrupts[FE3200_INT_CCS_UNRCH_DST_INT].reg             = CCS_INTERRUPT_REGISTERr;
    fe3200_interrupts[FE3200_INT_CCS_UNRCH_DST_INT].reg_test        = CCS_INTERRUPT_REGISTER_TESTr;
    fe3200_interrupts[FE3200_INT_CCS_UNRCH_DST_INT].reg_index       = 0;
    fe3200_interrupts[FE3200_INT_CCS_UNRCH_DST_INT].field           = UNRCH_DST_INTf;
    fe3200_interrupts[FE3200_INT_CCS_UNRCH_DST_INT].mask_reg        = CCS_INTERRUPT_MASK_REGISTERr;
    fe3200_interrupts[FE3200_INT_CCS_UNRCH_DST_INT].mask_reg_index  = 0;
    fe3200_interrupts[FE3200_INT_CCS_UNRCH_DST_INT].mask_field      = UNRCH_DST_INT_MASKf;
    fe3200_interrupts[FE3200_INT_CCS_UNRCH_DST_INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    fe3200_interrupts[FE3200_INT_CCS_UNRCH_DST_INT].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_CCS_UNRCH_DST_INT].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_CCS_UNRCH_DST_INT].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_CCS_UNRCH_DST_INT].statistics_count            = sal_alloc(SOC_FE3200_NOF_INSTANCES_CCS * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_CCS_UNRCH_DST_INT].storm_nominal_count         = sal_alloc(SOC_FE3200_NOF_INSTANCES_CCS * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_CCS_UNRCH_DST_INT].storm_detection_occurrences = sal_alloc(SOC_FE3200_NOF_INSTANCES_CCS * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_CCS_UNRCH_DST_INT].storm_detection_start_time  = sal_alloc(SOC_FE3200_NOF_INSTANCES_CCS * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_CCS_UNRCH_DST_INT].statistics_count            , 0, SOC_FE3200_NOF_INSTANCES_CCS * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_CCS_UNRCH_DST_INT].storm_nominal_count         , 0, SOC_FE3200_NOF_INSTANCES_CCS * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_CCS_UNRCH_DST_INT].storm_detection_occurrences , 0, SOC_FE3200_NOF_INSTANCES_CCS * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_CCS_UNRCH_DST_INT].storm_detection_start_time  , 0, SOC_FE3200_NOF_INSTANCES_CCS * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_CCS_CDMA_LP_FIF_OVF_INT].name = "CCS_CdmaLpFifOvfInt";
#endif
    fe3200_interrupts[FE3200_INT_CCS_CDMA_LP_FIF_OVF_INT].id              = FE3200_INT_CCS_CDMA_LP_FIF_OVF_INT;
    fe3200_interrupts[FE3200_INT_CCS_CDMA_LP_FIF_OVF_INT].reg             = CCS_INTERRUPT_REGISTERr;
    fe3200_interrupts[FE3200_INT_CCS_CDMA_LP_FIF_OVF_INT].reg_test        = CCS_INTERRUPT_REGISTER_TESTr;
    fe3200_interrupts[FE3200_INT_CCS_CDMA_LP_FIF_OVF_INT].reg_index       = 0;
    fe3200_interrupts[FE3200_INT_CCS_CDMA_LP_FIF_OVF_INT].field           = CDMA_LP_FIF_OVF_INTf;
    fe3200_interrupts[FE3200_INT_CCS_CDMA_LP_FIF_OVF_INT].mask_reg        = CCS_INTERRUPT_MASK_REGISTERr;
    fe3200_interrupts[FE3200_INT_CCS_CDMA_LP_FIF_OVF_INT].mask_reg_index  = 0;
    fe3200_interrupts[FE3200_INT_CCS_CDMA_LP_FIF_OVF_INT].mask_field      = CDMA_LP_FIF_OVF_INT_MASKf;
    fe3200_interrupts[FE3200_INT_CCS_CDMA_LP_FIF_OVF_INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    fe3200_interrupts[FE3200_INT_CCS_CDMA_LP_FIF_OVF_INT].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_CCS_CDMA_LP_FIF_OVF_INT].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_CCS_CDMA_LP_FIF_OVF_INT].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_CCS_CDMA_LP_FIF_OVF_INT].statistics_count            = sal_alloc(SOC_FE3200_NOF_INSTANCES_CCS * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_CCS_CDMA_LP_FIF_OVF_INT].storm_nominal_count         = sal_alloc(SOC_FE3200_NOF_INSTANCES_CCS * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_CCS_CDMA_LP_FIF_OVF_INT].storm_detection_occurrences = sal_alloc(SOC_FE3200_NOF_INSTANCES_CCS * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_CCS_CDMA_LP_FIF_OVF_INT].storm_detection_start_time  = sal_alloc(SOC_FE3200_NOF_INSTANCES_CCS * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_CCS_CDMA_LP_FIF_OVF_INT].statistics_count            , 0, SOC_FE3200_NOF_INSTANCES_CCS * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_CCS_CDMA_LP_FIF_OVF_INT].storm_nominal_count         , 0, SOC_FE3200_NOF_INSTANCES_CCS * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_CCS_CDMA_LP_FIF_OVF_INT].storm_detection_occurrences , 0, SOC_FE3200_NOF_INSTANCES_CCS * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_CCS_CDMA_LP_FIF_OVF_INT].storm_detection_start_time  , 0, SOC_FE3200_NOF_INSTANCES_CCS * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_CCS_CDMB_LP_FIF_OVF_INT].name = "CCS_CdmbLpFifOvfInt";
#endif
    fe3200_interrupts[FE3200_INT_CCS_CDMB_LP_FIF_OVF_INT].id              = FE3200_INT_CCS_CDMB_LP_FIF_OVF_INT;
    fe3200_interrupts[FE3200_INT_CCS_CDMB_LP_FIF_OVF_INT].reg             = CCS_INTERRUPT_REGISTERr;
    fe3200_interrupts[FE3200_INT_CCS_CDMB_LP_FIF_OVF_INT].reg_test        = CCS_INTERRUPT_REGISTER_TESTr;
    fe3200_interrupts[FE3200_INT_CCS_CDMB_LP_FIF_OVF_INT].reg_index       = 0;
    fe3200_interrupts[FE3200_INT_CCS_CDMB_LP_FIF_OVF_INT].field           = CDMB_LP_FIF_OVF_INTf;
    fe3200_interrupts[FE3200_INT_CCS_CDMB_LP_FIF_OVF_INT].mask_reg        = CCS_INTERRUPT_MASK_REGISTERr;
    fe3200_interrupts[FE3200_INT_CCS_CDMB_LP_FIF_OVF_INT].mask_reg_index  = 0;
    fe3200_interrupts[FE3200_INT_CCS_CDMB_LP_FIF_OVF_INT].mask_field      = CDMB_LP_FIF_OVF_INT_MASKf;
    fe3200_interrupts[FE3200_INT_CCS_CDMB_LP_FIF_OVF_INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    fe3200_interrupts[FE3200_INT_CCS_CDMB_LP_FIF_OVF_INT].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_CCS_CDMB_LP_FIF_OVF_INT].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_CCS_CDMB_LP_FIF_OVF_INT].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_CCS_CDMB_LP_FIF_OVF_INT].statistics_count            = sal_alloc(SOC_FE3200_NOF_INSTANCES_CCS * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_CCS_CDMB_LP_FIF_OVF_INT].storm_nominal_count         = sal_alloc(SOC_FE3200_NOF_INSTANCES_CCS * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_CCS_CDMB_LP_FIF_OVF_INT].storm_detection_occurrences = sal_alloc(SOC_FE3200_NOF_INSTANCES_CCS * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_CCS_CDMB_LP_FIF_OVF_INT].storm_detection_start_time  = sal_alloc(SOC_FE3200_NOF_INSTANCES_CCS * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_CCS_CDMB_LP_FIF_OVF_INT].statistics_count            , 0, SOC_FE3200_NOF_INSTANCES_CCS * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_CCS_CDMB_LP_FIF_OVF_INT].storm_nominal_count         , 0, SOC_FE3200_NOF_INSTANCES_CCS * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_CCS_CDMB_LP_FIF_OVF_INT].storm_detection_occurrences , 0, SOC_FE3200_NOF_INSTANCES_CCS * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_CCS_CDMB_LP_FIF_OVF_INT].storm_detection_start_time  , 0, SOC_FE3200_NOF_INSTANCES_CCS * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_CCS_CDMC_LP_FIF_OVF_INT].name = "CCS_CdmcLpFifOvfInt";
#endif
    fe3200_interrupts[FE3200_INT_CCS_CDMC_LP_FIF_OVF_INT].id              = FE3200_INT_CCS_CDMC_LP_FIF_OVF_INT;
    fe3200_interrupts[FE3200_INT_CCS_CDMC_LP_FIF_OVF_INT].reg             = CCS_INTERRUPT_REGISTERr;
    fe3200_interrupts[FE3200_INT_CCS_CDMC_LP_FIF_OVF_INT].reg_test        = CCS_INTERRUPT_REGISTER_TESTr;
    fe3200_interrupts[FE3200_INT_CCS_CDMC_LP_FIF_OVF_INT].reg_index       = 0;
    fe3200_interrupts[FE3200_INT_CCS_CDMC_LP_FIF_OVF_INT].field           = CDMC_LP_FIF_OVF_INTf;
    fe3200_interrupts[FE3200_INT_CCS_CDMC_LP_FIF_OVF_INT].mask_reg        = CCS_INTERRUPT_MASK_REGISTERr;
    fe3200_interrupts[FE3200_INT_CCS_CDMC_LP_FIF_OVF_INT].mask_reg_index  = 0;
    fe3200_interrupts[FE3200_INT_CCS_CDMC_LP_FIF_OVF_INT].mask_field      = CDMC_LP_FIF_OVF_INT_MASKf;
    fe3200_interrupts[FE3200_INT_CCS_CDMC_LP_FIF_OVF_INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    fe3200_interrupts[FE3200_INT_CCS_CDMC_LP_FIF_OVF_INT].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_CCS_CDMC_LP_FIF_OVF_INT].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_CCS_CDMC_LP_FIF_OVF_INT].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_CCS_CDMC_LP_FIF_OVF_INT].statistics_count            = sal_alloc(SOC_FE3200_NOF_INSTANCES_CCS * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_CCS_CDMC_LP_FIF_OVF_INT].storm_nominal_count         = sal_alloc(SOC_FE3200_NOF_INSTANCES_CCS * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_CCS_CDMC_LP_FIF_OVF_INT].storm_detection_occurrences = sal_alloc(SOC_FE3200_NOF_INSTANCES_CCS * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_CCS_CDMC_LP_FIF_OVF_INT].storm_detection_start_time  = sal_alloc(SOC_FE3200_NOF_INSTANCES_CCS * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_CCS_CDMC_LP_FIF_OVF_INT].statistics_count            , 0, SOC_FE3200_NOF_INSTANCES_CCS * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_CCS_CDMC_LP_FIF_OVF_INT].storm_nominal_count         , 0, SOC_FE3200_NOF_INSTANCES_CCS * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_CCS_CDMC_LP_FIF_OVF_INT].storm_detection_occurrences , 0, SOC_FE3200_NOF_INSTANCES_CCS * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_CCS_CDMC_LP_FIF_OVF_INT].storm_detection_start_time  , 0, SOC_FE3200_NOF_INSTANCES_CCS * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_CCS_CDMD_LP_FIF_OVF_INT].name = "CCS_CdmdLpFifOvfInt";
#endif
    fe3200_interrupts[FE3200_INT_CCS_CDMD_LP_FIF_OVF_INT].id              = FE3200_INT_CCS_CDMD_LP_FIF_OVF_INT;
    fe3200_interrupts[FE3200_INT_CCS_CDMD_LP_FIF_OVF_INT].reg             = CCS_INTERRUPT_REGISTERr;
    fe3200_interrupts[FE3200_INT_CCS_CDMD_LP_FIF_OVF_INT].reg_test        = CCS_INTERRUPT_REGISTER_TESTr;
    fe3200_interrupts[FE3200_INT_CCS_CDMD_LP_FIF_OVF_INT].reg_index       = 0;
    fe3200_interrupts[FE3200_INT_CCS_CDMD_LP_FIF_OVF_INT].field           = CDMD_LP_FIF_OVF_INTf;
    fe3200_interrupts[FE3200_INT_CCS_CDMD_LP_FIF_OVF_INT].mask_reg        = CCS_INTERRUPT_MASK_REGISTERr;
    fe3200_interrupts[FE3200_INT_CCS_CDMD_LP_FIF_OVF_INT].mask_reg_index  = 0;
    fe3200_interrupts[FE3200_INT_CCS_CDMD_LP_FIF_OVF_INT].mask_field      = CDMD_LP_FIF_OVF_INT_MASKf;
    fe3200_interrupts[FE3200_INT_CCS_CDMD_LP_FIF_OVF_INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    fe3200_interrupts[FE3200_INT_CCS_CDMD_LP_FIF_OVF_INT].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_CCS_CDMD_LP_FIF_OVF_INT].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_CCS_CDMD_LP_FIF_OVF_INT].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_CCS_CDMD_LP_FIF_OVF_INT].statistics_count            = sal_alloc(SOC_FE3200_NOF_INSTANCES_CCS * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_CCS_CDMD_LP_FIF_OVF_INT].storm_nominal_count         = sal_alloc(SOC_FE3200_NOF_INSTANCES_CCS * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_CCS_CDMD_LP_FIF_OVF_INT].storm_detection_occurrences = sal_alloc(SOC_FE3200_NOF_INSTANCES_CCS * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_CCS_CDMD_LP_FIF_OVF_INT].storm_detection_start_time  = sal_alloc(SOC_FE3200_NOF_INSTANCES_CCS * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_CCS_CDMD_LP_FIF_OVF_INT].statistics_count            , 0, SOC_FE3200_NOF_INSTANCES_CCS * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_CCS_CDMD_LP_FIF_OVF_INT].storm_nominal_count         , 0, SOC_FE3200_NOF_INSTANCES_CCS * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_CCS_CDMD_LP_FIF_OVF_INT].storm_detection_occurrences , 0, SOC_FE3200_NOF_INSTANCES_CCS * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_CCS_CDMD_LP_FIF_OVF_INT].storm_detection_start_time  , 0, SOC_FE3200_NOF_INSTANCES_CCS * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_CCS_GSYNC_DSCRD_INT].name = "CCS_GsyncDscrdInt";
#endif
    fe3200_interrupts[FE3200_INT_CCS_GSYNC_DSCRD_INT].id              = FE3200_INT_CCS_GSYNC_DSCRD_INT;
    fe3200_interrupts[FE3200_INT_CCS_GSYNC_DSCRD_INT].reg             = CCS_INTERRUPT_REGISTERr;
    fe3200_interrupts[FE3200_INT_CCS_GSYNC_DSCRD_INT].reg_test        = CCS_INTERRUPT_REGISTER_TESTr;
    fe3200_interrupts[FE3200_INT_CCS_GSYNC_DSCRD_INT].reg_index       = 0;
    fe3200_interrupts[FE3200_INT_CCS_GSYNC_DSCRD_INT].field           = FIELD_7_7f;
    fe3200_interrupts[FE3200_INT_CCS_GSYNC_DSCRD_INT].mask_reg        = CCS_INTERRUPT_MASK_REGISTERr;
    fe3200_interrupts[FE3200_INT_CCS_GSYNC_DSCRD_INT].mask_reg_index  = 0;
    fe3200_interrupts[FE3200_INT_CCS_GSYNC_DSCRD_INT].mask_field      = FIELD_7_7f;
    fe3200_interrupts[FE3200_INT_CCS_GSYNC_DSCRD_INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    fe3200_interrupts[FE3200_INT_CCS_GSYNC_DSCRD_INT].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_CCS_GSYNC_DSCRD_INT].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_CCS_GSYNC_DSCRD_INT].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_CCS_GSYNC_DSCRD_INT].statistics_count            = sal_alloc(SOC_FE3200_NOF_INSTANCES_CCS * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_CCS_GSYNC_DSCRD_INT].storm_nominal_count         = sal_alloc(SOC_FE3200_NOF_INSTANCES_CCS * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_CCS_GSYNC_DSCRD_INT].storm_detection_occurrences = sal_alloc(SOC_FE3200_NOF_INSTANCES_CCS * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_CCS_GSYNC_DSCRD_INT].storm_detection_start_time  = sal_alloc(SOC_FE3200_NOF_INSTANCES_CCS * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_CCS_GSYNC_DSCRD_INT].statistics_count            , 0, SOC_FE3200_NOF_INSTANCES_CCS * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_CCS_GSYNC_DSCRD_INT].storm_nominal_count         , 0, SOC_FE3200_NOF_INSTANCES_CCS * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_CCS_GSYNC_DSCRD_INT].storm_detection_occurrences , 0, SOC_FE3200_NOF_INSTANCES_CCS * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_CCS_GSYNC_DSCRD_INT].storm_detection_start_time  , 0, SOC_FE3200_NOF_INSTANCES_CCS * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_CCS_CRP_PARITY_ERR_INT].name = "CCS_CrpParityErrInt";
#endif
    fe3200_interrupts[FE3200_INT_CCS_CRP_PARITY_ERR_INT].id              = FE3200_INT_CCS_CRP_PARITY_ERR_INT;
    fe3200_interrupts[FE3200_INT_CCS_CRP_PARITY_ERR_INT].reg             = CCS_INTERRUPT_REGISTERr;
    fe3200_interrupts[FE3200_INT_CCS_CRP_PARITY_ERR_INT].reg_test        = CCS_INTERRUPT_REGISTER_TESTr;
    fe3200_interrupts[FE3200_INT_CCS_CRP_PARITY_ERR_INT].reg_index       = 0;
    fe3200_interrupts[FE3200_INT_CCS_CRP_PARITY_ERR_INT].field           = CRP_PARITY_ERR_INTf;
    fe3200_interrupts[FE3200_INT_CCS_CRP_PARITY_ERR_INT].mask_reg        = CCS_INTERRUPT_MASK_REGISTERr;
    fe3200_interrupts[FE3200_INT_CCS_CRP_PARITY_ERR_INT].mask_reg_index  = 0;
    fe3200_interrupts[FE3200_INT_CCS_CRP_PARITY_ERR_INT].mask_field      = CRP_PARITY_ERR_INT_MASKf;
    fe3200_interrupts[FE3200_INT_CCS_CRP_PARITY_ERR_INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    fe3200_interrupts[FE3200_INT_CCS_CRP_PARITY_ERR_INT].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_CCS_CRP_PARITY_ERR_INT].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_CCS_CRP_PARITY_ERR_INT].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_CCS_CRP_PARITY_ERR_INT].statistics_count            = sal_alloc(SOC_FE3200_NOF_INSTANCES_CCS * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_CCS_CRP_PARITY_ERR_INT].storm_nominal_count         = sal_alloc(SOC_FE3200_NOF_INSTANCES_CCS * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_CCS_CRP_PARITY_ERR_INT].storm_detection_occurrences = sal_alloc(SOC_FE3200_NOF_INSTANCES_CCS * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_CCS_CRP_PARITY_ERR_INT].storm_detection_start_time  = sal_alloc(SOC_FE3200_NOF_INSTANCES_CCS * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_CCS_CRP_PARITY_ERR_INT].statistics_count            , 0, SOC_FE3200_NOF_INSTANCES_CCS * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_CCS_CRP_PARITY_ERR_INT].storm_nominal_count         , 0, SOC_FE3200_NOF_INSTANCES_CCS * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_CCS_CRP_PARITY_ERR_INT].storm_detection_occurrences , 0, SOC_FE3200_NOF_INSTANCES_CCS * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_CCS_CRP_PARITY_ERR_INT].storm_detection_start_time  , 0, SOC_FE3200_NOF_INSTANCES_CCS * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_CCS_ECC_ECC_1B_ERR_INT].name = "CCS_ECC_Ecc_1bErrInt";
#endif
    fe3200_interrupts[FE3200_INT_CCS_ECC_ECC_1B_ERR_INT].id              = FE3200_INT_CCS_ECC_ECC_1B_ERR_INT;
    fe3200_interrupts[FE3200_INT_CCS_ECC_ECC_1B_ERR_INT].reg             = CCS_ECC_INTERRUPT_REGISTERr;
    fe3200_interrupts[FE3200_INT_CCS_ECC_ECC_1B_ERR_INT].reg_test        = CCS_ECC_INTERRUPT_REGISTER_TESTr;
    fe3200_interrupts[FE3200_INT_CCS_ECC_ECC_1B_ERR_INT].reg_index       = 0;
    fe3200_interrupts[FE3200_INT_CCS_ECC_ECC_1B_ERR_INT].field           = ECC_1B_ERR_INTf;
    fe3200_interrupts[FE3200_INT_CCS_ECC_ECC_1B_ERR_INT].mask_reg        = CCS_ECC_INTERRUPT_REGISTER_MASKr;
    fe3200_interrupts[FE3200_INT_CCS_ECC_ECC_1B_ERR_INT].mask_reg_index  = 0;
    fe3200_interrupts[FE3200_INT_CCS_ECC_ECC_1B_ERR_INT].mask_field      = ECC_1B_ERR_INT_MASKf;
    fe3200_interrupts[FE3200_INT_CCS_ECC_ECC_1B_ERR_INT].cnt_reg         = CCS_ECC_1B_ERR_CNTr;
    fe3200_interrupts[FE3200_INT_CCS_ECC_ECC_1B_ERR_INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    fe3200_interrupts[FE3200_INT_CCS_ECC_ECC_1B_ERR_INT].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_CCS_ECC_ECC_1B_ERR_INT].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_CCS_ECC_ECC_1B_ERR_INT].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_CCS_ECC_ECC_1B_ERR_INT].statistics_count            = sal_alloc(SOC_FE3200_NOF_INSTANCES_CCS * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_CCS_ECC_ECC_1B_ERR_INT].storm_nominal_count         = sal_alloc(SOC_FE3200_NOF_INSTANCES_CCS * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_CCS_ECC_ECC_1B_ERR_INT].storm_detection_occurrences = sal_alloc(SOC_FE3200_NOF_INSTANCES_CCS * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_CCS_ECC_ECC_1B_ERR_INT].storm_detection_start_time  = sal_alloc(SOC_FE3200_NOF_INSTANCES_CCS * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_CCS_ECC_ECC_1B_ERR_INT].statistics_count            , 0, SOC_FE3200_NOF_INSTANCES_CCS * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_CCS_ECC_ECC_1B_ERR_INT].storm_nominal_count         , 0, SOC_FE3200_NOF_INSTANCES_CCS * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_CCS_ECC_ECC_1B_ERR_INT].storm_detection_occurrences , 0, SOC_FE3200_NOF_INSTANCES_CCS * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_CCS_ECC_ECC_1B_ERR_INT].storm_detection_start_time  , 0, SOC_FE3200_NOF_INSTANCES_CCS * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_CCS_ECC_ECC_2B_ERR_INT].name = "CCS_ECC_Ecc_2bErrInt";
#endif
    fe3200_interrupts[FE3200_INT_CCS_ECC_ECC_2B_ERR_INT].id              = FE3200_INT_CCS_ECC_ECC_2B_ERR_INT;
    fe3200_interrupts[FE3200_INT_CCS_ECC_ECC_2B_ERR_INT].reg             = CCS_ECC_INTERRUPT_REGISTERr;
    fe3200_interrupts[FE3200_INT_CCS_ECC_ECC_2B_ERR_INT].reg_test        = CCS_ECC_INTERRUPT_REGISTER_TESTr;
    fe3200_interrupts[FE3200_INT_CCS_ECC_ECC_2B_ERR_INT].reg_index       = 0;
    fe3200_interrupts[FE3200_INT_CCS_ECC_ECC_2B_ERR_INT].field           = ECC_2B_ERR_INTf;
    fe3200_interrupts[FE3200_INT_CCS_ECC_ECC_2B_ERR_INT].mask_reg        = CCS_ECC_INTERRUPT_REGISTER_MASKr;
    fe3200_interrupts[FE3200_INT_CCS_ECC_ECC_2B_ERR_INT].mask_reg_index  = 0;
    fe3200_interrupts[FE3200_INT_CCS_ECC_ECC_2B_ERR_INT].mask_field      = ECC_2B_ERR_INT_MASKf;
    fe3200_interrupts[FE3200_INT_CCS_ECC_ECC_2B_ERR_INT].cnt_reg         = CCS_ECC_2B_ERR_CNTr;
    fe3200_interrupts[FE3200_INT_CCS_ECC_ECC_2B_ERR_INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    fe3200_interrupts[FE3200_INT_CCS_ECC_ECC_2B_ERR_INT].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_CCS_ECC_ECC_2B_ERR_INT].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_CCS_ECC_ECC_2B_ERR_INT].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_CCS_ECC_ECC_2B_ERR_INT].statistics_count            = sal_alloc(SOC_FE3200_NOF_INSTANCES_CCS * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_CCS_ECC_ECC_2B_ERR_INT].storm_nominal_count         = sal_alloc(SOC_FE3200_NOF_INSTANCES_CCS * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_CCS_ECC_ECC_2B_ERR_INT].storm_detection_occurrences = sal_alloc(SOC_FE3200_NOF_INSTANCES_CCS * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_CCS_ECC_ECC_2B_ERR_INT].storm_detection_start_time  = sal_alloc(SOC_FE3200_NOF_INSTANCES_CCS * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_CCS_ECC_ECC_2B_ERR_INT].statistics_count            , 0, SOC_FE3200_NOF_INSTANCES_CCS * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_CCS_ECC_ECC_2B_ERR_INT].storm_nominal_count         , 0, SOC_FE3200_NOF_INSTANCES_CCS * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_CCS_ECC_ECC_2B_ERR_INT].storm_detection_occurrences , 0, SOC_FE3200_NOF_INSTANCES_CCS * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_CCS_ECC_ECC_2B_ERR_INT].storm_detection_start_time  , 0, SOC_FE3200_NOF_INSTANCES_CCS * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_DCM_ERROR_ECC].name = "DCM_ErrorEcc";
#endif
    fe3200_interrupts[FE3200_INT_DCM_ERROR_ECC].id              = FE3200_INT_DCM_ERROR_ECC;
    fe3200_interrupts[FE3200_INT_DCM_ERROR_ECC].reg             = DCM_INTERRUPT_REGISTERr;
    fe3200_interrupts[FE3200_INT_DCM_ERROR_ECC].reg_test        = DCM_INTERRUPT_REGISTER_TESTr;
    fe3200_interrupts[FE3200_INT_DCM_ERROR_ECC].reg_index       = 0;
    fe3200_interrupts[FE3200_INT_DCM_ERROR_ECC].field           = ERROR_ECCf;
    fe3200_interrupts[FE3200_INT_DCM_ERROR_ECC].mask_reg        = DCM_INTERRUPT_MASK_REGISTERr;
    fe3200_interrupts[FE3200_INT_DCM_ERROR_ECC].mask_reg_index  = 0;
    fe3200_interrupts[FE3200_INT_DCM_ERROR_ECC].mask_field      = ERROR_ECC_MASKf;
    fe3200_interrupts[FE3200_INT_DCM_ERROR_ECC].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    fe3200_interrupts[FE3200_INT_DCM_ERROR_ECC].vector_id       = 1;
    fe3200_interrupts[FE3200_INT_DCM_ERROR_ECC].vector_info     = &fe3200_interrupt_tree_dcm_ecc_vector;
    fe3200_interrupts[FE3200_INT_DCM_ERROR_ECC].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_DCM_ERROR_ECC].statistics_count            = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCM * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCM_ERROR_ECC].storm_nominal_count         = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCM * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCM_ERROR_ECC].storm_detection_occurrences = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCM * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCM_ERROR_ECC].storm_detection_start_time  = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCM * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_DCM_ERROR_ECC].statistics_count            , 0, SOC_FE3200_NOF_INSTANCES_DCM * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCM_ERROR_ECC].storm_nominal_count         , 0, SOC_FE3200_NOF_INSTANCES_DCM * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCM_ERROR_ECC].storm_detection_occurrences , 0, SOC_FE3200_NOF_INSTANCES_DCM * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCM_ERROR_ECC].storm_detection_start_time  , 0, SOC_FE3200_NOF_INSTANCES_DCM * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_DCM_DRP_P_0_INT].name = "DCM_DrpP0Int";
#endif
    fe3200_interrupts[FE3200_INT_DCM_DRP_P_0_INT].id              = FE3200_INT_DCM_DRP_P_0_INT;
    fe3200_interrupts[FE3200_INT_DCM_DRP_P_0_INT].reg             = DCM_INTERRUPT_REGISTERr;
    fe3200_interrupts[FE3200_INT_DCM_DRP_P_0_INT].reg_test        = DCM_INTERRUPT_REGISTER_TESTr;
    fe3200_interrupts[FE3200_INT_DCM_DRP_P_0_INT].reg_index       = 0;
    fe3200_interrupts[FE3200_INT_DCM_DRP_P_0_INT].field           = DRP_P_0_INTf;
    fe3200_interrupts[FE3200_INT_DCM_DRP_P_0_INT].mask_reg        = DCM_INTERRUPT_MASK_REGISTERr;
    fe3200_interrupts[FE3200_INT_DCM_DRP_P_0_INT].mask_reg_index  = 0;
    fe3200_interrupts[FE3200_INT_DCM_DRP_P_0_INT].mask_field      = DRP_P_0_INT_MASKf;
    fe3200_interrupts[FE3200_INT_DCM_DRP_P_0_INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    fe3200_interrupts[FE3200_INT_DCM_DRP_P_0_INT].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_DCM_DRP_P_0_INT].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_DCM_DRP_P_0_INT].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_DCM_DRP_P_0_INT].statistics_count            = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCM * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCM_DRP_P_0_INT].storm_nominal_count         = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCM * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCM_DRP_P_0_INT].storm_detection_occurrences = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCM * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCM_DRP_P_0_INT].storm_detection_start_time  = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCM * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_DCM_DRP_P_0_INT].statistics_count            , 0, SOC_FE3200_NOF_INSTANCES_DCM * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCM_DRP_P_0_INT].storm_nominal_count         , 0, SOC_FE3200_NOF_INSTANCES_DCM * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCM_DRP_P_0_INT].storm_detection_occurrences , 0, SOC_FE3200_NOF_INSTANCES_DCM * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCM_DRP_P_0_INT].storm_detection_start_time  , 0, SOC_FE3200_NOF_INSTANCES_DCM * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_DCM_DRP_P_1_INT].name = "DCM_DrpP1Int";
#endif
    fe3200_interrupts[FE3200_INT_DCM_DRP_P_1_INT].id              = FE3200_INT_DCM_DRP_P_1_INT;
    fe3200_interrupts[FE3200_INT_DCM_DRP_P_1_INT].reg             = DCM_INTERRUPT_REGISTERr;
    fe3200_interrupts[FE3200_INT_DCM_DRP_P_1_INT].reg_test        = DCM_INTERRUPT_REGISTER_TESTr;
    fe3200_interrupts[FE3200_INT_DCM_DRP_P_1_INT].reg_index       = 0;
    fe3200_interrupts[FE3200_INT_DCM_DRP_P_1_INT].field           = DRP_P_1_INTf;
    fe3200_interrupts[FE3200_INT_DCM_DRP_P_1_INT].mask_reg        = DCM_INTERRUPT_MASK_REGISTERr;
    fe3200_interrupts[FE3200_INT_DCM_DRP_P_1_INT].mask_reg_index  = 0;
    fe3200_interrupts[FE3200_INT_DCM_DRP_P_1_INT].mask_field      = DRP_P_1_INT_MASKf;
    fe3200_interrupts[FE3200_INT_DCM_DRP_P_1_INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    fe3200_interrupts[FE3200_INT_DCM_DRP_P_1_INT].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_DCM_DRP_P_1_INT].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_DCM_DRP_P_1_INT].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_DCM_DRP_P_1_INT].statistics_count            = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCM * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCM_DRP_P_1_INT].storm_nominal_count         = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCM * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCM_DRP_P_1_INT].storm_detection_occurrences = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCM * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCM_DRP_P_1_INT].storm_detection_start_time  = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCM * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_DCM_DRP_P_1_INT].statistics_count            , 0, SOC_FE3200_NOF_INSTANCES_DCM * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCM_DRP_P_1_INT].storm_nominal_count         , 0, SOC_FE3200_NOF_INSTANCES_DCM * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCM_DRP_P_1_INT].storm_detection_occurrences , 0, SOC_FE3200_NOF_INSTANCES_DCM * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCM_DRP_P_1_INT].storm_detection_start_time  , 0, SOC_FE3200_NOF_INSTANCES_DCM * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_DCM_DRP_P_2_INT].name = "DCM_DrpP2Int";
#endif
    fe3200_interrupts[FE3200_INT_DCM_DRP_P_2_INT].id              = FE3200_INT_DCM_DRP_P_2_INT;
    fe3200_interrupts[FE3200_INT_DCM_DRP_P_2_INT].reg             = DCM_INTERRUPT_REGISTERr;
    fe3200_interrupts[FE3200_INT_DCM_DRP_P_2_INT].reg_test        = DCM_INTERRUPT_REGISTER_TESTr;
    fe3200_interrupts[FE3200_INT_DCM_DRP_P_2_INT].reg_index       = 0;
    fe3200_interrupts[FE3200_INT_DCM_DRP_P_2_INT].field           = DRP_P_2_INTf;
    fe3200_interrupts[FE3200_INT_DCM_DRP_P_2_INT].mask_reg        = DCM_INTERRUPT_MASK_REGISTERr;
    fe3200_interrupts[FE3200_INT_DCM_DRP_P_2_INT].mask_reg_index  = 0;
    fe3200_interrupts[FE3200_INT_DCM_DRP_P_2_INT].mask_field      = DRP_P_2_INT_MASKf;
    fe3200_interrupts[FE3200_INT_DCM_DRP_P_2_INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    fe3200_interrupts[FE3200_INT_DCM_DRP_P_2_INT].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_DCM_DRP_P_2_INT].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_DCM_DRP_P_2_INT].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_DCM_DRP_P_2_INT].statistics_count            = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCM * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCM_DRP_P_2_INT].storm_nominal_count         = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCM * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCM_DRP_P_2_INT].storm_detection_occurrences = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCM * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCM_DRP_P_2_INT].storm_detection_start_time  = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCM * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_DCM_DRP_P_2_INT].statistics_count            , 0, SOC_FE3200_NOF_INSTANCES_DCM * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCM_DRP_P_2_INT].storm_nominal_count         , 0, SOC_FE3200_NOF_INSTANCES_DCM * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCM_DRP_P_2_INT].storm_detection_occurrences , 0, SOC_FE3200_NOF_INSTANCES_DCM * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCM_DRP_P_2_INT].storm_detection_start_time  , 0, SOC_FE3200_NOF_INSTANCES_DCM * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_DCM_DRP_IP_P_0_INT].name = "DCM_DrpIpP0Int";
#endif
    fe3200_interrupts[FE3200_INT_DCM_DRP_IP_P_0_INT].id              = FE3200_INT_DCM_DRP_IP_P_0_INT;
    fe3200_interrupts[FE3200_INT_DCM_DRP_IP_P_0_INT].reg             = DCM_INTERRUPT_REGISTERr;
    fe3200_interrupts[FE3200_INT_DCM_DRP_IP_P_0_INT].reg_test        = DCM_INTERRUPT_REGISTER_TESTr;
    fe3200_interrupts[FE3200_INT_DCM_DRP_IP_P_0_INT].reg_index       = 0;
    fe3200_interrupts[FE3200_INT_DCM_DRP_IP_P_0_INT].field           = DRP_IP_P_0_INTf;
    fe3200_interrupts[FE3200_INT_DCM_DRP_IP_P_0_INT].mask_reg        = DCM_INTERRUPT_MASK_REGISTERr;
    fe3200_interrupts[FE3200_INT_DCM_DRP_IP_P_0_INT].mask_reg_index  = 0;
    fe3200_interrupts[FE3200_INT_DCM_DRP_IP_P_0_INT].mask_field      = DRP_IP_P_0_INT_MASKf;
    fe3200_interrupts[FE3200_INT_DCM_DRP_IP_P_0_INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    fe3200_interrupts[FE3200_INT_DCM_DRP_IP_P_0_INT].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_DCM_DRP_IP_P_0_INT].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_DCM_DRP_IP_P_0_INT].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_DCM_DRP_IP_P_0_INT].statistics_count            = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCM * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCM_DRP_IP_P_0_INT].storm_nominal_count         = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCM * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCM_DRP_IP_P_0_INT].storm_detection_occurrences = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCM * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCM_DRP_IP_P_0_INT].storm_detection_start_time  = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCM * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_DCM_DRP_IP_P_0_INT].statistics_count            , 0, SOC_FE3200_NOF_INSTANCES_DCM * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCM_DRP_IP_P_0_INT].storm_nominal_count         , 0, SOC_FE3200_NOF_INSTANCES_DCM * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCM_DRP_IP_P_0_INT].storm_detection_occurrences , 0, SOC_FE3200_NOF_INSTANCES_DCM * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCM_DRP_IP_P_0_INT].storm_detection_start_time  , 0, SOC_FE3200_NOF_INSTANCES_DCM * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_DCM_DRP_IP_P_1_INT].name = "DCM_DrpIpP1Int";
#endif
    fe3200_interrupts[FE3200_INT_DCM_DRP_IP_P_1_INT].id              = FE3200_INT_DCM_DRP_IP_P_1_INT;
    fe3200_interrupts[FE3200_INT_DCM_DRP_IP_P_1_INT].reg             = DCM_INTERRUPT_REGISTERr;
    fe3200_interrupts[FE3200_INT_DCM_DRP_IP_P_1_INT].reg_test        = DCM_INTERRUPT_REGISTER_TESTr;
    fe3200_interrupts[FE3200_INT_DCM_DRP_IP_P_1_INT].reg_index       = 0;
    fe3200_interrupts[FE3200_INT_DCM_DRP_IP_P_1_INT].field           = DRP_IP_P_1_INTf;
    fe3200_interrupts[FE3200_INT_DCM_DRP_IP_P_1_INT].mask_reg        = DCM_INTERRUPT_MASK_REGISTERr;
    fe3200_interrupts[FE3200_INT_DCM_DRP_IP_P_1_INT].mask_reg_index  = 0;
    fe3200_interrupts[FE3200_INT_DCM_DRP_IP_P_1_INT].mask_field      = DRP_IP_P_1_INT_MASKf;
    fe3200_interrupts[FE3200_INT_DCM_DRP_IP_P_1_INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    fe3200_interrupts[FE3200_INT_DCM_DRP_IP_P_1_INT].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_DCM_DRP_IP_P_1_INT].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_DCM_DRP_IP_P_1_INT].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_DCM_DRP_IP_P_1_INT].statistics_count            = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCM * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCM_DRP_IP_P_1_INT].storm_nominal_count         = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCM * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCM_DRP_IP_P_1_INT].storm_detection_occurrences = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCM * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCM_DRP_IP_P_1_INT].storm_detection_start_time  = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCM * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_DCM_DRP_IP_P_1_INT].statistics_count            , 0, SOC_FE3200_NOF_INSTANCES_DCM * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCM_DRP_IP_P_1_INT].storm_nominal_count         , 0, SOC_FE3200_NOF_INSTANCES_DCM * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCM_DRP_IP_P_1_INT].storm_detection_occurrences , 0, SOC_FE3200_NOF_INSTANCES_DCM * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCM_DRP_IP_P_1_INT].storm_detection_start_time  , 0, SOC_FE3200_NOF_INSTANCES_DCM * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_DCM_DRP_IP_P_2_INT].name = "DCM_DrpIpP2Int";
#endif
    fe3200_interrupts[FE3200_INT_DCM_DRP_IP_P_2_INT].id              = FE3200_INT_DCM_DRP_IP_P_2_INT;
    fe3200_interrupts[FE3200_INT_DCM_DRP_IP_P_2_INT].reg             = DCM_INTERRUPT_REGISTERr;
    fe3200_interrupts[FE3200_INT_DCM_DRP_IP_P_2_INT].reg_test        = DCM_INTERRUPT_REGISTER_TESTr;
    fe3200_interrupts[FE3200_INT_DCM_DRP_IP_P_2_INT].reg_index       = 0;
    fe3200_interrupts[FE3200_INT_DCM_DRP_IP_P_2_INT].field           = DRP_IP_P_2_INTf;
    fe3200_interrupts[FE3200_INT_DCM_DRP_IP_P_2_INT].mask_reg        = DCM_INTERRUPT_MASK_REGISTERr;
    fe3200_interrupts[FE3200_INT_DCM_DRP_IP_P_2_INT].mask_reg_index  = 0;
    fe3200_interrupts[FE3200_INT_DCM_DRP_IP_P_2_INT].mask_field      = DRP_IP_P_2_INT_MASKf;
    fe3200_interrupts[FE3200_INT_DCM_DRP_IP_P_2_INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    fe3200_interrupts[FE3200_INT_DCM_DRP_IP_P_2_INT].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_DCM_DRP_IP_P_2_INT].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_DCM_DRP_IP_P_2_INT].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_DCM_DRP_IP_P_2_INT].statistics_count            = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCM * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCM_DRP_IP_P_2_INT].storm_nominal_count         = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCM * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCM_DRP_IP_P_2_INT].storm_detection_occurrences = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCM * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCM_DRP_IP_P_2_INT].storm_detection_start_time  = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCM * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_DCM_DRP_IP_P_2_INT].statistics_count            , 0, SOC_FE3200_NOF_INSTANCES_DCM * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCM_DRP_IP_P_2_INT].storm_nominal_count         , 0, SOC_FE3200_NOF_INSTANCES_DCM * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCM_DRP_IP_P_2_INT].storm_detection_occurrences , 0, SOC_FE3200_NOF_INSTANCES_DCM * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCM_DRP_IP_P_2_INT].storm_detection_start_time  , 0, SOC_FE3200_NOF_INSTANCES_DCM * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_DCM_MC_LP_CELL_DRP_P_0_INT].name = "DCM_McLpCellDrpP0Int";
#endif
    fe3200_interrupts[FE3200_INT_DCM_MC_LP_CELL_DRP_P_0_INT].id              = FE3200_INT_DCM_MC_LP_CELL_DRP_P_0_INT;
    fe3200_interrupts[FE3200_INT_DCM_MC_LP_CELL_DRP_P_0_INT].reg             = DCM_INTERRUPT_REGISTERr;
    fe3200_interrupts[FE3200_INT_DCM_MC_LP_CELL_DRP_P_0_INT].reg_test        = DCM_INTERRUPT_REGISTER_TESTr;
    fe3200_interrupts[FE3200_INT_DCM_MC_LP_CELL_DRP_P_0_INT].reg_index       = 0;
    fe3200_interrupts[FE3200_INT_DCM_MC_LP_CELL_DRP_P_0_INT].field           = MC_LP_CELL_DRP_P_0_INTf;
    fe3200_interrupts[FE3200_INT_DCM_MC_LP_CELL_DRP_P_0_INT].mask_reg        = DCM_INTERRUPT_MASK_REGISTERr;
    fe3200_interrupts[FE3200_INT_DCM_MC_LP_CELL_DRP_P_0_INT].mask_reg_index  = 0;
    fe3200_interrupts[FE3200_INT_DCM_MC_LP_CELL_DRP_P_0_INT].mask_field      = MC_LP_CELL_DRP_P_0_INT_MASKf;
    fe3200_interrupts[FE3200_INT_DCM_MC_LP_CELL_DRP_P_0_INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    fe3200_interrupts[FE3200_INT_DCM_MC_LP_CELL_DRP_P_0_INT].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_DCM_MC_LP_CELL_DRP_P_0_INT].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_DCM_MC_LP_CELL_DRP_P_0_INT].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_DCM_MC_LP_CELL_DRP_P_0_INT].statistics_count            = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCM * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCM_MC_LP_CELL_DRP_P_0_INT].storm_nominal_count         = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCM * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCM_MC_LP_CELL_DRP_P_0_INT].storm_detection_occurrences = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCM * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCM_MC_LP_CELL_DRP_P_0_INT].storm_detection_start_time  = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCM * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_DCM_MC_LP_CELL_DRP_P_0_INT].statistics_count            , 0, SOC_FE3200_NOF_INSTANCES_DCM * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCM_MC_LP_CELL_DRP_P_0_INT].storm_nominal_count         , 0, SOC_FE3200_NOF_INSTANCES_DCM * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCM_MC_LP_CELL_DRP_P_0_INT].storm_detection_occurrences , 0, SOC_FE3200_NOF_INSTANCES_DCM * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCM_MC_LP_CELL_DRP_P_0_INT].storm_detection_start_time  , 0, SOC_FE3200_NOF_INSTANCES_DCM * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_DCM_MC_LP_CELL_DRP_P_1_INT].name = "DCM_McLpCellDrpP1Int";
#endif
    fe3200_interrupts[FE3200_INT_DCM_MC_LP_CELL_DRP_P_1_INT].id              = FE3200_INT_DCM_MC_LP_CELL_DRP_P_1_INT;
    fe3200_interrupts[FE3200_INT_DCM_MC_LP_CELL_DRP_P_1_INT].reg             = DCM_INTERRUPT_REGISTERr;
    fe3200_interrupts[FE3200_INT_DCM_MC_LP_CELL_DRP_P_1_INT].reg_test        = DCM_INTERRUPT_REGISTER_TESTr;
    fe3200_interrupts[FE3200_INT_DCM_MC_LP_CELL_DRP_P_1_INT].reg_index       = 0;
    fe3200_interrupts[FE3200_INT_DCM_MC_LP_CELL_DRP_P_1_INT].field           = MC_LP_CELL_DRP_P_1_INTf;
    fe3200_interrupts[FE3200_INT_DCM_MC_LP_CELL_DRP_P_1_INT].mask_reg        = DCM_INTERRUPT_MASK_REGISTERr;
    fe3200_interrupts[FE3200_INT_DCM_MC_LP_CELL_DRP_P_1_INT].mask_reg_index  = 0;
    fe3200_interrupts[FE3200_INT_DCM_MC_LP_CELL_DRP_P_1_INT].mask_field      = MC_LP_CELL_DRP_P_1_INT_MASKf;
    fe3200_interrupts[FE3200_INT_DCM_MC_LP_CELL_DRP_P_1_INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    fe3200_interrupts[FE3200_INT_DCM_MC_LP_CELL_DRP_P_1_INT].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_DCM_MC_LP_CELL_DRP_P_1_INT].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_DCM_MC_LP_CELL_DRP_P_1_INT].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_DCM_MC_LP_CELL_DRP_P_1_INT].statistics_count            = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCM * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCM_MC_LP_CELL_DRP_P_1_INT].storm_nominal_count         = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCM * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCM_MC_LP_CELL_DRP_P_1_INT].storm_detection_occurrences = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCM * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCM_MC_LP_CELL_DRP_P_1_INT].storm_detection_start_time  = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCM * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_DCM_MC_LP_CELL_DRP_P_1_INT].statistics_count            , 0, SOC_FE3200_NOF_INSTANCES_DCM * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCM_MC_LP_CELL_DRP_P_1_INT].storm_nominal_count         , 0, SOC_FE3200_NOF_INSTANCES_DCM * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCM_MC_LP_CELL_DRP_P_1_INT].storm_detection_occurrences , 0, SOC_FE3200_NOF_INSTANCES_DCM * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCM_MC_LP_CELL_DRP_P_1_INT].storm_detection_start_time  , 0, SOC_FE3200_NOF_INSTANCES_DCM * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_DCM_MC_LP_CELL_DRP_P_2_INT].name = "DCM_McLpCellDrpP2Int";
#endif
    fe3200_interrupts[FE3200_INT_DCM_MC_LP_CELL_DRP_P_2_INT].id              = FE3200_INT_DCM_MC_LP_CELL_DRP_P_2_INT;
    fe3200_interrupts[FE3200_INT_DCM_MC_LP_CELL_DRP_P_2_INT].reg             = DCM_INTERRUPT_REGISTERr;
    fe3200_interrupts[FE3200_INT_DCM_MC_LP_CELL_DRP_P_2_INT].reg_test        = DCM_INTERRUPT_REGISTER_TESTr;
    fe3200_interrupts[FE3200_INT_DCM_MC_LP_CELL_DRP_P_2_INT].reg_index       = 0;
    fe3200_interrupts[FE3200_INT_DCM_MC_LP_CELL_DRP_P_2_INT].field           = MC_LP_CELL_DRP_P_2_INTf;
    fe3200_interrupts[FE3200_INT_DCM_MC_LP_CELL_DRP_P_2_INT].mask_reg        = DCM_INTERRUPT_MASK_REGISTERr;
    fe3200_interrupts[FE3200_INT_DCM_MC_LP_CELL_DRP_P_2_INT].mask_reg_index  = 0;
    fe3200_interrupts[FE3200_INT_DCM_MC_LP_CELL_DRP_P_2_INT].mask_field      = MC_LP_CELL_DRP_P_2_INT_MASKf;
    fe3200_interrupts[FE3200_INT_DCM_MC_LP_CELL_DRP_P_2_INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    fe3200_interrupts[FE3200_INT_DCM_MC_LP_CELL_DRP_P_2_INT].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_DCM_MC_LP_CELL_DRP_P_2_INT].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_DCM_MC_LP_CELL_DRP_P_2_INT].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_DCM_MC_LP_CELL_DRP_P_2_INT].statistics_count            = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCM * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCM_MC_LP_CELL_DRP_P_2_INT].storm_nominal_count         = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCM * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCM_MC_LP_CELL_DRP_P_2_INT].storm_detection_occurrences = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCM * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCM_MC_LP_CELL_DRP_P_2_INT].storm_detection_start_time  = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCM * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_DCM_MC_LP_CELL_DRP_P_2_INT].statistics_count            , 0, SOC_FE3200_NOF_INSTANCES_DCM * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCM_MC_LP_CELL_DRP_P_2_INT].storm_nominal_count         , 0, SOC_FE3200_NOF_INSTANCES_DCM * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCM_MC_LP_CELL_DRP_P_2_INT].storm_detection_occurrences , 0, SOC_FE3200_NOF_INSTANCES_DCM * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCM_MC_LP_CELL_DRP_P_2_INT].storm_detection_start_time  , 0, SOC_FE3200_NOF_INSTANCES_DCM * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_DCM_OUT_OF_SYNC_P_0_INT].name = "DCM_OutOfSyncP0Int";
#endif
    fe3200_interrupts[FE3200_INT_DCM_OUT_OF_SYNC_P_0_INT].id              = FE3200_INT_DCM_OUT_OF_SYNC_P_0_INT;
    fe3200_interrupts[FE3200_INT_DCM_OUT_OF_SYNC_P_0_INT].reg             = DCM_INTERRUPT_REGISTERr;
    fe3200_interrupts[FE3200_INT_DCM_OUT_OF_SYNC_P_0_INT].reg_test        = DCM_INTERRUPT_REGISTER_TESTr;
    fe3200_interrupts[FE3200_INT_DCM_OUT_OF_SYNC_P_0_INT].reg_index       = 0;
    fe3200_interrupts[FE3200_INT_DCM_OUT_OF_SYNC_P_0_INT].field           = OUT_OF_SYNC_P_0_INTf;
    fe3200_interrupts[FE3200_INT_DCM_OUT_OF_SYNC_P_0_INT].mask_reg        = DCM_INTERRUPT_MASK_REGISTERr;
    fe3200_interrupts[FE3200_INT_DCM_OUT_OF_SYNC_P_0_INT].mask_reg_index  = 0;
    fe3200_interrupts[FE3200_INT_DCM_OUT_OF_SYNC_P_0_INT].mask_field      = OUT_OF_SYNC_P_0_INT_MASKf;
    fe3200_interrupts[FE3200_INT_DCM_OUT_OF_SYNC_P_0_INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    fe3200_interrupts[FE3200_INT_DCM_OUT_OF_SYNC_P_0_INT].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_DCM_OUT_OF_SYNC_P_0_INT].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_DCM_OUT_OF_SYNC_P_0_INT].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_DCM_OUT_OF_SYNC_P_0_INT].statistics_count            = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCM * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCM_OUT_OF_SYNC_P_0_INT].storm_nominal_count         = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCM * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCM_OUT_OF_SYNC_P_0_INT].storm_detection_occurrences = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCM * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCM_OUT_OF_SYNC_P_0_INT].storm_detection_start_time  = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCM * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_DCM_OUT_OF_SYNC_P_0_INT].statistics_count            , 0, SOC_FE3200_NOF_INSTANCES_DCM * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCM_OUT_OF_SYNC_P_0_INT].storm_nominal_count         , 0, SOC_FE3200_NOF_INSTANCES_DCM * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCM_OUT_OF_SYNC_P_0_INT].storm_detection_occurrences , 0, SOC_FE3200_NOF_INSTANCES_DCM * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCM_OUT_OF_SYNC_P_0_INT].storm_detection_start_time  , 0, SOC_FE3200_NOF_INSTANCES_DCM * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_DCM_OUT_OF_SYNC_P_1_INT].name = "DCM_OutOfSyncP1Int";
#endif
    fe3200_interrupts[FE3200_INT_DCM_OUT_OF_SYNC_P_1_INT].id              = FE3200_INT_DCM_OUT_OF_SYNC_P_1_INT;
    fe3200_interrupts[FE3200_INT_DCM_OUT_OF_SYNC_P_1_INT].reg             = DCM_INTERRUPT_REGISTERr;
    fe3200_interrupts[FE3200_INT_DCM_OUT_OF_SYNC_P_1_INT].reg_test        = DCM_INTERRUPT_REGISTER_TESTr;
    fe3200_interrupts[FE3200_INT_DCM_OUT_OF_SYNC_P_1_INT].reg_index       = 0;
    fe3200_interrupts[FE3200_INT_DCM_OUT_OF_SYNC_P_1_INT].field           = OUT_OF_SYNC_P_1_INTf;
    fe3200_interrupts[FE3200_INT_DCM_OUT_OF_SYNC_P_1_INT].mask_reg        = DCM_INTERRUPT_MASK_REGISTERr;
    fe3200_interrupts[FE3200_INT_DCM_OUT_OF_SYNC_P_1_INT].mask_reg_index  = 0;
    fe3200_interrupts[FE3200_INT_DCM_OUT_OF_SYNC_P_1_INT].mask_field      = OUT_OF_SYNC_P_1_INT_MASKf;
    fe3200_interrupts[FE3200_INT_DCM_OUT_OF_SYNC_P_1_INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    fe3200_interrupts[FE3200_INT_DCM_OUT_OF_SYNC_P_1_INT].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_DCM_OUT_OF_SYNC_P_1_INT].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_DCM_OUT_OF_SYNC_P_1_INT].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_DCM_OUT_OF_SYNC_P_1_INT].statistics_count            = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCM * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCM_OUT_OF_SYNC_P_1_INT].storm_nominal_count         = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCM * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCM_OUT_OF_SYNC_P_1_INT].storm_detection_occurrences = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCM * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCM_OUT_OF_SYNC_P_1_INT].storm_detection_start_time  = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCM * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_DCM_OUT_OF_SYNC_P_1_INT].statistics_count            , 0, SOC_FE3200_NOF_INSTANCES_DCM * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCM_OUT_OF_SYNC_P_1_INT].storm_nominal_count         , 0, SOC_FE3200_NOF_INSTANCES_DCM * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCM_OUT_OF_SYNC_P_1_INT].storm_detection_occurrences , 0, SOC_FE3200_NOF_INSTANCES_DCM * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCM_OUT_OF_SYNC_P_1_INT].storm_detection_start_time  , 0, SOC_FE3200_NOF_INSTANCES_DCM * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_DCM_OUT_OF_SYNC_P_2_INT].name = "DCM_OutOfSyncP2Int";
#endif
    fe3200_interrupts[FE3200_INT_DCM_OUT_OF_SYNC_P_2_INT].id              = FE3200_INT_DCM_OUT_OF_SYNC_P_2_INT;
    fe3200_interrupts[FE3200_INT_DCM_OUT_OF_SYNC_P_2_INT].reg             = DCM_INTERRUPT_REGISTERr;
    fe3200_interrupts[FE3200_INT_DCM_OUT_OF_SYNC_P_2_INT].reg_test        = DCM_INTERRUPT_REGISTER_TESTr;
    fe3200_interrupts[FE3200_INT_DCM_OUT_OF_SYNC_P_2_INT].reg_index       = 0;
    fe3200_interrupts[FE3200_INT_DCM_OUT_OF_SYNC_P_2_INT].field           = OUT_OF_SYNC_P_2_INTf;
    fe3200_interrupts[FE3200_INT_DCM_OUT_OF_SYNC_P_2_INT].mask_reg        = DCM_INTERRUPT_MASK_REGISTERr;
    fe3200_interrupts[FE3200_INT_DCM_OUT_OF_SYNC_P_2_INT].mask_reg_index  = 0;
    fe3200_interrupts[FE3200_INT_DCM_OUT_OF_SYNC_P_2_INT].mask_field      = OUT_OF_SYNC_P_2_INT_MASKf;
    fe3200_interrupts[FE3200_INT_DCM_OUT_OF_SYNC_P_2_INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    fe3200_interrupts[FE3200_INT_DCM_OUT_OF_SYNC_P_2_INT].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_DCM_OUT_OF_SYNC_P_2_INT].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_DCM_OUT_OF_SYNC_P_2_INT].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_DCM_OUT_OF_SYNC_P_2_INT].statistics_count            = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCM * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCM_OUT_OF_SYNC_P_2_INT].storm_nominal_count         = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCM * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCM_OUT_OF_SYNC_P_2_INT].storm_detection_occurrences = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCM * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCM_OUT_OF_SYNC_P_2_INT].storm_detection_start_time  = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCM * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_DCM_OUT_OF_SYNC_P_2_INT].statistics_count            , 0, SOC_FE3200_NOF_INSTANCES_DCM * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCM_OUT_OF_SYNC_P_2_INT].storm_nominal_count         , 0, SOC_FE3200_NOF_INSTANCES_DCM * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCM_OUT_OF_SYNC_P_2_INT].storm_detection_occurrences , 0, SOC_FE3200_NOF_INSTANCES_DCM * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCM_OUT_OF_SYNC_P_2_INT].storm_detection_start_time  , 0, SOC_FE3200_NOF_INSTANCES_DCM * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_DCM_ECC_PARITY_ERR_INT].name = "DCM_ECC_ParityErrInt";
#endif
    fe3200_interrupts[FE3200_INT_DCM_ECC_PARITY_ERR_INT].id              = FE3200_INT_DCM_ECC_PARITY_ERR_INT;
    fe3200_interrupts[FE3200_INT_DCM_ECC_PARITY_ERR_INT].reg             = DCM_ECC_INTERRUPT_REGISTERr;
    fe3200_interrupts[FE3200_INT_DCM_ECC_PARITY_ERR_INT].reg_test        = DCM_ECC_INTERRUPT_REGISTER_TESTr;
    fe3200_interrupts[FE3200_INT_DCM_ECC_PARITY_ERR_INT].reg_index       = 0;
    fe3200_interrupts[FE3200_INT_DCM_ECC_PARITY_ERR_INT].field           = PARITY_ERR_INTf;
    fe3200_interrupts[FE3200_INT_DCM_ECC_PARITY_ERR_INT].mask_reg        = DCM_ECC_INTERRUPT_REGISTER_MASKr;
    fe3200_interrupts[FE3200_INT_DCM_ECC_PARITY_ERR_INT].mask_reg_index  = 0;
    fe3200_interrupts[FE3200_INT_DCM_ECC_PARITY_ERR_INT].mask_field      = PARITY_ERR_INT_MASKf;
    fe3200_interrupts[FE3200_INT_DCM_ECC_PARITY_ERR_INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    fe3200_interrupts[FE3200_INT_DCM_ECC_PARITY_ERR_INT].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_DCM_ECC_PARITY_ERR_INT].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_DCM_ECC_PARITY_ERR_INT].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_DCM_ECC_PARITY_ERR_INT].statistics_count            = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCM * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCM_ECC_PARITY_ERR_INT].storm_nominal_count         = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCM * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCM_ECC_PARITY_ERR_INT].storm_detection_occurrences = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCM * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCM_ECC_PARITY_ERR_INT].storm_detection_start_time  = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCM * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_DCM_ECC_PARITY_ERR_INT].statistics_count            , 0, SOC_FE3200_NOF_INSTANCES_DCM * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCM_ECC_PARITY_ERR_INT].storm_nominal_count         , 0, SOC_FE3200_NOF_INSTANCES_DCM * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCM_ECC_PARITY_ERR_INT].storm_detection_occurrences , 0, SOC_FE3200_NOF_INSTANCES_DCM * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCM_ECC_PARITY_ERR_INT].storm_detection_start_time  , 0, SOC_FE3200_NOF_INSTANCES_DCM * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_DCM_ECC_ECC_1B_ERR_INT].name = "DCM_ECC_Ecc_1bErrInt";
#endif
    fe3200_interrupts[FE3200_INT_DCM_ECC_ECC_1B_ERR_INT].id              = FE3200_INT_DCM_ECC_ECC_1B_ERR_INT;
    fe3200_interrupts[FE3200_INT_DCM_ECC_ECC_1B_ERR_INT].reg             = DCM_ECC_INTERRUPT_REGISTERr;
    fe3200_interrupts[FE3200_INT_DCM_ECC_ECC_1B_ERR_INT].reg_test        = DCM_ECC_INTERRUPT_REGISTER_TESTr;
    fe3200_interrupts[FE3200_INT_DCM_ECC_ECC_1B_ERR_INT].reg_index       = 0;
    fe3200_interrupts[FE3200_INT_DCM_ECC_ECC_1B_ERR_INT].field           = ECC_1B_ERR_INTf;
    fe3200_interrupts[FE3200_INT_DCM_ECC_ECC_1B_ERR_INT].mask_reg        = DCM_ECC_INTERRUPT_REGISTER_MASKr;
    fe3200_interrupts[FE3200_INT_DCM_ECC_ECC_1B_ERR_INT].mask_reg_index  = 0;
    fe3200_interrupts[FE3200_INT_DCM_ECC_ECC_1B_ERR_INT].mask_field      = ECC_1B_ERR_INT_MASKf;
    fe3200_interrupts[FE3200_INT_DCM_ECC_ECC_1B_ERR_INT].cnt_reg         = DCM_ECC_1B_ERR_CNTr;
    fe3200_interrupts[FE3200_INT_DCM_ECC_ECC_1B_ERR_INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    fe3200_interrupts[FE3200_INT_DCM_ECC_ECC_1B_ERR_INT].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_DCM_ECC_ECC_1B_ERR_INT].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_DCM_ECC_ECC_1B_ERR_INT].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_DCM_ECC_ECC_1B_ERR_INT].statistics_count            = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCM * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCM_ECC_ECC_1B_ERR_INT].storm_nominal_count         = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCM * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCM_ECC_ECC_1B_ERR_INT].storm_detection_occurrences = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCM * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCM_ECC_ECC_1B_ERR_INT].storm_detection_start_time  = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCM * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_DCM_ECC_ECC_1B_ERR_INT].statistics_count            , 0, SOC_FE3200_NOF_INSTANCES_DCM * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCM_ECC_ECC_1B_ERR_INT].storm_nominal_count         , 0, SOC_FE3200_NOF_INSTANCES_DCM * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCM_ECC_ECC_1B_ERR_INT].storm_detection_occurrences , 0, SOC_FE3200_NOF_INSTANCES_DCM * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCM_ECC_ECC_1B_ERR_INT].storm_detection_start_time  , 0, SOC_FE3200_NOF_INSTANCES_DCM * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_DCM_ECC_ECC_2B_ERR_INT].name = "DCM_ECC_Ecc_2bErrInt";
#endif
    fe3200_interrupts[FE3200_INT_DCM_ECC_ECC_2B_ERR_INT].id              = FE3200_INT_DCM_ECC_ECC_2B_ERR_INT;
    fe3200_interrupts[FE3200_INT_DCM_ECC_ECC_2B_ERR_INT].reg             = DCM_ECC_INTERRUPT_REGISTERr;
    fe3200_interrupts[FE3200_INT_DCM_ECC_ECC_2B_ERR_INT].reg_test        = DCM_ECC_INTERRUPT_REGISTER_TESTr;
    fe3200_interrupts[FE3200_INT_DCM_ECC_ECC_2B_ERR_INT].reg_index       = 0;
    fe3200_interrupts[FE3200_INT_DCM_ECC_ECC_2B_ERR_INT].field           = ECC_2B_ERR_INTf;
    fe3200_interrupts[FE3200_INT_DCM_ECC_ECC_2B_ERR_INT].mask_reg        = DCM_ECC_INTERRUPT_REGISTER_MASKr;
    fe3200_interrupts[FE3200_INT_DCM_ECC_ECC_2B_ERR_INT].mask_reg_index  = 0;
    fe3200_interrupts[FE3200_INT_DCM_ECC_ECC_2B_ERR_INT].mask_field      = ECC_2B_ERR_INT_MASKf;
    fe3200_interrupts[FE3200_INT_DCM_ECC_ECC_2B_ERR_INT].cnt_reg         = DCM_ECC_2B_ERR_CNTr;
    fe3200_interrupts[FE3200_INT_DCM_ECC_ECC_2B_ERR_INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    fe3200_interrupts[FE3200_INT_DCM_ECC_ECC_2B_ERR_INT].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_DCM_ECC_ECC_2B_ERR_INT].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_DCM_ECC_ECC_2B_ERR_INT].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_DCM_ECC_ECC_2B_ERR_INT].statistics_count            = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCM * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCM_ECC_ECC_2B_ERR_INT].storm_nominal_count         = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCM * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCM_ECC_ECC_2B_ERR_INT].storm_detection_occurrences = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCM * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCM_ECC_ECC_2B_ERR_INT].storm_detection_start_time  = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCM * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_DCM_ECC_ECC_2B_ERR_INT].statistics_count            , 0, SOC_FE3200_NOF_INSTANCES_DCM * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCM_ECC_ECC_2B_ERR_INT].storm_nominal_count         , 0, SOC_FE3200_NOF_INSTANCES_DCM * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCM_ECC_ECC_2B_ERR_INT].storm_detection_occurrences , 0, SOC_FE3200_NOF_INSTANCES_DCM * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCM_ECC_ECC_2B_ERR_INT].storm_detection_start_time  , 0, SOC_FE3200_NOF_INSTANCES_DCM * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_DCH_ERROR_ECC].name = "DCH_ErrorEcc";
#endif
    fe3200_interrupts[FE3200_INT_DCH_ERROR_ECC].id              = FE3200_INT_DCH_ERROR_ECC;
    fe3200_interrupts[FE3200_INT_DCH_ERROR_ECC].reg             = DCH_INTERRUPT_REGISTERr;
    fe3200_interrupts[FE3200_INT_DCH_ERROR_ECC].reg_test        = DCH_INTERRUPT_REGISTER_TESTr;
    fe3200_interrupts[FE3200_INT_DCH_ERROR_ECC].reg_index       = 0;
    fe3200_interrupts[FE3200_INT_DCH_ERROR_ECC].field           = ERROR_ECCf;
    fe3200_interrupts[FE3200_INT_DCH_ERROR_ECC].mask_reg        = DCH_INTERRUPT_MASK_REGISTERr;
    fe3200_interrupts[FE3200_INT_DCH_ERROR_ECC].mask_reg_index  = 0;
    fe3200_interrupts[FE3200_INT_DCH_ERROR_ECC].mask_field      = ERROR_ECC_MASKf;
    fe3200_interrupts[FE3200_INT_DCH_ERROR_ECC].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    fe3200_interrupts[FE3200_INT_DCH_ERROR_ECC].vector_id       = 1;
    fe3200_interrupts[FE3200_INT_DCH_ERROR_ECC].vector_info     = &fe3200_interrupt_tree_dch_ecc_vector;
    fe3200_interrupts[FE3200_INT_DCH_ERROR_ECC].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_DCH_ERROR_ECC].statistics_count            = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCH * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCH_ERROR_ECC].storm_nominal_count         = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCH * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCH_ERROR_ECC].storm_detection_occurrences = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCH * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCH_ERROR_ECC].storm_detection_start_time  = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCH * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_DCH_ERROR_ECC].statistics_count            , 0, SOC_FE3200_NOF_INSTANCES_DCH * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCH_ERROR_ECC].storm_nominal_count         , 0, SOC_FE3200_NOF_INSTANCES_DCH * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCH_ERROR_ECC].storm_detection_occurrences , 0, SOC_FE3200_NOF_INSTANCES_DCH * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCH_ERROR_ECC].storm_detection_start_time  , 0, SOC_FE3200_NOF_INSTANCES_DCH * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_DCH_DCH_P_0_DESCCNTO].name = "DCH_FifoDiscardCntOvfP0Int";
#endif
    fe3200_interrupts[FE3200_INT_DCH_DCH_P_0_DESCCNTO].id              = FE3200_INT_DCH_DCH_P_0_DESCCNTO;
    fe3200_interrupts[FE3200_INT_DCH_DCH_P_0_DESCCNTO].reg             = DCH_INTERRUPT_REGISTERr;
    fe3200_interrupts[FE3200_INT_DCH_DCH_P_0_DESCCNTO].reg_test        = DCH_INTERRUPT_REGISTER_TESTr;
    fe3200_interrupts[FE3200_INT_DCH_DCH_P_0_DESCCNTO].reg_index       = 0;
    fe3200_interrupts[FE3200_INT_DCH_DCH_P_0_DESCCNTO].field           = DCH_P_0_DESCCNTOf;
    fe3200_interrupts[FE3200_INT_DCH_DCH_P_0_DESCCNTO].mask_reg        = DCH_INTERRUPT_MASK_REGISTERr;
    fe3200_interrupts[FE3200_INT_DCH_DCH_P_0_DESCCNTO].mask_reg_index  = 0;
    fe3200_interrupts[FE3200_INT_DCH_DCH_P_0_DESCCNTO].mask_field      = DCH_P_0_DESCCNTO_MASKf;
    fe3200_interrupts[FE3200_INT_DCH_DCH_P_0_DESCCNTO].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    fe3200_interrupts[FE3200_INT_DCH_DCH_P_0_DESCCNTO].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_DCH_DCH_P_0_DESCCNTO].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_DCH_DCH_P_0_DESCCNTO].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_DCH_DCH_P_0_DESCCNTO].statistics_count            = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCH * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCH_DCH_P_0_DESCCNTO].storm_nominal_count         = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCH * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCH_DCH_P_0_DESCCNTO].storm_detection_occurrences = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCH * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCH_DCH_P_0_DESCCNTO].storm_detection_start_time  = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCH * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_DCH_DCH_P_0_DESCCNTO].statistics_count            , 0, SOC_FE3200_NOF_INSTANCES_DCH * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCH_DCH_P_0_DESCCNTO].storm_nominal_count         , 0, SOC_FE3200_NOF_INSTANCES_DCH * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCH_DCH_P_0_DESCCNTO].storm_detection_occurrences , 0, SOC_FE3200_NOF_INSTANCES_DCH * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCH_DCH_P_0_DESCCNTO].storm_detection_start_time  , 0, SOC_FE3200_NOF_INSTANCES_DCH * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_DCH_DCH_P_1_DESCCNTO].name = "DCH_FifoDiscardCntOvfP1Int";
#endif
    fe3200_interrupts[FE3200_INT_DCH_DCH_P_1_DESCCNTO].id              = FE3200_INT_DCH_DCH_P_1_DESCCNTO;
    fe3200_interrupts[FE3200_INT_DCH_DCH_P_1_DESCCNTO].reg             = DCH_INTERRUPT_REGISTERr;
    fe3200_interrupts[FE3200_INT_DCH_DCH_P_1_DESCCNTO].reg_test        = DCH_INTERRUPT_REGISTER_TESTr;
    fe3200_interrupts[FE3200_INT_DCH_DCH_P_1_DESCCNTO].reg_index       = 0;
    fe3200_interrupts[FE3200_INT_DCH_DCH_P_1_DESCCNTO].field           = DCH_P_1_DESCCNTOf;
    fe3200_interrupts[FE3200_INT_DCH_DCH_P_1_DESCCNTO].mask_reg        = DCH_INTERRUPT_MASK_REGISTERr;
    fe3200_interrupts[FE3200_INT_DCH_DCH_P_1_DESCCNTO].mask_reg_index  = 0;
    fe3200_interrupts[FE3200_INT_DCH_DCH_P_1_DESCCNTO].mask_field      = DCH_P_1_DESCCNTO_MASKf;
    fe3200_interrupts[FE3200_INT_DCH_DCH_P_1_DESCCNTO].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    fe3200_interrupts[FE3200_INT_DCH_DCH_P_1_DESCCNTO].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_DCH_DCH_P_1_DESCCNTO].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_DCH_DCH_P_1_DESCCNTO].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_DCH_DCH_P_1_DESCCNTO].statistics_count            = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCH * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCH_DCH_P_1_DESCCNTO].storm_nominal_count         = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCH * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCH_DCH_P_1_DESCCNTO].storm_detection_occurrences = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCH * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCH_DCH_P_1_DESCCNTO].storm_detection_start_time  = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCH * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_DCH_DCH_P_1_DESCCNTO].statistics_count            , 0, SOC_FE3200_NOF_INSTANCES_DCH * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCH_DCH_P_1_DESCCNTO].storm_nominal_count         , 0, SOC_FE3200_NOF_INSTANCES_DCH * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCH_DCH_P_1_DESCCNTO].storm_detection_occurrences , 0, SOC_FE3200_NOF_INSTANCES_DCH * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCH_DCH_P_1_DESCCNTO].storm_detection_start_time  , 0, SOC_FE3200_NOF_INSTANCES_DCH * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_DCH_DCH_P_2_DESCCNTO].name = "DCH_FifoDiscardCntOvfP2Int";
#endif
    fe3200_interrupts[FE3200_INT_DCH_DCH_P_2_DESCCNTO].id              = FE3200_INT_DCH_DCH_P_2_DESCCNTO;
    fe3200_interrupts[FE3200_INT_DCH_DCH_P_2_DESCCNTO].reg             = DCH_INTERRUPT_REGISTERr;
    fe3200_interrupts[FE3200_INT_DCH_DCH_P_2_DESCCNTO].reg_test        = DCH_INTERRUPT_REGISTER_TESTr;
    fe3200_interrupts[FE3200_INT_DCH_DCH_P_2_DESCCNTO].reg_index       = 0;
    fe3200_interrupts[FE3200_INT_DCH_DCH_P_2_DESCCNTO].field           = DCH_P_2_DESCCNTOf;
    fe3200_interrupts[FE3200_INT_DCH_DCH_P_2_DESCCNTO].mask_reg        = DCH_INTERRUPT_MASK_REGISTERr;
    fe3200_interrupts[FE3200_INT_DCH_DCH_P_2_DESCCNTO].mask_reg_index  = 0;
    fe3200_interrupts[FE3200_INT_DCH_DCH_P_2_DESCCNTO].mask_field      = DCH_P_2_DESCCNTO_MASKf;
    fe3200_interrupts[FE3200_INT_DCH_DCH_P_2_DESCCNTO].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    fe3200_interrupts[FE3200_INT_DCH_DCH_P_2_DESCCNTO].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_DCH_DCH_P_2_DESCCNTO].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_DCH_DCH_P_2_DESCCNTO].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_DCH_DCH_P_2_DESCCNTO].statistics_count            = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCH * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCH_DCH_P_2_DESCCNTO].storm_nominal_count         = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCH * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCH_DCH_P_2_DESCCNTO].storm_detection_occurrences = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCH * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCH_DCH_P_2_DESCCNTO].storm_detection_start_time  = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCH * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_DCH_DCH_P_2_DESCCNTO].statistics_count            , 0, SOC_FE3200_NOF_INSTANCES_DCH * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCH_DCH_P_2_DESCCNTO].storm_nominal_count         , 0, SOC_FE3200_NOF_INSTANCES_DCH * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCH_DCH_P_2_DESCCNTO].storm_detection_occurrences , 0, SOC_FE3200_NOF_INSTANCES_DCH * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCH_DCH_P_2_DESCCNTO].storm_detection_start_time  , 0, SOC_FE3200_NOF_INSTANCES_DCH * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_DCH_IFMFO_P_0_INT].name = "DCH_IfmfoP0Int";
#endif
    fe3200_interrupts[FE3200_INT_DCH_IFMFO_P_0_INT].id              = FE3200_INT_DCH_IFMFO_P_0_INT;
    fe3200_interrupts[FE3200_INT_DCH_IFMFO_P_0_INT].reg             = DCH_INTERRUPT_REGISTERr;
    fe3200_interrupts[FE3200_INT_DCH_IFMFO_P_0_INT].reg_test        = DCH_INTERRUPT_REGISTER_TESTr;
    fe3200_interrupts[FE3200_INT_DCH_IFMFO_P_0_INT].reg_index       = 0;
    fe3200_interrupts[FE3200_INT_DCH_IFMFO_P_0_INT].field           = IFMFO_P_0_INTf;
    fe3200_interrupts[FE3200_INT_DCH_IFMFO_P_0_INT].mask_reg        = DCH_INTERRUPT_MASK_REGISTERr;
    fe3200_interrupts[FE3200_INT_DCH_IFMFO_P_0_INT].mask_reg_index  = 0;
    fe3200_interrupts[FE3200_INT_DCH_IFMFO_P_0_INT].mask_field      = IFMFO_P_0_INT_MASKf;
    fe3200_interrupts[FE3200_INT_DCH_IFMFO_P_0_INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    fe3200_interrupts[FE3200_INT_DCH_IFMFO_P_0_INT].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_DCH_IFMFO_P_0_INT].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_DCH_IFMFO_P_0_INT].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_DCH_IFMFO_P_0_INT].statistics_count            = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCH * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCH_IFMFO_P_0_INT].storm_nominal_count         = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCH * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCH_IFMFO_P_0_INT].storm_detection_occurrences = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCH * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCH_IFMFO_P_0_INT].storm_detection_start_time  = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCH * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_DCH_IFMFO_P_0_INT].statistics_count            , 0, SOC_FE3200_NOF_INSTANCES_DCH * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCH_IFMFO_P_0_INT].storm_nominal_count         , 0, SOC_FE3200_NOF_INSTANCES_DCH * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCH_IFMFO_P_0_INT].storm_detection_occurrences , 0, SOC_FE3200_NOF_INSTANCES_DCH * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCH_IFMFO_P_0_INT].storm_detection_start_time  , 0, SOC_FE3200_NOF_INSTANCES_DCH * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_DCH_IFMFO_P_1_INT].name = "DCH_IfmfoP1Int";
#endif
    fe3200_interrupts[FE3200_INT_DCH_IFMFO_P_1_INT].id              = FE3200_INT_DCH_IFMFO_P_1_INT;
    fe3200_interrupts[FE3200_INT_DCH_IFMFO_P_1_INT].reg             = DCH_INTERRUPT_REGISTERr;
    fe3200_interrupts[FE3200_INT_DCH_IFMFO_P_1_INT].reg_test        = DCH_INTERRUPT_REGISTER_TESTr;
    fe3200_interrupts[FE3200_INT_DCH_IFMFO_P_1_INT].reg_index       = 0;
    fe3200_interrupts[FE3200_INT_DCH_IFMFO_P_1_INT].field           = IFMFO_P_1_INTf;
    fe3200_interrupts[FE3200_INT_DCH_IFMFO_P_1_INT].mask_reg        = DCH_INTERRUPT_MASK_REGISTERr;
    fe3200_interrupts[FE3200_INT_DCH_IFMFO_P_1_INT].mask_reg_index  = 0;
    fe3200_interrupts[FE3200_INT_DCH_IFMFO_P_1_INT].mask_field      = IFMFO_P_1_INT_MASKf;
    fe3200_interrupts[FE3200_INT_DCH_IFMFO_P_1_INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    fe3200_interrupts[FE3200_INT_DCH_IFMFO_P_1_INT].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_DCH_IFMFO_P_1_INT].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_DCH_IFMFO_P_1_INT].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_DCH_IFMFO_P_1_INT].statistics_count            = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCH * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCH_IFMFO_P_1_INT].storm_nominal_count         = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCH * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCH_IFMFO_P_1_INT].storm_detection_occurrences = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCH * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCH_IFMFO_P_1_INT].storm_detection_start_time  = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCH * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_DCH_IFMFO_P_1_INT].statistics_count            , 0, SOC_FE3200_NOF_INSTANCES_DCH * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCH_IFMFO_P_1_INT].storm_nominal_count         , 0, SOC_FE3200_NOF_INSTANCES_DCH * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCH_IFMFO_P_1_INT].storm_detection_occurrences , 0, SOC_FE3200_NOF_INSTANCES_DCH * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCH_IFMFO_P_1_INT].storm_detection_start_time  , 0, SOC_FE3200_NOF_INSTANCES_DCH * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_DCH_IFMFO_P_2_INT].name = "DCH_IfmfoP2Int";
#endif
    fe3200_interrupts[FE3200_INT_DCH_IFMFO_P_2_INT].id              = FE3200_INT_DCH_IFMFO_P_2_INT;
    fe3200_interrupts[FE3200_INT_DCH_IFMFO_P_2_INT].reg             = DCH_INTERRUPT_REGISTERr;
    fe3200_interrupts[FE3200_INT_DCH_IFMFO_P_2_INT].reg_test        = DCH_INTERRUPT_REGISTER_TESTr;
    fe3200_interrupts[FE3200_INT_DCH_IFMFO_P_2_INT].reg_index       = 0;
    fe3200_interrupts[FE3200_INT_DCH_IFMFO_P_2_INT].field           = IFMFO_P_2_INTf;
    fe3200_interrupts[FE3200_INT_DCH_IFMFO_P_2_INT].mask_reg        = DCH_INTERRUPT_MASK_REGISTERr;
    fe3200_interrupts[FE3200_INT_DCH_IFMFO_P_2_INT].mask_reg_index  = 0;
    fe3200_interrupts[FE3200_INT_DCH_IFMFO_P_2_INT].mask_field      = IFMFO_P_2_INT_MASKf;
    fe3200_interrupts[FE3200_INT_DCH_IFMFO_P_2_INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    fe3200_interrupts[FE3200_INT_DCH_IFMFO_P_2_INT].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_DCH_IFMFO_P_2_INT].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_DCH_IFMFO_P_2_INT].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_DCH_IFMFO_P_2_INT].statistics_count            = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCH * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCH_IFMFO_P_2_INT].storm_nominal_count         = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCH * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCH_IFMFO_P_2_INT].storm_detection_occurrences = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCH * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCH_IFMFO_P_2_INT].storm_detection_start_time  = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCH * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_DCH_IFMFO_P_2_INT].statistics_count            , 0, SOC_FE3200_NOF_INSTANCES_DCH * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCH_IFMFO_P_2_INT].storm_nominal_count         , 0, SOC_FE3200_NOF_INSTANCES_DCH * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCH_IFMFO_P_2_INT].storm_detection_occurrences , 0, SOC_FE3200_NOF_INSTANCES_DCH * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCH_IFMFO_P_2_INT].storm_detection_start_time  , 0, SOC_FE3200_NOF_INSTANCES_DCH * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_DCH_CPUDATACELLFNE_A_INT].name = "DCH_CpudatacellfneAInt";
#endif
    fe3200_interrupts[FE3200_INT_DCH_CPUDATACELLFNE_A_INT].id              = FE3200_INT_DCH_CPUDATACELLFNE_A_INT;
    fe3200_interrupts[FE3200_INT_DCH_CPUDATACELLFNE_A_INT].reg             = DCH_INTERRUPT_REGISTERr;
    fe3200_interrupts[FE3200_INT_DCH_CPUDATACELLFNE_A_INT].reg_test        = DCH_INTERRUPT_REGISTER_TESTr;
    fe3200_interrupts[FE3200_INT_DCH_CPUDATACELLFNE_A_INT].reg_index       = 0;
    fe3200_interrupts[FE3200_INT_DCH_CPUDATACELLFNE_A_INT].field           = CPUDATACELLFNE_A_INTf;
    fe3200_interrupts[FE3200_INT_DCH_CPUDATACELLFNE_A_INT].mask_reg        = DCH_INTERRUPT_MASK_REGISTERr;
    fe3200_interrupts[FE3200_INT_DCH_CPUDATACELLFNE_A_INT].mask_reg_index  = 0;
    fe3200_interrupts[FE3200_INT_DCH_CPUDATACELLFNE_A_INT].mask_field      = CPUDATACELLFNE_A_INT_MASKf;
    fe3200_interrupts[FE3200_INT_DCH_CPUDATACELLFNE_A_INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    fe3200_interrupts[FE3200_INT_DCH_CPUDATACELLFNE_A_INT].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_DCH_CPUDATACELLFNE_A_INT].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_DCH_CPUDATACELLFNE_A_INT].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_DCH_CPUDATACELLFNE_A_INT].statistics_count            = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCH * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCH_CPUDATACELLFNE_A_INT].storm_nominal_count         = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCH * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCH_CPUDATACELLFNE_A_INT].storm_detection_occurrences = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCH * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCH_CPUDATACELLFNE_A_INT].storm_detection_start_time  = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCH * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_DCH_CPUDATACELLFNE_A_INT].statistics_count            , 0, SOC_FE3200_NOF_INSTANCES_DCH * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCH_CPUDATACELLFNE_A_INT].storm_nominal_count         , 0, SOC_FE3200_NOF_INSTANCES_DCH * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCH_CPUDATACELLFNE_A_INT].storm_detection_occurrences , 0, SOC_FE3200_NOF_INSTANCES_DCH * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCH_CPUDATACELLFNE_A_INT].storm_detection_start_time  , 0, SOC_FE3200_NOF_INSTANCES_DCH * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_DCH_CPUDATACELLFNE_B_INT].name = "DCH_CpudatacellfneBInt";
#endif
    fe3200_interrupts[FE3200_INT_DCH_CPUDATACELLFNE_B_INT].id              = FE3200_INT_DCH_CPUDATACELLFNE_B_INT;
    fe3200_interrupts[FE3200_INT_DCH_CPUDATACELLFNE_B_INT].reg             = DCH_INTERRUPT_REGISTERr;
    fe3200_interrupts[FE3200_INT_DCH_CPUDATACELLFNE_B_INT].reg_test        = DCH_INTERRUPT_REGISTER_TESTr;
    fe3200_interrupts[FE3200_INT_DCH_CPUDATACELLFNE_B_INT].reg_index       = 0;
    fe3200_interrupts[FE3200_INT_DCH_CPUDATACELLFNE_B_INT].field           = CPUDATACELLFNE_B_INTf;
    fe3200_interrupts[FE3200_INT_DCH_CPUDATACELLFNE_B_INT].mask_reg        = DCH_INTERRUPT_MASK_REGISTERr;
    fe3200_interrupts[FE3200_INT_DCH_CPUDATACELLFNE_B_INT].mask_reg_index  = 0;
    fe3200_interrupts[FE3200_INT_DCH_CPUDATACELLFNE_B_INT].mask_field      = CPUDATACELLFNE_B_INT_MASKf;
    fe3200_interrupts[FE3200_INT_DCH_CPUDATACELLFNE_B_INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    fe3200_interrupts[FE3200_INT_DCH_CPUDATACELLFNE_B_INT].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_DCH_CPUDATACELLFNE_B_INT].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_DCH_CPUDATACELLFNE_B_INT].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_DCH_CPUDATACELLFNE_B_INT].statistics_count            = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCH * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCH_CPUDATACELLFNE_B_INT].storm_nominal_count         = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCH * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCH_CPUDATACELLFNE_B_INT].storm_detection_occurrences = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCH * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCH_CPUDATACELLFNE_B_INT].storm_detection_start_time  = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCH * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_DCH_CPUDATACELLFNE_B_INT].statistics_count            , 0, SOC_FE3200_NOF_INSTANCES_DCH * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCH_CPUDATACELLFNE_B_INT].storm_nominal_count         , 0, SOC_FE3200_NOF_INSTANCES_DCH * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCH_CPUDATACELLFNE_B_INT].storm_detection_occurrences , 0, SOC_FE3200_NOF_INSTANCES_DCH * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCH_CPUDATACELLFNE_B_INT].storm_detection_start_time  , 0, SOC_FE3200_NOF_INSTANCES_DCH * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_DCH_CPUDATACELLFNE_C_INT].name = "DCH_CpudatacellfneCInt";
#endif
    fe3200_interrupts[FE3200_INT_DCH_CPUDATACELLFNE_C_INT].id              = FE3200_INT_DCH_CPUDATACELLFNE_C_INT;
    fe3200_interrupts[FE3200_INT_DCH_CPUDATACELLFNE_C_INT].reg             = DCH_INTERRUPT_REGISTERr;
    fe3200_interrupts[FE3200_INT_DCH_CPUDATACELLFNE_C_INT].reg_test        = DCH_INTERRUPT_REGISTER_TESTr;
    fe3200_interrupts[FE3200_INT_DCH_CPUDATACELLFNE_C_INT].reg_index       = 0;
    fe3200_interrupts[FE3200_INT_DCH_CPUDATACELLFNE_C_INT].field           = CPUDATACELLFNE_C_INTf;
    fe3200_interrupts[FE3200_INT_DCH_CPUDATACELLFNE_C_INT].mask_reg        = DCH_INTERRUPT_MASK_REGISTERr;
    fe3200_interrupts[FE3200_INT_DCH_CPUDATACELLFNE_C_INT].mask_reg_index  = 0;
    fe3200_interrupts[FE3200_INT_DCH_CPUDATACELLFNE_C_INT].mask_field      = CPUDATACELLFNE_C_INT_MASKf;
    fe3200_interrupts[FE3200_INT_DCH_CPUDATACELLFNE_C_INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    fe3200_interrupts[FE3200_INT_DCH_CPUDATACELLFNE_C_INT].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_DCH_CPUDATACELLFNE_C_INT].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_DCH_CPUDATACELLFNE_C_INT].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_DCH_CPUDATACELLFNE_C_INT].statistics_count            = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCH * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCH_CPUDATACELLFNE_C_INT].storm_nominal_count         = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCH * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCH_CPUDATACELLFNE_C_INT].storm_detection_occurrences = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCH * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCH_CPUDATACELLFNE_C_INT].storm_detection_start_time  = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCH * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_DCH_CPUDATACELLFNE_C_INT].statistics_count            , 0, SOC_FE3200_NOF_INSTANCES_DCH * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCH_CPUDATACELLFNE_C_INT].storm_nominal_count         , 0, SOC_FE3200_NOF_INSTANCES_DCH * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCH_CPUDATACELLFNE_C_INT].storm_detection_occurrences , 0, SOC_FE3200_NOF_INSTANCES_DCH * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCH_CPUDATACELLFNE_C_INT].storm_detection_start_time  , 0, SOC_FE3200_NOF_INSTANCES_DCH * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_DCH_CPUDATACELLFNE_D_INT].name = "DCH_CpudatacellfneDInt";
#endif
    fe3200_interrupts[FE3200_INT_DCH_CPUDATACELLFNE_D_INT].id              = FE3200_INT_DCH_CPUDATACELLFNE_D_INT;
    fe3200_interrupts[FE3200_INT_DCH_CPUDATACELLFNE_D_INT].reg             = DCH_INTERRUPT_REGISTERr;
    fe3200_interrupts[FE3200_INT_DCH_CPUDATACELLFNE_D_INT].reg_test        = DCH_INTERRUPT_REGISTER_TESTr;
    fe3200_interrupts[FE3200_INT_DCH_CPUDATACELLFNE_D_INT].reg_index       = 0;
    fe3200_interrupts[FE3200_INT_DCH_CPUDATACELLFNE_D_INT].field           = CPUDATACELLFNE_D_INTf;
    fe3200_interrupts[FE3200_INT_DCH_CPUDATACELLFNE_D_INT].mask_reg        = DCH_INTERRUPT_MASK_REGISTERr;
    fe3200_interrupts[FE3200_INT_DCH_CPUDATACELLFNE_D_INT].mask_reg_index  = 0;
    fe3200_interrupts[FE3200_INT_DCH_CPUDATACELLFNE_D_INT].mask_field      = CPUDATACELLFNE_D_INT_MASKf;
    fe3200_interrupts[FE3200_INT_DCH_CPUDATACELLFNE_D_INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    fe3200_interrupts[FE3200_INT_DCH_CPUDATACELLFNE_D_INT].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_DCH_CPUDATACELLFNE_D_INT].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_DCH_CPUDATACELLFNE_D_INT].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_DCH_CPUDATACELLFNE_D_INT].statistics_count            = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCH * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCH_CPUDATACELLFNE_D_INT].storm_nominal_count         = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCH * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCH_CPUDATACELLFNE_D_INT].storm_detection_occurrences = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCH * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCH_CPUDATACELLFNE_D_INT].storm_detection_start_time  = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCH * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_DCH_CPUDATACELLFNE_D_INT].statistics_count            , 0, SOC_FE3200_NOF_INSTANCES_DCH * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCH_CPUDATACELLFNE_D_INT].storm_nominal_count         , 0, SOC_FE3200_NOF_INSTANCES_DCH * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCH_CPUDATACELLFNE_D_INT].storm_detection_occurrences , 0, SOC_FE3200_NOF_INSTANCES_DCH * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCH_CPUDATACELLFNE_D_INT].storm_detection_start_time  , 0, SOC_FE3200_NOF_INSTANCES_DCH * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_DCH_UNREACH_DEST_EV_INT].name = "DCH_UnreachDestEvInt";
#endif
    fe3200_interrupts[FE3200_INT_DCH_UNREACH_DEST_EV_INT].id              = FE3200_INT_DCH_UNREACH_DEST_EV_INT;
    fe3200_interrupts[FE3200_INT_DCH_UNREACH_DEST_EV_INT].reg             = DCH_INTERRUPT_REGISTERr;
    fe3200_interrupts[FE3200_INT_DCH_UNREACH_DEST_EV_INT].reg_test        = DCH_INTERRUPT_REGISTER_TESTr;
    fe3200_interrupts[FE3200_INT_DCH_UNREACH_DEST_EV_INT].reg_index       = 0;
    fe3200_interrupts[FE3200_INT_DCH_UNREACH_DEST_EV_INT].field           = UNREACH_DEST_EV_INTf;
    fe3200_interrupts[FE3200_INT_DCH_UNREACH_DEST_EV_INT].mask_reg        = DCH_INTERRUPT_MASK_REGISTERr;
    fe3200_interrupts[FE3200_INT_DCH_UNREACH_DEST_EV_INT].mask_reg_index  = 0;
    fe3200_interrupts[FE3200_INT_DCH_UNREACH_DEST_EV_INT].mask_field      = UNREACH_DEST_EV_INT_MASKf;
    fe3200_interrupts[FE3200_INT_DCH_UNREACH_DEST_EV_INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    fe3200_interrupts[FE3200_INT_DCH_UNREACH_DEST_EV_INT].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_DCH_UNREACH_DEST_EV_INT].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_DCH_UNREACH_DEST_EV_INT].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_DCH_UNREACH_DEST_EV_INT].statistics_count            = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCH * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCH_UNREACH_DEST_EV_INT].storm_nominal_count         = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCH * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCH_UNREACH_DEST_EV_INT].storm_detection_occurrences = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCH * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCH_UNREACH_DEST_EV_INT].storm_detection_start_time  = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCH * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_DCH_UNREACH_DEST_EV_INT].statistics_count            , 0, SOC_FE3200_NOF_INSTANCES_DCH * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCH_UNREACH_DEST_EV_INT].storm_nominal_count         , 0, SOC_FE3200_NOF_INSTANCES_DCH * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCH_UNREACH_DEST_EV_INT].storm_detection_occurrences , 0, SOC_FE3200_NOF_INSTANCES_DCH * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCH_UNREACH_DEST_EV_INT].storm_detection_start_time  , 0, SOC_FE3200_NOF_INSTANCES_DCH * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_DCH_ERROR_FILTER_INT].name = "DCH_ErrorFilterInt";
#endif
    fe3200_interrupts[FE3200_INT_DCH_ERROR_FILTER_INT].id              = FE3200_INT_DCH_ERROR_FILTER_INT;
    fe3200_interrupts[FE3200_INT_DCH_ERROR_FILTER_INT].reg             = DCH_INTERRUPT_REGISTERr;
    fe3200_interrupts[FE3200_INT_DCH_ERROR_FILTER_INT].reg_test        = DCH_INTERRUPT_REGISTER_TESTr;
    fe3200_interrupts[FE3200_INT_DCH_ERROR_FILTER_INT].reg_index       = 0;
    fe3200_interrupts[FE3200_INT_DCH_ERROR_FILTER_INT].field           = ERROR_FILTER_INTf;
    fe3200_interrupts[FE3200_INT_DCH_ERROR_FILTER_INT].mask_reg        = DCH_INTERRUPT_MASK_REGISTERr;
    fe3200_interrupts[FE3200_INT_DCH_ERROR_FILTER_INT].mask_reg_index  = 0;
    fe3200_interrupts[FE3200_INT_DCH_ERROR_FILTER_INT].mask_field      = ERROR_FILTER_INT_MASKf;
    fe3200_interrupts[FE3200_INT_DCH_ERROR_FILTER_INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    fe3200_interrupts[FE3200_INT_DCH_ERROR_FILTER_INT].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_DCH_ERROR_FILTER_INT].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_DCH_ERROR_FILTER_INT].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_DCH_ERROR_FILTER_INT].statistics_count            = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCH * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCH_ERROR_FILTER_INT].storm_nominal_count         = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCH * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCH_ERROR_FILTER_INT].storm_detection_occurrences = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCH * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCH_ERROR_FILTER_INT].storm_detection_start_time  = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCH * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_DCH_ERROR_FILTER_INT].statistics_count            , 0, SOC_FE3200_NOF_INSTANCES_DCH * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCH_ERROR_FILTER_INT].storm_nominal_count         , 0, SOC_FE3200_NOF_INSTANCES_DCH * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCH_ERROR_FILTER_INT].storm_detection_occurrences , 0, SOC_FE3200_NOF_INSTANCES_DCH * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCH_ERROR_FILTER_INT].storm_detection_start_time  , 0, SOC_FE3200_NOF_INSTANCES_DCH * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_DCH_TYPE_ERR_INT].name = "DCH_TypeErrInt";
#endif
    fe3200_interrupts[FE3200_INT_DCH_TYPE_ERR_INT].id              = FE3200_INT_DCH_TYPE_ERR_INT;
    fe3200_interrupts[FE3200_INT_DCH_TYPE_ERR_INT].reg             = DCH_INTERRUPT_REGISTERr;
    fe3200_interrupts[FE3200_INT_DCH_TYPE_ERR_INT].reg_test        = DCH_INTERRUPT_REGISTER_TESTr;
    fe3200_interrupts[FE3200_INT_DCH_TYPE_ERR_INT].reg_index       = 0;
    fe3200_interrupts[FE3200_INT_DCH_TYPE_ERR_INT].field           = TYPE_ERR_INTf;
    fe3200_interrupts[FE3200_INT_DCH_TYPE_ERR_INT].mask_reg        = DCH_INTERRUPT_MASK_REGISTERr;
    fe3200_interrupts[FE3200_INT_DCH_TYPE_ERR_INT].mask_reg_index  = 0;
    fe3200_interrupts[FE3200_INT_DCH_TYPE_ERR_INT].mask_field      = TYPE_ERR_INT_MASKf;
    fe3200_interrupts[FE3200_INT_DCH_TYPE_ERR_INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    fe3200_interrupts[FE3200_INT_DCH_TYPE_ERR_INT].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_DCH_TYPE_ERR_INT].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_DCH_TYPE_ERR_INT].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_DCH_TYPE_ERR_INT].statistics_count            = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCH * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCH_TYPE_ERR_INT].storm_nominal_count         = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCH * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCH_TYPE_ERR_INT].storm_detection_occurrences = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCH * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCH_TYPE_ERR_INT].storm_detection_start_time  = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCH * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_DCH_TYPE_ERR_INT].statistics_count            , 0, SOC_FE3200_NOF_INSTANCES_DCH * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCH_TYPE_ERR_INT].storm_nominal_count         , 0, SOC_FE3200_NOF_INSTANCES_DCH * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCH_TYPE_ERR_INT].storm_detection_occurrences , 0, SOC_FE3200_NOF_INSTANCES_DCH * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCH_TYPE_ERR_INT].storm_detection_start_time  , 0, SOC_FE3200_NOF_INSTANCES_DCH * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_DCH_DCH_UN_EXP_CELL_P_0].name = "DCH_OtcrDropP0";
#endif
    fe3200_interrupts[FE3200_INT_DCH_DCH_UN_EXP_CELL_P_0].id              = FE3200_INT_DCH_DCH_UN_EXP_CELL_P_0;
    fe3200_interrupts[FE3200_INT_DCH_DCH_UN_EXP_CELL_P_0].reg             = DCH_INTERRUPT_REGISTERr;
    fe3200_interrupts[FE3200_INT_DCH_DCH_UN_EXP_CELL_P_0].reg_test        = DCH_INTERRUPT_REGISTER_TESTr;
    fe3200_interrupts[FE3200_INT_DCH_DCH_UN_EXP_CELL_P_0].reg_index       = 0;
    fe3200_interrupts[FE3200_INT_DCH_DCH_UN_EXP_CELL_P_0].field           = DCH_UN_EXP_CELL_P_0f;
    fe3200_interrupts[FE3200_INT_DCH_DCH_UN_EXP_CELL_P_0].mask_reg        = DCH_INTERRUPT_MASK_REGISTERr;
    fe3200_interrupts[FE3200_INT_DCH_DCH_UN_EXP_CELL_P_0].mask_reg_index  = 0;
    fe3200_interrupts[FE3200_INT_DCH_DCH_UN_EXP_CELL_P_0].mask_field      = DCH_UN_EXP_CELL_P_0_MASKf;
    fe3200_interrupts[FE3200_INT_DCH_DCH_UN_EXP_CELL_P_0].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    fe3200_interrupts[FE3200_INT_DCH_DCH_UN_EXP_CELL_P_0].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_DCH_DCH_UN_EXP_CELL_P_0].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_DCH_DCH_UN_EXP_CELL_P_0].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_DCH_DCH_UN_EXP_CELL_P_0].statistics_count            = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCH * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCH_DCH_UN_EXP_CELL_P_0].storm_nominal_count         = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCH * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCH_DCH_UN_EXP_CELL_P_0].storm_detection_occurrences = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCH * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCH_DCH_UN_EXP_CELL_P_0].storm_detection_start_time  = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCH * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_DCH_DCH_UN_EXP_CELL_P_0].statistics_count            , 0, SOC_FE3200_NOF_INSTANCES_DCH * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCH_DCH_UN_EXP_CELL_P_0].storm_nominal_count         , 0, SOC_FE3200_NOF_INSTANCES_DCH * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCH_DCH_UN_EXP_CELL_P_0].storm_detection_occurrences , 0, SOC_FE3200_NOF_INSTANCES_DCH * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCH_DCH_UN_EXP_CELL_P_0].storm_detection_start_time  , 0, SOC_FE3200_NOF_INSTANCES_DCH * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_DCH_ALTO_P_0_INT].name = "DCH_AltoP0Int";
#endif
    fe3200_interrupts[FE3200_INT_DCH_ALTO_P_0_INT].id              = FE3200_INT_DCH_ALTO_P_0_INT;
    fe3200_interrupts[FE3200_INT_DCH_ALTO_P_0_INT].reg             = DCH_INTERRUPT_REGISTERr;
    fe3200_interrupts[FE3200_INT_DCH_ALTO_P_0_INT].reg_test        = DCH_INTERRUPT_REGISTER_TESTr;
    fe3200_interrupts[FE3200_INT_DCH_ALTO_P_0_INT].reg_index       = 0;
    fe3200_interrupts[FE3200_INT_DCH_ALTO_P_0_INT].field           = ALTO_P_0_INTf;
    fe3200_interrupts[FE3200_INT_DCH_ALTO_P_0_INT].mask_reg        = DCH_INTERRUPT_MASK_REGISTERr;
    fe3200_interrupts[FE3200_INT_DCH_ALTO_P_0_INT].mask_reg_index  = 0;
    fe3200_interrupts[FE3200_INT_DCH_ALTO_P_0_INT].mask_field      = ALTO_P_0_INT_MASKf;
    fe3200_interrupts[FE3200_INT_DCH_ALTO_P_0_INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    fe3200_interrupts[FE3200_INT_DCH_ALTO_P_0_INT].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_DCH_ALTO_P_0_INT].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_DCH_ALTO_P_0_INT].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_DCH_ALTO_P_0_INT].statistics_count            = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCH * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCH_ALTO_P_0_INT].storm_nominal_count         = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCH * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCH_ALTO_P_0_INT].storm_detection_occurrences = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCH * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCH_ALTO_P_0_INT].storm_detection_start_time  = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCH * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_DCH_ALTO_P_0_INT].statistics_count            , 0, SOC_FE3200_NOF_INSTANCES_DCH * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCH_ALTO_P_0_INT].storm_nominal_count         , 0, SOC_FE3200_NOF_INSTANCES_DCH * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCH_ALTO_P_0_INT].storm_detection_occurrences , 0, SOC_FE3200_NOF_INSTANCES_DCH * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCH_ALTO_P_0_INT].storm_detection_start_time  , 0, SOC_FE3200_NOF_INSTANCES_DCH * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_DCH_DCH_UN_EXP_ERROR_P_0].name = "DCH_LinkOtcrDropP0Int";
#endif
    fe3200_interrupts[FE3200_INT_DCH_DCH_UN_EXP_ERROR_P_0].id              = FE3200_INT_DCH_DCH_UN_EXP_ERROR_P_0;
    fe3200_interrupts[FE3200_INT_DCH_DCH_UN_EXP_ERROR_P_0].reg             = DCH_INTERRUPT_REGISTERr;
    fe3200_interrupts[FE3200_INT_DCH_DCH_UN_EXP_ERROR_P_0].reg_test        = DCH_INTERRUPT_REGISTER_TESTr;
    fe3200_interrupts[FE3200_INT_DCH_DCH_UN_EXP_ERROR_P_0].reg_index       = 0;
    fe3200_interrupts[FE3200_INT_DCH_DCH_UN_EXP_ERROR_P_0].field           = DCH_UN_EXP_ERROR_P_0f;
    fe3200_interrupts[FE3200_INT_DCH_DCH_UN_EXP_ERROR_P_0].mask_reg        = DCH_INTERRUPT_MASK_REGISTERr;
    fe3200_interrupts[FE3200_INT_DCH_DCH_UN_EXP_ERROR_P_0].mask_reg_index  = 0;
    fe3200_interrupts[FE3200_INT_DCH_DCH_UN_EXP_ERROR_P_0].mask_field      = DCH_UN_EXP_ERROR_P_0_MASKf;
    fe3200_interrupts[FE3200_INT_DCH_DCH_UN_EXP_ERROR_P_0].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    fe3200_interrupts[FE3200_INT_DCH_DCH_UN_EXP_ERROR_P_0].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_DCH_DCH_UN_EXP_ERROR_P_0].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_DCH_DCH_UN_EXP_ERROR_P_0].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_DCH_DCH_UN_EXP_ERROR_P_0].statistics_count            = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCH * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCH_DCH_UN_EXP_ERROR_P_0].storm_nominal_count         = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCH * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCH_DCH_UN_EXP_ERROR_P_0].storm_detection_occurrences = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCH * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCH_DCH_UN_EXP_ERROR_P_0].storm_detection_start_time  = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCH * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_DCH_DCH_UN_EXP_ERROR_P_0].statistics_count            , 0, SOC_FE3200_NOF_INSTANCES_DCH * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCH_DCH_UN_EXP_ERROR_P_0].storm_nominal_count         , 0, SOC_FE3200_NOF_INSTANCES_DCH * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCH_DCH_UN_EXP_ERROR_P_0].storm_detection_occurrences , 0, SOC_FE3200_NOF_INSTANCES_DCH * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCH_DCH_UN_EXP_ERROR_P_0].storm_detection_start_time  , 0, SOC_FE3200_NOF_INSTANCES_DCH * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_DCH_OUT_OF_SYNC_INT_P_0].name = "DCH_OutOfSyncIntP0";
#endif
    fe3200_interrupts[FE3200_INT_DCH_OUT_OF_SYNC_INT_P_0].id              = FE3200_INT_DCH_OUT_OF_SYNC_INT_P_0;
    fe3200_interrupts[FE3200_INT_DCH_OUT_OF_SYNC_INT_P_0].reg             = DCH_INTERRUPT_REGISTERr;
    fe3200_interrupts[FE3200_INT_DCH_OUT_OF_SYNC_INT_P_0].reg_test        = DCH_INTERRUPT_REGISTER_TESTr;
    fe3200_interrupts[FE3200_INT_DCH_OUT_OF_SYNC_INT_P_0].reg_index       = 0;
    fe3200_interrupts[FE3200_INT_DCH_OUT_OF_SYNC_INT_P_0].field           = OUT_OF_SYNC_INT_P_0f;
    fe3200_interrupts[FE3200_INT_DCH_OUT_OF_SYNC_INT_P_0].mask_reg        = DCH_INTERRUPT_MASK_REGISTERr;
    fe3200_interrupts[FE3200_INT_DCH_OUT_OF_SYNC_INT_P_0].mask_reg_index  = 0;
    fe3200_interrupts[FE3200_INT_DCH_OUT_OF_SYNC_INT_P_0].mask_field      = OUT_OF_SYNC_INT_P_0_MASKf;
    fe3200_interrupts[FE3200_INT_DCH_OUT_OF_SYNC_INT_P_0].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    fe3200_interrupts[FE3200_INT_DCH_OUT_OF_SYNC_INT_P_0].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_DCH_OUT_OF_SYNC_INT_P_0].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_DCH_OUT_OF_SYNC_INT_P_0].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_DCH_OUT_OF_SYNC_INT_P_0].statistics_count            = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCH * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCH_OUT_OF_SYNC_INT_P_0].storm_nominal_count         = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCH * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCH_OUT_OF_SYNC_INT_P_0].storm_detection_occurrences = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCH * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCH_OUT_OF_SYNC_INT_P_0].storm_detection_start_time  = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCH * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_DCH_OUT_OF_SYNC_INT_P_0].statistics_count            , 0, SOC_FE3200_NOF_INSTANCES_DCH * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCH_OUT_OF_SYNC_INT_P_0].storm_nominal_count         , 0, SOC_FE3200_NOF_INSTANCES_DCH * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCH_OUT_OF_SYNC_INT_P_0].storm_detection_occurrences , 0, SOC_FE3200_NOF_INSTANCES_DCH * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCH_OUT_OF_SYNC_INT_P_0].storm_detection_start_time  , 0, SOC_FE3200_NOF_INSTANCES_DCH * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_DCH_DCH_UN_EXP_CELL_2_P_0].name = "DCH_MTErrIntP0";
#endif
    fe3200_interrupts[FE3200_INT_DCH_DCH_UN_EXP_CELL_2_P_0].id              = FE3200_INT_DCH_DCH_UN_EXP_CELL_2_P_0;
    fe3200_interrupts[FE3200_INT_DCH_DCH_UN_EXP_CELL_2_P_0].reg             = DCH_INTERRUPT_REGISTERr;
    fe3200_interrupts[FE3200_INT_DCH_DCH_UN_EXP_CELL_2_P_0].reg_test        = DCH_INTERRUPT_REGISTER_TESTr;
    fe3200_interrupts[FE3200_INT_DCH_DCH_UN_EXP_CELL_2_P_0].reg_index       = 0;
    fe3200_interrupts[FE3200_INT_DCH_DCH_UN_EXP_CELL_2_P_0].field           = DCH_UN_EXP_CELL_2_P_0f;
    fe3200_interrupts[FE3200_INT_DCH_DCH_UN_EXP_CELL_2_P_0].mask_reg        = DCH_INTERRUPT_MASK_REGISTERr;
    fe3200_interrupts[FE3200_INT_DCH_DCH_UN_EXP_CELL_2_P_0].mask_reg_index  = 0;
    fe3200_interrupts[FE3200_INT_DCH_DCH_UN_EXP_CELL_2_P_0].mask_field      = DCH_UN_EXP_CELL_2_P_0_MASKf;
    fe3200_interrupts[FE3200_INT_DCH_DCH_UN_EXP_CELL_2_P_0].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    fe3200_interrupts[FE3200_INT_DCH_DCH_UN_EXP_CELL_2_P_0].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_DCH_DCH_UN_EXP_CELL_2_P_0].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_DCH_DCH_UN_EXP_CELL_2_P_0].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_DCH_DCH_UN_EXP_CELL_2_P_0].statistics_count            = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCH * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCH_DCH_UN_EXP_CELL_2_P_0].storm_nominal_count         = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCH * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCH_DCH_UN_EXP_CELL_2_P_0].storm_detection_occurrences = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCH * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCH_DCH_UN_EXP_CELL_2_P_0].storm_detection_start_time  = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCH * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_DCH_DCH_UN_EXP_CELL_2_P_0].statistics_count            , 0, SOC_FE3200_NOF_INSTANCES_DCH * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCH_DCH_UN_EXP_CELL_2_P_0].storm_nominal_count         , 0, SOC_FE3200_NOF_INSTANCES_DCH * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCH_DCH_UN_EXP_CELL_2_P_0].storm_detection_occurrences , 0, SOC_FE3200_NOF_INSTANCES_DCH * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCH_DCH_UN_EXP_CELL_2_P_0].storm_detection_start_time  , 0, SOC_FE3200_NOF_INSTANCES_DCH * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_DCH_DCH_UN_EXP_CELL_P_1].name = "DCH_OtcrDropP1";
#endif
    fe3200_interrupts[FE3200_INT_DCH_DCH_UN_EXP_CELL_P_1].id              = FE3200_INT_DCH_DCH_UN_EXP_CELL_P_1;
    fe3200_interrupts[FE3200_INT_DCH_DCH_UN_EXP_CELL_P_1].reg             = DCH_INTERRUPT_REGISTERr;
    fe3200_interrupts[FE3200_INT_DCH_DCH_UN_EXP_CELL_P_1].reg_test        = DCH_INTERRUPT_REGISTER_TESTr;
    fe3200_interrupts[FE3200_INT_DCH_DCH_UN_EXP_CELL_P_1].reg_index       = 0;
    fe3200_interrupts[FE3200_INT_DCH_DCH_UN_EXP_CELL_P_1].field           = DCH_UN_EXP_CELL_P_1f;
    fe3200_interrupts[FE3200_INT_DCH_DCH_UN_EXP_CELL_P_1].mask_reg        = DCH_INTERRUPT_MASK_REGISTERr;
    fe3200_interrupts[FE3200_INT_DCH_DCH_UN_EXP_CELL_P_1].mask_reg_index  = 0;
    fe3200_interrupts[FE3200_INT_DCH_DCH_UN_EXP_CELL_P_1].mask_field      = DCH_UN_EXP_CELL_P_1_MASKf;
    fe3200_interrupts[FE3200_INT_DCH_DCH_UN_EXP_CELL_P_1].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    fe3200_interrupts[FE3200_INT_DCH_DCH_UN_EXP_CELL_P_1].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_DCH_DCH_UN_EXP_CELL_P_1].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_DCH_DCH_UN_EXP_CELL_P_1].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_DCH_DCH_UN_EXP_CELL_P_1].statistics_count            = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCH * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCH_DCH_UN_EXP_CELL_P_1].storm_nominal_count         = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCH * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCH_DCH_UN_EXP_CELL_P_1].storm_detection_occurrences = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCH * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCH_DCH_UN_EXP_CELL_P_1].storm_detection_start_time  = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCH * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_DCH_DCH_UN_EXP_CELL_P_1].statistics_count            , 0, SOC_FE3200_NOF_INSTANCES_DCH * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCH_DCH_UN_EXP_CELL_P_1].storm_nominal_count         , 0, SOC_FE3200_NOF_INSTANCES_DCH * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCH_DCH_UN_EXP_CELL_P_1].storm_detection_occurrences , 0, SOC_FE3200_NOF_INSTANCES_DCH * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCH_DCH_UN_EXP_CELL_P_1].storm_detection_start_time  , 0, SOC_FE3200_NOF_INSTANCES_DCH * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_DCH_ALTO_P_1_INT].name = "DCH_AltoP1Int";
#endif
    fe3200_interrupts[FE3200_INT_DCH_ALTO_P_1_INT].id              = FE3200_INT_DCH_ALTO_P_1_INT;
    fe3200_interrupts[FE3200_INT_DCH_ALTO_P_1_INT].reg             = DCH_INTERRUPT_REGISTERr;
    fe3200_interrupts[FE3200_INT_DCH_ALTO_P_1_INT].reg_test        = DCH_INTERRUPT_REGISTER_TESTr;
    fe3200_interrupts[FE3200_INT_DCH_ALTO_P_1_INT].reg_index       = 0;
    fe3200_interrupts[FE3200_INT_DCH_ALTO_P_1_INT].field           = ALTO_P_1_INTf;
    fe3200_interrupts[FE3200_INT_DCH_ALTO_P_1_INT].mask_reg        = DCH_INTERRUPT_MASK_REGISTERr;
    fe3200_interrupts[FE3200_INT_DCH_ALTO_P_1_INT].mask_reg_index  = 0;
    fe3200_interrupts[FE3200_INT_DCH_ALTO_P_1_INT].mask_field      = ALTO_P_1_INT_MASKf;
    fe3200_interrupts[FE3200_INT_DCH_ALTO_P_1_INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    fe3200_interrupts[FE3200_INT_DCH_ALTO_P_1_INT].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_DCH_ALTO_P_1_INT].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_DCH_ALTO_P_1_INT].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_DCH_ALTO_P_1_INT].statistics_count            = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCH * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCH_ALTO_P_1_INT].storm_nominal_count         = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCH * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCH_ALTO_P_1_INT].storm_detection_occurrences = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCH * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCH_ALTO_P_1_INT].storm_detection_start_time  = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCH * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_DCH_ALTO_P_1_INT].statistics_count            , 0, SOC_FE3200_NOF_INSTANCES_DCH * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCH_ALTO_P_1_INT].storm_nominal_count         , 0, SOC_FE3200_NOF_INSTANCES_DCH * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCH_ALTO_P_1_INT].storm_detection_occurrences , 0, SOC_FE3200_NOF_INSTANCES_DCH * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCH_ALTO_P_1_INT].storm_detection_start_time  , 0, SOC_FE3200_NOF_INSTANCES_DCH * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_DCH_DCH_UN_EXP_ERROR_P_1].name = "DCH_LinkOtcrDropP1Int";
#endif
    fe3200_interrupts[FE3200_INT_DCH_DCH_UN_EXP_ERROR_P_1].id              = FE3200_INT_DCH_DCH_UN_EXP_ERROR_P_1;
    fe3200_interrupts[FE3200_INT_DCH_DCH_UN_EXP_ERROR_P_1].reg             = DCH_INTERRUPT_REGISTERr;
    fe3200_interrupts[FE3200_INT_DCH_DCH_UN_EXP_ERROR_P_1].reg_test        = DCH_INTERRUPT_REGISTER_TESTr;
    fe3200_interrupts[FE3200_INT_DCH_DCH_UN_EXP_ERROR_P_1].reg_index       = 0;
    fe3200_interrupts[FE3200_INT_DCH_DCH_UN_EXP_ERROR_P_1].field           = DCH_UN_EXP_ERROR_P_1f;
    fe3200_interrupts[FE3200_INT_DCH_DCH_UN_EXP_ERROR_P_1].mask_reg        = DCH_INTERRUPT_MASK_REGISTERr;
    fe3200_interrupts[FE3200_INT_DCH_DCH_UN_EXP_ERROR_P_1].mask_reg_index  = 0;
    fe3200_interrupts[FE3200_INT_DCH_DCH_UN_EXP_ERROR_P_1].mask_field      = DCH_UN_EXP_ERROR_P_1_MASKf;
    fe3200_interrupts[FE3200_INT_DCH_DCH_UN_EXP_ERROR_P_1].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    fe3200_interrupts[FE3200_INT_DCH_DCH_UN_EXP_ERROR_P_1].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_DCH_DCH_UN_EXP_ERROR_P_1].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_DCH_DCH_UN_EXP_ERROR_P_1].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_DCH_DCH_UN_EXP_ERROR_P_1].statistics_count            = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCH * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCH_DCH_UN_EXP_ERROR_P_1].storm_nominal_count         = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCH * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCH_DCH_UN_EXP_ERROR_P_1].storm_detection_occurrences = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCH * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCH_DCH_UN_EXP_ERROR_P_1].storm_detection_start_time  = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCH * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_DCH_DCH_UN_EXP_ERROR_P_1].statistics_count            , 0, SOC_FE3200_NOF_INSTANCES_DCH * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCH_DCH_UN_EXP_ERROR_P_1].storm_nominal_count         , 0, SOC_FE3200_NOF_INSTANCES_DCH * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCH_DCH_UN_EXP_ERROR_P_1].storm_detection_occurrences , 0, SOC_FE3200_NOF_INSTANCES_DCH * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCH_DCH_UN_EXP_ERROR_P_1].storm_detection_start_time  , 0, SOC_FE3200_NOF_INSTANCES_DCH * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_DCH_OUT_OF_SYNC_INT_P_1].name = "DCH_OutOfSyncIntP1";
#endif
    fe3200_interrupts[FE3200_INT_DCH_OUT_OF_SYNC_INT_P_1].id              = FE3200_INT_DCH_OUT_OF_SYNC_INT_P_1;
    fe3200_interrupts[FE3200_INT_DCH_OUT_OF_SYNC_INT_P_1].reg             = DCH_INTERRUPT_REGISTERr;
    fe3200_interrupts[FE3200_INT_DCH_OUT_OF_SYNC_INT_P_1].reg_test        = DCH_INTERRUPT_REGISTER_TESTr;
    fe3200_interrupts[FE3200_INT_DCH_OUT_OF_SYNC_INT_P_1].reg_index       = 0;
    fe3200_interrupts[FE3200_INT_DCH_OUT_OF_SYNC_INT_P_1].field           = OUT_OF_SYNC_INT_P_1f;
    fe3200_interrupts[FE3200_INT_DCH_OUT_OF_SYNC_INT_P_1].mask_reg        = DCH_INTERRUPT_MASK_REGISTERr;
    fe3200_interrupts[FE3200_INT_DCH_OUT_OF_SYNC_INT_P_1].mask_reg_index  = 0;
    fe3200_interrupts[FE3200_INT_DCH_OUT_OF_SYNC_INT_P_1].mask_field      = OUT_OF_SYNC_INT_P_1_MASKf;
    fe3200_interrupts[FE3200_INT_DCH_OUT_OF_SYNC_INT_P_1].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    fe3200_interrupts[FE3200_INT_DCH_OUT_OF_SYNC_INT_P_1].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_DCH_OUT_OF_SYNC_INT_P_1].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_DCH_OUT_OF_SYNC_INT_P_1].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_DCH_OUT_OF_SYNC_INT_P_1].statistics_count            = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCH * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCH_OUT_OF_SYNC_INT_P_1].storm_nominal_count         = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCH * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCH_OUT_OF_SYNC_INT_P_1].storm_detection_occurrences = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCH * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCH_OUT_OF_SYNC_INT_P_1].storm_detection_start_time  = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCH * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_DCH_OUT_OF_SYNC_INT_P_1].statistics_count            , 0, SOC_FE3200_NOF_INSTANCES_DCH * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCH_OUT_OF_SYNC_INT_P_1].storm_nominal_count         , 0, SOC_FE3200_NOF_INSTANCES_DCH * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCH_OUT_OF_SYNC_INT_P_1].storm_detection_occurrences , 0, SOC_FE3200_NOF_INSTANCES_DCH * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCH_OUT_OF_SYNC_INT_P_1].storm_detection_start_time  , 0, SOC_FE3200_NOF_INSTANCES_DCH * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_DCH_DCH_UN_EXP_CELL_2_P_1].name = "DCH_MTErrIntP1";
#endif
    fe3200_interrupts[FE3200_INT_DCH_DCH_UN_EXP_CELL_2_P_1].id              = FE3200_INT_DCH_DCH_UN_EXP_CELL_2_P_1;
    fe3200_interrupts[FE3200_INT_DCH_DCH_UN_EXP_CELL_2_P_1].reg             = DCH_INTERRUPT_REGISTERr;
    fe3200_interrupts[FE3200_INT_DCH_DCH_UN_EXP_CELL_2_P_1].reg_test        = DCH_INTERRUPT_REGISTER_TESTr;
    fe3200_interrupts[FE3200_INT_DCH_DCH_UN_EXP_CELL_2_P_1].reg_index       = 0;
    fe3200_interrupts[FE3200_INT_DCH_DCH_UN_EXP_CELL_2_P_1].field           = DCH_UN_EXP_CELL_2_P_1f;
    fe3200_interrupts[FE3200_INT_DCH_DCH_UN_EXP_CELL_2_P_1].mask_reg        = DCH_INTERRUPT_MASK_REGISTERr;
    fe3200_interrupts[FE3200_INT_DCH_DCH_UN_EXP_CELL_2_P_1].mask_reg_index  = 0;
    fe3200_interrupts[FE3200_INT_DCH_DCH_UN_EXP_CELL_2_P_1].mask_field      = DCH_UN_EXP_CELL_2_P_1_MASKf;
    fe3200_interrupts[FE3200_INT_DCH_DCH_UN_EXP_CELL_2_P_1].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    fe3200_interrupts[FE3200_INT_DCH_DCH_UN_EXP_CELL_2_P_1].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_DCH_DCH_UN_EXP_CELL_2_P_1].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_DCH_DCH_UN_EXP_CELL_2_P_1].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_DCH_DCH_UN_EXP_CELL_2_P_1].statistics_count            = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCH * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCH_DCH_UN_EXP_CELL_2_P_1].storm_nominal_count         = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCH * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCH_DCH_UN_EXP_CELL_2_P_1].storm_detection_occurrences = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCH * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCH_DCH_UN_EXP_CELL_2_P_1].storm_detection_start_time  = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCH * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_DCH_DCH_UN_EXP_CELL_2_P_1].statistics_count            , 0, SOC_FE3200_NOF_INSTANCES_DCH * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCH_DCH_UN_EXP_CELL_2_P_1].storm_nominal_count         , 0, SOC_FE3200_NOF_INSTANCES_DCH * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCH_DCH_UN_EXP_CELL_2_P_1].storm_detection_occurrences , 0, SOC_FE3200_NOF_INSTANCES_DCH * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCH_DCH_UN_EXP_CELL_2_P_1].storm_detection_start_time  , 0, SOC_FE3200_NOF_INSTANCES_DCH * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_DCH_DCH_UN_EXP_CELL_P_2].name = "DCH_OtcrDropP2";
#endif
    fe3200_interrupts[FE3200_INT_DCH_DCH_UN_EXP_CELL_P_2].id              = FE3200_INT_DCH_DCH_UN_EXP_CELL_P_2;
    fe3200_interrupts[FE3200_INT_DCH_DCH_UN_EXP_CELL_P_2].reg             = DCH_INTERRUPT_REGISTERr;
    fe3200_interrupts[FE3200_INT_DCH_DCH_UN_EXP_CELL_P_2].reg_test        = DCH_INTERRUPT_REGISTER_TESTr;
    fe3200_interrupts[FE3200_INT_DCH_DCH_UN_EXP_CELL_P_2].reg_index       = 0;
    fe3200_interrupts[FE3200_INT_DCH_DCH_UN_EXP_CELL_P_2].field           = DCH_UN_EXP_CELL_P_2f;
    fe3200_interrupts[FE3200_INT_DCH_DCH_UN_EXP_CELL_P_2].mask_reg        = DCH_INTERRUPT_MASK_REGISTERr;
    fe3200_interrupts[FE3200_INT_DCH_DCH_UN_EXP_CELL_P_2].mask_reg_index  = 0;
    fe3200_interrupts[FE3200_INT_DCH_DCH_UN_EXP_CELL_P_2].mask_field      = DCH_UN_EXP_CELL_P_2_MASKf;
    fe3200_interrupts[FE3200_INT_DCH_DCH_UN_EXP_CELL_P_2].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    fe3200_interrupts[FE3200_INT_DCH_DCH_UN_EXP_CELL_P_2].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_DCH_DCH_UN_EXP_CELL_P_2].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_DCH_DCH_UN_EXP_CELL_P_2].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_DCH_DCH_UN_EXP_CELL_P_2].statistics_count            = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCH * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCH_DCH_UN_EXP_CELL_P_2].storm_nominal_count         = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCH * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCH_DCH_UN_EXP_CELL_P_2].storm_detection_occurrences = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCH * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCH_DCH_UN_EXP_CELL_P_2].storm_detection_start_time  = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCH * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_DCH_DCH_UN_EXP_CELL_P_2].statistics_count            , 0, SOC_FE3200_NOF_INSTANCES_DCH * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCH_DCH_UN_EXP_CELL_P_2].storm_nominal_count         , 0, SOC_FE3200_NOF_INSTANCES_DCH * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCH_DCH_UN_EXP_CELL_P_2].storm_detection_occurrences , 0, SOC_FE3200_NOF_INSTANCES_DCH * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCH_DCH_UN_EXP_CELL_P_2].storm_detection_start_time  , 0, SOC_FE3200_NOF_INSTANCES_DCH * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_DCH_ALTO_P_2_INT].name = "DCH_AltoP2Int";
#endif
    fe3200_interrupts[FE3200_INT_DCH_ALTO_P_2_INT].id              = FE3200_INT_DCH_ALTO_P_2_INT;
    fe3200_interrupts[FE3200_INT_DCH_ALTO_P_2_INT].reg             = DCH_INTERRUPT_REGISTERr;
    fe3200_interrupts[FE3200_INT_DCH_ALTO_P_2_INT].reg_test        = DCH_INTERRUPT_REGISTER_TESTr;
    fe3200_interrupts[FE3200_INT_DCH_ALTO_P_2_INT].reg_index       = 0;
    fe3200_interrupts[FE3200_INT_DCH_ALTO_P_2_INT].field           = ALTO_P_2_INTf;
    fe3200_interrupts[FE3200_INT_DCH_ALTO_P_2_INT].mask_reg        = DCH_INTERRUPT_MASK_REGISTERr;
    fe3200_interrupts[FE3200_INT_DCH_ALTO_P_2_INT].mask_reg_index  = 0;
    fe3200_interrupts[FE3200_INT_DCH_ALTO_P_2_INT].mask_field      = ALTO_P_2_INT_MASKf;
    fe3200_interrupts[FE3200_INT_DCH_ALTO_P_2_INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    fe3200_interrupts[FE3200_INT_DCH_ALTO_P_2_INT].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_DCH_ALTO_P_2_INT].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_DCH_ALTO_P_2_INT].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_DCH_ALTO_P_2_INT].statistics_count            = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCH * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCH_ALTO_P_2_INT].storm_nominal_count         = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCH * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCH_ALTO_P_2_INT].storm_detection_occurrences = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCH * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCH_ALTO_P_2_INT].storm_detection_start_time  = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCH * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_DCH_ALTO_P_2_INT].statistics_count            , 0, SOC_FE3200_NOF_INSTANCES_DCH * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCH_ALTO_P_2_INT].storm_nominal_count         , 0, SOC_FE3200_NOF_INSTANCES_DCH * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCH_ALTO_P_2_INT].storm_detection_occurrences , 0, SOC_FE3200_NOF_INSTANCES_DCH * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCH_ALTO_P_2_INT].storm_detection_start_time  , 0, SOC_FE3200_NOF_INSTANCES_DCH * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_DCH_DCH_UN_EXP_ERROR_P_2].name = "DCH_LinkOtcrDropP2Int";
#endif
    fe3200_interrupts[FE3200_INT_DCH_DCH_UN_EXP_ERROR_P_2].id              = FE3200_INT_DCH_DCH_UN_EXP_ERROR_P_2;
    fe3200_interrupts[FE3200_INT_DCH_DCH_UN_EXP_ERROR_P_2].reg             = DCH_INTERRUPT_REGISTERr;
    fe3200_interrupts[FE3200_INT_DCH_DCH_UN_EXP_ERROR_P_2].reg_test        = DCH_INTERRUPT_REGISTER_TESTr;
    fe3200_interrupts[FE3200_INT_DCH_DCH_UN_EXP_ERROR_P_2].reg_index       = 0;
    fe3200_interrupts[FE3200_INT_DCH_DCH_UN_EXP_ERROR_P_2].field           = DCH_UN_EXP_ERROR_P_2f;
    fe3200_interrupts[FE3200_INT_DCH_DCH_UN_EXP_ERROR_P_2].mask_reg        = DCH_INTERRUPT_MASK_REGISTERr;
    fe3200_interrupts[FE3200_INT_DCH_DCH_UN_EXP_ERROR_P_2].mask_reg_index  = 0;
    fe3200_interrupts[FE3200_INT_DCH_DCH_UN_EXP_ERROR_P_2].mask_field      = DCH_UN_EXP_ERROR_P_2_MASKf;
    fe3200_interrupts[FE3200_INT_DCH_DCH_UN_EXP_ERROR_P_2].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    fe3200_interrupts[FE3200_INT_DCH_DCH_UN_EXP_ERROR_P_2].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_DCH_DCH_UN_EXP_ERROR_P_2].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_DCH_DCH_UN_EXP_ERROR_P_2].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_DCH_DCH_UN_EXP_ERROR_P_2].statistics_count            = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCH * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCH_DCH_UN_EXP_ERROR_P_2].storm_nominal_count         = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCH * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCH_DCH_UN_EXP_ERROR_P_2].storm_detection_occurrences = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCH * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCH_DCH_UN_EXP_ERROR_P_2].storm_detection_start_time  = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCH * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_DCH_DCH_UN_EXP_ERROR_P_2].statistics_count            , 0, SOC_FE3200_NOF_INSTANCES_DCH * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCH_DCH_UN_EXP_ERROR_P_2].storm_nominal_count         , 0, SOC_FE3200_NOF_INSTANCES_DCH * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCH_DCH_UN_EXP_ERROR_P_2].storm_detection_occurrences , 0, SOC_FE3200_NOF_INSTANCES_DCH * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCH_DCH_UN_EXP_ERROR_P_2].storm_detection_start_time  , 0, SOC_FE3200_NOF_INSTANCES_DCH * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_DCH_OUT_OF_SYNC_INT_P_2].name = "DCH_OutOfSyncIntP2";
#endif
    fe3200_interrupts[FE3200_INT_DCH_OUT_OF_SYNC_INT_P_2].id              = FE3200_INT_DCH_OUT_OF_SYNC_INT_P_2;
    fe3200_interrupts[FE3200_INT_DCH_OUT_OF_SYNC_INT_P_2].reg             = DCH_INTERRUPT_REGISTERr;
    fe3200_interrupts[FE3200_INT_DCH_OUT_OF_SYNC_INT_P_2].reg_test        = DCH_INTERRUPT_REGISTER_TESTr;
    fe3200_interrupts[FE3200_INT_DCH_OUT_OF_SYNC_INT_P_2].reg_index       = 0;
    fe3200_interrupts[FE3200_INT_DCH_OUT_OF_SYNC_INT_P_2].field           = OUT_OF_SYNC_INT_P_2f;
    fe3200_interrupts[FE3200_INT_DCH_OUT_OF_SYNC_INT_P_2].mask_reg        = DCH_INTERRUPT_MASK_REGISTERr;
    fe3200_interrupts[FE3200_INT_DCH_OUT_OF_SYNC_INT_P_2].mask_reg_index  = 0;
    fe3200_interrupts[FE3200_INT_DCH_OUT_OF_SYNC_INT_P_2].mask_field      = OUT_OF_SYNC_INT_P_2_MASKf;
    fe3200_interrupts[FE3200_INT_DCH_OUT_OF_SYNC_INT_P_2].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    fe3200_interrupts[FE3200_INT_DCH_OUT_OF_SYNC_INT_P_2].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_DCH_OUT_OF_SYNC_INT_P_2].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_DCH_OUT_OF_SYNC_INT_P_2].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_DCH_OUT_OF_SYNC_INT_P_2].statistics_count            = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCH * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCH_OUT_OF_SYNC_INT_P_2].storm_nominal_count         = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCH * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCH_OUT_OF_SYNC_INT_P_2].storm_detection_occurrences = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCH * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCH_OUT_OF_SYNC_INT_P_2].storm_detection_start_time  = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCH * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_DCH_OUT_OF_SYNC_INT_P_2].statistics_count            , 0, SOC_FE3200_NOF_INSTANCES_DCH * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCH_OUT_OF_SYNC_INT_P_2].storm_nominal_count         , 0, SOC_FE3200_NOF_INSTANCES_DCH * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCH_OUT_OF_SYNC_INT_P_2].storm_detection_occurrences , 0, SOC_FE3200_NOF_INSTANCES_DCH * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCH_OUT_OF_SYNC_INT_P_2].storm_detection_start_time  , 0, SOC_FE3200_NOF_INSTANCES_DCH * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_DCH_DCH_UN_EXP_CELL_2_P_2].name = "DCH_MTErrIntP2";
#endif
    fe3200_interrupts[FE3200_INT_DCH_DCH_UN_EXP_CELL_2_P_2].id              = FE3200_INT_DCH_DCH_UN_EXP_CELL_2_P_2;
    fe3200_interrupts[FE3200_INT_DCH_DCH_UN_EXP_CELL_2_P_2].reg             = DCH_INTERRUPT_REGISTERr;
    fe3200_interrupts[FE3200_INT_DCH_DCH_UN_EXP_CELL_2_P_2].reg_test        = DCH_INTERRUPT_REGISTER_TESTr;
    fe3200_interrupts[FE3200_INT_DCH_DCH_UN_EXP_CELL_2_P_2].reg_index       = 0;
    fe3200_interrupts[FE3200_INT_DCH_DCH_UN_EXP_CELL_2_P_2].field           = DCH_UN_EXP_CELL_2_P_2f;
    fe3200_interrupts[FE3200_INT_DCH_DCH_UN_EXP_CELL_2_P_2].mask_reg        = DCH_INTERRUPT_MASK_REGISTERr;
    fe3200_interrupts[FE3200_INT_DCH_DCH_UN_EXP_CELL_2_P_2].mask_reg_index  = 0;
    fe3200_interrupts[FE3200_INT_DCH_DCH_UN_EXP_CELL_2_P_2].mask_field      = DCH_UN_EXP_CELL_2_P_2_MASKf;
    fe3200_interrupts[FE3200_INT_DCH_DCH_UN_EXP_CELL_2_P_2].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    fe3200_interrupts[FE3200_INT_DCH_DCH_UN_EXP_CELL_2_P_2].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_DCH_DCH_UN_EXP_CELL_2_P_2].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_DCH_DCH_UN_EXP_CELL_2_P_2].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_DCH_DCH_UN_EXP_CELL_2_P_2].statistics_count            = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCH * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCH_DCH_UN_EXP_CELL_2_P_2].storm_nominal_count         = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCH * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCH_DCH_UN_EXP_CELL_2_P_2].storm_detection_occurrences = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCH * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCH_DCH_UN_EXP_CELL_2_P_2].storm_detection_start_time  = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCH * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_DCH_DCH_UN_EXP_CELL_2_P_2].statistics_count            , 0, SOC_FE3200_NOF_INSTANCES_DCH * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCH_DCH_UN_EXP_CELL_2_P_2].storm_nominal_count         , 0, SOC_FE3200_NOF_INSTANCES_DCH * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCH_DCH_UN_EXP_CELL_2_P_2].storm_detection_occurrences , 0, SOC_FE3200_NOF_INSTANCES_DCH * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCH_DCH_UN_EXP_CELL_2_P_2].storm_detection_start_time  , 0, SOC_FE3200_NOF_INSTANCES_DCH * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_DCH_ECC_PARITY_ERR_INT].name = "DCH_ECC_ParityErrInt";
#endif
    fe3200_interrupts[FE3200_INT_DCH_ECC_PARITY_ERR_INT].id              = FE3200_INT_DCH_ECC_PARITY_ERR_INT;
    fe3200_interrupts[FE3200_INT_DCH_ECC_PARITY_ERR_INT].reg             = DCH_ECC_INTERRUPT_REGISTERr;
    fe3200_interrupts[FE3200_INT_DCH_ECC_PARITY_ERR_INT].reg_test        = DCH_ECC_INTERRUPT_REGISTER_TESTr;
    fe3200_interrupts[FE3200_INT_DCH_ECC_PARITY_ERR_INT].reg_index       = 0;
    fe3200_interrupts[FE3200_INT_DCH_ECC_PARITY_ERR_INT].field           = PARITY_ERR_INTf;
    fe3200_interrupts[FE3200_INT_DCH_ECC_PARITY_ERR_INT].mask_reg        = DCH_ECC_INTERRUPT_REGISTER_MASKr;
    fe3200_interrupts[FE3200_INT_DCH_ECC_PARITY_ERR_INT].mask_reg_index  = 0;
    fe3200_interrupts[FE3200_INT_DCH_ECC_PARITY_ERR_INT].mask_field      = PARITY_ERR_INT_MASKf;
    fe3200_interrupts[FE3200_INT_DCH_ECC_PARITY_ERR_INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    fe3200_interrupts[FE3200_INT_DCH_ECC_PARITY_ERR_INT].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_DCH_ECC_PARITY_ERR_INT].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_DCH_ECC_PARITY_ERR_INT].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_DCH_ECC_PARITY_ERR_INT].statistics_count            = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCH * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCH_ECC_PARITY_ERR_INT].storm_nominal_count         = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCH * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCH_ECC_PARITY_ERR_INT].storm_detection_occurrences = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCH * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCH_ECC_PARITY_ERR_INT].storm_detection_start_time  = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCH * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_DCH_ECC_PARITY_ERR_INT].statistics_count            , 0, SOC_FE3200_NOF_INSTANCES_DCH * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCH_ECC_PARITY_ERR_INT].storm_nominal_count         , 0, SOC_FE3200_NOF_INSTANCES_DCH * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCH_ECC_PARITY_ERR_INT].storm_detection_occurrences , 0, SOC_FE3200_NOF_INSTANCES_DCH * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCH_ECC_PARITY_ERR_INT].storm_detection_start_time  , 0, SOC_FE3200_NOF_INSTANCES_DCH * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_DCH_ECC_ECC_1B_ERR_INT].name = "DCH_ECC_Ecc_1bErrInt";
#endif
    fe3200_interrupts[FE3200_INT_DCH_ECC_ECC_1B_ERR_INT].id              = FE3200_INT_DCH_ECC_ECC_1B_ERR_INT;
    fe3200_interrupts[FE3200_INT_DCH_ECC_ECC_1B_ERR_INT].reg             = DCH_ECC_INTERRUPT_REGISTERr;
    fe3200_interrupts[FE3200_INT_DCH_ECC_ECC_1B_ERR_INT].reg_test        = DCH_ECC_INTERRUPT_REGISTER_TESTr;
    fe3200_interrupts[FE3200_INT_DCH_ECC_ECC_1B_ERR_INT].reg_index       = 0;
    fe3200_interrupts[FE3200_INT_DCH_ECC_ECC_1B_ERR_INT].field           = ECC_1B_ERR_INTf;
    fe3200_interrupts[FE3200_INT_DCH_ECC_ECC_1B_ERR_INT].mask_reg        = DCH_ECC_INTERRUPT_REGISTER_MASKr;
    fe3200_interrupts[FE3200_INT_DCH_ECC_ECC_1B_ERR_INT].mask_reg_index  = 0;
    fe3200_interrupts[FE3200_INT_DCH_ECC_ECC_1B_ERR_INT].mask_field      = ECC_1B_ERR_INT_MASKf;
    fe3200_interrupts[FE3200_INT_DCH_ECC_ECC_1B_ERR_INT].cnt_reg         = DCH_ECC_1B_ERR_CNTr;
    fe3200_interrupts[FE3200_INT_DCH_ECC_ECC_1B_ERR_INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    fe3200_interrupts[FE3200_INT_DCH_ECC_ECC_1B_ERR_INT].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_DCH_ECC_ECC_1B_ERR_INT].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_DCH_ECC_ECC_1B_ERR_INT].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_DCH_ECC_ECC_1B_ERR_INT].statistics_count            = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCH * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCH_ECC_ECC_1B_ERR_INT].storm_nominal_count         = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCH * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCH_ECC_ECC_1B_ERR_INT].storm_detection_occurrences = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCH * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCH_ECC_ECC_1B_ERR_INT].storm_detection_start_time  = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCH * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_DCH_ECC_ECC_1B_ERR_INT].statistics_count            , 0, SOC_FE3200_NOF_INSTANCES_DCH * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCH_ECC_ECC_1B_ERR_INT].storm_nominal_count         , 0, SOC_FE3200_NOF_INSTANCES_DCH * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCH_ECC_ECC_1B_ERR_INT].storm_detection_occurrences , 0, SOC_FE3200_NOF_INSTANCES_DCH * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCH_ECC_ECC_1B_ERR_INT].storm_detection_start_time  , 0, SOC_FE3200_NOF_INSTANCES_DCH * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_DCH_ECC_ECC_2B_ERR_INT].name = "DCH_ECC_Ecc_2bErrInt";
#endif
    fe3200_interrupts[FE3200_INT_DCH_ECC_ECC_2B_ERR_INT].id              = FE3200_INT_DCH_ECC_ECC_2B_ERR_INT;
    fe3200_interrupts[FE3200_INT_DCH_ECC_ECC_2B_ERR_INT].reg             = DCH_ECC_INTERRUPT_REGISTERr;
    fe3200_interrupts[FE3200_INT_DCH_ECC_ECC_2B_ERR_INT].reg_test        = DCH_ECC_INTERRUPT_REGISTER_TESTr;
    fe3200_interrupts[FE3200_INT_DCH_ECC_ECC_2B_ERR_INT].reg_index       = 0;
    fe3200_interrupts[FE3200_INT_DCH_ECC_ECC_2B_ERR_INT].field           = ECC_2B_ERR_INTf;
    fe3200_interrupts[FE3200_INT_DCH_ECC_ECC_2B_ERR_INT].mask_reg        = DCH_ECC_INTERRUPT_REGISTER_MASKr;
    fe3200_interrupts[FE3200_INT_DCH_ECC_ECC_2B_ERR_INT].mask_reg_index  = 0;
    fe3200_interrupts[FE3200_INT_DCH_ECC_ECC_2B_ERR_INT].mask_field      = ECC_2B_ERR_INT_MASKf;
    fe3200_interrupts[FE3200_INT_DCH_ECC_ECC_2B_ERR_INT].cnt_reg         = DCH_ECC_2B_ERR_CNTr;
    fe3200_interrupts[FE3200_INT_DCH_ECC_ECC_2B_ERR_INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    fe3200_interrupts[FE3200_INT_DCH_ECC_ECC_2B_ERR_INT].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_DCH_ECC_ECC_2B_ERR_INT].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_DCH_ECC_ECC_2B_ERR_INT].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_DCH_ECC_ECC_2B_ERR_INT].statistics_count            = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCH * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCH_ECC_ECC_2B_ERR_INT].storm_nominal_count         = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCH * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCH_ECC_ECC_2B_ERR_INT].storm_detection_occurrences = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCH * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_DCH_ECC_ECC_2B_ERR_INT].storm_detection_start_time  = sal_alloc(SOC_FE3200_NOF_INSTANCES_DCH * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_DCH_ECC_ECC_2B_ERR_INT].statistics_count            , 0, SOC_FE3200_NOF_INSTANCES_DCH * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCH_ECC_ECC_2B_ERR_INT].storm_nominal_count         , 0, SOC_FE3200_NOF_INSTANCES_DCH * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCH_ECC_ECC_2B_ERR_INT].storm_detection_occurrences , 0, SOC_FE3200_NOF_INSTANCES_DCH * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_DCH_ECC_ECC_2B_ERR_INT].storm_detection_start_time  , 0, SOC_FE3200_NOF_INSTANCES_DCH * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_FSRD_ERROR_ECC].name = "FSRD_ErrorEcc";
#endif
    fe3200_interrupts[FE3200_INT_FSRD_ERROR_ECC].id              = FE3200_INT_FSRD_ERROR_ECC;
    fe3200_interrupts[FE3200_INT_FSRD_ERROR_ECC].reg             = FSRD_INTERRUPT_REGISTERr;
    fe3200_interrupts[FE3200_INT_FSRD_ERROR_ECC].reg_test        = FSRD_INTERRUPT_REGISTER_TESTr;
    fe3200_interrupts[FE3200_INT_FSRD_ERROR_ECC].reg_index       = 0;
    fe3200_interrupts[FE3200_INT_FSRD_ERROR_ECC].field           = ERROR_ECCf;
    fe3200_interrupts[FE3200_INT_FSRD_ERROR_ECC].mask_reg        = FSRD_INTERRUPT_MASK_REGISTERr;
    fe3200_interrupts[FE3200_INT_FSRD_ERROR_ECC].mask_reg_index  = 0;
    fe3200_interrupts[FE3200_INT_FSRD_ERROR_ECC].mask_field      = ERROR_ECC_MASKf;
    fe3200_interrupts[FE3200_INT_FSRD_ERROR_ECC].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    fe3200_interrupts[FE3200_INT_FSRD_ERROR_ECC].vector_id       = 1;
    fe3200_interrupts[FE3200_INT_FSRD_ERROR_ECC].vector_info     = &fe3200_interrupt_tree_fsrd_ecc_vector;
    fe3200_interrupts[FE3200_INT_FSRD_ERROR_ECC].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_FSRD_ERROR_ECC].statistics_count            = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FSRD_ERROR_ECC].storm_nominal_count         = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FSRD_ERROR_ECC].storm_detection_occurrences = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FSRD_ERROR_ECC].storm_detection_start_time  = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_FSRD_ERROR_ECC].statistics_count            , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FSRD_ERROR_ECC].storm_nominal_count         , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FSRD_ERROR_ECC].storm_detection_occurrences , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FSRD_ERROR_ECC].storm_detection_start_time  , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_FSRD_INT_REG_0].name = "FSRD_IntReg0";
#endif
    fe3200_interrupts[FE3200_INT_FSRD_INT_REG_0].id              = FE3200_INT_FSRD_INT_REG_0;
    fe3200_interrupts[FE3200_INT_FSRD_INT_REG_0].reg             = FSRD_INTERRUPT_REGISTERr;
    fe3200_interrupts[FE3200_INT_FSRD_INT_REG_0].reg_test        = FSRD_INTERRUPT_REGISTER_TESTr;
    fe3200_interrupts[FE3200_INT_FSRD_INT_REG_0].reg_index       = 0;
    fe3200_interrupts[FE3200_INT_FSRD_INT_REG_0].field           = INT_REG_0f;
    fe3200_interrupts[FE3200_INT_FSRD_INT_REG_0].mask_reg        = FSRD_INTERRUPT_MASK_REGISTERr;
    fe3200_interrupts[FE3200_INT_FSRD_INT_REG_0].mask_reg_index  = 0;
    fe3200_interrupts[FE3200_INT_FSRD_INT_REG_0].mask_field      = INT_REG_0_INT_MASKf;
    fe3200_interrupts[FE3200_INT_FSRD_INT_REG_0].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    fe3200_interrupts[FE3200_INT_FSRD_INT_REG_0].vector_id       = 1;
    fe3200_interrupts[FE3200_INT_FSRD_INT_REG_0].vector_info     = &fe3200_interrupt_tree_fsrd_quad_0_vector;
    fe3200_interrupts[FE3200_INT_FSRD_INT_REG_0].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_FSRD_INT_REG_0].statistics_count            = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FSRD_INT_REG_0].storm_nominal_count         = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FSRD_INT_REG_0].storm_detection_occurrences = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FSRD_INT_REG_0].storm_detection_start_time  = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_FSRD_INT_REG_0].statistics_count            , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FSRD_INT_REG_0].storm_nominal_count         , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FSRD_INT_REG_0].storm_detection_occurrences , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FSRD_INT_REG_0].storm_detection_start_time  , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_FSRD_INT_REG_1].name = "FSRD_IntReg1";
#endif
    fe3200_interrupts[FE3200_INT_FSRD_INT_REG_1].id              = FE3200_INT_FSRD_INT_REG_1;
    fe3200_interrupts[FE3200_INT_FSRD_INT_REG_1].reg             = FSRD_INTERRUPT_REGISTERr;
    fe3200_interrupts[FE3200_INT_FSRD_INT_REG_1].reg_test        = FSRD_INTERRUPT_REGISTER_TESTr;
    fe3200_interrupts[FE3200_INT_FSRD_INT_REG_1].reg_index       = 0;
    fe3200_interrupts[FE3200_INT_FSRD_INT_REG_1].field           = INT_REG_1f;
    fe3200_interrupts[FE3200_INT_FSRD_INT_REG_1].mask_reg        = FSRD_INTERRUPT_MASK_REGISTERr;
    fe3200_interrupts[FE3200_INT_FSRD_INT_REG_1].mask_reg_index  = 0;
    fe3200_interrupts[FE3200_INT_FSRD_INT_REG_1].mask_field      = INT_REG_1_INT_MASKf;
    fe3200_interrupts[FE3200_INT_FSRD_INT_REG_1].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    fe3200_interrupts[FE3200_INT_FSRD_INT_REG_1].vector_id       = 1;
    fe3200_interrupts[FE3200_INT_FSRD_INT_REG_1].vector_info     = &fe3200_interrupt_tree_fsrd_quad_1_vector;
    fe3200_interrupts[FE3200_INT_FSRD_INT_REG_1].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_FSRD_INT_REG_1].statistics_count            = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FSRD_INT_REG_1].storm_nominal_count         = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FSRD_INT_REG_1].storm_detection_occurrences = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FSRD_INT_REG_1].storm_detection_start_time  = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_FSRD_INT_REG_1].statistics_count            , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FSRD_INT_REG_1].storm_nominal_count         , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FSRD_INT_REG_1].storm_detection_occurrences , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FSRD_INT_REG_1].storm_detection_start_time  , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_FSRD_INT_REG_2].name = "FSRD_IntReg2";
#endif
    fe3200_interrupts[FE3200_INT_FSRD_INT_REG_2].id              = FE3200_INT_FSRD_INT_REG_2;
    fe3200_interrupts[FE3200_INT_FSRD_INT_REG_2].reg             = FSRD_INTERRUPT_REGISTERr;
    fe3200_interrupts[FE3200_INT_FSRD_INT_REG_2].reg_test        = FSRD_INTERRUPT_REGISTER_TESTr;
    fe3200_interrupts[FE3200_INT_FSRD_INT_REG_2].reg_index       = 0;
    fe3200_interrupts[FE3200_INT_FSRD_INT_REG_2].field           = INT_REG_2f;
    fe3200_interrupts[FE3200_INT_FSRD_INT_REG_2].mask_reg        = FSRD_INTERRUPT_MASK_REGISTERr;
    fe3200_interrupts[FE3200_INT_FSRD_INT_REG_2].mask_reg_index  = 0;
    fe3200_interrupts[FE3200_INT_FSRD_INT_REG_2].mask_field      = INT_REG_2_INT_MASKf;
    fe3200_interrupts[FE3200_INT_FSRD_INT_REG_2].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    fe3200_interrupts[FE3200_INT_FSRD_INT_REG_2].vector_id       = 1;
    fe3200_interrupts[FE3200_INT_FSRD_INT_REG_2].vector_info     = &fe3200_interrupt_tree_fsrd_quad_2_vector;
    fe3200_interrupts[FE3200_INT_FSRD_INT_REG_2].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_FSRD_INT_REG_2].statistics_count            = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FSRD_INT_REG_2].storm_nominal_count         = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FSRD_INT_REG_2].storm_detection_occurrences = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FSRD_INT_REG_2].storm_detection_start_time  = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_FSRD_INT_REG_2].statistics_count            , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FSRD_INT_REG_2].storm_nominal_count         , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FSRD_INT_REG_2].storm_detection_occurrences , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FSRD_INT_REG_2].storm_detection_start_time  , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_FSRD_ECC_PARITY_ERR_INT].name = "FSRD_ECC_ParityErrInt";
#endif
    fe3200_interrupts[FE3200_INT_FSRD_ECC_PARITY_ERR_INT].id              = FE3200_INT_FSRD_ECC_PARITY_ERR_INT;
    fe3200_interrupts[FE3200_INT_FSRD_ECC_PARITY_ERR_INT].reg             = FSRD_ECC_INTERRUPT_REGISTERr;
    fe3200_interrupts[FE3200_INT_FSRD_ECC_PARITY_ERR_INT].reg_test        = FSRD_ECC_INTERRUPT_REGISTER_TESTr;
    fe3200_interrupts[FE3200_INT_FSRD_ECC_PARITY_ERR_INT].reg_index       = 0;
    fe3200_interrupts[FE3200_INT_FSRD_ECC_PARITY_ERR_INT].field           = PARITY_ERR_INTf;
    fe3200_interrupts[FE3200_INT_FSRD_ECC_PARITY_ERR_INT].mask_reg        = FSRD_ECC_INTERRUPT_REGISTER_MASKr;
    fe3200_interrupts[FE3200_INT_FSRD_ECC_PARITY_ERR_INT].mask_reg_index  = 0;
    fe3200_interrupts[FE3200_INT_FSRD_ECC_PARITY_ERR_INT].mask_field      = PARITY_ERR_INT_MASKf;
    fe3200_interrupts[FE3200_INT_FSRD_ECC_PARITY_ERR_INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    fe3200_interrupts[FE3200_INT_FSRD_ECC_PARITY_ERR_INT].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_FSRD_ECC_PARITY_ERR_INT].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_FSRD_ECC_PARITY_ERR_INT].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_FSRD_ECC_PARITY_ERR_INT].statistics_count            = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FSRD_ECC_PARITY_ERR_INT].storm_nominal_count         = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FSRD_ECC_PARITY_ERR_INT].storm_detection_occurrences = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FSRD_ECC_PARITY_ERR_INT].storm_detection_start_time  = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_FSRD_ECC_PARITY_ERR_INT].statistics_count            , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FSRD_ECC_PARITY_ERR_INT].storm_nominal_count         , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FSRD_ECC_PARITY_ERR_INT].storm_detection_occurrences , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FSRD_ECC_PARITY_ERR_INT].storm_detection_start_time  , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_FSRD_ECC_ECC_1B_ERR_INT].name = "FSRD_ECC_Ecc_1bErrInt";
#endif
    fe3200_interrupts[FE3200_INT_FSRD_ECC_ECC_1B_ERR_INT].id              = FE3200_INT_FSRD_ECC_ECC_1B_ERR_INT;
    fe3200_interrupts[FE3200_INT_FSRD_ECC_ECC_1B_ERR_INT].reg             = FSRD_ECC_INTERRUPT_REGISTERr;
    fe3200_interrupts[FE3200_INT_FSRD_ECC_ECC_1B_ERR_INT].reg_test        = FSRD_ECC_INTERRUPT_REGISTER_TESTr;
    fe3200_interrupts[FE3200_INT_FSRD_ECC_ECC_1B_ERR_INT].reg_index       = 0;
    fe3200_interrupts[FE3200_INT_FSRD_ECC_ECC_1B_ERR_INT].field           = ECC_1B_ERR_INTf;
    fe3200_interrupts[FE3200_INT_FSRD_ECC_ECC_1B_ERR_INT].mask_reg        = FSRD_ECC_INTERRUPT_REGISTER_MASKr;
    fe3200_interrupts[FE3200_INT_FSRD_ECC_ECC_1B_ERR_INT].mask_reg_index  = 0;
    fe3200_interrupts[FE3200_INT_FSRD_ECC_ECC_1B_ERR_INT].mask_field      = ECC_1B_ERR_INT_MASKf;
    fe3200_interrupts[FE3200_INT_FSRD_ECC_ECC_1B_ERR_INT].cnt_reg         = FSRD_ECC_1B_ERR_CNTr;
    fe3200_interrupts[FE3200_INT_FSRD_ECC_ECC_1B_ERR_INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    fe3200_interrupts[FE3200_INT_FSRD_ECC_ECC_1B_ERR_INT].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_FSRD_ECC_ECC_1B_ERR_INT].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_FSRD_ECC_ECC_1B_ERR_INT].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_FSRD_ECC_ECC_1B_ERR_INT].statistics_count            = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FSRD_ECC_ECC_1B_ERR_INT].storm_nominal_count         = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FSRD_ECC_ECC_1B_ERR_INT].storm_detection_occurrences = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FSRD_ECC_ECC_1B_ERR_INT].storm_detection_start_time  = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_FSRD_ECC_ECC_1B_ERR_INT].statistics_count            , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FSRD_ECC_ECC_1B_ERR_INT].storm_nominal_count         , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FSRD_ECC_ECC_1B_ERR_INT].storm_detection_occurrences , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FSRD_ECC_ECC_1B_ERR_INT].storm_detection_start_time  , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_FSRD_ECC_ECC_2B_ERR_INT].name = "FSRD_ECC_Ecc_2bErrInt";
#endif
    fe3200_interrupts[FE3200_INT_FSRD_ECC_ECC_2B_ERR_INT].id              = FE3200_INT_FSRD_ECC_ECC_2B_ERR_INT;
    fe3200_interrupts[FE3200_INT_FSRD_ECC_ECC_2B_ERR_INT].reg             = FSRD_ECC_INTERRUPT_REGISTERr;
    fe3200_interrupts[FE3200_INT_FSRD_ECC_ECC_2B_ERR_INT].reg_test        = FSRD_ECC_INTERRUPT_REGISTER_TESTr;
    fe3200_interrupts[FE3200_INT_FSRD_ECC_ECC_2B_ERR_INT].reg_index       = 0;
    fe3200_interrupts[FE3200_INT_FSRD_ECC_ECC_2B_ERR_INT].field           = ECC_2B_ERR_INTf;
    fe3200_interrupts[FE3200_INT_FSRD_ECC_ECC_2B_ERR_INT].mask_reg        = FSRD_ECC_INTERRUPT_REGISTER_MASKr;
    fe3200_interrupts[FE3200_INT_FSRD_ECC_ECC_2B_ERR_INT].mask_reg_index  = 0;
    fe3200_interrupts[FE3200_INT_FSRD_ECC_ECC_2B_ERR_INT].mask_field      = ECC_2B_ERR_INT_MASKf;
    fe3200_interrupts[FE3200_INT_FSRD_ECC_ECC_2B_ERR_INT].cnt_reg         = FSRD_ECC_2B_ERR_CNTr;
    fe3200_interrupts[FE3200_INT_FSRD_ECC_ECC_2B_ERR_INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    fe3200_interrupts[FE3200_INT_FSRD_ECC_ECC_2B_ERR_INT].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_FSRD_ECC_ECC_2B_ERR_INT].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_FSRD_ECC_ECC_2B_ERR_INT].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_FSRD_ECC_ECC_2B_ERR_INT].statistics_count            = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FSRD_ECC_ECC_2B_ERR_INT].storm_nominal_count         = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FSRD_ECC_ECC_2B_ERR_INT].storm_detection_occurrences = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FSRD_ECC_ECC_2B_ERR_INT].storm_detection_start_time  = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_FSRD_ECC_ECC_2B_ERR_INT].statistics_count            , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FSRD_ECC_ECC_2B_ERR_INT].storm_nominal_count         , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FSRD_ECC_ECC_2B_ERR_INT].storm_detection_occurrences , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FSRD_ECC_ECC_2B_ERR_INT].storm_detection_start_time  , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_0].name = "FSRD_QUAD_Fsrd[n]SyncStatusChanged_0";
#endif
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_0].id              = FE3200_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_0;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_0].reg             = FSRD_QUAD_INTERRUPT_REGISTERr;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_0].reg_test        = FSRD_QUAD_INTERRUPT_REGISTER_TESTr;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_0].reg_index       = 0;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_0].field           = FSRD_N_SYNC_STATUS_CHANGEDf;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_0].mask_reg        = FSRD_QUAD_INTERRUPT_MASK_REGISTERr;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_0].mask_reg_index  = 0;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_0].mask_field      = FSRD_N_SYNC_STATUS_CHANGED_MASKf;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_0].bit_in_field    = 0;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_0].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_0].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_0].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_0].statistics_count            = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_0].storm_nominal_count         = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_0].storm_detection_occurrences = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_0].storm_detection_start_time  = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_0].statistics_count            , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_0].storm_nominal_count         , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_0].storm_detection_occurrences , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_0].storm_detection_start_time  , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_1].name = "FSRD_QUAD_Fsrd[n]SyncStatusChanged_1";
#endif
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_1].id              = FE3200_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_1;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_1].reg             = FSRD_QUAD_INTERRUPT_REGISTERr;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_1].reg_test        = FSRD_QUAD_INTERRUPT_REGISTER_TESTr;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_1].reg_index       = 0;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_1].field           = FSRD_N_SYNC_STATUS_CHANGEDf;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_1].mask_reg        = FSRD_QUAD_INTERRUPT_MASK_REGISTERr;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_1].mask_reg_index  = 0;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_1].mask_field      = FSRD_N_SYNC_STATUS_CHANGED_MASKf;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_1].bit_in_field    = 1;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_1].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_1].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_1].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_1].statistics_count            = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_1].storm_nominal_count         = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_1].storm_detection_occurrences = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_1].storm_detection_start_time  = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_1].statistics_count            , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_1].storm_nominal_count         , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_1].storm_detection_occurrences , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_1].storm_detection_start_time  , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_2].name = "FSRD_QUAD_Fsrd[n]SyncStatusChanged_2";
#endif
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_2].id              = FE3200_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_2;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_2].reg             = FSRD_QUAD_INTERRUPT_REGISTERr;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_2].reg_test        = FSRD_QUAD_INTERRUPT_REGISTER_TESTr;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_2].reg_index       = 0;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_2].field           = FSRD_N_SYNC_STATUS_CHANGEDf;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_2].mask_reg        = FSRD_QUAD_INTERRUPT_MASK_REGISTERr;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_2].mask_reg_index  = 0;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_2].mask_field      = FSRD_N_SYNC_STATUS_CHANGED_MASKf;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_2].bit_in_field    = 2;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_2].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_2].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_2].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_2].statistics_count            = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_2].storm_nominal_count         = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_2].storm_detection_occurrences = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_2].storm_detection_start_time  = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_2].statistics_count            , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_2].storm_nominal_count         , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_2].storm_detection_occurrences , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_2].storm_detection_start_time  , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_3].name = "FSRD_QUAD_Fsrd[n]SyncStatusChanged_3";
#endif
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_3].id              = FE3200_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_3;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_3].reg             = FSRD_QUAD_INTERRUPT_REGISTERr;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_3].reg_test        = FSRD_QUAD_INTERRUPT_REGISTER_TESTr;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_3].reg_index       = 0;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_3].field           = FSRD_N_SYNC_STATUS_CHANGEDf;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_3].mask_reg        = FSRD_QUAD_INTERRUPT_MASK_REGISTERr;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_3].mask_reg_index  = 0;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_3].mask_field      = FSRD_N_SYNC_STATUS_CHANGED_MASKf;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_3].bit_in_field    = 3;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_3].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_3].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_3].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_3].statistics_count            = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_3].storm_nominal_count         = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_3].storm_detection_occurrences = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_3].storm_detection_start_time  = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_3].statistics_count            , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_3].storm_nominal_count         , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_3].storm_detection_occurrences , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_3].storm_detection_start_time  , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_0].name = "FSRD_QUAD_Fsrd[n]RxLockChanged_0";
#endif
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_0].id              = FE3200_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_0;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_0].reg             = FSRD_QUAD_INTERRUPT_REGISTERr;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_0].reg_test        = FSRD_QUAD_INTERRUPT_REGISTER_TESTr;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_0].reg_index       = 0;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_0].field           = FSRD_N_RX_LOCK_CHANGEDf;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_0].mask_reg        = FSRD_QUAD_INTERRUPT_MASK_REGISTERr;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_0].mask_reg_index  = 0;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_0].mask_field      = FSRD_N_RX_LOCK_CHANGED_MASKf;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_0].bit_in_field    = 0;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_0].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_0].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_0].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_0].statistics_count            = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_0].storm_nominal_count         = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_0].storm_detection_occurrences = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_0].storm_detection_start_time  = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_0].statistics_count            , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_0].storm_nominal_count         , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_0].storm_detection_occurrences , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_0].storm_detection_start_time  , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_1].name = "FSRD_QUAD_Fsrd[n]RxLockChanged_1";
#endif
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_1].id              = FE3200_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_1;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_1].reg             = FSRD_QUAD_INTERRUPT_REGISTERr;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_1].reg_test        = FSRD_QUAD_INTERRUPT_REGISTER_TESTr;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_1].reg_index       = 0;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_1].field           = FSRD_N_RX_LOCK_CHANGEDf;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_1].mask_reg        = FSRD_QUAD_INTERRUPT_MASK_REGISTERr;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_1].mask_reg_index  = 0;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_1].mask_field      = FSRD_N_RX_LOCK_CHANGED_MASKf;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_1].bit_in_field    = 1;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_1].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_1].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_1].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_1].statistics_count            = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_1].storm_nominal_count         = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_1].storm_detection_occurrences = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_1].storm_detection_start_time  = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_1].statistics_count            , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_1].storm_nominal_count         , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_1].storm_detection_occurrences , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_1].storm_detection_start_time  , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_2].name = "FSRD_QUAD_Fsrd[n]RxLockChanged_2";
#endif
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_2].id              = FE3200_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_2;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_2].reg             = FSRD_QUAD_INTERRUPT_REGISTERr;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_2].reg_test        = FSRD_QUAD_INTERRUPT_REGISTER_TESTr;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_2].reg_index       = 0;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_2].field           = FSRD_N_RX_LOCK_CHANGEDf;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_2].mask_reg        = FSRD_QUAD_INTERRUPT_MASK_REGISTERr;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_2].mask_reg_index  = 0;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_2].mask_field      = FSRD_N_RX_LOCK_CHANGED_MASKf;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_2].bit_in_field    = 2;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_2].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_2].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_2].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_2].statistics_count            = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_2].storm_nominal_count         = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_2].storm_detection_occurrences = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_2].storm_detection_start_time  = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_2].statistics_count            , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_2].storm_nominal_count         , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_2].storm_detection_occurrences , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_2].storm_detection_start_time  , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_3].name = "FSRD_QUAD_Fsrd[n]RxLockChanged_3";
#endif
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_3].id              = FE3200_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_3;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_3].reg             = FSRD_QUAD_INTERRUPT_REGISTERr;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_3].reg_test        = FSRD_QUAD_INTERRUPT_REGISTER_TESTr;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_3].reg_index       = 0;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_3].field           = FSRD_N_RX_LOCK_CHANGEDf;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_3].mask_reg        = FSRD_QUAD_INTERRUPT_MASK_REGISTERr;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_3].mask_reg_index  = 0;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_3].mask_field      = FSRD_N_RX_LOCK_CHANGED_MASKf;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_3].bit_in_field    = 3;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_3].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_3].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_3].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_3].statistics_count            = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_3].storm_nominal_count         = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_3].storm_detection_occurrences = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_3].storm_detection_start_time  = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_3].statistics_count            , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_3].storm_nominal_count         , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_3].storm_detection_occurrences , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_3].storm_detection_start_time  , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_ENERGY_DETECT_CHANGED_0].name = "FSRD_QUAD_Fsrd[n]EnergyDetectChanged_0";
#endif
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_ENERGY_DETECT_CHANGED_0].id              = FE3200_INT_FSRD_QUAD_0_FSRD_N_ENERGY_DETECT_CHANGED_0;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_ENERGY_DETECT_CHANGED_0].reg             = FSRD_QUAD_INTERRUPT_REGISTERr;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_ENERGY_DETECT_CHANGED_0].reg_test        = FSRD_QUAD_INTERRUPT_REGISTER_TESTr;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_ENERGY_DETECT_CHANGED_0].reg_index       = 0;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_ENERGY_DETECT_CHANGED_0].field           = FIELD_8_11f;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_ENERGY_DETECT_CHANGED_0].mask_reg        = FSRD_QUAD_INTERRUPT_MASK_REGISTERr;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_ENERGY_DETECT_CHANGED_0].mask_reg_index  = 0;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_ENERGY_DETECT_CHANGED_0].mask_field      = FIELD_8_11f;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_ENERGY_DETECT_CHANGED_0].bit_in_field    = 0;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_ENERGY_DETECT_CHANGED_0].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_ENERGY_DETECT_CHANGED_0].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_ENERGY_DETECT_CHANGED_0].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_ENERGY_DETECT_CHANGED_0].statistics_count            = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_ENERGY_DETECT_CHANGED_0].storm_nominal_count         = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_ENERGY_DETECT_CHANGED_0].storm_detection_occurrences = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_ENERGY_DETECT_CHANGED_0].storm_detection_start_time  = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_ENERGY_DETECT_CHANGED_0].statistics_count            , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_ENERGY_DETECT_CHANGED_0].storm_nominal_count         , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_ENERGY_DETECT_CHANGED_0].storm_detection_occurrences , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_ENERGY_DETECT_CHANGED_0].storm_detection_start_time  , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_ENERGY_DETECT_CHANGED_1].name = "FSRD_QUAD_Fsrd[n]EnergyDetectChanged_1";
#endif
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_ENERGY_DETECT_CHANGED_1].id              = FE3200_INT_FSRD_QUAD_0_FSRD_N_ENERGY_DETECT_CHANGED_1;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_ENERGY_DETECT_CHANGED_1].reg             = FSRD_QUAD_INTERRUPT_REGISTERr;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_ENERGY_DETECT_CHANGED_1].reg_test        = FSRD_QUAD_INTERRUPT_REGISTER_TESTr;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_ENERGY_DETECT_CHANGED_1].reg_index       = 0;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_ENERGY_DETECT_CHANGED_1].field           = FIELD_8_11f;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_ENERGY_DETECT_CHANGED_1].mask_reg        = FSRD_QUAD_INTERRUPT_MASK_REGISTERr;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_ENERGY_DETECT_CHANGED_1].mask_reg_index  = 0;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_ENERGY_DETECT_CHANGED_1].mask_field      = FIELD_8_11f;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_ENERGY_DETECT_CHANGED_1].bit_in_field    = 1;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_ENERGY_DETECT_CHANGED_1].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_ENERGY_DETECT_CHANGED_1].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_ENERGY_DETECT_CHANGED_1].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_ENERGY_DETECT_CHANGED_1].statistics_count            = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_ENERGY_DETECT_CHANGED_1].storm_nominal_count         = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_ENERGY_DETECT_CHANGED_1].storm_detection_occurrences = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_ENERGY_DETECT_CHANGED_1].storm_detection_start_time  = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_ENERGY_DETECT_CHANGED_1].statistics_count            , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_ENERGY_DETECT_CHANGED_1].storm_nominal_count         , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_ENERGY_DETECT_CHANGED_1].storm_detection_occurrences , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_ENERGY_DETECT_CHANGED_1].storm_detection_start_time  , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_ENERGY_DETECT_CHANGED_2].name = "FSRD_QUAD_Fsrd[n]EnergyDetectChanged_2";
#endif
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_ENERGY_DETECT_CHANGED_2].id              = FE3200_INT_FSRD_QUAD_0_FSRD_N_ENERGY_DETECT_CHANGED_2;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_ENERGY_DETECT_CHANGED_2].reg             = FSRD_QUAD_INTERRUPT_REGISTERr;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_ENERGY_DETECT_CHANGED_2].reg_test        = FSRD_QUAD_INTERRUPT_REGISTER_TESTr;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_ENERGY_DETECT_CHANGED_2].reg_index       = 0;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_ENERGY_DETECT_CHANGED_2].field           = FIELD_8_11f;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_ENERGY_DETECT_CHANGED_2].mask_reg        = FSRD_QUAD_INTERRUPT_MASK_REGISTERr;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_ENERGY_DETECT_CHANGED_2].mask_reg_index  = 0;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_ENERGY_DETECT_CHANGED_2].mask_field      = FIELD_8_11f;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_ENERGY_DETECT_CHANGED_2].bit_in_field    = 2;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_ENERGY_DETECT_CHANGED_2].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_ENERGY_DETECT_CHANGED_2].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_ENERGY_DETECT_CHANGED_2].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_ENERGY_DETECT_CHANGED_2].statistics_count            = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_ENERGY_DETECT_CHANGED_2].storm_nominal_count         = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_ENERGY_DETECT_CHANGED_2].storm_detection_occurrences = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_ENERGY_DETECT_CHANGED_2].storm_detection_start_time  = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_ENERGY_DETECT_CHANGED_2].statistics_count            , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_ENERGY_DETECT_CHANGED_2].storm_nominal_count         , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_ENERGY_DETECT_CHANGED_2].storm_detection_occurrences , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_ENERGY_DETECT_CHANGED_2].storm_detection_start_time  , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_ENERGY_DETECT_CHANGED_3].name = "FSRD_QUAD_Fsrd[n]EnergyDetectChanged_3";
#endif
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_ENERGY_DETECT_CHANGED_3].id              = FE3200_INT_FSRD_QUAD_0_FSRD_N_ENERGY_DETECT_CHANGED_3;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_ENERGY_DETECT_CHANGED_3].reg             = FSRD_QUAD_INTERRUPT_REGISTERr;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_ENERGY_DETECT_CHANGED_3].reg_test        = FSRD_QUAD_INTERRUPT_REGISTER_TESTr;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_ENERGY_DETECT_CHANGED_3].reg_index       = 0;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_ENERGY_DETECT_CHANGED_3].field           = FIELD_8_11f;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_ENERGY_DETECT_CHANGED_3].mask_reg        = FSRD_QUAD_INTERRUPT_MASK_REGISTERr;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_ENERGY_DETECT_CHANGED_3].mask_reg_index  = 0;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_ENERGY_DETECT_CHANGED_3].mask_field      = FIELD_8_11f;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_ENERGY_DETECT_CHANGED_3].bit_in_field    = 3;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_ENERGY_DETECT_CHANGED_3].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_ENERGY_DETECT_CHANGED_3].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_ENERGY_DETECT_CHANGED_3].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_ENERGY_DETECT_CHANGED_3].statistics_count            = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_ENERGY_DETECT_CHANGED_3].storm_nominal_count         = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_ENERGY_DETECT_CHANGED_3].storm_detection_occurrences = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_ENERGY_DETECT_CHANGED_3].storm_detection_start_time  = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_ENERGY_DETECT_CHANGED_3].statistics_count            , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_ENERGY_DETECT_CHANGED_3].storm_nominal_count         , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_ENERGY_DETECT_CHANGED_3].storm_detection_occurrences , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_ENERGY_DETECT_CHANGED_3].storm_detection_start_time  , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_TXPLL_LOCK_CHANGED].name = "FSRD_QUAD_Fsrd[n]TxpllLockChanged";
#endif
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_TXPLL_LOCK_CHANGED].id              = FE3200_INT_FSRD_QUAD_0_FSRD_N_TXPLL_LOCK_CHANGED;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_TXPLL_LOCK_CHANGED].reg             = FSRD_QUAD_INTERRUPT_REGISTERr;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_TXPLL_LOCK_CHANGED].reg_test        = FSRD_QUAD_INTERRUPT_REGISTER_TESTr;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_TXPLL_LOCK_CHANGED].reg_index       = 0;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_TXPLL_LOCK_CHANGED].field           = FSRD_N_TXPLL_LOCK_CHANGEDf;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_TXPLL_LOCK_CHANGED].mask_reg        = FSRD_QUAD_INTERRUPT_MASK_REGISTERr;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_TXPLL_LOCK_CHANGED].mask_reg_index  = 0;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_TXPLL_LOCK_CHANGED].mask_field      = FSRD_N_TXPLL_LOCK_CHANGED_MASKf;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_TXPLL_LOCK_CHANGED].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_TXPLL_LOCK_CHANGED].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_TXPLL_LOCK_CHANGED].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_TXPLL_LOCK_CHANGED].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_TXPLL_LOCK_CHANGED].statistics_count            = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_TXPLL_LOCK_CHANGED].storm_nominal_count         = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_TXPLL_LOCK_CHANGED].storm_detection_occurrences = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_TXPLL_LOCK_CHANGED].storm_detection_start_time  = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_TXPLL_LOCK_CHANGED].statistics_count            , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_TXPLL_LOCK_CHANGED].storm_nominal_count         , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_TXPLL_LOCK_CHANGED].storm_detection_occurrences , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FSRD_QUAD_0_FSRD_N_TXPLL_LOCK_CHANGED].storm_detection_start_time  , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_SYNC_STATUS_CHANGED_0].name = "FSRD_QUAD_Fsrd[n]SyncStatusChanged_0";
#endif
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_SYNC_STATUS_CHANGED_0].id              = FE3200_INT_FSRD_QUAD_1_FSRD_N_SYNC_STATUS_CHANGED_0;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_SYNC_STATUS_CHANGED_0].reg             = FSRD_QUAD_INTERRUPT_REGISTERr;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_SYNC_STATUS_CHANGED_0].reg_test        = FSRD_QUAD_INTERRUPT_REGISTER_TESTr;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_SYNC_STATUS_CHANGED_0].reg_index       = 1;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_SYNC_STATUS_CHANGED_0].field           = FSRD_N_SYNC_STATUS_CHANGEDf;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_SYNC_STATUS_CHANGED_0].mask_reg        = FSRD_QUAD_INTERRUPT_MASK_REGISTERr;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_SYNC_STATUS_CHANGED_0].mask_reg_index  = 1;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_SYNC_STATUS_CHANGED_0].mask_field      = FSRD_N_SYNC_STATUS_CHANGED_MASKf;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_SYNC_STATUS_CHANGED_0].bit_in_field    = 0;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_SYNC_STATUS_CHANGED_0].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_SYNC_STATUS_CHANGED_0].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_SYNC_STATUS_CHANGED_0].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_SYNC_STATUS_CHANGED_0].statistics_count            = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_SYNC_STATUS_CHANGED_0].storm_nominal_count         = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_SYNC_STATUS_CHANGED_0].storm_detection_occurrences = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_SYNC_STATUS_CHANGED_0].storm_detection_start_time  = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_SYNC_STATUS_CHANGED_0].statistics_count            , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_SYNC_STATUS_CHANGED_0].storm_nominal_count         , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_SYNC_STATUS_CHANGED_0].storm_detection_occurrences , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_SYNC_STATUS_CHANGED_0].storm_detection_start_time  , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_SYNC_STATUS_CHANGED_1].name = "FSRD_QUAD_Fsrd[n]SyncStatusChanged_1";
#endif
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_SYNC_STATUS_CHANGED_1].id              = FE3200_INT_FSRD_QUAD_1_FSRD_N_SYNC_STATUS_CHANGED_1;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_SYNC_STATUS_CHANGED_1].reg             = FSRD_QUAD_INTERRUPT_REGISTERr;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_SYNC_STATUS_CHANGED_1].reg_test        = FSRD_QUAD_INTERRUPT_REGISTER_TESTr;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_SYNC_STATUS_CHANGED_1].reg_index       = 1;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_SYNC_STATUS_CHANGED_1].field           = FSRD_N_SYNC_STATUS_CHANGEDf;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_SYNC_STATUS_CHANGED_1].mask_reg        = FSRD_QUAD_INTERRUPT_MASK_REGISTERr;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_SYNC_STATUS_CHANGED_1].mask_reg_index  = 1;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_SYNC_STATUS_CHANGED_1].mask_field      = FSRD_N_SYNC_STATUS_CHANGED_MASKf;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_SYNC_STATUS_CHANGED_1].bit_in_field    = 1;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_SYNC_STATUS_CHANGED_1].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_SYNC_STATUS_CHANGED_1].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_SYNC_STATUS_CHANGED_1].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_SYNC_STATUS_CHANGED_1].statistics_count            = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_SYNC_STATUS_CHANGED_1].storm_nominal_count         = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_SYNC_STATUS_CHANGED_1].storm_detection_occurrences = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_SYNC_STATUS_CHANGED_1].storm_detection_start_time  = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_SYNC_STATUS_CHANGED_1].statistics_count            , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_SYNC_STATUS_CHANGED_1].storm_nominal_count         , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_SYNC_STATUS_CHANGED_1].storm_detection_occurrences , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_SYNC_STATUS_CHANGED_1].storm_detection_start_time  , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_SYNC_STATUS_CHANGED_2].name = "FSRD_QUAD_Fsrd[n]SyncStatusChanged_2";
#endif
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_SYNC_STATUS_CHANGED_2].id              = FE3200_INT_FSRD_QUAD_1_FSRD_N_SYNC_STATUS_CHANGED_2;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_SYNC_STATUS_CHANGED_2].reg             = FSRD_QUAD_INTERRUPT_REGISTERr;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_SYNC_STATUS_CHANGED_2].reg_test        = FSRD_QUAD_INTERRUPT_REGISTER_TESTr;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_SYNC_STATUS_CHANGED_2].reg_index       = 1;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_SYNC_STATUS_CHANGED_2].field           = FSRD_N_SYNC_STATUS_CHANGEDf;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_SYNC_STATUS_CHANGED_2].mask_reg        = FSRD_QUAD_INTERRUPT_MASK_REGISTERr;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_SYNC_STATUS_CHANGED_2].mask_reg_index  = 1;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_SYNC_STATUS_CHANGED_2].mask_field      = FSRD_N_SYNC_STATUS_CHANGED_MASKf;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_SYNC_STATUS_CHANGED_2].bit_in_field    = 2;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_SYNC_STATUS_CHANGED_2].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_SYNC_STATUS_CHANGED_2].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_SYNC_STATUS_CHANGED_2].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_SYNC_STATUS_CHANGED_2].statistics_count            = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_SYNC_STATUS_CHANGED_2].storm_nominal_count         = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_SYNC_STATUS_CHANGED_2].storm_detection_occurrences = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_SYNC_STATUS_CHANGED_2].storm_detection_start_time  = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_SYNC_STATUS_CHANGED_2].statistics_count            , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_SYNC_STATUS_CHANGED_2].storm_nominal_count         , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_SYNC_STATUS_CHANGED_2].storm_detection_occurrences , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_SYNC_STATUS_CHANGED_2].storm_detection_start_time  , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_SYNC_STATUS_CHANGED_3].name = "FSRD_QUAD_Fsrd[n]SyncStatusChanged_3";
#endif
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_SYNC_STATUS_CHANGED_3].id              = FE3200_INT_FSRD_QUAD_1_FSRD_N_SYNC_STATUS_CHANGED_3;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_SYNC_STATUS_CHANGED_3].reg             = FSRD_QUAD_INTERRUPT_REGISTERr;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_SYNC_STATUS_CHANGED_3].reg_test        = FSRD_QUAD_INTERRUPT_REGISTER_TESTr;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_SYNC_STATUS_CHANGED_3].reg_index       = 1;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_SYNC_STATUS_CHANGED_3].field           = FSRD_N_SYNC_STATUS_CHANGEDf;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_SYNC_STATUS_CHANGED_3].mask_reg        = FSRD_QUAD_INTERRUPT_MASK_REGISTERr;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_SYNC_STATUS_CHANGED_3].mask_reg_index  = 1;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_SYNC_STATUS_CHANGED_3].mask_field      = FSRD_N_SYNC_STATUS_CHANGED_MASKf;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_SYNC_STATUS_CHANGED_3].bit_in_field    = 3;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_SYNC_STATUS_CHANGED_3].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_SYNC_STATUS_CHANGED_3].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_SYNC_STATUS_CHANGED_3].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_SYNC_STATUS_CHANGED_3].statistics_count            = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_SYNC_STATUS_CHANGED_3].storm_nominal_count         = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_SYNC_STATUS_CHANGED_3].storm_detection_occurrences = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_SYNC_STATUS_CHANGED_3].storm_detection_start_time  = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_SYNC_STATUS_CHANGED_3].statistics_count            , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_SYNC_STATUS_CHANGED_3].storm_nominal_count         , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_SYNC_STATUS_CHANGED_3].storm_detection_occurrences , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_SYNC_STATUS_CHANGED_3].storm_detection_start_time  , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_RX_LOCK_CHANGED_0].name = "FSRD_QUAD_Fsrd[n]RxLockChanged_0";
#endif
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_RX_LOCK_CHANGED_0].id              = FE3200_INT_FSRD_QUAD_1_FSRD_N_RX_LOCK_CHANGED_0;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_RX_LOCK_CHANGED_0].reg             = FSRD_QUAD_INTERRUPT_REGISTERr;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_RX_LOCK_CHANGED_0].reg_test        = FSRD_QUAD_INTERRUPT_REGISTER_TESTr;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_RX_LOCK_CHANGED_0].reg_index       = 1;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_RX_LOCK_CHANGED_0].field           = FSRD_N_RX_LOCK_CHANGEDf;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_RX_LOCK_CHANGED_0].mask_reg        = FSRD_QUAD_INTERRUPT_MASK_REGISTERr;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_RX_LOCK_CHANGED_0].mask_reg_index  = 1;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_RX_LOCK_CHANGED_0].mask_field      = FSRD_N_RX_LOCK_CHANGED_MASKf;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_RX_LOCK_CHANGED_0].bit_in_field    = 0;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_RX_LOCK_CHANGED_0].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_RX_LOCK_CHANGED_0].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_RX_LOCK_CHANGED_0].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_RX_LOCK_CHANGED_0].statistics_count            = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_RX_LOCK_CHANGED_0].storm_nominal_count         = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_RX_LOCK_CHANGED_0].storm_detection_occurrences = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_RX_LOCK_CHANGED_0].storm_detection_start_time  = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_RX_LOCK_CHANGED_0].statistics_count            , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_RX_LOCK_CHANGED_0].storm_nominal_count         , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_RX_LOCK_CHANGED_0].storm_detection_occurrences , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_RX_LOCK_CHANGED_0].storm_detection_start_time  , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_RX_LOCK_CHANGED_1].name = "FSRD_QUAD_Fsrd[n]RxLockChanged_1";
#endif
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_RX_LOCK_CHANGED_1].id              = FE3200_INT_FSRD_QUAD_1_FSRD_N_RX_LOCK_CHANGED_1;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_RX_LOCK_CHANGED_1].reg             = FSRD_QUAD_INTERRUPT_REGISTERr;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_RX_LOCK_CHANGED_1].reg_test        = FSRD_QUAD_INTERRUPT_REGISTER_TESTr;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_RX_LOCK_CHANGED_1].reg_index       = 1;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_RX_LOCK_CHANGED_1].field           = FSRD_N_RX_LOCK_CHANGEDf;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_RX_LOCK_CHANGED_1].mask_reg        = FSRD_QUAD_INTERRUPT_MASK_REGISTERr;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_RX_LOCK_CHANGED_1].mask_reg_index  = 1;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_RX_LOCK_CHANGED_1].mask_field      = FSRD_N_RX_LOCK_CHANGED_MASKf;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_RX_LOCK_CHANGED_1].bit_in_field    = 1;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_RX_LOCK_CHANGED_1].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_RX_LOCK_CHANGED_1].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_RX_LOCK_CHANGED_1].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_RX_LOCK_CHANGED_1].statistics_count            = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_RX_LOCK_CHANGED_1].storm_nominal_count         = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_RX_LOCK_CHANGED_1].storm_detection_occurrences = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_RX_LOCK_CHANGED_1].storm_detection_start_time  = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_RX_LOCK_CHANGED_1].statistics_count            , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_RX_LOCK_CHANGED_1].storm_nominal_count         , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_RX_LOCK_CHANGED_1].storm_detection_occurrences , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_RX_LOCK_CHANGED_1].storm_detection_start_time  , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_RX_LOCK_CHANGED_2].name = "FSRD_QUAD_Fsrd[n]RxLockChanged_2";
#endif
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_RX_LOCK_CHANGED_2].id              = FE3200_INT_FSRD_QUAD_1_FSRD_N_RX_LOCK_CHANGED_2;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_RX_LOCK_CHANGED_2].reg             = FSRD_QUAD_INTERRUPT_REGISTERr;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_RX_LOCK_CHANGED_2].reg_test        = FSRD_QUAD_INTERRUPT_REGISTER_TESTr;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_RX_LOCK_CHANGED_2].reg_index       = 1;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_RX_LOCK_CHANGED_2].field           = FSRD_N_RX_LOCK_CHANGEDf;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_RX_LOCK_CHANGED_2].mask_reg        = FSRD_QUAD_INTERRUPT_MASK_REGISTERr;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_RX_LOCK_CHANGED_2].mask_reg_index  = 1;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_RX_LOCK_CHANGED_2].mask_field      = FSRD_N_RX_LOCK_CHANGED_MASKf;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_RX_LOCK_CHANGED_2].bit_in_field    = 2;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_RX_LOCK_CHANGED_2].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_RX_LOCK_CHANGED_2].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_RX_LOCK_CHANGED_2].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_RX_LOCK_CHANGED_2].statistics_count            = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_RX_LOCK_CHANGED_2].storm_nominal_count         = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_RX_LOCK_CHANGED_2].storm_detection_occurrences = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_RX_LOCK_CHANGED_2].storm_detection_start_time  = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_RX_LOCK_CHANGED_2].statistics_count            , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_RX_LOCK_CHANGED_2].storm_nominal_count         , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_RX_LOCK_CHANGED_2].storm_detection_occurrences , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_RX_LOCK_CHANGED_2].storm_detection_start_time  , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_RX_LOCK_CHANGED_3].name = "FSRD_QUAD_Fsrd[n]RxLockChanged_3";
#endif
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_RX_LOCK_CHANGED_3].id              = FE3200_INT_FSRD_QUAD_1_FSRD_N_RX_LOCK_CHANGED_3;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_RX_LOCK_CHANGED_3].reg             = FSRD_QUAD_INTERRUPT_REGISTERr;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_RX_LOCK_CHANGED_3].reg_test        = FSRD_QUAD_INTERRUPT_REGISTER_TESTr;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_RX_LOCK_CHANGED_3].reg_index       = 1;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_RX_LOCK_CHANGED_3].field           = FSRD_N_RX_LOCK_CHANGEDf;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_RX_LOCK_CHANGED_3].mask_reg        = FSRD_QUAD_INTERRUPT_MASK_REGISTERr;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_RX_LOCK_CHANGED_3].mask_reg_index  = 1;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_RX_LOCK_CHANGED_3].mask_field      = FSRD_N_RX_LOCK_CHANGED_MASKf;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_RX_LOCK_CHANGED_3].bit_in_field    = 3;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_RX_LOCK_CHANGED_3].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_RX_LOCK_CHANGED_3].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_RX_LOCK_CHANGED_3].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_RX_LOCK_CHANGED_3].statistics_count            = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_RX_LOCK_CHANGED_3].storm_nominal_count         = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_RX_LOCK_CHANGED_3].storm_detection_occurrences = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_RX_LOCK_CHANGED_3].storm_detection_start_time  = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_RX_LOCK_CHANGED_3].statistics_count            , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_RX_LOCK_CHANGED_3].storm_nominal_count         , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_RX_LOCK_CHANGED_3].storm_detection_occurrences , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_RX_LOCK_CHANGED_3].storm_detection_start_time  , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_ENERGY_DETECT_CHANGED_0].name = "FSRD_QUAD_Fsrd[n]EnergyDetectChanged_0";
#endif
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_ENERGY_DETECT_CHANGED_0].id              = FE3200_INT_FSRD_QUAD_1_FSRD_N_ENERGY_DETECT_CHANGED_0;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_ENERGY_DETECT_CHANGED_0].reg             = FSRD_QUAD_INTERRUPT_REGISTERr;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_ENERGY_DETECT_CHANGED_0].reg_test        = FSRD_QUAD_INTERRUPT_REGISTER_TESTr;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_ENERGY_DETECT_CHANGED_0].reg_index       = 1;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_ENERGY_DETECT_CHANGED_0].field           = FIELD_8_11f;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_ENERGY_DETECT_CHANGED_0].mask_reg        = FSRD_QUAD_INTERRUPT_MASK_REGISTERr;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_ENERGY_DETECT_CHANGED_0].mask_reg_index  = 1;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_ENERGY_DETECT_CHANGED_0].mask_field      = FIELD_8_11f;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_ENERGY_DETECT_CHANGED_0].bit_in_field    = 0;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_ENERGY_DETECT_CHANGED_0].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_ENERGY_DETECT_CHANGED_0].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_ENERGY_DETECT_CHANGED_0].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_ENERGY_DETECT_CHANGED_0].statistics_count            = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_ENERGY_DETECT_CHANGED_0].storm_nominal_count         = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_ENERGY_DETECT_CHANGED_0].storm_detection_occurrences = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_ENERGY_DETECT_CHANGED_0].storm_detection_start_time  = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_ENERGY_DETECT_CHANGED_0].statistics_count            , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_ENERGY_DETECT_CHANGED_0].storm_nominal_count         , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_ENERGY_DETECT_CHANGED_0].storm_detection_occurrences , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_ENERGY_DETECT_CHANGED_0].storm_detection_start_time  , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_ENERGY_DETECT_CHANGED_1].name = "FSRD_QUAD_Fsrd[n]EnergyDetectChanged_1";
#endif
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_ENERGY_DETECT_CHANGED_1].id              = FE3200_INT_FSRD_QUAD_1_FSRD_N_ENERGY_DETECT_CHANGED_1;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_ENERGY_DETECT_CHANGED_1].reg             = FSRD_QUAD_INTERRUPT_REGISTERr;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_ENERGY_DETECT_CHANGED_1].reg_test        = FSRD_QUAD_INTERRUPT_REGISTER_TESTr;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_ENERGY_DETECT_CHANGED_1].reg_index       = 1;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_ENERGY_DETECT_CHANGED_1].field           = FIELD_8_11f;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_ENERGY_DETECT_CHANGED_1].mask_reg        = FSRD_QUAD_INTERRUPT_MASK_REGISTERr;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_ENERGY_DETECT_CHANGED_1].mask_reg_index  = 1;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_ENERGY_DETECT_CHANGED_1].mask_field      = FIELD_8_11f;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_ENERGY_DETECT_CHANGED_1].bit_in_field    = 1;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_ENERGY_DETECT_CHANGED_1].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_ENERGY_DETECT_CHANGED_1].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_ENERGY_DETECT_CHANGED_1].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_ENERGY_DETECT_CHANGED_1].statistics_count            = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_ENERGY_DETECT_CHANGED_1].storm_nominal_count         = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_ENERGY_DETECT_CHANGED_1].storm_detection_occurrences = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_ENERGY_DETECT_CHANGED_1].storm_detection_start_time  = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_ENERGY_DETECT_CHANGED_1].statistics_count            , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_ENERGY_DETECT_CHANGED_1].storm_nominal_count         , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_ENERGY_DETECT_CHANGED_1].storm_detection_occurrences , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_ENERGY_DETECT_CHANGED_1].storm_detection_start_time  , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_ENERGY_DETECT_CHANGED_2].name = "FSRD_QUAD_Fsrd[n]EnergyDetectChanged_2";
#endif
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_ENERGY_DETECT_CHANGED_2].id              = FE3200_INT_FSRD_QUAD_1_FSRD_N_ENERGY_DETECT_CHANGED_2;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_ENERGY_DETECT_CHANGED_2].reg             = FSRD_QUAD_INTERRUPT_REGISTERr;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_ENERGY_DETECT_CHANGED_2].reg_test        = FSRD_QUAD_INTERRUPT_REGISTER_TESTr;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_ENERGY_DETECT_CHANGED_2].reg_index       = 1;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_ENERGY_DETECT_CHANGED_2].field           = FIELD_8_11f;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_ENERGY_DETECT_CHANGED_2].mask_reg        = FSRD_QUAD_INTERRUPT_MASK_REGISTERr;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_ENERGY_DETECT_CHANGED_2].mask_reg_index  = 1;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_ENERGY_DETECT_CHANGED_2].mask_field      = FIELD_8_11f;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_ENERGY_DETECT_CHANGED_2].bit_in_field    = 2;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_ENERGY_DETECT_CHANGED_2].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_ENERGY_DETECT_CHANGED_2].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_ENERGY_DETECT_CHANGED_2].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_ENERGY_DETECT_CHANGED_2].statistics_count            = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_ENERGY_DETECT_CHANGED_2].storm_nominal_count         = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_ENERGY_DETECT_CHANGED_2].storm_detection_occurrences = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_ENERGY_DETECT_CHANGED_2].storm_detection_start_time  = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_ENERGY_DETECT_CHANGED_2].statistics_count            , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_ENERGY_DETECT_CHANGED_2].storm_nominal_count         , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_ENERGY_DETECT_CHANGED_2].storm_detection_occurrences , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_ENERGY_DETECT_CHANGED_2].storm_detection_start_time  , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_ENERGY_DETECT_CHANGED_3].name = "FSRD_QUAD_Fsrd[n]EnergyDetectChanged_3";
#endif
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_ENERGY_DETECT_CHANGED_3].id              = FE3200_INT_FSRD_QUAD_1_FSRD_N_ENERGY_DETECT_CHANGED_3;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_ENERGY_DETECT_CHANGED_3].reg             = FSRD_QUAD_INTERRUPT_REGISTERr;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_ENERGY_DETECT_CHANGED_3].reg_test        = FSRD_QUAD_INTERRUPT_REGISTER_TESTr;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_ENERGY_DETECT_CHANGED_3].reg_index       = 1;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_ENERGY_DETECT_CHANGED_3].field           = FIELD_8_11f;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_ENERGY_DETECT_CHANGED_3].mask_reg        = FSRD_QUAD_INTERRUPT_MASK_REGISTERr;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_ENERGY_DETECT_CHANGED_3].mask_reg_index  = 1;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_ENERGY_DETECT_CHANGED_3].mask_field      = FIELD_8_11f;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_ENERGY_DETECT_CHANGED_3].bit_in_field    = 3;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_ENERGY_DETECT_CHANGED_3].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_ENERGY_DETECT_CHANGED_3].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_ENERGY_DETECT_CHANGED_3].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_ENERGY_DETECT_CHANGED_3].statistics_count            = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_ENERGY_DETECT_CHANGED_3].storm_nominal_count         = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_ENERGY_DETECT_CHANGED_3].storm_detection_occurrences = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_ENERGY_DETECT_CHANGED_3].storm_detection_start_time  = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_ENERGY_DETECT_CHANGED_3].statistics_count            , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_ENERGY_DETECT_CHANGED_3].storm_nominal_count         , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_ENERGY_DETECT_CHANGED_3].storm_detection_occurrences , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_ENERGY_DETECT_CHANGED_3].storm_detection_start_time  , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_TXPLL_LOCK_CHANGED].name = "FSRD_QUAD_Fsrd[n]TxpllLockChanged";
#endif
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_TXPLL_LOCK_CHANGED].id              = FE3200_INT_FSRD_QUAD_1_FSRD_N_TXPLL_LOCK_CHANGED;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_TXPLL_LOCK_CHANGED].reg             = FSRD_QUAD_INTERRUPT_REGISTERr;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_TXPLL_LOCK_CHANGED].reg_test        = FSRD_QUAD_INTERRUPT_REGISTER_TESTr;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_TXPLL_LOCK_CHANGED].reg_index       = 1;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_TXPLL_LOCK_CHANGED].field           = FSRD_N_TXPLL_LOCK_CHANGEDf;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_TXPLL_LOCK_CHANGED].mask_reg        = FSRD_QUAD_INTERRUPT_MASK_REGISTERr;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_TXPLL_LOCK_CHANGED].mask_reg_index  = 1;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_TXPLL_LOCK_CHANGED].mask_field      = FSRD_N_TXPLL_LOCK_CHANGED_MASKf;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_TXPLL_LOCK_CHANGED].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_TXPLL_LOCK_CHANGED].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_TXPLL_LOCK_CHANGED].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_TXPLL_LOCK_CHANGED].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_TXPLL_LOCK_CHANGED].statistics_count            = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_TXPLL_LOCK_CHANGED].storm_nominal_count         = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_TXPLL_LOCK_CHANGED].storm_detection_occurrences = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_TXPLL_LOCK_CHANGED].storm_detection_start_time  = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_TXPLL_LOCK_CHANGED].statistics_count            , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_TXPLL_LOCK_CHANGED].storm_nominal_count         , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_TXPLL_LOCK_CHANGED].storm_detection_occurrences , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FSRD_QUAD_1_FSRD_N_TXPLL_LOCK_CHANGED].storm_detection_start_time  , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_SYNC_STATUS_CHANGED_0].name = "FSRD_QUAD_Fsrd[n]SyncStatusChanged_0";
#endif
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_SYNC_STATUS_CHANGED_0].id              = FE3200_INT_FSRD_QUAD_2_FSRD_N_SYNC_STATUS_CHANGED_0;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_SYNC_STATUS_CHANGED_0].reg             = FSRD_QUAD_INTERRUPT_REGISTERr;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_SYNC_STATUS_CHANGED_0].reg_test        = FSRD_QUAD_INTERRUPT_REGISTER_TESTr;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_SYNC_STATUS_CHANGED_0].reg_index       = 2;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_SYNC_STATUS_CHANGED_0].field           = FSRD_N_SYNC_STATUS_CHANGEDf;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_SYNC_STATUS_CHANGED_0].mask_reg        = FSRD_QUAD_INTERRUPT_MASK_REGISTERr;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_SYNC_STATUS_CHANGED_0].mask_reg_index  = 2;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_SYNC_STATUS_CHANGED_0].mask_field      = FSRD_N_SYNC_STATUS_CHANGED_MASKf;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_SYNC_STATUS_CHANGED_0].bit_in_field    = 0;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_SYNC_STATUS_CHANGED_0].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_SYNC_STATUS_CHANGED_0].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_SYNC_STATUS_CHANGED_0].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_SYNC_STATUS_CHANGED_0].statistics_count            = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_SYNC_STATUS_CHANGED_0].storm_nominal_count         = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_SYNC_STATUS_CHANGED_0].storm_detection_occurrences = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_SYNC_STATUS_CHANGED_0].storm_detection_start_time  = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_SYNC_STATUS_CHANGED_0].statistics_count            , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_SYNC_STATUS_CHANGED_0].storm_nominal_count         , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_SYNC_STATUS_CHANGED_0].storm_detection_occurrences , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_SYNC_STATUS_CHANGED_0].storm_detection_start_time  , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_SYNC_STATUS_CHANGED_1].name = "FSRD_QUAD_Fsrd[n]SyncStatusChanged_1";
#endif
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_SYNC_STATUS_CHANGED_1].id              = FE3200_INT_FSRD_QUAD_2_FSRD_N_SYNC_STATUS_CHANGED_1;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_SYNC_STATUS_CHANGED_1].reg             = FSRD_QUAD_INTERRUPT_REGISTERr;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_SYNC_STATUS_CHANGED_1].reg_test        = FSRD_QUAD_INTERRUPT_REGISTER_TESTr;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_SYNC_STATUS_CHANGED_1].reg_index       = 2;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_SYNC_STATUS_CHANGED_1].field           = FSRD_N_SYNC_STATUS_CHANGEDf;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_SYNC_STATUS_CHANGED_1].mask_reg        = FSRD_QUAD_INTERRUPT_MASK_REGISTERr;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_SYNC_STATUS_CHANGED_1].mask_reg_index  = 2;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_SYNC_STATUS_CHANGED_1].mask_field      = FSRD_N_SYNC_STATUS_CHANGED_MASKf;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_SYNC_STATUS_CHANGED_1].bit_in_field    = 1;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_SYNC_STATUS_CHANGED_1].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_SYNC_STATUS_CHANGED_1].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_SYNC_STATUS_CHANGED_1].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_SYNC_STATUS_CHANGED_1].statistics_count            = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_SYNC_STATUS_CHANGED_1].storm_nominal_count         = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_SYNC_STATUS_CHANGED_1].storm_detection_occurrences = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_SYNC_STATUS_CHANGED_1].storm_detection_start_time  = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_SYNC_STATUS_CHANGED_1].statistics_count            , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_SYNC_STATUS_CHANGED_1].storm_nominal_count         , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_SYNC_STATUS_CHANGED_1].storm_detection_occurrences , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_SYNC_STATUS_CHANGED_1].storm_detection_start_time  , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_SYNC_STATUS_CHANGED_2].name = "FSRD_QUAD_Fsrd[n]SyncStatusChanged_2";
#endif
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_SYNC_STATUS_CHANGED_2].id              = FE3200_INT_FSRD_QUAD_2_FSRD_N_SYNC_STATUS_CHANGED_2;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_SYNC_STATUS_CHANGED_2].reg             = FSRD_QUAD_INTERRUPT_REGISTERr;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_SYNC_STATUS_CHANGED_2].reg_test        = FSRD_QUAD_INTERRUPT_REGISTER_TESTr;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_SYNC_STATUS_CHANGED_2].reg_index       = 2;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_SYNC_STATUS_CHANGED_2].field           = FSRD_N_SYNC_STATUS_CHANGEDf;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_SYNC_STATUS_CHANGED_2].mask_reg        = FSRD_QUAD_INTERRUPT_MASK_REGISTERr;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_SYNC_STATUS_CHANGED_2].mask_reg_index  = 2;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_SYNC_STATUS_CHANGED_2].mask_field      = FSRD_N_SYNC_STATUS_CHANGED_MASKf;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_SYNC_STATUS_CHANGED_2].bit_in_field    = 2;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_SYNC_STATUS_CHANGED_2].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_SYNC_STATUS_CHANGED_2].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_SYNC_STATUS_CHANGED_2].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_SYNC_STATUS_CHANGED_2].statistics_count            = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_SYNC_STATUS_CHANGED_2].storm_nominal_count         = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_SYNC_STATUS_CHANGED_2].storm_detection_occurrences = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_SYNC_STATUS_CHANGED_2].storm_detection_start_time  = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_SYNC_STATUS_CHANGED_2].statistics_count            , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_SYNC_STATUS_CHANGED_2].storm_nominal_count         , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_SYNC_STATUS_CHANGED_2].storm_detection_occurrences , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_SYNC_STATUS_CHANGED_2].storm_detection_start_time  , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_SYNC_STATUS_CHANGED_3].name = "FSRD_QUAD_Fsrd[n]SyncStatusChanged_3";
#endif
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_SYNC_STATUS_CHANGED_3].id              = FE3200_INT_FSRD_QUAD_2_FSRD_N_SYNC_STATUS_CHANGED_3;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_SYNC_STATUS_CHANGED_3].reg             = FSRD_QUAD_INTERRUPT_REGISTERr;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_SYNC_STATUS_CHANGED_3].reg_test        = FSRD_QUAD_INTERRUPT_REGISTER_TESTr;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_SYNC_STATUS_CHANGED_3].reg_index       = 2;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_SYNC_STATUS_CHANGED_3].field           = FSRD_N_SYNC_STATUS_CHANGEDf;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_SYNC_STATUS_CHANGED_3].mask_reg        = FSRD_QUAD_INTERRUPT_MASK_REGISTERr;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_SYNC_STATUS_CHANGED_3].mask_reg_index  = 2;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_SYNC_STATUS_CHANGED_3].mask_field      = FSRD_N_SYNC_STATUS_CHANGED_MASKf;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_SYNC_STATUS_CHANGED_3].bit_in_field    = 3;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_SYNC_STATUS_CHANGED_3].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_SYNC_STATUS_CHANGED_3].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_SYNC_STATUS_CHANGED_3].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_SYNC_STATUS_CHANGED_3].statistics_count            = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_SYNC_STATUS_CHANGED_3].storm_nominal_count         = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_SYNC_STATUS_CHANGED_3].storm_detection_occurrences = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_SYNC_STATUS_CHANGED_3].storm_detection_start_time  = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_SYNC_STATUS_CHANGED_3].statistics_count            , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_SYNC_STATUS_CHANGED_3].storm_nominal_count         , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_SYNC_STATUS_CHANGED_3].storm_detection_occurrences , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_SYNC_STATUS_CHANGED_3].storm_detection_start_time  , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_RX_LOCK_CHANGED_0].name = "FSRD_QUAD_Fsrd[n]RxLockChanged_0";
#endif
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_RX_LOCK_CHANGED_0].id              = FE3200_INT_FSRD_QUAD_2_FSRD_N_RX_LOCK_CHANGED_0;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_RX_LOCK_CHANGED_0].reg             = FSRD_QUAD_INTERRUPT_REGISTERr;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_RX_LOCK_CHANGED_0].reg_test        = FSRD_QUAD_INTERRUPT_REGISTER_TESTr;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_RX_LOCK_CHANGED_0].reg_index       = 2;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_RX_LOCK_CHANGED_0].field           = FSRD_N_RX_LOCK_CHANGEDf;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_RX_LOCK_CHANGED_0].mask_reg        = FSRD_QUAD_INTERRUPT_MASK_REGISTERr;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_RX_LOCK_CHANGED_0].mask_reg_index  = 2;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_RX_LOCK_CHANGED_0].mask_field      = FSRD_N_RX_LOCK_CHANGED_MASKf;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_RX_LOCK_CHANGED_0].bit_in_field    = 0;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_RX_LOCK_CHANGED_0].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_RX_LOCK_CHANGED_0].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_RX_LOCK_CHANGED_0].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_RX_LOCK_CHANGED_0].statistics_count            = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_RX_LOCK_CHANGED_0].storm_nominal_count         = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_RX_LOCK_CHANGED_0].storm_detection_occurrences = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_RX_LOCK_CHANGED_0].storm_detection_start_time  = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_RX_LOCK_CHANGED_0].statistics_count            , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_RX_LOCK_CHANGED_0].storm_nominal_count         , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_RX_LOCK_CHANGED_0].storm_detection_occurrences , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_RX_LOCK_CHANGED_0].storm_detection_start_time  , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_RX_LOCK_CHANGED_1].name = "FSRD_QUAD_Fsrd[n]RxLockChanged_1";
#endif
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_RX_LOCK_CHANGED_1].id              = FE3200_INT_FSRD_QUAD_2_FSRD_N_RX_LOCK_CHANGED_1;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_RX_LOCK_CHANGED_1].reg             = FSRD_QUAD_INTERRUPT_REGISTERr;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_RX_LOCK_CHANGED_1].reg_test        = FSRD_QUAD_INTERRUPT_REGISTER_TESTr;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_RX_LOCK_CHANGED_1].reg_index       = 2;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_RX_LOCK_CHANGED_1].field           = FSRD_N_RX_LOCK_CHANGEDf;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_RX_LOCK_CHANGED_1].mask_reg        = FSRD_QUAD_INTERRUPT_MASK_REGISTERr;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_RX_LOCK_CHANGED_1].mask_reg_index  = 2;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_RX_LOCK_CHANGED_1].mask_field      = FSRD_N_RX_LOCK_CHANGED_MASKf;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_RX_LOCK_CHANGED_1].bit_in_field    = 1;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_RX_LOCK_CHANGED_1].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_RX_LOCK_CHANGED_1].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_RX_LOCK_CHANGED_1].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_RX_LOCK_CHANGED_1].statistics_count            = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_RX_LOCK_CHANGED_1].storm_nominal_count         = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_RX_LOCK_CHANGED_1].storm_detection_occurrences = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_RX_LOCK_CHANGED_1].storm_detection_start_time  = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_RX_LOCK_CHANGED_1].statistics_count            , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_RX_LOCK_CHANGED_1].storm_nominal_count         , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_RX_LOCK_CHANGED_1].storm_detection_occurrences , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_RX_LOCK_CHANGED_1].storm_detection_start_time  , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_RX_LOCK_CHANGED_2].name = "FSRD_QUAD_Fsrd[n]RxLockChanged_2";
#endif
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_RX_LOCK_CHANGED_2].id              = FE3200_INT_FSRD_QUAD_2_FSRD_N_RX_LOCK_CHANGED_2;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_RX_LOCK_CHANGED_2].reg             = FSRD_QUAD_INTERRUPT_REGISTERr;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_RX_LOCK_CHANGED_2].reg_test        = FSRD_QUAD_INTERRUPT_REGISTER_TESTr;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_RX_LOCK_CHANGED_2].reg_index       = 2;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_RX_LOCK_CHANGED_2].field           = FSRD_N_RX_LOCK_CHANGEDf;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_RX_LOCK_CHANGED_2].mask_reg        = FSRD_QUAD_INTERRUPT_MASK_REGISTERr;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_RX_LOCK_CHANGED_2].mask_reg_index  = 2;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_RX_LOCK_CHANGED_2].mask_field      = FSRD_N_RX_LOCK_CHANGED_MASKf;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_RX_LOCK_CHANGED_2].bit_in_field    = 2;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_RX_LOCK_CHANGED_2].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_RX_LOCK_CHANGED_2].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_RX_LOCK_CHANGED_2].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_RX_LOCK_CHANGED_2].statistics_count            = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_RX_LOCK_CHANGED_2].storm_nominal_count         = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_RX_LOCK_CHANGED_2].storm_detection_occurrences = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_RX_LOCK_CHANGED_2].storm_detection_start_time  = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_RX_LOCK_CHANGED_2].statistics_count            , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_RX_LOCK_CHANGED_2].storm_nominal_count         , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_RX_LOCK_CHANGED_2].storm_detection_occurrences , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_RX_LOCK_CHANGED_2].storm_detection_start_time  , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_RX_LOCK_CHANGED_3].name = "FSRD_QUAD_Fsrd[n]RxLockChanged_3";
#endif
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_RX_LOCK_CHANGED_3].id              = FE3200_INT_FSRD_QUAD_2_FSRD_N_RX_LOCK_CHANGED_3;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_RX_LOCK_CHANGED_3].reg             = FSRD_QUAD_INTERRUPT_REGISTERr;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_RX_LOCK_CHANGED_3].reg_test        = FSRD_QUAD_INTERRUPT_REGISTER_TESTr;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_RX_LOCK_CHANGED_3].reg_index       = 2;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_RX_LOCK_CHANGED_3].field           = FSRD_N_RX_LOCK_CHANGEDf;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_RX_LOCK_CHANGED_3].mask_reg        = FSRD_QUAD_INTERRUPT_MASK_REGISTERr;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_RX_LOCK_CHANGED_3].mask_reg_index  = 2;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_RX_LOCK_CHANGED_3].mask_field      = FSRD_N_RX_LOCK_CHANGED_MASKf;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_RX_LOCK_CHANGED_3].bit_in_field    = 3;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_RX_LOCK_CHANGED_3].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_RX_LOCK_CHANGED_3].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_RX_LOCK_CHANGED_3].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_RX_LOCK_CHANGED_3].statistics_count            = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_RX_LOCK_CHANGED_3].storm_nominal_count         = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_RX_LOCK_CHANGED_3].storm_detection_occurrences = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_RX_LOCK_CHANGED_3].storm_detection_start_time  = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_RX_LOCK_CHANGED_3].statistics_count            , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_RX_LOCK_CHANGED_3].storm_nominal_count         , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_RX_LOCK_CHANGED_3].storm_detection_occurrences , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_RX_LOCK_CHANGED_3].storm_detection_start_time  , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_ENERGY_DETECT_CHANGED_0].name = "FSRD_QUAD_Fsrd[n]EnergyDetectChanged_0";
#endif
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_ENERGY_DETECT_CHANGED_0].id              = FE3200_INT_FSRD_QUAD_2_FSRD_N_ENERGY_DETECT_CHANGED_0;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_ENERGY_DETECT_CHANGED_0].reg             = FSRD_QUAD_INTERRUPT_REGISTERr;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_ENERGY_DETECT_CHANGED_0].reg_test        = FSRD_QUAD_INTERRUPT_REGISTER_TESTr;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_ENERGY_DETECT_CHANGED_0].reg_index       = 2;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_ENERGY_DETECT_CHANGED_0].field           = FIELD_8_11f;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_ENERGY_DETECT_CHANGED_0].mask_reg        = FSRD_QUAD_INTERRUPT_MASK_REGISTERr;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_ENERGY_DETECT_CHANGED_0].mask_reg_index  = 2;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_ENERGY_DETECT_CHANGED_0].mask_field      = FIELD_8_11f;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_ENERGY_DETECT_CHANGED_0].bit_in_field    = 0;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_ENERGY_DETECT_CHANGED_0].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_ENERGY_DETECT_CHANGED_0].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_ENERGY_DETECT_CHANGED_0].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_ENERGY_DETECT_CHANGED_0].statistics_count            = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_ENERGY_DETECT_CHANGED_0].storm_nominal_count         = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_ENERGY_DETECT_CHANGED_0].storm_detection_occurrences = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_ENERGY_DETECT_CHANGED_0].storm_detection_start_time  = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_ENERGY_DETECT_CHANGED_0].statistics_count            , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_ENERGY_DETECT_CHANGED_0].storm_nominal_count         , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_ENERGY_DETECT_CHANGED_0].storm_detection_occurrences , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_ENERGY_DETECT_CHANGED_0].storm_detection_start_time  , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_ENERGY_DETECT_CHANGED_1].name = "FSRD_QUAD_Fsrd[n]EnergyDetectChanged_1";
#endif
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_ENERGY_DETECT_CHANGED_1].id              = FE3200_INT_FSRD_QUAD_2_FSRD_N_ENERGY_DETECT_CHANGED_1;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_ENERGY_DETECT_CHANGED_1].reg             = FSRD_QUAD_INTERRUPT_REGISTERr;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_ENERGY_DETECT_CHANGED_1].reg_test        = FSRD_QUAD_INTERRUPT_REGISTER_TESTr;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_ENERGY_DETECT_CHANGED_1].reg_index       = 2;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_ENERGY_DETECT_CHANGED_1].field           = FIELD_8_11f;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_ENERGY_DETECT_CHANGED_1].mask_reg        = FSRD_QUAD_INTERRUPT_MASK_REGISTERr;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_ENERGY_DETECT_CHANGED_1].mask_reg_index  = 2;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_ENERGY_DETECT_CHANGED_1].mask_field      = FIELD_8_11f;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_ENERGY_DETECT_CHANGED_1].bit_in_field    = 1;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_ENERGY_DETECT_CHANGED_1].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_ENERGY_DETECT_CHANGED_1].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_ENERGY_DETECT_CHANGED_1].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_ENERGY_DETECT_CHANGED_1].statistics_count            = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_ENERGY_DETECT_CHANGED_1].storm_nominal_count         = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_ENERGY_DETECT_CHANGED_1].storm_detection_occurrences = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_ENERGY_DETECT_CHANGED_1].storm_detection_start_time  = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_ENERGY_DETECT_CHANGED_1].statistics_count            , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_ENERGY_DETECT_CHANGED_1].storm_nominal_count         , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_ENERGY_DETECT_CHANGED_1].storm_detection_occurrences , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_ENERGY_DETECT_CHANGED_1].storm_detection_start_time  , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_ENERGY_DETECT_CHANGED_2].name = "FSRD_QUAD_Fsrd[n]EnergyDetectChanged_2";
#endif
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_ENERGY_DETECT_CHANGED_2].id              = FE3200_INT_FSRD_QUAD_2_FSRD_N_ENERGY_DETECT_CHANGED_2;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_ENERGY_DETECT_CHANGED_2].reg             = FSRD_QUAD_INTERRUPT_REGISTERr;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_ENERGY_DETECT_CHANGED_2].reg_test        = FSRD_QUAD_INTERRUPT_REGISTER_TESTr;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_ENERGY_DETECT_CHANGED_2].reg_index       = 2;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_ENERGY_DETECT_CHANGED_2].field           = FIELD_8_11f;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_ENERGY_DETECT_CHANGED_2].mask_reg        = FSRD_QUAD_INTERRUPT_MASK_REGISTERr;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_ENERGY_DETECT_CHANGED_2].mask_reg_index  = 2;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_ENERGY_DETECT_CHANGED_2].mask_field      = FIELD_8_11f;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_ENERGY_DETECT_CHANGED_2].bit_in_field    = 2;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_ENERGY_DETECT_CHANGED_2].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_ENERGY_DETECT_CHANGED_2].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_ENERGY_DETECT_CHANGED_2].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_ENERGY_DETECT_CHANGED_2].statistics_count            = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_ENERGY_DETECT_CHANGED_2].storm_nominal_count         = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_ENERGY_DETECT_CHANGED_2].storm_detection_occurrences = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_ENERGY_DETECT_CHANGED_2].storm_detection_start_time  = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_ENERGY_DETECT_CHANGED_2].statistics_count            , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_ENERGY_DETECT_CHANGED_2].storm_nominal_count         , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_ENERGY_DETECT_CHANGED_2].storm_detection_occurrences , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_ENERGY_DETECT_CHANGED_2].storm_detection_start_time  , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_ENERGY_DETECT_CHANGED_3].name = "FSRD_QUAD_Fsrd[n]EnergyDetectChanged_3";
#endif
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_ENERGY_DETECT_CHANGED_3].id              = FE3200_INT_FSRD_QUAD_2_FSRD_N_ENERGY_DETECT_CHANGED_3;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_ENERGY_DETECT_CHANGED_3].reg             = FSRD_QUAD_INTERRUPT_REGISTERr;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_ENERGY_DETECT_CHANGED_3].reg_test        = FSRD_QUAD_INTERRUPT_REGISTER_TESTr;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_ENERGY_DETECT_CHANGED_3].reg_index       = 2;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_ENERGY_DETECT_CHANGED_3].field           = FIELD_8_11f;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_ENERGY_DETECT_CHANGED_3].mask_reg        = FSRD_QUAD_INTERRUPT_MASK_REGISTERr;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_ENERGY_DETECT_CHANGED_3].mask_reg_index  = 2;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_ENERGY_DETECT_CHANGED_3].mask_field      = FIELD_8_11f;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_ENERGY_DETECT_CHANGED_3].bit_in_field    = 3;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_ENERGY_DETECT_CHANGED_3].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_ENERGY_DETECT_CHANGED_3].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_ENERGY_DETECT_CHANGED_3].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_ENERGY_DETECT_CHANGED_3].statistics_count            = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_ENERGY_DETECT_CHANGED_3].storm_nominal_count         = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_ENERGY_DETECT_CHANGED_3].storm_detection_occurrences = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_ENERGY_DETECT_CHANGED_3].storm_detection_start_time  = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_ENERGY_DETECT_CHANGED_3].statistics_count            , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_ENERGY_DETECT_CHANGED_3].storm_nominal_count         , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_ENERGY_DETECT_CHANGED_3].storm_detection_occurrences , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_ENERGY_DETECT_CHANGED_3].storm_detection_start_time  , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_TXPLL_LOCK_CHANGED].name = "FSRD_QUAD_Fsrd[n]TxpllLockChanged";
#endif
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_TXPLL_LOCK_CHANGED].id              = FE3200_INT_FSRD_QUAD_2_FSRD_N_TXPLL_LOCK_CHANGED;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_TXPLL_LOCK_CHANGED].reg             = FSRD_QUAD_INTERRUPT_REGISTERr;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_TXPLL_LOCK_CHANGED].reg_test        = FSRD_QUAD_INTERRUPT_REGISTER_TESTr;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_TXPLL_LOCK_CHANGED].reg_index       = 2;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_TXPLL_LOCK_CHANGED].field           = FSRD_N_TXPLL_LOCK_CHANGEDf;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_TXPLL_LOCK_CHANGED].mask_reg        = FSRD_QUAD_INTERRUPT_MASK_REGISTERr;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_TXPLL_LOCK_CHANGED].mask_reg_index  = 2;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_TXPLL_LOCK_CHANGED].mask_field      = FSRD_N_TXPLL_LOCK_CHANGED_MASKf;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_TXPLL_LOCK_CHANGED].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_TXPLL_LOCK_CHANGED].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_TXPLL_LOCK_CHANGED].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_TXPLL_LOCK_CHANGED].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_TXPLL_LOCK_CHANGED].statistics_count            = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_TXPLL_LOCK_CHANGED].storm_nominal_count         = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_TXPLL_LOCK_CHANGED].storm_detection_occurrences = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_TXPLL_LOCK_CHANGED].storm_detection_start_time  = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_TXPLL_LOCK_CHANGED].statistics_count            , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_TXPLL_LOCK_CHANGED].storm_nominal_count         , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_TXPLL_LOCK_CHANGED].storm_detection_occurrences , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FSRD_QUAD_2_FSRD_N_TXPLL_LOCK_CHANGED].storm_detection_start_time  , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac_fsrd) * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_FMAC_ERROR_ECC].name = "FMAC_ErrorEcc";
#endif
    fe3200_interrupts[FE3200_INT_FMAC_ERROR_ECC].id              = FE3200_INT_FMAC_ERROR_ECC;
    fe3200_interrupts[FE3200_INT_FMAC_ERROR_ECC].reg             = FMAC_INTERRUPT_REGISTERr;
    fe3200_interrupts[FE3200_INT_FMAC_ERROR_ECC].reg_test        = FMAC_INTERRUPT_REGISTER_TESTr;
    fe3200_interrupts[FE3200_INT_FMAC_ERROR_ECC].reg_index       = 0;
    fe3200_interrupts[FE3200_INT_FMAC_ERROR_ECC].field           = ERROR_ECCf;
    fe3200_interrupts[FE3200_INT_FMAC_ERROR_ECC].mask_reg        = FMAC_INTERRUPT_MASK_REGISTERr;
    fe3200_interrupts[FE3200_INT_FMAC_ERROR_ECC].mask_reg_index  = 0;
    fe3200_interrupts[FE3200_INT_FMAC_ERROR_ECC].mask_field      = ERROR_ECC_MASKf;
    fe3200_interrupts[FE3200_INT_FMAC_ERROR_ECC].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    fe3200_interrupts[FE3200_INT_FMAC_ERROR_ECC].vector_id       = 1;
    fe3200_interrupts[FE3200_INT_FMAC_ERROR_ECC].vector_info     = &fe3200_interrupt_tree_fmac_ecc_vector;
    fe3200_interrupts[FE3200_INT_FMAC_ERROR_ECC].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_FMAC_ERROR_ECC].statistics_count            = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FMAC_ERROR_ECC].storm_nominal_count         = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FMAC_ERROR_ECC].storm_detection_occurrences = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FMAC_ERROR_ECC].storm_detection_start_time  = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_ERROR_ECC].statistics_count            , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_ERROR_ECC].storm_nominal_count         , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_ERROR_ECC].storm_detection_occurrences , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_ERROR_ECC].storm_detection_start_time  , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_FMAC_INT_REG_1].name = "FMAC_IntReg1";
#endif
    fe3200_interrupts[FE3200_INT_FMAC_INT_REG_1].id              = FE3200_INT_FMAC_INT_REG_1;
    fe3200_interrupts[FE3200_INT_FMAC_INT_REG_1].reg             = FMAC_INTERRUPT_REGISTERr;
    fe3200_interrupts[FE3200_INT_FMAC_INT_REG_1].reg_test        = FMAC_INTERRUPT_REGISTER_TESTr;
    fe3200_interrupts[FE3200_INT_FMAC_INT_REG_1].reg_index       = 0;
    fe3200_interrupts[FE3200_INT_FMAC_INT_REG_1].field           = INT_REG_1f;
    fe3200_interrupts[FE3200_INT_FMAC_INT_REG_1].mask_reg        = FMAC_INTERRUPT_MASK_REGISTERr;
    fe3200_interrupts[FE3200_INT_FMAC_INT_REG_1].mask_reg_index  = 0;
    fe3200_interrupts[FE3200_INT_FMAC_INT_REG_1].mask_field      = INT_REG_1_INT_MASKf;
    fe3200_interrupts[FE3200_INT_FMAC_INT_REG_1].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    fe3200_interrupts[FE3200_INT_FMAC_INT_REG_1].vector_id       = 1;
    fe3200_interrupts[FE3200_INT_FMAC_INT_REG_1].vector_info     = &fe3200_interrupt_tree_fmac_fmac_1_vector;
    fe3200_interrupts[FE3200_INT_FMAC_INT_REG_1].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_FMAC_INT_REG_1].statistics_count            = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FMAC_INT_REG_1].storm_nominal_count         = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FMAC_INT_REG_1].storm_detection_occurrences = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FMAC_INT_REG_1].storm_detection_start_time  = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_INT_REG_1].statistics_count            , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_INT_REG_1].storm_nominal_count         , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_INT_REG_1].storm_detection_occurrences , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_INT_REG_1].storm_detection_start_time  , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_FMAC_INT_REG_2].name = "FMAC_IntReg2";
#endif
    fe3200_interrupts[FE3200_INT_FMAC_INT_REG_2].id              = FE3200_INT_FMAC_INT_REG_2;
    fe3200_interrupts[FE3200_INT_FMAC_INT_REG_2].reg             = FMAC_INTERRUPT_REGISTERr;
    fe3200_interrupts[FE3200_INT_FMAC_INT_REG_2].reg_test        = FMAC_INTERRUPT_REGISTER_TESTr;
    fe3200_interrupts[FE3200_INT_FMAC_INT_REG_2].reg_index       = 0;
    fe3200_interrupts[FE3200_INT_FMAC_INT_REG_2].field           = INT_REG_2f;
    fe3200_interrupts[FE3200_INT_FMAC_INT_REG_2].mask_reg        = FMAC_INTERRUPT_MASK_REGISTERr;
    fe3200_interrupts[FE3200_INT_FMAC_INT_REG_2].mask_reg_index  = 0;
    fe3200_interrupts[FE3200_INT_FMAC_INT_REG_2].mask_field      = INT_REG_2_INT_MASKf;
    fe3200_interrupts[FE3200_INT_FMAC_INT_REG_2].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    fe3200_interrupts[FE3200_INT_FMAC_INT_REG_2].vector_id       = 1;
    fe3200_interrupts[FE3200_INT_FMAC_INT_REG_2].vector_info     = &fe3200_interrupt_tree_fmac_fmac_2_vector;
    fe3200_interrupts[FE3200_INT_FMAC_INT_REG_2].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_FMAC_INT_REG_2].statistics_count            = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FMAC_INT_REG_2].storm_nominal_count         = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FMAC_INT_REG_2].storm_detection_occurrences = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FMAC_INT_REG_2].storm_detection_start_time  = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_INT_REG_2].statistics_count            , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_INT_REG_2].storm_nominal_count         , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_INT_REG_2].storm_detection_occurrences , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_INT_REG_2].storm_detection_start_time  , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_FMAC_INT_REG_3].name = "FMAC_IntReg3";
#endif
    fe3200_interrupts[FE3200_INT_FMAC_INT_REG_3].id              = FE3200_INT_FMAC_INT_REG_3;
    fe3200_interrupts[FE3200_INT_FMAC_INT_REG_3].reg             = FMAC_INTERRUPT_REGISTERr;
    fe3200_interrupts[FE3200_INT_FMAC_INT_REG_3].reg_test        = FMAC_INTERRUPT_REGISTER_TESTr;
    fe3200_interrupts[FE3200_INT_FMAC_INT_REG_3].reg_index       = 0;
    fe3200_interrupts[FE3200_INT_FMAC_INT_REG_3].field           = INT_REG_3f;
    fe3200_interrupts[FE3200_INT_FMAC_INT_REG_3].mask_reg        = FMAC_INTERRUPT_MASK_REGISTERr;
    fe3200_interrupts[FE3200_INT_FMAC_INT_REG_3].mask_reg_index  = 0;
    fe3200_interrupts[FE3200_INT_FMAC_INT_REG_3].mask_field      = INT_REG_3_INT_MASKf;
    fe3200_interrupts[FE3200_INT_FMAC_INT_REG_3].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    fe3200_interrupts[FE3200_INT_FMAC_INT_REG_3].vector_id       = 1;
    fe3200_interrupts[FE3200_INT_FMAC_INT_REG_3].vector_info     = &fe3200_interrupt_tree_fmac_fmac_3_vector;
    fe3200_interrupts[FE3200_INT_FMAC_INT_REG_3].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_FMAC_INT_REG_3].statistics_count            = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FMAC_INT_REG_3].storm_nominal_count         = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FMAC_INT_REG_3].storm_detection_occurrences = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FMAC_INT_REG_3].storm_detection_start_time  = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_INT_REG_3].statistics_count            , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_INT_REG_3].storm_nominal_count         , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_INT_REG_3].storm_detection_occurrences , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_INT_REG_3].storm_detection_start_time  , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_FMAC_INT_REG_4].name = "FMAC_IntReg4";
#endif
    fe3200_interrupts[FE3200_INT_FMAC_INT_REG_4].id              = FE3200_INT_FMAC_INT_REG_4;
    fe3200_interrupts[FE3200_INT_FMAC_INT_REG_4].reg             = FMAC_INTERRUPT_REGISTERr;
    fe3200_interrupts[FE3200_INT_FMAC_INT_REG_4].reg_test        = FMAC_INTERRUPT_REGISTER_TESTr;
    fe3200_interrupts[FE3200_INT_FMAC_INT_REG_4].reg_index       = 0;
    fe3200_interrupts[FE3200_INT_FMAC_INT_REG_4].field           = INT_REG_4f;
    fe3200_interrupts[FE3200_INT_FMAC_INT_REG_4].mask_reg        = FMAC_INTERRUPT_MASK_REGISTERr;
    fe3200_interrupts[FE3200_INT_FMAC_INT_REG_4].mask_reg_index  = 0;
    fe3200_interrupts[FE3200_INT_FMAC_INT_REG_4].mask_field      = INT_REG_4_INT_MASKf;
    fe3200_interrupts[FE3200_INT_FMAC_INT_REG_4].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    fe3200_interrupts[FE3200_INT_FMAC_INT_REG_4].vector_id       = 1;
    fe3200_interrupts[FE3200_INT_FMAC_INT_REG_4].vector_info     = &fe3200_interrupt_tree_fmac_fmac_4_vector;
    fe3200_interrupts[FE3200_INT_FMAC_INT_REG_4].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_FMAC_INT_REG_4].statistics_count            = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FMAC_INT_REG_4].storm_nominal_count         = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FMAC_INT_REG_4].storm_detection_occurrences = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FMAC_INT_REG_4].storm_detection_start_time  = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_INT_REG_4].statistics_count            , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_INT_REG_4].storm_nominal_count         , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_INT_REG_4].storm_detection_occurrences , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_INT_REG_4].storm_detection_start_time  , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_FMAC_INT_REG_5].name = "FMAC_IntReg5";
#endif
    fe3200_interrupts[FE3200_INT_FMAC_INT_REG_5].id              = FE3200_INT_FMAC_INT_REG_5;
    fe3200_interrupts[FE3200_INT_FMAC_INT_REG_5].reg             = FMAC_INTERRUPT_REGISTERr;
    fe3200_interrupts[FE3200_INT_FMAC_INT_REG_5].reg_test        = FMAC_INTERRUPT_REGISTER_TESTr;
    fe3200_interrupts[FE3200_INT_FMAC_INT_REG_5].reg_index       = 0;
    fe3200_interrupts[FE3200_INT_FMAC_INT_REG_5].field           = INT_REG_5f;
    fe3200_interrupts[FE3200_INT_FMAC_INT_REG_5].mask_reg        = FMAC_INTERRUPT_MASK_REGISTERr;
    fe3200_interrupts[FE3200_INT_FMAC_INT_REG_5].mask_reg_index  = 0;
    fe3200_interrupts[FE3200_INT_FMAC_INT_REG_5].mask_field      = INT_REG_5_INT_MASKf;
    fe3200_interrupts[FE3200_INT_FMAC_INT_REG_5].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    fe3200_interrupts[FE3200_INT_FMAC_INT_REG_5].vector_id       = 1;
    fe3200_interrupts[FE3200_INT_FMAC_INT_REG_5].vector_info     = &fe3200_interrupt_tree_fmac_fmac_5_vector;
    fe3200_interrupts[FE3200_INT_FMAC_INT_REG_5].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_FMAC_INT_REG_5].statistics_count            = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FMAC_INT_REG_5].storm_nominal_count         = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FMAC_INT_REG_5].storm_detection_occurrences = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FMAC_INT_REG_5].storm_detection_start_time  = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_INT_REG_5].statistics_count            , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_INT_REG_5].storm_nominal_count         , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_INT_REG_5].storm_detection_occurrences , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_INT_REG_5].storm_detection_start_time  , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_FMAC_INT_REG_6].name = "FMAC_IntReg6";
#endif
    fe3200_interrupts[FE3200_INT_FMAC_INT_REG_6].id              = FE3200_INT_FMAC_INT_REG_6;
    fe3200_interrupts[FE3200_INT_FMAC_INT_REG_6].reg             = FMAC_INTERRUPT_REGISTERr;
    fe3200_interrupts[FE3200_INT_FMAC_INT_REG_6].reg_test        = FMAC_INTERRUPT_REGISTER_TESTr;
    fe3200_interrupts[FE3200_INT_FMAC_INT_REG_6].reg_index       = 0;
    fe3200_interrupts[FE3200_INT_FMAC_INT_REG_6].field           = INT_REG_6f;
    fe3200_interrupts[FE3200_INT_FMAC_INT_REG_6].mask_reg        = FMAC_INTERRUPT_MASK_REGISTERr;
    fe3200_interrupts[FE3200_INT_FMAC_INT_REG_6].mask_reg_index  = 0;
    fe3200_interrupts[FE3200_INT_FMAC_INT_REG_6].mask_field      = INT_REG_6_INT_MASKf;
    fe3200_interrupts[FE3200_INT_FMAC_INT_REG_6].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    fe3200_interrupts[FE3200_INT_FMAC_INT_REG_6].vector_id       = 1;
    fe3200_interrupts[FE3200_INT_FMAC_INT_REG_6].vector_info     = &fe3200_interrupt_tree_fmac_fmac_6_vector;
    fe3200_interrupts[FE3200_INT_FMAC_INT_REG_6].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_FMAC_INT_REG_6].statistics_count            = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FMAC_INT_REG_6].storm_nominal_count         = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FMAC_INT_REG_6].storm_detection_occurrences = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FMAC_INT_REG_6].storm_detection_start_time  = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_INT_REG_6].statistics_count            , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_INT_REG_6].storm_nominal_count         , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_INT_REG_6].storm_detection_occurrences , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_INT_REG_6].storm_detection_start_time  , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_FMAC_INT_REG_7].name = "FMAC_IntReg7";
#endif
    fe3200_interrupts[FE3200_INT_FMAC_INT_REG_7].id              = FE3200_INT_FMAC_INT_REG_7;
    fe3200_interrupts[FE3200_INT_FMAC_INT_REG_7].reg             = FMAC_INTERRUPT_REGISTERr;
    fe3200_interrupts[FE3200_INT_FMAC_INT_REG_7].reg_test        = FMAC_INTERRUPT_REGISTER_TESTr;
    fe3200_interrupts[FE3200_INT_FMAC_INT_REG_7].reg_index       = 0;
    fe3200_interrupts[FE3200_INT_FMAC_INT_REG_7].field           = INT_REG_7f;
    fe3200_interrupts[FE3200_INT_FMAC_INT_REG_7].mask_reg        = FMAC_INTERRUPT_MASK_REGISTERr;
    fe3200_interrupts[FE3200_INT_FMAC_INT_REG_7].mask_reg_index  = 0;
    fe3200_interrupts[FE3200_INT_FMAC_INT_REG_7].mask_field      = INT_REG_7_INT_MASKf;
    fe3200_interrupts[FE3200_INT_FMAC_INT_REG_7].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    fe3200_interrupts[FE3200_INT_FMAC_INT_REG_7].vector_id       = 1;
    fe3200_interrupts[FE3200_INT_FMAC_INT_REG_7].vector_info     = &fe3200_interrupt_tree_fmac_fmac_7_vector;
    fe3200_interrupts[FE3200_INT_FMAC_INT_REG_7].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_FMAC_INT_REG_7].statistics_count            = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FMAC_INT_REG_7].storm_nominal_count         = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FMAC_INT_REG_7].storm_detection_occurrences = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FMAC_INT_REG_7].storm_detection_start_time  = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_INT_REG_7].statistics_count            , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_INT_REG_7].storm_nominal_count         , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_INT_REG_7].storm_detection_occurrences , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_INT_REG_7].storm_detection_start_time  , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_FMAC_INT_REG_8].name = "FMAC_IntReg8";
#endif
    fe3200_interrupts[FE3200_INT_FMAC_INT_REG_8].id              = FE3200_INT_FMAC_INT_REG_8;
    fe3200_interrupts[FE3200_INT_FMAC_INT_REG_8].reg             = FMAC_INTERRUPT_REGISTERr;
    fe3200_interrupts[FE3200_INT_FMAC_INT_REG_8].reg_test        = FMAC_INTERRUPT_REGISTER_TESTr;
    fe3200_interrupts[FE3200_INT_FMAC_INT_REG_8].reg_index       = 0;
    fe3200_interrupts[FE3200_INT_FMAC_INT_REG_8].field           = INT_REG_8f;
    fe3200_interrupts[FE3200_INT_FMAC_INT_REG_8].mask_reg        = FMAC_INTERRUPT_MASK_REGISTERr;
    fe3200_interrupts[FE3200_INT_FMAC_INT_REG_8].mask_reg_index  = 0;
    fe3200_interrupts[FE3200_INT_FMAC_INT_REG_8].mask_field      = INT_REG_8_INT_MASKf;
    fe3200_interrupts[FE3200_INT_FMAC_INT_REG_8].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    fe3200_interrupts[FE3200_INT_FMAC_INT_REG_8].vector_id       = 1;
    fe3200_interrupts[FE3200_INT_FMAC_INT_REG_8].vector_info     = &fe3200_interrupt_tree_fmac_fmac_8_vector;
    fe3200_interrupts[FE3200_INT_FMAC_INT_REG_8].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_FMAC_INT_REG_8].statistics_count            = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FMAC_INT_REG_8].storm_nominal_count         = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FMAC_INT_REG_8].storm_detection_occurrences = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FMAC_INT_REG_8].storm_detection_start_time  = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_INT_REG_8].statistics_count            , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_INT_REG_8].storm_nominal_count         , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_INT_REG_8].storm_detection_occurrences , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_INT_REG_8].storm_detection_start_time  , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_FMAC_ECC_PARITY_ERR_INT].name = "FMAC_ECC_ParityErrInt";
#endif
    fe3200_interrupts[FE3200_INT_FMAC_ECC_PARITY_ERR_INT].id              = FE3200_INT_FMAC_ECC_PARITY_ERR_INT;
    fe3200_interrupts[FE3200_INT_FMAC_ECC_PARITY_ERR_INT].reg             = FMAC_ECC_INTERRUPT_REGISTERr;
    fe3200_interrupts[FE3200_INT_FMAC_ECC_PARITY_ERR_INT].reg_test        = FMAC_ECC_INTERRUPT_REGISTER_TESTr;
    fe3200_interrupts[FE3200_INT_FMAC_ECC_PARITY_ERR_INT].reg_index       = 0;
    fe3200_interrupts[FE3200_INT_FMAC_ECC_PARITY_ERR_INT].field           = PARITY_ERR_INTf;
    fe3200_interrupts[FE3200_INT_FMAC_ECC_PARITY_ERR_INT].mask_reg        = FMAC_ECC_INTERRUPT_REGISTER_MASKr;
    fe3200_interrupts[FE3200_INT_FMAC_ECC_PARITY_ERR_INT].mask_reg_index  = 0;
    fe3200_interrupts[FE3200_INT_FMAC_ECC_PARITY_ERR_INT].mask_field      = PARITY_ERR_INT_MASKf;
    fe3200_interrupts[FE3200_INT_FMAC_ECC_PARITY_ERR_INT].cnt_reg         = FMAC_PARITY_ERR_CNTr;
    fe3200_interrupts[FE3200_INT_FMAC_ECC_PARITY_ERR_INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    fe3200_interrupts[FE3200_INT_FMAC_ECC_PARITY_ERR_INT].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_FMAC_ECC_PARITY_ERR_INT].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_FMAC_ECC_PARITY_ERR_INT].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_FMAC_ECC_PARITY_ERR_INT].statistics_count            = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FMAC_ECC_PARITY_ERR_INT].storm_nominal_count         = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FMAC_ECC_PARITY_ERR_INT].storm_detection_occurrences = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FMAC_ECC_PARITY_ERR_INT].storm_detection_start_time  = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_ECC_PARITY_ERR_INT].statistics_count            , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_ECC_PARITY_ERR_INT].storm_nominal_count         , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_ECC_PARITY_ERR_INT].storm_detection_occurrences , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_ECC_PARITY_ERR_INT].storm_detection_start_time  , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_FMAC_ECC_ECC_1B_ERR_INT].name = "FMAC_ECC_Ecc_1bErrInt";
#endif
    fe3200_interrupts[FE3200_INT_FMAC_ECC_ECC_1B_ERR_INT].id              = FE3200_INT_FMAC_ECC_ECC_1B_ERR_INT;
    fe3200_interrupts[FE3200_INT_FMAC_ECC_ECC_1B_ERR_INT].reg             = FMAC_ECC_INTERRUPT_REGISTERr;
    fe3200_interrupts[FE3200_INT_FMAC_ECC_ECC_1B_ERR_INT].reg_test        = FMAC_ECC_INTERRUPT_REGISTER_TESTr;
    fe3200_interrupts[FE3200_INT_FMAC_ECC_ECC_1B_ERR_INT].reg_index       = 0;
    fe3200_interrupts[FE3200_INT_FMAC_ECC_ECC_1B_ERR_INT].field           = ECC_1B_ERR_INTf;
    fe3200_interrupts[FE3200_INT_FMAC_ECC_ECC_1B_ERR_INT].mask_reg        = FMAC_ECC_INTERRUPT_REGISTER_MASKr;
    fe3200_interrupts[FE3200_INT_FMAC_ECC_ECC_1B_ERR_INT].mask_reg_index  = 0;
    fe3200_interrupts[FE3200_INT_FMAC_ECC_ECC_1B_ERR_INT].mask_field      = ECC_1B_ERR_INT_MASKf;
    fe3200_interrupts[FE3200_INT_FMAC_ECC_ECC_1B_ERR_INT].cnt_reg         = FMAC_ECC_1B_ERR_CNTr;
    fe3200_interrupts[FE3200_INT_FMAC_ECC_ECC_1B_ERR_INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    fe3200_interrupts[FE3200_INT_FMAC_ECC_ECC_1B_ERR_INT].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_FMAC_ECC_ECC_1B_ERR_INT].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_FMAC_ECC_ECC_1B_ERR_INT].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_FMAC_ECC_ECC_1B_ERR_INT].statistics_count            = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FMAC_ECC_ECC_1B_ERR_INT].storm_nominal_count         = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FMAC_ECC_ECC_1B_ERR_INT].storm_detection_occurrences = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FMAC_ECC_ECC_1B_ERR_INT].storm_detection_start_time  = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_ECC_ECC_1B_ERR_INT].statistics_count            , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_ECC_ECC_1B_ERR_INT].storm_nominal_count         , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_ECC_ECC_1B_ERR_INT].storm_detection_occurrences , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_ECC_ECC_1B_ERR_INT].storm_detection_start_time  , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_FMAC_ECC_ECC_2B_ERR_INT].name = "FMAC_ECC_Ecc_2bErrInt";
#endif
    fe3200_interrupts[FE3200_INT_FMAC_ECC_ECC_2B_ERR_INT].id              = FE3200_INT_FMAC_ECC_ECC_2B_ERR_INT;
    fe3200_interrupts[FE3200_INT_FMAC_ECC_ECC_2B_ERR_INT].reg             = FMAC_ECC_INTERRUPT_REGISTERr;
    fe3200_interrupts[FE3200_INT_FMAC_ECC_ECC_2B_ERR_INT].reg_test        = FMAC_ECC_INTERRUPT_REGISTER_TESTr;
    fe3200_interrupts[FE3200_INT_FMAC_ECC_ECC_2B_ERR_INT].reg_index       = 0;
    fe3200_interrupts[FE3200_INT_FMAC_ECC_ECC_2B_ERR_INT].field           = ECC_2B_ERR_INTf;
    fe3200_interrupts[FE3200_INT_FMAC_ECC_ECC_2B_ERR_INT].mask_reg        = FMAC_ECC_INTERRUPT_REGISTER_MASKr;
    fe3200_interrupts[FE3200_INT_FMAC_ECC_ECC_2B_ERR_INT].mask_reg_index  = 0;
    fe3200_interrupts[FE3200_INT_FMAC_ECC_ECC_2B_ERR_INT].mask_field      = ECC_2B_ERR_INT_MASKf;
    fe3200_interrupts[FE3200_INT_FMAC_ECC_ECC_2B_ERR_INT].cnt_reg         = FMAC_ECC_2B_ERR_CNTr;
    fe3200_interrupts[FE3200_INT_FMAC_ECC_ECC_2B_ERR_INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    fe3200_interrupts[FE3200_INT_FMAC_ECC_ECC_2B_ERR_INT].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_FMAC_ECC_ECC_2B_ERR_INT].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_FMAC_ECC_ECC_2B_ERR_INT].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_FMAC_ECC_ECC_2B_ERR_INT].statistics_count            = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FMAC_ECC_ECC_2B_ERR_INT].storm_nominal_count         = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FMAC_ECC_ECC_2B_ERR_INT].storm_detection_occurrences = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FMAC_ECC_ECC_2B_ERR_INT].storm_detection_start_time  = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_ECC_ECC_2B_ERR_INT].statistics_count            , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_ECC_ECC_2B_ERR_INT].storm_nominal_count         , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_ECC_ECC_2B_ERR_INT].storm_detection_occurrences , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_ECC_ECC_2B_ERR_INT].storm_detection_start_time  , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_1_RX_CRC_ERR_N_INT_0].name = "FMAC_FMAC_1_RxCRCErrN_Int_0";
#endif
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_1_RX_CRC_ERR_N_INT_0].id              = FE3200_INT_FMAC_FMAC_1_RX_CRC_ERR_N_INT_0;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_1_RX_CRC_ERR_N_INT_0].reg             = FMAC_FMAC_INTERRUPT_REGISTER_1r;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_1_RX_CRC_ERR_N_INT_0].reg_test        = FMAC_FMAC_INTERRUPT_REGISTER_1_TESTr;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_1_RX_CRC_ERR_N_INT_0].reg_index       = 0;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_1_RX_CRC_ERR_N_INT_0].field           = RX_CRC_ERR_N_INTf;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_1_RX_CRC_ERR_N_INT_0].mask_reg        = FMAC_FMAC_INTERRUPT_MASK_REGISTER_1r;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_1_RX_CRC_ERR_N_INT_0].mask_reg_index  = 0;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_1_RX_CRC_ERR_N_INT_0].mask_field      = RX_CRC_ERR_N_INT_MASKf;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_1_RX_CRC_ERR_N_INT_0].bit_in_field    = 0;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_1_RX_CRC_ERR_N_INT_0].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_1_RX_CRC_ERR_N_INT_0].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_1_RX_CRC_ERR_N_INT_0].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_1_RX_CRC_ERR_N_INT_0].statistics_count            = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_1_RX_CRC_ERR_N_INT_0].storm_nominal_count         = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_1_RX_CRC_ERR_N_INT_0].storm_detection_occurrences = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_1_RX_CRC_ERR_N_INT_0].storm_detection_start_time  = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_1_RX_CRC_ERR_N_INT_0].statistics_count            , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_1_RX_CRC_ERR_N_INT_0].storm_nominal_count         , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_1_RX_CRC_ERR_N_INT_0].storm_detection_occurrences , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_1_RX_CRC_ERR_N_INT_0].storm_detection_start_time  , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_1_RX_CRC_ERR_N_INT_1].name = "FMAC_FMAC_1_RxCRCErrN_Int_1";
#endif
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_1_RX_CRC_ERR_N_INT_1].id              = FE3200_INT_FMAC_FMAC_1_RX_CRC_ERR_N_INT_1;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_1_RX_CRC_ERR_N_INT_1].reg             = FMAC_FMAC_INTERRUPT_REGISTER_1r;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_1_RX_CRC_ERR_N_INT_1].reg_test        = FMAC_FMAC_INTERRUPT_REGISTER_1_TESTr;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_1_RX_CRC_ERR_N_INT_1].reg_index       = 0;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_1_RX_CRC_ERR_N_INT_1].field           = RX_CRC_ERR_N_INTf;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_1_RX_CRC_ERR_N_INT_1].mask_reg        = FMAC_FMAC_INTERRUPT_MASK_REGISTER_1r;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_1_RX_CRC_ERR_N_INT_1].mask_reg_index  = 0;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_1_RX_CRC_ERR_N_INT_1].mask_field      = RX_CRC_ERR_N_INT_MASKf;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_1_RX_CRC_ERR_N_INT_1].bit_in_field    = 1;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_1_RX_CRC_ERR_N_INT_1].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_1_RX_CRC_ERR_N_INT_1].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_1_RX_CRC_ERR_N_INT_1].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_1_RX_CRC_ERR_N_INT_1].statistics_count            = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_1_RX_CRC_ERR_N_INT_1].storm_nominal_count         = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_1_RX_CRC_ERR_N_INT_1].storm_detection_occurrences = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_1_RX_CRC_ERR_N_INT_1].storm_detection_start_time  = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_1_RX_CRC_ERR_N_INT_1].statistics_count            , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_1_RX_CRC_ERR_N_INT_1].storm_nominal_count         , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_1_RX_CRC_ERR_N_INT_1].storm_detection_occurrences , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_1_RX_CRC_ERR_N_INT_1].storm_detection_start_time  , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_1_RX_CRC_ERR_N_INT_2].name = "FMAC_FMAC_1_RxCRCErrN_Int_2";
#endif
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_1_RX_CRC_ERR_N_INT_2].id              = FE3200_INT_FMAC_FMAC_1_RX_CRC_ERR_N_INT_2;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_1_RX_CRC_ERR_N_INT_2].reg             = FMAC_FMAC_INTERRUPT_REGISTER_1r;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_1_RX_CRC_ERR_N_INT_2].reg_test        = FMAC_FMAC_INTERRUPT_REGISTER_1_TESTr;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_1_RX_CRC_ERR_N_INT_2].reg_index       = 0;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_1_RX_CRC_ERR_N_INT_2].field           = RX_CRC_ERR_N_INTf;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_1_RX_CRC_ERR_N_INT_2].mask_reg        = FMAC_FMAC_INTERRUPT_MASK_REGISTER_1r;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_1_RX_CRC_ERR_N_INT_2].mask_reg_index  = 0;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_1_RX_CRC_ERR_N_INT_2].mask_field      = RX_CRC_ERR_N_INT_MASKf;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_1_RX_CRC_ERR_N_INT_2].bit_in_field    = 2;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_1_RX_CRC_ERR_N_INT_2].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_1_RX_CRC_ERR_N_INT_2].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_1_RX_CRC_ERR_N_INT_2].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_1_RX_CRC_ERR_N_INT_2].statistics_count            = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_1_RX_CRC_ERR_N_INT_2].storm_nominal_count         = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_1_RX_CRC_ERR_N_INT_2].storm_detection_occurrences = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_1_RX_CRC_ERR_N_INT_2].storm_detection_start_time  = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_1_RX_CRC_ERR_N_INT_2].statistics_count            , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_1_RX_CRC_ERR_N_INT_2].storm_nominal_count         , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_1_RX_CRC_ERR_N_INT_2].storm_detection_occurrences , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_1_RX_CRC_ERR_N_INT_2].storm_detection_start_time  , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_1_RX_CRC_ERR_N_INT_3].name = "FMAC_FMAC_1_RxCRCErrN_Int_3";
#endif
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_1_RX_CRC_ERR_N_INT_3].id              = FE3200_INT_FMAC_FMAC_1_RX_CRC_ERR_N_INT_3;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_1_RX_CRC_ERR_N_INT_3].reg             = FMAC_FMAC_INTERRUPT_REGISTER_1r;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_1_RX_CRC_ERR_N_INT_3].reg_test        = FMAC_FMAC_INTERRUPT_REGISTER_1_TESTr;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_1_RX_CRC_ERR_N_INT_3].reg_index       = 0;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_1_RX_CRC_ERR_N_INT_3].field           = RX_CRC_ERR_N_INTf;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_1_RX_CRC_ERR_N_INT_3].mask_reg        = FMAC_FMAC_INTERRUPT_MASK_REGISTER_1r;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_1_RX_CRC_ERR_N_INT_3].mask_reg_index  = 0;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_1_RX_CRC_ERR_N_INT_3].mask_field      = RX_CRC_ERR_N_INT_MASKf;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_1_RX_CRC_ERR_N_INT_3].bit_in_field    = 3;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_1_RX_CRC_ERR_N_INT_3].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_1_RX_CRC_ERR_N_INT_3].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_1_RX_CRC_ERR_N_INT_3].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_1_RX_CRC_ERR_N_INT_3].statistics_count            = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_1_RX_CRC_ERR_N_INT_3].storm_nominal_count         = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_1_RX_CRC_ERR_N_INT_3].storm_detection_occurrences = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_1_RX_CRC_ERR_N_INT_3].storm_detection_start_time  = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_1_RX_CRC_ERR_N_INT_3].statistics_count            , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_1_RX_CRC_ERR_N_INT_3].storm_nominal_count         , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_1_RX_CRC_ERR_N_INT_3].storm_detection_occurrences , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_1_RX_CRC_ERR_N_INT_3].storm_detection_start_time  , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_1_WRONG_SIZE_INT_0].name = "FMAC_FMAC_1_WrongSize_Int_0";
#endif
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_1_WRONG_SIZE_INT_0].id              = FE3200_INT_FMAC_FMAC_1_WRONG_SIZE_INT_0;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_1_WRONG_SIZE_INT_0].reg             = FMAC_FMAC_INTERRUPT_REGISTER_1r;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_1_WRONG_SIZE_INT_0].reg_test        = FMAC_FMAC_INTERRUPT_REGISTER_1_TESTr;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_1_WRONG_SIZE_INT_0].reg_index       = 0;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_1_WRONG_SIZE_INT_0].field           = WRONG_SIZE_INTf;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_1_WRONG_SIZE_INT_0].mask_reg        = FMAC_FMAC_INTERRUPT_MASK_REGISTER_1r;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_1_WRONG_SIZE_INT_0].mask_reg_index  = 0;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_1_WRONG_SIZE_INT_0].mask_field      = WRONG_SIZE_INT_MASKf;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_1_WRONG_SIZE_INT_0].bit_in_field    = 0;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_1_WRONG_SIZE_INT_0].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_1_WRONG_SIZE_INT_0].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_1_WRONG_SIZE_INT_0].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_1_WRONG_SIZE_INT_0].statistics_count            = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_1_WRONG_SIZE_INT_0].storm_nominal_count         = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_1_WRONG_SIZE_INT_0].storm_detection_occurrences = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_1_WRONG_SIZE_INT_0].storm_detection_start_time  = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_1_WRONG_SIZE_INT_0].statistics_count            , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_1_WRONG_SIZE_INT_0].storm_nominal_count         , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_1_WRONG_SIZE_INT_0].storm_detection_occurrences , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_1_WRONG_SIZE_INT_0].storm_detection_start_time  , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_1_WRONG_SIZE_INT_1].name = "FMAC_FMAC_1_WrongSize_Int_1";
#endif
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_1_WRONG_SIZE_INT_1].id              = FE3200_INT_FMAC_FMAC_1_WRONG_SIZE_INT_1;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_1_WRONG_SIZE_INT_1].reg             = FMAC_FMAC_INTERRUPT_REGISTER_1r;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_1_WRONG_SIZE_INT_1].reg_test        = FMAC_FMAC_INTERRUPT_REGISTER_1_TESTr;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_1_WRONG_SIZE_INT_1].reg_index       = 0;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_1_WRONG_SIZE_INT_1].field           = WRONG_SIZE_INTf;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_1_WRONG_SIZE_INT_1].mask_reg        = FMAC_FMAC_INTERRUPT_MASK_REGISTER_1r;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_1_WRONG_SIZE_INT_1].mask_reg_index  = 0;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_1_WRONG_SIZE_INT_1].mask_field      = WRONG_SIZE_INT_MASKf;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_1_WRONG_SIZE_INT_1].bit_in_field    = 1;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_1_WRONG_SIZE_INT_1].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_1_WRONG_SIZE_INT_1].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_1_WRONG_SIZE_INT_1].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_1_WRONG_SIZE_INT_1].statistics_count            = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_1_WRONG_SIZE_INT_1].storm_nominal_count         = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_1_WRONG_SIZE_INT_1].storm_detection_occurrences = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_1_WRONG_SIZE_INT_1].storm_detection_start_time  = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_1_WRONG_SIZE_INT_1].statistics_count            , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_1_WRONG_SIZE_INT_1].storm_nominal_count         , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_1_WRONG_SIZE_INT_1].storm_detection_occurrences , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_1_WRONG_SIZE_INT_1].storm_detection_start_time  , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_1_WRONG_SIZE_INT_2].name = "FMAC_FMAC_1_WrongSize_Int_2";
#endif
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_1_WRONG_SIZE_INT_2].id              = FE3200_INT_FMAC_FMAC_1_WRONG_SIZE_INT_2;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_1_WRONG_SIZE_INT_2].reg             = FMAC_FMAC_INTERRUPT_REGISTER_1r;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_1_WRONG_SIZE_INT_2].reg_test        = FMAC_FMAC_INTERRUPT_REGISTER_1_TESTr;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_1_WRONG_SIZE_INT_2].reg_index       = 0;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_1_WRONG_SIZE_INT_2].field           = WRONG_SIZE_INTf;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_1_WRONG_SIZE_INT_2].mask_reg        = FMAC_FMAC_INTERRUPT_MASK_REGISTER_1r;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_1_WRONG_SIZE_INT_2].mask_reg_index  = 0;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_1_WRONG_SIZE_INT_2].mask_field      = WRONG_SIZE_INT_MASKf;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_1_WRONG_SIZE_INT_2].bit_in_field    = 2;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_1_WRONG_SIZE_INT_2].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_1_WRONG_SIZE_INT_2].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_1_WRONG_SIZE_INT_2].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_1_WRONG_SIZE_INT_2].statistics_count            = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_1_WRONG_SIZE_INT_2].storm_nominal_count         = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_1_WRONG_SIZE_INT_2].storm_detection_occurrences = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_1_WRONG_SIZE_INT_2].storm_detection_start_time  = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_1_WRONG_SIZE_INT_2].statistics_count            , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_1_WRONG_SIZE_INT_2].storm_nominal_count         , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_1_WRONG_SIZE_INT_2].storm_detection_occurrences , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_1_WRONG_SIZE_INT_2].storm_detection_start_time  , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_1_WRONG_SIZE_INT_3].name = "FMAC_FMAC_1_WrongSize_Int_3";
#endif
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_1_WRONG_SIZE_INT_3].id              = FE3200_INT_FMAC_FMAC_1_WRONG_SIZE_INT_3;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_1_WRONG_SIZE_INT_3].reg             = FMAC_FMAC_INTERRUPT_REGISTER_1r;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_1_WRONG_SIZE_INT_3].reg_test        = FMAC_FMAC_INTERRUPT_REGISTER_1_TESTr;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_1_WRONG_SIZE_INT_3].reg_index       = 0;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_1_WRONG_SIZE_INT_3].field           = WRONG_SIZE_INTf;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_1_WRONG_SIZE_INT_3].mask_reg        = FMAC_FMAC_INTERRUPT_MASK_REGISTER_1r;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_1_WRONG_SIZE_INT_3].mask_reg_index  = 0;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_1_WRONG_SIZE_INT_3].mask_field      = WRONG_SIZE_INT_MASKf;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_1_WRONG_SIZE_INT_3].bit_in_field    = 3;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_1_WRONG_SIZE_INT_3].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_1_WRONG_SIZE_INT_3].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_1_WRONG_SIZE_INT_3].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_1_WRONG_SIZE_INT_3].statistics_count            = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_1_WRONG_SIZE_INT_3].storm_nominal_count         = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_1_WRONG_SIZE_INT_3].storm_detection_occurrences = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_1_WRONG_SIZE_INT_3].storm_detection_start_time  = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_1_WRONG_SIZE_INT_3].statistics_count            , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_1_WRONG_SIZE_INT_3].storm_nominal_count         , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_1_WRONG_SIZE_INT_3].storm_detection_occurrences , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_1_WRONG_SIZE_INT_3].storm_detection_start_time  , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_2_LOS_INT_0].name = "FMAC_FMAC_2_LOS_Int_0";
#endif
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_2_LOS_INT_0].id              = FE3200_INT_FMAC_FMAC_2_LOS_INT_0;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_2_LOS_INT_0].reg             = FMAC_FMAC_INTERRUPT_REGISTER_2r;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_2_LOS_INT_0].reg_test        = FMAC_FMAC_INTERRUPT_REGISTER_2_TESTr;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_2_LOS_INT_0].reg_index       = 0;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_2_LOS_INT_0].field           = LOS_INTf;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_2_LOS_INT_0].mask_reg        = FMAC_FMAC_INTERRUPT_MASK_REGISTER_2r;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_2_LOS_INT_0].mask_reg_index  = 0;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_2_LOS_INT_0].mask_field      = LOS_INT_MASKf;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_2_LOS_INT_0].bit_in_field    = 0;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_2_LOS_INT_0].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_2_LOS_INT_0].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_2_LOS_INT_0].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_2_LOS_INT_0].statistics_count            = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_2_LOS_INT_0].storm_nominal_count         = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_2_LOS_INT_0].storm_detection_occurrences = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_2_LOS_INT_0].storm_detection_start_time  = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_2_LOS_INT_0].statistics_count            , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_2_LOS_INT_0].storm_nominal_count         , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_2_LOS_INT_0].storm_detection_occurrences , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_2_LOS_INT_0].storm_detection_start_time  , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_2_LOS_INT_1].name = "FMAC_FMAC_2_LOS_Int_1";
#endif
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_2_LOS_INT_1].id              = FE3200_INT_FMAC_FMAC_2_LOS_INT_1;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_2_LOS_INT_1].reg             = FMAC_FMAC_INTERRUPT_REGISTER_2r;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_2_LOS_INT_1].reg_test        = FMAC_FMAC_INTERRUPT_REGISTER_2_TESTr;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_2_LOS_INT_1].reg_index       = 0;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_2_LOS_INT_1].field           = LOS_INTf;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_2_LOS_INT_1].mask_reg        = FMAC_FMAC_INTERRUPT_MASK_REGISTER_2r;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_2_LOS_INT_1].mask_reg_index  = 0;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_2_LOS_INT_1].mask_field      = LOS_INT_MASKf;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_2_LOS_INT_1].bit_in_field    = 1;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_2_LOS_INT_1].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_2_LOS_INT_1].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_2_LOS_INT_1].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_2_LOS_INT_1].statistics_count            = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_2_LOS_INT_1].storm_nominal_count         = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_2_LOS_INT_1].storm_detection_occurrences = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_2_LOS_INT_1].storm_detection_start_time  = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_2_LOS_INT_1].statistics_count            , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_2_LOS_INT_1].storm_nominal_count         , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_2_LOS_INT_1].storm_detection_occurrences , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_2_LOS_INT_1].storm_detection_start_time  , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_2_LOS_INT_2].name = "FMAC_FMAC_2_LOS_Int_2";
#endif
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_2_LOS_INT_2].id              = FE3200_INT_FMAC_FMAC_2_LOS_INT_2;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_2_LOS_INT_2].reg             = FMAC_FMAC_INTERRUPT_REGISTER_2r;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_2_LOS_INT_2].reg_test        = FMAC_FMAC_INTERRUPT_REGISTER_2_TESTr;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_2_LOS_INT_2].reg_index       = 0;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_2_LOS_INT_2].field           = LOS_INTf;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_2_LOS_INT_2].mask_reg        = FMAC_FMAC_INTERRUPT_MASK_REGISTER_2r;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_2_LOS_INT_2].mask_reg_index  = 0;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_2_LOS_INT_2].mask_field      = LOS_INT_MASKf;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_2_LOS_INT_2].bit_in_field    = 2;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_2_LOS_INT_2].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_2_LOS_INT_2].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_2_LOS_INT_2].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_2_LOS_INT_2].statistics_count            = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_2_LOS_INT_2].storm_nominal_count         = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_2_LOS_INT_2].storm_detection_occurrences = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_2_LOS_INT_2].storm_detection_start_time  = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_2_LOS_INT_2].statistics_count            , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_2_LOS_INT_2].storm_nominal_count         , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_2_LOS_INT_2].storm_detection_occurrences , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_2_LOS_INT_2].storm_detection_start_time  , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_2_LOS_INT_3].name = "FMAC_FMAC_2_LOS_Int_3";
#endif
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_2_LOS_INT_3].id              = FE3200_INT_FMAC_FMAC_2_LOS_INT_3;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_2_LOS_INT_3].reg             = FMAC_FMAC_INTERRUPT_REGISTER_2r;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_2_LOS_INT_3].reg_test        = FMAC_FMAC_INTERRUPT_REGISTER_2_TESTr;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_2_LOS_INT_3].reg_index       = 0;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_2_LOS_INT_3].field           = LOS_INTf;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_2_LOS_INT_3].mask_reg        = FMAC_FMAC_INTERRUPT_MASK_REGISTER_2r;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_2_LOS_INT_3].mask_reg_index  = 0;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_2_LOS_INT_3].mask_field      = LOS_INT_MASKf;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_2_LOS_INT_3].bit_in_field    = 3;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_2_LOS_INT_3].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_2_LOS_INT_3].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_2_LOS_INT_3].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_2_LOS_INT_3].statistics_count            = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_2_LOS_INT_3].storm_nominal_count         = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_2_LOS_INT_3].storm_detection_occurrences = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_2_LOS_INT_3].storm_detection_start_time  = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_2_LOS_INT_3].statistics_count            , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_2_LOS_INT_3].storm_nominal_count         , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_2_LOS_INT_3].storm_detection_occurrences , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_2_LOS_INT_3].storm_detection_start_time  , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_2_RX_LOST_OF_SYNC_0].name = "FMAC_FMAC_2_RxLostOfSync_0";
#endif
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_2_RX_LOST_OF_SYNC_0].id              = FE3200_INT_FMAC_FMAC_2_RX_LOST_OF_SYNC_0;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_2_RX_LOST_OF_SYNC_0].reg             = FMAC_FMAC_INTERRUPT_REGISTER_2r;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_2_RX_LOST_OF_SYNC_0].reg_test        = FMAC_FMAC_INTERRUPT_REGISTER_2_TESTr;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_2_RX_LOST_OF_SYNC_0].reg_index       = 0;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_2_RX_LOST_OF_SYNC_0].field           = RX_LOST_OF_SYNCf;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_2_RX_LOST_OF_SYNC_0].mask_reg        = FMAC_FMAC_INTERRUPT_MASK_REGISTER_2r;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_2_RX_LOST_OF_SYNC_0].mask_reg_index  = 0;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_2_RX_LOST_OF_SYNC_0].mask_field      = RX_LOST_OF_SYNC_INT_MASKf;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_2_RX_LOST_OF_SYNC_0].bit_in_field    = 0;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_2_RX_LOST_OF_SYNC_0].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_2_RX_LOST_OF_SYNC_0].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_2_RX_LOST_OF_SYNC_0].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_2_RX_LOST_OF_SYNC_0].statistics_count            = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_2_RX_LOST_OF_SYNC_0].storm_nominal_count         = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_2_RX_LOST_OF_SYNC_0].storm_detection_occurrences = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_2_RX_LOST_OF_SYNC_0].storm_detection_start_time  = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_2_RX_LOST_OF_SYNC_0].statistics_count            , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_2_RX_LOST_OF_SYNC_0].storm_nominal_count         , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_2_RX_LOST_OF_SYNC_0].storm_detection_occurrences , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_2_RX_LOST_OF_SYNC_0].storm_detection_start_time  , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_2_RX_LOST_OF_SYNC_1].name = "FMAC_FMAC_2_RxLostOfSync_1";
#endif
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_2_RX_LOST_OF_SYNC_1].id              = FE3200_INT_FMAC_FMAC_2_RX_LOST_OF_SYNC_1;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_2_RX_LOST_OF_SYNC_1].reg             = FMAC_FMAC_INTERRUPT_REGISTER_2r;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_2_RX_LOST_OF_SYNC_1].reg_test        = FMAC_FMAC_INTERRUPT_REGISTER_2_TESTr;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_2_RX_LOST_OF_SYNC_1].reg_index       = 0;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_2_RX_LOST_OF_SYNC_1].field           = RX_LOST_OF_SYNCf;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_2_RX_LOST_OF_SYNC_1].mask_reg        = FMAC_FMAC_INTERRUPT_MASK_REGISTER_2r;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_2_RX_LOST_OF_SYNC_1].mask_reg_index  = 0;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_2_RX_LOST_OF_SYNC_1].mask_field      = RX_LOST_OF_SYNC_INT_MASKf;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_2_RX_LOST_OF_SYNC_1].bit_in_field    = 1;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_2_RX_LOST_OF_SYNC_1].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_2_RX_LOST_OF_SYNC_1].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_2_RX_LOST_OF_SYNC_1].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_2_RX_LOST_OF_SYNC_1].statistics_count            = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_2_RX_LOST_OF_SYNC_1].storm_nominal_count         = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_2_RX_LOST_OF_SYNC_1].storm_detection_occurrences = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_2_RX_LOST_OF_SYNC_1].storm_detection_start_time  = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_2_RX_LOST_OF_SYNC_1].statistics_count            , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_2_RX_LOST_OF_SYNC_1].storm_nominal_count         , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_2_RX_LOST_OF_SYNC_1].storm_detection_occurrences , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_2_RX_LOST_OF_SYNC_1].storm_detection_start_time  , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_2_RX_LOST_OF_SYNC_2].name = "FMAC_FMAC_2_RxLostOfSync_2";
#endif
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_2_RX_LOST_OF_SYNC_2].id              = FE3200_INT_FMAC_FMAC_2_RX_LOST_OF_SYNC_2;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_2_RX_LOST_OF_SYNC_2].reg             = FMAC_FMAC_INTERRUPT_REGISTER_2r;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_2_RX_LOST_OF_SYNC_2].reg_test        = FMAC_FMAC_INTERRUPT_REGISTER_2_TESTr;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_2_RX_LOST_OF_SYNC_2].reg_index       = 0;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_2_RX_LOST_OF_SYNC_2].field           = RX_LOST_OF_SYNCf;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_2_RX_LOST_OF_SYNC_2].mask_reg        = FMAC_FMAC_INTERRUPT_MASK_REGISTER_2r;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_2_RX_LOST_OF_SYNC_2].mask_reg_index  = 0;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_2_RX_LOST_OF_SYNC_2].mask_field      = RX_LOST_OF_SYNC_INT_MASKf;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_2_RX_LOST_OF_SYNC_2].bit_in_field    = 2;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_2_RX_LOST_OF_SYNC_2].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_2_RX_LOST_OF_SYNC_2].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_2_RX_LOST_OF_SYNC_2].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_2_RX_LOST_OF_SYNC_2].statistics_count            = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_2_RX_LOST_OF_SYNC_2].storm_nominal_count         = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_2_RX_LOST_OF_SYNC_2].storm_detection_occurrences = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_2_RX_LOST_OF_SYNC_2].storm_detection_start_time  = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_2_RX_LOST_OF_SYNC_2].statistics_count            , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_2_RX_LOST_OF_SYNC_2].storm_nominal_count         , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_2_RX_LOST_OF_SYNC_2].storm_detection_occurrences , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_2_RX_LOST_OF_SYNC_2].storm_detection_start_time  , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_2_RX_LOST_OF_SYNC_3].name = "FMAC_FMAC_2_RxLostOfSync_3";
#endif
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_2_RX_LOST_OF_SYNC_3].id              = FE3200_INT_FMAC_FMAC_2_RX_LOST_OF_SYNC_3;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_2_RX_LOST_OF_SYNC_3].reg             = FMAC_FMAC_INTERRUPT_REGISTER_2r;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_2_RX_LOST_OF_SYNC_3].reg_test        = FMAC_FMAC_INTERRUPT_REGISTER_2_TESTr;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_2_RX_LOST_OF_SYNC_3].reg_index       = 0;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_2_RX_LOST_OF_SYNC_3].field           = RX_LOST_OF_SYNCf;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_2_RX_LOST_OF_SYNC_3].mask_reg        = FMAC_FMAC_INTERRUPT_MASK_REGISTER_2r;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_2_RX_LOST_OF_SYNC_3].mask_reg_index  = 0;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_2_RX_LOST_OF_SYNC_3].mask_field      = RX_LOST_OF_SYNC_INT_MASKf;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_2_RX_LOST_OF_SYNC_3].bit_in_field    = 3;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_2_RX_LOST_OF_SYNC_3].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_2_RX_LOST_OF_SYNC_3].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_2_RX_LOST_OF_SYNC_3].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_2_RX_LOST_OF_SYNC_3].statistics_count            = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_2_RX_LOST_OF_SYNC_3].storm_nominal_count         = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_2_RX_LOST_OF_SYNC_3].storm_detection_occurrences = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_2_RX_LOST_OF_SYNC_3].storm_detection_start_time  = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_2_RX_LOST_OF_SYNC_3].statistics_count            , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_2_RX_LOST_OF_SYNC_3].storm_nominal_count         , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_2_RX_LOST_OF_SYNC_3].storm_detection_occurrences , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_2_RX_LOST_OF_SYNC_3].storm_detection_start_time  , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_3_LNKLVL_AGE_N_INT_0].name = "FMAC_FMAC_3_LnklvlAgeN_Int_0";
#endif
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_3_LNKLVL_AGE_N_INT_0].id              = FE3200_INT_FMAC_FMAC_3_LNKLVL_AGE_N_INT_0;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_3_LNKLVL_AGE_N_INT_0].reg             = FMAC_FMAC_INTERRUPT_REGISTER_3r;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_3_LNKLVL_AGE_N_INT_0].reg_test        = FMAC_FMAC_INTERRUPT_REGISTER_3_TESTr;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_3_LNKLVL_AGE_N_INT_0].reg_index       = 0;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_3_LNKLVL_AGE_N_INT_0].field           = LNKLVL_AGE_N_INTf;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_3_LNKLVL_AGE_N_INT_0].mask_reg        = FMAC_FMAC_INTERRUPT_MASK_REGISTER_3r;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_3_LNKLVL_AGE_N_INT_0].mask_reg_index  = 0;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_3_LNKLVL_AGE_N_INT_0].mask_field      = LNKLVL_AGE_N_INT_MASKf;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_3_LNKLVL_AGE_N_INT_0].bit_in_field    = 0;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_3_LNKLVL_AGE_N_INT_0].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_3_LNKLVL_AGE_N_INT_0].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_3_LNKLVL_AGE_N_INT_0].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_3_LNKLVL_AGE_N_INT_0].statistics_count            = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_3_LNKLVL_AGE_N_INT_0].storm_nominal_count         = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_3_LNKLVL_AGE_N_INT_0].storm_detection_occurrences = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_3_LNKLVL_AGE_N_INT_0].storm_detection_start_time  = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_3_LNKLVL_AGE_N_INT_0].statistics_count            , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_3_LNKLVL_AGE_N_INT_0].storm_nominal_count         , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_3_LNKLVL_AGE_N_INT_0].storm_detection_occurrences , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_3_LNKLVL_AGE_N_INT_0].storm_detection_start_time  , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_3_LNKLVL_AGE_N_INT_1].name = "FMAC_FMAC_3_LnklvlAgeN_Int_1";
#endif
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_3_LNKLVL_AGE_N_INT_1].id              = FE3200_INT_FMAC_FMAC_3_LNKLVL_AGE_N_INT_1;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_3_LNKLVL_AGE_N_INT_1].reg             = FMAC_FMAC_INTERRUPT_REGISTER_3r;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_3_LNKLVL_AGE_N_INT_1].reg_test        = FMAC_FMAC_INTERRUPT_REGISTER_3_TESTr;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_3_LNKLVL_AGE_N_INT_1].reg_index       = 0;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_3_LNKLVL_AGE_N_INT_1].field           = LNKLVL_AGE_N_INTf;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_3_LNKLVL_AGE_N_INT_1].mask_reg        = FMAC_FMAC_INTERRUPT_MASK_REGISTER_3r;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_3_LNKLVL_AGE_N_INT_1].mask_reg_index  = 0;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_3_LNKLVL_AGE_N_INT_1].mask_field      = LNKLVL_AGE_N_INT_MASKf;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_3_LNKLVL_AGE_N_INT_1].bit_in_field    = 1;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_3_LNKLVL_AGE_N_INT_1].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_3_LNKLVL_AGE_N_INT_1].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_3_LNKLVL_AGE_N_INT_1].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_3_LNKLVL_AGE_N_INT_1].statistics_count            = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_3_LNKLVL_AGE_N_INT_1].storm_nominal_count         = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_3_LNKLVL_AGE_N_INT_1].storm_detection_occurrences = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_3_LNKLVL_AGE_N_INT_1].storm_detection_start_time  = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_3_LNKLVL_AGE_N_INT_1].statistics_count            , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_3_LNKLVL_AGE_N_INT_1].storm_nominal_count         , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_3_LNKLVL_AGE_N_INT_1].storm_detection_occurrences , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_3_LNKLVL_AGE_N_INT_1].storm_detection_start_time  , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_3_LNKLVL_AGE_N_INT_2].name = "FMAC_FMAC_3_LnklvlAgeN_Int_2";
#endif
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_3_LNKLVL_AGE_N_INT_2].id              = FE3200_INT_FMAC_FMAC_3_LNKLVL_AGE_N_INT_2;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_3_LNKLVL_AGE_N_INT_2].reg             = FMAC_FMAC_INTERRUPT_REGISTER_3r;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_3_LNKLVL_AGE_N_INT_2].reg_test        = FMAC_FMAC_INTERRUPT_REGISTER_3_TESTr;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_3_LNKLVL_AGE_N_INT_2].reg_index       = 0;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_3_LNKLVL_AGE_N_INT_2].field           = LNKLVL_AGE_N_INTf;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_3_LNKLVL_AGE_N_INT_2].mask_reg        = FMAC_FMAC_INTERRUPT_MASK_REGISTER_3r;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_3_LNKLVL_AGE_N_INT_2].mask_reg_index  = 0;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_3_LNKLVL_AGE_N_INT_2].mask_field      = LNKLVL_AGE_N_INT_MASKf;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_3_LNKLVL_AGE_N_INT_2].bit_in_field    = 2;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_3_LNKLVL_AGE_N_INT_2].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_3_LNKLVL_AGE_N_INT_2].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_3_LNKLVL_AGE_N_INT_2].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_3_LNKLVL_AGE_N_INT_2].statistics_count            = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_3_LNKLVL_AGE_N_INT_2].storm_nominal_count         = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_3_LNKLVL_AGE_N_INT_2].storm_detection_occurrences = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_3_LNKLVL_AGE_N_INT_2].storm_detection_start_time  = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_3_LNKLVL_AGE_N_INT_2].statistics_count            , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_3_LNKLVL_AGE_N_INT_2].storm_nominal_count         , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_3_LNKLVL_AGE_N_INT_2].storm_detection_occurrences , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_3_LNKLVL_AGE_N_INT_2].storm_detection_start_time  , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_3_LNKLVL_AGE_N_INT_3].name = "FMAC_FMAC_3_LnklvlAgeN_Int_3";
#endif
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_3_LNKLVL_AGE_N_INT_3].id              = FE3200_INT_FMAC_FMAC_3_LNKLVL_AGE_N_INT_3;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_3_LNKLVL_AGE_N_INT_3].reg             = FMAC_FMAC_INTERRUPT_REGISTER_3r;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_3_LNKLVL_AGE_N_INT_3].reg_test        = FMAC_FMAC_INTERRUPT_REGISTER_3_TESTr;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_3_LNKLVL_AGE_N_INT_3].reg_index       = 0;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_3_LNKLVL_AGE_N_INT_3].field           = LNKLVL_AGE_N_INTf;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_3_LNKLVL_AGE_N_INT_3].mask_reg        = FMAC_FMAC_INTERRUPT_MASK_REGISTER_3r;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_3_LNKLVL_AGE_N_INT_3].mask_reg_index  = 0;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_3_LNKLVL_AGE_N_INT_3].mask_field      = LNKLVL_AGE_N_INT_MASKf;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_3_LNKLVL_AGE_N_INT_3].bit_in_field    = 3;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_3_LNKLVL_AGE_N_INT_3].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_3_LNKLVL_AGE_N_INT_3].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_3_LNKLVL_AGE_N_INT_3].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_3_LNKLVL_AGE_N_INT_3].statistics_count            = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_3_LNKLVL_AGE_N_INT_3].storm_nominal_count         = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_3_LNKLVL_AGE_N_INT_3].storm_detection_occurrences = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_3_LNKLVL_AGE_N_INT_3].storm_detection_start_time  = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_3_LNKLVL_AGE_N_INT_3].statistics_count            , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_3_LNKLVL_AGE_N_INT_3].storm_nominal_count         , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_3_LNKLVL_AGE_N_INT_3].storm_detection_occurrences , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_3_LNKLVL_AGE_N_INT_3].storm_detection_start_time  , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_3_LNKLVL_HALT_N_INT_0].name = "FMAC_FMAC_3_LnklvlHaltN_Int_0";
#endif
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_3_LNKLVL_HALT_N_INT_0].id              = FE3200_INT_FMAC_FMAC_3_LNKLVL_HALT_N_INT_0;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_3_LNKLVL_HALT_N_INT_0].reg             = FMAC_FMAC_INTERRUPT_REGISTER_3r;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_3_LNKLVL_HALT_N_INT_0].reg_test        = FMAC_FMAC_INTERRUPT_REGISTER_3_TESTr;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_3_LNKLVL_HALT_N_INT_0].reg_index       = 0;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_3_LNKLVL_HALT_N_INT_0].field           = LNKLVL_HALT_N_INTf;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_3_LNKLVL_HALT_N_INT_0].mask_reg        = FMAC_FMAC_INTERRUPT_MASK_REGISTER_3r;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_3_LNKLVL_HALT_N_INT_0].mask_reg_index  = 0;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_3_LNKLVL_HALT_N_INT_0].mask_field      = LNKLVL_HALT_N_INT_MASKf;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_3_LNKLVL_HALT_N_INT_0].bit_in_field    = 0;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_3_LNKLVL_HALT_N_INT_0].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_3_LNKLVL_HALT_N_INT_0].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_3_LNKLVL_HALT_N_INT_0].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_3_LNKLVL_HALT_N_INT_0].statistics_count            = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_3_LNKLVL_HALT_N_INT_0].storm_nominal_count         = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_3_LNKLVL_HALT_N_INT_0].storm_detection_occurrences = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_3_LNKLVL_HALT_N_INT_0].storm_detection_start_time  = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_3_LNKLVL_HALT_N_INT_0].statistics_count            , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_3_LNKLVL_HALT_N_INT_0].storm_nominal_count         , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_3_LNKLVL_HALT_N_INT_0].storm_detection_occurrences , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_3_LNKLVL_HALT_N_INT_0].storm_detection_start_time  , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_3_LNKLVL_HALT_N_INT_1].name = "FMAC_FMAC_3_LnklvlHaltN_Int_1";
#endif
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_3_LNKLVL_HALT_N_INT_1].id              = FE3200_INT_FMAC_FMAC_3_LNKLVL_HALT_N_INT_1;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_3_LNKLVL_HALT_N_INT_1].reg             = FMAC_FMAC_INTERRUPT_REGISTER_3r;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_3_LNKLVL_HALT_N_INT_1].reg_test        = FMAC_FMAC_INTERRUPT_REGISTER_3_TESTr;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_3_LNKLVL_HALT_N_INT_1].reg_index       = 0;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_3_LNKLVL_HALT_N_INT_1].field           = LNKLVL_HALT_N_INTf;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_3_LNKLVL_HALT_N_INT_1].mask_reg        = FMAC_FMAC_INTERRUPT_MASK_REGISTER_3r;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_3_LNKLVL_HALT_N_INT_1].mask_reg_index  = 0;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_3_LNKLVL_HALT_N_INT_1].mask_field      = LNKLVL_HALT_N_INT_MASKf;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_3_LNKLVL_HALT_N_INT_1].bit_in_field    = 1;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_3_LNKLVL_HALT_N_INT_1].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_3_LNKLVL_HALT_N_INT_1].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_3_LNKLVL_HALT_N_INT_1].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_3_LNKLVL_HALT_N_INT_1].statistics_count            = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_3_LNKLVL_HALT_N_INT_1].storm_nominal_count         = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_3_LNKLVL_HALT_N_INT_1].storm_detection_occurrences = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_3_LNKLVL_HALT_N_INT_1].storm_detection_start_time  = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_3_LNKLVL_HALT_N_INT_1].statistics_count            , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_3_LNKLVL_HALT_N_INT_1].storm_nominal_count         , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_3_LNKLVL_HALT_N_INT_1].storm_detection_occurrences , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_3_LNKLVL_HALT_N_INT_1].storm_detection_start_time  , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_3_LNKLVL_HALT_N_INT_2].name = "FMAC_FMAC_3_LnklvlHaltN_Int_2";
#endif
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_3_LNKLVL_HALT_N_INT_2].id              = FE3200_INT_FMAC_FMAC_3_LNKLVL_HALT_N_INT_2;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_3_LNKLVL_HALT_N_INT_2].reg             = FMAC_FMAC_INTERRUPT_REGISTER_3r;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_3_LNKLVL_HALT_N_INT_2].reg_test        = FMAC_FMAC_INTERRUPT_REGISTER_3_TESTr;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_3_LNKLVL_HALT_N_INT_2].reg_index       = 0;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_3_LNKLVL_HALT_N_INT_2].field           = LNKLVL_HALT_N_INTf;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_3_LNKLVL_HALT_N_INT_2].mask_reg        = FMAC_FMAC_INTERRUPT_MASK_REGISTER_3r;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_3_LNKLVL_HALT_N_INT_2].mask_reg_index  = 0;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_3_LNKLVL_HALT_N_INT_2].mask_field      = LNKLVL_HALT_N_INT_MASKf;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_3_LNKLVL_HALT_N_INT_2].bit_in_field    = 2;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_3_LNKLVL_HALT_N_INT_2].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_3_LNKLVL_HALT_N_INT_2].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_3_LNKLVL_HALT_N_INT_2].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_3_LNKLVL_HALT_N_INT_2].statistics_count            = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_3_LNKLVL_HALT_N_INT_2].storm_nominal_count         = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_3_LNKLVL_HALT_N_INT_2].storm_detection_occurrences = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_3_LNKLVL_HALT_N_INT_2].storm_detection_start_time  = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_3_LNKLVL_HALT_N_INT_2].statistics_count            , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_3_LNKLVL_HALT_N_INT_2].storm_nominal_count         , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_3_LNKLVL_HALT_N_INT_2].storm_detection_occurrences , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_3_LNKLVL_HALT_N_INT_2].storm_detection_start_time  , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_3_LNKLVL_HALT_N_INT_3].name = "FMAC_FMAC_3_LnklvlHaltN_Int_3";
#endif
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_3_LNKLVL_HALT_N_INT_3].id              = FE3200_INT_FMAC_FMAC_3_LNKLVL_HALT_N_INT_3;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_3_LNKLVL_HALT_N_INT_3].reg             = FMAC_FMAC_INTERRUPT_REGISTER_3r;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_3_LNKLVL_HALT_N_INT_3].reg_test        = FMAC_FMAC_INTERRUPT_REGISTER_3_TESTr;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_3_LNKLVL_HALT_N_INT_3].reg_index       = 0;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_3_LNKLVL_HALT_N_INT_3].field           = LNKLVL_HALT_N_INTf;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_3_LNKLVL_HALT_N_INT_3].mask_reg        = FMAC_FMAC_INTERRUPT_MASK_REGISTER_3r;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_3_LNKLVL_HALT_N_INT_3].mask_reg_index  = 0;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_3_LNKLVL_HALT_N_INT_3].mask_field      = LNKLVL_HALT_N_INT_MASKf;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_3_LNKLVL_HALT_N_INT_3].bit_in_field    = 3;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_3_LNKLVL_HALT_N_INT_3].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_3_LNKLVL_HALT_N_INT_3].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_3_LNKLVL_HALT_N_INT_3].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_3_LNKLVL_HALT_N_INT_3].statistics_count            = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_3_LNKLVL_HALT_N_INT_3].storm_nominal_count         = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_3_LNKLVL_HALT_N_INT_3].storm_detection_occurrences = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_3_LNKLVL_HALT_N_INT_3].storm_detection_start_time  = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_3_LNKLVL_HALT_N_INT_3].statistics_count            , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_3_LNKLVL_HALT_N_INT_3].storm_nominal_count         , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_3_LNKLVL_HALT_N_INT_3].storm_detection_occurrences , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_3_LNKLVL_HALT_N_INT_3].storm_detection_start_time  , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_4_OOF_INT_0].name = "FMAC_FMAC_4_OOF_Int_0";
#endif
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_4_OOF_INT_0].id              = FE3200_INT_FMAC_FMAC_4_OOF_INT_0;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_4_OOF_INT_0].reg             = FMAC_FMAC_INTERRUPT_REGISTER_4r;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_4_OOF_INT_0].reg_test        = FMAC_FMAC_INTERRUPT_REGISTER_4_TESTr;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_4_OOF_INT_0].reg_index       = 0;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_4_OOF_INT_0].field           = OOF_INTf;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_4_OOF_INT_0].mask_reg        = FMAC_FMAC_INTERRUPT_MASK_REGISTER_4r;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_4_OOF_INT_0].mask_reg_index  = 0;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_4_OOF_INT_0].mask_field      = OOF_INT_MASKf;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_4_OOF_INT_0].bit_in_field    = 0;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_4_OOF_INT_0].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_4_OOF_INT_0].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_4_OOF_INT_0].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_4_OOF_INT_0].statistics_count            = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_4_OOF_INT_0].storm_nominal_count         = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_4_OOF_INT_0].storm_detection_occurrences = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_4_OOF_INT_0].storm_detection_start_time  = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_4_OOF_INT_0].statistics_count            , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_4_OOF_INT_0].storm_nominal_count         , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_4_OOF_INT_0].storm_detection_occurrences , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_4_OOF_INT_0].storm_detection_start_time  , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_4_OOF_INT_1].name = "FMAC_FMAC_4_OOF_Int_1";
#endif
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_4_OOF_INT_1].id              = FE3200_INT_FMAC_FMAC_4_OOF_INT_1;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_4_OOF_INT_1].reg             = FMAC_FMAC_INTERRUPT_REGISTER_4r;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_4_OOF_INT_1].reg_test        = FMAC_FMAC_INTERRUPT_REGISTER_4_TESTr;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_4_OOF_INT_1].reg_index       = 0;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_4_OOF_INT_1].field           = OOF_INTf;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_4_OOF_INT_1].mask_reg        = FMAC_FMAC_INTERRUPT_MASK_REGISTER_4r;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_4_OOF_INT_1].mask_reg_index  = 0;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_4_OOF_INT_1].mask_field      = OOF_INT_MASKf;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_4_OOF_INT_1].bit_in_field    = 1;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_4_OOF_INT_1].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_4_OOF_INT_1].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_4_OOF_INT_1].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_4_OOF_INT_1].statistics_count            = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_4_OOF_INT_1].storm_nominal_count         = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_4_OOF_INT_1].storm_detection_occurrences = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_4_OOF_INT_1].storm_detection_start_time  = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_4_OOF_INT_1].statistics_count            , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_4_OOF_INT_1].storm_nominal_count         , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_4_OOF_INT_1].storm_detection_occurrences , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_4_OOF_INT_1].storm_detection_start_time  , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_4_OOF_INT_2].name = "FMAC_FMAC_4_OOF_Int_2";
#endif
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_4_OOF_INT_2].id              = FE3200_INT_FMAC_FMAC_4_OOF_INT_2;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_4_OOF_INT_2].reg             = FMAC_FMAC_INTERRUPT_REGISTER_4r;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_4_OOF_INT_2].reg_test        = FMAC_FMAC_INTERRUPT_REGISTER_4_TESTr;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_4_OOF_INT_2].reg_index       = 0;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_4_OOF_INT_2].field           = OOF_INTf;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_4_OOF_INT_2].mask_reg        = FMAC_FMAC_INTERRUPT_MASK_REGISTER_4r;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_4_OOF_INT_2].mask_reg_index  = 0;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_4_OOF_INT_2].mask_field      = OOF_INT_MASKf;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_4_OOF_INT_2].bit_in_field    = 2;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_4_OOF_INT_2].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_4_OOF_INT_2].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_4_OOF_INT_2].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_4_OOF_INT_2].statistics_count            = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_4_OOF_INT_2].storm_nominal_count         = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_4_OOF_INT_2].storm_detection_occurrences = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_4_OOF_INT_2].storm_detection_start_time  = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_4_OOF_INT_2].statistics_count            , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_4_OOF_INT_2].storm_nominal_count         , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_4_OOF_INT_2].storm_detection_occurrences , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_4_OOF_INT_2].storm_detection_start_time  , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_4_OOF_INT_3].name = "FMAC_FMAC_4_OOF_Int_3";
#endif
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_4_OOF_INT_3].id              = FE3200_INT_FMAC_FMAC_4_OOF_INT_3;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_4_OOF_INT_3].reg             = FMAC_FMAC_INTERRUPT_REGISTER_4r;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_4_OOF_INT_3].reg_test        = FMAC_FMAC_INTERRUPT_REGISTER_4_TESTr;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_4_OOF_INT_3].reg_index       = 0;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_4_OOF_INT_3].field           = OOF_INTf;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_4_OOF_INT_3].mask_reg        = FMAC_FMAC_INTERRUPT_MASK_REGISTER_4r;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_4_OOF_INT_3].mask_reg_index  = 0;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_4_OOF_INT_3].mask_field      = OOF_INT_MASKf;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_4_OOF_INT_3].bit_in_field    = 3;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_4_OOF_INT_3].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_4_OOF_INT_3].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_4_OOF_INT_3].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_4_OOF_INT_3].statistics_count            = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_4_OOF_INT_3].storm_nominal_count         = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_4_OOF_INT_3].storm_detection_occurrences = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_4_OOF_INT_3].storm_detection_start_time  = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_4_OOF_INT_3].statistics_count            , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_4_OOF_INT_3].storm_nominal_count         , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_4_OOF_INT_3].storm_detection_occurrences , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_4_OOF_INT_3].storm_detection_start_time  , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_4_DEC_ERR_INT_0].name = "FMAC_FMAC_4_DecErr_Int_0";
#endif
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_4_DEC_ERR_INT_0].id              = FE3200_INT_FMAC_FMAC_4_DEC_ERR_INT_0;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_4_DEC_ERR_INT_0].reg             = FMAC_FMAC_INTERRUPT_REGISTER_4r;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_4_DEC_ERR_INT_0].reg_test        = FMAC_FMAC_INTERRUPT_REGISTER_4_TESTr;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_4_DEC_ERR_INT_0].reg_index       = 0;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_4_DEC_ERR_INT_0].field           = DEC_ERR_INTf;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_4_DEC_ERR_INT_0].mask_reg        = FMAC_FMAC_INTERRUPT_MASK_REGISTER_4r;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_4_DEC_ERR_INT_0].mask_reg_index  = 0;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_4_DEC_ERR_INT_0].mask_field      = DEC_ERR_INT_MASKf;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_4_DEC_ERR_INT_0].bit_in_field    = 0;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_4_DEC_ERR_INT_0].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_4_DEC_ERR_INT_0].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_4_DEC_ERR_INT_0].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_4_DEC_ERR_INT_0].statistics_count            = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_4_DEC_ERR_INT_0].storm_nominal_count         = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_4_DEC_ERR_INT_0].storm_detection_occurrences = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_4_DEC_ERR_INT_0].storm_detection_start_time  = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_4_DEC_ERR_INT_0].statistics_count            , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_4_DEC_ERR_INT_0].storm_nominal_count         , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_4_DEC_ERR_INT_0].storm_detection_occurrences , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_4_DEC_ERR_INT_0].storm_detection_start_time  , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_4_DEC_ERR_INT_1].name = "FMAC_FMAC_4_DecErr_Int_1";
#endif
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_4_DEC_ERR_INT_1].id              = FE3200_INT_FMAC_FMAC_4_DEC_ERR_INT_1;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_4_DEC_ERR_INT_1].reg             = FMAC_FMAC_INTERRUPT_REGISTER_4r;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_4_DEC_ERR_INT_1].reg_test        = FMAC_FMAC_INTERRUPT_REGISTER_4_TESTr;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_4_DEC_ERR_INT_1].reg_index       = 0;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_4_DEC_ERR_INT_1].field           = DEC_ERR_INTf;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_4_DEC_ERR_INT_1].mask_reg        = FMAC_FMAC_INTERRUPT_MASK_REGISTER_4r;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_4_DEC_ERR_INT_1].mask_reg_index  = 0;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_4_DEC_ERR_INT_1].mask_field      = DEC_ERR_INT_MASKf;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_4_DEC_ERR_INT_1].bit_in_field    = 1;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_4_DEC_ERR_INT_1].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_4_DEC_ERR_INT_1].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_4_DEC_ERR_INT_1].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_4_DEC_ERR_INT_1].statistics_count            = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_4_DEC_ERR_INT_1].storm_nominal_count         = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_4_DEC_ERR_INT_1].storm_detection_occurrences = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_4_DEC_ERR_INT_1].storm_detection_start_time  = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_4_DEC_ERR_INT_1].statistics_count            , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_4_DEC_ERR_INT_1].storm_nominal_count         , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_4_DEC_ERR_INT_1].storm_detection_occurrences , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_4_DEC_ERR_INT_1].storm_detection_start_time  , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_4_DEC_ERR_INT_2].name = "FMAC_FMAC_4_DecErr_Int_2";
#endif
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_4_DEC_ERR_INT_2].id              = FE3200_INT_FMAC_FMAC_4_DEC_ERR_INT_2;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_4_DEC_ERR_INT_2].reg             = FMAC_FMAC_INTERRUPT_REGISTER_4r;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_4_DEC_ERR_INT_2].reg_test        = FMAC_FMAC_INTERRUPT_REGISTER_4_TESTr;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_4_DEC_ERR_INT_2].reg_index       = 0;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_4_DEC_ERR_INT_2].field           = DEC_ERR_INTf;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_4_DEC_ERR_INT_2].mask_reg        = FMAC_FMAC_INTERRUPT_MASK_REGISTER_4r;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_4_DEC_ERR_INT_2].mask_reg_index  = 0;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_4_DEC_ERR_INT_2].mask_field      = DEC_ERR_INT_MASKf;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_4_DEC_ERR_INT_2].bit_in_field    = 2;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_4_DEC_ERR_INT_2].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_4_DEC_ERR_INT_2].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_4_DEC_ERR_INT_2].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_4_DEC_ERR_INT_2].statistics_count            = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_4_DEC_ERR_INT_2].storm_nominal_count         = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_4_DEC_ERR_INT_2].storm_detection_occurrences = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_4_DEC_ERR_INT_2].storm_detection_start_time  = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_4_DEC_ERR_INT_2].statistics_count            , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_4_DEC_ERR_INT_2].storm_nominal_count         , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_4_DEC_ERR_INT_2].storm_detection_occurrences , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_4_DEC_ERR_INT_2].storm_detection_start_time  , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_4_DEC_ERR_INT_3].name = "FMAC_FMAC_4_DecErr_Int_3";
#endif
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_4_DEC_ERR_INT_3].id              = FE3200_INT_FMAC_FMAC_4_DEC_ERR_INT_3;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_4_DEC_ERR_INT_3].reg             = FMAC_FMAC_INTERRUPT_REGISTER_4r;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_4_DEC_ERR_INT_3].reg_test        = FMAC_FMAC_INTERRUPT_REGISTER_4_TESTr;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_4_DEC_ERR_INT_3].reg_index       = 0;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_4_DEC_ERR_INT_3].field           = DEC_ERR_INTf;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_4_DEC_ERR_INT_3].mask_reg        = FMAC_FMAC_INTERRUPT_MASK_REGISTER_4r;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_4_DEC_ERR_INT_3].mask_reg_index  = 0;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_4_DEC_ERR_INT_3].mask_field      = DEC_ERR_INT_MASKf;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_4_DEC_ERR_INT_3].bit_in_field    = 3;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_4_DEC_ERR_INT_3].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_4_DEC_ERR_INT_3].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_4_DEC_ERR_INT_3].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_4_DEC_ERR_INT_3].statistics_count            = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_4_DEC_ERR_INT_3].storm_nominal_count         = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_4_DEC_ERR_INT_3].storm_detection_occurrences = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_4_DEC_ERR_INT_3].storm_detection_start_time  = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_4_DEC_ERR_INT_3].statistics_count            , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_4_DEC_ERR_INT_3].storm_nominal_count         , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_4_DEC_ERR_INT_3].storm_detection_occurrences , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_4_DEC_ERR_INT_3].storm_detection_start_time  , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_5_TRANSMIT_ERR_INT_0].name = "FMAC_FMAC_5_TransmitErr_Int_0";
#endif
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_5_TRANSMIT_ERR_INT_0].id              = FE3200_INT_FMAC_FMAC_5_TRANSMIT_ERR_INT_0;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_5_TRANSMIT_ERR_INT_0].reg             = FMAC_FMAC_INTERRUPT_REGISTER_5r;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_5_TRANSMIT_ERR_INT_0].reg_test        = FMAC_FMAC_INTERRUPT_REGISTER_5_TESTr;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_5_TRANSMIT_ERR_INT_0].reg_index       = 0;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_5_TRANSMIT_ERR_INT_0].field           = TRANSMIT_ERR_INTf;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_5_TRANSMIT_ERR_INT_0].mask_reg        = FMAC_FMAC_INTERRUPT_MASK_REGISTER_5r;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_5_TRANSMIT_ERR_INT_0].mask_reg_index  = 0;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_5_TRANSMIT_ERR_INT_0].mask_field      = TRANSMIT_ERR_INT_MASKf;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_5_TRANSMIT_ERR_INT_0].bit_in_field    = 0;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_5_TRANSMIT_ERR_INT_0].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_5_TRANSMIT_ERR_INT_0].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_5_TRANSMIT_ERR_INT_0].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_5_TRANSMIT_ERR_INT_0].statistics_count            = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_5_TRANSMIT_ERR_INT_0].storm_nominal_count         = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_5_TRANSMIT_ERR_INT_0].storm_detection_occurrences = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_5_TRANSMIT_ERR_INT_0].storm_detection_start_time  = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_5_TRANSMIT_ERR_INT_0].statistics_count            , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_5_TRANSMIT_ERR_INT_0].storm_nominal_count         , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_5_TRANSMIT_ERR_INT_0].storm_detection_occurrences , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_5_TRANSMIT_ERR_INT_0].storm_detection_start_time  , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_5_TRANSMIT_ERR_INT_1].name = "FMAC_FMAC_5_TransmitErr_Int_1";
#endif
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_5_TRANSMIT_ERR_INT_1].id              = FE3200_INT_FMAC_FMAC_5_TRANSMIT_ERR_INT_1;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_5_TRANSMIT_ERR_INT_1].reg             = FMAC_FMAC_INTERRUPT_REGISTER_5r;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_5_TRANSMIT_ERR_INT_1].reg_test        = FMAC_FMAC_INTERRUPT_REGISTER_5_TESTr;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_5_TRANSMIT_ERR_INT_1].reg_index       = 0;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_5_TRANSMIT_ERR_INT_1].field           = TRANSMIT_ERR_INTf;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_5_TRANSMIT_ERR_INT_1].mask_reg        = FMAC_FMAC_INTERRUPT_MASK_REGISTER_5r;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_5_TRANSMIT_ERR_INT_1].mask_reg_index  = 0;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_5_TRANSMIT_ERR_INT_1].mask_field      = TRANSMIT_ERR_INT_MASKf;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_5_TRANSMIT_ERR_INT_1].bit_in_field    = 1;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_5_TRANSMIT_ERR_INT_1].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_5_TRANSMIT_ERR_INT_1].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_5_TRANSMIT_ERR_INT_1].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_5_TRANSMIT_ERR_INT_1].statistics_count            = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_5_TRANSMIT_ERR_INT_1].storm_nominal_count         = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_5_TRANSMIT_ERR_INT_1].storm_detection_occurrences = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_5_TRANSMIT_ERR_INT_1].storm_detection_start_time  = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_5_TRANSMIT_ERR_INT_1].statistics_count            , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_5_TRANSMIT_ERR_INT_1].storm_nominal_count         , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_5_TRANSMIT_ERR_INT_1].storm_detection_occurrences , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_5_TRANSMIT_ERR_INT_1].storm_detection_start_time  , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_5_TRANSMIT_ERR_INT_2].name = "FMAC_FMAC_5_TransmitErr_Int_2";
#endif
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_5_TRANSMIT_ERR_INT_2].id              = FE3200_INT_FMAC_FMAC_5_TRANSMIT_ERR_INT_2;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_5_TRANSMIT_ERR_INT_2].reg             = FMAC_FMAC_INTERRUPT_REGISTER_5r;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_5_TRANSMIT_ERR_INT_2].reg_test        = FMAC_FMAC_INTERRUPT_REGISTER_5_TESTr;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_5_TRANSMIT_ERR_INT_2].reg_index       = 0;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_5_TRANSMIT_ERR_INT_2].field           = TRANSMIT_ERR_INTf;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_5_TRANSMIT_ERR_INT_2].mask_reg        = FMAC_FMAC_INTERRUPT_MASK_REGISTER_5r;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_5_TRANSMIT_ERR_INT_2].mask_reg_index  = 0;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_5_TRANSMIT_ERR_INT_2].mask_field      = TRANSMIT_ERR_INT_MASKf;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_5_TRANSMIT_ERR_INT_2].bit_in_field    = 2;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_5_TRANSMIT_ERR_INT_2].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_5_TRANSMIT_ERR_INT_2].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_5_TRANSMIT_ERR_INT_2].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_5_TRANSMIT_ERR_INT_2].statistics_count            = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_5_TRANSMIT_ERR_INT_2].storm_nominal_count         = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_5_TRANSMIT_ERR_INT_2].storm_detection_occurrences = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_5_TRANSMIT_ERR_INT_2].storm_detection_start_time  = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_5_TRANSMIT_ERR_INT_2].statistics_count            , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_5_TRANSMIT_ERR_INT_2].storm_nominal_count         , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_5_TRANSMIT_ERR_INT_2].storm_detection_occurrences , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_5_TRANSMIT_ERR_INT_2].storm_detection_start_time  , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_5_TRANSMIT_ERR_INT_3].name = "FMAC_FMAC_5_TransmitErr_Int_3";
#endif
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_5_TRANSMIT_ERR_INT_3].id              = FE3200_INT_FMAC_FMAC_5_TRANSMIT_ERR_INT_3;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_5_TRANSMIT_ERR_INT_3].reg             = FMAC_FMAC_INTERRUPT_REGISTER_5r;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_5_TRANSMIT_ERR_INT_3].reg_test        = FMAC_FMAC_INTERRUPT_REGISTER_5_TESTr;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_5_TRANSMIT_ERR_INT_3].reg_index       = 0;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_5_TRANSMIT_ERR_INT_3].field           = TRANSMIT_ERR_INTf;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_5_TRANSMIT_ERR_INT_3].mask_reg        = FMAC_FMAC_INTERRUPT_MASK_REGISTER_5r;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_5_TRANSMIT_ERR_INT_3].mask_reg_index  = 0;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_5_TRANSMIT_ERR_INT_3].mask_field      = TRANSMIT_ERR_INT_MASKf;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_5_TRANSMIT_ERR_INT_3].bit_in_field    = 3;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_5_TRANSMIT_ERR_INT_3].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_5_TRANSMIT_ERR_INT_3].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_5_TRANSMIT_ERR_INT_3].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_5_TRANSMIT_ERR_INT_3].statistics_count            = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_5_TRANSMIT_ERR_INT_3].storm_nominal_count         = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_5_TRANSMIT_ERR_INT_3].storm_detection_occurrences = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_5_TRANSMIT_ERR_INT_3].storm_detection_start_time  = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_5_TRANSMIT_ERR_INT_3].statistics_count            , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_5_TRANSMIT_ERR_INT_3].storm_nominal_count         , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_5_TRANSMIT_ERR_INT_3].storm_detection_occurrences , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_5_TRANSMIT_ERR_INT_3].storm_detection_start_time  , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_5_RX_CTRL_OVERFLOW_INT_0].name = "FMAC_FMAC_5_RxCtrlOverflow_Int_0";
#endif
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_5_RX_CTRL_OVERFLOW_INT_0].id              = FE3200_INT_FMAC_FMAC_5_RX_CTRL_OVERFLOW_INT_0;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_5_RX_CTRL_OVERFLOW_INT_0].reg             = FMAC_FMAC_INTERRUPT_REGISTER_5r;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_5_RX_CTRL_OVERFLOW_INT_0].reg_test        = FMAC_FMAC_INTERRUPT_REGISTER_5_TESTr;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_5_RX_CTRL_OVERFLOW_INT_0].reg_index       = 0;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_5_RX_CTRL_OVERFLOW_INT_0].field           = RX_CTRL_OVERFLOW_INTf;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_5_RX_CTRL_OVERFLOW_INT_0].mask_reg        = FMAC_FMAC_INTERRUPT_MASK_REGISTER_5r;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_5_RX_CTRL_OVERFLOW_INT_0].mask_reg_index  = 0;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_5_RX_CTRL_OVERFLOW_INT_0].mask_field      = RX_CTRL_OVERFLOW_INT_MASKf;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_5_RX_CTRL_OVERFLOW_INT_0].bit_in_field    = 0;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_5_RX_CTRL_OVERFLOW_INT_0].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_5_RX_CTRL_OVERFLOW_INT_0].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_5_RX_CTRL_OVERFLOW_INT_0].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_5_RX_CTRL_OVERFLOW_INT_0].statistics_count            = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_5_RX_CTRL_OVERFLOW_INT_0].storm_nominal_count         = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_5_RX_CTRL_OVERFLOW_INT_0].storm_detection_occurrences = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_5_RX_CTRL_OVERFLOW_INT_0].storm_detection_start_time  = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_5_RX_CTRL_OVERFLOW_INT_0].statistics_count            , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_5_RX_CTRL_OVERFLOW_INT_0].storm_nominal_count         , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_5_RX_CTRL_OVERFLOW_INT_0].storm_detection_occurrences , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_5_RX_CTRL_OVERFLOW_INT_0].storm_detection_start_time  , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_5_RX_CTRL_OVERFLOW_INT_1].name = "FMAC_FMAC_5_RxCtrlOverflow_Int_1";
#endif
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_5_RX_CTRL_OVERFLOW_INT_1].id              = FE3200_INT_FMAC_FMAC_5_RX_CTRL_OVERFLOW_INT_1;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_5_RX_CTRL_OVERFLOW_INT_1].reg             = FMAC_FMAC_INTERRUPT_REGISTER_5r;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_5_RX_CTRL_OVERFLOW_INT_1].reg_test        = FMAC_FMAC_INTERRUPT_REGISTER_5_TESTr;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_5_RX_CTRL_OVERFLOW_INT_1].reg_index       = 0;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_5_RX_CTRL_OVERFLOW_INT_1].field           = RX_CTRL_OVERFLOW_INTf;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_5_RX_CTRL_OVERFLOW_INT_1].mask_reg        = FMAC_FMAC_INTERRUPT_MASK_REGISTER_5r;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_5_RX_CTRL_OVERFLOW_INT_1].mask_reg_index  = 0;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_5_RX_CTRL_OVERFLOW_INT_1].mask_field      = RX_CTRL_OVERFLOW_INT_MASKf;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_5_RX_CTRL_OVERFLOW_INT_1].bit_in_field    = 1;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_5_RX_CTRL_OVERFLOW_INT_1].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_5_RX_CTRL_OVERFLOW_INT_1].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_5_RX_CTRL_OVERFLOW_INT_1].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_5_RX_CTRL_OVERFLOW_INT_1].statistics_count            = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_5_RX_CTRL_OVERFLOW_INT_1].storm_nominal_count         = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_5_RX_CTRL_OVERFLOW_INT_1].storm_detection_occurrences = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_5_RX_CTRL_OVERFLOW_INT_1].storm_detection_start_time  = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_5_RX_CTRL_OVERFLOW_INT_1].statistics_count            , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_5_RX_CTRL_OVERFLOW_INT_1].storm_nominal_count         , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_5_RX_CTRL_OVERFLOW_INT_1].storm_detection_occurrences , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_5_RX_CTRL_OVERFLOW_INT_1].storm_detection_start_time  , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_5_RX_CTRL_OVERFLOW_INT_2].name = "FMAC_FMAC_5_RxCtrlOverflow_Int_2";
#endif
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_5_RX_CTRL_OVERFLOW_INT_2].id              = FE3200_INT_FMAC_FMAC_5_RX_CTRL_OVERFLOW_INT_2;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_5_RX_CTRL_OVERFLOW_INT_2].reg             = FMAC_FMAC_INTERRUPT_REGISTER_5r;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_5_RX_CTRL_OVERFLOW_INT_2].reg_test        = FMAC_FMAC_INTERRUPT_REGISTER_5_TESTr;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_5_RX_CTRL_OVERFLOW_INT_2].reg_index       = 0;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_5_RX_CTRL_OVERFLOW_INT_2].field           = RX_CTRL_OVERFLOW_INTf;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_5_RX_CTRL_OVERFLOW_INT_2].mask_reg        = FMAC_FMAC_INTERRUPT_MASK_REGISTER_5r;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_5_RX_CTRL_OVERFLOW_INT_2].mask_reg_index  = 0;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_5_RX_CTRL_OVERFLOW_INT_2].mask_field      = RX_CTRL_OVERFLOW_INT_MASKf;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_5_RX_CTRL_OVERFLOW_INT_2].bit_in_field    = 2;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_5_RX_CTRL_OVERFLOW_INT_2].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_5_RX_CTRL_OVERFLOW_INT_2].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_5_RX_CTRL_OVERFLOW_INT_2].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_5_RX_CTRL_OVERFLOW_INT_2].statistics_count            = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_5_RX_CTRL_OVERFLOW_INT_2].storm_nominal_count         = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_5_RX_CTRL_OVERFLOW_INT_2].storm_detection_occurrences = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_5_RX_CTRL_OVERFLOW_INT_2].storm_detection_start_time  = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_5_RX_CTRL_OVERFLOW_INT_2].statistics_count            , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_5_RX_CTRL_OVERFLOW_INT_2].storm_nominal_count         , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_5_RX_CTRL_OVERFLOW_INT_2].storm_detection_occurrences , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_5_RX_CTRL_OVERFLOW_INT_2].storm_detection_start_time  , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_5_RX_CTRL_OVERFLOW_INT_3].name = "FMAC_FMAC_5_RxCtrlOverflow_Int_3";
#endif
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_5_RX_CTRL_OVERFLOW_INT_3].id              = FE3200_INT_FMAC_FMAC_5_RX_CTRL_OVERFLOW_INT_3;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_5_RX_CTRL_OVERFLOW_INT_3].reg             = FMAC_FMAC_INTERRUPT_REGISTER_5r;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_5_RX_CTRL_OVERFLOW_INT_3].reg_test        = FMAC_FMAC_INTERRUPT_REGISTER_5_TESTr;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_5_RX_CTRL_OVERFLOW_INT_3].reg_index       = 0;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_5_RX_CTRL_OVERFLOW_INT_3].field           = RX_CTRL_OVERFLOW_INTf;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_5_RX_CTRL_OVERFLOW_INT_3].mask_reg        = FMAC_FMAC_INTERRUPT_MASK_REGISTER_5r;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_5_RX_CTRL_OVERFLOW_INT_3].mask_reg_index  = 0;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_5_RX_CTRL_OVERFLOW_INT_3].mask_field      = RX_CTRL_OVERFLOW_INT_MASKf;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_5_RX_CTRL_OVERFLOW_INT_3].bit_in_field    = 3;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_5_RX_CTRL_OVERFLOW_INT_3].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_5_RX_CTRL_OVERFLOW_INT_3].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_5_RX_CTRL_OVERFLOW_INT_3].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_5_RX_CTRL_OVERFLOW_INT_3].statistics_count            = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_5_RX_CTRL_OVERFLOW_INT_3].storm_nominal_count         = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_5_RX_CTRL_OVERFLOW_INT_3].storm_detection_occurrences = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_5_RX_CTRL_OVERFLOW_INT_3].storm_detection_start_time  = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_5_RX_CTRL_OVERFLOW_INT_3].statistics_count            , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_5_RX_CTRL_OVERFLOW_INT_3].storm_nominal_count         , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_5_RX_CTRL_OVERFLOW_INT_3].storm_detection_occurrences , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_5_RX_CTRL_OVERFLOW_INT_3].storm_detection_start_time  , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_6_LNKLVL_AGE_CTX_BN_INT_0].name = "FMAC_FMAC_6_LnklvlAgeCtxBN_Int_0";
#endif
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_6_LNKLVL_AGE_CTX_BN_INT_0].id              = FE3200_INT_FMAC_FMAC_6_LNKLVL_AGE_CTX_BN_INT_0;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_6_LNKLVL_AGE_CTX_BN_INT_0].reg             = FMAC_FMAC_INTERRUPT_REGISTER_6r;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_6_LNKLVL_AGE_CTX_BN_INT_0].reg_test        = FMAC_FMAC_INTERRUPT_REGISTER_6_TESTr;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_6_LNKLVL_AGE_CTX_BN_INT_0].reg_index       = 0;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_6_LNKLVL_AGE_CTX_BN_INT_0].field           = LNKLVL_AGE_CTX_BN_INTf;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_6_LNKLVL_AGE_CTX_BN_INT_0].mask_reg        = FMAC_FMAC_INTERRUPT_MASK_REGISTER_6r;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_6_LNKLVL_AGE_CTX_BN_INT_0].mask_reg_index  = 0;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_6_LNKLVL_AGE_CTX_BN_INT_0].mask_field      = LNKLVL_AGE_CTX_BN_INT_MASKf;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_6_LNKLVL_AGE_CTX_BN_INT_0].bit_in_field    = 0;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_6_LNKLVL_AGE_CTX_BN_INT_0].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_6_LNKLVL_AGE_CTX_BN_INT_0].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_6_LNKLVL_AGE_CTX_BN_INT_0].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_6_LNKLVL_AGE_CTX_BN_INT_0].statistics_count            = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_6_LNKLVL_AGE_CTX_BN_INT_0].storm_nominal_count         = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_6_LNKLVL_AGE_CTX_BN_INT_0].storm_detection_occurrences = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_6_LNKLVL_AGE_CTX_BN_INT_0].storm_detection_start_time  = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_6_LNKLVL_AGE_CTX_BN_INT_0].statistics_count            , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_6_LNKLVL_AGE_CTX_BN_INT_0].storm_nominal_count         , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_6_LNKLVL_AGE_CTX_BN_INT_0].storm_detection_occurrences , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_6_LNKLVL_AGE_CTX_BN_INT_0].storm_detection_start_time  , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_6_LNKLVL_AGE_CTX_BN_INT_1].name = "FMAC_FMAC_6_LnklvlAgeCtxBN_Int_1";
#endif
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_6_LNKLVL_AGE_CTX_BN_INT_1].id              = FE3200_INT_FMAC_FMAC_6_LNKLVL_AGE_CTX_BN_INT_1;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_6_LNKLVL_AGE_CTX_BN_INT_1].reg             = FMAC_FMAC_INTERRUPT_REGISTER_6r;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_6_LNKLVL_AGE_CTX_BN_INT_1].reg_test        = FMAC_FMAC_INTERRUPT_REGISTER_6_TESTr;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_6_LNKLVL_AGE_CTX_BN_INT_1].reg_index       = 0;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_6_LNKLVL_AGE_CTX_BN_INT_1].field           = LNKLVL_AGE_CTX_BN_INTf;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_6_LNKLVL_AGE_CTX_BN_INT_1].mask_reg        = FMAC_FMAC_INTERRUPT_MASK_REGISTER_6r;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_6_LNKLVL_AGE_CTX_BN_INT_1].mask_reg_index  = 0;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_6_LNKLVL_AGE_CTX_BN_INT_1].mask_field      = LNKLVL_AGE_CTX_BN_INT_MASKf;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_6_LNKLVL_AGE_CTX_BN_INT_1].bit_in_field    = 1;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_6_LNKLVL_AGE_CTX_BN_INT_1].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_6_LNKLVL_AGE_CTX_BN_INT_1].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_6_LNKLVL_AGE_CTX_BN_INT_1].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_6_LNKLVL_AGE_CTX_BN_INT_1].statistics_count            = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_6_LNKLVL_AGE_CTX_BN_INT_1].storm_nominal_count         = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_6_LNKLVL_AGE_CTX_BN_INT_1].storm_detection_occurrences = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_6_LNKLVL_AGE_CTX_BN_INT_1].storm_detection_start_time  = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_6_LNKLVL_AGE_CTX_BN_INT_1].statistics_count            , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_6_LNKLVL_AGE_CTX_BN_INT_1].storm_nominal_count         , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_6_LNKLVL_AGE_CTX_BN_INT_1].storm_detection_occurrences , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_6_LNKLVL_AGE_CTX_BN_INT_1].storm_detection_start_time  , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_6_LNKLVL_AGE_CTX_BN_INT_2].name = "FMAC_FMAC_6_LnklvlAgeCtxBN_Int_2";
#endif
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_6_LNKLVL_AGE_CTX_BN_INT_2].id              = FE3200_INT_FMAC_FMAC_6_LNKLVL_AGE_CTX_BN_INT_2;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_6_LNKLVL_AGE_CTX_BN_INT_2].reg             = FMAC_FMAC_INTERRUPT_REGISTER_6r;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_6_LNKLVL_AGE_CTX_BN_INT_2].reg_test        = FMAC_FMAC_INTERRUPT_REGISTER_6_TESTr;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_6_LNKLVL_AGE_CTX_BN_INT_2].reg_index       = 0;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_6_LNKLVL_AGE_CTX_BN_INT_2].field           = LNKLVL_AGE_CTX_BN_INTf;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_6_LNKLVL_AGE_CTX_BN_INT_2].mask_reg        = FMAC_FMAC_INTERRUPT_MASK_REGISTER_6r;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_6_LNKLVL_AGE_CTX_BN_INT_2].mask_reg_index  = 0;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_6_LNKLVL_AGE_CTX_BN_INT_2].mask_field      = LNKLVL_AGE_CTX_BN_INT_MASKf;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_6_LNKLVL_AGE_CTX_BN_INT_2].bit_in_field    = 2;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_6_LNKLVL_AGE_CTX_BN_INT_2].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_6_LNKLVL_AGE_CTX_BN_INT_2].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_6_LNKLVL_AGE_CTX_BN_INT_2].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_6_LNKLVL_AGE_CTX_BN_INT_2].statistics_count            = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_6_LNKLVL_AGE_CTX_BN_INT_2].storm_nominal_count         = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_6_LNKLVL_AGE_CTX_BN_INT_2].storm_detection_occurrences = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_6_LNKLVL_AGE_CTX_BN_INT_2].storm_detection_start_time  = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_6_LNKLVL_AGE_CTX_BN_INT_2].statistics_count            , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_6_LNKLVL_AGE_CTX_BN_INT_2].storm_nominal_count         , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_6_LNKLVL_AGE_CTX_BN_INT_2].storm_detection_occurrences , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_6_LNKLVL_AGE_CTX_BN_INT_2].storm_detection_start_time  , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_6_LNKLVL_AGE_CTX_BN_INT_3].name = "FMAC_FMAC_6_LnklvlAgeCtxBN_Int_3";
#endif
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_6_LNKLVL_AGE_CTX_BN_INT_3].id              = FE3200_INT_FMAC_FMAC_6_LNKLVL_AGE_CTX_BN_INT_3;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_6_LNKLVL_AGE_CTX_BN_INT_3].reg             = FMAC_FMAC_INTERRUPT_REGISTER_6r;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_6_LNKLVL_AGE_CTX_BN_INT_3].reg_test        = FMAC_FMAC_INTERRUPT_REGISTER_6_TESTr;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_6_LNKLVL_AGE_CTX_BN_INT_3].reg_index       = 0;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_6_LNKLVL_AGE_CTX_BN_INT_3].field           = LNKLVL_AGE_CTX_BN_INTf;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_6_LNKLVL_AGE_CTX_BN_INT_3].mask_reg        = FMAC_FMAC_INTERRUPT_MASK_REGISTER_6r;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_6_LNKLVL_AGE_CTX_BN_INT_3].mask_reg_index  = 0;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_6_LNKLVL_AGE_CTX_BN_INT_3].mask_field      = LNKLVL_AGE_CTX_BN_INT_MASKf;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_6_LNKLVL_AGE_CTX_BN_INT_3].bit_in_field    = 3;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_6_LNKLVL_AGE_CTX_BN_INT_3].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_6_LNKLVL_AGE_CTX_BN_INT_3].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_6_LNKLVL_AGE_CTX_BN_INT_3].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_6_LNKLVL_AGE_CTX_BN_INT_3].statistics_count            = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_6_LNKLVL_AGE_CTX_BN_INT_3].storm_nominal_count         = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_6_LNKLVL_AGE_CTX_BN_INT_3].storm_detection_occurrences = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_6_LNKLVL_AGE_CTX_BN_INT_3].storm_detection_start_time  = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_6_LNKLVL_AGE_CTX_BN_INT_3].statistics_count            , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_6_LNKLVL_AGE_CTX_BN_INT_3].storm_nominal_count         , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_6_LNKLVL_AGE_CTX_BN_INT_3].storm_detection_occurrences , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_6_LNKLVL_AGE_CTX_BN_INT_3].storm_detection_start_time  , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_6_LNKLVL_HALT_CTX_BN_INT_0].name = "FMAC_FMAC_6_LnklvlHaltCtxBN_Int_0";
#endif
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_6_LNKLVL_HALT_CTX_BN_INT_0].id              = FE3200_INT_FMAC_FMAC_6_LNKLVL_HALT_CTX_BN_INT_0;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_6_LNKLVL_HALT_CTX_BN_INT_0].reg             = FMAC_FMAC_INTERRUPT_REGISTER_6r;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_6_LNKLVL_HALT_CTX_BN_INT_0].reg_test        = FMAC_FMAC_INTERRUPT_REGISTER_6_TESTr;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_6_LNKLVL_HALT_CTX_BN_INT_0].reg_index       = 0;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_6_LNKLVL_HALT_CTX_BN_INT_0].field           = LNKLVL_HALT_CTX_BN_INTf;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_6_LNKLVL_HALT_CTX_BN_INT_0].mask_reg        = FMAC_FMAC_INTERRUPT_MASK_REGISTER_6r;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_6_LNKLVL_HALT_CTX_BN_INT_0].mask_reg_index  = 0;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_6_LNKLVL_HALT_CTX_BN_INT_0].mask_field      = LNKLVL_HALT_CTX_BN_INT_MASKf;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_6_LNKLVL_HALT_CTX_BN_INT_0].bit_in_field    = 0;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_6_LNKLVL_HALT_CTX_BN_INT_0].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_6_LNKLVL_HALT_CTX_BN_INT_0].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_6_LNKLVL_HALT_CTX_BN_INT_0].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_6_LNKLVL_HALT_CTX_BN_INT_0].statistics_count            = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_6_LNKLVL_HALT_CTX_BN_INT_0].storm_nominal_count         = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_6_LNKLVL_HALT_CTX_BN_INT_0].storm_detection_occurrences = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_6_LNKLVL_HALT_CTX_BN_INT_0].storm_detection_start_time  = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_6_LNKLVL_HALT_CTX_BN_INT_0].statistics_count            , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_6_LNKLVL_HALT_CTX_BN_INT_0].storm_nominal_count         , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_6_LNKLVL_HALT_CTX_BN_INT_0].storm_detection_occurrences , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_6_LNKLVL_HALT_CTX_BN_INT_0].storm_detection_start_time  , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_6_LNKLVL_HALT_CTX_BN_INT_1].name = "FMAC_FMAC_6_LnklvlHaltCtxBN_Int_1";
#endif
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_6_LNKLVL_HALT_CTX_BN_INT_1].id              = FE3200_INT_FMAC_FMAC_6_LNKLVL_HALT_CTX_BN_INT_1;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_6_LNKLVL_HALT_CTX_BN_INT_1].reg             = FMAC_FMAC_INTERRUPT_REGISTER_6r;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_6_LNKLVL_HALT_CTX_BN_INT_1].reg_test        = FMAC_FMAC_INTERRUPT_REGISTER_6_TESTr;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_6_LNKLVL_HALT_CTX_BN_INT_1].reg_index       = 0;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_6_LNKLVL_HALT_CTX_BN_INT_1].field           = LNKLVL_HALT_CTX_BN_INTf;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_6_LNKLVL_HALT_CTX_BN_INT_1].mask_reg        = FMAC_FMAC_INTERRUPT_MASK_REGISTER_6r;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_6_LNKLVL_HALT_CTX_BN_INT_1].mask_reg_index  = 0;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_6_LNKLVL_HALT_CTX_BN_INT_1].mask_field      = LNKLVL_HALT_CTX_BN_INT_MASKf;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_6_LNKLVL_HALT_CTX_BN_INT_1].bit_in_field    = 1;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_6_LNKLVL_HALT_CTX_BN_INT_1].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_6_LNKLVL_HALT_CTX_BN_INT_1].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_6_LNKLVL_HALT_CTX_BN_INT_1].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_6_LNKLVL_HALT_CTX_BN_INT_1].statistics_count            = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_6_LNKLVL_HALT_CTX_BN_INT_1].storm_nominal_count         = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_6_LNKLVL_HALT_CTX_BN_INT_1].storm_detection_occurrences = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_6_LNKLVL_HALT_CTX_BN_INT_1].storm_detection_start_time  = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_6_LNKLVL_HALT_CTX_BN_INT_1].statistics_count            , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_6_LNKLVL_HALT_CTX_BN_INT_1].storm_nominal_count         , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_6_LNKLVL_HALT_CTX_BN_INT_1].storm_detection_occurrences , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_6_LNKLVL_HALT_CTX_BN_INT_1].storm_detection_start_time  , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_6_LNKLVL_HALT_CTX_BN_INT_2].name = "FMAC_FMAC_6_LnklvlHaltCtxBN_Int_2";
#endif
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_6_LNKLVL_HALT_CTX_BN_INT_2].id              = FE3200_INT_FMAC_FMAC_6_LNKLVL_HALT_CTX_BN_INT_2;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_6_LNKLVL_HALT_CTX_BN_INT_2].reg             = FMAC_FMAC_INTERRUPT_REGISTER_6r;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_6_LNKLVL_HALT_CTX_BN_INT_2].reg_test        = FMAC_FMAC_INTERRUPT_REGISTER_6_TESTr;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_6_LNKLVL_HALT_CTX_BN_INT_2].reg_index       = 0;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_6_LNKLVL_HALT_CTX_BN_INT_2].field           = LNKLVL_HALT_CTX_BN_INTf;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_6_LNKLVL_HALT_CTX_BN_INT_2].mask_reg        = FMAC_FMAC_INTERRUPT_MASK_REGISTER_6r;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_6_LNKLVL_HALT_CTX_BN_INT_2].mask_reg_index  = 0;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_6_LNKLVL_HALT_CTX_BN_INT_2].mask_field      = LNKLVL_HALT_CTX_BN_INT_MASKf;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_6_LNKLVL_HALT_CTX_BN_INT_2].bit_in_field    = 2;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_6_LNKLVL_HALT_CTX_BN_INT_2].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_6_LNKLVL_HALT_CTX_BN_INT_2].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_6_LNKLVL_HALT_CTX_BN_INT_2].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_6_LNKLVL_HALT_CTX_BN_INT_2].statistics_count            = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_6_LNKLVL_HALT_CTX_BN_INT_2].storm_nominal_count         = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_6_LNKLVL_HALT_CTX_BN_INT_2].storm_detection_occurrences = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_6_LNKLVL_HALT_CTX_BN_INT_2].storm_detection_start_time  = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_6_LNKLVL_HALT_CTX_BN_INT_2].statistics_count            , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_6_LNKLVL_HALT_CTX_BN_INT_2].storm_nominal_count         , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_6_LNKLVL_HALT_CTX_BN_INT_2].storm_detection_occurrences , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_6_LNKLVL_HALT_CTX_BN_INT_2].storm_detection_start_time  , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_6_LNKLVL_HALT_CTX_BN_INT_3].name = "FMAC_FMAC_6_LnklvlHaltCtxBN_Int_3";
#endif
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_6_LNKLVL_HALT_CTX_BN_INT_3].id              = FE3200_INT_FMAC_FMAC_6_LNKLVL_HALT_CTX_BN_INT_3;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_6_LNKLVL_HALT_CTX_BN_INT_3].reg             = FMAC_FMAC_INTERRUPT_REGISTER_6r;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_6_LNKLVL_HALT_CTX_BN_INT_3].reg_test        = FMAC_FMAC_INTERRUPT_REGISTER_6_TESTr;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_6_LNKLVL_HALT_CTX_BN_INT_3].reg_index       = 0;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_6_LNKLVL_HALT_CTX_BN_INT_3].field           = LNKLVL_HALT_CTX_BN_INTf;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_6_LNKLVL_HALT_CTX_BN_INT_3].mask_reg        = FMAC_FMAC_INTERRUPT_MASK_REGISTER_6r;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_6_LNKLVL_HALT_CTX_BN_INT_3].mask_reg_index  = 0;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_6_LNKLVL_HALT_CTX_BN_INT_3].mask_field      = LNKLVL_HALT_CTX_BN_INT_MASKf;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_6_LNKLVL_HALT_CTX_BN_INT_3].bit_in_field    = 3;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_6_LNKLVL_HALT_CTX_BN_INT_3].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_6_LNKLVL_HALT_CTX_BN_INT_3].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_6_LNKLVL_HALT_CTX_BN_INT_3].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_6_LNKLVL_HALT_CTX_BN_INT_3].statistics_count            = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_6_LNKLVL_HALT_CTX_BN_INT_3].storm_nominal_count         = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_6_LNKLVL_HALT_CTX_BN_INT_3].storm_detection_occurrences = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_6_LNKLVL_HALT_CTX_BN_INT_3].storm_detection_start_time  = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_6_LNKLVL_HALT_CTX_BN_INT_3].statistics_count            , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_6_LNKLVL_HALT_CTX_BN_INT_3].storm_nominal_count         , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_6_LNKLVL_HALT_CTX_BN_INT_3].storm_detection_occurrences , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_6_LNKLVL_HALT_CTX_BN_INT_3].storm_detection_start_time  , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_7_LNKLVL_AGE_CTX_CN_INT_0].name = "FMAC_FMAC_7_LnklvlAgeCtxCN_Int_0";
#endif
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_7_LNKLVL_AGE_CTX_CN_INT_0].id              = FE3200_INT_FMAC_FMAC_7_LNKLVL_AGE_CTX_CN_INT_0;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_7_LNKLVL_AGE_CTX_CN_INT_0].reg             = FMAC_FMAC_INTERRUPT_REGISTER_7r;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_7_LNKLVL_AGE_CTX_CN_INT_0].reg_test        = FMAC_FMAC_INTERRUPT_REGISTER_7_TESTr;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_7_LNKLVL_AGE_CTX_CN_INT_0].reg_index       = 0;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_7_LNKLVL_AGE_CTX_CN_INT_0].field           = LNKLVL_AGE_CTX_CN_INTf;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_7_LNKLVL_AGE_CTX_CN_INT_0].mask_reg        = FMAC_FMAC_INTERRUPT_MASK_REGISTER_7r;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_7_LNKLVL_AGE_CTX_CN_INT_0].mask_reg_index  = 0;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_7_LNKLVL_AGE_CTX_CN_INT_0].mask_field      = LNKLVL_AGE_CTX_CN_INT_MASKf;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_7_LNKLVL_AGE_CTX_CN_INT_0].bit_in_field    = 0;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_7_LNKLVL_AGE_CTX_CN_INT_0].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_7_LNKLVL_AGE_CTX_CN_INT_0].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_7_LNKLVL_AGE_CTX_CN_INT_0].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_7_LNKLVL_AGE_CTX_CN_INT_0].statistics_count            = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_7_LNKLVL_AGE_CTX_CN_INT_0].storm_nominal_count         = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_7_LNKLVL_AGE_CTX_CN_INT_0].storm_detection_occurrences = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_7_LNKLVL_AGE_CTX_CN_INT_0].storm_detection_start_time  = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_7_LNKLVL_AGE_CTX_CN_INT_0].statistics_count            , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_7_LNKLVL_AGE_CTX_CN_INT_0].storm_nominal_count         , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_7_LNKLVL_AGE_CTX_CN_INT_0].storm_detection_occurrences , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_7_LNKLVL_AGE_CTX_CN_INT_0].storm_detection_start_time  , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_7_LNKLVL_AGE_CTX_CN_INT_1].name = "FMAC_FMAC_7_LnklvlAgeCtxCN_Int_1";
#endif
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_7_LNKLVL_AGE_CTX_CN_INT_1].id              = FE3200_INT_FMAC_FMAC_7_LNKLVL_AGE_CTX_CN_INT_1;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_7_LNKLVL_AGE_CTX_CN_INT_1].reg             = FMAC_FMAC_INTERRUPT_REGISTER_7r;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_7_LNKLVL_AGE_CTX_CN_INT_1].reg_test        = FMAC_FMAC_INTERRUPT_REGISTER_7_TESTr;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_7_LNKLVL_AGE_CTX_CN_INT_1].reg_index       = 0;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_7_LNKLVL_AGE_CTX_CN_INT_1].field           = LNKLVL_AGE_CTX_CN_INTf;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_7_LNKLVL_AGE_CTX_CN_INT_1].mask_reg        = FMAC_FMAC_INTERRUPT_MASK_REGISTER_7r;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_7_LNKLVL_AGE_CTX_CN_INT_1].mask_reg_index  = 0;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_7_LNKLVL_AGE_CTX_CN_INT_1].mask_field      = LNKLVL_AGE_CTX_CN_INT_MASKf;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_7_LNKLVL_AGE_CTX_CN_INT_1].bit_in_field    = 1;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_7_LNKLVL_AGE_CTX_CN_INT_1].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_7_LNKLVL_AGE_CTX_CN_INT_1].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_7_LNKLVL_AGE_CTX_CN_INT_1].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_7_LNKLVL_AGE_CTX_CN_INT_1].statistics_count            = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_7_LNKLVL_AGE_CTX_CN_INT_1].storm_nominal_count         = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_7_LNKLVL_AGE_CTX_CN_INT_1].storm_detection_occurrences = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_7_LNKLVL_AGE_CTX_CN_INT_1].storm_detection_start_time  = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_7_LNKLVL_AGE_CTX_CN_INT_1].statistics_count            , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_7_LNKLVL_AGE_CTX_CN_INT_1].storm_nominal_count         , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_7_LNKLVL_AGE_CTX_CN_INT_1].storm_detection_occurrences , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_7_LNKLVL_AGE_CTX_CN_INT_1].storm_detection_start_time  , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_7_LNKLVL_AGE_CTX_CN_INT_2].name = "FMAC_FMAC_7_LnklvlAgeCtxCN_Int_2";
#endif
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_7_LNKLVL_AGE_CTX_CN_INT_2].id              = FE3200_INT_FMAC_FMAC_7_LNKLVL_AGE_CTX_CN_INT_2;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_7_LNKLVL_AGE_CTX_CN_INT_2].reg             = FMAC_FMAC_INTERRUPT_REGISTER_7r;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_7_LNKLVL_AGE_CTX_CN_INT_2].reg_test        = FMAC_FMAC_INTERRUPT_REGISTER_7_TESTr;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_7_LNKLVL_AGE_CTX_CN_INT_2].reg_index       = 0;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_7_LNKLVL_AGE_CTX_CN_INT_2].field           = LNKLVL_AGE_CTX_CN_INTf;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_7_LNKLVL_AGE_CTX_CN_INT_2].mask_reg        = FMAC_FMAC_INTERRUPT_MASK_REGISTER_7r;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_7_LNKLVL_AGE_CTX_CN_INT_2].mask_reg_index  = 0;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_7_LNKLVL_AGE_CTX_CN_INT_2].mask_field      = LNKLVL_AGE_CTX_CN_INT_MASKf;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_7_LNKLVL_AGE_CTX_CN_INT_2].bit_in_field    = 2;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_7_LNKLVL_AGE_CTX_CN_INT_2].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_7_LNKLVL_AGE_CTX_CN_INT_2].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_7_LNKLVL_AGE_CTX_CN_INT_2].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_7_LNKLVL_AGE_CTX_CN_INT_2].statistics_count            = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_7_LNKLVL_AGE_CTX_CN_INT_2].storm_nominal_count         = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_7_LNKLVL_AGE_CTX_CN_INT_2].storm_detection_occurrences = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_7_LNKLVL_AGE_CTX_CN_INT_2].storm_detection_start_time  = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_7_LNKLVL_AGE_CTX_CN_INT_2].statistics_count            , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_7_LNKLVL_AGE_CTX_CN_INT_2].storm_nominal_count         , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_7_LNKLVL_AGE_CTX_CN_INT_2].storm_detection_occurrences , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_7_LNKLVL_AGE_CTX_CN_INT_2].storm_detection_start_time  , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_7_LNKLVL_AGE_CTX_CN_INT_3].name = "FMAC_FMAC_7_LnklvlAgeCtxCN_Int_3";
#endif
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_7_LNKLVL_AGE_CTX_CN_INT_3].id              = FE3200_INT_FMAC_FMAC_7_LNKLVL_AGE_CTX_CN_INT_3;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_7_LNKLVL_AGE_CTX_CN_INT_3].reg             = FMAC_FMAC_INTERRUPT_REGISTER_7r;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_7_LNKLVL_AGE_CTX_CN_INT_3].reg_test        = FMAC_FMAC_INTERRUPT_REGISTER_7_TESTr;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_7_LNKLVL_AGE_CTX_CN_INT_3].reg_index       = 0;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_7_LNKLVL_AGE_CTX_CN_INT_3].field           = LNKLVL_AGE_CTX_CN_INTf;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_7_LNKLVL_AGE_CTX_CN_INT_3].mask_reg        = FMAC_FMAC_INTERRUPT_MASK_REGISTER_7r;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_7_LNKLVL_AGE_CTX_CN_INT_3].mask_reg_index  = 0;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_7_LNKLVL_AGE_CTX_CN_INT_3].mask_field      = LNKLVL_AGE_CTX_CN_INT_MASKf;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_7_LNKLVL_AGE_CTX_CN_INT_3].bit_in_field    = 3;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_7_LNKLVL_AGE_CTX_CN_INT_3].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_7_LNKLVL_AGE_CTX_CN_INT_3].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_7_LNKLVL_AGE_CTX_CN_INT_3].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_7_LNKLVL_AGE_CTX_CN_INT_3].statistics_count            = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_7_LNKLVL_AGE_CTX_CN_INT_3].storm_nominal_count         = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_7_LNKLVL_AGE_CTX_CN_INT_3].storm_detection_occurrences = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_7_LNKLVL_AGE_CTX_CN_INT_3].storm_detection_start_time  = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_7_LNKLVL_AGE_CTX_CN_INT_3].statistics_count            , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_7_LNKLVL_AGE_CTX_CN_INT_3].storm_nominal_count         , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_7_LNKLVL_AGE_CTX_CN_INT_3].storm_detection_occurrences , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_7_LNKLVL_AGE_CTX_CN_INT_3].storm_detection_start_time  , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_7_LNKLVL_HALT_CTX_CN_INT_0].name = "FMAC_FMAC_7_LnklvlHaltCtxCN_Int_0";
#endif
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_7_LNKLVL_HALT_CTX_CN_INT_0].id              = FE3200_INT_FMAC_FMAC_7_LNKLVL_HALT_CTX_CN_INT_0;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_7_LNKLVL_HALT_CTX_CN_INT_0].reg             = FMAC_FMAC_INTERRUPT_REGISTER_7r;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_7_LNKLVL_HALT_CTX_CN_INT_0].reg_test        = FMAC_FMAC_INTERRUPT_REGISTER_7_TESTr;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_7_LNKLVL_HALT_CTX_CN_INT_0].reg_index       = 0;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_7_LNKLVL_HALT_CTX_CN_INT_0].field           = LNKLVL_HALT_CTX_CN_INTf;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_7_LNKLVL_HALT_CTX_CN_INT_0].mask_reg        = FMAC_FMAC_INTERRUPT_MASK_REGISTER_7r;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_7_LNKLVL_HALT_CTX_CN_INT_0].mask_reg_index  = 0;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_7_LNKLVL_HALT_CTX_CN_INT_0].mask_field      = LNKLVL_HALT_CTX_CN_INT_MASKf;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_7_LNKLVL_HALT_CTX_CN_INT_0].bit_in_field    = 0;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_7_LNKLVL_HALT_CTX_CN_INT_0].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_7_LNKLVL_HALT_CTX_CN_INT_0].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_7_LNKLVL_HALT_CTX_CN_INT_0].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_7_LNKLVL_HALT_CTX_CN_INT_0].statistics_count            = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_7_LNKLVL_HALT_CTX_CN_INT_0].storm_nominal_count         = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_7_LNKLVL_HALT_CTX_CN_INT_0].storm_detection_occurrences = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_7_LNKLVL_HALT_CTX_CN_INT_0].storm_detection_start_time  = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_7_LNKLVL_HALT_CTX_CN_INT_0].statistics_count            , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_7_LNKLVL_HALT_CTX_CN_INT_0].storm_nominal_count         , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_7_LNKLVL_HALT_CTX_CN_INT_0].storm_detection_occurrences , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_7_LNKLVL_HALT_CTX_CN_INT_0].storm_detection_start_time  , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_7_LNKLVL_HALT_CTX_CN_INT_1].name = "FMAC_FMAC_7_LnklvlHaltCtxCN_Int_1";
#endif
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_7_LNKLVL_HALT_CTX_CN_INT_1].id              = FE3200_INT_FMAC_FMAC_7_LNKLVL_HALT_CTX_CN_INT_1;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_7_LNKLVL_HALT_CTX_CN_INT_1].reg             = FMAC_FMAC_INTERRUPT_REGISTER_7r;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_7_LNKLVL_HALT_CTX_CN_INT_1].reg_test        = FMAC_FMAC_INTERRUPT_REGISTER_7_TESTr;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_7_LNKLVL_HALT_CTX_CN_INT_1].reg_index       = 0;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_7_LNKLVL_HALT_CTX_CN_INT_1].field           = LNKLVL_HALT_CTX_CN_INTf;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_7_LNKLVL_HALT_CTX_CN_INT_1].mask_reg        = FMAC_FMAC_INTERRUPT_MASK_REGISTER_7r;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_7_LNKLVL_HALT_CTX_CN_INT_1].mask_reg_index  = 0;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_7_LNKLVL_HALT_CTX_CN_INT_1].mask_field      = LNKLVL_HALT_CTX_CN_INT_MASKf;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_7_LNKLVL_HALT_CTX_CN_INT_1].bit_in_field    = 1;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_7_LNKLVL_HALT_CTX_CN_INT_1].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_7_LNKLVL_HALT_CTX_CN_INT_1].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_7_LNKLVL_HALT_CTX_CN_INT_1].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_7_LNKLVL_HALT_CTX_CN_INT_1].statistics_count            = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_7_LNKLVL_HALT_CTX_CN_INT_1].storm_nominal_count         = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_7_LNKLVL_HALT_CTX_CN_INT_1].storm_detection_occurrences = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_7_LNKLVL_HALT_CTX_CN_INT_1].storm_detection_start_time  = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_7_LNKLVL_HALT_CTX_CN_INT_1].statistics_count            , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_7_LNKLVL_HALT_CTX_CN_INT_1].storm_nominal_count         , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_7_LNKLVL_HALT_CTX_CN_INT_1].storm_detection_occurrences , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_7_LNKLVL_HALT_CTX_CN_INT_1].storm_detection_start_time  , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_7_LNKLVL_HALT_CTX_CN_INT_2].name = "FMAC_FMAC_7_LnklvlHaltCtxCN_Int_2";
#endif
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_7_LNKLVL_HALT_CTX_CN_INT_2].id              = FE3200_INT_FMAC_FMAC_7_LNKLVL_HALT_CTX_CN_INT_2;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_7_LNKLVL_HALT_CTX_CN_INT_2].reg             = FMAC_FMAC_INTERRUPT_REGISTER_7r;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_7_LNKLVL_HALT_CTX_CN_INT_2].reg_test        = FMAC_FMAC_INTERRUPT_REGISTER_7_TESTr;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_7_LNKLVL_HALT_CTX_CN_INT_2].reg_index       = 0;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_7_LNKLVL_HALT_CTX_CN_INT_2].field           = LNKLVL_HALT_CTX_CN_INTf;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_7_LNKLVL_HALT_CTX_CN_INT_2].mask_reg        = FMAC_FMAC_INTERRUPT_MASK_REGISTER_7r;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_7_LNKLVL_HALT_CTX_CN_INT_2].mask_reg_index  = 0;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_7_LNKLVL_HALT_CTX_CN_INT_2].mask_field      = LNKLVL_HALT_CTX_CN_INT_MASKf;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_7_LNKLVL_HALT_CTX_CN_INT_2].bit_in_field    = 2;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_7_LNKLVL_HALT_CTX_CN_INT_2].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_7_LNKLVL_HALT_CTX_CN_INT_2].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_7_LNKLVL_HALT_CTX_CN_INT_2].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_7_LNKLVL_HALT_CTX_CN_INT_2].statistics_count            = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_7_LNKLVL_HALT_CTX_CN_INT_2].storm_nominal_count         = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_7_LNKLVL_HALT_CTX_CN_INT_2].storm_detection_occurrences = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_7_LNKLVL_HALT_CTX_CN_INT_2].storm_detection_start_time  = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_7_LNKLVL_HALT_CTX_CN_INT_2].statistics_count            , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_7_LNKLVL_HALT_CTX_CN_INT_2].storm_nominal_count         , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_7_LNKLVL_HALT_CTX_CN_INT_2].storm_detection_occurrences , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_7_LNKLVL_HALT_CTX_CN_INT_2].storm_detection_start_time  , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_7_LNKLVL_HALT_CTX_CN_INT_3].name = "FMAC_FMAC_7_LnklvlHaltCtxCN_Int_3";
#endif
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_7_LNKLVL_HALT_CTX_CN_INT_3].id              = FE3200_INT_FMAC_FMAC_7_LNKLVL_HALT_CTX_CN_INT_3;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_7_LNKLVL_HALT_CTX_CN_INT_3].reg             = FMAC_FMAC_INTERRUPT_REGISTER_7r;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_7_LNKLVL_HALT_CTX_CN_INT_3].reg_test        = FMAC_FMAC_INTERRUPT_REGISTER_7_TESTr;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_7_LNKLVL_HALT_CTX_CN_INT_3].reg_index       = 0;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_7_LNKLVL_HALT_CTX_CN_INT_3].field           = LNKLVL_HALT_CTX_CN_INTf;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_7_LNKLVL_HALT_CTX_CN_INT_3].mask_reg        = FMAC_FMAC_INTERRUPT_MASK_REGISTER_7r;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_7_LNKLVL_HALT_CTX_CN_INT_3].mask_reg_index  = 0;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_7_LNKLVL_HALT_CTX_CN_INT_3].mask_field      = LNKLVL_HALT_CTX_CN_INT_MASKf;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_7_LNKLVL_HALT_CTX_CN_INT_3].bit_in_field    = 3;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_7_LNKLVL_HALT_CTX_CN_INT_3].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_7_LNKLVL_HALT_CTX_CN_INT_3].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_7_LNKLVL_HALT_CTX_CN_INT_3].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_7_LNKLVL_HALT_CTX_CN_INT_3].statistics_count            = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_7_LNKLVL_HALT_CTX_CN_INT_3].storm_nominal_count         = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_7_LNKLVL_HALT_CTX_CN_INT_3].storm_detection_occurrences = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_7_LNKLVL_HALT_CTX_CN_INT_3].storm_detection_start_time  = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_7_LNKLVL_HALT_CTX_CN_INT_3].statistics_count            , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_7_LNKLVL_HALT_CTX_CN_INT_3].storm_nominal_count         , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_7_LNKLVL_HALT_CTX_CN_INT_3].storm_detection_occurrences , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_7_LNKLVL_HALT_CTX_CN_INT_3].storm_detection_start_time  , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_CRC_INT_0].name = "FMAC_FMAC_8_TxFdrcIfCrc_Int_0";
#endif
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_CRC_INT_0].id              = FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_CRC_INT_0;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_CRC_INT_0].reg             = FMAC_FMAC_INTERRUPT_REGISTER_8r;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_CRC_INT_0].reg_test        = FMAC_FMAC_INTERRUPT_REGISTER_8_TESTr;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_CRC_INT_0].reg_index       = 0;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_CRC_INT_0].field           = TX_FDRC_IF_CRC_INTf;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_CRC_INT_0].mask_reg        = FMAC_FMAC_INTERRUPT_MASK_REGISTER_8r;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_CRC_INT_0].mask_reg_index  = 0;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_CRC_INT_0].mask_field      = TX_FDRC_IF_CRC_INT_MASKf;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_CRC_INT_0].bit_in_field    = 0;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_CRC_INT_0].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_CRC_INT_0].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_CRC_INT_0].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_CRC_INT_0].statistics_count            = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_CRC_INT_0].storm_nominal_count         = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_CRC_INT_0].storm_detection_occurrences = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_CRC_INT_0].storm_detection_start_time  = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_CRC_INT_0].statistics_count            , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_CRC_INT_0].storm_nominal_count         , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_CRC_INT_0].storm_detection_occurrences , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_CRC_INT_0].storm_detection_start_time  , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_CRC_INT_1].name = "FMAC_FMAC_8_TxFdrcIfCrc_Int_1";
#endif
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_CRC_INT_1].id              = FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_CRC_INT_1;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_CRC_INT_1].reg             = FMAC_FMAC_INTERRUPT_REGISTER_8r;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_CRC_INT_1].reg_test        = FMAC_FMAC_INTERRUPT_REGISTER_8_TESTr;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_CRC_INT_1].reg_index       = 0;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_CRC_INT_1].field           = TX_FDRC_IF_CRC_INTf;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_CRC_INT_1].mask_reg        = FMAC_FMAC_INTERRUPT_MASK_REGISTER_8r;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_CRC_INT_1].mask_reg_index  = 0;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_CRC_INT_1].mask_field      = TX_FDRC_IF_CRC_INT_MASKf;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_CRC_INT_1].bit_in_field    = 1;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_CRC_INT_1].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_CRC_INT_1].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_CRC_INT_1].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_CRC_INT_1].statistics_count            = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_CRC_INT_1].storm_nominal_count         = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_CRC_INT_1].storm_detection_occurrences = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_CRC_INT_1].storm_detection_start_time  = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_CRC_INT_1].statistics_count            , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_CRC_INT_1].storm_nominal_count         , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_CRC_INT_1].storm_detection_occurrences , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_CRC_INT_1].storm_detection_start_time  , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_CRC_INT_2].name = "FMAC_FMAC_8_TxFdrcIfCrc_Int_2";
#endif
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_CRC_INT_2].id              = FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_CRC_INT_2;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_CRC_INT_2].reg             = FMAC_FMAC_INTERRUPT_REGISTER_8r;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_CRC_INT_2].reg_test        = FMAC_FMAC_INTERRUPT_REGISTER_8_TESTr;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_CRC_INT_2].reg_index       = 0;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_CRC_INT_2].field           = TX_FDRC_IF_CRC_INTf;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_CRC_INT_2].mask_reg        = FMAC_FMAC_INTERRUPT_MASK_REGISTER_8r;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_CRC_INT_2].mask_reg_index  = 0;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_CRC_INT_2].mask_field      = TX_FDRC_IF_CRC_INT_MASKf;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_CRC_INT_2].bit_in_field    = 2;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_CRC_INT_2].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_CRC_INT_2].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_CRC_INT_2].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_CRC_INT_2].statistics_count            = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_CRC_INT_2].storm_nominal_count         = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_CRC_INT_2].storm_detection_occurrences = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_CRC_INT_2].storm_detection_start_time  = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_CRC_INT_2].statistics_count            , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_CRC_INT_2].storm_nominal_count         , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_CRC_INT_2].storm_detection_occurrences , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_CRC_INT_2].storm_detection_start_time  , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_CRC_INT_3].name = "FMAC_FMAC_8_TxFdrcIfCrc_Int_3";
#endif
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_CRC_INT_3].id              = FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_CRC_INT_3;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_CRC_INT_3].reg             = FMAC_FMAC_INTERRUPT_REGISTER_8r;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_CRC_INT_3].reg_test        = FMAC_FMAC_INTERRUPT_REGISTER_8_TESTr;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_CRC_INT_3].reg_index       = 0;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_CRC_INT_3].field           = TX_FDRC_IF_CRC_INTf;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_CRC_INT_3].mask_reg        = FMAC_FMAC_INTERRUPT_MASK_REGISTER_8r;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_CRC_INT_3].mask_reg_index  = 0;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_CRC_INT_3].mask_field      = TX_FDRC_IF_CRC_INT_MASKf;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_CRC_INT_3].bit_in_field    = 3;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_CRC_INT_3].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_CRC_INT_3].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_CRC_INT_3].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_CRC_INT_3].statistics_count            = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_CRC_INT_3].storm_nominal_count         = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_CRC_INT_3].storm_detection_occurrences = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_CRC_INT_3].storm_detection_start_time  = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_CRC_INT_3].statistics_count            , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_CRC_INT_3].storm_nominal_count         , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_CRC_INT_3].storm_detection_occurrences , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_CRC_INT_3].storm_detection_start_time  , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_PARITY_INT_0].name = "FMAC_FMAC_8_TxFdrcIfParity_Int_0";
#endif
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_PARITY_INT_0].id              = FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_PARITY_INT_0;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_PARITY_INT_0].reg             = FMAC_FMAC_INTERRUPT_REGISTER_8r;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_PARITY_INT_0].reg_test        = FMAC_FMAC_INTERRUPT_REGISTER_8_TESTr;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_PARITY_INT_0].reg_index       = 0;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_PARITY_INT_0].field           = TX_FDRC_IF_PARITY_INTf;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_PARITY_INT_0].mask_reg        = FMAC_FMAC_INTERRUPT_MASK_REGISTER_8r;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_PARITY_INT_0].mask_reg_index  = 0;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_PARITY_INT_0].mask_field      = TX_FDRC_IF_PARITY_INT_MASKf;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_PARITY_INT_0].bit_in_field    = 0;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_PARITY_INT_0].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_PARITY_INT_0].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_PARITY_INT_0].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_PARITY_INT_0].statistics_count            = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_PARITY_INT_0].storm_nominal_count         = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_PARITY_INT_0].storm_detection_occurrences = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_PARITY_INT_0].storm_detection_start_time  = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_PARITY_INT_0].statistics_count            , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_PARITY_INT_0].storm_nominal_count         , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_PARITY_INT_0].storm_detection_occurrences , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_PARITY_INT_0].storm_detection_start_time  , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_PARITY_INT_1].name = "FMAC_FMAC_8_TxFdrcIfParity_Int_1";
#endif
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_PARITY_INT_1].id              = FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_PARITY_INT_1;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_PARITY_INT_1].reg             = FMAC_FMAC_INTERRUPT_REGISTER_8r;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_PARITY_INT_1].reg_test        = FMAC_FMAC_INTERRUPT_REGISTER_8_TESTr;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_PARITY_INT_1].reg_index       = 0;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_PARITY_INT_1].field           = TX_FDRC_IF_PARITY_INTf;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_PARITY_INT_1].mask_reg        = FMAC_FMAC_INTERRUPT_MASK_REGISTER_8r;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_PARITY_INT_1].mask_reg_index  = 0;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_PARITY_INT_1].mask_field      = TX_FDRC_IF_PARITY_INT_MASKf;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_PARITY_INT_1].bit_in_field    = 1;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_PARITY_INT_1].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_PARITY_INT_1].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_PARITY_INT_1].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_PARITY_INT_1].statistics_count            = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_PARITY_INT_1].storm_nominal_count         = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_PARITY_INT_1].storm_detection_occurrences = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_PARITY_INT_1].storm_detection_start_time  = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_PARITY_INT_1].statistics_count            , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_PARITY_INT_1].storm_nominal_count         , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_PARITY_INT_1].storm_detection_occurrences , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_PARITY_INT_1].storm_detection_start_time  , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_PARITY_INT_2].name = "FMAC_FMAC_8_TxFdrcIfParity_Int_2";
#endif
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_PARITY_INT_2].id              = FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_PARITY_INT_2;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_PARITY_INT_2].reg             = FMAC_FMAC_INTERRUPT_REGISTER_8r;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_PARITY_INT_2].reg_test        = FMAC_FMAC_INTERRUPT_REGISTER_8_TESTr;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_PARITY_INT_2].reg_index       = 0;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_PARITY_INT_2].field           = TX_FDRC_IF_PARITY_INTf;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_PARITY_INT_2].mask_reg        = FMAC_FMAC_INTERRUPT_MASK_REGISTER_8r;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_PARITY_INT_2].mask_reg_index  = 0;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_PARITY_INT_2].mask_field      = TX_FDRC_IF_PARITY_INT_MASKf;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_PARITY_INT_2].bit_in_field    = 2;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_PARITY_INT_2].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_PARITY_INT_2].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_PARITY_INT_2].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_PARITY_INT_2].statistics_count            = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_PARITY_INT_2].storm_nominal_count         = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_PARITY_INT_2].storm_detection_occurrences = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_PARITY_INT_2].storm_detection_start_time  = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_PARITY_INT_2].statistics_count            , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_PARITY_INT_2].storm_nominal_count         , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_PARITY_INT_2].storm_detection_occurrences , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_PARITY_INT_2].storm_detection_start_time  , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_PARITY_INT_3].name = "FMAC_FMAC_8_TxFdrcIfParity_Int_3";
#endif
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_PARITY_INT_3].id              = FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_PARITY_INT_3;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_PARITY_INT_3].reg             = FMAC_FMAC_INTERRUPT_REGISTER_8r;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_PARITY_INT_3].reg_test        = FMAC_FMAC_INTERRUPT_REGISTER_8_TESTr;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_PARITY_INT_3].reg_index       = 0;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_PARITY_INT_3].field           = TX_FDRC_IF_PARITY_INTf;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_PARITY_INT_3].mask_reg        = FMAC_FMAC_INTERRUPT_MASK_REGISTER_8r;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_PARITY_INT_3].mask_reg_index  = 0;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_PARITY_INT_3].mask_field      = TX_FDRC_IF_PARITY_INT_MASKf;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_PARITY_INT_3].bit_in_field    = 3;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_PARITY_INT_3].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_PARITY_INT_3].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_PARITY_INT_3].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_PARITY_INT_3].statistics_count            = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_PARITY_INT_3].storm_nominal_count         = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_PARITY_INT_3].storm_detection_occurrences = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_PARITY_INT_3].storm_detection_start_time  = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_PARITY_INT_3].statistics_count            , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_PARITY_INT_3].storm_nominal_count         , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_PARITY_INT_3].storm_detection_occurrences , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_PARITY_INT_3].storm_detection_start_time  , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_FAULT_INT_0].name = "FMAC_FMAC_8_TxFdrcIfFault_Int_0";
#endif
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_FAULT_INT_0].id              = FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_FAULT_INT_0;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_FAULT_INT_0].reg             = FMAC_FMAC_INTERRUPT_REGISTER_8r;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_FAULT_INT_0].reg_test        = FMAC_FMAC_INTERRUPT_REGISTER_8_TESTr;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_FAULT_INT_0].reg_index       = 0;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_FAULT_INT_0].field           = TX_FDRC_IF_FAULT_INTf;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_FAULT_INT_0].mask_reg        = FMAC_FMAC_INTERRUPT_MASK_REGISTER_8r;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_FAULT_INT_0].mask_reg_index  = 0;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_FAULT_INT_0].mask_field      = TX_FDRC_IF_FAULT_INT_MASKf;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_FAULT_INT_0].bit_in_field    = 0;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_FAULT_INT_0].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_FAULT_INT_0].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_FAULT_INT_0].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_FAULT_INT_0].statistics_count            = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_FAULT_INT_0].storm_nominal_count         = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_FAULT_INT_0].storm_detection_occurrences = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_FAULT_INT_0].storm_detection_start_time  = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_FAULT_INT_0].statistics_count            , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_FAULT_INT_0].storm_nominal_count         , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_FAULT_INT_0].storm_detection_occurrences , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_FAULT_INT_0].storm_detection_start_time  , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_FAULT_INT_1].name = "FMAC_FMAC_8_TxFdrcIfFault_Int_1";
#endif
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_FAULT_INT_1].id              = FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_FAULT_INT_1;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_FAULT_INT_1].reg             = FMAC_FMAC_INTERRUPT_REGISTER_8r;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_FAULT_INT_1].reg_test        = FMAC_FMAC_INTERRUPT_REGISTER_8_TESTr;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_FAULT_INT_1].reg_index       = 0;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_FAULT_INT_1].field           = TX_FDRC_IF_FAULT_INTf;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_FAULT_INT_1].mask_reg        = FMAC_FMAC_INTERRUPT_MASK_REGISTER_8r;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_FAULT_INT_1].mask_reg_index  = 0;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_FAULT_INT_1].mask_field      = TX_FDRC_IF_FAULT_INT_MASKf;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_FAULT_INT_1].bit_in_field    = 1;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_FAULT_INT_1].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_FAULT_INT_1].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_FAULT_INT_1].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_FAULT_INT_1].statistics_count            = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_FAULT_INT_1].storm_nominal_count         = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_FAULT_INT_1].storm_detection_occurrences = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_FAULT_INT_1].storm_detection_start_time  = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_FAULT_INT_1].statistics_count            , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_FAULT_INT_1].storm_nominal_count         , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_FAULT_INT_1].storm_detection_occurrences , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_FAULT_INT_1].storm_detection_start_time  , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_FAULT_INT_2].name = "FMAC_FMAC_8_TxFdrcIfFault_Int_2";
#endif
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_FAULT_INT_2].id              = FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_FAULT_INT_2;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_FAULT_INT_2].reg             = FMAC_FMAC_INTERRUPT_REGISTER_8r;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_FAULT_INT_2].reg_test        = FMAC_FMAC_INTERRUPT_REGISTER_8_TESTr;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_FAULT_INT_2].reg_index       = 0;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_FAULT_INT_2].field           = TX_FDRC_IF_FAULT_INTf;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_FAULT_INT_2].mask_reg        = FMAC_FMAC_INTERRUPT_MASK_REGISTER_8r;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_FAULT_INT_2].mask_reg_index  = 0;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_FAULT_INT_2].mask_field      = TX_FDRC_IF_FAULT_INT_MASKf;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_FAULT_INT_2].bit_in_field    = 2;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_FAULT_INT_2].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_FAULT_INT_2].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_FAULT_INT_2].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_FAULT_INT_2].statistics_count            = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_FAULT_INT_2].storm_nominal_count         = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_FAULT_INT_2].storm_detection_occurrences = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_FAULT_INT_2].storm_detection_start_time  = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_FAULT_INT_2].statistics_count            , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_FAULT_INT_2].storm_nominal_count         , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_FAULT_INT_2].storm_detection_occurrences , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_FAULT_INT_2].storm_detection_start_time  , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_FAULT_INT_3].name = "FMAC_FMAC_8_TxFdrcIfFault_Int_3";
#endif
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_FAULT_INT_3].id              = FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_FAULT_INT_3;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_FAULT_INT_3].reg             = FMAC_FMAC_INTERRUPT_REGISTER_8r;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_FAULT_INT_3].reg_test        = FMAC_FMAC_INTERRUPT_REGISTER_8_TESTr;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_FAULT_INT_3].reg_index       = 0;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_FAULT_INT_3].field           = TX_FDRC_IF_FAULT_INTf;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_FAULT_INT_3].mask_reg        = FMAC_FMAC_INTERRUPT_MASK_REGISTER_8r;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_FAULT_INT_3].mask_reg_index  = 0;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_FAULT_INT_3].mask_field      = TX_FDRC_IF_FAULT_INT_MASKf;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_FAULT_INT_3].bit_in_field    = 3;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_FAULT_INT_3].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_FAULT_INT_3].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_FAULT_INT_3].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_FAULT_INT_3].statistics_count            = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_FAULT_INT_3].storm_nominal_count         = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_FAULT_INT_3].storm_detection_occurrences = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_FAULT_INT_3].storm_detection_start_time  = sal_alloc(SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_FAULT_INT_3].statistics_count            , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_FAULT_INT_3].storm_nominal_count         , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_FAULT_INT_3].storm_detection_occurrences , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_FMAC_FMAC_8_TX_FDRC_IF_FAULT_INT_3].storm_detection_start_time  , 0, SOC_DFE_DEFS_GET(unit, nof_instances_mac) * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_ECI_ERROR_ECC].name = "ECI_ErrorEcc";
#endif
    fe3200_interrupts[FE3200_INT_ECI_ERROR_ECC].id              = FE3200_INT_ECI_ERROR_ECC;
    fe3200_interrupts[FE3200_INT_ECI_ERROR_ECC].reg             = ECI_INTERRUPT_REGISTERr;
    fe3200_interrupts[FE3200_INT_ECI_ERROR_ECC].reg_test        = ECI_INTERRUPT_REGISTER_TESTr;
    fe3200_interrupts[FE3200_INT_ECI_ERROR_ECC].reg_index       = 0;
    fe3200_interrupts[FE3200_INT_ECI_ERROR_ECC].field           = ERROR_ECCf;
    fe3200_interrupts[FE3200_INT_ECI_ERROR_ECC].mask_reg        = ECI_INTERRUPT_MASK_REGISTERr;
    fe3200_interrupts[FE3200_INT_ECI_ERROR_ECC].mask_reg_index  = 0;
    fe3200_interrupts[FE3200_INT_ECI_ERROR_ECC].mask_field      = ERROR_ECC_MASKf;
    fe3200_interrupts[FE3200_INT_ECI_ERROR_ECC].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    fe3200_interrupts[FE3200_INT_ECI_ERROR_ECC].vector_id       = 1;
    fe3200_interrupts[FE3200_INT_ECI_ERROR_ECC].vector_info     = &fe3200_interrupt_tree_eci_ecc_vector;
    fe3200_interrupts[FE3200_INT_ECI_ERROR_ECC].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_ECI_ERROR_ECC].statistics_count            = sal_alloc(SOC_FE3200_NOF_INSTANCES_ECI * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_ECI_ERROR_ECC].storm_nominal_count         = sal_alloc(SOC_FE3200_NOF_INSTANCES_ECI * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_ECI_ERROR_ECC].storm_detection_occurrences = sal_alloc(SOC_FE3200_NOF_INSTANCES_ECI * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_ECI_ERROR_ECC].storm_detection_start_time  = sal_alloc(SOC_FE3200_NOF_INSTANCES_ECI * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_ECI_ERROR_ECC].statistics_count            , 0, SOC_FE3200_NOF_INSTANCES_ECI * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_ECI_ERROR_ECC].storm_nominal_count         , 0, SOC_FE3200_NOF_INSTANCES_ECI * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_ECI_ERROR_ECC].storm_detection_occurrences , 0, SOC_FE3200_NOF_INSTANCES_ECI * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_ECI_ERROR_ECC].storm_detection_start_time  , 0, SOC_FE3200_NOF_INSTANCES_ECI * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_ECI_MBU_INT].name = "ECI_MbuInt";
#endif
    fe3200_interrupts[FE3200_INT_ECI_MBU_INT].id              = FE3200_INT_ECI_MBU_INT;
    fe3200_interrupts[FE3200_INT_ECI_MBU_INT].reg             = ECI_INTERRUPT_REGISTERr;
    fe3200_interrupts[FE3200_INT_ECI_MBU_INT].reg_test        = ECI_INTERRUPT_REGISTER_TESTr;
    fe3200_interrupts[FE3200_INT_ECI_MBU_INT].reg_index       = 0;
    fe3200_interrupts[FE3200_INT_ECI_MBU_INT].field           = FIELD_1_1f;
    fe3200_interrupts[FE3200_INT_ECI_MBU_INT].mask_reg        = ECI_INTERRUPT_MASK_REGISTERr;
    fe3200_interrupts[FE3200_INT_ECI_MBU_INT].mask_reg_index  = 0;
    fe3200_interrupts[FE3200_INT_ECI_MBU_INT].mask_field      = MBU_INT_MASKf;
    fe3200_interrupts[FE3200_INT_ECI_MBU_INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    fe3200_interrupts[FE3200_INT_ECI_MBU_INT].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_ECI_MBU_INT].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_ECI_MBU_INT].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_ECI_MBU_INT].statistics_count            = sal_alloc(SOC_FE3200_NOF_INSTANCES_ECI * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_ECI_MBU_INT].storm_nominal_count         = sal_alloc(SOC_FE3200_NOF_INSTANCES_ECI * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_ECI_MBU_INT].storm_detection_occurrences = sal_alloc(SOC_FE3200_NOF_INSTANCES_ECI * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_ECI_MBU_INT].storm_detection_start_time  = sal_alloc(SOC_FE3200_NOF_INSTANCES_ECI * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_ECI_MBU_INT].statistics_count            , 0, SOC_FE3200_NOF_INSTANCES_ECI * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_ECI_MBU_INT].storm_nominal_count         , 0, SOC_FE3200_NOF_INSTANCES_ECI * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_ECI_MBU_INT].storm_detection_occurrences , 0, SOC_FE3200_NOF_INSTANCES_ECI * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_ECI_MBU_INT].storm_detection_start_time  , 0, SOC_FE3200_NOF_INSTANCES_ECI * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_ECI_UC_PLL_LOCKED_LOST].name = "ECI_UcPllLockedLost";
#endif
    fe3200_interrupts[FE3200_INT_ECI_UC_PLL_LOCKED_LOST].id              = FE3200_INT_ECI_UC_PLL_LOCKED_LOST;
    fe3200_interrupts[FE3200_INT_ECI_UC_PLL_LOCKED_LOST].reg             = ECI_INTERRUPT_REGISTERr;
    fe3200_interrupts[FE3200_INT_ECI_UC_PLL_LOCKED_LOST].reg_test        = ECI_INTERRUPT_REGISTER_TESTr;
    fe3200_interrupts[FE3200_INT_ECI_UC_PLL_LOCKED_LOST].reg_index       = 0;
    fe3200_interrupts[FE3200_INT_ECI_UC_PLL_LOCKED_LOST].field           = UC_PLL_LOCKED_LOSTf;
    fe3200_interrupts[FE3200_INT_ECI_UC_PLL_LOCKED_LOST].mask_reg        = ECI_INTERRUPT_MASK_REGISTERr;
    fe3200_interrupts[FE3200_INT_ECI_UC_PLL_LOCKED_LOST].mask_reg_index  = 0;
    fe3200_interrupts[FE3200_INT_ECI_UC_PLL_LOCKED_LOST].mask_field      = UC_PLL_LOCKED_LOST_MASKf;
    fe3200_interrupts[FE3200_INT_ECI_UC_PLL_LOCKED_LOST].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    fe3200_interrupts[FE3200_INT_ECI_UC_PLL_LOCKED_LOST].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_ECI_UC_PLL_LOCKED_LOST].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_ECI_UC_PLL_LOCKED_LOST].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_ECI_UC_PLL_LOCKED_LOST].statistics_count            = sal_alloc(SOC_FE3200_NOF_INSTANCES_ECI * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_ECI_UC_PLL_LOCKED_LOST].storm_nominal_count         = sal_alloc(SOC_FE3200_NOF_INSTANCES_ECI * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_ECI_UC_PLL_LOCKED_LOST].storm_detection_occurrences = sal_alloc(SOC_FE3200_NOF_INSTANCES_ECI * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_ECI_UC_PLL_LOCKED_LOST].storm_detection_start_time  = sal_alloc(SOC_FE3200_NOF_INSTANCES_ECI * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_ECI_UC_PLL_LOCKED_LOST].statistics_count            , 0, SOC_FE3200_NOF_INSTANCES_ECI * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_ECI_UC_PLL_LOCKED_LOST].storm_nominal_count         , 0, SOC_FE3200_NOF_INSTANCES_ECI * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_ECI_UC_PLL_LOCKED_LOST].storm_detection_occurrences , 0, SOC_FE3200_NOF_INSTANCES_ECI * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_ECI_UC_PLL_LOCKED_LOST].storm_detection_start_time  , 0, SOC_FE3200_NOF_INSTANCES_ECI * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_ECI_CORE_PLL_LOCKED_LOST].name = "ECI_CorePllLockedLost";
#endif
    fe3200_interrupts[FE3200_INT_ECI_CORE_PLL_LOCKED_LOST].id              = FE3200_INT_ECI_CORE_PLL_LOCKED_LOST;
    fe3200_interrupts[FE3200_INT_ECI_CORE_PLL_LOCKED_LOST].reg             = ECI_INTERRUPT_REGISTERr;
    fe3200_interrupts[FE3200_INT_ECI_CORE_PLL_LOCKED_LOST].reg_test        = ECI_INTERRUPT_REGISTER_TESTr;
    fe3200_interrupts[FE3200_INT_ECI_CORE_PLL_LOCKED_LOST].reg_index       = 0;
    fe3200_interrupts[FE3200_INT_ECI_CORE_PLL_LOCKED_LOST].field           = CORE_PLL_LOCKED_LOSTf;
    fe3200_interrupts[FE3200_INT_ECI_CORE_PLL_LOCKED_LOST].mask_reg        = ECI_INTERRUPT_MASK_REGISTERr;
    fe3200_interrupts[FE3200_INT_ECI_CORE_PLL_LOCKED_LOST].mask_reg_index  = 0;
    fe3200_interrupts[FE3200_INT_ECI_CORE_PLL_LOCKED_LOST].mask_field      = CORE_PLL_LOCKED_LOST_MASKf;
    fe3200_interrupts[FE3200_INT_ECI_CORE_PLL_LOCKED_LOST].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    fe3200_interrupts[FE3200_INT_ECI_CORE_PLL_LOCKED_LOST].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_ECI_CORE_PLL_LOCKED_LOST].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_ECI_CORE_PLL_LOCKED_LOST].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_ECI_CORE_PLL_LOCKED_LOST].statistics_count            = sal_alloc(SOC_FE3200_NOF_INSTANCES_ECI * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_ECI_CORE_PLL_LOCKED_LOST].storm_nominal_count         = sal_alloc(SOC_FE3200_NOF_INSTANCES_ECI * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_ECI_CORE_PLL_LOCKED_LOST].storm_detection_occurrences = sal_alloc(SOC_FE3200_NOF_INSTANCES_ECI * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_ECI_CORE_PLL_LOCKED_LOST].storm_detection_start_time  = sal_alloc(SOC_FE3200_NOF_INSTANCES_ECI * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_ECI_CORE_PLL_LOCKED_LOST].statistics_count            , 0, SOC_FE3200_NOF_INSTANCES_ECI * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_ECI_CORE_PLL_LOCKED_LOST].storm_nominal_count         , 0, SOC_FE3200_NOF_INSTANCES_ECI * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_ECI_CORE_PLL_LOCKED_LOST].storm_detection_occurrences , 0, SOC_FE3200_NOF_INSTANCES_ECI * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_ECI_CORE_PLL_LOCKED_LOST].storm_detection_start_time  , 0, SOC_FE3200_NOF_INSTANCES_ECI * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_ECI_MISC_PLL_0_LOCKED_LOST].name = "ECI_MiscPll0LockedLost";
#endif
    fe3200_interrupts[FE3200_INT_ECI_MISC_PLL_0_LOCKED_LOST].id              = FE3200_INT_ECI_MISC_PLL_0_LOCKED_LOST;
    fe3200_interrupts[FE3200_INT_ECI_MISC_PLL_0_LOCKED_LOST].reg             = ECI_INTERRUPT_REGISTERr;
    fe3200_interrupts[FE3200_INT_ECI_MISC_PLL_0_LOCKED_LOST].reg_test        = ECI_INTERRUPT_REGISTER_TESTr;
    fe3200_interrupts[FE3200_INT_ECI_MISC_PLL_0_LOCKED_LOST].reg_index       = 0;
    fe3200_interrupts[FE3200_INT_ECI_MISC_PLL_0_LOCKED_LOST].field           = MISC_PLL_0_LOCKED_LOSTf;
    fe3200_interrupts[FE3200_INT_ECI_MISC_PLL_0_LOCKED_LOST].mask_reg        = ECI_INTERRUPT_MASK_REGISTERr;
    fe3200_interrupts[FE3200_INT_ECI_MISC_PLL_0_LOCKED_LOST].mask_reg_index  = 0;
    fe3200_interrupts[FE3200_INT_ECI_MISC_PLL_0_LOCKED_LOST].mask_field      = MISC_PLL_0_LOCKED_LOST_MASKf;
    fe3200_interrupts[FE3200_INT_ECI_MISC_PLL_0_LOCKED_LOST].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    fe3200_interrupts[FE3200_INT_ECI_MISC_PLL_0_LOCKED_LOST].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_ECI_MISC_PLL_0_LOCKED_LOST].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_ECI_MISC_PLL_0_LOCKED_LOST].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_ECI_MISC_PLL_0_LOCKED_LOST].statistics_count            = sal_alloc(SOC_FE3200_NOF_INSTANCES_ECI * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_ECI_MISC_PLL_0_LOCKED_LOST].storm_nominal_count         = sal_alloc(SOC_FE3200_NOF_INSTANCES_ECI * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_ECI_MISC_PLL_0_LOCKED_LOST].storm_detection_occurrences = sal_alloc(SOC_FE3200_NOF_INSTANCES_ECI * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_ECI_MISC_PLL_0_LOCKED_LOST].storm_detection_start_time  = sal_alloc(SOC_FE3200_NOF_INSTANCES_ECI * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_ECI_MISC_PLL_0_LOCKED_LOST].statistics_count            , 0, SOC_FE3200_NOF_INSTANCES_ECI * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_ECI_MISC_PLL_0_LOCKED_LOST].storm_nominal_count         , 0, SOC_FE3200_NOF_INSTANCES_ECI * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_ECI_MISC_PLL_0_LOCKED_LOST].storm_detection_occurrences , 0, SOC_FE3200_NOF_INSTANCES_ECI * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_ECI_MISC_PLL_0_LOCKED_LOST].storm_detection_start_time  , 0, SOC_FE3200_NOF_INSTANCES_ECI * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_ECI_MISC_PLL_1_LOCKED_LOST].name = "ECI_MiscPll1LockedLost";
#endif
    fe3200_interrupts[FE3200_INT_ECI_MISC_PLL_1_LOCKED_LOST].id              = FE3200_INT_ECI_MISC_PLL_1_LOCKED_LOST;
    fe3200_interrupts[FE3200_INT_ECI_MISC_PLL_1_LOCKED_LOST].reg             = ECI_INTERRUPT_REGISTERr;
    fe3200_interrupts[FE3200_INT_ECI_MISC_PLL_1_LOCKED_LOST].reg_test        = ECI_INTERRUPT_REGISTER_TESTr;
    fe3200_interrupts[FE3200_INT_ECI_MISC_PLL_1_LOCKED_LOST].reg_index       = 0;
    fe3200_interrupts[FE3200_INT_ECI_MISC_PLL_1_LOCKED_LOST].field           = MISC_PLL_1_LOCKED_LOSTf;
    fe3200_interrupts[FE3200_INT_ECI_MISC_PLL_1_LOCKED_LOST].mask_reg        = ECI_INTERRUPT_MASK_REGISTERr;
    fe3200_interrupts[FE3200_INT_ECI_MISC_PLL_1_LOCKED_LOST].mask_reg_index  = 0;
    fe3200_interrupts[FE3200_INT_ECI_MISC_PLL_1_LOCKED_LOST].mask_field      = MISC_PLL_1_LOCKED_LOST_MASKf;
    fe3200_interrupts[FE3200_INT_ECI_MISC_PLL_1_LOCKED_LOST].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    fe3200_interrupts[FE3200_INT_ECI_MISC_PLL_1_LOCKED_LOST].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_ECI_MISC_PLL_1_LOCKED_LOST].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_ECI_MISC_PLL_1_LOCKED_LOST].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_ECI_MISC_PLL_1_LOCKED_LOST].statistics_count            = sal_alloc(SOC_FE3200_NOF_INSTANCES_ECI * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_ECI_MISC_PLL_1_LOCKED_LOST].storm_nominal_count         = sal_alloc(SOC_FE3200_NOF_INSTANCES_ECI * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_ECI_MISC_PLL_1_LOCKED_LOST].storm_detection_occurrences = sal_alloc(SOC_FE3200_NOF_INSTANCES_ECI * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_ECI_MISC_PLL_1_LOCKED_LOST].storm_detection_start_time  = sal_alloc(SOC_FE3200_NOF_INSTANCES_ECI * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_ECI_MISC_PLL_1_LOCKED_LOST].statistics_count            , 0, SOC_FE3200_NOF_INSTANCES_ECI * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_ECI_MISC_PLL_1_LOCKED_LOST].storm_nominal_count         , 0, SOC_FE3200_NOF_INSTANCES_ECI * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_ECI_MISC_PLL_1_LOCKED_LOST].storm_detection_occurrences , 0, SOC_FE3200_NOF_INSTANCES_ECI * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_ECI_MISC_PLL_1_LOCKED_LOST].storm_detection_start_time  , 0, SOC_FE3200_NOF_INSTANCES_ECI * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_ECI_MISC_PLL_2_LOCKED_LOST].name = "ECI_MiscPll2LockedLost";
#endif
    fe3200_interrupts[FE3200_INT_ECI_MISC_PLL_2_LOCKED_LOST].id              = FE3200_INT_ECI_MISC_PLL_2_LOCKED_LOST;
    fe3200_interrupts[FE3200_INT_ECI_MISC_PLL_2_LOCKED_LOST].reg             = ECI_INTERRUPT_REGISTERr;
    fe3200_interrupts[FE3200_INT_ECI_MISC_PLL_2_LOCKED_LOST].reg_test        = ECI_INTERRUPT_REGISTER_TESTr;
    fe3200_interrupts[FE3200_INT_ECI_MISC_PLL_2_LOCKED_LOST].reg_index       = 0;
    fe3200_interrupts[FE3200_INT_ECI_MISC_PLL_2_LOCKED_LOST].field           = MISC_PLL_2_LOCKED_LOSTf;
    fe3200_interrupts[FE3200_INT_ECI_MISC_PLL_2_LOCKED_LOST].mask_reg        = ECI_INTERRUPT_MASK_REGISTERr;
    fe3200_interrupts[FE3200_INT_ECI_MISC_PLL_2_LOCKED_LOST].mask_reg_index  = 0;
    fe3200_interrupts[FE3200_INT_ECI_MISC_PLL_2_LOCKED_LOST].mask_field      = MISC_PLL_2_LOCKED_LOST_MASKf;
    fe3200_interrupts[FE3200_INT_ECI_MISC_PLL_2_LOCKED_LOST].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    fe3200_interrupts[FE3200_INT_ECI_MISC_PLL_2_LOCKED_LOST].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_ECI_MISC_PLL_2_LOCKED_LOST].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_ECI_MISC_PLL_2_LOCKED_LOST].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_ECI_MISC_PLL_2_LOCKED_LOST].statistics_count            = sal_alloc(SOC_FE3200_NOF_INSTANCES_ECI * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_ECI_MISC_PLL_2_LOCKED_LOST].storm_nominal_count         = sal_alloc(SOC_FE3200_NOF_INSTANCES_ECI * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_ECI_MISC_PLL_2_LOCKED_LOST].storm_detection_occurrences = sal_alloc(SOC_FE3200_NOF_INSTANCES_ECI * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_ECI_MISC_PLL_2_LOCKED_LOST].storm_detection_start_time  = sal_alloc(SOC_FE3200_NOF_INSTANCES_ECI * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_ECI_MISC_PLL_2_LOCKED_LOST].statistics_count            , 0, SOC_FE3200_NOF_INSTANCES_ECI * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_ECI_MISC_PLL_2_LOCKED_LOST].storm_nominal_count         , 0, SOC_FE3200_NOF_INSTANCES_ECI * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_ECI_MISC_PLL_2_LOCKED_LOST].storm_detection_occurrences , 0, SOC_FE3200_NOF_INSTANCES_ECI * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_ECI_MISC_PLL_2_LOCKED_LOST].storm_detection_start_time  , 0, SOC_FE3200_NOF_INSTANCES_ECI * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_ECI_MISC_PLL_3_LOCKED_LOST].name = "ECI_MiscPll3LockedLost";
#endif
    fe3200_interrupts[FE3200_INT_ECI_MISC_PLL_3_LOCKED_LOST].id              = FE3200_INT_ECI_MISC_PLL_3_LOCKED_LOST;
    fe3200_interrupts[FE3200_INT_ECI_MISC_PLL_3_LOCKED_LOST].reg             = ECI_INTERRUPT_REGISTERr;
    fe3200_interrupts[FE3200_INT_ECI_MISC_PLL_3_LOCKED_LOST].reg_test        = ECI_INTERRUPT_REGISTER_TESTr;
    fe3200_interrupts[FE3200_INT_ECI_MISC_PLL_3_LOCKED_LOST].reg_index       = 0;
    fe3200_interrupts[FE3200_INT_ECI_MISC_PLL_3_LOCKED_LOST].field           = MISC_PLL_3_LOCKED_LOSTf;
    fe3200_interrupts[FE3200_INT_ECI_MISC_PLL_3_LOCKED_LOST].mask_reg        = ECI_INTERRUPT_MASK_REGISTERr;
    fe3200_interrupts[FE3200_INT_ECI_MISC_PLL_3_LOCKED_LOST].mask_reg_index  = 0;
    fe3200_interrupts[FE3200_INT_ECI_MISC_PLL_3_LOCKED_LOST].mask_field      = MISC_PLL_3_LOCKED_LOST_MASKf;
    fe3200_interrupts[FE3200_INT_ECI_MISC_PLL_3_LOCKED_LOST].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    fe3200_interrupts[FE3200_INT_ECI_MISC_PLL_3_LOCKED_LOST].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_ECI_MISC_PLL_3_LOCKED_LOST].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_ECI_MISC_PLL_3_LOCKED_LOST].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_ECI_MISC_PLL_3_LOCKED_LOST].statistics_count            = sal_alloc(SOC_FE3200_NOF_INSTANCES_ECI * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_ECI_MISC_PLL_3_LOCKED_LOST].storm_nominal_count         = sal_alloc(SOC_FE3200_NOF_INSTANCES_ECI * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_ECI_MISC_PLL_3_LOCKED_LOST].storm_detection_occurrences = sal_alloc(SOC_FE3200_NOF_INSTANCES_ECI * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_ECI_MISC_PLL_3_LOCKED_LOST].storm_detection_start_time  = sal_alloc(SOC_FE3200_NOF_INSTANCES_ECI * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_ECI_MISC_PLL_3_LOCKED_LOST].statistics_count            , 0, SOC_FE3200_NOF_INSTANCES_ECI * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_ECI_MISC_PLL_3_LOCKED_LOST].storm_nominal_count         , 0, SOC_FE3200_NOF_INSTANCES_ECI * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_ECI_MISC_PLL_3_LOCKED_LOST].storm_detection_occurrences , 0, SOC_FE3200_NOF_INSTANCES_ECI * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_ECI_MISC_PLL_3_LOCKED_LOST].storm_detection_start_time  , 0, SOC_FE3200_NOF_INSTANCES_ECI * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_ECI_MISC_PLL_4_LOCKED_LOST].name = "ECI_MiscPll4LockedLost";
#endif
    fe3200_interrupts[FE3200_INT_ECI_MISC_PLL_4_LOCKED_LOST].id              = FE3200_INT_ECI_MISC_PLL_4_LOCKED_LOST;
    fe3200_interrupts[FE3200_INT_ECI_MISC_PLL_4_LOCKED_LOST].reg             = ECI_INTERRUPT_REGISTERr;
    fe3200_interrupts[FE3200_INT_ECI_MISC_PLL_4_LOCKED_LOST].reg_test        = ECI_INTERRUPT_REGISTER_TESTr;
    fe3200_interrupts[FE3200_INT_ECI_MISC_PLL_4_LOCKED_LOST].reg_index       = 0;
    fe3200_interrupts[FE3200_INT_ECI_MISC_PLL_4_LOCKED_LOST].field           = MISC_PLL_4_LOCKED_LOSTf;
    fe3200_interrupts[FE3200_INT_ECI_MISC_PLL_4_LOCKED_LOST].mask_reg        = ECI_INTERRUPT_MASK_REGISTERr;
    fe3200_interrupts[FE3200_INT_ECI_MISC_PLL_4_LOCKED_LOST].mask_reg_index  = 0;
    fe3200_interrupts[FE3200_INT_ECI_MISC_PLL_4_LOCKED_LOST].mask_field      = MISC_PLL_4_LOCKED_LOST_MASKf;
    fe3200_interrupts[FE3200_INT_ECI_MISC_PLL_4_LOCKED_LOST].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    fe3200_interrupts[FE3200_INT_ECI_MISC_PLL_4_LOCKED_LOST].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_ECI_MISC_PLL_4_LOCKED_LOST].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_ECI_MISC_PLL_4_LOCKED_LOST].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_ECI_MISC_PLL_4_LOCKED_LOST].statistics_count            = sal_alloc(SOC_FE3200_NOF_INSTANCES_ECI * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_ECI_MISC_PLL_4_LOCKED_LOST].storm_nominal_count         = sal_alloc(SOC_FE3200_NOF_INSTANCES_ECI * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_ECI_MISC_PLL_4_LOCKED_LOST].storm_detection_occurrences = sal_alloc(SOC_FE3200_NOF_INSTANCES_ECI * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_ECI_MISC_PLL_4_LOCKED_LOST].storm_detection_start_time  = sal_alloc(SOC_FE3200_NOF_INSTANCES_ECI * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_ECI_MISC_PLL_4_LOCKED_LOST].statistics_count            , 0, SOC_FE3200_NOF_INSTANCES_ECI * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_ECI_MISC_PLL_4_LOCKED_LOST].storm_nominal_count         , 0, SOC_FE3200_NOF_INSTANCES_ECI * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_ECI_MISC_PLL_4_LOCKED_LOST].storm_detection_occurrences , 0, SOC_FE3200_NOF_INSTANCES_ECI * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_ECI_MISC_PLL_4_LOCKED_LOST].storm_detection_start_time  , 0, SOC_FE3200_NOF_INSTANCES_ECI * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_ECI_MISC_PLL_5_LOCKED_LOST].name = "ECI_MiscPll5LockedLost";
#endif
    fe3200_interrupts[FE3200_INT_ECI_MISC_PLL_5_LOCKED_LOST].id              = FE3200_INT_ECI_MISC_PLL_5_LOCKED_LOST;
    fe3200_interrupts[FE3200_INT_ECI_MISC_PLL_5_LOCKED_LOST].reg             = ECI_INTERRUPT_REGISTERr;
    fe3200_interrupts[FE3200_INT_ECI_MISC_PLL_5_LOCKED_LOST].reg_test        = ECI_INTERRUPT_REGISTER_TESTr;
    fe3200_interrupts[FE3200_INT_ECI_MISC_PLL_5_LOCKED_LOST].reg_index       = 0;
    fe3200_interrupts[FE3200_INT_ECI_MISC_PLL_5_LOCKED_LOST].field           = MISC_PLL_5_LOCKED_LOSTf;
    fe3200_interrupts[FE3200_INT_ECI_MISC_PLL_5_LOCKED_LOST].mask_reg        = ECI_INTERRUPT_MASK_REGISTERr;
    fe3200_interrupts[FE3200_INT_ECI_MISC_PLL_5_LOCKED_LOST].mask_reg_index  = 0;
    fe3200_interrupts[FE3200_INT_ECI_MISC_PLL_5_LOCKED_LOST].mask_field      = MISC_PLL_5_LOCKED_LOST_MASKf;
    fe3200_interrupts[FE3200_INT_ECI_MISC_PLL_5_LOCKED_LOST].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    fe3200_interrupts[FE3200_INT_ECI_MISC_PLL_5_LOCKED_LOST].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_ECI_MISC_PLL_5_LOCKED_LOST].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_ECI_MISC_PLL_5_LOCKED_LOST].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_ECI_MISC_PLL_5_LOCKED_LOST].statistics_count            = sal_alloc(SOC_FE3200_NOF_INSTANCES_ECI * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_ECI_MISC_PLL_5_LOCKED_LOST].storm_nominal_count         = sal_alloc(SOC_FE3200_NOF_INSTANCES_ECI * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_ECI_MISC_PLL_5_LOCKED_LOST].storm_detection_occurrences = sal_alloc(SOC_FE3200_NOF_INSTANCES_ECI * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_ECI_MISC_PLL_5_LOCKED_LOST].storm_detection_start_time  = sal_alloc(SOC_FE3200_NOF_INSTANCES_ECI * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_ECI_MISC_PLL_5_LOCKED_LOST].statistics_count            , 0, SOC_FE3200_NOF_INSTANCES_ECI * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_ECI_MISC_PLL_5_LOCKED_LOST].storm_nominal_count         , 0, SOC_FE3200_NOF_INSTANCES_ECI * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_ECI_MISC_PLL_5_LOCKED_LOST].storm_detection_occurrences , 0, SOC_FE3200_NOF_INSTANCES_ECI * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_ECI_MISC_PLL_5_LOCKED_LOST].storm_detection_start_time  , 0, SOC_FE3200_NOF_INSTANCES_ECI * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_ECI_MISC_PLL_6_LOCKED_LOST].name = "ECI_MiscPll6LockedLost";
#endif
    fe3200_interrupts[FE3200_INT_ECI_MISC_PLL_6_LOCKED_LOST].id              = FE3200_INT_ECI_MISC_PLL_6_LOCKED_LOST;
    fe3200_interrupts[FE3200_INT_ECI_MISC_PLL_6_LOCKED_LOST].reg             = ECI_INTERRUPT_REGISTERr;
    fe3200_interrupts[FE3200_INT_ECI_MISC_PLL_6_LOCKED_LOST].reg_test        = ECI_INTERRUPT_REGISTER_TESTr;
    fe3200_interrupts[FE3200_INT_ECI_MISC_PLL_6_LOCKED_LOST].reg_index       = 0;
    fe3200_interrupts[FE3200_INT_ECI_MISC_PLL_6_LOCKED_LOST].field           = MISC_PLL_6_LOCKED_LOSTf;
    fe3200_interrupts[FE3200_INT_ECI_MISC_PLL_6_LOCKED_LOST].mask_reg        = ECI_INTERRUPT_MASK_REGISTERr;
    fe3200_interrupts[FE3200_INT_ECI_MISC_PLL_6_LOCKED_LOST].mask_reg_index  = 0;
    fe3200_interrupts[FE3200_INT_ECI_MISC_PLL_6_LOCKED_LOST].mask_field      = MISC_PLL_6_LOCKED_LOST_MASKf;
    fe3200_interrupts[FE3200_INT_ECI_MISC_PLL_6_LOCKED_LOST].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    fe3200_interrupts[FE3200_INT_ECI_MISC_PLL_6_LOCKED_LOST].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_ECI_MISC_PLL_6_LOCKED_LOST].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_ECI_MISC_PLL_6_LOCKED_LOST].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_ECI_MISC_PLL_6_LOCKED_LOST].statistics_count            = sal_alloc(SOC_FE3200_NOF_INSTANCES_ECI * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_ECI_MISC_PLL_6_LOCKED_LOST].storm_nominal_count         = sal_alloc(SOC_FE3200_NOF_INSTANCES_ECI * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_ECI_MISC_PLL_6_LOCKED_LOST].storm_detection_occurrences = sal_alloc(SOC_FE3200_NOF_INSTANCES_ECI * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_ECI_MISC_PLL_6_LOCKED_LOST].storm_detection_start_time  = sal_alloc(SOC_FE3200_NOF_INSTANCES_ECI * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_ECI_MISC_PLL_6_LOCKED_LOST].statistics_count            , 0, SOC_FE3200_NOF_INSTANCES_ECI * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_ECI_MISC_PLL_6_LOCKED_LOST].storm_nominal_count         , 0, SOC_FE3200_NOF_INSTANCES_ECI * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_ECI_MISC_PLL_6_LOCKED_LOST].storm_detection_occurrences , 0, SOC_FE3200_NOF_INSTANCES_ECI * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_ECI_MISC_PLL_6_LOCKED_LOST].storm_detection_start_time  , 0, SOC_FE3200_NOF_INSTANCES_ECI * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_ECI_MISC_PLL_7_LOCKED_LOST].name = "ECI_MiscPll7LockedLost";
#endif
    fe3200_interrupts[FE3200_INT_ECI_MISC_PLL_7_LOCKED_LOST].id              = FE3200_INT_ECI_MISC_PLL_7_LOCKED_LOST;
    fe3200_interrupts[FE3200_INT_ECI_MISC_PLL_7_LOCKED_LOST].reg             = ECI_INTERRUPT_REGISTERr;
    fe3200_interrupts[FE3200_INT_ECI_MISC_PLL_7_LOCKED_LOST].reg_test        = ECI_INTERRUPT_REGISTER_TESTr;
    fe3200_interrupts[FE3200_INT_ECI_MISC_PLL_7_LOCKED_LOST].reg_index       = 0;
    fe3200_interrupts[FE3200_INT_ECI_MISC_PLL_7_LOCKED_LOST].field           = MISC_PLL_7_LOCKED_LOSTf;
    fe3200_interrupts[FE3200_INT_ECI_MISC_PLL_7_LOCKED_LOST].mask_reg        = ECI_INTERRUPT_MASK_REGISTERr;
    fe3200_interrupts[FE3200_INT_ECI_MISC_PLL_7_LOCKED_LOST].mask_reg_index  = 0;
    fe3200_interrupts[FE3200_INT_ECI_MISC_PLL_7_LOCKED_LOST].mask_field      = MISC_PLL_7_LOCKED_LOST_MASKf;
    fe3200_interrupts[FE3200_INT_ECI_MISC_PLL_7_LOCKED_LOST].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    fe3200_interrupts[FE3200_INT_ECI_MISC_PLL_7_LOCKED_LOST].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_ECI_MISC_PLL_7_LOCKED_LOST].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_ECI_MISC_PLL_7_LOCKED_LOST].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_ECI_MISC_PLL_7_LOCKED_LOST].statistics_count            = sal_alloc(SOC_FE3200_NOF_INSTANCES_ECI * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_ECI_MISC_PLL_7_LOCKED_LOST].storm_nominal_count         = sal_alloc(SOC_FE3200_NOF_INSTANCES_ECI * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_ECI_MISC_PLL_7_LOCKED_LOST].storm_detection_occurrences = sal_alloc(SOC_FE3200_NOF_INSTANCES_ECI * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_ECI_MISC_PLL_7_LOCKED_LOST].storm_detection_start_time  = sal_alloc(SOC_FE3200_NOF_INSTANCES_ECI * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_ECI_MISC_PLL_7_LOCKED_LOST].statistics_count            , 0, SOC_FE3200_NOF_INSTANCES_ECI * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_ECI_MISC_PLL_7_LOCKED_LOST].storm_nominal_count         , 0, SOC_FE3200_NOF_INSTANCES_ECI * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_ECI_MISC_PLL_7_LOCKED_LOST].storm_detection_occurrences , 0, SOC_FE3200_NOF_INSTANCES_ECI * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_ECI_MISC_PLL_7_LOCKED_LOST].storm_detection_start_time  , 0, SOC_FE3200_NOF_INSTANCES_ECI * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_ECI_MISC_PLL_8_LOCKED_LOST].name = "ECI_MiscPll8LockedLost";
#endif
    fe3200_interrupts[FE3200_INT_ECI_MISC_PLL_8_LOCKED_LOST].id              = FE3200_INT_ECI_MISC_PLL_8_LOCKED_LOST;
    fe3200_interrupts[FE3200_INT_ECI_MISC_PLL_8_LOCKED_LOST].reg             = ECI_INTERRUPT_REGISTERr;
    fe3200_interrupts[FE3200_INT_ECI_MISC_PLL_8_LOCKED_LOST].reg_test        = ECI_INTERRUPT_REGISTER_TESTr;
    fe3200_interrupts[FE3200_INT_ECI_MISC_PLL_8_LOCKED_LOST].reg_index       = 0;
    fe3200_interrupts[FE3200_INT_ECI_MISC_PLL_8_LOCKED_LOST].field           = MISC_PLL_8_LOCKED_LOSTf;
    fe3200_interrupts[FE3200_INT_ECI_MISC_PLL_8_LOCKED_LOST].mask_reg        = ECI_INTERRUPT_MASK_REGISTERr;
    fe3200_interrupts[FE3200_INT_ECI_MISC_PLL_8_LOCKED_LOST].mask_reg_index  = 0;
    fe3200_interrupts[FE3200_INT_ECI_MISC_PLL_8_LOCKED_LOST].mask_field      = MISC_PLL_8_LOCKED_LOST_MASKf;
    fe3200_interrupts[FE3200_INT_ECI_MISC_PLL_8_LOCKED_LOST].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    fe3200_interrupts[FE3200_INT_ECI_MISC_PLL_8_LOCKED_LOST].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_ECI_MISC_PLL_8_LOCKED_LOST].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_ECI_MISC_PLL_8_LOCKED_LOST].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_ECI_MISC_PLL_8_LOCKED_LOST].statistics_count            = sal_alloc(SOC_FE3200_NOF_INSTANCES_ECI * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_ECI_MISC_PLL_8_LOCKED_LOST].storm_nominal_count         = sal_alloc(SOC_FE3200_NOF_INSTANCES_ECI * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_ECI_MISC_PLL_8_LOCKED_LOST].storm_detection_occurrences = sal_alloc(SOC_FE3200_NOF_INSTANCES_ECI * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_ECI_MISC_PLL_8_LOCKED_LOST].storm_detection_start_time  = sal_alloc(SOC_FE3200_NOF_INSTANCES_ECI * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_ECI_MISC_PLL_8_LOCKED_LOST].statistics_count            , 0, SOC_FE3200_NOF_INSTANCES_ECI * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_ECI_MISC_PLL_8_LOCKED_LOST].storm_nominal_count         , 0, SOC_FE3200_NOF_INSTANCES_ECI * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_ECI_MISC_PLL_8_LOCKED_LOST].storm_detection_occurrences , 0, SOC_FE3200_NOF_INSTANCES_ECI * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_ECI_MISC_PLL_8_LOCKED_LOST].storm_detection_start_time  , 0, SOC_FE3200_NOF_INSTANCES_ECI * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_ECI_MISC_PLL_9_LOCKED_LOST].name = "ECI_MiscPll9LockedLost";
#endif
    fe3200_interrupts[FE3200_INT_ECI_MISC_PLL_9_LOCKED_LOST].id              = FE3200_INT_ECI_MISC_PLL_9_LOCKED_LOST;
    fe3200_interrupts[FE3200_INT_ECI_MISC_PLL_9_LOCKED_LOST].reg             = ECI_INTERRUPT_REGISTERr;
    fe3200_interrupts[FE3200_INT_ECI_MISC_PLL_9_LOCKED_LOST].reg_test        = ECI_INTERRUPT_REGISTER_TESTr;
    fe3200_interrupts[FE3200_INT_ECI_MISC_PLL_9_LOCKED_LOST].reg_index       = 0;
    fe3200_interrupts[FE3200_INT_ECI_MISC_PLL_9_LOCKED_LOST].field           = MISC_PLL_9_LOCKED_LOSTf;
    fe3200_interrupts[FE3200_INT_ECI_MISC_PLL_9_LOCKED_LOST].mask_reg        = ECI_INTERRUPT_MASK_REGISTERr;
    fe3200_interrupts[FE3200_INT_ECI_MISC_PLL_9_LOCKED_LOST].mask_reg_index  = 0;
    fe3200_interrupts[FE3200_INT_ECI_MISC_PLL_9_LOCKED_LOST].mask_field      = MISC_PLL_9_LOCKED_LOST_MASKf;
    fe3200_interrupts[FE3200_INT_ECI_MISC_PLL_9_LOCKED_LOST].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    fe3200_interrupts[FE3200_INT_ECI_MISC_PLL_9_LOCKED_LOST].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_ECI_MISC_PLL_9_LOCKED_LOST].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_ECI_MISC_PLL_9_LOCKED_LOST].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_ECI_MISC_PLL_9_LOCKED_LOST].statistics_count            = sal_alloc(SOC_FE3200_NOF_INSTANCES_ECI * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_ECI_MISC_PLL_9_LOCKED_LOST].storm_nominal_count         = sal_alloc(SOC_FE3200_NOF_INSTANCES_ECI * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_ECI_MISC_PLL_9_LOCKED_LOST].storm_detection_occurrences = sal_alloc(SOC_FE3200_NOF_INSTANCES_ECI * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_ECI_MISC_PLL_9_LOCKED_LOST].storm_detection_start_time  = sal_alloc(SOC_FE3200_NOF_INSTANCES_ECI * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_ECI_MISC_PLL_9_LOCKED_LOST].statistics_count            , 0, SOC_FE3200_NOF_INSTANCES_ECI * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_ECI_MISC_PLL_9_LOCKED_LOST].storm_nominal_count         , 0, SOC_FE3200_NOF_INSTANCES_ECI * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_ECI_MISC_PLL_9_LOCKED_LOST].storm_detection_occurrences , 0, SOC_FE3200_NOF_INSTANCES_ECI * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_ECI_MISC_PLL_9_LOCKED_LOST].storm_detection_start_time  , 0, SOC_FE3200_NOF_INSTANCES_ECI * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_ECI_ECC_PARITY_ERR_INT].name = "ECI_ECC_ParityErrInt";
#endif
    fe3200_interrupts[FE3200_INT_ECI_ECC_PARITY_ERR_INT].id              = FE3200_INT_ECI_ECC_PARITY_ERR_INT;
    fe3200_interrupts[FE3200_INT_ECI_ECC_PARITY_ERR_INT].reg             = ECI_ECC_INTERRUPT_REGISTERr;
    fe3200_interrupts[FE3200_INT_ECI_ECC_PARITY_ERR_INT].reg_test        = ECI_ECC_INTERRUPT_REGISTER_TESTr;
    fe3200_interrupts[FE3200_INT_ECI_ECC_PARITY_ERR_INT].reg_index       = 0;
    fe3200_interrupts[FE3200_INT_ECI_ECC_PARITY_ERR_INT].field           = PARITY_ERR_INTf;
    fe3200_interrupts[FE3200_INT_ECI_ECC_PARITY_ERR_INT].mask_reg        = ECI_ECC_INTERRUPT_REGISTER_MASKr;
    fe3200_interrupts[FE3200_INT_ECI_ECC_PARITY_ERR_INT].mask_reg_index  = 0;
    fe3200_interrupts[FE3200_INT_ECI_ECC_PARITY_ERR_INT].mask_field      = PARITY_ERR_INT_MASKf;
    fe3200_interrupts[FE3200_INT_ECI_ECC_PARITY_ERR_INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    fe3200_interrupts[FE3200_INT_ECI_ECC_PARITY_ERR_INT].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_ECI_ECC_PARITY_ERR_INT].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_ECI_ECC_PARITY_ERR_INT].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_ECI_ECC_PARITY_ERR_INT].statistics_count            = sal_alloc(SOC_FE3200_NOF_INSTANCES_ECI * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_ECI_ECC_PARITY_ERR_INT].storm_nominal_count         = sal_alloc(SOC_FE3200_NOF_INSTANCES_ECI * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_ECI_ECC_PARITY_ERR_INT].storm_detection_occurrences = sal_alloc(SOC_FE3200_NOF_INSTANCES_ECI * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_ECI_ECC_PARITY_ERR_INT].storm_detection_start_time  = sal_alloc(SOC_FE3200_NOF_INSTANCES_ECI * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_ECI_ECC_PARITY_ERR_INT].statistics_count            , 0, SOC_FE3200_NOF_INSTANCES_ECI * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_ECI_ECC_PARITY_ERR_INT].storm_nominal_count         , 0, SOC_FE3200_NOF_INSTANCES_ECI * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_ECI_ECC_PARITY_ERR_INT].storm_detection_occurrences , 0, SOC_FE3200_NOF_INSTANCES_ECI * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_ECI_ECC_PARITY_ERR_INT].storm_detection_start_time  , 0, SOC_FE3200_NOF_INSTANCES_ECI * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_ECI_ECC_ECC_1B_ERR_INT].name = "ECI_ECC_Ecc_1bErrInt";
#endif
    fe3200_interrupts[FE3200_INT_ECI_ECC_ECC_1B_ERR_INT].id              = FE3200_INT_ECI_ECC_ECC_1B_ERR_INT;
    fe3200_interrupts[FE3200_INT_ECI_ECC_ECC_1B_ERR_INT].reg             = ECI_ECC_INTERRUPT_REGISTERr;
    fe3200_interrupts[FE3200_INT_ECI_ECC_ECC_1B_ERR_INT].reg_test        = ECI_ECC_INTERRUPT_REGISTER_TESTr;
    fe3200_interrupts[FE3200_INT_ECI_ECC_ECC_1B_ERR_INT].reg_index       = 0;
    fe3200_interrupts[FE3200_INT_ECI_ECC_ECC_1B_ERR_INT].field           = ECC_1B_ERR_INTf;
    fe3200_interrupts[FE3200_INT_ECI_ECC_ECC_1B_ERR_INT].mask_reg        = ECI_ECC_INTERRUPT_REGISTER_MASKr;
    fe3200_interrupts[FE3200_INT_ECI_ECC_ECC_1B_ERR_INT].mask_reg_index  = 0;
    fe3200_interrupts[FE3200_INT_ECI_ECC_ECC_1B_ERR_INT].mask_field      = ECC_1B_ERR_INT_MASKf;
    fe3200_interrupts[FE3200_INT_ECI_ECC_ECC_1B_ERR_INT].cnt_reg         = ECI_ECC_1B_ERR_CNTr;
    fe3200_interrupts[FE3200_INT_ECI_ECC_ECC_1B_ERR_INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    fe3200_interrupts[FE3200_INT_ECI_ECC_ECC_1B_ERR_INT].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_ECI_ECC_ECC_1B_ERR_INT].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_ECI_ECC_ECC_1B_ERR_INT].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_ECI_ECC_ECC_1B_ERR_INT].statistics_count            = sal_alloc(SOC_FE3200_NOF_INSTANCES_ECI * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_ECI_ECC_ECC_1B_ERR_INT].storm_nominal_count         = sal_alloc(SOC_FE3200_NOF_INSTANCES_ECI * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_ECI_ECC_ECC_1B_ERR_INT].storm_detection_occurrences = sal_alloc(SOC_FE3200_NOF_INSTANCES_ECI * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_ECI_ECC_ECC_1B_ERR_INT].storm_detection_start_time  = sal_alloc(SOC_FE3200_NOF_INSTANCES_ECI * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_ECI_ECC_ECC_1B_ERR_INT].statistics_count            , 0, SOC_FE3200_NOF_INSTANCES_ECI * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_ECI_ECC_ECC_1B_ERR_INT].storm_nominal_count         , 0, SOC_FE3200_NOF_INSTANCES_ECI * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_ECI_ECC_ECC_1B_ERR_INT].storm_detection_occurrences , 0, SOC_FE3200_NOF_INSTANCES_ECI * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_ECI_ECC_ECC_1B_ERR_INT].storm_detection_start_time  , 0, SOC_FE3200_NOF_INSTANCES_ECI * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    fe3200_interrupts[FE3200_INT_ECI_ECC_ECC_2B_ERR_INT].name = "ECI_ECC_Ecc_2bErrInt";
#endif
    fe3200_interrupts[FE3200_INT_ECI_ECC_ECC_2B_ERR_INT].id              = FE3200_INT_ECI_ECC_ECC_2B_ERR_INT;
    fe3200_interrupts[FE3200_INT_ECI_ECC_ECC_2B_ERR_INT].reg             = ECI_ECC_INTERRUPT_REGISTERr;
    fe3200_interrupts[FE3200_INT_ECI_ECC_ECC_2B_ERR_INT].reg_test        = ECI_ECC_INTERRUPT_REGISTER_TESTr;
    fe3200_interrupts[FE3200_INT_ECI_ECC_ECC_2B_ERR_INT].reg_index       = 0;
    fe3200_interrupts[FE3200_INT_ECI_ECC_ECC_2B_ERR_INT].field           = ECC_2B_ERR_INTf;
    fe3200_interrupts[FE3200_INT_ECI_ECC_ECC_2B_ERR_INT].mask_reg        = ECI_ECC_INTERRUPT_REGISTER_MASKr;
    fe3200_interrupts[FE3200_INT_ECI_ECC_ECC_2B_ERR_INT].mask_reg_index  = 0;
    fe3200_interrupts[FE3200_INT_ECI_ECC_ECC_2B_ERR_INT].mask_field      = ECC_2B_ERR_INT_MASKf;
    fe3200_interrupts[FE3200_INT_ECI_ECC_ECC_2B_ERR_INT].cnt_reg         = ECI_ECC_2B_ERR_CNTr;
    fe3200_interrupts[FE3200_INT_ECI_ECC_ECC_2B_ERR_INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    fe3200_interrupts[FE3200_INT_ECI_ECC_ECC_2B_ERR_INT].vector_id       = 0;
    fe3200_interrupts[FE3200_INT_ECI_ECC_ECC_2B_ERR_INT].vector_info     = NULL;
    fe3200_interrupts[FE3200_INT_ECI_ECC_ECC_2B_ERR_INT].interrupt_clear = soc_interrupt_clear_on_write;
    fe3200_interrupts[FE3200_INT_ECI_ECC_ECC_2B_ERR_INT].statistics_count            = sal_alloc(SOC_FE3200_NOF_INSTANCES_ECI * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_ECI_ECC_ECC_2B_ERR_INT].storm_nominal_count         = sal_alloc(SOC_FE3200_NOF_INSTANCES_ECI * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_ECI_ECC_ECC_2B_ERR_INT].storm_detection_occurrences = sal_alloc(SOC_FE3200_NOF_INSTANCES_ECI * sizeof(uint32), "DPP: interrupts_info allocation");
    fe3200_interrupts[FE3200_INT_ECI_ECC_ECC_2B_ERR_INT].storm_detection_start_time  = sal_alloc(SOC_FE3200_NOF_INSTANCES_ECI * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(fe3200_interrupts[FE3200_INT_ECI_ECC_ECC_2B_ERR_INT].statistics_count            , 0, SOC_FE3200_NOF_INSTANCES_ECI * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_ECI_ECC_ECC_2B_ERR_INT].storm_nominal_count         , 0, SOC_FE3200_NOF_INSTANCES_ECI * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_ECI_ECC_ECC_2B_ERR_INT].storm_detection_occurrences , 0, SOC_FE3200_NOF_INSTANCES_ECI * sizeof(uint32));
    sal_memset(fe3200_interrupts[FE3200_INT_ECI_ECC_ECC_2B_ERR_INT].storm_detection_start_time  , 0, SOC_FE3200_NOF_INSTANCES_ECI * sizeof(uint32));

exit:
    SOCDNX_FUNC_RETURN;
}

void fe3200_interrupts_array_deinit(int unit)
{
    soc_interrupt_db_t *fe3200_interrupts;
    soc_interrupt_tree_t *fe3200_interrupt_tree;
    int inter = 0;
    SOCDNX_INIT_FUNC_DEFS;

    
    if(NULL == SOC_CONTROL(unit)->interrupts_info) {
        SOC_EXIT;
    }

    fe3200_interrupts = SOC_CONTROL(unit)->interrupts_info->interrupt_db_info;
    fe3200_interrupt_tree = SOC_CONTROL(unit)->interrupts_info->interrupt_tree_info;

    for (inter = 0; inter < FE3200_INT_LAST ; inter++) {
        if (fe3200_interrupts[inter].statistics_count != NULL) {
            sal_free(fe3200_interrupts[inter].statistics_count);
            fe3200_interrupts[inter].statistics_count = NULL;
        }
        if (fe3200_interrupts[inter].storm_nominal_count != NULL) {
            sal_free(fe3200_interrupts[inter].storm_nominal_count);
            fe3200_interrupts[inter].storm_nominal_count = NULL;
        }       
        if (fe3200_interrupts[inter].storm_detection_occurrences != NULL) {
            sal_free(fe3200_interrupts[inter].storm_detection_occurrences);
            fe3200_interrupts[inter].storm_detection_occurrences = NULL;
        }
        if (fe3200_interrupts[inter].storm_detection_start_time != NULL) {
            sal_free(fe3200_interrupts[inter].storm_detection_start_time);
            fe3200_interrupts[inter].storm_detection_start_time = NULL;
        }
    }

    if (fe3200_interrupts != NULL) {
        sal_free(fe3200_interrupts);
        SOC_CONTROL(unit)->interrupts_info->interrupt_db_info = NULL;
    }

    if (fe3200_interrupt_tree != NULL) {
        sal_free(fe3200_interrupt_tree);
        SOC_CONTROL(unit)->interrupts_info->interrupt_tree_info = NULL;
    }

    if(SOC_CONTROL(unit)->interrupts_info != NULL) {
        sal_free(SOC_CONTROL(unit)->interrupts_info);
        SOC_CONTROL(unit)->interrupts_info = NULL;
    }

exit:
    SOCDNX_FUNC_RETURN_VOID;
}

#undef _ERR_MSG_MODULE_NAME
