ARM GAS  /tmp/ccgqu3my.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"tim.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.MX_TIM10_Init,"ax",%progbits
  18              		.align	1
  19              		.global	MX_TIM10_Init
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	MX_TIM10_Init:
  27              	.LFB130:
  28              		.file 1 "Core/Src/periphs/tim.c"
   1:Core/Src/periphs/tim.c **** /**
   2:Core/Src/periphs/tim.c ****   ******************************************************************************
   3:Core/Src/periphs/tim.c ****   * File Name          : TIM.c
   4:Core/Src/periphs/tim.c ****   * Description        : This file provides code for the configuration
   5:Core/Src/periphs/tim.c ****   *                      of the TIM instances.
   6:Core/Src/periphs/tim.c ****   ******************************************************************************
   7:Core/Src/periphs/tim.c ****   * @attention
   8:Core/Src/periphs/tim.c ****   *
   9:Core/Src/periphs/tim.c ****   * <h2><center>&copy; Copyright (c) 2020 STMicroelectronics.
  10:Core/Src/periphs/tim.c ****   * All rights reserved.</center></h2>
  11:Core/Src/periphs/tim.c ****   *
  12:Core/Src/periphs/tim.c ****   * This software component is licensed by ST under Ultimate Liberty license
  13:Core/Src/periphs/tim.c ****   * SLA0044, the "License"; You may not use this file except in compliance with
  14:Core/Src/periphs/tim.c ****   * the License. You may obtain a copy of the License at:
  15:Core/Src/periphs/tim.c ****   *                             www.st.com/SLA0044
  16:Core/Src/periphs/tim.c ****   *
  17:Core/Src/periphs/tim.c ****   ******************************************************************************
  18:Core/Src/periphs/tim.c ****   */
  19:Core/Src/periphs/tim.c **** 
  20:Core/Src/periphs/tim.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/periphs/tim.c **** #include "tim.h"
  22:Core/Src/periphs/tim.c **** 
  23:Core/Src/periphs/tim.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/periphs/tim.c **** 
  25:Core/Src/periphs/tim.c **** /* USER CODE END 0 */
  26:Core/Src/periphs/tim.c **** 
  27:Core/Src/periphs/tim.c **** TIM_HandleTypeDef htim1;
  28:Core/Src/periphs/tim.c **** TIM_HandleTypeDef htim2;
  29:Core/Src/periphs/tim.c **** TIM_HandleTypeDef htim3;
  30:Core/Src/periphs/tim.c **** TIM_HandleTypeDef htim4;
ARM GAS  /tmp/ccgqu3my.s 			page 2


  31:Core/Src/periphs/tim.c **** TIM_HandleTypeDef htim8;
  32:Core/Src/periphs/tim.c **** TIM_HandleTypeDef htim9;
  33:Core/Src/periphs/tim.c **** TIM_HandleTypeDef htim10;
  34:Core/Src/periphs/tim.c **** 
  35:Core/Src/periphs/tim.c **** /* TIM10 init function */
  36:Core/Src/periphs/tim.c **** void MX_TIM10_Init(void)
  37:Core/Src/periphs/tim.c **** {
  29              		.loc 1 37 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 08B5     		push	{r3, lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 8
  36              		.cfi_offset 3, -8
  37              		.cfi_offset 14, -4
  38:Core/Src/periphs/tim.c **** 
  39:Core/Src/periphs/tim.c ****   htim10.Instance = TIM10;
  38              		.loc 1 39 3 view .LVU1
  39              		.loc 1 39 19 is_stmt 0 view .LVU2
  40 0002 0A48     		ldr	r0, .L5
  41 0004 0A4B     		ldr	r3, .L5+4
  42 0006 0360     		str	r3, [r0]
  40:Core/Src/periphs/tim.c ****   htim10.Init.Prescaler = 25000;
  43              		.loc 1 40 3 is_stmt 1 view .LVU3
  44              		.loc 1 40 25 is_stmt 0 view .LVU4
  45 0008 46F2A813 		movw	r3, #25000
  46 000c 4360     		str	r3, [r0, #4]
  41:Core/Src/periphs/tim.c ****   htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
  47              		.loc 1 41 3 is_stmt 1 view .LVU5
  48              		.loc 1 41 27 is_stmt 0 view .LVU6
  49 000e 0023     		movs	r3, #0
  50 0010 8360     		str	r3, [r0, #8]
  42:Core/Src/periphs/tim.c ****   htim10.Init.Period = 20000;
  51              		.loc 1 42 3 is_stmt 1 view .LVU7
  52              		.loc 1 42 22 is_stmt 0 view .LVU8
  53 0012 44F62062 		movw	r2, #20000
  54 0016 C260     		str	r2, [r0, #12]
  43:Core/Src/periphs/tim.c ****   htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  55              		.loc 1 43 3 is_stmt 1 view .LVU9
  56              		.loc 1 43 29 is_stmt 0 view .LVU10
  57 0018 0361     		str	r3, [r0, #16]
  44:Core/Src/periphs/tim.c ****   htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  58              		.loc 1 44 3 is_stmt 1 view .LVU11
  59              		.loc 1 44 33 is_stmt 0 view .LVU12
  60 001a 8361     		str	r3, [r0, #24]
  45:Core/Src/periphs/tim.c ****   if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
  61              		.loc 1 45 3 is_stmt 1 view .LVU13
  62              		.loc 1 45 7 is_stmt 0 view .LVU14
  63 001c FFF7FEFF 		bl	HAL_TIM_Base_Init
  64              	.LVL0:
  65              		.loc 1 45 6 view .LVU15
  66 0020 00B9     		cbnz	r0, .L4
  67              	.L1:
  46:Core/Src/periphs/tim.c ****   {
  47:Core/Src/periphs/tim.c ****     Error_Handler();
  48:Core/Src/periphs/tim.c ****   }
ARM GAS  /tmp/ccgqu3my.s 			page 3


  49:Core/Src/periphs/tim.c **** 
  50:Core/Src/periphs/tim.c **** }
  68              		.loc 1 50 1 view .LVU16
  69 0022 08BD     		pop	{r3, pc}
  70              	.L4:
  47:Core/Src/periphs/tim.c ****   }
  71              		.loc 1 47 5 is_stmt 1 view .LVU17
  72 0024 FFF7FEFF 		bl	Error_Handler
  73              	.LVL1:
  74              		.loc 1 50 1 is_stmt 0 view .LVU18
  75 0028 FBE7     		b	.L1
  76              	.L6:
  77 002a 00BF     		.align	2
  78              	.L5:
  79 002c 00000000 		.word	.LANCHOR0
  80 0030 00440140 		.word	1073824768
  81              		.cfi_endproc
  82              	.LFE130:
  84              		.section	.text.MX_TIM1_Init,"ax",%progbits
  85              		.align	1
  86              		.global	MX_TIM1_Init
  87              		.syntax unified
  88              		.thumb
  89              		.thumb_func
  90              		.fpu fpv4-sp-d16
  92              	MX_TIM1_Init:
  93              	.LFB131:
  51:Core/Src/periphs/tim.c **** /* TIM1 init function */
  52:Core/Src/periphs/tim.c **** void MX_TIM1_Init(void)
  53:Core/Src/periphs/tim.c **** {
  94              		.loc 1 53 1 is_stmt 1 view -0
  95              		.cfi_startproc
  96              		@ args = 0, pretend = 0, frame = 48
  97              		@ frame_needed = 0, uses_anonymous_args = 0
  98 0000 00B5     		push	{lr}
  99              	.LCFI1:
 100              		.cfi_def_cfa_offset 4
 101              		.cfi_offset 14, -4
 102 0002 8DB0     		sub	sp, sp, #52
 103              	.LCFI2:
 104              		.cfi_def_cfa_offset 56
  54:Core/Src/periphs/tim.c ****   TIM_Encoder_InitTypeDef sConfig = {0};
 105              		.loc 1 54 3 view .LVU20
 106              		.loc 1 54 27 is_stmt 0 view .LVU21
 107 0004 2422     		movs	r2, #36
 108 0006 0021     		movs	r1, #0
 109 0008 03A8     		add	r0, sp, #12
 110 000a FFF7FEFF 		bl	memset
 111              	.LVL2:
  55:Core/Src/periphs/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 112              		.loc 1 55 3 is_stmt 1 view .LVU22
 113              		.loc 1 55 27 is_stmt 0 view .LVU23
 114 000e 0023     		movs	r3, #0
 115 0010 0193     		str	r3, [sp, #4]
 116 0012 0293     		str	r3, [sp, #8]
  56:Core/Src/periphs/tim.c **** 
  57:Core/Src/periphs/tim.c ****   htim1.Instance = TIM1;
ARM GAS  /tmp/ccgqu3my.s 			page 4


 117              		.loc 1 57 3 is_stmt 1 view .LVU24
 118              		.loc 1 57 18 is_stmt 0 view .LVU25
 119 0014 1248     		ldr	r0, .L13
 120 0016 134A     		ldr	r2, .L13+4
 121 0018 0260     		str	r2, [r0]
  58:Core/Src/periphs/tim.c ****   htim1.Init.Prescaler = 0;
 122              		.loc 1 58 3 is_stmt 1 view .LVU26
 123              		.loc 1 58 24 is_stmt 0 view .LVU27
 124 001a 4360     		str	r3, [r0, #4]
  59:Core/Src/periphs/tim.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 125              		.loc 1 59 3 is_stmt 1 view .LVU28
 126              		.loc 1 59 26 is_stmt 0 view .LVU29
 127 001c 8360     		str	r3, [r0, #8]
  60:Core/Src/periphs/tim.c ****   htim1.Init.Period = 0xffff;
 128              		.loc 1 60 3 is_stmt 1 view .LVU30
 129              		.loc 1 60 21 is_stmt 0 view .LVU31
 130 001e 4FF6FF72 		movw	r2, #65535
 131 0022 C260     		str	r2, [r0, #12]
  61:Core/Src/periphs/tim.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 132              		.loc 1 61 3 is_stmt 1 view .LVU32
 133              		.loc 1 61 28 is_stmt 0 view .LVU33
 134 0024 0361     		str	r3, [r0, #16]
  62:Core/Src/periphs/tim.c ****   htim1.Init.RepetitionCounter = 0;
 135              		.loc 1 62 3 is_stmt 1 view .LVU34
 136              		.loc 1 62 32 is_stmt 0 view .LVU35
 137 0026 4361     		str	r3, [r0, #20]
  63:Core/Src/periphs/tim.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 138              		.loc 1 63 3 is_stmt 1 view .LVU36
 139              		.loc 1 63 32 is_stmt 0 view .LVU37
 140 0028 8361     		str	r3, [r0, #24]
  64:Core/Src/periphs/tim.c ****   sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 141              		.loc 1 64 3 is_stmt 1 view .LVU38
 142              		.loc 1 64 23 is_stmt 0 view .LVU39
 143 002a 0323     		movs	r3, #3
 144 002c 0393     		str	r3, [sp, #12]
  65:Core/Src/periphs/tim.c ****   sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 145              		.loc 1 65 3 is_stmt 1 view .LVU40
  66:Core/Src/periphs/tim.c ****   sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 146              		.loc 1 66 3 view .LVU41
 147              		.loc 1 66 24 is_stmt 0 view .LVU42
 148 002e 0123     		movs	r3, #1
 149 0030 0593     		str	r3, [sp, #20]
  67:Core/Src/periphs/tim.c ****   sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 150              		.loc 1 67 3 is_stmt 1 view .LVU43
  68:Core/Src/periphs/tim.c ****   sConfig.IC1Filter = 0;
 151              		.loc 1 68 3 view .LVU44
  69:Core/Src/periphs/tim.c ****   sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 152              		.loc 1 69 3 view .LVU45
  70:Core/Src/periphs/tim.c ****   sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 153              		.loc 1 70 3 view .LVU46
 154              		.loc 1 70 24 is_stmt 0 view .LVU47
 155 0032 0993     		str	r3, [sp, #36]
  71:Core/Src/periphs/tim.c ****   sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 156              		.loc 1 71 3 is_stmt 1 view .LVU48
  72:Core/Src/periphs/tim.c ****   sConfig.IC2Filter = 0;
 157              		.loc 1 72 3 view .LVU49
  73:Core/Src/periphs/tim.c ****   if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
ARM GAS  /tmp/ccgqu3my.s 			page 5


 158              		.loc 1 73 3 view .LVU50
 159              		.loc 1 73 7 is_stmt 0 view .LVU51
 160 0034 03A9     		add	r1, sp, #12
 161 0036 FFF7FEFF 		bl	HAL_TIM_Encoder_Init
 162              	.LVL3:
 163              		.loc 1 73 6 view .LVU52
 164 003a 50B9     		cbnz	r0, .L11
 165              	.L8:
  74:Core/Src/periphs/tim.c ****   {
  75:Core/Src/periphs/tim.c ****     Error_Handler();
  76:Core/Src/periphs/tim.c ****   }
  77:Core/Src/periphs/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 166              		.loc 1 77 3 is_stmt 1 view .LVU53
 167              		.loc 1 77 37 is_stmt 0 view .LVU54
 168 003c 0023     		movs	r3, #0
 169 003e 0193     		str	r3, [sp, #4]
  78:Core/Src/periphs/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 170              		.loc 1 78 3 is_stmt 1 view .LVU55
 171              		.loc 1 78 33 is_stmt 0 view .LVU56
 172 0040 0293     		str	r3, [sp, #8]
  79:Core/Src/periphs/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 173              		.loc 1 79 3 is_stmt 1 view .LVU57
 174              		.loc 1 79 7 is_stmt 0 view .LVU58
 175 0042 01A9     		add	r1, sp, #4
 176 0044 0648     		ldr	r0, .L13
 177 0046 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 178              	.LVL4:
 179              		.loc 1 79 6 view .LVU59
 180 004a 28B9     		cbnz	r0, .L12
 181              	.L7:
  80:Core/Src/periphs/tim.c ****   {
  81:Core/Src/periphs/tim.c ****     Error_Handler();
  82:Core/Src/periphs/tim.c ****   }
  83:Core/Src/periphs/tim.c **** 
  84:Core/Src/periphs/tim.c **** }
 182              		.loc 1 84 1 view .LVU60
 183 004c 0DB0     		add	sp, sp, #52
 184              	.LCFI3:
 185              		.cfi_remember_state
 186              		.cfi_def_cfa_offset 4
 187              		@ sp needed
 188 004e 5DF804FB 		ldr	pc, [sp], #4
 189              	.L11:
 190              	.LCFI4:
 191              		.cfi_restore_state
  75:Core/Src/periphs/tim.c ****   }
 192              		.loc 1 75 5 is_stmt 1 view .LVU61
 193 0052 FFF7FEFF 		bl	Error_Handler
 194              	.LVL5:
 195 0056 F1E7     		b	.L8
 196              	.L12:
  81:Core/Src/periphs/tim.c ****   }
 197              		.loc 1 81 5 view .LVU62
 198 0058 FFF7FEFF 		bl	Error_Handler
 199              	.LVL6:
 200              		.loc 1 84 1 is_stmt 0 view .LVU63
 201 005c F6E7     		b	.L7
ARM GAS  /tmp/ccgqu3my.s 			page 6


 202              	.L14:
 203 005e 00BF     		.align	2
 204              	.L13:
 205 0060 00000000 		.word	.LANCHOR1
 206 0064 00000140 		.word	1073807360
 207              		.cfi_endproc
 208              	.LFE131:
 210              		.section	.text.MX_TIM2_Init,"ax",%progbits
 211              		.align	1
 212              		.global	MX_TIM2_Init
 213              		.syntax unified
 214              		.thumb
 215              		.thumb_func
 216              		.fpu fpv4-sp-d16
 218              	MX_TIM2_Init:
 219              	.LFB132:
  85:Core/Src/periphs/tim.c **** /* TIM2 init function */
  86:Core/Src/periphs/tim.c **** void MX_TIM2_Init(void)
  87:Core/Src/periphs/tim.c **** {
 220              		.loc 1 87 1 is_stmt 1 view -0
 221              		.cfi_startproc
 222              		@ args = 0, pretend = 0, frame = 48
 223              		@ frame_needed = 0, uses_anonymous_args = 0
 224 0000 00B5     		push	{lr}
 225              	.LCFI5:
 226              		.cfi_def_cfa_offset 4
 227              		.cfi_offset 14, -4
 228 0002 8DB0     		sub	sp, sp, #52
 229              	.LCFI6:
 230              		.cfi_def_cfa_offset 56
  88:Core/Src/periphs/tim.c ****   TIM_Encoder_InitTypeDef sConfig = {0};
 231              		.loc 1 88 3 view .LVU65
 232              		.loc 1 88 27 is_stmt 0 view .LVU66
 233 0004 2422     		movs	r2, #36
 234 0006 0021     		movs	r1, #0
 235 0008 03A8     		add	r0, sp, #12
 236 000a FFF7FEFF 		bl	memset
 237              	.LVL7:
  89:Core/Src/periphs/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 238              		.loc 1 89 3 is_stmt 1 view .LVU67
 239              		.loc 1 89 27 is_stmt 0 view .LVU68
 240 000e 0023     		movs	r3, #0
 241 0010 0193     		str	r3, [sp, #4]
 242 0012 0293     		str	r3, [sp, #8]
  90:Core/Src/periphs/tim.c **** 
  91:Core/Src/periphs/tim.c ****   htim2.Instance = TIM2;
 243              		.loc 1 91 3 is_stmt 1 view .LVU69
 244              		.loc 1 91 18 is_stmt 0 view .LVU70
 245 0014 1248     		ldr	r0, .L21
 246 0016 4FF08042 		mov	r2, #1073741824
 247 001a 0260     		str	r2, [r0]
  92:Core/Src/periphs/tim.c ****   htim2.Init.Prescaler = 0;
 248              		.loc 1 92 3 is_stmt 1 view .LVU71
 249              		.loc 1 92 24 is_stmt 0 view .LVU72
 250 001c 4360     		str	r3, [r0, #4]
  93:Core/Src/periphs/tim.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 251              		.loc 1 93 3 is_stmt 1 view .LVU73
ARM GAS  /tmp/ccgqu3my.s 			page 7


 252              		.loc 1 93 26 is_stmt 0 view .LVU74
 253 001e 8360     		str	r3, [r0, #8]
  94:Core/Src/periphs/tim.c ****   htim2.Init.Period = 0xffff;
 254              		.loc 1 94 3 is_stmt 1 view .LVU75
 255              		.loc 1 94 21 is_stmt 0 view .LVU76
 256 0020 4FF6FF72 		movw	r2, #65535
 257 0024 C260     		str	r2, [r0, #12]
  95:Core/Src/periphs/tim.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 258              		.loc 1 95 3 is_stmt 1 view .LVU77
 259              		.loc 1 95 28 is_stmt 0 view .LVU78
 260 0026 0361     		str	r3, [r0, #16]
  96:Core/Src/periphs/tim.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 261              		.loc 1 96 3 is_stmt 1 view .LVU79
 262              		.loc 1 96 32 is_stmt 0 view .LVU80
 263 0028 8361     		str	r3, [r0, #24]
  97:Core/Src/periphs/tim.c ****   sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 264              		.loc 1 97 3 is_stmt 1 view .LVU81
 265              		.loc 1 97 23 is_stmt 0 view .LVU82
 266 002a 0323     		movs	r3, #3
 267 002c 0393     		str	r3, [sp, #12]
  98:Core/Src/periphs/tim.c ****   sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 268              		.loc 1 98 3 is_stmt 1 view .LVU83
  99:Core/Src/periphs/tim.c ****   sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 269              		.loc 1 99 3 view .LVU84
 270              		.loc 1 99 24 is_stmt 0 view .LVU85
 271 002e 0123     		movs	r3, #1
 272 0030 0593     		str	r3, [sp, #20]
 100:Core/Src/periphs/tim.c ****   sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 273              		.loc 1 100 3 is_stmt 1 view .LVU86
 101:Core/Src/periphs/tim.c ****   sConfig.IC1Filter = 0;
 274              		.loc 1 101 3 view .LVU87
 102:Core/Src/periphs/tim.c ****   sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 275              		.loc 1 102 3 view .LVU88
 103:Core/Src/periphs/tim.c ****   sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 276              		.loc 1 103 3 view .LVU89
 277              		.loc 1 103 24 is_stmt 0 view .LVU90
 278 0032 0993     		str	r3, [sp, #36]
 104:Core/Src/periphs/tim.c ****   sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 279              		.loc 1 104 3 is_stmt 1 view .LVU91
 105:Core/Src/periphs/tim.c ****   sConfig.IC2Filter = 0;
 280              		.loc 1 105 3 view .LVU92
 106:Core/Src/periphs/tim.c ****   if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 281              		.loc 1 106 3 view .LVU93
 282              		.loc 1 106 7 is_stmt 0 view .LVU94
 283 0034 03A9     		add	r1, sp, #12
 284 0036 FFF7FEFF 		bl	HAL_TIM_Encoder_Init
 285              	.LVL8:
 286              		.loc 1 106 6 view .LVU95
 287 003a 50B9     		cbnz	r0, .L19
 288              	.L16:
 107:Core/Src/periphs/tim.c ****   {
 108:Core/Src/periphs/tim.c ****     Error_Handler();
 109:Core/Src/periphs/tim.c ****   }
 110:Core/Src/periphs/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 289              		.loc 1 110 3 is_stmt 1 view .LVU96
 290              		.loc 1 110 37 is_stmt 0 view .LVU97
 291 003c 0023     		movs	r3, #0
ARM GAS  /tmp/ccgqu3my.s 			page 8


 292 003e 0193     		str	r3, [sp, #4]
 111:Core/Src/periphs/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 293              		.loc 1 111 3 is_stmt 1 view .LVU98
 294              		.loc 1 111 33 is_stmt 0 view .LVU99
 295 0040 0293     		str	r3, [sp, #8]
 112:Core/Src/periphs/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 296              		.loc 1 112 3 is_stmt 1 view .LVU100
 297              		.loc 1 112 7 is_stmt 0 view .LVU101
 298 0042 01A9     		add	r1, sp, #4
 299 0044 0648     		ldr	r0, .L21
 300 0046 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 301              	.LVL9:
 302              		.loc 1 112 6 view .LVU102
 303 004a 28B9     		cbnz	r0, .L20
 304              	.L15:
 113:Core/Src/periphs/tim.c ****   {
 114:Core/Src/periphs/tim.c ****     Error_Handler();
 115:Core/Src/periphs/tim.c ****   }
 116:Core/Src/periphs/tim.c **** 
 117:Core/Src/periphs/tim.c **** }
 305              		.loc 1 117 1 view .LVU103
 306 004c 0DB0     		add	sp, sp, #52
 307              	.LCFI7:
 308              		.cfi_remember_state
 309              		.cfi_def_cfa_offset 4
 310              		@ sp needed
 311 004e 5DF804FB 		ldr	pc, [sp], #4
 312              	.L19:
 313              	.LCFI8:
 314              		.cfi_restore_state
 108:Core/Src/periphs/tim.c ****   }
 315              		.loc 1 108 5 is_stmt 1 view .LVU104
 316 0052 FFF7FEFF 		bl	Error_Handler
 317              	.LVL10:
 318 0056 F1E7     		b	.L16
 319              	.L20:
 114:Core/Src/periphs/tim.c ****   }
 320              		.loc 1 114 5 view .LVU105
 321 0058 FFF7FEFF 		bl	Error_Handler
 322              	.LVL11:
 323              		.loc 1 117 1 is_stmt 0 view .LVU106
 324 005c F6E7     		b	.L15
 325              	.L22:
 326 005e 00BF     		.align	2
 327              	.L21:
 328 0060 00000000 		.word	.LANCHOR2
 329              		.cfi_endproc
 330              	.LFE132:
 332              		.section	.text.MX_TIM3_Init,"ax",%progbits
 333              		.align	1
 334              		.global	MX_TIM3_Init
 335              		.syntax unified
 336              		.thumb
 337              		.thumb_func
 338              		.fpu fpv4-sp-d16
 340              	MX_TIM3_Init:
 341              	.LFB133:
ARM GAS  /tmp/ccgqu3my.s 			page 9


 118:Core/Src/periphs/tim.c **** /* TIM3 init function */
 119:Core/Src/periphs/tim.c **** void MX_TIM3_Init(void)
 120:Core/Src/periphs/tim.c **** {
 342              		.loc 1 120 1 is_stmt 1 view -0
 343              		.cfi_startproc
 344              		@ args = 0, pretend = 0, frame = 48
 345              		@ frame_needed = 0, uses_anonymous_args = 0
 346 0000 00B5     		push	{lr}
 347              	.LCFI9:
 348              		.cfi_def_cfa_offset 4
 349              		.cfi_offset 14, -4
 350 0002 8DB0     		sub	sp, sp, #52
 351              	.LCFI10:
 352              		.cfi_def_cfa_offset 56
 121:Core/Src/periphs/tim.c ****   TIM_Encoder_InitTypeDef sConfig = {0};
 353              		.loc 1 121 3 view .LVU108
 354              		.loc 1 121 27 is_stmt 0 view .LVU109
 355 0004 2422     		movs	r2, #36
 356 0006 0021     		movs	r1, #0
 357 0008 03A8     		add	r0, sp, #12
 358 000a FFF7FEFF 		bl	memset
 359              	.LVL12:
 122:Core/Src/periphs/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 360              		.loc 1 122 3 is_stmt 1 view .LVU110
 361              		.loc 1 122 27 is_stmt 0 view .LVU111
 362 000e 0023     		movs	r3, #0
 363 0010 0193     		str	r3, [sp, #4]
 364 0012 0293     		str	r3, [sp, #8]
 123:Core/Src/periphs/tim.c **** 
 124:Core/Src/periphs/tim.c ****   htim3.Instance = TIM3;
 365              		.loc 1 124 3 is_stmt 1 view .LVU112
 366              		.loc 1 124 18 is_stmt 0 view .LVU113
 367 0014 1148     		ldr	r0, .L29
 368 0016 124A     		ldr	r2, .L29+4
 369 0018 0260     		str	r2, [r0]
 125:Core/Src/periphs/tim.c ****   htim3.Init.Prescaler = 0;
 370              		.loc 1 125 3 is_stmt 1 view .LVU114
 371              		.loc 1 125 24 is_stmt 0 view .LVU115
 372 001a 4360     		str	r3, [r0, #4]
 126:Core/Src/periphs/tim.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 373              		.loc 1 126 3 is_stmt 1 view .LVU116
 374              		.loc 1 126 26 is_stmt 0 view .LVU117
 375 001c 8360     		str	r3, [r0, #8]
 127:Core/Src/periphs/tim.c ****   htim3.Init.Period = 0xffff;
 376              		.loc 1 127 3 is_stmt 1 view .LVU118
 377              		.loc 1 127 21 is_stmt 0 view .LVU119
 378 001e 4FF6FF72 		movw	r2, #65535
 379 0022 C260     		str	r2, [r0, #12]
 128:Core/Src/periphs/tim.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 380              		.loc 1 128 3 is_stmt 1 view .LVU120
 381              		.loc 1 128 28 is_stmt 0 view .LVU121
 382 0024 0361     		str	r3, [r0, #16]
 129:Core/Src/periphs/tim.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 383              		.loc 1 129 3 is_stmt 1 view .LVU122
 384              		.loc 1 129 32 is_stmt 0 view .LVU123
 385 0026 8361     		str	r3, [r0, #24]
 130:Core/Src/periphs/tim.c ****   sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
ARM GAS  /tmp/ccgqu3my.s 			page 10


 386              		.loc 1 130 3 is_stmt 1 view .LVU124
 387              		.loc 1 130 23 is_stmt 0 view .LVU125
 388 0028 0323     		movs	r3, #3
 389 002a 0393     		str	r3, [sp, #12]
 131:Core/Src/periphs/tim.c ****   sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 390              		.loc 1 131 3 is_stmt 1 view .LVU126
 132:Core/Src/periphs/tim.c ****   sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 391              		.loc 1 132 3 view .LVU127
 392              		.loc 1 132 24 is_stmt 0 view .LVU128
 393 002c 0123     		movs	r3, #1
 394 002e 0593     		str	r3, [sp, #20]
 133:Core/Src/periphs/tim.c ****   sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 395              		.loc 1 133 3 is_stmt 1 view .LVU129
 134:Core/Src/periphs/tim.c ****   sConfig.IC1Filter = 0;
 396              		.loc 1 134 3 view .LVU130
 135:Core/Src/periphs/tim.c ****   sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 397              		.loc 1 135 3 view .LVU131
 136:Core/Src/periphs/tim.c ****   sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 398              		.loc 1 136 3 view .LVU132
 399              		.loc 1 136 24 is_stmt 0 view .LVU133
 400 0030 0993     		str	r3, [sp, #36]
 137:Core/Src/periphs/tim.c ****   sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 401              		.loc 1 137 3 is_stmt 1 view .LVU134
 138:Core/Src/periphs/tim.c ****   sConfig.IC2Filter = 0;
 402              		.loc 1 138 3 view .LVU135
 139:Core/Src/periphs/tim.c ****   if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 403              		.loc 1 139 3 view .LVU136
 404              		.loc 1 139 7 is_stmt 0 view .LVU137
 405 0032 03A9     		add	r1, sp, #12
 406 0034 FFF7FEFF 		bl	HAL_TIM_Encoder_Init
 407              	.LVL13:
 408              		.loc 1 139 6 view .LVU138
 409 0038 50B9     		cbnz	r0, .L27
 410              	.L24:
 140:Core/Src/periphs/tim.c ****   {
 141:Core/Src/periphs/tim.c ****     Error_Handler();
 142:Core/Src/periphs/tim.c ****   }
 143:Core/Src/periphs/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 411              		.loc 1 143 3 is_stmt 1 view .LVU139
 412              		.loc 1 143 37 is_stmt 0 view .LVU140
 413 003a 0023     		movs	r3, #0
 414 003c 0193     		str	r3, [sp, #4]
 144:Core/Src/periphs/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 415              		.loc 1 144 3 is_stmt 1 view .LVU141
 416              		.loc 1 144 33 is_stmt 0 view .LVU142
 417 003e 0293     		str	r3, [sp, #8]
 145:Core/Src/periphs/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 418              		.loc 1 145 3 is_stmt 1 view .LVU143
 419              		.loc 1 145 7 is_stmt 0 view .LVU144
 420 0040 01A9     		add	r1, sp, #4
 421 0042 0648     		ldr	r0, .L29
 422 0044 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 423              	.LVL14:
 424              		.loc 1 145 6 view .LVU145
 425 0048 28B9     		cbnz	r0, .L28
 426              	.L23:
 146:Core/Src/periphs/tim.c ****   {
ARM GAS  /tmp/ccgqu3my.s 			page 11


 147:Core/Src/periphs/tim.c ****     Error_Handler();
 148:Core/Src/periphs/tim.c ****   }
 149:Core/Src/periphs/tim.c **** 
 150:Core/Src/periphs/tim.c **** }
 427              		.loc 1 150 1 view .LVU146
 428 004a 0DB0     		add	sp, sp, #52
 429              	.LCFI11:
 430              		.cfi_remember_state
 431              		.cfi_def_cfa_offset 4
 432              		@ sp needed
 433 004c 5DF804FB 		ldr	pc, [sp], #4
 434              	.L27:
 435              	.LCFI12:
 436              		.cfi_restore_state
 141:Core/Src/periphs/tim.c ****   }
 437              		.loc 1 141 5 is_stmt 1 view .LVU147
 438 0050 FFF7FEFF 		bl	Error_Handler
 439              	.LVL15:
 440 0054 F1E7     		b	.L24
 441              	.L28:
 147:Core/Src/periphs/tim.c ****   }
 442              		.loc 1 147 5 view .LVU148
 443 0056 FFF7FEFF 		bl	Error_Handler
 444              	.LVL16:
 445              		.loc 1 150 1 is_stmt 0 view .LVU149
 446 005a F6E7     		b	.L23
 447              	.L30:
 448              		.align	2
 449              	.L29:
 450 005c 00000000 		.word	.LANCHOR3
 451 0060 00040040 		.word	1073742848
 452              		.cfi_endproc
 453              	.LFE133:
 455              		.section	.text.MX_TIM4_Init,"ax",%progbits
 456              		.align	1
 457              		.global	MX_TIM4_Init
 458              		.syntax unified
 459              		.thumb
 460              		.thumb_func
 461              		.fpu fpv4-sp-d16
 463              	MX_TIM4_Init:
 464              	.LFB134:
 151:Core/Src/periphs/tim.c **** /* TIM4 init function */
 152:Core/Src/periphs/tim.c **** void MX_TIM4_Init(void)
 153:Core/Src/periphs/tim.c **** {
 465              		.loc 1 153 1 is_stmt 1 view -0
 466              		.cfi_startproc
 467              		@ args = 0, pretend = 0, frame = 48
 468              		@ frame_needed = 0, uses_anonymous_args = 0
 469 0000 00B5     		push	{lr}
 470              	.LCFI13:
 471              		.cfi_def_cfa_offset 4
 472              		.cfi_offset 14, -4
 473 0002 8DB0     		sub	sp, sp, #52
 474              	.LCFI14:
 475              		.cfi_def_cfa_offset 56
 154:Core/Src/periphs/tim.c ****   TIM_Encoder_InitTypeDef sConfig = {0};
ARM GAS  /tmp/ccgqu3my.s 			page 12


 476              		.loc 1 154 3 view .LVU151
 477              		.loc 1 154 27 is_stmt 0 view .LVU152
 478 0004 2422     		movs	r2, #36
 479 0006 0021     		movs	r1, #0
 480 0008 03A8     		add	r0, sp, #12
 481 000a FFF7FEFF 		bl	memset
 482              	.LVL17:
 155:Core/Src/periphs/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 483              		.loc 1 155 3 is_stmt 1 view .LVU153
 484              		.loc 1 155 27 is_stmt 0 view .LVU154
 485 000e 0023     		movs	r3, #0
 486 0010 0193     		str	r3, [sp, #4]
 487 0012 0293     		str	r3, [sp, #8]
 156:Core/Src/periphs/tim.c **** 
 157:Core/Src/periphs/tim.c ****   htim4.Instance = TIM4;
 488              		.loc 1 157 3 is_stmt 1 view .LVU155
 489              		.loc 1 157 18 is_stmt 0 view .LVU156
 490 0014 1148     		ldr	r0, .L37
 491 0016 124A     		ldr	r2, .L37+4
 492 0018 0260     		str	r2, [r0]
 158:Core/Src/periphs/tim.c ****   htim4.Init.Prescaler = 0;
 493              		.loc 1 158 3 is_stmt 1 view .LVU157
 494              		.loc 1 158 24 is_stmt 0 view .LVU158
 495 001a 4360     		str	r3, [r0, #4]
 159:Core/Src/periphs/tim.c ****   htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 496              		.loc 1 159 3 is_stmt 1 view .LVU159
 497              		.loc 1 159 26 is_stmt 0 view .LVU160
 498 001c 8360     		str	r3, [r0, #8]
 160:Core/Src/periphs/tim.c ****   htim4.Init.Period = 0xffff;
 499              		.loc 1 160 3 is_stmt 1 view .LVU161
 500              		.loc 1 160 21 is_stmt 0 view .LVU162
 501 001e 4FF6FF72 		movw	r2, #65535
 502 0022 C260     		str	r2, [r0, #12]
 161:Core/Src/periphs/tim.c ****   htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 503              		.loc 1 161 3 is_stmt 1 view .LVU163
 504              		.loc 1 161 28 is_stmt 0 view .LVU164
 505 0024 0361     		str	r3, [r0, #16]
 162:Core/Src/periphs/tim.c ****   htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 506              		.loc 1 162 3 is_stmt 1 view .LVU165
 507              		.loc 1 162 32 is_stmt 0 view .LVU166
 508 0026 8361     		str	r3, [r0, #24]
 163:Core/Src/periphs/tim.c ****   sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 509              		.loc 1 163 3 is_stmt 1 view .LVU167
 510              		.loc 1 163 23 is_stmt 0 view .LVU168
 511 0028 0323     		movs	r3, #3
 512 002a 0393     		str	r3, [sp, #12]
 164:Core/Src/periphs/tim.c ****   sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 513              		.loc 1 164 3 is_stmt 1 view .LVU169
 165:Core/Src/periphs/tim.c ****   sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 514              		.loc 1 165 3 view .LVU170
 515              		.loc 1 165 24 is_stmt 0 view .LVU171
 516 002c 0123     		movs	r3, #1
 517 002e 0593     		str	r3, [sp, #20]
 166:Core/Src/periphs/tim.c ****   sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 518              		.loc 1 166 3 is_stmt 1 view .LVU172
 167:Core/Src/periphs/tim.c ****   sConfig.IC1Filter = 0;
 519              		.loc 1 167 3 view .LVU173
ARM GAS  /tmp/ccgqu3my.s 			page 13


 168:Core/Src/periphs/tim.c ****   sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 520              		.loc 1 168 3 view .LVU174
 169:Core/Src/periphs/tim.c ****   sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 521              		.loc 1 169 3 view .LVU175
 522              		.loc 1 169 24 is_stmt 0 view .LVU176
 523 0030 0993     		str	r3, [sp, #36]
 170:Core/Src/periphs/tim.c ****   sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 524              		.loc 1 170 3 is_stmt 1 view .LVU177
 171:Core/Src/periphs/tim.c ****   sConfig.IC2Filter = 0;
 525              		.loc 1 171 3 view .LVU178
 172:Core/Src/periphs/tim.c ****   if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 526              		.loc 1 172 3 view .LVU179
 527              		.loc 1 172 7 is_stmt 0 view .LVU180
 528 0032 03A9     		add	r1, sp, #12
 529 0034 FFF7FEFF 		bl	HAL_TIM_Encoder_Init
 530              	.LVL18:
 531              		.loc 1 172 6 view .LVU181
 532 0038 50B9     		cbnz	r0, .L35
 533              	.L32:
 173:Core/Src/periphs/tim.c ****   {
 174:Core/Src/periphs/tim.c ****     Error_Handler();
 175:Core/Src/periphs/tim.c ****   }
 176:Core/Src/periphs/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 534              		.loc 1 176 3 is_stmt 1 view .LVU182
 535              		.loc 1 176 37 is_stmt 0 view .LVU183
 536 003a 0023     		movs	r3, #0
 537 003c 0193     		str	r3, [sp, #4]
 177:Core/Src/periphs/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 538              		.loc 1 177 3 is_stmt 1 view .LVU184
 539              		.loc 1 177 33 is_stmt 0 view .LVU185
 540 003e 0293     		str	r3, [sp, #8]
 178:Core/Src/periphs/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 541              		.loc 1 178 3 is_stmt 1 view .LVU186
 542              		.loc 1 178 7 is_stmt 0 view .LVU187
 543 0040 01A9     		add	r1, sp, #4
 544 0042 0648     		ldr	r0, .L37
 545 0044 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 546              	.LVL19:
 547              		.loc 1 178 6 view .LVU188
 548 0048 28B9     		cbnz	r0, .L36
 549              	.L31:
 179:Core/Src/periphs/tim.c ****   {
 180:Core/Src/periphs/tim.c ****     Error_Handler();
 181:Core/Src/periphs/tim.c ****   }
 182:Core/Src/periphs/tim.c **** 
 183:Core/Src/periphs/tim.c **** }
 550              		.loc 1 183 1 view .LVU189
 551 004a 0DB0     		add	sp, sp, #52
 552              	.LCFI15:
 553              		.cfi_remember_state
 554              		.cfi_def_cfa_offset 4
 555              		@ sp needed
 556 004c 5DF804FB 		ldr	pc, [sp], #4
 557              	.L35:
 558              	.LCFI16:
 559              		.cfi_restore_state
 174:Core/Src/periphs/tim.c ****   }
ARM GAS  /tmp/ccgqu3my.s 			page 14


 560              		.loc 1 174 5 is_stmt 1 view .LVU190
 561 0050 FFF7FEFF 		bl	Error_Handler
 562              	.LVL20:
 563 0054 F1E7     		b	.L32
 564              	.L36:
 180:Core/Src/periphs/tim.c ****   }
 565              		.loc 1 180 5 view .LVU191
 566 0056 FFF7FEFF 		bl	Error_Handler
 567              	.LVL21:
 568              		.loc 1 183 1 is_stmt 0 view .LVU192
 569 005a F6E7     		b	.L31
 570              	.L38:
 571              		.align	2
 572              	.L37:
 573 005c 00000000 		.word	.LANCHOR4
 574 0060 00080040 		.word	1073743872
 575              		.cfi_endproc
 576              	.LFE134:
 578              		.section	.text.HAL_TIM_Encoder_MspInit,"ax",%progbits
 579              		.align	1
 580              		.global	HAL_TIM_Encoder_MspInit
 581              		.syntax unified
 582              		.thumb
 583              		.thumb_func
 584              		.fpu fpv4-sp-d16
 586              	HAL_TIM_Encoder_MspInit:
 587              	.LVL22:
 588              	.LFB137:
 184:Core/Src/periphs/tim.c **** /* TIM8 init function */
 185:Core/Src/periphs/tim.c **** void MX_TIM8_Init(void)
 186:Core/Src/periphs/tim.c **** {
 187:Core/Src/periphs/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 188:Core/Src/periphs/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 189:Core/Src/periphs/tim.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 190:Core/Src/periphs/tim.c **** 
 191:Core/Src/periphs/tim.c ****   htim8.Instance = TIM8;
 192:Core/Src/periphs/tim.c ****   htim8.Init.Prescaler = 0;
 193:Core/Src/periphs/tim.c ****   htim8.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED1;
 194:Core/Src/periphs/tim.c ****   htim8.Init.Period = 10499;
 195:Core/Src/periphs/tim.c ****   htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 196:Core/Src/periphs/tim.c ****   htim8.Init.RepetitionCounter = 0;
 197:Core/Src/periphs/tim.c ****   htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 198:Core/Src/periphs/tim.c ****   if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 199:Core/Src/periphs/tim.c ****   {
 200:Core/Src/periphs/tim.c ****     Error_Handler();
 201:Core/Src/periphs/tim.c ****   }
 202:Core/Src/periphs/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 203:Core/Src/periphs/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 204:Core/Src/periphs/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 205:Core/Src/periphs/tim.c ****   {
 206:Core/Src/periphs/tim.c ****     Error_Handler();
 207:Core/Src/periphs/tim.c ****   }
 208:Core/Src/periphs/tim.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
 209:Core/Src/periphs/tim.c ****   sConfigOC.Pulse = 0;
 210:Core/Src/periphs/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 211:Core/Src/periphs/tim.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 212:Core/Src/periphs/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
ARM GAS  /tmp/ccgqu3my.s 			page 15


 213:Core/Src/periphs/tim.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 214:Core/Src/periphs/tim.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 215:Core/Src/periphs/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 216:Core/Src/periphs/tim.c ****   {
 217:Core/Src/periphs/tim.c ****     Error_Handler();
 218:Core/Src/periphs/tim.c ****   }
 219:Core/Src/periphs/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 220:Core/Src/periphs/tim.c ****   {
 221:Core/Src/periphs/tim.c ****     Error_Handler();
 222:Core/Src/periphs/tim.c ****   }
 223:Core/Src/periphs/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 224:Core/Src/periphs/tim.c ****   {
 225:Core/Src/periphs/tim.c ****     Error_Handler();
 226:Core/Src/periphs/tim.c ****   }
 227:Core/Src/periphs/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 228:Core/Src/periphs/tim.c ****   {
 229:Core/Src/periphs/tim.c ****     Error_Handler();
 230:Core/Src/periphs/tim.c ****   }
 231:Core/Src/periphs/tim.c ****   sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 232:Core/Src/periphs/tim.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 233:Core/Src/periphs/tim.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 234:Core/Src/periphs/tim.c ****   sBreakDeadTimeConfig.DeadTime = 0;
 235:Core/Src/periphs/tim.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 236:Core/Src/periphs/tim.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 237:Core/Src/periphs/tim.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 238:Core/Src/periphs/tim.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 239:Core/Src/periphs/tim.c ****   {
 240:Core/Src/periphs/tim.c ****     Error_Handler();
 241:Core/Src/periphs/tim.c ****   }
 242:Core/Src/periphs/tim.c ****   HAL_TIM_MspPostInit(&htim8);
 243:Core/Src/periphs/tim.c **** 
 244:Core/Src/periphs/tim.c **** }
 245:Core/Src/periphs/tim.c **** /* TIM9 init function */
 246:Core/Src/periphs/tim.c **** void MX_TIM9_Init(void)
 247:Core/Src/periphs/tim.c **** {
 248:Core/Src/periphs/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 249:Core/Src/periphs/tim.c **** 
 250:Core/Src/periphs/tim.c ****   htim9.Instance = TIM9;
 251:Core/Src/periphs/tim.c ****   htim9.Init.Prescaler = 0;
 252:Core/Src/periphs/tim.c ****   htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 253:Core/Src/periphs/tim.c ****   htim9.Init.Period = 65535;
 254:Core/Src/periphs/tim.c ****   htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 255:Core/Src/periphs/tim.c ****   htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 256:Core/Src/periphs/tim.c ****   if (HAL_TIM_PWM_Init(&htim9) != HAL_OK)
 257:Core/Src/periphs/tim.c ****   {
 258:Core/Src/periphs/tim.c ****     Error_Handler();
 259:Core/Src/periphs/tim.c ****   }
 260:Core/Src/periphs/tim.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
 261:Core/Src/periphs/tim.c ****   sConfigOC.Pulse = 0;
 262:Core/Src/periphs/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 263:Core/Src/periphs/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 264:Core/Src/periphs/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim9, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 265:Core/Src/periphs/tim.c ****   {
 266:Core/Src/periphs/tim.c ****     Error_Handler();
 267:Core/Src/periphs/tim.c ****   }
 268:Core/Src/periphs/tim.c ****   HAL_TIM_MspPostInit(&htim9);
 269:Core/Src/periphs/tim.c **** }
ARM GAS  /tmp/ccgqu3my.s 			page 16


 270:Core/Src/periphs/tim.c **** void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
 271:Core/Src/periphs/tim.c **** {
 589              		.loc 1 271 1 is_stmt 1 view -0
 590              		.cfi_startproc
 591              		@ args = 0, pretend = 0, frame = 64
 592              		@ frame_needed = 0, uses_anonymous_args = 0
 593              		.loc 1 271 1 is_stmt 0 view .LVU194
 594 0000 70B5     		push	{r4, r5, r6, lr}
 595              	.LCFI17:
 596              		.cfi_def_cfa_offset 16
 597              		.cfi_offset 4, -16
 598              		.cfi_offset 5, -12
 599              		.cfi_offset 6, -8
 600              		.cfi_offset 14, -4
 601 0002 90B0     		sub	sp, sp, #64
 602              	.LCFI18:
 603              		.cfi_def_cfa_offset 80
 272:Core/Src/periphs/tim.c **** 
 273:Core/Src/periphs/tim.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 604              		.loc 1 273 3 is_stmt 1 view .LVU195
 605              		.loc 1 273 20 is_stmt 0 view .LVU196
 606 0004 0023     		movs	r3, #0
 607 0006 0B93     		str	r3, [sp, #44]
 608 0008 0C93     		str	r3, [sp, #48]
 609 000a 0D93     		str	r3, [sp, #52]
 610 000c 0E93     		str	r3, [sp, #56]
 611 000e 0F93     		str	r3, [sp, #60]
 274:Core/Src/periphs/tim.c ****   if(tim_encoderHandle->Instance==TIM1)
 612              		.loc 1 274 3 is_stmt 1 view .LVU197
 613              		.loc 1 274 23 is_stmt 0 view .LVU198
 614 0010 0368     		ldr	r3, [r0]
 615              		.loc 1 274 5 view .LVU199
 616 0012 664A     		ldr	r2, .L49
 617 0014 9342     		cmp	r3, r2
 618 0016 0BD0     		beq	.L45
 275:Core/Src/periphs/tim.c ****   {
 276:Core/Src/periphs/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 0 */
 277:Core/Src/periphs/tim.c **** 
 278:Core/Src/periphs/tim.c ****   /* USER CODE END TIM1_MspInit 0 */
 279:Core/Src/periphs/tim.c ****     /* TIM1 clock enable */
 280:Core/Src/periphs/tim.c ****     __HAL_RCC_TIM1_CLK_ENABLE();
 281:Core/Src/periphs/tim.c ****   
 282:Core/Src/periphs/tim.c ****     __HAL_RCC_GPIOE_CLK_ENABLE();
 283:Core/Src/periphs/tim.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 284:Core/Src/periphs/tim.c ****     /**TIM1 GPIO Configuration    
 285:Core/Src/periphs/tim.c ****     PE11     ------> TIM1_CH2
 286:Core/Src/periphs/tim.c ****     PA8     ------> TIM1_CH1 
 287:Core/Src/periphs/tim.c ****     */
 288:Core/Src/periphs/tim.c ****     GPIO_InitStruct.Pin = GPIO_PIN_11;
 289:Core/Src/periphs/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 290:Core/Src/periphs/tim.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 291:Core/Src/periphs/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 292:Core/Src/periphs/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 293:Core/Src/periphs/tim.c ****     HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 294:Core/Src/periphs/tim.c **** 
 295:Core/Src/periphs/tim.c ****     GPIO_InitStruct.Pin = GPIO_PIN_8;
 296:Core/Src/periphs/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
ARM GAS  /tmp/ccgqu3my.s 			page 17


 297:Core/Src/periphs/tim.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 298:Core/Src/periphs/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 299:Core/Src/periphs/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 300:Core/Src/periphs/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 301:Core/Src/periphs/tim.c **** 
 302:Core/Src/periphs/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 303:Core/Src/periphs/tim.c **** 
 304:Core/Src/periphs/tim.c ****   /* USER CODE END TIM1_MspInit 1 */
 305:Core/Src/periphs/tim.c ****   }
 306:Core/Src/periphs/tim.c ****   else if(tim_encoderHandle->Instance==TIM2)
 619              		.loc 1 306 8 is_stmt 1 view .LVU200
 620              		.loc 1 306 10 is_stmt 0 view .LVU201
 621 0018 B3F1804F 		cmp	r3, #1073741824
 622 001c 40D0     		beq	.L46
 307:Core/Src/periphs/tim.c ****   {
 308:Core/Src/periphs/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 0 */
 309:Core/Src/periphs/tim.c **** 
 310:Core/Src/periphs/tim.c ****   /* USER CODE END TIM2_MspInit 0 */
 311:Core/Src/periphs/tim.c ****     /* TIM2 clock enable */
 312:Core/Src/periphs/tim.c ****     __HAL_RCC_TIM2_CLK_ENABLE();
 313:Core/Src/periphs/tim.c ****   
 314:Core/Src/periphs/tim.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 315:Core/Src/periphs/tim.c ****     /**TIM2 GPIO Configuration    
 316:Core/Src/periphs/tim.c ****     PA1     ------> TIM2_CH2
 317:Core/Src/periphs/tim.c ****     PA15     ------> TIM2_CH1 
 318:Core/Src/periphs/tim.c ****     */
 319:Core/Src/periphs/tim.c ****     GPIO_InitStruct.Pin = GPIO_PIN_1;
 320:Core/Src/periphs/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 321:Core/Src/periphs/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 322:Core/Src/periphs/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 323:Core/Src/periphs/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 324:Core/Src/periphs/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 325:Core/Src/periphs/tim.c **** 
 326:Core/Src/periphs/tim.c ****     GPIO_InitStruct.Pin = GPIO_PIN_15;
 327:Core/Src/periphs/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 328:Core/Src/periphs/tim.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 329:Core/Src/periphs/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 330:Core/Src/periphs/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 331:Core/Src/periphs/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 332:Core/Src/periphs/tim.c **** 
 333:Core/Src/periphs/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 334:Core/Src/periphs/tim.c **** 
 335:Core/Src/periphs/tim.c ****   /* USER CODE END TIM2_MspInit 1 */
 336:Core/Src/periphs/tim.c ****   }
 337:Core/Src/periphs/tim.c ****   else if(tim_encoderHandle->Instance==TIM3)
 623              		.loc 1 337 8 is_stmt 1 view .LVU202
 624              		.loc 1 337 10 is_stmt 0 view .LVU203
 625 001e 644A     		ldr	r2, .L49+4
 626 0020 9342     		cmp	r3, r2
 627 0022 6AD0     		beq	.L47
 338:Core/Src/periphs/tim.c ****   {
 339:Core/Src/periphs/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 0 */
 340:Core/Src/periphs/tim.c **** 
 341:Core/Src/periphs/tim.c ****   /* USER CODE END TIM3_MspInit 0 */
 342:Core/Src/periphs/tim.c ****     /* TIM3 clock enable */
 343:Core/Src/periphs/tim.c ****     __HAL_RCC_TIM3_CLK_ENABLE();
 344:Core/Src/periphs/tim.c ****   
ARM GAS  /tmp/ccgqu3my.s 			page 18


 345:Core/Src/periphs/tim.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 346:Core/Src/periphs/tim.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 347:Core/Src/periphs/tim.c ****     /**TIM3 GPIO Configuration    
 348:Core/Src/periphs/tim.c ****     PA7     ------> TIM3_CH2
 349:Core/Src/periphs/tim.c ****     PB4     ------> TIM3_CH1 
 350:Core/Src/periphs/tim.c ****     */
 351:Core/Src/periphs/tim.c ****     GPIO_InitStruct.Pin = GPIO_PIN_7;
 352:Core/Src/periphs/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 353:Core/Src/periphs/tim.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 354:Core/Src/periphs/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 355:Core/Src/periphs/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 356:Core/Src/periphs/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 357:Core/Src/periphs/tim.c **** 
 358:Core/Src/periphs/tim.c ****     GPIO_InitStruct.Pin = GPIO_PIN_4;
 359:Core/Src/periphs/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 360:Core/Src/periphs/tim.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 361:Core/Src/periphs/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 362:Core/Src/periphs/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 363:Core/Src/periphs/tim.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 364:Core/Src/periphs/tim.c **** 
 365:Core/Src/periphs/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 366:Core/Src/periphs/tim.c **** 
 367:Core/Src/periphs/tim.c ****   /* USER CODE END TIM3_MspInit 1 */
 368:Core/Src/periphs/tim.c ****   }
 369:Core/Src/periphs/tim.c ****   else if(tim_encoderHandle->Instance==TIM4)
 628              		.loc 1 369 8 is_stmt 1 view .LVU204
 629              		.loc 1 369 10 is_stmt 0 view .LVU205
 630 0024 634A     		ldr	r2, .L49+8
 631 0026 9342     		cmp	r3, r2
 632 0028 00F09D80 		beq	.L48
 633              	.LVL23:
 634              	.L39:
 370:Core/Src/periphs/tim.c ****   {
 371:Core/Src/periphs/tim.c ****   /* USER CODE BEGIN TIM4_MspInit 0 */
 372:Core/Src/periphs/tim.c **** 
 373:Core/Src/periphs/tim.c ****   /* USER CODE END TIM4_MspInit 0 */
 374:Core/Src/periphs/tim.c ****     /* TIM4 clock enable */
 375:Core/Src/periphs/tim.c ****     __HAL_RCC_TIM4_CLK_ENABLE();
 376:Core/Src/periphs/tim.c ****   
 377:Core/Src/periphs/tim.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 378:Core/Src/periphs/tim.c ****     /**TIM4 GPIO Configuration    
 379:Core/Src/periphs/tim.c ****     PB6     ------> TIM4_CH1
 380:Core/Src/periphs/tim.c ****     PB7     ------> TIM4_CH2 
 381:Core/Src/periphs/tim.c ****     */
 382:Core/Src/periphs/tim.c ****     GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 383:Core/Src/periphs/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 384:Core/Src/periphs/tim.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 385:Core/Src/periphs/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 386:Core/Src/periphs/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 387:Core/Src/periphs/tim.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 388:Core/Src/periphs/tim.c **** 
 389:Core/Src/periphs/tim.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
 390:Core/Src/periphs/tim.c **** 
 391:Core/Src/periphs/tim.c ****   /* USER CODE END TIM4_MspInit 1 */
 392:Core/Src/periphs/tim.c ****   }
 393:Core/Src/periphs/tim.c **** }
 635              		.loc 1 393 1 view .LVU206
ARM GAS  /tmp/ccgqu3my.s 			page 19


 636 002c 10B0     		add	sp, sp, #64
 637              	.LCFI19:
 638              		.cfi_remember_state
 639              		.cfi_def_cfa_offset 16
 640              		@ sp needed
 641 002e 70BD     		pop	{r4, r5, r6, pc}
 642              	.LVL24:
 643              	.L45:
 644              	.LCFI20:
 645              		.cfi_restore_state
 280:Core/Src/periphs/tim.c ****   
 646              		.loc 1 280 5 is_stmt 1 view .LVU207
 647              	.LBB2:
 280:Core/Src/periphs/tim.c ****   
 648              		.loc 1 280 5 view .LVU208
 649 0030 0025     		movs	r5, #0
 650 0032 0195     		str	r5, [sp, #4]
 280:Core/Src/periphs/tim.c ****   
 651              		.loc 1 280 5 view .LVU209
 652 0034 604B     		ldr	r3, .L49+12
 653 0036 5A6C     		ldr	r2, [r3, #68]
 654 0038 42F00102 		orr	r2, r2, #1
 655 003c 5A64     		str	r2, [r3, #68]
 280:Core/Src/periphs/tim.c ****   
 656              		.loc 1 280 5 view .LVU210
 657 003e 5A6C     		ldr	r2, [r3, #68]
 658 0040 02F00102 		and	r2, r2, #1
 659 0044 0192     		str	r2, [sp, #4]
 280:Core/Src/periphs/tim.c ****   
 660              		.loc 1 280 5 view .LVU211
 661 0046 019A     		ldr	r2, [sp, #4]
 662              	.LBE2:
 280:Core/Src/periphs/tim.c ****   
 663              		.loc 1 280 5 view .LVU212
 282:Core/Src/periphs/tim.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 664              		.loc 1 282 5 view .LVU213
 665              	.LBB3:
 282:Core/Src/periphs/tim.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 666              		.loc 1 282 5 view .LVU214
 667 0048 0295     		str	r5, [sp, #8]
 282:Core/Src/periphs/tim.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 668              		.loc 1 282 5 view .LVU215
 669 004a 1A6B     		ldr	r2, [r3, #48]
 670 004c 42F01002 		orr	r2, r2, #16
 671 0050 1A63     		str	r2, [r3, #48]
 282:Core/Src/periphs/tim.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 672              		.loc 1 282 5 view .LVU216
 673 0052 1A6B     		ldr	r2, [r3, #48]
 674 0054 02F01002 		and	r2, r2, #16
 675 0058 0292     		str	r2, [sp, #8]
 282:Core/Src/periphs/tim.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 676              		.loc 1 282 5 view .LVU217
 677 005a 029A     		ldr	r2, [sp, #8]
 678              	.LBE3:
 282:Core/Src/periphs/tim.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 679              		.loc 1 282 5 view .LVU218
 283:Core/Src/periphs/tim.c ****     /**TIM1 GPIO Configuration    
ARM GAS  /tmp/ccgqu3my.s 			page 20


 680              		.loc 1 283 5 view .LVU219
 681              	.LBB4:
 283:Core/Src/periphs/tim.c ****     /**TIM1 GPIO Configuration    
 682              		.loc 1 283 5 view .LVU220
 683 005c 0395     		str	r5, [sp, #12]
 283:Core/Src/periphs/tim.c ****     /**TIM1 GPIO Configuration    
 684              		.loc 1 283 5 view .LVU221
 685 005e 1A6B     		ldr	r2, [r3, #48]
 686 0060 42F00102 		orr	r2, r2, #1
 687 0064 1A63     		str	r2, [r3, #48]
 283:Core/Src/periphs/tim.c ****     /**TIM1 GPIO Configuration    
 688              		.loc 1 283 5 view .LVU222
 689 0066 1B6B     		ldr	r3, [r3, #48]
 690 0068 03F00103 		and	r3, r3, #1
 691 006c 0393     		str	r3, [sp, #12]
 283:Core/Src/periphs/tim.c ****     /**TIM1 GPIO Configuration    
 692              		.loc 1 283 5 view .LVU223
 693 006e 039B     		ldr	r3, [sp, #12]
 694              	.LBE4:
 283:Core/Src/periphs/tim.c ****     /**TIM1 GPIO Configuration    
 695              		.loc 1 283 5 view .LVU224
 288:Core/Src/periphs/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 696              		.loc 1 288 5 view .LVU225
 288:Core/Src/periphs/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 697              		.loc 1 288 25 is_stmt 0 view .LVU226
 698 0070 4FF40063 		mov	r3, #2048
 699 0074 0B93     		str	r3, [sp, #44]
 289:Core/Src/periphs/tim.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 700              		.loc 1 289 5 is_stmt 1 view .LVU227
 289:Core/Src/periphs/tim.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 701              		.loc 1 289 26 is_stmt 0 view .LVU228
 702 0076 0226     		movs	r6, #2
 703 0078 0C96     		str	r6, [sp, #48]
 290:Core/Src/periphs/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 704              		.loc 1 290 5 is_stmt 1 view .LVU229
 290:Core/Src/periphs/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 705              		.loc 1 290 26 is_stmt 0 view .LVU230
 706 007a 0124     		movs	r4, #1
 707 007c 0D94     		str	r4, [sp, #52]
 291:Core/Src/periphs/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 708              		.loc 1 291 5 is_stmt 1 view .LVU231
 292:Core/Src/periphs/tim.c ****     HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 709              		.loc 1 292 5 view .LVU232
 292:Core/Src/periphs/tim.c ****     HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 710              		.loc 1 292 31 is_stmt 0 view .LVU233
 711 007e 0F94     		str	r4, [sp, #60]
 293:Core/Src/periphs/tim.c **** 
 712              		.loc 1 293 5 is_stmt 1 view .LVU234
 713 0080 0BA9     		add	r1, sp, #44
 714 0082 4E48     		ldr	r0, .L49+16
 715              	.LVL25:
 293:Core/Src/periphs/tim.c **** 
 716              		.loc 1 293 5 is_stmt 0 view .LVU235
 717 0084 FFF7FEFF 		bl	HAL_GPIO_Init
 718              	.LVL26:
 295:Core/Src/periphs/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 719              		.loc 1 295 5 is_stmt 1 view .LVU236
ARM GAS  /tmp/ccgqu3my.s 			page 21


 295:Core/Src/periphs/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 720              		.loc 1 295 25 is_stmt 0 view .LVU237
 721 0088 4FF48073 		mov	r3, #256
 722 008c 0B93     		str	r3, [sp, #44]
 296:Core/Src/periphs/tim.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 723              		.loc 1 296 5 is_stmt 1 view .LVU238
 296:Core/Src/periphs/tim.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 724              		.loc 1 296 26 is_stmt 0 view .LVU239
 725 008e 0C96     		str	r6, [sp, #48]
 297:Core/Src/periphs/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 726              		.loc 1 297 5 is_stmt 1 view .LVU240
 297:Core/Src/periphs/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 727              		.loc 1 297 26 is_stmt 0 view .LVU241
 728 0090 0D94     		str	r4, [sp, #52]
 298:Core/Src/periphs/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 729              		.loc 1 298 5 is_stmt 1 view .LVU242
 298:Core/Src/periphs/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 730              		.loc 1 298 27 is_stmt 0 view .LVU243
 731 0092 0E95     		str	r5, [sp, #56]
 299:Core/Src/periphs/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 732              		.loc 1 299 5 is_stmt 1 view .LVU244
 299:Core/Src/periphs/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 733              		.loc 1 299 31 is_stmt 0 view .LVU245
 734 0094 0F94     		str	r4, [sp, #60]
 300:Core/Src/periphs/tim.c **** 
 735              		.loc 1 300 5 is_stmt 1 view .LVU246
 736 0096 0BA9     		add	r1, sp, #44
 737 0098 4948     		ldr	r0, .L49+20
 738 009a FFF7FEFF 		bl	HAL_GPIO_Init
 739              	.LVL27:
 740 009e C5E7     		b	.L39
 741              	.LVL28:
 742              	.L46:
 312:Core/Src/periphs/tim.c ****   
 743              		.loc 1 312 5 view .LVU247
 744              	.LBB5:
 312:Core/Src/periphs/tim.c ****   
 745              		.loc 1 312 5 view .LVU248
 746 00a0 0021     		movs	r1, #0
 747 00a2 0491     		str	r1, [sp, #16]
 312:Core/Src/periphs/tim.c ****   
 748              		.loc 1 312 5 view .LVU249
 749 00a4 03F50E33 		add	r3, r3, #145408
 750 00a8 1A6C     		ldr	r2, [r3, #64]
 751 00aa 42F00102 		orr	r2, r2, #1
 752 00ae 1A64     		str	r2, [r3, #64]
 312:Core/Src/periphs/tim.c ****   
 753              		.loc 1 312 5 view .LVU250
 754 00b0 1A6C     		ldr	r2, [r3, #64]
 755 00b2 02F00102 		and	r2, r2, #1
 756 00b6 0492     		str	r2, [sp, #16]
 312:Core/Src/periphs/tim.c ****   
 757              		.loc 1 312 5 view .LVU251
 758 00b8 049A     		ldr	r2, [sp, #16]
 759              	.LBE5:
 312:Core/Src/periphs/tim.c ****   
 760              		.loc 1 312 5 view .LVU252
ARM GAS  /tmp/ccgqu3my.s 			page 22


 314:Core/Src/periphs/tim.c ****     /**TIM2 GPIO Configuration    
 761              		.loc 1 314 5 view .LVU253
 762              	.LBB6:
 314:Core/Src/periphs/tim.c ****     /**TIM2 GPIO Configuration    
 763              		.loc 1 314 5 view .LVU254
 764 00ba 0591     		str	r1, [sp, #20]
 314:Core/Src/periphs/tim.c ****     /**TIM2 GPIO Configuration    
 765              		.loc 1 314 5 view .LVU255
 766 00bc 1A6B     		ldr	r2, [r3, #48]
 767 00be 42F00102 		orr	r2, r2, #1
 768 00c2 1A63     		str	r2, [r3, #48]
 314:Core/Src/periphs/tim.c ****     /**TIM2 GPIO Configuration    
 769              		.loc 1 314 5 view .LVU256
 770 00c4 1B6B     		ldr	r3, [r3, #48]
 771 00c6 03F00103 		and	r3, r3, #1
 772 00ca 0593     		str	r3, [sp, #20]
 314:Core/Src/periphs/tim.c ****     /**TIM2 GPIO Configuration    
 773              		.loc 1 314 5 view .LVU257
 774 00cc 059B     		ldr	r3, [sp, #20]
 775              	.LBE6:
 314:Core/Src/periphs/tim.c ****     /**TIM2 GPIO Configuration    
 776              		.loc 1 314 5 view .LVU258
 319:Core/Src/periphs/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 777              		.loc 1 319 5 view .LVU259
 319:Core/Src/periphs/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 778              		.loc 1 319 25 is_stmt 0 view .LVU260
 779 00ce 0224     		movs	r4, #2
 780 00d0 0B94     		str	r4, [sp, #44]
 320:Core/Src/periphs/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 781              		.loc 1 320 5 is_stmt 1 view .LVU261
 320:Core/Src/periphs/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 782              		.loc 1 320 26 is_stmt 0 view .LVU262
 783 00d2 0C94     		str	r4, [sp, #48]
 321:Core/Src/periphs/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 784              		.loc 1 321 5 is_stmt 1 view .LVU263
 322:Core/Src/periphs/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 785              		.loc 1 322 5 view .LVU264
 323:Core/Src/periphs/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 786              		.loc 1 323 5 view .LVU265
 323:Core/Src/periphs/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 787              		.loc 1 323 31 is_stmt 0 view .LVU266
 788 00d4 0125     		movs	r5, #1
 789 00d6 0F95     		str	r5, [sp, #60]
 324:Core/Src/periphs/tim.c **** 
 790              		.loc 1 324 5 is_stmt 1 view .LVU267
 791 00d8 394E     		ldr	r6, .L49+20
 792 00da 0BA9     		add	r1, sp, #44
 793 00dc 3046     		mov	r0, r6
 794              	.LVL29:
 324:Core/Src/periphs/tim.c **** 
 795              		.loc 1 324 5 is_stmt 0 view .LVU268
 796 00de FFF7FEFF 		bl	HAL_GPIO_Init
 797              	.LVL30:
 326:Core/Src/periphs/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 798              		.loc 1 326 5 is_stmt 1 view .LVU269
 326:Core/Src/periphs/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 799              		.loc 1 326 25 is_stmt 0 view .LVU270
ARM GAS  /tmp/ccgqu3my.s 			page 23


 800 00e2 4FF40043 		mov	r3, #32768
 801 00e6 0B93     		str	r3, [sp, #44]
 327:Core/Src/periphs/tim.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 802              		.loc 1 327 5 is_stmt 1 view .LVU271
 327:Core/Src/periphs/tim.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 803              		.loc 1 327 26 is_stmt 0 view .LVU272
 804 00e8 0C94     		str	r4, [sp, #48]
 328:Core/Src/periphs/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 805              		.loc 1 328 5 is_stmt 1 view .LVU273
 328:Core/Src/periphs/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 806              		.loc 1 328 26 is_stmt 0 view .LVU274
 807 00ea 0D95     		str	r5, [sp, #52]
 329:Core/Src/periphs/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 808              		.loc 1 329 5 is_stmt 1 view .LVU275
 329:Core/Src/periphs/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 809              		.loc 1 329 27 is_stmt 0 view .LVU276
 810 00ec 0E94     		str	r4, [sp, #56]
 330:Core/Src/periphs/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 811              		.loc 1 330 5 is_stmt 1 view .LVU277
 330:Core/Src/periphs/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 812              		.loc 1 330 31 is_stmt 0 view .LVU278
 813 00ee 0F95     		str	r5, [sp, #60]
 331:Core/Src/periphs/tim.c **** 
 814              		.loc 1 331 5 is_stmt 1 view .LVU279
 815 00f0 0BA9     		add	r1, sp, #44
 816 00f2 3046     		mov	r0, r6
 817 00f4 FFF7FEFF 		bl	HAL_GPIO_Init
 818              	.LVL31:
 819 00f8 98E7     		b	.L39
 820              	.LVL32:
 821              	.L47:
 343:Core/Src/periphs/tim.c ****   
 822              		.loc 1 343 5 view .LVU280
 823              	.LBB7:
 343:Core/Src/periphs/tim.c ****   
 824              		.loc 1 343 5 view .LVU281
 825 00fa 0025     		movs	r5, #0
 826 00fc 0695     		str	r5, [sp, #24]
 343:Core/Src/periphs/tim.c ****   
 827              		.loc 1 343 5 view .LVU282
 828 00fe 2E4B     		ldr	r3, .L49+12
 829 0100 1A6C     		ldr	r2, [r3, #64]
 830 0102 42F00202 		orr	r2, r2, #2
 831 0106 1A64     		str	r2, [r3, #64]
 343:Core/Src/periphs/tim.c ****   
 832              		.loc 1 343 5 view .LVU283
 833 0108 1A6C     		ldr	r2, [r3, #64]
 834 010a 02F00202 		and	r2, r2, #2
 835 010e 0692     		str	r2, [sp, #24]
 343:Core/Src/periphs/tim.c ****   
 836              		.loc 1 343 5 view .LVU284
 837 0110 069A     		ldr	r2, [sp, #24]
 838              	.LBE7:
 343:Core/Src/periphs/tim.c ****   
 839              		.loc 1 343 5 view .LVU285
 345:Core/Src/periphs/tim.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 840              		.loc 1 345 5 view .LVU286
ARM GAS  /tmp/ccgqu3my.s 			page 24


 841              	.LBB8:
 345:Core/Src/periphs/tim.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 842              		.loc 1 345 5 view .LVU287
 843 0112 0795     		str	r5, [sp, #28]
 345:Core/Src/periphs/tim.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 844              		.loc 1 345 5 view .LVU288
 845 0114 1A6B     		ldr	r2, [r3, #48]
 846 0116 42F00102 		orr	r2, r2, #1
 847 011a 1A63     		str	r2, [r3, #48]
 345:Core/Src/periphs/tim.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 848              		.loc 1 345 5 view .LVU289
 849 011c 1A6B     		ldr	r2, [r3, #48]
 850 011e 02F00102 		and	r2, r2, #1
 851 0122 0792     		str	r2, [sp, #28]
 345:Core/Src/periphs/tim.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 852              		.loc 1 345 5 view .LVU290
 853 0124 079A     		ldr	r2, [sp, #28]
 854              	.LBE8:
 345:Core/Src/periphs/tim.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 855              		.loc 1 345 5 view .LVU291
 346:Core/Src/periphs/tim.c ****     /**TIM3 GPIO Configuration    
 856              		.loc 1 346 5 view .LVU292
 857              	.LBB9:
 346:Core/Src/periphs/tim.c ****     /**TIM3 GPIO Configuration    
 858              		.loc 1 346 5 view .LVU293
 859 0126 0895     		str	r5, [sp, #32]
 346:Core/Src/periphs/tim.c ****     /**TIM3 GPIO Configuration    
 860              		.loc 1 346 5 view .LVU294
 861 0128 1A6B     		ldr	r2, [r3, #48]
 862 012a 42F00202 		orr	r2, r2, #2
 863 012e 1A63     		str	r2, [r3, #48]
 346:Core/Src/periphs/tim.c ****     /**TIM3 GPIO Configuration    
 864              		.loc 1 346 5 view .LVU295
 865 0130 1B6B     		ldr	r3, [r3, #48]
 866 0132 03F00203 		and	r3, r3, #2
 867 0136 0893     		str	r3, [sp, #32]
 346:Core/Src/periphs/tim.c ****     /**TIM3 GPIO Configuration    
 868              		.loc 1 346 5 view .LVU296
 869 0138 089B     		ldr	r3, [sp, #32]
 870              	.LBE9:
 346:Core/Src/periphs/tim.c ****     /**TIM3 GPIO Configuration    
 871              		.loc 1 346 5 view .LVU297
 351:Core/Src/periphs/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 872              		.loc 1 351 5 view .LVU298
 351:Core/Src/periphs/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 873              		.loc 1 351 25 is_stmt 0 view .LVU299
 874 013a 8023     		movs	r3, #128
 875 013c 0B93     		str	r3, [sp, #44]
 352:Core/Src/periphs/tim.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 876              		.loc 1 352 5 is_stmt 1 view .LVU300
 352:Core/Src/periphs/tim.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 877              		.loc 1 352 26 is_stmt 0 view .LVU301
 878 013e 0224     		movs	r4, #2
 879 0140 0C94     		str	r4, [sp, #48]
 353:Core/Src/periphs/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 880              		.loc 1 353 5 is_stmt 1 view .LVU302
 353:Core/Src/periphs/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
ARM GAS  /tmp/ccgqu3my.s 			page 25


 881              		.loc 1 353 26 is_stmt 0 view .LVU303
 882 0142 0126     		movs	r6, #1
 883 0144 0D96     		str	r6, [sp, #52]
 354:Core/Src/periphs/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 884              		.loc 1 354 5 is_stmt 1 view .LVU304
 355:Core/Src/periphs/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 885              		.loc 1 355 5 view .LVU305
 355:Core/Src/periphs/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 886              		.loc 1 355 31 is_stmt 0 view .LVU306
 887 0146 0F94     		str	r4, [sp, #60]
 356:Core/Src/periphs/tim.c **** 
 888              		.loc 1 356 5 is_stmt 1 view .LVU307
 889 0148 0BA9     		add	r1, sp, #44
 890 014a 1D48     		ldr	r0, .L49+20
 891              	.LVL33:
 356:Core/Src/periphs/tim.c **** 
 892              		.loc 1 356 5 is_stmt 0 view .LVU308
 893 014c FFF7FEFF 		bl	HAL_GPIO_Init
 894              	.LVL34:
 358:Core/Src/periphs/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 895              		.loc 1 358 5 is_stmt 1 view .LVU309
 358:Core/Src/periphs/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 896              		.loc 1 358 25 is_stmt 0 view .LVU310
 897 0150 1023     		movs	r3, #16
 898 0152 0B93     		str	r3, [sp, #44]
 359:Core/Src/periphs/tim.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 899              		.loc 1 359 5 is_stmt 1 view .LVU311
 359:Core/Src/periphs/tim.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 900              		.loc 1 359 26 is_stmt 0 view .LVU312
 901 0154 0C94     		str	r4, [sp, #48]
 360:Core/Src/periphs/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 902              		.loc 1 360 5 is_stmt 1 view .LVU313
 360:Core/Src/periphs/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 903              		.loc 1 360 26 is_stmt 0 view .LVU314
 904 0156 0D96     		str	r6, [sp, #52]
 361:Core/Src/periphs/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 905              		.loc 1 361 5 is_stmt 1 view .LVU315
 361:Core/Src/periphs/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 906              		.loc 1 361 27 is_stmt 0 view .LVU316
 907 0158 0E95     		str	r5, [sp, #56]
 362:Core/Src/periphs/tim.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 908              		.loc 1 362 5 is_stmt 1 view .LVU317
 362:Core/Src/periphs/tim.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 909              		.loc 1 362 31 is_stmt 0 view .LVU318
 910 015a 0F94     		str	r4, [sp, #60]
 363:Core/Src/periphs/tim.c **** 
 911              		.loc 1 363 5 is_stmt 1 view .LVU319
 912 015c 0BA9     		add	r1, sp, #44
 913 015e 1948     		ldr	r0, .L49+24
 914 0160 FFF7FEFF 		bl	HAL_GPIO_Init
 915              	.LVL35:
 916 0164 62E7     		b	.L39
 917              	.LVL36:
 918              	.L48:
 375:Core/Src/periphs/tim.c ****   
 919              		.loc 1 375 5 view .LVU320
 920              	.LBB10:
ARM GAS  /tmp/ccgqu3my.s 			page 26


 375:Core/Src/periphs/tim.c ****   
 921              		.loc 1 375 5 view .LVU321
 922 0166 0021     		movs	r1, #0
 923 0168 0991     		str	r1, [sp, #36]
 375:Core/Src/periphs/tim.c ****   
 924              		.loc 1 375 5 view .LVU322
 925 016a 134B     		ldr	r3, .L49+12
 926 016c 1A6C     		ldr	r2, [r3, #64]
 927 016e 42F00402 		orr	r2, r2, #4
 928 0172 1A64     		str	r2, [r3, #64]
 375:Core/Src/periphs/tim.c ****   
 929              		.loc 1 375 5 view .LVU323
 930 0174 1A6C     		ldr	r2, [r3, #64]
 931 0176 02F00402 		and	r2, r2, #4
 932 017a 0992     		str	r2, [sp, #36]
 375:Core/Src/periphs/tim.c ****   
 933              		.loc 1 375 5 view .LVU324
 934 017c 099A     		ldr	r2, [sp, #36]
 935              	.LBE10:
 375:Core/Src/periphs/tim.c ****   
 936              		.loc 1 375 5 view .LVU325
 377:Core/Src/periphs/tim.c ****     /**TIM4 GPIO Configuration    
 937              		.loc 1 377 5 view .LVU326
 938              	.LBB11:
 377:Core/Src/periphs/tim.c ****     /**TIM4 GPIO Configuration    
 939              		.loc 1 377 5 view .LVU327
 940 017e 0A91     		str	r1, [sp, #40]
 377:Core/Src/periphs/tim.c ****     /**TIM4 GPIO Configuration    
 941              		.loc 1 377 5 view .LVU328
 942 0180 1A6B     		ldr	r2, [r3, #48]
 943 0182 42F00202 		orr	r2, r2, #2
 944 0186 1A63     		str	r2, [r3, #48]
 377:Core/Src/periphs/tim.c ****     /**TIM4 GPIO Configuration    
 945              		.loc 1 377 5 view .LVU329
 946 0188 1B6B     		ldr	r3, [r3, #48]
 947 018a 03F00203 		and	r3, r3, #2
 948 018e 0A93     		str	r3, [sp, #40]
 377:Core/Src/periphs/tim.c ****     /**TIM4 GPIO Configuration    
 949              		.loc 1 377 5 view .LVU330
 950 0190 0A9B     		ldr	r3, [sp, #40]
 951              	.LBE11:
 377:Core/Src/periphs/tim.c ****     /**TIM4 GPIO Configuration    
 952              		.loc 1 377 5 view .LVU331
 382:Core/Src/periphs/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 953              		.loc 1 382 5 view .LVU332
 382:Core/Src/periphs/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 954              		.loc 1 382 25 is_stmt 0 view .LVU333
 955 0192 C023     		movs	r3, #192
 956 0194 0B93     		str	r3, [sp, #44]
 383:Core/Src/periphs/tim.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 957              		.loc 1 383 5 is_stmt 1 view .LVU334
 383:Core/Src/periphs/tim.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 958              		.loc 1 383 26 is_stmt 0 view .LVU335
 959 0196 0223     		movs	r3, #2
 960 0198 0C93     		str	r3, [sp, #48]
 384:Core/Src/periphs/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 961              		.loc 1 384 5 is_stmt 1 view .LVU336
ARM GAS  /tmp/ccgqu3my.s 			page 27


 384:Core/Src/periphs/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 962              		.loc 1 384 26 is_stmt 0 view .LVU337
 963 019a 0122     		movs	r2, #1
 964 019c 0D92     		str	r2, [sp, #52]
 385:Core/Src/periphs/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 965              		.loc 1 385 5 is_stmt 1 view .LVU338
 386:Core/Src/periphs/tim.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 966              		.loc 1 386 5 view .LVU339
 386:Core/Src/periphs/tim.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 967              		.loc 1 386 31 is_stmt 0 view .LVU340
 968 019e 0F93     		str	r3, [sp, #60]
 387:Core/Src/periphs/tim.c **** 
 969              		.loc 1 387 5 is_stmt 1 view .LVU341
 970 01a0 0BA9     		add	r1, sp, #44
 971 01a2 0848     		ldr	r0, .L49+24
 972              	.LVL37:
 387:Core/Src/periphs/tim.c **** 
 973              		.loc 1 387 5 is_stmt 0 view .LVU342
 974 01a4 FFF7FEFF 		bl	HAL_GPIO_Init
 975              	.LVL38:
 976              		.loc 1 393 1 view .LVU343
 977 01a8 40E7     		b	.L39
 978              	.L50:
 979 01aa 00BF     		.align	2
 980              	.L49:
 981 01ac 00000140 		.word	1073807360
 982 01b0 00040040 		.word	1073742848
 983 01b4 00080040 		.word	1073743872
 984 01b8 00380240 		.word	1073887232
 985 01bc 00100240 		.word	1073876992
 986 01c0 00000240 		.word	1073872896
 987 01c4 00040240 		.word	1073873920
 988              		.cfi_endproc
 989              	.LFE137:
 991              		.section	.text.HAL_TIM_PWM_MspInit,"ax",%progbits
 992              		.align	1
 993              		.global	HAL_TIM_PWM_MspInit
 994              		.syntax unified
 995              		.thumb
 996              		.thumb_func
 997              		.fpu fpv4-sp-d16
 999              	HAL_TIM_PWM_MspInit:
 1000              	.LVL39:
 1001              	.LFB138:
 394:Core/Src/periphs/tim.c **** 
 395:Core/Src/periphs/tim.c **** void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
 396:Core/Src/periphs/tim.c **** {
 1002              		.loc 1 396 1 is_stmt 1 view -0
 1003              		.cfi_startproc
 1004              		@ args = 0, pretend = 0, frame = 8
 1005              		@ frame_needed = 0, uses_anonymous_args = 0
 1006              		@ link register save eliminated.
 1007              		.loc 1 396 1 is_stmt 0 view .LVU345
 1008 0000 82B0     		sub	sp, sp, #8
 1009              	.LCFI21:
 1010              		.cfi_def_cfa_offset 8
 397:Core/Src/periphs/tim.c **** 
ARM GAS  /tmp/ccgqu3my.s 			page 28


 398:Core/Src/periphs/tim.c ****   if(tim_pwmHandle->Instance==TIM8)
 1011              		.loc 1 398 3 is_stmt 1 view .LVU346
 1012              		.loc 1 398 19 is_stmt 0 view .LVU347
 1013 0002 0268     		ldr	r2, [r0]
 1014              		.loc 1 398 5 view .LVU348
 1015 0004 114B     		ldr	r3, .L57
 1016 0006 9A42     		cmp	r2, r3
 1017 0008 05D0     		beq	.L55
 1018              	.L52:
 399:Core/Src/periphs/tim.c ****   {
 400:Core/Src/periphs/tim.c ****   /* USER CODE BEGIN TIM8_MspInit 0 */
 401:Core/Src/periphs/tim.c **** 
 402:Core/Src/periphs/tim.c ****   /* USER CODE END TIM8_MspInit 0 */
 403:Core/Src/periphs/tim.c ****     /* TIM8 clock enable */
 404:Core/Src/periphs/tim.c ****     __HAL_RCC_TIM8_CLK_ENABLE();
 1019              		.loc 1 404 5 is_stmt 1 discriminator 1 view .LVU349
 405:Core/Src/periphs/tim.c ****   /* USER CODE BEGIN TIM8_MspInit 1 */
 406:Core/Src/periphs/tim.c **** 
 407:Core/Src/periphs/tim.c ****   /* USER CODE END TIM8_MspInit 1 */
 408:Core/Src/periphs/tim.c ****   }
 409:Core/Src/periphs/tim.c ****    if(tim_pwmHandle->Instance==TIM9)
 1020              		.loc 1 409 4 discriminator 1 view .LVU350
 1021              		.loc 1 409 20 is_stmt 0 discriminator 1 view .LVU351
 1022 000a 0268     		ldr	r2, [r0]
 1023              		.loc 1 409 6 discriminator 1 view .LVU352
 1024 000c 104B     		ldr	r3, .L57+4
 1025 000e 9A42     		cmp	r2, r3
 1026 0010 0ED0     		beq	.L56
 1027              	.L51:
 410:Core/Src/periphs/tim.c ****   {
 411:Core/Src/periphs/tim.c ****   /* USER CODE BEGIN TIM9_MspInit 0 */
 412:Core/Src/periphs/tim.c **** 
 413:Core/Src/periphs/tim.c ****   /* USER CODE END TIM9_MspInit 0 */
 414:Core/Src/periphs/tim.c ****     /* TIM9 clock enable */
 415:Core/Src/periphs/tim.c ****     __HAL_RCC_TIM9_CLK_ENABLE();
 416:Core/Src/periphs/tim.c ****   /* USER CODE BEGIN TIM9_MspInit 1 */
 417:Core/Src/periphs/tim.c **** 
 418:Core/Src/periphs/tim.c ****   /* USER CODE END TIM9_MspInit 1 */
 419:Core/Src/periphs/tim.c ****   }
 420:Core/Src/periphs/tim.c **** }
 1028              		.loc 1 420 1 view .LVU353
 1029 0012 02B0     		add	sp, sp, #8
 1030              	.LCFI22:
 1031              		.cfi_remember_state
 1032              		.cfi_def_cfa_offset 0
 1033              		@ sp needed
 1034 0014 7047     		bx	lr
 1035              	.L55:
 1036              	.LCFI23:
 1037              		.cfi_restore_state
 404:Core/Src/periphs/tim.c ****   /* USER CODE BEGIN TIM8_MspInit 1 */
 1038              		.loc 1 404 5 is_stmt 1 view .LVU354
 1039              	.LBB12:
 404:Core/Src/periphs/tim.c ****   /* USER CODE BEGIN TIM8_MspInit 1 */
 1040              		.loc 1 404 5 view .LVU355
 1041 0016 0023     		movs	r3, #0
 1042 0018 0093     		str	r3, [sp]
ARM GAS  /tmp/ccgqu3my.s 			page 29


 404:Core/Src/periphs/tim.c ****   /* USER CODE BEGIN TIM8_MspInit 1 */
 1043              		.loc 1 404 5 view .LVU356
 1044 001a 0E4B     		ldr	r3, .L57+8
 1045 001c 5A6C     		ldr	r2, [r3, #68]
 1046 001e 42F00202 		orr	r2, r2, #2
 1047 0022 5A64     		str	r2, [r3, #68]
 404:Core/Src/periphs/tim.c ****   /* USER CODE BEGIN TIM8_MspInit 1 */
 1048              		.loc 1 404 5 view .LVU357
 1049 0024 5B6C     		ldr	r3, [r3, #68]
 1050 0026 03F00203 		and	r3, r3, #2
 1051 002a 0093     		str	r3, [sp]
 404:Core/Src/periphs/tim.c ****   /* USER CODE BEGIN TIM8_MspInit 1 */
 1052              		.loc 1 404 5 view .LVU358
 1053 002c 009B     		ldr	r3, [sp]
 1054 002e ECE7     		b	.L52
 1055              	.L56:
 404:Core/Src/periphs/tim.c ****   /* USER CODE BEGIN TIM8_MspInit 1 */
 1056              		.loc 1 404 5 is_stmt 0 view .LVU359
 1057              	.LBE12:
 415:Core/Src/periphs/tim.c ****   /* USER CODE BEGIN TIM9_MspInit 1 */
 1058              		.loc 1 415 5 is_stmt 1 view .LVU360
 1059              	.LBB13:
 415:Core/Src/periphs/tim.c ****   /* USER CODE BEGIN TIM9_MspInit 1 */
 1060              		.loc 1 415 5 view .LVU361
 1061 0030 0023     		movs	r3, #0
 1062 0032 0193     		str	r3, [sp, #4]
 415:Core/Src/periphs/tim.c ****   /* USER CODE BEGIN TIM9_MspInit 1 */
 1063              		.loc 1 415 5 view .LVU362
 1064 0034 074B     		ldr	r3, .L57+8
 1065 0036 5A6C     		ldr	r2, [r3, #68]
 1066 0038 42F48032 		orr	r2, r2, #65536
 1067 003c 5A64     		str	r2, [r3, #68]
 415:Core/Src/periphs/tim.c ****   /* USER CODE BEGIN TIM9_MspInit 1 */
 1068              		.loc 1 415 5 view .LVU363
 1069 003e 5B6C     		ldr	r3, [r3, #68]
 1070 0040 03F48033 		and	r3, r3, #65536
 1071 0044 0193     		str	r3, [sp, #4]
 415:Core/Src/periphs/tim.c ****   /* USER CODE BEGIN TIM9_MspInit 1 */
 1072              		.loc 1 415 5 view .LVU364
 1073 0046 019B     		ldr	r3, [sp, #4]
 1074              	.LBE13:
 415:Core/Src/periphs/tim.c ****   /* USER CODE BEGIN TIM9_MspInit 1 */
 1075              		.loc 1 415 5 view .LVU365
 1076              		.loc 1 420 1 is_stmt 0 view .LVU366
 1077 0048 E3E7     		b	.L51
 1078              	.L58:
 1079 004a 00BF     		.align	2
 1080              	.L57:
 1081 004c 00040140 		.word	1073808384
 1082 0050 00400140 		.word	1073823744
 1083 0054 00380240 		.word	1073887232
 1084              		.cfi_endproc
 1085              	.LFE138:
 1087              		.section	.text.HAL_TIM_MspPostInit,"ax",%progbits
 1088              		.align	1
 1089              		.global	HAL_TIM_MspPostInit
 1090              		.syntax unified
ARM GAS  /tmp/ccgqu3my.s 			page 30


 1091              		.thumb
 1092              		.thumb_func
 1093              		.fpu fpv4-sp-d16
 1095              	HAL_TIM_MspPostInit:
 1096              	.LVL40:
 1097              	.LFB139:
 421:Core/Src/periphs/tim.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
 422:Core/Src/periphs/tim.c **** {
 1098              		.loc 1 422 1 is_stmt 1 view -0
 1099              		.cfi_startproc
 1100              		@ args = 0, pretend = 0, frame = 32
 1101              		@ frame_needed = 0, uses_anonymous_args = 0
 1102              		.loc 1 422 1 is_stmt 0 view .LVU368
 1103 0000 00B5     		push	{lr}
 1104              	.LCFI24:
 1105              		.cfi_def_cfa_offset 4
 1106              		.cfi_offset 14, -4
 1107 0002 89B0     		sub	sp, sp, #36
 1108              	.LCFI25:
 1109              		.cfi_def_cfa_offset 40
 423:Core/Src/periphs/tim.c **** 
 424:Core/Src/periphs/tim.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 1110              		.loc 1 424 3 is_stmt 1 view .LVU369
 1111              		.loc 1 424 20 is_stmt 0 view .LVU370
 1112 0004 0023     		movs	r3, #0
 1113 0006 0393     		str	r3, [sp, #12]
 1114 0008 0493     		str	r3, [sp, #16]
 1115 000a 0593     		str	r3, [sp, #20]
 1116 000c 0693     		str	r3, [sp, #24]
 1117 000e 0793     		str	r3, [sp, #28]
 425:Core/Src/periphs/tim.c ****   if(timHandle->Instance==TIM8)
 1118              		.loc 1 425 3 is_stmt 1 view .LVU371
 1119              		.loc 1 425 15 is_stmt 0 view .LVU372
 1120 0010 0368     		ldr	r3, [r0]
 1121              		.loc 1 425 5 view .LVU373
 1122 0012 1D4A     		ldr	r2, .L65
 1123 0014 9342     		cmp	r3, r2
 1124 0016 05D0     		beq	.L63
 426:Core/Src/periphs/tim.c ****   {
 427:Core/Src/periphs/tim.c ****   /* USER CODE BEGIN TIM8_MspPostInit 0 */
 428:Core/Src/periphs/tim.c **** 
 429:Core/Src/periphs/tim.c ****   /* USER CODE END TIM8_MspPostInit 0 */
 430:Core/Src/periphs/tim.c ****   
 431:Core/Src/periphs/tim.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 432:Core/Src/periphs/tim.c ****     /**TIM8 GPIO Configuration    
 433:Core/Src/periphs/tim.c ****     PC6     ------> TIM8_CH1
 434:Core/Src/periphs/tim.c ****     PC7     ------> TIM8_CH2
 435:Core/Src/periphs/tim.c ****     PC8     ------> TIM8_CH3
 436:Core/Src/periphs/tim.c ****     PC9     ------> TIM8_CH4 
 437:Core/Src/periphs/tim.c ****     */
 438:Core/Src/periphs/tim.c ****     GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 439:Core/Src/periphs/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 440:Core/Src/periphs/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 441:Core/Src/periphs/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 442:Core/Src/periphs/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 443:Core/Src/periphs/tim.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 444:Core/Src/periphs/tim.c **** 
ARM GAS  /tmp/ccgqu3my.s 			page 31


 445:Core/Src/periphs/tim.c ****   /* USER CODE BEGIN TIM8_MspPostInit 1 */
 446:Core/Src/periphs/tim.c **** 
 447:Core/Src/periphs/tim.c ****   /* USER CODE END TIM8_MspPostInit 1 */
 448:Core/Src/periphs/tim.c ****   }
 449:Core/Src/periphs/tim.c ****    else if(timHandle->Instance==TIM9)
 1125              		.loc 1 449 9 is_stmt 1 view .LVU374
 1126              		.loc 1 449 11 is_stmt 0 view .LVU375
 1127 0018 1C4A     		ldr	r2, .L65+4
 1128 001a 9342     		cmp	r3, r2
 1129 001c 1AD0     		beq	.L64
 1130              	.LVL41:
 1131              	.L59:
 450:Core/Src/periphs/tim.c ****   {
 451:Core/Src/periphs/tim.c ****   /* USER CODE BEGIN TIM9_MspPostInit 0 */
 452:Core/Src/periphs/tim.c **** 
 453:Core/Src/periphs/tim.c ****   /* USER CODE END TIM9_MspPostInit 0 */
 454:Core/Src/periphs/tim.c **** 
 455:Core/Src/periphs/tim.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 456:Core/Src/periphs/tim.c ****     /**TIM9 GPIO Configuration
 457:Core/Src/periphs/tim.c ****     PA2     ------> TIM9_CH1
 458:Core/Src/periphs/tim.c ****     */
 459:Core/Src/periphs/tim.c ****     GPIO_InitStruct.Pin = GPIO_PIN_2;
 460:Core/Src/periphs/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 461:Core/Src/periphs/tim.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 462:Core/Src/periphs/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 463:Core/Src/periphs/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF3_TIM9;
 464:Core/Src/periphs/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 465:Core/Src/periphs/tim.c **** 
 466:Core/Src/periphs/tim.c ****   /* USER CODE BEGIN TIM9_MspPostInit 1 */
 467:Core/Src/periphs/tim.c **** 
 468:Core/Src/periphs/tim.c ****   /* USER CODE END TIM9_MspPostInit 1 */
 469:Core/Src/periphs/tim.c ****   }
 470:Core/Src/periphs/tim.c **** 
 471:Core/Src/periphs/tim.c **** }
 1132              		.loc 1 471 1 view .LVU376
 1133 001e 09B0     		add	sp, sp, #36
 1134              	.LCFI26:
 1135              		.cfi_remember_state
 1136              		.cfi_def_cfa_offset 4
 1137              		@ sp needed
 1138 0020 5DF804FB 		ldr	pc, [sp], #4
 1139              	.LVL42:
 1140              	.L63:
 1141              	.LCFI27:
 1142              		.cfi_restore_state
 431:Core/Src/periphs/tim.c ****     /**TIM8 GPIO Configuration    
 1143              		.loc 1 431 5 is_stmt 1 view .LVU377
 1144              	.LBB14:
 431:Core/Src/periphs/tim.c ****     /**TIM8 GPIO Configuration    
 1145              		.loc 1 431 5 view .LVU378
 1146 0024 0023     		movs	r3, #0
 1147 0026 0193     		str	r3, [sp, #4]
 431:Core/Src/periphs/tim.c ****     /**TIM8 GPIO Configuration    
 1148              		.loc 1 431 5 view .LVU379
 1149 0028 194B     		ldr	r3, .L65+8
 1150 002a 1A6B     		ldr	r2, [r3, #48]
 1151 002c 42F00402 		orr	r2, r2, #4
ARM GAS  /tmp/ccgqu3my.s 			page 32


 1152 0030 1A63     		str	r2, [r3, #48]
 431:Core/Src/periphs/tim.c ****     /**TIM8 GPIO Configuration    
 1153              		.loc 1 431 5 view .LVU380
 1154 0032 1B6B     		ldr	r3, [r3, #48]
 1155 0034 03F00403 		and	r3, r3, #4
 1156 0038 0193     		str	r3, [sp, #4]
 431:Core/Src/periphs/tim.c ****     /**TIM8 GPIO Configuration    
 1157              		.loc 1 431 5 view .LVU381
 1158 003a 019B     		ldr	r3, [sp, #4]
 1159              	.LBE14:
 431:Core/Src/periphs/tim.c ****     /**TIM8 GPIO Configuration    
 1160              		.loc 1 431 5 view .LVU382
 438:Core/Src/periphs/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1161              		.loc 1 438 5 view .LVU383
 438:Core/Src/periphs/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1162              		.loc 1 438 25 is_stmt 0 view .LVU384
 1163 003c 4FF47073 		mov	r3, #960
 1164 0040 0393     		str	r3, [sp, #12]
 439:Core/Src/periphs/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1165              		.loc 1 439 5 is_stmt 1 view .LVU385
 439:Core/Src/periphs/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1166              		.loc 1 439 26 is_stmt 0 view .LVU386
 1167 0042 0223     		movs	r3, #2
 1168 0044 0493     		str	r3, [sp, #16]
 440:Core/Src/periphs/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 1169              		.loc 1 440 5 is_stmt 1 view .LVU387
 441:Core/Src/periphs/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 1170              		.loc 1 441 5 view .LVU388
 442:Core/Src/periphs/tim.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 1171              		.loc 1 442 5 view .LVU389
 442:Core/Src/periphs/tim.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 1172              		.loc 1 442 31 is_stmt 0 view .LVU390
 1173 0046 0323     		movs	r3, #3
 1174 0048 0793     		str	r3, [sp, #28]
 443:Core/Src/periphs/tim.c **** 
 1175              		.loc 1 443 5 is_stmt 1 view .LVU391
 1176 004a 03A9     		add	r1, sp, #12
 1177 004c 1148     		ldr	r0, .L65+12
 1178              	.LVL43:
 443:Core/Src/periphs/tim.c **** 
 1179              		.loc 1 443 5 is_stmt 0 view .LVU392
 1180 004e FFF7FEFF 		bl	HAL_GPIO_Init
 1181              	.LVL44:
 1182 0052 E4E7     		b	.L59
 1183              	.LVL45:
 1184              	.L64:
 455:Core/Src/periphs/tim.c ****     /**TIM9 GPIO Configuration
 1185              		.loc 1 455 5 is_stmt 1 view .LVU393
 1186              	.LBB15:
 455:Core/Src/periphs/tim.c ****     /**TIM9 GPIO Configuration
 1187              		.loc 1 455 5 view .LVU394
 1188 0054 0023     		movs	r3, #0
 1189 0056 0293     		str	r3, [sp, #8]
 455:Core/Src/periphs/tim.c ****     /**TIM9 GPIO Configuration
 1190              		.loc 1 455 5 view .LVU395
 1191 0058 0D4B     		ldr	r3, .L65+8
 1192 005a 1A6B     		ldr	r2, [r3, #48]
ARM GAS  /tmp/ccgqu3my.s 			page 33


 1193 005c 42F00102 		orr	r2, r2, #1
 1194 0060 1A63     		str	r2, [r3, #48]
 455:Core/Src/periphs/tim.c ****     /**TIM9 GPIO Configuration
 1195              		.loc 1 455 5 view .LVU396
 1196 0062 1B6B     		ldr	r3, [r3, #48]
 1197 0064 03F00103 		and	r3, r3, #1
 1198 0068 0293     		str	r3, [sp, #8]
 455:Core/Src/periphs/tim.c ****     /**TIM9 GPIO Configuration
 1199              		.loc 1 455 5 view .LVU397
 1200 006a 029B     		ldr	r3, [sp, #8]
 1201              	.LBE15:
 455:Core/Src/periphs/tim.c ****     /**TIM9 GPIO Configuration
 1202              		.loc 1 455 5 view .LVU398
 459:Core/Src/periphs/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1203              		.loc 1 459 5 view .LVU399
 459:Core/Src/periphs/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1204              		.loc 1 459 25 is_stmt 0 view .LVU400
 1205 006c 0423     		movs	r3, #4
 1206 006e 0393     		str	r3, [sp, #12]
 460:Core/Src/periphs/tim.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 1207              		.loc 1 460 5 is_stmt 1 view .LVU401
 460:Core/Src/periphs/tim.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 1208              		.loc 1 460 26 is_stmt 0 view .LVU402
 1209 0070 0223     		movs	r3, #2
 1210 0072 0493     		str	r3, [sp, #16]
 461:Core/Src/periphs/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 1211              		.loc 1 461 5 is_stmt 1 view .LVU403
 461:Core/Src/periphs/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 1212              		.loc 1 461 26 is_stmt 0 view .LVU404
 1213 0074 0122     		movs	r2, #1
 1214 0076 0592     		str	r2, [sp, #20]
 462:Core/Src/periphs/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF3_TIM9;
 1215              		.loc 1 462 5 is_stmt 1 view .LVU405
 462:Core/Src/periphs/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF3_TIM9;
 1216              		.loc 1 462 27 is_stmt 0 view .LVU406
 1217 0078 0693     		str	r3, [sp, #24]
 463:Core/Src/periphs/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 1218              		.loc 1 463 5 is_stmt 1 view .LVU407
 463:Core/Src/periphs/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 1219              		.loc 1 463 31 is_stmt 0 view .LVU408
 1220 007a 0323     		movs	r3, #3
 1221 007c 0793     		str	r3, [sp, #28]
 464:Core/Src/periphs/tim.c **** 
 1222              		.loc 1 464 5 is_stmt 1 view .LVU409
 1223 007e 03A9     		add	r1, sp, #12
 1224 0080 0548     		ldr	r0, .L65+16
 1225              	.LVL46:
 464:Core/Src/periphs/tim.c **** 
 1226              		.loc 1 464 5 is_stmt 0 view .LVU410
 1227 0082 FFF7FEFF 		bl	HAL_GPIO_Init
 1228              	.LVL47:
 1229              		.loc 1 471 1 view .LVU411
 1230 0086 CAE7     		b	.L59
 1231              	.L66:
 1232              		.align	2
 1233              	.L65:
 1234 0088 00040140 		.word	1073808384
ARM GAS  /tmp/ccgqu3my.s 			page 34


 1235 008c 00400140 		.word	1073823744
 1236 0090 00380240 		.word	1073887232
 1237 0094 00080240 		.word	1073874944
 1238 0098 00000240 		.word	1073872896
 1239              		.cfi_endproc
 1240              	.LFE139:
 1242              		.section	.text.MX_TIM8_Init,"ax",%progbits
 1243              		.align	1
 1244              		.global	MX_TIM8_Init
 1245              		.syntax unified
 1246              		.thumb
 1247              		.thumb_func
 1248              		.fpu fpv4-sp-d16
 1250              	MX_TIM8_Init:
 1251              	.LFB135:
 186:Core/Src/periphs/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 1252              		.loc 1 186 1 is_stmt 1 view -0
 1253              		.cfi_startproc
 1254              		@ args = 0, pretend = 0, frame = 72
 1255              		@ frame_needed = 0, uses_anonymous_args = 0
 1256 0000 30B5     		push	{r4, r5, lr}
 1257              	.LCFI28:
 1258              		.cfi_def_cfa_offset 12
 1259              		.cfi_offset 4, -12
 1260              		.cfi_offset 5, -8
 1261              		.cfi_offset 14, -4
 1262 0002 93B0     		sub	sp, sp, #76
 1263              	.LCFI29:
 1264              		.cfi_def_cfa_offset 88
 187:Core/Src/periphs/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 1265              		.loc 1 187 3 view .LVU413
 187:Core/Src/periphs/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 1266              		.loc 1 187 27 is_stmt 0 view .LVU414
 1267 0004 0024     		movs	r4, #0
 1268 0006 1094     		str	r4, [sp, #64]
 1269 0008 1194     		str	r4, [sp, #68]
 188:Core/Src/periphs/tim.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 1270              		.loc 1 188 3 is_stmt 1 view .LVU415
 188:Core/Src/periphs/tim.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 1271              		.loc 1 188 22 is_stmt 0 view .LVU416
 1272 000a 0994     		str	r4, [sp, #36]
 1273 000c 0A94     		str	r4, [sp, #40]
 1274 000e 0B94     		str	r4, [sp, #44]
 1275 0010 0C94     		str	r4, [sp, #48]
 1276 0012 0D94     		str	r4, [sp, #52]
 1277 0014 0E94     		str	r4, [sp, #56]
 1278 0016 0F94     		str	r4, [sp, #60]
 189:Core/Src/periphs/tim.c **** 
 1279              		.loc 1 189 3 is_stmt 1 view .LVU417
 189:Core/Src/periphs/tim.c **** 
 1280              		.loc 1 189 34 is_stmt 0 view .LVU418
 1281 0018 2025     		movs	r5, #32
 1282 001a 2A46     		mov	r2, r5
 1283 001c 2146     		mov	r1, r4
 1284 001e 01A8     		add	r0, sp, #4
 1285 0020 FFF7FEFF 		bl	memset
 1286              	.LVL48:
ARM GAS  /tmp/ccgqu3my.s 			page 35


 191:Core/Src/periphs/tim.c ****   htim8.Init.Prescaler = 0;
 1287              		.loc 1 191 3 is_stmt 1 view .LVU419
 191:Core/Src/periphs/tim.c ****   htim8.Init.Prescaler = 0;
 1288              		.loc 1 191 18 is_stmt 0 view .LVU420
 1289 0024 3048     		ldr	r0, .L83
 1290 0026 314B     		ldr	r3, .L83+4
 1291 0028 0360     		str	r3, [r0]
 192:Core/Src/periphs/tim.c ****   htim8.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED1;
 1292              		.loc 1 192 3 is_stmt 1 view .LVU421
 192:Core/Src/periphs/tim.c ****   htim8.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED1;
 1293              		.loc 1 192 24 is_stmt 0 view .LVU422
 1294 002a 4460     		str	r4, [r0, #4]
 193:Core/Src/periphs/tim.c ****   htim8.Init.Period = 10499;
 1295              		.loc 1 193 3 is_stmt 1 view .LVU423
 193:Core/Src/periphs/tim.c ****   htim8.Init.Period = 10499;
 1296              		.loc 1 193 26 is_stmt 0 view .LVU424
 1297 002c 8560     		str	r5, [r0, #8]
 194:Core/Src/periphs/tim.c ****   htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1298              		.loc 1 194 3 is_stmt 1 view .LVU425
 194:Core/Src/periphs/tim.c ****   htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1299              		.loc 1 194 21 is_stmt 0 view .LVU426
 1300 002e 42F60313 		movw	r3, #10499
 1301 0032 C360     		str	r3, [r0, #12]
 195:Core/Src/periphs/tim.c ****   htim8.Init.RepetitionCounter = 0;
 1302              		.loc 1 195 3 is_stmt 1 view .LVU427
 195:Core/Src/periphs/tim.c ****   htim8.Init.RepetitionCounter = 0;
 1303              		.loc 1 195 28 is_stmt 0 view .LVU428
 1304 0034 0461     		str	r4, [r0, #16]
 196:Core/Src/periphs/tim.c ****   htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1305              		.loc 1 196 3 is_stmt 1 view .LVU429
 196:Core/Src/periphs/tim.c ****   htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1306              		.loc 1 196 32 is_stmt 0 view .LVU430
 1307 0036 4461     		str	r4, [r0, #20]
 197:Core/Src/periphs/tim.c ****   if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 1308              		.loc 1 197 3 is_stmt 1 view .LVU431
 197:Core/Src/periphs/tim.c ****   if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 1309              		.loc 1 197 32 is_stmt 0 view .LVU432
 1310 0038 8461     		str	r4, [r0, #24]
 198:Core/Src/periphs/tim.c ****   {
 1311              		.loc 1 198 3 is_stmt 1 view .LVU433
 198:Core/Src/periphs/tim.c ****   {
 1312              		.loc 1 198 7 is_stmt 0 view .LVU434
 1313 003a FFF7FEFF 		bl	HAL_TIM_PWM_Init
 1314              	.LVL49:
 198:Core/Src/periphs/tim.c ****   {
 1315              		.loc 1 198 6 view .LVU435
 1316 003e 0028     		cmp	r0, #0
 1317 0040 3CD1     		bne	.L76
 1318              	.L68:
 202:Core/Src/periphs/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 1319              		.loc 1 202 3 is_stmt 1 view .LVU436
 202:Core/Src/periphs/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 1320              		.loc 1 202 37 is_stmt 0 view .LVU437
 1321 0042 0023     		movs	r3, #0
 1322 0044 1093     		str	r3, [sp, #64]
 203:Core/Src/periphs/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 1323              		.loc 1 203 3 is_stmt 1 view .LVU438
ARM GAS  /tmp/ccgqu3my.s 			page 36


 203:Core/Src/periphs/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 1324              		.loc 1 203 33 is_stmt 0 view .LVU439
 1325 0046 1193     		str	r3, [sp, #68]
 204:Core/Src/periphs/tim.c ****   {
 1326              		.loc 1 204 3 is_stmt 1 view .LVU440
 204:Core/Src/periphs/tim.c ****   {
 1327              		.loc 1 204 7 is_stmt 0 view .LVU441
 1328 0048 10A9     		add	r1, sp, #64
 1329 004a 2748     		ldr	r0, .L83
 1330 004c FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 1331              	.LVL50:
 204:Core/Src/periphs/tim.c ****   {
 1332              		.loc 1 204 6 view .LVU442
 1333 0050 0028     		cmp	r0, #0
 1334 0052 36D1     		bne	.L77
 1335              	.L69:
 208:Core/Src/periphs/tim.c ****   sConfigOC.Pulse = 0;
 1336              		.loc 1 208 3 is_stmt 1 view .LVU443
 208:Core/Src/periphs/tim.c ****   sConfigOC.Pulse = 0;
 1337              		.loc 1 208 20 is_stmt 0 view .LVU444
 1338 0054 6023     		movs	r3, #96
 1339 0056 0993     		str	r3, [sp, #36]
 209:Core/Src/periphs/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 1340              		.loc 1 209 3 is_stmt 1 view .LVU445
 209:Core/Src/periphs/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 1341              		.loc 1 209 19 is_stmt 0 view .LVU446
 1342 0058 0022     		movs	r2, #0
 1343 005a 0A92     		str	r2, [sp, #40]
 210:Core/Src/periphs/tim.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 1344              		.loc 1 210 3 is_stmt 1 view .LVU447
 210:Core/Src/periphs/tim.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 1345              		.loc 1 210 24 is_stmt 0 view .LVU448
 1346 005c 0B92     		str	r2, [sp, #44]
 211:Core/Src/periphs/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 1347              		.loc 1 211 3 is_stmt 1 view .LVU449
 211:Core/Src/periphs/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 1348              		.loc 1 211 25 is_stmt 0 view .LVU450
 1349 005e 0C92     		str	r2, [sp, #48]
 212:Core/Src/periphs/tim.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 1350              		.loc 1 212 3 is_stmt 1 view .LVU451
 212:Core/Src/periphs/tim.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 1351              		.loc 1 212 24 is_stmt 0 view .LVU452
 1352 0060 0D92     		str	r2, [sp, #52]
 213:Core/Src/periphs/tim.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 1353              		.loc 1 213 3 is_stmt 1 view .LVU453
 213:Core/Src/periphs/tim.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 1354              		.loc 1 213 25 is_stmt 0 view .LVU454
 1355 0062 0E92     		str	r2, [sp, #56]
 214:Core/Src/periphs/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 1356              		.loc 1 214 3 is_stmt 1 view .LVU455
 214:Core/Src/periphs/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 1357              		.loc 1 214 26 is_stmt 0 view .LVU456
 1358 0064 0F92     		str	r2, [sp, #60]
 215:Core/Src/periphs/tim.c ****   {
 1359              		.loc 1 215 3 is_stmt 1 view .LVU457
 215:Core/Src/periphs/tim.c ****   {
 1360              		.loc 1 215 7 is_stmt 0 view .LVU458
ARM GAS  /tmp/ccgqu3my.s 			page 37


 1361 0066 09A9     		add	r1, sp, #36
 1362 0068 1F48     		ldr	r0, .L83
 1363 006a FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 1364              	.LVL51:
 215:Core/Src/periphs/tim.c ****   {
 1365              		.loc 1 215 6 view .LVU459
 1366 006e 58BB     		cbnz	r0, .L78
 1367              	.L70:
 219:Core/Src/periphs/tim.c ****   {
 1368              		.loc 1 219 3 is_stmt 1 view .LVU460
 219:Core/Src/periphs/tim.c ****   {
 1369              		.loc 1 219 7 is_stmt 0 view .LVU461
 1370 0070 0422     		movs	r2, #4
 1371 0072 09A9     		add	r1, sp, #36
 1372 0074 1C48     		ldr	r0, .L83
 1373 0076 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 1374              	.LVL52:
 219:Core/Src/periphs/tim.c ****   {
 1375              		.loc 1 219 6 view .LVU462
 1376 007a 40BB     		cbnz	r0, .L79
 1377              	.L71:
 223:Core/Src/periphs/tim.c ****   {
 1378              		.loc 1 223 3 is_stmt 1 view .LVU463
 223:Core/Src/periphs/tim.c ****   {
 1379              		.loc 1 223 7 is_stmt 0 view .LVU464
 1380 007c 0822     		movs	r2, #8
 1381 007e 09A9     		add	r1, sp, #36
 1382 0080 1948     		ldr	r0, .L83
 1383 0082 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 1384              	.LVL53:
 223:Core/Src/periphs/tim.c ****   {
 1385              		.loc 1 223 6 view .LVU465
 1386 0086 28BB     		cbnz	r0, .L80
 1387              	.L72:
 227:Core/Src/periphs/tim.c ****   {
 1388              		.loc 1 227 3 is_stmt 1 view .LVU466
 227:Core/Src/periphs/tim.c ****   {
 1389              		.loc 1 227 7 is_stmt 0 view .LVU467
 1390 0088 0C22     		movs	r2, #12
 1391 008a 09A9     		add	r1, sp, #36
 1392 008c 1648     		ldr	r0, .L83
 1393 008e FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 1394              	.LVL54:
 227:Core/Src/periphs/tim.c ****   {
 1395              		.loc 1 227 6 view .LVU468
 1396 0092 10BB     		cbnz	r0, .L81
 1397              	.L73:
 231:Core/Src/periphs/tim.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 1398              		.loc 1 231 3 is_stmt 1 view .LVU469
 231:Core/Src/periphs/tim.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 1399              		.loc 1 231 40 is_stmt 0 view .LVU470
 1400 0094 0023     		movs	r3, #0
 1401 0096 0193     		str	r3, [sp, #4]
 232:Core/Src/periphs/tim.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 1402              		.loc 1 232 3 is_stmt 1 view .LVU471
 232:Core/Src/periphs/tim.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 1403              		.loc 1 232 41 is_stmt 0 view .LVU472
ARM GAS  /tmp/ccgqu3my.s 			page 38


 1404 0098 0293     		str	r3, [sp, #8]
 233:Core/Src/periphs/tim.c ****   sBreakDeadTimeConfig.DeadTime = 0;
 1405              		.loc 1 233 3 is_stmt 1 view .LVU473
 233:Core/Src/periphs/tim.c ****   sBreakDeadTimeConfig.DeadTime = 0;
 1406              		.loc 1 233 34 is_stmt 0 view .LVU474
 1407 009a 0393     		str	r3, [sp, #12]
 234:Core/Src/periphs/tim.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 1408              		.loc 1 234 3 is_stmt 1 view .LVU475
 234:Core/Src/periphs/tim.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 1409              		.loc 1 234 33 is_stmt 0 view .LVU476
 1410 009c 0493     		str	r3, [sp, #16]
 235:Core/Src/periphs/tim.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 1411              		.loc 1 235 3 is_stmt 1 view .LVU477
 235:Core/Src/periphs/tim.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 1412              		.loc 1 235 35 is_stmt 0 view .LVU478
 1413 009e 0593     		str	r3, [sp, #20]
 236:Core/Src/periphs/tim.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 1414              		.loc 1 236 3 is_stmt 1 view .LVU479
 236:Core/Src/periphs/tim.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 1415              		.loc 1 236 38 is_stmt 0 view .LVU480
 1416 00a0 4FF40052 		mov	r2, #8192
 1417 00a4 0692     		str	r2, [sp, #24]
 237:Core/Src/periphs/tim.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 1418              		.loc 1 237 3 is_stmt 1 view .LVU481
 237:Core/Src/periphs/tim.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 1419              		.loc 1 237 40 is_stmt 0 view .LVU482
 1420 00a6 0893     		str	r3, [sp, #32]
 238:Core/Src/periphs/tim.c ****   {
 1421              		.loc 1 238 3 is_stmt 1 view .LVU483
 238:Core/Src/periphs/tim.c ****   {
 1422              		.loc 1 238 7 is_stmt 0 view .LVU484
 1423 00a8 01A9     		add	r1, sp, #4
 1424 00aa 0F48     		ldr	r0, .L83
 1425 00ac FFF7FEFF 		bl	HAL_TIMEx_ConfigBreakDeadTime
 1426              	.LVL55:
 238:Core/Src/periphs/tim.c ****   {
 1427              		.loc 1 238 6 view .LVU485
 1428 00b0 B0B9     		cbnz	r0, .L82
 1429              	.L74:
 242:Core/Src/periphs/tim.c **** 
 1430              		.loc 1 242 3 is_stmt 1 view .LVU486
 1431 00b2 0D48     		ldr	r0, .L83
 1432 00b4 FFF7FEFF 		bl	HAL_TIM_MspPostInit
 1433              	.LVL56:
 244:Core/Src/periphs/tim.c **** /* TIM9 init function */
 1434              		.loc 1 244 1 is_stmt 0 view .LVU487
 1435 00b8 13B0     		add	sp, sp, #76
 1436              	.LCFI30:
 1437              		.cfi_remember_state
 1438              		.cfi_def_cfa_offset 12
 1439              		@ sp needed
 1440 00ba 30BD     		pop	{r4, r5, pc}
 1441              	.L76:
 1442              	.LCFI31:
 1443              		.cfi_restore_state
 200:Core/Src/periphs/tim.c ****   }
 1444              		.loc 1 200 5 is_stmt 1 view .LVU488
ARM GAS  /tmp/ccgqu3my.s 			page 39


 1445 00bc FFF7FEFF 		bl	Error_Handler
 1446              	.LVL57:
 1447 00c0 BFE7     		b	.L68
 1448              	.L77:
 206:Core/Src/periphs/tim.c ****   }
 1449              		.loc 1 206 5 view .LVU489
 1450 00c2 FFF7FEFF 		bl	Error_Handler
 1451              	.LVL58:
 1452 00c6 C5E7     		b	.L69
 1453              	.L78:
 217:Core/Src/periphs/tim.c ****   }
 1454              		.loc 1 217 5 view .LVU490
 1455 00c8 FFF7FEFF 		bl	Error_Handler
 1456              	.LVL59:
 1457 00cc D0E7     		b	.L70
 1458              	.L79:
 221:Core/Src/periphs/tim.c ****   }
 1459              		.loc 1 221 5 view .LVU491
 1460 00ce FFF7FEFF 		bl	Error_Handler
 1461              	.LVL60:
 1462 00d2 D3E7     		b	.L71
 1463              	.L80:
 225:Core/Src/periphs/tim.c ****   }
 1464              		.loc 1 225 5 view .LVU492
 1465 00d4 FFF7FEFF 		bl	Error_Handler
 1466              	.LVL61:
 1467 00d8 D6E7     		b	.L72
 1468              	.L81:
 229:Core/Src/periphs/tim.c ****   }
 1469              		.loc 1 229 5 view .LVU493
 1470 00da FFF7FEFF 		bl	Error_Handler
 1471              	.LVL62:
 1472 00de D9E7     		b	.L73
 1473              	.L82:
 240:Core/Src/periphs/tim.c ****   }
 1474              		.loc 1 240 5 view .LVU494
 1475 00e0 FFF7FEFF 		bl	Error_Handler
 1476              	.LVL63:
 1477 00e4 E5E7     		b	.L74
 1478              	.L84:
 1479 00e6 00BF     		.align	2
 1480              	.L83:
 1481 00e8 00000000 		.word	.LANCHOR5
 1482 00ec 00040140 		.word	1073808384
 1483              		.cfi_endproc
 1484              	.LFE135:
 1486              		.section	.text.MX_TIM9_Init,"ax",%progbits
 1487              		.align	1
 1488              		.global	MX_TIM9_Init
 1489              		.syntax unified
 1490              		.thumb
 1491              		.thumb_func
 1492              		.fpu fpv4-sp-d16
 1494              	MX_TIM9_Init:
 1495              	.LFB136:
 247:Core/Src/periphs/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 1496              		.loc 1 247 1 view -0
ARM GAS  /tmp/ccgqu3my.s 			page 40


 1497              		.cfi_startproc
 1498              		@ args = 0, pretend = 0, frame = 32
 1499              		@ frame_needed = 0, uses_anonymous_args = 0
 1500 0000 00B5     		push	{lr}
 1501              	.LCFI32:
 1502              		.cfi_def_cfa_offset 4
 1503              		.cfi_offset 14, -4
 1504 0002 89B0     		sub	sp, sp, #36
 1505              	.LCFI33:
 1506              		.cfi_def_cfa_offset 40
 248:Core/Src/periphs/tim.c **** 
 1507              		.loc 1 248 3 view .LVU496
 248:Core/Src/periphs/tim.c **** 
 1508              		.loc 1 248 22 is_stmt 0 view .LVU497
 1509 0004 0023     		movs	r3, #0
 1510 0006 0193     		str	r3, [sp, #4]
 1511 0008 0293     		str	r3, [sp, #8]
 1512 000a 0393     		str	r3, [sp, #12]
 1513 000c 0493     		str	r3, [sp, #16]
 1514 000e 0593     		str	r3, [sp, #20]
 1515 0010 0693     		str	r3, [sp, #24]
 1516 0012 0793     		str	r3, [sp, #28]
 250:Core/Src/periphs/tim.c ****   htim9.Init.Prescaler = 0;
 1517              		.loc 1 250 3 is_stmt 1 view .LVU498
 250:Core/Src/periphs/tim.c ****   htim9.Init.Prescaler = 0;
 1518              		.loc 1 250 18 is_stmt 0 view .LVU499
 1519 0014 1148     		ldr	r0, .L91
 1520 0016 124A     		ldr	r2, .L91+4
 1521 0018 0260     		str	r2, [r0]
 251:Core/Src/periphs/tim.c ****   htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 1522              		.loc 1 251 3 is_stmt 1 view .LVU500
 251:Core/Src/periphs/tim.c ****   htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 1523              		.loc 1 251 24 is_stmt 0 view .LVU501
 1524 001a 4360     		str	r3, [r0, #4]
 252:Core/Src/periphs/tim.c ****   htim9.Init.Period = 65535;
 1525              		.loc 1 252 3 is_stmt 1 view .LVU502
 252:Core/Src/periphs/tim.c ****   htim9.Init.Period = 65535;
 1526              		.loc 1 252 26 is_stmt 0 view .LVU503
 1527 001c 8360     		str	r3, [r0, #8]
 253:Core/Src/periphs/tim.c ****   htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1528              		.loc 1 253 3 is_stmt 1 view .LVU504
 253:Core/Src/periphs/tim.c ****   htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1529              		.loc 1 253 21 is_stmt 0 view .LVU505
 1530 001e 4FF6FF72 		movw	r2, #65535
 1531 0022 C260     		str	r2, [r0, #12]
 254:Core/Src/periphs/tim.c ****   htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1532              		.loc 1 254 3 is_stmt 1 view .LVU506
 254:Core/Src/periphs/tim.c ****   htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1533              		.loc 1 254 28 is_stmt 0 view .LVU507
 1534 0024 0361     		str	r3, [r0, #16]
 255:Core/Src/periphs/tim.c ****   if (HAL_TIM_PWM_Init(&htim9) != HAL_OK)
 1535              		.loc 1 255 3 is_stmt 1 view .LVU508
 255:Core/Src/periphs/tim.c ****   if (HAL_TIM_PWM_Init(&htim9) != HAL_OK)
 1536              		.loc 1 255 32 is_stmt 0 view .LVU509
 1537 0026 8361     		str	r3, [r0, #24]
 256:Core/Src/periphs/tim.c ****   {
 1538              		.loc 1 256 3 is_stmt 1 view .LVU510
ARM GAS  /tmp/ccgqu3my.s 			page 41


 256:Core/Src/periphs/tim.c ****   {
 1539              		.loc 1 256 7 is_stmt 0 view .LVU511
 1540 0028 FFF7FEFF 		bl	HAL_TIM_PWM_Init
 1541              	.LVL64:
 256:Core/Src/periphs/tim.c ****   {
 1542              		.loc 1 256 6 view .LVU512
 1543 002c 80B9     		cbnz	r0, .L89
 1544              	.L86:
 260:Core/Src/periphs/tim.c ****   sConfigOC.Pulse = 0;
 1545              		.loc 1 260 3 is_stmt 1 view .LVU513
 260:Core/Src/periphs/tim.c ****   sConfigOC.Pulse = 0;
 1546              		.loc 1 260 20 is_stmt 0 view .LVU514
 1547 002e 6023     		movs	r3, #96
 1548 0030 0193     		str	r3, [sp, #4]
 261:Core/Src/periphs/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 1549              		.loc 1 261 3 is_stmt 1 view .LVU515
 261:Core/Src/periphs/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 1550              		.loc 1 261 19 is_stmt 0 view .LVU516
 1551 0032 0022     		movs	r2, #0
 1552 0034 0292     		str	r2, [sp, #8]
 262:Core/Src/periphs/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 1553              		.loc 1 262 3 is_stmt 1 view .LVU517
 262:Core/Src/periphs/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 1554              		.loc 1 262 24 is_stmt 0 view .LVU518
 1555 0036 0392     		str	r2, [sp, #12]
 263:Core/Src/periphs/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim9, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 1556              		.loc 1 263 3 is_stmt 1 view .LVU519
 263:Core/Src/periphs/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim9, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 1557              		.loc 1 263 24 is_stmt 0 view .LVU520
 1558 0038 0592     		str	r2, [sp, #20]
 264:Core/Src/periphs/tim.c ****   {
 1559              		.loc 1 264 3 is_stmt 1 view .LVU521
 264:Core/Src/periphs/tim.c ****   {
 1560              		.loc 1 264 7 is_stmt 0 view .LVU522
 1561 003a 01A9     		add	r1, sp, #4
 1562 003c 0748     		ldr	r0, .L91
 1563 003e FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 1564              	.LVL65:
 264:Core/Src/periphs/tim.c ****   {
 1565              		.loc 1 264 6 view .LVU523
 1566 0042 40B9     		cbnz	r0, .L90
 1567              	.L87:
 268:Core/Src/periphs/tim.c **** }
 1568              		.loc 1 268 3 is_stmt 1 view .LVU524
 1569 0044 0548     		ldr	r0, .L91
 1570 0046 FFF7FEFF 		bl	HAL_TIM_MspPostInit
 1571              	.LVL66:
 269:Core/Src/periphs/tim.c **** void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
 1572              		.loc 1 269 1 is_stmt 0 view .LVU525
 1573 004a 09B0     		add	sp, sp, #36
 1574              	.LCFI34:
 1575              		.cfi_remember_state
 1576              		.cfi_def_cfa_offset 4
 1577              		@ sp needed
 1578 004c 5DF804FB 		ldr	pc, [sp], #4
 1579              	.L89:
 1580              	.LCFI35:
ARM GAS  /tmp/ccgqu3my.s 			page 42


 1581              		.cfi_restore_state
 258:Core/Src/periphs/tim.c ****   }
 1582              		.loc 1 258 5 is_stmt 1 view .LVU526
 1583 0050 FFF7FEFF 		bl	Error_Handler
 1584              	.LVL67:
 1585 0054 EBE7     		b	.L86
 1586              	.L90:
 266:Core/Src/periphs/tim.c ****   }
 1587              		.loc 1 266 5 view .LVU527
 1588 0056 FFF7FEFF 		bl	Error_Handler
 1589              	.LVL68:
 1590 005a F3E7     		b	.L87
 1591              	.L92:
 1592              		.align	2
 1593              	.L91:
 1594 005c 00000000 		.word	.LANCHOR6
 1595 0060 00400140 		.word	1073823744
 1596              		.cfi_endproc
 1597              	.LFE136:
 1599              		.section	.text.HAL_TIM_Encoder_MspDeInit,"ax",%progbits
 1600              		.align	1
 1601              		.global	HAL_TIM_Encoder_MspDeInit
 1602              		.syntax unified
 1603              		.thumb
 1604              		.thumb_func
 1605              		.fpu fpv4-sp-d16
 1607              	HAL_TIM_Encoder_MspDeInit:
 1608              	.LVL69:
 1609              	.LFB140:
 472:Core/Src/periphs/tim.c **** 
 473:Core/Src/periphs/tim.c **** void HAL_TIM_Encoder_MspDeInit(TIM_HandleTypeDef* tim_encoderHandle)
 474:Core/Src/periphs/tim.c **** {
 1610              		.loc 1 474 1 view -0
 1611              		.cfi_startproc
 1612              		@ args = 0, pretend = 0, frame = 0
 1613              		@ frame_needed = 0, uses_anonymous_args = 0
 1614              		.loc 1 474 1 is_stmt 0 view .LVU529
 1615 0000 08B5     		push	{r3, lr}
 1616              	.LCFI36:
 1617              		.cfi_def_cfa_offset 8
 1618              		.cfi_offset 3, -8
 1619              		.cfi_offset 14, -4
 475:Core/Src/periphs/tim.c **** 
 476:Core/Src/periphs/tim.c ****   if(tim_encoderHandle->Instance==TIM1)
 1620              		.loc 1 476 3 is_stmt 1 view .LVU530
 1621              		.loc 1 476 23 is_stmt 0 view .LVU531
 1622 0002 0368     		ldr	r3, [r0]
 1623              		.loc 1 476 5 view .LVU532
 1624 0004 214A     		ldr	r2, .L103
 1625 0006 9342     		cmp	r3, r2
 1626 0008 09D0     		beq	.L99
 477:Core/Src/periphs/tim.c ****   {
 478:Core/Src/periphs/tim.c ****   /* USER CODE BEGIN TIM1_MspDeInit 0 */
 479:Core/Src/periphs/tim.c **** 
 480:Core/Src/periphs/tim.c ****   /* USER CODE END TIM1_MspDeInit 0 */
 481:Core/Src/periphs/tim.c ****     /* Peripheral clock disable */
 482:Core/Src/periphs/tim.c ****     __HAL_RCC_TIM1_CLK_DISABLE();
ARM GAS  /tmp/ccgqu3my.s 			page 43


 483:Core/Src/periphs/tim.c ****   
 484:Core/Src/periphs/tim.c ****     /**TIM1 GPIO Configuration    
 485:Core/Src/periphs/tim.c ****     PE11     ------> TIM1_CH2
 486:Core/Src/periphs/tim.c ****     PA8     ------> TIM1_CH1 
 487:Core/Src/periphs/tim.c ****     */
 488:Core/Src/periphs/tim.c ****     HAL_GPIO_DeInit(GPIOE, GPIO_PIN_11);
 489:Core/Src/periphs/tim.c **** 
 490:Core/Src/periphs/tim.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_8);
 491:Core/Src/periphs/tim.c **** 
 492:Core/Src/periphs/tim.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 493:Core/Src/periphs/tim.c **** 
 494:Core/Src/periphs/tim.c ****   /* USER CODE END TIM1_MspDeInit 1 */
 495:Core/Src/periphs/tim.c ****   }
 496:Core/Src/periphs/tim.c ****   else if(tim_encoderHandle->Instance==TIM2)
 1627              		.loc 1 496 8 is_stmt 1 view .LVU533
 1628              		.loc 1 496 10 is_stmt 0 view .LVU534
 1629 000a B3F1804F 		cmp	r3, #1073741824
 1630 000e 17D0     		beq	.L100
 497:Core/Src/periphs/tim.c ****   {
 498:Core/Src/periphs/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 0 */
 499:Core/Src/periphs/tim.c **** 
 500:Core/Src/periphs/tim.c ****   /* USER CODE END TIM2_MspDeInit 0 */
 501:Core/Src/periphs/tim.c ****     /* Peripheral clock disable */
 502:Core/Src/periphs/tim.c ****     __HAL_RCC_TIM2_CLK_DISABLE();
 503:Core/Src/periphs/tim.c ****   
 504:Core/Src/periphs/tim.c ****     /**TIM2 GPIO Configuration    
 505:Core/Src/periphs/tim.c ****     PA1     ------> TIM2_CH2
 506:Core/Src/periphs/tim.c ****     PA15     ------> TIM2_CH1 
 507:Core/Src/periphs/tim.c ****     */
 508:Core/Src/periphs/tim.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_1|GPIO_PIN_15);
 509:Core/Src/periphs/tim.c **** 
 510:Core/Src/periphs/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 511:Core/Src/periphs/tim.c **** 
 512:Core/Src/periphs/tim.c ****   /* USER CODE END TIM2_MspDeInit 1 */
 513:Core/Src/periphs/tim.c ****   }
 514:Core/Src/periphs/tim.c ****   else if(tim_encoderHandle->Instance==TIM3)
 1631              		.loc 1 514 8 is_stmt 1 view .LVU535
 1632              		.loc 1 514 10 is_stmt 0 view .LVU536
 1633 0010 1F4A     		ldr	r2, .L103+4
 1634 0012 9342     		cmp	r3, r2
 1635 0014 1FD0     		beq	.L101
 515:Core/Src/periphs/tim.c ****   {
 516:Core/Src/periphs/tim.c ****   /* USER CODE BEGIN TIM3_MspDeInit 0 */
 517:Core/Src/periphs/tim.c **** 
 518:Core/Src/periphs/tim.c ****   /* USER CODE END TIM3_MspDeInit 0 */
 519:Core/Src/periphs/tim.c ****     /* Peripheral clock disable */
 520:Core/Src/periphs/tim.c ****     __HAL_RCC_TIM3_CLK_DISABLE();
 521:Core/Src/periphs/tim.c ****   
 522:Core/Src/periphs/tim.c ****     /**TIM3 GPIO Configuration    
 523:Core/Src/periphs/tim.c ****     PA7     ------> TIM3_CH2
 524:Core/Src/periphs/tim.c ****     PB4     ------> TIM3_CH1 
 525:Core/Src/periphs/tim.c ****     */
 526:Core/Src/periphs/tim.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_7);
 527:Core/Src/periphs/tim.c **** 
 528:Core/Src/periphs/tim.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_4);
 529:Core/Src/periphs/tim.c **** 
 530:Core/Src/periphs/tim.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
ARM GAS  /tmp/ccgqu3my.s 			page 44


 531:Core/Src/periphs/tim.c **** 
 532:Core/Src/periphs/tim.c ****   /* USER CODE END TIM3_MspDeInit 1 */
 533:Core/Src/periphs/tim.c ****   }
 534:Core/Src/periphs/tim.c ****   else if(tim_encoderHandle->Instance==TIM4)
 1636              		.loc 1 534 8 is_stmt 1 view .LVU537
 1637              		.loc 1 534 10 is_stmt 0 view .LVU538
 1638 0016 1F4A     		ldr	r2, .L103+8
 1639 0018 9342     		cmp	r3, r2
 1640 001a 2BD0     		beq	.L102
 1641              	.LVL70:
 1642              	.L93:
 535:Core/Src/periphs/tim.c ****   {
 536:Core/Src/periphs/tim.c ****   /* USER CODE BEGIN TIM4_MspDeInit 0 */
 537:Core/Src/periphs/tim.c **** 
 538:Core/Src/periphs/tim.c ****   /* USER CODE END TIM4_MspDeInit 0 */
 539:Core/Src/periphs/tim.c ****     /* Peripheral clock disable */
 540:Core/Src/periphs/tim.c ****     __HAL_RCC_TIM4_CLK_DISABLE();
 541:Core/Src/periphs/tim.c ****   
 542:Core/Src/periphs/tim.c ****     /**TIM4 GPIO Configuration    
 543:Core/Src/periphs/tim.c ****     PB6     ------> TIM4_CH1
 544:Core/Src/periphs/tim.c ****     PB7     ------> TIM4_CH2 
 545:Core/Src/periphs/tim.c ****     */
 546:Core/Src/periphs/tim.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_6|GPIO_PIN_7);
 547:Core/Src/periphs/tim.c **** 
 548:Core/Src/periphs/tim.c ****   /* USER CODE BEGIN TIM4_MspDeInit 1 */
 549:Core/Src/periphs/tim.c **** 
 550:Core/Src/periphs/tim.c ****   /* USER CODE END TIM4_MspDeInit 1 */
 551:Core/Src/periphs/tim.c ****   }
 552:Core/Src/periphs/tim.c **** }
 1643              		.loc 1 552 1 view .LVU539
 1644 001c 08BD     		pop	{r3, pc}
 1645              	.LVL71:
 1646              	.L99:
 482:Core/Src/periphs/tim.c ****   
 1647              		.loc 1 482 5 is_stmt 1 view .LVU540
 1648 001e 02F59C32 		add	r2, r2, #79872
 1649 0022 536C     		ldr	r3, [r2, #68]
 1650 0024 23F00103 		bic	r3, r3, #1
 1651 0028 5364     		str	r3, [r2, #68]
 488:Core/Src/periphs/tim.c **** 
 1652              		.loc 1 488 5 view .LVU541
 1653 002a 4FF40061 		mov	r1, #2048
 1654 002e 1A48     		ldr	r0, .L103+12
 1655              	.LVL72:
 488:Core/Src/periphs/tim.c **** 
 1656              		.loc 1 488 5 is_stmt 0 view .LVU542
 1657 0030 FFF7FEFF 		bl	HAL_GPIO_DeInit
 1658              	.LVL73:
 490:Core/Src/periphs/tim.c **** 
 1659              		.loc 1 490 5 is_stmt 1 view .LVU543
 1660 0034 4FF48071 		mov	r1, #256
 1661 0038 1848     		ldr	r0, .L103+16
 1662 003a FFF7FEFF 		bl	HAL_GPIO_DeInit
 1663              	.LVL74:
 1664 003e EDE7     		b	.L93
 1665              	.LVL75:
 1666              	.L100:
ARM GAS  /tmp/ccgqu3my.s 			page 45


 502:Core/Src/periphs/tim.c ****   
 1667              		.loc 1 502 5 view .LVU544
 1668 0040 174A     		ldr	r2, .L103+20
 1669 0042 136C     		ldr	r3, [r2, #64]
 1670 0044 23F00103 		bic	r3, r3, #1
 1671 0048 1364     		str	r3, [r2, #64]
 508:Core/Src/periphs/tim.c **** 
 1672              		.loc 1 508 5 view .LVU545
 1673 004a 48F20201 		movw	r1, #32770
 1674 004e 1348     		ldr	r0, .L103+16
 1675              	.LVL76:
 508:Core/Src/periphs/tim.c **** 
 1676              		.loc 1 508 5 is_stmt 0 view .LVU546
 1677 0050 FFF7FEFF 		bl	HAL_GPIO_DeInit
 1678              	.LVL77:
 1679 0054 E2E7     		b	.L93
 1680              	.LVL78:
 1681              	.L101:
 520:Core/Src/periphs/tim.c ****   
 1682              		.loc 1 520 5 is_stmt 1 view .LVU547
 1683 0056 02F50D32 		add	r2, r2, #144384
 1684 005a 136C     		ldr	r3, [r2, #64]
 1685 005c 23F00203 		bic	r3, r3, #2
 1686 0060 1364     		str	r3, [r2, #64]
 526:Core/Src/periphs/tim.c **** 
 1687              		.loc 1 526 5 view .LVU548
 1688 0062 8021     		movs	r1, #128
 1689 0064 0D48     		ldr	r0, .L103+16
 1690              	.LVL79:
 526:Core/Src/periphs/tim.c **** 
 1691              		.loc 1 526 5 is_stmt 0 view .LVU549
 1692 0066 FFF7FEFF 		bl	HAL_GPIO_DeInit
 1693              	.LVL80:
 528:Core/Src/periphs/tim.c **** 
 1694              		.loc 1 528 5 is_stmt 1 view .LVU550
 1695 006a 1021     		movs	r1, #16
 1696 006c 0D48     		ldr	r0, .L103+24
 1697 006e FFF7FEFF 		bl	HAL_GPIO_DeInit
 1698              	.LVL81:
 1699 0072 D3E7     		b	.L93
 1700              	.LVL82:
 1701              	.L102:
 540:Core/Src/periphs/tim.c ****   
 1702              		.loc 1 540 5 view .LVU551
 1703 0074 02F50C32 		add	r2, r2, #143360
 1704 0078 136C     		ldr	r3, [r2, #64]
 1705 007a 23F00403 		bic	r3, r3, #4
 1706 007e 1364     		str	r3, [r2, #64]
 546:Core/Src/periphs/tim.c **** 
 1707              		.loc 1 546 5 view .LVU552
 1708 0080 C021     		movs	r1, #192
 1709 0082 0848     		ldr	r0, .L103+24
 1710              	.LVL83:
 546:Core/Src/periphs/tim.c **** 
 1711              		.loc 1 546 5 is_stmt 0 view .LVU553
 1712 0084 FFF7FEFF 		bl	HAL_GPIO_DeInit
 1713              	.LVL84:
ARM GAS  /tmp/ccgqu3my.s 			page 46


 1714              		.loc 1 552 1 view .LVU554
 1715 0088 C8E7     		b	.L93
 1716              	.L104:
 1717 008a 00BF     		.align	2
 1718              	.L103:
 1719 008c 00000140 		.word	1073807360
 1720 0090 00040040 		.word	1073742848
 1721 0094 00080040 		.word	1073743872
 1722 0098 00100240 		.word	1073876992
 1723 009c 00000240 		.word	1073872896
 1724 00a0 00380240 		.word	1073887232
 1725 00a4 00040240 		.word	1073873920
 1726              		.cfi_endproc
 1727              	.LFE140:
 1729              		.section	.text.HAL_TIM_PWM_MspDeInit,"ax",%progbits
 1730              		.align	1
 1731              		.global	HAL_TIM_PWM_MspDeInit
 1732              		.syntax unified
 1733              		.thumb
 1734              		.thumb_func
 1735              		.fpu fpv4-sp-d16
 1737              	HAL_TIM_PWM_MspDeInit:
 1738              	.LVL85:
 1739              	.LFB141:
 553:Core/Src/periphs/tim.c **** 
 554:Core/Src/periphs/tim.c **** void HAL_TIM_PWM_MspDeInit(TIM_HandleTypeDef* tim_pwmHandle)
 555:Core/Src/periphs/tim.c **** {
 1740              		.loc 1 555 1 is_stmt 1 view -0
 1741              		.cfi_startproc
 1742              		@ args = 0, pretend = 0, frame = 0
 1743              		@ frame_needed = 0, uses_anonymous_args = 0
 1744              		@ link register save eliminated.
 556:Core/Src/periphs/tim.c **** 
 557:Core/Src/periphs/tim.c ****   if(tim_pwmHandle->Instance==TIM8)
 1745              		.loc 1 557 3 view .LVU556
 1746              		.loc 1 557 19 is_stmt 0 view .LVU557
 1747 0000 0268     		ldr	r2, [r0]
 1748              		.loc 1 557 5 view .LVU558
 1749 0002 0A4B     		ldr	r3, .L110
 1750 0004 9A42     		cmp	r2, r3
 1751 0006 04D0     		beq	.L108
 1752              	.L106:
 558:Core/Src/periphs/tim.c ****   {
 559:Core/Src/periphs/tim.c ****   /* USER CODE BEGIN TIM8_MspDeInit 0 */
 560:Core/Src/periphs/tim.c **** 
 561:Core/Src/periphs/tim.c ****   /* USER CODE END TIM8_MspDeInit 0 */
 562:Core/Src/periphs/tim.c ****     /* Peripheral clock disable */
 563:Core/Src/periphs/tim.c ****     __HAL_RCC_TIM8_CLK_DISABLE();
 564:Core/Src/periphs/tim.c ****   /* USER CODE BEGIN TIM8_MspDeInit 1 */
 565:Core/Src/periphs/tim.c **** 
 566:Core/Src/periphs/tim.c ****   /* USER CODE END TIM8_MspDeInit 1 */
 567:Core/Src/periphs/tim.c ****   }
 568:Core/Src/periphs/tim.c ****   if(tim_pwmHandle->Instance==TIM9)
 1753              		.loc 1 568 3 is_stmt 1 view .LVU559
 1754              		.loc 1 568 19 is_stmt 0 view .LVU560
 1755 0008 0268     		ldr	r2, [r0]
 1756              		.loc 1 568 5 view .LVU561
ARM GAS  /tmp/ccgqu3my.s 			page 47


 1757 000a 094B     		ldr	r3, .L110+4
 1758 000c 9A42     		cmp	r2, r3
 1759 000e 06D0     		beq	.L109
 1760              	.L105:
 569:Core/Src/periphs/tim.c ****   {
 570:Core/Src/periphs/tim.c ****   /* USER CODE BEGIN TIM8_MspDeInit 0 */
 571:Core/Src/periphs/tim.c **** 
 572:Core/Src/periphs/tim.c ****   /* USER CODE END TIM8_MspDeInit 0 */
 573:Core/Src/periphs/tim.c ****     /* Peripheral clock disable */
 574:Core/Src/periphs/tim.c ****     __HAL_RCC_TIM9_CLK_DISABLE();
 575:Core/Src/periphs/tim.c ****   /* USER CODE BEGIN TIM8_MspDeInit 1 */
 576:Core/Src/periphs/tim.c **** 
 577:Core/Src/periphs/tim.c ****   /* USER CODE END TIM8_MspDeInit 1 */
 578:Core/Src/periphs/tim.c ****   }
 579:Core/Src/periphs/tim.c **** } 
 1761              		.loc 1 579 1 view .LVU562
 1762 0010 7047     		bx	lr
 1763              	.L108:
 563:Core/Src/periphs/tim.c ****   /* USER CODE BEGIN TIM8_MspDeInit 1 */
 1764              		.loc 1 563 5 is_stmt 1 view .LVU563
 1765 0012 084A     		ldr	r2, .L110+8
 1766 0014 536C     		ldr	r3, [r2, #68]
 1767 0016 23F00203 		bic	r3, r3, #2
 1768 001a 5364     		str	r3, [r2, #68]
 1769 001c F4E7     		b	.L106
 1770              	.L109:
 574:Core/Src/periphs/tim.c ****   /* USER CODE BEGIN TIM8_MspDeInit 1 */
 1771              		.loc 1 574 5 view .LVU564
 1772 001e 054A     		ldr	r2, .L110+8
 1773 0020 536C     		ldr	r3, [r2, #68]
 1774 0022 23F48033 		bic	r3, r3, #65536
 1775 0026 5364     		str	r3, [r2, #68]
 1776              		.loc 1 579 1 is_stmt 0 view .LVU565
 1777 0028 F2E7     		b	.L105
 1778              	.L111:
 1779 002a 00BF     		.align	2
 1780              	.L110:
 1781 002c 00040140 		.word	1073808384
 1782 0030 00400140 		.word	1073823744
 1783 0034 00380240 		.word	1073887232
 1784              		.cfi_endproc
 1785              	.LFE141:
 1787              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
 1788              		.align	1
 1789              		.global	HAL_TIM_Base_MspInit
 1790              		.syntax unified
 1791              		.thumb
 1792              		.thumb_func
 1793              		.fpu fpv4-sp-d16
 1795              	HAL_TIM_Base_MspInit:
 1796              	.LVL86:
 1797              	.LFB142:
 580:Core/Src/periphs/tim.c **** 
 581:Core/Src/periphs/tim.c **** /* USER CODE BEGIN 1 */
 582:Core/Src/periphs/tim.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
 583:Core/Src/periphs/tim.c **** {
 1798              		.loc 1 583 1 is_stmt 1 view -0
ARM GAS  /tmp/ccgqu3my.s 			page 48


 1799              		.cfi_startproc
 1800              		@ args = 0, pretend = 0, frame = 8
 1801              		@ frame_needed = 0, uses_anonymous_args = 0
 584:Core/Src/periphs/tim.c **** 
 585:Core/Src/periphs/tim.c ****   if(tim_baseHandle->Instance==TIM10)
 1802              		.loc 1 585 3 view .LVU567
 1803              		.loc 1 585 20 is_stmt 0 view .LVU568
 1804 0000 0268     		ldr	r2, [r0]
 1805              		.loc 1 585 5 view .LVU569
 1806 0002 0E4B     		ldr	r3, .L119
 1807 0004 9A42     		cmp	r2, r3
 1808 0006 00D0     		beq	.L118
 1809 0008 7047     		bx	lr
 1810              	.L118:
 583:Core/Src/periphs/tim.c **** 
 1811              		.loc 1 583 1 view .LVU570
 1812 000a 00B5     		push	{lr}
 1813              	.LCFI37:
 1814              		.cfi_def_cfa_offset 4
 1815              		.cfi_offset 14, -4
 1816 000c 83B0     		sub	sp, sp, #12
 1817              	.LCFI38:
 1818              		.cfi_def_cfa_offset 16
 586:Core/Src/periphs/tim.c ****   {
 587:Core/Src/periphs/tim.c ****   /* USER CODE BEGIN TIM10_MspInit 0 */
 588:Core/Src/periphs/tim.c **** 
 589:Core/Src/periphs/tim.c ****   /* USER CODE END TIM10_MspInit 0 */
 590:Core/Src/periphs/tim.c ****     /* TIM10 clock enable */
 591:Core/Src/periphs/tim.c ****     __HAL_RCC_TIM10_CLK_ENABLE();
 1819              		.loc 1 591 5 is_stmt 1 view .LVU571
 1820              	.LBB16:
 1821              		.loc 1 591 5 view .LVU572
 1822 000e 0022     		movs	r2, #0
 1823 0010 0192     		str	r2, [sp, #4]
 1824              		.loc 1 591 5 view .LVU573
 1825 0012 03F57443 		add	r3, r3, #62464
 1826 0016 596C     		ldr	r1, [r3, #68]
 1827 0018 41F40031 		orr	r1, r1, #131072
 1828 001c 5964     		str	r1, [r3, #68]
 1829              		.loc 1 591 5 view .LVU574
 1830 001e 5B6C     		ldr	r3, [r3, #68]
 1831 0020 03F40033 		and	r3, r3, #131072
 1832 0024 0193     		str	r3, [sp, #4]
 1833              		.loc 1 591 5 view .LVU575
 1834 0026 019B     		ldr	r3, [sp, #4]
 1835              	.LBE16:
 1836              		.loc 1 591 5 view .LVU576
 592:Core/Src/periphs/tim.c **** 
 593:Core/Src/periphs/tim.c ****     /* TIM10 interrupt Init */
 594:Core/Src/periphs/tim.c ****     HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 5, 0);
 1837              		.loc 1 594 5 view .LVU577
 1838 0028 0521     		movs	r1, #5
 1839 002a 1920     		movs	r0, #25
 1840              	.LVL87:
 1841              		.loc 1 594 5 is_stmt 0 view .LVU578
 1842 002c FFF7FEFF 		bl	HAL_NVIC_SetPriority
 1843              	.LVL88:
ARM GAS  /tmp/ccgqu3my.s 			page 49


 595:Core/Src/periphs/tim.c ****     HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 1844              		.loc 1 595 5 is_stmt 1 view .LVU579
 1845 0030 1920     		movs	r0, #25
 1846 0032 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 1847              	.LVL89:
 596:Core/Src/periphs/tim.c ****   /* USER CODE BEGIN TIM10_MspInit 1 */
 597:Core/Src/periphs/tim.c **** 
 598:Core/Src/periphs/tim.c ****   /* USER CODE END TIM10_MspInit 1 */
 599:Core/Src/periphs/tim.c ****   }
 600:Core/Src/periphs/tim.c **** }
 1848              		.loc 1 600 1 is_stmt 0 view .LVU580
 1849 0036 03B0     		add	sp, sp, #12
 1850              	.LCFI39:
 1851              		.cfi_def_cfa_offset 4
 1852              		@ sp needed
 1853 0038 5DF804FB 		ldr	pc, [sp], #4
 1854              	.L120:
 1855              		.align	2
 1856              	.L119:
 1857 003c 00440140 		.word	1073824768
 1858              		.cfi_endproc
 1859              	.LFE142:
 1861              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 1862              		.align	1
 1863              		.global	HAL_TIM_Base_MspDeInit
 1864              		.syntax unified
 1865              		.thumb
 1866              		.thumb_func
 1867              		.fpu fpv4-sp-d16
 1869              	HAL_TIM_Base_MspDeInit:
 1870              	.LVL90:
 1871              	.LFB143:
 601:Core/Src/periphs/tim.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* tim_baseHandle)
 602:Core/Src/periphs/tim.c **** {
 1872              		.loc 1 602 1 is_stmt 1 view -0
 1873              		.cfi_startproc
 1874              		@ args = 0, pretend = 0, frame = 0
 1875              		@ frame_needed = 0, uses_anonymous_args = 0
 1876              		.loc 1 602 1 is_stmt 0 view .LVU582
 1877 0000 08B5     		push	{r3, lr}
 1878              	.LCFI40:
 1879              		.cfi_def_cfa_offset 8
 1880              		.cfi_offset 3, -8
 1881              		.cfi_offset 14, -4
 603:Core/Src/periphs/tim.c **** 
 604:Core/Src/periphs/tim.c ****   if(tim_baseHandle->Instance==TIM10)
 1882              		.loc 1 604 3 is_stmt 1 view .LVU583
 1883              		.loc 1 604 20 is_stmt 0 view .LVU584
 1884 0002 0268     		ldr	r2, [r0]
 1885              		.loc 1 604 5 view .LVU585
 1886 0004 064B     		ldr	r3, .L125
 1887 0006 9A42     		cmp	r2, r3
 1888 0008 00D0     		beq	.L124
 1889              	.LVL91:
 1890              	.L121:
 605:Core/Src/periphs/tim.c ****   {
 606:Core/Src/periphs/tim.c ****   /* USER CODE BEGIN TIM10_MspDeInit 0 */
ARM GAS  /tmp/ccgqu3my.s 			page 50


 607:Core/Src/periphs/tim.c **** 
 608:Core/Src/periphs/tim.c ****   /* USER CODE END TIM10_MspDeInit 0 */
 609:Core/Src/periphs/tim.c ****     /* Peripheral clock disable */
 610:Core/Src/periphs/tim.c ****     __HAL_RCC_TIM10_CLK_DISABLE();
 611:Core/Src/periphs/tim.c **** 
 612:Core/Src/periphs/tim.c ****     /* TIM10 interrupt Deinit */
 613:Core/Src/periphs/tim.c ****     HAL_NVIC_DisableIRQ(TIM1_UP_TIM10_IRQn);
 614:Core/Src/periphs/tim.c ****   /* USER CODE BEGIN TIM10_MspDeInit 1 */
 615:Core/Src/periphs/tim.c **** 
 616:Core/Src/periphs/tim.c ****   /* USER CODE END TIM10_MspDeInit 1 */
 617:Core/Src/periphs/tim.c ****   }
 618:Core/Src/periphs/tim.c **** }
 1891              		.loc 1 618 1 view .LVU586
 1892 000a 08BD     		pop	{r3, pc}
 1893              	.LVL92:
 1894              	.L124:
 610:Core/Src/periphs/tim.c **** 
 1895              		.loc 1 610 5 is_stmt 1 view .LVU587
 1896 000c 054A     		ldr	r2, .L125+4
 1897 000e 536C     		ldr	r3, [r2, #68]
 1898 0010 23F40033 		bic	r3, r3, #131072
 1899 0014 5364     		str	r3, [r2, #68]
 613:Core/Src/periphs/tim.c ****   /* USER CODE BEGIN TIM10_MspDeInit 1 */
 1900              		.loc 1 613 5 view .LVU588
 1901 0016 1920     		movs	r0, #25
 1902              	.LVL93:
 613:Core/Src/periphs/tim.c ****   /* USER CODE BEGIN TIM10_MspDeInit 1 */
 1903              		.loc 1 613 5 is_stmt 0 view .LVU589
 1904 0018 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 1905              	.LVL94:
 1906              		.loc 1 618 1 view .LVU590
 1907 001c F5E7     		b	.L121
 1908              	.L126:
 1909 001e 00BF     		.align	2
 1910              	.L125:
 1911 0020 00440140 		.word	1073824768
 1912 0024 00380240 		.word	1073887232
 1913              		.cfi_endproc
 1914              	.LFE143:
 1916              		.global	htim10
 1917              		.global	htim9
 1918              		.global	htim8
 1919              		.global	htim4
 1920              		.global	htim3
 1921              		.global	htim2
 1922              		.global	htim1
 1923              		.section	.bss.htim1,"aw",%nobits
 1924              		.align	2
 1925              		.set	.LANCHOR1,. + 0
 1928              	htim1:
 1929 0000 00000000 		.space	64
 1929      00000000 
 1929      00000000 
 1929      00000000 
 1929      00000000 
 1930              		.section	.bss.htim10,"aw",%nobits
 1931              		.align	2
ARM GAS  /tmp/ccgqu3my.s 			page 51


 1932              		.set	.LANCHOR0,. + 0
 1935              	htim10:
 1936 0000 00000000 		.space	64
 1936      00000000 
 1936      00000000 
 1936      00000000 
 1936      00000000 
 1937              		.section	.bss.htim2,"aw",%nobits
 1938              		.align	2
 1939              		.set	.LANCHOR2,. + 0
 1942              	htim2:
 1943 0000 00000000 		.space	64
 1943      00000000 
 1943      00000000 
 1943      00000000 
 1943      00000000 
 1944              		.section	.bss.htim3,"aw",%nobits
 1945              		.align	2
 1946              		.set	.LANCHOR3,. + 0
 1949              	htim3:
 1950 0000 00000000 		.space	64
 1950      00000000 
 1950      00000000 
 1950      00000000 
 1950      00000000 
 1951              		.section	.bss.htim4,"aw",%nobits
 1952              		.align	2
 1953              		.set	.LANCHOR4,. + 0
 1956              	htim4:
 1957 0000 00000000 		.space	64
 1957      00000000 
 1957      00000000 
 1957      00000000 
 1957      00000000 
 1958              		.section	.bss.htim8,"aw",%nobits
 1959              		.align	2
 1960              		.set	.LANCHOR5,. + 0
 1963              	htim8:
 1964 0000 00000000 		.space	64
 1964      00000000 
 1964      00000000 
 1964      00000000 
 1964      00000000 
 1965              		.section	.bss.htim9,"aw",%nobits
 1966              		.align	2
 1967              		.set	.LANCHOR6,. + 0
 1970              	htim9:
 1971 0000 00000000 		.space	64
 1971      00000000 
 1971      00000000 
 1971      00000000 
 1971      00000000 
 1972              		.text
 1973              	.Letext0:
 1974              		.file 2 "/home/love/Documents/gcc-arm-none-eabi-10-2020-q4-major/arm-none-eabi/include/machine/_de
 1975              		.file 3 "/home/love/Documents/gcc-arm-none-eabi-10-2020-q4-major/arm-none-eabi/include/sys/_stdint
 1976              		.file 4 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f407xx.h"
ARM GAS  /tmp/ccgqu3my.s 			page 52


 1977              		.file 5 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 1978              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 1979              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 1980              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim.h"
 1981              		.file 9 "Core/Inc/periphs/tim.h"
 1982              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_cortex.h"
 1983              		.file 11 "Core/Inc/main.h"
 1984              		.file 12 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim_ex.h"
 1985              		.file 13 "<built-in>"
ARM GAS  /tmp/ccgqu3my.s 			page 53


DEFINED SYMBOLS
                            *ABS*:0000000000000000 tim.c
     /tmp/ccgqu3my.s:18     .text.MX_TIM10_Init:0000000000000000 $t
     /tmp/ccgqu3my.s:26     .text.MX_TIM10_Init:0000000000000000 MX_TIM10_Init
     /tmp/ccgqu3my.s:79     .text.MX_TIM10_Init:000000000000002c $d
     /tmp/ccgqu3my.s:85     .text.MX_TIM1_Init:0000000000000000 $t
     /tmp/ccgqu3my.s:92     .text.MX_TIM1_Init:0000000000000000 MX_TIM1_Init
     /tmp/ccgqu3my.s:205    .text.MX_TIM1_Init:0000000000000060 $d
     /tmp/ccgqu3my.s:211    .text.MX_TIM2_Init:0000000000000000 $t
     /tmp/ccgqu3my.s:218    .text.MX_TIM2_Init:0000000000000000 MX_TIM2_Init
     /tmp/ccgqu3my.s:328    .text.MX_TIM2_Init:0000000000000060 $d
     /tmp/ccgqu3my.s:333    .text.MX_TIM3_Init:0000000000000000 $t
     /tmp/ccgqu3my.s:340    .text.MX_TIM3_Init:0000000000000000 MX_TIM3_Init
     /tmp/ccgqu3my.s:450    .text.MX_TIM3_Init:000000000000005c $d
     /tmp/ccgqu3my.s:456    .text.MX_TIM4_Init:0000000000000000 $t
     /tmp/ccgqu3my.s:463    .text.MX_TIM4_Init:0000000000000000 MX_TIM4_Init
     /tmp/ccgqu3my.s:573    .text.MX_TIM4_Init:000000000000005c $d
     /tmp/ccgqu3my.s:579    .text.HAL_TIM_Encoder_MspInit:0000000000000000 $t
     /tmp/ccgqu3my.s:586    .text.HAL_TIM_Encoder_MspInit:0000000000000000 HAL_TIM_Encoder_MspInit
     /tmp/ccgqu3my.s:981    .text.HAL_TIM_Encoder_MspInit:00000000000001ac $d
     /tmp/ccgqu3my.s:992    .text.HAL_TIM_PWM_MspInit:0000000000000000 $t
     /tmp/ccgqu3my.s:999    .text.HAL_TIM_PWM_MspInit:0000000000000000 HAL_TIM_PWM_MspInit
     /tmp/ccgqu3my.s:1081   .text.HAL_TIM_PWM_MspInit:000000000000004c $d
     /tmp/ccgqu3my.s:1088   .text.HAL_TIM_MspPostInit:0000000000000000 $t
     /tmp/ccgqu3my.s:1095   .text.HAL_TIM_MspPostInit:0000000000000000 HAL_TIM_MspPostInit
     /tmp/ccgqu3my.s:1234   .text.HAL_TIM_MspPostInit:0000000000000088 $d
     /tmp/ccgqu3my.s:1243   .text.MX_TIM8_Init:0000000000000000 $t
     /tmp/ccgqu3my.s:1250   .text.MX_TIM8_Init:0000000000000000 MX_TIM8_Init
     /tmp/ccgqu3my.s:1481   .text.MX_TIM8_Init:00000000000000e8 $d
     /tmp/ccgqu3my.s:1487   .text.MX_TIM9_Init:0000000000000000 $t
     /tmp/ccgqu3my.s:1494   .text.MX_TIM9_Init:0000000000000000 MX_TIM9_Init
     /tmp/ccgqu3my.s:1594   .text.MX_TIM9_Init:000000000000005c $d
     /tmp/ccgqu3my.s:1600   .text.HAL_TIM_Encoder_MspDeInit:0000000000000000 $t
     /tmp/ccgqu3my.s:1607   .text.HAL_TIM_Encoder_MspDeInit:0000000000000000 HAL_TIM_Encoder_MspDeInit
     /tmp/ccgqu3my.s:1719   .text.HAL_TIM_Encoder_MspDeInit:000000000000008c $d
     /tmp/ccgqu3my.s:1730   .text.HAL_TIM_PWM_MspDeInit:0000000000000000 $t
     /tmp/ccgqu3my.s:1737   .text.HAL_TIM_PWM_MspDeInit:0000000000000000 HAL_TIM_PWM_MspDeInit
     /tmp/ccgqu3my.s:1781   .text.HAL_TIM_PWM_MspDeInit:000000000000002c $d
     /tmp/ccgqu3my.s:1788   .text.HAL_TIM_Base_MspInit:0000000000000000 $t
     /tmp/ccgqu3my.s:1795   .text.HAL_TIM_Base_MspInit:0000000000000000 HAL_TIM_Base_MspInit
     /tmp/ccgqu3my.s:1857   .text.HAL_TIM_Base_MspInit:000000000000003c $d
     /tmp/ccgqu3my.s:1862   .text.HAL_TIM_Base_MspDeInit:0000000000000000 $t
     /tmp/ccgqu3my.s:1869   .text.HAL_TIM_Base_MspDeInit:0000000000000000 HAL_TIM_Base_MspDeInit
     /tmp/ccgqu3my.s:1911   .text.HAL_TIM_Base_MspDeInit:0000000000000020 $d
     /tmp/ccgqu3my.s:1935   .bss.htim10:0000000000000000 htim10
     /tmp/ccgqu3my.s:1970   .bss.htim9:0000000000000000 htim9
     /tmp/ccgqu3my.s:1963   .bss.htim8:0000000000000000 htim8
     /tmp/ccgqu3my.s:1956   .bss.htim4:0000000000000000 htim4
     /tmp/ccgqu3my.s:1949   .bss.htim3:0000000000000000 htim3
     /tmp/ccgqu3my.s:1942   .bss.htim2:0000000000000000 htim2
     /tmp/ccgqu3my.s:1928   .bss.htim1:0000000000000000 htim1
     /tmp/ccgqu3my.s:1924   .bss.htim1:0000000000000000 $d
     /tmp/ccgqu3my.s:1931   .bss.htim10:0000000000000000 $d
     /tmp/ccgqu3my.s:1938   .bss.htim2:0000000000000000 $d
     /tmp/ccgqu3my.s:1945   .bss.htim3:0000000000000000 $d
     /tmp/ccgqu3my.s:1952   .bss.htim4:0000000000000000 $d
     /tmp/ccgqu3my.s:1959   .bss.htim8:0000000000000000 $d
ARM GAS  /tmp/ccgqu3my.s 			page 54


     /tmp/ccgqu3my.s:1966   .bss.htim9:0000000000000000 $d

UNDEFINED SYMBOLS
HAL_TIM_Base_Init
Error_Handler
memset
HAL_TIM_Encoder_Init
HAL_TIMEx_MasterConfigSynchronization
HAL_GPIO_Init
HAL_TIM_PWM_Init
HAL_TIM_PWM_ConfigChannel
HAL_TIMEx_ConfigBreakDeadTime
HAL_GPIO_DeInit
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_NVIC_DisableIRQ
