<VitisHLS:BurstInfo>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="/home/emre/Documents/finn/deps/finn-hlslib/dma.h:140:21" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 1568 has been inferred" BundleName="gmem" VarName="in" LoopLoc="/home/emre/Documents/finn/deps/finn-hlslib/dma.h:140:21" LoopName="VITIS_LOOP_140_1" ParentFunc="void Mem2Stream_Batch&lt;64u, 784u&gt;(ap_uint&lt;64u&gt;*, hls::stream&lt;ap_uint&lt;64u&gt;, 0&gt;&amp;, unsigned int)" Length="1568" Direction="read" AccessID="scevgepseq" OrigID="for.inc.i.load.5" OrigAccess-DebugLoc="/home/emre/Documents/finn/deps/finn-hlslib/dma.h:142:25" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="/home/emre/Documents/finn/deps/finn-hlslib/dma.h:140:21" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 98 has been inferred" BundleName="gmem" VarName="in" LoopLoc="/home/emre/Documents/finn/deps/finn-hlslib/dma.h:140:21" LoopName="VITIS_LOOP_140_1" ParentFunc="void Mem2Stream_Batch&lt;64u, 784u&gt;(ap_uint&lt;64u&gt;*, hls::stream&lt;ap_uint&lt;64u&gt;, 0&gt;&amp;, unsigned int)" Length="98" Direction="read" AccessID="scevgep12seq" OrigID="for.inc.i8.load.5" OrigAccess-DebugLoc="/home/emre/Documents/finn/deps/finn-hlslib/dma.h:142:25" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzeBoundsPatternMissed" src_info="/home/emre/Documents/finn/deps/finn-hlslib/dma.h:166:21" msg_id="214-252" msg_severity="INFO" msg_body="Could not analyze the loop bounds" resolution="214-252" LoopLoc="/home/emre/Documents/finn/deps/finn-hlslib/dma.h:166:21" LoopName="VITIS_LOOP_166_1" ParentFunc="void Mem2Stream_Batch&lt;64u, 784u&gt;(ap_uint&lt;64u&gt;*, hls::stream&lt;ap_uint&lt;64u&gt;, 0&gt;&amp;, unsigned int)"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="/home/emre/Documents/finn/deps/finn-hlslib/dma.h:140:21" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i64 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem" VarName="in" LoopLoc="/home/emre/Documents/finn/deps/finn-hlslib/dma.h:140:21" LoopName="VITIS_LOOP_140_1" ParentFunc="void Mem2Stream_Batch&lt;64u, 784u&gt;(ap_uint&lt;64u&gt;*, hls::stream&lt;ap_uint&lt;64u&gt;, 0&gt;&amp;, unsigned int)" OrigID="scevgepseq" OrigAccess-DebugLoc="/home/emre/Documents/finn/deps/finn-hlslib/dma.h:140:21" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="/home/emre/Documents/finn/deps/finn-hlslib/dma.h:140:21" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i64 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem" VarName="in" LoopLoc="/home/emre/Documents/finn/deps/finn-hlslib/dma.h:140:21" LoopName="VITIS_LOOP_140_1" ParentFunc="void Mem2Stream_Batch&lt;64u, 784u&gt;(ap_uint&lt;64u&gt;*, hls::stream&lt;ap_uint&lt;64u&gt;, 0&gt;&amp;, unsigned int)" OrigID="scevgep12seq" OrigAccess-DebugLoc="/home/emre/Documents/finn/deps/finn-hlslib/dma.h:140:21" OrigDirection="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="/home/emre/Documents/finn/deps/finn-hlslib/dma.h:140:21" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 1568 and bit width 64 in loop 'VITIS_LOOP_140_1' has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem" LoopLoc="/home/emre/Documents/finn/deps/finn-hlslib/dma.h:140:21" LoopName="VITIS_LOOP_140_1" Length="1568" Width="64" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="/home/emre/Documents/finn/deps/finn-hlslib/dma.h:140:21" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 98 and bit width 64 in loop 'VITIS_LOOP_140_1' has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem" LoopLoc="/home/emre/Documents/finn/deps/finn-hlslib/dma.h:140:21" LoopName="VITIS_LOOP_140_1" Length="98" Width="64" Direction="read"/>
</VitisHLS:BurstInfo>

