___lwdiv@dividend 76 0 COMMON 1
___lwdiv@counter 7B 0 COMMON 1
__S0 184 0 ABS 0
__S1 7E 0 ABS 0
__S2 0 0 ABS 0
__S3 0 0 ABS 0
_GIE 5F 0 ABS 0
__Hintentry 13 0 CODE 0
__Lintentry 4 0 CODE 0
__pintentry 4 0 CODE 0
Touch_SW@CapRead 78 0 COMMON 1
_TMR0_DefaultInterruptHandler 183 0 CODE 0
_TMR0 15 0 ABS 0
_TMR1 16 0 ABS 0
_LATA 10C 0 ABS 0
_PEIE 5E 0 ABS 0
_LATB 10D 0 ABS 0
_WPUA 20C 0 ABS 0
_WPUB 20D 0 ABS 0
__end_of_PIN_MANAGER_Initialize 126 0 CODE 0
_main 6F 0 CODE 0
_Norm 20 0 BANK0 1
___sp 0 0 STACK 2
btemp 7E 0 ABS 0
start 13 0 CODE 0
__size_of_TMR0_Interrupt 0 0 ABS 0
_LATB0 868 0 ABS 0
_TRISA 8C 0 ABS 0
_TRISB 8D 0 ABS 0
reset_vec 0 0 CODE 0
_T1CON 18 0 ABS 0
wtemp0 7E 0 ABS 0
_CPSON F7 0 ABS 0
__Hconfig 8009 0 CONFIG 4
__Lconfig 0 0 CONFIG 4
main@i 27 0 BANK0 1
__Hbigram 0 0 ABS 0
__Lbigram 0 0 ABS 0
__end_of_TMR0_SetInterruptHandler 17F 0 CODE 0
__Hram 0 0 ABS 0
__Lram 0 0 ABS 0
int$flags 7E 0 ABS 0
__Hfunctab 0 0 ENTRY 0
__Lfunctab 0 0 ENTRY 0
__end_of_WDT_Initialize 183 0 CODE 0
_INTERRUPT_InterruptManager 4 0 CODE 0
_OPTION_REG 95 0 ABS 0
__Hcommon 0 0 ABS 0
__Lcommon 0 0 ABS 0
__Heeprom_data 0 0 EEDATA 3
__Leeprom_data 0 0 EEDATA 3
_touchSwStatus 24 0 BANK0 1
___int_sp 0 0 STACK 2
_delay_ms 152 0 CODE 0
_ANSELA 18C 0 ABS 0
_ANSELB 18D 0 ABS 0
?___lwdiv 74 0 COMMON 1
_OSCCON 99 0 ABS 0
__Habs1 0 0 ABS 0
__Labs1 0 0 ABS 0
_BORCON 116 0 ABS 0
_WDTCON 97 0 ABS 0
__Hsfr0 0 0 ABS 0
__Lsfr0 0 0 ABS 0
__Hsfr1 0 0 ABS 0
__Lsfr1 0 0 ABS 0
__Hsfr2 0 0 ABS 0
__Lsfr2 0 0 ABS 0
__Hsfr3 0 0 ABS 0
__Lsfr3 0 0 ABS 0
__Hsfr4 0 0 ABS 0
__Lsfr4 0 0 ABS 0
__Hsfr5 0 0 ABS 0
__Lsfr5 0 0 ABS 0
__Hsfr6 0 0 ABS 0
__Lsfr6 0 0 ABS 0
__Hsfr7 0 0 ABS 0
__Lsfr7 0 0 ABS 0
__Hsfr8 0 0 ABS 0
__Lsfr8 0 0 ABS 0
__Hsfr9 0 0 ABS 0
__Lsfr9 0 0 ABS 0
___stackhi 216F 0 ABS 0
_Get_Value 126 0 CODE 0
__Hcode 0 0 ABS 0
__Lcode 0 0 ABS 0
__HcstackBANK0 0 0 ABS 0
__LcstackBANK0 0 0 ABS 0
__pcstackBANK0 27 0 BANK0 1
__Hinit 13 0 CODE 0
__Linit 13 0 CODE 0
__end_of_main BE 0 CODE 0
__Htext 0 0 ABS 0
__Ltext 0 0 ABS 0
end_of_initialization 1B 0 CODE 0
__HnvBANK0 0 0 ABS 0
__LnvBANK0 0 0 ABS 0
___stacklo 2009 0 ABS 0
_APFCON0 11D 0 ABS 0
__pnvBANK0 25 0 BANK0 1
__size_of_TMR0_SetInterruptHandler 0 0 ABS 0
_CPSCON0 1E 0 ABS 0
_APFCON1 11E 0 ABS 0
__Hsfr10 0 0 ABS 0
__Lsfr10 0 0 ABS 0
_CPSCON1 1F 0 ABS 0
__Hsfr20 0 0 ABS 0
__Lsfr20 0 0 ABS 0
__Hsfr30 0 0 ABS 0
__Hsfr11 0 0 ABS 0
__Lsfr30 0 0 ABS 0
__Lsfr11 0 0 ABS 0
__Hsfr21 0 0 ABS 0
__Lsfr21 0 0 ABS 0
__Hsfr31 0 0 ABS 0
__Hsfr12 0 0 ABS 0
__Lsfr31 0 0 ABS 0
__Lsfr12 0 0 ABS 0
__Hsfr22 0 0 ABS 0
__Lsfr22 0 0 ABS 0
__Hsfr13 0 0 ABS 0
__Lsfr13 0 0 ABS 0
__Hsfr23 0 0 ABS 0
__Lsfr23 0 0 ABS 0
__Hsfr14 0 0 ABS 0
__Lsfr14 0 0 ABS 0
__Hsfr24 0 0 ABS 0
__Lsfr24 0 0 ABS 0
__Hsfr15 0 0 ABS 0
__Lsfr15 0 0 ABS 0
__Hsfr25 0 0 ABS 0
__Lsfr25 0 0 ABS 0
delay_ms@cnt 70 0 COMMON 1
__Hsfr16 0 0 ABS 0
__Lsfr16 0 0 ABS 0
__Hsfr26 0 0 ABS 0
__Lsfr26 0 0 ABS 0
__Hsfr17 0 0 ABS 0
__Lsfr17 0 0 ABS 0
__Hsfr27 0 0 ABS 0
__Lsfr27 0 0 ABS 0
__Hsfr18 0 0 ABS 0
__Lsfr18 0 0 ABS 0
__Hsfr28 0 0 ABS 0
__Lsfr28 0 0 ABS 0
__Hsfr19 0 0 ABS 0
__Lsfr19 0 0 ABS 0
__Hsfr29 0 0 ABS 0
__Lsfr29 0 0 ABS 0
__HnvCOMMON 0 0 ABS 0
__LnvCOMMON 0 0 ABS 0
__pnvCOMMON 7D 0 COMMON 1
__Hstrings 0 0 ABS 0
__Lstrings 0 0 ABS 0
_SYSTEM_Initialize 138 0 CODE 0
_OSCTUNE 98 0 ABS 0
__Hbank0 0 0 ABS 0
__Lbank0 0 0 ABS 0
__Hbank1 0 0 ABS 0
__Lbank1 0 0 ABS 0
__Hbank2 0 0 ABS 0
__Lbank2 0 0 ABS 0
_TMR0_SetInterruptHandler 179 0 CODE 0
__Hbank3 0 0 ABS 0
__Lbank3 0 0 ABS 0
___latbits 1 0 ABS 0
__Hbank4 0 0 ABS 0
__Lbank4 0 0 ABS 0
__Hbank5 0 0 BANK5 1
__Lbank5 0 0 BANK5 1
__Hpowerup 0 0 CODE 0
__Lpowerup 0 0 CODE 0
__Hbank6 0 0 BANK6 1
__Lbank6 0 0 BANK6 1
__Hbank7 0 0 BANK7 1
__Lbank7 0 0 BANK7 1
__Hbank8 0 0 BANK8 1
__Lbank8 0 0 BANK8 1
__Hbank9 0 0 BANK9 1
__Lbank9 0 0 BANK9 1
__ptext1 BE 0 CODE 0
__ptext2 1F 0 CODE 0
__ptext3 126 0 CODE 0
__ptext4 152 0 CODE 0
__ptext5 138 0 CODE 0
__ptext6 17F 0 CODE 0
__ptext7 FA 0 CODE 0
__ptext8 179 0 CODE 0
__ptext9 110 0 CODE 0
__Hclrtext 0 0 ABS 0
__Lclrtext 0 0 ABS 0
_TMR0_InterruptHandler 25 0 BANK0 1
__size_of_TMR0_ISR 0 0 ABS 0
__end_of_TMR0_DefaultInterruptHandler 184 0 CODE 0
__end_of__initialization 1B 0 CODE 0
__end_of___lwdiv FA 0 CODE 0
?_Get_Value 72 0 COMMON 1
__end_of_TMR0_CallBack 152 0 CODE 0
__size_of_TMR0_DefaultInterruptHandler 0 0 ABS 0
_TMR0_Initialize FA 0 CODE 0
__Hstack 0 0 STACK 2
__Lstack 0 0 STACK 2
__Hspace_0 184 0 ABS 0
__Lspace_0 0 0 ABS 0
__end_of_Touch_SW 6F 0 CODE 0
__Hspace_1 7E 0 ABS 0
__Lspace_1 0 0 ABS 0
__Hspace_2 0 0 ABS 0
__Lspace_2 0 0 ABS 0
__size_of_delay_ms 0 0 ABS 0
__Hcinit 1F 0 CODE 0
__Lcinit 15 0 CODE 0
__Hspace_3 0 0 ABS 0
___lwdiv BE 0 CODE 0
__Lspace_3 0 0 ABS 0
__size_of_main 0 0 ABS 0
__end_of_INTERRUPT_InterruptManager 13 0 CODE 0
__size_of_TMR0_CallBack 0 0 ABS 0
__Hspace_4 10010 0 ABS 0
__Lspace_4 0 0 ABS 0
__size_of_TMR0_Initialize 0 0 ABS 0
_PIN_MANAGER_Initialize 110 0 CODE 0
__end_of_Get_Value 138 0 CODE 0
__size_of_SYSTEM_Initialize 0 0 ABS 0
__size_of_Get_Value 0 0 ABS 0
__size_of___lwdiv 0 0 ABS 0
__HbssBANK0 0 0 ABS 0
__LbssBANK0 0 0 ABS 0
__Hbank10 0 0 BANK10 1
__pbssBANK0 20 0 BANK0 1
__Lbank10 0 0 BANK10 1
__Hbank20 0 0 BANK20 1
__Lbank20 0 0 BANK20 1
__Hbank30 0 0 BANK30 1
__Hbank11 0 0 BANK11 1
__Lbank30 0 0 BANK30 1
__Lbank11 0 0 BANK11 1
__Hbank21 0 0 BANK21 1
__Lbank21 0 0 BANK21 1
__end_of_OSCILLATOR_Initialize 179 0 CODE 0
__Hbank31 0 0 BANK31 1
__Hbank12 0 0 BANK12 1
__Lbank31 0 0 BANK31 1
__Lbank12 0 0 BANK12 1
__end_of_SYSTEM_Initialize 145 0 CODE 0
__Hbank22 0 0 BANK22 1
__Lbank22 0 0 BANK22 1
__Hbank13 0 0 BANK13 1
__Lbank13 0 0 BANK13 1
__Hbank23 0 0 BANK23 1
__Lbank23 0 0 BANK23 1
__Hbank14 0 0 BANK14 1
__Lbank14 0 0 BANK14 1
__Hbank24 0 0 BANK24 1
__Lbank24 0 0 BANK24 1
__ptext10 172 0 CODE 0
__Hbank15 0 0 BANK15 1
__Lbank15 0 0 BANK15 1
__Hbank25 0 0 BANK25 1
__Lbank25 0 0 BANK25 1
__Hbank16 0 0 BANK16 1
__Lbank16 0 0 BANK16 1
__Hbank26 0 0 BANK26 1
__Lbank26 0 0 BANK26 1
_TMR0_CallBack 145 0 CODE 0
__ptext12 16A 0 CODE 0
__Hbank17 0 0 BANK17 1
__Lbank17 0 0 BANK17 1
__Hbank27 0 0 BANK27 1
__Lbank27 0 0 BANK27 1
__ptext13 145 0 CODE 0
__Hbank18 0 0 BANK18 1
__end_of_TMR0_Interrupt 16A 0 CODE 0
__Lbank18 0 0 BANK18 1
__Hbank28 0 0 BANK28 1
__Lbank28 0 0 BANK28 1
__ptext14 183 0 CODE 0
__Hbank19 0 0 BANK19 1
__Lbank19 0 0 BANK19 1
__Hbank29 0 0 BANK29 1
__Lbank29 0 0 BANK29 1
__ptext15 15E 0 CODE 0
_timer0ReloadVal 7D 0 COMMON 1
_INTCONbits B 0 ABS 0
__Hend_init 15 0 CODE 0
__Lend_init 13 0 CODE 0
___lwdiv@divisor 74 0 COMMON 1
_WDT_Initialize 17F 0 CODE 0
__end_of_delay_ms 15E 0 CODE 0
_OSCILLATOR_Initialize 172 0 CODE 0
_TMR0_Interrupt 15E 0 CODE 0
__size_of_INTERRUPT_InterruptManager 0 0 ABS 0
__Hreset_vec 2 0 CODE 0
__Lreset_vec 0 0 CODE 0
__size_of_PIN_MANAGER_Initialize 0 0 ABS 0
intlevel0 0 0 ENTRY 0
__end_of_TMR0_ISR 172 0 CODE 0
intlevel1 0 0 ENTRY 0
_delayCount 22 0 BANK0 1
intlevel2 0 0 ENTRY 0
intlevel3 0 0 ENTRY 0
intlevel4 0 0 ENTRY 0
intlevel5 0 0 ENTRY 0
__size_of_WDT_Initialize 0 0 ABS 0
_TMR0_ISR 16A 0 CODE 0
__HcstackCOMMON 0 0 ABS 0
__LcstackCOMMON 0 0 ABS 0
__pcstackCOMMON 70 0 COMMON 1
start_initialization 15 0 CODE 0
___lwdiv@quotient 79 0 COMMON 1
TMR0_SetInterruptHandler@InterruptHandler 70 0 COMMON 1
__Hmaintext 0 0 ABS 0
__Lmaintext 0 0 ABS 0
__pmaintext 6F 0 CODE 0
__size_of_OSCILLATOR_Initialize 0 0 ABS 0
_OPTION_REGbits 95 0 ABS 0
__size_of_Touch_SW 0 0 ABS 0
__initialization 15 0 CODE 0
Touch_SW@i 76 0 COMMON 1
_Touch_SW 1F 0 CODE 0
__end_of_TMR0_Initialize 110 0 CODE 0
%segments
reset_vec 0 3 CODE 0 0
intentry 8 307 CODE 8 0
cstackCOMMON 70 7D COMMON 70 1
bssBANK0 20 28 BANK0 20 1
%locals
dist/default/production\touch_test.X.production.o
C:\Users\user\AppData\Local\Temp\s9p0.s
2104 15 0 CODE 0
2107 15 0 CODE 0
2125 15 0 CODE 0
2126 16 0 CODE 0
2127 17 0 CODE 0
2128 18 0 CODE 0
2129 19 0 CODE 0
2130 1A 0 CODE 0
2136 1B 0 CODE 0
2138 1B 0 CODE 0
2139 1C 0 CODE 0
2140 1D 0 CODE 0
main.c
151 6F 0 CODE 0
156 6F 0 CODE 0
158 72 0 CODE 0
161 79 0 CODE 0
162 7C 0 CODE 0
165 7D 0 CODE 0
166 7F 0 CODE 0
169 81 0 CODE 0
170 82 0 CODE 0
175 83 0 CODE 0
177 85 0 CODE 0
178 88 0 CODE 0
179 8A 0 CODE 0
180 9D 0 CODE 0
182 AE 0 CODE 0
187 B0 0 CODE 0
189 B3 0 CODE 0
190 B9 0 CODE 0
191 BB 0 CODE 0
C:\Program Files\Microchip\xc8\v2.20\pic\sources\c99\common\lwdiv.c
5 BE 0 CODE 0
13 BE 0 CODE 0
14 C0 0 CODE 0
15 C6 0 CODE 0
16 C8 0 CODE 0
17 C9 0 CODE 0
18 CE 0 CODE 0
16 D2 0 CODE 0
21 D6 0 CODE 0
22 DB 0 CODE 0
23 E5 0 CODE 0
24 E9 0 CODE 0
26 EA 0 CODE 0
27 EF 0 CODE 0
29 F5 0 CODE 0
30 F9 0 CODE 0
main.c
123 1F 0 CODE 0
126 1F 0 CODE 0
128 21 0 CODE 0
129 23 0 CODE 0
130 30 0 CODE 0
133 3D 0 CODE 0
135 4E 0 CODE 0
136 50 0 CODE 0
138 61 0 CODE 0
139 62 0 CODE 0
142 6E 0 CODE 0
103 126 0 CODE 0
105 126 0 CODE 0
106 129 0 CODE 0
109 12A 0 CODE 0
112 131 0 CODE 0
113 133 0 CODE 0
114 137 0 CODE 0
78 152 0 CODE 0
80 152 0 CODE 0
82 157 0 CODE 0
83 15D 0 CODE 0
mcc_generated_files/mcc.c
50 138 0 CODE 0
53 138 0 CODE 0
54 13B 0 CODE 0
55 13E 0 CODE 0
56 141 0 CODE 0
57 144 0 CODE 0
69 17F 0 CODE 0
72 17F 0 CODE 0
73 182 0 CODE 0
mcc_generated_files/tmr0.c
64 FA 0 CODE 0
69 FA 0 CODE 0
72 FF 0 CODE 0
75 102 0 CODE 0
78 106 0 CODE 0
81 107 0 CODE 0
84 108 0 CODE 0
85 10F 0 CODE 0
133 179 0 CODE 0
134 179 0 CODE 0
135 17E 0 CODE 0
mcc_generated_files/pin_manager.c
55 110 0 CODE 0
60 110 0 CODE 0
61 112 0 CODE 0
66 113 0 CODE 0
67 116 0 CODE 0
72 118 0 CODE 0
73 11B 0 CODE 0
78 11D 0 CODE 0
79 11F 0 CODE 0
80 120 0 CODE 0
86 122 0 CODE 0
87 124 0 CODE 0
94 125 0 CODE 0
mcc_generated_files/mcc.c
59 172 0 CODE 0
62 172 0 CODE 0
64 175 0 CODE 0
66 176 0 CODE 0
67 178 0 CODE 0
mcc_generated_files/interrupt_manager.c
52 4 0 CODE 0
55 6 0 CODE 0
57 E 0 CODE 0
63 11 0 CODE 0
mcc_generated_files/tmr0.c
108 16A 0 CODE 0
112 16A 0 CODE 0
114 16B 0 CODE 0
118 16E 0 CODE 0
121 171 0 CODE 0
123 145 0 CODE 0
127 145 0 CODE 0
129 14C 0 CODE 0
131 151 0 CODE 0
137 183 0 CODE 0
140 183 0 CODE 0
main.c
91 15E 0 CODE 0
93 15E 0 CODE 0
94 165 0 CODE 0
95 169 0 CODE 0
