strict digraph "compose( ,  )" {
	node [label="\N"];
	"Leaf_23:AL"	[def_var="['r_reg']",
		label="Leaf_23:AL"];
	"21:AS"	[ast="<pyverilog.vparser.ast.Assign object at 0x7f8c60d4ebd0>",
		def_var="['r_next']",
		fillcolor=deepskyblue,
		label="21:AS
r_next = (reset == 1'b1)? { r_reg[3:0], feedback_value } : { r_reg[3:0], r_reg[4] ^ r_reg[2] };",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['reset', 'r_reg', 'feedback_value', 'r_reg', 'r_reg', 'r_reg']"];
	"Leaf_23:AL" -> "21:AS";
	"20:AS"	[ast="<pyverilog.vparser.ast.Assign object at 0x7f8c60d56750>",
		def_var="['q']",
		fillcolor=deepskyblue,
		label="20:AS
q = r_reg;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['r_reg']"];
	"Leaf_23:AL" -> "20:AS";
	"22:AS"	[ast="<pyverilog.vparser.ast.Assign object at 0x7f8c60da6350>",
		def_var="['feedback_value']",
		fillcolor=deepskyblue,
		label="22:AS
feedback_value = r_reg[2] ^ r_reg[4];",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['r_reg', 'r_reg']"];
	"Leaf_23:AL" -> "22:AS";
	"24:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f8c625bf450>",
		fillcolor=turquoise,
		label="24:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"25:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f8c6106ad10>",
		fillcolor=springgreen,
		label="25:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"24:BL" -> "25:IF"	[cond="[]",
		lineno=None];
	"28:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f8c628e8ad0>",
		fillcolor=firebrick,
		label="28:NS
r_reg <= r_next;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f8c628e8ad0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"28:NS" -> "Leaf_23:AL"	[cond="[]",
		lineno=None];
	"23:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7f8c6111ee50>",
		clk_sens=True,
		fillcolor=gold,
		label="23:AL",
		sens="['clk', 'reset']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['reset', 'r_next']"];
	"21:AS" -> "23:AL";
	"25:IF" -> "28:NS"	[cond="['reset']",
		label="!((~reset))",
		lineno=25];
	"26:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f8c6106ae50>",
		fillcolor=firebrick,
		label="26:NS
r_reg <= 5'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f8c6106ae50>]",
		style=filled,
		typ=NonblockingSubstitution];
	"25:IF" -> "26:NS"	[cond="['reset']",
		label="(~reset)",
		lineno=25];
	"26:NS" -> "Leaf_23:AL"	[cond="[]",
		lineno=None];
	"23:AL" -> "24:BL"	[cond="[]",
		lineno=None];
	"22:AS" -> "21:AS";
}
