
26. Printing statistics.

=== rr_23x23_16 ===

   Number of wires:                 16
   Number of wire bits:            347
   Number of public wires:          16
   Number of public wire bits:     347
   Number of ports:                  3
   Number of port bits:             92
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     NR_16_16                        1
     NR_16_7                         1
     NR_7_16                         1
     NR_7_7                          1
     customAdder23_0                 1
     customAdder39_15                1

   Area for cell type \NR_16_7 is unknown!
   Area for cell type \NR_7_16 is unknown!
   Area for cell type \NR_7_7 is unknown!
   Area for cell type \NR_16_16 is unknown!
   Area for cell type \customAdder23_0 is unknown!
   Area for cell type \customAdder39_15 is unknown!

=== rr_5x5_9 ===

   Number of wires:                 16
   Number of wire bits:             73
   Number of public wires:          16
   Number of public wire bits:      73
   Number of ports:                  3
   Number of port bits:             20
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     NR_1_1                          1
     NR_1_4                          1
     NR_4_1                          1
     NR_4_4                          1
     customAdder4_0                  1
     customAdder9_4                  1

   Area for cell type \NR_1_1 is unknown!
   Area for cell type \NR_4_1 is unknown!
   Area for cell type \NR_1_4 is unknown!
   Area for cell type \NR_4_4 is unknown!
   Area for cell type \customAdder9_4 is unknown!
   Area for cell type \customAdder4_0 is unknown!

=== rr_28x28_8 ===

   Number of wires:                 16
   Number of wire bits:            422
   Number of public wires:          16
   Number of public wire bits:     422
   Number of ports:                  3
   Number of port bits:            112
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     NR_23_5                         1
     NR_5_23                         1
     customAdder28_0                 1
     customAdder33_4                 1
     rr_23x23_16                     1
     rr_5x5_9                        1

   Area for cell type \NR_5_23 is unknown!
   Area for cell type \NR_23_5 is unknown!
   Area for cell type \customAdder33_4 is unknown!
   Area for cell type \customAdder28_0 is unknown!
   Area for cell type \rr_5x5_9 is unknown!
   Area for cell type \rr_23x23_16 is unknown!

=== rr_4x4_1 ===

   Number of wires:                 16
   Number of wire bits:             62
   Number of public wires:          16
   Number of public wire bits:      62
   Number of ports:                  3
   Number of port bits:             16
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     NR_2_2                          4
     customAdder4_0                  1
     customAdder6_1                  1

   Area for cell type \NR_2_2 is unknown!
   Area for cell type \customAdder6_1 is unknown!
   Area for cell type \customAdder4_0 is unknown!

=== multiplier32bit_23 ===

   Number of wires:                 16
   Number of wire bits:            482
   Number of public wires:          16
   Number of public wire bits:     482
   Number of ports:                  3
   Number of port bits:            128
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     NR_28_4                         1
     NR_4_28                         1
     customAdder32_0                 1
     customAdder36_3                 1
     rr_28x28_8                      1
     rr_4x4_1                        1

   Area for cell type \NR_28_4 is unknown!
   Area for cell type \NR_4_28 is unknown!
   Area for cell type \customAdder36_3 is unknown!
   Area for cell type \customAdder32_0 is unknown!
   Area for cell type \rr_4x4_1 is unknown!
   Area for cell type \rr_28x28_8 is unknown!

=== unsignedBrentKungAdder32bit ===

   Number of wires:                181
   Number of wire bits:            275
   Number of public wires:         181
   Number of public wire bits:     275
   Number of ports:                  3
   Number of port bits:             97
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                120
     BitwisePG                      32
     BlackCell                      26
     GrayCell                       31
     XorGate                        31

   Area for cell type \BitwisePG is unknown!
   Area for cell type \BlackCell is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== customAdder32_0 ===

   Number of wires:                  3
   Number of wire bits:             97
   Number of public wires:           3
   Number of public wire bits:      97
   Number of ports:                  3
   Number of port bits:             97
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder32bit      1

   Area for cell type \unsignedBrentKungAdder32bit is unknown!

=== XorGate ===

   Number of wires:                  3
   Number of wire bits:              3
   Number of public wires:           3
   Number of public wire bits:       3
   Number of ports:                  3
   Number of port bits:              3
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     XOR2xp5_ASAP7_75t_R             1

   Chip area for module '\XorGate': 0.131220
     of which used for sequential elements: 0.000000 (0.00%)

=== customAdder4_0 ===

   Number of wires:                  3
   Number of wire bits:             13
   Number of public wires:           3
   Number of public wire bits:      13
   Number of ports:                  3
   Number of port bits:             13
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder4bit      1

   Area for cell type \unsignedBrentKungAdder4bit is unknown!

=== GrayCell ===

   Number of wires:                  5
   Number of wire bits:              5
   Number of public wires:           5
   Number of public wire bits:       5
   Number of ports:                  5
   Number of port bits:              5
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     AO21x1_ASAP7_75t_R              1

   Chip area for module '\GrayCell': 0.087480
     of which used for sequential elements: 0.000000 (0.00%)

=== customAdder39_15 ===

   Number of wires:                  3
   Number of wire bits:            103
   Number of public wires:           3
   Number of public wire bits:     103
   Number of ports:                  3
   Number of port bits:            103
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder39bit      1

   Area for cell type \unsignedBrentKungAdder39bit is unknown!

=== BlackCell ===

   Number of wires:                  6
   Number of wire bits:              6
   Number of public wires:           6
   Number of public wire bits:       6
   Number of ports:                  6
   Number of port bits:              6
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     AND2x2_ASAP7_75t_R              1
     AO21x1_ASAP7_75t_R              1

   Chip area for module '\BlackCell': 0.174960
     of which used for sequential elements: 0.000000 (0.00%)

=== customAdder28_0 ===

   Number of wires:                  3
   Number of wire bits:             85
   Number of public wires:           3
   Number of public wire bits:      85
   Number of ports:                  3
   Number of port bits:             85
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder28bit      1

   Area for cell type \unsignedBrentKungAdder28bit is unknown!

=== BitwisePG ===

   Number of wires:                  4
   Number of wire bits:              4
   Number of public wires:           4
   Number of public wire bits:       4
   Number of ports:                  4
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     AND2x2_ASAP7_75t_R              1
     XOR2xp5_ASAP7_75t_R             1

   Chip area for module '\BitwisePG': 0.218700
     of which used for sequential elements: 0.000000 (0.00%)

=== customAdder33_4 ===

   Number of wires:                  3
   Number of wire bits:             96
   Number of public wires:           3
   Number of public wire bits:      96
   Number of ports:                  3
   Number of port bits:             96
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder33bit      1

   Area for cell type \unsignedBrentKungAdder33bit is unknown!

=== unsignedBrentKungAdder4bit ===

   Number of wires:                 19
   Number of wire bits:             29
   Number of public wires:          19
   Number of public wire bits:      29
   Number of ports:                  3
   Number of port bits:             13
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 11
     BitwisePG                       4
     BlackCell                       1
     GrayCell                        3
     XorGate                         3

   Area for cell type \BitwisePG is unknown!
   Area for cell type \BlackCell is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== customAdder9_4 ===

   Number of wires:                  3
   Number of wire bits:             24
   Number of public wires:           3
   Number of public wire bits:      24
   Number of ports:                  3
   Number of port bits:             24
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder9bit      1

   Area for cell type \unsignedBrentKungAdder9bit is unknown!

=== unsignedBrentKungAdder39bit ===

   Number of wires:                197
   Number of wire bits:            312
   Number of public wires:         197
   Number of public wire bits:     312
   Number of ports:                  3
   Number of port bits:            118
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                145
     BitwisePG                      39
     BlackCell                      30
     GrayCell                       38
     XorGate                        38

   Area for cell type \BitwisePG is unknown!
   Area for cell type \BlackCell is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== customAdder36_3 ===

   Number of wires:                  3
   Number of wire bits:            106
   Number of public wires:           3
   Number of public wire bits:     106
   Number of ports:                  3
   Number of port bits:            106
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder36bit      1

   Area for cell type \unsignedBrentKungAdder36bit is unknown!

=== unsignedBrentKungAdder28bit ===

   Number of wires:                155
   Number of wire bits:            237
   Number of public wires:         155
   Number of public wire bits:     237
   Number of ports:                  3
   Number of port bits:             85
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                103
     BitwisePG                      28
     BlackCell                      21
     GrayCell                       27
     XorGate                        27

   Area for cell type \BitwisePG is unknown!
   Area for cell type \BlackCell is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== unsignedBrentKungAdder33bit ===

   Number of wires:                165
   Number of wire bits:            262
   Number of public wires:         165
   Number of public wire bits:     262
   Number of ports:                  3
   Number of port bits:            100
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                123
     BitwisePG                      33
     BlackCell                      26
     GrayCell                       32
     XorGate                        32

   Area for cell type \BitwisePG is unknown!
   Area for cell type \BlackCell is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== customAdder23_0 ===

   Number of wires:                  3
   Number of wire bits:             70
   Number of public wires:           3
   Number of public wire bits:      70
   Number of ports:                  3
   Number of port bits:             70
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder23bit      1

   Area for cell type \unsignedBrentKungAdder23bit is unknown!

=== unsignedBrentKungAdder9bit ===

   Number of wires:                 45
   Number of wire bits:             70
   Number of public wires:          45
   Number of public wire bits:      70
   Number of ports:                  3
   Number of port bits:             28
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 29
     BitwisePG                       9
     BlackCell                       4
     GrayCell                        8
     XorGate                         8

   Area for cell type \BitwisePG is unknown!
   Area for cell type \BlackCell is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== unsignedBrentKungAdder36bit ===

   Number of wires:                183
   Number of wire bits:            289
   Number of public wires:         183
   Number of public wire bits:     289
   Number of ports:                  3
   Number of port bits:            109
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                135
     BitwisePG                      36
     BlackCell                      29
     GrayCell                       35
     XorGate                        35

   Area for cell type \BitwisePG is unknown!
   Area for cell type \BlackCell is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== HalfAdder ===

   Number of wires:                  4
   Number of wire bits:              4
   Number of public wires:           4
   Number of public wire bits:       4
   Number of ports:                  4
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     AND2x2_ASAP7_75t_R              1
     XOR2xp5_ASAP7_75t_R             1

   Chip area for module '\HalfAdder': 0.218700
     of which used for sequential elements: 0.000000 (0.00%)

=== unsignedBrentKungAdder6bit ===

   Number of wires:                 29
   Number of wire bits:             45
   Number of public wires:          29
   Number of public wire bits:      45
   Number of ports:                  3
   Number of port bits:             19
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 18
     BitwisePG                       6
     BlackCell                       2
     GrayCell                        5
     XorGate                         5

   Area for cell type \BitwisePG is unknown!
   Area for cell type \BlackCell is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== FullAdder ===

   Number of wires:                  7
   Number of wire bits:              7
   Number of public wires:           7
   Number of public wire bits:       7
   Number of ports:                  5
   Number of port bits:              5
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     MAJx2_ASAP7_75t_R               1
     NAND3xp33_ASAP7_75t_R           1
     NOR3xp33_ASAP7_75t_R            1
     OAI21xp33_ASAP7_75t_R           1

   Chip area for module '\FullAdder': 0.349920
     of which used for sequential elements: 0.000000 (0.00%)

=== NR_16_16 ===

   Number of wires:                673
   Number of wire bits:            734
   Number of public wires:         673
   Number of public wire bits:     734
   Number of ports:                  3
   Number of port bits:             64
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                467
     AndGate                       256
     FullAdder                     195
     HalfAdder                      15
     unsignedBrentKungAdder30bit      1

   Area for cell type \AndGate is unknown!
   Area for cell type \FullAdder is unknown!
   Area for cell type \HalfAdder is unknown!
   Area for cell type \unsignedBrentKungAdder30bit is unknown!

=== unsignedBrentKungAdder23bit ===

   Number of wires:                123
   Number of wire bits:            190
   Number of public wires:         123
   Number of public wire bits:     190
   Number of ports:                  3
   Number of port bits:             70
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 82
     BitwisePG                      23
     BlackCell                      15
     GrayCell                       22
     XorGate                        22

   Area for cell type \BitwisePG is unknown!
   Area for cell type \BlackCell is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== NR_28_4 ===

   Number of wires:                223
   Number of wire bits:            284
   Number of public wires:         223
   Number of public wire bits:     284
   Number of ports:                  3
   Number of port bits:             64
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                167
     AndGate                       112
     FullAdder                      51
     HalfAdder                       3
     unsignedBrentKungAdder30bit      1

   Area for cell type \AndGate is unknown!
   Area for cell type \FullAdder is unknown!
   Area for cell type \HalfAdder is unknown!
   Area for cell type \unsignedBrentKungAdder30bit is unknown!

=== customAdder6_1 ===

   Number of wires:                  3
   Number of wire bits:             18
   Number of public wires:           3
   Number of public wire bits:      18
   Number of ports:                  3
   Number of port bits:             18
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder6bit      1

   Area for cell type \unsignedBrentKungAdder6bit is unknown!

=== AndGate ===

   Number of wires:                  3
   Number of wire bits:              3
   Number of public wires:           3
   Number of public wire bits:       3
   Number of ports:                  3
   Number of port bits:              3
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     AND2x2_ASAP7_75t_R              1

   Chip area for module '\AndGate': 0.087480
     of which used for sequential elements: 0.000000 (0.00%)

=== NR_7_16 ===

   Number of wires:                265
   Number of wire bits:            308
   Number of public wires:         265
   Number of public wire bits:     308
   Number of ports:                  3
   Number of port bits:             46
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                188
     AndGate                       112
     FullAdder                      69
     HalfAdder                       6
     unsignedBrentKungAdder21bit      1

   Area for cell type \AndGate is unknown!
   Area for cell type \FullAdder is unknown!
   Area for cell type \HalfAdder is unknown!
   Area for cell type \unsignedBrentKungAdder21bit is unknown!

=== unsignedBrentKungAdder30bit ===

   Number of wires:                165
   Number of wire bits:            253
   Number of public wires:         165
   Number of public wire bits:     253
   Number of ports:                  3
   Number of port bits:             91
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                110
     BitwisePG                      30
     BlackCell                      22
     GrayCell                       29
     XorGate                        29

   Area for cell type \BitwisePG is unknown!
   Area for cell type \BlackCell is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== NR_4_4 ===

   Number of wires:                 31
   Number of wire bits:             44
   Number of public wires:          31
   Number of public wire bits:      44
   Number of ports:                  3
   Number of port bits:             16
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 23
     AndGate                        16
     FullAdder                       3
     HalfAdder                       3
     unsignedBrentKungAdder6bit      1

   Area for cell type \AndGate is unknown!
   Area for cell type \FullAdder is unknown!
   Area for cell type \HalfAdder is unknown!
   Area for cell type \unsignedBrentKungAdder6bit is unknown!

=== NR_2_2 ===

   Number of wires:                  7
   Number of wire bits:             12
   Number of public wires:           7
   Number of public wire bits:      12
   Number of ports:                  3
   Number of port bits:              8
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     AndGate                         4
     unsignedBrentKungAdder1bit      1

   Area for cell type \AndGate is unknown!
   Area for cell type \unsignedBrentKungAdder1bit is unknown!

=== unsignedBrentKungAdder1bit ===

   Number of wires:                  3
   Number of wire bits:              4
   Number of public wires:           3
   Number of public wire bits:       4
   Number of ports:                  3
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     AND2x2_ASAP7_75t_R              1
     XOR2xp5_ASAP7_75t_R             1

   Chip area for module '\unsignedBrentKungAdder1bit': 0.218700
     of which used for sequential elements: 0.000000 (0.00%)

=== NR_4_1 ===

   Number of wires:                  3
   Number of wire bits:              9
   Number of public wires:           3
   Number of public wire bits:       9
   Number of ports:                  3
   Number of port bits:              9
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     AND2x2_ASAP7_75t_R              4

   Chip area for module '\NR_4_1': 0.349920
     of which used for sequential elements: 0.000000 (0.00%)

=== NR_1_1 ===

   Number of wires:                  3
   Number of wire bits:              3
   Number of public wires:           3
   Number of public wire bits:       3
   Number of ports:                  3
   Number of port bits:              3
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     AND2x2_ASAP7_75t_R              1

   Chip area for module '\NR_1_1': 0.087480
     of which used for sequential elements: 0.000000 (0.00%)

=== NR_16_7 ===

   Number of wires:                265
   Number of wire bits:            308
   Number of public wires:         265
   Number of public wire bits:     308
   Number of ports:                  3
   Number of port bits:             46
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                188
     AndGate                       112
     FullAdder                      69
     HalfAdder                       6
     unsignedBrentKungAdder21bit      1

   Area for cell type \AndGate is unknown!
   Area for cell type \FullAdder is unknown!
   Area for cell type \HalfAdder is unknown!
   Area for cell type \unsignedBrentKungAdder21bit is unknown!

=== NR_23_5 ===

   Number of wires:                250
   Number of wire bits:            303
   Number of public wires:         250
   Number of public wire bits:     303
   Number of ports:                  3
   Number of port bits:             56
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                182
     AndGate                       115
     FullAdder                      62
     HalfAdder                       4
     unsignedBrentKungAdder26bit      1

   Area for cell type \AndGate is unknown!
   Area for cell type \FullAdder is unknown!
   Area for cell type \HalfAdder is unknown!
   Area for cell type \unsignedBrentKungAdder26bit is unknown!

=== NR_5_23 ===

   Number of wires:                250
   Number of wire bits:            303
   Number of public wires:         250
   Number of public wire bits:     303
   Number of ports:                  3
   Number of port bits:             56
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                182
     AndGate                       115
     FullAdder                      62
     HalfAdder                       4
     unsignedBrentKungAdder26bit      1

   Area for cell type \AndGate is unknown!
   Area for cell type \FullAdder is unknown!
   Area for cell type \HalfAdder is unknown!
   Area for cell type \unsignedBrentKungAdder26bit is unknown!

=== NR_4_28 ===

   Number of wires:                223
   Number of wire bits:            284
   Number of public wires:         223
   Number of public wire bits:     284
   Number of ports:                  3
   Number of port bits:             64
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                167
     AndGate                       112
     FullAdder                      51
     HalfAdder                       3
     unsignedBrentKungAdder30bit      1

   Area for cell type \AndGate is unknown!
   Area for cell type \FullAdder is unknown!
   Area for cell type \HalfAdder is unknown!
   Area for cell type \unsignedBrentKungAdder30bit is unknown!

=== unsignedBrentKungAdder12bit ===

   Number of wires:                 63
   Number of wire bits:             97
   Number of public wires:          63
   Number of public wire bits:      97
   Number of ports:                  3
   Number of port bits:             37
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 41
     BitwisePG                      12
     BlackCell                       7
     GrayCell                       11
     XorGate                        11

   Area for cell type \BitwisePG is unknown!
   Area for cell type \BlackCell is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== unsignedBrentKungAdder21bit ===

   Number of wires:                113
   Number of wire bits:            174
   Number of public wires:         113
   Number of public wire bits:     174
   Number of ports:                  3
   Number of port bits:             64
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 75
     BitwisePG                      21
     BlackCell                      14
     GrayCell                       20
     XorGate                        20

   Area for cell type \BitwisePG is unknown!
   Area for cell type \BlackCell is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== NR_7_7 ===

   Number of wires:                112
   Number of wire bits:            137
   Number of public wires:         112
   Number of public wire bits:     137
   Number of ports:                  3
   Number of port bits:             28
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 80
     AndGate                        49
     FullAdder                      24
     HalfAdder                       6
     unsignedBrentKungAdder12bit      1

   Area for cell type \AndGate is unknown!
   Area for cell type \FullAdder is unknown!
   Area for cell type \HalfAdder is unknown!
   Area for cell type \unsignedBrentKungAdder12bit is unknown!

=== unsignedBrentKungAdder26bit ===

   Number of wires:                143
   Number of wire bits:            219
   Number of public wires:         143
   Number of public wire bits:     219
   Number of ports:                  3
   Number of port bits:             79
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 95
     BitwisePG                      26
     BlackCell                      19
     GrayCell                       25
     XorGate                        25

   Area for cell type \BitwisePG is unknown!
   Area for cell type \BlackCell is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== NR_1_4 ===

   Number of wires:                  3
   Number of wire bits:              9
   Number of public wires:           3
   Number of public wire bits:       9
   Number of ports:                  3
   Number of port bits:              9
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     AND2x2_ASAP7_75t_R              4

   Chip area for module '\NR_1_4': 0.349920
     of which used for sequential elements: 0.000000 (0.00%)

=== design hierarchy ===

   multiplier32bit_23                1
     NR_28_4                         1
       AndGate                     112
       FullAdder                    51
       HalfAdder                     3
       unsignedBrentKungAdder30bit      1
         BitwisePG                  30
         BlackCell                  22
         GrayCell                   29
         XorGate                    29
     NR_4_28                         1
       AndGate                     112
       FullAdder                    51
       HalfAdder                     3
       unsignedBrentKungAdder30bit      1
         BitwisePG                  30
         BlackCell                  22
         GrayCell                   29
         XorGate                    29
     customAdder32_0                 1
       unsignedBrentKungAdder32bit      1
         BitwisePG                  32
         BlackCell                  26
         GrayCell                   31
         XorGate                    31
     customAdder36_3                 1
       unsignedBrentKungAdder36bit      1
         BitwisePG                  36
         BlackCell                  29
         GrayCell                   35
         XorGate                    35
     rr_28x28_8                      1
       NR_23_5                       1
         AndGate                   115
         FullAdder                  62
         HalfAdder                   4
         unsignedBrentKungAdder26bit      1
           BitwisePG                26
           BlackCell                19
           GrayCell                 25
           XorGate                  25
       NR_5_23                       1
         AndGate                   115
         FullAdder                  62
         HalfAdder                   4
         unsignedBrentKungAdder26bit      1
           BitwisePG                26
           BlackCell                19
           GrayCell                 25
           XorGate                  25
       customAdder28_0               1
         unsignedBrentKungAdder28bit      1
           BitwisePG                28
           BlackCell                21
           GrayCell                 27
           XorGate                  27
       customAdder33_4               1
         unsignedBrentKungAdder33bit      1
           BitwisePG                33
           BlackCell                26
           GrayCell                 32
           XorGate                  32
       rr_23x23_16                   1
         NR_16_16                    1
           AndGate                 256
           FullAdder               195
           HalfAdder                15
           unsignedBrentKungAdder30bit      1
             BitwisePG              30
             BlackCell              22
             GrayCell               29
             XorGate                29
         NR_16_7                     1
           AndGate                 112
           FullAdder                69
           HalfAdder                 6
           unsignedBrentKungAdder21bit      1
             BitwisePG              21
             BlackCell              14
             GrayCell               20
             XorGate                20
         NR_7_16                     1
           AndGate                 112
           FullAdder                69
           HalfAdder                 6
           unsignedBrentKungAdder21bit      1
             BitwisePG              21
             BlackCell              14
             GrayCell               20
             XorGate                20
         NR_7_7                      1
           AndGate                  49
           FullAdder                24
           HalfAdder                 6
           unsignedBrentKungAdder12bit      1
             BitwisePG              12
             BlackCell               7
             GrayCell               11
             XorGate                11
         customAdder23_0             1
           unsignedBrentKungAdder23bit      1
             BitwisePG              23
             BlackCell              15
             GrayCell               22
             XorGate                22
         customAdder39_15            1
           unsignedBrentKungAdder39bit      1
             BitwisePG              39
             BlackCell              30
             GrayCell               38
             XorGate                38
       rr_5x5_9                      1
         NR_1_1                      1
         NR_1_4                      1
         NR_4_1                      1
         NR_4_4                      1
           AndGate                  16
           FullAdder                 3
           HalfAdder                 3
           unsignedBrentKungAdder6bit      1
             BitwisePG               6
             BlackCell               2
             GrayCell                5
             XorGate                 5
         customAdder4_0              1
           unsignedBrentKungAdder4bit      1
             BitwisePG               4
             BlackCell               1
             GrayCell                3
             XorGate                 3
         customAdder9_4              1
           unsignedBrentKungAdder9bit      1
             BitwisePG               9
             BlackCell               4
             GrayCell                8
             XorGate                 8
     rr_4x4_1                        1
       NR_2_2                        4
         AndGate                     4
         unsignedBrentKungAdder1bit      1
       customAdder4_0                1
         unsignedBrentKungAdder4bit      1
           BitwisePG                 4
           BlackCell                 1
           GrayCell                  3
           XorGate                   3
       customAdder6_1                1
         unsignedBrentKungAdder6bit      1
           BitwisePG                 6
           BlackCell                 2
           GrayCell                  5
           XorGate                   5

   Number of wires:              18629
   Number of wire bits:          22189
   Number of public wires:       18629
   Number of public wire bits:   22189
   Number of ports:              12953
   Number of port bits:          15560
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               5694
     AND2x2_ASAP7_75t_R           1790
     AO21x1_ASAP7_75t_R            693
     MAJx2_ASAP7_75t_R             586
     NAND3xp33_ASAP7_75t_R         586
     NOR3xp33_ASAP7_75t_R          586
     OAI21xp33_ASAP7_75t_R         586
     XOR2xp5_ASAP7_75t_R           867

   Chip area for top module '\multiplier32bit_23': 536.033700
     of which used for sequential elements: 0.000000 (0.00%)

Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Combinational          2.02e-04   2.56e-04   4.79e-07   4.58e-04 100.0%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.02e-04   2.56e-04   4.79e-07   4.58e-04 100.0%
                          44.0%      55.9%       0.1%
Startpoint: B[0] (input port clocked by clk)
Endpoint: P[63] (output port clocked by clk)
Path Group: clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 v input external delay
 122.15  122.15 v B[0] (in)
  68.89  191.04 v M4/M4/M2/uut5/_0_/Y (AND2x2_ASAP7_75t_R)
  35.28  226.32 v M4/M4/M2/uut124/_2_/Y (MAJx2_ASAP7_75t_R)
  32.69  259.02 ^ M4/M4/M2/uut124/_5_/Y (OAI21xp33_ASAP7_75t_R)
  35.17  294.18 ^ M4/M4/M2/uut153/_2_/Y (MAJx2_ASAP7_75t_R)
  26.10  320.28 v M4/M4/M2/uut153/_5_/Y (OAI21xp33_ASAP7_75t_R)
  38.05  358.32 v M4/M4/M2/uut171/_2_/Y (MAJx2_ASAP7_75t_R)
  26.90  385.22 ^ M4/M4/M2/uut171/_5_/Y (OAI21xp33_ASAP7_75t_R)
  42.41  427.63 ^ M4/M4/M2/uut187/uut4/P\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
  29.46  457.09 ^ M4/M4/M2/uut187/uut23/P\\AND2x2_ASAP7_75t_R/Y (AND2x2_ASAP7_75t_R)
  22.46  479.55 ^ M4/M4/M2/uut187/uut41/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  31.86  511.41 ^ M4/M4/M2/uut187/uut60/Y\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
  27.68  539.09 v M4/M4/adder1/adder_module/uut7/P\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
  29.52  568.61 v M4/M4/adder1/adder_module/uut26/P\\AND2x2_ASAP7_75t_R/Y (AND2x2_ASAP7_75t_R)
  19.53  588.15 v M4/M4/adder1/adder_module/uut35/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  31.10  619.24 v M4/M4/adder1/adder_module/uut39/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  29.35  648.60 v M4/M4/adder1/adder_module/uut45/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  24.00  672.60 v M4/M4/adder1/adder_module/uut53/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  24.10  696.70 v M4/M4/adder1/adder_module/uut70/Y\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
  30.26  726.96 v M4/M4/adder2/adder_module/uut11/P\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
  30.78  757.74 v M4/M4/adder2/adder_module/uut44/P\\AND2x2_ASAP7_75t_R/Y (AND2x2_ASAP7_75t_R)
  30.71  788.45 v M4/M4/adder2/adder_module/uut39/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  25.14  813.59 v M4/M4/adder2/adder_module/uut88/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  28.46  842.05 v M4/M4/adder2/adder_module/uut45/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  26.97  869.02 v M4/M4/adder2/adder_module/uut89/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  25.60  894.62 v M4/M4/adder2/adder_module/uut46/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  23.78  918.40 v M4/M4/adder2/adder_module/uut61/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  21.27  939.67 v M4/M4/adder2/adder_module/uut68/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  32.94  972.60 v M4/M4/adder2/adder_module/uut71/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  34.35 1006.95 v M4/M4/adder2/adder_module/uut74/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  28.43 1035.38 v M4/M4/adder2/adder_module/uut84/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  23.97 1059.35 v M4/M4/adder2/adder_module/uut100/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  23.81 1083.16 v M4/M4/adder2/adder_module/uut133/Y\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
  30.53 1113.69 v M4/adder2/adder_module/uut11/P\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
  30.69 1144.38 v M4/adder2/adder_module/uut38/P\\AND2x2_ASAP7_75t_R/Y (AND2x2_ASAP7_75t_R)
  30.68 1175.06 v M4/adder2/adder_module/uut33/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  26.91 1201.96 v M4/adder2/adder_module/uut51/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  21.60 1223.56 v M4/adder2/adder_module/uut58/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  32.94 1256.50 v M4/adder2/adder_module/uut61/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  34.35 1290.85 v M4/adder2/adder_module/uut64/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  30.44 1321.29 v M4/adder2/adder_module/uut67/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  27.35 1348.64 v M4/adder2/adder_module/uut74/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  23.94 1372.58 v M4/adder2/adder_module/uut89/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  22.20 1394.78 ^ M4/adder2/adder_module/uut121/Y\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
  39.31 1434.08 ^ adder2/adder_module/uut26/P\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
  28.97 1463.05 ^ adder2/adder_module/uut49/P\\AND2x2_ASAP7_75t_R/Y (AND2x2_ASAP7_75t_R)
  20.28 1483.33 ^ adder2/adder_module/uut60/P\\AND2x2_ASAP7_75t_R/Y (AND2x2_ASAP7_75t_R)
  20.19 1503.52 ^ adder2/adder_module/uut66/P\\AND2x2_ASAP7_75t_R/Y (AND2x2_ASAP7_75t_R)
  18.71 1522.23 ^ adder2/adder_module/uut68/P\\AND2x2_ASAP7_75t_R/Y (AND2x2_ASAP7_75t_R)
  26.10 1548.34 ^ adder2/adder_module/uut69/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  24.94 1573.27 ^ adder2/adder_module/uut82/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  20.80 1594.08 ^ adder2/adder_module/uut99/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  38.31 1632.39 ^ adder2/adder_module/uut134/Y\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
   0.00 1632.39 ^ P[63] (out)
        1632.39   data arrival time

10000.00 10000.00   clock clk (rise edge)
   0.00 10000.00   clock network delay (ideal)
   0.00 10000.00   clock reconvergence pessimism
   0.00 10000.00   output external delay
        10000.00   data required time
---------------------------------------------------------
        10000.00   data required time
        -1632.39   data arrival time
---------------------------------------------------------
        8367.61   slack (MET)


