# TODO

## MVP
- [ ] Target specs
    - 8-bit data IO
    - >8 bytes addressable RAM
    - 4KHz input clock
- [ ] Recursive instructions
- [ ] Automatic A/B registering
- [ ] Good docs

### Nice-to-Haves'
- [ ] Works at higher clock speeds (aim for 1MHz)
- [ ] Selected address always output on `uo_out` pins
- [ ] Works on FPGA

## PRIORITY
- [ ] Create modular addresable memory (to see if 4 or 5 bits is needed)
    - Use parameters and `generate` if possible
    - [ ] 4-bit address input
    - [ ] 8-bit data input
    - [ ] Account for clock cycle delays
- [ ] 4-bit instruction input

## BACKLOG

## OPTIONAL

### Ideas
- [ ] Signed/unsigned instruction flag
- [ ] Done flag


## RETIRED

## REVISIT