================================================================
== Vitis HLS Report for 'dot_prod'
================================================================
* Date:           Tue Oct 15 00:14:37 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        dot_prod
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing:
    * Summary:
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.920 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency:
    * Summary:
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2779|     2779|  11.116 us|  11.116 us|  2780|  2780|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail:
        * Instance:
        +----------------------------------------------+-----------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                              |                                   |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |                   Instance                   |               Module              |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +----------------------------------------------+-----------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_dot_prod_Pipeline_VITIS_LOOP_36_1_fu_124  |dot_prod_Pipeline_VITIS_LOOP_36_1  |     2636|     2636|  10.544 us|  10.544 us|  2636|  2636|       no|
        +----------------------------------------------+-----------------------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop:
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary:
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       10|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |       30|    48|     6505|     4076|    0|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      955|    -|
|Register             |        -|     -|      434|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |       30|    48|     6939|     5041|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        2|     2|       ~0|        1|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       ~0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail:
    * Instance:
    +----------------------------------------------+-----------------------------------+---------+----+------+------+-----+
    |                   Instance                   |               Module              | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +----------------------------------------------+-----------------------------------+---------+----+------+------+-----+
    |control_s_axi_U                               |control_s_axi                      |        0|   0|   291|   490|    0|
    |grp_dot_prod_Pipeline_VITIS_LOOP_36_1_fu_124  |dot_prod_Pipeline_VITIS_LOOP_36_1  |        0|  48|  4799|  2001|    0|
    |gmem_m_axi_U                                  |gmem_m_axi                         |       30|   0|  1415|  1585|    0|
    +----------------------------------------------+-----------------------------------+---------+----+------+------+-----+
    |Total                                         |                                   |       30|  48|  6505|  4076|    0|
    +----------------------------------------------+-----------------------------------+---------+----+------+------+-----+

    * DSP:
    N/A

    * Memory:
    N/A

    * FIFO:
    N/A

    * Expression:
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |ap_ext_blocking_cur_n  |       and|   0|  0|   2|           1|           1|
    |ap_ext_blocking_n      |       and|   0|  0|   2|           1|           1|
    |ap_int_blocking_n      |       and|   0|  0|   2|           1|           2|
    |ap_str_blocking_n      |       and|   0|  0|   2|           1|           2|
    |ap_block_state1        |        or|   0|  0|   2|           1|           1|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0|  10|           5|           7|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer:
    +---------------+-----+-----------+-----+-----------+
    |      Name     | LUT | Input Size| Bits| Total Bits|
    +---------------+-----+-----------+-----+-----------+
    |ap_NS_fsm      |  764|        145|    1|        145|
    |ap_done        |    9|          2|    1|          2|
    |gmem_ARADDR    |   14|          3|   64|        192|
    |gmem_ARBURST   |    9|          2|    2|          4|
    |gmem_ARCACHE   |    9|          2|    4|          8|
    |gmem_ARID      |    9|          2|    1|          2|
    |gmem_ARLEN     |   14|          3|   32|         96|
    |gmem_ARLOCK    |    9|          2|    2|          4|
    |gmem_ARPROT    |    9|          2|    3|          6|
    |gmem_ARQOS     |    9|          2|    4|          8|
    |gmem_ARREGION  |    9|          2|    4|          8|
    |gmem_ARSIZE    |    9|          2|    3|          6|
    |gmem_ARUSER    |    9|          2|    1|          2|
    |gmem_ARVALID   |   14|          3|    1|          3|
    |gmem_RREADY    |   14|          3|    1|          3|
    |gmem_blk_n_AR  |    9|          2|    1|          2|
    |gmem_blk_n_AW  |    9|          2|    1|          2|
    |gmem_blk_n_B   |    9|          2|    1|          2|
    |gmem_blk_n_R   |    9|          2|    1|          2|
    |gmem_blk_n_W   |    9|          2|    1|          2|
    +---------------+-----+-----------+-----+-----------+
    |Total          |  955|        187|  129|        499|
    +---------------+-----+-----------+-----+-----------+

    * Register:
    +-----------------------------------------------------------+-----+----+-----+-----------+
    |                            Name                           |  FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                                                  |  144|   0|  144|          0|
    |ap_done_reg                                                |    1|   0|    1|          0|
    |ap_ext_blocking_n_reg                                      |    1|   0|    1|          0|
    |ap_int_blocking_n_reg                                      |    1|   0|    1|          0|
    |ap_rst_n_inv                                               |    1|   0|    1|          0|
    |ap_rst_reg_1                                               |    1|   0|    1|          0|
    |ap_rst_reg_2                                               |    1|   0|    1|          0|
    |ap_str_blocking_n_reg                                      |    1|   0|    1|          0|
    |gmem_addr_reg_187                                          |   64|   0|   64|          0|
    |grp_dot_prod_Pipeline_VITIS_LOOP_36_1_fu_124_ap_start_reg  |    1|   0|    1|          0|
    |trunc_ln53_1_reg_182                                       |   58|   0|   58|          0|
    |trunc_ln53_reg_194                                         |   32|   0|   32|          0|
    |vec_a_read_reg_171                                         |   64|   0|   64|          0|
    |vec_b_read_reg_166                                         |   64|   0|   64|          0|
    +-----------------------------------------------------------+-----+----+-----+-----------+
    |Total                                                      |  434|   0|  434|          0|
    +-----------------------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary:
+-----------------------+-----+-----+---------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|    Protocol   | Source Object|    C Type    |
+-----------------------+-----+-----+---------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_AWREADY  |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_AWADDR   |   in|    6|          s_axi|       control|        scalar|
|s_axi_control_WVALID   |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_WREADY   |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_WDATA    |   in|   32|          s_axi|       control|        scalar|
|s_axi_control_WSTRB    |   in|    4|          s_axi|       control|        scalar|
|s_axi_control_ARVALID  |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_ARREADY  |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_ARADDR   |   in|    6|          s_axi|       control|        scalar|
|s_axi_control_RVALID   |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_RREADY   |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_RDATA    |  out|   32|          s_axi|       control|        scalar|
|s_axi_control_RRESP    |  out|    2|          s_axi|       control|        scalar|
|s_axi_control_BVALID   |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_BREADY   |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_BRESP    |  out|    2|          s_axi|       control|        scalar|
|ap_local_block         |  out|    1|  ap_ctrl_chain|      dot_prod|  return value|
|ap_clk                 |   in|    1|  ap_ctrl_chain|      dot_prod|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_chain|      dot_prod|  return value|
|event_done             |  out|    1|  ap_ctrl_chain|      dot_prod|  return value|
|interrupt              |  out|    1|  ap_ctrl_chain|      dot_prod|  return value|
|event_start            |  out|    1|  ap_ctrl_chain|      dot_prod|  return value|
|stall_start_ext        |  out|    1|  ap_ctrl_chain|      dot_prod|  return value|
|stall_done_ext         |  out|    1|  ap_ctrl_chain|      dot_prod|  return value|
|stall_start_str        |  out|    1|  ap_ctrl_chain|      dot_prod|  return value|
|stall_done_str         |  out|    1|  ap_ctrl_chain|      dot_prod|  return value|
|stall_start_int        |  out|    1|  ap_ctrl_chain|      dot_prod|  return value|
|stall_done_int         |  out|    1|  ap_ctrl_chain|      dot_prod|  return value|
|m_axi_gmem_AWVALID     |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWREADY     |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWADDR      |  out|   64|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWID        |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWLEN       |  out|    8|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWSIZE      |  out|    3|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWBURST     |  out|    2|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWLOCK      |  out|    2|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWCACHE     |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWPROT      |  out|    3|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWQOS       |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWREGION    |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWUSER      |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_WVALID      |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_WREADY      |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_WDATA       |  out|  512|          m_axi|          gmem|       pointer|
|m_axi_gmem_WSTRB       |  out|   64|          m_axi|          gmem|       pointer|
|m_axi_gmem_WLAST       |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_WID         |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_WUSER       |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARVALID     |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARREADY     |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARADDR      |  out|   64|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARID        |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARLEN       |  out|    8|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARSIZE      |  out|    3|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARBURST     |  out|    2|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARLOCK      |  out|    2|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARCACHE     |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARPROT      |  out|    3|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARQOS       |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARREGION    |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARUSER      |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_RVALID      |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_RREADY      |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_RDATA       |   in|  512|          m_axi|          gmem|       pointer|
|m_axi_gmem_RLAST       |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_RID         |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_RUSER       |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_RRESP       |   in|    2|          m_axi|          gmem|       pointer|
|m_axi_gmem_BVALID      |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_BREADY      |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_BRESP       |   in|    2|          m_axi|          gmem|       pointer|
|m_axi_gmem_BID         |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_BUSER       |   in|    1|          m_axi|          gmem|       pointer|
+-----------------------+-----+-----+---------------+--------------+--------------+
