// Seed: 1873611771
module module_0 #(
    parameter id_7 = 32'd54,
    parameter id_9 = 32'd30
) (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_5, \id_6 , _id_7, id_8, _id_9;
  assign id_9 = \id_6 ;
  wire [1 : id_7  .  id_9] id_10;
endmodule
module module_1 (
    id_1
);
  inout wire id_1;
  logic id_2 = -1 + -1;
  assign id_2 = -1 == id_1;
  always_comb if (-1'b0) id_2 <= 1;
  assign id_2 = id_2;
  wire id_3;
  assign id_3 = id_2;
  wire id_4;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_4,
      id_3
  );
endmodule
