{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1574199223036 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1574199223036 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DE10Nano_System 5CSEBA6U23I7 " "Selected device 5CSEBA6U23I7 for design \"DE10Nano_System\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1574199223041 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1574199223081 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1574199223081 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1574199223423 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1574199223438 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1574199223561 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1574199223572 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "69 69 " "No exact pin location assignment(s) for 69 pins of 69 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1574199223720 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1574199232388 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk~inputCLKENA0 148 global CLKCTRL_G10 " "clk~inputCLKENA0 with 148 fanout uses global clock CLKCTRL_G10" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1574199232528 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1574199232528 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1574199232528 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1574199232536 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1574199232537 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1574199232537 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1574199232538 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1574199232538 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1574199232539 ""}
{ "Info" "ISTA_SDC_FOUND" "DE10Nano_System.sdc " "Reading SDC File: 'DE10Nano_System.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1574199233231 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 6 FPGA_CLK1_50 port " "Ignored filter at DE10Nano_System.sdc(6): FPGA_CLK1_50 could not be matched with a port" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 6 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1574199233233 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE10Nano_System.sdc 6 Argument <targets> is an empty collection " "Ignored create_clock at DE10Nano_System.sdc(6): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"50.0 MHz\"  \[get_ports FPGA_CLK1_50\] " "create_clock -period \"50.0 MHz\"  \[get_ports FPGA_CLK1_50\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 6 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574199233233 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 6 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574199233233 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 7 FPGA_CLK2_50 port " "Ignored filter at DE10Nano_System.sdc(7): FPGA_CLK2_50 could not be matched with a port" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 7 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1574199233233 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE10Nano_System.sdc 7 Argument <targets> is an empty collection " "Ignored create_clock at DE10Nano_System.sdc(7): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"50.0 MHz\"  \[get_ports FPGA_CLK2_50\] " "create_clock -period \"50.0 MHz\"  \[get_ports FPGA_CLK2_50\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 7 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574199233233 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 7 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574199233233 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 8 FPGA_CLK3_50 port " "Ignored filter at DE10Nano_System.sdc(8): FPGA_CLK3_50 could not be matched with a port" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 8 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1574199233234 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE10Nano_System.sdc 8 Argument <targets> is an empty collection " "Ignored create_clock at DE10Nano_System.sdc(8): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"50.0 MHz\"  \[get_ports FPGA_CLK3_50\] " "create_clock -period \"50.0 MHz\"  \[get_ports FPGA_CLK3_50\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 8 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574199233234 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 8 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574199233234 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 9 HPS_I2C1_SCLK port " "Ignored filter at DE10Nano_System.sdc(9): HPS_I2C1_SCLK could not be matched with a port" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1574199233234 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE10Nano_System.sdc 9 Argument <targets> is an empty collection " "Ignored create_clock at DE10Nano_System.sdc(9): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"400.0 kHz\" \[get_ports HPS_I2C1_SCLK\] " "create_clock -period \"400.0 kHz\" \[get_ports HPS_I2C1_SCLK\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574199233234 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574199233234 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 12 HPS_ENET_RX_CLK port " "Ignored filter at DE10Nano_System.sdc(12): HPS_ENET_RX_CLK could not be matched with a port" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 12 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1574199233234 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE10Nano_System.sdc 12 Argument <targets> is an empty collection " "Ignored create_clock at DE10Nano_System.sdc(12): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"125.0 MHz\" \[get_ports HPS_ENET_RX_CLK\] " "create_clock -period \"125.0 MHz\" \[get_ports HPS_ENET_RX_CLK\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 12 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574199233234 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 12 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574199233234 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 13 HPS_ENET_TX_CLK port " "Ignored filter at DE10Nano_System.sdc(13): HPS_ENET_TX_CLK could not be matched with a port" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 13 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1574199233234 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE10Nano_System.sdc 13 Argument <targets> is an empty collection " "Ignored create_clock at DE10Nano_System.sdc(13): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"125.0 MHz\" \[get_ports HPS_ENET_TX_CLK\] " "create_clock -period \"125.0 MHz\" \[get_ports HPS_ENET_TX_CLK\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 13 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574199233234 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 13 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574199233234 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 14 HPS_SD_CLK port " "Ignored filter at DE10Nano_System.sdc(14): HPS_SD_CLK could not be matched with a port" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1574199233234 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE10Nano_System.sdc 14 Argument <targets> is an empty collection " "Ignored create_clock at DE10Nano_System.sdc(14): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"50.0 MHz\"  \[get_ports HPS_SD_CLK\] " "create_clock -period \"50.0 MHz\"  \[get_ports HPS_SD_CLK\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574199233235 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574199233235 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 19 AD1939_MCLK port " "Ignored filter at DE10Nano_System.sdc(19): AD1939_MCLK could not be matched with a port" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 19 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1574199233235 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE10Nano_System.sdc 19 Argument <targets> is an empty collection " "Ignored create_clock at DE10Nano_System.sdc(19): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"12.288 MHz\" -waveform \{ 20.345 61.035 \} \[get_ports AD1939_MCLK\] " "create_clock -period \"12.288 MHz\" -waveform \{ 20.345 61.035 \} \[get_ports AD1939_MCLK\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 19 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574199233235 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 19 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574199233235 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 20 AD1939_ADC_ABCLK port " "Ignored filter at DE10Nano_System.sdc(20): AD1939_ADC_ABCLK could not be matched with a port" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 20 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1574199233235 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE10Nano_System.sdc 20 Argument <targets> is an empty collection " "Ignored create_clock at DE10Nano_System.sdc(20): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"12.288 MHz\" -waveform \{ 20.345 61.035 \} \[get_ports AD1939_ADC_ABCLK\]  " "create_clock -period \"12.288 MHz\" -waveform \{ 20.345 61.035 \} \[get_ports AD1939_ADC_ABCLK\] " {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 20 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574199233235 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 20 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574199233235 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 21 AD1939_ADC_ALRCLK port " "Ignored filter at DE10Nano_System.sdc(21): AD1939_ADC_ALRCLK could not be matched with a port" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 21 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1574199233235 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE10Nano_System.sdc 21 Argument <targets> is an empty collection " "Ignored create_clock at DE10Nano_System.sdc(21): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period  \"0.192 MHz\" \[get_ports AD1939_ADC_ALRCLK\] " "create_clock -period  \"0.192 MHz\" \[get_ports AD1939_ADC_ALRCLK\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 21 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574199233235 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 21 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574199233235 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 31 altera_reserved_tck port or pin or register or keeper or net or combinational node or node " "Ignored filter at DE10Nano_System.sdc(31): altera_reserved_tck could not be matched with a port or pin or register or keeper or net or combinational node or node" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 31 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1574199233236 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE10Nano_System.sdc 31 Argument <targets> is not an object ID " "Ignored create_clock at DE10Nano_System.sdc(31): Argument <targets> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{altera_reserved_tck\} -period 40 \{altera_reserved_tck\} " "create_clock -name \{altera_reserved_tck\} -period 40 \{altera_reserved_tck\}" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 31 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574199233236 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 31 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574199233236 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 32 altera_reserved_tdi port " "Ignored filter at DE10Nano_System.sdc(32): altera_reserved_tdi could not be matched with a port" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 32 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1574199233236 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 32 altera_reserved_tck clock " "Ignored filter at DE10Nano_System.sdc(32): altera_reserved_tck could not be matched with a clock" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 32 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1574199233236 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 32 Argument <targets> is an empty collection " "Ignored set_input_delay at DE10Nano_System.sdc(32): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay  -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tdi\] " "set_input_delay  -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tdi\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 32 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574199233236 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 32 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574199233236 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 32 Argument -clock is not an object ID " "Ignored set_input_delay at DE10Nano_System.sdc(32): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 32 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574199233236 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 33 altera_reserved_tms port " "Ignored filter at DE10Nano_System.sdc(33): altera_reserved_tms could not be matched with a port" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 33 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1574199233236 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 33 Argument <targets> is an empty collection " "Ignored set_input_delay at DE10Nano_System.sdc(33): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay  -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tms\] " "set_input_delay  -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tms\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 33 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574199233236 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 33 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574199233236 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 33 Argument -clock is not an object ID " "Ignored set_input_delay at DE10Nano_System.sdc(33): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 33 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574199233236 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 34 altera_reserved_tdo port " "Ignored filter at DE10Nano_System.sdc(34): altera_reserved_tdo could not be matched with a port" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 34 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1574199233237 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_System.sdc 34 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10Nano_System.sdc(34): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock altera_reserved_tck 3 \[get_ports altera_reserved_tdo\] " "set_output_delay -clock altera_reserved_tck 3 \[get_ports altera_reserved_tdo\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 34 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574199233237 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 34 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574199233237 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_System.sdc 34 Argument -clock is not an object ID " "Ignored set_output_delay at DE10Nano_System.sdc(34): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 34 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574199233237 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1574199233237 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 67 \$PLL_internal_clock clock " "Ignored filter at DE10Nano_System.sdc(67): \$PLL_internal_clock could not be matched with a clock" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 67 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1574199233237 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 67 \$data_plane_clock clock " "Ignored filter at DE10Nano_System.sdc(67): \$data_plane_clock could not be matched with a clock" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 67 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1574199233237 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 67 AD1939_ADC_ABCLK clock " "Ignored filter at DE10Nano_System.sdc(67): AD1939_ADC_ABCLK could not be matched with a clock" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 67 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1574199233237 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 67 AD1939_ADC_ALRCLK clock " "Ignored filter at DE10Nano_System.sdc(67): AD1939_ADC_ALRCLK could not be matched with a clock" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 67 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1574199233237 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 67 AD1939_MCLK clock " "Ignored filter at DE10Nano_System.sdc(67): AD1939_MCLK could not be matched with a clock" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 67 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1574199233237 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 67 virtual_data_input_clock clock " "Ignored filter at DE10Nano_System.sdc(67): virtual_data_input_clock could not be matched with a clock" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 67 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1574199233237 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 67 FPGA_CLK1_50 clock " "Ignored filter at DE10Nano_System.sdc(67): FPGA_CLK1_50 could not be matched with a clock" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 67 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1574199233237 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 67 FPGA_CLK2_50 clock " "Ignored filter at DE10Nano_System.sdc(67): FPGA_CLK2_50 could not be matched with a clock" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 67 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1574199233237 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 67 FPGA_CLK3_50 clock " "Ignored filter at DE10Nano_System.sdc(67): FPGA_CLK3_50 could not be matched with a clock" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 67 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1574199233237 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 67 altera_reserved_tck clock " "Ignored filter at DE10Nano_System.sdc(67): altera_reserved_tck could not be matched with a clock" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 67 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1574199233237 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 67 HPS_I2C1_SCLK clock " "Ignored filter at DE10Nano_System.sdc(67): HPS_I2C1_SCLK could not be matched with a clock" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 67 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1574199233237 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_groups DE10Nano_System.sdc 67 Argument -group with value  AD1939_MCLK  AD1939_ADC_ABCLK  AD1939_ADC_ALRCLK  \$data_plane_clock  \$PLL_internal_clock  virtual_data_input_clock   could not match any element of the following types: ( clk ) " "Ignored set_clock_groups at DE10Nano_System.sdc(67): Argument -group with value  AD1939_MCLK  AD1939_ADC_ABCLK  AD1939_ADC_ALRCLK  \$data_plane_clock  \$PLL_internal_clock  virtual_data_input_clock   could not match any element of the following types: ( clk )" { { "Info" "ISTA_SDC_COMMAND" "set_clock_groups -asynchronous \\\n                        -group \{ AD1939_MCLK \\\n                                 AD1939_ADC_ABCLK \\\n                                 AD1939_ADC_ALRCLK \\\n                                    \$data_plane_clock \\\n                                    \$PLL_internal_clock \\\n                                    virtual_data_input_clock \\\n                               \} \\\n                        -group \{ FPGA_CLK1_50 \\\n                                 FPGA_CLK2_50 \\\n                                    FPGA_CLK3_50 \\\n                               \} \\\n                        -group \{ altera_reserved_tck \} \\\n                        -group \{ HPS_I2C1_SCLK \}  " "set_clock_groups -asynchronous \\\n                        -group \{ AD1939_MCLK \\\n                                 AD1939_ADC_ABCLK \\\n                                 AD1939_ADC_ALRCLK \\\n                                    \$data_plane_clock \\\n                                    \$PLL_internal_clock \\\n                                    virtual_data_input_clock \\\n                               \} \\\n                        -group \{ FPGA_CLK1_50 \\\n                                 FPGA_CLK2_50 \\\n                                    FPGA_CLK3_50 \\\n                               \} \\\n                        -group \{ altera_reserved_tck \} \\\n                        -group \{ HPS_I2C1_SCLK \} " {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 67 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574199233238 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574199233238 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_groups DE10Nano_System.sdc 67 Argument -group with value  FPGA_CLK1_50  FPGA_CLK2_50  FPGA_CLK3_50   could not match any element of the following types: ( clk ) " "Ignored set_clock_groups at DE10Nano_System.sdc(67): Argument -group with value  FPGA_CLK1_50  FPGA_CLK2_50  FPGA_CLK3_50   could not match any element of the following types: ( clk )" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574199233238 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_groups DE10Nano_System.sdc 67 Argument -group with value  altera_reserved_tck  could not match any element of the following types: ( clk ) " "Ignored set_clock_groups at DE10Nano_System.sdc(67): Argument -group with value  altera_reserved_tck  could not match any element of the following types: ( clk )" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574199233238 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_groups DE10Nano_System.sdc 67 Argument -group with value  HPS_I2C1_SCLK  could not match any element of the following types: ( clk ) " "Ignored set_clock_groups at DE10Nano_System.sdc(67): Argument -group with value  HPS_I2C1_SCLK  could not match any element of the following types: ( clk )" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574199233238 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 110 AD1939_ADC_ABCLK clock " "Ignored filter at DE10Nano_System.sdc(110): AD1939_ADC_ABCLK could not be matched with a clock" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 110 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1574199233238 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 110 Argument <targets> is an empty collection " "Ignored set_input_delay at DE10Nano_System.sdc(110): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \{ AD1939_ADC_ABCLK \} -min \$mintime_bclk_in \[get_ports \{AD1939_ADC_ABCLK\}\] " "set_input_delay -clock \{ AD1939_ADC_ABCLK \} -min \$mintime_bclk_in \[get_ports \{AD1939_ADC_ABCLK\}\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 110 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574199233238 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 110 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574199233238 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 110 Argument -clock is not an object ID " "Ignored set_input_delay at DE10Nano_System.sdc(110): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 110 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574199233238 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 111 Argument <targets> is an empty collection " "Ignored set_input_delay at DE10Nano_System.sdc(111): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \{ AD1939_ADC_ABCLK \} -max \$maxtime_bclk_in \[get_ports \{AD1939_ADC_ABCLK\}\] " "set_input_delay -clock \{ AD1939_ADC_ABCLK \} -max \$maxtime_bclk_in \[get_ports \{AD1939_ADC_ABCLK\}\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 111 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574199233238 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 111 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574199233238 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 111 Argument -clock is not an object ID " "Ignored set_input_delay at DE10Nano_System.sdc(111): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 111 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574199233238 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 112 AD1939_ADC_ASDATA2 port " "Ignored filter at DE10Nano_System.sdc(112): AD1939_ADC_ASDATA2 could not be matched with a port" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 112 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1574199233238 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 112 Argument <targets> is an empty collection " "Ignored set_input_delay at DE10Nano_System.sdc(112): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \{ AD1939_ADC_ABCLK \} -min \$mintime_bclk_in \[get_ports \{AD1939_ADC_ASDATA2\}\] " "set_input_delay -clock \{ AD1939_ADC_ABCLK \} -min \$mintime_bclk_in \[get_ports \{AD1939_ADC_ASDATA2\}\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 112 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574199233238 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 112 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574199233238 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 112 Argument -clock is not an object ID " "Ignored set_input_delay at DE10Nano_System.sdc(112): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 112 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574199233238 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 113 Argument <targets> is an empty collection " "Ignored set_input_delay at DE10Nano_System.sdc(113): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \{ AD1939_ADC_ABCLK \} -max \$maxtime_bclk_in \[get_ports \{AD1939_ADC_ASDATA2\}\] " "set_input_delay -clock \{ AD1939_ADC_ABCLK \} -max \$maxtime_bclk_in \[get_ports \{AD1939_ADC_ASDATA2\}\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 113 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574199233239 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 113 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574199233239 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 113 Argument -clock is not an object ID " "Ignored set_input_delay at DE10Nano_System.sdc(113): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 113 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574199233239 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 114 AD1939_ADC_ALRCLK clock " "Ignored filter at DE10Nano_System.sdc(114): AD1939_ADC_ALRCLK could not be matched with a clock" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 114 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1574199233239 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 114 Argument <targets> is an empty collection " "Ignored set_input_delay at DE10Nano_System.sdc(114): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \{ AD1939_ADC_ALRCLK \} -min \$mintime_lrclk_in \[get_ports \{AD1939_ADC_ALRCLK\}\] " "set_input_delay -clock \{ AD1939_ADC_ALRCLK \} -min \$mintime_lrclk_in \[get_ports \{AD1939_ADC_ALRCLK\}\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 114 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574199233239 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 114 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574199233239 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 114 Argument -clock is not an object ID " "Ignored set_input_delay at DE10Nano_System.sdc(114): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 114 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574199233239 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 115 Argument <targets> is an empty collection " "Ignored set_input_delay at DE10Nano_System.sdc(115): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \{ AD1939_ADC_ALRCLK \} -max \$maxtime_lrclk_in \[get_ports \{AD1939_ADC_ALRCLK\}\] " "set_input_delay -clock \{ AD1939_ADC_ALRCLK \} -max \$maxtime_lrclk_in \[get_ports \{AD1939_ADC_ALRCLK\}\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 115 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574199233239 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 115 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574199233239 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 115 Argument -clock is not an object ID " "Ignored set_input_delay at DE10Nano_System.sdc(115): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 115 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574199233239 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 116 HPS_SPIM_MISO port " "Ignored filter at DE10Nano_System.sdc(116): HPS_SPIM_MISO could not be matched with a port" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 116 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1574199233239 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 116 u0\|hps\|fpga_interfaces\|peripheral_spim0\|sclk_out clock " "Ignored filter at DE10Nano_System.sdc(116): u0\|hps\|fpga_interfaces\|peripheral_spim0\|sclk_out could not be matched with a clock" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 116 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1574199233239 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 116 Argument <targets> is an empty collection " "Ignored set_input_delay at DE10Nano_System.sdc(116): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \{ u0\|hps\|fpga_interfaces\|peripheral_spim0\|sclk_out \} -min \$mintime_spiclk_in \[get_ports \{HPS_SPIM_MISO\}\] " "set_input_delay -clock \{ u0\|hps\|fpga_interfaces\|peripheral_spim0\|sclk_out \} -min \$mintime_spiclk_in \[get_ports \{HPS_SPIM_MISO\}\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 116 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574199233239 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 116 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574199233239 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 116 Argument -clock is not an object ID " "Ignored set_input_delay at DE10Nano_System.sdc(116): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 116 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574199233239 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 117 Argument <targets> is an empty collection " "Ignored set_input_delay at DE10Nano_System.sdc(117): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \{ u0\|hps\|fpga_interfaces\|peripheral_spim0\|sclk_out \} -max \$maxtime_spiclk_in \[get_ports \{HPS_SPIM_MISO\}\] " "set_input_delay -clock \{ u0\|hps\|fpga_interfaces\|peripheral_spim0\|sclk_out \} -max \$maxtime_spiclk_in \[get_ports \{HPS_SPIM_MISO\}\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 117 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574199233240 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 117 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574199233240 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 117 Argument -clock is not an object ID " "Ignored set_input_delay at DE10Nano_System.sdc(117): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 117 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574199233240 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 118 AD1939_spi_COUT port " "Ignored filter at DE10Nano_System.sdc(118): AD1939_spi_COUT could not be matched with a port" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 118 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1574199233240 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 118 Argument <targets> is an empty collection " "Ignored set_input_delay at DE10Nano_System.sdc(118): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \{ u0\|hps\|fpga_interfaces\|peripheral_spim0\|sclk_out \} -min \$mintime_spiclk_in \[get_ports \{AD1939_spi_COUT\}\] " "set_input_delay -clock \{ u0\|hps\|fpga_interfaces\|peripheral_spim0\|sclk_out \} -min \$mintime_spiclk_in \[get_ports \{AD1939_spi_COUT\}\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 118 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574199233240 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 118 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574199233240 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 118 Argument -clock is not an object ID " "Ignored set_input_delay at DE10Nano_System.sdc(118): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 118 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574199233240 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 119 Argument <targets> is an empty collection " "Ignored set_input_delay at DE10Nano_System.sdc(119): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \{ u0\|hps\|fpga_interfaces\|peripheral_spim0\|sclk_out \} -max \$maxtime_spiclk_in \[get_ports \{AD1939_spi_COUT\}\] " "set_input_delay -clock \{ u0\|hps\|fpga_interfaces\|peripheral_spim0\|sclk_out \} -max \$maxtime_spiclk_in \[get_ports \{AD1939_spi_COUT\}\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 119 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574199233240 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 119 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574199233240 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 119 Argument -clock is not an object ID " "Ignored set_input_delay at DE10Nano_System.sdc(119): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 119 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574199233240 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 120 Audio_Mini_SWITCHES\[*\] port " "Ignored filter at DE10Nano_System.sdc(120): Audio_Mini_SWITCHES\[*\] could not be matched with a port" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 120 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1574199233240 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 120 FPGA_CLK1_50 clock " "Ignored filter at DE10Nano_System.sdc(120): FPGA_CLK1_50 could not be matched with a clock" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 120 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1574199233240 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 120 Argument <targets> is an empty collection " "Ignored set_input_delay at DE10Nano_System.sdc(120): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \{ FPGA_CLK1_50 \} -min \$mintime_sysclk_in \[get_ports \{Audio_Mini_SWITCHES\[*\]\}\] " "set_input_delay -clock \{ FPGA_CLK1_50 \} -min \$mintime_sysclk_in \[get_ports \{Audio_Mini_SWITCHES\[*\]\}\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 120 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574199233240 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 120 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574199233240 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 120 Argument -clock is not an object ID " "Ignored set_input_delay at DE10Nano_System.sdc(120): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 120 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574199233240 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 121 Argument <targets> is an empty collection " "Ignored set_input_delay at DE10Nano_System.sdc(121): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \{ FPGA_CLK1_50 \} -max \$maxtime_sysclk_in \[get_ports \{Audio_Mini_SWITCHES\[*\]\}\] " "set_input_delay -clock \{ FPGA_CLK1_50 \} -max \$maxtime_sysclk_in \[get_ports \{Audio_Mini_SWITCHES\[*\]\}\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 121 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574199233241 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 121 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574199233241 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 121 Argument -clock is not an object ID " "Ignored set_input_delay at DE10Nano_System.sdc(121): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 121 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574199233241 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 122 KEY\[1\] port " "Ignored filter at DE10Nano_System.sdc(122): KEY\[1\] could not be matched with a port" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 122 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1574199233241 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 122 Argument <targets> is an empty collection " "Ignored set_input_delay at DE10Nano_System.sdc(122): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \{ FPGA_CLK1_50 \} -min \$mintime_sysclk_in \[get_ports \{KEY\[1\]\}\] " "set_input_delay -clock \{ FPGA_CLK1_50 \} -min \$mintime_sysclk_in \[get_ports \{KEY\[1\]\}\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 122 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574199233241 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 122 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574199233241 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 122 Argument -clock is not an object ID " "Ignored set_input_delay at DE10Nano_System.sdc(122): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 122 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574199233241 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 123 Argument <targets> is an empty collection " "Ignored set_input_delay at DE10Nano_System.sdc(123): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \{ FPGA_CLK1_50 \} -max \$maxtime_sysclk_in \[get_ports \{KEY\[1\]\}\] " "set_input_delay -clock \{ FPGA_CLK1_50 \} -max \$maxtime_sysclk_in \[get_ports \{KEY\[1\]\}\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 123 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574199233241 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 123 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574199233241 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 123 Argument -clock is not an object ID " "Ignored set_input_delay at DE10Nano_System.sdc(123): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 123 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574199233241 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 124 HPS_UART_RX port " "Ignored filter at DE10Nano_System.sdc(124): HPS_UART_RX could not be matched with a port" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 124 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1574199233241 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 124 Argument <targets> is an empty collection " "Ignored set_input_delay at DE10Nano_System.sdc(124): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \{ FPGA_CLK1_50 \} -min \$mintime_sysclk_in \[get_ports \{HPS_UART_RX\}\] " "set_input_delay -clock \{ FPGA_CLK1_50 \} -min \$mintime_sysclk_in \[get_ports \{HPS_UART_RX\}\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 124 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574199233241 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 124 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574199233241 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 124 Argument -clock is not an object ID " "Ignored set_input_delay at DE10Nano_System.sdc(124): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 124 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574199233241 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 125 Argument <targets> is an empty collection " "Ignored set_input_delay at DE10Nano_System.sdc(125): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \{ FPGA_CLK1_50 \} -max \$maxtime_sysclk_in \[get_ports \{HPS_UART_RX\}\] " "set_input_delay -clock \{ FPGA_CLK1_50 \} -max \$maxtime_sysclk_in \[get_ports \{HPS_UART_RX\}\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 125 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574199233242 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 125 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574199233242 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 125 Argument -clock is not an object ID " "Ignored set_input_delay at DE10Nano_System.sdc(125): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 125 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574199233242 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 126 HPS_I2C1_SDAT port " "Ignored filter at DE10Nano_System.sdc(126): HPS_I2C1_SDAT could not be matched with a port" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 126 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1574199233242 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 126 u0\|hps\|fpga_interfaces\|peripheral_i2c0\|out_clk clock " "Ignored filter at DE10Nano_System.sdc(126): u0\|hps\|fpga_interfaces\|peripheral_i2c0\|out_clk could not be matched with a clock" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 126 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1574199233242 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 126 Argument <targets> is an empty collection " "Ignored set_input_delay at DE10Nano_System.sdc(126): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \{ u0\|hps\|fpga_interfaces\|peripheral_i2c0\|out_clk \} -min \$mintime_i2cclk_in \[get_ports \{HPS_I2C1_SDAT\}\] " "set_input_delay -clock \{ u0\|hps\|fpga_interfaces\|peripheral_i2c0\|out_clk \} -min \$mintime_i2cclk_in \[get_ports \{HPS_I2C1_SDAT\}\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 126 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574199233242 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 126 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574199233242 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 126 Argument -clock is not an object ID " "Ignored set_input_delay at DE10Nano_System.sdc(126): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 126 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574199233242 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 127 Argument <targets> is an empty collection " "Ignored set_input_delay at DE10Nano_System.sdc(127): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \{ u0\|hps\|fpga_interfaces\|peripheral_i2c0\|out_clk \} -max \$maxtime_i2cclk_in \[get_ports \{HPS_I2C1_SDAT\}\] " "set_input_delay -clock \{ u0\|hps\|fpga_interfaces\|peripheral_i2c0\|out_clk \} -max \$maxtime_i2cclk_in \[get_ports \{HPS_I2C1_SDAT\}\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 127 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574199233242 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 127 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574199233242 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 127 Argument -clock is not an object ID " "Ignored set_input_delay at DE10Nano_System.sdc(127): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 127 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574199233242 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 128 TPA6130_i2c_SCL port " "Ignored filter at DE10Nano_System.sdc(128): TPA6130_i2c_SCL could not be matched with a port" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 128 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1574199233242 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 128 Argument <targets> is an empty collection " "Ignored set_input_delay at DE10Nano_System.sdc(128): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \{ u0\|hps\|fpga_interfaces\|peripheral_i2c0\|out_clk \} -min \$mintime_i2cclk_in \[get_ports \{TPA6130_i2c_SCL\}\] " "set_input_delay -clock \{ u0\|hps\|fpga_interfaces\|peripheral_i2c0\|out_clk \} -min \$mintime_i2cclk_in \[get_ports \{TPA6130_i2c_SCL\}\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 128 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574199233242 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 128 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574199233242 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 128 Argument -clock is not an object ID " "Ignored set_input_delay at DE10Nano_System.sdc(128): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 128 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574199233242 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 129 Argument <targets> is an empty collection " "Ignored set_input_delay at DE10Nano_System.sdc(129): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \{ u0\|hps\|fpga_interfaces\|peripheral_i2c0\|out_clk \} -max \$maxtime_i2cclk_in \[get_ports \{TPA6130_i2c_SCL\}\] " "set_input_delay -clock \{ u0\|hps\|fpga_interfaces\|peripheral_i2c0\|out_clk \} -max \$maxtime_i2cclk_in \[get_ports \{TPA6130_i2c_SCL\}\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 129 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574199233243 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 129 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574199233243 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 129 Argument -clock is not an object ID " "Ignored set_input_delay at DE10Nano_System.sdc(129): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 129 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574199233243 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 130 TPA6130_i2c_SDA port " "Ignored filter at DE10Nano_System.sdc(130): TPA6130_i2c_SDA could not be matched with a port" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 130 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1574199233243 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 130 Argument <targets> is an empty collection " "Ignored set_input_delay at DE10Nano_System.sdc(130): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \{ u0\|hps\|fpga_interfaces\|peripheral_i2c0\|out_clk \} -min \$mintime_i2cclk_in \[get_ports \{TPA6130_i2c_SDA\}\] " "set_input_delay -clock \{ u0\|hps\|fpga_interfaces\|peripheral_i2c0\|out_clk \} -min \$mintime_i2cclk_in \[get_ports \{TPA6130_i2c_SDA\}\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 130 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574199233243 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 130 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574199233243 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 130 Argument -clock is not an object ID " "Ignored set_input_delay at DE10Nano_System.sdc(130): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 130 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574199233243 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 131 Argument <targets> is an empty collection " "Ignored set_input_delay at DE10Nano_System.sdc(131): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \{ u0\|hps\|fpga_interfaces\|peripheral_i2c0\|out_clk \} -max \$maxtime_i2cclk_in \[get_ports \{TPA6130_i2c_SDA\}\] " "set_input_delay -clock \{ u0\|hps\|fpga_interfaces\|peripheral_i2c0\|out_clk \} -max \$maxtime_i2cclk_in \[get_ports \{TPA6130_i2c_SDA\}\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 131 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574199233243 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 131 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574199233243 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 131 Argument -clock is not an object ID " "Ignored set_input_delay at DE10Nano_System.sdc(131): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 131 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574199233243 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 132 HPS_ENET_MDIO port " "Ignored filter at DE10Nano_System.sdc(132): HPS_ENET_MDIO could not be matched with a port" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 132 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1574199233243 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 132 HPS_ENET_RX_CLK clock " "Ignored filter at DE10Nano_System.sdc(132): HPS_ENET_RX_CLK could not be matched with a clock" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 132 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1574199233243 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 132 Argument <targets> is an empty collection " "Ignored set_input_delay at DE10Nano_System.sdc(132): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \{ HPS_ENET_RX_CLK \} -min \$mintime_eclk_in \[get_ports \{HPS_ENET_MDIO\}\] " "set_input_delay -clock \{ HPS_ENET_RX_CLK \} -min \$mintime_eclk_in \[get_ports \{HPS_ENET_MDIO\}\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 132 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574199233243 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 132 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574199233243 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 132 Argument -clock is not an object ID " "Ignored set_input_delay at DE10Nano_System.sdc(132): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 132 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574199233244 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 133 Argument <targets> is an empty collection " "Ignored set_input_delay at DE10Nano_System.sdc(133): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \{ HPS_ENET_RX_CLK \} -max \$maxtime_eclk_in \[get_ports \{HPS_ENET_MDIO\}\] " "set_input_delay -clock \{ HPS_ENET_RX_CLK \} -max \$maxtime_eclk_in \[get_ports \{HPS_ENET_MDIO\}\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 133 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574199233244 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 133 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574199233244 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 133 Argument -clock is not an object ID " "Ignored set_input_delay at DE10Nano_System.sdc(133): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 133 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574199233244 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 134 HPS_ENET_RX_DATA\[*\] port " "Ignored filter at DE10Nano_System.sdc(134): HPS_ENET_RX_DATA\[*\] could not be matched with a port" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 134 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1574199233244 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 134 Argument <targets> is an empty collection " "Ignored set_input_delay at DE10Nano_System.sdc(134): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \{ HPS_ENET_RX_CLK \} -min \$mintime_eclk_in \[get_ports \{HPS_ENET_RX_DATA\[*\]\}\] " "set_input_delay -clock \{ HPS_ENET_RX_CLK \} -min \$mintime_eclk_in \[get_ports \{HPS_ENET_RX_DATA\[*\]\}\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 134 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574199233244 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 134 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574199233244 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 134 Argument -clock is not an object ID " "Ignored set_input_delay at DE10Nano_System.sdc(134): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 134 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574199233244 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 135 Argument <targets> is an empty collection " "Ignored set_input_delay at DE10Nano_System.sdc(135): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \{ HPS_ENET_RX_CLK \} -max \$maxtime_eclk_in \[get_ports \{HPS_ENET_RX_DATA\[*\]\}\] " "set_input_delay -clock \{ HPS_ENET_RX_CLK \} -max \$maxtime_eclk_in \[get_ports \{HPS_ENET_RX_DATA\[*\]\}\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 135 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574199233244 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 135 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574199233244 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 135 Argument -clock is not an object ID " "Ignored set_input_delay at DE10Nano_System.sdc(135): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 135 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574199233244 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 136 HPS_ENET_RX_DV port " "Ignored filter at DE10Nano_System.sdc(136): HPS_ENET_RX_DV could not be matched with a port" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 136 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1574199233244 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 136 Argument <targets> is an empty collection " "Ignored set_input_delay at DE10Nano_System.sdc(136): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \{ HPS_ENET_RX_CLK \} -min \$mintime_eclk_in \[get_ports \{HPS_ENET_RX_DV\}\] " "set_input_delay -clock \{ HPS_ENET_RX_CLK \} -min \$mintime_eclk_in \[get_ports \{HPS_ENET_RX_DV\}\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 136 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574199233244 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 136 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574199233244 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 136 Argument -clock is not an object ID " "Ignored set_input_delay at DE10Nano_System.sdc(136): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 136 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574199233244 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 137 Argument <targets> is an empty collection " "Ignored set_input_delay at DE10Nano_System.sdc(137): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \{ HPS_ENET_RX_CLK \} -max \$maxtime_eclk_in \[get_ports \{HPS_ENET_RX_DV\}\] " "set_input_delay -clock \{ HPS_ENET_RX_CLK \} -max \$maxtime_eclk_in \[get_ports \{HPS_ENET_RX_DV\}\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 137 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574199233245 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 137 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574199233245 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 137 Argument -clock is not an object ID " "Ignored set_input_delay at DE10Nano_System.sdc(137): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 137 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574199233245 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 138 HPS_SD_CMD port " "Ignored filter at DE10Nano_System.sdc(138): HPS_SD_CMD could not be matched with a port" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 138 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1574199233245 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 138 HPS_SD_CLK clock " "Ignored filter at DE10Nano_System.sdc(138): HPS_SD_CLK could not be matched with a clock" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 138 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1574199233245 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 138 Argument <targets> is an empty collection " "Ignored set_input_delay at DE10Nano_System.sdc(138): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \{ HPS_SD_CLK \} -min \$mintime_sdclk_in \[get_ports \{HPS_SD_CMD\}\] " "set_input_delay -clock \{ HPS_SD_CLK \} -min \$mintime_sdclk_in \[get_ports \{HPS_SD_CMD\}\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 138 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574199233245 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 138 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574199233245 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 138 Argument -clock is not an object ID " "Ignored set_input_delay at DE10Nano_System.sdc(138): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 138 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574199233245 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 139 Argument <targets> is an empty collection " "Ignored set_input_delay at DE10Nano_System.sdc(139): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \{ HPS_SD_CLK \} -max \$maxtime_sdclk_in \[get_ports \{HPS_SD_CMD\}\] " "set_input_delay -clock \{ HPS_SD_CLK \} -max \$maxtime_sdclk_in \[get_ports \{HPS_SD_CMD\}\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 139 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574199233245 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 139 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574199233245 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 139 Argument -clock is not an object ID " "Ignored set_input_delay at DE10Nano_System.sdc(139): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 139 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574199233245 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 140 HPS_SD_DATA\[*\] port " "Ignored filter at DE10Nano_System.sdc(140): HPS_SD_DATA\[*\] could not be matched with a port" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 140 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1574199233245 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 140 Argument <targets> is an empty collection " "Ignored set_input_delay at DE10Nano_System.sdc(140): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \{ HPS_SD_CLK \} -min \$mintime_sdclk_in \[get_ports \{HPS_SD_DATA\[*\]\}\] " "set_input_delay -clock \{ HPS_SD_CLK \} -min \$mintime_sdclk_in \[get_ports \{HPS_SD_DATA\[*\]\}\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 140 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574199233245 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 140 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574199233245 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 140 Argument -clock is not an object ID " "Ignored set_input_delay at DE10Nano_System.sdc(140): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 140 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574199233246 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 141 Argument <targets> is an empty collection " "Ignored set_input_delay at DE10Nano_System.sdc(141): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \{ HPS_SD_CLK \} -max \$maxtime_sdclk_in \[get_ports \{HPS_SD_DATA\[*\]\}\] " "set_input_delay -clock \{ HPS_SD_CLK \} -max \$maxtime_sdclk_in \[get_ports \{HPS_SD_DATA\[*\]\}\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 141 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574199233246 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 141 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574199233246 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 141 Argument -clock is not an object ID " "Ignored set_input_delay at DE10Nano_System.sdc(141): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 141 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574199233246 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 164 AD1939_DAC_DBCLK port " "Ignored filter at DE10Nano_System.sdc(164): AD1939_DAC_DBCLK could not be matched with a port" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 164 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1574199233246 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_System.sdc 164 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10Nano_System.sdc(164): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \{ AD1939_ADC_ABCLK \} -min \$mintime_bclk_out \[get_ports \{AD1939_DAC_DBCLK\}\] " "set_output_delay -clock \{ AD1939_ADC_ABCLK \} -min \$mintime_bclk_out \[get_ports \{AD1939_DAC_DBCLK\}\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 164 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574199233246 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 164 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574199233246 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_System.sdc 164 Argument -clock is not an object ID " "Ignored set_output_delay at DE10Nano_System.sdc(164): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 164 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574199233246 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_System.sdc 165 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10Nano_System.sdc(165): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \{ AD1939_ADC_ABCLK \} -max \$maxtime_bclk_out \[get_ports \{AD1939_DAC_DBCLK\}\] " "set_output_delay -clock \{ AD1939_ADC_ABCLK \} -max \$maxtime_bclk_out \[get_ports \{AD1939_DAC_DBCLK\}\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 165 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574199233246 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 165 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574199233246 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_System.sdc 165 Argument -clock is not an object ID " "Ignored set_output_delay at DE10Nano_System.sdc(165): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 165 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574199233246 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 166 AD1939_DAC_DSDATA1 port " "Ignored filter at DE10Nano_System.sdc(166): AD1939_DAC_DSDATA1 could not be matched with a port" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 166 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1574199233246 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_System.sdc 166 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10Nano_System.sdc(166): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \{ AD1939_ADC_ABCLK \} -min \$mintime_bclk_out \[get_ports \{AD1939_DAC_DSDATA1\}\] " "set_output_delay -clock \{ AD1939_ADC_ABCLK \} -min \$mintime_bclk_out \[get_ports \{AD1939_DAC_DSDATA1\}\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 166 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574199233246 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 166 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574199233246 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_System.sdc 166 Argument -clock is not an object ID " "Ignored set_output_delay at DE10Nano_System.sdc(166): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 166 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574199233246 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_System.sdc 167 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10Nano_System.sdc(167): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \{ AD1939_ADC_ABCLK \} -max \$maxtime_bclk_out \[get_ports \{AD1939_DAC_DSDATA1\}\] " "set_output_delay -clock \{ AD1939_ADC_ABCLK \} -max \$maxtime_bclk_out \[get_ports \{AD1939_DAC_DSDATA1\}\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 167 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574199233247 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 167 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574199233247 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_System.sdc 167 Argument -clock is not an object ID " "Ignored set_output_delay at DE10Nano_System.sdc(167): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 167 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574199233247 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 168 AD1939_DAC_DLRCLK port " "Ignored filter at DE10Nano_System.sdc(168): AD1939_DAC_DLRCLK could not be matched with a port" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 168 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1574199233247 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_System.sdc 168 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10Nano_System.sdc(168): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \{ AD1939_ADC_ALRCLK \} -min \$maxtime_lrclk_out \[get_ports \{AD1939_DAC_DLRCLK\}\] " "set_output_delay -clock \{ AD1939_ADC_ALRCLK \} -min \$maxtime_lrclk_out \[get_ports \{AD1939_DAC_DLRCLK\}\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 168 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574199233247 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 168 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574199233247 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_System.sdc 168 Argument -clock is not an object ID " "Ignored set_output_delay at DE10Nano_System.sdc(168): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 168 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574199233247 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_System.sdc 169 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10Nano_System.sdc(169): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \{ AD1939_ADC_ALRCLK \} -max \$mintime_lrclk_out \[get_ports \{AD1939_DAC_DLRCLK\}\] " "set_output_delay -clock \{ AD1939_ADC_ALRCLK \} -max \$mintime_lrclk_out \[get_ports \{AD1939_DAC_DLRCLK\}\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 169 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574199233247 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 169 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574199233247 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_System.sdc 169 Argument -clock is not an object ID " "Ignored set_output_delay at DE10Nano_System.sdc(169): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 169 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574199233247 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 170 AD1939_spi_CCLK port " "Ignored filter at DE10Nano_System.sdc(170): AD1939_spi_CCLK could not be matched with a port" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 170 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1574199233247 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_System.sdc 170 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10Nano_System.sdc(170): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \{ u0\|hps\|fpga_interfaces\|peripheral_spim0\|sclk_out \} -min \$mintime_spiclk_out \[get_ports \{AD1939_spi_CCLK\}\] " "set_output_delay -clock \{ u0\|hps\|fpga_interfaces\|peripheral_spim0\|sclk_out \} -min \$mintime_spiclk_out \[get_ports \{AD1939_spi_CCLK\}\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 170 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574199233247 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 170 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574199233247 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_System.sdc 170 Argument -clock is not an object ID " "Ignored set_output_delay at DE10Nano_System.sdc(170): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 170 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574199233247 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_System.sdc 171 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10Nano_System.sdc(171): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \{ u0\|hps\|fpga_interfaces\|peripheral_spim0\|sclk_out \} -max \$maxtime_spiclk_out \[get_ports \{AD1939_spi_CCLK\}\] " "set_output_delay -clock \{ u0\|hps\|fpga_interfaces\|peripheral_spim0\|sclk_out \} -max \$maxtime_spiclk_out \[get_ports \{AD1939_spi_CCLK\}\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 171 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574199233248 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 171 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574199233248 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_System.sdc 171 Argument -clock is not an object ID " "Ignored set_output_delay at DE10Nano_System.sdc(171): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 171 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574199233248 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 172 AD1939_spi_CIN port " "Ignored filter at DE10Nano_System.sdc(172): AD1939_spi_CIN could not be matched with a port" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 172 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1574199233248 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_System.sdc 172 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10Nano_System.sdc(172): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \{ u0\|hps\|fpga_interfaces\|peripheral_spim0\|sclk_out \} -min \$mintime_spiclk_out \[get_ports \{AD1939_spi_CIN\}\] " "set_output_delay -clock \{ u0\|hps\|fpga_interfaces\|peripheral_spim0\|sclk_out \} -min \$mintime_spiclk_out \[get_ports \{AD1939_spi_CIN\}\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 172 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574199233248 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 172 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574199233248 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_System.sdc 172 Argument -clock is not an object ID " "Ignored set_output_delay at DE10Nano_System.sdc(172): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 172 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574199233248 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_System.sdc 173 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10Nano_System.sdc(173): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \{ u0\|hps\|fpga_interfaces\|peripheral_spim0\|sclk_out \} -max \$maxtime_spiclk_out \[get_ports \{AD1939_spi_CIN\}\] " "set_output_delay -clock \{ u0\|hps\|fpga_interfaces\|peripheral_spim0\|sclk_out \} -max \$maxtime_spiclk_out \[get_ports \{AD1939_spi_CIN\}\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 173 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574199233248 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 173 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574199233248 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_System.sdc 173 Argument -clock is not an object ID " "Ignored set_output_delay at DE10Nano_System.sdc(173): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 173 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574199233248 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 174 AD1939_spi_CLATCH_n port " "Ignored filter at DE10Nano_System.sdc(174): AD1939_spi_CLATCH_n could not be matched with a port" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 174 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1574199233248 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_System.sdc 174 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10Nano_System.sdc(174): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \{ u0\|hps\|fpga_interfaces\|peripheral_spim0\|sclk_out \} -min \$mintime_spiclk_out \[get_ports \{AD1939_spi_CLATCH_n\}\] " "set_output_delay -clock \{ u0\|hps\|fpga_interfaces\|peripheral_spim0\|sclk_out \} -min \$mintime_spiclk_out \[get_ports \{AD1939_spi_CLATCH_n\}\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 174 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574199233248 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 174 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574199233248 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_System.sdc 174 Argument -clock is not an object ID " "Ignored set_output_delay at DE10Nano_System.sdc(174): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 174 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574199233248 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_System.sdc 175 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10Nano_System.sdc(175): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \{ u0\|hps\|fpga_interfaces\|peripheral_spim0\|sclk_out \} -max \$maxtime_spiclk_out \[get_ports \{AD1939_spi_CLATCH_n\}\] " "set_output_delay -clock \{ u0\|hps\|fpga_interfaces\|peripheral_spim0\|sclk_out \} -max \$maxtime_spiclk_out \[get_ports \{AD1939_spi_CLATCH_n\}\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 175 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574199233249 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 175 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574199233249 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_System.sdc 175 Argument -clock is not an object ID " "Ignored set_output_delay at DE10Nano_System.sdc(175): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 175 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574199233249 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 176 HPS_SPIM_MOSI port " "Ignored filter at DE10Nano_System.sdc(176): HPS_SPIM_MOSI could not be matched with a port" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 176 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1574199233249 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_System.sdc 176 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10Nano_System.sdc(176): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \{ u0\|hps\|fpga_interfaces\|peripheral_spim0\|sclk_out \} -min \$mintime_spiclk_out \[get_ports \{HPS_SPIM_MOSI\}\] " "set_output_delay -clock \{ u0\|hps\|fpga_interfaces\|peripheral_spim0\|sclk_out \} -min \$mintime_spiclk_out \[get_ports \{HPS_SPIM_MOSI\}\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 176 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574199233249 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 176 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574199233249 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_System.sdc 176 Argument -clock is not an object ID " "Ignored set_output_delay at DE10Nano_System.sdc(176): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 176 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574199233249 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_System.sdc 177 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10Nano_System.sdc(177): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \{ u0\|hps\|fpga_interfaces\|peripheral_spim0\|sclk_out \} -max \$maxtime_spiclk_out \[get_ports \{HPS_SPIM_MOSI\}\] " "set_output_delay -clock \{ u0\|hps\|fpga_interfaces\|peripheral_spim0\|sclk_out \} -max \$maxtime_spiclk_out \[get_ports \{HPS_SPIM_MOSI\}\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 177 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574199233249 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 177 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574199233249 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_System.sdc 177 Argument -clock is not an object ID " "Ignored set_output_delay at DE10Nano_System.sdc(177): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 177 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574199233249 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 178 HPS_SPIM_SS port " "Ignored filter at DE10Nano_System.sdc(178): HPS_SPIM_SS could not be matched with a port" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 178 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1574199233249 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_System.sdc 178 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10Nano_System.sdc(178): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \{ u0\|hps\|fpga_interfaces\|peripheral_spim0\|sclk_out \} -min \$mintime_spiclk_out \[get_ports \{HPS_SPIM_SS\}\] " "set_output_delay -clock \{ u0\|hps\|fpga_interfaces\|peripheral_spim0\|sclk_out \} -min \$mintime_spiclk_out \[get_ports \{HPS_SPIM_SS\}\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 178 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574199233249 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 178 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574199233249 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_System.sdc 178 Argument -clock is not an object ID " "Ignored set_output_delay at DE10Nano_System.sdc(178): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 178 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574199233249 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_System.sdc 179 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10Nano_System.sdc(179): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \{ u0\|hps\|fpga_interfaces\|peripheral_spim0\|sclk_out \} -max \$maxtime_spiclk_out \[get_ports \{HPS_SPIM_SS\}\] " "set_output_delay -clock \{ u0\|hps\|fpga_interfaces\|peripheral_spim0\|sclk_out \} -max \$maxtime_spiclk_out \[get_ports \{HPS_SPIM_SS\}\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 179 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574199233249 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 179 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574199233249 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_System.sdc 179 Argument -clock is not an object ID " "Ignored set_output_delay at DE10Nano_System.sdc(179): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 179 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574199233250 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 180 Audio_Mini_LEDs\[*\] port " "Ignored filter at DE10Nano_System.sdc(180): Audio_Mini_LEDs\[*\] could not be matched with a port" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 180 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1574199233250 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_System.sdc 180 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10Nano_System.sdc(180): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \{ FPGA_CLK1_50 \} -min \$mintime_sysclk_out \[get_ports \{Audio_Mini_LEDs\[*\]\}\] " "set_output_delay -clock \{ FPGA_CLK1_50 \} -min \$mintime_sysclk_out \[get_ports \{Audio_Mini_LEDs\[*\]\}\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 180 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574199233250 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 180 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574199233250 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_System.sdc 180 Argument -clock is not an object ID " "Ignored set_output_delay at DE10Nano_System.sdc(180): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 180 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574199233250 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_System.sdc 181 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10Nano_System.sdc(181): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \{ FPGA_CLK1_50 \} -max \$maxtime_sysclk_out \[get_ports \{Audio_Mini_LEDs\[*\]\}\] " "set_output_delay -clock \{ FPGA_CLK1_50 \} -max \$maxtime_sysclk_out \[get_ports \{Audio_Mini_LEDs\[*\]\}\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 181 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574199233250 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 181 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574199233250 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_System.sdc 181 Argument -clock is not an object ID " "Ignored set_output_delay at DE10Nano_System.sdc(181): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 181 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574199233250 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 182 HPS_UART_TX port " "Ignored filter at DE10Nano_System.sdc(182): HPS_UART_TX could not be matched with a port" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 182 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1574199233250 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_System.sdc 182 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10Nano_System.sdc(182): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \{ FPGA_CLK1_50 \} -min \$mintime_sysclk_out \[get_ports \{HPS_UART_TX\}\] " "set_output_delay -clock \{ FPGA_CLK1_50 \} -min \$mintime_sysclk_out \[get_ports \{HPS_UART_TX\}\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 182 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574199233250 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 182 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574199233250 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_System.sdc 182 Argument -clock is not an object ID " "Ignored set_output_delay at DE10Nano_System.sdc(182): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 182 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574199233250 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_System.sdc 183 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10Nano_System.sdc(183): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \{ FPGA_CLK1_50 \} -max \$maxtime_sysclk_out \[get_ports \{HPS_UART_TX\}\] " "set_output_delay -clock \{ FPGA_CLK1_50 \} -max \$maxtime_sysclk_out \[get_ports \{HPS_UART_TX\}\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 183 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574199233250 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 183 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574199233250 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_System.sdc 183 Argument -clock is not an object ID " "Ignored set_output_delay at DE10Nano_System.sdc(183): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 183 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574199233250 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 184 HPS_ENET_GTX_CLK port " "Ignored filter at DE10Nano_System.sdc(184): HPS_ENET_GTX_CLK could not be matched with a port" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 184 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1574199233251 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_System.sdc 184 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10Nano_System.sdc(184): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \{ HPS_ENET_RX_CLK \} -min \$mintime_eclk_out \[get_ports \{HPS_ENET_GTX_CLK\}\] " "set_output_delay -clock \{ HPS_ENET_RX_CLK \} -min \$mintime_eclk_out \[get_ports \{HPS_ENET_GTX_CLK\}\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 184 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574199233251 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 184 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574199233251 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_System.sdc 184 Argument -clock is not an object ID " "Ignored set_output_delay at DE10Nano_System.sdc(184): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 184 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574199233251 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_System.sdc 185 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10Nano_System.sdc(185): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \{ HPS_ENET_RX_CLK \} -max \$maxtime_eclk_out \[get_ports \{HPS_ENET_GTX_CLK\}\] " "set_output_delay -clock \{ HPS_ENET_RX_CLK \} -max \$maxtime_eclk_out \[get_ports \{HPS_ENET_GTX_CLK\}\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 185 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574199233251 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 185 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574199233251 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_System.sdc 185 Argument -clock is not an object ID " "Ignored set_output_delay at DE10Nano_System.sdc(185): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 185 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574199233251 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 186 HPS_ENET_MDC port " "Ignored filter at DE10Nano_System.sdc(186): HPS_ENET_MDC could not be matched with a port" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 186 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1574199233251 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_System.sdc 186 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10Nano_System.sdc(186): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \{ HPS_ENET_RX_CLK \} -min \$mintime_eclk_out \[get_ports \{HPS_ENET_MDC\}\] " "set_output_delay -clock \{ HPS_ENET_RX_CLK \} -min \$mintime_eclk_out \[get_ports \{HPS_ENET_MDC\}\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 186 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574199233251 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 186 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574199233251 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_System.sdc 186 Argument -clock is not an object ID " "Ignored set_output_delay at DE10Nano_System.sdc(186): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 186 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574199233251 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_System.sdc 187 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10Nano_System.sdc(187): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \{ HPS_ENET_RX_CLK \} -max \$maxtime_eclk_out \[get_ports \{HPS_ENET_MDC\}\] " "set_output_delay -clock \{ HPS_ENET_RX_CLK \} -max \$maxtime_eclk_out \[get_ports \{HPS_ENET_MDC\}\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 187 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574199233251 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 187 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574199233251 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_System.sdc 187 Argument -clock is not an object ID " "Ignored set_output_delay at DE10Nano_System.sdc(187): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 187 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574199233251 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 188 HPS_ENET_TX_DATA\[*\] port " "Ignored filter at DE10Nano_System.sdc(188): HPS_ENET_TX_DATA\[*\] could not be matched with a port" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 188 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1574199233252 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_System.sdc 188 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10Nano_System.sdc(188): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \{ HPS_ENET_RX_CLK \} -min \$mintime_eclk_out \[get_ports \{HPS_ENET_TX_DATA\[*\]\}\] " "set_output_delay -clock \{ HPS_ENET_RX_CLK \} -min \$mintime_eclk_out \[get_ports \{HPS_ENET_TX_DATA\[*\]\}\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 188 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574199233252 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 188 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574199233252 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_System.sdc 188 Argument -clock is not an object ID " "Ignored set_output_delay at DE10Nano_System.sdc(188): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 188 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574199233252 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_System.sdc 189 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10Nano_System.sdc(189): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \{ HPS_ENET_RX_CLK \} -max \$maxtime_eclk_out \[get_ports \{HPS_ENET_TX_DATA\[*\]\}\] " "set_output_delay -clock \{ HPS_ENET_RX_CLK \} -max \$maxtime_eclk_out \[get_ports \{HPS_ENET_TX_DATA\[*\]\}\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 189 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574199233252 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 189 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574199233252 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_System.sdc 189 Argument -clock is not an object ID " "Ignored set_output_delay at DE10Nano_System.sdc(189): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 189 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574199233252 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 190 HPS_ENET_TX_EN port " "Ignored filter at DE10Nano_System.sdc(190): HPS_ENET_TX_EN could not be matched with a port" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 190 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1574199233252 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_System.sdc 190 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10Nano_System.sdc(190): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \{ HPS_ENET_RX_CLK \} -min \$mintime_eclk_out \[get_ports \{HPS_ENET_TX_EN\}\] " "set_output_delay -clock \{ HPS_ENET_RX_CLK \} -min \$mintime_eclk_out \[get_ports \{HPS_ENET_TX_EN\}\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 190 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574199233252 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 190 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574199233252 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_System.sdc 190 Argument -clock is not an object ID " "Ignored set_output_delay at DE10Nano_System.sdc(190): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 190 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574199233252 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_System.sdc 191 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10Nano_System.sdc(191): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \{ HPS_ENET_RX_CLK \} -max \$maxtime_eclk_out \[get_ports \{HPS_ENET_TX_EN\}\] " "set_output_delay -clock \{ HPS_ENET_RX_CLK \} -max \$maxtime_eclk_out \[get_ports \{HPS_ENET_TX_EN\}\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 191 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574199233252 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 191 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574199233252 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_System.sdc 191 Argument -clock is not an object ID " "Ignored set_output_delay at DE10Nano_System.sdc(191): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 191 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574199233252 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_System.sdc 192 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10Nano_System.sdc(192): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \{ HPS_SD_CLK \} -min \$mintime_sdclk_out \[get_ports \{HPS_SD_CMD\}\] " "set_output_delay -clock \{ HPS_SD_CLK \} -min \$mintime_sdclk_out \[get_ports \{HPS_SD_CMD\}\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 192 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574199233252 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 192 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574199233252 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_System.sdc 192 Argument -clock is not an object ID " "Ignored set_output_delay at DE10Nano_System.sdc(192): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 192 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574199233252 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_System.sdc 193 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10Nano_System.sdc(193): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \{ HPS_SD_CLK \} -max \$maxtime_sdclk_out \[get_ports \{HPS_SD_CMD\}\] " "set_output_delay -clock \{ HPS_SD_CLK \} -max \$maxtime_sdclk_out \[get_ports \{HPS_SD_CMD\}\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 193 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574199233253 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 193 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574199233253 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_System.sdc 193 Argument -clock is not an object ID " "Ignored set_output_delay at DE10Nano_System.sdc(193): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 193 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574199233253 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_System.sdc 194 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10Nano_System.sdc(194): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \{ HPS_SD_CLK \} -min \$mintime_sdclk_out \[get_ports \{HPS_SD_DATA\[*\]\}\] " "set_output_delay -clock \{ HPS_SD_CLK \} -min \$mintime_sdclk_out \[get_ports \{HPS_SD_DATA\[*\]\}\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 194 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574199233253 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 194 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574199233253 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_System.sdc 194 Argument -clock is not an object ID " "Ignored set_output_delay at DE10Nano_System.sdc(194): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 194 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574199233253 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_System.sdc 195 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10Nano_System.sdc(195): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \{ HPS_SD_CLK \} -max \$maxtime_sdclk_out \[get_ports \{HPS_SD_DATA\[*\]\}\] " "set_output_delay -clock \{ HPS_SD_CLK \} -max \$maxtime_sdclk_out \[get_ports \{HPS_SD_DATA\[*\]\}\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 195 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574199233253 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 195 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574199233253 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_System.sdc 195 Argument -clock is not an object ID " "Ignored set_output_delay at DE10Nano_System.sdc(195): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 195 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574199233253 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 203 soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|intermediate\[0\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at DE10Nano_System.sdc(203): soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|intermediate\[0\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 203 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1574199233253 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay DE10Nano_System.sdc 203 Argument <from> is not an object ID " "Ignored set_max_delay at DE10Nano_System.sdc(203): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \{soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|intermediate\[0\]\} -to \[get_ports \{HPS_ENET_MDIO\}\] \$maxdelays " "set_max_delay -from \{soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|intermediate\[0\]\} -to \[get_ports \{HPS_ENET_MDIO\}\] \$maxdelays" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 203 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574199233253 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 203 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574199233253 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay DE10Nano_System.sdc 203 Argument <to> is an empty collection " "Ignored set_max_delay at DE10Nano_System.sdc(203): Argument <to> is an empty collection" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 203 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574199233253 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 204 soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|intermediate\[1\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at DE10Nano_System.sdc(204): soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|intermediate\[1\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 204 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1574199233254 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay DE10Nano_System.sdc 204 Argument <from> is not an object ID " "Ignored set_max_delay at DE10Nano_System.sdc(204): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \{soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|intermediate\[1\]\} -to \[get_ports \{HPS_ENET_MDIO\}\] \$maxdelays " "set_max_delay -from \{soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|intermediate\[1\]\} -to \[get_ports \{HPS_ENET_MDIO\}\] \$maxdelays" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 204 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574199233254 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 204 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574199233254 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay DE10Nano_System.sdc 204 Argument <to> is an empty collection " "Ignored set_max_delay at DE10Nano_System.sdc(204): Argument <to> is an empty collection" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 204 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574199233254 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 205 soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|i2c1_inst~FF_4791 clock or keeper or register or port or pin or cell or partition " "Ignored filter at DE10Nano_System.sdc(205): soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|i2c1_inst~FF_4791 could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 205 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1574199233254 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay DE10Nano_System.sdc 205 Argument <from> is not an object ID " "Ignored set_max_delay at DE10Nano_System.sdc(205): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \{soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|i2c1_inst~FF_4791\} -to \[get_ports \{HPS_I2C1_SDAT\}\] \$maxdelays " "set_max_delay -from \{soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|i2c1_inst~FF_4791\} -to \[get_ports \{HPS_I2C1_SDAT\}\] \$maxdelays" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 205 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574199233254 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 205 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574199233254 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay DE10Nano_System.sdc 205 Argument <to> is an empty collection " "Ignored set_max_delay at DE10Nano_System.sdc(205): Argument <to> is an empty collection" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 205 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574199233254 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 206 u0\|hps\|fpga_interfaces\|peripheral_i2c0\|out_clk clock or keeper or register or port or pin or cell or partition " "Ignored filter at DE10Nano_System.sdc(206): u0\|hps\|fpga_interfaces\|peripheral_i2c0\|out_clk could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 206 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1574199233254 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay DE10Nano_System.sdc 206 Argument <from> is not an object ID " "Ignored set_max_delay at DE10Nano_System.sdc(206): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \{u0\|hps\|fpga_interfaces\|peripheral_i2c0\|out_clk\} -to \[get_ports \{TPA6130_i2c_SCL\}\] \$maxdelays " "set_max_delay -from \{u0\|hps\|fpga_interfaces\|peripheral_i2c0\|out_clk\} -to \[get_ports \{TPA6130_i2c_SCL\}\] \$maxdelays" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 206 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574199233254 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 206 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574199233254 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay DE10Nano_System.sdc 206 Argument <to> is an empty collection " "Ignored set_max_delay at DE10Nano_System.sdc(206): Argument <to> is an empty collection" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 206 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574199233254 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 207 soc_system:u0\|soc_system_hps:hps\|soc_system_hps_fpga_interfaces:fpga_interfaces\|peripheral_i2c0~FF_4791 clock or keeper or register or port or pin or cell or partition " "Ignored filter at DE10Nano_System.sdc(207): soc_system:u0\|soc_system_hps:hps\|soc_system_hps_fpga_interfaces:fpga_interfaces\|peripheral_i2c0~FF_4791 could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 207 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1574199233255 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay DE10Nano_System.sdc 207 Argument <from> is not an object ID " "Ignored set_max_delay at DE10Nano_System.sdc(207): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \{soc_system:u0\|soc_system_hps:hps\|soc_system_hps_fpga_interfaces:fpga_interfaces\|peripheral_i2c0~FF_4791\} -to \[get_ports \{TPA6130_i2c_SDA\}\] \$maxdelays " "set_max_delay -from \{soc_system:u0\|soc_system_hps:hps\|soc_system_hps_fpga_interfaces:fpga_interfaces\|peripheral_i2c0~FF_4791\} -to \[get_ports \{TPA6130_i2c_SDA\}\] \$maxdelays" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 207 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574199233255 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 207 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574199233255 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay DE10Nano_System.sdc 207 Argument <to> is an empty collection " "Ignored set_max_delay at DE10Nano_System.sdc(207): Argument <to> is an empty collection" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 207 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574199233255 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay DE10Nano_System.sdc 209 Argument <from> is not an object ID " "Ignored set_min_delay at DE10Nano_System.sdc(209): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \{soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|intermediate\[0\]\} -to \[get_ports \{HPS_ENET_MDIO\}\] \$mindelays " "set_min_delay -from \{soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|intermediate\[0\]\} -to \[get_ports \{HPS_ENET_MDIO\}\] \$mindelays" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 209 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574199233255 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 209 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574199233255 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay DE10Nano_System.sdc 209 Argument <to> is an empty collection " "Ignored set_min_delay at DE10Nano_System.sdc(209): Argument <to> is an empty collection" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 209 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574199233255 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay DE10Nano_System.sdc 210 Argument <from> is not an object ID " "Ignored set_min_delay at DE10Nano_System.sdc(210): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \{soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|intermediate\[1\]\} -to \[get_ports \{HPS_ENET_MDIO\}\] \$mindelays " "set_min_delay -from \{soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|intermediate\[1\]\} -to \[get_ports \{HPS_ENET_MDIO\}\] \$mindelays" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 210 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574199233255 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 210 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574199233255 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay DE10Nano_System.sdc 210 Argument <to> is an empty collection " "Ignored set_min_delay at DE10Nano_System.sdc(210): Argument <to> is an empty collection" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 210 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574199233255 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay DE10Nano_System.sdc 211 Argument <from> is not an object ID " "Ignored set_min_delay at DE10Nano_System.sdc(211): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \{soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|i2c1_inst~FF_4791\} -to \[get_ports \{HPS_I2C1_SDAT\}\] \$mindelays " "set_min_delay -from \{soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|i2c1_inst~FF_4791\} -to \[get_ports \{HPS_I2C1_SDAT\}\] \$mindelays" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 211 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574199233255 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 211 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574199233255 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay DE10Nano_System.sdc 211 Argument <to> is an empty collection " "Ignored set_min_delay at DE10Nano_System.sdc(211): Argument <to> is an empty collection" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 211 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574199233255 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay DE10Nano_System.sdc 212 Argument <from> is not an object ID " "Ignored set_min_delay at DE10Nano_System.sdc(212): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \{u0\|hps\|fpga_interfaces\|peripheral_i2c0\|out_clk\} -to \[get_ports \{TPA6130_i2c_SCL\}\] \$mindelays " "set_min_delay -from \{u0\|hps\|fpga_interfaces\|peripheral_i2c0\|out_clk\} -to \[get_ports \{TPA6130_i2c_SCL\}\] \$mindelays" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 212 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574199233255 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 212 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574199233255 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay DE10Nano_System.sdc 212 Argument <to> is an empty collection " "Ignored set_min_delay at DE10Nano_System.sdc(212): Argument <to> is an empty collection" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 212 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574199233256 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay DE10Nano_System.sdc 213 Argument <from> is not an object ID " "Ignored set_min_delay at DE10Nano_System.sdc(213): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \{soc_system:u0\|soc_system_hps:hps\|soc_system_hps_fpga_interfaces:fpga_interfaces\|peripheral_i2c0~FF_4791\} -to \[get_ports \{TPA6130_i2c_SDA\}\] \$mindelays " "set_min_delay -from \{soc_system:u0\|soc_system_hps:hps\|soc_system_hps_fpga_interfaces:fpga_interfaces\|peripheral_i2c0~FF_4791\} -to \[get_ports \{TPA6130_i2c_SDA\}\] \$mindelays" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 213 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574199233256 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 213 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574199233256 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay DE10Nano_System.sdc 213 Argument <to> is an empty collection " "Ignored set_min_delay at DE10Nano_System.sdc(213): Argument <to> is an empty collection" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 213 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574199233256 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 278 soc_system:u0\|soc_system_hps:hps\|soc_system_hps_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_* clock or keeper or register or port or pin or cell or partition " "Ignored filter at DE10Nano_System.sdc(278): soc_system:u0\|soc_system_hps:hps\|soc_system_hps_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 278 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1574199233256 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 278 soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_* clock or keeper or register or port or pin or cell or partition " "Ignored filter at DE10Nano_System.sdc(278): soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 278 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1574199233256 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path DE10Nano_System.sdc 278 Argument <from> is not an object ID " "Ignored set_multicycle_path at DE10Nano_System.sdc(278): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -from \{soc_system:u0\|soc_system_hps:hps\|soc_system_hps_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_*\} -to \{soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_*\} -hold \$soc_hold " "set_multicycle_path -from \{soc_system:u0\|soc_system_hps:hps\|soc_system_hps_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_*\} -to \{soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_*\} -hold \$soc_hold" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 278 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574199233256 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 278 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574199233256 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path DE10Nano_System.sdc 278 Argument <to> is not an object ID " "Ignored set_multicycle_path at DE10Nano_System.sdc(278): Argument <to> is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 278 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574199233256 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path DE10Nano_System.sdc 279 Argument <from> is not an object ID " "Ignored set_multicycle_path at DE10Nano_System.sdc(279): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -from \{soc_system:u0\|soc_system_hps:hps\|soc_system_hps_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_*\} -to \{soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_*\} -setup \$soc_setup " "set_multicycle_path -from \{soc_system:u0\|soc_system_hps:hps\|soc_system_hps_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_*\} -to \{soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_*\} -setup \$soc_setup" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 279 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574199233256 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 279 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574199233256 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path DE10Nano_System.sdc 279 Argument <to> is not an object ID " "Ignored set_multicycle_path at DE10Nano_System.sdc(279): Argument <to> is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 279 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574199233256 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 291 AD1939_ADC_ALRCLK clock " "Ignored filter at DE10Nano_System.sdc(291): AD1939_ADC_ALRCLK could not be matched with a clock" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 291 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1574199233257 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 291 u0\|pll_using_ad1939_mclk\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk clock " "Ignored filter at DE10Nano_System.sdc(291): u0\|pll_using_ad1939_mclk\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk could not be matched with a clock" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 291 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1574199233257 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path DE10Nano_System.sdc 291 Argument <from> is an empty collection " "Ignored set_multicycle_path at DE10Nano_System.sdc(291): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -setup -from \[get_clocks \{AD1939_ADC_ALRCLK\}\]  -to  \[get_clocks \{u0\|pll_using_ad1939_mclk\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] 2 " "set_multicycle_path -setup -from \[get_clocks \{AD1939_ADC_ALRCLK\}\]  -to  \[get_clocks \{u0\|pll_using_ad1939_mclk\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] 2" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 291 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574199233257 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 291 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574199233257 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path DE10Nano_System.sdc 291 Argument <to> is an empty collection " "Ignored set_multicycle_path at DE10Nano_System.sdc(291): Argument <to> is an empty collection" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 291 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574199233257 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path DE10Nano_System.sdc 292 Argument <from> is an empty collection " "Ignored set_multicycle_path at DE10Nano_System.sdc(292): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -hold -from \[get_clocks \{AD1939_ADC_ALRCLK\}\]  -to  \[get_clocks \{u0\|pll_using_ad1939_mclk\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] 2 " "set_multicycle_path -hold -from \[get_clocks \{AD1939_ADC_ALRCLK\}\]  -to  \[get_clocks \{u0\|pll_using_ad1939_mclk\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] 2" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 292 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574199233257 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 292 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574199233257 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path DE10Nano_System.sdc 292 Argument <to> is an empty collection " "Ignored set_multicycle_path at DE10Nano_System.sdc(292): Argument <to> is an empty collection" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 292 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574199233257 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Multiply_And_Sum:u_Multiply_And_Sum\|Sum_memory_out1\[0\] clk " "Register Multiply_And_Sum:u_Multiply_And_Sum\|Sum_memory_out1\[0\] is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1574199233259 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1574199233259 "|Static_pFIR|clk"}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1574199233261 ""}
{ "Warning" "WSTA_VIRTUAL_CLOCK_NOT_REFERENCED" "virtual_sdata_input_clock " "Virtual clock virtual_sdata_input_clock is never referenced in any input or output delay assignment." {  } {  } 0 332061 "Virtual clock %1!s! is never referenced in any input or output delay assignment." 0 0 "Fitter" 0 -1 1574199233261 ""}
{ "Warning" "WSTA_VIRTUAL_CLOCK_NOT_REFERENCED" "virtual_sdata_output_clock " "Virtual clock virtual_sdata_output_clock is never referenced in any input or output delay assignment." {  } {  } 0 332061 "Virtual clock %1!s! is never referenced in any input or output delay assignment." 0 0 "Fitter" 0 -1 1574199233261 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1574199233262 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 2 clocks " "Found 2 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1574199233262 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1574199233262 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  81.380 virtual_sdata_input_clock " "  81.380 virtual_sdata_input_clock" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1574199233262 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  81.380 virtual_sdata_output_clock " "  81.380 virtual_sdata_output_clock" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1574199233262 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1574199233262 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1574199233285 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1574199233286 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1574199233286 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AD1939_ADC_ABCLK " "Node \"AD1939_ADC_ABCLK\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AD1939_ADC_ABCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574199233325 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AD1939_ADC_ALRCLK " "Node \"AD1939_ADC_ALRCLK\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AD1939_ADC_ALRCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574199233325 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AD1939_ADC_ASDATA2 " "Node \"AD1939_ADC_ASDATA2\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AD1939_ADC_ASDATA2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574199233325 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AD1939_DAC_DBCLK " "Node \"AD1939_DAC_DBCLK\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AD1939_DAC_DBCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574199233325 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AD1939_DAC_DLRCLK " "Node \"AD1939_DAC_DLRCLK\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AD1939_DAC_DLRCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574199233325 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AD1939_DAC_DSDATA1 " "Node \"AD1939_DAC_DSDATA1\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AD1939_DAC_DSDATA1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574199233325 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AD1939_MCLK " "Node \"AD1939_MCLK\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AD1939_MCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574199233325 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AD1939_RST_CODEC_n " "Node \"AD1939_RST_CODEC_n\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AD1939_RST_CODEC_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574199233325 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AD1939_spi_CCLK " "Node \"AD1939_spi_CCLK\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AD1939_spi_CCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574199233325 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AD1939_spi_CIN " "Node \"AD1939_spi_CIN\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AD1939_spi_CIN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574199233325 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AD1939_spi_CLATCH_n " "Node \"AD1939_spi_CLATCH_n\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AD1939_spi_CLATCH_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574199233325 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AD1939_spi_COUT " "Node \"AD1939_spi_COUT\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AD1939_spi_COUT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574199233325 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_CONVST " "Node \"ADC_CONVST\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ADC_CONVST" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574199233325 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_SCK " "Node \"ADC_SCK\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ADC_SCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574199233325 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_SDI " "Node \"ADC_SDI\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ADC_SDI" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574199233325 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_SDO " "Node \"ADC_SDO\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ADC_SDO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574199233325 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[0\] " "Node \"ARDUINO_IO\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574199233325 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[10\] " "Node \"ARDUINO_IO\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574199233325 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[11\] " "Node \"ARDUINO_IO\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574199233325 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[12\] " "Node \"ARDUINO_IO\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574199233325 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[13\] " "Node \"ARDUINO_IO\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574199233325 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[14\] " "Node \"ARDUINO_IO\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574199233325 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[15\] " "Node \"ARDUINO_IO\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574199233325 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[1\] " "Node \"ARDUINO_IO\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574199233325 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[2\] " "Node \"ARDUINO_IO\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574199233325 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[3\] " "Node \"ARDUINO_IO\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574199233325 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[4\] " "Node \"ARDUINO_IO\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574199233325 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[5\] " "Node \"ARDUINO_IO\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574199233325 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[6\] " "Node \"ARDUINO_IO\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574199233325 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[7\] " "Node \"ARDUINO_IO\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574199233325 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[8\] " "Node \"ARDUINO_IO\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574199233325 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[9\] " "Node \"ARDUINO_IO\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574199233325 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_RESET_N " "Node \"ARDUINO_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574199233325 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Audio_Mini_GPIO_0\[0\] " "Node \"Audio_Mini_GPIO_0\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Audio_Mini_GPIO_0\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574199233325 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Audio_Mini_GPIO_0\[10\] " "Node \"Audio_Mini_GPIO_0\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Audio_Mini_GPIO_0\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574199233325 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Audio_Mini_GPIO_0\[11\] " "Node \"Audio_Mini_GPIO_0\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Audio_Mini_GPIO_0\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574199233325 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Audio_Mini_GPIO_0\[12\] " "Node \"Audio_Mini_GPIO_0\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Audio_Mini_GPIO_0\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574199233325 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Audio_Mini_GPIO_0\[13\] " "Node \"Audio_Mini_GPIO_0\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Audio_Mini_GPIO_0\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574199233325 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Audio_Mini_GPIO_0\[14\] " "Node \"Audio_Mini_GPIO_0\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Audio_Mini_GPIO_0\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574199233325 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Audio_Mini_GPIO_0\[15\] " "Node \"Audio_Mini_GPIO_0\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Audio_Mini_GPIO_0\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574199233325 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Audio_Mini_GPIO_0\[16\] " "Node \"Audio_Mini_GPIO_0\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Audio_Mini_GPIO_0\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574199233325 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Audio_Mini_GPIO_0\[17\] " "Node \"Audio_Mini_GPIO_0\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Audio_Mini_GPIO_0\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574199233325 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Audio_Mini_GPIO_0\[18\] " "Node \"Audio_Mini_GPIO_0\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Audio_Mini_GPIO_0\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574199233325 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Audio_Mini_GPIO_0\[19\] " "Node \"Audio_Mini_GPIO_0\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Audio_Mini_GPIO_0\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574199233325 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Audio_Mini_GPIO_0\[1\] " "Node \"Audio_Mini_GPIO_0\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Audio_Mini_GPIO_0\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574199233325 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Audio_Mini_GPIO_0\[20\] " "Node \"Audio_Mini_GPIO_0\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Audio_Mini_GPIO_0\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574199233325 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Audio_Mini_GPIO_0\[21\] " "Node \"Audio_Mini_GPIO_0\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Audio_Mini_GPIO_0\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574199233325 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Audio_Mini_GPIO_0\[22\] " "Node \"Audio_Mini_GPIO_0\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Audio_Mini_GPIO_0\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574199233325 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Audio_Mini_GPIO_0\[23\] " "Node \"Audio_Mini_GPIO_0\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Audio_Mini_GPIO_0\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574199233325 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Audio_Mini_GPIO_0\[24\] " "Node \"Audio_Mini_GPIO_0\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Audio_Mini_GPIO_0\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574199233325 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Audio_Mini_GPIO_0\[25\] " "Node \"Audio_Mini_GPIO_0\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Audio_Mini_GPIO_0\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574199233325 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Audio_Mini_GPIO_0\[26\] " "Node \"Audio_Mini_GPIO_0\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Audio_Mini_GPIO_0\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574199233325 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Audio_Mini_GPIO_0\[27\] " "Node \"Audio_Mini_GPIO_0\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Audio_Mini_GPIO_0\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574199233325 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Audio_Mini_GPIO_0\[28\] " "Node \"Audio_Mini_GPIO_0\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Audio_Mini_GPIO_0\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574199233325 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Audio_Mini_GPIO_0\[29\] " "Node \"Audio_Mini_GPIO_0\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Audio_Mini_GPIO_0\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574199233325 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Audio_Mini_GPIO_0\[2\] " "Node \"Audio_Mini_GPIO_0\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Audio_Mini_GPIO_0\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574199233325 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Audio_Mini_GPIO_0\[30\] " "Node \"Audio_Mini_GPIO_0\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Audio_Mini_GPIO_0\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574199233325 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Audio_Mini_GPIO_0\[31\] " "Node \"Audio_Mini_GPIO_0\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Audio_Mini_GPIO_0\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574199233325 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Audio_Mini_GPIO_0\[32\] " "Node \"Audio_Mini_GPIO_0\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Audio_Mini_GPIO_0\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574199233325 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Audio_Mini_GPIO_0\[33\] " "Node \"Audio_Mini_GPIO_0\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Audio_Mini_GPIO_0\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574199233325 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Audio_Mini_GPIO_0\[3\] " "Node \"Audio_Mini_GPIO_0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Audio_Mini_GPIO_0\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574199233325 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Audio_Mini_GPIO_0\[4\] " "Node \"Audio_Mini_GPIO_0\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Audio_Mini_GPIO_0\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574199233325 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Audio_Mini_GPIO_0\[5\] " "Node \"Audio_Mini_GPIO_0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Audio_Mini_GPIO_0\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574199233325 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Audio_Mini_GPIO_0\[6\] " "Node \"Audio_Mini_GPIO_0\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Audio_Mini_GPIO_0\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574199233325 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Audio_Mini_GPIO_0\[7\] " "Node \"Audio_Mini_GPIO_0\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Audio_Mini_GPIO_0\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574199233325 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Audio_Mini_GPIO_0\[8\] " "Node \"Audio_Mini_GPIO_0\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Audio_Mini_GPIO_0\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574199233325 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Audio_Mini_GPIO_0\[9\] " "Node \"Audio_Mini_GPIO_0\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Audio_Mini_GPIO_0\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574199233325 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Audio_Mini_GPIO_1\[0\] " "Node \"Audio_Mini_GPIO_1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Audio_Mini_GPIO_1\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574199233325 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Audio_Mini_GPIO_1\[10\] " "Node \"Audio_Mini_GPIO_1\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Audio_Mini_GPIO_1\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574199233325 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Audio_Mini_GPIO_1\[11\] " "Node \"Audio_Mini_GPIO_1\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Audio_Mini_GPIO_1\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574199233325 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Audio_Mini_GPIO_1\[12\] " "Node \"Audio_Mini_GPIO_1\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Audio_Mini_GPIO_1\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574199233325 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Audio_Mini_GPIO_1\[1\] " "Node \"Audio_Mini_GPIO_1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Audio_Mini_GPIO_1\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574199233325 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Audio_Mini_GPIO_1\[2\] " "Node \"Audio_Mini_GPIO_1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Audio_Mini_GPIO_1\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574199233325 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Audio_Mini_GPIO_1\[3\] " "Node \"Audio_Mini_GPIO_1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Audio_Mini_GPIO_1\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574199233325 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Audio_Mini_GPIO_1\[4\] " "Node \"Audio_Mini_GPIO_1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Audio_Mini_GPIO_1\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574199233325 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Audio_Mini_GPIO_1\[5\] " "Node \"Audio_Mini_GPIO_1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Audio_Mini_GPIO_1\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574199233325 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Audio_Mini_GPIO_1\[6\] " "Node \"Audio_Mini_GPIO_1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Audio_Mini_GPIO_1\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574199233325 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Audio_Mini_GPIO_1\[7\] " "Node \"Audio_Mini_GPIO_1\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Audio_Mini_GPIO_1\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574199233325 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Audio_Mini_GPIO_1\[8\] " "Node \"Audio_Mini_GPIO_1\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Audio_Mini_GPIO_1\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574199233325 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Audio_Mini_GPIO_1\[9\] " "Node \"Audio_Mini_GPIO_1\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Audio_Mini_GPIO_1\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574199233325 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Audio_Mini_LEDs\[0\] " "Node \"Audio_Mini_LEDs\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Audio_Mini_LEDs\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574199233325 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Audio_Mini_LEDs\[1\] " "Node \"Audio_Mini_LEDs\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Audio_Mini_LEDs\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574199233325 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Audio_Mini_LEDs\[2\] " "Node \"Audio_Mini_LEDs\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Audio_Mini_LEDs\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574199233325 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Audio_Mini_LEDs\[3\] " "Node \"Audio_Mini_LEDs\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Audio_Mini_LEDs\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574199233325 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Audio_Mini_SWITCHES\[0\] " "Node \"Audio_Mini_SWITCHES\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Audio_Mini_SWITCHES\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574199233325 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Audio_Mini_SWITCHES\[1\] " "Node \"Audio_Mini_SWITCHES\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Audio_Mini_SWITCHES\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574199233325 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Audio_Mini_SWITCHES\[2\] " "Node \"Audio_Mini_SWITCHES\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Audio_Mini_SWITCHES\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574199233325 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Audio_Mini_SWITCHES\[3\] " "Node \"Audio_Mini_SWITCHES\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Audio_Mini_SWITCHES\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574199233325 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FPGA_CLK1_50 " "Node \"FPGA_CLK1_50\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FPGA_CLK1_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574199233325 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FPGA_CLK2_50 " "Node \"FPGA_CLK2_50\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FPGA_CLK2_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574199233325 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FPGA_CLK3_50 " "Node \"FPGA_CLK3_50\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FPGA_CLK3_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574199233325 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "INMP621_mic_CLK " "Node \"INMP621_mic_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "INMP621_mic_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574199233325 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "INMP621_mic_DATA " "Node \"INMP621_mic_DATA\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "INMP621_mic_DATA" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574199233325 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[0\] " "Node \"KEY\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574199233325 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[1\] " "Node \"KEY\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574199233325 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED\[0\] " "Node \"LED\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LED\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574199233325 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED\[1\] " "Node \"LED\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LED\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574199233325 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED\[2\] " "Node \"LED\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LED\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574199233325 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED\[3\] " "Node \"LED\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LED\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574199233325 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED\[4\] " "Node \"LED\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LED\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574199233325 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED\[5\] " "Node \"LED\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LED\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574199233325 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED\[6\] " "Node \"LED\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LED\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574199233325 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED\[7\] " "Node \"LED\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LED\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574199233325 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[0\] " "Node \"SW\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574199233325 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[1\] " "Node \"SW\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574199233325 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[2\] " "Node \"SW\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574199233325 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[3\] " "Node \"SW\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574199233325 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TPA6130_i2c_SCL " "Node \"TPA6130_i2c_SCL\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TPA6130_i2c_SCL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574199233325 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TPA6130_i2c_SDA " "Node \"TPA6130_i2c_SDA\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TPA6130_i2c_SDA" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574199233325 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TPA6130_power_off " "Node \"TPA6130_power_off\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TPA6130_power_off" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574199233325 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1574199233325 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:10 " "Fitter preparation operations ending: elapsed time is 00:00:10" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1574199233327 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1574199236947 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1574199237148 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1574199238341 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1574199240744 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1574199241184 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1574199241184 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1574199242190 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "5 X45_Y0 X55_Y10 " "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X45_Y0 to location X55_Y10" {  } { { "loc" "" { Generic "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/" { { 1 { 0 "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X45_Y0 to location X55_Y10"} { { 12 { 0 ""} 45 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1574199245977 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1574199245977 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1574199246245 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1574199246245 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1574199246245 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1574199246247 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.26 " "Total time spent on timing analysis during the Fitter is 0.26 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1574199247577 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1574199247610 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1574199248033 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1574199248033 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1574199249094 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1574199251427 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1574199251622 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/output_files/DE10Nano_System.fit.smsg " "Generated suppressed messages file /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/output_files/DE10Nano_System.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1574199251696 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 366 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 366 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2520 " "Peak virtual memory: 2520 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1574199252231 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 19 14:34:12 2019 " "Processing ended: Tue Nov 19 14:34:12 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1574199252231 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:30 " "Elapsed time: 00:00:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1574199252231 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:54 " "Total CPU time (on all processors): 00:00:54" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1574199252231 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1574199252231 ""}
