#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000025c65054650 .scope module, "topFile" "topFile" 2 11;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
v0000025c650ee1c0_0 .var "A", 31 0;
v0000025c650ee620_0 .net "ALUOp_top", 1 0, v0000025c650cdb80_0;  1 drivers
v0000025c650eeda0_0 .var "ALUOut", 31 0;
v0000025c650eea80_0 .net "ALUResult_top", 31 0, v0000025c65080e50_0;  1 drivers
v0000025c650eed00_0 .net "ALUSrcA_top", 0 0, v0000025c650ce120_0;  1 drivers
v0000025c650ef660_0 .net "ALUSrcB_top", 1 0, v0000025c650cd540_0;  1 drivers
v0000025c650ef020_0 .net "AMux_out", 31 0, L_0000025c65149340;  1 drivers
v0000025c650ef340_0 .net "AND_out", 0 0, L_0000025c65085a80;  1 drivers
v0000025c650ee080_0 .var "B", 31 0;
v0000025c650ee120_0 .net "BMux_out", 31 0, L_0000025c65149700;  1 drivers
v0000025c650ef7a0_0 .var "DataReg", 31 0;
v0000025c650ef840_0 .net "IRWrite_top", 0 0, v0000025c650cdc20_0;  1 drivers
v0000025c650eeb20_0 .var "InstrReg", 31 0;
v0000025c650eef80_0 .net "IorD_top", 0 0, v0000025c650cd5e0_0;  1 drivers
v0000025c650ef8e0_0 .net "MemAddr_top", 31 0, L_0000025c650ef2a0;  1 drivers
v0000025c650ee800_0 .net "MemData_top", 31 0, L_0000025c651495c0;  1 drivers
v0000025c650ef980_0 .net "MemRead_top", 0 0, v0000025c650cdd60_0;  1 drivers
v0000025c650eee40_0 .net "MemWrite_top", 0 0, v0000025c650ccaa0_0;  1 drivers
v0000025c650efb60_0 .net "MemtoReg_top", 0 0, v0000025c650cdfe0_0;  1 drivers
v0000025c650ef200_0 .net "OR_out", 0 0, L_0000025c650867a0;  1 drivers
v0000025c650efe80_0 .var "OldPC", 31 0;
v0000025c650efac0_0 .net "PCSource_top", 0 0, v0000025c650cd680_0;  1 drivers
v0000025c650ee260_0 .net "PCWriteCond_top", 0 0, v0000025c650ccb40_0;  1 drivers
v0000025c650ee6c0_0 .net "PCWrite_top", 0 0, v0000025c650ccdc0_0;  1 drivers
v0000025c650efc00_0 .net "PC_inTop", 31 0, L_0000025c65149480;  1 drivers
v0000025c650efca0_0 .net "PC_outTop", 31 0, v0000025c650eb1e0_0;  1 drivers
v0000025c650eff20_0 .net "RegWrite_top", 0 0, v0000025c650cd720_0;  1 drivers
v0000025c650eeee0_0 .net "WrData_top", 31 0, L_0000025c6514a600;  1 drivers
v0000025c650ee3a0_0 .net "alucontrol_top", 3 0, v0000025c65081c10_0;  1 drivers
o0000025c65090658 .functor BUFZ 1, C4<z>; HiZ drive
v0000025c650ef160_0 .net "clk", 0 0, o0000025c65090658;  0 drivers
v0000025c650ef0c0_0 .net "imm_out_top", 31 0, v0000025c650cdf40_0;  1 drivers
v0000025c650ee300_0 .net "rdData1_top", 31 0, L_0000025c6514aba0;  1 drivers
v0000025c650ee8a0_0 .net "rdData2_top", 31 0, L_0000025c65149160;  1 drivers
o0000025c650906e8 .functor BUFZ 1, C4<z>; HiZ drive
v0000025c650ee440_0 .net "reset", 0 0, o0000025c650906e8;  0 drivers
v0000025c650ee760_0 .net "zero", 0 0, v0000025c65080310_0;  1 drivers
L_0000025c65149ac0 .part v0000025c650eeb20_0, 15, 5;
L_0000025c6514ad80 .part v0000025c650eeb20_0, 20, 5;
L_0000025c65149a20 .part v0000025c650eeb20_0, 7, 5;
L_0000025c6514a1a0 .part v0000025c650eeb20_0, 0, 7;
L_0000025c6514a880 .part v0000025c650eeb20_0, 30, 1;
L_0000025c65149d40 .part v0000025c650eeb20_0, 12, 3;
L_0000025c6514ae20 .part v0000025c650eeb20_0, 0, 7;
S_0000025c650547e0 .scope module, "ALU" "ALUunit" 2 70, 3 1 0, S_0000025c65054650;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "ALU_Result";
    .port_info 3 /INPUT 4 "aluControl";
    .port_info 4 /OUTPUT 1 "zero";
v0000025c65080e50_0 .var "ALU_Result", 31 0;
v0000025c650809f0_0 .net "a", 31 0, L_0000025c65149340;  alias, 1 drivers
v0000025c65081e90_0 .net "aluControl", 3 0, v0000025c65081c10_0;  alias, 1 drivers
v0000025c650812b0_0 .net "b", 31 0, L_0000025c65149700;  alias, 1 drivers
v0000025c65080310_0 .var "zero", 0 0;
E_0000025c650769a0 .event anyedge, v0000025c65080e50_0;
E_0000025c65076620 .event anyedge, v0000025c650812b0_0, v0000025c650809f0_0, v0000025c65081e90_0;
S_0000025c65036600 .scope module, "ALU_Control" "ALUControl" 2 69, 4 1 0, S_0000025c65054650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "fun7";
    .port_info 1 /INPUT 3 "fun3";
    .port_info 2 /INPUT 2 "ALUOp";
    .port_info 3 /OUTPUT 4 "control_out";
v0000025c65081b70_0 .net "ALUOp", 1 0, v0000025c650cdb80_0;  alias, 1 drivers
v0000025c65081c10_0 .var "control_out", 3 0;
v0000025c65080a90_0 .net "fun3", 2 0, L_0000025c65149d40;  1 drivers
v0000025c65080b30_0 .net "fun7", 0 0, L_0000025c6514a880;  1 drivers
E_0000025c65076860 .event anyedge, v0000025c65081b70_0, v0000025c65080b30_0, v0000025c65080a90_0;
S_0000025c65036790 .scope module, "ALU_Mux" "Mux5" 2 71, 5 35 0, S_0000025c65054650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 32 "i1";
    .port_info 2 /INPUT 32 "i2";
    .port_info 3 /OUTPUT 32 "out";
L_0000025c650f1718 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000025c65086810 .functor XNOR 1, v0000025c650cd680_0, L_0000025c650f1718, C4<0>, C4<0>;
L_0000025c650f1760 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0000025c65086730 .functor XNOR 1, v0000025c650cd680_0, L_0000025c650f1760, C4<0>, C4<0>;
v0000025c650803b0_0 .net/2u *"_ivl_0", 0 0, L_0000025c650f1718;  1 drivers
v0000025c65080c70_0 .net *"_ivl_10", 31 0, L_0000025c6514a2e0;  1 drivers
v0000025c65080450_0 .net *"_ivl_2", 0 0, L_0000025c65086810;  1 drivers
v0000025c65080d10_0 .net/2u *"_ivl_4", 0 0, L_0000025c650f1760;  1 drivers
v0000025c65080ef0_0 .net *"_ivl_6", 0 0, L_0000025c65086730;  1 drivers
L_0000025c650f17a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000025c65080f90_0 .net/2u *"_ivl_8", 31 0, L_0000025c650f17a8;  1 drivers
v0000025c650810d0_0 .net "i1", 31 0, v0000025c65080e50_0;  alias, 1 drivers
v0000025c6506ef20_0 .net "i2", 31 0, v0000025c650eeda0_0;  1 drivers
v0000025c650ce300_0 .net "out", 31 0, L_0000025c65149480;  alias, 1 drivers
v0000025c650ce260_0 .net "sel", 0 0, v0000025c650cd680_0;  alias, 1 drivers
L_0000025c6514a2e0 .functor MUXZ 32, L_0000025c650f17a8, v0000025c650eeda0_0, L_0000025c65086730, C4<>;
L_0000025c65149480 .functor MUXZ 32, L_0000025c6514a2e0, v0000025c65080e50_0, L_0000025c65086810, C4<>;
S_0000025c6503d090 .scope module, "AND" "and_gate" 2 77, 6 1 0, S_0000025c65054650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000025c65085a80 .functor AND 1, v0000025c65080310_0, v0000025c650ccb40_0, C4<1>, C4<1>;
v0000025c650cd7c0_0 .net "a", 0 0, v0000025c65080310_0;  alias, 1 drivers
v0000025c650cd040_0 .net "b", 0 0, v0000025c650ccb40_0;  alias, 1 drivers
v0000025c650cd900_0 .net "out", 0 0, L_0000025c65085a80;  alias, 1 drivers
S_0000025c6503d220 .scope module, "A_Mux" "Mux3" 2 67, 5 17 0, S_0000025c65054650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 32 "i1";
    .port_info 2 /INPUT 32 "i2";
    .port_info 3 /OUTPUT 32 "out";
L_0000025c650f14d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000025c65085a10 .functor XNOR 1, v0000025c650ce120_0, L_0000025c650f14d8, C4<0>, C4<0>;
L_0000025c650f1520 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0000025c650866c0 .functor XNOR 1, v0000025c650ce120_0, L_0000025c650f1520, C4<0>, C4<0>;
v0000025c650cd9a0_0 .net/2u *"_ivl_0", 0 0, L_0000025c650f14d8;  1 drivers
v0000025c650cdcc0_0 .net *"_ivl_10", 31 0, L_0000025c65149840;  1 drivers
v0000025c650ce3a0_0 .net *"_ivl_2", 0 0, L_0000025c65085a10;  1 drivers
v0000025c650ce080_0 .net/2u *"_ivl_4", 0 0, L_0000025c650f1520;  1 drivers
v0000025c650cda40_0 .net *"_ivl_6", 0 0, L_0000025c650866c0;  1 drivers
L_0000025c650f1568 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000025c650ce4e0_0 .net/2u *"_ivl_8", 31 0, L_0000025c650f1568;  1 drivers
v0000025c650cd220_0 .net "i1", 31 0, v0000025c650efe80_0;  1 drivers
v0000025c650ccfa0_0 .net "i2", 31 0, v0000025c650ee1c0_0;  1 drivers
v0000025c650cca00_0 .net "out", 31 0, L_0000025c65149340;  alias, 1 drivers
v0000025c650ce440_0 .net "sel", 0 0, v0000025c650ce120_0;  alias, 1 drivers
L_0000025c65149840 .functor MUXZ 32, L_0000025c650f1568, v0000025c650ee1c0_0, L_0000025c650866c0, C4<>;
L_0000025c65149340 .functor MUXZ 32, L_0000025c65149840, v0000025c650efe80_0, L_0000025c65085a10, C4<>;
S_0000025c650360d0 .scope module, "B_Mux" "Mux4" 2 68, 5 25 0, S_0000025c65054650;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "sel";
    .port_info 1 /INPUT 32 "i1";
    .port_info 2 /INPUT 32 "i2";
    .port_info 3 /INPUT 32 "i3";
    .port_info 4 /OUTPUT 32 "out";
L_0000025c650f15b0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000025c650ce800_0 .net/2u *"_ivl_0", 1 0, L_0000025c650f15b0;  1 drivers
v0000025c650cd4a0_0 .net *"_ivl_10", 0 0, L_0000025c6514a420;  1 drivers
L_0000025c650f1688 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000025c650cdae0_0 .net/2u *"_ivl_12", 31 0, L_0000025c650f1688;  1 drivers
v0000025c650ce580_0 .net *"_ivl_14", 31 0, L_0000025c65149c00;  1 drivers
v0000025c650cd0e0_0 .net *"_ivl_16", 31 0, L_0000025c6514a7e0;  1 drivers
v0000025c650ce620_0 .net *"_ivl_2", 0 0, L_0000025c65149660;  1 drivers
L_0000025c650f15f8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000025c650ce6c0_0 .net/2u *"_ivl_4", 1 0, L_0000025c650f15f8;  1 drivers
v0000025c650cd2c0_0 .net *"_ivl_6", 0 0, L_0000025c65149b60;  1 drivers
L_0000025c650f1640 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0000025c650cd360_0 .net/2u *"_ivl_8", 1 0, L_0000025c650f1640;  1 drivers
v0000025c650cc960_0 .net "i1", 31 0, v0000025c650ee080_0;  1 drivers
L_0000025c650f16d0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000025c650ce760_0 .net "i2", 31 0, L_0000025c650f16d0;  1 drivers
v0000025c650cd180_0 .net "i3", 31 0, v0000025c650cdf40_0;  alias, 1 drivers
v0000025c650cce60_0 .net "out", 31 0, L_0000025c65149700;  alias, 1 drivers
v0000025c650cd400_0 .net "sel", 1 0, v0000025c650cd540_0;  alias, 1 drivers
L_0000025c65149660 .cmp/eq 2, v0000025c650cd540_0, L_0000025c650f15b0;
L_0000025c65149b60 .cmp/eq 2, v0000025c650cd540_0, L_0000025c650f15f8;
L_0000025c6514a420 .cmp/eq 2, v0000025c650cd540_0, L_0000025c650f1640;
L_0000025c65149c00 .functor MUXZ 32, L_0000025c650f1688, v0000025c650cdf40_0, L_0000025c6514a420, C4<>;
L_0000025c6514a7e0 .functor MUXZ 32, L_0000025c65149c00, L_0000025c650f16d0, L_0000025c65149b60, C4<>;
L_0000025c65149700 .functor MUXZ 32, L_0000025c6514a7e0, v0000025c650ee080_0, L_0000025c65149660, C4<>;
S_0000025c65036260 .scope module, "ControlFSM" "Control_FSM" 2 73, 7 1 0, S_0000025c65054650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 7 "op";
    .port_info 3 /OUTPUT 1 "PCWriteCond";
    .port_info 4 /OUTPUT 1 "PCWrite";
    .port_info 5 /OUTPUT 1 "IorD";
    .port_info 6 /OUTPUT 1 "MemRead";
    .port_info 7 /OUTPUT 1 "MemWrite";
    .port_info 8 /OUTPUT 1 "MemtoReg";
    .port_info 9 /OUTPUT 1 "IRWrite";
    .port_info 10 /OUTPUT 1 "PCSource";
    .port_info 11 /OUTPUT 2 "ALUOp";
    .port_info 12 /OUTPUT 2 "ALUSrcB";
    .port_info 13 /OUTPUT 1 "ALUSrcA";
    .port_info 14 /OUTPUT 1 "RegWrite";
P_0000025c6504ade0 .param/l "s0" 0 7 9, C4<0000>;
P_0000025c6504ae18 .param/l "s1" 0 7 9, C4<0001>;
P_0000025c6504ae50 .param/l "s10" 0 7 11, C4<1010>;
P_0000025c6504ae88 .param/l "s2" 0 7 9, C4<0010>;
P_0000025c6504aec0 .param/l "s3" 0 7 9, C4<0011>;
P_0000025c6504aef8 .param/l "s4" 0 7 10, C4<0100>;
P_0000025c6504af30 .param/l "s5" 0 7 10, C4<0101>;
P_0000025c6504af68 .param/l "s6" 0 7 10, C4<0110>;
P_0000025c6504afa0 .param/l "s7" 0 7 10, C4<0111>;
P_0000025c6504afd8 .param/l "s8" 0 7 11, C4<1000>;
P_0000025c6504b010 .param/l "s9" 0 7 11, C4<1001>;
v0000025c650cdb80_0 .var "ALUOp", 1 0;
v0000025c650ce120_0 .var "ALUSrcA", 0 0;
v0000025c650cd540_0 .var "ALUSrcB", 1 0;
v0000025c650cdc20_0 .var "IRWrite", 0 0;
v0000025c650cd5e0_0 .var "IorD", 0 0;
v0000025c650cdd60_0 .var "MemRead", 0 0;
v0000025c650ccaa0_0 .var "MemWrite", 0 0;
v0000025c650cdfe0_0 .var "MemtoReg", 0 0;
v0000025c650cd680_0 .var "PCSource", 0 0;
v0000025c650ccdc0_0 .var "PCWrite", 0 0;
v0000025c650ccb40_0 .var "PCWriteCond", 0 0;
v0000025c650cd720_0 .var "RegWrite", 0 0;
v0000025c650ccbe0_0 .net "clk", 0 0, o0000025c65090658;  alias, 0 drivers
v0000025c650cd860_0 .var "nextState", 3 0;
v0000025c650cde00_0 .net "op", 6 0, L_0000025c6514ae20;  1 drivers
v0000025c650cdea0_0 .net "rst", 0 0, o0000025c650906e8;  alias, 0 drivers
v0000025c650ccf00_0 .var "state", 3 0;
E_0000025c65076c20 .event anyedge, v0000025c650ccf00_0;
E_0000025c65076d60 .event anyedge, v0000025c650ccf00_0, v0000025c650cde00_0;
E_0000025c65076fe0 .event posedge, v0000025c650cdea0_0, v0000025c650ccbe0_0;
S_0000025c6504b050 .scope module, "ImmeGen" "ImmGen" 2 66, 8 1 0, S_0000025c65054650;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "op";
    .port_info 1 /INPUT 32 "instr";
    .port_info 2 /OUTPUT 32 "imm_out";
v0000025c650cdf40_0 .var "imm_out", 31 0;
v0000025c650ce1c0_0 .net "instr", 31 0, v0000025c650eeb20_0;  1 drivers
v0000025c650ccc80_0 .net "op", 6 0, L_0000025c6514a1a0;  1 drivers
E_0000025c65077c60 .event anyedge, v0000025c650ccc80_0, v0000025c650ce1c0_0;
S_0000025c650488d0 .scope module, "MemDataMux" "Mux2" 2 47, 5 9 0, S_0000025c65054650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 32 "i1";
    .port_info 2 /INPUT 32 "i2";
    .port_info 3 /OUTPUT 32 "out";
L_0000025c650f11c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000025c65086570 .functor XNOR 1, v0000025c650cdfe0_0, L_0000025c650f11c0, C4<0>, C4<0>;
L_0000025c650f1208 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0000025c65085fc0 .functor XNOR 1, v0000025c650cdfe0_0, L_0000025c650f1208, C4<0>, C4<0>;
v0000025c650ccd20_0 .net/2u *"_ivl_0", 0 0, L_0000025c650f11c0;  1 drivers
v0000025c650eb0a0_0 .net *"_ivl_10", 31 0, L_0000025c651490c0;  1 drivers
v0000025c650eb640_0 .net *"_ivl_2", 0 0, L_0000025c65086570;  1 drivers
v0000025c650ebbe0_0 .net/2u *"_ivl_4", 0 0, L_0000025c650f1208;  1 drivers
v0000025c650ebc80_0 .net *"_ivl_6", 0 0, L_0000025c65085fc0;  1 drivers
L_0000025c650f1250 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000025c650eb000_0 .net/2u *"_ivl_8", 31 0, L_0000025c650f1250;  1 drivers
v0000025c650eb5a0_0 .net "i1", 31 0, v0000025c650eeda0_0;  alias, 1 drivers
v0000025c650ebd20_0 .net "i2", 31 0, v0000025c650ef7a0_0;  1 drivers
v0000025c650ea380_0 .net "out", 31 0, L_0000025c6514a600;  alias, 1 drivers
v0000025c650ebe60_0 .net "sel", 0 0, v0000025c650cdfe0_0;  alias, 1 drivers
L_0000025c651490c0 .functor MUXZ 32, L_0000025c650f1250, v0000025c650ef7a0_0, L_0000025c65085fc0, C4<>;
L_0000025c6514a600 .functor MUXZ 32, L_0000025c651490c0, v0000025c650eeda0_0, L_0000025c65086570, C4<>;
S_0000025c65048a60 .scope module, "Memory" "memory" 2 27, 9 1 0, S_0000025c65054650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "WrEn";
    .port_info 2 /INPUT 1 "RdEn";
    .port_info 3 /INPUT 32 "addr";
    .port_info 4 /INPUT 32 "WrData";
    .port_info 5 /OUTPUT 32 "MemData";
L_0000025c650f1130 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0000025c65086180 .functor XNOR 1, v0000025c650cdd60_0, L_0000025c650f1130, C4<0>, C4<0>;
v0000025c650ea4c0_0 .net "MemData", 31 0, L_0000025c651495c0;  alias, 1 drivers
v0000025c650eb3c0_0 .net "RdEn", 0 0, v0000025c650cdd60_0;  alias, 1 drivers
v0000025c650eb6e0_0 .net "WrData", 31 0, v0000025c650ee080_0;  alias, 1 drivers
v0000025c650ea560_0 .net "WrEn", 0 0, v0000025c650ccaa0_0;  alias, 1 drivers
v0000025c650ead80_0 .net/2u *"_ivl_0", 0 0, L_0000025c650f1130;  1 drivers
v0000025c650ea420_0 .net *"_ivl_2", 0 0, L_0000025c65086180;  1 drivers
v0000025c650ebaa0_0 .net *"_ivl_4", 31 0, L_0000025c6514ab00;  1 drivers
L_0000025c650f1178 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000025c650ebf00_0 .net/2u *"_ivl_6", 31 0, L_0000025c650f1178;  1 drivers
v0000025c650eae20_0 .net "addr", 31 0, L_0000025c650ef2a0;  alias, 1 drivers
v0000025c650ea1a0_0 .net "clk", 0 0, o0000025c65090658;  alias, 0 drivers
v0000025c650eb8c0 .array "ram", 0 63, 31 0;
E_0000025c650782e0 .event posedge, v0000025c650ccbe0_0;
L_0000025c6514ab00 .array/port v0000025c650eb8c0, L_0000025c650ef2a0;
L_0000025c651495c0 .functor MUXZ 32, L_0000025c650f1178, L_0000025c6514ab00, L_0000025c65086180, C4<>;
S_0000025c65043e30 .scope module, "OR" "or_gate" 2 78, 6 8 0, S_0000025c65054650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000025c650867a0 .functor OR 1, L_0000025c65085a80, v0000025c650ccdc0_0, C4<0>, C4<0>;
v0000025c650eace0_0 .net "a", 0 0, L_0000025c65085a80;  alias, 1 drivers
v0000025c650eb780_0 .net "b", 0 0, v0000025c650ccdc0_0;  alias, 1 drivers
v0000025c650eb140_0 .net "out", 0 0, L_0000025c650867a0;  alias, 1 drivers
S_0000025c65043fc0 .scope module, "PC" "Program_Counter" 2 25, 10 1 0, S_0000025c65054650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 32 "PC_in";
    .port_info 4 /OUTPUT 32 "PC_out";
v0000025c650eaec0_0 .net "PC_in", 31 0, L_0000025c65149480;  alias, 1 drivers
v0000025c650eb1e0_0 .var "PC_out", 31 0;
v0000025c650eaf60_0 .net "clk", 0 0, o0000025c65090658;  alias, 0 drivers
v0000025c650ea740_0 .net "en", 0 0, L_0000025c650867a0;  alias, 1 drivers
v0000025c650eb500_0 .net "reset", 0 0, o0000025c650906e8;  alias, 0 drivers
S_0000025c65043900 .scope module, "PC_Mux" "Mux1" 2 26, 5 1 0, S_0000025c65054650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 32 "i1";
    .port_info 2 /INPUT 32 "i2";
    .port_info 3 /OUTPUT 32 "out";
L_0000025c650f1058 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000025c65086500 .functor XNOR 1, v0000025c650cd5e0_0, L_0000025c650f1058, C4<0>, C4<0>;
L_0000025c650f10a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0000025c65086110 .functor XNOR 1, v0000025c650cd5e0_0, L_0000025c650f10a0, C4<0>, C4<0>;
v0000025c650eaa60_0 .net/2u *"_ivl_0", 0 0, L_0000025c650f1058;  1 drivers
v0000025c650ea600_0 .net *"_ivl_10", 31 0, L_0000025c650ee940;  1 drivers
v0000025c650ea240_0 .net *"_ivl_2", 0 0, L_0000025c65086500;  1 drivers
v0000025c650ea6a0_0 .net/2u *"_ivl_4", 0 0, L_0000025c650f10a0;  1 drivers
v0000025c650eb320_0 .net *"_ivl_6", 0 0, L_0000025c65086110;  1 drivers
L_0000025c650f10e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000025c650eb820_0 .net/2u *"_ivl_8", 31 0, L_0000025c650f10e8;  1 drivers
v0000025c650ea880_0 .net "i1", 31 0, v0000025c650eb1e0_0;  alias, 1 drivers
v0000025c650eb960_0 .net "i2", 31 0, v0000025c650eeda0_0;  alias, 1 drivers
v0000025c650eb280_0 .net "out", 31 0, L_0000025c650ef2a0;  alias, 1 drivers
v0000025c650ea7e0_0 .net "sel", 0 0, v0000025c650cd5e0_0;  alias, 1 drivers
L_0000025c650ee940 .functor MUXZ 32, L_0000025c650f10e8, v0000025c650eeda0_0, L_0000025c65086110, C4<>;
L_0000025c650ef2a0 .functor MUXZ 32, L_0000025c650ee940, v0000025c650eb1e0_0, L_0000025c65086500, C4<>;
S_0000025c65043a90 .scope module, "registerFile" "RegistersBlock" 2 48, 11 1 0, S_0000025c65054650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "wrEn";
    .port_info 2 /INPUT 5 "rdAddr1";
    .port_info 3 /INPUT 5 "rdAddr2";
    .port_info 4 /INPUT 5 "wrAddr";
    .port_info 5 /INPUT 32 "wrData";
    .port_info 6 /OUTPUT 32 "rdData1";
    .port_info 7 /OUTPUT 32 "rdData2";
v0000025c650eac40_0 .net *"_ivl_0", 31 0, L_0000025c65149980;  1 drivers
v0000025c650eba00_0 .net *"_ivl_10", 31 0, L_0000025c6514a060;  1 drivers
v0000025c650ebdc0_0 .net *"_ivl_12", 6 0, L_0000025c65149ca0;  1 drivers
L_0000025c650f1370 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000025c650ea9c0_0 .net *"_ivl_15", 1 0, L_0000025c650f1370;  1 drivers
v0000025c650eb460_0 .net *"_ivl_18", 31 0, L_0000025c65149de0;  1 drivers
L_0000025c650f13b8 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000025c650ebb40_0 .net *"_ivl_21", 26 0, L_0000025c650f13b8;  1 drivers
L_0000025c650f1400 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000025c650ea060_0 .net/2u *"_ivl_22", 31 0, L_0000025c650f1400;  1 drivers
v0000025c650ea100_0 .net *"_ivl_24", 0 0, L_0000025c651497a0;  1 drivers
L_0000025c650f1448 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000025c650ea2e0_0 .net/2u *"_ivl_26", 31 0, L_0000025c650f1448;  1 drivers
v0000025c650ea920_0 .net *"_ivl_28", 31 0, L_0000025c6514a740;  1 drivers
L_0000025c650f1298 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000025c650eab00_0 .net *"_ivl_3", 26 0, L_0000025c650f1298;  1 drivers
v0000025c650eaba0_0 .net *"_ivl_30", 6 0, L_0000025c65149520;  1 drivers
L_0000025c650f1490 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000025c650ef3e0_0 .net *"_ivl_33", 1 0, L_0000025c650f1490;  1 drivers
L_0000025c650f12e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000025c650efd40_0 .net/2u *"_ivl_4", 31 0, L_0000025c650f12e0;  1 drivers
v0000025c650ef480_0 .net *"_ivl_6", 0 0, L_0000025c6514a6a0;  1 drivers
L_0000025c650f1328 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000025c650efde0_0 .net/2u *"_ivl_8", 31 0, L_0000025c650f1328;  1 drivers
v0000025c650ef520_0 .net "clk", 0 0, o0000025c65090658;  alias, 0 drivers
v0000025c650ee9e0_0 .net "rdAddr1", 4 0, L_0000025c65149ac0;  1 drivers
v0000025c650ee4e0_0 .net "rdAddr2", 4 0, L_0000025c6514ad80;  1 drivers
v0000025c650ef5c0_0 .net "rdData1", 31 0, L_0000025c6514aba0;  alias, 1 drivers
v0000025c650efa20_0 .net "rdData2", 31 0, L_0000025c65149160;  alias, 1 drivers
v0000025c650eebc0 .array "reg_array", 0 31, 31 0;
v0000025c650ef700_0 .net "wrAddr", 4 0, L_0000025c65149a20;  1 drivers
v0000025c650ee580_0 .net "wrData", 31 0, L_0000025c6514a600;  alias, 1 drivers
v0000025c650eec60_0 .net "wrEn", 0 0, v0000025c650cd720_0;  alias, 1 drivers
L_0000025c65149980 .concat [ 5 27 0 0], L_0000025c65149ac0, L_0000025c650f1298;
L_0000025c6514a6a0 .cmp/eq 32, L_0000025c65149980, L_0000025c650f12e0;
L_0000025c6514a060 .array/port v0000025c650eebc0, L_0000025c65149ca0;
L_0000025c65149ca0 .concat [ 5 2 0 0], L_0000025c65149ac0, L_0000025c650f1370;
L_0000025c6514aba0 .functor MUXZ 32, L_0000025c6514a060, L_0000025c650f1328, L_0000025c6514a6a0, C4<>;
L_0000025c65149de0 .concat [ 5 27 0 0], L_0000025c6514ad80, L_0000025c650f13b8;
L_0000025c651497a0 .cmp/eq 32, L_0000025c65149de0, L_0000025c650f1400;
L_0000025c6514a740 .array/port v0000025c650eebc0, L_0000025c65149520;
L_0000025c65149520 .concat [ 5 2 0 0], L_0000025c6514ad80, L_0000025c650f1490;
L_0000025c65149160 .functor MUXZ 32, L_0000025c6514a740, L_0000025c650f1448, L_0000025c651497a0, C4<>;
    .scope S_0000025c65043fc0;
T_0 ;
    %wait E_0000025c65076fe0;
    %load/vec4 v0000025c650eb500_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000025c650eb1e0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000025c650ea740_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0000025c650eaec0_0;
    %assign/vec4 v0000025c650eb1e0_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000025c65048a60;
T_1 ;
    %pushi/vec4 26740403, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025c650eb8c0, 0, 4;
    %pushi/vec4 1077150387, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025c650eb8c0, 0, 4;
    %pushi/vec4 3240115, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025c650eb8c0, 0, 4;
    %pushi/vec4 5366323, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025c650eb8c0, 0, 4;
    %pushi/vec4 3836691, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025c650eb8c0, 0, 4;
    %pushi/vec4 1336467, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025c650eb8c0, 0, 4;
    %pushi/vec4 5436419, 28672, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025c650eb8c0, 0, 4;
    %pushi/vec4 4322435, 28672, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025c650eb8c0, 0, 4;
    %pushi/vec4 69, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025c650eb8c0, 0, 4;
    %pushi/vec4 9, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025c650eb8c0, 0, 4;
    %pushi/vec4 17638947, 0, 32;
    %ix/load 3, 32, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025c650eb8c0, 0, 4;
    %pushi/vec4 14886179, 0, 32;
    %ix/load 3, 36, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025c650eb8c0, 0, 4;
    %pushi/vec4 9733731, 0, 32;
    %ix/load 3, 40, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025c650eb8c0, 0, 4;
    %end;
    .thread T_1;
    .scope S_0000025c65048a60;
T_2 ;
    %wait E_0000025c650782e0;
    %load/vec4 v0000025c650ea560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0000025c650eb6e0_0;
    %ix/getv 3, v0000025c650eae20_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025c650eb8c0, 0, 4;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000025c65043a90;
T_3 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000025c650eebc0, 4, 0;
    %pushi/vec4 4, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000025c650eebc0, 4, 0;
    %pushi/vec4 2, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000025c650eebc0, 4, 0;
    %pushi/vec4 7, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000025c650eebc0, 4, 0;
    %pushi/vec4 53, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000025c650eebc0, 4, 0;
    %pushi/vec4 5, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000025c650eebc0, 4, 0;
    %pushi/vec4 3, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000025c650eebc0, 4, 0;
    %pushi/vec4 6, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000025c650eebc0, 4, 0;
    %pushi/vec4 12, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000025c650eebc0, 4, 0;
    %pushi/vec4 83, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000025c650eebc0, 4, 0;
    %pushi/vec4 82, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000025c650eebc0, 4, 0;
    %pushi/vec4 72, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000025c650eebc0, 4, 0;
    %pushi/vec4 19, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000025c650eebc0, 4, 0;
    %pushi/vec4 47, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000025c650eebc0, 4, 0;
    %pushi/vec4 48, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000025c650eebc0, 4, 0;
    %pushi/vec4 95, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000025c650eebc0, 4, 0;
    %pushi/vec4 255, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000025c650eebc0, 4, 0;
    %pushi/vec4 83, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000025c650eebc0, 4, 0;
    %pushi/vec4 75, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000025c650eebc0, 4, 0;
    %pushi/vec4 96, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000025c650eebc0, 4, 0;
    %pushi/vec4 67, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000025c650eebc0, 4, 0;
    %pushi/vec4 14, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000025c650eebc0, 4, 0;
    %pushi/vec4 46, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000025c650eebc0, 4, 0;
    %pushi/vec4 17, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000025c650eebc0, 4, 0;
    %pushi/vec4 64, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000025c650eebc0, 4, 0;
    %pushi/vec4 32, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000025c650eebc0, 4, 0;
    %pushi/vec4 7, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000025c650eebc0, 4, 0;
    %pushi/vec4 43, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000025c650eebc0, 4, 0;
    %pushi/vec4 56, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000025c650eebc0, 4, 0;
    %pushi/vec4 30, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000025c650eebc0, 4, 0;
    %pushi/vec4 21, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000025c650eebc0, 4, 0;
    %pushi/vec4 10, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000025c650eebc0, 4, 0;
    %end;
    .thread T_3;
    .scope S_0000025c65043a90;
T_4 ;
    %wait E_0000025c650782e0;
    %load/vec4 v0000025c650eec60_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.2, 9;
    %load/vec4 v0000025c650ef700_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_4.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0000025c650ee580_0;
    %load/vec4 v0000025c650ef700_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025c650eebc0, 0, 4;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000025c6504b050;
T_5 ;
    %wait E_0000025c65077c60;
    %load/vec4 v0000025c650ccc80_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %jmp T_5.4;
T_5.0 ;
    %load/vec4 v0000025c650ce1c0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0000025c650ce1c0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000025c650cdf40_0, 0;
    %jmp T_5.4;
T_5.1 ;
    %load/vec4 v0000025c650ce1c0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0000025c650ce1c0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000025c650cdf40_0, 0;
    %jmp T_5.4;
T_5.2 ;
    %load/vec4 v0000025c650ce1c0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0000025c650ce1c0_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000025c650ce1c0_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000025c650cdf40_0, 0;
    %jmp T_5.4;
T_5.3 ;
    %load/vec4 v0000025c650ce1c0_0;
    %parti/s 1, 31, 6;
    %replicate 19;
    %load/vec4 v0000025c650ce1c0_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000025c650ce1c0_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000025c650ce1c0_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %pad/u 32;
    %assign/vec4 v0000025c650cdf40_0, 0;
    %jmp T_5.4;
T_5.4 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0000025c65036600;
T_6 ;
    %wait E_0000025c65076860;
    %load/vec4 v0000025c65081b70_0;
    %load/vec4 v0000025c65080b30_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000025c65080a90_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000025c65081c10_0, 0;
    %jmp T_6.6;
T_6.0 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000025c65081c10_0, 0;
    %jmp T_6.6;
T_6.1 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000025c65081c10_0, 0;
    %jmp T_6.6;
T_6.2 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000025c65081c10_0, 0;
    %jmp T_6.6;
T_6.3 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000025c65081c10_0, 0;
    %jmp T_6.6;
T_6.4 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000025c65081c10_0, 0;
    %jmp T_6.6;
T_6.6 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000025c650547e0;
T_7 ;
    %wait E_0000025c65076620;
    %load/vec4 v0000025c65081e90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %jmp T_7.4;
T_7.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000025c65080310_0, 0;
    %load/vec4 v0000025c650809f0_0;
    %load/vec4 v0000025c650812b0_0;
    %and;
    %assign/vec4 v0000025c65080e50_0, 0;
    %jmp T_7.4;
T_7.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000025c65080310_0, 0;
    %load/vec4 v0000025c650809f0_0;
    %load/vec4 v0000025c650812b0_0;
    %or;
    %assign/vec4 v0000025c65080e50_0, 0;
    %jmp T_7.4;
T_7.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000025c65080310_0, 0;
    %load/vec4 v0000025c650809f0_0;
    %load/vec4 v0000025c650812b0_0;
    %add;
    %assign/vec4 v0000025c65080e50_0, 0;
    %jmp T_7.4;
T_7.3 ;
    %load/vec4 v0000025c650809f0_0;
    %load/vec4 v0000025c650812b0_0;
    %sub;
    %assign/vec4 v0000025c65080e50_0, 0;
    %jmp T_7.4;
T_7.4 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0000025c650547e0;
T_8 ;
    %wait E_0000025c650769a0;
    %load/vec4 v0000025c65080e50_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025c65080310_0, 0;
T_8.0 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0000025c65036260;
T_9 ;
    %wait E_0000025c65076fe0;
    %load/vec4 v0000025c650cdea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000025c650ccf00_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0000025c650cd860_0;
    %assign/vec4 v0000025c650ccf00_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0000025c65036260;
T_10 ;
    %wait E_0000025c65076d60;
    %load/vec4 v0000025c650ccf00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_10.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_10.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_10.10, 6;
    %jmp T_10.11;
T_10.0 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000025c650cd860_0, 0, 4;
    %jmp T_10.11;
T_10.1 ;
    %load/vec4 v0000025c650cde00_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_10.12, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_10.13, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_10.14, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_10.15, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_10.16, 6;
    %jmp T_10.17;
T_10.12 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0000025c650cd860_0, 0, 4;
    %jmp T_10.17;
T_10.13 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000025c650cd860_0, 0, 4;
    %jmp T_10.17;
T_10.14 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000025c650cd860_0, 0, 4;
    %jmp T_10.17;
T_10.15 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0000025c650cd860_0, 0, 4;
    %jmp T_10.17;
T_10.16 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0000025c650cd860_0, 0, 4;
    %jmp T_10.17;
T_10.17 ;
    %pop/vec4 1;
    %jmp T_10.11;
T_10.2 ;
    %load/vec4 v0000025c650cde00_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_10.18, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_10.19, 6;
    %jmp T_10.20;
T_10.18 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0000025c650cd860_0, 0, 4;
    %jmp T_10.20;
T_10.19 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0000025c650cd860_0, 0, 4;
    %jmp T_10.20;
T_10.20 ;
    %pop/vec4 1;
    %jmp T_10.11;
T_10.3 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000025c650cd860_0, 0, 4;
    %jmp T_10.11;
T_10.4 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000025c650cd860_0, 0, 4;
    %jmp T_10.11;
T_10.5 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000025c650cd860_0, 0, 4;
    %jmp T_10.11;
T_10.6 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0000025c650cd860_0, 0, 4;
    %jmp T_10.11;
T_10.7 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000025c650cd860_0, 0, 4;
    %jmp T_10.11;
T_10.8 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000025c650cd860_0, 0, 4;
    %jmp T_10.11;
T_10.9 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0000025c650cd860_0, 0, 4;
    %jmp T_10.11;
T_10.10 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0000025c650cd860_0, 0, 4;
    %jmp T_10.11;
T_10.11 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0000025c65036260;
T_11 ;
    %wait E_0000025c65076c20;
    %load/vec4 v0000025c650ccf00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_11.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_11.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_11.9, 6;
    %jmp T_11.10;
T_11.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025c650ccb40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025c650ccdc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025c650cd5e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025c650cdd60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025c650ccaa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025c650cdfe0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025c650cdc20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025c650cd680_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000025c650cdb80_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000025c650cd540_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025c650ce120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025c650cd720_0, 0, 1;
    %jmp T_11.10;
T_11.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025c650ccb40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025c650ccdc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025c650cd5e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025c650cdd60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025c650ccaa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025c650cdfe0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025c650cdc20_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0000025c650cd680_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000025c650cdb80_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000025c650cd540_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025c650ce120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025c650cd720_0, 0, 1;
    %jmp T_11.10;
T_11.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025c650ccb40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025c650ccdc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025c650cd5e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025c650cdd60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025c650ccaa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025c650cdfe0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025c650cdc20_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0000025c650cd680_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000025c650cdb80_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000025c650cd540_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025c650ce120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025c650cd720_0, 0, 1;
    %jmp T_11.10;
T_11.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025c650ccb40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025c650ccdc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025c650cd5e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025c650cdd60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025c650ccaa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025c650cdfe0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025c650cdc20_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0000025c650cd680_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000025c650cdb80_0, 0, 2;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0000025c650cd540_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025c650ce120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025c650cd720_0, 0, 1;
    %jmp T_11.10;
T_11.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025c650ccb40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025c650ccdc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025c650cd5e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025c650cdd60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025c650ccaa0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025c650cdfe0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025c650cdc20_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0000025c650cd680_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000025c650cdb80_0, 0, 2;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0000025c650cd540_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025c650ce120_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025c650cd720_0, 0, 1;
    %jmp T_11.10;
T_11.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025c650ccb40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025c650ccdc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025c650cd5e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025c650cdd60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025c650ccaa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025c650cdfe0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025c650cdc20_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0000025c650cd680_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000025c650cdb80_0, 0, 2;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0000025c650cd540_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025c650ce120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025c650cd720_0, 0, 1;
    %jmp T_11.10;
T_11.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025c650ccb40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025c650ccdc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025c650cd5e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025c650cdd60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025c650ccaa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025c650cdfe0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025c650cdc20_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0000025c650cd680_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000025c650cdb80_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000025c650cd540_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025c650ce120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025c650cd720_0, 0, 1;
    %jmp T_11.10;
T_11.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025c650ccb40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025c650ccdc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025c650cd5e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025c650cdd60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025c650ccaa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025c650cdfe0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025c650cdc20_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0000025c650cd680_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000025c650cdb80_0, 0, 2;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0000025c650cd540_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025c650ce120_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025c650cd720_0, 0, 1;
    %jmp T_11.10;
T_11.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025c650ccb40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025c650ccdc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025c650cd5e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025c650cdd60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025c650ccaa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025c650cdfe0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025c650cdc20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025c650cd680_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000025c650cdb80_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000025c650cd540_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025c650ce120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025c650cd720_0, 0, 1;
    %jmp T_11.10;
T_11.9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025c650ccb40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025c650ccdc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025c650cd5e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025c650cdd60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025c650ccaa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025c650cdfe0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025c650cdc20_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0000025c650cd680_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000025c650cdb80_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000025c650cd540_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025c650ce120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025c650cd720_0, 0, 1;
    %jmp T_11.10;
T_11.10 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0000025c65054650;
T_12 ;
    %wait E_0000025c65076fe0;
    %load/vec4 v0000025c650ee440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000025c650eeb20_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000025c650ef7a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000025c650efe80_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0000025c650ef840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0000025c650ee800_0;
    %assign/vec4 v0000025c650eeb20_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %load/vec4 v0000025c650ee800_0;
    %assign/vec4 v0000025c650ef7a0_0, 0;
    %load/vec4 v0000025c650efca0_0;
    %assign/vec4 v0000025c650efe80_0, 0;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0000025c65054650;
T_13 ;
    %wait E_0000025c65076fe0;
    %load/vec4 v0000025c650ee440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000025c650ee1c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000025c650ee080_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000025c650eeda0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0000025c650ee300_0;
    %assign/vec4 v0000025c650ee1c0_0, 0;
    %load/vec4 v0000025c650ee8a0_0;
    %assign/vec4 v0000025c650ee080_0, 0;
    %load/vec4 v0000025c650eea80_0;
    %assign/vec4 v0000025c650eeda0_0, 0;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "top.v";
    "./ALUunit.v";
    "./ALU_Control.v";
    "./Muxes.v";
    "./Gates.v";
    "./ControlFSM.v";
    "./ImmGen.v";
    "./Memory.v";
    "./ProgramCounter.v";
    "./RegisterFile.v";
