#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20250103-36-gea26587b5)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
S_0x5b28230277e0 .scope module, "uart_tb" "uart_tb" 2 3;
 .timescale -9 -11;
P_0x5b282303a890 .param/l "NUM_TESTS" 0 2 28, +C4<00000000000000000000000000101011>;
P_0x5b282303a8d0 .param/l "c_BIT_PERIOD" 0 2 10, +C4<00000000000000000010000111111100>;
P_0x5b282303a910 .param/l "c_CLKS_PER_BIT" 0 2 9, +C4<00000000000000000000000001010111>;
P_0x5b282303a950 .param/l "c_CLOCK_PERIOD_NS" 0 2 8, +C4<00000000000000000000000001100100>;
v0x5b282306ad30_0 .var "expected_byte", 7 0;
v0x5b282306ae30_0 .var/i "fail_count", 31 0;
v0x5b282306af10_0 .var/i "i", 31 0;
v0x5b282306afd0_0 .var/i "pass_count", 31 0;
v0x5b282306b0b0_0 .var "r_clock", 0 0;
v0x5b282306b1f0_0 .var "r_rx_serial", 0 0;
v0x5b282306b290_0 .var "r_tx_byte", 7 0;
v0x5b282306b330_0 .var "r_tx_dv", 0 0;
v0x5b282306b3d0 .array "test_bytes", 0 42, 7 0;
v0x5b282306b500_0 .var/i "test_count", 31 0;
v0x5b282306b5c0_0 .net "w_rx_byte", 7 0, L_0x5b28230472d0;  1 drivers
v0x5b282306b680_0 .net "w_rx_dv", 0 0, L_0x5b2823046170;  1 drivers
v0x5b282306b750_0 .net "w_tx_done", 0 0, L_0x5b2823045ea0;  1 drivers
v0x5b282306b820_0 .net "w_tx_serial", 0 0, v0x5b2823069ef0_0;  1 drivers
E_0x5b2823025f20 .event anyedge, v0x5b2823045ff0_0;
S_0x5b2822fe5d40 .scope module, "UART_RX_INST" "uart_rx" 2 48, 3 1 0, S_0x5b28230277e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_rx_serial";
    .port_info 2 /OUTPUT 1 "o_rx_dv";
    .port_info 3 /OUTPUT 8 "o_rx_byte";
P_0x5b2822fe5ed0 .param/l "CLKS_PER_BIT" 0 3 2, +C4<00000000000000000000000001010111>;
P_0x5b2822fe5f10 .param/l "s_CLEANUP" 1 3 15, C4<100>;
P_0x5b2822fe5f50 .param/l "s_IDLE" 1 3 11, C4<000>;
P_0x5b2822fe5f90 .param/l "s_RX_DATA" 1 3 13, C4<010>;
P_0x5b2822fe5fd0 .param/l "s_RX_START" 1 3 12, C4<001>;
P_0x5b2822fe6010 .param/l "s_RX_STOP" 1 3 14, C4<011>;
L_0x5b2823046170 .functor BUFZ 1, v0x5b2823069230_0, C4<0>, C4<0>, C4<0>;
L_0x5b28230472d0 .functor BUFZ 8, v0x5b28230179f0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x5b2823045150_0 .net "i_clk", 0 0, v0x5b282306b0b0_0;  1 drivers
v0x5b28230455e0_0 .net "i_rx_serial", 0 0, v0x5b282306b1f0_0;  1 drivers
v0x5b2823045970_0 .net "o_rx_byte", 7 0, L_0x5b28230472d0;  alias, 1 drivers
v0x5b2823045ff0_0 .net "o_rx_dv", 0 0, L_0x5b2823046170;  alias, 1 drivers
v0x5b28230462c0_0 .var "r_bit_index", 2 0;
v0x5b2823048170_0 .var "r_clk_count", 7 0;
v0x5b28230179f0_0 .var "r_rx_byte", 7 0;
v0x5b28230690b0_0 .var "r_rx_data", 0 0;
v0x5b2823069170_0 .var "r_rx_data_r", 0 0;
v0x5b2823069230_0 .var "r_rx_dv", 0 0;
v0x5b28230692f0_0 .var "r_sm_main", 2 0;
E_0x5b2823025b80 .event posedge, v0x5b2823045150_0;
S_0x5b2823069450 .scope module, "UART_TX_INST" "uart_tx" 2 38, 4 1 0, S_0x5b28230277e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_tx_dv";
    .port_info 2 /INPUT 8 "i_tx_byte";
    .port_info 3 /OUTPUT 1 "o_tx_active";
    .port_info 4 /OUTPUT 1 "o_tx_serial";
    .port_info 5 /OUTPUT 1 "o_tx_done";
P_0x5b2823069600 .param/l "CLKS_PER_BIT" 0 4 2, +C4<00000000000000000000000001010111>;
P_0x5b2823069640 .param/l "s_CLEANUP" 1 4 17, C4<100>;
P_0x5b2823069680 .param/l "s_IDLE" 1 4 13, C4<000>;
P_0x5b28230696c0 .param/l "s_TX_DATA" 1 4 15, C4<010>;
P_0x5b2823069700 .param/l "s_TX_START" 1 4 14, C4<001>;
P_0x5b2823069740 .param/l "s_TX_STOP" 1 4 16, C4<011>;
L_0x5b2823045860 .functor BUFZ 1, v0x5b282306a250_0, C4<0>, C4<0>, C4<0>;
L_0x5b2823045ea0 .functor BUFZ 1, v0x5b282306a3f0_0, C4<0>, C4<0>, C4<0>;
v0x5b2823069b70_0 .net "i_clk", 0 0, v0x5b282306b0b0_0;  alias, 1 drivers
v0x5b2823069c10_0 .net "i_tx_byte", 7 0, v0x5b282306b290_0;  1 drivers
v0x5b2823069cd0_0 .net "i_tx_dv", 0 0, v0x5b282306b330_0;  1 drivers
v0x5b2823069d70_0 .net "o_tx_active", 0 0, L_0x5b2823045860;  1 drivers
v0x5b2823069e30_0 .net "o_tx_done", 0 0, L_0x5b2823045ea0;  alias, 1 drivers
v0x5b2823069ef0_0 .var "o_tx_serial", 0 0;
v0x5b2823069fb0_0 .var "r_bit_index", 2 0;
v0x5b282306a090_0 .var "r_clk_count", 7 0;
v0x5b282306a170_0 .var "r_sm_main", 2 0;
v0x5b282306a250_0 .var "r_tx_active", 0 0;
v0x5b282306a310_0 .var "r_tx_data", 7 0;
v0x5b282306a3f0_0 .var "r_tx_done", 0 0;
S_0x5b282306a570 .scope task, "UART_WRITE_BYTE" "UART_WRITE_BYTE" 2 57, 2 57 0, S_0x5b28230277e0;
 .timescale -9 -11;
v0x5b282306a700_0 .var "i_data", 7 0;
v0x5b282306a7e0_0 .var/i "ii", 31 0;
TD_uart_tb.UART_WRITE_BYTE ;
    %vpi_call 2 61 "$display", "Sending byte 0x%02h to RX", v0x5b282306a700_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b282306b1f0_0, 0;
    %delay 870000, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5b282306a7e0_0, 0, 32;
T_0.0 ; Top of for-loop
    %load/vec4 v0x5b282306a7e0_0;
    %cmpi/s 8, 0, 32;
	  %jmp/0xz T_0.1, 5;
    %load/vec4 v0x5b282306a700_0;
    %load/vec4 v0x5b282306a7e0_0;
    %part/s 1;
    %assign/vec4 v0x5b282306b1f0_0, 0;
    %delay 870000, 0;
T_0.2 ; for-loop step statement
    %load/vec4 v0x5b282306a7e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5b282306a7e0_0, 0, 32;
    %jmp T_0.0;
T_0.1 ; for-loop exit label
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5b282306b1f0_0, 0;
    %delay 870000, 0;
    %end;
S_0x5b282306a8c0 .scope task, "WAIT_FOR_TX" "WAIT_FOR_TX" 2 80, 2 80 0, S_0x5b28230277e0;
 .timescale -9 -11;
v0x5b282306aa90_0 .var/i "bit_count", 31 0;
v0x5b282306ab90_0 .var "captured_byte", 7 0;
v0x5b282306ac70_0 .var "expected", 7 0;
E_0x5b2823025750 .event anyedge, v0x5b2823069ef0_0;
TD_uart_tb.WAIT_FOR_TX ;
    %vpi_call 2 85 "$display", "Waiting for TX to transmit 0x%02h", v0x5b282306ac70_0 {0 0 0};
T_1.3 ;
    %load/vec4 v0x5b282306b820_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_1.4, 6;
    %wait E_0x5b2823025750;
    %jmp T_1.3;
T_1.4 ;
    %delay 435000, 0;
    %load/vec4 v0x5b282306b820_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_1.5, 6;
    %vpi_call 2 92 "$display", "ERROR: Start bit not detected correctly" {0 0 0};
    %load/vec4 v0x5b282306ae30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5b282306ae30_0, 0, 32;
    %disable S_0x5b282306a8c0;
T_1.5 ;
    %delay 870000, 0;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5b282306ab90_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5b282306aa90_0, 0, 32;
T_1.7 ; Top of for-loop
    %load/vec4 v0x5b282306aa90_0;
    %cmpi/s 8, 0, 32;
	  %jmp/0xz T_1.8, 5;
    %load/vec4 v0x5b282306b820_0;
    %ix/getv/s 4, v0x5b282306aa90_0;
    %store/vec4 v0x5b282306ab90_0, 4, 1;
    %delay 870000, 0;
T_1.9 ; for-loop step statement
    %load/vec4 v0x5b282306aa90_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5b282306aa90_0, 0, 32;
    %jmp T_1.7;
T_1.8 ; for-loop exit label
    %load/vec4 v0x5b282306b820_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_1.10, 6;
    %vpi_call 2 108 "$display", "ERROR: Stop bit not detected correctly" {0 0 0};
    %load/vec4 v0x5b282306ae30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5b282306ae30_0, 0, 32;
    %disable S_0x5b282306a8c0;
T_1.10 ;
    %load/vec4 v0x5b282306b500_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5b282306b500_0, 0, 32;
    %load/vec4 v0x5b282306ab90_0;
    %load/vec4 v0x5b282306ac70_0;
    %cmp/e;
    %jmp/0xz  T_1.12, 4;
    %vpi_call 2 116 "$display", "PASS: TX correctly transmitted 0x%02h", v0x5b282306ab90_0 {0 0 0};
    %load/vec4 v0x5b282306afd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5b282306afd0_0, 0, 32;
    %jmp T_1.13;
T_1.12 ;
    %vpi_call 2 119 "$display", "FAIL: TX transmitted 0x%02h, expected 0x%02h", v0x5b282306ab90_0, v0x5b282306ac70_0 {0 0 0};
    %load/vec4 v0x5b282306ae30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5b282306ae30_0, 0, 32;
T_1.13 ;
    %end;
    .scope S_0x5b2823069450;
T_2 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5b282306a170_0, 0, 3;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5b282306a090_0, 0, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5b2823069fb0_0, 0, 3;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5b282306a310_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b282306a3f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b282306a250_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0x5b2823069450;
T_3 ;
    %wait E_0x5b2823025b80;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5b282306a170_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5b282306a090_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5b2823069fb0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5b282306a310_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b282306a3f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b282306a250_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5b2823069ef0_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_0x5b2822fe5d40;
T_4 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5b28230692f0_0, 0, 3;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5b2823048170_0, 0, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5b28230462c0_0, 0, 3;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5b28230179f0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b2823069230_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b2823069170_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b28230690b0_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_0x5b2822fe5d40;
T_5 ;
    %wait E_0x5b2823025b80;
    %load/vec4 v0x5b28230455e0_0;
    %assign/vec4 v0x5b2823069170_0, 0;
    %load/vec4 v0x5b2823069170_0;
    %assign/vec4 v0x5b28230690b0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5b28230692f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5b2823048170_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5b28230462c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5b28230179f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b2823069230_0, 0;
    %jmp T_5;
    .thread T_5;
    .scope S_0x5b28230277e0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b282306b0b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b282306b330_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5b282306b290_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b282306b1f0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5b282306b500_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5b282306afd0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5b282306ae30_0, 0, 32;
    %end;
    .thread T_6;
    .scope S_0x5b28230277e0;
T_7 ;
    %delay 5000, 0;
    %load/vec4 v0x5b282306b0b0_0;
    %nor/r;
    %assign/vec4 v0x5b282306b0b0_0, 0;
    %jmp T_7;
    .thread T_7;
    .scope S_0x5b28230277e0;
T_8 ;
    %vpi_call 2 127 "$display", "Starting UART Tests..." {0 0 0};
    %vpi_call 2 128 "$dumpfile", "uart_tb.vcd" {0 0 0};
    %vpi_call 2 129 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5b28230277e0 {0 0 0};
    %pushi/vec4 85, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b282306b3d0, 4, 0;
    %pushi/vec4 170, 0, 8;
    %ix/load 4, 36, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b282306b3d0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 37, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b282306b3d0, 4, 0;
    %pushi/vec4 255, 0, 8;
    %ix/load 4, 38, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b282306b3d0, 4, 0;
    %pushi/vec4 15, 0, 8;
    %ix/load 4, 39, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b282306b3d0, 4, 0;
    %pushi/vec4 240, 0, 8;
    %ix/load 4, 40, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b282306b3d0, 4, 0;
    %pushi/vec4 60, 0, 8;
    %ix/load 4, 41, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b282306b3d0, 4, 0;
    %pushi/vec4 195, 0, 8;
    %ix/load 4, 42, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b282306b3d0, 4, 0;
    %pushi/vec4 10, 0, 32;
T_8.0 %dup/vec4;
    %cmpi/s 0, 0, 32;
    %jmp/1xz T_8.1, 5;
    %jmp/1 T_8.1, 4;
    %subi 1, 0, 32;
    %wait E_0x5b2823025b80;
    %jmp T_8.0;
T_8.1 ;
    %pop/vec4 1;
    %vpi_call 2 145 "$display", "\012=== Testing UART Transmitter ===" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5b282306af10_0, 0, 32;
T_8.2 ; Top of for-loop
    %load/vec4 v0x5b282306af10_0;
    %cmpi/s 8, 0, 32;
	  %jmp/0xz T_8.3, 5;
    %fork t_1, S_0x5b28230277e0;
    %fork t_2, S_0x5b28230277e0;
    %join;
    %join;
    %jmp t_0;
t_1 ;
    %wait E_0x5b2823025b80;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5b282306b330_0, 0;
    %ix/getv/s 4, v0x5b282306af10_0;
    %load/vec4a v0x5b282306b3d0, 4;
    %assign/vec4 v0x5b282306b290_0, 0;
    %wait E_0x5b2823025b80;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b282306b330_0, 0;
    %end;
t_2 ;
    %ix/getv/s 4, v0x5b282306af10_0;
    %load/vec4a v0x5b282306b3d0, 4;
    %store/vec4 v0x5b282306ac70_0, 0, 8;
    %fork TD_uart_tb.WAIT_FOR_TX, S_0x5b282306a8c0;
    %join;
    %end;
    .scope S_0x5b28230277e0;
t_0 ;
    %pushi/vec4 100, 0, 32;
T_8.5 %dup/vec4;
    %cmpi/s 0, 0, 32;
    %jmp/1xz T_8.6, 5;
    %jmp/1 T_8.6, 4;
    %subi 1, 0, 32;
    %wait E_0x5b2823025b80;
    %jmp T_8.5;
T_8.6 ;
    %pop/vec4 1;
T_8.4 ; for-loop step statement
    %load/vec4 v0x5b282306af10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5b282306af10_0, 0, 32;
    %jmp T_8.2;
T_8.3 ; for-loop exit label
    %vpi_call 2 167 "$display", "\012=== Testing UART Receiver ===" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5b282306af10_0, 0, 32;
T_8.7 ; Top of for-loop
    %load/vec4 v0x5b282306af10_0;
    %cmpi/s 8, 0, 32;
	  %jmp/0xz T_8.8, 5;
    %fork t_4, S_0x5b28230277e0;
    %fork t_5, S_0x5b28230277e0;
    %join;
    %join;
    %jmp t_3;
t_4 ;
    %ix/getv/s 4, v0x5b282306af10_0;
    %load/vec4a v0x5b282306b3d0, 4;
    %store/vec4 v0x5b282306a700_0, 0, 8;
    %fork TD_uart_tb.UART_WRITE_BYTE, S_0x5b282306a570;
    %join;
    %end;
t_5 ;
    %ix/getv/s 4, v0x5b282306af10_0;
    %load/vec4a v0x5b282306b3d0, 4;
    %store/vec4 v0x5b282306ad30_0, 0, 8;
T_8.10 ;
    %load/vec4 v0x5b282306b680_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_8.11, 6;
    %wait E_0x5b2823025f20;
    %jmp T_8.10;
T_8.11 ;
    %wait E_0x5b2823025b80;
    %load/vec4 v0x5b282306b500_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5b282306b500_0, 0, 32;
    %load/vec4 v0x5b282306b5c0_0;
    %load/vec4 v0x5b282306ad30_0;
    %cmp/e;
    %jmp/0xz  T_8.12, 4;
    %vpi_call 2 182 "$display", "PASS: RX correctly received 0x%02h", v0x5b282306b5c0_0 {0 0 0};
    %load/vec4 v0x5b282306afd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5b282306afd0_0, 0, 32;
    %jmp T_8.13;
T_8.12 ;
    %vpi_call 2 185 "$display", "FAIL: RX received 0x%02h, expected 0x%02h", v0x5b282306b5c0_0, v0x5b282306ad30_0 {0 0 0};
    %load/vec4 v0x5b282306ae30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5b282306ae30_0, 0, 32;
T_8.13 ;
    %end;
    .scope S_0x5b28230277e0;
t_3 ;
T_8.14 ;
    %load/vec4 v0x5b282306b680_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_8.15, 6;
    %wait E_0x5b2823025f20;
    %jmp T_8.14;
T_8.15 ;
    %pushi/vec4 100, 0, 32;
T_8.16 %dup/vec4;
    %cmpi/s 0, 0, 32;
    %jmp/1xz T_8.17, 5;
    %jmp/1 T_8.17, 4;
    %subi 1, 0, 32;
    %wait E_0x5b2823025b80;
    %jmp T_8.16;
T_8.17 ;
    %pop/vec4 1;
T_8.9 ; for-loop step statement
    %load/vec4 v0x5b282306af10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5b282306af10_0, 0, 32;
    %jmp T_8.7;
T_8.8 ; for-loop exit label
    %vpi_call 2 197 "$display", "\012=== Testing UART Loopback ===" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5b282306af10_0, 0, 32;
T_8.18 ; Top of for-loop
    %load/vec4 v0x5b282306af10_0;
    %cmpi/s 4, 0, 32;
	  %jmp/0xz T_8.19, 5;
    %fork t_7, S_0x5b28230277e0;
    %fork t_8, S_0x5b28230277e0;
    %fork t_9, S_0x5b28230277e0;
    %join;
    %join;
    %join;
    %jmp t_6;
t_7 ;
    %wait E_0x5b2823025b80;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5b282306b330_0, 0;
    %ix/getv/s 4, v0x5b282306af10_0;
    %load/vec4a v0x5b282306b3d0, 4;
    %assign/vec4 v0x5b282306b290_0, 0;
    %wait E_0x5b2823025b80;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b282306b330_0, 0;
    %end;
t_8 ;
T_8.21 ;
    %wait E_0x5b2823025b80;
    %load/vec4 v0x5b282306b820_0;
    %assign/vec4 v0x5b282306b1f0_0, 0;
    %jmp T_8.21;
T_8.22 ;
    %end;
t_9 ;
    %ix/getv/s 4, v0x5b282306af10_0;
    %load/vec4a v0x5b282306b3d0, 4;
    %store/vec4 v0x5b282306ad30_0, 0, 8;
T_8.23 ;
    %load/vec4 v0x5b282306b680_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_8.24, 6;
    %wait E_0x5b2823025f20;
    %jmp T_8.23;
T_8.24 ;
    %wait E_0x5b2823025b80;
    %load/vec4 v0x5b282306b500_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5b282306b500_0, 0, 32;
    %load/vec4 v0x5b282306b5c0_0;
    %load/vec4 v0x5b282306ad30_0;
    %cmp/e;
    %jmp/0xz  T_8.25, 4;
    %vpi_call 2 223 "$display", "PASS: Loopback test 0x%02h", v0x5b282306b5c0_0 {0 0 0};
    %load/vec4 v0x5b282306afd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5b282306afd0_0, 0, 32;
    %jmp T_8.26;
T_8.25 ;
    %vpi_call 2 226 "$display", "FAIL: Loopback test got 0x%02h, expected 0x%02h", v0x5b282306b5c0_0, v0x5b282306ad30_0 {0 0 0};
    %load/vec4 v0x5b282306ae30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5b282306ae30_0, 0, 32;
T_8.26 ;
    %end;
    .scope S_0x5b28230277e0;
t_6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5b282306b1f0_0, 0;
T_8.27 ;
    %load/vec4 v0x5b282306b680_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_8.28, 6;
    %wait E_0x5b2823025f20;
    %jmp T_8.27;
T_8.28 ;
    %pushi/vec4 200, 0, 32;
T_8.29 %dup/vec4;
    %cmpi/s 0, 0, 32;
    %jmp/1xz T_8.30, 5;
    %jmp/1 T_8.30, 4;
    %subi 1, 0, 32;
    %wait E_0x5b2823025b80;
    %jmp T_8.29;
T_8.30 ;
    %pop/vec4 1;
T_8.20 ; for-loop step statement
    %load/vec4 v0x5b282306af10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5b282306af10_0, 0, 32;
    %jmp T_8.18;
T_8.19 ; for-loop exit label
    %vpi_call 2 239 "$display", "\012=== Test Results ===" {0 0 0};
    %vpi_call 2 240 "$display", "Total Tests: %0d", v0x5b282306b500_0 {0 0 0};
    %vpi_call 2 241 "$display", "Passed: %0d", v0x5b282306afd0_0 {0 0 0};
    %vpi_call 2 242 "$display", "Failed: %0d", v0x5b282306ae30_0 {0 0 0};
    %load/vec4 v0x5b282306ae30_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.31, 4;
    %vpi_call 2 245 "$display", "*** ALL TESTS PASSED! ***" {0 0 0};
    %jmp T_8.32;
T_8.31 ;
    %vpi_call 2 247 "$display", "*** SOME TESTS FAILED ***" {0 0 0};
    %vpi_call 2 248 "$display", "Implement the UART TX and RX logic to make tests pass" {0 0 0};
T_8.32 ;
    %vpi_call 2 251 "$finish" {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x5b28230277e0;
T_9 ;
    %delay 705032704, 1;
    %vpi_call 2 257 "$display", "ERROR: Test timeout!" {0 0 0};
    %vpi_call 2 258 "$finish" {0 0 0};
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "uart_tb.v";
    "uart_rx.v";
    "uart_tx.v";
