
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.002245                       # Number of seconds simulated
sim_ticks                                  2244740500                       # Number of ticks simulated
final_tick                                 2244740500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  91635                       # Simulator instruction rate (inst/s)
host_op_rate                                   141277                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               14285038                       # Simulator tick rate (ticks/s)
host_mem_usage                                 661124                       # Number of bytes of host memory used
host_seconds                                   157.14                       # Real time elapsed on the host
sim_insts                                    14399455                       # Number of instructions simulated
sim_ops                                      22200086                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                           250                       # Clock period in ticks
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   2244740500                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           51712                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          292608                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              344320                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        51712                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          51712                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks        17920                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total            17920                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst              808                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data             4572                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                 5380                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks           280                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                 280                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst           23036961                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          130352707                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              153389668                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst      23036961                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total          23036961                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks         7983105                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total               7983105                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks         7983105                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst          23036961                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         130352707                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             161372773                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.writebacks::samples       280.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.inst::samples       808.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples      4572.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.001528952750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds            16                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds            16                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                11149                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                 255                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                         5380                       # Number of read requests accepted
system.mem_ctrl.writeReqs                         280                       # Number of write requests accepted
system.mem_ctrl.readBursts                       5380                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                       280                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.bytesReadDRAM                  344320                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                    16512                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                   344320                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                 17920                       # Total written bytes from the system interface side
system.mem_ctrl.servicedByWrQ                       0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                370                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1                458                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2                436                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                390                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4                312                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5                302                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6                306                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7                317                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                393                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                330                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10               306                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11               207                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12               261                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13               339                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14               319                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15               334                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                  9                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                 65                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                 78                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                39                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 2                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                48                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                17                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.totGap                     2244731250                       # Total gap between requests
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                   5380                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                   280                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                     3593                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                     1222                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                      360                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                      181                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                       20                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        4                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       2                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       2                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                      15                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                      17                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                      17                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                      17                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                      17                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                      16                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                      16                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                      16                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                      16                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                      16                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                      17                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                      16                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                      17                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                      16                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                      16                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                      16                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples          666                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     540.156156                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    364.020914                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    376.419187                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127           118     17.72%     17.72% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255           91     13.66%     31.38% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383           37      5.56%     36.94% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511           55      8.26%     45.20% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639          107     16.07%     61.26% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767           32      4.80%     66.07% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895           13      1.95%     68.02% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023           14      2.10%     70.12% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151          199     29.88%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total           666                       # Bytes accessed per row activation
system.mem_ctrl.rdPerTurnAround::samples           16                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::mean      334.125000                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::gmean     179.287431                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::stdev     660.411172                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::0-127              6     37.50%     37.50% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::128-255            7     43.75%     81.25% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::256-383            1      6.25%     87.50% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::384-511            1      6.25%     93.75% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::2688-2815            1      6.25%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::total             16                       # Reads before turning the bus around for writes
system.mem_ctrl.wrPerTurnAround::samples           16                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::mean       16.125000                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::gmean      16.118218                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::stdev       0.500000                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::16                15     93.75%     93.75% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::18                 1      6.25%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::total             16                       # Writes before turning the bus around for reads
system.mem_ctrl.masterReadBytes::.cpu.inst        51712                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data       292608                       # Per-master bytes read from memory
system.mem_ctrl.masterWriteBytes::.writebacks        16512                       # Per-master bytes write to memory
system.mem_ctrl.masterReadRate::.cpu.inst 23036961.287952885032                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 130352706.693713590503                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterWriteRate::.writebacks 7355861.401351291686                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst          808                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data         4572                       # Per-master read serviced memory accesses
system.mem_ctrl.masterWriteAccesses::.writebacks          280                       # Per-master write serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     26124250                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data    179586500                       # Per-master read total memory access latency
system.mem_ctrl.masterWriteTotalLat::.writebacks  51026097250                       # Per-master write total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     32331.99                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     39279.64                       # Per-master read average memory access latency
system.mem_ctrl.masterWriteAvgLat::.writebacks 182236061.61                       # Per-master write average memory access latency
system.mem_ctrl.totQLat                     104835750                       # Total ticks spent queuing
system.mem_ctrl.totMemAccLat                205710750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.totBusLat                    26900000                       # Total ticks spent in databus transfers
system.mem_ctrl.avgQLat                      19486.20                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 38236.20                       # Average memory access latency per DRAM burst
system.mem_ctrl.avgRdBW                        153.39                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          7.36                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                     153.39                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       7.98                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          1.26                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      1.20                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.06                       # Data bus utilization in percentage for writes
system.mem_ctrl.avgRdQLen                        1.73                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                       26.14                       # Average write queue length when enqueuing
system.mem_ctrl.readRowHits                      4746                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                      216                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  88.22                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                 77.14                       # Row buffer hit rate for writes
system.mem_ctrl.avgGap                      396595.63                       # Average gap between requests
system.mem_ctrl.pageHitRate                     87.67                       # Row buffer hit rate, read and write combined
system.mem_ctrl_0.actEnergy                   2306220                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_0.preEnergy                   1214400                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_0.readEnergy                 20641740                       # Energy for read commands per rank (pJ)
system.mem_ctrl_0.writeEnergy                   46980                       # Energy for write commands per rank (pJ)
system.mem_ctrl_0.refreshEnergy          81132480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_0.actBackEnergy              47830410                       # Energy for active background per rank (pJ)
system.mem_ctrl_0.preBackEnergy               4267680                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_0.actPowerDownEnergy        192416040                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_0.prePowerDownEnergy        191069760                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_0.selfRefreshEnergy         299042340                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_0.totalEnergy               839968050                       # Total energy per rank (pJ)
system.mem_ctrl_0.averagePower             374.193832                       # Core power per rank (mW)
system.mem_ctrl_0.totalIdleTime            2128575750                       # Total Idle time Per DRAM Rank
system.mem_ctrl_0.memoryStateTime::IDLE       7023500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::REF       34320000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::SREF    1209192750                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::PRE_PDN    497587500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT       74688750                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT_PDN    421928000                       # Time in different power states
system.mem_ctrl_1.actEnergy                   2520420                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_1.preEnergy                   1313070                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_1.readEnergy                 17771460                       # Energy for read commands per rank (pJ)
system.mem_ctrl_1.writeEnergy                 1299780                       # Energy for write commands per rank (pJ)
system.mem_ctrl_1.refreshEnergy          51015120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_1.actBackEnergy              71019720                       # Energy for active background per rank (pJ)
system.mem_ctrl_1.preBackEnergy               3874560                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_1.actPowerDownEnergy        121767960                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_1.prePowerDownEnergy         85854240                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_1.selfRefreshEnergy         396100680                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_1.totalEnergy               752537010                       # Total energy per rank (pJ)
system.mem_ctrl_1.averagePower             335.244546                       # Core power per rank (mW)
system.mem_ctrl_1.totalIdleTime            2078862500                       # Total Idle time Per DRAM Rank
system.mem_ctrl_1.memoryStateTime::IDLE       7841750                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::REF       21580000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::SREF    1588289000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::PRE_PDN    223575500                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT      136425250                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT_PDN    267029000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   2244740500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  326114                       # Number of BP lookups
system.cpu.branchPred.condPredicted            326114                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              3067                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               290412                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                    1464                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                354                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          290412                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             270737                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            19675                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         1842                       # Number of mispredicted indirect branches.
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   2244740500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                     4867206                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     2110587                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           550                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            76                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 4000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED   2244740500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   2244740500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     1626048                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           115                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    27                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      2244740500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          8978963                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            1661714                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       14500648                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      326114                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             272201                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       7205803                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                    6514                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                        236                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles                   21                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           633                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           14                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           46                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                   1626005                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  1299                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            8871724                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.522647                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.376032                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  5187490     58.47%     58.47% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   360496      4.06%     62.54% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   147249      1.66%     64.20% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   178971      2.02%     66.21% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   275642      3.11%     69.32% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   167542      1.89%     71.21% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   368370      4.15%     75.36% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   449891      5.07%     80.43% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  1736073     19.57%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              8871724                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.036320                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.614958                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   684017                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               5306822                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   1363279                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               1514349                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   3257                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts               22350628                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                   3257                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  1234423                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  321306                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           5845                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   2326263                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               4980630                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               22337196                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  1709                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 444984                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                4375339                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  38626                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            21668685                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              48520342                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         24903770                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups          14701285                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              21513131                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   155554                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 88                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             62                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   7574190                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              4526986                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             2114092                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           2098561                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          2092151                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   22312566                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                  80                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  22359304                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued               815                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          112559                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       154545                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             53                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       8871724                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.520289                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.077771                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1698178     19.14%     19.14% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1684537     18.99%     38.13% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1604751     18.09%     56.22% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1166166     13.14%     69.36% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             1097527     12.37%     81.73% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              815194      9.19%     90.92% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              351719      3.96%     94.89% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              238841      2.69%     97.58% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              214811      2.42%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         8871724                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   48347     43.71%     43.71% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     43.71% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     43.71% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                  3841      3.47%     47.18% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     47.18% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     47.18% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     47.18% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     47.18% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     47.18% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     47.18% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     47.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      1      0.00%     47.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     47.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     14      0.01%     47.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     47.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     12      0.01%     47.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     6      0.01%     47.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     47.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     47.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    1      0.00%     47.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     47.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     47.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     47.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     47.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     47.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     47.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     47.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     47.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult            57170     51.69%     98.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     98.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     98.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     98.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     98.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     98.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     98.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     98.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     98.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     98.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     98.90% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                    688      0.62%     99.53% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   412      0.37%     99.90% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                97      0.09%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               15      0.01%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass             35522      0.16%      0.16% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               7210426     32.25%     32.41% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   22      0.00%     32.41% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1172      0.01%     32.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd             4196916     18.77%     51.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     51.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     51.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     51.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     51.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     51.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     51.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     51.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  379      0.00%     51.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     51.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  811      0.00%     51.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    6      0.00%     51.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  953      0.00%     51.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 609      0.00%     51.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     51.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     51.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                202      0.00%     51.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     51.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     51.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd         2097265      9.38%     60.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     60.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     60.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     60.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     60.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     60.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult        2097364      9.38%     69.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     69.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     69.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     69.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     69.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     69.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     69.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     69.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     69.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     69.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     69.96% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                63086      0.28%     70.24% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               13461      0.06%     70.30% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead         4543488     20.32%     90.62% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite        2097622      9.38%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               22359304                       # Type of FU issued
system.cpu.iq.rate                           2.490188                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      110604                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.004947                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           23569169                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           7458230                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      7314685                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads            30132582                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes           14967174                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses     14949402                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                7337550                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                15096836                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads             2489                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        16914                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           17                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          204                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         7141                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads        82735                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked          2251                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   3257                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  112291                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                173448                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            22312646                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               192                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               4526986                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              2114092                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 60                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    923                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                164364                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            204                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect           1005                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         2790                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                 3795                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              22352768                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               4604990                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              6536                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      6715573                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   313829                       # Number of branches executed
system.cpu.iew.exec_stores                    2110583                       # Number of stores executed
system.cpu.iew.exec_rate                     2.489460                       # Inst execution rate
system.cpu.iew.wb_sent                       22265569                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      22264087                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  13413774                       # num instructions producing a value
system.cpu.iew.wb_consumers                  19131676                       # num instructions consuming a value
system.cpu.iew.wb_rate                       2.479583                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.701129                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          112660                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              27                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              3086                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      8854807                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.507123                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     3.237559                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      3399833     38.40%     38.40% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      2746736     31.02%     69.42% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        60670      0.69%     70.10% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3         8572      0.10%     70.20% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       264481      2.99%     73.18% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        25345      0.29%     73.47% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       134752      1.52%     74.99% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       402211      4.54%     79.53% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      1812207     20.47%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      8854807                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             14399455                       # Number of instructions committed
system.cpu.commit.committedOps               22200086                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        6617023                       # Number of memory references committed
system.cpu.commit.loads                       4510072                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     310224                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                   14945212                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  13775568                       # Number of committed integer instructions.
system.cpu.commit.function_calls                  588                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass        34178      0.15%      0.15% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          7157224     32.24%     32.39% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              11      0.00%     32.39% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1083      0.00%     32.40% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd        4194322     18.89%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             284      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             403      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               6      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             664      0.00%     51.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            482      0.00%     51.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     51.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     51.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           102      0.00%     51.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     51.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     51.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd      2097152      9.45%     60.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     60.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     60.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     60.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     60.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     60.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult      2097152      9.45%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           52962      0.24%     70.43% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           9463      0.04%     70.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead      4457110     20.08%     90.55% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite      2097488      9.45%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          22200086                       # Class of committed instruction
system.cpu.commit.bw_lim_events               1812207                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     29355346                       # The number of ROB reads
system.cpu.rob.rob_writes                    44642570                       # The number of ROB writes
system.cpu.timesIdled                             636                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          107239                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                    14399455                       # Number of Instructions Simulated
system.cpu.committedOps                      22200086                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.623563                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.623563                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.603688                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.603688                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 24955788                       # number of integer regfile reads
system.cpu.int_regfile_writes                 6956752                       # number of integer regfile writes
system.cpu.fp_regfile_reads                  14688277                       # number of floating regfile reads
system.cpu.fp_regfile_writes                 12851506                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   1578075                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  1774675                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 7347962                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   2244740500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           254.613550                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             6816558                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             94691                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             71.987391                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            152750                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   254.613550                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.994584                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.994584                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          102                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          153                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          13867741                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         13867741                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   2244740500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data      4615599                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         4615599                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data      2106268                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        2106268                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data      6721867                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          6721867                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      6721867                       # number of overall hits
system.cpu.dcache.overall_hits::total         6721867                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data       163975                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        163975                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data          683                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          683                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data       164658                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         164658                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       164658                       # number of overall misses
system.cpu.dcache.overall_misses::total        164658                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1459984000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1459984000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     28723750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     28723750                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data   1488707750                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1488707750                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1488707750                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1488707750                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      4779574                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      4779574                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data      2106951                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      2106951                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data      6886525                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      6886525                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      6886525                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      6886525                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.034307                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.034307                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000324                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000324                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.023910                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.023910                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.023910                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.023910                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data  8903.698735                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total  8903.698735                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 42055.270864                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 42055.270864                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data  9041.211177                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total  9041.211177                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data  9041.211177                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total  9041.211177                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        52974                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               961                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    55.123829                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        36188                       # number of writebacks
system.cpu.dcache.writebacks::total             36188                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        69781                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        69781                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          186                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          186                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data        69967                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        69967                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        69967                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        69967                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        94194                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        94194                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          497                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          497                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data        94691                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        94691                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        94691                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        94691                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    847433750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    847433750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     26885000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     26885000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    874318750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    874318750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    874318750                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    874318750                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.019708                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.019708                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000236                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000236                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.013750                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.013750                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.013750                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.013750                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data  8996.685033                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total  8996.685033                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 54094.567404                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 54094.567404                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data  9233.388073                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total  9233.388073                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data  9233.388073                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total  9233.388073                       # average overall mshr miss latency
system.cpu.dcache.replacements                  94435                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   2244740500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           255.004836                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1625666                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1013                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1604.803554                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             74000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   255.004836                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.996113                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.996113                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           53                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          203                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3253023                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3253023                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   2244740500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst      1624653                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1624653                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst      1624653                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1624653                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1624653                       # number of overall hits
system.cpu.icache.overall_hits::total         1624653                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1352                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1352                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         1352                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1352                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1352                       # number of overall misses
system.cpu.icache.overall_misses::total          1352                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     71697498                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     71697498                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst     71697498                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     71697498                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     71697498                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     71697498                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1626005                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1626005                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst      1626005                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1626005                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1626005                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1626005                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000831                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000831                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000831                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000831                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000831                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000831                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 53030.693787                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 53030.693787                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 53030.693787                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 53030.693787                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 53030.693787                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 53030.693787                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          788                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                10                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    78.800000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          339                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          339                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          339                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          339                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          339                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          339                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1013                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1013                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst         1013                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1013                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1013                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1013                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     54429998                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     54429998                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     54429998                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     54429998                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     54429998                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     54429998                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000623                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000623                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000623                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000623                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000623                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000623                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 53731.488648                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 53731.488648                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 53731.488648                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 53731.488648                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 53731.488648                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 53731.488648                       # average overall mshr miss latency
system.cpu.icache.replacements                    757                       # number of replacements
system.l2bus.snoop_filter.tot_requests         190896                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests        95194                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests           15                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops              137                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops          137                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED   2244740500                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               95026                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty         36468                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             60009                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                678                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp               678                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          95026                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         2783                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side       283817                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                  286600                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        64832                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      8376256                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  8441088                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                              1285                       # Total snoops (count)
system.l2bus.snoopTraffic                       17920                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              96989                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.001588                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.039816                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    96835     99.84%     99.84% # Request fanout histogram
system.l2bus.snoop_fanout::1                      154      0.16%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                96989                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy             65818000                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                2.9                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy              759750                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy            71018250                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               3.2                       # Layer utilization (%)
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   2244740500                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             3626.876936                       # Cycle average of tags in use
system.l2cache.tags.total_refs                 190848                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 5380                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                35.473606                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                68750                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.cpu.inst   462.857744                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  3164.019192                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.cpu.inst     0.113002                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.772466                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.885468                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024         4095                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           72                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2          743                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3         3280                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.999756                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses              1532428                       # Number of tag accesses
system.l2cache.tags.data_accesses             1532428                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   2244740500                       # Cumulative time (in ticks) in various power states
system.l2cache.WritebackDirty_hits::.writebacks        36188                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total        36188                       # number of WritebackDirty hits
system.l2cache.ReadExReq_hits::.cpu.data          262                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total              262                       # number of ReadExReq hits
system.l2cache.ReadSharedReq_hits::.cpu.inst          205                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data        89857                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total        90062                       # number of ReadSharedReq hits
system.l2cache.demand_hits::.cpu.inst             205                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data           90119                       # number of demand (read+write) hits
system.l2cache.demand_hits::total               90324                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            205                       # number of overall hits
system.l2cache.overall_hits::.cpu.data          90119                       # number of overall hits
system.l2cache.overall_hits::total              90324                       # number of overall hits
system.l2cache.ReadExReq_misses::.cpu.data          416                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total            416                       # number of ReadExReq misses
system.l2cache.ReadSharedReq_misses::.cpu.inst          808                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         4156                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total         4964                       # number of ReadSharedReq misses
system.l2cache.demand_misses::.cpu.inst           808                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data          4572                       # number of demand (read+write) misses
system.l2cache.demand_misses::total              5380                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          808                       # number of overall misses
system.l2cache.overall_misses::.cpu.data         4572                       # number of overall misses
system.l2cache.overall_misses::total             5380                       # number of overall misses
system.l2cache.ReadExReq_miss_latency::.cpu.data     26058000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     26058000                       # number of ReadExReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     52586250                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    303262750                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    355849000                       # number of ReadSharedReq miss cycles
system.l2cache.demand_miss_latency::.cpu.inst     52586250                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    329320750                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    381907000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     52586250                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    329320750                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    381907000                       # number of overall miss cycles
system.l2cache.WritebackDirty_accesses::.writebacks        36188                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total        36188                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.ReadExReq_accesses::.cpu.data          678                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total          678                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.inst         1013                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        94013                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        95026                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.demand_accesses::.cpu.inst         1013                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        94691                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           95704                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         1013                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        94691                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          95704                       # number of overall (read+write) accesses
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.613569                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.613569                       # miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.797631                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.044207                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.052238                       # miss rate for ReadSharedReq accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.797631                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.048283                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.056215                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.797631                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.048283                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.056215                       # miss rate for overall accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 62639.423077                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 62639.423077                       # average ReadExReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 65081.992574                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 72969.862849                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 71685.938759                       # average ReadSharedReq miss latency
system.l2cache.demand_avg_miss_latency::.cpu.inst 65081.992574                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 72029.910324                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 70986.431227                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 65081.992574                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 72029.910324                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 70986.431227                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks            280                       # number of writebacks
system.l2cache.writebacks::total                  280                       # number of writebacks
system.l2cache.CleanEvict_mshr_misses::.writebacks           33                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total           33                       # number of CleanEvict MSHR misses
system.l2cache.ReadExReq_mshr_misses::.cpu.data          416                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total          416                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          808                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         4156                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total         4964                       # number of ReadSharedReq MSHR misses
system.l2cache.demand_mshr_misses::.cpu.inst          808                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data         4572                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total         5380                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          808                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data         4572                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total         5380                       # number of overall MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     23978000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     23978000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     48546250                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    282482750                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    331029000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.inst     48546250                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    306460750                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    355007000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst     48546250                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    306460750                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    355007000                       # number of overall MSHR miss cycles
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.613569                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.613569                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.797631                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.044207                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.052238                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.797631                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.048283                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.056215                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.797631                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.048283                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.056215                       # mshr miss rate for overall accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 57639.423077                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 57639.423077                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 60081.992574                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 67969.862849                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 66685.938759                       # average ReadSharedReq mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 60081.992574                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 67029.910324                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 65986.431227                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 60081.992574                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 67029.910324                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 65986.431227                       # average overall mshr miss latency
system.l2cache.replacements                      1285                       # number of replacements
system.membus.snoop_filter.tot_requests          6560                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests         1180                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   2244740500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               4964                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          280                       # Transaction distribution
system.membus.trans_dist::CleanEvict              900                       # Transaction distribution
system.membus.trans_dist::ReadExReq               416                       # Transaction distribution
system.membus.trans_dist::ReadExResp              416                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          4964                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port        11940                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total        11940                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  11940                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port       362240                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total       362240                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  362240                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              5380                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    5380    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                5380                       # Request fanout histogram
system.membus.reqLayer2.occupancy             1920000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer0.occupancy            6725000                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.3                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
