// This file is part of www.nand2tetris.org
// and the book "The Elements of Computing Systems"
// by Nisan and Schocken, MIT Press.
// File name: projects/03/b/RAM4K.hdl

/**
 * Memory of 4K registers, each 16 bit-wide. Out holds the value
 * stored at the memory location specified by address. If load==1, then 
 * the in value is loaded into the memory location specified by address 
 * (the loaded value will be emitted to out from the next time step onward).
 */

CHIP RAM4K {
    IN in[16], load, address[12];
    OUT out[16];

    PARTS:
    DMux8Way(in=load, sel=address[0..2], a=aRAM, b=bRAM, c=cRAM, d=dRAM, e=eRAM, f=fRAM, g=gRAM, h=hRAM);
	RAM512(in=in, load=aRAM, address=address[3..11], out=RAMA);
	RAM512 (in=in, load=bRAM, address=address[3..11], out=RAMB);
	RAM512(in=in, load=cRAM, address=address[3..11], out=RAMC);
	RAM512(in=in, load=dRAM, address=address[3..11], out=RAMD);
	RAM512(in=in, load=eRAM, address=address[3..11], out=RAME);
	RAM512(in=in, load=fRAM, address=address[3..11], out=RAMF);
	RAM512(in=in, load=gRAM, address=address[3..11], out=RAMG);
	RAM512(in=in, load=hRAM, address=address[3..11], out=RAMH);
	
	Mux8Way16(a=RAMA, b=RAMB, c=RAMC, d=RAMD, e=RAME, f=RAMF, g=RAMG, h=RAMH, sel=address[0..2], out=out);
}