Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date             : Wed Jan 12 00:23:20 2022
| Host             : koopa.ece.utexas.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command          : report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/shift_register_group_18_32_3/post_synth_power.rpt
| Design           : shift_register_group_18_32_3
| Device           : xc7z020clg484-3
| Design State     : synthesized
| Grade            : extended
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (mW) | 121.588      |
| Design Power Budget (mW) | Unspecified* |
| Power Budget Margin (mW) | NA           |
| Dynamic (mW)             | 18.753       |
| Device Static (mW)       | 102.835      |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 98.6         |
| Junction Temperature (C) | 26.4         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------+------------+----------+-----------+-----------------+
| On-Chip      | Power (mW) | Used     | Available | Utilization (%) |
+--------------+------------+----------+-----------+-----------------+
| Clocks       |    16.978  |        3 |       --- |             --- |
| Slice Logic  |     0.321  |     1728 |       --- |             --- |
|   Register   |     0.321  |     1728 |    106400 |            1.62 |
| Signals      |     1.454  |     1728 |       --- |             --- |
| Static Power |   102.835  |          |           |                 |
| Total        |   121.588  |          |           |                 |
+--------------+------------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.026 |       0.019 |      0.007 |
| Vccaux    |       1.800 |     0.010 |       0.000 |      0.010 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.016 |       0.000 |      0.016 |
| Vccpaux   |       1.800 |     0.010 |       0.000 |      0.010 |
| Vccpll    |       1.800 |     0.003 |       0.000 |      0.003 |
| Vcco_ddr  |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                        | Action                                                                                                     |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | Low        | Design is synthesized                          | Accuracy of the tool is not optimal until design is fully placed and routed                                |
| Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                                                                            |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                            |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                   |                                                                                                            |
|                             |            |                                                |                                                                                                            |
| Overall confidence level    | Medium     |                                                |                                                                                                            |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+
| clk   | clk    |            10.0 |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------------+------------+
| Name                               | Power (mW) |
+------------------------------------+------------+
| shift_register_group_18_32_3       |    18.753  |
|   shift_register_unit_18_3_inst_0  |     0.586  |
|   shift_register_unit_18_3_inst_1  |     0.586  |
|   shift_register_unit_18_3_inst_10 |     0.586  |
|   shift_register_unit_18_3_inst_11 |     0.586  |
|   shift_register_unit_18_3_inst_12 |     0.586  |
|   shift_register_unit_18_3_inst_13 |     0.586  |
|   shift_register_unit_18_3_inst_14 |     0.586  |
|   shift_register_unit_18_3_inst_15 |     0.586  |
|   shift_register_unit_18_3_inst_16 |     0.586  |
|   shift_register_unit_18_3_inst_17 |     0.586  |
|   shift_register_unit_18_3_inst_18 |     0.586  |
|   shift_register_unit_18_3_inst_19 |     0.586  |
|   shift_register_unit_18_3_inst_2  |     0.586  |
|   shift_register_unit_18_3_inst_20 |     0.586  |
|   shift_register_unit_18_3_inst_21 |     0.586  |
|   shift_register_unit_18_3_inst_22 |     0.586  |
|   shift_register_unit_18_3_inst_23 |     0.586  |
|   shift_register_unit_18_3_inst_24 |     0.586  |
|   shift_register_unit_18_3_inst_25 |     0.586  |
|   shift_register_unit_18_3_inst_26 |     0.586  |
|   shift_register_unit_18_3_inst_27 |     0.586  |
|   shift_register_unit_18_3_inst_28 |     0.586  |
|   shift_register_unit_18_3_inst_29 |     0.586  |
|   shift_register_unit_18_3_inst_3  |     0.586  |
|   shift_register_unit_18_3_inst_30 |     0.586  |
|   shift_register_unit_18_3_inst_31 |     0.586  |
|   shift_register_unit_18_3_inst_4  |     0.586  |
|   shift_register_unit_18_3_inst_5  |     0.586  |
|   shift_register_unit_18_3_inst_6  |     0.586  |
|   shift_register_unit_18_3_inst_7  |     0.586  |
|   shift_register_unit_18_3_inst_8  |     0.586  |
|   shift_register_unit_18_3_inst_9  |     0.586  |
+------------------------------------+------------+


