-rw-r--r--  1 aj alice 203898 Jun 11  2007 l1_a1.rbf
Tue Mar 11 07:50:10 CET 2008
CTPinputs readout included
Mon Jul 21 15:01:47 CEST 2008
l1_a3.rbf
recompiled with Normal PLLmode (till now was: no_compensation)
Mon Aug  4 20:39:18 CEST 2008
l1_logic_a3_1.rbf
recompiled without CRC option, same fpga code
Wed Aug 27 2008
l1_logic_a4.rbf
phase measurement option included
29.10.2013
l1_logic_verA5.rbf
- 100 classes instead of 50 (counters not availbale yet)
- massive change in VME addresses
21.2.2014 l1_logic_verA6.rbf
100 counters implemented
13.3.2014 l1_logic_verA6.rbf
100 counters: 300 cuonters, 2bit accumulators for slow counters
15.9.2014 l1_logic_verA6.rbf
orig. .rbf renamed to  l1_logic_verA6before15sep.rbf.
15.9.2014 l1_logic_verA6.rbf
The new one should not produce l1classB100 spurious (the sum of
all l1classB* counters) signals, because it has adjusted
timing for lm0 (l0data+l0strobe) signals coming.
This on called: l1_logic_verA6delayed.rbf
15.9.2014 l1_logic_verA6.rbf
version without delays (minor changesd against l1_logic_verA6before15sep.rbf)


