read_verilog -sv $argv
synth_design -lint -top top -part xc7k70tfbg676-1
