
F401RE_AD7683.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000086a0  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004f4  08008840  08008840  00018840  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008d34  08008d34  000201e4  2**0
                  CONTENTS
  4 .ARM          00000008  08008d34  08008d34  00018d34  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008d3c  08008d3c  000201e4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008d3c  08008d3c  00018d3c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008d40  08008d40  00018d40  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e4  20000000  08008d44  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000fb24  200001e4  08008f28  000201e4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  2000fd08  08008f28  0002fd08  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201e4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00010c93  00000000  00000000  00020214  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000204d  00000000  00000000  00030ea7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000e28  00000000  00000000  00032ef8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000d88  00000000  00000000  00033d20  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001779e  00000000  00000000  00034aa8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000f228  00000000  00000000  0004c246  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00090f74  00000000  00000000  0005b46e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000ec3e2  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000051fc  00000000  00000000  000ec438  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001e4 	.word	0x200001e4
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08008828 	.word	0x08008828

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001e8 	.word	0x200001e8
 80001dc:	08008828 	.word	0x08008828

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2uiz>:
 8000bb8:	004a      	lsls	r2, r1, #1
 8000bba:	d211      	bcs.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bbc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bc0:	d211      	bcs.n	8000be6 <__aeabi_d2uiz+0x2e>
 8000bc2:	d50d      	bpl.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bc4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bc8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bcc:	d40e      	bmi.n	8000bec <__aeabi_d2uiz+0x34>
 8000bce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bd2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bd6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bda:	fa23 f002 	lsr.w	r0, r3, r2
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bea:	d102      	bne.n	8000bf2 <__aeabi_d2uiz+0x3a>
 8000bec:	f04f 30ff 	mov.w	r0, #4294967295
 8000bf0:	4770      	bx	lr
 8000bf2:	f04f 0000 	mov.w	r0, #0
 8000bf6:	4770      	bx	lr

08000bf8 <__aeabi_d2f>:
 8000bf8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bfc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c00:	bf24      	itt	cs
 8000c02:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c06:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c0a:	d90d      	bls.n	8000c28 <__aeabi_d2f+0x30>
 8000c0c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c10:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c14:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c18:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c1c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c20:	bf08      	it	eq
 8000c22:	f020 0001 	biceq.w	r0, r0, #1
 8000c26:	4770      	bx	lr
 8000c28:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c2c:	d121      	bne.n	8000c72 <__aeabi_d2f+0x7a>
 8000c2e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c32:	bfbc      	itt	lt
 8000c34:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c38:	4770      	bxlt	lr
 8000c3a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c3e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c42:	f1c2 0218 	rsb	r2, r2, #24
 8000c46:	f1c2 0c20 	rsb	ip, r2, #32
 8000c4a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c4e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c52:	bf18      	it	ne
 8000c54:	f040 0001 	orrne.w	r0, r0, #1
 8000c58:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c5c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c60:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c64:	ea40 000c 	orr.w	r0, r0, ip
 8000c68:	fa23 f302 	lsr.w	r3, r3, r2
 8000c6c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c70:	e7cc      	b.n	8000c0c <__aeabi_d2f+0x14>
 8000c72:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c76:	d107      	bne.n	8000c88 <__aeabi_d2f+0x90>
 8000c78:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c7c:	bf1e      	ittt	ne
 8000c7e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c82:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c86:	4770      	bxne	lr
 8000c88:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c8c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c90:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c94:	4770      	bx	lr
 8000c96:	bf00      	nop

08000c98 <__aeabi_uldivmod>:
 8000c98:	b953      	cbnz	r3, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9a:	b94a      	cbnz	r2, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9c:	2900      	cmp	r1, #0
 8000c9e:	bf08      	it	eq
 8000ca0:	2800      	cmpeq	r0, #0
 8000ca2:	bf1c      	itt	ne
 8000ca4:	f04f 31ff 	movne.w	r1, #4294967295
 8000ca8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cac:	f000 b9a4 	b.w	8000ff8 <__aeabi_idiv0>
 8000cb0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cb4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cb8:	f000 f83c 	bl	8000d34 <__udivmoddi4>
 8000cbc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cc0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cc4:	b004      	add	sp, #16
 8000cc6:	4770      	bx	lr

08000cc8 <__aeabi_d2lz>:
 8000cc8:	b538      	push	{r3, r4, r5, lr}
 8000cca:	2200      	movs	r2, #0
 8000ccc:	2300      	movs	r3, #0
 8000cce:	4604      	mov	r4, r0
 8000cd0:	460d      	mov	r5, r1
 8000cd2:	f7ff ff0b 	bl	8000aec <__aeabi_dcmplt>
 8000cd6:	b928      	cbnz	r0, 8000ce4 <__aeabi_d2lz+0x1c>
 8000cd8:	4620      	mov	r0, r4
 8000cda:	4629      	mov	r1, r5
 8000cdc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000ce0:	f000 b80a 	b.w	8000cf8 <__aeabi_d2ulz>
 8000ce4:	4620      	mov	r0, r4
 8000ce6:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000cea:	f000 f805 	bl	8000cf8 <__aeabi_d2ulz>
 8000cee:	4240      	negs	r0, r0
 8000cf0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cf4:	bd38      	pop	{r3, r4, r5, pc}
 8000cf6:	bf00      	nop

08000cf8 <__aeabi_d2ulz>:
 8000cf8:	b5d0      	push	{r4, r6, r7, lr}
 8000cfa:	4b0c      	ldr	r3, [pc, #48]	; (8000d2c <__aeabi_d2ulz+0x34>)
 8000cfc:	2200      	movs	r2, #0
 8000cfe:	4606      	mov	r6, r0
 8000d00:	460f      	mov	r7, r1
 8000d02:	f7ff fc81 	bl	8000608 <__aeabi_dmul>
 8000d06:	f7ff ff57 	bl	8000bb8 <__aeabi_d2uiz>
 8000d0a:	4604      	mov	r4, r0
 8000d0c:	f7ff fc02 	bl	8000514 <__aeabi_ui2d>
 8000d10:	4b07      	ldr	r3, [pc, #28]	; (8000d30 <__aeabi_d2ulz+0x38>)
 8000d12:	2200      	movs	r2, #0
 8000d14:	f7ff fc78 	bl	8000608 <__aeabi_dmul>
 8000d18:	4602      	mov	r2, r0
 8000d1a:	460b      	mov	r3, r1
 8000d1c:	4630      	mov	r0, r6
 8000d1e:	4639      	mov	r1, r7
 8000d20:	f7ff faba 	bl	8000298 <__aeabi_dsub>
 8000d24:	f7ff ff48 	bl	8000bb8 <__aeabi_d2uiz>
 8000d28:	4621      	mov	r1, r4
 8000d2a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d2c:	3df00000 	.word	0x3df00000
 8000d30:	41f00000 	.word	0x41f00000

08000d34 <__udivmoddi4>:
 8000d34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d38:	9d08      	ldr	r5, [sp, #32]
 8000d3a:	4604      	mov	r4, r0
 8000d3c:	468c      	mov	ip, r1
 8000d3e:	2b00      	cmp	r3, #0
 8000d40:	f040 8083 	bne.w	8000e4a <__udivmoddi4+0x116>
 8000d44:	428a      	cmp	r2, r1
 8000d46:	4617      	mov	r7, r2
 8000d48:	d947      	bls.n	8000dda <__udivmoddi4+0xa6>
 8000d4a:	fab2 f282 	clz	r2, r2
 8000d4e:	b142      	cbz	r2, 8000d62 <__udivmoddi4+0x2e>
 8000d50:	f1c2 0020 	rsb	r0, r2, #32
 8000d54:	fa24 f000 	lsr.w	r0, r4, r0
 8000d58:	4091      	lsls	r1, r2
 8000d5a:	4097      	lsls	r7, r2
 8000d5c:	ea40 0c01 	orr.w	ip, r0, r1
 8000d60:	4094      	lsls	r4, r2
 8000d62:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000d66:	0c23      	lsrs	r3, r4, #16
 8000d68:	fbbc f6f8 	udiv	r6, ip, r8
 8000d6c:	fa1f fe87 	uxth.w	lr, r7
 8000d70:	fb08 c116 	mls	r1, r8, r6, ip
 8000d74:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d78:	fb06 f10e 	mul.w	r1, r6, lr
 8000d7c:	4299      	cmp	r1, r3
 8000d7e:	d909      	bls.n	8000d94 <__udivmoddi4+0x60>
 8000d80:	18fb      	adds	r3, r7, r3
 8000d82:	f106 30ff 	add.w	r0, r6, #4294967295
 8000d86:	f080 8119 	bcs.w	8000fbc <__udivmoddi4+0x288>
 8000d8a:	4299      	cmp	r1, r3
 8000d8c:	f240 8116 	bls.w	8000fbc <__udivmoddi4+0x288>
 8000d90:	3e02      	subs	r6, #2
 8000d92:	443b      	add	r3, r7
 8000d94:	1a5b      	subs	r3, r3, r1
 8000d96:	b2a4      	uxth	r4, r4
 8000d98:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d9c:	fb08 3310 	mls	r3, r8, r0, r3
 8000da0:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000da4:	fb00 fe0e 	mul.w	lr, r0, lr
 8000da8:	45a6      	cmp	lr, r4
 8000daa:	d909      	bls.n	8000dc0 <__udivmoddi4+0x8c>
 8000dac:	193c      	adds	r4, r7, r4
 8000dae:	f100 33ff 	add.w	r3, r0, #4294967295
 8000db2:	f080 8105 	bcs.w	8000fc0 <__udivmoddi4+0x28c>
 8000db6:	45a6      	cmp	lr, r4
 8000db8:	f240 8102 	bls.w	8000fc0 <__udivmoddi4+0x28c>
 8000dbc:	3802      	subs	r0, #2
 8000dbe:	443c      	add	r4, r7
 8000dc0:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000dc4:	eba4 040e 	sub.w	r4, r4, lr
 8000dc8:	2600      	movs	r6, #0
 8000dca:	b11d      	cbz	r5, 8000dd4 <__udivmoddi4+0xa0>
 8000dcc:	40d4      	lsrs	r4, r2
 8000dce:	2300      	movs	r3, #0
 8000dd0:	e9c5 4300 	strd	r4, r3, [r5]
 8000dd4:	4631      	mov	r1, r6
 8000dd6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dda:	b902      	cbnz	r2, 8000dde <__udivmoddi4+0xaa>
 8000ddc:	deff      	udf	#255	; 0xff
 8000dde:	fab2 f282 	clz	r2, r2
 8000de2:	2a00      	cmp	r2, #0
 8000de4:	d150      	bne.n	8000e88 <__udivmoddi4+0x154>
 8000de6:	1bcb      	subs	r3, r1, r7
 8000de8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000dec:	fa1f f887 	uxth.w	r8, r7
 8000df0:	2601      	movs	r6, #1
 8000df2:	fbb3 fcfe 	udiv	ip, r3, lr
 8000df6:	0c21      	lsrs	r1, r4, #16
 8000df8:	fb0e 331c 	mls	r3, lr, ip, r3
 8000dfc:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e00:	fb08 f30c 	mul.w	r3, r8, ip
 8000e04:	428b      	cmp	r3, r1
 8000e06:	d907      	bls.n	8000e18 <__udivmoddi4+0xe4>
 8000e08:	1879      	adds	r1, r7, r1
 8000e0a:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000e0e:	d202      	bcs.n	8000e16 <__udivmoddi4+0xe2>
 8000e10:	428b      	cmp	r3, r1
 8000e12:	f200 80e9 	bhi.w	8000fe8 <__udivmoddi4+0x2b4>
 8000e16:	4684      	mov	ip, r0
 8000e18:	1ac9      	subs	r1, r1, r3
 8000e1a:	b2a3      	uxth	r3, r4
 8000e1c:	fbb1 f0fe 	udiv	r0, r1, lr
 8000e20:	fb0e 1110 	mls	r1, lr, r0, r1
 8000e24:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000e28:	fb08 f800 	mul.w	r8, r8, r0
 8000e2c:	45a0      	cmp	r8, r4
 8000e2e:	d907      	bls.n	8000e40 <__udivmoddi4+0x10c>
 8000e30:	193c      	adds	r4, r7, r4
 8000e32:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e36:	d202      	bcs.n	8000e3e <__udivmoddi4+0x10a>
 8000e38:	45a0      	cmp	r8, r4
 8000e3a:	f200 80d9 	bhi.w	8000ff0 <__udivmoddi4+0x2bc>
 8000e3e:	4618      	mov	r0, r3
 8000e40:	eba4 0408 	sub.w	r4, r4, r8
 8000e44:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000e48:	e7bf      	b.n	8000dca <__udivmoddi4+0x96>
 8000e4a:	428b      	cmp	r3, r1
 8000e4c:	d909      	bls.n	8000e62 <__udivmoddi4+0x12e>
 8000e4e:	2d00      	cmp	r5, #0
 8000e50:	f000 80b1 	beq.w	8000fb6 <__udivmoddi4+0x282>
 8000e54:	2600      	movs	r6, #0
 8000e56:	e9c5 0100 	strd	r0, r1, [r5]
 8000e5a:	4630      	mov	r0, r6
 8000e5c:	4631      	mov	r1, r6
 8000e5e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e62:	fab3 f683 	clz	r6, r3
 8000e66:	2e00      	cmp	r6, #0
 8000e68:	d14a      	bne.n	8000f00 <__udivmoddi4+0x1cc>
 8000e6a:	428b      	cmp	r3, r1
 8000e6c:	d302      	bcc.n	8000e74 <__udivmoddi4+0x140>
 8000e6e:	4282      	cmp	r2, r0
 8000e70:	f200 80b8 	bhi.w	8000fe4 <__udivmoddi4+0x2b0>
 8000e74:	1a84      	subs	r4, r0, r2
 8000e76:	eb61 0103 	sbc.w	r1, r1, r3
 8000e7a:	2001      	movs	r0, #1
 8000e7c:	468c      	mov	ip, r1
 8000e7e:	2d00      	cmp	r5, #0
 8000e80:	d0a8      	beq.n	8000dd4 <__udivmoddi4+0xa0>
 8000e82:	e9c5 4c00 	strd	r4, ip, [r5]
 8000e86:	e7a5      	b.n	8000dd4 <__udivmoddi4+0xa0>
 8000e88:	f1c2 0320 	rsb	r3, r2, #32
 8000e8c:	fa20 f603 	lsr.w	r6, r0, r3
 8000e90:	4097      	lsls	r7, r2
 8000e92:	fa01 f002 	lsl.w	r0, r1, r2
 8000e96:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e9a:	40d9      	lsrs	r1, r3
 8000e9c:	4330      	orrs	r0, r6
 8000e9e:	0c03      	lsrs	r3, r0, #16
 8000ea0:	fbb1 f6fe 	udiv	r6, r1, lr
 8000ea4:	fa1f f887 	uxth.w	r8, r7
 8000ea8:	fb0e 1116 	mls	r1, lr, r6, r1
 8000eac:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000eb0:	fb06 f108 	mul.w	r1, r6, r8
 8000eb4:	4299      	cmp	r1, r3
 8000eb6:	fa04 f402 	lsl.w	r4, r4, r2
 8000eba:	d909      	bls.n	8000ed0 <__udivmoddi4+0x19c>
 8000ebc:	18fb      	adds	r3, r7, r3
 8000ebe:	f106 3cff 	add.w	ip, r6, #4294967295
 8000ec2:	f080 808d 	bcs.w	8000fe0 <__udivmoddi4+0x2ac>
 8000ec6:	4299      	cmp	r1, r3
 8000ec8:	f240 808a 	bls.w	8000fe0 <__udivmoddi4+0x2ac>
 8000ecc:	3e02      	subs	r6, #2
 8000ece:	443b      	add	r3, r7
 8000ed0:	1a5b      	subs	r3, r3, r1
 8000ed2:	b281      	uxth	r1, r0
 8000ed4:	fbb3 f0fe 	udiv	r0, r3, lr
 8000ed8:	fb0e 3310 	mls	r3, lr, r0, r3
 8000edc:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ee0:	fb00 f308 	mul.w	r3, r0, r8
 8000ee4:	428b      	cmp	r3, r1
 8000ee6:	d907      	bls.n	8000ef8 <__udivmoddi4+0x1c4>
 8000ee8:	1879      	adds	r1, r7, r1
 8000eea:	f100 3cff 	add.w	ip, r0, #4294967295
 8000eee:	d273      	bcs.n	8000fd8 <__udivmoddi4+0x2a4>
 8000ef0:	428b      	cmp	r3, r1
 8000ef2:	d971      	bls.n	8000fd8 <__udivmoddi4+0x2a4>
 8000ef4:	3802      	subs	r0, #2
 8000ef6:	4439      	add	r1, r7
 8000ef8:	1acb      	subs	r3, r1, r3
 8000efa:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000efe:	e778      	b.n	8000df2 <__udivmoddi4+0xbe>
 8000f00:	f1c6 0c20 	rsb	ip, r6, #32
 8000f04:	fa03 f406 	lsl.w	r4, r3, r6
 8000f08:	fa22 f30c 	lsr.w	r3, r2, ip
 8000f0c:	431c      	orrs	r4, r3
 8000f0e:	fa20 f70c 	lsr.w	r7, r0, ip
 8000f12:	fa01 f306 	lsl.w	r3, r1, r6
 8000f16:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000f1a:	fa21 f10c 	lsr.w	r1, r1, ip
 8000f1e:	431f      	orrs	r7, r3
 8000f20:	0c3b      	lsrs	r3, r7, #16
 8000f22:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f26:	fa1f f884 	uxth.w	r8, r4
 8000f2a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000f2e:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000f32:	fb09 fa08 	mul.w	sl, r9, r8
 8000f36:	458a      	cmp	sl, r1
 8000f38:	fa02 f206 	lsl.w	r2, r2, r6
 8000f3c:	fa00 f306 	lsl.w	r3, r0, r6
 8000f40:	d908      	bls.n	8000f54 <__udivmoddi4+0x220>
 8000f42:	1861      	adds	r1, r4, r1
 8000f44:	f109 30ff 	add.w	r0, r9, #4294967295
 8000f48:	d248      	bcs.n	8000fdc <__udivmoddi4+0x2a8>
 8000f4a:	458a      	cmp	sl, r1
 8000f4c:	d946      	bls.n	8000fdc <__udivmoddi4+0x2a8>
 8000f4e:	f1a9 0902 	sub.w	r9, r9, #2
 8000f52:	4421      	add	r1, r4
 8000f54:	eba1 010a 	sub.w	r1, r1, sl
 8000f58:	b2bf      	uxth	r7, r7
 8000f5a:	fbb1 f0fe 	udiv	r0, r1, lr
 8000f5e:	fb0e 1110 	mls	r1, lr, r0, r1
 8000f62:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000f66:	fb00 f808 	mul.w	r8, r0, r8
 8000f6a:	45b8      	cmp	r8, r7
 8000f6c:	d907      	bls.n	8000f7e <__udivmoddi4+0x24a>
 8000f6e:	19e7      	adds	r7, r4, r7
 8000f70:	f100 31ff 	add.w	r1, r0, #4294967295
 8000f74:	d22e      	bcs.n	8000fd4 <__udivmoddi4+0x2a0>
 8000f76:	45b8      	cmp	r8, r7
 8000f78:	d92c      	bls.n	8000fd4 <__udivmoddi4+0x2a0>
 8000f7a:	3802      	subs	r0, #2
 8000f7c:	4427      	add	r7, r4
 8000f7e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000f82:	eba7 0708 	sub.w	r7, r7, r8
 8000f86:	fba0 8902 	umull	r8, r9, r0, r2
 8000f8a:	454f      	cmp	r7, r9
 8000f8c:	46c6      	mov	lr, r8
 8000f8e:	4649      	mov	r1, r9
 8000f90:	d31a      	bcc.n	8000fc8 <__udivmoddi4+0x294>
 8000f92:	d017      	beq.n	8000fc4 <__udivmoddi4+0x290>
 8000f94:	b15d      	cbz	r5, 8000fae <__udivmoddi4+0x27a>
 8000f96:	ebb3 020e 	subs.w	r2, r3, lr
 8000f9a:	eb67 0701 	sbc.w	r7, r7, r1
 8000f9e:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000fa2:	40f2      	lsrs	r2, r6
 8000fa4:	ea4c 0202 	orr.w	r2, ip, r2
 8000fa8:	40f7      	lsrs	r7, r6
 8000faa:	e9c5 2700 	strd	r2, r7, [r5]
 8000fae:	2600      	movs	r6, #0
 8000fb0:	4631      	mov	r1, r6
 8000fb2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000fb6:	462e      	mov	r6, r5
 8000fb8:	4628      	mov	r0, r5
 8000fba:	e70b      	b.n	8000dd4 <__udivmoddi4+0xa0>
 8000fbc:	4606      	mov	r6, r0
 8000fbe:	e6e9      	b.n	8000d94 <__udivmoddi4+0x60>
 8000fc0:	4618      	mov	r0, r3
 8000fc2:	e6fd      	b.n	8000dc0 <__udivmoddi4+0x8c>
 8000fc4:	4543      	cmp	r3, r8
 8000fc6:	d2e5      	bcs.n	8000f94 <__udivmoddi4+0x260>
 8000fc8:	ebb8 0e02 	subs.w	lr, r8, r2
 8000fcc:	eb69 0104 	sbc.w	r1, r9, r4
 8000fd0:	3801      	subs	r0, #1
 8000fd2:	e7df      	b.n	8000f94 <__udivmoddi4+0x260>
 8000fd4:	4608      	mov	r0, r1
 8000fd6:	e7d2      	b.n	8000f7e <__udivmoddi4+0x24a>
 8000fd8:	4660      	mov	r0, ip
 8000fda:	e78d      	b.n	8000ef8 <__udivmoddi4+0x1c4>
 8000fdc:	4681      	mov	r9, r0
 8000fde:	e7b9      	b.n	8000f54 <__udivmoddi4+0x220>
 8000fe0:	4666      	mov	r6, ip
 8000fe2:	e775      	b.n	8000ed0 <__udivmoddi4+0x19c>
 8000fe4:	4630      	mov	r0, r6
 8000fe6:	e74a      	b.n	8000e7e <__udivmoddi4+0x14a>
 8000fe8:	f1ac 0c02 	sub.w	ip, ip, #2
 8000fec:	4439      	add	r1, r7
 8000fee:	e713      	b.n	8000e18 <__udivmoddi4+0xe4>
 8000ff0:	3802      	subs	r0, #2
 8000ff2:	443c      	add	r4, r7
 8000ff4:	e724      	b.n	8000e40 <__udivmoddi4+0x10c>
 8000ff6:	bf00      	nop

08000ff8 <__aeabi_idiv0>:
 8000ff8:	4770      	bx	lr
 8000ffa:	bf00      	nop

08000ffc <AD7683_GetValues_SPI>:
/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

// 1 mhz clk
uint16_t AD7683_GetValues_SPI(void)
{
 8000ffc:	b580      	push	{r7, lr}
 8000ffe:	b088      	sub	sp, #32
 8001000:	af02      	add	r7, sp, #8
  uint32_t result = 0;
 8001002:	2300      	movs	r3, #0
 8001004:	617b      	str	r3, [r7, #20]
  uint8_t dummy[3];
  uint8_t byte_array[3] = {0};
 8001006:	4b1c      	ldr	r3, [pc, #112]	; (8001078 <AD7683_GetValues_SPI+0x7c>)
 8001008:	881b      	ldrh	r3, [r3, #0]
 800100a:	803b      	strh	r3, [r7, #0]
 800100c:	2300      	movs	r3, #0
 800100e:	70bb      	strb	r3, [r7, #2]
  CS_LOW();
 8001010:	2200      	movs	r2, #0
 8001012:	2140      	movs	r1, #64	; 0x40
 8001014:	4819      	ldr	r0, [pc, #100]	; (800107c <AD7683_GetValues_SPI+0x80>)
 8001016:	f000 ffe9 	bl	8001fec <HAL_GPIO_WritePin>
  HAL_SPI_TransmitReceive(&hspi1, dummy, byte_array, 3, 100);
 800101a:	463a      	mov	r2, r7
 800101c:	1d39      	adds	r1, r7, #4
 800101e:	2364      	movs	r3, #100	; 0x64
 8001020:	9300      	str	r3, [sp, #0]
 8001022:	2303      	movs	r3, #3
 8001024:	4816      	ldr	r0, [pc, #88]	; (8001080 <AD7683_GetValues_SPI+0x84>)
 8001026:	f001 fcf8 	bl	8002a1a <HAL_SPI_TransmitReceive>
  CS_HIGH();
 800102a:	2201      	movs	r2, #1
 800102c:	2140      	movs	r1, #64	; 0x40
 800102e:	4813      	ldr	r0, [pc, #76]	; (800107c <AD7683_GetValues_SPI+0x80>)
 8001030:	f000 ffdc 	bl	8001fec <HAL_GPIO_WritePin>

  byte_array[0] &= 0b00000011;
 8001034:	783b      	ldrb	r3, [r7, #0]
 8001036:	f003 0303 	and.w	r3, r3, #3
 800103a:	b2db      	uxtb	r3, r3
 800103c:	703b      	strb	r3, [r7, #0]
  byte_array[1] &= 0b11111111;
 800103e:	787b      	ldrb	r3, [r7, #1]
 8001040:	707b      	strb	r3, [r7, #1]
  byte_array[2] &= 0b11111100;
 8001042:	78bb      	ldrb	r3, [r7, #2]
 8001044:	f023 0303 	bic.w	r3, r3, #3
 8001048:	b2db      	uxtb	r3, r3
 800104a:	70bb      	strb	r3, [r7, #2]

  uint32_t HighByte = byte_array[0];
 800104c:	783b      	ldrb	r3, [r7, #0]
 800104e:	613b      	str	r3, [r7, #16]
  uint32_t MiddleByte = byte_array[1];
 8001050:	787b      	ldrb	r3, [r7, #1]
 8001052:	60fb      	str	r3, [r7, #12]
  uint32_t LowByte = byte_array[2];
 8001054:	78bb      	ldrb	r3, [r7, #2]
 8001056:	60bb      	str	r3, [r7, #8]

  result = (HighByte << 14) | (MiddleByte << 6) | (LowByte >> 2);
 8001058:	693b      	ldr	r3, [r7, #16]
 800105a:	039a      	lsls	r2, r3, #14
 800105c:	68fb      	ldr	r3, [r7, #12]
 800105e:	019b      	lsls	r3, r3, #6
 8001060:	431a      	orrs	r2, r3
 8001062:	68bb      	ldr	r3, [r7, #8]
 8001064:	089b      	lsrs	r3, r3, #2
 8001066:	4313      	orrs	r3, r2
 8001068:	617b      	str	r3, [r7, #20]
  return (uint16_t)result;
 800106a:	697b      	ldr	r3, [r7, #20]
 800106c:	b29b      	uxth	r3, r3
}
 800106e:	4618      	mov	r0, r3
 8001070:	3718      	adds	r7, #24
 8001072:	46bd      	mov	sp, r7
 8001074:	bd80      	pop	{r7, pc}
 8001076:	bf00      	nop
 8001078:	08008840 	.word	0x08008840
 800107c:	40020400 	.word	0x40020400
 8001080:	2000fc58 	.word	0x2000fc58

08001084 <calculateRMS>:
#define DATA_SIZE 32000
uint16_t adcData[DATA_SIZE] = { 0 };
uint16_t counter = 0;

double calculateRMS()
{
 8001084:	b5b0      	push	{r4, r5, r7, lr}
 8001086:	b0a2      	sub	sp, #136	; 0x88
 8001088:	af00      	add	r7, sp, #0
  double dataAverage = 0;
 800108a:	f04f 0200 	mov.w	r2, #0
 800108e:	f04f 0300 	mov.w	r3, #0
 8001092:	e9c7 2320 	strd	r2, r3, [r7, #128]	; 0x80
  double squaresSum = 0;
 8001096:	f04f 0200 	mov.w	r2, #0
 800109a:	f04f 0300 	mov.w	r3, #0
 800109e:	e9c7 231e 	strd	r2, r3, [r7, #120]	; 0x78
  char string_value[100];
  double RMS = 0;
 80010a2:	f04f 0200 	mov.w	r2, #0
 80010a6:	f04f 0300 	mov.w	r3, #0
 80010aa:	e9c7 231a 	strd	r2, r3, [r7, #104]	; 0x68

  for(int i = 0; i < DATA_SIZE; i++)
 80010ae:	2300      	movs	r3, #0
 80010b0:	677b      	str	r3, [r7, #116]	; 0x74
 80010b2:	e013      	b.n	80010dc <calculateRMS+0x58>
  {
    dataAverage += adcData[i];
 80010b4:	4a43      	ldr	r2, [pc, #268]	; (80011c4 <calculateRMS+0x140>)
 80010b6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80010b8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80010bc:	4618      	mov	r0, r3
 80010be:	f7ff fa39 	bl	8000534 <__aeabi_i2d>
 80010c2:	4602      	mov	r2, r0
 80010c4:	460b      	mov	r3, r1
 80010c6:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 80010ca:	f7ff f8e7 	bl	800029c <__adddf3>
 80010ce:	4602      	mov	r2, r0
 80010d0:	460b      	mov	r3, r1
 80010d2:	e9c7 2320 	strd	r2, r3, [r7, #128]	; 0x80
  for(int i = 0; i < DATA_SIZE; i++)
 80010d6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80010d8:	3301      	adds	r3, #1
 80010da:	677b      	str	r3, [r7, #116]	; 0x74
 80010dc:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80010de:	f5b3 4ffa 	cmp.w	r3, #32000	; 0x7d00
 80010e2:	dbe7      	blt.n	80010b4 <calculateRMS+0x30>
  }
  dataAverage /= DATA_SIZE;
 80010e4:	f04f 0200 	mov.w	r2, #0
 80010e8:	4b37      	ldr	r3, [pc, #220]	; (80011c8 <calculateRMS+0x144>)
 80010ea:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 80010ee:	f7ff fbb5 	bl	800085c <__aeabi_ddiv>
 80010f2:	4602      	mov	r2, r0
 80010f4:	460b      	mov	r3, r1
 80010f6:	e9c7 2320 	strd	r2, r3, [r7, #128]	; 0x80

  for(int i = 0; i < DATA_SIZE; i++)
 80010fa:	2300      	movs	r3, #0
 80010fc:	673b      	str	r3, [r7, #112]	; 0x70
 80010fe:	e02c      	b.n	800115a <calculateRMS+0xd6>
  {
    squaresSum += (adcData[i] - dataAverage) * (adcData[i] - dataAverage);
 8001100:	4a30      	ldr	r2, [pc, #192]	; (80011c4 <calculateRMS+0x140>)
 8001102:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8001104:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001108:	4618      	mov	r0, r3
 800110a:	f7ff fa13 	bl	8000534 <__aeabi_i2d>
 800110e:	e9d7 2320 	ldrd	r2, r3, [r7, #128]	; 0x80
 8001112:	f7ff f8c1 	bl	8000298 <__aeabi_dsub>
 8001116:	4602      	mov	r2, r0
 8001118:	460b      	mov	r3, r1
 800111a:	4614      	mov	r4, r2
 800111c:	461d      	mov	r5, r3
 800111e:	4a29      	ldr	r2, [pc, #164]	; (80011c4 <calculateRMS+0x140>)
 8001120:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8001122:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001126:	4618      	mov	r0, r3
 8001128:	f7ff fa04 	bl	8000534 <__aeabi_i2d>
 800112c:	e9d7 2320 	ldrd	r2, r3, [r7, #128]	; 0x80
 8001130:	f7ff f8b2 	bl	8000298 <__aeabi_dsub>
 8001134:	4602      	mov	r2, r0
 8001136:	460b      	mov	r3, r1
 8001138:	4620      	mov	r0, r4
 800113a:	4629      	mov	r1, r5
 800113c:	f7ff fa64 	bl	8000608 <__aeabi_dmul>
 8001140:	4602      	mov	r2, r0
 8001142:	460b      	mov	r3, r1
 8001144:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	; 0x78
 8001148:	f7ff f8a8 	bl	800029c <__adddf3>
 800114c:	4602      	mov	r2, r0
 800114e:	460b      	mov	r3, r1
 8001150:	e9c7 231e 	strd	r2, r3, [r7, #120]	; 0x78
  for(int i = 0; i < DATA_SIZE; i++)
 8001154:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8001156:	3301      	adds	r3, #1
 8001158:	673b      	str	r3, [r7, #112]	; 0x70
 800115a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800115c:	f5b3 4ffa 	cmp.w	r3, #32000	; 0x7d00
 8001160:	dbce      	blt.n	8001100 <calculateRMS+0x7c>
  }

  RMS = sqrt(squaresSum / DATA_SIZE);
 8001162:	f04f 0200 	mov.w	r2, #0
 8001166:	4b18      	ldr	r3, [pc, #96]	; (80011c8 <calculateRMS+0x144>)
 8001168:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	; 0x78
 800116c:	f7ff fb76 	bl	800085c <__aeabi_ddiv>
 8001170:	4602      	mov	r2, r0
 8001172:	460b      	mov	r3, r1
 8001174:	ec43 2b17 	vmov	d7, r2, r3
 8001178:	eeb0 0a47 	vmov.f32	s0, s14
 800117c:	eef0 0a67 	vmov.f32	s1, s15
 8001180:	f007 fa6a 	bl	8008658 <sqrt>
 8001184:	ed87 0b1a 	vstr	d0, [r7, #104]	; 0x68

  sprintf(string_value, "ADC_value_RMS,%f\n\r", RMS);
 8001188:	1d38      	adds	r0, r7, #4
 800118a:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	; 0x68
 800118e:	490f      	ldr	r1, [pc, #60]	; (80011cc <calculateRMS+0x148>)
 8001190:	f003 fcbe 	bl	8004b10 <siprintf>
  HAL_UART_Transmit(&huart2, (uint8_t*)string_value, strlen(string_value), 1000);
 8001194:	1d3b      	adds	r3, r7, #4
 8001196:	4618      	mov	r0, r3
 8001198:	f7ff f822 	bl	80001e0 <strlen>
 800119c:	4603      	mov	r3, r0
 800119e:	b29a      	uxth	r2, r3
 80011a0:	1d39      	adds	r1, r7, #4
 80011a2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80011a6:	480a      	ldr	r0, [pc, #40]	; (80011d0 <calculateRMS+0x14c>)
 80011a8:	f002 fb37 	bl	800381a <HAL_UART_Transmit>

  return RMS;
 80011ac:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	; 0x68
 80011b0:	ec43 2b17 	vmov	d7, r2, r3
}
 80011b4:	eeb0 0a47 	vmov.f32	s0, s14
 80011b8:	eef0 0a67 	vmov.f32	s1, s15
 80011bc:	3788      	adds	r7, #136	; 0x88
 80011be:	46bd      	mov	sp, r7
 80011c0:	bdb0      	pop	{r4, r5, r7, pc}
 80011c2:	bf00      	nop
 80011c4:	20000200 	.word	0x20000200
 80011c8:	40df4000 	.word	0x40df4000
 80011cc:	08008844 	.word	0x08008844
 80011d0:	2000fcb0 	.word	0x2000fcb0

080011d4 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 0 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80011d4:	b580      	push	{r7, lr}
 80011d6:	b09c      	sub	sp, #112	; 0x70
 80011d8:	af00      	add	r7, sp, #0
 80011da:	6078      	str	r0, [r7, #4]
  if(htim->Instance == TIM1) //check if the interrupt comes from TIM1
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	681b      	ldr	r3, [r3, #0]
 80011e0:	4a1d      	ldr	r2, [pc, #116]	; (8001258 <HAL_TIM_PeriodElapsedCallback+0x84>)
 80011e2:	4293      	cmp	r3, r2
 80011e4:	d133      	bne.n	800124e <HAL_TIM_PeriodElapsedCallback+0x7a>
  {
    char string_value[100];
    uint16_t adcValue = AD7683_GetValues_SPI();
 80011e6:	f7ff ff09 	bl	8000ffc <AD7683_GetValues_SPI>
 80011ea:	4603      	mov	r3, r0
 80011ec:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e

    adcData[counter] = adcValue;
 80011f0:	4b1a      	ldr	r3, [pc, #104]	; (800125c <HAL_TIM_PeriodElapsedCallback+0x88>)
 80011f2:	881b      	ldrh	r3, [r3, #0]
 80011f4:	4619      	mov	r1, r3
 80011f6:	4a1a      	ldr	r2, [pc, #104]	; (8001260 <HAL_TIM_PeriodElapsedCallback+0x8c>)
 80011f8:	f8b7 306e 	ldrh.w	r3, [r7, #110]	; 0x6e
 80011fc:	f822 3011 	strh.w	r3, [r2, r1, lsl #1]
    counter++;
 8001200:	4b16      	ldr	r3, [pc, #88]	; (800125c <HAL_TIM_PeriodElapsedCallback+0x88>)
 8001202:	881b      	ldrh	r3, [r3, #0]
 8001204:	3301      	adds	r3, #1
 8001206:	b29a      	uxth	r2, r3
 8001208:	4b14      	ldr	r3, [pc, #80]	; (800125c <HAL_TIM_PeriodElapsedCallback+0x88>)
 800120a:	801a      	strh	r2, [r3, #0]

    if(counter >= DATA_SIZE)
 800120c:	4b13      	ldr	r3, [pc, #76]	; (800125c <HAL_TIM_PeriodElapsedCallback+0x88>)
 800120e:	881b      	ldrh	r3, [r3, #0]
 8001210:	f5b3 4ffa 	cmp.w	r3, #32000	; 0x7d00
 8001214:	d305      	bcc.n	8001222 <HAL_TIM_PeriodElapsedCallback+0x4e>
    {
      counter = 0;
 8001216:	4b11      	ldr	r3, [pc, #68]	; (800125c <HAL_TIM_PeriodElapsedCallback+0x88>)
 8001218:	2200      	movs	r2, #0
 800121a:	801a      	strh	r2, [r3, #0]
      calculateRMS();
 800121c:	f7ff ff32 	bl	8001084 <calculateRMS>
      sprintf(string_value, "ADC_value,%d\n\r", adcValue);
      HAL_UART_Transmit(&huart2, (uint8_t*)string_value, strlen(string_value), 1000);
    }

  }
}
 8001220:	e015      	b.n	800124e <HAL_TIM_PeriodElapsedCallback+0x7a>
      sprintf(string_value, "ADC_value,%d\n\r", adcValue);
 8001222:	f8b7 206e 	ldrh.w	r2, [r7, #110]	; 0x6e
 8001226:	f107 0308 	add.w	r3, r7, #8
 800122a:	490e      	ldr	r1, [pc, #56]	; (8001264 <HAL_TIM_PeriodElapsedCallback+0x90>)
 800122c:	4618      	mov	r0, r3
 800122e:	f003 fc6f 	bl	8004b10 <siprintf>
      HAL_UART_Transmit(&huart2, (uint8_t*)string_value, strlen(string_value), 1000);
 8001232:	f107 0308 	add.w	r3, r7, #8
 8001236:	4618      	mov	r0, r3
 8001238:	f7fe ffd2 	bl	80001e0 <strlen>
 800123c:	4603      	mov	r3, r0
 800123e:	b29a      	uxth	r2, r3
 8001240:	f107 0108 	add.w	r1, r7, #8
 8001244:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001248:	4807      	ldr	r0, [pc, #28]	; (8001268 <HAL_TIM_PeriodElapsedCallback+0x94>)
 800124a:	f002 fae6 	bl	800381a <HAL_UART_Transmit>
}
 800124e:	bf00      	nop
 8001250:	3770      	adds	r7, #112	; 0x70
 8001252:	46bd      	mov	sp, r7
 8001254:	bd80      	pop	{r7, pc}
 8001256:	bf00      	nop
 8001258:	40010000 	.word	0x40010000
 800125c:	2000fc00 	.word	0x2000fc00
 8001260:	20000200 	.word	0x20000200
 8001264:	08008858 	.word	0x08008858
 8001268:	2000fcb0 	.word	0x2000fcb0

0800126c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800126c:	b580      	push	{r7, lr}
 800126e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001270:	f000 fbb4 	bl	80019dc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001274:	f000 f80e 	bl	8001294 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001278:	f000 f926 	bl	80014c8 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 800127c:	f000 f8fa 	bl	8001474 <MX_USART2_UART_Init>
  MX_SPI1_Init();
 8001280:	f000 f872 	bl	8001368 <MX_SPI1_Init>
  MX_TIM1_Init();
 8001284:	f000 f8a6 	bl	80013d4 <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim1);
 8001288:	4801      	ldr	r0, [pc, #4]	; (8001290 <main+0x24>)
 800128a:	f001 fe83 	bl	8002f94 <HAL_TIM_Base_Start_IT>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while(1)
 800128e:	e7fe      	b.n	800128e <main+0x22>
 8001290:	2000fc10 	.word	0x2000fc10

08001294 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001294:	b580      	push	{r7, lr}
 8001296:	b094      	sub	sp, #80	; 0x50
 8001298:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800129a:	f107 0320 	add.w	r3, r7, #32
 800129e:	2230      	movs	r2, #48	; 0x30
 80012a0:	2100      	movs	r1, #0
 80012a2:	4618      	mov	r0, r3
 80012a4:	f002 fdac 	bl	8003e00 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80012a8:	f107 030c 	add.w	r3, r7, #12
 80012ac:	2200      	movs	r2, #0
 80012ae:	601a      	str	r2, [r3, #0]
 80012b0:	605a      	str	r2, [r3, #4]
 80012b2:	609a      	str	r2, [r3, #8]
 80012b4:	60da      	str	r2, [r3, #12]
 80012b6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80012b8:	2300      	movs	r3, #0
 80012ba:	60bb      	str	r3, [r7, #8]
 80012bc:	4b28      	ldr	r3, [pc, #160]	; (8001360 <SystemClock_Config+0xcc>)
 80012be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012c0:	4a27      	ldr	r2, [pc, #156]	; (8001360 <SystemClock_Config+0xcc>)
 80012c2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80012c6:	6413      	str	r3, [r2, #64]	; 0x40
 80012c8:	4b25      	ldr	r3, [pc, #148]	; (8001360 <SystemClock_Config+0xcc>)
 80012ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012cc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80012d0:	60bb      	str	r3, [r7, #8]
 80012d2:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 80012d4:	2300      	movs	r3, #0
 80012d6:	607b      	str	r3, [r7, #4]
 80012d8:	4b22      	ldr	r3, [pc, #136]	; (8001364 <SystemClock_Config+0xd0>)
 80012da:	681b      	ldr	r3, [r3, #0]
 80012dc:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 80012e0:	4a20      	ldr	r2, [pc, #128]	; (8001364 <SystemClock_Config+0xd0>)
 80012e2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80012e6:	6013      	str	r3, [r2, #0]
 80012e8:	4b1e      	ldr	r3, [pc, #120]	; (8001364 <SystemClock_Config+0xd0>)
 80012ea:	681b      	ldr	r3, [r3, #0]
 80012ec:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80012f0:	607b      	str	r3, [r7, #4]
 80012f2:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80012f4:	2302      	movs	r3, #2
 80012f6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80012f8:	2301      	movs	r3, #1
 80012fa:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80012fc:	2310      	movs	r3, #16
 80012fe:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001300:	2302      	movs	r3, #2
 8001302:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001304:	2300      	movs	r3, #0
 8001306:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001308:	2308      	movs	r3, #8
 800130a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 64;
 800130c:	2340      	movs	r3, #64	; 0x40
 800130e:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001310:	2302      	movs	r3, #2
 8001312:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8001314:	2307      	movs	r3, #7
 8001316:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001318:	f107 0320 	add.w	r3, r7, #32
 800131c:	4618      	mov	r0, r3
 800131e:	f000 fe7f 	bl	8002020 <HAL_RCC_OscConfig>
 8001322:	4603      	mov	r3, r0
 8001324:	2b00      	cmp	r3, #0
 8001326:	d001      	beq.n	800132c <SystemClock_Config+0x98>
  {
    Error_Handler();
 8001328:	f000 f93c 	bl	80015a4 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800132c:	230f      	movs	r3, #15
 800132e:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001330:	2302      	movs	r3, #2
 8001332:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001334:	2300      	movs	r3, #0
 8001336:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001338:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800133c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800133e:	2300      	movs	r3, #0
 8001340:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001342:	f107 030c 	add.w	r3, r7, #12
 8001346:	2102      	movs	r1, #2
 8001348:	4618      	mov	r0, r3
 800134a:	f001 f8e1 	bl	8002510 <HAL_RCC_ClockConfig>
 800134e:	4603      	mov	r3, r0
 8001350:	2b00      	cmp	r3, #0
 8001352:	d001      	beq.n	8001358 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8001354:	f000 f926 	bl	80015a4 <Error_Handler>
  }
}
 8001358:	bf00      	nop
 800135a:	3750      	adds	r7, #80	; 0x50
 800135c:	46bd      	mov	sp, r7
 800135e:	bd80      	pop	{r7, pc}
 8001360:	40023800 	.word	0x40023800
 8001364:	40007000 	.word	0x40007000

08001368 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001368:	b580      	push	{r7, lr}
 800136a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 800136c:	4b17      	ldr	r3, [pc, #92]	; (80013cc <MX_SPI1_Init+0x64>)
 800136e:	4a18      	ldr	r2, [pc, #96]	; (80013d0 <MX_SPI1_Init+0x68>)
 8001370:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001372:	4b16      	ldr	r3, [pc, #88]	; (80013cc <MX_SPI1_Init+0x64>)
 8001374:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001378:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800137a:	4b14      	ldr	r3, [pc, #80]	; (80013cc <MX_SPI1_Init+0x64>)
 800137c:	2200      	movs	r2, #0
 800137e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001380:	4b12      	ldr	r3, [pc, #72]	; (80013cc <MX_SPI1_Init+0x64>)
 8001382:	2200      	movs	r2, #0
 8001384:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8001386:	4b11      	ldr	r3, [pc, #68]	; (80013cc <MX_SPI1_Init+0x64>)
 8001388:	2202      	movs	r2, #2
 800138a:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 800138c:	4b0f      	ldr	r3, [pc, #60]	; (80013cc <MX_SPI1_Init+0x64>)
 800138e:	2201      	movs	r2, #1
 8001390:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001392:	4b0e      	ldr	r3, [pc, #56]	; (80013cc <MX_SPI1_Init+0x64>)
 8001394:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001398:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 800139a:	4b0c      	ldr	r3, [pc, #48]	; (80013cc <MX_SPI1_Init+0x64>)
 800139c:	2238      	movs	r2, #56	; 0x38
 800139e:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80013a0:	4b0a      	ldr	r3, [pc, #40]	; (80013cc <MX_SPI1_Init+0x64>)
 80013a2:	2200      	movs	r2, #0
 80013a4:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80013a6:	4b09      	ldr	r3, [pc, #36]	; (80013cc <MX_SPI1_Init+0x64>)
 80013a8:	2200      	movs	r2, #0
 80013aa:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80013ac:	4b07      	ldr	r3, [pc, #28]	; (80013cc <MX_SPI1_Init+0x64>)
 80013ae:	2200      	movs	r2, #0
 80013b0:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 80013b2:	4b06      	ldr	r3, [pc, #24]	; (80013cc <MX_SPI1_Init+0x64>)
 80013b4:	220a      	movs	r2, #10
 80013b6:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80013b8:	4804      	ldr	r0, [pc, #16]	; (80013cc <MX_SPI1_Init+0x64>)
 80013ba:	f001 faa5 	bl	8002908 <HAL_SPI_Init>
 80013be:	4603      	mov	r3, r0
 80013c0:	2b00      	cmp	r3, #0
 80013c2:	d001      	beq.n	80013c8 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80013c4:	f000 f8ee 	bl	80015a4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80013c8:	bf00      	nop
 80013ca:	bd80      	pop	{r7, pc}
 80013cc:	2000fc58 	.word	0x2000fc58
 80013d0:	40013000 	.word	0x40013000

080013d4 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80013d4:	b580      	push	{r7, lr}
 80013d6:	b086      	sub	sp, #24
 80013d8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80013da:	f107 0308 	add.w	r3, r7, #8
 80013de:	2200      	movs	r2, #0
 80013e0:	601a      	str	r2, [r3, #0]
 80013e2:	605a      	str	r2, [r3, #4]
 80013e4:	609a      	str	r2, [r3, #8]
 80013e6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80013e8:	463b      	mov	r3, r7
 80013ea:	2200      	movs	r2, #0
 80013ec:	601a      	str	r2, [r3, #0]
 80013ee:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80013f0:	4b1e      	ldr	r3, [pc, #120]	; (800146c <MX_TIM1_Init+0x98>)
 80013f2:	4a1f      	ldr	r2, [pc, #124]	; (8001470 <MX_TIM1_Init+0x9c>)
 80013f4:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 8;
 80013f6:	4b1d      	ldr	r3, [pc, #116]	; (800146c <MX_TIM1_Init+0x98>)
 80013f8:	2208      	movs	r2, #8
 80013fa:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80013fc:	4b1b      	ldr	r3, [pc, #108]	; (800146c <MX_TIM1_Init+0x98>)
 80013fe:	2200      	movs	r2, #0
 8001400:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 125;
 8001402:	4b1a      	ldr	r3, [pc, #104]	; (800146c <MX_TIM1_Init+0x98>)
 8001404:	227d      	movs	r2, #125	; 0x7d
 8001406:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001408:	4b18      	ldr	r3, [pc, #96]	; (800146c <MX_TIM1_Init+0x98>)
 800140a:	2200      	movs	r2, #0
 800140c:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800140e:	4b17      	ldr	r3, [pc, #92]	; (800146c <MX_TIM1_Init+0x98>)
 8001410:	2200      	movs	r2, #0
 8001412:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001414:	4b15      	ldr	r3, [pc, #84]	; (800146c <MX_TIM1_Init+0x98>)
 8001416:	2200      	movs	r2, #0
 8001418:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800141a:	4814      	ldr	r0, [pc, #80]	; (800146c <MX_TIM1_Init+0x98>)
 800141c:	f001 fd6a 	bl	8002ef4 <HAL_TIM_Base_Init>
 8001420:	4603      	mov	r3, r0
 8001422:	2b00      	cmp	r3, #0
 8001424:	d001      	beq.n	800142a <MX_TIM1_Init+0x56>
  {
    Error_Handler();
 8001426:	f000 f8bd 	bl	80015a4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800142a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800142e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001430:	f107 0308 	add.w	r3, r7, #8
 8001434:	4619      	mov	r1, r3
 8001436:	480d      	ldr	r0, [pc, #52]	; (800146c <MX_TIM1_Init+0x98>)
 8001438:	f001 ff16 	bl	8003268 <HAL_TIM_ConfigClockSource>
 800143c:	4603      	mov	r3, r0
 800143e:	2b00      	cmp	r3, #0
 8001440:	d001      	beq.n	8001446 <MX_TIM1_Init+0x72>
  {
    Error_Handler();
 8001442:	f000 f8af 	bl	80015a4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001446:	2300      	movs	r3, #0
 8001448:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800144a:	2300      	movs	r3, #0
 800144c:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800144e:	463b      	mov	r3, r7
 8001450:	4619      	mov	r1, r3
 8001452:	4806      	ldr	r0, [pc, #24]	; (800146c <MX_TIM1_Init+0x98>)
 8001454:	f002 f912 	bl	800367c <HAL_TIMEx_MasterConfigSynchronization>
 8001458:	4603      	mov	r3, r0
 800145a:	2b00      	cmp	r3, #0
 800145c:	d001      	beq.n	8001462 <MX_TIM1_Init+0x8e>
  {
    Error_Handler();
 800145e:	f000 f8a1 	bl	80015a4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8001462:	bf00      	nop
 8001464:	3718      	adds	r7, #24
 8001466:	46bd      	mov	sp, r7
 8001468:	bd80      	pop	{r7, pc}
 800146a:	bf00      	nop
 800146c:	2000fc10 	.word	0x2000fc10
 8001470:	40010000 	.word	0x40010000

08001474 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001474:	b580      	push	{r7, lr}
 8001476:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001478:	4b11      	ldr	r3, [pc, #68]	; (80014c0 <MX_USART2_UART_Init+0x4c>)
 800147a:	4a12      	ldr	r2, [pc, #72]	; (80014c4 <MX_USART2_UART_Init+0x50>)
 800147c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800147e:	4b10      	ldr	r3, [pc, #64]	; (80014c0 <MX_USART2_UART_Init+0x4c>)
 8001480:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001484:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001486:	4b0e      	ldr	r3, [pc, #56]	; (80014c0 <MX_USART2_UART_Init+0x4c>)
 8001488:	2200      	movs	r2, #0
 800148a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800148c:	4b0c      	ldr	r3, [pc, #48]	; (80014c0 <MX_USART2_UART_Init+0x4c>)
 800148e:	2200      	movs	r2, #0
 8001490:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001492:	4b0b      	ldr	r3, [pc, #44]	; (80014c0 <MX_USART2_UART_Init+0x4c>)
 8001494:	2200      	movs	r2, #0
 8001496:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001498:	4b09      	ldr	r3, [pc, #36]	; (80014c0 <MX_USART2_UART_Init+0x4c>)
 800149a:	220c      	movs	r2, #12
 800149c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800149e:	4b08      	ldr	r3, [pc, #32]	; (80014c0 <MX_USART2_UART_Init+0x4c>)
 80014a0:	2200      	movs	r2, #0
 80014a2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80014a4:	4b06      	ldr	r3, [pc, #24]	; (80014c0 <MX_USART2_UART_Init+0x4c>)
 80014a6:	2200      	movs	r2, #0
 80014a8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80014aa:	4805      	ldr	r0, [pc, #20]	; (80014c0 <MX_USART2_UART_Init+0x4c>)
 80014ac:	f002 f968 	bl	8003780 <HAL_UART_Init>
 80014b0:	4603      	mov	r3, r0
 80014b2:	2b00      	cmp	r3, #0
 80014b4:	d001      	beq.n	80014ba <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80014b6:	f000 f875 	bl	80015a4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80014ba:	bf00      	nop
 80014bc:	bd80      	pop	{r7, pc}
 80014be:	bf00      	nop
 80014c0:	2000fcb0 	.word	0x2000fcb0
 80014c4:	40004400 	.word	0x40004400

080014c8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80014c8:	b580      	push	{r7, lr}
 80014ca:	b08a      	sub	sp, #40	; 0x28
 80014cc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014ce:	f107 0314 	add.w	r3, r7, #20
 80014d2:	2200      	movs	r2, #0
 80014d4:	601a      	str	r2, [r3, #0]
 80014d6:	605a      	str	r2, [r3, #4]
 80014d8:	609a      	str	r2, [r3, #8]
 80014da:	60da      	str	r2, [r3, #12]
 80014dc:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80014de:	2300      	movs	r3, #0
 80014e0:	613b      	str	r3, [r7, #16]
 80014e2:	4b2d      	ldr	r3, [pc, #180]	; (8001598 <MX_GPIO_Init+0xd0>)
 80014e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014e6:	4a2c      	ldr	r2, [pc, #176]	; (8001598 <MX_GPIO_Init+0xd0>)
 80014e8:	f043 0304 	orr.w	r3, r3, #4
 80014ec:	6313      	str	r3, [r2, #48]	; 0x30
 80014ee:	4b2a      	ldr	r3, [pc, #168]	; (8001598 <MX_GPIO_Init+0xd0>)
 80014f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014f2:	f003 0304 	and.w	r3, r3, #4
 80014f6:	613b      	str	r3, [r7, #16]
 80014f8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80014fa:	2300      	movs	r3, #0
 80014fc:	60fb      	str	r3, [r7, #12]
 80014fe:	4b26      	ldr	r3, [pc, #152]	; (8001598 <MX_GPIO_Init+0xd0>)
 8001500:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001502:	4a25      	ldr	r2, [pc, #148]	; (8001598 <MX_GPIO_Init+0xd0>)
 8001504:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001508:	6313      	str	r3, [r2, #48]	; 0x30
 800150a:	4b23      	ldr	r3, [pc, #140]	; (8001598 <MX_GPIO_Init+0xd0>)
 800150c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800150e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001512:	60fb      	str	r3, [r7, #12]
 8001514:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001516:	2300      	movs	r3, #0
 8001518:	60bb      	str	r3, [r7, #8]
 800151a:	4b1f      	ldr	r3, [pc, #124]	; (8001598 <MX_GPIO_Init+0xd0>)
 800151c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800151e:	4a1e      	ldr	r2, [pc, #120]	; (8001598 <MX_GPIO_Init+0xd0>)
 8001520:	f043 0301 	orr.w	r3, r3, #1
 8001524:	6313      	str	r3, [r2, #48]	; 0x30
 8001526:	4b1c      	ldr	r3, [pc, #112]	; (8001598 <MX_GPIO_Init+0xd0>)
 8001528:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800152a:	f003 0301 	and.w	r3, r3, #1
 800152e:	60bb      	str	r3, [r7, #8]
 8001530:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001532:	2300      	movs	r3, #0
 8001534:	607b      	str	r3, [r7, #4]
 8001536:	4b18      	ldr	r3, [pc, #96]	; (8001598 <MX_GPIO_Init+0xd0>)
 8001538:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800153a:	4a17      	ldr	r2, [pc, #92]	; (8001598 <MX_GPIO_Init+0xd0>)
 800153c:	f043 0302 	orr.w	r3, r3, #2
 8001540:	6313      	str	r3, [r2, #48]	; 0x30
 8001542:	4b15      	ldr	r3, [pc, #84]	; (8001598 <MX_GPIO_Init+0xd0>)
 8001544:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001546:	f003 0302 	and.w	r3, r3, #2
 800154a:	607b      	str	r3, [r7, #4]
 800154c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_GPIO_Port, CS_Pin, GPIO_PIN_SET);
 800154e:	2201      	movs	r2, #1
 8001550:	2140      	movs	r1, #64	; 0x40
 8001552:	4812      	ldr	r0, [pc, #72]	; (800159c <MX_GPIO_Init+0xd4>)
 8001554:	f000 fd4a 	bl	8001fec <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001558:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800155c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800155e:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8001562:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001564:	2300      	movs	r3, #0
 8001566:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001568:	f107 0314 	add.w	r3, r7, #20
 800156c:	4619      	mov	r1, r3
 800156e:	480c      	ldr	r0, [pc, #48]	; (80015a0 <MX_GPIO_Init+0xd8>)
 8001570:	f000 fbb8 	bl	8001ce4 <HAL_GPIO_Init>

  /*Configure GPIO pin : CS_Pin */
  GPIO_InitStruct.Pin = CS_Pin;
 8001574:	2340      	movs	r3, #64	; 0x40
 8001576:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001578:	2301      	movs	r3, #1
 800157a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800157c:	2300      	movs	r3, #0
 800157e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001580:	2303      	movs	r3, #3
 8001582:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(CS_GPIO_Port, &GPIO_InitStruct);
 8001584:	f107 0314 	add.w	r3, r7, #20
 8001588:	4619      	mov	r1, r3
 800158a:	4804      	ldr	r0, [pc, #16]	; (800159c <MX_GPIO_Init+0xd4>)
 800158c:	f000 fbaa 	bl	8001ce4 <HAL_GPIO_Init>

}
 8001590:	bf00      	nop
 8001592:	3728      	adds	r7, #40	; 0x28
 8001594:	46bd      	mov	sp, r7
 8001596:	bd80      	pop	{r7, pc}
 8001598:	40023800 	.word	0x40023800
 800159c:	40020400 	.word	0x40020400
 80015a0:	40020800 	.word	0x40020800

080015a4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80015a4:	b480      	push	{r7}
 80015a6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80015a8:	b672      	cpsid	i
}
 80015aa:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while(1)
 80015ac:	e7fe      	b.n	80015ac <Error_Handler+0x8>
	...

080015b0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80015b0:	b580      	push	{r7, lr}
 80015b2:	b082      	sub	sp, #8
 80015b4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80015b6:	2300      	movs	r3, #0
 80015b8:	607b      	str	r3, [r7, #4]
 80015ba:	4b10      	ldr	r3, [pc, #64]	; (80015fc <HAL_MspInit+0x4c>)
 80015bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80015be:	4a0f      	ldr	r2, [pc, #60]	; (80015fc <HAL_MspInit+0x4c>)
 80015c0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80015c4:	6453      	str	r3, [r2, #68]	; 0x44
 80015c6:	4b0d      	ldr	r3, [pc, #52]	; (80015fc <HAL_MspInit+0x4c>)
 80015c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80015ca:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80015ce:	607b      	str	r3, [r7, #4]
 80015d0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80015d2:	2300      	movs	r3, #0
 80015d4:	603b      	str	r3, [r7, #0]
 80015d6:	4b09      	ldr	r3, [pc, #36]	; (80015fc <HAL_MspInit+0x4c>)
 80015d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015da:	4a08      	ldr	r2, [pc, #32]	; (80015fc <HAL_MspInit+0x4c>)
 80015dc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80015e0:	6413      	str	r3, [r2, #64]	; 0x40
 80015e2:	4b06      	ldr	r3, [pc, #24]	; (80015fc <HAL_MspInit+0x4c>)
 80015e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015e6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80015ea:	603b      	str	r3, [r7, #0]
 80015ec:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80015ee:	2007      	movs	r0, #7
 80015f0:	f000 fb36 	bl	8001c60 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80015f4:	bf00      	nop
 80015f6:	3708      	adds	r7, #8
 80015f8:	46bd      	mov	sp, r7
 80015fa:	bd80      	pop	{r7, pc}
 80015fc:	40023800 	.word	0x40023800

08001600 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001600:	b580      	push	{r7, lr}
 8001602:	b08a      	sub	sp, #40	; 0x28
 8001604:	af00      	add	r7, sp, #0
 8001606:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001608:	f107 0314 	add.w	r3, r7, #20
 800160c:	2200      	movs	r2, #0
 800160e:	601a      	str	r2, [r3, #0]
 8001610:	605a      	str	r2, [r3, #4]
 8001612:	609a      	str	r2, [r3, #8]
 8001614:	60da      	str	r2, [r3, #12]
 8001616:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	681b      	ldr	r3, [r3, #0]
 800161c:	4a19      	ldr	r2, [pc, #100]	; (8001684 <HAL_SPI_MspInit+0x84>)
 800161e:	4293      	cmp	r3, r2
 8001620:	d12b      	bne.n	800167a <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001622:	2300      	movs	r3, #0
 8001624:	613b      	str	r3, [r7, #16]
 8001626:	4b18      	ldr	r3, [pc, #96]	; (8001688 <HAL_SPI_MspInit+0x88>)
 8001628:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800162a:	4a17      	ldr	r2, [pc, #92]	; (8001688 <HAL_SPI_MspInit+0x88>)
 800162c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001630:	6453      	str	r3, [r2, #68]	; 0x44
 8001632:	4b15      	ldr	r3, [pc, #84]	; (8001688 <HAL_SPI_MspInit+0x88>)
 8001634:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001636:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800163a:	613b      	str	r3, [r7, #16]
 800163c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800163e:	2300      	movs	r3, #0
 8001640:	60fb      	str	r3, [r7, #12]
 8001642:	4b11      	ldr	r3, [pc, #68]	; (8001688 <HAL_SPI_MspInit+0x88>)
 8001644:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001646:	4a10      	ldr	r2, [pc, #64]	; (8001688 <HAL_SPI_MspInit+0x88>)
 8001648:	f043 0301 	orr.w	r3, r3, #1
 800164c:	6313      	str	r3, [r2, #48]	; 0x30
 800164e:	4b0e      	ldr	r3, [pc, #56]	; (8001688 <HAL_SPI_MspInit+0x88>)
 8001650:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001652:	f003 0301 	and.w	r3, r3, #1
 8001656:	60fb      	str	r3, [r7, #12]
 8001658:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 800165a:	23e0      	movs	r3, #224	; 0xe0
 800165c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800165e:	2302      	movs	r3, #2
 8001660:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001662:	2300      	movs	r3, #0
 8001664:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001666:	2303      	movs	r3, #3
 8001668:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800166a:	2305      	movs	r3, #5
 800166c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800166e:	f107 0314 	add.w	r3, r7, #20
 8001672:	4619      	mov	r1, r3
 8001674:	4805      	ldr	r0, [pc, #20]	; (800168c <HAL_SPI_MspInit+0x8c>)
 8001676:	f000 fb35 	bl	8001ce4 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 800167a:	bf00      	nop
 800167c:	3728      	adds	r7, #40	; 0x28
 800167e:	46bd      	mov	sp, r7
 8001680:	bd80      	pop	{r7, pc}
 8001682:	bf00      	nop
 8001684:	40013000 	.word	0x40013000
 8001688:	40023800 	.word	0x40023800
 800168c:	40020000 	.word	0x40020000

08001690 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001690:	b580      	push	{r7, lr}
 8001692:	b084      	sub	sp, #16
 8001694:	af00      	add	r7, sp, #0
 8001696:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	681b      	ldr	r3, [r3, #0]
 800169c:	4a0e      	ldr	r2, [pc, #56]	; (80016d8 <HAL_TIM_Base_MspInit+0x48>)
 800169e:	4293      	cmp	r3, r2
 80016a0:	d115      	bne.n	80016ce <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80016a2:	2300      	movs	r3, #0
 80016a4:	60fb      	str	r3, [r7, #12]
 80016a6:	4b0d      	ldr	r3, [pc, #52]	; (80016dc <HAL_TIM_Base_MspInit+0x4c>)
 80016a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80016aa:	4a0c      	ldr	r2, [pc, #48]	; (80016dc <HAL_TIM_Base_MspInit+0x4c>)
 80016ac:	f043 0301 	orr.w	r3, r3, #1
 80016b0:	6453      	str	r3, [r2, #68]	; 0x44
 80016b2:	4b0a      	ldr	r3, [pc, #40]	; (80016dc <HAL_TIM_Base_MspInit+0x4c>)
 80016b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80016b6:	f003 0301 	and.w	r3, r3, #1
 80016ba:	60fb      	str	r3, [r7, #12]
 80016bc:	68fb      	ldr	r3, [r7, #12]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 80016be:	2200      	movs	r2, #0
 80016c0:	2100      	movs	r1, #0
 80016c2:	2019      	movs	r0, #25
 80016c4:	f000 fad7 	bl	8001c76 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 80016c8:	2019      	movs	r0, #25
 80016ca:	f000 faf0 	bl	8001cae <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 80016ce:	bf00      	nop
 80016d0:	3710      	adds	r7, #16
 80016d2:	46bd      	mov	sp, r7
 80016d4:	bd80      	pop	{r7, pc}
 80016d6:	bf00      	nop
 80016d8:	40010000 	.word	0x40010000
 80016dc:	40023800 	.word	0x40023800

080016e0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80016e0:	b580      	push	{r7, lr}
 80016e2:	b08a      	sub	sp, #40	; 0x28
 80016e4:	af00      	add	r7, sp, #0
 80016e6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016e8:	f107 0314 	add.w	r3, r7, #20
 80016ec:	2200      	movs	r2, #0
 80016ee:	601a      	str	r2, [r3, #0]
 80016f0:	605a      	str	r2, [r3, #4]
 80016f2:	609a      	str	r2, [r3, #8]
 80016f4:	60da      	str	r2, [r3, #12]
 80016f6:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	681b      	ldr	r3, [r3, #0]
 80016fc:	4a19      	ldr	r2, [pc, #100]	; (8001764 <HAL_UART_MspInit+0x84>)
 80016fe:	4293      	cmp	r3, r2
 8001700:	d12b      	bne.n	800175a <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001702:	2300      	movs	r3, #0
 8001704:	613b      	str	r3, [r7, #16]
 8001706:	4b18      	ldr	r3, [pc, #96]	; (8001768 <HAL_UART_MspInit+0x88>)
 8001708:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800170a:	4a17      	ldr	r2, [pc, #92]	; (8001768 <HAL_UART_MspInit+0x88>)
 800170c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001710:	6413      	str	r3, [r2, #64]	; 0x40
 8001712:	4b15      	ldr	r3, [pc, #84]	; (8001768 <HAL_UART_MspInit+0x88>)
 8001714:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001716:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800171a:	613b      	str	r3, [r7, #16]
 800171c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800171e:	2300      	movs	r3, #0
 8001720:	60fb      	str	r3, [r7, #12]
 8001722:	4b11      	ldr	r3, [pc, #68]	; (8001768 <HAL_UART_MspInit+0x88>)
 8001724:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001726:	4a10      	ldr	r2, [pc, #64]	; (8001768 <HAL_UART_MspInit+0x88>)
 8001728:	f043 0301 	orr.w	r3, r3, #1
 800172c:	6313      	str	r3, [r2, #48]	; 0x30
 800172e:	4b0e      	ldr	r3, [pc, #56]	; (8001768 <HAL_UART_MspInit+0x88>)
 8001730:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001732:	f003 0301 	and.w	r3, r3, #1
 8001736:	60fb      	str	r3, [r7, #12]
 8001738:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 800173a:	230c      	movs	r3, #12
 800173c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800173e:	2302      	movs	r3, #2
 8001740:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001742:	2300      	movs	r3, #0
 8001744:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001746:	2300      	movs	r3, #0
 8001748:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800174a:	2307      	movs	r3, #7
 800174c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800174e:	f107 0314 	add.w	r3, r7, #20
 8001752:	4619      	mov	r1, r3
 8001754:	4805      	ldr	r0, [pc, #20]	; (800176c <HAL_UART_MspInit+0x8c>)
 8001756:	f000 fac5 	bl	8001ce4 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800175a:	bf00      	nop
 800175c:	3728      	adds	r7, #40	; 0x28
 800175e:	46bd      	mov	sp, r7
 8001760:	bd80      	pop	{r7, pc}
 8001762:	bf00      	nop
 8001764:	40004400 	.word	0x40004400
 8001768:	40023800 	.word	0x40023800
 800176c:	40020000 	.word	0x40020000

08001770 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001770:	b480      	push	{r7}
 8001772:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001774:	e7fe      	b.n	8001774 <NMI_Handler+0x4>

08001776 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001776:	b480      	push	{r7}
 8001778:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800177a:	e7fe      	b.n	800177a <HardFault_Handler+0x4>

0800177c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800177c:	b480      	push	{r7}
 800177e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001780:	e7fe      	b.n	8001780 <MemManage_Handler+0x4>

08001782 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001782:	b480      	push	{r7}
 8001784:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001786:	e7fe      	b.n	8001786 <BusFault_Handler+0x4>

08001788 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001788:	b480      	push	{r7}
 800178a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800178c:	e7fe      	b.n	800178c <UsageFault_Handler+0x4>

0800178e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800178e:	b480      	push	{r7}
 8001790:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001792:	bf00      	nop
 8001794:	46bd      	mov	sp, r7
 8001796:	f85d 7b04 	ldr.w	r7, [sp], #4
 800179a:	4770      	bx	lr

0800179c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800179c:	b480      	push	{r7}
 800179e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80017a0:	bf00      	nop
 80017a2:	46bd      	mov	sp, r7
 80017a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017a8:	4770      	bx	lr

080017aa <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80017aa:	b480      	push	{r7}
 80017ac:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80017ae:	bf00      	nop
 80017b0:	46bd      	mov	sp, r7
 80017b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017b6:	4770      	bx	lr

080017b8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80017b8:	b580      	push	{r7, lr}
 80017ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80017bc:	f000 f960 	bl	8001a80 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80017c0:	bf00      	nop
 80017c2:	bd80      	pop	{r7, pc}

080017c4 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 80017c4:	b580      	push	{r7, lr}
 80017c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80017c8:	4802      	ldr	r0, [pc, #8]	; (80017d4 <TIM1_UP_TIM10_IRQHandler+0x10>)
 80017ca:	f001 fc45 	bl	8003058 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 80017ce:	bf00      	nop
 80017d0:	bd80      	pop	{r7, pc}
 80017d2:	bf00      	nop
 80017d4:	2000fc10 	.word	0x2000fc10

080017d8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80017d8:	b480      	push	{r7}
 80017da:	af00      	add	r7, sp, #0
	return 1;
 80017dc:	2301      	movs	r3, #1
}
 80017de:	4618      	mov	r0, r3
 80017e0:	46bd      	mov	sp, r7
 80017e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017e6:	4770      	bx	lr

080017e8 <_kill>:

int _kill(int pid, int sig)
{
 80017e8:	b580      	push	{r7, lr}
 80017ea:	b082      	sub	sp, #8
 80017ec:	af00      	add	r7, sp, #0
 80017ee:	6078      	str	r0, [r7, #4]
 80017f0:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80017f2:	f002 fadb 	bl	8003dac <__errno>
 80017f6:	4603      	mov	r3, r0
 80017f8:	2216      	movs	r2, #22
 80017fa:	601a      	str	r2, [r3, #0]
	return -1;
 80017fc:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001800:	4618      	mov	r0, r3
 8001802:	3708      	adds	r7, #8
 8001804:	46bd      	mov	sp, r7
 8001806:	bd80      	pop	{r7, pc}

08001808 <_exit>:

void _exit (int status)
{
 8001808:	b580      	push	{r7, lr}
 800180a:	b082      	sub	sp, #8
 800180c:	af00      	add	r7, sp, #0
 800180e:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8001810:	f04f 31ff 	mov.w	r1, #4294967295
 8001814:	6878      	ldr	r0, [r7, #4]
 8001816:	f7ff ffe7 	bl	80017e8 <_kill>
	while (1) {}		/* Make sure we hang here */
 800181a:	e7fe      	b.n	800181a <_exit+0x12>

0800181c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800181c:	b580      	push	{r7, lr}
 800181e:	b086      	sub	sp, #24
 8001820:	af00      	add	r7, sp, #0
 8001822:	60f8      	str	r0, [r7, #12]
 8001824:	60b9      	str	r1, [r7, #8]
 8001826:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001828:	2300      	movs	r3, #0
 800182a:	617b      	str	r3, [r7, #20]
 800182c:	e00a      	b.n	8001844 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800182e:	f3af 8000 	nop.w
 8001832:	4601      	mov	r1, r0
 8001834:	68bb      	ldr	r3, [r7, #8]
 8001836:	1c5a      	adds	r2, r3, #1
 8001838:	60ba      	str	r2, [r7, #8]
 800183a:	b2ca      	uxtb	r2, r1
 800183c:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800183e:	697b      	ldr	r3, [r7, #20]
 8001840:	3301      	adds	r3, #1
 8001842:	617b      	str	r3, [r7, #20]
 8001844:	697a      	ldr	r2, [r7, #20]
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	429a      	cmp	r2, r3
 800184a:	dbf0      	blt.n	800182e <_read+0x12>
	}

return len;
 800184c:	687b      	ldr	r3, [r7, #4]
}
 800184e:	4618      	mov	r0, r3
 8001850:	3718      	adds	r7, #24
 8001852:	46bd      	mov	sp, r7
 8001854:	bd80      	pop	{r7, pc}

08001856 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001856:	b580      	push	{r7, lr}
 8001858:	b086      	sub	sp, #24
 800185a:	af00      	add	r7, sp, #0
 800185c:	60f8      	str	r0, [r7, #12]
 800185e:	60b9      	str	r1, [r7, #8]
 8001860:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001862:	2300      	movs	r3, #0
 8001864:	617b      	str	r3, [r7, #20]
 8001866:	e009      	b.n	800187c <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001868:	68bb      	ldr	r3, [r7, #8]
 800186a:	1c5a      	adds	r2, r3, #1
 800186c:	60ba      	str	r2, [r7, #8]
 800186e:	781b      	ldrb	r3, [r3, #0]
 8001870:	4618      	mov	r0, r3
 8001872:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001876:	697b      	ldr	r3, [r7, #20]
 8001878:	3301      	adds	r3, #1
 800187a:	617b      	str	r3, [r7, #20]
 800187c:	697a      	ldr	r2, [r7, #20]
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	429a      	cmp	r2, r3
 8001882:	dbf1      	blt.n	8001868 <_write+0x12>
	}
	return len;
 8001884:	687b      	ldr	r3, [r7, #4]
}
 8001886:	4618      	mov	r0, r3
 8001888:	3718      	adds	r7, #24
 800188a:	46bd      	mov	sp, r7
 800188c:	bd80      	pop	{r7, pc}

0800188e <_close>:

int _close(int file)
{
 800188e:	b480      	push	{r7}
 8001890:	b083      	sub	sp, #12
 8001892:	af00      	add	r7, sp, #0
 8001894:	6078      	str	r0, [r7, #4]
	return -1;
 8001896:	f04f 33ff 	mov.w	r3, #4294967295
}
 800189a:	4618      	mov	r0, r3
 800189c:	370c      	adds	r7, #12
 800189e:	46bd      	mov	sp, r7
 80018a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018a4:	4770      	bx	lr

080018a6 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80018a6:	b480      	push	{r7}
 80018a8:	b083      	sub	sp, #12
 80018aa:	af00      	add	r7, sp, #0
 80018ac:	6078      	str	r0, [r7, #4]
 80018ae:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80018b0:	683b      	ldr	r3, [r7, #0]
 80018b2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80018b6:	605a      	str	r2, [r3, #4]
	return 0;
 80018b8:	2300      	movs	r3, #0
}
 80018ba:	4618      	mov	r0, r3
 80018bc:	370c      	adds	r7, #12
 80018be:	46bd      	mov	sp, r7
 80018c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018c4:	4770      	bx	lr

080018c6 <_isatty>:

int _isatty(int file)
{
 80018c6:	b480      	push	{r7}
 80018c8:	b083      	sub	sp, #12
 80018ca:	af00      	add	r7, sp, #0
 80018cc:	6078      	str	r0, [r7, #4]
	return 1;
 80018ce:	2301      	movs	r3, #1
}
 80018d0:	4618      	mov	r0, r3
 80018d2:	370c      	adds	r7, #12
 80018d4:	46bd      	mov	sp, r7
 80018d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018da:	4770      	bx	lr

080018dc <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80018dc:	b480      	push	{r7}
 80018de:	b085      	sub	sp, #20
 80018e0:	af00      	add	r7, sp, #0
 80018e2:	60f8      	str	r0, [r7, #12]
 80018e4:	60b9      	str	r1, [r7, #8]
 80018e6:	607a      	str	r2, [r7, #4]
	return 0;
 80018e8:	2300      	movs	r3, #0
}
 80018ea:	4618      	mov	r0, r3
 80018ec:	3714      	adds	r7, #20
 80018ee:	46bd      	mov	sp, r7
 80018f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018f4:	4770      	bx	lr
	...

080018f8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80018f8:	b580      	push	{r7, lr}
 80018fa:	b086      	sub	sp, #24
 80018fc:	af00      	add	r7, sp, #0
 80018fe:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001900:	4a14      	ldr	r2, [pc, #80]	; (8001954 <_sbrk+0x5c>)
 8001902:	4b15      	ldr	r3, [pc, #84]	; (8001958 <_sbrk+0x60>)
 8001904:	1ad3      	subs	r3, r2, r3
 8001906:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001908:	697b      	ldr	r3, [r7, #20]
 800190a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800190c:	4b13      	ldr	r3, [pc, #76]	; (800195c <_sbrk+0x64>)
 800190e:	681b      	ldr	r3, [r3, #0]
 8001910:	2b00      	cmp	r3, #0
 8001912:	d102      	bne.n	800191a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001914:	4b11      	ldr	r3, [pc, #68]	; (800195c <_sbrk+0x64>)
 8001916:	4a12      	ldr	r2, [pc, #72]	; (8001960 <_sbrk+0x68>)
 8001918:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800191a:	4b10      	ldr	r3, [pc, #64]	; (800195c <_sbrk+0x64>)
 800191c:	681a      	ldr	r2, [r3, #0]
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	4413      	add	r3, r2
 8001922:	693a      	ldr	r2, [r7, #16]
 8001924:	429a      	cmp	r2, r3
 8001926:	d207      	bcs.n	8001938 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001928:	f002 fa40 	bl	8003dac <__errno>
 800192c:	4603      	mov	r3, r0
 800192e:	220c      	movs	r2, #12
 8001930:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001932:	f04f 33ff 	mov.w	r3, #4294967295
 8001936:	e009      	b.n	800194c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001938:	4b08      	ldr	r3, [pc, #32]	; (800195c <_sbrk+0x64>)
 800193a:	681b      	ldr	r3, [r3, #0]
 800193c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800193e:	4b07      	ldr	r3, [pc, #28]	; (800195c <_sbrk+0x64>)
 8001940:	681a      	ldr	r2, [r3, #0]
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	4413      	add	r3, r2
 8001946:	4a05      	ldr	r2, [pc, #20]	; (800195c <_sbrk+0x64>)
 8001948:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800194a:	68fb      	ldr	r3, [r7, #12]
}
 800194c:	4618      	mov	r0, r3
 800194e:	3718      	adds	r7, #24
 8001950:	46bd      	mov	sp, r7
 8001952:	bd80      	pop	{r7, pc}
 8001954:	20018000 	.word	0x20018000
 8001958:	00000400 	.word	0x00000400
 800195c:	2000fc04 	.word	0x2000fc04
 8001960:	2000fd08 	.word	0x2000fd08

08001964 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001964:	b480      	push	{r7}
 8001966:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001968:	4b06      	ldr	r3, [pc, #24]	; (8001984 <SystemInit+0x20>)
 800196a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800196e:	4a05      	ldr	r2, [pc, #20]	; (8001984 <SystemInit+0x20>)
 8001970:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001974:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001978:	bf00      	nop
 800197a:	46bd      	mov	sp, r7
 800197c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001980:	4770      	bx	lr
 8001982:	bf00      	nop
 8001984:	e000ed00 	.word	0xe000ed00

08001988 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8001988:	f8df d034 	ldr.w	sp, [pc, #52]	; 80019c0 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800198c:	480d      	ldr	r0, [pc, #52]	; (80019c4 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800198e:	490e      	ldr	r1, [pc, #56]	; (80019c8 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001990:	4a0e      	ldr	r2, [pc, #56]	; (80019cc <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001992:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001994:	e002      	b.n	800199c <LoopCopyDataInit>

08001996 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001996:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001998:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800199a:	3304      	adds	r3, #4

0800199c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800199c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800199e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80019a0:	d3f9      	bcc.n	8001996 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80019a2:	4a0b      	ldr	r2, [pc, #44]	; (80019d0 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80019a4:	4c0b      	ldr	r4, [pc, #44]	; (80019d4 <LoopFillZerobss+0x26>)
  movs r3, #0
 80019a6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80019a8:	e001      	b.n	80019ae <LoopFillZerobss>

080019aa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80019aa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80019ac:	3204      	adds	r2, #4

080019ae <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80019ae:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80019b0:	d3fb      	bcc.n	80019aa <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80019b2:	f7ff ffd7 	bl	8001964 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80019b6:	f002 f9ff 	bl	8003db8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80019ba:	f7ff fc57 	bl	800126c <main>
  bx  lr    
 80019be:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 80019c0:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 80019c4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80019c8:	200001e4 	.word	0x200001e4
  ldr r2, =_sidata
 80019cc:	08008d44 	.word	0x08008d44
  ldr r2, =_sbss
 80019d0:	200001e4 	.word	0x200001e4
  ldr r4, =_ebss
 80019d4:	2000fd08 	.word	0x2000fd08

080019d8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80019d8:	e7fe      	b.n	80019d8 <ADC_IRQHandler>
	...

080019dc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80019dc:	b580      	push	{r7, lr}
 80019de:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80019e0:	4b0e      	ldr	r3, [pc, #56]	; (8001a1c <HAL_Init+0x40>)
 80019e2:	681b      	ldr	r3, [r3, #0]
 80019e4:	4a0d      	ldr	r2, [pc, #52]	; (8001a1c <HAL_Init+0x40>)
 80019e6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80019ea:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80019ec:	4b0b      	ldr	r3, [pc, #44]	; (8001a1c <HAL_Init+0x40>)
 80019ee:	681b      	ldr	r3, [r3, #0]
 80019f0:	4a0a      	ldr	r2, [pc, #40]	; (8001a1c <HAL_Init+0x40>)
 80019f2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80019f6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80019f8:	4b08      	ldr	r3, [pc, #32]	; (8001a1c <HAL_Init+0x40>)
 80019fa:	681b      	ldr	r3, [r3, #0]
 80019fc:	4a07      	ldr	r2, [pc, #28]	; (8001a1c <HAL_Init+0x40>)
 80019fe:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001a02:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001a04:	2003      	movs	r0, #3
 8001a06:	f000 f92b 	bl	8001c60 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001a0a:	2000      	movs	r0, #0
 8001a0c:	f000 f808 	bl	8001a20 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001a10:	f7ff fdce 	bl	80015b0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001a14:	2300      	movs	r3, #0
}
 8001a16:	4618      	mov	r0, r3
 8001a18:	bd80      	pop	{r7, pc}
 8001a1a:	bf00      	nop
 8001a1c:	40023c00 	.word	0x40023c00

08001a20 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001a20:	b580      	push	{r7, lr}
 8001a22:	b082      	sub	sp, #8
 8001a24:	af00      	add	r7, sp, #0
 8001a26:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001a28:	4b12      	ldr	r3, [pc, #72]	; (8001a74 <HAL_InitTick+0x54>)
 8001a2a:	681a      	ldr	r2, [r3, #0]
 8001a2c:	4b12      	ldr	r3, [pc, #72]	; (8001a78 <HAL_InitTick+0x58>)
 8001a2e:	781b      	ldrb	r3, [r3, #0]
 8001a30:	4619      	mov	r1, r3
 8001a32:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001a36:	fbb3 f3f1 	udiv	r3, r3, r1
 8001a3a:	fbb2 f3f3 	udiv	r3, r2, r3
 8001a3e:	4618      	mov	r0, r3
 8001a40:	f000 f943 	bl	8001cca <HAL_SYSTICK_Config>
 8001a44:	4603      	mov	r3, r0
 8001a46:	2b00      	cmp	r3, #0
 8001a48:	d001      	beq.n	8001a4e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001a4a:	2301      	movs	r3, #1
 8001a4c:	e00e      	b.n	8001a6c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	2b0f      	cmp	r3, #15
 8001a52:	d80a      	bhi.n	8001a6a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001a54:	2200      	movs	r2, #0
 8001a56:	6879      	ldr	r1, [r7, #4]
 8001a58:	f04f 30ff 	mov.w	r0, #4294967295
 8001a5c:	f000 f90b 	bl	8001c76 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001a60:	4a06      	ldr	r2, [pc, #24]	; (8001a7c <HAL_InitTick+0x5c>)
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001a66:	2300      	movs	r3, #0
 8001a68:	e000      	b.n	8001a6c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001a6a:	2301      	movs	r3, #1
}
 8001a6c:	4618      	mov	r0, r3
 8001a6e:	3708      	adds	r7, #8
 8001a70:	46bd      	mov	sp, r7
 8001a72:	bd80      	pop	{r7, pc}
 8001a74:	20000000 	.word	0x20000000
 8001a78:	20000008 	.word	0x20000008
 8001a7c:	20000004 	.word	0x20000004

08001a80 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001a80:	b480      	push	{r7}
 8001a82:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001a84:	4b06      	ldr	r3, [pc, #24]	; (8001aa0 <HAL_IncTick+0x20>)
 8001a86:	781b      	ldrb	r3, [r3, #0]
 8001a88:	461a      	mov	r2, r3
 8001a8a:	4b06      	ldr	r3, [pc, #24]	; (8001aa4 <HAL_IncTick+0x24>)
 8001a8c:	681b      	ldr	r3, [r3, #0]
 8001a8e:	4413      	add	r3, r2
 8001a90:	4a04      	ldr	r2, [pc, #16]	; (8001aa4 <HAL_IncTick+0x24>)
 8001a92:	6013      	str	r3, [r2, #0]
}
 8001a94:	bf00      	nop
 8001a96:	46bd      	mov	sp, r7
 8001a98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a9c:	4770      	bx	lr
 8001a9e:	bf00      	nop
 8001aa0:	20000008 	.word	0x20000008
 8001aa4:	2000fcf4 	.word	0x2000fcf4

08001aa8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001aa8:	b480      	push	{r7}
 8001aaa:	af00      	add	r7, sp, #0
  return uwTick;
 8001aac:	4b03      	ldr	r3, [pc, #12]	; (8001abc <HAL_GetTick+0x14>)
 8001aae:	681b      	ldr	r3, [r3, #0]
}
 8001ab0:	4618      	mov	r0, r3
 8001ab2:	46bd      	mov	sp, r7
 8001ab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ab8:	4770      	bx	lr
 8001aba:	bf00      	nop
 8001abc:	2000fcf4 	.word	0x2000fcf4

08001ac0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001ac0:	b480      	push	{r7}
 8001ac2:	b085      	sub	sp, #20
 8001ac4:	af00      	add	r7, sp, #0
 8001ac6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	f003 0307 	and.w	r3, r3, #7
 8001ace:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001ad0:	4b0c      	ldr	r3, [pc, #48]	; (8001b04 <__NVIC_SetPriorityGrouping+0x44>)
 8001ad2:	68db      	ldr	r3, [r3, #12]
 8001ad4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001ad6:	68ba      	ldr	r2, [r7, #8]
 8001ad8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001adc:	4013      	ands	r3, r2
 8001ade:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001ae0:	68fb      	ldr	r3, [r7, #12]
 8001ae2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001ae4:	68bb      	ldr	r3, [r7, #8]
 8001ae6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001ae8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001aec:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001af0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001af2:	4a04      	ldr	r2, [pc, #16]	; (8001b04 <__NVIC_SetPriorityGrouping+0x44>)
 8001af4:	68bb      	ldr	r3, [r7, #8]
 8001af6:	60d3      	str	r3, [r2, #12]
}
 8001af8:	bf00      	nop
 8001afa:	3714      	adds	r7, #20
 8001afc:	46bd      	mov	sp, r7
 8001afe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b02:	4770      	bx	lr
 8001b04:	e000ed00 	.word	0xe000ed00

08001b08 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001b08:	b480      	push	{r7}
 8001b0a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001b0c:	4b04      	ldr	r3, [pc, #16]	; (8001b20 <__NVIC_GetPriorityGrouping+0x18>)
 8001b0e:	68db      	ldr	r3, [r3, #12]
 8001b10:	0a1b      	lsrs	r3, r3, #8
 8001b12:	f003 0307 	and.w	r3, r3, #7
}
 8001b16:	4618      	mov	r0, r3
 8001b18:	46bd      	mov	sp, r7
 8001b1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b1e:	4770      	bx	lr
 8001b20:	e000ed00 	.word	0xe000ed00

08001b24 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001b24:	b480      	push	{r7}
 8001b26:	b083      	sub	sp, #12
 8001b28:	af00      	add	r7, sp, #0
 8001b2a:	4603      	mov	r3, r0
 8001b2c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001b2e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b32:	2b00      	cmp	r3, #0
 8001b34:	db0b      	blt.n	8001b4e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001b36:	79fb      	ldrb	r3, [r7, #7]
 8001b38:	f003 021f 	and.w	r2, r3, #31
 8001b3c:	4907      	ldr	r1, [pc, #28]	; (8001b5c <__NVIC_EnableIRQ+0x38>)
 8001b3e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b42:	095b      	lsrs	r3, r3, #5
 8001b44:	2001      	movs	r0, #1
 8001b46:	fa00 f202 	lsl.w	r2, r0, r2
 8001b4a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001b4e:	bf00      	nop
 8001b50:	370c      	adds	r7, #12
 8001b52:	46bd      	mov	sp, r7
 8001b54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b58:	4770      	bx	lr
 8001b5a:	bf00      	nop
 8001b5c:	e000e100 	.word	0xe000e100

08001b60 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001b60:	b480      	push	{r7}
 8001b62:	b083      	sub	sp, #12
 8001b64:	af00      	add	r7, sp, #0
 8001b66:	4603      	mov	r3, r0
 8001b68:	6039      	str	r1, [r7, #0]
 8001b6a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001b6c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b70:	2b00      	cmp	r3, #0
 8001b72:	db0a      	blt.n	8001b8a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001b74:	683b      	ldr	r3, [r7, #0]
 8001b76:	b2da      	uxtb	r2, r3
 8001b78:	490c      	ldr	r1, [pc, #48]	; (8001bac <__NVIC_SetPriority+0x4c>)
 8001b7a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b7e:	0112      	lsls	r2, r2, #4
 8001b80:	b2d2      	uxtb	r2, r2
 8001b82:	440b      	add	r3, r1
 8001b84:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001b88:	e00a      	b.n	8001ba0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001b8a:	683b      	ldr	r3, [r7, #0]
 8001b8c:	b2da      	uxtb	r2, r3
 8001b8e:	4908      	ldr	r1, [pc, #32]	; (8001bb0 <__NVIC_SetPriority+0x50>)
 8001b90:	79fb      	ldrb	r3, [r7, #7]
 8001b92:	f003 030f 	and.w	r3, r3, #15
 8001b96:	3b04      	subs	r3, #4
 8001b98:	0112      	lsls	r2, r2, #4
 8001b9a:	b2d2      	uxtb	r2, r2
 8001b9c:	440b      	add	r3, r1
 8001b9e:	761a      	strb	r2, [r3, #24]
}
 8001ba0:	bf00      	nop
 8001ba2:	370c      	adds	r7, #12
 8001ba4:	46bd      	mov	sp, r7
 8001ba6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001baa:	4770      	bx	lr
 8001bac:	e000e100 	.word	0xe000e100
 8001bb0:	e000ed00 	.word	0xe000ed00

08001bb4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001bb4:	b480      	push	{r7}
 8001bb6:	b089      	sub	sp, #36	; 0x24
 8001bb8:	af00      	add	r7, sp, #0
 8001bba:	60f8      	str	r0, [r7, #12]
 8001bbc:	60b9      	str	r1, [r7, #8]
 8001bbe:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001bc0:	68fb      	ldr	r3, [r7, #12]
 8001bc2:	f003 0307 	and.w	r3, r3, #7
 8001bc6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001bc8:	69fb      	ldr	r3, [r7, #28]
 8001bca:	f1c3 0307 	rsb	r3, r3, #7
 8001bce:	2b04      	cmp	r3, #4
 8001bd0:	bf28      	it	cs
 8001bd2:	2304      	movcs	r3, #4
 8001bd4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001bd6:	69fb      	ldr	r3, [r7, #28]
 8001bd8:	3304      	adds	r3, #4
 8001bda:	2b06      	cmp	r3, #6
 8001bdc:	d902      	bls.n	8001be4 <NVIC_EncodePriority+0x30>
 8001bde:	69fb      	ldr	r3, [r7, #28]
 8001be0:	3b03      	subs	r3, #3
 8001be2:	e000      	b.n	8001be6 <NVIC_EncodePriority+0x32>
 8001be4:	2300      	movs	r3, #0
 8001be6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001be8:	f04f 32ff 	mov.w	r2, #4294967295
 8001bec:	69bb      	ldr	r3, [r7, #24]
 8001bee:	fa02 f303 	lsl.w	r3, r2, r3
 8001bf2:	43da      	mvns	r2, r3
 8001bf4:	68bb      	ldr	r3, [r7, #8]
 8001bf6:	401a      	ands	r2, r3
 8001bf8:	697b      	ldr	r3, [r7, #20]
 8001bfa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001bfc:	f04f 31ff 	mov.w	r1, #4294967295
 8001c00:	697b      	ldr	r3, [r7, #20]
 8001c02:	fa01 f303 	lsl.w	r3, r1, r3
 8001c06:	43d9      	mvns	r1, r3
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001c0c:	4313      	orrs	r3, r2
         );
}
 8001c0e:	4618      	mov	r0, r3
 8001c10:	3724      	adds	r7, #36	; 0x24
 8001c12:	46bd      	mov	sp, r7
 8001c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c18:	4770      	bx	lr
	...

08001c1c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001c1c:	b580      	push	{r7, lr}
 8001c1e:	b082      	sub	sp, #8
 8001c20:	af00      	add	r7, sp, #0
 8001c22:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	3b01      	subs	r3, #1
 8001c28:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001c2c:	d301      	bcc.n	8001c32 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001c2e:	2301      	movs	r3, #1
 8001c30:	e00f      	b.n	8001c52 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001c32:	4a0a      	ldr	r2, [pc, #40]	; (8001c5c <SysTick_Config+0x40>)
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	3b01      	subs	r3, #1
 8001c38:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001c3a:	210f      	movs	r1, #15
 8001c3c:	f04f 30ff 	mov.w	r0, #4294967295
 8001c40:	f7ff ff8e 	bl	8001b60 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001c44:	4b05      	ldr	r3, [pc, #20]	; (8001c5c <SysTick_Config+0x40>)
 8001c46:	2200      	movs	r2, #0
 8001c48:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001c4a:	4b04      	ldr	r3, [pc, #16]	; (8001c5c <SysTick_Config+0x40>)
 8001c4c:	2207      	movs	r2, #7
 8001c4e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001c50:	2300      	movs	r3, #0
}
 8001c52:	4618      	mov	r0, r3
 8001c54:	3708      	adds	r7, #8
 8001c56:	46bd      	mov	sp, r7
 8001c58:	bd80      	pop	{r7, pc}
 8001c5a:	bf00      	nop
 8001c5c:	e000e010 	.word	0xe000e010

08001c60 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001c60:	b580      	push	{r7, lr}
 8001c62:	b082      	sub	sp, #8
 8001c64:	af00      	add	r7, sp, #0
 8001c66:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001c68:	6878      	ldr	r0, [r7, #4]
 8001c6a:	f7ff ff29 	bl	8001ac0 <__NVIC_SetPriorityGrouping>
}
 8001c6e:	bf00      	nop
 8001c70:	3708      	adds	r7, #8
 8001c72:	46bd      	mov	sp, r7
 8001c74:	bd80      	pop	{r7, pc}

08001c76 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001c76:	b580      	push	{r7, lr}
 8001c78:	b086      	sub	sp, #24
 8001c7a:	af00      	add	r7, sp, #0
 8001c7c:	4603      	mov	r3, r0
 8001c7e:	60b9      	str	r1, [r7, #8]
 8001c80:	607a      	str	r2, [r7, #4]
 8001c82:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001c84:	2300      	movs	r3, #0
 8001c86:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001c88:	f7ff ff3e 	bl	8001b08 <__NVIC_GetPriorityGrouping>
 8001c8c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001c8e:	687a      	ldr	r2, [r7, #4]
 8001c90:	68b9      	ldr	r1, [r7, #8]
 8001c92:	6978      	ldr	r0, [r7, #20]
 8001c94:	f7ff ff8e 	bl	8001bb4 <NVIC_EncodePriority>
 8001c98:	4602      	mov	r2, r0
 8001c9a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001c9e:	4611      	mov	r1, r2
 8001ca0:	4618      	mov	r0, r3
 8001ca2:	f7ff ff5d 	bl	8001b60 <__NVIC_SetPriority>
}
 8001ca6:	bf00      	nop
 8001ca8:	3718      	adds	r7, #24
 8001caa:	46bd      	mov	sp, r7
 8001cac:	bd80      	pop	{r7, pc}

08001cae <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001cae:	b580      	push	{r7, lr}
 8001cb0:	b082      	sub	sp, #8
 8001cb2:	af00      	add	r7, sp, #0
 8001cb4:	4603      	mov	r3, r0
 8001cb6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001cb8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001cbc:	4618      	mov	r0, r3
 8001cbe:	f7ff ff31 	bl	8001b24 <__NVIC_EnableIRQ>
}
 8001cc2:	bf00      	nop
 8001cc4:	3708      	adds	r7, #8
 8001cc6:	46bd      	mov	sp, r7
 8001cc8:	bd80      	pop	{r7, pc}

08001cca <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001cca:	b580      	push	{r7, lr}
 8001ccc:	b082      	sub	sp, #8
 8001cce:	af00      	add	r7, sp, #0
 8001cd0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001cd2:	6878      	ldr	r0, [r7, #4]
 8001cd4:	f7ff ffa2 	bl	8001c1c <SysTick_Config>
 8001cd8:	4603      	mov	r3, r0
}
 8001cda:	4618      	mov	r0, r3
 8001cdc:	3708      	adds	r7, #8
 8001cde:	46bd      	mov	sp, r7
 8001ce0:	bd80      	pop	{r7, pc}
	...

08001ce4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001ce4:	b480      	push	{r7}
 8001ce6:	b089      	sub	sp, #36	; 0x24
 8001ce8:	af00      	add	r7, sp, #0
 8001cea:	6078      	str	r0, [r7, #4]
 8001cec:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001cee:	2300      	movs	r3, #0
 8001cf0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001cf2:	2300      	movs	r3, #0
 8001cf4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001cf6:	2300      	movs	r3, #0
 8001cf8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001cfa:	2300      	movs	r3, #0
 8001cfc:	61fb      	str	r3, [r7, #28]
 8001cfe:	e159      	b.n	8001fb4 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001d00:	2201      	movs	r2, #1
 8001d02:	69fb      	ldr	r3, [r7, #28]
 8001d04:	fa02 f303 	lsl.w	r3, r2, r3
 8001d08:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001d0a:	683b      	ldr	r3, [r7, #0]
 8001d0c:	681b      	ldr	r3, [r3, #0]
 8001d0e:	697a      	ldr	r2, [r7, #20]
 8001d10:	4013      	ands	r3, r2
 8001d12:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001d14:	693a      	ldr	r2, [r7, #16]
 8001d16:	697b      	ldr	r3, [r7, #20]
 8001d18:	429a      	cmp	r2, r3
 8001d1a:	f040 8148 	bne.w	8001fae <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001d1e:	683b      	ldr	r3, [r7, #0]
 8001d20:	685b      	ldr	r3, [r3, #4]
 8001d22:	f003 0303 	and.w	r3, r3, #3
 8001d26:	2b01      	cmp	r3, #1
 8001d28:	d005      	beq.n	8001d36 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001d2a:	683b      	ldr	r3, [r7, #0]
 8001d2c:	685b      	ldr	r3, [r3, #4]
 8001d2e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001d32:	2b02      	cmp	r3, #2
 8001d34:	d130      	bne.n	8001d98 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	689b      	ldr	r3, [r3, #8]
 8001d3a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001d3c:	69fb      	ldr	r3, [r7, #28]
 8001d3e:	005b      	lsls	r3, r3, #1
 8001d40:	2203      	movs	r2, #3
 8001d42:	fa02 f303 	lsl.w	r3, r2, r3
 8001d46:	43db      	mvns	r3, r3
 8001d48:	69ba      	ldr	r2, [r7, #24]
 8001d4a:	4013      	ands	r3, r2
 8001d4c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001d4e:	683b      	ldr	r3, [r7, #0]
 8001d50:	68da      	ldr	r2, [r3, #12]
 8001d52:	69fb      	ldr	r3, [r7, #28]
 8001d54:	005b      	lsls	r3, r3, #1
 8001d56:	fa02 f303 	lsl.w	r3, r2, r3
 8001d5a:	69ba      	ldr	r2, [r7, #24]
 8001d5c:	4313      	orrs	r3, r2
 8001d5e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	69ba      	ldr	r2, [r7, #24]
 8001d64:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	685b      	ldr	r3, [r3, #4]
 8001d6a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001d6c:	2201      	movs	r2, #1
 8001d6e:	69fb      	ldr	r3, [r7, #28]
 8001d70:	fa02 f303 	lsl.w	r3, r2, r3
 8001d74:	43db      	mvns	r3, r3
 8001d76:	69ba      	ldr	r2, [r7, #24]
 8001d78:	4013      	ands	r3, r2
 8001d7a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001d7c:	683b      	ldr	r3, [r7, #0]
 8001d7e:	685b      	ldr	r3, [r3, #4]
 8001d80:	091b      	lsrs	r3, r3, #4
 8001d82:	f003 0201 	and.w	r2, r3, #1
 8001d86:	69fb      	ldr	r3, [r7, #28]
 8001d88:	fa02 f303 	lsl.w	r3, r2, r3
 8001d8c:	69ba      	ldr	r2, [r7, #24]
 8001d8e:	4313      	orrs	r3, r2
 8001d90:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	69ba      	ldr	r2, [r7, #24]
 8001d96:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001d98:	683b      	ldr	r3, [r7, #0]
 8001d9a:	685b      	ldr	r3, [r3, #4]
 8001d9c:	f003 0303 	and.w	r3, r3, #3
 8001da0:	2b03      	cmp	r3, #3
 8001da2:	d017      	beq.n	8001dd4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	68db      	ldr	r3, [r3, #12]
 8001da8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001daa:	69fb      	ldr	r3, [r7, #28]
 8001dac:	005b      	lsls	r3, r3, #1
 8001dae:	2203      	movs	r2, #3
 8001db0:	fa02 f303 	lsl.w	r3, r2, r3
 8001db4:	43db      	mvns	r3, r3
 8001db6:	69ba      	ldr	r2, [r7, #24]
 8001db8:	4013      	ands	r3, r2
 8001dba:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001dbc:	683b      	ldr	r3, [r7, #0]
 8001dbe:	689a      	ldr	r2, [r3, #8]
 8001dc0:	69fb      	ldr	r3, [r7, #28]
 8001dc2:	005b      	lsls	r3, r3, #1
 8001dc4:	fa02 f303 	lsl.w	r3, r2, r3
 8001dc8:	69ba      	ldr	r2, [r7, #24]
 8001dca:	4313      	orrs	r3, r2
 8001dcc:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	69ba      	ldr	r2, [r7, #24]
 8001dd2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001dd4:	683b      	ldr	r3, [r7, #0]
 8001dd6:	685b      	ldr	r3, [r3, #4]
 8001dd8:	f003 0303 	and.w	r3, r3, #3
 8001ddc:	2b02      	cmp	r3, #2
 8001dde:	d123      	bne.n	8001e28 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001de0:	69fb      	ldr	r3, [r7, #28]
 8001de2:	08da      	lsrs	r2, r3, #3
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	3208      	adds	r2, #8
 8001de8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001dec:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001dee:	69fb      	ldr	r3, [r7, #28]
 8001df0:	f003 0307 	and.w	r3, r3, #7
 8001df4:	009b      	lsls	r3, r3, #2
 8001df6:	220f      	movs	r2, #15
 8001df8:	fa02 f303 	lsl.w	r3, r2, r3
 8001dfc:	43db      	mvns	r3, r3
 8001dfe:	69ba      	ldr	r2, [r7, #24]
 8001e00:	4013      	ands	r3, r2
 8001e02:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001e04:	683b      	ldr	r3, [r7, #0]
 8001e06:	691a      	ldr	r2, [r3, #16]
 8001e08:	69fb      	ldr	r3, [r7, #28]
 8001e0a:	f003 0307 	and.w	r3, r3, #7
 8001e0e:	009b      	lsls	r3, r3, #2
 8001e10:	fa02 f303 	lsl.w	r3, r2, r3
 8001e14:	69ba      	ldr	r2, [r7, #24]
 8001e16:	4313      	orrs	r3, r2
 8001e18:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001e1a:	69fb      	ldr	r3, [r7, #28]
 8001e1c:	08da      	lsrs	r2, r3, #3
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	3208      	adds	r2, #8
 8001e22:	69b9      	ldr	r1, [r7, #24]
 8001e24:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	681b      	ldr	r3, [r3, #0]
 8001e2c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001e2e:	69fb      	ldr	r3, [r7, #28]
 8001e30:	005b      	lsls	r3, r3, #1
 8001e32:	2203      	movs	r2, #3
 8001e34:	fa02 f303 	lsl.w	r3, r2, r3
 8001e38:	43db      	mvns	r3, r3
 8001e3a:	69ba      	ldr	r2, [r7, #24]
 8001e3c:	4013      	ands	r3, r2
 8001e3e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001e40:	683b      	ldr	r3, [r7, #0]
 8001e42:	685b      	ldr	r3, [r3, #4]
 8001e44:	f003 0203 	and.w	r2, r3, #3
 8001e48:	69fb      	ldr	r3, [r7, #28]
 8001e4a:	005b      	lsls	r3, r3, #1
 8001e4c:	fa02 f303 	lsl.w	r3, r2, r3
 8001e50:	69ba      	ldr	r2, [r7, #24]
 8001e52:	4313      	orrs	r3, r2
 8001e54:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	69ba      	ldr	r2, [r7, #24]
 8001e5a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001e5c:	683b      	ldr	r3, [r7, #0]
 8001e5e:	685b      	ldr	r3, [r3, #4]
 8001e60:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001e64:	2b00      	cmp	r3, #0
 8001e66:	f000 80a2 	beq.w	8001fae <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001e6a:	2300      	movs	r3, #0
 8001e6c:	60fb      	str	r3, [r7, #12]
 8001e6e:	4b57      	ldr	r3, [pc, #348]	; (8001fcc <HAL_GPIO_Init+0x2e8>)
 8001e70:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e72:	4a56      	ldr	r2, [pc, #344]	; (8001fcc <HAL_GPIO_Init+0x2e8>)
 8001e74:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001e78:	6453      	str	r3, [r2, #68]	; 0x44
 8001e7a:	4b54      	ldr	r3, [pc, #336]	; (8001fcc <HAL_GPIO_Init+0x2e8>)
 8001e7c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e7e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001e82:	60fb      	str	r3, [r7, #12]
 8001e84:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001e86:	4a52      	ldr	r2, [pc, #328]	; (8001fd0 <HAL_GPIO_Init+0x2ec>)
 8001e88:	69fb      	ldr	r3, [r7, #28]
 8001e8a:	089b      	lsrs	r3, r3, #2
 8001e8c:	3302      	adds	r3, #2
 8001e8e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001e92:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001e94:	69fb      	ldr	r3, [r7, #28]
 8001e96:	f003 0303 	and.w	r3, r3, #3
 8001e9a:	009b      	lsls	r3, r3, #2
 8001e9c:	220f      	movs	r2, #15
 8001e9e:	fa02 f303 	lsl.w	r3, r2, r3
 8001ea2:	43db      	mvns	r3, r3
 8001ea4:	69ba      	ldr	r2, [r7, #24]
 8001ea6:	4013      	ands	r3, r2
 8001ea8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	4a49      	ldr	r2, [pc, #292]	; (8001fd4 <HAL_GPIO_Init+0x2f0>)
 8001eae:	4293      	cmp	r3, r2
 8001eb0:	d019      	beq.n	8001ee6 <HAL_GPIO_Init+0x202>
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	4a48      	ldr	r2, [pc, #288]	; (8001fd8 <HAL_GPIO_Init+0x2f4>)
 8001eb6:	4293      	cmp	r3, r2
 8001eb8:	d013      	beq.n	8001ee2 <HAL_GPIO_Init+0x1fe>
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	4a47      	ldr	r2, [pc, #284]	; (8001fdc <HAL_GPIO_Init+0x2f8>)
 8001ebe:	4293      	cmp	r3, r2
 8001ec0:	d00d      	beq.n	8001ede <HAL_GPIO_Init+0x1fa>
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	4a46      	ldr	r2, [pc, #280]	; (8001fe0 <HAL_GPIO_Init+0x2fc>)
 8001ec6:	4293      	cmp	r3, r2
 8001ec8:	d007      	beq.n	8001eda <HAL_GPIO_Init+0x1f6>
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	4a45      	ldr	r2, [pc, #276]	; (8001fe4 <HAL_GPIO_Init+0x300>)
 8001ece:	4293      	cmp	r3, r2
 8001ed0:	d101      	bne.n	8001ed6 <HAL_GPIO_Init+0x1f2>
 8001ed2:	2304      	movs	r3, #4
 8001ed4:	e008      	b.n	8001ee8 <HAL_GPIO_Init+0x204>
 8001ed6:	2307      	movs	r3, #7
 8001ed8:	e006      	b.n	8001ee8 <HAL_GPIO_Init+0x204>
 8001eda:	2303      	movs	r3, #3
 8001edc:	e004      	b.n	8001ee8 <HAL_GPIO_Init+0x204>
 8001ede:	2302      	movs	r3, #2
 8001ee0:	e002      	b.n	8001ee8 <HAL_GPIO_Init+0x204>
 8001ee2:	2301      	movs	r3, #1
 8001ee4:	e000      	b.n	8001ee8 <HAL_GPIO_Init+0x204>
 8001ee6:	2300      	movs	r3, #0
 8001ee8:	69fa      	ldr	r2, [r7, #28]
 8001eea:	f002 0203 	and.w	r2, r2, #3
 8001eee:	0092      	lsls	r2, r2, #2
 8001ef0:	4093      	lsls	r3, r2
 8001ef2:	69ba      	ldr	r2, [r7, #24]
 8001ef4:	4313      	orrs	r3, r2
 8001ef6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001ef8:	4935      	ldr	r1, [pc, #212]	; (8001fd0 <HAL_GPIO_Init+0x2ec>)
 8001efa:	69fb      	ldr	r3, [r7, #28]
 8001efc:	089b      	lsrs	r3, r3, #2
 8001efe:	3302      	adds	r3, #2
 8001f00:	69ba      	ldr	r2, [r7, #24]
 8001f02:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001f06:	4b38      	ldr	r3, [pc, #224]	; (8001fe8 <HAL_GPIO_Init+0x304>)
 8001f08:	681b      	ldr	r3, [r3, #0]
 8001f0a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001f0c:	693b      	ldr	r3, [r7, #16]
 8001f0e:	43db      	mvns	r3, r3
 8001f10:	69ba      	ldr	r2, [r7, #24]
 8001f12:	4013      	ands	r3, r2
 8001f14:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001f16:	683b      	ldr	r3, [r7, #0]
 8001f18:	685b      	ldr	r3, [r3, #4]
 8001f1a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001f1e:	2b00      	cmp	r3, #0
 8001f20:	d003      	beq.n	8001f2a <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8001f22:	69ba      	ldr	r2, [r7, #24]
 8001f24:	693b      	ldr	r3, [r7, #16]
 8001f26:	4313      	orrs	r3, r2
 8001f28:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001f2a:	4a2f      	ldr	r2, [pc, #188]	; (8001fe8 <HAL_GPIO_Init+0x304>)
 8001f2c:	69bb      	ldr	r3, [r7, #24]
 8001f2e:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8001f30:	4b2d      	ldr	r3, [pc, #180]	; (8001fe8 <HAL_GPIO_Init+0x304>)
 8001f32:	685b      	ldr	r3, [r3, #4]
 8001f34:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001f36:	693b      	ldr	r3, [r7, #16]
 8001f38:	43db      	mvns	r3, r3
 8001f3a:	69ba      	ldr	r2, [r7, #24]
 8001f3c:	4013      	ands	r3, r2
 8001f3e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001f40:	683b      	ldr	r3, [r7, #0]
 8001f42:	685b      	ldr	r3, [r3, #4]
 8001f44:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001f48:	2b00      	cmp	r3, #0
 8001f4a:	d003      	beq.n	8001f54 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8001f4c:	69ba      	ldr	r2, [r7, #24]
 8001f4e:	693b      	ldr	r3, [r7, #16]
 8001f50:	4313      	orrs	r3, r2
 8001f52:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001f54:	4a24      	ldr	r2, [pc, #144]	; (8001fe8 <HAL_GPIO_Init+0x304>)
 8001f56:	69bb      	ldr	r3, [r7, #24]
 8001f58:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001f5a:	4b23      	ldr	r3, [pc, #140]	; (8001fe8 <HAL_GPIO_Init+0x304>)
 8001f5c:	689b      	ldr	r3, [r3, #8]
 8001f5e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001f60:	693b      	ldr	r3, [r7, #16]
 8001f62:	43db      	mvns	r3, r3
 8001f64:	69ba      	ldr	r2, [r7, #24]
 8001f66:	4013      	ands	r3, r2
 8001f68:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001f6a:	683b      	ldr	r3, [r7, #0]
 8001f6c:	685b      	ldr	r3, [r3, #4]
 8001f6e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001f72:	2b00      	cmp	r3, #0
 8001f74:	d003      	beq.n	8001f7e <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8001f76:	69ba      	ldr	r2, [r7, #24]
 8001f78:	693b      	ldr	r3, [r7, #16]
 8001f7a:	4313      	orrs	r3, r2
 8001f7c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001f7e:	4a1a      	ldr	r2, [pc, #104]	; (8001fe8 <HAL_GPIO_Init+0x304>)
 8001f80:	69bb      	ldr	r3, [r7, #24]
 8001f82:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001f84:	4b18      	ldr	r3, [pc, #96]	; (8001fe8 <HAL_GPIO_Init+0x304>)
 8001f86:	68db      	ldr	r3, [r3, #12]
 8001f88:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001f8a:	693b      	ldr	r3, [r7, #16]
 8001f8c:	43db      	mvns	r3, r3
 8001f8e:	69ba      	ldr	r2, [r7, #24]
 8001f90:	4013      	ands	r3, r2
 8001f92:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001f94:	683b      	ldr	r3, [r7, #0]
 8001f96:	685b      	ldr	r3, [r3, #4]
 8001f98:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001f9c:	2b00      	cmp	r3, #0
 8001f9e:	d003      	beq.n	8001fa8 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8001fa0:	69ba      	ldr	r2, [r7, #24]
 8001fa2:	693b      	ldr	r3, [r7, #16]
 8001fa4:	4313      	orrs	r3, r2
 8001fa6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001fa8:	4a0f      	ldr	r2, [pc, #60]	; (8001fe8 <HAL_GPIO_Init+0x304>)
 8001faa:	69bb      	ldr	r3, [r7, #24]
 8001fac:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001fae:	69fb      	ldr	r3, [r7, #28]
 8001fb0:	3301      	adds	r3, #1
 8001fb2:	61fb      	str	r3, [r7, #28]
 8001fb4:	69fb      	ldr	r3, [r7, #28]
 8001fb6:	2b0f      	cmp	r3, #15
 8001fb8:	f67f aea2 	bls.w	8001d00 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001fbc:	bf00      	nop
 8001fbe:	bf00      	nop
 8001fc0:	3724      	adds	r7, #36	; 0x24
 8001fc2:	46bd      	mov	sp, r7
 8001fc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fc8:	4770      	bx	lr
 8001fca:	bf00      	nop
 8001fcc:	40023800 	.word	0x40023800
 8001fd0:	40013800 	.word	0x40013800
 8001fd4:	40020000 	.word	0x40020000
 8001fd8:	40020400 	.word	0x40020400
 8001fdc:	40020800 	.word	0x40020800
 8001fe0:	40020c00 	.word	0x40020c00
 8001fe4:	40021000 	.word	0x40021000
 8001fe8:	40013c00 	.word	0x40013c00

08001fec <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001fec:	b480      	push	{r7}
 8001fee:	b083      	sub	sp, #12
 8001ff0:	af00      	add	r7, sp, #0
 8001ff2:	6078      	str	r0, [r7, #4]
 8001ff4:	460b      	mov	r3, r1
 8001ff6:	807b      	strh	r3, [r7, #2]
 8001ff8:	4613      	mov	r3, r2
 8001ffa:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001ffc:	787b      	ldrb	r3, [r7, #1]
 8001ffe:	2b00      	cmp	r3, #0
 8002000:	d003      	beq.n	800200a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002002:	887a      	ldrh	r2, [r7, #2]
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002008:	e003      	b.n	8002012 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800200a:	887b      	ldrh	r3, [r7, #2]
 800200c:	041a      	lsls	r2, r3, #16
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	619a      	str	r2, [r3, #24]
}
 8002012:	bf00      	nop
 8002014:	370c      	adds	r7, #12
 8002016:	46bd      	mov	sp, r7
 8002018:	f85d 7b04 	ldr.w	r7, [sp], #4
 800201c:	4770      	bx	lr
	...

08002020 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002020:	b580      	push	{r7, lr}
 8002022:	b086      	sub	sp, #24
 8002024:	af00      	add	r7, sp, #0
 8002026:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	2b00      	cmp	r3, #0
 800202c:	d101      	bne.n	8002032 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800202e:	2301      	movs	r3, #1
 8002030:	e264      	b.n	80024fc <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	f003 0301 	and.w	r3, r3, #1
 800203a:	2b00      	cmp	r3, #0
 800203c:	d075      	beq.n	800212a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800203e:	4ba3      	ldr	r3, [pc, #652]	; (80022cc <HAL_RCC_OscConfig+0x2ac>)
 8002040:	689b      	ldr	r3, [r3, #8]
 8002042:	f003 030c 	and.w	r3, r3, #12
 8002046:	2b04      	cmp	r3, #4
 8002048:	d00c      	beq.n	8002064 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800204a:	4ba0      	ldr	r3, [pc, #640]	; (80022cc <HAL_RCC_OscConfig+0x2ac>)
 800204c:	689b      	ldr	r3, [r3, #8]
 800204e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002052:	2b08      	cmp	r3, #8
 8002054:	d112      	bne.n	800207c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002056:	4b9d      	ldr	r3, [pc, #628]	; (80022cc <HAL_RCC_OscConfig+0x2ac>)
 8002058:	685b      	ldr	r3, [r3, #4]
 800205a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800205e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002062:	d10b      	bne.n	800207c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002064:	4b99      	ldr	r3, [pc, #612]	; (80022cc <HAL_RCC_OscConfig+0x2ac>)
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800206c:	2b00      	cmp	r3, #0
 800206e:	d05b      	beq.n	8002128 <HAL_RCC_OscConfig+0x108>
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	685b      	ldr	r3, [r3, #4]
 8002074:	2b00      	cmp	r3, #0
 8002076:	d157      	bne.n	8002128 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002078:	2301      	movs	r3, #1
 800207a:	e23f      	b.n	80024fc <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	685b      	ldr	r3, [r3, #4]
 8002080:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002084:	d106      	bne.n	8002094 <HAL_RCC_OscConfig+0x74>
 8002086:	4b91      	ldr	r3, [pc, #580]	; (80022cc <HAL_RCC_OscConfig+0x2ac>)
 8002088:	681b      	ldr	r3, [r3, #0]
 800208a:	4a90      	ldr	r2, [pc, #576]	; (80022cc <HAL_RCC_OscConfig+0x2ac>)
 800208c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002090:	6013      	str	r3, [r2, #0]
 8002092:	e01d      	b.n	80020d0 <HAL_RCC_OscConfig+0xb0>
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	685b      	ldr	r3, [r3, #4]
 8002098:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800209c:	d10c      	bne.n	80020b8 <HAL_RCC_OscConfig+0x98>
 800209e:	4b8b      	ldr	r3, [pc, #556]	; (80022cc <HAL_RCC_OscConfig+0x2ac>)
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	4a8a      	ldr	r2, [pc, #552]	; (80022cc <HAL_RCC_OscConfig+0x2ac>)
 80020a4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80020a8:	6013      	str	r3, [r2, #0]
 80020aa:	4b88      	ldr	r3, [pc, #544]	; (80022cc <HAL_RCC_OscConfig+0x2ac>)
 80020ac:	681b      	ldr	r3, [r3, #0]
 80020ae:	4a87      	ldr	r2, [pc, #540]	; (80022cc <HAL_RCC_OscConfig+0x2ac>)
 80020b0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80020b4:	6013      	str	r3, [r2, #0]
 80020b6:	e00b      	b.n	80020d0 <HAL_RCC_OscConfig+0xb0>
 80020b8:	4b84      	ldr	r3, [pc, #528]	; (80022cc <HAL_RCC_OscConfig+0x2ac>)
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	4a83      	ldr	r2, [pc, #524]	; (80022cc <HAL_RCC_OscConfig+0x2ac>)
 80020be:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80020c2:	6013      	str	r3, [r2, #0]
 80020c4:	4b81      	ldr	r3, [pc, #516]	; (80022cc <HAL_RCC_OscConfig+0x2ac>)
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	4a80      	ldr	r2, [pc, #512]	; (80022cc <HAL_RCC_OscConfig+0x2ac>)
 80020ca:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80020ce:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	685b      	ldr	r3, [r3, #4]
 80020d4:	2b00      	cmp	r3, #0
 80020d6:	d013      	beq.n	8002100 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80020d8:	f7ff fce6 	bl	8001aa8 <HAL_GetTick>
 80020dc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80020de:	e008      	b.n	80020f2 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80020e0:	f7ff fce2 	bl	8001aa8 <HAL_GetTick>
 80020e4:	4602      	mov	r2, r0
 80020e6:	693b      	ldr	r3, [r7, #16]
 80020e8:	1ad3      	subs	r3, r2, r3
 80020ea:	2b64      	cmp	r3, #100	; 0x64
 80020ec:	d901      	bls.n	80020f2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80020ee:	2303      	movs	r3, #3
 80020f0:	e204      	b.n	80024fc <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80020f2:	4b76      	ldr	r3, [pc, #472]	; (80022cc <HAL_RCC_OscConfig+0x2ac>)
 80020f4:	681b      	ldr	r3, [r3, #0]
 80020f6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80020fa:	2b00      	cmp	r3, #0
 80020fc:	d0f0      	beq.n	80020e0 <HAL_RCC_OscConfig+0xc0>
 80020fe:	e014      	b.n	800212a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002100:	f7ff fcd2 	bl	8001aa8 <HAL_GetTick>
 8002104:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002106:	e008      	b.n	800211a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002108:	f7ff fcce 	bl	8001aa8 <HAL_GetTick>
 800210c:	4602      	mov	r2, r0
 800210e:	693b      	ldr	r3, [r7, #16]
 8002110:	1ad3      	subs	r3, r2, r3
 8002112:	2b64      	cmp	r3, #100	; 0x64
 8002114:	d901      	bls.n	800211a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002116:	2303      	movs	r3, #3
 8002118:	e1f0      	b.n	80024fc <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800211a:	4b6c      	ldr	r3, [pc, #432]	; (80022cc <HAL_RCC_OscConfig+0x2ac>)
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002122:	2b00      	cmp	r3, #0
 8002124:	d1f0      	bne.n	8002108 <HAL_RCC_OscConfig+0xe8>
 8002126:	e000      	b.n	800212a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002128:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	f003 0302 	and.w	r3, r3, #2
 8002132:	2b00      	cmp	r3, #0
 8002134:	d063      	beq.n	80021fe <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002136:	4b65      	ldr	r3, [pc, #404]	; (80022cc <HAL_RCC_OscConfig+0x2ac>)
 8002138:	689b      	ldr	r3, [r3, #8]
 800213a:	f003 030c 	and.w	r3, r3, #12
 800213e:	2b00      	cmp	r3, #0
 8002140:	d00b      	beq.n	800215a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002142:	4b62      	ldr	r3, [pc, #392]	; (80022cc <HAL_RCC_OscConfig+0x2ac>)
 8002144:	689b      	ldr	r3, [r3, #8]
 8002146:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800214a:	2b08      	cmp	r3, #8
 800214c:	d11c      	bne.n	8002188 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800214e:	4b5f      	ldr	r3, [pc, #380]	; (80022cc <HAL_RCC_OscConfig+0x2ac>)
 8002150:	685b      	ldr	r3, [r3, #4]
 8002152:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002156:	2b00      	cmp	r3, #0
 8002158:	d116      	bne.n	8002188 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800215a:	4b5c      	ldr	r3, [pc, #368]	; (80022cc <HAL_RCC_OscConfig+0x2ac>)
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	f003 0302 	and.w	r3, r3, #2
 8002162:	2b00      	cmp	r3, #0
 8002164:	d005      	beq.n	8002172 <HAL_RCC_OscConfig+0x152>
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	68db      	ldr	r3, [r3, #12]
 800216a:	2b01      	cmp	r3, #1
 800216c:	d001      	beq.n	8002172 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800216e:	2301      	movs	r3, #1
 8002170:	e1c4      	b.n	80024fc <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002172:	4b56      	ldr	r3, [pc, #344]	; (80022cc <HAL_RCC_OscConfig+0x2ac>)
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	691b      	ldr	r3, [r3, #16]
 800217e:	00db      	lsls	r3, r3, #3
 8002180:	4952      	ldr	r1, [pc, #328]	; (80022cc <HAL_RCC_OscConfig+0x2ac>)
 8002182:	4313      	orrs	r3, r2
 8002184:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002186:	e03a      	b.n	80021fe <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	68db      	ldr	r3, [r3, #12]
 800218c:	2b00      	cmp	r3, #0
 800218e:	d020      	beq.n	80021d2 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002190:	4b4f      	ldr	r3, [pc, #316]	; (80022d0 <HAL_RCC_OscConfig+0x2b0>)
 8002192:	2201      	movs	r2, #1
 8002194:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002196:	f7ff fc87 	bl	8001aa8 <HAL_GetTick>
 800219a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800219c:	e008      	b.n	80021b0 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800219e:	f7ff fc83 	bl	8001aa8 <HAL_GetTick>
 80021a2:	4602      	mov	r2, r0
 80021a4:	693b      	ldr	r3, [r7, #16]
 80021a6:	1ad3      	subs	r3, r2, r3
 80021a8:	2b02      	cmp	r3, #2
 80021aa:	d901      	bls.n	80021b0 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80021ac:	2303      	movs	r3, #3
 80021ae:	e1a5      	b.n	80024fc <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80021b0:	4b46      	ldr	r3, [pc, #280]	; (80022cc <HAL_RCC_OscConfig+0x2ac>)
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	f003 0302 	and.w	r3, r3, #2
 80021b8:	2b00      	cmp	r3, #0
 80021ba:	d0f0      	beq.n	800219e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80021bc:	4b43      	ldr	r3, [pc, #268]	; (80022cc <HAL_RCC_OscConfig+0x2ac>)
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	691b      	ldr	r3, [r3, #16]
 80021c8:	00db      	lsls	r3, r3, #3
 80021ca:	4940      	ldr	r1, [pc, #256]	; (80022cc <HAL_RCC_OscConfig+0x2ac>)
 80021cc:	4313      	orrs	r3, r2
 80021ce:	600b      	str	r3, [r1, #0]
 80021d0:	e015      	b.n	80021fe <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80021d2:	4b3f      	ldr	r3, [pc, #252]	; (80022d0 <HAL_RCC_OscConfig+0x2b0>)
 80021d4:	2200      	movs	r2, #0
 80021d6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80021d8:	f7ff fc66 	bl	8001aa8 <HAL_GetTick>
 80021dc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80021de:	e008      	b.n	80021f2 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80021e0:	f7ff fc62 	bl	8001aa8 <HAL_GetTick>
 80021e4:	4602      	mov	r2, r0
 80021e6:	693b      	ldr	r3, [r7, #16]
 80021e8:	1ad3      	subs	r3, r2, r3
 80021ea:	2b02      	cmp	r3, #2
 80021ec:	d901      	bls.n	80021f2 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80021ee:	2303      	movs	r3, #3
 80021f0:	e184      	b.n	80024fc <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80021f2:	4b36      	ldr	r3, [pc, #216]	; (80022cc <HAL_RCC_OscConfig+0x2ac>)
 80021f4:	681b      	ldr	r3, [r3, #0]
 80021f6:	f003 0302 	and.w	r3, r3, #2
 80021fa:	2b00      	cmp	r3, #0
 80021fc:	d1f0      	bne.n	80021e0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	f003 0308 	and.w	r3, r3, #8
 8002206:	2b00      	cmp	r3, #0
 8002208:	d030      	beq.n	800226c <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	695b      	ldr	r3, [r3, #20]
 800220e:	2b00      	cmp	r3, #0
 8002210:	d016      	beq.n	8002240 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002212:	4b30      	ldr	r3, [pc, #192]	; (80022d4 <HAL_RCC_OscConfig+0x2b4>)
 8002214:	2201      	movs	r2, #1
 8002216:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002218:	f7ff fc46 	bl	8001aa8 <HAL_GetTick>
 800221c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800221e:	e008      	b.n	8002232 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002220:	f7ff fc42 	bl	8001aa8 <HAL_GetTick>
 8002224:	4602      	mov	r2, r0
 8002226:	693b      	ldr	r3, [r7, #16]
 8002228:	1ad3      	subs	r3, r2, r3
 800222a:	2b02      	cmp	r3, #2
 800222c:	d901      	bls.n	8002232 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800222e:	2303      	movs	r3, #3
 8002230:	e164      	b.n	80024fc <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002232:	4b26      	ldr	r3, [pc, #152]	; (80022cc <HAL_RCC_OscConfig+0x2ac>)
 8002234:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002236:	f003 0302 	and.w	r3, r3, #2
 800223a:	2b00      	cmp	r3, #0
 800223c:	d0f0      	beq.n	8002220 <HAL_RCC_OscConfig+0x200>
 800223e:	e015      	b.n	800226c <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002240:	4b24      	ldr	r3, [pc, #144]	; (80022d4 <HAL_RCC_OscConfig+0x2b4>)
 8002242:	2200      	movs	r2, #0
 8002244:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002246:	f7ff fc2f 	bl	8001aa8 <HAL_GetTick>
 800224a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800224c:	e008      	b.n	8002260 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800224e:	f7ff fc2b 	bl	8001aa8 <HAL_GetTick>
 8002252:	4602      	mov	r2, r0
 8002254:	693b      	ldr	r3, [r7, #16]
 8002256:	1ad3      	subs	r3, r2, r3
 8002258:	2b02      	cmp	r3, #2
 800225a:	d901      	bls.n	8002260 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 800225c:	2303      	movs	r3, #3
 800225e:	e14d      	b.n	80024fc <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002260:	4b1a      	ldr	r3, [pc, #104]	; (80022cc <HAL_RCC_OscConfig+0x2ac>)
 8002262:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002264:	f003 0302 	and.w	r3, r3, #2
 8002268:	2b00      	cmp	r3, #0
 800226a:	d1f0      	bne.n	800224e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	f003 0304 	and.w	r3, r3, #4
 8002274:	2b00      	cmp	r3, #0
 8002276:	f000 80a0 	beq.w	80023ba <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 800227a:	2300      	movs	r3, #0
 800227c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800227e:	4b13      	ldr	r3, [pc, #76]	; (80022cc <HAL_RCC_OscConfig+0x2ac>)
 8002280:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002282:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002286:	2b00      	cmp	r3, #0
 8002288:	d10f      	bne.n	80022aa <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800228a:	2300      	movs	r3, #0
 800228c:	60bb      	str	r3, [r7, #8]
 800228e:	4b0f      	ldr	r3, [pc, #60]	; (80022cc <HAL_RCC_OscConfig+0x2ac>)
 8002290:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002292:	4a0e      	ldr	r2, [pc, #56]	; (80022cc <HAL_RCC_OscConfig+0x2ac>)
 8002294:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002298:	6413      	str	r3, [r2, #64]	; 0x40
 800229a:	4b0c      	ldr	r3, [pc, #48]	; (80022cc <HAL_RCC_OscConfig+0x2ac>)
 800229c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800229e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80022a2:	60bb      	str	r3, [r7, #8]
 80022a4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80022a6:	2301      	movs	r3, #1
 80022a8:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80022aa:	4b0b      	ldr	r3, [pc, #44]	; (80022d8 <HAL_RCC_OscConfig+0x2b8>)
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80022b2:	2b00      	cmp	r3, #0
 80022b4:	d121      	bne.n	80022fa <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80022b6:	4b08      	ldr	r3, [pc, #32]	; (80022d8 <HAL_RCC_OscConfig+0x2b8>)
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	4a07      	ldr	r2, [pc, #28]	; (80022d8 <HAL_RCC_OscConfig+0x2b8>)
 80022bc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80022c0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80022c2:	f7ff fbf1 	bl	8001aa8 <HAL_GetTick>
 80022c6:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80022c8:	e011      	b.n	80022ee <HAL_RCC_OscConfig+0x2ce>
 80022ca:	bf00      	nop
 80022cc:	40023800 	.word	0x40023800
 80022d0:	42470000 	.word	0x42470000
 80022d4:	42470e80 	.word	0x42470e80
 80022d8:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80022dc:	f7ff fbe4 	bl	8001aa8 <HAL_GetTick>
 80022e0:	4602      	mov	r2, r0
 80022e2:	693b      	ldr	r3, [r7, #16]
 80022e4:	1ad3      	subs	r3, r2, r3
 80022e6:	2b02      	cmp	r3, #2
 80022e8:	d901      	bls.n	80022ee <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 80022ea:	2303      	movs	r3, #3
 80022ec:	e106      	b.n	80024fc <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80022ee:	4b85      	ldr	r3, [pc, #532]	; (8002504 <HAL_RCC_OscConfig+0x4e4>)
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80022f6:	2b00      	cmp	r3, #0
 80022f8:	d0f0      	beq.n	80022dc <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	689b      	ldr	r3, [r3, #8]
 80022fe:	2b01      	cmp	r3, #1
 8002300:	d106      	bne.n	8002310 <HAL_RCC_OscConfig+0x2f0>
 8002302:	4b81      	ldr	r3, [pc, #516]	; (8002508 <HAL_RCC_OscConfig+0x4e8>)
 8002304:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002306:	4a80      	ldr	r2, [pc, #512]	; (8002508 <HAL_RCC_OscConfig+0x4e8>)
 8002308:	f043 0301 	orr.w	r3, r3, #1
 800230c:	6713      	str	r3, [r2, #112]	; 0x70
 800230e:	e01c      	b.n	800234a <HAL_RCC_OscConfig+0x32a>
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	689b      	ldr	r3, [r3, #8]
 8002314:	2b05      	cmp	r3, #5
 8002316:	d10c      	bne.n	8002332 <HAL_RCC_OscConfig+0x312>
 8002318:	4b7b      	ldr	r3, [pc, #492]	; (8002508 <HAL_RCC_OscConfig+0x4e8>)
 800231a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800231c:	4a7a      	ldr	r2, [pc, #488]	; (8002508 <HAL_RCC_OscConfig+0x4e8>)
 800231e:	f043 0304 	orr.w	r3, r3, #4
 8002322:	6713      	str	r3, [r2, #112]	; 0x70
 8002324:	4b78      	ldr	r3, [pc, #480]	; (8002508 <HAL_RCC_OscConfig+0x4e8>)
 8002326:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002328:	4a77      	ldr	r2, [pc, #476]	; (8002508 <HAL_RCC_OscConfig+0x4e8>)
 800232a:	f043 0301 	orr.w	r3, r3, #1
 800232e:	6713      	str	r3, [r2, #112]	; 0x70
 8002330:	e00b      	b.n	800234a <HAL_RCC_OscConfig+0x32a>
 8002332:	4b75      	ldr	r3, [pc, #468]	; (8002508 <HAL_RCC_OscConfig+0x4e8>)
 8002334:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002336:	4a74      	ldr	r2, [pc, #464]	; (8002508 <HAL_RCC_OscConfig+0x4e8>)
 8002338:	f023 0301 	bic.w	r3, r3, #1
 800233c:	6713      	str	r3, [r2, #112]	; 0x70
 800233e:	4b72      	ldr	r3, [pc, #456]	; (8002508 <HAL_RCC_OscConfig+0x4e8>)
 8002340:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002342:	4a71      	ldr	r2, [pc, #452]	; (8002508 <HAL_RCC_OscConfig+0x4e8>)
 8002344:	f023 0304 	bic.w	r3, r3, #4
 8002348:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	689b      	ldr	r3, [r3, #8]
 800234e:	2b00      	cmp	r3, #0
 8002350:	d015      	beq.n	800237e <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002352:	f7ff fba9 	bl	8001aa8 <HAL_GetTick>
 8002356:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002358:	e00a      	b.n	8002370 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800235a:	f7ff fba5 	bl	8001aa8 <HAL_GetTick>
 800235e:	4602      	mov	r2, r0
 8002360:	693b      	ldr	r3, [r7, #16]
 8002362:	1ad3      	subs	r3, r2, r3
 8002364:	f241 3288 	movw	r2, #5000	; 0x1388
 8002368:	4293      	cmp	r3, r2
 800236a:	d901      	bls.n	8002370 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 800236c:	2303      	movs	r3, #3
 800236e:	e0c5      	b.n	80024fc <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002370:	4b65      	ldr	r3, [pc, #404]	; (8002508 <HAL_RCC_OscConfig+0x4e8>)
 8002372:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002374:	f003 0302 	and.w	r3, r3, #2
 8002378:	2b00      	cmp	r3, #0
 800237a:	d0ee      	beq.n	800235a <HAL_RCC_OscConfig+0x33a>
 800237c:	e014      	b.n	80023a8 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800237e:	f7ff fb93 	bl	8001aa8 <HAL_GetTick>
 8002382:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002384:	e00a      	b.n	800239c <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002386:	f7ff fb8f 	bl	8001aa8 <HAL_GetTick>
 800238a:	4602      	mov	r2, r0
 800238c:	693b      	ldr	r3, [r7, #16]
 800238e:	1ad3      	subs	r3, r2, r3
 8002390:	f241 3288 	movw	r2, #5000	; 0x1388
 8002394:	4293      	cmp	r3, r2
 8002396:	d901      	bls.n	800239c <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8002398:	2303      	movs	r3, #3
 800239a:	e0af      	b.n	80024fc <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800239c:	4b5a      	ldr	r3, [pc, #360]	; (8002508 <HAL_RCC_OscConfig+0x4e8>)
 800239e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80023a0:	f003 0302 	and.w	r3, r3, #2
 80023a4:	2b00      	cmp	r3, #0
 80023a6:	d1ee      	bne.n	8002386 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80023a8:	7dfb      	ldrb	r3, [r7, #23]
 80023aa:	2b01      	cmp	r3, #1
 80023ac:	d105      	bne.n	80023ba <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80023ae:	4b56      	ldr	r3, [pc, #344]	; (8002508 <HAL_RCC_OscConfig+0x4e8>)
 80023b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023b2:	4a55      	ldr	r2, [pc, #340]	; (8002508 <HAL_RCC_OscConfig+0x4e8>)
 80023b4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80023b8:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	699b      	ldr	r3, [r3, #24]
 80023be:	2b00      	cmp	r3, #0
 80023c0:	f000 809b 	beq.w	80024fa <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80023c4:	4b50      	ldr	r3, [pc, #320]	; (8002508 <HAL_RCC_OscConfig+0x4e8>)
 80023c6:	689b      	ldr	r3, [r3, #8]
 80023c8:	f003 030c 	and.w	r3, r3, #12
 80023cc:	2b08      	cmp	r3, #8
 80023ce:	d05c      	beq.n	800248a <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	699b      	ldr	r3, [r3, #24]
 80023d4:	2b02      	cmp	r3, #2
 80023d6:	d141      	bne.n	800245c <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80023d8:	4b4c      	ldr	r3, [pc, #304]	; (800250c <HAL_RCC_OscConfig+0x4ec>)
 80023da:	2200      	movs	r2, #0
 80023dc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80023de:	f7ff fb63 	bl	8001aa8 <HAL_GetTick>
 80023e2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80023e4:	e008      	b.n	80023f8 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80023e6:	f7ff fb5f 	bl	8001aa8 <HAL_GetTick>
 80023ea:	4602      	mov	r2, r0
 80023ec:	693b      	ldr	r3, [r7, #16]
 80023ee:	1ad3      	subs	r3, r2, r3
 80023f0:	2b02      	cmp	r3, #2
 80023f2:	d901      	bls.n	80023f8 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 80023f4:	2303      	movs	r3, #3
 80023f6:	e081      	b.n	80024fc <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80023f8:	4b43      	ldr	r3, [pc, #268]	; (8002508 <HAL_RCC_OscConfig+0x4e8>)
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002400:	2b00      	cmp	r3, #0
 8002402:	d1f0      	bne.n	80023e6 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	69da      	ldr	r2, [r3, #28]
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	6a1b      	ldr	r3, [r3, #32]
 800240c:	431a      	orrs	r2, r3
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002412:	019b      	lsls	r3, r3, #6
 8002414:	431a      	orrs	r2, r3
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800241a:	085b      	lsrs	r3, r3, #1
 800241c:	3b01      	subs	r3, #1
 800241e:	041b      	lsls	r3, r3, #16
 8002420:	431a      	orrs	r2, r3
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002426:	061b      	lsls	r3, r3, #24
 8002428:	4937      	ldr	r1, [pc, #220]	; (8002508 <HAL_RCC_OscConfig+0x4e8>)
 800242a:	4313      	orrs	r3, r2
 800242c:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800242e:	4b37      	ldr	r3, [pc, #220]	; (800250c <HAL_RCC_OscConfig+0x4ec>)
 8002430:	2201      	movs	r2, #1
 8002432:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002434:	f7ff fb38 	bl	8001aa8 <HAL_GetTick>
 8002438:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800243a:	e008      	b.n	800244e <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800243c:	f7ff fb34 	bl	8001aa8 <HAL_GetTick>
 8002440:	4602      	mov	r2, r0
 8002442:	693b      	ldr	r3, [r7, #16]
 8002444:	1ad3      	subs	r3, r2, r3
 8002446:	2b02      	cmp	r3, #2
 8002448:	d901      	bls.n	800244e <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 800244a:	2303      	movs	r3, #3
 800244c:	e056      	b.n	80024fc <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800244e:	4b2e      	ldr	r3, [pc, #184]	; (8002508 <HAL_RCC_OscConfig+0x4e8>)
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002456:	2b00      	cmp	r3, #0
 8002458:	d0f0      	beq.n	800243c <HAL_RCC_OscConfig+0x41c>
 800245a:	e04e      	b.n	80024fa <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800245c:	4b2b      	ldr	r3, [pc, #172]	; (800250c <HAL_RCC_OscConfig+0x4ec>)
 800245e:	2200      	movs	r2, #0
 8002460:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002462:	f7ff fb21 	bl	8001aa8 <HAL_GetTick>
 8002466:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002468:	e008      	b.n	800247c <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800246a:	f7ff fb1d 	bl	8001aa8 <HAL_GetTick>
 800246e:	4602      	mov	r2, r0
 8002470:	693b      	ldr	r3, [r7, #16]
 8002472:	1ad3      	subs	r3, r2, r3
 8002474:	2b02      	cmp	r3, #2
 8002476:	d901      	bls.n	800247c <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8002478:	2303      	movs	r3, #3
 800247a:	e03f      	b.n	80024fc <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800247c:	4b22      	ldr	r3, [pc, #136]	; (8002508 <HAL_RCC_OscConfig+0x4e8>)
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002484:	2b00      	cmp	r3, #0
 8002486:	d1f0      	bne.n	800246a <HAL_RCC_OscConfig+0x44a>
 8002488:	e037      	b.n	80024fa <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	699b      	ldr	r3, [r3, #24]
 800248e:	2b01      	cmp	r3, #1
 8002490:	d101      	bne.n	8002496 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8002492:	2301      	movs	r3, #1
 8002494:	e032      	b.n	80024fc <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002496:	4b1c      	ldr	r3, [pc, #112]	; (8002508 <HAL_RCC_OscConfig+0x4e8>)
 8002498:	685b      	ldr	r3, [r3, #4]
 800249a:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	699b      	ldr	r3, [r3, #24]
 80024a0:	2b01      	cmp	r3, #1
 80024a2:	d028      	beq.n	80024f6 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80024a4:	68fb      	ldr	r3, [r7, #12]
 80024a6:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80024ae:	429a      	cmp	r2, r3
 80024b0:	d121      	bne.n	80024f6 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80024b2:	68fb      	ldr	r3, [r7, #12]
 80024b4:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80024bc:	429a      	cmp	r2, r3
 80024be:	d11a      	bne.n	80024f6 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80024c0:	68fa      	ldr	r2, [r7, #12]
 80024c2:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80024c6:	4013      	ands	r3, r2
 80024c8:	687a      	ldr	r2, [r7, #4]
 80024ca:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80024cc:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80024ce:	4293      	cmp	r3, r2
 80024d0:	d111      	bne.n	80024f6 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80024d2:	68fb      	ldr	r3, [r7, #12]
 80024d4:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80024dc:	085b      	lsrs	r3, r3, #1
 80024de:	3b01      	subs	r3, #1
 80024e0:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80024e2:	429a      	cmp	r2, r3
 80024e4:	d107      	bne.n	80024f6 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80024e6:	68fb      	ldr	r3, [r7, #12]
 80024e8:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80024f0:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80024f2:	429a      	cmp	r2, r3
 80024f4:	d001      	beq.n	80024fa <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 80024f6:	2301      	movs	r3, #1
 80024f8:	e000      	b.n	80024fc <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 80024fa:	2300      	movs	r3, #0
}
 80024fc:	4618      	mov	r0, r3
 80024fe:	3718      	adds	r7, #24
 8002500:	46bd      	mov	sp, r7
 8002502:	bd80      	pop	{r7, pc}
 8002504:	40007000 	.word	0x40007000
 8002508:	40023800 	.word	0x40023800
 800250c:	42470060 	.word	0x42470060

08002510 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002510:	b580      	push	{r7, lr}
 8002512:	b084      	sub	sp, #16
 8002514:	af00      	add	r7, sp, #0
 8002516:	6078      	str	r0, [r7, #4]
 8002518:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	2b00      	cmp	r3, #0
 800251e:	d101      	bne.n	8002524 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002520:	2301      	movs	r3, #1
 8002522:	e0cc      	b.n	80026be <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002524:	4b68      	ldr	r3, [pc, #416]	; (80026c8 <HAL_RCC_ClockConfig+0x1b8>)
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	f003 0307 	and.w	r3, r3, #7
 800252c:	683a      	ldr	r2, [r7, #0]
 800252e:	429a      	cmp	r2, r3
 8002530:	d90c      	bls.n	800254c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002532:	4b65      	ldr	r3, [pc, #404]	; (80026c8 <HAL_RCC_ClockConfig+0x1b8>)
 8002534:	683a      	ldr	r2, [r7, #0]
 8002536:	b2d2      	uxtb	r2, r2
 8002538:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800253a:	4b63      	ldr	r3, [pc, #396]	; (80026c8 <HAL_RCC_ClockConfig+0x1b8>)
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	f003 0307 	and.w	r3, r3, #7
 8002542:	683a      	ldr	r2, [r7, #0]
 8002544:	429a      	cmp	r2, r3
 8002546:	d001      	beq.n	800254c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002548:	2301      	movs	r3, #1
 800254a:	e0b8      	b.n	80026be <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	f003 0302 	and.w	r3, r3, #2
 8002554:	2b00      	cmp	r3, #0
 8002556:	d020      	beq.n	800259a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	f003 0304 	and.w	r3, r3, #4
 8002560:	2b00      	cmp	r3, #0
 8002562:	d005      	beq.n	8002570 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002564:	4b59      	ldr	r3, [pc, #356]	; (80026cc <HAL_RCC_ClockConfig+0x1bc>)
 8002566:	689b      	ldr	r3, [r3, #8]
 8002568:	4a58      	ldr	r2, [pc, #352]	; (80026cc <HAL_RCC_ClockConfig+0x1bc>)
 800256a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800256e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	f003 0308 	and.w	r3, r3, #8
 8002578:	2b00      	cmp	r3, #0
 800257a:	d005      	beq.n	8002588 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800257c:	4b53      	ldr	r3, [pc, #332]	; (80026cc <HAL_RCC_ClockConfig+0x1bc>)
 800257e:	689b      	ldr	r3, [r3, #8]
 8002580:	4a52      	ldr	r2, [pc, #328]	; (80026cc <HAL_RCC_ClockConfig+0x1bc>)
 8002582:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8002586:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002588:	4b50      	ldr	r3, [pc, #320]	; (80026cc <HAL_RCC_ClockConfig+0x1bc>)
 800258a:	689b      	ldr	r3, [r3, #8]
 800258c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	689b      	ldr	r3, [r3, #8]
 8002594:	494d      	ldr	r1, [pc, #308]	; (80026cc <HAL_RCC_ClockConfig+0x1bc>)
 8002596:	4313      	orrs	r3, r2
 8002598:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	f003 0301 	and.w	r3, r3, #1
 80025a2:	2b00      	cmp	r3, #0
 80025a4:	d044      	beq.n	8002630 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	685b      	ldr	r3, [r3, #4]
 80025aa:	2b01      	cmp	r3, #1
 80025ac:	d107      	bne.n	80025be <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80025ae:	4b47      	ldr	r3, [pc, #284]	; (80026cc <HAL_RCC_ClockConfig+0x1bc>)
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80025b6:	2b00      	cmp	r3, #0
 80025b8:	d119      	bne.n	80025ee <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80025ba:	2301      	movs	r3, #1
 80025bc:	e07f      	b.n	80026be <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	685b      	ldr	r3, [r3, #4]
 80025c2:	2b02      	cmp	r3, #2
 80025c4:	d003      	beq.n	80025ce <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80025ca:	2b03      	cmp	r3, #3
 80025cc:	d107      	bne.n	80025de <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80025ce:	4b3f      	ldr	r3, [pc, #252]	; (80026cc <HAL_RCC_ClockConfig+0x1bc>)
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80025d6:	2b00      	cmp	r3, #0
 80025d8:	d109      	bne.n	80025ee <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80025da:	2301      	movs	r3, #1
 80025dc:	e06f      	b.n	80026be <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80025de:	4b3b      	ldr	r3, [pc, #236]	; (80026cc <HAL_RCC_ClockConfig+0x1bc>)
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	f003 0302 	and.w	r3, r3, #2
 80025e6:	2b00      	cmp	r3, #0
 80025e8:	d101      	bne.n	80025ee <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80025ea:	2301      	movs	r3, #1
 80025ec:	e067      	b.n	80026be <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80025ee:	4b37      	ldr	r3, [pc, #220]	; (80026cc <HAL_RCC_ClockConfig+0x1bc>)
 80025f0:	689b      	ldr	r3, [r3, #8]
 80025f2:	f023 0203 	bic.w	r2, r3, #3
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	685b      	ldr	r3, [r3, #4]
 80025fa:	4934      	ldr	r1, [pc, #208]	; (80026cc <HAL_RCC_ClockConfig+0x1bc>)
 80025fc:	4313      	orrs	r3, r2
 80025fe:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002600:	f7ff fa52 	bl	8001aa8 <HAL_GetTick>
 8002604:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002606:	e00a      	b.n	800261e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002608:	f7ff fa4e 	bl	8001aa8 <HAL_GetTick>
 800260c:	4602      	mov	r2, r0
 800260e:	68fb      	ldr	r3, [r7, #12]
 8002610:	1ad3      	subs	r3, r2, r3
 8002612:	f241 3288 	movw	r2, #5000	; 0x1388
 8002616:	4293      	cmp	r3, r2
 8002618:	d901      	bls.n	800261e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800261a:	2303      	movs	r3, #3
 800261c:	e04f      	b.n	80026be <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800261e:	4b2b      	ldr	r3, [pc, #172]	; (80026cc <HAL_RCC_ClockConfig+0x1bc>)
 8002620:	689b      	ldr	r3, [r3, #8]
 8002622:	f003 020c 	and.w	r2, r3, #12
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	685b      	ldr	r3, [r3, #4]
 800262a:	009b      	lsls	r3, r3, #2
 800262c:	429a      	cmp	r2, r3
 800262e:	d1eb      	bne.n	8002608 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002630:	4b25      	ldr	r3, [pc, #148]	; (80026c8 <HAL_RCC_ClockConfig+0x1b8>)
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	f003 0307 	and.w	r3, r3, #7
 8002638:	683a      	ldr	r2, [r7, #0]
 800263a:	429a      	cmp	r2, r3
 800263c:	d20c      	bcs.n	8002658 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800263e:	4b22      	ldr	r3, [pc, #136]	; (80026c8 <HAL_RCC_ClockConfig+0x1b8>)
 8002640:	683a      	ldr	r2, [r7, #0]
 8002642:	b2d2      	uxtb	r2, r2
 8002644:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002646:	4b20      	ldr	r3, [pc, #128]	; (80026c8 <HAL_RCC_ClockConfig+0x1b8>)
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	f003 0307 	and.w	r3, r3, #7
 800264e:	683a      	ldr	r2, [r7, #0]
 8002650:	429a      	cmp	r2, r3
 8002652:	d001      	beq.n	8002658 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002654:	2301      	movs	r3, #1
 8002656:	e032      	b.n	80026be <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	f003 0304 	and.w	r3, r3, #4
 8002660:	2b00      	cmp	r3, #0
 8002662:	d008      	beq.n	8002676 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002664:	4b19      	ldr	r3, [pc, #100]	; (80026cc <HAL_RCC_ClockConfig+0x1bc>)
 8002666:	689b      	ldr	r3, [r3, #8]
 8002668:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	68db      	ldr	r3, [r3, #12]
 8002670:	4916      	ldr	r1, [pc, #88]	; (80026cc <HAL_RCC_ClockConfig+0x1bc>)
 8002672:	4313      	orrs	r3, r2
 8002674:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	f003 0308 	and.w	r3, r3, #8
 800267e:	2b00      	cmp	r3, #0
 8002680:	d009      	beq.n	8002696 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002682:	4b12      	ldr	r3, [pc, #72]	; (80026cc <HAL_RCC_ClockConfig+0x1bc>)
 8002684:	689b      	ldr	r3, [r3, #8]
 8002686:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	691b      	ldr	r3, [r3, #16]
 800268e:	00db      	lsls	r3, r3, #3
 8002690:	490e      	ldr	r1, [pc, #56]	; (80026cc <HAL_RCC_ClockConfig+0x1bc>)
 8002692:	4313      	orrs	r3, r2
 8002694:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002696:	f000 f821 	bl	80026dc <HAL_RCC_GetSysClockFreq>
 800269a:	4602      	mov	r2, r0
 800269c:	4b0b      	ldr	r3, [pc, #44]	; (80026cc <HAL_RCC_ClockConfig+0x1bc>)
 800269e:	689b      	ldr	r3, [r3, #8]
 80026a0:	091b      	lsrs	r3, r3, #4
 80026a2:	f003 030f 	and.w	r3, r3, #15
 80026a6:	490a      	ldr	r1, [pc, #40]	; (80026d0 <HAL_RCC_ClockConfig+0x1c0>)
 80026a8:	5ccb      	ldrb	r3, [r1, r3]
 80026aa:	fa22 f303 	lsr.w	r3, r2, r3
 80026ae:	4a09      	ldr	r2, [pc, #36]	; (80026d4 <HAL_RCC_ClockConfig+0x1c4>)
 80026b0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80026b2:	4b09      	ldr	r3, [pc, #36]	; (80026d8 <HAL_RCC_ClockConfig+0x1c8>)
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	4618      	mov	r0, r3
 80026b8:	f7ff f9b2 	bl	8001a20 <HAL_InitTick>

  return HAL_OK;
 80026bc:	2300      	movs	r3, #0
}
 80026be:	4618      	mov	r0, r3
 80026c0:	3710      	adds	r7, #16
 80026c2:	46bd      	mov	sp, r7
 80026c4:	bd80      	pop	{r7, pc}
 80026c6:	bf00      	nop
 80026c8:	40023c00 	.word	0x40023c00
 80026cc:	40023800 	.word	0x40023800
 80026d0:	08008868 	.word	0x08008868
 80026d4:	20000000 	.word	0x20000000
 80026d8:	20000004 	.word	0x20000004

080026dc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80026dc:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80026e0:	b084      	sub	sp, #16
 80026e2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80026e4:	2300      	movs	r3, #0
 80026e6:	607b      	str	r3, [r7, #4]
 80026e8:	2300      	movs	r3, #0
 80026ea:	60fb      	str	r3, [r7, #12]
 80026ec:	2300      	movs	r3, #0
 80026ee:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 80026f0:	2300      	movs	r3, #0
 80026f2:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80026f4:	4b67      	ldr	r3, [pc, #412]	; (8002894 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80026f6:	689b      	ldr	r3, [r3, #8]
 80026f8:	f003 030c 	and.w	r3, r3, #12
 80026fc:	2b08      	cmp	r3, #8
 80026fe:	d00d      	beq.n	800271c <HAL_RCC_GetSysClockFreq+0x40>
 8002700:	2b08      	cmp	r3, #8
 8002702:	f200 80bd 	bhi.w	8002880 <HAL_RCC_GetSysClockFreq+0x1a4>
 8002706:	2b00      	cmp	r3, #0
 8002708:	d002      	beq.n	8002710 <HAL_RCC_GetSysClockFreq+0x34>
 800270a:	2b04      	cmp	r3, #4
 800270c:	d003      	beq.n	8002716 <HAL_RCC_GetSysClockFreq+0x3a>
 800270e:	e0b7      	b.n	8002880 <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002710:	4b61      	ldr	r3, [pc, #388]	; (8002898 <HAL_RCC_GetSysClockFreq+0x1bc>)
 8002712:	60bb      	str	r3, [r7, #8]
       break;
 8002714:	e0b7      	b.n	8002886 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002716:	4b61      	ldr	r3, [pc, #388]	; (800289c <HAL_RCC_GetSysClockFreq+0x1c0>)
 8002718:	60bb      	str	r3, [r7, #8]
      break;
 800271a:	e0b4      	b.n	8002886 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800271c:	4b5d      	ldr	r3, [pc, #372]	; (8002894 <HAL_RCC_GetSysClockFreq+0x1b8>)
 800271e:	685b      	ldr	r3, [r3, #4]
 8002720:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002724:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002726:	4b5b      	ldr	r3, [pc, #364]	; (8002894 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8002728:	685b      	ldr	r3, [r3, #4]
 800272a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800272e:	2b00      	cmp	r3, #0
 8002730:	d04d      	beq.n	80027ce <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002732:	4b58      	ldr	r3, [pc, #352]	; (8002894 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8002734:	685b      	ldr	r3, [r3, #4]
 8002736:	099b      	lsrs	r3, r3, #6
 8002738:	461a      	mov	r2, r3
 800273a:	f04f 0300 	mov.w	r3, #0
 800273e:	f240 10ff 	movw	r0, #511	; 0x1ff
 8002742:	f04f 0100 	mov.w	r1, #0
 8002746:	ea02 0800 	and.w	r8, r2, r0
 800274a:	ea03 0901 	and.w	r9, r3, r1
 800274e:	4640      	mov	r0, r8
 8002750:	4649      	mov	r1, r9
 8002752:	f04f 0200 	mov.w	r2, #0
 8002756:	f04f 0300 	mov.w	r3, #0
 800275a:	014b      	lsls	r3, r1, #5
 800275c:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8002760:	0142      	lsls	r2, r0, #5
 8002762:	4610      	mov	r0, r2
 8002764:	4619      	mov	r1, r3
 8002766:	ebb0 0008 	subs.w	r0, r0, r8
 800276a:	eb61 0109 	sbc.w	r1, r1, r9
 800276e:	f04f 0200 	mov.w	r2, #0
 8002772:	f04f 0300 	mov.w	r3, #0
 8002776:	018b      	lsls	r3, r1, #6
 8002778:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 800277c:	0182      	lsls	r2, r0, #6
 800277e:	1a12      	subs	r2, r2, r0
 8002780:	eb63 0301 	sbc.w	r3, r3, r1
 8002784:	f04f 0000 	mov.w	r0, #0
 8002788:	f04f 0100 	mov.w	r1, #0
 800278c:	00d9      	lsls	r1, r3, #3
 800278e:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8002792:	00d0      	lsls	r0, r2, #3
 8002794:	4602      	mov	r2, r0
 8002796:	460b      	mov	r3, r1
 8002798:	eb12 0208 	adds.w	r2, r2, r8
 800279c:	eb43 0309 	adc.w	r3, r3, r9
 80027a0:	f04f 0000 	mov.w	r0, #0
 80027a4:	f04f 0100 	mov.w	r1, #0
 80027a8:	0259      	lsls	r1, r3, #9
 80027aa:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 80027ae:	0250      	lsls	r0, r2, #9
 80027b0:	4602      	mov	r2, r0
 80027b2:	460b      	mov	r3, r1
 80027b4:	4610      	mov	r0, r2
 80027b6:	4619      	mov	r1, r3
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	461a      	mov	r2, r3
 80027bc:	f04f 0300 	mov.w	r3, #0
 80027c0:	f7fe fa6a 	bl	8000c98 <__aeabi_uldivmod>
 80027c4:	4602      	mov	r2, r0
 80027c6:	460b      	mov	r3, r1
 80027c8:	4613      	mov	r3, r2
 80027ca:	60fb      	str	r3, [r7, #12]
 80027cc:	e04a      	b.n	8002864 <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80027ce:	4b31      	ldr	r3, [pc, #196]	; (8002894 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80027d0:	685b      	ldr	r3, [r3, #4]
 80027d2:	099b      	lsrs	r3, r3, #6
 80027d4:	461a      	mov	r2, r3
 80027d6:	f04f 0300 	mov.w	r3, #0
 80027da:	f240 10ff 	movw	r0, #511	; 0x1ff
 80027de:	f04f 0100 	mov.w	r1, #0
 80027e2:	ea02 0400 	and.w	r4, r2, r0
 80027e6:	ea03 0501 	and.w	r5, r3, r1
 80027ea:	4620      	mov	r0, r4
 80027ec:	4629      	mov	r1, r5
 80027ee:	f04f 0200 	mov.w	r2, #0
 80027f2:	f04f 0300 	mov.w	r3, #0
 80027f6:	014b      	lsls	r3, r1, #5
 80027f8:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 80027fc:	0142      	lsls	r2, r0, #5
 80027fe:	4610      	mov	r0, r2
 8002800:	4619      	mov	r1, r3
 8002802:	1b00      	subs	r0, r0, r4
 8002804:	eb61 0105 	sbc.w	r1, r1, r5
 8002808:	f04f 0200 	mov.w	r2, #0
 800280c:	f04f 0300 	mov.w	r3, #0
 8002810:	018b      	lsls	r3, r1, #6
 8002812:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8002816:	0182      	lsls	r2, r0, #6
 8002818:	1a12      	subs	r2, r2, r0
 800281a:	eb63 0301 	sbc.w	r3, r3, r1
 800281e:	f04f 0000 	mov.w	r0, #0
 8002822:	f04f 0100 	mov.w	r1, #0
 8002826:	00d9      	lsls	r1, r3, #3
 8002828:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800282c:	00d0      	lsls	r0, r2, #3
 800282e:	4602      	mov	r2, r0
 8002830:	460b      	mov	r3, r1
 8002832:	1912      	adds	r2, r2, r4
 8002834:	eb45 0303 	adc.w	r3, r5, r3
 8002838:	f04f 0000 	mov.w	r0, #0
 800283c:	f04f 0100 	mov.w	r1, #0
 8002840:	0299      	lsls	r1, r3, #10
 8002842:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8002846:	0290      	lsls	r0, r2, #10
 8002848:	4602      	mov	r2, r0
 800284a:	460b      	mov	r3, r1
 800284c:	4610      	mov	r0, r2
 800284e:	4619      	mov	r1, r3
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	461a      	mov	r2, r3
 8002854:	f04f 0300 	mov.w	r3, #0
 8002858:	f7fe fa1e 	bl	8000c98 <__aeabi_uldivmod>
 800285c:	4602      	mov	r2, r0
 800285e:	460b      	mov	r3, r1
 8002860:	4613      	mov	r3, r2
 8002862:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8002864:	4b0b      	ldr	r3, [pc, #44]	; (8002894 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8002866:	685b      	ldr	r3, [r3, #4]
 8002868:	0c1b      	lsrs	r3, r3, #16
 800286a:	f003 0303 	and.w	r3, r3, #3
 800286e:	3301      	adds	r3, #1
 8002870:	005b      	lsls	r3, r3, #1
 8002872:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8002874:	68fa      	ldr	r2, [r7, #12]
 8002876:	683b      	ldr	r3, [r7, #0]
 8002878:	fbb2 f3f3 	udiv	r3, r2, r3
 800287c:	60bb      	str	r3, [r7, #8]
      break;
 800287e:	e002      	b.n	8002886 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002880:	4b05      	ldr	r3, [pc, #20]	; (8002898 <HAL_RCC_GetSysClockFreq+0x1bc>)
 8002882:	60bb      	str	r3, [r7, #8]
      break;
 8002884:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002886:	68bb      	ldr	r3, [r7, #8]
}
 8002888:	4618      	mov	r0, r3
 800288a:	3710      	adds	r7, #16
 800288c:	46bd      	mov	sp, r7
 800288e:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8002892:	bf00      	nop
 8002894:	40023800 	.word	0x40023800
 8002898:	00f42400 	.word	0x00f42400
 800289c:	007a1200 	.word	0x007a1200

080028a0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80028a0:	b480      	push	{r7}
 80028a2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80028a4:	4b03      	ldr	r3, [pc, #12]	; (80028b4 <HAL_RCC_GetHCLKFreq+0x14>)
 80028a6:	681b      	ldr	r3, [r3, #0]
}
 80028a8:	4618      	mov	r0, r3
 80028aa:	46bd      	mov	sp, r7
 80028ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028b0:	4770      	bx	lr
 80028b2:	bf00      	nop
 80028b4:	20000000 	.word	0x20000000

080028b8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80028b8:	b580      	push	{r7, lr}
 80028ba:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80028bc:	f7ff fff0 	bl	80028a0 <HAL_RCC_GetHCLKFreq>
 80028c0:	4602      	mov	r2, r0
 80028c2:	4b05      	ldr	r3, [pc, #20]	; (80028d8 <HAL_RCC_GetPCLK1Freq+0x20>)
 80028c4:	689b      	ldr	r3, [r3, #8]
 80028c6:	0a9b      	lsrs	r3, r3, #10
 80028c8:	f003 0307 	and.w	r3, r3, #7
 80028cc:	4903      	ldr	r1, [pc, #12]	; (80028dc <HAL_RCC_GetPCLK1Freq+0x24>)
 80028ce:	5ccb      	ldrb	r3, [r1, r3]
 80028d0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80028d4:	4618      	mov	r0, r3
 80028d6:	bd80      	pop	{r7, pc}
 80028d8:	40023800 	.word	0x40023800
 80028dc:	08008878 	.word	0x08008878

080028e0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80028e0:	b580      	push	{r7, lr}
 80028e2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80028e4:	f7ff ffdc 	bl	80028a0 <HAL_RCC_GetHCLKFreq>
 80028e8:	4602      	mov	r2, r0
 80028ea:	4b05      	ldr	r3, [pc, #20]	; (8002900 <HAL_RCC_GetPCLK2Freq+0x20>)
 80028ec:	689b      	ldr	r3, [r3, #8]
 80028ee:	0b5b      	lsrs	r3, r3, #13
 80028f0:	f003 0307 	and.w	r3, r3, #7
 80028f4:	4903      	ldr	r1, [pc, #12]	; (8002904 <HAL_RCC_GetPCLK2Freq+0x24>)
 80028f6:	5ccb      	ldrb	r3, [r1, r3]
 80028f8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80028fc:	4618      	mov	r0, r3
 80028fe:	bd80      	pop	{r7, pc}
 8002900:	40023800 	.word	0x40023800
 8002904:	08008878 	.word	0x08008878

08002908 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8002908:	b580      	push	{r7, lr}
 800290a:	b082      	sub	sp, #8
 800290c:	af00      	add	r7, sp, #0
 800290e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	2b00      	cmp	r3, #0
 8002914:	d101      	bne.n	800291a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8002916:	2301      	movs	r3, #1
 8002918:	e07b      	b.n	8002a12 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800291e:	2b00      	cmp	r3, #0
 8002920:	d108      	bne.n	8002934 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	685b      	ldr	r3, [r3, #4]
 8002926:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800292a:	d009      	beq.n	8002940 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	2200      	movs	r2, #0
 8002930:	61da      	str	r2, [r3, #28]
 8002932:	e005      	b.n	8002940 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	2200      	movs	r2, #0
 8002938:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	2200      	movs	r2, #0
 800293e:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	2200      	movs	r2, #0
 8002944:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800294c:	b2db      	uxtb	r3, r3
 800294e:	2b00      	cmp	r3, #0
 8002950:	d106      	bne.n	8002960 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	2200      	movs	r2, #0
 8002956:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800295a:	6878      	ldr	r0, [r7, #4]
 800295c:	f7fe fe50 	bl	8001600 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	2202      	movs	r2, #2
 8002964:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	681a      	ldr	r2, [r3, #0]
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002976:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	685b      	ldr	r3, [r3, #4]
 800297c:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	689b      	ldr	r3, [r3, #8]
 8002984:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8002988:	431a      	orrs	r2, r3
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	68db      	ldr	r3, [r3, #12]
 800298e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002992:	431a      	orrs	r2, r3
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	691b      	ldr	r3, [r3, #16]
 8002998:	f003 0302 	and.w	r3, r3, #2
 800299c:	431a      	orrs	r2, r3
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	695b      	ldr	r3, [r3, #20]
 80029a2:	f003 0301 	and.w	r3, r3, #1
 80029a6:	431a      	orrs	r2, r3
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	699b      	ldr	r3, [r3, #24]
 80029ac:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80029b0:	431a      	orrs	r2, r3
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	69db      	ldr	r3, [r3, #28]
 80029b6:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80029ba:	431a      	orrs	r2, r3
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	6a1b      	ldr	r3, [r3, #32]
 80029c0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80029c4:	ea42 0103 	orr.w	r1, r2, r3
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80029cc:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	430a      	orrs	r2, r1
 80029d6:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	699b      	ldr	r3, [r3, #24]
 80029dc:	0c1b      	lsrs	r3, r3, #16
 80029de:	f003 0104 	and.w	r1, r3, #4
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029e6:	f003 0210 	and.w	r2, r3, #16
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	430a      	orrs	r2, r1
 80029f0:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	69da      	ldr	r2, [r3, #28]
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002a00:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	2200      	movs	r2, #0
 8002a06:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	2201      	movs	r2, #1
 8002a0c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8002a10:	2300      	movs	r3, #0
}
 8002a12:	4618      	mov	r0, r3
 8002a14:	3708      	adds	r7, #8
 8002a16:	46bd      	mov	sp, r7
 8002a18:	bd80      	pop	{r7, pc}

08002a1a <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8002a1a:	b580      	push	{r7, lr}
 8002a1c:	b08c      	sub	sp, #48	; 0x30
 8002a1e:	af00      	add	r7, sp, #0
 8002a20:	60f8      	str	r0, [r7, #12]
 8002a22:	60b9      	str	r1, [r7, #8]
 8002a24:	607a      	str	r2, [r7, #4]
 8002a26:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8002a28:	2301      	movs	r3, #1
 8002a2a:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8002a2c:	2300      	movs	r3, #0
 8002a2e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002a32:	68fb      	ldr	r3, [r7, #12]
 8002a34:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8002a38:	2b01      	cmp	r3, #1
 8002a3a:	d101      	bne.n	8002a40 <HAL_SPI_TransmitReceive+0x26>
 8002a3c:	2302      	movs	r3, #2
 8002a3e:	e18a      	b.n	8002d56 <HAL_SPI_TransmitReceive+0x33c>
 8002a40:	68fb      	ldr	r3, [r7, #12]
 8002a42:	2201      	movs	r2, #1
 8002a44:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002a48:	f7ff f82e 	bl	8001aa8 <HAL_GetTick>
 8002a4c:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8002a4e:	68fb      	ldr	r3, [r7, #12]
 8002a50:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002a54:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8002a58:	68fb      	ldr	r3, [r7, #12]
 8002a5a:	685b      	ldr	r3, [r3, #4]
 8002a5c:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8002a5e:	887b      	ldrh	r3, [r7, #2]
 8002a60:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8002a62:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8002a66:	2b01      	cmp	r3, #1
 8002a68:	d00f      	beq.n	8002a8a <HAL_SPI_TransmitReceive+0x70>
 8002a6a:	69fb      	ldr	r3, [r7, #28]
 8002a6c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002a70:	d107      	bne.n	8002a82 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8002a72:	68fb      	ldr	r3, [r7, #12]
 8002a74:	689b      	ldr	r3, [r3, #8]
 8002a76:	2b00      	cmp	r3, #0
 8002a78:	d103      	bne.n	8002a82 <HAL_SPI_TransmitReceive+0x68>
 8002a7a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8002a7e:	2b04      	cmp	r3, #4
 8002a80:	d003      	beq.n	8002a8a <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8002a82:	2302      	movs	r3, #2
 8002a84:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8002a88:	e15b      	b.n	8002d42 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8002a8a:	68bb      	ldr	r3, [r7, #8]
 8002a8c:	2b00      	cmp	r3, #0
 8002a8e:	d005      	beq.n	8002a9c <HAL_SPI_TransmitReceive+0x82>
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	2b00      	cmp	r3, #0
 8002a94:	d002      	beq.n	8002a9c <HAL_SPI_TransmitReceive+0x82>
 8002a96:	887b      	ldrh	r3, [r7, #2]
 8002a98:	2b00      	cmp	r3, #0
 8002a9a:	d103      	bne.n	8002aa4 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8002a9c:	2301      	movs	r3, #1
 8002a9e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8002aa2:	e14e      	b.n	8002d42 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8002aa4:	68fb      	ldr	r3, [r7, #12]
 8002aa6:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002aaa:	b2db      	uxtb	r3, r3
 8002aac:	2b04      	cmp	r3, #4
 8002aae:	d003      	beq.n	8002ab8 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8002ab0:	68fb      	ldr	r3, [r7, #12]
 8002ab2:	2205      	movs	r2, #5
 8002ab4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002ab8:	68fb      	ldr	r3, [r7, #12]
 8002aba:	2200      	movs	r2, #0
 8002abc:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8002abe:	68fb      	ldr	r3, [r7, #12]
 8002ac0:	687a      	ldr	r2, [r7, #4]
 8002ac2:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8002ac4:	68fb      	ldr	r3, [r7, #12]
 8002ac6:	887a      	ldrh	r2, [r7, #2]
 8002ac8:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8002aca:	68fb      	ldr	r3, [r7, #12]
 8002acc:	887a      	ldrh	r2, [r7, #2]
 8002ace:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8002ad0:	68fb      	ldr	r3, [r7, #12]
 8002ad2:	68ba      	ldr	r2, [r7, #8]
 8002ad4:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8002ad6:	68fb      	ldr	r3, [r7, #12]
 8002ad8:	887a      	ldrh	r2, [r7, #2]
 8002ada:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8002adc:	68fb      	ldr	r3, [r7, #12]
 8002ade:	887a      	ldrh	r2, [r7, #2]
 8002ae0:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8002ae2:	68fb      	ldr	r3, [r7, #12]
 8002ae4:	2200      	movs	r2, #0
 8002ae6:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8002ae8:	68fb      	ldr	r3, [r7, #12]
 8002aea:	2200      	movs	r2, #0
 8002aec:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002aee:	68fb      	ldr	r3, [r7, #12]
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002af8:	2b40      	cmp	r3, #64	; 0x40
 8002afa:	d007      	beq.n	8002b0c <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002afc:	68fb      	ldr	r3, [r7, #12]
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	681a      	ldr	r2, [r3, #0]
 8002b02:	68fb      	ldr	r3, [r7, #12]
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002b0a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8002b0c:	68fb      	ldr	r3, [r7, #12]
 8002b0e:	68db      	ldr	r3, [r3, #12]
 8002b10:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002b14:	d178      	bne.n	8002c08 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002b16:	68fb      	ldr	r3, [r7, #12]
 8002b18:	685b      	ldr	r3, [r3, #4]
 8002b1a:	2b00      	cmp	r3, #0
 8002b1c:	d002      	beq.n	8002b24 <HAL_SPI_TransmitReceive+0x10a>
 8002b1e:	8b7b      	ldrh	r3, [r7, #26]
 8002b20:	2b01      	cmp	r3, #1
 8002b22:	d166      	bne.n	8002bf2 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002b24:	68fb      	ldr	r3, [r7, #12]
 8002b26:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b28:	881a      	ldrh	r2, [r3, #0]
 8002b2a:	68fb      	ldr	r3, [r7, #12]
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8002b30:	68fb      	ldr	r3, [r7, #12]
 8002b32:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b34:	1c9a      	adds	r2, r3, #2
 8002b36:	68fb      	ldr	r3, [r7, #12]
 8002b38:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8002b3a:	68fb      	ldr	r3, [r7, #12]
 8002b3c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002b3e:	b29b      	uxth	r3, r3
 8002b40:	3b01      	subs	r3, #1
 8002b42:	b29a      	uxth	r2, r3
 8002b44:	68fb      	ldr	r3, [r7, #12]
 8002b46:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002b48:	e053      	b.n	8002bf2 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8002b4a:	68fb      	ldr	r3, [r7, #12]
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	689b      	ldr	r3, [r3, #8]
 8002b50:	f003 0302 	and.w	r3, r3, #2
 8002b54:	2b02      	cmp	r3, #2
 8002b56:	d11b      	bne.n	8002b90 <HAL_SPI_TransmitReceive+0x176>
 8002b58:	68fb      	ldr	r3, [r7, #12]
 8002b5a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002b5c:	b29b      	uxth	r3, r3
 8002b5e:	2b00      	cmp	r3, #0
 8002b60:	d016      	beq.n	8002b90 <HAL_SPI_TransmitReceive+0x176>
 8002b62:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002b64:	2b01      	cmp	r3, #1
 8002b66:	d113      	bne.n	8002b90 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002b68:	68fb      	ldr	r3, [r7, #12]
 8002b6a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b6c:	881a      	ldrh	r2, [r3, #0]
 8002b6e:	68fb      	ldr	r3, [r7, #12]
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002b74:	68fb      	ldr	r3, [r7, #12]
 8002b76:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b78:	1c9a      	adds	r2, r3, #2
 8002b7a:	68fb      	ldr	r3, [r7, #12]
 8002b7c:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8002b7e:	68fb      	ldr	r3, [r7, #12]
 8002b80:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002b82:	b29b      	uxth	r3, r3
 8002b84:	3b01      	subs	r3, #1
 8002b86:	b29a      	uxth	r2, r3
 8002b88:	68fb      	ldr	r3, [r7, #12]
 8002b8a:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8002b8c:	2300      	movs	r3, #0
 8002b8e:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8002b90:	68fb      	ldr	r3, [r7, #12]
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	689b      	ldr	r3, [r3, #8]
 8002b96:	f003 0301 	and.w	r3, r3, #1
 8002b9a:	2b01      	cmp	r3, #1
 8002b9c:	d119      	bne.n	8002bd2 <HAL_SPI_TransmitReceive+0x1b8>
 8002b9e:	68fb      	ldr	r3, [r7, #12]
 8002ba0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002ba2:	b29b      	uxth	r3, r3
 8002ba4:	2b00      	cmp	r3, #0
 8002ba6:	d014      	beq.n	8002bd2 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8002ba8:	68fb      	ldr	r3, [r7, #12]
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	68da      	ldr	r2, [r3, #12]
 8002bae:	68fb      	ldr	r3, [r7, #12]
 8002bb0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002bb2:	b292      	uxth	r2, r2
 8002bb4:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8002bb6:	68fb      	ldr	r3, [r7, #12]
 8002bb8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002bba:	1c9a      	adds	r2, r3, #2
 8002bbc:	68fb      	ldr	r3, [r7, #12]
 8002bbe:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8002bc0:	68fb      	ldr	r3, [r7, #12]
 8002bc2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002bc4:	b29b      	uxth	r3, r3
 8002bc6:	3b01      	subs	r3, #1
 8002bc8:	b29a      	uxth	r2, r3
 8002bca:	68fb      	ldr	r3, [r7, #12]
 8002bcc:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8002bce:	2301      	movs	r3, #1
 8002bd0:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8002bd2:	f7fe ff69 	bl	8001aa8 <HAL_GetTick>
 8002bd6:	4602      	mov	r2, r0
 8002bd8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002bda:	1ad3      	subs	r3, r2, r3
 8002bdc:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002bde:	429a      	cmp	r2, r3
 8002be0:	d807      	bhi.n	8002bf2 <HAL_SPI_TransmitReceive+0x1d8>
 8002be2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002be4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002be8:	d003      	beq.n	8002bf2 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8002bea:	2303      	movs	r3, #3
 8002bec:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8002bf0:	e0a7      	b.n	8002d42 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002bf2:	68fb      	ldr	r3, [r7, #12]
 8002bf4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002bf6:	b29b      	uxth	r3, r3
 8002bf8:	2b00      	cmp	r3, #0
 8002bfa:	d1a6      	bne.n	8002b4a <HAL_SPI_TransmitReceive+0x130>
 8002bfc:	68fb      	ldr	r3, [r7, #12]
 8002bfe:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002c00:	b29b      	uxth	r3, r3
 8002c02:	2b00      	cmp	r3, #0
 8002c04:	d1a1      	bne.n	8002b4a <HAL_SPI_TransmitReceive+0x130>
 8002c06:	e07c      	b.n	8002d02 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002c08:	68fb      	ldr	r3, [r7, #12]
 8002c0a:	685b      	ldr	r3, [r3, #4]
 8002c0c:	2b00      	cmp	r3, #0
 8002c0e:	d002      	beq.n	8002c16 <HAL_SPI_TransmitReceive+0x1fc>
 8002c10:	8b7b      	ldrh	r3, [r7, #26]
 8002c12:	2b01      	cmp	r3, #1
 8002c14:	d16b      	bne.n	8002cee <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8002c16:	68fb      	ldr	r3, [r7, #12]
 8002c18:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002c1a:	68fb      	ldr	r3, [r7, #12]
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	330c      	adds	r3, #12
 8002c20:	7812      	ldrb	r2, [r2, #0]
 8002c22:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8002c24:	68fb      	ldr	r3, [r7, #12]
 8002c26:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c28:	1c5a      	adds	r2, r3, #1
 8002c2a:	68fb      	ldr	r3, [r7, #12]
 8002c2c:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8002c2e:	68fb      	ldr	r3, [r7, #12]
 8002c30:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002c32:	b29b      	uxth	r3, r3
 8002c34:	3b01      	subs	r3, #1
 8002c36:	b29a      	uxth	r2, r3
 8002c38:	68fb      	ldr	r3, [r7, #12]
 8002c3a:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002c3c:	e057      	b.n	8002cee <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8002c3e:	68fb      	ldr	r3, [r7, #12]
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	689b      	ldr	r3, [r3, #8]
 8002c44:	f003 0302 	and.w	r3, r3, #2
 8002c48:	2b02      	cmp	r3, #2
 8002c4a:	d11c      	bne.n	8002c86 <HAL_SPI_TransmitReceive+0x26c>
 8002c4c:	68fb      	ldr	r3, [r7, #12]
 8002c4e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002c50:	b29b      	uxth	r3, r3
 8002c52:	2b00      	cmp	r3, #0
 8002c54:	d017      	beq.n	8002c86 <HAL_SPI_TransmitReceive+0x26c>
 8002c56:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002c58:	2b01      	cmp	r3, #1
 8002c5a:	d114      	bne.n	8002c86 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8002c5c:	68fb      	ldr	r3, [r7, #12]
 8002c5e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002c60:	68fb      	ldr	r3, [r7, #12]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	330c      	adds	r3, #12
 8002c66:	7812      	ldrb	r2, [r2, #0]
 8002c68:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8002c6a:	68fb      	ldr	r3, [r7, #12]
 8002c6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c6e:	1c5a      	adds	r2, r3, #1
 8002c70:	68fb      	ldr	r3, [r7, #12]
 8002c72:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8002c74:	68fb      	ldr	r3, [r7, #12]
 8002c76:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002c78:	b29b      	uxth	r3, r3
 8002c7a:	3b01      	subs	r3, #1
 8002c7c:	b29a      	uxth	r2, r3
 8002c7e:	68fb      	ldr	r3, [r7, #12]
 8002c80:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8002c82:	2300      	movs	r3, #0
 8002c84:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8002c86:	68fb      	ldr	r3, [r7, #12]
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	689b      	ldr	r3, [r3, #8]
 8002c8c:	f003 0301 	and.w	r3, r3, #1
 8002c90:	2b01      	cmp	r3, #1
 8002c92:	d119      	bne.n	8002cc8 <HAL_SPI_TransmitReceive+0x2ae>
 8002c94:	68fb      	ldr	r3, [r7, #12]
 8002c96:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002c98:	b29b      	uxth	r3, r3
 8002c9a:	2b00      	cmp	r3, #0
 8002c9c:	d014      	beq.n	8002cc8 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8002c9e:	68fb      	ldr	r3, [r7, #12]
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	68da      	ldr	r2, [r3, #12]
 8002ca4:	68fb      	ldr	r3, [r7, #12]
 8002ca6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002ca8:	b2d2      	uxtb	r2, r2
 8002caa:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8002cac:	68fb      	ldr	r3, [r7, #12]
 8002cae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002cb0:	1c5a      	adds	r2, r3, #1
 8002cb2:	68fb      	ldr	r3, [r7, #12]
 8002cb4:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8002cb6:	68fb      	ldr	r3, [r7, #12]
 8002cb8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002cba:	b29b      	uxth	r3, r3
 8002cbc:	3b01      	subs	r3, #1
 8002cbe:	b29a      	uxth	r2, r3
 8002cc0:	68fb      	ldr	r3, [r7, #12]
 8002cc2:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8002cc4:	2301      	movs	r3, #1
 8002cc6:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8002cc8:	f7fe feee 	bl	8001aa8 <HAL_GetTick>
 8002ccc:	4602      	mov	r2, r0
 8002cce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002cd0:	1ad3      	subs	r3, r2, r3
 8002cd2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002cd4:	429a      	cmp	r2, r3
 8002cd6:	d803      	bhi.n	8002ce0 <HAL_SPI_TransmitReceive+0x2c6>
 8002cd8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002cda:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002cde:	d102      	bne.n	8002ce6 <HAL_SPI_TransmitReceive+0x2cc>
 8002ce0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002ce2:	2b00      	cmp	r3, #0
 8002ce4:	d103      	bne.n	8002cee <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8002ce6:	2303      	movs	r3, #3
 8002ce8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8002cec:	e029      	b.n	8002d42 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002cee:	68fb      	ldr	r3, [r7, #12]
 8002cf0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002cf2:	b29b      	uxth	r3, r3
 8002cf4:	2b00      	cmp	r3, #0
 8002cf6:	d1a2      	bne.n	8002c3e <HAL_SPI_TransmitReceive+0x224>
 8002cf8:	68fb      	ldr	r3, [r7, #12]
 8002cfa:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002cfc:	b29b      	uxth	r3, r3
 8002cfe:	2b00      	cmp	r3, #0
 8002d00:	d19d      	bne.n	8002c3e <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002d02:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002d04:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8002d06:	68f8      	ldr	r0, [r7, #12]
 8002d08:	f000 f8b2 	bl	8002e70 <SPI_EndRxTxTransaction>
 8002d0c:	4603      	mov	r3, r0
 8002d0e:	2b00      	cmp	r3, #0
 8002d10:	d006      	beq.n	8002d20 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8002d12:	2301      	movs	r3, #1
 8002d14:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002d18:	68fb      	ldr	r3, [r7, #12]
 8002d1a:	2220      	movs	r2, #32
 8002d1c:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8002d1e:	e010      	b.n	8002d42 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8002d20:	68fb      	ldr	r3, [r7, #12]
 8002d22:	689b      	ldr	r3, [r3, #8]
 8002d24:	2b00      	cmp	r3, #0
 8002d26:	d10b      	bne.n	8002d40 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002d28:	2300      	movs	r3, #0
 8002d2a:	617b      	str	r3, [r7, #20]
 8002d2c:	68fb      	ldr	r3, [r7, #12]
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	68db      	ldr	r3, [r3, #12]
 8002d32:	617b      	str	r3, [r7, #20]
 8002d34:	68fb      	ldr	r3, [r7, #12]
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	689b      	ldr	r3, [r3, #8]
 8002d3a:	617b      	str	r3, [r7, #20]
 8002d3c:	697b      	ldr	r3, [r7, #20]
 8002d3e:	e000      	b.n	8002d42 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8002d40:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8002d42:	68fb      	ldr	r3, [r7, #12]
 8002d44:	2201      	movs	r2, #1
 8002d46:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8002d4a:	68fb      	ldr	r3, [r7, #12]
 8002d4c:	2200      	movs	r2, #0
 8002d4e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8002d52:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8002d56:	4618      	mov	r0, r3
 8002d58:	3730      	adds	r7, #48	; 0x30
 8002d5a:	46bd      	mov	sp, r7
 8002d5c:	bd80      	pop	{r7, pc}
	...

08002d60 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8002d60:	b580      	push	{r7, lr}
 8002d62:	b088      	sub	sp, #32
 8002d64:	af00      	add	r7, sp, #0
 8002d66:	60f8      	str	r0, [r7, #12]
 8002d68:	60b9      	str	r1, [r7, #8]
 8002d6a:	603b      	str	r3, [r7, #0]
 8002d6c:	4613      	mov	r3, r2
 8002d6e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8002d70:	f7fe fe9a 	bl	8001aa8 <HAL_GetTick>
 8002d74:	4602      	mov	r2, r0
 8002d76:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002d78:	1a9b      	subs	r3, r3, r2
 8002d7a:	683a      	ldr	r2, [r7, #0]
 8002d7c:	4413      	add	r3, r2
 8002d7e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8002d80:	f7fe fe92 	bl	8001aa8 <HAL_GetTick>
 8002d84:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8002d86:	4b39      	ldr	r3, [pc, #228]	; (8002e6c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	015b      	lsls	r3, r3, #5
 8002d8c:	0d1b      	lsrs	r3, r3, #20
 8002d8e:	69fa      	ldr	r2, [r7, #28]
 8002d90:	fb02 f303 	mul.w	r3, r2, r3
 8002d94:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002d96:	e054      	b.n	8002e42 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8002d98:	683b      	ldr	r3, [r7, #0]
 8002d9a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002d9e:	d050      	beq.n	8002e42 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8002da0:	f7fe fe82 	bl	8001aa8 <HAL_GetTick>
 8002da4:	4602      	mov	r2, r0
 8002da6:	69bb      	ldr	r3, [r7, #24]
 8002da8:	1ad3      	subs	r3, r2, r3
 8002daa:	69fa      	ldr	r2, [r7, #28]
 8002dac:	429a      	cmp	r2, r3
 8002dae:	d902      	bls.n	8002db6 <SPI_WaitFlagStateUntilTimeout+0x56>
 8002db0:	69fb      	ldr	r3, [r7, #28]
 8002db2:	2b00      	cmp	r3, #0
 8002db4:	d13d      	bne.n	8002e32 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8002db6:	68fb      	ldr	r3, [r7, #12]
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	685a      	ldr	r2, [r3, #4]
 8002dbc:	68fb      	ldr	r3, [r7, #12]
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8002dc4:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002dc6:	68fb      	ldr	r3, [r7, #12]
 8002dc8:	685b      	ldr	r3, [r3, #4]
 8002dca:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002dce:	d111      	bne.n	8002df4 <SPI_WaitFlagStateUntilTimeout+0x94>
 8002dd0:	68fb      	ldr	r3, [r7, #12]
 8002dd2:	689b      	ldr	r3, [r3, #8]
 8002dd4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002dd8:	d004      	beq.n	8002de4 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8002dda:	68fb      	ldr	r3, [r7, #12]
 8002ddc:	689b      	ldr	r3, [r3, #8]
 8002dde:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002de2:	d107      	bne.n	8002df4 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8002de4:	68fb      	ldr	r3, [r7, #12]
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	681a      	ldr	r2, [r3, #0]
 8002dea:	68fb      	ldr	r3, [r7, #12]
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002df2:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8002df4:	68fb      	ldr	r3, [r7, #12]
 8002df6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002df8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002dfc:	d10f      	bne.n	8002e1e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8002dfe:	68fb      	ldr	r3, [r7, #12]
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	681a      	ldr	r2, [r3, #0]
 8002e04:	68fb      	ldr	r3, [r7, #12]
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002e0c:	601a      	str	r2, [r3, #0]
 8002e0e:	68fb      	ldr	r3, [r7, #12]
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	681a      	ldr	r2, [r3, #0]
 8002e14:	68fb      	ldr	r3, [r7, #12]
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002e1c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8002e1e:	68fb      	ldr	r3, [r7, #12]
 8002e20:	2201      	movs	r2, #1
 8002e22:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8002e26:	68fb      	ldr	r3, [r7, #12]
 8002e28:	2200      	movs	r2, #0
 8002e2a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8002e2e:	2303      	movs	r3, #3
 8002e30:	e017      	b.n	8002e62 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8002e32:	697b      	ldr	r3, [r7, #20]
 8002e34:	2b00      	cmp	r3, #0
 8002e36:	d101      	bne.n	8002e3c <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8002e38:	2300      	movs	r3, #0
 8002e3a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8002e3c:	697b      	ldr	r3, [r7, #20]
 8002e3e:	3b01      	subs	r3, #1
 8002e40:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002e42:	68fb      	ldr	r3, [r7, #12]
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	689a      	ldr	r2, [r3, #8]
 8002e48:	68bb      	ldr	r3, [r7, #8]
 8002e4a:	4013      	ands	r3, r2
 8002e4c:	68ba      	ldr	r2, [r7, #8]
 8002e4e:	429a      	cmp	r2, r3
 8002e50:	bf0c      	ite	eq
 8002e52:	2301      	moveq	r3, #1
 8002e54:	2300      	movne	r3, #0
 8002e56:	b2db      	uxtb	r3, r3
 8002e58:	461a      	mov	r2, r3
 8002e5a:	79fb      	ldrb	r3, [r7, #7]
 8002e5c:	429a      	cmp	r2, r3
 8002e5e:	d19b      	bne.n	8002d98 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8002e60:	2300      	movs	r3, #0
}
 8002e62:	4618      	mov	r0, r3
 8002e64:	3720      	adds	r7, #32
 8002e66:	46bd      	mov	sp, r7
 8002e68:	bd80      	pop	{r7, pc}
 8002e6a:	bf00      	nop
 8002e6c:	20000000 	.word	0x20000000

08002e70 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8002e70:	b580      	push	{r7, lr}
 8002e72:	b088      	sub	sp, #32
 8002e74:	af02      	add	r7, sp, #8
 8002e76:	60f8      	str	r0, [r7, #12]
 8002e78:	60b9      	str	r1, [r7, #8]
 8002e7a:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8002e7c:	4b1b      	ldr	r3, [pc, #108]	; (8002eec <SPI_EndRxTxTransaction+0x7c>)
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	4a1b      	ldr	r2, [pc, #108]	; (8002ef0 <SPI_EndRxTxTransaction+0x80>)
 8002e82:	fba2 2303 	umull	r2, r3, r2, r3
 8002e86:	0d5b      	lsrs	r3, r3, #21
 8002e88:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8002e8c:	fb02 f303 	mul.w	r3, r2, r3
 8002e90:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002e92:	68fb      	ldr	r3, [r7, #12]
 8002e94:	685b      	ldr	r3, [r3, #4]
 8002e96:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002e9a:	d112      	bne.n	8002ec2 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	9300      	str	r3, [sp, #0]
 8002ea0:	68bb      	ldr	r3, [r7, #8]
 8002ea2:	2200      	movs	r2, #0
 8002ea4:	2180      	movs	r1, #128	; 0x80
 8002ea6:	68f8      	ldr	r0, [r7, #12]
 8002ea8:	f7ff ff5a 	bl	8002d60 <SPI_WaitFlagStateUntilTimeout>
 8002eac:	4603      	mov	r3, r0
 8002eae:	2b00      	cmp	r3, #0
 8002eb0:	d016      	beq.n	8002ee0 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002eb2:	68fb      	ldr	r3, [r7, #12]
 8002eb4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002eb6:	f043 0220 	orr.w	r2, r3, #32
 8002eba:	68fb      	ldr	r3, [r7, #12]
 8002ebc:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8002ebe:	2303      	movs	r3, #3
 8002ec0:	e00f      	b.n	8002ee2 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8002ec2:	697b      	ldr	r3, [r7, #20]
 8002ec4:	2b00      	cmp	r3, #0
 8002ec6:	d00a      	beq.n	8002ede <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8002ec8:	697b      	ldr	r3, [r7, #20]
 8002eca:	3b01      	subs	r3, #1
 8002ecc:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8002ece:	68fb      	ldr	r3, [r7, #12]
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	689b      	ldr	r3, [r3, #8]
 8002ed4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002ed8:	2b80      	cmp	r3, #128	; 0x80
 8002eda:	d0f2      	beq.n	8002ec2 <SPI_EndRxTxTransaction+0x52>
 8002edc:	e000      	b.n	8002ee0 <SPI_EndRxTxTransaction+0x70>
        break;
 8002ede:	bf00      	nop
  }

  return HAL_OK;
 8002ee0:	2300      	movs	r3, #0
}
 8002ee2:	4618      	mov	r0, r3
 8002ee4:	3718      	adds	r7, #24
 8002ee6:	46bd      	mov	sp, r7
 8002ee8:	bd80      	pop	{r7, pc}
 8002eea:	bf00      	nop
 8002eec:	20000000 	.word	0x20000000
 8002ef0:	165e9f81 	.word	0x165e9f81

08002ef4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002ef4:	b580      	push	{r7, lr}
 8002ef6:	b082      	sub	sp, #8
 8002ef8:	af00      	add	r7, sp, #0
 8002efa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	2b00      	cmp	r3, #0
 8002f00:	d101      	bne.n	8002f06 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002f02:	2301      	movs	r3, #1
 8002f04:	e041      	b.n	8002f8a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002f0c:	b2db      	uxtb	r3, r3
 8002f0e:	2b00      	cmp	r3, #0
 8002f10:	d106      	bne.n	8002f20 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	2200      	movs	r2, #0
 8002f16:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002f1a:	6878      	ldr	r0, [r7, #4]
 8002f1c:	f7fe fbb8 	bl	8001690 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	2202      	movs	r2, #2
 8002f24:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	681a      	ldr	r2, [r3, #0]
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	3304      	adds	r3, #4
 8002f30:	4619      	mov	r1, r3
 8002f32:	4610      	mov	r0, r2
 8002f34:	f000 fa88 	bl	8003448 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	2201      	movs	r2, #1
 8002f3c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	2201      	movs	r2, #1
 8002f44:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	2201      	movs	r2, #1
 8002f4c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	2201      	movs	r2, #1
 8002f54:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	2201      	movs	r2, #1
 8002f5c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	2201      	movs	r2, #1
 8002f64:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	2201      	movs	r2, #1
 8002f6c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	2201      	movs	r2, #1
 8002f74:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	2201      	movs	r2, #1
 8002f7c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	2201      	movs	r2, #1
 8002f84:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002f88:	2300      	movs	r3, #0
}
 8002f8a:	4618      	mov	r0, r3
 8002f8c:	3708      	adds	r7, #8
 8002f8e:	46bd      	mov	sp, r7
 8002f90:	bd80      	pop	{r7, pc}
	...

08002f94 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002f94:	b480      	push	{r7}
 8002f96:	b085      	sub	sp, #20
 8002f98:	af00      	add	r7, sp, #0
 8002f9a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002fa2:	b2db      	uxtb	r3, r3
 8002fa4:	2b01      	cmp	r3, #1
 8002fa6:	d001      	beq.n	8002fac <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002fa8:	2301      	movs	r3, #1
 8002faa:	e044      	b.n	8003036 <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	2202      	movs	r2, #2
 8002fb0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	68da      	ldr	r2, [r3, #12]
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	f042 0201 	orr.w	r2, r2, #1
 8002fc2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	4a1e      	ldr	r2, [pc, #120]	; (8003044 <HAL_TIM_Base_Start_IT+0xb0>)
 8002fca:	4293      	cmp	r3, r2
 8002fcc:	d018      	beq.n	8003000 <HAL_TIM_Base_Start_IT+0x6c>
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002fd6:	d013      	beq.n	8003000 <HAL_TIM_Base_Start_IT+0x6c>
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	4a1a      	ldr	r2, [pc, #104]	; (8003048 <HAL_TIM_Base_Start_IT+0xb4>)
 8002fde:	4293      	cmp	r3, r2
 8002fe0:	d00e      	beq.n	8003000 <HAL_TIM_Base_Start_IT+0x6c>
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	4a19      	ldr	r2, [pc, #100]	; (800304c <HAL_TIM_Base_Start_IT+0xb8>)
 8002fe8:	4293      	cmp	r3, r2
 8002fea:	d009      	beq.n	8003000 <HAL_TIM_Base_Start_IT+0x6c>
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	4a17      	ldr	r2, [pc, #92]	; (8003050 <HAL_TIM_Base_Start_IT+0xbc>)
 8002ff2:	4293      	cmp	r3, r2
 8002ff4:	d004      	beq.n	8003000 <HAL_TIM_Base_Start_IT+0x6c>
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	4a16      	ldr	r2, [pc, #88]	; (8003054 <HAL_TIM_Base_Start_IT+0xc0>)
 8002ffc:	4293      	cmp	r3, r2
 8002ffe:	d111      	bne.n	8003024 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	689b      	ldr	r3, [r3, #8]
 8003006:	f003 0307 	and.w	r3, r3, #7
 800300a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800300c:	68fb      	ldr	r3, [r7, #12]
 800300e:	2b06      	cmp	r3, #6
 8003010:	d010      	beq.n	8003034 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	681a      	ldr	r2, [r3, #0]
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	f042 0201 	orr.w	r2, r2, #1
 8003020:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003022:	e007      	b.n	8003034 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	681a      	ldr	r2, [r3, #0]
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	f042 0201 	orr.w	r2, r2, #1
 8003032:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003034:	2300      	movs	r3, #0
}
 8003036:	4618      	mov	r0, r3
 8003038:	3714      	adds	r7, #20
 800303a:	46bd      	mov	sp, r7
 800303c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003040:	4770      	bx	lr
 8003042:	bf00      	nop
 8003044:	40010000 	.word	0x40010000
 8003048:	40000400 	.word	0x40000400
 800304c:	40000800 	.word	0x40000800
 8003050:	40000c00 	.word	0x40000c00
 8003054:	40014000 	.word	0x40014000

08003058 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003058:	b580      	push	{r7, lr}
 800305a:	b082      	sub	sp, #8
 800305c:	af00      	add	r7, sp, #0
 800305e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	691b      	ldr	r3, [r3, #16]
 8003066:	f003 0302 	and.w	r3, r3, #2
 800306a:	2b02      	cmp	r3, #2
 800306c:	d122      	bne.n	80030b4 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	68db      	ldr	r3, [r3, #12]
 8003074:	f003 0302 	and.w	r3, r3, #2
 8003078:	2b02      	cmp	r3, #2
 800307a:	d11b      	bne.n	80030b4 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	f06f 0202 	mvn.w	r2, #2
 8003084:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	2201      	movs	r2, #1
 800308a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	699b      	ldr	r3, [r3, #24]
 8003092:	f003 0303 	and.w	r3, r3, #3
 8003096:	2b00      	cmp	r3, #0
 8003098:	d003      	beq.n	80030a2 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800309a:	6878      	ldr	r0, [r7, #4]
 800309c:	f000 f9b5 	bl	800340a <HAL_TIM_IC_CaptureCallback>
 80030a0:	e005      	b.n	80030ae <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80030a2:	6878      	ldr	r0, [r7, #4]
 80030a4:	f000 f9a7 	bl	80033f6 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80030a8:	6878      	ldr	r0, [r7, #4]
 80030aa:	f000 f9b8 	bl	800341e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	2200      	movs	r2, #0
 80030b2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	691b      	ldr	r3, [r3, #16]
 80030ba:	f003 0304 	and.w	r3, r3, #4
 80030be:	2b04      	cmp	r3, #4
 80030c0:	d122      	bne.n	8003108 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	68db      	ldr	r3, [r3, #12]
 80030c8:	f003 0304 	and.w	r3, r3, #4
 80030cc:	2b04      	cmp	r3, #4
 80030ce:	d11b      	bne.n	8003108 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	f06f 0204 	mvn.w	r2, #4
 80030d8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	2202      	movs	r2, #2
 80030de:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	699b      	ldr	r3, [r3, #24]
 80030e6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80030ea:	2b00      	cmp	r3, #0
 80030ec:	d003      	beq.n	80030f6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80030ee:	6878      	ldr	r0, [r7, #4]
 80030f0:	f000 f98b 	bl	800340a <HAL_TIM_IC_CaptureCallback>
 80030f4:	e005      	b.n	8003102 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80030f6:	6878      	ldr	r0, [r7, #4]
 80030f8:	f000 f97d 	bl	80033f6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80030fc:	6878      	ldr	r0, [r7, #4]
 80030fe:	f000 f98e 	bl	800341e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	2200      	movs	r2, #0
 8003106:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	691b      	ldr	r3, [r3, #16]
 800310e:	f003 0308 	and.w	r3, r3, #8
 8003112:	2b08      	cmp	r3, #8
 8003114:	d122      	bne.n	800315c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	68db      	ldr	r3, [r3, #12]
 800311c:	f003 0308 	and.w	r3, r3, #8
 8003120:	2b08      	cmp	r3, #8
 8003122:	d11b      	bne.n	800315c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	f06f 0208 	mvn.w	r2, #8
 800312c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	2204      	movs	r2, #4
 8003132:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	69db      	ldr	r3, [r3, #28]
 800313a:	f003 0303 	and.w	r3, r3, #3
 800313e:	2b00      	cmp	r3, #0
 8003140:	d003      	beq.n	800314a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003142:	6878      	ldr	r0, [r7, #4]
 8003144:	f000 f961 	bl	800340a <HAL_TIM_IC_CaptureCallback>
 8003148:	e005      	b.n	8003156 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800314a:	6878      	ldr	r0, [r7, #4]
 800314c:	f000 f953 	bl	80033f6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003150:	6878      	ldr	r0, [r7, #4]
 8003152:	f000 f964 	bl	800341e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	2200      	movs	r2, #0
 800315a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	691b      	ldr	r3, [r3, #16]
 8003162:	f003 0310 	and.w	r3, r3, #16
 8003166:	2b10      	cmp	r3, #16
 8003168:	d122      	bne.n	80031b0 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	68db      	ldr	r3, [r3, #12]
 8003170:	f003 0310 	and.w	r3, r3, #16
 8003174:	2b10      	cmp	r3, #16
 8003176:	d11b      	bne.n	80031b0 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	f06f 0210 	mvn.w	r2, #16
 8003180:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	2208      	movs	r2, #8
 8003186:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	69db      	ldr	r3, [r3, #28]
 800318e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003192:	2b00      	cmp	r3, #0
 8003194:	d003      	beq.n	800319e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003196:	6878      	ldr	r0, [r7, #4]
 8003198:	f000 f937 	bl	800340a <HAL_TIM_IC_CaptureCallback>
 800319c:	e005      	b.n	80031aa <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800319e:	6878      	ldr	r0, [r7, #4]
 80031a0:	f000 f929 	bl	80033f6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80031a4:	6878      	ldr	r0, [r7, #4]
 80031a6:	f000 f93a 	bl	800341e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	2200      	movs	r2, #0
 80031ae:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	691b      	ldr	r3, [r3, #16]
 80031b6:	f003 0301 	and.w	r3, r3, #1
 80031ba:	2b01      	cmp	r3, #1
 80031bc:	d10e      	bne.n	80031dc <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	68db      	ldr	r3, [r3, #12]
 80031c4:	f003 0301 	and.w	r3, r3, #1
 80031c8:	2b01      	cmp	r3, #1
 80031ca:	d107      	bne.n	80031dc <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	f06f 0201 	mvn.w	r2, #1
 80031d4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80031d6:	6878      	ldr	r0, [r7, #4]
 80031d8:	f7fd fffc 	bl	80011d4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	691b      	ldr	r3, [r3, #16]
 80031e2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80031e6:	2b80      	cmp	r3, #128	; 0x80
 80031e8:	d10e      	bne.n	8003208 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	68db      	ldr	r3, [r3, #12]
 80031f0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80031f4:	2b80      	cmp	r3, #128	; 0x80
 80031f6:	d107      	bne.n	8003208 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8003200:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003202:	6878      	ldr	r0, [r7, #4]
 8003204:	f000 fab2 	bl	800376c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	691b      	ldr	r3, [r3, #16]
 800320e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003212:	2b40      	cmp	r3, #64	; 0x40
 8003214:	d10e      	bne.n	8003234 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	68db      	ldr	r3, [r3, #12]
 800321c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003220:	2b40      	cmp	r3, #64	; 0x40
 8003222:	d107      	bne.n	8003234 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800322c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800322e:	6878      	ldr	r0, [r7, #4]
 8003230:	f000 f8ff 	bl	8003432 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	691b      	ldr	r3, [r3, #16]
 800323a:	f003 0320 	and.w	r3, r3, #32
 800323e:	2b20      	cmp	r3, #32
 8003240:	d10e      	bne.n	8003260 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	68db      	ldr	r3, [r3, #12]
 8003248:	f003 0320 	and.w	r3, r3, #32
 800324c:	2b20      	cmp	r3, #32
 800324e:	d107      	bne.n	8003260 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	f06f 0220 	mvn.w	r2, #32
 8003258:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800325a:	6878      	ldr	r0, [r7, #4]
 800325c:	f000 fa7c 	bl	8003758 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003260:	bf00      	nop
 8003262:	3708      	adds	r7, #8
 8003264:	46bd      	mov	sp, r7
 8003266:	bd80      	pop	{r7, pc}

08003268 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003268:	b580      	push	{r7, lr}
 800326a:	b084      	sub	sp, #16
 800326c:	af00      	add	r7, sp, #0
 800326e:	6078      	str	r0, [r7, #4]
 8003270:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003272:	2300      	movs	r3, #0
 8003274:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800327c:	2b01      	cmp	r3, #1
 800327e:	d101      	bne.n	8003284 <HAL_TIM_ConfigClockSource+0x1c>
 8003280:	2302      	movs	r3, #2
 8003282:	e0b4      	b.n	80033ee <HAL_TIM_ConfigClockSource+0x186>
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	2201      	movs	r2, #1
 8003288:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	2202      	movs	r2, #2
 8003290:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	689b      	ldr	r3, [r3, #8]
 800329a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800329c:	68bb      	ldr	r3, [r7, #8]
 800329e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80032a2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80032a4:	68bb      	ldr	r3, [r7, #8]
 80032a6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80032aa:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	68ba      	ldr	r2, [r7, #8]
 80032b2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80032b4:	683b      	ldr	r3, [r7, #0]
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80032bc:	d03e      	beq.n	800333c <HAL_TIM_ConfigClockSource+0xd4>
 80032be:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80032c2:	f200 8087 	bhi.w	80033d4 <HAL_TIM_ConfigClockSource+0x16c>
 80032c6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80032ca:	f000 8086 	beq.w	80033da <HAL_TIM_ConfigClockSource+0x172>
 80032ce:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80032d2:	d87f      	bhi.n	80033d4 <HAL_TIM_ConfigClockSource+0x16c>
 80032d4:	2b70      	cmp	r3, #112	; 0x70
 80032d6:	d01a      	beq.n	800330e <HAL_TIM_ConfigClockSource+0xa6>
 80032d8:	2b70      	cmp	r3, #112	; 0x70
 80032da:	d87b      	bhi.n	80033d4 <HAL_TIM_ConfigClockSource+0x16c>
 80032dc:	2b60      	cmp	r3, #96	; 0x60
 80032de:	d050      	beq.n	8003382 <HAL_TIM_ConfigClockSource+0x11a>
 80032e0:	2b60      	cmp	r3, #96	; 0x60
 80032e2:	d877      	bhi.n	80033d4 <HAL_TIM_ConfigClockSource+0x16c>
 80032e4:	2b50      	cmp	r3, #80	; 0x50
 80032e6:	d03c      	beq.n	8003362 <HAL_TIM_ConfigClockSource+0xfa>
 80032e8:	2b50      	cmp	r3, #80	; 0x50
 80032ea:	d873      	bhi.n	80033d4 <HAL_TIM_ConfigClockSource+0x16c>
 80032ec:	2b40      	cmp	r3, #64	; 0x40
 80032ee:	d058      	beq.n	80033a2 <HAL_TIM_ConfigClockSource+0x13a>
 80032f0:	2b40      	cmp	r3, #64	; 0x40
 80032f2:	d86f      	bhi.n	80033d4 <HAL_TIM_ConfigClockSource+0x16c>
 80032f4:	2b30      	cmp	r3, #48	; 0x30
 80032f6:	d064      	beq.n	80033c2 <HAL_TIM_ConfigClockSource+0x15a>
 80032f8:	2b30      	cmp	r3, #48	; 0x30
 80032fa:	d86b      	bhi.n	80033d4 <HAL_TIM_ConfigClockSource+0x16c>
 80032fc:	2b20      	cmp	r3, #32
 80032fe:	d060      	beq.n	80033c2 <HAL_TIM_ConfigClockSource+0x15a>
 8003300:	2b20      	cmp	r3, #32
 8003302:	d867      	bhi.n	80033d4 <HAL_TIM_ConfigClockSource+0x16c>
 8003304:	2b00      	cmp	r3, #0
 8003306:	d05c      	beq.n	80033c2 <HAL_TIM_ConfigClockSource+0x15a>
 8003308:	2b10      	cmp	r3, #16
 800330a:	d05a      	beq.n	80033c2 <HAL_TIM_ConfigClockSource+0x15a>
 800330c:	e062      	b.n	80033d4 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	6818      	ldr	r0, [r3, #0]
 8003312:	683b      	ldr	r3, [r7, #0]
 8003314:	6899      	ldr	r1, [r3, #8]
 8003316:	683b      	ldr	r3, [r7, #0]
 8003318:	685a      	ldr	r2, [r3, #4]
 800331a:	683b      	ldr	r3, [r7, #0]
 800331c:	68db      	ldr	r3, [r3, #12]
 800331e:	f000 f98d 	bl	800363c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	689b      	ldr	r3, [r3, #8]
 8003328:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800332a:	68bb      	ldr	r3, [r7, #8]
 800332c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8003330:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	68ba      	ldr	r2, [r7, #8]
 8003338:	609a      	str	r2, [r3, #8]
      break;
 800333a:	e04f      	b.n	80033dc <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	6818      	ldr	r0, [r3, #0]
 8003340:	683b      	ldr	r3, [r7, #0]
 8003342:	6899      	ldr	r1, [r3, #8]
 8003344:	683b      	ldr	r3, [r7, #0]
 8003346:	685a      	ldr	r2, [r3, #4]
 8003348:	683b      	ldr	r3, [r7, #0]
 800334a:	68db      	ldr	r3, [r3, #12]
 800334c:	f000 f976 	bl	800363c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	689a      	ldr	r2, [r3, #8]
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800335e:	609a      	str	r2, [r3, #8]
      break;
 8003360:	e03c      	b.n	80033dc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	6818      	ldr	r0, [r3, #0]
 8003366:	683b      	ldr	r3, [r7, #0]
 8003368:	6859      	ldr	r1, [r3, #4]
 800336a:	683b      	ldr	r3, [r7, #0]
 800336c:	68db      	ldr	r3, [r3, #12]
 800336e:	461a      	mov	r2, r3
 8003370:	f000 f8ea 	bl	8003548 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	2150      	movs	r1, #80	; 0x50
 800337a:	4618      	mov	r0, r3
 800337c:	f000 f943 	bl	8003606 <TIM_ITRx_SetConfig>
      break;
 8003380:	e02c      	b.n	80033dc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	6818      	ldr	r0, [r3, #0]
 8003386:	683b      	ldr	r3, [r7, #0]
 8003388:	6859      	ldr	r1, [r3, #4]
 800338a:	683b      	ldr	r3, [r7, #0]
 800338c:	68db      	ldr	r3, [r3, #12]
 800338e:	461a      	mov	r2, r3
 8003390:	f000 f909 	bl	80035a6 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	2160      	movs	r1, #96	; 0x60
 800339a:	4618      	mov	r0, r3
 800339c:	f000 f933 	bl	8003606 <TIM_ITRx_SetConfig>
      break;
 80033a0:	e01c      	b.n	80033dc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	6818      	ldr	r0, [r3, #0]
 80033a6:	683b      	ldr	r3, [r7, #0]
 80033a8:	6859      	ldr	r1, [r3, #4]
 80033aa:	683b      	ldr	r3, [r7, #0]
 80033ac:	68db      	ldr	r3, [r3, #12]
 80033ae:	461a      	mov	r2, r3
 80033b0:	f000 f8ca 	bl	8003548 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	2140      	movs	r1, #64	; 0x40
 80033ba:	4618      	mov	r0, r3
 80033bc:	f000 f923 	bl	8003606 <TIM_ITRx_SetConfig>
      break;
 80033c0:	e00c      	b.n	80033dc <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	681a      	ldr	r2, [r3, #0]
 80033c6:	683b      	ldr	r3, [r7, #0]
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	4619      	mov	r1, r3
 80033cc:	4610      	mov	r0, r2
 80033ce:	f000 f91a 	bl	8003606 <TIM_ITRx_SetConfig>
      break;
 80033d2:	e003      	b.n	80033dc <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80033d4:	2301      	movs	r3, #1
 80033d6:	73fb      	strb	r3, [r7, #15]
      break;
 80033d8:	e000      	b.n	80033dc <HAL_TIM_ConfigClockSource+0x174>
      break;
 80033da:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	2201      	movs	r2, #1
 80033e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	2200      	movs	r2, #0
 80033e8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80033ec:	7bfb      	ldrb	r3, [r7, #15]
}
 80033ee:	4618      	mov	r0, r3
 80033f0:	3710      	adds	r7, #16
 80033f2:	46bd      	mov	sp, r7
 80033f4:	bd80      	pop	{r7, pc}

080033f6 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80033f6:	b480      	push	{r7}
 80033f8:	b083      	sub	sp, #12
 80033fa:	af00      	add	r7, sp, #0
 80033fc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80033fe:	bf00      	nop
 8003400:	370c      	adds	r7, #12
 8003402:	46bd      	mov	sp, r7
 8003404:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003408:	4770      	bx	lr

0800340a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800340a:	b480      	push	{r7}
 800340c:	b083      	sub	sp, #12
 800340e:	af00      	add	r7, sp, #0
 8003410:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003412:	bf00      	nop
 8003414:	370c      	adds	r7, #12
 8003416:	46bd      	mov	sp, r7
 8003418:	f85d 7b04 	ldr.w	r7, [sp], #4
 800341c:	4770      	bx	lr

0800341e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800341e:	b480      	push	{r7}
 8003420:	b083      	sub	sp, #12
 8003422:	af00      	add	r7, sp, #0
 8003424:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003426:	bf00      	nop
 8003428:	370c      	adds	r7, #12
 800342a:	46bd      	mov	sp, r7
 800342c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003430:	4770      	bx	lr

08003432 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003432:	b480      	push	{r7}
 8003434:	b083      	sub	sp, #12
 8003436:	af00      	add	r7, sp, #0
 8003438:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800343a:	bf00      	nop
 800343c:	370c      	adds	r7, #12
 800343e:	46bd      	mov	sp, r7
 8003440:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003444:	4770      	bx	lr
	...

08003448 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8003448:	b480      	push	{r7}
 800344a:	b085      	sub	sp, #20
 800344c:	af00      	add	r7, sp, #0
 800344e:	6078      	str	r0, [r7, #4]
 8003450:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	4a34      	ldr	r2, [pc, #208]	; (800352c <TIM_Base_SetConfig+0xe4>)
 800345c:	4293      	cmp	r3, r2
 800345e:	d00f      	beq.n	8003480 <TIM_Base_SetConfig+0x38>
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003466:	d00b      	beq.n	8003480 <TIM_Base_SetConfig+0x38>
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	4a31      	ldr	r2, [pc, #196]	; (8003530 <TIM_Base_SetConfig+0xe8>)
 800346c:	4293      	cmp	r3, r2
 800346e:	d007      	beq.n	8003480 <TIM_Base_SetConfig+0x38>
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	4a30      	ldr	r2, [pc, #192]	; (8003534 <TIM_Base_SetConfig+0xec>)
 8003474:	4293      	cmp	r3, r2
 8003476:	d003      	beq.n	8003480 <TIM_Base_SetConfig+0x38>
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	4a2f      	ldr	r2, [pc, #188]	; (8003538 <TIM_Base_SetConfig+0xf0>)
 800347c:	4293      	cmp	r3, r2
 800347e:	d108      	bne.n	8003492 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003480:	68fb      	ldr	r3, [r7, #12]
 8003482:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003486:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003488:	683b      	ldr	r3, [r7, #0]
 800348a:	685b      	ldr	r3, [r3, #4]
 800348c:	68fa      	ldr	r2, [r7, #12]
 800348e:	4313      	orrs	r3, r2
 8003490:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	4a25      	ldr	r2, [pc, #148]	; (800352c <TIM_Base_SetConfig+0xe4>)
 8003496:	4293      	cmp	r3, r2
 8003498:	d01b      	beq.n	80034d2 <TIM_Base_SetConfig+0x8a>
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80034a0:	d017      	beq.n	80034d2 <TIM_Base_SetConfig+0x8a>
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	4a22      	ldr	r2, [pc, #136]	; (8003530 <TIM_Base_SetConfig+0xe8>)
 80034a6:	4293      	cmp	r3, r2
 80034a8:	d013      	beq.n	80034d2 <TIM_Base_SetConfig+0x8a>
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	4a21      	ldr	r2, [pc, #132]	; (8003534 <TIM_Base_SetConfig+0xec>)
 80034ae:	4293      	cmp	r3, r2
 80034b0:	d00f      	beq.n	80034d2 <TIM_Base_SetConfig+0x8a>
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	4a20      	ldr	r2, [pc, #128]	; (8003538 <TIM_Base_SetConfig+0xf0>)
 80034b6:	4293      	cmp	r3, r2
 80034b8:	d00b      	beq.n	80034d2 <TIM_Base_SetConfig+0x8a>
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	4a1f      	ldr	r2, [pc, #124]	; (800353c <TIM_Base_SetConfig+0xf4>)
 80034be:	4293      	cmp	r3, r2
 80034c0:	d007      	beq.n	80034d2 <TIM_Base_SetConfig+0x8a>
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	4a1e      	ldr	r2, [pc, #120]	; (8003540 <TIM_Base_SetConfig+0xf8>)
 80034c6:	4293      	cmp	r3, r2
 80034c8:	d003      	beq.n	80034d2 <TIM_Base_SetConfig+0x8a>
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	4a1d      	ldr	r2, [pc, #116]	; (8003544 <TIM_Base_SetConfig+0xfc>)
 80034ce:	4293      	cmp	r3, r2
 80034d0:	d108      	bne.n	80034e4 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80034d2:	68fb      	ldr	r3, [r7, #12]
 80034d4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80034d8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80034da:	683b      	ldr	r3, [r7, #0]
 80034dc:	68db      	ldr	r3, [r3, #12]
 80034de:	68fa      	ldr	r2, [r7, #12]
 80034e0:	4313      	orrs	r3, r2
 80034e2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80034e4:	68fb      	ldr	r3, [r7, #12]
 80034e6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80034ea:	683b      	ldr	r3, [r7, #0]
 80034ec:	695b      	ldr	r3, [r3, #20]
 80034ee:	4313      	orrs	r3, r2
 80034f0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	68fa      	ldr	r2, [r7, #12]
 80034f6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80034f8:	683b      	ldr	r3, [r7, #0]
 80034fa:	689a      	ldr	r2, [r3, #8]
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003500:	683b      	ldr	r3, [r7, #0]
 8003502:	681a      	ldr	r2, [r3, #0]
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	4a08      	ldr	r2, [pc, #32]	; (800352c <TIM_Base_SetConfig+0xe4>)
 800350c:	4293      	cmp	r3, r2
 800350e:	d103      	bne.n	8003518 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003510:	683b      	ldr	r3, [r7, #0]
 8003512:	691a      	ldr	r2, [r3, #16]
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	2201      	movs	r2, #1
 800351c:	615a      	str	r2, [r3, #20]
}
 800351e:	bf00      	nop
 8003520:	3714      	adds	r7, #20
 8003522:	46bd      	mov	sp, r7
 8003524:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003528:	4770      	bx	lr
 800352a:	bf00      	nop
 800352c:	40010000 	.word	0x40010000
 8003530:	40000400 	.word	0x40000400
 8003534:	40000800 	.word	0x40000800
 8003538:	40000c00 	.word	0x40000c00
 800353c:	40014000 	.word	0x40014000
 8003540:	40014400 	.word	0x40014400
 8003544:	40014800 	.word	0x40014800

08003548 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003548:	b480      	push	{r7}
 800354a:	b087      	sub	sp, #28
 800354c:	af00      	add	r7, sp, #0
 800354e:	60f8      	str	r0, [r7, #12]
 8003550:	60b9      	str	r1, [r7, #8]
 8003552:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003554:	68fb      	ldr	r3, [r7, #12]
 8003556:	6a1b      	ldr	r3, [r3, #32]
 8003558:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800355a:	68fb      	ldr	r3, [r7, #12]
 800355c:	6a1b      	ldr	r3, [r3, #32]
 800355e:	f023 0201 	bic.w	r2, r3, #1
 8003562:	68fb      	ldr	r3, [r7, #12]
 8003564:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003566:	68fb      	ldr	r3, [r7, #12]
 8003568:	699b      	ldr	r3, [r3, #24]
 800356a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800356c:	693b      	ldr	r3, [r7, #16]
 800356e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003572:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	011b      	lsls	r3, r3, #4
 8003578:	693a      	ldr	r2, [r7, #16]
 800357a:	4313      	orrs	r3, r2
 800357c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800357e:	697b      	ldr	r3, [r7, #20]
 8003580:	f023 030a 	bic.w	r3, r3, #10
 8003584:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003586:	697a      	ldr	r2, [r7, #20]
 8003588:	68bb      	ldr	r3, [r7, #8]
 800358a:	4313      	orrs	r3, r2
 800358c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800358e:	68fb      	ldr	r3, [r7, #12]
 8003590:	693a      	ldr	r2, [r7, #16]
 8003592:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003594:	68fb      	ldr	r3, [r7, #12]
 8003596:	697a      	ldr	r2, [r7, #20]
 8003598:	621a      	str	r2, [r3, #32]
}
 800359a:	bf00      	nop
 800359c:	371c      	adds	r7, #28
 800359e:	46bd      	mov	sp, r7
 80035a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035a4:	4770      	bx	lr

080035a6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80035a6:	b480      	push	{r7}
 80035a8:	b087      	sub	sp, #28
 80035aa:	af00      	add	r7, sp, #0
 80035ac:	60f8      	str	r0, [r7, #12]
 80035ae:	60b9      	str	r1, [r7, #8]
 80035b0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80035b2:	68fb      	ldr	r3, [r7, #12]
 80035b4:	6a1b      	ldr	r3, [r3, #32]
 80035b6:	f023 0210 	bic.w	r2, r3, #16
 80035ba:	68fb      	ldr	r3, [r7, #12]
 80035bc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80035be:	68fb      	ldr	r3, [r7, #12]
 80035c0:	699b      	ldr	r3, [r3, #24]
 80035c2:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80035c4:	68fb      	ldr	r3, [r7, #12]
 80035c6:	6a1b      	ldr	r3, [r3, #32]
 80035c8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80035ca:	697b      	ldr	r3, [r7, #20]
 80035cc:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80035d0:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	031b      	lsls	r3, r3, #12
 80035d6:	697a      	ldr	r2, [r7, #20]
 80035d8:	4313      	orrs	r3, r2
 80035da:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80035dc:	693b      	ldr	r3, [r7, #16]
 80035de:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80035e2:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80035e4:	68bb      	ldr	r3, [r7, #8]
 80035e6:	011b      	lsls	r3, r3, #4
 80035e8:	693a      	ldr	r2, [r7, #16]
 80035ea:	4313      	orrs	r3, r2
 80035ec:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80035ee:	68fb      	ldr	r3, [r7, #12]
 80035f0:	697a      	ldr	r2, [r7, #20]
 80035f2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80035f4:	68fb      	ldr	r3, [r7, #12]
 80035f6:	693a      	ldr	r2, [r7, #16]
 80035f8:	621a      	str	r2, [r3, #32]
}
 80035fa:	bf00      	nop
 80035fc:	371c      	adds	r7, #28
 80035fe:	46bd      	mov	sp, r7
 8003600:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003604:	4770      	bx	lr

08003606 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003606:	b480      	push	{r7}
 8003608:	b085      	sub	sp, #20
 800360a:	af00      	add	r7, sp, #0
 800360c:	6078      	str	r0, [r7, #4]
 800360e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	689b      	ldr	r3, [r3, #8]
 8003614:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003616:	68fb      	ldr	r3, [r7, #12]
 8003618:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800361c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800361e:	683a      	ldr	r2, [r7, #0]
 8003620:	68fb      	ldr	r3, [r7, #12]
 8003622:	4313      	orrs	r3, r2
 8003624:	f043 0307 	orr.w	r3, r3, #7
 8003628:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	68fa      	ldr	r2, [r7, #12]
 800362e:	609a      	str	r2, [r3, #8]
}
 8003630:	bf00      	nop
 8003632:	3714      	adds	r7, #20
 8003634:	46bd      	mov	sp, r7
 8003636:	f85d 7b04 	ldr.w	r7, [sp], #4
 800363a:	4770      	bx	lr

0800363c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800363c:	b480      	push	{r7}
 800363e:	b087      	sub	sp, #28
 8003640:	af00      	add	r7, sp, #0
 8003642:	60f8      	str	r0, [r7, #12]
 8003644:	60b9      	str	r1, [r7, #8]
 8003646:	607a      	str	r2, [r7, #4]
 8003648:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800364a:	68fb      	ldr	r3, [r7, #12]
 800364c:	689b      	ldr	r3, [r3, #8]
 800364e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003650:	697b      	ldr	r3, [r7, #20]
 8003652:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003656:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003658:	683b      	ldr	r3, [r7, #0]
 800365a:	021a      	lsls	r2, r3, #8
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	431a      	orrs	r2, r3
 8003660:	68bb      	ldr	r3, [r7, #8]
 8003662:	4313      	orrs	r3, r2
 8003664:	697a      	ldr	r2, [r7, #20]
 8003666:	4313      	orrs	r3, r2
 8003668:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800366a:	68fb      	ldr	r3, [r7, #12]
 800366c:	697a      	ldr	r2, [r7, #20]
 800366e:	609a      	str	r2, [r3, #8]
}
 8003670:	bf00      	nop
 8003672:	371c      	adds	r7, #28
 8003674:	46bd      	mov	sp, r7
 8003676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800367a:	4770      	bx	lr

0800367c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800367c:	b480      	push	{r7}
 800367e:	b085      	sub	sp, #20
 8003680:	af00      	add	r7, sp, #0
 8003682:	6078      	str	r0, [r7, #4]
 8003684:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800368c:	2b01      	cmp	r3, #1
 800368e:	d101      	bne.n	8003694 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003690:	2302      	movs	r3, #2
 8003692:	e050      	b.n	8003736 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	2201      	movs	r2, #1
 8003698:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	2202      	movs	r2, #2
 80036a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	685b      	ldr	r3, [r3, #4]
 80036aa:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	689b      	ldr	r3, [r3, #8]
 80036b2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80036b4:	68fb      	ldr	r3, [r7, #12]
 80036b6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80036ba:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80036bc:	683b      	ldr	r3, [r7, #0]
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	68fa      	ldr	r2, [r7, #12]
 80036c2:	4313      	orrs	r3, r2
 80036c4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	68fa      	ldr	r2, [r7, #12]
 80036cc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	4a1c      	ldr	r2, [pc, #112]	; (8003744 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 80036d4:	4293      	cmp	r3, r2
 80036d6:	d018      	beq.n	800370a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80036e0:	d013      	beq.n	800370a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	4a18      	ldr	r2, [pc, #96]	; (8003748 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 80036e8:	4293      	cmp	r3, r2
 80036ea:	d00e      	beq.n	800370a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	4a16      	ldr	r2, [pc, #88]	; (800374c <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 80036f2:	4293      	cmp	r3, r2
 80036f4:	d009      	beq.n	800370a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	4a15      	ldr	r2, [pc, #84]	; (8003750 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 80036fc:	4293      	cmp	r3, r2
 80036fe:	d004      	beq.n	800370a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	4a13      	ldr	r2, [pc, #76]	; (8003754 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8003706:	4293      	cmp	r3, r2
 8003708:	d10c      	bne.n	8003724 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800370a:	68bb      	ldr	r3, [r7, #8]
 800370c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003710:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003712:	683b      	ldr	r3, [r7, #0]
 8003714:	685b      	ldr	r3, [r3, #4]
 8003716:	68ba      	ldr	r2, [r7, #8]
 8003718:	4313      	orrs	r3, r2
 800371a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	68ba      	ldr	r2, [r7, #8]
 8003722:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	2201      	movs	r2, #1
 8003728:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	2200      	movs	r2, #0
 8003730:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003734:	2300      	movs	r3, #0
}
 8003736:	4618      	mov	r0, r3
 8003738:	3714      	adds	r7, #20
 800373a:	46bd      	mov	sp, r7
 800373c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003740:	4770      	bx	lr
 8003742:	bf00      	nop
 8003744:	40010000 	.word	0x40010000
 8003748:	40000400 	.word	0x40000400
 800374c:	40000800 	.word	0x40000800
 8003750:	40000c00 	.word	0x40000c00
 8003754:	40014000 	.word	0x40014000

08003758 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003758:	b480      	push	{r7}
 800375a:	b083      	sub	sp, #12
 800375c:	af00      	add	r7, sp, #0
 800375e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003760:	bf00      	nop
 8003762:	370c      	adds	r7, #12
 8003764:	46bd      	mov	sp, r7
 8003766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800376a:	4770      	bx	lr

0800376c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800376c:	b480      	push	{r7}
 800376e:	b083      	sub	sp, #12
 8003770:	af00      	add	r7, sp, #0
 8003772:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003774:	bf00      	nop
 8003776:	370c      	adds	r7, #12
 8003778:	46bd      	mov	sp, r7
 800377a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800377e:	4770      	bx	lr

08003780 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003780:	b580      	push	{r7, lr}
 8003782:	b082      	sub	sp, #8
 8003784:	af00      	add	r7, sp, #0
 8003786:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	2b00      	cmp	r3, #0
 800378c:	d101      	bne.n	8003792 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800378e:	2301      	movs	r3, #1
 8003790:	e03f      	b.n	8003812 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003798:	b2db      	uxtb	r3, r3
 800379a:	2b00      	cmp	r3, #0
 800379c:	d106      	bne.n	80037ac <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	2200      	movs	r2, #0
 80037a2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80037a6:	6878      	ldr	r0, [r7, #4]
 80037a8:	f7fd ff9a 	bl	80016e0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	2224      	movs	r2, #36	; 0x24
 80037b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	68da      	ldr	r2, [r3, #12]
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80037c2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80037c4:	6878      	ldr	r0, [r7, #4]
 80037c6:	f000 f929 	bl	8003a1c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	691a      	ldr	r2, [r3, #16]
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80037d8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	695a      	ldr	r2, [r3, #20]
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80037e8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	68da      	ldr	r2, [r3, #12]
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80037f8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	2200      	movs	r2, #0
 80037fe:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	2220      	movs	r2, #32
 8003804:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	2220      	movs	r2, #32
 800380c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003810:	2300      	movs	r3, #0
}
 8003812:	4618      	mov	r0, r3
 8003814:	3708      	adds	r7, #8
 8003816:	46bd      	mov	sp, r7
 8003818:	bd80      	pop	{r7, pc}

0800381a <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800381a:	b580      	push	{r7, lr}
 800381c:	b08a      	sub	sp, #40	; 0x28
 800381e:	af02      	add	r7, sp, #8
 8003820:	60f8      	str	r0, [r7, #12]
 8003822:	60b9      	str	r1, [r7, #8]
 8003824:	603b      	str	r3, [r7, #0]
 8003826:	4613      	mov	r3, r2
 8003828:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800382a:	2300      	movs	r3, #0
 800382c:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800382e:	68fb      	ldr	r3, [r7, #12]
 8003830:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003834:	b2db      	uxtb	r3, r3
 8003836:	2b20      	cmp	r3, #32
 8003838:	d17c      	bne.n	8003934 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 800383a:	68bb      	ldr	r3, [r7, #8]
 800383c:	2b00      	cmp	r3, #0
 800383e:	d002      	beq.n	8003846 <HAL_UART_Transmit+0x2c>
 8003840:	88fb      	ldrh	r3, [r7, #6]
 8003842:	2b00      	cmp	r3, #0
 8003844:	d101      	bne.n	800384a <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003846:	2301      	movs	r3, #1
 8003848:	e075      	b.n	8003936 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800384a:	68fb      	ldr	r3, [r7, #12]
 800384c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003850:	2b01      	cmp	r3, #1
 8003852:	d101      	bne.n	8003858 <HAL_UART_Transmit+0x3e>
 8003854:	2302      	movs	r3, #2
 8003856:	e06e      	b.n	8003936 <HAL_UART_Transmit+0x11c>
 8003858:	68fb      	ldr	r3, [r7, #12]
 800385a:	2201      	movs	r2, #1
 800385c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003860:	68fb      	ldr	r3, [r7, #12]
 8003862:	2200      	movs	r2, #0
 8003864:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003866:	68fb      	ldr	r3, [r7, #12]
 8003868:	2221      	movs	r2, #33	; 0x21
 800386a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800386e:	f7fe f91b 	bl	8001aa8 <HAL_GetTick>
 8003872:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003874:	68fb      	ldr	r3, [r7, #12]
 8003876:	88fa      	ldrh	r2, [r7, #6]
 8003878:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800387a:	68fb      	ldr	r3, [r7, #12]
 800387c:	88fa      	ldrh	r2, [r7, #6]
 800387e:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003880:	68fb      	ldr	r3, [r7, #12]
 8003882:	689b      	ldr	r3, [r3, #8]
 8003884:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003888:	d108      	bne.n	800389c <HAL_UART_Transmit+0x82>
 800388a:	68fb      	ldr	r3, [r7, #12]
 800388c:	691b      	ldr	r3, [r3, #16]
 800388e:	2b00      	cmp	r3, #0
 8003890:	d104      	bne.n	800389c <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8003892:	2300      	movs	r3, #0
 8003894:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8003896:	68bb      	ldr	r3, [r7, #8]
 8003898:	61bb      	str	r3, [r7, #24]
 800389a:	e003      	b.n	80038a4 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 800389c:	68bb      	ldr	r3, [r7, #8]
 800389e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80038a0:	2300      	movs	r3, #0
 80038a2:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80038a4:	68fb      	ldr	r3, [r7, #12]
 80038a6:	2200      	movs	r2, #0
 80038a8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 80038ac:	e02a      	b.n	8003904 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80038ae:	683b      	ldr	r3, [r7, #0]
 80038b0:	9300      	str	r3, [sp, #0]
 80038b2:	697b      	ldr	r3, [r7, #20]
 80038b4:	2200      	movs	r2, #0
 80038b6:	2180      	movs	r1, #128	; 0x80
 80038b8:	68f8      	ldr	r0, [r7, #12]
 80038ba:	f000 f840 	bl	800393e <UART_WaitOnFlagUntilTimeout>
 80038be:	4603      	mov	r3, r0
 80038c0:	2b00      	cmp	r3, #0
 80038c2:	d001      	beq.n	80038c8 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 80038c4:	2303      	movs	r3, #3
 80038c6:	e036      	b.n	8003936 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 80038c8:	69fb      	ldr	r3, [r7, #28]
 80038ca:	2b00      	cmp	r3, #0
 80038cc:	d10b      	bne.n	80038e6 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80038ce:	69bb      	ldr	r3, [r7, #24]
 80038d0:	881b      	ldrh	r3, [r3, #0]
 80038d2:	461a      	mov	r2, r3
 80038d4:	68fb      	ldr	r3, [r7, #12]
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80038dc:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80038de:	69bb      	ldr	r3, [r7, #24]
 80038e0:	3302      	adds	r3, #2
 80038e2:	61bb      	str	r3, [r7, #24]
 80038e4:	e007      	b.n	80038f6 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80038e6:	69fb      	ldr	r3, [r7, #28]
 80038e8:	781a      	ldrb	r2, [r3, #0]
 80038ea:	68fb      	ldr	r3, [r7, #12]
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80038f0:	69fb      	ldr	r3, [r7, #28]
 80038f2:	3301      	adds	r3, #1
 80038f4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80038f6:	68fb      	ldr	r3, [r7, #12]
 80038f8:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80038fa:	b29b      	uxth	r3, r3
 80038fc:	3b01      	subs	r3, #1
 80038fe:	b29a      	uxth	r2, r3
 8003900:	68fb      	ldr	r3, [r7, #12]
 8003902:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8003904:	68fb      	ldr	r3, [r7, #12]
 8003906:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003908:	b29b      	uxth	r3, r3
 800390a:	2b00      	cmp	r3, #0
 800390c:	d1cf      	bne.n	80038ae <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800390e:	683b      	ldr	r3, [r7, #0]
 8003910:	9300      	str	r3, [sp, #0]
 8003912:	697b      	ldr	r3, [r7, #20]
 8003914:	2200      	movs	r2, #0
 8003916:	2140      	movs	r1, #64	; 0x40
 8003918:	68f8      	ldr	r0, [r7, #12]
 800391a:	f000 f810 	bl	800393e <UART_WaitOnFlagUntilTimeout>
 800391e:	4603      	mov	r3, r0
 8003920:	2b00      	cmp	r3, #0
 8003922:	d001      	beq.n	8003928 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8003924:	2303      	movs	r3, #3
 8003926:	e006      	b.n	8003936 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003928:	68fb      	ldr	r3, [r7, #12]
 800392a:	2220      	movs	r2, #32
 800392c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8003930:	2300      	movs	r3, #0
 8003932:	e000      	b.n	8003936 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8003934:	2302      	movs	r3, #2
  }
}
 8003936:	4618      	mov	r0, r3
 8003938:	3720      	adds	r7, #32
 800393a:	46bd      	mov	sp, r7
 800393c:	bd80      	pop	{r7, pc}

0800393e <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800393e:	b580      	push	{r7, lr}
 8003940:	b090      	sub	sp, #64	; 0x40
 8003942:	af00      	add	r7, sp, #0
 8003944:	60f8      	str	r0, [r7, #12]
 8003946:	60b9      	str	r1, [r7, #8]
 8003948:	603b      	str	r3, [r7, #0]
 800394a:	4613      	mov	r3, r2
 800394c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800394e:	e050      	b.n	80039f2 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003950:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003952:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003956:	d04c      	beq.n	80039f2 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8003958:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800395a:	2b00      	cmp	r3, #0
 800395c:	d007      	beq.n	800396e <UART_WaitOnFlagUntilTimeout+0x30>
 800395e:	f7fe f8a3 	bl	8001aa8 <HAL_GetTick>
 8003962:	4602      	mov	r2, r0
 8003964:	683b      	ldr	r3, [r7, #0]
 8003966:	1ad3      	subs	r3, r2, r3
 8003968:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800396a:	429a      	cmp	r2, r3
 800396c:	d241      	bcs.n	80039f2 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800396e:	68fb      	ldr	r3, [r7, #12]
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	330c      	adds	r3, #12
 8003974:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003976:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003978:	e853 3f00 	ldrex	r3, [r3]
 800397c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800397e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003980:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8003984:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003986:	68fb      	ldr	r3, [r7, #12]
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	330c      	adds	r3, #12
 800398c:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800398e:	637a      	str	r2, [r7, #52]	; 0x34
 8003990:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003992:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8003994:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003996:	e841 2300 	strex	r3, r2, [r1]
 800399a:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800399c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800399e:	2b00      	cmp	r3, #0
 80039a0:	d1e5      	bne.n	800396e <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80039a2:	68fb      	ldr	r3, [r7, #12]
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	3314      	adds	r3, #20
 80039a8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80039aa:	697b      	ldr	r3, [r7, #20]
 80039ac:	e853 3f00 	ldrex	r3, [r3]
 80039b0:	613b      	str	r3, [r7, #16]
   return(result);
 80039b2:	693b      	ldr	r3, [r7, #16]
 80039b4:	f023 0301 	bic.w	r3, r3, #1
 80039b8:	63bb      	str	r3, [r7, #56]	; 0x38
 80039ba:	68fb      	ldr	r3, [r7, #12]
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	3314      	adds	r3, #20
 80039c0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80039c2:	623a      	str	r2, [r7, #32]
 80039c4:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80039c6:	69f9      	ldr	r1, [r7, #28]
 80039c8:	6a3a      	ldr	r2, [r7, #32]
 80039ca:	e841 2300 	strex	r3, r2, [r1]
 80039ce:	61bb      	str	r3, [r7, #24]
   return(result);
 80039d0:	69bb      	ldr	r3, [r7, #24]
 80039d2:	2b00      	cmp	r3, #0
 80039d4:	d1e5      	bne.n	80039a2 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 80039d6:	68fb      	ldr	r3, [r7, #12]
 80039d8:	2220      	movs	r2, #32
 80039da:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 80039de:	68fb      	ldr	r3, [r7, #12]
 80039e0:	2220      	movs	r2, #32
 80039e2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80039e6:	68fb      	ldr	r3, [r7, #12]
 80039e8:	2200      	movs	r2, #0
 80039ea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 80039ee:	2303      	movs	r3, #3
 80039f0:	e00f      	b.n	8003a12 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80039f2:	68fb      	ldr	r3, [r7, #12]
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	681a      	ldr	r2, [r3, #0]
 80039f8:	68bb      	ldr	r3, [r7, #8]
 80039fa:	4013      	ands	r3, r2
 80039fc:	68ba      	ldr	r2, [r7, #8]
 80039fe:	429a      	cmp	r2, r3
 8003a00:	bf0c      	ite	eq
 8003a02:	2301      	moveq	r3, #1
 8003a04:	2300      	movne	r3, #0
 8003a06:	b2db      	uxtb	r3, r3
 8003a08:	461a      	mov	r2, r3
 8003a0a:	79fb      	ldrb	r3, [r7, #7]
 8003a0c:	429a      	cmp	r2, r3
 8003a0e:	d09f      	beq.n	8003950 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003a10:	2300      	movs	r3, #0
}
 8003a12:	4618      	mov	r0, r3
 8003a14:	3740      	adds	r7, #64	; 0x40
 8003a16:	46bd      	mov	sp, r7
 8003a18:	bd80      	pop	{r7, pc}
	...

08003a1c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003a1c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003a20:	b09f      	sub	sp, #124	; 0x7c
 8003a22:	af00      	add	r7, sp, #0
 8003a24:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003a26:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	691b      	ldr	r3, [r3, #16]
 8003a2c:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8003a30:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003a32:	68d9      	ldr	r1, [r3, #12]
 8003a34:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003a36:	681a      	ldr	r2, [r3, #0]
 8003a38:	ea40 0301 	orr.w	r3, r0, r1
 8003a3c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003a3e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003a40:	689a      	ldr	r2, [r3, #8]
 8003a42:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003a44:	691b      	ldr	r3, [r3, #16]
 8003a46:	431a      	orrs	r2, r3
 8003a48:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003a4a:	695b      	ldr	r3, [r3, #20]
 8003a4c:	431a      	orrs	r2, r3
 8003a4e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003a50:	69db      	ldr	r3, [r3, #28]
 8003a52:	4313      	orrs	r3, r2
 8003a54:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 8003a56:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	68db      	ldr	r3, [r3, #12]
 8003a5c:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8003a60:	f021 010c 	bic.w	r1, r1, #12
 8003a64:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003a66:	681a      	ldr	r2, [r3, #0]
 8003a68:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003a6a:	430b      	orrs	r3, r1
 8003a6c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003a6e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	695b      	ldr	r3, [r3, #20]
 8003a74:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8003a78:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003a7a:	6999      	ldr	r1, [r3, #24]
 8003a7c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003a7e:	681a      	ldr	r2, [r3, #0]
 8003a80:	ea40 0301 	orr.w	r3, r0, r1
 8003a84:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003a86:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003a88:	681a      	ldr	r2, [r3, #0]
 8003a8a:	4bc5      	ldr	r3, [pc, #788]	; (8003da0 <UART_SetConfig+0x384>)
 8003a8c:	429a      	cmp	r2, r3
 8003a8e:	d004      	beq.n	8003a9a <UART_SetConfig+0x7e>
 8003a90:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003a92:	681a      	ldr	r2, [r3, #0]
 8003a94:	4bc3      	ldr	r3, [pc, #780]	; (8003da4 <UART_SetConfig+0x388>)
 8003a96:	429a      	cmp	r2, r3
 8003a98:	d103      	bne.n	8003aa2 <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8003a9a:	f7fe ff21 	bl	80028e0 <HAL_RCC_GetPCLK2Freq>
 8003a9e:	6778      	str	r0, [r7, #116]	; 0x74
 8003aa0:	e002      	b.n	8003aa8 <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8003aa2:	f7fe ff09 	bl	80028b8 <HAL_RCC_GetPCLK1Freq>
 8003aa6:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003aa8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003aaa:	69db      	ldr	r3, [r3, #28]
 8003aac:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003ab0:	f040 80b6 	bne.w	8003c20 <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8003ab4:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003ab6:	461c      	mov	r4, r3
 8003ab8:	f04f 0500 	mov.w	r5, #0
 8003abc:	4622      	mov	r2, r4
 8003abe:	462b      	mov	r3, r5
 8003ac0:	1891      	adds	r1, r2, r2
 8003ac2:	6439      	str	r1, [r7, #64]	; 0x40
 8003ac4:	415b      	adcs	r3, r3
 8003ac6:	647b      	str	r3, [r7, #68]	; 0x44
 8003ac8:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8003acc:	1912      	adds	r2, r2, r4
 8003ace:	eb45 0303 	adc.w	r3, r5, r3
 8003ad2:	f04f 0000 	mov.w	r0, #0
 8003ad6:	f04f 0100 	mov.w	r1, #0
 8003ada:	00d9      	lsls	r1, r3, #3
 8003adc:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8003ae0:	00d0      	lsls	r0, r2, #3
 8003ae2:	4602      	mov	r2, r0
 8003ae4:	460b      	mov	r3, r1
 8003ae6:	1911      	adds	r1, r2, r4
 8003ae8:	6639      	str	r1, [r7, #96]	; 0x60
 8003aea:	416b      	adcs	r3, r5
 8003aec:	667b      	str	r3, [r7, #100]	; 0x64
 8003aee:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003af0:	685b      	ldr	r3, [r3, #4]
 8003af2:	461a      	mov	r2, r3
 8003af4:	f04f 0300 	mov.w	r3, #0
 8003af8:	1891      	adds	r1, r2, r2
 8003afa:	63b9      	str	r1, [r7, #56]	; 0x38
 8003afc:	415b      	adcs	r3, r3
 8003afe:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003b00:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8003b04:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 8003b08:	f7fd f8c6 	bl	8000c98 <__aeabi_uldivmod>
 8003b0c:	4602      	mov	r2, r0
 8003b0e:	460b      	mov	r3, r1
 8003b10:	4ba5      	ldr	r3, [pc, #660]	; (8003da8 <UART_SetConfig+0x38c>)
 8003b12:	fba3 2302 	umull	r2, r3, r3, r2
 8003b16:	095b      	lsrs	r3, r3, #5
 8003b18:	011e      	lsls	r6, r3, #4
 8003b1a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003b1c:	461c      	mov	r4, r3
 8003b1e:	f04f 0500 	mov.w	r5, #0
 8003b22:	4622      	mov	r2, r4
 8003b24:	462b      	mov	r3, r5
 8003b26:	1891      	adds	r1, r2, r2
 8003b28:	6339      	str	r1, [r7, #48]	; 0x30
 8003b2a:	415b      	adcs	r3, r3
 8003b2c:	637b      	str	r3, [r7, #52]	; 0x34
 8003b2e:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8003b32:	1912      	adds	r2, r2, r4
 8003b34:	eb45 0303 	adc.w	r3, r5, r3
 8003b38:	f04f 0000 	mov.w	r0, #0
 8003b3c:	f04f 0100 	mov.w	r1, #0
 8003b40:	00d9      	lsls	r1, r3, #3
 8003b42:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8003b46:	00d0      	lsls	r0, r2, #3
 8003b48:	4602      	mov	r2, r0
 8003b4a:	460b      	mov	r3, r1
 8003b4c:	1911      	adds	r1, r2, r4
 8003b4e:	65b9      	str	r1, [r7, #88]	; 0x58
 8003b50:	416b      	adcs	r3, r5
 8003b52:	65fb      	str	r3, [r7, #92]	; 0x5c
 8003b54:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003b56:	685b      	ldr	r3, [r3, #4]
 8003b58:	461a      	mov	r2, r3
 8003b5a:	f04f 0300 	mov.w	r3, #0
 8003b5e:	1891      	adds	r1, r2, r2
 8003b60:	62b9      	str	r1, [r7, #40]	; 0x28
 8003b62:	415b      	adcs	r3, r3
 8003b64:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003b66:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8003b6a:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 8003b6e:	f7fd f893 	bl	8000c98 <__aeabi_uldivmod>
 8003b72:	4602      	mov	r2, r0
 8003b74:	460b      	mov	r3, r1
 8003b76:	4b8c      	ldr	r3, [pc, #560]	; (8003da8 <UART_SetConfig+0x38c>)
 8003b78:	fba3 1302 	umull	r1, r3, r3, r2
 8003b7c:	095b      	lsrs	r3, r3, #5
 8003b7e:	2164      	movs	r1, #100	; 0x64
 8003b80:	fb01 f303 	mul.w	r3, r1, r3
 8003b84:	1ad3      	subs	r3, r2, r3
 8003b86:	00db      	lsls	r3, r3, #3
 8003b88:	3332      	adds	r3, #50	; 0x32
 8003b8a:	4a87      	ldr	r2, [pc, #540]	; (8003da8 <UART_SetConfig+0x38c>)
 8003b8c:	fba2 2303 	umull	r2, r3, r2, r3
 8003b90:	095b      	lsrs	r3, r3, #5
 8003b92:	005b      	lsls	r3, r3, #1
 8003b94:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8003b98:	441e      	add	r6, r3
 8003b9a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003b9c:	4618      	mov	r0, r3
 8003b9e:	f04f 0100 	mov.w	r1, #0
 8003ba2:	4602      	mov	r2, r0
 8003ba4:	460b      	mov	r3, r1
 8003ba6:	1894      	adds	r4, r2, r2
 8003ba8:	623c      	str	r4, [r7, #32]
 8003baa:	415b      	adcs	r3, r3
 8003bac:	627b      	str	r3, [r7, #36]	; 0x24
 8003bae:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8003bb2:	1812      	adds	r2, r2, r0
 8003bb4:	eb41 0303 	adc.w	r3, r1, r3
 8003bb8:	f04f 0400 	mov.w	r4, #0
 8003bbc:	f04f 0500 	mov.w	r5, #0
 8003bc0:	00dd      	lsls	r5, r3, #3
 8003bc2:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8003bc6:	00d4      	lsls	r4, r2, #3
 8003bc8:	4622      	mov	r2, r4
 8003bca:	462b      	mov	r3, r5
 8003bcc:	1814      	adds	r4, r2, r0
 8003bce:	653c      	str	r4, [r7, #80]	; 0x50
 8003bd0:	414b      	adcs	r3, r1
 8003bd2:	657b      	str	r3, [r7, #84]	; 0x54
 8003bd4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003bd6:	685b      	ldr	r3, [r3, #4]
 8003bd8:	461a      	mov	r2, r3
 8003bda:	f04f 0300 	mov.w	r3, #0
 8003bde:	1891      	adds	r1, r2, r2
 8003be0:	61b9      	str	r1, [r7, #24]
 8003be2:	415b      	adcs	r3, r3
 8003be4:	61fb      	str	r3, [r7, #28]
 8003be6:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003bea:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 8003bee:	f7fd f853 	bl	8000c98 <__aeabi_uldivmod>
 8003bf2:	4602      	mov	r2, r0
 8003bf4:	460b      	mov	r3, r1
 8003bf6:	4b6c      	ldr	r3, [pc, #432]	; (8003da8 <UART_SetConfig+0x38c>)
 8003bf8:	fba3 1302 	umull	r1, r3, r3, r2
 8003bfc:	095b      	lsrs	r3, r3, #5
 8003bfe:	2164      	movs	r1, #100	; 0x64
 8003c00:	fb01 f303 	mul.w	r3, r1, r3
 8003c04:	1ad3      	subs	r3, r2, r3
 8003c06:	00db      	lsls	r3, r3, #3
 8003c08:	3332      	adds	r3, #50	; 0x32
 8003c0a:	4a67      	ldr	r2, [pc, #412]	; (8003da8 <UART_SetConfig+0x38c>)
 8003c0c:	fba2 2303 	umull	r2, r3, r2, r3
 8003c10:	095b      	lsrs	r3, r3, #5
 8003c12:	f003 0207 	and.w	r2, r3, #7
 8003c16:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	4432      	add	r2, r6
 8003c1c:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8003c1e:	e0b9      	b.n	8003d94 <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003c20:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003c22:	461c      	mov	r4, r3
 8003c24:	f04f 0500 	mov.w	r5, #0
 8003c28:	4622      	mov	r2, r4
 8003c2a:	462b      	mov	r3, r5
 8003c2c:	1891      	adds	r1, r2, r2
 8003c2e:	6139      	str	r1, [r7, #16]
 8003c30:	415b      	adcs	r3, r3
 8003c32:	617b      	str	r3, [r7, #20]
 8003c34:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8003c38:	1912      	adds	r2, r2, r4
 8003c3a:	eb45 0303 	adc.w	r3, r5, r3
 8003c3e:	f04f 0000 	mov.w	r0, #0
 8003c42:	f04f 0100 	mov.w	r1, #0
 8003c46:	00d9      	lsls	r1, r3, #3
 8003c48:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8003c4c:	00d0      	lsls	r0, r2, #3
 8003c4e:	4602      	mov	r2, r0
 8003c50:	460b      	mov	r3, r1
 8003c52:	eb12 0804 	adds.w	r8, r2, r4
 8003c56:	eb43 0905 	adc.w	r9, r3, r5
 8003c5a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003c5c:	685b      	ldr	r3, [r3, #4]
 8003c5e:	4618      	mov	r0, r3
 8003c60:	f04f 0100 	mov.w	r1, #0
 8003c64:	f04f 0200 	mov.w	r2, #0
 8003c68:	f04f 0300 	mov.w	r3, #0
 8003c6c:	008b      	lsls	r3, r1, #2
 8003c6e:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8003c72:	0082      	lsls	r2, r0, #2
 8003c74:	4640      	mov	r0, r8
 8003c76:	4649      	mov	r1, r9
 8003c78:	f7fd f80e 	bl	8000c98 <__aeabi_uldivmod>
 8003c7c:	4602      	mov	r2, r0
 8003c7e:	460b      	mov	r3, r1
 8003c80:	4b49      	ldr	r3, [pc, #292]	; (8003da8 <UART_SetConfig+0x38c>)
 8003c82:	fba3 2302 	umull	r2, r3, r3, r2
 8003c86:	095b      	lsrs	r3, r3, #5
 8003c88:	011e      	lsls	r6, r3, #4
 8003c8a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003c8c:	4618      	mov	r0, r3
 8003c8e:	f04f 0100 	mov.w	r1, #0
 8003c92:	4602      	mov	r2, r0
 8003c94:	460b      	mov	r3, r1
 8003c96:	1894      	adds	r4, r2, r2
 8003c98:	60bc      	str	r4, [r7, #8]
 8003c9a:	415b      	adcs	r3, r3
 8003c9c:	60fb      	str	r3, [r7, #12]
 8003c9e:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003ca2:	1812      	adds	r2, r2, r0
 8003ca4:	eb41 0303 	adc.w	r3, r1, r3
 8003ca8:	f04f 0400 	mov.w	r4, #0
 8003cac:	f04f 0500 	mov.w	r5, #0
 8003cb0:	00dd      	lsls	r5, r3, #3
 8003cb2:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8003cb6:	00d4      	lsls	r4, r2, #3
 8003cb8:	4622      	mov	r2, r4
 8003cba:	462b      	mov	r3, r5
 8003cbc:	1814      	adds	r4, r2, r0
 8003cbe:	64bc      	str	r4, [r7, #72]	; 0x48
 8003cc0:	414b      	adcs	r3, r1
 8003cc2:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003cc4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003cc6:	685b      	ldr	r3, [r3, #4]
 8003cc8:	4618      	mov	r0, r3
 8003cca:	f04f 0100 	mov.w	r1, #0
 8003cce:	f04f 0200 	mov.w	r2, #0
 8003cd2:	f04f 0300 	mov.w	r3, #0
 8003cd6:	008b      	lsls	r3, r1, #2
 8003cd8:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8003cdc:	0082      	lsls	r2, r0, #2
 8003cde:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 8003ce2:	f7fc ffd9 	bl	8000c98 <__aeabi_uldivmod>
 8003ce6:	4602      	mov	r2, r0
 8003ce8:	460b      	mov	r3, r1
 8003cea:	4b2f      	ldr	r3, [pc, #188]	; (8003da8 <UART_SetConfig+0x38c>)
 8003cec:	fba3 1302 	umull	r1, r3, r3, r2
 8003cf0:	095b      	lsrs	r3, r3, #5
 8003cf2:	2164      	movs	r1, #100	; 0x64
 8003cf4:	fb01 f303 	mul.w	r3, r1, r3
 8003cf8:	1ad3      	subs	r3, r2, r3
 8003cfa:	011b      	lsls	r3, r3, #4
 8003cfc:	3332      	adds	r3, #50	; 0x32
 8003cfe:	4a2a      	ldr	r2, [pc, #168]	; (8003da8 <UART_SetConfig+0x38c>)
 8003d00:	fba2 2303 	umull	r2, r3, r2, r3
 8003d04:	095b      	lsrs	r3, r3, #5
 8003d06:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003d0a:	441e      	add	r6, r3
 8003d0c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003d0e:	4618      	mov	r0, r3
 8003d10:	f04f 0100 	mov.w	r1, #0
 8003d14:	4602      	mov	r2, r0
 8003d16:	460b      	mov	r3, r1
 8003d18:	1894      	adds	r4, r2, r2
 8003d1a:	603c      	str	r4, [r7, #0]
 8003d1c:	415b      	adcs	r3, r3
 8003d1e:	607b      	str	r3, [r7, #4]
 8003d20:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003d24:	1812      	adds	r2, r2, r0
 8003d26:	eb41 0303 	adc.w	r3, r1, r3
 8003d2a:	f04f 0400 	mov.w	r4, #0
 8003d2e:	f04f 0500 	mov.w	r5, #0
 8003d32:	00dd      	lsls	r5, r3, #3
 8003d34:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8003d38:	00d4      	lsls	r4, r2, #3
 8003d3a:	4622      	mov	r2, r4
 8003d3c:	462b      	mov	r3, r5
 8003d3e:	eb12 0a00 	adds.w	sl, r2, r0
 8003d42:	eb43 0b01 	adc.w	fp, r3, r1
 8003d46:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003d48:	685b      	ldr	r3, [r3, #4]
 8003d4a:	4618      	mov	r0, r3
 8003d4c:	f04f 0100 	mov.w	r1, #0
 8003d50:	f04f 0200 	mov.w	r2, #0
 8003d54:	f04f 0300 	mov.w	r3, #0
 8003d58:	008b      	lsls	r3, r1, #2
 8003d5a:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8003d5e:	0082      	lsls	r2, r0, #2
 8003d60:	4650      	mov	r0, sl
 8003d62:	4659      	mov	r1, fp
 8003d64:	f7fc ff98 	bl	8000c98 <__aeabi_uldivmod>
 8003d68:	4602      	mov	r2, r0
 8003d6a:	460b      	mov	r3, r1
 8003d6c:	4b0e      	ldr	r3, [pc, #56]	; (8003da8 <UART_SetConfig+0x38c>)
 8003d6e:	fba3 1302 	umull	r1, r3, r3, r2
 8003d72:	095b      	lsrs	r3, r3, #5
 8003d74:	2164      	movs	r1, #100	; 0x64
 8003d76:	fb01 f303 	mul.w	r3, r1, r3
 8003d7a:	1ad3      	subs	r3, r2, r3
 8003d7c:	011b      	lsls	r3, r3, #4
 8003d7e:	3332      	adds	r3, #50	; 0x32
 8003d80:	4a09      	ldr	r2, [pc, #36]	; (8003da8 <UART_SetConfig+0x38c>)
 8003d82:	fba2 2303 	umull	r2, r3, r2, r3
 8003d86:	095b      	lsrs	r3, r3, #5
 8003d88:	f003 020f 	and.w	r2, r3, #15
 8003d8c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	4432      	add	r2, r6
 8003d92:	609a      	str	r2, [r3, #8]
}
 8003d94:	bf00      	nop
 8003d96:	377c      	adds	r7, #124	; 0x7c
 8003d98:	46bd      	mov	sp, r7
 8003d9a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003d9e:	bf00      	nop
 8003da0:	40011000 	.word	0x40011000
 8003da4:	40011400 	.word	0x40011400
 8003da8:	51eb851f 	.word	0x51eb851f

08003dac <__errno>:
 8003dac:	4b01      	ldr	r3, [pc, #4]	; (8003db4 <__errno+0x8>)
 8003dae:	6818      	ldr	r0, [r3, #0]
 8003db0:	4770      	bx	lr
 8003db2:	bf00      	nop
 8003db4:	2000000c 	.word	0x2000000c

08003db8 <__libc_init_array>:
 8003db8:	b570      	push	{r4, r5, r6, lr}
 8003dba:	4d0d      	ldr	r5, [pc, #52]	; (8003df0 <__libc_init_array+0x38>)
 8003dbc:	4c0d      	ldr	r4, [pc, #52]	; (8003df4 <__libc_init_array+0x3c>)
 8003dbe:	1b64      	subs	r4, r4, r5
 8003dc0:	10a4      	asrs	r4, r4, #2
 8003dc2:	2600      	movs	r6, #0
 8003dc4:	42a6      	cmp	r6, r4
 8003dc6:	d109      	bne.n	8003ddc <__libc_init_array+0x24>
 8003dc8:	4d0b      	ldr	r5, [pc, #44]	; (8003df8 <__libc_init_array+0x40>)
 8003dca:	4c0c      	ldr	r4, [pc, #48]	; (8003dfc <__libc_init_array+0x44>)
 8003dcc:	f004 fd2c 	bl	8008828 <_init>
 8003dd0:	1b64      	subs	r4, r4, r5
 8003dd2:	10a4      	asrs	r4, r4, #2
 8003dd4:	2600      	movs	r6, #0
 8003dd6:	42a6      	cmp	r6, r4
 8003dd8:	d105      	bne.n	8003de6 <__libc_init_array+0x2e>
 8003dda:	bd70      	pop	{r4, r5, r6, pc}
 8003ddc:	f855 3b04 	ldr.w	r3, [r5], #4
 8003de0:	4798      	blx	r3
 8003de2:	3601      	adds	r6, #1
 8003de4:	e7ee      	b.n	8003dc4 <__libc_init_array+0xc>
 8003de6:	f855 3b04 	ldr.w	r3, [r5], #4
 8003dea:	4798      	blx	r3
 8003dec:	3601      	adds	r6, #1
 8003dee:	e7f2      	b.n	8003dd6 <__libc_init_array+0x1e>
 8003df0:	08008d3c 	.word	0x08008d3c
 8003df4:	08008d3c 	.word	0x08008d3c
 8003df8:	08008d3c 	.word	0x08008d3c
 8003dfc:	08008d40 	.word	0x08008d40

08003e00 <memset>:
 8003e00:	4402      	add	r2, r0
 8003e02:	4603      	mov	r3, r0
 8003e04:	4293      	cmp	r3, r2
 8003e06:	d100      	bne.n	8003e0a <memset+0xa>
 8003e08:	4770      	bx	lr
 8003e0a:	f803 1b01 	strb.w	r1, [r3], #1
 8003e0e:	e7f9      	b.n	8003e04 <memset+0x4>

08003e10 <__cvt>:
 8003e10:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003e14:	ec55 4b10 	vmov	r4, r5, d0
 8003e18:	2d00      	cmp	r5, #0
 8003e1a:	460e      	mov	r6, r1
 8003e1c:	4619      	mov	r1, r3
 8003e1e:	462b      	mov	r3, r5
 8003e20:	bfbb      	ittet	lt
 8003e22:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8003e26:	461d      	movlt	r5, r3
 8003e28:	2300      	movge	r3, #0
 8003e2a:	232d      	movlt	r3, #45	; 0x2d
 8003e2c:	700b      	strb	r3, [r1, #0]
 8003e2e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8003e30:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8003e34:	4691      	mov	r9, r2
 8003e36:	f023 0820 	bic.w	r8, r3, #32
 8003e3a:	bfbc      	itt	lt
 8003e3c:	4622      	movlt	r2, r4
 8003e3e:	4614      	movlt	r4, r2
 8003e40:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8003e44:	d005      	beq.n	8003e52 <__cvt+0x42>
 8003e46:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8003e4a:	d100      	bne.n	8003e4e <__cvt+0x3e>
 8003e4c:	3601      	adds	r6, #1
 8003e4e:	2102      	movs	r1, #2
 8003e50:	e000      	b.n	8003e54 <__cvt+0x44>
 8003e52:	2103      	movs	r1, #3
 8003e54:	ab03      	add	r3, sp, #12
 8003e56:	9301      	str	r3, [sp, #4]
 8003e58:	ab02      	add	r3, sp, #8
 8003e5a:	9300      	str	r3, [sp, #0]
 8003e5c:	ec45 4b10 	vmov	d0, r4, r5
 8003e60:	4653      	mov	r3, sl
 8003e62:	4632      	mov	r2, r6
 8003e64:	f001 fdb4 	bl	80059d0 <_dtoa_r>
 8003e68:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8003e6c:	4607      	mov	r7, r0
 8003e6e:	d102      	bne.n	8003e76 <__cvt+0x66>
 8003e70:	f019 0f01 	tst.w	r9, #1
 8003e74:	d022      	beq.n	8003ebc <__cvt+0xac>
 8003e76:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8003e7a:	eb07 0906 	add.w	r9, r7, r6
 8003e7e:	d110      	bne.n	8003ea2 <__cvt+0x92>
 8003e80:	783b      	ldrb	r3, [r7, #0]
 8003e82:	2b30      	cmp	r3, #48	; 0x30
 8003e84:	d10a      	bne.n	8003e9c <__cvt+0x8c>
 8003e86:	2200      	movs	r2, #0
 8003e88:	2300      	movs	r3, #0
 8003e8a:	4620      	mov	r0, r4
 8003e8c:	4629      	mov	r1, r5
 8003e8e:	f7fc fe23 	bl	8000ad8 <__aeabi_dcmpeq>
 8003e92:	b918      	cbnz	r0, 8003e9c <__cvt+0x8c>
 8003e94:	f1c6 0601 	rsb	r6, r6, #1
 8003e98:	f8ca 6000 	str.w	r6, [sl]
 8003e9c:	f8da 3000 	ldr.w	r3, [sl]
 8003ea0:	4499      	add	r9, r3
 8003ea2:	2200      	movs	r2, #0
 8003ea4:	2300      	movs	r3, #0
 8003ea6:	4620      	mov	r0, r4
 8003ea8:	4629      	mov	r1, r5
 8003eaa:	f7fc fe15 	bl	8000ad8 <__aeabi_dcmpeq>
 8003eae:	b108      	cbz	r0, 8003eb4 <__cvt+0xa4>
 8003eb0:	f8cd 900c 	str.w	r9, [sp, #12]
 8003eb4:	2230      	movs	r2, #48	; 0x30
 8003eb6:	9b03      	ldr	r3, [sp, #12]
 8003eb8:	454b      	cmp	r3, r9
 8003eba:	d307      	bcc.n	8003ecc <__cvt+0xbc>
 8003ebc:	9b03      	ldr	r3, [sp, #12]
 8003ebe:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8003ec0:	1bdb      	subs	r3, r3, r7
 8003ec2:	4638      	mov	r0, r7
 8003ec4:	6013      	str	r3, [r2, #0]
 8003ec6:	b004      	add	sp, #16
 8003ec8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003ecc:	1c59      	adds	r1, r3, #1
 8003ece:	9103      	str	r1, [sp, #12]
 8003ed0:	701a      	strb	r2, [r3, #0]
 8003ed2:	e7f0      	b.n	8003eb6 <__cvt+0xa6>

08003ed4 <__exponent>:
 8003ed4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003ed6:	4603      	mov	r3, r0
 8003ed8:	2900      	cmp	r1, #0
 8003eda:	bfb8      	it	lt
 8003edc:	4249      	neglt	r1, r1
 8003ede:	f803 2b02 	strb.w	r2, [r3], #2
 8003ee2:	bfb4      	ite	lt
 8003ee4:	222d      	movlt	r2, #45	; 0x2d
 8003ee6:	222b      	movge	r2, #43	; 0x2b
 8003ee8:	2909      	cmp	r1, #9
 8003eea:	7042      	strb	r2, [r0, #1]
 8003eec:	dd2a      	ble.n	8003f44 <__exponent+0x70>
 8003eee:	f10d 0407 	add.w	r4, sp, #7
 8003ef2:	46a4      	mov	ip, r4
 8003ef4:	270a      	movs	r7, #10
 8003ef6:	46a6      	mov	lr, r4
 8003ef8:	460a      	mov	r2, r1
 8003efa:	fb91 f6f7 	sdiv	r6, r1, r7
 8003efe:	fb07 1516 	mls	r5, r7, r6, r1
 8003f02:	3530      	adds	r5, #48	; 0x30
 8003f04:	2a63      	cmp	r2, #99	; 0x63
 8003f06:	f104 34ff 	add.w	r4, r4, #4294967295
 8003f0a:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8003f0e:	4631      	mov	r1, r6
 8003f10:	dcf1      	bgt.n	8003ef6 <__exponent+0x22>
 8003f12:	3130      	adds	r1, #48	; 0x30
 8003f14:	f1ae 0502 	sub.w	r5, lr, #2
 8003f18:	f804 1c01 	strb.w	r1, [r4, #-1]
 8003f1c:	1c44      	adds	r4, r0, #1
 8003f1e:	4629      	mov	r1, r5
 8003f20:	4561      	cmp	r1, ip
 8003f22:	d30a      	bcc.n	8003f3a <__exponent+0x66>
 8003f24:	f10d 0209 	add.w	r2, sp, #9
 8003f28:	eba2 020e 	sub.w	r2, r2, lr
 8003f2c:	4565      	cmp	r5, ip
 8003f2e:	bf88      	it	hi
 8003f30:	2200      	movhi	r2, #0
 8003f32:	4413      	add	r3, r2
 8003f34:	1a18      	subs	r0, r3, r0
 8003f36:	b003      	add	sp, #12
 8003f38:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003f3a:	f811 2b01 	ldrb.w	r2, [r1], #1
 8003f3e:	f804 2f01 	strb.w	r2, [r4, #1]!
 8003f42:	e7ed      	b.n	8003f20 <__exponent+0x4c>
 8003f44:	2330      	movs	r3, #48	; 0x30
 8003f46:	3130      	adds	r1, #48	; 0x30
 8003f48:	7083      	strb	r3, [r0, #2]
 8003f4a:	70c1      	strb	r1, [r0, #3]
 8003f4c:	1d03      	adds	r3, r0, #4
 8003f4e:	e7f1      	b.n	8003f34 <__exponent+0x60>

08003f50 <_printf_float>:
 8003f50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003f54:	ed2d 8b02 	vpush	{d8}
 8003f58:	b08d      	sub	sp, #52	; 0x34
 8003f5a:	460c      	mov	r4, r1
 8003f5c:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8003f60:	4616      	mov	r6, r2
 8003f62:	461f      	mov	r7, r3
 8003f64:	4605      	mov	r5, r0
 8003f66:	f002 fe8f 	bl	8006c88 <_localeconv_r>
 8003f6a:	f8d0 a000 	ldr.w	sl, [r0]
 8003f6e:	4650      	mov	r0, sl
 8003f70:	f7fc f936 	bl	80001e0 <strlen>
 8003f74:	2300      	movs	r3, #0
 8003f76:	930a      	str	r3, [sp, #40]	; 0x28
 8003f78:	6823      	ldr	r3, [r4, #0]
 8003f7a:	9305      	str	r3, [sp, #20]
 8003f7c:	f8d8 3000 	ldr.w	r3, [r8]
 8003f80:	f894 b018 	ldrb.w	fp, [r4, #24]
 8003f84:	3307      	adds	r3, #7
 8003f86:	f023 0307 	bic.w	r3, r3, #7
 8003f8a:	f103 0208 	add.w	r2, r3, #8
 8003f8e:	f8c8 2000 	str.w	r2, [r8]
 8003f92:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003f96:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8003f9a:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8003f9e:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8003fa2:	9307      	str	r3, [sp, #28]
 8003fa4:	f8cd 8018 	str.w	r8, [sp, #24]
 8003fa8:	ee08 0a10 	vmov	s16, r0
 8003fac:	4b9f      	ldr	r3, [pc, #636]	; (800422c <_printf_float+0x2dc>)
 8003fae:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8003fb2:	f04f 32ff 	mov.w	r2, #4294967295
 8003fb6:	f7fc fdc1 	bl	8000b3c <__aeabi_dcmpun>
 8003fba:	bb88      	cbnz	r0, 8004020 <_printf_float+0xd0>
 8003fbc:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8003fc0:	4b9a      	ldr	r3, [pc, #616]	; (800422c <_printf_float+0x2dc>)
 8003fc2:	f04f 32ff 	mov.w	r2, #4294967295
 8003fc6:	f7fc fd9b 	bl	8000b00 <__aeabi_dcmple>
 8003fca:	bb48      	cbnz	r0, 8004020 <_printf_float+0xd0>
 8003fcc:	2200      	movs	r2, #0
 8003fce:	2300      	movs	r3, #0
 8003fd0:	4640      	mov	r0, r8
 8003fd2:	4649      	mov	r1, r9
 8003fd4:	f7fc fd8a 	bl	8000aec <__aeabi_dcmplt>
 8003fd8:	b110      	cbz	r0, 8003fe0 <_printf_float+0x90>
 8003fda:	232d      	movs	r3, #45	; 0x2d
 8003fdc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003fe0:	4b93      	ldr	r3, [pc, #588]	; (8004230 <_printf_float+0x2e0>)
 8003fe2:	4894      	ldr	r0, [pc, #592]	; (8004234 <_printf_float+0x2e4>)
 8003fe4:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8003fe8:	bf94      	ite	ls
 8003fea:	4698      	movls	r8, r3
 8003fec:	4680      	movhi	r8, r0
 8003fee:	2303      	movs	r3, #3
 8003ff0:	6123      	str	r3, [r4, #16]
 8003ff2:	9b05      	ldr	r3, [sp, #20]
 8003ff4:	f023 0204 	bic.w	r2, r3, #4
 8003ff8:	6022      	str	r2, [r4, #0]
 8003ffa:	f04f 0900 	mov.w	r9, #0
 8003ffe:	9700      	str	r7, [sp, #0]
 8004000:	4633      	mov	r3, r6
 8004002:	aa0b      	add	r2, sp, #44	; 0x2c
 8004004:	4621      	mov	r1, r4
 8004006:	4628      	mov	r0, r5
 8004008:	f000 f9d8 	bl	80043bc <_printf_common>
 800400c:	3001      	adds	r0, #1
 800400e:	f040 8090 	bne.w	8004132 <_printf_float+0x1e2>
 8004012:	f04f 30ff 	mov.w	r0, #4294967295
 8004016:	b00d      	add	sp, #52	; 0x34
 8004018:	ecbd 8b02 	vpop	{d8}
 800401c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004020:	4642      	mov	r2, r8
 8004022:	464b      	mov	r3, r9
 8004024:	4640      	mov	r0, r8
 8004026:	4649      	mov	r1, r9
 8004028:	f7fc fd88 	bl	8000b3c <__aeabi_dcmpun>
 800402c:	b140      	cbz	r0, 8004040 <_printf_float+0xf0>
 800402e:	464b      	mov	r3, r9
 8004030:	2b00      	cmp	r3, #0
 8004032:	bfbc      	itt	lt
 8004034:	232d      	movlt	r3, #45	; 0x2d
 8004036:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800403a:	487f      	ldr	r0, [pc, #508]	; (8004238 <_printf_float+0x2e8>)
 800403c:	4b7f      	ldr	r3, [pc, #508]	; (800423c <_printf_float+0x2ec>)
 800403e:	e7d1      	b.n	8003fe4 <_printf_float+0x94>
 8004040:	6863      	ldr	r3, [r4, #4]
 8004042:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8004046:	9206      	str	r2, [sp, #24]
 8004048:	1c5a      	adds	r2, r3, #1
 800404a:	d13f      	bne.n	80040cc <_printf_float+0x17c>
 800404c:	2306      	movs	r3, #6
 800404e:	6063      	str	r3, [r4, #4]
 8004050:	9b05      	ldr	r3, [sp, #20]
 8004052:	6861      	ldr	r1, [r4, #4]
 8004054:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8004058:	2300      	movs	r3, #0
 800405a:	9303      	str	r3, [sp, #12]
 800405c:	ab0a      	add	r3, sp, #40	; 0x28
 800405e:	e9cd b301 	strd	fp, r3, [sp, #4]
 8004062:	ab09      	add	r3, sp, #36	; 0x24
 8004064:	ec49 8b10 	vmov	d0, r8, r9
 8004068:	9300      	str	r3, [sp, #0]
 800406a:	6022      	str	r2, [r4, #0]
 800406c:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8004070:	4628      	mov	r0, r5
 8004072:	f7ff fecd 	bl	8003e10 <__cvt>
 8004076:	9b06      	ldr	r3, [sp, #24]
 8004078:	9909      	ldr	r1, [sp, #36]	; 0x24
 800407a:	2b47      	cmp	r3, #71	; 0x47
 800407c:	4680      	mov	r8, r0
 800407e:	d108      	bne.n	8004092 <_printf_float+0x142>
 8004080:	1cc8      	adds	r0, r1, #3
 8004082:	db02      	blt.n	800408a <_printf_float+0x13a>
 8004084:	6863      	ldr	r3, [r4, #4]
 8004086:	4299      	cmp	r1, r3
 8004088:	dd41      	ble.n	800410e <_printf_float+0x1be>
 800408a:	f1ab 0b02 	sub.w	fp, fp, #2
 800408e:	fa5f fb8b 	uxtb.w	fp, fp
 8004092:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8004096:	d820      	bhi.n	80040da <_printf_float+0x18a>
 8004098:	3901      	subs	r1, #1
 800409a:	465a      	mov	r2, fp
 800409c:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80040a0:	9109      	str	r1, [sp, #36]	; 0x24
 80040a2:	f7ff ff17 	bl	8003ed4 <__exponent>
 80040a6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80040a8:	1813      	adds	r3, r2, r0
 80040aa:	2a01      	cmp	r2, #1
 80040ac:	4681      	mov	r9, r0
 80040ae:	6123      	str	r3, [r4, #16]
 80040b0:	dc02      	bgt.n	80040b8 <_printf_float+0x168>
 80040b2:	6822      	ldr	r2, [r4, #0]
 80040b4:	07d2      	lsls	r2, r2, #31
 80040b6:	d501      	bpl.n	80040bc <_printf_float+0x16c>
 80040b8:	3301      	adds	r3, #1
 80040ba:	6123      	str	r3, [r4, #16]
 80040bc:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 80040c0:	2b00      	cmp	r3, #0
 80040c2:	d09c      	beq.n	8003ffe <_printf_float+0xae>
 80040c4:	232d      	movs	r3, #45	; 0x2d
 80040c6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80040ca:	e798      	b.n	8003ffe <_printf_float+0xae>
 80040cc:	9a06      	ldr	r2, [sp, #24]
 80040ce:	2a47      	cmp	r2, #71	; 0x47
 80040d0:	d1be      	bne.n	8004050 <_printf_float+0x100>
 80040d2:	2b00      	cmp	r3, #0
 80040d4:	d1bc      	bne.n	8004050 <_printf_float+0x100>
 80040d6:	2301      	movs	r3, #1
 80040d8:	e7b9      	b.n	800404e <_printf_float+0xfe>
 80040da:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 80040de:	d118      	bne.n	8004112 <_printf_float+0x1c2>
 80040e0:	2900      	cmp	r1, #0
 80040e2:	6863      	ldr	r3, [r4, #4]
 80040e4:	dd0b      	ble.n	80040fe <_printf_float+0x1ae>
 80040e6:	6121      	str	r1, [r4, #16]
 80040e8:	b913      	cbnz	r3, 80040f0 <_printf_float+0x1a0>
 80040ea:	6822      	ldr	r2, [r4, #0]
 80040ec:	07d0      	lsls	r0, r2, #31
 80040ee:	d502      	bpl.n	80040f6 <_printf_float+0x1a6>
 80040f0:	3301      	adds	r3, #1
 80040f2:	440b      	add	r3, r1
 80040f4:	6123      	str	r3, [r4, #16]
 80040f6:	65a1      	str	r1, [r4, #88]	; 0x58
 80040f8:	f04f 0900 	mov.w	r9, #0
 80040fc:	e7de      	b.n	80040bc <_printf_float+0x16c>
 80040fe:	b913      	cbnz	r3, 8004106 <_printf_float+0x1b6>
 8004100:	6822      	ldr	r2, [r4, #0]
 8004102:	07d2      	lsls	r2, r2, #31
 8004104:	d501      	bpl.n	800410a <_printf_float+0x1ba>
 8004106:	3302      	adds	r3, #2
 8004108:	e7f4      	b.n	80040f4 <_printf_float+0x1a4>
 800410a:	2301      	movs	r3, #1
 800410c:	e7f2      	b.n	80040f4 <_printf_float+0x1a4>
 800410e:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8004112:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004114:	4299      	cmp	r1, r3
 8004116:	db05      	blt.n	8004124 <_printf_float+0x1d4>
 8004118:	6823      	ldr	r3, [r4, #0]
 800411a:	6121      	str	r1, [r4, #16]
 800411c:	07d8      	lsls	r0, r3, #31
 800411e:	d5ea      	bpl.n	80040f6 <_printf_float+0x1a6>
 8004120:	1c4b      	adds	r3, r1, #1
 8004122:	e7e7      	b.n	80040f4 <_printf_float+0x1a4>
 8004124:	2900      	cmp	r1, #0
 8004126:	bfd4      	ite	le
 8004128:	f1c1 0202 	rsble	r2, r1, #2
 800412c:	2201      	movgt	r2, #1
 800412e:	4413      	add	r3, r2
 8004130:	e7e0      	b.n	80040f4 <_printf_float+0x1a4>
 8004132:	6823      	ldr	r3, [r4, #0]
 8004134:	055a      	lsls	r2, r3, #21
 8004136:	d407      	bmi.n	8004148 <_printf_float+0x1f8>
 8004138:	6923      	ldr	r3, [r4, #16]
 800413a:	4642      	mov	r2, r8
 800413c:	4631      	mov	r1, r6
 800413e:	4628      	mov	r0, r5
 8004140:	47b8      	blx	r7
 8004142:	3001      	adds	r0, #1
 8004144:	d12c      	bne.n	80041a0 <_printf_float+0x250>
 8004146:	e764      	b.n	8004012 <_printf_float+0xc2>
 8004148:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800414c:	f240 80e0 	bls.w	8004310 <_printf_float+0x3c0>
 8004150:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8004154:	2200      	movs	r2, #0
 8004156:	2300      	movs	r3, #0
 8004158:	f7fc fcbe 	bl	8000ad8 <__aeabi_dcmpeq>
 800415c:	2800      	cmp	r0, #0
 800415e:	d034      	beq.n	80041ca <_printf_float+0x27a>
 8004160:	4a37      	ldr	r2, [pc, #220]	; (8004240 <_printf_float+0x2f0>)
 8004162:	2301      	movs	r3, #1
 8004164:	4631      	mov	r1, r6
 8004166:	4628      	mov	r0, r5
 8004168:	47b8      	blx	r7
 800416a:	3001      	adds	r0, #1
 800416c:	f43f af51 	beq.w	8004012 <_printf_float+0xc2>
 8004170:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004174:	429a      	cmp	r2, r3
 8004176:	db02      	blt.n	800417e <_printf_float+0x22e>
 8004178:	6823      	ldr	r3, [r4, #0]
 800417a:	07d8      	lsls	r0, r3, #31
 800417c:	d510      	bpl.n	80041a0 <_printf_float+0x250>
 800417e:	ee18 3a10 	vmov	r3, s16
 8004182:	4652      	mov	r2, sl
 8004184:	4631      	mov	r1, r6
 8004186:	4628      	mov	r0, r5
 8004188:	47b8      	blx	r7
 800418a:	3001      	adds	r0, #1
 800418c:	f43f af41 	beq.w	8004012 <_printf_float+0xc2>
 8004190:	f04f 0800 	mov.w	r8, #0
 8004194:	f104 091a 	add.w	r9, r4, #26
 8004198:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800419a:	3b01      	subs	r3, #1
 800419c:	4543      	cmp	r3, r8
 800419e:	dc09      	bgt.n	80041b4 <_printf_float+0x264>
 80041a0:	6823      	ldr	r3, [r4, #0]
 80041a2:	079b      	lsls	r3, r3, #30
 80041a4:	f100 8105 	bmi.w	80043b2 <_printf_float+0x462>
 80041a8:	68e0      	ldr	r0, [r4, #12]
 80041aa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80041ac:	4298      	cmp	r0, r3
 80041ae:	bfb8      	it	lt
 80041b0:	4618      	movlt	r0, r3
 80041b2:	e730      	b.n	8004016 <_printf_float+0xc6>
 80041b4:	2301      	movs	r3, #1
 80041b6:	464a      	mov	r2, r9
 80041b8:	4631      	mov	r1, r6
 80041ba:	4628      	mov	r0, r5
 80041bc:	47b8      	blx	r7
 80041be:	3001      	adds	r0, #1
 80041c0:	f43f af27 	beq.w	8004012 <_printf_float+0xc2>
 80041c4:	f108 0801 	add.w	r8, r8, #1
 80041c8:	e7e6      	b.n	8004198 <_printf_float+0x248>
 80041ca:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80041cc:	2b00      	cmp	r3, #0
 80041ce:	dc39      	bgt.n	8004244 <_printf_float+0x2f4>
 80041d0:	4a1b      	ldr	r2, [pc, #108]	; (8004240 <_printf_float+0x2f0>)
 80041d2:	2301      	movs	r3, #1
 80041d4:	4631      	mov	r1, r6
 80041d6:	4628      	mov	r0, r5
 80041d8:	47b8      	blx	r7
 80041da:	3001      	adds	r0, #1
 80041dc:	f43f af19 	beq.w	8004012 <_printf_float+0xc2>
 80041e0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80041e4:	4313      	orrs	r3, r2
 80041e6:	d102      	bne.n	80041ee <_printf_float+0x29e>
 80041e8:	6823      	ldr	r3, [r4, #0]
 80041ea:	07d9      	lsls	r1, r3, #31
 80041ec:	d5d8      	bpl.n	80041a0 <_printf_float+0x250>
 80041ee:	ee18 3a10 	vmov	r3, s16
 80041f2:	4652      	mov	r2, sl
 80041f4:	4631      	mov	r1, r6
 80041f6:	4628      	mov	r0, r5
 80041f8:	47b8      	blx	r7
 80041fa:	3001      	adds	r0, #1
 80041fc:	f43f af09 	beq.w	8004012 <_printf_float+0xc2>
 8004200:	f04f 0900 	mov.w	r9, #0
 8004204:	f104 0a1a 	add.w	sl, r4, #26
 8004208:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800420a:	425b      	negs	r3, r3
 800420c:	454b      	cmp	r3, r9
 800420e:	dc01      	bgt.n	8004214 <_printf_float+0x2c4>
 8004210:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004212:	e792      	b.n	800413a <_printf_float+0x1ea>
 8004214:	2301      	movs	r3, #1
 8004216:	4652      	mov	r2, sl
 8004218:	4631      	mov	r1, r6
 800421a:	4628      	mov	r0, r5
 800421c:	47b8      	blx	r7
 800421e:	3001      	adds	r0, #1
 8004220:	f43f aef7 	beq.w	8004012 <_printf_float+0xc2>
 8004224:	f109 0901 	add.w	r9, r9, #1
 8004228:	e7ee      	b.n	8004208 <_printf_float+0x2b8>
 800422a:	bf00      	nop
 800422c:	7fefffff 	.word	0x7fefffff
 8004230:	08008884 	.word	0x08008884
 8004234:	08008888 	.word	0x08008888
 8004238:	08008890 	.word	0x08008890
 800423c:	0800888c 	.word	0x0800888c
 8004240:	08008894 	.word	0x08008894
 8004244:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004246:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8004248:	429a      	cmp	r2, r3
 800424a:	bfa8      	it	ge
 800424c:	461a      	movge	r2, r3
 800424e:	2a00      	cmp	r2, #0
 8004250:	4691      	mov	r9, r2
 8004252:	dc37      	bgt.n	80042c4 <_printf_float+0x374>
 8004254:	f04f 0b00 	mov.w	fp, #0
 8004258:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800425c:	f104 021a 	add.w	r2, r4, #26
 8004260:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8004262:	9305      	str	r3, [sp, #20]
 8004264:	eba3 0309 	sub.w	r3, r3, r9
 8004268:	455b      	cmp	r3, fp
 800426a:	dc33      	bgt.n	80042d4 <_printf_float+0x384>
 800426c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004270:	429a      	cmp	r2, r3
 8004272:	db3b      	blt.n	80042ec <_printf_float+0x39c>
 8004274:	6823      	ldr	r3, [r4, #0]
 8004276:	07da      	lsls	r2, r3, #31
 8004278:	d438      	bmi.n	80042ec <_printf_float+0x39c>
 800427a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800427c:	9b05      	ldr	r3, [sp, #20]
 800427e:	9909      	ldr	r1, [sp, #36]	; 0x24
 8004280:	1ad3      	subs	r3, r2, r3
 8004282:	eba2 0901 	sub.w	r9, r2, r1
 8004286:	4599      	cmp	r9, r3
 8004288:	bfa8      	it	ge
 800428a:	4699      	movge	r9, r3
 800428c:	f1b9 0f00 	cmp.w	r9, #0
 8004290:	dc35      	bgt.n	80042fe <_printf_float+0x3ae>
 8004292:	f04f 0800 	mov.w	r8, #0
 8004296:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800429a:	f104 0a1a 	add.w	sl, r4, #26
 800429e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80042a2:	1a9b      	subs	r3, r3, r2
 80042a4:	eba3 0309 	sub.w	r3, r3, r9
 80042a8:	4543      	cmp	r3, r8
 80042aa:	f77f af79 	ble.w	80041a0 <_printf_float+0x250>
 80042ae:	2301      	movs	r3, #1
 80042b0:	4652      	mov	r2, sl
 80042b2:	4631      	mov	r1, r6
 80042b4:	4628      	mov	r0, r5
 80042b6:	47b8      	blx	r7
 80042b8:	3001      	adds	r0, #1
 80042ba:	f43f aeaa 	beq.w	8004012 <_printf_float+0xc2>
 80042be:	f108 0801 	add.w	r8, r8, #1
 80042c2:	e7ec      	b.n	800429e <_printf_float+0x34e>
 80042c4:	4613      	mov	r3, r2
 80042c6:	4631      	mov	r1, r6
 80042c8:	4642      	mov	r2, r8
 80042ca:	4628      	mov	r0, r5
 80042cc:	47b8      	blx	r7
 80042ce:	3001      	adds	r0, #1
 80042d0:	d1c0      	bne.n	8004254 <_printf_float+0x304>
 80042d2:	e69e      	b.n	8004012 <_printf_float+0xc2>
 80042d4:	2301      	movs	r3, #1
 80042d6:	4631      	mov	r1, r6
 80042d8:	4628      	mov	r0, r5
 80042da:	9205      	str	r2, [sp, #20]
 80042dc:	47b8      	blx	r7
 80042de:	3001      	adds	r0, #1
 80042e0:	f43f ae97 	beq.w	8004012 <_printf_float+0xc2>
 80042e4:	9a05      	ldr	r2, [sp, #20]
 80042e6:	f10b 0b01 	add.w	fp, fp, #1
 80042ea:	e7b9      	b.n	8004260 <_printf_float+0x310>
 80042ec:	ee18 3a10 	vmov	r3, s16
 80042f0:	4652      	mov	r2, sl
 80042f2:	4631      	mov	r1, r6
 80042f4:	4628      	mov	r0, r5
 80042f6:	47b8      	blx	r7
 80042f8:	3001      	adds	r0, #1
 80042fa:	d1be      	bne.n	800427a <_printf_float+0x32a>
 80042fc:	e689      	b.n	8004012 <_printf_float+0xc2>
 80042fe:	9a05      	ldr	r2, [sp, #20]
 8004300:	464b      	mov	r3, r9
 8004302:	4442      	add	r2, r8
 8004304:	4631      	mov	r1, r6
 8004306:	4628      	mov	r0, r5
 8004308:	47b8      	blx	r7
 800430a:	3001      	adds	r0, #1
 800430c:	d1c1      	bne.n	8004292 <_printf_float+0x342>
 800430e:	e680      	b.n	8004012 <_printf_float+0xc2>
 8004310:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004312:	2a01      	cmp	r2, #1
 8004314:	dc01      	bgt.n	800431a <_printf_float+0x3ca>
 8004316:	07db      	lsls	r3, r3, #31
 8004318:	d538      	bpl.n	800438c <_printf_float+0x43c>
 800431a:	2301      	movs	r3, #1
 800431c:	4642      	mov	r2, r8
 800431e:	4631      	mov	r1, r6
 8004320:	4628      	mov	r0, r5
 8004322:	47b8      	blx	r7
 8004324:	3001      	adds	r0, #1
 8004326:	f43f ae74 	beq.w	8004012 <_printf_float+0xc2>
 800432a:	ee18 3a10 	vmov	r3, s16
 800432e:	4652      	mov	r2, sl
 8004330:	4631      	mov	r1, r6
 8004332:	4628      	mov	r0, r5
 8004334:	47b8      	blx	r7
 8004336:	3001      	adds	r0, #1
 8004338:	f43f ae6b 	beq.w	8004012 <_printf_float+0xc2>
 800433c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8004340:	2200      	movs	r2, #0
 8004342:	2300      	movs	r3, #0
 8004344:	f7fc fbc8 	bl	8000ad8 <__aeabi_dcmpeq>
 8004348:	b9d8      	cbnz	r0, 8004382 <_printf_float+0x432>
 800434a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800434c:	f108 0201 	add.w	r2, r8, #1
 8004350:	3b01      	subs	r3, #1
 8004352:	4631      	mov	r1, r6
 8004354:	4628      	mov	r0, r5
 8004356:	47b8      	blx	r7
 8004358:	3001      	adds	r0, #1
 800435a:	d10e      	bne.n	800437a <_printf_float+0x42a>
 800435c:	e659      	b.n	8004012 <_printf_float+0xc2>
 800435e:	2301      	movs	r3, #1
 8004360:	4652      	mov	r2, sl
 8004362:	4631      	mov	r1, r6
 8004364:	4628      	mov	r0, r5
 8004366:	47b8      	blx	r7
 8004368:	3001      	adds	r0, #1
 800436a:	f43f ae52 	beq.w	8004012 <_printf_float+0xc2>
 800436e:	f108 0801 	add.w	r8, r8, #1
 8004372:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004374:	3b01      	subs	r3, #1
 8004376:	4543      	cmp	r3, r8
 8004378:	dcf1      	bgt.n	800435e <_printf_float+0x40e>
 800437a:	464b      	mov	r3, r9
 800437c:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8004380:	e6dc      	b.n	800413c <_printf_float+0x1ec>
 8004382:	f04f 0800 	mov.w	r8, #0
 8004386:	f104 0a1a 	add.w	sl, r4, #26
 800438a:	e7f2      	b.n	8004372 <_printf_float+0x422>
 800438c:	2301      	movs	r3, #1
 800438e:	4642      	mov	r2, r8
 8004390:	e7df      	b.n	8004352 <_printf_float+0x402>
 8004392:	2301      	movs	r3, #1
 8004394:	464a      	mov	r2, r9
 8004396:	4631      	mov	r1, r6
 8004398:	4628      	mov	r0, r5
 800439a:	47b8      	blx	r7
 800439c:	3001      	adds	r0, #1
 800439e:	f43f ae38 	beq.w	8004012 <_printf_float+0xc2>
 80043a2:	f108 0801 	add.w	r8, r8, #1
 80043a6:	68e3      	ldr	r3, [r4, #12]
 80043a8:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80043aa:	1a5b      	subs	r3, r3, r1
 80043ac:	4543      	cmp	r3, r8
 80043ae:	dcf0      	bgt.n	8004392 <_printf_float+0x442>
 80043b0:	e6fa      	b.n	80041a8 <_printf_float+0x258>
 80043b2:	f04f 0800 	mov.w	r8, #0
 80043b6:	f104 0919 	add.w	r9, r4, #25
 80043ba:	e7f4      	b.n	80043a6 <_printf_float+0x456>

080043bc <_printf_common>:
 80043bc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80043c0:	4616      	mov	r6, r2
 80043c2:	4699      	mov	r9, r3
 80043c4:	688a      	ldr	r2, [r1, #8]
 80043c6:	690b      	ldr	r3, [r1, #16]
 80043c8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80043cc:	4293      	cmp	r3, r2
 80043ce:	bfb8      	it	lt
 80043d0:	4613      	movlt	r3, r2
 80043d2:	6033      	str	r3, [r6, #0]
 80043d4:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80043d8:	4607      	mov	r7, r0
 80043da:	460c      	mov	r4, r1
 80043dc:	b10a      	cbz	r2, 80043e2 <_printf_common+0x26>
 80043de:	3301      	adds	r3, #1
 80043e0:	6033      	str	r3, [r6, #0]
 80043e2:	6823      	ldr	r3, [r4, #0]
 80043e4:	0699      	lsls	r1, r3, #26
 80043e6:	bf42      	ittt	mi
 80043e8:	6833      	ldrmi	r3, [r6, #0]
 80043ea:	3302      	addmi	r3, #2
 80043ec:	6033      	strmi	r3, [r6, #0]
 80043ee:	6825      	ldr	r5, [r4, #0]
 80043f0:	f015 0506 	ands.w	r5, r5, #6
 80043f4:	d106      	bne.n	8004404 <_printf_common+0x48>
 80043f6:	f104 0a19 	add.w	sl, r4, #25
 80043fa:	68e3      	ldr	r3, [r4, #12]
 80043fc:	6832      	ldr	r2, [r6, #0]
 80043fe:	1a9b      	subs	r3, r3, r2
 8004400:	42ab      	cmp	r3, r5
 8004402:	dc26      	bgt.n	8004452 <_printf_common+0x96>
 8004404:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8004408:	1e13      	subs	r3, r2, #0
 800440a:	6822      	ldr	r2, [r4, #0]
 800440c:	bf18      	it	ne
 800440e:	2301      	movne	r3, #1
 8004410:	0692      	lsls	r2, r2, #26
 8004412:	d42b      	bmi.n	800446c <_printf_common+0xb0>
 8004414:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004418:	4649      	mov	r1, r9
 800441a:	4638      	mov	r0, r7
 800441c:	47c0      	blx	r8
 800441e:	3001      	adds	r0, #1
 8004420:	d01e      	beq.n	8004460 <_printf_common+0xa4>
 8004422:	6823      	ldr	r3, [r4, #0]
 8004424:	68e5      	ldr	r5, [r4, #12]
 8004426:	6832      	ldr	r2, [r6, #0]
 8004428:	f003 0306 	and.w	r3, r3, #6
 800442c:	2b04      	cmp	r3, #4
 800442e:	bf08      	it	eq
 8004430:	1aad      	subeq	r5, r5, r2
 8004432:	68a3      	ldr	r3, [r4, #8]
 8004434:	6922      	ldr	r2, [r4, #16]
 8004436:	bf0c      	ite	eq
 8004438:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800443c:	2500      	movne	r5, #0
 800443e:	4293      	cmp	r3, r2
 8004440:	bfc4      	itt	gt
 8004442:	1a9b      	subgt	r3, r3, r2
 8004444:	18ed      	addgt	r5, r5, r3
 8004446:	2600      	movs	r6, #0
 8004448:	341a      	adds	r4, #26
 800444a:	42b5      	cmp	r5, r6
 800444c:	d11a      	bne.n	8004484 <_printf_common+0xc8>
 800444e:	2000      	movs	r0, #0
 8004450:	e008      	b.n	8004464 <_printf_common+0xa8>
 8004452:	2301      	movs	r3, #1
 8004454:	4652      	mov	r2, sl
 8004456:	4649      	mov	r1, r9
 8004458:	4638      	mov	r0, r7
 800445a:	47c0      	blx	r8
 800445c:	3001      	adds	r0, #1
 800445e:	d103      	bne.n	8004468 <_printf_common+0xac>
 8004460:	f04f 30ff 	mov.w	r0, #4294967295
 8004464:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004468:	3501      	adds	r5, #1
 800446a:	e7c6      	b.n	80043fa <_printf_common+0x3e>
 800446c:	18e1      	adds	r1, r4, r3
 800446e:	1c5a      	adds	r2, r3, #1
 8004470:	2030      	movs	r0, #48	; 0x30
 8004472:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004476:	4422      	add	r2, r4
 8004478:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800447c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004480:	3302      	adds	r3, #2
 8004482:	e7c7      	b.n	8004414 <_printf_common+0x58>
 8004484:	2301      	movs	r3, #1
 8004486:	4622      	mov	r2, r4
 8004488:	4649      	mov	r1, r9
 800448a:	4638      	mov	r0, r7
 800448c:	47c0      	blx	r8
 800448e:	3001      	adds	r0, #1
 8004490:	d0e6      	beq.n	8004460 <_printf_common+0xa4>
 8004492:	3601      	adds	r6, #1
 8004494:	e7d9      	b.n	800444a <_printf_common+0x8e>
	...

08004498 <_printf_i>:
 8004498:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800449c:	460c      	mov	r4, r1
 800449e:	4691      	mov	r9, r2
 80044a0:	7e27      	ldrb	r7, [r4, #24]
 80044a2:	990c      	ldr	r1, [sp, #48]	; 0x30
 80044a4:	2f78      	cmp	r7, #120	; 0x78
 80044a6:	4680      	mov	r8, r0
 80044a8:	469a      	mov	sl, r3
 80044aa:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80044ae:	d807      	bhi.n	80044c0 <_printf_i+0x28>
 80044b0:	2f62      	cmp	r7, #98	; 0x62
 80044b2:	d80a      	bhi.n	80044ca <_printf_i+0x32>
 80044b4:	2f00      	cmp	r7, #0
 80044b6:	f000 80d8 	beq.w	800466a <_printf_i+0x1d2>
 80044ba:	2f58      	cmp	r7, #88	; 0x58
 80044bc:	f000 80a3 	beq.w	8004606 <_printf_i+0x16e>
 80044c0:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80044c4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80044c8:	e03a      	b.n	8004540 <_printf_i+0xa8>
 80044ca:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80044ce:	2b15      	cmp	r3, #21
 80044d0:	d8f6      	bhi.n	80044c0 <_printf_i+0x28>
 80044d2:	a001      	add	r0, pc, #4	; (adr r0, 80044d8 <_printf_i+0x40>)
 80044d4:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 80044d8:	08004531 	.word	0x08004531
 80044dc:	08004545 	.word	0x08004545
 80044e0:	080044c1 	.word	0x080044c1
 80044e4:	080044c1 	.word	0x080044c1
 80044e8:	080044c1 	.word	0x080044c1
 80044ec:	080044c1 	.word	0x080044c1
 80044f0:	08004545 	.word	0x08004545
 80044f4:	080044c1 	.word	0x080044c1
 80044f8:	080044c1 	.word	0x080044c1
 80044fc:	080044c1 	.word	0x080044c1
 8004500:	080044c1 	.word	0x080044c1
 8004504:	08004651 	.word	0x08004651
 8004508:	08004575 	.word	0x08004575
 800450c:	08004633 	.word	0x08004633
 8004510:	080044c1 	.word	0x080044c1
 8004514:	080044c1 	.word	0x080044c1
 8004518:	08004673 	.word	0x08004673
 800451c:	080044c1 	.word	0x080044c1
 8004520:	08004575 	.word	0x08004575
 8004524:	080044c1 	.word	0x080044c1
 8004528:	080044c1 	.word	0x080044c1
 800452c:	0800463b 	.word	0x0800463b
 8004530:	680b      	ldr	r3, [r1, #0]
 8004532:	1d1a      	adds	r2, r3, #4
 8004534:	681b      	ldr	r3, [r3, #0]
 8004536:	600a      	str	r2, [r1, #0]
 8004538:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800453c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004540:	2301      	movs	r3, #1
 8004542:	e0a3      	b.n	800468c <_printf_i+0x1f4>
 8004544:	6825      	ldr	r5, [r4, #0]
 8004546:	6808      	ldr	r0, [r1, #0]
 8004548:	062e      	lsls	r6, r5, #24
 800454a:	f100 0304 	add.w	r3, r0, #4
 800454e:	d50a      	bpl.n	8004566 <_printf_i+0xce>
 8004550:	6805      	ldr	r5, [r0, #0]
 8004552:	600b      	str	r3, [r1, #0]
 8004554:	2d00      	cmp	r5, #0
 8004556:	da03      	bge.n	8004560 <_printf_i+0xc8>
 8004558:	232d      	movs	r3, #45	; 0x2d
 800455a:	426d      	negs	r5, r5
 800455c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004560:	485e      	ldr	r0, [pc, #376]	; (80046dc <_printf_i+0x244>)
 8004562:	230a      	movs	r3, #10
 8004564:	e019      	b.n	800459a <_printf_i+0x102>
 8004566:	f015 0f40 	tst.w	r5, #64	; 0x40
 800456a:	6805      	ldr	r5, [r0, #0]
 800456c:	600b      	str	r3, [r1, #0]
 800456e:	bf18      	it	ne
 8004570:	b22d      	sxthne	r5, r5
 8004572:	e7ef      	b.n	8004554 <_printf_i+0xbc>
 8004574:	680b      	ldr	r3, [r1, #0]
 8004576:	6825      	ldr	r5, [r4, #0]
 8004578:	1d18      	adds	r0, r3, #4
 800457a:	6008      	str	r0, [r1, #0]
 800457c:	0628      	lsls	r0, r5, #24
 800457e:	d501      	bpl.n	8004584 <_printf_i+0xec>
 8004580:	681d      	ldr	r5, [r3, #0]
 8004582:	e002      	b.n	800458a <_printf_i+0xf2>
 8004584:	0669      	lsls	r1, r5, #25
 8004586:	d5fb      	bpl.n	8004580 <_printf_i+0xe8>
 8004588:	881d      	ldrh	r5, [r3, #0]
 800458a:	4854      	ldr	r0, [pc, #336]	; (80046dc <_printf_i+0x244>)
 800458c:	2f6f      	cmp	r7, #111	; 0x6f
 800458e:	bf0c      	ite	eq
 8004590:	2308      	moveq	r3, #8
 8004592:	230a      	movne	r3, #10
 8004594:	2100      	movs	r1, #0
 8004596:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800459a:	6866      	ldr	r6, [r4, #4]
 800459c:	60a6      	str	r6, [r4, #8]
 800459e:	2e00      	cmp	r6, #0
 80045a0:	bfa2      	ittt	ge
 80045a2:	6821      	ldrge	r1, [r4, #0]
 80045a4:	f021 0104 	bicge.w	r1, r1, #4
 80045a8:	6021      	strge	r1, [r4, #0]
 80045aa:	b90d      	cbnz	r5, 80045b0 <_printf_i+0x118>
 80045ac:	2e00      	cmp	r6, #0
 80045ae:	d04d      	beq.n	800464c <_printf_i+0x1b4>
 80045b0:	4616      	mov	r6, r2
 80045b2:	fbb5 f1f3 	udiv	r1, r5, r3
 80045b6:	fb03 5711 	mls	r7, r3, r1, r5
 80045ba:	5dc7      	ldrb	r7, [r0, r7]
 80045bc:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80045c0:	462f      	mov	r7, r5
 80045c2:	42bb      	cmp	r3, r7
 80045c4:	460d      	mov	r5, r1
 80045c6:	d9f4      	bls.n	80045b2 <_printf_i+0x11a>
 80045c8:	2b08      	cmp	r3, #8
 80045ca:	d10b      	bne.n	80045e4 <_printf_i+0x14c>
 80045cc:	6823      	ldr	r3, [r4, #0]
 80045ce:	07df      	lsls	r7, r3, #31
 80045d0:	d508      	bpl.n	80045e4 <_printf_i+0x14c>
 80045d2:	6923      	ldr	r3, [r4, #16]
 80045d4:	6861      	ldr	r1, [r4, #4]
 80045d6:	4299      	cmp	r1, r3
 80045d8:	bfde      	ittt	le
 80045da:	2330      	movle	r3, #48	; 0x30
 80045dc:	f806 3c01 	strble.w	r3, [r6, #-1]
 80045e0:	f106 36ff 	addle.w	r6, r6, #4294967295
 80045e4:	1b92      	subs	r2, r2, r6
 80045e6:	6122      	str	r2, [r4, #16]
 80045e8:	f8cd a000 	str.w	sl, [sp]
 80045ec:	464b      	mov	r3, r9
 80045ee:	aa03      	add	r2, sp, #12
 80045f0:	4621      	mov	r1, r4
 80045f2:	4640      	mov	r0, r8
 80045f4:	f7ff fee2 	bl	80043bc <_printf_common>
 80045f8:	3001      	adds	r0, #1
 80045fa:	d14c      	bne.n	8004696 <_printf_i+0x1fe>
 80045fc:	f04f 30ff 	mov.w	r0, #4294967295
 8004600:	b004      	add	sp, #16
 8004602:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004606:	4835      	ldr	r0, [pc, #212]	; (80046dc <_printf_i+0x244>)
 8004608:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800460c:	6823      	ldr	r3, [r4, #0]
 800460e:	680e      	ldr	r6, [r1, #0]
 8004610:	061f      	lsls	r7, r3, #24
 8004612:	f856 5b04 	ldr.w	r5, [r6], #4
 8004616:	600e      	str	r6, [r1, #0]
 8004618:	d514      	bpl.n	8004644 <_printf_i+0x1ac>
 800461a:	07d9      	lsls	r1, r3, #31
 800461c:	bf44      	itt	mi
 800461e:	f043 0320 	orrmi.w	r3, r3, #32
 8004622:	6023      	strmi	r3, [r4, #0]
 8004624:	b91d      	cbnz	r5, 800462e <_printf_i+0x196>
 8004626:	6823      	ldr	r3, [r4, #0]
 8004628:	f023 0320 	bic.w	r3, r3, #32
 800462c:	6023      	str	r3, [r4, #0]
 800462e:	2310      	movs	r3, #16
 8004630:	e7b0      	b.n	8004594 <_printf_i+0xfc>
 8004632:	6823      	ldr	r3, [r4, #0]
 8004634:	f043 0320 	orr.w	r3, r3, #32
 8004638:	6023      	str	r3, [r4, #0]
 800463a:	2378      	movs	r3, #120	; 0x78
 800463c:	4828      	ldr	r0, [pc, #160]	; (80046e0 <_printf_i+0x248>)
 800463e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8004642:	e7e3      	b.n	800460c <_printf_i+0x174>
 8004644:	065e      	lsls	r6, r3, #25
 8004646:	bf48      	it	mi
 8004648:	b2ad      	uxthmi	r5, r5
 800464a:	e7e6      	b.n	800461a <_printf_i+0x182>
 800464c:	4616      	mov	r6, r2
 800464e:	e7bb      	b.n	80045c8 <_printf_i+0x130>
 8004650:	680b      	ldr	r3, [r1, #0]
 8004652:	6826      	ldr	r6, [r4, #0]
 8004654:	6960      	ldr	r0, [r4, #20]
 8004656:	1d1d      	adds	r5, r3, #4
 8004658:	600d      	str	r5, [r1, #0]
 800465a:	0635      	lsls	r5, r6, #24
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	d501      	bpl.n	8004664 <_printf_i+0x1cc>
 8004660:	6018      	str	r0, [r3, #0]
 8004662:	e002      	b.n	800466a <_printf_i+0x1d2>
 8004664:	0671      	lsls	r1, r6, #25
 8004666:	d5fb      	bpl.n	8004660 <_printf_i+0x1c8>
 8004668:	8018      	strh	r0, [r3, #0]
 800466a:	2300      	movs	r3, #0
 800466c:	6123      	str	r3, [r4, #16]
 800466e:	4616      	mov	r6, r2
 8004670:	e7ba      	b.n	80045e8 <_printf_i+0x150>
 8004672:	680b      	ldr	r3, [r1, #0]
 8004674:	1d1a      	adds	r2, r3, #4
 8004676:	600a      	str	r2, [r1, #0]
 8004678:	681e      	ldr	r6, [r3, #0]
 800467a:	6862      	ldr	r2, [r4, #4]
 800467c:	2100      	movs	r1, #0
 800467e:	4630      	mov	r0, r6
 8004680:	f7fb fdb6 	bl	80001f0 <memchr>
 8004684:	b108      	cbz	r0, 800468a <_printf_i+0x1f2>
 8004686:	1b80      	subs	r0, r0, r6
 8004688:	6060      	str	r0, [r4, #4]
 800468a:	6863      	ldr	r3, [r4, #4]
 800468c:	6123      	str	r3, [r4, #16]
 800468e:	2300      	movs	r3, #0
 8004690:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004694:	e7a8      	b.n	80045e8 <_printf_i+0x150>
 8004696:	6923      	ldr	r3, [r4, #16]
 8004698:	4632      	mov	r2, r6
 800469a:	4649      	mov	r1, r9
 800469c:	4640      	mov	r0, r8
 800469e:	47d0      	blx	sl
 80046a0:	3001      	adds	r0, #1
 80046a2:	d0ab      	beq.n	80045fc <_printf_i+0x164>
 80046a4:	6823      	ldr	r3, [r4, #0]
 80046a6:	079b      	lsls	r3, r3, #30
 80046a8:	d413      	bmi.n	80046d2 <_printf_i+0x23a>
 80046aa:	68e0      	ldr	r0, [r4, #12]
 80046ac:	9b03      	ldr	r3, [sp, #12]
 80046ae:	4298      	cmp	r0, r3
 80046b0:	bfb8      	it	lt
 80046b2:	4618      	movlt	r0, r3
 80046b4:	e7a4      	b.n	8004600 <_printf_i+0x168>
 80046b6:	2301      	movs	r3, #1
 80046b8:	4632      	mov	r2, r6
 80046ba:	4649      	mov	r1, r9
 80046bc:	4640      	mov	r0, r8
 80046be:	47d0      	blx	sl
 80046c0:	3001      	adds	r0, #1
 80046c2:	d09b      	beq.n	80045fc <_printf_i+0x164>
 80046c4:	3501      	adds	r5, #1
 80046c6:	68e3      	ldr	r3, [r4, #12]
 80046c8:	9903      	ldr	r1, [sp, #12]
 80046ca:	1a5b      	subs	r3, r3, r1
 80046cc:	42ab      	cmp	r3, r5
 80046ce:	dcf2      	bgt.n	80046b6 <_printf_i+0x21e>
 80046d0:	e7eb      	b.n	80046aa <_printf_i+0x212>
 80046d2:	2500      	movs	r5, #0
 80046d4:	f104 0619 	add.w	r6, r4, #25
 80046d8:	e7f5      	b.n	80046c6 <_printf_i+0x22e>
 80046da:	bf00      	nop
 80046dc:	08008896 	.word	0x08008896
 80046e0:	080088a7 	.word	0x080088a7

080046e4 <_scanf_float>:
 80046e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80046e8:	b087      	sub	sp, #28
 80046ea:	4617      	mov	r7, r2
 80046ec:	9303      	str	r3, [sp, #12]
 80046ee:	688b      	ldr	r3, [r1, #8]
 80046f0:	1e5a      	subs	r2, r3, #1
 80046f2:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 80046f6:	bf83      	ittte	hi
 80046f8:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 80046fc:	195b      	addhi	r3, r3, r5
 80046fe:	9302      	strhi	r3, [sp, #8]
 8004700:	2300      	movls	r3, #0
 8004702:	bf86      	itte	hi
 8004704:	f240 135d 	movwhi	r3, #349	; 0x15d
 8004708:	608b      	strhi	r3, [r1, #8]
 800470a:	9302      	strls	r3, [sp, #8]
 800470c:	680b      	ldr	r3, [r1, #0]
 800470e:	468b      	mov	fp, r1
 8004710:	2500      	movs	r5, #0
 8004712:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 8004716:	f84b 3b1c 	str.w	r3, [fp], #28
 800471a:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800471e:	4680      	mov	r8, r0
 8004720:	460c      	mov	r4, r1
 8004722:	465e      	mov	r6, fp
 8004724:	46aa      	mov	sl, r5
 8004726:	46a9      	mov	r9, r5
 8004728:	9501      	str	r5, [sp, #4]
 800472a:	68a2      	ldr	r2, [r4, #8]
 800472c:	b152      	cbz	r2, 8004744 <_scanf_float+0x60>
 800472e:	683b      	ldr	r3, [r7, #0]
 8004730:	781b      	ldrb	r3, [r3, #0]
 8004732:	2b4e      	cmp	r3, #78	; 0x4e
 8004734:	d864      	bhi.n	8004800 <_scanf_float+0x11c>
 8004736:	2b40      	cmp	r3, #64	; 0x40
 8004738:	d83c      	bhi.n	80047b4 <_scanf_float+0xd0>
 800473a:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 800473e:	b2c8      	uxtb	r0, r1
 8004740:	280e      	cmp	r0, #14
 8004742:	d93a      	bls.n	80047ba <_scanf_float+0xd6>
 8004744:	f1b9 0f00 	cmp.w	r9, #0
 8004748:	d003      	beq.n	8004752 <_scanf_float+0x6e>
 800474a:	6823      	ldr	r3, [r4, #0]
 800474c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004750:	6023      	str	r3, [r4, #0]
 8004752:	f10a 3aff 	add.w	sl, sl, #4294967295
 8004756:	f1ba 0f01 	cmp.w	sl, #1
 800475a:	f200 8113 	bhi.w	8004984 <_scanf_float+0x2a0>
 800475e:	455e      	cmp	r6, fp
 8004760:	f200 8105 	bhi.w	800496e <_scanf_float+0x28a>
 8004764:	2501      	movs	r5, #1
 8004766:	4628      	mov	r0, r5
 8004768:	b007      	add	sp, #28
 800476a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800476e:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 8004772:	2a0d      	cmp	r2, #13
 8004774:	d8e6      	bhi.n	8004744 <_scanf_float+0x60>
 8004776:	a101      	add	r1, pc, #4	; (adr r1, 800477c <_scanf_float+0x98>)
 8004778:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800477c:	080048bb 	.word	0x080048bb
 8004780:	08004745 	.word	0x08004745
 8004784:	08004745 	.word	0x08004745
 8004788:	08004745 	.word	0x08004745
 800478c:	0800491b 	.word	0x0800491b
 8004790:	080048f3 	.word	0x080048f3
 8004794:	08004745 	.word	0x08004745
 8004798:	08004745 	.word	0x08004745
 800479c:	080048c9 	.word	0x080048c9
 80047a0:	08004745 	.word	0x08004745
 80047a4:	08004745 	.word	0x08004745
 80047a8:	08004745 	.word	0x08004745
 80047ac:	08004745 	.word	0x08004745
 80047b0:	08004881 	.word	0x08004881
 80047b4:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 80047b8:	e7db      	b.n	8004772 <_scanf_float+0x8e>
 80047ba:	290e      	cmp	r1, #14
 80047bc:	d8c2      	bhi.n	8004744 <_scanf_float+0x60>
 80047be:	a001      	add	r0, pc, #4	; (adr r0, 80047c4 <_scanf_float+0xe0>)
 80047c0:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 80047c4:	08004873 	.word	0x08004873
 80047c8:	08004745 	.word	0x08004745
 80047cc:	08004873 	.word	0x08004873
 80047d0:	08004907 	.word	0x08004907
 80047d4:	08004745 	.word	0x08004745
 80047d8:	08004821 	.word	0x08004821
 80047dc:	0800485d 	.word	0x0800485d
 80047e0:	0800485d 	.word	0x0800485d
 80047e4:	0800485d 	.word	0x0800485d
 80047e8:	0800485d 	.word	0x0800485d
 80047ec:	0800485d 	.word	0x0800485d
 80047f0:	0800485d 	.word	0x0800485d
 80047f4:	0800485d 	.word	0x0800485d
 80047f8:	0800485d 	.word	0x0800485d
 80047fc:	0800485d 	.word	0x0800485d
 8004800:	2b6e      	cmp	r3, #110	; 0x6e
 8004802:	d809      	bhi.n	8004818 <_scanf_float+0x134>
 8004804:	2b60      	cmp	r3, #96	; 0x60
 8004806:	d8b2      	bhi.n	800476e <_scanf_float+0x8a>
 8004808:	2b54      	cmp	r3, #84	; 0x54
 800480a:	d077      	beq.n	80048fc <_scanf_float+0x218>
 800480c:	2b59      	cmp	r3, #89	; 0x59
 800480e:	d199      	bne.n	8004744 <_scanf_float+0x60>
 8004810:	2d07      	cmp	r5, #7
 8004812:	d197      	bne.n	8004744 <_scanf_float+0x60>
 8004814:	2508      	movs	r5, #8
 8004816:	e029      	b.n	800486c <_scanf_float+0x188>
 8004818:	2b74      	cmp	r3, #116	; 0x74
 800481a:	d06f      	beq.n	80048fc <_scanf_float+0x218>
 800481c:	2b79      	cmp	r3, #121	; 0x79
 800481e:	e7f6      	b.n	800480e <_scanf_float+0x12a>
 8004820:	6821      	ldr	r1, [r4, #0]
 8004822:	05c8      	lsls	r0, r1, #23
 8004824:	d51a      	bpl.n	800485c <_scanf_float+0x178>
 8004826:	9b02      	ldr	r3, [sp, #8]
 8004828:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 800482c:	6021      	str	r1, [r4, #0]
 800482e:	f109 0901 	add.w	r9, r9, #1
 8004832:	b11b      	cbz	r3, 800483c <_scanf_float+0x158>
 8004834:	3b01      	subs	r3, #1
 8004836:	3201      	adds	r2, #1
 8004838:	9302      	str	r3, [sp, #8]
 800483a:	60a2      	str	r2, [r4, #8]
 800483c:	68a3      	ldr	r3, [r4, #8]
 800483e:	3b01      	subs	r3, #1
 8004840:	60a3      	str	r3, [r4, #8]
 8004842:	6923      	ldr	r3, [r4, #16]
 8004844:	3301      	adds	r3, #1
 8004846:	6123      	str	r3, [r4, #16]
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	3b01      	subs	r3, #1
 800484c:	2b00      	cmp	r3, #0
 800484e:	607b      	str	r3, [r7, #4]
 8004850:	f340 8084 	ble.w	800495c <_scanf_float+0x278>
 8004854:	683b      	ldr	r3, [r7, #0]
 8004856:	3301      	adds	r3, #1
 8004858:	603b      	str	r3, [r7, #0]
 800485a:	e766      	b.n	800472a <_scanf_float+0x46>
 800485c:	eb1a 0f05 	cmn.w	sl, r5
 8004860:	f47f af70 	bne.w	8004744 <_scanf_float+0x60>
 8004864:	6822      	ldr	r2, [r4, #0]
 8004866:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 800486a:	6022      	str	r2, [r4, #0]
 800486c:	f806 3b01 	strb.w	r3, [r6], #1
 8004870:	e7e4      	b.n	800483c <_scanf_float+0x158>
 8004872:	6822      	ldr	r2, [r4, #0]
 8004874:	0610      	lsls	r0, r2, #24
 8004876:	f57f af65 	bpl.w	8004744 <_scanf_float+0x60>
 800487a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800487e:	e7f4      	b.n	800486a <_scanf_float+0x186>
 8004880:	f1ba 0f00 	cmp.w	sl, #0
 8004884:	d10e      	bne.n	80048a4 <_scanf_float+0x1c0>
 8004886:	f1b9 0f00 	cmp.w	r9, #0
 800488a:	d10e      	bne.n	80048aa <_scanf_float+0x1c6>
 800488c:	6822      	ldr	r2, [r4, #0]
 800488e:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8004892:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8004896:	d108      	bne.n	80048aa <_scanf_float+0x1c6>
 8004898:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800489c:	6022      	str	r2, [r4, #0]
 800489e:	f04f 0a01 	mov.w	sl, #1
 80048a2:	e7e3      	b.n	800486c <_scanf_float+0x188>
 80048a4:	f1ba 0f02 	cmp.w	sl, #2
 80048a8:	d055      	beq.n	8004956 <_scanf_float+0x272>
 80048aa:	2d01      	cmp	r5, #1
 80048ac:	d002      	beq.n	80048b4 <_scanf_float+0x1d0>
 80048ae:	2d04      	cmp	r5, #4
 80048b0:	f47f af48 	bne.w	8004744 <_scanf_float+0x60>
 80048b4:	3501      	adds	r5, #1
 80048b6:	b2ed      	uxtb	r5, r5
 80048b8:	e7d8      	b.n	800486c <_scanf_float+0x188>
 80048ba:	f1ba 0f01 	cmp.w	sl, #1
 80048be:	f47f af41 	bne.w	8004744 <_scanf_float+0x60>
 80048c2:	f04f 0a02 	mov.w	sl, #2
 80048c6:	e7d1      	b.n	800486c <_scanf_float+0x188>
 80048c8:	b97d      	cbnz	r5, 80048ea <_scanf_float+0x206>
 80048ca:	f1b9 0f00 	cmp.w	r9, #0
 80048ce:	f47f af3c 	bne.w	800474a <_scanf_float+0x66>
 80048d2:	6822      	ldr	r2, [r4, #0]
 80048d4:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 80048d8:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 80048dc:	f47f af39 	bne.w	8004752 <_scanf_float+0x6e>
 80048e0:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 80048e4:	6022      	str	r2, [r4, #0]
 80048e6:	2501      	movs	r5, #1
 80048e8:	e7c0      	b.n	800486c <_scanf_float+0x188>
 80048ea:	2d03      	cmp	r5, #3
 80048ec:	d0e2      	beq.n	80048b4 <_scanf_float+0x1d0>
 80048ee:	2d05      	cmp	r5, #5
 80048f0:	e7de      	b.n	80048b0 <_scanf_float+0x1cc>
 80048f2:	2d02      	cmp	r5, #2
 80048f4:	f47f af26 	bne.w	8004744 <_scanf_float+0x60>
 80048f8:	2503      	movs	r5, #3
 80048fa:	e7b7      	b.n	800486c <_scanf_float+0x188>
 80048fc:	2d06      	cmp	r5, #6
 80048fe:	f47f af21 	bne.w	8004744 <_scanf_float+0x60>
 8004902:	2507      	movs	r5, #7
 8004904:	e7b2      	b.n	800486c <_scanf_float+0x188>
 8004906:	6822      	ldr	r2, [r4, #0]
 8004908:	0591      	lsls	r1, r2, #22
 800490a:	f57f af1b 	bpl.w	8004744 <_scanf_float+0x60>
 800490e:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 8004912:	6022      	str	r2, [r4, #0]
 8004914:	f8cd 9004 	str.w	r9, [sp, #4]
 8004918:	e7a8      	b.n	800486c <_scanf_float+0x188>
 800491a:	6822      	ldr	r2, [r4, #0]
 800491c:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 8004920:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8004924:	d006      	beq.n	8004934 <_scanf_float+0x250>
 8004926:	0550      	lsls	r0, r2, #21
 8004928:	f57f af0c 	bpl.w	8004744 <_scanf_float+0x60>
 800492c:	f1b9 0f00 	cmp.w	r9, #0
 8004930:	f43f af0f 	beq.w	8004752 <_scanf_float+0x6e>
 8004934:	0591      	lsls	r1, r2, #22
 8004936:	bf58      	it	pl
 8004938:	9901      	ldrpl	r1, [sp, #4]
 800493a:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800493e:	bf58      	it	pl
 8004940:	eba9 0101 	subpl.w	r1, r9, r1
 8004944:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 8004948:	bf58      	it	pl
 800494a:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800494e:	6022      	str	r2, [r4, #0]
 8004950:	f04f 0900 	mov.w	r9, #0
 8004954:	e78a      	b.n	800486c <_scanf_float+0x188>
 8004956:	f04f 0a03 	mov.w	sl, #3
 800495a:	e787      	b.n	800486c <_scanf_float+0x188>
 800495c:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8004960:	4639      	mov	r1, r7
 8004962:	4640      	mov	r0, r8
 8004964:	4798      	blx	r3
 8004966:	2800      	cmp	r0, #0
 8004968:	f43f aedf 	beq.w	800472a <_scanf_float+0x46>
 800496c:	e6ea      	b.n	8004744 <_scanf_float+0x60>
 800496e:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8004972:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8004976:	463a      	mov	r2, r7
 8004978:	4640      	mov	r0, r8
 800497a:	4798      	blx	r3
 800497c:	6923      	ldr	r3, [r4, #16]
 800497e:	3b01      	subs	r3, #1
 8004980:	6123      	str	r3, [r4, #16]
 8004982:	e6ec      	b.n	800475e <_scanf_float+0x7a>
 8004984:	1e6b      	subs	r3, r5, #1
 8004986:	2b06      	cmp	r3, #6
 8004988:	d825      	bhi.n	80049d6 <_scanf_float+0x2f2>
 800498a:	2d02      	cmp	r5, #2
 800498c:	d836      	bhi.n	80049fc <_scanf_float+0x318>
 800498e:	455e      	cmp	r6, fp
 8004990:	f67f aee8 	bls.w	8004764 <_scanf_float+0x80>
 8004994:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8004998:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800499c:	463a      	mov	r2, r7
 800499e:	4640      	mov	r0, r8
 80049a0:	4798      	blx	r3
 80049a2:	6923      	ldr	r3, [r4, #16]
 80049a4:	3b01      	subs	r3, #1
 80049a6:	6123      	str	r3, [r4, #16]
 80049a8:	e7f1      	b.n	800498e <_scanf_float+0x2aa>
 80049aa:	9802      	ldr	r0, [sp, #8]
 80049ac:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80049b0:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 80049b4:	9002      	str	r0, [sp, #8]
 80049b6:	463a      	mov	r2, r7
 80049b8:	4640      	mov	r0, r8
 80049ba:	4798      	blx	r3
 80049bc:	6923      	ldr	r3, [r4, #16]
 80049be:	3b01      	subs	r3, #1
 80049c0:	6123      	str	r3, [r4, #16]
 80049c2:	f10a 3aff 	add.w	sl, sl, #4294967295
 80049c6:	fa5f fa8a 	uxtb.w	sl, sl
 80049ca:	f1ba 0f02 	cmp.w	sl, #2
 80049ce:	d1ec      	bne.n	80049aa <_scanf_float+0x2c6>
 80049d0:	3d03      	subs	r5, #3
 80049d2:	b2ed      	uxtb	r5, r5
 80049d4:	1b76      	subs	r6, r6, r5
 80049d6:	6823      	ldr	r3, [r4, #0]
 80049d8:	05da      	lsls	r2, r3, #23
 80049da:	d52f      	bpl.n	8004a3c <_scanf_float+0x358>
 80049dc:	055b      	lsls	r3, r3, #21
 80049de:	d510      	bpl.n	8004a02 <_scanf_float+0x31e>
 80049e0:	455e      	cmp	r6, fp
 80049e2:	f67f aebf 	bls.w	8004764 <_scanf_float+0x80>
 80049e6:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80049ea:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80049ee:	463a      	mov	r2, r7
 80049f0:	4640      	mov	r0, r8
 80049f2:	4798      	blx	r3
 80049f4:	6923      	ldr	r3, [r4, #16]
 80049f6:	3b01      	subs	r3, #1
 80049f8:	6123      	str	r3, [r4, #16]
 80049fa:	e7f1      	b.n	80049e0 <_scanf_float+0x2fc>
 80049fc:	46aa      	mov	sl, r5
 80049fe:	9602      	str	r6, [sp, #8]
 8004a00:	e7df      	b.n	80049c2 <_scanf_float+0x2de>
 8004a02:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8004a06:	6923      	ldr	r3, [r4, #16]
 8004a08:	2965      	cmp	r1, #101	; 0x65
 8004a0a:	f103 33ff 	add.w	r3, r3, #4294967295
 8004a0e:	f106 35ff 	add.w	r5, r6, #4294967295
 8004a12:	6123      	str	r3, [r4, #16]
 8004a14:	d00c      	beq.n	8004a30 <_scanf_float+0x34c>
 8004a16:	2945      	cmp	r1, #69	; 0x45
 8004a18:	d00a      	beq.n	8004a30 <_scanf_float+0x34c>
 8004a1a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8004a1e:	463a      	mov	r2, r7
 8004a20:	4640      	mov	r0, r8
 8004a22:	4798      	blx	r3
 8004a24:	6923      	ldr	r3, [r4, #16]
 8004a26:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8004a2a:	3b01      	subs	r3, #1
 8004a2c:	1eb5      	subs	r5, r6, #2
 8004a2e:	6123      	str	r3, [r4, #16]
 8004a30:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8004a34:	463a      	mov	r2, r7
 8004a36:	4640      	mov	r0, r8
 8004a38:	4798      	blx	r3
 8004a3a:	462e      	mov	r6, r5
 8004a3c:	6825      	ldr	r5, [r4, #0]
 8004a3e:	f015 0510 	ands.w	r5, r5, #16
 8004a42:	d158      	bne.n	8004af6 <_scanf_float+0x412>
 8004a44:	7035      	strb	r5, [r6, #0]
 8004a46:	6823      	ldr	r3, [r4, #0]
 8004a48:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8004a4c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004a50:	d11c      	bne.n	8004a8c <_scanf_float+0x3a8>
 8004a52:	9b01      	ldr	r3, [sp, #4]
 8004a54:	454b      	cmp	r3, r9
 8004a56:	eba3 0209 	sub.w	r2, r3, r9
 8004a5a:	d124      	bne.n	8004aa6 <_scanf_float+0x3c2>
 8004a5c:	2200      	movs	r2, #0
 8004a5e:	4659      	mov	r1, fp
 8004a60:	4640      	mov	r0, r8
 8004a62:	f000 fe9b 	bl	800579c <_strtod_r>
 8004a66:	9b03      	ldr	r3, [sp, #12]
 8004a68:	6821      	ldr	r1, [r4, #0]
 8004a6a:	681b      	ldr	r3, [r3, #0]
 8004a6c:	f011 0f02 	tst.w	r1, #2
 8004a70:	ec57 6b10 	vmov	r6, r7, d0
 8004a74:	f103 0204 	add.w	r2, r3, #4
 8004a78:	d020      	beq.n	8004abc <_scanf_float+0x3d8>
 8004a7a:	9903      	ldr	r1, [sp, #12]
 8004a7c:	600a      	str	r2, [r1, #0]
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	e9c3 6700 	strd	r6, r7, [r3]
 8004a84:	68e3      	ldr	r3, [r4, #12]
 8004a86:	3301      	adds	r3, #1
 8004a88:	60e3      	str	r3, [r4, #12]
 8004a8a:	e66c      	b.n	8004766 <_scanf_float+0x82>
 8004a8c:	9b04      	ldr	r3, [sp, #16]
 8004a8e:	2b00      	cmp	r3, #0
 8004a90:	d0e4      	beq.n	8004a5c <_scanf_float+0x378>
 8004a92:	9905      	ldr	r1, [sp, #20]
 8004a94:	230a      	movs	r3, #10
 8004a96:	462a      	mov	r2, r5
 8004a98:	3101      	adds	r1, #1
 8004a9a:	4640      	mov	r0, r8
 8004a9c:	f000 ff08 	bl	80058b0 <_strtol_r>
 8004aa0:	9b04      	ldr	r3, [sp, #16]
 8004aa2:	9e05      	ldr	r6, [sp, #20]
 8004aa4:	1ac2      	subs	r2, r0, r3
 8004aa6:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8004aaa:	429e      	cmp	r6, r3
 8004aac:	bf28      	it	cs
 8004aae:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 8004ab2:	4912      	ldr	r1, [pc, #72]	; (8004afc <_scanf_float+0x418>)
 8004ab4:	4630      	mov	r0, r6
 8004ab6:	f000 f82b 	bl	8004b10 <siprintf>
 8004aba:	e7cf      	b.n	8004a5c <_scanf_float+0x378>
 8004abc:	f011 0f04 	tst.w	r1, #4
 8004ac0:	9903      	ldr	r1, [sp, #12]
 8004ac2:	600a      	str	r2, [r1, #0]
 8004ac4:	d1db      	bne.n	8004a7e <_scanf_float+0x39a>
 8004ac6:	f8d3 8000 	ldr.w	r8, [r3]
 8004aca:	ee10 2a10 	vmov	r2, s0
 8004ace:	ee10 0a10 	vmov	r0, s0
 8004ad2:	463b      	mov	r3, r7
 8004ad4:	4639      	mov	r1, r7
 8004ad6:	f7fc f831 	bl	8000b3c <__aeabi_dcmpun>
 8004ada:	b128      	cbz	r0, 8004ae8 <_scanf_float+0x404>
 8004adc:	4808      	ldr	r0, [pc, #32]	; (8004b00 <_scanf_float+0x41c>)
 8004ade:	f000 f811 	bl	8004b04 <nanf>
 8004ae2:	ed88 0a00 	vstr	s0, [r8]
 8004ae6:	e7cd      	b.n	8004a84 <_scanf_float+0x3a0>
 8004ae8:	4630      	mov	r0, r6
 8004aea:	4639      	mov	r1, r7
 8004aec:	f7fc f884 	bl	8000bf8 <__aeabi_d2f>
 8004af0:	f8c8 0000 	str.w	r0, [r8]
 8004af4:	e7c6      	b.n	8004a84 <_scanf_float+0x3a0>
 8004af6:	2500      	movs	r5, #0
 8004af8:	e635      	b.n	8004766 <_scanf_float+0x82>
 8004afa:	bf00      	nop
 8004afc:	080088b8 	.word	0x080088b8
 8004b00:	08008cd0 	.word	0x08008cd0

08004b04 <nanf>:
 8004b04:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8004b0c <nanf+0x8>
 8004b08:	4770      	bx	lr
 8004b0a:	bf00      	nop
 8004b0c:	7fc00000 	.word	0x7fc00000

08004b10 <siprintf>:
 8004b10:	b40e      	push	{r1, r2, r3}
 8004b12:	b500      	push	{lr}
 8004b14:	b09c      	sub	sp, #112	; 0x70
 8004b16:	ab1d      	add	r3, sp, #116	; 0x74
 8004b18:	9002      	str	r0, [sp, #8]
 8004b1a:	9006      	str	r0, [sp, #24]
 8004b1c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8004b20:	4809      	ldr	r0, [pc, #36]	; (8004b48 <siprintf+0x38>)
 8004b22:	9107      	str	r1, [sp, #28]
 8004b24:	9104      	str	r1, [sp, #16]
 8004b26:	4909      	ldr	r1, [pc, #36]	; (8004b4c <siprintf+0x3c>)
 8004b28:	f853 2b04 	ldr.w	r2, [r3], #4
 8004b2c:	9105      	str	r1, [sp, #20]
 8004b2e:	6800      	ldr	r0, [r0, #0]
 8004b30:	9301      	str	r3, [sp, #4]
 8004b32:	a902      	add	r1, sp, #8
 8004b34:	f002 fea4 	bl	8007880 <_svfiprintf_r>
 8004b38:	9b02      	ldr	r3, [sp, #8]
 8004b3a:	2200      	movs	r2, #0
 8004b3c:	701a      	strb	r2, [r3, #0]
 8004b3e:	b01c      	add	sp, #112	; 0x70
 8004b40:	f85d eb04 	ldr.w	lr, [sp], #4
 8004b44:	b003      	add	sp, #12
 8004b46:	4770      	bx	lr
 8004b48:	2000000c 	.word	0x2000000c
 8004b4c:	ffff0208 	.word	0xffff0208

08004b50 <sulp>:
 8004b50:	b570      	push	{r4, r5, r6, lr}
 8004b52:	4604      	mov	r4, r0
 8004b54:	460d      	mov	r5, r1
 8004b56:	ec45 4b10 	vmov	d0, r4, r5
 8004b5a:	4616      	mov	r6, r2
 8004b5c:	f002 fc2c 	bl	80073b8 <__ulp>
 8004b60:	ec51 0b10 	vmov	r0, r1, d0
 8004b64:	b17e      	cbz	r6, 8004b86 <sulp+0x36>
 8004b66:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8004b6a:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8004b6e:	2b00      	cmp	r3, #0
 8004b70:	dd09      	ble.n	8004b86 <sulp+0x36>
 8004b72:	051b      	lsls	r3, r3, #20
 8004b74:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8004b78:	2400      	movs	r4, #0
 8004b7a:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8004b7e:	4622      	mov	r2, r4
 8004b80:	462b      	mov	r3, r5
 8004b82:	f7fb fd41 	bl	8000608 <__aeabi_dmul>
 8004b86:	bd70      	pop	{r4, r5, r6, pc}

08004b88 <_strtod_l>:
 8004b88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004b8c:	b0a3      	sub	sp, #140	; 0x8c
 8004b8e:	461f      	mov	r7, r3
 8004b90:	2300      	movs	r3, #0
 8004b92:	931e      	str	r3, [sp, #120]	; 0x78
 8004b94:	4ba4      	ldr	r3, [pc, #656]	; (8004e28 <_strtod_l+0x2a0>)
 8004b96:	9219      	str	r2, [sp, #100]	; 0x64
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	9307      	str	r3, [sp, #28]
 8004b9c:	4604      	mov	r4, r0
 8004b9e:	4618      	mov	r0, r3
 8004ba0:	4688      	mov	r8, r1
 8004ba2:	f7fb fb1d 	bl	80001e0 <strlen>
 8004ba6:	f04f 0a00 	mov.w	sl, #0
 8004baa:	4605      	mov	r5, r0
 8004bac:	f04f 0b00 	mov.w	fp, #0
 8004bb0:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 8004bb4:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8004bb6:	781a      	ldrb	r2, [r3, #0]
 8004bb8:	2a2b      	cmp	r2, #43	; 0x2b
 8004bba:	d04c      	beq.n	8004c56 <_strtod_l+0xce>
 8004bbc:	d839      	bhi.n	8004c32 <_strtod_l+0xaa>
 8004bbe:	2a0d      	cmp	r2, #13
 8004bc0:	d832      	bhi.n	8004c28 <_strtod_l+0xa0>
 8004bc2:	2a08      	cmp	r2, #8
 8004bc4:	d832      	bhi.n	8004c2c <_strtod_l+0xa4>
 8004bc6:	2a00      	cmp	r2, #0
 8004bc8:	d03c      	beq.n	8004c44 <_strtod_l+0xbc>
 8004bca:	2300      	movs	r3, #0
 8004bcc:	930e      	str	r3, [sp, #56]	; 0x38
 8004bce:	9e1d      	ldr	r6, [sp, #116]	; 0x74
 8004bd0:	7833      	ldrb	r3, [r6, #0]
 8004bd2:	2b30      	cmp	r3, #48	; 0x30
 8004bd4:	f040 80b4 	bne.w	8004d40 <_strtod_l+0x1b8>
 8004bd8:	7873      	ldrb	r3, [r6, #1]
 8004bda:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8004bde:	2b58      	cmp	r3, #88	; 0x58
 8004be0:	d16c      	bne.n	8004cbc <_strtod_l+0x134>
 8004be2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004be4:	9301      	str	r3, [sp, #4]
 8004be6:	ab1e      	add	r3, sp, #120	; 0x78
 8004be8:	9702      	str	r7, [sp, #8]
 8004bea:	9300      	str	r3, [sp, #0]
 8004bec:	4a8f      	ldr	r2, [pc, #572]	; (8004e2c <_strtod_l+0x2a4>)
 8004bee:	ab1f      	add	r3, sp, #124	; 0x7c
 8004bf0:	a91d      	add	r1, sp, #116	; 0x74
 8004bf2:	4620      	mov	r0, r4
 8004bf4:	f001 fd40 	bl	8006678 <__gethex>
 8004bf8:	f010 0707 	ands.w	r7, r0, #7
 8004bfc:	4605      	mov	r5, r0
 8004bfe:	d005      	beq.n	8004c0c <_strtod_l+0x84>
 8004c00:	2f06      	cmp	r7, #6
 8004c02:	d12a      	bne.n	8004c5a <_strtod_l+0xd2>
 8004c04:	3601      	adds	r6, #1
 8004c06:	2300      	movs	r3, #0
 8004c08:	961d      	str	r6, [sp, #116]	; 0x74
 8004c0a:	930e      	str	r3, [sp, #56]	; 0x38
 8004c0c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8004c0e:	2b00      	cmp	r3, #0
 8004c10:	f040 8596 	bne.w	8005740 <_strtod_l+0xbb8>
 8004c14:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004c16:	b1db      	cbz	r3, 8004c50 <_strtod_l+0xc8>
 8004c18:	4652      	mov	r2, sl
 8004c1a:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8004c1e:	ec43 2b10 	vmov	d0, r2, r3
 8004c22:	b023      	add	sp, #140	; 0x8c
 8004c24:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004c28:	2a20      	cmp	r2, #32
 8004c2a:	d1ce      	bne.n	8004bca <_strtod_l+0x42>
 8004c2c:	3301      	adds	r3, #1
 8004c2e:	931d      	str	r3, [sp, #116]	; 0x74
 8004c30:	e7c0      	b.n	8004bb4 <_strtod_l+0x2c>
 8004c32:	2a2d      	cmp	r2, #45	; 0x2d
 8004c34:	d1c9      	bne.n	8004bca <_strtod_l+0x42>
 8004c36:	2201      	movs	r2, #1
 8004c38:	920e      	str	r2, [sp, #56]	; 0x38
 8004c3a:	1c5a      	adds	r2, r3, #1
 8004c3c:	921d      	str	r2, [sp, #116]	; 0x74
 8004c3e:	785b      	ldrb	r3, [r3, #1]
 8004c40:	2b00      	cmp	r3, #0
 8004c42:	d1c4      	bne.n	8004bce <_strtod_l+0x46>
 8004c44:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8004c46:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 8004c4a:	2b00      	cmp	r3, #0
 8004c4c:	f040 8576 	bne.w	800573c <_strtod_l+0xbb4>
 8004c50:	4652      	mov	r2, sl
 8004c52:	465b      	mov	r3, fp
 8004c54:	e7e3      	b.n	8004c1e <_strtod_l+0x96>
 8004c56:	2200      	movs	r2, #0
 8004c58:	e7ee      	b.n	8004c38 <_strtod_l+0xb0>
 8004c5a:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8004c5c:	b13a      	cbz	r2, 8004c6e <_strtod_l+0xe6>
 8004c5e:	2135      	movs	r1, #53	; 0x35
 8004c60:	a820      	add	r0, sp, #128	; 0x80
 8004c62:	f002 fcb4 	bl	80075ce <__copybits>
 8004c66:	991e      	ldr	r1, [sp, #120]	; 0x78
 8004c68:	4620      	mov	r0, r4
 8004c6a:	f002 f879 	bl	8006d60 <_Bfree>
 8004c6e:	3f01      	subs	r7, #1
 8004c70:	2f05      	cmp	r7, #5
 8004c72:	d807      	bhi.n	8004c84 <_strtod_l+0xfc>
 8004c74:	e8df f007 	tbb	[pc, r7]
 8004c78:	1d180b0e 	.word	0x1d180b0e
 8004c7c:	030e      	.short	0x030e
 8004c7e:	f04f 0b00 	mov.w	fp, #0
 8004c82:	46da      	mov	sl, fp
 8004c84:	0728      	lsls	r0, r5, #28
 8004c86:	d5c1      	bpl.n	8004c0c <_strtod_l+0x84>
 8004c88:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 8004c8c:	e7be      	b.n	8004c0c <_strtod_l+0x84>
 8004c8e:	e9dd ab20 	ldrd	sl, fp, [sp, #128]	; 0x80
 8004c92:	e7f7      	b.n	8004c84 <_strtod_l+0xfc>
 8004c94:	e9dd a320 	ldrd	sl, r3, [sp, #128]	; 0x80
 8004c98:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 8004c9a:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8004c9e:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8004ca2:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8004ca6:	e7ed      	b.n	8004c84 <_strtod_l+0xfc>
 8004ca8:	f8df b184 	ldr.w	fp, [pc, #388]	; 8004e30 <_strtod_l+0x2a8>
 8004cac:	f04f 0a00 	mov.w	sl, #0
 8004cb0:	e7e8      	b.n	8004c84 <_strtod_l+0xfc>
 8004cb2:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 8004cb6:	f04f 3aff 	mov.w	sl, #4294967295
 8004cba:	e7e3      	b.n	8004c84 <_strtod_l+0xfc>
 8004cbc:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8004cbe:	1c5a      	adds	r2, r3, #1
 8004cc0:	921d      	str	r2, [sp, #116]	; 0x74
 8004cc2:	785b      	ldrb	r3, [r3, #1]
 8004cc4:	2b30      	cmp	r3, #48	; 0x30
 8004cc6:	d0f9      	beq.n	8004cbc <_strtod_l+0x134>
 8004cc8:	2b00      	cmp	r3, #0
 8004cca:	d09f      	beq.n	8004c0c <_strtod_l+0x84>
 8004ccc:	2301      	movs	r3, #1
 8004cce:	f04f 0900 	mov.w	r9, #0
 8004cd2:	9304      	str	r3, [sp, #16]
 8004cd4:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8004cd6:	930a      	str	r3, [sp, #40]	; 0x28
 8004cd8:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 8004cdc:	464f      	mov	r7, r9
 8004cde:	220a      	movs	r2, #10
 8004ce0:	981d      	ldr	r0, [sp, #116]	; 0x74
 8004ce2:	7806      	ldrb	r6, [r0, #0]
 8004ce4:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 8004ce8:	b2d9      	uxtb	r1, r3
 8004cea:	2909      	cmp	r1, #9
 8004cec:	d92a      	bls.n	8004d44 <_strtod_l+0x1bc>
 8004cee:	9907      	ldr	r1, [sp, #28]
 8004cf0:	462a      	mov	r2, r5
 8004cf2:	f002 fedd 	bl	8007ab0 <strncmp>
 8004cf6:	b398      	cbz	r0, 8004d60 <_strtod_l+0x1d8>
 8004cf8:	2000      	movs	r0, #0
 8004cfa:	4633      	mov	r3, r6
 8004cfc:	463d      	mov	r5, r7
 8004cfe:	9007      	str	r0, [sp, #28]
 8004d00:	4602      	mov	r2, r0
 8004d02:	2b65      	cmp	r3, #101	; 0x65
 8004d04:	d001      	beq.n	8004d0a <_strtod_l+0x182>
 8004d06:	2b45      	cmp	r3, #69	; 0x45
 8004d08:	d118      	bne.n	8004d3c <_strtod_l+0x1b4>
 8004d0a:	b91d      	cbnz	r5, 8004d14 <_strtod_l+0x18c>
 8004d0c:	9b04      	ldr	r3, [sp, #16]
 8004d0e:	4303      	orrs	r3, r0
 8004d10:	d098      	beq.n	8004c44 <_strtod_l+0xbc>
 8004d12:	2500      	movs	r5, #0
 8004d14:	f8dd 8074 	ldr.w	r8, [sp, #116]	; 0x74
 8004d18:	f108 0301 	add.w	r3, r8, #1
 8004d1c:	931d      	str	r3, [sp, #116]	; 0x74
 8004d1e:	f898 3001 	ldrb.w	r3, [r8, #1]
 8004d22:	2b2b      	cmp	r3, #43	; 0x2b
 8004d24:	d075      	beq.n	8004e12 <_strtod_l+0x28a>
 8004d26:	2b2d      	cmp	r3, #45	; 0x2d
 8004d28:	d07b      	beq.n	8004e22 <_strtod_l+0x29a>
 8004d2a:	f04f 0c00 	mov.w	ip, #0
 8004d2e:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 8004d32:	2909      	cmp	r1, #9
 8004d34:	f240 8082 	bls.w	8004e3c <_strtod_l+0x2b4>
 8004d38:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 8004d3c:	2600      	movs	r6, #0
 8004d3e:	e09d      	b.n	8004e7c <_strtod_l+0x2f4>
 8004d40:	2300      	movs	r3, #0
 8004d42:	e7c4      	b.n	8004cce <_strtod_l+0x146>
 8004d44:	2f08      	cmp	r7, #8
 8004d46:	bfd8      	it	le
 8004d48:	9909      	ldrle	r1, [sp, #36]	; 0x24
 8004d4a:	f100 0001 	add.w	r0, r0, #1
 8004d4e:	bfda      	itte	le
 8004d50:	fb02 3301 	mlale	r3, r2, r1, r3
 8004d54:	9309      	strle	r3, [sp, #36]	; 0x24
 8004d56:	fb02 3909 	mlagt	r9, r2, r9, r3
 8004d5a:	3701      	adds	r7, #1
 8004d5c:	901d      	str	r0, [sp, #116]	; 0x74
 8004d5e:	e7bf      	b.n	8004ce0 <_strtod_l+0x158>
 8004d60:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8004d62:	195a      	adds	r2, r3, r5
 8004d64:	921d      	str	r2, [sp, #116]	; 0x74
 8004d66:	5d5b      	ldrb	r3, [r3, r5]
 8004d68:	2f00      	cmp	r7, #0
 8004d6a:	d037      	beq.n	8004ddc <_strtod_l+0x254>
 8004d6c:	9007      	str	r0, [sp, #28]
 8004d6e:	463d      	mov	r5, r7
 8004d70:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 8004d74:	2a09      	cmp	r2, #9
 8004d76:	d912      	bls.n	8004d9e <_strtod_l+0x216>
 8004d78:	2201      	movs	r2, #1
 8004d7a:	e7c2      	b.n	8004d02 <_strtod_l+0x17a>
 8004d7c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8004d7e:	1c5a      	adds	r2, r3, #1
 8004d80:	921d      	str	r2, [sp, #116]	; 0x74
 8004d82:	785b      	ldrb	r3, [r3, #1]
 8004d84:	3001      	adds	r0, #1
 8004d86:	2b30      	cmp	r3, #48	; 0x30
 8004d88:	d0f8      	beq.n	8004d7c <_strtod_l+0x1f4>
 8004d8a:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 8004d8e:	2a08      	cmp	r2, #8
 8004d90:	f200 84db 	bhi.w	800574a <_strtod_l+0xbc2>
 8004d94:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 8004d96:	9007      	str	r0, [sp, #28]
 8004d98:	2000      	movs	r0, #0
 8004d9a:	920a      	str	r2, [sp, #40]	; 0x28
 8004d9c:	4605      	mov	r5, r0
 8004d9e:	3b30      	subs	r3, #48	; 0x30
 8004da0:	f100 0201 	add.w	r2, r0, #1
 8004da4:	d014      	beq.n	8004dd0 <_strtod_l+0x248>
 8004da6:	9907      	ldr	r1, [sp, #28]
 8004da8:	4411      	add	r1, r2
 8004daa:	9107      	str	r1, [sp, #28]
 8004dac:	462a      	mov	r2, r5
 8004dae:	eb00 0e05 	add.w	lr, r0, r5
 8004db2:	210a      	movs	r1, #10
 8004db4:	4572      	cmp	r2, lr
 8004db6:	d113      	bne.n	8004de0 <_strtod_l+0x258>
 8004db8:	182a      	adds	r2, r5, r0
 8004dba:	2a08      	cmp	r2, #8
 8004dbc:	f105 0501 	add.w	r5, r5, #1
 8004dc0:	4405      	add	r5, r0
 8004dc2:	dc1c      	bgt.n	8004dfe <_strtod_l+0x276>
 8004dc4:	9909      	ldr	r1, [sp, #36]	; 0x24
 8004dc6:	220a      	movs	r2, #10
 8004dc8:	fb02 3301 	mla	r3, r2, r1, r3
 8004dcc:	9309      	str	r3, [sp, #36]	; 0x24
 8004dce:	2200      	movs	r2, #0
 8004dd0:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8004dd2:	1c59      	adds	r1, r3, #1
 8004dd4:	911d      	str	r1, [sp, #116]	; 0x74
 8004dd6:	785b      	ldrb	r3, [r3, #1]
 8004dd8:	4610      	mov	r0, r2
 8004dda:	e7c9      	b.n	8004d70 <_strtod_l+0x1e8>
 8004ddc:	4638      	mov	r0, r7
 8004dde:	e7d2      	b.n	8004d86 <_strtod_l+0x1fe>
 8004de0:	2a08      	cmp	r2, #8
 8004de2:	dc04      	bgt.n	8004dee <_strtod_l+0x266>
 8004de4:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8004de6:	434e      	muls	r6, r1
 8004de8:	9609      	str	r6, [sp, #36]	; 0x24
 8004dea:	3201      	adds	r2, #1
 8004dec:	e7e2      	b.n	8004db4 <_strtod_l+0x22c>
 8004dee:	f102 0c01 	add.w	ip, r2, #1
 8004df2:	f1bc 0f10 	cmp.w	ip, #16
 8004df6:	bfd8      	it	le
 8004df8:	fb01 f909 	mulle.w	r9, r1, r9
 8004dfc:	e7f5      	b.n	8004dea <_strtod_l+0x262>
 8004dfe:	2d10      	cmp	r5, #16
 8004e00:	bfdc      	itt	le
 8004e02:	220a      	movle	r2, #10
 8004e04:	fb02 3909 	mlale	r9, r2, r9, r3
 8004e08:	e7e1      	b.n	8004dce <_strtod_l+0x246>
 8004e0a:	2300      	movs	r3, #0
 8004e0c:	9307      	str	r3, [sp, #28]
 8004e0e:	2201      	movs	r2, #1
 8004e10:	e77c      	b.n	8004d0c <_strtod_l+0x184>
 8004e12:	f04f 0c00 	mov.w	ip, #0
 8004e16:	f108 0302 	add.w	r3, r8, #2
 8004e1a:	931d      	str	r3, [sp, #116]	; 0x74
 8004e1c:	f898 3002 	ldrb.w	r3, [r8, #2]
 8004e20:	e785      	b.n	8004d2e <_strtod_l+0x1a6>
 8004e22:	f04f 0c01 	mov.w	ip, #1
 8004e26:	e7f6      	b.n	8004e16 <_strtod_l+0x28e>
 8004e28:	08008b10 	.word	0x08008b10
 8004e2c:	080088c0 	.word	0x080088c0
 8004e30:	7ff00000 	.word	0x7ff00000
 8004e34:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8004e36:	1c59      	adds	r1, r3, #1
 8004e38:	911d      	str	r1, [sp, #116]	; 0x74
 8004e3a:	785b      	ldrb	r3, [r3, #1]
 8004e3c:	2b30      	cmp	r3, #48	; 0x30
 8004e3e:	d0f9      	beq.n	8004e34 <_strtod_l+0x2ac>
 8004e40:	f1a3 0131 	sub.w	r1, r3, #49	; 0x31
 8004e44:	2908      	cmp	r1, #8
 8004e46:	f63f af79 	bhi.w	8004d3c <_strtod_l+0x1b4>
 8004e4a:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 8004e4e:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8004e50:	9308      	str	r3, [sp, #32]
 8004e52:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8004e54:	1c59      	adds	r1, r3, #1
 8004e56:	911d      	str	r1, [sp, #116]	; 0x74
 8004e58:	785b      	ldrb	r3, [r3, #1]
 8004e5a:	f1a3 0630 	sub.w	r6, r3, #48	; 0x30
 8004e5e:	2e09      	cmp	r6, #9
 8004e60:	d937      	bls.n	8004ed2 <_strtod_l+0x34a>
 8004e62:	9e08      	ldr	r6, [sp, #32]
 8004e64:	1b89      	subs	r1, r1, r6
 8004e66:	2908      	cmp	r1, #8
 8004e68:	f644 661f 	movw	r6, #19999	; 0x4e1f
 8004e6c:	dc02      	bgt.n	8004e74 <_strtod_l+0x2ec>
 8004e6e:	4576      	cmp	r6, lr
 8004e70:	bfa8      	it	ge
 8004e72:	4676      	movge	r6, lr
 8004e74:	f1bc 0f00 	cmp.w	ip, #0
 8004e78:	d000      	beq.n	8004e7c <_strtod_l+0x2f4>
 8004e7a:	4276      	negs	r6, r6
 8004e7c:	2d00      	cmp	r5, #0
 8004e7e:	d14f      	bne.n	8004f20 <_strtod_l+0x398>
 8004e80:	9904      	ldr	r1, [sp, #16]
 8004e82:	4301      	orrs	r1, r0
 8004e84:	f47f aec2 	bne.w	8004c0c <_strtod_l+0x84>
 8004e88:	2a00      	cmp	r2, #0
 8004e8a:	f47f aedb 	bne.w	8004c44 <_strtod_l+0xbc>
 8004e8e:	2b69      	cmp	r3, #105	; 0x69
 8004e90:	d027      	beq.n	8004ee2 <_strtod_l+0x35a>
 8004e92:	dc24      	bgt.n	8004ede <_strtod_l+0x356>
 8004e94:	2b49      	cmp	r3, #73	; 0x49
 8004e96:	d024      	beq.n	8004ee2 <_strtod_l+0x35a>
 8004e98:	2b4e      	cmp	r3, #78	; 0x4e
 8004e9a:	f47f aed3 	bne.w	8004c44 <_strtod_l+0xbc>
 8004e9e:	499e      	ldr	r1, [pc, #632]	; (8005118 <_strtod_l+0x590>)
 8004ea0:	a81d      	add	r0, sp, #116	; 0x74
 8004ea2:	f001 fe41 	bl	8006b28 <__match>
 8004ea6:	2800      	cmp	r0, #0
 8004ea8:	f43f aecc 	beq.w	8004c44 <_strtod_l+0xbc>
 8004eac:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8004eae:	781b      	ldrb	r3, [r3, #0]
 8004eb0:	2b28      	cmp	r3, #40	; 0x28
 8004eb2:	d12d      	bne.n	8004f10 <_strtod_l+0x388>
 8004eb4:	4999      	ldr	r1, [pc, #612]	; (800511c <_strtod_l+0x594>)
 8004eb6:	aa20      	add	r2, sp, #128	; 0x80
 8004eb8:	a81d      	add	r0, sp, #116	; 0x74
 8004eba:	f001 fe49 	bl	8006b50 <__hexnan>
 8004ebe:	2805      	cmp	r0, #5
 8004ec0:	d126      	bne.n	8004f10 <_strtod_l+0x388>
 8004ec2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004ec4:	f8dd a080 	ldr.w	sl, [sp, #128]	; 0x80
 8004ec8:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 8004ecc:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 8004ed0:	e69c      	b.n	8004c0c <_strtod_l+0x84>
 8004ed2:	210a      	movs	r1, #10
 8004ed4:	fb01 3e0e 	mla	lr, r1, lr, r3
 8004ed8:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 8004edc:	e7b9      	b.n	8004e52 <_strtod_l+0x2ca>
 8004ede:	2b6e      	cmp	r3, #110	; 0x6e
 8004ee0:	e7db      	b.n	8004e9a <_strtod_l+0x312>
 8004ee2:	498f      	ldr	r1, [pc, #572]	; (8005120 <_strtod_l+0x598>)
 8004ee4:	a81d      	add	r0, sp, #116	; 0x74
 8004ee6:	f001 fe1f 	bl	8006b28 <__match>
 8004eea:	2800      	cmp	r0, #0
 8004eec:	f43f aeaa 	beq.w	8004c44 <_strtod_l+0xbc>
 8004ef0:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8004ef2:	498c      	ldr	r1, [pc, #560]	; (8005124 <_strtod_l+0x59c>)
 8004ef4:	3b01      	subs	r3, #1
 8004ef6:	a81d      	add	r0, sp, #116	; 0x74
 8004ef8:	931d      	str	r3, [sp, #116]	; 0x74
 8004efa:	f001 fe15 	bl	8006b28 <__match>
 8004efe:	b910      	cbnz	r0, 8004f06 <_strtod_l+0x37e>
 8004f00:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8004f02:	3301      	adds	r3, #1
 8004f04:	931d      	str	r3, [sp, #116]	; 0x74
 8004f06:	f8df b22c 	ldr.w	fp, [pc, #556]	; 8005134 <_strtod_l+0x5ac>
 8004f0a:	f04f 0a00 	mov.w	sl, #0
 8004f0e:	e67d      	b.n	8004c0c <_strtod_l+0x84>
 8004f10:	4885      	ldr	r0, [pc, #532]	; (8005128 <_strtod_l+0x5a0>)
 8004f12:	f002 fdb5 	bl	8007a80 <nan>
 8004f16:	ed8d 0b04 	vstr	d0, [sp, #16]
 8004f1a:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 8004f1e:	e675      	b.n	8004c0c <_strtod_l+0x84>
 8004f20:	9b07      	ldr	r3, [sp, #28]
 8004f22:	9809      	ldr	r0, [sp, #36]	; 0x24
 8004f24:	1af3      	subs	r3, r6, r3
 8004f26:	2f00      	cmp	r7, #0
 8004f28:	bf08      	it	eq
 8004f2a:	462f      	moveq	r7, r5
 8004f2c:	2d10      	cmp	r5, #16
 8004f2e:	9308      	str	r3, [sp, #32]
 8004f30:	46a8      	mov	r8, r5
 8004f32:	bfa8      	it	ge
 8004f34:	f04f 0810 	movge.w	r8, #16
 8004f38:	f7fb faec 	bl	8000514 <__aeabi_ui2d>
 8004f3c:	2d09      	cmp	r5, #9
 8004f3e:	4682      	mov	sl, r0
 8004f40:	468b      	mov	fp, r1
 8004f42:	dd13      	ble.n	8004f6c <_strtod_l+0x3e4>
 8004f44:	4b79      	ldr	r3, [pc, #484]	; (800512c <_strtod_l+0x5a4>)
 8004f46:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8004f4a:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 8004f4e:	f7fb fb5b 	bl	8000608 <__aeabi_dmul>
 8004f52:	4682      	mov	sl, r0
 8004f54:	4648      	mov	r0, r9
 8004f56:	468b      	mov	fp, r1
 8004f58:	f7fb fadc 	bl	8000514 <__aeabi_ui2d>
 8004f5c:	4602      	mov	r2, r0
 8004f5e:	460b      	mov	r3, r1
 8004f60:	4650      	mov	r0, sl
 8004f62:	4659      	mov	r1, fp
 8004f64:	f7fb f99a 	bl	800029c <__adddf3>
 8004f68:	4682      	mov	sl, r0
 8004f6a:	468b      	mov	fp, r1
 8004f6c:	2d0f      	cmp	r5, #15
 8004f6e:	dc38      	bgt.n	8004fe2 <_strtod_l+0x45a>
 8004f70:	9b08      	ldr	r3, [sp, #32]
 8004f72:	2b00      	cmp	r3, #0
 8004f74:	f43f ae4a 	beq.w	8004c0c <_strtod_l+0x84>
 8004f78:	dd24      	ble.n	8004fc4 <_strtod_l+0x43c>
 8004f7a:	2b16      	cmp	r3, #22
 8004f7c:	dc0b      	bgt.n	8004f96 <_strtod_l+0x40e>
 8004f7e:	4d6b      	ldr	r5, [pc, #428]	; (800512c <_strtod_l+0x5a4>)
 8004f80:	eb05 05c3 	add.w	r5, r5, r3, lsl #3
 8004f84:	e9d5 0100 	ldrd	r0, r1, [r5]
 8004f88:	4652      	mov	r2, sl
 8004f8a:	465b      	mov	r3, fp
 8004f8c:	f7fb fb3c 	bl	8000608 <__aeabi_dmul>
 8004f90:	4682      	mov	sl, r0
 8004f92:	468b      	mov	fp, r1
 8004f94:	e63a      	b.n	8004c0c <_strtod_l+0x84>
 8004f96:	9a08      	ldr	r2, [sp, #32]
 8004f98:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 8004f9c:	4293      	cmp	r3, r2
 8004f9e:	db20      	blt.n	8004fe2 <_strtod_l+0x45a>
 8004fa0:	4c62      	ldr	r4, [pc, #392]	; (800512c <_strtod_l+0x5a4>)
 8004fa2:	f1c5 050f 	rsb	r5, r5, #15
 8004fa6:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8004faa:	4652      	mov	r2, sl
 8004fac:	465b      	mov	r3, fp
 8004fae:	e9d1 0100 	ldrd	r0, r1, [r1]
 8004fb2:	f7fb fb29 	bl	8000608 <__aeabi_dmul>
 8004fb6:	9b08      	ldr	r3, [sp, #32]
 8004fb8:	1b5d      	subs	r5, r3, r5
 8004fba:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8004fbe:	e9d4 2300 	ldrd	r2, r3, [r4]
 8004fc2:	e7e3      	b.n	8004f8c <_strtod_l+0x404>
 8004fc4:	9b08      	ldr	r3, [sp, #32]
 8004fc6:	3316      	adds	r3, #22
 8004fc8:	db0b      	blt.n	8004fe2 <_strtod_l+0x45a>
 8004fca:	9b07      	ldr	r3, [sp, #28]
 8004fcc:	4a57      	ldr	r2, [pc, #348]	; (800512c <_strtod_l+0x5a4>)
 8004fce:	1b9e      	subs	r6, r3, r6
 8004fd0:	eb02 06c6 	add.w	r6, r2, r6, lsl #3
 8004fd4:	e9d6 2300 	ldrd	r2, r3, [r6]
 8004fd8:	4650      	mov	r0, sl
 8004fda:	4659      	mov	r1, fp
 8004fdc:	f7fb fc3e 	bl	800085c <__aeabi_ddiv>
 8004fe0:	e7d6      	b.n	8004f90 <_strtod_l+0x408>
 8004fe2:	9b08      	ldr	r3, [sp, #32]
 8004fe4:	eba5 0808 	sub.w	r8, r5, r8
 8004fe8:	4498      	add	r8, r3
 8004fea:	f1b8 0f00 	cmp.w	r8, #0
 8004fee:	dd71      	ble.n	80050d4 <_strtod_l+0x54c>
 8004ff0:	f018 030f 	ands.w	r3, r8, #15
 8004ff4:	d00a      	beq.n	800500c <_strtod_l+0x484>
 8004ff6:	494d      	ldr	r1, [pc, #308]	; (800512c <_strtod_l+0x5a4>)
 8004ff8:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8004ffc:	4652      	mov	r2, sl
 8004ffe:	465b      	mov	r3, fp
 8005000:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005004:	f7fb fb00 	bl	8000608 <__aeabi_dmul>
 8005008:	4682      	mov	sl, r0
 800500a:	468b      	mov	fp, r1
 800500c:	f038 080f 	bics.w	r8, r8, #15
 8005010:	d04d      	beq.n	80050ae <_strtod_l+0x526>
 8005012:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 8005016:	dd22      	ble.n	800505e <_strtod_l+0x4d6>
 8005018:	2500      	movs	r5, #0
 800501a:	462e      	mov	r6, r5
 800501c:	9509      	str	r5, [sp, #36]	; 0x24
 800501e:	9507      	str	r5, [sp, #28]
 8005020:	2322      	movs	r3, #34	; 0x22
 8005022:	f8df b110 	ldr.w	fp, [pc, #272]	; 8005134 <_strtod_l+0x5ac>
 8005026:	6023      	str	r3, [r4, #0]
 8005028:	f04f 0a00 	mov.w	sl, #0
 800502c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800502e:	2b00      	cmp	r3, #0
 8005030:	f43f adec 	beq.w	8004c0c <_strtod_l+0x84>
 8005034:	991e      	ldr	r1, [sp, #120]	; 0x78
 8005036:	4620      	mov	r0, r4
 8005038:	f001 fe92 	bl	8006d60 <_Bfree>
 800503c:	9907      	ldr	r1, [sp, #28]
 800503e:	4620      	mov	r0, r4
 8005040:	f001 fe8e 	bl	8006d60 <_Bfree>
 8005044:	4631      	mov	r1, r6
 8005046:	4620      	mov	r0, r4
 8005048:	f001 fe8a 	bl	8006d60 <_Bfree>
 800504c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800504e:	4620      	mov	r0, r4
 8005050:	f001 fe86 	bl	8006d60 <_Bfree>
 8005054:	4629      	mov	r1, r5
 8005056:	4620      	mov	r0, r4
 8005058:	f001 fe82 	bl	8006d60 <_Bfree>
 800505c:	e5d6      	b.n	8004c0c <_strtod_l+0x84>
 800505e:	2300      	movs	r3, #0
 8005060:	ea4f 1828 	mov.w	r8, r8, asr #4
 8005064:	4650      	mov	r0, sl
 8005066:	4659      	mov	r1, fp
 8005068:	4699      	mov	r9, r3
 800506a:	f1b8 0f01 	cmp.w	r8, #1
 800506e:	dc21      	bgt.n	80050b4 <_strtod_l+0x52c>
 8005070:	b10b      	cbz	r3, 8005076 <_strtod_l+0x4ee>
 8005072:	4682      	mov	sl, r0
 8005074:	468b      	mov	fp, r1
 8005076:	4b2e      	ldr	r3, [pc, #184]	; (8005130 <_strtod_l+0x5a8>)
 8005078:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 800507c:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 8005080:	4652      	mov	r2, sl
 8005082:	465b      	mov	r3, fp
 8005084:	e9d9 0100 	ldrd	r0, r1, [r9]
 8005088:	f7fb fabe 	bl	8000608 <__aeabi_dmul>
 800508c:	4b29      	ldr	r3, [pc, #164]	; (8005134 <_strtod_l+0x5ac>)
 800508e:	460a      	mov	r2, r1
 8005090:	400b      	ands	r3, r1
 8005092:	4929      	ldr	r1, [pc, #164]	; (8005138 <_strtod_l+0x5b0>)
 8005094:	428b      	cmp	r3, r1
 8005096:	4682      	mov	sl, r0
 8005098:	d8be      	bhi.n	8005018 <_strtod_l+0x490>
 800509a:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 800509e:	428b      	cmp	r3, r1
 80050a0:	bf86      	itte	hi
 80050a2:	f8df b098 	ldrhi.w	fp, [pc, #152]	; 800513c <_strtod_l+0x5b4>
 80050a6:	f04f 3aff 	movhi.w	sl, #4294967295
 80050aa:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 80050ae:	2300      	movs	r3, #0
 80050b0:	9304      	str	r3, [sp, #16]
 80050b2:	e081      	b.n	80051b8 <_strtod_l+0x630>
 80050b4:	f018 0f01 	tst.w	r8, #1
 80050b8:	d007      	beq.n	80050ca <_strtod_l+0x542>
 80050ba:	4b1d      	ldr	r3, [pc, #116]	; (8005130 <_strtod_l+0x5a8>)
 80050bc:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
 80050c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80050c4:	f7fb faa0 	bl	8000608 <__aeabi_dmul>
 80050c8:	2301      	movs	r3, #1
 80050ca:	f109 0901 	add.w	r9, r9, #1
 80050ce:	ea4f 0868 	mov.w	r8, r8, asr #1
 80050d2:	e7ca      	b.n	800506a <_strtod_l+0x4e2>
 80050d4:	d0eb      	beq.n	80050ae <_strtod_l+0x526>
 80050d6:	f1c8 0800 	rsb	r8, r8, #0
 80050da:	f018 020f 	ands.w	r2, r8, #15
 80050de:	d00a      	beq.n	80050f6 <_strtod_l+0x56e>
 80050e0:	4b12      	ldr	r3, [pc, #72]	; (800512c <_strtod_l+0x5a4>)
 80050e2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80050e6:	4650      	mov	r0, sl
 80050e8:	4659      	mov	r1, fp
 80050ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80050ee:	f7fb fbb5 	bl	800085c <__aeabi_ddiv>
 80050f2:	4682      	mov	sl, r0
 80050f4:	468b      	mov	fp, r1
 80050f6:	ea5f 1828 	movs.w	r8, r8, asr #4
 80050fa:	d0d8      	beq.n	80050ae <_strtod_l+0x526>
 80050fc:	f1b8 0f1f 	cmp.w	r8, #31
 8005100:	dd1e      	ble.n	8005140 <_strtod_l+0x5b8>
 8005102:	2500      	movs	r5, #0
 8005104:	462e      	mov	r6, r5
 8005106:	9509      	str	r5, [sp, #36]	; 0x24
 8005108:	9507      	str	r5, [sp, #28]
 800510a:	2322      	movs	r3, #34	; 0x22
 800510c:	f04f 0a00 	mov.w	sl, #0
 8005110:	f04f 0b00 	mov.w	fp, #0
 8005114:	6023      	str	r3, [r4, #0]
 8005116:	e789      	b.n	800502c <_strtod_l+0x4a4>
 8005118:	08008891 	.word	0x08008891
 800511c:	080088d4 	.word	0x080088d4
 8005120:	08008889 	.word	0x08008889
 8005124:	08008a14 	.word	0x08008a14
 8005128:	08008cd0 	.word	0x08008cd0
 800512c:	08008bb0 	.word	0x08008bb0
 8005130:	08008b88 	.word	0x08008b88
 8005134:	7ff00000 	.word	0x7ff00000
 8005138:	7ca00000 	.word	0x7ca00000
 800513c:	7fefffff 	.word	0x7fefffff
 8005140:	f018 0310 	ands.w	r3, r8, #16
 8005144:	bf18      	it	ne
 8005146:	236a      	movne	r3, #106	; 0x6a
 8005148:	f8df 93b4 	ldr.w	r9, [pc, #948]	; 8005500 <_strtod_l+0x978>
 800514c:	9304      	str	r3, [sp, #16]
 800514e:	4650      	mov	r0, sl
 8005150:	4659      	mov	r1, fp
 8005152:	2300      	movs	r3, #0
 8005154:	f018 0f01 	tst.w	r8, #1
 8005158:	d004      	beq.n	8005164 <_strtod_l+0x5dc>
 800515a:	e9d9 2300 	ldrd	r2, r3, [r9]
 800515e:	f7fb fa53 	bl	8000608 <__aeabi_dmul>
 8005162:	2301      	movs	r3, #1
 8005164:	ea5f 0868 	movs.w	r8, r8, asr #1
 8005168:	f109 0908 	add.w	r9, r9, #8
 800516c:	d1f2      	bne.n	8005154 <_strtod_l+0x5cc>
 800516e:	b10b      	cbz	r3, 8005174 <_strtod_l+0x5ec>
 8005170:	4682      	mov	sl, r0
 8005172:	468b      	mov	fp, r1
 8005174:	9b04      	ldr	r3, [sp, #16]
 8005176:	b1bb      	cbz	r3, 80051a8 <_strtod_l+0x620>
 8005178:	f3cb 530a 	ubfx	r3, fp, #20, #11
 800517c:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8005180:	2b00      	cmp	r3, #0
 8005182:	4659      	mov	r1, fp
 8005184:	dd10      	ble.n	80051a8 <_strtod_l+0x620>
 8005186:	2b1f      	cmp	r3, #31
 8005188:	f340 8128 	ble.w	80053dc <_strtod_l+0x854>
 800518c:	2b34      	cmp	r3, #52	; 0x34
 800518e:	bfde      	ittt	le
 8005190:	3b20      	suble	r3, #32
 8005192:	f04f 32ff 	movle.w	r2, #4294967295
 8005196:	fa02 f303 	lslle.w	r3, r2, r3
 800519a:	f04f 0a00 	mov.w	sl, #0
 800519e:	bfcc      	ite	gt
 80051a0:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 80051a4:	ea03 0b01 	andle.w	fp, r3, r1
 80051a8:	2200      	movs	r2, #0
 80051aa:	2300      	movs	r3, #0
 80051ac:	4650      	mov	r0, sl
 80051ae:	4659      	mov	r1, fp
 80051b0:	f7fb fc92 	bl	8000ad8 <__aeabi_dcmpeq>
 80051b4:	2800      	cmp	r0, #0
 80051b6:	d1a4      	bne.n	8005102 <_strtod_l+0x57a>
 80051b8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80051ba:	9300      	str	r3, [sp, #0]
 80051bc:	990a      	ldr	r1, [sp, #40]	; 0x28
 80051be:	462b      	mov	r3, r5
 80051c0:	463a      	mov	r2, r7
 80051c2:	4620      	mov	r0, r4
 80051c4:	f001 fe38 	bl	8006e38 <__s2b>
 80051c8:	9009      	str	r0, [sp, #36]	; 0x24
 80051ca:	2800      	cmp	r0, #0
 80051cc:	f43f af24 	beq.w	8005018 <_strtod_l+0x490>
 80051d0:	9b07      	ldr	r3, [sp, #28]
 80051d2:	1b9e      	subs	r6, r3, r6
 80051d4:	9b08      	ldr	r3, [sp, #32]
 80051d6:	2b00      	cmp	r3, #0
 80051d8:	bfb4      	ite	lt
 80051da:	4633      	movlt	r3, r6
 80051dc:	2300      	movge	r3, #0
 80051de:	9310      	str	r3, [sp, #64]	; 0x40
 80051e0:	9b08      	ldr	r3, [sp, #32]
 80051e2:	2500      	movs	r5, #0
 80051e4:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 80051e8:	9318      	str	r3, [sp, #96]	; 0x60
 80051ea:	462e      	mov	r6, r5
 80051ec:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80051ee:	4620      	mov	r0, r4
 80051f0:	6859      	ldr	r1, [r3, #4]
 80051f2:	f001 fd75 	bl	8006ce0 <_Balloc>
 80051f6:	9007      	str	r0, [sp, #28]
 80051f8:	2800      	cmp	r0, #0
 80051fa:	f43f af11 	beq.w	8005020 <_strtod_l+0x498>
 80051fe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005200:	691a      	ldr	r2, [r3, #16]
 8005202:	3202      	adds	r2, #2
 8005204:	f103 010c 	add.w	r1, r3, #12
 8005208:	0092      	lsls	r2, r2, #2
 800520a:	300c      	adds	r0, #12
 800520c:	f001 fd5a 	bl	8006cc4 <memcpy>
 8005210:	ec4b ab10 	vmov	d0, sl, fp
 8005214:	aa20      	add	r2, sp, #128	; 0x80
 8005216:	a91f      	add	r1, sp, #124	; 0x7c
 8005218:	4620      	mov	r0, r4
 800521a:	e9cd ab0a 	strd	sl, fp, [sp, #40]	; 0x28
 800521e:	f002 f947 	bl	80074b0 <__d2b>
 8005222:	901e      	str	r0, [sp, #120]	; 0x78
 8005224:	2800      	cmp	r0, #0
 8005226:	f43f aefb 	beq.w	8005020 <_strtod_l+0x498>
 800522a:	2101      	movs	r1, #1
 800522c:	4620      	mov	r0, r4
 800522e:	f001 fe9d 	bl	8006f6c <__i2b>
 8005232:	4606      	mov	r6, r0
 8005234:	2800      	cmp	r0, #0
 8005236:	f43f aef3 	beq.w	8005020 <_strtod_l+0x498>
 800523a:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800523c:	9904      	ldr	r1, [sp, #16]
 800523e:	2b00      	cmp	r3, #0
 8005240:	bfab      	itete	ge
 8005242:	9a10      	ldrge	r2, [sp, #64]	; 0x40
 8005244:	9a18      	ldrlt	r2, [sp, #96]	; 0x60
 8005246:	9f18      	ldrge	r7, [sp, #96]	; 0x60
 8005248:	f8dd 9040 	ldrlt.w	r9, [sp, #64]	; 0x40
 800524c:	bfac      	ite	ge
 800524e:	eb03 0902 	addge.w	r9, r3, r2
 8005252:	1ad7      	sublt	r7, r2, r3
 8005254:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8005256:	eba3 0801 	sub.w	r8, r3, r1
 800525a:	4490      	add	r8, r2
 800525c:	4ba3      	ldr	r3, [pc, #652]	; (80054ec <_strtod_l+0x964>)
 800525e:	f108 38ff 	add.w	r8, r8, #4294967295
 8005262:	4598      	cmp	r8, r3
 8005264:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8005268:	f280 80cc 	bge.w	8005404 <_strtod_l+0x87c>
 800526c:	eba3 0308 	sub.w	r3, r3, r8
 8005270:	2b1f      	cmp	r3, #31
 8005272:	eba2 0203 	sub.w	r2, r2, r3
 8005276:	f04f 0101 	mov.w	r1, #1
 800527a:	f300 80b6 	bgt.w	80053ea <_strtod_l+0x862>
 800527e:	fa01 f303 	lsl.w	r3, r1, r3
 8005282:	9311      	str	r3, [sp, #68]	; 0x44
 8005284:	2300      	movs	r3, #0
 8005286:	930c      	str	r3, [sp, #48]	; 0x30
 8005288:	eb09 0802 	add.w	r8, r9, r2
 800528c:	9b04      	ldr	r3, [sp, #16]
 800528e:	45c1      	cmp	r9, r8
 8005290:	4417      	add	r7, r2
 8005292:	441f      	add	r7, r3
 8005294:	464b      	mov	r3, r9
 8005296:	bfa8      	it	ge
 8005298:	4643      	movge	r3, r8
 800529a:	42bb      	cmp	r3, r7
 800529c:	bfa8      	it	ge
 800529e:	463b      	movge	r3, r7
 80052a0:	2b00      	cmp	r3, #0
 80052a2:	bfc2      	ittt	gt
 80052a4:	eba8 0803 	subgt.w	r8, r8, r3
 80052a8:	1aff      	subgt	r7, r7, r3
 80052aa:	eba9 0903 	subgt.w	r9, r9, r3
 80052ae:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80052b0:	2b00      	cmp	r3, #0
 80052b2:	dd17      	ble.n	80052e4 <_strtod_l+0x75c>
 80052b4:	4631      	mov	r1, r6
 80052b6:	461a      	mov	r2, r3
 80052b8:	4620      	mov	r0, r4
 80052ba:	f001 ff13 	bl	80070e4 <__pow5mult>
 80052be:	4606      	mov	r6, r0
 80052c0:	2800      	cmp	r0, #0
 80052c2:	f43f aead 	beq.w	8005020 <_strtod_l+0x498>
 80052c6:	4601      	mov	r1, r0
 80052c8:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 80052ca:	4620      	mov	r0, r4
 80052cc:	f001 fe64 	bl	8006f98 <__multiply>
 80052d0:	900f      	str	r0, [sp, #60]	; 0x3c
 80052d2:	2800      	cmp	r0, #0
 80052d4:	f43f aea4 	beq.w	8005020 <_strtod_l+0x498>
 80052d8:	991e      	ldr	r1, [sp, #120]	; 0x78
 80052da:	4620      	mov	r0, r4
 80052dc:	f001 fd40 	bl	8006d60 <_Bfree>
 80052e0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80052e2:	931e      	str	r3, [sp, #120]	; 0x78
 80052e4:	f1b8 0f00 	cmp.w	r8, #0
 80052e8:	f300 8091 	bgt.w	800540e <_strtod_l+0x886>
 80052ec:	9b08      	ldr	r3, [sp, #32]
 80052ee:	2b00      	cmp	r3, #0
 80052f0:	dd08      	ble.n	8005304 <_strtod_l+0x77c>
 80052f2:	9a18      	ldr	r2, [sp, #96]	; 0x60
 80052f4:	9907      	ldr	r1, [sp, #28]
 80052f6:	4620      	mov	r0, r4
 80052f8:	f001 fef4 	bl	80070e4 <__pow5mult>
 80052fc:	9007      	str	r0, [sp, #28]
 80052fe:	2800      	cmp	r0, #0
 8005300:	f43f ae8e 	beq.w	8005020 <_strtod_l+0x498>
 8005304:	2f00      	cmp	r7, #0
 8005306:	dd08      	ble.n	800531a <_strtod_l+0x792>
 8005308:	9907      	ldr	r1, [sp, #28]
 800530a:	463a      	mov	r2, r7
 800530c:	4620      	mov	r0, r4
 800530e:	f001 ff43 	bl	8007198 <__lshift>
 8005312:	9007      	str	r0, [sp, #28]
 8005314:	2800      	cmp	r0, #0
 8005316:	f43f ae83 	beq.w	8005020 <_strtod_l+0x498>
 800531a:	f1b9 0f00 	cmp.w	r9, #0
 800531e:	dd08      	ble.n	8005332 <_strtod_l+0x7aa>
 8005320:	4631      	mov	r1, r6
 8005322:	464a      	mov	r2, r9
 8005324:	4620      	mov	r0, r4
 8005326:	f001 ff37 	bl	8007198 <__lshift>
 800532a:	4606      	mov	r6, r0
 800532c:	2800      	cmp	r0, #0
 800532e:	f43f ae77 	beq.w	8005020 <_strtod_l+0x498>
 8005332:	9a07      	ldr	r2, [sp, #28]
 8005334:	991e      	ldr	r1, [sp, #120]	; 0x78
 8005336:	4620      	mov	r0, r4
 8005338:	f001 ffb6 	bl	80072a8 <__mdiff>
 800533c:	4605      	mov	r5, r0
 800533e:	2800      	cmp	r0, #0
 8005340:	f43f ae6e 	beq.w	8005020 <_strtod_l+0x498>
 8005344:	68c3      	ldr	r3, [r0, #12]
 8005346:	930f      	str	r3, [sp, #60]	; 0x3c
 8005348:	2300      	movs	r3, #0
 800534a:	60c3      	str	r3, [r0, #12]
 800534c:	4631      	mov	r1, r6
 800534e:	f001 ff8f 	bl	8007270 <__mcmp>
 8005352:	2800      	cmp	r0, #0
 8005354:	da65      	bge.n	8005422 <_strtod_l+0x89a>
 8005356:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8005358:	ea53 030a 	orrs.w	r3, r3, sl
 800535c:	f040 8087 	bne.w	800546e <_strtod_l+0x8e6>
 8005360:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8005364:	2b00      	cmp	r3, #0
 8005366:	f040 8082 	bne.w	800546e <_strtod_l+0x8e6>
 800536a:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800536e:	0d1b      	lsrs	r3, r3, #20
 8005370:	051b      	lsls	r3, r3, #20
 8005372:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8005376:	d97a      	bls.n	800546e <_strtod_l+0x8e6>
 8005378:	696b      	ldr	r3, [r5, #20]
 800537a:	b913      	cbnz	r3, 8005382 <_strtod_l+0x7fa>
 800537c:	692b      	ldr	r3, [r5, #16]
 800537e:	2b01      	cmp	r3, #1
 8005380:	dd75      	ble.n	800546e <_strtod_l+0x8e6>
 8005382:	4629      	mov	r1, r5
 8005384:	2201      	movs	r2, #1
 8005386:	4620      	mov	r0, r4
 8005388:	f001 ff06 	bl	8007198 <__lshift>
 800538c:	4631      	mov	r1, r6
 800538e:	4605      	mov	r5, r0
 8005390:	f001 ff6e 	bl	8007270 <__mcmp>
 8005394:	2800      	cmp	r0, #0
 8005396:	dd6a      	ble.n	800546e <_strtod_l+0x8e6>
 8005398:	9904      	ldr	r1, [sp, #16]
 800539a:	4a55      	ldr	r2, [pc, #340]	; (80054f0 <_strtod_l+0x968>)
 800539c:	465b      	mov	r3, fp
 800539e:	2900      	cmp	r1, #0
 80053a0:	f000 8085 	beq.w	80054ae <_strtod_l+0x926>
 80053a4:	ea02 010b 	and.w	r1, r2, fp
 80053a8:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 80053ac:	dc7f      	bgt.n	80054ae <_strtod_l+0x926>
 80053ae:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 80053b2:	f77f aeaa 	ble.w	800510a <_strtod_l+0x582>
 80053b6:	4a4f      	ldr	r2, [pc, #316]	; (80054f4 <_strtod_l+0x96c>)
 80053b8:	2300      	movs	r3, #0
 80053ba:	e9cd 3216 	strd	r3, r2, [sp, #88]	; 0x58
 80053be:	4650      	mov	r0, sl
 80053c0:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
 80053c4:	4659      	mov	r1, fp
 80053c6:	f7fb f91f 	bl	8000608 <__aeabi_dmul>
 80053ca:	460b      	mov	r3, r1
 80053cc:	4303      	orrs	r3, r0
 80053ce:	bf08      	it	eq
 80053d0:	2322      	moveq	r3, #34	; 0x22
 80053d2:	4682      	mov	sl, r0
 80053d4:	468b      	mov	fp, r1
 80053d6:	bf08      	it	eq
 80053d8:	6023      	streq	r3, [r4, #0]
 80053da:	e62b      	b.n	8005034 <_strtod_l+0x4ac>
 80053dc:	f04f 32ff 	mov.w	r2, #4294967295
 80053e0:	fa02 f303 	lsl.w	r3, r2, r3
 80053e4:	ea03 0a0a 	and.w	sl, r3, sl
 80053e8:	e6de      	b.n	80051a8 <_strtod_l+0x620>
 80053ea:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 80053ee:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 80053f2:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 80053f6:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 80053fa:	fa01 f308 	lsl.w	r3, r1, r8
 80053fe:	930c      	str	r3, [sp, #48]	; 0x30
 8005400:	9111      	str	r1, [sp, #68]	; 0x44
 8005402:	e741      	b.n	8005288 <_strtod_l+0x700>
 8005404:	2300      	movs	r3, #0
 8005406:	930c      	str	r3, [sp, #48]	; 0x30
 8005408:	2301      	movs	r3, #1
 800540a:	9311      	str	r3, [sp, #68]	; 0x44
 800540c:	e73c      	b.n	8005288 <_strtod_l+0x700>
 800540e:	991e      	ldr	r1, [sp, #120]	; 0x78
 8005410:	4642      	mov	r2, r8
 8005412:	4620      	mov	r0, r4
 8005414:	f001 fec0 	bl	8007198 <__lshift>
 8005418:	901e      	str	r0, [sp, #120]	; 0x78
 800541a:	2800      	cmp	r0, #0
 800541c:	f47f af66 	bne.w	80052ec <_strtod_l+0x764>
 8005420:	e5fe      	b.n	8005020 <_strtod_l+0x498>
 8005422:	465f      	mov	r7, fp
 8005424:	d16e      	bne.n	8005504 <_strtod_l+0x97c>
 8005426:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8005428:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800542c:	b342      	cbz	r2, 8005480 <_strtod_l+0x8f8>
 800542e:	4a32      	ldr	r2, [pc, #200]	; (80054f8 <_strtod_l+0x970>)
 8005430:	4293      	cmp	r3, r2
 8005432:	d128      	bne.n	8005486 <_strtod_l+0x8fe>
 8005434:	9b04      	ldr	r3, [sp, #16]
 8005436:	4650      	mov	r0, sl
 8005438:	b1eb      	cbz	r3, 8005476 <_strtod_l+0x8ee>
 800543a:	4a2d      	ldr	r2, [pc, #180]	; (80054f0 <_strtod_l+0x968>)
 800543c:	403a      	ands	r2, r7
 800543e:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 8005442:	f04f 31ff 	mov.w	r1, #4294967295
 8005446:	d819      	bhi.n	800547c <_strtod_l+0x8f4>
 8005448:	0d12      	lsrs	r2, r2, #20
 800544a:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 800544e:	fa01 f303 	lsl.w	r3, r1, r3
 8005452:	4298      	cmp	r0, r3
 8005454:	d117      	bne.n	8005486 <_strtod_l+0x8fe>
 8005456:	4b29      	ldr	r3, [pc, #164]	; (80054fc <_strtod_l+0x974>)
 8005458:	429f      	cmp	r7, r3
 800545a:	d102      	bne.n	8005462 <_strtod_l+0x8da>
 800545c:	3001      	adds	r0, #1
 800545e:	f43f addf 	beq.w	8005020 <_strtod_l+0x498>
 8005462:	4b23      	ldr	r3, [pc, #140]	; (80054f0 <_strtod_l+0x968>)
 8005464:	403b      	ands	r3, r7
 8005466:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 800546a:	f04f 0a00 	mov.w	sl, #0
 800546e:	9b04      	ldr	r3, [sp, #16]
 8005470:	2b00      	cmp	r3, #0
 8005472:	d1a0      	bne.n	80053b6 <_strtod_l+0x82e>
 8005474:	e5de      	b.n	8005034 <_strtod_l+0x4ac>
 8005476:	f04f 33ff 	mov.w	r3, #4294967295
 800547a:	e7ea      	b.n	8005452 <_strtod_l+0x8ca>
 800547c:	460b      	mov	r3, r1
 800547e:	e7e8      	b.n	8005452 <_strtod_l+0x8ca>
 8005480:	ea53 030a 	orrs.w	r3, r3, sl
 8005484:	d088      	beq.n	8005398 <_strtod_l+0x810>
 8005486:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005488:	b1db      	cbz	r3, 80054c2 <_strtod_l+0x93a>
 800548a:	423b      	tst	r3, r7
 800548c:	d0ef      	beq.n	800546e <_strtod_l+0x8e6>
 800548e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8005490:	9a04      	ldr	r2, [sp, #16]
 8005492:	4650      	mov	r0, sl
 8005494:	4659      	mov	r1, fp
 8005496:	b1c3      	cbz	r3, 80054ca <_strtod_l+0x942>
 8005498:	f7ff fb5a 	bl	8004b50 <sulp>
 800549c:	4602      	mov	r2, r0
 800549e:	460b      	mov	r3, r1
 80054a0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80054a4:	f7fa fefa 	bl	800029c <__adddf3>
 80054a8:	4682      	mov	sl, r0
 80054aa:	468b      	mov	fp, r1
 80054ac:	e7df      	b.n	800546e <_strtod_l+0x8e6>
 80054ae:	4013      	ands	r3, r2
 80054b0:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 80054b4:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 80054b8:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 80054bc:	f04f 3aff 	mov.w	sl, #4294967295
 80054c0:	e7d5      	b.n	800546e <_strtod_l+0x8e6>
 80054c2:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80054c4:	ea13 0f0a 	tst.w	r3, sl
 80054c8:	e7e0      	b.n	800548c <_strtod_l+0x904>
 80054ca:	f7ff fb41 	bl	8004b50 <sulp>
 80054ce:	4602      	mov	r2, r0
 80054d0:	460b      	mov	r3, r1
 80054d2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80054d6:	f7fa fedf 	bl	8000298 <__aeabi_dsub>
 80054da:	2200      	movs	r2, #0
 80054dc:	2300      	movs	r3, #0
 80054de:	4682      	mov	sl, r0
 80054e0:	468b      	mov	fp, r1
 80054e2:	f7fb faf9 	bl	8000ad8 <__aeabi_dcmpeq>
 80054e6:	2800      	cmp	r0, #0
 80054e8:	d0c1      	beq.n	800546e <_strtod_l+0x8e6>
 80054ea:	e60e      	b.n	800510a <_strtod_l+0x582>
 80054ec:	fffffc02 	.word	0xfffffc02
 80054f0:	7ff00000 	.word	0x7ff00000
 80054f4:	39500000 	.word	0x39500000
 80054f8:	000fffff 	.word	0x000fffff
 80054fc:	7fefffff 	.word	0x7fefffff
 8005500:	080088e8 	.word	0x080088e8
 8005504:	4631      	mov	r1, r6
 8005506:	4628      	mov	r0, r5
 8005508:	f002 f82e 	bl	8007568 <__ratio>
 800550c:	ec59 8b10 	vmov	r8, r9, d0
 8005510:	ee10 0a10 	vmov	r0, s0
 8005514:	2200      	movs	r2, #0
 8005516:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800551a:	4649      	mov	r1, r9
 800551c:	f7fb faf0 	bl	8000b00 <__aeabi_dcmple>
 8005520:	2800      	cmp	r0, #0
 8005522:	d07c      	beq.n	800561e <_strtod_l+0xa96>
 8005524:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8005526:	2b00      	cmp	r3, #0
 8005528:	d04c      	beq.n	80055c4 <_strtod_l+0xa3c>
 800552a:	4b95      	ldr	r3, [pc, #596]	; (8005780 <_strtod_l+0xbf8>)
 800552c:	2200      	movs	r2, #0
 800552e:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 8005532:	f8df 924c 	ldr.w	r9, [pc, #588]	; 8005780 <_strtod_l+0xbf8>
 8005536:	f04f 0800 	mov.w	r8, #0
 800553a:	4b92      	ldr	r3, [pc, #584]	; (8005784 <_strtod_l+0xbfc>)
 800553c:	403b      	ands	r3, r7
 800553e:	9311      	str	r3, [sp, #68]	; 0x44
 8005540:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8005542:	4b91      	ldr	r3, [pc, #580]	; (8005788 <_strtod_l+0xc00>)
 8005544:	429a      	cmp	r2, r3
 8005546:	f040 80b2 	bne.w	80056ae <_strtod_l+0xb26>
 800554a:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800554e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8005552:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 8005556:	ec4b ab10 	vmov	d0, sl, fp
 800555a:	e9cd 2316 	strd	r2, r3, [sp, #88]	; 0x58
 800555e:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8005562:	f001 ff29 	bl	80073b8 <__ulp>
 8005566:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800556a:	ec53 2b10 	vmov	r2, r3, d0
 800556e:	f7fb f84b 	bl	8000608 <__aeabi_dmul>
 8005572:	4652      	mov	r2, sl
 8005574:	465b      	mov	r3, fp
 8005576:	f7fa fe91 	bl	800029c <__adddf3>
 800557a:	460b      	mov	r3, r1
 800557c:	4981      	ldr	r1, [pc, #516]	; (8005784 <_strtod_l+0xbfc>)
 800557e:	4a83      	ldr	r2, [pc, #524]	; (800578c <_strtod_l+0xc04>)
 8005580:	4019      	ands	r1, r3
 8005582:	4291      	cmp	r1, r2
 8005584:	4682      	mov	sl, r0
 8005586:	d95e      	bls.n	8005646 <_strtod_l+0xabe>
 8005588:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800558a:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 800558e:	4293      	cmp	r3, r2
 8005590:	d103      	bne.n	800559a <_strtod_l+0xa12>
 8005592:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005594:	3301      	adds	r3, #1
 8005596:	f43f ad43 	beq.w	8005020 <_strtod_l+0x498>
 800559a:	f8df b1fc 	ldr.w	fp, [pc, #508]	; 8005798 <_strtod_l+0xc10>
 800559e:	f04f 3aff 	mov.w	sl, #4294967295
 80055a2:	991e      	ldr	r1, [sp, #120]	; 0x78
 80055a4:	4620      	mov	r0, r4
 80055a6:	f001 fbdb 	bl	8006d60 <_Bfree>
 80055aa:	9907      	ldr	r1, [sp, #28]
 80055ac:	4620      	mov	r0, r4
 80055ae:	f001 fbd7 	bl	8006d60 <_Bfree>
 80055b2:	4631      	mov	r1, r6
 80055b4:	4620      	mov	r0, r4
 80055b6:	f001 fbd3 	bl	8006d60 <_Bfree>
 80055ba:	4629      	mov	r1, r5
 80055bc:	4620      	mov	r0, r4
 80055be:	f001 fbcf 	bl	8006d60 <_Bfree>
 80055c2:	e613      	b.n	80051ec <_strtod_l+0x664>
 80055c4:	f1ba 0f00 	cmp.w	sl, #0
 80055c8:	d11b      	bne.n	8005602 <_strtod_l+0xa7a>
 80055ca:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80055ce:	b9f3      	cbnz	r3, 800560e <_strtod_l+0xa86>
 80055d0:	4b6b      	ldr	r3, [pc, #428]	; (8005780 <_strtod_l+0xbf8>)
 80055d2:	2200      	movs	r2, #0
 80055d4:	4640      	mov	r0, r8
 80055d6:	4649      	mov	r1, r9
 80055d8:	f7fb fa88 	bl	8000aec <__aeabi_dcmplt>
 80055dc:	b9d0      	cbnz	r0, 8005614 <_strtod_l+0xa8c>
 80055de:	4640      	mov	r0, r8
 80055e0:	4649      	mov	r1, r9
 80055e2:	4b6b      	ldr	r3, [pc, #428]	; (8005790 <_strtod_l+0xc08>)
 80055e4:	2200      	movs	r2, #0
 80055e6:	f7fb f80f 	bl	8000608 <__aeabi_dmul>
 80055ea:	4680      	mov	r8, r0
 80055ec:	4689      	mov	r9, r1
 80055ee:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 80055f2:	f8cd 8068 	str.w	r8, [sp, #104]	; 0x68
 80055f6:	931b      	str	r3, [sp, #108]	; 0x6c
 80055f8:	e9dd 231a 	ldrd	r2, r3, [sp, #104]	; 0x68
 80055fc:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 8005600:	e79b      	b.n	800553a <_strtod_l+0x9b2>
 8005602:	f1ba 0f01 	cmp.w	sl, #1
 8005606:	d102      	bne.n	800560e <_strtod_l+0xa86>
 8005608:	2f00      	cmp	r7, #0
 800560a:	f43f ad7e 	beq.w	800510a <_strtod_l+0x582>
 800560e:	4b61      	ldr	r3, [pc, #388]	; (8005794 <_strtod_l+0xc0c>)
 8005610:	2200      	movs	r2, #0
 8005612:	e78c      	b.n	800552e <_strtod_l+0x9a6>
 8005614:	f8df 9178 	ldr.w	r9, [pc, #376]	; 8005790 <_strtod_l+0xc08>
 8005618:	f04f 0800 	mov.w	r8, #0
 800561c:	e7e7      	b.n	80055ee <_strtod_l+0xa66>
 800561e:	4b5c      	ldr	r3, [pc, #368]	; (8005790 <_strtod_l+0xc08>)
 8005620:	4640      	mov	r0, r8
 8005622:	4649      	mov	r1, r9
 8005624:	2200      	movs	r2, #0
 8005626:	f7fa ffef 	bl	8000608 <__aeabi_dmul>
 800562a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800562c:	4680      	mov	r8, r0
 800562e:	4689      	mov	r9, r1
 8005630:	b933      	cbnz	r3, 8005640 <_strtod_l+0xab8>
 8005632:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8005636:	9012      	str	r0, [sp, #72]	; 0x48
 8005638:	9313      	str	r3, [sp, #76]	; 0x4c
 800563a:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 800563e:	e7dd      	b.n	80055fc <_strtod_l+0xa74>
 8005640:	e9cd 8912 	strd	r8, r9, [sp, #72]	; 0x48
 8005644:	e7f9      	b.n	800563a <_strtod_l+0xab2>
 8005646:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 800564a:	9b04      	ldr	r3, [sp, #16]
 800564c:	2b00      	cmp	r3, #0
 800564e:	d1a8      	bne.n	80055a2 <_strtod_l+0xa1a>
 8005650:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8005654:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8005656:	0d1b      	lsrs	r3, r3, #20
 8005658:	051b      	lsls	r3, r3, #20
 800565a:	429a      	cmp	r2, r3
 800565c:	d1a1      	bne.n	80055a2 <_strtod_l+0xa1a>
 800565e:	4640      	mov	r0, r8
 8005660:	4649      	mov	r1, r9
 8005662:	f7fb fb31 	bl	8000cc8 <__aeabi_d2lz>
 8005666:	f7fa ffa1 	bl	80005ac <__aeabi_l2d>
 800566a:	4602      	mov	r2, r0
 800566c:	460b      	mov	r3, r1
 800566e:	4640      	mov	r0, r8
 8005670:	4649      	mov	r1, r9
 8005672:	f7fa fe11 	bl	8000298 <__aeabi_dsub>
 8005676:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8005678:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800567c:	ea43 030a 	orr.w	r3, r3, sl
 8005680:	4313      	orrs	r3, r2
 8005682:	4680      	mov	r8, r0
 8005684:	4689      	mov	r9, r1
 8005686:	d053      	beq.n	8005730 <_strtod_l+0xba8>
 8005688:	a335      	add	r3, pc, #212	; (adr r3, 8005760 <_strtod_l+0xbd8>)
 800568a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800568e:	f7fb fa2d 	bl	8000aec <__aeabi_dcmplt>
 8005692:	2800      	cmp	r0, #0
 8005694:	f47f acce 	bne.w	8005034 <_strtod_l+0x4ac>
 8005698:	a333      	add	r3, pc, #204	; (adr r3, 8005768 <_strtod_l+0xbe0>)
 800569a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800569e:	4640      	mov	r0, r8
 80056a0:	4649      	mov	r1, r9
 80056a2:	f7fb fa41 	bl	8000b28 <__aeabi_dcmpgt>
 80056a6:	2800      	cmp	r0, #0
 80056a8:	f43f af7b 	beq.w	80055a2 <_strtod_l+0xa1a>
 80056ac:	e4c2      	b.n	8005034 <_strtod_l+0x4ac>
 80056ae:	9b04      	ldr	r3, [sp, #16]
 80056b0:	b333      	cbz	r3, 8005700 <_strtod_l+0xb78>
 80056b2:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80056b4:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 80056b8:	d822      	bhi.n	8005700 <_strtod_l+0xb78>
 80056ba:	a32d      	add	r3, pc, #180	; (adr r3, 8005770 <_strtod_l+0xbe8>)
 80056bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80056c0:	4640      	mov	r0, r8
 80056c2:	4649      	mov	r1, r9
 80056c4:	f7fb fa1c 	bl	8000b00 <__aeabi_dcmple>
 80056c8:	b1a0      	cbz	r0, 80056f4 <_strtod_l+0xb6c>
 80056ca:	4649      	mov	r1, r9
 80056cc:	4640      	mov	r0, r8
 80056ce:	f7fb fa73 	bl	8000bb8 <__aeabi_d2uiz>
 80056d2:	2801      	cmp	r0, #1
 80056d4:	bf38      	it	cc
 80056d6:	2001      	movcc	r0, #1
 80056d8:	f7fa ff1c 	bl	8000514 <__aeabi_ui2d>
 80056dc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80056de:	4680      	mov	r8, r0
 80056e0:	4689      	mov	r9, r1
 80056e2:	bb13      	cbnz	r3, 800572a <_strtod_l+0xba2>
 80056e4:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80056e8:	9014      	str	r0, [sp, #80]	; 0x50
 80056ea:	9315      	str	r3, [sp, #84]	; 0x54
 80056ec:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 80056f0:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 80056f4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80056f6:	9a11      	ldr	r2, [sp, #68]	; 0x44
 80056f8:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 80056fc:	1a9b      	subs	r3, r3, r2
 80056fe:	930d      	str	r3, [sp, #52]	; 0x34
 8005700:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8005704:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 8005708:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800570c:	f001 fe54 	bl	80073b8 <__ulp>
 8005710:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8005714:	ec53 2b10 	vmov	r2, r3, d0
 8005718:	f7fa ff76 	bl	8000608 <__aeabi_dmul>
 800571c:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8005720:	f7fa fdbc 	bl	800029c <__adddf3>
 8005724:	4682      	mov	sl, r0
 8005726:	468b      	mov	fp, r1
 8005728:	e78f      	b.n	800564a <_strtod_l+0xac2>
 800572a:	e9cd 8914 	strd	r8, r9, [sp, #80]	; 0x50
 800572e:	e7dd      	b.n	80056ec <_strtod_l+0xb64>
 8005730:	a311      	add	r3, pc, #68	; (adr r3, 8005778 <_strtod_l+0xbf0>)
 8005732:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005736:	f7fb f9d9 	bl	8000aec <__aeabi_dcmplt>
 800573a:	e7b4      	b.n	80056a6 <_strtod_l+0xb1e>
 800573c:	2300      	movs	r3, #0
 800573e:	930e      	str	r3, [sp, #56]	; 0x38
 8005740:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8005742:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8005744:	6013      	str	r3, [r2, #0]
 8005746:	f7ff ba65 	b.w	8004c14 <_strtod_l+0x8c>
 800574a:	2b65      	cmp	r3, #101	; 0x65
 800574c:	f43f ab5d 	beq.w	8004e0a <_strtod_l+0x282>
 8005750:	2b45      	cmp	r3, #69	; 0x45
 8005752:	f43f ab5a 	beq.w	8004e0a <_strtod_l+0x282>
 8005756:	2201      	movs	r2, #1
 8005758:	f7ff bb92 	b.w	8004e80 <_strtod_l+0x2f8>
 800575c:	f3af 8000 	nop.w
 8005760:	94a03595 	.word	0x94a03595
 8005764:	3fdfffff 	.word	0x3fdfffff
 8005768:	35afe535 	.word	0x35afe535
 800576c:	3fe00000 	.word	0x3fe00000
 8005770:	ffc00000 	.word	0xffc00000
 8005774:	41dfffff 	.word	0x41dfffff
 8005778:	94a03595 	.word	0x94a03595
 800577c:	3fcfffff 	.word	0x3fcfffff
 8005780:	3ff00000 	.word	0x3ff00000
 8005784:	7ff00000 	.word	0x7ff00000
 8005788:	7fe00000 	.word	0x7fe00000
 800578c:	7c9fffff 	.word	0x7c9fffff
 8005790:	3fe00000 	.word	0x3fe00000
 8005794:	bff00000 	.word	0xbff00000
 8005798:	7fefffff 	.word	0x7fefffff

0800579c <_strtod_r>:
 800579c:	4b01      	ldr	r3, [pc, #4]	; (80057a4 <_strtod_r+0x8>)
 800579e:	f7ff b9f3 	b.w	8004b88 <_strtod_l>
 80057a2:	bf00      	nop
 80057a4:	20000074 	.word	0x20000074

080057a8 <_strtol_l.isra.0>:
 80057a8:	2b01      	cmp	r3, #1
 80057aa:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80057ae:	d001      	beq.n	80057b4 <_strtol_l.isra.0+0xc>
 80057b0:	2b24      	cmp	r3, #36	; 0x24
 80057b2:	d906      	bls.n	80057c2 <_strtol_l.isra.0+0x1a>
 80057b4:	f7fe fafa 	bl	8003dac <__errno>
 80057b8:	2316      	movs	r3, #22
 80057ba:	6003      	str	r3, [r0, #0]
 80057bc:	2000      	movs	r0, #0
 80057be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80057c2:	4f3a      	ldr	r7, [pc, #232]	; (80058ac <_strtol_l.isra.0+0x104>)
 80057c4:	468e      	mov	lr, r1
 80057c6:	4676      	mov	r6, lr
 80057c8:	f81e 4b01 	ldrb.w	r4, [lr], #1
 80057cc:	5de5      	ldrb	r5, [r4, r7]
 80057ce:	f015 0508 	ands.w	r5, r5, #8
 80057d2:	d1f8      	bne.n	80057c6 <_strtol_l.isra.0+0x1e>
 80057d4:	2c2d      	cmp	r4, #45	; 0x2d
 80057d6:	d134      	bne.n	8005842 <_strtol_l.isra.0+0x9a>
 80057d8:	f89e 4000 	ldrb.w	r4, [lr]
 80057dc:	f04f 0801 	mov.w	r8, #1
 80057e0:	f106 0e02 	add.w	lr, r6, #2
 80057e4:	2b00      	cmp	r3, #0
 80057e6:	d05c      	beq.n	80058a2 <_strtol_l.isra.0+0xfa>
 80057e8:	2b10      	cmp	r3, #16
 80057ea:	d10c      	bne.n	8005806 <_strtol_l.isra.0+0x5e>
 80057ec:	2c30      	cmp	r4, #48	; 0x30
 80057ee:	d10a      	bne.n	8005806 <_strtol_l.isra.0+0x5e>
 80057f0:	f89e 4000 	ldrb.w	r4, [lr]
 80057f4:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 80057f8:	2c58      	cmp	r4, #88	; 0x58
 80057fa:	d14d      	bne.n	8005898 <_strtol_l.isra.0+0xf0>
 80057fc:	f89e 4001 	ldrb.w	r4, [lr, #1]
 8005800:	2310      	movs	r3, #16
 8005802:	f10e 0e02 	add.w	lr, lr, #2
 8005806:	f108 4c00 	add.w	ip, r8, #2147483648	; 0x80000000
 800580a:	f10c 3cff 	add.w	ip, ip, #4294967295
 800580e:	2600      	movs	r6, #0
 8005810:	fbbc f9f3 	udiv	r9, ip, r3
 8005814:	4635      	mov	r5, r6
 8005816:	fb03 ca19 	mls	sl, r3, r9, ip
 800581a:	f1a4 0730 	sub.w	r7, r4, #48	; 0x30
 800581e:	2f09      	cmp	r7, #9
 8005820:	d818      	bhi.n	8005854 <_strtol_l.isra.0+0xac>
 8005822:	463c      	mov	r4, r7
 8005824:	42a3      	cmp	r3, r4
 8005826:	dd24      	ble.n	8005872 <_strtol_l.isra.0+0xca>
 8005828:	2e00      	cmp	r6, #0
 800582a:	db1f      	blt.n	800586c <_strtol_l.isra.0+0xc4>
 800582c:	45a9      	cmp	r9, r5
 800582e:	d31d      	bcc.n	800586c <_strtol_l.isra.0+0xc4>
 8005830:	d101      	bne.n	8005836 <_strtol_l.isra.0+0x8e>
 8005832:	45a2      	cmp	sl, r4
 8005834:	db1a      	blt.n	800586c <_strtol_l.isra.0+0xc4>
 8005836:	fb05 4503 	mla	r5, r5, r3, r4
 800583a:	2601      	movs	r6, #1
 800583c:	f81e 4b01 	ldrb.w	r4, [lr], #1
 8005840:	e7eb      	b.n	800581a <_strtol_l.isra.0+0x72>
 8005842:	2c2b      	cmp	r4, #43	; 0x2b
 8005844:	bf08      	it	eq
 8005846:	f89e 4000 	ldrbeq.w	r4, [lr]
 800584a:	46a8      	mov	r8, r5
 800584c:	bf08      	it	eq
 800584e:	f106 0e02 	addeq.w	lr, r6, #2
 8005852:	e7c7      	b.n	80057e4 <_strtol_l.isra.0+0x3c>
 8005854:	f1a4 0741 	sub.w	r7, r4, #65	; 0x41
 8005858:	2f19      	cmp	r7, #25
 800585a:	d801      	bhi.n	8005860 <_strtol_l.isra.0+0xb8>
 800585c:	3c37      	subs	r4, #55	; 0x37
 800585e:	e7e1      	b.n	8005824 <_strtol_l.isra.0+0x7c>
 8005860:	f1a4 0761 	sub.w	r7, r4, #97	; 0x61
 8005864:	2f19      	cmp	r7, #25
 8005866:	d804      	bhi.n	8005872 <_strtol_l.isra.0+0xca>
 8005868:	3c57      	subs	r4, #87	; 0x57
 800586a:	e7db      	b.n	8005824 <_strtol_l.isra.0+0x7c>
 800586c:	f04f 36ff 	mov.w	r6, #4294967295
 8005870:	e7e4      	b.n	800583c <_strtol_l.isra.0+0x94>
 8005872:	2e00      	cmp	r6, #0
 8005874:	da05      	bge.n	8005882 <_strtol_l.isra.0+0xda>
 8005876:	2322      	movs	r3, #34	; 0x22
 8005878:	6003      	str	r3, [r0, #0]
 800587a:	4665      	mov	r5, ip
 800587c:	b942      	cbnz	r2, 8005890 <_strtol_l.isra.0+0xe8>
 800587e:	4628      	mov	r0, r5
 8005880:	e79d      	b.n	80057be <_strtol_l.isra.0+0x16>
 8005882:	f1b8 0f00 	cmp.w	r8, #0
 8005886:	d000      	beq.n	800588a <_strtol_l.isra.0+0xe2>
 8005888:	426d      	negs	r5, r5
 800588a:	2a00      	cmp	r2, #0
 800588c:	d0f7      	beq.n	800587e <_strtol_l.isra.0+0xd6>
 800588e:	b10e      	cbz	r6, 8005894 <_strtol_l.isra.0+0xec>
 8005890:	f10e 31ff 	add.w	r1, lr, #4294967295
 8005894:	6011      	str	r1, [r2, #0]
 8005896:	e7f2      	b.n	800587e <_strtol_l.isra.0+0xd6>
 8005898:	2430      	movs	r4, #48	; 0x30
 800589a:	2b00      	cmp	r3, #0
 800589c:	d1b3      	bne.n	8005806 <_strtol_l.isra.0+0x5e>
 800589e:	2308      	movs	r3, #8
 80058a0:	e7b1      	b.n	8005806 <_strtol_l.isra.0+0x5e>
 80058a2:	2c30      	cmp	r4, #48	; 0x30
 80058a4:	d0a4      	beq.n	80057f0 <_strtol_l.isra.0+0x48>
 80058a6:	230a      	movs	r3, #10
 80058a8:	e7ad      	b.n	8005806 <_strtol_l.isra.0+0x5e>
 80058aa:	bf00      	nop
 80058ac:	08008911 	.word	0x08008911

080058b0 <_strtol_r>:
 80058b0:	f7ff bf7a 	b.w	80057a8 <_strtol_l.isra.0>

080058b4 <quorem>:
 80058b4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80058b8:	6903      	ldr	r3, [r0, #16]
 80058ba:	690c      	ldr	r4, [r1, #16]
 80058bc:	42a3      	cmp	r3, r4
 80058be:	4607      	mov	r7, r0
 80058c0:	f2c0 8081 	blt.w	80059c6 <quorem+0x112>
 80058c4:	3c01      	subs	r4, #1
 80058c6:	f101 0814 	add.w	r8, r1, #20
 80058ca:	f100 0514 	add.w	r5, r0, #20
 80058ce:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80058d2:	9301      	str	r3, [sp, #4]
 80058d4:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80058d8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80058dc:	3301      	adds	r3, #1
 80058de:	429a      	cmp	r2, r3
 80058e0:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80058e4:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80058e8:	fbb2 f6f3 	udiv	r6, r2, r3
 80058ec:	d331      	bcc.n	8005952 <quorem+0x9e>
 80058ee:	f04f 0e00 	mov.w	lr, #0
 80058f2:	4640      	mov	r0, r8
 80058f4:	46ac      	mov	ip, r5
 80058f6:	46f2      	mov	sl, lr
 80058f8:	f850 2b04 	ldr.w	r2, [r0], #4
 80058fc:	b293      	uxth	r3, r2
 80058fe:	fb06 e303 	mla	r3, r6, r3, lr
 8005902:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8005906:	b29b      	uxth	r3, r3
 8005908:	ebaa 0303 	sub.w	r3, sl, r3
 800590c:	0c12      	lsrs	r2, r2, #16
 800590e:	f8dc a000 	ldr.w	sl, [ip]
 8005912:	fb06 e202 	mla	r2, r6, r2, lr
 8005916:	fa13 f38a 	uxtah	r3, r3, sl
 800591a:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800591e:	fa1f fa82 	uxth.w	sl, r2
 8005922:	f8dc 2000 	ldr.w	r2, [ip]
 8005926:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 800592a:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800592e:	b29b      	uxth	r3, r3
 8005930:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005934:	4581      	cmp	r9, r0
 8005936:	f84c 3b04 	str.w	r3, [ip], #4
 800593a:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800593e:	d2db      	bcs.n	80058f8 <quorem+0x44>
 8005940:	f855 300b 	ldr.w	r3, [r5, fp]
 8005944:	b92b      	cbnz	r3, 8005952 <quorem+0x9e>
 8005946:	9b01      	ldr	r3, [sp, #4]
 8005948:	3b04      	subs	r3, #4
 800594a:	429d      	cmp	r5, r3
 800594c:	461a      	mov	r2, r3
 800594e:	d32e      	bcc.n	80059ae <quorem+0xfa>
 8005950:	613c      	str	r4, [r7, #16]
 8005952:	4638      	mov	r0, r7
 8005954:	f001 fc8c 	bl	8007270 <__mcmp>
 8005958:	2800      	cmp	r0, #0
 800595a:	db24      	blt.n	80059a6 <quorem+0xf2>
 800595c:	3601      	adds	r6, #1
 800595e:	4628      	mov	r0, r5
 8005960:	f04f 0c00 	mov.w	ip, #0
 8005964:	f858 2b04 	ldr.w	r2, [r8], #4
 8005968:	f8d0 e000 	ldr.w	lr, [r0]
 800596c:	b293      	uxth	r3, r2
 800596e:	ebac 0303 	sub.w	r3, ip, r3
 8005972:	0c12      	lsrs	r2, r2, #16
 8005974:	fa13 f38e 	uxtah	r3, r3, lr
 8005978:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800597c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8005980:	b29b      	uxth	r3, r3
 8005982:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005986:	45c1      	cmp	r9, r8
 8005988:	f840 3b04 	str.w	r3, [r0], #4
 800598c:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8005990:	d2e8      	bcs.n	8005964 <quorem+0xb0>
 8005992:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005996:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800599a:	b922      	cbnz	r2, 80059a6 <quorem+0xf2>
 800599c:	3b04      	subs	r3, #4
 800599e:	429d      	cmp	r5, r3
 80059a0:	461a      	mov	r2, r3
 80059a2:	d30a      	bcc.n	80059ba <quorem+0x106>
 80059a4:	613c      	str	r4, [r7, #16]
 80059a6:	4630      	mov	r0, r6
 80059a8:	b003      	add	sp, #12
 80059aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80059ae:	6812      	ldr	r2, [r2, #0]
 80059b0:	3b04      	subs	r3, #4
 80059b2:	2a00      	cmp	r2, #0
 80059b4:	d1cc      	bne.n	8005950 <quorem+0x9c>
 80059b6:	3c01      	subs	r4, #1
 80059b8:	e7c7      	b.n	800594a <quorem+0x96>
 80059ba:	6812      	ldr	r2, [r2, #0]
 80059bc:	3b04      	subs	r3, #4
 80059be:	2a00      	cmp	r2, #0
 80059c0:	d1f0      	bne.n	80059a4 <quorem+0xf0>
 80059c2:	3c01      	subs	r4, #1
 80059c4:	e7eb      	b.n	800599e <quorem+0xea>
 80059c6:	2000      	movs	r0, #0
 80059c8:	e7ee      	b.n	80059a8 <quorem+0xf4>
 80059ca:	0000      	movs	r0, r0
 80059cc:	0000      	movs	r0, r0
	...

080059d0 <_dtoa_r>:
 80059d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80059d4:	ed2d 8b02 	vpush	{d8}
 80059d8:	ec57 6b10 	vmov	r6, r7, d0
 80059dc:	b095      	sub	sp, #84	; 0x54
 80059de:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80059e0:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 80059e4:	9105      	str	r1, [sp, #20]
 80059e6:	e9cd 6702 	strd	r6, r7, [sp, #8]
 80059ea:	4604      	mov	r4, r0
 80059ec:	9209      	str	r2, [sp, #36]	; 0x24
 80059ee:	930f      	str	r3, [sp, #60]	; 0x3c
 80059f0:	b975      	cbnz	r5, 8005a10 <_dtoa_r+0x40>
 80059f2:	2010      	movs	r0, #16
 80059f4:	f001 f94c 	bl	8006c90 <malloc>
 80059f8:	4602      	mov	r2, r0
 80059fa:	6260      	str	r0, [r4, #36]	; 0x24
 80059fc:	b920      	cbnz	r0, 8005a08 <_dtoa_r+0x38>
 80059fe:	4bb2      	ldr	r3, [pc, #712]	; (8005cc8 <_dtoa_r+0x2f8>)
 8005a00:	21ea      	movs	r1, #234	; 0xea
 8005a02:	48b2      	ldr	r0, [pc, #712]	; (8005ccc <_dtoa_r+0x2fc>)
 8005a04:	f002 f874 	bl	8007af0 <__assert_func>
 8005a08:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8005a0c:	6005      	str	r5, [r0, #0]
 8005a0e:	60c5      	str	r5, [r0, #12]
 8005a10:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005a12:	6819      	ldr	r1, [r3, #0]
 8005a14:	b151      	cbz	r1, 8005a2c <_dtoa_r+0x5c>
 8005a16:	685a      	ldr	r2, [r3, #4]
 8005a18:	604a      	str	r2, [r1, #4]
 8005a1a:	2301      	movs	r3, #1
 8005a1c:	4093      	lsls	r3, r2
 8005a1e:	608b      	str	r3, [r1, #8]
 8005a20:	4620      	mov	r0, r4
 8005a22:	f001 f99d 	bl	8006d60 <_Bfree>
 8005a26:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005a28:	2200      	movs	r2, #0
 8005a2a:	601a      	str	r2, [r3, #0]
 8005a2c:	1e3b      	subs	r3, r7, #0
 8005a2e:	bfb9      	ittee	lt
 8005a30:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8005a34:	9303      	strlt	r3, [sp, #12]
 8005a36:	2300      	movge	r3, #0
 8005a38:	f8c8 3000 	strge.w	r3, [r8]
 8005a3c:	f8dd 900c 	ldr.w	r9, [sp, #12]
 8005a40:	4ba3      	ldr	r3, [pc, #652]	; (8005cd0 <_dtoa_r+0x300>)
 8005a42:	bfbc      	itt	lt
 8005a44:	2201      	movlt	r2, #1
 8005a46:	f8c8 2000 	strlt.w	r2, [r8]
 8005a4a:	ea33 0309 	bics.w	r3, r3, r9
 8005a4e:	d11b      	bne.n	8005a88 <_dtoa_r+0xb8>
 8005a50:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8005a52:	f242 730f 	movw	r3, #9999	; 0x270f
 8005a56:	6013      	str	r3, [r2, #0]
 8005a58:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8005a5c:	4333      	orrs	r3, r6
 8005a5e:	f000 857a 	beq.w	8006556 <_dtoa_r+0xb86>
 8005a62:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005a64:	b963      	cbnz	r3, 8005a80 <_dtoa_r+0xb0>
 8005a66:	4b9b      	ldr	r3, [pc, #620]	; (8005cd4 <_dtoa_r+0x304>)
 8005a68:	e024      	b.n	8005ab4 <_dtoa_r+0xe4>
 8005a6a:	4b9b      	ldr	r3, [pc, #620]	; (8005cd8 <_dtoa_r+0x308>)
 8005a6c:	9300      	str	r3, [sp, #0]
 8005a6e:	3308      	adds	r3, #8
 8005a70:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8005a72:	6013      	str	r3, [r2, #0]
 8005a74:	9800      	ldr	r0, [sp, #0]
 8005a76:	b015      	add	sp, #84	; 0x54
 8005a78:	ecbd 8b02 	vpop	{d8}
 8005a7c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005a80:	4b94      	ldr	r3, [pc, #592]	; (8005cd4 <_dtoa_r+0x304>)
 8005a82:	9300      	str	r3, [sp, #0]
 8005a84:	3303      	adds	r3, #3
 8005a86:	e7f3      	b.n	8005a70 <_dtoa_r+0xa0>
 8005a88:	ed9d 7b02 	vldr	d7, [sp, #8]
 8005a8c:	2200      	movs	r2, #0
 8005a8e:	ec51 0b17 	vmov	r0, r1, d7
 8005a92:	2300      	movs	r3, #0
 8005a94:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 8005a98:	f7fb f81e 	bl	8000ad8 <__aeabi_dcmpeq>
 8005a9c:	4680      	mov	r8, r0
 8005a9e:	b158      	cbz	r0, 8005ab8 <_dtoa_r+0xe8>
 8005aa0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8005aa2:	2301      	movs	r3, #1
 8005aa4:	6013      	str	r3, [r2, #0]
 8005aa6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005aa8:	2b00      	cmp	r3, #0
 8005aaa:	f000 8551 	beq.w	8006550 <_dtoa_r+0xb80>
 8005aae:	488b      	ldr	r0, [pc, #556]	; (8005cdc <_dtoa_r+0x30c>)
 8005ab0:	6018      	str	r0, [r3, #0]
 8005ab2:	1e43      	subs	r3, r0, #1
 8005ab4:	9300      	str	r3, [sp, #0]
 8005ab6:	e7dd      	b.n	8005a74 <_dtoa_r+0xa4>
 8005ab8:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 8005abc:	aa12      	add	r2, sp, #72	; 0x48
 8005abe:	a913      	add	r1, sp, #76	; 0x4c
 8005ac0:	4620      	mov	r0, r4
 8005ac2:	f001 fcf5 	bl	80074b0 <__d2b>
 8005ac6:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8005aca:	4683      	mov	fp, r0
 8005acc:	2d00      	cmp	r5, #0
 8005ace:	d07c      	beq.n	8005bca <_dtoa_r+0x1fa>
 8005ad0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005ad2:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 8005ad6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005ada:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 8005ade:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8005ae2:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8005ae6:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8005aea:	4b7d      	ldr	r3, [pc, #500]	; (8005ce0 <_dtoa_r+0x310>)
 8005aec:	2200      	movs	r2, #0
 8005aee:	4630      	mov	r0, r6
 8005af0:	4639      	mov	r1, r7
 8005af2:	f7fa fbd1 	bl	8000298 <__aeabi_dsub>
 8005af6:	a36e      	add	r3, pc, #440	; (adr r3, 8005cb0 <_dtoa_r+0x2e0>)
 8005af8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005afc:	f7fa fd84 	bl	8000608 <__aeabi_dmul>
 8005b00:	a36d      	add	r3, pc, #436	; (adr r3, 8005cb8 <_dtoa_r+0x2e8>)
 8005b02:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b06:	f7fa fbc9 	bl	800029c <__adddf3>
 8005b0a:	4606      	mov	r6, r0
 8005b0c:	4628      	mov	r0, r5
 8005b0e:	460f      	mov	r7, r1
 8005b10:	f7fa fd10 	bl	8000534 <__aeabi_i2d>
 8005b14:	a36a      	add	r3, pc, #424	; (adr r3, 8005cc0 <_dtoa_r+0x2f0>)
 8005b16:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b1a:	f7fa fd75 	bl	8000608 <__aeabi_dmul>
 8005b1e:	4602      	mov	r2, r0
 8005b20:	460b      	mov	r3, r1
 8005b22:	4630      	mov	r0, r6
 8005b24:	4639      	mov	r1, r7
 8005b26:	f7fa fbb9 	bl	800029c <__adddf3>
 8005b2a:	4606      	mov	r6, r0
 8005b2c:	460f      	mov	r7, r1
 8005b2e:	f7fb f81b 	bl	8000b68 <__aeabi_d2iz>
 8005b32:	2200      	movs	r2, #0
 8005b34:	4682      	mov	sl, r0
 8005b36:	2300      	movs	r3, #0
 8005b38:	4630      	mov	r0, r6
 8005b3a:	4639      	mov	r1, r7
 8005b3c:	f7fa ffd6 	bl	8000aec <__aeabi_dcmplt>
 8005b40:	b148      	cbz	r0, 8005b56 <_dtoa_r+0x186>
 8005b42:	4650      	mov	r0, sl
 8005b44:	f7fa fcf6 	bl	8000534 <__aeabi_i2d>
 8005b48:	4632      	mov	r2, r6
 8005b4a:	463b      	mov	r3, r7
 8005b4c:	f7fa ffc4 	bl	8000ad8 <__aeabi_dcmpeq>
 8005b50:	b908      	cbnz	r0, 8005b56 <_dtoa_r+0x186>
 8005b52:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005b56:	f1ba 0f16 	cmp.w	sl, #22
 8005b5a:	d854      	bhi.n	8005c06 <_dtoa_r+0x236>
 8005b5c:	4b61      	ldr	r3, [pc, #388]	; (8005ce4 <_dtoa_r+0x314>)
 8005b5e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8005b62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b66:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8005b6a:	f7fa ffbf 	bl	8000aec <__aeabi_dcmplt>
 8005b6e:	2800      	cmp	r0, #0
 8005b70:	d04b      	beq.n	8005c0a <_dtoa_r+0x23a>
 8005b72:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005b76:	2300      	movs	r3, #0
 8005b78:	930e      	str	r3, [sp, #56]	; 0x38
 8005b7a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8005b7c:	1b5d      	subs	r5, r3, r5
 8005b7e:	1e6b      	subs	r3, r5, #1
 8005b80:	9304      	str	r3, [sp, #16]
 8005b82:	bf43      	ittte	mi
 8005b84:	2300      	movmi	r3, #0
 8005b86:	f1c5 0801 	rsbmi	r8, r5, #1
 8005b8a:	9304      	strmi	r3, [sp, #16]
 8005b8c:	f04f 0800 	movpl.w	r8, #0
 8005b90:	f1ba 0f00 	cmp.w	sl, #0
 8005b94:	db3b      	blt.n	8005c0e <_dtoa_r+0x23e>
 8005b96:	9b04      	ldr	r3, [sp, #16]
 8005b98:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 8005b9c:	4453      	add	r3, sl
 8005b9e:	9304      	str	r3, [sp, #16]
 8005ba0:	2300      	movs	r3, #0
 8005ba2:	9306      	str	r3, [sp, #24]
 8005ba4:	9b05      	ldr	r3, [sp, #20]
 8005ba6:	2b09      	cmp	r3, #9
 8005ba8:	d869      	bhi.n	8005c7e <_dtoa_r+0x2ae>
 8005baa:	2b05      	cmp	r3, #5
 8005bac:	bfc4      	itt	gt
 8005bae:	3b04      	subgt	r3, #4
 8005bb0:	9305      	strgt	r3, [sp, #20]
 8005bb2:	9b05      	ldr	r3, [sp, #20]
 8005bb4:	f1a3 0302 	sub.w	r3, r3, #2
 8005bb8:	bfcc      	ite	gt
 8005bba:	2500      	movgt	r5, #0
 8005bbc:	2501      	movle	r5, #1
 8005bbe:	2b03      	cmp	r3, #3
 8005bc0:	d869      	bhi.n	8005c96 <_dtoa_r+0x2c6>
 8005bc2:	e8df f003 	tbb	[pc, r3]
 8005bc6:	4e2c      	.short	0x4e2c
 8005bc8:	5a4c      	.short	0x5a4c
 8005bca:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 8005bce:	441d      	add	r5, r3
 8005bd0:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8005bd4:	2b20      	cmp	r3, #32
 8005bd6:	bfc1      	itttt	gt
 8005bd8:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8005bdc:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8005be0:	fa09 f303 	lslgt.w	r3, r9, r3
 8005be4:	fa26 f000 	lsrgt.w	r0, r6, r0
 8005be8:	bfda      	itte	le
 8005bea:	f1c3 0320 	rsble	r3, r3, #32
 8005bee:	fa06 f003 	lslle.w	r0, r6, r3
 8005bf2:	4318      	orrgt	r0, r3
 8005bf4:	f7fa fc8e 	bl	8000514 <__aeabi_ui2d>
 8005bf8:	2301      	movs	r3, #1
 8005bfa:	4606      	mov	r6, r0
 8005bfc:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8005c00:	3d01      	subs	r5, #1
 8005c02:	9310      	str	r3, [sp, #64]	; 0x40
 8005c04:	e771      	b.n	8005aea <_dtoa_r+0x11a>
 8005c06:	2301      	movs	r3, #1
 8005c08:	e7b6      	b.n	8005b78 <_dtoa_r+0x1a8>
 8005c0a:	900e      	str	r0, [sp, #56]	; 0x38
 8005c0c:	e7b5      	b.n	8005b7a <_dtoa_r+0x1aa>
 8005c0e:	f1ca 0300 	rsb	r3, sl, #0
 8005c12:	9306      	str	r3, [sp, #24]
 8005c14:	2300      	movs	r3, #0
 8005c16:	eba8 080a 	sub.w	r8, r8, sl
 8005c1a:	930d      	str	r3, [sp, #52]	; 0x34
 8005c1c:	e7c2      	b.n	8005ba4 <_dtoa_r+0x1d4>
 8005c1e:	2300      	movs	r3, #0
 8005c20:	9308      	str	r3, [sp, #32]
 8005c22:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005c24:	2b00      	cmp	r3, #0
 8005c26:	dc39      	bgt.n	8005c9c <_dtoa_r+0x2cc>
 8005c28:	f04f 0901 	mov.w	r9, #1
 8005c2c:	f8cd 9004 	str.w	r9, [sp, #4]
 8005c30:	464b      	mov	r3, r9
 8005c32:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 8005c36:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8005c38:	2200      	movs	r2, #0
 8005c3a:	6042      	str	r2, [r0, #4]
 8005c3c:	2204      	movs	r2, #4
 8005c3e:	f102 0614 	add.w	r6, r2, #20
 8005c42:	429e      	cmp	r6, r3
 8005c44:	6841      	ldr	r1, [r0, #4]
 8005c46:	d92f      	bls.n	8005ca8 <_dtoa_r+0x2d8>
 8005c48:	4620      	mov	r0, r4
 8005c4a:	f001 f849 	bl	8006ce0 <_Balloc>
 8005c4e:	9000      	str	r0, [sp, #0]
 8005c50:	2800      	cmp	r0, #0
 8005c52:	d14b      	bne.n	8005cec <_dtoa_r+0x31c>
 8005c54:	4b24      	ldr	r3, [pc, #144]	; (8005ce8 <_dtoa_r+0x318>)
 8005c56:	4602      	mov	r2, r0
 8005c58:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8005c5c:	e6d1      	b.n	8005a02 <_dtoa_r+0x32>
 8005c5e:	2301      	movs	r3, #1
 8005c60:	e7de      	b.n	8005c20 <_dtoa_r+0x250>
 8005c62:	2300      	movs	r3, #0
 8005c64:	9308      	str	r3, [sp, #32]
 8005c66:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005c68:	eb0a 0903 	add.w	r9, sl, r3
 8005c6c:	f109 0301 	add.w	r3, r9, #1
 8005c70:	2b01      	cmp	r3, #1
 8005c72:	9301      	str	r3, [sp, #4]
 8005c74:	bfb8      	it	lt
 8005c76:	2301      	movlt	r3, #1
 8005c78:	e7dd      	b.n	8005c36 <_dtoa_r+0x266>
 8005c7a:	2301      	movs	r3, #1
 8005c7c:	e7f2      	b.n	8005c64 <_dtoa_r+0x294>
 8005c7e:	2501      	movs	r5, #1
 8005c80:	2300      	movs	r3, #0
 8005c82:	9305      	str	r3, [sp, #20]
 8005c84:	9508      	str	r5, [sp, #32]
 8005c86:	f04f 39ff 	mov.w	r9, #4294967295
 8005c8a:	2200      	movs	r2, #0
 8005c8c:	f8cd 9004 	str.w	r9, [sp, #4]
 8005c90:	2312      	movs	r3, #18
 8005c92:	9209      	str	r2, [sp, #36]	; 0x24
 8005c94:	e7cf      	b.n	8005c36 <_dtoa_r+0x266>
 8005c96:	2301      	movs	r3, #1
 8005c98:	9308      	str	r3, [sp, #32]
 8005c9a:	e7f4      	b.n	8005c86 <_dtoa_r+0x2b6>
 8005c9c:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 8005ca0:	f8cd 9004 	str.w	r9, [sp, #4]
 8005ca4:	464b      	mov	r3, r9
 8005ca6:	e7c6      	b.n	8005c36 <_dtoa_r+0x266>
 8005ca8:	3101      	adds	r1, #1
 8005caa:	6041      	str	r1, [r0, #4]
 8005cac:	0052      	lsls	r2, r2, #1
 8005cae:	e7c6      	b.n	8005c3e <_dtoa_r+0x26e>
 8005cb0:	636f4361 	.word	0x636f4361
 8005cb4:	3fd287a7 	.word	0x3fd287a7
 8005cb8:	8b60c8b3 	.word	0x8b60c8b3
 8005cbc:	3fc68a28 	.word	0x3fc68a28
 8005cc0:	509f79fb 	.word	0x509f79fb
 8005cc4:	3fd34413 	.word	0x3fd34413
 8005cc8:	08008a1e 	.word	0x08008a1e
 8005ccc:	08008a35 	.word	0x08008a35
 8005cd0:	7ff00000 	.word	0x7ff00000
 8005cd4:	08008a1a 	.word	0x08008a1a
 8005cd8:	08008a11 	.word	0x08008a11
 8005cdc:	08008895 	.word	0x08008895
 8005ce0:	3ff80000 	.word	0x3ff80000
 8005ce4:	08008bb0 	.word	0x08008bb0
 8005ce8:	08008a94 	.word	0x08008a94
 8005cec:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005cee:	9a00      	ldr	r2, [sp, #0]
 8005cf0:	601a      	str	r2, [r3, #0]
 8005cf2:	9b01      	ldr	r3, [sp, #4]
 8005cf4:	2b0e      	cmp	r3, #14
 8005cf6:	f200 80ad 	bhi.w	8005e54 <_dtoa_r+0x484>
 8005cfa:	2d00      	cmp	r5, #0
 8005cfc:	f000 80aa 	beq.w	8005e54 <_dtoa_r+0x484>
 8005d00:	f1ba 0f00 	cmp.w	sl, #0
 8005d04:	dd36      	ble.n	8005d74 <_dtoa_r+0x3a4>
 8005d06:	4ac3      	ldr	r2, [pc, #780]	; (8006014 <_dtoa_r+0x644>)
 8005d08:	f00a 030f 	and.w	r3, sl, #15
 8005d0c:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8005d10:	ed93 7b00 	vldr	d7, [r3]
 8005d14:	f41a 7f80 	tst.w	sl, #256	; 0x100
 8005d18:	ea4f 172a 	mov.w	r7, sl, asr #4
 8005d1c:	eeb0 8a47 	vmov.f32	s16, s14
 8005d20:	eef0 8a67 	vmov.f32	s17, s15
 8005d24:	d016      	beq.n	8005d54 <_dtoa_r+0x384>
 8005d26:	4bbc      	ldr	r3, [pc, #752]	; (8006018 <_dtoa_r+0x648>)
 8005d28:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8005d2c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8005d30:	f7fa fd94 	bl	800085c <__aeabi_ddiv>
 8005d34:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005d38:	f007 070f 	and.w	r7, r7, #15
 8005d3c:	2503      	movs	r5, #3
 8005d3e:	4eb6      	ldr	r6, [pc, #728]	; (8006018 <_dtoa_r+0x648>)
 8005d40:	b957      	cbnz	r7, 8005d58 <_dtoa_r+0x388>
 8005d42:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005d46:	ec53 2b18 	vmov	r2, r3, d8
 8005d4a:	f7fa fd87 	bl	800085c <__aeabi_ddiv>
 8005d4e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005d52:	e029      	b.n	8005da8 <_dtoa_r+0x3d8>
 8005d54:	2502      	movs	r5, #2
 8005d56:	e7f2      	b.n	8005d3e <_dtoa_r+0x36e>
 8005d58:	07f9      	lsls	r1, r7, #31
 8005d5a:	d508      	bpl.n	8005d6e <_dtoa_r+0x39e>
 8005d5c:	ec51 0b18 	vmov	r0, r1, d8
 8005d60:	e9d6 2300 	ldrd	r2, r3, [r6]
 8005d64:	f7fa fc50 	bl	8000608 <__aeabi_dmul>
 8005d68:	ec41 0b18 	vmov	d8, r0, r1
 8005d6c:	3501      	adds	r5, #1
 8005d6e:	107f      	asrs	r7, r7, #1
 8005d70:	3608      	adds	r6, #8
 8005d72:	e7e5      	b.n	8005d40 <_dtoa_r+0x370>
 8005d74:	f000 80a6 	beq.w	8005ec4 <_dtoa_r+0x4f4>
 8005d78:	f1ca 0600 	rsb	r6, sl, #0
 8005d7c:	4ba5      	ldr	r3, [pc, #660]	; (8006014 <_dtoa_r+0x644>)
 8005d7e:	4fa6      	ldr	r7, [pc, #664]	; (8006018 <_dtoa_r+0x648>)
 8005d80:	f006 020f 	and.w	r2, r6, #15
 8005d84:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005d88:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d8c:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8005d90:	f7fa fc3a 	bl	8000608 <__aeabi_dmul>
 8005d94:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005d98:	1136      	asrs	r6, r6, #4
 8005d9a:	2300      	movs	r3, #0
 8005d9c:	2502      	movs	r5, #2
 8005d9e:	2e00      	cmp	r6, #0
 8005da0:	f040 8085 	bne.w	8005eae <_dtoa_r+0x4de>
 8005da4:	2b00      	cmp	r3, #0
 8005da6:	d1d2      	bne.n	8005d4e <_dtoa_r+0x37e>
 8005da8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005daa:	2b00      	cmp	r3, #0
 8005dac:	f000 808c 	beq.w	8005ec8 <_dtoa_r+0x4f8>
 8005db0:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8005db4:	4b99      	ldr	r3, [pc, #612]	; (800601c <_dtoa_r+0x64c>)
 8005db6:	2200      	movs	r2, #0
 8005db8:	4630      	mov	r0, r6
 8005dba:	4639      	mov	r1, r7
 8005dbc:	f7fa fe96 	bl	8000aec <__aeabi_dcmplt>
 8005dc0:	2800      	cmp	r0, #0
 8005dc2:	f000 8081 	beq.w	8005ec8 <_dtoa_r+0x4f8>
 8005dc6:	9b01      	ldr	r3, [sp, #4]
 8005dc8:	2b00      	cmp	r3, #0
 8005dca:	d07d      	beq.n	8005ec8 <_dtoa_r+0x4f8>
 8005dcc:	f1b9 0f00 	cmp.w	r9, #0
 8005dd0:	dd3c      	ble.n	8005e4c <_dtoa_r+0x47c>
 8005dd2:	f10a 33ff 	add.w	r3, sl, #4294967295
 8005dd6:	9307      	str	r3, [sp, #28]
 8005dd8:	2200      	movs	r2, #0
 8005dda:	4b91      	ldr	r3, [pc, #580]	; (8006020 <_dtoa_r+0x650>)
 8005ddc:	4630      	mov	r0, r6
 8005dde:	4639      	mov	r1, r7
 8005de0:	f7fa fc12 	bl	8000608 <__aeabi_dmul>
 8005de4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005de8:	3501      	adds	r5, #1
 8005dea:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 8005dee:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8005df2:	4628      	mov	r0, r5
 8005df4:	f7fa fb9e 	bl	8000534 <__aeabi_i2d>
 8005df8:	4632      	mov	r2, r6
 8005dfa:	463b      	mov	r3, r7
 8005dfc:	f7fa fc04 	bl	8000608 <__aeabi_dmul>
 8005e00:	4b88      	ldr	r3, [pc, #544]	; (8006024 <_dtoa_r+0x654>)
 8005e02:	2200      	movs	r2, #0
 8005e04:	f7fa fa4a 	bl	800029c <__adddf3>
 8005e08:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 8005e0c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005e10:	9303      	str	r3, [sp, #12]
 8005e12:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005e14:	2b00      	cmp	r3, #0
 8005e16:	d15c      	bne.n	8005ed2 <_dtoa_r+0x502>
 8005e18:	4b83      	ldr	r3, [pc, #524]	; (8006028 <_dtoa_r+0x658>)
 8005e1a:	2200      	movs	r2, #0
 8005e1c:	4630      	mov	r0, r6
 8005e1e:	4639      	mov	r1, r7
 8005e20:	f7fa fa3a 	bl	8000298 <__aeabi_dsub>
 8005e24:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005e28:	4606      	mov	r6, r0
 8005e2a:	460f      	mov	r7, r1
 8005e2c:	f7fa fe7c 	bl	8000b28 <__aeabi_dcmpgt>
 8005e30:	2800      	cmp	r0, #0
 8005e32:	f040 8296 	bne.w	8006362 <_dtoa_r+0x992>
 8005e36:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8005e3a:	4630      	mov	r0, r6
 8005e3c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8005e40:	4639      	mov	r1, r7
 8005e42:	f7fa fe53 	bl	8000aec <__aeabi_dcmplt>
 8005e46:	2800      	cmp	r0, #0
 8005e48:	f040 8288 	bne.w	800635c <_dtoa_r+0x98c>
 8005e4c:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8005e50:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8005e54:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8005e56:	2b00      	cmp	r3, #0
 8005e58:	f2c0 8158 	blt.w	800610c <_dtoa_r+0x73c>
 8005e5c:	f1ba 0f0e 	cmp.w	sl, #14
 8005e60:	f300 8154 	bgt.w	800610c <_dtoa_r+0x73c>
 8005e64:	4b6b      	ldr	r3, [pc, #428]	; (8006014 <_dtoa_r+0x644>)
 8005e66:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8005e6a:	e9d3 8900 	ldrd	r8, r9, [r3]
 8005e6e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005e70:	2b00      	cmp	r3, #0
 8005e72:	f280 80e3 	bge.w	800603c <_dtoa_r+0x66c>
 8005e76:	9b01      	ldr	r3, [sp, #4]
 8005e78:	2b00      	cmp	r3, #0
 8005e7a:	f300 80df 	bgt.w	800603c <_dtoa_r+0x66c>
 8005e7e:	f040 826d 	bne.w	800635c <_dtoa_r+0x98c>
 8005e82:	4b69      	ldr	r3, [pc, #420]	; (8006028 <_dtoa_r+0x658>)
 8005e84:	2200      	movs	r2, #0
 8005e86:	4640      	mov	r0, r8
 8005e88:	4649      	mov	r1, r9
 8005e8a:	f7fa fbbd 	bl	8000608 <__aeabi_dmul>
 8005e8e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005e92:	f7fa fe3f 	bl	8000b14 <__aeabi_dcmpge>
 8005e96:	9e01      	ldr	r6, [sp, #4]
 8005e98:	4637      	mov	r7, r6
 8005e9a:	2800      	cmp	r0, #0
 8005e9c:	f040 8243 	bne.w	8006326 <_dtoa_r+0x956>
 8005ea0:	9d00      	ldr	r5, [sp, #0]
 8005ea2:	2331      	movs	r3, #49	; 0x31
 8005ea4:	f805 3b01 	strb.w	r3, [r5], #1
 8005ea8:	f10a 0a01 	add.w	sl, sl, #1
 8005eac:	e23f      	b.n	800632e <_dtoa_r+0x95e>
 8005eae:	07f2      	lsls	r2, r6, #31
 8005eb0:	d505      	bpl.n	8005ebe <_dtoa_r+0x4ee>
 8005eb2:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005eb6:	f7fa fba7 	bl	8000608 <__aeabi_dmul>
 8005eba:	3501      	adds	r5, #1
 8005ebc:	2301      	movs	r3, #1
 8005ebe:	1076      	asrs	r6, r6, #1
 8005ec0:	3708      	adds	r7, #8
 8005ec2:	e76c      	b.n	8005d9e <_dtoa_r+0x3ce>
 8005ec4:	2502      	movs	r5, #2
 8005ec6:	e76f      	b.n	8005da8 <_dtoa_r+0x3d8>
 8005ec8:	9b01      	ldr	r3, [sp, #4]
 8005eca:	f8cd a01c 	str.w	sl, [sp, #28]
 8005ece:	930c      	str	r3, [sp, #48]	; 0x30
 8005ed0:	e78d      	b.n	8005dee <_dtoa_r+0x41e>
 8005ed2:	9900      	ldr	r1, [sp, #0]
 8005ed4:	980c      	ldr	r0, [sp, #48]	; 0x30
 8005ed6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005ed8:	4b4e      	ldr	r3, [pc, #312]	; (8006014 <_dtoa_r+0x644>)
 8005eda:	ed9d 7b02 	vldr	d7, [sp, #8]
 8005ede:	4401      	add	r1, r0
 8005ee0:	9102      	str	r1, [sp, #8]
 8005ee2:	9908      	ldr	r1, [sp, #32]
 8005ee4:	eeb0 8a47 	vmov.f32	s16, s14
 8005ee8:	eef0 8a67 	vmov.f32	s17, s15
 8005eec:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005ef0:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8005ef4:	2900      	cmp	r1, #0
 8005ef6:	d045      	beq.n	8005f84 <_dtoa_r+0x5b4>
 8005ef8:	494c      	ldr	r1, [pc, #304]	; (800602c <_dtoa_r+0x65c>)
 8005efa:	2000      	movs	r0, #0
 8005efc:	f7fa fcae 	bl	800085c <__aeabi_ddiv>
 8005f00:	ec53 2b18 	vmov	r2, r3, d8
 8005f04:	f7fa f9c8 	bl	8000298 <__aeabi_dsub>
 8005f08:	9d00      	ldr	r5, [sp, #0]
 8005f0a:	ec41 0b18 	vmov	d8, r0, r1
 8005f0e:	4639      	mov	r1, r7
 8005f10:	4630      	mov	r0, r6
 8005f12:	f7fa fe29 	bl	8000b68 <__aeabi_d2iz>
 8005f16:	900c      	str	r0, [sp, #48]	; 0x30
 8005f18:	f7fa fb0c 	bl	8000534 <__aeabi_i2d>
 8005f1c:	4602      	mov	r2, r0
 8005f1e:	460b      	mov	r3, r1
 8005f20:	4630      	mov	r0, r6
 8005f22:	4639      	mov	r1, r7
 8005f24:	f7fa f9b8 	bl	8000298 <__aeabi_dsub>
 8005f28:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005f2a:	3330      	adds	r3, #48	; 0x30
 8005f2c:	f805 3b01 	strb.w	r3, [r5], #1
 8005f30:	ec53 2b18 	vmov	r2, r3, d8
 8005f34:	4606      	mov	r6, r0
 8005f36:	460f      	mov	r7, r1
 8005f38:	f7fa fdd8 	bl	8000aec <__aeabi_dcmplt>
 8005f3c:	2800      	cmp	r0, #0
 8005f3e:	d165      	bne.n	800600c <_dtoa_r+0x63c>
 8005f40:	4632      	mov	r2, r6
 8005f42:	463b      	mov	r3, r7
 8005f44:	4935      	ldr	r1, [pc, #212]	; (800601c <_dtoa_r+0x64c>)
 8005f46:	2000      	movs	r0, #0
 8005f48:	f7fa f9a6 	bl	8000298 <__aeabi_dsub>
 8005f4c:	ec53 2b18 	vmov	r2, r3, d8
 8005f50:	f7fa fdcc 	bl	8000aec <__aeabi_dcmplt>
 8005f54:	2800      	cmp	r0, #0
 8005f56:	f040 80b9 	bne.w	80060cc <_dtoa_r+0x6fc>
 8005f5a:	9b02      	ldr	r3, [sp, #8]
 8005f5c:	429d      	cmp	r5, r3
 8005f5e:	f43f af75 	beq.w	8005e4c <_dtoa_r+0x47c>
 8005f62:	4b2f      	ldr	r3, [pc, #188]	; (8006020 <_dtoa_r+0x650>)
 8005f64:	ec51 0b18 	vmov	r0, r1, d8
 8005f68:	2200      	movs	r2, #0
 8005f6a:	f7fa fb4d 	bl	8000608 <__aeabi_dmul>
 8005f6e:	4b2c      	ldr	r3, [pc, #176]	; (8006020 <_dtoa_r+0x650>)
 8005f70:	ec41 0b18 	vmov	d8, r0, r1
 8005f74:	2200      	movs	r2, #0
 8005f76:	4630      	mov	r0, r6
 8005f78:	4639      	mov	r1, r7
 8005f7a:	f7fa fb45 	bl	8000608 <__aeabi_dmul>
 8005f7e:	4606      	mov	r6, r0
 8005f80:	460f      	mov	r7, r1
 8005f82:	e7c4      	b.n	8005f0e <_dtoa_r+0x53e>
 8005f84:	ec51 0b17 	vmov	r0, r1, d7
 8005f88:	f7fa fb3e 	bl	8000608 <__aeabi_dmul>
 8005f8c:	9b02      	ldr	r3, [sp, #8]
 8005f8e:	9d00      	ldr	r5, [sp, #0]
 8005f90:	930c      	str	r3, [sp, #48]	; 0x30
 8005f92:	ec41 0b18 	vmov	d8, r0, r1
 8005f96:	4639      	mov	r1, r7
 8005f98:	4630      	mov	r0, r6
 8005f9a:	f7fa fde5 	bl	8000b68 <__aeabi_d2iz>
 8005f9e:	9011      	str	r0, [sp, #68]	; 0x44
 8005fa0:	f7fa fac8 	bl	8000534 <__aeabi_i2d>
 8005fa4:	4602      	mov	r2, r0
 8005fa6:	460b      	mov	r3, r1
 8005fa8:	4630      	mov	r0, r6
 8005faa:	4639      	mov	r1, r7
 8005fac:	f7fa f974 	bl	8000298 <__aeabi_dsub>
 8005fb0:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8005fb2:	3330      	adds	r3, #48	; 0x30
 8005fb4:	f805 3b01 	strb.w	r3, [r5], #1
 8005fb8:	9b02      	ldr	r3, [sp, #8]
 8005fba:	429d      	cmp	r5, r3
 8005fbc:	4606      	mov	r6, r0
 8005fbe:	460f      	mov	r7, r1
 8005fc0:	f04f 0200 	mov.w	r2, #0
 8005fc4:	d134      	bne.n	8006030 <_dtoa_r+0x660>
 8005fc6:	4b19      	ldr	r3, [pc, #100]	; (800602c <_dtoa_r+0x65c>)
 8005fc8:	ec51 0b18 	vmov	r0, r1, d8
 8005fcc:	f7fa f966 	bl	800029c <__adddf3>
 8005fd0:	4602      	mov	r2, r0
 8005fd2:	460b      	mov	r3, r1
 8005fd4:	4630      	mov	r0, r6
 8005fd6:	4639      	mov	r1, r7
 8005fd8:	f7fa fda6 	bl	8000b28 <__aeabi_dcmpgt>
 8005fdc:	2800      	cmp	r0, #0
 8005fde:	d175      	bne.n	80060cc <_dtoa_r+0x6fc>
 8005fe0:	ec53 2b18 	vmov	r2, r3, d8
 8005fe4:	4911      	ldr	r1, [pc, #68]	; (800602c <_dtoa_r+0x65c>)
 8005fe6:	2000      	movs	r0, #0
 8005fe8:	f7fa f956 	bl	8000298 <__aeabi_dsub>
 8005fec:	4602      	mov	r2, r0
 8005fee:	460b      	mov	r3, r1
 8005ff0:	4630      	mov	r0, r6
 8005ff2:	4639      	mov	r1, r7
 8005ff4:	f7fa fd7a 	bl	8000aec <__aeabi_dcmplt>
 8005ff8:	2800      	cmp	r0, #0
 8005ffa:	f43f af27 	beq.w	8005e4c <_dtoa_r+0x47c>
 8005ffe:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8006000:	1e6b      	subs	r3, r5, #1
 8006002:	930c      	str	r3, [sp, #48]	; 0x30
 8006004:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8006008:	2b30      	cmp	r3, #48	; 0x30
 800600a:	d0f8      	beq.n	8005ffe <_dtoa_r+0x62e>
 800600c:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8006010:	e04a      	b.n	80060a8 <_dtoa_r+0x6d8>
 8006012:	bf00      	nop
 8006014:	08008bb0 	.word	0x08008bb0
 8006018:	08008b88 	.word	0x08008b88
 800601c:	3ff00000 	.word	0x3ff00000
 8006020:	40240000 	.word	0x40240000
 8006024:	401c0000 	.word	0x401c0000
 8006028:	40140000 	.word	0x40140000
 800602c:	3fe00000 	.word	0x3fe00000
 8006030:	4baf      	ldr	r3, [pc, #700]	; (80062f0 <_dtoa_r+0x920>)
 8006032:	f7fa fae9 	bl	8000608 <__aeabi_dmul>
 8006036:	4606      	mov	r6, r0
 8006038:	460f      	mov	r7, r1
 800603a:	e7ac      	b.n	8005f96 <_dtoa_r+0x5c6>
 800603c:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8006040:	9d00      	ldr	r5, [sp, #0]
 8006042:	4642      	mov	r2, r8
 8006044:	464b      	mov	r3, r9
 8006046:	4630      	mov	r0, r6
 8006048:	4639      	mov	r1, r7
 800604a:	f7fa fc07 	bl	800085c <__aeabi_ddiv>
 800604e:	f7fa fd8b 	bl	8000b68 <__aeabi_d2iz>
 8006052:	9002      	str	r0, [sp, #8]
 8006054:	f7fa fa6e 	bl	8000534 <__aeabi_i2d>
 8006058:	4642      	mov	r2, r8
 800605a:	464b      	mov	r3, r9
 800605c:	f7fa fad4 	bl	8000608 <__aeabi_dmul>
 8006060:	4602      	mov	r2, r0
 8006062:	460b      	mov	r3, r1
 8006064:	4630      	mov	r0, r6
 8006066:	4639      	mov	r1, r7
 8006068:	f7fa f916 	bl	8000298 <__aeabi_dsub>
 800606c:	9e02      	ldr	r6, [sp, #8]
 800606e:	9f01      	ldr	r7, [sp, #4]
 8006070:	3630      	adds	r6, #48	; 0x30
 8006072:	f805 6b01 	strb.w	r6, [r5], #1
 8006076:	9e00      	ldr	r6, [sp, #0]
 8006078:	1bae      	subs	r6, r5, r6
 800607a:	42b7      	cmp	r7, r6
 800607c:	4602      	mov	r2, r0
 800607e:	460b      	mov	r3, r1
 8006080:	d137      	bne.n	80060f2 <_dtoa_r+0x722>
 8006082:	f7fa f90b 	bl	800029c <__adddf3>
 8006086:	4642      	mov	r2, r8
 8006088:	464b      	mov	r3, r9
 800608a:	4606      	mov	r6, r0
 800608c:	460f      	mov	r7, r1
 800608e:	f7fa fd4b 	bl	8000b28 <__aeabi_dcmpgt>
 8006092:	b9c8      	cbnz	r0, 80060c8 <_dtoa_r+0x6f8>
 8006094:	4642      	mov	r2, r8
 8006096:	464b      	mov	r3, r9
 8006098:	4630      	mov	r0, r6
 800609a:	4639      	mov	r1, r7
 800609c:	f7fa fd1c 	bl	8000ad8 <__aeabi_dcmpeq>
 80060a0:	b110      	cbz	r0, 80060a8 <_dtoa_r+0x6d8>
 80060a2:	9b02      	ldr	r3, [sp, #8]
 80060a4:	07d9      	lsls	r1, r3, #31
 80060a6:	d40f      	bmi.n	80060c8 <_dtoa_r+0x6f8>
 80060a8:	4620      	mov	r0, r4
 80060aa:	4659      	mov	r1, fp
 80060ac:	f000 fe58 	bl	8006d60 <_Bfree>
 80060b0:	2300      	movs	r3, #0
 80060b2:	702b      	strb	r3, [r5, #0]
 80060b4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80060b6:	f10a 0001 	add.w	r0, sl, #1
 80060ba:	6018      	str	r0, [r3, #0]
 80060bc:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80060be:	2b00      	cmp	r3, #0
 80060c0:	f43f acd8 	beq.w	8005a74 <_dtoa_r+0xa4>
 80060c4:	601d      	str	r5, [r3, #0]
 80060c6:	e4d5      	b.n	8005a74 <_dtoa_r+0xa4>
 80060c8:	f8cd a01c 	str.w	sl, [sp, #28]
 80060cc:	462b      	mov	r3, r5
 80060ce:	461d      	mov	r5, r3
 80060d0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80060d4:	2a39      	cmp	r2, #57	; 0x39
 80060d6:	d108      	bne.n	80060ea <_dtoa_r+0x71a>
 80060d8:	9a00      	ldr	r2, [sp, #0]
 80060da:	429a      	cmp	r2, r3
 80060dc:	d1f7      	bne.n	80060ce <_dtoa_r+0x6fe>
 80060de:	9a07      	ldr	r2, [sp, #28]
 80060e0:	9900      	ldr	r1, [sp, #0]
 80060e2:	3201      	adds	r2, #1
 80060e4:	9207      	str	r2, [sp, #28]
 80060e6:	2230      	movs	r2, #48	; 0x30
 80060e8:	700a      	strb	r2, [r1, #0]
 80060ea:	781a      	ldrb	r2, [r3, #0]
 80060ec:	3201      	adds	r2, #1
 80060ee:	701a      	strb	r2, [r3, #0]
 80060f0:	e78c      	b.n	800600c <_dtoa_r+0x63c>
 80060f2:	4b7f      	ldr	r3, [pc, #508]	; (80062f0 <_dtoa_r+0x920>)
 80060f4:	2200      	movs	r2, #0
 80060f6:	f7fa fa87 	bl	8000608 <__aeabi_dmul>
 80060fa:	2200      	movs	r2, #0
 80060fc:	2300      	movs	r3, #0
 80060fe:	4606      	mov	r6, r0
 8006100:	460f      	mov	r7, r1
 8006102:	f7fa fce9 	bl	8000ad8 <__aeabi_dcmpeq>
 8006106:	2800      	cmp	r0, #0
 8006108:	d09b      	beq.n	8006042 <_dtoa_r+0x672>
 800610a:	e7cd      	b.n	80060a8 <_dtoa_r+0x6d8>
 800610c:	9a08      	ldr	r2, [sp, #32]
 800610e:	2a00      	cmp	r2, #0
 8006110:	f000 80c4 	beq.w	800629c <_dtoa_r+0x8cc>
 8006114:	9a05      	ldr	r2, [sp, #20]
 8006116:	2a01      	cmp	r2, #1
 8006118:	f300 80a8 	bgt.w	800626c <_dtoa_r+0x89c>
 800611c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800611e:	2a00      	cmp	r2, #0
 8006120:	f000 80a0 	beq.w	8006264 <_dtoa_r+0x894>
 8006124:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8006128:	9e06      	ldr	r6, [sp, #24]
 800612a:	4645      	mov	r5, r8
 800612c:	9a04      	ldr	r2, [sp, #16]
 800612e:	2101      	movs	r1, #1
 8006130:	441a      	add	r2, r3
 8006132:	4620      	mov	r0, r4
 8006134:	4498      	add	r8, r3
 8006136:	9204      	str	r2, [sp, #16]
 8006138:	f000 ff18 	bl	8006f6c <__i2b>
 800613c:	4607      	mov	r7, r0
 800613e:	2d00      	cmp	r5, #0
 8006140:	dd0b      	ble.n	800615a <_dtoa_r+0x78a>
 8006142:	9b04      	ldr	r3, [sp, #16]
 8006144:	2b00      	cmp	r3, #0
 8006146:	dd08      	ble.n	800615a <_dtoa_r+0x78a>
 8006148:	42ab      	cmp	r3, r5
 800614a:	9a04      	ldr	r2, [sp, #16]
 800614c:	bfa8      	it	ge
 800614e:	462b      	movge	r3, r5
 8006150:	eba8 0803 	sub.w	r8, r8, r3
 8006154:	1aed      	subs	r5, r5, r3
 8006156:	1ad3      	subs	r3, r2, r3
 8006158:	9304      	str	r3, [sp, #16]
 800615a:	9b06      	ldr	r3, [sp, #24]
 800615c:	b1fb      	cbz	r3, 800619e <_dtoa_r+0x7ce>
 800615e:	9b08      	ldr	r3, [sp, #32]
 8006160:	2b00      	cmp	r3, #0
 8006162:	f000 809f 	beq.w	80062a4 <_dtoa_r+0x8d4>
 8006166:	2e00      	cmp	r6, #0
 8006168:	dd11      	ble.n	800618e <_dtoa_r+0x7be>
 800616a:	4639      	mov	r1, r7
 800616c:	4632      	mov	r2, r6
 800616e:	4620      	mov	r0, r4
 8006170:	f000 ffb8 	bl	80070e4 <__pow5mult>
 8006174:	465a      	mov	r2, fp
 8006176:	4601      	mov	r1, r0
 8006178:	4607      	mov	r7, r0
 800617a:	4620      	mov	r0, r4
 800617c:	f000 ff0c 	bl	8006f98 <__multiply>
 8006180:	4659      	mov	r1, fp
 8006182:	9007      	str	r0, [sp, #28]
 8006184:	4620      	mov	r0, r4
 8006186:	f000 fdeb 	bl	8006d60 <_Bfree>
 800618a:	9b07      	ldr	r3, [sp, #28]
 800618c:	469b      	mov	fp, r3
 800618e:	9b06      	ldr	r3, [sp, #24]
 8006190:	1b9a      	subs	r2, r3, r6
 8006192:	d004      	beq.n	800619e <_dtoa_r+0x7ce>
 8006194:	4659      	mov	r1, fp
 8006196:	4620      	mov	r0, r4
 8006198:	f000 ffa4 	bl	80070e4 <__pow5mult>
 800619c:	4683      	mov	fp, r0
 800619e:	2101      	movs	r1, #1
 80061a0:	4620      	mov	r0, r4
 80061a2:	f000 fee3 	bl	8006f6c <__i2b>
 80061a6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80061a8:	2b00      	cmp	r3, #0
 80061aa:	4606      	mov	r6, r0
 80061ac:	dd7c      	ble.n	80062a8 <_dtoa_r+0x8d8>
 80061ae:	461a      	mov	r2, r3
 80061b0:	4601      	mov	r1, r0
 80061b2:	4620      	mov	r0, r4
 80061b4:	f000 ff96 	bl	80070e4 <__pow5mult>
 80061b8:	9b05      	ldr	r3, [sp, #20]
 80061ba:	2b01      	cmp	r3, #1
 80061bc:	4606      	mov	r6, r0
 80061be:	dd76      	ble.n	80062ae <_dtoa_r+0x8de>
 80061c0:	2300      	movs	r3, #0
 80061c2:	9306      	str	r3, [sp, #24]
 80061c4:	6933      	ldr	r3, [r6, #16]
 80061c6:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 80061ca:	6918      	ldr	r0, [r3, #16]
 80061cc:	f000 fe7e 	bl	8006ecc <__hi0bits>
 80061d0:	f1c0 0020 	rsb	r0, r0, #32
 80061d4:	9b04      	ldr	r3, [sp, #16]
 80061d6:	4418      	add	r0, r3
 80061d8:	f010 001f 	ands.w	r0, r0, #31
 80061dc:	f000 8086 	beq.w	80062ec <_dtoa_r+0x91c>
 80061e0:	f1c0 0320 	rsb	r3, r0, #32
 80061e4:	2b04      	cmp	r3, #4
 80061e6:	dd7f      	ble.n	80062e8 <_dtoa_r+0x918>
 80061e8:	f1c0 001c 	rsb	r0, r0, #28
 80061ec:	9b04      	ldr	r3, [sp, #16]
 80061ee:	4403      	add	r3, r0
 80061f0:	4480      	add	r8, r0
 80061f2:	4405      	add	r5, r0
 80061f4:	9304      	str	r3, [sp, #16]
 80061f6:	f1b8 0f00 	cmp.w	r8, #0
 80061fa:	dd05      	ble.n	8006208 <_dtoa_r+0x838>
 80061fc:	4659      	mov	r1, fp
 80061fe:	4642      	mov	r2, r8
 8006200:	4620      	mov	r0, r4
 8006202:	f000 ffc9 	bl	8007198 <__lshift>
 8006206:	4683      	mov	fp, r0
 8006208:	9b04      	ldr	r3, [sp, #16]
 800620a:	2b00      	cmp	r3, #0
 800620c:	dd05      	ble.n	800621a <_dtoa_r+0x84a>
 800620e:	4631      	mov	r1, r6
 8006210:	461a      	mov	r2, r3
 8006212:	4620      	mov	r0, r4
 8006214:	f000 ffc0 	bl	8007198 <__lshift>
 8006218:	4606      	mov	r6, r0
 800621a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800621c:	2b00      	cmp	r3, #0
 800621e:	d069      	beq.n	80062f4 <_dtoa_r+0x924>
 8006220:	4631      	mov	r1, r6
 8006222:	4658      	mov	r0, fp
 8006224:	f001 f824 	bl	8007270 <__mcmp>
 8006228:	2800      	cmp	r0, #0
 800622a:	da63      	bge.n	80062f4 <_dtoa_r+0x924>
 800622c:	2300      	movs	r3, #0
 800622e:	4659      	mov	r1, fp
 8006230:	220a      	movs	r2, #10
 8006232:	4620      	mov	r0, r4
 8006234:	f000 fdb6 	bl	8006da4 <__multadd>
 8006238:	9b08      	ldr	r3, [sp, #32]
 800623a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800623e:	4683      	mov	fp, r0
 8006240:	2b00      	cmp	r3, #0
 8006242:	f000 818f 	beq.w	8006564 <_dtoa_r+0xb94>
 8006246:	4639      	mov	r1, r7
 8006248:	2300      	movs	r3, #0
 800624a:	220a      	movs	r2, #10
 800624c:	4620      	mov	r0, r4
 800624e:	f000 fda9 	bl	8006da4 <__multadd>
 8006252:	f1b9 0f00 	cmp.w	r9, #0
 8006256:	4607      	mov	r7, r0
 8006258:	f300 808e 	bgt.w	8006378 <_dtoa_r+0x9a8>
 800625c:	9b05      	ldr	r3, [sp, #20]
 800625e:	2b02      	cmp	r3, #2
 8006260:	dc50      	bgt.n	8006304 <_dtoa_r+0x934>
 8006262:	e089      	b.n	8006378 <_dtoa_r+0x9a8>
 8006264:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006266:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800626a:	e75d      	b.n	8006128 <_dtoa_r+0x758>
 800626c:	9b01      	ldr	r3, [sp, #4]
 800626e:	1e5e      	subs	r6, r3, #1
 8006270:	9b06      	ldr	r3, [sp, #24]
 8006272:	42b3      	cmp	r3, r6
 8006274:	bfbf      	itttt	lt
 8006276:	9b06      	ldrlt	r3, [sp, #24]
 8006278:	9606      	strlt	r6, [sp, #24]
 800627a:	1af2      	sublt	r2, r6, r3
 800627c:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 800627e:	bfb6      	itet	lt
 8006280:	189b      	addlt	r3, r3, r2
 8006282:	1b9e      	subge	r6, r3, r6
 8006284:	930d      	strlt	r3, [sp, #52]	; 0x34
 8006286:	9b01      	ldr	r3, [sp, #4]
 8006288:	bfb8      	it	lt
 800628a:	2600      	movlt	r6, #0
 800628c:	2b00      	cmp	r3, #0
 800628e:	bfb5      	itete	lt
 8006290:	eba8 0503 	sublt.w	r5, r8, r3
 8006294:	9b01      	ldrge	r3, [sp, #4]
 8006296:	2300      	movlt	r3, #0
 8006298:	4645      	movge	r5, r8
 800629a:	e747      	b.n	800612c <_dtoa_r+0x75c>
 800629c:	9e06      	ldr	r6, [sp, #24]
 800629e:	9f08      	ldr	r7, [sp, #32]
 80062a0:	4645      	mov	r5, r8
 80062a2:	e74c      	b.n	800613e <_dtoa_r+0x76e>
 80062a4:	9a06      	ldr	r2, [sp, #24]
 80062a6:	e775      	b.n	8006194 <_dtoa_r+0x7c4>
 80062a8:	9b05      	ldr	r3, [sp, #20]
 80062aa:	2b01      	cmp	r3, #1
 80062ac:	dc18      	bgt.n	80062e0 <_dtoa_r+0x910>
 80062ae:	9b02      	ldr	r3, [sp, #8]
 80062b0:	b9b3      	cbnz	r3, 80062e0 <_dtoa_r+0x910>
 80062b2:	9b03      	ldr	r3, [sp, #12]
 80062b4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80062b8:	b9a3      	cbnz	r3, 80062e4 <_dtoa_r+0x914>
 80062ba:	9b03      	ldr	r3, [sp, #12]
 80062bc:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80062c0:	0d1b      	lsrs	r3, r3, #20
 80062c2:	051b      	lsls	r3, r3, #20
 80062c4:	b12b      	cbz	r3, 80062d2 <_dtoa_r+0x902>
 80062c6:	9b04      	ldr	r3, [sp, #16]
 80062c8:	3301      	adds	r3, #1
 80062ca:	9304      	str	r3, [sp, #16]
 80062cc:	f108 0801 	add.w	r8, r8, #1
 80062d0:	2301      	movs	r3, #1
 80062d2:	9306      	str	r3, [sp, #24]
 80062d4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80062d6:	2b00      	cmp	r3, #0
 80062d8:	f47f af74 	bne.w	80061c4 <_dtoa_r+0x7f4>
 80062dc:	2001      	movs	r0, #1
 80062de:	e779      	b.n	80061d4 <_dtoa_r+0x804>
 80062e0:	2300      	movs	r3, #0
 80062e2:	e7f6      	b.n	80062d2 <_dtoa_r+0x902>
 80062e4:	9b02      	ldr	r3, [sp, #8]
 80062e6:	e7f4      	b.n	80062d2 <_dtoa_r+0x902>
 80062e8:	d085      	beq.n	80061f6 <_dtoa_r+0x826>
 80062ea:	4618      	mov	r0, r3
 80062ec:	301c      	adds	r0, #28
 80062ee:	e77d      	b.n	80061ec <_dtoa_r+0x81c>
 80062f0:	40240000 	.word	0x40240000
 80062f4:	9b01      	ldr	r3, [sp, #4]
 80062f6:	2b00      	cmp	r3, #0
 80062f8:	dc38      	bgt.n	800636c <_dtoa_r+0x99c>
 80062fa:	9b05      	ldr	r3, [sp, #20]
 80062fc:	2b02      	cmp	r3, #2
 80062fe:	dd35      	ble.n	800636c <_dtoa_r+0x99c>
 8006300:	f8dd 9004 	ldr.w	r9, [sp, #4]
 8006304:	f1b9 0f00 	cmp.w	r9, #0
 8006308:	d10d      	bne.n	8006326 <_dtoa_r+0x956>
 800630a:	4631      	mov	r1, r6
 800630c:	464b      	mov	r3, r9
 800630e:	2205      	movs	r2, #5
 8006310:	4620      	mov	r0, r4
 8006312:	f000 fd47 	bl	8006da4 <__multadd>
 8006316:	4601      	mov	r1, r0
 8006318:	4606      	mov	r6, r0
 800631a:	4658      	mov	r0, fp
 800631c:	f000 ffa8 	bl	8007270 <__mcmp>
 8006320:	2800      	cmp	r0, #0
 8006322:	f73f adbd 	bgt.w	8005ea0 <_dtoa_r+0x4d0>
 8006326:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006328:	9d00      	ldr	r5, [sp, #0]
 800632a:	ea6f 0a03 	mvn.w	sl, r3
 800632e:	f04f 0800 	mov.w	r8, #0
 8006332:	4631      	mov	r1, r6
 8006334:	4620      	mov	r0, r4
 8006336:	f000 fd13 	bl	8006d60 <_Bfree>
 800633a:	2f00      	cmp	r7, #0
 800633c:	f43f aeb4 	beq.w	80060a8 <_dtoa_r+0x6d8>
 8006340:	f1b8 0f00 	cmp.w	r8, #0
 8006344:	d005      	beq.n	8006352 <_dtoa_r+0x982>
 8006346:	45b8      	cmp	r8, r7
 8006348:	d003      	beq.n	8006352 <_dtoa_r+0x982>
 800634a:	4641      	mov	r1, r8
 800634c:	4620      	mov	r0, r4
 800634e:	f000 fd07 	bl	8006d60 <_Bfree>
 8006352:	4639      	mov	r1, r7
 8006354:	4620      	mov	r0, r4
 8006356:	f000 fd03 	bl	8006d60 <_Bfree>
 800635a:	e6a5      	b.n	80060a8 <_dtoa_r+0x6d8>
 800635c:	2600      	movs	r6, #0
 800635e:	4637      	mov	r7, r6
 8006360:	e7e1      	b.n	8006326 <_dtoa_r+0x956>
 8006362:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 8006364:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8006368:	4637      	mov	r7, r6
 800636a:	e599      	b.n	8005ea0 <_dtoa_r+0x4d0>
 800636c:	9b08      	ldr	r3, [sp, #32]
 800636e:	f8dd 9004 	ldr.w	r9, [sp, #4]
 8006372:	2b00      	cmp	r3, #0
 8006374:	f000 80fd 	beq.w	8006572 <_dtoa_r+0xba2>
 8006378:	2d00      	cmp	r5, #0
 800637a:	dd05      	ble.n	8006388 <_dtoa_r+0x9b8>
 800637c:	4639      	mov	r1, r7
 800637e:	462a      	mov	r2, r5
 8006380:	4620      	mov	r0, r4
 8006382:	f000 ff09 	bl	8007198 <__lshift>
 8006386:	4607      	mov	r7, r0
 8006388:	9b06      	ldr	r3, [sp, #24]
 800638a:	2b00      	cmp	r3, #0
 800638c:	d05c      	beq.n	8006448 <_dtoa_r+0xa78>
 800638e:	6879      	ldr	r1, [r7, #4]
 8006390:	4620      	mov	r0, r4
 8006392:	f000 fca5 	bl	8006ce0 <_Balloc>
 8006396:	4605      	mov	r5, r0
 8006398:	b928      	cbnz	r0, 80063a6 <_dtoa_r+0x9d6>
 800639a:	4b80      	ldr	r3, [pc, #512]	; (800659c <_dtoa_r+0xbcc>)
 800639c:	4602      	mov	r2, r0
 800639e:	f240 21ea 	movw	r1, #746	; 0x2ea
 80063a2:	f7ff bb2e 	b.w	8005a02 <_dtoa_r+0x32>
 80063a6:	693a      	ldr	r2, [r7, #16]
 80063a8:	3202      	adds	r2, #2
 80063aa:	0092      	lsls	r2, r2, #2
 80063ac:	f107 010c 	add.w	r1, r7, #12
 80063b0:	300c      	adds	r0, #12
 80063b2:	f000 fc87 	bl	8006cc4 <memcpy>
 80063b6:	2201      	movs	r2, #1
 80063b8:	4629      	mov	r1, r5
 80063ba:	4620      	mov	r0, r4
 80063bc:	f000 feec 	bl	8007198 <__lshift>
 80063c0:	9b00      	ldr	r3, [sp, #0]
 80063c2:	3301      	adds	r3, #1
 80063c4:	9301      	str	r3, [sp, #4]
 80063c6:	9b00      	ldr	r3, [sp, #0]
 80063c8:	444b      	add	r3, r9
 80063ca:	9307      	str	r3, [sp, #28]
 80063cc:	9b02      	ldr	r3, [sp, #8]
 80063ce:	f003 0301 	and.w	r3, r3, #1
 80063d2:	46b8      	mov	r8, r7
 80063d4:	9306      	str	r3, [sp, #24]
 80063d6:	4607      	mov	r7, r0
 80063d8:	9b01      	ldr	r3, [sp, #4]
 80063da:	4631      	mov	r1, r6
 80063dc:	3b01      	subs	r3, #1
 80063de:	4658      	mov	r0, fp
 80063e0:	9302      	str	r3, [sp, #8]
 80063e2:	f7ff fa67 	bl	80058b4 <quorem>
 80063e6:	4603      	mov	r3, r0
 80063e8:	3330      	adds	r3, #48	; 0x30
 80063ea:	9004      	str	r0, [sp, #16]
 80063ec:	4641      	mov	r1, r8
 80063ee:	4658      	mov	r0, fp
 80063f0:	9308      	str	r3, [sp, #32]
 80063f2:	f000 ff3d 	bl	8007270 <__mcmp>
 80063f6:	463a      	mov	r2, r7
 80063f8:	4681      	mov	r9, r0
 80063fa:	4631      	mov	r1, r6
 80063fc:	4620      	mov	r0, r4
 80063fe:	f000 ff53 	bl	80072a8 <__mdiff>
 8006402:	68c2      	ldr	r2, [r0, #12]
 8006404:	9b08      	ldr	r3, [sp, #32]
 8006406:	4605      	mov	r5, r0
 8006408:	bb02      	cbnz	r2, 800644c <_dtoa_r+0xa7c>
 800640a:	4601      	mov	r1, r0
 800640c:	4658      	mov	r0, fp
 800640e:	f000 ff2f 	bl	8007270 <__mcmp>
 8006412:	9b08      	ldr	r3, [sp, #32]
 8006414:	4602      	mov	r2, r0
 8006416:	4629      	mov	r1, r5
 8006418:	4620      	mov	r0, r4
 800641a:	e9cd 3208 	strd	r3, r2, [sp, #32]
 800641e:	f000 fc9f 	bl	8006d60 <_Bfree>
 8006422:	9b05      	ldr	r3, [sp, #20]
 8006424:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006426:	9d01      	ldr	r5, [sp, #4]
 8006428:	ea43 0102 	orr.w	r1, r3, r2
 800642c:	9b06      	ldr	r3, [sp, #24]
 800642e:	430b      	orrs	r3, r1
 8006430:	9b08      	ldr	r3, [sp, #32]
 8006432:	d10d      	bne.n	8006450 <_dtoa_r+0xa80>
 8006434:	2b39      	cmp	r3, #57	; 0x39
 8006436:	d029      	beq.n	800648c <_dtoa_r+0xabc>
 8006438:	f1b9 0f00 	cmp.w	r9, #0
 800643c:	dd01      	ble.n	8006442 <_dtoa_r+0xa72>
 800643e:	9b04      	ldr	r3, [sp, #16]
 8006440:	3331      	adds	r3, #49	; 0x31
 8006442:	9a02      	ldr	r2, [sp, #8]
 8006444:	7013      	strb	r3, [r2, #0]
 8006446:	e774      	b.n	8006332 <_dtoa_r+0x962>
 8006448:	4638      	mov	r0, r7
 800644a:	e7b9      	b.n	80063c0 <_dtoa_r+0x9f0>
 800644c:	2201      	movs	r2, #1
 800644e:	e7e2      	b.n	8006416 <_dtoa_r+0xa46>
 8006450:	f1b9 0f00 	cmp.w	r9, #0
 8006454:	db06      	blt.n	8006464 <_dtoa_r+0xa94>
 8006456:	9905      	ldr	r1, [sp, #20]
 8006458:	ea41 0909 	orr.w	r9, r1, r9
 800645c:	9906      	ldr	r1, [sp, #24]
 800645e:	ea59 0101 	orrs.w	r1, r9, r1
 8006462:	d120      	bne.n	80064a6 <_dtoa_r+0xad6>
 8006464:	2a00      	cmp	r2, #0
 8006466:	ddec      	ble.n	8006442 <_dtoa_r+0xa72>
 8006468:	4659      	mov	r1, fp
 800646a:	2201      	movs	r2, #1
 800646c:	4620      	mov	r0, r4
 800646e:	9301      	str	r3, [sp, #4]
 8006470:	f000 fe92 	bl	8007198 <__lshift>
 8006474:	4631      	mov	r1, r6
 8006476:	4683      	mov	fp, r0
 8006478:	f000 fefa 	bl	8007270 <__mcmp>
 800647c:	2800      	cmp	r0, #0
 800647e:	9b01      	ldr	r3, [sp, #4]
 8006480:	dc02      	bgt.n	8006488 <_dtoa_r+0xab8>
 8006482:	d1de      	bne.n	8006442 <_dtoa_r+0xa72>
 8006484:	07da      	lsls	r2, r3, #31
 8006486:	d5dc      	bpl.n	8006442 <_dtoa_r+0xa72>
 8006488:	2b39      	cmp	r3, #57	; 0x39
 800648a:	d1d8      	bne.n	800643e <_dtoa_r+0xa6e>
 800648c:	9a02      	ldr	r2, [sp, #8]
 800648e:	2339      	movs	r3, #57	; 0x39
 8006490:	7013      	strb	r3, [r2, #0]
 8006492:	462b      	mov	r3, r5
 8006494:	461d      	mov	r5, r3
 8006496:	3b01      	subs	r3, #1
 8006498:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800649c:	2a39      	cmp	r2, #57	; 0x39
 800649e:	d050      	beq.n	8006542 <_dtoa_r+0xb72>
 80064a0:	3201      	adds	r2, #1
 80064a2:	701a      	strb	r2, [r3, #0]
 80064a4:	e745      	b.n	8006332 <_dtoa_r+0x962>
 80064a6:	2a00      	cmp	r2, #0
 80064a8:	dd03      	ble.n	80064b2 <_dtoa_r+0xae2>
 80064aa:	2b39      	cmp	r3, #57	; 0x39
 80064ac:	d0ee      	beq.n	800648c <_dtoa_r+0xabc>
 80064ae:	3301      	adds	r3, #1
 80064b0:	e7c7      	b.n	8006442 <_dtoa_r+0xa72>
 80064b2:	9a01      	ldr	r2, [sp, #4]
 80064b4:	9907      	ldr	r1, [sp, #28]
 80064b6:	f802 3c01 	strb.w	r3, [r2, #-1]
 80064ba:	428a      	cmp	r2, r1
 80064bc:	d02a      	beq.n	8006514 <_dtoa_r+0xb44>
 80064be:	4659      	mov	r1, fp
 80064c0:	2300      	movs	r3, #0
 80064c2:	220a      	movs	r2, #10
 80064c4:	4620      	mov	r0, r4
 80064c6:	f000 fc6d 	bl	8006da4 <__multadd>
 80064ca:	45b8      	cmp	r8, r7
 80064cc:	4683      	mov	fp, r0
 80064ce:	f04f 0300 	mov.w	r3, #0
 80064d2:	f04f 020a 	mov.w	r2, #10
 80064d6:	4641      	mov	r1, r8
 80064d8:	4620      	mov	r0, r4
 80064da:	d107      	bne.n	80064ec <_dtoa_r+0xb1c>
 80064dc:	f000 fc62 	bl	8006da4 <__multadd>
 80064e0:	4680      	mov	r8, r0
 80064e2:	4607      	mov	r7, r0
 80064e4:	9b01      	ldr	r3, [sp, #4]
 80064e6:	3301      	adds	r3, #1
 80064e8:	9301      	str	r3, [sp, #4]
 80064ea:	e775      	b.n	80063d8 <_dtoa_r+0xa08>
 80064ec:	f000 fc5a 	bl	8006da4 <__multadd>
 80064f0:	4639      	mov	r1, r7
 80064f2:	4680      	mov	r8, r0
 80064f4:	2300      	movs	r3, #0
 80064f6:	220a      	movs	r2, #10
 80064f8:	4620      	mov	r0, r4
 80064fa:	f000 fc53 	bl	8006da4 <__multadd>
 80064fe:	4607      	mov	r7, r0
 8006500:	e7f0      	b.n	80064e4 <_dtoa_r+0xb14>
 8006502:	f1b9 0f00 	cmp.w	r9, #0
 8006506:	9a00      	ldr	r2, [sp, #0]
 8006508:	bfcc      	ite	gt
 800650a:	464d      	movgt	r5, r9
 800650c:	2501      	movle	r5, #1
 800650e:	4415      	add	r5, r2
 8006510:	f04f 0800 	mov.w	r8, #0
 8006514:	4659      	mov	r1, fp
 8006516:	2201      	movs	r2, #1
 8006518:	4620      	mov	r0, r4
 800651a:	9301      	str	r3, [sp, #4]
 800651c:	f000 fe3c 	bl	8007198 <__lshift>
 8006520:	4631      	mov	r1, r6
 8006522:	4683      	mov	fp, r0
 8006524:	f000 fea4 	bl	8007270 <__mcmp>
 8006528:	2800      	cmp	r0, #0
 800652a:	dcb2      	bgt.n	8006492 <_dtoa_r+0xac2>
 800652c:	d102      	bne.n	8006534 <_dtoa_r+0xb64>
 800652e:	9b01      	ldr	r3, [sp, #4]
 8006530:	07db      	lsls	r3, r3, #31
 8006532:	d4ae      	bmi.n	8006492 <_dtoa_r+0xac2>
 8006534:	462b      	mov	r3, r5
 8006536:	461d      	mov	r5, r3
 8006538:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800653c:	2a30      	cmp	r2, #48	; 0x30
 800653e:	d0fa      	beq.n	8006536 <_dtoa_r+0xb66>
 8006540:	e6f7      	b.n	8006332 <_dtoa_r+0x962>
 8006542:	9a00      	ldr	r2, [sp, #0]
 8006544:	429a      	cmp	r2, r3
 8006546:	d1a5      	bne.n	8006494 <_dtoa_r+0xac4>
 8006548:	f10a 0a01 	add.w	sl, sl, #1
 800654c:	2331      	movs	r3, #49	; 0x31
 800654e:	e779      	b.n	8006444 <_dtoa_r+0xa74>
 8006550:	4b13      	ldr	r3, [pc, #76]	; (80065a0 <_dtoa_r+0xbd0>)
 8006552:	f7ff baaf 	b.w	8005ab4 <_dtoa_r+0xe4>
 8006556:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006558:	2b00      	cmp	r3, #0
 800655a:	f47f aa86 	bne.w	8005a6a <_dtoa_r+0x9a>
 800655e:	4b11      	ldr	r3, [pc, #68]	; (80065a4 <_dtoa_r+0xbd4>)
 8006560:	f7ff baa8 	b.w	8005ab4 <_dtoa_r+0xe4>
 8006564:	f1b9 0f00 	cmp.w	r9, #0
 8006568:	dc03      	bgt.n	8006572 <_dtoa_r+0xba2>
 800656a:	9b05      	ldr	r3, [sp, #20]
 800656c:	2b02      	cmp	r3, #2
 800656e:	f73f aec9 	bgt.w	8006304 <_dtoa_r+0x934>
 8006572:	9d00      	ldr	r5, [sp, #0]
 8006574:	4631      	mov	r1, r6
 8006576:	4658      	mov	r0, fp
 8006578:	f7ff f99c 	bl	80058b4 <quorem>
 800657c:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8006580:	f805 3b01 	strb.w	r3, [r5], #1
 8006584:	9a00      	ldr	r2, [sp, #0]
 8006586:	1aaa      	subs	r2, r5, r2
 8006588:	4591      	cmp	r9, r2
 800658a:	ddba      	ble.n	8006502 <_dtoa_r+0xb32>
 800658c:	4659      	mov	r1, fp
 800658e:	2300      	movs	r3, #0
 8006590:	220a      	movs	r2, #10
 8006592:	4620      	mov	r0, r4
 8006594:	f000 fc06 	bl	8006da4 <__multadd>
 8006598:	4683      	mov	fp, r0
 800659a:	e7eb      	b.n	8006574 <_dtoa_r+0xba4>
 800659c:	08008a94 	.word	0x08008a94
 80065a0:	08008894 	.word	0x08008894
 80065a4:	08008a11 	.word	0x08008a11

080065a8 <rshift>:
 80065a8:	6903      	ldr	r3, [r0, #16]
 80065aa:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 80065ae:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80065b2:	ea4f 1261 	mov.w	r2, r1, asr #5
 80065b6:	f100 0414 	add.w	r4, r0, #20
 80065ba:	dd45      	ble.n	8006648 <rshift+0xa0>
 80065bc:	f011 011f 	ands.w	r1, r1, #31
 80065c0:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 80065c4:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 80065c8:	d10c      	bne.n	80065e4 <rshift+0x3c>
 80065ca:	f100 0710 	add.w	r7, r0, #16
 80065ce:	4629      	mov	r1, r5
 80065d0:	42b1      	cmp	r1, r6
 80065d2:	d334      	bcc.n	800663e <rshift+0x96>
 80065d4:	1a9b      	subs	r3, r3, r2
 80065d6:	009b      	lsls	r3, r3, #2
 80065d8:	1eea      	subs	r2, r5, #3
 80065da:	4296      	cmp	r6, r2
 80065dc:	bf38      	it	cc
 80065de:	2300      	movcc	r3, #0
 80065e0:	4423      	add	r3, r4
 80065e2:	e015      	b.n	8006610 <rshift+0x68>
 80065e4:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 80065e8:	f1c1 0820 	rsb	r8, r1, #32
 80065ec:	40cf      	lsrs	r7, r1
 80065ee:	f105 0e04 	add.w	lr, r5, #4
 80065f2:	46a1      	mov	r9, r4
 80065f4:	4576      	cmp	r6, lr
 80065f6:	46f4      	mov	ip, lr
 80065f8:	d815      	bhi.n	8006626 <rshift+0x7e>
 80065fa:	1a9b      	subs	r3, r3, r2
 80065fc:	009a      	lsls	r2, r3, #2
 80065fe:	3a04      	subs	r2, #4
 8006600:	3501      	adds	r5, #1
 8006602:	42ae      	cmp	r6, r5
 8006604:	bf38      	it	cc
 8006606:	2200      	movcc	r2, #0
 8006608:	18a3      	adds	r3, r4, r2
 800660a:	50a7      	str	r7, [r4, r2]
 800660c:	b107      	cbz	r7, 8006610 <rshift+0x68>
 800660e:	3304      	adds	r3, #4
 8006610:	1b1a      	subs	r2, r3, r4
 8006612:	42a3      	cmp	r3, r4
 8006614:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8006618:	bf08      	it	eq
 800661a:	2300      	moveq	r3, #0
 800661c:	6102      	str	r2, [r0, #16]
 800661e:	bf08      	it	eq
 8006620:	6143      	streq	r3, [r0, #20]
 8006622:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006626:	f8dc c000 	ldr.w	ip, [ip]
 800662a:	fa0c fc08 	lsl.w	ip, ip, r8
 800662e:	ea4c 0707 	orr.w	r7, ip, r7
 8006632:	f849 7b04 	str.w	r7, [r9], #4
 8006636:	f85e 7b04 	ldr.w	r7, [lr], #4
 800663a:	40cf      	lsrs	r7, r1
 800663c:	e7da      	b.n	80065f4 <rshift+0x4c>
 800663e:	f851 cb04 	ldr.w	ip, [r1], #4
 8006642:	f847 cf04 	str.w	ip, [r7, #4]!
 8006646:	e7c3      	b.n	80065d0 <rshift+0x28>
 8006648:	4623      	mov	r3, r4
 800664a:	e7e1      	b.n	8006610 <rshift+0x68>

0800664c <__hexdig_fun>:
 800664c:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8006650:	2b09      	cmp	r3, #9
 8006652:	d802      	bhi.n	800665a <__hexdig_fun+0xe>
 8006654:	3820      	subs	r0, #32
 8006656:	b2c0      	uxtb	r0, r0
 8006658:	4770      	bx	lr
 800665a:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800665e:	2b05      	cmp	r3, #5
 8006660:	d801      	bhi.n	8006666 <__hexdig_fun+0x1a>
 8006662:	3847      	subs	r0, #71	; 0x47
 8006664:	e7f7      	b.n	8006656 <__hexdig_fun+0xa>
 8006666:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800666a:	2b05      	cmp	r3, #5
 800666c:	d801      	bhi.n	8006672 <__hexdig_fun+0x26>
 800666e:	3827      	subs	r0, #39	; 0x27
 8006670:	e7f1      	b.n	8006656 <__hexdig_fun+0xa>
 8006672:	2000      	movs	r0, #0
 8006674:	4770      	bx	lr
	...

08006678 <__gethex>:
 8006678:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800667c:	ed2d 8b02 	vpush	{d8}
 8006680:	b089      	sub	sp, #36	; 0x24
 8006682:	ee08 0a10 	vmov	s16, r0
 8006686:	9304      	str	r3, [sp, #16]
 8006688:	4bbc      	ldr	r3, [pc, #752]	; (800697c <__gethex+0x304>)
 800668a:	681b      	ldr	r3, [r3, #0]
 800668c:	9301      	str	r3, [sp, #4]
 800668e:	4618      	mov	r0, r3
 8006690:	468b      	mov	fp, r1
 8006692:	4690      	mov	r8, r2
 8006694:	f7f9 fda4 	bl	80001e0 <strlen>
 8006698:	9b01      	ldr	r3, [sp, #4]
 800669a:	f8db 2000 	ldr.w	r2, [fp]
 800669e:	4403      	add	r3, r0
 80066a0:	4682      	mov	sl, r0
 80066a2:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 80066a6:	9305      	str	r3, [sp, #20]
 80066a8:	1c93      	adds	r3, r2, #2
 80066aa:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 80066ae:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 80066b2:	32fe      	adds	r2, #254	; 0xfe
 80066b4:	18d1      	adds	r1, r2, r3
 80066b6:	461f      	mov	r7, r3
 80066b8:	f813 0b01 	ldrb.w	r0, [r3], #1
 80066bc:	9100      	str	r1, [sp, #0]
 80066be:	2830      	cmp	r0, #48	; 0x30
 80066c0:	d0f8      	beq.n	80066b4 <__gethex+0x3c>
 80066c2:	f7ff ffc3 	bl	800664c <__hexdig_fun>
 80066c6:	4604      	mov	r4, r0
 80066c8:	2800      	cmp	r0, #0
 80066ca:	d13a      	bne.n	8006742 <__gethex+0xca>
 80066cc:	9901      	ldr	r1, [sp, #4]
 80066ce:	4652      	mov	r2, sl
 80066d0:	4638      	mov	r0, r7
 80066d2:	f001 f9ed 	bl	8007ab0 <strncmp>
 80066d6:	4605      	mov	r5, r0
 80066d8:	2800      	cmp	r0, #0
 80066da:	d168      	bne.n	80067ae <__gethex+0x136>
 80066dc:	f817 000a 	ldrb.w	r0, [r7, sl]
 80066e0:	eb07 060a 	add.w	r6, r7, sl
 80066e4:	f7ff ffb2 	bl	800664c <__hexdig_fun>
 80066e8:	2800      	cmp	r0, #0
 80066ea:	d062      	beq.n	80067b2 <__gethex+0x13a>
 80066ec:	4633      	mov	r3, r6
 80066ee:	7818      	ldrb	r0, [r3, #0]
 80066f0:	2830      	cmp	r0, #48	; 0x30
 80066f2:	461f      	mov	r7, r3
 80066f4:	f103 0301 	add.w	r3, r3, #1
 80066f8:	d0f9      	beq.n	80066ee <__gethex+0x76>
 80066fa:	f7ff ffa7 	bl	800664c <__hexdig_fun>
 80066fe:	2301      	movs	r3, #1
 8006700:	fab0 f480 	clz	r4, r0
 8006704:	0964      	lsrs	r4, r4, #5
 8006706:	4635      	mov	r5, r6
 8006708:	9300      	str	r3, [sp, #0]
 800670a:	463a      	mov	r2, r7
 800670c:	4616      	mov	r6, r2
 800670e:	3201      	adds	r2, #1
 8006710:	7830      	ldrb	r0, [r6, #0]
 8006712:	f7ff ff9b 	bl	800664c <__hexdig_fun>
 8006716:	2800      	cmp	r0, #0
 8006718:	d1f8      	bne.n	800670c <__gethex+0x94>
 800671a:	9901      	ldr	r1, [sp, #4]
 800671c:	4652      	mov	r2, sl
 800671e:	4630      	mov	r0, r6
 8006720:	f001 f9c6 	bl	8007ab0 <strncmp>
 8006724:	b980      	cbnz	r0, 8006748 <__gethex+0xd0>
 8006726:	b94d      	cbnz	r5, 800673c <__gethex+0xc4>
 8006728:	eb06 050a 	add.w	r5, r6, sl
 800672c:	462a      	mov	r2, r5
 800672e:	4616      	mov	r6, r2
 8006730:	3201      	adds	r2, #1
 8006732:	7830      	ldrb	r0, [r6, #0]
 8006734:	f7ff ff8a 	bl	800664c <__hexdig_fun>
 8006738:	2800      	cmp	r0, #0
 800673a:	d1f8      	bne.n	800672e <__gethex+0xb6>
 800673c:	1bad      	subs	r5, r5, r6
 800673e:	00ad      	lsls	r5, r5, #2
 8006740:	e004      	b.n	800674c <__gethex+0xd4>
 8006742:	2400      	movs	r4, #0
 8006744:	4625      	mov	r5, r4
 8006746:	e7e0      	b.n	800670a <__gethex+0x92>
 8006748:	2d00      	cmp	r5, #0
 800674a:	d1f7      	bne.n	800673c <__gethex+0xc4>
 800674c:	7833      	ldrb	r3, [r6, #0]
 800674e:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8006752:	2b50      	cmp	r3, #80	; 0x50
 8006754:	d13b      	bne.n	80067ce <__gethex+0x156>
 8006756:	7873      	ldrb	r3, [r6, #1]
 8006758:	2b2b      	cmp	r3, #43	; 0x2b
 800675a:	d02c      	beq.n	80067b6 <__gethex+0x13e>
 800675c:	2b2d      	cmp	r3, #45	; 0x2d
 800675e:	d02e      	beq.n	80067be <__gethex+0x146>
 8006760:	1c71      	adds	r1, r6, #1
 8006762:	f04f 0900 	mov.w	r9, #0
 8006766:	7808      	ldrb	r0, [r1, #0]
 8006768:	f7ff ff70 	bl	800664c <__hexdig_fun>
 800676c:	1e43      	subs	r3, r0, #1
 800676e:	b2db      	uxtb	r3, r3
 8006770:	2b18      	cmp	r3, #24
 8006772:	d82c      	bhi.n	80067ce <__gethex+0x156>
 8006774:	f1a0 0210 	sub.w	r2, r0, #16
 8006778:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800677c:	f7ff ff66 	bl	800664c <__hexdig_fun>
 8006780:	1e43      	subs	r3, r0, #1
 8006782:	b2db      	uxtb	r3, r3
 8006784:	2b18      	cmp	r3, #24
 8006786:	d91d      	bls.n	80067c4 <__gethex+0x14c>
 8006788:	f1b9 0f00 	cmp.w	r9, #0
 800678c:	d000      	beq.n	8006790 <__gethex+0x118>
 800678e:	4252      	negs	r2, r2
 8006790:	4415      	add	r5, r2
 8006792:	f8cb 1000 	str.w	r1, [fp]
 8006796:	b1e4      	cbz	r4, 80067d2 <__gethex+0x15a>
 8006798:	9b00      	ldr	r3, [sp, #0]
 800679a:	2b00      	cmp	r3, #0
 800679c:	bf14      	ite	ne
 800679e:	2700      	movne	r7, #0
 80067a0:	2706      	moveq	r7, #6
 80067a2:	4638      	mov	r0, r7
 80067a4:	b009      	add	sp, #36	; 0x24
 80067a6:	ecbd 8b02 	vpop	{d8}
 80067aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80067ae:	463e      	mov	r6, r7
 80067b0:	4625      	mov	r5, r4
 80067b2:	2401      	movs	r4, #1
 80067b4:	e7ca      	b.n	800674c <__gethex+0xd4>
 80067b6:	f04f 0900 	mov.w	r9, #0
 80067ba:	1cb1      	adds	r1, r6, #2
 80067bc:	e7d3      	b.n	8006766 <__gethex+0xee>
 80067be:	f04f 0901 	mov.w	r9, #1
 80067c2:	e7fa      	b.n	80067ba <__gethex+0x142>
 80067c4:	230a      	movs	r3, #10
 80067c6:	fb03 0202 	mla	r2, r3, r2, r0
 80067ca:	3a10      	subs	r2, #16
 80067cc:	e7d4      	b.n	8006778 <__gethex+0x100>
 80067ce:	4631      	mov	r1, r6
 80067d0:	e7df      	b.n	8006792 <__gethex+0x11a>
 80067d2:	1bf3      	subs	r3, r6, r7
 80067d4:	3b01      	subs	r3, #1
 80067d6:	4621      	mov	r1, r4
 80067d8:	2b07      	cmp	r3, #7
 80067da:	dc0b      	bgt.n	80067f4 <__gethex+0x17c>
 80067dc:	ee18 0a10 	vmov	r0, s16
 80067e0:	f000 fa7e 	bl	8006ce0 <_Balloc>
 80067e4:	4604      	mov	r4, r0
 80067e6:	b940      	cbnz	r0, 80067fa <__gethex+0x182>
 80067e8:	4b65      	ldr	r3, [pc, #404]	; (8006980 <__gethex+0x308>)
 80067ea:	4602      	mov	r2, r0
 80067ec:	21de      	movs	r1, #222	; 0xde
 80067ee:	4865      	ldr	r0, [pc, #404]	; (8006984 <__gethex+0x30c>)
 80067f0:	f001 f97e 	bl	8007af0 <__assert_func>
 80067f4:	3101      	adds	r1, #1
 80067f6:	105b      	asrs	r3, r3, #1
 80067f8:	e7ee      	b.n	80067d8 <__gethex+0x160>
 80067fa:	f100 0914 	add.w	r9, r0, #20
 80067fe:	f04f 0b00 	mov.w	fp, #0
 8006802:	f1ca 0301 	rsb	r3, sl, #1
 8006806:	f8cd 9008 	str.w	r9, [sp, #8]
 800680a:	f8cd b000 	str.w	fp, [sp]
 800680e:	9306      	str	r3, [sp, #24]
 8006810:	42b7      	cmp	r7, r6
 8006812:	d340      	bcc.n	8006896 <__gethex+0x21e>
 8006814:	9802      	ldr	r0, [sp, #8]
 8006816:	9b00      	ldr	r3, [sp, #0]
 8006818:	f840 3b04 	str.w	r3, [r0], #4
 800681c:	eba0 0009 	sub.w	r0, r0, r9
 8006820:	1080      	asrs	r0, r0, #2
 8006822:	0146      	lsls	r6, r0, #5
 8006824:	6120      	str	r0, [r4, #16]
 8006826:	4618      	mov	r0, r3
 8006828:	f000 fb50 	bl	8006ecc <__hi0bits>
 800682c:	1a30      	subs	r0, r6, r0
 800682e:	f8d8 6000 	ldr.w	r6, [r8]
 8006832:	42b0      	cmp	r0, r6
 8006834:	dd63      	ble.n	80068fe <__gethex+0x286>
 8006836:	1b87      	subs	r7, r0, r6
 8006838:	4639      	mov	r1, r7
 800683a:	4620      	mov	r0, r4
 800683c:	f000 feea 	bl	8007614 <__any_on>
 8006840:	4682      	mov	sl, r0
 8006842:	b1a8      	cbz	r0, 8006870 <__gethex+0x1f8>
 8006844:	1e7b      	subs	r3, r7, #1
 8006846:	1159      	asrs	r1, r3, #5
 8006848:	f003 021f 	and.w	r2, r3, #31
 800684c:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 8006850:	f04f 0a01 	mov.w	sl, #1
 8006854:	fa0a f202 	lsl.w	r2, sl, r2
 8006858:	420a      	tst	r2, r1
 800685a:	d009      	beq.n	8006870 <__gethex+0x1f8>
 800685c:	4553      	cmp	r3, sl
 800685e:	dd05      	ble.n	800686c <__gethex+0x1f4>
 8006860:	1eb9      	subs	r1, r7, #2
 8006862:	4620      	mov	r0, r4
 8006864:	f000 fed6 	bl	8007614 <__any_on>
 8006868:	2800      	cmp	r0, #0
 800686a:	d145      	bne.n	80068f8 <__gethex+0x280>
 800686c:	f04f 0a02 	mov.w	sl, #2
 8006870:	4639      	mov	r1, r7
 8006872:	4620      	mov	r0, r4
 8006874:	f7ff fe98 	bl	80065a8 <rshift>
 8006878:	443d      	add	r5, r7
 800687a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800687e:	42ab      	cmp	r3, r5
 8006880:	da4c      	bge.n	800691c <__gethex+0x2a4>
 8006882:	ee18 0a10 	vmov	r0, s16
 8006886:	4621      	mov	r1, r4
 8006888:	f000 fa6a 	bl	8006d60 <_Bfree>
 800688c:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800688e:	2300      	movs	r3, #0
 8006890:	6013      	str	r3, [r2, #0]
 8006892:	27a3      	movs	r7, #163	; 0xa3
 8006894:	e785      	b.n	80067a2 <__gethex+0x12a>
 8006896:	1e73      	subs	r3, r6, #1
 8006898:	9a05      	ldr	r2, [sp, #20]
 800689a:	9303      	str	r3, [sp, #12]
 800689c:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80068a0:	4293      	cmp	r3, r2
 80068a2:	d019      	beq.n	80068d8 <__gethex+0x260>
 80068a4:	f1bb 0f20 	cmp.w	fp, #32
 80068a8:	d107      	bne.n	80068ba <__gethex+0x242>
 80068aa:	9b02      	ldr	r3, [sp, #8]
 80068ac:	9a00      	ldr	r2, [sp, #0]
 80068ae:	f843 2b04 	str.w	r2, [r3], #4
 80068b2:	9302      	str	r3, [sp, #8]
 80068b4:	2300      	movs	r3, #0
 80068b6:	9300      	str	r3, [sp, #0]
 80068b8:	469b      	mov	fp, r3
 80068ba:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 80068be:	f7ff fec5 	bl	800664c <__hexdig_fun>
 80068c2:	9b00      	ldr	r3, [sp, #0]
 80068c4:	f000 000f 	and.w	r0, r0, #15
 80068c8:	fa00 f00b 	lsl.w	r0, r0, fp
 80068cc:	4303      	orrs	r3, r0
 80068ce:	9300      	str	r3, [sp, #0]
 80068d0:	f10b 0b04 	add.w	fp, fp, #4
 80068d4:	9b03      	ldr	r3, [sp, #12]
 80068d6:	e00d      	b.n	80068f4 <__gethex+0x27c>
 80068d8:	9b03      	ldr	r3, [sp, #12]
 80068da:	9a06      	ldr	r2, [sp, #24]
 80068dc:	4413      	add	r3, r2
 80068de:	42bb      	cmp	r3, r7
 80068e0:	d3e0      	bcc.n	80068a4 <__gethex+0x22c>
 80068e2:	4618      	mov	r0, r3
 80068e4:	9901      	ldr	r1, [sp, #4]
 80068e6:	9307      	str	r3, [sp, #28]
 80068e8:	4652      	mov	r2, sl
 80068ea:	f001 f8e1 	bl	8007ab0 <strncmp>
 80068ee:	9b07      	ldr	r3, [sp, #28]
 80068f0:	2800      	cmp	r0, #0
 80068f2:	d1d7      	bne.n	80068a4 <__gethex+0x22c>
 80068f4:	461e      	mov	r6, r3
 80068f6:	e78b      	b.n	8006810 <__gethex+0x198>
 80068f8:	f04f 0a03 	mov.w	sl, #3
 80068fc:	e7b8      	b.n	8006870 <__gethex+0x1f8>
 80068fe:	da0a      	bge.n	8006916 <__gethex+0x29e>
 8006900:	1a37      	subs	r7, r6, r0
 8006902:	4621      	mov	r1, r4
 8006904:	ee18 0a10 	vmov	r0, s16
 8006908:	463a      	mov	r2, r7
 800690a:	f000 fc45 	bl	8007198 <__lshift>
 800690e:	1bed      	subs	r5, r5, r7
 8006910:	4604      	mov	r4, r0
 8006912:	f100 0914 	add.w	r9, r0, #20
 8006916:	f04f 0a00 	mov.w	sl, #0
 800691a:	e7ae      	b.n	800687a <__gethex+0x202>
 800691c:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8006920:	42a8      	cmp	r0, r5
 8006922:	dd72      	ble.n	8006a0a <__gethex+0x392>
 8006924:	1b45      	subs	r5, r0, r5
 8006926:	42ae      	cmp	r6, r5
 8006928:	dc36      	bgt.n	8006998 <__gethex+0x320>
 800692a:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800692e:	2b02      	cmp	r3, #2
 8006930:	d02a      	beq.n	8006988 <__gethex+0x310>
 8006932:	2b03      	cmp	r3, #3
 8006934:	d02c      	beq.n	8006990 <__gethex+0x318>
 8006936:	2b01      	cmp	r3, #1
 8006938:	d115      	bne.n	8006966 <__gethex+0x2ee>
 800693a:	42ae      	cmp	r6, r5
 800693c:	d113      	bne.n	8006966 <__gethex+0x2ee>
 800693e:	2e01      	cmp	r6, #1
 8006940:	d10b      	bne.n	800695a <__gethex+0x2e2>
 8006942:	9a04      	ldr	r2, [sp, #16]
 8006944:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8006948:	6013      	str	r3, [r2, #0]
 800694a:	2301      	movs	r3, #1
 800694c:	6123      	str	r3, [r4, #16]
 800694e:	f8c9 3000 	str.w	r3, [r9]
 8006952:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8006954:	2762      	movs	r7, #98	; 0x62
 8006956:	601c      	str	r4, [r3, #0]
 8006958:	e723      	b.n	80067a2 <__gethex+0x12a>
 800695a:	1e71      	subs	r1, r6, #1
 800695c:	4620      	mov	r0, r4
 800695e:	f000 fe59 	bl	8007614 <__any_on>
 8006962:	2800      	cmp	r0, #0
 8006964:	d1ed      	bne.n	8006942 <__gethex+0x2ca>
 8006966:	ee18 0a10 	vmov	r0, s16
 800696a:	4621      	mov	r1, r4
 800696c:	f000 f9f8 	bl	8006d60 <_Bfree>
 8006970:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8006972:	2300      	movs	r3, #0
 8006974:	6013      	str	r3, [r2, #0]
 8006976:	2750      	movs	r7, #80	; 0x50
 8006978:	e713      	b.n	80067a2 <__gethex+0x12a>
 800697a:	bf00      	nop
 800697c:	08008b10 	.word	0x08008b10
 8006980:	08008a94 	.word	0x08008a94
 8006984:	08008aa5 	.word	0x08008aa5
 8006988:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800698a:	2b00      	cmp	r3, #0
 800698c:	d1eb      	bne.n	8006966 <__gethex+0x2ee>
 800698e:	e7d8      	b.n	8006942 <__gethex+0x2ca>
 8006990:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006992:	2b00      	cmp	r3, #0
 8006994:	d1d5      	bne.n	8006942 <__gethex+0x2ca>
 8006996:	e7e6      	b.n	8006966 <__gethex+0x2ee>
 8006998:	1e6f      	subs	r7, r5, #1
 800699a:	f1ba 0f00 	cmp.w	sl, #0
 800699e:	d131      	bne.n	8006a04 <__gethex+0x38c>
 80069a0:	b127      	cbz	r7, 80069ac <__gethex+0x334>
 80069a2:	4639      	mov	r1, r7
 80069a4:	4620      	mov	r0, r4
 80069a6:	f000 fe35 	bl	8007614 <__any_on>
 80069aa:	4682      	mov	sl, r0
 80069ac:	117b      	asrs	r3, r7, #5
 80069ae:	2101      	movs	r1, #1
 80069b0:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 80069b4:	f007 071f 	and.w	r7, r7, #31
 80069b8:	fa01 f707 	lsl.w	r7, r1, r7
 80069bc:	421f      	tst	r7, r3
 80069be:	4629      	mov	r1, r5
 80069c0:	4620      	mov	r0, r4
 80069c2:	bf18      	it	ne
 80069c4:	f04a 0a02 	orrne.w	sl, sl, #2
 80069c8:	1b76      	subs	r6, r6, r5
 80069ca:	f7ff fded 	bl	80065a8 <rshift>
 80069ce:	f8d8 5004 	ldr.w	r5, [r8, #4]
 80069d2:	2702      	movs	r7, #2
 80069d4:	f1ba 0f00 	cmp.w	sl, #0
 80069d8:	d048      	beq.n	8006a6c <__gethex+0x3f4>
 80069da:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80069de:	2b02      	cmp	r3, #2
 80069e0:	d015      	beq.n	8006a0e <__gethex+0x396>
 80069e2:	2b03      	cmp	r3, #3
 80069e4:	d017      	beq.n	8006a16 <__gethex+0x39e>
 80069e6:	2b01      	cmp	r3, #1
 80069e8:	d109      	bne.n	80069fe <__gethex+0x386>
 80069ea:	f01a 0f02 	tst.w	sl, #2
 80069ee:	d006      	beq.n	80069fe <__gethex+0x386>
 80069f0:	f8d9 0000 	ldr.w	r0, [r9]
 80069f4:	ea4a 0a00 	orr.w	sl, sl, r0
 80069f8:	f01a 0f01 	tst.w	sl, #1
 80069fc:	d10e      	bne.n	8006a1c <__gethex+0x3a4>
 80069fe:	f047 0710 	orr.w	r7, r7, #16
 8006a02:	e033      	b.n	8006a6c <__gethex+0x3f4>
 8006a04:	f04f 0a01 	mov.w	sl, #1
 8006a08:	e7d0      	b.n	80069ac <__gethex+0x334>
 8006a0a:	2701      	movs	r7, #1
 8006a0c:	e7e2      	b.n	80069d4 <__gethex+0x35c>
 8006a0e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006a10:	f1c3 0301 	rsb	r3, r3, #1
 8006a14:	9315      	str	r3, [sp, #84]	; 0x54
 8006a16:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006a18:	2b00      	cmp	r3, #0
 8006a1a:	d0f0      	beq.n	80069fe <__gethex+0x386>
 8006a1c:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8006a20:	f104 0314 	add.w	r3, r4, #20
 8006a24:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8006a28:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8006a2c:	f04f 0c00 	mov.w	ip, #0
 8006a30:	4618      	mov	r0, r3
 8006a32:	f853 2b04 	ldr.w	r2, [r3], #4
 8006a36:	f1b2 3fff 	cmp.w	r2, #4294967295
 8006a3a:	d01c      	beq.n	8006a76 <__gethex+0x3fe>
 8006a3c:	3201      	adds	r2, #1
 8006a3e:	6002      	str	r2, [r0, #0]
 8006a40:	2f02      	cmp	r7, #2
 8006a42:	f104 0314 	add.w	r3, r4, #20
 8006a46:	d13f      	bne.n	8006ac8 <__gethex+0x450>
 8006a48:	f8d8 2000 	ldr.w	r2, [r8]
 8006a4c:	3a01      	subs	r2, #1
 8006a4e:	42b2      	cmp	r2, r6
 8006a50:	d10a      	bne.n	8006a68 <__gethex+0x3f0>
 8006a52:	1171      	asrs	r1, r6, #5
 8006a54:	2201      	movs	r2, #1
 8006a56:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8006a5a:	f006 061f 	and.w	r6, r6, #31
 8006a5e:	fa02 f606 	lsl.w	r6, r2, r6
 8006a62:	421e      	tst	r6, r3
 8006a64:	bf18      	it	ne
 8006a66:	4617      	movne	r7, r2
 8006a68:	f047 0720 	orr.w	r7, r7, #32
 8006a6c:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8006a6e:	601c      	str	r4, [r3, #0]
 8006a70:	9b04      	ldr	r3, [sp, #16]
 8006a72:	601d      	str	r5, [r3, #0]
 8006a74:	e695      	b.n	80067a2 <__gethex+0x12a>
 8006a76:	4299      	cmp	r1, r3
 8006a78:	f843 cc04 	str.w	ip, [r3, #-4]
 8006a7c:	d8d8      	bhi.n	8006a30 <__gethex+0x3b8>
 8006a7e:	68a3      	ldr	r3, [r4, #8]
 8006a80:	459b      	cmp	fp, r3
 8006a82:	db19      	blt.n	8006ab8 <__gethex+0x440>
 8006a84:	6861      	ldr	r1, [r4, #4]
 8006a86:	ee18 0a10 	vmov	r0, s16
 8006a8a:	3101      	adds	r1, #1
 8006a8c:	f000 f928 	bl	8006ce0 <_Balloc>
 8006a90:	4681      	mov	r9, r0
 8006a92:	b918      	cbnz	r0, 8006a9c <__gethex+0x424>
 8006a94:	4b1a      	ldr	r3, [pc, #104]	; (8006b00 <__gethex+0x488>)
 8006a96:	4602      	mov	r2, r0
 8006a98:	2184      	movs	r1, #132	; 0x84
 8006a9a:	e6a8      	b.n	80067ee <__gethex+0x176>
 8006a9c:	6922      	ldr	r2, [r4, #16]
 8006a9e:	3202      	adds	r2, #2
 8006aa0:	f104 010c 	add.w	r1, r4, #12
 8006aa4:	0092      	lsls	r2, r2, #2
 8006aa6:	300c      	adds	r0, #12
 8006aa8:	f000 f90c 	bl	8006cc4 <memcpy>
 8006aac:	4621      	mov	r1, r4
 8006aae:	ee18 0a10 	vmov	r0, s16
 8006ab2:	f000 f955 	bl	8006d60 <_Bfree>
 8006ab6:	464c      	mov	r4, r9
 8006ab8:	6923      	ldr	r3, [r4, #16]
 8006aba:	1c5a      	adds	r2, r3, #1
 8006abc:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8006ac0:	6122      	str	r2, [r4, #16]
 8006ac2:	2201      	movs	r2, #1
 8006ac4:	615a      	str	r2, [r3, #20]
 8006ac6:	e7bb      	b.n	8006a40 <__gethex+0x3c8>
 8006ac8:	6922      	ldr	r2, [r4, #16]
 8006aca:	455a      	cmp	r2, fp
 8006acc:	dd0b      	ble.n	8006ae6 <__gethex+0x46e>
 8006ace:	2101      	movs	r1, #1
 8006ad0:	4620      	mov	r0, r4
 8006ad2:	f7ff fd69 	bl	80065a8 <rshift>
 8006ad6:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8006ada:	3501      	adds	r5, #1
 8006adc:	42ab      	cmp	r3, r5
 8006ade:	f6ff aed0 	blt.w	8006882 <__gethex+0x20a>
 8006ae2:	2701      	movs	r7, #1
 8006ae4:	e7c0      	b.n	8006a68 <__gethex+0x3f0>
 8006ae6:	f016 061f 	ands.w	r6, r6, #31
 8006aea:	d0fa      	beq.n	8006ae2 <__gethex+0x46a>
 8006aec:	449a      	add	sl, r3
 8006aee:	f1c6 0620 	rsb	r6, r6, #32
 8006af2:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 8006af6:	f000 f9e9 	bl	8006ecc <__hi0bits>
 8006afa:	42b0      	cmp	r0, r6
 8006afc:	dbe7      	blt.n	8006ace <__gethex+0x456>
 8006afe:	e7f0      	b.n	8006ae2 <__gethex+0x46a>
 8006b00:	08008a94 	.word	0x08008a94

08006b04 <L_shift>:
 8006b04:	f1c2 0208 	rsb	r2, r2, #8
 8006b08:	0092      	lsls	r2, r2, #2
 8006b0a:	b570      	push	{r4, r5, r6, lr}
 8006b0c:	f1c2 0620 	rsb	r6, r2, #32
 8006b10:	6843      	ldr	r3, [r0, #4]
 8006b12:	6804      	ldr	r4, [r0, #0]
 8006b14:	fa03 f506 	lsl.w	r5, r3, r6
 8006b18:	432c      	orrs	r4, r5
 8006b1a:	40d3      	lsrs	r3, r2
 8006b1c:	6004      	str	r4, [r0, #0]
 8006b1e:	f840 3f04 	str.w	r3, [r0, #4]!
 8006b22:	4288      	cmp	r0, r1
 8006b24:	d3f4      	bcc.n	8006b10 <L_shift+0xc>
 8006b26:	bd70      	pop	{r4, r5, r6, pc}

08006b28 <__match>:
 8006b28:	b530      	push	{r4, r5, lr}
 8006b2a:	6803      	ldr	r3, [r0, #0]
 8006b2c:	3301      	adds	r3, #1
 8006b2e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006b32:	b914      	cbnz	r4, 8006b3a <__match+0x12>
 8006b34:	6003      	str	r3, [r0, #0]
 8006b36:	2001      	movs	r0, #1
 8006b38:	bd30      	pop	{r4, r5, pc}
 8006b3a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006b3e:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 8006b42:	2d19      	cmp	r5, #25
 8006b44:	bf98      	it	ls
 8006b46:	3220      	addls	r2, #32
 8006b48:	42a2      	cmp	r2, r4
 8006b4a:	d0f0      	beq.n	8006b2e <__match+0x6>
 8006b4c:	2000      	movs	r0, #0
 8006b4e:	e7f3      	b.n	8006b38 <__match+0x10>

08006b50 <__hexnan>:
 8006b50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006b54:	680b      	ldr	r3, [r1, #0]
 8006b56:	6801      	ldr	r1, [r0, #0]
 8006b58:	115e      	asrs	r6, r3, #5
 8006b5a:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8006b5e:	f013 031f 	ands.w	r3, r3, #31
 8006b62:	b087      	sub	sp, #28
 8006b64:	bf18      	it	ne
 8006b66:	3604      	addne	r6, #4
 8006b68:	2500      	movs	r5, #0
 8006b6a:	1f37      	subs	r7, r6, #4
 8006b6c:	4682      	mov	sl, r0
 8006b6e:	4690      	mov	r8, r2
 8006b70:	9301      	str	r3, [sp, #4]
 8006b72:	f846 5c04 	str.w	r5, [r6, #-4]
 8006b76:	46b9      	mov	r9, r7
 8006b78:	463c      	mov	r4, r7
 8006b7a:	9502      	str	r5, [sp, #8]
 8006b7c:	46ab      	mov	fp, r5
 8006b7e:	784a      	ldrb	r2, [r1, #1]
 8006b80:	1c4b      	adds	r3, r1, #1
 8006b82:	9303      	str	r3, [sp, #12]
 8006b84:	b342      	cbz	r2, 8006bd8 <__hexnan+0x88>
 8006b86:	4610      	mov	r0, r2
 8006b88:	9105      	str	r1, [sp, #20]
 8006b8a:	9204      	str	r2, [sp, #16]
 8006b8c:	f7ff fd5e 	bl	800664c <__hexdig_fun>
 8006b90:	2800      	cmp	r0, #0
 8006b92:	d14f      	bne.n	8006c34 <__hexnan+0xe4>
 8006b94:	9a04      	ldr	r2, [sp, #16]
 8006b96:	9905      	ldr	r1, [sp, #20]
 8006b98:	2a20      	cmp	r2, #32
 8006b9a:	d818      	bhi.n	8006bce <__hexnan+0x7e>
 8006b9c:	9b02      	ldr	r3, [sp, #8]
 8006b9e:	459b      	cmp	fp, r3
 8006ba0:	dd13      	ble.n	8006bca <__hexnan+0x7a>
 8006ba2:	454c      	cmp	r4, r9
 8006ba4:	d206      	bcs.n	8006bb4 <__hexnan+0x64>
 8006ba6:	2d07      	cmp	r5, #7
 8006ba8:	dc04      	bgt.n	8006bb4 <__hexnan+0x64>
 8006baa:	462a      	mov	r2, r5
 8006bac:	4649      	mov	r1, r9
 8006bae:	4620      	mov	r0, r4
 8006bb0:	f7ff ffa8 	bl	8006b04 <L_shift>
 8006bb4:	4544      	cmp	r4, r8
 8006bb6:	d950      	bls.n	8006c5a <__hexnan+0x10a>
 8006bb8:	2300      	movs	r3, #0
 8006bba:	f1a4 0904 	sub.w	r9, r4, #4
 8006bbe:	f844 3c04 	str.w	r3, [r4, #-4]
 8006bc2:	f8cd b008 	str.w	fp, [sp, #8]
 8006bc6:	464c      	mov	r4, r9
 8006bc8:	461d      	mov	r5, r3
 8006bca:	9903      	ldr	r1, [sp, #12]
 8006bcc:	e7d7      	b.n	8006b7e <__hexnan+0x2e>
 8006bce:	2a29      	cmp	r2, #41	; 0x29
 8006bd0:	d156      	bne.n	8006c80 <__hexnan+0x130>
 8006bd2:	3102      	adds	r1, #2
 8006bd4:	f8ca 1000 	str.w	r1, [sl]
 8006bd8:	f1bb 0f00 	cmp.w	fp, #0
 8006bdc:	d050      	beq.n	8006c80 <__hexnan+0x130>
 8006bde:	454c      	cmp	r4, r9
 8006be0:	d206      	bcs.n	8006bf0 <__hexnan+0xa0>
 8006be2:	2d07      	cmp	r5, #7
 8006be4:	dc04      	bgt.n	8006bf0 <__hexnan+0xa0>
 8006be6:	462a      	mov	r2, r5
 8006be8:	4649      	mov	r1, r9
 8006bea:	4620      	mov	r0, r4
 8006bec:	f7ff ff8a 	bl	8006b04 <L_shift>
 8006bf0:	4544      	cmp	r4, r8
 8006bf2:	d934      	bls.n	8006c5e <__hexnan+0x10e>
 8006bf4:	f1a8 0204 	sub.w	r2, r8, #4
 8006bf8:	4623      	mov	r3, r4
 8006bfa:	f853 1b04 	ldr.w	r1, [r3], #4
 8006bfe:	f842 1f04 	str.w	r1, [r2, #4]!
 8006c02:	429f      	cmp	r7, r3
 8006c04:	d2f9      	bcs.n	8006bfa <__hexnan+0xaa>
 8006c06:	1b3b      	subs	r3, r7, r4
 8006c08:	f023 0303 	bic.w	r3, r3, #3
 8006c0c:	3304      	adds	r3, #4
 8006c0e:	3401      	adds	r4, #1
 8006c10:	3e03      	subs	r6, #3
 8006c12:	42b4      	cmp	r4, r6
 8006c14:	bf88      	it	hi
 8006c16:	2304      	movhi	r3, #4
 8006c18:	4443      	add	r3, r8
 8006c1a:	2200      	movs	r2, #0
 8006c1c:	f843 2b04 	str.w	r2, [r3], #4
 8006c20:	429f      	cmp	r7, r3
 8006c22:	d2fb      	bcs.n	8006c1c <__hexnan+0xcc>
 8006c24:	683b      	ldr	r3, [r7, #0]
 8006c26:	b91b      	cbnz	r3, 8006c30 <__hexnan+0xe0>
 8006c28:	4547      	cmp	r7, r8
 8006c2a:	d127      	bne.n	8006c7c <__hexnan+0x12c>
 8006c2c:	2301      	movs	r3, #1
 8006c2e:	603b      	str	r3, [r7, #0]
 8006c30:	2005      	movs	r0, #5
 8006c32:	e026      	b.n	8006c82 <__hexnan+0x132>
 8006c34:	3501      	adds	r5, #1
 8006c36:	2d08      	cmp	r5, #8
 8006c38:	f10b 0b01 	add.w	fp, fp, #1
 8006c3c:	dd06      	ble.n	8006c4c <__hexnan+0xfc>
 8006c3e:	4544      	cmp	r4, r8
 8006c40:	d9c3      	bls.n	8006bca <__hexnan+0x7a>
 8006c42:	2300      	movs	r3, #0
 8006c44:	f844 3c04 	str.w	r3, [r4, #-4]
 8006c48:	2501      	movs	r5, #1
 8006c4a:	3c04      	subs	r4, #4
 8006c4c:	6822      	ldr	r2, [r4, #0]
 8006c4e:	f000 000f 	and.w	r0, r0, #15
 8006c52:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 8006c56:	6022      	str	r2, [r4, #0]
 8006c58:	e7b7      	b.n	8006bca <__hexnan+0x7a>
 8006c5a:	2508      	movs	r5, #8
 8006c5c:	e7b5      	b.n	8006bca <__hexnan+0x7a>
 8006c5e:	9b01      	ldr	r3, [sp, #4]
 8006c60:	2b00      	cmp	r3, #0
 8006c62:	d0df      	beq.n	8006c24 <__hexnan+0xd4>
 8006c64:	f04f 32ff 	mov.w	r2, #4294967295
 8006c68:	f1c3 0320 	rsb	r3, r3, #32
 8006c6c:	fa22 f303 	lsr.w	r3, r2, r3
 8006c70:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8006c74:	401a      	ands	r2, r3
 8006c76:	f846 2c04 	str.w	r2, [r6, #-4]
 8006c7a:	e7d3      	b.n	8006c24 <__hexnan+0xd4>
 8006c7c:	3f04      	subs	r7, #4
 8006c7e:	e7d1      	b.n	8006c24 <__hexnan+0xd4>
 8006c80:	2004      	movs	r0, #4
 8006c82:	b007      	add	sp, #28
 8006c84:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08006c88 <_localeconv_r>:
 8006c88:	4800      	ldr	r0, [pc, #0]	; (8006c8c <_localeconv_r+0x4>)
 8006c8a:	4770      	bx	lr
 8006c8c:	20000164 	.word	0x20000164

08006c90 <malloc>:
 8006c90:	4b02      	ldr	r3, [pc, #8]	; (8006c9c <malloc+0xc>)
 8006c92:	4601      	mov	r1, r0
 8006c94:	6818      	ldr	r0, [r3, #0]
 8006c96:	f000 bd3d 	b.w	8007714 <_malloc_r>
 8006c9a:	bf00      	nop
 8006c9c:	2000000c 	.word	0x2000000c

08006ca0 <__ascii_mbtowc>:
 8006ca0:	b082      	sub	sp, #8
 8006ca2:	b901      	cbnz	r1, 8006ca6 <__ascii_mbtowc+0x6>
 8006ca4:	a901      	add	r1, sp, #4
 8006ca6:	b142      	cbz	r2, 8006cba <__ascii_mbtowc+0x1a>
 8006ca8:	b14b      	cbz	r3, 8006cbe <__ascii_mbtowc+0x1e>
 8006caa:	7813      	ldrb	r3, [r2, #0]
 8006cac:	600b      	str	r3, [r1, #0]
 8006cae:	7812      	ldrb	r2, [r2, #0]
 8006cb0:	1e10      	subs	r0, r2, #0
 8006cb2:	bf18      	it	ne
 8006cb4:	2001      	movne	r0, #1
 8006cb6:	b002      	add	sp, #8
 8006cb8:	4770      	bx	lr
 8006cba:	4610      	mov	r0, r2
 8006cbc:	e7fb      	b.n	8006cb6 <__ascii_mbtowc+0x16>
 8006cbe:	f06f 0001 	mvn.w	r0, #1
 8006cc2:	e7f8      	b.n	8006cb6 <__ascii_mbtowc+0x16>

08006cc4 <memcpy>:
 8006cc4:	440a      	add	r2, r1
 8006cc6:	4291      	cmp	r1, r2
 8006cc8:	f100 33ff 	add.w	r3, r0, #4294967295
 8006ccc:	d100      	bne.n	8006cd0 <memcpy+0xc>
 8006cce:	4770      	bx	lr
 8006cd0:	b510      	push	{r4, lr}
 8006cd2:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006cd6:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006cda:	4291      	cmp	r1, r2
 8006cdc:	d1f9      	bne.n	8006cd2 <memcpy+0xe>
 8006cde:	bd10      	pop	{r4, pc}

08006ce0 <_Balloc>:
 8006ce0:	b570      	push	{r4, r5, r6, lr}
 8006ce2:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8006ce4:	4604      	mov	r4, r0
 8006ce6:	460d      	mov	r5, r1
 8006ce8:	b976      	cbnz	r6, 8006d08 <_Balloc+0x28>
 8006cea:	2010      	movs	r0, #16
 8006cec:	f7ff ffd0 	bl	8006c90 <malloc>
 8006cf0:	4602      	mov	r2, r0
 8006cf2:	6260      	str	r0, [r4, #36]	; 0x24
 8006cf4:	b920      	cbnz	r0, 8006d00 <_Balloc+0x20>
 8006cf6:	4b18      	ldr	r3, [pc, #96]	; (8006d58 <_Balloc+0x78>)
 8006cf8:	4818      	ldr	r0, [pc, #96]	; (8006d5c <_Balloc+0x7c>)
 8006cfa:	2166      	movs	r1, #102	; 0x66
 8006cfc:	f000 fef8 	bl	8007af0 <__assert_func>
 8006d00:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006d04:	6006      	str	r6, [r0, #0]
 8006d06:	60c6      	str	r6, [r0, #12]
 8006d08:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8006d0a:	68f3      	ldr	r3, [r6, #12]
 8006d0c:	b183      	cbz	r3, 8006d30 <_Balloc+0x50>
 8006d0e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006d10:	68db      	ldr	r3, [r3, #12]
 8006d12:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8006d16:	b9b8      	cbnz	r0, 8006d48 <_Balloc+0x68>
 8006d18:	2101      	movs	r1, #1
 8006d1a:	fa01 f605 	lsl.w	r6, r1, r5
 8006d1e:	1d72      	adds	r2, r6, #5
 8006d20:	0092      	lsls	r2, r2, #2
 8006d22:	4620      	mov	r0, r4
 8006d24:	f000 fc97 	bl	8007656 <_calloc_r>
 8006d28:	b160      	cbz	r0, 8006d44 <_Balloc+0x64>
 8006d2a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8006d2e:	e00e      	b.n	8006d4e <_Balloc+0x6e>
 8006d30:	2221      	movs	r2, #33	; 0x21
 8006d32:	2104      	movs	r1, #4
 8006d34:	4620      	mov	r0, r4
 8006d36:	f000 fc8e 	bl	8007656 <_calloc_r>
 8006d3a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006d3c:	60f0      	str	r0, [r6, #12]
 8006d3e:	68db      	ldr	r3, [r3, #12]
 8006d40:	2b00      	cmp	r3, #0
 8006d42:	d1e4      	bne.n	8006d0e <_Balloc+0x2e>
 8006d44:	2000      	movs	r0, #0
 8006d46:	bd70      	pop	{r4, r5, r6, pc}
 8006d48:	6802      	ldr	r2, [r0, #0]
 8006d4a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8006d4e:	2300      	movs	r3, #0
 8006d50:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8006d54:	e7f7      	b.n	8006d46 <_Balloc+0x66>
 8006d56:	bf00      	nop
 8006d58:	08008a1e 	.word	0x08008a1e
 8006d5c:	08008b24 	.word	0x08008b24

08006d60 <_Bfree>:
 8006d60:	b570      	push	{r4, r5, r6, lr}
 8006d62:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8006d64:	4605      	mov	r5, r0
 8006d66:	460c      	mov	r4, r1
 8006d68:	b976      	cbnz	r6, 8006d88 <_Bfree+0x28>
 8006d6a:	2010      	movs	r0, #16
 8006d6c:	f7ff ff90 	bl	8006c90 <malloc>
 8006d70:	4602      	mov	r2, r0
 8006d72:	6268      	str	r0, [r5, #36]	; 0x24
 8006d74:	b920      	cbnz	r0, 8006d80 <_Bfree+0x20>
 8006d76:	4b09      	ldr	r3, [pc, #36]	; (8006d9c <_Bfree+0x3c>)
 8006d78:	4809      	ldr	r0, [pc, #36]	; (8006da0 <_Bfree+0x40>)
 8006d7a:	218a      	movs	r1, #138	; 0x8a
 8006d7c:	f000 feb8 	bl	8007af0 <__assert_func>
 8006d80:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006d84:	6006      	str	r6, [r0, #0]
 8006d86:	60c6      	str	r6, [r0, #12]
 8006d88:	b13c      	cbz	r4, 8006d9a <_Bfree+0x3a>
 8006d8a:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8006d8c:	6862      	ldr	r2, [r4, #4]
 8006d8e:	68db      	ldr	r3, [r3, #12]
 8006d90:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006d94:	6021      	str	r1, [r4, #0]
 8006d96:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8006d9a:	bd70      	pop	{r4, r5, r6, pc}
 8006d9c:	08008a1e 	.word	0x08008a1e
 8006da0:	08008b24 	.word	0x08008b24

08006da4 <__multadd>:
 8006da4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006da8:	690e      	ldr	r6, [r1, #16]
 8006daa:	4607      	mov	r7, r0
 8006dac:	4698      	mov	r8, r3
 8006dae:	460c      	mov	r4, r1
 8006db0:	f101 0014 	add.w	r0, r1, #20
 8006db4:	2300      	movs	r3, #0
 8006db6:	6805      	ldr	r5, [r0, #0]
 8006db8:	b2a9      	uxth	r1, r5
 8006dba:	fb02 8101 	mla	r1, r2, r1, r8
 8006dbe:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 8006dc2:	0c2d      	lsrs	r5, r5, #16
 8006dc4:	fb02 c505 	mla	r5, r2, r5, ip
 8006dc8:	b289      	uxth	r1, r1
 8006dca:	3301      	adds	r3, #1
 8006dcc:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 8006dd0:	429e      	cmp	r6, r3
 8006dd2:	f840 1b04 	str.w	r1, [r0], #4
 8006dd6:	ea4f 4815 	mov.w	r8, r5, lsr #16
 8006dda:	dcec      	bgt.n	8006db6 <__multadd+0x12>
 8006ddc:	f1b8 0f00 	cmp.w	r8, #0
 8006de0:	d022      	beq.n	8006e28 <__multadd+0x84>
 8006de2:	68a3      	ldr	r3, [r4, #8]
 8006de4:	42b3      	cmp	r3, r6
 8006de6:	dc19      	bgt.n	8006e1c <__multadd+0x78>
 8006de8:	6861      	ldr	r1, [r4, #4]
 8006dea:	4638      	mov	r0, r7
 8006dec:	3101      	adds	r1, #1
 8006dee:	f7ff ff77 	bl	8006ce0 <_Balloc>
 8006df2:	4605      	mov	r5, r0
 8006df4:	b928      	cbnz	r0, 8006e02 <__multadd+0x5e>
 8006df6:	4602      	mov	r2, r0
 8006df8:	4b0d      	ldr	r3, [pc, #52]	; (8006e30 <__multadd+0x8c>)
 8006dfa:	480e      	ldr	r0, [pc, #56]	; (8006e34 <__multadd+0x90>)
 8006dfc:	21b5      	movs	r1, #181	; 0xb5
 8006dfe:	f000 fe77 	bl	8007af0 <__assert_func>
 8006e02:	6922      	ldr	r2, [r4, #16]
 8006e04:	3202      	adds	r2, #2
 8006e06:	f104 010c 	add.w	r1, r4, #12
 8006e0a:	0092      	lsls	r2, r2, #2
 8006e0c:	300c      	adds	r0, #12
 8006e0e:	f7ff ff59 	bl	8006cc4 <memcpy>
 8006e12:	4621      	mov	r1, r4
 8006e14:	4638      	mov	r0, r7
 8006e16:	f7ff ffa3 	bl	8006d60 <_Bfree>
 8006e1a:	462c      	mov	r4, r5
 8006e1c:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 8006e20:	3601      	adds	r6, #1
 8006e22:	f8c3 8014 	str.w	r8, [r3, #20]
 8006e26:	6126      	str	r6, [r4, #16]
 8006e28:	4620      	mov	r0, r4
 8006e2a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006e2e:	bf00      	nop
 8006e30:	08008a94 	.word	0x08008a94
 8006e34:	08008b24 	.word	0x08008b24

08006e38 <__s2b>:
 8006e38:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006e3c:	460c      	mov	r4, r1
 8006e3e:	4615      	mov	r5, r2
 8006e40:	461f      	mov	r7, r3
 8006e42:	2209      	movs	r2, #9
 8006e44:	3308      	adds	r3, #8
 8006e46:	4606      	mov	r6, r0
 8006e48:	fb93 f3f2 	sdiv	r3, r3, r2
 8006e4c:	2100      	movs	r1, #0
 8006e4e:	2201      	movs	r2, #1
 8006e50:	429a      	cmp	r2, r3
 8006e52:	db09      	blt.n	8006e68 <__s2b+0x30>
 8006e54:	4630      	mov	r0, r6
 8006e56:	f7ff ff43 	bl	8006ce0 <_Balloc>
 8006e5a:	b940      	cbnz	r0, 8006e6e <__s2b+0x36>
 8006e5c:	4602      	mov	r2, r0
 8006e5e:	4b19      	ldr	r3, [pc, #100]	; (8006ec4 <__s2b+0x8c>)
 8006e60:	4819      	ldr	r0, [pc, #100]	; (8006ec8 <__s2b+0x90>)
 8006e62:	21ce      	movs	r1, #206	; 0xce
 8006e64:	f000 fe44 	bl	8007af0 <__assert_func>
 8006e68:	0052      	lsls	r2, r2, #1
 8006e6a:	3101      	adds	r1, #1
 8006e6c:	e7f0      	b.n	8006e50 <__s2b+0x18>
 8006e6e:	9b08      	ldr	r3, [sp, #32]
 8006e70:	6143      	str	r3, [r0, #20]
 8006e72:	2d09      	cmp	r5, #9
 8006e74:	f04f 0301 	mov.w	r3, #1
 8006e78:	6103      	str	r3, [r0, #16]
 8006e7a:	dd16      	ble.n	8006eaa <__s2b+0x72>
 8006e7c:	f104 0909 	add.w	r9, r4, #9
 8006e80:	46c8      	mov	r8, r9
 8006e82:	442c      	add	r4, r5
 8006e84:	f818 3b01 	ldrb.w	r3, [r8], #1
 8006e88:	4601      	mov	r1, r0
 8006e8a:	3b30      	subs	r3, #48	; 0x30
 8006e8c:	220a      	movs	r2, #10
 8006e8e:	4630      	mov	r0, r6
 8006e90:	f7ff ff88 	bl	8006da4 <__multadd>
 8006e94:	45a0      	cmp	r8, r4
 8006e96:	d1f5      	bne.n	8006e84 <__s2b+0x4c>
 8006e98:	f1a5 0408 	sub.w	r4, r5, #8
 8006e9c:	444c      	add	r4, r9
 8006e9e:	1b2d      	subs	r5, r5, r4
 8006ea0:	1963      	adds	r3, r4, r5
 8006ea2:	42bb      	cmp	r3, r7
 8006ea4:	db04      	blt.n	8006eb0 <__s2b+0x78>
 8006ea6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006eaa:	340a      	adds	r4, #10
 8006eac:	2509      	movs	r5, #9
 8006eae:	e7f6      	b.n	8006e9e <__s2b+0x66>
 8006eb0:	f814 3b01 	ldrb.w	r3, [r4], #1
 8006eb4:	4601      	mov	r1, r0
 8006eb6:	3b30      	subs	r3, #48	; 0x30
 8006eb8:	220a      	movs	r2, #10
 8006eba:	4630      	mov	r0, r6
 8006ebc:	f7ff ff72 	bl	8006da4 <__multadd>
 8006ec0:	e7ee      	b.n	8006ea0 <__s2b+0x68>
 8006ec2:	bf00      	nop
 8006ec4:	08008a94 	.word	0x08008a94
 8006ec8:	08008b24 	.word	0x08008b24

08006ecc <__hi0bits>:
 8006ecc:	0c03      	lsrs	r3, r0, #16
 8006ece:	041b      	lsls	r3, r3, #16
 8006ed0:	b9d3      	cbnz	r3, 8006f08 <__hi0bits+0x3c>
 8006ed2:	0400      	lsls	r0, r0, #16
 8006ed4:	2310      	movs	r3, #16
 8006ed6:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8006eda:	bf04      	itt	eq
 8006edc:	0200      	lsleq	r0, r0, #8
 8006ede:	3308      	addeq	r3, #8
 8006ee0:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8006ee4:	bf04      	itt	eq
 8006ee6:	0100      	lsleq	r0, r0, #4
 8006ee8:	3304      	addeq	r3, #4
 8006eea:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8006eee:	bf04      	itt	eq
 8006ef0:	0080      	lsleq	r0, r0, #2
 8006ef2:	3302      	addeq	r3, #2
 8006ef4:	2800      	cmp	r0, #0
 8006ef6:	db05      	blt.n	8006f04 <__hi0bits+0x38>
 8006ef8:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8006efc:	f103 0301 	add.w	r3, r3, #1
 8006f00:	bf08      	it	eq
 8006f02:	2320      	moveq	r3, #32
 8006f04:	4618      	mov	r0, r3
 8006f06:	4770      	bx	lr
 8006f08:	2300      	movs	r3, #0
 8006f0a:	e7e4      	b.n	8006ed6 <__hi0bits+0xa>

08006f0c <__lo0bits>:
 8006f0c:	6803      	ldr	r3, [r0, #0]
 8006f0e:	f013 0207 	ands.w	r2, r3, #7
 8006f12:	4601      	mov	r1, r0
 8006f14:	d00b      	beq.n	8006f2e <__lo0bits+0x22>
 8006f16:	07da      	lsls	r2, r3, #31
 8006f18:	d424      	bmi.n	8006f64 <__lo0bits+0x58>
 8006f1a:	0798      	lsls	r0, r3, #30
 8006f1c:	bf49      	itett	mi
 8006f1e:	085b      	lsrmi	r3, r3, #1
 8006f20:	089b      	lsrpl	r3, r3, #2
 8006f22:	2001      	movmi	r0, #1
 8006f24:	600b      	strmi	r3, [r1, #0]
 8006f26:	bf5c      	itt	pl
 8006f28:	600b      	strpl	r3, [r1, #0]
 8006f2a:	2002      	movpl	r0, #2
 8006f2c:	4770      	bx	lr
 8006f2e:	b298      	uxth	r0, r3
 8006f30:	b9b0      	cbnz	r0, 8006f60 <__lo0bits+0x54>
 8006f32:	0c1b      	lsrs	r3, r3, #16
 8006f34:	2010      	movs	r0, #16
 8006f36:	f013 0fff 	tst.w	r3, #255	; 0xff
 8006f3a:	bf04      	itt	eq
 8006f3c:	0a1b      	lsreq	r3, r3, #8
 8006f3e:	3008      	addeq	r0, #8
 8006f40:	071a      	lsls	r2, r3, #28
 8006f42:	bf04      	itt	eq
 8006f44:	091b      	lsreq	r3, r3, #4
 8006f46:	3004      	addeq	r0, #4
 8006f48:	079a      	lsls	r2, r3, #30
 8006f4a:	bf04      	itt	eq
 8006f4c:	089b      	lsreq	r3, r3, #2
 8006f4e:	3002      	addeq	r0, #2
 8006f50:	07da      	lsls	r2, r3, #31
 8006f52:	d403      	bmi.n	8006f5c <__lo0bits+0x50>
 8006f54:	085b      	lsrs	r3, r3, #1
 8006f56:	f100 0001 	add.w	r0, r0, #1
 8006f5a:	d005      	beq.n	8006f68 <__lo0bits+0x5c>
 8006f5c:	600b      	str	r3, [r1, #0]
 8006f5e:	4770      	bx	lr
 8006f60:	4610      	mov	r0, r2
 8006f62:	e7e8      	b.n	8006f36 <__lo0bits+0x2a>
 8006f64:	2000      	movs	r0, #0
 8006f66:	4770      	bx	lr
 8006f68:	2020      	movs	r0, #32
 8006f6a:	4770      	bx	lr

08006f6c <__i2b>:
 8006f6c:	b510      	push	{r4, lr}
 8006f6e:	460c      	mov	r4, r1
 8006f70:	2101      	movs	r1, #1
 8006f72:	f7ff feb5 	bl	8006ce0 <_Balloc>
 8006f76:	4602      	mov	r2, r0
 8006f78:	b928      	cbnz	r0, 8006f86 <__i2b+0x1a>
 8006f7a:	4b05      	ldr	r3, [pc, #20]	; (8006f90 <__i2b+0x24>)
 8006f7c:	4805      	ldr	r0, [pc, #20]	; (8006f94 <__i2b+0x28>)
 8006f7e:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8006f82:	f000 fdb5 	bl	8007af0 <__assert_func>
 8006f86:	2301      	movs	r3, #1
 8006f88:	6144      	str	r4, [r0, #20]
 8006f8a:	6103      	str	r3, [r0, #16]
 8006f8c:	bd10      	pop	{r4, pc}
 8006f8e:	bf00      	nop
 8006f90:	08008a94 	.word	0x08008a94
 8006f94:	08008b24 	.word	0x08008b24

08006f98 <__multiply>:
 8006f98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006f9c:	4614      	mov	r4, r2
 8006f9e:	690a      	ldr	r2, [r1, #16]
 8006fa0:	6923      	ldr	r3, [r4, #16]
 8006fa2:	429a      	cmp	r2, r3
 8006fa4:	bfb8      	it	lt
 8006fa6:	460b      	movlt	r3, r1
 8006fa8:	460d      	mov	r5, r1
 8006faa:	bfbc      	itt	lt
 8006fac:	4625      	movlt	r5, r4
 8006fae:	461c      	movlt	r4, r3
 8006fb0:	f8d5 a010 	ldr.w	sl, [r5, #16]
 8006fb4:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8006fb8:	68ab      	ldr	r3, [r5, #8]
 8006fba:	6869      	ldr	r1, [r5, #4]
 8006fbc:	eb0a 0709 	add.w	r7, sl, r9
 8006fc0:	42bb      	cmp	r3, r7
 8006fc2:	b085      	sub	sp, #20
 8006fc4:	bfb8      	it	lt
 8006fc6:	3101      	addlt	r1, #1
 8006fc8:	f7ff fe8a 	bl	8006ce0 <_Balloc>
 8006fcc:	b930      	cbnz	r0, 8006fdc <__multiply+0x44>
 8006fce:	4602      	mov	r2, r0
 8006fd0:	4b42      	ldr	r3, [pc, #264]	; (80070dc <__multiply+0x144>)
 8006fd2:	4843      	ldr	r0, [pc, #268]	; (80070e0 <__multiply+0x148>)
 8006fd4:	f240 115d 	movw	r1, #349	; 0x15d
 8006fd8:	f000 fd8a 	bl	8007af0 <__assert_func>
 8006fdc:	f100 0614 	add.w	r6, r0, #20
 8006fe0:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 8006fe4:	4633      	mov	r3, r6
 8006fe6:	2200      	movs	r2, #0
 8006fe8:	4543      	cmp	r3, r8
 8006fea:	d31e      	bcc.n	800702a <__multiply+0x92>
 8006fec:	f105 0c14 	add.w	ip, r5, #20
 8006ff0:	f104 0314 	add.w	r3, r4, #20
 8006ff4:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 8006ff8:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 8006ffc:	9202      	str	r2, [sp, #8]
 8006ffe:	ebac 0205 	sub.w	r2, ip, r5
 8007002:	3a15      	subs	r2, #21
 8007004:	f022 0203 	bic.w	r2, r2, #3
 8007008:	3204      	adds	r2, #4
 800700a:	f105 0115 	add.w	r1, r5, #21
 800700e:	458c      	cmp	ip, r1
 8007010:	bf38      	it	cc
 8007012:	2204      	movcc	r2, #4
 8007014:	9201      	str	r2, [sp, #4]
 8007016:	9a02      	ldr	r2, [sp, #8]
 8007018:	9303      	str	r3, [sp, #12]
 800701a:	429a      	cmp	r2, r3
 800701c:	d808      	bhi.n	8007030 <__multiply+0x98>
 800701e:	2f00      	cmp	r7, #0
 8007020:	dc55      	bgt.n	80070ce <__multiply+0x136>
 8007022:	6107      	str	r7, [r0, #16]
 8007024:	b005      	add	sp, #20
 8007026:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800702a:	f843 2b04 	str.w	r2, [r3], #4
 800702e:	e7db      	b.n	8006fe8 <__multiply+0x50>
 8007030:	f8b3 a000 	ldrh.w	sl, [r3]
 8007034:	f1ba 0f00 	cmp.w	sl, #0
 8007038:	d020      	beq.n	800707c <__multiply+0xe4>
 800703a:	f105 0e14 	add.w	lr, r5, #20
 800703e:	46b1      	mov	r9, r6
 8007040:	2200      	movs	r2, #0
 8007042:	f85e 4b04 	ldr.w	r4, [lr], #4
 8007046:	f8d9 b000 	ldr.w	fp, [r9]
 800704a:	b2a1      	uxth	r1, r4
 800704c:	fa1f fb8b 	uxth.w	fp, fp
 8007050:	fb0a b101 	mla	r1, sl, r1, fp
 8007054:	4411      	add	r1, r2
 8007056:	f8d9 2000 	ldr.w	r2, [r9]
 800705a:	0c24      	lsrs	r4, r4, #16
 800705c:	0c12      	lsrs	r2, r2, #16
 800705e:	fb0a 2404 	mla	r4, sl, r4, r2
 8007062:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 8007066:	b289      	uxth	r1, r1
 8007068:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 800706c:	45f4      	cmp	ip, lr
 800706e:	f849 1b04 	str.w	r1, [r9], #4
 8007072:	ea4f 4214 	mov.w	r2, r4, lsr #16
 8007076:	d8e4      	bhi.n	8007042 <__multiply+0xaa>
 8007078:	9901      	ldr	r1, [sp, #4]
 800707a:	5072      	str	r2, [r6, r1]
 800707c:	9a03      	ldr	r2, [sp, #12]
 800707e:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8007082:	3304      	adds	r3, #4
 8007084:	f1b9 0f00 	cmp.w	r9, #0
 8007088:	d01f      	beq.n	80070ca <__multiply+0x132>
 800708a:	6834      	ldr	r4, [r6, #0]
 800708c:	f105 0114 	add.w	r1, r5, #20
 8007090:	46b6      	mov	lr, r6
 8007092:	f04f 0a00 	mov.w	sl, #0
 8007096:	880a      	ldrh	r2, [r1, #0]
 8007098:	f8be b002 	ldrh.w	fp, [lr, #2]
 800709c:	fb09 b202 	mla	r2, r9, r2, fp
 80070a0:	4492      	add	sl, r2
 80070a2:	b2a4      	uxth	r4, r4
 80070a4:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 80070a8:	f84e 4b04 	str.w	r4, [lr], #4
 80070ac:	f851 4b04 	ldr.w	r4, [r1], #4
 80070b0:	f8be 2000 	ldrh.w	r2, [lr]
 80070b4:	0c24      	lsrs	r4, r4, #16
 80070b6:	fb09 2404 	mla	r4, r9, r4, r2
 80070ba:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 80070be:	458c      	cmp	ip, r1
 80070c0:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 80070c4:	d8e7      	bhi.n	8007096 <__multiply+0xfe>
 80070c6:	9a01      	ldr	r2, [sp, #4]
 80070c8:	50b4      	str	r4, [r6, r2]
 80070ca:	3604      	adds	r6, #4
 80070cc:	e7a3      	b.n	8007016 <__multiply+0x7e>
 80070ce:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80070d2:	2b00      	cmp	r3, #0
 80070d4:	d1a5      	bne.n	8007022 <__multiply+0x8a>
 80070d6:	3f01      	subs	r7, #1
 80070d8:	e7a1      	b.n	800701e <__multiply+0x86>
 80070da:	bf00      	nop
 80070dc:	08008a94 	.word	0x08008a94
 80070e0:	08008b24 	.word	0x08008b24

080070e4 <__pow5mult>:
 80070e4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80070e8:	4615      	mov	r5, r2
 80070ea:	f012 0203 	ands.w	r2, r2, #3
 80070ee:	4606      	mov	r6, r0
 80070f0:	460f      	mov	r7, r1
 80070f2:	d007      	beq.n	8007104 <__pow5mult+0x20>
 80070f4:	4c25      	ldr	r4, [pc, #148]	; (800718c <__pow5mult+0xa8>)
 80070f6:	3a01      	subs	r2, #1
 80070f8:	2300      	movs	r3, #0
 80070fa:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80070fe:	f7ff fe51 	bl	8006da4 <__multadd>
 8007102:	4607      	mov	r7, r0
 8007104:	10ad      	asrs	r5, r5, #2
 8007106:	d03d      	beq.n	8007184 <__pow5mult+0xa0>
 8007108:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800710a:	b97c      	cbnz	r4, 800712c <__pow5mult+0x48>
 800710c:	2010      	movs	r0, #16
 800710e:	f7ff fdbf 	bl	8006c90 <malloc>
 8007112:	4602      	mov	r2, r0
 8007114:	6270      	str	r0, [r6, #36]	; 0x24
 8007116:	b928      	cbnz	r0, 8007124 <__pow5mult+0x40>
 8007118:	4b1d      	ldr	r3, [pc, #116]	; (8007190 <__pow5mult+0xac>)
 800711a:	481e      	ldr	r0, [pc, #120]	; (8007194 <__pow5mult+0xb0>)
 800711c:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8007120:	f000 fce6 	bl	8007af0 <__assert_func>
 8007124:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007128:	6004      	str	r4, [r0, #0]
 800712a:	60c4      	str	r4, [r0, #12]
 800712c:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8007130:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007134:	b94c      	cbnz	r4, 800714a <__pow5mult+0x66>
 8007136:	f240 2171 	movw	r1, #625	; 0x271
 800713a:	4630      	mov	r0, r6
 800713c:	f7ff ff16 	bl	8006f6c <__i2b>
 8007140:	2300      	movs	r3, #0
 8007142:	f8c8 0008 	str.w	r0, [r8, #8]
 8007146:	4604      	mov	r4, r0
 8007148:	6003      	str	r3, [r0, #0]
 800714a:	f04f 0900 	mov.w	r9, #0
 800714e:	07eb      	lsls	r3, r5, #31
 8007150:	d50a      	bpl.n	8007168 <__pow5mult+0x84>
 8007152:	4639      	mov	r1, r7
 8007154:	4622      	mov	r2, r4
 8007156:	4630      	mov	r0, r6
 8007158:	f7ff ff1e 	bl	8006f98 <__multiply>
 800715c:	4639      	mov	r1, r7
 800715e:	4680      	mov	r8, r0
 8007160:	4630      	mov	r0, r6
 8007162:	f7ff fdfd 	bl	8006d60 <_Bfree>
 8007166:	4647      	mov	r7, r8
 8007168:	106d      	asrs	r5, r5, #1
 800716a:	d00b      	beq.n	8007184 <__pow5mult+0xa0>
 800716c:	6820      	ldr	r0, [r4, #0]
 800716e:	b938      	cbnz	r0, 8007180 <__pow5mult+0x9c>
 8007170:	4622      	mov	r2, r4
 8007172:	4621      	mov	r1, r4
 8007174:	4630      	mov	r0, r6
 8007176:	f7ff ff0f 	bl	8006f98 <__multiply>
 800717a:	6020      	str	r0, [r4, #0]
 800717c:	f8c0 9000 	str.w	r9, [r0]
 8007180:	4604      	mov	r4, r0
 8007182:	e7e4      	b.n	800714e <__pow5mult+0x6a>
 8007184:	4638      	mov	r0, r7
 8007186:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800718a:	bf00      	nop
 800718c:	08008c78 	.word	0x08008c78
 8007190:	08008a1e 	.word	0x08008a1e
 8007194:	08008b24 	.word	0x08008b24

08007198 <__lshift>:
 8007198:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800719c:	460c      	mov	r4, r1
 800719e:	6849      	ldr	r1, [r1, #4]
 80071a0:	6923      	ldr	r3, [r4, #16]
 80071a2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80071a6:	68a3      	ldr	r3, [r4, #8]
 80071a8:	4607      	mov	r7, r0
 80071aa:	4691      	mov	r9, r2
 80071ac:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80071b0:	f108 0601 	add.w	r6, r8, #1
 80071b4:	42b3      	cmp	r3, r6
 80071b6:	db0b      	blt.n	80071d0 <__lshift+0x38>
 80071b8:	4638      	mov	r0, r7
 80071ba:	f7ff fd91 	bl	8006ce0 <_Balloc>
 80071be:	4605      	mov	r5, r0
 80071c0:	b948      	cbnz	r0, 80071d6 <__lshift+0x3e>
 80071c2:	4602      	mov	r2, r0
 80071c4:	4b28      	ldr	r3, [pc, #160]	; (8007268 <__lshift+0xd0>)
 80071c6:	4829      	ldr	r0, [pc, #164]	; (800726c <__lshift+0xd4>)
 80071c8:	f240 11d9 	movw	r1, #473	; 0x1d9
 80071cc:	f000 fc90 	bl	8007af0 <__assert_func>
 80071d0:	3101      	adds	r1, #1
 80071d2:	005b      	lsls	r3, r3, #1
 80071d4:	e7ee      	b.n	80071b4 <__lshift+0x1c>
 80071d6:	2300      	movs	r3, #0
 80071d8:	f100 0114 	add.w	r1, r0, #20
 80071dc:	f100 0210 	add.w	r2, r0, #16
 80071e0:	4618      	mov	r0, r3
 80071e2:	4553      	cmp	r3, sl
 80071e4:	db33      	blt.n	800724e <__lshift+0xb6>
 80071e6:	6920      	ldr	r0, [r4, #16]
 80071e8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80071ec:	f104 0314 	add.w	r3, r4, #20
 80071f0:	f019 091f 	ands.w	r9, r9, #31
 80071f4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80071f8:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80071fc:	d02b      	beq.n	8007256 <__lshift+0xbe>
 80071fe:	f1c9 0e20 	rsb	lr, r9, #32
 8007202:	468a      	mov	sl, r1
 8007204:	2200      	movs	r2, #0
 8007206:	6818      	ldr	r0, [r3, #0]
 8007208:	fa00 f009 	lsl.w	r0, r0, r9
 800720c:	4302      	orrs	r2, r0
 800720e:	f84a 2b04 	str.w	r2, [sl], #4
 8007212:	f853 2b04 	ldr.w	r2, [r3], #4
 8007216:	459c      	cmp	ip, r3
 8007218:	fa22 f20e 	lsr.w	r2, r2, lr
 800721c:	d8f3      	bhi.n	8007206 <__lshift+0x6e>
 800721e:	ebac 0304 	sub.w	r3, ip, r4
 8007222:	3b15      	subs	r3, #21
 8007224:	f023 0303 	bic.w	r3, r3, #3
 8007228:	3304      	adds	r3, #4
 800722a:	f104 0015 	add.w	r0, r4, #21
 800722e:	4584      	cmp	ip, r0
 8007230:	bf38      	it	cc
 8007232:	2304      	movcc	r3, #4
 8007234:	50ca      	str	r2, [r1, r3]
 8007236:	b10a      	cbz	r2, 800723c <__lshift+0xa4>
 8007238:	f108 0602 	add.w	r6, r8, #2
 800723c:	3e01      	subs	r6, #1
 800723e:	4638      	mov	r0, r7
 8007240:	612e      	str	r6, [r5, #16]
 8007242:	4621      	mov	r1, r4
 8007244:	f7ff fd8c 	bl	8006d60 <_Bfree>
 8007248:	4628      	mov	r0, r5
 800724a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800724e:	f842 0f04 	str.w	r0, [r2, #4]!
 8007252:	3301      	adds	r3, #1
 8007254:	e7c5      	b.n	80071e2 <__lshift+0x4a>
 8007256:	3904      	subs	r1, #4
 8007258:	f853 2b04 	ldr.w	r2, [r3], #4
 800725c:	f841 2f04 	str.w	r2, [r1, #4]!
 8007260:	459c      	cmp	ip, r3
 8007262:	d8f9      	bhi.n	8007258 <__lshift+0xc0>
 8007264:	e7ea      	b.n	800723c <__lshift+0xa4>
 8007266:	bf00      	nop
 8007268:	08008a94 	.word	0x08008a94
 800726c:	08008b24 	.word	0x08008b24

08007270 <__mcmp>:
 8007270:	b530      	push	{r4, r5, lr}
 8007272:	6902      	ldr	r2, [r0, #16]
 8007274:	690c      	ldr	r4, [r1, #16]
 8007276:	1b12      	subs	r2, r2, r4
 8007278:	d10e      	bne.n	8007298 <__mcmp+0x28>
 800727a:	f100 0314 	add.w	r3, r0, #20
 800727e:	3114      	adds	r1, #20
 8007280:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8007284:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8007288:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800728c:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8007290:	42a5      	cmp	r5, r4
 8007292:	d003      	beq.n	800729c <__mcmp+0x2c>
 8007294:	d305      	bcc.n	80072a2 <__mcmp+0x32>
 8007296:	2201      	movs	r2, #1
 8007298:	4610      	mov	r0, r2
 800729a:	bd30      	pop	{r4, r5, pc}
 800729c:	4283      	cmp	r3, r0
 800729e:	d3f3      	bcc.n	8007288 <__mcmp+0x18>
 80072a0:	e7fa      	b.n	8007298 <__mcmp+0x28>
 80072a2:	f04f 32ff 	mov.w	r2, #4294967295
 80072a6:	e7f7      	b.n	8007298 <__mcmp+0x28>

080072a8 <__mdiff>:
 80072a8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80072ac:	460c      	mov	r4, r1
 80072ae:	4606      	mov	r6, r0
 80072b0:	4611      	mov	r1, r2
 80072b2:	4620      	mov	r0, r4
 80072b4:	4617      	mov	r7, r2
 80072b6:	f7ff ffdb 	bl	8007270 <__mcmp>
 80072ba:	1e05      	subs	r5, r0, #0
 80072bc:	d110      	bne.n	80072e0 <__mdiff+0x38>
 80072be:	4629      	mov	r1, r5
 80072c0:	4630      	mov	r0, r6
 80072c2:	f7ff fd0d 	bl	8006ce0 <_Balloc>
 80072c6:	b930      	cbnz	r0, 80072d6 <__mdiff+0x2e>
 80072c8:	4b39      	ldr	r3, [pc, #228]	; (80073b0 <__mdiff+0x108>)
 80072ca:	4602      	mov	r2, r0
 80072cc:	f240 2132 	movw	r1, #562	; 0x232
 80072d0:	4838      	ldr	r0, [pc, #224]	; (80073b4 <__mdiff+0x10c>)
 80072d2:	f000 fc0d 	bl	8007af0 <__assert_func>
 80072d6:	2301      	movs	r3, #1
 80072d8:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80072dc:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80072e0:	bfa4      	itt	ge
 80072e2:	463b      	movge	r3, r7
 80072e4:	4627      	movge	r7, r4
 80072e6:	4630      	mov	r0, r6
 80072e8:	6879      	ldr	r1, [r7, #4]
 80072ea:	bfa6      	itte	ge
 80072ec:	461c      	movge	r4, r3
 80072ee:	2500      	movge	r5, #0
 80072f0:	2501      	movlt	r5, #1
 80072f2:	f7ff fcf5 	bl	8006ce0 <_Balloc>
 80072f6:	b920      	cbnz	r0, 8007302 <__mdiff+0x5a>
 80072f8:	4b2d      	ldr	r3, [pc, #180]	; (80073b0 <__mdiff+0x108>)
 80072fa:	4602      	mov	r2, r0
 80072fc:	f44f 7110 	mov.w	r1, #576	; 0x240
 8007300:	e7e6      	b.n	80072d0 <__mdiff+0x28>
 8007302:	693e      	ldr	r6, [r7, #16]
 8007304:	60c5      	str	r5, [r0, #12]
 8007306:	6925      	ldr	r5, [r4, #16]
 8007308:	f107 0114 	add.w	r1, r7, #20
 800730c:	f104 0914 	add.w	r9, r4, #20
 8007310:	f100 0e14 	add.w	lr, r0, #20
 8007314:	f107 0210 	add.w	r2, r7, #16
 8007318:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 800731c:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 8007320:	46f2      	mov	sl, lr
 8007322:	2700      	movs	r7, #0
 8007324:	f859 3b04 	ldr.w	r3, [r9], #4
 8007328:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800732c:	fa1f f883 	uxth.w	r8, r3
 8007330:	fa17 f78b 	uxtah	r7, r7, fp
 8007334:	0c1b      	lsrs	r3, r3, #16
 8007336:	eba7 0808 	sub.w	r8, r7, r8
 800733a:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800733e:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8007342:	fa1f f888 	uxth.w	r8, r8
 8007346:	141f      	asrs	r7, r3, #16
 8007348:	454d      	cmp	r5, r9
 800734a:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800734e:	f84a 3b04 	str.w	r3, [sl], #4
 8007352:	d8e7      	bhi.n	8007324 <__mdiff+0x7c>
 8007354:	1b2b      	subs	r3, r5, r4
 8007356:	3b15      	subs	r3, #21
 8007358:	f023 0303 	bic.w	r3, r3, #3
 800735c:	3304      	adds	r3, #4
 800735e:	3415      	adds	r4, #21
 8007360:	42a5      	cmp	r5, r4
 8007362:	bf38      	it	cc
 8007364:	2304      	movcc	r3, #4
 8007366:	4419      	add	r1, r3
 8007368:	4473      	add	r3, lr
 800736a:	469e      	mov	lr, r3
 800736c:	460d      	mov	r5, r1
 800736e:	4565      	cmp	r5, ip
 8007370:	d30e      	bcc.n	8007390 <__mdiff+0xe8>
 8007372:	f10c 0203 	add.w	r2, ip, #3
 8007376:	1a52      	subs	r2, r2, r1
 8007378:	f022 0203 	bic.w	r2, r2, #3
 800737c:	3903      	subs	r1, #3
 800737e:	458c      	cmp	ip, r1
 8007380:	bf38      	it	cc
 8007382:	2200      	movcc	r2, #0
 8007384:	441a      	add	r2, r3
 8007386:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800738a:	b17b      	cbz	r3, 80073ac <__mdiff+0x104>
 800738c:	6106      	str	r6, [r0, #16]
 800738e:	e7a5      	b.n	80072dc <__mdiff+0x34>
 8007390:	f855 8b04 	ldr.w	r8, [r5], #4
 8007394:	fa17 f488 	uxtah	r4, r7, r8
 8007398:	1422      	asrs	r2, r4, #16
 800739a:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 800739e:	b2a4      	uxth	r4, r4
 80073a0:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80073a4:	f84e 4b04 	str.w	r4, [lr], #4
 80073a8:	1417      	asrs	r7, r2, #16
 80073aa:	e7e0      	b.n	800736e <__mdiff+0xc6>
 80073ac:	3e01      	subs	r6, #1
 80073ae:	e7ea      	b.n	8007386 <__mdiff+0xde>
 80073b0:	08008a94 	.word	0x08008a94
 80073b4:	08008b24 	.word	0x08008b24

080073b8 <__ulp>:
 80073b8:	b082      	sub	sp, #8
 80073ba:	ed8d 0b00 	vstr	d0, [sp]
 80073be:	9b01      	ldr	r3, [sp, #4]
 80073c0:	4912      	ldr	r1, [pc, #72]	; (800740c <__ulp+0x54>)
 80073c2:	4019      	ands	r1, r3
 80073c4:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 80073c8:	2900      	cmp	r1, #0
 80073ca:	dd05      	ble.n	80073d8 <__ulp+0x20>
 80073cc:	2200      	movs	r2, #0
 80073ce:	460b      	mov	r3, r1
 80073d0:	ec43 2b10 	vmov	d0, r2, r3
 80073d4:	b002      	add	sp, #8
 80073d6:	4770      	bx	lr
 80073d8:	4249      	negs	r1, r1
 80073da:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 80073de:	ea4f 5021 	mov.w	r0, r1, asr #20
 80073e2:	f04f 0200 	mov.w	r2, #0
 80073e6:	f04f 0300 	mov.w	r3, #0
 80073ea:	da04      	bge.n	80073f6 <__ulp+0x3e>
 80073ec:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 80073f0:	fa41 f300 	asr.w	r3, r1, r0
 80073f4:	e7ec      	b.n	80073d0 <__ulp+0x18>
 80073f6:	f1a0 0114 	sub.w	r1, r0, #20
 80073fa:	291e      	cmp	r1, #30
 80073fc:	bfda      	itte	le
 80073fe:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 8007402:	fa20 f101 	lsrle.w	r1, r0, r1
 8007406:	2101      	movgt	r1, #1
 8007408:	460a      	mov	r2, r1
 800740a:	e7e1      	b.n	80073d0 <__ulp+0x18>
 800740c:	7ff00000 	.word	0x7ff00000

08007410 <__b2d>:
 8007410:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007412:	6905      	ldr	r5, [r0, #16]
 8007414:	f100 0714 	add.w	r7, r0, #20
 8007418:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 800741c:	1f2e      	subs	r6, r5, #4
 800741e:	f855 4c04 	ldr.w	r4, [r5, #-4]
 8007422:	4620      	mov	r0, r4
 8007424:	f7ff fd52 	bl	8006ecc <__hi0bits>
 8007428:	f1c0 0320 	rsb	r3, r0, #32
 800742c:	280a      	cmp	r0, #10
 800742e:	f8df c07c 	ldr.w	ip, [pc, #124]	; 80074ac <__b2d+0x9c>
 8007432:	600b      	str	r3, [r1, #0]
 8007434:	dc14      	bgt.n	8007460 <__b2d+0x50>
 8007436:	f1c0 0e0b 	rsb	lr, r0, #11
 800743a:	fa24 f10e 	lsr.w	r1, r4, lr
 800743e:	42b7      	cmp	r7, r6
 8007440:	ea41 030c 	orr.w	r3, r1, ip
 8007444:	bf34      	ite	cc
 8007446:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800744a:	2100      	movcs	r1, #0
 800744c:	3015      	adds	r0, #21
 800744e:	fa04 f000 	lsl.w	r0, r4, r0
 8007452:	fa21 f10e 	lsr.w	r1, r1, lr
 8007456:	ea40 0201 	orr.w	r2, r0, r1
 800745a:	ec43 2b10 	vmov	d0, r2, r3
 800745e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007460:	42b7      	cmp	r7, r6
 8007462:	bf3a      	itte	cc
 8007464:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8007468:	f1a5 0608 	subcc.w	r6, r5, #8
 800746c:	2100      	movcs	r1, #0
 800746e:	380b      	subs	r0, #11
 8007470:	d017      	beq.n	80074a2 <__b2d+0x92>
 8007472:	f1c0 0c20 	rsb	ip, r0, #32
 8007476:	fa04 f500 	lsl.w	r5, r4, r0
 800747a:	42be      	cmp	r6, r7
 800747c:	fa21 f40c 	lsr.w	r4, r1, ip
 8007480:	ea45 0504 	orr.w	r5, r5, r4
 8007484:	bf8c      	ite	hi
 8007486:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 800748a:	2400      	movls	r4, #0
 800748c:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 8007490:	fa01 f000 	lsl.w	r0, r1, r0
 8007494:	fa24 f40c 	lsr.w	r4, r4, ip
 8007498:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800749c:	ea40 0204 	orr.w	r2, r0, r4
 80074a0:	e7db      	b.n	800745a <__b2d+0x4a>
 80074a2:	ea44 030c 	orr.w	r3, r4, ip
 80074a6:	460a      	mov	r2, r1
 80074a8:	e7d7      	b.n	800745a <__b2d+0x4a>
 80074aa:	bf00      	nop
 80074ac:	3ff00000 	.word	0x3ff00000

080074b0 <__d2b>:
 80074b0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80074b4:	4689      	mov	r9, r1
 80074b6:	2101      	movs	r1, #1
 80074b8:	ec57 6b10 	vmov	r6, r7, d0
 80074bc:	4690      	mov	r8, r2
 80074be:	f7ff fc0f 	bl	8006ce0 <_Balloc>
 80074c2:	4604      	mov	r4, r0
 80074c4:	b930      	cbnz	r0, 80074d4 <__d2b+0x24>
 80074c6:	4602      	mov	r2, r0
 80074c8:	4b25      	ldr	r3, [pc, #148]	; (8007560 <__d2b+0xb0>)
 80074ca:	4826      	ldr	r0, [pc, #152]	; (8007564 <__d2b+0xb4>)
 80074cc:	f240 310a 	movw	r1, #778	; 0x30a
 80074d0:	f000 fb0e 	bl	8007af0 <__assert_func>
 80074d4:	f3c7 550a 	ubfx	r5, r7, #20, #11
 80074d8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80074dc:	bb35      	cbnz	r5, 800752c <__d2b+0x7c>
 80074de:	2e00      	cmp	r6, #0
 80074e0:	9301      	str	r3, [sp, #4]
 80074e2:	d028      	beq.n	8007536 <__d2b+0x86>
 80074e4:	4668      	mov	r0, sp
 80074e6:	9600      	str	r6, [sp, #0]
 80074e8:	f7ff fd10 	bl	8006f0c <__lo0bits>
 80074ec:	9900      	ldr	r1, [sp, #0]
 80074ee:	b300      	cbz	r0, 8007532 <__d2b+0x82>
 80074f0:	9a01      	ldr	r2, [sp, #4]
 80074f2:	f1c0 0320 	rsb	r3, r0, #32
 80074f6:	fa02 f303 	lsl.w	r3, r2, r3
 80074fa:	430b      	orrs	r3, r1
 80074fc:	40c2      	lsrs	r2, r0
 80074fe:	6163      	str	r3, [r4, #20]
 8007500:	9201      	str	r2, [sp, #4]
 8007502:	9b01      	ldr	r3, [sp, #4]
 8007504:	61a3      	str	r3, [r4, #24]
 8007506:	2b00      	cmp	r3, #0
 8007508:	bf14      	ite	ne
 800750a:	2202      	movne	r2, #2
 800750c:	2201      	moveq	r2, #1
 800750e:	6122      	str	r2, [r4, #16]
 8007510:	b1d5      	cbz	r5, 8007548 <__d2b+0x98>
 8007512:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8007516:	4405      	add	r5, r0
 8007518:	f8c9 5000 	str.w	r5, [r9]
 800751c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8007520:	f8c8 0000 	str.w	r0, [r8]
 8007524:	4620      	mov	r0, r4
 8007526:	b003      	add	sp, #12
 8007528:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800752c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007530:	e7d5      	b.n	80074de <__d2b+0x2e>
 8007532:	6161      	str	r1, [r4, #20]
 8007534:	e7e5      	b.n	8007502 <__d2b+0x52>
 8007536:	a801      	add	r0, sp, #4
 8007538:	f7ff fce8 	bl	8006f0c <__lo0bits>
 800753c:	9b01      	ldr	r3, [sp, #4]
 800753e:	6163      	str	r3, [r4, #20]
 8007540:	2201      	movs	r2, #1
 8007542:	6122      	str	r2, [r4, #16]
 8007544:	3020      	adds	r0, #32
 8007546:	e7e3      	b.n	8007510 <__d2b+0x60>
 8007548:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800754c:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8007550:	f8c9 0000 	str.w	r0, [r9]
 8007554:	6918      	ldr	r0, [r3, #16]
 8007556:	f7ff fcb9 	bl	8006ecc <__hi0bits>
 800755a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800755e:	e7df      	b.n	8007520 <__d2b+0x70>
 8007560:	08008a94 	.word	0x08008a94
 8007564:	08008b24 	.word	0x08008b24

08007568 <__ratio>:
 8007568:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800756c:	4688      	mov	r8, r1
 800756e:	4669      	mov	r1, sp
 8007570:	4681      	mov	r9, r0
 8007572:	f7ff ff4d 	bl	8007410 <__b2d>
 8007576:	a901      	add	r1, sp, #4
 8007578:	4640      	mov	r0, r8
 800757a:	ec55 4b10 	vmov	r4, r5, d0
 800757e:	f7ff ff47 	bl	8007410 <__b2d>
 8007582:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8007586:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800758a:	eba3 0c02 	sub.w	ip, r3, r2
 800758e:	e9dd 3200 	ldrd	r3, r2, [sp]
 8007592:	1a9b      	subs	r3, r3, r2
 8007594:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 8007598:	ec51 0b10 	vmov	r0, r1, d0
 800759c:	2b00      	cmp	r3, #0
 800759e:	bfd6      	itet	le
 80075a0:	460a      	movle	r2, r1
 80075a2:	462a      	movgt	r2, r5
 80075a4:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 80075a8:	468b      	mov	fp, r1
 80075aa:	462f      	mov	r7, r5
 80075ac:	bfd4      	ite	le
 80075ae:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 80075b2:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 80075b6:	4620      	mov	r0, r4
 80075b8:	ee10 2a10 	vmov	r2, s0
 80075bc:	465b      	mov	r3, fp
 80075be:	4639      	mov	r1, r7
 80075c0:	f7f9 f94c 	bl	800085c <__aeabi_ddiv>
 80075c4:	ec41 0b10 	vmov	d0, r0, r1
 80075c8:	b003      	add	sp, #12
 80075ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080075ce <__copybits>:
 80075ce:	3901      	subs	r1, #1
 80075d0:	b570      	push	{r4, r5, r6, lr}
 80075d2:	1149      	asrs	r1, r1, #5
 80075d4:	6914      	ldr	r4, [r2, #16]
 80075d6:	3101      	adds	r1, #1
 80075d8:	f102 0314 	add.w	r3, r2, #20
 80075dc:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 80075e0:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 80075e4:	1f05      	subs	r5, r0, #4
 80075e6:	42a3      	cmp	r3, r4
 80075e8:	d30c      	bcc.n	8007604 <__copybits+0x36>
 80075ea:	1aa3      	subs	r3, r4, r2
 80075ec:	3b11      	subs	r3, #17
 80075ee:	f023 0303 	bic.w	r3, r3, #3
 80075f2:	3211      	adds	r2, #17
 80075f4:	42a2      	cmp	r2, r4
 80075f6:	bf88      	it	hi
 80075f8:	2300      	movhi	r3, #0
 80075fa:	4418      	add	r0, r3
 80075fc:	2300      	movs	r3, #0
 80075fe:	4288      	cmp	r0, r1
 8007600:	d305      	bcc.n	800760e <__copybits+0x40>
 8007602:	bd70      	pop	{r4, r5, r6, pc}
 8007604:	f853 6b04 	ldr.w	r6, [r3], #4
 8007608:	f845 6f04 	str.w	r6, [r5, #4]!
 800760c:	e7eb      	b.n	80075e6 <__copybits+0x18>
 800760e:	f840 3b04 	str.w	r3, [r0], #4
 8007612:	e7f4      	b.n	80075fe <__copybits+0x30>

08007614 <__any_on>:
 8007614:	f100 0214 	add.w	r2, r0, #20
 8007618:	6900      	ldr	r0, [r0, #16]
 800761a:	114b      	asrs	r3, r1, #5
 800761c:	4298      	cmp	r0, r3
 800761e:	b510      	push	{r4, lr}
 8007620:	db11      	blt.n	8007646 <__any_on+0x32>
 8007622:	dd0a      	ble.n	800763a <__any_on+0x26>
 8007624:	f011 011f 	ands.w	r1, r1, #31
 8007628:	d007      	beq.n	800763a <__any_on+0x26>
 800762a:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800762e:	fa24 f001 	lsr.w	r0, r4, r1
 8007632:	fa00 f101 	lsl.w	r1, r0, r1
 8007636:	428c      	cmp	r4, r1
 8007638:	d10b      	bne.n	8007652 <__any_on+0x3e>
 800763a:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800763e:	4293      	cmp	r3, r2
 8007640:	d803      	bhi.n	800764a <__any_on+0x36>
 8007642:	2000      	movs	r0, #0
 8007644:	bd10      	pop	{r4, pc}
 8007646:	4603      	mov	r3, r0
 8007648:	e7f7      	b.n	800763a <__any_on+0x26>
 800764a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800764e:	2900      	cmp	r1, #0
 8007650:	d0f5      	beq.n	800763e <__any_on+0x2a>
 8007652:	2001      	movs	r0, #1
 8007654:	e7f6      	b.n	8007644 <__any_on+0x30>

08007656 <_calloc_r>:
 8007656:	b513      	push	{r0, r1, r4, lr}
 8007658:	434a      	muls	r2, r1
 800765a:	4611      	mov	r1, r2
 800765c:	9201      	str	r2, [sp, #4]
 800765e:	f000 f859 	bl	8007714 <_malloc_r>
 8007662:	4604      	mov	r4, r0
 8007664:	b118      	cbz	r0, 800766e <_calloc_r+0x18>
 8007666:	9a01      	ldr	r2, [sp, #4]
 8007668:	2100      	movs	r1, #0
 800766a:	f7fc fbc9 	bl	8003e00 <memset>
 800766e:	4620      	mov	r0, r4
 8007670:	b002      	add	sp, #8
 8007672:	bd10      	pop	{r4, pc}

08007674 <_free_r>:
 8007674:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8007676:	2900      	cmp	r1, #0
 8007678:	d048      	beq.n	800770c <_free_r+0x98>
 800767a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800767e:	9001      	str	r0, [sp, #4]
 8007680:	2b00      	cmp	r3, #0
 8007682:	f1a1 0404 	sub.w	r4, r1, #4
 8007686:	bfb8      	it	lt
 8007688:	18e4      	addlt	r4, r4, r3
 800768a:	f000 fa7b 	bl	8007b84 <__malloc_lock>
 800768e:	4a20      	ldr	r2, [pc, #128]	; (8007710 <_free_r+0x9c>)
 8007690:	9801      	ldr	r0, [sp, #4]
 8007692:	6813      	ldr	r3, [r2, #0]
 8007694:	4615      	mov	r5, r2
 8007696:	b933      	cbnz	r3, 80076a6 <_free_r+0x32>
 8007698:	6063      	str	r3, [r4, #4]
 800769a:	6014      	str	r4, [r2, #0]
 800769c:	b003      	add	sp, #12
 800769e:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80076a2:	f000 ba75 	b.w	8007b90 <__malloc_unlock>
 80076a6:	42a3      	cmp	r3, r4
 80076a8:	d90b      	bls.n	80076c2 <_free_r+0x4e>
 80076aa:	6821      	ldr	r1, [r4, #0]
 80076ac:	1862      	adds	r2, r4, r1
 80076ae:	4293      	cmp	r3, r2
 80076b0:	bf04      	itt	eq
 80076b2:	681a      	ldreq	r2, [r3, #0]
 80076b4:	685b      	ldreq	r3, [r3, #4]
 80076b6:	6063      	str	r3, [r4, #4]
 80076b8:	bf04      	itt	eq
 80076ba:	1852      	addeq	r2, r2, r1
 80076bc:	6022      	streq	r2, [r4, #0]
 80076be:	602c      	str	r4, [r5, #0]
 80076c0:	e7ec      	b.n	800769c <_free_r+0x28>
 80076c2:	461a      	mov	r2, r3
 80076c4:	685b      	ldr	r3, [r3, #4]
 80076c6:	b10b      	cbz	r3, 80076cc <_free_r+0x58>
 80076c8:	42a3      	cmp	r3, r4
 80076ca:	d9fa      	bls.n	80076c2 <_free_r+0x4e>
 80076cc:	6811      	ldr	r1, [r2, #0]
 80076ce:	1855      	adds	r5, r2, r1
 80076d0:	42a5      	cmp	r5, r4
 80076d2:	d10b      	bne.n	80076ec <_free_r+0x78>
 80076d4:	6824      	ldr	r4, [r4, #0]
 80076d6:	4421      	add	r1, r4
 80076d8:	1854      	adds	r4, r2, r1
 80076da:	42a3      	cmp	r3, r4
 80076dc:	6011      	str	r1, [r2, #0]
 80076de:	d1dd      	bne.n	800769c <_free_r+0x28>
 80076e0:	681c      	ldr	r4, [r3, #0]
 80076e2:	685b      	ldr	r3, [r3, #4]
 80076e4:	6053      	str	r3, [r2, #4]
 80076e6:	4421      	add	r1, r4
 80076e8:	6011      	str	r1, [r2, #0]
 80076ea:	e7d7      	b.n	800769c <_free_r+0x28>
 80076ec:	d902      	bls.n	80076f4 <_free_r+0x80>
 80076ee:	230c      	movs	r3, #12
 80076f0:	6003      	str	r3, [r0, #0]
 80076f2:	e7d3      	b.n	800769c <_free_r+0x28>
 80076f4:	6825      	ldr	r5, [r4, #0]
 80076f6:	1961      	adds	r1, r4, r5
 80076f8:	428b      	cmp	r3, r1
 80076fa:	bf04      	itt	eq
 80076fc:	6819      	ldreq	r1, [r3, #0]
 80076fe:	685b      	ldreq	r3, [r3, #4]
 8007700:	6063      	str	r3, [r4, #4]
 8007702:	bf04      	itt	eq
 8007704:	1949      	addeq	r1, r1, r5
 8007706:	6021      	streq	r1, [r4, #0]
 8007708:	6054      	str	r4, [r2, #4]
 800770a:	e7c7      	b.n	800769c <_free_r+0x28>
 800770c:	b003      	add	sp, #12
 800770e:	bd30      	pop	{r4, r5, pc}
 8007710:	2000fc08 	.word	0x2000fc08

08007714 <_malloc_r>:
 8007714:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007716:	1ccd      	adds	r5, r1, #3
 8007718:	f025 0503 	bic.w	r5, r5, #3
 800771c:	3508      	adds	r5, #8
 800771e:	2d0c      	cmp	r5, #12
 8007720:	bf38      	it	cc
 8007722:	250c      	movcc	r5, #12
 8007724:	2d00      	cmp	r5, #0
 8007726:	4606      	mov	r6, r0
 8007728:	db01      	blt.n	800772e <_malloc_r+0x1a>
 800772a:	42a9      	cmp	r1, r5
 800772c:	d903      	bls.n	8007736 <_malloc_r+0x22>
 800772e:	230c      	movs	r3, #12
 8007730:	6033      	str	r3, [r6, #0]
 8007732:	2000      	movs	r0, #0
 8007734:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007736:	f000 fa25 	bl	8007b84 <__malloc_lock>
 800773a:	4921      	ldr	r1, [pc, #132]	; (80077c0 <_malloc_r+0xac>)
 800773c:	680a      	ldr	r2, [r1, #0]
 800773e:	4614      	mov	r4, r2
 8007740:	b99c      	cbnz	r4, 800776a <_malloc_r+0x56>
 8007742:	4f20      	ldr	r7, [pc, #128]	; (80077c4 <_malloc_r+0xb0>)
 8007744:	683b      	ldr	r3, [r7, #0]
 8007746:	b923      	cbnz	r3, 8007752 <_malloc_r+0x3e>
 8007748:	4621      	mov	r1, r4
 800774a:	4630      	mov	r0, r6
 800774c:	f000 f9a0 	bl	8007a90 <_sbrk_r>
 8007750:	6038      	str	r0, [r7, #0]
 8007752:	4629      	mov	r1, r5
 8007754:	4630      	mov	r0, r6
 8007756:	f000 f99b 	bl	8007a90 <_sbrk_r>
 800775a:	1c43      	adds	r3, r0, #1
 800775c:	d123      	bne.n	80077a6 <_malloc_r+0x92>
 800775e:	230c      	movs	r3, #12
 8007760:	6033      	str	r3, [r6, #0]
 8007762:	4630      	mov	r0, r6
 8007764:	f000 fa14 	bl	8007b90 <__malloc_unlock>
 8007768:	e7e3      	b.n	8007732 <_malloc_r+0x1e>
 800776a:	6823      	ldr	r3, [r4, #0]
 800776c:	1b5b      	subs	r3, r3, r5
 800776e:	d417      	bmi.n	80077a0 <_malloc_r+0x8c>
 8007770:	2b0b      	cmp	r3, #11
 8007772:	d903      	bls.n	800777c <_malloc_r+0x68>
 8007774:	6023      	str	r3, [r4, #0]
 8007776:	441c      	add	r4, r3
 8007778:	6025      	str	r5, [r4, #0]
 800777a:	e004      	b.n	8007786 <_malloc_r+0x72>
 800777c:	6863      	ldr	r3, [r4, #4]
 800777e:	42a2      	cmp	r2, r4
 8007780:	bf0c      	ite	eq
 8007782:	600b      	streq	r3, [r1, #0]
 8007784:	6053      	strne	r3, [r2, #4]
 8007786:	4630      	mov	r0, r6
 8007788:	f000 fa02 	bl	8007b90 <__malloc_unlock>
 800778c:	f104 000b 	add.w	r0, r4, #11
 8007790:	1d23      	adds	r3, r4, #4
 8007792:	f020 0007 	bic.w	r0, r0, #7
 8007796:	1ac2      	subs	r2, r0, r3
 8007798:	d0cc      	beq.n	8007734 <_malloc_r+0x20>
 800779a:	1a1b      	subs	r3, r3, r0
 800779c:	50a3      	str	r3, [r4, r2]
 800779e:	e7c9      	b.n	8007734 <_malloc_r+0x20>
 80077a0:	4622      	mov	r2, r4
 80077a2:	6864      	ldr	r4, [r4, #4]
 80077a4:	e7cc      	b.n	8007740 <_malloc_r+0x2c>
 80077a6:	1cc4      	adds	r4, r0, #3
 80077a8:	f024 0403 	bic.w	r4, r4, #3
 80077ac:	42a0      	cmp	r0, r4
 80077ae:	d0e3      	beq.n	8007778 <_malloc_r+0x64>
 80077b0:	1a21      	subs	r1, r4, r0
 80077b2:	4630      	mov	r0, r6
 80077b4:	f000 f96c 	bl	8007a90 <_sbrk_r>
 80077b8:	3001      	adds	r0, #1
 80077ba:	d1dd      	bne.n	8007778 <_malloc_r+0x64>
 80077bc:	e7cf      	b.n	800775e <_malloc_r+0x4a>
 80077be:	bf00      	nop
 80077c0:	2000fc08 	.word	0x2000fc08
 80077c4:	2000fc0c 	.word	0x2000fc0c

080077c8 <__ssputs_r>:
 80077c8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80077cc:	688e      	ldr	r6, [r1, #8]
 80077ce:	429e      	cmp	r6, r3
 80077d0:	4682      	mov	sl, r0
 80077d2:	460c      	mov	r4, r1
 80077d4:	4690      	mov	r8, r2
 80077d6:	461f      	mov	r7, r3
 80077d8:	d838      	bhi.n	800784c <__ssputs_r+0x84>
 80077da:	898a      	ldrh	r2, [r1, #12]
 80077dc:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80077e0:	d032      	beq.n	8007848 <__ssputs_r+0x80>
 80077e2:	6825      	ldr	r5, [r4, #0]
 80077e4:	6909      	ldr	r1, [r1, #16]
 80077e6:	eba5 0901 	sub.w	r9, r5, r1
 80077ea:	6965      	ldr	r5, [r4, #20]
 80077ec:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80077f0:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80077f4:	3301      	adds	r3, #1
 80077f6:	444b      	add	r3, r9
 80077f8:	106d      	asrs	r5, r5, #1
 80077fa:	429d      	cmp	r5, r3
 80077fc:	bf38      	it	cc
 80077fe:	461d      	movcc	r5, r3
 8007800:	0553      	lsls	r3, r2, #21
 8007802:	d531      	bpl.n	8007868 <__ssputs_r+0xa0>
 8007804:	4629      	mov	r1, r5
 8007806:	f7ff ff85 	bl	8007714 <_malloc_r>
 800780a:	4606      	mov	r6, r0
 800780c:	b950      	cbnz	r0, 8007824 <__ssputs_r+0x5c>
 800780e:	230c      	movs	r3, #12
 8007810:	f8ca 3000 	str.w	r3, [sl]
 8007814:	89a3      	ldrh	r3, [r4, #12]
 8007816:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800781a:	81a3      	strh	r3, [r4, #12]
 800781c:	f04f 30ff 	mov.w	r0, #4294967295
 8007820:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007824:	6921      	ldr	r1, [r4, #16]
 8007826:	464a      	mov	r2, r9
 8007828:	f7ff fa4c 	bl	8006cc4 <memcpy>
 800782c:	89a3      	ldrh	r3, [r4, #12]
 800782e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8007832:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007836:	81a3      	strh	r3, [r4, #12]
 8007838:	6126      	str	r6, [r4, #16]
 800783a:	6165      	str	r5, [r4, #20]
 800783c:	444e      	add	r6, r9
 800783e:	eba5 0509 	sub.w	r5, r5, r9
 8007842:	6026      	str	r6, [r4, #0]
 8007844:	60a5      	str	r5, [r4, #8]
 8007846:	463e      	mov	r6, r7
 8007848:	42be      	cmp	r6, r7
 800784a:	d900      	bls.n	800784e <__ssputs_r+0x86>
 800784c:	463e      	mov	r6, r7
 800784e:	4632      	mov	r2, r6
 8007850:	6820      	ldr	r0, [r4, #0]
 8007852:	4641      	mov	r1, r8
 8007854:	f000 f97c 	bl	8007b50 <memmove>
 8007858:	68a3      	ldr	r3, [r4, #8]
 800785a:	6822      	ldr	r2, [r4, #0]
 800785c:	1b9b      	subs	r3, r3, r6
 800785e:	4432      	add	r2, r6
 8007860:	60a3      	str	r3, [r4, #8]
 8007862:	6022      	str	r2, [r4, #0]
 8007864:	2000      	movs	r0, #0
 8007866:	e7db      	b.n	8007820 <__ssputs_r+0x58>
 8007868:	462a      	mov	r2, r5
 800786a:	f000 f997 	bl	8007b9c <_realloc_r>
 800786e:	4606      	mov	r6, r0
 8007870:	2800      	cmp	r0, #0
 8007872:	d1e1      	bne.n	8007838 <__ssputs_r+0x70>
 8007874:	6921      	ldr	r1, [r4, #16]
 8007876:	4650      	mov	r0, sl
 8007878:	f7ff fefc 	bl	8007674 <_free_r>
 800787c:	e7c7      	b.n	800780e <__ssputs_r+0x46>
	...

08007880 <_svfiprintf_r>:
 8007880:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007884:	4698      	mov	r8, r3
 8007886:	898b      	ldrh	r3, [r1, #12]
 8007888:	061b      	lsls	r3, r3, #24
 800788a:	b09d      	sub	sp, #116	; 0x74
 800788c:	4607      	mov	r7, r0
 800788e:	460d      	mov	r5, r1
 8007890:	4614      	mov	r4, r2
 8007892:	d50e      	bpl.n	80078b2 <_svfiprintf_r+0x32>
 8007894:	690b      	ldr	r3, [r1, #16]
 8007896:	b963      	cbnz	r3, 80078b2 <_svfiprintf_r+0x32>
 8007898:	2140      	movs	r1, #64	; 0x40
 800789a:	f7ff ff3b 	bl	8007714 <_malloc_r>
 800789e:	6028      	str	r0, [r5, #0]
 80078a0:	6128      	str	r0, [r5, #16]
 80078a2:	b920      	cbnz	r0, 80078ae <_svfiprintf_r+0x2e>
 80078a4:	230c      	movs	r3, #12
 80078a6:	603b      	str	r3, [r7, #0]
 80078a8:	f04f 30ff 	mov.w	r0, #4294967295
 80078ac:	e0d1      	b.n	8007a52 <_svfiprintf_r+0x1d2>
 80078ae:	2340      	movs	r3, #64	; 0x40
 80078b0:	616b      	str	r3, [r5, #20]
 80078b2:	2300      	movs	r3, #0
 80078b4:	9309      	str	r3, [sp, #36]	; 0x24
 80078b6:	2320      	movs	r3, #32
 80078b8:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80078bc:	f8cd 800c 	str.w	r8, [sp, #12]
 80078c0:	2330      	movs	r3, #48	; 0x30
 80078c2:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8007a6c <_svfiprintf_r+0x1ec>
 80078c6:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80078ca:	f04f 0901 	mov.w	r9, #1
 80078ce:	4623      	mov	r3, r4
 80078d0:	469a      	mov	sl, r3
 80078d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80078d6:	b10a      	cbz	r2, 80078dc <_svfiprintf_r+0x5c>
 80078d8:	2a25      	cmp	r2, #37	; 0x25
 80078da:	d1f9      	bne.n	80078d0 <_svfiprintf_r+0x50>
 80078dc:	ebba 0b04 	subs.w	fp, sl, r4
 80078e0:	d00b      	beq.n	80078fa <_svfiprintf_r+0x7a>
 80078e2:	465b      	mov	r3, fp
 80078e4:	4622      	mov	r2, r4
 80078e6:	4629      	mov	r1, r5
 80078e8:	4638      	mov	r0, r7
 80078ea:	f7ff ff6d 	bl	80077c8 <__ssputs_r>
 80078ee:	3001      	adds	r0, #1
 80078f0:	f000 80aa 	beq.w	8007a48 <_svfiprintf_r+0x1c8>
 80078f4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80078f6:	445a      	add	r2, fp
 80078f8:	9209      	str	r2, [sp, #36]	; 0x24
 80078fa:	f89a 3000 	ldrb.w	r3, [sl]
 80078fe:	2b00      	cmp	r3, #0
 8007900:	f000 80a2 	beq.w	8007a48 <_svfiprintf_r+0x1c8>
 8007904:	2300      	movs	r3, #0
 8007906:	f04f 32ff 	mov.w	r2, #4294967295
 800790a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800790e:	f10a 0a01 	add.w	sl, sl, #1
 8007912:	9304      	str	r3, [sp, #16]
 8007914:	9307      	str	r3, [sp, #28]
 8007916:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800791a:	931a      	str	r3, [sp, #104]	; 0x68
 800791c:	4654      	mov	r4, sl
 800791e:	2205      	movs	r2, #5
 8007920:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007924:	4851      	ldr	r0, [pc, #324]	; (8007a6c <_svfiprintf_r+0x1ec>)
 8007926:	f7f8 fc63 	bl	80001f0 <memchr>
 800792a:	9a04      	ldr	r2, [sp, #16]
 800792c:	b9d8      	cbnz	r0, 8007966 <_svfiprintf_r+0xe6>
 800792e:	06d0      	lsls	r0, r2, #27
 8007930:	bf44      	itt	mi
 8007932:	2320      	movmi	r3, #32
 8007934:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007938:	0711      	lsls	r1, r2, #28
 800793a:	bf44      	itt	mi
 800793c:	232b      	movmi	r3, #43	; 0x2b
 800793e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007942:	f89a 3000 	ldrb.w	r3, [sl]
 8007946:	2b2a      	cmp	r3, #42	; 0x2a
 8007948:	d015      	beq.n	8007976 <_svfiprintf_r+0xf6>
 800794a:	9a07      	ldr	r2, [sp, #28]
 800794c:	4654      	mov	r4, sl
 800794e:	2000      	movs	r0, #0
 8007950:	f04f 0c0a 	mov.w	ip, #10
 8007954:	4621      	mov	r1, r4
 8007956:	f811 3b01 	ldrb.w	r3, [r1], #1
 800795a:	3b30      	subs	r3, #48	; 0x30
 800795c:	2b09      	cmp	r3, #9
 800795e:	d94e      	bls.n	80079fe <_svfiprintf_r+0x17e>
 8007960:	b1b0      	cbz	r0, 8007990 <_svfiprintf_r+0x110>
 8007962:	9207      	str	r2, [sp, #28]
 8007964:	e014      	b.n	8007990 <_svfiprintf_r+0x110>
 8007966:	eba0 0308 	sub.w	r3, r0, r8
 800796a:	fa09 f303 	lsl.w	r3, r9, r3
 800796e:	4313      	orrs	r3, r2
 8007970:	9304      	str	r3, [sp, #16]
 8007972:	46a2      	mov	sl, r4
 8007974:	e7d2      	b.n	800791c <_svfiprintf_r+0x9c>
 8007976:	9b03      	ldr	r3, [sp, #12]
 8007978:	1d19      	adds	r1, r3, #4
 800797a:	681b      	ldr	r3, [r3, #0]
 800797c:	9103      	str	r1, [sp, #12]
 800797e:	2b00      	cmp	r3, #0
 8007980:	bfbb      	ittet	lt
 8007982:	425b      	neglt	r3, r3
 8007984:	f042 0202 	orrlt.w	r2, r2, #2
 8007988:	9307      	strge	r3, [sp, #28]
 800798a:	9307      	strlt	r3, [sp, #28]
 800798c:	bfb8      	it	lt
 800798e:	9204      	strlt	r2, [sp, #16]
 8007990:	7823      	ldrb	r3, [r4, #0]
 8007992:	2b2e      	cmp	r3, #46	; 0x2e
 8007994:	d10c      	bne.n	80079b0 <_svfiprintf_r+0x130>
 8007996:	7863      	ldrb	r3, [r4, #1]
 8007998:	2b2a      	cmp	r3, #42	; 0x2a
 800799a:	d135      	bne.n	8007a08 <_svfiprintf_r+0x188>
 800799c:	9b03      	ldr	r3, [sp, #12]
 800799e:	1d1a      	adds	r2, r3, #4
 80079a0:	681b      	ldr	r3, [r3, #0]
 80079a2:	9203      	str	r2, [sp, #12]
 80079a4:	2b00      	cmp	r3, #0
 80079a6:	bfb8      	it	lt
 80079a8:	f04f 33ff 	movlt.w	r3, #4294967295
 80079ac:	3402      	adds	r4, #2
 80079ae:	9305      	str	r3, [sp, #20]
 80079b0:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8007a7c <_svfiprintf_r+0x1fc>
 80079b4:	7821      	ldrb	r1, [r4, #0]
 80079b6:	2203      	movs	r2, #3
 80079b8:	4650      	mov	r0, sl
 80079ba:	f7f8 fc19 	bl	80001f0 <memchr>
 80079be:	b140      	cbz	r0, 80079d2 <_svfiprintf_r+0x152>
 80079c0:	2340      	movs	r3, #64	; 0x40
 80079c2:	eba0 000a 	sub.w	r0, r0, sl
 80079c6:	fa03 f000 	lsl.w	r0, r3, r0
 80079ca:	9b04      	ldr	r3, [sp, #16]
 80079cc:	4303      	orrs	r3, r0
 80079ce:	3401      	adds	r4, #1
 80079d0:	9304      	str	r3, [sp, #16]
 80079d2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80079d6:	4826      	ldr	r0, [pc, #152]	; (8007a70 <_svfiprintf_r+0x1f0>)
 80079d8:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80079dc:	2206      	movs	r2, #6
 80079de:	f7f8 fc07 	bl	80001f0 <memchr>
 80079e2:	2800      	cmp	r0, #0
 80079e4:	d038      	beq.n	8007a58 <_svfiprintf_r+0x1d8>
 80079e6:	4b23      	ldr	r3, [pc, #140]	; (8007a74 <_svfiprintf_r+0x1f4>)
 80079e8:	bb1b      	cbnz	r3, 8007a32 <_svfiprintf_r+0x1b2>
 80079ea:	9b03      	ldr	r3, [sp, #12]
 80079ec:	3307      	adds	r3, #7
 80079ee:	f023 0307 	bic.w	r3, r3, #7
 80079f2:	3308      	adds	r3, #8
 80079f4:	9303      	str	r3, [sp, #12]
 80079f6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80079f8:	4433      	add	r3, r6
 80079fa:	9309      	str	r3, [sp, #36]	; 0x24
 80079fc:	e767      	b.n	80078ce <_svfiprintf_r+0x4e>
 80079fe:	fb0c 3202 	mla	r2, ip, r2, r3
 8007a02:	460c      	mov	r4, r1
 8007a04:	2001      	movs	r0, #1
 8007a06:	e7a5      	b.n	8007954 <_svfiprintf_r+0xd4>
 8007a08:	2300      	movs	r3, #0
 8007a0a:	3401      	adds	r4, #1
 8007a0c:	9305      	str	r3, [sp, #20]
 8007a0e:	4619      	mov	r1, r3
 8007a10:	f04f 0c0a 	mov.w	ip, #10
 8007a14:	4620      	mov	r0, r4
 8007a16:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007a1a:	3a30      	subs	r2, #48	; 0x30
 8007a1c:	2a09      	cmp	r2, #9
 8007a1e:	d903      	bls.n	8007a28 <_svfiprintf_r+0x1a8>
 8007a20:	2b00      	cmp	r3, #0
 8007a22:	d0c5      	beq.n	80079b0 <_svfiprintf_r+0x130>
 8007a24:	9105      	str	r1, [sp, #20]
 8007a26:	e7c3      	b.n	80079b0 <_svfiprintf_r+0x130>
 8007a28:	fb0c 2101 	mla	r1, ip, r1, r2
 8007a2c:	4604      	mov	r4, r0
 8007a2e:	2301      	movs	r3, #1
 8007a30:	e7f0      	b.n	8007a14 <_svfiprintf_r+0x194>
 8007a32:	ab03      	add	r3, sp, #12
 8007a34:	9300      	str	r3, [sp, #0]
 8007a36:	462a      	mov	r2, r5
 8007a38:	4b0f      	ldr	r3, [pc, #60]	; (8007a78 <_svfiprintf_r+0x1f8>)
 8007a3a:	a904      	add	r1, sp, #16
 8007a3c:	4638      	mov	r0, r7
 8007a3e:	f7fc fa87 	bl	8003f50 <_printf_float>
 8007a42:	1c42      	adds	r2, r0, #1
 8007a44:	4606      	mov	r6, r0
 8007a46:	d1d6      	bne.n	80079f6 <_svfiprintf_r+0x176>
 8007a48:	89ab      	ldrh	r3, [r5, #12]
 8007a4a:	065b      	lsls	r3, r3, #25
 8007a4c:	f53f af2c 	bmi.w	80078a8 <_svfiprintf_r+0x28>
 8007a50:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007a52:	b01d      	add	sp, #116	; 0x74
 8007a54:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007a58:	ab03      	add	r3, sp, #12
 8007a5a:	9300      	str	r3, [sp, #0]
 8007a5c:	462a      	mov	r2, r5
 8007a5e:	4b06      	ldr	r3, [pc, #24]	; (8007a78 <_svfiprintf_r+0x1f8>)
 8007a60:	a904      	add	r1, sp, #16
 8007a62:	4638      	mov	r0, r7
 8007a64:	f7fc fd18 	bl	8004498 <_printf_i>
 8007a68:	e7eb      	b.n	8007a42 <_svfiprintf_r+0x1c2>
 8007a6a:	bf00      	nop
 8007a6c:	08008c84 	.word	0x08008c84
 8007a70:	08008c8e 	.word	0x08008c8e
 8007a74:	08003f51 	.word	0x08003f51
 8007a78:	080077c9 	.word	0x080077c9
 8007a7c:	08008c8a 	.word	0x08008c8a

08007a80 <nan>:
 8007a80:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8007a88 <nan+0x8>
 8007a84:	4770      	bx	lr
 8007a86:	bf00      	nop
 8007a88:	00000000 	.word	0x00000000
 8007a8c:	7ff80000 	.word	0x7ff80000

08007a90 <_sbrk_r>:
 8007a90:	b538      	push	{r3, r4, r5, lr}
 8007a92:	4d06      	ldr	r5, [pc, #24]	; (8007aac <_sbrk_r+0x1c>)
 8007a94:	2300      	movs	r3, #0
 8007a96:	4604      	mov	r4, r0
 8007a98:	4608      	mov	r0, r1
 8007a9a:	602b      	str	r3, [r5, #0]
 8007a9c:	f7f9 ff2c 	bl	80018f8 <_sbrk>
 8007aa0:	1c43      	adds	r3, r0, #1
 8007aa2:	d102      	bne.n	8007aaa <_sbrk_r+0x1a>
 8007aa4:	682b      	ldr	r3, [r5, #0]
 8007aa6:	b103      	cbz	r3, 8007aaa <_sbrk_r+0x1a>
 8007aa8:	6023      	str	r3, [r4, #0]
 8007aaa:	bd38      	pop	{r3, r4, r5, pc}
 8007aac:	2000fcf8 	.word	0x2000fcf8

08007ab0 <strncmp>:
 8007ab0:	b510      	push	{r4, lr}
 8007ab2:	b16a      	cbz	r2, 8007ad0 <strncmp+0x20>
 8007ab4:	3901      	subs	r1, #1
 8007ab6:	1884      	adds	r4, r0, r2
 8007ab8:	f810 3b01 	ldrb.w	r3, [r0], #1
 8007abc:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8007ac0:	4293      	cmp	r3, r2
 8007ac2:	d103      	bne.n	8007acc <strncmp+0x1c>
 8007ac4:	42a0      	cmp	r0, r4
 8007ac6:	d001      	beq.n	8007acc <strncmp+0x1c>
 8007ac8:	2b00      	cmp	r3, #0
 8007aca:	d1f5      	bne.n	8007ab8 <strncmp+0x8>
 8007acc:	1a98      	subs	r0, r3, r2
 8007ace:	bd10      	pop	{r4, pc}
 8007ad0:	4610      	mov	r0, r2
 8007ad2:	e7fc      	b.n	8007ace <strncmp+0x1e>

08007ad4 <__ascii_wctomb>:
 8007ad4:	b149      	cbz	r1, 8007aea <__ascii_wctomb+0x16>
 8007ad6:	2aff      	cmp	r2, #255	; 0xff
 8007ad8:	bf85      	ittet	hi
 8007ada:	238a      	movhi	r3, #138	; 0x8a
 8007adc:	6003      	strhi	r3, [r0, #0]
 8007ade:	700a      	strbls	r2, [r1, #0]
 8007ae0:	f04f 30ff 	movhi.w	r0, #4294967295
 8007ae4:	bf98      	it	ls
 8007ae6:	2001      	movls	r0, #1
 8007ae8:	4770      	bx	lr
 8007aea:	4608      	mov	r0, r1
 8007aec:	4770      	bx	lr
	...

08007af0 <__assert_func>:
 8007af0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8007af2:	4614      	mov	r4, r2
 8007af4:	461a      	mov	r2, r3
 8007af6:	4b09      	ldr	r3, [pc, #36]	; (8007b1c <__assert_func+0x2c>)
 8007af8:	681b      	ldr	r3, [r3, #0]
 8007afa:	4605      	mov	r5, r0
 8007afc:	68d8      	ldr	r0, [r3, #12]
 8007afe:	b14c      	cbz	r4, 8007b14 <__assert_func+0x24>
 8007b00:	4b07      	ldr	r3, [pc, #28]	; (8007b20 <__assert_func+0x30>)
 8007b02:	9100      	str	r1, [sp, #0]
 8007b04:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8007b08:	4906      	ldr	r1, [pc, #24]	; (8007b24 <__assert_func+0x34>)
 8007b0a:	462b      	mov	r3, r5
 8007b0c:	f000 f80e 	bl	8007b2c <fiprintf>
 8007b10:	f000 fa84 	bl	800801c <abort>
 8007b14:	4b04      	ldr	r3, [pc, #16]	; (8007b28 <__assert_func+0x38>)
 8007b16:	461c      	mov	r4, r3
 8007b18:	e7f3      	b.n	8007b02 <__assert_func+0x12>
 8007b1a:	bf00      	nop
 8007b1c:	2000000c 	.word	0x2000000c
 8007b20:	08008c95 	.word	0x08008c95
 8007b24:	08008ca2 	.word	0x08008ca2
 8007b28:	08008cd0 	.word	0x08008cd0

08007b2c <fiprintf>:
 8007b2c:	b40e      	push	{r1, r2, r3}
 8007b2e:	b503      	push	{r0, r1, lr}
 8007b30:	4601      	mov	r1, r0
 8007b32:	ab03      	add	r3, sp, #12
 8007b34:	4805      	ldr	r0, [pc, #20]	; (8007b4c <fiprintf+0x20>)
 8007b36:	f853 2b04 	ldr.w	r2, [r3], #4
 8007b3a:	6800      	ldr	r0, [r0, #0]
 8007b3c:	9301      	str	r3, [sp, #4]
 8007b3e:	f000 f87d 	bl	8007c3c <_vfiprintf_r>
 8007b42:	b002      	add	sp, #8
 8007b44:	f85d eb04 	ldr.w	lr, [sp], #4
 8007b48:	b003      	add	sp, #12
 8007b4a:	4770      	bx	lr
 8007b4c:	2000000c 	.word	0x2000000c

08007b50 <memmove>:
 8007b50:	4288      	cmp	r0, r1
 8007b52:	b510      	push	{r4, lr}
 8007b54:	eb01 0402 	add.w	r4, r1, r2
 8007b58:	d902      	bls.n	8007b60 <memmove+0x10>
 8007b5a:	4284      	cmp	r4, r0
 8007b5c:	4623      	mov	r3, r4
 8007b5e:	d807      	bhi.n	8007b70 <memmove+0x20>
 8007b60:	1e43      	subs	r3, r0, #1
 8007b62:	42a1      	cmp	r1, r4
 8007b64:	d008      	beq.n	8007b78 <memmove+0x28>
 8007b66:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007b6a:	f803 2f01 	strb.w	r2, [r3, #1]!
 8007b6e:	e7f8      	b.n	8007b62 <memmove+0x12>
 8007b70:	4402      	add	r2, r0
 8007b72:	4601      	mov	r1, r0
 8007b74:	428a      	cmp	r2, r1
 8007b76:	d100      	bne.n	8007b7a <memmove+0x2a>
 8007b78:	bd10      	pop	{r4, pc}
 8007b7a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007b7e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8007b82:	e7f7      	b.n	8007b74 <memmove+0x24>

08007b84 <__malloc_lock>:
 8007b84:	4801      	ldr	r0, [pc, #4]	; (8007b8c <__malloc_lock+0x8>)
 8007b86:	f000 bc09 	b.w	800839c <__retarget_lock_acquire_recursive>
 8007b8a:	bf00      	nop
 8007b8c:	2000fd00 	.word	0x2000fd00

08007b90 <__malloc_unlock>:
 8007b90:	4801      	ldr	r0, [pc, #4]	; (8007b98 <__malloc_unlock+0x8>)
 8007b92:	f000 bc04 	b.w	800839e <__retarget_lock_release_recursive>
 8007b96:	bf00      	nop
 8007b98:	2000fd00 	.word	0x2000fd00

08007b9c <_realloc_r>:
 8007b9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007b9e:	4607      	mov	r7, r0
 8007ba0:	4614      	mov	r4, r2
 8007ba2:	460e      	mov	r6, r1
 8007ba4:	b921      	cbnz	r1, 8007bb0 <_realloc_r+0x14>
 8007ba6:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8007baa:	4611      	mov	r1, r2
 8007bac:	f7ff bdb2 	b.w	8007714 <_malloc_r>
 8007bb0:	b922      	cbnz	r2, 8007bbc <_realloc_r+0x20>
 8007bb2:	f7ff fd5f 	bl	8007674 <_free_r>
 8007bb6:	4625      	mov	r5, r4
 8007bb8:	4628      	mov	r0, r5
 8007bba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007bbc:	f000 fc54 	bl	8008468 <_malloc_usable_size_r>
 8007bc0:	42a0      	cmp	r0, r4
 8007bc2:	d20f      	bcs.n	8007be4 <_realloc_r+0x48>
 8007bc4:	4621      	mov	r1, r4
 8007bc6:	4638      	mov	r0, r7
 8007bc8:	f7ff fda4 	bl	8007714 <_malloc_r>
 8007bcc:	4605      	mov	r5, r0
 8007bce:	2800      	cmp	r0, #0
 8007bd0:	d0f2      	beq.n	8007bb8 <_realloc_r+0x1c>
 8007bd2:	4631      	mov	r1, r6
 8007bd4:	4622      	mov	r2, r4
 8007bd6:	f7ff f875 	bl	8006cc4 <memcpy>
 8007bda:	4631      	mov	r1, r6
 8007bdc:	4638      	mov	r0, r7
 8007bde:	f7ff fd49 	bl	8007674 <_free_r>
 8007be2:	e7e9      	b.n	8007bb8 <_realloc_r+0x1c>
 8007be4:	4635      	mov	r5, r6
 8007be6:	e7e7      	b.n	8007bb8 <_realloc_r+0x1c>

08007be8 <__sfputc_r>:
 8007be8:	6893      	ldr	r3, [r2, #8]
 8007bea:	3b01      	subs	r3, #1
 8007bec:	2b00      	cmp	r3, #0
 8007bee:	b410      	push	{r4}
 8007bf0:	6093      	str	r3, [r2, #8]
 8007bf2:	da08      	bge.n	8007c06 <__sfputc_r+0x1e>
 8007bf4:	6994      	ldr	r4, [r2, #24]
 8007bf6:	42a3      	cmp	r3, r4
 8007bf8:	db01      	blt.n	8007bfe <__sfputc_r+0x16>
 8007bfa:	290a      	cmp	r1, #10
 8007bfc:	d103      	bne.n	8007c06 <__sfputc_r+0x1e>
 8007bfe:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007c02:	f000 b94b 	b.w	8007e9c <__swbuf_r>
 8007c06:	6813      	ldr	r3, [r2, #0]
 8007c08:	1c58      	adds	r0, r3, #1
 8007c0a:	6010      	str	r0, [r2, #0]
 8007c0c:	7019      	strb	r1, [r3, #0]
 8007c0e:	4608      	mov	r0, r1
 8007c10:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007c14:	4770      	bx	lr

08007c16 <__sfputs_r>:
 8007c16:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007c18:	4606      	mov	r6, r0
 8007c1a:	460f      	mov	r7, r1
 8007c1c:	4614      	mov	r4, r2
 8007c1e:	18d5      	adds	r5, r2, r3
 8007c20:	42ac      	cmp	r4, r5
 8007c22:	d101      	bne.n	8007c28 <__sfputs_r+0x12>
 8007c24:	2000      	movs	r0, #0
 8007c26:	e007      	b.n	8007c38 <__sfputs_r+0x22>
 8007c28:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007c2c:	463a      	mov	r2, r7
 8007c2e:	4630      	mov	r0, r6
 8007c30:	f7ff ffda 	bl	8007be8 <__sfputc_r>
 8007c34:	1c43      	adds	r3, r0, #1
 8007c36:	d1f3      	bne.n	8007c20 <__sfputs_r+0xa>
 8007c38:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08007c3c <_vfiprintf_r>:
 8007c3c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007c40:	460d      	mov	r5, r1
 8007c42:	b09d      	sub	sp, #116	; 0x74
 8007c44:	4614      	mov	r4, r2
 8007c46:	4698      	mov	r8, r3
 8007c48:	4606      	mov	r6, r0
 8007c4a:	b118      	cbz	r0, 8007c54 <_vfiprintf_r+0x18>
 8007c4c:	6983      	ldr	r3, [r0, #24]
 8007c4e:	b90b      	cbnz	r3, 8007c54 <_vfiprintf_r+0x18>
 8007c50:	f000 fb06 	bl	8008260 <__sinit>
 8007c54:	4b89      	ldr	r3, [pc, #548]	; (8007e7c <_vfiprintf_r+0x240>)
 8007c56:	429d      	cmp	r5, r3
 8007c58:	d11b      	bne.n	8007c92 <_vfiprintf_r+0x56>
 8007c5a:	6875      	ldr	r5, [r6, #4]
 8007c5c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007c5e:	07d9      	lsls	r1, r3, #31
 8007c60:	d405      	bmi.n	8007c6e <_vfiprintf_r+0x32>
 8007c62:	89ab      	ldrh	r3, [r5, #12]
 8007c64:	059a      	lsls	r2, r3, #22
 8007c66:	d402      	bmi.n	8007c6e <_vfiprintf_r+0x32>
 8007c68:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007c6a:	f000 fb97 	bl	800839c <__retarget_lock_acquire_recursive>
 8007c6e:	89ab      	ldrh	r3, [r5, #12]
 8007c70:	071b      	lsls	r3, r3, #28
 8007c72:	d501      	bpl.n	8007c78 <_vfiprintf_r+0x3c>
 8007c74:	692b      	ldr	r3, [r5, #16]
 8007c76:	b9eb      	cbnz	r3, 8007cb4 <_vfiprintf_r+0x78>
 8007c78:	4629      	mov	r1, r5
 8007c7a:	4630      	mov	r0, r6
 8007c7c:	f000 f960 	bl	8007f40 <__swsetup_r>
 8007c80:	b1c0      	cbz	r0, 8007cb4 <_vfiprintf_r+0x78>
 8007c82:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007c84:	07dc      	lsls	r4, r3, #31
 8007c86:	d50e      	bpl.n	8007ca6 <_vfiprintf_r+0x6a>
 8007c88:	f04f 30ff 	mov.w	r0, #4294967295
 8007c8c:	b01d      	add	sp, #116	; 0x74
 8007c8e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007c92:	4b7b      	ldr	r3, [pc, #492]	; (8007e80 <_vfiprintf_r+0x244>)
 8007c94:	429d      	cmp	r5, r3
 8007c96:	d101      	bne.n	8007c9c <_vfiprintf_r+0x60>
 8007c98:	68b5      	ldr	r5, [r6, #8]
 8007c9a:	e7df      	b.n	8007c5c <_vfiprintf_r+0x20>
 8007c9c:	4b79      	ldr	r3, [pc, #484]	; (8007e84 <_vfiprintf_r+0x248>)
 8007c9e:	429d      	cmp	r5, r3
 8007ca0:	bf08      	it	eq
 8007ca2:	68f5      	ldreq	r5, [r6, #12]
 8007ca4:	e7da      	b.n	8007c5c <_vfiprintf_r+0x20>
 8007ca6:	89ab      	ldrh	r3, [r5, #12]
 8007ca8:	0598      	lsls	r0, r3, #22
 8007caa:	d4ed      	bmi.n	8007c88 <_vfiprintf_r+0x4c>
 8007cac:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007cae:	f000 fb76 	bl	800839e <__retarget_lock_release_recursive>
 8007cb2:	e7e9      	b.n	8007c88 <_vfiprintf_r+0x4c>
 8007cb4:	2300      	movs	r3, #0
 8007cb6:	9309      	str	r3, [sp, #36]	; 0x24
 8007cb8:	2320      	movs	r3, #32
 8007cba:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007cbe:	f8cd 800c 	str.w	r8, [sp, #12]
 8007cc2:	2330      	movs	r3, #48	; 0x30
 8007cc4:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8007e88 <_vfiprintf_r+0x24c>
 8007cc8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007ccc:	f04f 0901 	mov.w	r9, #1
 8007cd0:	4623      	mov	r3, r4
 8007cd2:	469a      	mov	sl, r3
 8007cd4:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007cd8:	b10a      	cbz	r2, 8007cde <_vfiprintf_r+0xa2>
 8007cda:	2a25      	cmp	r2, #37	; 0x25
 8007cdc:	d1f9      	bne.n	8007cd2 <_vfiprintf_r+0x96>
 8007cde:	ebba 0b04 	subs.w	fp, sl, r4
 8007ce2:	d00b      	beq.n	8007cfc <_vfiprintf_r+0xc0>
 8007ce4:	465b      	mov	r3, fp
 8007ce6:	4622      	mov	r2, r4
 8007ce8:	4629      	mov	r1, r5
 8007cea:	4630      	mov	r0, r6
 8007cec:	f7ff ff93 	bl	8007c16 <__sfputs_r>
 8007cf0:	3001      	adds	r0, #1
 8007cf2:	f000 80aa 	beq.w	8007e4a <_vfiprintf_r+0x20e>
 8007cf6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007cf8:	445a      	add	r2, fp
 8007cfa:	9209      	str	r2, [sp, #36]	; 0x24
 8007cfc:	f89a 3000 	ldrb.w	r3, [sl]
 8007d00:	2b00      	cmp	r3, #0
 8007d02:	f000 80a2 	beq.w	8007e4a <_vfiprintf_r+0x20e>
 8007d06:	2300      	movs	r3, #0
 8007d08:	f04f 32ff 	mov.w	r2, #4294967295
 8007d0c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007d10:	f10a 0a01 	add.w	sl, sl, #1
 8007d14:	9304      	str	r3, [sp, #16]
 8007d16:	9307      	str	r3, [sp, #28]
 8007d18:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007d1c:	931a      	str	r3, [sp, #104]	; 0x68
 8007d1e:	4654      	mov	r4, sl
 8007d20:	2205      	movs	r2, #5
 8007d22:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007d26:	4858      	ldr	r0, [pc, #352]	; (8007e88 <_vfiprintf_r+0x24c>)
 8007d28:	f7f8 fa62 	bl	80001f0 <memchr>
 8007d2c:	9a04      	ldr	r2, [sp, #16]
 8007d2e:	b9d8      	cbnz	r0, 8007d68 <_vfiprintf_r+0x12c>
 8007d30:	06d1      	lsls	r1, r2, #27
 8007d32:	bf44      	itt	mi
 8007d34:	2320      	movmi	r3, #32
 8007d36:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007d3a:	0713      	lsls	r3, r2, #28
 8007d3c:	bf44      	itt	mi
 8007d3e:	232b      	movmi	r3, #43	; 0x2b
 8007d40:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007d44:	f89a 3000 	ldrb.w	r3, [sl]
 8007d48:	2b2a      	cmp	r3, #42	; 0x2a
 8007d4a:	d015      	beq.n	8007d78 <_vfiprintf_r+0x13c>
 8007d4c:	9a07      	ldr	r2, [sp, #28]
 8007d4e:	4654      	mov	r4, sl
 8007d50:	2000      	movs	r0, #0
 8007d52:	f04f 0c0a 	mov.w	ip, #10
 8007d56:	4621      	mov	r1, r4
 8007d58:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007d5c:	3b30      	subs	r3, #48	; 0x30
 8007d5e:	2b09      	cmp	r3, #9
 8007d60:	d94e      	bls.n	8007e00 <_vfiprintf_r+0x1c4>
 8007d62:	b1b0      	cbz	r0, 8007d92 <_vfiprintf_r+0x156>
 8007d64:	9207      	str	r2, [sp, #28]
 8007d66:	e014      	b.n	8007d92 <_vfiprintf_r+0x156>
 8007d68:	eba0 0308 	sub.w	r3, r0, r8
 8007d6c:	fa09 f303 	lsl.w	r3, r9, r3
 8007d70:	4313      	orrs	r3, r2
 8007d72:	9304      	str	r3, [sp, #16]
 8007d74:	46a2      	mov	sl, r4
 8007d76:	e7d2      	b.n	8007d1e <_vfiprintf_r+0xe2>
 8007d78:	9b03      	ldr	r3, [sp, #12]
 8007d7a:	1d19      	adds	r1, r3, #4
 8007d7c:	681b      	ldr	r3, [r3, #0]
 8007d7e:	9103      	str	r1, [sp, #12]
 8007d80:	2b00      	cmp	r3, #0
 8007d82:	bfbb      	ittet	lt
 8007d84:	425b      	neglt	r3, r3
 8007d86:	f042 0202 	orrlt.w	r2, r2, #2
 8007d8a:	9307      	strge	r3, [sp, #28]
 8007d8c:	9307      	strlt	r3, [sp, #28]
 8007d8e:	bfb8      	it	lt
 8007d90:	9204      	strlt	r2, [sp, #16]
 8007d92:	7823      	ldrb	r3, [r4, #0]
 8007d94:	2b2e      	cmp	r3, #46	; 0x2e
 8007d96:	d10c      	bne.n	8007db2 <_vfiprintf_r+0x176>
 8007d98:	7863      	ldrb	r3, [r4, #1]
 8007d9a:	2b2a      	cmp	r3, #42	; 0x2a
 8007d9c:	d135      	bne.n	8007e0a <_vfiprintf_r+0x1ce>
 8007d9e:	9b03      	ldr	r3, [sp, #12]
 8007da0:	1d1a      	adds	r2, r3, #4
 8007da2:	681b      	ldr	r3, [r3, #0]
 8007da4:	9203      	str	r2, [sp, #12]
 8007da6:	2b00      	cmp	r3, #0
 8007da8:	bfb8      	it	lt
 8007daa:	f04f 33ff 	movlt.w	r3, #4294967295
 8007dae:	3402      	adds	r4, #2
 8007db0:	9305      	str	r3, [sp, #20]
 8007db2:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8007e98 <_vfiprintf_r+0x25c>
 8007db6:	7821      	ldrb	r1, [r4, #0]
 8007db8:	2203      	movs	r2, #3
 8007dba:	4650      	mov	r0, sl
 8007dbc:	f7f8 fa18 	bl	80001f0 <memchr>
 8007dc0:	b140      	cbz	r0, 8007dd4 <_vfiprintf_r+0x198>
 8007dc2:	2340      	movs	r3, #64	; 0x40
 8007dc4:	eba0 000a 	sub.w	r0, r0, sl
 8007dc8:	fa03 f000 	lsl.w	r0, r3, r0
 8007dcc:	9b04      	ldr	r3, [sp, #16]
 8007dce:	4303      	orrs	r3, r0
 8007dd0:	3401      	adds	r4, #1
 8007dd2:	9304      	str	r3, [sp, #16]
 8007dd4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007dd8:	482c      	ldr	r0, [pc, #176]	; (8007e8c <_vfiprintf_r+0x250>)
 8007dda:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007dde:	2206      	movs	r2, #6
 8007de0:	f7f8 fa06 	bl	80001f0 <memchr>
 8007de4:	2800      	cmp	r0, #0
 8007de6:	d03f      	beq.n	8007e68 <_vfiprintf_r+0x22c>
 8007de8:	4b29      	ldr	r3, [pc, #164]	; (8007e90 <_vfiprintf_r+0x254>)
 8007dea:	bb1b      	cbnz	r3, 8007e34 <_vfiprintf_r+0x1f8>
 8007dec:	9b03      	ldr	r3, [sp, #12]
 8007dee:	3307      	adds	r3, #7
 8007df0:	f023 0307 	bic.w	r3, r3, #7
 8007df4:	3308      	adds	r3, #8
 8007df6:	9303      	str	r3, [sp, #12]
 8007df8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007dfa:	443b      	add	r3, r7
 8007dfc:	9309      	str	r3, [sp, #36]	; 0x24
 8007dfe:	e767      	b.n	8007cd0 <_vfiprintf_r+0x94>
 8007e00:	fb0c 3202 	mla	r2, ip, r2, r3
 8007e04:	460c      	mov	r4, r1
 8007e06:	2001      	movs	r0, #1
 8007e08:	e7a5      	b.n	8007d56 <_vfiprintf_r+0x11a>
 8007e0a:	2300      	movs	r3, #0
 8007e0c:	3401      	adds	r4, #1
 8007e0e:	9305      	str	r3, [sp, #20]
 8007e10:	4619      	mov	r1, r3
 8007e12:	f04f 0c0a 	mov.w	ip, #10
 8007e16:	4620      	mov	r0, r4
 8007e18:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007e1c:	3a30      	subs	r2, #48	; 0x30
 8007e1e:	2a09      	cmp	r2, #9
 8007e20:	d903      	bls.n	8007e2a <_vfiprintf_r+0x1ee>
 8007e22:	2b00      	cmp	r3, #0
 8007e24:	d0c5      	beq.n	8007db2 <_vfiprintf_r+0x176>
 8007e26:	9105      	str	r1, [sp, #20]
 8007e28:	e7c3      	b.n	8007db2 <_vfiprintf_r+0x176>
 8007e2a:	fb0c 2101 	mla	r1, ip, r1, r2
 8007e2e:	4604      	mov	r4, r0
 8007e30:	2301      	movs	r3, #1
 8007e32:	e7f0      	b.n	8007e16 <_vfiprintf_r+0x1da>
 8007e34:	ab03      	add	r3, sp, #12
 8007e36:	9300      	str	r3, [sp, #0]
 8007e38:	462a      	mov	r2, r5
 8007e3a:	4b16      	ldr	r3, [pc, #88]	; (8007e94 <_vfiprintf_r+0x258>)
 8007e3c:	a904      	add	r1, sp, #16
 8007e3e:	4630      	mov	r0, r6
 8007e40:	f7fc f886 	bl	8003f50 <_printf_float>
 8007e44:	4607      	mov	r7, r0
 8007e46:	1c78      	adds	r0, r7, #1
 8007e48:	d1d6      	bne.n	8007df8 <_vfiprintf_r+0x1bc>
 8007e4a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007e4c:	07d9      	lsls	r1, r3, #31
 8007e4e:	d405      	bmi.n	8007e5c <_vfiprintf_r+0x220>
 8007e50:	89ab      	ldrh	r3, [r5, #12]
 8007e52:	059a      	lsls	r2, r3, #22
 8007e54:	d402      	bmi.n	8007e5c <_vfiprintf_r+0x220>
 8007e56:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007e58:	f000 faa1 	bl	800839e <__retarget_lock_release_recursive>
 8007e5c:	89ab      	ldrh	r3, [r5, #12]
 8007e5e:	065b      	lsls	r3, r3, #25
 8007e60:	f53f af12 	bmi.w	8007c88 <_vfiprintf_r+0x4c>
 8007e64:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007e66:	e711      	b.n	8007c8c <_vfiprintf_r+0x50>
 8007e68:	ab03      	add	r3, sp, #12
 8007e6a:	9300      	str	r3, [sp, #0]
 8007e6c:	462a      	mov	r2, r5
 8007e6e:	4b09      	ldr	r3, [pc, #36]	; (8007e94 <_vfiprintf_r+0x258>)
 8007e70:	a904      	add	r1, sp, #16
 8007e72:	4630      	mov	r0, r6
 8007e74:	f7fc fb10 	bl	8004498 <_printf_i>
 8007e78:	e7e4      	b.n	8007e44 <_vfiprintf_r+0x208>
 8007e7a:	bf00      	nop
 8007e7c:	08008cf4 	.word	0x08008cf4
 8007e80:	08008d14 	.word	0x08008d14
 8007e84:	08008cd4 	.word	0x08008cd4
 8007e88:	08008c84 	.word	0x08008c84
 8007e8c:	08008c8e 	.word	0x08008c8e
 8007e90:	08003f51 	.word	0x08003f51
 8007e94:	08007c17 	.word	0x08007c17
 8007e98:	08008c8a 	.word	0x08008c8a

08007e9c <__swbuf_r>:
 8007e9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007e9e:	460e      	mov	r6, r1
 8007ea0:	4614      	mov	r4, r2
 8007ea2:	4605      	mov	r5, r0
 8007ea4:	b118      	cbz	r0, 8007eae <__swbuf_r+0x12>
 8007ea6:	6983      	ldr	r3, [r0, #24]
 8007ea8:	b90b      	cbnz	r3, 8007eae <__swbuf_r+0x12>
 8007eaa:	f000 f9d9 	bl	8008260 <__sinit>
 8007eae:	4b21      	ldr	r3, [pc, #132]	; (8007f34 <__swbuf_r+0x98>)
 8007eb0:	429c      	cmp	r4, r3
 8007eb2:	d12b      	bne.n	8007f0c <__swbuf_r+0x70>
 8007eb4:	686c      	ldr	r4, [r5, #4]
 8007eb6:	69a3      	ldr	r3, [r4, #24]
 8007eb8:	60a3      	str	r3, [r4, #8]
 8007eba:	89a3      	ldrh	r3, [r4, #12]
 8007ebc:	071a      	lsls	r2, r3, #28
 8007ebe:	d52f      	bpl.n	8007f20 <__swbuf_r+0x84>
 8007ec0:	6923      	ldr	r3, [r4, #16]
 8007ec2:	b36b      	cbz	r3, 8007f20 <__swbuf_r+0x84>
 8007ec4:	6923      	ldr	r3, [r4, #16]
 8007ec6:	6820      	ldr	r0, [r4, #0]
 8007ec8:	1ac0      	subs	r0, r0, r3
 8007eca:	6963      	ldr	r3, [r4, #20]
 8007ecc:	b2f6      	uxtb	r6, r6
 8007ece:	4283      	cmp	r3, r0
 8007ed0:	4637      	mov	r7, r6
 8007ed2:	dc04      	bgt.n	8007ede <__swbuf_r+0x42>
 8007ed4:	4621      	mov	r1, r4
 8007ed6:	4628      	mov	r0, r5
 8007ed8:	f000 f92e 	bl	8008138 <_fflush_r>
 8007edc:	bb30      	cbnz	r0, 8007f2c <__swbuf_r+0x90>
 8007ede:	68a3      	ldr	r3, [r4, #8]
 8007ee0:	3b01      	subs	r3, #1
 8007ee2:	60a3      	str	r3, [r4, #8]
 8007ee4:	6823      	ldr	r3, [r4, #0]
 8007ee6:	1c5a      	adds	r2, r3, #1
 8007ee8:	6022      	str	r2, [r4, #0]
 8007eea:	701e      	strb	r6, [r3, #0]
 8007eec:	6963      	ldr	r3, [r4, #20]
 8007eee:	3001      	adds	r0, #1
 8007ef0:	4283      	cmp	r3, r0
 8007ef2:	d004      	beq.n	8007efe <__swbuf_r+0x62>
 8007ef4:	89a3      	ldrh	r3, [r4, #12]
 8007ef6:	07db      	lsls	r3, r3, #31
 8007ef8:	d506      	bpl.n	8007f08 <__swbuf_r+0x6c>
 8007efa:	2e0a      	cmp	r6, #10
 8007efc:	d104      	bne.n	8007f08 <__swbuf_r+0x6c>
 8007efe:	4621      	mov	r1, r4
 8007f00:	4628      	mov	r0, r5
 8007f02:	f000 f919 	bl	8008138 <_fflush_r>
 8007f06:	b988      	cbnz	r0, 8007f2c <__swbuf_r+0x90>
 8007f08:	4638      	mov	r0, r7
 8007f0a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007f0c:	4b0a      	ldr	r3, [pc, #40]	; (8007f38 <__swbuf_r+0x9c>)
 8007f0e:	429c      	cmp	r4, r3
 8007f10:	d101      	bne.n	8007f16 <__swbuf_r+0x7a>
 8007f12:	68ac      	ldr	r4, [r5, #8]
 8007f14:	e7cf      	b.n	8007eb6 <__swbuf_r+0x1a>
 8007f16:	4b09      	ldr	r3, [pc, #36]	; (8007f3c <__swbuf_r+0xa0>)
 8007f18:	429c      	cmp	r4, r3
 8007f1a:	bf08      	it	eq
 8007f1c:	68ec      	ldreq	r4, [r5, #12]
 8007f1e:	e7ca      	b.n	8007eb6 <__swbuf_r+0x1a>
 8007f20:	4621      	mov	r1, r4
 8007f22:	4628      	mov	r0, r5
 8007f24:	f000 f80c 	bl	8007f40 <__swsetup_r>
 8007f28:	2800      	cmp	r0, #0
 8007f2a:	d0cb      	beq.n	8007ec4 <__swbuf_r+0x28>
 8007f2c:	f04f 37ff 	mov.w	r7, #4294967295
 8007f30:	e7ea      	b.n	8007f08 <__swbuf_r+0x6c>
 8007f32:	bf00      	nop
 8007f34:	08008cf4 	.word	0x08008cf4
 8007f38:	08008d14 	.word	0x08008d14
 8007f3c:	08008cd4 	.word	0x08008cd4

08007f40 <__swsetup_r>:
 8007f40:	4b32      	ldr	r3, [pc, #200]	; (800800c <__swsetup_r+0xcc>)
 8007f42:	b570      	push	{r4, r5, r6, lr}
 8007f44:	681d      	ldr	r5, [r3, #0]
 8007f46:	4606      	mov	r6, r0
 8007f48:	460c      	mov	r4, r1
 8007f4a:	b125      	cbz	r5, 8007f56 <__swsetup_r+0x16>
 8007f4c:	69ab      	ldr	r3, [r5, #24]
 8007f4e:	b913      	cbnz	r3, 8007f56 <__swsetup_r+0x16>
 8007f50:	4628      	mov	r0, r5
 8007f52:	f000 f985 	bl	8008260 <__sinit>
 8007f56:	4b2e      	ldr	r3, [pc, #184]	; (8008010 <__swsetup_r+0xd0>)
 8007f58:	429c      	cmp	r4, r3
 8007f5a:	d10f      	bne.n	8007f7c <__swsetup_r+0x3c>
 8007f5c:	686c      	ldr	r4, [r5, #4]
 8007f5e:	89a3      	ldrh	r3, [r4, #12]
 8007f60:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007f64:	0719      	lsls	r1, r3, #28
 8007f66:	d42c      	bmi.n	8007fc2 <__swsetup_r+0x82>
 8007f68:	06dd      	lsls	r5, r3, #27
 8007f6a:	d411      	bmi.n	8007f90 <__swsetup_r+0x50>
 8007f6c:	2309      	movs	r3, #9
 8007f6e:	6033      	str	r3, [r6, #0]
 8007f70:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8007f74:	81a3      	strh	r3, [r4, #12]
 8007f76:	f04f 30ff 	mov.w	r0, #4294967295
 8007f7a:	e03e      	b.n	8007ffa <__swsetup_r+0xba>
 8007f7c:	4b25      	ldr	r3, [pc, #148]	; (8008014 <__swsetup_r+0xd4>)
 8007f7e:	429c      	cmp	r4, r3
 8007f80:	d101      	bne.n	8007f86 <__swsetup_r+0x46>
 8007f82:	68ac      	ldr	r4, [r5, #8]
 8007f84:	e7eb      	b.n	8007f5e <__swsetup_r+0x1e>
 8007f86:	4b24      	ldr	r3, [pc, #144]	; (8008018 <__swsetup_r+0xd8>)
 8007f88:	429c      	cmp	r4, r3
 8007f8a:	bf08      	it	eq
 8007f8c:	68ec      	ldreq	r4, [r5, #12]
 8007f8e:	e7e6      	b.n	8007f5e <__swsetup_r+0x1e>
 8007f90:	0758      	lsls	r0, r3, #29
 8007f92:	d512      	bpl.n	8007fba <__swsetup_r+0x7a>
 8007f94:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007f96:	b141      	cbz	r1, 8007faa <__swsetup_r+0x6a>
 8007f98:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007f9c:	4299      	cmp	r1, r3
 8007f9e:	d002      	beq.n	8007fa6 <__swsetup_r+0x66>
 8007fa0:	4630      	mov	r0, r6
 8007fa2:	f7ff fb67 	bl	8007674 <_free_r>
 8007fa6:	2300      	movs	r3, #0
 8007fa8:	6363      	str	r3, [r4, #52]	; 0x34
 8007faa:	89a3      	ldrh	r3, [r4, #12]
 8007fac:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8007fb0:	81a3      	strh	r3, [r4, #12]
 8007fb2:	2300      	movs	r3, #0
 8007fb4:	6063      	str	r3, [r4, #4]
 8007fb6:	6923      	ldr	r3, [r4, #16]
 8007fb8:	6023      	str	r3, [r4, #0]
 8007fba:	89a3      	ldrh	r3, [r4, #12]
 8007fbc:	f043 0308 	orr.w	r3, r3, #8
 8007fc0:	81a3      	strh	r3, [r4, #12]
 8007fc2:	6923      	ldr	r3, [r4, #16]
 8007fc4:	b94b      	cbnz	r3, 8007fda <__swsetup_r+0x9a>
 8007fc6:	89a3      	ldrh	r3, [r4, #12]
 8007fc8:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8007fcc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007fd0:	d003      	beq.n	8007fda <__swsetup_r+0x9a>
 8007fd2:	4621      	mov	r1, r4
 8007fd4:	4630      	mov	r0, r6
 8007fd6:	f000 fa07 	bl	80083e8 <__smakebuf_r>
 8007fda:	89a0      	ldrh	r0, [r4, #12]
 8007fdc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007fe0:	f010 0301 	ands.w	r3, r0, #1
 8007fe4:	d00a      	beq.n	8007ffc <__swsetup_r+0xbc>
 8007fe6:	2300      	movs	r3, #0
 8007fe8:	60a3      	str	r3, [r4, #8]
 8007fea:	6963      	ldr	r3, [r4, #20]
 8007fec:	425b      	negs	r3, r3
 8007fee:	61a3      	str	r3, [r4, #24]
 8007ff0:	6923      	ldr	r3, [r4, #16]
 8007ff2:	b943      	cbnz	r3, 8008006 <__swsetup_r+0xc6>
 8007ff4:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8007ff8:	d1ba      	bne.n	8007f70 <__swsetup_r+0x30>
 8007ffa:	bd70      	pop	{r4, r5, r6, pc}
 8007ffc:	0781      	lsls	r1, r0, #30
 8007ffe:	bf58      	it	pl
 8008000:	6963      	ldrpl	r3, [r4, #20]
 8008002:	60a3      	str	r3, [r4, #8]
 8008004:	e7f4      	b.n	8007ff0 <__swsetup_r+0xb0>
 8008006:	2000      	movs	r0, #0
 8008008:	e7f7      	b.n	8007ffa <__swsetup_r+0xba>
 800800a:	bf00      	nop
 800800c:	2000000c 	.word	0x2000000c
 8008010:	08008cf4 	.word	0x08008cf4
 8008014:	08008d14 	.word	0x08008d14
 8008018:	08008cd4 	.word	0x08008cd4

0800801c <abort>:
 800801c:	b508      	push	{r3, lr}
 800801e:	2006      	movs	r0, #6
 8008020:	f000 fa52 	bl	80084c8 <raise>
 8008024:	2001      	movs	r0, #1
 8008026:	f7f9 fbef 	bl	8001808 <_exit>
	...

0800802c <__sflush_r>:
 800802c:	898a      	ldrh	r2, [r1, #12]
 800802e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008032:	4605      	mov	r5, r0
 8008034:	0710      	lsls	r0, r2, #28
 8008036:	460c      	mov	r4, r1
 8008038:	d458      	bmi.n	80080ec <__sflush_r+0xc0>
 800803a:	684b      	ldr	r3, [r1, #4]
 800803c:	2b00      	cmp	r3, #0
 800803e:	dc05      	bgt.n	800804c <__sflush_r+0x20>
 8008040:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8008042:	2b00      	cmp	r3, #0
 8008044:	dc02      	bgt.n	800804c <__sflush_r+0x20>
 8008046:	2000      	movs	r0, #0
 8008048:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800804c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800804e:	2e00      	cmp	r6, #0
 8008050:	d0f9      	beq.n	8008046 <__sflush_r+0x1a>
 8008052:	2300      	movs	r3, #0
 8008054:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8008058:	682f      	ldr	r7, [r5, #0]
 800805a:	602b      	str	r3, [r5, #0]
 800805c:	d032      	beq.n	80080c4 <__sflush_r+0x98>
 800805e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8008060:	89a3      	ldrh	r3, [r4, #12]
 8008062:	075a      	lsls	r2, r3, #29
 8008064:	d505      	bpl.n	8008072 <__sflush_r+0x46>
 8008066:	6863      	ldr	r3, [r4, #4]
 8008068:	1ac0      	subs	r0, r0, r3
 800806a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800806c:	b10b      	cbz	r3, 8008072 <__sflush_r+0x46>
 800806e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8008070:	1ac0      	subs	r0, r0, r3
 8008072:	2300      	movs	r3, #0
 8008074:	4602      	mov	r2, r0
 8008076:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008078:	6a21      	ldr	r1, [r4, #32]
 800807a:	4628      	mov	r0, r5
 800807c:	47b0      	blx	r6
 800807e:	1c43      	adds	r3, r0, #1
 8008080:	89a3      	ldrh	r3, [r4, #12]
 8008082:	d106      	bne.n	8008092 <__sflush_r+0x66>
 8008084:	6829      	ldr	r1, [r5, #0]
 8008086:	291d      	cmp	r1, #29
 8008088:	d82c      	bhi.n	80080e4 <__sflush_r+0xb8>
 800808a:	4a2a      	ldr	r2, [pc, #168]	; (8008134 <__sflush_r+0x108>)
 800808c:	40ca      	lsrs	r2, r1
 800808e:	07d6      	lsls	r6, r2, #31
 8008090:	d528      	bpl.n	80080e4 <__sflush_r+0xb8>
 8008092:	2200      	movs	r2, #0
 8008094:	6062      	str	r2, [r4, #4]
 8008096:	04d9      	lsls	r1, r3, #19
 8008098:	6922      	ldr	r2, [r4, #16]
 800809a:	6022      	str	r2, [r4, #0]
 800809c:	d504      	bpl.n	80080a8 <__sflush_r+0x7c>
 800809e:	1c42      	adds	r2, r0, #1
 80080a0:	d101      	bne.n	80080a6 <__sflush_r+0x7a>
 80080a2:	682b      	ldr	r3, [r5, #0]
 80080a4:	b903      	cbnz	r3, 80080a8 <__sflush_r+0x7c>
 80080a6:	6560      	str	r0, [r4, #84]	; 0x54
 80080a8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80080aa:	602f      	str	r7, [r5, #0]
 80080ac:	2900      	cmp	r1, #0
 80080ae:	d0ca      	beq.n	8008046 <__sflush_r+0x1a>
 80080b0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80080b4:	4299      	cmp	r1, r3
 80080b6:	d002      	beq.n	80080be <__sflush_r+0x92>
 80080b8:	4628      	mov	r0, r5
 80080ba:	f7ff fadb 	bl	8007674 <_free_r>
 80080be:	2000      	movs	r0, #0
 80080c0:	6360      	str	r0, [r4, #52]	; 0x34
 80080c2:	e7c1      	b.n	8008048 <__sflush_r+0x1c>
 80080c4:	6a21      	ldr	r1, [r4, #32]
 80080c6:	2301      	movs	r3, #1
 80080c8:	4628      	mov	r0, r5
 80080ca:	47b0      	blx	r6
 80080cc:	1c41      	adds	r1, r0, #1
 80080ce:	d1c7      	bne.n	8008060 <__sflush_r+0x34>
 80080d0:	682b      	ldr	r3, [r5, #0]
 80080d2:	2b00      	cmp	r3, #0
 80080d4:	d0c4      	beq.n	8008060 <__sflush_r+0x34>
 80080d6:	2b1d      	cmp	r3, #29
 80080d8:	d001      	beq.n	80080de <__sflush_r+0xb2>
 80080da:	2b16      	cmp	r3, #22
 80080dc:	d101      	bne.n	80080e2 <__sflush_r+0xb6>
 80080de:	602f      	str	r7, [r5, #0]
 80080e0:	e7b1      	b.n	8008046 <__sflush_r+0x1a>
 80080e2:	89a3      	ldrh	r3, [r4, #12]
 80080e4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80080e8:	81a3      	strh	r3, [r4, #12]
 80080ea:	e7ad      	b.n	8008048 <__sflush_r+0x1c>
 80080ec:	690f      	ldr	r7, [r1, #16]
 80080ee:	2f00      	cmp	r7, #0
 80080f0:	d0a9      	beq.n	8008046 <__sflush_r+0x1a>
 80080f2:	0793      	lsls	r3, r2, #30
 80080f4:	680e      	ldr	r6, [r1, #0]
 80080f6:	bf08      	it	eq
 80080f8:	694b      	ldreq	r3, [r1, #20]
 80080fa:	600f      	str	r7, [r1, #0]
 80080fc:	bf18      	it	ne
 80080fe:	2300      	movne	r3, #0
 8008100:	eba6 0807 	sub.w	r8, r6, r7
 8008104:	608b      	str	r3, [r1, #8]
 8008106:	f1b8 0f00 	cmp.w	r8, #0
 800810a:	dd9c      	ble.n	8008046 <__sflush_r+0x1a>
 800810c:	6a21      	ldr	r1, [r4, #32]
 800810e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8008110:	4643      	mov	r3, r8
 8008112:	463a      	mov	r2, r7
 8008114:	4628      	mov	r0, r5
 8008116:	47b0      	blx	r6
 8008118:	2800      	cmp	r0, #0
 800811a:	dc06      	bgt.n	800812a <__sflush_r+0xfe>
 800811c:	89a3      	ldrh	r3, [r4, #12]
 800811e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008122:	81a3      	strh	r3, [r4, #12]
 8008124:	f04f 30ff 	mov.w	r0, #4294967295
 8008128:	e78e      	b.n	8008048 <__sflush_r+0x1c>
 800812a:	4407      	add	r7, r0
 800812c:	eba8 0800 	sub.w	r8, r8, r0
 8008130:	e7e9      	b.n	8008106 <__sflush_r+0xda>
 8008132:	bf00      	nop
 8008134:	20400001 	.word	0x20400001

08008138 <_fflush_r>:
 8008138:	b538      	push	{r3, r4, r5, lr}
 800813a:	690b      	ldr	r3, [r1, #16]
 800813c:	4605      	mov	r5, r0
 800813e:	460c      	mov	r4, r1
 8008140:	b913      	cbnz	r3, 8008148 <_fflush_r+0x10>
 8008142:	2500      	movs	r5, #0
 8008144:	4628      	mov	r0, r5
 8008146:	bd38      	pop	{r3, r4, r5, pc}
 8008148:	b118      	cbz	r0, 8008152 <_fflush_r+0x1a>
 800814a:	6983      	ldr	r3, [r0, #24]
 800814c:	b90b      	cbnz	r3, 8008152 <_fflush_r+0x1a>
 800814e:	f000 f887 	bl	8008260 <__sinit>
 8008152:	4b14      	ldr	r3, [pc, #80]	; (80081a4 <_fflush_r+0x6c>)
 8008154:	429c      	cmp	r4, r3
 8008156:	d11b      	bne.n	8008190 <_fflush_r+0x58>
 8008158:	686c      	ldr	r4, [r5, #4]
 800815a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800815e:	2b00      	cmp	r3, #0
 8008160:	d0ef      	beq.n	8008142 <_fflush_r+0xa>
 8008162:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8008164:	07d0      	lsls	r0, r2, #31
 8008166:	d404      	bmi.n	8008172 <_fflush_r+0x3a>
 8008168:	0599      	lsls	r1, r3, #22
 800816a:	d402      	bmi.n	8008172 <_fflush_r+0x3a>
 800816c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800816e:	f000 f915 	bl	800839c <__retarget_lock_acquire_recursive>
 8008172:	4628      	mov	r0, r5
 8008174:	4621      	mov	r1, r4
 8008176:	f7ff ff59 	bl	800802c <__sflush_r>
 800817a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800817c:	07da      	lsls	r2, r3, #31
 800817e:	4605      	mov	r5, r0
 8008180:	d4e0      	bmi.n	8008144 <_fflush_r+0xc>
 8008182:	89a3      	ldrh	r3, [r4, #12]
 8008184:	059b      	lsls	r3, r3, #22
 8008186:	d4dd      	bmi.n	8008144 <_fflush_r+0xc>
 8008188:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800818a:	f000 f908 	bl	800839e <__retarget_lock_release_recursive>
 800818e:	e7d9      	b.n	8008144 <_fflush_r+0xc>
 8008190:	4b05      	ldr	r3, [pc, #20]	; (80081a8 <_fflush_r+0x70>)
 8008192:	429c      	cmp	r4, r3
 8008194:	d101      	bne.n	800819a <_fflush_r+0x62>
 8008196:	68ac      	ldr	r4, [r5, #8]
 8008198:	e7df      	b.n	800815a <_fflush_r+0x22>
 800819a:	4b04      	ldr	r3, [pc, #16]	; (80081ac <_fflush_r+0x74>)
 800819c:	429c      	cmp	r4, r3
 800819e:	bf08      	it	eq
 80081a0:	68ec      	ldreq	r4, [r5, #12]
 80081a2:	e7da      	b.n	800815a <_fflush_r+0x22>
 80081a4:	08008cf4 	.word	0x08008cf4
 80081a8:	08008d14 	.word	0x08008d14
 80081ac:	08008cd4 	.word	0x08008cd4

080081b0 <std>:
 80081b0:	2300      	movs	r3, #0
 80081b2:	b510      	push	{r4, lr}
 80081b4:	4604      	mov	r4, r0
 80081b6:	e9c0 3300 	strd	r3, r3, [r0]
 80081ba:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80081be:	6083      	str	r3, [r0, #8]
 80081c0:	8181      	strh	r1, [r0, #12]
 80081c2:	6643      	str	r3, [r0, #100]	; 0x64
 80081c4:	81c2      	strh	r2, [r0, #14]
 80081c6:	6183      	str	r3, [r0, #24]
 80081c8:	4619      	mov	r1, r3
 80081ca:	2208      	movs	r2, #8
 80081cc:	305c      	adds	r0, #92	; 0x5c
 80081ce:	f7fb fe17 	bl	8003e00 <memset>
 80081d2:	4b05      	ldr	r3, [pc, #20]	; (80081e8 <std+0x38>)
 80081d4:	6263      	str	r3, [r4, #36]	; 0x24
 80081d6:	4b05      	ldr	r3, [pc, #20]	; (80081ec <std+0x3c>)
 80081d8:	62a3      	str	r3, [r4, #40]	; 0x28
 80081da:	4b05      	ldr	r3, [pc, #20]	; (80081f0 <std+0x40>)
 80081dc:	62e3      	str	r3, [r4, #44]	; 0x2c
 80081de:	4b05      	ldr	r3, [pc, #20]	; (80081f4 <std+0x44>)
 80081e0:	6224      	str	r4, [r4, #32]
 80081e2:	6323      	str	r3, [r4, #48]	; 0x30
 80081e4:	bd10      	pop	{r4, pc}
 80081e6:	bf00      	nop
 80081e8:	08008501 	.word	0x08008501
 80081ec:	08008523 	.word	0x08008523
 80081f0:	0800855b 	.word	0x0800855b
 80081f4:	0800857f 	.word	0x0800857f

080081f8 <_cleanup_r>:
 80081f8:	4901      	ldr	r1, [pc, #4]	; (8008200 <_cleanup_r+0x8>)
 80081fa:	f000 b8af 	b.w	800835c <_fwalk_reent>
 80081fe:	bf00      	nop
 8008200:	08008139 	.word	0x08008139

08008204 <__sfmoreglue>:
 8008204:	b570      	push	{r4, r5, r6, lr}
 8008206:	1e4a      	subs	r2, r1, #1
 8008208:	2568      	movs	r5, #104	; 0x68
 800820a:	4355      	muls	r5, r2
 800820c:	460e      	mov	r6, r1
 800820e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8008212:	f7ff fa7f 	bl	8007714 <_malloc_r>
 8008216:	4604      	mov	r4, r0
 8008218:	b140      	cbz	r0, 800822c <__sfmoreglue+0x28>
 800821a:	2100      	movs	r1, #0
 800821c:	e9c0 1600 	strd	r1, r6, [r0]
 8008220:	300c      	adds	r0, #12
 8008222:	60a0      	str	r0, [r4, #8]
 8008224:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8008228:	f7fb fdea 	bl	8003e00 <memset>
 800822c:	4620      	mov	r0, r4
 800822e:	bd70      	pop	{r4, r5, r6, pc}

08008230 <__sfp_lock_acquire>:
 8008230:	4801      	ldr	r0, [pc, #4]	; (8008238 <__sfp_lock_acquire+0x8>)
 8008232:	f000 b8b3 	b.w	800839c <__retarget_lock_acquire_recursive>
 8008236:	bf00      	nop
 8008238:	2000fd04 	.word	0x2000fd04

0800823c <__sfp_lock_release>:
 800823c:	4801      	ldr	r0, [pc, #4]	; (8008244 <__sfp_lock_release+0x8>)
 800823e:	f000 b8ae 	b.w	800839e <__retarget_lock_release_recursive>
 8008242:	bf00      	nop
 8008244:	2000fd04 	.word	0x2000fd04

08008248 <__sinit_lock_acquire>:
 8008248:	4801      	ldr	r0, [pc, #4]	; (8008250 <__sinit_lock_acquire+0x8>)
 800824a:	f000 b8a7 	b.w	800839c <__retarget_lock_acquire_recursive>
 800824e:	bf00      	nop
 8008250:	2000fcff 	.word	0x2000fcff

08008254 <__sinit_lock_release>:
 8008254:	4801      	ldr	r0, [pc, #4]	; (800825c <__sinit_lock_release+0x8>)
 8008256:	f000 b8a2 	b.w	800839e <__retarget_lock_release_recursive>
 800825a:	bf00      	nop
 800825c:	2000fcff 	.word	0x2000fcff

08008260 <__sinit>:
 8008260:	b510      	push	{r4, lr}
 8008262:	4604      	mov	r4, r0
 8008264:	f7ff fff0 	bl	8008248 <__sinit_lock_acquire>
 8008268:	69a3      	ldr	r3, [r4, #24]
 800826a:	b11b      	cbz	r3, 8008274 <__sinit+0x14>
 800826c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008270:	f7ff bff0 	b.w	8008254 <__sinit_lock_release>
 8008274:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8008278:	6523      	str	r3, [r4, #80]	; 0x50
 800827a:	4b13      	ldr	r3, [pc, #76]	; (80082c8 <__sinit+0x68>)
 800827c:	4a13      	ldr	r2, [pc, #76]	; (80082cc <__sinit+0x6c>)
 800827e:	681b      	ldr	r3, [r3, #0]
 8008280:	62a2      	str	r2, [r4, #40]	; 0x28
 8008282:	42a3      	cmp	r3, r4
 8008284:	bf04      	itt	eq
 8008286:	2301      	moveq	r3, #1
 8008288:	61a3      	streq	r3, [r4, #24]
 800828a:	4620      	mov	r0, r4
 800828c:	f000 f820 	bl	80082d0 <__sfp>
 8008290:	6060      	str	r0, [r4, #4]
 8008292:	4620      	mov	r0, r4
 8008294:	f000 f81c 	bl	80082d0 <__sfp>
 8008298:	60a0      	str	r0, [r4, #8]
 800829a:	4620      	mov	r0, r4
 800829c:	f000 f818 	bl	80082d0 <__sfp>
 80082a0:	2200      	movs	r2, #0
 80082a2:	60e0      	str	r0, [r4, #12]
 80082a4:	2104      	movs	r1, #4
 80082a6:	6860      	ldr	r0, [r4, #4]
 80082a8:	f7ff ff82 	bl	80081b0 <std>
 80082ac:	68a0      	ldr	r0, [r4, #8]
 80082ae:	2201      	movs	r2, #1
 80082b0:	2109      	movs	r1, #9
 80082b2:	f7ff ff7d 	bl	80081b0 <std>
 80082b6:	68e0      	ldr	r0, [r4, #12]
 80082b8:	2202      	movs	r2, #2
 80082ba:	2112      	movs	r1, #18
 80082bc:	f7ff ff78 	bl	80081b0 <std>
 80082c0:	2301      	movs	r3, #1
 80082c2:	61a3      	str	r3, [r4, #24]
 80082c4:	e7d2      	b.n	800826c <__sinit+0xc>
 80082c6:	bf00      	nop
 80082c8:	08008880 	.word	0x08008880
 80082cc:	080081f9 	.word	0x080081f9

080082d0 <__sfp>:
 80082d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80082d2:	4607      	mov	r7, r0
 80082d4:	f7ff ffac 	bl	8008230 <__sfp_lock_acquire>
 80082d8:	4b1e      	ldr	r3, [pc, #120]	; (8008354 <__sfp+0x84>)
 80082da:	681e      	ldr	r6, [r3, #0]
 80082dc:	69b3      	ldr	r3, [r6, #24]
 80082de:	b913      	cbnz	r3, 80082e6 <__sfp+0x16>
 80082e0:	4630      	mov	r0, r6
 80082e2:	f7ff ffbd 	bl	8008260 <__sinit>
 80082e6:	3648      	adds	r6, #72	; 0x48
 80082e8:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80082ec:	3b01      	subs	r3, #1
 80082ee:	d503      	bpl.n	80082f8 <__sfp+0x28>
 80082f0:	6833      	ldr	r3, [r6, #0]
 80082f2:	b30b      	cbz	r3, 8008338 <__sfp+0x68>
 80082f4:	6836      	ldr	r6, [r6, #0]
 80082f6:	e7f7      	b.n	80082e8 <__sfp+0x18>
 80082f8:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80082fc:	b9d5      	cbnz	r5, 8008334 <__sfp+0x64>
 80082fe:	4b16      	ldr	r3, [pc, #88]	; (8008358 <__sfp+0x88>)
 8008300:	60e3      	str	r3, [r4, #12]
 8008302:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8008306:	6665      	str	r5, [r4, #100]	; 0x64
 8008308:	f000 f847 	bl	800839a <__retarget_lock_init_recursive>
 800830c:	f7ff ff96 	bl	800823c <__sfp_lock_release>
 8008310:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8008314:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8008318:	6025      	str	r5, [r4, #0]
 800831a:	61a5      	str	r5, [r4, #24]
 800831c:	2208      	movs	r2, #8
 800831e:	4629      	mov	r1, r5
 8008320:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8008324:	f7fb fd6c 	bl	8003e00 <memset>
 8008328:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800832c:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8008330:	4620      	mov	r0, r4
 8008332:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008334:	3468      	adds	r4, #104	; 0x68
 8008336:	e7d9      	b.n	80082ec <__sfp+0x1c>
 8008338:	2104      	movs	r1, #4
 800833a:	4638      	mov	r0, r7
 800833c:	f7ff ff62 	bl	8008204 <__sfmoreglue>
 8008340:	4604      	mov	r4, r0
 8008342:	6030      	str	r0, [r6, #0]
 8008344:	2800      	cmp	r0, #0
 8008346:	d1d5      	bne.n	80082f4 <__sfp+0x24>
 8008348:	f7ff ff78 	bl	800823c <__sfp_lock_release>
 800834c:	230c      	movs	r3, #12
 800834e:	603b      	str	r3, [r7, #0]
 8008350:	e7ee      	b.n	8008330 <__sfp+0x60>
 8008352:	bf00      	nop
 8008354:	08008880 	.word	0x08008880
 8008358:	ffff0001 	.word	0xffff0001

0800835c <_fwalk_reent>:
 800835c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008360:	4606      	mov	r6, r0
 8008362:	4688      	mov	r8, r1
 8008364:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8008368:	2700      	movs	r7, #0
 800836a:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800836e:	f1b9 0901 	subs.w	r9, r9, #1
 8008372:	d505      	bpl.n	8008380 <_fwalk_reent+0x24>
 8008374:	6824      	ldr	r4, [r4, #0]
 8008376:	2c00      	cmp	r4, #0
 8008378:	d1f7      	bne.n	800836a <_fwalk_reent+0xe>
 800837a:	4638      	mov	r0, r7
 800837c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008380:	89ab      	ldrh	r3, [r5, #12]
 8008382:	2b01      	cmp	r3, #1
 8008384:	d907      	bls.n	8008396 <_fwalk_reent+0x3a>
 8008386:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800838a:	3301      	adds	r3, #1
 800838c:	d003      	beq.n	8008396 <_fwalk_reent+0x3a>
 800838e:	4629      	mov	r1, r5
 8008390:	4630      	mov	r0, r6
 8008392:	47c0      	blx	r8
 8008394:	4307      	orrs	r7, r0
 8008396:	3568      	adds	r5, #104	; 0x68
 8008398:	e7e9      	b.n	800836e <_fwalk_reent+0x12>

0800839a <__retarget_lock_init_recursive>:
 800839a:	4770      	bx	lr

0800839c <__retarget_lock_acquire_recursive>:
 800839c:	4770      	bx	lr

0800839e <__retarget_lock_release_recursive>:
 800839e:	4770      	bx	lr

080083a0 <__swhatbuf_r>:
 80083a0:	b570      	push	{r4, r5, r6, lr}
 80083a2:	460e      	mov	r6, r1
 80083a4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80083a8:	2900      	cmp	r1, #0
 80083aa:	b096      	sub	sp, #88	; 0x58
 80083ac:	4614      	mov	r4, r2
 80083ae:	461d      	mov	r5, r3
 80083b0:	da07      	bge.n	80083c2 <__swhatbuf_r+0x22>
 80083b2:	2300      	movs	r3, #0
 80083b4:	602b      	str	r3, [r5, #0]
 80083b6:	89b3      	ldrh	r3, [r6, #12]
 80083b8:	061a      	lsls	r2, r3, #24
 80083ba:	d410      	bmi.n	80083de <__swhatbuf_r+0x3e>
 80083bc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80083c0:	e00e      	b.n	80083e0 <__swhatbuf_r+0x40>
 80083c2:	466a      	mov	r2, sp
 80083c4:	f000 f902 	bl	80085cc <_fstat_r>
 80083c8:	2800      	cmp	r0, #0
 80083ca:	dbf2      	blt.n	80083b2 <__swhatbuf_r+0x12>
 80083cc:	9a01      	ldr	r2, [sp, #4]
 80083ce:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80083d2:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80083d6:	425a      	negs	r2, r3
 80083d8:	415a      	adcs	r2, r3
 80083da:	602a      	str	r2, [r5, #0]
 80083dc:	e7ee      	b.n	80083bc <__swhatbuf_r+0x1c>
 80083de:	2340      	movs	r3, #64	; 0x40
 80083e0:	2000      	movs	r0, #0
 80083e2:	6023      	str	r3, [r4, #0]
 80083e4:	b016      	add	sp, #88	; 0x58
 80083e6:	bd70      	pop	{r4, r5, r6, pc}

080083e8 <__smakebuf_r>:
 80083e8:	898b      	ldrh	r3, [r1, #12]
 80083ea:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80083ec:	079d      	lsls	r5, r3, #30
 80083ee:	4606      	mov	r6, r0
 80083f0:	460c      	mov	r4, r1
 80083f2:	d507      	bpl.n	8008404 <__smakebuf_r+0x1c>
 80083f4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80083f8:	6023      	str	r3, [r4, #0]
 80083fa:	6123      	str	r3, [r4, #16]
 80083fc:	2301      	movs	r3, #1
 80083fe:	6163      	str	r3, [r4, #20]
 8008400:	b002      	add	sp, #8
 8008402:	bd70      	pop	{r4, r5, r6, pc}
 8008404:	ab01      	add	r3, sp, #4
 8008406:	466a      	mov	r2, sp
 8008408:	f7ff ffca 	bl	80083a0 <__swhatbuf_r>
 800840c:	9900      	ldr	r1, [sp, #0]
 800840e:	4605      	mov	r5, r0
 8008410:	4630      	mov	r0, r6
 8008412:	f7ff f97f 	bl	8007714 <_malloc_r>
 8008416:	b948      	cbnz	r0, 800842c <__smakebuf_r+0x44>
 8008418:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800841c:	059a      	lsls	r2, r3, #22
 800841e:	d4ef      	bmi.n	8008400 <__smakebuf_r+0x18>
 8008420:	f023 0303 	bic.w	r3, r3, #3
 8008424:	f043 0302 	orr.w	r3, r3, #2
 8008428:	81a3      	strh	r3, [r4, #12]
 800842a:	e7e3      	b.n	80083f4 <__smakebuf_r+0xc>
 800842c:	4b0d      	ldr	r3, [pc, #52]	; (8008464 <__smakebuf_r+0x7c>)
 800842e:	62b3      	str	r3, [r6, #40]	; 0x28
 8008430:	89a3      	ldrh	r3, [r4, #12]
 8008432:	6020      	str	r0, [r4, #0]
 8008434:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008438:	81a3      	strh	r3, [r4, #12]
 800843a:	9b00      	ldr	r3, [sp, #0]
 800843c:	6163      	str	r3, [r4, #20]
 800843e:	9b01      	ldr	r3, [sp, #4]
 8008440:	6120      	str	r0, [r4, #16]
 8008442:	b15b      	cbz	r3, 800845c <__smakebuf_r+0x74>
 8008444:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008448:	4630      	mov	r0, r6
 800844a:	f000 f8d1 	bl	80085f0 <_isatty_r>
 800844e:	b128      	cbz	r0, 800845c <__smakebuf_r+0x74>
 8008450:	89a3      	ldrh	r3, [r4, #12]
 8008452:	f023 0303 	bic.w	r3, r3, #3
 8008456:	f043 0301 	orr.w	r3, r3, #1
 800845a:	81a3      	strh	r3, [r4, #12]
 800845c:	89a0      	ldrh	r0, [r4, #12]
 800845e:	4305      	orrs	r5, r0
 8008460:	81a5      	strh	r5, [r4, #12]
 8008462:	e7cd      	b.n	8008400 <__smakebuf_r+0x18>
 8008464:	080081f9 	.word	0x080081f9

08008468 <_malloc_usable_size_r>:
 8008468:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800846c:	1f18      	subs	r0, r3, #4
 800846e:	2b00      	cmp	r3, #0
 8008470:	bfbc      	itt	lt
 8008472:	580b      	ldrlt	r3, [r1, r0]
 8008474:	18c0      	addlt	r0, r0, r3
 8008476:	4770      	bx	lr

08008478 <_raise_r>:
 8008478:	291f      	cmp	r1, #31
 800847a:	b538      	push	{r3, r4, r5, lr}
 800847c:	4604      	mov	r4, r0
 800847e:	460d      	mov	r5, r1
 8008480:	d904      	bls.n	800848c <_raise_r+0x14>
 8008482:	2316      	movs	r3, #22
 8008484:	6003      	str	r3, [r0, #0]
 8008486:	f04f 30ff 	mov.w	r0, #4294967295
 800848a:	bd38      	pop	{r3, r4, r5, pc}
 800848c:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800848e:	b112      	cbz	r2, 8008496 <_raise_r+0x1e>
 8008490:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008494:	b94b      	cbnz	r3, 80084aa <_raise_r+0x32>
 8008496:	4620      	mov	r0, r4
 8008498:	f000 f830 	bl	80084fc <_getpid_r>
 800849c:	462a      	mov	r2, r5
 800849e:	4601      	mov	r1, r0
 80084a0:	4620      	mov	r0, r4
 80084a2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80084a6:	f000 b817 	b.w	80084d8 <_kill_r>
 80084aa:	2b01      	cmp	r3, #1
 80084ac:	d00a      	beq.n	80084c4 <_raise_r+0x4c>
 80084ae:	1c59      	adds	r1, r3, #1
 80084b0:	d103      	bne.n	80084ba <_raise_r+0x42>
 80084b2:	2316      	movs	r3, #22
 80084b4:	6003      	str	r3, [r0, #0]
 80084b6:	2001      	movs	r0, #1
 80084b8:	e7e7      	b.n	800848a <_raise_r+0x12>
 80084ba:	2400      	movs	r4, #0
 80084bc:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80084c0:	4628      	mov	r0, r5
 80084c2:	4798      	blx	r3
 80084c4:	2000      	movs	r0, #0
 80084c6:	e7e0      	b.n	800848a <_raise_r+0x12>

080084c8 <raise>:
 80084c8:	4b02      	ldr	r3, [pc, #8]	; (80084d4 <raise+0xc>)
 80084ca:	4601      	mov	r1, r0
 80084cc:	6818      	ldr	r0, [r3, #0]
 80084ce:	f7ff bfd3 	b.w	8008478 <_raise_r>
 80084d2:	bf00      	nop
 80084d4:	2000000c 	.word	0x2000000c

080084d8 <_kill_r>:
 80084d8:	b538      	push	{r3, r4, r5, lr}
 80084da:	4d07      	ldr	r5, [pc, #28]	; (80084f8 <_kill_r+0x20>)
 80084dc:	2300      	movs	r3, #0
 80084de:	4604      	mov	r4, r0
 80084e0:	4608      	mov	r0, r1
 80084e2:	4611      	mov	r1, r2
 80084e4:	602b      	str	r3, [r5, #0]
 80084e6:	f7f9 f97f 	bl	80017e8 <_kill>
 80084ea:	1c43      	adds	r3, r0, #1
 80084ec:	d102      	bne.n	80084f4 <_kill_r+0x1c>
 80084ee:	682b      	ldr	r3, [r5, #0]
 80084f0:	b103      	cbz	r3, 80084f4 <_kill_r+0x1c>
 80084f2:	6023      	str	r3, [r4, #0]
 80084f4:	bd38      	pop	{r3, r4, r5, pc}
 80084f6:	bf00      	nop
 80084f8:	2000fcf8 	.word	0x2000fcf8

080084fc <_getpid_r>:
 80084fc:	f7f9 b96c 	b.w	80017d8 <_getpid>

08008500 <__sread>:
 8008500:	b510      	push	{r4, lr}
 8008502:	460c      	mov	r4, r1
 8008504:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008508:	f000 f894 	bl	8008634 <_read_r>
 800850c:	2800      	cmp	r0, #0
 800850e:	bfab      	itete	ge
 8008510:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8008512:	89a3      	ldrhlt	r3, [r4, #12]
 8008514:	181b      	addge	r3, r3, r0
 8008516:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800851a:	bfac      	ite	ge
 800851c:	6563      	strge	r3, [r4, #84]	; 0x54
 800851e:	81a3      	strhlt	r3, [r4, #12]
 8008520:	bd10      	pop	{r4, pc}

08008522 <__swrite>:
 8008522:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008526:	461f      	mov	r7, r3
 8008528:	898b      	ldrh	r3, [r1, #12]
 800852a:	05db      	lsls	r3, r3, #23
 800852c:	4605      	mov	r5, r0
 800852e:	460c      	mov	r4, r1
 8008530:	4616      	mov	r6, r2
 8008532:	d505      	bpl.n	8008540 <__swrite+0x1e>
 8008534:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008538:	2302      	movs	r3, #2
 800853a:	2200      	movs	r2, #0
 800853c:	f000 f868 	bl	8008610 <_lseek_r>
 8008540:	89a3      	ldrh	r3, [r4, #12]
 8008542:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008546:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800854a:	81a3      	strh	r3, [r4, #12]
 800854c:	4632      	mov	r2, r6
 800854e:	463b      	mov	r3, r7
 8008550:	4628      	mov	r0, r5
 8008552:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008556:	f000 b817 	b.w	8008588 <_write_r>

0800855a <__sseek>:
 800855a:	b510      	push	{r4, lr}
 800855c:	460c      	mov	r4, r1
 800855e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008562:	f000 f855 	bl	8008610 <_lseek_r>
 8008566:	1c43      	adds	r3, r0, #1
 8008568:	89a3      	ldrh	r3, [r4, #12]
 800856a:	bf15      	itete	ne
 800856c:	6560      	strne	r0, [r4, #84]	; 0x54
 800856e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8008572:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8008576:	81a3      	strheq	r3, [r4, #12]
 8008578:	bf18      	it	ne
 800857a:	81a3      	strhne	r3, [r4, #12]
 800857c:	bd10      	pop	{r4, pc}

0800857e <__sclose>:
 800857e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008582:	f000 b813 	b.w	80085ac <_close_r>
	...

08008588 <_write_r>:
 8008588:	b538      	push	{r3, r4, r5, lr}
 800858a:	4d07      	ldr	r5, [pc, #28]	; (80085a8 <_write_r+0x20>)
 800858c:	4604      	mov	r4, r0
 800858e:	4608      	mov	r0, r1
 8008590:	4611      	mov	r1, r2
 8008592:	2200      	movs	r2, #0
 8008594:	602a      	str	r2, [r5, #0]
 8008596:	461a      	mov	r2, r3
 8008598:	f7f9 f95d 	bl	8001856 <_write>
 800859c:	1c43      	adds	r3, r0, #1
 800859e:	d102      	bne.n	80085a6 <_write_r+0x1e>
 80085a0:	682b      	ldr	r3, [r5, #0]
 80085a2:	b103      	cbz	r3, 80085a6 <_write_r+0x1e>
 80085a4:	6023      	str	r3, [r4, #0]
 80085a6:	bd38      	pop	{r3, r4, r5, pc}
 80085a8:	2000fcf8 	.word	0x2000fcf8

080085ac <_close_r>:
 80085ac:	b538      	push	{r3, r4, r5, lr}
 80085ae:	4d06      	ldr	r5, [pc, #24]	; (80085c8 <_close_r+0x1c>)
 80085b0:	2300      	movs	r3, #0
 80085b2:	4604      	mov	r4, r0
 80085b4:	4608      	mov	r0, r1
 80085b6:	602b      	str	r3, [r5, #0]
 80085b8:	f7f9 f969 	bl	800188e <_close>
 80085bc:	1c43      	adds	r3, r0, #1
 80085be:	d102      	bne.n	80085c6 <_close_r+0x1a>
 80085c0:	682b      	ldr	r3, [r5, #0]
 80085c2:	b103      	cbz	r3, 80085c6 <_close_r+0x1a>
 80085c4:	6023      	str	r3, [r4, #0]
 80085c6:	bd38      	pop	{r3, r4, r5, pc}
 80085c8:	2000fcf8 	.word	0x2000fcf8

080085cc <_fstat_r>:
 80085cc:	b538      	push	{r3, r4, r5, lr}
 80085ce:	4d07      	ldr	r5, [pc, #28]	; (80085ec <_fstat_r+0x20>)
 80085d0:	2300      	movs	r3, #0
 80085d2:	4604      	mov	r4, r0
 80085d4:	4608      	mov	r0, r1
 80085d6:	4611      	mov	r1, r2
 80085d8:	602b      	str	r3, [r5, #0]
 80085da:	f7f9 f964 	bl	80018a6 <_fstat>
 80085de:	1c43      	adds	r3, r0, #1
 80085e0:	d102      	bne.n	80085e8 <_fstat_r+0x1c>
 80085e2:	682b      	ldr	r3, [r5, #0]
 80085e4:	b103      	cbz	r3, 80085e8 <_fstat_r+0x1c>
 80085e6:	6023      	str	r3, [r4, #0]
 80085e8:	bd38      	pop	{r3, r4, r5, pc}
 80085ea:	bf00      	nop
 80085ec:	2000fcf8 	.word	0x2000fcf8

080085f0 <_isatty_r>:
 80085f0:	b538      	push	{r3, r4, r5, lr}
 80085f2:	4d06      	ldr	r5, [pc, #24]	; (800860c <_isatty_r+0x1c>)
 80085f4:	2300      	movs	r3, #0
 80085f6:	4604      	mov	r4, r0
 80085f8:	4608      	mov	r0, r1
 80085fa:	602b      	str	r3, [r5, #0]
 80085fc:	f7f9 f963 	bl	80018c6 <_isatty>
 8008600:	1c43      	adds	r3, r0, #1
 8008602:	d102      	bne.n	800860a <_isatty_r+0x1a>
 8008604:	682b      	ldr	r3, [r5, #0]
 8008606:	b103      	cbz	r3, 800860a <_isatty_r+0x1a>
 8008608:	6023      	str	r3, [r4, #0]
 800860a:	bd38      	pop	{r3, r4, r5, pc}
 800860c:	2000fcf8 	.word	0x2000fcf8

08008610 <_lseek_r>:
 8008610:	b538      	push	{r3, r4, r5, lr}
 8008612:	4d07      	ldr	r5, [pc, #28]	; (8008630 <_lseek_r+0x20>)
 8008614:	4604      	mov	r4, r0
 8008616:	4608      	mov	r0, r1
 8008618:	4611      	mov	r1, r2
 800861a:	2200      	movs	r2, #0
 800861c:	602a      	str	r2, [r5, #0]
 800861e:	461a      	mov	r2, r3
 8008620:	f7f9 f95c 	bl	80018dc <_lseek>
 8008624:	1c43      	adds	r3, r0, #1
 8008626:	d102      	bne.n	800862e <_lseek_r+0x1e>
 8008628:	682b      	ldr	r3, [r5, #0]
 800862a:	b103      	cbz	r3, 800862e <_lseek_r+0x1e>
 800862c:	6023      	str	r3, [r4, #0]
 800862e:	bd38      	pop	{r3, r4, r5, pc}
 8008630:	2000fcf8 	.word	0x2000fcf8

08008634 <_read_r>:
 8008634:	b538      	push	{r3, r4, r5, lr}
 8008636:	4d07      	ldr	r5, [pc, #28]	; (8008654 <_read_r+0x20>)
 8008638:	4604      	mov	r4, r0
 800863a:	4608      	mov	r0, r1
 800863c:	4611      	mov	r1, r2
 800863e:	2200      	movs	r2, #0
 8008640:	602a      	str	r2, [r5, #0]
 8008642:	461a      	mov	r2, r3
 8008644:	f7f9 f8ea 	bl	800181c <_read>
 8008648:	1c43      	adds	r3, r0, #1
 800864a:	d102      	bne.n	8008652 <_read_r+0x1e>
 800864c:	682b      	ldr	r3, [r5, #0]
 800864e:	b103      	cbz	r3, 8008652 <_read_r+0x1e>
 8008650:	6023      	str	r3, [r4, #0]
 8008652:	bd38      	pop	{r3, r4, r5, pc}
 8008654:	2000fcf8 	.word	0x2000fcf8

08008658 <sqrt>:
 8008658:	b538      	push	{r3, r4, r5, lr}
 800865a:	ed2d 8b02 	vpush	{d8}
 800865e:	ec55 4b10 	vmov	r4, r5, d0
 8008662:	f000 f82d 	bl	80086c0 <__ieee754_sqrt>
 8008666:	4b15      	ldr	r3, [pc, #84]	; (80086bc <sqrt+0x64>)
 8008668:	eeb0 8a40 	vmov.f32	s16, s0
 800866c:	eef0 8a60 	vmov.f32	s17, s1
 8008670:	f993 3000 	ldrsb.w	r3, [r3]
 8008674:	3301      	adds	r3, #1
 8008676:	d019      	beq.n	80086ac <sqrt+0x54>
 8008678:	4622      	mov	r2, r4
 800867a:	462b      	mov	r3, r5
 800867c:	4620      	mov	r0, r4
 800867e:	4629      	mov	r1, r5
 8008680:	f7f8 fa5c 	bl	8000b3c <__aeabi_dcmpun>
 8008684:	b990      	cbnz	r0, 80086ac <sqrt+0x54>
 8008686:	2200      	movs	r2, #0
 8008688:	2300      	movs	r3, #0
 800868a:	4620      	mov	r0, r4
 800868c:	4629      	mov	r1, r5
 800868e:	f7f8 fa2d 	bl	8000aec <__aeabi_dcmplt>
 8008692:	b158      	cbz	r0, 80086ac <sqrt+0x54>
 8008694:	f7fb fb8a 	bl	8003dac <__errno>
 8008698:	2321      	movs	r3, #33	; 0x21
 800869a:	6003      	str	r3, [r0, #0]
 800869c:	2200      	movs	r2, #0
 800869e:	2300      	movs	r3, #0
 80086a0:	4610      	mov	r0, r2
 80086a2:	4619      	mov	r1, r3
 80086a4:	f7f8 f8da 	bl	800085c <__aeabi_ddiv>
 80086a8:	ec41 0b18 	vmov	d8, r0, r1
 80086ac:	eeb0 0a48 	vmov.f32	s0, s16
 80086b0:	eef0 0a68 	vmov.f32	s1, s17
 80086b4:	ecbd 8b02 	vpop	{d8}
 80086b8:	bd38      	pop	{r3, r4, r5, pc}
 80086ba:	bf00      	nop
 80086bc:	200001e0 	.word	0x200001e0

080086c0 <__ieee754_sqrt>:
 80086c0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80086c4:	ec55 4b10 	vmov	r4, r5, d0
 80086c8:	4e56      	ldr	r6, [pc, #344]	; (8008824 <__ieee754_sqrt+0x164>)
 80086ca:	43ae      	bics	r6, r5
 80086cc:	ee10 0a10 	vmov	r0, s0
 80086d0:	ee10 3a10 	vmov	r3, s0
 80086d4:	4629      	mov	r1, r5
 80086d6:	462a      	mov	r2, r5
 80086d8:	d110      	bne.n	80086fc <__ieee754_sqrt+0x3c>
 80086da:	ee10 2a10 	vmov	r2, s0
 80086de:	462b      	mov	r3, r5
 80086e0:	f7f7 ff92 	bl	8000608 <__aeabi_dmul>
 80086e4:	4602      	mov	r2, r0
 80086e6:	460b      	mov	r3, r1
 80086e8:	4620      	mov	r0, r4
 80086ea:	4629      	mov	r1, r5
 80086ec:	f7f7 fdd6 	bl	800029c <__adddf3>
 80086f0:	4604      	mov	r4, r0
 80086f2:	460d      	mov	r5, r1
 80086f4:	ec45 4b10 	vmov	d0, r4, r5
 80086f8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80086fc:	2d00      	cmp	r5, #0
 80086fe:	dc10      	bgt.n	8008722 <__ieee754_sqrt+0x62>
 8008700:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 8008704:	4330      	orrs	r0, r6
 8008706:	d0f5      	beq.n	80086f4 <__ieee754_sqrt+0x34>
 8008708:	b15d      	cbz	r5, 8008722 <__ieee754_sqrt+0x62>
 800870a:	ee10 2a10 	vmov	r2, s0
 800870e:	462b      	mov	r3, r5
 8008710:	ee10 0a10 	vmov	r0, s0
 8008714:	f7f7 fdc0 	bl	8000298 <__aeabi_dsub>
 8008718:	4602      	mov	r2, r0
 800871a:	460b      	mov	r3, r1
 800871c:	f7f8 f89e 	bl	800085c <__aeabi_ddiv>
 8008720:	e7e6      	b.n	80086f0 <__ieee754_sqrt+0x30>
 8008722:	1509      	asrs	r1, r1, #20
 8008724:	d076      	beq.n	8008814 <__ieee754_sqrt+0x154>
 8008726:	f3c2 0213 	ubfx	r2, r2, #0, #20
 800872a:	07ce      	lsls	r6, r1, #31
 800872c:	f442 1080 	orr.w	r0, r2, #1048576	; 0x100000
 8008730:	bf5e      	ittt	pl
 8008732:	0fda      	lsrpl	r2, r3, #31
 8008734:	005b      	lslpl	r3, r3, #1
 8008736:	eb02 0040 	addpl.w	r0, r2, r0, lsl #1
 800873a:	0fda      	lsrs	r2, r3, #31
 800873c:	f2a1 35ff 	subw	r5, r1, #1023	; 0x3ff
 8008740:	eb02 0240 	add.w	r2, r2, r0, lsl #1
 8008744:	2000      	movs	r0, #0
 8008746:	106d      	asrs	r5, r5, #1
 8008748:	005b      	lsls	r3, r3, #1
 800874a:	f04f 0e16 	mov.w	lr, #22
 800874e:	4684      	mov	ip, r0
 8008750:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8008754:	eb0c 0401 	add.w	r4, ip, r1
 8008758:	4294      	cmp	r4, r2
 800875a:	bfde      	ittt	le
 800875c:	1b12      	suble	r2, r2, r4
 800875e:	eb04 0c01 	addle.w	ip, r4, r1
 8008762:	1840      	addle	r0, r0, r1
 8008764:	0052      	lsls	r2, r2, #1
 8008766:	f1be 0e01 	subs.w	lr, lr, #1
 800876a:	eb02 72d3 	add.w	r2, r2, r3, lsr #31
 800876e:	ea4f 0151 	mov.w	r1, r1, lsr #1
 8008772:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8008776:	d1ed      	bne.n	8008754 <__ieee754_sqrt+0x94>
 8008778:	4671      	mov	r1, lr
 800877a:	2720      	movs	r7, #32
 800877c:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
 8008780:	4562      	cmp	r2, ip
 8008782:	eb04 060e 	add.w	r6, r4, lr
 8008786:	dc02      	bgt.n	800878e <__ieee754_sqrt+0xce>
 8008788:	d113      	bne.n	80087b2 <__ieee754_sqrt+0xf2>
 800878a:	429e      	cmp	r6, r3
 800878c:	d811      	bhi.n	80087b2 <__ieee754_sqrt+0xf2>
 800878e:	2e00      	cmp	r6, #0
 8008790:	eb06 0e04 	add.w	lr, r6, r4
 8008794:	da43      	bge.n	800881e <__ieee754_sqrt+0x15e>
 8008796:	f1be 0f00 	cmp.w	lr, #0
 800879a:	db40      	blt.n	800881e <__ieee754_sqrt+0x15e>
 800879c:	f10c 0801 	add.w	r8, ip, #1
 80087a0:	eba2 020c 	sub.w	r2, r2, ip
 80087a4:	429e      	cmp	r6, r3
 80087a6:	bf88      	it	hi
 80087a8:	f102 32ff 	addhi.w	r2, r2, #4294967295
 80087ac:	1b9b      	subs	r3, r3, r6
 80087ae:	4421      	add	r1, r4
 80087b0:	46c4      	mov	ip, r8
 80087b2:	0052      	lsls	r2, r2, #1
 80087b4:	3f01      	subs	r7, #1
 80087b6:	eb02 72d3 	add.w	r2, r2, r3, lsr #31
 80087ba:	ea4f 0454 	mov.w	r4, r4, lsr #1
 80087be:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80087c2:	d1dd      	bne.n	8008780 <__ieee754_sqrt+0xc0>
 80087c4:	4313      	orrs	r3, r2
 80087c6:	d006      	beq.n	80087d6 <__ieee754_sqrt+0x116>
 80087c8:	1c4c      	adds	r4, r1, #1
 80087ca:	bf13      	iteet	ne
 80087cc:	3101      	addne	r1, #1
 80087ce:	3001      	addeq	r0, #1
 80087d0:	4639      	moveq	r1, r7
 80087d2:	f021 0101 	bicne.w	r1, r1, #1
 80087d6:	1043      	asrs	r3, r0, #1
 80087d8:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 80087dc:	0849      	lsrs	r1, r1, #1
 80087de:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 80087e2:	07c2      	lsls	r2, r0, #31
 80087e4:	bf48      	it	mi
 80087e6:	f041 4100 	orrmi.w	r1, r1, #2147483648	; 0x80000000
 80087ea:	eb03 5705 	add.w	r7, r3, r5, lsl #20
 80087ee:	460c      	mov	r4, r1
 80087f0:	463d      	mov	r5, r7
 80087f2:	e77f      	b.n	80086f4 <__ieee754_sqrt+0x34>
 80087f4:	0ada      	lsrs	r2, r3, #11
 80087f6:	3815      	subs	r0, #21
 80087f8:	055b      	lsls	r3, r3, #21
 80087fa:	2a00      	cmp	r2, #0
 80087fc:	d0fa      	beq.n	80087f4 <__ieee754_sqrt+0x134>
 80087fe:	02d7      	lsls	r7, r2, #11
 8008800:	d50a      	bpl.n	8008818 <__ieee754_sqrt+0x158>
 8008802:	f1c1 0420 	rsb	r4, r1, #32
 8008806:	fa23 f404 	lsr.w	r4, r3, r4
 800880a:	1e4d      	subs	r5, r1, #1
 800880c:	408b      	lsls	r3, r1
 800880e:	4322      	orrs	r2, r4
 8008810:	1b41      	subs	r1, r0, r5
 8008812:	e788      	b.n	8008726 <__ieee754_sqrt+0x66>
 8008814:	4608      	mov	r0, r1
 8008816:	e7f0      	b.n	80087fa <__ieee754_sqrt+0x13a>
 8008818:	0052      	lsls	r2, r2, #1
 800881a:	3101      	adds	r1, #1
 800881c:	e7ef      	b.n	80087fe <__ieee754_sqrt+0x13e>
 800881e:	46e0      	mov	r8, ip
 8008820:	e7be      	b.n	80087a0 <__ieee754_sqrt+0xe0>
 8008822:	bf00      	nop
 8008824:	7ff00000 	.word	0x7ff00000

08008828 <_init>:
 8008828:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800882a:	bf00      	nop
 800882c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800882e:	bc08      	pop	{r3}
 8008830:	469e      	mov	lr, r3
 8008832:	4770      	bx	lr

08008834 <_fini>:
 8008834:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008836:	bf00      	nop
 8008838:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800883a:	bc08      	pop	{r3}
 800883c:	469e      	mov	lr, r3
 800883e:	4770      	bx	lr
