#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2700185 on Thu Oct 24 18:45:48 MDT 2019
# IP Build 2699827 on Thu Oct 24 21:16:38 MDT 2019
# Start of session at: Sat Jul 18 20:13:14 2020
# Process ID: 46966
# Current directory: /home/diegoaranda/Documents/Tesis/tesis/full_mode_rx
# Command line: vivado
# Log file: /home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/vivado.log
# Journal file: /home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top.xpr
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1
wait_on_run impl_1
open_run impl_1
report_power -name {power_1}
report_utilization -name utilization_1
report_ssn -name ssn_1
report_operating_conditions -grade -return_string
report_drc -name drc_1 -ruledecks {default}
report_methodology -name ultrafast_methodology_1 -checks {PDRC-204 PDRC-190 TIMING-53 TIMING-52 TIMING-51 TIMING-50 TIMING-49 TIMING-48 TIMING-47 TIMING-46 TIMING-45 TIMING-44 TIMING-43 TIMING-42 TIMING-41 TIMING-40 TIMING-39 TIMING-38 TIMING-37 TIMING-36 TIMING-35 TIMING-34 TIMING-33 TIMING-32 TIMING-31 TIMING-30 TIMING-29 TIMING-28 TIMING-27 TIMING-26 TIMING-25 TIMING-24 TIMING-23 TIMING-22 TIMING-21 TIMING-20 TIMING-19 TIMING-18 TIMING-17 TIMING-16 TIMING-15 TIMING-14 TIMING-13 TIMING-12 TIMING-11 TIMING-10 TIMING-9 TIMING-8 TIMING-7 TIMING-6 TIMING-5 TIMING-4 TIMING-3 TIMING-2 TIMING-1 ULMTCS-2 ULMTCS-1 XDCV-2 XDCV-1 XDCH-2 XDCH-1 XDCC-8 XDCC-7 XDCC-6 XDCC-5 XDCC-4 XDCC-3 XDCC-2 XDCC-1 XDCB-5 XDCB-4 XDCB-3 XDCB-2 XDCB-1 CLKC-77 CLKC-76 CLKC-54 CLKC-53 CLKC-9 CLKC-5 CLKC-38 CLKC-37 CLKC-36 CLKC-35 CLKC-4 CLKC-18 CLKC-3 CLKC-2 CLKC-1 REQP-1959 LUTAR-1 HPDR-1 NTCN-1 CKLD-2 CKLD-1 DPIR-1 CKBF-1 SYNTH-14 SYNTH-13 SYNTH-12 SYNTH-11 SYNTH-10 SYNTH-9 SYNTH-16 SYNTH-15 SYNTH-6 SYNTH-5 SYNTH-4}
report_clock_interaction -delay_type min_max -significant_digits 3 -name timing_1
report_clock_networks -name {network_1}
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_2
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_3
save_constraints
