
*** Running vivado
    with args -log ToFPGA.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source ToFPGA.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source ToFPGA.tcl -notrace
Command: synth_design -top ToFPGA -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7556 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 343.871 ; gain = 100.512
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'ToFPGA' [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPUPlus/SingleCycleCPUPlus.srcs/sources_1/new/ToFPGA.v:12]
INFO: [Synth 8-638] synthesizing module 'CPU_top' [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPUPlus/SingleCycleCPUPlus.srcs/sources_1/new/CPU_top.v:8]
INFO: [Synth 8-638] synthesizing module 'CPUControl' [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPUPlus/SingleCycleCPUPlus.srcs/sources_1/new/CPUControl.v:12]
WARNING: [Synth 8-567] referenced signal 'Funct' should be on the sensitivity list [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPUPlus/SingleCycleCPUPlus.srcs/sources_1/new/CPUControl.v:34]
INFO: [Synth 8-256] done synthesizing module 'CPUControl' (1#1) [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPUPlus/SingleCycleCPUPlus.srcs/sources_1/new/CPUControl.v:12]
INFO: [Synth 8-638] synthesizing module 'NextAddress' [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPUPlus/SingleCycleCPUPlus.srcs/sources_1/new/NextAddress.v:9]
WARNING: [Synth 8-567] referenced signal 'fromReg31' should be on the sensitivity list [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPUPlus/SingleCycleCPUPlus.srcs/sources_1/new/NextAddress.v:25]
WARNING: [Synth 8-567] referenced signal 'Instruction' should be on the sensitivity list [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPUPlus/SingleCycleCPUPlus.srcs/sources_1/new/NextAddress.v:25]
WARNING: [Synth 8-567] referenced signal 'TempAddress' should be on the sensitivity list [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPUPlus/SingleCycleCPUPlus.srcs/sources_1/new/NextAddress.v:25]
WARNING: [Synth 8-567] referenced signal 'SignExtend' should be on the sensitivity list [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPUPlus/SingleCycleCPUPlus.srcs/sources_1/new/NextAddress.v:25]
INFO: [Synth 8-256] done synthesizing module 'NextAddress' (2#1) [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPUPlus/SingleCycleCPUPlus.srcs/sources_1/new/NextAddress.v:9]
INFO: [Synth 8-638] synthesizing module 'PC' [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPUPlus/SingleCycleCPUPlus.srcs/sources_1/new/PC.v:6]
INFO: [Synth 8-256] done synthesizing module 'PC' (3#1) [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPUPlus/SingleCycleCPUPlus.srcs/sources_1/new/PC.v:6]
INFO: [Synth 8-638] synthesizing module 'InstructionMemory' [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPUPlus/SingleCycleCPUPlus.srcs/sources_1/new/InstructionMemory.v:7]
INFO: [Synth 8-3876] $readmem data file 'C:/Users/17727/Desktop/test2.txt' is read successfully [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPUPlus/SingleCycleCPUPlus.srcs/sources_1/new/InstructionMemory.v:15]
INFO: [Synth 8-256] done synthesizing module 'InstructionMemory' (4#1) [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPUPlus/SingleCycleCPUPlus.srcs/sources_1/new/InstructionMemory.v:7]
INFO: [Synth 8-638] synthesizing module 'Registers' [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPUPlus/SingleCycleCPUPlus.srcs/sources_1/new/Registers.v:23]
INFO: [Synth 8-256] done synthesizing module 'Registers' (5#1) [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPUPlus/SingleCycleCPUPlus.srcs/sources_1/new/Registers.v:23]
INFO: [Synth 8-638] synthesizing module 'SignExtend' [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPUPlus/SingleCycleCPUPlus.srcs/sources_1/new/SignExtend.v:6]
INFO: [Synth 8-256] done synthesizing module 'SignExtend' (6#1) [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPUPlus/SingleCycleCPUPlus.srcs/sources_1/new/SignExtend.v:6]
INFO: [Synth 8-638] synthesizing module 'BeforeALU' [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPUPlus/SingleCycleCPUPlus.srcs/sources_1/new/BeforeALU.v:7]
INFO: [Synth 8-256] done synthesizing module 'BeforeALU' (7#1) [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPUPlus/SingleCycleCPUPlus.srcs/sources_1/new/BeforeALU.v:7]
INFO: [Synth 8-638] synthesizing module 'ALUControlUnit' [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPUPlus/SingleCycleCPUPlus.srcs/sources_1/new/ALUControlUnit.v:12]
WARNING: [Synth 8-567] referenced signal 'Op' should be on the sensitivity list [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPUPlus/SingleCycleCPUPlus.srcs/sources_1/new/ALUControlUnit.v:18]
WARNING: [Synth 8-567] referenced signal 'Funct' should be on the sensitivity list [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPUPlus/SingleCycleCPUPlus.srcs/sources_1/new/ALUControlUnit.v:18]
INFO: [Synth 8-256] done synthesizing module 'ALUControlUnit' (8#1) [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPUPlus/SingleCycleCPUPlus.srcs/sources_1/new/ALUControlUnit.v:12]
INFO: [Synth 8-638] synthesizing module 'ALU' [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPUPlus/SingleCycleCPUPlus.srcs/sources_1/new/ALU.v:11]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPUPlus/SingleCycleCPUPlus.srcs/sources_1/new/ALU.v:20]
INFO: [Synth 8-256] done synthesizing module 'ALU' (9#1) [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPUPlus/SingleCycleCPUPlus.srcs/sources_1/new/ALU.v:11]
INFO: [Synth 8-638] synthesizing module 'DataMemory' [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPUPlus/SingleCycleCPUPlus.srcs/sources_1/new/DataMemory.v:8]
WARNING: [Synth 8-4767] Trying to implement RAM 'Memory_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "Memory_reg" dissolved into registers
INFO: [Synth 8-256] done synthesizing module 'DataMemory' (10#1) [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPUPlus/SingleCycleCPUPlus.srcs/sources_1/new/DataMemory.v:8]
INFO: [Synth 8-638] synthesizing module 'SelectRegWriteData' [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPUPlus/SingleCycleCPUPlus.srcs/sources_1/new/SelectRegWriteData.v:10]
INFO: [Synth 8-256] done synthesizing module 'SelectRegWriteData' (11#1) [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPUPlus/SingleCycleCPUPlus.srcs/sources_1/new/SelectRegWriteData.v:10]
INFO: [Synth 8-256] done synthesizing module 'CPU_top' (12#1) [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPUPlus/SingleCycleCPUPlus.srcs/sources_1/new/CPU_top.v:8]
INFO: [Synth 8-638] synthesizing module 'Light' [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPUPlus/SingleCycleCPUPlus.srcs/sources_1/new/Light.v:3]
	Parameter s0 bound to: 7'b0000001 
	Parameter s1 bound to: 7'b1001111 
	Parameter s2 bound to: 7'b0010010 
	Parameter s3 bound to: 7'b0000110 
	Parameter s4 bound to: 7'b1001100 
	Parameter s5 bound to: 7'b0100100 
	Parameter s6 bound to: 7'b0100000 
	Parameter s7 bound to: 7'b0001111 
	Parameter s8 bound to: 7'b0000000 
	Parameter s9 bound to: 7'b0000100 
	Parameter sa bound to: 7'b0001000 
	Parameter sb bound to: 7'b1100000 
	Parameter sc bound to: 7'b0110001 
	Parameter sd bound to: 7'b1000010 
	Parameter se bound to: 7'b0110000 
	Parameter sf bound to: 7'b0111000 
INFO: [Synth 8-226] default block is never used [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPUPlus/SingleCycleCPUPlus.srcs/sources_1/new/Light.v:45]
INFO: [Synth 8-226] default block is never used [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPUPlus/SingleCycleCPUPlus.srcs/sources_1/new/Light.v:68]
INFO: [Synth 8-226] default block is never used [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPUPlus/SingleCycleCPUPlus.srcs/sources_1/new/Light.v:91]
INFO: [Synth 8-226] default block is never used [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPUPlus/SingleCycleCPUPlus.srcs/sources_1/new/Light.v:114]
INFO: [Synth 8-256] done synthesizing module 'Light' (13#1) [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPUPlus/SingleCycleCPUPlus.srcs/sources_1/new/Light.v:3]
INFO: [Synth 8-256] done synthesizing module 'ToFPGA' (14#1) [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPUPlus/SingleCycleCPUPlus.srcs/sources_1/new/ToFPGA.v:12]
WARNING: [Synth 8-3331] design ALUControlUnit has unconnected port Instruction[25]
WARNING: [Synth 8-3331] design ALUControlUnit has unconnected port Instruction[24]
WARNING: [Synth 8-3331] design ALUControlUnit has unconnected port Instruction[23]
WARNING: [Synth 8-3331] design ALUControlUnit has unconnected port Instruction[22]
WARNING: [Synth 8-3331] design ALUControlUnit has unconnected port Instruction[21]
WARNING: [Synth 8-3331] design ALUControlUnit has unconnected port Instruction[20]
WARNING: [Synth 8-3331] design ALUControlUnit has unconnected port Instruction[19]
WARNING: [Synth 8-3331] design ALUControlUnit has unconnected port Instruction[18]
WARNING: [Synth 8-3331] design ALUControlUnit has unconnected port Instruction[17]
WARNING: [Synth 8-3331] design ALUControlUnit has unconnected port Instruction[16]
WARNING: [Synth 8-3331] design ALUControlUnit has unconnected port Instruction[15]
WARNING: [Synth 8-3331] design ALUControlUnit has unconnected port Instruction[14]
WARNING: [Synth 8-3331] design ALUControlUnit has unconnected port Instruction[13]
WARNING: [Synth 8-3331] design ALUControlUnit has unconnected port Instruction[12]
WARNING: [Synth 8-3331] design ALUControlUnit has unconnected port Instruction[11]
WARNING: [Synth 8-3331] design ALUControlUnit has unconnected port Instruction[10]
WARNING: [Synth 8-3331] design ALUControlUnit has unconnected port Instruction[9]
WARNING: [Synth 8-3331] design ALUControlUnit has unconnected port Instruction[8]
WARNING: [Synth 8-3331] design ALUControlUnit has unconnected port Instruction[7]
WARNING: [Synth 8-3331] design ALUControlUnit has unconnected port Instruction[6]
WARNING: [Synth 8-3331] design BeforeALU has unconnected port Instruction[31]
WARNING: [Synth 8-3331] design BeforeALU has unconnected port Instruction[30]
WARNING: [Synth 8-3331] design BeforeALU has unconnected port Instruction[29]
WARNING: [Synth 8-3331] design BeforeALU has unconnected port Instruction[28]
WARNING: [Synth 8-3331] design BeforeALU has unconnected port Instruction[27]
WARNING: [Synth 8-3331] design BeforeALU has unconnected port Instruction[26]
WARNING: [Synth 8-3331] design BeforeALU has unconnected port Instruction[25]
WARNING: [Synth 8-3331] design BeforeALU has unconnected port Instruction[24]
WARNING: [Synth 8-3331] design BeforeALU has unconnected port Instruction[23]
WARNING: [Synth 8-3331] design BeforeALU has unconnected port Instruction[22]
WARNING: [Synth 8-3331] design BeforeALU has unconnected port Instruction[21]
WARNING: [Synth 8-3331] design BeforeALU has unconnected port Instruction[20]
WARNING: [Synth 8-3331] design BeforeALU has unconnected port Instruction[19]
WARNING: [Synth 8-3331] design BeforeALU has unconnected port Instruction[18]
WARNING: [Synth 8-3331] design BeforeALU has unconnected port Instruction[17]
WARNING: [Synth 8-3331] design BeforeALU has unconnected port Instruction[16]
WARNING: [Synth 8-3331] design BeforeALU has unconnected port Instruction[15]
WARNING: [Synth 8-3331] design BeforeALU has unconnected port Instruction[14]
WARNING: [Synth 8-3331] design BeforeALU has unconnected port Instruction[13]
WARNING: [Synth 8-3331] design BeforeALU has unconnected port Instruction[12]
WARNING: [Synth 8-3331] design BeforeALU has unconnected port Instruction[11]
WARNING: [Synth 8-3331] design BeforeALU has unconnected port Instruction[5]
WARNING: [Synth 8-3331] design BeforeALU has unconnected port Instruction[4]
WARNING: [Synth 8-3331] design BeforeALU has unconnected port Instruction[3]
WARNING: [Synth 8-3331] design BeforeALU has unconnected port Instruction[2]
WARNING: [Synth 8-3331] design BeforeALU has unconnected port Instruction[1]
WARNING: [Synth 8-3331] design BeforeALU has unconnected port Instruction[0]
WARNING: [Synth 8-3331] design SignExtend has unconnected port clk
WARNING: [Synth 8-3331] design SignExtend has unconnected port Instruction[31]
WARNING: [Synth 8-3331] design SignExtend has unconnected port Instruction[30]
WARNING: [Synth 8-3331] design SignExtend has unconnected port Instruction[29]
WARNING: [Synth 8-3331] design SignExtend has unconnected port Instruction[28]
WARNING: [Synth 8-3331] design SignExtend has unconnected port Instruction[27]
WARNING: [Synth 8-3331] design SignExtend has unconnected port Instruction[26]
WARNING: [Synth 8-3331] design SignExtend has unconnected port Instruction[25]
WARNING: [Synth 8-3331] design SignExtend has unconnected port Instruction[24]
WARNING: [Synth 8-3331] design SignExtend has unconnected port Instruction[23]
WARNING: [Synth 8-3331] design SignExtend has unconnected port Instruction[22]
WARNING: [Synth 8-3331] design SignExtend has unconnected port Instruction[21]
WARNING: [Synth 8-3331] design SignExtend has unconnected port Instruction[20]
WARNING: [Synth 8-3331] design SignExtend has unconnected port Instruction[19]
WARNING: [Synth 8-3331] design SignExtend has unconnected port Instruction[18]
WARNING: [Synth 8-3331] design SignExtend has unconnected port Instruction[17]
WARNING: [Synth 8-3331] design SignExtend has unconnected port Instruction[16]
WARNING: [Synth 8-3331] design Registers has unconnected port Instruction[31]
WARNING: [Synth 8-3331] design Registers has unconnected port Instruction[30]
WARNING: [Synth 8-3331] design Registers has unconnected port Instruction[29]
WARNING: [Synth 8-3331] design Registers has unconnected port Instruction[28]
WARNING: [Synth 8-3331] design Registers has unconnected port Instruction[27]
WARNING: [Synth 8-3331] design Registers has unconnected port Instruction[26]
WARNING: [Synth 8-3331] design Registers has unconnected port Instruction[10]
WARNING: [Synth 8-3331] design Registers has unconnected port Instruction[9]
WARNING: [Synth 8-3331] design Registers has unconnected port Instruction[8]
WARNING: [Synth 8-3331] design Registers has unconnected port Instruction[7]
WARNING: [Synth 8-3331] design Registers has unconnected port Instruction[6]
WARNING: [Synth 8-3331] design Registers has unconnected port Instruction[5]
WARNING: [Synth 8-3331] design Registers has unconnected port Instruction[4]
WARNING: [Synth 8-3331] design Registers has unconnected port Instruction[3]
WARNING: [Synth 8-3331] design Registers has unconnected port Instruction[2]
WARNING: [Synth 8-3331] design Registers has unconnected port Instruction[1]
WARNING: [Synth 8-3331] design Registers has unconnected port Instruction[0]
WARNING: [Synth 8-3331] design NextAddress has unconnected port Instruction[31]
WARNING: [Synth 8-3331] design NextAddress has unconnected port Instruction[30]
WARNING: [Synth 8-3331] design NextAddress has unconnected port Instruction[29]
WARNING: [Synth 8-3331] design NextAddress has unconnected port Instruction[28]
WARNING: [Synth 8-3331] design NextAddress has unconnected port Instruction[27]
WARNING: [Synth 8-3331] design NextAddress has unconnected port Instruction[26]
WARNING: [Synth 8-3331] design CPUControl has unconnected port Instruction[25]
WARNING: [Synth 8-3331] design CPUControl has unconnected port Instruction[24]
WARNING: [Synth 8-3331] design CPUControl has unconnected port Instruction[23]
WARNING: [Synth 8-3331] design CPUControl has unconnected port Instruction[22]
WARNING: [Synth 8-3331] design CPUControl has unconnected port Instruction[21]
WARNING: [Synth 8-3331] design CPUControl has unconnected port Instruction[20]
WARNING: [Synth 8-3331] design CPUControl has unconnected port Instruction[19]
WARNING: [Synth 8-3331] design CPUControl has unconnected port Instruction[18]
WARNING: [Synth 8-3331] design CPUControl has unconnected port Instruction[17]
WARNING: [Synth 8-3331] design CPUControl has unconnected port Instruction[16]
WARNING: [Synth 8-3331] design CPUControl has unconnected port Instruction[15]
WARNING: [Synth 8-3331] design CPUControl has unconnected port Instruction[14]
WARNING: [Synth 8-3331] design CPUControl has unconnected port Instruction[13]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 445.758 ; gain = 202.398
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 445.758 ; gain = 202.398
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPUPlus/SingleCycleCPUPlus.srcs/constrs_1/new/CPU_con.xdc]
WARNING: [Vivado 12-507] No nets matched 'clk_IBUF'. [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPUPlus/SingleCycleCPUPlus.srcs/constrs_1/new/CPU_con.xdc:3]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPUPlus/SingleCycleCPUPlus.srcs/constrs_1/new/CPU_con.xdc:3]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Designutils 20-970] Unrecognized or unsupported command 'create_clock -add -name sys_clk_pin -period 10.00 -waveform {0 5}[get_ports rclk]' found in constraint file. [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPUPlus/SingleCycleCPUPlus.srcs/constrs_1/new/CPU_con.xdc:35]
Finished Parsing XDC File [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPUPlus/SingleCycleCPUPlus.srcs/constrs_1/new/CPU_con.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPUPlus/SingleCycleCPUPlus.srcs/constrs_1/new/CPU_con.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ToFPGA_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ToFPGA_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.063 . Memory (MB): peak = 774.781 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:06 ; elapsed = 00:01:13 . Memory (MB): peak = 774.781 ; gain = 531.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:06 ; elapsed = 00:01:13 . Memory (MB): peak = 774.781 ; gain = 531.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:06 ; elapsed = 00:01:13 . Memory (MB): peak = 774.781 ; gain = 531.422
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "RegDst" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RegDst" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Jump" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Jump" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MemRead" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RegDst" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RegDst" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Jump" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Jump" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MemRead" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Memory" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Memory" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Memory" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Memory" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Registers_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Registers_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Registers_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Registers_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Registers_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Registers_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Registers_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Registers_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Registers_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Registers_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Registers_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Registers_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Registers_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Registers_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Registers_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Registers_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Registers_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Registers_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Registers_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Registers_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Registers_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Registers_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Registers_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Registers_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Registers_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Registers_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Registers_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Registers_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Registers_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Registers_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Registers_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Registers_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPUPlus/SingleCycleCPUPlus.srcs/sources_1/new/ALU.v:20]
INFO: [Synth 8-5545] ROM "Zero" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "divclk_cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "changeclk" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-327] inferring latch for variable 'RegDst_reg' [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPUPlus/SingleCycleCPUPlus.srcs/sources_1/new/CPUControl.v:38]
WARNING: [Synth 8-327] inferring latch for variable 'Jump_reg' [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPUPlus/SingleCycleCPUPlus.srcs/sources_1/new/CPUControl.v:39]
WARNING: [Synth 8-327] inferring latch for variable 'Branch_reg' [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPUPlus/SingleCycleCPUPlus.srcs/sources_1/new/CPUControl.v:40]
WARNING: [Synth 8-327] inferring latch for variable 'MemRead_reg' [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPUPlus/SingleCycleCPUPlus.srcs/sources_1/new/CPUControl.v:41]
WARNING: [Synth 8-327] inferring latch for variable 'MemWrite_reg' [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPUPlus/SingleCycleCPUPlus.srcs/sources_1/new/CPUControl.v:43]
WARNING: [Synth 8-327] inferring latch for variable 'ALUSrc1_reg' [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPUPlus/SingleCycleCPUPlus.srcs/sources_1/new/CPUControl.v:44]
WARNING: [Synth 8-327] inferring latch for variable 'ALUSrc2_reg' [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPUPlus/SingleCycleCPUPlus.srcs/sources_1/new/CPUControl.v:45]
WARNING: [Synth 8-327] inferring latch for variable 'RegWrite_reg' [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPUPlus/SingleCycleCPUPlus.srcs/sources_1/new/CPUControl.v:46]
WARNING: [Synth 8-327] inferring latch for variable 'JR_reg' [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPUPlus/SingleCycleCPUPlus.srcs/sources_1/new/CPUControl.v:47]
WARNING: [Synth 8-327] inferring latch for variable 'JAL_reg' [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPUPlus/SingleCycleCPUPlus.srcs/sources_1/new/CPUControl.v:48]
WARNING: [Synth 8-327] inferring latch for variable 'BranchNot_reg' [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPUPlus/SingleCycleCPUPlus.srcs/sources_1/new/CPUControl.v:49]
WARNING: [Synth 8-327] inferring latch for variable 'Result_reg' [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPUPlus/SingleCycleCPUPlus.srcs/sources_1/new/ALU.v:21]
WARNING: [Synth 8-327] inferring latch for variable 'ReadData_reg' [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPUPlus/SingleCycleCPUPlus.srcs/sources_1/new/DataMemory.v:67]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:25 ; elapsed = 00:01:34 . Memory (MB): peak = 774.781 ; gain = 531.422
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |DataMemory    |           1|     41582|
|2     |CPU_top__GB1  |           1|      7861|
|3     |Light         |           1|      1634|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   3 Input     32 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	  33 Input     32 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 7     
	   8 Input     32 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 144   
	   2 Input      8 Bit        Muxes := 252   
	 217 Input      8 Bit        Muxes := 4     
	  19 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 7     
	   3 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 16    
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 332   
	   4 Input      1 Bit        Muxes := 67    
	   5 Input      1 Bit        Muxes := 193   
	   8 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module DataMemory 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      8 Bit        Muxes := 144   
	   2 Input      8 Bit        Muxes := 252   
	   4 Input      2 Bit        Muxes := 16    
	   2 Input      1 Bit        Muxes := 250   
	   4 Input      1 Bit        Muxes := 64    
	   5 Input      1 Bit        Muxes := 192   
Module NextAddress 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
Module PC 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module InstructionMemory 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Muxes : 
	 217 Input      8 Bit        Muxes := 4     
Module Registers 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Muxes : 
	  33 Input     32 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 32    
Module BeforeALU 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module ALUControlUnit 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 7     
	   3 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Muxes : 
	   8 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 3     
	   8 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module CPUControl 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 46    
	   4 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 5     
	   5 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
Module SelectRegWriteData 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module Light 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	  19 Input      7 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "Zero" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "divclk_cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "changeclk" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:24:28 ; elapsed = 00:24:43 . Memory (MB): peak = 815.645 ; gain = 572.285
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |DataMemory    |           1|     15296|
|2     |CPU_top__GB1  |           1|      6422|
|3     |Light         |           1|       275|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:24:57 ; elapsed = 00:25:12 . Memory (MB): peak = 815.645 ; gain = 572.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:24:57 ; elapsed = 00:25:12 . Memory (MB): peak = 815.645 ; gain = 572.285
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |DataMemory    |           1|     15296|
|2     |CPU_top__GB1  |           1|      6422|
|3     |Light         |           1|       275|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:25:08 ; elapsed = 00:25:24 . Memory (MB): peak = 921.777 ; gain = 678.418
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:25:14 ; elapsed = 00:25:30 . Memory (MB): peak = 921.777 ; gain = 678.418
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-3352] multi-driven net CPU_test/fromReg31[31] with 1st driver pin 'CPU_test/Registers_test/Registers_reg[31][31]__0/Q' [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPUPlus/SingleCycleCPUPlus.srcs/sources_1/new/Registers.v:44]
CRITICAL WARNING: [Synth 8-3352] multi-driven net CPU_test/fromReg31[31] with 2nd driver pin 'CPU_test/Registers_test/Registers_reg[31][31]/Q' [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPUPlus/SingleCycleCPUPlus.srcs/sources_1/new/Registers.v:61]
CRITICAL WARNING: [Synth 8-3352] multi-driven net CPU_test/fromReg31[30] with 1st driver pin 'CPU_test/Registers_test/Registers_reg[31][30]__0/Q' [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPUPlus/SingleCycleCPUPlus.srcs/sources_1/new/Registers.v:44]
CRITICAL WARNING: [Synth 8-3352] multi-driven net CPU_test/fromReg31[30] with 2nd driver pin 'CPU_test/Registers_test/Registers_reg[31][30]/Q' [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPUPlus/SingleCycleCPUPlus.srcs/sources_1/new/Registers.v:61]
CRITICAL WARNING: [Synth 8-3352] multi-driven net CPU_test/fromReg31[29] with 1st driver pin 'CPU_test/Registers_test/Registers_reg[31][29]__0/Q' [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPUPlus/SingleCycleCPUPlus.srcs/sources_1/new/Registers.v:44]
CRITICAL WARNING: [Synth 8-3352] multi-driven net CPU_test/fromReg31[29] with 2nd driver pin 'CPU_test/Registers_test/Registers_reg[31][29]/Q' [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPUPlus/SingleCycleCPUPlus.srcs/sources_1/new/Registers.v:61]
CRITICAL WARNING: [Synth 8-3352] multi-driven net CPU_test/fromReg31[28] with 1st driver pin 'CPU_test/Registers_test/Registers_reg[31][28]__0/Q' [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPUPlus/SingleCycleCPUPlus.srcs/sources_1/new/Registers.v:44]
CRITICAL WARNING: [Synth 8-3352] multi-driven net CPU_test/fromReg31[28] with 2nd driver pin 'CPU_test/Registers_test/Registers_reg[31][28]/Q' [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPUPlus/SingleCycleCPUPlus.srcs/sources_1/new/Registers.v:61]
CRITICAL WARNING: [Synth 8-3352] multi-driven net CPU_test/fromReg31[27] with 1st driver pin 'CPU_test/Registers_test/Registers_reg[31][27]__0/Q' [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPUPlus/SingleCycleCPUPlus.srcs/sources_1/new/Registers.v:44]
CRITICAL WARNING: [Synth 8-3352] multi-driven net CPU_test/fromReg31[27] with 2nd driver pin 'CPU_test/Registers_test/Registers_reg[31][27]/Q' [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPUPlus/SingleCycleCPUPlus.srcs/sources_1/new/Registers.v:61]
CRITICAL WARNING: [Synth 8-3352] multi-driven net CPU_test/fromReg31[26] with 1st driver pin 'CPU_test/Registers_test/Registers_reg[31][26]__0/Q' [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPUPlus/SingleCycleCPUPlus.srcs/sources_1/new/Registers.v:44]
CRITICAL WARNING: [Synth 8-3352] multi-driven net CPU_test/fromReg31[26] with 2nd driver pin 'CPU_test/Registers_test/Registers_reg[31][26]/Q' [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPUPlus/SingleCycleCPUPlus.srcs/sources_1/new/Registers.v:61]
CRITICAL WARNING: [Synth 8-3352] multi-driven net CPU_test/fromReg31[25] with 1st driver pin 'CPU_test/Registers_test/Registers_reg[31][25]__0/Q' [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPUPlus/SingleCycleCPUPlus.srcs/sources_1/new/Registers.v:44]
CRITICAL WARNING: [Synth 8-3352] multi-driven net CPU_test/fromReg31[25] with 2nd driver pin 'CPU_test/Registers_test/Registers_reg[31][25]/Q' [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPUPlus/SingleCycleCPUPlus.srcs/sources_1/new/Registers.v:61]
CRITICAL WARNING: [Synth 8-3352] multi-driven net CPU_test/fromReg31[24] with 1st driver pin 'CPU_test/Registers_test/Registers_reg[31][24]__0/Q' [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPUPlus/SingleCycleCPUPlus.srcs/sources_1/new/Registers.v:44]
CRITICAL WARNING: [Synth 8-3352] multi-driven net CPU_test/fromReg31[24] with 2nd driver pin 'CPU_test/Registers_test/Registers_reg[31][24]/Q' [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPUPlus/SingleCycleCPUPlus.srcs/sources_1/new/Registers.v:61]
CRITICAL WARNING: [Synth 8-3352] multi-driven net CPU_test/fromReg31[23] with 1st driver pin 'CPU_test/Registers_test/Registers_reg[31][23]__0/Q' [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPUPlus/SingleCycleCPUPlus.srcs/sources_1/new/Registers.v:44]
CRITICAL WARNING: [Synth 8-3352] multi-driven net CPU_test/fromReg31[23] with 2nd driver pin 'CPU_test/Registers_test/Registers_reg[31][23]/Q' [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPUPlus/SingleCycleCPUPlus.srcs/sources_1/new/Registers.v:61]
CRITICAL WARNING: [Synth 8-3352] multi-driven net CPU_test/fromReg31[22] with 1st driver pin 'CPU_test/Registers_test/Registers_reg[31][22]__0/Q' [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPUPlus/SingleCycleCPUPlus.srcs/sources_1/new/Registers.v:44]
CRITICAL WARNING: [Synth 8-3352] multi-driven net CPU_test/fromReg31[22] with 2nd driver pin 'CPU_test/Registers_test/Registers_reg[31][22]/Q' [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPUPlus/SingleCycleCPUPlus.srcs/sources_1/new/Registers.v:61]
CRITICAL WARNING: [Synth 8-3352] multi-driven net CPU_test/fromReg31[21] with 1st driver pin 'CPU_test/Registers_test/Registers_reg[31][21]__0/Q' [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPUPlus/SingleCycleCPUPlus.srcs/sources_1/new/Registers.v:44]
CRITICAL WARNING: [Synth 8-3352] multi-driven net CPU_test/fromReg31[21] with 2nd driver pin 'CPU_test/Registers_test/Registers_reg[31][21]/Q' [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPUPlus/SingleCycleCPUPlus.srcs/sources_1/new/Registers.v:61]
CRITICAL WARNING: [Synth 8-3352] multi-driven net CPU_test/fromReg31[20] with 1st driver pin 'CPU_test/Registers_test/Registers_reg[31][20]__0/Q' [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPUPlus/SingleCycleCPUPlus.srcs/sources_1/new/Registers.v:44]
CRITICAL WARNING: [Synth 8-3352] multi-driven net CPU_test/fromReg31[20] with 2nd driver pin 'CPU_test/Registers_test/Registers_reg[31][20]/Q' [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPUPlus/SingleCycleCPUPlus.srcs/sources_1/new/Registers.v:61]
CRITICAL WARNING: [Synth 8-3352] multi-driven net CPU_test/fromReg31[19] with 1st driver pin 'CPU_test/Registers_test/Registers_reg[31][19]__0/Q' [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPUPlus/SingleCycleCPUPlus.srcs/sources_1/new/Registers.v:44]
CRITICAL WARNING: [Synth 8-3352] multi-driven net CPU_test/fromReg31[19] with 2nd driver pin 'CPU_test/Registers_test/Registers_reg[31][19]/Q' [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPUPlus/SingleCycleCPUPlus.srcs/sources_1/new/Registers.v:61]
CRITICAL WARNING: [Synth 8-3352] multi-driven net CPU_test/fromReg31[18] with 1st driver pin 'CPU_test/Registers_test/Registers_reg[31][18]__0/Q' [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPUPlus/SingleCycleCPUPlus.srcs/sources_1/new/Registers.v:44]
CRITICAL WARNING: [Synth 8-3352] multi-driven net CPU_test/fromReg31[18] with 2nd driver pin 'CPU_test/Registers_test/Registers_reg[31][18]/Q' [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPUPlus/SingleCycleCPUPlus.srcs/sources_1/new/Registers.v:61]
CRITICAL WARNING: [Synth 8-3352] multi-driven net CPU_test/fromReg31[17] with 1st driver pin 'CPU_test/Registers_test/Registers_reg[31][17]__0/Q' [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPUPlus/SingleCycleCPUPlus.srcs/sources_1/new/Registers.v:44]
CRITICAL WARNING: [Synth 8-3352] multi-driven net CPU_test/fromReg31[17] with 2nd driver pin 'CPU_test/Registers_test/Registers_reg[31][17]/Q' [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPUPlus/SingleCycleCPUPlus.srcs/sources_1/new/Registers.v:61]
CRITICAL WARNING: [Synth 8-3352] multi-driven net CPU_test/fromReg31[16] with 1st driver pin 'CPU_test/Registers_test/Registers_reg[31][16]__0/Q' [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPUPlus/SingleCycleCPUPlus.srcs/sources_1/new/Registers.v:44]
CRITICAL WARNING: [Synth 8-3352] multi-driven net CPU_test/fromReg31[16] with 2nd driver pin 'CPU_test/Registers_test/Registers_reg[31][16]/Q' [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPUPlus/SingleCycleCPUPlus.srcs/sources_1/new/Registers.v:61]
CRITICAL WARNING: [Synth 8-3352] multi-driven net CPU_test/fromReg31[15] with 1st driver pin 'CPU_test/Registers_test/Registers_reg[31][15]__0/Q' [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPUPlus/SingleCycleCPUPlus.srcs/sources_1/new/Registers.v:44]
CRITICAL WARNING: [Synth 8-3352] multi-driven net CPU_test/fromReg31[15] with 2nd driver pin 'CPU_test/Registers_test/Registers_reg[31][15]/Q' [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPUPlus/SingleCycleCPUPlus.srcs/sources_1/new/Registers.v:61]
CRITICAL WARNING: [Synth 8-3352] multi-driven net CPU_test/fromReg31[14] with 1st driver pin 'CPU_test/Registers_test/Registers_reg[31][14]__0/Q' [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPUPlus/SingleCycleCPUPlus.srcs/sources_1/new/Registers.v:44]
CRITICAL WARNING: [Synth 8-3352] multi-driven net CPU_test/fromReg31[14] with 2nd driver pin 'CPU_test/Registers_test/Registers_reg[31][14]/Q' [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPUPlus/SingleCycleCPUPlus.srcs/sources_1/new/Registers.v:61]
CRITICAL WARNING: [Synth 8-3352] multi-driven net CPU_test/fromReg31[13] with 1st driver pin 'CPU_test/Registers_test/Registers_reg[31][13]__0/Q' [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPUPlus/SingleCycleCPUPlus.srcs/sources_1/new/Registers.v:44]
CRITICAL WARNING: [Synth 8-3352] multi-driven net CPU_test/fromReg31[13] with 2nd driver pin 'CPU_test/Registers_test/Registers_reg[31][13]/Q' [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPUPlus/SingleCycleCPUPlus.srcs/sources_1/new/Registers.v:61]
CRITICAL WARNING: [Synth 8-3352] multi-driven net CPU_test/fromReg31[12] with 1st driver pin 'CPU_test/Registers_test/Registers_reg[31][12]__0/Q' [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPUPlus/SingleCycleCPUPlus.srcs/sources_1/new/Registers.v:44]
CRITICAL WARNING: [Synth 8-3352] multi-driven net CPU_test/fromReg31[12] with 2nd driver pin 'CPU_test/Registers_test/Registers_reg[31][12]/Q' [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPUPlus/SingleCycleCPUPlus.srcs/sources_1/new/Registers.v:61]
CRITICAL WARNING: [Synth 8-3352] multi-driven net CPU_test/fromReg31[11] with 1st driver pin 'CPU_test/Registers_test/Registers_reg[31][11]__0/Q' [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPUPlus/SingleCycleCPUPlus.srcs/sources_1/new/Registers.v:44]
CRITICAL WARNING: [Synth 8-3352] multi-driven net CPU_test/fromReg31[11] with 2nd driver pin 'CPU_test/Registers_test/Registers_reg[31][11]/Q' [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPUPlus/SingleCycleCPUPlus.srcs/sources_1/new/Registers.v:61]
CRITICAL WARNING: [Synth 8-3352] multi-driven net CPU_test/fromReg31[10] with 1st driver pin 'CPU_test/Registers_test/Registers_reg[31][10]__0/Q' [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPUPlus/SingleCycleCPUPlus.srcs/sources_1/new/Registers.v:44]
CRITICAL WARNING: [Synth 8-3352] multi-driven net CPU_test/fromReg31[10] with 2nd driver pin 'CPU_test/Registers_test/Registers_reg[31][10]/Q' [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPUPlus/SingleCycleCPUPlus.srcs/sources_1/new/Registers.v:61]
CRITICAL WARNING: [Synth 8-3352] multi-driven net CPU_test/fromReg31[9] with 1st driver pin 'CPU_test/Registers_test/Registers_reg[31][9]__0/Q' [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPUPlus/SingleCycleCPUPlus.srcs/sources_1/new/Registers.v:44]
CRITICAL WARNING: [Synth 8-3352] multi-driven net CPU_test/fromReg31[9] with 2nd driver pin 'CPU_test/Registers_test/Registers_reg[31][9]/Q' [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPUPlus/SingleCycleCPUPlus.srcs/sources_1/new/Registers.v:61]
CRITICAL WARNING: [Synth 8-3352] multi-driven net CPU_test/fromReg31[8] with 1st driver pin 'CPU_test/Registers_test/Registers_reg[31][8]__0/Q' [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPUPlus/SingleCycleCPUPlus.srcs/sources_1/new/Registers.v:44]
CRITICAL WARNING: [Synth 8-3352] multi-driven net CPU_test/fromReg31[8] with 2nd driver pin 'CPU_test/Registers_test/Registers_reg[31][8]/Q' [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPUPlus/SingleCycleCPUPlus.srcs/sources_1/new/Registers.v:61]
CRITICAL WARNING: [Synth 8-3352] multi-driven net CPU_test/fromReg31[7] with 1st driver pin 'CPU_test/Registers_test/Registers_reg[31][7]__0/Q' [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPUPlus/SingleCycleCPUPlus.srcs/sources_1/new/Registers.v:44]
CRITICAL WARNING: [Synth 8-3352] multi-driven net CPU_test/fromReg31[7] with 2nd driver pin 'CPU_test/Registers_test/Registers_reg[31][7]/Q' [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPUPlus/SingleCycleCPUPlus.srcs/sources_1/new/Registers.v:61]
CRITICAL WARNING: [Synth 8-3352] multi-driven net CPU_test/fromReg31[6] with 1st driver pin 'CPU_test/Registers_test/Registers_reg[31][6]__0/Q' [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPUPlus/SingleCycleCPUPlus.srcs/sources_1/new/Registers.v:44]
CRITICAL WARNING: [Synth 8-3352] multi-driven net CPU_test/fromReg31[6] with 2nd driver pin 'CPU_test/Registers_test/Registers_reg[31][6]/Q' [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPUPlus/SingleCycleCPUPlus.srcs/sources_1/new/Registers.v:61]
CRITICAL WARNING: [Synth 8-3352] multi-driven net CPU_test/fromReg31[5] with 1st driver pin 'CPU_test/Registers_test/Registers_reg[31][5]__0/Q' [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPUPlus/SingleCycleCPUPlus.srcs/sources_1/new/Registers.v:44]
CRITICAL WARNING: [Synth 8-3352] multi-driven net CPU_test/fromReg31[5] with 2nd driver pin 'CPU_test/Registers_test/Registers_reg[31][5]/Q' [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPUPlus/SingleCycleCPUPlus.srcs/sources_1/new/Registers.v:61]
CRITICAL WARNING: [Synth 8-3352] multi-driven net CPU_test/fromReg31[4] with 1st driver pin 'CPU_test/Registers_test/Registers_reg[31][4]__0/Q' [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPUPlus/SingleCycleCPUPlus.srcs/sources_1/new/Registers.v:44]
CRITICAL WARNING: [Synth 8-3352] multi-driven net CPU_test/fromReg31[4] with 2nd driver pin 'CPU_test/Registers_test/Registers_reg[31][4]/Q' [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPUPlus/SingleCycleCPUPlus.srcs/sources_1/new/Registers.v:61]
CRITICAL WARNING: [Synth 8-3352] multi-driven net CPU_test/fromReg31[3] with 1st driver pin 'CPU_test/Registers_test/Registers_reg[31][3]__0/Q' [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPUPlus/SingleCycleCPUPlus.srcs/sources_1/new/Registers.v:44]
CRITICAL WARNING: [Synth 8-3352] multi-driven net CPU_test/fromReg31[3] with 2nd driver pin 'CPU_test/Registers_test/Registers_reg[31][3]/Q' [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPUPlus/SingleCycleCPUPlus.srcs/sources_1/new/Registers.v:61]
CRITICAL WARNING: [Synth 8-3352] multi-driven net CPU_test/fromReg31[2] with 1st driver pin 'CPU_test/Registers_test/Registers_reg[31][2]__0/Q' [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPUPlus/SingleCycleCPUPlus.srcs/sources_1/new/Registers.v:44]
CRITICAL WARNING: [Synth 8-3352] multi-driven net CPU_test/fromReg31[2] with 2nd driver pin 'CPU_test/Registers_test/Registers_reg[31][2]/Q' [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPUPlus/SingleCycleCPUPlus.srcs/sources_1/new/Registers.v:61]
CRITICAL WARNING: [Synth 8-3352] multi-driven net CPU_test/fromReg31[1] with 1st driver pin 'CPU_test/Registers_test/Registers_reg[31][1]__0/Q' [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPUPlus/SingleCycleCPUPlus.srcs/sources_1/new/Registers.v:44]
CRITICAL WARNING: [Synth 8-3352] multi-driven net CPU_test/fromReg31[1] with 2nd driver pin 'CPU_test/Registers_test/Registers_reg[31][1]/Q' [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPUPlus/SingleCycleCPUPlus.srcs/sources_1/new/Registers.v:61]
CRITICAL WARNING: [Synth 8-3352] multi-driven net CPU_test/fromReg31[0] with 1st driver pin 'CPU_test/Registers_test/Registers_reg[31][0]__0/Q' [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPUPlus/SingleCycleCPUPlus.srcs/sources_1/new/Registers.v:44]
CRITICAL WARNING: [Synth 8-3352] multi-driven net CPU_test/fromReg31[0] with 2nd driver pin 'CPU_test/Registers_test/Registers_reg[31][0]/Q' [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPUPlus/SingleCycleCPUPlus.srcs/sources_1/new/Registers.v:61]

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|       32|Failed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:25:14 ; elapsed = 00:25:31 . Memory (MB): peak = 921.777 ; gain = 678.418
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:25:16 ; elapsed = 00:25:32 . Memory (MB): peak = 921.777 ; gain = 678.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:25:17 ; elapsed = 00:25:34 . Memory (MB): peak = 921.777 ; gain = 678.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:25:20 ; elapsed = 00:29:47 . Memory (MB): peak = 921.777 ; gain = 678.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:25:20 ; elapsed = 00:29:47 . Memory (MB): peak = 921.777 ; gain = 678.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     4|
|2     |CARRY4 |    44|
|3     |LUT1   |     6|
|4     |LUT2   |   104|
|5     |LUT3   |  1267|
|6     |LUT4   |   182|
|7     |LUT5   |   407|
|8     |LUT6   |  4220|
|9     |MUXF7  |  1428|
|10    |MUXF8  |   559|
|11    |FDCE   |    32|
|12    |FDRE   |  3129|
|13    |FDSE   |     4|
|14    |LD     |   151|
|15    |LDC    |     7|
|16    |LDCP   |     2|
|17    |LDP    |     2|
|18    |IBUF   |     3|
|19    |OBUF   |    28|
+------+-------+------+

Report Instance Areas: 
+------+---------------------+------------+------+
|      |Instance             |Module      |Cells |
+------+---------------------+------------+------+
|1     |top                  |            | 11579|
|2     |  CPU_test           |CPU_top     | 11477|
|3     |    ALU_test         |ALU         |   222|
|4     |    CPUControl_test  |CPUControl  |    74|
|5     |    DataMamory_test  |DataMemory  |  8373|
|6     |    NextAddress_test |NextAddress |     8|
|7     |    PC_test          |PC          |   820|
|8     |    Registers_test   |Registers   |  1929|
|9     |  light              |Light       |    67|
+------+---------------------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:25:21 ; elapsed = 00:29:47 . Memory (MB): peak = 921.777 ; gain = 678.418
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 64 critical warnings and 13 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:24:30 ; elapsed = 00:29:21 . Memory (MB): peak = 921.777 ; gain = 349.395
Synthesis Optimization Complete : Time (s): cpu = 00:25:21 ; elapsed = 00:29:48 . Memory (MB): peak = 921.777 ; gain = 678.418
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2196 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 162 instances were transformed.
  LD => LDCE: 151 instances
  LDC => LDCE: 7 instances
  LDCP => LDCP (GND, LUT3, LUT3, LDCE, VCC): 2 instances
  LDP => LDPE: 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
109 Infos, 122 Warnings, 66 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:25:29 ; elapsed = 00:30:00 . Memory (MB): peak = 921.777 ; gain = 691.555
INFO: [Common 17-1381] The checkpoint 'C:/Users/17727/Desktop/VivadoArea/SingleCycleCPUPlus/SingleCycleCPUPlus.runs/synth_1/ToFPGA.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file ToFPGA_utilization_synth.rpt -pb ToFPGA_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.168 . Memory (MB): peak = 921.777 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Dec  3 01:03:45 2020...

*** Running vivado
    with args -log ToFPGA.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source ToFPGA.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source ToFPGA.tcl -notrace
Command: synth_design -top ToFPGA -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 316 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 343.727 ; gain = 100.480
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'ToFPGA' [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPUPlus/SingleCycleCPUPlus.srcs/sources_1/new/ToFPGA.v:12]
INFO: [Synth 8-638] synthesizing module 'CPU_top' [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPUPlus/SingleCycleCPUPlus.srcs/sources_1/new/CPU_top.v:8]
INFO: [Synth 8-638] synthesizing module 'CPUControl' [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPUPlus/SingleCycleCPUPlus.srcs/sources_1/new/CPUControl.v:12]
WARNING: [Synth 8-567] referenced signal 'Funct' should be on the sensitivity list [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPUPlus/SingleCycleCPUPlus.srcs/sources_1/new/CPUControl.v:34]
INFO: [Synth 8-256] done synthesizing module 'CPUControl' (1#1) [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPUPlus/SingleCycleCPUPlus.srcs/sources_1/new/CPUControl.v:12]
INFO: [Synth 8-638] synthesizing module 'NextAddress' [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPUPlus/SingleCycleCPUPlus.srcs/sources_1/new/NextAddress.v:9]
WARNING: [Synth 8-567] referenced signal 'fromReg31' should be on the sensitivity list [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPUPlus/SingleCycleCPUPlus.srcs/sources_1/new/NextAddress.v:25]
WARNING: [Synth 8-567] referenced signal 'Instruction' should be on the sensitivity list [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPUPlus/SingleCycleCPUPlus.srcs/sources_1/new/NextAddress.v:25]
WARNING: [Synth 8-567] referenced signal 'TempAddress' should be on the sensitivity list [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPUPlus/SingleCycleCPUPlus.srcs/sources_1/new/NextAddress.v:25]
WARNING: [Synth 8-567] referenced signal 'SignExtend' should be on the sensitivity list [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPUPlus/SingleCycleCPUPlus.srcs/sources_1/new/NextAddress.v:25]
INFO: [Synth 8-256] done synthesizing module 'NextAddress' (2#1) [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPUPlus/SingleCycleCPUPlus.srcs/sources_1/new/NextAddress.v:9]
INFO: [Synth 8-638] synthesizing module 'PC' [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPUPlus/SingleCycleCPUPlus.srcs/sources_1/new/PC.v:6]
INFO: [Synth 8-256] done synthesizing module 'PC' (3#1) [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPUPlus/SingleCycleCPUPlus.srcs/sources_1/new/PC.v:6]
INFO: [Synth 8-638] synthesizing module 'InstructionMemory' [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPUPlus/SingleCycleCPUPlus.srcs/sources_1/new/InstructionMemory.v:7]
INFO: [Synth 8-3876] $readmem data file 'C:/Users/17727/Desktop/test2.txt' is read successfully [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPUPlus/SingleCycleCPUPlus.srcs/sources_1/new/InstructionMemory.v:15]
INFO: [Synth 8-256] done synthesizing module 'InstructionMemory' (4#1) [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPUPlus/SingleCycleCPUPlus.srcs/sources_1/new/InstructionMemory.v:7]
INFO: [Synth 8-638] synthesizing module 'Registers' [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPUPlus/SingleCycleCPUPlus.srcs/sources_1/new/Registers.v:23]
INFO: [Synth 8-256] done synthesizing module 'Registers' (5#1) [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPUPlus/SingleCycleCPUPlus.srcs/sources_1/new/Registers.v:23]
INFO: [Synth 8-638] synthesizing module 'SignExtend' [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPUPlus/SingleCycleCPUPlus.srcs/sources_1/new/SignExtend.v:6]
INFO: [Synth 8-256] done synthesizing module 'SignExtend' (6#1) [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPUPlus/SingleCycleCPUPlus.srcs/sources_1/new/SignExtend.v:6]
INFO: [Synth 8-638] synthesizing module 'BeforeALU' [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPUPlus/SingleCycleCPUPlus.srcs/sources_1/new/BeforeALU.v:7]
INFO: [Synth 8-256] done synthesizing module 'BeforeALU' (7#1) [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPUPlus/SingleCycleCPUPlus.srcs/sources_1/new/BeforeALU.v:7]
INFO: [Synth 8-638] synthesizing module 'ALUControlUnit' [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPUPlus/SingleCycleCPUPlus.srcs/sources_1/new/ALUControlUnit.v:12]
WARNING: [Synth 8-567] referenced signal 'Op' should be on the sensitivity list [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPUPlus/SingleCycleCPUPlus.srcs/sources_1/new/ALUControlUnit.v:18]
WARNING: [Synth 8-567] referenced signal 'Funct' should be on the sensitivity list [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPUPlus/SingleCycleCPUPlus.srcs/sources_1/new/ALUControlUnit.v:18]
INFO: [Synth 8-256] done synthesizing module 'ALUControlUnit' (8#1) [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPUPlus/SingleCycleCPUPlus.srcs/sources_1/new/ALUControlUnit.v:12]
INFO: [Synth 8-638] synthesizing module 'ALU' [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPUPlus/SingleCycleCPUPlus.srcs/sources_1/new/ALU.v:11]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPUPlus/SingleCycleCPUPlus.srcs/sources_1/new/ALU.v:20]
INFO: [Synth 8-256] done synthesizing module 'ALU' (9#1) [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPUPlus/SingleCycleCPUPlus.srcs/sources_1/new/ALU.v:11]
INFO: [Synth 8-638] synthesizing module 'DataMemory' [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPUPlus/SingleCycleCPUPlus.srcs/sources_1/new/DataMemory.v:8]
WARNING: [Synth 8-4767] Trying to implement RAM 'Memory_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "Memory_reg" dissolved into registers
INFO: [Synth 8-256] done synthesizing module 'DataMemory' (10#1) [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPUPlus/SingleCycleCPUPlus.srcs/sources_1/new/DataMemory.v:8]
INFO: [Synth 8-638] synthesizing module 'SelectRegWriteData' [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPUPlus/SingleCycleCPUPlus.srcs/sources_1/new/SelectRegWriteData.v:10]
INFO: [Synth 8-256] done synthesizing module 'SelectRegWriteData' (11#1) [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPUPlus/SingleCycleCPUPlus.srcs/sources_1/new/SelectRegWriteData.v:10]
INFO: [Synth 8-256] done synthesizing module 'CPU_top' (12#1) [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPUPlus/SingleCycleCPUPlus.srcs/sources_1/new/CPU_top.v:8]
INFO: [Synth 8-638] synthesizing module 'Light' [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPUPlus/SingleCycleCPUPlus.srcs/sources_1/new/Light.v:3]
	Parameter s0 bound to: 7'b0000001 
	Parameter s1 bound to: 7'b1001111 
	Parameter s2 bound to: 7'b0010010 
	Parameter s3 bound to: 7'b0000110 
	Parameter s4 bound to: 7'b1001100 
	Parameter s5 bound to: 7'b0100100 
	Parameter s6 bound to: 7'b0100000 
	Parameter s7 bound to: 7'b0001111 
	Parameter s8 bound to: 7'b0000000 
	Parameter s9 bound to: 7'b0000100 
	Parameter sa bound to: 7'b0001000 
	Parameter sb bound to: 7'b1100000 
	Parameter sc bound to: 7'b0110001 
	Parameter sd bound to: 7'b1000010 
	Parameter se bound to: 7'b0110000 
	Parameter sf bound to: 7'b0111000 
INFO: [Synth 8-226] default block is never used [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPUPlus/SingleCycleCPUPlus.srcs/sources_1/new/Light.v:45]
INFO: [Synth 8-226] default block is never used [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPUPlus/SingleCycleCPUPlus.srcs/sources_1/new/Light.v:68]
INFO: [Synth 8-226] default block is never used [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPUPlus/SingleCycleCPUPlus.srcs/sources_1/new/Light.v:91]
INFO: [Synth 8-226] default block is never used [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPUPlus/SingleCycleCPUPlus.srcs/sources_1/new/Light.v:114]
INFO: [Synth 8-256] done synthesizing module 'Light' (13#1) [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPUPlus/SingleCycleCPUPlus.srcs/sources_1/new/Light.v:3]
INFO: [Synth 8-256] done synthesizing module 'ToFPGA' (14#1) [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPUPlus/SingleCycleCPUPlus.srcs/sources_1/new/ToFPGA.v:12]
WARNING: [Synth 8-3331] design ALUControlUnit has unconnected port Instruction[25]
WARNING: [Synth 8-3331] design ALUControlUnit has unconnected port Instruction[24]
WARNING: [Synth 8-3331] design ALUControlUnit has unconnected port Instruction[23]
WARNING: [Synth 8-3331] design ALUControlUnit has unconnected port Instruction[22]
WARNING: [Synth 8-3331] design ALUControlUnit has unconnected port Instruction[21]
WARNING: [Synth 8-3331] design ALUControlUnit has unconnected port Instruction[20]
WARNING: [Synth 8-3331] design ALUControlUnit has unconnected port Instruction[19]
WARNING: [Synth 8-3331] design ALUControlUnit has unconnected port Instruction[18]
WARNING: [Synth 8-3331] design ALUControlUnit has unconnected port Instruction[17]
WARNING: [Synth 8-3331] design ALUControlUnit has unconnected port Instruction[16]
WARNING: [Synth 8-3331] design ALUControlUnit has unconnected port Instruction[15]
WARNING: [Synth 8-3331] design ALUControlUnit has unconnected port Instruction[14]
WARNING: [Synth 8-3331] design ALUControlUnit has unconnected port Instruction[13]
WARNING: [Synth 8-3331] design ALUControlUnit has unconnected port Instruction[12]
WARNING: [Synth 8-3331] design ALUControlUnit has unconnected port Instruction[11]
WARNING: [Synth 8-3331] design ALUControlUnit has unconnected port Instruction[10]
WARNING: [Synth 8-3331] design ALUControlUnit has unconnected port Instruction[9]
WARNING: [Synth 8-3331] design ALUControlUnit has unconnected port Instruction[8]
WARNING: [Synth 8-3331] design ALUControlUnit has unconnected port Instruction[7]
WARNING: [Synth 8-3331] design ALUControlUnit has unconnected port Instruction[6]
WARNING: [Synth 8-3331] design BeforeALU has unconnected port Instruction[31]
WARNING: [Synth 8-3331] design BeforeALU has unconnected port Instruction[30]
WARNING: [Synth 8-3331] design BeforeALU has unconnected port Instruction[29]
WARNING: [Synth 8-3331] design BeforeALU has unconnected port Instruction[28]
WARNING: [Synth 8-3331] design BeforeALU has unconnected port Instruction[27]
WARNING: [Synth 8-3331] design BeforeALU has unconnected port Instruction[26]
WARNING: [Synth 8-3331] design BeforeALU has unconnected port Instruction[25]
WARNING: [Synth 8-3331] design BeforeALU has unconnected port Instruction[24]
WARNING: [Synth 8-3331] design BeforeALU has unconnected port Instruction[23]
WARNING: [Synth 8-3331] design BeforeALU has unconnected port Instruction[22]
WARNING: [Synth 8-3331] design BeforeALU has unconnected port Instruction[21]
WARNING: [Synth 8-3331] design BeforeALU has unconnected port Instruction[20]
WARNING: [Synth 8-3331] design BeforeALU has unconnected port Instruction[19]
WARNING: [Synth 8-3331] design BeforeALU has unconnected port Instruction[18]
WARNING: [Synth 8-3331] design BeforeALU has unconnected port Instruction[17]
WARNING: [Synth 8-3331] design BeforeALU has unconnected port Instruction[16]
WARNING: [Synth 8-3331] design BeforeALU has unconnected port Instruction[15]
WARNING: [Synth 8-3331] design BeforeALU has unconnected port Instruction[14]
WARNING: [Synth 8-3331] design BeforeALU has unconnected port Instruction[13]
WARNING: [Synth 8-3331] design BeforeALU has unconnected port Instruction[12]
WARNING: [Synth 8-3331] design BeforeALU has unconnected port Instruction[11]
WARNING: [Synth 8-3331] design BeforeALU has unconnected port Instruction[5]
WARNING: [Synth 8-3331] design BeforeALU has unconnected port Instruction[4]
WARNING: [Synth 8-3331] design BeforeALU has unconnected port Instruction[3]
WARNING: [Synth 8-3331] design BeforeALU has unconnected port Instruction[2]
WARNING: [Synth 8-3331] design BeforeALU has unconnected port Instruction[1]
WARNING: [Synth 8-3331] design BeforeALU has unconnected port Instruction[0]
WARNING: [Synth 8-3331] design SignExtend has unconnected port clk
WARNING: [Synth 8-3331] design SignExtend has unconnected port Instruction[31]
WARNING: [Synth 8-3331] design SignExtend has unconnected port Instruction[30]
WARNING: [Synth 8-3331] design SignExtend has unconnected port Instruction[29]
WARNING: [Synth 8-3331] design SignExtend has unconnected port Instruction[28]
WARNING: [Synth 8-3331] design SignExtend has unconnected port Instruction[27]
WARNING: [Synth 8-3331] design SignExtend has unconnected port Instruction[26]
WARNING: [Synth 8-3331] design SignExtend has unconnected port Instruction[25]
WARNING: [Synth 8-3331] design SignExtend has unconnected port Instruction[24]
WARNING: [Synth 8-3331] design SignExtend has unconnected port Instruction[23]
WARNING: [Synth 8-3331] design SignExtend has unconnected port Instruction[22]
WARNING: [Synth 8-3331] design SignExtend has unconnected port Instruction[21]
WARNING: [Synth 8-3331] design SignExtend has unconnected port Instruction[20]
WARNING: [Synth 8-3331] design SignExtend has unconnected port Instruction[19]
WARNING: [Synth 8-3331] design SignExtend has unconnected port Instruction[18]
WARNING: [Synth 8-3331] design SignExtend has unconnected port Instruction[17]
WARNING: [Synth 8-3331] design SignExtend has unconnected port Instruction[16]
WARNING: [Synth 8-3331] design Registers has unconnected port Instruction[31]
WARNING: [Synth 8-3331] design Registers has unconnected port Instruction[30]
WARNING: [Synth 8-3331] design Registers has unconnected port Instruction[29]
WARNING: [Synth 8-3331] design Registers has unconnected port Instruction[28]
WARNING: [Synth 8-3331] design Registers has unconnected port Instruction[27]
WARNING: [Synth 8-3331] design Registers has unconnected port Instruction[26]
WARNING: [Synth 8-3331] design Registers has unconnected port Instruction[10]
WARNING: [Synth 8-3331] design Registers has unconnected port Instruction[9]
WARNING: [Synth 8-3331] design Registers has unconnected port Instruction[8]
WARNING: [Synth 8-3331] design Registers has unconnected port Instruction[7]
WARNING: [Synth 8-3331] design Registers has unconnected port Instruction[6]
WARNING: [Synth 8-3331] design Registers has unconnected port Instruction[5]
WARNING: [Synth 8-3331] design Registers has unconnected port Instruction[4]
WARNING: [Synth 8-3331] design Registers has unconnected port Instruction[3]
WARNING: [Synth 8-3331] design Registers has unconnected port Instruction[2]
WARNING: [Synth 8-3331] design Registers has unconnected port Instruction[1]
WARNING: [Synth 8-3331] design Registers has unconnected port Instruction[0]
WARNING: [Synth 8-3331] design NextAddress has unconnected port Instruction[31]
WARNING: [Synth 8-3331] design NextAddress has unconnected port Instruction[30]
WARNING: [Synth 8-3331] design NextAddress has unconnected port Instruction[29]
WARNING: [Synth 8-3331] design NextAddress has unconnected port Instruction[28]
WARNING: [Synth 8-3331] design NextAddress has unconnected port Instruction[27]
WARNING: [Synth 8-3331] design NextAddress has unconnected port Instruction[26]
WARNING: [Synth 8-3331] design CPUControl has unconnected port Instruction[25]
WARNING: [Synth 8-3331] design CPUControl has unconnected port Instruction[24]
WARNING: [Synth 8-3331] design CPUControl has unconnected port Instruction[23]
WARNING: [Synth 8-3331] design CPUControl has unconnected port Instruction[22]
WARNING: [Synth 8-3331] design CPUControl has unconnected port Instruction[21]
WARNING: [Synth 8-3331] design CPUControl has unconnected port Instruction[20]
WARNING: [Synth 8-3331] design CPUControl has unconnected port Instruction[19]
WARNING: [Synth 8-3331] design CPUControl has unconnected port Instruction[18]
WARNING: [Synth 8-3331] design CPUControl has unconnected port Instruction[17]
WARNING: [Synth 8-3331] design CPUControl has unconnected port Instruction[16]
WARNING: [Synth 8-3331] design CPUControl has unconnected port Instruction[15]
WARNING: [Synth 8-3331] design CPUControl has unconnected port Instruction[14]
WARNING: [Synth 8-3331] design CPUControl has unconnected port Instruction[13]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 445.117 ; gain = 201.871
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 445.117 ; gain = 201.871
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPUPlus/SingleCycleCPUPlus.srcs/constrs_1/new/CPU_con.xdc]
WARNING: [Vivado 12-507] No nets matched 'clk_IBUF'. [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPUPlus/SingleCycleCPUPlus.srcs/constrs_1/new/CPU_con.xdc:3]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPUPlus/SingleCycleCPUPlus.srcs/constrs_1/new/CPU_con.xdc:3]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Designutils 20-970] Unrecognized or unsupported command 'create_clock -add -name sys_clk_pin -period 10.00 -waveform {0 5}[get_ports rclk]' found in constraint file. [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPUPlus/SingleCycleCPUPlus.srcs/constrs_1/new/CPU_con.xdc:35]
Finished Parsing XDC File [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPUPlus/SingleCycleCPUPlus.srcs/constrs_1/new/CPU_con.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPUPlus/SingleCycleCPUPlus.srcs/constrs_1/new/CPU_con.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ToFPGA_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ToFPGA_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 775.426 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:03 ; elapsed = 00:01:08 . Memory (MB): peak = 775.426 ; gain = 532.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:03 ; elapsed = 00:01:08 . Memory (MB): peak = 775.426 ; gain = 532.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:03 ; elapsed = 00:01:08 . Memory (MB): peak = 775.426 ; gain = 532.180
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "RegDst" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RegDst" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Jump" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Jump" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MemRead" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RegDst" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RegDst" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Jump" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Jump" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MemRead" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Memory" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Memory" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Memory" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Memory" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Registers_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Registers_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Registers_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Registers_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Registers_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Registers_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Registers_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Registers_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Registers_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Registers_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Registers_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Registers_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Registers_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Registers_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Registers_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Registers_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Registers_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Registers_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Registers_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Registers_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Registers_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Registers_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Registers_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Registers_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Registers_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Registers_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Registers_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Registers_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Registers_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Registers_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Registers_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Registers_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPUPlus/SingleCycleCPUPlus.srcs/sources_1/new/ALU.v:20]
INFO: [Synth 8-5545] ROM "Zero" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "divclk_cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "changeclk" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-327] inferring latch for variable 'RegDst_reg' [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPUPlus/SingleCycleCPUPlus.srcs/sources_1/new/CPUControl.v:38]
WARNING: [Synth 8-327] inferring latch for variable 'Jump_reg' [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPUPlus/SingleCycleCPUPlus.srcs/sources_1/new/CPUControl.v:39]
WARNING: [Synth 8-327] inferring latch for variable 'Branch_reg' [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPUPlus/SingleCycleCPUPlus.srcs/sources_1/new/CPUControl.v:40]
WARNING: [Synth 8-327] inferring latch for variable 'MemRead_reg' [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPUPlus/SingleCycleCPUPlus.srcs/sources_1/new/CPUControl.v:41]
WARNING: [Synth 8-327] inferring latch for variable 'MemWrite_reg' [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPUPlus/SingleCycleCPUPlus.srcs/sources_1/new/CPUControl.v:43]
WARNING: [Synth 8-327] inferring latch for variable 'ALUSrc1_reg' [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPUPlus/SingleCycleCPUPlus.srcs/sources_1/new/CPUControl.v:44]
WARNING: [Synth 8-327] inferring latch for variable 'ALUSrc2_reg' [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPUPlus/SingleCycleCPUPlus.srcs/sources_1/new/CPUControl.v:45]
WARNING: [Synth 8-327] inferring latch for variable 'RegWrite_reg' [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPUPlus/SingleCycleCPUPlus.srcs/sources_1/new/CPUControl.v:46]
WARNING: [Synth 8-327] inferring latch for variable 'JR_reg' [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPUPlus/SingleCycleCPUPlus.srcs/sources_1/new/CPUControl.v:47]
WARNING: [Synth 8-327] inferring latch for variable 'JAL_reg' [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPUPlus/SingleCycleCPUPlus.srcs/sources_1/new/CPUControl.v:48]
WARNING: [Synth 8-327] inferring latch for variable 'BranchNot_reg' [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPUPlus/SingleCycleCPUPlus.srcs/sources_1/new/CPUControl.v:49]
WARNING: [Synth 8-327] inferring latch for variable 'Result_reg' [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPUPlus/SingleCycleCPUPlus.srcs/sources_1/new/ALU.v:21]
WARNING: [Synth 8-327] inferring latch for variable 'ReadData_reg' [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPUPlus/SingleCycleCPUPlus.srcs/sources_1/new/DataMemory.v:67]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:23 ; elapsed = 00:01:30 . Memory (MB): peak = 775.426 ; gain = 532.180
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |DataMemory    |           1|     41582|
|2     |CPU_top__GB1  |           1|      7861|
|3     |Light         |           1|      1634|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   3 Input     32 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	  33 Input     32 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 8     
	   8 Input     32 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 144   
	   2 Input      8 Bit        Muxes := 252   
	 217 Input      8 Bit        Muxes := 4     
	  19 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 7     
	   3 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 16    
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 331   
	   4 Input      1 Bit        Muxes := 67    
	   5 Input      1 Bit        Muxes := 193   
	   3 Input      1 Bit        Muxes := 6     
	   8 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module DataMemory 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      8 Bit        Muxes := 144   
	   2 Input      8 Bit        Muxes := 252   
	   4 Input      2 Bit        Muxes := 16    
	   2 Input      1 Bit        Muxes := 250   
	   4 Input      1 Bit        Muxes := 64    
	   5 Input      1 Bit        Muxes := 192   
Module NextAddress 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
Module PC 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module InstructionMemory 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Muxes : 
	 217 Input      8 Bit        Muxes := 4     
Module Registers 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Muxes : 
	  33 Input     32 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 31    
	   3 Input      1 Bit        Muxes := 1     
Module BeforeALU 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module ALUControlUnit 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 7     
	   3 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Muxes : 
	   8 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 3     
	   8 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module CPUControl 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 46    
	   4 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 5     
	   5 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
Module SelectRegWriteData 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module Light 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	  19 Input      7 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "Zero" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "divclk_cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "changeclk" won't be mapped to RAM because address size (32) is larger than maximum supported(25)

*** Running vivado
    with args -log ToFPGA.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source ToFPGA.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source ToFPGA.tcl -notrace
Command: synth_design -top ToFPGA -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7908 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 343.711 ; gain = 100.543
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'ToFPGA' [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPUPlus/SingleCycleCPUPlus.srcs/sources_1/new/ToFPGA.v:12]
INFO: [Synth 8-638] synthesizing module 'CPU_top' [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPUPlus/SingleCycleCPUPlus.srcs/sources_1/new/CPU_top.v:8]
INFO: [Synth 8-638] synthesizing module 'CPUControl' [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPUPlus/SingleCycleCPUPlus.srcs/sources_1/new/CPUControl.v:12]
WARNING: [Synth 8-567] referenced signal 'Funct' should be on the sensitivity list [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPUPlus/SingleCycleCPUPlus.srcs/sources_1/new/CPUControl.v:34]
INFO: [Synth 8-256] done synthesizing module 'CPUControl' (1#1) [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPUPlus/SingleCycleCPUPlus.srcs/sources_1/new/CPUControl.v:12]
INFO: [Synth 8-638] synthesizing module 'NextAddress' [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPUPlus/SingleCycleCPUPlus.srcs/sources_1/new/NextAddress.v:9]
WARNING: [Synth 8-567] referenced signal 'fromReg31' should be on the sensitivity list [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPUPlus/SingleCycleCPUPlus.srcs/sources_1/new/NextAddress.v:25]
WARNING: [Synth 8-567] referenced signal 'Instruction' should be on the sensitivity list [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPUPlus/SingleCycleCPUPlus.srcs/sources_1/new/NextAddress.v:25]
WARNING: [Synth 8-567] referenced signal 'TempAddress' should be on the sensitivity list [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPUPlus/SingleCycleCPUPlus.srcs/sources_1/new/NextAddress.v:25]
WARNING: [Synth 8-567] referenced signal 'SignExtend' should be on the sensitivity list [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPUPlus/SingleCycleCPUPlus.srcs/sources_1/new/NextAddress.v:25]
INFO: [Synth 8-256] done synthesizing module 'NextAddress' (2#1) [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPUPlus/SingleCycleCPUPlus.srcs/sources_1/new/NextAddress.v:9]
INFO: [Synth 8-638] synthesizing module 'PC' [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPUPlus/SingleCycleCPUPlus.srcs/sources_1/new/PC.v:6]
INFO: [Synth 8-256] done synthesizing module 'PC' (3#1) [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPUPlus/SingleCycleCPUPlus.srcs/sources_1/new/PC.v:6]
INFO: [Synth 8-638] synthesizing module 'InstructionMemory' [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPUPlus/SingleCycleCPUPlus.srcs/sources_1/new/InstructionMemory.v:7]
INFO: [Synth 8-3876] $readmem data file 'C:/Users/17727/Desktop/test2.txt' is read successfully [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPUPlus/SingleCycleCPUPlus.srcs/sources_1/new/InstructionMemory.v:15]
INFO: [Synth 8-256] done synthesizing module 'InstructionMemory' (4#1) [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPUPlus/SingleCycleCPUPlus.srcs/sources_1/new/InstructionMemory.v:7]
INFO: [Synth 8-638] synthesizing module 'Registers' [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPUPlus/SingleCycleCPUPlus.srcs/sources_1/new/Registers.v:23]
INFO: [Synth 8-256] done synthesizing module 'Registers' (5#1) [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPUPlus/SingleCycleCPUPlus.srcs/sources_1/new/Registers.v:23]
INFO: [Synth 8-638] synthesizing module 'SignExtend' [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPUPlus/SingleCycleCPUPlus.srcs/sources_1/new/SignExtend.v:6]
INFO: [Synth 8-256] done synthesizing module 'SignExtend' (6#1) [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPUPlus/SingleCycleCPUPlus.srcs/sources_1/new/SignExtend.v:6]
INFO: [Synth 8-638] synthesizing module 'BeforeALU' [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPUPlus/SingleCycleCPUPlus.srcs/sources_1/new/BeforeALU.v:7]
INFO: [Synth 8-256] done synthesizing module 'BeforeALU' (7#1) [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPUPlus/SingleCycleCPUPlus.srcs/sources_1/new/BeforeALU.v:7]
INFO: [Synth 8-638] synthesizing module 'ALUControlUnit' [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPUPlus/SingleCycleCPUPlus.srcs/sources_1/new/ALUControlUnit.v:12]
WARNING: [Synth 8-567] referenced signal 'Op' should be on the sensitivity list [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPUPlus/SingleCycleCPUPlus.srcs/sources_1/new/ALUControlUnit.v:18]
WARNING: [Synth 8-567] referenced signal 'Funct' should be on the sensitivity list [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPUPlus/SingleCycleCPUPlus.srcs/sources_1/new/ALUControlUnit.v:18]
INFO: [Synth 8-256] done synthesizing module 'ALUControlUnit' (8#1) [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPUPlus/SingleCycleCPUPlus.srcs/sources_1/new/ALUControlUnit.v:12]
INFO: [Synth 8-638] synthesizing module 'ALU' [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPUPlus/SingleCycleCPUPlus.srcs/sources_1/new/ALU.v:11]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPUPlus/SingleCycleCPUPlus.srcs/sources_1/new/ALU.v:20]
INFO: [Synth 8-256] done synthesizing module 'ALU' (9#1) [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPUPlus/SingleCycleCPUPlus.srcs/sources_1/new/ALU.v:11]
INFO: [Synth 8-638] synthesizing module 'DataMemory' [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPUPlus/SingleCycleCPUPlus.srcs/sources_1/new/DataMemory.v:8]
WARNING: [Synth 8-4767] Trying to implement RAM 'Memory_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "Memory_reg" dissolved into registers
INFO: [Synth 8-256] done synthesizing module 'DataMemory' (10#1) [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPUPlus/SingleCycleCPUPlus.srcs/sources_1/new/DataMemory.v:8]
INFO: [Synth 8-638] synthesizing module 'SelectRegWriteData' [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPUPlus/SingleCycleCPUPlus.srcs/sources_1/new/SelectRegWriteData.v:10]
INFO: [Synth 8-256] done synthesizing module 'SelectRegWriteData' (11#1) [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPUPlus/SingleCycleCPUPlus.srcs/sources_1/new/SelectRegWriteData.v:10]
INFO: [Synth 8-256] done synthesizing module 'CPU_top' (12#1) [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPUPlus/SingleCycleCPUPlus.srcs/sources_1/new/CPU_top.v:8]
INFO: [Synth 8-638] synthesizing module 'Light' [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPUPlus/SingleCycleCPUPlus.srcs/sources_1/new/Light.v:3]
	Parameter s0 bound to: 7'b0000001 
	Parameter s1 bound to: 7'b1001111 
	Parameter s2 bound to: 7'b0010010 
	Parameter s3 bound to: 7'b0000110 
	Parameter s4 bound to: 7'b1001100 
	Parameter s5 bound to: 7'b0100100 
	Parameter s6 bound to: 7'b0100000 
	Parameter s7 bound to: 7'b0001111 
	Parameter s8 bound to: 7'b0000000 
	Parameter s9 bound to: 7'b0000100 
	Parameter sa bound to: 7'b0001000 
	Parameter sb bound to: 7'b1100000 
	Parameter sc bound to: 7'b0110001 
	Parameter sd bound to: 7'b1000010 
	Parameter se bound to: 7'b0110000 
	Parameter sf bound to: 7'b0111000 
INFO: [Synth 8-226] default block is never used [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPUPlus/SingleCycleCPUPlus.srcs/sources_1/new/Light.v:45]
INFO: [Synth 8-226] default block is never used [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPUPlus/SingleCycleCPUPlus.srcs/sources_1/new/Light.v:68]
INFO: [Synth 8-226] default block is never used [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPUPlus/SingleCycleCPUPlus.srcs/sources_1/new/Light.v:91]
INFO: [Synth 8-226] default block is never used [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPUPlus/SingleCycleCPUPlus.srcs/sources_1/new/Light.v:114]
INFO: [Synth 8-256] done synthesizing module 'Light' (13#1) [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPUPlus/SingleCycleCPUPlus.srcs/sources_1/new/Light.v:3]
INFO: [Synth 8-256] done synthesizing module 'ToFPGA' (14#1) [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPUPlus/SingleCycleCPUPlus.srcs/sources_1/new/ToFPGA.v:12]
WARNING: [Synth 8-3331] design ALUControlUnit has unconnected port Instruction[25]
WARNING: [Synth 8-3331] design ALUControlUnit has unconnected port Instruction[24]
WARNING: [Synth 8-3331] design ALUControlUnit has unconnected port Instruction[23]
WARNING: [Synth 8-3331] design ALUControlUnit has unconnected port Instruction[22]
WARNING: [Synth 8-3331] design ALUControlUnit has unconnected port Instruction[21]
WARNING: [Synth 8-3331] design ALUControlUnit has unconnected port Instruction[20]
WARNING: [Synth 8-3331] design ALUControlUnit has unconnected port Instruction[19]
WARNING: [Synth 8-3331] design ALUControlUnit has unconnected port Instruction[18]
WARNING: [Synth 8-3331] design ALUControlUnit has unconnected port Instruction[17]
WARNING: [Synth 8-3331] design ALUControlUnit has unconnected port Instruction[16]
WARNING: [Synth 8-3331] design ALUControlUnit has unconnected port Instruction[15]
WARNING: [Synth 8-3331] design ALUControlUnit has unconnected port Instruction[14]
WARNING: [Synth 8-3331] design ALUControlUnit has unconnected port Instruction[13]
WARNING: [Synth 8-3331] design ALUControlUnit has unconnected port Instruction[12]
WARNING: [Synth 8-3331] design ALUControlUnit has unconnected port Instruction[11]
WARNING: [Synth 8-3331] design ALUControlUnit has unconnected port Instruction[10]
WARNING: [Synth 8-3331] design ALUControlUnit has unconnected port Instruction[9]
WARNING: [Synth 8-3331] design ALUControlUnit has unconnected port Instruction[8]
WARNING: [Synth 8-3331] design ALUControlUnit has unconnected port Instruction[7]
WARNING: [Synth 8-3331] design ALUControlUnit has unconnected port Instruction[6]
WARNING: [Synth 8-3331] design BeforeALU has unconnected port Instruction[31]
WARNING: [Synth 8-3331] design BeforeALU has unconnected port Instruction[30]
WARNING: [Synth 8-3331] design BeforeALU has unconnected port Instruction[29]
WARNING: [Synth 8-3331] design BeforeALU has unconnected port Instruction[28]
WARNING: [Synth 8-3331] design BeforeALU has unconnected port Instruction[27]
WARNING: [Synth 8-3331] design BeforeALU has unconnected port Instruction[26]
WARNING: [Synth 8-3331] design BeforeALU has unconnected port Instruction[25]
WARNING: [Synth 8-3331] design BeforeALU has unconnected port Instruction[24]
WARNING: [Synth 8-3331] design BeforeALU has unconnected port Instruction[23]
WARNING: [Synth 8-3331] design BeforeALU has unconnected port Instruction[22]
WARNING: [Synth 8-3331] design BeforeALU has unconnected port Instruction[21]
WARNING: [Synth 8-3331] design BeforeALU has unconnected port Instruction[20]
WARNING: [Synth 8-3331] design BeforeALU has unconnected port Instruction[19]
WARNING: [Synth 8-3331] design BeforeALU has unconnected port Instruction[18]
WARNING: [Synth 8-3331] design BeforeALU has unconnected port Instruction[17]
WARNING: [Synth 8-3331] design BeforeALU has unconnected port Instruction[16]
WARNING: [Synth 8-3331] design BeforeALU has unconnected port Instruction[15]
WARNING: [Synth 8-3331] design BeforeALU has unconnected port Instruction[14]
WARNING: [Synth 8-3331] design BeforeALU has unconnected port Instruction[13]
WARNING: [Synth 8-3331] design BeforeALU has unconnected port Instruction[12]
WARNING: [Synth 8-3331] design BeforeALU has unconnected port Instruction[11]
WARNING: [Synth 8-3331] design BeforeALU has unconnected port Instruction[5]
WARNING: [Synth 8-3331] design BeforeALU has unconnected port Instruction[4]
WARNING: [Synth 8-3331] design BeforeALU has unconnected port Instruction[3]
WARNING: [Synth 8-3331] design BeforeALU has unconnected port Instruction[2]
WARNING: [Synth 8-3331] design BeforeALU has unconnected port Instruction[1]
WARNING: [Synth 8-3331] design BeforeALU has unconnected port Instruction[0]
WARNING: [Synth 8-3331] design SignExtend has unconnected port clk
WARNING: [Synth 8-3331] design SignExtend has unconnected port Instruction[31]
WARNING: [Synth 8-3331] design SignExtend has unconnected port Instruction[30]
WARNING: [Synth 8-3331] design SignExtend has unconnected port Instruction[29]
WARNING: [Synth 8-3331] design SignExtend has unconnected port Instruction[28]
WARNING: [Synth 8-3331] design SignExtend has unconnected port Instruction[27]
WARNING: [Synth 8-3331] design SignExtend has unconnected port Instruction[26]
WARNING: [Synth 8-3331] design SignExtend has unconnected port Instruction[25]
WARNING: [Synth 8-3331] design SignExtend has unconnected port Instruction[24]
WARNING: [Synth 8-3331] design SignExtend has unconnected port Instruction[23]
WARNING: [Synth 8-3331] design SignExtend has unconnected port Instruction[22]
WARNING: [Synth 8-3331] design SignExtend has unconnected port Instruction[21]
WARNING: [Synth 8-3331] design SignExtend has unconnected port Instruction[20]
WARNING: [Synth 8-3331] design SignExtend has unconnected port Instruction[19]
WARNING: [Synth 8-3331] design SignExtend has unconnected port Instruction[18]
WARNING: [Synth 8-3331] design SignExtend has unconnected port Instruction[17]
WARNING: [Synth 8-3331] design SignExtend has unconnected port Instruction[16]
WARNING: [Synth 8-3331] design Registers has unconnected port Instruction[31]
WARNING: [Synth 8-3331] design Registers has unconnected port Instruction[30]
WARNING: [Synth 8-3331] design Registers has unconnected port Instruction[29]
WARNING: [Synth 8-3331] design Registers has unconnected port Instruction[28]
WARNING: [Synth 8-3331] design Registers has unconnected port Instruction[27]
WARNING: [Synth 8-3331] design Registers has unconnected port Instruction[26]
WARNING: [Synth 8-3331] design Registers has unconnected port Instruction[10]
WARNING: [Synth 8-3331] design Registers has unconnected port Instruction[9]
WARNING: [Synth 8-3331] design Registers has unconnected port Instruction[8]
WARNING: [Synth 8-3331] design Registers has unconnected port Instruction[7]
WARNING: [Synth 8-3331] design Registers has unconnected port Instruction[6]
WARNING: [Synth 8-3331] design Registers has unconnected port Instruction[5]
WARNING: [Synth 8-3331] design Registers has unconnected port Instruction[4]
WARNING: [Synth 8-3331] design Registers has unconnected port Instruction[3]
WARNING: [Synth 8-3331] design Registers has unconnected port Instruction[2]
WARNING: [Synth 8-3331] design Registers has unconnected port Instruction[1]
WARNING: [Synth 8-3331] design Registers has unconnected port Instruction[0]
WARNING: [Synth 8-3331] design NextAddress has unconnected port Instruction[31]
WARNING: [Synth 8-3331] design NextAddress has unconnected port Instruction[30]
WARNING: [Synth 8-3331] design NextAddress has unconnected port Instruction[29]
WARNING: [Synth 8-3331] design NextAddress has unconnected port Instruction[28]
WARNING: [Synth 8-3331] design NextAddress has unconnected port Instruction[27]
WARNING: [Synth 8-3331] design NextAddress has unconnected port Instruction[26]
WARNING: [Synth 8-3331] design CPUControl has unconnected port Instruction[25]
WARNING: [Synth 8-3331] design CPUControl has unconnected port Instruction[24]
WARNING: [Synth 8-3331] design CPUControl has unconnected port Instruction[23]
WARNING: [Synth 8-3331] design CPUControl has unconnected port Instruction[22]
WARNING: [Synth 8-3331] design CPUControl has unconnected port Instruction[21]
WARNING: [Synth 8-3331] design CPUControl has unconnected port Instruction[20]
WARNING: [Synth 8-3331] design CPUControl has unconnected port Instruction[19]
WARNING: [Synth 8-3331] design CPUControl has unconnected port Instruction[18]
WARNING: [Synth 8-3331] design CPUControl has unconnected port Instruction[17]
WARNING: [Synth 8-3331] design CPUControl has unconnected port Instruction[16]
WARNING: [Synth 8-3331] design CPUControl has unconnected port Instruction[15]
WARNING: [Synth 8-3331] design CPUControl has unconnected port Instruction[14]
WARNING: [Synth 8-3331] design CPUControl has unconnected port Instruction[13]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 445.332 ; gain = 202.164
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 445.332 ; gain = 202.164
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPUPlus/SingleCycleCPUPlus.srcs/constrs_1/new/CPU_con.xdc]
WARNING: [Vivado 12-507] No nets matched 'clk_IBUF'. [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPUPlus/SingleCycleCPUPlus.srcs/constrs_1/new/CPU_con.xdc:3]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPUPlus/SingleCycleCPUPlus.srcs/constrs_1/new/CPU_con.xdc:3]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Designutils 20-970] Unrecognized or unsupported command 'create_clock -add -name sys_clk_pin -period 10.00 -waveform {0 5}[get_ports rclk]' found in constraint file. [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPUPlus/SingleCycleCPUPlus.srcs/constrs_1/new/CPU_con.xdc:35]
Finished Parsing XDC File [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPUPlus/SingleCycleCPUPlus.srcs/constrs_1/new/CPU_con.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPUPlus/SingleCycleCPUPlus.srcs/constrs_1/new/CPU_con.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ToFPGA_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ToFPGA_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 776.262 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:07 ; elapsed = 00:01:13 . Memory (MB): peak = 776.262 ; gain = 533.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:07 ; elapsed = 00:01:13 . Memory (MB): peak = 776.262 ; gain = 533.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:07 ; elapsed = 00:01:13 . Memory (MB): peak = 776.262 ; gain = 533.094
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "RegDst" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RegDst" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Jump" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Jump" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MemRead" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RegDst" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RegDst" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Jump" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Jump" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MemRead" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Memory" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Memory" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Memory" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Memory" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Registers_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Registers_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Registers_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Registers_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Registers_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Registers_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Registers_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Registers_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Registers_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Registers_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Registers_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Registers_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Registers_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Registers_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Registers_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Registers_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Registers_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Registers_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Registers_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Registers_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Registers_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Registers_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Registers_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Registers_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Registers_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Registers_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Registers_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Registers_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Registers_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Registers_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Registers_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Registers_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPUPlus/SingleCycleCPUPlus.srcs/sources_1/new/ALU.v:20]
INFO: [Synth 8-5545] ROM "Zero" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "divclk_cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "changeclk" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-327] inferring latch for variable 'RegDst_reg' [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPUPlus/SingleCycleCPUPlus.srcs/sources_1/new/CPUControl.v:38]
WARNING: [Synth 8-327] inferring latch for variable 'Jump_reg' [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPUPlus/SingleCycleCPUPlus.srcs/sources_1/new/CPUControl.v:39]
WARNING: [Synth 8-327] inferring latch for variable 'Branch_reg' [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPUPlus/SingleCycleCPUPlus.srcs/sources_1/new/CPUControl.v:40]
WARNING: [Synth 8-327] inferring latch for variable 'MemRead_reg' [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPUPlus/SingleCycleCPUPlus.srcs/sources_1/new/CPUControl.v:41]
WARNING: [Synth 8-327] inferring latch for variable 'MemWrite_reg' [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPUPlus/SingleCycleCPUPlus.srcs/sources_1/new/CPUControl.v:43]
WARNING: [Synth 8-327] inferring latch for variable 'ALUSrc1_reg' [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPUPlus/SingleCycleCPUPlus.srcs/sources_1/new/CPUControl.v:44]
WARNING: [Synth 8-327] inferring latch for variable 'ALUSrc2_reg' [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPUPlus/SingleCycleCPUPlus.srcs/sources_1/new/CPUControl.v:45]
WARNING: [Synth 8-327] inferring latch for variable 'RegWrite_reg' [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPUPlus/SingleCycleCPUPlus.srcs/sources_1/new/CPUControl.v:46]
WARNING: [Synth 8-327] inferring latch for variable 'JR_reg' [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPUPlus/SingleCycleCPUPlus.srcs/sources_1/new/CPUControl.v:47]
WARNING: [Synth 8-327] inferring latch for variable 'JAL_reg' [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPUPlus/SingleCycleCPUPlus.srcs/sources_1/new/CPUControl.v:48]
WARNING: [Synth 8-327] inferring latch for variable 'BranchNot_reg' [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPUPlus/SingleCycleCPUPlus.srcs/sources_1/new/CPUControl.v:49]
WARNING: [Synth 8-327] inferring latch for variable 'Result_reg' [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPUPlus/SingleCycleCPUPlus.srcs/sources_1/new/ALU.v:21]
WARNING: [Synth 8-327] inferring latch for variable 'ReadData_reg' [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPUPlus/SingleCycleCPUPlus.srcs/sources_1/new/DataMemory.v:67]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:30 ; elapsed = 00:01:38 . Memory (MB): peak = 776.262 ; gain = 533.094
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |DataMemory    |           1|     41582|
|2     |CPU_top__GB1  |           1|      7861|
|3     |Light         |           1|      1634|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   3 Input     32 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	  33 Input     32 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 8     
	   8 Input     32 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 144   
	   2 Input      8 Bit        Muxes := 252   
	 217 Input      8 Bit        Muxes := 4     
	  19 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 7     
	   3 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 16    
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 331   
	   4 Input      1 Bit        Muxes := 67    
	   5 Input      1 Bit        Muxes := 193   
	   3 Input      1 Bit        Muxes := 6     
	   8 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module DataMemory 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      8 Bit        Muxes := 144   
	   2 Input      8 Bit        Muxes := 252   
	   4 Input      2 Bit        Muxes := 16    
	   2 Input      1 Bit        Muxes := 250   
	   4 Input      1 Bit        Muxes := 64    
	   5 Input      1 Bit        Muxes := 192   
Module NextAddress 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
Module PC 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module InstructionMemory 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Muxes : 
	 217 Input      8 Bit        Muxes := 4     
Module Registers 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Muxes : 
	  33 Input     32 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 31    
	   3 Input      1 Bit        Muxes := 1     
Module BeforeALU 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module ALUControlUnit 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 7     
	   3 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Muxes : 
	   8 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 3     
	   8 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module CPUControl 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 46    
	   4 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 5     
	   5 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
Module SelectRegWriteData 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module Light 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	  19 Input      7 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "Zero" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "divclk_cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "changeclk" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:18:26 ; elapsed = 00:18:37 . Memory (MB): peak = 801.969 ; gain = 558.801
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |DataMemory    |           1|     15296|
|2     |CPU_top__GB1  |           1|      6422|
|3     |Light         |           1|       275|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:18:51 ; elapsed = 00:19:02 . Memory (MB): peak = 809.402 ; gain = 566.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:18:51 ; elapsed = 00:19:02 . Memory (MB): peak = 809.402 ; gain = 566.234
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |DataMemory    |           1|     15296|
|2     |CPU_top__GB1  |           1|      6422|
|3     |Light         |           1|       275|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:19:03 ; elapsed = 00:20:49 . Memory (MB): peak = 930.152 ; gain = 686.984
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:19:07 ; elapsed = 00:20:54 . Memory (MB): peak = 930.152 ; gain = 686.984
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:19:08 ; elapsed = 00:20:54 . Memory (MB): peak = 930.152 ; gain = 686.984
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:19:08 ; elapsed = 00:20:55 . Memory (MB): peak = 930.152 ; gain = 686.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:19:10 ; elapsed = 00:20:56 . Memory (MB): peak = 930.152 ; gain = 686.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:19:12 ; elapsed = 00:20:58 . Memory (MB): peak = 930.152 ; gain = 686.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:19:12 ; elapsed = 00:20:58 . Memory (MB): peak = 930.152 ; gain = 686.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     4|
|2     |CARRY4 |    44|
|3     |LUT1   |     6|
|4     |LUT2   |   105|
|5     |LUT3   |  1267|
|6     |LUT4   |   182|
|7     |LUT5   |   445|
|8     |LUT6   |  4216|
|9     |MUXF7  |  1428|
|10    |MUXF8  |   559|
|11    |FDCE   |    32|
|12    |FDRE   |  3097|
|13    |FDSE   |     4|
|14    |LD     |   152|
|15    |LDC    |     7|
|16    |LDCP   |     2|
|17    |LDP    |     2|
|18    |IBUF   |     3|
|19    |OBUF   |    28|
+------+-------+------+

Report Instance Areas: 
+------+---------------------+------------+------+
|      |Instance             |Module      |Cells |
+------+---------------------+------------+------+
|1     |top                  |            | 11583|
|2     |  CPU_test           |CPU_top     | 11481|
|3     |    ALU_test         |ALU         |   223|
|4     |    CPUControl_test  |CPUControl  |    74|
|5     |    DataMamory_test  |DataMemory  |  8373|
|6     |    NextAddress_test |NextAddress |     8|
|7     |    PC_test          |PC          |   855|
|8     |    Registers_test   |Registers   |  1897|
|9     |  light              |Light       |    67|
+------+---------------------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:19:12 ; elapsed = 00:20:58 . Memory (MB): peak = 930.152 ; gain = 686.984
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 13 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:18:22 ; elapsed = 00:20:39 . Memory (MB): peak = 930.152 ; gain = 356.055
Synthesis Optimization Complete : Time (s): cpu = 00:19:12 ; elapsed = 00:20:58 . Memory (MB): peak = 930.152 ; gain = 686.984
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2197 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 163 instances were transformed.
  LD => LDCE: 152 instances
  LDC => LDCE: 7 instances
  LDCP => LDCP (GND, LUT3, LUT3, LDCE, VCC): 2 instances
  LDP => LDPE: 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
109 Infos, 122 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:19:18 ; elapsed = 00:21:08 . Memory (MB): peak = 930.152 ; gain = 699.797
INFO: [Common 17-1381] The checkpoint 'C:/Users/17727/Desktop/VivadoArea/SingleCycleCPUPlus/SingleCycleCPUPlus.runs/synth_1/ToFPGA.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file ToFPGA_utilization_synth.rpt -pb ToFPGA_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.189 . Memory (MB): peak = 930.152 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Dec  3 08:42:08 2020...
