// Seed: 1441599707
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  genvar id_5;
  always @(posedge id_1 == id_2 or posedge 1'b0) begin
    if (1) assume (0 == 1);
  end
endmodule
module module_1 (
    output wire id_0,
    input  wand id_1,
    input  wor  id_2,
    output wire id_3,
    output wand id_4,
    output tri0 id_5
);
  assign id_0 = 1'b0;
  wire id_7;
  wire id_8;
  module_0(
      id_8, id_7, id_7, id_8
  );
endmodule
