Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.21 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.21 secs
 
--> Reading design: lab05_kjb5568_rjl5336.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "lab05_kjb5568_rjl5336.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "lab05_kjb5568_rjl5336"
Output Format                      : NGC
Target Device                      : xc7a100t-1-csg324

---- Source Options
Top Module Name                    : lab05_kjb5568_rjl5336
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Users\Kevin\Desktop\Lab05\kjb5568_rjl5336_library\kjb5568_rjl5336_components.vhd" into library kjb5568_rjl5336_library
Parsing package <kjb5568_rjl5336_Components>.
Parsing package body <kjb5568_rjl5336_Components>.
Parsing VHDL file "C:\Users\Kevin\Desktop\Lab05\kjb5568_rjl5336_library\hextosevenseg.vhd" into library kjb5568_rjl5336_library
Parsing entity <hextosevenseg>.
Parsing architecture <structural> of entity <hextosevenseg>.
Parsing VHDL file "C:\Users\Kevin\Desktop\Lab05\kjb5568_rjl5336_library\DFF_enable.vhd" into library kjb5568_rjl5336_library
Parsing entity <DFF_CE>.
Parsing architecture <Behavioral> of entity <dff_ce>.
Parsing VHDL file "C:\Users\Kevin\Desktop\Lab05\kjb5568_rjl5336_library\DFF.vhd" into library kjb5568_rjl5336_library
Parsing entity <DFF>.
Parsing architecture <Behavioral> of entity <dff>.
Parsing VHDL file "C:\Users\Kevin\Desktop\Lab05\kjb5568_rjl5336_library\Counter_nbit.vhd" into library kjb5568_rjl5336_library
Parsing entity <Counter_nbit>.
Parsing architecture <Behavioral> of entity <counter_nbit>.
Parsing VHDL file "C:\Users\Kevin\Desktop\Lab05\kjb5568_rjl5336_library\Reg_nbit.vhd" into library kjb5568_rjl5336_library
Parsing entity <Reg_nbit>.
Parsing architecture <Behavioral> of entity <reg_nbit>.
Parsing VHDL file "C:\Users\Kevin\Desktop\Lab05\kjb5568_rjl5336_library\pulse_gen.vhd" into library kjb5568_rjl5336_library
Parsing entity <pulse_gen>.
Parsing architecture <Behavioral> of entity <pulse_gen>.
Parsing VHDL file "C:\Users\Kevin\Desktop\Lab05\kjb5568_rjl5336_library\Pingpong_Fsm.vhd" into library kjb5568_rjl5336_library
Parsing entity <Pingpong_Fsm>.
Parsing architecture <Behavioral> of entity <pingpong_fsm>.
Parsing VHDL file "C:\Users\Kevin\Desktop\Lab05\kjb5568_rjl5336_library\OneShot.vhd" into library kjb5568_rjl5336_library
Parsing entity <OneShot>.
Parsing architecture <Behavioral> of entity <oneshot>.
Parsing VHDL file "C:\Users\Kevin\Desktop\Lab05\kjb5568_rjl5336_library\numeric_display.vhd" into library kjb5568_rjl5336_library
Parsing entity <WordTo8dig7seg>.
Parsing architecture <Behavioral> of entity <wordto8dig7seg>.
Parsing VHDL file "C:\Users\Kevin\Desktop\Lab05\kjb5568_rjl5336_library\FSM.vhd" into library kjb5568_rjl5336_library
Parsing entity <FSM>.
Parsing architecture <Behavioral> of entity <fsm>.
Parsing VHDL file "C:\Users\Kevin\Desktop\Lab05\kjb5568_rjl5336_library\Debouncer.vhd" into library kjb5568_rjl5336_library
Parsing entity <Debouncer>.
Parsing architecture <Behavioral> of entity <debouncer>.
Parsing VHDL file "C:\Users\Kevin\Desktop\Lab05\Lab05_kjb5568_rjl5336\Lab05_kjb5568_rjl5336\lab05_kjb5568_rjl5336.vhd" into library work
Parsing entity <lab05_kjb5568_rjl5336>.
Parsing architecture <Behavioral> of entity <lab05_kjb5568_rjl5336>.
WARNING:HDLCompiler:946 - "C:\Users\Kevin\Desktop\Lab05\Lab05_kjb5568_rjl5336\Lab05_kjb5568_rjl5336\lab05_kjb5568_rjl5336.vhd" Line 133: Actual for formal port reset is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "C:\Users\Kevin\Desktop\Lab05\Lab05_kjb5568_rjl5336\Lab05_kjb5568_rjl5336\lab05_kjb5568_rjl5336.vhd" Line 139: Actual for formal port clr is neither a static name nor a globally static expression

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <lab05_kjb5568_rjl5336> (architecture <Behavioral>) from library <work>.

Elaborating entity <Debouncer> (architecture <Behavioral>) from library <kjb5568_rjl5336_library>.

Elaborating entity <DFF_CE> (architecture <Behavioral>) from library <kjb5568_rjl5336_library>.

Elaborating entity <OneShot> (architecture <Behavioral>) from library <kjb5568_rjl5336_library>.

Elaborating entity <DFF> (architecture <Behavioral>) from library <kjb5568_rjl5336_library>.

Elaborating entity <pulse_gen> (architecture <Behavioral>) with generics from library <kjb5568_rjl5336_library>.

Elaborating entity <Counter_nbit> (architecture <Behavioral>) with generics from library <kjb5568_rjl5336_library>.

Elaborating entity <pulse_gen> (architecture <Behavioral>) with generics from library <kjb5568_rjl5336_library>.

Elaborating entity <pulse_gen> (architecture <Behavioral>) with generics from library <kjb5568_rjl5336_library>.

Elaborating entity <FSM> (architecture <Behavioral>) from library <kjb5568_rjl5336_library>.
INFO:HDLCompiler:679 - "C:\Users\Kevin\Desktop\Lab05\kjb5568_rjl5336_library\FSM.vhd" Line 207. Case statement is complete. others clause is never selected

Elaborating entity <Pingpong_Fsm> (architecture <Behavioral>) from library <kjb5568_rjl5336_library>.
INFO:HDLCompiler:679 - "C:\Users\Kevin\Desktop\Lab05\kjb5568_rjl5336_library\Pingpong_Fsm.vhd" Line 196. Case statement is complete. others clause is never selected

Elaborating entity <Reg_nbit> (architecture <Behavioral>) with generics from library <kjb5568_rjl5336_library>.

Elaborating entity <WordTo8dig7seg> (architecture <Behavioral>) from library <kjb5568_rjl5336_library>.

Elaborating entity <Counter_nbit> (architecture <Behavioral>) with generics from library <kjb5568_rjl5336_library>.

Elaborating entity <hextosevenseg> (architecture <structural>) from library <kjb5568_rjl5336_library>.
WARNING:HDLCompiler:634 - "C:\Users\Kevin\Desktop\Lab05\Lab05_kjb5568_rjl5336\Lab05_kjb5568_rjl5336\lab05_kjb5568_rjl5336.vhd" Line 48: Net <led_wall[15]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\Kevin\Desktop\Lab05\Lab05_kjb5568_rjl5336\Lab05_kjb5568_rjl5336\lab05_kjb5568_rjl5336.vhd" Line 49: Net <led_train[15]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\Kevin\Desktop\Lab05\Lab05_kjb5568_rjl5336\Lab05_kjb5568_rjl5336\lab05_kjb5568_rjl5336.vhd" Line 50: Net <led_physics[15]> does not have a driver.
WARNING:Xst:2972 - "C:\Users\Kevin\Desktop\Lab05\Lab05_kjb5568_rjl5336\Lab05_kjb5568_rjl5336\lab05_kjb5568_rjl5336.vhd" line 124. All outputs of instance <pulseping> of block <pulse_gen> are unconnected in block <lab05_kjb5568_rjl5336>. Underlying logic will be removed.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <lab05_kjb5568_rjl5336>.
    Related source file is "C:\Users\Kevin\Desktop\Lab05\Lab05_kjb5568_rjl5336\Lab05_kjb5568_rjl5336\lab05_kjb5568_rjl5336.vhd".
INFO:Xst:3210 - "C:\Users\Kevin\Desktop\Lab05\Lab05_kjb5568_rjl5336\Lab05_kjb5568_rjl5336\lab05_kjb5568_rjl5336.vhd" line 124: Output port <PULSE> of the instance <pulseping> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <led_wall> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <led_train> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <led_physics> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	inferred   7 Multiplexer(s).
Unit <lab05_kjb5568_rjl5336> synthesized.

Synthesizing Unit <Debouncer>.
    Related source file is "C:\Users\Kevin\Desktop\Lab05\kjb5568_rjl5336_library\Debouncer.vhd".
    Summary:
	no macro.
Unit <Debouncer> synthesized.

Synthesizing Unit <DFF_CE>.
    Related source file is "C:\Users\Kevin\Desktop\Lab05\kjb5568_rjl5336_library\DFF_enable.vhd".
    Found 1-bit register for signal <Q>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <DFF_CE> synthesized.

Synthesizing Unit <OneShot>.
    Related source file is "C:\Users\Kevin\Desktop\Lab05\kjb5568_rjl5336_library\OneShot.vhd".
    Summary:
	no macro.
Unit <OneShot> synthesized.

Synthesizing Unit <DFF>.
    Related source file is "C:\Users\Kevin\Desktop\Lab05\kjb5568_rjl5336_library\DFF.vhd".
    Found 1-bit register for signal <Q>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <DFF> synthesized.

Synthesizing Unit <pulse_gen_1>.
    Related source file is "C:\Users\Kevin\Desktop\Lab05\kjb5568_rjl5336_library\pulse_gen.vhd".
        n = 16
        maxCount = 10000
    Summary:
	no macro.
Unit <pulse_gen_1> synthesized.

Synthesizing Unit <Counter_nbit_1>.
    Related source file is "C:\Users\Kevin\Desktop\Lab05\kjb5568_rjl5336_library\Counter_nbit.vhd".
        n = 16
    Found 16-bit register for signal <Q>.
    Found 32-bit register for signal <count>.
    Found 32-bit adder for signal <count[31]_GND_11_o_add_0_OUT> created at line 36.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  48 D-type flip-flop(s).
Unit <Counter_nbit_1> synthesized.
WARNING:Xst:2972 - "C:\Users\Kevin\Desktop\Lab05\kjb5568_rjl5336_library\pulse_gen.vhd" line 45. All outputs of instance <cnt> of block <Counter_nbit> are unconnected in block <pulse_gen_2>. Underlying logic will be removed.

Synthesizing Unit <pulse_gen_2>.
    Related source file is "C:\Users\Kevin\Desktop\Lab05\kjb5568_rjl5336_library\pulse_gen.vhd".
        n = 16
        maxCount = 100000
    Summary:
	no macro.
Unit <pulse_gen_2> synthesized.

Synthesizing Unit <FSM>.
    Related source file is "C:\Users\Kevin\Desktop\Lab05\kjb5568_rjl5336_library\FSM.vhd".
    Found 4-bit register for signal <presentstate>.
    Found finite state machine <FSM_0> for signal <presentstate>.
    -----------------------------------------------------------------------
    | States             | 14                                             |
    | Transitions        | 39                                             |
    | Inputs             | 5                                              |
    | Outputs            | 6                                              |
    | Clock              | CLK (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | off                                            |
    | Power Up State     | off                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
WARNING:Xst:737 - Found 1-bit latch for signal <CONTROL<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <CONTROL<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <CONTROL<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <CONTROL<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   4 Latch(s).
	inferred   1 Finite State Machine(s).
Unit <FSM> synthesized.

Synthesizing Unit <Pingpong_Fsm>.
    Related source file is "C:\Users\Kevin\Desktop\Lab05\kjb5568_rjl5336_library\Pingpong_Fsm.vhd".
    Found 4-bit register for signal <presentstate>.
    Found finite state machine <FSM_1> for signal <presentstate>.
    -----------------------------------------------------------------------
    | States             | 16                                             |
    | Transitions        | 46                                             |
    | Inputs             | 2                                              |
    | Outputs            | 20                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | clr (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | p15                                            |
    | Power Up State     | p0                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
WARNING:Xst:737 - Found 1-bit latch for signal <r>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   1 Latch(s).
	inferred   1 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <Pingpong_Fsm> synthesized.

Synthesizing Unit <Reg_nbit>.
    Related source file is "C:\Users\Kevin\Desktop\Lab05\kjb5568_rjl5336_library\Reg_nbit.vhd".
        n = 4
    Found 4-bit register for signal <Q>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <Reg_nbit> synthesized.

Synthesizing Unit <WordTo8dig7seg>.
    Related source file is "C:\Users\Kevin\Desktop\Lab05\kjb5568_rjl5336_library\numeric_display.vhd".
    Found 4-bit 8-to-1 multiplexer for signal <w2h> created at line 31.
    Summary:
	inferred   1 Multiplexer(s).
Unit <WordTo8dig7seg> synthesized.

Synthesizing Unit <Counter_nbit_2>.
    Related source file is "C:\Users\Kevin\Desktop\Lab05\kjb5568_rjl5336_library\Counter_nbit.vhd".
        n = 3
    Found 3-bit register for signal <Q>.
    Found 32-bit register for signal <count>.
    Found 32-bit adder for signal <count[31]_GND_23_o_add_0_OUT> created at line 36.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  35 D-type flip-flop(s).
Unit <Counter_nbit_2> synthesized.

Synthesizing Unit <hextosevenseg>.
    Related source file is "C:\Users\Kevin\Desktop\Lab05\kjb5568_rjl5336_library\hextosevenseg.vhd".
    Found 16x7-bit Read Only RAM for signal <Segment>
    Summary:
	inferred   1 RAM(s).
Unit <hextosevenseg> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16x7-bit single-port Read Only RAM                    : 1
# Adders/Subtractors                                   : 2
 32-bit adder                                          : 2
# Registers                                            : 25
 1-bit register                                        : 20
 16-bit register                                       : 1
 3-bit register                                        : 1
 32-bit register                                       : 2
 4-bit register                                        : 1
# Latches                                              : 5
 1-bit latch                                           : 5
# Multiplexers                                         : 9
 1-bit 2-to-1 multiplexer                              : 1
 16-bit 2-to-1 multiplexer                             : 7
 4-bit 8-to-1 multiplexer                              : 1
# FSMs                                                 : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1293 - FF/Latch <count_31> has a constant value of 0 in block <cnt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <count_30> has a constant value of 0 in block <cnt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <count_29> has a constant value of 0 in block <cnt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <count_28> has a constant value of 0 in block <cnt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <count_27> has a constant value of 0 in block <cnt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <count_26> has a constant value of 0 in block <cnt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <count_25> has a constant value of 0 in block <cnt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <count_24> has a constant value of 0 in block <cnt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <count_23> has a constant value of 0 in block <cnt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <count_22> has a constant value of 0 in block <cnt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <count_21> has a constant value of 0 in block <cnt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <count_20> has a constant value of 0 in block <cnt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <count_19> has a constant value of 0 in block <cnt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <count_18> has a constant value of 0 in block <cnt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <count_17> has a constant value of 0 in block <cnt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <count_16> has a constant value of 0 in block <cnt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <count_0> has a constant value of 0 in block <cnt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <count_1> has a constant value of 0 in block <cnt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <count_2> has a constant value of 0 in block <cnt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <count_3> has a constant value of 0 in block <cnt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <count_4> has a constant value of 0 in block <cnt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <count_5> has a constant value of 0 in block <cnt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <count_6> has a constant value of 0 in block <cnt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <count_7> has a constant value of 0 in block <cnt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <count_8> has a constant value of 0 in block <cnt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <count_9> has a constant value of 0 in block <cnt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <count_10> has a constant value of 0 in block <cnt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <count_11> has a constant value of 0 in block <cnt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <count_12> has a constant value of 0 in block <cnt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <count_13> has a constant value of 0 in block <cnt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <count_14> has a constant value of 0 in block <cnt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <count_15> has a constant value of 0 in block <cnt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Q_0> (without init value) has a constant value of 0 in block <cnt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Q_1> (without init value) has a constant value of 0 in block <cnt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Q_2> (without init value) has a constant value of 0 in block <cnt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1290 - Hierarchical block <pulse500> is unconnected in block <lab05_kjb5568_rjl5336>.
   It will be removed from the design.

Synthesizing (advanced) Unit <Counter_nbit_1>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <Counter_nbit_1> synthesized (advanced).

Synthesizing (advanced) Unit <Counter_nbit_2>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <Counter_nbit_2> synthesized (advanced).

Synthesizing (advanced) Unit <hextosevenseg>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_Segment> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <Hex>           |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <Segment>       |          |
    -----------------------------------------------------------------------
Unit <hextosevenseg> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16x7-bit single-port distributed Read Only RAM        : 1
# Counters                                             : 2
 32-bit up counter                                     : 2
# Registers                                            : 43
 Flip-Flops                                            : 43
# Multiplexers                                         : 8
 16-bit 2-to-1 multiplexer                             : 7
 4-bit 8-to-1 multiplexer                              : 1
# FSMs                                                 : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <display/cnt/Q_2> (without init value) has a constant value of 0 in block <lab05_kjb5568_rjl5336>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <display/cnt/Q_1> (without init value) has a constant value of 0 in block <lab05_kjb5568_rjl5336>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <display/cnt/Q_0> (without init value) has a constant value of 0 in block <lab05_kjb5568_rjl5336>. This FF/Latch will be trimmed during the optimization process.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_1> on signal <presentstate[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 p0    | 0000
 p1    | 0001
 p2    | 0010
 p3    | 0011
 p4    | 0100
 p5    | 0101
 p6    | 0110
 p7    | 0111
 p8    | 1000
 p9    | 1001
 p10   | 1010
 p11   | 1011
 p12   | 1100
 p13   | 1101
 p14   | 1110
 p15   | 1111
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <Top_FSM/FSM_0> on signal <presentstate[1:14]> with one-hot encoding.
----------------------------
 State    | Encoding
----------------------------
 off      | 00000000000001
 c        | 00000000000010
 cc       | 00000000001000
 ccc      | 00000000010000
 cccc     | 00000000100000
 physics  | 00000001000000
 l        | 00000000000100
 lu       | 00000100000000
 train    | 00001000000000
 lc       | 00000010000000
 wall     | 00100000000000
 lcr      | 00010000000000
 lcrc     | 01000000000000
 pingpong | 10000000000000
----------------------------
WARNING:Xst:2677 - Node <count_16> of sequential type is unconnected in block <Counter_nbit_1>.
WARNING:Xst:2677 - Node <count_17> of sequential type is unconnected in block <Counter_nbit_1>.
WARNING:Xst:2677 - Node <count_18> of sequential type is unconnected in block <Counter_nbit_1>.
WARNING:Xst:2677 - Node <count_19> of sequential type is unconnected in block <Counter_nbit_1>.
WARNING:Xst:2677 - Node <count_20> of sequential type is unconnected in block <Counter_nbit_1>.
WARNING:Xst:2677 - Node <count_21> of sequential type is unconnected in block <Counter_nbit_1>.
WARNING:Xst:2677 - Node <count_22> of sequential type is unconnected in block <Counter_nbit_1>.
WARNING:Xst:2677 - Node <count_23> of sequential type is unconnected in block <Counter_nbit_1>.
WARNING:Xst:2677 - Node <count_24> of sequential type is unconnected in block <Counter_nbit_1>.
WARNING:Xst:2677 - Node <count_25> of sequential type is unconnected in block <Counter_nbit_1>.
WARNING:Xst:2677 - Node <count_26> of sequential type is unconnected in block <Counter_nbit_1>.
WARNING:Xst:2677 - Node <count_27> of sequential type is unconnected in block <Counter_nbit_1>.
WARNING:Xst:2677 - Node <count_28> of sequential type is unconnected in block <Counter_nbit_1>.
WARNING:Xst:2677 - Node <count_29> of sequential type is unconnected in block <Counter_nbit_1>.
WARNING:Xst:2677 - Node <count_30> of sequential type is unconnected in block <Counter_nbit_1>.
WARNING:Xst:2677 - Node <count_31> of sequential type is unconnected in block <Counter_nbit_1>.

Optimizing unit <Counter_nbit_1> ...

Optimizing unit <lab05_kjb5568_rjl5336> ...

Optimizing unit <FSM> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block lab05_kjb5568_rjl5336, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 74
 Flip-Flops                                            : 74

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : lab05_kjb5568_rjl5336.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 178
#      GND                         : 1
#      INV                         : 1
#      LUT1                        : 15
#      LUT2                        : 14
#      LUT3                        : 14
#      LUT4                        : 52
#      LUT5                        : 13
#      LUT6                        : 36
#      MUXCY                       : 15
#      VCC                         : 1
#      XORCY                       : 16
# FlipFlops/Latches                : 79
#      FD                          : 37
#      FDE                         : 15
#      FDR                         : 13
#      FDRE                        : 4
#      FDS                         : 5
#      LD                          : 5
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 52
#      IBUF                        : 21
#      OBUF                        : 31

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-1 


Slice Logic Utilization: 
 Number of Slice Registers:              79  out of  126800     0%  
 Number of Slice LUTs:                  145  out of  63400     0%  
    Number used as Logic:               145  out of  63400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    161
   Number with an unused Flip Flop:      82  out of    161    50%  
   Number with an unused LUT:            16  out of    161     9%  
   Number of fully used LUT-FF pairs:    63  out of    161    39%  
   Number of unique control sets:         6

IO Utilization: 
 Number of IOs:                          53
 Number of bonded IOBs:                  53  out of    210    25%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
---------------------------------------------------------------------------------------------+---------------------------+-------+
Clock Signal                                                                                 | Clock buffer(FF name)     | Load  |
---------------------------------------------------------------------------------------------+---------------------------+-------+
CLK                                                                                          | BUFGP                     | 74    |
pingpoing/presentstate[3]_enable_Mux_37_o(pingpoing/Mmux_presentstate[3]_enable_Mux_37_o11:O)| NONE(*)(pingpoing/r)      | 1     |
store_enable(Top_FSM/enable1:O)                                                              | NONE(*)(Top_FSM/CONTROL_0)| 4     |
---------------------------------------------------------------------------------------------+---------------------------+-------+
(*) These 2 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 3.083ns (Maximum Frequency: 324.409MHz)
   Minimum input arrival time before clock: 1.940ns
   Maximum output required time after clock: 3.028ns
   Maximum combinational path delay: 2.008ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 3.083ns (frequency: 324.409MHz)
  Total number of paths / destination ports: 1428 / 84
-------------------------------------------------------------------------
Delay:               3.083ns (Levels of Logic = 3)
  Source:            pulse1000/cnt/Q_0 (FF)
  Destination:       pulse1000/cnt/count_14 (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: pulse1000/cnt/Q_0 to pulse1000/cnt/count_14
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.478   0.945  pulse1000/cnt/Q_0 (pulse1000/cnt/Q_0)
     LUT6:I0->O            6   0.124   0.569  pulse1000/pulse_int<15>1 (pulse1000/pulse_int<15>)
     LUT6:I4->O           32   0.124   0.689  pulse1000/clear1 (pulse1000/clear)
     LUT4:I2->O            1   0.124   0.000  pulse1000/cnt/count_14_rstpot (pulse1000/cnt/count_14_rstpot)
     FD:D                      0.030          pulse1000/cnt/count_14
    ----------------------------------------
    Total                      3.083ns (0.880ns logic, 2.203ns route)
                                       (28.5% logic, 71.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 95 / 59
-------------------------------------------------------------------------
Offset:              1.940ns (Levels of Logic = 3)
  Source:            SWITCH<0> (PAD)
  Destination:       pulse1000/cnt/count_14 (FF)
  Destination Clock: CLK rising

  Data Path: SWITCH<0> to pulse1000/cnt/count_14
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   0.001   0.972  SWITCH_0_IBUF (SWITCH_0_IBUF)
     LUT6:I0->O           32   0.124   0.689  pulse1000/clear1 (pulse1000/clear)
     LUT4:I2->O            1   0.124   0.000  pulse1000/cnt/count_14_rstpot (pulse1000/cnt/count_14_rstpot)
     FD:D                      0.030          pulse1000/cnt/count_14
    ----------------------------------------
    Total                      1.940ns (0.279ns logic, 1.661ns route)
                                       (14.4% logic, 85.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'store_enable'
  Total number of paths / destination ports: 28 / 7
-------------------------------------------------------------------------
Offset:              1.970ns (Levels of Logic = 2)
  Source:            Top_FSM/CONTROL_0 (LATCH)
  Destination:       SEGMENT<0> (PAD)
  Source Clock:      store_enable falling

  Data Path: Top_FSM/CONTROL_0 to SEGMENT<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               8   0.625   0.822  Top_FSM/CONTROL_0 (Top_FSM/CONTROL_0)
     LUT4:I0->O            1   0.124   0.399  display/h27/Mram_Segment21 (SEGMENT_4_OBUF)
     OBUF:I->O                 0.000          SEGMENT_4_OBUF (SEGMENT<4>)
    ----------------------------------------
    Total                      1.970ns (0.749ns logic, 1.221ns route)
                                       (38.0% logic, 62.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 170 / 16
-------------------------------------------------------------------------
Offset:              3.028ns (Levels of Logic = 4)
  Source:            pingpoing/presentstate_FSM_FFd2 (FF)
  Destination:       LED<12> (PAD)
  Source Clock:      CLK rising

  Data Path: pingpoing/presentstate_FSM_FFd2 to LED<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q             17   0.478   0.822  pingpoing/presentstate_FSM_FFd2 (pingpoing/presentstate_FSM_FFd2)
     LUT3:I0->O            1   0.124   0.536  Mmux_LED41 (Mmux_LED4)
     LUT6:I4->O            1   0.124   0.421  Mmux_LED42 (Mmux_LED41)
     LUT2:I1->O            1   0.124   0.399  Mmux_LED43 (LED_12_OBUF)
     OBUF:I->O                 0.000          LED_12_OBUF (LED<12>)
    ----------------------------------------
    Total                      3.028ns (0.850ns logic, 2.178ns route)
                                       (28.1% logic, 71.9% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 16 / 16
-------------------------------------------------------------------------
Delay:               2.008ns (Levels of Logic = 4)
  Source:            SWITCH<9> (PAD)
  Destination:       LED<9> (PAD)

  Data Path: SWITCH<9> to LED<9>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.001   0.421  SWITCH_9_IBUF (SWITCH_9_IBUF)
     LUT2:I1->O            1   0.124   0.939  Mmux_LED16_SW0 (N10)
     LUT6:I0->O            1   0.124   0.399  Mmux_LED16 (LED_9_OBUF)
     OBUF:I->O                 0.000          LED_9_OBUF (LED<9>)
    ----------------------------------------
    Total                      2.008ns (0.249ns logic, 1.759ns route)
                                       (12.4% logic, 87.6% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLK
-----------------------------------------+---------+---------+---------+---------+
                                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------------+---------+---------+---------+---------+
CLK                                      |    3.083|         |         |         |
pingpoing/presentstate[3]_enable_Mux_37_o|         |    2.822|         |         |
store_enable                             |         |    1.100|         |         |
-----------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock pingpoing/presentstate[3]_enable_Mux_37_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |         |         |    1.495|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock store_enable
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |         |         |    1.416|         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 21.00 secs
Total CPU time to Xst completion: 21.21 secs
 
--> 

Total memory usage is 406540 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   70 (   0 filtered)
Number of infos    :    3 (   0 filtered)

