---
id: w5200
title: W5200
date: 2021-10-25
---

:::caution

**W5200 is not recommended for new design. This chip is not supported by ioLibrary.**

If there are any questions, please use our [`Forum`](https://forum.wiznet.io) or [`contact us`](https://www.wiznet.io/inqueries/).
:::

## Overview

- Fully hardwired network protocol 
- High Speed SPI for Host Interface
- Compact Size : 48QFN Lead-free package (7x7mm)
- Stable Data Communication

The W5200 chip is a Hardwired TCP/IP embedded Ethernet controller that enables easier Internet connection for embedded systems.

W5200 suits users in need of stable Internet connectivity best, using a single chip to implement TCP/IP Stack, 10/100 Ethernet MAC and PHY. Hardwired TCP/IP stack supports TCP, UDP, IPv4, ICMP, ARP, IGMP, and PPPoE, …, which has been proven through various applications over many years. W5200 uses a 32Kbytes internal buffer as its data communication memory.

By using W5200, users can implement the Ethernet application they need by using a simple socket program instead of handling a complex Ethernet Controller.

It is possible to use 8 independent hardware sockets simultaneously. SPI (Serial Peripheral Interface) is provided for easy integration with the external MCU.  In order to reduce power consumption of the system, W5200 provides WOL (Wake on LAN) and a power down mode.

## Key Features

- Hardwired TCP/IP protocols : TCP, UDP, ICMP, IPv4, ARP, IGMP, PPPoE
- Un-attackable hardware network engine for preventing network attacks such as flooding, spoofing, injection
- Host Interface : High Speed Serial Peripheral Interface (SPI Mode 0,3)
- More efficient power operation : power down & wake-on LAN
- 8 Independent hardware socket
- Internal 32Kbytes memory for TCP/IP packet processing
- 10BaseT / 100Base TX Ethernet PHY Embedded
- Support Auto-Negotiation (Full & Half Duplex, 10 & 100 Based)
- Support Auto-MDIX
- 3.3V Operation with 5V I/O signal tolerance
- LED outputs (TX, RX, full/half duplex, Collision link speed)
- 48QFN lead-free package (7x7mm)

## Block diagram

![](/img/products/w5200/block_d.jpg)

## Documents

### Datasheet

<a href="/img/products/w5200/W5200_DS_V140E.pdf" target="_blank">W5200 Chip Datasheet v1.4.0</a>


- Last Update: 2015.10.23

### Erratasheet

<a href="/img/products/w5200/W5200_ES_V106E.pdf" target="_blank">W5200 Chip Erratasheet v1.0.6</a>

- Last Update: 2014.07.08

### Limitation Note

<a href="/img/products/w5200/limitation_note_-_arp_problem_in_the_nlb_environment_-_english_0312.pdf" target="_blank">Limitation Note – ARP problem in the NLB environment</a>

- Last Update: 2018.03.12

### Qualification Report

<a href="/img/products/w5200/W5200_Qual_re.zip" target="_blank">W5200 Qualification Report</a>

- W5200 Temperature Test Report (High & Low Temperature
- W5200 RoHS Report

### Application Note

<a href="/img/products/w5200/W5200_app_note.zip" target="_blank">W5200 Application Note</a>

- How to use W5200 Power Down Mode (Note & Reference Code)
- How to use W5200 WOL (Wake On Lan) (Note & Reference Code)
- How to use Indirect BUS (Note & AVR Reference Code)
- How to implement Basic TCP/UDP (Note & Cortex-M3 Reference Code)
- How to implement Basic TCP (Note & Cortex-M3 Reference Code)
- How to implement Telnet (Note & Cortex-M3 Reference Code)

## Drivers / Protocol library

<a href="/img/products/w5200/W5200E01-M3_Firmware_polling_v1.7.zip" target="_blank">W5200 library (driver)</a>

- W5200E01-M3 (Cortex-M3 based EVB) Firmware Code

## Hardware Design Guide

<a href="/img/products/w5200/W5200E01-M3_REV115_20140625.pdf" target="_blank">W5200 Reference Schematic</a>

- Last Update: 2014. 06. 25
- Version : 1.1.5

