[
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~PackageHandler|ReduceAddSync",
    "duplicate":"~PackageHandler|PackageHandler/tx_handler:TxHandler/tx_pipeline:TxPipeline/chksum_generator:TxChksumGenerator/ip_chksum_cal:ReduceAddSync",
    "index":0.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~PackageHandler|ReduceAddSync_1",
    "duplicate":"~PackageHandler|PackageHandler/tx_handler:TxHandler/tx_pipeline:TxPipeline/chksum_generator:TxChksumGenerator/tcp_pld_chksum_cal:ReduceAddSync_1",
    "index":0.05555555555555555
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~PackageHandler|ReduceAddSync_2",
    "duplicate":"~PackageHandler|PackageHandler/tx_handler:TxHandler/tx_pipeline:TxPipeline/chksum_generator:TxChksumGenerator/tcp_hdr_chksum_cal:ReduceAddSync_1",
    "index":0.1111111111111111
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~PackageHandler|ReduceAddSync_4",
    "duplicate":"~PackageHandler|PackageHandler/rx_handler:RxHandler/rx_pipeline:RxPipeline/rx_chksum_verifier:RxChksumVerifier/ip_chksum_cal:ReduceAddSync",
    "index":0.6111111111111112
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~PackageHandler|ReduceAddSync_5",
    "duplicate":"~PackageHandler|PackageHandler/rx_handler:RxHandler/rx_pipeline:RxPipeline/rx_chksum_verifier:RxChksumVerifier/tcp_pld_chksum_cal:ReduceAddSync_1",
    "index":0.6666666666666666
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~PackageHandler|ReduceAddSync_6",
    "duplicate":"~PackageHandler|PackageHandler/rx_handler:RxHandler/rx_pipeline:RxPipeline/rx_chksum_verifier:RxChksumVerifier/tcp_hdr_chksum_cal:ReduceAddSync_1",
    "index":0.7222222222222222
  },
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"generated"
  }
]