set tool_name "ModelSim-Altera (VHDL)"
set corner_file_list {
	{{"Slow Model"} {operacao_logica.vho operacao_logica_vhd.sdo}}
	{{"Fast Model"} {operacao_logica_fast.vho operacao_logica_vhd_fast.sdo}}
}
