read_verilog -sv top.v
synth -top top
sat -verify  -prove-asserts -tempinduct
