{"Source Block": ["serv/rtl/riscv_timer.v@11:26@HdlStmProcess", "   reg [15:0] \t     mtime;\n   reg [15:0] \t     mtimecmp;\n\n   assign o_wb_dat = mtime;\n\n   always @(posedge i_clk) begin\n      if (i_wb_cyc & i_wb_we)\n\tmtimecmp <= i_wb_dat;\n      mtime <= mtime + 16'd1;\n      o_irq <= (mtime >= mtimecmp);\n      if (i_rst) begin\n\t mtime <= 16'd0;\n\t mtimecmp <= 16'd0;\n      end\n   end\nendmodule\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[18, "\tmtimecmp <= i_wb_dat;\n"]], "Add": [[18, "\tmtimecmp <= i_wb_dat[15:0];\n"]]}}