// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
// Version: 2021.1.1
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module fir_fir_Pipeline_MAC (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        acc_1_0_out,
        acc_1_0_out_ap_vld,
        add_ln36_6_out,
        add_ln36_6_out_ap_vld,
        add_ln36_5_out,
        add_ln36_5_out_ap_vld,
        add_ln36_4_out,
        add_ln36_4_out_ap_vld,
        add_ln36_3_out,
        add_ln36_3_out_ap_vld,
        add_ln36_2_out,
        add_ln36_2_out_ap_vld,
        add_ln36_1_out,
        add_ln36_1_out_ap_vld,
        add_ln36_out,
        add_ln36_out_ap_vld,
        shift_reg_8_address0,
        shift_reg_8_ce0,
        shift_reg_8_q0,
        shift_reg_8_address1,
        shift_reg_8_ce1,
        shift_reg_8_q1,
        shift_reg_0_address0,
        shift_reg_0_ce0,
        shift_reg_0_q0,
        shift_reg_0_address1,
        shift_reg_0_ce1,
        shift_reg_0_q1,
        shift_reg_1_address0,
        shift_reg_1_ce0,
        shift_reg_1_q0,
        shift_reg_1_address1,
        shift_reg_1_ce1,
        shift_reg_1_q1,
        shift_reg_2_address0,
        shift_reg_2_ce0,
        shift_reg_2_q0,
        shift_reg_2_address1,
        shift_reg_2_ce1,
        shift_reg_2_q1,
        shift_reg_3_address0,
        shift_reg_3_ce0,
        shift_reg_3_q0,
        shift_reg_3_address1,
        shift_reg_3_ce1,
        shift_reg_3_q1,
        shift_reg_4_address0,
        shift_reg_4_ce0,
        shift_reg_4_q0,
        shift_reg_4_address1,
        shift_reg_4_ce1,
        shift_reg_4_q1,
        shift_reg_5_address0,
        shift_reg_5_ce0,
        shift_reg_5_q0,
        shift_reg_5_address1,
        shift_reg_5_ce1,
        shift_reg_5_q1,
        shift_reg_6_address0,
        shift_reg_6_ce0,
        shift_reg_6_q0,
        shift_reg_6_address1,
        shift_reg_6_ce1,
        shift_reg_6_q1,
        shift_reg_7_address0,
        shift_reg_7_ce0,
        shift_reg_7_q0,
        shift_reg_7_address1,
        shift_reg_7_ce1,
        shift_reg_7_q1,
        ap_return,
        grp_fu_341_p_din0,
        grp_fu_341_p_din1,
        grp_fu_341_p_dout0,
        grp_fu_341_p_ce,
        grp_fu_345_p_din0,
        grp_fu_345_p_din1,
        grp_fu_345_p_dout0,
        grp_fu_345_p_ce,
        grp_fu_349_p_din0,
        grp_fu_349_p_din1,
        grp_fu_349_p_dout0,
        grp_fu_349_p_ce,
        grp_fu_353_p_din0,
        grp_fu_353_p_din1,
        grp_fu_353_p_dout0,
        grp_fu_353_p_ce,
        grp_fu_357_p_din0,
        grp_fu_357_p_din1,
        grp_fu_357_p_dout0,
        grp_fu_357_p_ce,
        grp_fu_361_p_din0,
        grp_fu_361_p_din1,
        grp_fu_361_p_dout0,
        grp_fu_361_p_ce,
        grp_fu_365_p_din0,
        grp_fu_365_p_din1,
        grp_fu_365_p_dout0,
        grp_fu_365_p_ce,
        grp_fu_369_p_din0,
        grp_fu_369_p_din1,
        grp_fu_369_p_dout0,
        grp_fu_369_p_ce
);

parameter    ap_ST_fsm_state1 = 11'd1;
parameter    ap_ST_fsm_pp0_stage0 = 11'd2;
parameter    ap_ST_fsm_pp0_stage1 = 11'd4;
parameter    ap_ST_fsm_pp0_stage2 = 11'd8;
parameter    ap_ST_fsm_pp0_stage3 = 11'd16;
parameter    ap_ST_fsm_state19 = 11'd32;
parameter    ap_ST_fsm_state20 = 11'd64;
parameter    ap_ST_fsm_state21 = 11'd128;
parameter    ap_ST_fsm_state22 = 11'd256;
parameter    ap_ST_fsm_state23 = 11'd512;
parameter    ap_ST_fsm_state24 = 11'd1024;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [31:0] acc_1_0_out;
output   acc_1_0_out_ap_vld;
output  [31:0] add_ln36_6_out;
output   add_ln36_6_out_ap_vld;
output  [31:0] add_ln36_5_out;
output   add_ln36_5_out_ap_vld;
output  [31:0] add_ln36_4_out;
output   add_ln36_4_out_ap_vld;
output  [31:0] add_ln36_3_out;
output   add_ln36_3_out_ap_vld;
output  [31:0] add_ln36_2_out;
output   add_ln36_2_out_ap_vld;
output  [31:0] add_ln36_1_out;
output   add_ln36_1_out_ap_vld;
output  [31:0] add_ln36_out;
output   add_ln36_out_ap_vld;
output  [3:0] shift_reg_8_address0;
output   shift_reg_8_ce0;
input  [31:0] shift_reg_8_q0;
output  [3:0] shift_reg_8_address1;
output   shift_reg_8_ce1;
input  [31:0] shift_reg_8_q1;
output  [3:0] shift_reg_0_address0;
output   shift_reg_0_ce0;
input  [31:0] shift_reg_0_q0;
output  [3:0] shift_reg_0_address1;
output   shift_reg_0_ce1;
input  [31:0] shift_reg_0_q1;
output  [3:0] shift_reg_1_address0;
output   shift_reg_1_ce0;
input  [31:0] shift_reg_1_q0;
output  [3:0] shift_reg_1_address1;
output   shift_reg_1_ce1;
input  [31:0] shift_reg_1_q1;
output  [3:0] shift_reg_2_address0;
output   shift_reg_2_ce0;
input  [31:0] shift_reg_2_q0;
output  [3:0] shift_reg_2_address1;
output   shift_reg_2_ce1;
input  [31:0] shift_reg_2_q1;
output  [3:0] shift_reg_3_address0;
output   shift_reg_3_ce0;
input  [31:0] shift_reg_3_q0;
output  [3:0] shift_reg_3_address1;
output   shift_reg_3_ce1;
input  [31:0] shift_reg_3_q1;
output  [3:0] shift_reg_4_address0;
output   shift_reg_4_ce0;
input  [31:0] shift_reg_4_q0;
output  [3:0] shift_reg_4_address1;
output   shift_reg_4_ce1;
input  [31:0] shift_reg_4_q1;
output  [3:0] shift_reg_5_address0;
output   shift_reg_5_ce0;
input  [31:0] shift_reg_5_q0;
output  [3:0] shift_reg_5_address1;
output   shift_reg_5_ce1;
input  [31:0] shift_reg_5_q1;
output  [3:0] shift_reg_6_address0;
output   shift_reg_6_ce0;
input  [31:0] shift_reg_6_q0;
output  [3:0] shift_reg_6_address1;
output   shift_reg_6_ce1;
input  [31:0] shift_reg_6_q1;
output  [3:0] shift_reg_7_address0;
output   shift_reg_7_ce0;
input  [31:0] shift_reg_7_q0;
output  [3:0] shift_reg_7_address1;
output   shift_reg_7_ce1;
input  [31:0] shift_reg_7_q1;
output  [2:0] ap_return;
output  [31:0] grp_fu_341_p_din0;
output  [4:0] grp_fu_341_p_din1;
input  [31:0] grp_fu_341_p_dout0;
output   grp_fu_341_p_ce;
output  [31:0] grp_fu_345_p_din0;
output  [4:0] grp_fu_345_p_din1;
input  [31:0] grp_fu_345_p_dout0;
output   grp_fu_345_p_ce;
output  [31:0] grp_fu_349_p_din0;
output  [4:0] grp_fu_349_p_din1;
input  [31:0] grp_fu_349_p_dout0;
output   grp_fu_349_p_ce;
output  [31:0] grp_fu_353_p_din0;
output  [4:0] grp_fu_353_p_din1;
input  [31:0] grp_fu_353_p_dout0;
output   grp_fu_353_p_ce;
output  [31:0] grp_fu_357_p_din0;
output  [4:0] grp_fu_357_p_din1;
input  [31:0] grp_fu_357_p_dout0;
output   grp_fu_357_p_ce;
output  [31:0] grp_fu_361_p_din0;
output  [4:0] grp_fu_361_p_din1;
input  [31:0] grp_fu_361_p_dout0;
output   grp_fu_361_p_ce;
output  [31:0] grp_fu_365_p_din0;
output  [4:0] grp_fu_365_p_din1;
input  [31:0] grp_fu_365_p_dout0;
output   grp_fu_365_p_ce;
output  [31:0] grp_fu_369_p_din0;
output  [4:0] grp_fu_369_p_din1;
input  [31:0] grp_fu_369_p_dout0;
output   grp_fu_369_p_ce;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[31:0] acc_1_0_out;
reg acc_1_0_out_ap_vld;
reg add_ln36_6_out_ap_vld;
reg add_ln36_5_out_ap_vld;
reg add_ln36_4_out_ap_vld;
reg add_ln36_3_out_ap_vld;
reg add_ln36_2_out_ap_vld;
reg add_ln36_1_out_ap_vld;
reg add_ln36_out_ap_vld;
reg[3:0] shift_reg_8_address0;
reg shift_reg_8_ce0;
reg[3:0] shift_reg_8_address1;
reg shift_reg_8_ce1;
reg[3:0] shift_reg_0_address0;
reg shift_reg_0_ce0;
reg[3:0] shift_reg_0_address1;
reg shift_reg_0_ce1;
reg[3:0] shift_reg_1_address0;
reg shift_reg_1_ce0;
reg[3:0] shift_reg_1_address1;
reg shift_reg_1_ce1;
reg[3:0] shift_reg_2_address0;
reg shift_reg_2_ce0;
reg[3:0] shift_reg_2_address1;
reg shift_reg_2_ce1;
reg[3:0] shift_reg_3_address0;
reg shift_reg_3_ce0;
reg[3:0] shift_reg_3_address1;
reg shift_reg_3_ce1;
reg[3:0] shift_reg_4_address0;
reg shift_reg_4_ce0;
reg[3:0] shift_reg_4_address1;
reg shift_reg_4_ce1;
reg[3:0] shift_reg_5_address0;
reg shift_reg_5_ce0;
reg[3:0] shift_reg_5_address1;
reg shift_reg_5_ce1;
reg[3:0] shift_reg_6_address0;
reg shift_reg_6_ce0;
reg[3:0] shift_reg_6_address1;
reg shift_reg_6_ce1;
reg[3:0] shift_reg_7_address0;
reg shift_reg_7_ce0;
reg[3:0] shift_reg_7_address1;
reg shift_reg_7_ce1;
reg[2:0] ap_return;

(* fsm_encoding = "none" *) reg   [10:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [4:0] c_3_address0;
reg    c_3_ce0;
wire   [4:0] c_3_q0;
reg   [4:0] c_3_address1;
reg    c_3_ce1;
wire   [4:0] c_3_q1;
reg   [4:0] c_0_address0;
reg    c_0_ce0;
wire   [4:0] c_0_q0;
reg   [4:0] c_0_address1;
reg    c_0_ce1;
wire   [4:0] c_0_q1;
reg   [4:0] c_1_address0;
reg    c_1_ce0;
wire   [4:0] c_1_q0;
reg   [4:0] c_1_address1;
reg    c_1_ce1;
wire   [4:0] c_1_q1;
reg   [4:0] c_2_address0;
reg    c_2_ce0;
wire   [4:0] c_2_q0;
reg   [4:0] c_2_address1;
reg    c_2_ce1;
wire   [4:0] c_2_q1;
reg   [31:0] reg_1228;
wire    ap_CS_fsm_pp0_stage1;
reg    ap_enable_reg_pp0_iter2;
wire    ap_block_state3_pp0_stage1_iter0;
wire    ap_block_state7_pp0_stage1_iter1;
wire    ap_block_state11_pp0_stage1_iter2;
wire    ap_block_state15_pp0_stage1_iter3;
wire    ap_block_pp0_stage1_11001;
reg   [0:0] icmp_ln1065_reg_3319;
reg   [0:0] icmp_ln1065_reg_3319_pp0_iter2_reg;
reg   [0:0] icmp_ln1065_8_reg_3330;
reg   [0:0] icmp_ln1065_8_reg_3330_pp0_iter2_reg;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_state4_pp0_stage2_iter0;
wire    ap_block_state8_pp0_stage2_iter1;
wire    ap_block_state12_pp0_stage2_iter2;
wire    ap_block_state16_pp0_stage2_iter3;
wire    ap_block_pp0_stage2_11001;
reg   [0:0] icmp_ln1065_9_reg_3341;
reg   [0:0] icmp_ln1065_9_reg_3341_pp0_iter2_reg;
reg   [0:0] icmp_ln1065_10_reg_3352;
reg   [0:0] icmp_ln1065_10_reg_3352_pp0_iter2_reg;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_state5_pp0_stage3_iter0;
wire    ap_block_state9_pp0_stage3_iter1;
wire    ap_block_state13_pp0_stage3_iter2;
wire    ap_block_state17_pp0_stage3_iter3;
wire    ap_block_pp0_stage3_11001;
reg   [0:0] icmp_ln1065_11_reg_3363;
reg   [0:0] icmp_ln1065_11_reg_3363_pp0_iter2_reg;
reg   [0:0] icmp_ln1065_12_reg_3374;
reg   [0:0] icmp_ln1065_12_reg_3374_pp0_iter2_reg;
reg   [31:0] reg_1233;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter3;
wire    ap_block_state2_pp0_stage0_iter0;
wire    ap_block_state6_pp0_stage0_iter1;
wire    ap_block_state10_pp0_stage0_iter2;
wire    ap_block_state14_pp0_stage0_iter3;
wire    ap_block_state18_pp0_stage0_iter4;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln1065_13_reg_3385;
reg   [0:0] icmp_ln1065_13_reg_3385_pp0_iter2_reg;
reg   [31:0] reg_1238;
reg   [31:0] reg_1243;
reg   [31:0] reg_1248;
reg   [31:0] reg_1253;
reg   [31:0] reg_1258;
reg   [31:0] reg_1263;
reg   [31:0] reg_1268;
reg   [31:0] reg_1273;
reg   [0:0] icmp_ln1065_9_reg_3341_pp0_iter1_reg;
reg   [0:0] icmp_ln1065_14_reg_3396;
reg   [0:0] icmp_ln1065_14_reg_3396_pp0_iter2_reg;
reg   [31:0] reg_1277;
reg   [31:0] reg_1281;
reg   [31:0] reg_1285;
reg   [31:0] reg_1289;
reg   [31:0] reg_1293;
reg   [31:0] reg_1297;
reg   [31:0] reg_1301;
reg   [6:0] i_V_2_0_load_reg_3304;
reg   [6:0] i_V_2_0_load_reg_3304_pp0_iter1_reg;
wire   [0:0] icmp_ln1065_fu_1318_p2;
reg    ap_enable_reg_pp0_iter0;
reg   [0:0] icmp_ln1065_reg_3319_pp0_iter1_reg;
reg   [0:0] icmp_ln1065_reg_3319_pp0_iter3_reg;
wire   [6:0] add_ln871_7_fu_1330_p2;
reg   [6:0] add_ln871_7_reg_3323;
reg   [6:0] add_ln871_7_reg_3323_pp0_iter1_reg;
wire   [0:0] icmp_ln1065_8_fu_1336_p2;
reg   [0:0] icmp_ln1065_8_reg_3330_pp0_iter1_reg;
reg   [0:0] icmp_ln1065_8_reg_3330_pp0_iter3_reg;
wire   [6:0] add_ln871_fu_1348_p2;
reg   [6:0] add_ln871_reg_3334;
reg   [6:0] add_ln871_reg_3334_pp0_iter1_reg;
wire   [0:0] icmp_ln1065_9_fu_1353_p2;
reg   [0:0] icmp_ln1065_9_reg_3341_pp0_iter3_reg;
wire   [6:0] add_ln871_8_fu_1365_p2;
reg   [6:0] add_ln871_8_reg_3345;
reg   [6:0] add_ln871_8_reg_3345_pp0_iter1_reg;
wire   [0:0] icmp_ln1065_10_fu_1370_p2;
reg   [0:0] icmp_ln1065_10_reg_3352_pp0_iter1_reg;
reg   [0:0] icmp_ln1065_10_reg_3352_pp0_iter3_reg;
wire   [6:0] add_ln871_9_fu_1382_p2;
reg   [6:0] add_ln871_9_reg_3356;
reg   [6:0] add_ln871_9_reg_3356_pp0_iter1_reg;
reg   [6:0] add_ln871_9_reg_3356_pp0_iter2_reg;
wire   [0:0] icmp_ln1065_11_fu_1387_p2;
reg   [0:0] icmp_ln1065_11_reg_3363_pp0_iter1_reg;
reg   [0:0] icmp_ln1065_11_reg_3363_pp0_iter3_reg;
wire   [6:0] add_ln871_10_fu_1399_p2;
reg   [6:0] add_ln871_10_reg_3367;
reg   [6:0] add_ln871_10_reg_3367_pp0_iter1_reg;
wire   [0:0] icmp_ln1065_12_fu_1404_p2;
reg   [0:0] icmp_ln1065_12_reg_3374_pp0_iter1_reg;
reg   [0:0] icmp_ln1065_12_reg_3374_pp0_iter3_reg;
wire   [6:0] add_ln871_11_fu_1416_p2;
reg   [6:0] add_ln871_11_reg_3378;
reg   [6:0] add_ln871_11_reg_3378_pp0_iter1_reg;
wire   [0:0] icmp_ln1065_13_fu_1421_p2;
reg   [0:0] icmp_ln1065_13_reg_3385_pp0_iter1_reg;
reg   [0:0] icmp_ln1065_13_reg_3385_pp0_iter3_reg;
wire   [6:0] add_ln871_12_fu_1433_p2;
reg   [6:0] add_ln871_12_reg_3389;
reg   [6:0] add_ln871_12_reg_3389_pp0_iter1_reg;
wire   [0:0] icmp_ln1065_14_fu_1438_p2;
reg   [0:0] icmp_ln1065_14_reg_3396_pp0_iter1_reg;
reg   [0:0] icmp_ln1065_14_reg_3396_pp0_iter3_reg;
reg   [3:0] tmp_reg_3400;
wire   [1:0] trunc_ln225_fu_1479_p1;
reg   [1:0] trunc_ln225_reg_3405;
reg   [4:0] lshr_ln225_2_reg_3545;
reg   [3:0] tmp_18_reg_3550;
reg   [4:0] lshr_ln225_3_reg_3555;
wire   [0:0] icmp_ln13_fu_1617_p2;
reg   [0:0] icmp_ln13_reg_3560;
wire   [0:0] icmp_ln13_2_fu_1627_p2;
reg   [0:0] icmp_ln13_2_reg_3569;
wire   [0:0] or_ln13_fu_1640_p2;
reg   [0:0] or_ln13_reg_3576;
wire   [4:0] select_ln13_2_fu_1654_p3;
reg   [4:0] select_ln13_2_reg_3581;
wire   [0:0] icmp_ln13_3_fu_1667_p2;
reg   [0:0] icmp_ln13_3_reg_3586;
wire   [0:0] icmp_ln13_5_fu_1679_p2;
reg   [0:0] icmp_ln13_5_reg_3591;
wire   [0:0] or_ln13_1_fu_1693_p2;
reg   [0:0] or_ln13_1_reg_3596;
wire   [4:0] select_ln13_5_fu_1707_p3;
reg   [4:0] select_ln13_5_reg_3601;
reg   [31:0] shift_reg_8_load_9_reg_3606;
reg   [3:0] tmp_20_reg_3696;
reg   [4:0] lshr_ln225_5_reg_3701;
reg   [3:0] tmp_21_reg_3706;
reg   [4:0] lshr_ln225_6_reg_3711;
reg   [3:0] tmp_22_reg_3716;
reg   [4:0] lshr_ln225_7_reg_3721;
wire   [3:0] trunc_ln36_fu_1825_p1;
reg   [3:0] trunc_ln36_reg_3726;
wire  signed [31:0] select_ln36_7_fu_1991_p3;
wire  signed [31:0] sext_ln36_1_fu_1999_p1;
wire   [0:0] or_ln13_2_fu_2020_p2;
reg   [0:0] or_ln13_2_reg_3785;
wire   [4:0] select_ln13_8_fu_2032_p3;
reg   [4:0] select_ln13_8_reg_3790;
wire   [0:0] icmp_ln13_7_fu_2045_p2;
reg   [0:0] icmp_ln13_7_reg_3795;
wire   [0:0] icmp_ln13_8_fu_2051_p2;
reg   [0:0] icmp_ln13_8_reg_3800;
wire   [0:0] or_ln13_3_fu_2065_p2;
reg   [0:0] or_ln13_3_reg_3805;
wire   [4:0] select_ln13_11_fu_2078_p3;
reg   [4:0] select_ln13_11_reg_3810;
wire  signed [31:0] sext_ln36_fu_2122_p1;
reg   [31:0] mul_ln36_1_reg_3905;
wire  signed [31:0] select_ln36_15_fu_2281_p3;
wire  signed [31:0] sext_ln36_2_fu_2288_p1;
wire  signed [31:0] select_ln36_23_fu_2447_p3;
wire  signed [31:0] sext_ln36_3_fu_2455_p1;
wire   [4:0] select_ln13_14_fu_2478_p3;
reg   [4:0] select_ln13_14_reg_3930;
wire   [4:0] select_ln13_17_fu_2499_p3;
reg   [4:0] select_ln13_17_reg_3935;
reg   [31:0] mul_ln36_reg_4070;
reg   [31:0] mul_ln36_2_reg_4075;
reg   [31:0] mul_ln36_3_reg_4080;
wire   [3:0] grp_fu_1393_p2;
reg   [3:0] urem_ln36_4_reg_4085;
wire   [0:0] icmp_ln36_32_fu_2548_p2;
reg   [0:0] icmp_ln36_32_reg_4090;
wire   [0:0] icmp_ln36_33_fu_2554_p2;
reg   [0:0] icmp_ln36_33_reg_4095;
wire   [0:0] icmp_ln36_36_fu_2572_p2;
reg   [0:0] icmp_ln36_36_reg_4100;
wire   [0:0] icmp_ln36_37_fu_2578_p2;
reg   [0:0] icmp_ln36_37_reg_4105;
wire   [0:0] or_ln36_28_fu_2604_p2;
reg   [0:0] or_ln36_28_reg_4110;
wire   [0:0] or_ln36_30_fu_2626_p2;
reg   [0:0] or_ln36_30_reg_4115;
wire   [31:0] select_ln36_36_fu_2640_p3;
reg   [31:0] select_ln36_36_reg_4120;
wire   [31:0] select_ln36_37_fu_2648_p3;
reg   [31:0] select_ln36_37_reg_4125;
reg   [31:0] shift_reg_8_load_13_reg_4130;
wire   [4:0] select_ln13_20_fu_2670_p3;
reg   [4:0] select_ln13_20_reg_4135;
reg   [31:0] shift_reg_8_load_14_reg_4140;
wire   [4:0] select_ln13_23_fu_2691_p3;
reg   [4:0] select_ln13_23_reg_4145;
reg   [31:0] acc_1_0_load_reg_4150;
wire   [31:0] add_ln36_fu_2698_p2;
reg   [31:0] add_ln36_reg_4155;
wire   [31:0] add_ln36_1_fu_2703_p2;
reg   [31:0] add_ln36_1_reg_4160;
wire   [0:0] icmp_ln36_24_fu_2743_p2;
reg   [0:0] icmp_ln36_24_reg_4211;
wire   [0:0] icmp_ln36_25_fu_2749_p2;
reg   [0:0] icmp_ln36_25_reg_4216;
wire   [0:0] icmp_ln36_27_fu_2761_p2;
reg   [0:0] icmp_ln36_27_reg_4222;
wire   [0:0] icmp_ln36_29_fu_2773_p2;
reg   [0:0] icmp_ln36_29_reg_4227;
wire   [0:0] icmp_ln36_31_fu_2785_p2;
reg   [0:0] icmp_ln36_31_reg_4232;
wire   [0:0] or_ln36_21_fu_2791_p2;
reg   [0:0] or_ln36_21_reg_4237;
wire   [0:0] or_ln36_23_fu_2803_p2;
reg   [0:0] or_ln36_23_reg_4242;
wire   [0:0] or_ln36_25_fu_2809_p2;
reg   [0:0] or_ln36_25_reg_4248;
wire  signed [31:0] select_ln36_39_fu_2845_p3;
reg  signed [31:0] select_ln36_39_reg_4254;
wire   [0:0] icmp_ln36_40_fu_2857_p2;
reg   [0:0] icmp_ln36_40_reg_4259;
wire   [0:0] icmp_ln36_41_fu_2863_p2;
reg   [0:0] icmp_ln36_41_reg_4264;
wire   [0:0] icmp_ln36_44_fu_2881_p2;
reg   [0:0] icmp_ln36_44_reg_4269;
wire   [0:0] icmp_ln36_45_fu_2887_p2;
reg   [0:0] icmp_ln36_45_reg_4274;
wire   [0:0] or_ln36_35_fu_2913_p2;
reg   [0:0] or_ln36_35_reg_4279;
wire   [0:0] or_ln36_37_fu_2935_p2;
reg   [0:0] or_ln36_37_reg_4284;
wire   [31:0] select_ln36_44_fu_2949_p3;
reg   [31:0] select_ln36_44_reg_4289;
wire   [31:0] select_ln36_45_fu_2957_p3;
reg   [31:0] select_ln36_45_reg_4294;
wire   [0:0] icmp_ln36_48_fu_2969_p2;
reg   [0:0] icmp_ln36_48_reg_4299;
wire   [0:0] icmp_ln36_49_fu_2975_p2;
reg   [0:0] icmp_ln36_49_reg_4304;
wire   [0:0] icmp_ln36_52_fu_2993_p2;
reg   [0:0] icmp_ln36_52_reg_4309;
wire   [0:0] icmp_ln36_53_fu_2999_p2;
reg   [0:0] icmp_ln36_53_reg_4314;
wire   [0:0] or_ln36_42_fu_3025_p2;
reg   [0:0] or_ln36_42_reg_4319;
wire   [0:0] or_ln36_44_fu_3047_p2;
reg   [0:0] or_ln36_44_reg_4324;
wire   [31:0] select_ln36_52_fu_3061_p3;
reg   [31:0] select_ln36_52_reg_4329;
wire   [31:0] select_ln36_53_fu_3069_p3;
reg   [31:0] select_ln36_53_reg_4334;
wire   [31:0] add_ln36_2_fu_3077_p2;
reg   [31:0] add_ln36_2_reg_4339;
wire   [31:0] add_ln36_3_fu_3081_p2;
reg   [31:0] add_ln36_3_reg_4344;
wire  signed [31:0] select_ln36_31_fu_3149_p3;
wire  signed [31:0] sext_ln36_4_fu_3157_p1;
wire  signed [31:0] sext_ln36_5_fu_3166_p1;
wire  signed [31:0] select_ln36_47_fu_3204_p3;
wire  signed [31:0] sext_ln36_6_fu_3211_p1;
wire  signed [31:0] select_ln36_55_fu_3250_p3;
reg  signed [31:0] select_ln36_55_reg_4375;
reg   [31:0] mul_ln36_4_reg_4380;
reg   [31:0] mul_ln36_5_reg_4385;
reg   [31:0] mul_ln36_6_reg_4390;
wire  signed [31:0] sext_ln36_7_fu_3257_p1;
wire   [31:0] add_ln36_4_fu_3265_p2;
reg   [31:0] add_ln36_4_reg_4400;
reg    ap_enable_reg_pp0_iter4;
wire   [31:0] add_ln36_5_fu_3269_p2;
reg   [31:0] add_ln36_5_reg_4405;
wire   [31:0] add_ln36_6_fu_3274_p2;
reg   [31:0] add_ln36_6_reg_4410;
wire    ap_block_pp0_stage3_subdone;
reg    ap_predicate_tran18to19_state5;
reg    ap_predicate_tran18to20_state5;
reg    ap_predicate_tran18to21_state5;
reg    ap_predicate_tran18to22_state5;
reg    ap_predicate_tran18to23_state5;
reg    ap_condition_pp0_flush_enable;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp0_stage0_subdone;
reg  signed [31:0] ap_phi_mux_phi_ln36_phi_fu_1160_p18;
wire  signed [31:0] ap_phi_reg_pp0_iter2_phi_ln36_reg_1157;
reg   [2:0] ap_phi_mux_UnifiedRetVal_phi_fu_1198_p16;
reg   [2:0] UnifiedRetVal_reg_1190;
wire    ap_CS_fsm_state24;
wire    ap_CS_fsm_state19;
wire    ap_CS_fsm_state20;
wire    ap_CS_fsm_state21;
wire    ap_CS_fsm_state22;
wire    ap_CS_fsm_state23;
wire   [63:0] zext_ln225_fu_1491_p1;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln36_1_fu_1518_p1;
wire   [63:0] zext_ln225_1_fu_1540_p1;
wire   [63:0] zext_ln36_2_fu_1567_p1;
wire   [63:0] zext_ln225_2_fu_1715_p1;
wire    ap_block_pp0_stage1;
wire   [63:0] zext_ln36_3_fu_1722_p1;
wire   [63:0] zext_ln225_3_fu_1734_p1;
wire   [63:0] zext_ln36_fu_1829_p1;
wire    ap_block_pp0_stage2;
wire   [63:0] zext_ln225_4_fu_2095_p1;
wire   [63:0] zext_ln36_5_fu_2103_p1;
wire   [63:0] zext_ln225_5_fu_2115_p1;
wire   [63:0] zext_ln36_6_fu_2506_p1;
wire    ap_block_pp0_stage3;
wire   [63:0] zext_ln225_6_fu_2518_p1;
wire   [63:0] zext_ln36_7_fu_2525_p1;
wire   [63:0] zext_ln225_7_fu_2537_p1;
wire   [63:0] zext_ln36_4_fu_2730_p1;
reg   [6:0] i_V_2_0_fu_144;
wire   [6:0] add_ln871_13_fu_1450_p2;
reg   [31:0] acc_1_0_fu_148;
wire   [31:0] add_ln36_7_fu_3279_p2;
wire   [4:0] grp_fu_1324_p1;
wire   [4:0] grp_fu_1342_p1;
wire   [4:0] grp_fu_1359_p1;
wire   [4:0] grp_fu_1376_p1;
wire   [4:0] grp_fu_1393_p1;
wire   [4:0] grp_fu_1410_p1;
wire   [4:0] grp_fu_1427_p1;
wire   [4:0] grp_fu_1444_p1;
wire   [6:0] mul_ln36_8_fu_1463_p0;
wire   [8:0] mul_ln36_8_fu_1463_p1;
wire   [14:0] mul_ln36_8_fu_1463_p2;
wire   [4:0] lshr_ln_fu_1482_p4;
wire   [6:0] mul_ln36_9_fu_1502_p0;
wire   [8:0] mul_ln36_9_fu_1502_p1;
wire   [14:0] mul_ln36_9_fu_1502_p2;
wire   [3:0] tmp_16_fu_1508_p4;
wire   [4:0] lshr_ln225_1_fu_1531_p4;
wire   [6:0] mul_ln36_10_fu_1551_p0;
wire   [8:0] mul_ln36_10_fu_1551_p1;
wire   [14:0] mul_ln36_10_fu_1551_p2;
wire   [3:0] tmp_17_fu_1557_p4;
wire   [6:0] mul_ln36_11_fu_1592_p0;
wire   [8:0] mul_ln36_11_fu_1592_p1;
wire   [14:0] mul_ln36_11_fu_1592_p2;
wire   [0:0] icmp_ln13_1_fu_1622_p2;
wire   [4:0] select_ln13_fu_1632_p3;
wire   [4:0] select_ln13_1_fu_1646_p3;
wire   [1:0] add_ln225_fu_1662_p2;
wire   [0:0] icmp_ln13_4_fu_1673_p2;
wire   [4:0] select_ln13_3_fu_1685_p3;
wire   [4:0] select_ln13_4_fu_1699_p3;
wire   [6:0] mul_ln36_13_fu_1744_p0;
wire   [8:0] mul_ln36_13_fu_1744_p1;
wire   [14:0] mul_ln36_13_fu_1744_p2;
wire   [6:0] mul_ln36_14_fu_1772_p0;
wire   [8:0] mul_ln36_14_fu_1772_p1;
wire   [14:0] mul_ln36_14_fu_1772_p2;
wire   [6:0] mul_ln36_15_fu_1800_p0;
wire   [8:0] mul_ln36_15_fu_1800_p1;
wire   [14:0] mul_ln36_15_fu_1800_p2;
wire   [3:0] grp_fu_1324_p2;
wire   [3:0] grp_fu_1342_p2;
wire   [3:0] trunc_ln36_1_fu_1841_p1;
wire   [0:0] icmp_ln36_7_fu_1887_p2;
wire   [0:0] icmp_ln36_6_fu_1881_p2;
wire   [0:0] icmp_ln36_5_fu_1875_p2;
wire   [0:0] icmp_ln36_4_fu_1869_p2;
wire   [0:0] icmp_ln36_3_fu_1863_p2;
wire   [0:0] icmp_ln36_2_fu_1857_p2;
wire   [0:0] icmp_ln36_1_fu_1851_p2;
wire   [0:0] icmp_ln36_fu_1845_p2;
wire   [0:0] or_ln36_fu_1901_p2;
wire   [31:0] select_ln36_fu_1893_p3;
wire   [31:0] select_ln36_1_fu_1907_p3;
wire   [0:0] or_ln36_1_fu_1915_p2;
wire   [0:0] or_ln36_2_fu_1929_p2;
wire   [31:0] select_ln36_2_fu_1921_p3;
wire   [31:0] select_ln36_3_fu_1935_p3;
wire   [0:0] or_ln36_3_fu_1943_p2;
wire   [0:0] or_ln36_4_fu_1957_p2;
wire   [31:0] select_ln36_4_fu_1949_p3;
wire   [31:0] select_ln36_5_fu_1963_p3;
wire   [0:0] or_ln36_5_fu_1971_p2;
wire   [0:0] or_ln36_6_fu_1985_p2;
wire   [31:0] select_ln36_6_fu_1977_p3;
wire   [0:0] icmp_ln13_6_fu_2008_p2;
wire   [4:0] select_ln13_6_fu_2013_p3;
wire   [4:0] select_ln13_7_fu_2025_p3;
wire   [1:0] add_ln225_1_fu_2040_p2;
wire   [4:0] select_ln13_9_fu_2057_p3;
wire   [4:0] select_ln13_10_fu_2070_p3;
wire   [4:0] lshr_ln225_4_fu_2086_p4;
wire   [3:0] grp_fu_1359_p2;
wire   [3:0] trunc_ln36_2_fu_2131_p1;
wire   [0:0] icmp_ln36_15_fu_2177_p2;
wire   [0:0] icmp_ln36_14_fu_2171_p2;
wire   [0:0] icmp_ln36_13_fu_2165_p2;
wire   [0:0] icmp_ln36_12_fu_2159_p2;
wire   [0:0] icmp_ln36_11_fu_2153_p2;
wire   [0:0] icmp_ln36_10_fu_2147_p2;
wire   [0:0] icmp_ln36_9_fu_2141_p2;
wire   [0:0] icmp_ln36_8_fu_2135_p2;
wire   [0:0] or_ln36_7_fu_2191_p2;
wire   [31:0] select_ln36_8_fu_2183_p3;
wire   [31:0] select_ln36_9_fu_2197_p3;
wire   [0:0] or_ln36_8_fu_2205_p2;
wire   [0:0] or_ln36_9_fu_2219_p2;
wire   [31:0] select_ln36_10_fu_2211_p3;
wire   [31:0] select_ln36_11_fu_2225_p3;
wire   [0:0] or_ln36_10_fu_2233_p2;
wire   [0:0] or_ln36_11_fu_2247_p2;
wire   [31:0] select_ln36_12_fu_2239_p3;
wire   [31:0] select_ln36_13_fu_2253_p3;
wire   [0:0] or_ln36_12_fu_2261_p2;
wire   [0:0] or_ln36_13_fu_2275_p2;
wire   [31:0] select_ln36_14_fu_2267_p3;
wire   [3:0] grp_fu_1376_p2;
wire   [3:0] trunc_ln36_3_fu_2297_p1;
wire   [0:0] icmp_ln36_23_fu_2343_p2;
wire   [0:0] icmp_ln36_22_fu_2337_p2;
wire   [0:0] icmp_ln36_21_fu_2331_p2;
wire   [0:0] icmp_ln36_20_fu_2325_p2;
wire   [0:0] icmp_ln36_19_fu_2319_p2;
wire   [0:0] icmp_ln36_18_fu_2313_p2;
wire   [0:0] icmp_ln36_17_fu_2307_p2;
wire   [0:0] icmp_ln36_16_fu_2301_p2;
wire   [0:0] or_ln36_14_fu_2357_p2;
wire   [31:0] select_ln36_16_fu_2349_p3;
wire   [31:0] select_ln36_17_fu_2363_p3;
wire   [0:0] or_ln36_15_fu_2371_p2;
wire   [0:0] or_ln36_16_fu_2385_p2;
wire   [31:0] select_ln36_18_fu_2377_p3;
wire   [31:0] select_ln36_19_fu_2391_p3;
wire   [0:0] or_ln36_17_fu_2399_p2;
wire   [0:0] or_ln36_18_fu_2413_p2;
wire   [31:0] select_ln36_20_fu_2405_p3;
wire   [31:0] select_ln36_21_fu_2419_p3;
wire   [0:0] or_ln36_19_fu_2427_p2;
wire   [0:0] or_ln36_20_fu_2441_p2;
wire   [31:0] select_ln36_22_fu_2433_p3;
wire   [4:0] select_ln13_12_fu_2464_p3;
wire   [4:0] select_ln13_13_fu_2471_p3;
wire   [4:0] select_ln13_15_fu_2485_p3;
wire   [4:0] select_ln13_16_fu_2492_p3;
wire   [3:0] grp_fu_1410_p2;
wire   [3:0] trunc_ln36_5_fu_2544_p1;
wire   [0:0] icmp_ln36_39_fu_2590_p2;
wire   [0:0] icmp_ln36_38_fu_2584_p2;
wire   [0:0] icmp_ln36_35_fu_2566_p2;
wire   [0:0] icmp_ln36_34_fu_2560_p2;
wire   [31:0] select_ln36_32_fu_2596_p3;
wire   [31:0] select_ln36_33_fu_2610_p3;
wire   [31:0] select_ln36_34_fu_2618_p3;
wire   [31:0] select_ln36_35_fu_2632_p3;
wire   [4:0] select_ln13_18_fu_2656_p3;
wire   [4:0] select_ln13_19_fu_2663_p3;
wire   [4:0] select_ln13_21_fu_2677_p3;
wire   [4:0] select_ln13_22_fu_2684_p3;
wire   [6:0] mul_ln36_12_fu_2714_p0;
wire   [8:0] mul_ln36_12_fu_2714_p1;
wire   [14:0] mul_ln36_12_fu_2714_p2;
wire   [3:0] tmp_19_fu_2720_p4;
wire   [3:0] trunc_ln36_4_fu_2708_p1;
wire   [0:0] icmp_ln36_30_fu_2779_p2;
wire   [0:0] icmp_ln36_28_fu_2767_p2;
wire   [0:0] icmp_ln36_26_fu_2755_p2;
wire   [0:0] or_ln36_22_fu_2797_p2;
wire   [0:0] or_ln36_29_fu_2815_p2;
wire   [0:0] or_ln36_31_fu_2819_p2;
wire   [0:0] or_ln36_32_fu_2823_p2;
wire   [0:0] or_ln36_33_fu_2828_p2;
wire   [0:0] or_ln36_34_fu_2839_p2;
wire   [31:0] select_ln36_38_fu_2833_p3;
wire   [3:0] grp_fu_1427_p2;
wire   [3:0] trunc_ln36_6_fu_2853_p1;
wire   [0:0] icmp_ln36_47_fu_2899_p2;
wire   [0:0] icmp_ln36_46_fu_2893_p2;
wire   [0:0] icmp_ln36_43_fu_2875_p2;
wire   [0:0] icmp_ln36_42_fu_2869_p2;
wire   [31:0] select_ln36_40_fu_2905_p3;
wire   [31:0] select_ln36_41_fu_2919_p3;
wire   [31:0] select_ln36_42_fu_2927_p3;
wire   [31:0] select_ln36_43_fu_2941_p3;
wire   [3:0] grp_fu_1444_p2;
wire   [3:0] trunc_ln36_7_fu_2965_p1;
wire   [0:0] icmp_ln36_55_fu_3011_p2;
wire   [0:0] icmp_ln36_54_fu_3005_p2;
wire   [0:0] icmp_ln36_51_fu_2987_p2;
wire   [0:0] icmp_ln36_50_fu_2981_p2;
wire   [31:0] select_ln36_48_fu_3017_p3;
wire   [31:0] select_ln36_49_fu_3031_p3;
wire   [31:0] select_ln36_50_fu_3039_p3;
wire   [31:0] select_ln36_51_fu_3053_p3;
wire   [31:0] select_ln36_24_fu_3086_p3;
wire   [31:0] select_ln36_25_fu_3093_p3;
wire   [31:0] select_ln36_26_fu_3100_p3;
wire   [31:0] select_ln36_27_fu_3107_p3;
wire   [0:0] or_ln36_24_fu_3114_p2;
wire   [31:0] select_ln36_28_fu_3118_p3;
wire   [31:0] select_ln36_29_fu_3125_p3;
wire   [0:0] or_ln36_26_fu_3132_p2;
wire   [0:0] or_ln36_27_fu_3144_p2;
wire   [31:0] select_ln36_30_fu_3137_p3;
wire   [0:0] or_ln36_36_fu_3174_p2;
wire   [0:0] or_ln36_38_fu_3178_p2;
wire   [0:0] or_ln36_39_fu_3182_p2;
wire   [0:0] or_ln36_40_fu_3187_p2;
wire   [0:0] or_ln36_41_fu_3198_p2;
wire   [31:0] select_ln36_46_fu_3192_p3;
wire   [0:0] or_ln36_43_fu_3220_p2;
wire   [0:0] or_ln36_45_fu_3224_p2;
wire   [0:0] or_ln36_46_fu_3228_p2;
wire   [0:0] or_ln36_47_fu_3233_p2;
wire   [0:0] or_ln36_48_fu_3244_p2;
wire   [31:0] select_ln36_54_fu_3238_p3;
reg   [2:0] ap_return_preg;
reg   [10:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state19_blk;
wire    ap_ST_fsm_state20_blk;
wire    ap_ST_fsm_state21_blk;
wire    ap_ST_fsm_state22_blk;
wire    ap_ST_fsm_state23_blk;
wire    ap_ST_fsm_state24_blk;
reg   [5:0] ap_exit_tran_regpp0;
wire    ap_block_pp0_stage1_subdone;
wire    ap_block_pp0_stage2_subdone;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
wire   [14:0] mul_ln36_10_fu_1551_p00;
wire   [14:0] mul_ln36_11_fu_1592_p00;
wire   [14:0] mul_ln36_12_fu_2714_p00;
wire   [14:0] mul_ln36_13_fu_1744_p00;
wire   [14:0] mul_ln36_14_fu_1772_p00;
wire   [14:0] mul_ln36_15_fu_1800_p00;
wire   [14:0] mul_ln36_8_fu_1463_p00;
wire   [14:0] mul_ln36_9_fu_1502_p00;
reg    ap_condition_2569;
reg    ap_condition_2580;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 11'd1;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_return_preg = 3'd0;
end

fir_fir_Pipeline_MAC_c_3 #(
    .DataWidth( 5 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
c_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(c_3_address0),
    .ce0(c_3_ce0),
    .q0(c_3_q0),
    .address1(c_3_address1),
    .ce1(c_3_ce1),
    .q1(c_3_q1)
);

fir_fir_Pipeline_MAC_c_0 #(
    .DataWidth( 5 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
c_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(c_0_address0),
    .ce0(c_0_ce0),
    .q0(c_0_q0),
    .address1(c_0_address1),
    .ce1(c_0_ce1),
    .q1(c_0_q1)
);

fir_fir_Pipeline_MAC_c_1 #(
    .DataWidth( 5 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
c_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(c_1_address0),
    .ce0(c_1_ce0),
    .q0(c_1_q0),
    .address1(c_1_address1),
    .ce1(c_1_ce1),
    .q1(c_1_q1)
);

fir_fir_Pipeline_MAC_c_2 #(
    .DataWidth( 5 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
c_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(c_2_address0),
    .ce0(c_2_ce0),
    .q0(c_2_q0),
    .address1(c_2_address1),
    .ce1(c_2_ce1),
    .q1(c_2_q1)
);

fir_urem_7ns_5ns_4_11_1 #(
    .ID( 1 ),
    .NUM_STAGE( 11 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 4 ))
urem_7ns_5ns_4_11_1_U46(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(i_V_2_0_fu_144),
    .din1(grp_fu_1324_p1),
    .ce(1'b1),
    .dout(grp_fu_1324_p2)
);

fir_urem_7ns_5ns_4_11_1 #(
    .ID( 1 ),
    .NUM_STAGE( 11 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 4 ))
urem_7ns_5ns_4_11_1_U47(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(add_ln871_7_fu_1330_p2),
    .din1(grp_fu_1342_p1),
    .ce(1'b1),
    .dout(grp_fu_1342_p2)
);

fir_urem_7ns_5ns_4_11_1 #(
    .ID( 1 ),
    .NUM_STAGE( 11 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 4 ))
urem_7ns_5ns_4_11_1_U48(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(add_ln871_fu_1348_p2),
    .din1(grp_fu_1359_p1),
    .ce(1'b1),
    .dout(grp_fu_1359_p2)
);

fir_urem_7ns_5ns_4_11_1 #(
    .ID( 1 ),
    .NUM_STAGE( 11 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 4 ))
urem_7ns_5ns_4_11_1_U49(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(add_ln871_8_fu_1365_p2),
    .din1(grp_fu_1376_p1),
    .ce(1'b1),
    .dout(grp_fu_1376_p2)
);

fir_urem_7ns_5ns_4_11_1 #(
    .ID( 1 ),
    .NUM_STAGE( 11 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 4 ))
urem_7ns_5ns_4_11_1_U50(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(add_ln871_9_fu_1382_p2),
    .din1(grp_fu_1393_p1),
    .ce(1'b1),
    .dout(grp_fu_1393_p2)
);

fir_urem_7ns_5ns_4_11_1 #(
    .ID( 1 ),
    .NUM_STAGE( 11 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 4 ))
urem_7ns_5ns_4_11_1_U51(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(add_ln871_10_fu_1399_p2),
    .din1(grp_fu_1410_p1),
    .ce(1'b1),
    .dout(grp_fu_1410_p2)
);

fir_urem_7ns_5ns_4_11_1 #(
    .ID( 1 ),
    .NUM_STAGE( 11 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 4 ))
urem_7ns_5ns_4_11_1_U52(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(add_ln871_11_fu_1416_p2),
    .din1(grp_fu_1427_p1),
    .ce(1'b1),
    .dout(grp_fu_1427_p2)
);

fir_urem_7ns_5ns_4_11_1 #(
    .ID( 1 ),
    .NUM_STAGE( 11 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 4 ))
urem_7ns_5ns_4_11_1_U53(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(add_ln871_12_fu_1433_p2),
    .din1(grp_fu_1444_p1),
    .ce(1'b1),
    .dout(grp_fu_1444_p2)
);

fir_mul_7ns_9ns_15_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 15 ))
mul_7ns_9ns_15_1_1_U54(
    .din0(mul_ln36_8_fu_1463_p0),
    .din1(mul_ln36_8_fu_1463_p1),
    .dout(mul_ln36_8_fu_1463_p2)
);

fir_mul_7ns_9ns_15_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 15 ))
mul_7ns_9ns_15_1_1_U55(
    .din0(mul_ln36_9_fu_1502_p0),
    .din1(mul_ln36_9_fu_1502_p1),
    .dout(mul_ln36_9_fu_1502_p2)
);

fir_mul_7ns_9ns_15_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 15 ))
mul_7ns_9ns_15_1_1_U56(
    .din0(mul_ln36_10_fu_1551_p0),
    .din1(mul_ln36_10_fu_1551_p1),
    .dout(mul_ln36_10_fu_1551_p2)
);

fir_mul_7ns_9ns_15_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 15 ))
mul_7ns_9ns_15_1_1_U57(
    .din0(mul_ln36_11_fu_1592_p0),
    .din1(mul_ln36_11_fu_1592_p1),
    .dout(mul_ln36_11_fu_1592_p2)
);

fir_mul_7ns_9ns_15_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 15 ))
mul_7ns_9ns_15_1_1_U58(
    .din0(mul_ln36_13_fu_1744_p0),
    .din1(mul_ln36_13_fu_1744_p1),
    .dout(mul_ln36_13_fu_1744_p2)
);

fir_mul_7ns_9ns_15_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 15 ))
mul_7ns_9ns_15_1_1_U59(
    .din0(mul_ln36_14_fu_1772_p0),
    .din1(mul_ln36_14_fu_1772_p1),
    .dout(mul_ln36_14_fu_1772_p2)
);

fir_mul_7ns_9ns_15_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 15 ))
mul_7ns_9ns_15_1_1_U60(
    .din0(mul_ln36_15_fu_1800_p0),
    .din1(mul_ln36_15_fu_1800_p1),
    .dout(mul_ln36_15_fu_1800_p2)
);

fir_mul_7ns_9ns_15_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 15 ))
mul_7ns_9ns_15_1_1_U65(
    .din0(mul_ln36_12_fu_2714_p0),
    .din1(mul_ln36_12_fu_2714_p1),
    .dout(mul_ln36_12_fu_2714_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_pp0_flush_enable)) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_subdone))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_subdone))) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_subdone)) | ((ap_enable_reg_pp0_iter3 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone)))) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            ap_enable_reg_pp0_iter4 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_preg <= 3'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state19)) begin
            ap_return_preg <= ap_phi_mux_UnifiedRetVal_phi_fu_1198_p16;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        UnifiedRetVal_reg_1190 <= 3'd7;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        UnifiedRetVal_reg_1190 <= 3'd6;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        UnifiedRetVal_reg_1190 <= 3'd5;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        UnifiedRetVal_reg_1190 <= 3'd4;
    end else if (((icmp_ln1065_12_reg_3374 == 1'd1) & (icmp_ln1065_11_reg_3363 == 1'd0) & (icmp_ln1065_10_reg_3352 == 1'd0) & (icmp_ln1065_9_reg_3341 == 1'd0) & (1'b1 == ap_CS_fsm_state19) & (icmp_ln1065_8_reg_3330 == 1'd0) & (icmp_ln1065_reg_3319 == 1'd0))) begin
        UnifiedRetVal_reg_1190 <= 3'd3;
    end else if (((icmp_ln1065_13_reg_3385 == 1'd1) & (icmp_ln1065_12_reg_3374 == 1'd0) & (icmp_ln1065_11_reg_3363 == 1'd0) & (icmp_ln1065_10_reg_3352 == 1'd0) & (icmp_ln1065_9_reg_3341 == 1'd0) & (1'b1 == ap_CS_fsm_state19) & (icmp_ln1065_8_reg_3330 == 1'd0) & (icmp_ln1065_reg_3319 == 1'd0))) begin
        UnifiedRetVal_reg_1190 <= 3'd2;
    end else if (((icmp_ln1065_13_reg_3385 == 1'd0) & (icmp_ln1065_12_reg_3374 == 1'd0) & (icmp_ln1065_11_reg_3363 == 1'd0) & (icmp_ln1065_10_reg_3352 == 1'd0) & (icmp_ln1065_9_reg_3341 == 1'd0) & (1'b1 == ap_CS_fsm_state19) & (icmp_ln1065_8_reg_3330 == 1'd0) & (icmp_ln1065_reg_3319 == 1'd0))) begin
        UnifiedRetVal_reg_1190 <= 3'd1;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        UnifiedRetVal_reg_1190 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        acc_1_0_fu_148 <= 32'd0;
    end else if (((ap_enable_reg_pp0_iter4 == 1'b1) & (icmp_ln1065_14_reg_3396_pp0_iter3_reg == 1'd0) & (icmp_ln1065_13_reg_3385_pp0_iter3_reg == 1'd0) & (icmp_ln1065_12_reg_3374_pp0_iter3_reg == 1'd0) & (icmp_ln1065_11_reg_3363_pp0_iter3_reg == 1'd0) & (icmp_ln1065_10_reg_3352_pp0_iter3_reg == 1'd0) & (icmp_ln1065_9_reg_3341_pp0_iter3_reg == 1'd0) & (icmp_ln1065_8_reg_3330_pp0_iter3_reg == 1'd0) & (icmp_ln1065_reg_3319_pp0_iter3_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        acc_1_0_fu_148 <= add_ln36_7_fu_3279_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3_subdone))) begin
        if ((icmp_ln1065_reg_3319 == 1'd1)) begin
                        ap_exit_tran_regpp0[0] <= 1'b1;
            ap_exit_tran_regpp0[1] <= 1'b0;
            ap_exit_tran_regpp0[2] <= 1'b1;
        end else if ((ap_predicate_tran18to23_state5 == 1'b1)) begin
                        ap_exit_tran_regpp0[0] <= 1'b0;
            ap_exit_tran_regpp0[1] <= 1'b0;
            ap_exit_tran_regpp0[2] <= 1'b1;
        end else if ((ap_predicate_tran18to22_state5 == 1'b1)) begin
                        ap_exit_tran_regpp0[0] <= 1'b1;
            ap_exit_tran_regpp0[1] <= 1'b1;
            ap_exit_tran_regpp0[2] <= 1'b0;
        end else if ((ap_predicate_tran18to21_state5 == 1'b1)) begin
                        ap_exit_tran_regpp0[0] <= 1'b0;
            ap_exit_tran_regpp0[1] <= 1'b1;
            ap_exit_tran_regpp0[2] <= 1'b0;
        end else if ((ap_predicate_tran18to20_state5 == 1'b1)) begin
                        ap_exit_tran_regpp0[0] <= 1'b1;
            ap_exit_tran_regpp0[1] <= 1'b0;
            ap_exit_tran_regpp0[2] <= 1'b0;
        end else if ((ap_predicate_tran18to19_state5 == 1'b1)) begin
                        ap_exit_tran_regpp0[0] <= 1'b0;
            ap_exit_tran_regpp0[1] <= 1'b0;
            ap_exit_tran_regpp0[2] <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        i_V_2_0_fu_144 <= 7'd127;
    end else if (((icmp_ln1065_14_fu_1438_p2 == 1'd0) & (icmp_ln1065_13_fu_1421_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln1065_12_reg_3374 == 1'd0) & (icmp_ln1065_11_reg_3363 == 1'd0) & (icmp_ln1065_10_reg_3352 == 1'd0) & (icmp_ln1065_9_reg_3341 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (icmp_ln1065_8_reg_3330 == 1'd0) & (icmp_ln1065_reg_3319 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001))) begin
        i_V_2_0_fu_144 <= add_ln871_13_fu_1450_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1065_12_reg_3374_pp0_iter2_reg == 1'd0) & (icmp_ln1065_11_reg_3363_pp0_iter2_reg == 1'd0) & (icmp_ln1065_10_reg_3352_pp0_iter2_reg == 1'd0) & (icmp_ln1065_9_reg_3341_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (icmp_ln1065_8_reg_3330_pp0_iter2_reg == 1'd0) & (icmp_ln1065_reg_3319_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        reg_1228 <= shift_reg_8_q0;
    end else if ((((icmp_ln1065_10_reg_3352_pp0_iter2_reg == 1'd0) & (icmp_ln1065_9_reg_3341_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln1065_8_reg_3330_pp0_iter2_reg == 1'd0) & (icmp_ln1065_reg_3319_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln1065_8_reg_3330_pp0_iter2_reg == 1'd0) & (icmp_ln1065_reg_3319_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        reg_1228 <= shift_reg_8_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1065_12_reg_3374_pp0_iter2_reg == 1'd0) & (icmp_ln1065_11_reg_3363_pp0_iter2_reg == 1'd0) & (icmp_ln1065_10_reg_3352_pp0_iter2_reg == 1'd0) & (icmp_ln1065_9_reg_3341_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (icmp_ln1065_8_reg_3330_pp0_iter2_reg == 1'd0) & (icmp_ln1065_reg_3319_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        reg_1233 <= shift_reg_0_q0;
    end else if ((((icmp_ln1065_13_reg_3385_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln1065_12_reg_3374_pp0_iter2_reg == 1'd0) & (icmp_ln1065_11_reg_3363_pp0_iter2_reg == 1'd0) & (icmp_ln1065_10_reg_3352_pp0_iter2_reg == 1'd0) & (icmp_ln1065_9_reg_3341_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln1065_8_reg_3330_pp0_iter2_reg == 1'd0) & (icmp_ln1065_reg_3319_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln1065_10_reg_3352_pp0_iter2_reg == 1'd0) & (icmp_ln1065_9_reg_3341_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln1065_8_reg_3330_pp0_iter2_reg == 1'd0) & (icmp_ln1065_reg_3319_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln1065_8_reg_3330_pp0_iter2_reg == 1'd0) & (icmp_ln1065_reg_3319_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        reg_1233 <= shift_reg_0_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1065_12_reg_3374_pp0_iter2_reg == 1'd0) & (icmp_ln1065_11_reg_3363_pp0_iter2_reg == 1'd0) & (icmp_ln1065_10_reg_3352_pp0_iter2_reg == 1'd0) & (icmp_ln1065_9_reg_3341_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (icmp_ln1065_8_reg_3330_pp0_iter2_reg == 1'd0) & (icmp_ln1065_reg_3319_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        reg_1238 <= shift_reg_1_q0;
    end else if ((((icmp_ln1065_13_reg_3385_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln1065_12_reg_3374_pp0_iter2_reg == 1'd0) & (icmp_ln1065_11_reg_3363_pp0_iter2_reg == 1'd0) & (icmp_ln1065_10_reg_3352_pp0_iter2_reg == 1'd0) & (icmp_ln1065_9_reg_3341_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln1065_8_reg_3330_pp0_iter2_reg == 1'd0) & (icmp_ln1065_reg_3319_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln1065_10_reg_3352_pp0_iter2_reg == 1'd0) & (icmp_ln1065_9_reg_3341_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln1065_8_reg_3330_pp0_iter2_reg == 1'd0) & (icmp_ln1065_reg_3319_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln1065_8_reg_3330_pp0_iter2_reg == 1'd0) & (icmp_ln1065_reg_3319_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        reg_1238 <= shift_reg_1_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1065_12_reg_3374_pp0_iter2_reg == 1'd0) & (icmp_ln1065_11_reg_3363_pp0_iter2_reg == 1'd0) & (icmp_ln1065_10_reg_3352_pp0_iter2_reg == 1'd0) & (icmp_ln1065_9_reg_3341_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (icmp_ln1065_8_reg_3330_pp0_iter2_reg == 1'd0) & (icmp_ln1065_reg_3319_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        reg_1243 <= shift_reg_2_q0;
    end else if ((((icmp_ln1065_13_reg_3385_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln1065_12_reg_3374_pp0_iter2_reg == 1'd0) & (icmp_ln1065_11_reg_3363_pp0_iter2_reg == 1'd0) & (icmp_ln1065_10_reg_3352_pp0_iter2_reg == 1'd0) & (icmp_ln1065_9_reg_3341_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln1065_8_reg_3330_pp0_iter2_reg == 1'd0) & (icmp_ln1065_reg_3319_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln1065_10_reg_3352_pp0_iter2_reg == 1'd0) & (icmp_ln1065_9_reg_3341_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln1065_8_reg_3330_pp0_iter2_reg == 1'd0) & (icmp_ln1065_reg_3319_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln1065_8_reg_3330_pp0_iter2_reg == 1'd0) & (icmp_ln1065_reg_3319_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        reg_1243 <= shift_reg_2_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1065_12_reg_3374_pp0_iter2_reg == 1'd0) & (icmp_ln1065_11_reg_3363_pp0_iter2_reg == 1'd0) & (icmp_ln1065_10_reg_3352_pp0_iter2_reg == 1'd0) & (icmp_ln1065_9_reg_3341_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (icmp_ln1065_8_reg_3330_pp0_iter2_reg == 1'd0) & (icmp_ln1065_reg_3319_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        reg_1248 <= shift_reg_3_q0;
    end else if ((((icmp_ln1065_13_reg_3385_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln1065_12_reg_3374_pp0_iter2_reg == 1'd0) & (icmp_ln1065_11_reg_3363_pp0_iter2_reg == 1'd0) & (icmp_ln1065_10_reg_3352_pp0_iter2_reg == 1'd0) & (icmp_ln1065_9_reg_3341_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln1065_8_reg_3330_pp0_iter2_reg == 1'd0) & (icmp_ln1065_reg_3319_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln1065_10_reg_3352_pp0_iter2_reg == 1'd0) & (icmp_ln1065_9_reg_3341_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln1065_8_reg_3330_pp0_iter2_reg == 1'd0) & (icmp_ln1065_reg_3319_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln1065_8_reg_3330_pp0_iter2_reg == 1'd0) & (icmp_ln1065_reg_3319_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        reg_1248 <= shift_reg_3_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1065_12_reg_3374_pp0_iter2_reg == 1'd0) & (icmp_ln1065_11_reg_3363_pp0_iter2_reg == 1'd0) & (icmp_ln1065_10_reg_3352_pp0_iter2_reg == 1'd0) & (icmp_ln1065_9_reg_3341_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (icmp_ln1065_8_reg_3330_pp0_iter2_reg == 1'd0) & (icmp_ln1065_reg_3319_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        reg_1253 <= shift_reg_4_q0;
    end else if ((((icmp_ln1065_13_reg_3385_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln1065_12_reg_3374_pp0_iter2_reg == 1'd0) & (icmp_ln1065_11_reg_3363_pp0_iter2_reg == 1'd0) & (icmp_ln1065_10_reg_3352_pp0_iter2_reg == 1'd0) & (icmp_ln1065_9_reg_3341_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln1065_8_reg_3330_pp0_iter2_reg == 1'd0) & (icmp_ln1065_reg_3319_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln1065_10_reg_3352_pp0_iter2_reg == 1'd0) & (icmp_ln1065_9_reg_3341_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln1065_8_reg_3330_pp0_iter2_reg == 1'd0) & (icmp_ln1065_reg_3319_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln1065_8_reg_3330_pp0_iter2_reg == 1'd0) & (icmp_ln1065_reg_3319_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        reg_1253 <= shift_reg_4_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1065_12_reg_3374_pp0_iter2_reg == 1'd0) & (icmp_ln1065_11_reg_3363_pp0_iter2_reg == 1'd0) & (icmp_ln1065_10_reg_3352_pp0_iter2_reg == 1'd0) & (icmp_ln1065_9_reg_3341_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (icmp_ln1065_8_reg_3330_pp0_iter2_reg == 1'd0) & (icmp_ln1065_reg_3319_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        reg_1258 <= shift_reg_5_q0;
    end else if ((((icmp_ln1065_13_reg_3385_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln1065_12_reg_3374_pp0_iter2_reg == 1'd0) & (icmp_ln1065_11_reg_3363_pp0_iter2_reg == 1'd0) & (icmp_ln1065_10_reg_3352_pp0_iter2_reg == 1'd0) & (icmp_ln1065_9_reg_3341_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln1065_8_reg_3330_pp0_iter2_reg == 1'd0) & (icmp_ln1065_reg_3319_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln1065_10_reg_3352_pp0_iter2_reg == 1'd0) & (icmp_ln1065_9_reg_3341_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln1065_8_reg_3330_pp0_iter2_reg == 1'd0) & (icmp_ln1065_reg_3319_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln1065_8_reg_3330_pp0_iter2_reg == 1'd0) & (icmp_ln1065_reg_3319_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        reg_1258 <= shift_reg_5_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1065_12_reg_3374_pp0_iter2_reg == 1'd0) & (icmp_ln1065_11_reg_3363_pp0_iter2_reg == 1'd0) & (icmp_ln1065_10_reg_3352_pp0_iter2_reg == 1'd0) & (icmp_ln1065_9_reg_3341_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (icmp_ln1065_8_reg_3330_pp0_iter2_reg == 1'd0) & (icmp_ln1065_reg_3319_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        reg_1263 <= shift_reg_6_q0;
    end else if ((((icmp_ln1065_13_reg_3385_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln1065_12_reg_3374_pp0_iter2_reg == 1'd0) & (icmp_ln1065_11_reg_3363_pp0_iter2_reg == 1'd0) & (icmp_ln1065_10_reg_3352_pp0_iter2_reg == 1'd0) & (icmp_ln1065_9_reg_3341_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln1065_8_reg_3330_pp0_iter2_reg == 1'd0) & (icmp_ln1065_reg_3319_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln1065_10_reg_3352_pp0_iter2_reg == 1'd0) & (icmp_ln1065_9_reg_3341_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln1065_8_reg_3330_pp0_iter2_reg == 1'd0) & (icmp_ln1065_reg_3319_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln1065_8_reg_3330_pp0_iter2_reg == 1'd0) & (icmp_ln1065_reg_3319_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        reg_1263 <= shift_reg_6_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1065_12_reg_3374_pp0_iter2_reg == 1'd0) & (icmp_ln1065_11_reg_3363_pp0_iter2_reg == 1'd0) & (icmp_ln1065_10_reg_3352_pp0_iter2_reg == 1'd0) & (icmp_ln1065_9_reg_3341_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (icmp_ln1065_8_reg_3330_pp0_iter2_reg == 1'd0) & (icmp_ln1065_reg_3319_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        reg_1268 <= shift_reg_7_q0;
    end else if ((((icmp_ln1065_13_reg_3385_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln1065_12_reg_3374_pp0_iter2_reg == 1'd0) & (icmp_ln1065_11_reg_3363_pp0_iter2_reg == 1'd0) & (icmp_ln1065_10_reg_3352_pp0_iter2_reg == 1'd0) & (icmp_ln1065_9_reg_3341_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln1065_8_reg_3330_pp0_iter2_reg == 1'd0) & (icmp_ln1065_reg_3319_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln1065_10_reg_3352_pp0_iter2_reg == 1'd0) & (icmp_ln1065_9_reg_3341_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln1065_8_reg_3330_pp0_iter2_reg == 1'd0) & (icmp_ln1065_reg_3319_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln1065_8_reg_3330_pp0_iter2_reg == 1'd0) & (icmp_ln1065_reg_3319_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        reg_1268 <= shift_reg_7_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1065_reg_3319_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        acc_1_0_load_reg_4150 <= acc_1_0_fu_148;
        add_ln36_reg_4155 <= add_ln36_fu_2698_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1065_8_reg_3330_pp0_iter3_reg == 1'd0) & (icmp_ln1065_reg_3319_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        add_ln36_1_reg_4160 <= add_ln36_1_fu_2703_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1065_9_reg_3341_pp0_iter3_reg == 1'd0) & (icmp_ln1065_8_reg_3330_pp0_iter3_reg == 1'd0) & (icmp_ln1065_reg_3319_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        add_ln36_2_reg_4339 <= add_ln36_2_fu_3077_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1065_10_reg_3352_pp0_iter3_reg == 1'd0) & (icmp_ln1065_9_reg_3341_pp0_iter3_reg == 1'd0) & (icmp_ln1065_8_reg_3330_pp0_iter3_reg == 1'd0) & (icmp_ln1065_reg_3319_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        add_ln36_3_reg_4344 <= add_ln36_3_fu_3081_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (icmp_ln1065_11_reg_3363_pp0_iter3_reg == 1'd0) & (icmp_ln1065_10_reg_3352_pp0_iter3_reg == 1'd0) & (icmp_ln1065_9_reg_3341_pp0_iter3_reg == 1'd0) & (icmp_ln1065_8_reg_3330_pp0_iter3_reg == 1'd0) & (icmp_ln1065_reg_3319_pp0_iter3_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        add_ln36_4_reg_4400 <= add_ln36_4_fu_3265_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (icmp_ln1065_12_reg_3374_pp0_iter3_reg == 1'd0) & (icmp_ln1065_11_reg_3363_pp0_iter3_reg == 1'd0) & (icmp_ln1065_10_reg_3352_pp0_iter3_reg == 1'd0) & (icmp_ln1065_9_reg_3341_pp0_iter3_reg == 1'd0) & (icmp_ln1065_8_reg_3330_pp0_iter3_reg == 1'd0) & (icmp_ln1065_reg_3319_pp0_iter3_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        add_ln36_5_reg_4405 <= add_ln36_5_fu_3269_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (icmp_ln1065_13_reg_3385_pp0_iter3_reg == 1'd0) & (icmp_ln1065_12_reg_3374_pp0_iter3_reg == 1'd0) & (icmp_ln1065_11_reg_3363_pp0_iter3_reg == 1'd0) & (icmp_ln1065_10_reg_3352_pp0_iter3_reg == 1'd0) & (icmp_ln1065_9_reg_3341_pp0_iter3_reg == 1'd0) & (icmp_ln1065_8_reg_3330_pp0_iter3_reg == 1'd0) & (icmp_ln1065_reg_3319_pp0_iter3_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        add_ln36_6_reg_4410 <= add_ln36_6_fu_3274_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1065_11_fu_1387_p2 == 1'd0) & (icmp_ln1065_10_reg_3352 == 1'd0) & (icmp_ln1065_9_reg_3341 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln1065_8_reg_3330 == 1'd0) & (icmp_ln1065_reg_3319 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        add_ln871_10_reg_3367 <= add_ln871_10_fu_1399_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        add_ln871_10_reg_3367_pp0_iter1_reg <= add_ln871_10_reg_3367;
        add_ln871_9_reg_3356_pp0_iter1_reg <= add_ln871_9_reg_3356;
        add_ln871_9_reg_3356_pp0_iter2_reg <= add_ln871_9_reg_3356_pp0_iter1_reg;
        icmp_ln1065_11_reg_3363_pp0_iter1_reg <= icmp_ln1065_11_reg_3363;
        icmp_ln1065_11_reg_3363_pp0_iter2_reg <= icmp_ln1065_11_reg_3363_pp0_iter1_reg;
        icmp_ln1065_11_reg_3363_pp0_iter3_reg <= icmp_ln1065_11_reg_3363_pp0_iter2_reg;
        icmp_ln1065_12_reg_3374_pp0_iter1_reg <= icmp_ln1065_12_reg_3374;
        icmp_ln1065_12_reg_3374_pp0_iter2_reg <= icmp_ln1065_12_reg_3374_pp0_iter1_reg;
        icmp_ln1065_12_reg_3374_pp0_iter3_reg <= icmp_ln1065_12_reg_3374_pp0_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1065_12_reg_3374 == 1'd0) & (icmp_ln1065_11_reg_3363 == 1'd0) & (icmp_ln1065_10_reg_3352 == 1'd0) & (icmp_ln1065_9_reg_3341 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (icmp_ln1065_8_reg_3330 == 1'd0) & (icmp_ln1065_reg_3319 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001))) begin
        add_ln871_11_reg_3378 <= add_ln871_11_fu_1416_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001))) begin
        add_ln871_11_reg_3378_pp0_iter1_reg <= add_ln871_11_reg_3378;
        add_ln871_12_reg_3389_pp0_iter1_reg <= add_ln871_12_reg_3389;
        icmp_ln1065_13_reg_3385_pp0_iter1_reg <= icmp_ln1065_13_reg_3385;
        icmp_ln1065_13_reg_3385_pp0_iter2_reg <= icmp_ln1065_13_reg_3385_pp0_iter1_reg;
        icmp_ln1065_13_reg_3385_pp0_iter3_reg <= icmp_ln1065_13_reg_3385_pp0_iter2_reg;
        icmp_ln1065_14_reg_3396_pp0_iter1_reg <= icmp_ln1065_14_reg_3396;
        icmp_ln1065_14_reg_3396_pp0_iter2_reg <= icmp_ln1065_14_reg_3396_pp0_iter1_reg;
        icmp_ln1065_14_reg_3396_pp0_iter3_reg <= icmp_ln1065_14_reg_3396_pp0_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1065_13_fu_1421_p2 == 1'd0) & (icmp_ln1065_12_reg_3374 == 1'd0) & (icmp_ln1065_11_reg_3363 == 1'd0) & (icmp_ln1065_10_reg_3352 == 1'd0) & (icmp_ln1065_9_reg_3341 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (icmp_ln1065_8_reg_3330 == 1'd0) & (icmp_ln1065_reg_3319 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001))) begin
        add_ln871_12_reg_3389 <= add_ln871_12_fu_1433_p2;
        icmp_ln1065_14_reg_3396 <= icmp_ln1065_14_fu_1438_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1065_fu_1318_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        add_ln871_7_reg_3323 <= add_ln871_7_fu_1330_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        add_ln871_7_reg_3323_pp0_iter1_reg <= add_ln871_7_reg_3323;
        i_V_2_0_load_reg_3304 <= i_V_2_0_fu_144;
        i_V_2_0_load_reg_3304_pp0_iter1_reg <= i_V_2_0_load_reg_3304;
        icmp_ln1065_8_reg_3330_pp0_iter1_reg <= icmp_ln1065_8_reg_3330;
        icmp_ln1065_8_reg_3330_pp0_iter2_reg <= icmp_ln1065_8_reg_3330_pp0_iter1_reg;
        icmp_ln1065_8_reg_3330_pp0_iter3_reg <= icmp_ln1065_8_reg_3330_pp0_iter2_reg;
        icmp_ln1065_reg_3319_pp0_iter1_reg <= icmp_ln1065_reg_3319;
        icmp_ln1065_reg_3319_pp0_iter2_reg <= icmp_ln1065_reg_3319_pp0_iter1_reg;
        icmp_ln1065_reg_3319_pp0_iter3_reg <= icmp_ln1065_reg_3319_pp0_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1065_9_fu_1353_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln1065_8_reg_3330 == 1'd0) & (icmp_ln1065_reg_3319 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        add_ln871_8_reg_3345 <= add_ln871_8_fu_1365_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        add_ln871_8_reg_3345_pp0_iter1_reg <= add_ln871_8_reg_3345;
        add_ln871_reg_3334_pp0_iter1_reg <= add_ln871_reg_3334;
        icmp_ln1065_10_reg_3352_pp0_iter1_reg <= icmp_ln1065_10_reg_3352;
        icmp_ln1065_10_reg_3352_pp0_iter2_reg <= icmp_ln1065_10_reg_3352_pp0_iter1_reg;
        icmp_ln1065_10_reg_3352_pp0_iter3_reg <= icmp_ln1065_10_reg_3352_pp0_iter2_reg;
        icmp_ln1065_9_reg_3341_pp0_iter1_reg <= icmp_ln1065_9_reg_3341;
        icmp_ln1065_9_reg_3341_pp0_iter2_reg <= icmp_ln1065_9_reg_3341_pp0_iter1_reg;
        icmp_ln1065_9_reg_3341_pp0_iter3_reg <= icmp_ln1065_9_reg_3341_pp0_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1065_10_reg_3352 == 1'd0) & (icmp_ln1065_9_reg_3341 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln1065_8_reg_3330 == 1'd0) & (icmp_ln1065_reg_3319 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        add_ln871_9_reg_3356 <= add_ln871_9_fu_1382_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln1065_8_reg_3330 == 1'd0) & (icmp_ln1065_reg_3319 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        add_ln871_reg_3334 <= add_ln871_fu_1348_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1065_9_fu_1353_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln1065_8_reg_3330 == 1'd0) & (icmp_ln1065_reg_3319 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        icmp_ln1065_10_reg_3352 <= icmp_ln1065_10_fu_1370_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln1065_10_reg_3352 == 1'd0) & (icmp_ln1065_9_reg_3341 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln1065_8_reg_3330 == 1'd0) & (icmp_ln1065_reg_3319 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        icmp_ln1065_11_reg_3363 <= icmp_ln1065_11_fu_1387_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1065_11_fu_1387_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln1065_10_reg_3352 == 1'd0) & (icmp_ln1065_9_reg_3341 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln1065_8_reg_3330 == 1'd0) & (icmp_ln1065_reg_3319 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        icmp_ln1065_12_reg_3374 <= icmp_ln1065_12_fu_1404_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln1065_12_reg_3374 == 1'd0) & (icmp_ln1065_11_reg_3363 == 1'd0) & (icmp_ln1065_10_reg_3352 == 1'd0) & (icmp_ln1065_9_reg_3341 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (icmp_ln1065_8_reg_3330 == 1'd0) & (icmp_ln1065_reg_3319 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001))) begin
        icmp_ln1065_13_reg_3385 <= icmp_ln1065_13_fu_1421_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln1065_fu_1318_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln1065_8_reg_3330 <= icmp_ln1065_8_fu_1336_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln1065_8_reg_3330 == 1'd0) & (icmp_ln1065_reg_3319 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        icmp_ln1065_9_reg_3341 <= icmp_ln1065_9_fu_1353_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln1065_reg_3319 <= icmp_ln1065_fu_1318_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln1065_reg_3319_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        icmp_ln13_2_reg_3569 <= icmp_ln13_2_fu_1627_p2;
        icmp_ln13_reg_3560 <= icmp_ln13_fu_1617_p2;
        or_ln13_reg_3576 <= or_ln13_fu_1640_p2;
        select_ln13_2_reg_3581 <= select_ln13_2_fu_1654_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln1065_8_reg_3330_pp0_iter2_reg == 1'd0) & (icmp_ln1065_reg_3319_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        icmp_ln13_3_reg_3586 <= icmp_ln13_3_fu_1667_p2;
        icmp_ln13_5_reg_3591 <= icmp_ln13_5_fu_1679_p2;
        or_ln13_1_reg_3596 <= or_ln13_1_fu_1693_p2;
        select_ln13_5_reg_3601 <= select_ln13_5_fu_1707_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1065_10_reg_3352_pp0_iter2_reg == 1'd0) & (icmp_ln1065_9_reg_3341_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln1065_8_reg_3330_pp0_iter2_reg == 1'd0) & (icmp_ln1065_reg_3319_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        icmp_ln13_7_reg_3795 <= icmp_ln13_7_fu_2045_p2;
        icmp_ln13_8_reg_3800 <= icmp_ln13_8_fu_2051_p2;
        or_ln13_3_reg_3805 <= or_ln13_3_fu_2065_p2;
        select_ln13_11_reg_3810 <= select_ln13_11_fu_2078_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1065_8_reg_3330_pp0_iter3_reg == 1'd0) & (icmp_ln1065_reg_3319_pp0_iter3_reg == 1'd0) & (icmp_ln1065_11_reg_3363_pp0_iter2_reg == 1'd0) & (icmp_ln1065_10_reg_3352_pp0_iter2_reg == 1'd0) & (icmp_ln1065_9_reg_3341_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        icmp_ln36_24_reg_4211 <= icmp_ln36_24_fu_2743_p2;
        icmp_ln36_25_reg_4216 <= icmp_ln36_25_fu_2749_p2;
        icmp_ln36_27_reg_4222 <= icmp_ln36_27_fu_2761_p2;
        icmp_ln36_29_reg_4227 <= icmp_ln36_29_fu_2773_p2;
        icmp_ln36_31_reg_4232 <= icmp_ln36_31_fu_2785_p2;
        or_ln36_21_reg_4237 <= or_ln36_21_fu_2791_p2;
        or_ln36_23_reg_4242 <= or_ln36_23_fu_2803_p2;
        or_ln36_25_reg_4248 <= or_ln36_25_fu_2809_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1065_12_reg_3374_pp0_iter2_reg == 1'd0) & (icmp_ln1065_11_reg_3363_pp0_iter2_reg == 1'd0) & (icmp_ln1065_10_reg_3352_pp0_iter2_reg == 1'd0) & (icmp_ln1065_9_reg_3341_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln1065_8_reg_3330_pp0_iter2_reg == 1'd0) & (icmp_ln1065_reg_3319_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln36_32_reg_4090 <= icmp_ln36_32_fu_2548_p2;
        icmp_ln36_33_reg_4095 <= icmp_ln36_33_fu_2554_p2;
        icmp_ln36_36_reg_4100 <= icmp_ln36_36_fu_2572_p2;
        icmp_ln36_37_reg_4105 <= icmp_ln36_37_fu_2578_p2;
        or_ln36_28_reg_4110 <= or_ln36_28_fu_2604_p2;
        or_ln36_30_reg_4115 <= or_ln36_30_fu_2626_p2;
        select_ln36_36_reg_4120 <= select_ln36_36_fu_2640_p3;
        select_ln36_37_reg_4125 <= select_ln36_37_fu_2648_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1065_8_reg_3330_pp0_iter3_reg == 1'd0) & (icmp_ln1065_reg_3319_pp0_iter3_reg == 1'd0) & (icmp_ln1065_13_reg_3385_pp0_iter2_reg == 1'd0) & (icmp_ln1065_12_reg_3374_pp0_iter2_reg == 1'd0) & (icmp_ln1065_11_reg_3363_pp0_iter2_reg == 1'd0) & (icmp_ln1065_10_reg_3352_pp0_iter2_reg == 1'd0) & (icmp_ln1065_9_reg_3341_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        icmp_ln36_40_reg_4259 <= icmp_ln36_40_fu_2857_p2;
        icmp_ln36_41_reg_4264 <= icmp_ln36_41_fu_2863_p2;
        icmp_ln36_44_reg_4269 <= icmp_ln36_44_fu_2881_p2;
        icmp_ln36_45_reg_4274 <= icmp_ln36_45_fu_2887_p2;
        or_ln36_35_reg_4279 <= or_ln36_35_fu_2913_p2;
        or_ln36_37_reg_4284 <= or_ln36_37_fu_2935_p2;
        select_ln36_44_reg_4289 <= select_ln36_44_fu_2949_p3;
        select_ln36_45_reg_4294 <= select_ln36_45_fu_2957_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1065_8_reg_3330_pp0_iter3_reg == 1'd0) & (icmp_ln1065_reg_3319_pp0_iter3_reg == 1'd0) & (icmp_ln1065_14_reg_3396_pp0_iter2_reg == 1'd0) & (icmp_ln1065_13_reg_3385_pp0_iter2_reg == 1'd0) & (icmp_ln1065_12_reg_3374_pp0_iter2_reg == 1'd0) & (icmp_ln1065_11_reg_3363_pp0_iter2_reg == 1'd0) & (icmp_ln1065_10_reg_3352_pp0_iter2_reg == 1'd0) & (icmp_ln1065_9_reg_3341_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        icmp_ln36_48_reg_4299 <= icmp_ln36_48_fu_2969_p2;
        icmp_ln36_49_reg_4304 <= icmp_ln36_49_fu_2975_p2;
        icmp_ln36_52_reg_4309 <= icmp_ln36_52_fu_2993_p2;
        icmp_ln36_53_reg_4314 <= icmp_ln36_53_fu_2999_p2;
        or_ln36_42_reg_4319 <= or_ln36_42_fu_3025_p2;
        or_ln36_44_reg_4324 <= or_ln36_44_fu_3047_p2;
        select_ln36_52_reg_4329 <= select_ln36_52_fu_3061_p3;
        select_ln36_53_reg_4334 <= select_ln36_53_fu_3069_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1065_8_reg_3330_pp0_iter1_reg == 1'd0) & (icmp_ln1065_reg_3319_pp0_iter1_reg == 1'd0) & (icmp_ln1065_9_reg_3341_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        lshr_ln225_2_reg_3545 <= {{add_ln871_reg_3334_pp0_iter1_reg[6:2]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1065_10_reg_3352_pp0_iter1_reg == 1'd0) & (icmp_ln1065_8_reg_3330_pp0_iter1_reg == 1'd0) & (icmp_ln1065_reg_3319_pp0_iter1_reg == 1'd0) & (icmp_ln1065_9_reg_3341_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        lshr_ln225_3_reg_3555 <= {{add_ln871_8_reg_3345_pp0_iter1_reg[6:2]}};
        tmp_18_reg_3550 <= {{mul_ln36_11_fu_1592_p2[14:11]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1065_12_reg_3374_pp0_iter1_reg == 1'd0) & (icmp_ln1065_11_reg_3363_pp0_iter1_reg == 1'd0) & (icmp_ln1065_10_reg_3352_pp0_iter1_reg == 1'd0) & (icmp_ln1065_9_reg_3341_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln1065_8_reg_3330_pp0_iter2_reg == 1'd0) & (icmp_ln1065_reg_3319_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        lshr_ln225_5_reg_3701 <= {{add_ln871_10_reg_3367_pp0_iter1_reg[6:2]}};
        tmp_20_reg_3696 <= {{mul_ln36_13_fu_1744_p2[14:11]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1065_13_reg_3385_pp0_iter1_reg == 1'd0) & (icmp_ln1065_12_reg_3374_pp0_iter1_reg == 1'd0) & (icmp_ln1065_11_reg_3363_pp0_iter1_reg == 1'd0) & (icmp_ln1065_10_reg_3352_pp0_iter1_reg == 1'd0) & (icmp_ln1065_9_reg_3341_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln1065_8_reg_3330_pp0_iter2_reg == 1'd0) & (icmp_ln1065_reg_3319_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        lshr_ln225_6_reg_3711 <= {{add_ln871_11_reg_3378_pp0_iter1_reg[6:2]}};
        tmp_21_reg_3706 <= {{mul_ln36_14_fu_1772_p2[14:11]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1065_14_reg_3396_pp0_iter1_reg == 1'd0) & (icmp_ln1065_13_reg_3385_pp0_iter1_reg == 1'd0) & (icmp_ln1065_12_reg_3374_pp0_iter1_reg == 1'd0) & (icmp_ln1065_11_reg_3363_pp0_iter1_reg == 1'd0) & (icmp_ln1065_10_reg_3352_pp0_iter1_reg == 1'd0) & (icmp_ln1065_9_reg_3341_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln1065_8_reg_3330_pp0_iter2_reg == 1'd0) & (icmp_ln1065_reg_3319_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        lshr_ln225_7_reg_3721 <= {{add_ln871_12_reg_3389_pp0_iter1_reg[6:2]}};
        tmp_22_reg_3716 <= {{mul_ln36_15_fu_1800_p2[14:11]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage3) & (icmp_ln1065_8_reg_3330_pp0_iter2_reg == 1'd0) & (icmp_ln1065_reg_3319_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001))) begin
        mul_ln36_1_reg_3905 <= grp_fu_341_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1065_9_reg_3341_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln1065_8_reg_3330_pp0_iter2_reg == 1'd0) & (icmp_ln1065_reg_3319_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        mul_ln36_2_reg_4075 <= grp_fu_349_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1065_10_reg_3352_pp0_iter2_reg == 1'd0) & (icmp_ln1065_9_reg_3341_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln1065_8_reg_3330_pp0_iter2_reg == 1'd0) & (icmp_ln1065_reg_3319_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        mul_ln36_3_reg_4080 <= grp_fu_353_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1065_11_reg_3363_pp0_iter3_reg == 1'd0) & (icmp_ln1065_10_reg_3352_pp0_iter3_reg == 1'd0) & (icmp_ln1065_9_reg_3341_pp0_iter3_reg == 1'd0) & (icmp_ln1065_8_reg_3330_pp0_iter3_reg == 1'd0) & (icmp_ln1065_reg_3319_pp0_iter3_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001))) begin
        mul_ln36_4_reg_4380 <= grp_fu_357_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1065_12_reg_3374_pp0_iter3_reg == 1'd0) & (icmp_ln1065_11_reg_3363_pp0_iter3_reg == 1'd0) & (icmp_ln1065_10_reg_3352_pp0_iter3_reg == 1'd0) & (icmp_ln1065_9_reg_3341_pp0_iter3_reg == 1'd0) & (icmp_ln1065_8_reg_3330_pp0_iter3_reg == 1'd0) & (icmp_ln1065_reg_3319_pp0_iter3_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001))) begin
        mul_ln36_5_reg_4385 <= grp_fu_361_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1065_12_reg_3374_pp0_iter3_reg == 1'd0) & (icmp_ln1065_11_reg_3363_pp0_iter3_reg == 1'd0) & (icmp_ln1065_10_reg_3352_pp0_iter3_reg == 1'd0) & (icmp_ln1065_9_reg_3341_pp0_iter3_reg == 1'd0) & (icmp_ln1065_8_reg_3330_pp0_iter3_reg == 1'd0) & (icmp_ln1065_reg_3319_pp0_iter3_reg == 1'd0) & (icmp_ln1065_13_reg_3385_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001))) begin
        mul_ln36_6_reg_4390 <= grp_fu_365_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln1065_reg_3319_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        mul_ln36_reg_4070 <= grp_fu_345_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1065_9_reg_3341_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln1065_8_reg_3330_pp0_iter2_reg == 1'd0) & (icmp_ln1065_reg_3319_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        or_ln13_2_reg_3785 <= or_ln13_2_fu_2020_p2;
        select_ln13_8_reg_3790 <= select_ln13_8_fu_2032_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln1065_14_reg_3396_pp0_iter2_reg == 1'd0) & (icmp_ln1065_13_reg_3385_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln1065_12_reg_3374_pp0_iter2_reg == 1'd0) & (icmp_ln1065_11_reg_3363_pp0_iter2_reg == 1'd0) & (icmp_ln1065_10_reg_3352_pp0_iter2_reg == 1'd0) & (icmp_ln1065_9_reg_3341_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln1065_8_reg_3330_pp0_iter2_reg == 1'd0) & (icmp_ln1065_reg_3319_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln1065_9_reg_3341_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln1065_8_reg_3330_pp0_iter2_reg == 1'd0) & (icmp_ln1065_reg_3319_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        reg_1273 <= shift_reg_0_q0;
        reg_1277 <= shift_reg_1_q0;
        reg_1281 <= shift_reg_2_q0;
        reg_1285 <= shift_reg_3_q0;
        reg_1289 <= shift_reg_4_q0;
        reg_1293 <= shift_reg_5_q0;
        reg_1297 <= shift_reg_6_q0;
        reg_1301 <= shift_reg_7_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1065_11_reg_3363_pp0_iter2_reg == 1'd0) & (icmp_ln1065_10_reg_3352_pp0_iter2_reg == 1'd0) & (icmp_ln1065_9_reg_3341_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (icmp_ln1065_8_reg_3330_pp0_iter2_reg == 1'd0) & (icmp_ln1065_reg_3319_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001))) begin
        select_ln13_14_reg_3930 <= select_ln13_14_fu_2478_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1065_12_reg_3374_pp0_iter2_reg == 1'd0) & (icmp_ln1065_11_reg_3363_pp0_iter2_reg == 1'd0) & (icmp_ln1065_10_reg_3352_pp0_iter2_reg == 1'd0) & (icmp_ln1065_9_reg_3341_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (icmp_ln1065_8_reg_3330_pp0_iter2_reg == 1'd0) & (icmp_ln1065_reg_3319_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001))) begin
        select_ln13_17_reg_3935 <= select_ln13_17_fu_2499_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1065_13_reg_3385_pp0_iter2_reg == 1'd0) & (icmp_ln1065_12_reg_3374_pp0_iter2_reg == 1'd0) & (icmp_ln1065_11_reg_3363_pp0_iter2_reg == 1'd0) & (icmp_ln1065_10_reg_3352_pp0_iter2_reg == 1'd0) & (icmp_ln1065_9_reg_3341_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln1065_8_reg_3330_pp0_iter2_reg == 1'd0) & (icmp_ln1065_reg_3319_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        select_ln13_20_reg_4135 <= select_ln13_20_fu_2670_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1065_14_reg_3396_pp0_iter2_reg == 1'd0) & (icmp_ln1065_13_reg_3385_pp0_iter2_reg == 1'd0) & (icmp_ln1065_12_reg_3374_pp0_iter2_reg == 1'd0) & (icmp_ln1065_11_reg_3363_pp0_iter2_reg == 1'd0) & (icmp_ln1065_10_reg_3352_pp0_iter2_reg == 1'd0) & (icmp_ln1065_9_reg_3341_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln1065_8_reg_3330_pp0_iter2_reg == 1'd0) & (icmp_ln1065_reg_3319_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        select_ln13_23_reg_4145 <= select_ln13_23_fu_2691_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1065_8_reg_3330_pp0_iter3_reg == 1'd0) & (icmp_ln1065_reg_3319_pp0_iter3_reg == 1'd0) & (icmp_ln1065_12_reg_3374_pp0_iter2_reg == 1'd0) & (icmp_ln1065_11_reg_3363_pp0_iter2_reg == 1'd0) & (icmp_ln1065_10_reg_3352_pp0_iter2_reg == 1'd0) & (icmp_ln1065_9_reg_3341_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        select_ln36_39_reg_4254 <= select_ln36_39_fu_2845_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1065_10_reg_3352_pp0_iter3_reg == 1'd0) & (icmp_ln1065_9_reg_3341_pp0_iter3_reg == 1'd0) & (icmp_ln1065_8_reg_3330_pp0_iter3_reg == 1'd0) & (icmp_ln1065_reg_3319_pp0_iter3_reg == 1'd0) & (icmp_ln1065_14_reg_3396_pp0_iter2_reg == 1'd0) & (icmp_ln1065_13_reg_3385_pp0_iter2_reg == 1'd0) & (icmp_ln1065_12_reg_3374_pp0_iter2_reg == 1'd0) & (icmp_ln1065_11_reg_3363_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        select_ln36_55_reg_4375 <= select_ln36_55_fu_3250_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1065_13_reg_3385_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln1065_12_reg_3374_pp0_iter2_reg == 1'd0) & (icmp_ln1065_11_reg_3363_pp0_iter2_reg == 1'd0) & (icmp_ln1065_10_reg_3352_pp0_iter2_reg == 1'd0) & (icmp_ln1065_9_reg_3341_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln1065_8_reg_3330_pp0_iter2_reg == 1'd0) & (icmp_ln1065_reg_3319_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        shift_reg_8_load_13_reg_4130 <= shift_reg_8_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1065_14_reg_3396_pp0_iter2_reg == 1'd0) & (icmp_ln1065_13_reg_3385_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln1065_12_reg_3374_pp0_iter2_reg == 1'd0) & (icmp_ln1065_11_reg_3363_pp0_iter2_reg == 1'd0) & (icmp_ln1065_10_reg_3352_pp0_iter2_reg == 1'd0) & (icmp_ln1065_9_reg_3341_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln1065_8_reg_3330_pp0_iter2_reg == 1'd0) & (icmp_ln1065_reg_3319_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        shift_reg_8_load_14_reg_4140 <= shift_reg_8_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1065_9_reg_3341_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln1065_8_reg_3330_pp0_iter2_reg == 1'd0) & (icmp_ln1065_reg_3319_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        shift_reg_8_load_9_reg_3606 <= shift_reg_8_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1065_reg_3319_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_reg_3400 <= {{mul_ln36_8_fu_1463_p2[14:11]}};
        trunc_ln225_reg_3405 <= trunc_ln225_fu_1479_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln1065_reg_3319_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        trunc_ln36_reg_3726 <= trunc_ln36_fu_1825_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1065_11_reg_3363_pp0_iter2_reg == 1'd0) & (icmp_ln1065_10_reg_3352_pp0_iter2_reg == 1'd0) & (icmp_ln1065_9_reg_3341_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln1065_8_reg_3330_pp0_iter2_reg == 1'd0) & (icmp_ln1065_reg_3319_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        urem_ln36_4_reg_4085 <= grp_fu_1393_p2;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        acc_1_0_out = acc_1_0_load_reg_4150;
    end else if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state24) | ((icmp_ln1065_12_reg_3374 == 1'd1) & (icmp_ln1065_11_reg_3363 == 1'd0) & (icmp_ln1065_10_reg_3352 == 1'd0) & (icmp_ln1065_9_reg_3341 == 1'd0) & (1'b1 == ap_CS_fsm_state19) & (icmp_ln1065_8_reg_3330 == 1'd0) & (icmp_ln1065_reg_3319 == 1'd0)) | ((icmp_ln1065_13_reg_3385 == 1'd1) & (icmp_ln1065_12_reg_3374 == 1'd0) & (icmp_ln1065_11_reg_3363 == 1'd0) & (icmp_ln1065_10_reg_3352 == 1'd0) & (icmp_ln1065_9_reg_3341 == 1'd0) & (1'b1 == ap_CS_fsm_state19) & (icmp_ln1065_8_reg_3330 == 1'd0) & (icmp_ln1065_reg_3319 == 1'd0)) | ((icmp_ln1065_13_reg_3385 == 1'd0) & (icmp_ln1065_12_reg_3374 == 1'd0) & (icmp_ln1065_11_reg_3363 == 1'd0) & (icmp_ln1065_10_reg_3352 == 1'd0) & (icmp_ln1065_9_reg_3341 == 1'd0) & (1'b1 == ap_CS_fsm_state19) & (icmp_ln1065_8_reg_3330 == 1'd0) & (icmp_ln1065_reg_3319 == 1'd0)))) begin
        acc_1_0_out = acc_1_0_fu_148;
    end else begin
        acc_1_0_out = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state24) | ((icmp_ln1065_12_reg_3374 == 1'd1) & (icmp_ln1065_11_reg_3363 == 1'd0) & (icmp_ln1065_10_reg_3352 == 1'd0) & (icmp_ln1065_9_reg_3341 == 1'd0) & (1'b1 == ap_CS_fsm_state19) & (icmp_ln1065_8_reg_3330 == 1'd0) & (icmp_ln1065_reg_3319 == 1'd0)) | ((icmp_ln1065_13_reg_3385 == 1'd1) & (icmp_ln1065_12_reg_3374 == 1'd0) & (icmp_ln1065_11_reg_3363 == 1'd0) & (icmp_ln1065_10_reg_3352 == 1'd0) & (icmp_ln1065_9_reg_3341 == 1'd0) & (1'b1 == ap_CS_fsm_state19) & (icmp_ln1065_8_reg_3330 == 1'd0) & (icmp_ln1065_reg_3319 == 1'd0)) | ((icmp_ln1065_13_reg_3385 == 1'd0) & (icmp_ln1065_12_reg_3374 == 1'd0) & (icmp_ln1065_11_reg_3363 == 1'd0) & (icmp_ln1065_10_reg_3352 == 1'd0) & (icmp_ln1065_9_reg_3341 == 1'd0) & (1'b1 == ap_CS_fsm_state19) & (icmp_ln1065_8_reg_3330 == 1'd0) & (icmp_ln1065_reg_3319 == 1'd0)))) begin
        acc_1_0_out_ap_vld = 1'b1;
    end else begin
        acc_1_0_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | ((icmp_ln1065_12_reg_3374 == 1'd1) & (icmp_ln1065_11_reg_3363 == 1'd0) & (icmp_ln1065_10_reg_3352 == 1'd0) & (icmp_ln1065_9_reg_3341 == 1'd0) & (1'b1 == ap_CS_fsm_state19) & (icmp_ln1065_8_reg_3330 == 1'd0) & (icmp_ln1065_reg_3319 == 1'd0)) | ((icmp_ln1065_13_reg_3385 == 1'd1) & (icmp_ln1065_12_reg_3374 == 1'd0) & (icmp_ln1065_11_reg_3363 == 1'd0) & (icmp_ln1065_10_reg_3352 == 1'd0) & (icmp_ln1065_9_reg_3341 == 1'd0) & (1'b1 == ap_CS_fsm_state19) & (icmp_ln1065_8_reg_3330 == 1'd0) & (icmp_ln1065_reg_3319 == 1'd0)) | ((icmp_ln1065_13_reg_3385 == 1'd0) & (icmp_ln1065_12_reg_3374 == 1'd0) & (icmp_ln1065_11_reg_3363 == 1'd0) & (icmp_ln1065_10_reg_3352 == 1'd0) & (icmp_ln1065_9_reg_3341 == 1'd0) & (1'b1 == ap_CS_fsm_state19) & (icmp_ln1065_8_reg_3330 == 1'd0) & (icmp_ln1065_reg_3319 == 1'd0)))) begin
        add_ln36_1_out_ap_vld = 1'b1;
    end else begin
        add_ln36_1_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | ((icmp_ln1065_12_reg_3374 == 1'd1) & (icmp_ln1065_11_reg_3363 == 1'd0) & (icmp_ln1065_10_reg_3352 == 1'd0) & (icmp_ln1065_9_reg_3341 == 1'd0) & (1'b1 == ap_CS_fsm_state19) & (icmp_ln1065_8_reg_3330 == 1'd0) & (icmp_ln1065_reg_3319 == 1'd0)) | ((icmp_ln1065_13_reg_3385 == 1'd1) & (icmp_ln1065_12_reg_3374 == 1'd0) & (icmp_ln1065_11_reg_3363 == 1'd0) & (icmp_ln1065_10_reg_3352 == 1'd0) & (icmp_ln1065_9_reg_3341 == 1'd0) & (1'b1 == ap_CS_fsm_state19) & (icmp_ln1065_8_reg_3330 == 1'd0) & (icmp_ln1065_reg_3319 == 1'd0)) | ((icmp_ln1065_13_reg_3385 == 1'd0) & (icmp_ln1065_12_reg_3374 == 1'd0) & (icmp_ln1065_11_reg_3363 == 1'd0) & (icmp_ln1065_10_reg_3352 == 1'd0) & (icmp_ln1065_9_reg_3341 == 1'd0) & (1'b1 == ap_CS_fsm_state19) & (icmp_ln1065_8_reg_3330 == 1'd0) & (icmp_ln1065_reg_3319 == 1'd0)))) begin
        add_ln36_2_out_ap_vld = 1'b1;
    end else begin
        add_ln36_2_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state20) | ((icmp_ln1065_12_reg_3374 == 1'd1) & (icmp_ln1065_11_reg_3363 == 1'd0) & (icmp_ln1065_10_reg_3352 == 1'd0) & (icmp_ln1065_9_reg_3341 == 1'd0) & (1'b1 == ap_CS_fsm_state19) & (icmp_ln1065_8_reg_3330 == 1'd0) & (icmp_ln1065_reg_3319 == 1'd0)) | ((icmp_ln1065_13_reg_3385 == 1'd1) & (icmp_ln1065_12_reg_3374 == 1'd0) & (icmp_ln1065_11_reg_3363 == 1'd0) & (icmp_ln1065_10_reg_3352 == 1'd0) & (icmp_ln1065_9_reg_3341 == 1'd0) & (1'b1 == ap_CS_fsm_state19) & (icmp_ln1065_8_reg_3330 == 1'd0) & (icmp_ln1065_reg_3319 == 1'd0)) | ((icmp_ln1065_13_reg_3385 == 1'd0) & (icmp_ln1065_12_reg_3374 == 1'd0) & (icmp_ln1065_11_reg_3363 == 1'd0) & (icmp_ln1065_10_reg_3352 == 1'd0) & (icmp_ln1065_9_reg_3341 == 1'd0) & (1'b1 == ap_CS_fsm_state19) & (icmp_ln1065_8_reg_3330 == 1'd0) & (icmp_ln1065_reg_3319 == 1'd0)))) begin
        add_ln36_3_out_ap_vld = 1'b1;
    end else begin
        add_ln36_3_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln1065_12_reg_3374 == 1'd1) & (icmp_ln1065_11_reg_3363 == 1'd0) & (icmp_ln1065_10_reg_3352 == 1'd0) & (icmp_ln1065_9_reg_3341 == 1'd0) & (1'b1 == ap_CS_fsm_state19) & (icmp_ln1065_8_reg_3330 == 1'd0) & (icmp_ln1065_reg_3319 == 1'd0)) | ((icmp_ln1065_13_reg_3385 == 1'd1) & (icmp_ln1065_12_reg_3374 == 1'd0) & (icmp_ln1065_11_reg_3363 == 1'd0) & (icmp_ln1065_10_reg_3352 == 1'd0) & (icmp_ln1065_9_reg_3341 == 1'd0) & (1'b1 == ap_CS_fsm_state19) & (icmp_ln1065_8_reg_3330 == 1'd0) & (icmp_ln1065_reg_3319 == 1'd0)) | ((icmp_ln1065_13_reg_3385 == 1'd0) & (icmp_ln1065_12_reg_3374 == 1'd0) & (icmp_ln1065_11_reg_3363 == 1'd0) & (icmp_ln1065_10_reg_3352 == 1'd0) & (icmp_ln1065_9_reg_3341 == 1'd0) & (1'b1 == ap_CS_fsm_state19) & (icmp_ln1065_8_reg_3330 == 1'd0) & (icmp_ln1065_reg_3319 == 1'd0)))) begin
        add_ln36_4_out_ap_vld = 1'b1;
    end else begin
        add_ln36_4_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln1065_13_reg_3385 == 1'd1) & (icmp_ln1065_12_reg_3374 == 1'd0) & (icmp_ln1065_11_reg_3363 == 1'd0) & (icmp_ln1065_10_reg_3352 == 1'd0) & (icmp_ln1065_9_reg_3341 == 1'd0) & (1'b1 == ap_CS_fsm_state19) & (icmp_ln1065_8_reg_3330 == 1'd0) & (icmp_ln1065_reg_3319 == 1'd0)) | ((icmp_ln1065_13_reg_3385 == 1'd0) & (icmp_ln1065_12_reg_3374 == 1'd0) & (icmp_ln1065_11_reg_3363 == 1'd0) & (icmp_ln1065_10_reg_3352 == 1'd0) & (icmp_ln1065_9_reg_3341 == 1'd0) & (1'b1 == ap_CS_fsm_state19) & (icmp_ln1065_8_reg_3330 == 1'd0) & (icmp_ln1065_reg_3319 == 1'd0)))) begin
        add_ln36_5_out_ap_vld = 1'b1;
    end else begin
        add_ln36_5_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln1065_13_reg_3385 == 1'd0) & (icmp_ln1065_12_reg_3374 == 1'd0) & (icmp_ln1065_11_reg_3363 == 1'd0) & (icmp_ln1065_10_reg_3352 == 1'd0) & (icmp_ln1065_9_reg_3341 == 1'd0) & (1'b1 == ap_CS_fsm_state19) & (icmp_ln1065_8_reg_3330 == 1'd0) & (icmp_ln1065_reg_3319 == 1'd0))) begin
        add_ln36_6_out_ap_vld = 1'b1;
    end else begin
        add_ln36_6_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | ((icmp_ln1065_12_reg_3374 == 1'd1) & (icmp_ln1065_11_reg_3363 == 1'd0) & (icmp_ln1065_10_reg_3352 == 1'd0) & (icmp_ln1065_9_reg_3341 == 1'd0) & (1'b1 == ap_CS_fsm_state19) & (icmp_ln1065_8_reg_3330 == 1'd0) & (icmp_ln1065_reg_3319 == 1'd0)) | ((icmp_ln1065_13_reg_3385 == 1'd1) & (icmp_ln1065_12_reg_3374 == 1'd0) & (icmp_ln1065_11_reg_3363 == 1'd0) & (icmp_ln1065_10_reg_3352 == 1'd0) & (icmp_ln1065_9_reg_3341 == 1'd0) & (1'b1 == ap_CS_fsm_state19) & (icmp_ln1065_8_reg_3330 == 1'd0) & (icmp_ln1065_reg_3319 == 1'd0)) | ((icmp_ln1065_13_reg_3385 == 1'd0) & (icmp_ln1065_12_reg_3374 == 1'd0) & (icmp_ln1065_11_reg_3363 == 1'd0) & (icmp_ln1065_10_reg_3352 == 1'd0) & (icmp_ln1065_9_reg_3341 == 1'd0) & (1'b1 == ap_CS_fsm_state19) & (icmp_ln1065_8_reg_3330 == 1'd0) & (icmp_ln1065_reg_3319 == 1'd0)))) begin
        add_ln36_out_ap_vld = 1'b1;
    end else begin
        add_ln36_out_ap_vld = 1'b0;
    end
end

assign ap_ST_fsm_state19_blk = 1'b0;

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state20_blk = 1'b0;

assign ap_ST_fsm_state21_blk = 1'b0;

assign ap_ST_fsm_state22_blk = 1'b0;

assign ap_ST_fsm_state23_blk = 1'b0;

assign ap_ST_fsm_state24_blk = 1'b0;

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_subdone) & ((ap_predicate_tran18to19_state5 == 1'b1) | (icmp_ln1065_reg_3319 == 1'd1) | (ap_predicate_tran18to23_state5 == 1'b1) | (ap_predicate_tran18to22_state5 == 1'b1) | (ap_predicate_tran18to21_state5 == 1'b1) | (ap_predicate_tran18to20_state5 == 1'b1)))) begin
        ap_condition_pp0_flush_enable = 1'b1;
    end else begin
        ap_condition_pp0_flush_enable = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state19) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2569)) begin
        if ((icmp_ln1065_12_reg_3374 == 1'd1)) begin
            ap_phi_mux_UnifiedRetVal_phi_fu_1198_p16 = 3'd3;
        end else if (((icmp_ln1065_13_reg_3385 == 1'd1) & (icmp_ln1065_12_reg_3374 == 1'd0))) begin
            ap_phi_mux_UnifiedRetVal_phi_fu_1198_p16 = 3'd2;
        end else if (((icmp_ln1065_13_reg_3385 == 1'd0) & (icmp_ln1065_12_reg_3374 == 1'd0))) begin
            ap_phi_mux_UnifiedRetVal_phi_fu_1198_p16 = 3'd1;
        end else begin
            ap_phi_mux_UnifiedRetVal_phi_fu_1198_p16 = UnifiedRetVal_reg_1190;
        end
    end else begin
        ap_phi_mux_UnifiedRetVal_phi_fu_1198_p16 = UnifiedRetVal_reg_1190;
    end
end

always @ (*) begin
    if ((icmp_ln1065_reg_3319_pp0_iter2_reg == 1'd0)) begin
        if ((1'b1 == ap_condition_2580)) begin
            ap_phi_mux_phi_ln36_phi_fu_1160_p18 = shift_reg_8_q1;
        end else if ((trunc_ln36_reg_3726 == 4'd7)) begin
            ap_phi_mux_phi_ln36_phi_fu_1160_p18 = shift_reg_7_q1;
        end else if ((trunc_ln36_reg_3726 == 4'd6)) begin
            ap_phi_mux_phi_ln36_phi_fu_1160_p18 = shift_reg_6_q1;
        end else if ((trunc_ln36_reg_3726 == 4'd5)) begin
            ap_phi_mux_phi_ln36_phi_fu_1160_p18 = shift_reg_5_q1;
        end else if ((trunc_ln36_reg_3726 == 4'd4)) begin
            ap_phi_mux_phi_ln36_phi_fu_1160_p18 = shift_reg_4_q1;
        end else if ((trunc_ln36_reg_3726 == 4'd3)) begin
            ap_phi_mux_phi_ln36_phi_fu_1160_p18 = shift_reg_3_q1;
        end else if ((trunc_ln36_reg_3726 == 4'd2)) begin
            ap_phi_mux_phi_ln36_phi_fu_1160_p18 = shift_reg_2_q1;
        end else if ((trunc_ln36_reg_3726 == 4'd1)) begin
            ap_phi_mux_phi_ln36_phi_fu_1160_p18 = shift_reg_1_q1;
        end else if ((trunc_ln36_reg_3726 == 4'd0)) begin
            ap_phi_mux_phi_ln36_phi_fu_1160_p18 = shift_reg_0_q1;
        end else begin
            ap_phi_mux_phi_ln36_phi_fu_1160_p18 = ap_phi_reg_pp0_iter2_phi_ln36_reg_1157;
        end
    end else begin
        ap_phi_mux_phi_ln36_phi_fu_1160_p18 = ap_phi_reg_pp0_iter2_phi_ln36_reg_1157;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        ap_return = ap_phi_mux_UnifiedRetVal_phi_fu_1198_p16;
    end else begin
        ap_return = ap_return_preg;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
            c_0_address0 = zext_ln225_7_fu_2537_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
            c_0_address0 = zext_ln225_5_fu_2115_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
            c_0_address0 = zext_ln225_3_fu_1734_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
            c_0_address0 = zext_ln225_1_fu_1540_p1;
        end else begin
            c_0_address0 = 'bx;
        end
    end else begin
        c_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
            c_0_address1 = zext_ln225_6_fu_2518_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
            c_0_address1 = zext_ln225_4_fu_2095_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
            c_0_address1 = zext_ln225_2_fu_1715_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
            c_0_address1 = zext_ln225_fu_1491_p1;
        end else begin
            c_0_address1 = 'bx;
        end
    end else begin
        c_0_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        c_0_ce0 = 1'b1;
    end else begin
        c_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        c_0_ce1 = 1'b1;
    end else begin
        c_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
            c_1_address0 = zext_ln225_7_fu_2537_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
            c_1_address0 = zext_ln225_5_fu_2115_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
            c_1_address0 = zext_ln225_3_fu_1734_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
            c_1_address0 = zext_ln225_1_fu_1540_p1;
        end else begin
            c_1_address0 = 'bx;
        end
    end else begin
        c_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
            c_1_address1 = zext_ln225_6_fu_2518_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
            c_1_address1 = zext_ln225_4_fu_2095_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
            c_1_address1 = zext_ln225_2_fu_1715_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
            c_1_address1 = zext_ln225_fu_1491_p1;
        end else begin
            c_1_address1 = 'bx;
        end
    end else begin
        c_1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        c_1_ce0 = 1'b1;
    end else begin
        c_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        c_1_ce1 = 1'b1;
    end else begin
        c_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
            c_2_address0 = zext_ln225_7_fu_2537_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
            c_2_address0 = zext_ln225_5_fu_2115_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
            c_2_address0 = zext_ln225_3_fu_1734_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
            c_2_address0 = zext_ln225_1_fu_1540_p1;
        end else begin
            c_2_address0 = 'bx;
        end
    end else begin
        c_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
            c_2_address1 = zext_ln225_6_fu_2518_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
            c_2_address1 = zext_ln225_4_fu_2095_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
            c_2_address1 = zext_ln225_2_fu_1715_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
            c_2_address1 = zext_ln225_fu_1491_p1;
        end else begin
            c_2_address1 = 'bx;
        end
    end else begin
        c_2_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        c_2_ce0 = 1'b1;
    end else begin
        c_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        c_2_ce1 = 1'b1;
    end else begin
        c_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
            c_3_address0 = zext_ln225_7_fu_2537_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
            c_3_address0 = zext_ln225_5_fu_2115_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
            c_3_address0 = zext_ln225_3_fu_1734_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
            c_3_address0 = zext_ln225_1_fu_1540_p1;
        end else begin
            c_3_address0 = 'bx;
        end
    end else begin
        c_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
            c_3_address1 = zext_ln225_6_fu_2518_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
            c_3_address1 = zext_ln225_4_fu_2095_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
            c_3_address1 = zext_ln225_2_fu_1715_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
            c_3_address1 = zext_ln225_fu_1491_p1;
        end else begin
            c_3_address1 = 'bx;
        end
    end else begin
        c_3_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        c_3_ce0 = 1'b1;
    end else begin
        c_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        c_3_ce1 = 1'b1;
    end else begin
        c_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        shift_reg_0_address0 = zext_ln36_4_fu_2730_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        shift_reg_0_address0 = zext_ln36_7_fu_2525_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        shift_reg_0_address0 = zext_ln36_5_fu_2103_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        shift_reg_0_address0 = zext_ln36_2_fu_1567_p1;
    end else begin
        shift_reg_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
            shift_reg_0_address1 = zext_ln36_6_fu_2506_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
            shift_reg_0_address1 = zext_ln36_fu_1829_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
            shift_reg_0_address1 = zext_ln36_3_fu_1722_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
            shift_reg_0_address1 = zext_ln36_1_fu_1518_p1;
        end else begin
            shift_reg_0_address1 = 'bx;
        end
    end else begin
        shift_reg_0_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        shift_reg_0_ce0 = 1'b1;
    end else begin
        shift_reg_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        shift_reg_0_ce1 = 1'b1;
    end else begin
        shift_reg_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        shift_reg_1_address0 = zext_ln36_4_fu_2730_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        shift_reg_1_address0 = zext_ln36_7_fu_2525_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        shift_reg_1_address0 = zext_ln36_5_fu_2103_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        shift_reg_1_address0 = zext_ln36_2_fu_1567_p1;
    end else begin
        shift_reg_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
            shift_reg_1_address1 = zext_ln36_6_fu_2506_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
            shift_reg_1_address1 = zext_ln36_fu_1829_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
            shift_reg_1_address1 = zext_ln36_3_fu_1722_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
            shift_reg_1_address1 = zext_ln36_1_fu_1518_p1;
        end else begin
            shift_reg_1_address1 = 'bx;
        end
    end else begin
        shift_reg_1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        shift_reg_1_ce0 = 1'b1;
    end else begin
        shift_reg_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        shift_reg_1_ce1 = 1'b1;
    end else begin
        shift_reg_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        shift_reg_2_address0 = zext_ln36_4_fu_2730_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        shift_reg_2_address0 = zext_ln36_7_fu_2525_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        shift_reg_2_address0 = zext_ln36_5_fu_2103_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        shift_reg_2_address0 = zext_ln36_2_fu_1567_p1;
    end else begin
        shift_reg_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
            shift_reg_2_address1 = zext_ln36_6_fu_2506_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
            shift_reg_2_address1 = zext_ln36_fu_1829_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
            shift_reg_2_address1 = zext_ln36_3_fu_1722_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
            shift_reg_2_address1 = zext_ln36_1_fu_1518_p1;
        end else begin
            shift_reg_2_address1 = 'bx;
        end
    end else begin
        shift_reg_2_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        shift_reg_2_ce0 = 1'b1;
    end else begin
        shift_reg_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        shift_reg_2_ce1 = 1'b1;
    end else begin
        shift_reg_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        shift_reg_3_address0 = zext_ln36_4_fu_2730_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        shift_reg_3_address0 = zext_ln36_7_fu_2525_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        shift_reg_3_address0 = zext_ln36_5_fu_2103_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        shift_reg_3_address0 = zext_ln36_2_fu_1567_p1;
    end else begin
        shift_reg_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
            shift_reg_3_address1 = zext_ln36_6_fu_2506_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
            shift_reg_3_address1 = zext_ln36_fu_1829_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
            shift_reg_3_address1 = zext_ln36_3_fu_1722_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
            shift_reg_3_address1 = zext_ln36_1_fu_1518_p1;
        end else begin
            shift_reg_3_address1 = 'bx;
        end
    end else begin
        shift_reg_3_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        shift_reg_3_ce0 = 1'b1;
    end else begin
        shift_reg_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        shift_reg_3_ce1 = 1'b1;
    end else begin
        shift_reg_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        shift_reg_4_address0 = zext_ln36_4_fu_2730_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        shift_reg_4_address0 = zext_ln36_7_fu_2525_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        shift_reg_4_address0 = zext_ln36_5_fu_2103_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        shift_reg_4_address0 = zext_ln36_2_fu_1567_p1;
    end else begin
        shift_reg_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
            shift_reg_4_address1 = zext_ln36_6_fu_2506_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
            shift_reg_4_address1 = zext_ln36_fu_1829_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
            shift_reg_4_address1 = zext_ln36_3_fu_1722_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
            shift_reg_4_address1 = zext_ln36_1_fu_1518_p1;
        end else begin
            shift_reg_4_address1 = 'bx;
        end
    end else begin
        shift_reg_4_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        shift_reg_4_ce0 = 1'b1;
    end else begin
        shift_reg_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        shift_reg_4_ce1 = 1'b1;
    end else begin
        shift_reg_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        shift_reg_5_address0 = zext_ln36_4_fu_2730_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        shift_reg_5_address0 = zext_ln36_7_fu_2525_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        shift_reg_5_address0 = zext_ln36_5_fu_2103_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        shift_reg_5_address0 = zext_ln36_2_fu_1567_p1;
    end else begin
        shift_reg_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
            shift_reg_5_address1 = zext_ln36_6_fu_2506_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
            shift_reg_5_address1 = zext_ln36_fu_1829_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
            shift_reg_5_address1 = zext_ln36_3_fu_1722_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
            shift_reg_5_address1 = zext_ln36_1_fu_1518_p1;
        end else begin
            shift_reg_5_address1 = 'bx;
        end
    end else begin
        shift_reg_5_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        shift_reg_5_ce0 = 1'b1;
    end else begin
        shift_reg_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        shift_reg_5_ce1 = 1'b1;
    end else begin
        shift_reg_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        shift_reg_6_address0 = zext_ln36_4_fu_2730_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        shift_reg_6_address0 = zext_ln36_7_fu_2525_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        shift_reg_6_address0 = zext_ln36_5_fu_2103_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        shift_reg_6_address0 = zext_ln36_2_fu_1567_p1;
    end else begin
        shift_reg_6_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
            shift_reg_6_address1 = zext_ln36_6_fu_2506_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
            shift_reg_6_address1 = zext_ln36_fu_1829_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
            shift_reg_6_address1 = zext_ln36_3_fu_1722_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
            shift_reg_6_address1 = zext_ln36_1_fu_1518_p1;
        end else begin
            shift_reg_6_address1 = 'bx;
        end
    end else begin
        shift_reg_6_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        shift_reg_6_ce0 = 1'b1;
    end else begin
        shift_reg_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        shift_reg_6_ce1 = 1'b1;
    end else begin
        shift_reg_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        shift_reg_7_address0 = zext_ln36_4_fu_2730_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        shift_reg_7_address0 = zext_ln36_7_fu_2525_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        shift_reg_7_address0 = zext_ln36_5_fu_2103_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        shift_reg_7_address0 = zext_ln36_2_fu_1567_p1;
    end else begin
        shift_reg_7_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
            shift_reg_7_address1 = zext_ln36_6_fu_2506_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
            shift_reg_7_address1 = zext_ln36_fu_1829_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
            shift_reg_7_address1 = zext_ln36_3_fu_1722_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
            shift_reg_7_address1 = zext_ln36_1_fu_1518_p1;
        end else begin
            shift_reg_7_address1 = 'bx;
        end
    end else begin
        shift_reg_7_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        shift_reg_7_ce0 = 1'b1;
    end else begin
        shift_reg_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        shift_reg_7_ce1 = 1'b1;
    end else begin
        shift_reg_7_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        shift_reg_8_address0 = zext_ln36_4_fu_2730_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        shift_reg_8_address0 = zext_ln36_7_fu_2525_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        shift_reg_8_address0 = zext_ln36_5_fu_2103_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        shift_reg_8_address0 = zext_ln36_2_fu_1567_p1;
    end else begin
        shift_reg_8_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
            shift_reg_8_address1 = zext_ln36_6_fu_2506_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
            shift_reg_8_address1 = zext_ln36_fu_1829_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
            shift_reg_8_address1 = zext_ln36_3_fu_1722_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
            shift_reg_8_address1 = zext_ln36_1_fu_1518_p1;
        end else begin
            shift_reg_8_address1 = 'bx;
        end
    end else begin
        shift_reg_8_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        shift_reg_8_ce0 = 1'b1;
    end else begin
        shift_reg_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        shift_reg_8_ce1 = 1'b1;
    end else begin
        shift_reg_8_ce1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_enable_reg_pp0_iter4 == 1'b1) & (ap_enable_reg_pp0_iter3 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else if (((ap_enable_reg_pp0_iter4 == 1'b1) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_exit_tran_regpp0 == 6'd5) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_state24;
            end else if (((ap_enable_reg_pp0_iter4 == 1'b1) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_exit_tran_regpp0 == 6'd4) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_state23;
            end else if (((ap_enable_reg_pp0_iter4 == 1'b1) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_exit_tran_regpp0 == 6'd3) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end else if (((ap_enable_reg_pp0_iter4 == 1'b1) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_exit_tran_regpp0 == 6'd2) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end else if (((ap_enable_reg_pp0_iter4 == 1'b1) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_exit_tran_regpp0 == 6'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end else if (((ap_enable_reg_pp0_iter4 == 1'b1) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_exit_tran_regpp0 == 6'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln225_1_fu_2040_p2 = (trunc_ln225_reg_3405 + 2'd1);

assign add_ln225_fu_1662_p2 = ($signed(trunc_ln225_reg_3405) + $signed(2'd3));

assign add_ln36_1_fu_2703_p2 = (mul_ln36_1_reg_3905 + add_ln36_fu_2698_p2);

assign add_ln36_1_out = add_ln36_1_reg_4160;

assign add_ln36_2_fu_3077_p2 = (mul_ln36_2_reg_4075 + add_ln36_1_reg_4160);

assign add_ln36_2_out = add_ln36_2_reg_4339;

assign add_ln36_3_fu_3081_p2 = (mul_ln36_3_reg_4080 + add_ln36_2_fu_3077_p2);

assign add_ln36_3_out = add_ln36_3_reg_4344;

assign add_ln36_4_fu_3265_p2 = (mul_ln36_4_reg_4380 + add_ln36_3_reg_4344);

assign add_ln36_4_out = add_ln36_4_reg_4400;

assign add_ln36_5_fu_3269_p2 = (mul_ln36_5_reg_4385 + add_ln36_4_fu_3265_p2);

assign add_ln36_5_out = add_ln36_5_reg_4405;

assign add_ln36_6_fu_3274_p2 = (mul_ln36_6_reg_4390 + add_ln36_5_fu_3269_p2);

assign add_ln36_6_out = add_ln36_6_reg_4410;

assign add_ln36_7_fu_3279_p2 = (grp_fu_369_p_dout0 + add_ln36_6_fu_3274_p2);

assign add_ln36_fu_2698_p2 = (mul_ln36_reg_4070 + acc_1_0_fu_148);

assign add_ln36_out = add_ln36_reg_4155;

assign add_ln871_10_fu_1399_p2 = ($signed(i_V_2_0_load_reg_3304) + $signed(7'd123));

assign add_ln871_11_fu_1416_p2 = ($signed(i_V_2_0_load_reg_3304) + $signed(7'd122));

assign add_ln871_12_fu_1433_p2 = ($signed(i_V_2_0_load_reg_3304) + $signed(7'd121));

assign add_ln871_13_fu_1450_p2 = ($signed(i_V_2_0_load_reg_3304) + $signed(7'd120));

assign add_ln871_7_fu_1330_p2 = ($signed(i_V_2_0_fu_144) + $signed(7'd127));

assign add_ln871_8_fu_1365_p2 = ($signed(i_V_2_0_load_reg_3304) + $signed(7'd125));

assign add_ln871_9_fu_1382_p2 = ($signed(i_V_2_0_load_reg_3304) + $signed(7'd124));

assign add_ln871_fu_1348_p2 = ($signed(i_V_2_0_load_reg_3304) + $signed(7'd126));

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd10];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage1_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage2_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage3_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage1_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage2_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage3_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage2_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage3_iter1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_2569 = ((icmp_ln1065_11_reg_3363 == 1'd0) & (icmp_ln1065_10_reg_3352 == 1'd0) & (icmp_ln1065_9_reg_3341 == 1'd0) & (1'b1 == ap_CS_fsm_state19) & (icmp_ln1065_8_reg_3330 == 1'd0) & (icmp_ln1065_reg_3319 == 1'd0));
end

always @ (*) begin
    ap_condition_2580 = (~(trunc_ln36_reg_3726 == 4'd7) & ~(trunc_ln36_reg_3726 == 4'd6) & ~(trunc_ln36_reg_3726 == 4'd5) & ~(trunc_ln36_reg_3726 == 4'd4) & ~(trunc_ln36_reg_3726 == 4'd3) & ~(trunc_ln36_reg_3726 == 4'd2) & ~(trunc_ln36_reg_3726 == 4'd1) & ~(trunc_ln36_reg_3726 == 4'd0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_phi_reg_pp0_iter2_phi_ln36_reg_1157 = 'bx;

always @ (*) begin
    ap_predicate_tran18to19_state5 = ((((icmp_ln1065_13_fu_1421_p2 == 1'd1) & (icmp_ln1065_11_reg_3363 == 1'd0) & (icmp_ln1065_10_reg_3352 == 1'd0) & (icmp_ln1065_9_reg_3341 == 1'd0) & (icmp_ln1065_8_reg_3330 == 1'd0) & (icmp_ln1065_reg_3319 == 1'd0)) | ((icmp_ln1065_14_fu_1438_p2 == 1'd1) & (icmp_ln1065_11_reg_3363 == 1'd0) & (icmp_ln1065_10_reg_3352 == 1'd0) & (icmp_ln1065_9_reg_3341 == 1'd0) & (icmp_ln1065_8_reg_3330 == 1'd0) & (icmp_ln1065_reg_3319 == 1'd0))) | ((icmp_ln1065_12_reg_3374 == 1'd1) & (icmp_ln1065_11_reg_3363 == 1'd0) & (icmp_ln1065_10_reg_3352 == 1'd0) & (icmp_ln1065_9_reg_3341 == 1'd0) & (icmp_ln1065_8_reg_3330 == 1'd0) & (icmp_ln1065_reg_3319 == 1'd0)));
end

always @ (*) begin
    ap_predicate_tran18to20_state5 = ((icmp_ln1065_11_reg_3363 == 1'd1) & (icmp_ln1065_10_reg_3352 == 1'd0) & (icmp_ln1065_9_reg_3341 == 1'd0) & (icmp_ln1065_8_reg_3330 == 1'd0) & (icmp_ln1065_reg_3319 == 1'd0));
end

always @ (*) begin
    ap_predicate_tran18to21_state5 = ((icmp_ln1065_10_reg_3352 == 1'd1) & (icmp_ln1065_9_reg_3341 == 1'd0) & (icmp_ln1065_8_reg_3330 == 1'd0) & (icmp_ln1065_reg_3319 == 1'd0));
end

always @ (*) begin
    ap_predicate_tran18to22_state5 = ((icmp_ln1065_9_reg_3341 == 1'd1) & (icmp_ln1065_8_reg_3330 == 1'd0) & (icmp_ln1065_reg_3319 == 1'd0));
end

always @ (*) begin
    ap_predicate_tran18to23_state5 = ((icmp_ln1065_8_reg_3330 == 1'd1) & (icmp_ln1065_reg_3319 == 1'd0));
end

assign grp_fu_1324_p1 = 7'd9;

assign grp_fu_1342_p1 = 7'd9;

assign grp_fu_1359_p1 = 7'd9;

assign grp_fu_1376_p1 = 7'd9;

assign grp_fu_1393_p1 = 7'd9;

assign grp_fu_1410_p1 = 7'd9;

assign grp_fu_1427_p1 = 7'd9;

assign grp_fu_1444_p1 = 7'd9;

assign grp_fu_341_p_ce = 1'b1;

assign grp_fu_341_p_din0 = select_ln36_7_fu_1991_p3;

assign grp_fu_341_p_din1 = sext_ln36_1_fu_1999_p1;

assign grp_fu_345_p_ce = 1'b1;

assign grp_fu_345_p_din0 = ap_phi_mux_phi_ln36_phi_fu_1160_p18;

assign grp_fu_345_p_din1 = sext_ln36_fu_2122_p1;

assign grp_fu_349_p_ce = 1'b1;

assign grp_fu_349_p_din0 = select_ln36_15_fu_2281_p3;

assign grp_fu_349_p_din1 = sext_ln36_2_fu_2288_p1;

assign grp_fu_353_p_ce = 1'b1;

assign grp_fu_353_p_din0 = select_ln36_23_fu_2447_p3;

assign grp_fu_353_p_din1 = sext_ln36_3_fu_2455_p1;

assign grp_fu_357_p_ce = 1'b1;

assign grp_fu_357_p_din0 = select_ln36_31_fu_3149_p3;

assign grp_fu_357_p_din1 = sext_ln36_4_fu_3157_p1;

assign grp_fu_361_p_ce = 1'b1;

assign grp_fu_361_p_din0 = select_ln36_39_reg_4254;

assign grp_fu_361_p_din1 = sext_ln36_5_fu_3166_p1;

assign grp_fu_365_p_ce = 1'b1;

assign grp_fu_365_p_din0 = select_ln36_47_fu_3204_p3;

assign grp_fu_365_p_din1 = sext_ln36_6_fu_3211_p1;

assign grp_fu_369_p_ce = 1'b1;

assign grp_fu_369_p_din0 = select_ln36_55_reg_4375;

assign grp_fu_369_p_din1 = sext_ln36_7_fu_3257_p1;

assign icmp_ln1065_10_fu_1370_p2 = ((add_ln871_8_fu_1365_p2 == 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln1065_11_fu_1387_p2 = ((add_ln871_9_fu_1382_p2 == 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln1065_12_fu_1404_p2 = ((add_ln871_10_fu_1399_p2 == 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln1065_13_fu_1421_p2 = ((add_ln871_11_fu_1416_p2 == 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln1065_14_fu_1438_p2 = ((add_ln871_12_fu_1433_p2 == 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln1065_8_fu_1336_p2 = ((add_ln871_7_fu_1330_p2 == 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln1065_9_fu_1353_p2 = ((add_ln871_fu_1348_p2 == 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln1065_fu_1318_p2 = ((i_V_2_0_fu_144 == 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln13_1_fu_1622_p2 = ((trunc_ln225_reg_3405 == 2'd1) ? 1'b1 : 1'b0);

assign icmp_ln13_2_fu_1627_p2 = ((trunc_ln225_reg_3405 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln13_3_fu_1667_p2 = ((add_ln225_fu_1662_p2 == 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln13_4_fu_1673_p2 = ((add_ln225_fu_1662_p2 == 2'd1) ? 1'b1 : 1'b0);

assign icmp_ln13_5_fu_1679_p2 = ((add_ln225_fu_1662_p2 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln13_6_fu_2008_p2 = ((trunc_ln225_reg_3405 == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln13_7_fu_2045_p2 = ((add_ln225_1_fu_2040_p2 == 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln13_8_fu_2051_p2 = ((add_ln225_1_fu_2040_p2 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln13_fu_1617_p2 = ((trunc_ln225_reg_3405 == 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln36_10_fu_2147_p2 = ((trunc_ln36_2_fu_2131_p1 == 4'd2) ? 1'b1 : 1'b0);

assign icmp_ln36_11_fu_2153_p2 = ((trunc_ln36_2_fu_2131_p1 == 4'd3) ? 1'b1 : 1'b0);

assign icmp_ln36_12_fu_2159_p2 = ((trunc_ln36_2_fu_2131_p1 == 4'd4) ? 1'b1 : 1'b0);

assign icmp_ln36_13_fu_2165_p2 = ((trunc_ln36_2_fu_2131_p1 == 4'd5) ? 1'b1 : 1'b0);

assign icmp_ln36_14_fu_2171_p2 = ((trunc_ln36_2_fu_2131_p1 == 4'd6) ? 1'b1 : 1'b0);

assign icmp_ln36_15_fu_2177_p2 = ((trunc_ln36_2_fu_2131_p1 == 4'd7) ? 1'b1 : 1'b0);

assign icmp_ln36_16_fu_2301_p2 = ((trunc_ln36_3_fu_2297_p1 == 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln36_17_fu_2307_p2 = ((trunc_ln36_3_fu_2297_p1 == 4'd1) ? 1'b1 : 1'b0);

assign icmp_ln36_18_fu_2313_p2 = ((trunc_ln36_3_fu_2297_p1 == 4'd2) ? 1'b1 : 1'b0);

assign icmp_ln36_19_fu_2319_p2 = ((trunc_ln36_3_fu_2297_p1 == 4'd3) ? 1'b1 : 1'b0);

assign icmp_ln36_1_fu_1851_p2 = ((trunc_ln36_1_fu_1841_p1 == 4'd1) ? 1'b1 : 1'b0);

assign icmp_ln36_20_fu_2325_p2 = ((trunc_ln36_3_fu_2297_p1 == 4'd4) ? 1'b1 : 1'b0);

assign icmp_ln36_21_fu_2331_p2 = ((trunc_ln36_3_fu_2297_p1 == 4'd5) ? 1'b1 : 1'b0);

assign icmp_ln36_22_fu_2337_p2 = ((trunc_ln36_3_fu_2297_p1 == 4'd6) ? 1'b1 : 1'b0);

assign icmp_ln36_23_fu_2343_p2 = ((trunc_ln36_3_fu_2297_p1 == 4'd7) ? 1'b1 : 1'b0);

assign icmp_ln36_24_fu_2743_p2 = ((trunc_ln36_4_fu_2708_p1 == 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln36_25_fu_2749_p2 = ((trunc_ln36_4_fu_2708_p1 == 4'd1) ? 1'b1 : 1'b0);

assign icmp_ln36_26_fu_2755_p2 = ((trunc_ln36_4_fu_2708_p1 == 4'd2) ? 1'b1 : 1'b0);

assign icmp_ln36_27_fu_2761_p2 = ((trunc_ln36_4_fu_2708_p1 == 4'd3) ? 1'b1 : 1'b0);

assign icmp_ln36_28_fu_2767_p2 = ((trunc_ln36_4_fu_2708_p1 == 4'd4) ? 1'b1 : 1'b0);

assign icmp_ln36_29_fu_2773_p2 = ((trunc_ln36_4_fu_2708_p1 == 4'd5) ? 1'b1 : 1'b0);

assign icmp_ln36_2_fu_1857_p2 = ((trunc_ln36_1_fu_1841_p1 == 4'd2) ? 1'b1 : 1'b0);

assign icmp_ln36_30_fu_2779_p2 = ((trunc_ln36_4_fu_2708_p1 == 4'd6) ? 1'b1 : 1'b0);

assign icmp_ln36_31_fu_2785_p2 = ((trunc_ln36_4_fu_2708_p1 == 4'd7) ? 1'b1 : 1'b0);

assign icmp_ln36_32_fu_2548_p2 = ((trunc_ln36_5_fu_2544_p1 == 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln36_33_fu_2554_p2 = ((trunc_ln36_5_fu_2544_p1 == 4'd1) ? 1'b1 : 1'b0);

assign icmp_ln36_34_fu_2560_p2 = ((trunc_ln36_5_fu_2544_p1 == 4'd2) ? 1'b1 : 1'b0);

assign icmp_ln36_35_fu_2566_p2 = ((trunc_ln36_5_fu_2544_p1 == 4'd3) ? 1'b1 : 1'b0);

assign icmp_ln36_36_fu_2572_p2 = ((trunc_ln36_5_fu_2544_p1 == 4'd4) ? 1'b1 : 1'b0);

assign icmp_ln36_37_fu_2578_p2 = ((trunc_ln36_5_fu_2544_p1 == 4'd5) ? 1'b1 : 1'b0);

assign icmp_ln36_38_fu_2584_p2 = ((trunc_ln36_5_fu_2544_p1 == 4'd6) ? 1'b1 : 1'b0);

assign icmp_ln36_39_fu_2590_p2 = ((trunc_ln36_5_fu_2544_p1 == 4'd7) ? 1'b1 : 1'b0);

assign icmp_ln36_3_fu_1863_p2 = ((trunc_ln36_1_fu_1841_p1 == 4'd3) ? 1'b1 : 1'b0);

assign icmp_ln36_40_fu_2857_p2 = ((trunc_ln36_6_fu_2853_p1 == 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln36_41_fu_2863_p2 = ((trunc_ln36_6_fu_2853_p1 == 4'd1) ? 1'b1 : 1'b0);

assign icmp_ln36_42_fu_2869_p2 = ((trunc_ln36_6_fu_2853_p1 == 4'd2) ? 1'b1 : 1'b0);

assign icmp_ln36_43_fu_2875_p2 = ((trunc_ln36_6_fu_2853_p1 == 4'd3) ? 1'b1 : 1'b0);

assign icmp_ln36_44_fu_2881_p2 = ((trunc_ln36_6_fu_2853_p1 == 4'd4) ? 1'b1 : 1'b0);

assign icmp_ln36_45_fu_2887_p2 = ((trunc_ln36_6_fu_2853_p1 == 4'd5) ? 1'b1 : 1'b0);

assign icmp_ln36_46_fu_2893_p2 = ((trunc_ln36_6_fu_2853_p1 == 4'd6) ? 1'b1 : 1'b0);

assign icmp_ln36_47_fu_2899_p2 = ((trunc_ln36_6_fu_2853_p1 == 4'd7) ? 1'b1 : 1'b0);

assign icmp_ln36_48_fu_2969_p2 = ((trunc_ln36_7_fu_2965_p1 == 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln36_49_fu_2975_p2 = ((trunc_ln36_7_fu_2965_p1 == 4'd1) ? 1'b1 : 1'b0);

assign icmp_ln36_4_fu_1869_p2 = ((trunc_ln36_1_fu_1841_p1 == 4'd4) ? 1'b1 : 1'b0);

assign icmp_ln36_50_fu_2981_p2 = ((trunc_ln36_7_fu_2965_p1 == 4'd2) ? 1'b1 : 1'b0);

assign icmp_ln36_51_fu_2987_p2 = ((trunc_ln36_7_fu_2965_p1 == 4'd3) ? 1'b1 : 1'b0);

assign icmp_ln36_52_fu_2993_p2 = ((trunc_ln36_7_fu_2965_p1 == 4'd4) ? 1'b1 : 1'b0);

assign icmp_ln36_53_fu_2999_p2 = ((trunc_ln36_7_fu_2965_p1 == 4'd5) ? 1'b1 : 1'b0);

assign icmp_ln36_54_fu_3005_p2 = ((trunc_ln36_7_fu_2965_p1 == 4'd6) ? 1'b1 : 1'b0);

assign icmp_ln36_55_fu_3011_p2 = ((trunc_ln36_7_fu_2965_p1 == 4'd7) ? 1'b1 : 1'b0);

assign icmp_ln36_5_fu_1875_p2 = ((trunc_ln36_1_fu_1841_p1 == 4'd5) ? 1'b1 : 1'b0);

assign icmp_ln36_6_fu_1881_p2 = ((trunc_ln36_1_fu_1841_p1 == 4'd6) ? 1'b1 : 1'b0);

assign icmp_ln36_7_fu_1887_p2 = ((trunc_ln36_1_fu_1841_p1 == 4'd7) ? 1'b1 : 1'b0);

assign icmp_ln36_8_fu_2135_p2 = ((trunc_ln36_2_fu_2131_p1 == 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln36_9_fu_2141_p2 = ((trunc_ln36_2_fu_2131_p1 == 4'd1) ? 1'b1 : 1'b0);

assign icmp_ln36_fu_1845_p2 = ((trunc_ln36_1_fu_1841_p1 == 4'd0) ? 1'b1 : 1'b0);

assign lshr_ln225_1_fu_1531_p4 = {{add_ln871_7_reg_3323_pp0_iter1_reg[6:2]}};

assign lshr_ln225_4_fu_2086_p4 = {{add_ln871_9_reg_3356_pp0_iter1_reg[6:2]}};

assign lshr_ln_fu_1482_p4 = {{i_V_2_0_load_reg_3304_pp0_iter1_reg[6:2]}};

assign mul_ln36_10_fu_1551_p0 = mul_ln36_10_fu_1551_p00;

assign mul_ln36_10_fu_1551_p00 = add_ln871_reg_3334_pp0_iter1_reg;

assign mul_ln36_10_fu_1551_p1 = 15'd228;

assign mul_ln36_11_fu_1592_p0 = mul_ln36_11_fu_1592_p00;

assign mul_ln36_11_fu_1592_p00 = add_ln871_8_reg_3345_pp0_iter1_reg;

assign mul_ln36_11_fu_1592_p1 = 15'd228;

assign mul_ln36_12_fu_2714_p0 = mul_ln36_12_fu_2714_p00;

assign mul_ln36_12_fu_2714_p00 = add_ln871_9_reg_3356_pp0_iter2_reg;

assign mul_ln36_12_fu_2714_p1 = 15'd228;

assign mul_ln36_13_fu_1744_p0 = mul_ln36_13_fu_1744_p00;

assign mul_ln36_13_fu_1744_p00 = add_ln871_10_reg_3367_pp0_iter1_reg;

assign mul_ln36_13_fu_1744_p1 = 15'd228;

assign mul_ln36_14_fu_1772_p0 = mul_ln36_14_fu_1772_p00;

assign mul_ln36_14_fu_1772_p00 = add_ln871_11_reg_3378_pp0_iter1_reg;

assign mul_ln36_14_fu_1772_p1 = 15'd228;

assign mul_ln36_15_fu_1800_p0 = mul_ln36_15_fu_1800_p00;

assign mul_ln36_15_fu_1800_p00 = add_ln871_12_reg_3389_pp0_iter1_reg;

assign mul_ln36_15_fu_1800_p1 = 15'd228;

assign mul_ln36_8_fu_1463_p0 = mul_ln36_8_fu_1463_p00;

assign mul_ln36_8_fu_1463_p00 = i_V_2_0_load_reg_3304_pp0_iter1_reg;

assign mul_ln36_8_fu_1463_p1 = 15'd228;

assign mul_ln36_9_fu_1502_p0 = mul_ln36_9_fu_1502_p00;

assign mul_ln36_9_fu_1502_p00 = add_ln871_7_reg_3323_pp0_iter1_reg;

assign mul_ln36_9_fu_1502_p1 = 15'd228;

assign or_ln13_1_fu_1693_p2 = (icmp_ln13_5_fu_1679_p2 | icmp_ln13_4_fu_1673_p2);

assign or_ln13_2_fu_2020_p2 = (icmp_ln13_reg_3560 | icmp_ln13_6_fu_2008_p2);

assign or_ln13_3_fu_2065_p2 = (icmp_ln13_reg_3560 | icmp_ln13_8_fu_2051_p2);

assign or_ln13_fu_1640_p2 = (icmp_ln13_2_fu_1627_p2 | icmp_ln13_1_fu_1622_p2);

assign or_ln36_10_fu_2233_p2 = (icmp_ln36_9_fu_2141_p2 | icmp_ln36_8_fu_2135_p2);

assign or_ln36_11_fu_2247_p2 = (or_ln36_8_fu_2205_p2 | or_ln36_7_fu_2191_p2);

assign or_ln36_12_fu_2261_p2 = (or_ln36_9_fu_2219_p2 | or_ln36_10_fu_2233_p2);

assign or_ln36_13_fu_2275_p2 = (or_ln36_12_fu_2261_p2 | or_ln36_11_fu_2247_p2);

assign or_ln36_14_fu_2357_p2 = (icmp_ln36_23_fu_2343_p2 | icmp_ln36_22_fu_2337_p2);

assign or_ln36_15_fu_2371_p2 = (icmp_ln36_21_fu_2331_p2 | icmp_ln36_20_fu_2325_p2);

assign or_ln36_16_fu_2385_p2 = (icmp_ln36_19_fu_2319_p2 | icmp_ln36_18_fu_2313_p2);

assign or_ln36_17_fu_2399_p2 = (icmp_ln36_17_fu_2307_p2 | icmp_ln36_16_fu_2301_p2);

assign or_ln36_18_fu_2413_p2 = (or_ln36_15_fu_2371_p2 | or_ln36_14_fu_2357_p2);

assign or_ln36_19_fu_2427_p2 = (or_ln36_17_fu_2399_p2 | or_ln36_16_fu_2385_p2);

assign or_ln36_1_fu_1915_p2 = (icmp_ln36_5_fu_1875_p2 | icmp_ln36_4_fu_1869_p2);

assign or_ln36_20_fu_2441_p2 = (or_ln36_19_fu_2427_p2 | or_ln36_18_fu_2413_p2);

assign or_ln36_21_fu_2791_p2 = (icmp_ln36_31_fu_2785_p2 | icmp_ln36_30_fu_2779_p2);

assign or_ln36_22_fu_2797_p2 = (icmp_ln36_29_fu_2773_p2 | icmp_ln36_28_fu_2767_p2);

assign or_ln36_23_fu_2803_p2 = (icmp_ln36_27_fu_2761_p2 | icmp_ln36_26_fu_2755_p2);

assign or_ln36_24_fu_3114_p2 = (icmp_ln36_25_reg_4216 | icmp_ln36_24_reg_4211);

assign or_ln36_25_fu_2809_p2 = (or_ln36_22_fu_2797_p2 | or_ln36_21_fu_2791_p2);

assign or_ln36_26_fu_3132_p2 = (or_ln36_24_fu_3114_p2 | or_ln36_23_reg_4242);

assign or_ln36_27_fu_3144_p2 = (or_ln36_26_fu_3132_p2 | or_ln36_25_reg_4248);

assign or_ln36_28_fu_2604_p2 = (icmp_ln36_39_fu_2590_p2 | icmp_ln36_38_fu_2584_p2);

assign or_ln36_29_fu_2815_p2 = (icmp_ln36_37_reg_4105 | icmp_ln36_36_reg_4100);

assign or_ln36_2_fu_1929_p2 = (icmp_ln36_3_fu_1863_p2 | icmp_ln36_2_fu_1857_p2);

assign or_ln36_30_fu_2626_p2 = (icmp_ln36_35_fu_2566_p2 | icmp_ln36_34_fu_2560_p2);

assign or_ln36_31_fu_2819_p2 = (icmp_ln36_33_reg_4095 | icmp_ln36_32_reg_4090);

assign or_ln36_32_fu_2823_p2 = (or_ln36_29_fu_2815_p2 | or_ln36_28_reg_4110);

assign or_ln36_33_fu_2828_p2 = (or_ln36_31_fu_2819_p2 | or_ln36_30_reg_4115);

assign or_ln36_34_fu_2839_p2 = (or_ln36_33_fu_2828_p2 | or_ln36_32_fu_2823_p2);

assign or_ln36_35_fu_2913_p2 = (icmp_ln36_47_fu_2899_p2 | icmp_ln36_46_fu_2893_p2);

assign or_ln36_36_fu_3174_p2 = (icmp_ln36_45_reg_4274 | icmp_ln36_44_reg_4269);

assign or_ln36_37_fu_2935_p2 = (icmp_ln36_43_fu_2875_p2 | icmp_ln36_42_fu_2869_p2);

assign or_ln36_38_fu_3178_p2 = (icmp_ln36_41_reg_4264 | icmp_ln36_40_reg_4259);

assign or_ln36_39_fu_3182_p2 = (or_ln36_36_fu_3174_p2 | or_ln36_35_reg_4279);

assign or_ln36_3_fu_1943_p2 = (icmp_ln36_fu_1845_p2 | icmp_ln36_1_fu_1851_p2);

assign or_ln36_40_fu_3187_p2 = (or_ln36_38_fu_3178_p2 | or_ln36_37_reg_4284);

assign or_ln36_41_fu_3198_p2 = (or_ln36_40_fu_3187_p2 | or_ln36_39_fu_3182_p2);

assign or_ln36_42_fu_3025_p2 = (icmp_ln36_55_fu_3011_p2 | icmp_ln36_54_fu_3005_p2);

assign or_ln36_43_fu_3220_p2 = (icmp_ln36_53_reg_4314 | icmp_ln36_52_reg_4309);

assign or_ln36_44_fu_3047_p2 = (icmp_ln36_51_fu_2987_p2 | icmp_ln36_50_fu_2981_p2);

assign or_ln36_45_fu_3224_p2 = (icmp_ln36_49_reg_4304 | icmp_ln36_48_reg_4299);

assign or_ln36_46_fu_3228_p2 = (or_ln36_43_fu_3220_p2 | or_ln36_42_reg_4319);

assign or_ln36_47_fu_3233_p2 = (or_ln36_45_fu_3224_p2 | or_ln36_44_reg_4324);

assign or_ln36_48_fu_3244_p2 = (or_ln36_47_fu_3233_p2 | or_ln36_46_fu_3228_p2);

assign or_ln36_4_fu_1957_p2 = (or_ln36_fu_1901_p2 | or_ln36_1_fu_1915_p2);

assign or_ln36_5_fu_1971_p2 = (or_ln36_3_fu_1943_p2 | or_ln36_2_fu_1929_p2);

assign or_ln36_6_fu_1985_p2 = (or_ln36_5_fu_1971_p2 | or_ln36_4_fu_1957_p2);

assign or_ln36_7_fu_2191_p2 = (icmp_ln36_15_fu_2177_p2 | icmp_ln36_14_fu_2171_p2);

assign or_ln36_8_fu_2205_p2 = (icmp_ln36_13_fu_2165_p2 | icmp_ln36_12_fu_2159_p2);

assign or_ln36_9_fu_2219_p2 = (icmp_ln36_11_fu_2153_p2 | icmp_ln36_10_fu_2147_p2);

assign or_ln36_fu_1901_p2 = (icmp_ln36_7_fu_1887_p2 | icmp_ln36_6_fu_1881_p2);

assign select_ln13_10_fu_2070_p3 = ((icmp_ln13_7_fu_2045_p2[0:0] == 1'b1) ? c_0_q0 : c_3_q0);

assign select_ln13_11_fu_2078_p3 = ((or_ln13_3_fu_2065_p2[0:0] == 1'b1) ? select_ln13_9_fu_2057_p3 : select_ln13_10_fu_2070_p3);

assign select_ln13_12_fu_2464_p3 = ((icmp_ln13_2_reg_3569[0:0] == 1'b1) ? c_2_q1 : c_1_q1);

assign select_ln13_13_fu_2471_p3 = ((icmp_ln13_reg_3560[0:0] == 1'b1) ? c_0_q1 : c_3_q1);

assign select_ln13_14_fu_2478_p3 = ((or_ln13_reg_3576[0:0] == 1'b1) ? select_ln13_12_fu_2464_p3 : select_ln13_13_fu_2471_p3);

assign select_ln13_15_fu_2485_p3 = ((icmp_ln13_5_reg_3591[0:0] == 1'b1) ? c_2_q0 : c_1_q0);

assign select_ln13_16_fu_2492_p3 = ((icmp_ln13_3_reg_3586[0:0] == 1'b1) ? c_0_q0 : c_3_q0);

assign select_ln13_17_fu_2499_p3 = ((or_ln13_1_reg_3596[0:0] == 1'b1) ? select_ln13_15_fu_2485_p3 : select_ln13_16_fu_2492_p3);

assign select_ln13_18_fu_2656_p3 = ((icmp_ln13_reg_3560[0:0] == 1'b1) ? c_2_q1 : c_1_q1);

assign select_ln13_19_fu_2663_p3 = ((icmp_ln13_2_reg_3569[0:0] == 1'b1) ? c_0_q1 : c_3_q1);

assign select_ln13_1_fu_1646_p3 = ((icmp_ln13_fu_1617_p2[0:0] == 1'b1) ? c_0_q1 : c_3_q1);

assign select_ln13_20_fu_2670_p3 = ((or_ln13_2_reg_3785[0:0] == 1'b1) ? select_ln13_18_fu_2656_p3 : select_ln13_19_fu_2663_p3);

assign select_ln13_21_fu_2677_p3 = ((icmp_ln13_8_reg_3800[0:0] == 1'b1) ? c_2_q0 : c_1_q0);

assign select_ln13_22_fu_2684_p3 = ((icmp_ln13_7_reg_3795[0:0] == 1'b1) ? c_0_q0 : c_3_q0);

assign select_ln13_23_fu_2691_p3 = ((or_ln13_3_reg_3805[0:0] == 1'b1) ? select_ln13_21_fu_2677_p3 : select_ln13_22_fu_2684_p3);

assign select_ln13_2_fu_1654_p3 = ((or_ln13_fu_1640_p2[0:0] == 1'b1) ? select_ln13_fu_1632_p3 : select_ln13_1_fu_1646_p3);

assign select_ln13_3_fu_1685_p3 = ((icmp_ln13_5_fu_1679_p2[0:0] == 1'b1) ? c_2_q0 : c_1_q0);

assign select_ln13_4_fu_1699_p3 = ((icmp_ln13_3_fu_1667_p2[0:0] == 1'b1) ? c_0_q0 : c_3_q0);

assign select_ln13_5_fu_1707_p3 = ((or_ln13_1_fu_1693_p2[0:0] == 1'b1) ? select_ln13_3_fu_1685_p3 : select_ln13_4_fu_1699_p3);

assign select_ln13_6_fu_2013_p3 = ((icmp_ln13_reg_3560[0:0] == 1'b1) ? c_2_q1 : c_1_q1);

assign select_ln13_7_fu_2025_p3 = ((icmp_ln13_2_reg_3569[0:0] == 1'b1) ? c_0_q1 : c_3_q1);

assign select_ln13_8_fu_2032_p3 = ((or_ln13_2_fu_2020_p2[0:0] == 1'b1) ? select_ln13_6_fu_2013_p3 : select_ln13_7_fu_2025_p3);

assign select_ln13_9_fu_2057_p3 = ((icmp_ln13_8_fu_2051_p2[0:0] == 1'b1) ? c_2_q0 : c_1_q0);

assign select_ln13_fu_1632_p3 = ((icmp_ln13_2_fu_1627_p2[0:0] == 1'b1) ? c_2_q1 : c_1_q1);

assign select_ln36_10_fu_2211_p3 = ((icmp_ln36_11_fu_2153_p2[0:0] == 1'b1) ? reg_1285 : reg_1281);

assign select_ln36_11_fu_2225_p3 = ((icmp_ln36_9_fu_2141_p2[0:0] == 1'b1) ? reg_1277 : reg_1273);

assign select_ln36_12_fu_2239_p3 = ((or_ln36_7_fu_2191_p2[0:0] == 1'b1) ? select_ln36_8_fu_2183_p3 : select_ln36_9_fu_2197_p3);

assign select_ln36_13_fu_2253_p3 = ((or_ln36_9_fu_2219_p2[0:0] == 1'b1) ? select_ln36_10_fu_2211_p3 : select_ln36_11_fu_2225_p3);

assign select_ln36_14_fu_2267_p3 = ((or_ln36_11_fu_2247_p2[0:0] == 1'b1) ? select_ln36_12_fu_2239_p3 : select_ln36_13_fu_2253_p3);

assign select_ln36_15_fu_2281_p3 = ((or_ln36_13_fu_2275_p2[0:0] == 1'b1) ? select_ln36_14_fu_2267_p3 : shift_reg_8_load_9_reg_3606);

assign select_ln36_16_fu_2349_p3 = ((icmp_ln36_23_fu_2343_p2[0:0] == 1'b1) ? reg_1268 : reg_1263);

assign select_ln36_17_fu_2363_p3 = ((icmp_ln36_21_fu_2331_p2[0:0] == 1'b1) ? reg_1258 : reg_1253);

assign select_ln36_18_fu_2377_p3 = ((icmp_ln36_19_fu_2319_p2[0:0] == 1'b1) ? reg_1248 : reg_1243);

assign select_ln36_19_fu_2391_p3 = ((icmp_ln36_17_fu_2307_p2[0:0] == 1'b1) ? reg_1238 : reg_1233);

assign select_ln36_1_fu_1907_p3 = ((icmp_ln36_5_fu_1875_p2[0:0] == 1'b1) ? reg_1258 : reg_1253);

assign select_ln36_20_fu_2405_p3 = ((or_ln36_14_fu_2357_p2[0:0] == 1'b1) ? select_ln36_16_fu_2349_p3 : select_ln36_17_fu_2363_p3);

assign select_ln36_21_fu_2419_p3 = ((or_ln36_16_fu_2385_p2[0:0] == 1'b1) ? select_ln36_18_fu_2377_p3 : select_ln36_19_fu_2391_p3);

assign select_ln36_22_fu_2433_p3 = ((or_ln36_18_fu_2413_p2[0:0] == 1'b1) ? select_ln36_20_fu_2405_p3 : select_ln36_21_fu_2419_p3);

assign select_ln36_23_fu_2447_p3 = ((or_ln36_20_fu_2441_p2[0:0] == 1'b1) ? select_ln36_22_fu_2433_p3 : reg_1228);

assign select_ln36_24_fu_3086_p3 = ((icmp_ln36_31_reg_4232[0:0] == 1'b1) ? shift_reg_7_q0 : shift_reg_6_q0);

assign select_ln36_25_fu_3093_p3 = ((icmp_ln36_29_reg_4227[0:0] == 1'b1) ? shift_reg_5_q0 : shift_reg_4_q0);

assign select_ln36_26_fu_3100_p3 = ((icmp_ln36_27_reg_4222[0:0] == 1'b1) ? shift_reg_3_q0 : shift_reg_2_q0);

assign select_ln36_27_fu_3107_p3 = ((icmp_ln36_25_reg_4216[0:0] == 1'b1) ? shift_reg_1_q0 : shift_reg_0_q0);

assign select_ln36_28_fu_3118_p3 = ((or_ln36_21_reg_4237[0:0] == 1'b1) ? select_ln36_24_fu_3086_p3 : select_ln36_25_fu_3093_p3);

assign select_ln36_29_fu_3125_p3 = ((or_ln36_23_reg_4242[0:0] == 1'b1) ? select_ln36_26_fu_3100_p3 : select_ln36_27_fu_3107_p3);

assign select_ln36_2_fu_1921_p3 = ((icmp_ln36_3_fu_1863_p2[0:0] == 1'b1) ? reg_1248 : reg_1243);

assign select_ln36_30_fu_3137_p3 = ((or_ln36_25_reg_4248[0:0] == 1'b1) ? select_ln36_28_fu_3118_p3 : select_ln36_29_fu_3125_p3);

assign select_ln36_31_fu_3149_p3 = ((or_ln36_27_fu_3144_p2[0:0] == 1'b1) ? select_ln36_30_fu_3137_p3 : shift_reg_8_q0);

assign select_ln36_32_fu_2596_p3 = ((icmp_ln36_39_fu_2590_p2[0:0] == 1'b1) ? reg_1268 : reg_1263);

assign select_ln36_33_fu_2610_p3 = ((icmp_ln36_37_fu_2578_p2[0:0] == 1'b1) ? reg_1258 : reg_1253);

assign select_ln36_34_fu_2618_p3 = ((icmp_ln36_35_fu_2566_p2[0:0] == 1'b1) ? reg_1248 : reg_1243);

assign select_ln36_35_fu_2632_p3 = ((icmp_ln36_33_fu_2554_p2[0:0] == 1'b1) ? reg_1238 : reg_1233);

assign select_ln36_36_fu_2640_p3 = ((or_ln36_28_fu_2604_p2[0:0] == 1'b1) ? select_ln36_32_fu_2596_p3 : select_ln36_33_fu_2610_p3);

assign select_ln36_37_fu_2648_p3 = ((or_ln36_30_fu_2626_p2[0:0] == 1'b1) ? select_ln36_34_fu_2618_p3 : select_ln36_35_fu_2632_p3);

assign select_ln36_38_fu_2833_p3 = ((or_ln36_32_fu_2823_p2[0:0] == 1'b1) ? select_ln36_36_reg_4120 : select_ln36_37_reg_4125);

assign select_ln36_39_fu_2845_p3 = ((or_ln36_34_fu_2839_p2[0:0] == 1'b1) ? select_ln36_38_fu_2833_p3 : reg_1228);

assign select_ln36_3_fu_1935_p3 = ((icmp_ln36_1_fu_1851_p2[0:0] == 1'b1) ? reg_1238 : reg_1233);

assign select_ln36_40_fu_2905_p3 = ((icmp_ln36_47_fu_2899_p2[0:0] == 1'b1) ? reg_1268 : reg_1263);

assign select_ln36_41_fu_2919_p3 = ((icmp_ln36_45_fu_2887_p2[0:0] == 1'b1) ? reg_1258 : reg_1253);

assign select_ln36_42_fu_2927_p3 = ((icmp_ln36_43_fu_2875_p2[0:0] == 1'b1) ? reg_1248 : reg_1243);

assign select_ln36_43_fu_2941_p3 = ((icmp_ln36_41_fu_2863_p2[0:0] == 1'b1) ? reg_1238 : reg_1233);

assign select_ln36_44_fu_2949_p3 = ((or_ln36_35_fu_2913_p2[0:0] == 1'b1) ? select_ln36_40_fu_2905_p3 : select_ln36_41_fu_2919_p3);

assign select_ln36_45_fu_2957_p3 = ((or_ln36_37_fu_2935_p2[0:0] == 1'b1) ? select_ln36_42_fu_2927_p3 : select_ln36_43_fu_2941_p3);

assign select_ln36_46_fu_3192_p3 = ((or_ln36_39_fu_3182_p2[0:0] == 1'b1) ? select_ln36_44_reg_4289 : select_ln36_45_reg_4294);

assign select_ln36_47_fu_3204_p3 = ((or_ln36_41_fu_3198_p2[0:0] == 1'b1) ? select_ln36_46_fu_3192_p3 : shift_reg_8_load_13_reg_4130);

assign select_ln36_48_fu_3017_p3 = ((icmp_ln36_55_fu_3011_p2[0:0] == 1'b1) ? reg_1301 : reg_1297);

assign select_ln36_49_fu_3031_p3 = ((icmp_ln36_53_fu_2999_p2[0:0] == 1'b1) ? reg_1293 : reg_1289);

assign select_ln36_4_fu_1949_p3 = ((or_ln36_fu_1901_p2[0:0] == 1'b1) ? select_ln36_fu_1893_p3 : select_ln36_1_fu_1907_p3);

assign select_ln36_50_fu_3039_p3 = ((icmp_ln36_51_fu_2987_p2[0:0] == 1'b1) ? reg_1285 : reg_1281);

assign select_ln36_51_fu_3053_p3 = ((icmp_ln36_49_fu_2975_p2[0:0] == 1'b1) ? reg_1277 : reg_1273);

assign select_ln36_52_fu_3061_p3 = ((or_ln36_42_fu_3025_p2[0:0] == 1'b1) ? select_ln36_48_fu_3017_p3 : select_ln36_49_fu_3031_p3);

assign select_ln36_53_fu_3069_p3 = ((or_ln36_44_fu_3047_p2[0:0] == 1'b1) ? select_ln36_50_fu_3039_p3 : select_ln36_51_fu_3053_p3);

assign select_ln36_54_fu_3238_p3 = ((or_ln36_46_fu_3228_p2[0:0] == 1'b1) ? select_ln36_52_reg_4329 : select_ln36_53_reg_4334);

assign select_ln36_55_fu_3250_p3 = ((or_ln36_48_fu_3244_p2[0:0] == 1'b1) ? select_ln36_54_fu_3238_p3 : shift_reg_8_load_14_reg_4140);

assign select_ln36_5_fu_1963_p3 = ((or_ln36_2_fu_1929_p2[0:0] == 1'b1) ? select_ln36_2_fu_1921_p3 : select_ln36_3_fu_1935_p3);

assign select_ln36_6_fu_1977_p3 = ((or_ln36_4_fu_1957_p2[0:0] == 1'b1) ? select_ln36_4_fu_1949_p3 : select_ln36_5_fu_1963_p3);

assign select_ln36_7_fu_1991_p3 = ((or_ln36_6_fu_1985_p2[0:0] == 1'b1) ? select_ln36_6_fu_1977_p3 : reg_1228);

assign select_ln36_8_fu_2183_p3 = ((icmp_ln36_15_fu_2177_p2[0:0] == 1'b1) ? reg_1301 : reg_1297);

assign select_ln36_9_fu_2197_p3 = ((icmp_ln36_13_fu_2165_p2[0:0] == 1'b1) ? reg_1293 : reg_1289);

assign select_ln36_fu_1893_p3 = ((icmp_ln36_7_fu_1887_p2[0:0] == 1'b1) ? reg_1268 : reg_1263);

assign sext_ln36_1_fu_1999_p1 = $signed(select_ln13_5_reg_3601);

assign sext_ln36_2_fu_2288_p1 = $signed(select_ln13_8_reg_3790);

assign sext_ln36_3_fu_2455_p1 = $signed(select_ln13_11_reg_3810);

assign sext_ln36_4_fu_3157_p1 = $signed(select_ln13_14_reg_3930);

assign sext_ln36_5_fu_3166_p1 = $signed(select_ln13_17_reg_3935);

assign sext_ln36_6_fu_3211_p1 = $signed(select_ln13_20_reg_4135);

assign sext_ln36_7_fu_3257_p1 = $signed(select_ln13_23_reg_4145);

assign sext_ln36_fu_2122_p1 = $signed(select_ln13_2_reg_3581);

assign tmp_16_fu_1508_p4 = {{mul_ln36_9_fu_1502_p2[14:11]}};

assign tmp_17_fu_1557_p4 = {{mul_ln36_10_fu_1551_p2[14:11]}};

assign tmp_19_fu_2720_p4 = {{mul_ln36_12_fu_2714_p2[14:11]}};

assign trunc_ln225_fu_1479_p1 = i_V_2_0_load_reg_3304_pp0_iter1_reg[1:0];

assign trunc_ln36_1_fu_1841_p1 = grp_fu_1342_p2[3:0];

assign trunc_ln36_2_fu_2131_p1 = grp_fu_1359_p2[3:0];

assign trunc_ln36_3_fu_2297_p1 = grp_fu_1376_p2[3:0];

assign trunc_ln36_4_fu_2708_p1 = urem_ln36_4_reg_4085[3:0];

assign trunc_ln36_5_fu_2544_p1 = grp_fu_1410_p2[3:0];

assign trunc_ln36_6_fu_2853_p1 = grp_fu_1427_p2[3:0];

assign trunc_ln36_7_fu_2965_p1 = grp_fu_1444_p2[3:0];

assign trunc_ln36_fu_1825_p1 = grp_fu_1324_p2[3:0];

assign zext_ln225_1_fu_1540_p1 = lshr_ln225_1_fu_1531_p4;

assign zext_ln225_2_fu_1715_p1 = lshr_ln225_2_reg_3545;

assign zext_ln225_3_fu_1734_p1 = lshr_ln225_3_reg_3555;

assign zext_ln225_4_fu_2095_p1 = lshr_ln225_4_fu_2086_p4;

assign zext_ln225_5_fu_2115_p1 = lshr_ln225_5_reg_3701;

assign zext_ln225_6_fu_2518_p1 = lshr_ln225_6_reg_3711;

assign zext_ln225_7_fu_2537_p1 = lshr_ln225_7_reg_3721;

assign zext_ln225_fu_1491_p1 = lshr_ln_fu_1482_p4;

assign zext_ln36_1_fu_1518_p1 = tmp_16_fu_1508_p4;

assign zext_ln36_2_fu_1567_p1 = tmp_17_fu_1557_p4;

assign zext_ln36_3_fu_1722_p1 = tmp_18_reg_3550;

assign zext_ln36_4_fu_2730_p1 = tmp_19_fu_2720_p4;

assign zext_ln36_5_fu_2103_p1 = tmp_20_reg_3696;

assign zext_ln36_6_fu_2506_p1 = tmp_21_reg_3706;

assign zext_ln36_7_fu_2525_p1 = tmp_22_reg_3716;

assign zext_ln36_fu_1829_p1 = tmp_reg_3400;

always @ (posedge ap_clk) begin
    ap_exit_tran_regpp0[5:3] <= 3'b000;
end

endmodule //fir_fir_Pipeline_MAC
