// Seed: 1106418288
module module_0 (
    output tri0 id_0,
    input  wire id_1
);
  assign id_0 = -1;
  assign module_1.id_7 = 0;
endmodule
module module_1 #(
    parameter id_2 = 32'd79
) (
    input wire id_0,
    input uwire id_1,
    input tri0 _id_2,
    input tri1 id_3,
    output tri0 id_4,
    input uwire id_5,
    output wire id_6,
    output tri0 id_7,
    output uwire id_8,
    input tri0 id_9,
    output tri id_10,
    output wire id_11,
    input tri id_12,
    output tri0 id_13,
    input wand id_14,
    output tri0 id_15,
    input tri1 id_16#(
        .id_19(-1),
        .id_20(1'b0)
    ),
    input uwire id_17[-1  ? "" : -1 'b0 : id_2]
);
  wire id_21;
  ;
  module_0 modCall_1 (
      id_15,
      id_1
  );
endmodule
