+==============+===============+============================================================+
| Launch Clock | Capture Clock | Pin                                                        |
+==============+===============+============================================================+
| clk_fpga_0   | clk_fpga_0    | design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/qempty_reg/D |
+--------------+---------------+------------------------------------------------------------+
