

================================================================
== Vitis HLS Report for 'top'
================================================================
* Date:           Sun May  8 20:47:03 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        Radar_Processor
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.241 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  4709448|  4709448|  47.094 ms|  47.094 ms|  4709449|  4709449|     none|
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_6_1                     |    12520|    12520|         1|          1|          1|  12520|       yes|
        |- VITIS_LOOP_10_2                    |    12520|    12520|         1|          1|          1|  12520|       yes|
        |- VITIS_LOOP_37_1_VITIS_LOOP_38_2    |    12521|    12521|         3|          1|          1|  12520|       yes|
        |- VITIS_LOOP_108_1_VITIS_LOOP_109_2  |    12211|    12211|         6|          1|          1|  12207|       yes|
        |- VITIS_LOOP_59_1_VITIS_LOOP_60_2    |    10017|    10017|         3|          1|          1|  10016|       yes|
        |- VITIS_LOOP_17_1                    |    10017|    10017|         3|          1|          1|  10016|       yes|
        |- VITIS_LOOP_21_2                    |    10017|    10017|         3|          1|          1|  10016|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1
  * Pipeline-1: initiation interval (II) = 1, depth = 1
  * Pipeline-2: initiation interval (II) = 1, depth = 3
  * Pipeline-3: initiation interval (II) = 1, depth = 6
  * Pipeline-4: initiation interval (II) = 1, depth = 3
  * Pipeline-5: initiation interval (II) = 1, depth = 3
  * Pipeline-6: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 32
* Pipeline : 7
  Pipeline-0 : II = 1, D = 1, States = { 2 }
  Pipeline-1 : II = 1, D = 1, States = { 4 }
  Pipeline-2 : II = 1, D = 3, States = { 6 7 8 }
  Pipeline-3 : II = 1, D = 6, States = { 13 14 15 16 17 18 }
  Pipeline-4 : II = 1, D = 3, States = { 21 22 23 }
  Pipeline-5 : II = 1, D = 3, States = { 25 26 27 }
  Pipeline-6 : II = 1, D = 3, States = { 29 30 31 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 2 
3 --> 4 
4 --> 5 4 
5 --> 6 
6 --> 9 7 
7 --> 8 
8 --> 6 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 19 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 13 
19 --> 20 
20 --> 21 
21 --> 24 22 
22 --> 23 
23 --> 21 
24 --> 25 
25 --> 28 26 
26 --> 27 
27 --> 25 
28 --> 29 
29 --> 32 30 
30 --> 31 
31 --> 29 
32 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_8"   --->   Operation 33 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_2, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data_IN, void @empty_12, i32 1, i32 1, void @empty_7, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %data_IN"   --->   Operation 36 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data_OUT, void @empty_12, i32 1, i32 1, void @empty_7, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %data_OUT"   --->   Operation 38 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%real_V = alloca i64 1" [../SourceCodes/radarProcessor.cpp:139]   --->   Operation 39 'alloca' 'real_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12520> <RAM>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%imag_V = alloca i64 1" [../SourceCodes/radarProcessor.cpp:140]   --->   Operation 40 'alloca' 'imag_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12520> <RAM>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%mat_A_M_real_V = alloca i64 1" [../SourceCodes/radarProcessor.cpp:141]   --->   Operation 41 'alloca' 'mat_A_M_real_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12520> <RAM>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%mat_A_M_imag_V = alloca i64 1" [../SourceCodes/radarProcessor.cpp:141]   --->   Operation 42 'alloca' 'mat_A_M_imag_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12520> <RAM>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%mat_B_M_real_V = alloca i64 1" [../SourceCodes/radarProcessor.cpp:142]   --->   Operation 43 'alloca' 'mat_B_M_real_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12520> <RAM>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%mat_B_M_imag_V = alloca i64 1" [../SourceCodes/radarProcessor.cpp:142]   --->   Operation 44 'alloca' 'mat_B_M_imag_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12520> <RAM>
ST_1 : Operation 45 [1/1] (1.58ns)   --->   "%br_ln6 = br void" [../SourceCodes/radarProcessor.cpp:6]   --->   Operation 45 'br' 'br_ln6' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 5.46>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%i = phi i14 %add_ln6, void %.split18, i14 0, void" [../SourceCodes/radarProcessor.cpp:6]   --->   Operation 46 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (1.81ns)   --->   "%add_ln6 = add i14 %i, i14 1" [../SourceCodes/radarProcessor.cpp:6]   --->   Operation 47 'add' 'add_ln6' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 48 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (2.20ns)   --->   "%icmp_ln6 = icmp_eq  i14 %i, i14 12520" [../SourceCodes/radarProcessor.cpp:6]   --->   Operation 49 'icmp' 'icmp_ln6' <Predicate = true> <Delay = 2.20> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 12520, i64 12520, i64 12520"   --->   Operation 50 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln6 = br i1 %icmp_ln6, void %.split18, void %.preheader5.preheader" [../SourceCodes/radarProcessor.cpp:6]   --->   Operation 51 'br' 'br_ln6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%i_cast = zext i14 %i" [../SourceCodes/radarProcessor.cpp:6]   --->   Operation 52 'zext' 'i_cast' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%specloopname_ln6 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [../SourceCodes/radarProcessor.cpp:6]   --->   Operation 53 'specloopname' 'specloopname_ln6' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%real_V_addr = getelementptr i32 %real_V, i64 0, i64 %i_cast" [../SourceCodes/radarProcessor.cpp:7]   --->   Operation 54 'getelementptr' 'real_V_addr' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%data_IN_read = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %data_IN" [../SourceCodes/radarProcessor.cpp:7]   --->   Operation 55 'read' 'data_IN_read' <Predicate = (!icmp_ln6)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 56 [1/1] (3.25ns)   --->   "%store_ln7 = store i32 %data_IN_read, i14 %real_V_addr" [../SourceCodes/radarProcessor.cpp:7]   --->   Operation 56 'store' 'store_ln7' <Predicate = (!icmp_ln6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12520> <RAM>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 57 'br' 'br_ln0' <Predicate = (!icmp_ln6)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.58>
ST_3 : Operation 58 [1/1] (1.58ns)   --->   "%br_ln0 = br void %.preheader5"   --->   Operation 58 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>

State 4 <SV = 3> <Delay = 5.46>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%i_1 = phi i14 %add_ln10, void %.split16, i14 0, void %.preheader5.preheader" [../SourceCodes/radarProcessor.cpp:10]   --->   Operation 59 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (1.81ns)   --->   "%add_ln10 = add i14 %i_1, i14 1" [../SourceCodes/radarProcessor.cpp:10]   --->   Operation 60 'add' 'add_ln10' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 61 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (2.20ns)   --->   "%icmp_ln10 = icmp_eq  i14 %i_1, i14 12520" [../SourceCodes/radarProcessor.cpp:10]   --->   Operation 62 'icmp' 'icmp_ln10' <Predicate = true> <Delay = 2.20> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%empty_19 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 12520, i64 12520, i64 12520"   --->   Operation 63 'speclooptripcount' 'empty_19' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln10 = br i1 %icmp_ln10, void %.split16, void %_Z14array2RealImagP8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_.exit.preheader.preheader" [../SourceCodes/radarProcessor.cpp:10]   --->   Operation 64 'br' 'br_ln10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%i_1_cast = zext i14 %i_1" [../SourceCodes/radarProcessor.cpp:10]   --->   Operation 65 'zext' 'i_1_cast' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%specloopname_ln10 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0" [../SourceCodes/radarProcessor.cpp:10]   --->   Operation 66 'specloopname' 'specloopname_ln10' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%imag_V_addr = getelementptr i32 %imag_V, i64 0, i64 %i_1_cast" [../SourceCodes/radarProcessor.cpp:11]   --->   Operation 67 'getelementptr' 'imag_V_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%data_IN_read_1 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %data_IN" [../SourceCodes/radarProcessor.cpp:11]   --->   Operation 68 'read' 'data_IN_read_1' <Predicate = (!icmp_ln10)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 69 [1/1] (3.25ns)   --->   "%store_ln11 = store i32 %data_IN_read_1, i14 %imag_V_addr" [../SourceCodes/radarProcessor.cpp:11]   --->   Operation 69 'store' 'store_ln11' <Predicate = (!icmp_ln10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12520> <RAM>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader5"   --->   Operation 70 'br' 'br_ln0' <Predicate = (!icmp_ln10)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 1.58>
ST_5 : Operation 71 [1/1] (1.58ns)   --->   "%br_ln37 = br void %_Z14array2RealImagP8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_.exit.preheader" [../SourceCodes/radarProcessor.cpp:37]   --->   Operation 71 'br' 'br_ln37' <Predicate = true> <Delay = 1.58>

State 6 <SV = 5> <Delay = 4.43>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i14 %add_ln37_1, void %_Z14array2RealImagP8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_.exit, i14 0, void %_Z14array2RealImagP8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_.exit.preheader.preheader" [../SourceCodes/radarProcessor.cpp:37]   --->   Operation 72 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%i_2 = phi i9 %select_ln37_1, void %_Z14array2RealImagP8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_.exit, i9 0, void %_Z14array2RealImagP8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_.exit.preheader.preheader" [../SourceCodes/radarProcessor.cpp:37]   --->   Operation 73 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%j = phi i6 %add_ln38, void %_Z14array2RealImagP8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_.exit, i6 0, void %_Z14array2RealImagP8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_.exit.preheader.preheader" [../SourceCodes/radarProcessor.cpp:38]   --->   Operation 74 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 75 [1/1] (1.81ns)   --->   "%add_ln37_1 = add i14 %indvar_flatten, i14 1" [../SourceCodes/radarProcessor.cpp:37]   --->   Operation 75 'add' 'add_ln37_1' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 76 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (2.20ns)   --->   "%icmp_ln37 = icmp_eq  i14 %indvar_flatten, i14 12520" [../SourceCodes/radarProcessor.cpp:37]   --->   Operation 77 'icmp' 'icmp_ln37' <Predicate = true> <Delay = 2.20> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln37 = br i1 %icmp_ln37, void %_Z14array2RealImagP8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_.exit, void %_Z8axis2MatP8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_PA40_St7complexIS2_E.exit" [../SourceCodes/radarProcessor.cpp:37]   --->   Operation 78 'br' 'br_ln37' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 79 [1/1] (1.82ns)   --->   "%add_ln37 = add i9 %i_2, i9 1" [../SourceCodes/radarProcessor.cpp:37]   --->   Operation 79 'add' 'add_ln37' <Predicate = (!icmp_ln37)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 80 [1/1] (1.42ns)   --->   "%icmp_ln38 = icmp_eq  i6 %j, i6 40" [../SourceCodes/radarProcessor.cpp:38]   --->   Operation 80 'icmp' 'icmp_ln38' <Predicate = (!icmp_ln37)> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 81 [1/1] (1.18ns)   --->   "%select_ln37 = select i1 %icmp_ln38, i6 0, i6 %j" [../SourceCodes/radarProcessor.cpp:37]   --->   Operation 81 'select' 'select_ln37' <Predicate = (!icmp_ln37)> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 82 [1/1] (0.96ns)   --->   "%select_ln37_1 = select i1 %icmp_ln38, i9 %add_ln37, i9 %i_2" [../SourceCodes/radarProcessor.cpp:37]   --->   Operation 82 'select' 'select_ln37_1' <Predicate = (!icmp_ln37)> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 83 [1/1] (1.82ns)   --->   "%add_ln38 = add i6 %select_ln37, i6 1" [../SourceCodes/radarProcessor.cpp:38]   --->   Operation 83 'add' 'add_ln38' <Predicate = (!icmp_ln37)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.61>
ST_7 : Operation 84 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %select_ln37_1, i5 0" [../SourceCodes/radarProcessor.cpp:40]   --->   Operation 84 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_7 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %select_ln37_1, i3 0" [../SourceCodes/radarProcessor.cpp:40]   --->   Operation 85 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_7 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln40_1 = zext i12 %tmp_1" [../SourceCodes/radarProcessor.cpp:40]   --->   Operation 86 'zext' 'zext_ln40_1' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_7 : Operation 87 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln40 = add i14 %tmp, i14 %zext_ln40_1" [../SourceCodes/radarProcessor.cpp:40]   --->   Operation 87 'add' 'add_ln40' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_7 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln40_2 = zext i6 %select_ln37" [../SourceCodes/radarProcessor.cpp:40]   --->   Operation 88 'zext' 'zext_ln40_2' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_7 : Operation 89 [1/1] (3.84ns) (root node of TernaryAdder)   --->   "%add_ln40_1 = add i14 %add_ln40, i14 %zext_ln40_2" [../SourceCodes/radarProcessor.cpp:40]   --->   Operation 89 'add' 'add_ln40_1' <Predicate = (!icmp_ln37)> <Delay = 3.84> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_7 : Operation 90 [1/1] (0.00ns)   --->   "%j_cast = zext i6 %select_ln37" [../SourceCodes/radarProcessor.cpp:37]   --->   Operation 90 'zext' 'j_cast' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_7 : Operation 91 [1/1] (1.54ns)   --->   "%add_ln39_1 = add i12 %tmp_1, i12 %j_cast" [../SourceCodes/radarProcessor.cpp:39]   --->   Operation 91 'add' 'add_ln39_1' <Predicate = (!icmp_ln37)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln39 = zext i12 %add_ln39_1" [../SourceCodes/radarProcessor.cpp:39]   --->   Operation 92 'zext' 'zext_ln39' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_7 : Operation 93 [1/1] (1.81ns)   --->   "%add_ln39 = add i14 %zext_ln39, i14 %tmp" [../SourceCodes/radarProcessor.cpp:39]   --->   Operation 93 'add' 'add_ln39' <Predicate = (!icmp_ln37)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln40 = zext i14 %add_ln39" [../SourceCodes/radarProcessor.cpp:40]   --->   Operation 94 'zext' 'zext_ln40' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_7 : Operation 95 [1/1] (0.00ns)   --->   "%p_r_V = getelementptr i32 %real_V, i64 0, i64 %zext_ln40" [../SourceCodes/radarProcessor.cpp:40]   --->   Operation 95 'getelementptr' 'p_r_V' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_7 : Operation 96 [1/1] (0.00ns)   --->   "%p_i_V = getelementptr i32 %imag_V, i64 0, i64 %zext_ln40" [../SourceCodes/radarProcessor.cpp:40]   --->   Operation 96 'getelementptr' 'p_i_V' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_7 : Operation 97 [2/2] (3.25ns)   --->   "%p_r_V_load = load i14 %p_r_V"   --->   Operation 97 'load' 'p_r_V_load' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12520> <RAM>
ST_7 : Operation 98 [2/2] (3.25ns)   --->   "%p_i_V_load = load i14 %p_i_V"   --->   Operation 98 'load' 'p_i_V_load' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12520> <RAM>

State 8 <SV = 7> <Delay = 6.50>
ST_8 : Operation 99 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_37_1_VITIS_LOOP_38_2_str"   --->   Operation 99 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_8 : Operation 100 [1/1] (0.00ns)   --->   "%empty_20 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 12520, i64 12520, i64 12520"   --->   Operation 100 'speclooptripcount' 'empty_20' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_8 : Operation 101 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 101 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_8 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln40_3 = zext i14 %add_ln40_1" [../SourceCodes/radarProcessor.cpp:40]   --->   Operation 102 'zext' 'zext_ln40_3' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_8 : Operation 103 [1/1] (0.00ns)   --->   "%mat_A_M_real_V_addr = getelementptr i32 %mat_A_M_real_V, i64 0, i64 %zext_ln40_3" [../SourceCodes/radarProcessor.cpp:40]   --->   Operation 103 'getelementptr' 'mat_A_M_real_V_addr' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_8 : Operation 104 [1/1] (0.00ns)   --->   "%mat_A_M_imag_V_addr = getelementptr i32 %mat_A_M_imag_V, i64 0, i64 %zext_ln40_3" [../SourceCodes/radarProcessor.cpp:40]   --->   Operation 104 'getelementptr' 'mat_A_M_imag_V_addr' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_8 : Operation 105 [1/1] (0.00ns)   --->   "%specloopname_ln38 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [../SourceCodes/radarProcessor.cpp:38]   --->   Operation 105 'specloopname' 'specloopname_ln38' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_8 : Operation 106 [1/2] (3.25ns)   --->   "%p_r_V_load = load i14 %p_r_V"   --->   Operation 106 'load' 'p_r_V_load' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12520> <RAM>
ST_8 : Operation 107 [1/2] (3.25ns)   --->   "%p_i_V_load = load i14 %p_i_V"   --->   Operation 107 'load' 'p_i_V_load' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12520> <RAM>
ST_8 : Operation 108 [1/1] (3.25ns)   --->   "%store_ln40 = store i32 %p_r_V_load, i14 %mat_A_M_real_V_addr" [../SourceCodes/radarProcessor.cpp:40]   --->   Operation 108 'store' 'store_ln40' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12520> <RAM>
ST_8 : Operation 109 [1/1] (3.25ns)   --->   "%store_ln40 = store i32 %p_i_V_load, i14 %mat_A_M_imag_V_addr" [../SourceCodes/radarProcessor.cpp:40]   --->   Operation 109 'store' 'store_ln40' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12520> <RAM>
ST_8 : Operation 110 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_Z14array2RealImagP8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_.exit.preheader"   --->   Operation 110 'br' 'br_ln0' <Predicate = (!icmp_ln37)> <Delay = 0.00>

State 9 <SV = 6> <Delay = 0.00>
ST_9 : Operation 111 [2/2] (0.00ns)   --->   "%call_ln146 = call void @matmul, i32 %mat_A_M_real_V, i32 %mat_A_M_imag_V, i32 %mat_B_M_real_V, i32 %mat_B_M_imag_V, i10 %pulseCanceler_coeff_M_real_V" [../SourceCodes/radarProcessor.cpp:146]   --->   Operation 111 'call' 'call_ln146' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 7> <Delay = 0.00>
ST_10 : Operation 112 [1/2] (0.00ns)   --->   "%call_ln146 = call void @matmul, i32 %mat_A_M_real_V, i32 %mat_A_M_imag_V, i32 %mat_B_M_real_V, i32 %mat_B_M_imag_V, i10 %pulseCanceler_coeff_M_real_V" [../SourceCodes/radarProcessor.cpp:146]   --->   Operation 112 'call' 'call_ln146' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 8> <Delay = 0.00>
ST_11 : Operation 113 [2/2] (0.00ns)   --->   "%call_ln147 = call void @matchedFilter, i32 %mat_B_M_real_V, i32 %mat_B_M_imag_V, i32 %mat_A_M_real_V, i32 %mat_A_M_imag_V, i9 %matchedFilter_coeff_M_real_V, i9 %matchedFilter_coeff_M_imag_V" [../SourceCodes/radarProcessor.cpp:147]   --->   Operation 113 'call' 'call_ln147' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 9> <Delay = 1.58>
ST_12 : Operation 114 [1/2] (0.00ns)   --->   "%call_ln147 = call void @matchedFilter, i32 %mat_B_M_real_V, i32 %mat_B_M_imag_V, i32 %mat_A_M_real_V, i32 %mat_A_M_imag_V, i9 %matchedFilter_coeff_M_real_V, i9 %matchedFilter_coeff_M_imag_V" [../SourceCodes/radarProcessor.cpp:147]   --->   Operation 114 'call' 'call_ln147' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 115 [1/1] (1.58ns)   --->   "%br_ln108 = br void" [../SourceCodes/radarProcessor.cpp:108]   --->   Operation 115 'br' 'br_ln108' <Predicate = true> <Delay = 1.58>

State 13 <SV = 10> <Delay = 4.43>
ST_13 : Operation 116 [1/1] (0.00ns)   --->   "%indvar_flatten7 = phi i14 0, void %_Z8axis2MatP8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_PA40_St7complexIS2_E.exit, i14 %add_ln108_1, void %.split10" [../SourceCodes/radarProcessor.cpp:108]   --->   Operation 116 'phi' 'indvar_flatten7' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 117 [1/1] (0.00ns)   --->   "%i_3 = phi i9 0, void %_Z8axis2MatP8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_PA40_St7complexIS2_E.exit, i9 %select_ln108_1, void %.split10" [../SourceCodes/radarProcessor.cpp:108]   --->   Operation 117 'phi' 'i_3' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 118 [1/1] (0.00ns)   --->   "%j_1 = phi i6 0, void %_Z8axis2MatP8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_PA40_St7complexIS2_E.exit, i6 %add_ln109, void %.split10" [../SourceCodes/radarProcessor.cpp:109]   --->   Operation 118 'phi' 'j_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 119 [1/1] (1.81ns)   --->   "%add_ln108_1 = add i14 %indvar_flatten7, i14 1" [../SourceCodes/radarProcessor.cpp:108]   --->   Operation 119 'add' 'add_ln108_1' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 120 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 120 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 121 [1/1] (2.20ns)   --->   "%icmp_ln108 = icmp_eq  i14 %indvar_flatten7, i14 12207" [../SourceCodes/radarProcessor.cpp:108]   --->   Operation 121 'icmp' 'icmp_ln108' <Predicate = true> <Delay = 2.20> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 122 [1/1] (0.00ns)   --->   "%br_ln108 = br i1 %icmp_ln108, void %.split10, void %_Z13hammingWindowPA40_St7complexI8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEES6_.exit" [../SourceCodes/radarProcessor.cpp:108]   --->   Operation 122 'br' 'br_ln108' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 123 [1/1] (1.82ns)   --->   "%add_ln108 = add i9 %i_3, i9 1" [../SourceCodes/radarProcessor.cpp:108]   --->   Operation 123 'add' 'add_ln108' <Predicate = (!icmp_ln108)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 124 [1/1] (1.42ns)   --->   "%icmp_ln109 = icmp_eq  i6 %j_1, i6 39" [../SourceCodes/radarProcessor.cpp:109]   --->   Operation 124 'icmp' 'icmp_ln109' <Predicate = (!icmp_ln108)> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 125 [1/1] (1.18ns)   --->   "%select_ln108 = select i1 %icmp_ln109, i6 0, i6 %j_1" [../SourceCodes/radarProcessor.cpp:108]   --->   Operation 125 'select' 'select_ln108' <Predicate = (!icmp_ln108)> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 126 [1/1] (0.96ns)   --->   "%select_ln108_1 = select i1 %icmp_ln109, i9 %add_ln108, i9 %i_3" [../SourceCodes/radarProcessor.cpp:108]   --->   Operation 126 'select' 'select_ln108_1' <Predicate = (!icmp_ln108)> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 127 [1/1] (1.82ns)   --->   "%add_ln109 = add i6 %select_ln108, i6 1" [../SourceCodes/radarProcessor.cpp:109]   --->   Operation 127 'add' 'add_ln109' <Predicate = (!icmp_ln108)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 11> <Delay = 7.09>
ST_14 : Operation 128 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %select_ln108_1, i5 0" [../SourceCodes/radarProcessor.cpp:110]   --->   Operation 128 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_14 : Operation 129 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %select_ln108_1, i3 0" [../SourceCodes/radarProcessor.cpp:110]   --->   Operation 129 'bitconcatenate' 'tmp_3' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_14 : Operation 130 [1/1] (0.00ns)   --->   "%zext_ln110 = zext i12 %tmp_3" [../SourceCodes/radarProcessor.cpp:110]   --->   Operation 130 'zext' 'zext_ln110' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_14 : Operation 131 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln110 = add i14 %tmp_2, i14 %zext_ln110" [../SourceCodes/radarProcessor.cpp:110]   --->   Operation 131 'add' 'add_ln110' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_14 : Operation 132 [1/1] (0.00ns)   --->   "%j_1_cast = zext i6 %select_ln108" [../SourceCodes/radarProcessor.cpp:108]   --->   Operation 132 'zext' 'j_1_cast' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_14 : Operation 133 [1/1] (0.00ns)   --->   "%zext_ln110_1 = zext i6 %select_ln108" [../SourceCodes/radarProcessor.cpp:110]   --->   Operation 133 'zext' 'zext_ln110_1' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_14 : Operation 134 [1/1] (3.84ns) (root node of TernaryAdder)   --->   "%add_ln110_1 = add i14 %add_ln110, i14 %zext_ln110_1" [../SourceCodes/radarProcessor.cpp:110]   --->   Operation 134 'add' 'add_ln110_1' <Predicate = (!icmp_ln108)> <Delay = 3.84> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_14 : Operation 135 [1/1] (0.00ns)   --->   "%zext_ln110_2 = zext i14 %add_ln110_1" [../SourceCodes/radarProcessor.cpp:110]   --->   Operation 135 'zext' 'zext_ln110_2' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_14 : Operation 136 [1/1] (0.00ns)   --->   "%p_x_M_real_V = getelementptr i32 %mat_A_M_real_V, i64 0, i64 %zext_ln110_2" [../SourceCodes/radarProcessor.cpp:110]   --->   Operation 136 'getelementptr' 'p_x_M_real_V' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_14 : Operation 137 [1/1] (0.00ns)   --->   "%p_x_M_imag_V = getelementptr i32 %mat_A_M_imag_V, i64 0, i64 %zext_ln110_2" [../SourceCodes/radarProcessor.cpp:110]   --->   Operation 137 'getelementptr' 'p_x_M_imag_V' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_14 : Operation 138 [2/2] (3.25ns)   --->   "%p_r_M_real_V_1 = load i14 %p_x_M_real_V"   --->   Operation 138 'load' 'p_r_M_real_V_1' <Predicate = (!icmp_ln108)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12520> <RAM>
ST_14 : Operation 139 [2/2] (3.25ns)   --->   "%p_r_M_imag_V_2 = load i14 %p_x_M_imag_V"   --->   Operation 139 'load' 'p_r_M_imag_V_2' <Predicate = (!icmp_ln108)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12520> <RAM>
ST_14 : Operation 140 [1/1] (0.00ns)   --->   "%hamming_coeff_M_real_V_addr = getelementptr i9 %hamming_coeff_M_real_V, i64 0, i64 %j_1_cast"   --->   Operation 140 'getelementptr' 'hamming_coeff_M_real_V_addr' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_14 : Operation 141 [2/2] (2.32ns)   --->   "%hamming_coeff_M_real_V_load = load i6 %hamming_coeff_M_real_V_addr"   --->   Operation 141 'load' 'hamming_coeff_M_real_V_load' <Predicate = (!icmp_ln108)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 39> <ROM>

State 15 <SV = 12> <Delay = 3.25>
ST_15 : Operation 142 [1/2] (3.25ns)   --->   "%p_r_M_real_V_1 = load i14 %p_x_M_real_V"   --->   Operation 142 'load' 'p_r_M_real_V_1' <Predicate = (!icmp_ln108)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12520> <RAM>
ST_15 : Operation 143 [1/2] (3.25ns)   --->   "%p_r_M_imag_V_2 = load i14 %p_x_M_imag_V"   --->   Operation 143 'load' 'p_r_M_imag_V_2' <Predicate = (!icmp_ln108)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12520> <RAM>
ST_15 : Operation 144 [1/2] (2.32ns)   --->   "%hamming_coeff_M_real_V_load = load i6 %hamming_coeff_M_real_V_addr"   --->   Operation 144 'load' 'hamming_coeff_M_real_V_load' <Predicate = (!icmp_ln108)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 39> <ROM>

State 16 <SV = 13> <Delay = 6.91>
ST_16 : Operation 145 [1/1] (0.00ns)   --->   "%zext_ln1118 = zext i9 %hamming_coeff_M_real_V_load"   --->   Operation 145 'zext' 'zext_ln1118' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_16 : Operation 146 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i32 %p_r_M_real_V_1"   --->   Operation 146 'sext' 'sext_ln1118' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_16 : Operation 147 [2/2] (6.91ns)   --->   "%mul_ln1115 = mul i40 %zext_ln1118, i40 %sext_ln1118"   --->   Operation 147 'mul' 'mul_ln1115' <Predicate = (!icmp_ln108)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 148 [1/1] (0.00ns)   --->   "%sext_ln1118_1 = sext i32 %p_r_M_imag_V_2"   --->   Operation 148 'sext' 'sext_ln1118_1' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_16 : Operation 149 [2/2] (6.91ns)   --->   "%mul_ln1115_1 = mul i40 %zext_ln1118, i40 %sext_ln1118_1"   --->   Operation 149 'mul' 'mul_ln1115_1' <Predicate = (!icmp_ln108)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 14> <Delay = 6.91>
ST_17 : Operation 150 [1/2] (6.91ns)   --->   "%mul_ln1115 = mul i40 %zext_ln1118, i40 %sext_ln1118"   --->   Operation 150 'mul' 'mul_ln1115' <Predicate = (!icmp_ln108)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 151 [1/1] (0.00ns)   --->   "%p_r_V_2 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %mul_ln1115, i32 8, i32 39"   --->   Operation 151 'partselect' 'p_r_V_2' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_17 : Operation 152 [1/2] (6.91ns)   --->   "%mul_ln1115_1 = mul i40 %zext_ln1118, i40 %sext_ln1118_1"   --->   Operation 152 'mul' 'mul_ln1115_1' <Predicate = (!icmp_ln108)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 153 [1/1] (0.00ns)   --->   "%p_r_M_imag_V = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %mul_ln1115_1, i32 8, i32 39"   --->   Operation 153 'partselect' 'p_r_M_imag_V' <Predicate = (!icmp_ln108)> <Delay = 0.00>

State 18 <SV = 15> <Delay = 3.25>
ST_18 : Operation 154 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_108_1_VITIS_LOOP_109_2_str"   --->   Operation 154 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_18 : Operation 155 [1/1] (0.00ns)   --->   "%empty_21 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 12207, i64 12207, i64 12207"   --->   Operation 155 'speclooptripcount' 'empty_21' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_18 : Operation 156 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 156 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_18 : Operation 157 [1/1] (0.00ns)   --->   "%mat_B_M_real_V_addr = getelementptr i32 %mat_B_M_real_V, i64 0, i64 %zext_ln110_2" [../SourceCodes/radarProcessor.cpp:110]   --->   Operation 157 'getelementptr' 'mat_B_M_real_V_addr' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_18 : Operation 158 [1/1] (0.00ns)   --->   "%mat_B_M_imag_V_addr = getelementptr i32 %mat_B_M_imag_V, i64 0, i64 %zext_ln110_2" [../SourceCodes/radarProcessor.cpp:110]   --->   Operation 158 'getelementptr' 'mat_B_M_imag_V_addr' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_18 : Operation 159 [1/1] (0.00ns)   --->   "%specloopname_ln109 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [../SourceCodes/radarProcessor.cpp:109]   --->   Operation 159 'specloopname' 'specloopname_ln109' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_18 : Operation 160 [1/1] (3.25ns)   --->   "%store_ln110 = store i32 %p_r_V_2, i14 %mat_B_M_real_V_addr" [../SourceCodes/radarProcessor.cpp:110]   --->   Operation 160 'store' 'store_ln110' <Predicate = (!icmp_ln108)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12520> <RAM>
ST_18 : Operation 161 [1/1] (3.25ns)   --->   "%store_ln110 = store i32 %p_r_M_imag_V, i14 %mat_B_M_imag_V_addr" [../SourceCodes/radarProcessor.cpp:110]   --->   Operation 161 'store' 'store_ln110' <Predicate = (!icmp_ln108)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12520> <RAM>
ST_18 : Operation 162 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 162 'br' 'br_ln0' <Predicate = (!icmp_ln108)> <Delay = 0.00>

State 19 <SV = 11> <Delay = 0.00>
ST_19 : Operation 163 [2/2] (0.00ns)   --->   "%call_ln149 = call void @fft, i32 %mat_B_M_real_V, i32 %mat_B_M_imag_V, i32 %mat_A_M_real_V, i32 %mat_A_M_imag_V, i10 %fft_coeff_M_real_V, i10 %fft_coeff_M_imag_V" [../SourceCodes/radarProcessor.cpp:149]   --->   Operation 163 'call' 'call_ln149' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 12> <Delay = 1.58>
ST_20 : Operation 164 [1/2] (0.00ns)   --->   "%call_ln149 = call void @fft, i32 %mat_B_M_real_V, i32 %mat_B_M_imag_V, i32 %mat_A_M_real_V, i32 %mat_A_M_imag_V, i10 %fft_coeff_M_real_V, i10 %fft_coeff_M_imag_V" [../SourceCodes/radarProcessor.cpp:149]   --->   Operation 164 'call' 'call_ln149' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 165 [1/1] (1.58ns)   --->   "%br_ln59 = br void" [../SourceCodes/radarProcessor.cpp:59]   --->   Operation 165 'br' 'br_ln59' <Predicate = true> <Delay = 1.58>

State 21 <SV = 13> <Delay = 4.43>
ST_21 : Operation 166 [1/1] (0.00ns)   --->   "%indvar_flatten15 = phi i14 0, void %_Z13hammingWindowPA40_St7complexI8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEES6_.exit, i14 %add_ln59_1, void %.split6" [../SourceCodes/radarProcessor.cpp:59]   --->   Operation 166 'phi' 'indvar_flatten15' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 167 [1/1] (0.00ns)   --->   "%i_4 = phi i9 0, void %_Z13hammingWindowPA40_St7complexI8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEES6_.exit, i9 %select_ln59_1, void %.split6" [../SourceCodes/radarProcessor.cpp:59]   --->   Operation 167 'phi' 'i_4' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 168 [1/1] (0.00ns)   --->   "%j_2 = phi i6 0, void %_Z13hammingWindowPA40_St7complexI8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEES6_.exit, i6 %add_ln60, void %.split6" [../SourceCodes/radarProcessor.cpp:60]   --->   Operation 168 'phi' 'j_2' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 169 [1/1] (1.81ns)   --->   "%add_ln59_1 = add i14 %indvar_flatten15, i14 1" [../SourceCodes/radarProcessor.cpp:59]   --->   Operation 169 'add' 'add_ln59_1' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 170 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 170 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 171 [1/1] (2.20ns)   --->   "%icmp_ln59 = icmp_eq  i14 %indvar_flatten15, i14 10016" [../SourceCodes/radarProcessor.cpp:59]   --->   Operation 171 'icmp' 'icmp_ln59' <Predicate = true> <Delay = 2.20> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 172 [1/1] (0.00ns)   --->   "%br_ln59 = br i1 %icmp_ln59, void %.split6, void %_Z8mat2AxisPA40_St7complexI8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEEPS3_S7_.exit.preheader" [../SourceCodes/radarProcessor.cpp:59]   --->   Operation 172 'br' 'br_ln59' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 173 [1/1] (1.82ns)   --->   "%add_ln59 = add i9 %i_4, i9 1" [../SourceCodes/radarProcessor.cpp:59]   --->   Operation 173 'add' 'add_ln59' <Predicate = (!icmp_ln59)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 174 [1/1] (1.42ns)   --->   "%icmp_ln60 = icmp_eq  i6 %j_2, i6 32" [../SourceCodes/radarProcessor.cpp:60]   --->   Operation 174 'icmp' 'icmp_ln60' <Predicate = (!icmp_ln59)> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 175 [1/1] (1.18ns)   --->   "%select_ln59 = select i1 %icmp_ln60, i6 0, i6 %j_2" [../SourceCodes/radarProcessor.cpp:59]   --->   Operation 175 'select' 'select_ln59' <Predicate = (!icmp_ln59)> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 176 [1/1] (0.96ns)   --->   "%select_ln59_1 = select i1 %icmp_ln60, i9 %add_ln59, i9 %i_4" [../SourceCodes/radarProcessor.cpp:59]   --->   Operation 176 'select' 'select_ln59_1' <Predicate = (!icmp_ln59)> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 177 [1/1] (1.82ns)   --->   "%add_ln60 = add i6 %select_ln59, i6 1" [../SourceCodes/radarProcessor.cpp:60]   --->   Operation 177 'add' 'add_ln60' <Predicate = (!icmp_ln59)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 14> <Delay = 7.09>
ST_22 : Operation 178 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %select_ln59_1, i5 0" [../SourceCodes/radarProcessor.cpp:62]   --->   Operation 178 'bitconcatenate' 'tmp_4' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_22 : Operation 179 [1/1] (0.00ns)   --->   "%tmp_5 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %select_ln59_1, i3 0" [../SourceCodes/radarProcessor.cpp:62]   --->   Operation 179 'bitconcatenate' 'tmp_5' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_22 : Operation 180 [1/1] (0.00ns)   --->   "%zext_ln62_1 = zext i12 %tmp_5" [../SourceCodes/radarProcessor.cpp:62]   --->   Operation 180 'zext' 'zext_ln62_1' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_22 : Operation 181 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln62 = add i14 %tmp_4, i14 %zext_ln62_1" [../SourceCodes/radarProcessor.cpp:62]   --->   Operation 181 'add' 'add_ln62' <Predicate = (!icmp_ln59)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_22 : Operation 182 [1/1] (0.00ns)   --->   "%zext_ln62_2 = zext i6 %select_ln59" [../SourceCodes/radarProcessor.cpp:62]   --->   Operation 182 'zext' 'zext_ln62_2' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_22 : Operation 183 [1/1] (3.84ns) (root node of TernaryAdder)   --->   "%add_ln62_1 = add i14 %add_ln62, i14 %zext_ln62_2" [../SourceCodes/radarProcessor.cpp:62]   --->   Operation 183 'add' 'add_ln62_1' <Predicate = (!icmp_ln59)> <Delay = 3.84> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_22 : Operation 184 [1/1] (0.00ns)   --->   "%zext_ln62_3 = zext i14 %add_ln62_1" [../SourceCodes/radarProcessor.cpp:62]   --->   Operation 184 'zext' 'zext_ln62_3' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_22 : Operation 185 [1/1] (0.00ns)   --->   "%mat_A_M_real_V_addr_2 = getelementptr i32 %mat_A_M_real_V, i64 0, i64 %zext_ln62_3" [../SourceCodes/radarProcessor.cpp:62]   --->   Operation 185 'getelementptr' 'mat_A_M_real_V_addr_2' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_22 : Operation 186 [1/1] (0.00ns)   --->   "%mat_A_M_imag_V_addr_2 = getelementptr i32 %mat_A_M_imag_V, i64 0, i64 %zext_ln62_3" [../SourceCodes/radarProcessor.cpp:62]   --->   Operation 186 'getelementptr' 'mat_A_M_imag_V_addr_2' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_22 : Operation 187 [1/1] (1.81ns)   --->   "%add_ln61 = add i14 %zext_ln62_2, i14 %tmp_4" [../SourceCodes/radarProcessor.cpp:61]   --->   Operation 187 'add' 'add_ln61' <Predicate = (!icmp_ln59)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 188 [2/2] (3.25ns)   --->   "%mat_A_M_real_V_load = load i14 %mat_A_M_real_V_addr_2" [../SourceCodes/radarProcessor.cpp:62]   --->   Operation 188 'load' 'mat_A_M_real_V_load' <Predicate = (!icmp_ln59)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12520> <RAM>
ST_22 : Operation 189 [2/2] (3.25ns)   --->   "%mat_A_M_imag_V_load = load i14 %mat_A_M_imag_V_addr_2" [../SourceCodes/radarProcessor.cpp:62]   --->   Operation 189 'load' 'mat_A_M_imag_V_load' <Predicate = (!icmp_ln59)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12520> <RAM>

State 23 <SV = 15> <Delay = 6.50>
ST_23 : Operation 190 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_59_1_VITIS_LOOP_60_2_str"   --->   Operation 190 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_23 : Operation 191 [1/1] (0.00ns)   --->   "%empty_22 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 10016, i64 10016, i64 10016"   --->   Operation 191 'speclooptripcount' 'empty_22' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_23 : Operation 192 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 192 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_23 : Operation 193 [1/1] (0.00ns)   --->   "%specloopname_ln60 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [../SourceCodes/radarProcessor.cpp:60]   --->   Operation 193 'specloopname' 'specloopname_ln60' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_23 : Operation 194 [1/1] (0.00ns)   --->   "%zext_ln62 = zext i14 %add_ln61" [../SourceCodes/radarProcessor.cpp:62]   --->   Operation 194 'zext' 'zext_ln62' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_23 : Operation 195 [1/2] (3.25ns)   --->   "%mat_A_M_real_V_load = load i14 %mat_A_M_real_V_addr_2" [../SourceCodes/radarProcessor.cpp:62]   --->   Operation 195 'load' 'mat_A_M_real_V_load' <Predicate = (!icmp_ln59)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12520> <RAM>
ST_23 : Operation 196 [1/2] (3.25ns)   --->   "%mat_A_M_imag_V_load = load i14 %mat_A_M_imag_V_addr_2" [../SourceCodes/radarProcessor.cpp:62]   --->   Operation 196 'load' 'mat_A_M_imag_V_load' <Predicate = (!icmp_ln59)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12520> <RAM>
ST_23 : Operation 197 [1/1] (0.00ns)   --->   "%imag_V_addr_2 = getelementptr i32 %imag_V, i64 0, i64 %zext_ln62" [../SourceCodes/radarProcessor.cpp:63]   --->   Operation 197 'getelementptr' 'imag_V_addr_2' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_23 : Operation 198 [1/1] (3.25ns)   --->   "%store_ln63 = store i32 %mat_A_M_imag_V_load, i14 %imag_V_addr_2" [../SourceCodes/radarProcessor.cpp:63]   --->   Operation 198 'store' 'store_ln63' <Predicate = (!icmp_ln59)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12520> <RAM>
ST_23 : Operation 199 [1/1] (0.00ns)   --->   "%real_V_addr_3 = getelementptr i32 %real_V, i64 0, i64 %zext_ln62" [../SourceCodes/radarProcessor.cpp:64]   --->   Operation 199 'getelementptr' 'real_V_addr_3' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_23 : Operation 200 [1/1] (3.25ns)   --->   "%store_ln64 = store i32 %mat_A_M_real_V_load, i14 %real_V_addr_3" [../SourceCodes/radarProcessor.cpp:64]   --->   Operation 200 'store' 'store_ln64' <Predicate = (!icmp_ln59)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12520> <RAM>
ST_23 : Operation 201 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 201 'br' 'br_ln0' <Predicate = (!icmp_ln59)> <Delay = 0.00>

State 24 <SV = 14> <Delay = 1.58>
ST_24 : Operation 202 [1/1] (1.58ns)   --->   "%br_ln0 = br void %_Z8mat2AxisPA40_St7complexI8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEEPS3_S7_.exit"   --->   Operation 202 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>

State 25 <SV = 15> <Delay = 3.25>
ST_25 : Operation 203 [1/1] (0.00ns)   --->   "%i_5 = phi i14 %add_ln17, void %.split2, i14 0, void %_Z8mat2AxisPA40_St7complexI8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEEPS3_S7_.exit.preheader" [../SourceCodes/radarProcessor.cpp:17]   --->   Operation 203 'phi' 'i_5' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 204 [1/1] (1.81ns)   --->   "%add_ln17 = add i14 %i_5, i14 1" [../SourceCodes/radarProcessor.cpp:17]   --->   Operation 204 'add' 'add_ln17' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 205 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 205 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 206 [1/1] (2.20ns)   --->   "%icmp_ln17 = icmp_eq  i14 %i_5, i14 10016" [../SourceCodes/radarProcessor.cpp:17]   --->   Operation 206 'icmp' 'icmp_ln17' <Predicate = true> <Delay = 2.20> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 207 [1/1] (0.00ns)   --->   "%empty_23 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 10016, i64 10016, i64 10016"   --->   Operation 207 'speclooptripcount' 'empty_23' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 208 [1/1] (0.00ns)   --->   "%br_ln17 = br i1 %icmp_ln17, void %.split2, void %.preheader.preheader" [../SourceCodes/radarProcessor.cpp:17]   --->   Operation 208 'br' 'br_ln17' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 209 [1/1] (0.00ns)   --->   "%i_5_cast = zext i14 %i_5" [../SourceCodes/radarProcessor.cpp:17]   --->   Operation 209 'zext' 'i_5_cast' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_25 : Operation 210 [1/1] (0.00ns)   --->   "%real_V_addr_2 = getelementptr i32 %real_V, i64 0, i64 %i_5_cast" [../SourceCodes/radarProcessor.cpp:18]   --->   Operation 210 'getelementptr' 'real_V_addr_2' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_25 : Operation 211 [2/2] (3.25ns)   --->   "%real_V_load = load i14 %real_V_addr_2" [../SourceCodes/radarProcessor.cpp:18]   --->   Operation 211 'load' 'real_V_load' <Predicate = (!icmp_ln17)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12520> <RAM>

State 26 <SV = 16> <Delay = 3.25>
ST_26 : Operation 212 [1/2] (3.25ns)   --->   "%real_V_load = load i14 %real_V_addr_2" [../SourceCodes/radarProcessor.cpp:18]   --->   Operation 212 'load' 'real_V_load' <Predicate = (!icmp_ln17)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12520> <RAM>
ST_26 : Operation 213 [2/2] (0.00ns)   --->   "%write_ln18 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %data_OUT, i32 %real_V_load" [../SourceCodes/radarProcessor.cpp:18]   --->   Operation 213 'write' 'write_ln18' <Predicate = (!icmp_ln17)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 27 <SV = 17> <Delay = 0.00>
ST_27 : Operation 214 [1/1] (0.00ns)   --->   "%specloopname_ln17 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [../SourceCodes/radarProcessor.cpp:17]   --->   Operation 214 'specloopname' 'specloopname_ln17' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_27 : Operation 215 [1/2] (0.00ns)   --->   "%write_ln18 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %data_OUT, i32 %real_V_load" [../SourceCodes/radarProcessor.cpp:18]   --->   Operation 215 'write' 'write_ln18' <Predicate = (!icmp_ln17)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_27 : Operation 216 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_Z8mat2AxisPA40_St7complexI8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEEPS3_S7_.exit"   --->   Operation 216 'br' 'br_ln0' <Predicate = (!icmp_ln17)> <Delay = 0.00>

State 28 <SV = 16> <Delay = 1.58>
ST_28 : Operation 217 [1/1] (1.58ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 217 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>

State 29 <SV = 17> <Delay = 3.25>
ST_29 : Operation 218 [1/1] (0.00ns)   --->   "%i_6 = phi i14 %add_ln21, void %.split, i14 0, void %.preheader.preheader" [../SourceCodes/radarProcessor.cpp:21]   --->   Operation 218 'phi' 'i_6' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 219 [1/1] (1.81ns)   --->   "%add_ln21 = add i14 %i_6, i14 1" [../SourceCodes/radarProcessor.cpp:21]   --->   Operation 219 'add' 'add_ln21' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 220 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 220 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 221 [1/1] (2.20ns)   --->   "%icmp_ln21 = icmp_eq  i14 %i_6, i14 10016" [../SourceCodes/radarProcessor.cpp:21]   --->   Operation 221 'icmp' 'icmp_ln21' <Predicate = true> <Delay = 2.20> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 222 [1/1] (0.00ns)   --->   "%empty_24 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 10016, i64 10016, i64 10016"   --->   Operation 222 'speclooptripcount' 'empty_24' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 223 [1/1] (0.00ns)   --->   "%br_ln21 = br i1 %icmp_ln21, void %.split, void %_Z14realImag2ArrayP8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_.exit" [../SourceCodes/radarProcessor.cpp:21]   --->   Operation 223 'br' 'br_ln21' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 224 [1/1] (0.00ns)   --->   "%i_6_cast = zext i14 %i_6" [../SourceCodes/radarProcessor.cpp:21]   --->   Operation 224 'zext' 'i_6_cast' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_29 : Operation 225 [1/1] (0.00ns)   --->   "%imag_V_addr_3 = getelementptr i32 %imag_V, i64 0, i64 %i_6_cast" [../SourceCodes/radarProcessor.cpp:22]   --->   Operation 225 'getelementptr' 'imag_V_addr_3' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_29 : Operation 226 [2/2] (3.25ns)   --->   "%imag_V_load = load i14 %imag_V_addr_3" [../SourceCodes/radarProcessor.cpp:22]   --->   Operation 226 'load' 'imag_V_load' <Predicate = (!icmp_ln21)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12520> <RAM>

State 30 <SV = 18> <Delay = 3.25>
ST_30 : Operation 227 [1/2] (3.25ns)   --->   "%imag_V_load = load i14 %imag_V_addr_3" [../SourceCodes/radarProcessor.cpp:22]   --->   Operation 227 'load' 'imag_V_load' <Predicate = (!icmp_ln21)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12520> <RAM>
ST_30 : Operation 228 [2/2] (0.00ns)   --->   "%write_ln22 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %data_OUT, i32 %imag_V_load" [../SourceCodes/radarProcessor.cpp:22]   --->   Operation 228 'write' 'write_ln22' <Predicate = (!icmp_ln21)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 31 <SV = 19> <Delay = 0.00>
ST_31 : Operation 229 [1/1] (0.00ns)   --->   "%specloopname_ln21 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [../SourceCodes/radarProcessor.cpp:21]   --->   Operation 229 'specloopname' 'specloopname_ln21' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_31 : Operation 230 [1/2] (0.00ns)   --->   "%write_ln22 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %data_OUT, i32 %imag_V_load" [../SourceCodes/radarProcessor.cpp:22]   --->   Operation 230 'write' 'write_ln22' <Predicate = (!icmp_ln21)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_31 : Operation 231 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 231 'br' 'br_ln0' <Predicate = (!icmp_ln21)> <Delay = 0.00>

State 32 <SV = 18> <Delay = 0.00>
ST_32 : Operation 232 [1/1] (0.00ns)   --->   "%ret_ln156 = ret" [../SourceCodes/radarProcessor.cpp:156]   --->   Operation 232 'ret' 'ret_ln156' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', ../SourceCodes/radarProcessor.cpp:6) with incoming values : ('add_ln6', ../SourceCodes/radarProcessor.cpp:6) [29]  (1.59 ns)

 <State 2>: 5.46ns
The critical path consists of the following:
	'phi' operation ('i', ../SourceCodes/radarProcessor.cpp:6) with incoming values : ('add_ln6', ../SourceCodes/radarProcessor.cpp:6) [29]  (0 ns)
	'getelementptr' operation ('real_V_addr', ../SourceCodes/radarProcessor.cpp:7) [38]  (0 ns)
	'store' operation ('store_ln7', ../SourceCodes/radarProcessor.cpp:7) of variable 'data_IN_read', ../SourceCodes/radarProcessor.cpp:7 on array 'real.V', ../SourceCodes/radarProcessor.cpp:139 [40]  (3.25 ns)
	blocking operation 2.21 ns on control path)

 <State 3>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', ../SourceCodes/radarProcessor.cpp:10) with incoming values : ('add_ln10', ../SourceCodes/radarProcessor.cpp:10) [45]  (1.59 ns)

 <State 4>: 5.46ns
The critical path consists of the following:
	'phi' operation ('i', ../SourceCodes/radarProcessor.cpp:10) with incoming values : ('add_ln10', ../SourceCodes/radarProcessor.cpp:10) [45]  (0 ns)
	'getelementptr' operation ('imag_V_addr', ../SourceCodes/radarProcessor.cpp:11) [54]  (0 ns)
	'store' operation ('store_ln11', ../SourceCodes/radarProcessor.cpp:11) of variable 'data_IN_read_1', ../SourceCodes/radarProcessor.cpp:11 on array 'imag.V', ../SourceCodes/radarProcessor.cpp:140 [56]  (3.25 ns)
	blocking operation 2.21 ns on control path)

 <State 5>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten', ../SourceCodes/radarProcessor.cpp:37) with incoming values : ('add_ln37_1', ../SourceCodes/radarProcessor.cpp:37) [61]  (1.59 ns)

 <State 6>: 4.44ns
The critical path consists of the following:
	'phi' operation ('j', ../SourceCodes/radarProcessor.cpp:38) with incoming values : ('add_ln38', ../SourceCodes/radarProcessor.cpp:38) [63]  (0 ns)
	'icmp' operation ('icmp_ln38', ../SourceCodes/radarProcessor.cpp:38) [72]  (1.43 ns)
	'select' operation ('select_ln37', ../SourceCodes/radarProcessor.cpp:37) [73]  (1.19 ns)
	'add' operation ('add_ln38', ../SourceCodes/radarProcessor.cpp:38) [97]  (1.83 ns)

 <State 7>: 6.61ns
The critical path consists of the following:
	'add' operation ('add_ln39_1', ../SourceCodes/radarProcessor.cpp:39) [87]  (1.55 ns)
	'add' operation ('add_ln39', ../SourceCodes/radarProcessor.cpp:39) [89]  (1.81 ns)
	'getelementptr' operation ('__r.V', ../SourceCodes/radarProcessor.cpp:40) [91]  (0 ns)
	'load' operation ('p_r_V_load') on array 'real.V', ../SourceCodes/radarProcessor.cpp:139 [93]  (3.25 ns)

 <State 8>: 6.51ns
The critical path consists of the following:
	'load' operation ('p_r_V_load') on array 'real.V', ../SourceCodes/radarProcessor.cpp:139 [93]  (3.25 ns)
	'store' operation ('store_ln40', ../SourceCodes/radarProcessor.cpp:40) of variable 'p_r_V_load' on array 'mat_A._M_real.V', ../SourceCodes/radarProcessor.cpp:141 [95]  (3.25 ns)

 <State 9>: 0ns
The critical path consists of the following:

 <State 10>: 0ns
The critical path consists of the following:

 <State 11>: 0ns
The critical path consists of the following:

 <State 12>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten7', ../SourceCodes/radarProcessor.cpp:108) with incoming values : ('add_ln108_1', ../SourceCodes/radarProcessor.cpp:108) [104]  (1.59 ns)

 <State 13>: 4.44ns
The critical path consists of the following:
	'phi' operation ('j', ../SourceCodes/radarProcessor.cpp:109) with incoming values : ('add_ln109', ../SourceCodes/radarProcessor.cpp:109) [106]  (0 ns)
	'icmp' operation ('icmp_ln109', ../SourceCodes/radarProcessor.cpp:109) [115]  (1.43 ns)
	'select' operation ('select_ln108', ../SourceCodes/radarProcessor.cpp:108) [116]  (1.19 ns)
	'add' operation ('add_ln109', ../SourceCodes/radarProcessor.cpp:109) [145]  (1.83 ns)

 <State 14>: 7.1ns
The critical path consists of the following:
	'add' operation ('add_ln110', ../SourceCodes/radarProcessor.cpp:110) [121]  (0 ns)
	'add' operation ('add_ln110_1', ../SourceCodes/radarProcessor.cpp:110) [125]  (3.84 ns)
	'getelementptr' operation ('__x._M_real.V', ../SourceCodes/radarProcessor.cpp:110) [127]  (0 ns)
	'load' operation ('__r._M_real.V') on array 'mat_A._M_real.V', ../SourceCodes/radarProcessor.cpp:141 [132]  (3.25 ns)

 <State 15>: 3.25ns
The critical path consists of the following:
	'load' operation ('__r._M_real.V') on array 'mat_A._M_real.V', ../SourceCodes/radarProcessor.cpp:141 [132]  (3.25 ns)

 <State 16>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln1115') [138]  (6.91 ns)

 <State 17>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln1115') [138]  (6.91 ns)

 <State 18>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('mat_B_M_real_V_addr', ../SourceCodes/radarProcessor.cpp:110) [129]  (0 ns)
	'store' operation ('store_ln110', ../SourceCodes/radarProcessor.cpp:110) of variable '__r.V' on array 'mat_B._M_real.V', ../SourceCodes/radarProcessor.cpp:142 [143]  (3.25 ns)

 <State 19>: 0ns
The critical path consists of the following:

 <State 20>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten15', ../SourceCodes/radarProcessor.cpp:59) with incoming values : ('add_ln59_1', ../SourceCodes/radarProcessor.cpp:59) [151]  (1.59 ns)

 <State 21>: 4.44ns
The critical path consists of the following:
	'phi' operation ('j', ../SourceCodes/radarProcessor.cpp:60) with incoming values : ('add_ln60', ../SourceCodes/radarProcessor.cpp:60) [153]  (0 ns)
	'icmp' operation ('icmp_ln60', ../SourceCodes/radarProcessor.cpp:60) [162]  (1.43 ns)
	'select' operation ('select_ln59', ../SourceCodes/radarProcessor.cpp:59) [163]  (1.19 ns)
	'add' operation ('add_ln60', ../SourceCodes/radarProcessor.cpp:60) [184]  (1.83 ns)

 <State 22>: 7.1ns
The critical path consists of the following:
	'add' operation ('add_ln62', ../SourceCodes/radarProcessor.cpp:62) [168]  (0 ns)
	'add' operation ('add_ln62_1', ../SourceCodes/radarProcessor.cpp:62) [171]  (3.84 ns)
	'getelementptr' operation ('mat_A_M_real_V_addr_2', ../SourceCodes/radarProcessor.cpp:62) [173]  (0 ns)
	'load' operation ('mat_A_M_real_V_load', ../SourceCodes/radarProcessor.cpp:62) on array 'mat_A._M_real.V', ../SourceCodes/radarProcessor.cpp:141 [178]  (3.25 ns)

 <State 23>: 6.51ns
The critical path consists of the following:
	'load' operation ('mat_A_M_imag_V_load', ../SourceCodes/radarProcessor.cpp:62) on array 'mat_A._M_imag.V', ../SourceCodes/radarProcessor.cpp:141 [179]  (3.25 ns)
	'store' operation ('store_ln63', ../SourceCodes/radarProcessor.cpp:63) of variable 'mat_A_M_imag_V_load', ../SourceCodes/radarProcessor.cpp:62 on array 'imag.V', ../SourceCodes/radarProcessor.cpp:140 [181]  (3.25 ns)

 <State 24>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', ../SourceCodes/radarProcessor.cpp:17) with incoming values : ('add_ln17', ../SourceCodes/radarProcessor.cpp:17) [189]  (1.59 ns)

 <State 25>: 3.25ns
The critical path consists of the following:
	'phi' operation ('i', ../SourceCodes/radarProcessor.cpp:17) with incoming values : ('add_ln17', ../SourceCodes/radarProcessor.cpp:17) [189]  (0 ns)
	'getelementptr' operation ('real_V_addr_2', ../SourceCodes/radarProcessor.cpp:18) [198]  (0 ns)
	'load' operation ('real_V_load', ../SourceCodes/radarProcessor.cpp:18) on array 'real.V', ../SourceCodes/radarProcessor.cpp:139 [199]  (3.25 ns)

 <State 26>: 3.25ns
The critical path consists of the following:
	'load' operation ('real_V_load', ../SourceCodes/radarProcessor.cpp:18) on array 'real.V', ../SourceCodes/radarProcessor.cpp:139 [199]  (3.25 ns)

 <State 27>: 0ns
The critical path consists of the following:

 <State 28>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', ../SourceCodes/radarProcessor.cpp:21) with incoming values : ('add_ln21', ../SourceCodes/radarProcessor.cpp:21) [205]  (1.59 ns)

 <State 29>: 3.25ns
The critical path consists of the following:
	'phi' operation ('i', ../SourceCodes/radarProcessor.cpp:21) with incoming values : ('add_ln21', ../SourceCodes/radarProcessor.cpp:21) [205]  (0 ns)
	'getelementptr' operation ('imag_V_addr_3', ../SourceCodes/radarProcessor.cpp:22) [214]  (0 ns)
	'load' operation ('imag_V_load', ../SourceCodes/radarProcessor.cpp:22) on array 'imag.V', ../SourceCodes/radarProcessor.cpp:140 [215]  (3.25 ns)

 <State 30>: 3.25ns
The critical path consists of the following:
	'load' operation ('imag_V_load', ../SourceCodes/radarProcessor.cpp:22) on array 'imag.V', ../SourceCodes/radarProcessor.cpp:140 [215]  (3.25 ns)

 <State 31>: 0ns
The critical path consists of the following:

 <State 32>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
